
---------- Begin Simulation Statistics ----------
final_tick                               18905935467339                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  71128                       # Simulator instruction rate (inst/s)
host_mem_usage                               17865360                       # Number of bytes of host memory used
host_op_rate                                   127104                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 13835.27                       # Real time elapsed on the host
host_tick_rate                               49639316                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   984075571                       # Number of instructions simulated
sim_ops                                    1758513091                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.686773                       # Number of seconds simulated
sim_ticks                                686773226313                       # Number of ticks simulated
system.cpu0.Branches                                3                       # Number of branches fetched
system.cpu0.committedInsts                         16                       # Number of instructions committed
system.cpu0.committedOps                           27                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests           14                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            3                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests     12104088                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops      6993699                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests     24201279                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops      6993702                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              32                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        32                       # Number of busy cycles
system.cpu0.num_cc_register_reads                  41                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes                 10                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     9                       # Number of float alu accesses
system.cpu0.num_fp_insts                            9                       # number of float instructions
system.cpu0.num_fp_register_reads                  16                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  7                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   19                       # Number of integer alu accesses
system.cpu0.num_int_insts                          19                       # number of integer instructions
system.cpu0.num_int_register_reads                 34                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                15                       # number of times the integer registers were written
system.cpu0.num_load_insts                          2                       # Number of load instructions
system.cpu0.num_mem_refs                            2                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                       17     62.96%     62.96% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     62.96% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     62.96% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      2      7.41%     70.37% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  2      7.41%     77.78% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     77.78% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  1      3.70%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  2      7.41%     88.89% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     88.89% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     88.89% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 1      3.70%     92.59% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     92.59% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     92.59% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     92.59% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     92.59% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     92.59% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     92.59% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     92.59% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     92.59% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     92.59% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     92.59% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     92.59% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     92.59% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     92.59% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     92.59% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     92.59% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     92.59% # Class of executed instruction
system.cpu0.op_class::MemRead                       1      3.70%     96.30% # Class of executed instruction
system.cpu0.op_class::MemWrite                      0      0.00%     96.30% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  1      3.70%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        27                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.Branches                                1                       # Number of branches fetched
system.cpu1.committedInsts                         16                       # Number of instructions committed
system.cpu1.committedOps                           23                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests           15                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests     12234513                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops         3869                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests     24466686                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops         3869                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              31                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        31                       # Number of busy cycles
system.cpu1.num_cc_register_reads                   7                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes                  2                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                    20                       # Number of float alu accesses
system.cpu1.num_fp_insts                           20                       # number of float instructions
system.cpu1.num_fp_register_reads                  43                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                 19                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    5                       # Number of integer alu accesses
system.cpu1.num_int_insts                           5                       # number of integer instructions
system.cpu1.num_int_register_reads                 10                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 2                       # number of times the integer registers were written
system.cpu1.num_load_insts                          2                       # Number of load instructions
system.cpu1.num_mem_refs                            2                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                        7     30.43%     30.43% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     30.43% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     30.43% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      2      8.70%     39.13% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  5     21.74%     60.87% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     60.87% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  1      4.35%     65.22% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  1      4.35%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 5     21.74%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::MemRead                       0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::MemWrite                      0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  2      8.70%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        23                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.Branches                                1                       # Number of branches fetched
system.cpu2.committedInsts                         16                       # Number of instructions committed
system.cpu2.committedOps                           23                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests           15                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests     12114853                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops      6997556                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests     24222130                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops      6997558                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              31                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        31                       # Number of busy cycles
system.cpu2.num_cc_register_reads                   7                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes                  2                       # number of times the CC registers were written
system.cpu2.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                    20                       # Number of float alu accesses
system.cpu2.num_fp_insts                           20                       # number of float instructions
system.cpu2.num_fp_register_reads                  43                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                 19                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                    5                       # Number of integer alu accesses
system.cpu2.num_int_insts                           5                       # number of integer instructions
system.cpu2.num_int_register_reads                 10                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 2                       # number of times the integer registers were written
system.cpu2.num_load_insts                          2                       # Number of load instructions
system.cpu2.num_mem_refs                            2                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                        7     30.43%     30.43% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     30.43% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     30.43% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      2      8.70%     39.13% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     39.13% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     39.13% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     39.13% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     39.13% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     39.13% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     39.13% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     39.13% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     39.13% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     39.13% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     39.13% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     39.13% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     39.13% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     39.13% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     39.13% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     39.13% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     39.13% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     39.13% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     39.13% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     39.13% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  5     21.74%     60.87% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     60.87% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  1      4.35%     65.22% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  1      4.35%     69.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     69.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     69.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 5     21.74%     91.30% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     91.30% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     91.30% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     91.30% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     91.30% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     91.30% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     91.30% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     91.30% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     91.30% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     91.30% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     91.30% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     91.30% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     91.30% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     91.30% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     91.30% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     91.30% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     91.30% # Class of executed instruction
system.cpu2.op_class::MemRead                       0      0.00%     91.30% # Class of executed instruction
system.cpu2.op_class::MemWrite                      0      0.00%     91.30% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  2      8.70%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        23                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.Branches                                1                       # Number of branches fetched
system.cpu3.committedInsts                         16                       # Number of instructions committed
system.cpu3.committedOps                           23                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests           20                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests     12225355                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops         3869                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests     24448404                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops         3869                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              31                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        31                       # Number of busy cycles
system.cpu3.num_cc_register_reads                   7                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes                  2                       # number of times the CC registers were written
system.cpu3.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                    20                       # Number of float alu accesses
system.cpu3.num_fp_insts                           20                       # number of float instructions
system.cpu3.num_fp_register_reads                  43                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                 19                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                    5                       # Number of integer alu accesses
system.cpu3.num_int_insts                           5                       # number of integer instructions
system.cpu3.num_int_register_reads                 10                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 2                       # number of times the integer registers were written
system.cpu3.num_load_insts                          2                       # Number of load instructions
system.cpu3.num_mem_refs                            2                       # number of memory refs
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                        7     30.43%     30.43% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     30.43% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     30.43% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      2      8.70%     39.13% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     39.13% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     39.13% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     39.13% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     39.13% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     39.13% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     39.13% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     39.13% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     39.13% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     39.13% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     39.13% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     39.13% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     39.13% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     39.13% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     39.13% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     39.13% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     39.13% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     39.13% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     39.13% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     39.13% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  5     21.74%     60.87% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     60.87% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  1      4.35%     65.22% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  1      4.35%     69.57% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     69.57% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     69.57% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 5     21.74%     91.30% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     91.30% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     91.30% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     91.30% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     91.30% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     91.30% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     91.30% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     91.30% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     91.30% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     91.30% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     91.30% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     91.30% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     91.30% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     91.30% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     91.30% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     91.30% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     91.30% # Class of executed instruction
system.cpu3.op_class::MemRead                       0      0.00%     91.30% # Class of executed instruction
system.cpu3.op_class::MemWrite                      0      0.00%     91.30% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  2      8.70%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        23                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests     43585552                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests       87125254                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     34620288                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      69310149                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads        193242763                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes       120575043                       # number of cc regfile writes
system.switch_cpus0.committedInsts          240720562                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            429764012                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      8.567536                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                8.567536                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads        370560950                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes       278772246                       # number of floating regfile writes
system.switch_cpus0.idleCycles                  81398                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts       607016                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches        28371364                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            0.282943                       # Inst execution rate
system.switch_cpus0.iew.exec_refs           181696928                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores          63462119                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles      364908962                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts    112757057                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts           92                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts         8386                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts     64928275                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    587287210                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts    118234809                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1214940                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    583537255                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents       1731738                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents    412507033                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles       1640858                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles    415231712                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents         6339                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect       304506                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect       302510                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        536830094                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            561333031                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.619054                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers        332326599                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              0.272177                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             574305131                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       575618022                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      185445915                       # number of integer regfile writes
system.switch_cpus0.ipc                      0.116720                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.116720                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass     12965360      2.22%      2.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    242035822     41.39%     43.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult            0      0.00%     43.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     43.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd     71044244     12.15%     55.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     55.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     55.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     55.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     55.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     55.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     55.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     55.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     55.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     55.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu        43854      0.01%     55.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     55.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     55.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     55.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     55.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     55.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     55.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     55.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     55.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     55.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd     27867694      4.77%     60.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     60.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp     28747978      4.92%     65.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt      5482588      0.94%     66.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     66.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult     14565494      2.49%     68.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     68.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     68.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     68.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     68.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     68.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     68.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     68.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     68.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     68.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     68.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     68.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     68.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     26284592      4.49%     73.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     21056398      3.60%     76.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead     92162460     15.76%     92.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite     42495711      7.27%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     584752195                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses      348738570                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads    682948324                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses    326689192                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes    378019001                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt           24201526                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.041388                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1084578      4.48%      4.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd        17486      0.07%      4.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%      4.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%      4.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%      4.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%      4.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%      4.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%      4.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%      4.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%      4.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%      4.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%      4.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%      4.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%      4.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%      4.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%      4.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%      4.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%      4.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%      4.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%      4.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%      4.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd       207295      0.86%      5.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%      5.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp       885293      3.66%      9.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%      9.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%      9.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%      9.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult        22858      0.09%      9.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%      9.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%      9.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%      9.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%      9.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%      9.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      9.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      9.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%      9.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%      9.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%      9.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%      9.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%      9.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%      9.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%      9.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%      9.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%      9.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead       1756150      7.26%     16.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite      6837281     28.25%     44.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead      9696088     40.06%     84.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite      3694497     15.27%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses     247249791                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads   2573227248                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    234643839                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes    366797433                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         587279149                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        584752195                       # Number of instructions issued
system.switch_cpus0.iq.iqNonSpecInstsAdded         8061                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqSquashedInstsExamined    157523041                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued       169025                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         7266                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.iqSquashedOperandsExamined     50855034                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples   2062300631                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.283544                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.158972                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0   1897536966     92.01%     92.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     41987952      2.04%     94.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     28456080      1.38%     95.43% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     20748745      1.01%     96.43% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4     19706424      0.96%     97.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5     15400371      0.75%     98.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6     15185631      0.74%     98.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      9563185      0.46%     99.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8     13715277      0.67%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total   2062300631                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  0.283532                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads     16832755                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores     16233018                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads    112757057                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     64928275                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads      240239736                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles              2062382029                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                    152                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads        200332971                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes       123961403                       # number of cc regfile writes
system.switch_cpus1.committedInsts          250000000                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            446992460                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      8.249528                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                8.249528                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_reads        381804101                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes       287518852                       # number of floating regfile writes
system.switch_cpus1.idleCycles                  56027                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts       649289                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches        29597896                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            0.292421                       # Inst execution rate
system.switch_cpus1.iew.exec_refs           187438289                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores          65100401                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles      369935656                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts    116214667                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          117                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts        10926                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts     66679848                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    606788931                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts    122337888                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1384520                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    603082997                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents       1642964                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents    406756774                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles       1690659                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles    409316575                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents         7854                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect       322486                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect       326803                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        557267969                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            580004229                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.618677                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        344769057                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              0.281230                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             593161050                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       595905411                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      192303566                       # number of integer regfile writes
system.switch_cpus1.ipc                      0.121219                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.121219                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass     13184358      2.18%      2.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    250709093     41.48%     43.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult            0      0.00%     43.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     43.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd     73635113     12.18%     55.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     55.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     55.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     55.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     55.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     55.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     55.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     55.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     55.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     55.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu        58088      0.01%     55.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     55.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     55.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     55.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     55.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     55.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     55.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     55.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     55.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     55.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd     28715517      4.75%     60.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     60.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp     29653020      4.91%     65.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt      5714381      0.95%     66.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     66.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult     15003812      2.48%     68.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     68.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     68.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     68.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     68.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     68.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     68.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     68.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     68.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     68.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     68.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     68.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     68.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     27270716      4.51%     73.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite     21735011      3.60%     77.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead     95317638     15.77%     92.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite     43470773      7.19%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     604467520                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses      359848957                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads    704837732                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses    336622647                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes    389306298                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt           24826769                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.041072                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        1269232      5.11%      5.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%      5.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      5.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd        21486      0.09%      5.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd       217419      0.88%      6.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%      6.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp       906448      3.65%      9.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult        29140      0.12%      9.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%      9.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%      9.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%      9.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%      9.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%      9.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%      9.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%      9.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%      9.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%      9.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%      9.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%      9.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%      9.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%      9.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%      9.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%      9.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%      9.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead       1785553      7.19%     17.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite      6908084     27.83%     44.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead      9949556     40.08%     84.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite      3739851     15.06%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses     256260974                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads   2591452261                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    243381582                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes    377286573                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         606778515                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        604467520                       # Number of instructions issued
system.switch_cpus1.iq.iqNonSpecInstsAdded        10416                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqSquashedInstsExamined    159796302                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued       202185                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         9374                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.iqSquashedOperandsExamined     52724900                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples   2062326002                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.293100                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.185588                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0   1895897684     91.93%     91.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     40432156      1.96%     93.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     28031451      1.36%     95.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3     20974425      1.02%     96.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4     20223753      0.98%     97.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     15969866      0.77%     98.02% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6     15951156      0.77%     98.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7     10166179      0.49%     99.29% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8     14679332      0.71%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total   2062326002                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  0.293092                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads     17467372                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores     16882082                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads    116214667                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     66679848                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads      248326985                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles              2062382029                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                    143                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads        195687683                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes       121819025                       # number of cc regfile writes
system.switch_cpus2.committedInsts          243506387                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            435031251                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      8.469519                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                8.469519                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads        373408725                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes       281025983                       # number of floating regfile writes
system.switch_cpus2.idleCycles                  58989                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts       625412                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches        28833893                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            0.286508                       # Inst execution rate
system.switch_cpus2.iew.exec_refs           184544058                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores          63954218                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles      365366810                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts    113804977                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts           98                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts         8347                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts     65476730                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts    593614475                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts    120589840                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1270088                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts    590888795                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents       1735175                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents    421878603                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles       1659668                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles    424607225                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents         6545                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect       312514                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect       312898                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        543373731                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count            567283199                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.618915                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        336302290                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              0.275062                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent             580291752                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads       584698328                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      188124356                       # number of integer regfile writes
system.switch_cpus2.ipc                      0.118070                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.118070                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass     13020356      2.20%      2.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    245189460     41.41%     43.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult            0      0.00%     43.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     43.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd     71753953     12.12%     55.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     55.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     55.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     55.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     55.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     55.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     55.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     55.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     55.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     55.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu        50078      0.01%     55.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     55.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     55.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     55.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     55.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     55.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     55.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     55.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     55.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     55.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd     28079766      4.74%     60.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     60.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp     28968741      4.89%     65.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt      5555169      0.94%     66.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     66.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult     14675607      2.48%     68.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     68.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     68.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     68.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     68.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     68.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     68.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     68.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     68.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     68.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     68.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     68.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     68.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     26699201      4.51%     73.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite     21314436      3.60%     76.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead     94116541     15.89%     92.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite     42735579      7.22%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     592158887                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses      352880650                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads    691033847                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses    329247378                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes    381000816                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt           24504887                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.041382                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        1145661      4.68%      4.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%      4.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%      4.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd        18554      0.08%      4.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%      4.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%      4.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%      4.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%      4.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%      4.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%      4.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%      4.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%      4.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%      4.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%      4.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%      4.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%      4.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%      4.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%      4.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%      4.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%      4.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%      4.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%      4.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%      4.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd       208748      0.85%      5.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%      5.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp       888642      3.63%      9.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%      9.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%      9.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%      9.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult        22898      0.09%      9.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%      9.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%      9.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%      9.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%      9.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%      9.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%      9.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%      9.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%      9.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%      9.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%      9.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%      9.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%      9.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%      9.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%      9.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%      9.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%      9.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead       1780977      7.27%     16.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite      6851782     27.96%     44.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead      9882632     40.33%     84.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite      3704993     15.12%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses     250762768                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads   2580293496                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    238035821                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes    371203174                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded         593605305                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued        592158887                       # Number of instructions issued
system.switch_cpus2.iq.iqNonSpecInstsAdded         9170                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqSquashedInstsExamined    158583159                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued       181646                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         8273                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.iqSquashedOperandsExamined     52004589                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples   2062323040                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.287132                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.168909                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0   1896821786     91.98%     91.98% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     41583244      2.02%     93.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     28220858      1.37%     95.36% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3     20730043      1.01%     96.36% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4     20154645      0.98%     97.34% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     15516117      0.75%     98.09% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6     15446309      0.75%     98.84% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      9733525      0.47%     99.32% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8     14116513      0.68%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total   2062323040                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  0.287124                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads     16999095                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores     16281186                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads    113804977                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     65476730                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads      243998859                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles              2062382029                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                    149                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads        200140247                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes       123850400                       # number of cc regfile writes
system.switch_cpus3.committedInsts          249848558                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            446725272                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      8.254528                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                8.254528                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads        381610663                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes       287412861                       # number of floating regfile writes
system.switch_cpus3.idleCycles                  49966                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts       648758                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches        29568472                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            0.292484                       # Inst execution rate
system.switch_cpus3.iew.exec_refs           187859844                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores          65063017                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles      369345668                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts    116144647                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          117                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts        11260                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     66635117                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    606384078                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts    122796827                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1385572                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    603213820                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents       1633688                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents    430793406                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles       1689650                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles    433341497                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents         8186                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect       322072                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect       326686                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        556770820                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            579643351                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.618796                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        344527733                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              0.281055                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             592789334                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       596541223                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      192118586                       # number of integer regfile writes
system.switch_cpus3.ipc                      0.121146                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.121146                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass     13174399      2.18%      2.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    250488806     41.43%     43.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult            0      0.00%     43.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     43.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd     73613652     12.18%     55.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     55.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     55.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     55.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     55.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     55.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     55.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     55.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     55.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     55.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu        58065      0.01%     55.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     55.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     55.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     55.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     55.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     55.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     55.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     55.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     55.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     55.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd     28699822      4.75%     60.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     60.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp     29643638      4.90%     65.44% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt      5710480      0.94%     66.39% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     66.39% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.39% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult     14994857      2.48%     68.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     68.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     68.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     68.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     68.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     68.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     68.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     68.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     68.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     68.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     68.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     68.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     68.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     27237313      4.51%     73.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite     21714910      3.59%     76.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead     95809356     15.85%     92.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite     43454096      7.19%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     604599394                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses      360214641                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads    705582890                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses    336496653                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes    389146317                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt           24841052                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.041087                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu        1269835      5.11%      5.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%      5.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%      5.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd        22175      0.09%      5.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd       216542      0.87%      6.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%      6.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp       907831      3.65%      9.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult        28978      0.12%      9.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%      9.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%      9.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%      9.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%      9.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%      9.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%      9.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%      9.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%      9.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%      9.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%      9.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%      9.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%      9.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%      9.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%      9.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%      9.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%      9.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead       1821546      7.33%     17.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite      6903031     27.79%     44.97% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead      9934519     39.99%     84.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite      3736595     15.04%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses     256051406                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads   2590987647                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    243146698                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes    376904451                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         606373668                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        604599394                       # Number of instructions issued
system.switch_cpus3.iq.iqNonSpecInstsAdded        10410                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqSquashedInstsExamined    159658701                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued       198636                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         9369                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.iqSquashedOperandsExamined     52593420                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples   2062332063                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.293163                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.185822                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0   1895820929     91.93%     91.93% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     40373195      1.96%     93.88% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     28336561      1.37%     95.26% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3     20865356      1.01%     96.27% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4     20227616      0.98%     97.25% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5     15874543      0.77%     98.02% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6     15909001      0.77%     98.79% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7     10179072      0.49%     99.28% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8     14745790      0.72%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total   2062332063                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  0.293156                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads     17468252                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores     16820628                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads    116144647                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     66635117                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads      248688985                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles              2062382029                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                    147                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.switch_cpus0.data     94689546                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        94689546                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data    100163672                       # number of overall hits
system.cpu0.dcache.overall_hits::total      100163672                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            2                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data     36735722                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      36735724                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            2                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data     37780422                       # number of overall misses
system.cpu0.dcache.overall_misses::total     37780424                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data 4754563544885                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 4754563544885                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data 4754563544885                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 4754563544885                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data            2                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data    131425268                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    131425270                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data            2                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data    137944094                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    137944096                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.279518                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.279518                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.273882                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.273882                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 129426.163038                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 129426.155992                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 125847.285266                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 125847.278603                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      3401843                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          11390                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   298.669271                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     12096375                       # number of writebacks
system.cpu0.dcache.writebacks::total         12096375                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data     25043557                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     25043557                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data     25043557                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     25043557                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data     11692165                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     11692165                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data     12104449                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     12104449                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data 2019647603813                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 2019647603813                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data 2088364231733                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 2088364231733                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.088964                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.088964                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.087749                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.087749                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 172735.126798                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 172735.126798                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 172528.648907                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 172528.648907                       # average overall mshr miss latency
system.cpu0.dcache.replacements              12096375                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     70838492                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       70838492                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            2                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data     34109049                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     34109051                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data 4288533426081                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 4288533426081                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data    104947541                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    104947543                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data            1                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.325010                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.325010                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 125730.079020                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 125730.071648                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data     25043335                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     25043335                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data      9065714                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      9065714                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data 1554516263664                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 1554516263664                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.086383                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.086383                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 171472.016839                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 171472.016839                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data     23851054                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      23851054                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data      2626673                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2626673                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data 466030118804                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 466030118804                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data     26477727                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     26477727                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.099203                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.099203                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 177422.206268                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 177422.206268                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data          222                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          222                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data      2626451                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2626451                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data 465131340149                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 465131340149                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.099195                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.099195                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 177095.000116                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 177095.000116                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus0.data      5474126                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total      5474126                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data      1044700                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total      1044700                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data      6518826                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total      6518826                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data     0.160259                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.160259                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data       412284                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total       412284                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data  68716627920                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total  68716627920                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data     0.063245                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.063245                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data 166673.040720                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 166673.040720                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 18905935467339                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          511.988308                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          112268289                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         12096887                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             9.280759                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     18219162243024                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     0.000125                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   511.988183                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.000000                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.999977                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999977                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          416                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1115649655                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1115649655                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18905935467339                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          2                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18905935467339                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           18                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst     45064169                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        45064187                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           18                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst     45064169                       # number of overall hits
system.cpu0.icache.overall_hits::total       45064187                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst          350                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           353                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst          350                       # number of overall misses
system.cpu0.icache.overall_misses::total          353                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst     79581339                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     79581339                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst     79581339                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     79581339                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           21                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst     45064519                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     45064540                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           21                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst     45064519                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     45064540                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.142857                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000008                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000008                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.142857                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000008                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000008                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 227375.254286                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 225442.886686                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 227375.254286                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 225442.886686                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst           76                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           76                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst           76                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           76                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst          274                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          274                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst          274                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          274                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst     69885711                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     69885711                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst     69885711                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     69885711                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 255057.339416                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 255057.339416                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 255057.339416                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 255057.339416                       # average overall mshr miss latency
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           18                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst     45064169                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       45064187                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            3                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst          350                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          353                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst     79581339                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     79581339                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           21                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst     45064519                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     45064540                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.142857                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000008                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000008                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 227375.254286                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 225442.886686                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst           76                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           76                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst          274                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          274                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst     69885711                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     69885711                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 255057.339416                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 255057.339416                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 18905935467339                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          124.493676                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           45064464                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              277                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         162687.595668                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     18219162241359                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     3.000000                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   121.493676                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.005859                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.237292                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.243152                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          277                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           70                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          203                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.541016                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        360516597                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       360516597                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18905935467339                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         21                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18905935467339                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp        9478272                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty      5506255                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean     24692148                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq         7592                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp         7592                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq       2618892                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp      2618892                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq      9478273                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port          554                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port     36305334                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total           36305888                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port        17728                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port   1548368768                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total          1548386496                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                     18102028                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic             1158529792                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples      30206811                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.231528                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.421809                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0            23213095     76.85%     76.85% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1             6993713     23.15%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   3      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total        30206811                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 18905935467339                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy     16115249101                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           2.3                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy         274058                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy    12087316251                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          1.8                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.data       943167                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total         943167                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data       943167                       # number of overall hits
system.cpu0.l2cache.overall_hits::total        943167                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            2                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst          274                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data     11153719                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total     11153998                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            2                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst          274                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data     11153719                       # number of overall misses
system.cpu0.l2cache.overall_misses::total     11153998                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst     69693903                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data 2074801516850                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total 2074871210753                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst     69693903                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data 2074801516850                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total 2074871210753                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            3                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            2                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst          274                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data     12096886                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total     12097165                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            3                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            2                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst          274                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data     12096886                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total     12097165                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.922032                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.922034                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.922032                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.922034                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 254357.310219                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 186018.808332                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 186020.403693                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 254357.310219                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 186018.808332                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 186020.403693                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks     18102028                       # number of writebacks
system.cpu0.l2cache.writebacks::total        18102028                       # number of writebacks
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst          274                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data     11153719                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total     11153993                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst          274                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data     11153719                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total     11153993                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst     69602661                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data 2071087328423                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total 2071156931084                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst     69602661                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data 2071087328423                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total 2071156931084                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.922032                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.922034                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.922032                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.922034                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 254024.310219                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 185685.808332                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 185687.487081                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 254024.310219                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 185685.808332                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 185687.487081                       # average overall mshr miss latency
system.cpu0.l2cache.replacements             18102028                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks      2699165                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total      2699165                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks      2699165                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total      2699165                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks      9353954                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total      9353954                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks      9353954                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total      9353954                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data         7425                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total         7425                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_misses::.switch_cpus0.data          167                       # number of UpgradeReq misses
system.cpu0.l2cache.UpgradeReq_misses::total          167                       # number of UpgradeReq misses
system.cpu0.l2cache.UpgradeReq_miss_latency::.switch_cpus0.data      1905093                       # number of UpgradeReq miss cycles
system.cpu0.l2cache.UpgradeReq_miss_latency::total      1905093                       # number of UpgradeReq miss cycles
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data         7592                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total         7592                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_miss_rate::.switch_cpus0.data     0.021997                       # miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_miss_rate::total     0.021997                       # miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus0.data 11407.742515                       # average UpgradeReq miss latency
system.cpu0.l2cache.UpgradeReq_avg_miss_latency::total 11407.742515                       # average UpgradeReq miss latency
system.cpu0.l2cache.UpgradeReq_mshr_misses::.switch_cpus0.data          167                       # number of UpgradeReq MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_misses::total          167                       # number of UpgradeReq MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus0.data      3004659                       # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::total      3004659                       # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.021997                       # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::total     0.021997                       # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data 17991.970060                       # average UpgradeReq mshr miss latency
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::total 17991.970060                       # average UpgradeReq mshr miss latency
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data       105173                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total       105173                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data      2513719                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total      2513719                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data 462315988185                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total 462315988185                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data      2618892                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total      2618892                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.959841                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.959841                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 183917.131623                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 183917.131623                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data      2513719                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total      2513719                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data 461478919758                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total 461478919758                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.959841                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.959841                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 183584.131623                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 183584.131623                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data       837994                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total       837994                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            3                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            2                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst          274                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data      8640000                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total      8640279                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     69693903                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data 1612485528665                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total 1612555222568                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst          274                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data      9477994                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total      9478273                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.911585                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.911588                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 254357.310219                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 186630.269521                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 186632.309277                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          274                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data      8640000                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total      8640274                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     69602661                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data 1609608408665                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total 1609678011326                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.911585                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.911587                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 254024.310219                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 186297.269521                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 186299.417278                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 18905935467339                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        1267.067997                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs          24157813                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs        18103812                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs            1.334405                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    18219162241359                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks   341.982188                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     3.000000                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     0.000192                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst    99.776074                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data   822.309543                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.083492                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000732                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000000                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.024359                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.200759                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.309343                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         1784                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0           68                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1          580                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2          394                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3          381                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4          361                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.435547                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses       405321700                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses      405321700                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18905935467339                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 18905935467339                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 18905935467339                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18905935467339                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 18219162251682                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF 686773215657                       # Cumulative time (in ticks) in various power states
system.cpu0.thread31535.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread31535.numOps                      0                       # Number of Ops committed
system.cpu0.thread31535.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data            1                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data     99084676                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        99084677                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            1                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data    104608254                       # number of overall hits
system.cpu1.dcache.overall_hits::total      104608255                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            1                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data     36792055                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      36792056                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            1                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data     37861584                       # number of overall misses
system.cpu1.dcache.overall_misses::total     37861585                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data 4815492462334                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 4815492462334                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data 4815492462334                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 4815492462334                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            2                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data    135876731                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    135876733                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            2                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data    142469838                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    142469840                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.500000                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.270775                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.270775                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.500000                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.265752                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.265752                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 130884.030868                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 130884.027311                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 127186.766997                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 127186.763637                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      3447436                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          10051                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   342.994329                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     12231372                       # number of writebacks
system.cpu1.dcache.writebacks::total         12231372                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data     24973335                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     24973335                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data     24973335                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     24973335                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data     11818720                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     11818720                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data     12234968                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     12234968                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data 2043863204662                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 2043863204662                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data 2109445374511                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 2109445374511                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.086981                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.086981                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.085878                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.085878                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 172934.395997                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 172934.395997                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 172411.188530                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 172411.188530                       # average overall mshr miss latency
system.cpu1.dcache.replacements              12231372                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data            1                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     74028740                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       74028741                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            1                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data     34133202                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     34133203                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data 4351026650967                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 4351026650967                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data    108161942                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    108161944                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.500000                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.315575                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.315575                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 127471.974383                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 127471.970649                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data     24973087                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     24973087                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      9160115                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      9160115                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data 1580306429682                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 1580306429682                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.084689                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.084689                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 172520.370070                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 172520.370070                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data     25055936                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      25055936                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data      2658853                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2658853                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data 464465811367                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 464465811367                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data     27714789                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     27714789                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.095936                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.095936                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 174686.532639                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 174686.532639                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data          248                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          248                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data      2658605                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      2658605                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data 463556774980                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 463556774980                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.095927                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.095927                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 174360.905430                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 174360.905430                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.switch_cpus1.data      5523578                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total      5523578                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data      1069529                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total      1069529                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data      6593107                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total      6593107                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data     0.162219                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.162219                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data       416248                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total       416248                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data  65582169849                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total  65582169849                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data     0.063134                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.063134                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data 157555.519424                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 157555.519424                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 18905935467339                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          511.988254                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          116843307                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         12231884                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             9.552356                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     18219162241359                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     0.000064                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   511.988190                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.000000                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.999977                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999977                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       1151990604                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      1151990604                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18905935467339                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          2                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18905935467339                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           22                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     46393822                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        46393844                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           22                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     46393822                       # number of overall hits
system.cpu1.icache.overall_hits::total       46393844                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst          350                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           352                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst          350                       # number of overall misses
system.cpu1.icache.overall_misses::total          352                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst     62593677                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     62593677                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst     62593677                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     62593677                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           24                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     46394172                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     46394196                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           24                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     46394172                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     46394196                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.083333                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000008                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000008                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.083333                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000008                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000008                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 178839.077143                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 177822.946023                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 178839.077143                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 177822.946023                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst           73                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           73                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst           73                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           73                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst          277                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          277                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst          277                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          277                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst     51158124                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     51158124                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst     51158124                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     51158124                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 184686.368231                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 184686.368231                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 184686.368231                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 184686.368231                       # average overall mshr miss latency
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           22                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     46393822                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       46393844                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            2                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst          350                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          352                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst     62593677                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     62593677                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           24                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     46394172                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     46394196                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.083333                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000008                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000008                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 178839.077143                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 177822.946023                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst           73                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           73                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst          277                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          277                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst     51158124                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     51158124                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 184686.368231                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 184686.368231                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 18905935467339                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          124.966451                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           46394123                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              279                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         166287.179211                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     18219162241359                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     2.000000                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   122.966451                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.003906                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.240169                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.244075                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          278                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           77                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          201                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.542969                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        371153847                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       371153847                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18905935467339                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         24                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18905935467339                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp        9576630                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty      5551500                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean     17106855                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq         3114                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp         3114                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq       2655534                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp      2655534                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq      9576632                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port          558                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port     36701372                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total           36701930                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port        17856                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port   1565648448                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total          1565666304                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                     10426983                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic              667326912                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples      22662270                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.000171                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.013090                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0            22658386     99.98%     99.98% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1                3884      0.02%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total        22662270                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 18905935467339                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy     16293508148                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           2.4                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy         277055                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy    12220689078                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          1.8                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.inst            1                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::.switch_cpus1.data      1806120                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total        1806121                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.inst            1                       # number of overall hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data      1806120                       # number of overall hits
system.cpu1.l2cache.overall_hits::total       1806121                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            1                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst          276                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data     10425766                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total     10426045                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            1                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst          276                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data     10425766                       # number of overall misses
system.cpu1.l2cache.overall_misses::total     10426045                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst     50959989                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data 2092553588413                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total 2092604548402                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst     50959989                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data 2092553588413                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total 2092604548402                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            1                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst          277                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data     12231886                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total     12232166                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            1                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst          277                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data     12231886                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total     12232166                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst     0.996390                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.852343                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.852347                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst     0.996390                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.852343                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.852347                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 184637.641304                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 200709.817237                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 200709.334019                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 184637.641304                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 200709.817237                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 200709.334019                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks     10426983                       # number of writebacks
system.cpu1.l2cache.writebacks::total        10426983                       # number of writebacks
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst          276                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data     10425766                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total     10426042                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst          276                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data     10425766                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total     10426042                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst     50868081                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data 2089081809001                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total 2089132677082                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst     50868081                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data 2089081809001                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total 2089132677082                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.996390                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.852343                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.852346                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.996390                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.852343                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.852346                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 184304.641304                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 200376.817301                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 200376.391835                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 184304.641304                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 200376.817301                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 200376.391835                       # average overall mshr miss latency
system.cpu1.l2cache.replacements             10426983                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks      2816379                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total      2816379                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks      2816379                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total      2816379                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks      9414947                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total      9414947                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks      9414947                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total      9414947                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus1.data         3114                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total         3114                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data         3114                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total         3114                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data       205735                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total       205735                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data      2449799                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total      2449799                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data 460354348499                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total 460354348499                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data      2655534                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total      2655534                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.922526                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.922526                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 187915.150794                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 187915.150794                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data      2449799                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total      2449799                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data 459538565432                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total 459538565432                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.922526                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.922526                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 187582.150794                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 187582.150794                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.inst            1                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data      1600385                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total      1600386                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            1                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst          276                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data      7975967                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total      7976246                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     50959989                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data 1632199239914                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total 1632250199903                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst          277                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data      9576352                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total      9576632                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.996390                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.832882                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.832886                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 184637.641304                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 204639.668132                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 204638.899039                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          276                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data      7975967                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total      7976243                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     50868081                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data 1629543243569                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total 1629594111650                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.996390                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.832882                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.832886                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 184304.641304                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 204306.668216                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 204305.976090                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 18905935467339                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        2259.802440                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs          24466604                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs        10429775                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            2.345842                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    18219162241359                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks     0.552676                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     0.000350                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     0.000161                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst    68.905808                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data  2190.343446                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.000135                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000000                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000000                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.016823                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.534752                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.551710                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         2792                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0         1414                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1          570                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2           65                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3          423                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4          320                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024     0.681641                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses       401895983                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses      401895983                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18905935467339                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 18905935467339                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 18905935467339                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18905935467339                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 18219162251682                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF 686773215657                       # Cumulative time (in ticks) in various power states
system.cpu1.thread28370.numInsts                    0                       # Number of Instructions committed
system.cpu1.thread28370.numOps                      0                       # Number of Ops committed
system.cpu1.thread28370.numMemRefs                  0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.cpu2.data            1                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data     96012062                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        96012063                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data            1                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data    101481190                       # number of overall hits
system.cpu2.dcache.overall_hits::total      101481191                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            1                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data     36772099                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      36772100                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            1                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data     37832808                       # number of overall misses
system.cpu2.dcache.overall_misses::total     37832809                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data 4799290011930                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 4799290011930                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data 4799290011930                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 4799290011930                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data            2                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data    132784161                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    132784163                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data            2                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data    139313998                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    139314000                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.500000                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.276931                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.276931                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.500000                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.271565                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.271565                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 130514.442810                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 130514.439260                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 126855.241935                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 126855.238582                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets      3746875                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets          12092                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   309.863960                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks     12106459                       # number of writebacks
system.cpu2.dcache.writebacks::total         12106459                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data     25069517                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total     25069517                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data     25069517                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total     25069517                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data     11702582                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total     11702582                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data     12115237                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total     12115237                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data 2042878132980                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 2042878132980                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data 2109163165929                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 2109163165929                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.088132                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.088132                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.086964                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.086964                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 174566.444651                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 174566.444651                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 174091.779297                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 174091.779297                       # average overall mshr miss latency
system.cpu2.dcache.replacements              12106459                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data            1                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     71758568                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       71758569                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            1                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data     34140586                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     34140587                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data 4333905175248                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 4333905175248                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data    105899154                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    105899156                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.500000                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.322388                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.322388                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 126942.905293                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 126942.901575                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data     25069289                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total     25069289                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      9071297                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      9071297                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data 1578392150211                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 1578392150211                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.085660                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.085660                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 173998.508726                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 173998.508726                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data     24253494                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      24253494                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data      2631513                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      2631513                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data 465384836682                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 465384836682                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data     26885007                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     26885007                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.097880                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.097880                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 176850.669817                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 176850.669817                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data          228                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          228                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data      2631285                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total      2631285                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data 464485982769                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total 464485982769                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.097872                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.097872                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 176524.391227                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 176524.391227                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_hits::.switch_cpus2.data      5469128                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total      5469128                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_misses::.switch_cpus2.data      1060709                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total      1060709                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus2.data      6529837                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total      6529837                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.switch_cpus2.data     0.162440                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.162440                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.switch_cpus2.data       412655                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total       412655                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus2.data  66285032949                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total  66285032949                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus2.data     0.063195                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.063195                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus2.data 160630.630791                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 160630.630791                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 18905935467339                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.988270                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          113596594                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         12106971                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             9.382743                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     18219162241359                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     0.000064                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   511.988206                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.000000                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.999977                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999977                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          389                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           68                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses       1126618971                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses      1126618971                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18905935467339                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          2                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18905935467339                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           22                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst     45556784                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        45556806                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           22                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     45556784                       # number of overall hits
system.cpu2.icache.overall_hits::total       45556806                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst          354                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           356                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst          354                       # number of overall misses
system.cpu2.icache.overall_misses::total          356                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst     61015590                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     61015590                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst     61015590                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     61015590                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           24                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     45557138                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     45557162                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           24                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     45557138                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     45557162                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.083333                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000008                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000008                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.083333                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000008                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000008                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 172360.423729                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 171392.106742                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 172360.423729                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 171392.106742                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst           78                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           78                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst           78                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           78                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst          276                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          276                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst          276                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          276                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst     51248034                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     51248034                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst     51248034                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     51248034                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 185681.282609                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 185681.282609                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 185681.282609                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 185681.282609                       # average overall mshr miss latency
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           22                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     45556784                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       45556806                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            2                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst          354                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          356                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst     61015590                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     61015590                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           24                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     45557138                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     45557162                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.083333                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000008                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000008                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 172360.423729                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 171392.106742                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst           78                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           78                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst          276                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          276                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst     51248034                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     51248034                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 185681.282609                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 185681.282609                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 18905935467339                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          124.603883                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           45557084                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              278                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         163874.402878                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     18219162241359                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     2.000000                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   122.603883                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.003906                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.239461                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.243367                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          277                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           69                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          203                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.541016                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        364457574                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       364457574                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18905935467339                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         24                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18905935467339                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp        9484220                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty      5517472                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean     24700093                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq         8294                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp         8294                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq       2623029                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp      2623029                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq      9484220                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port          556                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port     36336989                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total           36337545                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port        17792                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port   1549659520                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total          1549677312                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                     18111106                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic             1159110784                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples      30226677                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.231503                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.421793                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0            23229104     76.85%     76.85% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1             6997571     23.15%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   2      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total        30226677                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 18905935467339                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy     16128899089                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization           2.3                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy         276056                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy    12097624932                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          1.8                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.inst            1                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::.switch_cpus2.data       947952                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total         947953                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.inst            1                       # number of overall hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data       947952                       # number of overall hits
system.cpu2.l2cache.overall_hits::total        947953                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            1                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst          275                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data     11159018                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total     11159296                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            1                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst          275                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data     11159018                       # number of overall misses
system.cpu2.l2cache.overall_misses::total     11159296                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst     51048234                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data 2095578414784                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total 2095629463018                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst     51048234                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data 2095578414784                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total 2095629463018                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            1                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst          276                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data     12106970                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total     12107249                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            1                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst          276                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data     12106970                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total     12107249                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst     0.996377                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.921702                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.921704                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst     0.996377                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.921702                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.921704                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 185629.941818                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 187792.368001                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 187792.264227                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 185629.941818                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 187792.368001                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 187792.264227                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks     18111106                       # number of writebacks
system.cpu2.l2cache.writebacks::total        18111106                       # number of writebacks
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst          275                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data     11159018                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total     11159293                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst          275                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data     11159018                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total     11159293                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst     50956659                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data 2091862461790                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total 2091913418449                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst     50956659                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data 2091862461790                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total 2091913418449                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst     0.996377                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.921702                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.921703                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst     0.996377                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.921702                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.921703                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 185296.941818                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 187459.368001                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 187459.314712                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 185296.941818                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 187459.368001                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 187459.314712                       # average overall mshr miss latency
system.cpu2.l2cache.replacements             18111106                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks      2706765                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total      2706765                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks      2706765                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total      2706765                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks      9356362                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total      9356362                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks      9356362                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total      9356362                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus2.data         8113                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total         8113                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_misses::.switch_cpus2.data          181                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_misses::total          181                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_miss_latency::.switch_cpus2.data      1981683                       # number of UpgradeReq miss cycles
system.cpu2.l2cache.UpgradeReq_miss_latency::total      1981683                       # number of UpgradeReq miss cycles
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data         8294                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total         8294                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_miss_rate::.switch_cpus2.data     0.021823                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_miss_rate::total     0.021823                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus2.data 10948.524862                       # average UpgradeReq miss latency
system.cpu2.l2cache.UpgradeReq_avg_miss_latency::total 10948.524862                       # average UpgradeReq miss latency
system.cpu2.l2cache.UpgradeReq_mshr_misses::.switch_cpus2.data          181                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_misses::total          181                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus2.data      3262734                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::total      3262734                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.021823                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::total     0.021823                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data 18026.154696                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::total 18026.154696                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data       107053                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total       107053                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data      2515976                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total      2515976                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data 461665320548                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total 461665320548                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data      2623029                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total      2623029                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.959187                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.959187                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 183493.531158                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 183493.531158                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data      2515976                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total      2515976                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data 460827500540                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total 460827500540                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.959187                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.959187                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 183160.531158                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 183160.531158                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.inst            1                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data       840899                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total       840900                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            1                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst          275                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data      8643042                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total      8643320                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     51048234                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data 1633913094236                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total 1633964142470                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst          276                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data      9483941                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total      9484220                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst     0.996377                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.911334                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.911337                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 185629.941818                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 189043.752678                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 189043.578448                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          275                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data      8643042                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total      8643317                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     50956659                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data 1631034961250                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total 1631085917909                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst     0.996377                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.911334                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.911337                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 185296.941818                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 188710.752678                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 188710.644063                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 18905935467339                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        1260.191433                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs          24178597                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs        18112877                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs            1.334884                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    18219162241359                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks   341.234842                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     2.000000                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     0.000112                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst    93.941155                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data   823.015325                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.083309                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000488                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000000                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.022935                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.200931                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.307664                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         1771                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1          533                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2          456                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3          379                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4          352                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024     0.432373                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses       405664685                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses      405664685                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18905935467339                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 18905935467339                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 18905935467339                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18905935467339                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 18219162251682                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF 686773215657                       # Cumulative time (in ticks) in various power states
system.cpu2.thread31535.numInsts                    0                       # Number of Instructions committed
system.cpu2.thread31535.numOps                      0                       # Number of Ops committed
system.cpu2.thread31535.numMemRefs                  0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.cpu3.data            1                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data     99070686                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        99070687                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data            1                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data    104603135                       # number of overall hits
system.cpu3.dcache.overall_hits::total      104603136                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            1                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data     36740836                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      36740837                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            1                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data     37796046                       # number of overall misses
system.cpu3.dcache.overall_misses::total     37796047                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data 4793858759693                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 4793858759693                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data 4793858759693                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 4793858759693                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data            2                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data    135811522                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    135811524                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data            2                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data    142399181                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    142399183                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.500000                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.270528                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.270528                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.500000                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.265423                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.265423                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 130477.672302                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 130477.668750                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 126834.927645                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 126834.924290                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      3167502                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           9421                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   336.217174                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks     12222245                       # number of writebacks
system.cpu3.dcache.writebacks::total         12222245                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data     24930704                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total     24930704                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data     24930704                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total     24930704                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data     11810132                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total     11810132                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data     12225808                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total     12225808                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data 2034112647647                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 2034112647647                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data 2101582200557                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 2101582200557                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.086960                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.086960                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.085856                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.085856                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 172234.539601                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 172234.539601                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 171897.203077                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 171897.203077                       # average overall mshr miss latency
system.cpu3.dcache.replacements              12222245                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data            1                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     74023877                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       74023878                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            1                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data     34084581                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total     34084582                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data 4328576584173                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 4328576584173                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data    108108458                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    108108460                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.500000                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.315281                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.315281                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 126995.153151                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 126995.149425                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data     24930460                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total     24930460                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data      9154121                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      9154121                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data 1569739766589                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 1569739766589                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.084675                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.084675                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 171479.027488                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 171479.027488                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data     25046809                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      25046809                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data      2656255                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      2656255                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data 465282175520                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 465282175520                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data     27703064                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     27703064                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.095883                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.095883                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 175164.724592                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 175164.724592                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data          244                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          244                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data      2656011                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total      2656011                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data 464372881058                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total 464372881058                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.095874                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.095874                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 174838.463040                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 174838.463040                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus3.data      5532449                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total      5532449                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data      1055210                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total      1055210                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data      6587659                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total      6587659                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data     0.160180                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.160180                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data       415676                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total       415676                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data  67469552910                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total  67469552910                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data     0.063099                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.063099                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data 162312.841997                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 162312.841997                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 18905935467339                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          511.988290                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          116829032                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs         12222757                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             9.558321                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     18219162241359                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     0.000064                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   511.988225                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.000000                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.999977                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.999977                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          510                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses       1151416221                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses      1151416221                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18905935467339                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          2                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18905935467339                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           22                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     46350882                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        46350904                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           22                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     46350882                       # number of overall hits
system.cpu3.icache.overall_hits::total       46350904                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst          349                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           351                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst          349                       # number of overall misses
system.cpu3.icache.overall_misses::total          351                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst     52330950                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     52330950                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst     52330950                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     52330950                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           24                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     46351231                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     46351255                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           24                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     46351231                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     46351255                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.083333                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000008                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000008                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.083333                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000008                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000008                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 149945.415473                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 149091.025641                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 149945.415473                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 149091.025641                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst           69                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           69                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst           69                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           69                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst          280                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          280                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst          280                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          280                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst     43365591                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     43365591                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst     43365591                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     43365591                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 154877.110714                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 154877.110714                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 154877.110714                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 154877.110714                       # average overall mshr miss latency
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           22                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     46350882                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       46350904                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            2                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst          349                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          351                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst     52330950                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     52330950                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           24                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     46351231                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     46351255                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.083333                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000008                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000008                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 149945.415473                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 149091.025641                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst           69                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           69                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst          280                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          280                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst     43365591                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     43365591                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 154877.110714                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 154877.110714                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 18905935467339                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          126.227865                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           46351186                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              282                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         164365.907801                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     18219162241359                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     2.000000                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   124.227865                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.003906                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.242633                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.246539                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          281                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           78                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          203                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.548828                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        370810322                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       370810322                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18905935467339                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         24                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18905935467339                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp        9570074                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty      5537719                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean     17104564                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq         3083                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp         3083                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq       2652965                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp      2652965                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq      9570075                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port          564                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port     36673926                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total           36674490                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port        18048                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port   1564480128                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total          1564498176                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                     10420038                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic              666882432                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples      22646170                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.000172                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.013103                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0            22642281     99.98%     99.98% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1                3889      0.02%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total        22646170                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 18905935467339                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy     16281344186                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           2.4                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy         280052                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy    12211559883                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          1.8                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.inst            1                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::.switch_cpus3.data      1803935                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total        1803936                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.inst            1                       # number of overall hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data      1803935                       # number of overall hits
system.cpu3.l2cache.overall_hits::total       1803936                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            1                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst          279                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data     10418822                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total     10419104                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            1                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst          279                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data     10418822                       # number of overall misses
system.cpu3.l2cache.overall_misses::total     10419104                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst     43164126                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data 2084716486231                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total 2084759650357                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst     43164126                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data 2084716486231                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total 2084759650357                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            1                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst          280                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data     12222757                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total     12223040                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            1                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst          280                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data     12222757                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total     12223040                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst     0.996429                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.852412                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.852415                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst     0.996429                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.852412                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.852415                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 154710.129032                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 200091.381370                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 200090.108550                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 154710.129032                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 200091.381370                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 200090.108550                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks     10420038                       # number of writebacks
system.cpu3.l2cache.writebacks::total        10420038                       # number of writebacks
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst          279                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data     10418822                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total     10419101                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst          279                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data     10418822                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total     10419101                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst     43071219                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data 2081247018838                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total 2081290090057                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst     43071219                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data 2081247018838                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total 2081290090057                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.996429                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.852412                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.852415                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.996429                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.852412                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.852415                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 154377.129032                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 199758.381402                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 199757.166195                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 154377.129032                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 199758.381402                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 199757.166195                       # average overall mshr miss latency
system.cpu3.l2cache.replacements             10420038                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks      2811917                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total      2811917                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks      2811917                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total      2811917                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks      9410273                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total      9410273                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks      9410273                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total      9410273                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data         3083                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total         3083                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data         3083                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total         3083                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data       205060                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total       205060                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data      2447905                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total      2447905                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data 461180516173                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total 461180516173                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data      2652965                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total      2652965                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.922705                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.922705                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 188398.044929                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 188398.044929                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data      2447905                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total      2447905                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data 460365363808                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total 460365363808                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.922705                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.922705                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 188065.044929                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 188065.044929                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.inst            1                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data      1598875                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total      1598876                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            1                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst          279                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data      7970917                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total      7971199                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     43164126                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data 1623535970058                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total 1623579134184                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst          280                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data      9569792                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total      9570075                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.996429                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.832925                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.832930                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 154710.129032                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 203682.458374                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 203680.667637                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          279                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data      7970917                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total      7971196                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     43071219                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data 1620881655030                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total 1620924726249                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.996429                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.832925                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.832929                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 154377.129032                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 203349.458416                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 203347.744335                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 18905935467339                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        2260.385595                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs          24448312                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs        10422827                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs            2.345651                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    18219162241359                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks     0.546272                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     0.000354                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     0.000161                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst    69.461402                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data  2190.377406                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.000133                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000000                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000000                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.016958                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.534760                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.551852                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         2789                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0          193                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1         1791                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2           65                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3          421                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4          319                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024     0.680908                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses       401596411                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses      401596411                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18905935467339                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 18905935467339                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 18905935467339                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18905935467339                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 18219162251682                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF 686773215657                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp            33231041                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty      20307529                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean      32112008                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict          25391237                       # Transaction distribution
system.l3bus.trans_dist::UpgradeReq              1424                       # Transaction distribution
system.l3bus.trans_dist::UpgradeResp             1424                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq            9926323                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp           9926323                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq       33231044                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port     33481339                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port     31275263                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port     33497261                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port     31254441                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total               129508304                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port   1428894144                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port   1334349888                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port   1429572160                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port   1333461504                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total               5526277696                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                          34620049                       # Total snoops (count)
system.l3bus.snoopTraffic                   590643968                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples           78161195                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                 78161195    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total             78161195                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 18905935467339                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy          43633152449                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                6.4                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy          7441708416                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               1.1                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy          6957792467                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               1.0                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy          7445106080                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               1.1                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy          6952957618                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               1.0                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus0.data      2483743                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.data      1754766                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data      2487763                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.data      1741214                       # number of demand (read+write) hits
system.l3cache.demand_hits::total             8467486                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus0.data      2483743                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.data      1754766                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data      2487763                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.data      1741214                       # number of overall hits
system.l3cache.overall_hits::total            8467486                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            1                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            1                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            1                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst          274                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data      8669440                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst          276                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data      8670999                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst          275                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data      8670717                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst          279                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data      8677607                       # number of demand (read+write) misses
system.l3cache.demand_misses::total          34689881                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            2                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            1                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            1                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            1                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst          274                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data      8669440                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst          276                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data      8670999                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst          275                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data      8670717                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst          279                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data      8677607                       # number of overall misses
system.l3cache.overall_misses::total         34689881                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst     68485111                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data 1990345058408                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst     49744204                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data 2021391185476                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst     49832451                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data 2011035696666                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst     41943679                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data 2013812121702                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total 8036794067697                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst     68485111                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data 1990345058408                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst     49744204                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data 2021391185476                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst     49832451                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data 2011035696666                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst     41943679                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data 2013812121702                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total 8036794067697                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            1                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            1                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            1                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst          274                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data     11153183                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst          276                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data     10425765                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst          275                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data     11158480                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst          279                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data     10418821                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total        43157367                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            1                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            1                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            1                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst          274                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data     11153183                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst          276                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data     10425765                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst          275                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data     11158480                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst          279                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data     10418821                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total       43157367                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data     0.777306                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data     0.831689                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.777052                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data     0.832878                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.803800                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data     0.777306                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data     0.831689                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.777052                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data     0.832878                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.803800                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 249945.660584                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 229581.732893                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 180232.623188                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 233120.910921                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 181208.912727                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 231934.186834                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 150335.767025                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 232069.984467                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 231675.457973                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 249945.660584                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 229581.732893                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 180232.623188                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 233120.910921                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 181208.912727                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 231934.186834                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 150335.767025                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 232069.984467                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 231675.457973                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks        9228812                       # number of writebacks
system.l3cache.writebacks::total              9228812                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst          274                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data      8669440                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst          276                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data      8670999                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst          275                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data      8670717                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst          279                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data      8677607                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total     34689867                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst          274                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data      8669440                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst          276                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data      8670999                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst          275                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data      8670717                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst          279                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data      8677607                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total     34689867                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst     66660271                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data 1932606588008                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst     47906044                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data 1963642332136                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst     48000951                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data 1953288721446                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst     40085539                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data 1956019259082                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total 7805759553477                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst     66660271                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data 1932606588008                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst     47906044                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data 1963642332136                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst     48000951                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data 1953288721446                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst     40085539                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data 1956019259082                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total 7805759553477                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data     0.777306                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data     0.831689                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.777052                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data     0.832878                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.803799                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data     0.777306                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data     0.831689                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.777052                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data     0.832878                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.803799                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 243285.660584                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 222921.732893                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 173572.623188                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 226460.910921                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 174548.912727                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 225274.186834                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 143675.767025                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 225409.984467                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 225015.551471                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 243285.660584                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 222921.732893                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 173572.623188                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 226460.910921                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 174548.912727                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 225274.186834                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 143675.767025                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 225409.984467                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 225015.551471                       # average overall mshr miss latency
system.l3cache.replacements                  34620049                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks     11078717                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total     11078717                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks     11078717                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total     11078717                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks     32112008                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total     32112008                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks     32112008                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total     32112008                       # number of WritebackClean accesses(hits+misses)
system.l3cache.UpgradeReq_hits::.switch_cpus0.data          703                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::.switch_cpus1.data            1                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::.switch_cpus2.data          719                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::.switch_cpus3.data            1                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::total            1424                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_accesses::.switch_cpus0.data          703                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::.switch_cpus1.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::.switch_cpus2.data          719                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::.switch_cpus3.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::total         1424                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.ReadExReq_hits::.switch_cpus0.data       290017                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus1.data       234118                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus2.data       292036                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus3.data       225836                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total          1042007                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.switch_cpus0.data      2223166                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data      2215680                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data      2223402                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data      2222068                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total        8884316                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data 447189982268                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data 446255151853                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data 446503051025                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data 447204807867                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total 1787152993013                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.switch_cpus0.data      2513183                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data      2449798                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data      2515438                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data      2447904                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total      9926323                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data     0.884602                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data     0.904434                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data     0.883903                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data     0.907743                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.895026                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 201150.063589                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 201407.762787                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 200819.757752                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 201256.130716                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 201158.197549                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data      2223166                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data      2215680                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data      2223402                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data      2222068                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total      8884316                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data 432383696708                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data 431498723053                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data 431695193705                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data 432405834987                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total 1727983448453                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.884602                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.904434                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.883903                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.907743                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.895026                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 194490.063589                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 194747.762787                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 194159.757752                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 194596.130716                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 194498.197549                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus0.data      2193726                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.data      1520648                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data      2195727                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.data      1515378                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total      7425479                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst          274                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data      6446274                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst          276                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data      6455319                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst          275                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data      6447315                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst          279                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data      6455539                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total     25805565                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     68485111                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data 1543155076140                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     49744204                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data 1575136033623                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     49832451                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data 1564532645641                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     41943679                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data 1566607313835                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total 6249641074684                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst          274                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data      8640000                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst          276                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data      7975967                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst          275                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data      8643042                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst          279                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data      7970917                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total     33231044                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.746097                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.809346                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.745954                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.809887                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.776550                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 249945.660584                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 239387.136839                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 180232.623188                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 244005.917232                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 181208.912727                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 242664.216909                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 150335.767025                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 242676.454102                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 242181.912106                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          274                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data      6446274                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          276                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data      6455319                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          275                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data      6447315                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          279                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data      6455539                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total     25805551                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     66660271                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data 1500222891300                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     47906044                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data 1532143609083                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     48000951                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data 1521593527741                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     40085539                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data 1523613424095                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total 6077776105024                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.746097                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.809346                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.745954                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.809887                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.776550                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 243285.660584                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 232727.136839                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 173572.623188                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 237345.917232                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 174548.912727                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 236004.216909                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 143675.767025                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 236016.454102                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 235522.043495                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 18905935467339                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            64977.823990                       # Cycle average of tags in use
system.l3cache.tags.total_refs               51659635                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs             43149212                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.197232                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         18219196667565                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 64977.823990                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.991483                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.991483                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        60253                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0         1333                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1         4804                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2        23481                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3        30635                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.919388                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses           1424741468                       # Number of tag accesses
system.l3cache.tags.data_accesses          1424741468                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18905935467339                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   9228812.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples       274.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples   8669169.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples       276.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples   8670707.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples       275.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples   8670441.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples       279.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples   8677293.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.053037481952                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       576152                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       576152                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            48446355                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            8771748                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    34689867                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    9228812                       # Number of write requests accepted
system.mem_ctrls.readBursts                  34689867                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  9228812                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1153                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                      10.84                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      66.26                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       219                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              34689867                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              9228812                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1760408                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2862038                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 3619016                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 3790505                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 3273731                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 2656967                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 2081771                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 1595555                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 1180500                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  902853                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 717619                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 610124                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 559670                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 547482                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 556954                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 576624                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 600865                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 623860                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                 640724                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                 651012                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                 647690                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                 629552                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                 598284                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                 553598                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                 498861                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                 435582                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                 369826                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                 302556                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                 240989                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                 184766                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                 136928                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                  97564                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                  67344                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                  44955                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                  28954                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                  18027                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                  10906                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                   6350                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                   3592                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                   1963                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                   1046                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                    570                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                    283                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                    129                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                     66                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                     31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  21796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  63110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                 129714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                 216767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                 312555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                 398846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                 467396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                 518072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                 556887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                 586706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                 611669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                 629790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                 641554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                 648399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                 650217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                 641105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                 227210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                 145871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                  97457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                  66735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                  47214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                  34620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                  26666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                  21447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                  17974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                  15459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                  13609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                  12449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                  11346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                  10893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                  10585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                  10511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                  10626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                  10812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                  11046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                  11564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                  12016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                  12650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                  13326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                  13990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                  14711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                  15272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                  15907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                  16655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                  30391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                  47504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                  61595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                  70766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                  76001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                  78429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                  79331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                 79578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                 79065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                 78693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                 78134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                 77464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                 76701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                 76132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                 75466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                 75661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                 32846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                 14265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                  6603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                  3190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                  1562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                   821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                   431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                   225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                   144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                    99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                    76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                    53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                    43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                    30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                    24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                    25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                    30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                    20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                   241                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples       576152                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      60.207352                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   3524.750933                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-32767       576143    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::98304-131071            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::163840-196607            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::196608-229375            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::425984-458751            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::589824-622591            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::622592-655359            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.57286e+06-1.60563e+06            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.83501e+06-1.86778e+06            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        576152                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       576152                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.017924                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.015486                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.369363                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           572539     99.37%     99.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              951      0.17%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1274      0.22%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              628      0.11%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              321      0.06%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              195      0.03%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               78      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               51      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               29      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               13      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               10      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               10      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                8      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                3      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                5      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                5      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                3      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::37                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::39                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::41                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::43                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::45                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::50                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::51                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::53                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::54                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::90                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::93                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::103               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        576152                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   73792                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys              2220151488                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            590643968                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   3232.73                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    860.03                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  686773033173                       # Total gap between requests
system.mem_ctrls.avgGap                      15637.38                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst        17536                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data    554826816                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst        17664                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data    554925248                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst        17600                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data    554908224                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst        17856                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data    555346752                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks    590640576                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 25533.901625931889                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 807874848.264884471893                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 25720.280469916794                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 808018173.595908880234                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 25627.091047924343                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 807993385.209658861160                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 25999.848735894149                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 808631919.129151105881                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 860022716.917640805244                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst          274                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data      8669440                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst          276                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data      8670999                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst          275                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data      8670717                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst          279                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data      8677607                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      9228812                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst     56383543                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data 1607351235995                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst     37554678                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data 1638253099206                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst     37685701                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data 1627978640086                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst     29620524                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data 1630368945543                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 44844937172328                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst    205779.35                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data    185404.27                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst    136067.67                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data    188934.76                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst    137038.91                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data    187755.94                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst    106166.75                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data    187882.32                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   4859231.85                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses         29890500                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets             173616                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                  2058421                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                3734551                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2            5                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            7                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8           11                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            6                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            0                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            9                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data           64                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data           64                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data           64                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst        17536                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data    554844160                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst        17664                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data    554943936                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst        17600                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data    554925888                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst        17856                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data    555366848                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total    2220152384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst        17536                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst        17664                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst        17600                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst        17856                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        71232                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks    590643968                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total    590643968                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst          274                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data      8669440                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst          276                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data      8670999                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst          275                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data      8670717                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst          279                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data      8677607                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total       34689881                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      9228812                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       9228812                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst          280                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data          186                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst          186                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data           93                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst          186                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data           93                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst          186                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data           93                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst        25534                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data    807900103                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst        25720                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data    808045385                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst        25627                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data    808019105                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst        26000                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data    808661181                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       3232729959                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst          280                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst          186                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst          186                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst          186                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst        25534                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst        25720                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst        25627                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst        26000                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       103720                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    860027656                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       860027656                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    860027656                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst          280                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data          186                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst          186                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data           93                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst          186                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data           93                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst          186                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data           93                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst        25534                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data    807900103                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst        25720                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data    808045385                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst        25627                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data    808019105                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst        26000                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data    808661181                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      4092757615                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts             34688714                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             9228759                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0      1089908                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1      1089846                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2      1079643                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3      1079371                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4      1067311                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5      1067393                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6      1077472                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7      1077282                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8      1090450                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9      1090588                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10      1085757                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11      1085344                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12      1087223                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13      1087569                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14      1088010                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15      1087867                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16      1111133                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17      1111353                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18      1071352                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19      1070610                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20      1083778                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21      1084005                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22      1090022                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23      1089498                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24      1106200                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25      1106598                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26      1088375                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27      1088378                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28      1052718                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29      1052481                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30      1075631                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31      1075548                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0       287577                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1       287642                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2       286713                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3       286833                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4       285738                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5       285716                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6       288278                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7       288425                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8       291061                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9       290985                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10       288989                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11       289010                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12       289176                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13       289231                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14       289062                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15       289079                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16       292548                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17       292543                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18       287686                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19       287658                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20       288928                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21       289030                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22       288834                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23       288968                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24       293234                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25       293280                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26       288484                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27       288549                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28       282806                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29       282740                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30       284978                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31       284978                       # Per bank write bursts
system.mem_ctrls.dram.totQLat            5897338179988                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat          115582795048                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       6504113165276                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat               170007.40                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat          187499.40                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits            12589273                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            1437604                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            36.29                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           15.58                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples     29890592                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean    94.033517                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    79.402145                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev    93.135950                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127     23415031     78.34%     78.34% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255      5075705     16.98%     95.32% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383       769993      2.58%     97.89% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511       258002      0.86%     98.76% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639       129002      0.43%     99.19% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        74732      0.25%     99.44% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        49568      0.17%     99.60% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        34038      0.11%     99.72% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        84521      0.28%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total     29890592                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead            2220077696                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten          590640576                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             3232.621207                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              860.022717                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   21.31                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               16.83                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               4.48                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               31.94                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 18905935467339                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    93221356056.191391                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    123936581145.734314                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   145911720468.591492                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  34686253786.466034                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 244847485698.039734                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 578743242670.973389                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 3641469837.202067                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  1224988109663.602051                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1783.686467                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    253954890                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  61857950000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 624661310767                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 18905935467339                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           25805565                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      9228812                       # Transaction distribution
system.membus.trans_dist::CleanEvict         25391237                       # Transaction distribution
system.membus.trans_dist::ReadExReq           8884316                       # Transaction distribution
system.membus.trans_dist::ReadExResp          8884316                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq       25805565                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port    103999811                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total    103999811                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total              103999811                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port   2810796352                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total   2810796352                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total              2810796352                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          34689881                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                34689881    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            34689881                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 18905935467339                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy         35373390443                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               5.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy        63314513735                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.2                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups       35431154                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted     33337142                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect       571790                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups     19294040                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits       19289365                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    99.975770                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed         817078                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect            3                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups       817227                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits       804488                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses        12739                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted          205                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts    133434652                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls          795                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       571573                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples   2043959300                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     0.210261                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     1.129283                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0   1940571713     94.94%     94.94% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1     36967686      1.81%     96.75% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2      5185534      0.25%     97.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3      9148838      0.45%     97.45% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4     10243986      0.50%     97.95% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5      3088296      0.15%     98.10% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6      3792047      0.19%     98.29% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7      3880562      0.19%     98.48% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8     31080638      1.52%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total   2043959300                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted    240720562                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     429764012                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs          103727095                       # Number of memory references committed
system.switch_cpus0.commit.loads             77251153                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                 80                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          22433579                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating         278037700                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer          231827204                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls       753485                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass       202874      0.05%      0.05% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu    179233038     41.70%     41.75% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult            0      0.00%     41.75% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv            0      0.00%     41.75% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd     70246808     16.35%     58.10% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     58.10% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     58.10% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     58.10% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     58.10% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     58.10% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     58.10% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     58.10% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     58.10% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     58.10% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu        40456      0.01%     58.11% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     58.11% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     58.11% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc            0      0.00%     58.11% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     58.11% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     58.11% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     58.11% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     58.11% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     58.11% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     58.11% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd     27738793      6.45%     64.56% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     64.56% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp     28616030      6.66%     71.22% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt      5451894      1.27%     72.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv            0      0.00%     72.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult     14507024      3.38%     75.86% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead     16023416      3.73%     79.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite      7393488      1.72%     81.31% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead     61227737     14.25%     95.56% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite     19082454      4.44%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    429764012                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples     31080638                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles        15188885                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles   1965990082                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         49812402                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles     29668389                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles       1640858                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved     17107754                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred          337                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     605337096                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts         1990                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses          120241725                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses           63464242                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses              2714116                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses               328867                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18905935467339                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles       833275                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts             349025829                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches           35431154                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     20910931                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles           2059824032                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles        3282356                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.miscStallCycles          110                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.pendingTrapStallCycles         2036                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.cacheLines         45064519                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes          193                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples   2062300631                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     0.323301                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     1.466744                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0      1951134330     94.61%     94.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1         4737281      0.23%     94.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2        12571573      0.61%     95.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3         7426216      0.36%     95.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4         6633512      0.32%     96.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5         9917037      0.48%     96.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6         6339659      0.31%     96.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7         7900707      0.38%     97.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8        55640316      2.70%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total   2062300631                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.017180                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.169234                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses           45064693                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                  202                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18905935467339                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads             951800                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads       35505871                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses         1090                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation         6339                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores      38452317                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads      7086012                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache         10984                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF 686773226313                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles       1640858                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles        26550968                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles     1152512931                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         66208618                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles    815387241                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     591700517                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents     10306575                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents     186987857                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents     373046109                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents     403400816                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.renamedOperands    604567934                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups         1413499035                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups       586393649                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups        373288853                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps    454672262                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps       149895523                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts        164537945                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads              2562238722                       # The number of ROB reads
system.switch_cpus0.rob.writes             1144744850                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts        240720562                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          429764012                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups       36847635                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     34409317                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect       607550                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups     19938350                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits       19932839                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    99.972360                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed         919694                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups       915921                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits       903051                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses        12870                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted          240                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts    135274564                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         1042                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       607271                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples   2043749550                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     0.218712                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     1.154348                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0   1937507955     94.80%     94.80% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1     37321377      1.83%     96.63% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2      5416066      0.27%     96.89% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3      9279308      0.45%     97.35% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4     10116134      0.49%     97.84% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5      3419882      0.17%     98.01% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6      4130583      0.20%     98.21% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7      3812377      0.19%     98.40% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8     32745868      1.60%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total   2043749550                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted    250000000                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     446992460                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs          107949231                       # Number of memory references committed
system.switch_cpus1.commit.loads             80236817                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                100                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          23624370                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating         287099960                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer          242688568                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls       836070                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass       267809      0.06%      0.06% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu    187368581     41.92%     41.98% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult            0      0.00%     41.98% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv            0      0.00%     41.98% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd     72687810     16.26%     58.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu        53360      0.01%     58.25% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd     28564339      6.39%     64.64% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     64.64% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp     29489018      6.60%     71.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt      5675784      1.27%     72.51% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     72.51% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.51% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult     14936528      3.34%     75.85% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     16946955      3.79%     79.64% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite      7929919      1.77%     81.42% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead     63289862     14.16%     95.57% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite     19782495      4.43%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    446992460                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples     32745868                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles        15360370                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles   1962910265                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         52760585                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles     29604120                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles       1690659                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved     17727040                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred          398                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     625796406                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts         2421                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses          124489450                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses           65103261                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses              2728189                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses               329625                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18905935467339                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles       854716                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             359791132                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches           36847635                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     21755584                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles           2059778135                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles        3382074                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.miscStallCycles          106                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.pendingTrapStallCycles         2008                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.cacheLines         46394172                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes          190                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples   2062326002                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     0.333427                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     1.489419                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0      1947848954     94.45%     94.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1         4933848      0.24%     94.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2        12884546      0.62%     95.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3         7612550      0.37%     95.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4         6690092      0.32%     96.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5        10234426      0.50%     96.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6         6380084      0.31%     96.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         8049940      0.39%     97.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        57691562      2.80%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total   2062326002                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.017867                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.174454                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           46394356                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                  213                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18905935467339                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads            1089580                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads       35977828                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses         1375                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation         7854                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores      38967423                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads      7807071                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache          9674                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF 686773226313                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles       1690659                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles        26843934                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles     1164910935                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         69007863                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles    799872608                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     611797530                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents     10050350                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents     177685014                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents     372979415                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents     388840717                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands    624838887                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups         1461456634                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups       606901882                       # Number of integer rename lookups
system.switch_cpus1.rename.fpLookups        384941699                       # Number of floating rename lookups
system.switch_cpus1.rename.committedMaps    472517900                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps       152320748                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts        164055395                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads              2579262114                       # The number of ROB reads
system.switch_cpus1.rob.writes             1183118558                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts        250000000                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          446992460                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups       36011544                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     33769691                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect       588223                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     19546119                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       19540985                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.973734                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed         859796                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups       858172                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits       845104                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses        13068                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted          228                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts    134412446                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls          897                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       588013                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples   2043845114                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     0.212849                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     1.138370                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0   1940116541     94.92%     94.92% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1     36620308      1.79%     96.72% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2      5169930      0.25%     96.97% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3      9188556      0.45%     97.42% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4     10063363      0.49%     97.91% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5      3172191      0.16%     98.07% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6      3901197      0.19%     98.26% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7      3920398      0.19%     98.45% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8     31692630      1.55%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total   2043845114                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted    243506387                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted     435031251                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs          105015431                       # Number of memory references committed
system.switch_cpus2.commit.loads             78132458                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                 80                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          22854875                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating         280370646                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer          235461410                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls       786597                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass       231652      0.05%      0.05% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu    181943753     41.82%     41.88% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult            0      0.00%     41.88% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv            0      0.00%     41.88% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd     70896412     16.30%     58.17% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     58.17% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     58.17% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     58.17% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     58.17% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     58.17% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     58.17% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     58.17% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     58.17% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     58.17% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu        46198      0.01%     58.18% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     58.18% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     58.18% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc            0      0.00%     58.18% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     58.18% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     58.18% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     58.18% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     58.18% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     58.18% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     58.18% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd     27940826      6.42%     64.61% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     64.61% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp     28822976      6.63%     71.23% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt      5521163      1.27%     72.50% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv            0      0.00%     72.50% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.50% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult     14612840      3.36%     75.86% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead     16367436      3.76%     79.62% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite      7608208      1.75%     81.37% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead     61765022     14.20%     95.57% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite     19274765      4.43%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total    435031251                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples     31692630                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles        15153416                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles   1965072128                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles         50991956                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles     29445869                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles       1659668                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved     17339784                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred          352                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts     611975607                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts         2126                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses          122759013                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses           63956657                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses              2715333                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses               328939                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18905935467339                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles       836718                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts             352617447                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches           36011544                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     21245885                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles           2059824014                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles        3320010                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.miscStallCycles          132                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.pendingTrapStallCycles         2171                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.cacheLines         45557138                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes          197                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples   2062323040                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     0.326657                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     1.474220                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0      1949982541     94.55%     94.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1         4876833      0.24%     94.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2        12679172      0.61%     95.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3         7500735      0.36%     95.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4         6678599      0.32%     96.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5        10020189      0.49%     96.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6         6334794      0.31%     96.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7         7891456      0.38%     97.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8        56358721      2.73%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total   2062323040                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.017461                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.170976                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses           45557341                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                  232                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18905935467339                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads            1011612                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads       35672519                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses         1218                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation         6545                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores      38593742                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads      8416568                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache         11682                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF 686773226313                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles       1659668                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles        26585733                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles     1170429128                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles         67088619                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles    796559889                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts     598222611                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents     10510042                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents     180262307                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents     360262353                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents     397181152                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands    611279264                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups         1429153422                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups       593531131                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups        376296451                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps    460108954                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps       151170248                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts        164179189                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads              2567727469                       # The number of ROB reads
system.switch_cpus2.rob.writes             1157371912                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts        243506387                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps          435031251                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups       36811689                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     34379528                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect       607051                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     19923463                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits       19917864                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    99.971897                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed         916375                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups       913042                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits       899727                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses        13315                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted          267                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts    135152232                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         1041                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       606769                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples   2043775885                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     0.218578                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     1.153532                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0   1937512624     94.80%     94.80% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1     37511087      1.84%     96.64% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2      5115688      0.25%     96.89% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3      9234094      0.45%     97.34% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4     10390919      0.51%     97.85% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5      3422318      0.17%     98.01% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6      4093260      0.20%     98.21% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7      3921459      0.19%     98.41% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     32574436      1.59%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total   2043775885                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted    249848558                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     446725272                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs          107897569                       # Number of memory references committed
system.switch_cpus3.commit.loads             80196880                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                100                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          23603196                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating         286973480                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          242526359                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls       832945                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass       267803      0.06%      0.06% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu    187221745     41.91%     41.97% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult            0      0.00%     41.97% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv            0      0.00%     41.97% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd     72661892     16.27%     58.24% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu        53360      0.01%     58.25% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd     28546195      6.39%     64.64% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     64.64% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp     29478650      6.60%     71.24% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt      5671898      1.27%     72.51% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv            0      0.00%     72.51% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.51% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult     14926160      3.34%     75.85% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead     16926844      3.79%     79.64% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite      7919876      1.77%     81.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead     63270036     14.16%     95.57% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite     19780813      4.43%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    446725272                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     32574436                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles        15396141                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles   1962940140                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         52553084                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles     29753045                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles       1689650                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved     17713583                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred          398                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     625375239                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts         2453                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses          125009215                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses           65065878                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses              2727878                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses               329536                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18905935467339                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles       848208                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             359553791                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches           36811689                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     21733966                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles           2059790715                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles        3380062                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.miscStallCycles          106                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.pendingTrapStallCycles         3003                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.cacheLines         46351231                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes          190                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples   2062332063                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     0.333208                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     1.488683                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0      1947867348     94.45%     94.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1         4930173      0.24%     94.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2        12894816      0.63%     95.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3         7632551      0.37%     95.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4         6733842      0.33%     96.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5        10254131      0.50%     96.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6         6403449      0.31%     96.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         7984150      0.39%     97.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        57631603      2.79%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total   2062332063                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.017849                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.174339                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           46351415                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                  213                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18905935467339                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads            1085587                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads       35947753                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses         1366                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation         8186                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores      38934428                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads      8342973                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache          9024                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF 686773226313                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles       1689650                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles        26897310                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles     1184010136                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles         68936231                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles    780798733                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     611389248                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents     10213589                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents     168094673                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents     345182447                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents     397645820                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands    624407470                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups         1460430505                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups       606445900                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups        384756208                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    472228543                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps       152178817                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts        164855332                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads              2579081229                       # The number of ROB reads
system.switch_cpus3.rob.writes             1182319256                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts        249848558                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          446725272                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
