###############################################################
#  Generated by:      Cadence Innovus 18.13-s088_1
#  OS:                Linux x86_64(Host ID hansolo.poly.edu)
#  Generated on:      Mon Mar  8 01:29:34 2021
#  Design:            picorv32
#  Command:           report_timing -max_paths 150000 > ${REPORTS_DIR}/timing.rpt
###############################################################
Path 1: VIOLATED Setup Check with Pin reg_op2_reg[21]/CK 
Endpoint:   reg_op2_reg[21]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_bgeu_reg/QN (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.001
- Setup                         0.027
+ Phase Shift                   0.400
= Required Time                 0.374
- Arrival Time                  0.514
= Slack Time                   -0.140
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | instr_bgeu_reg      | CK ^         |          |       |  -0.003 |   -0.143 | 
     | instr_bgeu_reg      | CK ^ -> QN ^ | DFF_X1   | 0.085 |   0.082 |   -0.058 | 
     | FE_RC_3466_0        | A1 ^ -> ZN ^ | AND2_X2  | 0.031 |   0.113 |   -0.027 | 
     | FE_RC_3465_0        | A1 ^ -> ZN v | NAND2_X2 | 0.012 |   0.125 |   -0.015 | 
     | FE_RC_3438_0        | A1 v -> ZN ^ | NOR2_X2  | 0.019 |   0.144 |    0.004 | 
     | FE_RC_3433_0        | A2 ^ -> ZN v | NAND3_X1 | 0.027 |   0.171 |    0.031 | 
     | FE_RC_3432_0        | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.205 |    0.065 | 
     | FE_RC_3419_0        | A2 ^ -> ZN v | NAND2_X4 | 0.023 |   0.228 |    0.088 | 
     | FE_RC_3407_0        | A v -> ZN ^  | INV_X4   | 0.020 |   0.248 |    0.108 | 
     | FE_RC_2042_0        | A1 ^ -> ZN v | NOR2_X4  | 0.014 |   0.261 |    0.122 | 
     | g194963_dup         | A1 v -> ZN v | AND2_X4  | 0.042 |   0.304 |    0.164 | 
     | g177965             | A2 v -> ZN v | AND2_X4  | 0.038 |   0.341 |    0.202 | 
     | FE_OCPC1337_n_11893 | A v -> Z v   | BUF_X8   | 0.030 |   0.372 |    0.232 | 
     | g169583             | A1 v -> ZN ^ | AOI22_X2 | 0.051 |   0.423 |    0.283 | 
     | FE_RC_1937_0        | A2 ^ -> ZN v | NAND2_X1 | 0.021 |   0.443 |    0.303 | 
     | FE_RC_1935_0        | A2 v -> ZN ^ | NOR2_X2  | 0.037 |   0.480 |    0.341 | 
     | FE_RC_2693_0        | A2 ^ -> ZN v | NAND4_X4 | 0.032 |   0.513 |    0.373 | 
     | reg_op2_reg[21]     | D v          | DFF_X1   | 0.001 |   0.514 |    0.374 | 
     +----------------------------------------------------------------------------+ 
Path 2: VIOLATED Setup Check with Pin latched_store_reg/CK 
Endpoint:   latched_store_reg/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_op2_reg[28]/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.003
- Setup                         0.079
+ Phase Shift                   0.400
= Required Time                 0.318
- Arrival Time                  0.457
= Slack Time                   -0.139
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.031
     = Beginpoint Arrival Time       0.031
     +---------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                     |              |           |       |  Time   |   Time   | 
     |-------------------------------------+--------------+-----------+-------+---------+----------| 
     | reg_op2_reg[28]                     | CK ^         |           |       |   0.031 |   -0.108 | 
     | reg_op2_reg[28]                     | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.138 |   -0.001 | 
     | FE_OCPC1330_FE_OFN45795_pcpi_rs2_28 | A ^ -> Z ^   | BUF_X4    | 0.029 |   0.167 |    0.028 | 
     | g172947                             | A1 ^ -> ZN v | NAND2_X4  | 0.015 |   0.182 |    0.044 | 
     | g172531                             | A1 v -> ZN ^ | NAND2_X4  | 0.016 |   0.198 |    0.059 | 
     | g171717                             | B ^ -> ZN v  | AOI211_X2 | 0.014 |   0.212 |    0.074 | 
     | FE_RC_2381_0                        | A3 v -> ZN ^ | NOR3_X2   | 0.052 |   0.264 |    0.125 | 
     | g200250                             | A ^ -> ZN v  | OAI21_X2  | 0.027 |   0.291 |    0.152 | 
     | FE_RC_1713_0                        | B1 v -> ZN ^ | AOI22_X4  | 0.062 |   0.353 |    0.215 | 
     | FE_OCPC862_n_5365                   | A ^ -> ZN v  | INV_X4    | 0.013 |   0.367 |    0.228 | 
     | FE_RC_2191_0                        | B1 v -> ZN ^ | AOI21_X4  | 0.023 |   0.390 |    0.251 | 
     | FE_RC_1636_0                        | C1 ^ -> ZN v | OAI211_X2 | 0.026 |   0.416 |    0.277 | 
     | g183821                             | A1 v -> ZN ^ | NOR2_X2   | 0.026 |   0.442 |    0.303 | 
     | FE_RC_2893_0                        | B1 ^ -> ZN v | OAI21_X1  | 0.015 |   0.457 |    0.318 | 
     | latched_store_reg                   | D v          | SDFF_X1   | 0.000 |   0.457 |    0.318 | 
     +---------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Setup Check with Pin reg_op2_reg[8]/CK 
Endpoint:   reg_op2_reg[8]/D     (^) checked with  leading edge of 'clk'
Beginpoint: instr_rdcycle_reg/QN (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.001
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.371
- Arrival Time                  0.509
= Slack Time                   -0.138
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | instr_rdcycle_reg   | CK ^         |          |       |  -0.009 |   -0.147 | 
     | instr_rdcycle_reg   | CK ^ -> QN ^ | DFF_X2   | 0.099 |   0.090 |   -0.048 | 
     | FE_RC_2990_0        | A1 ^ -> ZN v | NAND3_X1 | 0.021 |   0.111 |   -0.028 | 
     | FE_RC_3496_0        | A v -> ZN ^  | INV_X1   | 0.015 |   0.126 |   -0.012 | 
     | FE_RC_3640_0        | A2 ^ -> ZN v | NAND3_X1 | 0.024 |   0.150 |    0.012 | 
     | FE_RC_3641_0        | A v -> ZN ^  | INV_X2   | 0.022 |   0.173 |    0.035 | 
     | FE_OCPC2196_n_32707 | A ^ -> Z ^   | BUF_X2   | 0.021 |   0.194 |    0.056 | 
     | g865                | A ^ -> ZN v  | INV_X1   | 0.014 |   0.208 |    0.070 | 
     | FE_RC_2042_0        | A2 v -> ZN ^ | NOR2_X4  | 0.046 |   0.254 |    0.116 | 
     | g177530_dup1        | A1 ^ -> ZN ^ | AND2_X4  | 0.054 |   0.308 |    0.170 | 
     | g197606             | A1 ^ -> ZN ^ | AND2_X4  | 0.092 |   0.400 |    0.262 | 
     | g169366             | B1 ^ -> ZN v | AOI22_X1 | 0.036 |   0.436 |    0.297 | 
     | FE_RC_279_0         | A2 v -> ZN ^ | NAND2_X1 | 0.037 |   0.473 |    0.334 | 
     | FE_RC_278_0         | A1 ^ -> ZN v | NOR2_X4  | 0.011 |   0.484 |    0.346 | 
     | g179204             | A3 v -> ZN ^ | NAND4_X4 | 0.024 |   0.508 |    0.370 | 
     | reg_op2_reg[8]      | D ^          | DFF_X1   | 0.001 |   0.509 |    0.371 | 
     +----------------------------------------------------------------------------+ 
Path 4: VIOLATED Setup Check with Pin reg_op2_reg[16]/CK 
Endpoint:   reg_op2_reg[16]/D    (^) checked with  leading edge of 'clk'
Beginpoint: instr_rdcycle_reg/QN (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.001
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.371
- Arrival Time                  0.509
= Slack Time                   -0.138
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | instr_rdcycle_reg   | CK ^         |          |       |  -0.009 |   -0.147 | 
     | instr_rdcycle_reg   | CK ^ -> QN ^ | DFF_X2   | 0.099 |   0.090 |   -0.048 | 
     | FE_RC_2990_0        | A1 ^ -> ZN v | NAND3_X1 | 0.021 |   0.111 |   -0.027 | 
     | FE_RC_3496_0        | A v -> ZN ^  | INV_X1   | 0.015 |   0.126 |   -0.012 | 
     | FE_RC_3640_0        | A2 ^ -> ZN v | NAND3_X1 | 0.024 |   0.150 |    0.013 | 
     | FE_RC_3641_0        | A v -> ZN ^  | INV_X2   | 0.022 |   0.173 |    0.035 | 
     | FE_OCPC2196_n_32707 | A ^ -> Z ^   | BUF_X2   | 0.021 |   0.194 |    0.057 | 
     | g865                | A ^ -> ZN v  | INV_X1   | 0.014 |   0.208 |    0.070 | 
     | FE_RC_2042_0        | A2 v -> ZN ^ | NOR2_X4  | 0.046 |   0.254 |    0.116 | 
     | g177530_dup1        | A1 ^ -> ZN ^ | AND2_X4  | 0.054 |   0.308 |    0.170 | 
     | g197606             | A1 ^ -> ZN ^ | AND2_X4  | 0.092 |   0.400 |    0.262 | 
     | g169046             | B1 ^ -> ZN v | AOI22_X1 | 0.042 |   0.442 |    0.304 | 
     | FE_RC_373_0         | A2 v -> ZN ^ | NAND2_X2 | 0.030 |   0.472 |    0.334 | 
     | FE_RC_372_0         | A1 ^ -> ZN v | NOR2_X4  | 0.011 |   0.483 |    0.345 | 
     | FE_RC_1737_0        | A4 v -> ZN ^ | NAND4_X4 | 0.025 |   0.508 |    0.370 | 
     | reg_op2_reg[16]     | D ^          | DFF_X1   | 0.001 |   0.509 |    0.371 | 
     +----------------------------------------------------------------------------+ 
Path 5: VIOLATED Setup Check with Pin reg_op2_reg[18]/CK 
Endpoint:   reg_op2_reg[18]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_bgeu_reg/QN (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.001
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.373
- Arrival Time                  0.509
= Slack Time                   -0.136
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                 |              |          |       |  Time   |   Time   | 
     |-----------------+--------------+----------+-------+---------+----------| 
     | instr_bgeu_reg  | CK ^         |          |       |  -0.003 |   -0.139 | 
     | instr_bgeu_reg  | CK ^ -> QN ^ | DFF_X1   | 0.085 |   0.082 |   -0.054 | 
     | FE_RC_3466_0    | A1 ^ -> ZN ^ | AND2_X2  | 0.031 |   0.113 |   -0.023 | 
     | FE_RC_3465_0    | A1 ^ -> ZN v | NAND2_X2 | 0.012 |   0.125 |   -0.011 | 
     | FE_RC_3438_0    | A1 v -> ZN ^ | NOR2_X2  | 0.019 |   0.144 |    0.008 | 
     | FE_RC_3433_0    | A2 ^ -> ZN v | NAND3_X1 | 0.027 |   0.171 |    0.035 | 
     | FE_RC_3432_0    | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.205 |    0.069 | 
     | FE_RC_3419_0    | A2 ^ -> ZN v | NAND2_X4 | 0.023 |   0.228 |    0.092 | 
     | FE_RC_3407_0    | A v -> ZN ^  | INV_X4   | 0.020 |   0.248 |    0.112 | 
     | FE_RC_2042_0    | A1 ^ -> ZN v | NOR2_X4  | 0.014 |   0.261 |    0.126 | 
     | g177530_dup1    | A1 v -> ZN v | AND2_X4  | 0.038 |   0.300 |    0.164 | 
     | g197606         | A1 v -> ZN v | AND2_X4  | 0.059 |   0.359 |    0.223 | 
     | g169910         | B1 v -> ZN ^ | AOI22_X1 | 0.056 |   0.415 |    0.279 | 
     | FE_RC_317_0     | A2 ^ -> ZN v | NAND2_X1 | 0.021 |   0.436 |    0.300 | 
     | FE_RC_316_0     | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.472 |    0.336 | 
     | FE_RC_1755_0    | A4 ^ -> ZN v | NAND4_X4 | 0.036 |   0.508 |    0.372 | 
     | reg_op2_reg[18] | D v          | DFF_X1   | 0.001 |   0.509 |    0.373 | 
     +------------------------------------------------------------------------+ 
Path 6: VIOLATED Setup Check with Pin reg_op2_reg[6]/CK 
Endpoint:   reg_op2_reg[6]/D     (^) checked with  leading edge of 'clk'
Beginpoint: instr_rdcycle_reg/QN (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.000
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.370
- Arrival Time                  0.505
= Slack Time                   -0.136
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | instr_rdcycle_reg   | CK ^         |          |       |  -0.009 |   -0.145 | 
     | instr_rdcycle_reg   | CK ^ -> QN ^ | DFF_X2   | 0.099 |   0.090 |   -0.046 | 
     | FE_RC_2990_0        | A1 ^ -> ZN v | NAND3_X1 | 0.021 |   0.111 |   -0.025 | 
     | FE_RC_3496_0        | A v -> ZN ^  | INV_X1   | 0.015 |   0.126 |   -0.009 | 
     | FE_RC_3640_0        | A2 ^ -> ZN v | NAND3_X1 | 0.024 |   0.150 |    0.015 | 
     | FE_RC_3641_0        | A v -> ZN ^  | INV_X2   | 0.022 |   0.173 |    0.037 | 
     | FE_OCPC2196_n_32707 | A ^ -> Z ^   | BUF_X2   | 0.021 |   0.194 |    0.059 | 
     | g865                | A ^ -> ZN v  | INV_X1   | 0.014 |   0.208 |    0.072 | 
     | FE_RC_2042_0        | A2 v -> ZN ^ | NOR2_X4  | 0.046 |   0.254 |    0.119 | 
     | g177530_dup1        | A1 ^ -> ZN ^ | AND2_X4  | 0.054 |   0.308 |    0.172 | 
     | g197606             | A1 ^ -> ZN ^ | AND2_X4  | 0.092 |   0.400 |    0.264 | 
     | g169331             | B1 ^ -> ZN v | AOI22_X2 | 0.038 |   0.438 |    0.302 | 
     | FE_RC_305_0         | A2 v -> ZN ^ | NAND2_X2 | 0.029 |   0.467 |    0.331 | 
     | FE_RC_304_0         | A1 ^ -> ZN v | NOR2_X4  | 0.010 |   0.477 |    0.341 | 
     | FE_RC_2274_0        | A4 v -> ZN ^ | NAND4_X4 | 0.026 |   0.503 |    0.368 | 
     | reg_op2_reg[6]      | D ^          | DFF_X1   | 0.002 |   0.505 |    0.370 | 
     +----------------------------------------------------------------------------+ 
Path 7: VIOLATED Setup Check with Pin reg_op1_reg[30]/CK 
Endpoint:   reg_op1_reg[30]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_bgeu_reg/QN (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.394
- Arrival Time                  0.529
= Slack Time                   -0.135
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | instr_bgeu_reg      | CK ^         |          |       |  -0.003 |   -0.138 | 
     | instr_bgeu_reg      | CK ^ -> QN ^ | DFF_X1   | 0.085 |   0.082 |   -0.053 | 
     | FE_RC_3466_0        | A1 ^ -> ZN ^ | AND2_X2  | 0.031 |   0.113 |   -0.022 | 
     | FE_RC_3465_0        | A1 ^ -> ZN v | NAND2_X2 | 0.012 |   0.125 |   -0.010 | 
     | FE_RC_3438_0        | A1 v -> ZN ^ | NOR2_X2  | 0.019 |   0.144 |    0.009 | 
     | FE_RC_3433_0        | A2 ^ -> ZN v | NAND3_X1 | 0.027 |   0.171 |    0.036 | 
     | FE_RC_3432_0        | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.205 |    0.070 | 
     | FE_RC_3419_0        | A2 ^ -> ZN v | NAND2_X4 | 0.023 |   0.228 |    0.093 | 
     | FE_RC_2327_0        | A1 v -> ZN ^ | NAND2_X4 | 0.015 |   0.243 |    0.108 | 
     | FE_RC_2326_0        | A1 ^ -> ZN v | NAND2_X4 | 0.019 |   0.262 |    0.126 | 
     | g197359_dup         | A1 v -> ZN v | AND2_X4  | 0.044 |   0.306 |    0.171 | 
     | g197367             | A1 v -> ZN v | AND3_X4  | 0.042 |   0.348 |    0.213 | 
     | FE_OCPC1991_n_33622 | A v -> ZN ^  | INV_X8   | 0.021 |   0.369 |    0.234 | 
     | FE_OCPC1995_n_33622 | A ^ -> ZN v  | INV_X4   | 0.017 |   0.386 |    0.251 | 
     | FE_RC_2278_0        | A1 v -> ZN ^ | AOI22_X2 | 0.033 |   0.419 |    0.284 | 
     | g166624__1474       | A1 ^ -> ZN v | NAND2_X1 | 0.018 |   0.437 |    0.302 | 
     | g176388             | A1 v -> ZN ^ | NAND2_X1 | 0.016 |   0.452 |    0.317 | 
     | FE_RC_2097_0        | A1 ^ -> ZN v | NAND3_X1 | 0.018 |   0.471 |    0.336 | 
     | FE_RC_3668_0        | A2 v -> ZN ^ | NOR2_X1  | 0.029 |   0.500 |    0.365 | 
     | FE_RC_3667_0        | A1 ^ -> ZN v | NAND3_X1 | 0.029 |   0.529 |    0.394 | 
     | reg_op1_reg[30]     | D v          | DFF_X1   | 0.001 |   0.529 |    0.394 | 
     +----------------------------------------------------------------------------+ 
Path 8: VIOLATED Setup Check with Pin mem_do_rinst_reg/CK 
Endpoint:   mem_do_rinst_reg/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_op2_reg[28]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.363
- Arrival Time                  0.497
= Slack Time                   -0.135
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.031
     = Beginpoint Arrival Time       0.031
     +---------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                     |              |           |       |  Time   |   Time   | 
     |-------------------------------------+--------------+-----------+-------+---------+----------| 
     | reg_op2_reg[28]                     | CK ^         |           |       |   0.031 |   -0.104 | 
     | reg_op2_reg[28]                     | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.138 |    0.003 | 
     | FE_OCPC1330_FE_OFN45795_pcpi_rs2_28 | A ^ -> Z ^   | BUF_X4    | 0.029 |   0.167 |    0.032 | 
     | g172947                             | A1 ^ -> ZN v | NAND2_X4  | 0.015 |   0.182 |    0.048 | 
     | g172531                             | A1 v -> ZN ^ | NAND2_X4  | 0.016 |   0.198 |    0.063 | 
     | g171717                             | B ^ -> ZN v  | AOI211_X2 | 0.014 |   0.212 |    0.078 | 
     | FE_RC_2381_0                        | A3 v -> ZN ^ | NOR3_X2   | 0.052 |   0.264 |    0.129 | 
     | g200250                             | A ^ -> ZN v  | OAI21_X2  | 0.027 |   0.291 |    0.156 | 
     | FE_RC_1713_0                        | B1 v -> ZN ^ | AOI22_X4  | 0.062 |   0.353 |    0.219 | 
     | g166433__7675                       | C1 ^ -> ZN v | OAI211_X1 | 0.036 |   0.389 |    0.255 | 
     | FE_RC_1636_0                        | B v -> ZN ^  | OAI211_X2 | 0.034 |   0.424 |    0.289 | 
     | FE_RC_3593_0                        | A ^ -> ZN v  | INV_X2    | 0.014 |   0.437 |    0.302 | 
     | FE_RC_3591_0                        | A1 v -> ZN ^ | NAND2_X4  | 0.020 |   0.457 |    0.322 | 
     | FE_RC_3594_0_dup                    | A1 ^ -> ZN v | NAND2_X4  | 0.015 |   0.472 |    0.337 | 
     | FE_RC_413_0                         | B1 v -> ZN ^ | OAI21_X2  | 0.025 |   0.497 |    0.362 | 
     | mem_do_rinst_reg                    | D ^          | DFF_X1    | 0.000 |   0.497 |    0.363 | 
     +---------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Setup Check with Pin latched_branch_reg/CK 
Endpoint:   latched_branch_reg/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_op2_reg[28]/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.363
- Arrival Time                  0.496
= Slack Time                   -0.134
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.031
     = Beginpoint Arrival Time       0.031
     +---------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                     |              |           |       |  Time   |   Time   | 
     |-------------------------------------+--------------+-----------+-------+---------+----------| 
     | reg_op2_reg[28]                     | CK ^         |           |       |   0.031 |   -0.103 | 
     | reg_op2_reg[28]                     | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.138 |    0.004 | 
     | FE_OCPC1330_FE_OFN45795_pcpi_rs2_28 | A ^ -> Z ^   | BUF_X4    | 0.029 |   0.167 |    0.033 | 
     | g172947                             | A1 ^ -> ZN v | NAND2_X4  | 0.015 |   0.182 |    0.049 | 
     | g172531                             | A1 v -> ZN ^ | NAND2_X4  | 0.016 |   0.198 |    0.064 | 
     | g171717                             | B ^ -> ZN v  | AOI211_X2 | 0.014 |   0.212 |    0.079 | 
     | FE_RC_2381_0                        | A3 v -> ZN ^ | NOR3_X2   | 0.052 |   0.264 |    0.130 | 
     | g200250                             | A ^ -> ZN v  | OAI21_X2  | 0.027 |   0.291 |    0.157 | 
     | FE_RC_1713_0                        | B1 v -> ZN ^ | AOI22_X4  | 0.062 |   0.353 |    0.220 | 
     | g166433__7675                       | C1 ^ -> ZN v | OAI211_X1 | 0.036 |   0.389 |    0.256 | 
     | FE_RC_1636_0                        | B v -> ZN ^  | OAI211_X2 | 0.034 |   0.424 |    0.290 | 
     | FE_RC_3593_0                        | A ^ -> ZN v  | INV_X2    | 0.014 |   0.437 |    0.304 | 
     | FE_RC_3591_0                        | A1 v -> ZN ^ | NAND2_X4  | 0.020 |   0.457 |    0.323 | 
     | FE_RC_3594_0_dup                    | A1 ^ -> ZN v | NAND2_X4  | 0.015 |   0.472 |    0.338 | 
     | g166295__193720                     | B1 v -> ZN ^ | OAI21_X2  | 0.024 |   0.496 |    0.362 | 
     | latched_branch_reg                  | D ^          | DFF_X1    | 0.000 |   0.496 |    0.363 | 
     +---------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Setup Check with Pin decoder_trigger_reg/CK 
Endpoint:   decoder_trigger_reg/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_op2_reg[28]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.364
- Arrival Time                  0.498
= Slack Time                   -0.133
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.031
     = Beginpoint Arrival Time       0.031
     +---------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                     |              |           |       |  Time   |   Time   | 
     |-------------------------------------+--------------+-----------+-------+---------+----------| 
     | reg_op2_reg[28]                     | CK ^         |           |       |   0.031 |   -0.103 | 
     | reg_op2_reg[28]                     | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.138 |    0.005 | 
     | FE_OCPC1330_FE_OFN45795_pcpi_rs2_28 | A ^ -> Z ^   | BUF_X4    | 0.029 |   0.167 |    0.034 | 
     | g172947                             | A1 ^ -> ZN v | NAND2_X4  | 0.015 |   0.182 |    0.049 | 
     | g172531                             | A1 v -> ZN ^ | NAND2_X4  | 0.016 |   0.198 |    0.065 | 
     | g171717                             | B ^ -> ZN v  | AOI211_X2 | 0.014 |   0.212 |    0.079 | 
     | FE_RC_2381_0                        | A3 v -> ZN ^ | NOR3_X2   | 0.052 |   0.264 |    0.130 | 
     | g200250                             | A ^ -> ZN v  | OAI21_X2  | 0.027 |   0.291 |    0.157 | 
     | FE_RC_1713_0                        | B1 v -> ZN ^ | AOI22_X4  | 0.062 |   0.353 |    0.220 | 
     | FE_OCPC862_n_5365                   | A ^ -> ZN v  | INV_X4    | 0.013 |   0.367 |    0.233 | 
     | FE_RC_2098_0                        | B1 v -> ZN ^ | AOI21_X2  | 0.027 |   0.394 |    0.260 | 
     | FE_RC_2063_0                        | B1 ^ -> ZN v | OAI21_X2  | 0.020 |   0.413 |    0.280 | 
     | FE_RC_3592_0                        | A v -> ZN ^  | INV_X1    | 0.026 |   0.439 |    0.306 | 
     | FE_RC_3591_0                        | A2 ^ -> ZN v | NAND2_X4  | 0.020 |   0.460 |    0.326 | 
     | FE_RC_3594_0                        | A1 v -> ZN ^ | NAND2_X4  | 0.013 |   0.473 |    0.339 | 
     | FE_RC_3589_0                        | A1 ^ -> ZN v | NAND2_X2  | 0.011 |   0.484 |    0.350 | 
     | FE_RC_2452_0                        | A1 v -> ZN ^ | NAND3_X1  | 0.014 |   0.498 |    0.364 | 
     | decoder_trigger_reg                 | D ^          | DFF_X1    | 0.000 |   0.498 |    0.364 | 
     +---------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Setup Check with Pin reg_op2_reg[17]/CK 
Endpoint:   reg_op2_reg[17]/D    (^) checked with  leading edge of 'clk'
Beginpoint: instr_rdcycle_reg/QN (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.000
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.370
- Arrival Time                  0.502
= Slack Time                   -0.132
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | instr_rdcycle_reg   | CK ^         |          |       |  -0.009 |   -0.141 | 
     | instr_rdcycle_reg   | CK ^ -> QN ^ | DFF_X2   | 0.099 |   0.090 |   -0.042 | 
     | FE_RC_2990_0        | A1 ^ -> ZN v | NAND3_X1 | 0.021 |   0.111 |   -0.021 | 
     | FE_RC_3496_0        | A v -> ZN ^  | INV_X1   | 0.015 |   0.126 |   -0.006 | 
     | FE_RC_3640_0        | A2 ^ -> ZN v | NAND3_X1 | 0.024 |   0.150 |    0.018 | 
     | FE_RC_3641_0        | A v -> ZN ^  | INV_X2   | 0.022 |   0.173 |    0.041 | 
     | FE_OCPC2196_n_32707 | A ^ -> Z ^   | BUF_X2   | 0.021 |   0.194 |    0.062 | 
     | g865                | A ^ -> ZN v  | INV_X1   | 0.014 |   0.208 |    0.076 | 
     | FE_RC_2042_0        | A2 v -> ZN ^ | NOR2_X4  | 0.046 |   0.254 |    0.122 | 
     | g177530_dup1        | A1 ^ -> ZN ^ | AND2_X4  | 0.054 |   0.308 |    0.176 | 
     | g197606             | A1 ^ -> ZN ^ | AND2_X4  | 0.092 |   0.400 |    0.268 | 
     | g169508             | B1 ^ -> ZN v | AOI22_X2 | 0.035 |   0.435 |    0.303 | 
     | FE_RC_1910_0        | A2 v -> ZN ^ | NAND2_X1 | 0.028 |   0.463 |    0.331 | 
     | FE_RC_1909_0        | A1 ^ -> ZN v | NOR2_X2  | 0.012 |   0.475 |    0.343 | 
     | FE_RC_2525_0        | A4 v -> ZN ^ | NAND4_X4 | 0.025 |   0.500 |    0.368 | 
     | reg_op2_reg[17]     | D ^          | DFF_X1   | 0.002 |   0.502 |    0.370 | 
     +----------------------------------------------------------------------------+ 
Path 12: VIOLATED Setup Check with Pin reg_op1_reg[18]/CK 
Endpoint:   reg_op1_reg[18]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_bgeu_reg/QN (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.001
- Setup                         0.026
+ Phase Shift                   0.400
= Required Time                 0.375
- Arrival Time                  0.507
= Slack Time                   -0.132
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | instr_bgeu_reg      | CK ^         |          |       |  -0.003 |   -0.135 | 
     | instr_bgeu_reg      | CK ^ -> QN ^ | DFF_X1   | 0.085 |   0.082 |   -0.050 | 
     | FE_RC_3466_0        | A1 ^ -> ZN ^ | AND2_X2  | 0.031 |   0.113 |   -0.019 | 
     | FE_RC_3465_0        | A1 ^ -> ZN v | NAND2_X2 | 0.012 |   0.125 |   -0.007 | 
     | FE_RC_3438_0        | A1 v -> ZN ^ | NOR2_X2  | 0.019 |   0.144 |    0.012 | 
     | FE_RC_3433_0        | A2 ^ -> ZN v | NAND3_X1 | 0.027 |   0.171 |    0.039 | 
     | FE_RC_3432_0        | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.205 |    0.073 | 
     | FE_RC_3419_0        | A2 ^ -> ZN v | NAND2_X4 | 0.023 |   0.228 |    0.096 | 
     | FE_RC_3407_0        | A v -> ZN ^  | INV_X4   | 0.020 |   0.248 |    0.116 | 
     | FE_RC_1945_0        | A ^ -> ZN v  | INV_X4   | 0.011 |   0.259 |    0.127 | 
     | FE_RC_1944_0_dup    | A1 v -> ZN ^ | NAND2_X4 | 0.018 |   0.277 |    0.145 | 
     | FE_RC_1942_0_dup    | B1 ^ -> ZN v | AOI21_X4 | 0.017 |   0.294 |    0.162 | 
     | g205745             | A1 v -> ZN v | AND3_X4  | 0.039 |   0.333 |    0.201 | 
     | FE_OCPC1361_n_42505 | A v -> Z v   | BUF_X8   | 0.034 |   0.367 |    0.235 | 
     | g166975             | A1 v -> ZN ^ | AOI22_X2 | 0.041 |   0.408 |    0.276 | 
     | FE_RC_2627_0        | A2 ^ -> ZN v | NAND2_X2 | 0.025 |   0.433 |    0.301 | 
     | FE_RC_2845_0        | A1 v -> ZN ^ | NAND2_X2 | 0.018 |   0.451 |    0.319 | 
     | FE_RC_3598_0        | A2 ^ -> ZN ^ | AND2_X4  | 0.030 |   0.481 |    0.349 | 
     | FE_RC_3464_0        | A2 ^ -> ZN v | NAND3_X2 | 0.025 |   0.506 |    0.374 | 
     | reg_op1_reg[18]     | D v          | DFF_X1   | 0.001 |   0.507 |    0.375 | 
     +----------------------------------------------------------------------------+ 
Path 13: VIOLATED Setup Check with Pin alu_out_q_reg[28]/CK 
Endpoint:   alu_out_q_reg[28]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_op1_reg[8]/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.002
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.367
- Arrival Time                  0.499
= Slack Time                   -0.132
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.028
     = Beginpoint Arrival Time       0.028
     +---------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                   |              |           |       |  Time   |   Time   | 
     |-------------------+--------------+-----------+-------+---------+----------| 
     | reg_op1_reg[8]    | CK ^         |           |       |   0.028 |   -0.104 | 
     | reg_op1_reg[8]    | CK ^ -> Q ^  | DFF_X2    | 0.155 |   0.183 |    0.051 | 
     | FE_RC_3068_0      | A ^ -> Z ^   | BUF_X4    | 0.036 |   0.219 |    0.087 | 
     | g184119           | A2 ^ -> ZN v | NAND2_X2  | 0.023 |   0.241 |    0.109 | 
     | g973              | A2 v -> ZN ^ | NOR2_X1   | 0.040 |   0.281 |    0.149 | 
     | FE_RC_2329_0      | C2 ^ -> ZN v | OAI211_X2 | 0.029 |   0.311 |    0.179 | 
     | g108              | A1 v -> ZN ^ | NAND3_X2  | 0.025 |   0.336 |    0.204 | 
     | g196811           | A1 ^ -> ZN v | NAND3_X4  | 0.031 |   0.367 |    0.235 | 
     | FE_RC_378_0       | A1 v -> ZN ^ | NAND3_X4  | 0.028 |   0.395 |    0.263 | 
     | g192589           | B1 ^ -> ZN v | AOI21_X4  | 0.019 |   0.414 |    0.282 | 
     | g201              | B1 v -> ZN ^ | OAI21_X4  | 0.032 |   0.446 |    0.314 | 
     | FE_RC_433_0       | A1 ^ -> ZN v | NAND2_X2  | 0.014 |   0.460 |    0.328 | 
     | FE_RC_432_0       | A v -> ZN ^  | OAI21_X1  | 0.021 |   0.480 |    0.348 | 
     | g170920           | B1 ^ -> ZN v | OAI21_X1  | 0.019 |   0.499 |    0.367 | 
     | alu_out_q_reg[28] | D v          | DFF_X1    | 0.000 |   0.499 |    0.367 | 
     +---------------------------------------------------------------------------+ 
Path 14: VIOLATED Setup Check with Pin reg_op1_reg[16]/CK 
Endpoint:   reg_op1_reg[16]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_op1_reg[7]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.001
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.374
- Arrival Time                  0.506
= Slack Time                   -0.132
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.020
     = Beginpoint Arrival Time       0.020
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | reg_op1_reg[7]    | CK ^         |          |       |   0.020 |   -0.112 | 
     | reg_op1_reg[7]    | CK ^ -> Q v  | DFF_X1   | 0.105 |   0.125 |   -0.007 | 
     | FE_RC_3754_0      | A v -> Z v   | BUF_X4   | 0.028 |   0.153 |    0.021 | 
     | add_1864_26_g2768 | A1 v -> ZN ^ | NOR2_X4  | 0.030 |   0.183 |    0.051 | 
     | FE_RC_2409_0      | B1 ^ -> ZN v | OAI21_X2 | 0.022 |   0.204 |    0.073 | 
     | g39               | A v -> ZN ^  | AOI21_X4 | 0.040 |   0.245 |    0.113 | 
     | FE_RC_1836_0      | A2 ^ -> ZN v | NAND2_X4 | 0.022 |   0.267 |    0.135 | 
     | FE_RC_3042_0      | A2 v -> ZN ^ | NAND2_X2 | 0.024 |   0.292 |    0.160 | 
     | FE_RC_3041_0      | A1 ^ -> ZN v | NAND3_X4 | 0.030 |   0.321 |    0.189 | 
     | add_1864_26_g2544 | A v -> ZN v  | XNOR2_X1 | 0.053 |   0.375 |    0.243 | 
     | g167467           | A1 v -> ZN ^ | AOI22_X4 | 0.042 |   0.416 |    0.285 | 
     | g176292           | A ^ -> ZN v  | OAI21_X2 | 0.029 |   0.445 |    0.313 | 
     | FE_RC_2848_0      | A1 v -> ZN ^ | NOR2_X4  | 0.024 |   0.469 |    0.337 | 
     | FE_RC_3577_0      | A4 ^ -> ZN v | NAND4_X4 | 0.035 |   0.504 |    0.372 | 
     | reg_op1_reg[16]   | D v          | DFF_X1   | 0.001 |   0.506 |    0.374 | 
     +--------------------------------------------------------------------------+ 
Path 15: VIOLATED Setup Check with Pin reg_next_pc_reg[31]/CK 
Endpoint:   reg_next_pc_reg[31]/D (^) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.002
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.368
- Arrival Time                  0.499
= Slack Time                   -0.132
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +----------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                                  |              |           |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+---------+----------| 
     | instr_jal_reg                                    | CK ^         |           |       |  -0.003 |   -0.135 | 
     | instr_jal_reg                                    | CK ^ -> Q ^  | DFF_X1    | 0.129 |   0.126 |   -0.006 | 
     | FE_OCPC1997_instr_jal                            | A ^ -> ZN v  | INV_X4    | 0.018 |   0.144 |    0.012 | 
     | FE_OCPC1998_instr_jal                            | A v -> ZN ^  | INV_X8    | 0.026 |   0.170 |    0.038 | 
     | g97095__176931                                   | A1 ^ -> ZN ^ | AND2_X4   | 0.043 |   0.212 |    0.081 | 
     | add_1564_33_Y_add_1555_32_spec0_g1696            | A1 ^ -> ZN ^ | OR2_X4    | 0.026 |   0.239 |    0.107 | 
     | FE_OFC486_add_1564_33_Y_add_1555_32_spec0_n_1547 | A ^ -> ZN v  | INV_X2    | 0.007 |   0.246 |    0.114 | 
     | add_1564_33_Y_add_1555_32_spec0_g1556            | B1 v -> ZN ^ | OAI21_X2  | 0.038 |   0.284 |    0.152 | 
     | g218                                             | B1 ^ -> ZN v | OAI21_X1  | 0.019 |   0.303 |    0.171 | 
     | g214                                             | A1 v -> ZN ^ | NAND2_X1  | 0.021 |   0.324 |    0.192 | 
     | g192195                                          | A2 ^ -> ZN v | NAND2_X2  | 0.021 |   0.345 |    0.213 | 
     | g200056_dup                                      | A2 v -> ZN v | AND2_X4   | 0.040 |   0.384 |    0.253 | 
     | FE_RC_193_0                                      | C1 v -> ZN ^ | OAI211_X2 | 0.036 |   0.420 |    0.288 | 
     | add_1564_33_Y_add_1555_32_spec0_g1410            | A ^ -> ZN ^  | XNOR2_X1  | 0.042 |   0.462 |    0.330 | 
     | g177330                                          | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.478 |    0.346 | 
     | FE_RC_2612_0                                     | A3 v -> ZN ^ | NAND4_X1  | 0.022 |   0.499 |    0.368 | 
     | reg_next_pc_reg[31]                              | D ^          | DFF_X1    | 0.000 |   0.499 |    0.368 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Setup Check with Pin reg_op1_reg[5]/CK 
Endpoint:   reg_op1_reg[5]/D     (^) checked with  leading edge of 'clk'
Beginpoint: instr_rdcycle_reg/QN (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.020
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.391
- Arrival Time                  0.522
= Slack Time                   -0.131
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | instr_rdcycle_reg   | CK ^         |          |       |  -0.009 |   -0.140 | 
     | instr_rdcycle_reg   | CK ^ -> QN ^ | DFF_X2   | 0.099 |   0.090 |   -0.041 | 
     | FE_RC_2990_0        | A1 ^ -> ZN v | NAND3_X1 | 0.021 |   0.111 |   -0.020 | 
     | FE_RC_3496_0        | A v -> ZN ^  | INV_X1   | 0.015 |   0.126 |   -0.005 | 
     | FE_RC_3640_0        | A2 ^ -> ZN v | NAND3_X1 | 0.024 |   0.150 |    0.019 | 
     | FE_RC_3641_0        | A v -> ZN ^  | INV_X2   | 0.022 |   0.173 |    0.042 | 
     | FE_RC_2556_0        | A1 ^ -> ZN ^ | OR2_X4   | 0.024 |   0.197 |    0.066 | 
     | FE_RC_2327_0        | A2 ^ -> ZN v | NAND2_X4 | 0.013 |   0.211 |    0.080 | 
     | FE_RC_2326_0        | A1 v -> ZN ^ | NAND2_X4 | 0.021 |   0.232 |    0.101 | 
     | g197359_dup         | A1 ^ -> ZN ^ | AND2_X4  | 0.058 |   0.290 |    0.159 | 
     | g197367             | A1 ^ -> ZN ^ | AND3_X4  | 0.061 |   0.351 |    0.220 | 
     | FE_OCPC1991_n_33622 | A ^ -> ZN v  | INV_X8   | 0.016 |   0.367 |    0.235 | 
     | FE_OCPC1994_n_33622 | A v -> ZN ^  | INV_X4   | 0.038 |   0.404 |    0.273 | 
     | g166780__194567     | A1 ^ -> ZN v | AOI22_X1 | 0.024 |   0.428 |    0.297 | 
     | g166574__7118       | A2 v -> ZN ^ | NAND2_X1 | 0.024 |   0.452 |    0.321 | 
     | g176708             | A1 ^ -> ZN v | NAND2_X1 | 0.018 |   0.470 |    0.339 | 
     | FE_RC_1632_0        | A v -> ZN ^  | INV_X2   | 0.023 |   0.493 |    0.362 | 
     | FE_RC_1630_0        | A2 ^ -> ZN v | NOR2_X4  | 0.011 |   0.503 |    0.372 | 
     | FE_RC_1629_0        | A2 v -> ZN ^ | NAND2_X2 | 0.018 |   0.521 |    0.390 | 
     | reg_op1_reg[5]      | D ^          | DFF_X1   | 0.001 |   0.522 |    0.391 | 
     +----------------------------------------------------------------------------+ 
Path 17: VIOLATED Setup Check with Pin reg_next_pc_reg[26]/CK 
Endpoint:   reg_next_pc_reg[26]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/Q       (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.002
- Setup                         0.026
+ Phase Shift                   0.400
= Required Time                 0.372
- Arrival Time                  0.502
= Slack Time                   -0.131
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +-----------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                       |              |           |       |  Time   |   Time   | 
     |---------------------------------------+--------------+-----------+-------+---------+----------| 
     | instr_jal_reg                         | CK ^         |           |       |  -0.003 |   -0.134 | 
     | instr_jal_reg                         | CK ^ -> Q v  | DFF_X1    | 0.113 |   0.110 |   -0.020 | 
     | FE_OCPC1997_instr_jal                 | A v -> ZN ^  | INV_X4    | 0.025 |   0.135 |    0.005 | 
     | FE_OCPC1998_instr_jal                 | A ^ -> ZN v  | INV_X8    | 0.016 |   0.151 |    0.021 | 
     | g97095__176931                        | A1 v -> ZN v | AND2_X4   | 0.034 |   0.185 |    0.055 | 
     | add_1564_33_Y_add_1555_32_spec2_g1699 | A1 v -> ZN v | OR2_X4    | 0.044 |   0.229 |    0.098 | 
     | add_1564_33_Y_add_1555_32_spec2_g1674 | A v -> ZN ^  | INV_X2    | 0.013 |   0.242 |    0.112 | 
     | FE_RC_2130_0                          | B1 ^ -> ZN v | OAI21_X2  | 0.016 |   0.258 |    0.127 | 
     | FE_RC_2077_0                          | B1 v -> ZN ^ | AOI21_X2  | 0.027 |   0.285 |    0.154 | 
     | FE_RC_2335_0                          | A ^ -> ZN v  | OAI21_X2  | 0.025 |   0.309 |    0.179 | 
     | g196903                               | A v -> ZN ^  | AOI21_X4  | 0.054 |   0.363 |    0.233 | 
     | FE_OFC60_n_33080                      | A ^ -> Z ^   | BUF_X8    | 0.033 |   0.396 |    0.265 | 
     | FE_RC_394_0                           | C1 ^ -> ZN v | OAI221_X2 | 0.023 |   0.419 |    0.288 | 
     | add_1564_33_Y_add_1555_32_spec2_g1414 | A v -> ZN v  | XNOR2_X1  | 0.041 |   0.460 |    0.329 | 
     | g196879                               | A1 v -> ZN ^ | NAND2_X1  | 0.017 |   0.476 |    0.346 | 
     | g196878                               | A ^ -> ZN v  | OAI211_X1 | 0.026 |   0.502 |    0.372 | 
     | reg_next_pc_reg[26]                   | D v          | DFF_X1    | 0.000 |   0.502 |    0.372 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Setup Check with Pin reg_op2_reg[7]/CK 
Endpoint:   reg_op2_reg[7]/D  (v) checked with  leading edge of 'clk'
Beginpoint: instr_bgeu_reg/QN (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.009
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.362
- Arrival Time                  0.492
= Slack Time                   -0.130
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | instr_bgeu_reg    | CK ^         |          |       |  -0.003 |   -0.133 | 
     | instr_bgeu_reg    | CK ^ -> QN ^ | DFF_X1   | 0.085 |   0.082 |   -0.048 | 
     | FE_RC_3466_0      | A1 ^ -> ZN ^ | AND2_X2  | 0.031 |   0.113 |   -0.017 | 
     | FE_RC_3465_0      | A1 ^ -> ZN v | NAND2_X2 | 0.012 |   0.125 |   -0.005 | 
     | FE_RC_3438_0      | A1 v -> ZN ^ | NOR2_X2  | 0.019 |   0.144 |    0.014 | 
     | FE_RC_3433_0      | A2 ^ -> ZN v | NAND3_X1 | 0.027 |   0.171 |    0.041 | 
     | FE_RC_3432_0      | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.205 |    0.075 | 
     | FE_RC_3419_0      | A2 ^ -> ZN v | NAND2_X4 | 0.023 |   0.228 |    0.098 | 
     | FE_RC_3407_0      | A v -> ZN ^  | INV_X4   | 0.020 |   0.248 |    0.117 | 
     | FE_RC_2042_0      | A1 ^ -> ZN v | NOR2_X4  | 0.014 |   0.261 |    0.131 | 
     | g194963_dup       | A1 v -> ZN v | AND2_X4  | 0.042 |   0.304 |    0.174 | 
     | g177970           | A1 v -> ZN v | AND2_X4  | 0.037 |   0.341 |    0.210 | 
     | FE_OFC766_n_11898 | A v -> Z v   | BUF_X16  | 0.027 |   0.368 |    0.238 | 
     | FE_RC_2248_0      | B1 v -> ZN ^ | AOI22_X4 | 0.042 |   0.410 |    0.279 | 
     | FE_RC_1775_0      | A2 ^ -> ZN v | NAND2_X2 | 0.020 |   0.430 |    0.300 | 
     | FE_RC_1774_0      | A1 v -> ZN ^ | NOR2_X4  | 0.023 |   0.453 |    0.323 | 
     | FE_RC_1750_0      | A3 ^ -> ZN v | NAND4_X4 | 0.038 |   0.491 |    0.361 | 
     | reg_op2_reg[7]    | D v          | DFF_X1   | 0.001 |   0.492 |    0.362 | 
     +--------------------------------------------------------------------------+ 
Path 19: VIOLATED Setup Check with Pin reg_op1_reg[31]/CK 
Endpoint:   reg_op1_reg[31]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_bgeu_reg/QN (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.001
- Setup                         0.025
+ Phase Shift                   0.400
= Required Time                 0.375
- Arrival Time                  0.505
= Slack Time                   -0.130
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | instr_bgeu_reg      | CK ^         |          |       |  -0.003 |   -0.133 | 
     | instr_bgeu_reg      | CK ^ -> QN ^ | DFF_X1   | 0.085 |   0.082 |   -0.048 | 
     | FE_RC_3466_0        | A1 ^ -> ZN ^ | AND2_X2  | 0.031 |   0.113 |   -0.017 | 
     | FE_RC_3465_0        | A1 ^ -> ZN v | NAND2_X2 | 0.012 |   0.125 |   -0.005 | 
     | FE_RC_3438_0        | A1 v -> ZN ^ | NOR2_X2  | 0.019 |   0.144 |    0.014 | 
     | FE_RC_3433_0        | A2 ^ -> ZN v | NAND3_X1 | 0.027 |   0.171 |    0.041 | 
     | FE_RC_3432_0        | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.205 |    0.075 | 
     | FE_RC_3419_0        | A2 ^ -> ZN v | NAND2_X4 | 0.023 |   0.228 |    0.098 | 
     | FE_RC_2327_0        | A1 v -> ZN ^ | NAND2_X4 | 0.015 |   0.243 |    0.113 | 
     | FE_RC_2326_0        | A1 ^ -> ZN v | NAND2_X4 | 0.019 |   0.262 |    0.132 | 
     | g197359_dup         | A1 v -> ZN v | AND2_X4  | 0.044 |   0.306 |    0.176 | 
     | g197367             | A1 v -> ZN v | AND3_X4  | 0.042 |   0.348 |    0.218 | 
     | FE_OCPC1991_n_33622 | A v -> ZN ^  | INV_X8   | 0.021 |   0.369 |    0.239 | 
     | FE_OCPC1993_n_33622 | A ^ -> ZN v  | INV_X4   | 0.011 |   0.381 |    0.251 | 
     | g167145             | A1 v -> ZN ^ | AOI22_X1 | 0.034 |   0.414 |    0.284 | 
     | g166626__9682       | A2 ^ -> ZN v | NAND2_X1 | 0.022 |   0.436 |    0.306 | 
     | FE_RC_3603_0        | A v -> ZN ^  | INV_X2   | 0.015 |   0.451 |    0.321 | 
     | FE_RC_3602_0        | B2 ^ -> ZN v | AOI21_X2 | 0.014 |   0.465 |    0.335 | 
     | FE_RC_3601_0        | A1 v -> ZN ^ | NOR2_X2  | 0.018 |   0.484 |    0.354 | 
     | FE_RC_1717_0        | A2 ^ -> ZN v | NAND3_X1 | 0.022 |   0.505 |    0.375 | 
     | reg_op1_reg[31]     | D v          | DFF_X1   | 0.000 |   0.505 |    0.375 | 
     +----------------------------------------------------------------------------+ 
Path 20: VIOLATED Setup Check with Pin reg_op1_reg[27]/CK 
Endpoint:   reg_op1_reg[27]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_bgeu_reg/QN (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.028
- Setup                         0.026
+ Phase Shift                   0.400
= Required Time                 0.402
- Arrival Time                  0.532
= Slack Time                   -0.130
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | instr_bgeu_reg      | CK ^         |          |       |  -0.003 |   -0.133 | 
     | instr_bgeu_reg      | CK ^ -> QN ^ | DFF_X1   | 0.085 |   0.082 |   -0.048 | 
     | FE_RC_3466_0        | A1 ^ -> ZN ^ | AND2_X2  | 0.031 |   0.113 |   -0.017 | 
     | FE_RC_3465_0        | A1 ^ -> ZN v | NAND2_X2 | 0.012 |   0.125 |   -0.005 | 
     | FE_RC_3438_0        | A1 v -> ZN ^ | NOR2_X2  | 0.019 |   0.144 |    0.015 | 
     | FE_RC_3433_0        | A2 ^ -> ZN v | NAND3_X1 | 0.027 |   0.171 |    0.042 | 
     | FE_RC_3432_0        | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.205 |    0.076 | 
     | FE_RC_3419_0        | A2 ^ -> ZN v | NAND2_X4 | 0.023 |   0.228 |    0.098 | 
     | FE_RC_2327_0        | A1 v -> ZN ^ | NAND2_X4 | 0.015 |   0.243 |    0.113 | 
     | FE_RC_2326_0        | A1 ^ -> ZN v | NAND2_X4 | 0.019 |   0.262 |    0.132 | 
     | g197359_dup         | A1 v -> ZN v | AND2_X4  | 0.044 |   0.306 |    0.176 | 
     | g197367             | A1 v -> ZN v | AND3_X4  | 0.042 |   0.348 |    0.219 | 
     | FE_OCPC1991_n_33622 | A v -> ZN ^  | INV_X8   | 0.021 |   0.369 |    0.239 | 
     | FE_OCPC1995_n_33622 | A ^ -> ZN v  | INV_X4   | 0.017 |   0.386 |    0.256 | 
     | FE_OCPC2195_n_33622 | A v -> Z v   | BUF_X4   | 0.027 |   0.413 |    0.284 | 
     | g167093             | A1 v -> ZN ^ | AOI22_X1 | 0.029 |   0.443 |    0.313 | 
     | FE_RC_2252_0        | A2 ^ -> ZN v | NAND2_X1 | 0.019 |   0.462 |    0.332 | 
     | FE_RC_2251_0        | A1 v -> ZN ^ | NAND2_X1 | 0.016 |   0.478 |    0.348 | 
     | g92                 | A2 ^ -> ZN ^ | AND2_X2  | 0.031 |   0.509 |    0.379 | 
     | FE_RC_3523_0        | A2 ^ -> ZN v | NAND3_X2 | 0.022 |   0.531 |    0.401 | 
     | reg_op1_reg[27]     | D v          | DFF_X1   | 0.001 |   0.532 |    0.402 | 
     +----------------------------------------------------------------------------+ 
Path 21: VIOLATED Setup Check with Pin reg_next_pc_reg[27]/CK 
Endpoint:   reg_next_pc_reg[27]/D (^) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.002
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.368
- Arrival Time                  0.498
= Slack Time                   -0.130
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +----------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                                  |              |           |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+---------+----------| 
     | instr_jal_reg                                    | CK ^         |           |       |  -0.003 |   -0.133 | 
     | instr_jal_reg                                    | CK ^ -> Q ^  | DFF_X1    | 0.129 |   0.126 |   -0.004 | 
     | FE_OCPC1997_instr_jal                            | A ^ -> ZN v  | INV_X4    | 0.018 |   0.144 |    0.014 | 
     | FE_OCPC1998_instr_jal                            | A v -> ZN ^  | INV_X8    | 0.026 |   0.170 |    0.040 | 
     | g97095__176931                                   | A1 ^ -> ZN ^ | AND2_X4   | 0.043 |   0.212 |    0.083 | 
     | add_1564_33_Y_add_1555_32_spec0_g1696            | A1 ^ -> ZN ^ | OR2_X4    | 0.026 |   0.239 |    0.109 | 
     | FE_OFC486_add_1564_33_Y_add_1555_32_spec0_n_1547 | A ^ -> ZN v  | INV_X2    | 0.007 |   0.246 |    0.116 | 
     | add_1564_33_Y_add_1555_32_spec0_g1556            | B1 v -> ZN ^ | OAI21_X2  | 0.038 |   0.284 |    0.154 | 
     | g218                                             | B1 ^ -> ZN v | OAI21_X1  | 0.019 |   0.303 |    0.173 | 
     | g214                                             | A1 v -> ZN ^ | NAND2_X1  | 0.021 |   0.324 |    0.194 | 
     | g192195                                          | A2 ^ -> ZN v | NAND2_X2  | 0.021 |   0.345 |    0.215 | 
     | g200056_dup                                      | A2 v -> ZN v | AND2_X4   | 0.040 |   0.384 |    0.255 | 
     | g178605                                          | C1 v -> ZN ^ | OAI211_X2 | 0.037 |   0.421 |    0.292 | 
     | g178604                                          | A ^ -> ZN ^  | XNOR2_X2  | 0.042 |   0.463 |    0.334 | 
     | g200872                                          | B1 ^ -> ZN v | AOI21_X2  | 0.015 |   0.478 |    0.349 | 
     | g200869                                          | A3 v -> ZN ^ | NAND3_X1  | 0.020 |   0.498 |    0.368 | 
     | reg_next_pc_reg[27]                              | D ^          | DFF_X1    | 0.000 |   0.498 |    0.368 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Setup Check with Pin reg_op2_reg[25]/CK 
Endpoint:   reg_op2_reg[25]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_bgeu_reg/QN (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.028
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.399
- Arrival Time                  0.529
= Slack Time                   -0.129
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | instr_bgeu_reg      | CK ^         |          |       |  -0.003 |   -0.133 | 
     | instr_bgeu_reg      | CK ^ -> QN ^ | DFF_X1   | 0.085 |   0.082 |   -0.048 | 
     | FE_RC_3466_0        | A1 ^ -> ZN ^ | AND2_X2  | 0.031 |   0.113 |   -0.017 | 
     | FE_RC_3465_0        | A1 ^ -> ZN v | NAND2_X2 | 0.012 |   0.125 |   -0.005 | 
     | FE_RC_3438_0        | A1 v -> ZN ^ | NOR2_X2  | 0.019 |   0.144 |    0.015 | 
     | FE_RC_3433_0        | A2 ^ -> ZN v | NAND3_X1 | 0.027 |   0.171 |    0.042 | 
     | FE_RC_3432_0        | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.205 |    0.076 | 
     | FE_RC_3419_0        | A2 ^ -> ZN v | NAND2_X4 | 0.023 |   0.228 |    0.098 | 
     | FE_RC_3407_0        | A v -> ZN ^  | INV_X4   | 0.020 |   0.248 |    0.118 | 
     | FE_RC_2042_0        | A1 ^ -> ZN v | NOR2_X4  | 0.014 |   0.261 |    0.132 | 
     | g177530_dup1        | A1 v -> ZN v | AND2_X4  | 0.038 |   0.300 |    0.170 | 
     | g197606             | A1 v -> ZN v | AND2_X4  | 0.059 |   0.359 |    0.230 | 
     | FE_OCPC2190_n_33911 | A v -> Z v   | BUF_X4   | 0.039 |   0.399 |    0.269 | 
     | g169032             | B1 v -> ZN ^ | AOI22_X1 | 0.042 |   0.440 |    0.311 | 
     | FE_RC_1844_0        | A2 ^ -> ZN v | NAND2_X1 | 0.020 |   0.461 |    0.331 | 
     | FE_RC_1843_0        | A1 v -> ZN ^ | NOR2_X2  | 0.031 |   0.492 |    0.362 | 
     | FE_RC_3477_0        | A4 ^ -> ZN v | NAND4_X2 | 0.036 |   0.528 |    0.399 | 
     | reg_op2_reg[25]     | D v          | DFF_X1   | 0.001 |   0.529 |    0.399 | 
     +----------------------------------------------------------------------------+ 
Path 23: VIOLATED Setup Check with Pin reg_op1_reg[4]/CK 
Endpoint:   reg_op1_reg[4]/D  (v) checked with  leading edge of 'clk'
Beginpoint: instr_bgeu_reg/QN (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.009
- Setup                         0.026
+ Phase Shift                   0.400
= Required Time                 0.365
- Arrival Time                  0.494
= Slack Time                   -0.129
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | instr_bgeu_reg      | CK ^         |          |       |  -0.003 |   -0.132 | 
     | instr_bgeu_reg      | CK ^ -> QN ^ | DFF_X1   | 0.085 |   0.082 |   -0.048 | 
     | FE_RC_3466_0        | A1 ^ -> ZN ^ | AND2_X2  | 0.031 |   0.113 |   -0.016 | 
     | FE_RC_3465_0        | A1 ^ -> ZN v | NAND2_X2 | 0.012 |   0.125 |   -0.004 | 
     | FE_RC_3438_0        | A1 v -> ZN ^ | NOR2_X2  | 0.019 |   0.144 |    0.015 | 
     | FE_RC_3433_0        | A2 ^ -> ZN v | NAND3_X1 | 0.027 |   0.171 |    0.042 | 
     | FE_RC_3432_0        | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.205 |    0.076 | 
     | FE_RC_3419_0        | A2 ^ -> ZN v | NAND2_X4 | 0.023 |   0.228 |    0.098 | 
     | FE_RC_3407_0        | A v -> ZN ^  | INV_X4   | 0.020 |   0.248 |    0.118 | 
     | FE_RC_1945_0        | A ^ -> ZN v  | INV_X4   | 0.011 |   0.259 |    0.129 | 
     | FE_RC_1944_0        | A1 v -> ZN ^ | NAND2_X4 | 0.014 |   0.272 |    0.143 | 
     | FE_RC_1942_0        | B1 ^ -> ZN v | AOI21_X4 | 0.021 |   0.293 |    0.164 | 
     | g205741             | A1 v -> ZN v | AND2_X4  | 0.040 |   0.333 |    0.203 | 
     | FE_OCPC1983_n_42501 | A v -> Z v   | BUF_X4   | 0.027 |   0.360 |    0.230 | 
     | FE_RC_1967_0        | A1 v -> ZN ^ | AOI22_X4 | 0.027 |   0.387 |    0.257 | 
     | FE_RC_3490_0        | A3 ^ -> ZN v | NAND3_X2 | 0.023 |   0.409 |    0.280 | 
     | FE_RC_3489_0        | B1 v -> ZN ^ | OAI21_X2 | 0.032 |   0.442 |    0.312 | 
     | FE_RC_3623_0        | A2 ^ -> ZN v | NAND2_X1 | 0.017 |   0.459 |    0.329 | 
     | FE_RC_3624_0        | A v -> ZN ^  | INV_X1   | 0.016 |   0.474 |    0.345 | 
     | FE_RC_2034_0        | A1 ^ -> ZN v | NAND3_X2 | 0.020 |   0.494 |    0.365 | 
     | reg_op1_reg[4]      | D v          | DFF_X1   | 0.000 |   0.494 |    0.365 | 
     +----------------------------------------------------------------------------+ 
Path 24: VIOLATED Setup Check with Pin reg_next_pc_reg[25]/CK 
Endpoint:   reg_next_pc_reg[25]/D (^) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.003
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.368
- Arrival Time                  0.497
= Slack Time                   -0.129
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +----------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                                  |              |           |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+---------+----------| 
     | instr_jal_reg                                    | CK ^         |           |       |  -0.003 |   -0.132 | 
     | instr_jal_reg                                    | CK ^ -> Q ^  | DFF_X1    | 0.129 |   0.126 |   -0.003 | 
     | FE_OCPC1997_instr_jal                            | A ^ -> ZN v  | INV_X4    | 0.018 |   0.144 |    0.015 | 
     | FE_OCPC1998_instr_jal                            | A v -> ZN ^  | INV_X8    | 0.026 |   0.170 |    0.041 | 
     | g97095__176931                                   | A1 ^ -> ZN ^ | AND2_X4   | 0.043 |   0.212 |    0.083 | 
     | add_1564_33_Y_add_1555_32_spec0_g1696            | A1 ^ -> ZN ^ | OR2_X4    | 0.026 |   0.239 |    0.110 | 
     | FE_OFC486_add_1564_33_Y_add_1555_32_spec0_n_1547 | A ^ -> ZN v  | INV_X2    | 0.007 |   0.246 |    0.117 | 
     | add_1564_33_Y_add_1555_32_spec0_g1556            | B1 v -> ZN ^ | OAI21_X2  | 0.038 |   0.284 |    0.155 | 
     | g218                                             | B1 ^ -> ZN v | OAI21_X1  | 0.019 |   0.303 |    0.174 | 
     | g214                                             | A1 v -> ZN ^ | NAND2_X1  | 0.021 |   0.324 |    0.195 | 
     | g192195                                          | A2 ^ -> ZN v | NAND2_X2  | 0.021 |   0.345 |    0.216 | 
     | g200056_dup                                      | A2 v -> ZN v | AND2_X4   | 0.040 |   0.384 |    0.255 | 
     | g239                                             | C1 v -> ZN ^ | OAI211_X2 | 0.036 |   0.420 |    0.291 | 
     | g238                                             | A ^ -> ZN ^  | XNOR2_X2  | 0.042 |   0.463 |    0.334 | 
     | g201210                                          | B1 ^ -> ZN v | AOI21_X2  | 0.015 |   0.478 |    0.349 | 
     | FE_RC_2119_0                                     | A3 v -> ZN ^ | NAND3_X1  | 0.020 |   0.497 |    0.368 | 
     | reg_next_pc_reg[25]                              | D ^          | DFF_X1    | 0.000 |   0.497 |    0.368 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Setup Check with Pin reg_next_pc_reg[28]/CK 
Endpoint:   reg_next_pc_reg[28]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/Q       (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.002
- Setup                         0.027
+ Phase Shift                   0.400
= Required Time                 0.371
- Arrival Time                  0.500
= Slack Time                   -0.129
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +-----------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                       |              |           |       |  Time   |   Time   | 
     |---------------------------------------+--------------+-----------+-------+---------+----------| 
     | instr_jal_reg                         | CK ^         |           |       |  -0.003 |   -0.132 | 
     | instr_jal_reg                         | CK ^ -> Q v  | DFF_X1    | 0.113 |   0.110 |   -0.019 | 
     | FE_OCPC1997_instr_jal                 | A v -> ZN ^  | INV_X4    | 0.025 |   0.135 |    0.006 | 
     | FE_OCPC1998_instr_jal                 | A ^ -> ZN v  | INV_X8    | 0.016 |   0.151 |    0.022 | 
     | g97095__176931                        | A1 v -> ZN v | AND2_X4   | 0.034 |   0.185 |    0.056 | 
     | add_1564_33_Y_add_1555_32_spec2_g1699 | A1 v -> ZN v | OR2_X4    | 0.044 |   0.229 |    0.100 | 
     | add_1564_33_Y_add_1555_32_spec2_g1674 | A v -> ZN ^  | INV_X2    | 0.013 |   0.242 |    0.113 | 
     | FE_RC_2130_0                          | B1 ^ -> ZN v | OAI21_X2  | 0.016 |   0.258 |    0.129 | 
     | FE_RC_2077_0                          | B1 v -> ZN ^ | AOI21_X2  | 0.027 |   0.285 |    0.156 | 
     | FE_RC_2335_0                          | A ^ -> ZN v  | OAI21_X2  | 0.025 |   0.309 |    0.180 | 
     | g196903                               | A v -> ZN ^  | AOI21_X4  | 0.054 |   0.363 |    0.234 | 
     | FE_OFC60_n_33080                      | A ^ -> Z ^   | BUF_X8    | 0.033 |   0.396 |    0.267 | 
     | FE_RC_328_0                           | C1 ^ -> ZN v | OAI221_X2 | 0.024 |   0.420 |    0.291 | 
     | FE_RC_2351_0                          | A1 v -> ZN ^ | NAND2_X1  | 0.019 |   0.439 |    0.310 | 
     | FE_RC_2350_0                          | A ^ -> ZN v  | OAI21_X1  | 0.020 |   0.459 |    0.330 | 
     | g77                                   | A1 v -> ZN ^ | NAND2_X1  | 0.018 |   0.477 |    0.348 | 
     | FE_RC_1892_0                          | A1 ^ -> ZN v | NAND4_X1  | 0.023 |   0.500 |    0.371 | 
     | reg_next_pc_reg[28]                   | D v          | DFF_X1    | 0.000 |   0.500 |    0.371 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Setup Check with Pin reg_op1_reg[9]/CK 
Endpoint:   reg_op1_reg[9]/D  (v) checked with  leading edge of 'clk'
Beginpoint: instr_bgeu_reg/QN (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.018
- Setup                         0.025
+ Phase Shift                   0.400
= Required Time                 0.393
- Arrival Time                  0.522
= Slack Time                   -0.129
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | instr_bgeu_reg    | CK ^         |          |       |  -0.003 |   -0.132 | 
     | instr_bgeu_reg    | CK ^ -> QN ^ | DFF_X1   | 0.085 |   0.082 |   -0.047 | 
     | FE_RC_3466_0      | A1 ^ -> ZN ^ | AND2_X2  | 0.031 |   0.113 |   -0.016 | 
     | FE_RC_3465_0      | A1 ^ -> ZN v | NAND2_X2 | 0.012 |   0.125 |   -0.004 | 
     | FE_RC_3438_0      | A1 v -> ZN ^ | NOR2_X2  | 0.019 |   0.144 |    0.015 | 
     | FE_RC_3433_0      | A2 ^ -> ZN v | NAND3_X1 | 0.027 |   0.171 |    0.042 | 
     | FE_RC_3432_0      | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.205 |    0.076 | 
     | FE_RC_3419_0      | A2 ^ -> ZN v | NAND2_X4 | 0.023 |   0.228 |    0.099 | 
     | FE_RC_2327_0      | A1 v -> ZN ^ | NAND2_X4 | 0.015 |   0.243 |    0.114 | 
     | FE_RC_2326_0      | A1 ^ -> ZN v | NAND2_X4 | 0.019 |   0.262 |    0.133 | 
     | g197359_dup       | A1 v -> ZN v | AND2_X4  | 0.044 |   0.306 |    0.177 | 
     | g205207           | A1 v -> ZN v | AND3_X4  | 0.041 |   0.347 |    0.218 | 
     | FE_RC_3615_0      | A v -> ZN ^  | INV_X8   | 0.023 |   0.370 |    0.241 | 
     | FE_OFC181_n_41963 | A ^ -> ZN v  | INV_X8   | 0.013 |   0.383 |    0.254 | 
     | FE_RC_134_0       | B1 v -> ZN ^ | AOI22_X2 | 0.047 |   0.430 |    0.301 | 
     | g176234           | A1 ^ -> ZN v | NAND2_X2 | 0.021 |   0.451 |    0.322 | 
     | FE_RC_3770_0      | A2 v -> ZN ^ | NAND2_X2 | 0.019 |   0.471 |    0.342 | 
     | FE_RC_3769_0      | A1 ^ -> ZN ^ | AND2_X4  | 0.030 |   0.500 |    0.371 | 
     | FE_RC_3413_0      | A2 ^ -> ZN v | NAND3_X1 | 0.022 |   0.522 |    0.393 | 
     | reg_op1_reg[9]    | D v          | DFF_X1   | 0.000 |   0.522 |    0.393 | 
     +--------------------------------------------------------------------------+ 
Path 27: VIOLATED Setup Check with Pin reg_op1_reg[26]/CK 
Endpoint:   reg_op1_reg[26]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_op1_reg[6]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.028
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.397
- Arrival Time                  0.525
= Slack Time                   -0.128
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.020
     = Beginpoint Arrival Time       0.020
     +--------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                    |              |           |       |  Time   |   Time   | 
     |------------------------------------+--------------+-----------+-------+---------+----------| 
     | reg_op1_reg[6]                     | CK ^         |           |       |   0.020 |   -0.108 | 
     | reg_op1_reg[6]                     | CK ^ -> Q ^  | DFF_X1    | 0.120 |   0.140 |    0.012 | 
     | FE_OCPC1981_FE_OFN45793_pcpi_rs1_6 | A ^ -> Z ^   | BUF_X2    | 0.036 |   0.175 |    0.047 | 
     | add_1864_26_g2738                  | A1 ^ -> ZN v | NOR2_X4   | 0.011 |   0.186 |    0.058 | 
     | add_1864_26_g2687                  | A1 v -> ZN ^ | NOR2_X4   | 0.029 |   0.216 |    0.087 | 
     | FE_RC_2798_0                       | A1 ^ -> ZN ^ | AND2_X4   | 0.033 |   0.249 |    0.121 | 
     | FE_RC_2797_0                       | A1 ^ -> ZN v | NAND3_X4  | 0.018 |   0.267 |    0.139 | 
     | FE_RC_1836_0                       | A1 v -> ZN ^ | NAND2_X4  | 0.022 |   0.289 |    0.161 | 
     | FE_RC_3042_0                       | A2 ^ -> ZN v | NAND2_X2  | 0.022 |   0.311 |    0.183 | 
     | FE_RC_3041_0                       | A1 v -> ZN ^ | NAND3_X4  | 0.027 |   0.338 |    0.209 | 
     | add_1864_26_g2533                  | C1 ^ -> ZN v | AOI221_X2 | 0.023 |   0.360 |    0.232 | 
     | FE_RC_2666_0                       | A1 v -> ZN v | OR2_X2    | 0.049 |   0.409 |    0.281 | 
     | FE_RC_2678_0                       | B2 v -> ZN ^ | AOI21_X4  | 0.039 |   0.448 |    0.320 | 
     | g185297                            | A2 ^ -> ZN v | NAND2_X2  | 0.019 |   0.467 |    0.339 | 
     | g185296                            | A1 v -> ZN ^ | NOR2_X2   | 0.021 |   0.488 |    0.360 | 
     | g177249                            | A1 ^ -> ZN v | NAND4_X1  | 0.036 |   0.524 |    0.396 | 
     | reg_op1_reg[26]                    | D v          | DFF_X1    | 0.001 |   0.525 |    0.397 | 
     +--------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Setup Check with Pin reg_op2_reg[27]/CK 
Endpoint:   reg_op2_reg[27]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_bgeu_reg/QN (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.028
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.399
- Arrival Time                  0.527
= Slack Time                   -0.128
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | instr_bgeu_reg      | CK ^         |          |       |  -0.003 |   -0.131 | 
     | instr_bgeu_reg      | CK ^ -> QN ^ | DFF_X1   | 0.085 |   0.082 |   -0.046 | 
     | FE_RC_3466_0        | A1 ^ -> ZN ^ | AND2_X2  | 0.031 |   0.113 |   -0.015 | 
     | FE_RC_3465_0        | A1 ^ -> ZN v | NAND2_X2 | 0.012 |   0.125 |   -0.003 | 
     | FE_RC_3438_0        | A1 v -> ZN ^ | NOR2_X2  | 0.019 |   0.144 |    0.016 | 
     | FE_RC_3433_0        | A2 ^ -> ZN v | NAND3_X1 | 0.027 |   0.171 |    0.043 | 
     | FE_RC_3432_0        | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.205 |    0.077 | 
     | FE_RC_3419_0        | A2 ^ -> ZN v | NAND2_X4 | 0.023 |   0.228 |    0.100 | 
     | FE_RC_3407_0        | A v -> ZN ^  | INV_X4   | 0.020 |   0.248 |    0.119 | 
     | FE_RC_2042_0        | A1 ^ -> ZN v | NOR2_X4  | 0.014 |   0.261 |    0.133 | 
     | g177530_dup1        | A1 v -> ZN v | AND2_X4  | 0.038 |   0.300 |    0.172 | 
     | g197606             | A1 v -> ZN v | AND2_X4  | 0.059 |   0.359 |    0.231 | 
     | FE_OCPC2190_n_33911 | A v -> Z v   | BUF_X4   | 0.039 |   0.399 |    0.271 | 
     | g169215             | B1 v -> ZN ^ | AOI22_X1 | 0.043 |   0.441 |    0.313 | 
     | FE_RC_3775_0        | A2 ^ -> ZN v | NAND3_X1 | 0.029 |   0.470 |    0.342 | 
     | FE_RC_3772_0        | A1 v -> ZN ^ | NOR2_X2  | 0.027 |   0.497 |    0.369 | 
     | FE_RC_3771_0        | A1 ^ -> ZN v | NAND4_X2 | 0.029 |   0.527 |    0.399 | 
     | reg_op2_reg[27]     | D v          | DFF_X1   | 0.001 |   0.527 |    0.399 | 
     +----------------------------------------------------------------------------+ 
Path 29: VIOLATED Setup Check with Pin reg_op1_reg[6]/CK 
Endpoint:   reg_op1_reg[6]/D  (v) checked with  leading edge of 'clk'
Beginpoint: instr_bgeu_reg/QN (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.020
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.392
- Arrival Time                  0.519
= Slack Time                   -0.128
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +----------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                          |              |           |       |  Time   |   Time   | 
     |--------------------------+--------------+-----------+-------+---------+----------| 
     | instr_bgeu_reg           | CK ^         |           |       |  -0.003 |   -0.131 | 
     | instr_bgeu_reg           | CK ^ -> QN ^ | DFF_X1    | 0.085 |   0.082 |   -0.046 | 
     | FE_RC_3466_0             | A1 ^ -> ZN ^ | AND2_X2   | 0.031 |   0.113 |   -0.015 | 
     | FE_RC_3465_0             | A1 ^ -> ZN v | NAND2_X2  | 0.012 |   0.125 |   -0.003 | 
     | FE_RC_3438_0             | A1 v -> ZN ^ | NOR2_X2   | 0.019 |   0.144 |    0.017 | 
     | FE_RC_3433_0             | A2 ^ -> ZN v | NAND3_X1  | 0.027 |   0.171 |    0.044 | 
     | FE_RC_3432_0             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.205 |    0.078 | 
     | FE_RC_3419_0             | A2 ^ -> ZN v | NAND2_X4  | 0.023 |   0.228 |    0.100 | 
     | FE_RC_3405_0             | A1 v -> ZN ^ | NAND2_X2  | 0.019 |   0.247 |    0.120 | 
     | FE_RC_3404_0             | A1 ^ -> ZN v | NAND2_X4  | 0.018 |   0.265 |    0.138 | 
     | FE_RC_2144_0             | A1 v -> ZN ^ | NAND2_X4  | 0.018 |   0.283 |    0.155 | 
     | FE_RC_2145_0             | A ^ -> ZN v  | INV_X4    | 0.014 |   0.297 |    0.169 | 
     | FE_RC_2553_0             | A1 v -> ZN ^ | NAND3_X4  | 0.038 |   0.335 |    0.207 | 
     | FE_OCPC2027_FE_RN_1203_0 | A ^ -> ZN v  | INV_X2    | 0.037 |   0.372 |    0.245 | 
     | g166807__208210          | B1 v -> ZN ^ | AOI22_X2  | 0.051 |   0.424 |    0.296 | 
     | FE_RC_2496_0             | A3 ^ -> ZN v | NAND3_X2  | 0.032 |   0.455 |    0.328 | 
     | FE_RC_2429_0             | A2 v -> ZN ^ | NOR2_X4   | 0.032 |   0.487 |    0.360 | 
     | FE_RC_3616_0             | C2 ^ -> ZN v | OAI211_X4 | 0.030 |   0.517 |    0.389 | 
     | reg_op1_reg[6]           | D v          | DFF_X1    | 0.002 |   0.519 |    0.392 | 
     +----------------------------------------------------------------------------------+ 
Path 30: VIOLATED Setup Check with Pin reg_next_pc_reg[20]/CK 
Endpoint:   reg_next_pc_reg[20]/D (^) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.003
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.368
- Arrival Time                  0.495
= Slack Time                   -0.127
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                  |              |          |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+----------+-------+---------+----------| 
     | instr_jal_reg                                    | CK ^         |          |       |  -0.003 |   -0.130 | 
     | instr_jal_reg                                    | CK ^ -> Q ^  | DFF_X1   | 0.129 |   0.126 |   -0.001 | 
     | FE_OCPC1997_instr_jal                            | A ^ -> ZN v  | INV_X4   | 0.018 |   0.144 |    0.017 | 
     | FE_OCPC1998_instr_jal                            | A v -> ZN ^  | INV_X8   | 0.026 |   0.170 |    0.043 | 
     | g97095__176931                                   | A1 ^ -> ZN ^ | AND2_X4  | 0.043 |   0.212 |    0.086 | 
     | add_1564_33_Y_add_1555_32_spec0_g1696            | A1 ^ -> ZN ^ | OR2_X4   | 0.026 |   0.239 |    0.112 | 
     | FE_OFC486_add_1564_33_Y_add_1555_32_spec0_n_1547 | A ^ -> ZN v  | INV_X2   | 0.007 |   0.246 |    0.119 | 
     | add_1564_33_Y_add_1555_32_spec0_g1556            | B1 v -> ZN ^ | OAI21_X2 | 0.038 |   0.284 |    0.157 | 
     | g218                                             | B1 ^ -> ZN v | OAI21_X1 | 0.019 |   0.303 |    0.176 | 
     | g214                                             | A1 v -> ZN ^ | NAND2_X1 | 0.021 |   0.324 |    0.197 | 
     | g192195                                          | A2 ^ -> ZN v | NAND2_X2 | 0.021 |   0.345 |    0.218 | 
     | g200056_dup                                      | A2 v -> ZN v | AND2_X4  | 0.040 |   0.384 |    0.257 | 
     | FE_OFC446_n_36505                                | A v -> ZN ^  | INV_X4   | 0.019 |   0.403 |    0.276 | 
     | g54                                              | B1 ^ -> ZN v | AOI21_X1 | 0.018 |   0.421 |    0.294 | 
     | add_1564_33_Y_add_1555_32_spec0_g1402            | B1 v -> ZN ^ | OAI22_X2 | 0.035 |   0.456 |    0.329 | 
     | g178544                                          | A1 ^ -> ZN v | NAND2_X1 | 0.018 |   0.474 |    0.347 | 
     | FE_RC_408_0                                      | A3 v -> ZN ^ | NAND3_X1 | 0.021 |   0.495 |    0.368 | 
     | reg_next_pc_reg[20]                              | D ^          | DFF_X1   | 0.000 |   0.495 |    0.368 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Setup Check with Pin reg_op1_reg[2]/CK 
Endpoint:   reg_op1_reg[2]/D  (v) checked with  leading edge of 'clk'
Beginpoint: instr_bgeu_reg/QN (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.016
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.388
- Arrival Time                  0.515
= Slack Time                   -0.127
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +---------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                          |              |          |       |  Time   |   Time   | 
     |--------------------------+--------------+----------+-------+---------+----------| 
     | instr_bgeu_reg           | CK ^         |          |       |  -0.003 |   -0.130 | 
     | instr_bgeu_reg           | CK ^ -> QN ^ | DFF_X1   | 0.085 |   0.082 |   -0.045 | 
     | FE_RC_3466_0             | A1 ^ -> ZN ^ | AND2_X2  | 0.031 |   0.113 |   -0.014 | 
     | FE_RC_3465_0             | A1 ^ -> ZN v | NAND2_X2 | 0.012 |   0.125 |   -0.002 | 
     | FE_RC_3438_0             | A1 v -> ZN ^ | NOR2_X2  | 0.019 |   0.144 |    0.018 | 
     | FE_RC_3433_0             | A2 ^ -> ZN v | NAND3_X1 | 0.027 |   0.171 |    0.045 | 
     | FE_RC_3432_0             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.205 |    0.079 | 
     | FE_RC_3419_0             | A2 ^ -> ZN v | NAND2_X4 | 0.023 |   0.228 |    0.101 | 
     | FE_RC_3405_0             | A1 v -> ZN ^ | NAND2_X2 | 0.019 |   0.247 |    0.120 | 
     | FE_RC_3404_0             | A1 ^ -> ZN v | NAND2_X4 | 0.018 |   0.265 |    0.139 | 
     | FE_RC_2144_0             | A1 v -> ZN ^ | NAND2_X4 | 0.018 |   0.283 |    0.156 | 
     | FE_RC_2145_0             | A ^ -> ZN v  | INV_X4   | 0.014 |   0.297 |    0.170 | 
     | FE_RC_2553_0             | A1 v -> ZN ^ | NAND3_X4 | 0.038 |   0.335 |    0.208 | 
     | FE_OCPC2027_FE_RN_1203_0 | A ^ -> ZN v  | INV_X2   | 0.037 |   0.372 |    0.245 | 
     | g166748__208207          | B1 v -> ZN ^ | AOI22_X2 | 0.044 |   0.416 |    0.289 | 
     | FE_RC_3824_0             | A1 ^ -> ZN ^ | AND2_X2  | 0.034 |   0.450 |    0.323 | 
     | FE_RC_3823_0             | A1 ^ -> ZN v | NAND3_X2 | 0.021 |   0.471 |    0.344 | 
     | FE_RC_3822_0             | A1 v -> ZN ^ | NAND2_X2 | 0.022 |   0.493 |    0.366 | 
     | FE_RC_2949_0             | A1 ^ -> ZN v | NAND4_X4 | 0.022 |   0.515 |    0.388 | 
     | reg_op1_reg[2]           | D v          | DFF_X2   | 0.000 |   0.515 |    0.388 | 
     +---------------------------------------------------------------------------------+ 
Path 32: VIOLATED Setup Check with Pin reg_op2_reg[31]/CK 
Endpoint:   reg_op2_reg[31]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_bgeu_reg/QN (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.001
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.373
- Arrival Time                  0.499
= Slack Time                   -0.127
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | instr_bgeu_reg      | CK ^         |          |       |  -0.003 |   -0.130 | 
     | instr_bgeu_reg      | CK ^ -> QN ^ | DFF_X1   | 0.085 |   0.082 |   -0.045 | 
     | FE_RC_3466_0        | A1 ^ -> ZN ^ | AND2_X2  | 0.031 |   0.113 |   -0.014 | 
     | FE_RC_3465_0        | A1 ^ -> ZN v | NAND2_X2 | 0.012 |   0.125 |   -0.002 | 
     | FE_RC_3438_0        | A1 v -> ZN ^ | NOR2_X2  | 0.019 |   0.144 |    0.018 | 
     | FE_RC_3433_0        | A2 ^ -> ZN v | NAND3_X1 | 0.027 |   0.171 |    0.045 | 
     | FE_RC_3432_0        | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.205 |    0.079 | 
     | FE_RC_3419_0        | A2 ^ -> ZN v | NAND2_X4 | 0.023 |   0.228 |    0.101 | 
     | FE_RC_3407_0        | A v -> ZN ^  | INV_X4   | 0.020 |   0.248 |    0.121 | 
     | FE_RC_2042_0        | A1 ^ -> ZN v | NOR2_X4  | 0.014 |   0.261 |    0.135 | 
     | g194963             | A1 v -> ZN v | AND2_X4  | 0.037 |   0.298 |    0.172 | 
     | g177964             | A1 v -> ZN v | AND2_X4  | 0.034 |   0.332 |    0.206 | 
     | FE_OCPC2210_n_11892 | A v -> Z v   | BUF_X8   | 0.030 |   0.362 |    0.235 | 
     | g169794             | A1 v -> ZN ^ | AOI22_X2 | 0.058 |   0.419 |    0.293 | 
     | FE_RC_302_0         | A1 ^ -> ZN v | NAND2_X1 | 0.020 |   0.439 |    0.312 | 
     | FE_RC_301_0         | A1 v -> ZN ^ | NOR2_X2  | 0.025 |   0.464 |    0.337 | 
     | FE_RC_2334_0        | A3 ^ -> ZN v | NAND4_X1 | 0.035 |   0.499 |    0.372 | 
     | reg_op2_reg[31]     | D v          | DFF_X1   | 0.000 |   0.499 |    0.373 | 
     +----------------------------------------------------------------------------+ 
Path 33: VIOLATED Setup Check with Pin reg_op1_reg[25]/CK 
Endpoint:   reg_op1_reg[25]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_bgeu_reg/QN (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.033
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.403
- Arrival Time                  0.530
= Slack Time                   -0.127
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                 |              |          |       |  Time   |   Time   | 
     |---------------------------------+--------------+----------+-------+---------+----------| 
     | instr_bgeu_reg                  | CK ^         |          |       |  -0.003 |   -0.130 | 
     | instr_bgeu_reg                  | CK ^ -> QN ^ | DFF_X1   | 0.085 |   0.082 |   -0.045 | 
     | FE_RC_3466_0                    | A1 ^ -> ZN ^ | AND2_X2  | 0.031 |   0.113 |   -0.014 | 
     | FE_RC_3465_0                    | A1 ^ -> ZN v | NAND2_X2 | 0.012 |   0.125 |   -0.002 | 
     | FE_RC_3438_0                    | A1 v -> ZN ^ | NOR2_X2  | 0.019 |   0.144 |    0.018 | 
     | FE_RC_3433_0                    | A2 ^ -> ZN v | NAND3_X1 | 0.027 |   0.171 |    0.045 | 
     | FE_RC_3432_0                    | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.205 |    0.079 | 
     | FE_RC_3419_0                    | A2 ^ -> ZN v | NAND2_X4 | 0.023 |   0.228 |    0.101 | 
     | FE_RC_2327_0                    | A1 v -> ZN ^ | NAND2_X4 | 0.015 |   0.243 |    0.117 | 
     | FE_RC_2326_0                    | A1 ^ -> ZN v | NAND2_X4 | 0.019 |   0.262 |    0.135 | 
     | g197359_dup                     | A1 v -> ZN v | AND2_X4  | 0.044 |   0.306 |    0.179 | 
     | FE_RC_2127_0                    | A1 v -> ZN ^ | NAND3_X4 | 0.030 |   0.336 |    0.210 | 
     | FE_OFC834_n_33616               | A ^ -> ZN v  | INV_X4   | 0.018 |   0.354 |    0.227 | 
     | FE_OCPC2206_FE_OFN45636_n_33616 | A v -> Z v   | BUF_X4   | 0.036 |   0.390 |    0.263 | 
     | g200613                         | B1 v -> ZN ^ | AOI22_X1 | 0.048 |   0.438 |    0.312 | 
     | g200611                         | B1 ^ -> ZN v | AOI21_X1 | 0.020 |   0.458 |    0.332 | 
     | g179287                         | A2 v -> ZN ^ | NOR2_X1  | 0.032 |   0.491 |    0.364 | 
     | FE_RC_3765_0                    | A3 ^ -> ZN v | NAND4_X1 | 0.039 |   0.530 |    0.403 | 
     | reg_op1_reg[25]                 | D v          | DFF_X1   | 0.000 |   0.530 |    0.403 | 
     +----------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Setup Check with Pin reg_op1_reg[14]/CK 
Endpoint:   reg_op1_reg[14]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_bgeu_reg/QN (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.391
- Arrival Time                  0.517
= Slack Time                   -0.126
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | instr_bgeu_reg      | CK ^         |          |       |  -0.003 |   -0.129 | 
     | instr_bgeu_reg      | CK ^ -> QN ^ | DFF_X1   | 0.085 |   0.082 |   -0.044 | 
     | FE_RC_3466_0        | A1 ^ -> ZN ^ | AND2_X2  | 0.031 |   0.113 |   -0.013 | 
     | FE_RC_3465_0        | A1 ^ -> ZN v | NAND2_X2 | 0.012 |   0.125 |   -0.001 | 
     | FE_RC_3438_0        | A1 v -> ZN ^ | NOR2_X2  | 0.019 |   0.144 |    0.018 | 
     | FE_RC_3433_0        | A2 ^ -> ZN v | NAND3_X1 | 0.027 |   0.171 |    0.045 | 
     | FE_RC_3432_0        | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.205 |    0.079 | 
     | FE_RC_3419_0        | A2 ^ -> ZN v | NAND2_X4 | 0.023 |   0.228 |    0.102 | 
     | FE_RC_2327_0        | A1 v -> ZN ^ | NAND2_X4 | 0.015 |   0.243 |    0.117 | 
     | FE_RC_2326_0        | A1 ^ -> ZN v | NAND2_X4 | 0.019 |   0.262 |    0.135 | 
     | g197359_dup         | A1 v -> ZN v | AND2_X4  | 0.044 |   0.306 |    0.180 | 
     | g197367             | A1 v -> ZN v | AND3_X4  | 0.042 |   0.348 |    0.222 | 
     | FE_OCPC1991_n_33622 | A v -> ZN ^  | INV_X8   | 0.021 |   0.369 |    0.243 | 
     | FE_OCPC1996_n_33622 | A ^ -> ZN v  | INV_X2   | 0.020 |   0.389 |    0.263 | 
     | g166906             | A1 v -> ZN ^ | AOI22_X1 | 0.032 |   0.421 |    0.295 | 
     | g166592__3772       | A2 ^ -> ZN v | NAND2_X1 | 0.017 |   0.439 |    0.312 | 
     | FE_RC_3360_0        | A1 v -> ZN ^ | NAND2_X1 | 0.016 |   0.454 |    0.328 | 
     | FE_RC_3359_0        | A ^ -> ZN v  | INV_X1   | 0.010 |   0.464 |    0.338 | 
     | FE_RC_3358_0        | A1 v -> ZN ^ | NOR2_X2  | 0.018 |   0.482 |    0.356 | 
     | FE_RC_3767_0        | A1 ^ -> ZN v | NAND4_X1 | 0.035 |   0.517 |    0.391 | 
     | reg_op1_reg[14]     | D v          | DFF_X1   | 0.000 |   0.517 |    0.391 | 
     +----------------------------------------------------------------------------+ 
Path 35: VIOLATED Setup Check with Pin alu_out_q_reg[22]/CK 
Endpoint:   alu_out_q_reg[22]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_op1_reg[8]/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.003
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.367
- Arrival Time                  0.493
= Slack Time                   -0.126
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.028
     = Beginpoint Arrival Time       0.028
     +---------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                   |              |           |       |  Time   |   Time   | 
     |-------------------+--------------+-----------+-------+---------+----------| 
     | reg_op1_reg[8]    | CK ^         |           |       |   0.028 |   -0.098 | 
     | reg_op1_reg[8]    | CK ^ -> Q ^  | DFF_X2    | 0.155 |   0.183 |    0.057 | 
     | FE_RC_3068_0      | A ^ -> Z ^   | BUF_X4    | 0.036 |   0.219 |    0.093 | 
     | g184119           | A2 ^ -> ZN v | NAND2_X2  | 0.023 |   0.241 |    0.116 | 
     | g973              | A2 v -> ZN ^ | NOR2_X1   | 0.040 |   0.281 |    0.156 | 
     | FE_RC_2329_0      | C2 ^ -> ZN v | OAI211_X2 | 0.029 |   0.311 |    0.185 | 
     | g108              | A1 v -> ZN ^ | NAND3_X2  | 0.025 |   0.336 |    0.210 | 
     | g196811           | A1 ^ -> ZN v | NAND3_X4  | 0.031 |   0.367 |    0.241 | 
     | FE_RC_378_0       | A1 v -> ZN ^ | NAND3_X4  | 0.028 |   0.395 |    0.269 | 
     | g192234           | B1 ^ -> ZN v | AOI21_X4  | 0.018 |   0.413 |    0.287 | 
     | g1139             | B1 v -> ZN ^ | OAI21_X4  | 0.024 |   0.437 |    0.311 | 
     | FE_RC_1916_0      | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.452 |    0.326 | 
     | FE_RC_1915_0      | A v -> ZN ^  | OAI21_X1  | 0.023 |   0.475 |    0.349 | 
     | g170922           | B1 ^ -> ZN v | OAI21_X2  | 0.018 |   0.493 |    0.367 | 
     | alu_out_q_reg[22] | D v          | DFF_X1    | 0.000 |   0.493 |    0.367 | 
     +---------------------------------------------------------------------------+ 
Path 36: VIOLATED Setup Check with Pin reg_op1_reg[22]/CK 
Endpoint:   reg_op1_reg[22]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_bgeu_reg/QN (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.017
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.389
- Arrival Time                  0.515
= Slack Time                   -0.126
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | instr_bgeu_reg      | CK ^         |          |       |  -0.003 |   -0.129 | 
     | instr_bgeu_reg      | CK ^ -> QN ^ | DFF_X1   | 0.085 |   0.082 |   -0.044 | 
     | FE_RC_3466_0        | A1 ^ -> ZN ^ | AND2_X2  | 0.031 |   0.113 |   -0.013 | 
     | FE_RC_3465_0        | A1 ^ -> ZN v | NAND2_X2 | 0.012 |   0.125 |   -0.001 | 
     | FE_RC_3438_0        | A1 v -> ZN ^ | NOR2_X2  | 0.019 |   0.144 |    0.018 | 
     | FE_RC_3433_0        | A2 ^ -> ZN v | NAND3_X1 | 0.027 |   0.171 |    0.045 | 
     | FE_RC_3432_0        | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.205 |    0.079 | 
     | FE_RC_3419_0        | A2 ^ -> ZN v | NAND2_X4 | 0.023 |   0.228 |    0.102 | 
     | FE_RC_2327_0        | A1 v -> ZN ^ | NAND2_X4 | 0.015 |   0.243 |    0.117 | 
     | FE_RC_2326_0        | A1 ^ -> ZN v | NAND2_X4 | 0.019 |   0.262 |    0.136 | 
     | g197036_dup1        | A1 v -> ZN v | AND2_X4  | 0.036 |   0.297 |    0.171 | 
     | FE_RC_2635_0        | A1 v -> ZN ^ | NAND2_X4 | 0.015 |   0.312 |    0.186 | 
     | FE_RC_2634_0        | A1 ^ -> ZN v | NOR2_X4  | 0.014 |   0.326 |    0.201 | 
     | FE_RC_3493_0        | A v -> Z v   | BUF_X16  | 0.031 |   0.358 |    0.232 | 
     | FE_OCPC1954_n_33629 | A v -> Z v   | BUF_X16  | 0.032 |   0.390 |    0.264 | 
     | g208008             | A1 v -> ZN ^ | AOI22_X2 | 0.028 |   0.419 |    0.293 | 
     | FE_RC_2250_0        | A2 ^ -> ZN v | NAND2_X1 | 0.017 |   0.435 |    0.309 | 
     | FE_RC_2249_0        | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.450 |    0.324 | 
     | FE_RC_2289_0        | A2 ^ -> ZN v | NAND2_X1 | 0.017 |   0.467 |    0.341 | 
     | FE_RC_2290_0        | A v -> ZN ^  | INV_X2   | 0.017 |   0.484 |    0.358 | 
     | FE_RC_3417_0        | A2 ^ -> ZN v | NAND4_X4 | 0.030 |   0.514 |    0.388 | 
     | reg_op1_reg[22]     | D v          | DFF_X1   | 0.001 |   0.515 |    0.389 | 
     +----------------------------------------------------------------------------+ 
Path 37: VIOLATED Setup Check with Pin reg_next_pc_reg[17]/CK 
Endpoint:   reg_next_pc_reg[17]/D (^) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.003
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.368
- Arrival Time                  0.494
= Slack Time                   -0.126
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                  |              |          |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+----------+-------+---------+----------| 
     | instr_jal_reg                                    | CK ^         |          |       |  -0.003 |   -0.129 | 
     | instr_jal_reg                                    | CK ^ -> Q ^  | DFF_X1   | 0.129 |   0.126 |   -0.000 | 
     | FE_OCPC1997_instr_jal                            | A ^ -> ZN v  | INV_X4   | 0.018 |   0.144 |    0.018 | 
     | FE_OCPC1998_instr_jal                            | A v -> ZN ^  | INV_X8   | 0.026 |   0.170 |    0.044 | 
     | g97095__176931                                   | A1 ^ -> ZN ^ | AND2_X4  | 0.043 |   0.212 |    0.087 | 
     | add_1564_33_Y_add_1555_32_spec0_g1696            | A1 ^ -> ZN ^ | OR2_X4   | 0.026 |   0.239 |    0.113 | 
     | FE_OFC486_add_1564_33_Y_add_1555_32_spec0_n_1547 | A ^ -> ZN v  | INV_X2   | 0.007 |   0.246 |    0.120 | 
     | add_1564_33_Y_add_1555_32_spec0_g1556            | B1 v -> ZN ^ | OAI21_X2 | 0.038 |   0.284 |    0.158 | 
     | g218                                             | B1 ^ -> ZN v | OAI21_X1 | 0.019 |   0.303 |    0.177 | 
     | g214                                             | A1 v -> ZN ^ | NAND2_X1 | 0.021 |   0.324 |    0.198 | 
     | g192195                                          | A2 ^ -> ZN v | NAND2_X2 | 0.021 |   0.345 |    0.219 | 
     | g200056_dup                                      | A2 v -> ZN v | AND2_X4  | 0.040 |   0.384 |    0.259 | 
     | FE_OFC446_n_36505                                | A v -> ZN ^  | INV_X4   | 0.019 |   0.403 |    0.278 | 
     | add_1564_33_Y_add_1555_32_spec0_g1418            | B1 ^ -> ZN v | AOI21_X1 | 0.017 |   0.420 |    0.294 | 
     | add_1564_33_Y_add_1555_32_spec0_g1404            | B1 v -> ZN ^ | OAI22_X2 | 0.035 |   0.455 |    0.329 | 
     | g179064                                          | A1 ^ -> ZN v | NAND2_X1 | 0.020 |   0.475 |    0.349 | 
     | g179062                                          | A2 v -> ZN ^ | NAND3_X1 | 0.019 |   0.494 |    0.368 | 
     | reg_next_pc_reg[17]                              | D ^          | DFF_X1   | 0.000 |   0.494 |    0.368 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Setup Check with Pin reg_op2_reg[29]/CK 
Endpoint:   reg_op2_reg[29]/D    (^) checked with  leading edge of 'clk'
Beginpoint: instr_rdcycle_reg/QN (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.021
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.391
- Arrival Time                  0.517
= Slack Time                   -0.126
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | instr_rdcycle_reg   | CK ^         |          |       |  -0.009 |   -0.135 | 
     | instr_rdcycle_reg   | CK ^ -> QN ^ | DFF_X2   | 0.099 |   0.090 |   -0.036 | 
     | FE_RC_2990_0        | A1 ^ -> ZN v | NAND3_X1 | 0.021 |   0.111 |   -0.015 | 
     | FE_RC_3496_0        | A v -> ZN ^  | INV_X1   | 0.015 |   0.126 |    0.000 | 
     | FE_RC_3640_0        | A2 ^ -> ZN v | NAND3_X1 | 0.024 |   0.150 |    0.025 | 
     | FE_RC_3641_0        | A v -> ZN ^  | INV_X2   | 0.022 |   0.173 |    0.047 | 
     | FE_OCPC2196_n_32707 | A ^ -> Z ^   | BUF_X2   | 0.021 |   0.194 |    0.069 | 
     | g865                | A ^ -> ZN v  | INV_X1   | 0.014 |   0.208 |    0.082 | 
     | FE_RC_2042_0        | A2 v -> ZN ^ | NOR2_X4  | 0.046 |   0.254 |    0.128 | 
     | g177530_dup1        | A1 ^ -> ZN ^ | AND2_X4  | 0.054 |   0.308 |    0.182 | 
     | g197606             | A1 ^ -> ZN ^ | AND2_X4  | 0.092 |   0.400 |    0.274 | 
     | g169072             | B1 ^ -> ZN v | AOI22_X1 | 0.036 |   0.436 |    0.310 | 
     | FE_RC_334_0         | A2 v -> ZN ^ | NAND2_X1 | 0.024 |   0.460 |    0.334 | 
     | FE_RC_333_0         | A1 ^ -> ZN v | NOR2_X1  | 0.009 |   0.470 |    0.344 | 
     | FE_RC_1770_0        | A2 v -> ZN v | AND2_X2  | 0.028 |   0.497 |    0.372 | 
     | FE_RC_62_0          | A1 v -> ZN ^ | NAND3_X2 | 0.019 |   0.516 |    0.390 | 
     | reg_op2_reg[29]     | D ^          | DFF_X1   | 0.001 |   0.517 |    0.391 | 
     +----------------------------------------------------------------------------+ 
Path 39: VIOLATED Setup Check with Pin reg_op1_reg[10]/CK 
Endpoint:   reg_op1_reg[10]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_bgeu_reg/QN (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.026
+ Phase Shift                   0.400
= Required Time                 0.396
- Arrival Time                  0.522
= Slack Time                   -0.126
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | instr_bgeu_reg      | CK ^         |          |       |  -0.003 |   -0.129 | 
     | instr_bgeu_reg      | CK ^ -> QN ^ | DFF_X1   | 0.085 |   0.082 |   -0.044 | 
     | FE_RC_3466_0        | A1 ^ -> ZN ^ | AND2_X2  | 0.031 |   0.113 |   -0.013 | 
     | FE_RC_3465_0        | A1 ^ -> ZN v | NAND2_X2 | 0.012 |   0.125 |   -0.001 | 
     | FE_RC_3438_0        | A1 v -> ZN ^ | NOR2_X2  | 0.019 |   0.144 |    0.019 | 
     | FE_RC_3433_0        | A2 ^ -> ZN v | NAND3_X1 | 0.027 |   0.171 |    0.046 | 
     | FE_RC_3432_0        | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.205 |    0.080 | 
     | FE_RC_3419_0        | A2 ^ -> ZN v | NAND2_X4 | 0.023 |   0.228 |    0.102 | 
     | FE_RC_2327_0        | A1 v -> ZN ^ | NAND2_X4 | 0.015 |   0.243 |    0.117 | 
     | FE_RC_2326_0        | A1 ^ -> ZN v | NAND2_X4 | 0.019 |   0.262 |    0.136 | 
     | g197359_dup         | A1 v -> ZN v | AND2_X4  | 0.044 |   0.306 |    0.180 | 
     | g197367             | A1 v -> ZN v | AND3_X4  | 0.042 |   0.348 |    0.223 | 
     | FE_OCPC1991_n_33622 | A v -> ZN ^  | INV_X8   | 0.021 |   0.369 |    0.244 | 
     | FE_OCPC1996_n_33622 | A ^ -> ZN v  | INV_X2   | 0.020 |   0.389 |    0.263 | 
     | g185305             | B1 v -> ZN ^ | AOI22_X2 | 0.045 |   0.434 |    0.309 | 
     | FE_RC_2380_0        | A4 ^ -> ZN v | NAND4_X2 | 0.036 |   0.470 |    0.345 | 
     | FE_RC_2359_0        | B1 v -> ZN ^ | OAI21_X2 | 0.028 |   0.498 |    0.372 | 
     | FE_RC_2621_0        | A3 ^ -> ZN v | NAND3_X1 | 0.024 |   0.522 |    0.396 | 
     | reg_op1_reg[10]     | D v          | DFF_X1   | 0.000 |   0.522 |    0.396 | 
     +----------------------------------------------------------------------------+ 
Path 40: VIOLATED Setup Check with Pin reg_op1_reg[17]/CK 
Endpoint:   reg_op1_reg[17]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_bgeu_reg/QN (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.020
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.392
- Arrival Time                  0.517
= Slack Time                   -0.125
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | instr_bgeu_reg      | CK ^         |          |       |  -0.003 |   -0.129 | 
     | instr_bgeu_reg      | CK ^ -> QN ^ | DFF_X1   | 0.085 |   0.082 |   -0.044 | 
     | FE_RC_3466_0        | A1 ^ -> ZN ^ | AND2_X2  | 0.031 |   0.113 |   -0.013 | 
     | FE_RC_3465_0        | A1 ^ -> ZN v | NAND2_X2 | 0.012 |   0.125 |   -0.000 | 
     | FE_RC_3438_0        | A1 v -> ZN ^ | NOR2_X2  | 0.019 |   0.144 |    0.019 | 
     | FE_RC_3433_0        | A2 ^ -> ZN v | NAND3_X1 | 0.027 |   0.171 |    0.046 | 
     | FE_RC_3432_0        | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.205 |    0.080 | 
     | FE_RC_3419_0        | A2 ^ -> ZN v | NAND2_X4 | 0.023 |   0.228 |    0.102 | 
     | FE_RC_2327_0        | A1 v -> ZN ^ | NAND2_X4 | 0.015 |   0.243 |    0.118 | 
     | FE_RC_2326_0        | A1 ^ -> ZN v | NAND2_X4 | 0.019 |   0.262 |    0.136 | 
     | g197359_dup         | A1 v -> ZN v | AND2_X4  | 0.044 |   0.306 |    0.181 | 
     | g197367             | A1 v -> ZN v | AND3_X4  | 0.042 |   0.348 |    0.223 | 
     | FE_OCPC1991_n_33622 | A v -> ZN ^  | INV_X8   | 0.021 |   0.369 |    0.244 | 
     | FE_OCPC1994_n_33622 | A ^ -> ZN v  | INV_X4   | 0.021 |   0.390 |    0.264 | 
     | g182865             | A1 v -> ZN ^ | AOI22_X4 | 0.037 |   0.427 |    0.301 | 
     | FE_RC_1732_0        | A1 ^ -> ZN v | NAND4_X4 | 0.025 |   0.452 |    0.327 | 
     | FE_RC_3468_0        | B2 v -> ZN ^ | OAI21_X2 | 0.033 |   0.485 |    0.360 | 
     | FE_RC_3467_0        | A1 ^ -> ZN v | NAND3_X2 | 0.030 |   0.516 |    0.390 | 
     | reg_op1_reg[17]     | D v          | DFF_X1   | 0.001 |   0.517 |    0.392 | 
     +----------------------------------------------------------------------------+ 
Path 41: VIOLATED Setup Check with Pin reg_op1_reg[1]/CK 
Endpoint:   reg_op1_reg[1]/D  (v) checked with  leading edge of 'clk'
Beginpoint: instr_bgeu_reg/QN (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.017
- Setup                         0.025
+ Phase Shift                   0.400
= Required Time                 0.393
- Arrival Time                  0.518
= Slack Time                   -0.125
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +---------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                          |              |          |       |  Time   |   Time   | 
     |--------------------------+--------------+----------+-------+---------+----------| 
     | instr_bgeu_reg           | CK ^         |          |       |  -0.003 |   -0.128 | 
     | instr_bgeu_reg           | CK ^ -> QN ^ | DFF_X1   | 0.085 |   0.082 |   -0.044 | 
     | FE_RC_3466_0             | A1 ^ -> ZN ^ | AND2_X2  | 0.031 |   0.113 |   -0.012 | 
     | FE_RC_3465_0             | A1 ^ -> ZN v | NAND2_X2 | 0.012 |   0.125 |   -0.000 | 
     | FE_RC_3438_0             | A1 v -> ZN ^ | NOR2_X2  | 0.019 |   0.144 |    0.019 | 
     | FE_RC_3433_0             | A2 ^ -> ZN v | NAND3_X1 | 0.027 |   0.171 |    0.046 | 
     | FE_RC_3432_0             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.205 |    0.080 | 
     | FE_RC_3419_0             | A2 ^ -> ZN v | NAND2_X4 | 0.023 |   0.228 |    0.102 | 
     | FE_RC_3405_0             | A1 v -> ZN ^ | NAND2_X2 | 0.019 |   0.247 |    0.122 | 
     | FE_RC_3404_0             | A1 ^ -> ZN v | NAND2_X4 | 0.018 |   0.265 |    0.140 | 
     | FE_RC_2144_0             | A1 v -> ZN ^ | NAND2_X4 | 0.018 |   0.283 |    0.158 | 
     | FE_RC_2145_0             | A ^ -> ZN v  | INV_X4   | 0.014 |   0.297 |    0.171 | 
     | FE_RC_2553_0             | A1 v -> ZN ^ | NAND3_X4 | 0.038 |   0.335 |    0.209 | 
     | FE_OCPC2027_FE_RN_1203_0 | A ^ -> ZN v  | INV_X2   | 0.037 |   0.372 |    0.247 | 
     | g166723__177580          | B1 v -> ZN ^ | AOI22_X4 | 0.048 |   0.420 |    0.294 | 
     | FE_RC_2352_0             | A1 ^ -> ZN v | NAND4_X4 | 0.026 |   0.446 |    0.321 | 
     | g805                     | B1 v -> ZN ^ | OAI21_X2 | 0.026 |   0.472 |    0.347 | 
     | FE_RC_2632_0             | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.487 |    0.361 | 
     | FE_RC_2633_0             | A v -> ZN ^  | INV_X1   | 0.014 |   0.501 |    0.376 | 
     | FE_RC_2363_0             | A1 ^ -> ZN v | NAND3_X1 | 0.017 |   0.518 |    0.392 | 
     | reg_op1_reg[1]           | D v          | DFF_X1   | 0.000 |   0.518 |    0.393 | 
     +---------------------------------------------------------------------------------+ 
Path 42: VIOLATED Setup Check with Pin reg_next_pc_reg[24]/CK 
Endpoint:   reg_next_pc_reg[24]/D (^) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/Q       (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.003
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.366
- Arrival Time                  0.491
= Slack Time                   -0.125
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +-------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                         |              |           |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+-----------+-------+---------+----------| 
     | instr_jal_reg                           | CK ^         |           |       |  -0.003 |   -0.128 | 
     | instr_jal_reg                           | CK ^ -> Q v  | DFF_X1    | 0.113 |   0.110 |   -0.015 | 
     | FE_OCPC1997_instr_jal                   | A v -> ZN ^  | INV_X4    | 0.025 |   0.135 |    0.010 | 
     | FE_OCPC1998_instr_jal                   | A ^ -> ZN v  | INV_X8    | 0.016 |   0.151 |    0.026 | 
     | g97095__176931                          | A1 v -> ZN v | AND2_X4   | 0.034 |   0.185 |    0.060 | 
     | add_1564_33_Y_add_1555_32_spec0_g1696   | A1 v -> ZN v | OR2_X4    | 0.042 |   0.227 |    0.102 | 
     | add_1564_33_Y_add_1555_32_spec0_g1623   | A2 v -> ZN v | AND2_X2   | 0.034 |   0.261 |    0.136 | 
     | g218                                    | B2 v -> ZN ^ | OAI21_X1  | 0.031 |   0.293 |    0.168 | 
     | g214                                    | A1 ^ -> ZN v | NAND2_X1  | 0.020 |   0.313 |    0.188 | 
     | g192195                                 | A2 v -> ZN ^ | NAND2_X2  | 0.025 |   0.337 |    0.212 | 
     | g200056_dup                             | A2 ^ -> ZN ^ | AND2_X4   | 0.050 |   0.387 |    0.262 | 
     | FE_OFC446_n_36505                       | A ^ -> ZN v  | INV_X4    | 0.014 |   0.401 |    0.276 | 
     | add_1564_33_Y_add_1555_32_spec0_g206838 | A1 v -> ZN v | AND2_X2   | 0.029 |   0.430 |    0.305 | 
     | add_1564_33_Y_add_1555_32_spec0_g206837 | A1 v -> ZN ^ | OAI22_X4  | 0.023 |   0.453 |    0.328 | 
     | g178565                                 | A1 ^ -> ZN v | NAND2_X2  | 0.016 |   0.469 |    0.344 | 
     | g196689                                 | A v -> ZN ^  | OAI211_X1 | 0.022 |   0.491 |    0.366 | 
     | reg_next_pc_reg[24]                     | D ^          | DFF_X1    | 0.000 |   0.491 |    0.366 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Setup Check with Pin reg_op1_reg[29]/CK 
Endpoint:   reg_op1_reg[29]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_bgeu_reg/QN (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.001
- Setup                         0.027
+ Phase Shift                   0.400
= Required Time                 0.374
- Arrival Time                  0.499
= Slack Time                   -0.125
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | instr_bgeu_reg    | CK ^         |          |       |  -0.003 |   -0.128 | 
     | instr_bgeu_reg    | CK ^ -> QN ^ | DFF_X1   | 0.085 |   0.082 |   -0.043 | 
     | FE_RC_3466_0      | A1 ^ -> ZN ^ | AND2_X2  | 0.031 |   0.113 |   -0.012 | 
     | FE_RC_3465_0      | A1 ^ -> ZN v | NAND2_X2 | 0.012 |   0.125 |    0.000 | 
     | FE_RC_3438_0      | A1 v -> ZN ^ | NOR2_X2  | 0.019 |   0.144 |    0.019 | 
     | FE_RC_3433_0      | A2 ^ -> ZN v | NAND3_X1 | 0.027 |   0.171 |    0.046 | 
     | FE_RC_3432_0      | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.205 |    0.080 | 
     | FE_RC_3419_0      | A2 ^ -> ZN v | NAND2_X4 | 0.023 |   0.228 |    0.103 | 
     | FE_RC_3407_0      | A v -> ZN ^  | INV_X4   | 0.020 |   0.248 |    0.123 | 
     | FE_RC_1945_0      | A ^ -> ZN v  | INV_X4   | 0.011 |   0.259 |    0.134 | 
     | FE_RC_1944_0_dup  | A1 v -> ZN ^ | NAND2_X4 | 0.018 |   0.277 |    0.152 | 
     | FE_RC_1942_0_dup  | B1 ^ -> ZN v | AOI21_X4 | 0.017 |   0.294 |    0.169 | 
     | g205745           | A1 v -> ZN v | AND3_X4  | 0.039 |   0.333 |    0.208 | 
     | FE_OFC549_n_42505 | A v -> Z v   | BUF_X8   | 0.033 |   0.366 |    0.241 | 
     | g167129           | A1 v -> ZN ^ | AOI22_X1 | 0.046 |   0.412 |    0.287 | 
     | FE_RC_2007_0      | B1 ^ -> ZN v | AOI21_X1 | 0.024 |   0.436 |    0.311 | 
     | g209122           | A2 v -> ZN ^ | NOR2_X2  | 0.032 |   0.467 |    0.342 | 
     | FE_RC_3544_0      | A4 ^ -> ZN v | NAND4_X2 | 0.031 |   0.499 |    0.374 | 
     | reg_op1_reg[29]   | D v          | DFF_X1   | 0.000 |   0.499 |    0.374 | 
     +--------------------------------------------------------------------------+ 
Path 44: VIOLATED Setup Check with Pin reg_op1_reg[7]/CK 
Endpoint:   reg_op1_reg[7]/D  (v) checked with  leading edge of 'clk'
Beginpoint: instr_bgeu_reg/QN (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.020
- Setup                         0.026
+ Phase Shift                   0.400
= Required Time                 0.393
- Arrival Time                  0.518
= Slack Time                   -0.125
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | instr_bgeu_reg      | CK ^         |          |       |  -0.003 |   -0.128 | 
     | instr_bgeu_reg      | CK ^ -> QN ^ | DFF_X1   | 0.085 |   0.082 |   -0.043 | 
     | FE_RC_3466_0        | A1 ^ -> ZN ^ | AND2_X2  | 0.031 |   0.113 |   -0.012 | 
     | FE_RC_3465_0        | A1 ^ -> ZN v | NAND2_X2 | 0.012 |   0.125 |    0.000 | 
     | FE_RC_3438_0        | A1 v -> ZN ^ | NOR2_X2  | 0.019 |   0.144 |    0.019 | 
     | FE_RC_3433_0        | A2 ^ -> ZN v | NAND3_X1 | 0.027 |   0.171 |    0.046 | 
     | FE_RC_3432_0        | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.205 |    0.080 | 
     | FE_RC_3419_0        | A2 ^ -> ZN v | NAND2_X4 | 0.023 |   0.228 |    0.103 | 
     | FE_RC_2327_0        | A1 v -> ZN ^ | NAND2_X4 | 0.015 |   0.243 |    0.118 | 
     | FE_RC_2326_0        | A1 ^ -> ZN v | NAND2_X4 | 0.019 |   0.262 |    0.137 | 
     | g197359_dup         | A1 v -> ZN v | AND2_X4  | 0.044 |   0.306 |    0.181 | 
     | g197367             | A1 v -> ZN v | AND3_X4  | 0.042 |   0.348 |    0.223 | 
     | FE_OCPC1991_n_33622 | A v -> ZN ^  | INV_X8   | 0.021 |   0.369 |    0.244 | 
     | FE_OCPC1994_n_33622 | A ^ -> ZN v  | INV_X4   | 0.021 |   0.390 |    0.265 | 
     | FE_RC_2655_0        | A1 v -> ZN ^ | AOI22_X4 | 0.035 |   0.425 |    0.300 | 
     | FE_RC_3483_0        | A1 ^ -> ZN v | NAND4_X4 | 0.026 |   0.451 |    0.327 | 
     | g4143               | A1 v -> ZN ^ | NAND2_X2 | 0.018 |   0.470 |    0.345 | 
     | FE_RC_2980_0        | A1 ^ -> ZN ^ | AND2_X4  | 0.030 |   0.499 |    0.374 | 
     | FE_RC_2979_0        | A1 ^ -> ZN v | NAND3_X2 | 0.019 |   0.518 |    0.393 | 
     | reg_op1_reg[7]      | D v          | DFF_X1   | 0.000 |   0.518 |    0.393 | 
     +----------------------------------------------------------------------------+ 
Path 45: VIOLATED Setup Check with Pin reg_op1_reg[0]/CK 
Endpoint:   reg_op1_reg[0]/D  (v) checked with  leading edge of 'clk'
Beginpoint: instr_bgeu_reg/QN (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.016
- Setup                         0.027
+ Phase Shift                   0.400
= Required Time                 0.390
- Arrival Time                  0.514
= Slack Time                   -0.125
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +---------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                          |              |          |       |  Time   |   Time   | 
     |--------------------------+--------------+----------+-------+---------+----------| 
     | instr_bgeu_reg           | CK ^         |          |       |  -0.003 |   -0.128 | 
     | instr_bgeu_reg           | CK ^ -> QN ^ | DFF_X1   | 0.085 |   0.082 |   -0.043 | 
     | FE_RC_3466_0             | A1 ^ -> ZN ^ | AND2_X2  | 0.031 |   0.113 |   -0.012 | 
     | FE_RC_3465_0             | A1 ^ -> ZN v | NAND2_X2 | 0.012 |   0.125 |    0.000 | 
     | FE_RC_3438_0             | A1 v -> ZN ^ | NOR2_X2  | 0.019 |   0.144 |    0.020 | 
     | FE_RC_3433_0             | A2 ^ -> ZN v | NAND3_X1 | 0.027 |   0.171 |    0.047 | 
     | FE_RC_3432_0             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.205 |    0.081 | 
     | FE_RC_3419_0             | A2 ^ -> ZN v | NAND2_X4 | 0.023 |   0.228 |    0.103 | 
     | FE_RC_3405_0             | A1 v -> ZN ^ | NAND2_X2 | 0.019 |   0.247 |    0.123 | 
     | FE_RC_3404_0             | A1 ^ -> ZN v | NAND2_X4 | 0.018 |   0.265 |    0.141 | 
     | FE_RC_2144_0             | A1 v -> ZN ^ | NAND2_X4 | 0.018 |   0.283 |    0.158 | 
     | FE_RC_2145_0             | A ^ -> ZN v  | INV_X4   | 0.014 |   0.297 |    0.172 | 
     | FE_RC_2553_0             | A1 v -> ZN ^ | NAND3_X4 | 0.038 |   0.335 |    0.210 | 
     | FE_OCPC2027_FE_RN_1203_0 | A ^ -> ZN v  | INV_X2   | 0.037 |   0.372 |    0.248 | 
     | FE_RC_3059_0             | A1 v -> ZN ^ | AOI22_X2 | 0.047 |   0.420 |    0.295 | 
     | FE_RC_3395_0             | A1 ^ -> ZN v | NAND4_X4 | 0.031 |   0.451 |    0.327 | 
     | FE_RC_3470_0             | B2 v -> ZN ^ | OAI21_X2 | 0.036 |   0.487 |    0.363 | 
     | FE_RC_3469_0             | A1 ^ -> ZN v | NAND3_X2 | 0.026 |   0.513 |    0.389 | 
     | reg_op1_reg[0]           | D v          | DFF_X1   | 0.001 |   0.514 |    0.390 | 
     +---------------------------------------------------------------------------------+ 
Path 46: VIOLATED Setup Check with Pin reg_op1_reg[11]/CK 
Endpoint:   reg_op1_reg[11]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_bgeu_reg/QN (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.025
+ Phase Shift                   0.400
= Required Time                 0.396
- Arrival Time                  0.521
= Slack Time                   -0.124
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | instr_bgeu_reg      | CK ^         |          |       |  -0.003 |   -0.128 | 
     | instr_bgeu_reg      | CK ^ -> QN ^ | DFF_X1   | 0.085 |   0.082 |   -0.043 | 
     | FE_RC_3466_0        | A1 ^ -> ZN ^ | AND2_X2  | 0.031 |   0.113 |   -0.012 | 
     | FE_RC_3465_0        | A1 ^ -> ZN v | NAND2_X2 | 0.012 |   0.125 |    0.000 | 
     | FE_RC_3438_0        | A1 v -> ZN ^ | NOR2_X2  | 0.019 |   0.144 |    0.020 | 
     | FE_RC_3433_0        | A2 ^ -> ZN v | NAND3_X1 | 0.027 |   0.171 |    0.047 | 
     | FE_RC_3432_0        | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.205 |    0.081 | 
     | FE_RC_3419_0        | A2 ^ -> ZN v | NAND2_X4 | 0.023 |   0.228 |    0.103 | 
     | FE_RC_2327_0        | A1 v -> ZN ^ | NAND2_X4 | 0.015 |   0.243 |    0.119 | 
     | FE_RC_2326_0        | A1 ^ -> ZN v | NAND2_X4 | 0.019 |   0.262 |    0.137 | 
     | g197359_dup         | A1 v -> ZN v | AND2_X4  | 0.044 |   0.306 |    0.181 | 
     | g197367             | A1 v -> ZN v | AND3_X4  | 0.042 |   0.348 |    0.224 | 
     | FE_OCPC1991_n_33622 | A v -> ZN ^  | INV_X8   | 0.021 |   0.369 |    0.245 | 
     | FE_OCPC1996_n_33622 | A ^ -> ZN v  | INV_X2   | 0.020 |   0.389 |    0.265 | 
     | FE_RC_1918_0        | B1 v -> ZN ^ | AOI22_X2 | 0.039 |   0.428 |    0.303 | 
     | g3242               | A2 ^ -> ZN v | NAND4_X1 | 0.035 |   0.463 |    0.339 | 
     | g1369               | B2 v -> ZN ^ | OAI21_X1 | 0.036 |   0.499 |    0.375 | 
     | FE_RC_2701_0        | A1 ^ -> ZN v | NAND3_X1 | 0.021 |   0.521 |    0.396 | 
     | reg_op1_reg[11]     | D v          | DFF_X1   | 0.000 |   0.521 |    0.396 | 
     +----------------------------------------------------------------------------+ 
Path 47: VIOLATED Setup Check with Pin reg_op1_reg[12]/CK 
Endpoint:   reg_op1_reg[12]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_bgeu_reg/QN (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.393
- Arrival Time                  0.518
= Slack Time                   -0.124
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | instr_bgeu_reg      | CK ^         |          |       |  -0.003 |   -0.127 | 
     | instr_bgeu_reg      | CK ^ -> QN ^ | DFF_X1   | 0.085 |   0.082 |   -0.043 | 
     | FE_RC_3466_0        | A1 ^ -> ZN ^ | AND2_X2  | 0.031 |   0.113 |   -0.011 | 
     | FE_RC_3465_0        | A1 ^ -> ZN v | NAND2_X2 | 0.012 |   0.125 |    0.001 | 
     | FE_RC_3438_0        | A1 v -> ZN ^ | NOR2_X2  | 0.019 |   0.144 |    0.020 | 
     | FE_RC_3433_0        | A2 ^ -> ZN v | NAND3_X1 | 0.027 |   0.171 |    0.047 | 
     | FE_RC_3432_0        | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.205 |    0.081 | 
     | FE_RC_3419_0        | A2 ^ -> ZN v | NAND2_X4 | 0.023 |   0.228 |    0.103 | 
     | FE_RC_2327_0        | A1 v -> ZN ^ | NAND2_X4 | 0.015 |   0.243 |    0.119 | 
     | FE_RC_2326_0        | A1 ^ -> ZN v | NAND2_X4 | 0.019 |   0.262 |    0.137 | 
     | g197359_dup         | A1 v -> ZN v | AND2_X4  | 0.044 |   0.306 |    0.182 | 
     | FE_RC_2570_0        | A1 v -> ZN ^ | NAND3_X4 | 0.024 |   0.329 |    0.205 | 
     | FE_RC_2571_0        | A ^ -> ZN v  | INV_X8   | 0.020 |   0.350 |    0.225 | 
     | FE_OCPC1232_n_33615 | A v -> Z v   | BUF_X16  | 0.032 |   0.382 |    0.258 | 
     | g166681__4547       | B1 v -> ZN ^ | AOI21_X4 | 0.025 |   0.407 |    0.283 | 
     | FE_RC_2358_0        | A1 ^ -> ZN v | NAND3_X2 | 0.021 |   0.428 |    0.303 | 
     | FE_RC_135_0         | B1 v -> ZN ^ | OAI21_X2 | 0.023 |   0.451 |    0.327 | 
     | FE_RC_2729_0        | A2 ^ -> ZN v | NAND2_X1 | 0.018 |   0.469 |    0.345 | 
     | FE_RC_2730_0        | A v -> ZN ^  | INV_X2   | 0.014 |   0.484 |    0.359 | 
     | FE_RC_3663_0        | A4 ^ -> ZN v | NAND4_X2 | 0.034 |   0.517 |    0.393 | 
     | reg_op1_reg[12]     | D v          | DFF_X1   | 0.000 |   0.518 |    0.393 | 
     +----------------------------------------------------------------------------+ 
Path 48: VIOLATED Setup Check with Pin reg_op1_reg[24]/CK 
Endpoint:   reg_op1_reg[24]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_bgeu_reg/QN (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.028
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.400
- Arrival Time                  0.524
= Slack Time                   -0.124
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | instr_bgeu_reg      | CK ^         |          |       |  -0.003 |   -0.127 | 
     | instr_bgeu_reg      | CK ^ -> QN ^ | DFF_X1   | 0.085 |   0.082 |   -0.042 | 
     | FE_RC_3466_0        | A1 ^ -> ZN ^ | AND2_X2  | 0.031 |   0.113 |   -0.011 | 
     | FE_RC_3465_0        | A1 ^ -> ZN v | NAND2_X2 | 0.012 |   0.125 |    0.001 | 
     | FE_RC_3438_0        | A1 v -> ZN ^ | NOR2_X2  | 0.019 |   0.144 |    0.020 | 
     | FE_RC_3433_0        | A2 ^ -> ZN v | NAND3_X1 | 0.027 |   0.171 |    0.047 | 
     | FE_RC_3432_0        | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.205 |    0.081 | 
     | FE_RC_3419_0        | A2 ^ -> ZN v | NAND2_X4 | 0.023 |   0.228 |    0.104 | 
     | FE_RC_2327_0        | A1 v -> ZN ^ | NAND2_X4 | 0.015 |   0.243 |    0.119 | 
     | FE_RC_2326_0        | A1 ^ -> ZN v | NAND2_X4 | 0.019 |   0.262 |    0.137 | 
     | g197359_dup         | A1 v -> ZN v | AND2_X4  | 0.044 |   0.306 |    0.182 | 
     | FE_RC_2976_0        | A2 v -> ZN v | AND2_X4  | 0.040 |   0.346 |    0.222 | 
     | FE_OCPC2190_n_33617 | A v -> ZN ^  | INV_X4   | 0.020 |   0.366 |    0.242 | 
     | FE_OCPC2193_n_33617 | A ^ -> ZN v  | INV_X2   | 0.023 |   0.389 |    0.265 | 
     | g205262             | A1 v -> ZN ^ | AOI22_X1 | 0.041 |   0.430 |    0.306 | 
     | g3149               | A2 ^ -> ZN v | NAND2_X1 | 0.019 |   0.449 |    0.325 | 
     | g3143               | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.464 |    0.340 | 
     | g179099             | A1 ^ -> ZN ^ | AND2_X2  | 0.030 |   0.494 |    0.370 | 
     | FE_RC_2794_0        | A2 ^ -> ZN v | NAND4_X2 | 0.030 |   0.524 |    0.400 | 
     | reg_op1_reg[24]     | D v          | DFF_X1   | 0.000 |   0.524 |    0.400 | 
     +----------------------------------------------------------------------------+ 
Path 49: VIOLATED Setup Check with Pin reg_op1_reg[15]/CK 
Endpoint:   reg_op1_reg[15]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_bgeu_reg/QN (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.021
- Setup                         0.027
+ Phase Shift                   0.400
= Required Time                 0.395
- Arrival Time                  0.518
= Slack Time                   -0.124
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | instr_bgeu_reg      | CK ^         |          |       |  -0.003 |   -0.127 | 
     | instr_bgeu_reg      | CK ^ -> QN ^ | DFF_X1   | 0.085 |   0.082 |   -0.042 | 
     | FE_RC_3466_0        | A1 ^ -> ZN ^ | AND2_X2  | 0.031 |   0.113 |   -0.011 | 
     | FE_RC_3465_0        | A1 ^ -> ZN v | NAND2_X2 | 0.012 |   0.125 |    0.001 | 
     | FE_RC_3438_0        | A1 v -> ZN ^ | NOR2_X2  | 0.019 |   0.144 |    0.020 | 
     | FE_RC_3433_0        | A2 ^ -> ZN v | NAND3_X1 | 0.027 |   0.171 |    0.047 | 
     | FE_RC_3432_0        | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.205 |    0.081 | 
     | FE_RC_3419_0        | A2 ^ -> ZN v | NAND2_X4 | 0.023 |   0.228 |    0.104 | 
     | FE_RC_3407_0        | A v -> ZN ^  | INV_X4   | 0.020 |   0.248 |    0.124 | 
     | FE_RC_1945_0        | A ^ -> ZN v  | INV_X4   | 0.011 |   0.259 |    0.135 | 
     | FE_RC_1944_0_dup    | A1 v -> ZN ^ | NAND2_X4 | 0.018 |   0.277 |    0.153 | 
     | FE_RC_1942_0_dup    | B1 ^ -> ZN v | AOI21_X4 | 0.017 |   0.294 |    0.170 | 
     | g205744             | A1 v -> ZN v | AND3_X4  | 0.044 |   0.338 |    0.214 | 
     | FE_OCPC1955_n_42504 | A v -> ZN ^  | INV_X4   | 0.021 |   0.360 |    0.236 | 
     | FE_OCPC1959_n_42504 | A ^ -> ZN v  | INV_X4   | 0.017 |   0.377 |    0.253 | 
     | g166923             | B1 v -> ZN ^ | AOI22_X1 | 0.051 |   0.428 |    0.304 | 
     | FE_RC_2623_0        | A1 ^ -> ZN v | NAND4_X1 | 0.033 |   0.460 |    0.336 | 
     | FE_RC_1917_0        | B1 v -> ZN ^ | OAI21_X1 | 0.032 |   0.492 |    0.368 | 
     | FE_RC_2708_0        | A1 ^ -> ZN v | NAND3_X1 | 0.026 |   0.518 |    0.394 | 
     | reg_op1_reg[15]     | D v          | DFF_X1   | 0.000 |   0.518 |    0.395 | 
     +----------------------------------------------------------------------------+ 
Path 50: VIOLATED Setup Check with Pin reg_op2_reg[26]/CK 
Endpoint:   reg_op2_reg[26]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_bgeu_reg/QN (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.029
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.400
- Arrival Time                  0.524
= Slack Time                   -0.124
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | instr_bgeu_reg      | CK ^         |          |       |  -0.003 |   -0.127 | 
     | instr_bgeu_reg      | CK ^ -> QN ^ | DFF_X1   | 0.085 |   0.082 |   -0.042 | 
     | FE_RC_3466_0        | A1 ^ -> ZN ^ | AND2_X2  | 0.031 |   0.113 |   -0.011 | 
     | FE_RC_3465_0        | A1 ^ -> ZN v | NAND2_X2 | 0.012 |   0.125 |    0.001 | 
     | FE_RC_3438_0        | A1 v -> ZN ^ | NOR2_X2  | 0.019 |   0.144 |    0.020 | 
     | FE_RC_3433_0        | A2 ^ -> ZN v | NAND3_X1 | 0.027 |   0.171 |    0.047 | 
     | FE_RC_3432_0        | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.205 |    0.081 | 
     | FE_RC_3419_0        | A2 ^ -> ZN v | NAND2_X4 | 0.023 |   0.228 |    0.104 | 
     | FE_RC_3407_0        | A v -> ZN ^  | INV_X4   | 0.020 |   0.248 |    0.124 | 
     | FE_RC_2042_0        | A1 ^ -> ZN v | NOR2_X4  | 0.014 |   0.261 |    0.138 | 
     | g177530_dup1        | A1 v -> ZN v | AND2_X4  | 0.038 |   0.300 |    0.176 | 
     | g197606             | A1 v -> ZN v | AND2_X4  | 0.059 |   0.359 |    0.235 | 
     | FE_OCPC2190_n_33911 | A v -> Z v   | BUF_X4   | 0.039 |   0.399 |    0.275 | 
     | g169690             | B1 v -> ZN ^ | AOI22_X1 | 0.042 |   0.440 |    0.316 | 
     | FE_RC_392_0         | A2 ^ -> ZN v | NAND2_X1 | 0.022 |   0.462 |    0.338 | 
     | FE_RC_391_0         | A1 v -> ZN ^ | NOR2_X2  | 0.027 |   0.490 |    0.366 | 
     | FE_RC_1773_0        | A2 ^ -> ZN v | NAND4_X2 | 0.034 |   0.524 |    0.400 | 
     | reg_op2_reg[26]     | D v          | DFF_X1   | 0.001 |   0.524 |    0.400 | 
     +----------------------------------------------------------------------------+ 
Path 51: VIOLATED Setup Check with Pin reg_op2_reg[12]/CK 
Endpoint:   reg_op2_reg[12]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_bgeu_reg/QN (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.018
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.390
- Arrival Time                  0.513
= Slack Time                   -0.124
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | instr_bgeu_reg      | CK ^         |          |       |  -0.003 |   -0.127 | 
     | instr_bgeu_reg      | CK ^ -> QN ^ | DFF_X1   | 0.085 |   0.082 |   -0.042 | 
     | FE_RC_3466_0        | A1 ^ -> ZN ^ | AND2_X2  | 0.031 |   0.113 |   -0.011 | 
     | FE_RC_3465_0        | A1 ^ -> ZN v | NAND2_X2 | 0.012 |   0.125 |    0.001 | 
     | FE_RC_3438_0        | A1 v -> ZN ^ | NOR2_X2  | 0.019 |   0.144 |    0.020 | 
     | FE_RC_3433_0        | A2 ^ -> ZN v | NAND3_X1 | 0.027 |   0.171 |    0.047 | 
     | FE_RC_3432_0        | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.205 |    0.081 | 
     | FE_RC_3419_0        | A2 ^ -> ZN v | NAND2_X4 | 0.023 |   0.228 |    0.104 | 
     | FE_RC_3407_0        | A v -> ZN ^  | INV_X4   | 0.020 |   0.248 |    0.124 | 
     | FE_RC_2042_0        | A1 ^ -> ZN v | NOR2_X4  | 0.014 |   0.261 |    0.138 | 
     | g194963             | A1 v -> ZN v | AND2_X4  | 0.037 |   0.298 |    0.175 | 
     | g177964             | A1 v -> ZN v | AND2_X4  | 0.034 |   0.332 |    0.209 | 
     | FE_OCPC2210_n_11892 | A v -> Z v   | BUF_X8   | 0.030 |   0.362 |    0.238 | 
     | g169426             | A1 v -> ZN ^ | AOI22_X1 | 0.071 |   0.433 |    0.309 | 
     | FE_RC_1841_0        | A2 ^ -> ZN v | NAND2_X2 | 0.022 |   0.455 |    0.331 | 
     | FE_RC_1840_0        | A1 v -> ZN ^ | NOR2_X4  | 0.025 |   0.480 |    0.357 | 
     | FE_RC_2346_0        | A1 ^ -> ZN v | NAND4_X2 | 0.032 |   0.513 |    0.389 | 
     | reg_op2_reg[12]     | D v          | DFF_X1   | 0.001 |   0.513 |    0.390 | 
     +----------------------------------------------------------------------------+ 
Path 52: VIOLATED Setup Check with Pin reg_next_pc_reg[29]/CK 
Endpoint:   reg_next_pc_reg[29]/D (^) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.003
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.368
- Arrival Time                  0.492
= Slack Time                   -0.124
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +-------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                         |              |           |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+-----------+-------+---------+----------| 
     | instr_jal_reg                           | CK ^         |           |       |  -0.003 |   -0.127 | 
     | instr_jal_reg                           | CK ^ -> Q ^  | DFF_X1    | 0.129 |   0.126 |    0.002 | 
     | FE_OCPC1997_instr_jal                   | A ^ -> ZN v  | INV_X4    | 0.018 |   0.144 |    0.020 | 
     | FE_OCPC1998_instr_jal                   | A v -> ZN ^  | INV_X8    | 0.026 |   0.170 |    0.046 | 
     | g97100__177488                          | A1 ^ -> ZN ^ | AND2_X4   | 0.040 |   0.210 |    0.086 | 
     | add_1564_33_Y_add_1555_32_spec3_g177492 | A1 ^ -> ZN v | NAND2_X1  | 0.031 |   0.240 |    0.117 | 
     | add_1564_33_Y_add_1555_32_spec3_g1556   | B1 v -> ZN ^ | OAI21_X4  | 0.038 |   0.278 |    0.155 | 
     | g285                                    | B2 ^ -> ZN v | AOI21_X4  | 0.019 |   0.297 |    0.174 | 
     | g197487                                 | C1 v -> ZN ^ | OAI211_X4 | 0.035 |   0.333 |    0.209 | 
     | FE_RC_3005_0                            | A ^ -> ZN v  | INV_X2    | 0.019 |   0.352 |    0.228 | 
     | FE_RC_3003_0                            | A2 v -> ZN ^ | NAND2_X4  | 0.023 |   0.375 |    0.252 | 
     | FE_RC_197_0                             | A1 ^ -> ZN v | NAND3_X2  | 0.021 |   0.396 |    0.272 | 
     | FE_RC_2880_0                            | A3 v -> ZN ^ | NAND3_X2  | 0.022 |   0.417 |    0.294 | 
     | FE_RC_2879_0                            | A1 ^ -> ZN v | NAND2_X1  | 0.013 |   0.431 |    0.307 | 
     | FE_RC_2878_0                            | A v -> ZN ^  | OAI21_X1  | 0.026 |   0.457 |    0.333 | 
     | g177360                                 | B1 ^ -> ZN v | AOI21_X2  | 0.019 |   0.476 |    0.352 | 
     | g177358                                 | A1 v -> ZN ^ | NAND3_X1  | 0.016 |   0.492 |    0.368 | 
     | reg_next_pc_reg[29]                     | D ^          | DFF_X1    | 0.000 |   0.492 |    0.368 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 53: VIOLATED Setup Check with Pin reg_op1_reg[13]/CK 
Endpoint:   reg_op1_reg[13]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_bgeu_reg/QN (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.026
+ Phase Shift                   0.400
= Required Time                 0.396
- Arrival Time                  0.519
= Slack Time                   -0.123
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | instr_bgeu_reg    | CK ^         |          |       |  -0.003 |   -0.126 | 
     | instr_bgeu_reg    | CK ^ -> QN ^ | DFF_X1   | 0.085 |   0.082 |   -0.042 | 
     | FE_RC_3466_0      | A1 ^ -> ZN ^ | AND2_X2  | 0.031 |   0.113 |   -0.010 | 
     | FE_RC_3465_0      | A1 ^ -> ZN v | NAND2_X2 | 0.012 |   0.125 |    0.002 | 
     | FE_RC_3438_0      | A1 v -> ZN ^ | NOR2_X2  | 0.019 |   0.144 |    0.021 | 
     | FE_RC_3433_0      | A2 ^ -> ZN v | NAND3_X1 | 0.027 |   0.171 |    0.048 | 
     | FE_RC_3432_0      | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.205 |    0.082 | 
     | FE_RC_3419_0      | A2 ^ -> ZN v | NAND2_X4 | 0.023 |   0.228 |    0.104 | 
     | FE_RC_2327_0      | A1 v -> ZN ^ | NAND2_X4 | 0.015 |   0.243 |    0.120 | 
     | FE_RC_2326_0      | A1 ^ -> ZN v | NAND2_X4 | 0.019 |   0.262 |    0.138 | 
     | g197359_dup       | A1 v -> ZN v | AND2_X4  | 0.044 |   0.306 |    0.183 | 
     | g205207           | A1 v -> ZN v | AND3_X4  | 0.041 |   0.347 |    0.224 | 
     | FE_RC_3615_0      | A v -> ZN ^  | INV_X8   | 0.023 |   0.370 |    0.247 | 
     | FE_OFC181_n_41963 | A ^ -> ZN v  | INV_X8   | 0.013 |   0.383 |    0.260 | 
     | g205227           | B1 v -> ZN ^ | AOI22_X4 | 0.044 |   0.427 |    0.304 | 
     | FE_RC_2495_0      | B2 ^ -> ZN v | AOI21_X1 | 0.021 |   0.448 |    0.325 | 
     | FE_RC_2494_0      | A1 v -> ZN ^ | NOR2_X2  | 0.020 |   0.469 |    0.345 | 
     | FE_RC_3761_0      | A1 ^ -> ZN ^ | AND2_X2  | 0.030 |   0.499 |    0.376 | 
     | FE_RC_3760_0      | A1 ^ -> ZN v | NAND3_X2 | 0.020 |   0.519 |    0.395 | 
     | reg_op1_reg[13]   | D v          | DFF_X1   | 0.001 |   0.519 |    0.396 | 
     +--------------------------------------------------------------------------+ 
Path 54: VIOLATED Setup Check with Pin reg_op1_reg[8]/CK 
Endpoint:   reg_op1_reg[8]/D  (v) checked with  leading edge of 'clk'
Beginpoint: instr_bgeu_reg/QN (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.028
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.399
- Arrival Time                  0.522
= Slack Time                   -0.123
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | instr_bgeu_reg      | CK ^         |          |       |  -0.003 |   -0.126 | 
     | instr_bgeu_reg      | CK ^ -> QN ^ | DFF_X1   | 0.085 |   0.082 |   -0.041 | 
     | FE_RC_3466_0        | A1 ^ -> ZN ^ | AND2_X2  | 0.031 |   0.113 |   -0.010 | 
     | FE_RC_3465_0        | A1 ^ -> ZN v | NAND2_X2 | 0.012 |   0.125 |    0.002 | 
     | FE_RC_3438_0        | A1 v -> ZN ^ | NOR2_X2  | 0.019 |   0.144 |    0.021 | 
     | FE_RC_3433_0        | A2 ^ -> ZN v | NAND3_X1 | 0.027 |   0.171 |    0.048 | 
     | FE_RC_3432_0        | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.205 |    0.082 | 
     | FE_RC_3419_0        | A2 ^ -> ZN v | NAND2_X4 | 0.023 |   0.228 |    0.105 | 
     | FE_RC_3407_0        | A v -> ZN ^  | INV_X4   | 0.020 |   0.248 |    0.125 | 
     | FE_RC_1945_0        | A ^ -> ZN v  | INV_X4   | 0.011 |   0.259 |    0.136 | 
     | FE_RC_1944_0        | A1 v -> ZN ^ | NAND2_X4 | 0.014 |   0.272 |    0.149 | 
     | FE_RC_1942_0        | B1 ^ -> ZN v | AOI21_X4 | 0.021 |   0.293 |    0.170 | 
     | g207994             | A1 v -> ZN v | AND3_X4  | 0.045 |   0.338 |    0.215 | 
     | FE_OCPC1936_n_44776 | A v -> ZN ^  | INV_X8   | 0.019 |   0.357 |    0.234 | 
     | FE_OCPC1938_n_44776 | A ^ -> ZN v  | INV_X8   | 0.012 |   0.369 |    0.246 | 
     | g166824__179601     | B1 v -> ZN ^ | AOI22_X2 | 0.043 |   0.412 |    0.289 | 
     | g179323             | A ^ -> ZN v  | INV_X1   | 0.014 |   0.426 |    0.303 | 
     | g36                 | B2 v -> ZN ^ | OAI21_X2 | 0.027 |   0.454 |    0.331 | 
     | FE_RC_2969_0        | A2 ^ -> ZN v | NAND2_X1 | 0.018 |   0.471 |    0.348 | 
     | FE_RC_3666_0        | A1 v -> ZN ^ | NOR2_X2  | 0.022 |   0.494 |    0.371 | 
     | FE_RC_3665_0        | A1 ^ -> ZN v | NAND3_X2 | 0.027 |   0.521 |    0.398 | 
     | reg_op1_reg[8]      | D v          | DFF_X2   | 0.001 |   0.522 |    0.399 | 
     +----------------------------------------------------------------------------+ 
Path 55: VIOLATED Setup Check with Pin reg_op1_reg[3]/CK 
Endpoint:   reg_op1_reg[3]/D  (v) checked with  leading edge of 'clk'
Beginpoint: instr_bgeu_reg/QN (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.018
- Setup                         0.027
+ Phase Shift                   0.400
= Required Time                 0.391
- Arrival Time                  0.514
= Slack Time                   -0.123
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +-----------------------------------------------------------------------+ 
     |    Instance    |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                |              |          |       |  Time   |   Time   | 
     |----------------+--------------+----------+-------+---------+----------| 
     | instr_bgeu_reg | CK ^         |          |       |  -0.003 |   -0.126 | 
     | instr_bgeu_reg | CK ^ -> QN ^ | DFF_X1   | 0.085 |   0.082 |   -0.041 | 
     | FE_RC_3466_0   | A1 ^ -> ZN ^ | AND2_X2  | 0.031 |   0.113 |   -0.010 | 
     | FE_RC_3465_0   | A1 ^ -> ZN v | NAND2_X2 | 0.012 |   0.125 |    0.002 | 
     | FE_RC_3438_0   | A1 v -> ZN ^ | NOR2_X2  | 0.019 |   0.144 |    0.021 | 
     | FE_RC_3433_0   | A2 ^ -> ZN v | NAND3_X1 | 0.027 |   0.171 |    0.048 | 
     | FE_RC_3432_0   | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.205 |    0.082 | 
     | FE_RC_3419_0   | A2 ^ -> ZN v | NAND2_X4 | 0.023 |   0.228 |    0.105 | 
     | FE_RC_2327_0   | A1 v -> ZN ^ | NAND2_X4 | 0.015 |   0.243 |    0.120 | 
     | FE_RC_2326_0   | A1 ^ -> ZN v | NAND2_X4 | 0.019 |   0.262 |    0.139 | 
     | g197359_dup    | A1 v -> ZN v | AND2_X4  | 0.044 |   0.306 |    0.183 | 
     | g205207        | A1 v -> ZN v | AND3_X4  | 0.041 |   0.347 |    0.224 | 
     | FE_RC_3615_0   | A v -> ZN ^  | INV_X8   | 0.023 |   0.370 |    0.247 | 
     | FE_RC_2447_0   | A ^ -> ZN v  | INV_X8   | 0.012 |   0.382 |    0.259 | 
     | FE_RC_2331_0   | A1 v -> ZN ^ | AOI22_X2 | 0.034 |   0.416 |    0.293 | 
     | FE_RC_2086_0   | A2 ^ -> ZN v | NAND4_X2 | 0.038 |   0.454 |    0.331 | 
     | g2477          | B1 v -> ZN ^ | OAI21_X2 | 0.032 |   0.487 |    0.364 | 
     | FE_RC_2382_0   | A1 ^ -> ZN v | NAND4_X2 | 0.027 |   0.513 |    0.390 | 
     | reg_op1_reg[3] | D v          | DFF_X1   | 0.000 |   0.514 |    0.391 | 
     +-----------------------------------------------------------------------+ 
Path 56: VIOLATED Setup Check with Pin reg_op2_reg[24]/CK 
Endpoint:   reg_op2_reg[24]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_bgeu_reg/QN (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.033
- Setup                         0.027
+ Phase Shift                   0.400
= Required Time                 0.406
- Arrival Time                  0.529
= Slack Time                   -0.123
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | instr_bgeu_reg      | CK ^         |          |       |  -0.003 |   -0.126 | 
     | instr_bgeu_reg      | CK ^ -> QN ^ | DFF_X1   | 0.085 |   0.082 |   -0.041 | 
     | FE_RC_3466_0        | A1 ^ -> ZN ^ | AND2_X2  | 0.031 |   0.113 |   -0.010 | 
     | FE_RC_3465_0        | A1 ^ -> ZN v | NAND2_X2 | 0.012 |   0.125 |    0.002 | 
     | FE_RC_3438_0        | A1 v -> ZN ^ | NOR2_X2  | 0.019 |   0.144 |    0.022 | 
     | FE_RC_3433_0        | A2 ^ -> ZN v | NAND3_X1 | 0.027 |   0.171 |    0.049 | 
     | FE_RC_3432_0        | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.205 |    0.083 | 
     | FE_RC_3419_0        | A2 ^ -> ZN v | NAND2_X4 | 0.023 |   0.228 |    0.105 | 
     | FE_RC_3407_0        | A v -> ZN ^  | INV_X4   | 0.020 |   0.248 |    0.125 | 
     | FE_RC_2042_0        | A1 ^ -> ZN v | NOR2_X4  | 0.014 |   0.261 |    0.139 | 
     | g177530_dup1        | A1 v -> ZN v | AND2_X4  | 0.038 |   0.300 |    0.177 | 
     | g197606             | A1 v -> ZN v | AND2_X4  | 0.059 |   0.359 |    0.236 | 
     | FE_OCPC2190_n_33911 | A v -> Z v   | BUF_X4   | 0.039 |   0.399 |    0.276 | 
     | g169648             | B1 v -> ZN ^ | AOI22_X1 | 0.041 |   0.439 |    0.317 | 
     | FE_RC_1821_0        | A2 ^ -> ZN v | NAND4_X1 | 0.032 |   0.471 |    0.348 | 
     | FE_RC_1822_0        | A v -> ZN ^  | INV_X1   | 0.026 |   0.497 |    0.374 | 
     | FE_RC_3828_0        | A4 ^ -> ZN v | NAND4_X2 | 0.032 |   0.528 |    0.406 | 
     | reg_op2_reg[24]     | D v          | DFF_X1   | 0.000 |   0.529 |    0.406 | 
     +----------------------------------------------------------------------------+ 
Path 57: VIOLATED Setup Check with Pin reg_op2_reg[30]/CK 
Endpoint:   reg_op2_reg[30]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_bgeu_reg/QN (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.394
- Arrival Time                  0.516
= Slack Time                   -0.122
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | instr_bgeu_reg      | CK ^         |          |       |  -0.003 |   -0.126 | 
     | instr_bgeu_reg      | CK ^ -> QN ^ | DFF_X1   | 0.085 |   0.082 |   -0.041 | 
     | FE_RC_3466_0        | A1 ^ -> ZN ^ | AND2_X2  | 0.031 |   0.113 |   -0.010 | 
     | FE_RC_3465_0        | A1 ^ -> ZN v | NAND2_X2 | 0.012 |   0.125 |    0.003 | 
     | FE_RC_3438_0        | A1 v -> ZN ^ | NOR2_X2  | 0.019 |   0.144 |    0.022 | 
     | FE_RC_3433_0        | A2 ^ -> ZN v | NAND3_X1 | 0.027 |   0.171 |    0.049 | 
     | FE_RC_3432_0        | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.205 |    0.083 | 
     | FE_RC_3419_0        | A2 ^ -> ZN v | NAND2_X4 | 0.023 |   0.228 |    0.105 | 
     | FE_RC_3407_0        | A v -> ZN ^  | INV_X4   | 0.020 |   0.248 |    0.125 | 
     | FE_RC_2042_0        | A1 ^ -> ZN v | NOR2_X4  | 0.014 |   0.261 |    0.139 | 
     | g194963             | A1 v -> ZN v | AND2_X4  | 0.037 |   0.298 |    0.176 | 
     | g177964             | A1 v -> ZN v | AND2_X4  | 0.034 |   0.332 |    0.210 | 
     | FE_OCPC2210_n_11892 | A v -> Z v   | BUF_X8   | 0.030 |   0.362 |    0.240 | 
     | g169772             | A1 v -> ZN ^ | AOI22_X1 | 0.071 |   0.433 |    0.311 | 
     | FE_RC_173_0         | A2 ^ -> ZN v | NAND2_X2 | 0.022 |   0.455 |    0.333 | 
     | FE_RC_172_0         | A1 v -> ZN ^ | NOR2_X4  | 0.026 |   0.481 |    0.358 | 
     | FE_RC_1823_0        | A3 ^ -> ZN v | NAND4_X2 | 0.035 |   0.516 |    0.393 | 
     | reg_op2_reg[30]     | D v          | DFF_X1   | 0.001 |   0.516 |    0.394 | 
     +----------------------------------------------------------------------------+ 
Path 58: VIOLATED Setup Check with Pin alu_out_q_reg[29]/CK 
Endpoint:   alu_out_q_reg[29]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_op1_reg[8]/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.002
- Setup                         0.025
+ Phase Shift                   0.400
= Required Time                 0.373
- Arrival Time                  0.495
= Slack Time                   -0.122
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.028
     = Beginpoint Arrival Time       0.028
     +---------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                   |              |           |       |  Time   |   Time   | 
     |-------------------+--------------+-----------+-------+---------+----------| 
     | reg_op1_reg[8]    | CK ^         |           |       |   0.028 |   -0.094 | 
     | reg_op1_reg[8]    | CK ^ -> Q ^  | DFF_X2    | 0.155 |   0.183 |    0.060 | 
     | FE_RC_3068_0      | A ^ -> Z ^   | BUF_X4    | 0.036 |   0.219 |    0.096 | 
     | g184119           | A2 ^ -> ZN v | NAND2_X2  | 0.023 |   0.241 |    0.119 | 
     | g973              | A2 v -> ZN ^ | NOR2_X1   | 0.040 |   0.281 |    0.159 | 
     | FE_RC_2329_0      | C2 ^ -> ZN v | OAI211_X2 | 0.029 |   0.311 |    0.189 | 
     | g108              | A1 v -> ZN ^ | NAND3_X2  | 0.025 |   0.336 |    0.214 | 
     | g196811           | A1 ^ -> ZN v | NAND3_X4  | 0.031 |   0.367 |    0.245 | 
     | FE_RC_378_0       | A1 v -> ZN ^ | NAND3_X4  | 0.028 |   0.395 |    0.273 | 
     | g192589           | B1 ^ -> ZN v | AOI21_X4  | 0.019 |   0.414 |    0.292 | 
     | g201              | B1 v -> ZN ^ | OAI21_X4  | 0.032 |   0.446 |    0.324 | 
     | fopt203           | A ^ -> ZN v  | INV_X1    | 0.014 |   0.460 |    0.338 | 
     | g158              | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.474 |    0.352 | 
     | FE_RC_435_0       | A2 ^ -> ZN v | NAND3_X1  | 0.021 |   0.495 |    0.373 | 
     | alu_out_q_reg[29] | D v          | DFF_X1    | 0.000 |   0.495 |    0.373 | 
     +---------------------------------------------------------------------------+ 
Path 59: VIOLATED Setup Check with Pin reg_next_pc_reg[22]/CK 
Endpoint:   reg_next_pc_reg[22]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/Q       (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.003
- Setup                         0.025
+ Phase Shift                   0.400
= Required Time                 0.373
- Arrival Time                  0.494
= Slack Time                   -0.122
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +-----------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                       |              |           |       |  Time   |   Time   | 
     |---------------------------------------+--------------+-----------+-------+---------+----------| 
     | instr_jal_reg                         | CK ^         |           |       |  -0.003 |   -0.125 | 
     | instr_jal_reg                         | CK ^ -> Q v  | DFF_X1    | 0.113 |   0.110 |   -0.012 | 
     | FE_OCPC1997_instr_jal                 | A v -> ZN ^  | INV_X4    | 0.025 |   0.135 |    0.014 | 
     | FE_OCPC1998_instr_jal                 | A ^ -> ZN v  | INV_X8    | 0.016 |   0.151 |    0.030 | 
     | g97095__176931                        | A1 v -> ZN v | AND2_X4   | 0.034 |   0.185 |    0.063 | 
     | add_1564_33_Y_add_1555_32_spec2_g1699 | A1 v -> ZN v | OR2_X4    | 0.044 |   0.229 |    0.107 | 
     | add_1564_33_Y_add_1555_32_spec2_g1674 | A v -> ZN ^  | INV_X2    | 0.013 |   0.242 |    0.120 | 
     | FE_RC_2130_0                          | B1 ^ -> ZN v | OAI21_X2  | 0.016 |   0.258 |    0.136 | 
     | FE_RC_2077_0                          | B1 v -> ZN ^ | AOI21_X2  | 0.027 |   0.285 |    0.163 | 
     | FE_RC_2335_0                          | A ^ -> ZN v  | OAI21_X2  | 0.025 |   0.309 |    0.188 | 
     | g196903                               | A v -> ZN ^  | AOI21_X4  | 0.054 |   0.363 |    0.242 | 
     | FE_OFC61_n_33080                      | A ^ -> ZN v  | INV_X4    | 0.018 |   0.381 |    0.260 | 
     | FE_OFC267_n_33080                     | A v -> Z v   | BUF_X4    | 0.031 |   0.413 |    0.291 | 
     | g277                                  | C1 v -> ZN ^ | OAI211_X1 | 0.028 |   0.441 |    0.319 | 
     | FE_RC_380_0                           | A1 ^ -> ZN ^ | AND2_X1   | 0.035 |   0.475 |    0.354 | 
     | FE_RC_379_0                           | A3 ^ -> ZN v | NAND3_X1  | 0.019 |   0.494 |    0.373 | 
     | reg_next_pc_reg[22]                   | D v          | DFF_X1    | 0.000 |   0.494 |    0.373 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 60: VIOLATED Setup Check with Pin reg_next_pc_reg[19]/CK 
Endpoint:   reg_next_pc_reg[19]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.003
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.370
- Arrival Time                  0.491
= Slack Time                   -0.121
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                  |              |          |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+----------+-------+---------+----------| 
     | instr_jal_reg                                    | CK ^         |          |       |  -0.003 |   -0.124 | 
     | instr_jal_reg                                    | CK ^ -> Q ^  | DFF_X1   | 0.129 |   0.126 |    0.004 | 
     | FE_OCPC1997_instr_jal                            | A ^ -> ZN v  | INV_X4   | 0.018 |   0.144 |    0.023 | 
     | FE_OCPC1998_instr_jal                            | A v -> ZN ^  | INV_X8   | 0.026 |   0.170 |    0.048 | 
     | g97095__176931                                   | A1 ^ -> ZN ^ | AND2_X4  | 0.043 |   0.212 |    0.091 | 
     | add_1564_33_Y_add_1555_32_spec0_g1696            | A1 ^ -> ZN ^ | OR2_X4   | 0.026 |   0.239 |    0.117 | 
     | FE_OFC486_add_1564_33_Y_add_1555_32_spec0_n_1547 | A ^ -> ZN v  | INV_X2   | 0.007 |   0.246 |    0.125 | 
     | add_1564_33_Y_add_1555_32_spec0_g1556            | B1 v -> ZN ^ | OAI21_X2 | 0.038 |   0.284 |    0.163 | 
     | g218                                             | B1 ^ -> ZN v | OAI21_X1 | 0.019 |   0.303 |    0.182 | 
     | g214                                             | A1 v -> ZN ^ | NAND2_X1 | 0.021 |   0.324 |    0.203 | 
     | g192195                                          | A2 ^ -> ZN v | NAND2_X2 | 0.021 |   0.345 |    0.223 | 
     | g200059                                          | A2 v -> ZN ^ | NAND2_X2 | 0.036 |   0.381 |    0.259 | 
     | add_1564_33_Y_add_1555_32_spec0_g192196          | B1 ^ -> ZN v | AOI21_X1 | 0.021 |   0.402 |    0.281 | 
     | add_1564_33_Y_add_1555_32_spec0_g1401            | A v -> ZN v  | XNOR2_X1 | 0.039 |   0.441 |    0.319 | 
     | g171786                                          | A1 v -> ZN ^ | NAND2_X1 | 0.018 |   0.459 |    0.337 | 
     | g171079                                          | A4 ^ -> ZN v | NAND4_X1 | 0.032 |   0.491 |    0.370 | 
     | reg_next_pc_reg[19]                              | D v          | DFF_X1   | 0.000 |   0.491 |    0.370 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 61: VIOLATED Setup Check with Pin reg_op1_reg[23]/CK 
Endpoint:   reg_op1_reg[23]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_bgeu_reg/QN (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.032
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.404
- Arrival Time                  0.525
= Slack Time                   -0.121
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | instr_bgeu_reg      | CK ^         |          |       |  -0.003 |   -0.124 | 
     | instr_bgeu_reg      | CK ^ -> QN ^ | DFF_X1   | 0.085 |   0.082 |   -0.039 | 
     | FE_RC_3466_0        | A1 ^ -> ZN ^ | AND2_X2  | 0.031 |   0.113 |   -0.008 | 
     | FE_RC_3465_0        | A1 ^ -> ZN v | NAND2_X2 | 0.012 |   0.125 |    0.004 | 
     | FE_RC_3438_0        | A1 v -> ZN ^ | NOR2_X2  | 0.019 |   0.144 |    0.023 | 
     | FE_RC_3433_0        | A2 ^ -> ZN v | NAND3_X1 | 0.027 |   0.171 |    0.050 | 
     | FE_RC_3432_0        | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.205 |    0.084 | 
     | FE_RC_3419_0        | A2 ^ -> ZN v | NAND2_X4 | 0.023 |   0.228 |    0.107 | 
     | FE_RC_2327_0        | A1 v -> ZN ^ | NAND2_X4 | 0.015 |   0.243 |    0.122 | 
     | FE_RC_2326_0        | A1 ^ -> ZN v | NAND2_X4 | 0.019 |   0.262 |    0.140 | 
     | g197359_dup         | A1 v -> ZN v | AND2_X4  | 0.044 |   0.306 |    0.185 | 
     | FE_RC_2570_0        | A1 v -> ZN ^ | NAND3_X4 | 0.024 |   0.329 |    0.208 | 
     | FE_RC_2571_0        | A ^ -> ZN v  | INV_X8   | 0.020 |   0.350 |    0.228 | 
     | FE_OCPC1232_n_33615 | A v -> Z v   | BUF_X16  | 0.032 |   0.382 |    0.261 | 
     | FE_RC_2933_0        | A2 v -> ZN ^ | NAND2_X1 | 0.021 |   0.403 |    0.281 | 
     | FE_RC_2932_0        | A1 ^ -> ZN v | NAND4_X1 | 0.025 |   0.428 |    0.307 | 
     | FE_RC_3745_0        | B2 v -> ZN ^ | OAI21_X1 | 0.037 |   0.465 |    0.344 | 
     | FE_RC_3783_0        | A2 ^ -> ZN ^ | AND2_X2  | 0.033 |   0.498 |    0.376 | 
     | FE_RC_3782_0        | A1 ^ -> ZN v | NAND4_X2 | 0.027 |   0.524 |    0.403 | 
     | reg_op1_reg[23]     | D v          | DFF_X1   | 0.001 |   0.525 |    0.404 | 
     +----------------------------------------------------------------------------+ 
Path 62: VIOLATED Setup Check with Pin reg_op1_reg[19]/CK 
Endpoint:   reg_op1_reg[19]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_bgeu_reg/QN (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.024
- Setup                         0.027
+ Phase Shift                   0.400
= Required Time                 0.396
- Arrival Time                  0.517
= Slack Time                   -0.121
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | instr_bgeu_reg      | CK ^         |          |       |  -0.003 |   -0.124 | 
     | instr_bgeu_reg      | CK ^ -> QN ^ | DFF_X1   | 0.085 |   0.082 |   -0.039 | 
     | FE_RC_3466_0        | A1 ^ -> ZN ^ | AND2_X2  | 0.031 |   0.113 |   -0.008 | 
     | FE_RC_3465_0        | A1 ^ -> ZN v | NAND2_X2 | 0.012 |   0.125 |    0.004 | 
     | FE_RC_3438_0        | A1 v -> ZN ^ | NOR2_X2  | 0.019 |   0.144 |    0.023 | 
     | FE_RC_3433_0        | A2 ^ -> ZN v | NAND3_X1 | 0.027 |   0.171 |    0.050 | 
     | FE_RC_3432_0        | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.205 |    0.084 | 
     | FE_RC_3419_0        | A2 ^ -> ZN v | NAND2_X4 | 0.023 |   0.228 |    0.107 | 
     | FE_RC_3407_0        | A v -> ZN ^  | INV_X4   | 0.020 |   0.248 |    0.127 | 
     | FE_RC_1945_0        | A ^ -> ZN v  | INV_X4   | 0.011 |   0.259 |    0.138 | 
     | FE_RC_1944_0        | A1 v -> ZN ^ | NAND2_X4 | 0.014 |   0.272 |    0.151 | 
     | FE_RC_1942_0        | B1 ^ -> ZN v | AOI21_X4 | 0.021 |   0.293 |    0.172 | 
     | g205740             | A1 v -> ZN v | AND2_X4  | 0.043 |   0.335 |    0.215 | 
     | FE_RC_3531_0        | A v -> ZN ^  | INV_X8   | 0.020 |   0.355 |    0.234 | 
     | FE_OCPC1520_n_42500 | A ^ -> ZN v  | INV_X8   | 0.016 |   0.371 |    0.250 | 
     | FE_RC_2415_0        | B1 v -> ZN ^ | AOI22_X4 | 0.047 |   0.418 |    0.297 | 
     | FE_RC_2499_0        | B1 ^ -> ZN v | AOI21_X2 | 0.018 |   0.436 |    0.315 | 
     | FE_RC_2115_0        | A1 v -> ZN ^ | NOR2_X2  | 0.022 |   0.458 |    0.337 | 
     | FE_RC_22_0          | A2 ^ -> ZN ^ | AND2_X2  | 0.035 |   0.493 |    0.372 | 
     | FE_RC_3069_0        | A2 ^ -> ZN v | NAND3_X2 | 0.024 |   0.517 |    0.396 | 
     | reg_op1_reg[19]     | D v          | DFF_X2   | 0.001 |   0.517 |    0.396 | 
     +----------------------------------------------------------------------------+ 
Path 63: VIOLATED Setup Check with Pin reg_op1_reg[20]/CK 
Endpoint:   reg_op1_reg[20]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_bgeu_reg/QN (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.033
- Setup                         0.027
+ Phase Shift                   0.400
= Required Time                 0.406
- Arrival Time                  0.526
= Slack Time                   -0.120
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | instr_bgeu_reg      | CK ^         |          |       |  -0.003 |   -0.123 | 
     | instr_bgeu_reg      | CK ^ -> QN ^ | DFF_X1   | 0.085 |   0.082 |   -0.039 | 
     | FE_RC_3466_0        | A1 ^ -> ZN ^ | AND2_X2  | 0.031 |   0.113 |   -0.007 | 
     | FE_RC_3465_0        | A1 ^ -> ZN v | NAND2_X2 | 0.012 |   0.125 |    0.005 | 
     | FE_RC_3438_0        | A1 v -> ZN ^ | NOR2_X2  | 0.019 |   0.144 |    0.024 | 
     | FE_RC_3433_0        | A2 ^ -> ZN v | NAND3_X1 | 0.027 |   0.171 |    0.051 | 
     | FE_RC_3432_0        | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.205 |    0.085 | 
     | FE_RC_3419_0        | A2 ^ -> ZN v | NAND2_X4 | 0.023 |   0.228 |    0.107 | 
     | FE_RC_2327_0        | A1 v -> ZN ^ | NAND2_X4 | 0.015 |   0.243 |    0.123 | 
     | FE_RC_2326_0        | A1 ^ -> ZN v | NAND2_X4 | 0.019 |   0.262 |    0.141 | 
     | g197359_dup         | A1 v -> ZN v | AND2_X4  | 0.044 |   0.306 |    0.186 | 
     | g197367             | A1 v -> ZN v | AND3_X4  | 0.042 |   0.348 |    0.228 | 
     | FE_OCPC1991_n_33622 | A v -> ZN ^  | INV_X8   | 0.021 |   0.369 |    0.249 | 
     | FE_OCPC1995_n_33622 | A ^ -> ZN v  | INV_X4   | 0.017 |   0.386 |    0.266 | 
     | FE_RC_2061_0        | B1 v -> ZN ^ | AOI22_X1 | 0.045 |   0.431 |    0.311 | 
     | g176309             | A2 ^ -> ZN v | NAND2_X1 | 0.019 |   0.450 |    0.330 | 
     | g176308             | A1 v -> ZN ^ | NAND2_X1 | 0.016 |   0.466 |    0.346 | 
     | FE_RC_2387_0        | A2 ^ -> ZN ^ | AND2_X2  | 0.031 |   0.497 |    0.377 | 
     | FE_RC_2804_0        | A2 ^ -> ZN v | NAND4_X2 | 0.028 |   0.526 |    0.405 | 
     | reg_op1_reg[20]     | D v          | DFF_X1   | 0.000 |   0.526 |    0.406 | 
     +----------------------------------------------------------------------------+ 
Path 64: VIOLATED Setup Check with Pin reg_next_pc_reg[21]/CK 
Endpoint:   reg_next_pc_reg[21]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/Q       (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.003
- Setup                         0.027
+ Phase Shift                   0.400
= Required Time                 0.370
- Arrival Time                  0.490
= Slack Time                   -0.120
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +-------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                         |              |           |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+-----------+-------+---------+----------| 
     | instr_jal_reg                           | CK ^         |           |       |  -0.003 |   -0.123 | 
     | instr_jal_reg                           | CK ^ -> Q v  | DFF_X1    | 0.113 |   0.110 |   -0.010 | 
     | FE_OCPC1997_instr_jal                   | A v -> ZN ^  | INV_X4    | 0.025 |   0.135 |    0.016 | 
     | FE_OCPC1998_instr_jal                   | A ^ -> ZN v  | INV_X8    | 0.016 |   0.151 |    0.032 | 
     | g97095__176931                          | A1 v -> ZN v | AND2_X4   | 0.034 |   0.185 |    0.065 | 
     | add_1564_33_Y_add_1555_32_spec2_g1699   | A1 v -> ZN v | OR2_X4    | 0.044 |   0.229 |    0.109 | 
     | add_1564_33_Y_add_1555_32_spec2_g1674   | A v -> ZN ^  | INV_X2    | 0.013 |   0.242 |    0.122 | 
     | FE_RC_2130_0                            | B1 ^ -> ZN v | OAI21_X2  | 0.016 |   0.258 |    0.138 | 
     | FE_RC_2077_0                            | B1 v -> ZN ^ | AOI21_X2  | 0.027 |   0.285 |    0.165 | 
     | FE_RC_2335_0                            | A ^ -> ZN v  | OAI21_X2  | 0.025 |   0.309 |    0.189 | 
     | g196903                                 | A v -> ZN ^  | AOI21_X4  | 0.054 |   0.363 |    0.243 | 
     | FE_OFC61_n_33080                        | A ^ -> ZN v  | INV_X4    | 0.018 |   0.381 |    0.262 | 
     | add_1564_33_Y_add_1555_32_spec2_g188649 | B1 v -> ZN ^ | AOI21_X1  | 0.039 |   0.421 |    0.301 | 
     | FE_RC_3794_0                            | A2 ^ -> ZN v | NAND2_X1  | 0.018 |   0.439 |    0.319 | 
     | FE_RC_3793_0                            | A v -> ZN ^  | OAI211_X1 | 0.021 |   0.460 |    0.340 | 
     | g171091                                 | A2 ^ -> ZN v | NAND4_X1  | 0.030 |   0.490 |    0.370 | 
     | reg_next_pc_reg[21]                     | D v          | DFF_X1    | 0.000 |   0.490 |    0.370 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 65: VIOLATED Setup Check with Pin alu_out_q_reg[20]/CK 
Endpoint:   alu_out_q_reg[20]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_op1_reg[8]/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.003
- Setup                         0.032
+ Phase Shift                   0.400
= Required Time                 0.365
- Arrival Time                  0.485
= Slack Time                   -0.120
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.028
     = Beginpoint Arrival Time       0.028
     +---------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                   |              |           |       |  Time   |   Time   | 
     |-------------------+--------------+-----------+-------+---------+----------| 
     | reg_op1_reg[8]    | CK ^         |           |       |   0.028 |   -0.092 | 
     | reg_op1_reg[8]    | CK ^ -> Q ^  | DFF_X2    | 0.155 |   0.183 |    0.063 | 
     | FE_RC_3068_0      | A ^ -> Z ^   | BUF_X4    | 0.036 |   0.219 |    0.099 | 
     | g184119           | A2 ^ -> ZN v | NAND2_X2  | 0.023 |   0.241 |    0.122 | 
     | g973              | A2 v -> ZN ^ | NOR2_X1   | 0.040 |   0.281 |    0.162 | 
     | FE_RC_2329_0      | C2 ^ -> ZN v | OAI211_X2 | 0.029 |   0.311 |    0.191 | 
     | g108              | A1 v -> ZN ^ | NAND3_X2  | 0.025 |   0.336 |    0.216 | 
     | g196811           | A1 ^ -> ZN v | NAND3_X4  | 0.031 |   0.367 |    0.247 | 
     | FE_RC_378_0_dup   | A1 v -> ZN ^ | NAND3_X4  | 0.031 |   0.398 |    0.278 | 
     | g192238           | B1 ^ -> ZN v | AOI21_X1  | 0.019 |   0.417 |    0.297 | 
     | g1135             | A v -> ZN v  | XNOR2_X1  | 0.039 |   0.456 |    0.336 | 
     | g171244           | B1 v -> ZN ^ | OAI21_X1  | 0.029 |   0.485 |    0.365 | 
     | alu_out_q_reg[20] | D ^          | DFF_X1    | 0.000 |   0.485 |    0.365 | 
     +---------------------------------------------------------------------------+ 
Path 66: VIOLATED Setup Check with Pin reg_op1_reg[28]/CK 
Endpoint:   reg_op1_reg[28]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_bgeu_reg/QN (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.031
- Setup                         0.025
+ Phase Shift                   0.400
= Required Time                 0.406
- Arrival Time                  0.525
= Slack Time                   -0.120
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | instr_bgeu_reg    | CK ^         |          |       |  -0.003 |   -0.123 | 
     | instr_bgeu_reg    | CK ^ -> QN ^ | DFF_X1   | 0.085 |   0.082 |   -0.038 | 
     | FE_RC_3466_0      | A1 ^ -> ZN ^ | AND2_X2  | 0.031 |   0.113 |   -0.007 | 
     | FE_RC_3465_0      | A1 ^ -> ZN v | NAND2_X2 | 0.012 |   0.125 |    0.005 | 
     | FE_RC_3438_0      | A1 v -> ZN ^ | NOR2_X2  | 0.019 |   0.144 |    0.025 | 
     | FE_RC_3433_0      | A2 ^ -> ZN v | NAND3_X1 | 0.027 |   0.171 |    0.052 | 
     | FE_RC_3432_0      | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.205 |    0.086 | 
     | FE_RC_3419_0      | A2 ^ -> ZN v | NAND2_X4 | 0.023 |   0.228 |    0.108 | 
     | FE_RC_2327_0      | A1 v -> ZN ^ | NAND2_X4 | 0.015 |   0.243 |    0.124 | 
     | FE_RC_2326_0      | A1 ^ -> ZN v | NAND2_X4 | 0.019 |   0.262 |    0.142 | 
     | g197359_dup       | A1 v -> ZN v | AND2_X4  | 0.044 |   0.306 |    0.186 | 
     | g205207           | A1 v -> ZN v | AND3_X4  | 0.041 |   0.347 |    0.228 | 
     | FE_RC_3615_0      | A v -> ZN ^  | INV_X8   | 0.023 |   0.370 |    0.250 | 
     | FE_OFC180_n_41963 | A ^ -> ZN v  | INV_X8   | 0.014 |   0.384 |    0.264 | 
     | FE_RC_155_0       | B1 v -> ZN ^ | AOI22_X1 | 0.045 |   0.429 |    0.309 | 
     | FE_RC_2165_0      | B2 ^ -> ZN v | AOI21_X1 | 0.022 |   0.450 |    0.331 | 
     | FE_RC_2164_0      | A1 v -> ZN ^ | NOR2_X2  | 0.021 |   0.472 |    0.352 | 
     | FE_RC_3522_0      | A1 ^ -> ZN ^ | AND2_X2  | 0.033 |   0.505 |    0.385 | 
     | FE_RC_3521_0      | A1 ^ -> ZN v | NAND3_X2 | 0.020 |   0.525 |    0.405 | 
     | reg_op1_reg[28]   | D v          | DFF_X1   | 0.001 |   0.525 |    0.406 | 
     +--------------------------------------------------------------------------+ 
Path 67: VIOLATED Setup Check with Pin alu_out_q_reg[30]/CK 
Endpoint:   alu_out_q_reg[30]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_op1_reg[8]/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.002
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.368
- Arrival Time                  0.487
= Slack Time                   -0.119
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.028
     = Beginpoint Arrival Time       0.028
     +---------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                   |              |           |       |  Time   |   Time   | 
     |-------------------+--------------+-----------+-------+---------+----------| 
     | reg_op1_reg[8]    | CK ^         |           |       |   0.028 |   -0.092 | 
     | reg_op1_reg[8]    | CK ^ -> Q ^  | DFF_X2    | 0.155 |   0.183 |    0.063 | 
     | FE_RC_3068_0      | A ^ -> Z ^   | BUF_X4    | 0.036 |   0.219 |    0.099 | 
     | g184119           | A2 ^ -> ZN v | NAND2_X2  | 0.023 |   0.241 |    0.122 | 
     | g973              | A2 v -> ZN ^ | NOR2_X1   | 0.040 |   0.281 |    0.162 | 
     | FE_RC_2329_0      | C2 ^ -> ZN v | OAI211_X2 | 0.029 |   0.311 |    0.191 | 
     | g108              | A1 v -> ZN ^ | NAND3_X2  | 0.025 |   0.336 |    0.216 | 
     | g196811           | A1 ^ -> ZN v | NAND3_X4  | 0.031 |   0.367 |    0.247 | 
     | g196317           | A3 v -> ZN v | AND4_X2   | 0.044 |   0.410 |    0.291 | 
     | g196316           | A4 v -> ZN ^ | NAND4_X1  | 0.023 |   0.433 |    0.314 | 
     | FE_RC_2009_0      | A ^ -> ZN v  | OAI211_X1 | 0.028 |   0.461 |    0.341 | 
     | g96492__8780      | B1 v -> ZN ^ | OAI21_X1  | 0.026 |   0.487 |    0.368 | 
     | alu_out_q_reg[30] | D ^          | DFF_X1    | 0.000 |   0.487 |    0.368 | 
     +---------------------------------------------------------------------------+ 
Path 68: VIOLATED Setup Check with Pin reg_next_pc_reg[18]/CK 
Endpoint:   reg_next_pc_reg[18]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/Q       (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.003
- Setup                         0.027
+ Phase Shift                   0.400
= Required Time                 0.371
- Arrival Time                  0.490
= Slack Time                   -0.119
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +----------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                       |              |          |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+---------+----------| 
     | instr_jal_reg                         | CK ^         |          |       |  -0.003 |   -0.123 | 
     | instr_jal_reg                         | CK ^ -> Q v  | DFF_X1   | 0.113 |   0.110 |   -0.009 | 
     | FE_OCPC1997_instr_jal                 | A v -> ZN ^  | INV_X4   | 0.025 |   0.135 |    0.016 | 
     | FE_OCPC1998_instr_jal                 | A ^ -> ZN v  | INV_X8   | 0.016 |   0.151 |    0.032 | 
     | g97095__176931                        | A1 v -> ZN v | AND2_X4  | 0.034 |   0.185 |    0.066 | 
     | add_1564_33_Y_add_1555_32_spec2_g1699 | A1 v -> ZN v | OR2_X4   | 0.044 |   0.229 |    0.110 | 
     | add_1564_33_Y_add_1555_32_spec2_g1674 | A v -> ZN ^  | INV_X2   | 0.013 |   0.242 |    0.123 | 
     | FE_RC_2130_0                          | B1 ^ -> ZN v | OAI21_X2 | 0.016 |   0.258 |    0.138 | 
     | FE_RC_2077_0                          | B1 v -> ZN ^ | AOI21_X2 | 0.027 |   0.285 |    0.165 | 
     | FE_RC_2335_0                          | A ^ -> ZN v  | OAI21_X2 | 0.025 |   0.309 |    0.190 | 
     | g196903                               | A v -> ZN ^  | AOI21_X4 | 0.054 |   0.363 |    0.244 | 
     | FE_OFC61_n_33080                      | A ^ -> ZN v  | INV_X4   | 0.018 |   0.381 |    0.262 | 
     | FE_OFC267_n_33080                     | A v -> Z v   | BUF_X4   | 0.031 |   0.413 |    0.293 | 
     | g327                                  | A1 v -> ZN ^ | NAND3_X1 | 0.016 |   0.429 |    0.309 | 
     | g196694                               | A1 ^ -> ZN v | NAND2_X1 | 0.016 |   0.445 |    0.325 | 
     | g322                                  | B1 v -> ZN ^ | OAI21_X2 | 0.022 |   0.467 |    0.347 | 
     | FE_RC_381_0                           | A1 ^ -> ZN v | NAND4_X1 | 0.023 |   0.490 |    0.371 | 
     | reg_next_pc_reg[18]                   | D v          | DFF_X1   | 0.000 |   0.490 |    0.371 | 
     +----------------------------------------------------------------------------------------------+ 
Path 69: VIOLATED Setup Check with Pin reg_op2_reg[9]/CK 
Endpoint:   reg_op2_reg[9]/D  (v) checked with  leading edge of 'clk'
Beginpoint: instr_bgeu_reg/QN (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.018
- Setup                         0.027
+ Phase Shift                   0.400
= Required Time                 0.391
- Arrival Time                  0.510
= Slack Time                   -0.119
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | instr_bgeu_reg      | CK ^         |          |       |  -0.003 |   -0.122 | 
     | instr_bgeu_reg      | CK ^ -> QN ^ | DFF_X1   | 0.085 |   0.082 |   -0.037 | 
     | FE_RC_3466_0        | A1 ^ -> ZN ^ | AND2_X2  | 0.031 |   0.113 |   -0.006 | 
     | FE_RC_3465_0        | A1 ^ -> ZN v | NAND2_X2 | 0.012 |   0.125 |    0.006 | 
     | FE_RC_3438_0        | A1 v -> ZN ^ | NOR2_X2  | 0.019 |   0.144 |    0.026 | 
     | FE_RC_3433_0        | A2 ^ -> ZN v | NAND3_X1 | 0.027 |   0.171 |    0.053 | 
     | FE_RC_3432_0        | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.205 |    0.087 | 
     | FE_RC_3419_0        | A2 ^ -> ZN v | NAND2_X4 | 0.023 |   0.228 |    0.109 | 
     | FE_RC_3407_0        | A v -> ZN ^  | INV_X4   | 0.020 |   0.248 |    0.129 | 
     | FE_RC_2042_0        | A1 ^ -> ZN v | NOR2_X4  | 0.014 |   0.261 |    0.143 | 
     | g194963             | A1 v -> ZN v | AND2_X4  | 0.037 |   0.298 |    0.180 | 
     | g177964             | A1 v -> ZN v | AND2_X4  | 0.034 |   0.332 |    0.214 | 
     | FE_OCPC2210_n_11892 | A v -> Z v   | BUF_X8   | 0.030 |   0.362 |    0.243 | 
     | g169381             | A1 v -> ZN ^ | AOI22_X2 | 0.061 |   0.423 |    0.305 | 
     | FE_RC_1778_0        | A2 ^ -> ZN v | NAND2_X2 | 0.022 |   0.445 |    0.326 | 
     | FE_RC_1777_0        | A2 v -> ZN ^ | NOR2_X4  | 0.032 |   0.477 |    0.358 | 
     | FE_RC_3672_0        | A2 ^ -> ZN v | NAND4_X4 | 0.032 |   0.509 |    0.390 | 
     | reg_op2_reg[9]      | D v          | DFF_X1   | 0.001 |   0.510 |    0.391 | 
     +----------------------------------------------------------------------------+ 
Path 70: VIOLATED Setup Check with Pin alu_out_q_reg[24]/CK 
Endpoint:   alu_out_q_reg[24]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_op1_reg[8]/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.002
- Setup                         0.032
+ Phase Shift                   0.400
= Required Time                 0.366
- Arrival Time                  0.484
= Slack Time                   -0.118
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.028
     = Beginpoint Arrival Time       0.028
     +---------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                   |              |           |       |  Time   |   Time   | 
     |-------------------+--------------+-----------+-------+---------+----------| 
     | reg_op1_reg[8]    | CK ^         |           |       |   0.028 |   -0.091 | 
     | reg_op1_reg[8]    | CK ^ -> Q ^  | DFF_X2    | 0.155 |   0.183 |    0.064 | 
     | FE_RC_3068_0      | A ^ -> Z ^   | BUF_X4    | 0.036 |   0.219 |    0.100 | 
     | g184119           | A2 ^ -> ZN v | NAND2_X2  | 0.023 |   0.241 |    0.123 | 
     | g973              | A2 v -> ZN ^ | NOR2_X1   | 0.040 |   0.281 |    0.163 | 
     | FE_RC_2329_0      | C2 ^ -> ZN v | OAI211_X2 | 0.029 |   0.311 |    0.193 | 
     | g108              | A1 v -> ZN ^ | NAND3_X2  | 0.025 |   0.336 |    0.218 | 
     | g196811           | A1 ^ -> ZN v | NAND3_X4  | 0.031 |   0.367 |    0.249 | 
     | FE_RC_378_0       | A1 v -> ZN ^ | NAND3_X4  | 0.028 |   0.395 |    0.277 | 
     | g192589           | B1 ^ -> ZN v | AOI21_X4  | 0.019 |   0.414 |    0.296 | 
     | g172204           | A v -> ZN v  | XNOR2_X1  | 0.038 |   0.452 |    0.334 | 
     | g171240           | B1 v -> ZN ^ | OAI21_X1  | 0.032 |   0.484 |    0.366 | 
     | alu_out_q_reg[24] | D ^          | DFF_X1    | 0.000 |   0.484 |    0.366 | 
     +---------------------------------------------------------------------------+ 
Path 71: VIOLATED Setup Check with Pin reg_next_pc_reg[16]/CK 
Endpoint:   reg_next_pc_reg[16]/D (^) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.003
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.368
- Arrival Time                  0.486
= Slack Time                   -0.118
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                  |              |          |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+----------+-------+---------+----------| 
     | instr_jal_reg                                    | CK ^         |          |       |  -0.003 |   -0.121 | 
     | instr_jal_reg                                    | CK ^ -> Q ^  | DFF_X1   | 0.129 |   0.126 |    0.008 | 
     | FE_OCPC1997_instr_jal                            | A ^ -> ZN v  | INV_X4   | 0.018 |   0.144 |    0.026 | 
     | FE_OCPC1998_instr_jal                            | A v -> ZN ^  | INV_X8   | 0.026 |   0.170 |    0.052 | 
     | g97095__176931                                   | A1 ^ -> ZN ^ | AND2_X4  | 0.043 |   0.212 |    0.095 | 
     | add_1564_33_Y_add_1555_32_spec0_g1696            | A1 ^ -> ZN ^ | OR2_X4   | 0.026 |   0.239 |    0.121 | 
     | FE_OFC486_add_1564_33_Y_add_1555_32_spec0_n_1547 | A ^ -> ZN v  | INV_X2   | 0.007 |   0.246 |    0.128 | 
     | add_1564_33_Y_add_1555_32_spec0_g1556            | B1 v -> ZN ^ | OAI21_X2 | 0.038 |   0.284 |    0.166 | 
     | g218                                             | B1 ^ -> ZN v | OAI21_X1 | 0.019 |   0.303 |    0.185 | 
     | g214                                             | A1 v -> ZN ^ | NAND2_X1 | 0.021 |   0.324 |    0.206 | 
     | g192195                                          | A2 ^ -> ZN v | NAND2_X2 | 0.021 |   0.345 |    0.227 | 
     | g200059                                          | A2 v -> ZN ^ | NAND2_X2 | 0.036 |   0.381 |    0.263 | 
     | FE_OCPC1487_n_36506                              | A ^ -> Z ^   | BUF_X1   | 0.029 |   0.410 |    0.292 | 
     | g184855                                          | A ^ -> ZN ^  | XNOR2_X1 | 0.037 |   0.447 |    0.329 | 
     | g171800                                          | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.466 |    0.348 | 
     | g171077                                          | A1 v -> ZN ^ | NAND4_X1 | 0.019 |   0.486 |    0.368 | 
     | reg_next_pc_reg[16]                              | D ^          | DFF_X1   | 0.000 |   0.486 |    0.368 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 72: VIOLATED Setup Check with Pin alu_out_q_reg[31]/CK 
Endpoint:   alu_out_q_reg[31]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_op1_reg[8]/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.002
- Setup                         0.025
+ Phase Shift                   0.400
= Required Time                 0.373
- Arrival Time                  0.491
= Slack Time                   -0.118
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.028
     = Beginpoint Arrival Time       0.028
     +---------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                   |              |           |       |  Time   |   Time   | 
     |-------------------+--------------+-----------+-------+---------+----------| 
     | reg_op1_reg[8]    | CK ^         |           |       |   0.028 |   -0.090 | 
     | reg_op1_reg[8]    | CK ^ -> Q ^  | DFF_X2    | 0.155 |   0.183 |    0.065 | 
     | FE_RC_3068_0      | A ^ -> Z ^   | BUF_X4    | 0.036 |   0.219 |    0.101 | 
     | g184119           | A2 ^ -> ZN v | NAND2_X2  | 0.023 |   0.241 |    0.124 | 
     | g973              | A2 v -> ZN ^ | NOR2_X1   | 0.040 |   0.281 |    0.164 | 
     | FE_RC_2329_0      | C2 ^ -> ZN v | OAI211_X2 | 0.029 |   0.311 |    0.193 | 
     | g108              | A1 v -> ZN ^ | NAND3_X2  | 0.025 |   0.336 |    0.218 | 
     | g196811           | A1 ^ -> ZN v | NAND3_X4  | 0.031 |   0.367 |    0.249 | 
     | FE_RC_378_0       | A1 v -> ZN ^ | NAND3_X4  | 0.028 |   0.395 |    0.277 | 
     | g192589           | B1 ^ -> ZN v | AOI21_X4  | 0.019 |   0.414 |    0.296 | 
     | g201              | B1 v -> ZN ^ | OAI21_X4  | 0.032 |   0.446 |    0.328 | 
     | fopt203           | A ^ -> ZN v  | INV_X1    | 0.014 |   0.460 |    0.342 | 
     | g196836           | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.475 |    0.357 | 
     | FE_RC_436_0       | A1 ^ -> ZN v | NAND3_X1  | 0.016 |   0.491 |    0.373 | 
     | alu_out_q_reg[31] | D v          | DFF_X1    | 0.000 |   0.491 |    0.373 | 
     +---------------------------------------------------------------------------+ 
Path 73: VIOLATED Setup Check with Pin reg_op2_reg[22]/CK 
Endpoint:   reg_op2_reg[22]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_bgeu_reg/QN (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.395
- Arrival Time                  0.513
= Slack Time                   -0.118
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | instr_bgeu_reg      | CK ^         |          |       |  -0.003 |   -0.121 | 
     | instr_bgeu_reg      | CK ^ -> QN ^ | DFF_X1   | 0.085 |   0.082 |   -0.036 | 
     | FE_RC_3466_0        | A1 ^ -> ZN ^ | AND2_X2  | 0.031 |   0.113 |   -0.005 | 
     | FE_RC_3465_0        | A1 ^ -> ZN v | NAND2_X2 | 0.012 |   0.125 |    0.007 | 
     | FE_RC_3438_0        | A1 v -> ZN ^ | NOR2_X2  | 0.019 |   0.144 |    0.026 | 
     | FE_RC_3433_0        | A2 ^ -> ZN v | NAND3_X1 | 0.027 |   0.171 |    0.053 | 
     | FE_RC_3432_0        | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.205 |    0.087 | 
     | FE_RC_3419_0        | A2 ^ -> ZN v | NAND2_X4 | 0.023 |   0.228 |    0.110 | 
     | FE_RC_3407_0        | A v -> ZN ^  | INV_X4   | 0.020 |   0.248 |    0.130 | 
     | FE_RC_2042_0        | A1 ^ -> ZN v | NOR2_X4  | 0.014 |   0.261 |    0.144 | 
     | g194963_dup         | A1 v -> ZN v | AND2_X4  | 0.042 |   0.304 |    0.186 | 
     | g177965             | A2 v -> ZN v | AND2_X4  | 0.038 |   0.341 |    0.224 | 
     | FE_OCPC1337_n_11893 | A v -> Z v   | BUF_X8   | 0.030 |   0.372 |    0.254 | 
     | g169140             | A1 v -> ZN ^ | AOI22_X1 | 0.056 |   0.427 |    0.309 | 
     | FE_RC_236_0         | A2 ^ -> ZN v | NAND2_X1 | 0.022 |   0.450 |    0.332 | 
     | FE_RC_234_0         | A2 v -> ZN ^ | NOR2_X2  | 0.030 |   0.479 |    0.361 | 
     | FE_RC_2555_0        | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.512 |    0.395 | 
     | reg_op2_reg[22]     | D v          | DFF_X1   | 0.001 |   0.513 |    0.395 | 
     +----------------------------------------------------------------------------+ 
Path 74: VIOLATED Setup Check with Pin reg_next_pc_reg[23]/CK 
Endpoint:   reg_next_pc_reg[23]/D (^) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/Q       (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.003
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.368
- Arrival Time                  0.486
= Slack Time                   -0.118
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                         |              |          |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+----------+-------+---------+----------| 
     | instr_jal_reg                           | CK ^         |          |       |  -0.003 |   -0.121 | 
     | instr_jal_reg                           | CK ^ -> Q v  | DFF_X1   | 0.113 |   0.110 |   -0.008 | 
     | FE_OCPC1997_instr_jal                   | A v -> ZN ^  | INV_X4   | 0.025 |   0.135 |    0.018 | 
     | FE_OCPC1998_instr_jal                   | A ^ -> ZN v  | INV_X8   | 0.016 |   0.151 |    0.034 | 
     | g97095__176931                          | A1 v -> ZN v | AND2_X4  | 0.034 |   0.185 |    0.067 | 
     | add_1564_33_Y_add_1555_32_spec0_g1696   | A1 v -> ZN v | OR2_X4   | 0.042 |   0.227 |    0.110 | 
     | add_1564_33_Y_add_1555_32_spec0_g1623   | A2 v -> ZN v | AND2_X2  | 0.034 |   0.261 |    0.144 | 
     | g218                                    | B2 v -> ZN ^ | OAI21_X1 | 0.031 |   0.293 |    0.175 | 
     | g214                                    | A1 ^ -> ZN v | NAND2_X1 | 0.020 |   0.313 |    0.195 | 
     | g192195                                 | A2 v -> ZN ^ | NAND2_X2 | 0.025 |   0.337 |    0.220 | 
     | g200059                                 | A2 ^ -> ZN v | NAND2_X2 | 0.030 |   0.367 |    0.249 | 
     | add_1564_33_Y_add_1555_32_spec0_g184011 | B1 v -> ZN ^ | AOI21_X1 | 0.037 |   0.404 |    0.286 | 
     | add_1564_33_Y_add_1555_32_spec0_g1409   | A ^ -> ZN ^  | XNOR2_X1 | 0.044 |   0.447 |    0.330 | 
     | g196727                                 | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.466 |    0.349 | 
     | g173                                    | A2 v -> ZN ^ | NAND3_X1 | 0.020 |   0.486 |    0.368 | 
     | reg_next_pc_reg[23]                     | D ^          | DFF_X1   | 0.000 |   0.486 |    0.368 | 
     +------------------------------------------------------------------------------------------------+ 
Path 75: VIOLATED Setup Check with Pin reg_op2_reg[14]/CK 
Endpoint:   reg_op2_reg[14]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_bgeu_reg/QN (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.018
- Setup                         0.027
+ Phase Shift                   0.400
= Required Time                 0.391
- Arrival Time                  0.509
= Slack Time                   -0.118
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | instr_bgeu_reg      | CK ^         |          |       |  -0.003 |   -0.121 | 
     | instr_bgeu_reg      | CK ^ -> QN ^ | DFF_X1   | 0.085 |   0.082 |   -0.036 | 
     | FE_RC_3466_0        | A1 ^ -> ZN ^ | AND2_X2  | 0.031 |   0.113 |   -0.005 | 
     | FE_RC_3465_0        | A1 ^ -> ZN v | NAND2_X2 | 0.012 |   0.125 |    0.007 | 
     | FE_RC_3438_0        | A1 v -> ZN ^ | NOR2_X2  | 0.019 |   0.144 |    0.027 | 
     | FE_RC_3433_0        | A2 ^ -> ZN v | NAND3_X1 | 0.027 |   0.171 |    0.054 | 
     | FE_RC_3432_0        | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.205 |    0.088 | 
     | FE_RC_3419_0        | A2 ^ -> ZN v | NAND2_X4 | 0.023 |   0.228 |    0.110 | 
     | FE_RC_3407_0        | A v -> ZN ^  | INV_X4   | 0.020 |   0.248 |    0.130 | 
     | FE_RC_2042_0        | A1 ^ -> ZN v | NOR2_X4  | 0.014 |   0.261 |    0.144 | 
     | g177530_dup197593   | A1 v -> ZN v | AND2_X4  | 0.038 |   0.299 |    0.182 | 
     | g197597             | A1 v -> ZN v | AND2_X4  | 0.039 |   0.338 |    0.220 | 
     | FE_OCPC1793_n_33902 | A v -> ZN ^  | INV_X16  | 0.015 |   0.353 |    0.235 | 
     | FE_OCPC1799_n_33902 | A ^ -> ZN v  | INV_X8   | 0.013 |   0.366 |    0.249 | 
     | g169450             | B1 v -> ZN ^ | AOI22_X1 | 0.055 |   0.421 |    0.304 | 
     | FE_RC_321_0         | A2 ^ -> ZN v | NAND2_X1 | 0.021 |   0.442 |    0.325 | 
     | FE_RC_319_0         | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.476 |    0.358 | 
     | FE_RC_3479_0        | A2 ^ -> ZN v | NAND4_X4 | 0.032 |   0.508 |    0.390 | 
     | reg_op2_reg[14]     | D v          | DFF_X1   | 0.001 |   0.509 |    0.391 | 
     +----------------------------------------------------------------------------+ 
Path 76: VIOLATED Setup Check with Pin reg_op2_reg[23]/CK 
Endpoint:   reg_op2_reg[23]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_bgeu_reg/QN (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.392
- Arrival Time                  0.509
= Slack Time                   -0.117
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | instr_bgeu_reg      | CK ^         |          |       |  -0.003 |   -0.121 | 
     | instr_bgeu_reg      | CK ^ -> QN ^ | DFF_X1   | 0.085 |   0.082 |   -0.036 | 
     | FE_RC_3466_0        | A1 ^ -> ZN ^ | AND2_X2  | 0.031 |   0.113 |   -0.005 | 
     | FE_RC_3465_0        | A1 ^ -> ZN v | NAND2_X2 | 0.012 |   0.125 |    0.007 | 
     | FE_RC_3438_0        | A1 v -> ZN ^ | NOR2_X2  | 0.019 |   0.144 |    0.027 | 
     | FE_RC_3433_0        | A2 ^ -> ZN v | NAND3_X1 | 0.027 |   0.171 |    0.054 | 
     | FE_RC_3432_0        | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.205 |    0.088 | 
     | FE_RC_3419_0        | A2 ^ -> ZN v | NAND2_X4 | 0.023 |   0.228 |    0.110 | 
     | FE_RC_3407_0        | A v -> ZN ^  | INV_X4   | 0.020 |   0.248 |    0.130 | 
     | FE_RC_2042_0        | A1 ^ -> ZN v | NOR2_X4  | 0.014 |   0.261 |    0.144 | 
     | g194963_dup         | A1 v -> ZN v | AND2_X4  | 0.042 |   0.304 |    0.186 | 
     | FE_RC_3402_0        | A2 v -> ZN v | AND2_X4  | 0.043 |   0.347 |    0.229 | 
     | FE_OCPC1960_n_11891 | A v -> Z v   | BUF_X4   | 0.034 |   0.381 |    0.263 | 
     | g169624             | B1 v -> ZN ^ | AOI22_X1 | 0.041 |   0.422 |    0.305 | 
     | FE_RC_207_0         | A2 ^ -> ZN v | NAND2_X1 | 0.021 |   0.443 |    0.326 | 
     | FE_RC_205_0         | A2 v -> ZN ^ | NOR2_X2  | 0.029 |   0.472 |    0.355 | 
     | FE_RC_3661_0        | A1 ^ -> ZN v | NAND4_X2 | 0.036 |   0.508 |    0.391 | 
     | reg_op2_reg[23]     | D v          | DFF_X1   | 0.001 |   0.509 |    0.392 | 
     +----------------------------------------------------------------------------+ 
Path 77: VIOLATED Setup Check with Pin alu_out_q_reg[13]/CK 
Endpoint:   alu_out_q_reg[13]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_op1_reg[8]/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.002
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.367
- Arrival Time                  0.485
= Slack Time                   -0.117
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.028
     = Beginpoint Arrival Time       0.028
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_op1_reg[8]      | CK ^         |           |       |   0.028 |   -0.090 | 
     | reg_op1_reg[8]      | CK ^ -> Q ^  | DFF_X2    | 0.155 |   0.183 |    0.065 | 
     | FE_RC_3068_0        | A ^ -> Z ^   | BUF_X4    | 0.036 |   0.219 |    0.101 | 
     | g184119             | A2 ^ -> ZN v | NAND2_X2  | 0.023 |   0.241 |    0.124 | 
     | g973                | A2 v -> ZN ^ | NOR2_X1   | 0.040 |   0.281 |    0.164 | 
     | FE_RC_2329_0        | C2 ^ -> ZN v | OAI211_X2 | 0.029 |   0.311 |    0.193 | 
     | FE_OCPC2186_n_14703 | A v -> Z v   | BUF_X1    | 0.031 |   0.342 |    0.225 | 
     | g962                | A v -> ZN ^  | INV_X1    | 0.015 |   0.357 |    0.240 | 
     | g182945             | A ^ -> ZN v  | AOI21_X2  | 0.013 |   0.370 |    0.253 | 
     | g182944             | A2 v -> ZN ^ | NAND2_X2  | 0.028 |   0.398 |    0.280 | 
     | g184106             | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.414 |    0.297 | 
     | g184105_dup         | A1 v -> ZN ^ | NAND2_X1  | 0.019 |   0.433 |    0.316 | 
     | FE_RC_481_0         | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.448 |    0.330 | 
     | FE_RC_480_0         | A v -> ZN ^  | OAI21_X1  | 0.020 |   0.467 |    0.350 | 
     | g168822             | B1 ^ -> ZN v | OAI21_X1  | 0.017 |   0.484 |    0.367 | 
     | alu_out_q_reg[13]   | D v          | DFF_X1    | 0.000 |   0.485 |    0.367 | 
     +-----------------------------------------------------------------------------+ 
Path 78: VIOLATED Setup Check with Pin alu_out_q_reg[0]/CK 
Endpoint:   alu_out_q_reg[0]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_op2_reg[28]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.001
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.370
- Arrival Time                  0.488
= Slack Time                   -0.117
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.031
     = Beginpoint Arrival Time       0.031
     +---------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                     |              |           |       |  Time   |   Time   | 
     |-------------------------------------+--------------+-----------+-------+---------+----------| 
     | reg_op2_reg[28]                     | CK ^         |           |       |   0.031 |   -0.087 | 
     | reg_op2_reg[28]                     | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.138 |    0.021 | 
     | FE_OCPC1330_FE_OFN45795_pcpi_rs2_28 | A ^ -> Z ^   | BUF_X4    | 0.029 |   0.167 |    0.050 | 
     | g172947                             | A1 ^ -> ZN v | NAND2_X4  | 0.015 |   0.182 |    0.065 | 
     | g172531                             | A1 v -> ZN ^ | NAND2_X4  | 0.016 |   0.198 |    0.081 | 
     | g171717                             | B ^ -> ZN v  | AOI211_X2 | 0.014 |   0.212 |    0.095 | 
     | FE_RC_2381_0                        | A3 v -> ZN ^ | NOR3_X2   | 0.052 |   0.264 |    0.147 | 
     | g200250                             | A ^ -> ZN v  | OAI21_X2  | 0.027 |   0.291 |    0.174 | 
     | FE_RC_1713_0                        | B1 v -> ZN ^ | AOI22_X4  | 0.062 |   0.353 |    0.236 | 
     | g166433__7675                       | C1 ^ -> ZN v | OAI211_X1 | 0.036 |   0.389 |    0.272 | 
     | FE_RC_1636_0                        | B v -> ZN ^  | OAI211_X2 | 0.034 |   0.424 |    0.306 | 
     | g183821                             | A1 ^ -> ZN v | NOR2_X2   | 0.010 |   0.434 |    0.317 | 
     | FE_OCPC2024_n_19590                 | A v -> Z v   | BUF_X1    | 0.029 |   0.463 |    0.346 | 
     | g166315__6083                       | B1 v -> ZN ^ | OAI21_X1  | 0.025 |   0.488 |    0.370 | 
     | alu_out_q_reg[0]                    | D ^          | DFF_X1    | 0.000 |   0.488 |    0.370 | 
     +---------------------------------------------------------------------------------------------+ 
Path 79: VIOLATED Setup Check with Pin reg_op1_reg[21]/CK 
Endpoint:   reg_op1_reg[21]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_bgeu_reg/QN (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.021
- Setup                         0.027
+ Phase Shift                   0.400
= Required Time                 0.394
- Arrival Time                  0.511
= Slack Time                   -0.117
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | instr_bgeu_reg      | CK ^         |          |       |  -0.003 |   -0.120 | 
     | instr_bgeu_reg      | CK ^ -> QN ^ | DFF_X1   | 0.085 |   0.082 |   -0.035 | 
     | FE_RC_3466_0        | A1 ^ -> ZN ^ | AND2_X2  | 0.031 |   0.113 |   -0.004 | 
     | FE_RC_3465_0        | A1 ^ -> ZN v | NAND2_X2 | 0.012 |   0.125 |    0.008 | 
     | FE_RC_3438_0        | A1 v -> ZN ^ | NOR2_X2  | 0.019 |   0.144 |    0.027 | 
     | FE_RC_3433_0        | A2 ^ -> ZN v | NAND3_X1 | 0.027 |   0.171 |    0.054 | 
     | FE_RC_3432_0        | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.205 |    0.088 | 
     | FE_RC_3419_0        | A2 ^ -> ZN v | NAND2_X4 | 0.023 |   0.228 |    0.111 | 
     | FE_RC_2327_0        | A1 v -> ZN ^ | NAND2_X4 | 0.015 |   0.243 |    0.126 | 
     | FE_RC_2326_0        | A1 ^ -> ZN v | NAND2_X4 | 0.019 |   0.262 |    0.144 | 
     | g197359_dup         | A1 v -> ZN v | AND2_X4  | 0.044 |   0.306 |    0.189 | 
     | g197367             | A1 v -> ZN v | AND3_X4  | 0.042 |   0.348 |    0.231 | 
     | FE_OCPC1991_n_33622 | A v -> ZN ^  | INV_X8   | 0.021 |   0.369 |    0.252 | 
     | FE_OCPC1993_n_33622 | A ^ -> ZN v  | INV_X4   | 0.011 |   0.381 |    0.263 | 
     | FE_RC_83_0          | B1 v -> ZN ^ | AOI22_X1 | 0.041 |   0.422 |    0.304 | 
     | g178489             | A2 ^ -> ZN v | NAND2_X1 | 0.021 |   0.443 |    0.326 | 
     | g178488             | A1 v -> ZN ^ | NAND2_X1 | 0.017 |   0.460 |    0.343 | 
     | FE_RC_3860_0        | A2 ^ -> ZN ^ | AND2_X2  | 0.028 |   0.487 |    0.370 | 
     | FE_RC_1711_0        | A1 ^ -> ZN v | NAND4_X1 | 0.023 |   0.511 |    0.393 | 
     | reg_op1_reg[21]     | D v          | DFF_X1   | 0.000 |   0.511 |    0.394 | 
     +----------------------------------------------------------------------------+ 
Path 80: VIOLATED Setup Check with Pin alu_out_q_reg[14]/CK 
Endpoint:   alu_out_q_reg[14]/D (^) checked with  leading edge of 'clk'
Beginpoint: instr_sub_reg/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.002
- Setup                         0.032
+ Phase Shift                   0.400
= Required Time                 0.365
- Arrival Time                  0.482
= Slack Time                   -0.117
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                               |              |           |       |  Time   |   Time   | 
     |-------------------------------+--------------+-----------+-------+---------+----------| 
     | instr_sub_reg                 | CK ^         |           |       |  -0.009 |   -0.125 | 
     | instr_sub_reg                 | CK ^ -> Q v  | DFF_X1    | 0.100 |   0.092 |   -0.025 | 
     | FE_OFC398_instr_sub           | A v -> ZN ^  | INV_X2    | 0.024 |   0.115 |   -0.001 | 
     | FE_OCPC843_FE_OFN74_instr_sub | A ^ -> Z ^   | BUF_X8    | 0.033 |   0.148 |    0.031 | 
     | g97037__197093                | A ^ -> Z ^   | MUX2_X1   | 0.049 |   0.197 |    0.081 | 
     | g96893__7114                  | A1 ^ -> ZN v | NAND2_X2  | 0.021 |   0.218 |    0.102 | 
     | g96839                        | A v -> ZN ^  | INV_X2    | 0.015 |   0.233 |    0.116 | 
     | g973                          | A1 ^ -> ZN v | NOR2_X1   | 0.010 |   0.243 |    0.127 | 
     | FE_RC_2329_0                  | C2 v -> ZN ^ | OAI211_X2 | 0.038 |   0.281 |    0.165 | 
     | FE_OCPC2186_n_14703           | A ^ -> Z ^   | BUF_X1    | 0.028 |   0.309 |    0.193 | 
     | g962                          | A ^ -> ZN v  | INV_X1    | 0.010 |   0.319 |    0.202 | 
     | g182945                       | A v -> ZN ^  | AOI21_X2  | 0.038 |   0.357 |    0.240 | 
     | g182944                       | A2 ^ -> ZN v | NAND2_X2  | 0.027 |   0.384 |    0.268 | 
     | FE_RC_3105_0                  | A2 v -> ZN ^ | NAND2_X2  | 0.021 |   0.405 |    0.288 | 
     | FE_RC_3104_0                  | A1 ^ -> ZN v | NAND2_X2  | 0.013 |   0.418 |    0.302 | 
     | FE_RC_3103_0                  | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.432 |    0.316 | 
     | FE_RC_3102_0                  | A ^ -> ZN v  | OAI21_X1  | 0.019 |   0.451 |    0.334 | 
     | g168821                       | B1 v -> ZN ^ | OAI21_X1  | 0.031 |   0.482 |    0.365 | 
     | alu_out_q_reg[14]             | D ^          | DFF_X1    | 0.000 |   0.482 |    0.365 | 
     +---------------------------------------------------------------------------------------+ 
Path 81: VIOLATED Setup Check with Pin reg_op2_reg[11]/CK 
Endpoint:   reg_op2_reg[11]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_bgeu_reg/QN (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.018
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.390
- Arrival Time                  0.506
= Slack Time                   -0.116
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | instr_bgeu_reg    | CK ^         |          |       |  -0.003 |   -0.120 | 
     | instr_bgeu_reg    | CK ^ -> QN ^ | DFF_X1   | 0.085 |   0.082 |   -0.035 | 
     | FE_RC_3466_0      | A1 ^ -> ZN ^ | AND2_X2  | 0.031 |   0.113 |   -0.004 | 
     | FE_RC_3465_0      | A1 ^ -> ZN v | NAND2_X2 | 0.012 |   0.125 |    0.008 | 
     | FE_RC_3438_0      | A1 v -> ZN ^ | NOR2_X2  | 0.019 |   0.144 |    0.028 | 
     | FE_RC_3433_0      | A2 ^ -> ZN v | NAND3_X1 | 0.027 |   0.171 |    0.055 | 
     | FE_RC_3432_0      | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.205 |    0.089 | 
     | FE_RC_3419_0      | A2 ^ -> ZN v | NAND2_X4 | 0.023 |   0.228 |    0.111 | 
     | FE_RC_3407_0      | A v -> ZN ^  | INV_X4   | 0.020 |   0.248 |    0.131 | 
     | FE_RC_2042_0      | A1 ^ -> ZN v | NOR2_X4  | 0.014 |   0.261 |    0.145 | 
     | g194963_dup       | A1 v -> ZN v | AND2_X4  | 0.042 |   0.304 |    0.187 | 
     | g177970           | A1 v -> ZN v | AND2_X4  | 0.037 |   0.341 |    0.224 | 
     | FE_OFC766_n_11898 | A v -> Z v   | BUF_X16  | 0.027 |   0.368 |    0.251 | 
     | g169404           | B1 v -> ZN ^ | AOI22_X1 | 0.046 |   0.414 |    0.297 | 
     | FE_RC_370_0       | A2 ^ -> ZN v | NAND2_X1 | 0.022 |   0.436 |    0.319 | 
     | FE_RC_369_0       | A2 v -> ZN ^ | NOR2_X2  | 0.033 |   0.469 |    0.352 | 
     | g179214           | A4 ^ -> ZN v | NAND4_X2 | 0.037 |   0.506 |    0.389 | 
     | reg_op2_reg[11]   | D v          | DFF_X1   | 0.001 |   0.506 |    0.390 | 
     +--------------------------------------------------------------------------+ 
Path 82: VIOLATED Setup Check with Pin alu_out_q_reg[25]/CK 
Endpoint:   alu_out_q_reg[25]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_op1_reg[8]/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.002
- Setup                         0.032
+ Phase Shift                   0.400
= Required Time                 0.366
- Arrival Time                  0.482
= Slack Time                   -0.116
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.028
     = Beginpoint Arrival Time       0.028
     +---------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                   |              |           |       |  Time   |   Time   | 
     |-------------------+--------------+-----------+-------+---------+----------| 
     | reg_op1_reg[8]    | CK ^         |           |       |   0.028 |   -0.088 | 
     | reg_op1_reg[8]    | CK ^ -> Q ^  | DFF_X2    | 0.155 |   0.183 |    0.066 | 
     | FE_RC_3068_0      | A ^ -> Z ^   | BUF_X4    | 0.036 |   0.219 |    0.102 | 
     | g184119           | A2 ^ -> ZN v | NAND2_X2  | 0.023 |   0.241 |    0.125 | 
     | g973              | A2 v -> ZN ^ | NOR2_X1   | 0.040 |   0.281 |    0.165 | 
     | FE_RC_2329_0      | C2 ^ -> ZN v | OAI211_X2 | 0.029 |   0.311 |    0.195 | 
     | g108              | A1 v -> ZN ^ | NAND3_X2  | 0.025 |   0.336 |    0.220 | 
     | g196811           | A1 ^ -> ZN v | NAND3_X4  | 0.031 |   0.367 |    0.251 | 
     | FE_RC_378_0       | A1 v -> ZN ^ | NAND3_X4  | 0.028 |   0.395 |    0.279 | 
     | g192589           | B1 ^ -> ZN v | AOI21_X4  | 0.019 |   0.414 |    0.298 | 
     | g178985           | B1 v -> ZN ^ | OAI21_X2  | 0.028 |   0.442 |    0.326 | 
     | g178939           | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.458 |    0.342 | 
     | g178938           | A v -> ZN ^  | OAI211_X1 | 0.023 |   0.482 |    0.366 | 
     | alu_out_q_reg[25] | D ^          | DFF_X1    | 0.000 |   0.482 |    0.366 | 
     +---------------------------------------------------------------------------+ 
Path 83: VIOLATED Setup Check with Pin reg_op2_reg[5]/CK 
Endpoint:   reg_op2_reg[5]/D  (v) checked with  leading edge of 'clk'
Beginpoint: instr_bgeu_reg/QN (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.032
- Setup                         0.043
+ Phase Shift                   0.400
= Required Time                 0.389
- Arrival Time                  0.504
= Slack Time                   -0.115
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +-----------------------------------------------------------------------+ 
     |    Instance    |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                |              |          |       |  Time   |   Time   | 
     |----------------+--------------+----------+-------+---------+----------| 
     | instr_bgeu_reg | CK ^         |          |       |  -0.003 |   -0.118 | 
     | instr_bgeu_reg | CK ^ -> QN ^ | DFF_X1   | 0.085 |   0.082 |   -0.033 | 
     | FE_RC_3466_0   | A1 ^ -> ZN ^ | AND2_X2  | 0.031 |   0.113 |   -0.002 | 
     | FE_RC_3465_0   | A1 ^ -> ZN v | NAND2_X2 | 0.012 |   0.125 |    0.010 | 
     | FE_RC_3438_0   | A1 v -> ZN ^ | NOR2_X2  | 0.019 |   0.144 |    0.029 | 
     | FE_RC_3433_0   | A2 ^ -> ZN v | NAND3_X1 | 0.027 |   0.171 |    0.056 | 
     | FE_RC_3432_0   | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.205 |    0.090 | 
     | FE_RC_3419_0   | A2 ^ -> ZN v | NAND2_X4 | 0.023 |   0.228 |    0.113 | 
     | FE_RC_3407_0   | A v -> ZN ^  | INV_X4   | 0.020 |   0.248 |    0.132 | 
     | FE_RC_2042_0   | A1 ^ -> ZN v | NOR2_X4  | 0.014 |   0.261 |    0.146 | 
     | g177530_dup1   | A1 v -> ZN v | AND2_X4  | 0.038 |   0.300 |    0.185 | 
     | g197606        | A1 v -> ZN v | AND2_X4  | 0.059 |   0.359 |    0.244 | 
     | g169101        | B1 v -> ZN ^ | AOI22_X2 | 0.057 |   0.416 |    0.301 | 
     | FE_RC_1787_0   | A2 ^ -> ZN v | NAND2_X2 | 0.021 |   0.437 |    0.322 | 
     | FE_RC_1786_0   | A1 v -> ZN ^ | NOR2_X4  | 0.025 |   0.462 |    0.347 | 
     | FE_RC_2779_0   | A4 ^ -> ZN v | NAND4_X4 | 0.040 |   0.502 |    0.387 | 
     | reg_op2_reg[5] | D v          | DFF_X1   | 0.002 |   0.504 |    0.389 | 
     +-----------------------------------------------------------------------+ 
Path 84: VIOLATED Setup Check with Pin reg_op2_reg[28]/CK 
Endpoint:   reg_op2_reg[28]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_bgeu_reg/QN (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.031
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.400
- Arrival Time                  0.515
= Slack Time                   -0.115
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | instr_bgeu_reg      | CK ^         |          |       |  -0.003 |   -0.118 | 
     | instr_bgeu_reg      | CK ^ -> QN ^ | DFF_X1   | 0.085 |   0.082 |   -0.033 | 
     | FE_RC_3466_0        | A1 ^ -> ZN ^ | AND2_X2  | 0.031 |   0.113 |   -0.002 | 
     | FE_RC_3465_0        | A1 ^ -> ZN v | NAND2_X2 | 0.012 |   0.125 |    0.010 | 
     | FE_RC_3438_0        | A1 v -> ZN ^ | NOR2_X2  | 0.019 |   0.144 |    0.029 | 
     | FE_RC_3433_0        | A2 ^ -> ZN v | NAND3_X1 | 0.027 |   0.171 |    0.056 | 
     | FE_RC_3432_0        | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.205 |    0.090 | 
     | FE_RC_3419_0        | A2 ^ -> ZN v | NAND2_X4 | 0.023 |   0.228 |    0.113 | 
     | FE_RC_3407_0        | A v -> ZN ^  | INV_X4   | 0.020 |   0.248 |    0.133 | 
     | FE_RC_2042_0        | A1 ^ -> ZN v | NOR2_X4  | 0.014 |   0.261 |    0.146 | 
     | g194963_dup         | A1 v -> ZN v | AND2_X4  | 0.042 |   0.304 |    0.189 | 
     | g177965             | A2 v -> ZN v | AND2_X4  | 0.038 |   0.341 |    0.226 | 
     | FE_OCPC1337_n_11893 | A v -> Z v   | BUF_X8   | 0.030 |   0.372 |    0.257 | 
     | g169724             | A1 v -> ZN ^ | AOI22_X2 | 0.050 |   0.422 |    0.307 | 
     | FE_RC_168_0         | A2 ^ -> ZN v | NAND2_X1 | 0.020 |   0.442 |    0.327 | 
     | FE_RC_166_0         | A2 v -> ZN ^ | NOR2_X2  | 0.030 |   0.473 |    0.358 | 
     | FE_RC_2917_0        | A3 ^ -> ZN v | NAND4_X2 | 0.042 |   0.514 |    0.399 | 
     | reg_op2_reg[28]     | D v          | DFF_X1   | 0.001 |   0.515 |    0.400 | 
     +----------------------------------------------------------------------------+ 
Path 85: VIOLATED Setup Check with Pin alu_out_q_reg[27]/CK 
Endpoint:   alu_out_q_reg[27]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_op1_reg[8]/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.002
- Setup                         0.035
+ Phase Shift                   0.400
= Required Time                 0.363
- Arrival Time                  0.477
= Slack Time                   -0.114
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.028
     = Beginpoint Arrival Time       0.028
     +---------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                   |              |           |       |  Time   |   Time   | 
     |-------------------+--------------+-----------+-------+---------+----------| 
     | reg_op1_reg[8]    | CK ^         |           |       |   0.028 |   -0.086 | 
     | reg_op1_reg[8]    | CK ^ -> Q ^  | DFF_X2    | 0.155 |   0.183 |    0.069 | 
     | FE_RC_3068_0      | A ^ -> Z ^   | BUF_X4    | 0.036 |   0.219 |    0.105 | 
     | g184119           | A2 ^ -> ZN v | NAND2_X2  | 0.023 |   0.241 |    0.128 | 
     | g973              | A2 v -> ZN ^ | NOR2_X1   | 0.040 |   0.281 |    0.168 | 
     | FE_RC_2329_0      | C2 ^ -> ZN v | OAI211_X2 | 0.029 |   0.311 |    0.197 | 
     | g108              | A1 v -> ZN ^ | NAND3_X2  | 0.025 |   0.336 |    0.222 | 
     | g196811           | A1 ^ -> ZN v | NAND3_X4  | 0.031 |   0.367 |    0.253 | 
     | FE_RC_378_0_dup   | A1 v -> ZN ^ | NAND3_X4  | 0.031 |   0.398 |    0.284 | 
     | FE_OFC108_n_19811 | A ^ -> ZN v  | INV_X1    | 0.012 |   0.410 |    0.296 | 
     | g3590             | B1 v -> ZN ^ | OAI21_X2  | 0.028 |   0.437 |    0.323 | 
     | g674              | B1 ^ -> ZN v | AOI21_X1  | 0.017 |   0.454 |    0.340 | 
     | g673              | A v -> ZN ^  | OAI221_X1 | 0.023 |   0.477 |    0.363 | 
     | alu_out_q_reg[27] | D ^          | DFF_X1    | 0.000 |   0.477 |    0.363 | 
     +---------------------------------------------------------------------------+ 
Path 86: VIOLATED Setup Check with Pin reg_op2_reg[13]/CK 
Endpoint:   reg_op2_reg[13]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_bgeu_reg/QN (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.018
- Setup                         0.027
+ Phase Shift                   0.400
= Required Time                 0.392
- Arrival Time                  0.505
= Slack Time                   -0.114
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | instr_bgeu_reg      | CK ^         |          |       |  -0.003 |   -0.117 | 
     | instr_bgeu_reg      | CK ^ -> QN ^ | DFF_X1   | 0.085 |   0.082 |   -0.032 | 
     | FE_RC_3466_0        | A1 ^ -> ZN ^ | AND2_X2  | 0.031 |   0.113 |   -0.001 | 
     | FE_RC_3465_0        | A1 ^ -> ZN v | NAND2_X2 | 0.012 |   0.125 |    0.011 | 
     | FE_RC_3438_0        | A1 v -> ZN ^ | NOR2_X2  | 0.019 |   0.144 |    0.031 | 
     | FE_RC_3433_0        | A2 ^ -> ZN v | NAND3_X1 | 0.027 |   0.171 |    0.058 | 
     | FE_RC_3432_0        | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.205 |    0.092 | 
     | FE_RC_3419_0        | A2 ^ -> ZN v | NAND2_X4 | 0.023 |   0.228 |    0.114 | 
     | FE_RC_3407_0        | A v -> ZN ^  | INV_X4   | 0.020 |   0.248 |    0.134 | 
     | FE_RC_2042_0        | A1 ^ -> ZN v | NOR2_X4  | 0.014 |   0.261 |    0.148 | 
     | g194963             | A1 v -> ZN v | AND2_X4  | 0.037 |   0.298 |    0.185 | 
     | g177964             | A1 v -> ZN v | AND2_X4  | 0.034 |   0.332 |    0.219 | 
     | FE_OCPC2210_n_11892 | A v -> Z v   | BUF_X8   | 0.030 |   0.362 |    0.248 | 
     | g169047             | A1 v -> ZN ^ | AOI22_X2 | 0.060 |   0.422 |    0.309 | 
     | FE_RC_157_0         | A2 ^ -> ZN v | NAND2_X2 | 0.021 |   0.443 |    0.330 | 
     | FE_RC_156_0         | A1 v -> ZN ^ | NOR2_X4  | 0.028 |   0.471 |    0.358 | 
     | FE_RC_3394_0        | A3 ^ -> ZN v | NAND4_X4 | 0.033 |   0.505 |    0.391 | 
     | reg_op2_reg[13]     | D v          | DFF_X1   | 0.001 |   0.505 |    0.392 | 
     +----------------------------------------------------------------------------+ 
Path 87: VIOLATED Setup Check with Pin reg_next_pc_reg[30]/CK 
Endpoint:   reg_next_pc_reg[30]/D (^) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/Q       (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.002
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.368
- Arrival Time                  0.481
= Slack Time                   -0.113
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                         |              |          |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+----------+-------+---------+----------| 
     | instr_jal_reg                           | CK ^         |          |       |  -0.003 |   -0.116 | 
     | instr_jal_reg                           | CK ^ -> Q v  | DFF_X1   | 0.113 |   0.110 |   -0.003 | 
     | FE_OCPC1997_instr_jal                   | A v -> ZN ^  | INV_X4   | 0.025 |   0.135 |    0.023 | 
     | FE_OCPC1998_instr_jal                   | A ^ -> ZN v  | INV_X8   | 0.016 |   0.151 |    0.039 | 
     | g97095__176931                          | A1 v -> ZN v | AND2_X4  | 0.034 |   0.185 |    0.072 | 
     | add_1564_33_Y_add_1555_32_spec2_g1699   | A1 v -> ZN v | OR2_X4   | 0.044 |   0.229 |    0.116 | 
     | add_1564_33_Y_add_1555_32_spec2_g1674   | A v -> ZN ^  | INV_X2   | 0.013 |   0.242 |    0.129 | 
     | FE_RC_2130_0                            | B1 ^ -> ZN v | OAI21_X2 | 0.016 |   0.258 |    0.145 | 
     | FE_RC_2077_0                            | B1 v -> ZN ^ | AOI21_X2 | 0.027 |   0.285 |    0.172 | 
     | FE_RC_2335_0                            | A ^ -> ZN v  | OAI21_X2 | 0.025 |   0.309 |    0.196 | 
     | g196903                                 | A v -> ZN ^  | AOI21_X4 | 0.054 |   0.363 |    0.251 | 
     | FE_OFC61_n_33080                        | A ^ -> ZN v  | INV_X4   | 0.018 |   0.381 |    0.269 | 
     | add_1564_33_Y_add_1555_32_spec2_g188650 | A1 v -> ZN v | AND2_X2  | 0.030 |   0.411 |    0.299 | 
     | g187                                    | B1 v -> ZN ^ | OAI21_X2 | 0.022 |   0.433 |    0.320 | 
     | g184                                    | A2 ^ -> ZN v | NAND3_X1 | 0.023 |   0.456 |    0.344 | 
     | FE_RC_2129_0                            | A2 v -> ZN ^ | NAND4_X1 | 0.024 |   0.481 |    0.368 | 
     | reg_next_pc_reg[30]                     | D ^          | DFF_X1   | 0.000 |   0.481 |    0.368 | 
     +------------------------------------------------------------------------------------------------+ 
Path 88: VIOLATED Setup Check with Pin reg_op2_reg[10]/CK 
Endpoint:   reg_op2_reg[10]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_bgeu_reg/QN (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.021
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.393
- Arrival Time                  0.506
= Slack Time                   -0.113
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | instr_bgeu_reg      | CK ^         |          |       |  -0.003 |   -0.116 | 
     | instr_bgeu_reg      | CK ^ -> QN ^ | DFF_X1   | 0.085 |   0.082 |   -0.031 | 
     | FE_RC_3466_0        | A1 ^ -> ZN ^ | AND2_X2  | 0.031 |   0.113 |    0.000 | 
     | FE_RC_3465_0        | A1 ^ -> ZN v | NAND2_X2 | 0.012 |   0.125 |    0.012 | 
     | FE_RC_3438_0        | A1 v -> ZN ^ | NOR2_X2  | 0.019 |   0.144 |    0.032 | 
     | FE_RC_3433_0        | A2 ^ -> ZN v | NAND3_X1 | 0.027 |   0.171 |    0.059 | 
     | FE_RC_3432_0        | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.205 |    0.093 | 
     | FE_RC_3419_0        | A2 ^ -> ZN v | NAND2_X4 | 0.023 |   0.228 |    0.115 | 
     | FE_RC_3407_0        | A v -> ZN ^  | INV_X4   | 0.020 |   0.248 |    0.135 | 
     | FE_RC_2042_0        | A1 ^ -> ZN v | NOR2_X4  | 0.014 |   0.261 |    0.149 | 
     | g177530_dup1        | A1 v -> ZN v | AND2_X4  | 0.038 |   0.300 |    0.187 | 
     | g197607             | A1 v -> ZN v | AND2_X4  | 0.036 |   0.336 |    0.223 | 
     | FE_OCPC2018_n_33912 | A v -> ZN ^  | INV_X8   | 0.024 |   0.360 |    0.248 | 
     | FE_OCPC2023_n_33912 | A ^ -> ZN v  | INV_X8   | 0.019 |   0.379 |    0.267 | 
     | g168984             | B1 v -> ZN ^ | AOI22_X4 | 0.040 |   0.419 |    0.307 | 
     | FE_RC_293_0         | A1 ^ -> ZN v | NAND2_X2 | 0.021 |   0.440 |    0.327 | 
     | FE_RC_291_0         | A2 v -> ZN ^ | NOR2_X4  | 0.029 |   0.469 |    0.356 | 
     | g179209             | A4 ^ -> ZN v | NAND4_X2 | 0.036 |   0.505 |    0.392 | 
     | reg_op2_reg[10]     | D v          | DFF_X1   | 0.001 |   0.506 |    0.393 | 
     +----------------------------------------------------------------------------+ 
Path 89: VIOLATED Setup Check with Pin reg_op2_reg[20]/CK 
Endpoint:   reg_op2_reg[20]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_bgeu_reg/QN (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.033
- Setup                         0.027
+ Phase Shift                   0.400
= Required Time                 0.406
- Arrival Time                  0.519
= Slack Time                   -0.112
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | instr_bgeu_reg      | CK ^         |          |       |  -0.003 |   -0.116 | 
     | instr_bgeu_reg      | CK ^ -> QN ^ | DFF_X1   | 0.085 |   0.082 |   -0.031 | 
     | FE_RC_3466_0        | A1 ^ -> ZN ^ | AND2_X2  | 0.031 |   0.113 |    0.000 | 
     | FE_RC_3465_0        | A1 ^ -> ZN v | NAND2_X2 | 0.012 |   0.125 |    0.013 | 
     | FE_RC_3438_0        | A1 v -> ZN ^ | NOR2_X2  | 0.019 |   0.144 |    0.032 | 
     | FE_RC_3433_0        | A2 ^ -> ZN v | NAND3_X1 | 0.027 |   0.171 |    0.059 | 
     | FE_RC_3432_0        | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.205 |    0.093 | 
     | FE_RC_3419_0        | A2 ^ -> ZN v | NAND2_X4 | 0.023 |   0.228 |    0.115 | 
     | FE_RC_3407_0        | A v -> ZN ^  | INV_X4   | 0.020 |   0.248 |    0.135 | 
     | FE_RC_2042_0        | A1 ^ -> ZN v | NOR2_X4  | 0.014 |   0.261 |    0.149 | 
     | g194963_dup         | A1 v -> ZN v | AND2_X4  | 0.042 |   0.304 |    0.191 | 
     | g177965             | A2 v -> ZN v | AND2_X4  | 0.038 |   0.341 |    0.229 | 
     | FE_OCPC1337_n_11893 | A v -> Z v   | BUF_X8   | 0.030 |   0.372 |    0.259 | 
     | g169181             | A1 v -> ZN ^ | AOI22_X2 | 0.051 |   0.423 |    0.310 | 
     | FE_RC_3839_0        | A2 ^ -> ZN v | NAND2_X1 | 0.016 |   0.439 |    0.327 | 
     | FE_RC_3838_0        | A1 v -> ZN ^ | NOR2_X1  | 0.020 |   0.459 |    0.347 | 
     | FE_RC_3837_0        | A2 ^ -> ZN ^ | AND2_X1  | 0.035 |   0.494 |    0.382 | 
     | FE_RC_3836_0        | A1 ^ -> ZN v | NAND3_X1 | 0.024 |   0.518 |    0.406 | 
     | reg_op2_reg[20]     | D v          | DFF_X1   | 0.000 |   0.519 |    0.406 | 
     +----------------------------------------------------------------------------+ 
Path 90: VIOLATED Setup Check with Pin reg_op2_reg[15]/CK 
Endpoint:   reg_op2_reg[15]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_bgeu_reg/QN (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.394
- Arrival Time                  0.505
= Slack Time                   -0.111
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | instr_bgeu_reg      | CK ^         |          |       |  -0.003 |   -0.115 | 
     | instr_bgeu_reg      | CK ^ -> QN ^ | DFF_X1   | 0.085 |   0.082 |   -0.030 | 
     | FE_RC_3466_0        | A1 ^ -> ZN ^ | AND2_X2  | 0.031 |   0.113 |    0.001 | 
     | FE_RC_3465_0        | A1 ^ -> ZN v | NAND2_X2 | 0.012 |   0.125 |    0.013 | 
     | FE_RC_3438_0        | A1 v -> ZN ^ | NOR2_X2  | 0.019 |   0.144 |    0.033 | 
     | FE_RC_3433_0        | A2 ^ -> ZN v | NAND3_X1 | 0.027 |   0.171 |    0.060 | 
     | FE_RC_3432_0        | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.205 |    0.094 | 
     | FE_RC_3419_0        | A2 ^ -> ZN v | NAND2_X4 | 0.023 |   0.228 |    0.116 | 
     | FE_RC_3407_0        | A v -> ZN ^  | INV_X4   | 0.020 |   0.248 |    0.136 | 
     | FE_RC_2042_0        | A1 ^ -> ZN v | NOR2_X4  | 0.014 |   0.261 |    0.150 | 
     | g194963             | A1 v -> ZN v | AND2_X4  | 0.037 |   0.298 |    0.187 | 
     | g177964             | A1 v -> ZN v | AND2_X4  | 0.034 |   0.332 |    0.221 | 
     | FE_OCPC2210_n_11892 | A v -> Z v   | BUF_X8   | 0.030 |   0.362 |    0.250 | 
     | g169470             | A1 v -> ZN ^ | AOI22_X1 | 0.062 |   0.424 |    0.312 | 
     | FE_RC_1933_0        | A2 ^ -> ZN v | NAND2_X1 | 0.021 |   0.444 |    0.333 | 
     | FE_RC_1932_0        | A1 v -> ZN ^ | NOR2_X2  | 0.025 |   0.469 |    0.358 | 
     | FE_RC_2579_0        | A3 ^ -> ZN v | NAND4_X1 | 0.036 |   0.505 |    0.394 | 
     | reg_op2_reg[15]     | D v          | DFF_X1   | 0.000 |   0.505 |    0.394 | 
     +----------------------------------------------------------------------------+ 
Path 91: VIOLATED Setup Check with Pin alu_out_q_reg[26]/CK 
Endpoint:   alu_out_q_reg[26]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_op1_reg[8]/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.002
- Setup                         0.032
+ Phase Shift                   0.400
= Required Time                 0.366
- Arrival Time                  0.477
= Slack Time                   -0.111
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.028
     = Beginpoint Arrival Time       0.028
     +---------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                   |              |           |       |  Time   |   Time   | 
     |-------------------+--------------+-----------+-------+---------+----------| 
     | reg_op1_reg[8]    | CK ^         |           |       |   0.028 |   -0.083 | 
     | reg_op1_reg[8]    | CK ^ -> Q ^  | DFF_X2    | 0.155 |   0.183 |    0.071 | 
     | FE_RC_3068_0      | A ^ -> Z ^   | BUF_X4    | 0.036 |   0.219 |    0.107 | 
     | g184119           | A2 ^ -> ZN v | NAND2_X2  | 0.023 |   0.241 |    0.130 | 
     | g973              | A2 v -> ZN ^ | NOR2_X1   | 0.040 |   0.281 |    0.170 | 
     | FE_RC_2329_0      | C2 ^ -> ZN v | OAI211_X2 | 0.029 |   0.311 |    0.200 | 
     | g108              | A1 v -> ZN ^ | NAND3_X2  | 0.025 |   0.336 |    0.225 | 
     | g196811           | A1 ^ -> ZN v | NAND3_X4  | 0.031 |   0.367 |    0.256 | 
     | FE_RC_378_0_dup   | A1 v -> ZN ^ | NAND3_X4  | 0.031 |   0.398 |    0.286 | 
     | g3588             | A1 ^ -> ZN v | NAND3_X1  | 0.021 |   0.419 |    0.308 | 
     | g185552           | A1 v -> ZN ^ | NAND2_X1  | 0.022 |   0.441 |    0.330 | 
     | g185551           | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.455 |    0.344 | 
     | g185550           | A v -> ZN ^  | OAI211_X1 | 0.022 |   0.477 |    0.366 | 
     | alu_out_q_reg[26] | D ^          | DFF_X1    | 0.000 |   0.477 |    0.366 | 
     +---------------------------------------------------------------------------+ 
Path 92: VIOLATED Setup Check with Pin reg_op2_reg[19]/CK 
Endpoint:   reg_op2_reg[19]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_bgeu_reg/QN (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.028
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.399
- Arrival Time                  0.508
= Slack Time                   -0.109
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | instr_bgeu_reg      | CK ^         |          |       |  -0.003 |   -0.112 | 
     | instr_bgeu_reg      | CK ^ -> QN ^ | DFF_X1   | 0.085 |   0.082 |   -0.027 | 
     | FE_RC_3466_0        | A1 ^ -> ZN ^ | AND2_X2  | 0.031 |   0.113 |    0.004 | 
     | FE_RC_3465_0        | A1 ^ -> ZN v | NAND2_X2 | 0.012 |   0.125 |    0.016 | 
     | FE_RC_3438_0        | A1 v -> ZN ^ | NOR2_X2  | 0.019 |   0.144 |    0.035 | 
     | FE_RC_3433_0        | A2 ^ -> ZN v | NAND3_X1 | 0.027 |   0.171 |    0.062 | 
     | FE_RC_3432_0        | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.205 |    0.096 | 
     | FE_RC_3419_0        | A2 ^ -> ZN v | NAND2_X4 | 0.023 |   0.228 |    0.119 | 
     | FE_RC_3407_0        | A v -> ZN ^  | INV_X4   | 0.020 |   0.248 |    0.138 | 
     | FE_RC_2042_0        | A1 ^ -> ZN v | NOR2_X4  | 0.014 |   0.261 |    0.152 | 
     | g194963             | A1 v -> ZN v | AND2_X4  | 0.037 |   0.298 |    0.189 | 
     | g177964             | A1 v -> ZN v | AND2_X4  | 0.034 |   0.332 |    0.223 | 
     | FE_OCPC2210_n_11892 | A v -> Z v   | BUF_X8   | 0.030 |   0.362 |    0.253 | 
     | FE_RC_1828_0        | A1 v -> ZN ^ | AOI22_X2 | 0.035 |   0.397 |    0.288 | 
     | FE_RC_188_0         | A1 ^ -> ZN ^ | AND2_X2  | 0.032 |   0.429 |    0.320 | 
     | FE_RC_186_0         | A1 ^ -> ZN v | NAND3_X1 | 0.021 |   0.450 |    0.341 | 
     | FE_RC_187_0         | A v -> ZN ^  | INV_X2   | 0.022 |   0.472 |    0.363 | 
     | FE_RC_108_0         | A2 ^ -> ZN v | NAND4_X4 | 0.034 |   0.507 |    0.398 | 
     | reg_op2_reg[19]     | D v          | DFF_X1   | 0.001 |   0.508 |    0.399 | 
     +----------------------------------------------------------------------------+ 
Path 93: VIOLATED Setup Check with Pin reg_next_pc_reg[12]/CK 
Endpoint:   reg_next_pc_reg[12]/D  (^) checked with  leading edge of 'clk'
Beginpoint: decoded_imm_j_reg[2]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.003
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.368
- Arrival Time                  0.476
= Slack Time                   -0.109
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.017
     = Beginpoint Arrival Time       0.017
     +-------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                         |              |           |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+-----------+-------+---------+----------| 
     | decoded_imm_j_reg[2]                    | CK ^         |           |       |   0.017 |   -0.092 | 
     | decoded_imm_j_reg[2]                    | CK ^ -> Q v  | DFF_X1    | 0.118 |   0.135 |    0.026 | 
     | FE_RC_2956_0                            | A1 v -> ZN v | OR2_X4    | 0.056 |   0.191 |    0.082 | 
     | add_1564_33_Y_add_1555_32_spec0_g204031 | A v -> ZN ^  | OAI211_X1 | 0.030 |   0.221 |    0.112 | 
     | g204030                                 | B ^ -> ZN v  | OAI211_X2 | 0.036 |   0.256 |    0.148 | 
     | g204034                                 | A2 v -> ZN v | AND3_X4   | 0.037 |   0.294 |    0.185 | 
     | FE_OCPC1488_n_40728                     | A v -> Z v   | BUF_X2    | 0.027 |   0.321 |    0.212 | 
     | g195623                                 | A1 v -> ZN ^ | NOR2_X4   | 0.029 |   0.349 |    0.241 | 
     | FE_OCPC1819_n_31594                     | A ^ -> ZN v  | INV_X1    | 0.018 |   0.368 |    0.259 | 
     | g1129                                   | B1 v -> ZN ^ | AOI21_X2  | 0.027 |   0.394 |    0.286 | 
     | add_1564_33_Y_add_1555_32_spec0_g1433   | A ^ -> ZN ^  | XNOR2_X1  | 0.044 |   0.438 |    0.329 | 
     | g171802                                 | A1 ^ -> ZN v | NAND2_X1  | 0.019 |   0.457 |    0.349 | 
     | g171075                                 | A1 v -> ZN ^ | NAND4_X1  | 0.019 |   0.476 |    0.368 | 
     | reg_next_pc_reg[12]                     | D ^          | DFF_X1    | 0.000 |   0.476 |    0.368 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 94: VIOLATED Setup Check with Pin reg_next_pc_reg[11]/CK 
Endpoint:   reg_next_pc_reg[11]/D  (v) checked with  leading edge of 'clk'
Beginpoint: decoded_imm_j_reg[4]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.002
- Setup                         0.027
+ Phase Shift                   0.400
= Required Time                 0.371
- Arrival Time                  0.479
= Slack Time                   -0.108
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.017
     = Beginpoint Arrival Time       0.017
     +------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                         |              |          |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+----------+-------+---------+----------| 
     | decoded_imm_j_reg[4]                    | CK ^         |          |       |   0.017 |   -0.090 | 
     | decoded_imm_j_reg[4]                    | CK ^ -> Q ^  | DFF_X2   | 0.151 |   0.169 |    0.061 | 
     | g97104__176930                          | A2 ^ -> ZN ^ | AND2_X4  | 0.046 |   0.214 |    0.107 | 
     | add_1564_33_Y_add_1555_32_spec3_g1654   | A1 ^ -> ZN ^ | OR2_X2   | 0.032 |   0.246 |    0.138 | 
     | g184104                                 | A2 ^ -> ZN ^ | AND2_X4  | 0.031 |   0.278 |    0.170 | 
     | FE_RC_2366_0                            | A2 ^ -> ZN v | NAND3_X2 | 0.025 |   0.303 |    0.195 | 
     | g197489                                 | A1 v -> ZN ^ | NAND2_X4 | 0.026 |   0.329 |    0.221 | 
     | FE_OCPC926_n_33794                      | A ^ -> Z ^   | BUF_X2   | 0.036 |   0.365 |    0.257 | 
     | add_1564_33_Y_add_1555_32_spec3_g184029 | B1 ^ -> ZN v | AOI21_X1 | 0.018 |   0.383 |    0.275 | 
     | add_1564_33_Y_add_1555_32_spec3_g1430   | A v -> ZN v  | XNOR2_X1 | 0.038 |   0.421 |    0.314 | 
     | g171280                                 | B1 v -> ZN ^ | AOI21_X1 | 0.027 |   0.448 |    0.341 | 
     | g171074                                 | A4 ^ -> ZN v | NAND4_X1 | 0.030 |   0.479 |    0.371 | 
     | reg_next_pc_reg[11]                     | D v          | DFF_X1   | 0.000 |   0.479 |    0.371 | 
     +------------------------------------------------------------------------------------------------+ 
Path 95: VIOLATED Setup Check with Pin reg_next_pc_reg[10]/CK 
Endpoint:   reg_next_pc_reg[10]/D  (v) checked with  leading edge of 'clk'
Beginpoint: decoded_imm_j_reg[4]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.003
- Setup                         0.027
+ Phase Shift                   0.400
= Required Time                 0.370
- Arrival Time                  0.477
= Slack Time                   -0.107
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.017
     = Beginpoint Arrival Time       0.017
     +------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                         |              |          |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+----------+-------+---------+----------| 
     | decoded_imm_j_reg[4]                    | CK ^         |          |       |   0.017 |   -0.090 | 
     | decoded_imm_j_reg[4]                    | CK ^ -> Q ^  | DFF_X2   | 0.151 |   0.169 |    0.061 | 
     | g97104__176930                          | A2 ^ -> ZN ^ | AND2_X4  | 0.046 |   0.214 |    0.107 | 
     | add_1564_33_Y_add_1555_32_spec3_g1654   | A1 ^ -> ZN ^ | OR2_X2   | 0.032 |   0.246 |    0.139 | 
     | g184104                                 | A2 ^ -> ZN ^ | AND2_X4  | 0.031 |   0.278 |    0.170 | 
     | FE_RC_2366_0                            | A2 ^ -> ZN v | NAND3_X2 | 0.025 |   0.303 |    0.195 | 
     | g197489                                 | A1 v -> ZN ^ | NAND2_X4 | 0.026 |   0.329 |    0.221 | 
     | FE_OCPC926_n_33794                      | A ^ -> Z ^   | BUF_X2   | 0.036 |   0.365 |    0.258 | 
     | add_1564_33_Y_add_1555_32_spec3_g184024 | B1 ^ -> ZN v | AOI21_X1 | 0.018 |   0.383 |    0.276 | 
     | add_1564_33_Y_add_1555_32_spec3_g1429   | A v -> ZN v  | XNOR2_X1 | 0.041 |   0.424 |    0.317 | 
     | g171279                                 | B1 v -> ZN ^ | AOI21_X2 | 0.023 |   0.447 |    0.340 | 
     | g171073                                 | A4 ^ -> ZN v | NAND4_X1 | 0.030 |   0.477 |    0.370 | 
     | reg_next_pc_reg[10]                     | D v          | DFF_X1   | 0.000 |   0.477 |    0.370 | 
     +------------------------------------------------------------------------------------------------+ 
Path 96: VIOLATED Setup Check with Pin reg_next_pc_reg[9]/CK 
Endpoint:   reg_next_pc_reg[9]/D   (v) checked with  leading edge of 'clk'
Beginpoint: decoded_imm_j_reg[4]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.003
- Setup                         0.027
+ Phase Shift                   0.400
= Required Time                 0.370
- Arrival Time                  0.477
= Slack Time                   -0.107
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.017
     = Beginpoint Arrival Time       0.017
     +------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                         |              |          |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+----------+-------+---------+----------| 
     | decoded_imm_j_reg[4]                    | CK ^         |          |       |   0.017 |   -0.090 | 
     | decoded_imm_j_reg[4]                    | CK ^ -> Q ^  | DFF_X2   | 0.151 |   0.169 |    0.062 | 
     | g97104__176930                          | A2 ^ -> ZN ^ | AND2_X4  | 0.046 |   0.214 |    0.107 | 
     | add_1564_33_Y_add_1555_32_spec3_g1654   | A1 ^ -> ZN ^ | OR2_X2   | 0.032 |   0.246 |    0.139 | 
     | g184104                                 | A2 ^ -> ZN ^ | AND2_X4  | 0.031 |   0.278 |    0.170 | 
     | FE_RC_2366_0                            | A2 ^ -> ZN v | NAND3_X2 | 0.025 |   0.303 |    0.196 | 
     | g197489                                 | A1 v -> ZN ^ | NAND2_X4 | 0.026 |   0.329 |    0.222 | 
     | FE_OCPC926_n_33794                      | A ^ -> Z ^   | BUF_X2   | 0.036 |   0.365 |    0.258 | 
     | add_1564_33_Y_add_1555_32_spec3_g184028 | B1 ^ -> ZN v | AOI21_X1 | 0.020 |   0.385 |    0.278 | 
     | FE_RC_450_0                             | A1 v -> ZN ^ | NAND2_X1 | 0.016 |   0.401 |    0.294 | 
     | FE_RC_449_0                             | A ^ -> ZN v  | OAI21_X1 | 0.018 |   0.420 |    0.312 | 
     | g171278                                 | B1 v -> ZN ^ | AOI21_X1 | 0.027 |   0.447 |    0.340 | 
     | g171072                                 | A4 ^ -> ZN v | NAND4_X1 | 0.031 |   0.477 |    0.370 | 
     | reg_next_pc_reg[9]                      | D v          | DFF_X1   | 0.000 |   0.477 |    0.370 | 
     +------------------------------------------------------------------------------------------------+ 
Path 97: VIOLATED Setup Check with Pin reg_next_pc_reg[13]/CK 
Endpoint:   reg_next_pc_reg[13]/D  (^) checked with  leading edge of 'clk'
Beginpoint: decoded_imm_j_reg[4]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.003
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.368
- Arrival Time                  0.473
= Slack Time                   -0.106
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.017
     = Beginpoint Arrival Time       0.017
     +----------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                       |              |          |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+---------+----------| 
     | decoded_imm_j_reg[4]                  | CK ^         |          |       |   0.017 |   -0.088 | 
     | decoded_imm_j_reg[4]                  | CK ^ -> Q ^  | DFF_X2   | 0.151 |   0.169 |    0.063 | 
     | g97104__176930                        | A2 ^ -> ZN ^ | AND2_X4  | 0.046 |   0.214 |    0.109 | 
     | add_1564_33_Y_add_1555_32_spec2_g1654 | A1 ^ -> ZN ^ | OR2_X2   | 0.029 |   0.244 |    0.138 | 
     | add_1564_33_Y_add_1555_32_spec2_g1590 | A1 ^ -> ZN ^ | AND2_X2  | 0.034 |   0.278 |    0.172 | 
     | FE_RC_2180_0                          | A1 ^ -> ZN v | NAND3_X2 | 0.024 |   0.301 |    0.196 | 
     | g196729                               | A1 v -> ZN ^ | NAND2_X4 | 0.021 |   0.322 |    0.217 | 
     | FE_OCPC941_n_32842                    | A ^ -> Z ^   | BUF_X2   | 0.039 |   0.361 |    0.255 | 
     | add_1564_33_Y_add_1555_32_spec2_g1466 | A ^ -> ZN v  | INV_X2   | 0.016 |   0.377 |    0.271 | 
     | add_1564_33_Y_add_1555_32_spec2_g1449 | B1 v -> ZN ^ | OAI21_X2 | 0.024 |   0.401 |    0.295 | 
     | add_1564_33_Y_add_1555_32_spec2_g1434 | A ^ -> ZN ^  | XNOR2_X1 | 0.041 |   0.442 |    0.336 | 
     | g171824                               | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.457 |    0.351 | 
     | FE_RC_477_0                           | A1 v -> ZN ^ | NAND4_X1 | 0.016 |   0.473 |    0.368 | 
     | reg_next_pc_reg[13]                   | D ^          | DFF_X1   | 0.000 |   0.473 |    0.368 | 
     +----------------------------------------------------------------------------------------------+ 
Path 98: VIOLATED Setup Check with Pin alu_out_q_reg[15]/CK 
Endpoint:   alu_out_q_reg[15]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_op1_reg[8]/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.002
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.366
- Arrival Time                  0.471
= Slack Time                   -0.105
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.028
     = Beginpoint Arrival Time       0.028
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_op1_reg[8]      | CK ^         |           |       |   0.028 |   -0.077 | 
     | reg_op1_reg[8]      | CK ^ -> Q ^  | DFF_X2    | 0.155 |   0.183 |    0.078 | 
     | FE_RC_3068_0        | A ^ -> Z ^   | BUF_X4    | 0.036 |   0.219 |    0.114 | 
     | g184119             | A2 ^ -> ZN v | NAND2_X2  | 0.023 |   0.241 |    0.136 | 
     | g973                | A2 v -> ZN ^ | NOR2_X1   | 0.040 |   0.281 |    0.176 | 
     | FE_RC_2329_0        | C2 ^ -> ZN v | OAI211_X2 | 0.029 |   0.311 |    0.206 | 
     | FE_OCPC2186_n_14703 | A v -> Z v   | BUF_X1    | 0.031 |   0.342 |    0.237 | 
     | g962                | A v -> ZN ^  | INV_X1    | 0.015 |   0.357 |    0.252 | 
     | g182945             | A ^ -> ZN v  | AOI21_X2  | 0.013 |   0.370 |    0.265 | 
     | g182944             | A2 v -> ZN ^ | NAND2_X2  | 0.028 |   0.398 |    0.293 | 
     | FE_RC_3127_0        | A1 ^ -> ZN v | NAND2_X1  | 0.020 |   0.418 |    0.313 | 
     | FE_RC_3126_0        | A1 v -> ZN ^ | NAND3_X2  | 0.020 |   0.438 |    0.333 | 
     | FE_RC_3086_0        | A1 ^ -> ZN v | NAND2_X2  | 0.012 |   0.450 |    0.345 | 
     | FE_RC_3085_0        | A v -> ZN ^  | OAI211_X1 | 0.021 |   0.471 |    0.366 | 
     | alu_out_q_reg[15]   | D ^          | DFF_X1    | 0.000 |   0.471 |    0.366 | 
     +-----------------------------------------------------------------------------+ 
Path 99: VIOLATED Setup Check with Pin reg_next_pc_reg[14]/CK 
Endpoint:   reg_next_pc_reg[14]/D  (^) checked with  leading edge of 'clk'
Beginpoint: decoded_imm_j_reg[4]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.002
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.368
- Arrival Time                  0.473
= Slack Time                   -0.105
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.017
     = Beginpoint Arrival Time       0.017
     +----------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                       |              |          |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+---------+----------| 
     | decoded_imm_j_reg[4]                  | CK ^         |          |       |   0.017 |   -0.087 | 
     | decoded_imm_j_reg[4]                  | CK ^ -> Q ^  | DFF_X2   | 0.151 |   0.169 |    0.064 | 
     | g97104__176930                        | A2 ^ -> ZN ^ | AND2_X4  | 0.046 |   0.214 |    0.110 | 
     | add_1564_33_Y_add_1555_32_spec2_g1654 | A1 ^ -> ZN ^ | OR2_X2   | 0.029 |   0.244 |    0.139 | 
     | add_1564_33_Y_add_1555_32_spec2_g1590 | A1 ^ -> ZN ^ | AND2_X2  | 0.034 |   0.278 |    0.173 | 
     | FE_RC_2180_0                          | A1 ^ -> ZN v | NAND3_X2 | 0.024 |   0.301 |    0.197 | 
     | g196729                               | A1 v -> ZN ^ | NAND2_X4 | 0.021 |   0.322 |    0.217 | 
     | FE_OCPC941_n_32842                    | A ^ -> Z ^   | BUF_X2   | 0.039 |   0.361 |    0.256 | 
     | add_1564_33_Y_add_1555_32_spec2_g1466 | A ^ -> ZN v  | INV_X2   | 0.016 |   0.377 |    0.272 | 
     | add_1564_33_Y_add_1555_32_spec2_g1447 | B1 v -> ZN ^ | OAI21_X2 | 0.024 |   0.401 |    0.296 | 
     | add_1564_33_Y_add_1555_32_spec2_g1427 | A ^ -> ZN ^  | XNOR2_X1 | 0.040 |   0.441 |    0.336 | 
     | g171805                               | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.456 |    0.351 | 
     | FE_RC_479_0                           | A1 v -> ZN ^ | NAND4_X1 | 0.017 |   0.473 |    0.368 | 
     | reg_next_pc_reg[14]                   | D ^          | DFF_X1   | 0.000 |   0.473 |    0.368 | 
     +----------------------------------------------------------------------------------------------+ 
Path 100: VIOLATED Setup Check with Pin alu_out_q_reg[23]/CK 
Endpoint:   alu_out_q_reg[23]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_op1_reg[8]/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.003
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.367
- Arrival Time                  0.471
= Slack Time                   -0.104
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.028
     = Beginpoint Arrival Time       0.028
     +---------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                   |              |           |       |  Time   |   Time   | 
     |-------------------+--------------+-----------+-------+---------+----------| 
     | reg_op1_reg[8]    | CK ^         |           |       |   0.028 |   -0.076 | 
     | reg_op1_reg[8]    | CK ^ -> Q ^  | DFF_X2    | 0.155 |   0.183 |    0.079 | 
     | FE_RC_3068_0      | A ^ -> Z ^   | BUF_X4    | 0.036 |   0.219 |    0.115 | 
     | g184119           | A2 ^ -> ZN v | NAND2_X2  | 0.023 |   0.241 |    0.138 | 
     | g973              | A2 v -> ZN ^ | NOR2_X1   | 0.040 |   0.281 |    0.178 | 
     | FE_RC_2329_0      | C2 ^ -> ZN v | OAI211_X2 | 0.029 |   0.311 |    0.207 | 
     | g108              | A1 v -> ZN ^ | NAND3_X2  | 0.025 |   0.336 |    0.232 | 
     | g196811           | A1 ^ -> ZN v | NAND3_X4  | 0.031 |   0.367 |    0.263 | 
     | FE_RC_378_0       | A1 v -> ZN ^ | NAND3_X4  | 0.028 |   0.395 |    0.291 | 
     | g192234           | B1 ^ -> ZN v | AOI21_X4  | 0.018 |   0.413 |    0.309 | 
     | FE_RC_3501_0      | A2 v -> ZN ^ | NAND2_X1  | 0.019 |   0.432 |    0.328 | 
     | FE_RC_3810_0      | A ^ -> ZN v  | INV_X1    | 0.011 |   0.443 |    0.339 | 
     | FE_RC_3804_0      | B2 v -> ZN ^ | OAI21_X2  | 0.028 |   0.471 |    0.367 | 
     | alu_out_q_reg[23] | D ^          | DFF_X1    | 0.000 |   0.471 |    0.367 | 
     +---------------------------------------------------------------------------+ 
Path 101: VIOLATED Setup Check with Pin reg_next_pc_reg[15]/CK 
Endpoint:   reg_next_pc_reg[15]/D  (^) checked with  leading edge of 'clk'
Beginpoint: decoded_imm_j_reg[2]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.002
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.368
- Arrival Time                  0.471
= Slack Time                   -0.103
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.017
     = Beginpoint Arrival Time       0.017
     +-------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                         |              |           |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+-----------+-------+---------+----------| 
     | decoded_imm_j_reg[2]                    | CK ^         |           |       |   0.017 |   -0.086 | 
     | decoded_imm_j_reg[2]                    | CK ^ -> Q ^  | DFF_X1    | 0.139 |   0.156 |    0.053 | 
     | FE_RC_2956_0                            | A1 ^ -> ZN ^ | OR2_X4    | 0.043 |   0.199 |    0.096 | 
     | add_1564_33_Y_add_1555_32_spec0_g204031 | A ^ -> ZN v  | OAI211_X1 | 0.036 |   0.235 |    0.132 | 
     | g204030                                 | B v -> ZN ^  | OAI211_X2 | 0.032 |   0.268 |    0.164 | 
     | g204034                                 | A2 ^ -> ZN ^ | AND3_X4   | 0.049 |   0.316 |    0.213 | 
     | FE_OCPC1488_n_40728                     | A ^ -> Z ^   | BUF_X2    | 0.027 |   0.344 |    0.240 | 
     | g195623                                 | A1 ^ -> ZN v | NOR2_X4   | 0.011 |   0.354 |    0.251 | 
     | add_1564_33_Y_add_1555_32_spec0_g1445   | C1 v -> ZN ^ | OAI211_X1 | 0.033 |   0.388 |    0.284 | 
     | add_1564_33_Y_add_1555_32_spec0_g1432   | A ^ -> ZN ^  | XNOR2_X1  | 0.043 |   0.431 |    0.327 | 
     | g171784                                 | A1 ^ -> ZN v | NAND2_X1  | 0.018 |   0.449 |    0.345 | 
     | FE_RC_485_0                             | A3 v -> ZN ^ | NAND4_X1  | 0.023 |   0.471 |    0.368 | 
     | reg_next_pc_reg[15]                     | D ^          | DFF_X1    | 0.000 |   0.471 |    0.368 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 102: VIOLATED Setup Check with Pin alu_out_q_reg[16]/CK 
Endpoint:   alu_out_q_reg[16]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_op1_reg[8]/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.003
- Setup                         0.032
+ Phase Shift                   0.400
= Required Time                 0.365
- Arrival Time                  0.466
= Slack Time                   -0.100
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.028
     = Beginpoint Arrival Time       0.028
     +---------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                   |              |           |       |  Time   |   Time   | 
     |-------------------+--------------+-----------+-------+---------+----------| 
     | reg_op1_reg[8]    | CK ^         |           |       |   0.028 |   -0.073 | 
     | reg_op1_reg[8]    | CK ^ -> Q ^  | DFF_X2    | 0.155 |   0.183 |    0.082 | 
     | FE_RC_3068_0      | A ^ -> Z ^   | BUF_X4    | 0.036 |   0.219 |    0.118 | 
     | g184119           | A2 ^ -> ZN v | NAND2_X2  | 0.023 |   0.241 |    0.141 | 
     | g973              | A2 v -> ZN ^ | NOR2_X1   | 0.040 |   0.281 |    0.181 | 
     | FE_RC_2329_0      | C2 ^ -> ZN v | OAI211_X2 | 0.029 |   0.311 |    0.210 | 
     | g108              | A1 v -> ZN ^ | NAND3_X2  | 0.025 |   0.336 |    0.236 | 
     | g196811           | A1 ^ -> ZN v | NAND3_X4  | 0.031 |   0.367 |    0.266 | 
     | FE_RC_378_0_dup   | A1 v -> ZN ^ | NAND3_X4  | 0.031 |   0.398 |    0.297 | 
     | g172314           | A ^ -> ZN ^  | XNOR2_X1  | 0.045 |   0.443 |    0.342 | 
     | g171540           | B1 ^ -> ZN v | OAI21_X1  | 0.023 |   0.466 |    0.365 | 
     | alu_out_q_reg[16] | D v          | DFF_X1    | 0.000 |   0.466 |    0.365 | 
     +---------------------------------------------------------------------------+ 
Path 103: VIOLATED Setup Check with Pin alu_out_q_reg[11]/CK 
Endpoint:   alu_out_q_reg[11]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_op2_reg[5]/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.002
- Setup                         0.035
+ Phase Shift                   0.400
= Required Time                 0.363
- Arrival Time                  0.463
= Slack Time                   -0.100
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.032
     = Beginpoint Arrival Time       0.032
     +----------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                      |              |           |       |  Time   |   Time   | 
     |--------------------------------------+--------------+-----------+-------+---------+----------| 
     | reg_op2_reg[5]                       | CK ^         |           |       |   0.032 |   -0.068 | 
     | reg_op2_reg[5]                       | CK ^ -> Q ^  | DFF_X1    | 0.110 |   0.141 |    0.041 | 
     | FE_OCPC881_FE_OFN150_mem_la_wdata_5  | A ^ -> Z ^   | BUF_X4    | 0.030 |   0.171 |    0.071 | 
     | FE_OCPC1577_FE_OFN150_mem_la_wdata_5 | A ^ -> ZN v  | INV_X4    | 0.011 |   0.182 |    0.082 | 
     | g96983__203285                       | A1 v -> ZN ^ | NAND4_X2  | 0.015 |   0.197 |    0.097 | 
     | FE_RC_472_0                          | A1 ^ -> ZN v | NAND2_X1  | 0.018 |   0.214 |    0.114 | 
     | FE_RC_3049_0                         | A v -> ZN ^  | INV_X2    | 0.017 |   0.232 |    0.132 | 
     | FE_RC_3048_0                         | A ^ -> ZN v  | OAI211_X4 | 0.030 |   0.261 |    0.162 | 
     | g74                                  | A1 v -> ZN ^ | NAND3_X4  | 0.023 |   0.284 |    0.184 | 
     | g196491                              | A1 ^ -> ZN v | NAND2_X1  | 0.022 |   0.306 |    0.206 | 
     | g182947_dup1                         | A v -> ZN ^  | AOI21_X1  | 0.052 |   0.358 |    0.258 | 
     | g189811                              | B1 ^ -> ZN v | OAI21_X2  | 0.022 |   0.380 |    0.280 | 
     | g189813                              | A1 v -> ZN ^ | NAND2_X1  | 0.017 |   0.397 |    0.297 | 
     | g197070                              | A1 ^ -> ZN v | NAND2_X1  | 0.020 |   0.416 |    0.316 | 
     | g179775                              | B1 v -> ZN ^ | OAI221_X2 | 0.047 |   0.463 |    0.363 | 
     | alu_out_q_reg[11]                    | D ^          | DFF_X1    | 0.000 |   0.463 |    0.363 | 
     +----------------------------------------------------------------------------------------------+ 
Path 104: VIOLATED Setup Check with Pin reg_sh_reg[0]/CK 
Endpoint:   reg_sh_reg[0]/D        (v) checked with  leading edge of 'clk'
Beginpoint: decoded_imm_j_reg[4]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.010
- Setup                         0.025
+ Phase Shift                   0.400
= Required Time                 0.365
- Arrival Time                  0.463
= Slack Time                   -0.098
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.017
     = Beginpoint Arrival Time       0.017
     +-----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                           |              |           |       |  Time   |   Time   | 
     |---------------------------+--------------+-----------+-------+---------+----------| 
     | decoded_imm_j_reg[4]      | CK ^         |           |       |   0.017 |   -0.081 | 
     | decoded_imm_j_reg[4]      | CK ^ -> Q ^  | DFF_X2    | 0.151 |   0.169 |    0.071 | 
     | FE_OCPC2051_decoded_rs2_4 | A ^ -> Z ^   | BUF_X2    | 0.032 |   0.201 |    0.103 | 
     | g173016                   | A2 ^ -> ZN v | NOR2_X4   | 0.012 |   0.212 |    0.114 | 
     | FE_RC_3153_0              | A v -> Z v   | BUF_X4    | 0.029 |   0.241 |    0.143 | 
     | g172275_dup               | A2 v -> ZN v | AND2_X4   | 0.034 |   0.276 |    0.177 | 
     | FE_RC_3203_0              | B1 v -> ZN ^ | AOI222_X1 | 0.085 |   0.360 |    0.262 | 
     | FE_RC_3099_0              | A2 ^ -> ZN ^ | AND2_X2   | 0.044 |   0.404 |    0.306 | 
     | FE_RC_763_0               | A1 ^ -> ZN v | NAND4_X4  | 0.023 |   0.428 |    0.330 | 
     | FE_OCPC1837_FE_RN_399_0   | A v -> ZN ^  | INV_X4    | 0.020 |   0.448 |    0.350 | 
     | FE_RC_931_0               | B1 ^ -> ZN v | OAI21_X1  | 0.015 |   0.463 |    0.365 | 
     | reg_sh_reg[0]             | D v          | DFF_X1    | 0.000 |   0.463 |    0.365 | 
     +-----------------------------------------------------------------------------------+ 
Path 105: VIOLATED Setup Check with Pin reg_op2_reg[3]/CK 
Endpoint:   reg_op2_reg[3]/D       (v) checked with  leading edge of 'clk'
Beginpoint: decoded_imm_j_reg[4]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.009
- Setup                         0.026
+ Phase Shift                   0.400
= Required Time                 0.365
- Arrival Time                  0.462
= Slack Time                   -0.097
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.017
     = Beginpoint Arrival Time       0.017
     +-----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                           |              |           |       |  Time   |   Time   | 
     |---------------------------+--------------+-----------+-------+---------+----------| 
     | decoded_imm_j_reg[4]      | CK ^         |           |       |   0.017 |   -0.080 | 
     | decoded_imm_j_reg[4]      | CK ^ -> Q ^  | DFF_X2    | 0.151 |   0.169 |    0.072 | 
     | FE_OCPC2051_decoded_rs2_4 | A ^ -> Z ^   | BUF_X2    | 0.032 |   0.201 |    0.104 | 
     | g173016                   | A2 ^ -> ZN v | NOR2_X4   | 0.012 |   0.212 |    0.115 | 
     | FE_RC_3153_0              | A v -> Z v   | BUF_X4    | 0.029 |   0.241 |    0.144 | 
     | g172275_dup               | A2 v -> ZN v | AND2_X4   | 0.034 |   0.276 |    0.178 | 
     | g196520                   | B1 v -> ZN ^ | AOI222_X2 | 0.072 |   0.348 |    0.251 | 
     | g170989                   | A1 ^ -> ZN ^ | AND3_X2   | 0.051 |   0.399 |    0.302 | 
     | FE_RC_834_0               | A1 ^ -> ZN v | NAND2_X2  | 0.016 |   0.415 |    0.318 | 
     | FE_RC_832_0               | A1 v -> ZN ^ | NOR2_X4   | 0.027 |   0.441 |    0.344 | 
     | FE_RC_584_0               | B1 ^ -> ZN v | OAI21_X1  | 0.021 |   0.462 |    0.365 | 
     | reg_op2_reg[3]            | D v          | DFF_X1    | 0.000 |   0.462 |    0.365 | 
     +-----------------------------------------------------------------------------------+ 
Path 106: VIOLATED Setup Check with Pin reg_op2_reg[0]/CK 
Endpoint:   reg_op2_reg[0]/D       (v) checked with  leading edge of 'clk'
Beginpoint: decoded_imm_j_reg[4]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.009
- Setup                         0.025
+ Phase Shift                   0.400
= Required Time                 0.366
- Arrival Time                  0.462
= Slack Time                   -0.096
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.017
     = Beginpoint Arrival Time       0.017
     +-----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                           |              |           |       |  Time   |   Time   | 
     |---------------------------+--------------+-----------+-------+---------+----------| 
     | decoded_imm_j_reg[4]      | CK ^         |           |       |   0.017 |   -0.079 | 
     | decoded_imm_j_reg[4]      | CK ^ -> Q ^  | DFF_X2    | 0.151 |   0.169 |    0.073 | 
     | FE_OCPC2051_decoded_rs2_4 | A ^ -> Z ^   | BUF_X2    | 0.032 |   0.201 |    0.105 | 
     | g173016                   | A2 ^ -> ZN v | NOR2_X4   | 0.012 |   0.212 |    0.116 | 
     | FE_RC_3153_0              | A v -> Z v   | BUF_X4    | 0.029 |   0.241 |    0.145 | 
     | g172275_dup               | A2 v -> ZN v | AND2_X4   | 0.034 |   0.276 |    0.179 | 
     | FE_RC_3203_0              | B1 v -> ZN ^ | AOI222_X1 | 0.085 |   0.360 |    0.264 | 
     | FE_RC_3099_0              | A2 ^ -> ZN ^ | AND2_X2   | 0.044 |   0.404 |    0.308 | 
     | FE_RC_763_0               | A1 ^ -> ZN v | NAND4_X4  | 0.023 |   0.428 |    0.332 | 
     | FE_OCPC1837_FE_RN_399_0   | A v -> ZN ^  | INV_X4    | 0.020 |   0.448 |    0.352 | 
     | FE_RC_762_0               | B1 ^ -> ZN v | OAI21_X2  | 0.014 |   0.462 |    0.366 | 
     | reg_op2_reg[0]            | D v          | DFF_X1    | 0.000 |   0.462 |    0.366 | 
     +-----------------------------------------------------------------------------------+ 
Path 107: VIOLATED Setup Check with Pin reg_out_reg[11]/CK 
Endpoint:   reg_out_reg[11]/D    (v) checked with  leading edge of 'clk'
Beginpoint: decoded_imm_reg[2]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.002
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.368
- Arrival Time                  0.464
= Slack Time                   -0.096
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.016
     = Beginpoint Arrival Time       0.016
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | decoded_imm_reg[2]  | CK ^         |          |       |   0.016 |   -0.080 | 
     | decoded_imm_reg[2]  | CK ^ -> Q v  | DFF_X2   | 0.118 |   0.134 |    0.038 | 
     | FE_RC_1414_0        | B2 v -> ZN ^ | OAI22_X1 | 0.045 |   0.180 |    0.084 | 
     | FE_OCPC1127_n_24840 | A ^ -> ZN v  | INV_X1   | 0.010 |   0.189 |    0.094 | 
     | FE_RC_1399_0        | A1 v -> ZN ^ | NAND2_X1 | 0.018 |   0.207 |    0.112 | 
     | FE_RC_1398_0        | A1 ^ -> ZN v | NAND3_X2 | 0.024 |   0.232 |    0.136 | 
     | FE_RC_3835_0        | A3 v -> ZN ^ | NAND3_X2 | 0.028 |   0.260 |    0.164 | 
     | add_1801_23_g185559 | A1 ^ -> ZN v | NAND2_X4 | 0.017 |   0.276 |    0.181 | 
     | FE_OCPC2211_n_21481 | A v -> Z v   | BUF_X2   | 0.031 |   0.307 |    0.212 | 
     | FE_OCPC1535_n_21481 | A v -> ZN ^  | INV_X2   | 0.023 |   0.330 |    0.235 | 
     | FE_RC_3969_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.340 |    0.244 | 
     | FE_RC_3967_0        | A2 v -> ZN ^ | NAND2_X2 | 0.015 |   0.355 |    0.259 | 
     | FE_RC_3962_0        | A2 ^ -> ZN v | NAND2_X2 | 0.014 |   0.369 |    0.273 | 
     | FE_RC_3961_0        | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.384 |    0.288 | 
     | FE_RC_3960_0        | A ^ -> ZN v  | OAI21_X1 | 0.021 |   0.405 |    0.309 | 
     | g192139             | B1 v -> ZN ^ | AOI21_X1 | 0.027 |   0.432 |    0.336 | 
     | g171306             | A1 ^ -> ZN v | NAND3_X1 | 0.032 |   0.464 |    0.368 | 
     | reg_out_reg[11]     | D v          | DFF_X1   | 0.000 |   0.464 |    0.368 | 
     +----------------------------------------------------------------------------+ 
Path 108: VIOLATED Setup Check with Pin alu_out_q_reg[18]/CK 
Endpoint:   alu_out_q_reg[18]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_op1_reg[8]/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.004
- Setup                         0.027
+ Phase Shift                   0.400
= Required Time                 0.369
- Arrival Time                  0.465
= Slack Time                   -0.096
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.028
     = Beginpoint Arrival Time       0.028
     +---------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                   |              |           |       |  Time   |   Time   | 
     |-------------------+--------------+-----------+-------+---------+----------| 
     | reg_op1_reg[8]    | CK ^         |           |       |   0.028 |   -0.068 | 
     | reg_op1_reg[8]    | CK ^ -> Q ^  | DFF_X2    | 0.155 |   0.183 |    0.087 | 
     | FE_RC_3068_0      | A ^ -> Z ^   | BUF_X4    | 0.036 |   0.219 |    0.123 | 
     | g184119           | A2 ^ -> ZN v | NAND2_X2  | 0.023 |   0.241 |    0.146 | 
     | g973              | A2 v -> ZN ^ | NOR2_X1   | 0.040 |   0.281 |    0.186 | 
     | FE_RC_2329_0      | C2 ^ -> ZN v | OAI211_X2 | 0.029 |   0.311 |    0.215 | 
     | g108              | A1 v -> ZN ^ | NAND3_X2  | 0.025 |   0.336 |    0.240 | 
     | g196811           | A1 ^ -> ZN v | NAND3_X4  | 0.031 |   0.367 |    0.271 | 
     | FE_RC_378_0_dup   | A1 v -> ZN ^ | NAND3_X4  | 0.031 |   0.398 |    0.302 | 
     | g456              | B1 ^ -> ZN v | AOI21_X1  | 0.021 |   0.419 |    0.323 | 
     | FE_RC_3116_0      | A1 v -> ZN ^ | NAND2_X1  | 0.016 |   0.434 |    0.339 | 
     | FE_RC_3115_0      | A ^ -> ZN v  | OAI211_X1 | 0.030 |   0.465 |    0.369 | 
     | alu_out_q_reg[18] | D v          | DFF_X1    | 0.000 |   0.465 |    0.369 | 
     +---------------------------------------------------------------------------+ 
Path 109: VIOLATED Setup Check with Pin reg_out_reg[27]/CK 
Endpoint:   reg_out_reg[27]/D    (^) checked with  leading edge of 'clk'
Beginpoint: decoded_imm_reg[2]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.009
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.360
- Arrival Time                  0.455
= Slack Time                   -0.095
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.016
     = Beginpoint Arrival Time       0.016
     +-------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                        |              |          |       |  Time   |   Time   | 
     |------------------------+--------------+----------+-------+---------+----------| 
     | decoded_imm_reg[2]     | CK ^         |          |       |   0.016 |   -0.079 | 
     | decoded_imm_reg[2]     | CK ^ -> Q ^  | DFF_X2   | 0.145 |   0.161 |    0.066 | 
     | FE_RC_1414_0           | B2 ^ -> ZN v | OAI22_X1 | 0.026 |   0.187 |    0.092 | 
     | FE_OCPC1127_n_24840    | A v -> ZN ^  | INV_X1   | 0.014 |   0.201 |    0.106 | 
     | FE_RC_1399_0           | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.216 |    0.121 | 
     | FE_RC_1398_0           | A1 v -> ZN ^ | NAND3_X2 | 0.021 |   0.238 |    0.142 | 
     | FE_RC_3835_0           | A3 ^ -> ZN v | NAND3_X2 | 0.027 |   0.265 |    0.170 | 
     | add_1801_23_g185559    | A1 v -> ZN ^ | NAND2_X4 | 0.020 |   0.285 |    0.190 | 
     | add_1801_23_g1007_dup  | A2 ^ -> ZN v | NAND2_X2 | 0.019 |   0.303 |    0.208 | 
     | add_1801_23_g993_0_dup | A1 v -> ZN v | AND2_X4  | 0.033 |   0.336 |    0.241 | 
     | add_1801_23_g965       | B1 v -> ZN ^ | OAI21_X2 | 0.030 |   0.366 |    0.271 | 
     | add_1801_23_g958       | A ^ -> ZN ^  | XNOR2_X2 | 0.048 |   0.415 |    0.319 | 
     | g172915                | A1 ^ -> ZN v | NAND2_X2 | 0.017 |   0.431 |    0.336 | 
     | g171266                | A1 v -> ZN ^ | NAND3_X1 | 0.024 |   0.455 |    0.360 | 
     | reg_out_reg[27]        | D ^          | DFF_X2   | 0.000 |   0.455 |    0.360 | 
     +-------------------------------------------------------------------------------+ 
Path 110: VIOLATED Setup Check with Pin alu_out_q_reg[19]/CK 
Endpoint:   alu_out_q_reg[19]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_op1_reg[8]/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.003
- Setup                         0.027
+ Phase Shift                   0.400
= Required Time                 0.369
- Arrival Time                  0.464
= Slack Time                   -0.095
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.028
     = Beginpoint Arrival Time       0.028
     +---------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                   |              |           |       |  Time   |   Time   | 
     |-------------------+--------------+-----------+-------+---------+----------| 
     | reg_op1_reg[8]    | CK ^         |           |       |   0.028 |   -0.067 | 
     | reg_op1_reg[8]    | CK ^ -> Q ^  | DFF_X2    | 0.155 |   0.183 |    0.087 | 
     | FE_RC_3068_0      | A ^ -> Z ^   | BUF_X4    | 0.036 |   0.219 |    0.123 | 
     | g184119           | A2 ^ -> ZN v | NAND2_X2  | 0.023 |   0.241 |    0.146 | 
     | g973              | A2 v -> ZN ^ | NOR2_X1   | 0.040 |   0.281 |    0.186 | 
     | FE_RC_2329_0      | C2 ^ -> ZN v | OAI211_X2 | 0.029 |   0.311 |    0.216 | 
     | g108              | A1 v -> ZN ^ | NAND3_X2  | 0.025 |   0.336 |    0.241 | 
     | g196811           | A1 ^ -> ZN v | NAND3_X4  | 0.031 |   0.367 |    0.272 | 
     | FE_RC_378_0_dup   | A1 v -> ZN ^ | NAND3_X4  | 0.031 |   0.398 |    0.302 | 
     | g449              | B1 ^ -> ZN v | AOI21_X1  | 0.021 |   0.419 |    0.324 | 
     | FE_RC_3856_0      | A1 v -> ZN ^ | NAND2_X1  | 0.016 |   0.434 |    0.339 | 
     | FE_RC_3855_0      | A ^ -> ZN v  | OAI211_X1 | 0.030 |   0.464 |    0.369 | 
     | alu_out_q_reg[19] | D v          | DFF_X1    | 0.000 |   0.464 |    0.369 | 
     +---------------------------------------------------------------------------+ 
Path 111: VIOLATED Setup Check with Pin reg_out_reg[19]/CK 
Endpoint:   reg_out_reg[19]/D    (^) checked with  leading edge of 'clk'
Beginpoint: decoded_imm_reg[2]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.010
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.360
- Arrival Time                  0.454
= Slack Time                   -0.094
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.016
     = Beginpoint Arrival Time       0.016
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | decoded_imm_reg[2]    | CK ^         |          |       |   0.016 |   -0.078 | 
     | decoded_imm_reg[2]    | CK ^ -> Q ^  | DFF_X2   | 0.145 |   0.161 |    0.067 | 
     | FE_RC_1414_0          | B2 ^ -> ZN v | OAI22_X1 | 0.026 |   0.187 |    0.093 | 
     | FE_OCPC1127_n_24840   | A v -> ZN ^  | INV_X1   | 0.014 |   0.201 |    0.107 | 
     | FE_RC_1399_0          | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.216 |    0.123 | 
     | FE_RC_1398_0          | A1 v -> ZN ^ | NAND3_X2 | 0.021 |   0.238 |    0.144 | 
     | FE_RC_3835_0          | A3 ^ -> ZN v | NAND3_X2 | 0.027 |   0.265 |    0.171 | 
     | add_1801_23_g185559   | A1 v -> ZN ^ | NAND2_X4 | 0.020 |   0.285 |    0.191 | 
     | add_1801_23_g1007_dup | A2 ^ -> ZN v | NAND2_X2 | 0.019 |   0.303 |    0.210 | 
     | add_1801_23_g993_0    | A1 v -> ZN v | AND2_X4  | 0.035 |   0.339 |    0.245 | 
     | add_1801_23_g982      | B1 v -> ZN ^ | OAI21_X2 | 0.034 |   0.373 |    0.279 | 
     | FE_RC_681_0           | A1 ^ -> ZN v | NAND2_X1 | 0.020 |   0.393 |    0.299 | 
     | FE_RC_680_0           | A v -> ZN ^  | OAI21_X2 | 0.027 |   0.419 |    0.326 | 
     | g172797               | A1 ^ -> ZN v | NAND2_X2 | 0.015 |   0.435 |    0.341 | 
     | FE_RC_3138_0          | A2 v -> ZN ^ | NAND3_X1 | 0.019 |   0.454 |    0.360 | 
     | reg_out_reg[19]       | D ^          | DFF_X2   | 0.000 |   0.454 |    0.360 | 
     +------------------------------------------------------------------------------+ 
Path 112: VIOLATED Setup Check with Pin alu_out_q_reg[12]/CK 
Endpoint:   alu_out_q_reg[12]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_op1_reg[8]/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.003
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.366
- Arrival Time                  0.459
= Slack Time                   -0.093
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.028
     = Beginpoint Arrival Time       0.028
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_op1_reg[8]      | CK ^         |           |       |   0.028 |   -0.066 | 
     | reg_op1_reg[8]      | CK ^ -> Q ^  | DFF_X2    | 0.155 |   0.183 |    0.089 | 
     | FE_RC_3068_0        | A ^ -> Z ^   | BUF_X4    | 0.036 |   0.219 |    0.125 | 
     | g184119             | A2 ^ -> ZN v | NAND2_X2  | 0.023 |   0.241 |    0.148 | 
     | g973                | A2 v -> ZN ^ | NOR2_X1   | 0.040 |   0.281 |    0.188 | 
     | FE_RC_2329_0        | C2 ^ -> ZN v | OAI211_X2 | 0.029 |   0.311 |    0.218 | 
     | FE_OCPC2186_n_14703 | A v -> Z v   | BUF_X1    | 0.031 |   0.342 |    0.249 | 
     | g962                | A v -> ZN ^  | INV_X1    | 0.015 |   0.357 |    0.264 | 
     | g182945             | A ^ -> ZN v  | AOI21_X2  | 0.013 |   0.370 |    0.277 | 
     | g182944             | A2 v -> ZN ^ | NAND2_X2  | 0.028 |   0.398 |    0.305 | 
     | g171143             | A ^ -> ZN ^  | XNOR2_X1  | 0.042 |   0.440 |    0.347 | 
     | g170785             | B1 ^ -> ZN v | OAI21_X1  | 0.019 |   0.459 |    0.365 | 
     | alu_out_q_reg[12]   | D v          | DFF_X1    | 0.000 |   0.459 |    0.366 | 
     +-----------------------------------------------------------------------------+ 
Path 113: VIOLATED Setup Check with Pin reg_out_reg[20]/CK 
Endpoint:   reg_out_reg[20]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_op1_reg[20]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.000
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.371
- Arrival Time                  0.464
= Slack Time                   -0.093
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.033
     = Beginpoint Arrival Time       0.033
     +---------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                     |              |           |       |  Time   |   Time   | 
     |-------------------------------------+--------------+-----------+-------+---------+----------| 
     | reg_op1_reg[20]                     | CK ^         |           |       |   0.033 |   -0.060 | 
     | reg_op1_reg[20]                     | CK ^ -> Q v  | DFF_X1    | 0.103 |   0.136 |    0.043 | 
     | FE_OCPC2212_FE_OFN45854_pcpi_rs1_20 | A v -> Z v   | BUF_X4    | 0.030 |   0.166 |    0.073 | 
     | FE_OCPC1288_FE_OFN45854_pcpi_rs1_20 | A v -> Z v   | BUF_X2    | 0.039 |   0.205 |    0.112 | 
     | FE_OCPC2057_FE_OFN45854_pcpi_rs1_20 | A v -> Z v   | BUF_X2    | 0.037 |   0.242 |    0.149 | 
     | g96808__201561                      | C2 v -> ZN ^ | AOI222_X1 | 0.096 |   0.338 |    0.245 | 
     | g96677__6877                        | A1 ^ -> ZN v | NAND2_X1  | 0.032 |   0.370 |    0.277 | 
     | g96643__2683                        | A v -> ZN ^  | AOI21_X2  | 0.052 |   0.422 |    0.329 | 
     | g96568__6877                        | B ^ -> ZN v  | OAI211_X1 | 0.041 |   0.463 |    0.370 | 
     | reg_out_reg[20]                     | D v          | DFF_X1    | 0.000 |   0.464 |    0.371 | 
     +---------------------------------------------------------------------------------------------+ 
Path 114: VIOLATED Setup Check with Pin alu_out_q_reg[17]/CK 
Endpoint:   alu_out_q_reg[17]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_op1_reg[8]/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.003
- Setup                         0.027
+ Phase Shift                   0.400
= Required Time                 0.370
- Arrival Time                  0.463
= Slack Time                   -0.093
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.028
     = Beginpoint Arrival Time       0.028
     +---------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                   |              |           |       |  Time   |   Time   | 
     |-------------------+--------------+-----------+-------+---------+----------| 
     | reg_op1_reg[8]    | CK ^         |           |       |   0.028 |   -0.065 | 
     | reg_op1_reg[8]    | CK ^ -> Q ^  | DFF_X2    | 0.155 |   0.183 |    0.090 | 
     | FE_RC_3068_0      | A ^ -> Z ^   | BUF_X4    | 0.036 |   0.219 |    0.126 | 
     | g184119           | A2 ^ -> ZN v | NAND2_X2  | 0.023 |   0.241 |    0.149 | 
     | g973              | A2 v -> ZN ^ | NOR2_X1   | 0.040 |   0.281 |    0.189 | 
     | FE_RC_2329_0      | C2 ^ -> ZN v | OAI211_X2 | 0.029 |   0.311 |    0.218 | 
     | g108              | A1 v -> ZN ^ | NAND3_X2  | 0.025 |   0.336 |    0.243 | 
     | g196811           | A1 ^ -> ZN v | NAND3_X4  | 0.031 |   0.367 |    0.274 | 
     | FE_RC_378_0_dup   | A1 v -> ZN ^ | NAND3_X4  | 0.031 |   0.398 |    0.305 | 
     | g178005           | B1 ^ -> ZN v | AOI21_X1  | 0.021 |   0.419 |    0.326 | 
     | FE_RC_3055_0      | A1 v -> ZN ^ | NAND2_X1  | 0.016 |   0.435 |    0.342 | 
     | FE_RC_3054_0      | A ^ -> ZN v  | OAI211_X1 | 0.028 |   0.463 |    0.370 | 
     | alu_out_q_reg[17] | D v          | DFF_X1    | 0.000 |   0.463 |    0.370 | 
     +---------------------------------------------------------------------------+ 
Path 115: VIOLATED Setup Check with Pin reg_out_reg[21]/CK 
Endpoint:   reg_out_reg[21]/D    (^) checked with  leading edge of 'clk'
Beginpoint: decoded_imm_reg[2]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.009
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.360
- Arrival Time                  0.453
= Slack Time                   -0.093
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.016
     = Beginpoint Arrival Time       0.016
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | decoded_imm_reg[2]    | CK ^         |          |       |   0.016 |   -0.077 | 
     | decoded_imm_reg[2]    | CK ^ -> Q ^  | DFF_X2   | 0.145 |   0.161 |    0.068 | 
     | FE_RC_1414_0          | B2 ^ -> ZN v | OAI22_X1 | 0.026 |   0.187 |    0.094 | 
     | FE_OCPC1127_n_24840   | A v -> ZN ^  | INV_X1   | 0.014 |   0.201 |    0.108 | 
     | FE_RC_1399_0          | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.216 |    0.123 | 
     | FE_RC_1398_0          | A1 v -> ZN ^ | NAND3_X2 | 0.021 |   0.238 |    0.145 | 
     | FE_RC_3835_0          | A3 ^ -> ZN v | NAND3_X2 | 0.027 |   0.265 |    0.172 | 
     | add_1801_23_g185559   | A1 v -> ZN ^ | NAND2_X4 | 0.020 |   0.285 |    0.192 | 
     | add_1801_23_g1007_dup | A2 ^ -> ZN v | NAND2_X2 | 0.019 |   0.303 |    0.210 | 
     | add_1801_23_g993_0    | A1 v -> ZN v | AND2_X4  | 0.035 |   0.339 |    0.246 | 
     | add_1801_23_g970      | B1 v -> ZN ^ | OAI21_X4 | 0.026 |   0.365 |    0.272 | 
     | add_1801_23_g944      | A ^ -> ZN ^  | XNOR2_X2 | 0.046 |   0.411 |    0.318 | 
     | g192142               | A1 ^ -> ZN v | NAND2_X2 | 0.016 |   0.428 |    0.335 | 
     | g171264               | A1 v -> ZN ^ | NAND3_X1 | 0.025 |   0.452 |    0.359 | 
     | reg_out_reg[21]       | D ^          | DFF_X1   | 0.000 |   0.453 |    0.360 | 
     +------------------------------------------------------------------------------+ 
Path 116: VIOLATED Setup Check with Pin reg_out_reg[18]/CK 
Endpoint:   reg_out_reg[18]/D     (v) checked with  leading edge of 'clk'
Beginpoint: decoded_imm_reg[13]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.009
- Setup                         0.027
+ Phase Shift                   0.400
= Required Time                 0.364
- Arrival Time                  0.456
= Slack Time                   -0.092
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.015
     = Beginpoint Arrival Time       0.015
     +-------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                        |              |          |       |  Time   |   Time   | 
     |------------------------+--------------+----------+-------+---------+----------| 
     | decoded_imm_reg[13]    | CK ^         |          |       |   0.015 |   -0.078 | 
     | decoded_imm_reg[13]    | CK ^ -> Q v  | DFF_X2   | 0.118 |   0.133 |    0.041 | 
     | add_1801_23_g1199      | A1 v -> ZN ^ | NOR2_X1  | 0.043 |   0.177 |    0.084 | 
     | g200181                | A ^ -> ZN v  | INV_X1   | 0.017 |   0.194 |    0.101 | 
     | FE_RC_1367_0           | B1 v -> ZN ^ | AOI21_X2 | 0.028 |   0.222 |    0.130 | 
     | add_1801_23_g1052      | B1 ^ -> ZN v | OAI21_X1 | 0.022 |   0.244 |    0.151 | 
     | add_1801_23_g1023      | A v -> ZN ^  | AOI21_X2 | 0.051 |   0.294 |    0.202 | 
     | add_1801_23_g993_0_dup | A2 ^ -> ZN ^ | AND2_X4  | 0.046 |   0.340 |    0.248 | 
     | FE_OFC417_n_7618       | A ^ -> ZN v  | INV_X4   | 0.011 |   0.352 |    0.259 | 
     | add_1801_23_g969       | B1 v -> ZN ^ | AOI21_X1 | 0.035 |   0.386 |    0.294 | 
     | add_1801_23_g953       | B1 ^ -> ZN v | OAI21_X2 | 0.024 |   0.411 |    0.318 | 
     | g172792                | A1 v -> ZN ^ | NAND2_X1 | 0.023 |   0.433 |    0.341 | 
     | g171263                | A1 ^ -> ZN v | NAND3_X2 | 0.023 |   0.456 |    0.363 | 
     | reg_out_reg[18]        | D v          | DFF_X1   | 0.001 |   0.456 |    0.364 | 
     +-------------------------------------------------------------------------------+ 
Path 117: VIOLATED Setup Check with Pin reg_out_reg[13]/CK 
Endpoint:   reg_out_reg[13]/D    (^) checked with  leading edge of 'clk'
Beginpoint: decoded_imm_reg[2]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.003
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.367
- Arrival Time                  0.459
= Slack Time                   -0.092
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.016
     = Beginpoint Arrival Time       0.016
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | decoded_imm_reg[2]  | CK ^         |           |       |   0.016 |   -0.076 | 
     | decoded_imm_reg[2]  | CK ^ -> Q ^  | DFF_X2    | 0.145 |   0.161 |    0.069 | 
     | FE_RC_1414_0        | B2 ^ -> ZN v | OAI22_X1  | 0.026 |   0.187 |    0.095 | 
     | FE_OCPC1127_n_24840 | A v -> ZN ^  | INV_X1    | 0.014 |   0.201 |    0.109 | 
     | FE_RC_1399_0        | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.216 |    0.124 | 
     | FE_RC_1398_0        | A1 v -> ZN ^ | NAND3_X2  | 0.021 |   0.238 |    0.145 | 
     | FE_RC_3835_0        | A3 ^ -> ZN v | NAND3_X2  | 0.027 |   0.265 |    0.173 | 
     | add_1801_23_g185559 | A1 v -> ZN ^ | NAND2_X4  | 0.020 |   0.285 |    0.193 | 
     | FE_OCPC2211_n_21481 | A ^ -> Z ^   | BUF_X2    | 0.030 |   0.315 |    0.223 | 
     | FE_OCPC1535_n_21481 | A ^ -> ZN v  | INV_X2    | 0.015 |   0.330 |    0.238 | 
     | FE_RC_3370_0        | C1 v -> ZN ^ | OAI211_X1 | 0.032 |   0.362 |    0.270 | 
     | add_1801_23_g980    | A ^ -> ZN ^  | XNOR2_X1  | 0.051 |   0.414 |    0.322 | 
     | FE_RC_583_0         | B1 ^ -> ZN v | AOI21_X2  | 0.019 |   0.433 |    0.341 | 
     | g171304             | A1 v -> ZN ^ | NAND3_X2  | 0.025 |   0.458 |    0.366 | 
     | reg_out_reg[13]     | D ^          | DFF_X1    | 0.001 |   0.459 |    0.367 | 
     +-----------------------------------------------------------------------------+ 
Path 118: VIOLATED Setup Check with Pin reg_out_reg[31]/CK 
Endpoint:   reg_out_reg[31]/D    (^) checked with  leading edge of 'clk'
Beginpoint: decoded_imm_reg[2]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.009
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.361
- Arrival Time                  0.453
= Slack Time                   -0.092
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.016
     = Beginpoint Arrival Time       0.016
     +--------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                        |              |           |       |  Time   |   Time   | 
     |------------------------+--------------+-----------+-------+---------+----------| 
     | decoded_imm_reg[2]     | CK ^         |           |       |   0.016 |   -0.076 | 
     | decoded_imm_reg[2]     | CK ^ -> Q ^  | DFF_X2    | 0.145 |   0.161 |    0.069 | 
     | FE_RC_1414_0           | B2 ^ -> ZN v | OAI22_X1  | 0.026 |   0.187 |    0.095 | 
     | FE_OCPC1127_n_24840    | A v -> ZN ^  | INV_X1    | 0.014 |   0.201 |    0.109 | 
     | FE_RC_1399_0           | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.216 |    0.124 | 
     | FE_RC_1398_0           | A1 v -> ZN ^ | NAND3_X2  | 0.021 |   0.238 |    0.146 | 
     | FE_RC_3835_0           | A3 ^ -> ZN v | NAND3_X2  | 0.027 |   0.265 |    0.173 | 
     | add_1801_23_g185559    | A1 v -> ZN ^ | NAND2_X4  | 0.020 |   0.285 |    0.193 | 
     | add_1801_23_g1007_dup  | A2 ^ -> ZN v | NAND2_X2  | 0.019 |   0.303 |    0.211 | 
     | add_1801_23_g993_0_dup | A1 v -> ZN v | AND2_X4   | 0.033 |   0.336 |    0.244 | 
     | g185337                | C1 v -> ZN ^ | OAI211_X2 | 0.034 |   0.370 |    0.278 | 
     | g152                   | A ^ -> ZN ^  | XNOR2_X2  | 0.045 |   0.415 |    0.323 | 
     | g172775                | A1 ^ -> ZN v | NAND2_X4  | 0.018 |   0.433 |    0.341 | 
     | g171262                | A1 v -> ZN ^ | NAND3_X1  | 0.020 |   0.453 |    0.361 | 
     | reg_out_reg[31]        | D ^          | DFF_X1    | 0.000 |   0.453 |    0.361 | 
     +--------------------------------------------------------------------------------+ 
Path 119: VIOLATED Setup Check with Pin reg_out_reg[15]/CK 
Endpoint:   reg_out_reg[15]/D    (^) checked with  leading edge of 'clk'
Beginpoint: decoded_imm_reg[2]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.003
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.367
- Arrival Time                  0.457
= Slack Time                   -0.090
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.016
     = Beginpoint Arrival Time       0.016
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | decoded_imm_reg[2]  | CK ^         |          |       |   0.016 |   -0.074 | 
     | decoded_imm_reg[2]  | CK ^ -> Q ^  | DFF_X2   | 0.145 |   0.161 |    0.071 | 
     | FE_RC_1414_0        | B2 ^ -> ZN v | OAI22_X1 | 0.026 |   0.187 |    0.097 | 
     | FE_OCPC1127_n_24840 | A v -> ZN ^  | INV_X1   | 0.014 |   0.201 |    0.111 | 
     | FE_RC_1399_0        | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.216 |    0.126 | 
     | FE_RC_1398_0        | A1 v -> ZN ^ | NAND3_X2 | 0.021 |   0.238 |    0.148 | 
     | FE_RC_3835_0        | A3 ^ -> ZN v | NAND3_X2 | 0.027 |   0.265 |    0.175 | 
     | add_1801_23_g185559 | A1 v -> ZN ^ | NAND2_X4 | 0.020 |   0.285 |    0.195 | 
     | FE_OCPC2211_n_21481 | A ^ -> Z ^   | BUF_X2   | 0.030 |   0.315 |    0.225 | 
     | FE_OCPC1534_n_21481 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.340 |    0.250 | 
     | add_1801_23_g1008   | A1 ^ -> ZN v | NAND3_X1 | 0.018 |   0.358 |    0.268 | 
     | add_1801_23_g990    | A2 v -> ZN ^ | NAND2_X1 | 0.023 |   0.381 |    0.291 | 
     | add_1801_23_g978    | A ^ -> ZN ^  | XNOR2_X2 | 0.039 |   0.421 |    0.331 | 
     | FE_RC_1239_0        | B1 ^ -> ZN v | AOI21_X2 | 0.016 |   0.437 |    0.347 | 
     | FE_RC_772_0         | A1 v -> ZN ^ | NAND3_X1 | 0.020 |   0.457 |    0.367 | 
     | reg_out_reg[15]     | D ^          | DFF_X1   | 0.000 |   0.457 |    0.367 | 
     +----------------------------------------------------------------------------+ 
Path 120: VIOLATED Setup Check with Pin alu_out_q_reg[21]/CK 
Endpoint:   alu_out_q_reg[21]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_op2_reg[19]/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.003
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.367
- Arrival Time                  0.456
= Slack Time                   -0.090
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.028
     = Beginpoint Arrival Time       0.028
     +--------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                     |              |          |       |  Time   |   Time   | 
     |-------------------------------------+--------------+----------+-------+---------+----------| 
     | reg_op2_reg[19]                     | CK ^         |          |       |   0.028 |   -0.062 | 
     | reg_op2_reg[19]                     | CK ^ -> Q ^  | DFF_X1   | 0.108 |   0.136 |    0.046 | 
     | FE_OCPC1967_FE_OFN45595_pcpi_rs2_19 | A ^ -> Z ^   | BUF_X4   | 0.029 |   0.165 |    0.075 | 
     | g97049__4296                        | A2 ^ -> ZN v | OAI22_X1 | 0.027 |   0.192 |    0.102 | 
     | g1186                               | A1 v -> ZN v | AND2_X1  | 0.037 |   0.228 |    0.139 | 
     | g192233                             | A v -> ZN ^  | AOI21_X1 | 0.048 |   0.276 |    0.186 | 
     | FE_RC_437_0                         | A ^ -> ZN v  | OAI21_X2 | 0.026 |   0.302 |    0.213 | 
     | FE_OCPC1360_n_43196                 | A v -> Z v   | BUF_X1   | 0.042 |   0.345 |    0.255 | 
     | g192236                             | A1 v -> ZN v | OR2_X1   | 0.046 |   0.391 |    0.301 | 
     | FE_RC_0_0                           | B2 v -> ZN ^ | AOI21_X1 | 0.032 |   0.423 |    0.333 | 
     | g179081                             | A ^ -> ZN v  | INV_X1   | 0.010 |   0.432 |    0.343 | 
     | g186108                             | A3 v -> ZN ^ | NAND4_X1 | 0.024 |   0.456 |    0.367 | 
     | alu_out_q_reg[21]                   | D ^          | DFF_X1   | 0.000 |   0.456 |    0.367 | 
     +--------------------------------------------------------------------------------------------+ 
Path 121: VIOLATED Setup Check with Pin reg_out_reg[28]/CK 
Endpoint:   reg_out_reg[28]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_op1_reg[1]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.002
- Setup                         0.032
+ Phase Shift                   0.400
= Required Time                 0.366
- Arrival Time                  0.456
= Slack Time                   -0.090
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.017
     = Beginpoint Arrival Time       0.017
     +-----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                 |              |           |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+---------+----------| 
     | reg_op1_reg[1]                  | CK ^         |           |       |   0.017 |   -0.072 | 
     | reg_op1_reg[1]                  | CK ^ -> Q ^  | DFF_X1    | 0.130 |   0.147 |    0.058 | 
     | FE_OCPC1728_FE_OFN97_pcpi_rs1_1 | A ^ -> Z ^   | BUF_X4    | 0.033 |   0.180 |    0.091 | 
     | FE_OCPC2047_FE_OFN97_pcpi_rs1_1 | A ^ -> ZN v  | INV_X4    | 0.014 |   0.194 |    0.104 | 
     | FE_OCPC2053_FE_OFN45715_n_6598  | A v -> ZN ^  | INV_X4    | 0.022 |   0.216 |    0.126 | 
     | g189412                         | A1 ^ -> ZN v | NAND3_X4  | 0.023 |   0.239 |    0.149 | 
     | g96969__184313_dup              | A2 v -> ZN v | AND2_X2   | 0.033 |   0.272 |    0.182 | 
     | g96716__2683                    | C1 v -> ZN ^ | OAI211_X2 | 0.036 |   0.308 |    0.218 | 
     | g96637__4296                    | A ^ -> ZN v  | AOI21_X4  | 0.018 |   0.326 |    0.236 | 
     | g96615__7118                    | A1 v -> ZN ^ | NOR2_X2   | 0.035 |   0.361 |    0.271 | 
     | g2__4547                        | A1 ^ -> ZN ^ | OR2_X4    | 0.043 |   0.403 |    0.314 | 
     | FE_OFC170_n_7048                | A ^ -> ZN v  | INV_X4    | 0.020 |   0.424 |    0.334 | 
     | g96572__7118                    | A2 v -> ZN ^ | NAND3_X1  | 0.031 |   0.455 |    0.365 | 
     | reg_out_reg[28]                 | D ^          | DFF_X1    | 0.001 |   0.456 |    0.366 | 
     +-----------------------------------------------------------------------------------------+ 
Path 122: VIOLATED Setup Check with Pin reg_out_reg[22]/CK 
Endpoint:   reg_out_reg[22]/D    (^) checked with  leading edge of 'clk'
Beginpoint: decoded_imm_reg[2]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.003
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.366
- Arrival Time                  0.455
= Slack Time                   -0.089
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.016
     = Beginpoint Arrival Time       0.016
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | decoded_imm_reg[2]    | CK ^         |          |       |   0.016 |   -0.073 | 
     | decoded_imm_reg[2]    | CK ^ -> Q ^  | DFF_X2   | 0.145 |   0.161 |    0.071 | 
     | FE_RC_1414_0          | B2 ^ -> ZN v | OAI22_X1 | 0.026 |   0.187 |    0.097 | 
     | FE_OCPC1127_n_24840   | A v -> ZN ^  | INV_X1   | 0.014 |   0.201 |    0.111 | 
     | FE_RC_1399_0          | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.216 |    0.127 | 
     | FE_RC_1398_0          | A1 v -> ZN ^ | NAND3_X2 | 0.021 |   0.238 |    0.148 | 
     | FE_RC_3835_0          | A3 ^ -> ZN v | NAND3_X2 | 0.027 |   0.265 |    0.175 | 
     | add_1801_23_g185559   | A1 v -> ZN ^ | NAND2_X4 | 0.020 |   0.285 |    0.195 | 
     | add_1801_23_g1007_dup | A2 ^ -> ZN v | NAND2_X2 | 0.019 |   0.303 |    0.214 | 
     | add_1801_23_g993_0    | A1 v -> ZN v | AND2_X4  | 0.035 |   0.339 |    0.249 | 
     | add_1801_23_g968      | B1 v -> ZN ^ | OAI21_X1 | 0.032 |   0.371 |    0.282 | 
     | add_1801_23_g949      | A ^ -> ZN ^  | XNOR2_X1 | 0.042 |   0.413 |    0.324 | 
     | g97066__192146        | A1 ^ -> ZN v | NAND2_X1 | 0.016 |   0.429 |    0.340 | 
     | g96569__2900          | A1 v -> ZN ^ | NAND3_X1 | 0.025 |   0.455 |    0.365 | 
     | reg_out_reg[22]       | D ^          | DFF_X1   | 0.000 |   0.455 |    0.366 | 
     +------------------------------------------------------------------------------+ 
Path 123: VIOLATED Setup Check with Pin reg_op2_reg[1]/CK 
Endpoint:   reg_op2_reg[1]/D       (v) checked with  leading edge of 'clk'
Beginpoint: decoded_imm_j_reg[4]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.009
- Setup                         0.024
+ Phase Shift                   0.400
= Required Time                 0.366
- Arrival Time                  0.456
= Slack Time                   -0.089
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.017
     = Beginpoint Arrival Time       0.017
     +-----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                           |              |           |       |  Time   |   Time   | 
     |---------------------------+--------------+-----------+-------+---------+----------| 
     | decoded_imm_j_reg[4]      | CK ^         |           |       |   0.017 |   -0.072 | 
     | decoded_imm_j_reg[4]      | CK ^ -> Q ^  | DFF_X2    | 0.151 |   0.169 |    0.079 | 
     | FE_OCPC2051_decoded_rs2_4 | A ^ -> Z ^   | BUF_X2    | 0.032 |   0.201 |    0.111 | 
     | g173016                   | A2 ^ -> ZN v | NOR2_X4   | 0.012 |   0.212 |    0.123 | 
     | FE_RC_3153_0              | A v -> Z v   | BUF_X4    | 0.029 |   0.241 |    0.152 | 
     | g172275_dup               | A2 v -> ZN v | AND2_X4   | 0.034 |   0.276 |    0.186 | 
     | g196521                   | B1 v -> ZN ^ | AOI222_X2 | 0.072 |   0.348 |    0.258 | 
     | FE_RC_3242_0              | A2 ^ -> ZN ^ | AND2_X2   | 0.039 |   0.387 |    0.297 | 
     | g170800                   | A1 ^ -> ZN ^ | AND4_X4   | 0.050 |   0.437 |    0.348 | 
     | g169251                   | B2 ^ -> ZN v | OAI21_X2  | 0.019 |   0.456 |    0.366 | 
     | reg_op2_reg[1]            | D v          | DFF_X1    | 0.000 |   0.456 |    0.366 | 
     +-----------------------------------------------------------------------------------+ 
Path 124: VIOLATED Setup Check with Pin reg_sh_reg[1]/CK 
Endpoint:   reg_sh_reg[1]/D        (v) checked with  leading edge of 'clk'
Beginpoint: decoded_imm_j_reg[4]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.009
- Setup                         0.025
+ Phase Shift                   0.400
= Required Time                 0.366
- Arrival Time                  0.453
= Slack Time                   -0.088
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.017
     = Beginpoint Arrival Time       0.017
     +-----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                           |              |           |       |  Time   |   Time   | 
     |---------------------------+--------------+-----------+-------+---------+----------| 
     | decoded_imm_j_reg[4]      | CK ^         |           |       |   0.017 |   -0.070 | 
     | decoded_imm_j_reg[4]      | CK ^ -> Q ^  | DFF_X2    | 0.151 |   0.169 |    0.081 | 
     | FE_OCPC2051_decoded_rs2_4 | A ^ -> Z ^   | BUF_X2    | 0.032 |   0.201 |    0.113 | 
     | g173016                   | A2 ^ -> ZN v | NOR2_X4   | 0.012 |   0.212 |    0.125 | 
     | FE_RC_3153_0              | A v -> Z v   | BUF_X4    | 0.029 |   0.241 |    0.154 | 
     | g172275_dup               | A2 v -> ZN v | AND2_X4   | 0.034 |   0.276 |    0.188 | 
     | g196521                   | B1 v -> ZN ^ | AOI222_X2 | 0.072 |   0.348 |    0.260 | 
     | FE_RC_3242_0              | A2 ^ -> ZN ^ | AND2_X2   | 0.039 |   0.387 |    0.299 | 
     | g170800                   | A1 ^ -> ZN ^ | AND4_X4   | 0.050 |   0.437 |    0.350 | 
     | g168876                   | B1 ^ -> ZN v | OAI21_X1  | 0.016 |   0.453 |    0.366 | 
     | reg_sh_reg[1]             | D v          | DFF_X1    | 0.000 |   0.453 |    0.366 | 
     +-----------------------------------------------------------------------------------+ 
Path 125: VIOLATED Setup Check with Pin reg_out_reg[26]/CK 
Endpoint:   reg_out_reg[26]/D    (^) checked with  leading edge of 'clk'
Beginpoint: decoded_imm_reg[2]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.001
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.370
- Arrival Time                  0.458
= Slack Time                   -0.087
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.016
     = Beginpoint Arrival Time       0.016
     +--------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                        |              |           |       |  Time   |   Time   | 
     |------------------------+--------------+-----------+-------+---------+----------| 
     | decoded_imm_reg[2]     | CK ^         |           |       |   0.016 |   -0.071 | 
     | decoded_imm_reg[2]     | CK ^ -> Q ^  | DFF_X2    | 0.145 |   0.161 |    0.073 | 
     | FE_RC_1414_0           | B2 ^ -> ZN v | OAI22_X1  | 0.026 |   0.187 |    0.099 | 
     | FE_OCPC1127_n_24840    | A v -> ZN ^  | INV_X1    | 0.014 |   0.201 |    0.113 | 
     | FE_RC_1399_0           | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.216 |    0.129 | 
     | FE_RC_1398_0           | A1 v -> ZN ^ | NAND3_X2  | 0.021 |   0.238 |    0.150 | 
     | FE_RC_3835_0           | A3 ^ -> ZN v | NAND3_X2  | 0.027 |   0.265 |    0.177 | 
     | add_1801_23_g185559    | A1 v -> ZN ^ | NAND2_X4  | 0.020 |   0.285 |    0.197 | 
     | add_1801_23_g1007_dup  | A2 ^ -> ZN v | NAND2_X2  | 0.019 |   0.303 |    0.216 | 
     | add_1801_23_g993_0_dup | A1 v -> ZN v | AND2_X4   | 0.033 |   0.336 |    0.249 | 
     | add_1801_23_g966       | C1 v -> ZN ^ | OAI211_X2 | 0.033 |   0.369 |    0.282 | 
     | add_1801_23_g945       | A ^ -> ZN ^  | XNOR2_X2  | 0.047 |   0.417 |    0.329 | 
     | g172768                | A1 ^ -> ZN v | NAND2_X4  | 0.018 |   0.434 |    0.347 | 
     | g171268                | A1 v -> ZN ^ | NAND3_X2  | 0.022 |   0.457 |    0.369 | 
     | reg_out_reg[26]        | D ^          | DFF_X1    | 0.001 |   0.458 |    0.370 | 
     +--------------------------------------------------------------------------------+ 
Path 126: VIOLATED Setup Check with Pin reg_out_reg[17]/CK 
Endpoint:   reg_out_reg[17]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_op1_reg[1]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.004
- Setup                         0.033
+ Phase Shift                   0.400
= Required Time                 0.363
- Arrival Time                  0.450
= Slack Time                   -0.087
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.017
     = Beginpoint Arrival Time       0.017
     +-----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                 |              |           |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+---------+----------| 
     | reg_op1_reg[1]                  | CK ^         |           |       |   0.017 |   -0.070 | 
     | reg_op1_reg[1]                  | CK ^ -> Q ^  | DFF_X1    | 0.130 |   0.147 |    0.060 | 
     | FE_OCPC1728_FE_OFN97_pcpi_rs1_1 | A ^ -> Z ^   | BUF_X4    | 0.033 |   0.180 |    0.093 | 
     | FE_OCPC2047_FE_OFN97_pcpi_rs1_1 | A ^ -> ZN v  | INV_X4    | 0.014 |   0.194 |    0.106 | 
     | FE_OCPC2053_FE_OFN45715_n_6598  | A v -> ZN ^  | INV_X4    | 0.022 |   0.216 |    0.128 | 
     | g189412                         | A1 ^ -> ZN v | NAND3_X4  | 0.023 |   0.239 |    0.152 | 
     | g96969__184313_dup              | A2 v -> ZN v | AND2_X2   | 0.033 |   0.272 |    0.184 | 
     | g96716__2683                    | C1 v -> ZN ^ | OAI211_X2 | 0.036 |   0.308 |    0.221 | 
     | g96637__4296                    | A ^ -> ZN v  | AOI21_X4  | 0.018 |   0.326 |    0.239 | 
     | g96615__7118                    | A1 v -> ZN ^ | NOR2_X2   | 0.035 |   0.361 |    0.273 | 
     | g2__4547                        | A1 ^ -> ZN ^ | OR2_X4    | 0.043 |   0.403 |    0.316 | 
     | FE_OFC170_n_7048                | A ^ -> ZN v  | INV_X4    | 0.020 |   0.424 |    0.336 | 
     | g96567__1309                    | A v -> ZN ^  | OAI211_X1 | 0.026 |   0.450 |    0.362 | 
     | reg_out_reg[17]                 | D ^          | DFF_X1    | 0.000 |   0.450 |    0.363 | 
     +-----------------------------------------------------------------------------------------+ 
Path 127: VIOLATED Setup Check with Pin reg_op2_reg[4]/CK 
Endpoint:   reg_op2_reg[4]/D       (v) checked with  leading edge of 'clk'
Beginpoint: decoded_imm_j_reg[4]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.009
- Setup                         0.027
+ Phase Shift                   0.400
= Required Time                 0.364
- Arrival Time                  0.451
= Slack Time                   -0.087
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.017
     = Beginpoint Arrival Time       0.017
     +-----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                           |              |           |       |  Time   |   Time   | 
     |---------------------------+--------------+-----------+-------+---------+----------| 
     | decoded_imm_j_reg[4]      | CK ^         |           |       |   0.017 |   -0.070 | 
     | decoded_imm_j_reg[4]      | CK ^ -> Q ^  | DFF_X2    | 0.151 |   0.169 |    0.081 | 
     | FE_OCPC2051_decoded_rs2_4 | A ^ -> Z ^   | BUF_X2    | 0.032 |   0.201 |    0.114 | 
     | g173016                   | A2 ^ -> ZN v | NOR2_X4   | 0.012 |   0.212 |    0.125 | 
     | FE_RC_3153_0              | A v -> Z v   | BUF_X4    | 0.029 |   0.241 |    0.154 | 
     | g172275_dup               | A2 v -> ZN v | AND2_X4   | 0.034 |   0.276 |    0.188 | 
     | g196517                   | B1 v -> ZN ^ | AOI222_X2 | 0.077 |   0.353 |    0.266 | 
     | FE_RC_3957_0              | A1 ^ -> ZN v | NAND4_X2  | 0.044 |   0.397 |    0.310 | 
     | FE_RC_630_0               | A1 v -> ZN ^ | NOR2_X4   | 0.036 |   0.433 |    0.346 | 
     | FE_RC_692_0               | B1 ^ -> ZN v | OAI21_X2  | 0.018 |   0.451 |    0.364 | 
     | reg_op2_reg[4]            | D v          | DFF_X2    | 0.000 |   0.451 |    0.364 | 
     +-----------------------------------------------------------------------------------+ 
Path 128: VIOLATED Setup Check with Pin reg_out_reg[14]/CK 
Endpoint:   reg_out_reg[14]/D    (v) checked with  leading edge of 'clk'
Beginpoint: decoded_imm_reg[2]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.003
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.367
- Arrival Time                  0.454
= Slack Time                   -0.086
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.016
     = Beginpoint Arrival Time       0.016
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | decoded_imm_reg[2]  | CK ^         |          |       |   0.016 |   -0.070 | 
     | decoded_imm_reg[2]  | CK ^ -> Q v  | DFF_X2   | 0.118 |   0.134 |    0.048 | 
     | FE_RC_1414_0        | B2 v -> ZN ^ | OAI22_X1 | 0.045 |   0.180 |    0.093 | 
     | FE_OCPC1127_n_24840 | A ^ -> ZN v  | INV_X1   | 0.010 |   0.189 |    0.103 | 
     | FE_RC_1399_0        | A1 v -> ZN ^ | NAND2_X1 | 0.018 |   0.207 |    0.121 | 
     | FE_RC_1398_0        | A1 ^ -> ZN v | NAND3_X2 | 0.024 |   0.232 |    0.146 | 
     | FE_RC_3835_0        | A3 v -> ZN ^ | NAND3_X2 | 0.028 |   0.260 |    0.173 | 
     | add_1801_23_g185559 | A1 ^ -> ZN v | NAND2_X4 | 0.017 |   0.276 |    0.190 | 
     | FE_OCPC2211_n_21481 | A v -> Z v   | BUF_X2   | 0.031 |   0.307 |    0.221 | 
     | FE_OCPC1534_n_21481 | A v -> Z v   | BUF_X4   | 0.026 |   0.334 |    0.247 | 
     | FE_RC_3975_0        | A1 v -> ZN ^ | NAND2_X2 | 0.013 |   0.347 |    0.261 | 
     | FE_RC_3974_0        | A1 ^ -> ZN v | NAND2_X2 | 0.012 |   0.359 |    0.273 | 
     | FE_RC_679_0         | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.374 |    0.288 | 
     | FE_RC_678_0         | A ^ -> ZN v  | OAI21_X1 | 0.024 |   0.398 |    0.312 | 
     | g171565             | B1 v -> ZN ^ | AOI21_X2 | 0.024 |   0.422 |    0.336 | 
     | g171307             | A1 ^ -> ZN v | NAND3_X1 | 0.031 |   0.453 |    0.367 | 
     | reg_out_reg[14]     | D v          | DFF_X1   | 0.000 |   0.454 |    0.367 | 
     +----------------------------------------------------------------------------+ 
Path 129: VIOLATED Setup Check with Pin cpuregs_reg[1][29]/CK 
Endpoint:   cpuregs_reg[1][29]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.001
- Setup                         0.092
+ Phase Shift                   0.400
= Required Time                 0.309
- Arrival Time                  0.395
= Slack Time                   -0.086
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.089 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.060 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.094 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.129 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.259 |    0.174 | 
     | add_1312_30_g7563   | A1 ^ -> ZN v | NAND2_X1 | 0.018 |   0.277 |    0.192 | 
     | add_1312_30_g7531   | A v -> ZN v  | XNOR2_X1 | 0.051 |   0.329 |    0.243 | 
     | FE_RC_3906_0        | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.355 |    0.270 | 
     | FE_RC_3905_0        | A1 ^ -> ZN v | NAND3_X4 | 0.036 |   0.391 |    0.306 | 
     | cpuregs_reg[1][29]  | SI v         | SDFF_X1  | 0.004 |   0.395 |    0.309 | 
     +----------------------------------------------------------------------------+ 
Path 130: VIOLATED Setup Check with Pin reg_op2_reg[2]/CK 
Endpoint:   reg_op2_reg[2]/D       (v) checked with  leading edge of 'clk'
Beginpoint: decoded_imm_j_reg[4]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.009
- Setup                         0.025
+ Phase Shift                   0.400
= Required Time                 0.366
- Arrival Time                  0.451
= Slack Time                   -0.085
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.017
     = Beginpoint Arrival Time       0.017
     +----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                           |              |          |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+---------+----------| 
     | decoded_imm_j_reg[4]      | CK ^         |          |       |   0.017 |   -0.068 | 
     | decoded_imm_j_reg[4]      | CK ^ -> Q ^  | DFF_X2   | 0.151 |   0.169 |    0.083 | 
     | FE_OCPC2051_decoded_rs2_4 | A ^ -> Z ^   | BUF_X2   | 0.032 |   0.201 |    0.115 | 
     | g173016                   | A2 ^ -> ZN v | NOR2_X4  | 0.012 |   0.212 |    0.127 | 
     | FE_RC_3153_0              | A v -> Z v   | BUF_X4   | 0.029 |   0.241 |    0.156 | 
     | g172261                   | A2 v -> ZN v | AND2_X2  | 0.042 |   0.283 |    0.198 | 
     | g171677                   | B1 v -> ZN ^ | AOI22_X1 | 0.045 |   0.328 |    0.243 | 
     | FE_RC_3141_0              | A2 ^ -> ZN v | NAND3_X1 | 0.025 |   0.353 |    0.268 | 
     | FE_RC_3142_0              | A v -> ZN ^  | INV_X1   | 0.022 |   0.375 |    0.289 | 
     | FE_RC_3097_0              | A4 ^ -> ZN v | NAND4_X2 | 0.032 |   0.407 |    0.321 | 
     | FE_RC_3098_0              | A v -> ZN ^  | INV_X2   | 0.027 |   0.434 |    0.348 | 
     | FE_RC_844_0               | B1 ^ -> ZN v | OAI21_X2 | 0.017 |   0.451 |    0.366 | 
     | reg_op2_reg[2]            | D v          | DFF_X1   | 0.000 |   0.451 |    0.366 | 
     +----------------------------------------------------------------------------------+ 
Path 131: VIOLATED Setup Check with Pin cpuregs_reg[3][29]/CK 
Endpoint:   cpuregs_reg[3][29]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.001
- Setup                         0.091
+ Phase Shift                   0.400
= Required Time                 0.310
- Arrival Time                  0.395
= Slack Time                   -0.085
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.089 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.061 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.094 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.130 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.259 |    0.174 | 
     | add_1312_30_g7563   | A1 ^ -> ZN v | NAND2_X1 | 0.018 |   0.277 |    0.192 | 
     | add_1312_30_g7531   | A v -> ZN v  | XNOR2_X1 | 0.051 |   0.329 |    0.243 | 
     | FE_RC_3906_0        | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.355 |    0.270 | 
     | FE_RC_3905_0        | A1 ^ -> ZN v | NAND3_X4 | 0.036 |   0.391 |    0.306 | 
     | cpuregs_reg[3][29]  | SI v         | SDFF_X2  | 0.004 |   0.395 |    0.310 | 
     +----------------------------------------------------------------------------+ 
Path 132: VIOLATED Setup Check with Pin cpuregs_reg[2][29]/CK 
Endpoint:   cpuregs_reg[2][29]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.001
- Setup                         0.091
+ Phase Shift                   0.400
= Required Time                 0.310
- Arrival Time                  0.395
= Slack Time                   -0.085
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.089 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.061 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.094 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.130 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.259 |    0.174 | 
     | add_1312_30_g7563   | A1 ^ -> ZN v | NAND2_X1 | 0.018 |   0.277 |    0.192 | 
     | add_1312_30_g7531   | A v -> ZN v  | XNOR2_X1 | 0.051 |   0.329 |    0.243 | 
     | FE_RC_3906_0        | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.355 |    0.270 | 
     | FE_RC_3905_0        | A1 ^ -> ZN v | NAND3_X4 | 0.036 |   0.391 |    0.306 | 
     | cpuregs_reg[2][29]  | SI v         | SDFF_X2  | 0.004 |   0.395 |    0.310 | 
     +----------------------------------------------------------------------------+ 
Path 133: VIOLATED Setup Check with Pin reg_out_reg[8]/CK 
Endpoint:   reg_out_reg[8]/D     (v) checked with  leading edge of 'clk'
Beginpoint: decoded_imm_reg[2]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.003
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.366
- Arrival Time                  0.451
= Slack Time                   -0.085
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.016
     = Beginpoint Arrival Time       0.016
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | decoded_imm_reg[2]  | CK ^         |          |       |   0.016 |   -0.069 | 
     | decoded_imm_reg[2]  | CK ^ -> Q v  | DFF_X2   | 0.118 |   0.134 |    0.049 | 
     | FE_RC_1414_0        | B2 v -> ZN ^ | OAI22_X1 | 0.045 |   0.180 |    0.095 | 
     | FE_OCPC1127_n_24840 | A ^ -> ZN v  | INV_X1   | 0.010 |   0.189 |    0.105 | 
     | FE_RC_1399_0        | A1 v -> ZN ^ | NAND2_X1 | 0.018 |   0.207 |    0.123 | 
     | FE_RC_1398_0        | A1 ^ -> ZN v | NAND3_X2 | 0.024 |   0.232 |    0.147 | 
     | FE_RC_3835_0        | A3 v -> ZN ^ | NAND3_X2 | 0.028 |   0.260 |    0.175 | 
     | add_1801_23_g185559 | A1 ^ -> ZN v | NAND2_X4 | 0.017 |   0.276 |    0.192 | 
     | FE_OCPC2211_n_21481 | A v -> Z v   | BUF_X2   | 0.031 |   0.307 |    0.223 | 
     | FE_OCPC1534_n_21481 | A v -> Z v   | BUF_X4   | 0.026 |   0.334 |    0.249 | 
     | add_1801_23_g998    | A v -> ZN v  | XNOR2_X1 | 0.048 |   0.382 |    0.297 | 
     | FE_RC_966_0         | B1 v -> ZN ^ | AOI21_X2 | 0.038 |   0.420 |    0.335 | 
     | FE_RC_3197_0        | A1 ^ -> ZN v | NAND4_X4 | 0.030 |   0.450 |    0.365 | 
     | reg_out_reg[8]      | D v          | DFF_X1   | 0.001 |   0.451 |    0.366 | 
     +----------------------------------------------------------------------------+ 
Path 134: VIOLATED Setup Check with Pin reg_out_reg[24]/CK 
Endpoint:   reg_out_reg[24]/D     (v) checked with  leading edge of 'clk'
Beginpoint: decoded_imm_reg[13]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.009
- Setup                         0.027
+ Phase Shift                   0.400
= Required Time                 0.364
- Arrival Time                  0.449
= Slack Time                   -0.085
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.015
     = Beginpoint Arrival Time       0.015
     +-------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                        |              |          |       |  Time   |   Time   | 
     |------------------------+--------------+----------+-------+---------+----------| 
     | decoded_imm_reg[13]    | CK ^         |          |       |   0.015 |   -0.070 | 
     | decoded_imm_reg[13]    | CK ^ -> Q v  | DFF_X2   | 0.118 |   0.133 |    0.049 | 
     | add_1801_23_g1199      | A1 v -> ZN ^ | NOR2_X1  | 0.043 |   0.177 |    0.092 | 
     | g200181                | A ^ -> ZN v  | INV_X1   | 0.017 |   0.194 |    0.109 | 
     | FE_RC_1367_0           | B1 v -> ZN ^ | AOI21_X2 | 0.028 |   0.222 |    0.137 | 
     | add_1801_23_g1052      | B1 ^ -> ZN v | OAI21_X1 | 0.022 |   0.244 |    0.159 | 
     | add_1801_23_g1023      | A v -> ZN ^  | AOI21_X2 | 0.051 |   0.294 |    0.210 | 
     | add_1801_23_g993_0_dup | A2 ^ -> ZN ^ | AND2_X4  | 0.046 |   0.340 |    0.256 | 
     | FE_OFC417_n_7618       | A ^ -> ZN v  | INV_X4   | 0.011 |   0.352 |    0.267 | 
     | add_1801_23_g981       | B1 v -> ZN ^ | AOI21_X1 | 0.034 |   0.386 |    0.301 | 
     | add_1801_23_g947       | B1 ^ -> ZN v | OAI21_X2 | 0.027 |   0.412 |    0.328 | 
     | FE_RC_3917_0           | A1 v -> ZN ^ | NAND2_X4 | 0.017 |   0.430 |    0.345 | 
     | FE_RC_3916_0           | A1 ^ -> ZN v | NAND3_X2 | 0.019 |   0.449 |    0.364 | 
     | reg_out_reg[24]        | D v          | DFF_X1   | 0.000 |   0.449 |    0.364 | 
     +-------------------------------------------------------------------------------+ 
Path 135: VIOLATED Setup Check with Pin reg_out_reg[30]/CK 
Endpoint:   reg_out_reg[30]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_op1_reg[1]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.004
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.366
- Arrival Time                  0.450
= Slack Time                   -0.084
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.017
     = Beginpoint Arrival Time       0.017
     +-----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                 |              |           |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+---------+----------| 
     | reg_op1_reg[1]                  | CK ^         |           |       |   0.017 |   -0.066 | 
     | reg_op1_reg[1]                  | CK ^ -> Q ^  | DFF_X1    | 0.130 |   0.147 |    0.064 | 
     | FE_OCPC1728_FE_OFN97_pcpi_rs1_1 | A ^ -> Z ^   | BUF_X4    | 0.033 |   0.180 |    0.096 | 
     | FE_OCPC2047_FE_OFN97_pcpi_rs1_1 | A ^ -> ZN v  | INV_X4    | 0.014 |   0.194 |    0.110 | 
     | FE_OCPC2053_FE_OFN45715_n_6598  | A v -> ZN ^  | INV_X4    | 0.022 |   0.216 |    0.132 | 
     | g189412                         | A1 ^ -> ZN v | NAND3_X4  | 0.023 |   0.239 |    0.155 | 
     | g96969__184313_dup              | A2 v -> ZN v | AND2_X2   | 0.033 |   0.272 |    0.188 | 
     | g96716__2683                    | C1 v -> ZN ^ | OAI211_X2 | 0.036 |   0.308 |    0.224 | 
     | g96637__4296                    | A ^ -> ZN v  | AOI21_X4  | 0.018 |   0.326 |    0.242 | 
     | g96615__7118                    | A1 v -> ZN ^ | NOR2_X2   | 0.035 |   0.361 |    0.277 | 
     | g2__4547                        | A1 ^ -> ZN ^ | OR2_X4    | 0.043 |   0.403 |    0.320 | 
     | FE_OFC170_n_7048                | A ^ -> ZN v  | INV_X4    | 0.020 |   0.424 |    0.340 | 
     | g96574__1786                    | A2 v -> ZN ^ | NAND3_X2  | 0.025 |   0.449 |    0.365 | 
     | reg_out_reg[30]                 | D ^          | DFF_X1    | 0.001 |   0.450 |    0.366 | 
     +-----------------------------------------------------------------------------------------+ 
Path 136: VIOLATED Setup Check with Pin reg_out_reg[23]/CK 
Endpoint:   reg_out_reg[23]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_op1_reg[1]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.003
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.366
- Arrival Time                  0.450
= Slack Time                   -0.083
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.017
     = Beginpoint Arrival Time       0.017
     +-----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                 |              |           |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+---------+----------| 
     | reg_op1_reg[1]                  | CK ^         |           |       |   0.017 |   -0.066 | 
     | reg_op1_reg[1]                  | CK ^ -> Q ^  | DFF_X1    | 0.130 |   0.147 |    0.064 | 
     | FE_OCPC1728_FE_OFN97_pcpi_rs1_1 | A ^ -> Z ^   | BUF_X4    | 0.033 |   0.180 |    0.097 | 
     | FE_OCPC2047_FE_OFN97_pcpi_rs1_1 | A ^ -> ZN v  | INV_X4    | 0.014 |   0.194 |    0.110 | 
     | FE_OCPC2053_FE_OFN45715_n_6598  | A v -> ZN ^  | INV_X4    | 0.022 |   0.216 |    0.132 | 
     | g189412                         | A1 ^ -> ZN v | NAND3_X4  | 0.023 |   0.239 |    0.156 | 
     | g96969__184313_dup              | A2 v -> ZN v | AND2_X2   | 0.033 |   0.272 |    0.188 | 
     | g96716__2683                    | C1 v -> ZN ^ | OAI211_X2 | 0.036 |   0.308 |    0.225 | 
     | g96637__4296                    | A ^ -> ZN v  | AOI21_X4  | 0.018 |   0.326 |    0.242 | 
     | g96615__7118                    | A1 v -> ZN ^ | NOR2_X2   | 0.035 |   0.361 |    0.277 | 
     | g2__4547                        | A1 ^ -> ZN ^ | OR2_X4    | 0.043 |   0.403 |    0.320 | 
     | FE_OFC170_n_7048                | A ^ -> ZN v  | INV_X4    | 0.020 |   0.424 |    0.340 | 
     | g96570__2391                    | A2 v -> ZN ^ | NAND3_X2  | 0.025 |   0.449 |    0.365 | 
     | reg_out_reg[23]                 | D ^          | DFF_X2    | 0.001 |   0.450 |    0.366 | 
     +-----------------------------------------------------------------------------------------+ 
Path 137: VIOLATED Setup Check with Pin reg_out_reg[12]/CK 
Endpoint:   reg_out_reg[12]/D    (^) checked with  leading edge of 'clk'
Beginpoint: decoded_imm_reg[2]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.003
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.367
- Arrival Time                  0.450
= Slack Time                   -0.083
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.016
     = Beginpoint Arrival Time       0.016
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | decoded_imm_reg[2]  | CK ^         |          |       |   0.016 |   -0.067 | 
     | decoded_imm_reg[2]  | CK ^ -> Q ^  | DFF_X2   | 0.145 |   0.161 |    0.078 | 
     | FE_RC_1414_0        | B2 ^ -> ZN v | OAI22_X1 | 0.026 |   0.187 |    0.104 | 
     | FE_OCPC1127_n_24840 | A v -> ZN ^  | INV_X1   | 0.014 |   0.201 |    0.118 | 
     | FE_RC_1399_0        | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.216 |    0.134 | 
     | FE_RC_1398_0        | A1 v -> ZN ^ | NAND3_X2 | 0.021 |   0.238 |    0.155 | 
     | FE_RC_3835_0        | A3 ^ -> ZN v | NAND3_X2 | 0.027 |   0.265 |    0.182 | 
     | add_1801_23_g185559 | A1 v -> ZN ^ | NAND2_X4 | 0.020 |   0.285 |    0.202 | 
     | FE_OCPC2211_n_21481 | A ^ -> Z ^   | BUF_X2   | 0.030 |   0.315 |    0.232 | 
     | FE_OCPC1535_n_21481 | A ^ -> ZN v  | INV_X2   | 0.015 |   0.330 |    0.247 | 
     | add_1801_23_g987    | B1 v -> ZN ^ | OAI21_X1 | 0.030 |   0.360 |    0.277 | 
     | add_1801_23_g979    | A ^ -> ZN ^  | XNOR2_X1 | 0.045 |   0.405 |    0.322 | 
     | g192138             | A1 ^ -> ZN v | NAND2_X1 | 0.021 |   0.426 |    0.343 | 
     | FE_RC_842_0         | A1 v -> ZN ^ | NAND3_X2 | 0.023 |   0.449 |    0.367 | 
     | reg_out_reg[12]     | D ^          | DFF_X1   | 0.001 |   0.450 |    0.367 | 
     +----------------------------------------------------------------------------+ 
Path 138: VIOLATED Setup Check with Pin alu_out_q_reg[10]/CK 
Endpoint:   alu_out_q_reg[10]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_op2_reg[5]/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.002
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.366
- Arrival Time                  0.448
= Slack Time                   -0.082
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.032
     = Beginpoint Arrival Time       0.032
     +----------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                      |              |           |       |  Time   |   Time   | 
     |--------------------------------------+--------------+-----------+-------+---------+----------| 
     | reg_op2_reg[5]                       | CK ^         |           |       |   0.032 |   -0.050 | 
     | reg_op2_reg[5]                       | CK ^ -> Q ^  | DFF_X1    | 0.110 |   0.141 |    0.059 | 
     | FE_OCPC881_FE_OFN150_mem_la_wdata_5  | A ^ -> Z ^   | BUF_X4    | 0.030 |   0.171 |    0.089 | 
     | FE_OCPC1577_FE_OFN150_mem_la_wdata_5 | A ^ -> ZN v  | INV_X4    | 0.011 |   0.182 |    0.100 | 
     | g96983__203285                       | A1 v -> ZN ^ | NAND4_X2  | 0.015 |   0.197 |    0.115 | 
     | FE_RC_472_0                          | A1 ^ -> ZN v | NAND2_X1  | 0.018 |   0.214 |    0.132 | 
     | FE_RC_3049_0                         | A v -> ZN ^  | INV_X2    | 0.017 |   0.232 |    0.150 | 
     | FE_RC_3048_0                         | A ^ -> ZN v  | OAI211_X4 | 0.030 |   0.261 |    0.179 | 
     | g74                                  | A1 v -> ZN ^ | NAND3_X4  | 0.023 |   0.284 |    0.202 | 
     | g196491                              | A1 ^ -> ZN v | NAND2_X1  | 0.022 |   0.306 |    0.224 | 
     | g182947_dup1                         | A v -> ZN ^  | AOI21_X1  | 0.052 |   0.358 |    0.276 | 
     | g189811                              | B1 ^ -> ZN v | OAI21_X2  | 0.022 |   0.380 |    0.298 | 
     | g171142                              | A v -> ZN v  | XNOR2_X1  | 0.043 |   0.422 |    0.340 | 
     | g170784                              | B1 v -> ZN ^ | OAI21_X2  | 0.026 |   0.448 |    0.366 | 
     | alu_out_q_reg[10]                    | D ^          | DFF_X1    | 0.000 |   0.448 |    0.366 | 
     +----------------------------------------------------------------------------------------------+ 
Path 139: VIOLATED Setup Check with Pin reg_out_reg[16]/CK 
Endpoint:   reg_out_reg[16]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_op1_reg[1]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.003
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.367
- Arrival Time                  0.448
= Slack Time                   -0.081
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.017
     = Beginpoint Arrival Time       0.017
     +-----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                 |              |           |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+---------+----------| 
     | reg_op1_reg[1]                  | CK ^         |           |       |   0.017 |   -0.064 | 
     | reg_op1_reg[1]                  | CK ^ -> Q ^  | DFF_X1    | 0.130 |   0.147 |    0.066 | 
     | FE_OCPC1728_FE_OFN97_pcpi_rs1_1 | A ^ -> Z ^   | BUF_X4    | 0.033 |   0.180 |    0.099 | 
     | FE_OCPC2047_FE_OFN97_pcpi_rs1_1 | A ^ -> ZN v  | INV_X4    | 0.014 |   0.194 |    0.113 | 
     | FE_OCPC2053_FE_OFN45715_n_6598  | A v -> ZN ^  | INV_X4    | 0.022 |   0.216 |    0.134 | 
     | g189412                         | A1 ^ -> ZN v | NAND3_X4  | 0.023 |   0.239 |    0.158 | 
     | g96969__184313_dup              | A2 v -> ZN v | AND2_X2   | 0.033 |   0.272 |    0.191 | 
     | g96716__2683                    | C1 v -> ZN ^ | OAI211_X2 | 0.036 |   0.308 |    0.227 | 
     | g96637__4296                    | A ^ -> ZN v  | AOI21_X4  | 0.018 |   0.326 |    0.245 | 
     | g96615__7118                    | A1 v -> ZN ^ | NOR2_X2   | 0.035 |   0.361 |    0.279 | 
     | g2__4547                        | A1 ^ -> ZN ^ | OR2_X4    | 0.043 |   0.403 |    0.322 | 
     | FE_OFC170_n_7048                | A ^ -> ZN v  | INV_X4    | 0.020 |   0.424 |    0.342 | 
     | g96566__2683                    | A2 v -> ZN ^ | NAND2_X1  | 0.024 |   0.448 |    0.366 | 
     | reg_out_reg[16]                 | D ^          | DFF_X1    | 0.000 |   0.448 |    0.367 | 
     +-----------------------------------------------------------------------------------------+ 
Path 140: VIOLATED Setup Check with Pin cpuregs_reg[6][30]/CK 
Endpoint:   cpuregs_reg[6][30]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[21]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.336
- Arrival Time                  0.416
= Slack Time                   -0.080
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[21]      | CK ^         |           |       |  -0.002 |   -0.082 | 
     | reg_pc_reg[21]      | CK ^ -> Q ^  | DFF_X1    | 0.136 |   0.134 |    0.054 | 
     | FE_RC_483_0         | A2 ^ -> ZN v | NAND2_X1  | 0.022 |   0.156 |    0.077 | 
     | FE_RC_482_0         | A1 v -> ZN ^ | NOR2_X1   | 0.025 |   0.181 |    0.102 | 
     | add_1312_30_g186112 | A1 ^ -> ZN ^ | AND2_X2   | 0.043 |   0.224 |    0.145 | 
     | add_1312_30_g7575   | A1 ^ -> ZN ^ | AND3_X1   | 0.044 |   0.268 |    0.189 | 
     | add_1312_30_g7561   | A2 ^ -> ZN v | NAND2_X1  | 0.019 |   0.287 |    0.207 | 
     | FE_RC_466_0         | A1 v -> ZN ^ | NAND2_X1  | 0.016 |   0.303 |    0.223 | 
     | FE_RC_462_0         | A2 ^ -> ZN v | NAND2_X1  | 0.018 |   0.320 |    0.241 | 
     | g204791             | A1 v -> ZN ^ | NAND2_X2  | 0.016 |   0.337 |    0.257 | 
     | g208948             | A ^ -> ZN v  | OAI221_X4 | 0.076 |   0.413 |    0.333 | 
     | cpuregs_reg[6][30]  | SI v         | SDFF_X2   | 0.003 |   0.416 |    0.336 | 
     +-----------------------------------------------------------------------------+ 
Path 141: VIOLATED Setup Check with Pin cpuregs_reg[7][30]/CK 
Endpoint:   cpuregs_reg[7][30]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[21]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.336
- Arrival Time                  0.415
= Slack Time                   -0.080
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[21]      | CK ^         |           |       |  -0.002 |   -0.082 | 
     | reg_pc_reg[21]      | CK ^ -> Q ^  | DFF_X1    | 0.136 |   0.134 |    0.054 | 
     | FE_RC_483_0         | A2 ^ -> ZN v | NAND2_X1  | 0.022 |   0.156 |    0.077 | 
     | FE_RC_482_0         | A1 v -> ZN ^ | NOR2_X1   | 0.025 |   0.181 |    0.102 | 
     | add_1312_30_g186112 | A1 ^ -> ZN ^ | AND2_X2   | 0.043 |   0.224 |    0.145 | 
     | add_1312_30_g7575   | A1 ^ -> ZN ^ | AND3_X1   | 0.044 |   0.268 |    0.189 | 
     | add_1312_30_g7561   | A2 ^ -> ZN v | NAND2_X1  | 0.019 |   0.287 |    0.207 | 
     | FE_RC_466_0         | A1 v -> ZN ^ | NAND2_X1  | 0.016 |   0.303 |    0.223 | 
     | FE_RC_462_0         | A2 ^ -> ZN v | NAND2_X1  | 0.018 |   0.320 |    0.241 | 
     | g204791             | A1 v -> ZN ^ | NAND2_X2  | 0.016 |   0.337 |    0.257 | 
     | g208948             | A ^ -> ZN v  | OAI221_X4 | 0.076 |   0.413 |    0.333 | 
     | cpuregs_reg[7][30]  | SI v         | SDFF_X2   | 0.002 |   0.415 |    0.336 | 
     +-----------------------------------------------------------------------------+ 
Path 142: VIOLATED Setup Check with Pin reg_out_reg[9]/CK 
Endpoint:   reg_out_reg[9]/D     (^) checked with  leading edge of 'clk'
Beginpoint: decoded_imm_reg[2]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.003
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.366
- Arrival Time                  0.445
= Slack Time                   -0.079
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.016
     = Beginpoint Arrival Time       0.016
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | decoded_imm_reg[2]  | CK ^         |          |       |   0.016 |   -0.063 | 
     | decoded_imm_reg[2]  | CK ^ -> Q ^  | DFF_X2   | 0.145 |   0.161 |    0.082 | 
     | FE_RC_1414_0        | B2 ^ -> ZN v | OAI22_X1 | 0.026 |   0.187 |    0.108 | 
     | FE_OCPC1127_n_24840 | A v -> ZN ^  | INV_X1   | 0.014 |   0.201 |    0.122 | 
     | FE_RC_1399_0        | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.216 |    0.137 | 
     | FE_RC_1398_0        | A1 v -> ZN ^ | NAND3_X2 | 0.021 |   0.238 |    0.159 | 
     | FE_RC_3835_0        | A3 ^ -> ZN v | NAND3_X2 | 0.027 |   0.265 |    0.186 | 
     | add_1801_23_g185559 | A1 v -> ZN ^ | NAND2_X4 | 0.020 |   0.285 |    0.206 | 
     | FE_OCPC2211_n_21481 | A ^ -> Z ^   | BUF_X2   | 0.030 |   0.315 |    0.236 | 
     | FE_OCPC1535_n_21481 | A ^ -> ZN v  | INV_X2   | 0.015 |   0.330 |    0.251 | 
     | add_1801_23_g989    | B1 v -> ZN ^ | OAI21_X1 | 0.031 |   0.361 |    0.282 | 
     | add_1801_23_g974    | A ^ -> ZN ^  | XNOR2_X1 | 0.043 |   0.404 |    0.325 | 
     | g96710__192149      | B1 ^ -> ZN v | AOI21_X1 | 0.018 |   0.422 |    0.343 | 
     | g96592__6083        | A1 v -> ZN ^ | NAND3_X1 | 0.023 |   0.445 |    0.366 | 
     | reg_out_reg[9]      | D ^          | DFF_X1   | 0.000 |   0.445 |    0.366 | 
     +----------------------------------------------------------------------------+ 
Path 143: VIOLATED Setup Check with Pin reg_next_pc_reg[8]/CK 
Endpoint:   reg_next_pc_reg[8]/D   (^) checked with  leading edge of 'clk'
Beginpoint: decoded_imm_j_reg[2]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.003
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.367
- Arrival Time                  0.445
= Slack Time                   -0.079
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.017
     = Beginpoint Arrival Time       0.017
     +-------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                         |              |           |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+-----------+-------+---------+----------| 
     | decoded_imm_j_reg[2]                    | CK ^         |           |       |   0.017 |   -0.062 | 
     | decoded_imm_j_reg[2]                    | CK ^ -> Q ^  | DFF_X1    | 0.139 |   0.156 |    0.078 | 
     | FE_RC_2956_0                            | A1 ^ -> ZN ^ | OR2_X4    | 0.043 |   0.199 |    0.120 | 
     | add_1564_33_Y_add_1555_32_spec0_g204031 | A ^ -> ZN v  | OAI211_X1 | 0.036 |   0.235 |    0.157 | 
     | g204030                                 | B v -> ZN ^  | OAI211_X2 | 0.032 |   0.268 |    0.189 | 
     | g204034                                 | A2 ^ -> ZN ^ | AND3_X4   | 0.049 |   0.316 |    0.238 | 
     | FE_OCPC1488_n_40728                     | A ^ -> Z ^   | BUF_X2    | 0.027 |   0.344 |    0.265 | 
     | g195623                                 | A1 ^ -> ZN v | NOR2_X4   | 0.011 |   0.354 |    0.276 | 
     | FE_OCPC1818_n_31594                     | A v -> ZN ^  | INV_X2    | 0.016 |   0.371 |    0.292 | 
     | add_1564_33_Y_add_1555_32_spec0_g1454   | A ^ -> ZN ^  | XNOR2_X1  | 0.039 |   0.410 |    0.331 | 
     | g171779                                 | A1 ^ -> ZN v | NAND2_X1  | 0.017 |   0.427 |    0.348 | 
     | FE_RC_494_0                             | A1 v -> ZN ^ | NAND4_X1  | 0.019 |   0.445 |    0.367 | 
     | reg_next_pc_reg[8]                      | D ^          | DFF_X1    | 0.000 |   0.445 |    0.367 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 144: VIOLATED Setup Check with Pin reg_out_reg[29]/CK 
Endpoint:   reg_out_reg[29]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_op1_reg[1]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.000
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.370
- Arrival Time                  0.448
= Slack Time                   -0.078
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.017
     = Beginpoint Arrival Time       0.017
     +-----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                 |              |           |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+---------+----------| 
     | reg_op1_reg[1]                  | CK ^         |           |       |   0.017 |   -0.061 | 
     | reg_op1_reg[1]                  | CK ^ -> Q ^  | DFF_X1    | 0.130 |   0.147 |    0.069 | 
     | FE_OCPC1728_FE_OFN97_pcpi_rs1_1 | A ^ -> Z ^   | BUF_X4    | 0.033 |   0.180 |    0.102 | 
     | FE_OCPC2047_FE_OFN97_pcpi_rs1_1 | A ^ -> ZN v  | INV_X4    | 0.014 |   0.194 |    0.116 | 
     | FE_OCPC2053_FE_OFN45715_n_6598  | A v -> ZN ^  | INV_X4    | 0.022 |   0.216 |    0.138 | 
     | g189412                         | A1 ^ -> ZN v | NAND3_X4  | 0.023 |   0.239 |    0.161 | 
     | g96969__184313_dup              | A2 v -> ZN v | AND2_X2   | 0.033 |   0.272 |    0.194 | 
     | g96716__2683                    | C1 v -> ZN ^ | OAI211_X2 | 0.036 |   0.308 |    0.230 | 
     | g96637__4296                    | A ^ -> ZN v  | AOI21_X4  | 0.018 |   0.326 |    0.248 | 
     | g96615__7118                    | A1 v -> ZN ^ | NOR2_X2   | 0.035 |   0.361 |    0.283 | 
     | g2__4547                        | A1 ^ -> ZN ^ | OR2_X4    | 0.043 |   0.403 |    0.325 | 
     | FE_OFC170_n_7048                | A ^ -> ZN v  | INV_X4    | 0.020 |   0.424 |    0.346 | 
     | g96573__8757                    | A2 v -> ZN ^ | NAND3_X1  | 0.024 |   0.448 |    0.370 | 
     | reg_out_reg[29]                 | D ^          | DFF_X2    | 0.000 |   0.448 |    0.370 | 
     +-----------------------------------------------------------------------------------------+ 
Path 145: VIOLATED Setup Check with Pin cpuregs_reg[30][30]/CK 
Endpoint:   cpuregs_reg[30][30]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[21]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.085
+ Phase Shift                   0.400
= Required Time                 0.338
- Arrival Time                  0.415
= Slack Time                   -0.078
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[21]      | CK ^         |           |       |  -0.002 |   -0.080 | 
     | reg_pc_reg[21]      | CK ^ -> Q ^  | DFF_X1    | 0.136 |   0.134 |    0.056 | 
     | FE_RC_483_0         | A2 ^ -> ZN v | NAND2_X1  | 0.022 |   0.156 |    0.079 | 
     | FE_RC_482_0         | A1 v -> ZN ^ | NOR2_X1   | 0.025 |   0.181 |    0.104 | 
     | add_1312_30_g186112 | A1 ^ -> ZN ^ | AND2_X2   | 0.043 |   0.224 |    0.147 | 
     | add_1312_30_g7575   | A1 ^ -> ZN ^ | AND3_X1   | 0.044 |   0.268 |    0.191 | 
     | add_1312_30_g7561   | A2 ^ -> ZN v | NAND2_X1  | 0.019 |   0.287 |    0.209 | 
     | FE_RC_466_0         | A1 v -> ZN ^ | NAND2_X1  | 0.016 |   0.303 |    0.225 | 
     | FE_RC_462_0         | A2 ^ -> ZN v | NAND2_X1  | 0.018 |   0.320 |    0.243 | 
     | g204791             | A1 v -> ZN ^ | NAND2_X2  | 0.016 |   0.337 |    0.259 | 
     | g186011_dup208928   | A ^ -> ZN v  | OAI221_X4 | 0.076 |   0.412 |    0.335 | 
     | cpuregs_reg[30][30] | SI v         | SDFF_X2   | 0.003 |   0.415 |    0.338 | 
     +-----------------------------------------------------------------------------+ 
Path 146: VIOLATED Setup Check with Pin cpuregs_reg[19][30]/CK 
Endpoint:   cpuregs_reg[19][30]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[21]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.085
+ Phase Shift                   0.400
= Required Time                 0.338
- Arrival Time                  0.415
= Slack Time                   -0.078
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[21]      | CK ^         |           |       |  -0.002 |   -0.080 | 
     | reg_pc_reg[21]      | CK ^ -> Q ^  | DFF_X1    | 0.136 |   0.134 |    0.056 | 
     | FE_RC_483_0         | A2 ^ -> ZN v | NAND2_X1  | 0.022 |   0.156 |    0.079 | 
     | FE_RC_482_0         | A1 v -> ZN ^ | NOR2_X1   | 0.025 |   0.181 |    0.104 | 
     | add_1312_30_g186112 | A1 ^ -> ZN ^ | AND2_X2   | 0.043 |   0.224 |    0.147 | 
     | add_1312_30_g7575   | A1 ^ -> ZN ^ | AND3_X1   | 0.044 |   0.268 |    0.191 | 
     | add_1312_30_g7561   | A2 ^ -> ZN v | NAND2_X1  | 0.019 |   0.287 |    0.209 | 
     | FE_RC_466_0         | A1 v -> ZN ^ | NAND2_X1  | 0.016 |   0.303 |    0.225 | 
     | FE_RC_462_0         | A2 ^ -> ZN v | NAND2_X1  | 0.018 |   0.320 |    0.243 | 
     | g204791             | A1 v -> ZN ^ | NAND2_X2  | 0.016 |   0.337 |    0.259 | 
     | g186011_dup208928   | A ^ -> ZN v  | OAI221_X4 | 0.076 |   0.412 |    0.335 | 
     | cpuregs_reg[19][30] | SI v         | SDFF_X2   | 0.003 |   0.415 |    0.338 | 
     +-----------------------------------------------------------------------------+ 
Path 147: VIOLATED Setup Check with Pin cpuregs_reg[1][30]/CK 
Endpoint:   cpuregs_reg[1][30]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[21]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.336
- Arrival Time                  0.414
= Slack Time                   -0.078
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[21]      | CK ^         |           |       |  -0.002 |   -0.080 | 
     | reg_pc_reg[21]      | CK ^ -> Q ^  | DFF_X1    | 0.136 |   0.134 |    0.056 | 
     | FE_RC_483_0         | A2 ^ -> ZN v | NAND2_X1  | 0.022 |   0.156 |    0.079 | 
     | FE_RC_482_0         | A1 v -> ZN ^ | NOR2_X1   | 0.025 |   0.181 |    0.104 | 
     | add_1312_30_g186112 | A1 ^ -> ZN ^ | AND2_X2   | 0.043 |   0.224 |    0.147 | 
     | add_1312_30_g7575   | A1 ^ -> ZN ^ | AND3_X1   | 0.044 |   0.268 |    0.191 | 
     | add_1312_30_g7561   | A2 ^ -> ZN v | NAND2_X1  | 0.019 |   0.287 |    0.209 | 
     | FE_RC_466_0         | A1 v -> ZN ^ | NAND2_X1  | 0.016 |   0.303 |    0.225 | 
     | FE_RC_462_0         | A2 ^ -> ZN v | NAND2_X1  | 0.018 |   0.320 |    0.243 | 
     | g204791             | A1 v -> ZN ^ | NAND2_X2  | 0.016 |   0.337 |    0.259 | 
     | g186011_dup208928   | A ^ -> ZN v  | OAI221_X4 | 0.076 |   0.412 |    0.335 | 
     | cpuregs_reg[1][30]  | SI v         | SDFF_X1   | 0.002 |   0.414 |    0.336 | 
     +-----------------------------------------------------------------------------+ 
Path 148: VIOLATED Setup Check with Pin cpuregs_reg[31][30]/CK 
Endpoint:   cpuregs_reg[31][30]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[21]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.085
+ Phase Shift                   0.400
= Required Time                 0.338
- Arrival Time                  0.415
= Slack Time                   -0.078
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[21]      | CK ^         |           |       |  -0.002 |   -0.080 | 
     | reg_pc_reg[21]      | CK ^ -> Q ^  | DFF_X1    | 0.136 |   0.134 |    0.056 | 
     | FE_RC_483_0         | A2 ^ -> ZN v | NAND2_X1  | 0.022 |   0.156 |    0.079 | 
     | FE_RC_482_0         | A1 v -> ZN ^ | NOR2_X1   | 0.025 |   0.181 |    0.104 | 
     | add_1312_30_g186112 | A1 ^ -> ZN ^ | AND2_X2   | 0.043 |   0.224 |    0.147 | 
     | add_1312_30_g7575   | A1 ^ -> ZN ^ | AND3_X1   | 0.044 |   0.268 |    0.191 | 
     | add_1312_30_g7561   | A2 ^ -> ZN v | NAND2_X1  | 0.019 |   0.287 |    0.209 | 
     | FE_RC_466_0         | A1 v -> ZN ^ | NAND2_X1  | 0.016 |   0.303 |    0.225 | 
     | FE_RC_462_0         | A2 ^ -> ZN v | NAND2_X1  | 0.018 |   0.320 |    0.243 | 
     | g204791             | A1 v -> ZN ^ | NAND2_X2  | 0.016 |   0.337 |    0.259 | 
     | g186011_dup208928   | A ^ -> ZN v  | OAI221_X4 | 0.076 |   0.412 |    0.335 | 
     | cpuregs_reg[31][30] | SI v         | SDFF_X2   | 0.003 |   0.415 |    0.338 | 
     +-----------------------------------------------------------------------------+ 
Path 149: VIOLATED Setup Check with Pin cpuregs_reg[14][30]/CK 
Endpoint:   cpuregs_reg[14][30]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[21]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.085
+ Phase Shift                   0.400
= Required Time                 0.338
- Arrival Time                  0.415
= Slack Time                   -0.077
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[21]      | CK ^         |           |       |  -0.002 |   -0.079 | 
     | reg_pc_reg[21]      | CK ^ -> Q ^  | DFF_X1    | 0.136 |   0.134 |    0.057 | 
     | FE_RC_483_0         | A2 ^ -> ZN v | NAND2_X1  | 0.022 |   0.156 |    0.079 | 
     | FE_RC_482_0         | A1 v -> ZN ^ | NOR2_X1   | 0.025 |   0.181 |    0.104 | 
     | add_1312_30_g186112 | A1 ^ -> ZN ^ | AND2_X2   | 0.043 |   0.224 |    0.147 | 
     | add_1312_30_g7575   | A1 ^ -> ZN ^ | AND3_X1   | 0.044 |   0.268 |    0.191 | 
     | add_1312_30_g7561   | A2 ^ -> ZN v | NAND2_X1  | 0.019 |   0.287 |    0.210 | 
     | FE_RC_466_0         | A1 v -> ZN ^ | NAND2_X1  | 0.016 |   0.303 |    0.226 | 
     | FE_RC_462_0         | A2 ^ -> ZN v | NAND2_X1  | 0.018 |   0.320 |    0.243 | 
     | g204791             | A1 v -> ZN ^ | NAND2_X2  | 0.016 |   0.337 |    0.259 | 
     | g186011_dup208928   | A ^ -> ZN v  | OAI221_X4 | 0.076 |   0.412 |    0.335 | 
     | cpuregs_reg[14][30] | SI v         | SDFF_X2   | 0.002 |   0.415 |    0.338 | 
     +-----------------------------------------------------------------------------+ 
Path 150: VIOLATED Setup Check with Pin cpuregs_reg[27][30]/CK 
Endpoint:   cpuregs_reg[27][30]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[21]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.029
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.343
- Arrival Time                  0.420
= Slack Time                   -0.077
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[21]      | CK ^         |           |       |  -0.002 |   -0.079 | 
     | reg_pc_reg[21]      | CK ^ -> Q ^  | DFF_X1    | 0.136 |   0.134 |    0.057 | 
     | FE_RC_483_0         | A2 ^ -> ZN v | NAND2_X1  | 0.022 |   0.156 |    0.079 | 
     | FE_RC_482_0         | A1 v -> ZN ^ | NOR2_X1   | 0.025 |   0.181 |    0.104 | 
     | add_1312_30_g186112 | A1 ^ -> ZN ^ | AND2_X2   | 0.043 |   0.224 |    0.147 | 
     | add_1312_30_g7575   | A1 ^ -> ZN ^ | AND3_X1   | 0.044 |   0.268 |    0.191 | 
     | add_1312_30_g7561   | A2 ^ -> ZN v | NAND2_X1  | 0.019 |   0.287 |    0.210 | 
     | FE_RC_466_0         | A1 v -> ZN ^ | NAND2_X1  | 0.016 |   0.303 |    0.226 | 
     | FE_RC_462_0         | A2 ^ -> ZN v | NAND2_X1  | 0.018 |   0.320 |    0.243 | 
     | g204791             | A1 v -> ZN ^ | NAND2_X2  | 0.016 |   0.337 |    0.260 | 
     | g208948             | A ^ -> ZN v  | OAI221_X4 | 0.076 |   0.413 |    0.336 | 
     | cpuregs_reg[27][30] | SI v         | SDFF_X2   | 0.007 |   0.420 |    0.343 | 
     +-----------------------------------------------------------------------------+ 
Path 151: VIOLATED Setup Check with Pin cpuregs_reg[7][29]/CK 
Endpoint:   cpuregs_reg[7][29]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.025
- Setup                         0.093
+ Phase Shift                   0.400
= Required Time                 0.333
- Arrival Time                  0.410
= Slack Time                   -0.077
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.081 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.069 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.102 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.138 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.259 |    0.182 | 
     | add_1312_30_g7563   | A1 ^ -> ZN v | NAND2_X1 | 0.018 |   0.277 |    0.201 | 
     | add_1312_30_g7531   | A v -> ZN v  | XNOR2_X1 | 0.051 |   0.329 |    0.252 | 
     | FE_RC_3913_0        | A1 v -> ZN ^ | NAND2_X2 | 0.034 |   0.363 |    0.286 | 
     | FE_RC_3946_0        | A1 ^ -> ZN v | NAND3_X4 | 0.043 |   0.405 |    0.329 | 
     | cpuregs_reg[7][29]  | SI v         | SDFF_X2  | 0.004 |   0.410 |    0.333 | 
     +----------------------------------------------------------------------------+ 
Path 152: VIOLATED Setup Check with Pin cpuregs_reg[3][30]/CK 
Endpoint:   cpuregs_reg[3][30]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[21]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.085
+ Phase Shift                   0.400
= Required Time                 0.337
- Arrival Time                  0.414
= Slack Time                   -0.077
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[21]      | CK ^         |           |       |  -0.002 |   -0.079 | 
     | reg_pc_reg[21]      | CK ^ -> Q ^  | DFF_X1    | 0.136 |   0.134 |    0.057 | 
     | FE_RC_483_0         | A2 ^ -> ZN v | NAND2_X1  | 0.022 |   0.156 |    0.080 | 
     | FE_RC_482_0         | A1 v -> ZN ^ | NOR2_X1   | 0.025 |   0.181 |    0.105 | 
     | add_1312_30_g186112 | A1 ^ -> ZN ^ | AND2_X2   | 0.043 |   0.224 |    0.148 | 
     | add_1312_30_g7575   | A1 ^ -> ZN ^ | AND3_X1   | 0.044 |   0.268 |    0.191 | 
     | add_1312_30_g7561   | A2 ^ -> ZN v | NAND2_X1  | 0.019 |   0.287 |    0.210 | 
     | FE_RC_466_0         | A1 v -> ZN ^ | NAND2_X1  | 0.016 |   0.303 |    0.226 | 
     | FE_RC_462_0         | A2 ^ -> ZN v | NAND2_X1  | 0.018 |   0.320 |    0.244 | 
     | g204791             | A1 v -> ZN ^ | NAND2_X2  | 0.016 |   0.337 |    0.260 | 
     | g186011_dup208928   | A ^ -> ZN v  | OAI221_X4 | 0.076 |   0.412 |    0.336 | 
     | cpuregs_reg[3][30]  | SI v         | SDFF_X2   | 0.002 |   0.414 |    0.337 | 
     +-----------------------------------------------------------------------------+ 
Path 153: VIOLATED Setup Check with Pin cpuregs_reg[18][30]/CK 
Endpoint:   cpuregs_reg[18][30]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[21]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.024
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.339
- Arrival Time                  0.415
= Slack Time                   -0.076
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[21]      | CK ^         |           |       |  -0.002 |   -0.079 | 
     | reg_pc_reg[21]      | CK ^ -> Q ^  | DFF_X1    | 0.136 |   0.134 |    0.058 | 
     | FE_RC_483_0         | A2 ^ -> ZN v | NAND2_X1  | 0.022 |   0.156 |    0.080 | 
     | FE_RC_482_0         | A1 v -> ZN ^ | NOR2_X1   | 0.025 |   0.181 |    0.105 | 
     | add_1312_30_g186112 | A1 ^ -> ZN ^ | AND2_X2   | 0.043 |   0.224 |    0.148 | 
     | add_1312_30_g7575   | A1 ^ -> ZN ^ | AND3_X1   | 0.044 |   0.268 |    0.192 | 
     | add_1312_30_g7561   | A2 ^ -> ZN v | NAND2_X1  | 0.019 |   0.287 |    0.211 | 
     | FE_RC_466_0         | A1 v -> ZN ^ | NAND2_X1  | 0.016 |   0.303 |    0.226 | 
     | FE_RC_462_0         | A2 ^ -> ZN v | NAND2_X1  | 0.018 |   0.320 |    0.244 | 
     | g204791             | A1 v -> ZN ^ | NAND2_X2  | 0.016 |   0.337 |    0.260 | 
     | g186011_dup208928   | A ^ -> ZN v  | OAI221_X4 | 0.076 |   0.412 |    0.336 | 
     | cpuregs_reg[18][30] | SI v         | SDFF_X1   | 0.003 |   0.415 |    0.339 | 
     +-----------------------------------------------------------------------------+ 
Path 154: VIOLATED Setup Check with Pin cpuregs_reg[2][30]/CK 
Endpoint:   cpuregs_reg[2][30]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[21]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.085
+ Phase Shift                   0.400
= Required Time                 0.338
- Arrival Time                  0.414
= Slack Time                   -0.076
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[21]      | CK ^         |           |       |  -0.002 |   -0.079 | 
     | reg_pc_reg[21]      | CK ^ -> Q ^  | DFF_X1    | 0.136 |   0.134 |    0.058 | 
     | FE_RC_483_0         | A2 ^ -> ZN v | NAND2_X1  | 0.022 |   0.156 |    0.080 | 
     | FE_RC_482_0         | A1 v -> ZN ^ | NOR2_X1   | 0.025 |   0.181 |    0.105 | 
     | add_1312_30_g186112 | A1 ^ -> ZN ^ | AND2_X2   | 0.043 |   0.224 |    0.148 | 
     | add_1312_30_g7575   | A1 ^ -> ZN ^ | AND3_X1   | 0.044 |   0.268 |    0.192 | 
     | add_1312_30_g7561   | A2 ^ -> ZN v | NAND2_X1  | 0.019 |   0.287 |    0.211 | 
     | FE_RC_466_0         | A1 v -> ZN ^ | NAND2_X1  | 0.016 |   0.303 |    0.226 | 
     | FE_RC_462_0         | A2 ^ -> ZN v | NAND2_X1  | 0.018 |   0.320 |    0.244 | 
     | g204791             | A1 v -> ZN ^ | NAND2_X2  | 0.016 |   0.337 |    0.260 | 
     | g186011_dup208928   | A ^ -> ZN v  | OAI221_X4 | 0.076 |   0.412 |    0.336 | 
     | cpuregs_reg[2][30]  | SI v         | SDFF_X2   | 0.002 |   0.414 |    0.338 | 
     +-----------------------------------------------------------------------------+ 
Path 155: VIOLATED Setup Check with Pin cpuregs_reg[15][30]/CK 
Endpoint:   cpuregs_reg[15][30]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[21]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.024
- Setup                         0.085
+ Phase Shift                   0.400
= Required Time                 0.339
- Arrival Time                  0.415
= Slack Time                   -0.076
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[21]      | CK ^         |           |       |  -0.002 |   -0.078 | 
     | reg_pc_reg[21]      | CK ^ -> Q ^  | DFF_X1    | 0.136 |   0.134 |    0.058 | 
     | FE_RC_483_0         | A2 ^ -> ZN v | NAND2_X1  | 0.022 |   0.156 |    0.080 | 
     | FE_RC_482_0         | A1 v -> ZN ^ | NOR2_X1   | 0.025 |   0.181 |    0.105 | 
     | add_1312_30_g186112 | A1 ^ -> ZN ^ | AND2_X2   | 0.043 |   0.224 |    0.148 | 
     | add_1312_30_g7575   | A1 ^ -> ZN ^ | AND3_X1   | 0.044 |   0.268 |    0.192 | 
     | add_1312_30_g7561   | A2 ^ -> ZN v | NAND2_X1  | 0.019 |   0.287 |    0.211 | 
     | FE_RC_466_0         | A1 v -> ZN ^ | NAND2_X1  | 0.016 |   0.303 |    0.227 | 
     | FE_RC_462_0         | A2 ^ -> ZN v | NAND2_X1  | 0.018 |   0.320 |    0.244 | 
     | g204791             | A1 v -> ZN ^ | NAND2_X2  | 0.016 |   0.337 |    0.261 | 
     | g186011_dup208928   | A ^ -> ZN v  | OAI221_X4 | 0.076 |   0.412 |    0.336 | 
     | cpuregs_reg[15][30] | SI v         | SDFF_X2   | 0.003 |   0.415 |    0.339 | 
     +-----------------------------------------------------------------------------+ 
Path 156: VIOLATED Setup Check with Pin cpuregs_reg[11][30]/CK 
Endpoint:   cpuregs_reg[11][30]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[21]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.024
- Setup                         0.085
+ Phase Shift                   0.400
= Required Time                 0.339
- Arrival Time                  0.415
= Slack Time                   -0.076
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[21]      | CK ^         |           |       |  -0.002 |   -0.078 | 
     | reg_pc_reg[21]      | CK ^ -> Q ^  | DFF_X1    | 0.136 |   0.134 |    0.058 | 
     | FE_RC_483_0         | A2 ^ -> ZN v | NAND2_X1  | 0.022 |   0.156 |    0.080 | 
     | FE_RC_482_0         | A1 v -> ZN ^ | NOR2_X1   | 0.025 |   0.181 |    0.105 | 
     | add_1312_30_g186112 | A1 ^ -> ZN ^ | AND2_X2   | 0.043 |   0.224 |    0.148 | 
     | add_1312_30_g7575   | A1 ^ -> ZN ^ | AND3_X1   | 0.044 |   0.268 |    0.192 | 
     | add_1312_30_g7561   | A2 ^ -> ZN v | NAND2_X1  | 0.019 |   0.287 |    0.211 | 
     | FE_RC_466_0         | A1 v -> ZN ^ | NAND2_X1  | 0.016 |   0.303 |    0.227 | 
     | FE_RC_462_0         | A2 ^ -> ZN v | NAND2_X1  | 0.018 |   0.320 |    0.244 | 
     | g204791             | A1 v -> ZN ^ | NAND2_X2  | 0.016 |   0.337 |    0.261 | 
     | g186011_dup208928   | A ^ -> ZN v  | OAI221_X4 | 0.076 |   0.412 |    0.336 | 
     | cpuregs_reg[11][30] | SI v         | SDFF_X2   | 0.003 |   0.415 |    0.339 | 
     +-----------------------------------------------------------------------------+ 
Path 157: VIOLATED Setup Check with Pin alu_out_q_reg[9]/CK 
Endpoint:   alu_out_q_reg[9]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_sub_reg/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.003
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.366
- Arrival Time                  0.440
= Slack Time                   -0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                   |              |          |       |  Time   |   Time   | 
     |-----------------------------------+--------------+----------+-------+---------+----------| 
     | instr_sub_reg                     | CK ^         |          |       |  -0.009 |   -0.082 | 
     | instr_sub_reg                     | CK ^ -> Q v  | DFF_X1   | 0.100 |   0.092 |    0.018 | 
     | FE_OFC398_instr_sub               | A v -> ZN ^  | INV_X2   | 0.024 |   0.115 |    0.041 | 
     | FE_OCPC844_FE_OFN74_instr_sub     | A ^ -> ZN v  | INV_X2   | 0.013 |   0.128 |    0.054 | 
     | FE_OCPC2041_FE_OFN45628_instr_sub | A v -> Z v   | BUF_X4   | 0.029 |   0.157 |    0.083 | 
     | g97033__200756                    | B v -> Z v   | MUX2_X2  | 0.059 |   0.216 |    0.142 | 
     | g200381                           | A1 v -> ZN ^ | NAND2_X2 | 0.038 |   0.253 |    0.180 | 
     | g446                              | A2 ^ -> ZN ^ | AND2_X2  | 0.036 |   0.289 |    0.216 | 
     | FE_RC_442_0                       | A1 ^ -> ZN v | NAND3_X2 | 0.020 |   0.309 |    0.236 | 
     | FE_RC_443_0_dup                   | A v -> ZN ^  | INV_X2   | 0.021 |   0.330 |    0.256 | 
     | g182947                           | B1 ^ -> ZN v | AOI21_X1 | 0.015 |   0.345 |    0.271 | 
     | g184118                           | B1 v -> ZN ^ | OAI21_X1 | 0.033 |   0.378 |    0.304 | 
     | g171141                           | A ^ -> ZN ^  | XNOR2_X1 | 0.043 |   0.421 |    0.347 | 
     | g170786                           | B1 ^ -> ZN v | OAI21_X1 | 0.019 |   0.440 |    0.366 | 
     | alu_out_q_reg[9]                  | D v          | DFF_X1   | 0.000 |   0.440 |    0.366 | 
     +------------------------------------------------------------------------------------------+ 
Path 158: VIOLATED Setup Check with Pin cpuregs_reg[27][29]/CK 
Endpoint:   cpuregs_reg[27][29]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.030
- Setup                         0.093
+ Phase Shift                   0.400
= Required Time                 0.337
- Arrival Time                  0.410
= Slack Time                   -0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.077 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.072 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.106 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.141 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.259 |    0.186 | 
     | add_1312_30_g7563   | A1 ^ -> ZN v | NAND2_X1 | 0.018 |   0.277 |    0.204 | 
     | add_1312_30_g7531   | A v -> ZN v  | XNOR2_X1 | 0.051 |   0.329 |    0.255 | 
     | FE_RC_3913_0        | A1 v -> ZN ^ | NAND2_X2 | 0.034 |   0.363 |    0.289 | 
     | FE_RC_3946_0        | A1 ^ -> ZN v | NAND3_X4 | 0.043 |   0.405 |    0.332 | 
     | cpuregs_reg[27][29] | SI v         | SDFF_X2  | 0.005 |   0.410 |    0.337 | 
     +----------------------------------------------------------------------------+ 
Path 159: VIOLATED Setup Check with Pin reg_sh_reg[3]/CK 
Endpoint:   reg_sh_reg[3]/D        (v) checked with  leading edge of 'clk'
Beginpoint: decoded_imm_j_reg[4]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.016
- Setup                         0.026
+ Phase Shift                   0.400
= Required Time                 0.390
- Arrival Time                  0.462
= Slack Time                   -0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.017
     = Beginpoint Arrival Time       0.017
     +-----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                           |              |           |       |  Time   |   Time   | 
     |---------------------------+--------------+-----------+-------+---------+----------| 
     | decoded_imm_j_reg[4]      | CK ^         |           |       |   0.017 |   -0.055 | 
     | decoded_imm_j_reg[4]      | CK ^ -> Q ^  | DFF_X2    | 0.151 |   0.169 |    0.096 | 
     | FE_OCPC2051_decoded_rs2_4 | A ^ -> Z ^   | BUF_X2    | 0.032 |   0.201 |    0.128 | 
     | g173016                   | A2 ^ -> ZN v | NOR2_X4   | 0.012 |   0.212 |    0.140 | 
     | FE_RC_3153_0              | A v -> Z v   | BUF_X4    | 0.029 |   0.241 |    0.169 | 
     | g172275_dup               | A2 v -> ZN v | AND2_X4   | 0.034 |   0.276 |    0.203 | 
     | g196520                   | B1 v -> ZN ^ | AOI222_X2 | 0.072 |   0.348 |    0.275 | 
     | g170989                   | A1 ^ -> ZN ^ | AND3_X2   | 0.051 |   0.399 |    0.326 | 
     | FE_RC_834_0               | A1 ^ -> ZN v | NAND2_X2  | 0.016 |   0.415 |    0.343 | 
     | FE_RC_832_0               | A1 v -> ZN ^ | NOR2_X4   | 0.027 |   0.441 |    0.369 | 
     | g168877                   | B2 ^ -> ZN v | OAI21_X1  | 0.021 |   0.462 |    0.390 | 
     | reg_sh_reg[3]             | D v          | DFF_X1    | 0.000 |   0.462 |    0.390 | 
     +-----------------------------------------------------------------------------------+ 
Path 160: VIOLATED Setup Check with Pin cpuregs_reg[1][31]/CK 
Endpoint:   cpuregs_reg[1][31]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[21]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.001
- Setup                         0.091
+ Phase Shift                   0.400
= Required Time                 0.310
- Arrival Time                  0.382
= Slack Time                   -0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[21]      | CK ^         |          |       |  -0.002 |   -0.074 | 
     | reg_pc_reg[21]      | CK ^ -> Q ^  | DFF_X1   | 0.136 |   0.134 |    0.062 | 
     | FE_RC_483_0         | A2 ^ -> ZN v | NAND2_X1 | 0.022 |   0.156 |    0.084 | 
     | FE_RC_482_0         | A1 v -> ZN ^ | NOR2_X1  | 0.025 |   0.181 |    0.109 | 
     | add_1312_30_g186112 | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.224 |    0.152 | 
     | g186116             | A1 ^ -> ZN ^ | AND2_X1  | 0.048 |   0.273 |    0.201 | 
     | FE_RC_3033_0        | A2 ^ -> ZN v | NAND2_X4 | 0.017 |   0.290 |    0.218 | 
     | FE_RC_3035_0        | A1 v -> ZN ^ | NAND2_X2 | 0.015 |   0.306 |    0.233 | 
     | FE_RC_3030_0        | A2 ^ -> ZN v | NAND2_X2 | 0.017 |   0.322 |    0.250 | 
     | FE_RC_3919_0        | A2 v -> ZN ^ | NAND2_X2 | 0.022 |   0.344 |    0.272 | 
     | FE_RC_3918_0        | A1 ^ -> ZN v | NAND3_X4 | 0.033 |   0.378 |    0.305 | 
     | cpuregs_reg[1][31]  | SI v         | SDFF_X1  | 0.004 |   0.382 |    0.310 | 
     +----------------------------------------------------------------------------+ 
Path 161: VIOLATED Setup Check with Pin cpuregs_reg[2][31]/CK 
Endpoint:   cpuregs_reg[2][31]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[21]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.001
- Setup                         0.091
+ Phase Shift                   0.400
= Required Time                 0.310
- Arrival Time                  0.382
= Slack Time                   -0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[21]      | CK ^         |          |       |  -0.002 |   -0.074 | 
     | reg_pc_reg[21]      | CK ^ -> Q ^  | DFF_X1   | 0.136 |   0.134 |    0.062 | 
     | FE_RC_483_0         | A2 ^ -> ZN v | NAND2_X1 | 0.022 |   0.156 |    0.085 | 
     | FE_RC_482_0         | A1 v -> ZN ^ | NOR2_X1  | 0.025 |   0.181 |    0.110 | 
     | add_1312_30_g186112 | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.224 |    0.153 | 
     | g186116             | A1 ^ -> ZN ^ | AND2_X1  | 0.048 |   0.273 |    0.201 | 
     | FE_RC_3033_0        | A2 ^ -> ZN v | NAND2_X4 | 0.017 |   0.290 |    0.219 | 
     | FE_RC_3035_0        | A1 v -> ZN ^ | NAND2_X2 | 0.015 |   0.306 |    0.234 | 
     | FE_RC_3030_0        | A2 ^ -> ZN v | NAND2_X2 | 0.017 |   0.322 |    0.251 | 
     | FE_RC_3919_0        | A2 v -> ZN ^ | NAND2_X2 | 0.022 |   0.344 |    0.273 | 
     | FE_RC_3918_0        | A1 ^ -> ZN v | NAND3_X4 | 0.033 |   0.378 |    0.306 | 
     | cpuregs_reg[2][31]  | SI v         | SDFF_X2  | 0.004 |   0.382 |    0.310 | 
     +----------------------------------------------------------------------------+ 
Path 162: VIOLATED Setup Check with Pin cpuregs_reg[3][31]/CK 
Endpoint:   cpuregs_reg[3][31]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[21]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.001
- Setup                         0.091
+ Phase Shift                   0.400
= Required Time                 0.310
- Arrival Time                  0.382
= Slack Time                   -0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[21]      | CK ^         |          |       |  -0.002 |   -0.074 | 
     | reg_pc_reg[21]      | CK ^ -> Q ^  | DFF_X1   | 0.136 |   0.134 |    0.063 | 
     | FE_RC_483_0         | A2 ^ -> ZN v | NAND2_X1 | 0.022 |   0.156 |    0.085 | 
     | FE_RC_482_0         | A1 v -> ZN ^ | NOR2_X1  | 0.025 |   0.181 |    0.110 | 
     | add_1312_30_g186112 | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.224 |    0.153 | 
     | g186116             | A1 ^ -> ZN ^ | AND2_X1  | 0.048 |   0.273 |    0.201 | 
     | FE_RC_3033_0        | A2 ^ -> ZN v | NAND2_X4 | 0.017 |   0.290 |    0.219 | 
     | FE_RC_3035_0        | A1 v -> ZN ^ | NAND2_X2 | 0.015 |   0.306 |    0.234 | 
     | FE_RC_3030_0        | A2 ^ -> ZN v | NAND2_X2 | 0.017 |   0.322 |    0.251 | 
     | FE_RC_3919_0        | A2 v -> ZN ^ | NAND2_X2 | 0.022 |   0.344 |    0.273 | 
     | FE_RC_3918_0        | A1 ^ -> ZN v | NAND3_X4 | 0.033 |   0.378 |    0.306 | 
     | cpuregs_reg[3][31]  | SI v         | SDFF_X2  | 0.004 |   0.382 |    0.310 | 
     +----------------------------------------------------------------------------+ 
Path 163: VIOLATED Setup Check with Pin reg_out_reg[10]/CK 
Endpoint:   reg_out_reg[10]/D    (v) checked with  leading edge of 'clk'
Beginpoint: decoded_imm_reg[2]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.003
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.369
- Arrival Time                  0.441
= Slack Time                   -0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.016
     = Beginpoint Arrival Time       0.016
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | decoded_imm_reg[2]  | CK ^         |           |       |   0.016 |   -0.055 | 
     | decoded_imm_reg[2]  | CK ^ -> Q ^  | DFF_X2    | 0.145 |   0.161 |    0.090 | 
     | FE_RC_1414_0        | B2 ^ -> ZN v | OAI22_X1  | 0.026 |   0.187 |    0.116 | 
     | FE_OCPC1127_n_24840 | A v -> ZN ^  | INV_X1    | 0.014 |   0.201 |    0.130 | 
     | FE_RC_1399_0        | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.216 |    0.145 | 
     | FE_RC_1398_0        | A1 v -> ZN ^ | NAND3_X2  | 0.021 |   0.238 |    0.166 | 
     | FE_RC_3835_0        | A3 ^ -> ZN v | NAND3_X2  | 0.027 |   0.265 |    0.193 | 
     | add_1801_23_g185559 | A1 v -> ZN ^ | NAND2_X4  | 0.020 |   0.285 |    0.213 | 
     | FE_OCPC2211_n_21481 | A ^ -> Z ^   | BUF_X2    | 0.030 |   0.315 |    0.244 | 
     | FE_OCPC1535_n_21481 | A ^ -> ZN v  | INV_X2    | 0.015 |   0.330 |    0.259 | 
     | add_1801_23_g985    | C1 v -> ZN ^ | OAI211_X1 | 0.030 |   0.360 |    0.288 | 
     | add_1801_23_g975    | A ^ -> ZN v  | OAI21_X1  | 0.023 |   0.383 |    0.311 | 
     | g96704__192148      | B1 v -> ZN ^ | AOI21_X1  | 0.028 |   0.410 |    0.339 | 
     | g96591__2250        | A1 ^ -> ZN v | NAND3_X1  | 0.030 |   0.440 |    0.369 | 
     | reg_out_reg[10]     | D v          | DFF_X1    | 0.000 |   0.441 |    0.369 | 
     +-----------------------------------------------------------------------------+ 
Path 164: VIOLATED Setup Check with Pin cpuregs_reg[22][30]/CK 
Endpoint:   cpuregs_reg[22][30]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[21]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.029
- Setup                         0.085
+ Phase Shift                   0.400
= Required Time                 0.344
- Arrival Time                  0.415
= Slack Time                   -0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[21]      | CK ^         |           |       |  -0.002 |   -0.074 | 
     | reg_pc_reg[21]      | CK ^ -> Q ^  | DFF_X1    | 0.136 |   0.134 |    0.063 | 
     | FE_RC_483_0         | A2 ^ -> ZN v | NAND2_X1  | 0.022 |   0.156 |    0.085 | 
     | FE_RC_482_0         | A1 v -> ZN ^ | NOR2_X1   | 0.025 |   0.181 |    0.110 | 
     | add_1312_30_g186112 | A1 ^ -> ZN ^ | AND2_X2   | 0.043 |   0.224 |    0.153 | 
     | add_1312_30_g7575   | A1 ^ -> ZN ^ | AND3_X1   | 0.044 |   0.268 |    0.197 | 
     | add_1312_30_g7561   | A2 ^ -> ZN v | NAND2_X1  | 0.019 |   0.287 |    0.216 | 
     | FE_RC_466_0         | A1 v -> ZN ^ | NAND2_X1  | 0.016 |   0.303 |    0.232 | 
     | FE_RC_462_0         | A2 ^ -> ZN v | NAND2_X1  | 0.018 |   0.320 |    0.249 | 
     | g204791             | A1 v -> ZN ^ | NAND2_X2  | 0.016 |   0.337 |    0.265 | 
     | g186011_dup208928   | A ^ -> ZN v  | OAI221_X4 | 0.076 |   0.412 |    0.341 | 
     | cpuregs_reg[22][30] | SI v         | SDFF_X2   | 0.003 |   0.415 |    0.344 | 
     +-----------------------------------------------------------------------------+ 
Path 165: VIOLATED Setup Check with Pin cpuregs_reg[10][30]/CK 
Endpoint:   cpuregs_reg[10][30]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[21]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.029
- Setup                         0.085
+ Phase Shift                   0.400
= Required Time                 0.344
- Arrival Time                  0.415
= Slack Time                   -0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[21]      | CK ^         |           |       |  -0.002 |   -0.074 | 
     | reg_pc_reg[21]      | CK ^ -> Q ^  | DFF_X1    | 0.136 |   0.134 |    0.063 | 
     | FE_RC_483_0         | A2 ^ -> ZN v | NAND2_X1  | 0.022 |   0.156 |    0.085 | 
     | FE_RC_482_0         | A1 v -> ZN ^ | NOR2_X1   | 0.025 |   0.181 |    0.110 | 
     | add_1312_30_g186112 | A1 ^ -> ZN ^ | AND2_X2   | 0.043 |   0.224 |    0.153 | 
     | add_1312_30_g7575   | A1 ^ -> ZN ^ | AND3_X1   | 0.044 |   0.268 |    0.197 | 
     | add_1312_30_g7561   | A2 ^ -> ZN v | NAND2_X1  | 0.019 |   0.287 |    0.216 | 
     | FE_RC_466_0         | A1 v -> ZN ^ | NAND2_X1  | 0.016 |   0.303 |    0.232 | 
     | FE_RC_462_0         | A2 ^ -> ZN v | NAND2_X1  | 0.018 |   0.320 |    0.249 | 
     | g204791             | A1 v -> ZN ^ | NAND2_X2  | 0.016 |   0.337 |    0.265 | 
     | g186011_dup208928   | A ^ -> ZN v  | OAI221_X4 | 0.076 |   0.412 |    0.341 | 
     | cpuregs_reg[10][30] | SI v         | SDFF_X2   | 0.003 |   0.415 |    0.344 | 
     +-----------------------------------------------------------------------------+ 
Path 166: VIOLATED Setup Check with Pin mem_addr_reg[19]/CK 
Endpoint:   mem_addr_reg[19]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_do_rinst_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.014
- Setup                         0.083
+ Phase Shift                   0.400
= Required Time                 0.303
- Arrival Time                  0.374
= Slack Time                   -0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +----------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                          |              |           |       |  Time   |   Time   | 
     |--------------------------+--------------+-----------+-------+---------+----------| 
     | mem_do_rinst_reg         | CK ^         |           |       |  -0.006 |   -0.077 | 
     | mem_do_rinst_reg         | CK ^ -> Q ^  | DFF_X1    | 0.111 |   0.104 |    0.033 | 
     | FE_OCPC1727_mem_do_rinst | A ^ -> Z ^   | BUF_X1    | 0.035 |   0.139 |    0.068 | 
     | g97117__204089           | A1 ^ -> ZN ^ | OR2_X4    | 0.037 |   0.176 |    0.105 | 
     | g204092                  | A ^ -> ZN v  | INV_X4    | 0.020 |   0.196 |    0.125 | 
     | FE_OCPC1634_n_40784      | A v -> Z v   | BUF_X4    | 0.033 |   0.228 |    0.157 | 
     | g96723__204110           | C2 v -> ZN ^ | AOI222_X1 | 0.098 |   0.326 |    0.255 | 
     | FE_OCPC1856_n_40804      | A ^ -> ZN v  | INV_X1    | 0.047 |   0.373 |    0.302 | 
     | mem_addr_reg[19]         | D v          | SDFF_X2   | 0.001 |   0.374 |    0.303 | 
     +----------------------------------------------------------------------------------+ 
Path 167: VIOLATED Setup Check with Pin cpuregs_reg[23][30]/CK 
Endpoint:   cpuregs_reg[23][30]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[21]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.029
- Setup                         0.085
+ Phase Shift                   0.400
= Required Time                 0.344
- Arrival Time                  0.415
= Slack Time                   -0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[21]      | CK ^         |           |       |  -0.002 |   -0.073 | 
     | reg_pc_reg[21]      | CK ^ -> Q ^  | DFF_X1    | 0.136 |   0.134 |    0.063 | 
     | FE_RC_483_0         | A2 ^ -> ZN v | NAND2_X1  | 0.022 |   0.156 |    0.085 | 
     | FE_RC_482_0         | A1 v -> ZN ^ | NOR2_X1   | 0.025 |   0.181 |    0.110 | 
     | add_1312_30_g186112 | A1 ^ -> ZN ^ | AND2_X2   | 0.043 |   0.224 |    0.153 | 
     | add_1312_30_g7575   | A1 ^ -> ZN ^ | AND3_X1   | 0.044 |   0.268 |    0.197 | 
     | add_1312_30_g7561   | A2 ^ -> ZN v | NAND2_X1  | 0.019 |   0.287 |    0.216 | 
     | FE_RC_466_0         | A1 v -> ZN ^ | NAND2_X1  | 0.016 |   0.303 |    0.232 | 
     | FE_RC_462_0         | A2 ^ -> ZN v | NAND2_X1  | 0.018 |   0.320 |    0.249 | 
     | g204791             | A1 v -> ZN ^ | NAND2_X2  | 0.016 |   0.337 |    0.266 | 
     | g186011_dup208928   | A ^ -> ZN v  | OAI221_X4 | 0.076 |   0.412 |    0.341 | 
     | cpuregs_reg[23][30] | SI v         | SDFF_X2   | 0.003 |   0.415 |    0.344 | 
     +-----------------------------------------------------------------------------+ 
Path 168: VIOLATED Setup Check with Pin cpuregs_reg[26][30]/CK 
Endpoint:   cpuregs_reg[26][30]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[21]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.029
- Setup                         0.085
+ Phase Shift                   0.400
= Required Time                 0.344
- Arrival Time                  0.415
= Slack Time                   -0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[21]      | CK ^         |           |       |  -0.002 |   -0.073 | 
     | reg_pc_reg[21]      | CK ^ -> Q ^  | DFF_X1    | 0.136 |   0.134 |    0.063 | 
     | FE_RC_483_0         | A2 ^ -> ZN v | NAND2_X1  | 0.022 |   0.156 |    0.085 | 
     | FE_RC_482_0         | A1 v -> ZN ^ | NOR2_X1   | 0.025 |   0.181 |    0.110 | 
     | add_1312_30_g186112 | A1 ^ -> ZN ^ | AND2_X2   | 0.043 |   0.224 |    0.154 | 
     | add_1312_30_g7575   | A1 ^ -> ZN ^ | AND3_X1   | 0.044 |   0.268 |    0.197 | 
     | add_1312_30_g7561   | A2 ^ -> ZN v | NAND2_X1  | 0.019 |   0.287 |    0.216 | 
     | FE_RC_466_0         | A1 v -> ZN ^ | NAND2_X1  | 0.016 |   0.303 |    0.232 | 
     | FE_RC_462_0         | A2 ^ -> ZN v | NAND2_X1  | 0.018 |   0.320 |    0.250 | 
     | g204791             | A1 v -> ZN ^ | NAND2_X2  | 0.016 |   0.337 |    0.266 | 
     | g186011_dup208928   | A ^ -> ZN v  | OAI221_X4 | 0.076 |   0.412 |    0.341 | 
     | cpuregs_reg[26][30] | SI v         | SDFF_X2   | 0.003 |   0.415 |    0.344 | 
     +-----------------------------------------------------------------------------+ 
Path 169: VIOLATED Setup Check with Pin mem_addr_reg[28]/CK 
Endpoint:   mem_addr_reg[28]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_do_rinst_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.014
- Setup                         0.084
+ Phase Shift                   0.400
= Required Time                 0.302
- Arrival Time                  0.371
= Slack Time                   -0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +----------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                          |              |           |       |  Time   |   Time   | 
     |--------------------------+--------------+-----------+-------+---------+----------| 
     | mem_do_rinst_reg         | CK ^         |           |       |  -0.006 |   -0.075 | 
     | mem_do_rinst_reg         | CK ^ -> Q v  | DFF_X1    | 0.103 |   0.097 |    0.028 | 
     | FE_OCPC1727_mem_do_rinst | A v -> Z v   | BUF_X1    | 0.033 |   0.130 |    0.061 | 
     | g97117__204089           | A1 v -> ZN v | OR2_X4    | 0.050 |   0.179 |    0.110 | 
     | g203295                  | A1 v -> ZN v | AND3_X2   | 0.042 |   0.221 |    0.152 | 
     | FE_OFC698_n_40007        | A v -> Z v   | BUF_X16   | 0.029 |   0.250 |    0.181 | 
     | g96502__204106           | A1 v -> ZN ^ | AOI222_X1 | 0.070 |   0.320 |    0.251 | 
     | FE_OCPC1855_n_40800      | A ^ -> ZN v  | INV_X1    | 0.051 |   0.371 |    0.302 | 
     | mem_addr_reg[28]         | D v          | SDFF_X2   | 0.001 |   0.371 |    0.302 | 
     +----------------------------------------------------------------------------------+ 
Path 170: VIOLATED Setup Check with Pin mem_addr_reg[12]/CK 
Endpoint:   mem_addr_reg[12]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_do_rinst_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.014
- Setup                         0.083
+ Phase Shift                   0.400
= Required Time                 0.303
- Arrival Time                  0.369
= Slack Time                   -0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +----------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                          |              |           |       |  Time   |   Time   | 
     |--------------------------+--------------+-----------+-------+---------+----------| 
     | mem_do_rinst_reg         | CK ^         |           |       |  -0.006 |   -0.072 | 
     | mem_do_rinst_reg         | CK ^ -> Q ^  | DFF_X1    | 0.111 |   0.104 |    0.038 | 
     | FE_OCPC1727_mem_do_rinst | A ^ -> Z ^   | BUF_X1    | 0.035 |   0.139 |    0.073 | 
     | g97117__204089           | A1 ^ -> ZN ^ | OR2_X4    | 0.037 |   0.176 |    0.110 | 
     | g204092                  | A ^ -> ZN v  | INV_X4    | 0.020 |   0.196 |    0.130 | 
     | FE_OCPC1635_n_40784      | A v -> Z v   | BUF_X8    | 0.031 |   0.227 |    0.161 | 
     | g96717__204116           | C1 v -> ZN ^ | AOI222_X1 | 0.095 |   0.322 |    0.256 | 
     | FE_OCPC1858_n_40810      | A ^ -> ZN v  | INV_X1    | 0.047 |   0.369 |    0.303 | 
     | mem_addr_reg[12]         | D v          | SDFF_X2   | 0.001 |   0.369 |    0.303 | 
     +----------------------------------------------------------------------------------+ 
Path 171: VIOLATED Setup Check with Pin cpuregs_reg[29][29]/CK 
Endpoint:   cpuregs_reg[29][29]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.030
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.399
- Arrival Time                  0.464
= Slack Time                   -0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.068 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.081 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.114 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.150 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.259 |    0.194 | 
     | add_1312_30_g7563   | A1 ^ -> ZN v | NAND2_X1 | 0.018 |   0.277 |    0.213 | 
     | add_1312_30_g7531   | A v -> ZN ^  | XNOR2_X1 | 0.062 |   0.340 |    0.275 | 
     | FE_RC_3913_0        | A1 ^ -> ZN v | NAND2_X2 | 0.037 |   0.377 |    0.312 | 
     | FE_RC_3946_0        | A1 v -> ZN ^ | NAND3_X4 | 0.041 |   0.418 |    0.353 | 
     | g194125             | A1 ^ -> ZN v | NAND2_X1 | 0.025 |   0.443 |    0.378 | 
     | g169840             | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.464 |    0.399 | 
     | cpuregs_reg[29][29] | D ^          | DFF_X1   | 0.000 |   0.464 |    0.399 | 
     +----------------------------------------------------------------------------+ 
Path 172: VIOLATED Setup Check with Pin cpuregs_reg[5][29]/CK 
Endpoint:   cpuregs_reg[5][29]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.001
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.371
- Arrival Time                  0.435
= Slack Time                   -0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.068 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.081 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.115 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.150 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.259 |    0.195 | 
     | add_1312_30_g7563   | A1 ^ -> ZN v | NAND2_X1 | 0.018 |   0.277 |    0.213 | 
     | add_1312_30_g7531   | A v -> ZN ^  | XNOR2_X1 | 0.062 |   0.340 |    0.276 | 
     | FE_RC_3913_0        | A1 ^ -> ZN v | NAND2_X2 | 0.037 |   0.377 |    0.313 | 
     | FE_RC_3938_0        | A2 v -> ZN ^ | NAND2_X4 | 0.027 |   0.404 |    0.340 | 
     | FE_RC_3937_0        | A1 ^ -> ZN v | NAND2_X4 | 0.013 |   0.417 |    0.352 | 
     | g169488             | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.435 |    0.371 | 
     | cpuregs_reg[5][29]  | D ^          | DFF_X1   | 0.000 |   0.435 |    0.371 | 
     +----------------------------------------------------------------------------+ 
Path 173: VIOLATED Setup Check with Pin cpu_state_reg[2]/CK 
Endpoint:   cpu_state_reg[2]/D   (^) checked with  leading edge of 'clk'
Beginpoint: instr_rdcycle_reg/QN (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.009
- Setup                         0.034
+ Phase Shift                   0.400
= Required Time                 0.356
- Arrival Time                  0.421
= Slack Time                   -0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | instr_rdcycle_reg   | CK ^         |          |       |  -0.009 |   -0.073 | 
     | instr_rdcycle_reg   | CK ^ -> QN ^ | DFF_X2   | 0.099 |   0.090 |    0.026 | 
     | FE_RC_2990_0        | A1 ^ -> ZN v | NAND3_X1 | 0.021 |   0.111 |    0.046 | 
     | FE_RC_3496_0        | A v -> ZN ^  | INV_X1   | 0.015 |   0.126 |    0.062 | 
     | FE_RC_3640_0        | A2 ^ -> ZN v | NAND3_X1 | 0.024 |   0.150 |    0.086 | 
     | FE_RC_3641_0        | A v -> ZN ^  | INV_X2   | 0.022 |   0.173 |    0.109 | 
     | FE_OCPC2196_n_32707 | A ^ -> Z ^   | BUF_X2   | 0.021 |   0.194 |    0.130 | 
     | g865                | A ^ -> ZN v  | INV_X1   | 0.014 |   0.208 |    0.144 | 
     | FE_RC_2042_0        | A2 v -> ZN ^ | NOR2_X4  | 0.046 |   0.254 |    0.190 | 
     | FE_OCPC842_n_33894  | A ^ -> Z ^   | BUF_X4   | 0.034 |   0.288 |    0.224 | 
     | FE_OCPC2030_n_33894 | A ^ -> Z ^   | BUF_X2   | 0.035 |   0.323 |    0.259 | 
     | g193710             | A1 ^ -> ZN ^ | AND2_X1  | 0.048 |   0.370 |    0.306 | 
     | g170640             | B1 ^ -> ZN v | AOI21_X1 | 0.017 |   0.387 |    0.323 | 
     | FE_RC_1402_0        | B1 v -> ZN ^ | OAI21_X1 | 0.033 |   0.420 |    0.356 | 
     | cpu_state_reg[2]    | D ^          | DFFR_X1  | 0.000 |   0.421 |    0.356 | 
     +----------------------------------------------------------------------------+ 
Path 174: VIOLATED Setup Check with Pin cpuregs_reg[20][29]/CK 
Endpoint:   cpuregs_reg[20][29]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.029
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.399
- Arrival Time                  0.462
= Slack Time                   -0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.067 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.082 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.116 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.151 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.259 |    0.196 | 
     | add_1312_30_g7563   | A1 ^ -> ZN v | NAND2_X1 | 0.018 |   0.277 |    0.214 | 
     | add_1312_30_g7531   | A v -> ZN ^  | XNOR2_X1 | 0.062 |   0.340 |    0.276 | 
     | FE_RC_3913_0        | A1 ^ -> ZN v | NAND2_X2 | 0.037 |   0.377 |    0.314 | 
     | FE_RC_3946_0        | A1 v -> ZN ^ | NAND3_X4 | 0.041 |   0.418 |    0.354 | 
     | g187220             | A1 ^ -> ZN v | NAND2_X1 | 0.023 |   0.441 |    0.377 | 
     | g186000             | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.462 |    0.398 | 
     | cpuregs_reg[20][29] | D ^          | DFF_X1   | 0.000 |   0.462 |    0.399 | 
     +----------------------------------------------------------------------------+ 
Path 175: VIOLATED Setup Check with Pin cpuregs_reg[1][11]/CK 
Endpoint:   cpuregs_reg[1][11]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.087
+ Phase Shift                   0.400
= Required Time                 0.336
- Arrival Time                  0.400
= Slack Time                   -0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.067 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.082 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.142 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.166 | 
     | FE_OCPC958_n_27565  | A v -> ZN ^  | INV_X4    | 0.017 |   0.246 |    0.182 | 
     | add_1312_30_g7571   | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.262 |    0.198 | 
     | FE_RC_644_0         | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.277 |    0.214 | 
     | FE_RC_643_0         | A ^ -> ZN v  | OAI21_X1  | 0.019 |   0.296 |    0.232 | 
     | g182712             | A1 v -> ZN ^ | NAND2_X1  | 0.021 |   0.317 |    0.254 | 
     | g171925_dup         | A ^ -> ZN v  | OAI221_X4 | 0.078 |   0.395 |    0.331 | 
     | cpuregs_reg[1][11]  | SI v         | SDFF_X1   | 0.005 |   0.400 |    0.336 | 
     +-----------------------------------------------------------------------------+ 
Path 176: VIOLATED Setup Check with Pin cpuregs_reg[2][11]/CK 
Endpoint:   cpuregs_reg[2][11]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.336
- Arrival Time                  0.400
= Slack Time                   -0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.067 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.082 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.142 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.166 | 
     | FE_OCPC958_n_27565  | A v -> ZN ^  | INV_X4    | 0.017 |   0.246 |    0.182 | 
     | add_1312_30_g7571   | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.262 |    0.199 | 
     | FE_RC_644_0         | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.277 |    0.214 | 
     | FE_RC_643_0         | A ^ -> ZN v  | OAI21_X1  | 0.019 |   0.296 |    0.232 | 
     | g182712             | A1 v -> ZN ^ | NAND2_X1  | 0.021 |   0.317 |    0.254 | 
     | g182711             | A ^ -> ZN v  | OAI221_X4 | 0.078 |   0.395 |    0.332 | 
     | cpuregs_reg[2][11]  | SI v         | SDFF_X2   | 0.005 |   0.400 |    0.336 | 
     +-----------------------------------------------------------------------------+ 
Path 177: VIOLATED Setup Check with Pin cpuregs_reg[31][11]/CK 
Endpoint:   cpuregs_reg[31][11]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.336
- Arrival Time                  0.399
= Slack Time                   -0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.067 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.082 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.142 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.166 | 
     | FE_OCPC958_n_27565  | A v -> ZN ^  | INV_X4    | 0.017 |   0.246 |    0.182 | 
     | add_1312_30_g7571   | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.262 |    0.199 | 
     | FE_RC_644_0         | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.277 |    0.214 | 
     | FE_RC_643_0         | A ^ -> ZN v  | OAI21_X1  | 0.019 |   0.296 |    0.232 | 
     | g182712             | A1 v -> ZN ^ | NAND2_X1  | 0.021 |   0.317 |    0.254 | 
     | g171925_dup         | A ^ -> ZN v  | OAI221_X4 | 0.078 |   0.395 |    0.331 | 
     | cpuregs_reg[31][11] | SI v         | SDFF_X2   | 0.005 |   0.399 |    0.336 | 
     +-----------------------------------------------------------------------------+ 
Path 178: VIOLATED Setup Check with Pin cpuregs_reg[3][11]/CK 
Endpoint:   cpuregs_reg[3][11]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.337
- Arrival Time                  0.400
= Slack Time                   -0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.067 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.083 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.142 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.166 | 
     | FE_OCPC958_n_27565  | A v -> ZN ^  | INV_X4    | 0.017 |   0.246 |    0.183 | 
     | add_1312_30_g7571   | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.262 |    0.199 | 
     | FE_RC_644_0         | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.277 |    0.214 | 
     | FE_RC_643_0         | A ^ -> ZN v  | OAI21_X1  | 0.019 |   0.296 |    0.233 | 
     | g182712             | A1 v -> ZN ^ | NAND2_X1  | 0.021 |   0.317 |    0.254 | 
     | g171925_dup         | A ^ -> ZN v  | OAI221_X4 | 0.078 |   0.395 |    0.332 | 
     | cpuregs_reg[3][11]  | SI v         | SDFF_X2   | 0.005 |   0.400 |    0.337 | 
     +-----------------------------------------------------------------------------+ 
Path 179: VIOLATED Setup Check with Pin cpuregs_reg[4][29]/CK 
Endpoint:   cpuregs_reg[4][29]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.027
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.397
- Arrival Time                  0.459
= Slack Time                   -0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.066 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.083 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.117 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.152 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.259 |    0.197 | 
     | add_1312_30_g7563   | A1 ^ -> ZN v | NAND2_X1 | 0.018 |   0.277 |    0.215 | 
     | add_1312_30_g7531   | A v -> ZN ^  | XNOR2_X1 | 0.062 |   0.340 |    0.277 | 
     | FE_RC_3913_0        | A1 ^ -> ZN v | NAND2_X2 | 0.037 |   0.377 |    0.315 | 
     | FE_RC_3946_0        | A1 v -> ZN ^ | NAND3_X4 | 0.041 |   0.418 |    0.355 | 
     | g190370             | A1 ^ -> ZN v | NAND2_X1 | 0.021 |   0.439 |    0.377 | 
     | g194077             | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.459 |    0.397 | 
     | cpuregs_reg[4][29]  | D ^          | DFF_X1   | 0.000 |   0.459 |    0.397 | 
     +----------------------------------------------------------------------------+ 
Path 180: VIOLATED Setup Check with Pin alu_out_q_reg[7]/CK 
Endpoint:   alu_out_q_reg[7]/D (^) checked with  leading edge of 'clk'
Beginpoint: instr_sub_reg/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.004
- Setup                         0.032
+ Phase Shift                   0.400
= Required Time                 0.365
- Arrival Time                  0.427
= Slack Time                   -0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                   |              |          |       |  Time   |   Time   | 
     |-----------------------------------+--------------+----------+-------+---------+----------| 
     | instr_sub_reg                     | CK ^         |          |       |  -0.009 |   -0.071 | 
     | instr_sub_reg                     | CK ^ -> Q ^  | DFF_X1   | 0.107 |   0.099 |    0.036 | 
     | FE_OFC398_instr_sub               | A ^ -> ZN v  | INV_X2   | 0.015 |   0.113 |    0.051 | 
     | FE_OCPC844_FE_OFN74_instr_sub     | A v -> ZN ^  | INV_X2   | 0.018 |   0.131 |    0.068 | 
     | FE_OCPC2042_FE_OFN45628_instr_sub | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.155 |    0.093 | 
     | FE_RC_2898_0                      | A2 ^ -> ZN v | NAND2_X1 | 0.017 |   0.172 |    0.109 | 
     | FE_RC_2897_0                      | A v -> ZN ^  | OAI21_X2 | 0.021 |   0.192 |    0.130 | 
     | g97013                            | A ^ -> ZN v  | INV_X1   | 0.009 |   0.202 |    0.139 | 
     | g196624                           | A1 v -> ZN v | AND2_X2  | 0.031 |   0.232 |    0.170 | 
     | g193                              | A1 v -> ZN ^ | NAND3_X2 | 0.019 |   0.252 |    0.189 | 
     | FE_RC_470_0                       | A2 ^ -> ZN v | NAND4_X4 | 0.039 |   0.290 |    0.228 | 
     | g177472                           | B1 v -> ZN ^ | AOI21_X1 | 0.046 |   0.337 |    0.274 | 
     | g171853                           | B1 ^ -> ZN v | OAI21_X1 | 0.021 |   0.358 |    0.296 | 
     | g171325                           | A v -> ZN v  | XNOR2_X1 | 0.042 |   0.400 |    0.338 | 
     | g170910                           | B1 v -> ZN ^ | OAI21_X2 | 0.027 |   0.427 |    0.364 | 
     | alu_out_q_reg[7]                  | D ^          | DFF_X1   | 0.000 |   0.427 |    0.365 | 
     +------------------------------------------------------------------------------------------+ 
Path 181: VIOLATED Setup Check with Pin reg_sh_reg[2]/CK 
Endpoint:   reg_sh_reg[2]/D        (^) checked with  leading edge of 'clk'
Beginpoint: decoded_imm_j_reg[4]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.016
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.385
- Arrival Time                  0.447
= Slack Time                   -0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.017
     = Beginpoint Arrival Time       0.017
     +-----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                      |              |          |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+---------+----------| 
     | decoded_imm_j_reg[4] | CK ^         |          |       |   0.017 |   -0.045 | 
     | decoded_imm_j_reg[4] | CK ^ -> Q ^  | DFF_X2   | 0.151 |   0.169 |    0.107 | 
     | g173021              | A1 ^ -> ZN v | NAND2_X2 | 0.046 |   0.215 |    0.153 | 
     | g172287              | A2 v -> ZN ^ | NOR2_X2  | 0.087 |   0.302 |    0.240 | 
     | g171642              | B1 ^ -> ZN v | AOI22_X1 | 0.035 |   0.336 |    0.274 | 
     | FE_RC_969_0          | A2 v -> ZN ^ | NAND2_X1 | 0.027 |   0.364 |    0.302 | 
     | FE_RC_967_0          | A2 ^ -> ZN v | NOR2_X1  | 0.016 |   0.380 |    0.318 | 
     | FE_RC_3097_0         | A2 v -> ZN ^ | NAND4_X2 | 0.021 |   0.401 |    0.339 | 
     | FE_RC_3098_0         | A ^ -> ZN v  | INV_X2   | 0.015 |   0.417 |    0.355 | 
     | g169920              | B2 v -> ZN ^ | OAI21_X1 | 0.031 |   0.447 |    0.385 | 
     | reg_sh_reg[2]        | D ^          | DFF_X1   | 0.000 |   0.447 |    0.385 | 
     +-----------------------------------------------------------------------------+ 
Path 182: VIOLATED Setup Check with Pin reg_next_pc_reg[7]/CK 
Endpoint:   reg_next_pc_reg[7]/D   (v) checked with  leading edge of 'clk'
Beginpoint: decoded_imm_j_reg[2]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.003
- Setup                         0.027
+ Phase Shift                   0.400
= Required Time                 0.370
- Arrival Time                  0.432
= Slack Time                   -0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.017
     = Beginpoint Arrival Time       0.017
     +-------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                         |              |           |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+-----------+-------+---------+----------| 
     | decoded_imm_j_reg[2]                    | CK ^         |           |       |   0.017 |   -0.045 | 
     | decoded_imm_j_reg[2]                    | CK ^ -> Q v  | DFF_X1    | 0.118 |   0.135 |    0.073 | 
     | FE_RC_2956_0                            | A1 v -> ZN v | OR2_X4    | 0.056 |   0.191 |    0.129 | 
     | add_1564_33_Y_add_1555_32_spec3_g188905 | A1 v -> ZN ^ | OAI22_X1  | 0.039 |   0.230 |    0.168 | 
     | add_1564_33_Y_add_1555_32_spec3_g188902 | C1 ^ -> ZN v | OAI211_X2 | 0.032 |   0.261 |    0.199 | 
     | FE_OCPC930_n_24827                      | A v -> Z v   | BUF_X1    | 0.041 |   0.303 |    0.240 | 
     | FE_RC_3984_0                            | A2 v -> ZN ^ | NAND2_X1  | 0.018 |   0.320 |    0.258 | 
     | FE_RC_3983_0                            | A1 ^ -> ZN v | NAND3_X1  | 0.019 |   0.340 |    0.278 | 
     | add_1564_33_Y_add_1555_32_spec3_g1455   | A v -> ZN v  | XNOR2_X1  | 0.039 |   0.379 |    0.316 | 
     | g171276                                 | B1 v -> ZN ^ | AOI21_X1  | 0.027 |   0.406 |    0.344 | 
     | g171095                                 | A1 ^ -> ZN v | NAND4_X1  | 0.026 |   0.432 |    0.370 | 
     | reg_next_pc_reg[7]                      | D v          | DFF_X1    | 0.000 |   0.432 |    0.370 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 183: VIOLATED Setup Check with Pin reg_out_reg[25]/CK 
Endpoint:   reg_out_reg[25]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_op1_reg[1]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.014
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.384
- Arrival Time                  0.446
= Slack Time                   -0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.017
     = Beginpoint Arrival Time       0.017
     +-----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                 |              |           |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+---------+----------| 
     | reg_op1_reg[1]                  | CK ^         |           |       |   0.017 |   -0.045 | 
     | reg_op1_reg[1]                  | CK ^ -> Q ^  | DFF_X1    | 0.130 |   0.147 |    0.085 | 
     | FE_OCPC1728_FE_OFN97_pcpi_rs1_1 | A ^ -> Z ^   | BUF_X4    | 0.033 |   0.180 |    0.118 | 
     | FE_OCPC2047_FE_OFN97_pcpi_rs1_1 | A ^ -> ZN v  | INV_X4    | 0.014 |   0.194 |    0.132 | 
     | FE_OCPC2053_FE_OFN45715_n_6598  | A v -> ZN ^  | INV_X4    | 0.022 |   0.216 |    0.154 | 
     | g189412                         | A1 ^ -> ZN v | NAND3_X4  | 0.023 |   0.239 |    0.177 | 
     | g96969__184313_dup              | A2 v -> ZN v | AND2_X2   | 0.033 |   0.272 |    0.210 | 
     | g96716__2683                    | C1 v -> ZN ^ | OAI211_X2 | 0.036 |   0.308 |    0.246 | 
     | g96637__4296                    | A ^ -> ZN v  | AOI21_X4  | 0.018 |   0.326 |    0.264 | 
     | g96615__7118                    | A1 v -> ZN ^ | NOR2_X2   | 0.035 |   0.361 |    0.299 | 
     | g2__4547                        | A1 ^ -> ZN ^ | OR2_X4    | 0.043 |   0.403 |    0.341 | 
     | FE_OFC170_n_7048                | A ^ -> ZN v  | INV_X4    | 0.020 |   0.424 |    0.362 | 
     | g96571__7675                    | A2 v -> ZN ^ | NAND3_X1  | 0.023 |   0.446 |    0.384 | 
     | reg_out_reg[25]                 | D ^          | DFF_X2    | 0.000 |   0.446 |    0.384 | 
     +-----------------------------------------------------------------------------------------+ 
Path 184: VIOLATED Setup Check with Pin cpuregs_reg[6][11]/CK 
Endpoint:   cpuregs_reg[6][11]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.087
+ Phase Shift                   0.400
= Required Time                 0.337
- Arrival Time                  0.399
= Slack Time                   -0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.065 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.084 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.144 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.167 | 
     | FE_OCPC958_n_27565  | A v -> ZN ^  | INV_X4    | 0.017 |   0.246 |    0.184 | 
     | add_1312_30_g7571   | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.262 |    0.200 | 
     | FE_RC_644_0         | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.277 |    0.216 | 
     | FE_RC_643_0         | A ^ -> ZN v  | OAI21_X1  | 0.019 |   0.296 |    0.234 | 
     | g182712             | A1 v -> ZN ^ | NAND2_X1  | 0.021 |   0.317 |    0.255 | 
     | g182711             | A ^ -> ZN v  | OAI221_X4 | 0.078 |   0.395 |    0.333 | 
     | cpuregs_reg[6][11]  | SI v         | SDFF_X1   | 0.004 |   0.399 |    0.337 | 
     +-----------------------------------------------------------------------------+ 
Path 185: VIOLATED Setup Check with Pin cpuregs_reg[29][28]/CK 
Endpoint:   cpuregs_reg[29][28]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.391
- Arrival Time                  0.453
= Slack Time                   -0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.065 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.084 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.118 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.153 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.259 |    0.198 | 
     | add_1312_30_g7574   | A1 ^ -> ZN ^ | AND2_X2  | 0.033 |   0.292 |    0.231 | 
     | add_1312_30_g7661   | A ^ -> Z ^   | XOR2_X1  | 0.047 |   0.339 |    0.277 | 
     | g182546             | B1 ^ -> ZN v | AOI21_X1 | 0.028 |   0.367 |    0.306 | 
     | FE_OCPC1491_n_18250 | A v -> Z v   | BUF_X8   | 0.037 |   0.404 |    0.342 | 
     | FE_OCPC1494_n_18250 | A v -> ZN ^  | INV_X2   | 0.018 |   0.422 |    0.361 | 
     | g202135             | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.435 |    0.373 | 
     | g169839             | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.453 |    0.391 | 
     | cpuregs_reg[29][28] | D ^          | DFF_X1   | 0.000 |   0.453 |    0.391 | 
     +----------------------------------------------------------------------------+ 
Path 186: VIOLATED Setup Check with Pin cpuregs_reg[22][28]/CK 
Endpoint:   cpuregs_reg[22][28]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.395
- Arrival Time                  0.456
= Slack Time                   -0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.065 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.084 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.118 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.153 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.259 |    0.198 | 
     | add_1312_30_g7574   | A1 ^ -> ZN ^ | AND2_X2  | 0.033 |   0.292 |    0.231 | 
     | add_1312_30_g7661   | A ^ -> Z ^   | XOR2_X1  | 0.047 |   0.339 |    0.277 | 
     | g182546             | B1 ^ -> ZN v | AOI21_X1 | 0.028 |   0.367 |    0.306 | 
     | FE_OCPC1491_n_18250 | A v -> Z v   | BUF_X8   | 0.037 |   0.404 |    0.342 | 
     | FE_OCPC1492_n_18250 | A v -> ZN ^  | INV_X4   | 0.024 |   0.428 |    0.367 | 
     | g208298             | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.443 |    0.381 | 
     | FE_RC_617_0         | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.456 |    0.395 | 
     | cpuregs_reg[22][28] | D ^          | DFF_X1   | 0.000 |   0.456 |    0.395 | 
     +----------------------------------------------------------------------------+ 
Path 187: VIOLATED Setup Check with Pin cpuregs_reg[18][11]/CK 
Endpoint:   cpuregs_reg[18][11]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.024
- Setup                         0.087
+ Phase Shift                   0.400
= Required Time                 0.338
- Arrival Time                  0.399
= Slack Time                   -0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.065 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.084 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.144 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.168 | 
     | FE_OCPC958_n_27565  | A v -> ZN ^  | INV_X4    | 0.017 |   0.246 |    0.184 | 
     | add_1312_30_g7571   | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.262 |    0.200 | 
     | FE_RC_644_0         | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.277 |    0.216 | 
     | FE_RC_643_0         | A ^ -> ZN v  | OAI21_X1  | 0.019 |   0.296 |    0.234 | 
     | g182712             | A1 v -> ZN ^ | NAND2_X1  | 0.021 |   0.317 |    0.256 | 
     | g171925_dup         | A ^ -> ZN v  | OAI221_X4 | 0.078 |   0.395 |    0.333 | 
     | cpuregs_reg[18][11] | SI v         | SDFF_X1   | 0.004 |   0.399 |    0.338 | 
     +-----------------------------------------------------------------------------+ 
Path 188: VIOLATED Setup Check with Pin cpuregs_reg[21][29]/CK 
Endpoint:   cpuregs_reg[21][29]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.030
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.399
- Arrival Time                  0.461
= Slack Time                   -0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.065 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.084 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.118 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.154 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.259 |    0.198 | 
     | add_1312_30_g7563   | A1 ^ -> ZN v | NAND2_X1 | 0.018 |   0.277 |    0.216 | 
     | add_1312_30_g7531   | A v -> ZN ^  | XNOR2_X1 | 0.062 |   0.340 |    0.279 | 
     | FE_RC_3913_0        | A1 ^ -> ZN v | NAND2_X2 | 0.037 |   0.377 |    0.316 | 
     | FE_RC_3946_0        | A1 v -> ZN ^ | NAND3_X4 | 0.041 |   0.418 |    0.357 | 
     | g194161             | A2 ^ -> ZN v | NAND2_X1 | 0.023 |   0.441 |    0.380 | 
     | g169225             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.461 |    0.399 | 
     | cpuregs_reg[21][29] | D ^          | DFF_X1   | 0.000 |   0.461 |    0.399 | 
     +----------------------------------------------------------------------------+ 
Path 189: VIOLATED Setup Check with Pin cpuregs_reg[4][30]/CK 
Endpoint:   cpuregs_reg[4][30]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[21]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.391
- Arrival Time                  0.453
= Slack Time                   -0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                               |              |           |       |  Time   |   Time   | 
     |-------------------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[21]                | CK ^         |           |       |  -0.002 |   -0.064 | 
     | reg_pc_reg[21]                | CK ^ -> Q ^  | DFF_X1    | 0.136 |   0.134 |    0.073 | 
     | FE_RC_483_0                   | A2 ^ -> ZN v | NAND2_X1  | 0.022 |   0.156 |    0.095 | 
     | FE_RC_482_0                   | A1 v -> ZN ^ | NOR2_X1   | 0.025 |   0.181 |    0.120 | 
     | add_1312_30_g186112           | A1 ^ -> ZN ^ | AND2_X2   | 0.043 |   0.224 |    0.163 | 
     | add_1312_30_g7575             | A1 ^ -> ZN ^ | AND3_X1   | 0.044 |   0.268 |    0.207 | 
     | add_1312_30_g7561             | A2 ^ -> ZN v | NAND2_X1  | 0.019 |   0.287 |    0.226 | 
     | FE_OCPC955_add_1312_30_n_8678 | A v -> ZN ^  | INV_X1    | 0.014 |   0.301 |    0.239 | 
     | FE_RC_463_0                   | A1 ^ -> ZN v | NAND2_X1  | 0.012 |   0.312 |    0.251 | 
     | FE_RC_462_0                   | A1 v -> ZN ^ | NAND2_X1  | 0.017 |   0.329 |    0.268 | 
     | g204791                       | A1 ^ -> ZN v | NAND2_X2  | 0.015 |   0.344 |    0.283 | 
     | g208948                       | A v -> ZN ^  | OAI221_X4 | 0.069 |   0.413 |    0.352 | 
     | g204799                       | A1 ^ -> ZN v | NAND2_X1  | 0.019 |   0.432 |    0.371 | 
     | g194076                       | A v -> ZN ^  | OAI21_X1  | 0.020 |   0.453 |    0.391 | 
     | cpuregs_reg[4][30]            | D ^          | DFF_X1    | 0.000 |   0.453 |    0.391 | 
     +---------------------------------------------------------------------------------------+ 
Path 190: VIOLATED Setup Check with Pin cpuregs_reg[30][11]/CK 
Endpoint:   cpuregs_reg[30][11]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.024
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.338
- Arrival Time                  0.399
= Slack Time                   -0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.065 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.085 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.144 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.168 | 
     | FE_OCPC958_n_27565  | A v -> ZN ^  | INV_X4    | 0.017 |   0.246 |    0.185 | 
     | add_1312_30_g7571   | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.262 |    0.201 | 
     | FE_RC_644_0         | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.277 |    0.216 | 
     | FE_RC_643_0         | A ^ -> ZN v  | OAI21_X1  | 0.019 |   0.296 |    0.235 | 
     | g182712             | A1 v -> ZN ^ | NAND2_X1  | 0.021 |   0.317 |    0.256 | 
     | g182711             | A ^ -> ZN v  | OAI221_X4 | 0.078 |   0.395 |    0.334 | 
     | cpuregs_reg[30][11] | SI v         | SDFF_X2   | 0.004 |   0.399 |    0.338 | 
     +-----------------------------------------------------------------------------+ 
Path 191: VIOLATED Setup Check with Pin cpuregs_reg[7][11]/CK 
Endpoint:   cpuregs_reg[7][11]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.337
- Arrival Time                  0.398
= Slack Time                   -0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.065 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.085 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.144 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.168 | 
     | FE_OCPC958_n_27565  | A v -> ZN ^  | INV_X4    | 0.017 |   0.246 |    0.185 | 
     | add_1312_30_g7571   | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.262 |    0.201 | 
     | FE_RC_644_0         | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.277 |    0.216 | 
     | FE_RC_643_0         | A ^ -> ZN v  | OAI21_X1  | 0.019 |   0.296 |    0.235 | 
     | g182712             | A1 v -> ZN ^ | NAND2_X1  | 0.021 |   0.317 |    0.256 | 
     | g182711             | A ^ -> ZN v  | OAI221_X4 | 0.078 |   0.395 |    0.334 | 
     | cpuregs_reg[7][11]  | SI v         | SDFF_X2   | 0.003 |   0.398 |    0.337 | 
     +-----------------------------------------------------------------------------+ 
Path 192: VIOLATED Setup Check with Pin cpuregs_reg[24][28]/CK 
Endpoint:   cpuregs_reg[24][28]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.395
- Arrival Time                  0.456
= Slack Time                   -0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.064 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.085 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.118 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.154 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.259 |    0.198 | 
     | add_1312_30_g7574   | A1 ^ -> ZN ^ | AND2_X2  | 0.033 |   0.292 |    0.231 | 
     | add_1312_30_g7661   | A ^ -> Z ^   | XOR2_X1  | 0.047 |   0.339 |    0.278 | 
     | g182546             | B1 ^ -> ZN v | AOI21_X1 | 0.028 |   0.367 |    0.306 | 
     | FE_OCPC1491_n_18250 | A v -> Z v   | BUF_X8   | 0.037 |   0.404 |    0.343 | 
     | FE_OCPC1492_n_18250 | A v -> ZN ^  | INV_X4   | 0.024 |   0.428 |    0.367 | 
     | g202163             | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.442 |    0.382 | 
     | FE_RC_599_0         | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.456 |    0.395 | 
     | cpuregs_reg[24][28] | D ^          | DFF_X1   | 0.000 |   0.456 |    0.395 | 
     +----------------------------------------------------------------------------+ 
Path 193: VIOLATED Setup Check with Pin cpuregs_reg[19][11]/CK 
Endpoint:   cpuregs_reg[19][11]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.024
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.338
- Arrival Time                  0.399
= Slack Time                   -0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.064 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.085 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.145 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.168 | 
     | FE_OCPC958_n_27565  | A v -> ZN ^  | INV_X4    | 0.017 |   0.246 |    0.185 | 
     | add_1312_30_g7571   | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.262 |    0.201 | 
     | FE_RC_644_0         | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.277 |    0.217 | 
     | FE_RC_643_0         | A ^ -> ZN v  | OAI21_X1  | 0.019 |   0.296 |    0.235 | 
     | g182712             | A1 v -> ZN ^ | NAND2_X1  | 0.021 |   0.317 |    0.256 | 
     | g182711             | A ^ -> ZN v  | OAI221_X4 | 0.078 |   0.395 |    0.334 | 
     | cpuregs_reg[19][11] | SI v         | SDFF_X2   | 0.004 |   0.399 |    0.338 | 
     +-----------------------------------------------------------------------------+ 
Path 194: VIOLATED Setup Check with Pin reg_sh_reg[4]/CK 
Endpoint:   reg_sh_reg[4]/D        (v) checked with  leading edge of 'clk'
Beginpoint: decoded_imm_j_reg[4]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.017
- Setup                         0.025
+ Phase Shift                   0.400
= Required Time                 0.392
- Arrival Time                  0.452
= Slack Time                   -0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.017
     = Beginpoint Arrival Time       0.017
     +-----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                           |              |           |       |  Time   |   Time   | 
     |---------------------------+--------------+-----------+-------+---------+----------| 
     | decoded_imm_j_reg[4]      | CK ^         |           |       |   0.017 |   -0.043 | 
     | decoded_imm_j_reg[4]      | CK ^ -> Q ^  | DFF_X2    | 0.151 |   0.169 |    0.108 | 
     | FE_OCPC2051_decoded_rs2_4 | A ^ -> Z ^   | BUF_X2    | 0.032 |   0.201 |    0.140 | 
     | g173016                   | A2 ^ -> ZN v | NOR2_X4   | 0.012 |   0.212 |    0.152 | 
     | FE_RC_3153_0              | A v -> Z v   | BUF_X4    | 0.029 |   0.241 |    0.181 | 
     | g172275_dup               | A2 v -> ZN v | AND2_X4   | 0.034 |   0.276 |    0.215 | 
     | g196517                   | B1 v -> ZN ^ | AOI222_X2 | 0.077 |   0.353 |    0.292 | 
     | FE_RC_3957_0              | A1 ^ -> ZN v | NAND4_X2  | 0.044 |   0.397 |    0.336 | 
     | FE_RC_630_0               | A1 v -> ZN ^ | NOR2_X4   | 0.036 |   0.433 |    0.372 | 
     | FE_RC_970_0               | B1 ^ -> ZN v | OAI21_X1  | 0.019 |   0.452 |    0.391 | 
     | reg_sh_reg[4]             | D v          | DFF_X1    | 0.000 |   0.452 |    0.392 | 
     +-----------------------------------------------------------------------------------+ 
Path 195: VIOLATED Setup Check with Pin cpuregs_reg[31][29]/CK 
Endpoint:   cpuregs_reg[31][29]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.026
- Setup                         0.091
+ Phase Shift                   0.400
= Required Time                 0.335
- Arrival Time                  0.395
= Slack Time                   -0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.064 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.085 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.119 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.154 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.259 |    0.199 | 
     | add_1312_30_g7563   | A1 ^ -> ZN v | NAND2_X1 | 0.018 |   0.277 |    0.217 | 
     | add_1312_30_g7531   | A v -> ZN v  | XNOR2_X1 | 0.051 |   0.329 |    0.268 | 
     | FE_RC_3906_0        | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.355 |    0.295 | 
     | FE_RC_3905_0        | A1 ^ -> ZN v | NAND3_X4 | 0.036 |   0.391 |    0.331 | 
     | cpuregs_reg[31][29] | SI v         | SDFF_X2  | 0.004 |   0.395 |    0.335 | 
     +----------------------------------------------------------------------------+ 
Path 196: VIOLATED Setup Check with Pin cpuregs_reg[30][29]/CK 
Endpoint:   cpuregs_reg[30][29]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.026
- Setup                         0.091
+ Phase Shift                   0.400
= Required Time                 0.335
- Arrival Time                  0.395
= Slack Time                   -0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.064 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.085 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.119 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.154 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.259 |    0.199 | 
     | add_1312_30_g7563   | A1 ^ -> ZN v | NAND2_X1 | 0.018 |   0.277 |    0.217 | 
     | add_1312_30_g7531   | A v -> ZN v  | XNOR2_X1 | 0.051 |   0.329 |    0.268 | 
     | FE_RC_3906_0        | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.355 |    0.295 | 
     | FE_RC_3905_0        | A1 ^ -> ZN v | NAND3_X4 | 0.036 |   0.391 |    0.331 | 
     | cpuregs_reg[30][29] | SI v         | SDFF_X2  | 0.004 |   0.395 |    0.335 | 
     +----------------------------------------------------------------------------+ 
Path 197: VIOLATED Setup Check with Pin cpuregs_reg[6][29]/CK 
Endpoint:   cpuregs_reg[6][29]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.026
- Setup                         0.091
+ Phase Shift                   0.400
= Required Time                 0.334
- Arrival Time                  0.395
= Slack Time                   -0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.064 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.085 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.119 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.154 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.259 |    0.199 | 
     | add_1312_30_g7563   | A1 ^ -> ZN v | NAND2_X1 | 0.018 |   0.277 |    0.217 | 
     | add_1312_30_g7531   | A v -> ZN v  | XNOR2_X1 | 0.051 |   0.329 |    0.268 | 
     | FE_RC_3906_0        | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.355 |    0.295 | 
     | FE_RC_3905_0        | A1 ^ -> ZN v | NAND3_X4 | 0.036 |   0.391 |    0.331 | 
     | cpuregs_reg[6][29]  | SI v         | SDFF_X2  | 0.004 |   0.395 |    0.334 | 
     +----------------------------------------------------------------------------+ 
Path 198: VIOLATED Setup Check with Pin cpuregs_reg[14][29]/CK 
Endpoint:   cpuregs_reg[14][29]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.026
- Setup                         0.091
+ Phase Shift                   0.400
= Required Time                 0.335
- Arrival Time                  0.395
= Slack Time                   -0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.064 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.085 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.119 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.154 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.259 |    0.199 | 
     | add_1312_30_g7563   | A1 ^ -> ZN v | NAND2_X1 | 0.018 |   0.277 |    0.217 | 
     | add_1312_30_g7531   | A v -> ZN v  | XNOR2_X1 | 0.051 |   0.329 |    0.268 | 
     | FE_RC_3906_0        | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.355 |    0.295 | 
     | FE_RC_3905_0        | A1 ^ -> ZN v | NAND3_X4 | 0.036 |   0.391 |    0.331 | 
     | cpuregs_reg[14][29] | SI v         | SDFF_X2  | 0.004 |   0.395 |    0.335 | 
     +----------------------------------------------------------------------------+ 
Path 199: VIOLATED Setup Check with Pin cpuregs_reg[11][29]/CK 
Endpoint:   cpuregs_reg[11][29]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.026
- Setup                         0.091
+ Phase Shift                   0.400
= Required Time                 0.335
- Arrival Time                  0.395
= Slack Time                   -0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.064 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.085 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.119 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.154 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.259 |    0.199 | 
     | add_1312_30_g7563   | A1 ^ -> ZN v | NAND2_X1 | 0.018 |   0.277 |    0.217 | 
     | add_1312_30_g7531   | A v -> ZN v  | XNOR2_X1 | 0.051 |   0.329 |    0.268 | 
     | FE_RC_3906_0        | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.355 |    0.295 | 
     | FE_RC_3905_0        | A1 ^ -> ZN v | NAND3_X4 | 0.036 |   0.391 |    0.331 | 
     | cpuregs_reg[11][29] | SI v         | SDFF_X2  | 0.004 |   0.395 |    0.335 | 
     +----------------------------------------------------------------------------+ 
Path 200: VIOLATED Setup Check with Pin cpuregs_reg[10][29]/CK 
Endpoint:   cpuregs_reg[10][29]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.026
- Setup                         0.091
+ Phase Shift                   0.400
= Required Time                 0.335
- Arrival Time                  0.395
= Slack Time                   -0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.064 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.085 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.119 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.154 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.259 |    0.199 | 
     | add_1312_30_g7563   | A1 ^ -> ZN v | NAND2_X1 | 0.018 |   0.277 |    0.217 | 
     | add_1312_30_g7531   | A v -> ZN v  | XNOR2_X1 | 0.051 |   0.329 |    0.268 | 
     | FE_RC_3906_0        | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.355 |    0.295 | 
     | FE_RC_3905_0        | A1 ^ -> ZN v | NAND3_X4 | 0.036 |   0.391 |    0.331 | 
     | cpuregs_reg[10][29] | SI v         | SDFF_X2  | 0.004 |   0.395 |    0.335 | 
     +----------------------------------------------------------------------------+ 
Path 201: VIOLATED Setup Check with Pin cpuregs_reg[13][29]/CK 
Endpoint:   cpuregs_reg[13][29]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.395
- Arrival Time                  0.455
= Slack Time                   -0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.064 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.085 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.119 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.155 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.259 |    0.199 | 
     | add_1312_30_g7563   | A1 ^ -> ZN v | NAND2_X1 | 0.018 |   0.277 |    0.217 | 
     | add_1312_30_g7531   | A v -> ZN ^  | XNOR2_X1 | 0.062 |   0.340 |    0.280 | 
     | FE_RC_3913_0        | A1 ^ -> ZN v | NAND2_X2 | 0.037 |   0.377 |    0.317 | 
     | FE_RC_3946_0        | A1 v -> ZN ^ | NAND3_X4 | 0.041 |   0.418 |    0.358 | 
     | g194172             | A2 ^ -> ZN v | NAND2_X1 | 0.024 |   0.442 |    0.381 | 
     | FE_RC_639_0         | A1 v -> ZN ^ | NAND2_X1 | 0.014 |   0.455 |    0.395 | 
     | cpuregs_reg[13][29] | D ^          | DFF_X1   | 0.000 |   0.455 |    0.395 | 
     +----------------------------------------------------------------------------+ 
Path 202: VIOLATED Setup Check with Pin cpuregs_reg[4][28]/CK 
Endpoint:   cpuregs_reg[4][28]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.024
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.396
- Arrival Time                  0.456
= Slack Time                   -0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.064 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.085 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.119 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.155 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.259 |    0.199 | 
     | add_1312_30_g7574   | A1 ^ -> ZN ^ | AND2_X2  | 0.033 |   0.292 |    0.232 | 
     | add_1312_30_g7661   | A ^ -> Z ^   | XOR2_X1  | 0.047 |   0.339 |    0.279 | 
     | g182546             | B1 ^ -> ZN v | AOI21_X1 | 0.028 |   0.367 |    0.307 | 
     | FE_OCPC1491_n_18250 | A v -> Z v   | BUF_X8   | 0.037 |   0.404 |    0.343 | 
     | FE_OCPC1492_n_18250 | A v -> ZN ^  | INV_X4   | 0.024 |   0.428 |    0.368 | 
     | g202141             | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.443 |    0.382 | 
     | FE_RC_611_0         | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.456 |    0.396 | 
     | cpuregs_reg[4][28]  | D ^          | DFF_X1   | 0.000 |   0.456 |    0.396 | 
     +----------------------------------------------------------------------------+ 
Path 203: VIOLATED Setup Check with Pin cpuregs_reg[25][28]/CK 
Endpoint:   cpuregs_reg[25][28]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.395
- Arrival Time                  0.455
= Slack Time                   -0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.064 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.085 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.119 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.155 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.259 |    0.199 | 
     | add_1312_30_g7574   | A1 ^ -> ZN ^ | AND2_X2  | 0.033 |   0.292 |    0.232 | 
     | add_1312_30_g7661   | A ^ -> Z ^   | XOR2_X1  | 0.047 |   0.339 |    0.279 | 
     | g182546             | B1 ^ -> ZN v | AOI21_X1 | 0.028 |   0.367 |    0.307 | 
     | FE_OCPC1491_n_18250 | A v -> Z v   | BUF_X8   | 0.037 |   0.404 |    0.343 | 
     | FE_OCPC1492_n_18250 | A v -> ZN ^  | INV_X4   | 0.024 |   0.428 |    0.368 | 
     | g202151             | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.442 |    0.382 | 
     | FE_RC_597_0         | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.455 |    0.395 | 
     | cpuregs_reg[25][28] | D ^          | DFF_X1   | 0.000 |   0.455 |    0.395 | 
     +----------------------------------------------------------------------------+ 
Path 204: VIOLATED Setup Check with Pin cpuregs_reg[18][28]/CK 
Endpoint:   cpuregs_reg[18][28]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.024
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.396
- Arrival Time                  0.456
= Slack Time                   -0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.064 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.086 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.119 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.155 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.259 |    0.199 | 
     | add_1312_30_g7574   | A1 ^ -> ZN ^ | AND2_X2  | 0.033 |   0.292 |    0.232 | 
     | add_1312_30_g7661   | A ^ -> Z ^   | XOR2_X1  | 0.047 |   0.339 |    0.279 | 
     | g182546             | B1 ^ -> ZN v | AOI21_X1 | 0.028 |   0.367 |    0.307 | 
     | FE_OCPC1491_n_18250 | A v -> Z v   | BUF_X8   | 0.037 |   0.404 |    0.344 | 
     | FE_OCPC1492_n_18250 | A v -> ZN ^  | INV_X4   | 0.024 |   0.428 |    0.368 | 
     | g206043             | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.443 |    0.383 | 
     | FE_RC_619_0         | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.456 |    0.396 | 
     | cpuregs_reg[18][28] | D ^          | DFF_X1   | 0.000 |   0.456 |    0.396 | 
     +----------------------------------------------------------------------------+ 
Path 205: VIOLATED Setup Check with Pin mem_addr_reg[29]/CK 
Endpoint:   mem_addr_reg[29]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_do_rinst_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.014
- Setup                         0.076
+ Phase Shift                   0.400
= Required Time                 0.310
- Arrival Time                  0.370
= Slack Time                   -0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     | mem_do_rinst_reg           | CK ^         |           |       |  -0.006 |   -0.066 | 
     | mem_do_rinst_reg           | CK ^ -> Q v  | DFF_X1    | 0.103 |   0.097 |    0.037 | 
     | FE_OCPC1727_mem_do_rinst   | A v -> Z v   | BUF_X1    | 0.033 |   0.130 |    0.070 | 
     | g97117__204089             | A1 v -> ZN v | OR2_X4    | 0.050 |   0.179 |    0.119 | 
     | g203295                    | A1 v -> ZN v | AND3_X2   | 0.042 |   0.221 |    0.161 | 
     | FE_OFC698_n_40007          | A v -> Z v   | BUF_X16   | 0.029 |   0.250 |    0.190 | 
     | g96504__204112             | A1 v -> ZN ^ | AOI222_X1 | 0.067 |   0.317 |    0.258 | 
     | FE_OCPC1857_n_40806        | A ^ -> ZN v  | INV_X1    | 0.018 |   0.336 |    0.276 | 
     | FE_OCPC2223_mem_la_addr_29 | A v -> Z v   | BUF_X4    | 0.034 |   0.369 |    0.310 | 
     | mem_addr_reg[29]           | D v          | SDFF_X1   | 0.001 |   0.370 |    0.310 | 
     +------------------------------------------------------------------------------------+ 
Path 206: VIOLATED Setup Check with Pin cpuregs_reg[19][28]/CK 
Endpoint:   cpuregs_reg[19][28]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.024
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.396
- Arrival Time                  0.455
= Slack Time                   -0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.063 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.086 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.119 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.155 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.259 |    0.200 | 
     | add_1312_30_g7574   | A1 ^ -> ZN ^ | AND2_X2  | 0.033 |   0.292 |    0.232 | 
     | add_1312_30_g7661   | A ^ -> Z ^   | XOR2_X1  | 0.047 |   0.339 |    0.279 | 
     | g182546             | B1 ^ -> ZN v | AOI21_X1 | 0.028 |   0.367 |    0.307 | 
     | FE_OCPC1491_n_18250 | A v -> Z v   | BUF_X8   | 0.037 |   0.404 |    0.344 | 
     | FE_OCPC1492_n_18250 | A v -> ZN ^  | INV_X4   | 0.024 |   0.428 |    0.368 | 
     | g202576             | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.443 |    0.383 | 
     | FE_RC_613_0         | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.455 |    0.396 | 
     | cpuregs_reg[19][28] | D ^          | DFF_X1   | 0.000 |   0.455 |    0.396 | 
     +----------------------------------------------------------------------------+ 
Path 207: VIOLATED Setup Check with Pin cpuregs_reg[23][28]/CK 
Endpoint:   cpuregs_reg[23][28]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.024
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.396
- Arrival Time                  0.455
= Slack Time                   -0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.063 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.086 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.119 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.155 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.259 |    0.200 | 
     | add_1312_30_g7574   | A1 ^ -> ZN ^ | AND2_X2  | 0.033 |   0.292 |    0.232 | 
     | add_1312_30_g7661   | A ^ -> Z ^   | XOR2_X1  | 0.047 |   0.339 |    0.279 | 
     | g182546             | B1 ^ -> ZN v | AOI21_X1 | 0.028 |   0.367 |    0.307 | 
     | FE_OCPC1491_n_18250 | A v -> Z v   | BUF_X8   | 0.037 |   0.404 |    0.344 | 
     | FE_OCPC1492_n_18250 | A v -> ZN ^  | INV_X4   | 0.024 |   0.428 |    0.368 | 
     | g206058             | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.443 |    0.383 | 
     | FE_RC_758_0         | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.455 |    0.396 | 
     | cpuregs_reg[23][28] | D ^          | DFF_X1   | 0.000 |   0.455 |    0.396 | 
     +----------------------------------------------------------------------------+ 
Path 208: VIOLATED Setup Check with Pin reg_next_pc_reg[6]/CK 
Endpoint:   reg_next_pc_reg[6]/D   (v) checked with  leading edge of 'clk'
Beginpoint: decoded_imm_j_reg[2]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.003
- Setup                         0.027
+ Phase Shift                   0.400
= Required Time                 0.370
- Arrival Time                  0.430
= Slack Time                   -0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.017
     = Beginpoint Arrival Time       0.017
     +-------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                         |              |           |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+-----------+-------+---------+----------| 
     | decoded_imm_j_reg[2]                    | CK ^         |           |       |   0.017 |   -0.042 | 
     | decoded_imm_j_reg[2]                    | CK ^ -> Q v  | DFF_X1    | 0.118 |   0.135 |    0.075 | 
     | FE_RC_2956_0                            | A1 v -> ZN v | OR2_X4    | 0.056 |   0.191 |    0.131 | 
     | add_1564_33_Y_add_1555_32_spec3_g188905 | A1 v -> ZN ^ | OAI22_X1  | 0.039 |   0.230 |    0.171 | 
     | add_1564_33_Y_add_1555_32_spec3_g188902 | C1 ^ -> ZN v | OAI211_X2 | 0.032 |   0.261 |    0.202 | 
     | FE_OCPC930_n_24827                      | A v -> Z v   | BUF_X1    | 0.041 |   0.303 |    0.243 | 
     | g188909                                 | B1 v -> ZN ^ | AOI21_X1  | 0.035 |   0.337 |    0.278 | 
     | FE_RC_1250_0                            | A1 ^ -> ZN ^ | OR2_X1    | 0.029 |   0.367 |    0.307 | 
     | FE_RC_1249_0                            | A1 ^ -> ZN v | NAND2_X1  | 0.012 |   0.378 |    0.319 | 
     | g171275                                 | B1 v -> ZN ^ | AOI21_X1  | 0.025 |   0.404 |    0.344 | 
     | g171070                                 | A1 ^ -> ZN v | NAND4_X1  | 0.026 |   0.430 |    0.370 | 
     | reg_next_pc_reg[6]                      | D v          | DFF_X1    | 0.000 |   0.430 |    0.370 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 209: VIOLATED Setup Check with Pin cpuregs_reg[12][29]/CK 
Endpoint:   cpuregs_reg[12][29]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.395
- Arrival Time                  0.454
= Slack Time                   -0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.063 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.086 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.120 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.156 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.259 |    0.200 | 
     | add_1312_30_g7563   | A1 ^ -> ZN v | NAND2_X1 | 0.018 |   0.277 |    0.218 | 
     | add_1312_30_g7531   | A v -> ZN ^  | XNOR2_X1 | 0.062 |   0.340 |    0.281 | 
     | FE_RC_3913_0        | A1 ^ -> ZN v | NAND2_X2 | 0.037 |   0.377 |    0.318 | 
     | FE_RC_3946_0        | A1 v -> ZN ^ | NAND3_X4 | 0.041 |   0.418 |    0.359 | 
     | g196185             | A1 ^ -> ZN v | NAND2_X2 | 0.020 |   0.438 |    0.378 | 
     | FE_RC_3112_0        | A2 v -> ZN ^ | NAND2_X1 | 0.016 |   0.454 |    0.395 | 
     | cpuregs_reg[12][29] | D ^          | DFF_X1   | 0.000 |   0.454 |    0.395 | 
     +----------------------------------------------------------------------------+ 
Path 210: VIOLATED Setup Check with Pin cpuregs_reg[19][29]/CK 
Endpoint:   cpuregs_reg[19][29]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.027
- Setup                         0.091
+ Phase Shift                   0.400
= Required Time                 0.336
- Arrival Time                  0.395
= Slack Time                   -0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.063 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.087 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.120 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.156 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.259 |    0.200 | 
     | add_1312_30_g7563   | A1 ^ -> ZN v | NAND2_X1 | 0.018 |   0.277 |    0.218 | 
     | add_1312_30_g7531   | A v -> ZN v  | XNOR2_X1 | 0.051 |   0.329 |    0.269 | 
     | FE_RC_3906_0        | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.355 |    0.296 | 
     | FE_RC_3905_0        | A1 ^ -> ZN v | NAND3_X4 | 0.036 |   0.391 |    0.332 | 
     | cpuregs_reg[19][29] | SI v         | SDFF_X2  | 0.004 |   0.395 |    0.336 | 
     +----------------------------------------------------------------------------+ 
Path 211: VIOLATED Setup Check with Pin cpuregs_reg[18][29]/CK 
Endpoint:   cpuregs_reg[18][29]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.027
- Setup                         0.091
+ Phase Shift                   0.400
= Required Time                 0.336
- Arrival Time                  0.395
= Slack Time                   -0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.063 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.087 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.120 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.156 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.259 |    0.200 | 
     | add_1312_30_g7563   | A1 ^ -> ZN v | NAND2_X1 | 0.018 |   0.277 |    0.218 | 
     | add_1312_30_g7531   | A v -> ZN v  | XNOR2_X1 | 0.051 |   0.329 |    0.270 | 
     | FE_RC_3906_0        | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.355 |    0.296 | 
     | FE_RC_3905_0        | A1 ^ -> ZN v | NAND3_X4 | 0.036 |   0.391 |    0.332 | 
     | cpuregs_reg[18][29] | SI v         | SDFF_X2  | 0.004 |   0.395 |    0.336 | 
     +----------------------------------------------------------------------------+ 
Path 212: VIOLATED Setup Check with Pin cpuregs_reg[15][29]/CK 
Endpoint:   cpuregs_reg[15][29]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.027
- Setup                         0.091
+ Phase Shift                   0.400
= Required Time                 0.336
- Arrival Time                  0.395
= Slack Time                   -0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.063 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.087 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.120 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.156 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.259 |    0.200 | 
     | add_1312_30_g7563   | A1 ^ -> ZN v | NAND2_X1 | 0.018 |   0.277 |    0.219 | 
     | add_1312_30_g7531   | A v -> ZN v  | XNOR2_X1 | 0.051 |   0.329 |    0.270 | 
     | FE_RC_3906_0        | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.355 |    0.297 | 
     | FE_RC_3905_0        | A1 ^ -> ZN v | NAND3_X4 | 0.036 |   0.391 |    0.332 | 
     | cpuregs_reg[15][29] | SI v         | SDFF_X2  | 0.004 |   0.395 |    0.336 | 
     +----------------------------------------------------------------------------+ 
Path 213: VIOLATED Setup Check with Pin cpuregs_reg[21][28]/CK 
Endpoint:   cpuregs_reg[21][28]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.395
- Arrival Time                  0.454
= Slack Time                   -0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.062 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.087 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.120 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.156 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.259 |    0.200 | 
     | add_1312_30_g7574   | A1 ^ -> ZN ^ | AND2_X2  | 0.033 |   0.292 |    0.233 | 
     | add_1312_30_g7661   | A ^ -> Z ^   | XOR2_X1  | 0.047 |   0.339 |    0.280 | 
     | g182546             | B1 ^ -> ZN v | AOI21_X1 | 0.028 |   0.367 |    0.308 | 
     | FE_OCPC1491_n_18250 | A v -> Z v   | BUF_X8   | 0.037 |   0.404 |    0.345 | 
     | FE_OCPC1496_n_18250 | A v -> ZN ^  | INV_X4   | 0.017 |   0.421 |    0.362 | 
     | g205990             | A1 ^ -> ZN v | NAND3_X1 | 0.017 |   0.438 |    0.380 | 
     | FE_RC_607_0         | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.454 |    0.395 | 
     | cpuregs_reg[21][28] | D ^          | DFF_X1   | 0.000 |   0.454 |    0.395 | 
     +----------------------------------------------------------------------------+ 
Path 214: VIOLATED Setup Check with Pin cpuregs_reg[13][28]/CK 
Endpoint:   cpuregs_reg[13][28]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.395
- Arrival Time                  0.453
= Slack Time                   -0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.062 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.088 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.121 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.157 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.259 |    0.201 | 
     | add_1312_30_g7574   | A1 ^ -> ZN ^ | AND2_X2  | 0.033 |   0.292 |    0.234 | 
     | add_1312_30_g7661   | A ^ -> Z ^   | XOR2_X1  | 0.047 |   0.339 |    0.281 | 
     | g182546             | B1 ^ -> ZN v | AOI21_X1 | 0.028 |   0.367 |    0.309 | 
     | FE_OCPC1491_n_18250 | A v -> Z v   | BUF_X8   | 0.037 |   0.404 |    0.346 | 
     | FE_OCPC1496_n_18250 | A v -> ZN ^  | INV_X4   | 0.017 |   0.421 |    0.363 | 
     | g203270             | A1 ^ -> ZN v | NAND3_X1 | 0.017 |   0.438 |    0.380 | 
     | FE_RC_507_0         | A1 v -> ZN ^ | NAND2_X1 | 0.014 |   0.453 |    0.395 | 
     | cpuregs_reg[13][28] | D ^          | DFF_X1   | 0.000 |   0.453 |    0.395 | 
     +----------------------------------------------------------------------------+ 
Path 215: VIOLATED Setup Check with Pin cpuregs_reg[28][28]/CK 
Endpoint:   cpuregs_reg[28][28]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.393
- Arrival Time                  0.450
= Slack Time                   -0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.061 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.089 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.122 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.158 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.259 |    0.202 | 
     | add_1312_30_g7574   | A1 ^ -> ZN ^ | AND2_X2  | 0.033 |   0.292 |    0.235 | 
     | add_1312_30_g7661   | A ^ -> Z ^   | XOR2_X1  | 0.047 |   0.339 |    0.282 | 
     | g182546             | B1 ^ -> ZN v | AOI21_X1 | 0.028 |   0.367 |    0.310 | 
     | FE_OCPC1491_n_18250 | A v -> Z v   | BUF_X8   | 0.037 |   0.404 |    0.347 | 
     | FE_OCPC1496_n_18250 | A v -> ZN ^  | INV_X4   | 0.017 |   0.421 |    0.364 | 
     | g202161             | A1 ^ -> ZN v | NAND2_X2 | 0.011 |   0.432 |    0.375 | 
     | g169784             | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.450 |    0.393 | 
     | cpuregs_reg[28][28] | D ^          | DFF_X1   | 0.000 |   0.450 |    0.393 | 
     +----------------------------------------------------------------------------+ 
Path 216: VIOLATED Setup Check with Pin cpuregs_reg[17][28]/CK 
Endpoint:   cpuregs_reg[17][28]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.393
- Arrival Time                  0.450
= Slack Time                   -0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.060 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.089 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.122 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.158 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.259 |    0.202 | 
     | add_1312_30_g7574   | A1 ^ -> ZN ^ | AND2_X2  | 0.033 |   0.292 |    0.235 | 
     | add_1312_30_g7661   | A ^ -> Z ^   | XOR2_X1  | 0.047 |   0.339 |    0.282 | 
     | g182546             | B1 ^ -> ZN v | AOI21_X1 | 0.028 |   0.367 |    0.310 | 
     | FE_OCPC1491_n_18250 | A v -> Z v   | BUF_X8   | 0.037 |   0.404 |    0.347 | 
     | FE_OCPC1493_n_18250 | A v -> ZN ^  | INV_X8   | 0.019 |   0.423 |    0.366 | 
     | g202160             | A2 ^ -> ZN v | NAND2_X1 | 0.014 |   0.437 |    0.380 | 
     | FE_RC_633_0         | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.450 |    0.393 | 
     | cpuregs_reg[17][28] | D ^          | DFF_X1   | 0.000 |   0.450 |    0.393 | 
     +----------------------------------------------------------------------------+ 
Path 217: VIOLATED Setup Check with Pin cpuregs_reg[16][29]/CK 
Endpoint:   cpuregs_reg[16][29]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.027
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.399
- Arrival Time                  0.455
= Slack Time                   -0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.060 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.089 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.122 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.158 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.259 |    0.203 | 
     | add_1312_30_g7563   | A1 ^ -> ZN v | NAND2_X1 | 0.018 |   0.277 |    0.221 | 
     | add_1312_30_g7531   | A v -> ZN ^  | XNOR2_X1 | 0.062 |   0.340 |    0.283 | 
     | FE_RC_3913_0        | A1 ^ -> ZN v | NAND2_X2 | 0.037 |   0.377 |    0.320 | 
     | FE_RC_3946_0        | A1 v -> ZN ^ | NAND3_X4 | 0.041 |   0.418 |    0.361 | 
     | g202043             | A1 ^ -> ZN v | NAND2_X1 | 0.022 |   0.440 |    0.384 | 
     | FE_RC_756_0         | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.455 |    0.399 | 
     | cpuregs_reg[16][29] | D ^          | DFF_X1   | 0.000 |   0.455 |    0.399 | 
     +----------------------------------------------------------------------------+ 
Path 218: VIOLATED Setup Check with Pin cpuregs_reg[9][29]/CK 
Endpoint:   cpuregs_reg[9][29]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.030
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.401
- Arrival Time                  0.458
= Slack Time                   -0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.060 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.089 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.122 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.158 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.259 |    0.203 | 
     | add_1312_30_g7563   | A1 ^ -> ZN v | NAND2_X1 | 0.018 |   0.277 |    0.221 | 
     | add_1312_30_g7531   | A v -> ZN ^  | XNOR2_X1 | 0.062 |   0.340 |    0.283 | 
     | FE_RC_3913_0        | A1 ^ -> ZN v | NAND2_X2 | 0.037 |   0.377 |    0.320 | 
     | FE_RC_3946_0        | A1 v -> ZN ^ | NAND3_X4 | 0.041 |   0.418 |    0.361 | 
     | g200023             | A1 ^ -> ZN v | NAND2_X1 | 0.023 |   0.441 |    0.384 | 
     | FE_RC_585_0         | A2 v -> ZN ^ | NAND2_X1 | 0.017 |   0.458 |    0.401 | 
     | cpuregs_reg[9][29]  | D ^          | DFF_X1   | 0.000 |   0.458 |    0.401 | 
     +----------------------------------------------------------------------------+ 
Path 219: VIOLATED Setup Check with Pin cpuregs_reg[28][29]/CK 
Endpoint:   cpuregs_reg[28][29]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.029
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.401
- Arrival Time                  0.457
= Slack Time                   -0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.060 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.089 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.123 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.158 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.259 |    0.203 | 
     | add_1312_30_g7563   | A1 ^ -> ZN v | NAND2_X1 | 0.018 |   0.277 |    0.221 | 
     | add_1312_30_g7531   | A v -> ZN ^  | XNOR2_X1 | 0.062 |   0.340 |    0.283 | 
     | FE_RC_3913_0        | A1 ^ -> ZN v | NAND2_X2 | 0.037 |   0.377 |    0.321 | 
     | FE_RC_3946_0        | A1 v -> ZN ^ | NAND3_X4 | 0.041 |   0.418 |    0.361 | 
     | g187219             | A2 ^ -> ZN v | NAND2_X1 | 0.023 |   0.441 |    0.384 | 
     | FE_RC_603_0         | A2 v -> ZN ^ | NAND2_X1 | 0.016 |   0.457 |    0.401 | 
     | cpuregs_reg[28][29] | D ^          | DFF_X1   | 0.000 |   0.457 |    0.401 | 
     +----------------------------------------------------------------------------+ 
Path 220: VIOLATED Setup Check with Pin cpuregs_reg[26][29]/CK 
Endpoint:   cpuregs_reg[26][29]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.030
- Setup                         0.091
+ Phase Shift                   0.400
= Required Time                 0.339
- Arrival Time                  0.395
= Slack Time                   -0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.060 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.089 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.123 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.158 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.259 |    0.203 | 
     | add_1312_30_g7563   | A1 ^ -> ZN v | NAND2_X1 | 0.018 |   0.277 |    0.221 | 
     | add_1312_30_g7531   | A v -> ZN v  | XNOR2_X1 | 0.051 |   0.329 |    0.272 | 
     | FE_RC_3906_0        | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.355 |    0.299 | 
     | FE_RC_3905_0        | A1 ^ -> ZN v | NAND3_X4 | 0.036 |   0.391 |    0.335 | 
     | cpuregs_reg[26][29] | SI v         | SDFF_X2  | 0.004 |   0.395 |    0.339 | 
     +----------------------------------------------------------------------------+ 
Path 221: VIOLATED Setup Check with Pin cpuregs_reg[23][29]/CK 
Endpoint:   cpuregs_reg[23][29]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.030
- Setup                         0.091
+ Phase Shift                   0.400
= Required Time                 0.339
- Arrival Time                  0.395
= Slack Time                   -0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.060 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.089 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.123 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.158 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.259 |    0.203 | 
     | add_1312_30_g7563   | A1 ^ -> ZN v | NAND2_X1 | 0.018 |   0.277 |    0.221 | 
     | add_1312_30_g7531   | A v -> ZN v  | XNOR2_X1 | 0.051 |   0.329 |    0.272 | 
     | FE_RC_3906_0        | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.355 |    0.299 | 
     | FE_RC_3905_0        | A1 ^ -> ZN v | NAND3_X4 | 0.036 |   0.391 |    0.335 | 
     | cpuregs_reg[23][29] | SI v         | SDFF_X2  | 0.004 |   0.395 |    0.339 | 
     +----------------------------------------------------------------------------+ 
Path 222: VIOLATED Setup Check with Pin cpuregs_reg[22][29]/CK 
Endpoint:   cpuregs_reg[22][29]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.030
- Setup                         0.091
+ Phase Shift                   0.400
= Required Time                 0.339
- Arrival Time                  0.395
= Slack Time                   -0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.060 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.089 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.123 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.158 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.259 |    0.203 | 
     | add_1312_30_g7563   | A1 ^ -> ZN v | NAND2_X1 | 0.018 |   0.277 |    0.221 | 
     | add_1312_30_g7531   | A v -> ZN v  | XNOR2_X1 | 0.051 |   0.329 |    0.272 | 
     | FE_RC_3906_0        | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.355 |    0.299 | 
     | FE_RC_3905_0        | A1 ^ -> ZN v | NAND3_X4 | 0.036 |   0.391 |    0.335 | 
     | cpuregs_reg[22][29] | SI v         | SDFF_X2  | 0.004 |   0.395 |    0.339 | 
     +----------------------------------------------------------------------------+ 
Path 223: VIOLATED Setup Check with Pin mem_addr_reg[10]/CK 
Endpoint:   mem_addr_reg[10]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_do_rinst_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.014
- Setup                         0.082
+ Phase Shift                   0.400
= Required Time                 0.305
- Arrival Time                  0.361
= Slack Time                   -0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +----------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                          |              |           |       |  Time   |   Time   | 
     |--------------------------+--------------+-----------+-------+---------+----------| 
     | mem_do_rinst_reg         | CK ^         |           |       |  -0.006 |   -0.063 | 
     | mem_do_rinst_reg         | CK ^ -> Q ^  | DFF_X1    | 0.111 |   0.104 |    0.048 | 
     | FE_OCPC1727_mem_do_rinst | A ^ -> Z ^   | BUF_X1    | 0.035 |   0.139 |    0.083 | 
     | g97117__204089           | A1 ^ -> ZN ^ | OR2_X4    | 0.037 |   0.176 |    0.120 | 
     | g204092                  | A ^ -> ZN v  | INV_X4    | 0.020 |   0.196 |    0.140 | 
     | FE_OCPC1634_n_40784      | A v -> Z v   | BUF_X4    | 0.033 |   0.228 |    0.172 | 
     | g96519__204094           | C1 v -> ZN ^ | AOI222_X1 | 0.094 |   0.323 |    0.266 | 
     | FE_OCPC1843_n_40788      | A ^ -> ZN v  | INV_X1    | 0.037 |   0.360 |    0.304 | 
     | mem_addr_reg[10]         | D v          | SDFF_X2   | 0.001 |   0.361 |    0.305 | 
     +----------------------------------------------------------------------------------+ 
Path 224: VIOLATED Setup Check with Pin cpuregs_reg[10][11]/CK 
Endpoint:   cpuregs_reg[10][11]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.030
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.343
- Arrival Time                  0.400
= Slack Time                   -0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.060 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.089 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.149 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.173 | 
     | FE_OCPC958_n_27565  | A v -> ZN ^  | INV_X4    | 0.017 |   0.246 |    0.189 | 
     | add_1312_30_g7571   | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.262 |    0.206 | 
     | FE_RC_644_0         | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.277 |    0.221 | 
     | FE_RC_643_0         | A ^ -> ZN v  | OAI21_X1  | 0.019 |   0.296 |    0.239 | 
     | g182712             | A1 v -> ZN ^ | NAND2_X1  | 0.021 |   0.317 |    0.261 | 
     | g182711             | A ^ -> ZN v  | OAI221_X4 | 0.078 |   0.395 |    0.339 | 
     | cpuregs_reg[10][11] | SI v         | SDFF_X2   | 0.005 |   0.400 |    0.343 | 
     +-----------------------------------------------------------------------------+ 
Path 225: VIOLATED Setup Check with Pin cpuregs_reg[17][29]/CK 
Endpoint:   cpuregs_reg[17][29]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.027
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.398
- Arrival Time                  0.454
= Slack Time                   -0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.060 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.090 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.123 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.159 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.259 |    0.203 | 
     | add_1312_30_g7563   | A1 ^ -> ZN v | NAND2_X1 | 0.018 |   0.277 |    0.222 | 
     | add_1312_30_g7531   | A v -> ZN ^  | XNOR2_X1 | 0.062 |   0.340 |    0.284 | 
     | FE_RC_3913_0        | A1 ^ -> ZN v | NAND2_X2 | 0.037 |   0.377 |    0.321 | 
     | FE_RC_3946_0        | A1 v -> ZN ^ | NAND3_X4 | 0.041 |   0.418 |    0.362 | 
     | g190311             | A2 ^ -> ZN v | NAND2_X1 | 0.022 |   0.440 |    0.384 | 
     | FE_RC_605_0         | A1 v -> ZN ^ | NAND2_X1 | 0.014 |   0.454 |    0.398 | 
     | cpuregs_reg[17][29] | D ^          | DFF_X1   | 0.000 |   0.454 |    0.398 | 
     +----------------------------------------------------------------------------+ 
Path 226: VIOLATED Setup Check with Pin cpuregs_reg[11][11]/CK 
Endpoint:   cpuregs_reg[11][11]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.030
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.344
- Arrival Time                  0.400
= Slack Time                   -0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.059 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.090 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.150 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.173 | 
     | FE_OCPC958_n_27565  | A v -> ZN ^  | INV_X4    | 0.017 |   0.246 |    0.190 | 
     | add_1312_30_g7571   | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.262 |    0.206 | 
     | FE_RC_644_0         | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.277 |    0.221 | 
     | FE_RC_643_0         | A ^ -> ZN v  | OAI21_X1  | 0.019 |   0.296 |    0.240 | 
     | g182712             | A1 v -> ZN ^ | NAND2_X1  | 0.021 |   0.317 |    0.261 | 
     | g171925_dup         | A ^ -> ZN v  | OAI221_X4 | 0.078 |   0.395 |    0.339 | 
     | cpuregs_reg[11][11] | SI v         | SDFF_X2   | 0.005 |   0.400 |    0.344 | 
     +-----------------------------------------------------------------------------+ 
Path 227: VIOLATED Setup Check with Pin cpuregs_reg[16][30]/CK 
Endpoint:   cpuregs_reg[16][30]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[21]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.024
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.396
- Arrival Time                  0.451
= Slack Time                   -0.055
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                               |              |           |       |  Time   |   Time   | 
     |-------------------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[21]                | CK ^         |           |       |  -0.002 |   -0.057 | 
     | reg_pc_reg[21]                | CK ^ -> Q ^  | DFF_X1    | 0.136 |   0.134 |    0.079 | 
     | FE_RC_483_0                   | A2 ^ -> ZN v | NAND2_X1  | 0.022 |   0.156 |    0.101 | 
     | FE_RC_482_0                   | A1 v -> ZN ^ | NOR2_X1   | 0.025 |   0.181 |    0.126 | 
     | add_1312_30_g186112           | A1 ^ -> ZN ^ | AND2_X2   | 0.043 |   0.224 |    0.169 | 
     | add_1312_30_g7575             | A1 ^ -> ZN ^ | AND3_X1   | 0.044 |   0.268 |    0.213 | 
     | add_1312_30_g7561             | A2 ^ -> ZN v | NAND2_X1  | 0.019 |   0.287 |    0.232 | 
     | FE_OCPC955_add_1312_30_n_8678 | A v -> ZN ^  | INV_X1    | 0.014 |   0.301 |    0.246 | 
     | FE_RC_463_0                   | A1 ^ -> ZN v | NAND2_X1  | 0.012 |   0.312 |    0.257 | 
     | FE_RC_462_0                   | A1 v -> ZN ^ | NAND2_X1  | 0.017 |   0.329 |    0.274 | 
     | g204791                       | A1 ^ -> ZN v | NAND2_X2  | 0.015 |   0.344 |    0.289 | 
     | g208948                       | A v -> ZN ^  | OAI221_X4 | 0.069 |   0.413 |    0.358 | 
     | g204794                       | A1 ^ -> ZN v | NAND2_X1  | 0.023 |   0.437 |    0.381 | 
     | FE_RC_872_0                   | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.451 |    0.396 | 
     | cpuregs_reg[16][30]           | D ^          | DFF_X1    | 0.000 |   0.451 |    0.396 | 
     +---------------------------------------------------------------------------------------+ 
Path 228: VIOLATED Setup Check with Pin cpuregs_reg[15][11]/CK 
Endpoint:   cpuregs_reg[15][11]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.031
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.345
- Arrival Time                  0.400
= Slack Time                   -0.055
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.059 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.091 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.150 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.174 | 
     | FE_OCPC958_n_27565  | A v -> ZN ^  | INV_X4    | 0.017 |   0.246 |    0.191 | 
     | add_1312_30_g7571   | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.262 |    0.207 | 
     | FE_RC_644_0         | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.277 |    0.222 | 
     | FE_RC_643_0         | A ^ -> ZN v  | OAI21_X1  | 0.019 |   0.296 |    0.241 | 
     | g182712             | A1 v -> ZN ^ | NAND2_X1  | 0.021 |   0.317 |    0.262 | 
     | g171925_dup         | A ^ -> ZN v  | OAI221_X4 | 0.078 |   0.395 |    0.340 | 
     | cpuregs_reg[15][11] | SI v         | SDFF_X2   | 0.005 |   0.400 |    0.345 | 
     +-----------------------------------------------------------------------------+ 
Path 229: VIOLATED Setup Check with Pin cpuregs_reg[14][11]/CK 
Endpoint:   cpuregs_reg[14][11]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.031
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.345
- Arrival Time                  0.400
= Slack Time                   -0.055
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.059 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.091 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.150 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.174 | 
     | FE_OCPC958_n_27565  | A v -> ZN ^  | INV_X4    | 0.017 |   0.246 |    0.191 | 
     | add_1312_30_g7571   | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.262 |    0.207 | 
     | FE_RC_644_0         | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.277 |    0.222 | 
     | FE_RC_643_0         | A ^ -> ZN v  | OAI21_X1  | 0.019 |   0.296 |    0.241 | 
     | g182712             | A1 v -> ZN ^ | NAND2_X1  | 0.021 |   0.317 |    0.262 | 
     | g182711             | A ^ -> ZN v  | OAI221_X4 | 0.078 |   0.395 |    0.340 | 
     | cpuregs_reg[14][11] | SI v         | SDFF_X2   | 0.005 |   0.400 |    0.345 | 
     +-----------------------------------------------------------------------------+ 
Path 230: VIOLATED Setup Check with Pin mem_addr_reg[20]/CK 
Endpoint:   mem_addr_reg[20]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_do_rinst_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.014
- Setup                         0.081
+ Phase Shift                   0.400
= Required Time                 0.306
- Arrival Time                  0.360
= Slack Time                   -0.055
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +----------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                          |              |           |       |  Time   |   Time   | 
     |--------------------------+--------------+-----------+-------+---------+----------| 
     | mem_do_rinst_reg         | CK ^         |           |       |  -0.006 |   -0.061 | 
     | mem_do_rinst_reg         | CK ^ -> Q ^  | DFF_X1    | 0.111 |   0.104 |    0.050 | 
     | FE_OCPC1727_mem_do_rinst | A ^ -> Z ^   | BUF_X1    | 0.035 |   0.139 |    0.084 | 
     | g97117__204089           | A1 ^ -> ZN ^ | OR2_X4    | 0.037 |   0.176 |    0.121 | 
     | g204092                  | A ^ -> ZN v  | INV_X4    | 0.020 |   0.196 |    0.141 | 
     | FE_OCPC1635_n_40784      | A v -> Z v   | BUF_X8    | 0.031 |   0.227 |    0.172 | 
     | g96509__204098           | C1 v -> ZN ^ | AOI222_X2 | 0.102 |   0.329 |    0.274 | 
     | FE_OCPC1845_n_40792      | A ^ -> ZN v  | INV_X2    | 0.029 |   0.358 |    0.303 | 
     | mem_addr_reg[20]         | D v          | SDFF_X2   | 0.002 |   0.360 |    0.306 | 
     +----------------------------------------------------------------------------------+ 
Path 231: VIOLATED Setup Check with Pin cpuregs_reg[17][30]/CK 
Endpoint:   cpuregs_reg[17][30]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[21]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.024
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.396
- Arrival Time                  0.450
= Slack Time                   -0.055
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                               |              |           |       |  Time   |   Time   | 
     |-------------------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[21]                | CK ^         |           |       |  -0.002 |   -0.057 | 
     | reg_pc_reg[21]                | CK ^ -> Q ^  | DFF_X1    | 0.136 |   0.134 |    0.079 | 
     | FE_RC_483_0                   | A2 ^ -> ZN v | NAND2_X1  | 0.022 |   0.156 |    0.102 | 
     | FE_RC_482_0                   | A1 v -> ZN ^ | NOR2_X1   | 0.025 |   0.181 |    0.127 | 
     | add_1312_30_g186112           | A1 ^ -> ZN ^ | AND2_X2   | 0.043 |   0.224 |    0.170 | 
     | add_1312_30_g7575             | A1 ^ -> ZN ^ | AND3_X1   | 0.044 |   0.268 |    0.213 | 
     | add_1312_30_g7561             | A2 ^ -> ZN v | NAND2_X1  | 0.019 |   0.287 |    0.232 | 
     | FE_OCPC955_add_1312_30_n_8678 | A v -> ZN ^  | INV_X1    | 0.014 |   0.301 |    0.246 | 
     | FE_RC_463_0                   | A1 ^ -> ZN v | NAND2_X1  | 0.012 |   0.312 |    0.258 | 
     | FE_RC_462_0                   | A1 v -> ZN ^ | NAND2_X1  | 0.017 |   0.329 |    0.275 | 
     | g204791                       | A1 ^ -> ZN v | NAND2_X2  | 0.015 |   0.344 |    0.290 | 
     | g208948                       | A v -> ZN ^  | OAI221_X4 | 0.069 |   0.413 |    0.358 | 
     | g208950                       | A1 ^ -> ZN v | NAND2_X1  | 0.022 |   0.435 |    0.381 | 
     | FE_RC_867_0                   | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.450 |    0.396 | 
     | cpuregs_reg[17][30]           | D ^          | DFF_X1    | 0.000 |   0.450 |    0.396 | 
     +---------------------------------------------------------------------------------------+ 
Path 232: VIOLATED Setup Check with Pin cpuregs_reg[12][28]/CK 
Endpoint:   cpuregs_reg[12][28]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.393
- Arrival Time                  0.448
= Slack Time                   -0.055
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.058 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.091 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.124 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.160 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.259 |    0.204 | 
     | add_1312_30_g7574   | A1 ^ -> ZN ^ | AND2_X2  | 0.033 |   0.292 |    0.237 | 
     | add_1312_30_g7661   | A ^ -> Z ^   | XOR2_X1  | 0.047 |   0.339 |    0.284 | 
     | g182546             | B1 ^ -> ZN v | AOI21_X1 | 0.028 |   0.367 |    0.312 | 
     | FE_OCPC1491_n_18250 | A v -> Z v   | BUF_X8   | 0.037 |   0.404 |    0.349 | 
     | FE_OCPC1493_n_18250 | A v -> ZN ^  | INV_X8   | 0.019 |   0.423 |    0.368 | 
     | g202140             | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.436 |    0.381 | 
     | FE_RC_589_0         | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.448 |    0.393 | 
     | cpuregs_reg[12][28] | D ^          | DFF_X1   | 0.000 |   0.448 |    0.393 | 
     +----------------------------------------------------------------------------+ 
Path 233: VIOLATED Setup Check with Pin cpuregs_reg[22][11]/CK 
Endpoint:   cpuregs_reg[22][11]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.032
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.345
- Arrival Time                  0.400
= Slack Time                   -0.055
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.058 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.091 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.151 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.174 | 
     | FE_OCPC958_n_27565  | A v -> ZN ^  | INV_X4    | 0.017 |   0.246 |    0.191 | 
     | add_1312_30_g7571   | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.262 |    0.207 | 
     | FE_RC_644_0         | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.277 |    0.222 | 
     | FE_RC_643_0         | A ^ -> ZN v  | OAI21_X1  | 0.019 |   0.296 |    0.241 | 
     | g182712             | A1 v -> ZN ^ | NAND2_X1  | 0.021 |   0.317 |    0.262 | 
     | g171925_dup         | A ^ -> ZN v  | OAI221_X4 | 0.078 |   0.395 |    0.340 | 
     | cpuregs_reg[22][11] | SI v         | SDFF_X2   | 0.005 |   0.400 |    0.345 | 
     +-----------------------------------------------------------------------------+ 
Path 234: VIOLATED Setup Check with Pin cpuregs_reg[25][29]/CK 
Endpoint:   cpuregs_reg[25][29]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.030
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.401
- Arrival Time                  0.456
= Slack Time                   -0.055
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.058 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.091 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.124 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.160 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.259 |    0.205 | 
     | add_1312_30_g7563   | A1 ^ -> ZN v | NAND2_X1 | 0.018 |   0.277 |    0.223 | 
     | add_1312_30_g7531   | A v -> ZN ^  | XNOR2_X1 | 0.062 |   0.340 |    0.285 | 
     | FE_RC_3913_0        | A1 ^ -> ZN v | NAND2_X2 | 0.037 |   0.377 |    0.322 | 
     | FE_RC_3946_0        | A1 v -> ZN ^ | NAND3_X4 | 0.041 |   0.418 |    0.363 | 
     | g198427             | A1 ^ -> ZN v | NAND2_X1 | 0.023 |   0.441 |    0.387 | 
     | FE_RC_835_0         | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.456 |    0.401 | 
     | cpuregs_reg[25][29] | D ^          | DFF_X1   | 0.000 |   0.456 |    0.401 | 
     +----------------------------------------------------------------------------+ 
Path 235: VIOLATED Setup Check with Pin cpuregs_reg[14][9]/CK 
Endpoint:   cpuregs_reg[14][9]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.337
- Arrival Time                  0.391
= Slack Time                   -0.055
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.058 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.091 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.151 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.175 | 
     | FE_OCPC958_n_27565  | A v -> ZN ^  | INV_X4    | 0.017 |   0.246 |    0.191 | 
     | add_1312_30_g206387 | A1 ^ -> ZN v | NAND2_X2  | 0.015 |   0.260 |    0.206 | 
     | FE_RC_4013_0        | A v -> ZN ^  | INV_X2    | 0.013 |   0.273 |    0.219 | 
     | FE_RC_4012_0        | A2 ^ -> ZN v | NAND2_X2  | 0.016 |   0.290 |    0.235 | 
     | FE_RC_4011_0        | A1 v -> ZN ^ | NAND3_X4  | 0.020 |   0.309 |    0.255 | 
     | g171916_dup         | A ^ -> ZN v  | OAI221_X4 | 0.078 |   0.387 |    0.332 | 
     | cpuregs_reg[14][9]  | SI v         | SDFF_X2   | 0.005 |   0.391 |    0.337 | 
     +-----------------------------------------------------------------------------+ 
Path 236: VIOLATED Setup Check with Pin cpuregs_reg[10][28]/CK 
Endpoint:   cpuregs_reg[10][28]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.395
- Arrival Time                  0.449
= Slack Time                   -0.054
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.058 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.091 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.125 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.160 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.259 |    0.205 | 
     | add_1312_30_g7574   | A1 ^ -> ZN ^ | AND2_X2  | 0.033 |   0.292 |    0.238 | 
     | add_1312_30_g7661   | A ^ -> Z ^   | XOR2_X1  | 0.047 |   0.339 |    0.284 | 
     | g182546             | B1 ^ -> ZN v | AOI21_X1 | 0.028 |   0.367 |    0.313 | 
     | FE_OCPC1491_n_18250 | A v -> Z v   | BUF_X8   | 0.037 |   0.404 |    0.349 | 
     | FE_OCPC1493_n_18250 | A v -> ZN ^  | INV_X8   | 0.019 |   0.423 |    0.368 | 
     | g205512             | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.435 |    0.381 | 
     | FE_RC_818_0         | A1 v -> ZN ^ | NAND2_X1 | 0.014 |   0.449 |    0.395 | 
     | cpuregs_reg[10][28] | D ^          | DFF_X1   | 0.000 |   0.449 |    0.395 | 
     +----------------------------------------------------------------------------+ 
Path 237: VIOLATED Setup Check with Pin cpuregs_reg[27][11]/CK 
Endpoint:   cpuregs_reg[27][11]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.032
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.345
- Arrival Time                  0.400
= Slack Time                   -0.054
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.058 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.091 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.151 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.175 | 
     | FE_OCPC958_n_27565  | A v -> ZN ^  | INV_X4    | 0.017 |   0.246 |    0.191 | 
     | add_1312_30_g7571   | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.262 |    0.207 | 
     | FE_RC_644_0         | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.277 |    0.223 | 
     | FE_RC_643_0         | A ^ -> ZN v  | OAI21_X1  | 0.019 |   0.296 |    0.241 | 
     | g182712             | A1 v -> ZN ^ | NAND2_X1  | 0.021 |   0.317 |    0.263 | 
     | g182711             | A ^ -> ZN v  | OAI221_X4 | 0.078 |   0.395 |    0.340 | 
     | cpuregs_reg[27][11] | SI v         | SDFF_X2   | 0.005 |   0.400 |    0.345 | 
     +-----------------------------------------------------------------------------+ 
Path 238: VIOLATED Setup Check with Pin cpuregs_reg[26][11]/CK 
Endpoint:   cpuregs_reg[26][11]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.032
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.345
- Arrival Time                  0.400
= Slack Time                   -0.054
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.058 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.091 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.151 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.175 | 
     | FE_OCPC958_n_27565  | A v -> ZN ^  | INV_X4    | 0.017 |   0.246 |    0.191 | 
     | add_1312_30_g7571   | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.262 |    0.207 | 
     | FE_RC_644_0         | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.277 |    0.223 | 
     | FE_RC_643_0         | A ^ -> ZN v  | OAI21_X1  | 0.019 |   0.296 |    0.241 | 
     | g182712             | A1 v -> ZN ^ | NAND2_X1  | 0.021 |   0.317 |    0.263 | 
     | g182711             | A ^ -> ZN v  | OAI221_X4 | 0.078 |   0.395 |    0.340 | 
     | cpuregs_reg[26][11] | SI v         | SDFF_X2   | 0.005 |   0.400 |    0.345 | 
     +-----------------------------------------------------------------------------+ 
Path 239: VIOLATED Setup Check with Pin mem_addr_reg[30]/CK 
Endpoint:   mem_addr_reg[30]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_do_rinst_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.015
- Setup                         0.080
+ Phase Shift                   0.400
= Required Time                 0.305
- Arrival Time                  0.359
= Slack Time                   -0.054
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +----------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                          |              |           |       |  Time   |   Time   | 
     |--------------------------+--------------+-----------+-------+---------+----------| 
     | mem_do_rinst_reg         | CK ^         |           |       |  -0.006 |   -0.061 | 
     | mem_do_rinst_reg         | CK ^ -> Q ^  | DFF_X1    | 0.111 |   0.104 |    0.050 | 
     | FE_OCPC1727_mem_do_rinst | A ^ -> Z ^   | BUF_X1    | 0.035 |   0.139 |    0.085 | 
     | g97117__204089           | A1 ^ -> ZN ^ | OR2_X4    | 0.037 |   0.176 |    0.122 | 
     | g204092                  | A ^ -> ZN v  | INV_X4    | 0.020 |   0.196 |    0.141 | 
     | FE_OCPC1635_n_40784      | A v -> Z v   | BUF_X8    | 0.031 |   0.227 |    0.173 | 
     | g96510__204105           | C1 v -> ZN ^ | AOI222_X2 | 0.101 |   0.328 |    0.274 | 
     | FE_OCPC1195_n_40799      | A ^ -> ZN v  | INV_X2    | 0.030 |   0.359 |    0.304 | 
     | mem_addr_reg[30]         | D v          | SDFF_X2   | 0.001 |   0.359 |    0.305 | 
     +----------------------------------------------------------------------------------+ 
Path 240: VIOLATED Setup Check with Pin cpuregs_reg[18][9]/CK 
Endpoint:   cpuregs_reg[18][9]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.087
+ Phase Shift                   0.400
= Required Time                 0.336
- Arrival Time                  0.390
= Slack Time                   -0.054
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.058 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.092 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.151 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.175 | 
     | FE_OCPC958_n_27565  | A v -> ZN ^  | INV_X4    | 0.017 |   0.246 |    0.192 | 
     | add_1312_30_g206387 | A1 ^ -> ZN v | NAND2_X2  | 0.015 |   0.260 |    0.206 | 
     | FE_RC_4013_0        | A v -> ZN ^  | INV_X2    | 0.013 |   0.273 |    0.219 | 
     | FE_RC_4012_0        | A2 ^ -> ZN v | NAND2_X2  | 0.016 |   0.290 |    0.236 | 
     | FE_RC_4011_0        | A1 v -> ZN ^ | NAND3_X4  | 0.020 |   0.309 |    0.255 | 
     | g171916_dup         | A ^ -> ZN v  | OAI221_X4 | 0.078 |   0.387 |    0.333 | 
     | cpuregs_reg[18][9]  | SI v         | SDFF_X1   | 0.004 |   0.390 |    0.336 | 
     +-----------------------------------------------------------------------------+ 
Path 241: VIOLATED Setup Check with Pin cpuregs_reg[1][9]/CK 
Endpoint:   cpuregs_reg[1][9]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.021
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.335
- Arrival Time                  0.389
= Slack Time                   -0.054
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.058 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.092 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.151 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.175 | 
     | FE_OCPC958_n_27565  | A v -> ZN ^  | INV_X4    | 0.017 |   0.246 |    0.192 | 
     | add_1312_30_g206387 | A1 ^ -> ZN v | NAND2_X2  | 0.015 |   0.260 |    0.206 | 
     | FE_RC_4013_0        | A v -> ZN ^  | INV_X2    | 0.013 |   0.273 |    0.219 | 
     | FE_RC_4012_0        | A2 ^ -> ZN v | NAND2_X2  | 0.016 |   0.290 |    0.236 | 
     | FE_RC_4011_0        | A1 v -> ZN ^ | NAND3_X4  | 0.020 |   0.309 |    0.255 | 
     | g182747             | A ^ -> ZN v  | OAI221_X4 | 0.078 |   0.387 |    0.333 | 
     | cpuregs_reg[1][9]   | SI v         | SDFF_X1   | 0.002 |   0.389 |    0.335 | 
     +-----------------------------------------------------------------------------+ 
Path 242: VIOLATED Setup Check with Pin cpuregs_reg[19][9]/CK 
Endpoint:   cpuregs_reg[19][9]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.336
- Arrival Time                  0.390
= Slack Time                   -0.054
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.058 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.092 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.151 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.175 | 
     | FE_OCPC958_n_27565  | A v -> ZN ^  | INV_X4    | 0.017 |   0.246 |    0.192 | 
     | add_1312_30_g206387 | A1 ^ -> ZN v | NAND2_X2  | 0.015 |   0.260 |    0.206 | 
     | FE_RC_4013_0        | A v -> ZN ^  | INV_X2    | 0.013 |   0.273 |    0.219 | 
     | FE_RC_4012_0        | A2 ^ -> ZN v | NAND2_X2  | 0.016 |   0.290 |    0.236 | 
     | FE_RC_4011_0        | A1 v -> ZN ^ | NAND3_X4  | 0.020 |   0.309 |    0.255 | 
     | g182747             | A ^ -> ZN v  | OAI221_X4 | 0.078 |   0.387 |    0.333 | 
     | cpuregs_reg[19][9]  | SI v         | SDFF_X1   | 0.003 |   0.390 |    0.336 | 
     +-----------------------------------------------------------------------------+ 
Path 243: VIOLATED Setup Check with Pin cpuregs_reg[2][9]/CK 
Endpoint:   cpuregs_reg[2][9]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.337
- Arrival Time                  0.391
= Slack Time                   -0.054
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.058 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.092 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.151 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.175 | 
     | FE_OCPC958_n_27565  | A v -> ZN ^  | INV_X4    | 0.017 |   0.246 |    0.192 | 
     | add_1312_30_g206387 | A1 ^ -> ZN v | NAND2_X2  | 0.015 |   0.260 |    0.206 | 
     | FE_RC_4013_0        | A v -> ZN ^  | INV_X2    | 0.013 |   0.273 |    0.219 | 
     | FE_RC_4012_0        | A2 ^ -> ZN v | NAND2_X2  | 0.016 |   0.290 |    0.236 | 
     | FE_RC_4011_0        | A1 v -> ZN ^ | NAND3_X4  | 0.020 |   0.309 |    0.255 | 
     | g171916_dup         | A ^ -> ZN v  | OAI221_X4 | 0.078 |   0.387 |    0.333 | 
     | cpuregs_reg[2][9]   | SI v         | SDFF_X2   | 0.004 |   0.391 |    0.337 | 
     +-----------------------------------------------------------------------------+ 
Path 244: VIOLATED Setup Check with Pin cpuregs_reg[15][9]/CK 
Endpoint:   cpuregs_reg[15][9]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.024
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.338
- Arrival Time                  0.392
= Slack Time                   -0.054
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.058 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.092 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.151 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.175 | 
     | FE_OCPC958_n_27565  | A v -> ZN ^  | INV_X4    | 0.017 |   0.246 |    0.192 | 
     | add_1312_30_g206387 | A1 ^ -> ZN v | NAND2_X2  | 0.015 |   0.260 |    0.206 | 
     | FE_RC_4013_0        | A v -> ZN ^  | INV_X2    | 0.013 |   0.273 |    0.219 | 
     | FE_RC_4012_0        | A2 ^ -> ZN v | NAND2_X2  | 0.016 |   0.290 |    0.236 | 
     | FE_RC_4011_0        | A1 v -> ZN ^ | NAND3_X4  | 0.020 |   0.309 |    0.255 | 
     | g171916_dup         | A ^ -> ZN v  | OAI221_X4 | 0.078 |   0.387 |    0.333 | 
     | cpuregs_reg[15][9]  | SI v         | SDFF_X2   | 0.005 |   0.392 |    0.338 | 
     +-----------------------------------------------------------------------------+ 
Path 245: VIOLATED Setup Check with Pin cpuregs_reg[23][11]/CK 
Endpoint:   cpuregs_reg[23][11]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.032
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.346
- Arrival Time                  0.400
= Slack Time                   -0.054
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.058 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.092 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.151 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.175 | 
     | FE_OCPC958_n_27565  | A v -> ZN ^  | INV_X4    | 0.017 |   0.246 |    0.192 | 
     | add_1312_30_g7571   | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.262 |    0.208 | 
     | FE_RC_644_0         | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.277 |    0.223 | 
     | FE_RC_643_0         | A ^ -> ZN v  | OAI21_X1  | 0.019 |   0.296 |    0.242 | 
     | g182712             | A1 v -> ZN ^ | NAND2_X1  | 0.021 |   0.317 |    0.263 | 
     | g182711             | A ^ -> ZN v  | OAI221_X4 | 0.078 |   0.395 |    0.341 | 
     | cpuregs_reg[23][11] | SI v         | SDFF_X2   | 0.005 |   0.400 |    0.346 | 
     +-----------------------------------------------------------------------------+ 
Path 246: VIOLATED Setup Check with Pin cpuregs_reg[6][9]/CK 
Endpoint:   cpuregs_reg[6][9]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.336
- Arrival Time                  0.390
= Slack Time                   -0.054
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.058 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.092 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.151 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.175 | 
     | FE_OCPC958_n_27565  | A v -> ZN ^  | INV_X4    | 0.017 |   0.246 |    0.192 | 
     | add_1312_30_g206387 | A1 ^ -> ZN v | NAND2_X2  | 0.015 |   0.260 |    0.206 | 
     | FE_RC_4013_0        | A v -> ZN ^  | INV_X2    | 0.013 |   0.273 |    0.219 | 
     | FE_RC_4012_0        | A2 ^ -> ZN v | NAND2_X2  | 0.016 |   0.290 |    0.236 | 
     | FE_RC_4011_0        | A1 v -> ZN ^ | NAND3_X4  | 0.020 |   0.309 |    0.255 | 
     | g182747             | A ^ -> ZN v  | OAI221_X4 | 0.078 |   0.387 |    0.333 | 
     | cpuregs_reg[6][9]   | SI v         | SDFF_X1   | 0.003 |   0.390 |    0.336 | 
     +-----------------------------------------------------------------------------+ 
Path 247: VIOLATED Setup Check with Pin cpuregs_reg[24][29]/CK 
Endpoint:   cpuregs_reg[24][29]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.030
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.401
- Arrival Time                  0.455
= Slack Time                   -0.054
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.058 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.092 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.125 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.161 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.259 |    0.205 | 
     | add_1312_30_g7563   | A1 ^ -> ZN v | NAND2_X1 | 0.018 |   0.277 |    0.223 | 
     | add_1312_30_g7531   | A v -> ZN ^  | XNOR2_X1 | 0.062 |   0.340 |    0.286 | 
     | FE_RC_3913_0        | A1 ^ -> ZN v | NAND2_X2 | 0.037 |   0.377 |    0.323 | 
     | FE_RC_3946_0        | A1 v -> ZN ^ | NAND3_X4 | 0.041 |   0.418 |    0.364 | 
     | g190438             | A1 ^ -> ZN v | NAND2_X1 | 0.023 |   0.441 |    0.387 | 
     | FE_RC_837_0         | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.455 |    0.401 | 
     | cpuregs_reg[24][29] | D ^          | DFF_X1   | 0.000 |   0.455 |    0.401 | 
     +----------------------------------------------------------------------------+ 
Path 248: VIOLATED Setup Check with Pin cpuregs_reg[8][29]/CK 
Endpoint:   cpuregs_reg[8][29]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.030
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.401
- Arrival Time                  0.455
= Slack Time                   -0.054
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.057 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.092 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.125 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.161 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.259 |    0.205 | 
     | add_1312_30_g7563   | A1 ^ -> ZN v | NAND2_X1 | 0.018 |   0.277 |    0.224 | 
     | add_1312_30_g7531   | A v -> ZN ^  | XNOR2_X1 | 0.062 |   0.340 |    0.286 | 
     | FE_RC_3913_0        | A1 ^ -> ZN v | NAND2_X2 | 0.037 |   0.377 |    0.323 | 
     | FE_RC_3946_0        | A1 v -> ZN ^ | NAND3_X4 | 0.041 |   0.418 |    0.364 | 
     | g187213             | A1 ^ -> ZN v | NAND2_X1 | 0.023 |   0.441 |    0.387 | 
     | FE_RC_942_0         | A1 v -> ZN ^ | NAND2_X1 | 0.014 |   0.455 |    0.401 | 
     | cpuregs_reg[8][29]  | D ^          | DFF_X1   | 0.000 |   0.455 |    0.401 | 
     +----------------------------------------------------------------------------+ 
Path 249: VIOLATED Setup Check with Pin cpuregs_reg[31][9]/CK 
Endpoint:   cpuregs_reg[31][9]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.337
- Arrival Time                  0.390
= Slack Time                   -0.054
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.057 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.092 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.152 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.175 | 
     | FE_OCPC958_n_27565  | A v -> ZN ^  | INV_X4    | 0.017 |   0.246 |    0.192 | 
     | add_1312_30_g206387 | A1 ^ -> ZN v | NAND2_X2  | 0.015 |   0.260 |    0.207 | 
     | FE_RC_4013_0        | A v -> ZN ^  | INV_X2    | 0.013 |   0.273 |    0.220 | 
     | FE_RC_4012_0        | A2 ^ -> ZN v | NAND2_X2  | 0.016 |   0.290 |    0.236 | 
     | FE_RC_4011_0        | A1 v -> ZN ^ | NAND3_X4  | 0.020 |   0.309 |    0.255 | 
     | g171916_dup         | A ^ -> ZN v  | OAI221_X4 | 0.078 |   0.387 |    0.333 | 
     | cpuregs_reg[31][9]  | SI v         | SDFF_X2   | 0.004 |   0.390 |    0.337 | 
     +-----------------------------------------------------------------------------+ 
Path 250: VIOLATED Setup Check with Pin cpuregs_reg[30][9]/CK 
Endpoint:   cpuregs_reg[30][9]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.336
- Arrival Time                  0.390
= Slack Time                   -0.054
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.057 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.092 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.152 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.175 | 
     | FE_OCPC958_n_27565  | A v -> ZN ^  | INV_X4    | 0.017 |   0.246 |    0.192 | 
     | add_1312_30_g206387 | A1 ^ -> ZN v | NAND2_X2  | 0.015 |   0.260 |    0.207 | 
     | FE_RC_4013_0        | A v -> ZN ^  | INV_X2    | 0.013 |   0.273 |    0.220 | 
     | FE_RC_4012_0        | A2 ^ -> ZN v | NAND2_X2  | 0.016 |   0.290 |    0.236 | 
     | FE_RC_4011_0        | A1 v -> ZN ^ | NAND3_X4  | 0.020 |   0.309 |    0.256 | 
     | g182747             | A ^ -> ZN v  | OAI221_X4 | 0.078 |   0.387 |    0.333 | 
     | cpuregs_reg[30][9]  | SI v         | SDFF_X2   | 0.003 |   0.390 |    0.336 | 
     +-----------------------------------------------------------------------------+ 
Path 251: VIOLATED Setup Check with Pin cpuregs_reg[3][9]/CK 
Endpoint:   cpuregs_reg[3][9]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.021
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.336
- Arrival Time                  0.389
= Slack Time                   -0.054
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.057 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.092 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.152 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.176 | 
     | FE_OCPC958_n_27565  | A v -> ZN ^  | INV_X4    | 0.017 |   0.246 |    0.192 | 
     | add_1312_30_g206387 | A1 ^ -> ZN v | NAND2_X2  | 0.015 |   0.260 |    0.207 | 
     | FE_RC_4013_0        | A v -> ZN ^  | INV_X2    | 0.013 |   0.273 |    0.220 | 
     | FE_RC_4012_0        | A2 ^ -> ZN v | NAND2_X2  | 0.016 |   0.290 |    0.236 | 
     | FE_RC_4011_0        | A1 v -> ZN ^ | NAND3_X4  | 0.020 |   0.309 |    0.256 | 
     | g182747             | A ^ -> ZN v  | OAI221_X4 | 0.078 |   0.387 |    0.333 | 
     | cpuregs_reg[3][9]   | SI v         | SDFF_X2   | 0.002 |   0.389 |    0.336 | 
     +-----------------------------------------------------------------------------+ 
Path 252: VIOLATED Setup Check with Pin cpu_state_reg[1]/CK 
Endpoint:   cpu_state_reg[1]/D   (^) checked with  leading edge of 'clk'
Beginpoint: instr_rdcycle_reg/QN (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.034
+ Phase Shift                   0.400
= Required Time                 0.360
- Arrival Time                  0.414
= Slack Time                   -0.054
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | instr_rdcycle_reg   | CK ^         |          |       |  -0.009 |   -0.063 | 
     | instr_rdcycle_reg   | CK ^ -> QN ^ | DFF_X2   | 0.099 |   0.090 |    0.036 | 
     | FE_RC_2990_0        | A1 ^ -> ZN v | NAND3_X1 | 0.021 |   0.111 |    0.057 | 
     | FE_RC_3496_0        | A v -> ZN ^  | INV_X1   | 0.015 |   0.126 |    0.072 | 
     | FE_RC_3640_0        | A2 ^ -> ZN v | NAND3_X1 | 0.024 |   0.150 |    0.097 | 
     | FE_RC_3641_0        | A v -> ZN ^  | INV_X2   | 0.022 |   0.173 |    0.119 | 
     | FE_OCPC2196_n_32707 | A ^ -> Z ^   | BUF_X2   | 0.021 |   0.194 |    0.141 | 
     | g865                | A ^ -> ZN v  | INV_X1   | 0.014 |   0.208 |    0.154 | 
     | FE_RC_2042_0        | A2 v -> ZN ^ | NOR2_X4  | 0.046 |   0.254 |    0.201 | 
     | FE_OCPC842_n_33894  | A ^ -> Z ^   | BUF_X4   | 0.034 |   0.288 |    0.234 | 
     | FE_OCPC2030_n_33894 | A ^ -> Z ^   | BUF_X2   | 0.035 |   0.323 |    0.269 | 
     | g193710             | A1 ^ -> ZN ^ | AND2_X1  | 0.048 |   0.370 |    0.317 | 
     | g170716             | A1 ^ -> ZN v | NAND2_X1 | 0.016 |   0.386 |    0.332 | 
     | g167425             | A1 v -> ZN ^ | OAI22_X1 | 0.028 |   0.413 |    0.360 | 
     | cpu_state_reg[1]    | D ^          | DFF_X1   | 0.000 |   0.414 |    0.360 | 
     +----------------------------------------------------------------------------+ 
Path 253: VIOLATED Setup Check with Pin cpuregs_reg[7][9]/CK 
Endpoint:   cpuregs_reg[7][9]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.336
- Arrival Time                  0.389
= Slack Time                   -0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.057 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.092 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.152 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.176 | 
     | FE_OCPC958_n_27565  | A v -> ZN ^  | INV_X4    | 0.017 |   0.246 |    0.192 | 
     | add_1312_30_g206387 | A1 ^ -> ZN v | NAND2_X2  | 0.015 |   0.260 |    0.207 | 
     | FE_RC_4013_0        | A v -> ZN ^  | INV_X2    | 0.013 |   0.273 |    0.220 | 
     | FE_RC_4012_0        | A2 ^ -> ZN v | NAND2_X2  | 0.016 |   0.290 |    0.236 | 
     | FE_RC_4011_0        | A1 v -> ZN ^ | NAND3_X4  | 0.020 |   0.309 |    0.256 | 
     | g171916_dup         | A ^ -> ZN v  | OAI221_X4 | 0.078 |   0.387 |    0.334 | 
     | cpuregs_reg[7][9]   | SI v         | SDFF_X2   | 0.003 |   0.389 |    0.336 | 
     +-----------------------------------------------------------------------------+ 
Path 254: VIOLATED Setup Check with Pin cpuregs_reg[8][28]/CK 
Endpoint:   cpuregs_reg[8][28]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.395
- Arrival Time                  0.448
= Slack Time                   -0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.057 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.093 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.126 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.162 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.259 |    0.206 | 
     | add_1312_30_g7574   | A1 ^ -> ZN ^ | AND2_X2  | 0.033 |   0.292 |    0.239 | 
     | add_1312_30_g7661   | A ^ -> Z ^   | XOR2_X1  | 0.047 |   0.339 |    0.286 | 
     | g182546             | B1 ^ -> ZN v | AOI21_X1 | 0.028 |   0.367 |    0.314 | 
     | FE_OCPC1491_n_18250 | A v -> Z v   | BUF_X8   | 0.037 |   0.404 |    0.351 | 
     | FE_OCPC1493_n_18250 | A v -> ZN ^  | INV_X8   | 0.019 |   0.423 |    0.369 | 
     | g202158             | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.435 |    0.382 | 
     | FE_RC_999_0         | A1 v -> ZN ^ | NAND2_X1 | 0.012 |   0.448 |    0.395 | 
     | cpuregs_reg[8][28]  | D ^          | DFF_X1   | 0.000 |   0.448 |    0.395 | 
     +----------------------------------------------------------------------------+ 
Path 255: VIOLATED Setup Check with Pin cpuregs_reg[11][28]/CK 
Endpoint:   cpuregs_reg[11][28]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.395
- Arrival Time                  0.448
= Slack Time                   -0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.057 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.093 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.126 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.162 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.259 |    0.206 | 
     | add_1312_30_g7574   | A1 ^ -> ZN ^ | AND2_X2  | 0.033 |   0.292 |    0.239 | 
     | add_1312_30_g7661   | A ^ -> Z ^   | XOR2_X1  | 0.047 |   0.339 |    0.286 | 
     | g182546             | B1 ^ -> ZN v | AOI21_X1 | 0.028 |   0.367 |    0.314 | 
     | FE_OCPC1491_n_18250 | A v -> Z v   | BUF_X8   | 0.037 |   0.404 |    0.351 | 
     | FE_OCPC1496_n_18250 | A v -> ZN ^  | INV_X4   | 0.017 |   0.421 |    0.368 | 
     | g205593             | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.435 |    0.382 | 
     | FE_RC_754_0         | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.448 |    0.395 | 
     | cpuregs_reg[11][28] | D ^          | DFF_X1   | 0.000 |   0.448 |    0.395 | 
     +----------------------------------------------------------------------------+ 
Path 256: VIOLATED Setup Check with Pin cpuregs_reg[5][30]/CK 
Endpoint:   cpuregs_reg[5][30]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[21]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.394
- Arrival Time                  0.447
= Slack Time                   -0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                               |              |           |       |  Time   |   Time   | 
     |-------------------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[21]                | CK ^         |           |       |  -0.002 |   -0.055 | 
     | reg_pc_reg[21]                | CK ^ -> Q ^  | DFF_X1    | 0.136 |   0.134 |    0.081 | 
     | FE_RC_483_0                   | A2 ^ -> ZN v | NAND2_X1  | 0.022 |   0.156 |    0.103 | 
     | FE_RC_482_0                   | A1 v -> ZN ^ | NOR2_X1   | 0.025 |   0.181 |    0.128 | 
     | add_1312_30_g186112           | A1 ^ -> ZN ^ | AND2_X2   | 0.043 |   0.224 |    0.172 | 
     | add_1312_30_g7575             | A1 ^ -> ZN ^ | AND3_X1   | 0.044 |   0.268 |    0.215 | 
     | add_1312_30_g7561             | A2 ^ -> ZN v | NAND2_X1  | 0.019 |   0.287 |    0.234 | 
     | FE_OCPC955_add_1312_30_n_8678 | A v -> ZN ^  | INV_X1    | 0.014 |   0.301 |    0.248 | 
     | FE_RC_463_0                   | A1 ^ -> ZN v | NAND2_X1  | 0.012 |   0.312 |    0.260 | 
     | FE_RC_462_0                   | A1 v -> ZN ^ | NAND2_X1  | 0.017 |   0.329 |    0.277 | 
     | g204791                       | A1 ^ -> ZN v | NAND2_X2  | 0.015 |   0.344 |    0.292 | 
     | g208948                       | A v -> ZN ^  | OAI221_X4 | 0.069 |   0.413 |    0.360 | 
     | g208946                       | A1 ^ -> ZN v | NAND2_X1  | 0.019 |   0.433 |    0.380 | 
     | FE_RC_1233_0                  | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.447 |    0.394 | 
     | cpuregs_reg[5][30]            | D ^          | DFF_X1    | 0.000 |   0.447 |    0.394 | 
     +---------------------------------------------------------------------------------------+ 
Path 257: VIOLATED Setup Check with Pin cpuregs_reg[1][14]/CK 
Endpoint:   cpuregs_reg[1][14]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.001
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.315
- Arrival Time                  0.368
= Slack Time                   -0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.056 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.093 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.153 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.176 | 
     | add_1312_30_g182881 | A1 v -> ZN ^ | NOR2_X2   | 0.023 |   0.253 |    0.200 | 
     | add_1312_30_g7541   | A ^ -> ZN v  | XNOR2_X1  | 0.016 |   0.268 |    0.215 | 
     | g182767             | A1 v -> ZN ^ | NAND2_X1  | 0.021 |   0.289 |    0.236 | 
     | g171929_dup         | A ^ -> ZN v  | OAI221_X4 | 0.077 |   0.365 |    0.313 | 
     | cpuregs_reg[1][14]  | SI v         | SDFF_X1   | 0.003 |   0.368 |    0.315 | 
     +-----------------------------------------------------------------------------+ 
Path 258: VIOLATED Setup Check with Pin cpuregs_reg[9][30]/CK 
Endpoint:   cpuregs_reg[9][30]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[21]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.028
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.400
- Arrival Time                  0.453
= Slack Time                   -0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                               |              |           |       |  Time   |   Time   | 
     |-------------------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[21]                | CK ^         |           |       |  -0.002 |   -0.055 | 
     | reg_pc_reg[21]                | CK ^ -> Q ^  | DFF_X1    | 0.136 |   0.134 |    0.081 | 
     | FE_RC_483_0                   | A2 ^ -> ZN v | NAND2_X1  | 0.022 |   0.156 |    0.104 | 
     | FE_RC_482_0                   | A1 v -> ZN ^ | NOR2_X1   | 0.025 |   0.181 |    0.129 | 
     | add_1312_30_g186112           | A1 ^ -> ZN ^ | AND2_X2   | 0.043 |   0.224 |    0.172 | 
     | add_1312_30_g7575             | A1 ^ -> ZN ^ | AND3_X1   | 0.044 |   0.268 |    0.215 | 
     | add_1312_30_g7561             | A2 ^ -> ZN v | NAND2_X1  | 0.019 |   0.287 |    0.234 | 
     | FE_OCPC955_add_1312_30_n_8678 | A v -> ZN ^  | INV_X1    | 0.014 |   0.301 |    0.248 | 
     | FE_RC_463_0                   | A1 ^ -> ZN v | NAND2_X1  | 0.012 |   0.312 |    0.260 | 
     | FE_RC_462_0                   | A1 v -> ZN ^ | NAND2_X1  | 0.017 |   0.329 |    0.277 | 
     | g204791                       | A1 ^ -> ZN v | NAND2_X2  | 0.015 |   0.344 |    0.292 | 
     | g208948                       | A v -> ZN ^  | OAI221_X4 | 0.069 |   0.413 |    0.360 | 
     | g204793                       | A1 ^ -> ZN v | NAND2_X1  | 0.025 |   0.438 |    0.386 | 
     | FE_RC_845_0                   | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.453 |    0.400 | 
     | cpuregs_reg[9][30]            | D ^          | DFF_X1    | 0.000 |   0.453 |    0.400 | 
     +---------------------------------------------------------------------------------------+ 
Path 259: VIOLATED Setup Check with Pin cpuregs_reg[6][28]/CK 
Endpoint:   cpuregs_reg[6][28]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.024
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.396
- Arrival Time                  0.449
= Slack Time                   -0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.056 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.093 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.126 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.162 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.259 |    0.206 | 
     | add_1312_30_g7574   | A1 ^ -> ZN ^ | AND2_X2  | 0.033 |   0.292 |    0.239 | 
     | add_1312_30_g7661   | A ^ -> Z ^   | XOR2_X1  | 0.047 |   0.339 |    0.286 | 
     | g182546             | B1 ^ -> ZN v | AOI21_X1 | 0.028 |   0.367 |    0.314 | 
     | FE_OCPC1491_n_18250 | A v -> Z v   | BUF_X8   | 0.037 |   0.404 |    0.351 | 
     | FE_OCPC1497_n_18250 | A v -> ZN ^  | INV_X2   | 0.019 |   0.422 |    0.370 | 
     | g202162             | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.436 |    0.383 | 
     | FE_RC_615_0         | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.449 |    0.396 | 
     | cpuregs_reg[6][28]  | D ^          | DFF_X1   | 0.000 |   0.449 |    0.396 | 
     +----------------------------------------------------------------------------+ 
Path 260: VIOLATED Setup Check with Pin cpuregs_reg[27][23]/CK 
Endpoint:   cpuregs_reg[27][23]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[16]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.028
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.398
- Arrival Time                  0.451
= Slack Time                   -0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[16]        | CK ^         |          |       |  -0.003 |   -0.055 | 
     | reg_pc_reg[16]        | CK ^ -> Q ^  | DFF_X1   | 0.120 |   0.117 |    0.064 | 
     | FE_OCPC2058_reg_pc_16 | A ^ -> Z ^   | BUF_X8   | 0.032 |   0.149 |    0.097 | 
     | add_1312_30_g204051   | A2 ^ -> ZN ^ | AND4_X1  | 0.073 |   0.223 |    0.170 | 
     | add_1312_30_g7601     | A1 ^ -> ZN ^ | AND3_X1  | 0.046 |   0.269 |    0.216 | 
     | add_1312_30_g7572     | A2 ^ -> ZN ^ | AND2_X2  | 0.031 |   0.300 |    0.247 | 
     | FE_RC_576_0           | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.312 |    0.260 | 
     | FE_RC_575_0           | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.331 |    0.278 | 
     | FE_RC_573_0           | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.350 |    0.297 | 
     | FE_RC_571_0           | A1 v -> ZN ^ | NAND2_X2 | 0.022 |   0.373 |    0.320 | 
     | FE_RC_572_0           | A ^ -> ZN v  | INV_X4   | 0.017 |   0.390 |    0.337 | 
     | FE_OFC177_n_18242     | A v -> ZN ^  | INV_X16  | 0.023 |   0.413 |    0.360 | 
     | g198830               | A2 ^ -> ZN v | NAND2_X1 | 0.019 |   0.431 |    0.379 | 
     | g187120               | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.451 |    0.398 | 
     | cpuregs_reg[27][23]   | D ^          | DFF_X1   | 0.000 |   0.451 |    0.398 | 
     +------------------------------------------------------------------------------+ 
Path 261: VIOLATED Setup Check with Pin cpuregs_reg[11][9]/CK 
Endpoint:   cpuregs_reg[11][9]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.024
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.338
- Arrival Time                  0.391
= Slack Time                   -0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.056 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.093 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.153 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.177 | 
     | FE_OCPC958_n_27565  | A v -> ZN ^  | INV_X4    | 0.017 |   0.246 |    0.193 | 
     | add_1312_30_g206387 | A1 ^ -> ZN v | NAND2_X2  | 0.015 |   0.260 |    0.208 | 
     | FE_RC_4013_0        | A v -> ZN ^  | INV_X2    | 0.013 |   0.273 |    0.221 | 
     | FE_RC_4012_0        | A2 ^ -> ZN v | NAND2_X2  | 0.016 |   0.290 |    0.237 | 
     | FE_RC_4011_0        | A1 v -> ZN ^ | NAND3_X4  | 0.020 |   0.309 |    0.257 | 
     | g182747             | A ^ -> ZN v  | OAI221_X4 | 0.078 |   0.387 |    0.334 | 
     | cpuregs_reg[11][9]  | SI v         | SDFF_X2   | 0.004 |   0.391 |    0.338 | 
     +-----------------------------------------------------------------------------+ 
Path 262: VIOLATED Setup Check with Pin cpuregs_reg[6][21]/CK 
Endpoint:   cpuregs_reg[6][21]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.024
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.393
- Arrival Time                  0.446
= Slack Time                   -0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.056 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.093 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.127 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.162 | 
     | add_1312_30_g175238 | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.257 |    0.204 | 
     | add_1312_30_g7573   | A1 ^ -> ZN v | NAND3_X1 | 0.022 |   0.278 |    0.226 | 
     | add_1312_30_g7533   | A v -> ZN ^  | XNOR2_X1 | 0.029 |   0.308 |    0.255 | 
     | FE_RC_3026_0        | A1 ^ -> ZN v | NAND2_X1 | 0.021 |   0.329 |    0.276 | 
     | FE_RC_3025_0        | A1 v -> ZN v | AND3_X4  | 0.034 |   0.363 |    0.310 | 
     | FE_RC_439_0         | A v -> ZN ^  | INV_X8   | 0.037 |   0.399 |    0.347 | 
     | g170064             | A1 ^ -> ZN v | NAND2_X1 | 0.025 |   0.425 |    0.372 | 
     | g203302             | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.446 |    0.393 | 
     | cpuregs_reg[6][21]  | D ^          | DFF_X1   | 0.000 |   0.446 |    0.393 | 
     +----------------------------------------------------------------------------+ 
Path 263: VIOLATED Setup Check with Pin cpuregs_reg[29][30]/CK 
Endpoint:   cpuregs_reg[29][30]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[21]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.029
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.400
- Arrival Time                  0.453
= Slack Time                   -0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                               |              |           |       |  Time   |   Time   | 
     |-------------------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[21]                | CK ^         |           |       |  -0.002 |   -0.055 | 
     | reg_pc_reg[21]                | CK ^ -> Q ^  | DFF_X1    | 0.136 |   0.134 |    0.082 | 
     | FE_RC_483_0                   | A2 ^ -> ZN v | NAND2_X1  | 0.022 |   0.156 |    0.104 | 
     | FE_RC_482_0                   | A1 v -> ZN ^ | NOR2_X1   | 0.025 |   0.181 |    0.129 | 
     | add_1312_30_g186112           | A1 ^ -> ZN ^ | AND2_X2   | 0.043 |   0.224 |    0.172 | 
     | add_1312_30_g7575             | A1 ^ -> ZN ^ | AND3_X1   | 0.044 |   0.268 |    0.216 | 
     | add_1312_30_g7561             | A2 ^ -> ZN v | NAND2_X1  | 0.019 |   0.287 |    0.235 | 
     | FE_OCPC955_add_1312_30_n_8678 | A v -> ZN ^  | INV_X1    | 0.014 |   0.301 |    0.248 | 
     | FE_RC_463_0                   | A1 ^ -> ZN v | NAND2_X1  | 0.012 |   0.312 |    0.260 | 
     | FE_RC_462_0                   | A1 v -> ZN ^ | NAND2_X1  | 0.017 |   0.329 |    0.277 | 
     | g204791                       | A1 ^ -> ZN v | NAND2_X2  | 0.015 |   0.344 |    0.292 | 
     | g208948                       | A v -> ZN ^  | OAI221_X4 | 0.069 |   0.413 |    0.361 | 
     | g204796                       | A1 ^ -> ZN v | NAND2_X1  | 0.025 |   0.438 |    0.386 | 
     | FE_RC_780_0                   | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.453 |    0.400 | 
     | cpuregs_reg[29][30]           | D ^          | DFF_X1    | 0.000 |   0.453 |    0.400 | 
     +---------------------------------------------------------------------------------------+ 
Path 264: VIOLATED Setup Check with Pin cpuregs_reg[24][30]/CK 
Endpoint:   cpuregs_reg[24][30]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[21]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.029
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.401
- Arrival Time                  0.453
= Slack Time                   -0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                               |              |           |       |  Time   |   Time   | 
     |-------------------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[21]                | CK ^         |           |       |  -0.002 |   -0.054 | 
     | reg_pc_reg[21]                | CK ^ -> Q ^  | DFF_X1    | 0.136 |   0.134 |    0.082 | 
     | FE_RC_483_0                   | A2 ^ -> ZN v | NAND2_X1  | 0.022 |   0.156 |    0.105 | 
     | FE_RC_482_0                   | A1 v -> ZN ^ | NOR2_X1   | 0.025 |   0.181 |    0.130 | 
     | add_1312_30_g186112           | A1 ^ -> ZN ^ | AND2_X2   | 0.043 |   0.224 |    0.173 | 
     | add_1312_30_g7575             | A1 ^ -> ZN ^ | AND3_X1   | 0.044 |   0.268 |    0.216 | 
     | add_1312_30_g7561             | A2 ^ -> ZN v | NAND2_X1  | 0.019 |   0.287 |    0.235 | 
     | FE_OCPC955_add_1312_30_n_8678 | A v -> ZN ^  | INV_X1    | 0.014 |   0.301 |    0.249 | 
     | FE_RC_463_0                   | A1 ^ -> ZN v | NAND2_X1  | 0.012 |   0.312 |    0.261 | 
     | FE_RC_462_0                   | A1 v -> ZN ^ | NAND2_X1  | 0.017 |   0.329 |    0.278 | 
     | g204791                       | A1 ^ -> ZN v | NAND2_X2  | 0.015 |   0.344 |    0.293 | 
     | g208948                       | A v -> ZN ^  | OAI221_X4 | 0.069 |   0.413 |    0.361 | 
     | g204798                       | A1 ^ -> ZN v | NAND2_X1  | 0.025 |   0.439 |    0.387 | 
     | FE_RC_726_0                   | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.453 |    0.401 | 
     | cpuregs_reg[24][30]           | D ^          | DFF_X1    | 0.000 |   0.453 |    0.401 | 
     +---------------------------------------------------------------------------------------+ 
Path 265: VIOLATED Setup Check with Pin cpuregs_reg[8][30]/CK 
Endpoint:   cpuregs_reg[8][30]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[21]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.029
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.401
- Arrival Time                  0.452
= Slack Time                   -0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                               |              |           |       |  Time   |   Time   | 
     |-------------------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[21]                | CK ^         |           |       |  -0.002 |   -0.054 | 
     | reg_pc_reg[21]                | CK ^ -> Q ^  | DFF_X1    | 0.136 |   0.134 |    0.082 | 
     | FE_RC_483_0                   | A2 ^ -> ZN v | NAND2_X1  | 0.022 |   0.156 |    0.105 | 
     | FE_RC_482_0                   | A1 v -> ZN ^ | NOR2_X1   | 0.025 |   0.181 |    0.130 | 
     | add_1312_30_g186112           | A1 ^ -> ZN ^ | AND2_X2   | 0.043 |   0.224 |    0.173 | 
     | add_1312_30_g7575             | A1 ^ -> ZN ^ | AND3_X1   | 0.044 |   0.268 |    0.216 | 
     | add_1312_30_g7561             | A2 ^ -> ZN v | NAND2_X1  | 0.019 |   0.287 |    0.235 | 
     | FE_OCPC955_add_1312_30_n_8678 | A v -> ZN ^  | INV_X1    | 0.014 |   0.301 |    0.249 | 
     | FE_RC_463_0                   | A1 ^ -> ZN v | NAND2_X1  | 0.012 |   0.312 |    0.261 | 
     | FE_RC_462_0                   | A1 v -> ZN ^ | NAND2_X1  | 0.017 |   0.329 |    0.278 | 
     | g204791                       | A1 ^ -> ZN v | NAND2_X2  | 0.015 |   0.344 |    0.293 | 
     | g208948                       | A v -> ZN ^  | OAI221_X4 | 0.069 |   0.413 |    0.361 | 
     | g204801                       | A1 ^ -> ZN v | NAND2_X1  | 0.025 |   0.438 |    0.386 | 
     | FE_RC_1134_0                  | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.452 |    0.401 | 
     | cpuregs_reg[8][30]            | D ^          | DFF_X1    | 0.000 |   0.452 |    0.401 | 
     +---------------------------------------------------------------------------------------+ 
Path 266: VIOLATED Setup Check with Pin cpuregs_reg[5][28]/CK 
Endpoint:   cpuregs_reg[5][28]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.024
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.396
- Arrival Time                  0.447
= Slack Time                   -0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.055 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.094 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.127 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.163 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.259 |    0.208 | 
     | add_1312_30_g7574   | A1 ^ -> ZN ^ | AND2_X2  | 0.033 |   0.292 |    0.240 | 
     | add_1312_30_g7661   | A ^ -> Z ^   | XOR2_X1  | 0.047 |   0.339 |    0.287 | 
     | g182546             | B1 ^ -> ZN v | AOI21_X1 | 0.028 |   0.367 |    0.315 | 
     | FE_OCPC1491_n_18250 | A v -> Z v   | BUF_X8   | 0.037 |   0.404 |    0.352 | 
     | FE_OCPC1497_n_18250 | A v -> ZN ^  | INV_X2   | 0.019 |   0.422 |    0.371 | 
     | g202153             | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.435 |    0.383 | 
     | FE_RC_593_0         | A1 v -> ZN ^ | NAND2_X1 | 0.012 |   0.447 |    0.396 | 
     | cpuregs_reg[5][28]  | D ^          | DFF_X1   | 0.000 |   0.447 |    0.396 | 
     +----------------------------------------------------------------------------+ 
Path 267: VIOLATED Setup Check with Pin cpuregs_reg[14][21]/CK 
Endpoint:   cpuregs_reg[14][21]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.018
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.388
- Arrival Time                  0.439
= Slack Time                   -0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.055 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.094 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.127 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.163 | 
     | add_1312_30_g175238 | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.257 |    0.205 | 
     | add_1312_30_g7573   | A1 ^ -> ZN v | NAND3_X1 | 0.022 |   0.278 |    0.227 | 
     | add_1312_30_g7533   | A v -> ZN ^  | XNOR2_X1 | 0.029 |   0.308 |    0.256 | 
     | FE_RC_3026_0        | A1 ^ -> ZN v | NAND2_X1 | 0.021 |   0.329 |    0.277 | 
     | FE_RC_3025_0        | A1 v -> ZN v | AND3_X4  | 0.034 |   0.363 |    0.311 | 
     | FE_RC_439_0         | A v -> ZN ^  | INV_X8   | 0.037 |   0.399 |    0.348 | 
     | g191558             | A1 ^ -> ZN v | NAND2_X2 | 0.020 |   0.419 |    0.368 | 
     | g168983             | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.439 |    0.388 | 
     | cpuregs_reg[14][21] | D ^          | DFF_X1   | 0.000 |   0.439 |    0.388 | 
     +----------------------------------------------------------------------------+ 
Path 268: VIOLATED Setup Check with Pin mem_addr_reg[7]/CK 
Endpoint:   mem_addr_reg[7]/D  (v) checked with  leading edge of 'clk'
Beginpoint: mem_do_rinst_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.013
- Setup                         0.081
+ Phase Shift                   0.400
= Required Time                 0.305
- Arrival Time                  0.357
= Slack Time                   -0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +----------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                          |              |           |       |  Time   |   Time   | 
     |--------------------------+--------------+-----------+-------+---------+----------| 
     | mem_do_rinst_reg         | CK ^         |           |       |  -0.006 |   -0.058 | 
     | mem_do_rinst_reg         | CK ^ -> Q v  | DFF_X1    | 0.103 |   0.097 |    0.045 | 
     | FE_OCPC1727_mem_do_rinst | A v -> Z v   | BUF_X1    | 0.033 |   0.130 |    0.078 | 
     | g97117__204089           | A1 v -> ZN v | OR2_X4    | 0.050 |   0.179 |    0.128 | 
     | g203295                  | A1 v -> ZN v | AND3_X2   | 0.042 |   0.221 |    0.169 | 
     | FE_OFC698_n_40007        | A v -> Z v   | BUF_X16   | 0.029 |   0.250 |    0.199 | 
     | g96530__204099           | A1 v -> ZN ^ | AOI222_X1 | 0.070 |   0.320 |    0.269 | 
     | FE_OCPC1678_n_40793      | A ^ -> ZN v  | INV_X1    | 0.035 |   0.355 |    0.304 | 
     | mem_addr_reg[7]          | D v          | SDFF_X2   | 0.001 |   0.357 |    0.305 | 
     +----------------------------------------------------------------------------------+ 
Path 269: VIOLATED Setup Check with Pin cpuregs_reg[13][21]/CK 
Endpoint:   cpuregs_reg[13][21]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.392
- Arrival Time                  0.444
= Slack Time                   -0.051
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.055 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.094 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.128 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.163 | 
     | add_1312_30_g175238 | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.257 |    0.205 | 
     | add_1312_30_g7573   | A1 ^ -> ZN v | NAND3_X1 | 0.022 |   0.278 |    0.227 | 
     | add_1312_30_g7533   | A v -> ZN ^  | XNOR2_X1 | 0.029 |   0.308 |    0.256 | 
     | FE_RC_3026_0        | A1 ^ -> ZN v | NAND2_X1 | 0.021 |   0.329 |    0.278 | 
     | FE_RC_3025_0        | A1 v -> ZN v | AND3_X4  | 0.034 |   0.363 |    0.311 | 
     | FE_RC_439_0         | A v -> ZN ^  | INV_X8   | 0.037 |   0.399 |    0.348 | 
     | g194177             | A1 ^ -> ZN v | NAND2_X1 | 0.024 |   0.423 |    0.372 | 
     | g168946             | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.444 |    0.392 | 
     | cpuregs_reg[13][21] | D ^          | DFF_X1   | 0.000 |   0.444 |    0.392 | 
     +----------------------------------------------------------------------------+ 
Path 270: VIOLATED Setup Check with Pin cpuregs_reg[2][28]/CK 
Endpoint:   cpuregs_reg[2][28]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.027
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.398
- Arrival Time                  0.449
= Slack Time                   -0.051
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.055 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.095 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.128 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.164 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.259 |    0.208 | 
     | add_1312_30_g7574   | A1 ^ -> ZN ^ | AND2_X2  | 0.033 |   0.292 |    0.241 | 
     | add_1312_30_g7661   | A ^ -> Z ^   | XOR2_X1  | 0.047 |   0.339 |    0.288 | 
     | g182546             | B1 ^ -> ZN v | AOI21_X1 | 0.028 |   0.367 |    0.316 | 
     | FE_OCPC1491_n_18250 | A v -> Z v   | BUF_X8   | 0.037 |   0.404 |    0.353 | 
     | FE_OCPC1493_n_18250 | A v -> ZN ^  | INV_X8   | 0.019 |   0.423 |    0.371 | 
     | g208543             | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.436 |    0.385 | 
     | FE_RC_828_0         | A1 v -> ZN ^ | NAND2_X1 | 0.014 |   0.449 |    0.398 | 
     | cpuregs_reg[2][28]  | D ^          | DFF_X1   | 0.000 |   0.449 |    0.398 | 
     +----------------------------------------------------------------------------+ 
Path 271: VIOLATED Setup Check with Pin cpuregs_reg[29][26]/CK 
Endpoint:   cpuregs_reg[29][26]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[21]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.033
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.403
- Arrival Time                  0.454
= Slack Time                   -0.051
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[21]      | CK ^         |          |       |  -0.002 |   -0.053 | 
     | reg_pc_reg[21]      | CK ^ -> Q ^  | DFF_X1   | 0.136 |   0.134 |    0.083 | 
     | FE_RC_483_0         | A2 ^ -> ZN v | NAND2_X1 | 0.022 |   0.156 |    0.105 | 
     | FE_RC_482_0         | A1 v -> ZN ^ | NOR2_X1  | 0.025 |   0.181 |    0.130 | 
     | add_1312_30_g186112 | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.224 |    0.174 | 
     | add_1312_30_g7577   | A1 ^ -> ZN ^ | AND2_X1  | 0.034 |   0.259 |    0.208 | 
     | add_1312_30_g7568   | A2 ^ -> ZN v | NAND2_X1 | 0.017 |   0.276 |    0.225 | 
     | FE_RC_3072_0        | A2 v -> ZN ^ | NAND2_X1 | 0.017 |   0.293 |    0.243 | 
     | FE_RC_3071_0        | A ^ -> ZN v  | OAI21_X1 | 0.021 |   0.314 |    0.263 | 
     | FE_RC_519_0         | A1 v -> ZN ^ | OAI22_X2 | 0.041 |   0.355 |    0.304 | 
     | FE_RC_517_0         | A1 ^ -> ZN v | NOR2_X4  | 0.016 |   0.371 |    0.320 | 
     | FE_RC_518_0         | A v -> ZN ^  | INV_X8   | 0.036 |   0.407 |    0.357 | 
     | g194111             | A1 ^ -> ZN v | NAND2_X1 | 0.025 |   0.433 |    0.382 | 
     | g169836             | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.454 |    0.403 | 
     | cpuregs_reg[29][26] | D ^          | DFF_X1   | 0.000 |   0.454 |    0.403 | 
     +----------------------------------------------------------------------------+ 
Path 272: VIOLATED Setup Check with Pin cpuregs_reg[25][30]/CK 
Endpoint:   cpuregs_reg[25][30]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[21]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.029
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.401
- Arrival Time                  0.452
= Slack Time                   -0.051
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                               |              |           |       |  Time   |   Time   | 
     |-------------------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[21]                | CK ^         |           |       |  -0.002 |   -0.053 | 
     | reg_pc_reg[21]                | CK ^ -> Q ^  | DFF_X1    | 0.136 |   0.134 |    0.083 | 
     | FE_RC_483_0                   | A2 ^ -> ZN v | NAND2_X1  | 0.022 |   0.156 |    0.106 | 
     | FE_RC_482_0                   | A1 v -> ZN ^ | NOR2_X1   | 0.025 |   0.181 |    0.131 | 
     | add_1312_30_g186112           | A1 ^ -> ZN ^ | AND2_X2   | 0.043 |   0.224 |    0.174 | 
     | add_1312_30_g7575             | A1 ^ -> ZN ^ | AND3_X1   | 0.044 |   0.268 |    0.217 | 
     | add_1312_30_g7561             | A2 ^ -> ZN v | NAND2_X1  | 0.019 |   0.287 |    0.236 | 
     | FE_OCPC955_add_1312_30_n_8678 | A v -> ZN ^  | INV_X1    | 0.014 |   0.301 |    0.250 | 
     | FE_RC_463_0                   | A1 ^ -> ZN v | NAND2_X1  | 0.012 |   0.312 |    0.262 | 
     | FE_RC_462_0                   | A1 v -> ZN ^ | NAND2_X1  | 0.017 |   0.329 |    0.279 | 
     | g204791                       | A1 ^ -> ZN v | NAND2_X2  | 0.015 |   0.344 |    0.294 | 
     | g208948                       | A v -> ZN ^  | OAI221_X4 | 0.069 |   0.413 |    0.362 | 
     | g204797                       | A1 ^ -> ZN v | NAND2_X1  | 0.025 |   0.438 |    0.387 | 
     | FE_RC_936_0                   | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.452 |    0.401 | 
     | cpuregs_reg[25][30]           | D ^          | DFF_X1    | 0.000 |   0.452 |    0.401 | 
     +---------------------------------------------------------------------------------------+ 
Path 273: VIOLATED Setup Check with Pin cpuregs_reg[28][30]/CK 
Endpoint:   cpuregs_reg[28][30]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[21]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.029
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.400
- Arrival Time                  0.451
= Slack Time                   -0.051
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                               |              |           |       |  Time   |   Time   | 
     |-------------------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[21]                | CK ^         |           |       |  -0.002 |   -0.053 | 
     | reg_pc_reg[21]                | CK ^ -> Q ^  | DFF_X1    | 0.136 |   0.134 |    0.083 | 
     | FE_RC_483_0                   | A2 ^ -> ZN v | NAND2_X1  | 0.022 |   0.156 |    0.106 | 
     | FE_RC_482_0                   | A1 v -> ZN ^ | NOR2_X1   | 0.025 |   0.181 |    0.131 | 
     | add_1312_30_g186112           | A1 ^ -> ZN ^ | AND2_X2   | 0.043 |   0.224 |    0.174 | 
     | add_1312_30_g7575             | A1 ^ -> ZN ^ | AND3_X1   | 0.044 |   0.268 |    0.218 | 
     | add_1312_30_g7561             | A2 ^ -> ZN v | NAND2_X1  | 0.019 |   0.287 |    0.236 | 
     | FE_OCPC955_add_1312_30_n_8678 | A v -> ZN ^  | INV_X1    | 0.014 |   0.301 |    0.250 | 
     | FE_RC_463_0                   | A1 ^ -> ZN v | NAND2_X1  | 0.012 |   0.312 |    0.262 | 
     | FE_RC_462_0                   | A1 v -> ZN ^ | NAND2_X1  | 0.017 |   0.329 |    0.279 | 
     | g204791                       | A1 ^ -> ZN v | NAND2_X2  | 0.015 |   0.344 |    0.294 | 
     | g208948                       | A v -> ZN ^  | OAI221_X4 | 0.069 |   0.413 |    0.363 | 
     | g204792                       | A1 ^ -> ZN v | NAND2_X1  | 0.023 |   0.437 |    0.386 | 
     | FE_RC_810_0                   | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.451 |    0.400 | 
     | cpuregs_reg[28][30]           | D ^          | DFF_X1    | 0.000 |   0.451 |    0.400 | 
     +---------------------------------------------------------------------------------------+ 
Path 274: VIOLATED Setup Check with Pin cpuregs_reg[15][28]/CK 
Endpoint:   cpuregs_reg[15][28]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.028
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.399
- Arrival Time                  0.449
= Slack Time                   -0.050
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.054 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.095 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.129 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.164 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.259 |    0.209 | 
     | add_1312_30_g7574   | A1 ^ -> ZN ^ | AND2_X2  | 0.033 |   0.292 |    0.242 | 
     | add_1312_30_g7661   | A ^ -> Z ^   | XOR2_X1  | 0.047 |   0.339 |    0.289 | 
     | g182546             | B1 ^ -> ZN v | AOI21_X1 | 0.028 |   0.367 |    0.317 | 
     | FE_OCPC1491_n_18250 | A v -> Z v   | BUF_X8   | 0.037 |   0.404 |    0.353 | 
     | FE_OCPC1493_n_18250 | A v -> ZN ^  | INV_X8   | 0.019 |   0.423 |    0.372 | 
     | g202149             | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.436 |    0.386 | 
     | FE_RC_1126_0        | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.449 |    0.399 | 
     | cpuregs_reg[15][28] | D ^          | DFF_X1   | 0.000 |   0.449 |    0.399 | 
     +----------------------------------------------------------------------------+ 
Path 275: VIOLATED Setup Check with Pin cpuregs_reg[7][21]/CK 
Endpoint:   cpuregs_reg[7][21]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.393
- Arrival Time                  0.443
= Slack Time                   -0.050
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.054 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.095 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.129 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.165 | 
     | add_1312_30_g175238 | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.257 |    0.206 | 
     | add_1312_30_g7573   | A1 ^ -> ZN v | NAND3_X1 | 0.022 |   0.278 |    0.228 | 
     | add_1312_30_g7533   | A v -> ZN ^  | XNOR2_X1 | 0.029 |   0.308 |    0.257 | 
     | FE_RC_3026_0        | A1 ^ -> ZN v | NAND2_X1 | 0.021 |   0.329 |    0.279 | 
     | FE_RC_3025_0        | A1 v -> ZN v | AND3_X4  | 0.034 |   0.363 |    0.312 | 
     | FE_RC_439_0         | A v -> ZN ^  | INV_X8   | 0.037 |   0.399 |    0.349 | 
     | g199455             | A1 ^ -> ZN v | NAND2_X1 | 0.023 |   0.423 |    0.372 | 
     | g169815             | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.443 |    0.393 | 
     | cpuregs_reg[7][21]  | D ^          | DFF_X1   | 0.000 |   0.443 |    0.393 | 
     +----------------------------------------------------------------------------+ 
Path 276: VIOLATED Setup Check with Pin cpuregs_reg[9][28]/CK 
Endpoint:   cpuregs_reg[9][28]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.028
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.399
- Arrival Time                  0.449
= Slack Time                   -0.050
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.054 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.096 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.129 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.165 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.259 |    0.209 | 
     | add_1312_30_g7574   | A1 ^ -> ZN ^ | AND2_X2  | 0.033 |   0.292 |    0.242 | 
     | add_1312_30_g7661   | A ^ -> Z ^   | XOR2_X1  | 0.047 |   0.339 |    0.289 | 
     | g182546             | B1 ^ -> ZN v | AOI21_X1 | 0.028 |   0.367 |    0.317 | 
     | FE_OCPC1491_n_18250 | A v -> Z v   | BUF_X8   | 0.037 |   0.404 |    0.353 | 
     | FE_OCPC1493_n_18250 | A v -> ZN ^  | INV_X8   | 0.019 |   0.423 |    0.372 | 
     | g202155             | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.436 |    0.385 | 
     | FE_RC_1007_0        | A1 v -> ZN ^ | NAND2_X1 | 0.014 |   0.449 |    0.399 | 
     | cpuregs_reg[9][28]  | D ^          | DFF_X1   | 0.000 |   0.449 |    0.399 | 
     +----------------------------------------------------------------------------+ 
Path 277: VIOLATED Setup Check with Pin cpuregs_reg[3][28]/CK 
Endpoint:   cpuregs_reg[3][28]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.027
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.398
- Arrival Time                  0.449
= Slack Time                   -0.050
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.054 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.096 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.129 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.165 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.259 |    0.209 | 
     | add_1312_30_g7574   | A1 ^ -> ZN ^ | AND2_X2  | 0.033 |   0.292 |    0.242 | 
     | add_1312_30_g7661   | A ^ -> Z ^   | XOR2_X1  | 0.047 |   0.339 |    0.289 | 
     | g182546             | B1 ^ -> ZN v | AOI21_X1 | 0.028 |   0.367 |    0.317 | 
     | FE_OCPC1491_n_18250 | A v -> Z v   | BUF_X8   | 0.037 |   0.404 |    0.353 | 
     | FE_OCPC1493_n_18250 | A v -> ZN ^  | INV_X8   | 0.019 |   0.423 |    0.372 | 
     | g203190             | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.436 |    0.386 | 
     | FE_RC_794_0         | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.449 |    0.398 | 
     | cpuregs_reg[3][28]  | D ^          | DFF_X1   | 0.000 |   0.449 |    0.398 | 
     +----------------------------------------------------------------------------+ 
Path 278: VIOLATED Setup Check with Pin cpuregs_reg[30][21]/CK 
Endpoint:   cpuregs_reg[30][21]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.393
- Arrival Time                  0.443
= Slack Time                   -0.050
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.054 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.096 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.129 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.165 | 
     | add_1312_30_g175238 | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.257 |    0.206 | 
     | add_1312_30_g7573   | A1 ^ -> ZN v | NAND3_X1 | 0.022 |   0.278 |    0.228 | 
     | add_1312_30_g7533   | A v -> ZN ^  | XNOR2_X1 | 0.029 |   0.308 |    0.257 | 
     | FE_RC_3026_0        | A1 ^ -> ZN v | NAND2_X1 | 0.021 |   0.329 |    0.279 | 
     | FE_RC_3025_0        | A1 v -> ZN v | AND3_X4  | 0.034 |   0.363 |    0.312 | 
     | FE_RC_439_0         | A v -> ZN ^  | INV_X8   | 0.037 |   0.399 |    0.349 | 
     | g204897             | A1 ^ -> ZN v | NAND2_X1 | 0.023 |   0.423 |    0.372 | 
     | g193085             | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.443 |    0.393 | 
     | cpuregs_reg[30][21] | D ^          | DFF_X1   | 0.000 |   0.443 |    0.393 | 
     +----------------------------------------------------------------------------+ 
Path 279: VIOLATED Setup Check with Pin reg_next_pc_reg[5]/CK 
Endpoint:   reg_next_pc_reg[5]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.003
- Setup                         0.027
+ Phase Shift                   0.400
= Required Time                 0.370
- Arrival Time                  0.420
= Slack Time                   -0.050
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +-------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                         |              |           |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+-----------+-------+---------+----------| 
     | instr_jal_reg                           | CK ^         |           |       |  -0.003 |   -0.053 | 
     | instr_jal_reg                           | CK ^ -> Q ^  | DFF_X1    | 0.129 |   0.126 |    0.076 | 
     | FE_OCPC1997_instr_jal                   | A ^ -> ZN v  | INV_X4    | 0.018 |   0.144 |    0.094 | 
     | FE_OCPC1999_instr_jal                   | A v -> ZN ^  | INV_X4    | 0.023 |   0.166 |    0.116 | 
     | g97107__187526                          | A1 ^ -> ZN ^ | AND2_X4   | 0.039 |   0.206 |    0.156 | 
     | add_1564_33_Y_add_1555_32_spec3_g188906 | A1 ^ -> ZN v | NAND2_X2  | 0.021 |   0.226 |    0.176 | 
     | add_1564_33_Y_add_1555_32_spec3_g188902 | C2 v -> ZN ^ | OAI211_X2 | 0.043 |   0.269 |    0.219 | 
     | FE_OCPC930_n_24827                      | A ^ -> Z ^   | BUF_X1    | 0.043 |   0.312 |    0.262 | 
     | add_1564_33_Y_add_1555_32_spec3_g188907 | B1 ^ -> ZN v | AOI21_X1  | 0.022 |   0.334 |    0.284 | 
     | FE_RC_1267_0                            | A1 v -> ZN ^ | NAND2_X1  | 0.016 |   0.350 |    0.300 | 
     | FE_RC_1266_0                            | A ^ -> ZN v  | OAI21_X1  | 0.018 |   0.368 |    0.318 | 
     | g171274                                 | B1 v -> ZN ^ | AOI21_X1  | 0.026 |   0.395 |    0.345 | 
     | g171096                                 | A1 ^ -> ZN v | NAND4_X1  | 0.025 |   0.420 |    0.370 | 
     | reg_next_pc_reg[5]                      | D v          | DFF_X1    | 0.000 |   0.420 |    0.370 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 280: VIOLATED Setup Check with Pin reg_out_reg[6]/CK 
Endpoint:   reg_out_reg[6]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_op1_reg[1]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.364
- Arrival Time                  0.414
= Slack Time                   -0.050
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.017
     = Beginpoint Arrival Time       0.017
     +----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                 |              |          |       |  Time   |   Time   | 
     |---------------------------------+--------------+----------+-------+---------+----------| 
     | reg_op1_reg[1]                  | CK ^         |          |       |   0.017 |   -0.033 | 
     | reg_op1_reg[1]                  | CK ^ -> Q v  | DFF_X1   | 0.113 |   0.130 |    0.080 | 
     | FE_OCPC1728_FE_OFN97_pcpi_rs1_1 | A v -> Z v   | BUF_X4   | 0.032 |   0.162 |    0.112 | 
     | FE_OCPC2047_FE_OFN97_pcpi_rs1_1 | A v -> ZN ^  | INV_X4   | 0.020 |   0.182 |    0.132 | 
     | FE_OCPC2052_FE_OFN45715_n_6598  | A ^ -> ZN v  | INV_X4   | 0.010 |   0.192 |    0.142 | 
     | g97067__186353_dup              | A2 v -> ZN v | AND2_X4  | 0.027 |   0.219 |    0.169 | 
     | g97002__188471                  | A1 v -> ZN ^ | NAND2_X2 | 0.016 |   0.235 |    0.185 | 
     | FE_RC_527_0                     | A2 ^ -> ZN v | NAND2_X1 | 0.014 |   0.249 |    0.199 | 
     | FE_RC_526_0                     | A1 v -> ZN ^ | NOR2_X1  | 0.056 |   0.305 |    0.255 | 
     | g96689__192029                  | A1 ^ -> ZN v | NAND2_X1 | 0.033 |   0.338 |    0.288 | 
     | FE_OCPC1177_n_27962             | A v -> ZN ^  | INV_X2   | 0.024 |   0.362 |    0.312 | 
     | g96628__6083                    | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.376 |    0.326 | 
     | FE_RC_1417_0                    | A v -> ZN ^  | INV_X1   | 0.013 |   0.388 |    0.338 | 
     | FE_RC_1416_0                    | A1 ^ -> ZN v | NOR2_X1  | 0.008 |   0.397 |    0.347 | 
     | FE_RC_1415_0                    | A2 v -> ZN ^ | NAND3_X1 | 0.017 |   0.414 |    0.364 | 
     | reg_out_reg[6]                  | D ^          | DFF_X2   | 0.000 |   0.414 |    0.364 | 
     +----------------------------------------------------------------------------------------+ 
Path 281: VIOLATED Setup Check with Pin cpuregs_reg[14][23]/CK 
Endpoint:   cpuregs_reg[14][23]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[16]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.028
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.398
- Arrival Time                  0.448
= Slack Time                   -0.050
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[16]        | CK ^         |          |       |  -0.003 |   -0.053 | 
     | reg_pc_reg[16]        | CK ^ -> Q ^  | DFF_X1   | 0.120 |   0.117 |    0.067 | 
     | FE_OCPC2058_reg_pc_16 | A ^ -> Z ^   | BUF_X8   | 0.032 |   0.149 |    0.099 | 
     | add_1312_30_g204051   | A2 ^ -> ZN ^ | AND4_X1  | 0.073 |   0.223 |    0.173 | 
     | add_1312_30_g7601     | A1 ^ -> ZN ^ | AND3_X1  | 0.046 |   0.269 |    0.219 | 
     | add_1312_30_g7572     | A2 ^ -> ZN ^ | AND2_X2  | 0.031 |   0.300 |    0.250 | 
     | FE_RC_576_0           | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.312 |    0.262 | 
     | FE_RC_575_0           | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.331 |    0.281 | 
     | FE_RC_573_0           | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.350 |    0.300 | 
     | FE_RC_571_0           | A1 v -> ZN ^ | NAND2_X2 | 0.022 |   0.373 |    0.323 | 
     | FE_RC_572_0           | A ^ -> ZN v  | INV_X4   | 0.017 |   0.390 |    0.340 | 
     | FE_OFC177_n_18242     | A v -> ZN ^  | INV_X16  | 0.023 |   0.413 |    0.363 | 
     | g199931               | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.429 |    0.379 | 
     | g206365               | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.448 |    0.398 | 
     | cpuregs_reg[14][23]   | D ^          | DFF_X1   | 0.000 |   0.448 |    0.398 | 
     +------------------------------------------------------------------------------+ 
Path 282: VIOLATED Setup Check with Pin reg_out_reg[1]/CK 
Endpoint:   reg_out_reg[1]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_op1_reg[1]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.003
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.367
- Arrival Time                  0.416
= Slack Time                   -0.050
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.017
     = Beginpoint Arrival Time       0.017
     +----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                 |              |          |       |  Time   |   Time   | 
     |---------------------------------+--------------+----------+-------+---------+----------| 
     | reg_op1_reg[1]                  | CK ^         |          |       |   0.017 |   -0.032 | 
     | reg_op1_reg[1]                  | CK ^ -> Q v  | DFF_X1   | 0.113 |   0.130 |    0.080 | 
     | FE_OCPC1728_FE_OFN97_pcpi_rs1_1 | A v -> Z v   | BUF_X4   | 0.032 |   0.162 |    0.112 | 
     | FE_OCPC2047_FE_OFN97_pcpi_rs1_1 | A v -> ZN ^  | INV_X4   | 0.020 |   0.182 |    0.132 | 
     | FE_OCPC2052_FE_OFN45715_n_6598  | A ^ -> ZN v  | INV_X4   | 0.010 |   0.192 |    0.143 | 
     | g97067__186353_dup              | A2 v -> ZN v | AND2_X4  | 0.027 |   0.219 |    0.169 | 
     | g97002__188471                  | A1 v -> ZN ^ | NAND2_X2 | 0.016 |   0.235 |    0.185 | 
     | FE_RC_527_0                     | A2 ^ -> ZN v | NAND2_X1 | 0.014 |   0.249 |    0.199 | 
     | FE_RC_526_0                     | A1 v -> ZN ^ | NOR2_X1  | 0.056 |   0.305 |    0.255 | 
     | g96689__192029                  | A1 ^ -> ZN v | NAND2_X1 | 0.033 |   0.338 |    0.288 | 
     | FE_OCPC1176_n_27962             | A v -> Z v   | BUF_X2   | 0.031 |   0.369 |    0.319 | 
     | FE_RC_1491_0                    | A v -> ZN ^  | INV_X2   | 0.011 |   0.380 |    0.331 | 
     | FE_RC_1489_0                    | A2 ^ -> ZN v | NAND2_X1 | 0.013 |   0.394 |    0.344 | 
     | FE_RC_1488_0                    | A2 v -> ZN ^ | NAND3_X1 | 0.023 |   0.416 |    0.366 | 
     | reg_out_reg[1]                  | D ^          | DFF_X1   | 0.000 |   0.416 |    0.367 | 
     +----------------------------------------------------------------------------------------+ 
Path 283: VIOLATED Setup Check with Pin cpuregs_reg[8][21]/CK 
Endpoint:   cpuregs_reg[8][21]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.019
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.390
- Arrival Time                  0.440
= Slack Time                   -0.050
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.053 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.096 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.130 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.165 | 
     | add_1312_30_g175238 | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.257 |    0.207 | 
     | add_1312_30_g7573   | A1 ^ -> ZN v | NAND3_X1 | 0.022 |   0.278 |    0.229 | 
     | add_1312_30_g7533   | A v -> ZN ^  | XNOR2_X1 | 0.029 |   0.308 |    0.258 | 
     | FE_RC_3026_0        | A1 ^ -> ZN v | NAND2_X1 | 0.021 |   0.329 |    0.279 | 
     | FE_RC_3025_0        | A1 v -> ZN v | AND3_X4  | 0.034 |   0.363 |    0.313 | 
     | FE_RC_439_0         | A v -> ZN ^  | INV_X8   | 0.037 |   0.399 |    0.350 | 
     | g199703             | A1 ^ -> ZN v | NAND2_X1 | 0.025 |   0.424 |    0.375 | 
     | FE_RC_798_0         | A1 v -> ZN ^ | NAND2_X1 | 0.016 |   0.440 |    0.390 | 
     | cpuregs_reg[8][21]  | D ^          | DFF_X1   | 0.000 |   0.440 |    0.390 | 
     +----------------------------------------------------------------------------+ 
Path 284: VIOLATED Setup Check with Pin cpuregs_reg[5][31]/CK 
Endpoint:   cpuregs_reg[5][31]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[21]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.001
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.371
- Arrival Time                  0.420
= Slack Time                   -0.049
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[21]      | CK ^         |          |       |  -0.002 |   -0.051 | 
     | reg_pc_reg[21]      | CK ^ -> Q ^  | DFF_X1   | 0.136 |   0.134 |    0.085 | 
     | FE_RC_483_0         | A2 ^ -> ZN v | NAND2_X1 | 0.022 |   0.156 |    0.107 | 
     | FE_RC_482_0         | A1 v -> ZN ^ | NOR2_X1  | 0.025 |   0.181 |    0.132 | 
     | add_1312_30_g186112 | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.224 |    0.175 | 
     | g186116             | A1 ^ -> ZN ^ | AND2_X1  | 0.048 |   0.273 |    0.224 | 
     | FE_RC_3033_0        | A2 ^ -> ZN v | NAND2_X4 | 0.017 |   0.290 |    0.241 | 
     | FE_RC_3032_0        | A v -> ZN ^  | INV_X2   | 0.013 |   0.303 |    0.254 | 
     | FE_RC_3031_0        | A1 ^ -> ZN v | NAND2_X2 | 0.012 |   0.315 |    0.266 | 
     | FE_RC_3030_0        | A1 v -> ZN ^ | NAND2_X2 | 0.016 |   0.332 |    0.282 | 
     | FE_RC_3926_0        | A1 ^ -> ZN v | NAND2_X1 | 0.024 |   0.355 |    0.306 | 
     | FE_RC_3374_0        | A1 v -> ZN ^ | NAND2_X4 | 0.026 |   0.381 |    0.332 | 
     | g187236             | A2 ^ -> ZN v | NAND2_X1 | 0.019 |   0.400 |    0.351 | 
     | g169491             | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.420 |    0.371 | 
     | cpuregs_reg[5][31]  | D ^          | DFF_X1   | 0.000 |   0.420 |    0.371 | 
     +----------------------------------------------------------------------------+ 
Path 285: VIOLATED Setup Check with Pin cpuregs_reg[22][9]/CK 
Endpoint:   cpuregs_reg[22][9]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.029
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.343
- Arrival Time                  0.392
= Slack Time                   -0.049
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.053 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.097 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.156 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.180 | 
     | FE_OCPC958_n_27565  | A v -> ZN ^  | INV_X4    | 0.017 |   0.246 |    0.197 | 
     | add_1312_30_g206387 | A1 ^ -> ZN v | NAND2_X2  | 0.015 |   0.260 |    0.211 | 
     | FE_RC_4013_0        | A v -> ZN ^  | INV_X2    | 0.013 |   0.273 |    0.224 | 
     | FE_RC_4012_0        | A2 ^ -> ZN v | NAND2_X2  | 0.016 |   0.290 |    0.241 | 
     | FE_RC_4011_0        | A1 v -> ZN ^ | NAND3_X4  | 0.020 |   0.309 |    0.260 | 
     | g171916_dup         | A ^ -> ZN v  | OAI221_X4 | 0.078 |   0.387 |    0.338 | 
     | cpuregs_reg[22][9]  | SI v         | SDFF_X2   | 0.005 |   0.392 |    0.343 | 
     +-----------------------------------------------------------------------------+ 
Path 286: VIOLATED Setup Check with Pin cpuregs_reg[4][21]/CK 
Endpoint:   cpuregs_reg[4][21]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.024
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.394
- Arrival Time                  0.443
= Slack Time                   -0.049
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.053 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.097 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.130 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.166 | 
     | add_1312_30_g175238 | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.257 |    0.207 | 
     | add_1312_30_g7573   | A1 ^ -> ZN v | NAND3_X1 | 0.022 |   0.278 |    0.229 | 
     | add_1312_30_g7533   | A v -> ZN ^  | XNOR2_X1 | 0.029 |   0.308 |    0.258 | 
     | FE_RC_3026_0        | A1 ^ -> ZN v | NAND2_X1 | 0.021 |   0.329 |    0.280 | 
     | FE_RC_3025_0        | A1 v -> ZN v | AND3_X4  | 0.034 |   0.363 |    0.314 | 
     | FE_RC_439_0         | A v -> ZN ^  | INV_X8   | 0.037 |   0.399 |    0.350 | 
     | g190365             | A1 ^ -> ZN v | NAND2_X1 | 0.023 |   0.422 |    0.373 | 
     | g194070             | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.443 |    0.394 | 
     | cpuregs_reg[4][21]  | D ^          | DFF_X1   | 0.000 |   0.443 |    0.394 | 
     +----------------------------------------------------------------------------+ 
Path 287: VIOLATED Setup Check with Pin cpuregs_reg[16][28]/CK 
Endpoint:   cpuregs_reg[16][28]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.028
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.399
- Arrival Time                  0.448
= Slack Time                   -0.049
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.053 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.097 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.130 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.166 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.259 |    0.210 | 
     | add_1312_30_g7574   | A1 ^ -> ZN ^ | AND2_X2  | 0.033 |   0.292 |    0.243 | 
     | add_1312_30_g7661   | A ^ -> Z ^   | XOR2_X1  | 0.047 |   0.339 |    0.290 | 
     | g182546             | B1 ^ -> ZN v | AOI21_X1 | 0.028 |   0.367 |    0.318 | 
     | FE_OCPC1491_n_18250 | A v -> Z v   | BUF_X8   | 0.037 |   0.404 |    0.355 | 
     | FE_OCPC1493_n_18250 | A v -> ZN ^  | INV_X8   | 0.019 |   0.423 |    0.373 | 
     | g202152             | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.436 |    0.387 | 
     | FE_RC_938_0         | A1 v -> ZN ^ | NAND2_X1 | 0.012 |   0.448 |    0.399 | 
     | cpuregs_reg[16][28] | D ^          | DFF_X1   | 0.000 |   0.448 |    0.399 | 
     +----------------------------------------------------------------------------+ 
Path 288: VIOLATED Setup Check with Pin cpuregs_reg[13][31]/CK 
Endpoint:   cpuregs_reg[13][31]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[21]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.394
- Arrival Time                  0.443
= Slack Time                   -0.049
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[21]      | CK ^         |          |       |  -0.002 |   -0.051 | 
     | reg_pc_reg[21]      | CK ^ -> Q ^  | DFF_X1   | 0.136 |   0.134 |    0.085 | 
     | FE_RC_483_0         | A2 ^ -> ZN v | NAND2_X1 | 0.022 |   0.156 |    0.107 | 
     | FE_RC_482_0         | A1 v -> ZN ^ | NOR2_X1  | 0.025 |   0.181 |    0.132 | 
     | add_1312_30_g186112 | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.224 |    0.175 | 
     | g186116             | A1 ^ -> ZN ^ | AND2_X1  | 0.048 |   0.273 |    0.224 | 
     | FE_RC_3033_0        | A2 ^ -> ZN v | NAND2_X4 | 0.017 |   0.290 |    0.241 | 
     | FE_RC_3032_0        | A v -> ZN ^  | INV_X2   | 0.013 |   0.303 |    0.254 | 
     | FE_RC_3031_0        | A1 ^ -> ZN v | NAND2_X2 | 0.012 |   0.315 |    0.266 | 
     | FE_RC_3030_0        | A1 v -> ZN ^ | NAND2_X2 | 0.016 |   0.332 |    0.282 | 
     | FE_RC_3926_0        | A1 ^ -> ZN v | NAND2_X1 | 0.024 |   0.355 |    0.306 | 
     | FE_RC_3374_0        | A1 v -> ZN ^ | NAND2_X4 | 0.026 |   0.381 |    0.332 | 
     | FE_OCPC2066_n_23138 | A ^ -> Z ^   | BUF_X8   | 0.032 |   0.413 |    0.364 | 
     | g194174             | A2 ^ -> ZN v | NAND2_X1 | 0.016 |   0.429 |    0.380 | 
     | FE_RC_621_0         | A1 v -> ZN ^ | NAND2_X1 | 0.014 |   0.443 |    0.394 | 
     | cpuregs_reg[13][31] | D ^          | DFF_X1   | 0.000 |   0.443 |    0.394 | 
     +----------------------------------------------------------------------------+ 
Path 289: VIOLATED Setup Check with Pin cpuregs_reg[21][30]/CK 
Endpoint:   cpuregs_reg[21][30]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[21]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.029
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.399
- Arrival Time                  0.448
= Slack Time                   -0.049
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                               |              |           |       |  Time   |   Time   | 
     |-------------------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[21]                | CK ^         |           |       |  -0.002 |   -0.051 | 
     | reg_pc_reg[21]                | CK ^ -> Q ^  | DFF_X1    | 0.136 |   0.134 |    0.085 | 
     | FE_RC_483_0                   | A2 ^ -> ZN v | NAND2_X1  | 0.022 |   0.156 |    0.107 | 
     | FE_RC_482_0                   | A1 v -> ZN ^ | NOR2_X1   | 0.025 |   0.181 |    0.132 | 
     | add_1312_30_g186112           | A1 ^ -> ZN ^ | AND2_X2   | 0.043 |   0.224 |    0.175 | 
     | add_1312_30_g7575             | A1 ^ -> ZN ^ | AND3_X1   | 0.044 |   0.268 |    0.219 | 
     | add_1312_30_g7561             | A2 ^ -> ZN v | NAND2_X1  | 0.019 |   0.287 |    0.238 | 
     | FE_OCPC955_add_1312_30_n_8678 | A v -> ZN ^  | INV_X1    | 0.014 |   0.301 |    0.252 | 
     | FE_RC_463_0                   | A1 ^ -> ZN v | NAND2_X1  | 0.012 |   0.312 |    0.263 | 
     | FE_RC_462_0                   | A1 v -> ZN ^ | NAND2_X1  | 0.017 |   0.329 |    0.280 | 
     | g204791                       | A1 ^ -> ZN v | NAND2_X2  | 0.015 |   0.344 |    0.295 | 
     | g186011_dup208928             | A v -> ZN ^  | OAI221_X4 | 0.065 |   0.410 |    0.361 | 
     | g208930                       | A1 ^ -> ZN v | NAND2_X1  | 0.019 |   0.428 |    0.379 | 
     | g208929                       | A v -> ZN ^  | OAI21_X1  | 0.019 |   0.448 |    0.399 | 
     | cpuregs_reg[21][30]           | D ^          | DFF_X1    | 0.000 |   0.448 |    0.399 | 
     +---------------------------------------------------------------------------------------+ 
Path 290: VIOLATED Setup Check with Pin cpuregs_reg[10][9]/CK 
Endpoint:   cpuregs_reg[10][9]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.029
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.343
- Arrival Time                  0.392
= Slack Time                   -0.049
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.053 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.097 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.156 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.180 | 
     | FE_OCPC958_n_27565  | A v -> ZN ^  | INV_X4    | 0.017 |   0.246 |    0.197 | 
     | add_1312_30_g206387 | A1 ^ -> ZN v | NAND2_X2  | 0.015 |   0.260 |    0.211 | 
     | FE_RC_4013_0        | A v -> ZN ^  | INV_X2    | 0.013 |   0.273 |    0.224 | 
     | FE_RC_4012_0        | A2 ^ -> ZN v | NAND2_X2  | 0.016 |   0.290 |    0.241 | 
     | FE_RC_4011_0        | A1 v -> ZN ^ | NAND3_X4  | 0.020 |   0.309 |    0.260 | 
     | g171916_dup         | A ^ -> ZN v  | OAI221_X4 | 0.078 |   0.387 |    0.338 | 
     | cpuregs_reg[10][9]  | SI v         | SDFF_X2   | 0.005 |   0.392 |    0.343 | 
     +-----------------------------------------------------------------------------+ 
Path 291: VIOLATED Setup Check with Pin cpuregs_reg[1][21]/CK 
Endpoint:   cpuregs_reg[1][21]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.020
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.390
- Arrival Time                  0.439
= Slack Time                   -0.049
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.053 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.097 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.130 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.166 | 
     | add_1312_30_g175238 | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.257 |    0.208 | 
     | add_1312_30_g7573   | A1 ^ -> ZN v | NAND3_X1 | 0.022 |   0.278 |    0.229 | 
     | add_1312_30_g7533   | A v -> ZN ^  | XNOR2_X1 | 0.029 |   0.308 |    0.259 | 
     | FE_RC_3026_0        | A1 ^ -> ZN v | NAND2_X1 | 0.021 |   0.329 |    0.280 | 
     | FE_RC_3025_0        | A1 v -> ZN v | AND3_X4  | 0.034 |   0.363 |    0.314 | 
     | FE_RC_439_0         | A v -> ZN ^  | INV_X8   | 0.037 |   0.399 |    0.350 | 
     | g171716             | A ^ -> ZN v  | INV_X1   | 0.015 |   0.414 |    0.365 | 
     | g169033             | B1 v -> ZN ^ | OAI21_X1 | 0.024 |   0.439 |    0.390 | 
     | cpuregs_reg[1][21]  | D ^          | DFF_X1   | 0.000 |   0.439 |    0.390 | 
     +----------------------------------------------------------------------------+ 
Path 292: VIOLATED Setup Check with Pin cpuregs_reg[31][28]/CK 
Endpoint:   cpuregs_reg[31][28]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.028
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.399
- Arrival Time                  0.448
= Slack Time                   -0.049
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.052 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.097 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.131 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.166 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.259 |    0.211 | 
     | add_1312_30_g7574   | A1 ^ -> ZN ^ | AND2_X2  | 0.033 |   0.292 |    0.244 | 
     | add_1312_30_g7661   | A ^ -> Z ^   | XOR2_X1  | 0.047 |   0.339 |    0.290 | 
     | g182546             | B1 ^ -> ZN v | AOI21_X1 | 0.028 |   0.367 |    0.318 | 
     | FE_OCPC1491_n_18250 | A v -> Z v   | BUF_X8   | 0.037 |   0.404 |    0.355 | 
     | FE_OCPC1494_n_18250 | A v -> ZN ^  | INV_X2   | 0.018 |   0.422 |    0.373 | 
     | g202159             | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.435 |    0.386 | 
     | FE_RC_1009_0        | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.448 |    0.399 | 
     | cpuregs_reg[31][28] | D ^          | DFF_X1   | 0.000 |   0.448 |    0.399 | 
     +----------------------------------------------------------------------------+ 
Path 293: VIOLATED Setup Check with Pin cpuregs_reg[9][21]/CK 
Endpoint:   cpuregs_reg[9][21]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.018
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.389
- Arrival Time                  0.438
= Slack Time                   -0.048
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.052 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.097 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.131 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.166 | 
     | add_1312_30_g175238 | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.257 |    0.208 | 
     | add_1312_30_g7573   | A1 ^ -> ZN v | NAND3_X1 | 0.022 |   0.278 |    0.230 | 
     | add_1312_30_g7533   | A v -> ZN ^  | XNOR2_X1 | 0.029 |   0.308 |    0.259 | 
     | FE_RC_3026_0        | A1 ^ -> ZN v | NAND2_X1 | 0.021 |   0.329 |    0.280 | 
     | FE_RC_3025_0        | A1 v -> ZN v | AND3_X4  | 0.034 |   0.363 |    0.314 | 
     | FE_RC_439_0         | A v -> ZN ^  | INV_X8   | 0.037 |   0.399 |    0.351 | 
     | g190557             | A1 ^ -> ZN v | NAND2_X1 | 0.024 |   0.423 |    0.375 | 
     | FE_RC_774_0         | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.438 |    0.389 | 
     | cpuregs_reg[9][21]  | D ^          | DFF_X1   | 0.000 |   0.438 |    0.389 | 
     +----------------------------------------------------------------------------+ 
Path 294: VIOLATED Setup Check with Pin cpuregs_reg[14][28]/CK 
Endpoint:   cpuregs_reg[14][28]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.028
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.400
- Arrival Time                  0.448
= Slack Time                   -0.048
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.052 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.097 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.131 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.166 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.259 |    0.211 | 
     | add_1312_30_g7574   | A1 ^ -> ZN ^ | AND2_X2  | 0.033 |   0.292 |    0.244 | 
     | add_1312_30_g7661   | A ^ -> Z ^   | XOR2_X1  | 0.047 |   0.339 |    0.291 | 
     | g182546             | B1 ^ -> ZN v | AOI21_X1 | 0.028 |   0.367 |    0.319 | 
     | FE_OCPC1491_n_18250 | A v -> Z v   | BUF_X8   | 0.037 |   0.404 |    0.355 | 
     | FE_OCPC1493_n_18250 | A v -> ZN ^  | INV_X8   | 0.019 |   0.423 |    0.374 | 
     | g202156             | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.436 |    0.387 | 
     | FE_RC_830_0         | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.448 |    0.400 | 
     | cpuregs_reg[14][28] | D ^          | DFF_X1   | 0.000 |   0.448 |    0.400 | 
     +----------------------------------------------------------------------------+ 
Path 295: VIOLATED Setup Check with Pin reg_out_reg[2]/CK 
Endpoint:   reg_out_reg[2]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_op1_reg[1]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.003
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.367
- Arrival Time                  0.415
= Slack Time                   -0.048
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.017
     = Beginpoint Arrival Time       0.017
     +----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                 |              |          |       |  Time   |   Time   | 
     |---------------------------------+--------------+----------+-------+---------+----------| 
     | reg_op1_reg[1]                  | CK ^         |          |       |   0.017 |   -0.031 | 
     | reg_op1_reg[1]                  | CK ^ -> Q v  | DFF_X1   | 0.113 |   0.130 |    0.082 | 
     | FE_OCPC1728_FE_OFN97_pcpi_rs1_1 | A v -> Z v   | BUF_X4   | 0.032 |   0.162 |    0.114 | 
     | FE_OCPC2047_FE_OFN97_pcpi_rs1_1 | A v -> ZN ^  | INV_X4   | 0.020 |   0.182 |    0.134 | 
     | FE_OCPC2052_FE_OFN45715_n_6598  | A ^ -> ZN v  | INV_X4   | 0.010 |   0.192 |    0.144 | 
     | g97067__186353_dup              | A2 v -> ZN v | AND2_X4  | 0.027 |   0.219 |    0.170 | 
     | g97002__188471                  | A1 v -> ZN ^ | NAND2_X2 | 0.016 |   0.235 |    0.186 | 
     | FE_RC_527_0                     | A2 ^ -> ZN v | NAND2_X1 | 0.014 |   0.249 |    0.201 | 
     | FE_RC_526_0                     | A1 v -> ZN ^ | NOR2_X1  | 0.056 |   0.305 |    0.257 | 
     | g96689__192029                  | A1 ^ -> ZN v | NAND2_X1 | 0.033 |   0.338 |    0.289 | 
     | FE_OCPC1176_n_27962             | A v -> Z v   | BUF_X2   | 0.031 |   0.369 |    0.321 | 
     | FE_RC_1491_0                    | A v -> ZN ^  | INV_X2   | 0.011 |   0.380 |    0.332 | 
     | FE_RC_1409_0                    | A2 ^ -> ZN v | NAND2_X1 | 0.013 |   0.393 |    0.345 | 
     | FE_RC_1408_0                    | A2 v -> ZN ^ | NAND3_X1 | 0.022 |   0.415 |    0.366 | 
     | reg_out_reg[2]                  | D ^          | DFF_X1   | 0.000 |   0.415 |    0.367 | 
     +----------------------------------------------------------------------------------------+ 
Path 296: VIOLATED Setup Check with Pin cpuregs_reg[29][31]/CK 
Endpoint:   cpuregs_reg[29][31]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[21]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.029
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.398
- Arrival Time                  0.447
= Slack Time                   -0.048
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[21]      | CK ^         |          |       |  -0.002 |   -0.051 | 
     | reg_pc_reg[21]      | CK ^ -> Q ^  | DFF_X1   | 0.136 |   0.134 |    0.086 | 
     | FE_RC_483_0         | A2 ^ -> ZN v | NAND2_X1 | 0.022 |   0.156 |    0.108 | 
     | FE_RC_482_0         | A1 v -> ZN ^ | NOR2_X1  | 0.025 |   0.181 |    0.133 | 
     | add_1312_30_g186112 | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.224 |    0.176 | 
     | g186116             | A1 ^ -> ZN ^ | AND2_X1  | 0.048 |   0.273 |    0.224 | 
     | FE_RC_3033_0        | A2 ^ -> ZN v | NAND2_X4 | 0.017 |   0.290 |    0.242 | 
     | FE_RC_3032_0        | A v -> ZN ^  | INV_X2   | 0.013 |   0.303 |    0.255 | 
     | FE_RC_3031_0        | A1 ^ -> ZN v | NAND2_X2 | 0.012 |   0.315 |    0.267 | 
     | FE_RC_3030_0        | A1 v -> ZN ^ | NAND2_X2 | 0.016 |   0.332 |    0.283 | 
     | FE_RC_3926_0        | A1 ^ -> ZN v | NAND2_X1 | 0.024 |   0.355 |    0.307 | 
     | FE_RC_3374_0        | A1 v -> ZN ^ | NAND2_X4 | 0.026 |   0.381 |    0.333 | 
     | FE_OCPC2066_n_23138 | A ^ -> Z ^   | BUF_X8   | 0.032 |   0.413 |    0.365 | 
     | g194126             | A1 ^ -> ZN v | NAND2_X1 | 0.016 |   0.428 |    0.380 | 
     | g169842             | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.447 |    0.398 | 
     | cpuregs_reg[29][31] | D ^          | DFF_X1   | 0.000 |   0.447 |    0.398 | 
     +----------------------------------------------------------------------------+ 
Path 297: VIOLATED Setup Check with Pin cpuregs_reg[27][9]/CK 
Endpoint:   cpuregs_reg[27][9]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.029
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.343
- Arrival Time                  0.391
= Slack Time                   -0.048
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.052 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.098 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.157 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.181 | 
     | FE_OCPC958_n_27565  | A v -> ZN ^  | INV_X4    | 0.017 |   0.246 |    0.198 | 
     | add_1312_30_g206387 | A1 ^ -> ZN v | NAND2_X2  | 0.015 |   0.260 |    0.212 | 
     | FE_RC_4013_0        | A v -> ZN ^  | INV_X2    | 0.013 |   0.273 |    0.225 | 
     | FE_RC_4012_0        | A2 ^ -> ZN v | NAND2_X2  | 0.016 |   0.290 |    0.242 | 
     | FE_RC_4011_0        | A1 v -> ZN ^ | NAND3_X4  | 0.020 |   0.309 |    0.261 | 
     | g182747             | A ^ -> ZN v  | OAI221_X4 | 0.078 |   0.387 |    0.339 | 
     | cpuregs_reg[27][9]  | SI v         | SDFF_X2   | 0.004 |   0.391 |    0.343 | 
     +-----------------------------------------------------------------------------+ 
Path 298: VIOLATED Setup Check with Pin cpuregs_reg[26][9]/CK 
Endpoint:   cpuregs_reg[26][9]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.029
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.343
- Arrival Time                  0.391
= Slack Time                   -0.048
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.052 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.098 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.157 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.181 | 
     | FE_OCPC958_n_27565  | A v -> ZN ^  | INV_X4    | 0.017 |   0.246 |    0.198 | 
     | add_1312_30_g206387 | A1 ^ -> ZN v | NAND2_X2  | 0.015 |   0.260 |    0.212 | 
     | FE_RC_4013_0        | A v -> ZN ^  | INV_X2    | 0.013 |   0.273 |    0.225 | 
     | FE_RC_4012_0        | A2 ^ -> ZN v | NAND2_X2  | 0.016 |   0.290 |    0.242 | 
     | FE_RC_4011_0        | A1 v -> ZN ^ | NAND3_X4  | 0.020 |   0.309 |    0.261 | 
     | g182747             | A ^ -> ZN v  | OAI221_X4 | 0.078 |   0.387 |    0.339 | 
     | cpuregs_reg[26][9]  | SI v         | SDFF_X2   | 0.004 |   0.391 |    0.343 | 
     +-----------------------------------------------------------------------------+ 
Path 299: VIOLATED Setup Check with Pin cpuregs_reg[21][31]/CK 
Endpoint:   cpuregs_reg[21][31]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[21]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.394
- Arrival Time                  0.442
= Slack Time                   -0.048
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[21]      | CK ^         |          |       |  -0.002 |   -0.050 | 
     | reg_pc_reg[21]      | CK ^ -> Q ^  | DFF_X1   | 0.136 |   0.134 |    0.086 | 
     | FE_RC_483_0         | A2 ^ -> ZN v | NAND2_X1 | 0.022 |   0.156 |    0.108 | 
     | FE_RC_482_0         | A1 v -> ZN ^ | NOR2_X1  | 0.025 |   0.181 |    0.133 | 
     | add_1312_30_g186112 | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.224 |    0.176 | 
     | g186116             | A1 ^ -> ZN ^ | AND2_X1  | 0.048 |   0.273 |    0.225 | 
     | FE_RC_3033_0        | A2 ^ -> ZN v | NAND2_X4 | 0.017 |   0.290 |    0.242 | 
     | FE_RC_3032_0        | A v -> ZN ^  | INV_X2   | 0.013 |   0.303 |    0.255 | 
     | FE_RC_3031_0        | A1 ^ -> ZN v | NAND2_X2 | 0.012 |   0.315 |    0.267 | 
     | FE_RC_3030_0        | A1 v -> ZN ^ | NAND2_X2 | 0.016 |   0.332 |    0.284 | 
     | FE_RC_3926_0        | A1 ^ -> ZN v | NAND2_X1 | 0.024 |   0.355 |    0.307 | 
     | FE_RC_3374_0        | A1 v -> ZN ^ | NAND2_X4 | 0.026 |   0.381 |    0.333 | 
     | FE_OCPC2066_n_23138 | A ^ -> Z ^   | BUF_X8   | 0.032 |   0.413 |    0.365 | 
     | g194132             | A2 ^ -> ZN v | NAND2_X1 | 0.016 |   0.429 |    0.381 | 
     | FE_RC_499_0         | A1 v -> ZN ^ | NAND2_X1 | 0.012 |   0.442 |    0.394 | 
     | cpuregs_reg[21][31] | D ^          | DFF_X1   | 0.000 |   0.442 |    0.394 | 
     +----------------------------------------------------------------------------+ 
Path 300: VIOLATED Setup Check with Pin cpuregs_reg[23][9]/CK 
Endpoint:   cpuregs_reg[23][9]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.029
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.344
- Arrival Time                  0.392
= Slack Time                   -0.048
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.052 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.098 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.158 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.181 | 
     | FE_OCPC958_n_27565  | A v -> ZN ^  | INV_X4    | 0.017 |   0.246 |    0.198 | 
     | add_1312_30_g206387 | A1 ^ -> ZN v | NAND2_X2  | 0.015 |   0.260 |    0.212 | 
     | FE_RC_4013_0        | A v -> ZN ^  | INV_X2    | 0.013 |   0.273 |    0.225 | 
     | FE_RC_4012_0        | A2 ^ -> ZN v | NAND2_X2  | 0.016 |   0.290 |    0.242 | 
     | FE_RC_4011_0        | A1 v -> ZN ^ | NAND3_X4  | 0.020 |   0.309 |    0.261 | 
     | g182747             | A ^ -> ZN v  | OAI221_X4 | 0.078 |   0.387 |    0.339 | 
     | cpuregs_reg[23][9]  | SI v         | SDFF_X2   | 0.005 |   0.392 |    0.344 | 
     +-----------------------------------------------------------------------------+ 
Path 301: VIOLATED Setup Check with Pin cpuregs_reg[13][4]/CK 
Endpoint:   cpuregs_reg[13][4]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.017
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.387
- Arrival Time                  0.434
= Slack Time                   -0.047
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |   0.019 |   -0.028 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.065 | 
     | g173022            | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.092 | 
     | FE_RC_2515_0       | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.101 | 
     | FE_RC_2513_0       | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.121 | 
     | FE_RC_2512_0       | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.145 | 
     | g30                | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.162 | 
     | g205985            | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.211 | 
     | g205988            | A1 ^ -> ZN ^ | AND2_X4  | 0.060 |   0.319 |    0.272 | 
     | FE_RC_4082_0       | A2 ^ -> ZN ^ | AND2_X4  | 0.059 |   0.378 |    0.331 | 
     | g194196            | A1 ^ -> ZN v | NAND2_X1 | 0.034 |   0.413 |    0.365 | 
     | g168929            | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.434 |    0.387 | 
     | cpuregs_reg[13][4] | D ^          | DFF_X1   | 0.000 |   0.434 |    0.387 | 
     +---------------------------------------------------------------------------+ 
Path 302: VIOLATED Setup Check with Pin cpuregs_reg[2][21]/CK 
Endpoint:   cpuregs_reg[2][21]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.392
- Arrival Time                  0.439
= Slack Time                   -0.047
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.051 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.099 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.132 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.168 | 
     | add_1312_30_g175238 | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.257 |    0.209 | 
     | add_1312_30_g7573   | A1 ^ -> ZN v | NAND3_X1 | 0.022 |   0.278 |    0.231 | 
     | add_1312_30_g7533   | A v -> ZN ^  | XNOR2_X1 | 0.029 |   0.308 |    0.260 | 
     | FE_RC_3026_0        | A1 ^ -> ZN v | NAND2_X1 | 0.021 |   0.329 |    0.282 | 
     | FE_RC_3025_0        | A1 v -> ZN v | AND3_X4  | 0.034 |   0.363 |    0.315 | 
     | FE_RC_439_0         | A v -> ZN ^  | INV_X8   | 0.037 |   0.399 |    0.352 | 
     | g208538             | A1 ^ -> ZN v | NAND2_X2 | 0.020 |   0.419 |    0.372 | 
     | g205203             | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.439 |    0.392 | 
     | cpuregs_reg[2][21]  | D ^          | DFF_X1   | 0.000 |   0.439 |    0.392 | 
     +----------------------------------------------------------------------------+ 
Path 303: VIOLATED Setup Check with Pin mem_addr_reg[22]/CK 
Endpoint:   mem_addr_reg[22]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_do_rinst_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.014
- Setup                         0.080
+ Phase Shift                   0.400
= Required Time                 0.306
- Arrival Time                  0.353
= Slack Time                   -0.047
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +----------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                          |              |           |       |  Time   |   Time   | 
     |--------------------------+--------------+-----------+-------+---------+----------| 
     | mem_do_rinst_reg         | CK ^         |           |       |  -0.006 |   -0.053 | 
     | mem_do_rinst_reg         | CK ^ -> Q ^  | DFF_X1    | 0.111 |   0.104 |    0.057 | 
     | FE_OCPC1727_mem_do_rinst | A ^ -> Z ^   | BUF_X1    | 0.035 |   0.139 |    0.092 | 
     | g97117__204089           | A1 ^ -> ZN ^ | OR2_X4    | 0.037 |   0.176 |    0.129 | 
     | g204092                  | A ^ -> ZN v  | INV_X4    | 0.020 |   0.196 |    0.149 | 
     | FE_OCPC1635_n_40784      | A v -> Z v   | BUF_X8    | 0.031 |   0.227 |    0.180 | 
     | g96503__204102           | C1 v -> ZN ^ | AOI222_X2 | 0.097 |   0.324 |    0.277 | 
     | FE_OCPC1865_n_40796      | A ^ -> ZN v  | INV_X2    | 0.027 |   0.351 |    0.304 | 
     | mem_addr_reg[22]         | D v          | SDFF_X2   | 0.002 |   0.353 |    0.306 | 
     +----------------------------------------------------------------------------------+ 
Path 304: VIOLATED Setup Check with Pin cpuregs_reg[15][21]/CK 
Endpoint:   cpuregs_reg[15][21]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.019
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.391
- Arrival Time                  0.438
= Slack Time                   -0.047
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.051 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.099 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.132 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.168 | 
     | add_1312_30_g175238 | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.257 |    0.209 | 
     | add_1312_30_g7573   | A1 ^ -> ZN v | NAND3_X1 | 0.022 |   0.278 |    0.231 | 
     | add_1312_30_g7533   | A v -> ZN ^  | XNOR2_X1 | 0.029 |   0.308 |    0.260 | 
     | FE_RC_3026_0        | A1 ^ -> ZN v | NAND2_X1 | 0.021 |   0.329 |    0.282 | 
     | FE_RC_3025_0        | A1 v -> ZN v | AND3_X4  | 0.034 |   0.363 |    0.316 | 
     | FE_RC_439_0         | A v -> ZN ^  | INV_X8   | 0.037 |   0.399 |    0.352 | 
     | g188333             | A1 ^ -> ZN v | NAND2_X1 | 0.023 |   0.423 |    0.376 | 
     | FE_RC_1021_0        | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.438 |    0.391 | 
     | cpuregs_reg[15][21] | D ^          | DFF_X1   | 0.000 |   0.438 |    0.391 | 
     +----------------------------------------------------------------------------+ 
Path 305: VIOLATED Setup Check with Pin mem_addr_reg[25]/CK 
Endpoint:   mem_addr_reg[25]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_do_rinst_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.014
- Setup                         0.080
+ Phase Shift                   0.400
= Required Time                 0.306
- Arrival Time                  0.353
= Slack Time                   -0.047
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +----------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                          |              |           |       |  Time   |   Time   | 
     |--------------------------+--------------+-----------+-------+---------+----------| 
     | mem_do_rinst_reg         | CK ^         |           |       |  -0.006 |   -0.053 | 
     | mem_do_rinst_reg         | CK ^ -> Q ^  | DFF_X1    | 0.111 |   0.104 |    0.057 | 
     | FE_OCPC1727_mem_do_rinst | A ^ -> Z ^   | BUF_X1    | 0.035 |   0.139 |    0.092 | 
     | g97117__204089           | A1 ^ -> ZN ^ | OR2_X4    | 0.037 |   0.176 |    0.129 | 
     | g204092                  | A ^ -> ZN v  | INV_X4    | 0.020 |   0.196 |    0.149 | 
     | FE_OCPC1635_n_40784      | A v -> Z v   | BUF_X8    | 0.031 |   0.227 |    0.180 | 
     | g96511__204101           | C1 v -> ZN ^ | AOI222_X2 | 0.095 |   0.322 |    0.275 | 
     | FE_OCPC1197_n_40795      | A ^ -> ZN v  | INV_X2    | 0.030 |   0.352 |    0.305 | 
     | mem_addr_reg[25]         | D v          | SDFF_X2   | 0.001 |   0.353 |    0.306 | 
     +----------------------------------------------------------------------------------+ 
Path 306: VIOLATED Setup Check with Pin cpuregs_reg[30][31]/CK 
Endpoint:   cpuregs_reg[30][31]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[21]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.027
- Setup                         0.091
+ Phase Shift                   0.400
= Required Time                 0.336
- Arrival Time                  0.383
= Slack Time                   -0.047
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[21]      | CK ^         |          |       |  -0.002 |   -0.049 | 
     | reg_pc_reg[21]      | CK ^ -> Q ^  | DFF_X1   | 0.136 |   0.134 |    0.087 | 
     | FE_RC_483_0         | A2 ^ -> ZN v | NAND2_X1 | 0.022 |   0.156 |    0.109 | 
     | FE_RC_482_0         | A1 v -> ZN ^ | NOR2_X1  | 0.025 |   0.181 |    0.134 | 
     | add_1312_30_g186112 | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.224 |    0.178 | 
     | g186116             | A1 ^ -> ZN ^ | AND2_X1  | 0.048 |   0.273 |    0.226 | 
     | FE_RC_3033_0        | A2 ^ -> ZN v | NAND2_X4 | 0.017 |   0.290 |    0.243 | 
     | FE_RC_3035_0        | A1 v -> ZN ^ | NAND2_X2 | 0.015 |   0.306 |    0.259 | 
     | FE_RC_3030_0        | A2 ^ -> ZN v | NAND2_X2 | 0.017 |   0.322 |    0.275 | 
     | FE_RC_3919_0        | A2 v -> ZN ^ | NAND2_X2 | 0.022 |   0.344 |    0.297 | 
     | FE_RC_3918_0        | A1 ^ -> ZN v | NAND3_X4 | 0.033 |   0.378 |    0.331 | 
     | cpuregs_reg[30][31] | SI v         | SDFF_X2  | 0.005 |   0.383 |    0.336 | 
     +----------------------------------------------------------------------------+ 
Path 307: VIOLATED Setup Check with Pin cpuregs_reg[18][31]/CK 
Endpoint:   cpuregs_reg[18][31]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[21]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.027
- Setup                         0.091
+ Phase Shift                   0.400
= Required Time                 0.336
- Arrival Time                  0.383
= Slack Time                   -0.047
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[21]      | CK ^         |          |       |  -0.002 |   -0.049 | 
     | reg_pc_reg[21]      | CK ^ -> Q ^  | DFF_X1   | 0.136 |   0.134 |    0.087 | 
     | FE_RC_483_0         | A2 ^ -> ZN v | NAND2_X1 | 0.022 |   0.156 |    0.110 | 
     | FE_RC_482_0         | A1 v -> ZN ^ | NOR2_X1  | 0.025 |   0.181 |    0.135 | 
     | add_1312_30_g186112 | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.224 |    0.178 | 
     | g186116             | A1 ^ -> ZN ^ | AND2_X1  | 0.048 |   0.273 |    0.226 | 
     | FE_RC_3033_0        | A2 ^ -> ZN v | NAND2_X4 | 0.017 |   0.290 |    0.243 | 
     | FE_RC_3035_0        | A1 v -> ZN ^ | NAND2_X2 | 0.015 |   0.306 |    0.259 | 
     | FE_RC_3030_0        | A2 ^ -> ZN v | NAND2_X2 | 0.017 |   0.322 |    0.275 | 
     | FE_RC_3919_0        | A2 v -> ZN ^ | NAND2_X2 | 0.022 |   0.344 |    0.298 | 
     | FE_RC_3918_0        | A1 ^ -> ZN v | NAND3_X4 | 0.033 |   0.378 |    0.331 | 
     | cpuregs_reg[18][31] | SI v         | SDFF_X1  | 0.005 |   0.383 |    0.336 | 
     +----------------------------------------------------------------------------+ 
Path 308: VIOLATED Setup Check with Pin cpuregs_reg[31][21]/CK 
Endpoint:   cpuregs_reg[31][21]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.019
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.391
- Arrival Time                  0.437
= Slack Time                   -0.047
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.050 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.099 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.132 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.168 | 
     | add_1312_30_g175238 | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.257 |    0.210 | 
     | add_1312_30_g7573   | A1 ^ -> ZN v | NAND3_X1 | 0.022 |   0.278 |    0.232 | 
     | add_1312_30_g7533   | A v -> ZN ^  | XNOR2_X1 | 0.029 |   0.308 |    0.261 | 
     | FE_RC_3026_0        | A1 ^ -> ZN v | NAND2_X1 | 0.021 |   0.329 |    0.282 | 
     | FE_RC_3025_0        | A1 v -> ZN v | AND3_X4  | 0.034 |   0.363 |    0.316 | 
     | FE_RC_439_0         | A v -> ZN ^  | INV_X8   | 0.037 |   0.399 |    0.353 | 
     | g198860             | A1 ^ -> ZN v | NAND2_X1 | 0.023 |   0.422 |    0.376 | 
     | FE_RC_716_0         | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.437 |    0.391 | 
     | cpuregs_reg[31][21] | D ^          | DFF_X1   | 0.000 |   0.437 |    0.391 | 
     +----------------------------------------------------------------------------+ 
Path 309: VIOLATED Setup Check with Pin mem_addr_reg[23]/CK 
Endpoint:   mem_addr_reg[23]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_do_rinst_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.014
- Setup                         0.080
+ Phase Shift                   0.400
= Required Time                 0.306
- Arrival Time                  0.353
= Slack Time                   -0.047
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +----------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                          |              |           |       |  Time   |   Time   | 
     |--------------------------+--------------+-----------+-------+---------+----------| 
     | mem_do_rinst_reg         | CK ^         |           |       |  -0.006 |   -0.053 | 
     | mem_do_rinst_reg         | CK ^ -> Q ^  | DFF_X1    | 0.111 |   0.104 |    0.058 | 
     | FE_OCPC1727_mem_do_rinst | A ^ -> Z ^   | BUF_X1    | 0.035 |   0.139 |    0.092 | 
     | g97117__204089           | A1 ^ -> ZN ^ | OR2_X4    | 0.037 |   0.176 |    0.129 | 
     | g204092                  | A ^ -> ZN v  | INV_X4    | 0.020 |   0.196 |    0.149 | 
     | FE_OCPC1635_n_40784      | A v -> Z v   | BUF_X8    | 0.031 |   0.227 |    0.181 | 
     | g96501__204120           | C1 v -> ZN ^ | AOI222_X2 | 0.094 |   0.321 |    0.275 | 
     | FE_OCPC1840_n_40814      | A ^ -> ZN v  | INV_X2    | 0.031 |   0.352 |    0.306 | 
     | mem_addr_reg[23]         | D v          | SDFF_X2   | 0.001 |   0.353 |    0.306 | 
     +----------------------------------------------------------------------------------+ 
Path 310: VIOLATED Setup Check with Pin mem_addr_reg[17]/CK 
Endpoint:   mem_addr_reg[17]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_do_rinst_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.014
- Setup                         0.080
+ Phase Shift                   0.400
= Required Time                 0.306
- Arrival Time                  0.352
= Slack Time                   -0.047
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +----------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                          |              |           |       |  Time   |   Time   | 
     |--------------------------+--------------+-----------+-------+---------+----------| 
     | mem_do_rinst_reg         | CK ^         |           |       |  -0.006 |   -0.053 | 
     | mem_do_rinst_reg         | CK ^ -> Q ^  | DFF_X1    | 0.111 |   0.104 |    0.058 | 
     | FE_OCPC1727_mem_do_rinst | A ^ -> Z ^   | BUF_X1    | 0.035 |   0.139 |    0.093 | 
     | g97117__204089           | A1 ^ -> ZN ^ | OR2_X4    | 0.037 |   0.176 |    0.129 | 
     | g204092                  | A ^ -> ZN v  | INV_X4    | 0.020 |   0.196 |    0.149 | 
     | FE_OCPC1635_n_40784      | A v -> Z v   | BUF_X8    | 0.031 |   0.227 |    0.181 | 
     | g96512__204097           | C1 v -> ZN ^ | AOI222_X2 | 0.095 |   0.322 |    0.276 | 
     | FE_OCPC1580_n_40791      | A ^ -> ZN v  | INV_X2    | 0.030 |   0.352 |    0.305 | 
     | mem_addr_reg[17]         | D v          | SDFF_X2   | 0.001 |   0.352 |    0.306 | 
     +----------------------------------------------------------------------------------+ 
Path 311: VIOLATED Setup Check with Pin cpuregs_reg[29][21]/CK 
Endpoint:   cpuregs_reg[29][21]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.019
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.391
- Arrival Time                  0.437
= Slack Time                   -0.047
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.050 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.099 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.133 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.168 | 
     | add_1312_30_g175238 | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.257 |    0.210 | 
     | add_1312_30_g7573   | A1 ^ -> ZN v | NAND3_X1 | 0.022 |   0.278 |    0.232 | 
     | add_1312_30_g7533   | A v -> ZN ^  | XNOR2_X1 | 0.029 |   0.308 |    0.261 | 
     | FE_RC_3026_0        | A1 ^ -> ZN v | NAND2_X1 | 0.021 |   0.329 |    0.282 | 
     | FE_RC_3025_0        | A1 v -> ZN v | AND3_X4  | 0.034 |   0.363 |    0.316 | 
     | FE_RC_439_0         | A v -> ZN ^  | INV_X8   | 0.037 |   0.399 |    0.353 | 
     | g194101             | A1 ^ -> ZN v | NAND2_X1 | 0.023 |   0.422 |    0.376 | 
     | FE_RC_668_0         | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.437 |    0.391 | 
     | cpuregs_reg[29][21] | D ^          | DFF_X1   | 0.000 |   0.437 |    0.391 | 
     +----------------------------------------------------------------------------+ 
Path 312: VIOLATED Setup Check with Pin reg_out_reg[0]/CK 
Endpoint:   reg_out_reg[0]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_op1_reg[1]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.007
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.363
- Arrival Time                  0.409
= Slack Time                   -0.046
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.017
     = Beginpoint Arrival Time       0.017
     +----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                 |              |          |       |  Time   |   Time   | 
     |---------------------------------+--------------+----------+-------+---------+----------| 
     | reg_op1_reg[1]                  | CK ^         |          |       |   0.017 |   -0.029 | 
     | reg_op1_reg[1]                  | CK ^ -> Q v  | DFF_X1   | 0.113 |   0.130 |    0.084 | 
     | FE_OCPC1728_FE_OFN97_pcpi_rs1_1 | A v -> Z v   | BUF_X4   | 0.032 |   0.162 |    0.116 | 
     | FE_OCPC2047_FE_OFN97_pcpi_rs1_1 | A v -> ZN ^  | INV_X4   | 0.020 |   0.182 |    0.135 | 
     | FE_OCPC2052_FE_OFN45715_n_6598  | A ^ -> ZN v  | INV_X4   | 0.010 |   0.192 |    0.146 | 
     | g97067__186353_dup              | A2 v -> ZN v | AND2_X4  | 0.027 |   0.219 |    0.172 | 
     | g97002__188471                  | A1 v -> ZN ^ | NAND2_X2 | 0.016 |   0.235 |    0.188 | 
     | FE_RC_527_0                     | A2 ^ -> ZN v | NAND2_X1 | 0.014 |   0.249 |    0.203 | 
     | FE_RC_526_0                     | A1 v -> ZN ^ | NOR2_X1  | 0.056 |   0.305 |    0.259 | 
     | g96689__192029                  | A1 ^ -> ZN v | NAND2_X1 | 0.033 |   0.338 |    0.291 | 
     | g192028                         | A1 v -> ZN v | OR2_X1   | 0.053 |   0.391 |    0.345 | 
     | g171247                         | A1 v -> ZN ^ | NAND4_X1 | 0.018 |   0.409 |    0.363 | 
     | reg_out_reg[0]                  | D ^          | DFF_X1   | 0.000 |   0.409 |    0.363 | 
     +----------------------------------------------------------------------------------------+ 
Path 313: VIOLATED Setup Check with Pin cpuregs_reg[31][31]/CK 
Endpoint:   cpuregs_reg[31][31]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[21]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.027
- Setup                         0.091
+ Phase Shift                   0.400
= Required Time                 0.337
- Arrival Time                  0.383
= Slack Time                   -0.046
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[21]      | CK ^         |          |       |  -0.002 |   -0.049 | 
     | reg_pc_reg[21]      | CK ^ -> Q ^  | DFF_X1   | 0.136 |   0.134 |    0.088 | 
     | FE_RC_483_0         | A2 ^ -> ZN v | NAND2_X1 | 0.022 |   0.156 |    0.110 | 
     | FE_RC_482_0         | A1 v -> ZN ^ | NOR2_X1  | 0.025 |   0.181 |    0.135 | 
     | add_1312_30_g186112 | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.224 |    0.178 | 
     | g186116             | A1 ^ -> ZN ^ | AND2_X1  | 0.048 |   0.273 |    0.226 | 
     | FE_RC_3033_0        | A2 ^ -> ZN v | NAND2_X4 | 0.017 |   0.290 |    0.244 | 
     | FE_RC_3035_0        | A1 v -> ZN ^ | NAND2_X2 | 0.015 |   0.306 |    0.259 | 
     | FE_RC_3030_0        | A2 ^ -> ZN v | NAND2_X2 | 0.017 |   0.322 |    0.276 | 
     | FE_RC_3919_0        | A2 v -> ZN ^ | NAND2_X2 | 0.022 |   0.344 |    0.298 | 
     | FE_RC_3918_0        | A1 ^ -> ZN v | NAND3_X4 | 0.033 |   0.378 |    0.331 | 
     | cpuregs_reg[31][31] | SI v         | SDFF_X2  | 0.005 |   0.383 |    0.337 | 
     +----------------------------------------------------------------------------+ 
Path 314: VIOLATED Setup Check with Pin cpuregs_reg[14][31]/CK 
Endpoint:   cpuregs_reg[14][31]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[21]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.027
- Setup                         0.091
+ Phase Shift                   0.400
= Required Time                 0.337
- Arrival Time                  0.383
= Slack Time                   -0.046
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[21]      | CK ^         |          |       |  -0.002 |   -0.049 | 
     | reg_pc_reg[21]      | CK ^ -> Q ^  | DFF_X1   | 0.136 |   0.134 |    0.088 | 
     | FE_RC_483_0         | A2 ^ -> ZN v | NAND2_X1 | 0.022 |   0.156 |    0.110 | 
     | FE_RC_482_0         | A1 v -> ZN ^ | NOR2_X1  | 0.025 |   0.181 |    0.135 | 
     | add_1312_30_g186112 | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.224 |    0.178 | 
     | g186116             | A1 ^ -> ZN ^ | AND2_X1  | 0.048 |   0.273 |    0.226 | 
     | FE_RC_3033_0        | A2 ^ -> ZN v | NAND2_X4 | 0.017 |   0.290 |    0.244 | 
     | FE_RC_3035_0        | A1 v -> ZN ^ | NAND2_X2 | 0.015 |   0.306 |    0.259 | 
     | FE_RC_3030_0        | A2 ^ -> ZN v | NAND2_X2 | 0.017 |   0.322 |    0.276 | 
     | FE_RC_3919_0        | A2 v -> ZN ^ | NAND2_X2 | 0.022 |   0.344 |    0.298 | 
     | FE_RC_3918_0        | A1 ^ -> ZN v | NAND3_X4 | 0.033 |   0.378 |    0.331 | 
     | cpuregs_reg[14][31] | SI v         | SDFF_X2  | 0.005 |   0.383 |    0.337 | 
     +----------------------------------------------------------------------------+ 
Path 315: VIOLATED Setup Check with Pin cpuregs_reg[11][21]/CK 
Endpoint:   cpuregs_reg[11][21]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.020
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.391
- Arrival Time                  0.438
= Slack Time                   -0.046
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.050 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.100 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.133 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.169 | 
     | add_1312_30_g175238 | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.257 |    0.210 | 
     | add_1312_30_g7573   | A1 ^ -> ZN v | NAND3_X1 | 0.022 |   0.278 |    0.232 | 
     | add_1312_30_g7533   | A v -> ZN ^  | XNOR2_X1 | 0.029 |   0.308 |    0.261 | 
     | FE_RC_3026_0        | A1 ^ -> ZN v | NAND2_X1 | 0.021 |   0.329 |    0.283 | 
     | FE_RC_3025_0        | A1 v -> ZN v | AND3_X4  | 0.034 |   0.363 |    0.316 | 
     | FE_RC_439_0         | A v -> ZN ^  | INV_X8   | 0.037 |   0.399 |    0.353 | 
     | g194914             | A1 ^ -> ZN v | NAND2_X1 | 0.023 |   0.423 |    0.377 | 
     | FE_RC_880_0         | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.438 |    0.391 | 
     | cpuregs_reg[11][21] | D ^          | DFF_X1   | 0.000 |   0.438 |    0.391 | 
     +----------------------------------------------------------------------------+ 
Path 316: VIOLATED Setup Check with Pin cpuregs_reg[19][31]/CK 
Endpoint:   cpuregs_reg[19][31]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[21]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.027
- Setup                         0.091
+ Phase Shift                   0.400
= Required Time                 0.336
- Arrival Time                  0.383
= Slack Time                   -0.046
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[21]      | CK ^         |          |       |  -0.002 |   -0.049 | 
     | reg_pc_reg[21]      | CK ^ -> Q ^  | DFF_X1   | 0.136 |   0.134 |    0.088 | 
     | FE_RC_483_0         | A2 ^ -> ZN v | NAND2_X1 | 0.022 |   0.156 |    0.110 | 
     | FE_RC_482_0         | A1 v -> ZN ^ | NOR2_X1  | 0.025 |   0.181 |    0.135 | 
     | add_1312_30_g186112 | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.224 |    0.178 | 
     | g186116             | A1 ^ -> ZN ^ | AND2_X1  | 0.048 |   0.273 |    0.226 | 
     | FE_RC_3033_0        | A2 ^ -> ZN v | NAND2_X4 | 0.017 |   0.290 |    0.244 | 
     | FE_RC_3035_0        | A1 v -> ZN ^ | NAND2_X2 | 0.015 |   0.306 |    0.259 | 
     | FE_RC_3030_0        | A2 ^ -> ZN v | NAND2_X2 | 0.017 |   0.322 |    0.276 | 
     | FE_RC_3919_0        | A2 v -> ZN ^ | NAND2_X2 | 0.022 |   0.344 |    0.298 | 
     | FE_RC_3918_0        | A1 ^ -> ZN v | NAND3_X4 | 0.033 |   0.378 |    0.331 | 
     | cpuregs_reg[19][31] | SI v         | SDFF_X2  | 0.005 |   0.383 |    0.336 | 
     +----------------------------------------------------------------------------+ 
Path 317: VIOLATED Setup Check with Pin cpuregs_reg[15][31]/CK 
Endpoint:   cpuregs_reg[15][31]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[21]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.028
- Setup                         0.091
+ Phase Shift                   0.400
= Required Time                 0.337
- Arrival Time                  0.383
= Slack Time                   -0.046
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[21]      | CK ^         |          |       |  -0.002 |   -0.048 | 
     | reg_pc_reg[21]      | CK ^ -> Q ^  | DFF_X1   | 0.136 |   0.134 |    0.088 | 
     | FE_RC_483_0         | A2 ^ -> ZN v | NAND2_X1 | 0.022 |   0.156 |    0.110 | 
     | FE_RC_482_0         | A1 v -> ZN ^ | NOR2_X1  | 0.025 |   0.181 |    0.135 | 
     | add_1312_30_g186112 | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.224 |    0.178 | 
     | g186116             | A1 ^ -> ZN ^ | AND2_X1  | 0.048 |   0.273 |    0.227 | 
     | FE_RC_3033_0        | A2 ^ -> ZN v | NAND2_X4 | 0.017 |   0.290 |    0.244 | 
     | FE_RC_3035_0        | A1 v -> ZN ^ | NAND2_X2 | 0.015 |   0.306 |    0.260 | 
     | FE_RC_3030_0        | A2 ^ -> ZN v | NAND2_X2 | 0.017 |   0.322 |    0.276 | 
     | FE_RC_3919_0        | A2 v -> ZN ^ | NAND2_X2 | 0.022 |   0.344 |    0.298 | 
     | FE_RC_3918_0        | A1 ^ -> ZN v | NAND3_X4 | 0.033 |   0.378 |    0.332 | 
     | cpuregs_reg[15][31] | SI v         | SDFF_X2  | 0.005 |   0.383 |    0.337 | 
     +----------------------------------------------------------------------------+ 
Path 318: VIOLATED Setup Check with Pin cpuregs_reg[13][3]/CK 
Endpoint:   cpuregs_reg[13][3]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.017
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.387
- Arrival Time                  0.432
= Slack Time                   -0.046
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |   0.019 |   -0.026 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.067 | 
     | g173022            | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.094 | 
     | FE_RC_2515_0       | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.103 | 
     | FE_RC_2513_0       | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.123 | 
     | FE_RC_2512_0       | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.147 | 
     | g30                | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.163 | 
     | g205985            | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.213 | 
     | g205988            | A1 ^ -> ZN ^ | AND2_X4  | 0.060 |   0.319 |    0.273 | 
     | FE_RC_4082_0       | A2 ^ -> ZN ^ | AND2_X4  | 0.059 |   0.378 |    0.332 | 
     | g194198            | A1 ^ -> ZN v | NAND2_X1 | 0.033 |   0.411 |    0.365 | 
     | g168928            | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.432 |    0.387 | 
     | cpuregs_reg[13][3] | D ^          | DFF_X1   | 0.000 |   0.432 |    0.387 | 
     +---------------------------------------------------------------------------+ 
Path 319: VIOLATED Setup Check with Pin cpuregs_reg[27][21]/CK 
Endpoint:   cpuregs_reg[27][21]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.021
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.392
- Arrival Time                  0.438
= Slack Time                   -0.046
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.049 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.100 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.133 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.169 | 
     | add_1312_30_g175238 | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.257 |    0.211 | 
     | add_1312_30_g7573   | A1 ^ -> ZN v | NAND3_X1 | 0.022 |   0.278 |    0.232 | 
     | add_1312_30_g7533   | A v -> ZN ^  | XNOR2_X1 | 0.029 |   0.308 |    0.262 | 
     | FE_RC_3026_0        | A1 ^ -> ZN v | NAND2_X1 | 0.021 |   0.329 |    0.283 | 
     | FE_RC_3025_0        | A1 v -> ZN v | AND3_X4  | 0.034 |   0.363 |    0.317 | 
     | FE_RC_439_0         | A v -> ZN ^  | INV_X8   | 0.037 |   0.399 |    0.354 | 
     | g198848             | A1 ^ -> ZN v | NAND2_X1 | 0.024 |   0.423 |    0.377 | 
     | FE_RC_946_0         | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.438 |    0.392 | 
     | cpuregs_reg[27][21] | D ^          | DFF_X1   | 0.000 |   0.438 |    0.392 | 
     +----------------------------------------------------------------------------+ 
Path 320: VIOLATED Setup Check with Pin mem_addr_reg[9]/CK 
Endpoint:   mem_addr_reg[9]/D  (v) checked with  leading edge of 'clk'
Beginpoint: mem_do_rinst_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.014
- Setup                         0.081
+ Phase Shift                   0.400
= Required Time                 0.305
- Arrival Time                  0.351
= Slack Time                   -0.046
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +----------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                          |              |           |       |  Time   |   Time   | 
     |--------------------------+--------------+-----------+-------+---------+----------| 
     | mem_do_rinst_reg         | CK ^         |           |       |  -0.006 |   -0.052 | 
     | mem_do_rinst_reg         | CK ^ -> Q v  | DFF_X1    | 0.103 |   0.097 |    0.051 | 
     | FE_OCPC1727_mem_do_rinst | A v -> Z v   | BUF_X1    | 0.033 |   0.130 |    0.084 | 
     | g97117__204089           | A1 v -> ZN v | OR2_X4    | 0.050 |   0.179 |    0.133 | 
     | g203295                  | A1 v -> ZN v | AND3_X2   | 0.042 |   0.221 |    0.175 | 
     | FE_OFC698_n_40007        | A v -> Z v   | BUF_X16   | 0.029 |   0.250 |    0.204 | 
     | g96522__204096           | A1 v -> ZN ^ | AOI222_X1 | 0.063 |   0.313 |    0.268 | 
     | FE_OCPC1863_n_40790      | A ^ -> ZN v  | INV_X1    | 0.035 |   0.349 |    0.303 | 
     | mem_addr_reg[9]          | D v          | SDFF_X2   | 0.002 |   0.351 |    0.305 | 
     +----------------------------------------------------------------------------------+ 
Path 321: VIOLATED Setup Check with Pin cpuregs_reg[3][23]/CK 
Endpoint:   cpuregs_reg[3][23]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[16]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.030
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.399
- Arrival Time                  0.445
= Slack Time                   -0.046
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[16]        | CK ^         |          |       |  -0.003 |   -0.048 | 
     | reg_pc_reg[16]        | CK ^ -> Q ^  | DFF_X1   | 0.120 |   0.117 |    0.071 | 
     | FE_OCPC2058_reg_pc_16 | A ^ -> Z ^   | BUF_X8   | 0.032 |   0.149 |    0.104 | 
     | add_1312_30_g204051   | A2 ^ -> ZN ^ | AND4_X1  | 0.073 |   0.223 |    0.177 | 
     | add_1312_30_g7601     | A1 ^ -> ZN ^ | AND3_X1  | 0.046 |   0.269 |    0.223 | 
     | add_1312_30_g7572     | A2 ^ -> ZN ^ | AND2_X2  | 0.031 |   0.300 |    0.254 | 
     | FE_RC_576_0           | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.312 |    0.267 | 
     | FE_RC_575_0           | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.331 |    0.285 | 
     | FE_RC_573_0           | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.350 |    0.304 | 
     | FE_RC_571_0           | A1 v -> ZN ^ | NAND2_X2 | 0.022 |   0.373 |    0.327 | 
     | FE_RC_572_0           | A ^ -> ZN v  | INV_X4   | 0.017 |   0.390 |    0.344 | 
     | FE_OFC177_n_18242     | A v -> ZN ^  | INV_X16  | 0.023 |   0.413 |    0.367 | 
     | g208020               | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.427 |    0.381 | 
     | g169202               | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.445 |    0.399 | 
     | cpuregs_reg[3][23]    | D ^          | DFF_X1   | 0.000 |   0.445 |    0.399 | 
     +------------------------------------------------------------------------------+ 
Path 322: VIOLATED Setup Check with Pin cpuregs_reg[26][21]/CK 
Endpoint:   cpuregs_reg[26][21]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.394
- Arrival Time                  0.439
= Slack Time                   -0.046
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.049 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.100 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.133 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.169 | 
     | add_1312_30_g175238 | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.257 |    0.211 | 
     | add_1312_30_g7573   | A1 ^ -> ZN v | NAND3_X1 | 0.022 |   0.278 |    0.233 | 
     | add_1312_30_g7533   | A v -> ZN ^  | XNOR2_X1 | 0.029 |   0.308 |    0.262 | 
     | FE_RC_3026_0        | A1 ^ -> ZN v | NAND2_X1 | 0.021 |   0.329 |    0.283 | 
     | FE_RC_3025_0        | A1 v -> ZN v | AND3_X4  | 0.034 |   0.363 |    0.317 | 
     | FE_RC_439_0         | A v -> ZN ^  | INV_X8   | 0.037 |   0.399 |    0.354 | 
     | g202237             | A1 ^ -> ZN v | NAND2_X1 | 0.023 |   0.422 |    0.377 | 
     | FE_RC_856_0         | A2 v -> ZN ^ | NAND2_X1 | 0.017 |   0.439 |    0.394 | 
     | cpuregs_reg[26][21] | D ^          | DFF_X1   | 0.000 |   0.439 |    0.394 | 
     +----------------------------------------------------------------------------+ 
Path 323: VIOLATED Setup Check with Pin cpuregs_reg[21][22]/CK 
Endpoint:   cpuregs_reg[21][22]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[16]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.391
- Arrival Time                  0.437
= Slack Time                   -0.046
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[16]        | CK ^         |          |       |  -0.003 |   -0.048 | 
     | reg_pc_reg[16]        | CK ^ -> Q ^  | DFF_X1   | 0.120 |   0.117 |    0.071 | 
     | FE_OCPC2058_reg_pc_16 | A ^ -> Z ^   | BUF_X8   | 0.032 |   0.149 |    0.104 | 
     | add_1312_30_g204051   | A2 ^ -> ZN ^ | AND4_X1  | 0.073 |   0.223 |    0.177 | 
     | add_1312_30_g7594     | A1 ^ -> ZN ^ | AND2_X1  | 0.037 |   0.259 |    0.214 | 
     | add_1312_30_g7562     | A2 ^ -> ZN ^ | AND2_X2  | 0.031 |   0.290 |    0.244 | 
     | FE_RC_646_0           | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.302 |    0.257 | 
     | FE_RC_645_0           | A v -> ZN ^  | OAI21_X1 | 0.023 |   0.325 |    0.280 | 
     | g182542               | B1 ^ -> ZN v | AOI21_X2 | 0.032 |   0.357 |    0.311 | 
     | FE_OFC146_n_18246     | A v -> ZN ^  | INV_X8   | 0.039 |   0.396 |    0.350 | 
     | g204696               | A1 ^ -> ZN v | NAND2_X1 | 0.021 |   0.417 |    0.371 | 
     | g169214               | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.437 |    0.391 | 
     | cpuregs_reg[21][22]   | D ^          | DFF_X1   | 0.000 |   0.437 |    0.391 | 
     +------------------------------------------------------------------------------+ 
Path 324: VIOLATED Setup Check with Pin cpuregs_reg[3][21]/CK 
Endpoint:   cpuregs_reg[3][21]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.020
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.392
- Arrival Time                  0.438
= Slack Time                   -0.046
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.049 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.100 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.134 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.169 | 
     | add_1312_30_g175238 | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.257 |    0.211 | 
     | add_1312_30_g7573   | A1 ^ -> ZN v | NAND3_X1 | 0.022 |   0.278 |    0.233 | 
     | add_1312_30_g7533   | A v -> ZN ^  | XNOR2_X1 | 0.029 |   0.308 |    0.262 | 
     | FE_RC_3026_0        | A1 ^ -> ZN v | NAND2_X1 | 0.021 |   0.329 |    0.283 | 
     | FE_RC_3025_0        | A1 v -> ZN v | AND3_X4  | 0.034 |   0.363 |    0.317 | 
     | FE_RC_439_0         | A v -> ZN ^  | INV_X8   | 0.037 |   0.399 |    0.354 | 
     | g208019             | A1 ^ -> ZN v | NAND2_X1 | 0.023 |   0.423 |    0.377 | 
     | FE_RC_1013_0        | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.438 |    0.392 | 
     | cpuregs_reg[3][21]  | D ^          | DFF_X1   | 0.000 |   0.438 |    0.392 | 
     +----------------------------------------------------------------------------+ 
Path 325: VIOLATED Setup Check with Pin cpuregs_reg[29][17]/CK 
Endpoint:   cpuregs_reg[29][17]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.026
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.395
- Arrival Time                  0.441
= Slack Time                   -0.045
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.049 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.100 | 
     | g201449             | A1 ^ -> ZN ^ | AND3_X1  | 0.057 |   0.203 |    0.157 | 
     | g192202_dup         | A2 ^ -> ZN v | NAND2_X2 | 0.017 |   0.220 |    0.174 | 
     | add_1312_30_g192201 | A1 v -> ZN ^ | NOR2_X2  | 0.019 |   0.239 |    0.193 | 
     | add_1312_30_g7587   | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.255 |    0.210 | 
     | g196494             | A v -> Z v   | XOR2_X1  | 0.058 |   0.313 |    0.268 | 
     | FE_RC_769_0         | B1 v -> ZN ^ | OAI21_X2 | 0.031 |   0.344 |    0.298 | 
     | FE_RC_3023_0        | A1 ^ -> ZN ^ | OR2_X4   | 0.053 |   0.396 |    0.351 | 
     | g194124             | A2 ^ -> ZN v | NAND2_X1 | 0.023 |   0.420 |    0.374 | 
     | g169823             | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.441 |    0.395 | 
     | cpuregs_reg[29][17] | D ^          | DFF_X1   | 0.000 |   0.441 |    0.395 | 
     +----------------------------------------------------------------------------+ 
Path 326: VIOLATED Setup Check with Pin cpuregs_reg[21][26]/CK 
Endpoint:   cpuregs_reg[21][26]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[21]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.033
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.403
- Arrival Time                  0.448
= Slack Time                   -0.045
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[21]      | CK ^         |          |       |  -0.002 |   -0.048 | 
     | reg_pc_reg[21]      | CK ^ -> Q ^  | DFF_X1   | 0.136 |   0.134 |    0.089 | 
     | FE_RC_483_0         | A2 ^ -> ZN v | NAND2_X1 | 0.022 |   0.156 |    0.111 | 
     | FE_RC_482_0         | A1 v -> ZN ^ | NOR2_X1  | 0.025 |   0.181 |    0.136 | 
     | add_1312_30_g186112 | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.224 |    0.179 | 
     | add_1312_30_g7577   | A1 ^ -> ZN ^ | AND2_X1  | 0.034 |   0.259 |    0.214 | 
     | add_1312_30_g7568   | A2 ^ -> ZN v | NAND2_X1 | 0.017 |   0.276 |    0.231 | 
     | FE_RC_3072_0        | A2 v -> ZN ^ | NAND2_X1 | 0.017 |   0.293 |    0.248 | 
     | FE_RC_3071_0        | A ^ -> ZN v  | OAI21_X1 | 0.021 |   0.314 |    0.269 | 
     | FE_RC_519_0         | A1 v -> ZN ^ | OAI22_X2 | 0.041 |   0.355 |    0.310 | 
     | FE_RC_517_0         | A1 ^ -> ZN v | NOR2_X4  | 0.016 |   0.371 |    0.326 | 
     | FE_RC_518_0         | A v -> ZN ^  | INV_X8   | 0.036 |   0.407 |    0.362 | 
     | g194156             | A2 ^ -> ZN v | NAND2_X1 | 0.022 |   0.429 |    0.384 | 
     | g169221             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.448 |    0.403 | 
     | cpuregs_reg[21][26] | D ^          | DFF_X1   | 0.000 |   0.448 |    0.403 | 
     +----------------------------------------------------------------------------+ 
Path 327: VIOLATED Setup Check with Pin cpuregs_reg[4][22]/CK 
Endpoint:   cpuregs_reg[4][22]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[16]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.393
- Arrival Time                  0.438
= Slack Time                   -0.045
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[16]        | CK ^         |          |       |  -0.003 |   -0.048 | 
     | reg_pc_reg[16]        | CK ^ -> Q ^  | DFF_X1   | 0.120 |   0.117 |    0.072 | 
     | FE_OCPC2058_reg_pc_16 | A ^ -> Z ^   | BUF_X8   | 0.032 |   0.149 |    0.104 | 
     | add_1312_30_g204051   | A2 ^ -> ZN ^ | AND4_X1  | 0.073 |   0.223 |    0.177 | 
     | add_1312_30_g7594     | A1 ^ -> ZN ^ | AND2_X1  | 0.037 |   0.259 |    0.214 | 
     | add_1312_30_g7562     | A2 ^ -> ZN ^ | AND2_X2  | 0.031 |   0.290 |    0.245 | 
     | FE_RC_646_0           | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.302 |    0.257 | 
     | FE_RC_645_0           | A v -> ZN ^  | OAI21_X1 | 0.023 |   0.325 |    0.280 | 
     | g182542               | B1 ^ -> ZN v | AOI21_X2 | 0.032 |   0.357 |    0.312 | 
     | FE_OFC146_n_18246     | A v -> ZN ^  | INV_X8   | 0.039 |   0.396 |    0.351 | 
     | g204699               | A1 ^ -> ZN v | NAND2_X1 | 0.022 |   0.417 |    0.372 | 
     | g194075               | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.438 |    0.393 | 
     | cpuregs_reg[4][22]    | D ^          | DFF_X1   | 0.000 |   0.438 |    0.393 | 
     +------------------------------------------------------------------------------+ 
Path 328: VIOLATED Setup Check with Pin cpuregs_reg[13][0]/CK 
Endpoint:   cpuregs_reg[13][0]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.018
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.387
- Arrival Time                  0.432
= Slack Time                   -0.045
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |   0.019 |   -0.026 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.068 | 
     | g173022            | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.094 | 
     | FE_RC_2515_0       | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.103 | 
     | FE_RC_2513_0       | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.123 | 
     | FE_RC_2512_0       | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.148 | 
     | g30                | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.164 | 
     | g205985            | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.214 | 
     | g205988            | A1 ^ -> ZN ^ | AND2_X4  | 0.060 |   0.319 |    0.274 | 
     | FE_RC_4082_0       | A2 ^ -> ZN ^ | AND2_X4  | 0.059 |   0.378 |    0.333 | 
     | g194195            | A1 ^ -> ZN v | NAND2_X1 | 0.033 |   0.411 |    0.366 | 
     | g168925            | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.432 |    0.387 | 
     | cpuregs_reg[13][0] | D ^          | DFF_X1   | 0.000 |   0.432 |    0.387 | 
     +---------------------------------------------------------------------------+ 
Path 329: VIOLATED Setup Check with Pin cpuregs_reg[10][31]/CK 
Endpoint:   cpuregs_reg[10][31]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[21]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.029
- Setup                         0.091
+ Phase Shift                   0.400
= Required Time                 0.338
- Arrival Time                  0.383
= Slack Time                   -0.045
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[21]      | CK ^         |          |       |  -0.002 |   -0.047 | 
     | reg_pc_reg[21]      | CK ^ -> Q ^  | DFF_X1   | 0.136 |   0.134 |    0.089 | 
     | FE_RC_483_0         | A2 ^ -> ZN v | NAND2_X1 | 0.022 |   0.156 |    0.111 | 
     | FE_RC_482_0         | A1 v -> ZN ^ | NOR2_X1  | 0.025 |   0.181 |    0.136 | 
     | add_1312_30_g186112 | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.224 |    0.179 | 
     | g186116             | A1 ^ -> ZN ^ | AND2_X1  | 0.048 |   0.273 |    0.228 | 
     | FE_RC_3033_0        | A2 ^ -> ZN v | NAND2_X4 | 0.017 |   0.290 |    0.245 | 
     | FE_RC_3035_0        | A1 v -> ZN ^ | NAND2_X2 | 0.015 |   0.306 |    0.261 | 
     | FE_RC_3030_0        | A2 ^ -> ZN v | NAND2_X2 | 0.017 |   0.322 |    0.277 | 
     | FE_RC_3919_0        | A2 v -> ZN ^ | NAND2_X2 | 0.022 |   0.344 |    0.299 | 
     | FE_RC_3918_0        | A1 ^ -> ZN v | NAND3_X4 | 0.033 |   0.378 |    0.333 | 
     | cpuregs_reg[10][31] | SI v         | SDFF_X2  | 0.006 |   0.383 |    0.338 | 
     +----------------------------------------------------------------------------+ 
Path 330: VIOLATED Setup Check with Pin cpuregs_reg[23][31]/CK 
Endpoint:   cpuregs_reg[23][31]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[21]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.029
- Setup                         0.091
+ Phase Shift                   0.400
= Required Time                 0.338
- Arrival Time                  0.383
= Slack Time                   -0.045
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[21]      | CK ^         |          |       |  -0.002 |   -0.047 | 
     | reg_pc_reg[21]      | CK ^ -> Q ^  | DFF_X1   | 0.136 |   0.134 |    0.089 | 
     | FE_RC_483_0         | A2 ^ -> ZN v | NAND2_X1 | 0.022 |   0.156 |    0.111 | 
     | FE_RC_482_0         | A1 v -> ZN ^ | NOR2_X1  | 0.025 |   0.181 |    0.136 | 
     | add_1312_30_g186112 | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.224 |    0.179 | 
     | g186116             | A1 ^ -> ZN ^ | AND2_X1  | 0.048 |   0.273 |    0.228 | 
     | FE_RC_3033_0        | A2 ^ -> ZN v | NAND2_X4 | 0.017 |   0.290 |    0.245 | 
     | FE_RC_3035_0        | A1 v -> ZN ^ | NAND2_X2 | 0.015 |   0.306 |    0.261 | 
     | FE_RC_3030_0        | A2 ^ -> ZN v | NAND2_X2 | 0.017 |   0.322 |    0.277 | 
     | FE_RC_3919_0        | A2 v -> ZN ^ | NAND2_X2 | 0.022 |   0.344 |    0.299 | 
     | FE_RC_3918_0        | A1 ^ -> ZN v | NAND3_X4 | 0.033 |   0.378 |    0.333 | 
     | cpuregs_reg[23][31] | SI v         | SDFF_X2  | 0.006 |   0.383 |    0.338 | 
     +----------------------------------------------------------------------------+ 
Path 331: VIOLATED Setup Check with Pin cpuregs_reg[22][31]/CK 
Endpoint:   cpuregs_reg[22][31]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[21]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.029
- Setup                         0.091
+ Phase Shift                   0.400
= Required Time                 0.338
- Arrival Time                  0.383
= Slack Time                   -0.045
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[21]      | CK ^         |          |       |  -0.002 |   -0.047 | 
     | reg_pc_reg[21]      | CK ^ -> Q ^  | DFF_X1   | 0.136 |   0.134 |    0.089 | 
     | FE_RC_483_0         | A2 ^ -> ZN v | NAND2_X1 | 0.022 |   0.156 |    0.111 | 
     | FE_RC_482_0         | A1 v -> ZN ^ | NOR2_X1  | 0.025 |   0.181 |    0.136 | 
     | add_1312_30_g186112 | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.224 |    0.180 | 
     | g186116             | A1 ^ -> ZN ^ | AND2_X1  | 0.048 |   0.273 |    0.228 | 
     | FE_RC_3033_0        | A2 ^ -> ZN v | NAND2_X4 | 0.017 |   0.290 |    0.245 | 
     | FE_RC_3035_0        | A1 v -> ZN ^ | NAND2_X2 | 0.015 |   0.306 |    0.261 | 
     | FE_RC_3030_0        | A2 ^ -> ZN v | NAND2_X2 | 0.017 |   0.322 |    0.277 | 
     | FE_RC_3919_0        | A2 v -> ZN ^ | NAND2_X2 | 0.022 |   0.344 |    0.299 | 
     | FE_RC_3918_0        | A1 ^ -> ZN v | NAND3_X4 | 0.033 |   0.378 |    0.333 | 
     | cpuregs_reg[22][31] | SI v         | SDFF_X2  | 0.006 |   0.383 |    0.338 | 
     +----------------------------------------------------------------------------+ 
Path 332: VIOLATED Setup Check with Pin cpuregs_reg[13][1]/CK 
Endpoint:   cpuregs_reg[13][1]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.018
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.387
- Arrival Time                  0.432
= Slack Time                   -0.045
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |   0.019 |   -0.025 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.068 | 
     | g173022            | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.095 | 
     | FE_RC_2515_0       | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.104 | 
     | FE_RC_2513_0       | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.124 | 
     | FE_RC_2512_0       | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.148 | 
     | g30                | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.164 | 
     | g205985            | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.214 | 
     | g205988            | A1 ^ -> ZN ^ | AND2_X4  | 0.060 |   0.319 |    0.274 | 
     | FE_RC_4082_0       | A2 ^ -> ZN ^ | AND2_X4  | 0.059 |   0.378 |    0.333 | 
     | g194197            | A1 ^ -> ZN v | NAND2_X1 | 0.033 |   0.411 |    0.366 | 
     | g168926            | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.432 |    0.387 | 
     | cpuregs_reg[13][1] | D ^          | DFF_X1   | 0.000 |   0.432 |    0.387 | 
     +---------------------------------------------------------------------------+ 
Path 333: VIOLATED Setup Check with Pin cpuregs_reg[13][2]/CK 
Endpoint:   cpuregs_reg[13][2]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.018
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.388
- Arrival Time                  0.433
= Slack Time                   -0.045
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |   0.019 |   -0.025 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.068 | 
     | g173022            | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.095 | 
     | FE_RC_2515_0       | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.104 | 
     | FE_RC_2513_0       | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.124 | 
     | FE_RC_2512_0       | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.148 | 
     | g30                | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.164 | 
     | g205985            | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.214 | 
     | g205988            | A1 ^ -> ZN ^ | AND2_X4  | 0.060 |   0.319 |    0.275 | 
     | FE_RC_4082_0       | A2 ^ -> ZN ^ | AND2_X4  | 0.059 |   0.378 |    0.334 | 
     | g194199            | A1 ^ -> ZN v | NAND2_X1 | 0.033 |   0.412 |    0.367 | 
     | g168927            | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.433 |    0.388 | 
     | cpuregs_reg[13][2] | D ^          | DFF_X1   | 0.000 |   0.433 |    0.388 | 
     +---------------------------------------------------------------------------+ 
Path 334: VIOLATED Setup Check with Pin cpuregs_reg[11][31]/CK 
Endpoint:   cpuregs_reg[11][31]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[21]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.029
- Setup                         0.091
+ Phase Shift                   0.400
= Required Time                 0.338
- Arrival Time                  0.383
= Slack Time                   -0.045
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[21]      | CK ^         |          |       |  -0.002 |   -0.047 | 
     | reg_pc_reg[21]      | CK ^ -> Q ^  | DFF_X1   | 0.136 |   0.134 |    0.089 | 
     | FE_RC_483_0         | A2 ^ -> ZN v | NAND2_X1 | 0.022 |   0.156 |    0.112 | 
     | FE_RC_482_0         | A1 v -> ZN ^ | NOR2_X1  | 0.025 |   0.181 |    0.137 | 
     | add_1312_30_g186112 | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.224 |    0.180 | 
     | g186116             | A1 ^ -> ZN ^ | AND2_X1  | 0.048 |   0.273 |    0.228 | 
     | FE_RC_3033_0        | A2 ^ -> ZN v | NAND2_X4 | 0.017 |   0.290 |    0.245 | 
     | FE_RC_3035_0        | A1 v -> ZN ^ | NAND2_X2 | 0.015 |   0.306 |    0.261 | 
     | FE_RC_3030_0        | A2 ^ -> ZN v | NAND2_X2 | 0.017 |   0.322 |    0.277 | 
     | FE_RC_3919_0        | A2 v -> ZN ^ | NAND2_X2 | 0.022 |   0.344 |    0.299 | 
     | FE_RC_3918_0        | A1 ^ -> ZN v | NAND3_X4 | 0.033 |   0.378 |    0.333 | 
     | cpuregs_reg[11][31] | SI v         | SDFF_X2  | 0.005 |   0.383 |    0.338 | 
     +----------------------------------------------------------------------------+ 
Path 335: VIOLATED Setup Check with Pin cpuregs_reg[26][31]/CK 
Endpoint:   cpuregs_reg[26][31]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[21]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.029
- Setup                         0.091
+ Phase Shift                   0.400
= Required Time                 0.338
- Arrival Time                  0.383
= Slack Time                   -0.045
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[21]      | CK ^         |          |       |  -0.002 |   -0.047 | 
     | reg_pc_reg[21]      | CK ^ -> Q ^  | DFF_X1   | 0.136 |   0.134 |    0.089 | 
     | FE_RC_483_0         | A2 ^ -> ZN v | NAND2_X1 | 0.022 |   0.156 |    0.112 | 
     | FE_RC_482_0         | A1 v -> ZN ^ | NOR2_X1  | 0.025 |   0.181 |    0.137 | 
     | add_1312_30_g186112 | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.224 |    0.180 | 
     | g186116             | A1 ^ -> ZN ^ | AND2_X1  | 0.048 |   0.273 |    0.228 | 
     | FE_RC_3033_0        | A2 ^ -> ZN v | NAND2_X4 | 0.017 |   0.290 |    0.245 | 
     | FE_RC_3035_0        | A1 v -> ZN ^ | NAND2_X2 | 0.015 |   0.306 |    0.261 | 
     | FE_RC_3030_0        | A2 ^ -> ZN v | NAND2_X2 | 0.017 |   0.322 |    0.277 | 
     | FE_RC_3919_0        | A2 v -> ZN ^ | NAND2_X2 | 0.022 |   0.344 |    0.300 | 
     | FE_RC_3918_0        | A1 ^ -> ZN v | NAND3_X4 | 0.033 |   0.378 |    0.333 | 
     | cpuregs_reg[26][31] | SI v         | SDFF_X2  | 0.005 |   0.383 |    0.338 | 
     +----------------------------------------------------------------------------+ 
Path 336: VIOLATED Setup Check with Pin cpuregs_reg[10][21]/CK 
Endpoint:   cpuregs_reg[10][21]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.021
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.392
- Arrival Time                  0.437
= Slack Time                   -0.045
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.048 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.101 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.135 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.170 | 
     | add_1312_30_g175238 | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.257 |    0.212 | 
     | add_1312_30_g7573   | A1 ^ -> ZN v | NAND3_X1 | 0.022 |   0.278 |    0.234 | 
     | add_1312_30_g7533   | A v -> ZN ^  | XNOR2_X1 | 0.029 |   0.308 |    0.263 | 
     | FE_RC_3026_0        | A1 ^ -> ZN v | NAND2_X1 | 0.021 |   0.329 |    0.284 | 
     | FE_RC_3025_0        | A1 v -> ZN v | AND3_X4  | 0.034 |   0.363 |    0.318 | 
     | FE_RC_439_0         | A v -> ZN ^  | INV_X8   | 0.037 |   0.399 |    0.355 | 
     | g205515             | A1 ^ -> ZN v | NAND2_X1 | 0.023 |   0.422 |    0.378 | 
     | FE_RC_985_0         | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.437 |    0.392 | 
     | cpuregs_reg[10][21] | D ^          | DFF_X1   | 0.000 |   0.437 |    0.392 | 
     +----------------------------------------------------------------------------+ 
Path 337: VIOLATED Setup Check with Pin cpuregs_reg[27][31]/CK 
Endpoint:   cpuregs_reg[27][31]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[21]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.029
- Setup                         0.091
+ Phase Shift                   0.400
= Required Time                 0.338
- Arrival Time                  0.383
= Slack Time                   -0.045
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[21]      | CK ^         |          |       |  -0.002 |   -0.047 | 
     | reg_pc_reg[21]      | CK ^ -> Q ^  | DFF_X1   | 0.136 |   0.134 |    0.089 | 
     | FE_RC_483_0         | A2 ^ -> ZN v | NAND2_X1 | 0.022 |   0.156 |    0.112 | 
     | FE_RC_482_0         | A1 v -> ZN ^ | NOR2_X1  | 0.025 |   0.181 |    0.137 | 
     | add_1312_30_g186112 | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.224 |    0.180 | 
     | g186116             | A1 ^ -> ZN ^ | AND2_X1  | 0.048 |   0.273 |    0.228 | 
     | FE_RC_3033_0        | A2 ^ -> ZN v | NAND2_X4 | 0.017 |   0.290 |    0.246 | 
     | FE_RC_3035_0        | A1 v -> ZN ^ | NAND2_X2 | 0.015 |   0.306 |    0.261 | 
     | FE_RC_3030_0        | A2 ^ -> ZN v | NAND2_X2 | 0.017 |   0.322 |    0.278 | 
     | FE_RC_3919_0        | A2 v -> ZN ^ | NAND2_X2 | 0.022 |   0.344 |    0.300 | 
     | FE_RC_3918_0        | A1 ^ -> ZN v | NAND3_X4 | 0.033 |   0.378 |    0.333 | 
     | cpuregs_reg[27][31] | SI v         | SDFF_X2  | 0.005 |   0.383 |    0.338 | 
     +----------------------------------------------------------------------------+ 
Path 338: VIOLATED Setup Check with Pin cpuregs_reg[1][12]/CK 
Endpoint:   cpuregs_reg[1][12]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.335
- Arrival Time                  0.380
= Slack Time                   -0.045
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.048 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.101 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.161 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.185 | 
     | add_1312_30_g182878 | A1 v -> ZN ^ | NOR2_X1   | 0.030 |   0.259 |    0.214 | 
     | add_1312_30_g7542   | A ^ -> ZN v  | XNOR2_X1  | 0.021 |   0.280 |    0.235 | 
     | g182694             | A1 v -> ZN ^ | NAND2_X2  | 0.020 |   0.299 |    0.255 | 
     | g171926_dup         | A ^ -> ZN v  | OAI221_X4 | 0.077 |   0.376 |    0.332 | 
     | cpuregs_reg[1][12]  | SI v         | SDFF_X1   | 0.004 |   0.380 |    0.335 | 
     +-----------------------------------------------------------------------------+ 
Path 339: VIOLATED Setup Check with Pin cpuregs_reg[17][23]/CK 
Endpoint:   cpuregs_reg[17][23]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[16]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.028
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.400
- Arrival Time                  0.444
= Slack Time                   -0.044
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[16]        | CK ^         |          |       |  -0.003 |   -0.047 | 
     | reg_pc_reg[16]        | CK ^ -> Q ^  | DFF_X1   | 0.120 |   0.117 |    0.073 | 
     | FE_OCPC2058_reg_pc_16 | A ^ -> Z ^   | BUF_X8   | 0.032 |   0.149 |    0.105 | 
     | add_1312_30_g204051   | A2 ^ -> ZN ^ | AND4_X1  | 0.073 |   0.223 |    0.178 | 
     | add_1312_30_g7601     | A1 ^ -> ZN ^ | AND3_X1  | 0.046 |   0.269 |    0.224 | 
     | add_1312_30_g7572     | A2 ^ -> ZN ^ | AND2_X2  | 0.031 |   0.300 |    0.256 | 
     | FE_RC_576_0           | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.312 |    0.268 | 
     | FE_RC_575_0           | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.331 |    0.287 | 
     | FE_RC_573_0           | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.350 |    0.306 | 
     | FE_RC_571_0           | A1 v -> ZN ^ | NAND2_X2 | 0.022 |   0.373 |    0.328 | 
     | FE_RC_572_0           | A ^ -> ZN v  | INV_X4   | 0.017 |   0.390 |    0.345 | 
     | FE_OFC177_n_18242     | A v -> ZN ^  | INV_X16  | 0.023 |   0.413 |    0.368 | 
     | g190299               | A2 ^ -> ZN v | NAND2_X1 | 0.018 |   0.431 |    0.386 | 
     | FE_RC_1278_0          | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.444 |    0.400 | 
     | cpuregs_reg[17][23]   | D ^          | DFF_X1   | 0.000 |   0.444 |    0.400 | 
     +------------------------------------------------------------------------------+ 
Path 340: VIOLATED Setup Check with Pin cpuregs_reg[1][26]/CK 
Endpoint:   cpuregs_reg[1][26]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[21]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.033
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.403
- Arrival Time                  0.447
= Slack Time                   -0.044
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[21]      | CK ^         |          |       |  -0.002 |   -0.046 | 
     | reg_pc_reg[21]      | CK ^ -> Q ^  | DFF_X1   | 0.136 |   0.134 |    0.090 | 
     | FE_RC_483_0         | A2 ^ -> ZN v | NAND2_X1 | 0.022 |   0.156 |    0.112 | 
     | FE_RC_482_0         | A1 v -> ZN ^ | NOR2_X1  | 0.025 |   0.181 |    0.137 | 
     | add_1312_30_g186112 | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.224 |    0.180 | 
     | add_1312_30_g7577   | A1 ^ -> ZN ^ | AND2_X1  | 0.034 |   0.259 |    0.215 | 
     | add_1312_30_g7568   | A2 ^ -> ZN v | NAND2_X1 | 0.017 |   0.276 |    0.232 | 
     | FE_RC_3072_0        | A2 v -> ZN ^ | NAND2_X1 | 0.017 |   0.293 |    0.249 | 
     | FE_RC_3071_0        | A ^ -> ZN v  | OAI21_X1 | 0.021 |   0.314 |    0.270 | 
     | FE_RC_519_0         | A1 v -> ZN ^ | OAI22_X2 | 0.041 |   0.355 |    0.311 | 
     | FE_RC_517_0         | A1 ^ -> ZN v | NOR2_X4  | 0.016 |   0.371 |    0.327 | 
     | FE_RC_518_0         | A v -> ZN ^  | INV_X8   | 0.036 |   0.407 |    0.363 | 
     | g171702             | A ^ -> ZN v  | INV_X1   | 0.018 |   0.425 |    0.381 | 
     | g169041             | B1 v -> ZN ^ | OAI21_X2 | 0.022 |   0.447 |    0.403 | 
     | cpuregs_reg[1][26]  | D ^          | DFF_X1   | 0.000 |   0.447 |    0.403 | 
     +----------------------------------------------------------------------------+ 
Path 341: VIOLATED Setup Check with Pin cpuregs_reg[2][12]/CK 
Endpoint:   cpuregs_reg[2][12]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.336
- Arrival Time                  0.380
= Slack Time                   -0.044
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.048 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.102 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.161 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.185 | 
     | add_1312_30_g182878 | A1 v -> ZN ^ | NOR2_X1   | 0.030 |   0.259 |    0.215 | 
     | add_1312_30_g7542   | A ^ -> ZN v  | XNOR2_X1  | 0.021 |   0.280 |    0.236 | 
     | g182694             | A1 v -> ZN ^ | NAND2_X2  | 0.020 |   0.299 |    0.255 | 
     | g171926_dup         | A ^ -> ZN v  | OAI221_X4 | 0.077 |   0.376 |    0.332 | 
     | cpuregs_reg[2][12]  | SI v         | SDFF_X1   | 0.004 |   0.380 |    0.336 | 
     +-----------------------------------------------------------------------------+ 
Path 342: VIOLATED Setup Check with Pin cpuregs_reg[5][21]/CK 
Endpoint:   cpuregs_reg[5][21]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.024
- Setup                         0.023
+ Phase Shift                   0.400
= Required Time                 0.401
- Arrival Time                  0.445
= Slack Time                   -0.044
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.048 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.102 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.135 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.171 | 
     | add_1312_30_g175238 | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.257 |    0.213 | 
     | add_1312_30_g7573   | A1 ^ -> ZN v | NAND3_X1 | 0.022 |   0.278 |    0.234 | 
     | add_1312_30_g7533   | A v -> ZN v  | XNOR2_X1 | 0.040 |   0.318 |    0.274 | 
     | FE_RC_3026_0        | A1 v -> ZN ^ | NAND2_X1 | 0.023 |   0.340 |    0.296 | 
     | FE_RC_3025_0        | A1 ^ -> ZN ^ | AND3_X4  | 0.046 |   0.386 |    0.342 | 
     | FE_RC_439_0         | A ^ -> ZN v  | INV_X8   | 0.021 |   0.407 |    0.363 | 
     | g170379             | A2 v -> ZN ^ | NAND2_X1 | 0.026 |   0.433 |    0.389 | 
     | FE_RC_1029_0        | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.445 |    0.401 | 
     | cpuregs_reg[5][21]  | D v          | DFF_X1   | 0.000 |   0.445 |    0.401 | 
     +----------------------------------------------------------------------------+ 
Path 343: VIOLATED Setup Check with Pin cpuregs_reg[23][21]/CK 
Endpoint:   cpuregs_reg[23][21]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.394
- Arrival Time                  0.438
= Slack Time                   -0.044
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.048 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.102 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.135 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.171 | 
     | add_1312_30_g175238 | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.257 |    0.213 | 
     | add_1312_30_g7573   | A1 ^ -> ZN v | NAND3_X1 | 0.022 |   0.278 |    0.234 | 
     | add_1312_30_g7533   | A v -> ZN ^  | XNOR2_X1 | 0.029 |   0.308 |    0.264 | 
     | FE_RC_3026_0        | A1 ^ -> ZN v | NAND2_X1 | 0.021 |   0.329 |    0.285 | 
     | FE_RC_3025_0        | A1 v -> ZN v | AND3_X4  | 0.034 |   0.363 |    0.319 | 
     | FE_RC_439_0         | A v -> ZN ^  | INV_X8   | 0.037 |   0.399 |    0.355 | 
     | g206062             | A1 ^ -> ZN v | NAND2_X1 | 0.024 |   0.423 |    0.379 | 
     | FE_RC_904_0         | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.438 |    0.394 | 
     | cpuregs_reg[23][21] | D ^          | DFF_X1   | 0.000 |   0.438 |    0.394 | 
     +----------------------------------------------------------------------------+ 
Path 344: VIOLATED Setup Check with Pin cpuregs_reg[21][23]/CK 
Endpoint:   cpuregs_reg[21][23]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[16]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.028
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.400
- Arrival Time                  0.444
= Slack Time                   -0.044
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[16]        | CK ^         |          |       |  -0.003 |   -0.047 | 
     | reg_pc_reg[16]        | CK ^ -> Q ^  | DFF_X1   | 0.120 |   0.117 |    0.073 | 
     | FE_OCPC2058_reg_pc_16 | A ^ -> Z ^   | BUF_X8   | 0.032 |   0.149 |    0.106 | 
     | add_1312_30_g204051   | A2 ^ -> ZN ^ | AND4_X1  | 0.073 |   0.223 |    0.179 | 
     | add_1312_30_g7601     | A1 ^ -> ZN ^ | AND3_X1  | 0.046 |   0.269 |    0.225 | 
     | add_1312_30_g7572     | A2 ^ -> ZN ^ | AND2_X2  | 0.031 |   0.300 |    0.256 | 
     | FE_RC_576_0           | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.312 |    0.268 | 
     | FE_RC_575_0           | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.331 |    0.287 | 
     | FE_RC_573_0           | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.350 |    0.306 | 
     | FE_RC_571_0           | A1 v -> ZN ^ | NAND2_X2 | 0.022 |   0.373 |    0.329 | 
     | FE_RC_572_0           | A ^ -> ZN v  | INV_X4   | 0.017 |   0.390 |    0.346 | 
     | FE_OFC177_n_18242     | A v -> ZN ^  | INV_X16  | 0.023 |   0.413 |    0.369 | 
     | g194141               | A1 ^ -> ZN v | NAND2_X1 | 0.018 |   0.430 |    0.387 | 
     | FE_RC_531_0           | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.444 |    0.400 | 
     | cpuregs_reg[21][23]   | D ^          | DFF_X1   | 0.000 |   0.444 |    0.400 | 
     +------------------------------------------------------------------------------+ 
Path 345: VIOLATED Setup Check with Pin cpuregs_reg[3][12]/CK 
Endpoint:   cpuregs_reg[3][12]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.336
- Arrival Time                  0.380
= Slack Time                   -0.044
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.047 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.102 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.162 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.185 | 
     | add_1312_30_g182878 | A1 v -> ZN ^ | NOR2_X1   | 0.030 |   0.259 |    0.215 | 
     | add_1312_30_g7542   | A ^ -> ZN v  | XNOR2_X1  | 0.021 |   0.280 |    0.236 | 
     | g182694             | A1 v -> ZN ^ | NAND2_X2  | 0.020 |   0.299 |    0.255 | 
     | g171926_dup         | A ^ -> ZN v  | OAI221_X4 | 0.077 |   0.376 |    0.332 | 
     | cpuregs_reg[3][12]  | SI v         | SDFF_X1   | 0.004 |   0.380 |    0.336 | 
     +-----------------------------------------------------------------------------+ 
Path 346: VIOLATED Setup Check with Pin mem_addr_reg[16]/CK 
Endpoint:   mem_addr_reg[16]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_do_rinst_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.014
- Setup                         0.080
+ Phase Shift                   0.400
= Required Time                 0.306
- Arrival Time                  0.349
= Slack Time                   -0.044
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +----------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                          |              |           |       |  Time   |   Time   | 
     |--------------------------+--------------+-----------+-------+---------+----------| 
     | mem_do_rinst_reg         | CK ^         |           |       |  -0.006 |   -0.050 | 
     | mem_do_rinst_reg         | CK ^ -> Q ^  | DFF_X1    | 0.111 |   0.104 |    0.061 | 
     | FE_OCPC1727_mem_do_rinst | A ^ -> Z ^   | BUF_X1    | 0.035 |   0.139 |    0.096 | 
     | g97117__204089           | A1 ^ -> ZN ^ | OR2_X4    | 0.037 |   0.176 |    0.132 | 
     | g204092                  | A ^ -> ZN v  | INV_X4    | 0.020 |   0.196 |    0.152 | 
     | FE_OCPC1635_n_40784      | A v -> Z v   | BUF_X8    | 0.031 |   0.227 |    0.184 | 
     | g96500__204109           | C1 v -> ZN ^ | AOI222_X2 | 0.092 |   0.320 |    0.276 | 
     | FE_OCPC1866_n_40803      | A ^ -> ZN v  | INV_X2    | 0.027 |   0.347 |    0.303 | 
     | mem_addr_reg[16]         | D v          | SDFF_X2   | 0.003 |   0.349 |    0.306 | 
     +----------------------------------------------------------------------------------+ 
Path 347: VIOLATED Setup Check with Pin cpuregs_reg[15][23]/CK 
Endpoint:   cpuregs_reg[15][23]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[16]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.028
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.399
- Arrival Time                  0.443
= Slack Time                   -0.044
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[16]        | CK ^         |          |       |  -0.003 |   -0.046 | 
     | reg_pc_reg[16]        | CK ^ -> Q ^  | DFF_X1   | 0.120 |   0.117 |    0.074 | 
     | FE_OCPC2058_reg_pc_16 | A ^ -> Z ^   | BUF_X8   | 0.032 |   0.149 |    0.106 | 
     | add_1312_30_g204051   | A2 ^ -> ZN ^ | AND4_X1  | 0.073 |   0.223 |    0.179 | 
     | add_1312_30_g7601     | A1 ^ -> ZN ^ | AND3_X1  | 0.046 |   0.269 |    0.225 | 
     | add_1312_30_g7572     | A2 ^ -> ZN ^ | AND2_X2  | 0.031 |   0.300 |    0.256 | 
     | FE_RC_576_0           | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.312 |    0.269 | 
     | FE_RC_575_0           | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.331 |    0.287 | 
     | FE_RC_573_0           | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.350 |    0.307 | 
     | FE_RC_571_0           | A1 v -> ZN ^ | NAND2_X2 | 0.022 |   0.373 |    0.329 | 
     | FE_RC_572_0           | A ^ -> ZN v  | INV_X4   | 0.017 |   0.390 |    0.346 | 
     | FE_OFC177_n_18242     | A v -> ZN ^  | INV_X16  | 0.023 |   0.413 |    0.369 | 
     | g188339               | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.430 |    0.386 | 
     | FE_RC_1254_0          | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.443 |    0.399 | 
     | cpuregs_reg[15][23]   | D ^          | DFF_X1   | 0.000 |   0.443 |    0.399 | 
     +------------------------------------------------------------------------------+ 
Path 348: VIOLATED Setup Check with Pin mem_addr_reg[8]/CK 
Endpoint:   mem_addr_reg[8]/D  (v) checked with  leading edge of 'clk'
Beginpoint: mem_do_rinst_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.013
- Setup                         0.082
+ Phase Shift                   0.400
= Required Time                 0.305
- Arrival Time                  0.348
= Slack Time                   -0.043
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +----------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                          |              |           |       |  Time   |   Time   | 
     |--------------------------+--------------+-----------+-------+---------+----------| 
     | mem_do_rinst_reg         | CK ^         |           |       |  -0.006 |   -0.050 | 
     | mem_do_rinst_reg         | CK ^ -> Q v  | DFF_X1    | 0.103 |   0.097 |    0.053 | 
     | FE_OCPC1727_mem_do_rinst | A v -> Z v   | BUF_X1    | 0.033 |   0.130 |    0.086 | 
     | g97117__204089           | A1 v -> ZN v | OR2_X4    | 0.050 |   0.179 |    0.136 | 
     | g203295                  | A1 v -> ZN v | AND3_X2   | 0.042 |   0.221 |    0.178 | 
     | FE_OFC698_n_40007        | A v -> Z v   | BUF_X16   | 0.029 |   0.250 |    0.207 | 
     | g96523__204100           | A1 v -> ZN ^ | AOI222_X1 | 0.062 |   0.312 |    0.269 | 
     | FE_OCPC1667_n_40794      | A ^ -> ZN v  | INV_X1    | 0.035 |   0.347 |    0.304 | 
     | mem_addr_reg[8]          | D v          | SDFF_X1   | 0.001 |   0.348 |    0.305 | 
     +----------------------------------------------------------------------------------+ 
Path 349: VIOLATED Setup Check with Pin cpuregs_reg[22][21]/CK 
Endpoint:   cpuregs_reg[22][21]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.024
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.396
- Arrival Time                  0.439
= Slack Time                   -0.043
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.047 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.103 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.136 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.172 | 
     | add_1312_30_g175238 | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.257 |    0.213 | 
     | add_1312_30_g7573   | A1 ^ -> ZN v | NAND3_X1 | 0.022 |   0.278 |    0.235 | 
     | add_1312_30_g7533   | A v -> ZN ^  | XNOR2_X1 | 0.029 |   0.308 |    0.264 | 
     | FE_RC_3026_0        | A1 ^ -> ZN v | NAND2_X1 | 0.021 |   0.329 |    0.286 | 
     | FE_RC_3025_0        | A1 v -> ZN v | AND3_X4  | 0.034 |   0.363 |    0.319 | 
     | FE_RC_439_0         | A v -> ZN ^  | INV_X8   | 0.037 |   0.399 |    0.356 | 
     | g191568             | A1 ^ -> ZN v | NAND2_X1 | 0.024 |   0.424 |    0.381 | 
     | FE_RC_1023_0        | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.439 |    0.396 | 
     | cpuregs_reg[22][21] | D ^          | DFF_X1   | 0.000 |   0.439 |    0.396 | 
     +----------------------------------------------------------------------------+ 
Path 350: VIOLATED Setup Check with Pin cpuregs_reg[30][12]/CK 
Endpoint:   cpuregs_reg[30][12]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.336
- Arrival Time                  0.379
= Slack Time                   -0.043
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.047 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.103 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.162 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.186 | 
     | add_1312_30_g182878 | A1 v -> ZN ^ | NOR2_X1   | 0.030 |   0.259 |    0.216 | 
     | add_1312_30_g7542   | A ^ -> ZN v  | XNOR2_X1  | 0.021 |   0.280 |    0.237 | 
     | g182694             | A1 v -> ZN ^ | NAND2_X2  | 0.020 |   0.299 |    0.256 | 
     | g171926_dup         | A ^ -> ZN v  | OAI221_X4 | 0.077 |   0.376 |    0.333 | 
     | cpuregs_reg[30][12] | SI v         | SDFF_X1   | 0.003 |   0.379 |    0.336 | 
     +-----------------------------------------------------------------------------+ 
Path 351: VIOLATED Setup Check with Pin cpuregs_reg[19][12]/CK 
Endpoint:   cpuregs_reg[19][12]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.336
- Arrival Time                  0.379
= Slack Time                   -0.043
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.047 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.103 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.162 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.186 | 
     | add_1312_30_g182878 | A1 v -> ZN ^ | NOR2_X1   | 0.030 |   0.259 |    0.216 | 
     | add_1312_30_g7542   | A ^ -> ZN v  | XNOR2_X1  | 0.021 |   0.280 |    0.237 | 
     | g182694             | A1 v -> ZN ^ | NAND2_X2  | 0.020 |   0.299 |    0.256 | 
     | g171926_dup         | A ^ -> ZN v  | OAI221_X4 | 0.077 |   0.376 |    0.333 | 
     | cpuregs_reg[19][12] | SI v         | SDFF_X1   | 0.003 |   0.379 |    0.336 | 
     +-----------------------------------------------------------------------------+ 
Path 352: VIOLATED Setup Check with Pin cpuregs_reg[6][12]/CK 
Endpoint:   cpuregs_reg[6][12]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.336
- Arrival Time                  0.379
= Slack Time                   -0.043
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.047 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.103 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.162 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.186 | 
     | add_1312_30_g182878 | A1 v -> ZN ^ | NOR2_X1   | 0.030 |   0.259 |    0.216 | 
     | add_1312_30_g7542   | A ^ -> ZN v  | XNOR2_X1  | 0.021 |   0.280 |    0.237 | 
     | g182694             | A1 v -> ZN ^ | NAND2_X2  | 0.020 |   0.299 |    0.256 | 
     | g171926_dup         | A ^ -> ZN v  | OAI221_X4 | 0.077 |   0.376 |    0.333 | 
     | cpuregs_reg[6][12]  | SI v         | SDFF_X1   | 0.003 |   0.379 |    0.336 | 
     +-----------------------------------------------------------------------------+ 
Path 353: VIOLATED Setup Check with Pin cpuregs_reg[11][23]/CK 
Endpoint:   cpuregs_reg[11][23]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[16]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.028
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.399
- Arrival Time                  0.442
= Slack Time                   -0.043
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[16]        | CK ^         |          |       |  -0.003 |   -0.046 | 
     | reg_pc_reg[16]        | CK ^ -> Q ^  | DFF_X1   | 0.120 |   0.117 |    0.074 | 
     | FE_OCPC2058_reg_pc_16 | A ^ -> Z ^   | BUF_X8   | 0.032 |   0.149 |    0.106 | 
     | add_1312_30_g204051   | A2 ^ -> ZN ^ | AND4_X1  | 0.073 |   0.223 |    0.180 | 
     | add_1312_30_g7601     | A1 ^ -> ZN ^ | AND3_X1  | 0.046 |   0.269 |    0.226 | 
     | add_1312_30_g7572     | A2 ^ -> ZN ^ | AND2_X2  | 0.031 |   0.300 |    0.257 | 
     | FE_RC_576_0           | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.312 |    0.269 | 
     | FE_RC_575_0           | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.331 |    0.288 | 
     | FE_RC_573_0           | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.350 |    0.307 | 
     | FE_RC_571_0           | A1 v -> ZN ^ | NAND2_X2 | 0.022 |   0.373 |    0.330 | 
     | FE_RC_572_0           | A ^ -> ZN v  | INV_X4   | 0.017 |   0.390 |    0.347 | 
     | FE_OFC177_n_18242     | A v -> ZN ^  | INV_X16  | 0.023 |   0.413 |    0.370 | 
     | g188257               | A2 ^ -> ZN v | NAND2_X1 | 0.017 |   0.429 |    0.386 | 
     | FE_RC_1274_0          | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.442 |    0.399 | 
     | cpuregs_reg[11][23]   | D ^          | DFF_X1   | 0.000 |   0.442 |    0.399 | 
     +------------------------------------------------------------------------------+ 
Path 354: VIOLATED Setup Check with Pin cpuregs_reg[10][23]/CK 
Endpoint:   cpuregs_reg[10][23]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[16]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.027
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.399
- Arrival Time                  0.442
= Slack Time                   -0.043
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[16]        | CK ^         |          |       |  -0.003 |   -0.046 | 
     | reg_pc_reg[16]        | CK ^ -> Q ^  | DFF_X1   | 0.120 |   0.117 |    0.074 | 
     | FE_OCPC2058_reg_pc_16 | A ^ -> Z ^   | BUF_X8   | 0.032 |   0.149 |    0.106 | 
     | add_1312_30_g204051   | A2 ^ -> ZN ^ | AND4_X1  | 0.073 |   0.223 |    0.180 | 
     | add_1312_30_g7601     | A1 ^ -> ZN ^ | AND3_X1  | 0.046 |   0.269 |    0.226 | 
     | add_1312_30_g7572     | A2 ^ -> ZN ^ | AND2_X2  | 0.031 |   0.300 |    0.257 | 
     | FE_RC_576_0           | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.312 |    0.269 | 
     | FE_RC_575_0           | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.331 |    0.288 | 
     | FE_RC_573_0           | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.350 |    0.307 | 
     | FE_RC_571_0           | A1 v -> ZN ^ | NAND2_X2 | 0.022 |   0.373 |    0.330 | 
     | FE_RC_572_0           | A ^ -> ZN v  | INV_X4   | 0.017 |   0.390 |    0.347 | 
     | FE_OFC177_n_18242     | A v -> ZN ^  | INV_X16  | 0.023 |   0.413 |    0.370 | 
     | g194419               | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.429 |    0.386 | 
     | FE_RC_1084_0          | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.442 |    0.399 | 
     | cpuregs_reg[10][23]   | D ^          | DFF_X1   | 0.000 |   0.442 |    0.399 | 
     +------------------------------------------------------------------------------+ 
Path 355: VIOLATED Setup Check with Pin cpuregs_reg[18][12]/CK 
Endpoint:   cpuregs_reg[18][12]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.337
- Arrival Time                  0.380
= Slack Time                   -0.043
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.047 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.103 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.163 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.186 | 
     | add_1312_30_g182878 | A1 v -> ZN ^ | NOR2_X1   | 0.030 |   0.259 |    0.216 | 
     | add_1312_30_g7542   | A ^ -> ZN v  | XNOR2_X1  | 0.021 |   0.280 |    0.237 | 
     | g182694             | A1 v -> ZN ^ | NAND2_X2  | 0.020 |   0.299 |    0.256 | 
     | g171926_dup         | A ^ -> ZN v  | OAI221_X4 | 0.077 |   0.376 |    0.333 | 
     | cpuregs_reg[18][12] | SI v         | SDFF_X1   | 0.004 |   0.380 |    0.337 | 
     +-----------------------------------------------------------------------------+ 
Path 356: VIOLATED Setup Check with Pin cpuregs_reg[31][12]/CK 
Endpoint:   cpuregs_reg[31][12]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.337
- Arrival Time                  0.380
= Slack Time                   -0.043
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.046 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.103 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.163 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.186 | 
     | add_1312_30_g182878 | A1 v -> ZN ^ | NOR2_X1   | 0.030 |   0.259 |    0.216 | 
     | add_1312_30_g7542   | A ^ -> ZN v  | XNOR2_X1  | 0.021 |   0.280 |    0.237 | 
     | g182694             | A1 v -> ZN ^ | NAND2_X2  | 0.020 |   0.299 |    0.256 | 
     | g171926_dup         | A ^ -> ZN v  | OAI221_X4 | 0.077 |   0.376 |    0.333 | 
     | cpuregs_reg[31][12] | SI v         | SDFF_X1   | 0.003 |   0.380 |    0.337 | 
     +-----------------------------------------------------------------------------+ 
Path 357: VIOLATED Setup Check with Pin cpuregs_reg[25][21]/CK 
Endpoint:   cpuregs_reg[25][21]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.395
- Arrival Time                  0.437
= Slack Time                   -0.043
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.046 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.103 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.136 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.172 | 
     | add_1312_30_g175238 | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.257 |    0.214 | 
     | add_1312_30_g7573   | A1 ^ -> ZN v | NAND3_X1 | 0.022 |   0.278 |    0.235 | 
     | add_1312_30_g7533   | A v -> ZN ^  | XNOR2_X1 | 0.029 |   0.308 |    0.265 | 
     | FE_RC_3026_0        | A1 ^ -> ZN v | NAND2_X1 | 0.021 |   0.329 |    0.286 | 
     | FE_RC_3025_0        | A1 v -> ZN v | AND3_X4  | 0.034 |   0.363 |    0.320 | 
     | FE_RC_439_0         | A v -> ZN ^  | INV_X8   | 0.037 |   0.399 |    0.357 | 
     | g198435             | A1 ^ -> ZN v | NAND2_X1 | 0.023 |   0.422 |    0.380 | 
     | FE_RC_676_0         | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.437 |    0.395 | 
     | cpuregs_reg[25][21] | D ^          | DFF_X1   | 0.000 |   0.437 |    0.395 | 
     +----------------------------------------------------------------------------+ 
Path 358: VIOLATED Setup Check with Pin cpuregs_reg[28][21]/CK 
Endpoint:   cpuregs_reg[28][21]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.394
- Arrival Time                  0.437
= Slack Time                   -0.043
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.046 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.103 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.136 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.172 | 
     | add_1312_30_g175238 | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.257 |    0.214 | 
     | add_1312_30_g7573   | A1 ^ -> ZN v | NAND3_X1 | 0.022 |   0.278 |    0.235 | 
     | add_1312_30_g7533   | A v -> ZN ^  | XNOR2_X1 | 0.029 |   0.308 |    0.265 | 
     | FE_RC_3026_0        | A1 ^ -> ZN v | NAND2_X1 | 0.021 |   0.329 |    0.286 | 
     | FE_RC_3025_0        | A1 v -> ZN v | AND3_X4  | 0.034 |   0.363 |    0.320 | 
     | FE_RC_439_0         | A v -> ZN ^  | INV_X8   | 0.037 |   0.399 |    0.357 | 
     | g170560             | A1 ^ -> ZN v | NAND2_X1 | 0.023 |   0.422 |    0.380 | 
     | FE_RC_888_0         | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.437 |    0.394 | 
     | cpuregs_reg[28][21] | D ^          | DFF_X1   | 0.000 |   0.437 |    0.394 | 
     +----------------------------------------------------------------------------+ 
Path 359: VIOLATED Setup Check with Pin mem_addr_reg[11]/CK 
Endpoint:   mem_addr_reg[11]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_do_rinst_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.014
- Setup                         0.080
+ Phase Shift                   0.400
= Required Time                 0.306
- Arrival Time                  0.349
= Slack Time                   -0.043
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +----------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                          |              |           |       |  Time   |   Time   | 
     |--------------------------+--------------+-----------+-------+---------+----------| 
     | mem_do_rinst_reg         | CK ^         |           |       |  -0.006 |   -0.049 | 
     | mem_do_rinst_reg         | CK ^ -> Q ^  | DFF_X1    | 0.111 |   0.104 |    0.062 | 
     | FE_OCPC1727_mem_do_rinst | A ^ -> Z ^   | BUF_X1    | 0.035 |   0.139 |    0.096 | 
     | g97117__204089           | A1 ^ -> ZN ^ | OR2_X4    | 0.037 |   0.176 |    0.133 | 
     | g204092                  | A ^ -> ZN v  | INV_X4    | 0.020 |   0.196 |    0.153 | 
     | FE_OCPC1634_n_40784      | A v -> Z v   | BUF_X4    | 0.033 |   0.228 |    0.186 | 
     | g96720__204095           | C1 v -> ZN ^ | AOI222_X2 | 0.095 |   0.323 |    0.280 | 
     | FE_OCPC1835_n_40789      | A ^ -> ZN v  | INV_X2    | 0.024 |   0.348 |    0.305 | 
     | mem_addr_reg[11]         | D v          | SDFF_X1   | 0.001 |   0.349 |    0.306 | 
     +----------------------------------------------------------------------------------+ 
Path 360: VIOLATED Setup Check with Pin cpuregs_reg[20][31]/CK 
Endpoint:   cpuregs_reg[20][31]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[21]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.029
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.401
- Arrival Time                  0.443
= Slack Time                   -0.043
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[21]      | CK ^         |          |       |  -0.002 |   -0.045 | 
     | reg_pc_reg[21]      | CK ^ -> Q ^  | DFF_X1   | 0.136 |   0.134 |    0.091 | 
     | FE_RC_483_0         | A2 ^ -> ZN v | NAND2_X1 | 0.022 |   0.156 |    0.114 | 
     | FE_RC_482_0         | A1 v -> ZN ^ | NOR2_X1  | 0.025 |   0.181 |    0.139 | 
     | add_1312_30_g186112 | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.224 |    0.182 | 
     | g186116             | A1 ^ -> ZN ^ | AND2_X1  | 0.048 |   0.273 |    0.230 | 
     | FE_RC_3033_0        | A2 ^ -> ZN v | NAND2_X4 | 0.017 |   0.290 |    0.247 | 
     | FE_RC_3032_0        | A v -> ZN ^  | INV_X2   | 0.013 |   0.303 |    0.260 | 
     | FE_RC_3031_0        | A1 ^ -> ZN v | NAND2_X2 | 0.012 |   0.315 |    0.272 | 
     | FE_RC_3030_0        | A1 v -> ZN ^ | NAND2_X2 | 0.016 |   0.332 |    0.289 | 
     | FE_RC_3926_0        | A1 ^ -> ZN v | NAND2_X1 | 0.024 |   0.355 |    0.313 | 
     | FE_RC_3374_0        | A1 v -> ZN ^ | NAND2_X4 | 0.026 |   0.381 |    0.339 | 
     | FE_OCPC2066_n_23138 | A ^ -> Z ^   | BUF_X8   | 0.032 |   0.413 |    0.370 | 
     | g187239             | A2 ^ -> ZN v | NAND2_X1 | 0.017 |   0.430 |    0.387 | 
     | FE_RC_503_0         | A1 v -> ZN ^ | NAND2_X1 | 0.014 |   0.443 |    0.401 | 
     | cpuregs_reg[20][31] | D ^          | DFF_X1   | 0.000 |   0.443 |    0.401 | 
     +----------------------------------------------------------------------------+ 
Path 361: VIOLATED Setup Check with Pin mem_addr_reg[2]/CK 
Endpoint:   mem_addr_reg[2]/D  (v) checked with  leading edge of 'clk'
Beginpoint: mem_do_rinst_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.014
- Setup                         0.081
+ Phase Shift                   0.400
= Required Time                 0.305
- Arrival Time                  0.348
= Slack Time                   -0.043
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +----------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                          |              |           |       |  Time   |   Time   | 
     |--------------------------+--------------+-----------+-------+---------+----------| 
     | mem_do_rinst_reg         | CK ^         |           |       |  -0.006 |   -0.049 | 
     | mem_do_rinst_reg         | CK ^ -> Q ^  | DFF_X1    | 0.111 |   0.104 |    0.062 | 
     | FE_OCPC1727_mem_do_rinst | A ^ -> Z ^   | BUF_X1    | 0.035 |   0.139 |    0.097 | 
     | g97117__204089           | A1 ^ -> ZN ^ | OR2_X4    | 0.037 |   0.176 |    0.133 | 
     | g204092                  | A ^ -> ZN v  | INV_X4    | 0.020 |   0.196 |    0.153 | 
     | FE_OCPC1635_n_40784      | A v -> Z v   | BUF_X8    | 0.031 |   0.227 |    0.185 | 
     | g96535__204115           | C1 v -> ZN ^ | AOI222_X1 | 0.088 |   0.316 |    0.273 | 
     | FE_OCPC1206_n_40809      | A ^ -> ZN v  | INV_X1    | 0.032 |   0.347 |    0.305 | 
     | mem_addr_reg[2]          | D v          | SDFF_X1   | 0.001 |   0.348 |    0.305 | 
     +----------------------------------------------------------------------------------+ 
Path 362: VIOLATED Setup Check with Pin cpuregs_reg[5][18]/CK 
Endpoint:   cpuregs_reg[5][18]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.024
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.394
- Arrival Time                  0.436
= Slack Time                   -0.043
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |   0.019 |   -0.023 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.070 | 
     | g173022            | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.097 | 
     | FE_RC_2515_0       | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.106 | 
     | FE_RC_2513_0       | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.126 | 
     | FE_RC_2512_0       | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.150 | 
     | g30                | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.166 | 
     | g205985            | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.216 | 
     | g205988            | A1 ^ -> ZN ^ | AND2_X4  | 0.060 |   0.319 |    0.277 | 
     | FE_RC_4017_0       | A2 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.363 |    0.321 | 
     | FE_OFC321_n_45728  | A ^ -> Z ^   | BUF_X16  | 0.024 |   0.387 |    0.345 | 
     | g170400            | A1 ^ -> ZN v | NAND2_X1 | 0.030 |   0.417 |    0.374 | 
     | g169432            | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.436 |    0.394 | 
     | cpuregs_reg[5][18] | D ^          | DFF_X1   | 0.000 |   0.436 |    0.394 | 
     +---------------------------------------------------------------------------+ 
Path 363: VIOLATED Setup Check with Pin cpuregs_reg[24][31]/CK 
Endpoint:   cpuregs_reg[24][31]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[21]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.029
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.401
- Arrival Time                  0.443
= Slack Time                   -0.042
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[21]      | CK ^         |          |       |  -0.002 |   -0.045 | 
     | reg_pc_reg[21]      | CK ^ -> Q ^  | DFF_X1   | 0.136 |   0.134 |    0.092 | 
     | FE_RC_483_0         | A2 ^ -> ZN v | NAND2_X1 | 0.022 |   0.156 |    0.114 | 
     | FE_RC_482_0         | A1 v -> ZN ^ | NOR2_X1  | 0.025 |   0.181 |    0.139 | 
     | add_1312_30_g186112 | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.224 |    0.182 | 
     | g186116             | A1 ^ -> ZN ^ | AND2_X1  | 0.048 |   0.273 |    0.230 | 
     | FE_RC_3033_0        | A2 ^ -> ZN v | NAND2_X4 | 0.017 |   0.290 |    0.248 | 
     | FE_RC_3032_0        | A v -> ZN ^  | INV_X2   | 0.013 |   0.303 |    0.261 | 
     | FE_RC_3031_0        | A1 ^ -> ZN v | NAND2_X2 | 0.012 |   0.315 |    0.273 | 
     | FE_RC_3030_0        | A1 v -> ZN ^ | NAND2_X2 | 0.016 |   0.332 |    0.289 | 
     | FE_RC_3926_0        | A1 ^ -> ZN v | NAND2_X1 | 0.024 |   0.355 |    0.313 | 
     | FE_RC_3374_0        | A1 v -> ZN ^ | NAND2_X4 | 0.026 |   0.381 |    0.339 | 
     | FE_OCPC2066_n_23138 | A ^ -> Z ^   | BUF_X8   | 0.032 |   0.413 |    0.370 | 
     | g190437             | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.430 |    0.387 | 
     | FE_RC_635_0         | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.443 |    0.401 | 
     | cpuregs_reg[24][31] | D ^          | DFF_X1   | 0.000 |   0.443 |    0.401 | 
     +----------------------------------------------------------------------------+ 
Path 364: VIOLATED Setup Check with Pin cpuregs_reg[31][23]/CK 
Endpoint:   cpuregs_reg[31][23]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[16]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.028
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.400
- Arrival Time                  0.442
= Slack Time                   -0.042
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[16]        | CK ^         |          |       |  -0.003 |   -0.045 | 
     | reg_pc_reg[16]        | CK ^ -> Q ^  | DFF_X1   | 0.120 |   0.117 |    0.075 | 
     | FE_OCPC2058_reg_pc_16 | A ^ -> Z ^   | BUF_X8   | 0.032 |   0.149 |    0.107 | 
     | add_1312_30_g204051   | A2 ^ -> ZN ^ | AND4_X1  | 0.073 |   0.223 |    0.180 | 
     | add_1312_30_g7601     | A1 ^ -> ZN ^ | AND3_X1  | 0.046 |   0.269 |    0.226 | 
     | add_1312_30_g7572     | A2 ^ -> ZN ^ | AND2_X2  | 0.031 |   0.300 |    0.258 | 
     | FE_RC_576_0           | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.312 |    0.270 | 
     | FE_RC_575_0           | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.331 |    0.289 | 
     | FE_RC_573_0           | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.350 |    0.308 | 
     | FE_RC_571_0           | A1 v -> ZN ^ | NAND2_X2 | 0.022 |   0.373 |    0.330 | 
     | FE_RC_572_0           | A ^ -> ZN v  | INV_X4   | 0.017 |   0.390 |    0.347 | 
     | FE_OFC177_n_18242     | A v -> ZN ^  | INV_X16  | 0.023 |   0.413 |    0.370 | 
     | g198862               | A1 ^ -> ZN v | NAND2_X1 | 0.016 |   0.429 |    0.387 | 
     | FE_RC_537_0           | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.442 |    0.400 | 
     | cpuregs_reg[31][23]   | D ^          | DFF_X1   | 0.000 |   0.442 |    0.400 | 
     +------------------------------------------------------------------------------+ 
Path 365: VIOLATED Setup Check with Pin cpuregs_reg[4][17]/CK 
Endpoint:   cpuregs_reg[4][17]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.025
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.394
- Arrival Time                  0.437
= Slack Time                   -0.042
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.046 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.103 | 
     | g201449             | A1 ^ -> ZN ^ | AND3_X1  | 0.057 |   0.203 |    0.160 | 
     | g192202_dup         | A2 ^ -> ZN v | NAND2_X2 | 0.017 |   0.220 |    0.177 | 
     | add_1312_30_g192201 | A1 v -> ZN ^ | NOR2_X2  | 0.019 |   0.239 |    0.196 | 
     | add_1312_30_g7587   | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.255 |    0.213 | 
     | g196494             | A v -> Z v   | XOR2_X1  | 0.058 |   0.313 |    0.271 | 
     | FE_RC_769_0         | B1 v -> ZN ^ | OAI21_X2 | 0.031 |   0.344 |    0.301 | 
     | FE_RC_3023_0        | A1 ^ -> ZN ^ | OR2_X4   | 0.053 |   0.396 |    0.354 | 
     | g203144             | A2 ^ -> ZN v | NAND2_X1 | 0.020 |   0.417 |    0.374 | 
     | g194074             | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.437 |    0.394 | 
     | cpuregs_reg[4][17]  | D ^          | DFF_X1   | 0.000 |   0.437 |    0.394 | 
     +----------------------------------------------------------------------------+ 
Path 366: VIOLATED Setup Check with Pin cpuregs_reg[5][22]/CK 
Endpoint:   cpuregs_reg[5][22]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[16]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.024
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.394
- Arrival Time                  0.436
= Slack Time                   -0.042
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[16]        | CK ^         |          |       |  -0.003 |   -0.045 | 
     | reg_pc_reg[16]        | CK ^ -> Q ^  | DFF_X1   | 0.120 |   0.117 |    0.075 | 
     | FE_OCPC2058_reg_pc_16 | A ^ -> Z ^   | BUF_X8   | 0.032 |   0.149 |    0.107 | 
     | add_1312_30_g204051   | A2 ^ -> ZN ^ | AND4_X1  | 0.073 |   0.223 |    0.180 | 
     | add_1312_30_g7594     | A1 ^ -> ZN ^ | AND2_X1  | 0.037 |   0.259 |    0.217 | 
     | add_1312_30_g7562     | A2 ^ -> ZN ^ | AND2_X2  | 0.031 |   0.290 |    0.248 | 
     | FE_RC_646_0           | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.302 |    0.260 | 
     | FE_RC_645_0           | A v -> ZN ^  | OAI21_X1 | 0.023 |   0.325 |    0.283 | 
     | g182542               | B1 ^ -> ZN v | AOI21_X2 | 0.032 |   0.357 |    0.315 | 
     | FE_OFC146_n_18246     | A v -> ZN ^  | INV_X8   | 0.039 |   0.396 |    0.353 | 
     | g204685               | A2 ^ -> ZN v | NAND2_X1 | 0.022 |   0.418 |    0.375 | 
     | g169451               | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.436 |    0.394 | 
     | cpuregs_reg[5][22]    | D ^          | DFF_X1   | 0.000 |   0.436 |    0.394 | 
     +------------------------------------------------------------------------------+ 
Path 367: VIOLATED Setup Check with Pin cpuregs_reg[28][31]/CK 
Endpoint:   cpuregs_reg[28][31]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[21]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.029
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.400
- Arrival Time                  0.442
= Slack Time                   -0.042
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[21]      | CK ^         |          |       |  -0.002 |   -0.045 | 
     | reg_pc_reg[21]      | CK ^ -> Q ^  | DFF_X1   | 0.136 |   0.134 |    0.092 | 
     | FE_RC_483_0         | A2 ^ -> ZN v | NAND2_X1 | 0.022 |   0.156 |    0.114 | 
     | FE_RC_482_0         | A1 v -> ZN ^ | NOR2_X1  | 0.025 |   0.181 |    0.139 | 
     | add_1312_30_g186112 | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.224 |    0.182 | 
     | g186116             | A1 ^ -> ZN ^ | AND2_X1  | 0.048 |   0.273 |    0.230 | 
     | FE_RC_3033_0        | A2 ^ -> ZN v | NAND2_X4 | 0.017 |   0.290 |    0.248 | 
     | FE_RC_3032_0        | A v -> ZN ^  | INV_X2   | 0.013 |   0.303 |    0.261 | 
     | FE_RC_3031_0        | A1 ^ -> ZN v | NAND2_X2 | 0.012 |   0.315 |    0.273 | 
     | FE_RC_3030_0        | A1 v -> ZN ^ | NAND2_X2 | 0.016 |   0.332 |    0.289 | 
     | FE_RC_3926_0        | A1 ^ -> ZN v | NAND2_X1 | 0.024 |   0.355 |    0.313 | 
     | FE_RC_3374_0        | A1 v -> ZN ^ | NAND2_X4 | 0.026 |   0.381 |    0.339 | 
     | FE_OCPC2066_n_23138 | A ^ -> Z ^   | BUF_X8   | 0.032 |   0.413 |    0.371 | 
     | g187237             | A2 ^ -> ZN v | NAND2_X1 | 0.016 |   0.429 |    0.386 | 
     | FE_RC_555_0         | A1 v -> ZN ^ | NAND2_X1 | 0.014 |   0.442 |    0.400 | 
     | cpuregs_reg[28][31] | D ^          | DFF_X1   | 0.000 |   0.442 |    0.400 | 
     +----------------------------------------------------------------------------+ 
Path 368: VIOLATED Setup Check with Pin cpuregs_reg[7][12]/CK 
Endpoint:   cpuregs_reg[7][12]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.085
+ Phase Shift                   0.400
= Required Time                 0.338
- Arrival Time                  0.380
= Slack Time                   -0.042
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.046 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.104 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.163 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.187 | 
     | add_1312_30_g182878 | A1 v -> ZN ^ | NOR2_X1   | 0.030 |   0.259 |    0.217 | 
     | add_1312_30_g7542   | A ^ -> ZN v  | XNOR2_X1  | 0.021 |   0.280 |    0.237 | 
     | g182694             | A1 v -> ZN ^ | NAND2_X2  | 0.020 |   0.299 |    0.257 | 
     | g203958             | A ^ -> ZN v  | OAI221_X2 | 0.042 |   0.342 |    0.300 | 
     | FE_OFC710_n_40656   | A v -> Z v   | BUF_X8    | 0.037 |   0.379 |    0.337 | 
     | cpuregs_reg[7][12]  | SI v         | SDFF_X1   | 0.001 |   0.380 |    0.338 | 
     +-----------------------------------------------------------------------------+ 
Path 369: VIOLATED Setup Check with Pin cpuregs_reg[1][22]/CK 
Endpoint:   cpuregs_reg[1][22]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[16]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.392
- Arrival Time                  0.434
= Slack Time                   -0.042
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[16]        | CK ^         |          |       |  -0.003 |   -0.045 | 
     | reg_pc_reg[16]        | CK ^ -> Q ^  | DFF_X1   | 0.120 |   0.117 |    0.075 | 
     | FE_OCPC2058_reg_pc_16 | A ^ -> Z ^   | BUF_X8   | 0.032 |   0.149 |    0.107 | 
     | add_1312_30_g204051   | A2 ^ -> ZN ^ | AND4_X1  | 0.073 |   0.223 |    0.180 | 
     | add_1312_30_g7594     | A1 ^ -> ZN ^ | AND2_X1  | 0.037 |   0.259 |    0.217 | 
     | add_1312_30_g7562     | A2 ^ -> ZN ^ | AND2_X2  | 0.031 |   0.290 |    0.248 | 
     | FE_RC_646_0           | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.302 |    0.260 | 
     | FE_RC_645_0           | A v -> ZN ^  | OAI21_X1 | 0.023 |   0.325 |    0.283 | 
     | g182542               | B1 ^ -> ZN v | AOI21_X2 | 0.032 |   0.357 |    0.315 | 
     | FE_OFC146_n_18246     | A v -> ZN ^  | INV_X8   | 0.039 |   0.396 |    0.354 | 
     | FE_OCPC960_n_41379    | A ^ -> ZN v  | INV_X1   | 0.013 |   0.409 |    0.367 | 
     | FE_RC_525_0           | B1 v -> ZN ^ | OAI21_X1 | 0.025 |   0.434 |    0.392 | 
     | cpuregs_reg[1][22]    | D ^          | DFF_X1   | 0.000 |   0.434 |    0.392 | 
     +------------------------------------------------------------------------------+ 
Path 370: VIOLATED Setup Check with Pin cpuregs_reg[8][31]/CK 
Endpoint:   cpuregs_reg[8][31]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[21]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.029
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.401
- Arrival Time                  0.443
= Slack Time                   -0.042
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[21]      | CK ^         |          |       |  -0.002 |   -0.044 | 
     | reg_pc_reg[21]      | CK ^ -> Q ^  | DFF_X1   | 0.136 |   0.134 |    0.092 | 
     | FE_RC_483_0         | A2 ^ -> ZN v | NAND2_X1 | 0.022 |   0.156 |    0.114 | 
     | FE_RC_482_0         | A1 v -> ZN ^ | NOR2_X1  | 0.025 |   0.181 |    0.139 | 
     | add_1312_30_g186112 | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.224 |    0.182 | 
     | g186116             | A1 ^ -> ZN ^ | AND2_X1  | 0.048 |   0.273 |    0.231 | 
     | FE_RC_3033_0        | A2 ^ -> ZN v | NAND2_X4 | 0.017 |   0.290 |    0.248 | 
     | FE_RC_3032_0        | A v -> ZN ^  | INV_X2   | 0.013 |   0.303 |    0.261 | 
     | FE_RC_3031_0        | A1 ^ -> ZN v | NAND2_X2 | 0.012 |   0.315 |    0.273 | 
     | FE_RC_3030_0        | A1 v -> ZN ^ | NAND2_X2 | 0.016 |   0.332 |    0.289 | 
     | FE_RC_3926_0        | A1 ^ -> ZN v | NAND2_X1 | 0.024 |   0.355 |    0.313 | 
     | FE_RC_3374_0        | A1 v -> ZN ^ | NAND2_X4 | 0.026 |   0.381 |    0.339 | 
     | FE_OCPC2066_n_23138 | A ^ -> Z ^   | BUF_X8   | 0.032 |   0.413 |    0.371 | 
     | g187232             | A1 ^ -> ZN v | NAND2_X1 | 0.016 |   0.429 |    0.387 | 
     | FE_RC_567_0         | A1 v -> ZN ^ | NAND2_X1 | 0.014 |   0.443 |    0.401 | 
     | cpuregs_reg[8][31]  | D ^          | DFF_X1   | 0.000 |   0.443 |    0.401 | 
     +----------------------------------------------------------------------------+ 
Path 371: VIOLATED Setup Check with Pin cpuregs_reg[24][21]/CK 
Endpoint:   cpuregs_reg[24][21]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.395
- Arrival Time                  0.437
= Slack Time                   -0.042
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.046 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.104 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.137 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.173 | 
     | add_1312_30_g175238 | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.257 |    0.214 | 
     | add_1312_30_g7573   | A1 ^ -> ZN v | NAND3_X1 | 0.022 |   0.278 |    0.236 | 
     | add_1312_30_g7533   | A v -> ZN ^  | XNOR2_X1 | 0.029 |   0.308 |    0.265 | 
     | FE_RC_3026_0        | A1 ^ -> ZN v | NAND2_X1 | 0.021 |   0.329 |    0.287 | 
     | FE_RC_3025_0        | A1 v -> ZN v | AND3_X4  | 0.034 |   0.363 |    0.321 | 
     | FE_RC_439_0         | A v -> ZN ^  | INV_X8   | 0.037 |   0.399 |    0.357 | 
     | g190456             | A1 ^ -> ZN v | NAND2_X1 | 0.023 |   0.422 |    0.380 | 
     | FE_RC_812_0         | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.437 |    0.395 | 
     | cpuregs_reg[24][21] | D ^          | DFF_X1   | 0.000 |   0.437 |    0.395 | 
     +----------------------------------------------------------------------------+ 
Path 372: VIOLATED Setup Check with Pin cpuregs_reg[12][31]/CK 
Endpoint:   cpuregs_reg[12][31]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[21]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.029
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.400
- Arrival Time                  0.442
= Slack Time                   -0.042
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[21]      | CK ^         |          |       |  -0.002 |   -0.044 | 
     | reg_pc_reg[21]      | CK ^ -> Q ^  | DFF_X1   | 0.136 |   0.134 |    0.092 | 
     | FE_RC_483_0         | A2 ^ -> ZN v | NAND2_X1 | 0.022 |   0.156 |    0.114 | 
     | FE_RC_482_0         | A1 v -> ZN ^ | NOR2_X1  | 0.025 |   0.181 |    0.139 | 
     | add_1312_30_g186112 | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.224 |    0.183 | 
     | g186116             | A1 ^ -> ZN ^ | AND2_X1  | 0.048 |   0.273 |    0.231 | 
     | FE_RC_3033_0        | A2 ^ -> ZN v | NAND2_X4 | 0.017 |   0.290 |    0.248 | 
     | FE_RC_3032_0        | A v -> ZN ^  | INV_X2   | 0.013 |   0.303 |    0.261 | 
     | FE_RC_3031_0        | A1 ^ -> ZN v | NAND2_X2 | 0.012 |   0.315 |    0.273 | 
     | FE_RC_3030_0        | A1 v -> ZN ^ | NAND2_X2 | 0.016 |   0.332 |    0.290 | 
     | FE_RC_3926_0        | A1 ^ -> ZN v | NAND2_X1 | 0.024 |   0.355 |    0.313 | 
     | FE_RC_3374_0        | A1 v -> ZN ^ | NAND2_X4 | 0.026 |   0.381 |    0.339 | 
     | FE_OCPC2066_n_23138 | A ^ -> Z ^   | BUF_X8   | 0.032 |   0.413 |    0.371 | 
     | g187238             | A2 ^ -> ZN v | NAND2_X1 | 0.016 |   0.429 |    0.387 | 
     | FE_RC_497_0         | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.442 |    0.400 | 
     | cpuregs_reg[12][31] | D ^          | DFF_X1   | 0.000 |   0.442 |    0.400 | 
     +----------------------------------------------------------------------------+ 
Path 373: VIOLATED Setup Check with Pin cpuregs_reg[19][21]/CK 
Endpoint:   cpuregs_reg[19][21]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.024
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.395
- Arrival Time                  0.437
= Slack Time                   -0.042
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.046 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.104 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.137 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.173 | 
     | add_1312_30_g175238 | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.257 |    0.215 | 
     | add_1312_30_g7573   | A1 ^ -> ZN v | NAND3_X1 | 0.022 |   0.278 |    0.236 | 
     | add_1312_30_g7533   | A v -> ZN ^  | XNOR2_X1 | 0.029 |   0.308 |    0.266 | 
     | FE_RC_3026_0        | A1 ^ -> ZN v | NAND2_X1 | 0.021 |   0.329 |    0.287 | 
     | FE_RC_3025_0        | A1 v -> ZN v | AND3_X4  | 0.034 |   0.363 |    0.321 | 
     | FE_RC_439_0         | A v -> ZN ^  | INV_X8   | 0.037 |   0.399 |    0.357 | 
     | g205293             | A1 ^ -> ZN v | NAND2_X1 | 0.023 |   0.423 |    0.381 | 
     | FE_RC_1019_0        | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.437 |    0.395 | 
     | cpuregs_reg[19][21] | D ^          | DFF_X1   | 0.000 |   0.437 |    0.395 | 
     +----------------------------------------------------------------------------+ 
Path 374: VIOLATED Setup Check with Pin cpuregs_reg[9][31]/CK 
Endpoint:   cpuregs_reg[9][31]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[21]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.029
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.401
- Arrival Time                  0.442
= Slack Time                   -0.042
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[21]      | CK ^         |          |       |  -0.002 |   -0.044 | 
     | reg_pc_reg[21]      | CK ^ -> Q ^  | DFF_X1   | 0.136 |   0.134 |    0.092 | 
     | FE_RC_483_0         | A2 ^ -> ZN v | NAND2_X1 | 0.022 |   0.156 |    0.114 | 
     | FE_RC_482_0         | A1 v -> ZN ^ | NOR2_X1  | 0.025 |   0.181 |    0.139 | 
     | add_1312_30_g186112 | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.224 |    0.183 | 
     | g186116             | A1 ^ -> ZN ^ | AND2_X1  | 0.048 |   0.273 |    0.231 | 
     | FE_RC_3033_0        | A2 ^ -> ZN v | NAND2_X4 | 0.017 |   0.290 |    0.248 | 
     | FE_RC_3032_0        | A v -> ZN ^  | INV_X2   | 0.013 |   0.303 |    0.261 | 
     | FE_RC_3031_0        | A1 ^ -> ZN v | NAND2_X2 | 0.012 |   0.315 |    0.273 | 
     | FE_RC_3030_0        | A1 v -> ZN ^ | NAND2_X2 | 0.016 |   0.332 |    0.290 | 
     | FE_RC_3926_0        | A1 ^ -> ZN v | NAND2_X1 | 0.024 |   0.355 |    0.313 | 
     | FE_RC_3374_0        | A1 v -> ZN ^ | NAND2_X4 | 0.026 |   0.381 |    0.339 | 
     | FE_OCPC2066_n_23138 | A ^ -> Z ^   | BUF_X8   | 0.032 |   0.413 |    0.371 | 
     | g200022             | A1 ^ -> ZN v | NAND2_X1 | 0.016 |   0.429 |    0.387 | 
     | FE_RC_529_0         | A1 v -> ZN ^ | NAND2_X1 | 0.014 |   0.442 |    0.401 | 
     | cpuregs_reg[9][31]  | D ^          | DFF_X1   | 0.000 |   0.442 |    0.401 | 
     +----------------------------------------------------------------------------+ 
Path 375: VIOLATED Setup Check with Pin cpuregs_reg[3][26]/CK 
Endpoint:   cpuregs_reg[3][26]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[21]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.032
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.404
- Arrival Time                  0.446
= Slack Time                   -0.042
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[21]      | CK ^         |          |       |  -0.002 |   -0.044 | 
     | reg_pc_reg[21]      | CK ^ -> Q ^  | DFF_X1   | 0.136 |   0.134 |    0.092 | 
     | FE_RC_483_0         | A2 ^ -> ZN v | NAND2_X1 | 0.022 |   0.156 |    0.115 | 
     | FE_RC_482_0         | A1 v -> ZN ^ | NOR2_X1  | 0.025 |   0.181 |    0.140 | 
     | add_1312_30_g186112 | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.224 |    0.183 | 
     | add_1312_30_g7577   | A1 ^ -> ZN ^ | AND2_X1  | 0.034 |   0.259 |    0.217 | 
     | add_1312_30_g7568   | A2 ^ -> ZN v | NAND2_X1 | 0.017 |   0.276 |    0.234 | 
     | FE_RC_3072_0        | A2 v -> ZN ^ | NAND2_X1 | 0.017 |   0.293 |    0.252 | 
     | FE_RC_3071_0        | A ^ -> ZN v  | OAI21_X1 | 0.021 |   0.314 |    0.272 | 
     | FE_RC_519_0         | A1 v -> ZN ^ | OAI22_X2 | 0.041 |   0.355 |    0.313 | 
     | FE_RC_517_0         | A1 ^ -> ZN v | NOR2_X4  | 0.016 |   0.371 |    0.330 | 
     | FE_RC_518_0         | A v -> ZN ^  | INV_X8   | 0.036 |   0.407 |    0.366 | 
     | g208018             | A1 ^ -> ZN v | NAND2_X1 | 0.022 |   0.429 |    0.387 | 
     | FE_RC_3184_0        | A2 v -> ZN ^ | NAND2_X1 | 0.017 |   0.446 |    0.404 | 
     | cpuregs_reg[3][26]  | D ^          | DFF_X1   | 0.000 |   0.446 |    0.404 | 
     +----------------------------------------------------------------------------+ 
Path 376: VIOLATED Setup Check with Pin cpuregs_reg[11][12]/CK 
Endpoint:   cpuregs_reg[11][12]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.024
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.338
- Arrival Time                  0.380
= Slack Time                   -0.042
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.045 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.104 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.164 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.187 | 
     | add_1312_30_g182878 | A1 v -> ZN ^ | NOR2_X1   | 0.030 |   0.259 |    0.217 | 
     | add_1312_30_g7542   | A ^ -> ZN v  | XNOR2_X1  | 0.021 |   0.280 |    0.238 | 
     | g182694             | A1 v -> ZN ^ | NAND2_X2  | 0.020 |   0.299 |    0.257 | 
     | g171926_dup         | A ^ -> ZN v  | OAI221_X4 | 0.077 |   0.376 |    0.334 | 
     | cpuregs_reg[11][12] | SI v         | SDFF_X1   | 0.004 |   0.380 |    0.338 | 
     +-----------------------------------------------------------------------------+ 
Path 377: VIOLATED Setup Check with Pin cpuregs_reg[17][15]/CK 
Endpoint:   cpuregs_reg[17][15]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.024
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.394
- Arrival Time                  0.435
= Slack Time                   -0.042
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.045 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.104 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2  | 0.060 |   0.205 |    0.164 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4 | 0.024 |   0.229 |    0.187 | 
     | add_1312_30_g182882 | A1 v -> ZN ^ | NOR2_X1  | 0.032 |   0.261 |    0.219 | 
     | add_1312_30_g7662   | A ^ -> Z ^   | XOR2_X1  | 0.050 |   0.311 |    0.269 | 
     | g182639             | A1 ^ -> ZN v | NAND2_X1 | 0.041 |   0.352 |    0.310 | 
     | FE_RC_1148_0        | A1 v -> ZN ^ | NAND2_X4 | 0.040 |   0.392 |    0.350 | 
     | g190304             | A2 ^ -> ZN v | NAND2_X1 | 0.023 |   0.416 |    0.374 | 
     | g168225             | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.435 |    0.394 | 
     | cpuregs_reg[17][15] | D ^          | DFF_X1   | 0.000 |   0.435 |    0.394 | 
     +----------------------------------------------------------------------------+ 
Path 378: VIOLATED Setup Check with Pin cpuregs_reg[14][12]/CK 
Endpoint:   cpuregs_reg[14][12]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.024
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.338
- Arrival Time                  0.380
= Slack Time                   -0.042
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.045 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.104 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.164 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.187 | 
     | add_1312_30_g182878 | A1 v -> ZN ^ | NOR2_X1   | 0.030 |   0.259 |    0.217 | 
     | add_1312_30_g7542   | A ^ -> ZN v  | XNOR2_X1  | 0.021 |   0.280 |    0.238 | 
     | g182694             | A1 v -> ZN ^ | NAND2_X2  | 0.020 |   0.299 |    0.258 | 
     | g171926_dup         | A ^ -> ZN v  | OAI221_X4 | 0.077 |   0.376 |    0.334 | 
     | cpuregs_reg[14][12] | SI v         | SDFF_X1   | 0.004 |   0.380 |    0.338 | 
     +-----------------------------------------------------------------------------+ 
Path 379: VIOLATED Setup Check with Pin cpuregs_reg[15][12]/CK 
Endpoint:   cpuregs_reg[15][12]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.024
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.338
- Arrival Time                  0.380
= Slack Time                   -0.042
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.045 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.104 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.164 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.187 | 
     | add_1312_30_g182878 | A1 v -> ZN ^ | NOR2_X1   | 0.030 |   0.259 |    0.217 | 
     | add_1312_30_g7542   | A ^ -> ZN v  | XNOR2_X1  | 0.021 |   0.280 |    0.238 | 
     | g182694             | A1 v -> ZN ^ | NAND2_X2  | 0.020 |   0.299 |    0.258 | 
     | g171926_dup         | A ^ -> ZN v  | OAI221_X4 | 0.077 |   0.376 |    0.334 | 
     | cpuregs_reg[15][12] | SI v         | SDFF_X1   | 0.004 |   0.380 |    0.338 | 
     +-----------------------------------------------------------------------------+ 
Path 380: VIOLATED Setup Check with Pin cpuregs_reg[1][29]/CK 
Endpoint:   cpuregs_reg[1][29]/SE (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.001
- Setup                         0.084
+ Phase Shift                   0.400
= Required Time                 0.317
- Arrival Time                  0.359
= Slack Time                   -0.042
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |   -0.022 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.071 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.098 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.107 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.127 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.151 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.167 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.217 | 
     | g207586             | A1 ^ -> ZN ^ | AND2_X4  | 0.049 |   0.308 |    0.266 | 
     | FE_RC_3989_0        | A1 ^ -> ZN v | NAND2_X4 | 0.025 |   0.333 |    0.291 | 
     | FE_OCPC1023_n_44362 | A v -> ZN ^  | INV_X8   | 0.025 |   0.357 |    0.316 | 
     | cpuregs_reg[1][29]  | SE ^         | SDFF_X1  | 0.001 |   0.359 |    0.317 | 
     +----------------------------------------------------------------------------+ 
Path 381: VIOLATED Setup Check with Pin cpuregs_reg[17][31]/CK 
Endpoint:   cpuregs_reg[17][31]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[21]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.027
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.398
- Arrival Time                  0.440
= Slack Time                   -0.042
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[21]      | CK ^         |          |       |  -0.002 |   -0.044 | 
     | reg_pc_reg[21]      | CK ^ -> Q ^  | DFF_X1   | 0.136 |   0.134 |    0.092 | 
     | FE_RC_483_0         | A2 ^ -> ZN v | NAND2_X1 | 0.022 |   0.156 |    0.115 | 
     | FE_RC_482_0         | A1 v -> ZN ^ | NOR2_X1  | 0.025 |   0.181 |    0.140 | 
     | add_1312_30_g186112 | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.224 |    0.183 | 
     | g186116             | A1 ^ -> ZN ^ | AND2_X1  | 0.048 |   0.273 |    0.231 | 
     | FE_RC_3033_0        | A2 ^ -> ZN v | NAND2_X4 | 0.017 |   0.290 |    0.249 | 
     | FE_RC_3032_0        | A v -> ZN ^  | INV_X2   | 0.013 |   0.303 |    0.261 | 
     | FE_RC_3031_0        | A1 ^ -> ZN v | NAND2_X2 | 0.012 |   0.315 |    0.273 | 
     | FE_RC_3030_0        | A1 v -> ZN ^ | NAND2_X2 | 0.016 |   0.332 |    0.290 | 
     | FE_RC_3926_0        | A1 ^ -> ZN v | NAND2_X1 | 0.024 |   0.355 |    0.314 | 
     | FE_RC_3374_0        | A1 v -> ZN ^ | NAND2_X4 | 0.026 |   0.381 |    0.340 | 
     | FE_OCPC2066_n_23138 | A ^ -> Z ^   | BUF_X8   | 0.032 |   0.413 |    0.371 | 
     | g190312             | A2 ^ -> ZN v | NAND2_X1 | 0.015 |   0.427 |    0.386 | 
     | FE_RC_563_0         | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.440 |    0.398 | 
     | cpuregs_reg[17][31] | D ^          | DFF_X1   | 0.000 |   0.440 |    0.398 | 
     +----------------------------------------------------------------------------+ 
Path 382: VIOLATED Setup Check with Pin cpuregs_reg[1][31]/CK 
Endpoint:   cpuregs_reg[1][31]/SE (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.001
- Setup                         0.084
+ Phase Shift                   0.400
= Required Time                 0.317
- Arrival Time                  0.358
= Slack Time                   -0.042
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |   -0.022 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.071 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.098 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.107 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.127 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.151 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.168 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.217 | 
     | g207586             | A1 ^ -> ZN ^ | AND2_X4  | 0.049 |   0.308 |    0.266 | 
     | FE_RC_3989_0        | A1 ^ -> ZN v | NAND2_X4 | 0.025 |   0.333 |    0.291 | 
     | FE_OCPC1023_n_44362 | A v -> ZN ^  | INV_X8   | 0.025 |   0.357 |    0.316 | 
     | cpuregs_reg[1][31]  | SE ^         | SDFF_X1  | 0.001 |   0.358 |    0.317 | 
     +----------------------------------------------------------------------------+ 
Path 383: VIOLATED Setup Check with Pin cpuregs_reg[1][14]/CK 
Endpoint:   cpuregs_reg[1][14]/SE (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.001
- Setup                         0.084
+ Phase Shift                   0.400
= Required Time                 0.317
- Arrival Time                  0.359
= Slack Time                   -0.042
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |   -0.022 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.071 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.098 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.107 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.127 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.151 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.168 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.217 | 
     | g207586             | A1 ^ -> ZN ^ | AND2_X4  | 0.049 |   0.308 |    0.266 | 
     | FE_RC_3989_0        | A1 ^ -> ZN v | NAND2_X4 | 0.025 |   0.333 |    0.291 | 
     | FE_OCPC1023_n_44362 | A v -> ZN ^  | INV_X8   | 0.025 |   0.357 |    0.316 | 
     | cpuregs_reg[1][14]  | SE ^         | SDFF_X1  | 0.001 |   0.359 |    0.317 | 
     +----------------------------------------------------------------------------+ 
Path 384: VIOLATED Setup Check with Pin cpuregs_reg[5][4]/CK 
Endpoint:   cpuregs_reg[5][4]/D  (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.016
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.385
- Arrival Time                  0.427
= Slack Time                   -0.041
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3] | CK ^         |          |       |   0.019 |   -0.022 | 
     | latched_rd_reg[3] | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.071 | 
     | g173022           | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.098 | 
     | FE_RC_2515_0      | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.107 | 
     | FE_RC_2513_0      | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.127 | 
     | FE_RC_2512_0      | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.151 | 
     | g30               | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.168 | 
     | g205985           | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.218 | 
     | g205988           | A1 ^ -> ZN ^ | AND2_X4  | 0.060 |   0.319 |    0.278 | 
     | FE_RC_4017_0      | A2 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.363 |    0.322 | 
     | FE_OFC321_n_45728 | A ^ -> Z ^   | BUF_X16  | 0.024 |   0.387 |    0.346 | 
     | g170384           | A1 ^ -> ZN v | NAND2_X1 | 0.020 |   0.408 |    0.366 | 
     | g169365           | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.427 |    0.385 | 
     | cpuregs_reg[5][4] | D ^          | DFF_X1   | 0.000 |   0.427 |    0.385 | 
     +--------------------------------------------------------------------------+ 
Path 385: VIOLATED Setup Check with Pin cpuregs_reg[5][2]/CK 
Endpoint:   cpuregs_reg[5][2]/D  (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.016
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.385
- Arrival Time                  0.427
= Slack Time                   -0.041
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3] | CK ^         |          |       |   0.019 |   -0.022 | 
     | latched_rd_reg[3] | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.071 | 
     | g173022           | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.098 | 
     | FE_RC_2515_0      | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.107 | 
     | FE_RC_2513_0      | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.127 | 
     | FE_RC_2512_0      | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.151 | 
     | g30               | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.168 | 
     | g205985           | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.218 | 
     | g205988           | A1 ^ -> ZN ^ | AND2_X4  | 0.060 |   0.319 |    0.278 | 
     | FE_RC_4017_0      | A2 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.363 |    0.322 | 
     | FE_OFC321_n_45728 | A ^ -> Z ^   | BUF_X16  | 0.024 |   0.387 |    0.346 | 
     | g170408           | A1 ^ -> ZN v | NAND2_X1 | 0.021 |   0.408 |    0.366 | 
     | g169354           | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.427 |    0.385 | 
     | cpuregs_reg[5][2] | D ^          | DFF_X1   | 0.000 |   0.427 |    0.385 | 
     +--------------------------------------------------------------------------+ 
Path 386: VIOLATED Setup Check with Pin cpuregs_reg[16][23]/CK 
Endpoint:   cpuregs_reg[16][23]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[16]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.028
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.400
- Arrival Time                  0.441
= Slack Time                   -0.041
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[16]        | CK ^         |          |       |  -0.003 |   -0.044 | 
     | reg_pc_reg[16]        | CK ^ -> Q ^  | DFF_X1   | 0.120 |   0.117 |    0.076 | 
     | FE_OCPC2058_reg_pc_16 | A ^ -> Z ^   | BUF_X8   | 0.032 |   0.149 |    0.108 | 
     | add_1312_30_g204051   | A2 ^ -> ZN ^ | AND4_X1  | 0.073 |   0.223 |    0.181 | 
     | add_1312_30_g7601     | A1 ^ -> ZN ^ | AND3_X1  | 0.046 |   0.269 |    0.227 | 
     | add_1312_30_g7572     | A2 ^ -> ZN ^ | AND2_X2  | 0.031 |   0.300 |    0.259 | 
     | FE_RC_576_0           | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.312 |    0.271 | 
     | FE_RC_575_0           | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.331 |    0.290 | 
     | FE_RC_573_0           | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.350 |    0.309 | 
     | FE_RC_571_0           | A1 v -> ZN ^ | NAND2_X2 | 0.022 |   0.373 |    0.331 | 
     | FE_RC_572_0           | A ^ -> ZN v  | INV_X4   | 0.017 |   0.390 |    0.348 | 
     | FE_OFC177_n_18242     | A v -> ZN ^  | INV_X16  | 0.023 |   0.413 |    0.371 | 
     | g202025               | A1 ^ -> ZN v | NAND2_X1 | 0.016 |   0.428 |    0.387 | 
     | FE_RC_1300_0          | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.441 |    0.400 | 
     | cpuregs_reg[16][23]   | D ^          | DFF_X1   | 0.000 |   0.441 |    0.400 | 
     +------------------------------------------------------------------------------+ 
Path 387: VIOLATED Setup Check with Pin cpuregs_reg[25][18]/CK 
Endpoint:   cpuregs_reg[25][18]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.392
- Arrival Time                  0.433
= Slack Time                   -0.041
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.045 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.105 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2  | 0.033 |   0.179 |    0.138 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2   | 0.036 |   0.215 |    0.174 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4   | 0.044 |   0.259 |    0.218 | 
     | add_1312_30_g7558   | A1 ^ -> ZN v | NAND2_X1  | 0.023 |   0.282 |    0.241 | 
     | FE_RC_3166_0        | A2 v -> ZN ^ | NAND2_X1  | 0.023 |   0.306 |    0.264 | 
     | FE_RC_3241_0        | A ^ -> ZN v  | OAI211_X2 | 0.028 |   0.333 |    0.292 | 
     | FE_RC_3240_0        | A1 v -> ZN v | AND3_X4   | 0.039 |   0.372 |    0.331 | 
     | FE_RC_522_0         | A v -> ZN ^  | INV_X16   | 0.020 |   0.393 |    0.351 | 
     | g198436             | A1 ^ -> ZN v | NAND2_X1  | 0.022 |   0.414 |    0.373 | 
     | g168291             | A v -> ZN ^  | OAI21_X1  | 0.019 |   0.433 |    0.392 | 
     | cpuregs_reg[25][18] | D ^          | DFF_X1    | 0.000 |   0.433 |    0.392 | 
     +-----------------------------------------------------------------------------+ 
Path 388: VIOLATED Setup Check with Pin cpuregs_reg[30][18]/CK 
Endpoint:   cpuregs_reg[30][18]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.392
- Arrival Time                  0.433
= Slack Time                   -0.041
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.045 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.105 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2  | 0.033 |   0.179 |    0.138 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2   | 0.036 |   0.215 |    0.174 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4   | 0.044 |   0.259 |    0.218 | 
     | add_1312_30_g7558   | A1 ^ -> ZN v | NAND2_X1  | 0.023 |   0.282 |    0.241 | 
     | FE_RC_3166_0        | A2 v -> ZN ^ | NAND2_X1  | 0.023 |   0.306 |    0.264 | 
     | FE_RC_3241_0        | A ^ -> ZN v  | OAI211_X2 | 0.028 |   0.333 |    0.292 | 
     | FE_RC_3240_0        | A1 v -> ZN v | AND3_X4   | 0.039 |   0.372 |    0.331 | 
     | FE_RC_522_0         | A v -> ZN ^  | INV_X16   | 0.020 |   0.393 |    0.351 | 
     | g204896             | A1 ^ -> ZN v | NAND2_X1  | 0.021 |   0.414 |    0.373 | 
     | g193513             | A v -> ZN ^  | OAI21_X1  | 0.019 |   0.433 |    0.392 | 
     | cpuregs_reg[30][18] | D ^          | DFF_X1    | 0.000 |   0.433 |    0.392 | 
     +-----------------------------------------------------------------------------+ 
Path 389: VIOLATED Setup Check with Pin cpuregs_reg[5][3]/CK 
Endpoint:   cpuregs_reg[5][3]/D  (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.016
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.385
- Arrival Time                  0.426
= Slack Time                   -0.041
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3] | CK ^         |          |       |   0.019 |   -0.022 | 
     | latched_rd_reg[3] | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.072 | 
     | g173022           | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.099 | 
     | FE_RC_2515_0      | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.108 | 
     | FE_RC_2513_0      | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.127 | 
     | FE_RC_2512_0      | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.152 | 
     | g30               | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.168 | 
     | g205985           | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.218 | 
     | g205988           | A1 ^ -> ZN ^ | AND2_X4  | 0.060 |   0.319 |    0.278 | 
     | FE_RC_4017_0      | A2 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.363 |    0.322 | 
     | FE_OFC321_n_45728 | A ^ -> Z ^   | BUF_X16  | 0.024 |   0.387 |    0.346 | 
     | g170385           | A1 ^ -> ZN v | NAND2_X1 | 0.020 |   0.407 |    0.366 | 
     | g169358           | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.426 |    0.385 | 
     | cpuregs_reg[5][3] | D ^          | DFF_X1   | 0.000 |   0.426 |    0.385 | 
     +--------------------------------------------------------------------------+ 
Path 390: VIOLATED Setup Check with Pin mem_addr_reg[18]/CK 
Endpoint:   mem_addr_reg[18]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_do_rinst_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.014
- Setup                         0.080
+ Phase Shift                   0.400
= Required Time                 0.306
- Arrival Time                  0.347
= Slack Time                   -0.041
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +----------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                          |              |           |       |  Time   |   Time   | 
     |--------------------------+--------------+-----------+-------+---------+----------| 
     | mem_do_rinst_reg         | CK ^         |           |       |  -0.006 |   -0.047 | 
     | mem_do_rinst_reg         | CK ^ -> Q ^  | DFF_X1    | 0.111 |   0.104 |    0.064 | 
     | FE_OCPC1727_mem_do_rinst | A ^ -> Z ^   | BUF_X1    | 0.035 |   0.139 |    0.098 | 
     | g97117__204089           | A1 ^ -> ZN ^ | OR2_X4    | 0.037 |   0.176 |    0.135 | 
     | g204092                  | A ^ -> ZN v  | INV_X4    | 0.020 |   0.196 |    0.155 | 
     | FE_OCPC1634_n_40784      | A v -> Z v   | BUF_X4    | 0.033 |   0.228 |    0.188 | 
     | g96724__204121           | C1 v -> ZN ^ | AOI222_X2 | 0.090 |   0.318 |    0.277 | 
     | FE_OCPC1847_n_40815      | A ^ -> ZN v  | INV_X2    | 0.026 |   0.345 |    0.304 | 
     | mem_addr_reg[18]         | D v          | SDFF_X2   | 0.002 |   0.347 |    0.306 | 
     +----------------------------------------------------------------------------------+ 
Path 391: VIOLATED Setup Check with Pin mem_addr_reg[24]/CK 
Endpoint:   mem_addr_reg[24]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_do_rinst_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.082
+ Phase Shift                   0.400
= Required Time                 0.312
- Arrival Time                  0.353
= Slack Time                   -0.041
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +----------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                          |              |           |       |  Time   |   Time   | 
     |--------------------------+--------------+-----------+-------+---------+----------| 
     | mem_do_rinst_reg         | CK ^         |           |       |  -0.006 |   -0.047 | 
     | mem_do_rinst_reg         | CK ^ -> Q v  | DFF_X1    | 0.103 |   0.097 |    0.056 | 
     | FE_OCPC1727_mem_do_rinst | A v -> Z v   | BUF_X1    | 0.033 |   0.130 |    0.089 | 
     | g97117__204089           | A1 v -> ZN v | OR2_X4    | 0.050 |   0.179 |    0.139 | 
     | g203295                  | A1 v -> ZN v | AND3_X2   | 0.042 |   0.221 |    0.180 | 
     | FE_OFC698_n_40007        | A v -> Z v   | BUF_X16   | 0.029 |   0.250 |    0.209 | 
     | g96712__204108           | A1 v -> ZN ^ | AOI222_X1 | 0.069 |   0.319 |    0.279 | 
     | FE_OCPC1862_n_40802      | A ^ -> ZN v  | INV_X1    | 0.033 |   0.352 |    0.311 | 
     | mem_addr_reg[24]         | D v          | SDFF_X1   | 0.001 |   0.353 |    0.312 | 
     +----------------------------------------------------------------------------------+ 
Path 392: VIOLATED Setup Check with Pin cpuregs_reg[30][17]/CK 
Endpoint:   cpuregs_reg[30][17]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.026
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.396
- Arrival Time                  0.436
= Slack Time                   -0.041
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.044 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.105 | 
     | g201449             | A1 ^ -> ZN ^ | AND3_X1  | 0.057 |   0.203 |    0.162 | 
     | g192202_dup         | A2 ^ -> ZN v | NAND2_X2 | 0.017 |   0.220 |    0.179 | 
     | add_1312_30_g192201 | A1 v -> ZN ^ | NOR2_X2  | 0.019 |   0.239 |    0.198 | 
     | add_1312_30_g7587   | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.255 |    0.215 | 
     | g196494             | A v -> Z v   | XOR2_X1  | 0.058 |   0.313 |    0.272 | 
     | FE_RC_769_0         | B1 v -> ZN ^ | OAI21_X2 | 0.031 |   0.344 |    0.303 | 
     | FE_RC_3023_0        | A1 ^ -> ZN ^ | OR2_X4   | 0.053 |   0.396 |    0.356 | 
     | g208942             | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.416 |    0.375 | 
     | g208941             | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.436 |    0.396 | 
     | cpuregs_reg[30][17] | D ^          | DFF_X1   | 0.000 |   0.436 |    0.396 | 
     +----------------------------------------------------------------------------+ 
Path 393: VIOLATED Setup Check with Pin cpuregs_reg[5][15]/CK 
Endpoint:   cpuregs_reg[5][15]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.392
- Arrival Time                  0.433
= Slack Time                   -0.041
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.044 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.105 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2  | 0.060 |   0.205 |    0.165 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4 | 0.024 |   0.229 |    0.189 | 
     | add_1312_30_g182882 | A1 v -> ZN ^ | NOR2_X1  | 0.032 |   0.261 |    0.221 | 
     | add_1312_30_g7662   | A ^ -> Z ^   | XOR2_X1  | 0.050 |   0.311 |    0.271 | 
     | g182639             | A1 ^ -> ZN v | NAND2_X1 | 0.041 |   0.352 |    0.311 | 
     | FE_RC_1148_0        | A1 v -> ZN ^ | NAND2_X4 | 0.040 |   0.392 |    0.352 | 
     | g182650             | A2 ^ -> ZN v | NAND2_X1 | 0.021 |   0.413 |    0.372 | 
     | g169415             | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.433 |    0.392 | 
     | cpuregs_reg[5][15]  | D ^          | DFF_X1   | 0.000 |   0.433 |    0.392 | 
     +----------------------------------------------------------------------------+ 
Path 394: VIOLATED Setup Check with Pin cpuregs_reg[4][15]/CK 
Endpoint:   cpuregs_reg[4][15]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.392
- Arrival Time                  0.433
= Slack Time                   -0.041
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.044 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.105 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2  | 0.060 |   0.205 |    0.165 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4 | 0.024 |   0.229 |    0.189 | 
     | add_1312_30_g182882 | A1 v -> ZN ^ | NOR2_X1  | 0.032 |   0.261 |    0.221 | 
     | add_1312_30_g7662   | A ^ -> Z ^   | XOR2_X1  | 0.050 |   0.311 |    0.271 | 
     | g182639             | A1 ^ -> ZN v | NAND2_X1 | 0.041 |   0.352 |    0.311 | 
     | FE_RC_1148_0        | A1 v -> ZN ^ | NAND2_X4 | 0.040 |   0.392 |    0.352 | 
     | g190367             | A1 ^ -> ZN v | NAND2_X1 | 0.021 |   0.413 |    0.372 | 
     | g194087             | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.433 |    0.392 | 
     | cpuregs_reg[4][15]  | D ^          | DFF_X1   | 0.000 |   0.433 |    0.392 | 
     +----------------------------------------------------------------------------+ 
Path 395: VIOLATED Setup Check with Pin cpuregs_reg[16][31]/CK 
Endpoint:   cpuregs_reg[16][31]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[21]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.028
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.400
- Arrival Time                  0.441
= Slack Time                   -0.041
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[21]      | CK ^         |          |       |  -0.002 |   -0.043 | 
     | reg_pc_reg[21]      | CK ^ -> Q ^  | DFF_X1   | 0.136 |   0.134 |    0.093 | 
     | FE_RC_483_0         | A2 ^ -> ZN v | NAND2_X1 | 0.022 |   0.156 |    0.116 | 
     | FE_RC_482_0         | A1 v -> ZN ^ | NOR2_X1  | 0.025 |   0.181 |    0.141 | 
     | add_1312_30_g186112 | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.224 |    0.184 | 
     | g186116             | A1 ^ -> ZN ^ | AND2_X1  | 0.048 |   0.273 |    0.232 | 
     | FE_RC_3033_0        | A2 ^ -> ZN v | NAND2_X4 | 0.017 |   0.290 |    0.250 | 
     | FE_RC_3032_0        | A v -> ZN ^  | INV_X2   | 0.013 |   0.303 |    0.262 | 
     | FE_RC_3031_0        | A1 ^ -> ZN v | NAND2_X2 | 0.012 |   0.315 |    0.274 | 
     | FE_RC_3030_0        | A1 v -> ZN ^ | NAND2_X2 | 0.016 |   0.332 |    0.291 | 
     | FE_RC_3926_0        | A1 ^ -> ZN v | NAND2_X1 | 0.024 |   0.355 |    0.315 | 
     | FE_RC_3374_0        | A1 v -> ZN ^ | NAND2_X4 | 0.026 |   0.381 |    0.341 | 
     | FE_OCPC2066_n_23138 | A ^ -> Z ^   | BUF_X8   | 0.032 |   0.413 |    0.372 | 
     | g202042             | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.428 |    0.387 | 
     | FE_RC_543_0         | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.441 |    0.400 | 
     | cpuregs_reg[16][31] | D ^          | DFF_X1   | 0.000 |   0.441 |    0.400 | 
     +----------------------------------------------------------------------------+ 
Path 396: VIOLATED Setup Check with Pin cpuregs_reg[22][18]/CK 
Endpoint:   cpuregs_reg[22][18]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.392
- Arrival Time                  0.433
= Slack Time                   -0.040
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.044 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.105 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2  | 0.033 |   0.179 |    0.139 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2   | 0.036 |   0.215 |    0.174 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4   | 0.044 |   0.259 |    0.219 | 
     | add_1312_30_g7558   | A1 ^ -> ZN v | NAND2_X1  | 0.023 |   0.282 |    0.242 | 
     | FE_RC_3166_0        | A2 v -> ZN ^ | NAND2_X1  | 0.023 |   0.306 |    0.265 | 
     | FE_RC_3241_0        | A ^ -> ZN v  | OAI211_X2 | 0.028 |   0.333 |    0.293 | 
     | FE_RC_3240_0        | A1 v -> ZN v | AND3_X4   | 0.039 |   0.372 |    0.332 | 
     | FE_RC_522_0         | A v -> ZN ^  | INV_X16   | 0.020 |   0.393 |    0.352 | 
     | g191569             | A1 ^ -> ZN v | NAND2_X1  | 0.022 |   0.414 |    0.374 | 
     | g185880             | A v -> ZN ^  | OAI21_X1  | 0.019 |   0.433 |    0.392 | 
     | cpuregs_reg[22][18] | D ^          | DFF_X1    | 0.000 |   0.433 |    0.392 | 
     +-----------------------------------------------------------------------------+ 
Path 397: VIOLATED Setup Check with Pin cpuregs_reg[21][18]/CK 
Endpoint:   cpuregs_reg[21][18]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.391
- Arrival Time                  0.432
= Slack Time                   -0.040
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.044 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.105 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2  | 0.033 |   0.179 |    0.139 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2   | 0.036 |   0.215 |    0.174 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4   | 0.044 |   0.259 |    0.219 | 
     | add_1312_30_g7558   | A1 ^ -> ZN v | NAND2_X1  | 0.023 |   0.282 |    0.242 | 
     | FE_RC_3166_0        | A2 v -> ZN ^ | NAND2_X1  | 0.023 |   0.306 |    0.265 | 
     | FE_RC_3241_0        | A ^ -> ZN v  | OAI211_X2 | 0.028 |   0.333 |    0.293 | 
     | FE_RC_3240_0        | A1 v -> ZN v | AND3_X4   | 0.039 |   0.372 |    0.332 | 
     | FE_RC_522_0         | A v -> ZN ^  | INV_X16   | 0.020 |   0.393 |    0.352 | 
     | g194144             | A1 ^ -> ZN v | NAND2_X1  | 0.021 |   0.413 |    0.373 | 
     | g169209             | A v -> ZN ^  | OAI21_X1  | 0.019 |   0.432 |    0.391 | 
     | cpuregs_reg[21][18] | D ^          | DFF_X1    | 0.000 |   0.432 |    0.391 | 
     +-----------------------------------------------------------------------------+ 
Path 398: VIOLATED Setup Check with Pin cpuregs_reg[5][1]/CK 
Endpoint:   cpuregs_reg[5][1]/D  (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.016
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.385
- Arrival Time                  0.425
= Slack Time                   -0.040
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3] | CK ^         |          |       |   0.019 |   -0.021 | 
     | latched_rd_reg[3] | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.072 | 
     | g173022           | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.099 | 
     | FE_RC_2515_0      | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.108 | 
     | FE_RC_2513_0      | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.128 | 
     | FE_RC_2512_0      | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.152 | 
     | g30               | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.169 | 
     | g205985           | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.219 | 
     | g205988           | A1 ^ -> ZN ^ | AND2_X4  | 0.060 |   0.319 |    0.279 | 
     | FE_RC_4017_0      | A2 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.363 |    0.323 | 
     | FE_OFC321_n_45728 | A ^ -> Z ^   | BUF_X16  | 0.024 |   0.387 |    0.347 | 
     | g170387           | A1 ^ -> ZN v | NAND2_X1 | 0.020 |   0.407 |    0.366 | 
     | g169348           | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.425 |    0.385 | 
     | cpuregs_reg[5][1] | D ^          | DFF_X1   | 0.000 |   0.425 |    0.385 | 
     +--------------------------------------------------------------------------+ 
Path 399: VIOLATED Setup Check with Pin cpuregs_reg[2][22]/CK 
Endpoint:   cpuregs_reg[2][22]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[16]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.393
- Arrival Time                  0.433
= Slack Time                   -0.040
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[16]        | CK ^         |          |       |  -0.003 |   -0.043 | 
     | reg_pc_reg[16]        | CK ^ -> Q ^  | DFF_X1   | 0.120 |   0.117 |    0.077 | 
     | FE_OCPC2058_reg_pc_16 | A ^ -> Z ^   | BUF_X8   | 0.032 |   0.149 |    0.109 | 
     | add_1312_30_g204051   | A2 ^ -> ZN ^ | AND4_X1  | 0.073 |   0.223 |    0.182 | 
     | add_1312_30_g7594     | A1 ^ -> ZN ^ | AND2_X1  | 0.037 |   0.259 |    0.219 | 
     | add_1312_30_g7562     | A2 ^ -> ZN ^ | AND2_X2  | 0.031 |   0.290 |    0.250 | 
     | FE_RC_646_0           | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.302 |    0.262 | 
     | FE_RC_645_0           | A v -> ZN ^  | OAI21_X1 | 0.023 |   0.325 |    0.285 | 
     | g182542               | B1 ^ -> ZN v | AOI21_X2 | 0.032 |   0.357 |    0.317 | 
     | FE_OFC146_n_18246     | A v -> ZN ^  | INV_X8   | 0.039 |   0.396 |    0.355 | 
     | g208545               | A1 ^ -> ZN v | NAND2_X2 | 0.018 |   0.414 |    0.374 | 
     | g198967               | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.433 |    0.393 | 
     | cpuregs_reg[2][22]    | D ^          | DFF_X1   | 0.000 |   0.433 |    0.393 | 
     +------------------------------------------------------------------------------+ 
Path 400: VIOLATED Setup Check with Pin cpuregs_reg[1][13]/CK 
Endpoint:   cpuregs_reg[1][13]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.087
+ Phase Shift                   0.400
= Required Time                 0.336
- Arrival Time                  0.377
= Slack Time                   -0.040
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.044 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.105 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.165 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.189 | 
     | g191631             | A1 v -> ZN ^ | NOR2_X2   | 0.027 |   0.256 |    0.215 | 
     | FE_RC_4007_0        | A2 ^ -> ZN v | NAND2_X1  | 0.019 |   0.275 |    0.235 | 
     | FE_RC_4018_0        | A2 v -> ZN ^ | NAND3_X2  | 0.020 |   0.295 |    0.255 | 
     | g182729             | A ^ -> ZN v  | OAI221_X4 | 0.077 |   0.372 |    0.332 | 
     | cpuregs_reg[1][13]  | SI v         | SDFF_X1   | 0.004 |   0.377 |    0.336 | 
     +-----------------------------------------------------------------------------+ 
Path 401: VIOLATED Setup Check with Pin cpuregs_reg[25][31]/CK 
Endpoint:   cpuregs_reg[25][31]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[21]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.029
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.401
- Arrival Time                  0.441
= Slack Time                   -0.040
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[21]      | CK ^         |          |       |  -0.002 |   -0.043 | 
     | reg_pc_reg[21]      | CK ^ -> Q ^  | DFF_X1   | 0.136 |   0.134 |    0.094 | 
     | FE_RC_483_0         | A2 ^ -> ZN v | NAND2_X1 | 0.022 |   0.156 |    0.116 | 
     | FE_RC_482_0         | A1 v -> ZN ^ | NOR2_X1  | 0.025 |   0.181 |    0.141 | 
     | add_1312_30_g186112 | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.224 |    0.184 | 
     | g186116             | A1 ^ -> ZN ^ | AND2_X1  | 0.048 |   0.273 |    0.232 | 
     | FE_RC_3033_0        | A2 ^ -> ZN v | NAND2_X4 | 0.017 |   0.290 |    0.250 | 
     | FE_RC_3032_0        | A v -> ZN ^  | INV_X2   | 0.013 |   0.303 |    0.263 | 
     | FE_RC_3031_0        | A1 ^ -> ZN v | NAND2_X2 | 0.012 |   0.315 |    0.275 | 
     | FE_RC_3030_0        | A1 v -> ZN ^ | NAND2_X2 | 0.016 |   0.332 |    0.291 | 
     | FE_RC_3926_0        | A1 ^ -> ZN v | NAND2_X1 | 0.024 |   0.355 |    0.315 | 
     | FE_RC_3374_0        | A1 v -> ZN ^ | NAND2_X4 | 0.026 |   0.381 |    0.341 | 
     | FE_OCPC2066_n_23138 | A ^ -> Z ^   | BUF_X8   | 0.032 |   0.413 |    0.372 | 
     | g198428             | A1 ^ -> ZN v | NAND2_X1 | 0.016 |   0.428 |    0.388 | 
     | FE_RC_539_0         | A1 v -> ZN ^ | NAND2_X1 | 0.012 |   0.441 |    0.401 | 
     | cpuregs_reg[25][31] | D ^          | DFF_X1   | 0.000 |   0.441 |    0.401 | 
     +----------------------------------------------------------------------------+ 
Path 402: VIOLATED Setup Check with Pin cpuregs_reg[26][12]/CK 
Endpoint:   cpuregs_reg[26][12]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.029
- Setup                         0.085
+ Phase Shift                   0.400
= Required Time                 0.344
- Arrival Time                  0.384
= Slack Time                   -0.040
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.044 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.105 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.165 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.189 | 
     | add_1312_30_g182878 | A1 v -> ZN ^ | NOR2_X1   | 0.030 |   0.259 |    0.219 | 
     | add_1312_30_g7542   | A ^ -> ZN v  | XNOR2_X1  | 0.021 |   0.280 |    0.239 | 
     | g182694             | A1 v -> ZN ^ | NAND2_X2  | 0.020 |   0.299 |    0.259 | 
     | g203958             | A ^ -> ZN v  | OAI221_X2 | 0.042 |   0.342 |    0.301 | 
     | FE_OFC710_n_40656   | A v -> Z v   | BUF_X8    | 0.037 |   0.379 |    0.339 | 
     | cpuregs_reg[26][12] | SI v         | SDFF_X1   | 0.005 |   0.384 |    0.344 | 
     +-----------------------------------------------------------------------------+ 
Path 403: VIOLATED Setup Check with Pin cpuregs_reg[5][0]/CK 
Endpoint:   cpuregs_reg[5][0]/D  (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.016
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.385
- Arrival Time                  0.425
= Slack Time                   -0.040
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3] | CK ^         |          |       |   0.019 |   -0.021 | 
     | latched_rd_reg[3] | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.073 | 
     | g173022           | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.099 | 
     | FE_RC_2515_0      | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.108 | 
     | FE_RC_2513_0      | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.128 | 
     | FE_RC_2512_0      | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.153 | 
     | g30               | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.169 | 
     | g205985           | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.219 | 
     | g205988           | A1 ^ -> ZN ^ | AND2_X4  | 0.060 |   0.319 |    0.279 | 
     | FE_RC_4017_0      | A2 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.363 |    0.323 | 
     | FE_OFC321_n_45728 | A ^ -> Z ^   | BUF_X16  | 0.024 |   0.387 |    0.347 | 
     | g186657           | A1 ^ -> ZN v | NAND2_X1 | 0.020 |   0.407 |    0.367 | 
     | g169344           | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.425 |    0.385 | 
     | cpuregs_reg[5][0] | D ^          | DFF_X1   | 0.000 |   0.425 |    0.385 | 
     +--------------------------------------------------------------------------+ 
Path 404: VIOLATED Setup Check with Pin cpuregs_reg[2][26]/CK 
Endpoint:   cpuregs_reg[2][26]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[21]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.033
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.404
- Arrival Time                  0.444
= Slack Time                   -0.040
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[21]      | CK ^         |          |       |  -0.002 |   -0.042 | 
     | reg_pc_reg[21]      | CK ^ -> Q ^  | DFF_X1   | 0.136 |   0.134 |    0.094 | 
     | FE_RC_483_0         | A2 ^ -> ZN v | NAND2_X1 | 0.022 |   0.156 |    0.116 | 
     | FE_RC_482_0         | A1 v -> ZN ^ | NOR2_X1  | 0.025 |   0.181 |    0.141 | 
     | add_1312_30_g186112 | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.224 |    0.184 | 
     | add_1312_30_g7577   | A1 ^ -> ZN ^ | AND2_X1  | 0.034 |   0.259 |    0.219 | 
     | add_1312_30_g7568   | A2 ^ -> ZN v | NAND2_X1 | 0.017 |   0.276 |    0.236 | 
     | FE_RC_3072_0        | A2 v -> ZN ^ | NAND2_X1 | 0.017 |   0.293 |    0.253 | 
     | FE_RC_3071_0        | A ^ -> ZN v  | OAI21_X1 | 0.021 |   0.314 |    0.274 | 
     | FE_RC_519_0         | A1 v -> ZN ^ | OAI22_X2 | 0.041 |   0.355 |    0.315 | 
     | FE_RC_517_0         | A1 ^ -> ZN v | NOR2_X4  | 0.016 |   0.371 |    0.331 | 
     | FE_RC_518_0         | A v -> ZN ^  | INV_X8   | 0.036 |   0.407 |    0.367 | 
     | g198959             | A1 ^ -> ZN v | NAND2_X1 | 0.022 |   0.430 |    0.390 | 
     | FE_RC_1290_0        | A1 v -> ZN ^ | NAND2_X1 | 0.014 |   0.444 |    0.404 | 
     | cpuregs_reg[2][26]  | D ^          | DFF_X1   | 0.000 |   0.444 |    0.404 | 
     +----------------------------------------------------------------------------+ 
Path 405: VIOLATED Setup Check with Pin cpuregs_reg[15][13]/CK 
Endpoint:   cpuregs_reg[15][13]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.337
- Arrival Time                  0.377
= Slack Time                   -0.040
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.044 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.106 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.165 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.189 | 
     | g191631             | A1 v -> ZN ^ | NOR2_X2   | 0.027 |   0.256 |    0.216 | 
     | FE_RC_4007_0        | A2 ^ -> ZN v | NAND2_X1  | 0.019 |   0.275 |    0.235 | 
     | FE_RC_4018_0        | A2 v -> ZN ^ | NAND3_X2  | 0.020 |   0.295 |    0.255 | 
     | g182729             | A ^ -> ZN v  | OAI221_X4 | 0.077 |   0.372 |    0.332 | 
     | cpuregs_reg[15][13] | SI v         | SDFF_X2   | 0.005 |   0.377 |    0.337 | 
     +-----------------------------------------------------------------------------+ 
Path 406: VIOLATED Setup Check with Pin cpuregs_reg[10][13]/CK 
Endpoint:   cpuregs_reg[10][13]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.337
- Arrival Time                  0.377
= Slack Time                   -0.040
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.044 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.106 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.165 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.189 | 
     | g191631             | A1 v -> ZN ^ | NOR2_X2   | 0.027 |   0.256 |    0.216 | 
     | FE_RC_4007_0        | A2 ^ -> ZN v | NAND2_X1  | 0.019 |   0.275 |    0.235 | 
     | FE_RC_4018_0        | A2 v -> ZN ^ | NAND3_X2  | 0.020 |   0.295 |    0.255 | 
     | g182729             | A ^ -> ZN v  | OAI221_X4 | 0.077 |   0.372 |    0.332 | 
     | cpuregs_reg[10][13] | SI v         | SDFF_X2   | 0.005 |   0.377 |    0.337 | 
     +-----------------------------------------------------------------------------+ 
Path 407: VIOLATED Setup Check with Pin cpuregs_reg[14][13]/CK 
Endpoint:   cpuregs_reg[14][13]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.337
- Arrival Time                  0.377
= Slack Time                   -0.040
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.044 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.106 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.165 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.189 | 
     | g191631             | A1 v -> ZN ^ | NOR2_X2   | 0.027 |   0.256 |    0.216 | 
     | FE_RC_4007_0        | A2 ^ -> ZN v | NAND2_X1  | 0.019 |   0.275 |    0.235 | 
     | FE_RC_4018_0        | A2 v -> ZN ^ | NAND3_X2  | 0.020 |   0.295 |    0.255 | 
     | g182729             | A ^ -> ZN v  | OAI221_X4 | 0.077 |   0.372 |    0.332 | 
     | cpuregs_reg[14][13] | SI v         | SDFF_X2   | 0.004 |   0.377 |    0.337 | 
     +-----------------------------------------------------------------------------+ 
Path 408: VIOLATED Setup Check with Pin cpuregs_reg[9][23]/CK 
Endpoint:   cpuregs_reg[9][23]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[16]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.030
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.402
- Arrival Time                  0.442
= Slack Time                   -0.040
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[16]        | CK ^         |          |       |  -0.003 |   -0.043 | 
     | reg_pc_reg[16]        | CK ^ -> Q ^  | DFF_X1   | 0.120 |   0.117 |    0.077 | 
     | FE_OCPC2058_reg_pc_16 | A ^ -> Z ^   | BUF_X8   | 0.032 |   0.149 |    0.110 | 
     | add_1312_30_g204051   | A2 ^ -> ZN ^ | AND4_X1  | 0.073 |   0.223 |    0.183 | 
     | add_1312_30_g7601     | A1 ^ -> ZN ^ | AND3_X1  | 0.046 |   0.269 |    0.229 | 
     | add_1312_30_g7572     | A2 ^ -> ZN ^ | AND2_X2  | 0.031 |   0.300 |    0.260 | 
     | FE_RC_576_0           | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.312 |    0.272 | 
     | FE_RC_575_0           | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.331 |    0.291 | 
     | FE_RC_573_0           | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.350 |    0.310 | 
     | FE_RC_571_0           | A1 v -> ZN ^ | NAND2_X2 | 0.022 |   0.373 |    0.333 | 
     | FE_RC_572_0           | A ^ -> ZN v  | INV_X4   | 0.017 |   0.390 |    0.350 | 
     | FE_OFC177_n_18242     | A v -> ZN ^  | INV_X16  | 0.023 |   0.413 |    0.373 | 
     | g200032               | A1 ^ -> ZN v | NAND2_X1 | 0.016 |   0.428 |    0.388 | 
     | FE_RC_1344_0          | A1 v -> ZN ^ | NAND2_X1 | 0.014 |   0.442 |    0.402 | 
     | cpuregs_reg[9][23]    | D ^          | DFF_X1   | 0.000 |   0.442 |    0.402 | 
     +------------------------------------------------------------------------------+ 
Path 409: VIOLATED Setup Check with Pin cpuregs_reg[3][13]/CK 
Endpoint:   cpuregs_reg[3][13]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.336
- Arrival Time                  0.376
= Slack Time                   -0.040
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.044 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.106 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.166 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.189 | 
     | g191631             | A1 v -> ZN ^ | NOR2_X2   | 0.027 |   0.256 |    0.216 | 
     | FE_RC_4007_0        | A2 ^ -> ZN v | NAND2_X1  | 0.019 |   0.275 |    0.235 | 
     | FE_RC_4018_0        | A2 v -> ZN ^ | NAND3_X2  | 0.020 |   0.295 |    0.255 | 
     | g182729             | A ^ -> ZN v  | OAI221_X4 | 0.077 |   0.372 |    0.332 | 
     | cpuregs_reg[3][13]  | SI v         | SDFF_X2   | 0.004 |   0.376 |    0.336 | 
     +-----------------------------------------------------------------------------+ 
Path 410: VIOLATED Setup Check with Pin cpuregs_reg[14][20]/CK 
Endpoint:   cpuregs_reg[14][20]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.032
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.402
- Arrival Time                  0.442
= Slack Time                   -0.040
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.044 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.106 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.139 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.175 | 
     | add_1312_30_g175238 | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.257 |    0.217 | 
     | add_1312_30_g7556   | A1 ^ -> ZN ^ | AND2_X1  | 0.042 |   0.299 |    0.259 | 
     | add_1312_30_g7540   | A ^ -> ZN ^  | XNOR2_X2 | 0.038 |   0.337 |    0.297 | 
     | g171927             | B1 ^ -> ZN v | AOI21_X2 | 0.027 |   0.364 |    0.324 | 
     | FE_OCPC1542_n_2193  | A v -> ZN ^  | INV_X8   | 0.036 |   0.400 |    0.360 | 
     | g199929             | A1 ^ -> ZN v | NAND2_X1 | 0.022 |   0.422 |    0.382 | 
     | g168982             | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.442 |    0.402 | 
     | cpuregs_reg[14][20] | D ^          | DFF_X1   | 0.000 |   0.442 |    0.402 | 
     +----------------------------------------------------------------------------+ 
Path 411: VIOLATED Setup Check with Pin reg_out_reg[3]/CK 
Endpoint:   reg_out_reg[3]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_op1_reg[1]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.003
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.367
- Arrival Time                  0.407
= Slack Time                   -0.040
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.017
     = Beginpoint Arrival Time       0.017
     +----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                 |              |          |       |  Time   |   Time   | 
     |---------------------------------+--------------+----------+-------+---------+----------| 
     | reg_op1_reg[1]                  | CK ^         |          |       |   0.017 |   -0.023 | 
     | reg_op1_reg[1]                  | CK ^ -> Q v  | DFF_X1   | 0.113 |   0.130 |    0.090 | 
     | FE_OCPC1728_FE_OFN97_pcpi_rs1_1 | A v -> Z v   | BUF_X4   | 0.032 |   0.162 |    0.122 | 
     | FE_OCPC2047_FE_OFN97_pcpi_rs1_1 | A v -> ZN ^  | INV_X4   | 0.020 |   0.182 |    0.142 | 
     | FE_OCPC2052_FE_OFN45715_n_6598  | A ^ -> ZN v  | INV_X4   | 0.010 |   0.192 |    0.152 | 
     | g97067__186353_dup              | A2 v -> ZN v | AND2_X4  | 0.027 |   0.219 |    0.179 | 
     | g97002__188471                  | A1 v -> ZN ^ | NAND2_X2 | 0.016 |   0.235 |    0.195 | 
     | FE_RC_527_0                     | A2 ^ -> ZN v | NAND2_X1 | 0.014 |   0.249 |    0.209 | 
     | FE_RC_526_0                     | A1 v -> ZN ^ | NOR2_X1  | 0.056 |   0.305 |    0.265 | 
     | g96689__192029                  | A1 ^ -> ZN v | NAND2_X1 | 0.033 |   0.338 |    0.298 | 
     | FE_OCPC1177_n_27962             | A v -> ZN ^  | INV_X2   | 0.024 |   0.362 |    0.322 | 
     | FE_RC_685_0                     | A2 ^ -> ZN v | NAND2_X1 | 0.020 |   0.382 |    0.342 | 
     | FE_RC_3219_0                    | A3 v -> ZN ^ | NAND4_X2 | 0.024 |   0.406 |    0.366 | 
     | reg_out_reg[3]                  | D ^          | DFF_X1   | 0.000 |   0.407 |    0.367 | 
     +----------------------------------------------------------------------------------------+ 
Path 412: VIOLATED Setup Check with Pin cpuregs_reg[5][12]/CK 
Endpoint:   cpuregs_reg[5][12]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.391
- Arrival Time                  0.431
= Slack Time                   -0.040
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.044 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.106 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.166 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.189 | 
     | add_1312_30_g182878 | A1 v -> ZN ^ | NOR2_X1   | 0.030 |   0.259 |    0.219 | 
     | add_1312_30_g7542   | A ^ -> ZN ^  | XNOR2_X1  | 0.045 |   0.304 |    0.264 | 
     | g182694             | A1 ^ -> ZN v | NAND2_X2  | 0.020 |   0.324 |    0.285 | 
     | g203958             | A v -> ZN ^  | OAI221_X2 | 0.033 |   0.357 |    0.317 | 
     | FE_OFC710_n_40656   | A ^ -> Z ^   | BUF_X8    | 0.037 |   0.394 |    0.354 | 
     | g182705             | A2 ^ -> ZN v | NAND2_X1  | 0.017 |   0.411 |    0.371 | 
     | g169130             | A v -> ZN ^  | OAI21_X1  | 0.021 |   0.431 |    0.391 | 
     | cpuregs_reg[5][12]  | D ^          | DFF_X1    | 0.000 |   0.431 |    0.391 | 
     +-----------------------------------------------------------------------------+ 
Path 413: VIOLATED Setup Check with Pin alu_out_q_reg[6]/CK 
Endpoint:   alu_out_q_reg[6]/D (^) checked with  leading edge of 'clk'
Beginpoint: instr_sub_reg/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.004
- Setup                         0.033
+ Phase Shift                   0.400
= Required Time                 0.363
- Arrival Time                  0.403
= Slack Time                   -0.040
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +--------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                               |              |          |       |  Time   |   Time   | 
     |-------------------------------+--------------+----------+-------+---------+----------| 
     | instr_sub_reg                 | CK ^         |          |       |  -0.009 |   -0.048 | 
     | instr_sub_reg                 | CK ^ -> Q ^  | DFF_X1   | 0.107 |   0.099 |    0.059 | 
     | FE_OFC398_instr_sub           | A ^ -> ZN v  | INV_X2   | 0.015 |   0.113 |    0.073 | 
     | FE_OCPC843_FE_OFN74_instr_sub | A v -> Z v   | BUF_X8   | 0.030 |   0.143 |    0.103 | 
     | g97031__195327                | A v -> Z v   | MUX2_X2  | 0.056 |   0.199 |    0.160 | 
     | g184947                       | A1 v -> ZN ^ | NAND2_X1 | 0.036 |   0.235 |    0.195 | 
     | FE_RC_3225_0                  | A3 ^ -> ZN v | NAND4_X2 | 0.040 |   0.276 |    0.236 | 
     | FE_RC_470_0                   | A1 v -> ZN ^ | NAND4_X4 | 0.030 |   0.305 |    0.266 | 
     | g177472                       | B1 ^ -> ZN v | AOI21_X1 | 0.024 |   0.330 |    0.290 | 
     | g172001                       | A v -> ZN v  | XNOR2_X1 | 0.039 |   0.369 |    0.329 | 
     | g171241                       | B1 v -> ZN ^ | OAI21_X1 | 0.034 |   0.403 |    0.363 | 
     | alu_out_q_reg[6]              | D ^          | DFF_X1   | 0.000 |   0.403 |    0.363 | 
     +--------------------------------------------------------------------------------------+ 
Path 414: VIOLATED Setup Check with Pin cpuregs_reg[4][18]/CK 
Endpoint:   cpuregs_reg[4][18]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.024
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.394
- Arrival Time                  0.433
= Slack Time                   -0.040
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.043 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.106 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2  | 0.033 |   0.179 |    0.139 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2   | 0.036 |   0.215 |    0.175 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4   | 0.044 |   0.259 |    0.220 | 
     | add_1312_30_g7558   | A1 ^ -> ZN v | NAND2_X1  | 0.023 |   0.282 |    0.243 | 
     | FE_RC_3166_0        | A2 v -> ZN ^ | NAND2_X1  | 0.023 |   0.306 |    0.266 | 
     | FE_RC_3241_0        | A ^ -> ZN v  | OAI211_X2 | 0.028 |   0.333 |    0.294 | 
     | FE_RC_3240_0        | A1 v -> ZN v | AND3_X4   | 0.039 |   0.372 |    0.333 | 
     | FE_RC_522_0         | A v -> ZN ^  | INV_X16   | 0.020 |   0.393 |    0.353 | 
     | g190362             | A1 ^ -> ZN v | NAND2_X1  | 0.022 |   0.415 |    0.375 | 
     | g194062             | A v -> ZN ^  | OAI21_X1  | 0.019 |   0.433 |    0.394 | 
     | cpuregs_reg[4][18]  | D ^          | DFF_X1    | 0.000 |   0.433 |    0.394 | 
     +-----------------------------------------------------------------------------+ 
Path 415: VIOLATED Setup Check with Pin cpuregs_reg[27][12]/CK 
Endpoint:   cpuregs_reg[27][12]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.029
- Setup                         0.085
+ Phase Shift                   0.400
= Required Time                 0.344
- Arrival Time                  0.384
= Slack Time                   -0.040
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.043 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.106 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.166 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.189 | 
     | add_1312_30_g182878 | A1 v -> ZN ^ | NOR2_X1   | 0.030 |   0.259 |    0.219 | 
     | add_1312_30_g7542   | A ^ -> ZN v  | XNOR2_X1  | 0.021 |   0.280 |    0.240 | 
     | g182694             | A1 v -> ZN ^ | NAND2_X2  | 0.020 |   0.299 |    0.260 | 
     | g203958             | A ^ -> ZN v  | OAI221_X2 | 0.042 |   0.342 |    0.302 | 
     | FE_OFC710_n_40656   | A v -> Z v   | BUF_X8    | 0.037 |   0.379 |    0.339 | 
     | cpuregs_reg[27][12] | SI v         | SDFF_X1   | 0.005 |   0.384 |    0.344 | 
     +-----------------------------------------------------------------------------+ 
Path 416: VIOLATED Setup Check with Pin cpuregs_reg[18][13]/CK 
Endpoint:   cpuregs_reg[18][13]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.024
- Setup                         0.087
+ Phase Shift                   0.400
= Required Time                 0.337
- Arrival Time                  0.377
= Slack Time                   -0.040
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.043 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.106 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.166 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.189 | 
     | g191631             | A1 v -> ZN ^ | NOR2_X2   | 0.027 |   0.256 |    0.216 | 
     | FE_RC_4007_0        | A2 ^ -> ZN v | NAND2_X1  | 0.019 |   0.275 |    0.236 | 
     | FE_RC_4018_0        | A2 v -> ZN ^ | NAND3_X2  | 0.020 |   0.295 |    0.255 | 
     | g182729             | A ^ -> ZN v  | OAI221_X4 | 0.077 |   0.372 |    0.333 | 
     | cpuregs_reg[18][13] | SI v         | SDFF_X1   | 0.005 |   0.377 |    0.337 | 
     +-----------------------------------------------------------------------------+ 
Path 417: VIOLATED Setup Check with Pin cpuregs_reg[16][21]/CK 
Endpoint:   cpuregs_reg[16][21]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.023
+ Phase Shift                   0.400
= Required Time                 0.399
- Arrival Time                  0.438
= Slack Time                   -0.040
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.043 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.106 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.140 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.175 | 
     | add_1312_30_g175238 | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.257 |    0.217 | 
     | add_1312_30_g7573   | A1 ^ -> ZN v | NAND3_X1 | 0.022 |   0.278 |    0.239 | 
     | add_1312_30_g7533   | A v -> ZN v  | XNOR2_X1 | 0.040 |   0.318 |    0.278 | 
     | FE_RC_3026_0        | A1 v -> ZN ^ | NAND2_X1 | 0.023 |   0.340 |    0.301 | 
     | FE_RC_3025_0        | A1 ^ -> ZN ^ | AND3_X4  | 0.046 |   0.386 |    0.346 | 
     | FE_RC_439_0         | A ^ -> ZN v  | INV_X8   | 0.021 |   0.407 |    0.368 | 
     | g202026             | A1 v -> ZN ^ | NAND2_X4 | 0.020 |   0.427 |    0.387 | 
     | FE_RC_718_0         | A1 ^ -> ZN v | NAND2_X1 | 0.011 |   0.438 |    0.399 | 
     | cpuregs_reg[16][21] | D v          | DFF_X1   | 0.000 |   0.438 |    0.399 | 
     +----------------------------------------------------------------------------+ 
Path 418: VIOLATED Setup Check with Pin cpuregs_reg[9][26]/CK 
Endpoint:   cpuregs_reg[9][26]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[21]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.033
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.405
- Arrival Time                  0.444
= Slack Time                   -0.040
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[21]      | CK ^         |          |       |  -0.002 |   -0.042 | 
     | reg_pc_reg[21]      | CK ^ -> Q ^  | DFF_X1   | 0.136 |   0.134 |    0.094 | 
     | FE_RC_483_0         | A2 ^ -> ZN v | NAND2_X1 | 0.022 |   0.156 |    0.117 | 
     | FE_RC_482_0         | A1 v -> ZN ^ | NOR2_X1  | 0.025 |   0.181 |    0.142 | 
     | add_1312_30_g186112 | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.224 |    0.185 | 
     | add_1312_30_g7577   | A1 ^ -> ZN ^ | AND2_X1  | 0.034 |   0.259 |    0.219 | 
     | add_1312_30_g7568   | A2 ^ -> ZN v | NAND2_X1 | 0.017 |   0.276 |    0.236 | 
     | FE_RC_3072_0        | A2 v -> ZN ^ | NAND2_X1 | 0.017 |   0.293 |    0.254 | 
     | FE_RC_3071_0        | A ^ -> ZN v  | OAI21_X1 | 0.021 |   0.314 |    0.275 | 
     | FE_RC_519_0         | A1 v -> ZN ^ | OAI22_X2 | 0.041 |   0.355 |    0.316 | 
     | FE_RC_517_0         | A1 ^ -> ZN v | NOR2_X4  | 0.016 |   0.371 |    0.332 | 
     | FE_RC_518_0         | A v -> ZN ^  | INV_X8   | 0.036 |   0.407 |    0.368 | 
     | g200034             | A1 ^ -> ZN v | NAND2_X1 | 0.022 |   0.429 |    0.390 | 
     | FE_RC_1298_0        | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.444 |    0.405 | 
     | cpuregs_reg[9][26]  | D ^          | DFF_X1   | 0.000 |   0.444 |    0.405 | 
     +----------------------------------------------------------------------------+ 
Path 419: VIOLATED Setup Check with Pin cpuregs_reg[19][18]/CK 
Endpoint:   cpuregs_reg[19][18]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.024
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.394
- Arrival Time                  0.433
= Slack Time                   -0.040
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.043 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.106 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2  | 0.033 |   0.179 |    0.140 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2   | 0.036 |   0.215 |    0.175 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4   | 0.044 |   0.259 |    0.220 | 
     | add_1312_30_g7558   | A1 ^ -> ZN v | NAND2_X1  | 0.023 |   0.282 |    0.243 | 
     | FE_RC_3166_0        | A2 v -> ZN ^ | NAND2_X1  | 0.023 |   0.306 |    0.266 | 
     | FE_RC_3241_0        | A ^ -> ZN v  | OAI211_X2 | 0.028 |   0.333 |    0.294 | 
     | FE_RC_3240_0        | A1 v -> ZN v | AND3_X4   | 0.039 |   0.372 |    0.333 | 
     | FE_RC_522_0         | A v -> ZN ^  | INV_X16   | 0.020 |   0.393 |    0.353 | 
     | g205280             | A1 ^ -> ZN v | NAND2_X1  | 0.022 |   0.415 |    0.375 | 
     | g169116             | A v -> ZN ^  | OAI21_X1  | 0.019 |   0.433 |    0.394 | 
     | cpuregs_reg[19][18] | D ^          | DFF_X1    | 0.000 |   0.433 |    0.394 | 
     +-----------------------------------------------------------------------------+ 
Path 420: VIOLATED Setup Check with Pin cpuregs_reg[31][18]/CK 
Endpoint:   cpuregs_reg[31][18]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.391
- Arrival Time                  0.431
= Slack Time                   -0.040
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.043 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.106 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2  | 0.033 |   0.179 |    0.140 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2   | 0.036 |   0.215 |    0.175 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4   | 0.044 |   0.259 |    0.220 | 
     | add_1312_30_g7558   | A1 ^ -> ZN v | NAND2_X1  | 0.023 |   0.282 |    0.243 | 
     | FE_RC_3166_0        | A2 v -> ZN ^ | NAND2_X1  | 0.023 |   0.306 |    0.266 | 
     | FE_RC_3241_0        | A ^ -> ZN v  | OAI211_X2 | 0.028 |   0.333 |    0.294 | 
     | FE_RC_3240_0        | A1 v -> ZN v | AND3_X4   | 0.039 |   0.372 |    0.333 | 
     | FE_RC_522_0         | A v -> ZN ^  | INV_X16   | 0.020 |   0.393 |    0.353 | 
     | g198867             | A1 ^ -> ZN v | NAND2_X1  | 0.019 |   0.412 |    0.372 | 
     | g202173             | A v -> ZN ^  | OAI21_X1  | 0.019 |   0.431 |    0.391 | 
     | cpuregs_reg[31][18] | D ^          | DFF_X1    | 0.000 |   0.431 |    0.391 | 
     +-----------------------------------------------------------------------------+ 
Path 421: VIOLATED Setup Check with Pin cpuregs_reg[30][13]/CK 
Endpoint:   cpuregs_reg[30][13]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.336
- Arrival Time                  0.375
= Slack Time                   -0.039
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.043 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.106 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.166 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.190 | 
     | g191631             | A1 v -> ZN ^ | NOR2_X2   | 0.027 |   0.256 |    0.216 | 
     | FE_RC_4007_0        | A2 ^ -> ZN v | NAND2_X1  | 0.019 |   0.275 |    0.236 | 
     | FE_RC_4018_0        | A2 v -> ZN ^ | NAND3_X2  | 0.020 |   0.295 |    0.256 | 
     | g171928_dup         | A ^ -> ZN v  | OAI221_X4 | 0.077 |   0.372 |    0.333 | 
     | cpuregs_reg[30][13] | SI v         | SDFF_X2   | 0.003 |   0.375 |    0.336 | 
     +-----------------------------------------------------------------------------+ 
Path 422: VIOLATED Setup Check with Pin cpuregs_reg[7][13]/CK 
Endpoint:   cpuregs_reg[7][13]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.336
- Arrival Time                  0.375
= Slack Time                   -0.039
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.043 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.106 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.166 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.190 | 
     | g191631             | A1 v -> ZN ^ | NOR2_X2   | 0.027 |   0.256 |    0.216 | 
     | FE_RC_4007_0        | A2 ^ -> ZN v | NAND2_X1  | 0.019 |   0.275 |    0.236 | 
     | FE_RC_4018_0        | A2 v -> ZN ^ | NAND3_X2  | 0.020 |   0.295 |    0.256 | 
     | g171928_dup         | A ^ -> ZN v  | OAI221_X4 | 0.077 |   0.372 |    0.333 | 
     | cpuregs_reg[7][13]  | SI v         | SDFF_X2   | 0.003 |   0.375 |    0.336 | 
     +-----------------------------------------------------------------------------+ 
Path 423: VIOLATED Setup Check with Pin cpuregs_reg[6][13]/CK 
Endpoint:   cpuregs_reg[6][13]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.336
- Arrival Time                  0.375
= Slack Time                   -0.039
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.043 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.106 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.166 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.190 | 
     | g191631             | A1 v -> ZN ^ | NOR2_X2   | 0.027 |   0.256 |    0.216 | 
     | FE_RC_4007_0        | A2 ^ -> ZN v | NAND2_X1  | 0.019 |   0.275 |    0.236 | 
     | FE_RC_4018_0        | A2 v -> ZN ^ | NAND3_X2  | 0.020 |   0.295 |    0.256 | 
     | g171928_dup         | A ^ -> ZN v  | OAI221_X4 | 0.077 |   0.372 |    0.333 | 
     | cpuregs_reg[6][13]  | SI v         | SDFF_X2   | 0.003 |   0.375 |    0.336 | 
     +-----------------------------------------------------------------------------+ 
Path 424: VIOLATED Setup Check with Pin cpuregs_reg[29][18]/CK 
Endpoint:   cpuregs_reg[29][18]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.392
- Arrival Time                  0.431
= Slack Time                   -0.039
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.043 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.106 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2  | 0.033 |   0.179 |    0.140 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2   | 0.036 |   0.215 |    0.176 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4   | 0.044 |   0.259 |    0.220 | 
     | add_1312_30_g7558   | A1 ^ -> ZN v | NAND2_X1  | 0.023 |   0.282 |    0.243 | 
     | FE_RC_3166_0        | A2 v -> ZN ^ | NAND2_X1  | 0.023 |   0.306 |    0.266 | 
     | FE_RC_3241_0        | A ^ -> ZN v  | OAI211_X2 | 0.028 |   0.333 |    0.294 | 
     | FE_RC_3240_0        | A1 v -> ZN v | AND3_X4   | 0.039 |   0.372 |    0.333 | 
     | FE_RC_522_0         | A v -> ZN ^  | INV_X16   | 0.020 |   0.393 |    0.353 | 
     | g194102             | A1 ^ -> ZN v | NAND2_X1  | 0.020 |   0.412 |    0.373 | 
     | g169825             | A v -> ZN ^  | OAI21_X1  | 0.019 |   0.431 |    0.392 | 
     | cpuregs_reg[29][18] | D ^          | DFF_X1    | 0.000 |   0.431 |    0.392 | 
     +-----------------------------------------------------------------------------+ 
Path 425: VIOLATED Setup Check with Pin cpuregs_reg[25][22]/CK 
Endpoint:   cpuregs_reg[25][22]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[16]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.394
- Arrival Time                  0.434
= Slack Time                   -0.039
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[16]        | CK ^         |          |       |  -0.003 |   -0.042 | 
     | reg_pc_reg[16]        | CK ^ -> Q ^  | DFF_X1   | 0.120 |   0.117 |    0.078 | 
     | FE_OCPC2058_reg_pc_16 | A ^ -> Z ^   | BUF_X8   | 0.032 |   0.149 |    0.110 | 
     | add_1312_30_g204051   | A2 ^ -> ZN ^ | AND4_X1  | 0.073 |   0.223 |    0.183 | 
     | add_1312_30_g7594     | A1 ^ -> ZN ^ | AND2_X1  | 0.037 |   0.259 |    0.220 | 
     | add_1312_30_g7562     | A2 ^ -> ZN ^ | AND2_X2  | 0.031 |   0.290 |    0.251 | 
     | FE_RC_646_0           | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.302 |    0.263 | 
     | FE_RC_645_0           | A v -> ZN ^  | OAI21_X1 | 0.023 |   0.325 |    0.286 | 
     | g182542               | B1 ^ -> ZN v | AOI21_X2 | 0.032 |   0.357 |    0.318 | 
     | FE_OFC146_n_18246     | A v -> ZN ^  | INV_X8   | 0.039 |   0.396 |    0.357 | 
     | g204693               | A1 ^ -> ZN v | NAND2_X1 | 0.022 |   0.418 |    0.379 | 
     | FE_RC_1011_0          | A1 v -> ZN ^ | NAND2_X1 | 0.016 |   0.433 |    0.394 | 
     | cpuregs_reg[25][22]   | D ^          | DFF_X1   | 0.000 |   0.434 |    0.394 | 
     +------------------------------------------------------------------------------+ 
Path 426: VIOLATED Setup Check with Pin cpuregs_reg[19][13]/CK 
Endpoint:   cpuregs_reg[19][13]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.024
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.338
- Arrival Time                  0.377
= Slack Time                   -0.039
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.043 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.107 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.166 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.190 | 
     | g191631             | A1 v -> ZN ^ | NOR2_X2   | 0.027 |   0.256 |    0.217 | 
     | FE_RC_4007_0        | A2 ^ -> ZN v | NAND2_X1  | 0.019 |   0.275 |    0.236 | 
     | FE_RC_4018_0        | A2 v -> ZN ^ | NAND3_X2  | 0.020 |   0.295 |    0.256 | 
     | g182729             | A ^ -> ZN v  | OAI221_X4 | 0.077 |   0.372 |    0.333 | 
     | cpuregs_reg[19][13] | SI v         | SDFF_X2   | 0.005 |   0.377 |    0.338 | 
     +-----------------------------------------------------------------------------+ 
Path 427: VIOLATED Setup Check with Pin cpuregs_reg[1][25]/CK 
Endpoint:   cpuregs_reg[1][25]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.032
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.402
- Arrival Time                  0.441
= Slack Time                   -0.039
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.043 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.107 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.140 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.176 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.259 |    0.220 | 
     | add_1312_30_g7567   | A1 ^ -> ZN ^ | AND2_X2  | 0.035 |   0.294 |    0.255 | 
     | FE_RC_491_0         | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.307 |    0.268 | 
     | FE_RC_490_0         | A v -> ZN ^  | OAI21_X1 | 0.023 |   0.329 |    0.290 | 
     | g182534             | B1 ^ -> ZN v | AOI21_X2 | 0.025 |   0.354 |    0.315 | 
     | FE_OCPC978_n_18238  | A v -> Z v   | BUF_X8   | 0.035 |   0.389 |    0.350 | 
     | FE_OCPC980_n_18238  | A v -> ZN ^  | INV_X4   | 0.017 |   0.405 |    0.366 | 
     | FE_OCPC976_n_18238  | A ^ -> ZN v  | INV_X1   | 0.008 |   0.413 |    0.374 | 
     | g192556             | B2 v -> ZN ^ | OAI21_X1 | 0.028 |   0.441 |    0.402 | 
     | cpuregs_reg[1][25]  | D ^          | DFF_X1   | 0.000 |   0.441 |    0.402 | 
     +----------------------------------------------------------------------------+ 
Path 428: VIOLATED Setup Check with Pin cpuregs_reg[2][13]/CK 
Endpoint:   cpuregs_reg[2][13]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.337
- Arrival Time                  0.376
= Slack Time                   -0.039
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.043 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.107 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.166 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.190 | 
     | g191631             | A1 v -> ZN ^ | NOR2_X2   | 0.027 |   0.256 |    0.217 | 
     | FE_RC_4007_0        | A2 ^ -> ZN v | NAND2_X1  | 0.019 |   0.275 |    0.236 | 
     | FE_RC_4018_0        | A2 v -> ZN ^ | NAND3_X2  | 0.020 |   0.295 |    0.256 | 
     | g182729             | A ^ -> ZN v  | OAI221_X4 | 0.077 |   0.372 |    0.333 | 
     | cpuregs_reg[2][13]  | SI v         | SDFF_X2   | 0.004 |   0.376 |    0.337 | 
     +-----------------------------------------------------------------------------+ 
Path 429: VIOLATED Setup Check with Pin mem_addr_reg[14]/CK 
Endpoint:   mem_addr_reg[14]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_do_rinst_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.014
- Setup                         0.080
+ Phase Shift                   0.400
= Required Time                 0.306
- Arrival Time                  0.345
= Slack Time                   -0.039
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +----------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                          |              |           |       |  Time   |   Time   | 
     |--------------------------+--------------+-----------+-------+---------+----------| 
     | mem_do_rinst_reg         | CK ^         |           |       |  -0.006 |   -0.045 | 
     | mem_do_rinst_reg         | CK ^ -> Q ^  | DFF_X1    | 0.111 |   0.104 |    0.065 | 
     | FE_OCPC1727_mem_do_rinst | A ^ -> Z ^   | BUF_X1    | 0.035 |   0.139 |    0.100 | 
     | g97117__204089           | A1 ^ -> ZN ^ | OR2_X4    | 0.037 |   0.176 |    0.137 | 
     | g204092                  | A ^ -> ZN v  | INV_X4    | 0.020 |   0.196 |    0.157 | 
     | FE_OCPC1634_n_40784      | A v -> Z v   | BUF_X4    | 0.033 |   0.228 |    0.189 | 
     | g96714__204103           | C1 v -> ZN ^ | AOI222_X2 | 0.090 |   0.318 |    0.279 | 
     | FE_OCPC1853_n_40797      | A ^ -> ZN v  | INV_X2    | 0.025 |   0.343 |    0.304 | 
     | mem_addr_reg[14]         | D v          | SDFF_X2   | 0.002 |   0.345 |    0.306 | 
     +----------------------------------------------------------------------------------+ 
Path 430: VIOLATED Setup Check with Pin cpuregs_reg[28][12]/CK 
Endpoint:   cpuregs_reg[28][12]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.029
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.399
- Arrival Time                  0.438
= Slack Time                   -0.039
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |   -0.020 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.074 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.101 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.109 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.129 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.154 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.170 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.220 | 
     | g170963_dup195219   | A1 ^ -> ZN ^ | AND2_X2  | 0.053 |   0.312 |    0.273 | 
     | g195218             | A1 ^ -> ZN ^ | AND2_X4  | 0.049 |   0.362 |    0.323 | 
     | FE_OFC369_n_31170   | A ^ -> Z ^   | BUF_X8   | 0.036 |   0.398 |    0.359 | 
     | g182692             | A1 ^ -> ZN v | NAND2_X1 | 0.021 |   0.419 |    0.380 | 
     | g169735             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.438 |    0.399 | 
     | cpuregs_reg[28][12] | D ^          | DFF_X1   | 0.000 |   0.438 |    0.399 | 
     +----------------------------------------------------------------------------+ 
Path 431: VIOLATED Setup Check with Pin cpuregs_reg[17][12]/CK 
Endpoint:   cpuregs_reg[17][12]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.392
- Arrival Time                  0.432
= Slack Time                   -0.039
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.043 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.107 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.166 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.190 | 
     | add_1312_30_g182878 | A1 v -> ZN ^ | NOR2_X1   | 0.030 |   0.259 |    0.220 | 
     | add_1312_30_g7542   | A ^ -> ZN ^  | XNOR2_X1  | 0.045 |   0.304 |    0.265 | 
     | g182694             | A1 ^ -> ZN v | NAND2_X2  | 0.020 |   0.324 |    0.285 | 
     | g203958             | A v -> ZN ^  | OAI221_X2 | 0.033 |   0.357 |    0.318 | 
     | FE_OFC710_n_40656   | A ^ -> Z ^   | BUF_X8    | 0.037 |   0.394 |    0.355 | 
     | g190281             | A2 ^ -> ZN v | NAND2_X1  | 0.020 |   0.413 |    0.374 | 
     | g168222             | A v -> ZN ^  | OAI21_X1  | 0.018 |   0.432 |    0.392 | 
     | cpuregs_reg[17][12] | D ^          | DFF_X1    | 0.000 |   0.432 |    0.392 | 
     +-----------------------------------------------------------------------------+ 
Path 432: VIOLATED Setup Check with Pin mem_addr_reg[3]/CK 
Endpoint:   mem_addr_reg[3]/D  (v) checked with  leading edge of 'clk'
Beginpoint: mem_do_rinst_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.013
- Setup                         0.080
+ Phase Shift                   0.400
= Required Time                 0.307
- Arrival Time                  0.346
= Slack Time                   -0.039
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +----------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                          |              |           |       |  Time   |   Time   | 
     |--------------------------+--------------+-----------+-------+---------+----------| 
     | mem_do_rinst_reg         | CK ^         |           |       |  -0.006 |   -0.045 | 
     | mem_do_rinst_reg         | CK ^ -> Q ^  | DFF_X1    | 0.111 |   0.104 |    0.065 | 
     | FE_OCPC1727_mem_do_rinst | A ^ -> Z ^   | BUF_X1    | 0.035 |   0.139 |    0.100 | 
     | g97117__204089           | A1 ^ -> ZN ^ | OR2_X4    | 0.037 |   0.176 |    0.137 | 
     | g204092                  | A ^ -> ZN v  | INV_X4    | 0.020 |   0.196 |    0.157 | 
     | FE_OCPC1635_n_40784      | A v -> Z v   | BUF_X8    | 0.031 |   0.227 |    0.188 | 
     | g96534__204093           | C1 v -> ZN ^ | AOI222_X1 | 0.089 |   0.316 |    0.277 | 
     | g96528                   | A ^ -> ZN v  | INV_X1    | 0.029 |   0.345 |    0.306 | 
     | mem_addr_reg[3]          | D v          | SDFF_X2   | 0.001 |   0.346 |    0.307 | 
     +----------------------------------------------------------------------------------+ 
Path 433: VIOLATED Setup Check with Pin cpuregs_reg[28][13]/CK 
Endpoint:   cpuregs_reg[28][13]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.027
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.397
- Arrival Time                  0.436
= Slack Time                   -0.039
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |   -0.020 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.074 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.101 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.110 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.129 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.154 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.170 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.220 | 
     | g170963_dup195219   | A1 ^ -> ZN ^ | AND2_X2  | 0.053 |   0.312 |    0.273 | 
     | g195218             | A1 ^ -> ZN ^ | AND2_X4  | 0.049 |   0.362 |    0.323 | 
     | FE_OFC369_n_31170   | A ^ -> Z ^   | BUF_X8   | 0.036 |   0.398 |    0.359 | 
     | g182740             | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.417 |    0.378 | 
     | g169738             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.436 |    0.397 | 
     | cpuregs_reg[28][13] | D ^          | DFF_X1   | 0.000 |   0.436 |    0.397 | 
     +----------------------------------------------------------------------------+ 
Path 434: VIOLATED Setup Check with Pin cpuregs_reg[31][26]/CK 
Endpoint:   cpuregs_reg[31][26]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[21]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.033
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.404
- Arrival Time                  0.443
= Slack Time                   -0.039
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[21]      | CK ^         |          |       |  -0.002 |   -0.041 | 
     | reg_pc_reg[21]      | CK ^ -> Q ^  | DFF_X1   | 0.136 |   0.134 |    0.095 | 
     | FE_RC_483_0         | A2 ^ -> ZN v | NAND2_X1 | 0.022 |   0.156 |    0.117 | 
     | FE_RC_482_0         | A1 v -> ZN ^ | NOR2_X1  | 0.025 |   0.181 |    0.142 | 
     | add_1312_30_g186112 | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.224 |    0.185 | 
     | add_1312_30_g7577   | A1 ^ -> ZN ^ | AND2_X1  | 0.034 |   0.259 |    0.220 | 
     | add_1312_30_g7568   | A2 ^ -> ZN v | NAND2_X1 | 0.017 |   0.276 |    0.237 | 
     | FE_RC_3072_0        | A2 v -> ZN ^ | NAND2_X1 | 0.017 |   0.293 |    0.254 | 
     | FE_RC_3071_0        | A ^ -> ZN v  | OAI21_X1 | 0.021 |   0.314 |    0.275 | 
     | FE_RC_519_0         | A1 v -> ZN ^ | OAI22_X2 | 0.041 |   0.355 |    0.316 | 
     | FE_RC_517_0         | A1 ^ -> ZN v | NOR2_X4  | 0.016 |   0.371 |    0.332 | 
     | FE_RC_518_0         | A v -> ZN ^  | INV_X8   | 0.036 |   0.407 |    0.368 | 
     | g206181             | A1 ^ -> ZN v | NAND2_X1 | 0.021 |   0.429 |    0.390 | 
     | FE_RC_1098_0        | A1 v -> ZN ^ | NAND2_X1 | 0.014 |   0.443 |    0.404 | 
     | cpuregs_reg[31][26] | D ^          | DFF_X1   | 0.000 |   0.443 |    0.404 | 
     +----------------------------------------------------------------------------+ 
Path 435: VIOLATED Setup Check with Pin cpuregs_reg[23][22]/CK 
Endpoint:   cpuregs_reg[23][22]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[16]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.394
- Arrival Time                  0.433
= Slack Time                   -0.039
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[16]        | CK ^         |          |       |  -0.003 |   -0.042 | 
     | reg_pc_reg[16]        | CK ^ -> Q ^  | DFF_X1   | 0.120 |   0.117 |    0.078 | 
     | FE_OCPC2058_reg_pc_16 | A ^ -> Z ^   | BUF_X8   | 0.032 |   0.149 |    0.111 | 
     | add_1312_30_g204051   | A2 ^ -> ZN ^ | AND4_X1  | 0.073 |   0.223 |    0.184 | 
     | add_1312_30_g7594     | A1 ^ -> ZN ^ | AND2_X1  | 0.037 |   0.259 |    0.220 | 
     | add_1312_30_g7562     | A2 ^ -> ZN ^ | AND2_X2  | 0.031 |   0.290 |    0.251 | 
     | FE_RC_646_0           | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.302 |    0.263 | 
     | FE_RC_645_0           | A v -> ZN ^  | OAI21_X1 | 0.023 |   0.325 |    0.287 | 
     | g182542               | B1 ^ -> ZN v | AOI21_X2 | 0.032 |   0.357 |    0.318 | 
     | FE_OFC146_n_18246     | A v -> ZN ^  | INV_X8   | 0.039 |   0.396 |    0.357 | 
     | g206056               | A1 ^ -> ZN v | NAND2_X1 | 0.023 |   0.419 |    0.380 | 
     | FE_RC_1286_0          | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.433 |    0.394 | 
     | cpuregs_reg[23][22]   | D ^          | DFF_X1   | 0.000 |   0.433 |    0.394 | 
     +------------------------------------------------------------------------------+ 
Path 436: VIOLATED Setup Check with Pin cpuregs_reg[18][18]/CK 
Endpoint:   cpuregs_reg[18][18]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.024
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.394
- Arrival Time                  0.433
= Slack Time                   -0.039
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.042 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.107 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2  | 0.033 |   0.179 |    0.140 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2   | 0.036 |   0.215 |    0.176 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4   | 0.044 |   0.259 |    0.220 | 
     | add_1312_30_g7558   | A1 ^ -> ZN v | NAND2_X1  | 0.023 |   0.282 |    0.243 | 
     | FE_RC_3166_0        | A2 v -> ZN ^ | NAND2_X1  | 0.023 |   0.306 |    0.267 | 
     | FE_RC_3241_0        | A ^ -> ZN v  | OAI211_X2 | 0.028 |   0.333 |    0.295 | 
     | FE_RC_3240_0        | A1 v -> ZN v | AND3_X4   | 0.039 |   0.372 |    0.334 | 
     | FE_RC_522_0         | A v -> ZN ^  | INV_X16   | 0.020 |   0.393 |    0.354 | 
     | g208462             | A1 ^ -> ZN v | NAND2_X1  | 0.022 |   0.414 |    0.375 | 
     | g169074             | A v -> ZN ^  | OAI21_X1  | 0.019 |   0.433 |    0.394 | 
     | cpuregs_reg[18][18] | D ^          | DFF_X1    | 0.000 |   0.433 |    0.394 | 
     +-----------------------------------------------------------------------------+ 
Path 437: VIOLATED Setup Check with Pin cpuregs_reg[8][26]/CK 
Endpoint:   cpuregs_reg[8][26]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[21]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.033
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.404
- Arrival Time                  0.443
= Slack Time                   -0.039
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[21]      | CK ^         |          |       |  -0.002 |   -0.041 | 
     | reg_pc_reg[21]      | CK ^ -> Q ^  | DFF_X1   | 0.136 |   0.134 |    0.095 | 
     | FE_RC_483_0         | A2 ^ -> ZN v | NAND2_X1 | 0.022 |   0.156 |    0.118 | 
     | FE_RC_482_0         | A1 v -> ZN ^ | NOR2_X1  | 0.025 |   0.181 |    0.143 | 
     | add_1312_30_g186112 | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.224 |    0.186 | 
     | add_1312_30_g7577   | A1 ^ -> ZN ^ | AND2_X1  | 0.034 |   0.259 |    0.220 | 
     | add_1312_30_g7568   | A2 ^ -> ZN v | NAND2_X1 | 0.017 |   0.276 |    0.237 | 
     | FE_RC_3072_0        | A2 v -> ZN ^ | NAND2_X1 | 0.017 |   0.293 |    0.255 | 
     | FE_RC_3071_0        | A ^ -> ZN v  | OAI21_X1 | 0.021 |   0.314 |    0.275 | 
     | FE_RC_519_0         | A1 v -> ZN ^ | OAI22_X2 | 0.041 |   0.355 |    0.316 | 
     | FE_RC_517_0         | A1 ^ -> ZN v | NOR2_X4  | 0.016 |   0.371 |    0.333 | 
     | FE_RC_518_0         | A v -> ZN ^  | INV_X8   | 0.036 |   0.407 |    0.369 | 
     | g186883             | A1 ^ -> ZN v | NAND2_X1 | 0.021 |   0.429 |    0.390 | 
     | FE_RC_1284_0        | A1 v -> ZN ^ | NAND2_X1 | 0.014 |   0.443 |    0.404 | 
     | cpuregs_reg[8][26]  | D ^          | DFF_X1   | 0.000 |   0.443 |    0.404 | 
     +----------------------------------------------------------------------------+ 
Path 438: VIOLATED Setup Check with Pin cpuregs_reg[20][22]/CK 
Endpoint:   cpuregs_reg[20][22]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[16]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.393
- Arrival Time                  0.432
= Slack Time                   -0.039
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[16]        | CK ^         |          |       |  -0.003 |   -0.042 | 
     | reg_pc_reg[16]        | CK ^ -> Q ^  | DFF_X1   | 0.120 |   0.117 |    0.078 | 
     | FE_OCPC2058_reg_pc_16 | A ^ -> Z ^   | BUF_X8   | 0.032 |   0.149 |    0.111 | 
     | add_1312_30_g204051   | A2 ^ -> ZN ^ | AND4_X1  | 0.073 |   0.223 |    0.184 | 
     | add_1312_30_g7594     | A1 ^ -> ZN ^ | AND2_X1  | 0.037 |   0.259 |    0.220 | 
     | add_1312_30_g7562     | A2 ^ -> ZN ^ | AND2_X2  | 0.031 |   0.290 |    0.251 | 
     | FE_RC_646_0           | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.302 |    0.264 | 
     | FE_RC_645_0           | A v -> ZN ^  | OAI21_X1 | 0.023 |   0.325 |    0.287 | 
     | g182542               | B1 ^ -> ZN v | AOI21_X2 | 0.032 |   0.357 |    0.318 | 
     | FE_OFC146_n_18246     | A v -> ZN ^  | INV_X8   | 0.039 |   0.396 |    0.357 | 
     | g204681               | A1 ^ -> ZN v | NAND2_X1 | 0.021 |   0.417 |    0.378 | 
     | FE_RC_1005_0          | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.432 |    0.393 | 
     | cpuregs_reg[20][22]   | D ^          | DFF_X1   | 0.000 |   0.432 |    0.393 | 
     +------------------------------------------------------------------------------+ 
Path 439: VIOLATED Setup Check with Pin cpuregs_reg[11][13]/CK 
Endpoint:   cpuregs_reg[11][13]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.024
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.338
- Arrival Time                  0.377
= Slack Time                   -0.039
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.042 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.107 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.167 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.190 | 
     | g191631             | A1 v -> ZN ^ | NOR2_X2   | 0.027 |   0.256 |    0.217 | 
     | FE_RC_4007_0        | A2 ^ -> ZN v | NAND2_X1  | 0.019 |   0.275 |    0.237 | 
     | FE_RC_4018_0        | A2 v -> ZN ^ | NAND3_X2  | 0.020 |   0.295 |    0.256 | 
     | g182729             | A ^ -> ZN v  | OAI221_X4 | 0.077 |   0.372 |    0.334 | 
     | cpuregs_reg[11][13] | SI v         | SDFF_X2   | 0.005 |   0.377 |    0.338 | 
     +-----------------------------------------------------------------------------+ 
Path 440: VIOLATED Setup Check with Pin cpuregs_reg[31][13]/CK 
Endpoint:   cpuregs_reg[31][13]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.337
- Arrival Time                  0.376
= Slack Time                   -0.039
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.042 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.107 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.167 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.191 | 
     | g191631             | A1 v -> ZN ^ | NOR2_X2   | 0.027 |   0.256 |    0.217 | 
     | FE_RC_4007_0        | A2 ^ -> ZN v | NAND2_X1  | 0.019 |   0.275 |    0.237 | 
     | FE_RC_4018_0        | A2 v -> ZN ^ | NAND3_X2  | 0.020 |   0.295 |    0.256 | 
     | g182729             | A ^ -> ZN v  | OAI221_X4 | 0.077 |   0.372 |    0.334 | 
     | cpuregs_reg[31][13] | SI v         | SDFF_X2   | 0.004 |   0.376 |    0.337 | 
     +-----------------------------------------------------------------------------+ 
Path 441: VIOLATED Setup Check with Pin cpuregs_reg[3][22]/CK 
Endpoint:   cpuregs_reg[3][22]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[16]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.395
- Arrival Time                  0.433
= Slack Time                   -0.039
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[16]        | CK ^         |          |       |  -0.003 |   -0.041 | 
     | reg_pc_reg[16]        | CK ^ -> Q ^  | DFF_X1   | 0.120 |   0.117 |    0.079 | 
     | FE_OCPC2058_reg_pc_16 | A ^ -> Z ^   | BUF_X8   | 0.032 |   0.149 |    0.111 | 
     | add_1312_30_g204051   | A2 ^ -> ZN ^ | AND4_X1  | 0.073 |   0.223 |    0.184 | 
     | add_1312_30_g7594     | A1 ^ -> ZN ^ | AND2_X1  | 0.037 |   0.259 |    0.221 | 
     | add_1312_30_g7562     | A2 ^ -> ZN ^ | AND2_X2  | 0.031 |   0.290 |    0.251 | 
     | FE_RC_646_0           | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.302 |    0.264 | 
     | FE_RC_645_0           | A v -> ZN ^  | OAI21_X1 | 0.023 |   0.325 |    0.287 | 
     | g182542               | B1 ^ -> ZN v | AOI21_X2 | 0.032 |   0.357 |    0.318 | 
     | FE_OFC146_n_18246     | A v -> ZN ^  | INV_X8   | 0.039 |   0.396 |    0.357 | 
     | g204707               | A1 ^ -> ZN v | NAND2_X1 | 0.021 |   0.417 |    0.378 | 
     | FE_RC_1201_0          | A2 v -> ZN ^ | NAND2_X1 | 0.016 |   0.433 |    0.395 | 
     | cpuregs_reg[3][22]    | D ^          | DFF_X1   | 0.000 |   0.433 |    0.395 | 
     +------------------------------------------------------------------------------+ 
Path 442: VIOLATED Setup Check with Pin cpuregs_reg[6][18]/CK 
Endpoint:   cpuregs_reg[6][18]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.024
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.394
- Arrival Time                  0.432
= Slack Time                   -0.039
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.042 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.107 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2  | 0.033 |   0.179 |    0.141 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2   | 0.036 |   0.215 |    0.176 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4   | 0.044 |   0.259 |    0.221 | 
     | add_1312_30_g7558   | A1 ^ -> ZN v | NAND2_X1  | 0.023 |   0.282 |    0.244 | 
     | FE_RC_3166_0        | A2 v -> ZN ^ | NAND2_X1  | 0.023 |   0.306 |    0.267 | 
     | FE_RC_3241_0        | A ^ -> ZN v  | OAI211_X2 | 0.028 |   0.333 |    0.295 | 
     | FE_RC_3240_0        | A1 v -> ZN v | AND3_X4   | 0.039 |   0.372 |    0.334 | 
     | FE_RC_522_0         | A v -> ZN ^  | INV_X16   | 0.020 |   0.393 |    0.354 | 
     | g170182             | A1 ^ -> ZN v | NAND2_X1  | 0.021 |   0.414 |    0.375 | 
     | g194458             | A v -> ZN ^  | OAI21_X1  | 0.018 |   0.432 |    0.394 | 
     | cpuregs_reg[6][18]  | D ^          | DFF_X1    | 0.000 |   0.432 |    0.394 | 
     +-----------------------------------------------------------------------------+ 
Path 443: VIOLATED Setup Check with Pin cpuregs_reg[8][23]/CK 
Endpoint:   cpuregs_reg[8][23]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[16]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.030
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.402
- Arrival Time                  0.440
= Slack Time                   -0.039
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[16]        | CK ^         |          |       |  -0.003 |   -0.041 | 
     | reg_pc_reg[16]        | CK ^ -> Q ^  | DFF_X1   | 0.120 |   0.117 |    0.079 | 
     | FE_OCPC2058_reg_pc_16 | A ^ -> Z ^   | BUF_X8   | 0.032 |   0.149 |    0.111 | 
     | add_1312_30_g204051   | A2 ^ -> ZN ^ | AND4_X1  | 0.073 |   0.223 |    0.184 | 
     | add_1312_30_g7601     | A1 ^ -> ZN ^ | AND3_X1  | 0.046 |   0.269 |    0.230 | 
     | add_1312_30_g7572     | A2 ^ -> ZN ^ | AND2_X2  | 0.031 |   0.300 |    0.262 | 
     | FE_RC_576_0           | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.312 |    0.274 | 
     | FE_RC_575_0           | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.331 |    0.293 | 
     | FE_RC_573_0           | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.350 |    0.312 | 
     | FE_RC_571_0           | A1 v -> ZN ^ | NAND2_X2 | 0.022 |   0.373 |    0.334 | 
     | FE_RC_572_0           | A ^ -> ZN v  | INV_X4   | 0.017 |   0.390 |    0.351 | 
     | FE_OFC177_n_18242     | A v -> ZN ^  | INV_X16  | 0.023 |   0.413 |    0.374 | 
     | g196189               | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.427 |    0.389 | 
     | FE_RC_1302_0          | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.440 |    0.402 | 
     | cpuregs_reg[8][23]    | D ^          | DFF_X1   | 0.000 |   0.440 |    0.402 | 
     +------------------------------------------------------------------------------+ 
Path 444: VIOLATED Setup Check with Pin mem_addr_reg[26]/CK 
Endpoint:   mem_addr_reg[26]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_do_rinst_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.014
- Setup                         0.080
+ Phase Shift                   0.400
= Required Time                 0.306
- Arrival Time                  0.344
= Slack Time                   -0.038
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +----------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                          |              |           |       |  Time   |   Time   | 
     |--------------------------+--------------+-----------+-------+---------+----------| 
     | mem_do_rinst_reg         | CK ^         |           |       |  -0.006 |   -0.045 | 
     | mem_do_rinst_reg         | CK ^ -> Q v  | DFF_X1    | 0.103 |   0.097 |    0.058 | 
     | FE_OCPC1727_mem_do_rinst | A v -> Z v   | BUF_X1    | 0.033 |   0.130 |    0.091 | 
     | g97117__204089           | A1 v -> ZN v | OR2_X4    | 0.050 |   0.179 |    0.141 | 
     | g203295                  | A1 v -> ZN v | AND3_X2   | 0.042 |   0.221 |    0.183 | 
     | FE_OFC698_n_40007        | A v -> Z v   | BUF_X16   | 0.029 |   0.250 |    0.212 | 
     | g96722__204118           | A1 v -> ZN ^ | AOI222_X2 | 0.063 |   0.313 |    0.275 | 
     | FE_OCPC1846_n_40812      | A ^ -> ZN v  | INV_X2    | 0.028 |   0.342 |    0.303 | 
     | mem_addr_reg[26]         | D v          | SDFF_X2   | 0.002 |   0.344 |    0.306 | 
     +----------------------------------------------------------------------------------+ 
Path 445: VIOLATED Setup Check with Pin cpuregs_reg[24][22]/CK 
Endpoint:   cpuregs_reg[24][22]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[16]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.395
- Arrival Time                  0.433
= Slack Time                   -0.038
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[16]        | CK ^         |          |       |  -0.003 |   -0.041 | 
     | reg_pc_reg[16]        | CK ^ -> Q ^  | DFF_X1   | 0.120 |   0.117 |    0.079 | 
     | FE_OCPC2058_reg_pc_16 | A ^ -> Z ^   | BUF_X8   | 0.032 |   0.149 |    0.111 | 
     | add_1312_30_g204051   | A2 ^ -> ZN ^ | AND4_X1  | 0.073 |   0.223 |    0.184 | 
     | add_1312_30_g7594     | A1 ^ -> ZN ^ | AND2_X1  | 0.037 |   0.259 |    0.221 | 
     | add_1312_30_g7562     | A2 ^ -> ZN ^ | AND2_X2  | 0.031 |   0.290 |    0.252 | 
     | FE_RC_646_0           | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.302 |    0.264 | 
     | FE_RC_645_0           | A v -> ZN ^  | OAI21_X1 | 0.023 |   0.325 |    0.287 | 
     | g182542               | B1 ^ -> ZN v | AOI21_X2 | 0.032 |   0.357 |    0.319 | 
     | FE_OFC146_n_18246     | A v -> ZN ^  | INV_X8   | 0.039 |   0.396 |    0.358 | 
     | g204698               | A1 ^ -> ZN v | NAND2_X1 | 0.022 |   0.418 |    0.380 | 
     | FE_RC_1213_0          | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.433 |    0.395 | 
     | cpuregs_reg[24][22]   | D ^          | DFF_X1   | 0.000 |   0.433 |    0.395 | 
     +------------------------------------------------------------------------------+ 
Path 446: VIOLATED Setup Check with Pin cpuregs_reg[28][9]/CK 
Endpoint:   cpuregs_reg[28][9]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.029
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.399
- Arrival Time                  0.437
= Slack Time                   -0.038
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |   0.019 |   -0.019 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.075 | 
     | g173022            | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.101 | 
     | FE_RC_2515_0       | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.110 | 
     | FE_RC_2513_0       | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.130 | 
     | FE_RC_2512_0       | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.155 | 
     | g30                | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.171 | 
     | g205985            | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.221 | 
     | g170963_dup195219  | A1 ^ -> ZN ^ | AND2_X2  | 0.053 |   0.312 |    0.274 | 
     | g195218            | A1 ^ -> ZN ^ | AND2_X4  | 0.049 |   0.362 |    0.324 | 
     | FE_OFC369_n_31170  | A ^ -> Z ^   | BUF_X8   | 0.036 |   0.398 |    0.359 | 
     | g182762            | A1 ^ -> ZN v | NAND2_X1 | 0.020 |   0.418 |    0.380 | 
     | g169723            | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.437 |    0.399 | 
     | cpuregs_reg[28][9] | D ^          | DFF_X1   | 0.000 |   0.437 |    0.399 | 
     +---------------------------------------------------------------------------+ 
Path 447: VIOLATED Setup Check with Pin cpuregs_reg[27][22]/CK 
Endpoint:   cpuregs_reg[27][22]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[16]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.393
- Arrival Time                  0.431
= Slack Time                   -0.038
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[16]        | CK ^         |          |       |  -0.003 |   -0.041 | 
     | reg_pc_reg[16]        | CK ^ -> Q ^  | DFF_X1   | 0.120 |   0.117 |    0.079 | 
     | FE_OCPC2058_reg_pc_16 | A ^ -> Z ^   | BUF_X8   | 0.032 |   0.149 |    0.111 | 
     | add_1312_30_g204051   | A2 ^ -> ZN ^ | AND4_X1  | 0.073 |   0.223 |    0.184 | 
     | add_1312_30_g7594     | A1 ^ -> ZN ^ | AND2_X1  | 0.037 |   0.259 |    0.221 | 
     | add_1312_30_g7562     | A2 ^ -> ZN ^ | AND2_X2  | 0.031 |   0.290 |    0.252 | 
     | FE_RC_646_0           | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.302 |    0.264 | 
     | FE_RC_645_0           | A v -> ZN ^  | OAI21_X1 | 0.023 |   0.325 |    0.287 | 
     | g182542               | B1 ^ -> ZN v | AOI21_X2 | 0.032 |   0.357 |    0.319 | 
     | FE_OFC146_n_18246     | A v -> ZN ^  | INV_X8   | 0.039 |   0.396 |    0.358 | 
     | g204675               | A1 ^ -> ZN v | NAND2_X1 | 0.021 |   0.417 |    0.379 | 
     | FE_RC_878_0           | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.431 |    0.393 | 
     | cpuregs_reg[27][22]   | D ^          | DFF_X1   | 0.000 |   0.431 |    0.393 | 
     +------------------------------------------------------------------------------+ 
Path 448: VIOLATED Setup Check with Pin mem_addr_reg[13]/CK 
Endpoint:   mem_addr_reg[13]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_do_rinst_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.014
- Setup                         0.080
+ Phase Shift                   0.400
= Required Time                 0.307
- Arrival Time                  0.345
= Slack Time                   -0.038
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +----------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                          |              |           |       |  Time   |   Time   | 
     |--------------------------+--------------+-----------+-------+---------+----------| 
     | mem_do_rinst_reg         | CK ^         |           |       |  -0.006 |   -0.044 | 
     | mem_do_rinst_reg         | CK ^ -> Q ^  | DFF_X1    | 0.111 |   0.104 |    0.066 | 
     | FE_OCPC1727_mem_do_rinst | A ^ -> Z ^   | BUF_X1    | 0.035 |   0.139 |    0.101 | 
     | g97117__204089           | A1 ^ -> ZN ^ | OR2_X4    | 0.037 |   0.176 |    0.138 | 
     | g204092                  | A ^ -> ZN v  | INV_X4    | 0.020 |   0.196 |    0.158 | 
     | FE_OCPC1634_n_40784      | A v -> Z v   | BUF_X4    | 0.033 |   0.228 |    0.190 | 
     | g96715__204117           | C1 v -> ZN ^ | AOI222_X2 | 0.089 |   0.318 |    0.280 | 
     | FE_OCPC1626_n_40811      | A ^ -> ZN v  | INV_X2    | 0.025 |   0.343 |    0.305 | 
     | mem_addr_reg[13]         | D v          | SDFF_X2   | 0.002 |   0.345 |    0.307 | 
     +----------------------------------------------------------------------------------+ 
Path 449: VIOLATED Setup Check with Pin cpuregs_reg[22][22]/CK 
Endpoint:   cpuregs_reg[22][22]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[16]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.394
- Arrival Time                  0.432
= Slack Time                   -0.038
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[16]        | CK ^         |          |       |  -0.003 |   -0.041 | 
     | reg_pc_reg[16]        | CK ^ -> Q ^  | DFF_X1   | 0.120 |   0.117 |    0.079 | 
     | FE_OCPC2058_reg_pc_16 | A ^ -> Z ^   | BUF_X8   | 0.032 |   0.149 |    0.111 | 
     | add_1312_30_g204051   | A2 ^ -> ZN ^ | AND4_X1  | 0.073 |   0.223 |    0.185 | 
     | add_1312_30_g7594     | A1 ^ -> ZN ^ | AND2_X1  | 0.037 |   0.259 |    0.221 | 
     | add_1312_30_g7562     | A2 ^ -> ZN ^ | AND2_X2  | 0.031 |   0.290 |    0.252 | 
     | FE_RC_646_0           | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.302 |    0.264 | 
     | FE_RC_645_0           | A v -> ZN ^  | OAI21_X1 | 0.023 |   0.325 |    0.287 | 
     | g182542               | B1 ^ -> ZN v | AOI21_X2 | 0.032 |   0.357 |    0.319 | 
     | FE_OFC146_n_18246     | A v -> ZN ^  | INV_X8   | 0.039 |   0.396 |    0.358 | 
     | g204687               | A1 ^ -> ZN v | NAND2_X1 | 0.022 |   0.417 |    0.379 | 
     | FE_RC_699_0           | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.432 |    0.394 | 
     | cpuregs_reg[22][22]   | D ^          | DFF_X1   | 0.000 |   0.432 |    0.394 | 
     +------------------------------------------------------------------------------+ 
Path 450: VIOLATED Setup Check with Pin cpuregs_reg[29][22]/CK 
Endpoint:   cpuregs_reg[29][22]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[16]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.393
- Arrival Time                  0.431
= Slack Time                   -0.038
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[16]        | CK ^         |          |       |  -0.003 |   -0.041 | 
     | reg_pc_reg[16]        | CK ^ -> Q ^  | DFF_X1   | 0.120 |   0.117 |    0.079 | 
     | FE_OCPC2058_reg_pc_16 | A ^ -> Z ^   | BUF_X8   | 0.032 |   0.149 |    0.111 | 
     | add_1312_30_g204051   | A2 ^ -> ZN ^ | AND4_X1  | 0.073 |   0.223 |    0.185 | 
     | add_1312_30_g7594     | A1 ^ -> ZN ^ | AND2_X1  | 0.037 |   0.259 |    0.221 | 
     | add_1312_30_g7562     | A2 ^ -> ZN ^ | AND2_X2  | 0.031 |   0.290 |    0.252 | 
     | FE_RC_646_0           | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.302 |    0.264 | 
     | FE_RC_645_0           | A v -> ZN ^  | OAI21_X1 | 0.023 |   0.325 |    0.287 | 
     | g182542               | B1 ^ -> ZN v | AOI21_X2 | 0.032 |   0.357 |    0.319 | 
     | FE_OFC146_n_18246     | A v -> ZN ^  | INV_X8   | 0.039 |   0.396 |    0.358 | 
     | g204694               | A1 ^ -> ZN v | NAND2_X1 | 0.021 |   0.417 |    0.379 | 
     | FE_RC_921_0           | A1 v -> ZN ^ | NAND2_X1 | 0.014 |   0.431 |    0.393 | 
     | cpuregs_reg[29][22]   | D ^          | DFF_X1   | 0.000 |   0.431 |    0.393 | 
     +------------------------------------------------------------------------------+ 
Path 451: VIOLATED Setup Check with Pin cpuregs_reg[9][25]/CK 
Endpoint:   cpuregs_reg[9][25]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.032
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.402
- Arrival Time                  0.440
= Slack Time                   -0.038
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.042 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.108 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.141 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.177 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.259 |    0.221 | 
     | add_1312_30_g7567   | A1 ^ -> ZN ^ | AND2_X2  | 0.035 |   0.294 |    0.256 | 
     | FE_RC_491_0         | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.307 |    0.269 | 
     | FE_RC_490_0         | A v -> ZN ^  | OAI21_X1 | 0.023 |   0.329 |    0.291 | 
     | g182534             | B1 ^ -> ZN v | AOI21_X2 | 0.025 |   0.354 |    0.316 | 
     | FE_OCPC978_n_18238  | A v -> Z v   | BUF_X8   | 0.035 |   0.389 |    0.351 | 
     | FE_OCPC980_n_18238  | A v -> ZN ^  | INV_X4   | 0.017 |   0.405 |    0.367 | 
     | g200024             | A2 ^ -> ZN v | NAND2_X1 | 0.014 |   0.419 |    0.381 | 
     | g168139             | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.440 |    0.402 | 
     | cpuregs_reg[9][25]  | D ^          | DFF_X1   | 0.000 |   0.440 |    0.402 | 
     +----------------------------------------------------------------------------+ 
Path 452: VIOLATED Setup Check with Pin cpuregs_reg[4][12]/CK 
Endpoint:   cpuregs_reg[4][12]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.392
- Arrival Time                  0.430
= Slack Time                   -0.038
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.042 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.108 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.167 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.191 | 
     | add_1312_30_g182878 | A1 v -> ZN ^ | NOR2_X1   | 0.030 |   0.259 |    0.221 | 
     | add_1312_30_g7542   | A ^ -> ZN ^  | XNOR2_X1  | 0.045 |   0.304 |    0.266 | 
     | g182694             | A1 ^ -> ZN v | NAND2_X2  | 0.020 |   0.324 |    0.286 | 
     | g203958             | A v -> ZN ^  | OAI221_X2 | 0.033 |   0.357 |    0.319 | 
     | FE_OFC710_n_40656   | A ^ -> Z ^   | BUF_X8    | 0.037 |   0.394 |    0.356 | 
     | g190373             | A2 ^ -> ZN v | NAND2_X1  | 0.017 |   0.411 |    0.373 | 
     | g194081             | A v -> ZN ^  | OAI21_X1  | 0.019 |   0.430 |    0.392 | 
     | cpuregs_reg[4][12]  | D ^          | DFF_X1    | 0.000 |   0.430 |    0.392 | 
     +-----------------------------------------------------------------------------+ 
Path 453: VIOLATED Setup Check with Pin cpuregs_reg[17][11]/CK 
Endpoint:   cpuregs_reg[17][11]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.024
- Setup                         0.026
+ Phase Shift                   0.400
= Required Time                 0.398
- Arrival Time                  0.436
= Slack Time                   -0.038
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.042 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.108 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.167 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.191 | 
     | FE_OCPC958_n_27565  | A v -> ZN ^  | INV_X4    | 0.017 |   0.246 |    0.208 | 
     | add_1312_30_g7571   | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.262 |    0.224 | 
     | FE_RC_644_0         | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.277 |    0.239 | 
     | FE_RC_643_0         | A ^ -> ZN v  | OAI21_X1  | 0.019 |   0.296 |    0.258 | 
     | g182712             | A1 v -> ZN ^ | NAND2_X1  | 0.021 |   0.317 |    0.279 | 
     | g182711             | A ^ -> ZN v  | OAI221_X4 | 0.078 |   0.395 |    0.357 | 
     | g190306             | A2 v -> ZN ^ | NAND2_X1  | 0.024 |   0.419 |    0.381 | 
     | g168221             | A ^ -> ZN v  | OAI21_X1  | 0.018 |   0.436 |    0.398 | 
     | cpuregs_reg[17][11] | D v          | DFF_X1    | 0.000 |   0.436 |    0.398 | 
     +-----------------------------------------------------------------------------+ 
Path 454: VIOLATED Setup Check with Pin mem_addr_reg[15]/CK 
Endpoint:   mem_addr_reg[15]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_do_rinst_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.005
- Setup                         0.081
+ Phase Shift                   0.400
= Required Time                 0.314
- Arrival Time                  0.352
= Slack Time                   -0.038
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +----------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                          |              |           |       |  Time   |   Time   | 
     |--------------------------+--------------+-----------+-------+---------+----------| 
     | mem_do_rinst_reg         | CK ^         |           |       |  -0.006 |   -0.044 | 
     | mem_do_rinst_reg         | CK ^ -> Q ^  | DFF_X1    | 0.111 |   0.104 |    0.066 | 
     | FE_OCPC1727_mem_do_rinst | A ^ -> Z ^   | BUF_X1    | 0.035 |   0.139 |    0.101 | 
     | g97117__204089           | A1 ^ -> ZN ^ | OR2_X4    | 0.037 |   0.176 |    0.138 | 
     | g204092                  | A ^ -> ZN v  | INV_X4    | 0.020 |   0.196 |    0.158 | 
     | FE_OCPC1634_n_40784      | A v -> Z v   | BUF_X4    | 0.033 |   0.228 |    0.190 | 
     | g96520__204090           | C1 v -> ZN ^ | AOI222_X1 | 0.089 |   0.318 |    0.280 | 
     | FE_OCPC1864_n_40786      | A ^ -> ZN v  | INV_X1    | 0.032 |   0.350 |    0.312 | 
     | mem_addr_reg[15]         | D v          | SDFF_X2   | 0.001 |   0.352 |    0.314 | 
     +----------------------------------------------------------------------------------+ 
Path 455: VIOLATED Setup Check with Pin cpuregs_reg[16][12]/CK 
Endpoint:   cpuregs_reg[16][12]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.024
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.394
- Arrival Time                  0.432
= Slack Time                   -0.038
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.042 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.108 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.167 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.191 | 
     | add_1312_30_g182878 | A1 v -> ZN ^ | NOR2_X1   | 0.030 |   0.259 |    0.221 | 
     | add_1312_30_g7542   | A ^ -> ZN ^  | XNOR2_X1  | 0.045 |   0.304 |    0.266 | 
     | g182694             | A1 ^ -> ZN v | NAND2_X2  | 0.020 |   0.324 |    0.286 | 
     | g203958             | A v -> ZN ^  | OAI221_X2 | 0.033 |   0.357 |    0.319 | 
     | FE_OFC710_n_40656   | A ^ -> Z ^   | BUF_X8    | 0.037 |   0.394 |    0.356 | 
     | g202013             | A2 ^ -> ZN v | NAND2_X1  | 0.019 |   0.413 |    0.375 | 
     | g168190             | A v -> ZN ^  | OAI21_X1  | 0.019 |   0.432 |    0.394 | 
     | cpuregs_reg[16][12] | D ^          | DFF_X1    | 0.000 |   0.432 |    0.394 | 
     +-----------------------------------------------------------------------------+ 
Path 456: VIOLATED Setup Check with Pin cpuregs_reg[26][22]/CK 
Endpoint:   cpuregs_reg[26][22]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[16]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.394
- Arrival Time                  0.432
= Slack Time                   -0.038
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[16]        | CK ^         |          |       |  -0.003 |   -0.041 | 
     | reg_pc_reg[16]        | CK ^ -> Q ^  | DFF_X1   | 0.120 |   0.117 |    0.079 | 
     | FE_OCPC2058_reg_pc_16 | A ^ -> Z ^   | BUF_X8   | 0.032 |   0.149 |    0.112 | 
     | add_1312_30_g204051   | A2 ^ -> ZN ^ | AND4_X1  | 0.073 |   0.223 |    0.185 | 
     | add_1312_30_g7594     | A1 ^ -> ZN ^ | AND2_X1  | 0.037 |   0.259 |    0.221 | 
     | add_1312_30_g7562     | A2 ^ -> ZN ^ | AND2_X2  | 0.031 |   0.290 |    0.252 | 
     | FE_RC_646_0           | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.302 |    0.264 | 
     | FE_RC_645_0           | A v -> ZN ^  | OAI21_X1 | 0.023 |   0.325 |    0.288 | 
     | g182542               | B1 ^ -> ZN v | AOI21_X2 | 0.032 |   0.357 |    0.319 | 
     | FE_OFC146_n_18246     | A v -> ZN ^  | INV_X8   | 0.039 |   0.396 |    0.358 | 
     | g204679               | A1 ^ -> ZN v | NAND2_X1 | 0.022 |   0.418 |    0.380 | 
     | FE_RC_545_0           | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.432 |    0.394 | 
     | cpuregs_reg[26][22]   | D ^          | DFF_X1   | 0.000 |   0.432 |    0.394 | 
     +------------------------------------------------------------------------------+ 
Path 457: VIOLATED Setup Check with Pin cpuregs_reg[5][11]/CK 
Endpoint:   cpuregs_reg[5][11]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.024
+ Phase Shift                   0.400
= Required Time                 0.398
- Arrival Time                  0.436
= Slack Time                   -0.038
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.042 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.108 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.168 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.191 | 
     | FE_OCPC958_n_27565  | A v -> ZN ^  | INV_X4    | 0.017 |   0.246 |    0.208 | 
     | add_1312_30_g7571   | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.262 |    0.224 | 
     | FE_RC_644_0         | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.277 |    0.239 | 
     | FE_RC_643_0         | A ^ -> ZN v  | OAI21_X1  | 0.019 |   0.296 |    0.258 | 
     | g182712             | A1 v -> ZN ^ | NAND2_X1  | 0.021 |   0.317 |    0.279 | 
     | g171925_dup         | A ^ -> ZN v  | OAI221_X4 | 0.078 |   0.395 |    0.357 | 
     | g182721             | A2 v -> ZN ^ | NAND2_X1  | 0.024 |   0.418 |    0.380 | 
     | g168973             | A ^ -> ZN v  | OAI21_X1  | 0.018 |   0.436 |    0.398 | 
     | cpuregs_reg[5][11]  | D v          | DFF_X1    | 0.000 |   0.436 |    0.398 | 
     +-----------------------------------------------------------------------------+ 
Path 458: VIOLATED Setup Check with Pin cpuregs_reg[17][22]/CK 
Endpoint:   cpuregs_reg[17][22]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[16]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.393
- Arrival Time                  0.431
= Slack Time                   -0.038
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[16]        | CK ^         |          |       |  -0.003 |   -0.041 | 
     | reg_pc_reg[16]        | CK ^ -> Q ^  | DFF_X1   | 0.120 |   0.117 |    0.079 | 
     | FE_OCPC2058_reg_pc_16 | A ^ -> Z ^   | BUF_X8   | 0.032 |   0.149 |    0.112 | 
     | add_1312_30_g204051   | A2 ^ -> ZN ^ | AND4_X1  | 0.073 |   0.223 |    0.185 | 
     | add_1312_30_g7594     | A1 ^ -> ZN ^ | AND2_X1  | 0.037 |   0.259 |    0.221 | 
     | add_1312_30_g7562     | A2 ^ -> ZN ^ | AND2_X2  | 0.031 |   0.290 |    0.252 | 
     | FE_RC_646_0           | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.302 |    0.265 | 
     | FE_RC_645_0           | A v -> ZN ^  | OAI21_X1 | 0.023 |   0.325 |    0.288 | 
     | g182542               | B1 ^ -> ZN v | AOI21_X2 | 0.032 |   0.357 |    0.319 | 
     | FE_OFC146_n_18246     | A v -> ZN ^  | INV_X8   | 0.039 |   0.396 |    0.358 | 
     | g204700               | A2 ^ -> ZN v | NAND2_X1 | 0.022 |   0.418 |    0.380 | 
     | FE_RC_925_0           | A1 v -> ZN ^ | NAND2_X1 | 0.014 |   0.431 |    0.393 | 
     | cpuregs_reg[17][22]   | D ^          | DFF_X1   | 0.000 |   0.431 |    0.393 | 
     +------------------------------------------------------------------------------+ 
Path 459: VIOLATED Setup Check with Pin mem_addr_reg[21]/CK 
Endpoint:   mem_addr_reg[21]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_do_rinst_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.014
- Setup                         0.080
+ Phase Shift                   0.400
= Required Time                 0.307
- Arrival Time                  0.345
= Slack Time                   -0.038
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +----------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                          |              |           |       |  Time   |   Time   | 
     |--------------------------+--------------+-----------+-------+---------+----------| 
     | mem_do_rinst_reg         | CK ^         |           |       |  -0.006 |   -0.044 | 
     | mem_do_rinst_reg         | CK ^ -> Q ^  | DFF_X1    | 0.111 |   0.104 |    0.067 | 
     | FE_OCPC1727_mem_do_rinst | A ^ -> Z ^   | BUF_X1    | 0.035 |   0.139 |    0.101 | 
     | g97117__204089           | A1 ^ -> ZN ^ | OR2_X4    | 0.037 |   0.176 |    0.138 | 
     | g204092                  | A ^ -> ZN v  | INV_X4    | 0.020 |   0.196 |    0.158 | 
     | FE_OCPC1634_n_40784      | A v -> Z v   | BUF_X4    | 0.033 |   0.228 |    0.191 | 
     | g96721__204107           | C1 v -> ZN ^ | AOI222_X2 | 0.090 |   0.318 |    0.280 | 
     | FE_OCPC1859_n_40801      | A ^ -> ZN v  | INV_X2    | 0.025 |   0.343 |    0.305 | 
     | mem_addr_reg[21]         | D v          | SDFF_X2   | 0.002 |   0.345 |    0.307 | 
     +----------------------------------------------------------------------------------+ 
Path 460: VIOLATED Setup Check with Pin cpuregs_reg[14][22]/CK 
Endpoint:   cpuregs_reg[14][22]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[16]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.393
- Arrival Time                  0.431
= Slack Time                   -0.038
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[16]        | CK ^         |          |       |  -0.003 |   -0.041 | 
     | reg_pc_reg[16]        | CK ^ -> Q ^  | DFF_X1   | 0.120 |   0.117 |    0.079 | 
     | FE_OCPC2058_reg_pc_16 | A ^ -> Z ^   | BUF_X8   | 0.032 |   0.149 |    0.112 | 
     | add_1312_30_g204051   | A2 ^ -> ZN ^ | AND4_X1  | 0.073 |   0.223 |    0.185 | 
     | add_1312_30_g7594     | A1 ^ -> ZN ^ | AND2_X1  | 0.037 |   0.259 |    0.221 | 
     | add_1312_30_g7562     | A2 ^ -> ZN ^ | AND2_X2  | 0.031 |   0.290 |    0.252 | 
     | FE_RC_646_0           | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.302 |    0.265 | 
     | FE_RC_645_0           | A v -> ZN ^  | OAI21_X1 | 0.023 |   0.325 |    0.288 | 
     | g182542               | B1 ^ -> ZN v | AOI21_X2 | 0.032 |   0.357 |    0.319 | 
     | FE_OFC146_n_18246     | A v -> ZN ^  | INV_X8   | 0.039 |   0.396 |    0.358 | 
     | g204688               | A1 ^ -> ZN v | NAND2_X1 | 0.021 |   0.417 |    0.379 | 
     | FE_RC_1142_0          | A1 v -> ZN ^ | NAND2_X1 | 0.014 |   0.431 |    0.393 | 
     | cpuregs_reg[14][22]   | D ^          | DFF_X1   | 0.000 |   0.431 |    0.393 | 
     +------------------------------------------------------------------------------+ 
Path 461: VIOLATED Setup Check with Pin cpuregs_reg[1][28]/CK 
Endpoint:   cpuregs_reg[1][28]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.393
- Arrival Time                  0.431
= Slack Time                   -0.038
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.041 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.108 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.141 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.177 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.259 |    0.222 | 
     | add_1312_30_g7574   | A1 ^ -> ZN ^ | AND2_X2  | 0.033 |   0.292 |    0.254 | 
     | add_1312_30_g7661   | A ^ -> Z ^   | XOR2_X1  | 0.047 |   0.339 |    0.301 | 
     | g182546             | B1 ^ -> ZN v | AOI21_X1 | 0.028 |   0.367 |    0.329 | 
     | FE_OCPC1491_n_18250 | A v -> Z v   | BUF_X8   | 0.037 |   0.404 |    0.366 | 
     | FE_RC_912_0         | B1 v -> ZN ^ | OAI21_X1 | 0.027 |   0.431 |    0.393 | 
     | cpuregs_reg[1][28]  | D ^          | DFF_X1   | 0.000 |   0.431 |    0.393 | 
     +----------------------------------------------------------------------------+ 
Path 462: VIOLATED Setup Check with Pin cpu_state_reg[7]/CK 
Endpoint:   cpu_state_reg[7]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_op1_reg[1]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.013
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.356
- Arrival Time                  0.394
= Slack Time                   -0.038
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.017
     = Beginpoint Arrival Time       0.017
     +----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                 |              |          |       |  Time   |   Time   | 
     |---------------------------------+--------------+----------+-------+---------+----------| 
     | reg_op1_reg[1]                  | CK ^         |          |       |   0.017 |   -0.020 | 
     | reg_op1_reg[1]                  | CK ^ -> Q v  | DFF_X1   | 0.113 |   0.130 |    0.093 | 
     | FE_OCPC1728_FE_OFN97_pcpi_rs1_1 | A v -> Z v   | BUF_X4   | 0.032 |   0.162 |    0.125 | 
     | FE_OCPC2047_FE_OFN97_pcpi_rs1_1 | A v -> ZN ^  | INV_X4   | 0.020 |   0.182 |    0.144 | 
     | FE_OCPC2053_FE_OFN45715_n_6598  | A ^ -> ZN v  | INV_X4   | 0.015 |   0.197 |    0.160 | 
     | g97112__186351                  | A1 v -> ZN v | OR2_X2   | 0.047 |   0.244 |    0.206 | 
     | FE_RC_1362_0                    | A1 v -> ZN ^ | NAND3_X2 | 0.023 |   0.267 |    0.229 | 
     | FE_RC_3254_0                    | A ^ -> ZN v  | INV_X1   | 0.013 |   0.279 |    0.242 | 
     | g172216                         | A v -> ZN ^  | INV_X1   | 0.016 |   0.295 |    0.257 | 
     | FE_RC_1487_0                    | A1 ^ -> ZN v | NAND3_X2 | 0.022 |   0.317 |    0.279 | 
     | g169288                         | A1 v -> ZN ^ | NOR2_X4  | 0.030 |   0.347 |    0.309 | 
     | FE_RC_3269_0                    | A1 ^ -> ZN v | NAND2_X1 | 0.020 |   0.367 |    0.330 | 
     | g166673__175329                 | B1 v -> ZN ^ | OAI21_X1 | 0.026 |   0.394 |    0.356 | 
     | cpu_state_reg[7]                | D ^          | DFF_X1   | 0.000 |   0.394 |    0.356 | 
     +----------------------------------------------------------------------------------------+ 
Path 463: VIOLATED Setup Check with Pin cpuregs_reg[16][25]/CK 
Endpoint:   cpuregs_reg[16][25]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.032
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.402
- Arrival Time                  0.439
= Slack Time                   -0.038
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.041 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.108 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.142 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.177 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.259 |    0.222 | 
     | add_1312_30_g7567   | A1 ^ -> ZN ^ | AND2_X2  | 0.035 |   0.294 |    0.257 | 
     | FE_RC_491_0         | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.307 |    0.269 | 
     | FE_RC_490_0         | A v -> ZN ^  | OAI21_X1 | 0.023 |   0.329 |    0.292 | 
     | g182534             | B1 ^ -> ZN v | AOI21_X2 | 0.025 |   0.354 |    0.317 | 
     | FE_OCPC978_n_18238  | A v -> Z v   | BUF_X8   | 0.035 |   0.389 |    0.351 | 
     | FE_OCPC980_n_18238  | A v -> ZN ^  | INV_X4   | 0.017 |   0.405 |    0.368 | 
     | g202041             | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.420 |    0.382 | 
     | g168203             | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.439 |    0.402 | 
     | cpuregs_reg[16][25] | D ^          | DFF_X1   | 0.000 |   0.439 |    0.402 | 
     +----------------------------------------------------------------------------+ 
Path 464: VIOLATED Setup Check with Pin reg_out_reg[4]/CK 
Endpoint:   reg_out_reg[4]/D     (v) checked with  leading edge of 'clk'
Beginpoint: decoded_imm_reg[2]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.008
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.361
- Arrival Time                  0.398
= Slack Time                   -0.038
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.016
     = Beginpoint Arrival Time       0.016
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | decoded_imm_reg[2]  | CK ^         |           |       |   0.016 |   -0.021 | 
     | decoded_imm_reg[2]  | CK ^ -> Q v  | DFF_X2    | 0.118 |   0.134 |    0.097 | 
     | FE_RC_1414_0        | B2 v -> ZN ^ | OAI22_X1  | 0.045 |   0.180 |    0.142 | 
     | FE_OCPC1127_n_24840 | A ^ -> ZN v  | INV_X1    | 0.010 |   0.189 |    0.152 | 
     | FE_RC_1399_0        | A1 v -> ZN ^ | NAND2_X1  | 0.018 |   0.207 |    0.170 | 
     | FE_RC_1398_0        | A1 ^ -> ZN v | NAND3_X2  | 0.024 |   0.232 |    0.194 | 
     | FE_OCPC1134_n_21476 | A v -> Z v   | BUF_X1    | 0.038 |   0.269 |    0.232 | 
     | add_1801_23_g1024   | A v -> ZN v  | XNOR2_X2  | 0.039 |   0.308 |    0.270 | 
     | FE_RC_3149_0        | C1 v -> ZN ^ | AOI221_X2 | 0.055 |   0.363 |    0.326 | 
     | FE_RC_3183_0        | A1 ^ -> ZN v | NAND4_X1  | 0.035 |   0.398 |    0.361 | 
     | reg_out_reg[4]      | D v          | DFF_X2    | 0.000 |   0.398 |    0.361 | 
     +-----------------------------------------------------------------------------+ 
Path 465: VIOLATED Setup Check with Pin cpuregs_reg[19][22]/CK 
Endpoint:   cpuregs_reg[19][22]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[16]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.394
- Arrival Time                  0.432
= Slack Time                   -0.037
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[16]        | CK ^         |          |       |  -0.003 |   -0.040 | 
     | reg_pc_reg[16]        | CK ^ -> Q ^  | DFF_X1   | 0.120 |   0.117 |    0.080 | 
     | FE_OCPC2058_reg_pc_16 | A ^ -> Z ^   | BUF_X8   | 0.032 |   0.149 |    0.112 | 
     | add_1312_30_g204051   | A2 ^ -> ZN ^ | AND4_X1  | 0.073 |   0.223 |    0.185 | 
     | add_1312_30_g7594     | A1 ^ -> ZN ^ | AND2_X1  | 0.037 |   0.259 |    0.222 | 
     | add_1312_30_g7562     | A2 ^ -> ZN ^ | AND2_X2  | 0.031 |   0.290 |    0.252 | 
     | FE_RC_646_0           | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.302 |    0.265 | 
     | FE_RC_645_0           | A v -> ZN ^  | OAI21_X1 | 0.023 |   0.325 |    0.288 | 
     | g182542               | B1 ^ -> ZN v | AOI21_X2 | 0.032 |   0.357 |    0.320 | 
     | FE_OFC146_n_18246     | A v -> ZN ^  | INV_X8   | 0.039 |   0.396 |    0.358 | 
     | g204680               | A1 ^ -> ZN v | NAND2_X1 | 0.022 |   0.418 |    0.380 | 
     | FE_RC_748_0           | A1 v -> ZN ^ | NAND2_X1 | 0.014 |   0.432 |    0.394 | 
     | cpuregs_reg[19][22]   | D ^          | DFF_X1   | 0.000 |   0.432 |    0.394 | 
     +------------------------------------------------------------------------------+ 
Path 466: VIOLATED Setup Check with Pin cpuregs_reg[30][22]/CK 
Endpoint:   cpuregs_reg[30][22]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[16]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.395
- Arrival Time                  0.432
= Slack Time                   -0.037
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[16]        | CK ^         |          |       |  -0.003 |   -0.040 | 
     | reg_pc_reg[16]        | CK ^ -> Q ^  | DFF_X1   | 0.120 |   0.117 |    0.080 | 
     | FE_OCPC2058_reg_pc_16 | A ^ -> Z ^   | BUF_X8   | 0.032 |   0.149 |    0.112 | 
     | add_1312_30_g204051   | A2 ^ -> ZN ^ | AND4_X1  | 0.073 |   0.223 |    0.185 | 
     | add_1312_30_g7594     | A1 ^ -> ZN ^ | AND2_X1  | 0.037 |   0.259 |    0.222 | 
     | add_1312_30_g7562     | A2 ^ -> ZN ^ | AND2_X2  | 0.031 |   0.290 |    0.253 | 
     | FE_RC_646_0           | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.302 |    0.265 | 
     | FE_RC_645_0           | A v -> ZN ^  | OAI21_X1 | 0.023 |   0.325 |    0.288 | 
     | g182542               | B1 ^ -> ZN v | AOI21_X2 | 0.032 |   0.357 |    0.320 | 
     | FE_OFC146_n_18246     | A v -> ZN ^  | INV_X8   | 0.039 |   0.396 |    0.358 | 
     | g204869               | A1 ^ -> ZN v | NAND2_X1 | 0.022 |   0.418 |    0.380 | 
     | FE_RC_1306_0          | A1 v -> ZN ^ | NAND2_X1 | 0.014 |   0.432 |    0.395 | 
     | cpuregs_reg[30][22]   | D ^          | DFF_X1   | 0.000 |   0.432 |    0.395 | 
     +------------------------------------------------------------------------------+ 
Path 467: VIOLATED Setup Check with Pin cpuregs_reg[13][22]/CK 
Endpoint:   cpuregs_reg[13][22]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[16]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.395
- Arrival Time                  0.432
= Slack Time                   -0.037
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[16]        | CK ^         |          |       |  -0.003 |   -0.040 | 
     | reg_pc_reg[16]        | CK ^ -> Q ^  | DFF_X1   | 0.120 |   0.117 |    0.080 | 
     | FE_OCPC2058_reg_pc_16 | A ^ -> Z ^   | BUF_X8   | 0.032 |   0.149 |    0.112 | 
     | add_1312_30_g204051   | A2 ^ -> ZN ^ | AND4_X1  | 0.073 |   0.223 |    0.186 | 
     | add_1312_30_g7594     | A1 ^ -> ZN ^ | AND2_X1  | 0.037 |   0.259 |    0.222 | 
     | add_1312_30_g7562     | A2 ^ -> ZN ^ | AND2_X2  | 0.031 |   0.290 |    0.253 | 
     | FE_RC_646_0           | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.302 |    0.265 | 
     | FE_RC_645_0           | A v -> ZN ^  | OAI21_X1 | 0.023 |   0.325 |    0.288 | 
     | g182542               | B1 ^ -> ZN v | AOI21_X2 | 0.032 |   0.357 |    0.320 | 
     | FE_OFC146_n_18246     | A v -> ZN ^  | INV_X8   | 0.039 |   0.396 |    0.359 | 
     | g204678               | A1 ^ -> ZN v | NAND2_X1 | 0.022 |   0.418 |    0.380 | 
     | FE_RC_910_0           | A1 v -> ZN ^ | NAND2_X1 | 0.014 |   0.432 |    0.395 | 
     | cpuregs_reg[13][22]   | D ^          | DFF_X1   | 0.000 |   0.432 |    0.395 | 
     +------------------------------------------------------------------------------+ 
Path 468: VIOLATED Setup Check with Pin cpuregs_reg[12][22]/CK 
Endpoint:   cpuregs_reg[12][22]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[16]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.395
- Arrival Time                  0.432
= Slack Time                   -0.037
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[16]        | CK ^         |          |       |  -0.003 |   -0.040 | 
     | reg_pc_reg[16]        | CK ^ -> Q ^  | DFF_X1   | 0.120 |   0.117 |    0.080 | 
     | FE_OCPC2058_reg_pc_16 | A ^ -> Z ^   | BUF_X8   | 0.032 |   0.149 |    0.112 | 
     | add_1312_30_g204051   | A2 ^ -> ZN ^ | AND4_X1  | 0.073 |   0.223 |    0.186 | 
     | add_1312_30_g7594     | A1 ^ -> ZN ^ | AND2_X1  | 0.037 |   0.259 |    0.222 | 
     | add_1312_30_g7562     | A2 ^ -> ZN ^ | AND2_X2  | 0.031 |   0.290 |    0.253 | 
     | FE_RC_646_0           | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.302 |    0.265 | 
     | FE_RC_645_0           | A v -> ZN ^  | OAI21_X1 | 0.023 |   0.325 |    0.288 | 
     | g182542               | B1 ^ -> ZN v | AOI21_X2 | 0.032 |   0.357 |    0.320 | 
     | FE_OFC146_n_18246     | A v -> ZN ^  | INV_X8   | 0.039 |   0.396 |    0.359 | 
     | g204689               | A1 ^ -> ZN v | NAND2_X1 | 0.021 |   0.417 |    0.380 | 
     | FE_RC_847_0           | A1 v -> ZN ^ | NAND2_X1 | 0.014 |   0.432 |    0.395 | 
     | cpuregs_reg[12][22]   | D ^          | DFF_X1   | 0.000 |   0.432 |    0.395 | 
     +------------------------------------------------------------------------------+ 
Path 469: VIOLATED Setup Check with Pin cpuregs_reg[27][18]/CK 
Endpoint:   cpuregs_reg[27][18]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.021
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.392
- Arrival Time                  0.429
= Slack Time                   -0.037
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.041 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.109 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2  | 0.033 |   0.179 |    0.142 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2   | 0.036 |   0.215 |    0.178 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4   | 0.044 |   0.259 |    0.222 | 
     | add_1312_30_g7558   | A1 ^ -> ZN v | NAND2_X1  | 0.023 |   0.282 |    0.245 | 
     | FE_RC_3166_0        | A2 v -> ZN ^ | NAND2_X1  | 0.023 |   0.306 |    0.269 | 
     | FE_RC_3241_0        | A ^ -> ZN v  | OAI211_X2 | 0.028 |   0.333 |    0.296 | 
     | FE_RC_3240_0        | A1 v -> ZN v | AND3_X4   | 0.039 |   0.372 |    0.335 | 
     | FE_RC_522_0         | A v -> ZN ^  | INV_X16   | 0.020 |   0.393 |    0.356 | 
     | g198849             | A1 ^ -> ZN v | NAND2_X1  | 0.021 |   0.413 |    0.376 | 
     | FE_RC_989_0         | A2 v -> ZN ^ | NAND2_X1  | 0.016 |   0.429 |    0.392 | 
     | cpuregs_reg[27][18] | D ^          | DFF_X1    | 0.000 |   0.429 |    0.392 | 
     +-----------------------------------------------------------------------------+ 
Path 470: VIOLATED Setup Check with Pin cpuregs_reg[10][12]/CK 
Endpoint:   cpuregs_reg[10][12]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.029
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.343
- Arrival Time                  0.380
= Slack Time                   -0.037
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.041 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.109 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.169 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.192 | 
     | add_1312_30_g182878 | A1 v -> ZN ^ | NOR2_X1   | 0.030 |   0.259 |    0.222 | 
     | add_1312_30_g7542   | A ^ -> ZN v  | XNOR2_X1  | 0.021 |   0.280 |    0.243 | 
     | g182694             | A1 v -> ZN ^ | NAND2_X2  | 0.020 |   0.299 |    0.262 | 
     | g171926_dup         | A ^ -> ZN v  | OAI221_X4 | 0.077 |   0.376 |    0.339 | 
     | cpuregs_reg[10][12] | SI v         | SDFF_X1   | 0.004 |   0.380 |    0.343 | 
     +-----------------------------------------------------------------------------+ 
Path 471: VIOLATED Setup Check with Pin cpuregs_reg[11][22]/CK 
Endpoint:   cpuregs_reg[11][22]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[16]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.394
- Arrival Time                  0.430
= Slack Time                   -0.037
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[16]        | CK ^         |          |       |  -0.003 |   -0.040 | 
     | reg_pc_reg[16]        | CK ^ -> Q ^  | DFF_X1   | 0.120 |   0.117 |    0.080 | 
     | FE_OCPC2058_reg_pc_16 | A ^ -> Z ^   | BUF_X8   | 0.032 |   0.149 |    0.113 | 
     | add_1312_30_g204051   | A2 ^ -> ZN ^ | AND4_X1  | 0.073 |   0.223 |    0.186 | 
     | add_1312_30_g7594     | A1 ^ -> ZN ^ | AND2_X1  | 0.037 |   0.259 |    0.222 | 
     | add_1312_30_g7562     | A2 ^ -> ZN ^ | AND2_X2  | 0.031 |   0.290 |    0.253 | 
     | FE_RC_646_0           | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.302 |    0.266 | 
     | FE_RC_645_0           | A v -> ZN ^  | OAI21_X1 | 0.023 |   0.325 |    0.289 | 
     | g182542               | B1 ^ -> ZN v | AOI21_X2 | 0.032 |   0.357 |    0.320 | 
     | FE_OFC146_n_18246     | A v -> ZN ^  | INV_X8   | 0.039 |   0.396 |    0.359 | 
     | g205583               | A1 ^ -> ZN v | NAND2_X1 | 0.021 |   0.416 |    0.379 | 
     | FE_RC_1199_0          | A1 v -> ZN ^ | NAND2_X1 | 0.014 |   0.430 |    0.394 | 
     | cpuregs_reg[11][22]   | D ^          | DFF_X1   | 0.000 |   0.430 |    0.394 | 
     +------------------------------------------------------------------------------+ 
Path 472: VIOLATED Setup Check with Pin cpuregs_reg[4][11]/CK 
Endpoint:   cpuregs_reg[4][11]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.024
+ Phase Shift                   0.400
= Required Time                 0.399
- Arrival Time                  0.436
= Slack Time                   -0.037
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.040 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.109 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.169 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.192 | 
     | FE_OCPC958_n_27565  | A v -> ZN ^  | INV_X4    | 0.017 |   0.246 |    0.209 | 
     | add_1312_30_g7571   | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.262 |    0.225 | 
     | FE_RC_644_0         | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.277 |    0.241 | 
     | FE_RC_643_0         | A ^ -> ZN v  | OAI21_X1  | 0.019 |   0.296 |    0.259 | 
     | g182712             | A1 v -> ZN ^ | NAND2_X1  | 0.021 |   0.317 |    0.280 | 
     | g171925_dup         | A ^ -> ZN v  | OAI221_X4 | 0.078 |   0.395 |    0.358 | 
     | g190375             | A2 v -> ZN ^ | NAND2_X1  | 0.024 |   0.418 |    0.382 | 
     | g194088             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.436 |    0.399 | 
     | cpuregs_reg[4][11]  | D v          | DFF_X1    | 0.000 |   0.436 |    0.399 | 
     +-----------------------------------------------------------------------------+ 
Path 473: VIOLATED Setup Check with Pin count_instr_reg[59]/CK 
Endpoint:   count_instr_reg[59]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[25]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.013
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.358
- Arrival Time                  0.395
= Slack Time                   -0.037
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                           |              |          |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[25]       | CK ^         |          |       |   0.014 |   -0.023 | 
     | count_instr_reg[25]       | CK ^ -> Q ^  | DFF_X1   | 0.113 |   0.127 |    0.090 | 
     | inc_add_1559_34_g1293     | A1 ^ -> ZN ^ | AND2_X2  | 0.042 |   0.169 |    0.132 | 
     | FE_RC_1449_0              | A4 ^ -> ZN v | NAND4_X4 | 0.032 |   0.201 |    0.164 | 
     | FE_RC_1450_0              | A v -> ZN ^  | INV_X4   | 0.020 |   0.221 |    0.185 | 
     | inc_add_1559_34_g1194_0_0 | A1 ^ -> ZN ^ | AND4_X2  | 0.055 |   0.277 |    0.240 | 
     | inc_add_1559_34_g192065   | A1 ^ -> ZN ^ | AND3_X1  | 0.045 |   0.322 |    0.285 | 
     | inc_add_1559_34_g1123     | A ^ -> ZN ^  | XNOR2_X1 | 0.039 |   0.361 |    0.324 | 
     | g205491                   | A2 ^ -> ZN v | AOI22_X1 | 0.018 |   0.378 |    0.342 | 
     | g171952                   | A v -> ZN ^  | INV_X1   | 0.016 |   0.395 |    0.358 | 
     | count_instr_reg[59]       | D ^          | DFF_X1   | 0.000 |   0.395 |    0.358 | 
     +----------------------------------------------------------------------------------+ 
Path 474: VIOLATED Setup Check with Pin cpuregs_reg[31][22]/CK 
Endpoint:   cpuregs_reg[31][22]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[16]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.395
- Arrival Time                  0.431
= Slack Time                   -0.037
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[16]        | CK ^         |          |       |  -0.003 |   -0.039 | 
     | reg_pc_reg[16]        | CK ^ -> Q ^  | DFF_X1   | 0.120 |   0.117 |    0.081 | 
     | FE_OCPC2058_reg_pc_16 | A ^ -> Z ^   | BUF_X8   | 0.032 |   0.149 |    0.113 | 
     | add_1312_30_g204051   | A2 ^ -> ZN ^ | AND4_X1  | 0.073 |   0.223 |    0.186 | 
     | add_1312_30_g7594     | A1 ^ -> ZN ^ | AND2_X1  | 0.037 |   0.259 |    0.223 | 
     | add_1312_30_g7562     | A2 ^ -> ZN ^ | AND2_X2  | 0.031 |   0.290 |    0.253 | 
     | FE_RC_646_0           | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.302 |    0.266 | 
     | FE_RC_645_0           | A v -> ZN ^  | OAI21_X1 | 0.023 |   0.325 |    0.289 | 
     | g182542               | B1 ^ -> ZN v | AOI21_X2 | 0.032 |   0.357 |    0.320 | 
     | FE_OFC146_n_18246     | A v -> ZN ^  | INV_X8   | 0.039 |   0.396 |    0.359 | 
     | g204683               | A1 ^ -> ZN v | NAND2_X1 | 0.021 |   0.417 |    0.380 | 
     | FE_RC_1211_0          | A1 v -> ZN ^ | NAND2_X1 | 0.014 |   0.431 |    0.395 | 
     | cpuregs_reg[31][22]   | D ^          | DFF_X1   | 0.000 |   0.431 |    0.395 | 
     +------------------------------------------------------------------------------+ 
Path 475: VIOLATED Setup Check with Pin cpuregs_reg[29][20]/CK 
Endpoint:   cpuregs_reg[29][20]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.028
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.400
- Arrival Time                  0.436
= Slack Time                   -0.037
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.040 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.109 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.143 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.178 | 
     | add_1312_30_g175238 | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.257 |    0.220 | 
     | add_1312_30_g7556   | A1 ^ -> ZN ^ | AND2_X1  | 0.042 |   0.299 |    0.262 | 
     | add_1312_30_g7540   | A ^ -> ZN ^  | XNOR2_X2 | 0.038 |   0.337 |    0.300 | 
     | g171927             | B1 ^ -> ZN v | AOI21_X2 | 0.027 |   0.364 |    0.327 | 
     | FE_OCPC1542_n_2193  | A v -> ZN ^  | INV_X8   | 0.036 |   0.400 |    0.363 | 
     | g194103             | A1 ^ -> ZN v | NAND2_X1 | 0.022 |   0.422 |    0.385 | 
     | FE_RC_1096_0        | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.436 |    0.400 | 
     | cpuregs_reg[29][20] | D ^          | DFF_X1   | 0.000 |   0.436 |    0.400 | 
     +----------------------------------------------------------------------------+ 
Path 476: VIOLATED Setup Check with Pin cpuregs_reg[22][12]/CK 
Endpoint:   cpuregs_reg[22][12]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.029
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.343
- Arrival Time                  0.380
= Slack Time                   -0.037
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.040 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.109 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.169 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.193 | 
     | add_1312_30_g182878 | A1 v -> ZN ^ | NOR2_X1   | 0.030 |   0.259 |    0.222 | 
     | add_1312_30_g7542   | A ^ -> ZN v  | XNOR2_X1  | 0.021 |   0.280 |    0.243 | 
     | g182694             | A1 v -> ZN ^ | NAND2_X2  | 0.020 |   0.299 |    0.263 | 
     | g171926_dup         | A ^ -> ZN v  | OAI221_X4 | 0.077 |   0.376 |    0.340 | 
     | cpuregs_reg[22][12] | SI v         | SDFF_X1   | 0.004 |   0.380 |    0.343 | 
     +-----------------------------------------------------------------------------+ 
Path 477: VIOLATED Setup Check with Pin cpuregs_reg[9][22]/CK 
Endpoint:   cpuregs_reg[9][22]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[16]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.395
- Arrival Time                  0.431
= Slack Time                   -0.037
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[16]        | CK ^         |          |       |  -0.003 |   -0.039 | 
     | reg_pc_reg[16]        | CK ^ -> Q ^  | DFF_X1   | 0.120 |   0.117 |    0.081 | 
     | FE_OCPC2058_reg_pc_16 | A ^ -> Z ^   | BUF_X8   | 0.032 |   0.149 |    0.113 | 
     | add_1312_30_g204051   | A2 ^ -> ZN ^ | AND4_X1  | 0.073 |   0.223 |    0.186 | 
     | add_1312_30_g7594     | A1 ^ -> ZN ^ | AND2_X1  | 0.037 |   0.259 |    0.223 | 
     | add_1312_30_g7562     | A2 ^ -> ZN ^ | AND2_X2  | 0.031 |   0.290 |    0.253 | 
     | FE_RC_646_0           | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.302 |    0.266 | 
     | FE_RC_645_0           | A v -> ZN ^  | OAI21_X1 | 0.023 |   0.325 |    0.289 | 
     | g182542               | B1 ^ -> ZN v | AOI21_X2 | 0.032 |   0.357 |    0.320 | 
     | FE_OFC146_n_18246     | A v -> ZN ^  | INV_X8   | 0.039 |   0.396 |    0.359 | 
     | g204703               | A1 ^ -> ZN v | NAND2_X1 | 0.021 |   0.417 |    0.381 | 
     | FE_RC_1112_0          | A1 v -> ZN ^ | NAND2_X1 | 0.014 |   0.431 |    0.395 | 
     | cpuregs_reg[9][22]    | D ^          | DFF_X1   | 0.000 |   0.431 |    0.395 | 
     +------------------------------------------------------------------------------+ 
Path 478: VIOLATED Setup Check with Pin reg_out_reg[7]/CK 
Endpoint:   reg_out_reg[7]/D     (v) checked with  leading edge of 'clk'
Beginpoint: decoded_imm_reg[2]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.004
- Setup                         0.032
+ Phase Shift                   0.400
= Required Time                 0.364
- Arrival Time                  0.401
= Slack Time                   -0.037
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.016
     = Beginpoint Arrival Time       0.016
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | decoded_imm_reg[2]  | CK ^         |           |       |   0.016 |   -0.021 | 
     | decoded_imm_reg[2]  | CK ^ -> Q v  | DFF_X2    | 0.118 |   0.134 |    0.098 | 
     | FE_RC_1414_0        | B2 v -> ZN ^ | OAI22_X1  | 0.045 |   0.180 |    0.143 | 
     | FE_OCPC1127_n_24840 | A ^ -> ZN v  | INV_X1    | 0.010 |   0.189 |    0.153 | 
     | FE_RC_1399_0        | A1 v -> ZN ^ | NAND2_X1  | 0.018 |   0.207 |    0.171 | 
     | FE_RC_1398_0        | A1 ^ -> ZN v | NAND3_X2  | 0.024 |   0.232 |    0.195 | 
     | FE_OCPC1135_n_21476 | A v -> ZN ^  | INV_X1    | 0.022 |   0.254 |    0.217 | 
     | FE_RC_1388_0        | C1 ^ -> ZN v | OAI221_X1 | 0.025 |   0.279 |    0.242 | 
     | add_1801_23_g995    | A v -> ZN v  | XNOR2_X1  | 0.046 |   0.326 |    0.289 | 
     | g96800__192147      | B1 v -> ZN ^ | AOI21_X1  | 0.030 |   0.356 |    0.319 | 
     | g96603__4296        | A ^ -> ZN v  | OAI211_X1 | 0.044 |   0.400 |    0.364 | 
     | reg_out_reg[7]      | D v          | DFF_X1    | 0.001 |   0.401 |    0.364 | 
     +-----------------------------------------------------------------------------+ 
Path 479: VIOLATED Setup Check with Pin cpuregs_reg[1][18]/CK 
Endpoint:   cpuregs_reg[1][18]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.393
- Arrival Time                  0.429
= Slack Time                   -0.036
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.040 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.109 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2  | 0.033 |   0.179 |    0.143 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2   | 0.036 |   0.215 |    0.178 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4   | 0.044 |   0.259 |    0.223 | 
     | add_1312_30_g7558   | A1 ^ -> ZN v | NAND2_X1  | 0.023 |   0.282 |    0.246 | 
     | FE_RC_3166_0        | A2 v -> ZN ^ | NAND2_X1  | 0.023 |   0.306 |    0.269 | 
     | FE_RC_3241_0        | A ^ -> ZN v  | OAI211_X2 | 0.028 |   0.333 |    0.297 | 
     | FE_RC_3240_0        | A1 v -> ZN v | AND3_X4   | 0.039 |   0.372 |    0.336 | 
     | FE_RC_522_0         | A v -> ZN ^  | INV_X16   | 0.020 |   0.393 |    0.356 | 
     | FE_OCPC1576_n_29394 | A ^ -> ZN v  | INV_X1    | 0.014 |   0.406 |    0.370 | 
     | g169031             | B1 v -> ZN ^ | OAI21_X1  | 0.023 |   0.429 |    0.393 | 
     | cpuregs_reg[1][18]  | D ^          | DFF_X1    | 0.000 |   0.429 |    0.393 | 
     +-----------------------------------------------------------------------------+ 
Path 480: VIOLATED Setup Check with Pin cpuregs_reg[23][12]/CK 
Endpoint:   cpuregs_reg[23][12]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.029
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.344
- Arrival Time                  0.380
= Slack Time                   -0.036
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.040 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.109 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.169 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.193 | 
     | add_1312_30_g182878 | A1 v -> ZN ^ | NOR2_X1   | 0.030 |   0.259 |    0.223 | 
     | add_1312_30_g7542   | A ^ -> ZN v  | XNOR2_X1  | 0.021 |   0.280 |    0.243 | 
     | g182694             | A1 v -> ZN ^ | NAND2_X2  | 0.020 |   0.299 |    0.263 | 
     | g171926_dup         | A ^ -> ZN v  | OAI221_X4 | 0.077 |   0.376 |    0.340 | 
     | cpuregs_reg[23][12] | SI v         | SDFF_X1   | 0.004 |   0.380 |    0.344 | 
     +-----------------------------------------------------------------------------+ 
Path 481: VIOLATED Setup Check with Pin cpuregs_reg[8][25]/CK 
Endpoint:   cpuregs_reg[8][25]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.032
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.404
- Arrival Time                  0.440
= Slack Time                   -0.036
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.040 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.109 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.143 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.179 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.259 |    0.223 | 
     | add_1312_30_g7567   | A1 ^ -> ZN ^ | AND2_X2  | 0.035 |   0.294 |    0.258 | 
     | FE_RC_491_0         | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.307 |    0.270 | 
     | FE_RC_490_0         | A v -> ZN ^  | OAI21_X1 | 0.023 |   0.329 |    0.293 | 
     | g182534             | B1 ^ -> ZN v | AOI21_X2 | 0.025 |   0.354 |    0.318 | 
     | FE_OCPC978_n_18238  | A v -> Z v   | BUF_X8   | 0.035 |   0.389 |    0.352 | 
     | FE_OCPC977_n_18238  | A v -> ZN ^  | INV_X8   | 0.023 |   0.411 |    0.375 | 
     | g186942             | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.426 |    0.390 | 
     | FE_RC_1064_0        | A1 v -> ZN ^ | NAND2_X1 | 0.014 |   0.440 |    0.404 | 
     | cpuregs_reg[8][25]  | D ^          | DFF_X1   | 0.000 |   0.440 |    0.404 | 
     +----------------------------------------------------------------------------+ 
Path 482: VIOLATED Setup Check with Pin cpuregs_reg[28][22]/CK 
Endpoint:   cpuregs_reg[28][22]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[16]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.395
- Arrival Time                  0.431
= Slack Time                   -0.036
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[16]        | CK ^         |          |       |  -0.003 |   -0.039 | 
     | reg_pc_reg[16]        | CK ^ -> Q ^  | DFF_X1   | 0.120 |   0.117 |    0.081 | 
     | FE_OCPC2058_reg_pc_16 | A ^ -> Z ^   | BUF_X8   | 0.032 |   0.149 |    0.113 | 
     | add_1312_30_g204051   | A2 ^ -> ZN ^ | AND4_X1  | 0.073 |   0.223 |    0.186 | 
     | add_1312_30_g7594     | A1 ^ -> ZN ^ | AND2_X1  | 0.037 |   0.259 |    0.223 | 
     | add_1312_30_g7562     | A2 ^ -> ZN ^ | AND2_X2  | 0.031 |   0.290 |    0.254 | 
     | FE_RC_646_0           | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.302 |    0.266 | 
     | FE_RC_645_0           | A v -> ZN ^  | OAI21_X1 | 0.023 |   0.325 |    0.289 | 
     | g182542               | B1 ^ -> ZN v | AOI21_X2 | 0.032 |   0.357 |    0.321 | 
     | FE_OFC146_n_18246     | A v -> ZN ^  | INV_X8   | 0.039 |   0.396 |    0.360 | 
     | g204695               | A1 ^ -> ZN v | NAND2_X1 | 0.021 |   0.417 |    0.380 | 
     | FE_RC_977_0           | A1 v -> ZN ^ | NAND2_X1 | 0.014 |   0.431 |    0.395 | 
     | cpuregs_reg[28][22]   | D ^          | DFF_X1   | 0.000 |   0.431 |    0.395 | 
     +------------------------------------------------------------------------------+ 
Path 483: VIOLATED Setup Check with Pin cpuregs_reg[16][15]/CK 
Endpoint:   cpuregs_reg[16][15]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.031
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.401
- Arrival Time                  0.437
= Slack Time                   -0.036
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.040 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.110 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2  | 0.060 |   0.205 |    0.169 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4 | 0.024 |   0.229 |    0.193 | 
     | add_1312_30_g182882 | A1 v -> ZN ^ | NOR2_X1  | 0.032 |   0.261 |    0.225 | 
     | add_1312_30_g7662   | A ^ -> Z ^   | XOR2_X1  | 0.050 |   0.311 |    0.275 | 
     | g182639             | A1 ^ -> ZN v | NAND2_X1 | 0.041 |   0.352 |    0.316 | 
     | FE_RC_1148_0        | A1 v -> ZN ^ | NAND2_X4 | 0.040 |   0.392 |    0.356 | 
     | g202020             | A1 ^ -> ZN v | NAND2_X1 | 0.024 |   0.417 |    0.381 | 
     | g168193             | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.437 |    0.401 | 
     | cpuregs_reg[16][15] | D ^          | DFF_X1   | 0.000 |   0.437 |    0.401 | 
     +----------------------------------------------------------------------------+ 
Path 484: VIOLATED Setup Check with Pin cpuregs_reg[7][22]/CK 
Endpoint:   cpuregs_reg[7][22]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[16]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.024
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.396
- Arrival Time                  0.432
= Slack Time                   -0.036
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[16]        | CK ^         |          |       |  -0.003 |   -0.039 | 
     | reg_pc_reg[16]        | CK ^ -> Q ^  | DFF_X1   | 0.120 |   0.117 |    0.081 | 
     | FE_OCPC2058_reg_pc_16 | A ^ -> Z ^   | BUF_X8   | 0.032 |   0.149 |    0.113 | 
     | add_1312_30_g204051   | A2 ^ -> ZN ^ | AND4_X1  | 0.073 |   0.223 |    0.187 | 
     | add_1312_30_g7594     | A1 ^ -> ZN ^ | AND2_X1  | 0.037 |   0.259 |    0.223 | 
     | add_1312_30_g7562     | A2 ^ -> ZN ^ | AND2_X2  | 0.031 |   0.290 |    0.254 | 
     | FE_RC_646_0           | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.302 |    0.266 | 
     | FE_RC_645_0           | A v -> ZN ^  | OAI21_X1 | 0.023 |   0.325 |    0.289 | 
     | g182542               | B1 ^ -> ZN v | AOI21_X2 | 0.032 |   0.357 |    0.321 | 
     | FE_OFC146_n_18246     | A v -> ZN ^  | INV_X8   | 0.039 |   0.396 |    0.360 | 
     | g204691               | A1 ^ -> ZN v | NAND2_X1 | 0.022 |   0.417 |    0.381 | 
     | FE_RC_565_0           | A1 v -> ZN ^ | NAND2_X1 | 0.014 |   0.432 |    0.396 | 
     | cpuregs_reg[7][22]    | D ^          | DFF_X1   | 0.000 |   0.432 |    0.396 | 
     +------------------------------------------------------------------------------+ 
Path 485: VIOLATED Setup Check with Pin cpuregs_reg[31][25]/CK 
Endpoint:   cpuregs_reg[31][25]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.032
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.404
- Arrival Time                  0.440
= Slack Time                   -0.036
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.040 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.110 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.143 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.179 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.259 |    0.223 | 
     | add_1312_30_g7567   | A1 ^ -> ZN ^ | AND2_X2  | 0.035 |   0.294 |    0.258 | 
     | FE_RC_491_0         | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.307 |    0.271 | 
     | FE_RC_490_0         | A v -> ZN ^  | OAI21_X1 | 0.023 |   0.329 |    0.293 | 
     | g182534             | B1 ^ -> ZN v | AOI21_X2 | 0.025 |   0.354 |    0.318 | 
     | FE_OCPC978_n_18238  | A v -> Z v   | BUF_X8   | 0.035 |   0.389 |    0.353 | 
     | FE_OCPC977_n_18238  | A v -> ZN ^  | INV_X8   | 0.023 |   0.411 |    0.375 | 
     | g198859             | A1 ^ -> ZN v | NAND2_X1 | 0.016 |   0.427 |    0.391 | 
     | FE_RC_1156_0        | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.440 |    0.404 | 
     | cpuregs_reg[31][25] | D ^          | DFF_X1   | 0.000 |   0.440 |    0.404 | 
     +----------------------------------------------------------------------------+ 
Path 486: VIOLATED Setup Check with Pin cpuregs_reg[15][22]/CK 
Endpoint:   cpuregs_reg[15][22]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[16]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.395
- Arrival Time                  0.431
= Slack Time                   -0.036
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[16]        | CK ^         |          |       |  -0.003 |   -0.039 | 
     | reg_pc_reg[16]        | CK ^ -> Q ^  | DFF_X1   | 0.120 |   0.117 |    0.081 | 
     | FE_OCPC2058_reg_pc_16 | A ^ -> Z ^   | BUF_X8   | 0.032 |   0.149 |    0.113 | 
     | add_1312_30_g204051   | A2 ^ -> ZN ^ | AND4_X1  | 0.073 |   0.223 |    0.187 | 
     | add_1312_30_g7594     | A1 ^ -> ZN ^ | AND2_X1  | 0.037 |   0.259 |    0.223 | 
     | add_1312_30_g7562     | A2 ^ -> ZN ^ | AND2_X2  | 0.031 |   0.290 |    0.254 | 
     | FE_RC_646_0           | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.302 |    0.266 | 
     | FE_RC_645_0           | A v -> ZN ^  | OAI21_X1 | 0.023 |   0.325 |    0.289 | 
     | g182542               | B1 ^ -> ZN v | AOI21_X2 | 0.032 |   0.357 |    0.321 | 
     | FE_OFC146_n_18246     | A v -> ZN ^  | INV_X8   | 0.039 |   0.396 |    0.360 | 
     | g204697               | A1 ^ -> ZN v | NAND2_X1 | 0.021 |   0.416 |    0.380 | 
     | FE_RC_1310_0          | A1 v -> ZN ^ | NAND2_X1 | 0.014 |   0.431 |    0.395 | 
     | cpuregs_reg[15][22]   | D ^          | DFF_X1   | 0.000 |   0.431 |    0.395 | 
     +------------------------------------------------------------------------------+ 
Path 487: VIOLATED Setup Check with Pin cpuregs_reg[28][23]/CK 
Endpoint:   cpuregs_reg[28][23]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[16]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.030
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.402
- Arrival Time                  0.438
= Slack Time                   -0.036
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[16]        | CK ^         |          |       |  -0.003 |   -0.039 | 
     | reg_pc_reg[16]        | CK ^ -> Q ^  | DFF_X1   | 0.120 |   0.117 |    0.081 | 
     | FE_OCPC2058_reg_pc_16 | A ^ -> Z ^   | BUF_X8   | 0.032 |   0.149 |    0.114 | 
     | add_1312_30_g204051   | A2 ^ -> ZN ^ | AND4_X1  | 0.073 |   0.223 |    0.187 | 
     | add_1312_30_g7601     | A1 ^ -> ZN ^ | AND3_X1  | 0.046 |   0.269 |    0.233 | 
     | add_1312_30_g7572     | A2 ^ -> ZN ^ | AND2_X2  | 0.031 |   0.300 |    0.264 | 
     | FE_RC_576_0           | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.312 |    0.276 | 
     | FE_RC_575_0           | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.331 |    0.295 | 
     | FE_RC_573_0           | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.350 |    0.314 | 
     | FE_RC_571_0           | A1 v -> ZN ^ | NAND2_X2 | 0.022 |   0.373 |    0.337 | 
     | FE_RC_572_0           | A ^ -> ZN v  | INV_X4   | 0.017 |   0.390 |    0.354 | 
     | FE_OFC177_n_18242     | A v -> ZN ^  | INV_X16  | 0.023 |   0.413 |    0.377 | 
     | FE_RC_4027_0          | A2 ^ -> ZN v | NAND2_X4 | 0.015 |   0.427 |    0.391 | 
     | FE_RC_4026_0          | A1 v -> ZN ^ | NAND2_X2 | 0.011 |   0.438 |    0.402 | 
     | cpuregs_reg[28][23]   | D ^          | DFF_X1   | 0.000 |   0.438 |    0.402 | 
     +------------------------------------------------------------------------------+ 
Path 488: VIOLATED Setup Check with Pin cpuregs_reg[2][23]/CK 
Endpoint:   cpuregs_reg[2][23]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[16]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.033
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.404
- Arrival Time                  0.440
= Slack Time                   -0.036
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[16]        | CK ^         |          |       |  -0.003 |   -0.039 | 
     | reg_pc_reg[16]        | CK ^ -> Q ^  | DFF_X1   | 0.120 |   0.117 |    0.081 | 
     | FE_OCPC2058_reg_pc_16 | A ^ -> Z ^   | BUF_X8   | 0.032 |   0.149 |    0.114 | 
     | add_1312_30_g204051   | A2 ^ -> ZN ^ | AND4_X1  | 0.073 |   0.223 |    0.187 | 
     | add_1312_30_g7601     | A1 ^ -> ZN ^ | AND3_X1  | 0.046 |   0.269 |    0.233 | 
     | add_1312_30_g7572     | A2 ^ -> ZN ^ | AND2_X2  | 0.031 |   0.300 |    0.264 | 
     | FE_RC_576_0           | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.312 |    0.276 | 
     | FE_RC_575_0           | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.331 |    0.295 | 
     | FE_RC_573_0           | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.350 |    0.314 | 
     | FE_RC_571_0           | A1 v -> ZN ^ | NAND2_X2 | 0.022 |   0.373 |    0.337 | 
     | FE_RC_572_0           | A ^ -> ZN v  | INV_X4   | 0.017 |   0.390 |    0.354 | 
     | FE_OFC177_n_18242     | A v -> ZN ^  | INV_X16  | 0.023 |   0.413 |    0.377 | 
     | g208540               | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.427 |    0.391 | 
     | FE_RC_1252_0          | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.440 |    0.404 | 
     | cpuregs_reg[2][23]    | D ^          | DFF_X1   | 0.000 |   0.440 |    0.404 | 
     +------------------------------------------------------------------------------+ 
Path 489: VIOLATED Setup Check with Pin cpuregs_reg[18][22]/CK 
Endpoint:   cpuregs_reg[18][22]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[16]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.024
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.396
- Arrival Time                  0.431
= Slack Time                   -0.036
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[16]        | CK ^         |          |       |  -0.003 |   -0.039 | 
     | reg_pc_reg[16]        | CK ^ -> Q ^  | DFF_X1   | 0.120 |   0.117 |    0.081 | 
     | FE_OCPC2058_reg_pc_16 | A ^ -> Z ^   | BUF_X8   | 0.032 |   0.149 |    0.114 | 
     | add_1312_30_g204051   | A2 ^ -> ZN ^ | AND4_X1  | 0.073 |   0.223 |    0.187 | 
     | add_1312_30_g7594     | A1 ^ -> ZN ^ | AND2_X1  | 0.037 |   0.259 |    0.223 | 
     | add_1312_30_g7562     | A2 ^ -> ZN ^ | AND2_X2  | 0.031 |   0.290 |    0.254 | 
     | FE_RC_646_0           | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.302 |    0.267 | 
     | FE_RC_645_0           | A v -> ZN ^  | OAI21_X1 | 0.023 |   0.325 |    0.290 | 
     | g182542               | B1 ^ -> ZN v | AOI21_X2 | 0.032 |   0.357 |    0.321 | 
     | FE_OFC146_n_18246     | A v -> ZN ^  | INV_X8   | 0.039 |   0.396 |    0.360 | 
     | g206042               | A1 ^ -> ZN v | NAND2_X1 | 0.022 |   0.417 |    0.382 | 
     | FE_RC_746_0           | A1 v -> ZN ^ | NAND2_X1 | 0.014 |   0.431 |    0.396 | 
     | cpuregs_reg[18][22]   | D ^          | DFF_X1   | 0.000 |   0.431 |    0.396 | 
     +------------------------------------------------------------------------------+ 
Path 490: VIOLATED Setup Check with Pin cpuregs_reg[31][20]/CK 
Endpoint:   cpuregs_reg[31][20]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.028
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.400
- Arrival Time                  0.436
= Slack Time                   -0.036
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.039 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.110 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.143 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.179 | 
     | add_1312_30_g175238 | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.257 |    0.221 | 
     | add_1312_30_g7556   | A1 ^ -> ZN ^ | AND2_X1  | 0.042 |   0.299 |    0.263 | 
     | add_1312_30_g7540   | A ^ -> ZN ^  | XNOR2_X2 | 0.038 |   0.337 |    0.301 | 
     | g171927             | B1 ^ -> ZN v | AOI21_X2 | 0.027 |   0.364 |    0.328 | 
     | FE_OCPC1542_n_2193  | A v -> ZN ^  | INV_X8   | 0.036 |   0.400 |    0.364 | 
     | g198865             | A1 ^ -> ZN v | NAND2_X1 | 0.022 |   0.421 |    0.386 | 
     | FE_RC_971_0         | A1 v -> ZN ^ | NAND2_X1 | 0.014 |   0.436 |    0.400 | 
     | cpuregs_reg[31][20] | D ^          | DFF_X1   | 0.000 |   0.436 |    0.400 | 
     +----------------------------------------------------------------------------+ 
Path 491: VIOLATED Setup Check with Pin cpuregs_reg[30][15]/CK 
Endpoint:   cpuregs_reg[30][15]/SI (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.065
+ Phase Shift                   0.400
= Required Time                 0.357
- Arrival Time                  0.393
= Slack Time                   -0.036
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.039 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.110 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2  | 0.060 |   0.205 |    0.170 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4 | 0.024 |   0.229 |    0.193 | 
     | add_1312_30_g182882 | A1 v -> ZN ^ | NOR2_X1  | 0.032 |   0.261 |    0.225 | 
     | add_1312_30_g7662   | A ^ -> Z ^   | XOR2_X1  | 0.050 |   0.311 |    0.275 | 
     | g182639             | A1 ^ -> ZN v | NAND2_X1 | 0.041 |   0.352 |    0.316 | 
     | FE_RC_3204_0        | A1 v -> ZN ^ | NAND2_X4 | 0.035 |   0.387 |    0.351 | 
     | cpuregs_reg[30][15] | SI ^         | SDFF_X1  | 0.006 |   0.393 |    0.357 | 
     +----------------------------------------------------------------------------+ 
Path 492: VIOLATED Setup Check with Pin cpuregs_reg[6][22]/CK 
Endpoint:   cpuregs_reg[6][22]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[16]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.024
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.396
- Arrival Time                  0.431
= Slack Time                   -0.036
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[16]        | CK ^         |          |       |  -0.003 |   -0.038 | 
     | reg_pc_reg[16]        | CK ^ -> Q ^  | DFF_X1   | 0.120 |   0.117 |    0.081 | 
     | FE_OCPC2058_reg_pc_16 | A ^ -> Z ^   | BUF_X8   | 0.032 |   0.149 |    0.114 | 
     | add_1312_30_g204051   | A2 ^ -> ZN ^ | AND4_X1  | 0.073 |   0.223 |    0.187 | 
     | add_1312_30_g7594     | A1 ^ -> ZN ^ | AND2_X1  | 0.037 |   0.259 |    0.224 | 
     | add_1312_30_g7562     | A2 ^ -> ZN ^ | AND2_X2  | 0.031 |   0.290 |    0.254 | 
     | FE_RC_646_0           | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.302 |    0.267 | 
     | FE_RC_645_0           | A v -> ZN ^  | OAI21_X1 | 0.023 |   0.325 |    0.290 | 
     | g182542               | B1 ^ -> ZN v | AOI21_X2 | 0.032 |   0.357 |    0.321 | 
     | FE_OFC146_n_18246     | A v -> ZN ^  | INV_X8   | 0.039 |   0.396 |    0.360 | 
     | g204690               | A1 ^ -> ZN v | NAND2_X1 | 0.022 |   0.417 |    0.382 | 
     | FE_RC_732_0           | A1 v -> ZN ^ | NAND2_X1 | 0.014 |   0.431 |    0.396 | 
     | cpuregs_reg[6][22]    | D ^          | DFF_X1   | 0.000 |   0.431 |    0.396 | 
     +------------------------------------------------------------------------------+ 
Path 493: VIOLATED Setup Check with Pin count_instr_reg[58]/CK 
Endpoint:   count_instr_reg[58]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[25]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.013
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.358
- Arrival Time                  0.394
= Slack Time                   -0.036
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                           |              |          |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[25]       | CK ^         |          |       |   0.014 |   -0.022 | 
     | count_instr_reg[25]       | CK ^ -> Q ^  | DFF_X1   | 0.113 |   0.127 |    0.091 | 
     | inc_add_1559_34_g1293     | A1 ^ -> ZN ^ | AND2_X2  | 0.042 |   0.169 |    0.133 | 
     | FE_RC_1449_0              | A4 ^ -> ZN v | NAND4_X4 | 0.032 |   0.201 |    0.165 | 
     | FE_RC_1450_0              | A v -> ZN ^  | INV_X4   | 0.020 |   0.221 |    0.186 | 
     | inc_add_1559_34_g1194_0_0 | A1 ^ -> ZN ^ | AND4_X2  | 0.055 |   0.277 |    0.241 | 
     | inc_add_1559_34_g192066   | A1 ^ -> ZN ^ | AND3_X1  | 0.045 |   0.322 |    0.286 | 
     | inc_add_1559_34_g1128     | A ^ -> ZN ^  | XNOR2_X1 | 0.039 |   0.360 |    0.325 | 
     | g205487                   | A2 ^ -> ZN v | AOI22_X1 | 0.017 |   0.378 |    0.342 | 
     | g171938                   | A v -> ZN ^  | INV_X1   | 0.016 |   0.394 |    0.358 | 
     | count_instr_reg[58]       | D ^          | DFF_X1   | 0.000 |   0.394 |    0.358 | 
     +----------------------------------------------------------------------------------+ 
Path 494: VIOLATED Setup Check with Pin cpuregs_reg[8][22]/CK 
Endpoint:   cpuregs_reg[8][22]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[16]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.395
- Arrival Time                  0.430
= Slack Time                   -0.036
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[16]        | CK ^         |          |       |  -0.003 |   -0.038 | 
     | reg_pc_reg[16]        | CK ^ -> Q ^  | DFF_X1   | 0.120 |   0.117 |    0.082 | 
     | FE_OCPC2058_reg_pc_16 | A ^ -> Z ^   | BUF_X8   | 0.032 |   0.149 |    0.114 | 
     | add_1312_30_g204051   | A2 ^ -> ZN ^ | AND4_X1  | 0.073 |   0.223 |    0.187 | 
     | add_1312_30_g7594     | A1 ^ -> ZN ^ | AND2_X1  | 0.037 |   0.259 |    0.224 | 
     | add_1312_30_g7562     | A2 ^ -> ZN ^ | AND2_X2  | 0.031 |   0.290 |    0.254 | 
     | FE_RC_646_0           | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.302 |    0.267 | 
     | FE_RC_645_0           | A v -> ZN ^  | OAI21_X1 | 0.023 |   0.325 |    0.290 | 
     | g182542               | B1 ^ -> ZN v | AOI21_X2 | 0.032 |   0.357 |    0.321 | 
     | FE_OFC146_n_18246     | A v -> ZN ^  | INV_X8   | 0.039 |   0.396 |    0.360 | 
     | g204701               | A1 ^ -> ZN v | NAND2_X1 | 0.021 |   0.416 |    0.381 | 
     | FE_RC_1314_0          | A1 v -> ZN ^ | NAND2_X1 | 0.014 |   0.430 |    0.395 | 
     | cpuregs_reg[8][22]    | D ^          | DFF_X1   | 0.000 |   0.430 |    0.395 | 
     +------------------------------------------------------------------------------+ 
Path 495: VIOLATED Setup Check with Pin cpuregs_reg[10][22]/CK 
Endpoint:   cpuregs_reg[10][22]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[16]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.395
- Arrival Time                  0.430
= Slack Time                   -0.036
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[16]        | CK ^         |          |       |  -0.003 |   -0.038 | 
     | reg_pc_reg[16]        | CK ^ -> Q ^  | DFF_X1   | 0.120 |   0.117 |    0.082 | 
     | FE_OCPC2058_reg_pc_16 | A ^ -> Z ^   | BUF_X8   | 0.032 |   0.149 |    0.114 | 
     | add_1312_30_g204051   | A2 ^ -> ZN ^ | AND4_X1  | 0.073 |   0.223 |    0.187 | 
     | add_1312_30_g7594     | A1 ^ -> ZN ^ | AND2_X1  | 0.037 |   0.259 |    0.224 | 
     | add_1312_30_g7562     | A2 ^ -> ZN ^ | AND2_X2  | 0.031 |   0.290 |    0.254 | 
     | FE_RC_646_0           | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.302 |    0.267 | 
     | FE_RC_645_0           | A v -> ZN ^  | OAI21_X1 | 0.023 |   0.325 |    0.290 | 
     | g182542               | B1 ^ -> ZN v | AOI21_X2 | 0.032 |   0.357 |    0.322 | 
     | FE_OFC146_n_18246     | A v -> ZN ^  | INV_X8   | 0.039 |   0.396 |    0.360 | 
     | g204692               | A1 ^ -> ZN v | NAND2_X1 | 0.021 |   0.416 |    0.381 | 
     | FE_RC_1144_0          | A1 v -> ZN ^ | NAND2_X1 | 0.014 |   0.430 |    0.395 | 
     | cpuregs_reg[10][22]   | D ^          | DFF_X1   | 0.000 |   0.430 |    0.395 | 
     +------------------------------------------------------------------------------+ 
Path 496: VIOLATED Setup Check with Pin cpuregs_reg[9][15]/CK 
Endpoint:   cpuregs_reg[9][15]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.032
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.401
- Arrival Time                  0.437
= Slack Time                   -0.035
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.039 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.110 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2  | 0.060 |   0.205 |    0.170 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4 | 0.024 |   0.229 |    0.194 | 
     | add_1312_30_g182882 | A1 v -> ZN ^ | NOR2_X1  | 0.032 |   0.261 |    0.226 | 
     | add_1312_30_g7662   | A ^ -> Z ^   | XOR2_X1  | 0.050 |   0.311 |    0.276 | 
     | g182639             | A1 ^ -> ZN v | NAND2_X1 | 0.041 |   0.352 |    0.316 | 
     | FE_RC_1148_0        | A1 v -> ZN ^ | NAND2_X4 | 0.040 |   0.392 |    0.357 | 
     | g200030             | A2 ^ -> ZN v | NAND2_X1 | 0.023 |   0.416 |    0.380 | 
     | g168150             | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.437 |    0.401 | 
     | cpuregs_reg[9][15]  | D ^          | DFF_X1   | 0.000 |   0.437 |    0.401 | 
     +----------------------------------------------------------------------------+ 
Path 497: VIOLATED Setup Check with Pin cpuregs_reg[29][12]/CK 
Endpoint:   cpuregs_reg[29][12]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.028
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.398
- Arrival Time                  0.434
= Slack Time                   -0.035
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.039 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.110 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.170 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.194 | 
     | add_1312_30_g182878 | A1 v -> ZN ^ | NOR2_X1   | 0.030 |   0.259 |    0.223 | 
     | add_1312_30_g7542   | A ^ -> ZN ^  | XNOR2_X1  | 0.045 |   0.304 |    0.269 | 
     | g182694             | A1 ^ -> ZN v | NAND2_X2  | 0.020 |   0.324 |    0.289 | 
     | g203958             | A v -> ZN ^  | OAI221_X2 | 0.033 |   0.357 |    0.322 | 
     | FE_OFC710_n_40656   | A ^ -> Z ^   | BUF_X8    | 0.037 |   0.394 |    0.358 | 
     | g194105             | A2 ^ -> ZN v | NAND2_X1  | 0.021 |   0.415 |    0.380 | 
     | g169816             | A v -> ZN ^  | OAI21_X1  | 0.019 |   0.434 |    0.398 | 
     | cpuregs_reg[29][12] | D ^          | DFF_X1    | 0.000 |   0.434 |    0.398 | 
     +-----------------------------------------------------------------------------+ 
Path 498: VIOLATED Setup Check with Pin cpu_state_reg[6]/CK 
Endpoint:   cpu_state_reg[6]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_op1_reg[1]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.009
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.360
- Arrival Time                  0.395
= Slack Time                   -0.035
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.017
     = Beginpoint Arrival Time       0.017
     +-----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                 |              |           |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+---------+----------| 
     | reg_op1_reg[1]                  | CK ^         |           |       |   0.017 |   -0.018 | 
     | reg_op1_reg[1]                  | CK ^ -> Q v  | DFF_X1    | 0.113 |   0.130 |    0.095 | 
     | FE_OCPC1728_FE_OFN97_pcpi_rs1_1 | A v -> Z v   | BUF_X4    | 0.032 |   0.162 |    0.127 | 
     | FE_OCPC2047_FE_OFN97_pcpi_rs1_1 | A v -> ZN ^  | INV_X4    | 0.020 |   0.182 |    0.147 | 
     | FE_OCPC2053_FE_OFN45715_n_6598  | A ^ -> ZN v  | INV_X4    | 0.015 |   0.197 |    0.162 | 
     | g97112__186351                  | A1 v -> ZN v | OR2_X2    | 0.047 |   0.244 |    0.209 | 
     | FE_RC_1362_0                    | A1 v -> ZN ^ | NAND3_X2  | 0.023 |   0.267 |    0.231 | 
     | FE_RC_3254_0                    | A ^ -> ZN v  | INV_X1    | 0.013 |   0.279 |    0.244 | 
     | g172216                         | A v -> ZN ^  | INV_X1    | 0.016 |   0.295 |    0.259 | 
     | FE_RC_1487_0                    | A1 ^ -> ZN v | NAND3_X2  | 0.022 |   0.317 |    0.281 | 
     | g169288                         | A1 v -> ZN ^ | NOR2_X4   | 0.030 |   0.347 |    0.312 | 
     | FE_RC_3269_0                    | A1 ^ -> ZN v | NAND2_X1  | 0.020 |   0.367 |    0.332 | 
     | g206862                         | C1 v -> ZN ^ | OAI211_X1 | 0.028 |   0.395 |    0.360 | 
     | cpu_state_reg[6]                | D ^          | DFF_X1    | 0.000 |   0.395 |    0.360 | 
     +-----------------------------------------------------------------------------------------+ 
Path 499: VIOLATED Setup Check with Pin cpuregs_reg[27][24]/CK 
Endpoint:   cpuregs_reg[27][24]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.033
- Setup                         0.025
+ Phase Shift                   0.400
= Required Time                 0.408
- Arrival Time                  0.444
= Slack Time                   -0.035
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.039 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.110 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.144 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.179 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.259 |    0.224 | 
     | add_1312_30_g7553   | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.278 |    0.242 | 
     | add_1312_30_g7530   | A v -> ZN v  | XNOR2_X1 | 0.037 |   0.315 |    0.280 | 
     | FE_RC_4072_0        | A2 v -> ZN ^ | NAND2_X1 | 0.023 |   0.339 |    0.303 | 
     | FE_RC_4071_0        | A1 ^ -> ZN ^ | AND3_X4  | 0.046 |   0.384 |    0.349 | 
     | FE_RC_487_0         | A ^ -> ZN v  | INV_X8   | 0.021 |   0.405 |    0.370 | 
     | g198853             | A1 v -> ZN ^ | NAND2_X1 | 0.021 |   0.426 |    0.391 | 
     | g193135             | A ^ -> ZN v  | OAI21_X1 | 0.018 |   0.444 |    0.408 | 
     | cpuregs_reg[27][24] | D v          | DFF_X1   | 0.000 |   0.444 |    0.408 | 
     +----------------------------------------------------------------------------+ 
Path 500: VIOLATED Setup Check with Pin cpuregs_reg[16][22]/CK 
Endpoint:   cpuregs_reg[16][22]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[16]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.395
- Arrival Time                  0.430
= Slack Time                   -0.035
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[16]        | CK ^         |          |       |  -0.003 |   -0.038 | 
     | reg_pc_reg[16]        | CK ^ -> Q ^  | DFF_X1   | 0.120 |   0.117 |    0.082 | 
     | FE_OCPC2058_reg_pc_16 | A ^ -> Z ^   | BUF_X8   | 0.032 |   0.149 |    0.114 | 
     | add_1312_30_g204051   | A2 ^ -> ZN ^ | AND4_X1  | 0.073 |   0.223 |    0.187 | 
     | add_1312_30_g7594     | A1 ^ -> ZN ^ | AND2_X1  | 0.037 |   0.259 |    0.224 | 
     | add_1312_30_g7562     | A2 ^ -> ZN ^ | AND2_X2  | 0.031 |   0.290 |    0.255 | 
     | FE_RC_646_0           | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.302 |    0.267 | 
     | FE_RC_645_0           | A v -> ZN ^  | OAI21_X1 | 0.023 |   0.325 |    0.290 | 
     | g182542               | B1 ^ -> ZN v | AOI21_X2 | 0.032 |   0.357 |    0.322 | 
     | FE_OFC146_n_18246     | A v -> ZN ^  | INV_X8   | 0.039 |   0.396 |    0.360 | 
     | g204702               | A1 ^ -> ZN v | NAND2_X1 | 0.020 |   0.416 |    0.381 | 
     | FE_RC_1122_0          | A1 v -> ZN ^ | NAND2_X1 | 0.014 |   0.430 |    0.395 | 
     | cpuregs_reg[16][22]   | D ^          | DFF_X1   | 0.000 |   0.430 |    0.395 | 
     +------------------------------------------------------------------------------+ 
Path 501: VIOLATED Setup Check with Pin cpuregs_reg[28][0]/CK 
Endpoint:   cpuregs_reg[28][0]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.020
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.390
- Arrival Time                  0.425
= Slack Time                   -0.035
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |   0.019 |   -0.016 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.078 | 
     | g173022            | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.104 | 
     | FE_RC_2515_0       | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.113 | 
     | FE_RC_2513_0       | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.133 | 
     | FE_RC_2512_0       | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.158 | 
     | g30                | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.174 | 
     | g205985            | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.224 | 
     | g170963_dup195219  | A1 ^ -> ZN ^ | AND2_X2  | 0.053 |   0.312 |    0.277 | 
     | g195218            | A1 ^ -> ZN ^ | AND2_X4  | 0.049 |   0.362 |    0.327 | 
     | FE_OFC370_n_31170  | A ^ -> Z ^   | BUF_X8   | 0.030 |   0.392 |    0.357 | 
     | g186662            | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.406 |    0.371 | 
     | g169694            | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.425 |    0.390 | 
     | cpuregs_reg[28][0] | D ^          | DFF_X1   | 0.000 |   0.425 |    0.390 | 
     +---------------------------------------------------------------------------+ 
Path 502: VIOLATED Setup Check with Pin cpuregs_reg[20][18]/CK 
Endpoint:   cpuregs_reg[20][18]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.394
- Arrival Time                  0.429
= Slack Time                   -0.035
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.039 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.110 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2  | 0.033 |   0.179 |    0.144 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2   | 0.036 |   0.215 |    0.180 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4   | 0.044 |   0.259 |    0.224 | 
     | add_1312_30_g7558   | A1 ^ -> ZN v | NAND2_X1  | 0.023 |   0.282 |    0.247 | 
     | FE_RC_3166_0        | A2 v -> ZN ^ | NAND2_X1  | 0.023 |   0.306 |    0.270 | 
     | FE_RC_3241_0        | A ^ -> ZN v  | OAI211_X2 | 0.028 |   0.333 |    0.298 | 
     | FE_RC_3240_0        | A1 v -> ZN v | AND3_X4   | 0.039 |   0.372 |    0.337 | 
     | FE_RC_522_0         | A v -> ZN ^  | INV_X16   | 0.020 |   0.393 |    0.357 | 
     | g170561             | A2 ^ -> ZN v | NAND2_X1  | 0.022 |   0.415 |    0.379 | 
     | FE_RC_886_0         | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.429 |    0.394 | 
     | cpuregs_reg[20][18] | D ^          | DFF_X1    | 0.000 |   0.429 |    0.394 | 
     +-----------------------------------------------------------------------------+ 
Path 503: VIOLATED Setup Check with Pin cpuregs_reg[27][13]/CK 
Endpoint:   cpuregs_reg[27][13]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.028
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.342
- Arrival Time                  0.377
= Slack Time                   -0.035
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.039 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.110 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.170 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.194 | 
     | g191631             | A1 v -> ZN ^ | NOR2_X2   | 0.027 |   0.256 |    0.220 | 
     | FE_RC_4007_0        | A2 ^ -> ZN v | NAND2_X1  | 0.019 |   0.275 |    0.240 | 
     | FE_RC_4018_0        | A2 v -> ZN ^ | NAND3_X2  | 0.020 |   0.295 |    0.260 | 
     | g171928_dup         | A ^ -> ZN v  | OAI221_X4 | 0.077 |   0.372 |    0.337 | 
     | cpuregs_reg[27][13] | SI v         | SDFF_X2   | 0.005 |   0.377 |    0.342 | 
     +-----------------------------------------------------------------------------+ 
Path 504: VIOLATED Setup Check with Pin cpuregs_reg[21][12]/CK 
Endpoint:   cpuregs_reg[21][12]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.029
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.399
- Arrival Time                  0.434
= Slack Time                   -0.035
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.039 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.110 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.170 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.194 | 
     | add_1312_30_g182878 | A1 v -> ZN ^ | NOR2_X1   | 0.030 |   0.259 |    0.224 | 
     | add_1312_30_g7542   | A ^ -> ZN ^  | XNOR2_X1  | 0.045 |   0.304 |    0.269 | 
     | g182694             | A1 ^ -> ZN v | NAND2_X2  | 0.020 |   0.324 |    0.289 | 
     | g203958             | A v -> ZN ^  | OAI221_X2 | 0.033 |   0.357 |    0.322 | 
     | FE_OFC710_n_40656   | A ^ -> Z ^   | BUF_X8    | 0.037 |   0.394 |    0.358 | 
     | g194153             | A2 ^ -> ZN v | NAND2_X1  | 0.022 |   0.415 |    0.380 | 
     | g169198             | A v -> ZN ^  | OAI21_X1  | 0.019 |   0.434 |    0.399 | 
     | cpuregs_reg[21][12] | D ^          | DFF_X1    | 0.000 |   0.434 |    0.399 | 
     +-----------------------------------------------------------------------------+ 
Path 505: VIOLATED Setup Check with Pin cpuregs_reg[3][24]/CK 
Endpoint:   cpuregs_reg[3][24]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.033
- Setup                         0.024
+ Phase Shift                   0.400
= Required Time                 0.409
- Arrival Time                  0.444
= Slack Time                   -0.035
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.039 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.111 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.144 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.180 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.259 |    0.224 | 
     | add_1312_30_g7553   | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.278 |    0.243 | 
     | add_1312_30_g7530   | A v -> ZN v  | XNOR2_X1 | 0.037 |   0.315 |    0.280 | 
     | FE_RC_4072_0        | A2 v -> ZN ^ | NAND2_X1 | 0.023 |   0.339 |    0.304 | 
     | FE_RC_4071_0        | A1 ^ -> ZN ^ | AND3_X4  | 0.046 |   0.384 |    0.349 | 
     | FE_RC_487_0         | A ^ -> ZN v  | INV_X8   | 0.021 |   0.405 |    0.370 | 
     | g205504             | A1 v -> ZN ^ | NAND2_X1 | 0.021 |   0.426 |    0.391 | 
     | g169206             | A ^ -> ZN v  | OAI21_X1 | 0.018 |   0.444 |    0.409 | 
     | cpuregs_reg[3][24]  | D v          | DFF_X1   | 0.000 |   0.444 |    0.409 | 
     +----------------------------------------------------------------------------+ 
Path 506: VIOLATED Setup Check with Pin cpuregs_reg[21][24]/CK 
Endpoint:   cpuregs_reg[21][24]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.033
- Setup                         0.024
+ Phase Shift                   0.400
= Required Time                 0.409
- Arrival Time                  0.444
= Slack Time                   -0.035
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.039 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.111 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.144 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.180 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.259 |    0.224 | 
     | add_1312_30_g7553   | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.278 |    0.243 | 
     | add_1312_30_g7530   | A v -> ZN v  | XNOR2_X1 | 0.037 |   0.315 |    0.280 | 
     | FE_RC_4072_0        | A2 v -> ZN ^ | NAND2_X1 | 0.023 |   0.339 |    0.304 | 
     | FE_RC_4071_0        | A1 ^ -> ZN ^ | AND3_X4  | 0.046 |   0.384 |    0.349 | 
     | FE_RC_487_0         | A ^ -> ZN v  | INV_X8   | 0.021 |   0.405 |    0.370 | 
     | g194155             | A1 v -> ZN ^ | NAND2_X1 | 0.021 |   0.427 |    0.391 | 
     | g169219             | A ^ -> ZN v  | OAI21_X1 | 0.018 |   0.444 |    0.409 | 
     | cpuregs_reg[21][24] | D v          | DFF_X1   | 0.000 |   0.444 |    0.409 | 
     +----------------------------------------------------------------------------+ 
Path 507: VIOLATED Setup Check with Pin cpuregs_reg[1][24]/CK 
Endpoint:   cpuregs_reg[1][24]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.029
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.399
- Arrival Time                  0.434
= Slack Time                   -0.035
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.039 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.111 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.144 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.180 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.259 |    0.224 | 
     | add_1312_30_g7553   | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.278 |    0.243 | 
     | add_1312_30_g7530   | A v -> ZN ^  | XNOR2_X1 | 0.028 |   0.306 |    0.270 | 
     | FE_RC_4072_0        | A2 ^ -> ZN v | NAND2_X1 | 0.021 |   0.327 |    0.292 | 
     | FE_RC_4071_0        | A1 v -> ZN v | AND3_X4  | 0.033 |   0.360 |    0.325 | 
     | FE_RC_487_0         | A v -> ZN ^  | INV_X8   | 0.035 |   0.395 |    0.360 | 
     | g171704             | A ^ -> ZN v  | INV_X1   | 0.014 |   0.409 |    0.373 | 
     | g192555             | B1 v -> ZN ^ | OAI21_X1 | 0.025 |   0.434 |    0.399 | 
     | cpuregs_reg[1][24]  | D ^          | DFF_X1   | 0.000 |   0.434 |    0.399 | 
     +----------------------------------------------------------------------------+ 
Path 508: VIOLATED Setup Check with Pin cpuregs_reg[15][25]/CK 
Endpoint:   cpuregs_reg[15][25]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.033
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.404
- Arrival Time                  0.439
= Slack Time                   -0.035
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.039 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.111 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.144 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.180 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.259 |    0.224 | 
     | add_1312_30_g7567   | A1 ^ -> ZN ^ | AND2_X2  | 0.035 |   0.294 |    0.259 | 
     | FE_RC_491_0         | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.307 |    0.272 | 
     | FE_RC_490_0         | A v -> ZN ^  | OAI21_X1 | 0.023 |   0.329 |    0.294 | 
     | g182534             | B1 ^ -> ZN v | AOI21_X2 | 0.025 |   0.354 |    0.319 | 
     | FE_OCPC978_n_18238  | A v -> Z v   | BUF_X8   | 0.035 |   0.389 |    0.354 | 
     | FE_OCPC977_n_18238  | A v -> ZN ^  | INV_X8   | 0.023 |   0.411 |    0.376 | 
     | g191509             | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.426 |    0.391 | 
     | FE_RC_1280_0        | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.439 |    0.404 | 
     | cpuregs_reg[15][25] | D ^          | DFF_X1   | 0.000 |   0.439 |    0.404 | 
     +----------------------------------------------------------------------------+ 
Path 509: VIOLATED Setup Check with Pin cpuregs_reg[20][12]/CK 
Endpoint:   cpuregs_reg[20][12]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.029
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.399
- Arrival Time                  0.434
= Slack Time                   -0.035
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.039 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.111 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.170 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.194 | 
     | add_1312_30_g182878 | A1 v -> ZN ^ | NOR2_X1   | 0.030 |   0.259 |    0.224 | 
     | add_1312_30_g7542   | A ^ -> ZN ^  | XNOR2_X1  | 0.045 |   0.304 |    0.269 | 
     | g182694             | A1 ^ -> ZN v | NAND2_X2  | 0.020 |   0.324 |    0.289 | 
     | g203958             | A v -> ZN ^  | OAI221_X2 | 0.033 |   0.357 |    0.322 | 
     | FE_OFC710_n_40656   | A ^ -> Z ^   | BUF_X8    | 0.037 |   0.394 |    0.359 | 
     | g182704             | A2 ^ -> ZN v | NAND2_X1  | 0.021 |   0.415 |    0.380 | 
     | g169152             | A v -> ZN ^  | OAI21_X1  | 0.019 |   0.434 |    0.399 | 
     | cpuregs_reg[20][12] | D ^          | DFF_X1    | 0.000 |   0.434 |    0.399 | 
     +-----------------------------------------------------------------------------+ 
Path 510: VIOLATED Setup Check with Pin cpuregs_reg[6][31]/CK 
Endpoint:   cpuregs_reg[6][31]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[21]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.026
- Setup                         0.087
+ Phase Shift                   0.400
= Required Time                 0.339
- Arrival Time                  0.374
= Slack Time                   -0.035
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[21]      | CK ^         |          |       |  -0.002 |   -0.037 | 
     | reg_pc_reg[21]      | CK ^ -> Q ^  | DFF_X1   | 0.136 |   0.134 |    0.099 | 
     | FE_RC_483_0         | A2 ^ -> ZN v | NAND2_X1 | 0.022 |   0.156 |    0.121 | 
     | FE_RC_482_0         | A1 v -> ZN ^ | NOR2_X1  | 0.025 |   0.181 |    0.146 | 
     | add_1312_30_g186112 | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.224 |    0.189 | 
     | g186116             | A1 ^ -> ZN ^ | AND2_X1  | 0.048 |   0.273 |    0.238 | 
     | FE_RC_3033_0        | A2 ^ -> ZN v | NAND2_X4 | 0.017 |   0.290 |    0.255 | 
     | FE_RC_3035_0        | A1 v -> ZN ^ | NAND2_X2 | 0.015 |   0.306 |    0.270 | 
     | FE_RC_3030_0        | A2 ^ -> ZN v | NAND2_X2 | 0.017 |   0.322 |    0.287 | 
     | FE_RC_3926_0        | A1 v -> ZN ^ | NAND2_X1 | 0.026 |   0.348 |    0.313 | 
     | FE_RC_3374_0        | A1 ^ -> ZN v | NAND2_X4 | 0.022 |   0.371 |    0.336 | 
     | cpuregs_reg[6][31]  | SI v         | SDFF_X1  | 0.003 |   0.374 |    0.339 | 
     +----------------------------------------------------------------------------+ 
Path 511: VIOLATED Setup Check with Pin cpuregs_reg[7][31]/CK 
Endpoint:   cpuregs_reg[7][31]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[21]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.025
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.339
- Arrival Time                  0.374
= Slack Time                   -0.035
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[21]      | CK ^         |          |       |  -0.002 |   -0.037 | 
     | reg_pc_reg[21]      | CK ^ -> Q ^  | DFF_X1   | 0.136 |   0.134 |    0.099 | 
     | FE_RC_483_0         | A2 ^ -> ZN v | NAND2_X1 | 0.022 |   0.156 |    0.121 | 
     | FE_RC_482_0         | A1 v -> ZN ^ | NOR2_X1  | 0.025 |   0.181 |    0.146 | 
     | add_1312_30_g186112 | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.224 |    0.189 | 
     | g186116             | A1 ^ -> ZN ^ | AND2_X1  | 0.048 |   0.273 |    0.238 | 
     | FE_RC_3033_0        | A2 ^ -> ZN v | NAND2_X4 | 0.017 |   0.290 |    0.255 | 
     | FE_RC_3035_0        | A1 v -> ZN ^ | NAND2_X2 | 0.015 |   0.306 |    0.270 | 
     | FE_RC_3030_0        | A2 ^ -> ZN v | NAND2_X2 | 0.017 |   0.322 |    0.287 | 
     | FE_RC_3926_0        | A1 v -> ZN ^ | NAND2_X1 | 0.026 |   0.348 |    0.313 | 
     | FE_RC_3374_0        | A1 ^ -> ZN v | NAND2_X4 | 0.022 |   0.371 |    0.336 | 
     | cpuregs_reg[7][31]  | SI v         | SDFF_X2  | 0.003 |   0.374 |    0.339 | 
     +----------------------------------------------------------------------------+ 
Path 512: VIOLATED Setup Check with Pin count_instr_reg[43]/CK 
Endpoint:   count_instr_reg[43]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[25]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.016
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.355
- Arrival Time                  0.390
= Slack Time                   -0.035
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[25]     | CK ^         |          |       |   0.014 |   -0.021 | 
     | count_instr_reg[25]     | CK ^ -> Q ^  | DFF_X1   | 0.113 |   0.127 |    0.092 | 
     | inc_add_1559_34_g1293   | A1 ^ -> ZN ^ | AND2_X2  | 0.042 |   0.169 |    0.134 | 
     | FE_RC_1449_0            | A4 ^ -> ZN v | NAND4_X4 | 0.032 |   0.201 |    0.166 | 
     | FE_RC_1450_0            | A v -> ZN ^  | INV_X4   | 0.020 |   0.221 |    0.186 | 
     | inc_add_1559_34_g1344_0 | A1 ^ -> ZN ^ | AND4_X4  | 0.060 |   0.281 |    0.246 | 
     | inc_add_1559_34_g1185   | A1 ^ -> ZN ^ | AND2_X1  | 0.037 |   0.318 |    0.283 | 
     | inc_add_1559_34_g1111   | A ^ -> ZN ^  | XNOR2_X1 | 0.038 |   0.356 |    0.321 | 
     | g172014                 | A2 ^ -> ZN v | AOI22_X1 | 0.018 |   0.374 |    0.339 | 
     | g171941                 | A v -> ZN ^  | INV_X1   | 0.016 |   0.390 |    0.355 | 
     | count_instr_reg[43]     | D ^          | DFF_X1   | 0.000 |   0.390 |    0.355 | 
     +--------------------------------------------------------------------------------+ 
Path 513: VIOLATED Setup Check with Pin alu_out_q_reg[8]/CK 
Endpoint:   alu_out_q_reg[8]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_op2_reg[5]/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.003
- Setup                         0.033
+ Phase Shift                   0.400
= Required Time                 0.364
- Arrival Time                  0.399
= Slack Time                   -0.035
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.032
     = Beginpoint Arrival Time       0.032
     +----------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                      |              |           |       |  Time   |   Time   | 
     |--------------------------------------+--------------+-----------+-------+---------+----------| 
     | reg_op2_reg[5]                       | CK ^         |           |       |   0.032 |   -0.003 | 
     | reg_op2_reg[5]                       | CK ^ -> Q ^  | DFF_X1    | 0.110 |   0.141 |    0.106 | 
     | FE_OCPC881_FE_OFN150_mem_la_wdata_5  | A ^ -> Z ^   | BUF_X4    | 0.030 |   0.171 |    0.136 | 
     | FE_OCPC1577_FE_OFN150_mem_la_wdata_5 | A ^ -> ZN v  | INV_X4    | 0.011 |   0.182 |    0.147 | 
     | g96983__203285                       | A1 v -> ZN ^ | NAND4_X2  | 0.015 |   0.197 |    0.162 | 
     | FE_RC_472_0                          | A1 ^ -> ZN v | NAND2_X1  | 0.018 |   0.214 |    0.179 | 
     | FE_RC_3049_0                         | A v -> ZN ^  | INV_X2    | 0.017 |   0.232 |    0.197 | 
     | FE_RC_3048_0                         | A ^ -> ZN v  | OAI211_X4 | 0.030 |   0.261 |    0.226 | 
     | g74                                  | A1 v -> ZN ^ | NAND3_X4  | 0.023 |   0.284 |    0.249 | 
     | g196491                              | A1 ^ -> ZN v | NAND2_X1  | 0.022 |   0.306 |    0.271 | 
     | g182947_dup                          | A v -> ZN ^  | AOI21_X1  | 0.051 |   0.357 |    0.322 | 
     | FE_RC_3281_0                         | A1 ^ -> ZN v | NAND2_X1  | 0.017 |   0.374 |    0.339 | 
     | FE_RC_3280_0                         | A v -> ZN ^  | OAI211_X1 | 0.025 |   0.399 |    0.364 | 
     | alu_out_q_reg[8]                     | D ^          | DFF_X1    | 0.000 |   0.399 |    0.364 | 
     +----------------------------------------------------------------------------------------------+ 
Path 514: VIOLATED Setup Check with Pin cpuregs_reg[29][0]/CK 
Endpoint:   cpuregs_reg[29][0]/D (v) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.021
- Setup                         0.024
+ Phase Shift                   0.400
= Required Time                 0.397
- Arrival Time                  0.432
= Slack Time                   -0.035
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |   -0.015 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.078 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.105 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.114 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.134 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.158 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.174 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.224 | 
     | g205988             | A1 ^ -> ZN ^ | AND2_X4  | 0.060 |   0.319 |    0.284 | 
     | g205989             | A1 ^ -> ZN ^ | AND2_X4  | 0.054 |   0.373 |    0.338 | 
     | FE_OCPC1049_n_42745 | A ^ -> Z ^   | BUF_X4   | 0.039 |   0.412 |    0.377 | 
     | g169796             | B1 ^ -> ZN v | OAI21_X1 | 0.020 |   0.432 |    0.397 | 
     | cpuregs_reg[29][0]  | D v          | DFF_X1   | 0.000 |   0.432 |    0.397 | 
     +----------------------------------------------------------------------------+ 
Path 515: VIOLATED Setup Check with Pin cpuregs_reg[7][15]/CK 
Endpoint:   cpuregs_reg[7][15]/SI (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.065
+ Phase Shift                   0.400
= Required Time                 0.357
- Arrival Time                  0.392
= Slack Time                   -0.035
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.038 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.111 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2  | 0.060 |   0.205 |    0.171 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4 | 0.024 |   0.229 |    0.194 | 
     | add_1312_30_g182882 | A1 v -> ZN ^ | NOR2_X1  | 0.032 |   0.261 |    0.226 | 
     | add_1312_30_g7662   | A ^ -> Z ^   | XOR2_X1  | 0.050 |   0.311 |    0.276 | 
     | g182639             | A1 ^ -> ZN v | NAND2_X1 | 0.041 |   0.352 |    0.317 | 
     | FE_RC_3204_0        | A1 v -> ZN ^ | NAND2_X4 | 0.035 |   0.387 |    0.352 | 
     | cpuregs_reg[7][15]  | SI ^         | SDFF_X1  | 0.005 |   0.392 |    0.357 | 
     +----------------------------------------------------------------------------+ 
Path 516: VIOLATED Setup Check with Pin cpuregs_reg[6][15]/CK 
Endpoint:   cpuregs_reg[6][15]/SI (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.065
+ Phase Shift                   0.400
= Required Time                 0.357
- Arrival Time                  0.392
= Slack Time                   -0.035
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.038 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.111 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2  | 0.060 |   0.205 |    0.171 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4 | 0.024 |   0.229 |    0.194 | 
     | add_1312_30_g182882 | A1 v -> ZN ^ | NOR2_X1  | 0.032 |   0.261 |    0.226 | 
     | add_1312_30_g7662   | A ^ -> Z ^   | XOR2_X1  | 0.050 |   0.311 |    0.276 | 
     | g182639             | A1 ^ -> ZN v | NAND2_X1 | 0.041 |   0.352 |    0.317 | 
     | FE_RC_3204_0        | A1 v -> ZN ^ | NAND2_X4 | 0.035 |   0.387 |    0.352 | 
     | cpuregs_reg[6][15]  | SI ^         | SDFF_X1  | 0.005 |   0.392 |    0.357 | 
     +----------------------------------------------------------------------------+ 
Path 517: VIOLATED Setup Check with Pin cpuregs_reg[1][15]/CK 
Endpoint:   cpuregs_reg[1][15]/SI (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.065
+ Phase Shift                   0.400
= Required Time                 0.358
- Arrival Time                  0.392
= Slack Time                   -0.035
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.038 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.111 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2  | 0.060 |   0.205 |    0.171 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4 | 0.024 |   0.229 |    0.194 | 
     | add_1312_30_g182882 | A1 v -> ZN ^ | NOR2_X1  | 0.032 |   0.261 |    0.226 | 
     | add_1312_30_g7662   | A ^ -> Z ^   | XOR2_X1  | 0.050 |   0.311 |    0.276 | 
     | g182639             | A1 ^ -> ZN v | NAND2_X1 | 0.041 |   0.352 |    0.317 | 
     | FE_RC_3204_0        | A1 v -> ZN ^ | NAND2_X4 | 0.035 |   0.387 |    0.352 | 
     | cpuregs_reg[1][15]  | SI ^         | SDFF_X1  | 0.006 |   0.392 |    0.358 | 
     +----------------------------------------------------------------------------+ 
Path 518: VIOLATED Setup Check with Pin cpuregs_reg[21][25]/CK 
Endpoint:   cpuregs_reg[21][25]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.033
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.403
- Arrival Time                  0.437
= Slack Time                   -0.035
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.038 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.111 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.144 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.180 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.259 |    0.225 | 
     | add_1312_30_g7567   | A1 ^ -> ZN ^ | AND2_X2  | 0.035 |   0.294 |    0.260 | 
     | FE_RC_491_0         | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.307 |    0.272 | 
     | FE_RC_490_0         | A v -> ZN ^  | OAI21_X1 | 0.023 |   0.329 |    0.295 | 
     | g182534             | B1 ^ -> ZN v | AOI21_X2 | 0.025 |   0.354 |    0.320 | 
     | FE_OCPC978_n_18238  | A v -> Z v   | BUF_X8   | 0.035 |   0.389 |    0.354 | 
     | FE_OCPC981_n_18238  | A v -> ZN ^  | INV_X8   | 0.019 |   0.408 |    0.373 | 
     | g194133             | A1 ^ -> ZN v | NAND2_X2 | 0.012 |   0.420 |    0.385 | 
     | g169220             | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.437 |    0.403 | 
     | cpuregs_reg[21][25] | D ^          | DFF_X1   | 0.000 |   0.437 |    0.403 | 
     +----------------------------------------------------------------------------+ 
Path 519: VIOLATED Setup Check with Pin cpuregs_reg[21][9]/CK 
Endpoint:   cpuregs_reg[21][9]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.029
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.399
- Arrival Time                  0.433
= Slack Time                   -0.035
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |   0.019 |   -0.015 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.078 | 
     | g173022            | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.105 | 
     | FE_RC_2515_0       | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.114 | 
     | FE_RC_2513_0       | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.134 | 
     | FE_RC_2512_0       | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.158 | 
     | g30                | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.174 | 
     | g205985            | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.224 | 
     | g205988            | A1 ^ -> ZN ^ | AND2_X4  | 0.060 |   0.319 |    0.285 | 
     | FE_RC_3188_0       | A2 ^ -> ZN ^ | AND2_X4  | 0.049 |   0.368 |    0.334 | 
     | FE_OFC351_n_45712  | A ^ -> Z ^   | BUF_X8   | 0.030 |   0.399 |    0.364 | 
     | g194135            | A1 ^ -> ZN v | NAND2_X1 | 0.016 |   0.415 |    0.380 | 
     | g169194            | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.433 |    0.399 | 
     | cpuregs_reg[21][9] | D ^          | DFF_X1   | 0.000 |   0.433 |    0.399 | 
     +---------------------------------------------------------------------------+ 
Path 520: VIOLATED Setup Check with Pin count_instr_reg[42]/CK 
Endpoint:   count_instr_reg[42]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[25]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.017
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.354
- Arrival Time                  0.389
= Slack Time                   -0.035
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[25]     | CK ^         |          |       |   0.014 |   -0.021 | 
     | count_instr_reg[25]     | CK ^ -> Q ^  | DFF_X1   | 0.113 |   0.127 |    0.092 | 
     | inc_add_1559_34_g1293   | A1 ^ -> ZN ^ | AND2_X2  | 0.042 |   0.169 |    0.134 | 
     | FE_RC_1449_0            | A4 ^ -> ZN v | NAND4_X4 | 0.032 |   0.201 |    0.166 | 
     | FE_RC_1450_0            | A v -> ZN ^  | INV_X4   | 0.020 |   0.221 |    0.187 | 
     | inc_add_1559_34_g1344_0 | A1 ^ -> ZN ^ | AND4_X4  | 0.060 |   0.281 |    0.247 | 
     | inc_add_1559_34_g1182   | A1 ^ -> ZN ^ | AND2_X1  | 0.037 |   0.319 |    0.284 | 
     | inc_add_1559_34_g1119   | A ^ -> ZN ^  | XNOR2_X1 | 0.038 |   0.356 |    0.322 | 
     | g203430                 | A2 ^ -> ZN v | AOI22_X1 | 0.017 |   0.374 |    0.339 | 
     | g171980                 | A v -> ZN ^  | INV_X1   | 0.015 |   0.389 |    0.354 | 
     | count_instr_reg[42]     | D ^          | DFF_X1   | 0.000 |   0.389 |    0.354 | 
     +--------------------------------------------------------------------------------+ 
Path 521: VIOLATED Setup Check with Pin cpuregs_reg[21][14]/CK 
Endpoint:   cpuregs_reg[21][14]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.393
- Arrival Time                  0.428
= Slack Time                   -0.035
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.038 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.111 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.171 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.194 | 
     | add_1312_30_g182881 | A1 v -> ZN ^ | NOR2_X2   | 0.023 |   0.253 |    0.218 | 
     | add_1312_30_g7541   | A ^ -> ZN ^  | XNOR2_X1  | 0.039 |   0.292 |    0.257 | 
     | g182767             | A1 ^ -> ZN v | NAND2_X1  | 0.021 |   0.313 |    0.278 | 
     | g182766             | A v -> ZN ^  | OAI221_X4 | 0.072 |   0.385 |    0.350 | 
     | g194158             | A2 ^ -> ZN v | NAND2_X1  | 0.023 |   0.408 |    0.374 | 
     | g169203             | A v -> ZN ^  | OAI21_X1  | 0.019 |   0.428 |    0.393 | 
     | cpuregs_reg[21][14] | D ^          | DFF_X1    | 0.000 |   0.428 |    0.393 | 
     +-----------------------------------------------------------------------------+ 
Path 522: VIOLATED Setup Check with Pin count_instr_reg[44]/CK 
Endpoint:   count_instr_reg[44]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[25]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.016
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.356
- Arrival Time                  0.390
= Slack Time                   -0.035
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[25]     | CK ^         |          |       |   0.014 |   -0.021 | 
     | count_instr_reg[25]     | CK ^ -> Q ^  | DFF_X1   | 0.113 |   0.127 |    0.092 | 
     | inc_add_1559_34_g1293   | A1 ^ -> ZN ^ | AND2_X2  | 0.042 |   0.169 |    0.134 | 
     | FE_RC_1449_0            | A4 ^ -> ZN v | NAND4_X4 | 0.032 |   0.201 |    0.166 | 
     | FE_RC_1450_0            | A v -> ZN ^  | INV_X4   | 0.020 |   0.221 |    0.187 | 
     | inc_add_1559_34_g1344_0 | A1 ^ -> ZN ^ | AND4_X4  | 0.060 |   0.281 |    0.247 | 
     | inc_add_1559_34_g1181   | A1 ^ -> ZN ^ | AND2_X1  | 0.037 |   0.318 |    0.284 | 
     | inc_add_1559_34_g1118   | A ^ -> ZN ^  | XNOR2_X1 | 0.038 |   0.356 |    0.322 | 
     | g172098                 | A2 ^ -> ZN v | AOI22_X1 | 0.017 |   0.374 |    0.339 | 
     | g171953                 | A v -> ZN ^  | INV_X1   | 0.016 |   0.390 |    0.355 | 
     | count_instr_reg[44]     | D ^          | DFF_X1   | 0.000 |   0.390 |    0.356 | 
     +--------------------------------------------------------------------------------+ 
Path 523: VIOLATED Setup Check with Pin cpuregs_reg[16][9]/CK 
Endpoint:   cpuregs_reg[16][9]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.392
- Arrival Time                  0.427
= Slack Time                   -0.035
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |   -0.015 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.078 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.105 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.114 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.134 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.158 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.174 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.224 | 
     | g205827             | A1 ^ -> ZN ^ | AND2_X2  | 0.061 |   0.320 |    0.286 | 
     | g205832             | A1 ^ -> ZN ^ | AND2_X4  | 0.043 |   0.364 |    0.329 | 
     | FE_OCPC2147_n_42591 | A ^ -> Z ^   | BUF_X16  | 0.025 |   0.389 |    0.354 | 
     | g202016             | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.407 |    0.372 | 
     | g168187             | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.427 |    0.392 | 
     | cpuregs_reg[16][9]  | D ^          | DFF_X1   | 0.000 |   0.427 |    0.392 | 
     +----------------------------------------------------------------------------+ 
Path 524: VIOLATED Setup Check with Pin cpuregs_reg[17][18]/CK 
Endpoint:   cpuregs_reg[17][18]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.021
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.393
- Arrival Time                  0.427
= Slack Time                   -0.035
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.038 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.111 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2  | 0.033 |   0.179 |    0.145 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2   | 0.036 |   0.215 |    0.180 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4   | 0.044 |   0.259 |    0.225 | 
     | add_1312_30_g7558   | A1 ^ -> ZN v | NAND2_X1  | 0.023 |   0.282 |    0.248 | 
     | FE_RC_3166_0        | A2 v -> ZN ^ | NAND2_X1  | 0.023 |   0.306 |    0.271 | 
     | FE_RC_3241_0        | A ^ -> ZN v  | OAI211_X2 | 0.028 |   0.333 |    0.299 | 
     | FE_RC_3240_0        | A1 v -> ZN v | AND3_X4   | 0.039 |   0.372 |    0.338 | 
     | FE_RC_522_0         | A v -> ZN ^  | INV_X16   | 0.020 |   0.393 |    0.358 | 
     | g190298             | A2 ^ -> ZN v | NAND2_X1  | 0.021 |   0.414 |    0.379 | 
     | FE_RC_1017_0        | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.427 |    0.393 | 
     | cpuregs_reg[17][18] | D ^          | DFF_X1    | 0.000 |   0.427 |    0.393 | 
     +-----------------------------------------------------------------------------+ 
Path 525: VIOLATED Setup Check with Pin cpuregs_reg[3][15]/CK 
Endpoint:   cpuregs_reg[3][15]/SI (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.065
+ Phase Shift                   0.400
= Required Time                 0.358
- Arrival Time                  0.392
= Slack Time                   -0.035
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.038 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.111 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2  | 0.060 |   0.205 |    0.171 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4 | 0.024 |   0.229 |    0.195 | 
     | add_1312_30_g182882 | A1 v -> ZN ^ | NOR2_X1  | 0.032 |   0.261 |    0.227 | 
     | add_1312_30_g7662   | A ^ -> Z ^   | XOR2_X1  | 0.050 |   0.311 |    0.277 | 
     | g182639             | A1 ^ -> ZN v | NAND2_X1 | 0.041 |   0.352 |    0.317 | 
     | FE_RC_3204_0        | A1 v -> ZN ^ | NAND2_X4 | 0.035 |   0.387 |    0.352 | 
     | cpuregs_reg[3][15]  | SI ^         | SDFF_X1  | 0.006 |   0.392 |    0.358 | 
     +----------------------------------------------------------------------------+ 
Path 526: VIOLATED Setup Check with Pin cpuregs_reg[2][15]/CK 
Endpoint:   cpuregs_reg[2][15]/SI (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.065
+ Phase Shift                   0.400
= Required Time                 0.358
- Arrival Time                  0.392
= Slack Time                   -0.035
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.038 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.111 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2  | 0.060 |   0.205 |    0.171 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4 | 0.024 |   0.229 |    0.195 | 
     | add_1312_30_g182882 | A1 v -> ZN ^ | NOR2_X1  | 0.032 |   0.261 |    0.227 | 
     | add_1312_30_g7662   | A ^ -> Z ^   | XOR2_X1  | 0.050 |   0.311 |    0.277 | 
     | g182639             | A1 ^ -> ZN v | NAND2_X1 | 0.041 |   0.352 |    0.317 | 
     | FE_RC_3204_0        | A1 v -> ZN ^ | NAND2_X4 | 0.035 |   0.387 |    0.352 | 
     | cpuregs_reg[2][15]  | SI ^         | SDFF_X1  | 0.006 |   0.392 |    0.358 | 
     +----------------------------------------------------------------------------+ 
Path 527: VIOLATED Setup Check with Pin cpuregs_reg[2][17]/CK 
Endpoint:   cpuregs_reg[2][17]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.024
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.395
- Arrival Time                  0.430
= Slack Time                   -0.035
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.038 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.111 | 
     | g201449             | A1 ^ -> ZN ^ | AND3_X1  | 0.057 |   0.203 |    0.168 | 
     | g192202_dup         | A2 ^ -> ZN v | NAND2_X2 | 0.017 |   0.220 |    0.185 | 
     | add_1312_30_g192201 | A1 v -> ZN ^ | NOR2_X2  | 0.019 |   0.239 |    0.204 | 
     | add_1312_30_g7587   | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.255 |    0.221 | 
     | g196494             | A v -> Z v   | XOR2_X1  | 0.058 |   0.313 |    0.278 | 
     | FE_RC_769_0         | B1 v -> ZN ^ | OAI21_X2 | 0.031 |   0.344 |    0.309 | 
     | FE_RC_3023_0        | A1 ^ -> ZN ^ | OR2_X4   | 0.053 |   0.396 |    0.362 | 
     | g208541             | A2 ^ -> ZN v | NAND2_X1 | 0.019 |   0.416 |    0.381 | 
     | FE_RC_1092_0        | A1 v -> ZN ^ | NAND2_X1 | 0.014 |   0.430 |    0.395 | 
     | cpuregs_reg[2][17]  | D ^          | DFF_X1   | 0.000 |   0.430 |    0.395 | 
     +----------------------------------------------------------------------------+ 
Path 528: VIOLATED Setup Check with Pin cpuregs_reg[24][15]/CK 
Endpoint:   cpuregs_reg[24][15]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.033
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.402
- Arrival Time                  0.436
= Slack Time                   -0.035
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.038 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.111 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2  | 0.060 |   0.205 |    0.171 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4 | 0.024 |   0.229 |    0.195 | 
     | add_1312_30_g182882 | A1 v -> ZN ^ | NOR2_X1  | 0.032 |   0.261 |    0.227 | 
     | add_1312_30_g7662   | A ^ -> Z ^   | XOR2_X1  | 0.050 |   0.311 |    0.277 | 
     | g182639             | A1 ^ -> ZN v | NAND2_X1 | 0.041 |   0.352 |    0.317 | 
     | FE_RC_1148_0        | A1 v -> ZN ^ | NAND2_X4 | 0.040 |   0.392 |    0.358 | 
     | g190460             | A2 ^ -> ZN v | NAND2_X1 | 0.024 |   0.416 |    0.381 | 
     | g168257             | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.436 |    0.402 | 
     | cpuregs_reg[24][15] | D ^          | DFF_X1   | 0.000 |   0.436 |    0.402 | 
     +----------------------------------------------------------------------------+ 
Path 529: VIOLATED Setup Check with Pin cpuregs_reg[31][17]/CK 
Endpoint:   cpuregs_reg[31][17]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.026
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.397
- Arrival Time                  0.432
= Slack Time                   -0.034
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.038 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.111 | 
     | g201449             | A1 ^ -> ZN ^ | AND3_X1  | 0.057 |   0.203 |    0.168 | 
     | g192202_dup         | A2 ^ -> ZN v | NAND2_X2 | 0.017 |   0.220 |    0.185 | 
     | add_1312_30_g192201 | A1 v -> ZN ^ | NOR2_X2  | 0.019 |   0.239 |    0.204 | 
     | add_1312_30_g7587   | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.255 |    0.221 | 
     | g196494             | A v -> Z v   | XOR2_X1  | 0.058 |   0.313 |    0.279 | 
     | FE_RC_769_0         | B1 v -> ZN ^ | OAI21_X2 | 0.031 |   0.344 |    0.309 | 
     | FE_RC_3023_0        | A1 ^ -> ZN ^ | OR2_X4   | 0.053 |   0.396 |    0.362 | 
     | g206187             | A2 ^ -> ZN v | NAND2_X1 | 0.020 |   0.417 |    0.382 | 
     | FE_RC_865_0         | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.432 |    0.397 | 
     | cpuregs_reg[31][17] | D ^          | DFF_X1   | 0.000 |   0.432 |    0.397 | 
     +----------------------------------------------------------------------------+ 
Path 530: VIOLATED Setup Check with Pin cpuregs_reg[29][10]/CK 
Endpoint:   cpuregs_reg[29][10]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.027
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.397
- Arrival Time                  0.431
= Slack Time                   -0.034
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |   -0.015 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.078 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.105 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.114 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.134 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.158 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.175 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.224 | 
     | g205988             | A1 ^ -> ZN ^ | AND2_X4  | 0.060 |   0.319 |    0.285 | 
     | g208931             | A1 ^ -> ZN ^ | AND2_X4  | 0.045 |   0.364 |    0.330 | 
     | FE_OCPC2060_n_45716 | A ^ -> Z ^   | BUF_X4   | 0.031 |   0.395 |    0.361 | 
     | g194100             | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.413 |    0.378 | 
     | g169812             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.431 |    0.397 | 
     | cpuregs_reg[29][10] | D ^          | DFF_X1   | 0.000 |   0.431 |    0.397 | 
     +----------------------------------------------------------------------------+ 
Path 531: VIOLATED Setup Check with Pin cpuregs_reg[26][13]/CK 
Endpoint:   cpuregs_reg[26][13]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.029
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.343
- Arrival Time                  0.377
= Slack Time                   -0.034
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.038 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.111 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.171 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.195 | 
     | g191631             | A1 v -> ZN ^ | NOR2_X2   | 0.027 |   0.256 |    0.221 | 
     | FE_RC_4007_0        | A2 ^ -> ZN v | NAND2_X1  | 0.019 |   0.275 |    0.241 | 
     | FE_RC_4018_0        | A2 v -> ZN ^ | NAND3_X2  | 0.020 |   0.295 |    0.261 | 
     | g171928_dup         | A ^ -> ZN v  | OAI221_X4 | 0.077 |   0.372 |    0.338 | 
     | cpuregs_reg[26][13] | SI v         | SDFF_X2   | 0.005 |   0.377 |    0.343 | 
     +-----------------------------------------------------------------------------+ 
Path 532: VIOLATED Setup Check with Pin cpuregs_reg[23][13]/CK 
Endpoint:   cpuregs_reg[23][13]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.029
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.343
- Arrival Time                  0.377
= Slack Time                   -0.034
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.038 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.111 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.171 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.195 | 
     | g191631             | A1 v -> ZN ^ | NOR2_X2   | 0.027 |   0.256 |    0.221 | 
     | FE_RC_4007_0        | A2 ^ -> ZN v | NAND2_X1  | 0.019 |   0.275 |    0.241 | 
     | FE_RC_4018_0        | A2 v -> ZN ^ | NAND3_X2  | 0.020 |   0.295 |    0.261 | 
     | g171928_dup         | A ^ -> ZN v  | OAI221_X4 | 0.077 |   0.372 |    0.338 | 
     | cpuregs_reg[23][13] | SI v         | SDFF_X2   | 0.005 |   0.377 |    0.343 | 
     +-----------------------------------------------------------------------------+ 
Path 533: VIOLATED Setup Check with Pin count_instr_reg[46]/CK 
Endpoint:   count_instr_reg[46]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[25]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.016
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.355
- Arrival Time                  0.390
= Slack Time                   -0.034
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[25]     | CK ^         |          |       |   0.014 |   -0.021 | 
     | count_instr_reg[25]     | CK ^ -> Q ^  | DFF_X1   | 0.113 |   0.127 |    0.092 | 
     | inc_add_1559_34_g1293   | A1 ^ -> ZN ^ | AND2_X2  | 0.042 |   0.169 |    0.135 | 
     | FE_RC_1449_0            | A4 ^ -> ZN v | NAND4_X4 | 0.032 |   0.201 |    0.167 | 
     | FE_RC_1450_0            | A v -> ZN ^  | INV_X4   | 0.020 |   0.221 |    0.187 | 
     | inc_add_1559_34_g1344_0 | A1 ^ -> ZN ^ | AND4_X4  | 0.060 |   0.281 |    0.247 | 
     | inc_add_1559_34_g1179   | A1 ^ -> ZN ^ | AND2_X1  | 0.037 |   0.319 |    0.284 | 
     | inc_add_1559_34_g1115   | A ^ -> ZN ^  | XNOR2_X1 | 0.038 |   0.357 |    0.322 | 
     | g172158                 | A2 ^ -> ZN v | AOI22_X1 | 0.017 |   0.374 |    0.340 | 
     | g171982                 | A v -> ZN ^  | INV_X1   | 0.016 |   0.390 |    0.355 | 
     | count_instr_reg[46]     | D ^          | DFF_X1   | 0.000 |   0.390 |    0.355 | 
     +--------------------------------------------------------------------------------+ 
Path 534: VIOLATED Setup Check with Pin cpuregs_reg[3][17]/CK 
Endpoint:   cpuregs_reg[3][17]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.024
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.395
- Arrival Time                  0.429
= Slack Time                   -0.034
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.038 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.111 | 
     | g201449             | A1 ^ -> ZN ^ | AND3_X1  | 0.057 |   0.203 |    0.168 | 
     | g192202_dup         | A2 ^ -> ZN v | NAND2_X2 | 0.017 |   0.220 |    0.186 | 
     | add_1312_30_g192201 | A1 v -> ZN ^ | NOR2_X2  | 0.019 |   0.239 |    0.205 | 
     | add_1312_30_g7587   | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.255 |    0.221 | 
     | g196494             | A v -> Z v   | XOR2_X1  | 0.058 |   0.313 |    0.279 | 
     | FE_RC_769_0         | B1 v -> ZN ^ | OAI21_X2 | 0.031 |   0.344 |    0.309 | 
     | FE_RC_3023_0        | A1 ^ -> ZN ^ | OR2_X4   | 0.053 |   0.396 |    0.362 | 
     | g208014             | A2 ^ -> ZN v | NAND2_X1 | 0.020 |   0.416 |    0.382 | 
     | FE_RC_1068_0        | A1 v -> ZN ^ | NAND2_X1 | 0.014 |   0.429 |    0.395 | 
     | cpuregs_reg[3][17]  | D ^          | DFF_X1   | 0.000 |   0.429 |    0.395 | 
     +----------------------------------------------------------------------------+ 
Path 535: VIOLATED Setup Check with Pin cpuregs_reg[12][18]/CK 
Endpoint:   cpuregs_reg[12][18]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.394
- Arrival Time                  0.428
= Slack Time                   -0.034
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.038 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.112 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2  | 0.033 |   0.179 |    0.145 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2   | 0.036 |   0.215 |    0.181 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4   | 0.044 |   0.259 |    0.225 | 
     | add_1312_30_g7558   | A1 ^ -> ZN v | NAND2_X1  | 0.023 |   0.282 |    0.248 | 
     | FE_RC_3166_0        | A2 v -> ZN ^ | NAND2_X1  | 0.023 |   0.306 |    0.271 | 
     | FE_RC_3241_0        | A ^ -> ZN v  | OAI211_X2 | 0.028 |   0.333 |    0.299 | 
     | FE_RC_3240_0        | A1 v -> ZN v | AND3_X4   | 0.039 |   0.372 |    0.338 | 
     | FE_RC_522_0         | A v -> ZN ^  | INV_X16   | 0.020 |   0.393 |    0.358 | 
     | g170495             | A2 ^ -> ZN v | NAND2_X1  | 0.022 |   0.415 |    0.381 | 
     | FE_RC_919_0         | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.428 |    0.394 | 
     | cpuregs_reg[12][18] | D ^          | DFF_X1    | 0.000 |   0.428 |    0.394 | 
     +-----------------------------------------------------------------------------+ 
Path 536: VIOLATED Setup Check with Pin cpuregs_reg[1][20]/CK 
Endpoint:   cpuregs_reg[1][20]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.033
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.402
- Arrival Time                  0.437
= Slack Time                   -0.034
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.038 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.112 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.145 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.181 | 
     | add_1312_30_g175238 | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.257 |    0.222 | 
     | add_1312_30_g7556   | A1 ^ -> ZN ^ | AND2_X1  | 0.042 |   0.299 |    0.264 | 
     | add_1312_30_g7540   | A ^ -> ZN ^  | XNOR2_X2 | 0.038 |   0.337 |    0.303 | 
     | g171927             | B1 ^ -> ZN v | AOI21_X2 | 0.027 |   0.364 |    0.329 | 
     | FE_OCPC1542_n_2193  | A v -> ZN ^  | INV_X8   | 0.036 |   0.400 |    0.365 | 
     | FE_OCPC1543_n_2193  | A ^ -> ZN v  | INV_X1   | 0.013 |   0.412 |    0.378 | 
     | g169030             | B1 v -> ZN ^ | OAI21_X1 | 0.024 |   0.437 |    0.402 | 
     | cpuregs_reg[1][20]  | D ^          | DFF_X1   | 0.000 |   0.437 |    0.402 | 
     +----------------------------------------------------------------------------+ 
Path 537: VIOLATED Setup Check with Pin cpuregs_reg[5][7]/CK 
Endpoint:   cpuregs_reg[5][7]/D  (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.026
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.395
- Arrival Time                  0.429
= Slack Time                   -0.034
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3] | CK ^         |          |       |   0.019 |   -0.015 | 
     | latched_rd_reg[3] | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.079 | 
     | g173022           | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.105 | 
     | FE_RC_2515_0      | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.114 | 
     | FE_RC_2513_0      | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.134 | 
     | FE_RC_2512_0      | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.159 | 
     | g30               | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.175 | 
     | g205985           | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.225 | 
     | g205988           | A1 ^ -> ZN ^ | AND2_X4  | 0.060 |   0.319 |    0.285 | 
     | FE_RC_4017_0      | A2 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.363 |    0.329 | 
     | FE_OFC321_n_45728 | A ^ -> Z ^   | BUF_X16  | 0.024 |   0.387 |    0.353 | 
     | g170377           | A1 ^ -> ZN v | NAND2_X1 | 0.023 |   0.410 |    0.376 | 
     | g169380           | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.429 |    0.395 | 
     | cpuregs_reg[5][7] | D ^          | DFF_X1   | 0.000 |   0.429 |    0.395 | 
     +--------------------------------------------------------------------------+ 
Path 538: VIOLATED Setup Check with Pin cpuregs_reg[28][10]/CK 
Endpoint:   cpuregs_reg[28][10]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.032
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.401
- Arrival Time                  0.436
= Slack Time                   -0.034
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |   -0.015 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.079 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.106 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.114 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.134 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.159 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.175 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.225 | 
     | g170963_dup195219   | A1 ^ -> ZN ^ | AND2_X2  | 0.053 |   0.312 |    0.278 | 
     | g195218             | A1 ^ -> ZN ^ | AND2_X4  | 0.049 |   0.362 |    0.328 | 
     | FE_OFC369_n_31170   | A ^ -> Z ^   | BUF_X8   | 0.036 |   0.398 |    0.364 | 
     | g182662             | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.417 |    0.383 | 
     | g169729             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.436 |    0.401 | 
     | cpuregs_reg[28][10] | D ^          | DFF_X1   | 0.000 |   0.436 |    0.401 | 
     +----------------------------------------------------------------------------+ 
Path 539: VIOLATED Setup Check with Pin cpuregs_reg[28][14]/CK 
Endpoint:   cpuregs_reg[28][14]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.030
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.399
- Arrival Time                  0.433
= Slack Time                   -0.034
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |   -0.015 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.079 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.106 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.114 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.134 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.159 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.175 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.225 | 
     | g170963_dup195219   | A1 ^ -> ZN ^ | AND2_X2  | 0.053 |   0.312 |    0.278 | 
     | g195218             | A1 ^ -> ZN ^ | AND2_X4  | 0.049 |   0.362 |    0.328 | 
     | FE_OFC369_n_31170   | A ^ -> Z ^   | BUF_X8   | 0.036 |   0.398 |    0.364 | 
     | g182770             | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.415 |    0.380 | 
     | g169740             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.433 |    0.399 | 
     | cpuregs_reg[28][14] | D ^          | DFF_X1   | 0.000 |   0.433 |    0.399 | 
     +----------------------------------------------------------------------------+ 
Path 540: VIOLATED Setup Check with Pin cpuregs_reg[5][17]/CK 
Endpoint:   cpuregs_reg[5][17]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.025
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.396
- Arrival Time                  0.430
= Slack Time                   -0.034
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.038 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.112 | 
     | g201449             | A1 ^ -> ZN ^ | AND3_X1  | 0.057 |   0.203 |    0.168 | 
     | g192202_dup         | A2 ^ -> ZN v | NAND2_X2 | 0.017 |   0.220 |    0.186 | 
     | add_1312_30_g192201 | A1 v -> ZN ^ | NOR2_X2  | 0.019 |   0.239 |    0.205 | 
     | add_1312_30_g7587   | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.255 |    0.221 | 
     | g196494             | A v -> Z v   | XOR2_X1  | 0.058 |   0.313 |    0.279 | 
     | FE_RC_769_0         | B1 v -> ZN ^ | OAI21_X2 | 0.031 |   0.344 |    0.310 | 
     | FE_RC_3023_0        | A1 ^ -> ZN ^ | OR2_X4   | 0.053 |   0.396 |    0.362 | 
     | g187057             | A2 ^ -> ZN v | NAND2_X1 | 0.020 |   0.416 |    0.382 | 
     | FE_RC_1082_0        | A1 v -> ZN ^ | NAND2_X1 | 0.014 |   0.430 |    0.396 | 
     | cpuregs_reg[5][17]  | D ^          | DFF_X1   | 0.000 |   0.430 |    0.396 | 
     +----------------------------------------------------------------------------+ 
Path 541: VIOLATED Setup Check with Pin cpuregs_reg[26][18]/CK 
Endpoint:   cpuregs_reg[26][18]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.394
- Arrival Time                  0.428
= Slack Time                   -0.034
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.038 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.112 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2  | 0.033 |   0.179 |    0.145 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2   | 0.036 |   0.215 |    0.181 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4   | 0.044 |   0.259 |    0.225 | 
     | add_1312_30_g7558   | A1 ^ -> ZN v | NAND2_X1  | 0.023 |   0.282 |    0.248 | 
     | FE_RC_3166_0        | A2 v -> ZN ^ | NAND2_X1  | 0.023 |   0.306 |    0.271 | 
     | FE_RC_3241_0        | A ^ -> ZN v  | OAI211_X2 | 0.028 |   0.333 |    0.299 | 
     | FE_RC_3240_0        | A1 v -> ZN v | AND3_X4   | 0.039 |   0.372 |    0.338 | 
     | FE_RC_522_0         | A v -> ZN ^  | INV_X16   | 0.020 |   0.393 |    0.358 | 
     | g202236             | A1 ^ -> ZN v | NAND2_X1  | 0.022 |   0.415 |    0.381 | 
     | FE_RC_672_0         | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.428 |    0.394 | 
     | cpuregs_reg[26][18] | D ^          | DFF_X1    | 0.000 |   0.428 |    0.394 | 
     +-----------------------------------------------------------------------------+ 
Path 542: VIOLATED Setup Check with Pin cpuregs_reg[29][24]/CK 
Endpoint:   cpuregs_reg[29][24]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.033
- Setup                         0.024
+ Phase Shift                   0.400
= Required Time                 0.409
- Arrival Time                  0.443
= Slack Time                   -0.034
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.038 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.112 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.145 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.181 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.259 |    0.225 | 
     | add_1312_30_g7553   | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.278 |    0.244 | 
     | add_1312_30_g7530   | A v -> ZN v  | XNOR2_X1 | 0.037 |   0.315 |    0.281 | 
     | FE_RC_4072_0        | A2 v -> ZN ^ | NAND2_X1 | 0.023 |   0.339 |    0.305 | 
     | FE_RC_4071_0        | A1 ^ -> ZN ^ | AND3_X4  | 0.046 |   0.384 |    0.350 | 
     | FE_RC_487_0         | A ^ -> ZN v  | INV_X8   | 0.021 |   0.405 |    0.371 | 
     | g194118             | A1 v -> ZN ^ | NAND2_X1 | 0.021 |   0.426 |    0.392 | 
     | g169833             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.443 |    0.409 | 
     | cpuregs_reg[29][24] | D v          | DFF_X1   | 0.000 |   0.443 |    0.409 | 
     +----------------------------------------------------------------------------+ 
Path 543: VIOLATED Setup Check with Pin cpuregs_reg[28][15]/CK 
Endpoint:   cpuregs_reg[28][15]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.032
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.401
- Arrival Time                  0.435
= Slack Time                   -0.034
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |   -0.015 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.079 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.106 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.115 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.134 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.159 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.175 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.225 | 
     | g170963_dup195219   | A1 ^ -> ZN ^ | AND2_X2  | 0.053 |   0.312 |    0.278 | 
     | g195218             | A1 ^ -> ZN ^ | AND2_X4  | 0.049 |   0.362 |    0.328 | 
     | FE_OFC369_n_31170   | A ^ -> Z ^   | BUF_X8   | 0.036 |   0.398 |    0.364 | 
     | g182641             | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.416 |    0.382 | 
     | g169370             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.435 |    0.401 | 
     | cpuregs_reg[28][15] | D ^          | DFF_X1   | 0.000 |   0.435 |    0.401 | 
     +----------------------------------------------------------------------------+ 
Path 544: VIOLATED Setup Check with Pin cpuregs_reg[29][25]/CK 
Endpoint:   cpuregs_reg[29][25]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.033
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.403
- Arrival Time                  0.437
= Slack Time                   -0.034
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.038 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.112 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.145 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.181 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.259 |    0.225 | 
     | add_1312_30_g7567   | A1 ^ -> ZN ^ | AND2_X2  | 0.035 |   0.294 |    0.260 | 
     | FE_RC_491_0         | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.307 |    0.273 | 
     | FE_RC_490_0         | A v -> ZN ^  | OAI21_X1 | 0.023 |   0.329 |    0.295 | 
     | g182534             | B1 ^ -> ZN v | AOI21_X2 | 0.025 |   0.354 |    0.320 | 
     | FE_OCPC978_n_18238  | A v -> Z v   | BUF_X8   | 0.035 |   0.389 |    0.355 | 
     | FE_OCPC981_n_18238  | A v -> ZN ^  | INV_X8   | 0.019 |   0.408 |    0.374 | 
     | g194122             | A1 ^ -> ZN v | NAND2_X2 | 0.012 |   0.419 |    0.385 | 
     | g169835             | A v -> ZN ^  | OAI21_X1 | 0.017 |   0.437 |    0.403 | 
     | cpuregs_reg[29][25] | D ^          | DFF_X1   | 0.000 |   0.437 |    0.403 | 
     +----------------------------------------------------------------------------+ 
Path 545: VIOLATED Setup Check with Pin cpuregs_reg[8][15]/CK 
Endpoint:   cpuregs_reg[8][15]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.032
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.401
- Arrival Time                  0.435
= Slack Time                   -0.034
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.038 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.112 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2  | 0.060 |   0.205 |    0.171 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4 | 0.024 |   0.229 |    0.195 | 
     | add_1312_30_g182882 | A1 v -> ZN ^ | NOR2_X1  | 0.032 |   0.261 |    0.227 | 
     | add_1312_30_g7662   | A ^ -> Z ^   | XOR2_X1  | 0.050 |   0.311 |    0.277 | 
     | g182639             | A1 ^ -> ZN v | NAND2_X1 | 0.041 |   0.352 |    0.318 | 
     | FE_RC_1148_0        | A1 v -> ZN ^ | NAND2_X4 | 0.040 |   0.392 |    0.358 | 
     | g186877             | A1 ^ -> ZN v | NAND2_X1 | 0.023 |   0.415 |    0.381 | 
     | g199663             | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.435 |    0.401 | 
     | cpuregs_reg[8][15]  | D ^          | DFF_X1   | 0.000 |   0.435 |    0.401 | 
     +----------------------------------------------------------------------------+ 
Path 546: VIOLATED Setup Check with Pin cpuregs_reg[22][13]/CK 
Endpoint:   cpuregs_reg[22][13]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.029
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.343
- Arrival Time                  0.377
= Slack Time                   -0.034
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.038 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.112 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.171 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.195 | 
     | g191631             | A1 v -> ZN ^ | NOR2_X2   | 0.027 |   0.256 |    0.222 | 
     | FE_RC_4007_0        | A2 ^ -> ZN v | NAND2_X1  | 0.019 |   0.275 |    0.241 | 
     | FE_RC_4018_0        | A2 v -> ZN ^ | NAND3_X2  | 0.020 |   0.295 |    0.261 | 
     | g182729             | A ^ -> ZN v  | OAI221_X4 | 0.077 |   0.372 |    0.338 | 
     | cpuregs_reg[22][13] | SI v         | SDFF_X2   | 0.005 |   0.377 |    0.343 | 
     +-----------------------------------------------------------------------------+ 
Path 547: VIOLATED Setup Check with Pin cpuregs_reg[28][11]/CK 
Endpoint:   cpuregs_reg[28][11]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.031
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.400
- Arrival Time                  0.434
= Slack Time                   -0.034
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |   -0.015 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.079 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.106 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.115 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.134 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.159 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.175 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.225 | 
     | g170963_dup195219   | A1 ^ -> ZN ^ | AND2_X2  | 0.053 |   0.312 |    0.278 | 
     | g195218             | A1 ^ -> ZN ^ | AND2_X4  | 0.049 |   0.362 |    0.328 | 
     | FE_OFC369_n_31170   | A ^ -> Z ^   | BUF_X8   | 0.036 |   0.398 |    0.364 | 
     | g182720             | A1 ^ -> ZN v | NAND2_X1 | 0.018 |   0.415 |    0.381 | 
     | g169730             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.434 |    0.400 | 
     | cpuregs_reg[28][11] | D ^          | DFF_X1   | 0.000 |   0.434 |    0.400 | 
     +----------------------------------------------------------------------------+ 
Path 548: VIOLATED Setup Check with Pin cpuregs_reg[16][13]/CK 
Endpoint:   cpuregs_reg[16][13]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.392
- Arrival Time                  0.426
= Slack Time                   -0.034
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |   -0.014 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.079 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.106 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.115 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.135 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.159 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.175 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.225 | 
     | g205827             | A1 ^ -> ZN ^ | AND2_X2  | 0.061 |   0.320 |    0.286 | 
     | g205832             | A1 ^ -> ZN ^ | AND2_X4  | 0.043 |   0.364 |    0.330 | 
     | FE_OCPC2147_n_42591 | A ^ -> Z ^   | BUF_X16  | 0.025 |   0.389 |    0.355 | 
     | g202017             | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.407 |    0.373 | 
     | g168191             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.426 |    0.392 | 
     | cpuregs_reg[16][13] | D ^          | DFF_X1   | 0.000 |   0.426 |    0.392 | 
     +----------------------------------------------------------------------------+ 
Path 549: VIOLATED Setup Check with Pin cpuregs_reg[28][4]/CK 
Endpoint:   cpuregs_reg[28][4]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.021
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.391
- Arrival Time                  0.425
= Slack Time                   -0.034
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |   0.019 |   -0.014 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.079 | 
     | g173022            | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.106 | 
     | FE_RC_2515_0       | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.115 | 
     | FE_RC_2513_0       | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.135 | 
     | FE_RC_2512_0       | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.159 | 
     | g30                | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.175 | 
     | g205985            | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.225 | 
     | g170963_dup195219  | A1 ^ -> ZN ^ | AND2_X2  | 0.053 |   0.312 |    0.279 | 
     | g195218            | A1 ^ -> ZN ^ | AND2_X4  | 0.049 |   0.362 |    0.328 | 
     | FE_OFC370_n_31170  | A ^ -> Z ^   | BUF_X8   | 0.030 |   0.392 |    0.358 | 
     | g170522            | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.406 |    0.372 | 
     | g169707            | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.425 |    0.391 | 
     | cpuregs_reg[28][4] | D ^          | DFF_X1   | 0.000 |   0.425 |    0.391 | 
     +---------------------------------------------------------------------------+ 
Path 550: VIOLATED Setup Check with Pin cpuregs_reg[3][25]/CK 
Endpoint:   cpuregs_reg[3][25]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.032
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.402
- Arrival Time                  0.436
= Slack Time                   -0.034
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.038 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.112 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.145 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.181 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.259 |    0.225 | 
     | add_1312_30_g7567   | A1 ^ -> ZN ^ | AND2_X2  | 0.035 |   0.294 |    0.260 | 
     | FE_RC_491_0         | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.307 |    0.273 | 
     | FE_RC_490_0         | A v -> ZN ^  | OAI21_X1 | 0.023 |   0.329 |    0.295 | 
     | g182534             | B1 ^ -> ZN v | AOI21_X2 | 0.025 |   0.354 |    0.320 | 
     | FE_OCPC978_n_18238  | A v -> Z v   | BUF_X8   | 0.035 |   0.389 |    0.355 | 
     | FE_OCPC980_n_18238  | A v -> ZN ^  | INV_X4   | 0.017 |   0.405 |    0.372 | 
     | g208015             | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.418 |    0.384 | 
     | g169208             | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.436 |    0.402 | 
     | cpuregs_reg[3][25]  | D ^          | DFF_X1   | 0.000 |   0.436 |    0.402 | 
     +----------------------------------------------------------------------------+ 
Path 551: VIOLATED Setup Check with Pin cpuregs_reg[28][3]/CK 
Endpoint:   cpuregs_reg[28][3]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.392
- Arrival Time                  0.426
= Slack Time                   -0.034
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |   0.019 |   -0.014 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.079 | 
     | g173022            | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.106 | 
     | FE_RC_2515_0       | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.115 | 
     | FE_RC_2513_0       | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.135 | 
     | FE_RC_2512_0       | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.159 | 
     | g30                | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.175 | 
     | g205985            | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.225 | 
     | g170963_dup195219  | A1 ^ -> ZN ^ | AND2_X2  | 0.053 |   0.312 |    0.279 | 
     | g195218            | A1 ^ -> ZN ^ | AND2_X4  | 0.049 |   0.362 |    0.328 | 
     | FE_OFC370_n_31170  | A ^ -> Z ^   | BUF_X8   | 0.030 |   0.392 |    0.358 | 
     | g170514            | A1 ^ -> ZN v | NAND2_X1 | 0.016 |   0.407 |    0.374 | 
     | g169702            | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.426 |    0.392 | 
     | cpuregs_reg[28][3] | D ^          | DFF_X1   | 0.000 |   0.426 |    0.392 | 
     +---------------------------------------------------------------------------+ 
Path 552: VIOLATED Setup Check with Pin cpuregs_reg[31][15]/CK 
Endpoint:   cpuregs_reg[31][15]/SI (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.024
- Setup                         0.065
+ Phase Shift                   0.400
= Required Time                 0.359
- Arrival Time                  0.393
= Slack Time                   -0.034
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.037 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.112 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2  | 0.060 |   0.205 |    0.172 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4 | 0.024 |   0.229 |    0.195 | 
     | add_1312_30_g182882 | A1 v -> ZN ^ | NOR2_X1  | 0.032 |   0.261 |    0.227 | 
     | add_1312_30_g7662   | A ^ -> Z ^   | XOR2_X1  | 0.050 |   0.311 |    0.277 | 
     | g182639             | A1 ^ -> ZN v | NAND2_X1 | 0.041 |   0.352 |    0.318 | 
     | FE_RC_3204_0        | A1 v -> ZN ^ | NAND2_X4 | 0.035 |   0.387 |    0.353 | 
     | cpuregs_reg[31][15] | SI ^         | SDFF_X1  | 0.006 |   0.393 |    0.359 | 
     +----------------------------------------------------------------------------+ 
Path 553: VIOLATED Setup Check with Pin alu_out_q_reg[5]/CK 
Endpoint:   alu_out_q_reg[5]/D (^) checked with  leading edge of 'clk'
Beginpoint: instr_sub_reg/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.004
- Setup                         0.033
+ Phase Shift                   0.400
= Required Time                 0.363
- Arrival Time                  0.397
= Slack Time                   -0.034
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +--------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                               |              |          |       |  Time   |   Time   | 
     |-------------------------------+--------------+----------+-------+---------+----------| 
     | instr_sub_reg                 | CK ^         |          |       |  -0.009 |   -0.042 | 
     | instr_sub_reg                 | CK ^ -> Q ^  | DFF_X1   | 0.107 |   0.099 |    0.065 | 
     | FE_OFC398_instr_sub           | A ^ -> ZN v  | INV_X2   | 0.015 |   0.113 |    0.079 | 
     | FE_OCPC843_FE_OFN74_instr_sub | A v -> Z v   | BUF_X8   | 0.030 |   0.143 |    0.109 | 
     | g97031__195327                | A v -> Z v   | MUX2_X2  | 0.056 |   0.199 |    0.166 | 
     | g184947                       | A1 v -> ZN ^ | NAND2_X1 | 0.036 |   0.235 |    0.201 | 
     | FE_RC_3225_0                  | A3 ^ -> ZN v | NAND4_X2 | 0.040 |   0.276 |    0.242 | 
     | FE_RC_470_0                   | A1 v -> ZN ^ | NAND4_X4 | 0.030 |   0.305 |    0.272 | 
     | g172692                       | B1 ^ -> ZN v | AOI21_X1 | 0.020 |   0.325 |    0.291 | 
     | g172202                       | A v -> ZN v  | XNOR2_X1 | 0.038 |   0.363 |    0.329 | 
     | g171242                       | B1 v -> ZN ^ | OAI21_X1 | 0.033 |   0.396 |    0.363 | 
     | alu_out_q_reg[5]              | D ^          | DFF_X1   | 0.000 |   0.397 |    0.363 | 
     +--------------------------------------------------------------------------------------+ 
Path 554: VIOLATED Setup Check with Pin cpuregs_reg[25][12]/CK 
Endpoint:   cpuregs_reg[25][12]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.029
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.399
- Arrival Time                  0.433
= Slack Time                   -0.034
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.037 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.112 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.172 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.195 | 
     | add_1312_30_g182878 | A1 v -> ZN ^ | NOR2_X1   | 0.030 |   0.259 |    0.225 | 
     | add_1312_30_g7542   | A ^ -> ZN ^  | XNOR2_X1  | 0.045 |   0.304 |    0.270 | 
     | g182694             | A1 ^ -> ZN v | NAND2_X2  | 0.020 |   0.324 |    0.291 | 
     | g203958             | A v -> ZN ^  | OAI221_X2 | 0.033 |   0.357 |    0.323 | 
     | FE_OFC710_n_40656   | A ^ -> Z ^   | BUF_X8    | 0.037 |   0.394 |    0.360 | 
     | g203960             | A1 ^ -> ZN v | NAND2_X1  | 0.021 |   0.414 |    0.381 | 
     | g203959             | A v -> ZN ^  | OAI21_X1  | 0.019 |   0.433 |    0.399 | 
     | cpuregs_reg[25][12] | D ^          | DFF_X1    | 0.000 |   0.433 |    0.399 | 
     +-----------------------------------------------------------------------------+ 
Path 555: VIOLATED Setup Check with Pin cpuregs_reg[29][15]/CK 
Endpoint:   cpuregs_reg[29][15]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.032
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.401
- Arrival Time                  0.435
= Slack Time                   -0.034
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.037 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.112 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2  | 0.060 |   0.205 |    0.172 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4 | 0.024 |   0.229 |    0.195 | 
     | add_1312_30_g182882 | A1 v -> ZN ^ | NOR2_X1  | 0.032 |   0.261 |    0.227 | 
     | add_1312_30_g7662   | A ^ -> Z ^   | XOR2_X1  | 0.050 |   0.311 |    0.277 | 
     | g182639             | A1 ^ -> ZN v | NAND2_X1 | 0.041 |   0.352 |    0.318 | 
     | FE_RC_1148_0        | A1 v -> ZN ^ | NAND2_X4 | 0.040 |   0.392 |    0.358 | 
     | g208934             | A1 ^ -> ZN v | NAND2_X1 | 0.022 |   0.415 |    0.381 | 
     | g208933             | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.435 |    0.401 | 
     | cpuregs_reg[29][15] | D ^          | DFF_X1   | 0.000 |   0.435 |    0.401 | 
     +----------------------------------------------------------------------------+ 
Path 556: VIOLATED Setup Check with Pin count_instr_reg[37]/CK 
Endpoint:   count_instr_reg[37]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[25]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.020
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.351
- Arrival Time                  0.385
= Slack Time                   -0.034
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                              |              |          |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[25]          | CK ^         |          |       |   0.014 |   -0.020 | 
     | count_instr_reg[25]          | CK ^ -> Q ^  | DFF_X1   | 0.113 |   0.127 |    0.093 | 
     | inc_add_1559_34_g1293        | A1 ^ -> ZN ^ | AND2_X2  | 0.042 |   0.169 |    0.135 | 
     | FE_RC_1449_0                 | A4 ^ -> ZN v | NAND4_X4 | 0.032 |   0.201 |    0.167 | 
     | FE_RC_1450_0                 | A v -> ZN ^  | INV_X4   | 0.020 |   0.221 |    0.188 | 
     | inc_add_1559_34_g1194_175230 | A1 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.278 |    0.244 | 
     | inc_add_1559_34_g1175        | A1 ^ -> ZN ^ | AND3_X2  | 0.042 |   0.320 |    0.287 | 
     | FE_RC_1470_0                 | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.333 |    0.299 | 
     | FE_RC_1469_0                 | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.352 |    0.319 | 
     | g203427                      | A1 ^ -> ZN v | AOI22_X1 | 0.017 |   0.369 |    0.336 | 
     | g171943                      | A v -> ZN ^  | INV_X1   | 0.016 |   0.385 |    0.351 | 
     | count_instr_reg[37]          | D ^          | DFF_X1   | 0.000 |   0.385 |    0.351 | 
     +-------------------------------------------------------------------------------------+ 
Path 557: VIOLATED Setup Check with Pin cpuregs_reg[31][10]/CK 
Endpoint:   cpuregs_reg[31][10]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.024
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.338
- Arrival Time                  0.371
= Slack Time                   -0.034
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.037 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.112 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.172 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.195 | 
     | add_1312_30_g182880 | A1 v -> ZN ^ | NOR2_X2   | 0.024 |   0.253 |    0.219 | 
     | add_1312_30_g7543   | A ^ -> ZN v  | XNOR2_X1  | 0.019 |   0.272 |    0.238 | 
     | g182658             | A1 v -> ZN ^ | NAND2_X2  | 0.020 |   0.292 |    0.258 | 
     | g171920_dup         | A ^ -> ZN v  | OAI221_X4 | 0.076 |   0.368 |    0.334 | 
     | cpuregs_reg[31][10] | SI v         | SDFF_X1   | 0.004 |   0.371 |    0.338 | 
     +-----------------------------------------------------------------------------+ 
Path 558: VIOLATED Setup Check with Pin count_instr_reg[35]/CK 
Endpoint:   count_instr_reg[35]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[25]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.020
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.352
- Arrival Time                  0.385
= Slack Time                   -0.034
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                              |              |          |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[25]          | CK ^         |          |       |   0.014 |   -0.020 | 
     | count_instr_reg[25]          | CK ^ -> Q ^  | DFF_X1   | 0.113 |   0.127 |    0.093 | 
     | inc_add_1559_34_g1293        | A1 ^ -> ZN ^ | AND2_X2  | 0.042 |   0.169 |    0.135 | 
     | FE_RC_1449_0                 | A4 ^ -> ZN v | NAND4_X4 | 0.032 |   0.201 |    0.167 | 
     | FE_RC_1450_0                 | A v -> ZN ^  | INV_X4   | 0.020 |   0.221 |    0.188 | 
     | inc_add_1559_34_g1194_175230 | A1 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.278 |    0.244 | 
     | inc_add_1559_34_g1176        | A1 ^ -> ZN ^ | AND3_X2  | 0.043 |   0.320 |    0.287 | 
     | FE_RC_1510_0                 | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.333 |    0.300 | 
     | FE_RC_1509_0                 | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.353 |    0.319 | 
     | g203423                      | A1 ^ -> ZN v | AOI22_X1 | 0.017 |   0.370 |    0.336 | 
     | g171974                      | A v -> ZN ^  | INV_X1   | 0.015 |   0.385 |    0.352 | 
     | count_instr_reg[35]          | D ^          | DFF_X1   | 0.000 |   0.385 |    0.352 | 
     +-------------------------------------------------------------------------------------+ 
Path 559: VIOLATED Setup Check with Pin cpuregs_reg[29][13]/CK 
Endpoint:   cpuregs_reg[29][13]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.028
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.398
- Arrival Time                  0.432
= Slack Time                   -0.034
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |   -0.014 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.079 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.106 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.115 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.135 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.159 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.175 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.225 | 
     | g205988             | A1 ^ -> ZN ^ | AND2_X4  | 0.060 |   0.319 |    0.286 | 
     | g208931             | A1 ^ -> ZN ^ | AND2_X4  | 0.045 |   0.364 |    0.331 | 
     | FE_OCPC2060_n_45716 | A ^ -> Z ^   | BUF_X4   | 0.031 |   0.395 |    0.362 | 
     | g194098             | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.413 |    0.379 | 
     | g169817             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.432 |    0.398 | 
     | cpuregs_reg[29][13] | D ^          | DFF_X1   | 0.000 |   0.432 |    0.398 | 
     +----------------------------------------------------------------------------+ 
Path 560: VIOLATED Setup Check with Pin cpuregs_reg[1][17]/CK 
Endpoint:   cpuregs_reg[1][17]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.026
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.397
- Arrival Time                  0.431
= Slack Time                   -0.034
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.037 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.112 | 
     | g201449             | A1 ^ -> ZN ^ | AND3_X1  | 0.057 |   0.203 |    0.169 | 
     | g192202_dup         | A2 ^ -> ZN v | NAND2_X2 | 0.017 |   0.220 |    0.186 | 
     | add_1312_30_g192201 | A1 v -> ZN ^ | NOR2_X2  | 0.019 |   0.239 |    0.205 | 
     | add_1312_30_g7587   | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.255 |    0.222 | 
     | g196494             | A v -> Z v   | XOR2_X1  | 0.058 |   0.313 |    0.279 | 
     | FE_RC_769_0         | B1 v -> ZN ^ | OAI21_X2 | 0.031 |   0.344 |    0.310 | 
     | FE_RC_3023_0        | A1 ^ -> ZN ^ | OR2_X4   | 0.053 |   0.396 |    0.363 | 
     | g207594             | A2 ^ -> ZN v | NAND2_X1 | 0.020 |   0.417 |    0.383 | 
     | FE_RC_1056_0        | A1 v -> ZN ^ | NAND2_X1 | 0.014 |   0.431 |    0.397 | 
     | cpuregs_reg[1][17]  | D ^          | DFF_X1   | 0.000 |   0.431 |    0.397 | 
     +----------------------------------------------------------------------------+ 
Path 561: VIOLATED Setup Check with Pin reg_out_reg[5]/CK 
Endpoint:   reg_out_reg[5]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_op1_reg[1]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.003
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.367
- Arrival Time                  0.400
= Slack Time                   -0.033
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.017
     = Beginpoint Arrival Time       0.017
     +----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                 |              |          |       |  Time   |   Time   | 
     |---------------------------------+--------------+----------+-------+---------+----------| 
     | reg_op1_reg[1]                  | CK ^         |          |       |   0.017 |   -0.016 | 
     | reg_op1_reg[1]                  | CK ^ -> Q v  | DFF_X1   | 0.113 |   0.130 |    0.097 | 
     | FE_OCPC1728_FE_OFN97_pcpi_rs1_1 | A v -> Z v   | BUF_X4   | 0.032 |   0.162 |    0.129 | 
     | FE_OCPC2047_FE_OFN97_pcpi_rs1_1 | A v -> ZN ^  | INV_X4   | 0.020 |   0.182 |    0.148 | 
     | FE_OCPC2052_FE_OFN45715_n_6598  | A ^ -> ZN v  | INV_X4   | 0.010 |   0.192 |    0.159 | 
     | g97067__186353_dup              | A2 v -> ZN v | AND2_X4  | 0.027 |   0.219 |    0.185 | 
     | g97002__188471                  | A1 v -> ZN ^ | NAND2_X2 | 0.016 |   0.235 |    0.201 | 
     | FE_RC_527_0                     | A2 ^ -> ZN v | NAND2_X1 | 0.014 |   0.249 |    0.216 | 
     | FE_RC_526_0                     | A1 v -> ZN ^ | NOR2_X1  | 0.056 |   0.305 |    0.272 | 
     | g96689__192029                  | A1 ^ -> ZN v | NAND2_X1 | 0.033 |   0.338 |    0.304 | 
     | FE_OCPC1177_n_27962             | A v -> ZN ^  | INV_X2   | 0.024 |   0.362 |    0.329 | 
     | FE_RC_3991_0                    | B2 ^ -> ZN v | AOI21_X1 | 0.016 |   0.378 |    0.344 | 
     | FE_RC_1396_0                    | A2 v -> ZN ^ | NAND3_X1 | 0.022 |   0.400 |    0.367 | 
     | reg_out_reg[5]                  | D ^          | DFF_X1   | 0.000 |   0.400 |    0.367 | 
     +----------------------------------------------------------------------------------------+ 
Path 562: VIOLATED Setup Check with Pin cpuregs_reg[28][2]/CK 
Endpoint:   cpuregs_reg[28][2]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.021
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.391
- Arrival Time                  0.424
= Slack Time                   -0.033
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |   0.019 |   -0.014 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.079 | 
     | g173022            | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.106 | 
     | FE_RC_2515_0       | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.115 | 
     | FE_RC_2513_0       | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.135 | 
     | FE_RC_2512_0       | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.159 | 
     | g30                | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.176 | 
     | g205985            | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.225 | 
     | g170963_dup195219  | A1 ^ -> ZN ^ | AND2_X2  | 0.053 |   0.312 |    0.279 | 
     | g195218            | A1 ^ -> ZN ^ | AND2_X4  | 0.049 |   0.362 |    0.328 | 
     | FE_OFC370_n_31170  | A ^ -> Z ^   | BUF_X8   | 0.030 |   0.392 |    0.358 | 
     | g170636            | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.406 |    0.372 | 
     | g168970            | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.424 |    0.391 | 
     | cpuregs_reg[28][2] | D ^          | DFF_X1   | 0.000 |   0.424 |    0.391 | 
     +---------------------------------------------------------------------------+ 
Path 563: VIOLATED Setup Check with Pin cpuregs_reg[15][15]/CK 
Endpoint:   cpuregs_reg[15][15]/SI (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.031
- Setup                         0.067
+ Phase Shift                   0.400
= Required Time                 0.364
- Arrival Time                  0.397
= Slack Time                   -0.033
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.037 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.112 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2  | 0.060 |   0.205 |    0.172 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4 | 0.024 |   0.229 |    0.196 | 
     | add_1312_30_g182882 | A1 v -> ZN ^ | NOR2_X1  | 0.032 |   0.261 |    0.228 | 
     | add_1312_30_g7662   | A ^ -> Z ^   | XOR2_X1  | 0.050 |   0.311 |    0.278 | 
     | g182639             | A1 ^ -> ZN v | NAND2_X1 | 0.041 |   0.352 |    0.318 | 
     | FE_RC_1148_0        | A1 v -> ZN ^ | NAND2_X4 | 0.040 |   0.392 |    0.359 | 
     | cpuregs_reg[15][15] | SI ^         | SDFF_X1  | 0.005 |   0.397 |    0.364 | 
     +----------------------------------------------------------------------------+ 
Path 564: VIOLATED Setup Check with Pin cpuregs_reg[1][10]/CK 
Endpoint:   cpuregs_reg[1][10]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.024
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.338
- Arrival Time                  0.372
= Slack Time                   -0.033
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.037 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.112 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.172 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.196 | 
     | add_1312_30_g182880 | A1 v -> ZN ^ | NOR2_X2   | 0.024 |   0.253 |    0.220 | 
     | add_1312_30_g7543   | A ^ -> ZN v  | XNOR2_X1  | 0.019 |   0.272 |    0.239 | 
     | g182658             | A1 v -> ZN ^ | NAND2_X2  | 0.020 |   0.292 |    0.258 | 
     | g171920_dup         | A ^ -> ZN v  | OAI221_X4 | 0.076 |   0.368 |    0.335 | 
     | cpuregs_reg[1][10]  | SI v         | SDFF_X1   | 0.004 |   0.372 |    0.338 | 
     +-----------------------------------------------------------------------------+ 
Path 565: VIOLATED Setup Check with Pin cpuregs_reg[7][10]/CK 
Endpoint:   cpuregs_reg[7][10]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.024
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.338
- Arrival Time                  0.371
= Slack Time                   -0.033
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.037 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.112 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.172 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.196 | 
     | add_1312_30_g182880 | A1 v -> ZN ^ | NOR2_X2   | 0.024 |   0.253 |    0.220 | 
     | add_1312_30_g7543   | A ^ -> ZN v  | XNOR2_X1  | 0.019 |   0.272 |    0.239 | 
     | g182658             | A1 v -> ZN ^ | NAND2_X2  | 0.020 |   0.292 |    0.258 | 
     | g171920_dup         | A ^ -> ZN v  | OAI221_X4 | 0.076 |   0.368 |    0.335 | 
     | cpuregs_reg[7][10]  | SI v         | SDFF_X1   | 0.003 |   0.371 |    0.338 | 
     +-----------------------------------------------------------------------------+ 
Path 566: VIOLATED Setup Check with Pin cpuregs_reg[6][10]/CK 
Endpoint:   cpuregs_reg[6][10]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.024
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.338
- Arrival Time                  0.371
= Slack Time                   -0.033
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.037 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.112 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.172 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.196 | 
     | add_1312_30_g182880 | A1 v -> ZN ^ | NOR2_X2   | 0.024 |   0.253 |    0.220 | 
     | add_1312_30_g7543   | A ^ -> ZN v  | XNOR2_X1  | 0.019 |   0.272 |    0.239 | 
     | g182658             | A1 v -> ZN ^ | NAND2_X2  | 0.020 |   0.292 |    0.258 | 
     | g171920_dup         | A ^ -> ZN v  | OAI221_X4 | 0.076 |   0.368 |    0.335 | 
     | cpuregs_reg[6][10]  | SI v         | SDFF_X1   | 0.003 |   0.371 |    0.338 | 
     +-----------------------------------------------------------------------------+ 
Path 567: VIOLATED Setup Check with Pin cpuregs_reg[29][9]/CK 
Endpoint:   cpuregs_reg[29][9]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.028
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.398
- Arrival Time                  0.432
= Slack Time                   -0.033
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |   -0.014 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.079 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.106 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.115 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.135 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.159 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.176 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.226 | 
     | g205988             | A1 ^ -> ZN ^ | AND2_X4  | 0.060 |   0.319 |    0.286 | 
     | g208931             | A1 ^ -> ZN ^ | AND2_X4  | 0.045 |   0.364 |    0.331 | 
     | FE_OCPC2060_n_45716 | A ^ -> Z ^   | BUF_X4   | 0.031 |   0.395 |    0.362 | 
     | g194097             | A1 ^ -> ZN v | NAND2_X1 | 0.018 |   0.413 |    0.380 | 
     | g169811             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.432 |    0.398 | 
     | cpuregs_reg[29][9]  | D ^          | DFF_X1   | 0.000 |   0.432 |    0.398 | 
     +----------------------------------------------------------------------------+ 
Path 568: VIOLATED Setup Check with Pin cpuregs_reg[13][18]/CK 
Endpoint:   cpuregs_reg[13][18]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.395
- Arrival Time                  0.428
= Slack Time                   -0.033
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.037 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.112 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2  | 0.033 |   0.179 |    0.146 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2   | 0.036 |   0.215 |    0.181 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4   | 0.044 |   0.259 |    0.226 | 
     | add_1312_30_g7558   | A1 ^ -> ZN v | NAND2_X1  | 0.023 |   0.282 |    0.249 | 
     | FE_RC_3166_0        | A2 v -> ZN ^ | NAND2_X1  | 0.023 |   0.306 |    0.272 | 
     | FE_RC_3241_0        | A ^ -> ZN v  | OAI211_X2 | 0.028 |   0.333 |    0.300 | 
     | FE_RC_3240_0        | A1 v -> ZN v | AND3_X4   | 0.039 |   0.372 |    0.339 | 
     | FE_RC_522_0         | A v -> ZN ^  | INV_X16   | 0.020 |   0.393 |    0.359 | 
     | g194189             | A2 ^ -> ZN v | NAND2_X1  | 0.022 |   0.414 |    0.381 | 
     | FE_RC_804_0         | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.428 |    0.395 | 
     | cpuregs_reg[13][18] | D ^          | DFF_X1    | 0.000 |   0.428 |    0.395 | 
     +-----------------------------------------------------------------------------+ 
Path 569: VIOLATED Setup Check with Pin cpuregs_reg[29][4]/CK 
Endpoint:   cpuregs_reg[29][4]/D (v) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.024
+ Phase Shift                   0.400
= Required Time                 0.398
- Arrival Time                  0.432
= Slack Time                   -0.033
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |   -0.014 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.080 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.106 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.115 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.135 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.160 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.176 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.226 | 
     | g205988             | A1 ^ -> ZN ^ | AND2_X4  | 0.060 |   0.319 |    0.286 | 
     | g205989             | A1 ^ -> ZN ^ | AND2_X4  | 0.054 |   0.373 |    0.340 | 
     | FE_OCPC1049_n_42745 | A ^ -> Z ^   | BUF_X4   | 0.039 |   0.412 |    0.379 | 
     | g169804             | B1 ^ -> ZN v | OAI21_X1 | 0.020 |   0.432 |    0.398 | 
     | cpuregs_reg[29][4]  | D v          | DFF_X1   | 0.000 |   0.432 |    0.398 | 
     +----------------------------------------------------------------------------+ 
Path 570: VIOLATED Setup Check with Pin cpuregs_reg[9][20]/CK 
Endpoint:   cpuregs_reg[9][20]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.032
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.403
- Arrival Time                  0.437
= Slack Time                   -0.033
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.037 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.112 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.146 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.182 | 
     | add_1312_30_g175238 | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.257 |    0.223 | 
     | add_1312_30_g7556   | A1 ^ -> ZN ^ | AND2_X1  | 0.042 |   0.299 |    0.265 | 
     | add_1312_30_g7540   | A ^ -> ZN ^  | XNOR2_X2 | 0.038 |   0.337 |    0.304 | 
     | g171927             | B1 ^ -> ZN v | AOI21_X2 | 0.027 |   0.364 |    0.330 | 
     | FE_OCPC1542_n_2193  | A v -> ZN ^  | INV_X8   | 0.036 |   0.400 |    0.366 | 
     | g200033             | A1 ^ -> ZN v | NAND2_X1 | 0.022 |   0.422 |    0.388 | 
     | FE_RC_1076_0        | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.437 |    0.403 | 
     | cpuregs_reg[9][20]  | D ^          | DFF_X1   | 0.000 |   0.437 |    0.403 | 
     +----------------------------------------------------------------------------+ 
Path 571: VIOLATED Setup Check with Pin cpuregs_reg[3][10]/CK 
Endpoint:   cpuregs_reg[3][10]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.024
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.338
- Arrival Time                  0.372
= Slack Time                   -0.033
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.037 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.112 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.172 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.196 | 
     | add_1312_30_g182880 | A1 v -> ZN ^ | NOR2_X2   | 0.024 |   0.253 |    0.220 | 
     | add_1312_30_g7543   | A ^ -> ZN v  | XNOR2_X1  | 0.019 |   0.272 |    0.239 | 
     | g182658             | A1 v -> ZN ^ | NAND2_X2  | 0.020 |   0.292 |    0.259 | 
     | g171920_dup         | A ^ -> ZN v  | OAI221_X4 | 0.076 |   0.368 |    0.335 | 
     | cpuregs_reg[3][10]  | SI v         | SDFF_X1   | 0.004 |   0.372 |    0.338 | 
     +-----------------------------------------------------------------------------+ 
Path 572: VIOLATED Setup Check with Pin cpuregs_reg[4][14]/CK 
Endpoint:   cpuregs_reg[4][14]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.392
- Arrival Time                  0.425
= Slack Time                   -0.033
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.037 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.113 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.172 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.196 | 
     | add_1312_30_g182881 | A1 v -> ZN ^ | NOR2_X2   | 0.023 |   0.253 |    0.219 | 
     | add_1312_30_g7541   | A ^ -> ZN ^  | XNOR2_X1  | 0.039 |   0.292 |    0.259 | 
     | g182767             | A1 ^ -> ZN v | NAND2_X1  | 0.021 |   0.313 |    0.279 | 
     | g182766             | A v -> ZN ^  | OAI221_X4 | 0.072 |   0.385 |    0.352 | 
     | g203148             | A2 ^ -> ZN v | NAND2_X1  | 0.021 |   0.406 |    0.372 | 
     | g194091             | A v -> ZN ^  | OAI21_X1  | 0.020 |   0.425 |    0.392 | 
     | cpuregs_reg[4][14]  | D ^          | DFF_X1    | 0.000 |   0.425 |    0.392 | 
     +-----------------------------------------------------------------------------+ 
Path 573: VIOLATED Setup Check with Pin cpuregs_reg[12][1]/CK 
Endpoint:   cpuregs_reg[12][1]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.018
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.388
- Arrival Time                  0.421
= Slack Time                   -0.033
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |   -0.014 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.080 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.106 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.115 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.135 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.160 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.176 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.226 | 
     | g170963_dup195219   | A1 ^ -> ZN ^ | AND2_X2  | 0.053 |   0.312 |    0.279 | 
     | FE_OCPC2052_n_31169 | A ^ -> Z ^   | BUF_X2   | 0.030 |   0.343 |    0.310 | 
     | FE_RC_765_0         | A1 ^ -> ZN v | NAND2_X4 | 0.022 |   0.365 |    0.332 | 
     | FE_RC_766_0         | A v -> ZN ^  | INV_X16  | 0.021 |   0.386 |    0.353 | 
     | g170479             | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.403 |    0.370 | 
     | g168894             | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.421 |    0.388 | 
     | cpuregs_reg[12][1]  | D ^          | DFF_X1   | 0.000 |   0.421 |    0.388 | 
     +----------------------------------------------------------------------------+ 
Path 574: VIOLATED Setup Check with Pin cpuregs_reg[28][1]/CK 
Endpoint:   cpuregs_reg[28][1]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.393
- Arrival Time                  0.426
= Slack Time                   -0.033
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |   0.019 |   -0.014 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.080 | 
     | g173022            | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.106 | 
     | FE_RC_2515_0       | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.115 | 
     | FE_RC_2513_0       | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.135 | 
     | FE_RC_2512_0       | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.160 | 
     | g30                | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.176 | 
     | g205985            | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.226 | 
     | g170963_dup195219  | A1 ^ -> ZN ^ | AND2_X2  | 0.053 |   0.312 |    0.279 | 
     | g195218            | A1 ^ -> ZN ^ | AND2_X4  | 0.049 |   0.362 |    0.329 | 
     | FE_OFC370_n_31170  | A ^ -> Z ^   | BUF_X8   | 0.030 |   0.392 |    0.359 | 
     | g170515            | A1 ^ -> ZN v | NAND2_X1 | 0.016 |   0.408 |    0.374 | 
     | g169698            | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.426 |    0.393 | 
     | cpuregs_reg[28][1] | D ^          | DFF_X1   | 0.000 |   0.426 |    0.393 | 
     +---------------------------------------------------------------------------+ 
Path 575: VIOLATED Setup Check with Pin cpuregs_reg[29][2]/CK 
Endpoint:   cpuregs_reg[29][2]/D (v) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.024
+ Phase Shift                   0.400
= Required Time                 0.399
- Arrival Time                  0.432
= Slack Time                   -0.033
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |   -0.014 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.080 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.107 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.115 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.135 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.160 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.176 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.226 | 
     | g205988             | A1 ^ -> ZN ^ | AND2_X4  | 0.060 |   0.319 |    0.286 | 
     | g205989             | A1 ^ -> ZN ^ | AND2_X4  | 0.054 |   0.373 |    0.340 | 
     | FE_OCPC1049_n_42745 | A ^ -> Z ^   | BUF_X4   | 0.039 |   0.412 |    0.379 | 
     | g169801             | B1 ^ -> ZN v | OAI21_X1 | 0.020 |   0.432 |    0.399 | 
     | cpuregs_reg[29][2]  | D v          | DFF_X1   | 0.000 |   0.432 |    0.399 | 
     +----------------------------------------------------------------------------+ 
Path 576: VIOLATED Setup Check with Pin cpuregs_reg[20][15]/CK 
Endpoint:   cpuregs_reg[20][15]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.033
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.402
- Arrival Time                  0.435
= Slack Time                   -0.033
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.037 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.113 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2  | 0.060 |   0.205 |    0.172 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4 | 0.024 |   0.229 |    0.196 | 
     | add_1312_30_g182882 | A1 v -> ZN ^ | NOR2_X1  | 0.032 |   0.261 |    0.228 | 
     | add_1312_30_g7662   | A ^ -> Z ^   | XOR2_X1  | 0.050 |   0.311 |    0.278 | 
     | g182639             | A1 ^ -> ZN v | NAND2_X1 | 0.041 |   0.352 |    0.319 | 
     | FE_RC_1148_0        | A1 v -> ZN ^ | NAND2_X4 | 0.040 |   0.392 |    0.359 | 
     | g182649             | A2 ^ -> ZN v | NAND2_X1 | 0.024 |   0.416 |    0.383 | 
     | g169158             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.435 |    0.402 | 
     | cpuregs_reg[20][15] | D ^          | DFF_X1   | 0.000 |   0.435 |    0.402 | 
     +----------------------------------------------------------------------------+ 
Path 577: VIOLATED Setup Check with Pin cpuregs_reg[18][10]/CK 
Endpoint:   cpuregs_reg[18][10]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.024
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.338
- Arrival Time                  0.371
= Slack Time                   -0.033
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.037 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.113 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.172 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.196 | 
     | add_1312_30_g182880 | A1 v -> ZN ^ | NOR2_X2   | 0.024 |   0.253 |    0.220 | 
     | add_1312_30_g7543   | A ^ -> ZN v  | XNOR2_X1  | 0.019 |   0.272 |    0.239 | 
     | g182658             | A1 v -> ZN ^ | NAND2_X2  | 0.020 |   0.292 |    0.259 | 
     | g171920_dup         | A ^ -> ZN v  | OAI221_X4 | 0.076 |   0.368 |    0.335 | 
     | cpuregs_reg[18][10] | SI v         | SDFF_X1   | 0.004 |   0.371 |    0.338 | 
     +-----------------------------------------------------------------------------+ 
Path 578: VIOLATED Setup Check with Pin cpuregs_reg[5][14]/CK 
Endpoint:   cpuregs_reg[5][14]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.392
- Arrival Time                  0.425
= Slack Time                   -0.033
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.037 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.113 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.172 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.196 | 
     | add_1312_30_g182881 | A1 v -> ZN ^ | NOR2_X2   | 0.023 |   0.253 |    0.219 | 
     | add_1312_30_g7541   | A ^ -> ZN ^  | XNOR2_X1  | 0.039 |   0.292 |    0.259 | 
     | g182767             | A1 ^ -> ZN v | NAND2_X1  | 0.021 |   0.313 |    0.279 | 
     | g182766             | A v -> ZN ^  | OAI221_X4 | 0.072 |   0.385 |    0.352 | 
     | g182778             | A2 ^ -> ZN v | NAND2_X1  | 0.021 |   0.406 |    0.372 | 
     | g169408             | A v -> ZN ^  | OAI21_X1  | 0.020 |   0.425 |    0.392 | 
     | cpuregs_reg[5][14]  | D ^          | DFF_X1    | 0.000 |   0.425 |    0.392 | 
     +-----------------------------------------------------------------------------+ 
Path 579: VIOLATED Setup Check with Pin cpuregs_reg[12][15]/CK 
Endpoint:   cpuregs_reg[12][15]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.033
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.402
- Arrival Time                  0.435
= Slack Time                   -0.033
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.037 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.113 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2  | 0.060 |   0.205 |    0.172 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4 | 0.024 |   0.229 |    0.196 | 
     | add_1312_30_g182882 | A1 v -> ZN ^ | NOR2_X1  | 0.032 |   0.261 |    0.228 | 
     | add_1312_30_g7662   | A ^ -> Z ^   | XOR2_X1  | 0.050 |   0.311 |    0.278 | 
     | g182639             | A1 ^ -> ZN v | NAND2_X1 | 0.041 |   0.352 |    0.319 | 
     | FE_RC_1148_0        | A1 v -> ZN ^ | NAND2_X4 | 0.040 |   0.392 |    0.359 | 
     | g189675             | A2 ^ -> ZN v | NAND2_X1 | 0.024 |   0.416 |    0.383 | 
     | g189674             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.435 |    0.402 | 
     | cpuregs_reg[12][15] | D ^          | DFF_X1   | 0.000 |   0.435 |    0.402 | 
     +----------------------------------------------------------------------------+ 
Path 580: VIOLATED Setup Check with Pin cpuregs_reg[14][15]/CK 
Endpoint:   cpuregs_reg[14][15]/SI (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.031
- Setup                         0.067
+ Phase Shift                   0.400
= Required Time                 0.364
- Arrival Time                  0.397
= Slack Time                   -0.033
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.037 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.113 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2  | 0.060 |   0.205 |    0.172 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4 | 0.024 |   0.229 |    0.196 | 
     | add_1312_30_g182882 | A1 v -> ZN ^ | NOR2_X1  | 0.032 |   0.261 |    0.228 | 
     | add_1312_30_g7662   | A ^ -> Z ^   | XOR2_X1  | 0.050 |   0.311 |    0.278 | 
     | g182639             | A1 ^ -> ZN v | NAND2_X1 | 0.041 |   0.352 |    0.319 | 
     | FE_RC_1148_0        | A1 v -> ZN ^ | NAND2_X4 | 0.040 |   0.392 |    0.359 | 
     | cpuregs_reg[14][15] | SI ^         | SDFF_X1  | 0.005 |   0.397 |    0.364 | 
     +----------------------------------------------------------------------------+ 
Path 581: VIOLATED Setup Check with Pin cpuregs_reg[11][15]/CK 
Endpoint:   cpuregs_reg[11][15]/SI (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.031
- Setup                         0.067
+ Phase Shift                   0.400
= Required Time                 0.364
- Arrival Time                  0.397
= Slack Time                   -0.033
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.037 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.113 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2  | 0.060 |   0.205 |    0.172 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4 | 0.024 |   0.229 |    0.196 | 
     | add_1312_30_g182882 | A1 v -> ZN ^ | NOR2_X1  | 0.032 |   0.261 |    0.228 | 
     | add_1312_30_g7662   | A ^ -> Z ^   | XOR2_X1  | 0.050 |   0.311 |    0.278 | 
     | g182639             | A1 ^ -> ZN v | NAND2_X1 | 0.041 |   0.352 |    0.319 | 
     | FE_RC_1148_0        | A1 v -> ZN ^ | NAND2_X4 | 0.040 |   0.392 |    0.359 | 
     | cpuregs_reg[11][15] | SI ^         | SDFF_X1  | 0.005 |   0.397 |    0.364 | 
     +----------------------------------------------------------------------------+ 
Path 582: VIOLATED Setup Check with Pin cpuregs_reg[30][10]/CK 
Endpoint:   cpuregs_reg[30][10]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.085
+ Phase Shift                   0.400
= Required Time                 0.338
- Arrival Time                  0.371
= Slack Time                   -0.033
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.037 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.113 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.172 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.196 | 
     | add_1312_30_g182880 | A1 v -> ZN ^ | NOR2_X2   | 0.024 |   0.253 |    0.220 | 
     | add_1312_30_g7543   | A ^ -> ZN v  | XNOR2_X1  | 0.019 |   0.272 |    0.239 | 
     | g182658             | A1 v -> ZN ^ | NAND2_X2  | 0.020 |   0.292 |    0.259 | 
     | g182657             | A ^ -> ZN v  | OAI221_X2 | 0.039 |   0.331 |    0.298 | 
     | FE_OCPC1569_n_18368 | A v -> Z v   | BUF_X8    | 0.038 |   0.369 |    0.336 | 
     | cpuregs_reg[30][10] | SI v         | SDFF_X1   | 0.002 |   0.371 |    0.338 | 
     +-----------------------------------------------------------------------------+ 
Path 583: VIOLATED Setup Check with Pin cpuregs_reg[19][10]/CK 
Endpoint:   cpuregs_reg[19][10]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.085
+ Phase Shift                   0.400
= Required Time                 0.338
- Arrival Time                  0.371
= Slack Time                   -0.033
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.037 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.113 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.172 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.196 | 
     | add_1312_30_g182880 | A1 v -> ZN ^ | NOR2_X2   | 0.024 |   0.253 |    0.220 | 
     | add_1312_30_g7543   | A ^ -> ZN v  | XNOR2_X1  | 0.019 |   0.272 |    0.239 | 
     | g182658             | A1 v -> ZN ^ | NAND2_X2  | 0.020 |   0.292 |    0.259 | 
     | g182657             | A ^ -> ZN v  | OAI221_X2 | 0.039 |   0.331 |    0.298 | 
     | FE_OCPC1569_n_18368 | A v -> Z v   | BUF_X8    | 0.038 |   0.369 |    0.336 | 
     | cpuregs_reg[19][10] | SI v         | SDFF_X1   | 0.002 |   0.371 |    0.338 | 
     +-----------------------------------------------------------------------------+ 
Path 584: VIOLATED Setup Check with Pin cpuregs_reg[21][15]/CK 
Endpoint:   cpuregs_reg[21][15]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.033
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.402
- Arrival Time                  0.435
= Slack Time                   -0.033
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.037 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.113 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2  | 0.060 |   0.205 |    0.172 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4 | 0.024 |   0.229 |    0.196 | 
     | add_1312_30_g182882 | A1 v -> ZN ^ | NOR2_X1  | 0.032 |   0.261 |    0.228 | 
     | add_1312_30_g7662   | A ^ -> Z ^   | XOR2_X1  | 0.050 |   0.311 |    0.278 | 
     | g182639             | A1 ^ -> ZN v | NAND2_X1 | 0.041 |   0.352 |    0.319 | 
     | FE_RC_1148_0        | A1 v -> ZN ^ | NAND2_X4 | 0.040 |   0.392 |    0.359 | 
     | g194151             | A2 ^ -> ZN v | NAND2_X1 | 0.024 |   0.416 |    0.383 | 
     | g169204             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.435 |    0.402 | 
     | cpuregs_reg[21][15] | D ^          | DFF_X1   | 0.000 |   0.435 |    0.402 | 
     +----------------------------------------------------------------------------+ 
Path 585: VIOLATED Setup Check with Pin cpuregs_reg[12][14]/CK 
Endpoint:   cpuregs_reg[12][14]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.393
- Arrival Time                  0.426
= Slack Time                   -0.033
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.036 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.113 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.173 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.196 | 
     | add_1312_30_g182881 | A1 v -> ZN ^ | NOR2_X2   | 0.023 |   0.253 |    0.220 | 
     | add_1312_30_g7541   | A ^ -> ZN ^  | XNOR2_X1  | 0.039 |   0.292 |    0.259 | 
     | g182767             | A1 ^ -> ZN v | NAND2_X1  | 0.021 |   0.313 |    0.280 | 
     | g182766             | A v -> ZN ^  | OAI221_X4 | 0.072 |   0.385 |    0.352 | 
     | g182768             | A2 ^ -> ZN v | NAND2_X1  | 0.023 |   0.408 |    0.375 | 
     | g168907             | A v -> ZN ^  | OAI21_X1  | 0.019 |   0.426 |    0.393 | 
     | cpuregs_reg[12][14] | D ^          | DFF_X1    | 0.000 |   0.426 |    0.393 | 
     +-----------------------------------------------------------------------------+ 
Path 586: VIOLATED Setup Check with Pin cpuregs_reg[12][3]/CK 
Endpoint:   cpuregs_reg[12][3]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.019
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.389
- Arrival Time                  0.421
= Slack Time                   -0.033
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |   -0.013 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.080 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.107 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.116 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.136 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.160 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.176 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.226 | 
     | g170963_dup195219   | A1 ^ -> ZN ^ | AND2_X2  | 0.053 |   0.312 |    0.280 | 
     | FE_OCPC2052_n_31169 | A ^ -> Z ^   | BUF_X2   | 0.030 |   0.343 |    0.310 | 
     | FE_RC_765_0         | A1 ^ -> ZN v | NAND2_X4 | 0.022 |   0.365 |    0.332 | 
     | FE_RC_766_0         | A v -> ZN ^  | INV_X16  | 0.021 |   0.386 |    0.353 | 
     | g170480             | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.403 |    0.370 | 
     | g168896             | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.421 |    0.389 | 
     | cpuregs_reg[12][3]  | D ^          | DFF_X1   | 0.000 |   0.421 |    0.389 | 
     +----------------------------------------------------------------------------+ 
Path 587: VIOLATED Setup Check with Pin cpuregs_reg[27][17]/CK 
Endpoint:   cpuregs_reg[27][17]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.025
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.397
- Arrival Time                  0.429
= Slack Time                   -0.033
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.036 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.113 | 
     | g201449             | A1 ^ -> ZN ^ | AND3_X1  | 0.057 |   0.203 |    0.170 | 
     | g192202_dup         | A2 ^ -> ZN v | NAND2_X2 | 0.017 |   0.220 |    0.187 | 
     | add_1312_30_g192201 | A1 v -> ZN ^ | NOR2_X2  | 0.019 |   0.239 |    0.206 | 
     | add_1312_30_g7587   | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.255 |    0.223 | 
     | g196494             | A v -> Z v   | XOR2_X1  | 0.058 |   0.313 |    0.280 | 
     | FE_RC_581_0         | A1 v -> ZN ^ | OAI22_X2 | 0.040 |   0.353 |    0.320 | 
     | FE_RC_579_0         | A1 ^ -> ZN v | NOR2_X4  | 0.018 |   0.371 |    0.338 | 
     | FE_RC_580_0         | A v -> ZN ^  | INV_X8   | 0.025 |   0.396 |    0.363 | 
     | g198841             | A2 ^ -> ZN v | NAND2_X1 | 0.020 |   0.415 |    0.383 | 
     | FE_RC_1048_0        | A1 v -> ZN ^ | NAND2_X1 | 0.014 |   0.429 |    0.397 | 
     | cpuregs_reg[27][17] | D ^          | DFF_X1   | 0.000 |   0.429 |    0.397 | 
     +----------------------------------------------------------------------------+ 
Path 588: VIOLATED Setup Check with Pin cpuregs_reg[25][15]/CK 
Endpoint:   cpuregs_reg[25][15]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.032
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.402
- Arrival Time                  0.435
= Slack Time                   -0.033
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.036 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.113 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2  | 0.060 |   0.205 |    0.173 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4 | 0.024 |   0.229 |    0.196 | 
     | add_1312_30_g182882 | A1 v -> ZN ^ | NOR2_X1  | 0.032 |   0.261 |    0.228 | 
     | add_1312_30_g7662   | A ^ -> Z ^   | XOR2_X1  | 0.050 |   0.311 |    0.278 | 
     | g182639             | A1 ^ -> ZN v | NAND2_X1 | 0.041 |   0.352 |    0.319 | 
     | FE_RC_1148_0        | A1 v -> ZN ^ | NAND2_X4 | 0.040 |   0.392 |    0.359 | 
     | g198405             | A2 ^ -> ZN v | NAND2_X1 | 0.024 |   0.416 |    0.383 | 
     | g168289             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.435 |    0.402 | 
     | cpuregs_reg[25][15] | D ^          | DFF_X1   | 0.000 |   0.435 |    0.402 | 
     +----------------------------------------------------------------------------+ 
Path 589: VIOLATED Setup Check with Pin cpuregs_reg[4][13]/CK 
Endpoint:   cpuregs_reg[4][13]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.391
- Arrival Time                  0.424
= Slack Time                   -0.033
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.036 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.113 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.173 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.196 | 
     | g191631             | A1 v -> ZN ^ | NOR2_X2   | 0.027 |   0.256 |    0.223 | 
     | FE_RC_4010_0        | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.271 |    0.238 | 
     | FE_RC_4019_0        | A2 v -> ZN ^ | NAND2_X1  | 0.020 |   0.291 |    0.258 | 
     | FE_RC_4018_0        | A1 ^ -> ZN v | NAND3_X2  | 0.020 |   0.311 |    0.278 | 
     | g171928_dup         | A v -> ZN ^  | OAI221_X4 | 0.070 |   0.381 |    0.348 | 
     | g203149             | A2 ^ -> ZN v | NAND2_X1  | 0.022 |   0.403 |    0.370 | 
     | g194090             | A v -> ZN ^  | OAI21_X1  | 0.021 |   0.424 |    0.391 | 
     | cpuregs_reg[4][13]  | D ^          | DFF_X1    | 0.000 |   0.424 |    0.391 | 
     +-----------------------------------------------------------------------------+ 
Path 590: VIOLATED Setup Check with Pin cpuregs_reg[2][24]/CK 
Endpoint:   cpuregs_reg[2][24]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.029
- Setup                         0.023
+ Phase Shift                   0.400
= Required Time                 0.405
- Arrival Time                  0.438
= Slack Time                   -0.033
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.036 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.113 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.147 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.182 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.259 |    0.227 | 
     | add_1312_30_g7553   | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.278 |    0.245 | 
     | add_1312_30_g7530   | A v -> ZN v  | XNOR2_X1 | 0.037 |   0.315 |    0.283 | 
     | FE_RC_4072_0        | A2 v -> ZN ^ | NAND2_X1 | 0.023 |   0.339 |    0.306 | 
     | FE_RC_4071_0        | A1 ^ -> ZN ^ | AND3_X4  | 0.046 |   0.384 |    0.352 | 
     | FE_RC_487_0         | A ^ -> ZN v  | INV_X8   | 0.021 |   0.405 |    0.373 | 
     | g195968             | A1 v -> ZN ^ | NAND2_X1 | 0.021 |   0.426 |    0.393 | 
     | FE_RC_1312_0        | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.438 |    0.405 | 
     | cpuregs_reg[2][24]  | D v          | DFF_X1   | 0.000 |   0.438 |    0.405 | 
     +----------------------------------------------------------------------------+ 
Path 591: VIOLATED Setup Check with Pin cpuregs_reg[24][18]/CK 
Endpoint:   cpuregs_reg[24][18]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.395
- Arrival Time                  0.427
= Slack Time                   -0.033
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.036 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.113 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2  | 0.033 |   0.179 |    0.147 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2   | 0.036 |   0.215 |    0.182 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4   | 0.044 |   0.259 |    0.227 | 
     | add_1312_30_g7558   | A1 ^ -> ZN v | NAND2_X1  | 0.023 |   0.282 |    0.250 | 
     | FE_RC_3166_0        | A2 v -> ZN ^ | NAND2_X1  | 0.023 |   0.306 |    0.273 | 
     | FE_RC_3241_0        | A ^ -> ZN v  | OAI211_X2 | 0.028 |   0.333 |    0.301 | 
     | FE_RC_3240_0        | A1 v -> ZN v | AND3_X4   | 0.039 |   0.372 |    0.340 | 
     | FE_RC_522_0         | A v -> ZN ^  | INV_X16   | 0.020 |   0.393 |    0.360 | 
     | g190455             | A1 ^ -> ZN v | NAND2_X1  | 0.021 |   0.413 |    0.381 | 
     | FE_RC_929_0         | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.427 |    0.395 | 
     | cpuregs_reg[24][18] | D ^          | DFF_X1    | 0.000 |   0.427 |    0.395 | 
     +-----------------------------------------------------------------------------+ 
Path 592: VIOLATED Setup Check with Pin cpuregs_reg[29][3]/CK 
Endpoint:   cpuregs_reg[29][3]/D (v) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.024
+ Phase Shift                   0.400
= Required Time                 0.399
- Arrival Time                  0.432
= Slack Time                   -0.033
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |   -0.013 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.080 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.107 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.116 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.136 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.160 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.176 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.226 | 
     | g205988             | A1 ^ -> ZN ^ | AND2_X4  | 0.060 |   0.319 |    0.287 | 
     | g205989             | A1 ^ -> ZN ^ | AND2_X4  | 0.054 |   0.373 |    0.341 | 
     | FE_OCPC1049_n_42745 | A ^ -> Z ^   | BUF_X4   | 0.039 |   0.412 |    0.379 | 
     | g169802             | B1 ^ -> ZN v | OAI21_X1 | 0.020 |   0.432 |    0.399 | 
     | cpuregs_reg[29][3]  | D v          | DFF_X1   | 0.000 |   0.432 |    0.399 | 
     +----------------------------------------------------------------------------+ 
Path 593: VIOLATED Setup Check with Pin cpuregs_reg[5][9]/CK 
Endpoint:   cpuregs_reg[5][9]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.392
- Arrival Time                  0.425
= Slack Time                   -0.033
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.036 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.113 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.173 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.197 | 
     | FE_OCPC958_n_27565  | A v -> ZN ^  | INV_X4    | 0.017 |   0.246 |    0.213 | 
     | add_1312_30_g206387 | A1 ^ -> ZN v | NAND2_X2  | 0.015 |   0.260 |    0.228 | 
     | FE_RC_4014_0        | A2 v -> ZN ^ | NAND2_X1  | 0.030 |   0.290 |    0.258 | 
     | FE_RC_4011_0        | A2 ^ -> ZN v | NAND3_X4  | 0.024 |   0.314 |    0.282 | 
     | g171916_dup         | A v -> ZN ^  | OAI221_X4 | 0.070 |   0.385 |    0.352 | 
     | g182759             | A2 ^ -> ZN v | NAND2_X1  | 0.020 |   0.405 |    0.373 | 
     | g169392             | A v -> ZN ^  | OAI21_X1  | 0.020 |   0.425 |    0.392 | 
     | cpuregs_reg[5][9]   | D ^          | DFF_X1    | 0.000 |   0.425 |    0.392 | 
     +-----------------------------------------------------------------------------+ 
Path 594: VIOLATED Setup Check with Pin cpuregs_reg[23][18]/CK 
Endpoint:   cpuregs_reg[23][18]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.394
- Arrival Time                  0.427
= Slack Time                   -0.033
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.036 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.113 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2  | 0.033 |   0.179 |    0.147 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2   | 0.036 |   0.215 |    0.182 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4   | 0.044 |   0.259 |    0.227 | 
     | add_1312_30_g7558   | A1 ^ -> ZN v | NAND2_X1  | 0.023 |   0.282 |    0.250 | 
     | FE_RC_3166_0        | A2 v -> ZN ^ | NAND2_X1  | 0.023 |   0.306 |    0.273 | 
     | FE_RC_3241_0        | A ^ -> ZN v  | OAI211_X2 | 0.028 |   0.333 |    0.301 | 
     | FE_RC_3240_0        | A1 v -> ZN v | AND3_X4   | 0.039 |   0.372 |    0.340 | 
     | FE_RC_522_0         | A v -> ZN ^  | INV_X16   | 0.020 |   0.393 |    0.360 | 
     | g206061             | A1 ^ -> ZN v | NAND2_X1  | 0.022 |   0.414 |    0.381 | 
     | FE_RC_742_0         | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.427 |    0.394 | 
     | cpuregs_reg[23][18] | D ^          | DFF_X1    | 0.000 |   0.427 |    0.394 | 
     +-----------------------------------------------------------------------------+ 
Path 595: VIOLATED Setup Check with Pin cpuregs_reg[15][14]/CK 
Endpoint:   cpuregs_reg[15][14]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.026
- Setup                         0.087
+ Phase Shift                   0.400
= Required Time                 0.339
- Arrival Time                  0.372
= Slack Time                   -0.032
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.036 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.113 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.173 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.197 | 
     | add_1312_30_g182881 | A1 v -> ZN ^ | NOR2_X2   | 0.023 |   0.253 |    0.220 | 
     | add_1312_30_g7541   | A ^ -> ZN v  | XNOR2_X1  | 0.016 |   0.268 |    0.236 | 
     | g182767             | A1 v -> ZN ^ | NAND2_X1  | 0.021 |   0.289 |    0.256 | 
     | g182766             | A ^ -> ZN v  | OAI221_X4 | 0.079 |   0.367 |    0.335 | 
     | cpuregs_reg[15][14] | SI v         | SDFF_X1   | 0.004 |   0.372 |    0.339 | 
     +-----------------------------------------------------------------------------+ 
Path 596: VIOLATED Setup Check with Pin cpuregs_reg[27][20]/CK 
Endpoint:   cpuregs_reg[27][20]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.032
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.404
- Arrival Time                  0.436
= Slack Time                   -0.032
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.036 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.113 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.147 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.182 | 
     | add_1312_30_g175238 | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.257 |    0.224 | 
     | add_1312_30_g7556   | A1 ^ -> ZN ^ | AND2_X1  | 0.042 |   0.299 |    0.266 | 
     | add_1312_30_g7540   | A ^ -> ZN ^  | XNOR2_X2 | 0.038 |   0.337 |    0.304 | 
     | g171927             | B1 ^ -> ZN v | AOI21_X2 | 0.027 |   0.364 |    0.331 | 
     | FE_OCPC1542_n_2193  | A v -> ZN ^  | INV_X8   | 0.036 |   0.400 |    0.367 | 
     | g198847             | A1 ^ -> ZN v | NAND2_X1 | 0.022 |   0.422 |    0.389 | 
     | FE_RC_688_0         | A1 v -> ZN ^ | NAND2_X1 | 0.014 |   0.436 |    0.404 | 
     | cpuregs_reg[27][20] | D ^          | DFF_X1   | 0.000 |   0.436 |    0.404 | 
     +----------------------------------------------------------------------------+ 
Path 597: VIOLATED Setup Check with Pin cpuregs_reg[14][18]/CK 
Endpoint:   cpuregs_reg[14][18]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.393
- Arrival Time                  0.425
= Slack Time                   -0.032
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.036 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.113 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2  | 0.033 |   0.179 |    0.147 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2   | 0.036 |   0.215 |    0.183 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4   | 0.044 |   0.259 |    0.227 | 
     | add_1312_30_g7558   | A1 ^ -> ZN v | NAND2_X1  | 0.023 |   0.282 |    0.250 | 
     | FE_RC_3166_0        | A2 v -> ZN ^ | NAND2_X1  | 0.023 |   0.306 |    0.273 | 
     | FE_RC_3241_0        | A ^ -> ZN v  | OAI211_X2 | 0.028 |   0.333 |    0.301 | 
     | FE_RC_3240_0        | A1 v -> ZN v | AND3_X4   | 0.039 |   0.372 |    0.340 | 
     | FE_RC_522_0         | A v -> ZN ^  | INV_X16   | 0.020 |   0.393 |    0.360 | 
     | g191555             | A1 ^ -> ZN v | NAND2_X1  | 0.020 |   0.413 |    0.380 | 
     | FE_RC_728_0         | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.425 |    0.393 | 
     | cpuregs_reg[14][18] | D ^          | DFF_X1    | 0.000 |   0.425 |    0.393 | 
     +-----------------------------------------------------------------------------+ 
Path 598: VIOLATED Setup Check with Pin cpuregs_reg[6][17]/CK 
Endpoint:   cpuregs_reg[6][17]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.026
- Setup                         0.023
+ Phase Shift                   0.400
= Required Time                 0.403
- Arrival Time                  0.435
= Slack Time                   -0.032
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.036 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.113 | 
     | g201449             | A1 ^ -> ZN ^ | AND3_X1  | 0.057 |   0.203 |    0.170 | 
     | g192202_dup         | A2 ^ -> ZN v | NAND2_X2 | 0.017 |   0.220 |    0.188 | 
     | add_1312_30_g192201 | A1 v -> ZN ^ | NOR2_X2  | 0.019 |   0.239 |    0.207 | 
     | add_1312_30_g7587   | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.255 |    0.223 | 
     | g196494             | A v -> Z ^   | XOR2_X1  | 0.052 |   0.308 |    0.276 | 
     | FE_RC_581_0         | A1 ^ -> ZN v | OAI22_X2 | 0.030 |   0.338 |    0.305 | 
     | FE_RC_579_0         | A1 v -> ZN ^ | NOR2_X4  | 0.042 |   0.380 |    0.348 | 
     | FE_RC_580_0         | A ^ -> ZN v  | INV_X8   | 0.019 |   0.399 |    0.367 | 
     | g188071             | A2 v -> ZN ^ | NAND2_X1 | 0.024 |   0.423 |    0.391 | 
     | FE_RC_1066_0        | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.435 |    0.403 | 
     | cpuregs_reg[6][17]  | D v          | DFF_X1   | 0.000 |   0.435 |    0.403 | 
     +----------------------------------------------------------------------------+ 
Path 599: VIOLATED Setup Check with Pin cpuregs_reg[15][17]/CK 
Endpoint:   cpuregs_reg[15][17]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.027
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.398
- Arrival Time                  0.430
= Slack Time                   -0.032
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.036 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.113 | 
     | g201449             | A1 ^ -> ZN ^ | AND3_X1  | 0.057 |   0.203 |    0.170 | 
     | g192202_dup         | A2 ^ -> ZN v | NAND2_X2 | 0.017 |   0.220 |    0.188 | 
     | add_1312_30_g192201 | A1 v -> ZN ^ | NOR2_X2  | 0.019 |   0.239 |    0.207 | 
     | add_1312_30_g7587   | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.255 |    0.223 | 
     | g196494             | A v -> Z v   | XOR2_X1  | 0.058 |   0.313 |    0.281 | 
     | FE_RC_769_0         | B1 v -> ZN ^ | OAI21_X2 | 0.031 |   0.344 |    0.311 | 
     | FE_RC_3023_0        | A1 ^ -> ZN ^ | OR2_X4   | 0.053 |   0.396 |    0.364 | 
     | g191510             | A2 ^ -> ZN v | NAND2_X1 | 0.020 |   0.416 |    0.384 | 
     | FE_RC_1175_0        | A1 v -> ZN ^ | NAND2_X1 | 0.014 |   0.430 |    0.398 | 
     | cpuregs_reg[15][17] | D ^          | DFF_X1   | 0.000 |   0.430 |    0.398 | 
     +----------------------------------------------------------------------------+ 
Path 600: VIOLATED Setup Check with Pin cpuregs_reg[3][18]/CK 
Endpoint:   cpuregs_reg[3][18]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.394
- Arrival Time                  0.427
= Slack Time                   -0.032
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.036 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.114 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2  | 0.033 |   0.179 |    0.147 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2   | 0.036 |   0.215 |    0.183 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4   | 0.044 |   0.259 |    0.227 | 
     | add_1312_30_g7558   | A1 ^ -> ZN v | NAND2_X1  | 0.023 |   0.282 |    0.250 | 
     | FE_RC_3166_0        | A2 v -> ZN ^ | NAND2_X1  | 0.023 |   0.306 |    0.273 | 
     | FE_RC_3241_0        | A ^ -> ZN v  | OAI211_X2 | 0.028 |   0.333 |    0.301 | 
     | FE_RC_3240_0        | A1 v -> ZN v | AND3_X4   | 0.039 |   0.372 |    0.340 | 
     | FE_RC_522_0         | A v -> ZN ^  | INV_X16   | 0.020 |   0.393 |    0.360 | 
     | g205503             | A1 ^ -> ZN v | NAND2_X1  | 0.019 |   0.411 |    0.379 | 
     | FE_RC_1136_0        | A2 v -> ZN ^ | NAND2_X1  | 0.016 |   0.427 |    0.394 | 
     | cpuregs_reg[3][18]  | D ^          | DFF_X1    | 0.000 |   0.427 |    0.394 | 
     +-----------------------------------------------------------------------------+ 
Path 601: VIOLATED Setup Check with Pin cpuregs_reg[3][20]/CK 
Endpoint:   cpuregs_reg[3][20]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.031
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.403
- Arrival Time                  0.435
= Slack Time                   -0.032
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.036 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.114 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.147 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.183 | 
     | add_1312_30_g175238 | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.257 |    0.224 | 
     | add_1312_30_g7556   | A1 ^ -> ZN ^ | AND2_X1  | 0.042 |   0.299 |    0.266 | 
     | add_1312_30_g7540   | A ^ -> ZN ^  | XNOR2_X2 | 0.038 |   0.337 |    0.305 | 
     | g171927             | B1 ^ -> ZN v | AOI21_X2 | 0.027 |   0.364 |    0.331 | 
     | FE_OCPC1542_n_2193  | A v -> ZN ^  | INV_X8   | 0.036 |   0.400 |    0.367 | 
     | g203192             | A1 ^ -> ZN v | NAND2_X1 | 0.021 |   0.421 |    0.389 | 
     | FE_RC_724_0         | A1 v -> ZN ^ | NAND2_X1 | 0.014 |   0.435 |    0.403 | 
     | cpuregs_reg[3][20]  | D ^          | DFF_X1   | 0.000 |   0.435 |    0.403 | 
     +----------------------------------------------------------------------------+ 
Path 602: VIOLATED Setup Check with Pin cpuregs_reg[8][18]/CK 
Endpoint:   cpuregs_reg[8][18]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.393
- Arrival Time                  0.425
= Slack Time                   -0.032
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.036 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.114 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2  | 0.033 |   0.179 |    0.147 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2   | 0.036 |   0.215 |    0.183 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4   | 0.044 |   0.259 |    0.227 | 
     | add_1312_30_g7558   | A1 ^ -> ZN v | NAND2_X1  | 0.023 |   0.282 |    0.250 | 
     | FE_RC_3166_0        | A2 v -> ZN ^ | NAND2_X1  | 0.023 |   0.306 |    0.273 | 
     | FE_RC_3241_0        | A ^ -> ZN v  | OAI211_X2 | 0.028 |   0.333 |    0.301 | 
     | FE_RC_3240_0        | A1 v -> ZN v | AND3_X4   | 0.039 |   0.372 |    0.340 | 
     | FE_RC_522_0         | A v -> ZN ^  | INV_X16   | 0.020 |   0.393 |    0.360 | 
     | g199702             | A1 ^ -> ZN v | NAND2_X1  | 0.019 |   0.412 |    0.380 | 
     | FE_RC_884_0         | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.425 |    0.393 | 
     | cpuregs_reg[8][18]  | D ^          | DFF_X1    | 0.000 |   0.425 |    0.393 | 
     +-----------------------------------------------------------------------------+ 
Path 603: VIOLATED Setup Check with Pin cpuregs_reg[4][9]/CK 
Endpoint:   cpuregs_reg[4][9]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.392
- Arrival Time                  0.424
= Slack Time                   -0.032
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.036 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.114 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.173 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.197 | 
     | FE_OCPC958_n_27565  | A v -> ZN ^  | INV_X4    | 0.017 |   0.246 |    0.214 | 
     | add_1312_30_g206387 | A1 ^ -> ZN v | NAND2_X2  | 0.015 |   0.260 |    0.228 | 
     | FE_RC_4014_0        | A2 v -> ZN ^ | NAND2_X1  | 0.030 |   0.290 |    0.258 | 
     | FE_RC_4011_0        | A2 ^ -> ZN v | NAND3_X4  | 0.024 |   0.314 |    0.282 | 
     | g171916_dup         | A v -> ZN ^  | OAI221_X4 | 0.070 |   0.385 |    0.353 | 
     | g190374             | A2 ^ -> ZN v | NAND2_X1  | 0.020 |   0.405 |    0.373 | 
     | g194072             | A v -> ZN ^  | OAI21_X1  | 0.019 |   0.424 |    0.392 | 
     | cpuregs_reg[4][9]   | D ^          | DFF_X1    | 0.000 |   0.424 |    0.392 | 
     +-----------------------------------------------------------------------------+ 
Path 604: VIOLATED Setup Check with Pin cpuregs_reg[8][20]/CK 
Endpoint:   cpuregs_reg[8][20]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.031
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.403
- Arrival Time                  0.435
= Slack Time                   -0.032
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.036 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.114 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.147 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.183 | 
     | add_1312_30_g175238 | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.257 |    0.225 | 
     | add_1312_30_g7556   | A1 ^ -> ZN ^ | AND2_X1  | 0.042 |   0.299 |    0.267 | 
     | add_1312_30_g7540   | A ^ -> ZN ^  | XNOR2_X2 | 0.038 |   0.337 |    0.305 | 
     | g171927             | B1 ^ -> ZN v | AOI21_X2 | 0.027 |   0.364 |    0.332 | 
     | FE_OCPC1542_n_2193  | A v -> ZN ^  | INV_X8   | 0.036 |   0.400 |    0.368 | 
     | g199706             | A1 ^ -> ZN v | NAND2_X1 | 0.021 |   0.421 |    0.389 | 
     | FE_RC_693_0         | A1 v -> ZN ^ | NAND2_X1 | 0.014 |   0.435 |    0.403 | 
     | cpuregs_reg[8][20]  | D ^          | DFF_X1   | 0.000 |   0.435 |    0.403 | 
     +----------------------------------------------------------------------------+ 
Path 605: VIOLATED Setup Check with Pin cpuregs_reg[29][1]/CK 
Endpoint:   cpuregs_reg[29][1]/D (v) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.024
+ Phase Shift                   0.400
= Required Time                 0.399
- Arrival Time                  0.431
= Slack Time                   -0.032
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |   -0.013 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.081 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.108 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.117 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.136 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.161 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.177 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.227 | 
     | g205988             | A1 ^ -> ZN ^ | AND2_X4  | 0.060 |   0.319 |    0.287 | 
     | g205989             | A1 ^ -> ZN ^ | AND2_X4  | 0.054 |   0.373 |    0.341 | 
     | FE_OCPC1049_n_42745 | A ^ -> Z ^   | BUF_X4   | 0.039 |   0.412 |    0.380 | 
     | g169800             | B1 ^ -> ZN v | OAI21_X1 | 0.019 |   0.431 |    0.399 | 
     | cpuregs_reg[29][1]  | D v          | DFF_X1   | 0.000 |   0.431 |    0.399 | 
     +----------------------------------------------------------------------------+ 
Path 606: VIOLATED Setup Check with Pin cpuregs_reg[17][20]/CK 
Endpoint:   cpuregs_reg[17][20]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.032
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.404
- Arrival Time                  0.436
= Slack Time                   -0.032
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.035 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.114 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.147 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.183 | 
     | add_1312_30_g175238 | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.257 |    0.225 | 
     | add_1312_30_g7556   | A1 ^ -> ZN ^ | AND2_X1  | 0.042 |   0.299 |    0.267 | 
     | add_1312_30_g7540   | A ^ -> ZN ^  | XNOR2_X2 | 0.038 |   0.337 |    0.305 | 
     | g171927             | B1 ^ -> ZN v | AOI21_X2 | 0.027 |   0.364 |    0.332 | 
     | FE_OCPC1542_n_2193  | A v -> ZN ^  | INV_X8   | 0.036 |   0.400 |    0.368 | 
     | g190303             | A2 ^ -> ZN v | NAND2_X1 | 0.023 |   0.423 |    0.391 | 
     | FE_RC_1102_0        | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.436 |    0.404 | 
     | cpuregs_reg[17][20] | D ^          | DFF_X1   | 0.000 |   0.436 |    0.404 | 
     +----------------------------------------------------------------------------+ 
Path 607: VIOLATED Setup Check with Pin cpuregs_reg[12][2]/CK 
Endpoint:   cpuregs_reg[12][2]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.020
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.389
- Arrival Time                  0.421
= Slack Time                   -0.032
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |   -0.012 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.081 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.108 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.117 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.137 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.161 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.177 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.227 | 
     | g170963_dup195219   | A1 ^ -> ZN ^ | AND2_X2  | 0.053 |   0.312 |    0.281 | 
     | FE_OCPC2052_n_31169 | A ^ -> Z ^   | BUF_X2   | 0.030 |   0.343 |    0.311 | 
     | FE_RC_765_0         | A1 ^ -> ZN v | NAND2_X4 | 0.022 |   0.365 |    0.333 | 
     | FE_RC_766_0         | A v -> ZN ^  | INV_X16  | 0.021 |   0.386 |    0.354 | 
     | g170635             | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.403 |    0.371 | 
     | g168895             | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.421 |    0.389 | 
     | cpuregs_reg[12][2]  | D ^          | DFF_X1   | 0.000 |   0.421 |    0.389 | 
     +----------------------------------------------------------------------------+ 
Path 608: VIOLATED Setup Check with Pin cpuregs_reg[11][18]/CK 
Endpoint:   cpuregs_reg[11][18]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.394
- Arrival Time                  0.425
= Slack Time                   -0.032
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.035 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.114 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2  | 0.033 |   0.179 |    0.147 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2   | 0.036 |   0.215 |    0.183 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4   | 0.044 |   0.259 |    0.227 | 
     | add_1312_30_g7558   | A1 ^ -> ZN v | NAND2_X1  | 0.023 |   0.282 |    0.250 | 
     | FE_RC_3166_0        | A2 v -> ZN ^ | NAND2_X1  | 0.023 |   0.306 |    0.274 | 
     | FE_RC_3241_0        | A ^ -> ZN v  | OAI211_X2 | 0.028 |   0.333 |    0.302 | 
     | FE_RC_3240_0        | A1 v -> ZN v | AND3_X4   | 0.039 |   0.372 |    0.341 | 
     | FE_RC_522_0         | A v -> ZN ^  | INV_X16   | 0.020 |   0.393 |    0.361 | 
     | g205589             | A1 ^ -> ZN v | NAND2_X1  | 0.020 |   0.412 |    0.380 | 
     | FE_RC_695_0         | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.425 |    0.394 | 
     | cpuregs_reg[11][18] | D ^          | DFF_X1    | 0.000 |   0.425 |    0.394 | 
     +-----------------------------------------------------------------------------+ 
Path 609: VIOLATED Setup Check with Pin cpuregs_reg[26][17]/CK 
Endpoint:   cpuregs_reg[26][17]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.026
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.397
- Arrival Time                  0.428
= Slack Time                   -0.032
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.035 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.114 | 
     | g201449             | A1 ^ -> ZN ^ | AND3_X1  | 0.057 |   0.203 |    0.171 | 
     | g192202_dup         | A2 ^ -> ZN v | NAND2_X2 | 0.017 |   0.220 |    0.188 | 
     | add_1312_30_g192201 | A1 v -> ZN ^ | NOR2_X2  | 0.019 |   0.239 |    0.207 | 
     | add_1312_30_g7587   | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.255 |    0.224 | 
     | g196494             | A v -> Z v   | XOR2_X1  | 0.058 |   0.313 |    0.281 | 
     | FE_RC_581_0         | A1 v -> ZN ^ | OAI22_X2 | 0.040 |   0.353 |    0.321 | 
     | FE_RC_579_0         | A1 ^ -> ZN v | NOR2_X4  | 0.018 |   0.371 |    0.339 | 
     | FE_RC_580_0         | A v -> ZN ^  | INV_X8   | 0.025 |   0.396 |    0.364 | 
     | g202224             | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.415 |    0.383 | 
     | FE_RC_1154_0        | A1 v -> ZN ^ | NAND2_X1 | 0.014 |   0.428 |    0.397 | 
     | cpuregs_reg[26][17] | D ^          | DFF_X1   | 0.000 |   0.428 |    0.397 | 
     +----------------------------------------------------------------------------+ 
Path 610: VIOLATED Setup Check with Pin cpuregs_reg[7][18]/CK 
Endpoint:   cpuregs_reg[7][18]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.024
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.395
- Arrival Time                  0.427
= Slack Time                   -0.032
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.035 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.114 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2  | 0.033 |   0.179 |    0.147 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2   | 0.036 |   0.215 |    0.183 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4   | 0.044 |   0.259 |    0.228 | 
     | add_1312_30_g7558   | A1 ^ -> ZN v | NAND2_X1  | 0.023 |   0.282 |    0.251 | 
     | FE_RC_3166_0        | A2 v -> ZN ^ | NAND2_X1  | 0.023 |   0.306 |    0.274 | 
     | FE_RC_3241_0        | A ^ -> ZN v  | OAI211_X2 | 0.028 |   0.333 |    0.302 | 
     | FE_RC_3240_0        | A1 v -> ZN v | AND3_X4   | 0.039 |   0.372 |    0.341 | 
     | FE_RC_522_0         | A v -> ZN ^  | INV_X16   | 0.020 |   0.393 |    0.361 | 
     | g199457             | A1 ^ -> ZN v | NAND2_X1  | 0.021 |   0.414 |    0.382 | 
     | FE_RC_1027_0        | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.427 |    0.395 | 
     | cpuregs_reg[7][18]  | D ^          | DFF_X1    | 0.000 |   0.427 |    0.395 | 
     +-----------------------------------------------------------------------------+ 
Path 611: VIOLATED Setup Check with Pin cpuregs_reg[2][20]/CK 
Endpoint:   cpuregs_reg[2][20]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.031
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.403
- Arrival Time                  0.434
= Slack Time                   -0.032
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.035 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.114 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.148 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.183 | 
     | add_1312_30_g175238 | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.257 |    0.225 | 
     | add_1312_30_g7556   | A1 ^ -> ZN ^ | AND2_X1  | 0.042 |   0.299 |    0.267 | 
     | add_1312_30_g7540   | A ^ -> ZN ^  | XNOR2_X2 | 0.038 |   0.337 |    0.305 | 
     | g171927             | B1 ^ -> ZN v | AOI21_X2 | 0.027 |   0.364 |    0.332 | 
     | FE_OCPC1542_n_2193  | A v -> ZN ^  | INV_X8   | 0.036 |   0.400 |    0.368 | 
     | g208539             | A1 ^ -> ZN v | NAND2_X1 | 0.021 |   0.420 |    0.389 | 
     | FE_RC_1124_0        | A1 v -> ZN ^ | NAND2_X1 | 0.014 |   0.434 |    0.403 | 
     | cpuregs_reg[2][20]  | D ^          | DFF_X1   | 0.000 |   0.434 |    0.403 | 
     +----------------------------------------------------------------------------+ 
Path 612: VIOLATED Setup Check with Pin cpuregs_reg[16][11]/CK 
Endpoint:   cpuregs_reg[16][11]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.031
- Setup                         0.026
+ Phase Shift                   0.400
= Required Time                 0.405
- Arrival Time                  0.436
= Slack Time                   -0.032
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.035 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.114 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.174 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.198 | 
     | FE_OCPC958_n_27565  | A v -> ZN ^  | INV_X4    | 0.017 |   0.246 |    0.214 | 
     | add_1312_30_g7571   | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.262 |    0.230 | 
     | FE_RC_644_0         | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.277 |    0.246 | 
     | FE_RC_643_0         | A ^ -> ZN v  | OAI21_X1  | 0.019 |   0.296 |    0.264 | 
     | g182712             | A1 v -> ZN ^ | NAND2_X1  | 0.021 |   0.317 |    0.286 | 
     | g182711             | A ^ -> ZN v  | OAI221_X4 | 0.078 |   0.395 |    0.363 | 
     | g202018             | A2 v -> ZN ^ | NAND2_X1  | 0.024 |   0.419 |    0.387 | 
     | g168189             | A ^ -> ZN v  | OAI21_X1  | 0.018 |   0.436 |    0.405 | 
     | cpuregs_reg[16][11] | D v          | DFF_X1    | 0.000 |   0.436 |    0.405 | 
     +-----------------------------------------------------------------------------+ 
Path 613: VIOLATED Setup Check with Pin cpuregs_reg[28][18]/CK 
Endpoint:   cpuregs_reg[28][18]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.395
- Arrival Time                  0.426
= Slack Time                   -0.032
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.035 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.114 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2  | 0.033 |   0.179 |    0.148 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2   | 0.036 |   0.215 |    0.183 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4   | 0.044 |   0.259 |    0.228 | 
     | add_1312_30_g7558   | A1 ^ -> ZN v | NAND2_X1  | 0.023 |   0.282 |    0.251 | 
     | FE_RC_3166_0        | A2 v -> ZN ^ | NAND2_X1  | 0.023 |   0.306 |    0.274 | 
     | FE_RC_3241_0        | A ^ -> ZN v  | OAI211_X2 | 0.028 |   0.333 |    0.302 | 
     | FE_RC_3240_0        | A1 v -> ZN v | AND3_X4   | 0.039 |   0.372 |    0.341 | 
     | FE_RC_522_0         | A v -> ZN ^  | INV_X16   | 0.020 |   0.393 |    0.361 | 
     | g170589             | A2 ^ -> ZN v | NAND2_X1  | 0.021 |   0.413 |    0.382 | 
     | FE_RC_923_0         | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.426 |    0.395 | 
     | cpuregs_reg[28][18] | D ^          | DFF_X1    | 0.000 |   0.426 |    0.395 | 
     +-----------------------------------------------------------------------------+ 
Path 614: VIOLATED Setup Check with Pin cpuregs_reg[11][17]/CK 
Endpoint:   cpuregs_reg[11][17]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.027
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.398
- Arrival Time                  0.430
= Slack Time                   -0.032
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.035 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.114 | 
     | g201449             | A1 ^ -> ZN ^ | AND3_X1  | 0.057 |   0.203 |    0.171 | 
     | g192202_dup         | A2 ^ -> ZN v | NAND2_X2 | 0.017 |   0.220 |    0.188 | 
     | add_1312_30_g192201 | A1 v -> ZN ^ | NOR2_X2  | 0.019 |   0.239 |    0.207 | 
     | add_1312_30_g7587   | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.255 |    0.224 | 
     | g196494             | A v -> Z v   | XOR2_X1  | 0.058 |   0.313 |    0.282 | 
     | FE_RC_769_0         | B1 v -> ZN ^ | OAI21_X2 | 0.031 |   0.344 |    0.312 | 
     | FE_RC_3023_0        | A1 ^ -> ZN ^ | OR2_X4   | 0.053 |   0.396 |    0.365 | 
     | g194915             | A2 ^ -> ZN v | NAND2_X1 | 0.020 |   0.416 |    0.384 | 
     | FE_RC_1088_0        | A1 v -> ZN ^ | NAND2_X1 | 0.014 |   0.430 |    0.398 | 
     | cpuregs_reg[11][17] | D ^          | DFF_X1   | 0.000 |   0.430 |    0.398 | 
     +----------------------------------------------------------------------------+ 
Path 615: VIOLATED Setup Check with Pin cpuregs_reg[9][18]/CK 
Endpoint:   cpuregs_reg[9][18]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.393
- Arrival Time                  0.425
= Slack Time                   -0.032
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.035 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.114 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2  | 0.033 |   0.179 |    0.148 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2   | 0.036 |   0.215 |    0.183 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4   | 0.044 |   0.259 |    0.228 | 
     | add_1312_30_g7558   | A1 ^ -> ZN v | NAND2_X1  | 0.023 |   0.282 |    0.251 | 
     | FE_RC_3166_0        | A2 v -> ZN ^ | NAND2_X1  | 0.023 |   0.306 |    0.274 | 
     | FE_RC_3241_0        | A ^ -> ZN v  | OAI211_X2 | 0.028 |   0.333 |    0.302 | 
     | FE_RC_3240_0        | A1 v -> ZN v | AND3_X4   | 0.039 |   0.372 |    0.341 | 
     | FE_RC_522_0         | A v -> ZN ^  | INV_X16   | 0.020 |   0.393 |    0.361 | 
     | g190554             | A2 ^ -> ZN v | NAND2_X1  | 0.019 |   0.412 |    0.380 | 
     | FE_RC_987_0         | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.425 |    0.393 | 
     | cpuregs_reg[9][18]  | D ^          | DFF_X1    | 0.000 |   0.425 |    0.393 | 
     +-----------------------------------------------------------------------------+ 
Path 616: VIOLATED Setup Check with Pin cpuregs_reg[2][10]/CK 
Endpoint:   cpuregs_reg[2][10]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.024
- Setup                         0.085
+ Phase Shift                   0.400
= Required Time                 0.339
- Arrival Time                  0.371
= Slack Time                   -0.032
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.035 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.114 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.174 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.198 | 
     | add_1312_30_g182880 | A1 v -> ZN ^ | NOR2_X2   | 0.024 |   0.253 |    0.222 | 
     | add_1312_30_g7543   | A ^ -> ZN v  | XNOR2_X1  | 0.019 |   0.272 |    0.240 | 
     | g182658             | A1 v -> ZN ^ | NAND2_X2  | 0.020 |   0.292 |    0.260 | 
     | g182657             | A ^ -> ZN v  | OAI221_X2 | 0.039 |   0.331 |    0.300 | 
     | FE_OCPC1569_n_18368 | A v -> Z v   | BUF_X8    | 0.038 |   0.369 |    0.338 | 
     | cpuregs_reg[2][10]  | SI v         | SDFF_X1   | 0.002 |   0.371 |    0.339 | 
     +-----------------------------------------------------------------------------+ 
Path 617: VIOLATED Setup Check with Pin cpuregs_reg[28][20]/CK 
Endpoint:   cpuregs_reg[28][20]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.032
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.404
- Arrival Time                  0.435
= Slack Time                   -0.031
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.035 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.114 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.148 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.183 | 
     | add_1312_30_g175238 | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.257 |    0.225 | 
     | add_1312_30_g7556   | A1 ^ -> ZN ^ | AND2_X1  | 0.042 |   0.299 |    0.267 | 
     | add_1312_30_g7540   | A ^ -> ZN ^  | XNOR2_X2 | 0.038 |   0.337 |    0.305 | 
     | g171927             | B1 ^ -> ZN v | AOI21_X2 | 0.027 |   0.364 |    0.332 | 
     | FE_OCPC1542_n_2193  | A v -> ZN ^  | INV_X8   | 0.036 |   0.400 |    0.368 | 
     | g170511             | A1 ^ -> ZN v | NAND2_X1 | 0.022 |   0.421 |    0.390 | 
     | FE_RC_1152_0        | A1 v -> ZN ^ | NAND2_X1 | 0.014 |   0.435 |    0.404 | 
     | cpuregs_reg[28][20] | D ^          | DFF_X1   | 0.000 |   0.435 |    0.404 | 
     +----------------------------------------------------------------------------+ 
Path 618: VIOLATED Setup Check with Pin cpuregs_reg[21][20]/CK 
Endpoint:   cpuregs_reg[21][20]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.032
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.404
- Arrival Time                  0.435
= Slack Time                   -0.031
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.035 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.114 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.148 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.183 | 
     | add_1312_30_g175238 | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.257 |    0.225 | 
     | add_1312_30_g7556   | A1 ^ -> ZN ^ | AND2_X1  | 0.042 |   0.299 |    0.267 | 
     | add_1312_30_g7540   | A ^ -> ZN ^  | XNOR2_X2 | 0.038 |   0.337 |    0.305 | 
     | g171927             | B1 ^ -> ZN v | AOI21_X2 | 0.027 |   0.364 |    0.332 | 
     | FE_OCPC1542_n_2193  | A v -> ZN ^  | INV_X8   | 0.036 |   0.400 |    0.368 | 
     | g194154             | A2 ^ -> ZN v | NAND2_X1 | 0.023 |   0.422 |    0.391 | 
     | FE_RC_896_0         | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.435 |    0.404 | 
     | cpuregs_reg[21][20] | D ^          | DFF_X1   | 0.000 |   0.435 |    0.404 | 
     +----------------------------------------------------------------------------+ 
Path 619: VIOLATED Setup Check with Pin cpuregs_reg[16][20]/CK 
Endpoint:   cpuregs_reg[16][20]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.032
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.404
- Arrival Time                  0.435
= Slack Time                   -0.031
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.035 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.114 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.148 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.183 | 
     | add_1312_30_g175238 | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.257 |    0.225 | 
     | add_1312_30_g7556   | A1 ^ -> ZN ^ | AND2_X1  | 0.042 |   0.299 |    0.267 | 
     | add_1312_30_g7540   | A ^ -> ZN ^  | XNOR2_X2 | 0.038 |   0.337 |    0.305 | 
     | g171927             | B1 ^ -> ZN v | AOI21_X2 | 0.027 |   0.364 |    0.332 | 
     | FE_OCPC1542_n_2193  | A v -> ZN ^  | INV_X8   | 0.036 |   0.400 |    0.368 | 
     | g202027             | A1 ^ -> ZN v | NAND2_X1 | 0.021 |   0.421 |    0.389 | 
     | FE_RC_1162_0        | A1 v -> ZN ^ | NAND2_X1 | 0.014 |   0.435 |    0.404 | 
     | cpuregs_reg[16][20] | D ^          | DFF_X1   | 0.000 |   0.435 |    0.404 | 
     +----------------------------------------------------------------------------+ 
Path 620: VIOLATED Setup Check with Pin count_cycle_reg[36]/CK 
Endpoint:   count_cycle_reg[36]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[16]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.013
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.358
- Arrival Time                  0.389
= Slack Time                   -0.031
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                             |              |          |       |  Time   |   Time   | 
     |-----------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[16]         | CK ^         |          |       |   0.014 |   -0.017 | 
     | count_cycle_reg[16]         | CK ^ -> Q ^  | DFF_X1   | 0.117 |   0.131 |    0.100 | 
     | inc_add_1428_40_g188502     | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.174 |    0.143 | 
     | FE_RC_3339_0                | A1 ^ -> ZN v | NAND4_X4 | 0.024 |   0.198 |    0.167 | 
     | FE_RC_3340_0                | A v -> ZN ^  | INV_X4   | 0.019 |   0.217 |    0.186 | 
     | inc_add_1428_40_g1344_0_dup | A1 ^ -> ZN ^ | AND4_X4  | 0.067 |   0.284 |    0.253 | 
     | inc_add_1428_40_g1156       | A1 ^ -> ZN ^ | AND2_X2  | 0.040 |   0.324 |    0.293 | 
     | FE_RC_1562_0                | A ^ -> ZN v  | INV_X1   | 0.007 |   0.332 |    0.300 | 
     | FE_RC_1561_0                | A1 v -> ZN ^ | OAI22_X1 | 0.022 |   0.353 |    0.322 | 
     | g172808                     | A1 ^ -> ZN ^ | AND2_X1  | 0.036 |   0.389 |    0.358 | 
     | count_cycle_reg[36]         | D ^          | DFF_X1   | 0.000 |   0.389 |    0.358 | 
     +------------------------------------------------------------------------------------+ 
Path 621: VIOLATED Setup Check with Pin cpuregs_reg[9][24]/CK 
Endpoint:   cpuregs_reg[9][24]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.033
- Setup                         0.023
+ Phase Shift                   0.400
= Required Time                 0.409
- Arrival Time                  0.441
= Slack Time                   -0.031
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.035 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.115 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.148 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.184 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.259 |    0.228 | 
     | add_1312_30_g7553   | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.278 |    0.247 | 
     | add_1312_30_g7530   | A v -> ZN v  | XNOR2_X1 | 0.037 |   0.315 |    0.284 | 
     | FE_RC_4072_0        | A2 v -> ZN ^ | NAND2_X1 | 0.023 |   0.339 |    0.308 | 
     | FE_RC_4071_0        | A1 ^ -> ZN ^ | AND3_X4  | 0.046 |   0.384 |    0.353 | 
     | FE_RC_487_0         | A ^ -> ZN v  | INV_X8   | 0.021 |   0.405 |    0.374 | 
     | g190553             | A2 v -> ZN ^ | NAND2_X1 | 0.023 |   0.428 |    0.397 | 
     | FE_RC_917_0         | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.441 |    0.409 | 
     | cpuregs_reg[9][24]  | D v          | DFF_X1   | 0.000 |   0.441 |    0.409 | 
     +----------------------------------------------------------------------------+ 
Path 622: VIOLATED Setup Check with Pin cpuregs_reg[10][17]/CK 
Endpoint:   cpuregs_reg[10][17]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.027
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.398
- Arrival Time                  0.430
= Slack Time                   -0.031
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.035 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.115 | 
     | g201449             | A1 ^ -> ZN ^ | AND3_X1  | 0.057 |   0.203 |    0.171 | 
     | g192202_dup         | A2 ^ -> ZN v | NAND2_X2 | 0.017 |   0.220 |    0.189 | 
     | add_1312_30_g192201 | A1 v -> ZN ^ | NOR2_X2  | 0.019 |   0.239 |    0.208 | 
     | add_1312_30_g7587   | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.255 |    0.224 | 
     | g196494             | A v -> Z v   | XOR2_X1  | 0.058 |   0.313 |    0.282 | 
     | FE_RC_769_0         | B1 v -> ZN ^ | OAI21_X2 | 0.031 |   0.344 |    0.313 | 
     | FE_RC_3023_0        | A1 ^ -> ZN ^ | OR2_X4   | 0.053 |   0.396 |    0.365 | 
     | g205514             | A2 ^ -> ZN v | NAND2_X1 | 0.020 |   0.416 |    0.385 | 
     | FE_RC_860_0         | A1 v -> ZN ^ | NAND2_X1 | 0.014 |   0.430 |    0.398 | 
     | cpuregs_reg[10][17] | D ^          | DFF_X1   | 0.000 |   0.430 |    0.398 | 
     +----------------------------------------------------------------------------+ 
Path 623: VIOLATED Setup Check with Pin cpuregs_reg[28][8]/CK 
Endpoint:   cpuregs_reg[28][8]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.027
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.397
- Arrival Time                  0.428
= Slack Time                   -0.031
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |   0.019 |   -0.012 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.082 | 
     | g173022            | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.109 | 
     | FE_RC_2515_0       | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.117 | 
     | FE_RC_2513_0       | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.137 | 
     | FE_RC_2512_0       | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.162 | 
     | g30                | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.178 | 
     | g205985            | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.228 | 
     | g170963_dup195219  | A1 ^ -> ZN ^ | AND2_X2  | 0.053 |   0.312 |    0.281 | 
     | g195218            | A1 ^ -> ZN ^ | AND2_X4  | 0.049 |   0.362 |    0.331 | 
     | FE_OFC370_n_31170  | A ^ -> Z ^   | BUF_X8   | 0.030 |   0.392 |    0.361 | 
     | g170530            | A1 ^ -> ZN v | NAND2_X1 | 0.018 |   0.409 |    0.378 | 
     | g169719            | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.428 |    0.397 | 
     | cpuregs_reg[28][8] | D ^          | DFF_X1   | 0.000 |   0.428 |    0.397 | 
     +---------------------------------------------------------------------------+ 
Path 624: VIOLATED Setup Check with Pin cpuregs_reg[29][14]/CK 
Endpoint:   cpuregs_reg[29][14]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.030
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.399
- Arrival Time                  0.430
= Slack Time                   -0.031
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |   -0.012 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.082 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.109 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.117 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.137 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.162 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.178 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.228 | 
     | g205988             | A1 ^ -> ZN ^ | AND2_X4  | 0.060 |   0.319 |    0.288 | 
     | g208931             | A1 ^ -> ZN ^ | AND2_X4  | 0.045 |   0.364 |    0.333 | 
     | FE_OCPC2060_n_45716 | A ^ -> Z ^   | BUF_X4   | 0.031 |   0.395 |    0.364 | 
     | g194104             | A1 ^ -> ZN v | NAND2_X1 | 0.016 |   0.412 |    0.381 | 
     | g169818             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.430 |    0.399 | 
     | cpuregs_reg[29][14] | D ^          | DFF_X1   | 0.000 |   0.430 |    0.399 | 
     +----------------------------------------------------------------------------+ 
Path 625: VIOLATED Setup Check with Pin cpuregs_reg[16][18]/CK 
Endpoint:   cpuregs_reg[16][18]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.394
- Arrival Time                  0.425
= Slack Time                   -0.031
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.035 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.115 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2  | 0.033 |   0.179 |    0.148 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2   | 0.036 |   0.215 |    0.184 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4   | 0.044 |   0.259 |    0.228 | 
     | add_1312_30_g7558   | A1 ^ -> ZN v | NAND2_X1  | 0.023 |   0.282 |    0.251 | 
     | FE_RC_3166_0        | A2 v -> ZN ^ | NAND2_X1  | 0.023 |   0.306 |    0.274 | 
     | FE_RC_3241_0        | A ^ -> ZN v  | OAI211_X2 | 0.028 |   0.333 |    0.302 | 
     | FE_RC_3240_0        | A1 v -> ZN v | AND3_X4   | 0.039 |   0.372 |    0.341 | 
     | FE_RC_522_0         | A v -> ZN ^  | INV_X16   | 0.020 |   0.393 |    0.361 | 
     | g202028             | A1 ^ -> ZN v | NAND2_X1  | 0.019 |   0.412 |    0.381 | 
     | FE_RC_981_0         | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.425 |    0.394 | 
     | cpuregs_reg[16][18] | D ^          | DFF_X1    | 0.000 |   0.425 |    0.394 | 
     +-----------------------------------------------------------------------------+ 
Path 626: VIOLATED Setup Check with Pin cpuregs_reg[3][14]/CK 
Endpoint:   cpuregs_reg[3][14]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.337
- Arrival Time                  0.368
= Slack Time                   -0.031
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.035 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.115 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.174 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.198 | 
     | add_1312_30_g182881 | A1 v -> ZN ^ | NOR2_X2   | 0.023 |   0.253 |    0.222 | 
     | add_1312_30_g7541   | A ^ -> ZN v  | XNOR2_X1  | 0.016 |   0.268 |    0.237 | 
     | g182767             | A1 v -> ZN ^ | NAND2_X1  | 0.021 |   0.289 |    0.258 | 
     | g171929_dup         | A ^ -> ZN v  | OAI221_X4 | 0.077 |   0.365 |    0.334 | 
     | cpuregs_reg[3][14]  | SI v         | SDFF_X1   | 0.003 |   0.368 |    0.337 | 
     +-----------------------------------------------------------------------------+ 
Path 627: VIOLATED Setup Check with Pin cpuregs_reg[21][13]/CK 
Endpoint:   cpuregs_reg[21][13]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.033
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.403
- Arrival Time                  0.434
= Slack Time                   -0.031
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |   -0.012 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.082 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.109 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.118 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.137 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.162 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.178 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.228 | 
     | g205988             | A1 ^ -> ZN ^ | AND2_X4  | 0.060 |   0.319 |    0.288 | 
     | FE_RC_3188_0        | A2 ^ -> ZN ^ | AND2_X4  | 0.049 |   0.368 |    0.337 | 
     | FE_OFC351_n_45712   | A ^ -> Z ^   | BUF_X8   | 0.030 |   0.399 |    0.368 | 
     | g194134             | A1 ^ -> ZN v | NAND2_X1 | 0.016 |   0.415 |    0.384 | 
     | g169199             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.434 |    0.403 | 
     | cpuregs_reg[21][13] | D ^          | DFF_X1   | 0.000 |   0.434 |    0.403 | 
     +----------------------------------------------------------------------------+ 
Path 628: VIOLATED Setup Check with Pin cpuregs_reg[29][11]/CK 
Endpoint:   cpuregs_reg[29][11]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.031
- Setup                         0.024
+ Phase Shift                   0.400
= Required Time                 0.407
- Arrival Time                  0.438
= Slack Time                   -0.031
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.035 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.115 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.174 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.198 | 
     | FE_OCPC958_n_27565  | A v -> ZN ^  | INV_X4    | 0.017 |   0.246 |    0.215 | 
     | add_1312_30_g7571   | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.262 |    0.231 | 
     | FE_RC_644_0         | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.277 |    0.246 | 
     | FE_RC_643_0         | A ^ -> ZN v  | OAI21_X1  | 0.019 |   0.296 |    0.265 | 
     | g182712             | A1 v -> ZN ^ | NAND2_X1  | 0.021 |   0.317 |    0.286 | 
     | g171925_dup         | A ^ -> ZN v  | OAI221_X4 | 0.078 |   0.395 |    0.364 | 
     | g194099             | A2 v -> ZN ^ | NAND2_X1  | 0.026 |   0.420 |    0.389 | 
     | g169813             | A ^ -> ZN v  | OAI21_X1  | 0.018 |   0.438 |    0.407 | 
     | cpuregs_reg[29][11] | D v          | DFF_X1    | 0.000 |   0.438 |    0.407 | 
     +-----------------------------------------------------------------------------+ 
Path 629: VIOLATED Setup Check with Pin cpuregs_reg[12][4]/CK 
Endpoint:   cpuregs_reg[12][4]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.020
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.389
- Arrival Time                  0.420
= Slack Time                   -0.031
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |   -0.011 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.082 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.109 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.118 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.138 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.162 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.178 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.228 | 
     | g170963_dup195219   | A1 ^ -> ZN ^ | AND2_X2  | 0.053 |   0.312 |    0.282 | 
     | FE_OCPC2052_n_31169 | A ^ -> Z ^   | BUF_X2   | 0.030 |   0.343 |    0.312 | 
     | FE_RC_765_0         | A1 ^ -> ZN v | NAND2_X4 | 0.022 |   0.365 |    0.334 | 
     | FE_RC_766_0         | A v -> ZN ^  | INV_X16  | 0.021 |   0.386 |    0.355 | 
     | g170481             | A1 ^ -> ZN v | NAND2_X1 | 0.016 |   0.402 |    0.371 | 
     | g168897             | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.420 |    0.389 | 
     | cpuregs_reg[12][4]  | D ^          | DFF_X1   | 0.000 |   0.420 |    0.389 | 
     +----------------------------------------------------------------------------+ 
Path 630: VIOLATED Setup Check with Pin cpuregs_reg[2][14]/CK 
Endpoint:   cpuregs_reg[2][14]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.337
- Arrival Time                  0.368
= Slack Time                   -0.031
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.035 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.115 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.175 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.198 | 
     | add_1312_30_g182881 | A1 v -> ZN ^ | NOR2_X2   | 0.023 |   0.253 |    0.222 | 
     | add_1312_30_g7541   | A ^ -> ZN v  | XNOR2_X1  | 0.016 |   0.268 |    0.237 | 
     | g182767             | A1 v -> ZN ^ | NAND2_X1  | 0.021 |   0.289 |    0.258 | 
     | g171929_dup         | A ^ -> ZN v  | OAI221_X4 | 0.077 |   0.365 |    0.335 | 
     | cpuregs_reg[2][14]  | SI v         | SDFF_X1   | 0.002 |   0.368 |    0.337 | 
     +-----------------------------------------------------------------------------+ 
Path 631: VIOLATED Setup Check with Pin cpuregs_reg[11][20]/CK 
Endpoint:   cpuregs_reg[11][20]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.032
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.404
- Arrival Time                  0.435
= Slack Time                   -0.031
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.035 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.115 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.148 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.184 | 
     | add_1312_30_g175238 | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.257 |    0.226 | 
     | add_1312_30_g7556   | A1 ^ -> ZN ^ | AND2_X1  | 0.042 |   0.299 |    0.268 | 
     | add_1312_30_g7540   | A ^ -> ZN ^  | XNOR2_X2 | 0.038 |   0.337 |    0.306 | 
     | g171927             | B1 ^ -> ZN v | AOI21_X2 | 0.027 |   0.364 |    0.333 | 
     | FE_OCPC1542_n_2193  | A v -> ZN ^  | INV_X8   | 0.036 |   0.400 |    0.369 | 
     | g205591             | A1 ^ -> ZN v | NAND2_X1 | 0.021 |   0.421 |    0.390 | 
     | FE_RC_1060_0        | A1 v -> ZN ^ | NAND2_X1 | 0.014 |   0.435 |    0.404 | 
     | cpuregs_reg[11][20] | D ^          | DFF_X1   | 0.000 |   0.435 |    0.404 | 
     +----------------------------------------------------------------------------+ 
Path 632: VIOLATED Setup Check with Pin cpuregs_reg[16][10]/CK 
Endpoint:   cpuregs_reg[16][10]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.024
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.394
- Arrival Time                  0.425
= Slack Time                   -0.031
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |   -0.011 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.082 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.109 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.118 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.138 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.162 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.178 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.228 | 
     | g205827             | A1 ^ -> ZN ^ | AND2_X2  | 0.061 |   0.320 |    0.289 | 
     | g205832             | A1 ^ -> ZN ^ | AND2_X4  | 0.043 |   0.364 |    0.333 | 
     | FE_OCPC2147_n_42591 | A ^ -> Z ^   | BUF_X16  | 0.025 |   0.389 |    0.358 | 
     | g202019             | A1 ^ -> ZN v | NAND2_X1 | 0.018 |   0.407 |    0.376 | 
     | g168188             | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.425 |    0.394 | 
     | cpuregs_reg[16][10] | D ^          | DFF_X1   | 0.000 |   0.425 |    0.394 | 
     +----------------------------------------------------------------------------+ 
Path 633: VIOLATED Setup Check with Pin cpuregs_reg[6][14]/CK 
Endpoint:   cpuregs_reg[6][14]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.337
- Arrival Time                  0.368
= Slack Time                   -0.031
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.034 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.115 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.175 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.198 | 
     | add_1312_30_g182881 | A1 v -> ZN ^ | NOR2_X2   | 0.023 |   0.253 |    0.222 | 
     | add_1312_30_g7541   | A ^ -> ZN v  | XNOR2_X1  | 0.016 |   0.268 |    0.237 | 
     | g182767             | A1 v -> ZN ^ | NAND2_X1  | 0.021 |   0.289 |    0.258 | 
     | g171929_dup         | A ^ -> ZN v  | OAI221_X4 | 0.077 |   0.365 |    0.335 | 
     | cpuregs_reg[6][14]  | SI v         | SDFF_X1   | 0.002 |   0.368 |    0.337 | 
     +-----------------------------------------------------------------------------+ 
Path 634: VIOLATED Setup Check with Pin cpuregs_reg[28][16]/CK 
Endpoint:   cpuregs_reg[28][16]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.027
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.397
- Arrival Time                  0.427
= Slack Time                   -0.031
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |   -0.011 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.082 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.109 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.118 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.138 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.162 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.178 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.228 | 
     | g170963_dup195219   | A1 ^ -> ZN ^ | AND2_X2  | 0.053 |   0.312 |    0.282 | 
     | g195218             | A1 ^ -> ZN ^ | AND2_X4  | 0.049 |   0.362 |    0.331 | 
     | FE_OFC370_n_31170   | A ^ -> Z ^   | BUF_X8   | 0.030 |   0.392 |    0.361 | 
     | g170568             | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.409 |    0.378 | 
     | g169748             | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.427 |    0.397 | 
     | cpuregs_reg[28][16] | D ^          | DFF_X1   | 0.000 |   0.427 |    0.397 | 
     +----------------------------------------------------------------------------+ 
Path 635: VIOLATED Setup Check with Pin cpuregs_reg[17][9]/CK 
Endpoint:   cpuregs_reg[17][9]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.024
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.394
- Arrival Time                  0.424
= Slack Time                   -0.031
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.034 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.115 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.175 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.198 | 
     | FE_OCPC958_n_27565  | A v -> ZN ^  | INV_X4    | 0.017 |   0.246 |    0.215 | 
     | add_1312_30_g206387 | A1 ^ -> ZN v | NAND2_X2  | 0.015 |   0.260 |    0.230 | 
     | FE_RC_4014_0        | A2 v -> ZN ^ | NAND2_X1  | 0.030 |   0.290 |    0.260 | 
     | FE_RC_4011_0        | A2 ^ -> ZN v | NAND3_X4  | 0.024 |   0.314 |    0.284 | 
     | g182747             | A v -> ZN ^  | OAI221_X4 | 0.070 |   0.385 |    0.354 | 
     | g190308             | A2 ^ -> ZN v | NAND2_X1  | 0.021 |   0.406 |    0.375 | 
     | g168219             | A v -> ZN ^  | OAI21_X1  | 0.019 |   0.424 |    0.394 | 
     | cpuregs_reg[17][9]  | D ^          | DFF_X1    | 0.000 |   0.424 |    0.394 | 
     +-----------------------------------------------------------------------------+ 
Path 636: VIOLATED Setup Check with Pin cpuregs_reg[15][20]/CK 
Endpoint:   cpuregs_reg[15][20]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.032
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.404
- Arrival Time                  0.434
= Slack Time                   -0.031
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.034 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.115 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.148 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.184 | 
     | add_1312_30_g175238 | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.257 |    0.226 | 
     | add_1312_30_g7556   | A1 ^ -> ZN ^ | AND2_X1  | 0.042 |   0.299 |    0.268 | 
     | add_1312_30_g7540   | A ^ -> ZN ^  | XNOR2_X2 | 0.038 |   0.337 |    0.306 | 
     | g171927             | B1 ^ -> ZN v | AOI21_X2 | 0.027 |   0.364 |    0.333 | 
     | FE_OCPC1542_n_2193  | A v -> ZN ^  | INV_X8   | 0.036 |   0.400 |    0.369 | 
     | g188336             | A2 ^ -> ZN v | NAND2_X1 | 0.021 |   0.421 |    0.390 | 
     | FE_RC_1219_0        | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.434 |    0.404 | 
     | cpuregs_reg[15][20] | D ^          | DFF_X1   | 0.000 |   0.434 |    0.404 | 
     +----------------------------------------------------------------------------+ 
Path 637: VIOLATED Setup Check with Pin cpuregs_reg[25][11]/CK 
Endpoint:   cpuregs_reg[25][11]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.032
- Setup                         0.026
+ Phase Shift                   0.400
= Required Time                 0.406
- Arrival Time                  0.437
= Slack Time                   -0.031
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.034 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.115 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.175 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.198 | 
     | FE_OCPC958_n_27565  | A v -> ZN ^  | INV_X4    | 0.017 |   0.246 |    0.215 | 
     | add_1312_30_g7571   | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.262 |    0.231 | 
     | FE_RC_644_0         | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.277 |    0.247 | 
     | FE_RC_643_0         | A ^ -> ZN v  | OAI21_X1  | 0.019 |   0.296 |    0.265 | 
     | g182712             | A1 v -> ZN ^ | NAND2_X1  | 0.021 |   0.317 |    0.286 | 
     | g182711             | A ^ -> ZN v  | OAI221_X4 | 0.078 |   0.395 |    0.364 | 
     | g198424             | A2 v -> ZN ^ | NAND2_X1  | 0.024 |   0.419 |    0.389 | 
     | g168285             | A ^ -> ZN v  | OAI21_X1  | 0.018 |   0.437 |    0.406 | 
     | cpuregs_reg[25][11] | D v          | DFF_X1    | 0.000 |   0.437 |    0.406 | 
     +-----------------------------------------------------------------------------+ 
Path 638: VIOLATED Setup Check with Pin cpuregs_reg[24][11]/CK 
Endpoint:   cpuregs_reg[24][11]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.032
- Setup                         0.026
+ Phase Shift                   0.400
= Required Time                 0.406
- Arrival Time                  0.437
= Slack Time                   -0.031
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.034 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.115 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.175 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.198 | 
     | FE_OCPC958_n_27565  | A v -> ZN ^  | INV_X4    | 0.017 |   0.246 |    0.215 | 
     | add_1312_30_g7571   | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.262 |    0.231 | 
     | FE_RC_644_0         | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.277 |    0.247 | 
     | FE_RC_643_0         | A ^ -> ZN v  | OAI21_X1  | 0.019 |   0.296 |    0.265 | 
     | g182712             | A1 v -> ZN ^ | NAND2_X1  | 0.021 |   0.317 |    0.286 | 
     | g182711             | A ^ -> ZN v  | OAI221_X4 | 0.078 |   0.395 |    0.364 | 
     | g190462             | A2 v -> ZN ^ | NAND2_X1  | 0.025 |   0.420 |    0.389 | 
     | g168253             | A ^ -> ZN v  | OAI21_X1  | 0.018 |   0.437 |    0.406 | 
     | cpuregs_reg[24][11] | D v          | DFF_X1    | 0.000 |   0.437 |    0.406 | 
     +-----------------------------------------------------------------------------+ 
Path 639: VIOLATED Setup Check with Pin cpuregs_reg[10][18]/CK 
Endpoint:   cpuregs_reg[10][18]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.394
- Arrival Time                  0.424
= Slack Time                   -0.031
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.034 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.115 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2  | 0.033 |   0.179 |    0.149 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2   | 0.036 |   0.215 |    0.184 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4   | 0.044 |   0.259 |    0.229 | 
     | add_1312_30_g7558   | A1 ^ -> ZN v | NAND2_X1  | 0.023 |   0.282 |    0.252 | 
     | FE_RC_3166_0        | A2 v -> ZN ^ | NAND2_X1  | 0.023 |   0.306 |    0.275 | 
     | FE_RC_3241_0        | A ^ -> ZN v  | OAI211_X2 | 0.028 |   0.333 |    0.303 | 
     | FE_RC_3240_0        | A1 v -> ZN v | AND3_X4   | 0.039 |   0.372 |    0.342 | 
     | FE_RC_522_0         | A v -> ZN ^  | INV_X16   | 0.020 |   0.393 |    0.362 | 
     | g194417             | A1 ^ -> ZN v | NAND2_X1  | 0.019 |   0.411 |    0.380 | 
     | FE_RC_697_0         | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.424 |    0.394 | 
     | cpuregs_reg[10][18] | D ^          | DFF_X1    | 0.000 |   0.424 |    0.394 | 
     +-----------------------------------------------------------------------------+ 
Path 640: VIOLATED Setup Check with Pin cpuregs_reg[28][7]/CK 
Endpoint:   cpuregs_reg[28][7]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.027
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.396
- Arrival Time                  0.427
= Slack Time                   -0.031
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |   0.019 |   -0.011 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.082 | 
     | g173022            | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.109 | 
     | FE_RC_2515_0       | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.118 | 
     | FE_RC_2513_0       | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.138 | 
     | FE_RC_2512_0       | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.162 | 
     | g30                | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.178 | 
     | g205985            | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.228 | 
     | g170963_dup195219  | A1 ^ -> ZN ^ | AND2_X2  | 0.053 |   0.312 |    0.282 | 
     | g195218            | A1 ^ -> ZN ^ | AND2_X4  | 0.049 |   0.362 |    0.331 | 
     | FE_OFC370_n_31170  | A ^ -> Z ^   | BUF_X8   | 0.030 |   0.392 |    0.361 | 
     | g170597            | A1 ^ -> ZN v | NAND2_X1 | 0.016 |   0.408 |    0.378 | 
     | g169716            | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.427 |    0.396 | 
     | cpuregs_reg[28][7] | D ^          | DFF_X1   | 0.000 |   0.427 |    0.396 | 
     +---------------------------------------------------------------------------+ 
Path 641: VIOLATED Setup Check with Pin cpuregs_reg[2][18]/CK 
Endpoint:   cpuregs_reg[2][18]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.394
- Arrival Time                  0.424
= Slack Time                   -0.031
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.034 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.115 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2  | 0.033 |   0.179 |    0.149 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2   | 0.036 |   0.215 |    0.184 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4   | 0.044 |   0.259 |    0.229 | 
     | add_1312_30_g7558   | A1 ^ -> ZN v | NAND2_X1  | 0.023 |   0.282 |    0.252 | 
     | FE_RC_3166_0        | A2 v -> ZN ^ | NAND2_X1  | 0.023 |   0.306 |    0.275 | 
     | FE_RC_3241_0        | A ^ -> ZN v  | OAI211_X2 | 0.028 |   0.333 |    0.303 | 
     | FE_RC_3240_0        | A1 v -> ZN v | AND3_X4   | 0.039 |   0.372 |    0.342 | 
     | FE_RC_522_0         | A v -> ZN ^  | INV_X16   | 0.020 |   0.393 |    0.362 | 
     | g195969             | A1 ^ -> ZN v | NAND2_X1  | 0.019 |   0.411 |    0.381 | 
     | FE_RC_738_0         | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.424 |    0.394 | 
     | cpuregs_reg[2][18]  | D ^          | DFF_X1    | 0.000 |   0.424 |    0.394 | 
     +-----------------------------------------------------------------------------+ 
Path 642: VIOLATED Setup Check with Pin cpuregs_reg[28][17]/CK 
Endpoint:   cpuregs_reg[28][17]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.027
- Setup                         0.023
+ Phase Shift                   0.400
= Required Time                 0.404
- Arrival Time                  0.434
= Slack Time                   -0.030
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.034 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.115 | 
     | g201449             | A1 ^ -> ZN ^ | AND3_X1  | 0.057 |   0.203 |    0.172 | 
     | g192202_dup         | A2 ^ -> ZN v | NAND2_X2 | 0.017 |   0.220 |    0.189 | 
     | add_1312_30_g192201 | A1 v -> ZN ^ | NOR2_X2  | 0.019 |   0.239 |    0.208 | 
     | add_1312_30_g7587   | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.255 |    0.225 | 
     | g196494             | A v -> Z ^   | XOR2_X1  | 0.052 |   0.308 |    0.277 | 
     | FE_RC_581_0         | A1 ^ -> ZN v | OAI22_X2 | 0.030 |   0.338 |    0.307 | 
     | FE_RC_579_0         | A1 v -> ZN ^ | NOR2_X4  | 0.042 |   0.380 |    0.350 | 
     | FE_RC_580_0         | A ^ -> ZN v  | INV_X8   | 0.019 |   0.399 |    0.369 | 
     | g187075             | A2 v -> ZN ^ | NAND2_X1 | 0.023 |   0.422 |    0.392 | 
     | FE_RC_1246_0        | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.434 |    0.404 | 
     | cpuregs_reg[28][17] | D v          | DFF_X1   | 0.000 |   0.434 |    0.404 | 
     +----------------------------------------------------------------------------+ 
Path 643: VIOLATED Setup Check with Pin cpuregs_reg[3][16]/CK 
Endpoint:   cpuregs_reg[3][16]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.018
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.387
- Arrival Time                  0.418
= Slack Time                   -0.030
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.034 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.115 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.149 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.184 | 
     | add_1312_30_g175238 | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.257 |    0.226 | 
     | add_1312_30_g189927 | A ^ -> Z ^   | XOR2_X1  | 0.048 |   0.304 |    0.274 | 
     | g172807             | A1 ^ -> ZN v | NAND2_X1 | 0.020 |   0.324 |    0.294 | 
     | FE_RC_511_0         | A1 v -> ZN v | AND2_X4  | 0.036 |   0.361 |    0.330 | 
     | FE_RC_512_0         | A v -> ZN ^  | INV_X16  | 0.018 |   0.379 |    0.348 | 
     | g205505             | A1 ^ -> ZN v | NAND2_X1 | 0.020 |   0.399 |    0.368 | 
     | g169178             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.418 |    0.387 | 
     | cpuregs_reg[3][16]  | D ^          | DFF_X1   | 0.000 |   0.418 |    0.387 | 
     +----------------------------------------------------------------------------+ 
Path 644: VIOLATED Setup Check with Pin cpuregs_reg[20][24]/CK 
Endpoint:   cpuregs_reg[20][24]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.033
- Setup                         0.023
+ Phase Shift                   0.400
= Required Time                 0.410
- Arrival Time                  0.441
= Slack Time                   -0.030
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.034 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.115 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.149 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.184 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.259 |    0.229 | 
     | add_1312_30_g7553   | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.278 |    0.247 | 
     | add_1312_30_g7530   | A v -> ZN v  | XNOR2_X1 | 0.037 |   0.315 |    0.285 | 
     | FE_RC_4072_0        | A2 v -> ZN ^ | NAND2_X1 | 0.023 |   0.339 |    0.308 | 
     | FE_RC_4071_0        | A1 ^ -> ZN ^ | AND3_X4  | 0.046 |   0.384 |    0.354 | 
     | FE_RC_487_0         | A ^ -> ZN v  | INV_X8   | 0.021 |   0.405 |    0.375 | 
     | g170554             | A2 v -> ZN ^ | NAND2_X1 | 0.023 |   0.428 |    0.398 | 
     | FE_RC_3109_0        | A2 ^ -> ZN v | NAND2_X1 | 0.013 |   0.441 |    0.410 | 
     | cpuregs_reg[20][24] | D v          | DFF_X1   | 0.000 |   0.441 |    0.410 | 
     +----------------------------------------------------------------------------+ 
Path 645: VIOLATED Setup Check with Pin cpuregs_reg[15][18]/CK 
Endpoint:   cpuregs_reg[15][18]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.394
- Arrival Time                  0.424
= Slack Time                   -0.030
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.034 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.115 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2  | 0.033 |   0.179 |    0.149 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2   | 0.036 |   0.215 |    0.184 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4   | 0.044 |   0.259 |    0.229 | 
     | add_1312_30_g7558   | A1 ^ -> ZN v | NAND2_X1  | 0.023 |   0.282 |    0.252 | 
     | FE_RC_3166_0        | A2 v -> ZN ^ | NAND2_X1  | 0.023 |   0.306 |    0.275 | 
     | FE_RC_3241_0        | A ^ -> ZN v  | OAI211_X2 | 0.028 |   0.333 |    0.303 | 
     | FE_RC_3240_0        | A1 v -> ZN v | AND3_X4   | 0.039 |   0.372 |    0.342 | 
     | FE_RC_522_0         | A v -> ZN ^  | INV_X16   | 0.020 |   0.393 |    0.362 | 
     | g188334             | A1 ^ -> ZN v | NAND2_X1  | 0.019 |   0.411 |    0.381 | 
     | FE_RC_736_0         | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.424 |    0.394 | 
     | cpuregs_reg[15][18] | D ^          | DFF_X1    | 0.000 |   0.424 |    0.394 | 
     +-----------------------------------------------------------------------------+ 
Path 646: VIOLATED Setup Check with Pin cpuregs_reg[22][10]/CK 
Endpoint:   cpuregs_reg[22][10]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.028
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.342
- Arrival Time                  0.372
= Slack Time                   -0.030
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.034 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.115 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.175 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.199 | 
     | add_1312_30_g182880 | A1 v -> ZN ^ | NOR2_X2   | 0.024 |   0.253 |    0.223 | 
     | add_1312_30_g7543   | A ^ -> ZN v  | XNOR2_X1  | 0.019 |   0.272 |    0.242 | 
     | g182658             | A1 v -> ZN ^ | NAND2_X2  | 0.020 |   0.292 |    0.262 | 
     | g171920_dup         | A ^ -> ZN v  | OAI221_X4 | 0.076 |   0.368 |    0.338 | 
     | cpuregs_reg[22][10] | SI v         | SDFF_X1   | 0.004 |   0.372 |    0.342 | 
     +-----------------------------------------------------------------------------+ 
Path 647: VIOLATED Setup Check with Pin mem_addr_reg[6]/CK 
Endpoint:   mem_addr_reg[6]/D  (v) checked with  leading edge of 'clk'
Beginpoint: mem_do_rinst_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.005
- Setup                         0.079
+ Phase Shift                   0.400
= Required Time                 0.315
- Arrival Time                  0.346
= Slack Time                   -0.030
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +----------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                          |              |           |       |  Time   |   Time   | 
     |--------------------------+--------------+-----------+-------+---------+----------| 
     | mem_do_rinst_reg         | CK ^         |           |       |  -0.006 |   -0.037 | 
     | mem_do_rinst_reg         | CK ^ -> Q ^  | DFF_X1    | 0.111 |   0.104 |    0.074 | 
     | FE_OCPC1727_mem_do_rinst | A ^ -> Z ^   | BUF_X1    | 0.035 |   0.139 |    0.109 | 
     | g97117__204089           | A1 ^ -> ZN ^ | OR2_X4    | 0.037 |   0.176 |    0.146 | 
     | g204092                  | A ^ -> ZN v  | INV_X4    | 0.020 |   0.196 |    0.166 | 
     | FE_OCPC1635_n_40784      | A v -> Z v   | BUF_X8    | 0.031 |   0.227 |    0.197 | 
     | FE_RC_1603_0             | C2 v -> ZN ^ | AOI222_X2 | 0.100 |   0.328 |    0.297 | 
     | FE_OCPC1878_n_40805      | A ^ -> ZN v  | INV_X2    | 0.018 |   0.345 |    0.315 | 
     | mem_addr_reg[6]          | D v          | SDFF_X1   | 0.001 |   0.346 |    0.315 | 
     +----------------------------------------------------------------------------------+ 
Path 648: VIOLATED Setup Check with Pin cpuregs_reg[21][10]/CK 
Endpoint:   cpuregs_reg[21][10]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.033
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.402
- Arrival Time                  0.433
= Slack Time                   -0.030
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |   -0.011 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.083 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.109 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.118 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.138 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.163 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.179 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.229 | 
     | g205988             | A1 ^ -> ZN ^ | AND2_X4  | 0.060 |   0.319 |    0.289 | 
     | FE_RC_3188_0        | A2 ^ -> ZN ^ | AND2_X4  | 0.049 |   0.368 |    0.338 | 
     | FE_OFC351_n_45712   | A ^ -> Z ^   | BUF_X8   | 0.030 |   0.399 |    0.368 | 
     | g194152             | A1 ^ -> ZN v | NAND2_X1 | 0.016 |   0.414 |    0.384 | 
     | g169196             | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.433 |    0.402 | 
     | cpuregs_reg[21][10] | D ^          | DFF_X1   | 0.000 |   0.433 |    0.402 | 
     +----------------------------------------------------------------------------+ 
Path 649: VIOLATED Setup Check with Pin cpuregs_reg[27][10]/CK 
Endpoint:   cpuregs_reg[27][10]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.028
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.342
- Arrival Time                  0.372
= Slack Time                   -0.030
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.034 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.116 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.175 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.199 | 
     | add_1312_30_g182880 | A1 v -> ZN ^ | NOR2_X2   | 0.024 |   0.253 |    0.223 | 
     | add_1312_30_g7543   | A ^ -> ZN v  | XNOR2_X1  | 0.019 |   0.272 |    0.242 | 
     | g182658             | A1 v -> ZN ^ | NAND2_X2  | 0.020 |   0.292 |    0.262 | 
     | g171920_dup         | A ^ -> ZN v  | OAI221_X4 | 0.076 |   0.368 |    0.338 | 
     | cpuregs_reg[27][10] | SI v         | SDFF_X1   | 0.004 |   0.372 |    0.342 | 
     +-----------------------------------------------------------------------------+ 
Path 650: VIOLATED Setup Check with Pin mem_addr_reg[4]/CK 
Endpoint:   mem_addr_reg[4]/D  (v) checked with  leading edge of 'clk'
Beginpoint: mem_do_rinst_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.014
- Setup                         0.078
+ Phase Shift                   0.400
= Required Time                 0.308
- Arrival Time                  0.338
= Slack Time                   -0.030
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +----------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                          |              |           |       |  Time   |   Time   | 
     |--------------------------+--------------+-----------+-------+---------+----------| 
     | mem_do_rinst_reg         | CK ^         |           |       |  -0.006 |   -0.036 | 
     | mem_do_rinst_reg         | CK ^ -> Q ^  | DFF_X1    | 0.111 |   0.104 |    0.074 | 
     | FE_OCPC1727_mem_do_rinst | A ^ -> Z ^   | BUF_X1    | 0.035 |   0.139 |    0.109 | 
     | g97117__204089           | A1 ^ -> ZN ^ | OR2_X4    | 0.037 |   0.176 |    0.146 | 
     | g204092                  | A ^ -> ZN v  | INV_X4    | 0.020 |   0.196 |    0.166 | 
     | FE_OCPC1635_n_40784      | A v -> Z v   | BUF_X8    | 0.031 |   0.227 |    0.197 | 
     | g96533__204113           | C1 v -> ZN ^ | AOI222_X2 | 0.089 |   0.316 |    0.286 | 
     | FE_OCPC1867_n_40807      | A ^ -> ZN v  | INV_X2    | 0.021 |   0.337 |    0.307 | 
     | mem_addr_reg[4]          | D v          | SDFF_X2   | 0.001 |   0.338 |    0.308 | 
     +----------------------------------------------------------------------------------+ 
Path 651: VIOLATED Setup Check with Pin cpuregs_reg[10][20]/CK 
Endpoint:   cpuregs_reg[10][20]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.032
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.404
- Arrival Time                  0.434
= Slack Time                   -0.030
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.034 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.116 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.149 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.185 | 
     | add_1312_30_g175238 | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.257 |    0.226 | 
     | add_1312_30_g7556   | A1 ^ -> ZN ^ | AND2_X1  | 0.042 |   0.299 |    0.268 | 
     | add_1312_30_g7540   | A ^ -> ZN ^  | XNOR2_X2 | 0.038 |   0.337 |    0.307 | 
     | g171927             | B1 ^ -> ZN v | AOI21_X2 | 0.027 |   0.364 |    0.333 | 
     | FE_OCPC1542_n_2193  | A v -> ZN ^  | INV_X8   | 0.036 |   0.400 |    0.369 | 
     | g194418             | A1 ^ -> ZN v | NAND2_X1 | 0.020 |   0.420 |    0.390 | 
     | FE_RC_1170_0        | A1 v -> ZN ^ | NAND2_X1 | 0.014 |   0.434 |    0.404 | 
     | cpuregs_reg[10][20] | D ^          | DFF_X1   | 0.000 |   0.434 |    0.404 | 
     +----------------------------------------------------------------------------+ 
Path 652: VIOLATED Setup Check with Pin cpuregs_reg[4][10]/CK 
Endpoint:   cpuregs_reg[4][10]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.392
- Arrival Time                  0.422
= Slack Time                   -0.030
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.034 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.116 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.175 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.199 | 
     | add_1312_30_g182880 | A1 v -> ZN ^ | NOR2_X2   | 0.024 |   0.253 |    0.223 | 
     | add_1312_30_g7543   | A ^ -> ZN ^  | XNOR2_X1  | 0.043 |   0.296 |    0.266 | 
     | g182658             | A1 ^ -> ZN v | NAND2_X2  | 0.020 |   0.316 |    0.286 | 
     | g182657             | A v -> ZN ^  | OAI221_X2 | 0.030 |   0.347 |    0.317 | 
     | FE_OCPC1569_n_18368 | A ^ -> Z ^   | BUF_X8    | 0.039 |   0.385 |    0.355 | 
     | g203147             | A2 ^ -> ZN v | NAND2_X1  | 0.017 |   0.402 |    0.372 | 
     | g194089             | A v -> ZN ^  | OAI21_X1  | 0.020 |   0.422 |    0.392 | 
     | cpuregs_reg[4][10]  | D ^          | DFF_X1    | 0.000 |   0.422 |    0.392 | 
     +-----------------------------------------------------------------------------+ 
Path 653: VIOLATED Setup Check with Pin cpuregs_reg[26][10]/CK 
Endpoint:   cpuregs_reg[26][10]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.028
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.342
- Arrival Time                  0.372
= Slack Time                   -0.030
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.034 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.116 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.175 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.199 | 
     | add_1312_30_g182880 | A1 v -> ZN ^ | NOR2_X2   | 0.024 |   0.253 |    0.223 | 
     | add_1312_30_g7543   | A ^ -> ZN v  | XNOR2_X1  | 0.019 |   0.272 |    0.242 | 
     | g182658             | A1 v -> ZN ^ | NAND2_X2  | 0.020 |   0.292 |    0.262 | 
     | g171920_dup         | A ^ -> ZN v  | OAI221_X4 | 0.076 |   0.368 |    0.338 | 
     | cpuregs_reg[26][10] | SI v         | SDFF_X1   | 0.004 |   0.372 |    0.342 | 
     +-----------------------------------------------------------------------------+ 
Path 654: VIOLATED Setup Check with Pin cpuregs_reg[9][12]/CK 
Endpoint:   cpuregs_reg[9][12]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.028
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.400
- Arrival Time                  0.430
= Slack Time                   -0.030
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.034 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.116 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.175 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.199 | 
     | add_1312_30_g182878 | A1 v -> ZN ^ | NOR2_X1   | 0.030 |   0.259 |    0.229 | 
     | add_1312_30_g7542   | A ^ -> ZN ^  | XNOR2_X1  | 0.045 |   0.304 |    0.274 | 
     | g182694             | A1 ^ -> ZN v | NAND2_X2  | 0.020 |   0.324 |    0.294 | 
     | g203958             | A v -> ZN ^  | OAI221_X2 | 0.033 |   0.357 |    0.327 | 
     | FE_OFC710_n_40656   | A ^ -> Z ^   | BUF_X8    | 0.037 |   0.394 |    0.364 | 
     | g200021             | A2 ^ -> ZN v | NAND2_X1  | 0.021 |   0.415 |    0.385 | 
     | FE_RC_1374_0        | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.430 |    0.400 | 
     | cpuregs_reg[9][12]  | D ^          | DFF_X1    | 0.000 |   0.430 |    0.400 | 
     +-----------------------------------------------------------------------------+ 
Path 655: VIOLATED Setup Check with Pin cpuregs_reg[29][7]/CK 
Endpoint:   cpuregs_reg[29][7]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.027
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.396
- Arrival Time                  0.426
= Slack Time                   -0.030
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |   -0.010 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.083 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.110 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.119 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.139 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.163 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.179 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.229 | 
     | g205988             | A1 ^ -> ZN ^ | AND2_X4  | 0.060 |   0.319 |    0.289 | 
     | g208931             | A1 ^ -> ZN ^ | AND2_X4  | 0.045 |   0.364 |    0.334 | 
     | FE_OCPC2059_n_45716 | A ^ -> Z ^   | BUF_X8   | 0.026 |   0.391 |    0.361 | 
     | g194109             | A2 ^ -> ZN v | NAND2_X1 | 0.017 |   0.408 |    0.378 | 
     | g169808             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.426 |    0.396 | 
     | cpuregs_reg[29][7]  | D ^          | DFF_X1   | 0.000 |   0.426 |    0.396 | 
     +----------------------------------------------------------------------------+ 
Path 656: VIOLATED Setup Check with Pin cpuregs_reg[13][15]/CK 
Endpoint:   cpuregs_reg[13][15]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.033
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.402
- Arrival Time                  0.432
= Slack Time                   -0.030
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.033 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.116 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2  | 0.060 |   0.205 |    0.176 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4 | 0.024 |   0.229 |    0.199 | 
     | add_1312_30_g182882 | A1 v -> ZN ^ | NOR2_X1  | 0.032 |   0.261 |    0.231 | 
     | add_1312_30_g7662   | A ^ -> Z ^   | XOR2_X1  | 0.050 |   0.311 |    0.281 | 
     | g182639             | A1 ^ -> ZN v | NAND2_X1 | 0.041 |   0.352 |    0.322 | 
     | FE_RC_3204_0        | A1 v -> ZN ^ | NAND2_X4 | 0.035 |   0.387 |    0.357 | 
     | g194190             | A2 ^ -> ZN v | NAND2_X1 | 0.025 |   0.412 |    0.382 | 
     | g168940             | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.432 |    0.402 | 
     | cpuregs_reg[13][15] | D ^          | DFF_X1   | 0.000 |   0.432 |    0.402 | 
     +----------------------------------------------------------------------------+ 
Path 657: VIOLATED Setup Check with Pin cpuregs_reg[21][11]/CK 
Endpoint:   cpuregs_reg[21][11]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.033
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.402
- Arrival Time                  0.432
= Slack Time                   -0.030
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |   -0.010 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.083 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.110 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.119 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.139 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.163 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.179 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.229 | 
     | g205988             | A1 ^ -> ZN ^ | AND2_X4  | 0.060 |   0.319 |    0.290 | 
     | FE_RC_3188_0        | A2 ^ -> ZN ^ | AND2_X4  | 0.049 |   0.368 |    0.339 | 
     | FE_OFC351_n_45712   | A ^ -> Z ^   | BUF_X8   | 0.030 |   0.399 |    0.369 | 
     | g194136             | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.413 |    0.384 | 
     | g169197             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.432 |    0.402 | 
     | cpuregs_reg[21][11] | D ^          | DFF_X1   | 0.000 |   0.432 |    0.402 | 
     +----------------------------------------------------------------------------+ 
Path 658: VIOLATED Setup Check with Pin cpuregs_reg[12][11]/CK 
Endpoint:   cpuregs_reg[12][11]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.033
- Setup                         0.024
+ Phase Shift                   0.400
= Required Time                 0.409
- Arrival Time                  0.439
= Slack Time                   -0.030
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.033 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.116 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.176 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.199 | 
     | FE_OCPC958_n_27565  | A v -> ZN ^  | INV_X4    | 0.017 |   0.246 |    0.216 | 
     | add_1312_30_g7571   | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.262 |    0.232 | 
     | FE_RC_644_0         | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.277 |    0.248 | 
     | FE_RC_643_0         | A ^ -> ZN v  | OAI21_X1  | 0.019 |   0.296 |    0.266 | 
     | g182712             | A1 v -> ZN ^ | NAND2_X1  | 0.021 |   0.317 |    0.287 | 
     | g171925_dup         | A ^ -> ZN v  | OAI221_X4 | 0.078 |   0.395 |    0.365 | 
     | g182722             | A2 v -> ZN ^ | NAND2_X1  | 0.026 |   0.421 |    0.391 | 
     | g168904             | A ^ -> ZN v  | OAI21_X1  | 0.018 |   0.439 |    0.409 | 
     | cpuregs_reg[12][11] | D v          | DFF_X1    | 0.000 |   0.439 |    0.409 | 
     +-----------------------------------------------------------------------------+ 
Path 659: VIOLATED Setup Check with Pin cpuregs_reg[15][16]/CK 
Endpoint:   cpuregs_reg[15][16]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.018
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.387
- Arrival Time                  0.417
= Slack Time                   -0.030
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.033 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.116 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.149 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.185 | 
     | add_1312_30_g175238 | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.257 |    0.227 | 
     | add_1312_30_g189927 | A ^ -> Z ^   | XOR2_X1  | 0.048 |   0.304 |    0.275 | 
     | g172807             | A1 ^ -> ZN v | NAND2_X1 | 0.020 |   0.324 |    0.295 | 
     | FE_RC_511_0         | A1 v -> ZN v | AND2_X4  | 0.036 |   0.361 |    0.331 | 
     | FE_RC_512_0         | A v -> ZN ^  | INV_X16  | 0.018 |   0.379 |    0.349 | 
     | g188337             | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.398 |    0.369 | 
     | g206616             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.417 |    0.387 | 
     | cpuregs_reg[15][16] | D ^          | DFF_X1   | 0.000 |   0.417 |    0.387 | 
     +----------------------------------------------------------------------------+ 
Path 660: VIOLATED Setup Check with Pin mem_addr_reg[31]/CK 
Endpoint:   mem_addr_reg[31]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_do_rinst_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.005
- Setup                         0.079
+ Phase Shift                   0.400
= Required Time                 0.316
- Arrival Time                  0.345
= Slack Time                   -0.030
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +----------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                          |              |           |       |  Time   |   Time   | 
     |--------------------------+--------------+-----------+-------+---------+----------| 
     | mem_do_rinst_reg         | CK ^         |           |       |  -0.006 |   -0.036 | 
     | mem_do_rinst_reg         | CK ^ -> Q ^  | DFF_X1    | 0.111 |   0.104 |    0.075 | 
     | FE_OCPC1727_mem_do_rinst | A ^ -> Z ^   | BUF_X1    | 0.035 |   0.139 |    0.110 | 
     | g97117__204089           | A1 ^ -> ZN ^ | OR2_X4    | 0.037 |   0.176 |    0.146 | 
     | g204092                  | A ^ -> ZN v  | INV_X4    | 0.020 |   0.196 |    0.166 | 
     | FE_OCPC1635_n_40784      | A v -> Z v   | BUF_X8    | 0.031 |   0.227 |    0.198 | 
     | g96713__204104           | C1 v -> ZN ^ | AOI222_X2 | 0.099 |   0.326 |    0.297 | 
     | FE_OCPC1168_n_40798      | A ^ -> ZN v  | INV_X2    | 0.019 |   0.345 |    0.315 | 
     | mem_addr_reg[31]         | D v          | SDFF_X2   | 0.001 |   0.345 |    0.316 | 
     +----------------------------------------------------------------------------------+ 
Path 661: VIOLATED Setup Check with Pin cpuregs_reg[16][16]/CK 
Endpoint:   cpuregs_reg[16][16]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.018
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.387
- Arrival Time                  0.417
= Slack Time                   -0.029
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.033 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.116 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.150 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.185 | 
     | add_1312_30_g175238 | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.257 |    0.227 | 
     | add_1312_30_g189927 | A ^ -> Z ^   | XOR2_X1  | 0.048 |   0.304 |    0.275 | 
     | g172807             | A1 ^ -> ZN v | NAND2_X1 | 0.020 |   0.324 |    0.295 | 
     | FE_RC_511_0         | A1 v -> ZN v | AND2_X4  | 0.036 |   0.361 |    0.331 | 
     | FE_RC_512_0         | A v -> ZN ^  | INV_X16  | 0.018 |   0.379 |    0.349 | 
     | g202029             | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.398 |    0.369 | 
     | g168194             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.417 |    0.387 | 
     | cpuregs_reg[16][16] | D ^          | DFF_X1   | 0.000 |   0.417 |    0.387 | 
     +----------------------------------------------------------------------------+ 
Path 662: VIOLATED Setup Check with Pin cpuregs_reg[13][11]/CK 
Endpoint:   cpuregs_reg[13][11]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.032
- Setup                         0.024
+ Phase Shift                   0.400
= Required Time                 0.408
- Arrival Time                  0.438
= Slack Time                   -0.029
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.033 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.116 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.176 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.200 | 
     | FE_OCPC958_n_27565  | A v -> ZN ^  | INV_X4    | 0.017 |   0.246 |    0.216 | 
     | add_1312_30_g7571   | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.262 |    0.232 | 
     | FE_RC_644_0         | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.277 |    0.248 | 
     | FE_RC_643_0         | A ^ -> ZN v  | OAI21_X1  | 0.019 |   0.296 |    0.266 | 
     | g182712             | A1 v -> ZN ^ | NAND2_X1  | 0.021 |   0.317 |    0.288 | 
     | g171925_dup         | A ^ -> ZN v  | OAI221_X4 | 0.078 |   0.395 |    0.365 | 
     | g194182             | A2 v -> ZN ^ | NAND2_X1  | 0.025 |   0.420 |    0.391 | 
     | g168936             | A ^ -> ZN v  | OAI21_X1  | 0.018 |   0.438 |    0.408 | 
     | cpuregs_reg[13][11] | D v          | DFF_X1    | 0.000 |   0.438 |    0.408 | 
     +-----------------------------------------------------------------------------+ 
Path 663: VIOLATED Setup Check with Pin count_instr_reg[38]/CK 
Endpoint:   count_instr_reg[38]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[25]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.017
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.354
- Arrival Time                  0.384
= Slack Time                   -0.029
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[25]     | CK ^         |          |       |   0.014 |   -0.016 | 
     | count_instr_reg[25]     | CK ^ -> Q ^  | DFF_X1   | 0.113 |   0.127 |    0.097 | 
     | inc_add_1559_34_g1293   | A1 ^ -> ZN ^ | AND2_X2  | 0.042 |   0.169 |    0.140 | 
     | FE_RC_1449_0            | A4 ^ -> ZN v | NAND4_X4 | 0.032 |   0.201 |    0.172 | 
     | FE_RC_1450_0            | A v -> ZN ^  | INV_X4   | 0.020 |   0.221 |    0.192 | 
     | inc_add_1559_34_g1344_0 | A1 ^ -> ZN ^ | AND4_X4  | 0.060 |   0.281 |    0.252 | 
     | inc_add_1559_34_g1163   | A1 ^ -> ZN ^ | AND2_X2  | 0.033 |   0.314 |    0.285 | 
     | inc_add_1559_34_g1124   | A ^ -> ZN ^  | XNOR2_X1 | 0.037 |   0.351 |    0.322 | 
     | g172146                 | A1 ^ -> ZN v | AOI22_X1 | 0.017 |   0.368 |    0.339 | 
     | g171976                 | A v -> ZN ^  | INV_X1   | 0.015 |   0.384 |    0.354 | 
     | count_instr_reg[38]     | D ^          | DFF_X1   | 0.000 |   0.384 |    0.354 | 
     +--------------------------------------------------------------------------------+ 
Path 664: VIOLATED Setup Check with Pin cpuregs_reg[24][9]/CK 
Endpoint:   cpuregs_reg[24][9]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.029
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.399
- Arrival Time                  0.428
= Slack Time                   -0.029
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |   0.019 |   -0.010 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.084 | 
     | g173022            | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.110 | 
     | FE_RC_2515_0       | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.119 | 
     | FE_RC_2513_0       | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.139 | 
     | FE_RC_2512_0       | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.164 | 
     | g30                | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.180 | 
     | g205985            | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.230 | 
     | g205827            | A1 ^ -> ZN ^ | AND2_X2  | 0.061 |   0.320 |    0.291 | 
     | g188815_dup205830  | A1 ^ -> ZN ^ | AND2_X4  | 0.063 |   0.384 |    0.354 | 
     | g190464            | A1 ^ -> ZN v | NAND2_X1 | 0.024 |   0.407 |    0.378 | 
     | g168251            | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.428 |    0.399 | 
     | cpuregs_reg[24][9] | D ^          | DFF_X1   | 0.000 |   0.428 |    0.399 | 
     +---------------------------------------------------------------------------+ 
Path 665: VIOLATED Setup Check with Pin cpuregs_reg[11][16]/CK 
Endpoint:   cpuregs_reg[11][16]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.018
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.388
- Arrival Time                  0.417
= Slack Time                   -0.029
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.033 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.117 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.150 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.186 | 
     | add_1312_30_g175238 | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.257 |    0.227 | 
     | add_1312_30_g189927 | A ^ -> Z ^   | XOR2_X1  | 0.048 |   0.304 |    0.275 | 
     | g172807             | A1 ^ -> ZN v | NAND2_X1 | 0.020 |   0.324 |    0.295 | 
     | FE_RC_511_0         | A1 v -> ZN v | AND2_X4  | 0.036 |   0.361 |    0.331 | 
     | FE_RC_512_0         | A v -> ZN ^  | INV_X16  | 0.018 |   0.379 |    0.350 | 
     | g194909             | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.398 |    0.369 | 
     | g168880             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.417 |    0.388 | 
     | cpuregs_reg[11][16] | D ^          | DFF_X1   | 0.000 |   0.417 |    0.388 | 
     +----------------------------------------------------------------------------+ 
Path 666: VIOLATED Setup Check with Pin alu_out_q_reg[3]/CK 
Endpoint:   alu_out_q_reg[3]/D (^) checked with  leading edge of 'clk'
Beginpoint: instr_sub_reg/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.004
- Setup                         0.032
+ Phase Shift                   0.400
= Required Time                 0.363
- Arrival Time                  0.393
= Slack Time                   -0.029
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                   |              |          |       |  Time   |   Time   | 
     |-----------------------------------+--------------+----------+-------+---------+----------| 
     | instr_sub_reg                     | CK ^         |          |       |  -0.009 |   -0.038 | 
     | instr_sub_reg                     | CK ^ -> Q ^  | DFF_X1   | 0.107 |   0.099 |    0.069 | 
     | FE_OFC398_instr_sub               | A ^ -> ZN v  | INV_X2   | 0.015 |   0.113 |    0.084 | 
     | FE_OCPC844_FE_OFN74_instr_sub     | A v -> ZN ^  | INV_X2   | 0.018 |   0.131 |    0.102 | 
     | FE_OCPC2042_FE_OFN45628_instr_sub | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.155 |    0.126 | 
     | FE_RC_2898_0                      | A2 ^ -> ZN v | NAND2_X1 | 0.017 |   0.172 |    0.143 | 
     | FE_RC_2897_0                      | A v -> ZN ^  | OAI21_X2 | 0.021 |   0.192 |    0.163 | 
     | g96964__2250                      | A1 ^ -> ZN v | NAND2_X1 | 0.024 |   0.217 |    0.188 | 
     | FE_OCPC2221_n_6791                | A v -> Z v   | BUF_X1   | 0.037 |   0.254 |    0.224 | 
     | g185239                           | B2 v -> ZN ^ | AOI21_X1 | 0.045 |   0.299 |    0.270 | 
     | g171868                           | B1 ^ -> ZN v | OAI21_X1 | 0.021 |   0.320 |    0.291 | 
     | g171321                           | A v -> ZN v  | XNOR2_X1 | 0.042 |   0.363 |    0.333 | 
     | g170918                           | B1 v -> ZN ^ | OAI21_X2 | 0.030 |   0.392 |    0.363 | 
     | alu_out_q_reg[3]                  | D ^          | DFF_X1   | 0.000 |   0.393 |    0.363 | 
     +------------------------------------------------------------------------------------------+ 
Path 667: VIOLATED Setup Check with Pin cpuregs_reg[8][12]/CK 
Endpoint:   cpuregs_reg[8][12]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.029
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.400
- Arrival Time                  0.429
= Slack Time                   -0.029
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.033 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.117 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.176 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.200 | 
     | add_1312_30_g182878 | A1 v -> ZN ^ | NOR2_X1   | 0.030 |   0.259 |    0.230 | 
     | add_1312_30_g7542   | A ^ -> ZN ^  | XNOR2_X1  | 0.045 |   0.304 |    0.275 | 
     | g182694             | A1 ^ -> ZN v | NAND2_X2  | 0.020 |   0.324 |    0.295 | 
     | g203958             | A v -> ZN ^  | OAI221_X2 | 0.033 |   0.357 |    0.328 | 
     | FE_OFC710_n_40656   | A ^ -> Z ^   | BUF_X8    | 0.037 |   0.394 |    0.365 | 
     | g186875             | A2 ^ -> ZN v | NAND2_X1  | 0.021 |   0.415 |    0.386 | 
     | FE_RC_1376_0        | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.429 |    0.400 | 
     | cpuregs_reg[8][12]  | D ^          | DFF_X1    | 0.000 |   0.429 |    0.400 | 
     +-----------------------------------------------------------------------------+ 
Path 668: VIOLATED Setup Check with Pin cpuregs_reg[29][27]/CK 
Endpoint:   cpuregs_reg[29][27]/D (v) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.033
- Setup                         0.023
+ Phase Shift                   0.400
= Required Time                 0.410
- Arrival Time                  0.439
= Slack Time                   -0.029
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |   -0.010 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.084 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.111 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.119 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.139 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.164 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.180 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.230 | 
     | g205988             | A1 ^ -> ZN ^ | AND2_X4  | 0.060 |   0.319 |    0.290 | 
     | g205989             | A1 ^ -> ZN ^ | AND2_X4  | 0.054 |   0.373 |    0.344 | 
     | FE_OCPC1047_n_42745 | A ^ -> Z ^   | BUF_X8   | 0.029 |   0.402 |    0.373 | 
     | FE_RC_855_0         | A1 ^ -> ZN ^ | OR2_X1   | 0.025 |   0.427 |    0.398 | 
     | FE_RC_854_0         | A2 ^ -> ZN v | NAND2_X1 | 0.012 |   0.439 |    0.410 | 
     | cpuregs_reg[29][27] | D v          | DFF_X1   | 0.000 |   0.439 |    0.410 | 
     +----------------------------------------------------------------------------+ 
Path 669: VIOLATED Setup Check with Pin cpuregs_reg[5][10]/CK 
Endpoint:   cpuregs_reg[5][10]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.024
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.393
- Arrival Time                  0.422
= Slack Time                   -0.029
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.033 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.117 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.176 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.200 | 
     | add_1312_30_g182880 | A1 v -> ZN ^ | NOR2_X2   | 0.024 |   0.253 |    0.224 | 
     | add_1312_30_g7543   | A ^ -> ZN ^  | XNOR2_X1  | 0.043 |   0.296 |    0.267 | 
     | g182658             | A1 ^ -> ZN v | NAND2_X2  | 0.020 |   0.316 |    0.287 | 
     | g182657             | A v -> ZN ^  | OAI221_X2 | 0.030 |   0.347 |    0.318 | 
     | FE_OCPC1569_n_18368 | A ^ -> Z ^   | BUF_X8    | 0.039 |   0.385 |    0.356 | 
     | g182669             | A2 ^ -> ZN v | NAND2_X1  | 0.017 |   0.402 |    0.373 | 
     | g169397             | A v -> ZN ^  | OAI21_X1  | 0.020 |   0.422 |    0.393 | 
     | cpuregs_reg[5][10]  | D ^          | DFF_X1    | 0.000 |   0.422 |    0.393 | 
     +-----------------------------------------------------------------------------+ 
Path 670: VIOLATED Setup Check with Pin cpuregs_reg[12][10]/CK 
Endpoint:   cpuregs_reg[12][10]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.029
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.398
- Arrival Time                  0.427
= Slack Time                   -0.029
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |   -0.010 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.084 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.111 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.120 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.139 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.164 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.180 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.230 | 
     | g170963_dup195219   | A1 ^ -> ZN ^ | AND2_X2  | 0.053 |   0.312 |    0.283 | 
     | FE_OCPC2052_n_31169 | A ^ -> Z ^   | BUF_X2   | 0.030 |   0.343 |    0.314 | 
     | FE_RC_765_0         | A1 ^ -> ZN v | NAND2_X4 | 0.022 |   0.365 |    0.336 | 
     | FE_RC_766_0         | A v -> ZN ^  | INV_X16  | 0.021 |   0.386 |    0.357 | 
     | g182663             | A1 ^ -> ZN v | NAND2_X1 | 0.022 |   0.408 |    0.379 | 
     | g168903             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.427 |    0.398 | 
     | cpuregs_reg[12][10] | D ^          | DFF_X1   | 0.000 |   0.427 |    0.398 | 
     +----------------------------------------------------------------------------+ 
Path 671: VIOLATED Setup Check with Pin cpuregs_reg[24][10]/CK 
Endpoint:   cpuregs_reg[24][10]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.028
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.398
- Arrival Time                  0.427
= Slack Time                   -0.029
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |   -0.009 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.084 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.111 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.120 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.140 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.164 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.180 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.230 | 
     | g205827             | A1 ^ -> ZN ^ | AND2_X2  | 0.061 |   0.320 |    0.291 | 
     | g188815_dup205830   | A1 ^ -> ZN ^ | AND2_X4  | 0.063 |   0.384 |    0.355 | 
     | g190461             | A1 ^ -> ZN v | NAND2_X1 | 0.023 |   0.406 |    0.378 | 
     | g168252             | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.427 |    0.398 | 
     | cpuregs_reg[24][10] | D ^          | DFF_X1   | 0.000 |   0.427 |    0.398 | 
     +----------------------------------------------------------------------------+ 
Path 672: VIOLATED Setup Check with Pin cpuregs_reg[10][16]/CK 
Endpoint:   cpuregs_reg[10][16]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.018
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.388
- Arrival Time                  0.416
= Slack Time                   -0.029
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.033 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.117 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.150 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.186 | 
     | add_1312_30_g175238 | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.257 |    0.228 | 
     | add_1312_30_g189927 | A ^ -> Z ^   | XOR2_X1  | 0.048 |   0.304 |    0.276 | 
     | g172807             | A1 ^ -> ZN v | NAND2_X1 | 0.020 |   0.324 |    0.296 | 
     | FE_RC_511_0         | A1 v -> ZN v | AND2_X4  | 0.036 |   0.361 |    0.332 | 
     | FE_RC_512_0         | A v -> ZN ^  | INV_X16  | 0.018 |   0.379 |    0.350 | 
     | g205517             | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.398 |    0.369 | 
     | g169897             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.416 |    0.388 | 
     | cpuregs_reg[10][16] | D ^          | DFF_X1   | 0.000 |   0.416 |    0.388 | 
     +----------------------------------------------------------------------------+ 
Path 673: VIOLATED Setup Check with Pin cpu_state_reg[3]/CK 
Endpoint:   cpu_state_reg[3]/D   (^) checked with  leading edge of 'clk'
Beginpoint: instr_rdcycle_reg/QN (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.009
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.362
- Arrival Time                  0.391
= Slack Time                   -0.029
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | instr_rdcycle_reg   | CK ^         |          |       |  -0.009 |   -0.038 | 
     | instr_rdcycle_reg   | CK ^ -> QN ^ | DFF_X2   | 0.099 |   0.090 |    0.061 | 
     | FE_RC_2990_0        | A1 ^ -> ZN v | NAND3_X1 | 0.021 |   0.111 |    0.082 | 
     | FE_RC_3496_0        | A v -> ZN ^  | INV_X1   | 0.015 |   0.126 |    0.097 | 
     | FE_RC_3640_0        | A2 ^ -> ZN v | NAND3_X1 | 0.024 |   0.150 |    0.122 | 
     | FE_RC_3641_0        | A v -> ZN ^  | INV_X2   | 0.022 |   0.173 |    0.144 | 
     | FE_OCPC2196_n_32707 | A ^ -> Z ^   | BUF_X2   | 0.021 |   0.194 |    0.166 | 
     | g865                | A ^ -> ZN v  | INV_X1   | 0.014 |   0.208 |    0.179 | 
     | FE_RC_2042_0        | A2 v -> ZN ^ | NOR2_X4  | 0.046 |   0.254 |    0.225 | 
     | FE_OCPC842_n_33894  | A ^ -> Z ^   | BUF_X4   | 0.034 |   0.288 |    0.259 | 
     | FE_OCPC2030_n_33894 | A ^ -> Z ^   | BUF_X2   | 0.035 |   0.323 |    0.294 | 
     | g188359             | B1 ^ -> ZN v | AOI21_X4 | 0.016 |   0.339 |    0.310 | 
     | FE_RC_3264_0        | A1 v -> ZN ^ | NOR2_X1  | 0.024 |   0.362 |    0.333 | 
     | FE_RC_3263_0        | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.377 |    0.348 | 
     | FE_RC_3262_0        | A1 v -> ZN ^ | NAND2_X1 | 0.014 |   0.391 |    0.362 | 
     | cpu_state_reg[3]    | D ^          | DFF_X2   | 0.000 |   0.391 |    0.362 | 
     +----------------------------------------------------------------------------+ 
Path 674: VIOLATED Setup Check with Pin cpuregs_reg[14][14]/CK 
Endpoint:   cpuregs_reg[14][14]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.030
- Setup                         0.087
+ Phase Shift                   0.400
= Required Time                 0.343
- Arrival Time                  0.371
= Slack Time                   -0.029
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.032 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.117 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.177 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.200 | 
     | add_1312_30_g182881 | A1 v -> ZN ^ | NOR2_X2   | 0.023 |   0.253 |    0.224 | 
     | add_1312_30_g7541   | A ^ -> ZN v  | XNOR2_X1  | 0.016 |   0.268 |    0.239 | 
     | g182767             | A1 v -> ZN ^ | NAND2_X1  | 0.021 |   0.289 |    0.260 | 
     | g182766             | A ^ -> ZN v  | OAI221_X4 | 0.079 |   0.367 |    0.339 | 
     | cpuregs_reg[14][14] | SI v         | SDFF_X1   | 0.004 |   0.371 |    0.343 | 
     +-----------------------------------------------------------------------------+ 
Path 675: VIOLATED Setup Check with Pin cpuregs_reg[24][13]/CK 
Endpoint:   cpuregs_reg[24][13]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.029
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.399
- Arrival Time                  0.428
= Slack Time                   -0.029
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |   -0.009 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.084 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.111 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.120 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.140 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.164 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.180 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.230 | 
     | g205827             | A1 ^ -> ZN ^ | AND2_X2  | 0.061 |   0.320 |    0.292 | 
     | g188815_dup205830   | A1 ^ -> ZN ^ | AND2_X4  | 0.063 |   0.384 |    0.355 | 
     | g190463             | A1 ^ -> ZN v | NAND2_X1 | 0.023 |   0.407 |    0.378 | 
     | g168255             | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.428 |    0.399 | 
     | cpuregs_reg[24][13] | D ^          | DFF_X1   | 0.000 |   0.428 |    0.399 | 
     +----------------------------------------------------------------------------+ 
Path 676: VIOLATED Setup Check with Pin cpuregs_reg[12][0]/CK 
Endpoint:   cpuregs_reg[12][0]/D (v) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.020
- Setup                         0.023
+ Phase Shift                   0.400
= Required Time                 0.397
- Arrival Time                  0.425
= Slack Time                   -0.029
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |   -0.009 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.084 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.111 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.120 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.140 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.164 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.180 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.230 | 
     | g194056             | A1 ^ -> ZN ^ | AND2_X2  | 0.053 |   0.312 |    0.283 | 
     | g188601             | A1 ^ -> ZN ^ | AND2_X4  | 0.050 |   0.362 |    0.334 | 
     | FE_OCPC1643_n_24527 | A ^ -> Z ^   | BUF_X4   | 0.032 |   0.395 |    0.366 | 
     | FE_RC_4149_0        | A1 ^ -> ZN v | NOR2_X4  | 0.008 |   0.403 |    0.374 | 
     | FE_RC_4148_0        | A v -> ZN ^  | INV_X1   | 0.012 |   0.415 |    0.386 | 
     | FE_RC_4147_0        | A1 ^ -> ZN v | NAND2_X1 | 0.011 |   0.425 |    0.397 | 
     | cpuregs_reg[12][0]  | D v          | DFF_X1   | 0.000 |   0.425 |    0.397 | 
     +----------------------------------------------------------------------------+ 
Path 677: VIOLATED Setup Check with Pin cpuregs_reg[2][27]/CK 
Endpoint:   cpuregs_reg[2][27]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[21]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.029
- Setup                         0.023
+ Phase Shift                   0.400
= Required Time                 0.405
- Arrival Time                  0.434
= Slack Time                   -0.028
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[21]        | CK ^         |          |       |  -0.002 |   -0.031 | 
     | reg_pc_reg[21]        | CK ^ -> Q ^  | DFF_X1   | 0.136 |   0.134 |    0.106 | 
     | FE_RC_483_0           | A2 ^ -> ZN v | NAND2_X1 | 0.022 |   0.156 |    0.128 | 
     | FE_RC_482_0           | A1 v -> ZN ^ | NOR2_X1  | 0.025 |   0.181 |    0.153 | 
     | add_1312_30_g186112   | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.224 |    0.196 | 
     | add_1312_30_g7584     | A1 ^ -> ZN ^ | AND3_X1  | 0.044 |   0.268 |    0.240 | 
     | add_1312_30_g7565_dup | A2 ^ -> ZN v | NAND2_X1 | 0.018 |   0.286 |    0.258 | 
     | FE_RC_461_0           | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.301 |    0.273 | 
     | FE_RC_460_0           | A ^ -> ZN v  | OAI21_X1 | 0.018 |   0.319 |    0.291 | 
     | FE_RC_2997_0          | A2 v -> ZN ^ | NAND2_X1 | 0.023 |   0.342 |    0.314 | 
     | FE_RC_2996_0          | A1 ^ -> ZN ^ | AND3_X4  | 0.045 |   0.387 |    0.359 | 
     | FE_RC_452_0           | A ^ -> ZN v  | INV_X8   | 0.011 |   0.399 |    0.370 | 
     | g205197               | A1 v -> ZN ^ | NAND2_X1 | 0.023 |   0.422 |    0.393 | 
     | FE_RC_1223_0          | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.434 |    0.405 | 
     | cpuregs_reg[2][27]    | D v          | DFF_X1   | 0.000 |   0.434 |    0.405 | 
     +------------------------------------------------------------------------------+ 
Path 678: VIOLATED Setup Check with Pin cpuregs_reg[24][14]/CK 
Endpoint:   cpuregs_reg[24][14]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.032
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.402
- Arrival Time                  0.430
= Slack Time                   -0.028
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.032 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.117 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.177 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.201 | 
     | add_1312_30_g182881 | A1 v -> ZN ^ | NOR2_X2   | 0.023 |   0.253 |    0.224 | 
     | add_1312_30_g7541   | A ^ -> ZN ^  | XNOR2_X1  | 0.039 |   0.292 |    0.264 | 
     | g182767             | A1 ^ -> ZN v | NAND2_X1  | 0.021 |   0.313 |    0.284 | 
     | g182766             | A v -> ZN ^  | OAI221_X4 | 0.072 |   0.385 |    0.357 | 
     | g190465             | A2 ^ -> ZN v | NAND2_X1  | 0.023 |   0.408 |    0.380 | 
     | g168256             | A v -> ZN ^  | OAI21_X1  | 0.022 |   0.430 |    0.402 | 
     | cpuregs_reg[24][14] | D ^          | DFF_X1    | 0.000 |   0.430 |    0.402 | 
     +-----------------------------------------------------------------------------+ 
Path 679: VIOLATED Setup Check with Pin cpuregs_reg[30][14]/CK 
Endpoint:   cpuregs_reg[30][14]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.026
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.340
- Arrival Time                  0.368
= Slack Time                   -0.028
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.032 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.118 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.177 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.201 | 
     | add_1312_30_g182881 | A1 v -> ZN ^ | NOR2_X2   | 0.023 |   0.253 |    0.224 | 
     | add_1312_30_g7541   | A ^ -> ZN v  | XNOR2_X1  | 0.016 |   0.268 |    0.240 | 
     | g182767             | A1 v -> ZN ^ | NAND2_X1  | 0.021 |   0.289 |    0.260 | 
     | g171929_dup         | A ^ -> ZN v  | OAI221_X4 | 0.077 |   0.365 |    0.337 | 
     | cpuregs_reg[30][14] | SI v         | SDFF_X1   | 0.003 |   0.368 |    0.340 | 
     +-----------------------------------------------------------------------------+ 
Path 680: VIOLATED Setup Check with Pin cpuregs_reg[7][14]/CK 
Endpoint:   cpuregs_reg[7][14]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.026
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.340
- Arrival Time                  0.368
= Slack Time                   -0.028
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.032 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.118 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.177 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.201 | 
     | add_1312_30_g182881 | A1 v -> ZN ^ | NOR2_X2   | 0.023 |   0.253 |    0.224 | 
     | add_1312_30_g7541   | A ^ -> ZN v  | XNOR2_X1  | 0.016 |   0.268 |    0.240 | 
     | g182767             | A1 v -> ZN ^ | NAND2_X1  | 0.021 |   0.289 |    0.260 | 
     | g171929_dup         | A ^ -> ZN v  | OAI221_X4 | 0.077 |   0.365 |    0.337 | 
     | cpuregs_reg[7][14]  | SI v         | SDFF_X1   | 0.003 |   0.368 |    0.340 | 
     +-----------------------------------------------------------------------------+ 
Path 681: VIOLATED Setup Check with Pin cpuregs_reg[31][14]/CK 
Endpoint:   cpuregs_reg[31][14]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.026
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.340
- Arrival Time                  0.368
= Slack Time                   -0.028
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.032 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.118 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.177 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.201 | 
     | add_1312_30_g182881 | A1 v -> ZN ^ | NOR2_X2   | 0.023 |   0.253 |    0.224 | 
     | add_1312_30_g7541   | A ^ -> ZN v  | XNOR2_X1  | 0.016 |   0.268 |    0.240 | 
     | g182767             | A1 v -> ZN ^ | NAND2_X1  | 0.021 |   0.289 |    0.260 | 
     | g171929_dup         | A ^ -> ZN v  | OAI221_X4 | 0.077 |   0.365 |    0.337 | 
     | cpuregs_reg[31][14] | SI v         | SDFF_X1   | 0.003 |   0.368 |    0.340 | 
     +-----------------------------------------------------------------------------+ 
Path 682: VIOLATED Setup Check with Pin cpuregs_reg[27][10]/CK 
Endpoint:   cpuregs_reg[27][10]/SE (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.028
- Setup                         0.087
+ Phase Shift                   0.400
= Required Time                 0.341
- Arrival Time                  0.369
= Slack Time                   -0.028
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |   -0.009 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.085 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.112 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.120 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.140 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.165 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.181 | 
     | g208697             | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.245 | 
     | FE_OFC379_n_45492   | A ^ -> Z ^   | BUF_X8   | 0.035 |   0.307 |    0.279 | 
     | g208179             | A1 ^ -> ZN ^ | AND2_X4  | 0.060 |   0.367 |    0.339 | 
     | cpuregs_reg[27][10] | SE ^         | SDFF_X1  | 0.002 |   0.369 |    0.341 | 
     +----------------------------------------------------------------------------+ 
Path 683: VIOLATED Setup Check with Pin cpuregs_reg[17][13]/CK 
Endpoint:   cpuregs_reg[17][13]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.024
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.394
- Arrival Time                  0.422
= Slack Time                   -0.028
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.032 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.118 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.177 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.201 | 
     | g191631             | A1 v -> ZN ^ | NOR2_X2   | 0.027 |   0.256 |    0.228 | 
     | FE_RC_4010_0        | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.271 |    0.243 | 
     | FE_RC_4019_0        | A2 v -> ZN ^ | NAND2_X1  | 0.020 |   0.291 |    0.263 | 
     | FE_RC_4018_0        | A1 ^ -> ZN v | NAND3_X2  | 0.020 |   0.311 |    0.283 | 
     | g182729             | A v -> ZN ^  | OAI221_X4 | 0.070 |   0.381 |    0.353 | 
     | g190307             | A2 ^ -> ZN v | NAND2_X1  | 0.022 |   0.403 |    0.375 | 
     | g168223             | A v -> ZN ^  | OAI21_X1  | 0.019 |   0.422 |    0.394 | 
     | cpuregs_reg[17][13] | D ^          | DFF_X1    | 0.000 |   0.422 |    0.394 | 
     +-----------------------------------------------------------------------------+ 
Path 684: VIOLATED Setup Check with Pin cpuregs_reg[2][16]/CK 
Endpoint:   cpuregs_reg[2][16]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.018
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.388
- Arrival Time                  0.416
= Slack Time                   -0.028
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.032 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.118 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.151 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.187 | 
     | add_1312_30_g175238 | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.257 |    0.229 | 
     | add_1312_30_g189927 | A ^ -> Z ^   | XOR2_X1  | 0.048 |   0.304 |    0.276 | 
     | g172807             | A1 ^ -> ZN v | NAND2_X1 | 0.020 |   0.324 |    0.296 | 
     | FE_RC_511_0         | A1 v -> ZN v | AND2_X4  | 0.036 |   0.361 |    0.333 | 
     | FE_RC_512_0         | A v -> ZN ^  | INV_X16  | 0.018 |   0.379 |    0.351 | 
     | g202445             | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.398 |    0.370 | 
     | g198963             | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.416 |    0.388 | 
     | cpuregs_reg[2][16]  | D ^          | DFF_X1   | 0.000 |   0.416 |    0.388 | 
     +----------------------------------------------------------------------------+ 
Path 685: VIOLATED Setup Check with Pin cpuregs_reg[18][14]/CK 
Endpoint:   cpuregs_reg[18][14]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.026
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.340
- Arrival Time                  0.368
= Slack Time                   -0.028
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.032 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.118 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.177 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.201 | 
     | add_1312_30_g182881 | A1 v -> ZN ^ | NOR2_X2   | 0.023 |   0.253 |    0.225 | 
     | add_1312_30_g7541   | A ^ -> ZN v  | XNOR2_X1  | 0.016 |   0.268 |    0.240 | 
     | g182767             | A1 v -> ZN ^ | NAND2_X1  | 0.021 |   0.289 |    0.261 | 
     | g171929_dup         | A ^ -> ZN v  | OAI221_X4 | 0.077 |   0.365 |    0.337 | 
     | cpuregs_reg[18][14] | SI v         | SDFF_X1   | 0.003 |   0.368 |    0.340 | 
     +-----------------------------------------------------------------------------+ 
Path 686: VIOLATED Setup Check with Pin cpuregs_reg[19][14]/CK 
Endpoint:   cpuregs_reg[19][14]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.026
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.340
- Arrival Time                  0.368
= Slack Time                   -0.028
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.032 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.118 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.177 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.201 | 
     | add_1312_30_g182881 | A1 v -> ZN ^ | NOR2_X2   | 0.023 |   0.253 |    0.225 | 
     | add_1312_30_g7541   | A ^ -> ZN v  | XNOR2_X1  | 0.016 |   0.268 |    0.240 | 
     | g182767             | A1 v -> ZN ^ | NAND2_X1  | 0.021 |   0.289 |    0.261 | 
     | g171929_dup         | A ^ -> ZN v  | OAI221_X4 | 0.077 |   0.365 |    0.337 | 
     | cpuregs_reg[19][14] | SI v         | SDFF_X1   | 0.003 |   0.368 |    0.340 | 
     +-----------------------------------------------------------------------------+ 
Path 687: VIOLATED Setup Check with Pin cpuregs_reg[31][24]/CK 
Endpoint:   cpuregs_reg[31][24]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.033
- Setup                         0.023
+ Phase Shift                   0.400
= Required Time                 0.409
- Arrival Time                  0.437
= Slack Time                   -0.028
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.032 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.118 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.151 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.187 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.259 |    0.231 | 
     | add_1312_30_g7553   | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.278 |    0.250 | 
     | add_1312_30_g7530   | A v -> ZN v  | XNOR2_X1 | 0.037 |   0.315 |    0.287 | 
     | FE_RC_4072_0        | A2 v -> ZN ^ | NAND2_X1 | 0.023 |   0.339 |    0.311 | 
     | FE_RC_4071_0        | A1 ^ -> ZN ^ | AND3_X4  | 0.046 |   0.384 |    0.356 | 
     | FE_RC_487_0         | A ^ -> ZN v  | INV_X8   | 0.021 |   0.405 |    0.377 | 
     | g206183             | A1 v -> ZN ^ | NAND2_X1 | 0.021 |   0.426 |    0.398 | 
     | FE_RC_1046_0        | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.437 |    0.409 | 
     | cpuregs_reg[31][24] | D v          | DFF_X1   | 0.000 |   0.437 |    0.409 | 
     +----------------------------------------------------------------------------+ 
Path 688: VIOLATED Setup Check with Pin cpuregs_reg[18][15]/CK 
Endpoint:   cpuregs_reg[18][15]/SI (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.031
- Setup                         0.065
+ Phase Shift                   0.400
= Required Time                 0.365
- Arrival Time                  0.393
= Slack Time                   -0.028
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.032 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.118 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2  | 0.060 |   0.205 |    0.178 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4 | 0.024 |   0.229 |    0.201 | 
     | add_1312_30_g182882 | A1 v -> ZN ^ | NOR2_X1  | 0.032 |   0.261 |    0.233 | 
     | add_1312_30_g7662   | A ^ -> Z ^   | XOR2_X1  | 0.050 |   0.311 |    0.283 | 
     | g182639             | A1 ^ -> ZN v | NAND2_X1 | 0.041 |   0.352 |    0.324 | 
     | FE_RC_3204_0        | A1 v -> ZN ^ | NAND2_X4 | 0.035 |   0.387 |    0.359 | 
     | cpuregs_reg[18][15] | SI ^         | SDFF_X1  | 0.007 |   0.393 |    0.365 | 
     +----------------------------------------------------------------------------+ 
Path 689: VIOLATED Setup Check with Pin cpuregs_reg[19][15]/CK 
Endpoint:   cpuregs_reg[19][15]/SI (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.031
- Setup                         0.065
+ Phase Shift                   0.400
= Required Time                 0.365
- Arrival Time                  0.393
= Slack Time                   -0.028
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.031 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.118 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2  | 0.060 |   0.205 |    0.178 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4 | 0.024 |   0.229 |    0.201 | 
     | add_1312_30_g182882 | A1 v -> ZN ^ | NOR2_X1  | 0.032 |   0.261 |    0.233 | 
     | add_1312_30_g7662   | A ^ -> Z ^   | XOR2_X1  | 0.050 |   0.311 |    0.283 | 
     | g182639             | A1 ^ -> ZN v | NAND2_X1 | 0.041 |   0.352 |    0.324 | 
     | FE_RC_3204_0        | A1 v -> ZN ^ | NAND2_X4 | 0.035 |   0.387 |    0.359 | 
     | cpuregs_reg[19][15] | SI ^         | SDFF_X1  | 0.007 |   0.393 |    0.365 | 
     +----------------------------------------------------------------------------+ 
Path 690: VIOLATED Setup Check with Pin cpuregs_reg[8][24]/CK 
Endpoint:   cpuregs_reg[8][24]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.033
- Setup                         0.023
+ Phase Shift                   0.400
= Required Time                 0.410
- Arrival Time                  0.438
= Slack Time                   -0.028
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.031 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.118 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.152 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.187 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.259 |    0.232 | 
     | add_1312_30_g7553   | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.278 |    0.250 | 
     | add_1312_30_g7530   | A v -> ZN v  | XNOR2_X1 | 0.037 |   0.315 |    0.288 | 
     | FE_RC_4072_0        | A2 v -> ZN ^ | NAND2_X1 | 0.023 |   0.339 |    0.311 | 
     | FE_RC_4071_0        | A1 ^ -> ZN ^ | AND3_X4  | 0.046 |   0.384 |    0.357 | 
     | FE_RC_487_0         | A ^ -> ZN v  | INV_X8   | 0.021 |   0.405 |    0.378 | 
     | g186884             | A1 v -> ZN ^ | NAND2_X1 | 0.021 |   0.426 |    0.398 | 
     | FE_RC_1209_0        | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.438 |    0.410 | 
     | cpuregs_reg[8][24]  | D v          | DFF_X1   | 0.000 |   0.438 |    0.410 | 
     +----------------------------------------------------------------------------+ 
Path 691: VIOLATED Setup Check with Pin cpuregs_reg[16][14]/CK 
Endpoint:   cpuregs_reg[16][14]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.030
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.399
- Arrival Time                  0.427
= Slack Time                   -0.028
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.031 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.118 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.178 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.202 | 
     | add_1312_30_g182881 | A1 v -> ZN ^ | NOR2_X2   | 0.023 |   0.253 |    0.225 | 
     | add_1312_30_g7541   | A ^ -> ZN ^  | XNOR2_X1  | 0.039 |   0.292 |    0.264 | 
     | g182767             | A1 ^ -> ZN v | NAND2_X1  | 0.021 |   0.313 |    0.285 | 
     | g182766             | A v -> ZN ^  | OAI221_X4 | 0.072 |   0.385 |    0.357 | 
     | g202015             | A2 ^ -> ZN v | NAND2_X1  | 0.023 |   0.408 |    0.380 | 
     | g168192             | A v -> ZN ^  | OAI21_X1  | 0.019 |   0.427 |    0.399 | 
     | cpuregs_reg[16][14] | D ^          | DFF_X1    | 0.000 |   0.427 |    0.399 | 
     +-----------------------------------------------------------------------------+ 
Path 692: VIOLATED Setup Check with Pin cpuregs_reg[15][10]/CK 
Endpoint:   cpuregs_reg[15][10]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.031
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.344
- Arrival Time                  0.372
= Slack Time                   -0.028
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.031 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.118 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.178 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.202 | 
     | add_1312_30_g182880 | A1 v -> ZN ^ | NOR2_X2   | 0.024 |   0.253 |    0.226 | 
     | add_1312_30_g7543   | A ^ -> ZN v  | XNOR2_X1  | 0.019 |   0.272 |    0.244 | 
     | g182658             | A1 v -> ZN ^ | NAND2_X2  | 0.020 |   0.292 |    0.264 | 
     | g171920_dup         | A ^ -> ZN v  | OAI221_X4 | 0.076 |   0.368 |    0.340 | 
     | cpuregs_reg[15][10] | SI v         | SDFF_X1   | 0.004 |   0.372 |    0.344 | 
     +-----------------------------------------------------------------------------+ 
Path 693: VIOLATED Setup Check with Pin cpuregs_reg[10][10]/CK 
Endpoint:   cpuregs_reg[10][10]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.031
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.344
- Arrival Time                  0.372
= Slack Time                   -0.028
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.031 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.118 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.178 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.202 | 
     | add_1312_30_g182880 | A1 v -> ZN ^ | NOR2_X2   | 0.024 |   0.253 |    0.226 | 
     | add_1312_30_g7543   | A ^ -> ZN v  | XNOR2_X1  | 0.019 |   0.272 |    0.244 | 
     | g182658             | A1 v -> ZN ^ | NAND2_X2  | 0.020 |   0.292 |    0.264 | 
     | g171920_dup         | A ^ -> ZN v  | OAI221_X4 | 0.076 |   0.368 |    0.340 | 
     | cpuregs_reg[10][10] | SI v         | SDFF_X1   | 0.004 |   0.372 |    0.344 | 
     +-----------------------------------------------------------------------------+ 
Path 694: VIOLATED Setup Check with Pin cpuregs_reg[17][10]/CK 
Endpoint:   cpuregs_reg[17][10]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.024
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.394
- Arrival Time                  0.421
= Slack Time                   -0.027
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.031 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.118 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.178 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.202 | 
     | add_1312_30_g182880 | A1 v -> ZN ^ | NOR2_X2   | 0.024 |   0.253 |    0.226 | 
     | add_1312_30_g7543   | A ^ -> ZN ^  | XNOR2_X1  | 0.043 |   0.296 |    0.269 | 
     | g182658             | A1 ^ -> ZN v | NAND2_X2  | 0.020 |   0.316 |    0.289 | 
     | g182657             | A v -> ZN ^  | OAI221_X2 | 0.030 |   0.347 |    0.319 | 
     | FE_OCPC1569_n_18368 | A ^ -> Z ^   | BUF_X8    | 0.039 |   0.385 |    0.358 | 
     | g190305             | A2 ^ -> ZN v | NAND2_X1  | 0.017 |   0.403 |    0.375 | 
     | g168220             | A v -> ZN ^  | OAI21_X1  | 0.019 |   0.421 |    0.394 | 
     | cpuregs_reg[17][10] | D ^          | DFF_X1    | 0.000 |   0.421 |    0.394 | 
     +-----------------------------------------------------------------------------+ 
Path 695: VIOLATED Setup Check with Pin cpuregs_reg[11][14]/CK 
Endpoint:   cpuregs_reg[11][14]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.031
- Setup                         0.087
+ Phase Shift                   0.400
= Required Time                 0.344
- Arrival Time                  0.371
= Slack Time                   -0.027
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.031 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.118 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.178 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.202 | 
     | add_1312_30_g182881 | A1 v -> ZN ^ | NOR2_X2   | 0.023 |   0.253 |    0.225 | 
     | add_1312_30_g7541   | A ^ -> ZN v  | XNOR2_X1  | 0.016 |   0.268 |    0.241 | 
     | g182767             | A1 v -> ZN ^ | NAND2_X1  | 0.021 |   0.289 |    0.261 | 
     | g182766             | A ^ -> ZN v  | OAI221_X4 | 0.079 |   0.367 |    0.340 | 
     | cpuregs_reg[11][14] | SI v         | SDFF_X1   | 0.004 |   0.371 |    0.344 | 
     +-----------------------------------------------------------------------------+ 
Path 696: VIOLATED Setup Check with Pin cpuregs_reg[11][10]/CK 
Endpoint:   cpuregs_reg[11][10]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.031
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.344
- Arrival Time                  0.372
= Slack Time                   -0.027
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.031 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.118 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.178 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.202 | 
     | add_1312_30_g182880 | A1 v -> ZN ^ | NOR2_X2   | 0.024 |   0.253 |    0.226 | 
     | add_1312_30_g7543   | A ^ -> ZN v  | XNOR2_X1  | 0.019 |   0.272 |    0.244 | 
     | g182658             | A1 v -> ZN ^ | NAND2_X2  | 0.020 |   0.292 |    0.264 | 
     | g171920_dup         | A ^ -> ZN v  | OAI221_X4 | 0.076 |   0.368 |    0.340 | 
     | cpuregs_reg[11][10] | SI v         | SDFF_X1   | 0.004 |   0.372 |    0.344 | 
     +-----------------------------------------------------------------------------+ 
Path 697: VIOLATED Setup Check with Pin cpuregs_reg[14][10]/CK 
Endpoint:   cpuregs_reg[14][10]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.031
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.344
- Arrival Time                  0.372
= Slack Time                   -0.027
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.031 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.118 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.178 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.202 | 
     | add_1312_30_g182880 | A1 v -> ZN ^ | NOR2_X2   | 0.024 |   0.253 |    0.226 | 
     | add_1312_30_g7543   | A ^ -> ZN v  | XNOR2_X1  | 0.019 |   0.272 |    0.245 | 
     | g182658             | A1 v -> ZN ^ | NAND2_X2  | 0.020 |   0.292 |    0.264 | 
     | g171920_dup         | A ^ -> ZN v  | OAI221_X4 | 0.076 |   0.368 |    0.341 | 
     | cpuregs_reg[14][10] | SI v         | SDFF_X1   | 0.004 |   0.372 |    0.344 | 
     +-----------------------------------------------------------------------------+ 
Path 698: VIOLATED Setup Check with Pin cpuregs_reg[27][13]/CK 
Endpoint:   cpuregs_reg[27][13]/SE (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.028
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.341
- Arrival Time                  0.369
= Slack Time                   -0.027
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |   -0.008 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.086 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.112 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.121 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.141 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.166 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.182 | 
     | g208697             | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.246 | 
     | FE_OFC379_n_45492   | A ^ -> Z ^   | BUF_X8   | 0.035 |   0.307 |    0.280 | 
     | g208179             | A1 ^ -> ZN ^ | AND2_X4  | 0.060 |   0.367 |    0.340 | 
     | cpuregs_reg[27][13] | SE ^         | SDFF_X2  | 0.002 |   0.369 |    0.341 | 
     +----------------------------------------------------------------------------+ 
Path 699: VIOLATED Setup Check with Pin cpuregs_reg[1][27]/CK 
Endpoint:   cpuregs_reg[1][27]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[21]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.029
- Setup                         0.025
+ Phase Shift                   0.400
= Required Time                 0.404
- Arrival Time                  0.431
= Slack Time                   -0.027
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[21]        | CK ^         |          |       |  -0.002 |   -0.030 | 
     | reg_pc_reg[21]        | CK ^ -> Q ^  | DFF_X1   | 0.136 |   0.134 |    0.107 | 
     | FE_RC_483_0           | A2 ^ -> ZN v | NAND2_X1 | 0.022 |   0.156 |    0.129 | 
     | FE_RC_482_0           | A1 v -> ZN ^ | NOR2_X1  | 0.025 |   0.181 |    0.154 | 
     | add_1312_30_g186112   | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.224 |    0.197 | 
     | add_1312_30_g7584     | A1 ^ -> ZN ^ | AND3_X1  | 0.044 |   0.268 |    0.241 | 
     | add_1312_30_g7565_dup | A2 ^ -> ZN v | NAND2_X1 | 0.018 |   0.286 |    0.259 | 
     | FE_RC_461_0           | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.301 |    0.274 | 
     | FE_RC_460_0           | A ^ -> ZN v  | OAI21_X1 | 0.018 |   0.319 |    0.292 | 
     | FE_RC_2997_0          | A2 v -> ZN ^ | NAND2_X1 | 0.023 |   0.342 |    0.315 | 
     | FE_RC_2996_0          | A1 ^ -> ZN ^ | AND3_X4  | 0.045 |   0.387 |    0.360 | 
     | FE_RC_452_0           | A ^ -> ZN v  | INV_X8   | 0.011 |   0.399 |    0.371 | 
     | g171703               | A v -> ZN ^  | INV_X1   | 0.021 |   0.419 |    0.392 | 
     | g169043               | B1 ^ -> ZN v | OAI21_X1 | 0.012 |   0.431 |    0.404 | 
     | cpuregs_reg[1][27]    | D v          | DFF_X1   | 0.000 |   0.431 |    0.404 | 
     +------------------------------------------------------------------------------+ 
Path 700: VIOLATED Setup Check with Pin cpuregs_reg[2][25]/CK 
Endpoint:   cpuregs_reg[2][25]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.033
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.404
- Arrival Time                  0.431
= Slack Time                   -0.027
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.031 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.119 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.152 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.188 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.259 |    0.232 | 
     | add_1312_30_g7567   | A1 ^ -> ZN ^ | AND2_X2  | 0.035 |   0.294 |    0.267 | 
     | FE_RC_491_0         | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.307 |    0.279 | 
     | FE_RC_490_0         | A v -> ZN ^  | OAI21_X1 | 0.023 |   0.329 |    0.302 | 
     | g182534             | B1 ^ -> ZN v | AOI21_X2 | 0.025 |   0.354 |    0.327 | 
     | FE_OCPC978_n_18238  | A v -> Z v   | BUF_X8   | 0.035 |   0.389 |    0.362 | 
     | FE_OCPC980_n_18238  | A v -> ZN ^  | INV_X4   | 0.017 |   0.405 |    0.378 | 
     | g208544             | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.418 |    0.391 | 
     | FE_RC_1386_0        | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.431 |    0.404 | 
     | cpuregs_reg[2][25]  | D ^          | DFF_X1   | 0.000 |   0.431 |    0.404 | 
     +----------------------------------------------------------------------------+ 
Path 701: VIOLATED Setup Check with Pin cpuregs_reg[22][15]/CK 
Endpoint:   cpuregs_reg[22][15]/SI (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.032
- Setup                         0.065
+ Phase Shift                   0.400
= Required Time                 0.366
- Arrival Time                  0.394
= Slack Time                   -0.027
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.031 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.119 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2  | 0.060 |   0.205 |    0.178 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4 | 0.024 |   0.229 |    0.202 | 
     | add_1312_30_g182882 | A1 v -> ZN ^ | NOR2_X1  | 0.032 |   0.261 |    0.234 | 
     | add_1312_30_g7662   | A ^ -> Z ^   | XOR2_X1  | 0.050 |   0.311 |    0.284 | 
     | g182639             | A1 ^ -> ZN v | NAND2_X1 | 0.041 |   0.352 |    0.325 | 
     | FE_RC_3204_0        | A1 v -> ZN ^ | NAND2_X4 | 0.035 |   0.387 |    0.359 | 
     | cpuregs_reg[22][15] | SI ^         | SDFF_X1  | 0.007 |   0.394 |    0.366 | 
     +----------------------------------------------------------------------------+ 
Path 702: VIOLATED Setup Check with Pin reg_next_pc_reg[4]/CK 
Endpoint:   reg_next_pc_reg[4]/D   (^) checked with  leading edge of 'clk'
Beginpoint: decoded_imm_j_reg[2]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.003
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.367
- Arrival Time                  0.394
= Slack Time                   -0.027
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.017
     = Beginpoint Arrival Time       0.017
     +-------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                         |              |           |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+-----------+-------+---------+----------| 
     | decoded_imm_j_reg[2]                    | CK ^         |           |       |   0.017 |   -0.010 | 
     | decoded_imm_j_reg[2]                    | CK ^ -> Q ^  | DFF_X1    | 0.139 |   0.156 |    0.129 | 
     | FE_RC_2956_0                            | A1 ^ -> ZN ^ | OR2_X4    | 0.043 |   0.199 |    0.172 | 
     | add_1564_33_Y_add_1555_32_spec0_g204031 | A ^ -> ZN v  | OAI211_X1 | 0.036 |   0.235 |    0.208 | 
     | g204030                                 | B v -> ZN ^  | OAI211_X2 | 0.032 |   0.268 |    0.240 | 
     | FE_OCPC933_n_40725                      | A ^ -> Z ^   | BUF_X1    | 0.044 |   0.312 |    0.285 | 
     | g204035                                 | A ^ -> ZN ^  | XNOR2_X1  | 0.042 |   0.354 |    0.326 | 
     | g171803                                 | A1 ^ -> ZN v | NAND2_X1  | 0.017 |   0.370 |    0.343 | 
     | g171069                                 | A4 v -> ZN ^ | NAND4_X1  | 0.024 |   0.394 |    0.367 | 
     | reg_next_pc_reg[4]                      | D ^          | DFF_X1    | 0.000 |   0.394 |    0.367 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 703: VIOLATED Setup Check with Pin cpuregs_reg[10][15]/CK 
Endpoint:   cpuregs_reg[10][15]/SI (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.031
- Setup                         0.065
+ Phase Shift                   0.400
= Required Time                 0.365
- Arrival Time                  0.392
= Slack Time                   -0.027
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.031 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.119 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2  | 0.060 |   0.205 |    0.178 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4 | 0.024 |   0.229 |    0.202 | 
     | add_1312_30_g182882 | A1 v -> ZN ^ | NOR2_X1  | 0.032 |   0.261 |    0.234 | 
     | add_1312_30_g7662   | A ^ -> Z ^   | XOR2_X1  | 0.050 |   0.311 |    0.284 | 
     | g182639             | A1 ^ -> ZN v | NAND2_X1 | 0.041 |   0.352 |    0.325 | 
     | FE_RC_3204_0        | A1 v -> ZN ^ | NAND2_X4 | 0.035 |   0.387 |    0.360 | 
     | cpuregs_reg[10][15] | SI ^         | SDFF_X1  | 0.006 |   0.392 |    0.365 | 
     +----------------------------------------------------------------------------+ 
Path 704: VIOLATED Setup Check with Pin cpuregs_reg[27][12]/CK 
Endpoint:   cpuregs_reg[27][12]/SE (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.029
- Setup                         0.087
+ Phase Shift                   0.400
= Required Time                 0.342
- Arrival Time                  0.369
= Slack Time                   -0.027
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |   -0.007 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.086 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.113 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.122 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.142 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.166 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.182 | 
     | g208697             | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.246 | 
     | FE_OFC379_n_45492   | A ^ -> Z ^   | BUF_X8   | 0.035 |   0.307 |    0.281 | 
     | g208179             | A1 ^ -> ZN ^ | AND2_X4  | 0.060 |   0.367 |    0.340 | 
     | cpuregs_reg[27][12] | SE ^         | SDFF_X1  | 0.002 |   0.369 |    0.342 | 
     +----------------------------------------------------------------------------+ 
Path 705: VIOLATED Setup Check with Pin cpuregs_reg[27][15]/CK 
Endpoint:   cpuregs_reg[27][15]/SI (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.032
- Setup                         0.065
+ Phase Shift                   0.400
= Required Time                 0.367
- Arrival Time                  0.393
= Slack Time                   -0.027
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.030 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.119 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2  | 0.060 |   0.205 |    0.179 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4 | 0.024 |   0.229 |    0.203 | 
     | add_1312_30_g182882 | A1 v -> ZN ^ | NOR2_X1  | 0.032 |   0.261 |    0.235 | 
     | add_1312_30_g7662   | A ^ -> Z ^   | XOR2_X1  | 0.050 |   0.311 |    0.285 | 
     | g182639             | A1 ^ -> ZN v | NAND2_X1 | 0.041 |   0.352 |    0.325 | 
     | FE_RC_3204_0        | A1 v -> ZN ^ | NAND2_X4 | 0.035 |   0.387 |    0.360 | 
     | cpuregs_reg[27][15] | SI ^         | SDFF_X1  | 0.007 |   0.393 |    0.367 | 
     +----------------------------------------------------------------------------+ 
Path 706: VIOLATED Setup Check with Pin cpuregs_reg[26][15]/CK 
Endpoint:   cpuregs_reg[26][15]/SI (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.032
- Setup                         0.065
+ Phase Shift                   0.400
= Required Time                 0.367
- Arrival Time                  0.394
= Slack Time                   -0.027
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.030 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.119 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2  | 0.060 |   0.205 |    0.179 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4 | 0.024 |   0.229 |    0.203 | 
     | add_1312_30_g182882 | A1 v -> ZN ^ | NOR2_X1  | 0.032 |   0.261 |    0.235 | 
     | add_1312_30_g7662   | A ^ -> Z ^   | XOR2_X1  | 0.050 |   0.311 |    0.285 | 
     | g182639             | A1 ^ -> ZN v | NAND2_X1 | 0.041 |   0.352 |    0.325 | 
     | FE_RC_3204_0        | A1 v -> ZN ^ | NAND2_X4 | 0.035 |   0.387 |    0.360 | 
     | cpuregs_reg[26][15] | SI ^         | SDFF_X1  | 0.007 |   0.394 |    0.367 | 
     +----------------------------------------------------------------------------+ 
Path 707: VIOLATED Setup Check with Pin cpuregs_reg[17][14]/CK 
Endpoint:   cpuregs_reg[17][14]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.030
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.399
- Arrival Time                  0.426
= Slack Time                   -0.027
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.030 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.119 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.179 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.203 | 
     | add_1312_30_g182881 | A1 v -> ZN ^ | NOR2_X2   | 0.023 |   0.253 |    0.226 | 
     | add_1312_30_g7541   | A ^ -> ZN ^  | XNOR2_X1  | 0.039 |   0.292 |    0.265 | 
     | g182767             | A1 ^ -> ZN v | NAND2_X1  | 0.021 |   0.313 |    0.286 | 
     | g182766             | A v -> ZN ^  | OAI221_X4 | 0.072 |   0.385 |    0.358 | 
     | g190309             | A2 ^ -> ZN v | NAND2_X1  | 0.022 |   0.407 |    0.380 | 
     | g168224             | A v -> ZN ^  | OAI21_X1  | 0.019 |   0.426 |    0.399 | 
     | cpuregs_reg[17][14] | D ^          | DFF_X1    | 0.000 |   0.426 |    0.399 | 
     +-----------------------------------------------------------------------------+ 
Path 708: VIOLATED Setup Check with Pin cpuregs_reg[9][10]/CK 
Endpoint:   cpuregs_reg[9][10]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.027
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.397
- Arrival Time                  0.423
= Slack Time                   -0.026
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.030 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.119 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.179 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.203 | 
     | add_1312_30_g182880 | A1 v -> ZN ^ | NOR2_X2   | 0.024 |   0.253 |    0.227 | 
     | add_1312_30_g7543   | A ^ -> ZN ^  | XNOR2_X1  | 0.043 |   0.296 |    0.270 | 
     | g182658             | A1 ^ -> ZN v | NAND2_X2  | 0.020 |   0.316 |    0.290 | 
     | g182657             | A v -> ZN ^  | OAI221_X2 | 0.030 |   0.347 |    0.320 | 
     | FE_OCPC1569_n_18368 | A ^ -> Z ^   | BUF_X8    | 0.039 |   0.385 |    0.359 | 
     | g200029             | A2 ^ -> ZN v | NAND2_X1  | 0.017 |   0.402 |    0.376 | 
     | g168156             | A v -> ZN ^  | OAI21_X1  | 0.021 |   0.423 |    0.397 | 
     | cpuregs_reg[9][10]  | D ^          | DFF_X1    | 0.000 |   0.423 |    0.397 | 
     +-----------------------------------------------------------------------------+ 
Path 709: VIOLATED Setup Check with Pin cpuregs_reg[23][15]/CK 
Endpoint:   cpuregs_reg[23][15]/SI (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.033
- Setup                         0.065
+ Phase Shift                   0.400
= Required Time                 0.367
- Arrival Time                  0.394
= Slack Time                   -0.026
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.030 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.119 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2  | 0.060 |   0.205 |    0.179 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4 | 0.024 |   0.229 |    0.203 | 
     | add_1312_30_g182882 | A1 v -> ZN ^ | NOR2_X1  | 0.032 |   0.261 |    0.235 | 
     | add_1312_30_g7662   | A ^ -> Z ^   | XOR2_X1  | 0.050 |   0.311 |    0.285 | 
     | g182639             | A1 ^ -> ZN v | NAND2_X1 | 0.041 |   0.352 |    0.325 | 
     | FE_RC_3204_0        | A1 v -> ZN ^ | NAND2_X4 | 0.035 |   0.387 |    0.360 | 
     | cpuregs_reg[23][15] | SI ^         | SDFF_X1  | 0.007 |   0.394 |    0.367 | 
     +----------------------------------------------------------------------------+ 
Path 710: VIOLATED Setup Check with Pin cpuregs_reg[27][30]/CK 
Endpoint:   cpuregs_reg[27][30]/SE (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.029
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.343
- Arrival Time                  0.369
= Slack Time                   -0.026
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |   -0.007 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.087 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.113 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.122 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.142 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.167 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.183 | 
     | g208697             | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.247 | 
     | FE_OFC379_n_45492   | A ^ -> Z ^   | BUF_X8   | 0.035 |   0.307 |    0.281 | 
     | g208179             | A1 ^ -> ZN ^ | AND2_X4  | 0.060 |   0.367 |    0.341 | 
     | cpuregs_reg[27][30] | SE ^         | SDFF_X2  | 0.002 |   0.369 |    0.343 | 
     +----------------------------------------------------------------------------+ 
Path 711: VIOLATED Setup Check with Pin cpuregs_reg[27][9]/CK 
Endpoint:   cpuregs_reg[27][9]/SE (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.029
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.343
- Arrival Time                  0.369
= Slack Time                   -0.026
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |   0.019 |   -0.007 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.087 | 
     | g173022            | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.113 | 
     | FE_RC_2515_0       | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.122 | 
     | FE_RC_2513_0       | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.142 | 
     | FE_RC_2512_0       | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.167 | 
     | g30                | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.183 | 
     | g208697            | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.247 | 
     | FE_OFC379_n_45492  | A ^ -> Z ^   | BUF_X8   | 0.035 |   0.307 |    0.281 | 
     | g208179            | A1 ^ -> ZN ^ | AND2_X4  | 0.060 |   0.367 |    0.341 | 
     | cpuregs_reg[27][9] | SE ^         | SDFF_X2  | 0.002 |   0.369 |    0.343 | 
     +---------------------------------------------------------------------------+ 
Path 712: VIOLATED Setup Check with Pin cpuregs_reg[27][31]/CK 
Endpoint:   cpuregs_reg[27][31]/SE (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.029
- Setup                         0.087
+ Phase Shift                   0.400
= Required Time                 0.342
- Arrival Time                  0.369
= Slack Time                   -0.026
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |   -0.007 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.087 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.113 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.122 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.142 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.167 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.183 | 
     | g208697             | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.247 | 
     | FE_OFC379_n_45492   | A ^ -> Z ^   | BUF_X8   | 0.035 |   0.307 |    0.281 | 
     | g208179             | A1 ^ -> ZN ^ | AND2_X4  | 0.060 |   0.367 |    0.341 | 
     | cpuregs_reg[27][31] | SE ^         | SDFF_X2  | 0.002 |   0.369 |    0.342 | 
     +----------------------------------------------------------------------------+ 
Path 713: VIOLATED Setup Check with Pin mem_addr_reg[5]/CK 
Endpoint:   mem_addr_reg[5]/D  (v) checked with  leading edge of 'clk'
Beginpoint: mem_do_rinst_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.005
- Setup                         0.079
+ Phase Shift                   0.400
= Required Time                 0.315
- Arrival Time                  0.341
= Slack Time                   -0.026
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +----------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                          |              |           |       |  Time   |   Time   | 
     |--------------------------+--------------+-----------+-------+---------+----------| 
     | mem_do_rinst_reg         | CK ^         |           |       |  -0.006 |   -0.032 | 
     | mem_do_rinst_reg         | CK ^ -> Q ^  | DFF_X1    | 0.111 |   0.104 |    0.079 | 
     | FE_OCPC1727_mem_do_rinst | A ^ -> Z ^   | BUF_X1    | 0.035 |   0.139 |    0.113 | 
     | g97117__204089           | A1 ^ -> ZN ^ | OR2_X4    | 0.037 |   0.176 |    0.150 | 
     | g204092                  | A ^ -> ZN v  | INV_X4    | 0.020 |   0.196 |    0.170 | 
     | FE_OCPC1635_n_40784      | A v -> Z v   | BUF_X8    | 0.031 |   0.227 |    0.201 | 
     | g96532__204114           | C1 v -> ZN ^ | AOI222_X1 | 0.090 |   0.317 |    0.291 | 
     | FE_OCPC1203_n_40808      | A ^ -> ZN v  | INV_X1    | 0.023 |   0.341 |    0.315 | 
     | mem_addr_reg[5]          | D v          | SDFF_X2   | 0.000 |   0.341 |    0.315 | 
     +----------------------------------------------------------------------------------+ 
Path 714: VIOLATED Setup Check with Pin cpuregs_reg[1][16]/CK 
Endpoint:   cpuregs_reg[1][16]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.018
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.388
- Arrival Time                  0.414
= Slack Time                   -0.026
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.030 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.120 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.153 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.189 | 
     | add_1312_30_g175238 | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.257 |    0.231 | 
     | add_1312_30_g189927 | A ^ -> Z ^   | XOR2_X1  | 0.048 |   0.304 |    0.279 | 
     | g172807             | A1 ^ -> ZN v | NAND2_X1 | 0.020 |   0.324 |    0.299 | 
     | FE_RC_511_0         | A1 v -> ZN v | AND2_X4  | 0.036 |   0.361 |    0.335 | 
     | FE_RC_512_0         | A v -> ZN ^  | INV_X16  | 0.018 |   0.379 |    0.353 | 
     | g207599             | A1 ^ -> ZN v | NAND2_X2 | 0.017 |   0.396 |    0.370 | 
     | g169026             | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.414 |    0.388 | 
     | cpuregs_reg[1][16]  | D ^          | DFF_X1   | 0.000 |   0.414 |    0.388 | 
     +----------------------------------------------------------------------------+ 
Path 715: VIOLATED Setup Check with Pin cpuregs_reg[23][10]/CK 
Endpoint:   cpuregs_reg[23][10]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.033
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.346
- Arrival Time                  0.372
= Slack Time                   -0.026
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.030 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.120 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.180 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.203 | 
     | add_1312_30_g182880 | A1 v -> ZN ^ | NOR2_X2   | 0.024 |   0.253 |    0.227 | 
     | add_1312_30_g7543   | A ^ -> ZN v  | XNOR2_X1  | 0.019 |   0.272 |    0.246 | 
     | g182658             | A1 v -> ZN ^ | NAND2_X2  | 0.020 |   0.292 |    0.266 | 
     | g171920_dup         | A ^ -> ZN v  | OAI221_X4 | 0.076 |   0.368 |    0.342 | 
     | cpuregs_reg[23][10] | SI v         | SDFF_X1   | 0.004 |   0.372 |    0.346 | 
     +-----------------------------------------------------------------------------+ 
Path 716: VIOLATED Setup Check with Pin cpuregs_reg[2][19]/CK 
Endpoint:   cpuregs_reg[2][19]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.024
- Setup                         0.024
+ Phase Shift                   0.400
= Required Time                 0.400
- Arrival Time                  0.426
= Slack Time                   -0.026
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                 |              |          |       |  Time   |   Time   | 
     |---------------------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]                   | CK ^         |          |       |  -0.004 |   -0.029 | 
     | reg_pc_reg[7]                   | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.120 | 
     | g201449                         | A1 ^ -> ZN ^ | AND3_X1  | 0.057 |   0.203 |    0.177 | 
     | g192202_dup                     | A2 ^ -> ZN v | NAND2_X2 | 0.017 |   0.220 |    0.194 | 
     | g203880                         | A1 v -> ZN ^ | NOR2_X1  | 0.024 |   0.244 |    0.218 | 
     | FE_RC_3221_0                    | A2 ^ -> ZN v | NAND3_X1 | 0.025 |   0.269 |    0.243 | 
     | add_1312_30_g7547               | A v -> ZN v  | XNOR2_X1 | 0.042 |   0.311 |    0.285 | 
     | FE_RC_4135_0                    | A1 v -> ZN ^ | NAND2_X2 | 0.020 |   0.331 |    0.306 | 
     | FE_RC_4134_0                    | A1 ^ -> ZN v | NAND3_X4 | 0.023 |   0.354 |    0.329 | 
     | FE_OFC535_n_21762               | A v -> ZN ^  | INV_X8   | 0.025 |   0.380 |    0.354 | 
     | FE_OCPC1008_FE_OFN45682_n_21762 | A ^ -> ZN v  | INV_X8   | 0.013 |   0.393 |    0.367 | 
     | g208532                         | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.408 |    0.382 | 
     | g208531                         | A ^ -> ZN v  | OAI21_X1 | 0.018 |   0.426 |    0.400 | 
     | cpuregs_reg[2][19]              | D v          | DFF_X1   | 0.000 |   0.426 |    0.400 | 
     +----------------------------------------------------------------------------------------+ 
Path 717: VIOLATED Setup Check with Pin cpuregs_reg[27][29]/CK 
Endpoint:   cpuregs_reg[27][29]/SE (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.030
- Setup                         0.087
+ Phase Shift                   0.400
= Required Time                 0.343
- Arrival Time                  0.369
= Slack Time                   -0.026
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |   -0.006 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.087 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.114 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.123 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.143 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.167 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.183 | 
     | g208697             | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.247 | 
     | FE_OFC379_n_45492   | A ^ -> Z ^   | BUF_X8   | 0.035 |   0.307 |    0.282 | 
     | g208179             | A1 ^ -> ZN ^ | AND2_X4  | 0.060 |   0.367 |    0.341 | 
     | cpuregs_reg[27][29] | SE ^         | SDFF_X2  | 0.002 |   0.369 |    0.343 | 
     +----------------------------------------------------------------------------+ 
Path 718: VIOLATED Setup Check with Pin cpuregs_reg[16][4]/CK 
Endpoint:   cpuregs_reg[16][4]/D (v) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.020
- Setup                         0.025
+ Phase Shift                   0.400
= Required Time                 0.395
- Arrival Time                  0.421
= Slack Time                   -0.026
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |   -0.006 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.087 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.114 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.123 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.143 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.167 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.183 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.233 | 
     | g205827             | A1 ^ -> ZN ^ | AND2_X2  | 0.061 |   0.320 |    0.295 | 
     | g188817_dup205833   | A1 ^ -> ZN ^ | AND2_X4  | 0.055 |   0.375 |    0.349 | 
     | FE_OCPC1841_n_42592 | A ^ -> Z ^   | BUF_X8   | 0.027 |   0.402 |    0.376 | 
     | g202037             | B1 ^ -> ZN v | OAI22_X1 | 0.019 |   0.421 |    0.395 | 
     | cpuregs_reg[16][4]  | D v          | DFF_X1   | 0.000 |   0.421 |    0.395 | 
     +----------------------------------------------------------------------------+ 
Path 719: VIOLATED Setup Check with Pin cpuregs_reg[20][14]/CK 
Endpoint:   cpuregs_reg[20][14]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.032
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.402
- Arrival Time                  0.428
= Slack Time                   -0.026
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.029 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.120 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.180 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.204 | 
     | add_1312_30_g182881 | A1 v -> ZN ^ | NOR2_X2   | 0.023 |   0.253 |    0.227 | 
     | add_1312_30_g7541   | A ^ -> ZN ^  | XNOR2_X1  | 0.039 |   0.292 |    0.266 | 
     | g182767             | A1 ^ -> ZN v | NAND2_X1  | 0.021 |   0.313 |    0.287 | 
     | g182766             | A v -> ZN ^  | OAI221_X4 | 0.072 |   0.385 |    0.359 | 
     | g182777             | A2 ^ -> ZN v | NAND2_X1  | 0.023 |   0.408 |    0.383 | 
     | g169156             | A v -> ZN ^  | OAI21_X1  | 0.019 |   0.428 |    0.402 | 
     | cpuregs_reg[20][14] | D ^          | DFF_X1    | 0.000 |   0.428 |    0.402 | 
     +-----------------------------------------------------------------------------+ 
Path 720: VIOLATED Setup Check with Pin count_instr_reg[36]/CK 
Endpoint:   count_instr_reg[36]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[25]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.017
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.354
- Arrival Time                  0.380
= Slack Time                   -0.025
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[25]     | CK ^         |          |       |   0.014 |   -0.012 | 
     | count_instr_reg[25]     | CK ^ -> Q ^  | DFF_X1   | 0.113 |   0.127 |    0.101 | 
     | inc_add_1559_34_g1293   | A1 ^ -> ZN ^ | AND2_X2  | 0.042 |   0.169 |    0.143 | 
     | FE_RC_1449_0            | A4 ^ -> ZN v | NAND4_X4 | 0.032 |   0.201 |    0.176 | 
     | FE_RC_1450_0            | A v -> ZN ^  | INV_X4   | 0.020 |   0.221 |    0.196 | 
     | inc_add_1559_34_g1344_0 | A1 ^ -> ZN ^ | AND4_X4  | 0.060 |   0.281 |    0.256 | 
     | inc_add_1559_34_g1156   | A1 ^ -> ZN ^ | AND2_X2  | 0.035 |   0.316 |    0.290 | 
     | FE_RC_1432_0            | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.328 |    0.303 | 
     | FE_RC_1431_0            | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.347 |    0.322 | 
     | g172142                 | A1 ^ -> ZN v | AOI22_X1 | 0.017 |   0.364 |    0.339 | 
     | g171975                 | A v -> ZN ^  | INV_X1   | 0.015 |   0.380 |    0.354 | 
     | count_instr_reg[36]     | D ^          | DFF_X1   | 0.000 |   0.380 |    0.354 | 
     +--------------------------------------------------------------------------------+ 
Path 721: VIOLATED Setup Check with Pin count_instr_reg[40]/CK 
Endpoint:   count_instr_reg[40]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[25]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.017
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.354
- Arrival Time                  0.380
= Slack Time                   -0.025
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[25]     | CK ^         |          |       |   0.014 |   -0.012 | 
     | count_instr_reg[25]     | CK ^ -> Q ^  | DFF_X1   | 0.113 |   0.127 |    0.101 | 
     | inc_add_1559_34_g1293   | A1 ^ -> ZN ^ | AND2_X2  | 0.042 |   0.169 |    0.144 | 
     | FE_RC_1449_0            | A4 ^ -> ZN v | NAND4_X4 | 0.032 |   0.201 |    0.176 | 
     | FE_RC_1450_0            | A v -> ZN ^  | INV_X4   | 0.020 |   0.221 |    0.196 | 
     | inc_add_1559_34_g1344_0 | A1 ^ -> ZN ^ | AND4_X4  | 0.060 |   0.281 |    0.256 | 
     | inc_add_1559_34_g1154   | A1 ^ -> ZN ^ | AND2_X2  | 0.035 |   0.316 |    0.290 | 
     | FE_RC_1436_0            | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.328 |    0.303 | 
     | FE_RC_1435_0            | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.348 |    0.322 | 
     | g172149                 | A1 ^ -> ZN v | AOI22_X1 | 0.017 |   0.365 |    0.339 | 
     | g171978                 | A v -> ZN ^  | INV_X1   | 0.015 |   0.380 |    0.354 | 
     | count_instr_reg[40]     | D ^          | DFF_X1   | 0.000 |   0.380 |    0.354 | 
     +--------------------------------------------------------------------------------+ 
Path 722: VIOLATED Setup Check with Pin count_instr_reg[61]/CK 
Endpoint:   count_instr_reg[61]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[25]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.013
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.358
- Arrival Time                  0.384
= Slack Time                   -0.025
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                           |              |          |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[25]       | CK ^         |          |       |   0.014 |   -0.012 | 
     | count_instr_reg[25]       | CK ^ -> Q ^  | DFF_X1   | 0.113 |   0.127 |    0.101 | 
     | inc_add_1559_34_g1293     | A1 ^ -> ZN ^ | AND2_X2  | 0.042 |   0.169 |    0.144 | 
     | FE_RC_1449_0              | A4 ^ -> ZN v | NAND4_X4 | 0.032 |   0.201 |    0.176 | 
     | FE_RC_1450_0              | A v -> ZN ^  | INV_X4   | 0.020 |   0.221 |    0.196 | 
     | inc_add_1559_34_g1194_0_0 | A1 ^ -> ZN ^ | AND4_X2  | 0.055 |   0.277 |    0.252 | 
     | inc_add_1559_34_g192063   | A1 ^ -> ZN ^ | AND3_X2  | 0.042 |   0.318 |    0.293 | 
     | FE_RC_1421_0              | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.331 |    0.306 | 
     | FE_RC_1420_0              | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.351 |    0.325 | 
     | g205485                   | A2 ^ -> ZN v | AOI22_X1 | 0.018 |   0.368 |    0.343 | 
     | g171939                   | A v -> ZN ^  | INV_X1   | 0.015 |   0.384 |    0.358 | 
     | count_instr_reg[61]       | D ^          | DFF_X1   | 0.000 |   0.384 |    0.358 | 
     +----------------------------------------------------------------------------------+ 
Path 723: VIOLATED Setup Check with Pin cpuregs_reg[3][19]/CK 
Endpoint:   cpuregs_reg[3][19]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.024
+ Phase Shift                   0.400
= Required Time                 0.399
- Arrival Time                  0.424
= Slack Time                   -0.025
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                 |              |          |       |  Time   |   Time   | 
     |---------------------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]                   | CK ^         |          |       |  -0.004 |   -0.029 | 
     | reg_pc_reg[7]                   | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.121 | 
     | g201449                         | A1 ^ -> ZN ^ | AND3_X1  | 0.057 |   0.203 |    0.177 | 
     | g192202_dup                     | A2 ^ -> ZN v | NAND2_X2 | 0.017 |   0.220 |    0.195 | 
     | g203880                         | A1 v -> ZN ^ | NOR2_X1  | 0.024 |   0.244 |    0.219 | 
     | FE_RC_3221_0                    | A2 ^ -> ZN v | NAND3_X1 | 0.025 |   0.269 |    0.244 | 
     | add_1312_30_g7547               | A v -> ZN v  | XNOR2_X1 | 0.042 |   0.311 |    0.286 | 
     | FE_RC_4135_0                    | A1 v -> ZN ^ | NAND2_X2 | 0.020 |   0.331 |    0.306 | 
     | FE_RC_4134_0                    | A1 ^ -> ZN v | NAND3_X4 | 0.023 |   0.354 |    0.329 | 
     | FE_OFC535_n_21762               | A v -> ZN ^  | INV_X8   | 0.025 |   0.380 |    0.354 | 
     | FE_OCPC1008_FE_OFN45682_n_21762 | A ^ -> ZN v  | INV_X8   | 0.013 |   0.393 |    0.367 | 
     | g203191                         | A1 v -> ZN ^ | NAND2_X1 | 0.014 |   0.407 |    0.382 | 
     | g169188                         | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.424 |    0.399 | 
     | cpuregs_reg[3][19]              | D v          | DFF_X1   | 0.000 |   0.424 |    0.399 | 
     +----------------------------------------------------------------------------------------+ 
Path 724: VIOLATED Setup Check with Pin cpuregs_reg[25][14]/CK 
Endpoint:   cpuregs_reg[25][14]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.032
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.402
- Arrival Time                  0.427
= Slack Time                   -0.025
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.029 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.121 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.180 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.204 | 
     | add_1312_30_g182881 | A1 v -> ZN ^ | NOR2_X2   | 0.023 |   0.253 |    0.227 | 
     | add_1312_30_g7541   | A ^ -> ZN ^  | XNOR2_X1  | 0.039 |   0.292 |    0.267 | 
     | g182767             | A1 ^ -> ZN v | NAND2_X1  | 0.021 |   0.313 |    0.287 | 
     | g182766             | A v -> ZN ^  | OAI221_X4 | 0.072 |   0.385 |    0.360 | 
     | g198408             | A2 ^ -> ZN v | NAND2_X1  | 0.023 |   0.408 |    0.382 | 
     | g168288             | A v -> ZN ^  | OAI21_X1  | 0.019 |   0.427 |    0.402 | 
     | cpuregs_reg[25][14] | D ^          | DFF_X1    | 0.000 |   0.427 |    0.402 | 
     +-----------------------------------------------------------------------------+ 
Path 725: VIOLATED Setup Check with Pin cpuregs_reg[9][27]/CK 
Endpoint:   cpuregs_reg[9][27]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[21]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.033
- Setup                         0.023
+ Phase Shift                   0.400
= Required Time                 0.410
- Arrival Time                  0.435
= Slack Time                   -0.025
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[21]        | CK ^         |          |       |  -0.002 |   -0.027 | 
     | reg_pc_reg[21]        | CK ^ -> Q ^  | DFF_X1   | 0.136 |   0.134 |    0.109 | 
     | FE_RC_483_0           | A2 ^ -> ZN v | NAND2_X1 | 0.022 |   0.156 |    0.131 | 
     | FE_RC_482_0           | A1 v -> ZN ^ | NOR2_X1  | 0.025 |   0.181 |    0.156 | 
     | add_1312_30_g186112   | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.224 |    0.199 | 
     | add_1312_30_g7584     | A1 ^ -> ZN ^ | AND3_X1  | 0.044 |   0.268 |    0.243 | 
     | add_1312_30_g7565_dup | A2 ^ -> ZN v | NAND2_X1 | 0.018 |   0.286 |    0.261 | 
     | FE_RC_461_0           | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.301 |    0.276 | 
     | FE_RC_460_0           | A ^ -> ZN v  | OAI21_X1 | 0.018 |   0.319 |    0.294 | 
     | FE_RC_2997_0          | A2 v -> ZN ^ | NAND2_X1 | 0.023 |   0.342 |    0.317 | 
     | FE_RC_2996_0          | A1 ^ -> ZN ^ | AND3_X4  | 0.045 |   0.387 |    0.362 | 
     | FE_RC_452_0           | A ^ -> ZN v  | INV_X8   | 0.011 |   0.399 |    0.373 | 
     | g190552               | A2 v -> ZN ^ | NAND2_X1 | 0.025 |   0.423 |    0.398 | 
     | FE_RC_708_0           | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.435 |    0.410 | 
     | cpuregs_reg[9][27]    | D v          | DFF_X1   | 0.000 |   0.435 |    0.410 | 
     +------------------------------------------------------------------------------+ 
Path 726: VIOLATED Setup Check with Pin cpuregs_reg[5][13]/CK 
Endpoint:   cpuregs_reg[5][13]/D (v) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.023
+ Phase Shift                   0.400
= Required Time                 0.399
- Arrival Time                  0.424
= Slack Time                   -0.025
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |   0.019 |   -0.005 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.088 | 
     | g173022            | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.115 | 
     | FE_RC_2515_0       | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.124 | 
     | FE_RC_2513_0       | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.144 | 
     | FE_RC_2512_0       | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.168 | 
     | g30                | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.184 | 
     | g205985            | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.234 | 
     | g205988            | A1 ^ -> ZN ^ | AND2_X4  | 0.060 |   0.319 |    0.294 | 
     | FE_RC_964_0        | A1 ^ -> ZN v | NAND2_X4 | 0.034 |   0.353 |    0.328 | 
     | FE_RC_965_0        | A v -> ZN ^  | INV_X16  | 0.028 |   0.381 |    0.356 | 
     | FE_RC_1263_0       | A1 ^ -> ZN ^ | OR2_X1   | 0.031 |   0.412 |    0.387 | 
     | FE_RC_1262_0       | A2 ^ -> ZN v | NAND2_X1 | 0.012 |   0.424 |    0.399 | 
     | cpuregs_reg[5][13] | D v          | DFF_X1   | 0.000 |   0.424 |    0.399 | 
     +---------------------------------------------------------------------------+ 
Path 727: VIOLATED Setup Check with Pin count_instr_reg[56]/CK 
Endpoint:   count_instr_reg[56]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[25]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.015
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.357
- Arrival Time                  0.382
= Slack Time                   -0.025
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[25]     | CK ^         |          |       |   0.014 |   -0.011 | 
     | count_instr_reg[25]     | CK ^ -> Q ^  | DFF_X1   | 0.113 |   0.127 |    0.102 | 
     | inc_add_1559_34_g1293   | A1 ^ -> ZN ^ | AND2_X2  | 0.042 |   0.169 |    0.144 | 
     | FE_RC_1449_0            | A4 ^ -> ZN v | NAND4_X4 | 0.032 |   0.201 |    0.176 | 
     | FE_RC_1450_0            | A v -> ZN ^  | INV_X4   | 0.020 |   0.221 |    0.197 | 
     | inc_add_1559_34_g1344_0 | A1 ^ -> ZN ^ | AND4_X4  | 0.060 |   0.281 |    0.257 | 
     | g192068                 | A1 ^ -> ZN ^ | AND3_X2  | 0.049 |   0.330 |    0.305 | 
     | FE_RC_4053_0            | A ^ -> ZN v  | INV_X2   | 0.009 |   0.339 |    0.314 | 
     | FE_RC_4052_0            | A2 v -> ZN ^ | NAND2_X2 | 0.015 |   0.354 |    0.329 | 
     | FE_RC_4048_0            | A2 ^ -> ZN v | AOI22_X2 | 0.013 |   0.368 |    0.343 | 
     | g171936                 | A v -> ZN ^  | INV_X1   | 0.014 |   0.382 |    0.357 | 
     | count_instr_reg[56]     | D ^          | DFF_X1   | 0.000 |   0.382 |    0.357 | 
     +--------------------------------------------------------------------------------+ 
Path 728: VIOLATED Setup Check with Pin count_instr_reg[45]/CK 
Endpoint:   count_instr_reg[45]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[25]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.016
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.355
- Arrival Time                  0.380
= Slack Time                   -0.025
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[25]     | CK ^         |          |       |   0.014 |   -0.011 | 
     | count_instr_reg[25]     | CK ^ -> Q ^  | DFF_X1   | 0.113 |   0.127 |    0.102 | 
     | inc_add_1559_34_g1293   | A1 ^ -> ZN ^ | AND2_X2  | 0.042 |   0.169 |    0.144 | 
     | FE_RC_1449_0            | A4 ^ -> ZN v | NAND4_X4 | 0.032 |   0.201 |    0.176 | 
     | FE_RC_1450_0            | A v -> ZN ^  | INV_X4   | 0.020 |   0.221 |    0.197 | 
     | inc_add_1559_34_g1344_0 | A1 ^ -> ZN ^ | AND4_X4  | 0.060 |   0.281 |    0.257 | 
     | inc_add_1559_34_g1184   | A1 ^ -> ZN ^ | AND2_X2  | 0.034 |   0.316 |    0.291 | 
     | FE_RC_1428_0            | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.328 |    0.303 | 
     | FE_RC_1427_0            | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.347 |    0.322 | 
     | g172156                 | A2 ^ -> ZN v | AOI22_X1 | 0.017 |   0.365 |    0.340 | 
     | g171981                 | A v -> ZN ^  | INV_X1   | 0.015 |   0.380 |    0.355 | 
     | count_instr_reg[45]     | D ^          | DFF_X1   | 0.000 |   0.380 |    0.355 | 
     +--------------------------------------------------------------------------------+ 
Path 729: VIOLATED Setup Check with Pin cpuregs_reg[10][14]/CK 
Endpoint:   cpuregs_reg[10][14]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.030
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.344
- Arrival Time                  0.368
= Slack Time                   -0.024
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.028 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.121 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.181 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.205 | 
     | add_1312_30_g182881 | A1 v -> ZN ^ | NOR2_X2   | 0.023 |   0.253 |    0.228 | 
     | add_1312_30_g7541   | A ^ -> ZN v  | XNOR2_X1  | 0.016 |   0.268 |    0.244 | 
     | g182767             | A1 v -> ZN ^ | NAND2_X1  | 0.021 |   0.289 |    0.264 | 
     | g171929_dup         | A ^ -> ZN v  | OAI221_X4 | 0.077 |   0.365 |    0.341 | 
     | cpuregs_reg[10][14] | SI v         | SDFF_X1   | 0.003 |   0.368 |    0.344 | 
     +-----------------------------------------------------------------------------+ 
Path 730: VIOLATED Setup Check with Pin cpuregs_reg[25][10]/CK 
Endpoint:   cpuregs_reg[25][10]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.028
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.398
- Arrival Time                  0.422
= Slack Time                   -0.024
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.028 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.121 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.181 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.205 | 
     | add_1312_30_g182880 | A1 v -> ZN ^ | NOR2_X2   | 0.024 |   0.253 |    0.229 | 
     | add_1312_30_g7543   | A ^ -> ZN ^  | XNOR2_X1  | 0.043 |   0.296 |    0.272 | 
     | g182658             | A1 ^ -> ZN v | NAND2_X2  | 0.020 |   0.316 |    0.292 | 
     | g182657             | A v -> ZN ^  | OAI221_X2 | 0.030 |   0.347 |    0.322 | 
     | FE_OCPC1569_n_18368 | A ^ -> Z ^   | BUF_X8    | 0.039 |   0.385 |    0.361 | 
     | g198409             | A2 ^ -> ZN v | NAND2_X1  | 0.018 |   0.403 |    0.379 | 
     | g168284             | A v -> ZN ^  | OAI21_X1  | 0.019 |   0.422 |    0.398 | 
     | cpuregs_reg[25][10] | D ^          | DFF_X1    | 0.000 |   0.422 |    0.398 | 
     +-----------------------------------------------------------------------------+ 
Path 731: VIOLATED Setup Check with Pin cpuregs_reg[23][14]/CK 
Endpoint:   cpuregs_reg[23][14]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.030
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.344
- Arrival Time                  0.369
= Slack Time                   -0.024
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.028 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.122 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.181 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.205 | 
     | add_1312_30_g182881 | A1 v -> ZN ^ | NOR2_X2   | 0.023 |   0.253 |    0.228 | 
     | add_1312_30_g7541   | A ^ -> ZN v  | XNOR2_X1  | 0.016 |   0.268 |    0.244 | 
     | g182767             | A1 v -> ZN ^ | NAND2_X1  | 0.021 |   0.289 |    0.264 | 
     | g171929_dup         | A ^ -> ZN v  | OAI221_X4 | 0.077 |   0.365 |    0.341 | 
     | cpuregs_reg[23][14] | SI v         | SDFF_X1   | 0.003 |   0.369 |    0.344 | 
     +-----------------------------------------------------------------------------+ 
Path 732: VIOLATED Setup Check with Pin cpuregs_reg[22][14]/CK 
Endpoint:   cpuregs_reg[22][14]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.030
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.344
- Arrival Time                  0.369
= Slack Time                   -0.024
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.028 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.122 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.181 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.205 | 
     | add_1312_30_g182881 | A1 v -> ZN ^ | NOR2_X2   | 0.023 |   0.253 |    0.228 | 
     | add_1312_30_g7541   | A ^ -> ZN v  | XNOR2_X1  | 0.016 |   0.268 |    0.244 | 
     | g182767             | A1 v -> ZN ^ | NAND2_X1  | 0.021 |   0.289 |    0.264 | 
     | g171929_dup         | A ^ -> ZN v  | OAI221_X4 | 0.077 |   0.365 |    0.341 | 
     | cpuregs_reg[22][14] | SI v         | SDFF_X1   | 0.003 |   0.369 |    0.344 | 
     +-----------------------------------------------------------------------------+ 
Path 733: VIOLATED Setup Check with Pin cpuregs_reg[27][14]/CK 
Endpoint:   cpuregs_reg[27][14]/SE (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.032
- Setup                         0.088
+ Phase Shift                   0.400
= Required Time                 0.344
- Arrival Time                  0.369
= Slack Time                   -0.024
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |   -0.005 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.089 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.115 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.124 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.144 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.169 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.185 | 
     | g208697             | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.249 | 
     | FE_OFC379_n_45492   | A ^ -> Z ^   | BUF_X8   | 0.035 |   0.307 |    0.283 | 
     | g208179             | A1 ^ -> ZN ^ | AND2_X4  | 0.060 |   0.367 |    0.343 | 
     | cpuregs_reg[27][14] | SE ^         | SDFF_X1  | 0.002 |   0.369 |    0.344 | 
     +----------------------------------------------------------------------------+ 
Path 734: VIOLATED Setup Check with Pin cpuregs_reg[27][15]/CK 
Endpoint:   cpuregs_reg[27][15]/SE (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.032
- Setup                         0.088
+ Phase Shift                   0.400
= Required Time                 0.345
- Arrival Time                  0.369
= Slack Time                   -0.024
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |   -0.005 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.089 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.116 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.124 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.144 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.169 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.185 | 
     | g208697             | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.249 | 
     | FE_OFC379_n_45492   | A ^ -> Z ^   | BUF_X8   | 0.035 |   0.307 |    0.283 | 
     | g208179             | A1 ^ -> ZN ^ | AND2_X4  | 0.060 |   0.367 |    0.343 | 
     | cpuregs_reg[27][15] | SE ^         | SDFF_X1  | 0.002 |   0.369 |    0.345 | 
     +----------------------------------------------------------------------------+ 
Path 735: VIOLATED Setup Check with Pin count_instr_reg[62]/CK 
Endpoint:   count_instr_reg[62]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[25]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.016
- Setup                         0.023
+ Phase Shift                   0.400
= Required Time                 0.361
- Arrival Time                  0.385
= Slack Time                   -0.024
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[25]     | CK ^         |          |       |   0.014 |   -0.010 | 
     | count_instr_reg[25]     | CK ^ -> Q ^  | DFF_X1   | 0.113 |   0.127 |    0.103 | 
     | inc_add_1559_34_g1293   | A1 ^ -> ZN ^ | AND2_X2  | 0.042 |   0.169 |    0.145 | 
     | FE_RC_1449_0            | A4 ^ -> ZN v | NAND4_X4 | 0.032 |   0.201 |    0.177 | 
     | FE_RC_1450_0            | A v -> ZN ^  | INV_X4   | 0.020 |   0.221 |    0.197 | 
     | inc_add_1559_34_g1344_0 | A1 ^ -> ZN ^ | AND4_X4  | 0.060 |   0.281 |    0.257 | 
     | inc_add_1559_34_g192062 | A1 ^ -> ZN v | NAND3_X1 | 0.023 |   0.305 |    0.281 | 
     | inc_add_1559_34_g1102   | A v -> ZN v  | XNOR2_X1 | 0.039 |   0.344 |    0.320 | 
     | g202620                 | A1 v -> ZN ^ | AOI22_X1 | 0.032 |   0.376 |    0.352 | 
     | g171946                 | A ^ -> ZN v  | INV_X1   | 0.009 |   0.385 |    0.361 | 
     | count_instr_reg[62]     | D v          | DFF_X1   | 0.000 |   0.385 |    0.361 | 
     +--------------------------------------------------------------------------------+ 
Path 736: VIOLATED Setup Check with Pin cpuregs_reg[27][11]/CK 
Endpoint:   cpuregs_reg[27][11]/SE (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.032
- Setup                         0.087
+ Phase Shift                   0.400
= Required Time                 0.345
- Arrival Time                  0.369
= Slack Time                   -0.024
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |   -0.005 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.089 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.116 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.125 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.144 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.169 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.185 | 
     | g208697             | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.249 | 
     | FE_OFC379_n_45492   | A ^ -> Z ^   | BUF_X8   | 0.035 |   0.307 |    0.283 | 
     | g208179             | A1 ^ -> ZN ^ | AND2_X4  | 0.060 |   0.367 |    0.343 | 
     | cpuregs_reg[27][11] | SE ^         | SDFF_X2  | 0.002 |   0.369 |    0.345 | 
     +----------------------------------------------------------------------------+ 
Path 737: VIOLATED Setup Check with Pin cpuregs_reg[9][16]/CK 
Endpoint:   cpuregs_reg[9][16]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.018
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.389
- Arrival Time                  0.413
= Slack Time                   -0.024
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.027 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.122 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.155 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.191 | 
     | add_1312_30_g175238 | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.257 |    0.233 | 
     | add_1312_30_g189927 | A ^ -> Z ^   | XOR2_X1  | 0.048 |   0.304 |    0.281 | 
     | g172807             | A1 ^ -> ZN v | NAND2_X1 | 0.020 |   0.324 |    0.301 | 
     | FE_RC_511_0         | A1 v -> ZN v | AND2_X4  | 0.036 |   0.361 |    0.337 | 
     | FE_RC_512_0         | A v -> ZN ^  | INV_X16  | 0.018 |   0.379 |    0.355 | 
     | g190555             | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.398 |    0.374 | 
     | FE_RC_1356_0        | A2 v -> ZN ^ | NAND2_X1 | 0.015 |   0.413 |    0.389 | 
     | cpuregs_reg[9][16]  | D ^          | DFF_X1   | 0.000 |   0.413 |    0.389 | 
     +----------------------------------------------------------------------------+ 
Path 738: VIOLATED Setup Check with Pin cpuregs_reg[9][11]/CK 
Endpoint:   cpuregs_reg[9][11]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.031
- Setup                         0.023
+ Phase Shift                   0.400
= Required Time                 0.408
- Arrival Time                  0.432
= Slack Time                   -0.024
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.027 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.122 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.182 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.206 | 
     | FE_OCPC958_n_27565  | A v -> ZN ^  | INV_X4    | 0.017 |   0.246 |    0.222 | 
     | add_1312_30_g7571   | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.262 |    0.238 | 
     | FE_RC_644_0         | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.277 |    0.254 | 
     | FE_RC_643_0         | A ^ -> ZN v  | OAI21_X1  | 0.019 |   0.296 |    0.272 | 
     | g182712             | A1 v -> ZN ^ | NAND2_X1  | 0.021 |   0.317 |    0.294 | 
     | g182711             | A ^ -> ZN v  | OAI221_X4 | 0.078 |   0.395 |    0.371 | 
     | g200028             | A2 v -> ZN ^ | NAND2_X1  | 0.025 |   0.420 |    0.396 | 
     | FE_RC_1326_0        | A1 ^ -> ZN v | NAND2_X1  | 0.012 |   0.432 |    0.408 | 
     | cpuregs_reg[9][11]  | D v          | DFF_X1    | 0.000 |   0.432 |    0.408 | 
     +-----------------------------------------------------------------------------+ 
Path 739: VIOLATED Setup Check with Pin cpuregs_reg[16][8]/CK 
Endpoint:   cpuregs_reg[16][8]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.018
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.387
- Arrival Time                  0.411
= Slack Time                   -0.024
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |   0.019 |   -0.004 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.089 | 
     | g173022            | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.116 | 
     | FE_RC_2515_0       | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.125 | 
     | FE_RC_2513_0       | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.145 | 
     | FE_RC_2512_0       | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.169 | 
     | g30                | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.185 | 
     | g205985            | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.235 | 
     | g205827            | A1 ^ -> ZN ^ | AND2_X2  | 0.061 |   0.320 |    0.297 | 
     | g188817_dup205833  | A1 ^ -> ZN ^ | AND2_X4  | 0.055 |   0.375 |    0.352 | 
     | g202030            | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.392 |    0.368 | 
     | g168186            | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.411 |    0.387 | 
     | cpuregs_reg[16][8] | D ^          | DFF_X1   | 0.000 |   0.411 |    0.387 | 
     +---------------------------------------------------------------------------+ 
Path 740: VIOLATED Setup Check with Pin count_instr_reg[57]/CK 
Endpoint:   count_instr_reg[57]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[25]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.015
- Setup                         0.023
+ Phase Shift                   0.400
= Required Time                 0.362
- Arrival Time                  0.385
= Slack Time                   -0.023
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[25]   | CK ^         |          |       |   0.014 |   -0.010 | 
     | count_instr_reg[25]   | CK ^ -> Q ^  | DFF_X1   | 0.113 |   0.127 |    0.103 | 
     | inc_add_1559_34_g1293 | A1 ^ -> ZN ^ | AND2_X2  | 0.042 |   0.169 |    0.146 | 
     | FE_RC_1449_0          | A4 ^ -> ZN v | NAND4_X4 | 0.032 |   0.201 |    0.178 | 
     | FE_RC_1450_0          | A v -> ZN ^  | INV_X4   | 0.020 |   0.221 |    0.198 | 
     | g185455               | A1 ^ -> ZN ^ | AND4_X4  | 0.058 |   0.279 |    0.256 | 
     | FE_RC_1506_0          | A2 ^ -> ZN v | NAND3_X2 | 0.025 |   0.304 |    0.281 | 
     | FE_RC_4077_0          | A2 v -> ZN ^ | NAND2_X1 | 0.018 |   0.323 |    0.299 | 
     | FE_RC_4076_0          | A ^ -> ZN v  | OAI21_X1 | 0.018 |   0.341 |    0.317 | 
     | g205493               | A2 v -> ZN ^ | AOI22_X1 | 0.036 |   0.377 |    0.354 | 
     | g171937               | A ^ -> ZN v  | INV_X1   | 0.008 |   0.385 |    0.362 | 
     | count_instr_reg[57]   | D v          | DFF_X1   | 0.000 |   0.385 |    0.362 | 
     +------------------------------------------------------------------------------+ 
Path 741: VIOLATED Setup Check with Pin cpuregs_reg[13][10]/CK 
Endpoint:   cpuregs_reg[13][10]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.033
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.402
- Arrival Time                  0.425
= Slack Time                   -0.023
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.027 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.122 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.182 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.206 | 
     | add_1312_30_g182880 | A1 v -> ZN ^ | NOR2_X2   | 0.024 |   0.253 |    0.230 | 
     | add_1312_30_g7543   | A ^ -> ZN ^  | XNOR2_X1  | 0.043 |   0.296 |    0.273 | 
     | g182658             | A1 ^ -> ZN v | NAND2_X2  | 0.020 |   0.316 |    0.293 | 
     | g171920_dup         | A v -> ZN ^  | OAI221_X4 | 0.066 |   0.383 |    0.360 | 
     | g194180             | A2 ^ -> ZN v | NAND2_X1  | 0.023 |   0.405 |    0.382 | 
     | g168935             | A v -> ZN ^  | OAI21_X1  | 0.020 |   0.425 |    0.402 | 
     | cpuregs_reg[13][10] | D ^          | DFF_X1    | 0.000 |   0.425 |    0.402 | 
     +-----------------------------------------------------------------------------+ 
Path 742: VIOLATED Setup Check with Pin cpuregs_reg[4][31]/CK 
Endpoint:   cpuregs_reg[4][31]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[21]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.026
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.396
- Arrival Time                  0.419
= Slack Time                   -0.023
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[21]      | CK ^         |          |       |  -0.002 |   -0.026 | 
     | reg_pc_reg[21]      | CK ^ -> Q ^  | DFF_X1   | 0.136 |   0.134 |    0.111 | 
     | FE_RC_483_0         | A2 ^ -> ZN v | NAND2_X1 | 0.022 |   0.156 |    0.133 | 
     | FE_RC_482_0         | A1 v -> ZN ^ | NOR2_X1  | 0.025 |   0.181 |    0.158 | 
     | add_1312_30_g186112 | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.224 |    0.201 | 
     | g186116             | A1 ^ -> ZN ^ | AND2_X1  | 0.048 |   0.273 |    0.249 | 
     | FE_RC_3033_0        | A2 ^ -> ZN v | NAND2_X4 | 0.017 |   0.290 |    0.267 | 
     | FE_RC_3032_0        | A v -> ZN ^  | INV_X2   | 0.013 |   0.303 |    0.280 | 
     | FE_RC_3031_0        | A1 ^ -> ZN v | NAND2_X2 | 0.012 |   0.315 |    0.292 | 
     | FE_RC_3030_0        | A1 v -> ZN ^ | NAND2_X2 | 0.016 |   0.332 |    0.308 | 
     | FE_RC_3926_0        | A1 ^ -> ZN v | NAND2_X1 | 0.024 |   0.355 |    0.332 | 
     | FE_RC_3374_0        | A1 v -> ZN ^ | NAND2_X4 | 0.026 |   0.381 |    0.358 | 
     | g203158             | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.400 |    0.377 | 
     | g194063             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.419 |    0.396 | 
     | cpuregs_reg[4][31]  | D ^          | DFF_X1   | 0.000 |   0.419 |    0.396 | 
     +----------------------------------------------------------------------------+ 
Path 743: VIOLATED Setup Check with Pin cpuregs_reg[20][10]/CK 
Endpoint:   cpuregs_reg[20][10]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.028
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.398
- Arrival Time                  0.421
= Slack Time                   -0.023
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |   -0.004 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.090 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.117 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.125 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.145 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.170 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.186 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.236 | 
     | g170963_dup195219   | A1 ^ -> ZN ^ | AND2_X2  | 0.053 |   0.312 |    0.289 | 
     | g195220             | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.351 |    0.328 | 
     | FE_OCPC2132_n_31171 | A ^ -> Z ^   | BUF_X8   | 0.035 |   0.385 |    0.362 | 
     | g182668             | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.403 |    0.379 | 
     | g169148             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.421 |    0.398 | 
     | cpuregs_reg[20][10] | D ^          | DFF_X1   | 0.000 |   0.421 |    0.398 | 
     +----------------------------------------------------------------------------+ 
Path 744: VIOLATED Setup Check with Pin cpuregs_reg[3][27]/CK 
Endpoint:   cpuregs_reg[3][27]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[21]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.033
- Setup                         0.023
+ Phase Shift                   0.400
= Required Time                 0.410
- Arrival Time                  0.433
= Slack Time                   -0.023
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[21]        | CK ^         |          |       |  -0.002 |   -0.025 | 
     | reg_pc_reg[21]        | CK ^ -> Q ^  | DFF_X1   | 0.136 |   0.134 |    0.111 | 
     | FE_RC_483_0           | A2 ^ -> ZN v | NAND2_X1 | 0.022 |   0.156 |    0.133 | 
     | FE_RC_482_0           | A1 v -> ZN ^ | NOR2_X1  | 0.025 |   0.181 |    0.158 | 
     | add_1312_30_g186112   | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.224 |    0.201 | 
     | add_1312_30_g7584     | A1 ^ -> ZN ^ | AND3_X1  | 0.044 |   0.268 |    0.245 | 
     | add_1312_30_g7565_dup | A2 ^ -> ZN v | NAND2_X1 | 0.018 |   0.286 |    0.263 | 
     | FE_RC_461_0           | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.301 |    0.278 | 
     | FE_RC_460_0           | A ^ -> ZN v  | OAI21_X1 | 0.018 |   0.319 |    0.296 | 
     | FE_RC_2997_0          | A2 v -> ZN ^ | NAND2_X1 | 0.023 |   0.342 |    0.319 | 
     | FE_RC_2996_0          | A1 ^ -> ZN ^ | AND3_X4  | 0.045 |   0.387 |    0.364 | 
     | FE_RC_452_0           | A ^ -> ZN v  | INV_X8   | 0.011 |   0.399 |    0.376 | 
     | g208021               | A1 v -> ZN ^ | NAND2_X1 | 0.022 |   0.421 |    0.398 | 
     | FE_RC_932_0           | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.433 |    0.410 | 
     | cpuregs_reg[3][27]    | D v          | DFF_X1   | 0.000 |   0.433 |    0.410 | 
     +------------------------------------------------------------------------------+ 
Path 745: VIOLATED Setup Check with Pin cpuregs_reg[8][4]/CK 
Endpoint:   cpuregs_reg[8][4]/D  (v) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.020
- Setup                         0.026
+ Phase Shift                   0.400
= Required Time                 0.394
- Arrival Time                  0.417
= Slack Time                   -0.023
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |   -0.003 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.090 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.117 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.126 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.146 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.170 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.186 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.236 | 
     | g205827             | A1 ^ -> ZN ^ | AND2_X2  | 0.061 |   0.320 |    0.298 | 
     | g170316_dup205826   | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.364 |    0.342 | 
     | FE_OCPC2072_n_42587 | A ^ -> Z ^   | BUF_X4   | 0.031 |   0.395 |    0.372 | 
     | g205671             | B1 ^ -> ZN v | OAI22_X1 | 0.021 |   0.417 |    0.394 | 
     | cpuregs_reg[8][4]   | D v          | DFF_X1   | 0.000 |   0.417 |    0.394 | 
     +----------------------------------------------------------------------------+ 
Path 746: VIOLATED Setup Check with Pin cpuregs_reg[8][2]/CK 
Endpoint:   cpuregs_reg[8][2]/D  (v) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.020
- Setup                         0.026
+ Phase Shift                   0.400
= Required Time                 0.394
- Arrival Time                  0.417
= Slack Time                   -0.023
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |   -0.003 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.090 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.117 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.126 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.146 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.170 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.186 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.236 | 
     | g205827             | A1 ^ -> ZN ^ | AND2_X2  | 0.061 |   0.320 |    0.298 | 
     | g170316_dup205826   | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.364 |    0.342 | 
     | FE_OCPC2072_n_42587 | A ^ -> Z ^   | BUF_X4   | 0.031 |   0.395 |    0.372 | 
     | g205674             | B1 ^ -> ZN v | OAI22_X1 | 0.021 |   0.417 |    0.394 | 
     | cpuregs_reg[8][2]   | D v          | DFF_X1   | 0.000 |   0.417 |    0.394 | 
     +----------------------------------------------------------------------------+ 
Path 747: VIOLATED Setup Check with Pin cpuregs_reg[31][27]/CK 
Endpoint:   cpuregs_reg[31][27]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[21]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.033
- Setup                         0.023
+ Phase Shift                   0.400
= Required Time                 0.410
- Arrival Time                  0.433
= Slack Time                   -0.023
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[21]        | CK ^         |          |       |  -0.002 |   -0.025 | 
     | reg_pc_reg[21]        | CK ^ -> Q ^  | DFF_X1   | 0.136 |   0.134 |    0.111 | 
     | FE_RC_483_0           | A2 ^ -> ZN v | NAND2_X1 | 0.022 |   0.156 |    0.134 | 
     | FE_RC_482_0           | A1 v -> ZN ^ | NOR2_X1  | 0.025 |   0.181 |    0.159 | 
     | add_1312_30_g186112   | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.224 |    0.202 | 
     | add_1312_30_g7584     | A1 ^ -> ZN ^ | AND3_X1  | 0.044 |   0.268 |    0.246 | 
     | add_1312_30_g7565_dup | A2 ^ -> ZN v | NAND2_X1 | 0.018 |   0.286 |    0.263 | 
     | FE_RC_461_0           | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.301 |    0.279 | 
     | FE_RC_460_0           | A ^ -> ZN v  | OAI21_X1 | 0.018 |   0.319 |    0.297 | 
     | FE_RC_2997_0          | A2 v -> ZN ^ | NAND2_X1 | 0.023 |   0.342 |    0.320 | 
     | FE_RC_2996_0          | A1 ^ -> ZN ^ | AND3_X4  | 0.045 |   0.387 |    0.365 | 
     | FE_RC_452_0           | A ^ -> ZN v  | INV_X8   | 0.011 |   0.399 |    0.376 | 
     | g198861               | A1 v -> ZN ^ | NAND2_X1 | 0.022 |   0.421 |    0.398 | 
     | FE_RC_778_0           | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.433 |    0.410 | 
     | cpuregs_reg[31][27]   | D v          | DFF_X1   | 0.000 |   0.433 |    0.410 | 
     +------------------------------------------------------------------------------+ 
Path 748: VIOLATED Setup Check with Pin cpuregs_reg[9][9]/CK 
Endpoint:   cpuregs_reg[9][9]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.028
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.400
- Arrival Time                  0.422
= Slack Time                   -0.023
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.026 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.123 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.183 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.207 | 
     | FE_OCPC958_n_27565  | A v -> ZN ^  | INV_X4    | 0.017 |   0.246 |    0.223 | 
     | add_1312_30_g206387 | A1 ^ -> ZN v | NAND2_X2  | 0.015 |   0.260 |    0.238 | 
     | FE_RC_4014_0        | A2 v -> ZN ^ | NAND2_X1  | 0.030 |   0.290 |    0.268 | 
     | FE_RC_4011_0        | A2 ^ -> ZN v | NAND3_X4  | 0.024 |   0.314 |    0.292 | 
     | g182747             | A v -> ZN ^  | OAI221_X4 | 0.070 |   0.385 |    0.362 | 
     | g200026             | A2 ^ -> ZN v | NAND2_X1  | 0.023 |   0.407 |    0.385 | 
     | FE_RC_1268_0        | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.422 |    0.400 | 
     | cpuregs_reg[9][9]   | D ^          | DFF_X1    | 0.000 |   0.422 |    0.400 | 
     +-----------------------------------------------------------------------------+ 
Path 749: VIOLATED Setup Check with Pin cpu_state_reg[0]/CK 
Endpoint:   cpu_state_reg[0]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_op1_reg[1]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.365
- Arrival Time                  0.387
= Slack Time                   -0.023
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.017
     = Beginpoint Arrival Time       0.017
     +----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                 |              |          |       |  Time   |   Time   | 
     |---------------------------------+--------------+----------+-------+---------+----------| 
     | reg_op1_reg[1]                  | CK ^         |          |       |   0.017 |   -0.005 | 
     | reg_op1_reg[1]                  | CK ^ -> Q v  | DFF_X1   | 0.113 |   0.130 |    0.108 | 
     | FE_OCPC1728_FE_OFN97_pcpi_rs1_1 | A v -> Z v   | BUF_X4   | 0.032 |   0.162 |    0.140 | 
     | FE_OCPC2047_FE_OFN97_pcpi_rs1_1 | A v -> ZN ^  | INV_X4   | 0.020 |   0.182 |    0.159 | 
     | FE_OCPC2053_FE_OFN45715_n_6598  | A ^ -> ZN v  | INV_X4   | 0.015 |   0.197 |    0.175 | 
     | g97112__186351                  | A1 v -> ZN v | OR2_X2   | 0.047 |   0.244 |    0.222 | 
     | FE_RC_1362_0                    | A1 v -> ZN ^ | NAND3_X2 | 0.023 |   0.267 |    0.244 | 
     | FE_RC_3252_0                    | A1 ^ -> ZN v | NAND2_X2 | 0.020 |   0.286 |    0.264 | 
     | FE_RC_4020_0                    | A2 v -> ZN ^ | NOR2_X4  | 0.037 |   0.323 |    0.301 | 
     | g185506                         | A1 ^ -> ZN v | NAND2_X4 | 0.019 |   0.342 |    0.320 | 
     | FE_RC_3292_0                    | A v -> ZN ^  | INV_X4   | 0.015 |   0.357 |    0.335 | 
     | FE_RC_3290_0                    | A2 ^ -> ZN v | NAND2_X1 | 0.013 |   0.371 |    0.348 | 
     | FE_RC_3287_0                    | A2 v -> ZN ^ | NAND2_X1 | 0.016 |   0.387 |    0.364 | 
     | cpu_state_reg[0]                | D ^          | DFF_X1   | 0.000 |   0.387 |    0.365 | 
     +----------------------------------------------------------------------------------------+ 
Path 750: VIOLATED Setup Check with Pin cpuregs_reg[27][14]/CK 
Endpoint:   cpuregs_reg[27][14]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.032
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.346
- Arrival Time                  0.369
= Slack Time                   -0.022
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.026 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.123 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.183 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.207 | 
     | add_1312_30_g182881 | A1 v -> ZN ^ | NOR2_X2   | 0.023 |   0.253 |    0.230 | 
     | add_1312_30_g7541   | A ^ -> ZN v  | XNOR2_X1  | 0.016 |   0.268 |    0.246 | 
     | g182767             | A1 v -> ZN ^ | NAND2_X1  | 0.021 |   0.289 |    0.266 | 
     | g171929_dup         | A ^ -> ZN v  | OAI221_X4 | 0.077 |   0.365 |    0.343 | 
     | cpuregs_reg[27][14] | SI v         | SDFF_X1   | 0.003 |   0.369 |    0.346 | 
     +-----------------------------------------------------------------------------+ 
Path 751: VIOLATED Setup Check with Pin cpuregs_reg[26][14]/CK 
Endpoint:   cpuregs_reg[26][14]/SI (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.032
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.346
- Arrival Time                  0.369
= Slack Time                   -0.022
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.026 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.123 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.183 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.207 | 
     | add_1312_30_g182881 | A1 v -> ZN ^ | NOR2_X2   | 0.023 |   0.253 |    0.230 | 
     | add_1312_30_g7541   | A ^ -> ZN v  | XNOR2_X1  | 0.016 |   0.268 |    0.246 | 
     | g182767             | A1 v -> ZN ^ | NAND2_X1  | 0.021 |   0.289 |    0.266 | 
     | g171929_dup         | A ^ -> ZN v  | OAI221_X4 | 0.077 |   0.365 |    0.343 | 
     | cpuregs_reg[26][14] | SI v         | SDFF_X1   | 0.003 |   0.369 |    0.346 | 
     +-----------------------------------------------------------------------------+ 
Path 752: VIOLATED Setup Check with Pin cpuregs_reg[8][1]/CK 
Endpoint:   cpuregs_reg[8][1]/D  (v) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.020
- Setup                         0.026
+ Phase Shift                   0.400
= Required Time                 0.394
- Arrival Time                  0.417
= Slack Time                   -0.022
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |   -0.003 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.090 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.117 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.126 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.146 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.170 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.187 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.237 | 
     | g205827             | A1 ^ -> ZN ^ | AND2_X2  | 0.061 |   0.320 |    0.298 | 
     | g170316_dup205826   | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.364 |    0.342 | 
     | FE_OCPC2072_n_42587 | A ^ -> Z ^   | BUF_X4   | 0.031 |   0.395 |    0.373 | 
     | g205666             | B1 ^ -> ZN v | OAI22_X1 | 0.021 |   0.417 |    0.394 | 
     | cpuregs_reg[8][1]   | D v          | DFF_X1   | 0.000 |   0.417 |    0.394 | 
     +----------------------------------------------------------------------------+ 
Path 753: VIOLATED Setup Check with Pin cpuregs_reg[8][27]/CK 
Endpoint:   cpuregs_reg[8][27]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[21]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.033
- Setup                         0.023
+ Phase Shift                   0.400
= Required Time                 0.410
- Arrival Time                  0.432
= Slack Time                   -0.022
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[21]        | CK ^         |          |       |  -0.002 |   -0.025 | 
     | reg_pc_reg[21]        | CK ^ -> Q ^  | DFF_X1   | 0.136 |   0.134 |    0.112 | 
     | FE_RC_483_0           | A2 ^ -> ZN v | NAND2_X1 | 0.022 |   0.156 |    0.134 | 
     | FE_RC_482_0           | A1 v -> ZN ^ | NOR2_X1  | 0.025 |   0.181 |    0.159 | 
     | add_1312_30_g186112   | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.224 |    0.202 | 
     | add_1312_30_g7584     | A1 ^ -> ZN ^ | AND3_X1  | 0.044 |   0.268 |    0.246 | 
     | add_1312_30_g7565_dup | A2 ^ -> ZN v | NAND2_X1 | 0.018 |   0.286 |    0.264 | 
     | FE_RC_461_0           | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.301 |    0.279 | 
     | FE_RC_460_0           | A ^ -> ZN v  | OAI21_X1 | 0.018 |   0.319 |    0.297 | 
     | FE_RC_2997_0          | A2 v -> ZN ^ | NAND2_X1 | 0.023 |   0.342 |    0.320 | 
     | FE_RC_2996_0          | A1 ^ -> ZN ^ | AND3_X4  | 0.045 |   0.387 |    0.365 | 
     | FE_RC_452_0           | A ^ -> ZN v  | INV_X8   | 0.011 |   0.399 |    0.376 | 
     | g186882               | A1 v -> ZN ^ | NAND2_X1 | 0.022 |   0.421 |    0.398 | 
     | FE_RC_900_0           | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.432 |    0.410 | 
     | cpuregs_reg[8][27]    | D v          | DFF_X1   | 0.000 |   0.432 |    0.410 | 
     +------------------------------------------------------------------------------+ 
Path 754: VIOLATED Setup Check with Pin cpuregs_reg[8][3]/CK 
Endpoint:   cpuregs_reg[8][3]/D  (v) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.020
- Setup                         0.026
+ Phase Shift                   0.400
= Required Time                 0.394
- Arrival Time                  0.417
= Slack Time                   -0.022
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |   -0.003 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.090 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.117 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.126 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.146 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.170 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.187 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.237 | 
     | g205827             | A1 ^ -> ZN ^ | AND2_X2  | 0.061 |   0.320 |    0.298 | 
     | g170316_dup205826   | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.364 |    0.342 | 
     | FE_OCPC2072_n_42587 | A ^ -> Z ^   | BUF_X4   | 0.031 |   0.395 |    0.373 | 
     | g199699             | B1 ^ -> ZN v | OAI22_X1 | 0.022 |   0.417 |    0.394 | 
     | cpuregs_reg[8][3]   | D v          | DFF_X1   | 0.000 |   0.417 |    0.394 | 
     +----------------------------------------------------------------------------+ 
Path 755: VIOLATED Setup Check with Pin cpuregs_reg[20][11]/CK 
Endpoint:   cpuregs_reg[20][11]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.033
- Setup                         0.023
+ Phase Shift                   0.400
= Required Time                 0.410
- Arrival Time                  0.432
= Slack Time                   -0.022
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.026 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.123 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.183 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.207 | 
     | FE_OCPC958_n_27565  | A v -> ZN ^  | INV_X4    | 0.017 |   0.246 |    0.223 | 
     | add_1312_30_g7571   | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.262 |    0.240 | 
     | FE_RC_644_0         | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.277 |    0.255 | 
     | FE_RC_643_0         | A ^ -> ZN v  | OAI21_X1  | 0.019 |   0.296 |    0.273 | 
     | g182712             | A1 v -> ZN ^ | NAND2_X1  | 0.021 |   0.317 |    0.295 | 
     | g171925_dup         | A ^ -> ZN v  | OAI221_X4 | 0.078 |   0.395 |    0.372 | 
     | g182724             | A2 v -> ZN ^ | NAND2_X1  | 0.025 |   0.420 |    0.398 | 
     | FE_RC_1334_0        | A1 ^ -> ZN v | NAND2_X1  | 0.012 |   0.432 |    0.410 | 
     | cpuregs_reg[20][11] | D v          | DFF_X1    | 0.000 |   0.432 |    0.410 | 
     +-----------------------------------------------------------------------------+ 
Path 756: VIOLATED Setup Check with Pin count_instr_reg[54]/CK 
Endpoint:   count_instr_reg[54]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[25]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.013
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.359
- Arrival Time                  0.381
= Slack Time                   -0.022
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[25]     | CK ^         |          |       |   0.014 |   -0.009 | 
     | count_instr_reg[25]     | CK ^ -> Q ^  | DFF_X1   | 0.113 |   0.127 |    0.105 | 
     | inc_add_1559_34_g1293   | A1 ^ -> ZN ^ | AND2_X2  | 0.042 |   0.169 |    0.147 | 
     | FE_RC_1449_0            | A4 ^ -> ZN v | NAND4_X4 | 0.032 |   0.201 |    0.179 | 
     | FE_RC_1450_0            | A v -> ZN ^  | INV_X4   | 0.020 |   0.221 |    0.199 | 
     | g185455                 | A1 ^ -> ZN ^ | AND4_X4  | 0.058 |   0.279 |    0.257 | 
     | inc_add_1559_34_g192073 | A1 ^ -> ZN ^ | AND3_X2  | 0.050 |   0.329 |    0.307 | 
     | FE_RC_4047_0            | A ^ -> ZN v  | INV_X2   | 0.009 |   0.338 |    0.316 | 
     | FE_RC_4046_0            | A2 v -> ZN ^ | NAND2_X2 | 0.015 |   0.353 |    0.331 | 
     | FE_RC_4042_0            | A2 ^ -> ZN v | AOI22_X2 | 0.014 |   0.367 |    0.345 | 
     | g171934                 | A v -> ZN ^  | INV_X1   | 0.014 |   0.381 |    0.359 | 
     | count_instr_reg[54]     | D ^          | DFF_X1   | 0.000 |   0.381 |    0.359 | 
     +--------------------------------------------------------------------------------+ 
Path 757: VIOLATED Setup Check with Pin cpuregs_reg[8][11]/CK 
Endpoint:   cpuregs_reg[8][11]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.033
- Setup                         0.023
+ Phase Shift                   0.400
= Required Time                 0.409
- Arrival Time                  0.431
= Slack Time                   -0.022
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.025 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.124 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.184 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.207 | 
     | FE_OCPC958_n_27565  | A v -> ZN ^  | INV_X4    | 0.017 |   0.246 |    0.224 | 
     | add_1312_30_g7571   | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.262 |    0.240 | 
     | FE_RC_644_0         | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.277 |    0.255 | 
     | FE_RC_643_0         | A ^ -> ZN v  | OAI21_X1  | 0.019 |   0.296 |    0.274 | 
     | g182712             | A1 v -> ZN ^ | NAND2_X1  | 0.021 |   0.317 |    0.295 | 
     | g182711             | A ^ -> ZN v  | OAI221_X4 | 0.078 |   0.395 |    0.373 | 
     | g186874             | A2 v -> ZN ^ | NAND2_X1  | 0.025 |   0.419 |    0.398 | 
     | FE_RC_1240_0        | A1 ^ -> ZN v | NAND2_X1  | 0.012 |   0.431 |    0.409 | 
     | cpuregs_reg[8][11]  | D v          | DFF_X1    | 0.000 |   0.431 |    0.409 | 
     +-----------------------------------------------------------------------------+ 
Path 758: VIOLATED Setup Check with Pin cpuregs_reg[26][10]/CK 
Endpoint:   cpuregs_reg[26][10]/SE (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.028
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.342
- Arrival Time                  0.364
= Slack Time                   -0.022
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |   -0.002 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.091 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.118 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.127 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.147 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.171 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.187 | 
     | g208697             | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.251 | 
     | g196137             | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.311 |    0.289 | 
     | g191656             | A1 ^ -> ZN ^ | AND2_X4  | 0.048 |   0.358 |    0.337 | 
     | cpuregs_reg[26][10] | SE ^         | SDFF_X1  | 0.005 |   0.364 |    0.342 | 
     +----------------------------------------------------------------------------+ 
Path 759: VIOLATED Setup Check with Pin cpuregs_reg[8][16]/CK 
Endpoint:   cpuregs_reg[8][16]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.018
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.389
- Arrival Time                  0.411
= Slack Time                   -0.022
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.025 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.124 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.158 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.193 | 
     | add_1312_30_g175238 | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.257 |    0.235 | 
     | add_1312_30_g189927 | A ^ -> Z ^   | XOR2_X1  | 0.048 |   0.304 |    0.283 | 
     | g172807             | A1 ^ -> ZN v | NAND2_X1 | 0.020 |   0.324 |    0.303 | 
     | FE_RC_511_0         | A1 v -> ZN v | AND2_X4  | 0.036 |   0.361 |    0.339 | 
     | FE_RC_512_0         | A v -> ZN ^  | INV_X16  | 0.018 |   0.379 |    0.357 | 
     | g199704             | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.398 |    0.376 | 
     | FE_RC_1322_0        | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.411 |    0.389 | 
     | cpuregs_reg[8][16]  | D ^          | DFF_X1   | 0.000 |   0.411 |    0.389 | 
     +----------------------------------------------------------------------------+ 
Path 760: VIOLATED Setup Check with Pin cpuregs_reg[8][9]/CK 
Endpoint:   cpuregs_reg[8][9]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.028
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.400
- Arrival Time                  0.422
= Slack Time                   -0.022
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.025 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.124 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.184 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.208 | 
     | FE_OCPC958_n_27565  | A v -> ZN ^  | INV_X4    | 0.017 |   0.246 |    0.224 | 
     | add_1312_30_g206387 | A1 ^ -> ZN v | NAND2_X2  | 0.015 |   0.260 |    0.239 | 
     | FE_RC_4014_0        | A2 v -> ZN ^ | NAND2_X1  | 0.030 |   0.290 |    0.269 | 
     | FE_RC_4011_0        | A2 ^ -> ZN v | NAND3_X4  | 0.024 |   0.314 |    0.293 | 
     | g182747             | A v -> ZN ^  | OAI221_X4 | 0.070 |   0.385 |    0.363 | 
     | g186872             | A2 ^ -> ZN v | NAND2_X1  | 0.022 |   0.407 |    0.385 | 
     | FE_RC_1332_0        | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.422 |    0.400 | 
     | cpuregs_reg[8][9]   | D ^          | DFF_X1    | 0.000 |   0.422 |    0.400 | 
     +-----------------------------------------------------------------------------+ 
Path 761: VIOLATED Setup Check with Pin cpuregs_reg[1][9]/CK 
Endpoint:   cpuregs_reg[1][9]/SE (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.021
- Setup                         0.084
+ Phase Shift                   0.400
= Required Time                 0.337
- Arrival Time                  0.359
= Slack Time                   -0.022
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |   -0.002 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.091 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.118 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.127 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.147 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.171 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.188 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.237 | 
     | g207586             | A1 ^ -> ZN ^ | AND2_X4  | 0.049 |   0.308 |    0.286 | 
     | FE_RC_3989_0        | A1 ^ -> ZN v | NAND2_X4 | 0.025 |   0.333 |    0.311 | 
     | FE_OCPC1023_n_44362 | A v -> ZN ^  | INV_X8   | 0.025 |   0.357 |    0.336 | 
     | cpuregs_reg[1][9]   | SE ^         | SDFF_X1  | 0.001 |   0.359 |    0.337 | 
     +----------------------------------------------------------------------------+ 
Path 762: VIOLATED Setup Check with Pin cpuregs_reg[26][12]/CK 
Endpoint:   cpuregs_reg[26][12]/SE (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.029
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.343
- Arrival Time                  0.364
= Slack Time                   -0.021
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |   -0.002 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.091 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.118 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.127 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.147 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.171 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.188 | 
     | g208697             | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.251 | 
     | g196137             | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.311 |    0.289 | 
     | g191656             | A1 ^ -> ZN ^ | AND2_X4  | 0.048 |   0.358 |    0.337 | 
     | cpuregs_reg[26][12] | SE ^         | SDFF_X1  | 0.006 |   0.364 |    0.343 | 
     +----------------------------------------------------------------------------+ 
Path 763: VIOLATED Setup Check with Pin cpuregs_reg[1][12]/CK 
Endpoint:   cpuregs_reg[1][12]/SE (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.084
+ Phase Shift                   0.400
= Required Time                 0.337
- Arrival Time                  0.359
= Slack Time                   -0.021
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |   -0.002 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.092 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.118 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.127 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.147 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.172 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.188 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.238 | 
     | g207586             | A1 ^ -> ZN ^ | AND2_X4  | 0.049 |   0.308 |    0.286 | 
     | FE_RC_3989_0        | A1 ^ -> ZN v | NAND2_X4 | 0.025 |   0.333 |    0.312 | 
     | FE_OCPC1023_n_44362 | A v -> ZN ^  | INV_X8   | 0.025 |   0.357 |    0.336 | 
     | cpuregs_reg[1][12]  | SE ^         | SDFF_X1  | 0.001 |   0.359 |    0.337 | 
     +----------------------------------------------------------------------------+ 
Path 764: VIOLATED Setup Check with Pin cpuregs_reg[31][12]/CK 
Endpoint:   cpuregs_reg[31][12]/SE (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[2]/QN    (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.084
+ Phase Shift                   0.400
= Required Time                 0.339
- Arrival Time                  0.360
= Slack Time                   -0.021
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     | cpu_state_reg[2]    | CK ^         |         |       |  -0.009 |   -0.031 | 
     | cpu_state_reg[2]    | CK ^ -> QN ^ | DFFR_X1 | 0.092 |   0.083 |    0.062 | 
     | FE_OFC389_n_6184    | A ^ -> ZN v  | INV_X2  | 0.016 |   0.099 |    0.078 | 
     | FE_OFC391_n_6184    | A v -> ZN ^  | INV_X1  | 0.015 |   0.115 |    0.093 | 
     | g21                 | A2 ^ -> ZN ^ | AND2_X2 | 0.039 |   0.153 |    0.132 | 
     | FE_RC_3181_0        | A2 ^ -> ZN ^ | AND2_X4 | 0.038 |   0.192 |    0.170 | 
     | FE_OFC48_n_37230    | A ^ -> ZN v  | INV_X1  | 0.013 |   0.204 |    0.183 | 
     | g206168             | A1 v -> ZN ^ | NOR2_X2 | 0.031 |   0.235 |    0.214 | 
     | g206171             | A1 ^ -> ZN ^ | AND2_X4 | 0.048 |   0.284 |    0.262 | 
     | g206177             | A1 ^ -> ZN ^ | AND2_X4 | 0.042 |   0.326 |    0.305 | 
     | FE_OCPC1154_n_42930 | A ^ -> ZN v  | INV_X8  | 0.013 |   0.339 |    0.318 | 
     | FE_OCPC1156_n_42930 | A v -> ZN ^  | INV_X8  | 0.018 |   0.357 |    0.336 | 
     | cpuregs_reg[31][12] | SE ^         | SDFF_X1 | 0.003 |   0.360 |    0.339 | 
     +---------------------------------------------------------------------------+ 
Path 765: VIOLATED Setup Check with Pin count_instr_reg[31]/CK 
Endpoint:   count_instr_reg[31]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[17]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.015
- Setup                         0.033
+ Phase Shift                   0.400
= Required Time                 0.352
- Arrival Time                  0.373
= Slack Time                   -0.021
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[17]   | CK ^         |          |       |   0.014 |   -0.007 | 
     | count_instr_reg[17]   | CK ^ -> Q ^  | DFF_X1   | 0.118 |   0.132 |    0.111 | 
     | inc_add_1559_34_g1306 | A1 ^ -> ZN ^ | AND2_X2  | 0.044 |   0.176 |    0.155 | 
     | inc_add_1559_34_g1270 | A1 ^ -> ZN ^ | AND2_X1  | 0.054 |   0.230 |    0.209 | 
     | inc_add_1559_34_g1245 | A1 ^ -> ZN ^ | AND2_X4  | 0.041 |   0.271 |    0.249 | 
     | inc_add_1559_34_g1191 | A2 ^ -> ZN v | NAND3_X1 | 0.023 |   0.294 |    0.273 | 
     | g196454               | A v -> Z v   | XOR2_X1  | 0.051 |   0.345 |    0.324 | 
     | g188488               | A1 v -> ZN ^ | OAI22_X1 | 0.028 |   0.373 |    0.352 | 
     | count_instr_reg[31]   | D ^          | DFF_X1   | 0.000 |   0.373 |    0.352 | 
     +------------------------------------------------------------------------------+ 
Path 766: VIOLATED Setup Check with Pin cpuregs_reg[20][9]/CK 
Endpoint:   cpuregs_reg[20][9]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.029
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.400
- Arrival Time                  0.422
= Slack Time                   -0.021
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.025 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.125 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.184 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.208 | 
     | FE_OCPC958_n_27565  | A v -> ZN ^  | INV_X4    | 0.017 |   0.246 |    0.225 | 
     | add_1312_30_g206387 | A1 ^ -> ZN v | NAND2_X2  | 0.015 |   0.260 |    0.239 | 
     | FE_RC_4014_0        | A2 v -> ZN ^ | NAND2_X1  | 0.030 |   0.290 |    0.269 | 
     | FE_RC_4011_0        | A2 ^ -> ZN v | NAND3_X4  | 0.024 |   0.314 |    0.293 | 
     | g171916_dup         | A v -> ZN ^  | OAI221_X4 | 0.070 |   0.385 |    0.364 | 
     | g182758             | A2 ^ -> ZN v | NAND2_X1  | 0.023 |   0.408 |    0.387 | 
     | FE_RC_1304_0        | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.422 |    0.400 | 
     | cpuregs_reg[20][9]  | D ^          | DFF_X1    | 0.000 |   0.422 |    0.400 | 
     +-----------------------------------------------------------------------------+ 
Path 767: VIOLATED Setup Check with Pin cpuregs_reg[13][14]/CK 
Endpoint:   cpuregs_reg[13][14]/D (v) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.032
- Setup                         0.024
+ Phase Shift                   0.400
= Required Time                 0.408
- Arrival Time                  0.430
= Slack Time                   -0.021
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |   -0.002 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.092 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.118 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.127 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.147 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.172 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.188 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.238 | 
     | g205988             | A1 ^ -> ZN ^ | AND2_X4  | 0.060 |   0.319 |    0.298 | 
     | g205994             | A1 ^ -> ZN ^ | AND2_X4  | 0.049 |   0.368 |    0.347 | 
     | FE_OCPC1598_n_42750 | A ^ -> ZN v  | INV_X4   | 0.018 |   0.386 |    0.365 | 
     | FE_OCPC1601_n_42750 | A v -> ZN ^  | INV_X4   | 0.027 |   0.413 |    0.391 | 
     | g168939             | B1 ^ -> ZN v | OAI21_X1 | 0.017 |   0.430 |    0.408 | 
     | cpuregs_reg[13][14] | D v          | DFF_X1   | 0.000 |   0.430 |    0.408 | 
     +----------------------------------------------------------------------------+ 
Path 768: VIOLATED Setup Check with Pin cpuregs_reg[31][16]/CK 
Endpoint:   cpuregs_reg[31][16]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.027
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.397
- Arrival Time                  0.418
= Slack Time                   -0.021
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.025 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.125 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.158 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.194 | 
     | add_1312_30_g175238 | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.257 |    0.235 | 
     | add_1312_30_g189927 | A ^ -> Z ^   | XOR2_X1  | 0.048 |   0.304 |    0.283 | 
     | g172807             | A1 ^ -> ZN v | NAND2_X1 | 0.020 |   0.324 |    0.303 | 
     | FE_RC_511_0         | A1 v -> ZN v | AND2_X4  | 0.036 |   0.361 |    0.339 | 
     | FE_RC_512_0         | A v -> ZN ^  | INV_X16  | 0.018 |   0.379 |    0.358 | 
     | g198864             | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.398 |    0.377 | 
     | g198863             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.418 |    0.397 | 
     | cpuregs_reg[31][16] | D ^          | DFF_X1   | 0.000 |   0.418 |    0.397 | 
     +----------------------------------------------------------------------------+ 
Path 769: VIOLATED Setup Check with Pin cpuregs_reg[1][30]/CK 
Endpoint:   cpuregs_reg[1][30]/SE (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.084
+ Phase Shift                   0.400
= Required Time                 0.338
- Arrival Time                  0.359
= Slack Time                   -0.021
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |   -0.002 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.092 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.119 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.128 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.147 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.172 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.188 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.238 | 
     | g207586             | A1 ^ -> ZN ^ | AND2_X4  | 0.049 |   0.308 |    0.287 | 
     | FE_RC_3989_0        | A1 ^ -> ZN v | NAND2_X4 | 0.025 |   0.333 |    0.312 | 
     | FE_OCPC1023_n_44362 | A v -> ZN ^  | INV_X8   | 0.025 |   0.357 |    0.336 | 
     | cpuregs_reg[1][30]  | SE ^         | SDFF_X1  | 0.001 |   0.359 |    0.338 | 
     +----------------------------------------------------------------------------+ 
Path 770: VIOLATED Setup Check with Pin count_instr_reg[47]/CK 
Endpoint:   count_instr_reg[47]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[25]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.018
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.354
- Arrival Time                  0.375
= Slack Time                   -0.021
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                              |              |          |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[25]          | CK ^         |          |       |   0.014 |   -0.007 | 
     | count_instr_reg[25]          | CK ^ -> Q ^  | DFF_X1   | 0.113 |   0.127 |    0.106 | 
     | inc_add_1559_34_g1293        | A1 ^ -> ZN ^ | AND2_X2  | 0.042 |   0.169 |    0.148 | 
     | FE_RC_1449_0                 | A4 ^ -> ZN v | NAND4_X4 | 0.032 |   0.201 |    0.180 | 
     | FE_RC_1450_0                 | A v -> ZN ^  | INV_X4   | 0.020 |   0.221 |    0.200 | 
     | inc_add_1559_34_g1194_175230 | A1 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.278 |    0.257 | 
     | inc_add_1559_34_g1147        | A1 ^ -> ZN ^ | AND2_X2  | 0.033 |   0.311 |    0.290 | 
     | FE_RC_1446_0                 | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.324 |    0.303 | 
     | FE_RC_1445_0                 | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.343 |    0.322 | 
     | g203416                      | A1 ^ -> ZN v | AOI22_X1 | 0.017 |   0.360 |    0.339 | 
     | g171983                      | A v -> ZN ^  | INV_X1   | 0.015 |   0.375 |    0.354 | 
     | count_instr_reg[47]          | D ^          | DFF_X1   | 0.000 |   0.375 |    0.354 | 
     +-------------------------------------------------------------------------------------+ 
Path 771: VIOLATED Setup Check with Pin count_instr_reg[34]/CK 
Endpoint:   count_instr_reg[34]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[25]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.019
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.352
- Arrival Time                  0.373
= Slack Time                   -0.021
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                              |              |          |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[25]          | CK ^         |          |       |   0.014 |   -0.007 | 
     | count_instr_reg[25]          | CK ^ -> Q ^  | DFF_X1   | 0.113 |   0.127 |    0.106 | 
     | inc_add_1559_34_g1293        | A1 ^ -> ZN ^ | AND2_X2  | 0.042 |   0.169 |    0.148 | 
     | FE_RC_1449_0                 | A4 ^ -> ZN v | NAND4_X4 | 0.032 |   0.201 |    0.180 | 
     | FE_RC_1450_0                 | A v -> ZN ^  | INV_X4   | 0.020 |   0.221 |    0.200 | 
     | inc_add_1559_34_g1194_175230 | A1 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.278 |    0.257 | 
     | inc_add_1559_34_g1148        | A1 ^ -> ZN ^ | AND2_X2  | 0.036 |   0.314 |    0.293 | 
     | FE_RC_4063_0                 | A2 ^ -> ZN v | NOR2_X2  | 0.010 |   0.324 |    0.303 | 
     | FE_RC_4062_0                 | A1 v -> ZN ^ | NOR2_X2  | 0.018 |   0.342 |    0.321 | 
     | FE_RC_4060_0                 | A2 ^ -> ZN v | AOI22_X1 | 0.016 |   0.359 |    0.338 | 
     | g171973                      | A v -> ZN ^  | INV_X1   | 0.014 |   0.373 |    0.352 | 
     | count_instr_reg[34]          | D ^          | DFF_X1   | 0.000 |   0.373 |    0.352 | 
     +-------------------------------------------------------------------------------------+ 
Path 772: VIOLATED Setup Check with Pin cpuregs_reg[8][10]/CK 
Endpoint:   cpuregs_reg[8][10]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.026
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.397
- Arrival Time                  0.418
= Slack Time                   -0.021
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.025 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.125 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.185 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.208 | 
     | add_1312_30_g182880 | A1 v -> ZN ^ | NOR2_X2   | 0.024 |   0.253 |    0.232 | 
     | add_1312_30_g7543   | A ^ -> ZN ^  | XNOR2_X1  | 0.043 |   0.296 |    0.275 | 
     | g182658             | A1 ^ -> ZN v | NAND2_X2  | 0.020 |   0.316 |    0.295 | 
     | g182657             | A v -> ZN ^  | OAI221_X2 | 0.030 |   0.347 |    0.326 | 
     | FE_OCPC1569_n_18368 | A ^ -> Z ^   | BUF_X8    | 0.039 |   0.385 |    0.364 | 
     | g186876             | A2 ^ -> ZN v | NAND2_X1  | 0.018 |   0.403 |    0.382 | 
     | FE_RC_1384_0        | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.418 |    0.397 | 
     | cpuregs_reg[8][10]  | D ^          | DFF_X1    | 0.000 |   0.418 |    0.397 | 
     +-----------------------------------------------------------------------------+ 
Path 773: VIOLATED Setup Check with Pin cpuregs_reg[31][9]/CK 
Endpoint:   cpuregs_reg[31][9]/SE (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[2]/QN   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.083
+ Phase Shift                   0.400
= Required Time                 0.339
- Arrival Time                  0.360
= Slack Time                   -0.021
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     | cpu_state_reg[2]    | CK ^         |         |       |  -0.009 |   -0.030 | 
     | cpu_state_reg[2]    | CK ^ -> QN ^ | DFFR_X1 | 0.092 |   0.083 |    0.062 | 
     | FE_OFC389_n_6184    | A ^ -> ZN v  | INV_X2  | 0.016 |   0.099 |    0.079 | 
     | FE_OFC391_n_6184    | A v -> ZN ^  | INV_X1  | 0.015 |   0.115 |    0.094 | 
     | g21                 | A2 ^ -> ZN ^ | AND2_X2 | 0.039 |   0.153 |    0.132 | 
     | FE_RC_3181_0        | A2 ^ -> ZN ^ | AND2_X4 | 0.038 |   0.192 |    0.171 | 
     | FE_OFC48_n_37230    | A ^ -> ZN v  | INV_X1  | 0.013 |   0.204 |    0.183 | 
     | g206168             | A1 v -> ZN ^ | NOR2_X2 | 0.031 |   0.235 |    0.215 | 
     | g206171             | A1 ^ -> ZN ^ | AND2_X4 | 0.048 |   0.284 |    0.263 | 
     | g206177             | A1 ^ -> ZN ^ | AND2_X4 | 0.042 |   0.326 |    0.305 | 
     | FE_OCPC1154_n_42930 | A ^ -> ZN v  | INV_X8  | 0.013 |   0.339 |    0.318 | 
     | FE_OCPC1156_n_42930 | A v -> ZN ^  | INV_X8  | 0.018 |   0.357 |    0.336 | 
     | cpuregs_reg[31][9]  | SE ^         | SDFF_X2 | 0.003 |   0.360 |    0.339 | 
     +---------------------------------------------------------------------------+ 
Path 774: VIOLATED Setup Check with Pin count_instr_reg[26]/CK 
Endpoint:   count_instr_reg[26]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[17]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.015
- Setup                         0.033
+ Phase Shift                   0.400
= Required Time                 0.352
- Arrival Time                  0.373
= Slack Time                   -0.021
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[17]   | CK ^         |          |       |   0.014 |   -0.006 | 
     | count_instr_reg[17]   | CK ^ -> Q ^  | DFF_X1   | 0.118 |   0.132 |    0.112 | 
     | inc_add_1559_34_g1306 | A1 ^ -> ZN ^ | AND2_X2  | 0.044 |   0.176 |    0.155 | 
     | inc_add_1559_34_g1270 | A1 ^ -> ZN ^ | AND2_X1  | 0.054 |   0.230 |    0.209 | 
     | inc_add_1559_34_g1245 | A1 ^ -> ZN ^ | AND2_X4  | 0.041 |   0.271 |    0.250 | 
     | inc_add_1559_34_g1199 | A2 ^ -> ZN v | NAND3_X1 | 0.023 |   0.294 |    0.273 | 
     | g196468               | A v -> Z v   | XOR2_X1  | 0.052 |   0.346 |    0.325 | 
     | g188487               | A1 v -> ZN ^ | OAI22_X1 | 0.027 |   0.373 |    0.352 | 
     | count_instr_reg[26]   | D ^          | DFF_X1   | 0.000 |   0.373 |    0.352 | 
     +------------------------------------------------------------------------------+ 
Path 775: VIOLATED Setup Check with Pin cpuregs_reg[1][19]/CK 
Endpoint:   cpuregs_reg[1][19]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.023
+ Phase Shift                   0.400
= Required Time                 0.400
- Arrival Time                  0.421
= Slack Time                   -0.021
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                 |              |          |       |  Time   |   Time   | 
     |---------------------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]                   | CK ^         |          |       |  -0.004 |   -0.024 | 
     | reg_pc_reg[7]                   | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.125 | 
     | g201449                         | A1 ^ -> ZN ^ | AND3_X1  | 0.057 |   0.203 |    0.182 | 
     | g192202_dup                     | A2 ^ -> ZN v | NAND2_X2 | 0.017 |   0.220 |    0.199 | 
     | g203880                         | A1 v -> ZN ^ | NOR2_X1  | 0.024 |   0.244 |    0.223 | 
     | FE_RC_3221_0                    | A2 ^ -> ZN v | NAND3_X1 | 0.025 |   0.269 |    0.248 | 
     | add_1312_30_g7547               | A v -> ZN v  | XNOR2_X1 | 0.042 |   0.311 |    0.290 | 
     | FE_RC_4135_0                    | A1 v -> ZN ^ | NAND2_X2 | 0.020 |   0.331 |    0.311 | 
     | FE_RC_4134_0                    | A1 ^ -> ZN v | NAND3_X4 | 0.023 |   0.354 |    0.334 | 
     | FE_OFC535_n_21762               | A v -> ZN ^  | INV_X8   | 0.025 |   0.380 |    0.359 | 
     | FE_OCPC1008_FE_OFN45682_n_21762 | A ^ -> ZN v  | INV_X8   | 0.013 |   0.393 |    0.372 | 
     | g207602                         | A2 v -> ZN ^ | NAND2_X1 | 0.016 |   0.409 |    0.388 | 
     | FE_RC_1352_0                    | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.421 |    0.400 | 
     | cpuregs_reg[1][19]              | D v          | DFF_X1   | 0.000 |   0.421 |    0.400 | 
     +----------------------------------------------------------------------------------------+ 
Path 776: VIOLATED Setup Check with Pin cpuregs_reg[8][14]/CK 
Endpoint:   cpuregs_reg[8][14]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.030
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.401
- Arrival Time                  0.422
= Slack Time                   -0.021
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.024 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.125 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.185 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.208 | 
     | add_1312_30_g182881 | A1 v -> ZN ^ | NOR2_X2   | 0.023 |   0.253 |    0.232 | 
     | add_1312_30_g7541   | A ^ -> ZN ^  | XNOR2_X1  | 0.039 |   0.292 |    0.271 | 
     | g182767             | A1 ^ -> ZN v | NAND2_X1  | 0.021 |   0.313 |    0.292 | 
     | g182766             | A v -> ZN ^  | OAI221_X4 | 0.072 |   0.385 |    0.364 | 
     | g186870             | A2 ^ -> ZN v | NAND2_X1  | 0.022 |   0.407 |    0.387 | 
     | FE_RC_1370_0        | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.422 |    0.401 | 
     | cpuregs_reg[8][14]  | D ^          | DFF_X1    | 0.000 |   0.422 |    0.401 | 
     +-----------------------------------------------------------------------------+ 
Path 777: VIOLATED Setup Check with Pin count_instr_reg[53]/CK 
Endpoint:   count_instr_reg[53]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[25]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.013
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.359
- Arrival Time                  0.379
= Slack Time                   -0.021
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[25]   | CK ^         |          |       |   0.014 |   -0.007 | 
     | count_instr_reg[25]   | CK ^ -> Q ^  | DFF_X1   | 0.113 |   0.127 |    0.106 | 
     | inc_add_1559_34_g1293 | A1 ^ -> ZN ^ | AND2_X2  | 0.042 |   0.169 |    0.148 | 
     | FE_RC_1449_0          | A4 ^ -> ZN v | NAND4_X4 | 0.032 |   0.201 |    0.180 | 
     | FE_RC_1450_0          | A v -> ZN ^  | INV_X4   | 0.020 |   0.221 |    0.201 | 
     | g185455               | A1 ^ -> ZN ^ | AND4_X4  | 0.058 |   0.279 |    0.259 | 
     | g185459               | A1 ^ -> ZN ^ | AND2_X2  | 0.035 |   0.315 |    0.294 | 
     | FE_RC_1544_0          | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.327 |    0.306 | 
     | FE_RC_1543_0          | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.347 |    0.326 | 
     | g203420               | A1 ^ -> ZN v | AOI22_X1 | 0.017 |   0.364 |    0.343 | 
     | g171948               | A v -> ZN ^  | INV_X1   | 0.016 |   0.379 |    0.359 | 
     | count_instr_reg[53]   | D ^          | DFF_X1   | 0.000 |   0.379 |    0.359 | 
     +------------------------------------------------------------------------------+ 
Path 778: VIOLATED Setup Check with Pin cpuregs_reg[26][9]/CK 
Endpoint:   cpuregs_reg[26][9]/SE (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.029
- Setup                         0.085
+ Phase Shift                   0.400
= Required Time                 0.344
- Arrival Time                  0.364
= Slack Time                   -0.020
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |   0.019 |   -0.001 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.092 | 
     | g173022            | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.119 | 
     | FE_RC_2515_0       | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.128 | 
     | FE_RC_2513_0       | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.148 | 
     | FE_RC_2512_0       | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.172 | 
     | g30                | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.189 | 
     | g208697            | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.252 | 
     | g196137            | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.311 |    0.290 | 
     | g191656            | A1 ^ -> ZN ^ | AND2_X4  | 0.048 |   0.358 |    0.338 | 
     | cpuregs_reg[26][9] | SE ^         | SDFF_X2  | 0.006 |   0.364 |    0.344 | 
     +---------------------------------------------------------------------------+ 
Path 779: VIOLATED Setup Check with Pin cpuregs_reg[31][30]/CK 
Endpoint:   cpuregs_reg[31][30]/SE (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[2]/QN    (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.083
+ Phase Shift                   0.400
= Required Time                 0.340
- Arrival Time                  0.360
= Slack Time                   -0.020
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     | cpu_state_reg[2]    | CK ^         |         |       |  -0.009 |   -0.030 | 
     | cpu_state_reg[2]    | CK ^ -> QN ^ | DFFR_X1 | 0.092 |   0.083 |    0.063 | 
     | FE_OFC389_n_6184    | A ^ -> ZN v  | INV_X2  | 0.016 |   0.099 |    0.079 | 
     | FE_OFC391_n_6184    | A v -> ZN ^  | INV_X1  | 0.015 |   0.115 |    0.094 | 
     | g21                 | A2 ^ -> ZN ^ | AND2_X2 | 0.039 |   0.153 |    0.133 | 
     | FE_RC_3181_0        | A2 ^ -> ZN ^ | AND2_X4 | 0.038 |   0.192 |    0.171 | 
     | FE_OFC48_n_37230    | A ^ -> ZN v  | INV_X1  | 0.013 |   0.204 |    0.184 | 
     | g206168             | A1 v -> ZN ^ | NOR2_X2 | 0.031 |   0.235 |    0.215 | 
     | g206171             | A1 ^ -> ZN ^ | AND2_X4 | 0.048 |   0.284 |    0.263 | 
     | g206177             | A1 ^ -> ZN ^ | AND2_X4 | 0.042 |   0.326 |    0.306 | 
     | FE_OCPC1154_n_42930 | A ^ -> ZN v  | INV_X8  | 0.013 |   0.339 |    0.319 | 
     | FE_OCPC1156_n_42930 | A v -> ZN ^  | INV_X8  | 0.018 |   0.357 |    0.336 | 
     | cpuregs_reg[31][30] | SE ^         | SDFF_X2 | 0.003 |   0.360 |    0.340 | 
     +---------------------------------------------------------------------------+ 
Path 780: VIOLATED Setup Check with Pin cpuregs_reg[24][2]/CK 
Endpoint:   cpuregs_reg[24][2]/D (v) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.025
+ Phase Shift                   0.400
= Required Time                 0.397
- Arrival Time                  0.417
= Slack Time                   -0.020
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |   -0.001 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.092 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.119 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.128 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.148 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.172 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.189 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.239 | 
     | g205827             | A1 ^ -> ZN ^ | AND2_X2  | 0.061 |   0.320 |    0.300 | 
     | g205831             | A1 ^ -> ZN ^ | AND2_X4  | 0.043 |   0.363 |    0.343 | 
     | FE_OCPC2157_n_42590 | A ^ -> Z ^   | BUF_X4   | 0.032 |   0.395 |    0.375 | 
     | g190443             | B1 ^ -> ZN v | OAI22_X1 | 0.022 |   0.417 |    0.397 | 
     | cpuregs_reg[24][2]  | D v          | DFF_X1   | 0.000 |   0.417 |    0.397 | 
     +----------------------------------------------------------------------------+ 
Path 781: VIOLATED Setup Check with Pin cpuregs_reg[25][9]/CK 
Endpoint:   cpuregs_reg[25][9]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.029
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.400
- Arrival Time                  0.421
= Slack Time                   -0.020
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.024 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.125 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.185 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.209 | 
     | FE_OCPC958_n_27565  | A v -> ZN ^  | INV_X4    | 0.017 |   0.246 |    0.225 | 
     | add_1312_30_g206387 | A1 ^ -> ZN v | NAND2_X2  | 0.015 |   0.260 |    0.240 | 
     | FE_RC_4014_0        | A2 v -> ZN ^ | NAND2_X1  | 0.030 |   0.290 |    0.270 | 
     | FE_RC_4011_0        | A2 ^ -> ZN v | NAND3_X4  | 0.024 |   0.314 |    0.294 | 
     | g182747             | A v -> ZN ^  | OAI221_X4 | 0.070 |   0.385 |    0.364 | 
     | g198423             | A2 ^ -> ZN v | NAND2_X1  | 0.023 |   0.407 |    0.387 | 
     | FE_RC_975_0         | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.421 |    0.400 | 
     | cpuregs_reg[25][9]  | D ^          | DFF_X1    | 0.000 |   0.421 |    0.400 | 
     +-----------------------------------------------------------------------------+ 
Path 782: VIOLATED Setup Check with Pin count_cycle_reg[52]/CK 
Endpoint:   count_cycle_reg[52]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[16]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.009
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.362
- Arrival Time                  0.382
= Slack Time                   -0.020
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[16]     | CK ^         |          |       |   0.014 |   -0.006 | 
     | count_cycle_reg[16]     | CK ^ -> Q ^  | DFF_X1   | 0.117 |   0.131 |    0.111 | 
     | inc_add_1428_40_g188502 | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.174 |    0.154 | 
     | FE_RC_3339_0            | A1 ^ -> ZN v | NAND4_X4 | 0.024 |   0.198 |    0.178 | 
     | FE_RC_3340_0            | A v -> ZN ^  | INV_X4   | 0.019 |   0.217 |    0.197 | 
     | g185469                 | A1 ^ -> ZN ^ | AND4_X4  | 0.058 |   0.275 |    0.255 | 
     | inc_add_1428_40_g1183   | A1 ^ -> ZN ^ | AND3_X2  | 0.045 |   0.320 |    0.300 | 
     | FE_RC_1528_0            | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.333 |    0.312 | 
     | FE_RC_1527_0            | A v -> ZN ^  | OAI21_X1 | 0.017 |   0.350 |    0.329 | 
     | g172924                 | A1 ^ -> ZN ^ | AND2_X1  | 0.032 |   0.382 |    0.362 | 
     | count_cycle_reg[52]     | D ^          | DFF_X1   | 0.000 |   0.382 |    0.362 | 
     +--------------------------------------------------------------------------------+ 
Path 783: VIOLATED Setup Check with Pin cpuregs_reg[26][13]/CK 
Endpoint:   cpuregs_reg[26][13]/SE (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.029
- Setup                         0.085
+ Phase Shift                   0.400
= Required Time                 0.344
- Arrival Time                  0.364
= Slack Time                   -0.020
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |   -0.001 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.093 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.119 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.128 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.148 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.173 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.189 | 
     | g208697             | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.253 | 
     | g196137             | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.311 |    0.291 | 
     | g191656             | A1 ^ -> ZN ^ | AND2_X4  | 0.048 |   0.358 |    0.338 | 
     | cpuregs_reg[26][13] | SE ^         | SDFF_X2  | 0.005 |   0.364 |    0.344 | 
     +----------------------------------------------------------------------------+ 
Path 784: VIOLATED Setup Check with Pin cpuregs_reg[26][30]/CK 
Endpoint:   cpuregs_reg[26][30]/SE (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.029
- Setup                         0.085
+ Phase Shift                   0.400
= Required Time                 0.344
- Arrival Time                  0.364
= Slack Time                   -0.020
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |   -0.001 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.093 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.119 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.128 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.148 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.173 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.189 | 
     | g208697             | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.253 | 
     | g196137             | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.311 |    0.291 | 
     | g191656             | A1 ^ -> ZN ^ | AND2_X4  | 0.048 |   0.358 |    0.338 | 
     | cpuregs_reg[26][30] | SE ^         | SDFF_X2  | 0.006 |   0.364 |    0.344 | 
     +----------------------------------------------------------------------------+ 
Path 785: VIOLATED Setup Check with Pin cpuregs_reg[9][14]/CK 
Endpoint:   cpuregs_reg[9][14]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.031
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.403
- Arrival Time                  0.423
= Slack Time                   -0.020
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.024 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.126 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.185 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.209 | 
     | add_1312_30_g182881 | A1 v -> ZN ^ | NOR2_X2   | 0.023 |   0.253 |    0.232 | 
     | add_1312_30_g7541   | A ^ -> ZN ^  | XNOR2_X1  | 0.039 |   0.292 |    0.272 | 
     | g182767             | A1 ^ -> ZN v | NAND2_X1  | 0.021 |   0.313 |    0.292 | 
     | g182766             | A v -> ZN ^  | OAI221_X4 | 0.072 |   0.385 |    0.365 | 
     | g200025             | A2 ^ -> ZN v | NAND2_X1  | 0.022 |   0.407 |    0.387 | 
     | FE_RC_1368_0        | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.423 |    0.403 | 
     | cpuregs_reg[9][14]  | D ^          | DFF_X1    | 0.000 |   0.423 |    0.403 | 
     +-----------------------------------------------------------------------------+ 
Path 786: VIOLATED Setup Check with Pin cpuregs_reg[1][13]/CK 
Endpoint:   cpuregs_reg[1][13]/SE (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.084
+ Phase Shift                   0.400
= Required Time                 0.339
- Arrival Time                  0.359
= Slack Time                   -0.020
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |   -0.001 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.093 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.120 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.129 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.148 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.173 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.189 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.239 | 
     | g207586             | A1 ^ -> ZN ^ | AND2_X4  | 0.049 |   0.308 |    0.288 | 
     | FE_RC_3989_0        | A1 ^ -> ZN v | NAND2_X4 | 0.025 |   0.333 |    0.313 | 
     | FE_OCPC1023_n_44362 | A v -> ZN ^  | INV_X8   | 0.025 |   0.357 |    0.337 | 
     | cpuregs_reg[1][13]  | SE ^         | SDFF_X1  | 0.001 |   0.359 |    0.339 | 
     +----------------------------------------------------------------------------+ 
Path 787: VIOLATED Setup Check with Pin cpuregs_reg[1][11]/CK 
Endpoint:   cpuregs_reg[1][11]/SE (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.084
+ Phase Shift                   0.400
= Required Time                 0.339
- Arrival Time                  0.359
= Slack Time                   -0.020
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |   -0.000 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.093 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.120 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.129 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.149 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.173 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.189 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.239 | 
     | g207586             | A1 ^ -> ZN ^ | AND2_X4  | 0.049 |   0.308 |    0.288 | 
     | FE_RC_3989_0        | A1 ^ -> ZN v | NAND2_X4 | 0.025 |   0.333 |    0.313 | 
     | FE_OCPC1023_n_44362 | A v -> ZN ^  | INV_X8   | 0.025 |   0.357 |    0.338 | 
     | cpuregs_reg[1][11]  | SE ^         | SDFF_X1  | 0.001 |   0.359 |    0.339 | 
     +----------------------------------------------------------------------------+ 
Path 788: VIOLATED Setup Check with Pin cpuregs_reg[1][15]/CK 
Endpoint:   cpuregs_reg[1][15]/SE (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.084
+ Phase Shift                   0.400
= Required Time                 0.339
- Arrival Time                  0.359
= Slack Time                   -0.020
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |   -0.000 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.093 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.120 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.129 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.149 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.173 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.189 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.239 | 
     | g207586             | A1 ^ -> ZN ^ | AND2_X4  | 0.049 |   0.308 |    0.288 | 
     | FE_RC_3989_0        | A1 ^ -> ZN v | NAND2_X4 | 0.025 |   0.333 |    0.313 | 
     | FE_OCPC1023_n_44362 | A v -> ZN ^  | INV_X8   | 0.025 |   0.357 |    0.338 | 
     | cpuregs_reg[1][15]  | SE ^         | SDFF_X1  | 0.001 |   0.359 |    0.339 | 
     +----------------------------------------------------------------------------+ 
Path 789: VIOLATED Setup Check with Pin cpuregs_reg[31][10]/CK 
Endpoint:   cpuregs_reg[31][10]/SE (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[2]/QN    (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.024
- Setup                         0.084
+ Phase Shift                   0.400
= Required Time                 0.340
- Arrival Time                  0.360
= Slack Time                   -0.020
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     | cpu_state_reg[2]    | CK ^         |         |       |  -0.009 |   -0.029 | 
     | cpu_state_reg[2]    | CK ^ -> QN ^ | DFFR_X1 | 0.092 |   0.083 |    0.063 | 
     | FE_OFC389_n_6184    | A ^ -> ZN v  | INV_X2  | 0.016 |   0.099 |    0.080 | 
     | FE_OFC391_n_6184    | A v -> ZN ^  | INV_X1  | 0.015 |   0.115 |    0.095 | 
     | g21                 | A2 ^ -> ZN ^ | AND2_X2 | 0.039 |   0.153 |    0.133 | 
     | FE_RC_3181_0        | A2 ^ -> ZN ^ | AND2_X4 | 0.038 |   0.192 |    0.172 | 
     | FE_OFC48_n_37230    | A ^ -> ZN v  | INV_X1  | 0.013 |   0.204 |    0.184 | 
     | g206168             | A1 v -> ZN ^ | NOR2_X2 | 0.031 |   0.235 |    0.216 | 
     | g206171             | A1 ^ -> ZN ^ | AND2_X4 | 0.048 |   0.284 |    0.264 | 
     | g206177             | A1 ^ -> ZN ^ | AND2_X4 | 0.042 |   0.326 |    0.306 | 
     | FE_OCPC1154_n_42930 | A ^ -> ZN v  | INV_X8  | 0.013 |   0.339 |    0.319 | 
     | FE_OCPC1156_n_42930 | A v -> ZN ^  | INV_X8  | 0.018 |   0.357 |    0.337 | 
     | cpuregs_reg[31][10] | SE ^         | SDFF_X1 | 0.003 |   0.360 |    0.340 | 
     +---------------------------------------------------------------------------+ 
Path 790: VIOLATED Setup Check with Pin cpuregs_reg[31][13]/CK 
Endpoint:   cpuregs_reg[31][13]/SE (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[2]/QN    (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.083
+ Phase Shift                   0.400
= Required Time                 0.340
- Arrival Time                  0.360
= Slack Time                   -0.020
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     | cpu_state_reg[2]    | CK ^         |         |       |  -0.009 |   -0.029 | 
     | cpu_state_reg[2]    | CK ^ -> QN ^ | DFFR_X1 | 0.092 |   0.083 |    0.063 | 
     | FE_OFC389_n_6184    | A ^ -> ZN v  | INV_X2  | 0.016 |   0.099 |    0.080 | 
     | FE_OFC391_n_6184    | A v -> ZN ^  | INV_X1  | 0.015 |   0.115 |    0.095 | 
     | g21                 | A2 ^ -> ZN ^ | AND2_X2 | 0.039 |   0.153 |    0.134 | 
     | FE_RC_3181_0        | A2 ^ -> ZN ^ | AND2_X4 | 0.038 |   0.192 |    0.172 | 
     | FE_OFC48_n_37230    | A ^ -> ZN v  | INV_X1  | 0.013 |   0.204 |    0.185 | 
     | g206168             | A1 v -> ZN ^ | NOR2_X2 | 0.031 |   0.235 |    0.216 | 
     | g206171             | A1 ^ -> ZN ^ | AND2_X4 | 0.048 |   0.284 |    0.264 | 
     | g206177             | A1 ^ -> ZN ^ | AND2_X4 | 0.042 |   0.326 |    0.306 | 
     | FE_OCPC1154_n_42930 | A ^ -> ZN v  | INV_X8  | 0.013 |   0.339 |    0.319 | 
     | FE_OCPC1156_n_42930 | A v -> ZN ^  | INV_X8  | 0.018 |   0.357 |    0.337 | 
     | cpuregs_reg[31][13] | SE ^         | SDFF_X2 | 0.003 |   0.360 |    0.340 | 
     +---------------------------------------------------------------------------+ 
Path 791: VIOLATED Setup Check with Pin cpuregs_reg[31][11]/CK 
Endpoint:   cpuregs_reg[31][11]/SE (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[2]/QN    (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.083
+ Phase Shift                   0.400
= Required Time                 0.339
- Arrival Time                  0.359
= Slack Time                   -0.020
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     | cpu_state_reg[2]    | CK ^         |         |       |  -0.009 |   -0.029 | 
     | cpu_state_reg[2]    | CK ^ -> QN ^ | DFFR_X1 | 0.092 |   0.083 |    0.063 | 
     | FE_OFC389_n_6184    | A ^ -> ZN v  | INV_X2  | 0.016 |   0.099 |    0.080 | 
     | FE_OFC391_n_6184    | A v -> ZN ^  | INV_X1  | 0.015 |   0.115 |    0.095 | 
     | g21                 | A2 ^ -> ZN ^ | AND2_X2 | 0.039 |   0.153 |    0.134 | 
     | FE_RC_3181_0        | A2 ^ -> ZN ^ | AND2_X4 | 0.038 |   0.192 |    0.172 | 
     | FE_OFC48_n_37230    | A ^ -> ZN v  | INV_X1  | 0.013 |   0.204 |    0.185 | 
     | g206168             | A1 v -> ZN ^ | NOR2_X2 | 0.031 |   0.235 |    0.216 | 
     | g206171             | A1 ^ -> ZN ^ | AND2_X4 | 0.048 |   0.284 |    0.264 | 
     | g206177             | A1 ^ -> ZN ^ | AND2_X4 | 0.042 |   0.326 |    0.307 | 
     | FE_OCPC1154_n_42930 | A ^ -> ZN v  | INV_X8  | 0.013 |   0.339 |    0.320 | 
     | FE_OCPC1156_n_42930 | A v -> ZN ^  | INV_X8  | 0.018 |   0.357 |    0.337 | 
     | cpuregs_reg[31][11] | SE ^         | SDFF_X2 | 0.002 |   0.359 |    0.339 | 
     +---------------------------------------------------------------------------+ 
Path 792: VIOLATED Setup Check with Pin cpuregs_reg[9][13]/CK 
Endpoint:   cpuregs_reg[9][13]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.027
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.399
- Arrival Time                  0.418
= Slack Time                   -0.019
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.023 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.126 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.186 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.210 | 
     | g191631             | A1 v -> ZN ^ | NOR2_X2   | 0.027 |   0.256 |    0.236 | 
     | FE_RC_4010_0        | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.271 |    0.252 | 
     | FE_RC_4019_0        | A2 v -> ZN ^ | NAND2_X1  | 0.020 |   0.291 |    0.272 | 
     | FE_RC_4018_0        | A1 ^ -> ZN v | NAND3_X2  | 0.020 |   0.311 |    0.291 | 
     | g182729             | A v -> ZN ^  | OAI221_X4 | 0.070 |   0.381 |    0.361 | 
     | g200027             | A2 ^ -> ZN v | NAND2_X1  | 0.022 |   0.403 |    0.383 | 
     | FE_RC_1244_0        | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.418 |    0.399 | 
     | cpuregs_reg[9][13]  | D ^          | DFF_X1    | 0.000 |   0.418 |    0.399 | 
     +-----------------------------------------------------------------------------+ 
Path 793: VIOLATED Setup Check with Pin count_instr_reg[29]/CK 
Endpoint:   count_instr_reg[29]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[17]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.015
- Setup                         0.033
+ Phase Shift                   0.400
= Required Time                 0.352
- Arrival Time                  0.372
= Slack Time                   -0.019
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[17]   | CK ^         |          |       |   0.014 |   -0.005 | 
     | count_instr_reg[17]   | CK ^ -> Q ^  | DFF_X1   | 0.118 |   0.132 |    0.113 | 
     | inc_add_1559_34_g1306 | A1 ^ -> ZN ^ | AND2_X2  | 0.044 |   0.176 |    0.157 | 
     | inc_add_1559_34_g1270 | A1 ^ -> ZN ^ | AND2_X1  | 0.054 |   0.230 |    0.211 | 
     | inc_add_1559_34_g1245 | A1 ^ -> ZN ^ | AND2_X4  | 0.041 |   0.271 |    0.251 | 
     | FE_RC_1586_0          | A2 ^ -> ZN v | NAND3_X1 | 0.023 |   0.294 |    0.274 | 
     | g196462               | A v -> Z v   | XOR2_X1  | 0.052 |   0.346 |    0.326 | 
     | g172133               | A1 v -> ZN ^ | OAI22_X1 | 0.026 |   0.372 |    0.352 | 
     | count_instr_reg[29]   | D ^          | DFF_X1   | 0.000 |   0.372 |    0.352 | 
     +------------------------------------------------------------------------------+ 
Path 794: VIOLATED Setup Check with Pin cpuregs_reg[8][0]/CK 
Endpoint:   cpuregs_reg[8][0]/D  (v) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.021
- Setup                         0.025
+ Phase Shift                   0.400
= Required Time                 0.396
- Arrival Time                  0.415
= Slack Time                   -0.019
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.000 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.094 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.121 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.129 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.149 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.174 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.190 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.240 | 
     | g205827             | A1 ^ -> ZN ^ | AND2_X2  | 0.061 |   0.320 |    0.301 | 
     | g170316_dup205826   | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.364 |    0.345 | 
     | FE_OCPC2072_n_42587 | A ^ -> Z ^   | BUF_X4   | 0.031 |   0.395 |    0.376 | 
     | FE_RC_1406_0        | A1 ^ -> ZN v | OAI22_X1 | 0.020 |   0.415 |    0.396 | 
     | cpuregs_reg[8][0]   | D v          | DFF_X1   | 0.000 |   0.415 |    0.396 | 
     +----------------------------------------------------------------------------+ 
Path 795: VIOLATED Setup Check with Pin cpu_state_reg[5]/CK 
Endpoint:   cpu_state_reg[5]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_op1_reg[1]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.009
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.362
- Arrival Time                  0.381
= Slack Time                   -0.019
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.017
     = Beginpoint Arrival Time       0.017
     +----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                 |              |          |       |  Time   |   Time   | 
     |---------------------------------+--------------+----------+-------+---------+----------| 
     | reg_op1_reg[1]                  | CK ^         |          |       |   0.017 |   -0.002 | 
     | reg_op1_reg[1]                  | CK ^ -> Q v  | DFF_X1   | 0.113 |   0.130 |    0.111 | 
     | FE_OCPC1728_FE_OFN97_pcpi_rs1_1 | A v -> Z v   | BUF_X4   | 0.032 |   0.162 |    0.143 | 
     | FE_OCPC2047_FE_OFN97_pcpi_rs1_1 | A v -> ZN ^  | INV_X4   | 0.020 |   0.182 |    0.163 | 
     | FE_OCPC2053_FE_OFN45715_n_6598  | A ^ -> ZN v  | INV_X4   | 0.015 |   0.197 |    0.178 | 
     | g97112__186351                  | A1 v -> ZN v | OR2_X2   | 0.047 |   0.244 |    0.225 | 
     | FE_RC_1362_0                    | A1 v -> ZN ^ | NAND3_X2 | 0.023 |   0.267 |    0.248 | 
     | FE_RC_3254_0                    | A ^ -> ZN v  | INV_X1   | 0.013 |   0.279 |    0.260 | 
     | g172216                         | A v -> ZN ^  | INV_X1   | 0.016 |   0.295 |    0.276 | 
     | FE_RC_1487_0                    | A1 ^ -> ZN v | NAND3_X2 | 0.022 |   0.317 |    0.298 | 
     | g169288                         | A1 v -> ZN ^ | NOR2_X4  | 0.030 |   0.347 |    0.328 | 
     | g193708                         | A1 ^ -> ZN ^ | AND2_X1  | 0.034 |   0.381 |    0.362 | 
     | cpu_state_reg[5]                | D ^          | DFF_X1   | 0.000 |   0.381 |    0.362 | 
     +----------------------------------------------------------------------------------------+ 
Path 796: VIOLATED Setup Check with Pin count_instr_reg[28]/CK 
Endpoint:   count_instr_reg[28]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[17]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.015
- Setup                         0.033
+ Phase Shift                   0.400
= Required Time                 0.352
- Arrival Time                  0.371
= Slack Time                   -0.019
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[17]   | CK ^         |          |       |   0.014 |   -0.005 | 
     | count_instr_reg[17]   | CK ^ -> Q ^  | DFF_X1   | 0.118 |   0.132 |    0.113 | 
     | inc_add_1559_34_g1306 | A1 ^ -> ZN ^ | AND2_X2  | 0.044 |   0.176 |    0.157 | 
     | inc_add_1559_34_g1270 | A1 ^ -> ZN ^ | AND2_X1  | 0.054 |   0.230 |    0.211 | 
     | inc_add_1559_34_g1245 | A1 ^ -> ZN ^ | AND2_X4  | 0.041 |   0.271 |    0.251 | 
     | inc_add_1559_34_g1193 | A2 ^ -> ZN v | NAND3_X1 | 0.023 |   0.294 |    0.275 | 
     | g196450               | A v -> Z v   | XOR2_X1  | 0.052 |   0.345 |    0.326 | 
     | g188485               | A1 v -> ZN ^ | OAI22_X1 | 0.026 |   0.371 |    0.352 | 
     | count_instr_reg[28]   | D ^          | DFF_X1   | 0.000 |   0.371 |    0.352 | 
     +------------------------------------------------------------------------------+ 
Path 797: VIOLATED Setup Check with Pin cpuregs_reg[8][13]/CK 
Endpoint:   cpuregs_reg[8][13]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.028
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.400
- Arrival Time                  0.419
= Slack Time                   -0.019
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |   0.019 |    0.000 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.094 | 
     | g173022            | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.121 | 
     | FE_RC_2515_0       | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.130 | 
     | FE_RC_2513_0       | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.149 | 
     | FE_RC_2512_0       | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.174 | 
     | g30                | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.190 | 
     | g205985            | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.240 | 
     | g205827            | A1 ^ -> ZN ^ | AND2_X2  | 0.061 |   0.320 |    0.301 | 
     | g205829            | A1 ^ -> ZN ^ | AND2_X4  | 0.060 |   0.380 |    0.361 | 
     | g186873            | A1 ^ -> ZN v | NAND2_X1 | 0.023 |   0.403 |    0.384 | 
     | FE_RC_1168_0       | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.419 |    0.400 | 
     | cpuregs_reg[8][13] | D ^          | DFF_X1   | 0.000 |   0.419 |    0.400 | 
     +---------------------------------------------------------------------------+ 
Path 798: VIOLATED Setup Check with Pin count_instr_reg[30]/CK 
Endpoint:   count_instr_reg[30]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[17]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.014
- Setup                         0.033
+ Phase Shift                   0.400
= Required Time                 0.353
- Arrival Time                  0.371
= Slack Time                   -0.019
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[17]   | CK ^         |          |       |   0.014 |   -0.005 | 
     | count_instr_reg[17]   | CK ^ -> Q ^  | DFF_X1   | 0.118 |   0.132 |    0.114 | 
     | inc_add_1559_34_g1306 | A1 ^ -> ZN ^ | AND2_X2  | 0.044 |   0.176 |    0.157 | 
     | inc_add_1559_34_g1270 | A1 ^ -> ZN ^ | AND2_X1  | 0.054 |   0.230 |    0.211 | 
     | inc_add_1559_34_g1245 | A1 ^ -> ZN ^ | AND2_X4  | 0.041 |   0.271 |    0.252 | 
     | FE_RC_1557_0          | A2 ^ -> ZN v | NAND3_X1 | 0.023 |   0.294 |    0.275 | 
     | g196465               | A v -> Z v   | XOR2_X1  | 0.052 |   0.346 |    0.327 | 
     | g172134               | A1 v -> ZN ^ | OAI22_X1 | 0.026 |   0.371 |    0.353 | 
     | count_instr_reg[30]   | D ^          | DFF_X1   | 0.000 |   0.371 |    0.353 | 
     +------------------------------------------------------------------------------+ 
Path 799: VIOLATED Setup Check with Pin cpuregs_reg[31][15]/CK 
Endpoint:   cpuregs_reg[31][15]/SE (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[2]/QN    (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.024
- Setup                         0.084
+ Phase Shift                   0.400
= Required Time                 0.340
- Arrival Time                  0.359
= Slack Time                   -0.019
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     | cpu_state_reg[2]    | CK ^         |         |       |  -0.009 |   -0.028 | 
     | cpu_state_reg[2]    | CK ^ -> QN ^ | DFFR_X1 | 0.092 |   0.083 |    0.064 | 
     | FE_OFC389_n_6184    | A ^ -> ZN v  | INV_X2  | 0.016 |   0.099 |    0.081 | 
     | FE_OFC391_n_6184    | A v -> ZN ^  | INV_X1  | 0.015 |   0.115 |    0.096 | 
     | g21                 | A2 ^ -> ZN ^ | AND2_X2 | 0.039 |   0.153 |    0.134 | 
     | FE_RC_3181_0        | A2 ^ -> ZN ^ | AND2_X4 | 0.038 |   0.192 |    0.173 | 
     | FE_OFC48_n_37230    | A ^ -> ZN v  | INV_X1  | 0.013 |   0.204 |    0.185 | 
     | g206168             | A1 v -> ZN ^ | NOR2_X2 | 0.031 |   0.235 |    0.217 | 
     | g206171             | A1 ^ -> ZN ^ | AND2_X4 | 0.048 |   0.284 |    0.265 | 
     | g206177             | A1 ^ -> ZN ^ | AND2_X4 | 0.042 |   0.326 |    0.307 | 
     | FE_OCPC1154_n_42930 | A ^ -> ZN v  | INV_X8  | 0.013 |   0.339 |    0.320 | 
     | FE_OCPC1156_n_42930 | A v -> ZN ^  | INV_X8  | 0.018 |   0.357 |    0.338 | 
     | cpuregs_reg[31][15] | SE ^         | SDFF_X1 | 0.002 |   0.359 |    0.340 | 
     +---------------------------------------------------------------------------+ 
Path 800: VIOLATED Setup Check with Pin cpuregs_reg[1][10]/CK 
Endpoint:   cpuregs_reg[1][10]/SE (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.024
- Setup                         0.084
+ Phase Shift                   0.400
= Required Time                 0.340
- Arrival Time                  0.359
= Slack Time                   -0.018
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.001 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.094 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.121 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.130 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.150 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.174 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.191 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.241 | 
     | g207586             | A1 ^ -> ZN ^ | AND2_X4  | 0.049 |   0.308 |    0.289 | 
     | FE_RC_3989_0        | A1 ^ -> ZN v | NAND2_X4 | 0.025 |   0.333 |    0.314 | 
     | FE_OCPC1023_n_44362 | A v -> ZN ^  | INV_X8   | 0.025 |   0.357 |    0.339 | 
     | cpuregs_reg[1][10]  | SE ^         | SDFF_X1  | 0.001 |   0.359 |    0.340 | 
     +----------------------------------------------------------------------------+ 
Path 801: VIOLATED Setup Check with Pin cpuregs_reg[25][13]/CK 
Endpoint:   cpuregs_reg[25][13]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.029
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.400
- Arrival Time                  0.419
= Slack Time                   -0.018
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.022 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.127 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.187 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.211 | 
     | g191631             | A1 v -> ZN ^ | NOR2_X2   | 0.027 |   0.256 |    0.237 | 
     | FE_RC_4010_0        | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.271 |    0.253 | 
     | FE_RC_4019_0        | A2 v -> ZN ^ | NAND2_X1  | 0.020 |   0.291 |    0.273 | 
     | FE_RC_4018_0        | A1 ^ -> ZN v | NAND3_X2  | 0.020 |   0.311 |    0.292 | 
     | g171928_dup         | A v -> ZN ^  | OAI221_X4 | 0.070 |   0.381 |    0.363 | 
     | g198422             | A2 ^ -> ZN v | NAND2_X1  | 0.022 |   0.403 |    0.385 | 
     | FE_RC_4099_0        | A2 v -> ZN ^ | NAND2_X1  | 0.016 |   0.419 |    0.400 | 
     | cpuregs_reg[25][13] | D ^          | DFF_X1    | 0.000 |   0.419 |    0.400 | 
     +-----------------------------------------------------------------------------+ 
Path 802: VIOLATED Setup Check with Pin count_instr_reg[55]/CK 
Endpoint:   count_instr_reg[55]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[25]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.013
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.358
- Arrival Time                  0.377
= Slack Time                   -0.018
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                              |              |          |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[25]          | CK ^         |          |       |   0.014 |   -0.005 | 
     | count_instr_reg[25]          | CK ^ -> Q ^  | DFF_X1   | 0.113 |   0.127 |    0.108 | 
     | inc_add_1559_34_g1293        | A1 ^ -> ZN ^ | AND2_X2  | 0.042 |   0.169 |    0.151 | 
     | FE_RC_1449_0                 | A4 ^ -> ZN v | NAND4_X4 | 0.032 |   0.201 |    0.183 | 
     | FE_RC_1450_0                 | A v -> ZN ^  | INV_X4   | 0.020 |   0.221 |    0.203 | 
     | inc_add_1559_34_g1194_175230 | A1 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.278 |    0.260 | 
     | inc_add_1559_34_g192071      | A1 ^ -> ZN ^ | AND3_X2  | 0.048 |   0.326 |    0.308 | 
     | FE_RC_4059_0                 | A ^ -> ZN v  | INV_X2   | 0.009 |   0.335 |    0.316 | 
     | FE_RC_4058_0                 | A2 v -> ZN ^ | NAND2_X2 | 0.013 |   0.348 |    0.329 | 
     | FE_RC_4054_0                 | A2 ^ -> ZN v | AOI22_X1 | 0.015 |   0.362 |    0.344 | 
     | g171935                      | A v -> ZN ^  | INV_X1   | 0.014 |   0.377 |    0.358 | 
     | count_instr_reg[55]          | D ^          | DFF_X1   | 0.000 |   0.377 |    0.358 | 
     +-------------------------------------------------------------------------------------+ 
Path 803: VIOLATED Setup Check with Pin count_cycle_reg[38]/CK 
Endpoint:   count_cycle_reg[38]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[16]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.015
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.355
- Arrival Time                  0.373
= Slack Time                   -0.018
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                             |              |          |       |  Time   |   Time   | 
     |-----------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[16]         | CK ^         |          |       |   0.014 |   -0.004 | 
     | count_cycle_reg[16]         | CK ^ -> Q ^  | DFF_X1   | 0.117 |   0.131 |    0.113 | 
     | inc_add_1428_40_g188502     | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.174 |    0.156 | 
     | FE_RC_3339_0                | A1 ^ -> ZN v | NAND4_X4 | 0.024 |   0.198 |    0.180 | 
     | FE_RC_3340_0                | A v -> ZN ^  | INV_X4   | 0.019 |   0.217 |    0.199 | 
     | inc_add_1428_40_g1344_0_dup | A1 ^ -> ZN ^ | AND4_X4  | 0.067 |   0.284 |    0.266 | 
     | inc_add_1428_40_g188748     | A1 ^ -> ZN ^ | AND2_X1  | 0.046 |   0.330 |    0.312 | 
     | FE_RC_3300_0                | A3 ^ -> ZN v | NAND3_X1 | 0.021 |   0.351 |    0.333 | 
     | FE_RC_3299_0                | A v -> ZN ^  | OAI21_X1 | 0.022 |   0.373 |    0.355 | 
     | count_cycle_reg[38]         | D ^          | DFF_X1   | 0.000 |   0.373 |    0.355 | 
     +------------------------------------------------------------------------------------+ 
Path 804: VIOLATED Setup Check with Pin cpuregs_reg[4][3]/CK 
Endpoint:   cpuregs_reg[4][3]/D  (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.016
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.386
- Arrival Time                  0.403
= Slack Time                   -0.018
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3] | CK ^         |          |       |   0.019 |    0.002 | 
     | latched_rd_reg[3] | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.095 | 
     | g173022           | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.122 | 
     | FE_RC_2515_0      | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.131 | 
     | FE_RC_2513_0      | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.151 | 
     | FE_RC_2512_0      | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.175 | 
     | g30               | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.191 | 
     | g205985           | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.241 | 
     | g170963_dup195219 | A1 ^ -> ZN ^ | AND2_X2  | 0.053 |   0.312 |    0.295 | 
     | g189765_dup203145 | A1 ^ -> ZN ^ | AND2_X4  | 0.052 |   0.364 |    0.347 | 
     | g203151           | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.384 |    0.366 | 
     | g194067           | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.403 |    0.386 | 
     | cpuregs_reg[4][3] | D ^          | DFF_X1   | 0.000 |   0.403 |    0.386 | 
     +--------------------------------------------------------------------------+ 
Path 805: VIOLATED Setup Check with Pin cpuregs_reg[24][1]/CK 
Endpoint:   cpuregs_reg[24][1]/D (v) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.025
- Setup                         0.025
+ Phase Shift                   0.400
= Required Time                 0.400
- Arrival Time                  0.417
= Slack Time                   -0.018
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.002 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.095 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.122 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.131 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.151 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.175 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.191 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.241 | 
     | g205827             | A1 ^ -> ZN ^ | AND2_X2  | 0.061 |   0.320 |    0.303 | 
     | g205831             | A1 ^ -> ZN ^ | AND2_X4  | 0.043 |   0.363 |    0.346 | 
     | FE_OCPC2157_n_42590 | A ^ -> Z ^   | BUF_X4   | 0.032 |   0.395 |    0.378 | 
     | g190445             | B1 ^ -> ZN v | OAI22_X1 | 0.022 |   0.417 |    0.400 | 
     | cpuregs_reg[24][1]  | D v          | DFF_X1   | 0.000 |   0.417 |    0.400 | 
     +----------------------------------------------------------------------------+ 
Path 806: VIOLATED Setup Check with Pin cpuregs_reg[6][12]/CK 
Endpoint:   cpuregs_reg[6][12]/SE (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.084
+ Phase Shift                   0.400
= Required Time                 0.338
- Arrival Time                  0.356
= Slack Time                   -0.018
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.002 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.095 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.122 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.131 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.151 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.175 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.191 | 
     | g208697             | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.255 | 
     | g202166             | A1 ^ -> ZN ^ | AND2_X4  | 0.049 |   0.322 |    0.305 | 
     | FE_OCPC2137_n_38835 | A ^ -> Z ^   | BUF_X8   | 0.029 |   0.352 |    0.334 | 
     | cpuregs_reg[6][12]  | SE ^         | SDFF_X1  | 0.004 |   0.356 |    0.338 | 
     +----------------------------------------------------------------------------+ 
Path 807: VIOLATED Setup Check with Pin cpuregs_reg[16][19]/CK 
Endpoint:   cpuregs_reg[16][19]/D (v) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.069
- Setup                         0.026
+ Phase Shift                   0.400
= Required Time                 0.443
- Arrival Time                  0.461
= Slack Time                   -0.018
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                 |              |          |       |  Time   |   Time   | 
     |---------------------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]               | CK ^         |          |       |   0.019 |    0.002 | 
     | latched_rd_reg[3]               | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.095 | 
     | g173022                         | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.122 | 
     | FE_RC_2515_0                    | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.131 | 
     | FE_RC_2513_0                    | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.151 | 
     | FE_RC_2512_0                    | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.175 | 
     | g30                             | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.191 | 
     | g205985                         | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.241 | 
     | g205827                         | A1 ^ -> ZN ^ | AND2_X2  | 0.061 |   0.320 |    0.303 | 
     | g188817_dup205833               | A1 ^ -> ZN ^ | AND2_X4  | 0.055 |   0.375 |    0.357 | 
     | FE_OCPC1841_n_42592             | A ^ -> Z ^   | BUF_X8   | 0.027 |   0.402 |    0.384 | 
     | FE_OCPC2093_FE_OFN45549_n_42592 | A ^ -> Z ^   | BUF_X2   | 0.037 |   0.439 |    0.421 | 
     | g202036                         | B1 ^ -> ZN v | OAI22_X1 | 0.022 |   0.461 |    0.443 | 
     | cpuregs_reg[16][19]             | D v          | DFF_X1   | 0.000 |   0.461 |    0.443 | 
     +----------------------------------------------------------------------------------------+ 
Path 808: VIOLATED Setup Check with Pin cpuregs_reg[26][31]/CK 
Endpoint:   cpuregs_reg[26][31]/SE (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.029
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.343
- Arrival Time                  0.361
= Slack Time                   -0.018
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.002 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.095 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.122 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.131 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.151 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.175 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.192 | 
     | g208697             | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.255 | 
     | g196137             | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.311 |    0.293 | 
     | g191656             | A1 ^ -> ZN ^ | AND2_X4  | 0.048 |   0.358 |    0.341 | 
     | cpuregs_reg[26][31] | SE ^         | SDFF_X2  | 0.002 |   0.361 |    0.343 | 
     +----------------------------------------------------------------------------+ 
Path 809: VIOLATED Setup Check with Pin cpuregs_reg[24][4]/CK 
Endpoint:   cpuregs_reg[24][4]/D (v) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.020
- Setup                         0.025
+ Phase Shift                   0.400
= Required Time                 0.395
- Arrival Time                  0.413
= Slack Time                   -0.017
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.002 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.095 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.122 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.131 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.151 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.175 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.192 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.242 | 
     | g205827             | A1 ^ -> ZN ^ | AND2_X2  | 0.061 |   0.320 |    0.303 | 
     | g205831             | A1 ^ -> ZN ^ | AND2_X4  | 0.043 |   0.363 |    0.346 | 
     | FE_OCPC2159_n_42590 | A ^ -> Z ^   | BUF_X2   | 0.030 |   0.393 |    0.376 | 
     | g190441             | B1 ^ -> ZN v | OAI22_X1 | 0.019 |   0.413 |    0.395 | 
     | cpuregs_reg[24][4]  | D v          | DFF_X1   | 0.000 |   0.413 |    0.395 | 
     +----------------------------------------------------------------------------+ 
Path 810: VIOLATED Setup Check with Pin cpuregs_reg[26][15]/CK 
Endpoint:   cpuregs_reg[26][15]/SE (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.032
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.346
- Arrival Time                  0.363
= Slack Time                   -0.017
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.002 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.095 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.122 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.131 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.151 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.175 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.192 | 
     | g208697             | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.255 | 
     | g196137             | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.311 |    0.293 | 
     | g191656             | A1 ^ -> ZN ^ | AND2_X4  | 0.048 |   0.358 |    0.341 | 
     | cpuregs_reg[26][15] | SE ^         | SDFF_X1  | 0.005 |   0.363 |    0.346 | 
     +----------------------------------------------------------------------------+ 
Path 811: VIOLATED Setup Check with Pin cpuregs_reg[6][13]/CK 
Endpoint:   cpuregs_reg[6][13]/SE (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.083
+ Phase Shift                   0.400
= Required Time                 0.338
- Arrival Time                  0.356
= Slack Time                   -0.017
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.002 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.095 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.122 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.131 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.151 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.175 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.192 | 
     | g208697             | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.255 | 
     | g202166             | A1 ^ -> ZN ^ | AND2_X4  | 0.049 |   0.322 |    0.305 | 
     | FE_OCPC2137_n_38835 | A ^ -> Z ^   | BUF_X8   | 0.029 |   0.352 |    0.334 | 
     | cpuregs_reg[6][13]  | SE ^         | SDFF_X2  | 0.004 |   0.356 |    0.338 | 
     +----------------------------------------------------------------------------+ 
Path 812: VIOLATED Setup Check with Pin cpuregs_reg[16][5]/CK 
Endpoint:   cpuregs_reg[16][5]/D (v) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.069
- Setup                         0.025
+ Phase Shift                   0.400
= Required Time                 0.444
- Arrival Time                  0.461
= Slack Time                   -0.017
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                 |              |          |       |  Time   |   Time   | 
     |---------------------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]               | CK ^         |          |       |   0.019 |    0.002 | 
     | latched_rd_reg[3]               | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.095 | 
     | g173022                         | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.122 | 
     | FE_RC_2515_0                    | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.131 | 
     | FE_RC_2513_0                    | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.151 | 
     | FE_RC_2512_0                    | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.175 | 
     | g30                             | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.192 | 
     | g205985                         | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.242 | 
     | g205827                         | A1 ^ -> ZN ^ | AND2_X2  | 0.061 |   0.320 |    0.303 | 
     | g188817_dup205833               | A1 ^ -> ZN ^ | AND2_X4  | 0.055 |   0.375 |    0.358 | 
     | FE_OCPC1841_n_42592             | A ^ -> Z ^   | BUF_X8   | 0.027 |   0.402 |    0.384 | 
     | FE_OCPC2093_FE_OFN45549_n_42592 | A ^ -> Z ^   | BUF_X2   | 0.037 |   0.439 |    0.422 | 
     | g202039                         | B1 ^ -> ZN v | OAI22_X1 | 0.022 |   0.461 |    0.444 | 
     | cpuregs_reg[16][5]              | D v          | DFF_X1   | 0.000 |   0.461 |    0.444 | 
     +----------------------------------------------------------------------------------------+ 
Path 813: VIOLATED Setup Check with Pin cpuregs_reg[4][1]/CK 
Endpoint:   cpuregs_reg[4][1]/D  (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.016
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.386
- Arrival Time                  0.403
= Slack Time                   -0.017
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3] | CK ^         |          |       |   0.019 |    0.002 | 
     | latched_rd_reg[3] | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.095 | 
     | g173022           | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.122 | 
     | FE_RC_2515_0      | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.131 | 
     | FE_RC_2513_0      | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.151 | 
     | FE_RC_2512_0      | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.175 | 
     | g30               | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.192 | 
     | g205985           | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.242 | 
     | g170963_dup195219 | A1 ^ -> ZN ^ | AND2_X2  | 0.053 |   0.312 |    0.295 | 
     | g189765_dup203145 | A1 ^ -> ZN ^ | AND2_X4  | 0.052 |   0.364 |    0.347 | 
     | g203152           | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.383 |    0.366 | 
     | g194064           | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.403 |    0.386 | 
     | cpuregs_reg[4][1] | D ^          | DFF_X1   | 0.000 |   0.403 |    0.386 | 
     +--------------------------------------------------------------------------+ 
Path 814: VIOLATED Setup Check with Pin cpuregs_reg[22][10]/CK 
Endpoint:   cpuregs_reg[22][10]/SE (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.028
- Setup                         0.084
+ Phase Shift                   0.400
= Required Time                 0.344
- Arrival Time                  0.361
= Slack Time                   -0.017
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.002 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.096 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.122 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.131 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.151 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.176 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.192 | 
     | g208697             | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.256 | 
     | g208291             | A1 ^ -> ZN ^ | AND3_X4  | 0.055 |   0.328 |    0.311 | 
     | FE_OCPC1052_n_45073 | A ^ -> Z ^   | BUF_X8   | 0.032 |   0.360 |    0.343 | 
     | cpuregs_reg[22][10] | SE ^         | SDFF_X1  | 0.001 |   0.361 |    0.344 | 
     +----------------------------------------------------------------------------+ 
Path 815: VIOLATED Setup Check with Pin cpuregs_reg[6][9]/CK 
Endpoint:   cpuregs_reg[6][9]/SE (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.084
+ Phase Shift                   0.400
= Required Time                 0.338
- Arrival Time                  0.356
= Slack Time                   -0.017
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.002 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.096 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.123 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.131 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.151 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.176 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.192 | 
     | g208697             | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.256 | 
     | g202166             | A1 ^ -> ZN ^ | AND2_X4  | 0.049 |   0.322 |    0.305 | 
     | FE_OCPC2137_n_38835 | A ^ -> Z ^   | BUF_X8   | 0.029 |   0.352 |    0.334 | 
     | cpuregs_reg[6][9]   | SE ^         | SDFF_X1  | 0.004 |   0.356 |    0.338 | 
     +----------------------------------------------------------------------------+ 
Path 816: VIOLATED Setup Check with Pin cpuregs_reg[26][29]/CK 
Endpoint:   cpuregs_reg[26][29]/SE (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.030
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.344
- Arrival Time                  0.361
= Slack Time                   -0.017
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.002 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.096 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.123 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.132 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.151 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.176 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.192 | 
     | g208697             | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.256 | 
     | g196137             | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.311 |    0.294 | 
     | g191656             | A1 ^ -> ZN ^ | AND2_X4  | 0.048 |   0.358 |    0.341 | 
     | cpuregs_reg[26][29] | SE ^         | SDFF_X2  | 0.003 |   0.361 |    0.344 | 
     +----------------------------------------------------------------------------+ 
Path 817: VIOLATED Setup Check with Pin cpuregs_reg[6][30]/CK 
Endpoint:   cpuregs_reg[6][30]/SE (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.083
+ Phase Shift                   0.400
= Required Time                 0.339
- Arrival Time                  0.356
= Slack Time                   -0.017
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.002 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.096 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.123 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.132 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.151 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.176 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.192 | 
     | g208697             | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.256 | 
     | g202166             | A1 ^ -> ZN ^ | AND2_X4  | 0.049 |   0.322 |    0.305 | 
     | FE_OCPC2137_n_38835 | A ^ -> Z ^   | BUF_X8   | 0.029 |   0.352 |    0.335 | 
     | cpuregs_reg[6][30]  | SE ^         | SDFF_X2  | 0.004 |   0.356 |    0.339 | 
     +----------------------------------------------------------------------------+ 
Path 818: VIOLATED Setup Check with Pin cpuregs_reg[26][14]/CK 
Endpoint:   cpuregs_reg[26][14]/SE (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.032
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.346
- Arrival Time                  0.362
= Slack Time                   -0.017
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.003 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.096 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.123 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.132 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.152 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.176 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.192 | 
     | g208697             | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.256 | 
     | g196137             | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.311 |    0.294 | 
     | g191656             | A1 ^ -> ZN ^ | AND2_X4  | 0.048 |   0.358 |    0.342 | 
     | cpuregs_reg[26][14] | SE ^         | SDFF_X1  | 0.004 |   0.362 |    0.346 | 
     +----------------------------------------------------------------------------+ 
Path 819: VIOLATED Setup Check with Pin cpuregs_reg[26][11]/CK 
Endpoint:   cpuregs_reg[26][11]/SE (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.032
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.346
- Arrival Time                  0.363
= Slack Time                   -0.017
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.003 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.096 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.123 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.132 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.152 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.176 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.192 | 
     | g208697             | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.256 | 
     | g196137             | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.311 |    0.294 | 
     | g191656             | A1 ^ -> ZN ^ | AND2_X4  | 0.048 |   0.358 |    0.342 | 
     | cpuregs_reg[26][11] | SE ^         | SDFF_X2  | 0.004 |   0.363 |    0.346 | 
     +----------------------------------------------------------------------------+ 
Path 820: VIOLATED Setup Check with Pin cpuregs_reg[3][8]/CK 
Endpoint:   cpuregs_reg[3][8]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[2]/QN (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.017
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.387
- Arrival Time                  0.404
= Slack Time                   -0.017
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[2]    | CK ^         |          |       |  -0.009 |   -0.026 | 
     | cpu_state_reg[2]    | CK ^ -> QN ^ | DFFR_X1  | 0.092 |   0.083 |    0.066 | 
     | FE_OFC389_n_6184    | A ^ -> ZN v  | INV_X2   | 0.016 |   0.099 |    0.083 | 
     | FE_OFC391_n_6184    | A v -> ZN ^  | INV_X1   | 0.015 |   0.115 |    0.098 | 
     | g21                 | A2 ^ -> ZN ^ | AND2_X2  | 0.039 |   0.153 |    0.136 | 
     | FE_RC_3181_0        | A2 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.192 |    0.175 | 
     | FE_OFC48_n_37230    | A ^ -> ZN v  | INV_X1   | 0.013 |   0.204 |    0.187 | 
     | g206168             | A1 v -> ZN ^ | NOR2_X2  | 0.031 |   0.235 |    0.219 | 
     | FE_OCPC2231_n_42921 | A ^ -> Z ^   | BUF_X1   | 0.032 |   0.267 |    0.251 | 
     | FE_RC_4031_0        | A2 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.303 |    0.287 | 
     | FE_OFC831_n_44791   | A ^ -> Z ^   | BUF_X8   | 0.030 |   0.334 |    0.317 | 
     | FE_OFC832_n_44791   | A ^ -> Z ^   | BUF_X8   | 0.035 |   0.368 |    0.352 | 
     | g208017             | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.385 |    0.368 | 
     | g191900             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.404 |    0.387 | 
     | cpuregs_reg[3][8]   | D ^          | DFF_X1   | 0.000 |   0.404 |    0.387 | 
     +----------------------------------------------------------------------------+ 
Path 821: VIOLATED Setup Check with Pin cpuregs_reg[23][12]/CK 
Endpoint:   cpuregs_reg[23][12]/SE (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[2]/QN    (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.029
- Setup                         0.084
+ Phase Shift                   0.400
= Required Time                 0.346
- Arrival Time                  0.363
= Slack Time                   -0.017
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     | cpu_state_reg[2]    | CK ^         |         |       |  -0.009 |   -0.026 | 
     | cpu_state_reg[2]    | CK ^ -> QN ^ | DFFR_X1 | 0.092 |   0.083 |    0.066 | 
     | FE_OFC389_n_6184    | A ^ -> ZN v  | INV_X2  | 0.016 |   0.099 |    0.083 | 
     | FE_OFC391_n_6184    | A v -> ZN ^  | INV_X1  | 0.015 |   0.115 |    0.098 | 
     | g21                 | A2 ^ -> ZN ^ | AND2_X2 | 0.039 |   0.153 |    0.136 | 
     | FE_RC_3181_0        | A2 ^ -> ZN ^ | AND2_X4 | 0.038 |   0.192 |    0.175 | 
     | FE_OFC48_n_37230    | A ^ -> ZN v  | INV_X1  | 0.013 |   0.204 |    0.187 | 
     | g206168             | A1 v -> ZN ^ | NOR2_X2 | 0.031 |   0.235 |    0.219 | 
     | g206171             | A1 ^ -> ZN ^ | AND2_X4 | 0.048 |   0.284 |    0.267 | 
     | g208592             | A1 ^ -> ZN ^ | AND2_X4 | 0.041 |   0.325 |    0.308 | 
     | FE_OCPC1063_n_45390 | A ^ -> ZN v  | INV_X8  | 0.016 |   0.341 |    0.324 | 
     | FE_OCPC1064_n_45390 | A v -> ZN ^  | INV_X16 | 0.019 |   0.360 |    0.343 | 
     | cpuregs_reg[23][12] | SE ^         | SDFF_X1 | 0.002 |   0.363 |    0.346 | 
     +---------------------------------------------------------------------------+ 
Path 822: VIOLATED Setup Check with Pin cpuregs_reg[16][6]/CK 
Endpoint:   cpuregs_reg[16][6]/D (v) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.069
- Setup                         0.025
+ Phase Shift                   0.400
= Required Time                 0.444
- Arrival Time                  0.461
= Slack Time                   -0.017
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                 |              |          |       |  Time   |   Time   | 
     |---------------------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]               | CK ^         |          |       |   0.019 |    0.003 | 
     | latched_rd_reg[3]               | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.096 | 
     | g173022                         | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.123 | 
     | FE_RC_2515_0                    | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.132 | 
     | FE_RC_2513_0                    | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.152 | 
     | FE_RC_2512_0                    | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.176 | 
     | g30                             | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.192 | 
     | g205985                         | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.242 | 
     | g205827                         | A1 ^ -> ZN ^ | AND2_X2  | 0.061 |   0.320 |    0.303 | 
     | g188817_dup205833               | A1 ^ -> ZN ^ | AND2_X4  | 0.055 |   0.375 |    0.358 | 
     | FE_OCPC1841_n_42592             | A ^ -> Z ^   | BUF_X8   | 0.027 |   0.402 |    0.385 | 
     | FE_OCPC2093_FE_OFN45549_n_42592 | A ^ -> Z ^   | BUF_X2   | 0.037 |   0.439 |    0.422 | 
     | g202032                         | B1 ^ -> ZN v | OAI22_X1 | 0.022 |   0.461 |    0.444 | 
     | cpuregs_reg[16][6]              | D v          | DFF_X1   | 0.000 |   0.461 |    0.444 | 
     +----------------------------------------------------------------------------------------+ 
Path 823: VIOLATED Setup Check with Pin cpuregs_reg[11][12]/CK 
Endpoint:   cpuregs_reg[11][12]/SE (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.024
- Setup                         0.084
+ Phase Shift                   0.400
= Required Time                 0.340
- Arrival Time                  0.357
= Slack Time                   -0.017
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.003 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.096 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.123 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.132 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.152 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.176 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.193 | 
     | g208697             | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.256 | 
     | g208690             | A1 ^ -> ZN ^ | AND2_X4  | 0.037 |   0.310 |    0.294 | 
     | FE_OCPC1080_n_45486 | A ^ -> ZN v  | INV_X4   | 0.021 |   0.331 |    0.315 | 
     | FE_OCPC1083_n_45486 | A v -> ZN ^  | INV_X16  | 0.024 |   0.355 |    0.338 | 
     | cpuregs_reg[11][12] | SE ^         | SDFF_X1  | 0.002 |   0.357 |    0.340 | 
     +----------------------------------------------------------------------------+ 
Path 824: VIOLATED Setup Check with Pin cpuregs_reg[23][13]/CK 
Endpoint:   cpuregs_reg[23][13]/SE (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[2]/QN    (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.029
- Setup                         0.083
+ Phase Shift                   0.400
= Required Time                 0.346
- Arrival Time                  0.362
= Slack Time                   -0.016
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     | cpu_state_reg[2]    | CK ^         |         |       |  -0.009 |   -0.026 | 
     | cpu_state_reg[2]    | CK ^ -> QN ^ | DFFR_X1 | 0.092 |   0.083 |    0.066 | 
     | FE_OFC389_n_6184    | A ^ -> ZN v  | INV_X2  | 0.016 |   0.099 |    0.083 | 
     | FE_OFC391_n_6184    | A v -> ZN ^  | INV_X1  | 0.015 |   0.115 |    0.098 | 
     | g21                 | A2 ^ -> ZN ^ | AND2_X2 | 0.039 |   0.153 |    0.137 | 
     | FE_RC_3181_0        | A2 ^ -> ZN ^ | AND2_X4 | 0.038 |   0.192 |    0.175 | 
     | FE_OFC48_n_37230    | A ^ -> ZN v  | INV_X1  | 0.013 |   0.204 |    0.188 | 
     | g206168             | A1 v -> ZN ^ | NOR2_X2 | 0.031 |   0.235 |    0.219 | 
     | g206171             | A1 ^ -> ZN ^ | AND2_X4 | 0.048 |   0.284 |    0.267 | 
     | g208592             | A1 ^ -> ZN ^ | AND2_X4 | 0.041 |   0.325 |    0.308 | 
     | FE_OCPC1063_n_45390 | A ^ -> ZN v  | INV_X8  | 0.016 |   0.341 |    0.324 | 
     | FE_OCPC1064_n_45390 | A v -> ZN ^  | INV_X16 | 0.019 |   0.360 |    0.344 | 
     | cpuregs_reg[23][13] | SE ^         | SDFF_X2 | 0.002 |   0.362 |    0.346 | 
     +---------------------------------------------------------------------------+ 
Path 825: VIOLATED Setup Check with Pin cpuregs_reg[3][29]/CK 
Endpoint:   cpuregs_reg[3][29]/SE (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[2]/QN   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.001
- Setup                         0.083
+ Phase Shift                   0.400
= Required Time                 0.318
- Arrival Time                  0.334
= Slack Time                   -0.016
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     | cpu_state_reg[2]    | CK ^         |         |       |  -0.009 |   -0.026 | 
     | cpu_state_reg[2]    | CK ^ -> QN ^ | DFFR_X1 | 0.092 |   0.083 |    0.066 | 
     | FE_OFC389_n_6184    | A ^ -> ZN v  | INV_X2  | 0.016 |   0.099 |    0.083 | 
     | FE_OFC391_n_6184    | A v -> ZN ^  | INV_X1  | 0.015 |   0.115 |    0.098 | 
     | g21                 | A2 ^ -> ZN ^ | AND2_X2 | 0.039 |   0.153 |    0.137 | 
     | FE_RC_3181_0        | A2 ^ -> ZN ^ | AND2_X4 | 0.038 |   0.192 |    0.175 | 
     | FE_OFC48_n_37230    | A ^ -> ZN v  | INV_X1  | 0.013 |   0.204 |    0.188 | 
     | g206168             | A1 v -> ZN ^ | NOR2_X2 | 0.031 |   0.235 |    0.219 | 
     | FE_OCPC2231_n_42921 | A ^ -> Z ^   | BUF_X1  | 0.032 |   0.267 |    0.251 | 
     | FE_RC_4031_0        | A2 ^ -> ZN ^ | AND2_X4 | 0.036 |   0.303 |    0.287 | 
     | FE_OFC830_n_44791   | A ^ -> Z ^   | BUF_X8  | 0.028 |   0.331 |    0.315 | 
     | cpuregs_reg[3][29]  | SE ^         | SDFF_X2 | 0.003 |   0.334 |    0.318 | 
     +---------------------------------------------------------------------------+ 
Path 826: VIOLATED Setup Check with Pin cpuregs_reg[1][23]/CK 
Endpoint:   cpuregs_reg[1][23]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[16]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.033
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.402
- Arrival Time                  0.419
= Slack Time                   -0.016
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[16]        | CK ^         |          |       |  -0.003 |   -0.019 | 
     | reg_pc_reg[16]        | CK ^ -> Q ^  | DFF_X1   | 0.120 |   0.117 |    0.101 | 
     | FE_OCPC2058_reg_pc_16 | A ^ -> Z ^   | BUF_X8   | 0.032 |   0.149 |    0.133 | 
     | add_1312_30_g204051   | A2 ^ -> ZN ^ | AND4_X1  | 0.073 |   0.223 |    0.206 | 
     | add_1312_30_g7601     | A1 ^ -> ZN ^ | AND3_X1  | 0.046 |   0.269 |    0.252 | 
     | add_1312_30_g7572     | A2 ^ -> ZN ^ | AND2_X2  | 0.031 |   0.300 |    0.284 | 
     | FE_RC_576_0           | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.312 |    0.296 | 
     | FE_RC_575_0           | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.331 |    0.315 | 
     | FE_RC_573_0           | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.350 |    0.334 | 
     | FE_RC_571_0           | A1 v -> ZN ^ | NAND2_X2 | 0.022 |   0.373 |    0.356 | 
     | FE_RC_572_0           | A ^ -> ZN v  | INV_X4   | 0.017 |   0.390 |    0.373 | 
     | g169036               | B1 v -> ZN ^ | OAI21_X1 | 0.029 |   0.419 |    0.402 | 
     | cpuregs_reg[1][23]    | D ^          | DFF_X1   | 0.000 |   0.419 |    0.402 | 
     +------------------------------------------------------------------------------+ 
Path 827: VIOLATED Setup Check with Pin cpuregs_reg[1][0]/CK 
Endpoint:   cpuregs_reg[1][0]/D  (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.021
- Setup                         0.033
+ Phase Shift                   0.400
= Required Time                 0.388
- Arrival Time                  0.404
= Slack Time                   -0.016
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.003 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.096 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.123 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.132 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.152 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.176 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.193 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.243 | 
     | g207586             | A1 ^ -> ZN ^ | AND2_X4  | 0.049 |   0.308 |    0.291 | 
     | FE_RC_3989_0        | A1 ^ -> ZN v | NAND2_X4 | 0.025 |   0.333 |    0.316 | 
     | FE_OCPC1025_n_44362 | A v -> Z v   | BUF_X2   | 0.036 |   0.368 |    0.352 | 
     | FE_RC_1366_0        | B1 v -> ZN ^ | OAI22_X1 | 0.036 |   0.404 |    0.388 | 
     | cpuregs_reg[1][0]   | D ^          | DFF_X1   | 0.000 |   0.404 |    0.388 | 
     +----------------------------------------------------------------------------+ 
Path 828: VIOLATED Setup Check with Pin cpuregs_reg[23][30]/CK 
Endpoint:   cpuregs_reg[23][30]/SE (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[2]/QN    (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.029
- Setup                         0.083
+ Phase Shift                   0.400
= Required Time                 0.346
- Arrival Time                  0.362
= Slack Time                   -0.016
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     | cpu_state_reg[2]    | CK ^         |         |       |  -0.009 |   -0.026 | 
     | cpu_state_reg[2]    | CK ^ -> QN ^ | DFFR_X1 | 0.092 |   0.083 |    0.067 | 
     | FE_OFC389_n_6184    | A ^ -> ZN v  | INV_X2  | 0.016 |   0.099 |    0.083 | 
     | FE_OFC391_n_6184    | A v -> ZN ^  | INV_X1  | 0.015 |   0.115 |    0.098 | 
     | g21                 | A2 ^ -> ZN ^ | AND2_X2 | 0.039 |   0.153 |    0.137 | 
     | FE_RC_3181_0        | A2 ^ -> ZN ^ | AND2_X4 | 0.038 |   0.192 |    0.175 | 
     | FE_OFC48_n_37230    | A ^ -> ZN v  | INV_X1  | 0.013 |   0.204 |    0.188 | 
     | g206168             | A1 v -> ZN ^ | NOR2_X2 | 0.031 |   0.235 |    0.219 | 
     | g206171             | A1 ^ -> ZN ^ | AND2_X4 | 0.048 |   0.284 |    0.268 | 
     | g208592             | A1 ^ -> ZN ^ | AND2_X4 | 0.041 |   0.325 |    0.308 | 
     | FE_OCPC1063_n_45390 | A ^ -> ZN v  | INV_X8  | 0.016 |   0.341 |    0.324 | 
     | FE_OCPC1064_n_45390 | A v -> ZN ^  | INV_X16 | 0.019 |   0.360 |    0.344 | 
     | cpuregs_reg[23][30] | SE ^         | SDFF_X2 | 0.002 |   0.362 |    0.346 | 
     +---------------------------------------------------------------------------+ 
Path 829: VIOLATED Setup Check with Pin cpuregs_reg[23][9]/CK 
Endpoint:   cpuregs_reg[23][9]/SE (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[2]/QN   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.029
- Setup                         0.083
+ Phase Shift                   0.400
= Required Time                 0.346
- Arrival Time                  0.362
= Slack Time                   -0.016
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     | cpu_state_reg[2]    | CK ^         |         |       |  -0.009 |   -0.026 | 
     | cpu_state_reg[2]    | CK ^ -> QN ^ | DFFR_X1 | 0.092 |   0.083 |    0.067 | 
     | FE_OFC389_n_6184    | A ^ -> ZN v  | INV_X2  | 0.016 |   0.099 |    0.083 | 
     | FE_OFC391_n_6184    | A v -> ZN ^  | INV_X1  | 0.015 |   0.115 |    0.098 | 
     | g21                 | A2 ^ -> ZN ^ | AND2_X2 | 0.039 |   0.153 |    0.137 | 
     | FE_RC_3181_0        | A2 ^ -> ZN ^ | AND2_X4 | 0.038 |   0.192 |    0.175 | 
     | FE_OFC48_n_37230    | A ^ -> ZN v  | INV_X1  | 0.013 |   0.204 |    0.188 | 
     | g206168             | A1 v -> ZN ^ | NOR2_X2 | 0.031 |   0.235 |    0.219 | 
     | g206171             | A1 ^ -> ZN ^ | AND2_X4 | 0.048 |   0.284 |    0.268 | 
     | g208592             | A1 ^ -> ZN ^ | AND2_X4 | 0.041 |   0.325 |    0.308 | 
     | FE_OCPC1063_n_45390 | A ^ -> ZN v  | INV_X8  | 0.016 |   0.341 |    0.324 | 
     | FE_OCPC1064_n_45390 | A v -> ZN ^  | INV_X16 | 0.019 |   0.360 |    0.344 | 
     | cpuregs_reg[23][9]  | SE ^         | SDFF_X2 | 0.002 |   0.362 |    0.346 | 
     +---------------------------------------------------------------------------+ 
Path 830: VIOLATED Setup Check with Pin cpuregs_reg[3][31]/CK 
Endpoint:   cpuregs_reg[3][31]/SE (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[2]/QN   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.001
- Setup                         0.083
+ Phase Shift                   0.400
= Required Time                 0.317
- Arrival Time                  0.334
= Slack Time                   -0.016
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     | cpu_state_reg[2]    | CK ^         |         |       |  -0.009 |   -0.026 | 
     | cpu_state_reg[2]    | CK ^ -> QN ^ | DFFR_X1 | 0.092 |   0.083 |    0.067 | 
     | FE_OFC389_n_6184    | A ^ -> ZN v  | INV_X2  | 0.016 |   0.099 |    0.083 | 
     | FE_OFC391_n_6184    | A v -> ZN ^  | INV_X1  | 0.015 |   0.115 |    0.098 | 
     | g21                 | A2 ^ -> ZN ^ | AND2_X2 | 0.039 |   0.153 |    0.137 | 
     | FE_RC_3181_0        | A2 ^ -> ZN ^ | AND2_X4 | 0.038 |   0.192 |    0.175 | 
     | FE_OFC48_n_37230    | A ^ -> ZN v  | INV_X1  | 0.013 |   0.204 |    0.188 | 
     | g206168             | A1 v -> ZN ^ | NOR2_X2 | 0.031 |   0.235 |    0.219 | 
     | FE_OCPC2231_n_42921 | A ^ -> Z ^   | BUF_X1  | 0.032 |   0.267 |    0.251 | 
     | FE_RC_4031_0        | A2 ^ -> ZN ^ | AND2_X4 | 0.036 |   0.303 |    0.287 | 
     | FE_OFC830_n_44791   | A ^ -> Z ^   | BUF_X8  | 0.028 |   0.331 |    0.315 | 
     | cpuregs_reg[3][31]  | SE ^         | SDFF_X2 | 0.002 |   0.334 |    0.317 | 
     +---------------------------------------------------------------------------+ 
Path 831: VIOLATED Setup Check with Pin cpuregs_reg[23][14]/CK 
Endpoint:   cpuregs_reg[23][14]/SE (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[2]/QN    (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.030
- Setup                         0.084
+ Phase Shift                   0.400
= Required Time                 0.346
- Arrival Time                  0.362
= Slack Time                   -0.016
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     | cpu_state_reg[2]    | CK ^         |         |       |  -0.009 |   -0.026 | 
     | cpu_state_reg[2]    | CK ^ -> QN ^ | DFFR_X1 | 0.092 |   0.083 |    0.067 | 
     | FE_OFC389_n_6184    | A ^ -> ZN v  | INV_X2  | 0.016 |   0.099 |    0.083 | 
     | FE_OFC391_n_6184    | A v -> ZN ^  | INV_X1  | 0.015 |   0.115 |    0.098 | 
     | g21                 | A2 ^ -> ZN ^ | AND2_X2 | 0.039 |   0.153 |    0.137 | 
     | FE_RC_3181_0        | A2 ^ -> ZN ^ | AND2_X4 | 0.038 |   0.192 |    0.175 | 
     | FE_OFC48_n_37230    | A ^ -> ZN v  | INV_X1  | 0.013 |   0.204 |    0.188 | 
     | g206168             | A1 v -> ZN ^ | NOR2_X2 | 0.031 |   0.235 |    0.219 | 
     | g206171             | A1 ^ -> ZN ^ | AND2_X4 | 0.048 |   0.284 |    0.268 | 
     | g208592             | A1 ^ -> ZN ^ | AND2_X4 | 0.041 |   0.325 |    0.308 | 
     | FE_OCPC1063_n_45390 | A ^ -> ZN v  | INV_X8  | 0.016 |   0.341 |    0.324 | 
     | FE_OCPC1064_n_45390 | A v -> ZN ^  | INV_X16 | 0.019 |   0.360 |    0.344 | 
     | cpuregs_reg[23][14] | SE ^         | SDFF_X1 | 0.002 |   0.362 |    0.346 | 
     +---------------------------------------------------------------------------+ 
Path 832: VIOLATED Setup Check with Pin cpuregs_reg[7][12]/CK 
Endpoint:   cpuregs_reg[7][12]/SE (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[2]/QN   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.084
+ Phase Shift                   0.400
= Required Time                 0.338
- Arrival Time                  0.354
= Slack Time                   -0.016
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     | cpu_state_reg[2]    | CK ^         |         |       |  -0.009 |   -0.026 | 
     | cpu_state_reg[2]    | CK ^ -> QN ^ | DFFR_X1 | 0.092 |   0.083 |    0.067 | 
     | FE_OFC389_n_6184    | A ^ -> ZN v  | INV_X2  | 0.016 |   0.099 |    0.083 | 
     | FE_OFC391_n_6184    | A v -> ZN ^  | INV_X1  | 0.015 |   0.115 |    0.099 | 
     | g21                 | A2 ^ -> ZN ^ | AND2_X2 | 0.039 |   0.153 |    0.137 | 
     | FE_RC_3181_0        | A2 ^ -> ZN ^ | AND2_X4 | 0.038 |   0.192 |    0.176 | 
     | FE_OFC48_n_37230    | A ^ -> ZN v  | INV_X1  | 0.013 |   0.204 |    0.188 | 
     | g206168             | A1 v -> ZN ^ | NOR2_X2 | 0.031 |   0.235 |    0.219 | 
     | g206171             | A1 ^ -> ZN ^ | AND2_X4 | 0.048 |   0.284 |    0.268 | 
     | g170755_206176      | A1 ^ -> ZN ^ | AND2_X2 | 0.039 |   0.323 |    0.306 | 
     | FE_OCPC1666_n_42929 | A ^ -> Z ^   | BUF_X8  | 0.030 |   0.353 |    0.337 | 
     | cpuregs_reg[7][12]  | SE ^         | SDFF_X1 | 0.001 |   0.354 |    0.338 | 
     +---------------------------------------------------------------------------+ 
Path 833: VIOLATED Setup Check with Pin cpuregs_reg[22][12]/CK 
Endpoint:   cpuregs_reg[22][12]/SE (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.029
- Setup                         0.084
+ Phase Shift                   0.400
= Required Time                 0.345
- Arrival Time                  0.361
= Slack Time                   -0.016
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.003 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.097 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.124 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.133 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.152 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.177 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.193 | 
     | g208697             | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.257 | 
     | g208291             | A1 ^ -> ZN ^ | AND3_X4  | 0.055 |   0.328 |    0.312 | 
     | FE_OCPC1052_n_45073 | A ^ -> Z ^   | BUF_X8   | 0.032 |   0.360 |    0.344 | 
     | cpuregs_reg[22][12] | SE ^         | SDFF_X1  | 0.002 |   0.361 |    0.345 | 
     +----------------------------------------------------------------------------+ 
Path 834: VIOLATED Setup Check with Pin cpuregs_reg[24][3]/CK 
Endpoint:   cpuregs_reg[24][3]/D (v) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.025
+ Phase Shift                   0.400
= Required Time                 0.397
- Arrival Time                  0.413
= Slack Time                   -0.016
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.003 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.097 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.124 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.133 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.152 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.177 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.193 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.243 | 
     | g205827             | A1 ^ -> ZN ^ | AND2_X2  | 0.061 |   0.320 |    0.304 | 
     | g205831             | A1 ^ -> ZN ^ | AND2_X4  | 0.043 |   0.363 |    0.347 | 
     | FE_OCPC2159_n_42590 | A ^ -> Z ^   | BUF_X2   | 0.030 |   0.393 |    0.377 | 
     | g190442             | B1 ^ -> ZN v | OAI22_X1 | 0.020 |   0.413 |    0.397 | 
     | cpuregs_reg[24][3]  | D v          | DFF_X1   | 0.000 |   0.413 |    0.397 | 
     +----------------------------------------------------------------------------+ 
Path 835: VIOLATED Setup Check with Pin cpuregs_reg[11][30]/CK 
Endpoint:   cpuregs_reg[11][30]/SE (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.024
- Setup                         0.083
+ Phase Shift                   0.400
= Required Time                 0.341
- Arrival Time                  0.357
= Slack Time                   -0.016
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.004 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.097 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.124 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.133 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.153 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.177 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.193 | 
     | g208697             | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.257 | 
     | g208690             | A1 ^ -> ZN ^ | AND2_X4  | 0.037 |   0.310 |    0.294 | 
     | FE_OCPC1080_n_45486 | A ^ -> ZN v  | INV_X4   | 0.021 |   0.331 |    0.315 | 
     | FE_OCPC1083_n_45486 | A v -> ZN ^  | INV_X16  | 0.024 |   0.355 |    0.339 | 
     | cpuregs_reg[11][30] | SE ^         | SDFF_X2  | 0.002 |   0.357 |    0.341 | 
     +----------------------------------------------------------------------------+ 
Path 836: VIOLATED Setup Check with Pin cpuregs_reg[11][9]/CK 
Endpoint:   cpuregs_reg[11][9]/SE (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.024
- Setup                         0.083
+ Phase Shift                   0.400
= Required Time                 0.341
- Arrival Time                  0.357
= Slack Time                   -0.016
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.004 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.097 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.124 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.133 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.153 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.177 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.193 | 
     | g208697             | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.257 | 
     | g208690             | A1 ^ -> ZN ^ | AND2_X4  | 0.037 |   0.310 |    0.294 | 
     | FE_OCPC1080_n_45486 | A ^ -> ZN v  | INV_X4   | 0.021 |   0.331 |    0.315 | 
     | FE_OCPC1083_n_45486 | A v -> ZN ^  | INV_X16  | 0.024 |   0.355 |    0.339 | 
     | cpuregs_reg[11][9]  | SE ^         | SDFF_X2  | 0.002 |   0.357 |    0.341 | 
     +----------------------------------------------------------------------------+ 
Path 837: VIOLATED Setup Check with Pin cpuregs_reg[31][14]/CK 
Endpoint:   cpuregs_reg[31][14]/SE (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[2]/QN    (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.026
- Setup                         0.084
+ Phase Shift                   0.400
= Required Time                 0.342
- Arrival Time                  0.358
= Slack Time                   -0.016
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     | cpu_state_reg[2]    | CK ^         |         |       |  -0.009 |   -0.025 | 
     | cpu_state_reg[2]    | CK ^ -> QN ^ | DFFR_X1 | 0.092 |   0.083 |    0.067 | 
     | FE_OFC389_n_6184    | A ^ -> ZN v  | INV_X2  | 0.016 |   0.099 |    0.084 | 
     | FE_OFC391_n_6184    | A v -> ZN ^  | INV_X1  | 0.015 |   0.115 |    0.099 | 
     | g21                 | A2 ^ -> ZN ^ | AND2_X2 | 0.039 |   0.153 |    0.137 | 
     | FE_RC_3181_0        | A2 ^ -> ZN ^ | AND2_X4 | 0.038 |   0.192 |    0.176 | 
     | FE_OFC48_n_37230    | A ^ -> ZN v  | INV_X1  | 0.013 |   0.204 |    0.188 | 
     | g206168             | A1 v -> ZN ^ | NOR2_X2 | 0.031 |   0.235 |    0.220 | 
     | g206171             | A1 ^ -> ZN ^ | AND2_X4 | 0.048 |   0.284 |    0.268 | 
     | g206177             | A1 ^ -> ZN ^ | AND2_X4 | 0.042 |   0.326 |    0.310 | 
     | FE_OCPC1154_n_42930 | A ^ -> ZN v  | INV_X8  | 0.013 |   0.339 |    0.323 | 
     | FE_OCPC1156_n_42930 | A v -> ZN ^  | INV_X8  | 0.018 |   0.357 |    0.341 | 
     | cpuregs_reg[31][14] | SE ^         | SDFF_X1 | 0.001 |   0.358 |    0.342 | 
     +---------------------------------------------------------------------------+ 
Path 838: VIOLATED Setup Check with Pin cpuregs_reg[11][13]/CK 
Endpoint:   cpuregs_reg[11][13]/SE (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.024
- Setup                         0.083
+ Phase Shift                   0.400
= Required Time                 0.341
- Arrival Time                  0.357
= Slack Time                   -0.016
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.004 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.097 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.124 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.133 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.153 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.177 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.193 | 
     | g208697             | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.257 | 
     | g208690             | A1 ^ -> ZN ^ | AND2_X4  | 0.037 |   0.310 |    0.294 | 
     | FE_OCPC1080_n_45486 | A ^ -> ZN v  | INV_X4   | 0.021 |   0.331 |    0.315 | 
     | FE_OCPC1083_n_45486 | A v -> ZN ^  | INV_X16  | 0.024 |   0.355 |    0.339 | 
     | cpuregs_reg[11][13] | SE ^         | SDFF_X2  | 0.002 |   0.357 |    0.341 | 
     +----------------------------------------------------------------------------+ 
Path 839: VIOLATED Setup Check with Pin cpuregs_reg[7][15]/CK 
Endpoint:   cpuregs_reg[7][15]/SE (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[2]/QN   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.084
+ Phase Shift                   0.400
= Required Time                 0.338
- Arrival Time                  0.354
= Slack Time                   -0.016
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     | cpu_state_reg[2]    | CK ^         |         |       |  -0.009 |   -0.025 | 
     | cpu_state_reg[2]    | CK ^ -> QN ^ | DFFR_X1 | 0.092 |   0.083 |    0.067 | 
     | FE_OFC389_n_6184    | A ^ -> ZN v  | INV_X2  | 0.016 |   0.099 |    0.084 | 
     | FE_OFC391_n_6184    | A v -> ZN ^  | INV_X1  | 0.015 |   0.115 |    0.099 | 
     | g21                 | A2 ^ -> ZN ^ | AND2_X2 | 0.039 |   0.153 |    0.138 | 
     | FE_RC_3181_0        | A2 ^ -> ZN ^ | AND2_X4 | 0.038 |   0.192 |    0.176 | 
     | FE_OFC48_n_37230    | A ^ -> ZN v  | INV_X1  | 0.013 |   0.204 |    0.189 | 
     | g206168             | A1 v -> ZN ^ | NOR2_X2 | 0.031 |   0.235 |    0.220 | 
     | g206171             | A1 ^ -> ZN ^ | AND2_X4 | 0.048 |   0.284 |    0.268 | 
     | g170755_206176      | A1 ^ -> ZN ^ | AND2_X2 | 0.039 |   0.323 |    0.307 | 
     | FE_OCPC1666_n_42929 | A ^ -> Z ^   | BUF_X8  | 0.030 |   0.353 |    0.337 | 
     | cpuregs_reg[7][15]  | SE ^         | SDFF_X1 | 0.001 |   0.354 |    0.338 | 
     +---------------------------------------------------------------------------+ 
Path 840: VIOLATED Setup Check with Pin cpuregs_reg[7][13]/CK 
Endpoint:   cpuregs_reg[7][13]/SE (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[2]/QN   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.084
+ Phase Shift                   0.400
= Required Time                 0.338
- Arrival Time                  0.354
= Slack Time                   -0.016
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     | cpu_state_reg[2]    | CK ^         |         |       |  -0.009 |   -0.025 | 
     | cpu_state_reg[2]    | CK ^ -> QN ^ | DFFR_X1 | 0.092 |   0.083 |    0.067 | 
     | FE_OFC389_n_6184    | A ^ -> ZN v  | INV_X2  | 0.016 |   0.099 |    0.084 | 
     | FE_OFC391_n_6184    | A v -> ZN ^  | INV_X1  | 0.015 |   0.115 |    0.099 | 
     | g21                 | A2 ^ -> ZN ^ | AND2_X2 | 0.039 |   0.153 |    0.138 | 
     | FE_RC_3181_0        | A2 ^ -> ZN ^ | AND2_X4 | 0.038 |   0.192 |    0.176 | 
     | FE_OFC48_n_37230    | A ^ -> ZN v  | INV_X1  | 0.013 |   0.204 |    0.189 | 
     | g206168             | A1 v -> ZN ^ | NOR2_X2 | 0.031 |   0.235 |    0.220 | 
     | g206171             | A1 ^ -> ZN ^ | AND2_X4 | 0.048 |   0.284 |    0.268 | 
     | g170755_206176      | A1 ^ -> ZN ^ | AND2_X2 | 0.039 |   0.323 |    0.307 | 
     | FE_OCPC1666_n_42929 | A ^ -> Z ^   | BUF_X8  | 0.030 |   0.353 |    0.337 | 
     | cpuregs_reg[7][13]  | SE ^         | SDFF_X2 | 0.001 |   0.354 |    0.338 | 
     +---------------------------------------------------------------------------+ 
Path 841: VIOLATED Setup Check with Pin cpuregs_reg[30][1]/CK 
Endpoint:   cpuregs_reg[30][1]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.020
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.389
- Arrival Time                  0.405
= Slack Time                   -0.016
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.004 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.097 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.124 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.133 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.153 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.177 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.193 | 
     | g208697             | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.257 | 
     | FE_OFC379_n_45492   | A ^ -> Z ^   | BUF_X8   | 0.035 |   0.307 |    0.292 | 
     | g208939             | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.343 |    0.328 | 
     | FE_OCPC1572_n_45724 | A ^ -> Z ^   | BUF_X16  | 0.026 |   0.369 |    0.354 | 
     | g204889             | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.386 |    0.371 | 
     | g200073             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.405 |    0.389 | 
     | cpuregs_reg[30][1]  | D ^          | DFF_X1   | 0.000 |   0.405 |    0.389 | 
     +----------------------------------------------------------------------------+ 
Path 842: VIOLATED Setup Check with Pin cpuregs_reg[22][13]/CK 
Endpoint:   cpuregs_reg[22][13]/SE (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.029
- Setup                         0.083
+ Phase Shift                   0.400
= Required Time                 0.346
- Arrival Time                  0.361
= Slack Time                   -0.016
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.004 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.097 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.124 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.133 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.153 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.177 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.193 | 
     | g208697             | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.257 | 
     | g208291             | A1 ^ -> ZN ^ | AND3_X4  | 0.055 |   0.328 |    0.312 | 
     | FE_OCPC1052_n_45073 | A ^ -> Z ^   | BUF_X8   | 0.032 |   0.360 |    0.344 | 
     | cpuregs_reg[22][13] | SE ^         | SDFF_X2  | 0.001 |   0.361 |    0.346 | 
     +----------------------------------------------------------------------------+ 
Path 843: VIOLATED Setup Check with Pin cpuregs_reg[22][30]/CK 
Endpoint:   cpuregs_reg[22][30]/SE (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.029
- Setup                         0.083
+ Phase Shift                   0.400
= Required Time                 0.346
- Arrival Time                  0.361
= Slack Time                   -0.016
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.004 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.097 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.124 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.133 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.153 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.177 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.193 | 
     | g208697             | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.257 | 
     | g208291             | A1 ^ -> ZN ^ | AND3_X4  | 0.055 |   0.328 |    0.312 | 
     | FE_OCPC1052_n_45073 | A ^ -> Z ^   | BUF_X8   | 0.032 |   0.360 |    0.344 | 
     | cpuregs_reg[22][30] | SE ^         | SDFF_X2  | 0.001 |   0.361 |    0.346 | 
     +----------------------------------------------------------------------------+ 
Path 844: VIOLATED Setup Check with Pin cpuregs_reg[22][9]/CK 
Endpoint:   cpuregs_reg[22][9]/SE (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.029
- Setup                         0.083
+ Phase Shift                   0.400
= Required Time                 0.346
- Arrival Time                  0.361
= Slack Time                   -0.016
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.004 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.097 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.124 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.133 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.153 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.177 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.193 | 
     | g208697             | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.257 | 
     | g208291             | A1 ^ -> ZN ^ | AND3_X4  | 0.055 |   0.328 |    0.312 | 
     | FE_OCPC1052_n_45073 | A ^ -> Z ^   | BUF_X8   | 0.032 |   0.360 |    0.344 | 
     | cpuregs_reg[22][9]  | SE ^         | SDFF_X2  | 0.001 |   0.361 |    0.346 | 
     +----------------------------------------------------------------------------+ 
Path 845: VIOLATED Setup Check with Pin cpuregs_reg[23][29]/CK 
Endpoint:   cpuregs_reg[23][29]/SE (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[2]/QN    (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.030
- Setup                         0.083
+ Phase Shift                   0.400
= Required Time                 0.347
- Arrival Time                  0.362
= Slack Time                   -0.015
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     | cpu_state_reg[2]    | CK ^         |         |       |  -0.009 |   -0.025 | 
     | cpu_state_reg[2]    | CK ^ -> QN ^ | DFFR_X1 | 0.092 |   0.083 |    0.067 | 
     | FE_OFC389_n_6184    | A ^ -> ZN v  | INV_X2  | 0.016 |   0.099 |    0.084 | 
     | FE_OFC391_n_6184    | A v -> ZN ^  | INV_X1  | 0.015 |   0.115 |    0.099 | 
     | g21                 | A2 ^ -> ZN ^ | AND2_X2 | 0.039 |   0.153 |    0.138 | 
     | FE_RC_3181_0        | A2 ^ -> ZN ^ | AND2_X4 | 0.038 |   0.192 |    0.176 | 
     | FE_OFC48_n_37230    | A ^ -> ZN v  | INV_X1  | 0.013 |   0.204 |    0.189 | 
     | g206168             | A1 v -> ZN ^ | NOR2_X2 | 0.031 |   0.235 |    0.220 | 
     | g206171             | A1 ^ -> ZN ^ | AND2_X4 | 0.048 |   0.284 |    0.268 | 
     | g208592             | A1 ^ -> ZN ^ | AND2_X4 | 0.041 |   0.325 |    0.309 | 
     | FE_OCPC1063_n_45390 | A ^ -> ZN v  | INV_X8  | 0.016 |   0.341 |    0.325 | 
     | FE_OCPC1064_n_45390 | A v -> ZN ^  | INV_X16 | 0.019 |   0.360 |    0.345 | 
     | cpuregs_reg[23][29] | SE ^         | SDFF_X2 | 0.002 |   0.362 |    0.347 | 
     +---------------------------------------------------------------------------+ 
Path 846: VIOLATED Setup Check with Pin cpuregs_reg[7][30]/CK 
Endpoint:   cpuregs_reg[7][30]/SE (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[2]/QN   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.084
+ Phase Shift                   0.400
= Required Time                 0.339
- Arrival Time                  0.354
= Slack Time                   -0.015
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     | cpu_state_reg[2]    | CK ^         |         |       |  -0.009 |   -0.025 | 
     | cpu_state_reg[2]    | CK ^ -> QN ^ | DFFR_X1 | 0.092 |   0.083 |    0.068 | 
     | FE_OFC389_n_6184    | A ^ -> ZN v  | INV_X2  | 0.016 |   0.099 |    0.084 | 
     | FE_OFC391_n_6184    | A v -> ZN ^  | INV_X1  | 0.015 |   0.115 |    0.099 | 
     | g21                 | A2 ^ -> ZN ^ | AND2_X2 | 0.039 |   0.153 |    0.138 | 
     | FE_RC_3181_0        | A2 ^ -> ZN ^ | AND2_X4 | 0.038 |   0.192 |    0.176 | 
     | FE_OFC48_n_37230    | A ^ -> ZN v  | INV_X1  | 0.013 |   0.204 |    0.189 | 
     | g206168             | A1 v -> ZN ^ | NOR2_X2 | 0.031 |   0.235 |    0.220 | 
     | g206171             | A1 ^ -> ZN ^ | AND2_X4 | 0.048 |   0.284 |    0.268 | 
     | g170755_206176      | A1 ^ -> ZN ^ | AND2_X2 | 0.039 |   0.323 |    0.307 | 
     | FE_OCPC1666_n_42929 | A ^ -> Z ^   | BUF_X8  | 0.030 |   0.353 |    0.337 | 
     | cpuregs_reg[7][30]  | SE ^         | SDFF_X2 | 0.001 |   0.354 |    0.339 | 
     +---------------------------------------------------------------------------+ 
Path 847: VIOLATED Setup Check with Pin cpuregs_reg[16][7]/CK 
Endpoint:   cpuregs_reg[16][7]/D (v) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.071
- Setup                         0.026
+ Phase Shift                   0.400
= Required Time                 0.446
- Arrival Time                  0.461
= Slack Time                   -0.015
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                 |              |          |       |  Time   |   Time   | 
     |---------------------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]               | CK ^         |          |       |   0.019 |    0.004 | 
     | latched_rd_reg[3]               | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.097 | 
     | g173022                         | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.124 | 
     | FE_RC_2515_0                    | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.133 | 
     | FE_RC_2513_0                    | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.153 | 
     | FE_RC_2512_0                    | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.177 | 
     | g30                             | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.194 | 
     | g205985                         | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.244 | 
     | g205827                         | A1 ^ -> ZN ^ | AND2_X2  | 0.061 |   0.320 |    0.305 | 
     | g188817_dup205833               | A1 ^ -> ZN ^ | AND2_X4  | 0.055 |   0.375 |    0.360 | 
     | FE_OCPC1841_n_42592             | A ^ -> Z ^   | BUF_X8   | 0.027 |   0.402 |    0.386 | 
     | FE_OCPC2093_FE_OFN45549_n_42592 | A ^ -> Z ^   | BUF_X2   | 0.037 |   0.439 |    0.424 | 
     | g202031                         | B1 ^ -> ZN v | OAI22_X1 | 0.022 |   0.461 |    0.446 | 
     | cpuregs_reg[16][7]              | D v          | DFF_X1   | 0.000 |   0.461 |    0.446 | 
     +----------------------------------------------------------------------------------------+ 
Path 848: VIOLATED Setup Check with Pin cpuregs_reg[6][15]/CK 
Endpoint:   cpuregs_reg[6][15]/SE (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.084
+ Phase Shift                   0.400
= Required Time                 0.338
- Arrival Time                  0.354
= Slack Time                   -0.015
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.004 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.097 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.124 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.133 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.153 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.177 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.194 | 
     | g208697             | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.257 | 
     | g202166             | A1 ^ -> ZN ^ | AND2_X4  | 0.049 |   0.322 |    0.307 | 
     | FE_OCPC2136_n_38835 | A ^ -> Z ^   | BUF_X4   | 0.030 |   0.352 |    0.337 | 
     | cpuregs_reg[6][15]  | SE ^         | SDFF_X1  | 0.001 |   0.354 |    0.338 | 
     +----------------------------------------------------------------------------+ 
Path 849: VIOLATED Setup Check with Pin cpuregs_reg[7][9]/CK 
Endpoint:   cpuregs_reg[7][9]/SE (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[2]/QN  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.084
+ Phase Shift                   0.400
= Required Time                 0.339
- Arrival Time                  0.354
= Slack Time                   -0.015
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     | cpu_state_reg[2]    | CK ^         |         |       |  -0.009 |   -0.025 | 
     | cpu_state_reg[2]    | CK ^ -> QN ^ | DFFR_X1 | 0.092 |   0.083 |    0.068 | 
     | FE_OFC389_n_6184    | A ^ -> ZN v  | INV_X2  | 0.016 |   0.099 |    0.084 | 
     | FE_OFC391_n_6184    | A v -> ZN ^  | INV_X1  | 0.015 |   0.115 |    0.099 | 
     | g21                 | A2 ^ -> ZN ^ | AND2_X2 | 0.039 |   0.153 |    0.138 | 
     | FE_RC_3181_0        | A2 ^ -> ZN ^ | AND2_X4 | 0.038 |   0.192 |    0.176 | 
     | FE_OFC48_n_37230    | A ^ -> ZN v  | INV_X1  | 0.013 |   0.204 |    0.189 | 
     | g206168             | A1 v -> ZN ^ | NOR2_X2 | 0.031 |   0.235 |    0.220 | 
     | g206171             | A1 ^ -> ZN ^ | AND2_X4 | 0.048 |   0.284 |    0.268 | 
     | g170755_206176      | A1 ^ -> ZN ^ | AND2_X2 | 0.039 |   0.323 |    0.307 | 
     | FE_OCPC1666_n_42929 | A ^ -> Z ^   | BUF_X8  | 0.030 |   0.353 |    0.337 | 
     | cpuregs_reg[7][9]   | SE ^         | SDFF_X2 | 0.001 |   0.354 |    0.339 | 
     +---------------------------------------------------------------------------+ 
Path 850: VIOLATED Setup Check with Pin cpuregs_reg[22][31]/CK 
Endpoint:   cpuregs_reg[22][31]/SE (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.029
- Setup                         0.083
+ Phase Shift                   0.400
= Required Time                 0.346
- Arrival Time                  0.361
= Slack Time                   -0.015
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.004 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.098 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.124 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.133 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.153 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.178 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.194 | 
     | g208697             | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.258 | 
     | g208291             | A1 ^ -> ZN ^ | AND3_X4  | 0.055 |   0.328 |    0.313 | 
     | FE_OCPC1052_n_45073 | A ^ -> Z ^   | BUF_X8   | 0.032 |   0.360 |    0.345 | 
     | cpuregs_reg[22][31] | SE ^         | SDFF_X2  | 0.001 |   0.361 |    0.346 | 
     +----------------------------------------------------------------------------+ 
Path 851: VIOLATED Setup Check with Pin cpuregs_reg[22][14]/CK 
Endpoint:   cpuregs_reg[22][14]/SE (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.030
- Setup                         0.084
+ Phase Shift                   0.400
= Required Time                 0.346
- Arrival Time                  0.361
= Slack Time                   -0.015
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.004 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.098 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.124 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.133 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.153 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.178 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.194 | 
     | g208697             | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.258 | 
     | g208291             | A1 ^ -> ZN ^ | AND3_X4  | 0.055 |   0.328 |    0.313 | 
     | FE_OCPC1052_n_45073 | A ^ -> Z ^   | BUF_X8   | 0.032 |   0.360 |    0.345 | 
     | cpuregs_reg[22][14] | SE ^         | SDFF_X1  | 0.001 |   0.361 |    0.346 | 
     +----------------------------------------------------------------------------+ 
Path 852: VIOLATED Setup Check with Pin cpuregs_reg[6][11]/CK 
Endpoint:   cpuregs_reg[6][11]/SE (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.084
+ Phase Shift                   0.400
= Required Time                 0.339
- Arrival Time                  0.354
= Slack Time                   -0.015
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.004 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.098 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.125 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.133 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.153 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.178 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.194 | 
     | g208697             | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.258 | 
     | g202166             | A1 ^ -> ZN ^ | AND2_X4  | 0.049 |   0.322 |    0.307 | 
     | FE_OCPC2137_n_38835 | A ^ -> Z ^   | BUF_X8   | 0.029 |   0.352 |    0.336 | 
     | cpuregs_reg[6][11]  | SE ^         | SDFF_X1  | 0.003 |   0.354 |    0.339 | 
     +----------------------------------------------------------------------------+ 
Path 853: VIOLATED Setup Check with Pin cpuregs_reg[16][0]/CK 
Endpoint:   cpuregs_reg[16][0]/D (v) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.071
- Setup                         0.026
+ Phase Shift                   0.400
= Required Time                 0.445
- Arrival Time                  0.460
= Slack Time                   -0.015
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                 |              |          |       |  Time   |   Time   | 
     |---------------------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]               | CK ^         |          |       |   0.019 |    0.004 | 
     | latched_rd_reg[3]               | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.098 | 
     | g173022                         | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.125 | 
     | FE_RC_2515_0                    | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.134 | 
     | FE_RC_2513_0                    | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.153 | 
     | FE_RC_2512_0                    | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.178 | 
     | g30                             | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.194 | 
     | g205985                         | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.244 | 
     | g205827                         | A1 ^ -> ZN ^ | AND2_X2  | 0.061 |   0.320 |    0.305 | 
     | g188817_dup205833               | A1 ^ -> ZN ^ | AND2_X4  | 0.055 |   0.375 |    0.360 | 
     | FE_OCPC1841_n_42592             | A ^ -> Z ^   | BUF_X8   | 0.027 |   0.402 |    0.387 | 
     | FE_OCPC2093_FE_OFN45549_n_42592 | A ^ -> Z ^   | BUF_X2   | 0.037 |   0.439 |    0.424 | 
     | g202033                         | B1 ^ -> ZN v | OAI22_X1 | 0.021 |   0.460 |    0.445 | 
     | cpuregs_reg[16][0]              | D v          | DFF_X1   | 0.000 |   0.460 |    0.445 | 
     +----------------------------------------------------------------------------------------+ 
Path 854: VIOLATED Setup Check with Pin cpuregs_reg[6][14]/CK 
Endpoint:   cpuregs_reg[6][14]/SE (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.084
+ Phase Shift                   0.400
= Required Time                 0.339
- Arrival Time                  0.354
= Slack Time                   -0.015
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.004 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.098 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.125 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.134 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.153 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.178 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.194 | 
     | g208697             | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.258 | 
     | g202166             | A1 ^ -> ZN ^ | AND2_X4  | 0.049 |   0.322 |    0.307 | 
     | FE_OCPC2136_n_38835 | A ^ -> Z ^   | BUF_X4   | 0.030 |   0.352 |    0.337 | 
     | cpuregs_reg[6][14]  | SE ^         | SDFF_X1  | 0.001 |   0.354 |    0.339 | 
     +----------------------------------------------------------------------------+ 
Path 855: VIOLATED Setup Check with Pin cpuregs_reg[16][1]/CK 
Endpoint:   cpuregs_reg[16][1]/D (v) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.071
- Setup                         0.025
+ Phase Shift                   0.400
= Required Time                 0.446
- Arrival Time                  0.460
= Slack Time                   -0.015
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                 |              |          |       |  Time   |   Time   | 
     |---------------------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]               | CK ^         |          |       |   0.019 |    0.005 | 
     | latched_rd_reg[3]               | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.098 | 
     | g173022                         | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.125 | 
     | FE_RC_2515_0                    | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.134 | 
     | FE_RC_2513_0                    | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.154 | 
     | FE_RC_2512_0                    | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.178 | 
     | g30                             | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.194 | 
     | g205985                         | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.244 | 
     | g205827                         | A1 ^ -> ZN ^ | AND2_X2  | 0.061 |   0.320 |    0.305 | 
     | g188817_dup205833               | A1 ^ -> ZN ^ | AND2_X4  | 0.055 |   0.375 |    0.360 | 
     | FE_OCPC1841_n_42592             | A ^ -> Z ^   | BUF_X8   | 0.027 |   0.402 |    0.387 | 
     | FE_OCPC2093_FE_OFN45549_n_42592 | A ^ -> Z ^   | BUF_X2   | 0.037 |   0.439 |    0.424 | 
     | g202035                         | B1 ^ -> ZN v | OAI22_X1 | 0.021 |   0.460 |    0.446 | 
     | cpuregs_reg[16][1]              | D v          | DFF_X1   | 0.000 |   0.460 |    0.446 | 
     +----------------------------------------------------------------------------------------+ 
Path 856: VIOLATED Setup Check with Pin cpuregs_reg[22][29]/CK 
Endpoint:   cpuregs_reg[22][29]/SE (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.030
- Setup                         0.083
+ Phase Shift                   0.400
= Required Time                 0.347
- Arrival Time                  0.361
= Slack Time                   -0.015
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.005 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.098 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.125 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.134 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.154 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.178 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.194 | 
     | g208697             | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.258 | 
     | g208291             | A1 ^ -> ZN ^ | AND3_X4  | 0.055 |   0.328 |    0.313 | 
     | FE_OCPC1052_n_45073 | A ^ -> Z ^   | BUF_X8   | 0.032 |   0.360 |    0.345 | 
     | cpuregs_reg[22][29] | SE ^         | SDFF_X2  | 0.001 |   0.361 |    0.347 | 
     +----------------------------------------------------------------------------+ 
Path 857: VIOLATED Setup Check with Pin cpuregs_reg[4][2]/CK 
Endpoint:   cpuregs_reg[4][2]/D  (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.019
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.388
- Arrival Time                  0.403
= Slack Time                   -0.015
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3] | CK ^         |          |       |   0.019 |    0.005 | 
     | latched_rd_reg[3] | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.098 | 
     | g173022           | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.125 | 
     | FE_RC_2515_0      | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.134 | 
     | FE_RC_2513_0      | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.154 | 
     | FE_RC_2512_0      | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.178 | 
     | g30               | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.195 | 
     | g205985           | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.244 | 
     | g170963_dup195219 | A1 ^ -> ZN ^ | AND2_X2  | 0.053 |   0.312 |    0.298 | 
     | g189765_dup203145 | A1 ^ -> ZN ^ | AND2_X4  | 0.052 |   0.364 |    0.350 | 
     | g203150           | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.383 |    0.369 | 
     | g194083           | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.403 |    0.388 | 
     | cpuregs_reg[4][2] | D ^          | DFF_X1   | 0.000 |   0.403 |    0.388 | 
     +--------------------------------------------------------------------------+ 
Path 858: VIOLATED Setup Check with Pin cpuregs_reg[16][17]/CK 
Endpoint:   cpuregs_reg[16][17]/D (v) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.071
- Setup                         0.025
+ Phase Shift                   0.400
= Required Time                 0.446
- Arrival Time                  0.460
= Slack Time                   -0.014
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                 |              |          |       |  Time   |   Time   | 
     |---------------------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]               | CK ^         |          |       |   0.019 |    0.005 | 
     | latched_rd_reg[3]               | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.098 | 
     | g173022                         | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.125 | 
     | FE_RC_2515_0                    | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.134 | 
     | FE_RC_2513_0                    | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.154 | 
     | FE_RC_2512_0                    | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.178 | 
     | g30                             | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.195 | 
     | g205985                         | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.244 | 
     | g205827                         | A1 ^ -> ZN ^ | AND2_X2  | 0.061 |   0.320 |    0.306 | 
     | g188817_dup205833               | A1 ^ -> ZN ^ | AND2_X4  | 0.055 |   0.375 |    0.361 | 
     | FE_OCPC1841_n_42592             | A ^ -> Z ^   | BUF_X8   | 0.027 |   0.402 |    0.387 | 
     | FE_OCPC2093_FE_OFN45549_n_42592 | A ^ -> Z ^   | BUF_X2   | 0.037 |   0.439 |    0.424 | 
     | g202034                         | B1 ^ -> ZN v | OAI22_X1 | 0.021 |   0.460 |    0.446 | 
     | cpuregs_reg[16][17]             | D v          | DFF_X1   | 0.000 |   0.460 |    0.446 | 
     +----------------------------------------------------------------------------------------+ 
Path 859: VIOLATED Setup Check with Pin mem_wdata_reg[27]/CK 
Endpoint:   mem_wdata_reg[27]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_op2_reg[27]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.013
- Setup                         0.079
+ Phase Shift                   0.400
= Required Time                 0.308
- Arrival Time                  0.322
= Slack Time                   -0.014
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.028
     = Beginpoint Arrival Time       0.028
     +---------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                     |              |           |       |  Time   |   Time   | 
     |-------------------------------------+--------------+-----------+-------+---------+----------| 
     | reg_op2_reg[27]                     | CK ^         |           |       |   0.028 |    0.013 | 
     | reg_op2_reg[27]                     | CK ^ -> Q v  | DFF_X1    | 0.111 |   0.138 |    0.124 | 
     | FE_OCPC2198_FE_OFN45755_pcpi_rs2_27 | A v -> Z v   | CLKBUF_X1 | 0.039 |   0.177 |    0.163 | 
     | FE_OCPC1422_FE_OFN45755_pcpi_rs2_27 | A v -> Z v   | BUF_X1    | 0.035 |   0.212 |    0.198 | 
     | FE_OFC635_pcpi_rs2_27               | A v -> Z v   | BUF_X1    | 0.044 |   0.255 |    0.241 | 
     | g96953__186918                      | A1 v -> ZN ^ | AOI22_X4  | 0.038 |   0.293 |    0.279 | 
     | g96749__1474                        | A1 ^ -> ZN v | NAND2_X2  | 0.028 |   0.321 |    0.306 | 
     | mem_wdata_reg[27]                   | D v          | SDFF_X1   | 0.001 |   0.322 |    0.308 | 
     +---------------------------------------------------------------------------------------------+ 
Path 860: VIOLATED Setup Check with Pin cpuregs_reg[31][29]/CK 
Endpoint:   cpuregs_reg[31][29]/SE (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[2]/QN    (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.026
- Setup                         0.083
+ Phase Shift                   0.400
= Required Time                 0.343
- Arrival Time                  0.357
= Slack Time                   -0.014
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     | cpu_state_reg[2]    | CK ^         |         |       |  -0.009 |   -0.024 | 
     | cpu_state_reg[2]    | CK ^ -> QN ^ | DFFR_X1 | 0.092 |   0.083 |    0.069 | 
     | FE_OFC389_n_6184    | A ^ -> ZN v  | INV_X2  | 0.016 |   0.099 |    0.085 | 
     | FE_OFC391_n_6184    | A v -> ZN ^  | INV_X1  | 0.015 |   0.115 |    0.100 | 
     | g21                 | A2 ^ -> ZN ^ | AND2_X2 | 0.039 |   0.153 |    0.139 | 
     | FE_RC_3181_0        | A2 ^ -> ZN ^ | AND2_X4 | 0.038 |   0.192 |    0.177 | 
     | FE_OFC48_n_37230    | A ^ -> ZN v  | INV_X1  | 0.013 |   0.204 |    0.190 | 
     | g206168             | A1 v -> ZN ^ | NOR2_X2 | 0.031 |   0.235 |    0.221 | 
     | g206171             | A1 ^ -> ZN ^ | AND2_X4 | 0.048 |   0.284 |    0.269 | 
     | g206177             | A1 ^ -> ZN ^ | AND2_X4 | 0.042 |   0.326 |    0.312 | 
     | FE_OCPC1154_n_42930 | A ^ -> ZN v  | INV_X8  | 0.013 |   0.339 |    0.325 | 
     | FE_OCPC1156_n_42930 | A v -> ZN ^  | INV_X8  | 0.018 |   0.357 |    0.342 | 
     | cpuregs_reg[31][29] | SE ^         | SDFF_X2 | 0.000 |   0.357 |    0.343 | 
     +---------------------------------------------------------------------------+ 
Path 861: VIOLATED Setup Check with Pin cpuregs_reg[10][13]/CK 
Endpoint:   cpuregs_reg[10][13]/SE (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.084
+ Phase Shift                   0.400
= Required Time                 0.339
- Arrival Time                  0.354
= Slack Time                   -0.014
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                           |              |          |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]         | CK ^         |          |       |   0.019 |    0.005 | 
     | latched_rd_reg[3]         | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.098 | 
     | g173022                   | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.125 | 
     | FE_RC_2515_0              | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.134 | 
     | FE_RC_2513_0              | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.154 | 
     | FE_RC_2512_0              | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.178 | 
     | g30                       | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.195 | 
     | g208697                   | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.258 | 
     | g2                        | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.314 |    0.300 | 
     | FE_OFC383_n_45452         | A ^ -> ZN v  | INV_X8   | 0.016 |   0.330 |    0.316 | 
     | FE_OCPC2118_FE_OFN45561_n | A v -> ZN ^  | INV_X4   | 0.021 |   0.352 |    0.337 | 
     | cpuregs_reg[10][13]       | SE ^         | SDFF_X2  | 0.002 |   0.354 |    0.339 | 
     +----------------------------------------------------------------------------------+ 
Path 862: VIOLATED Setup Check with Pin cpuregs_reg[7][10]/CK 
Endpoint:   cpuregs_reg[7][10]/SE (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[2]/QN   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.024
- Setup                         0.084
+ Phase Shift                   0.400
= Required Time                 0.340
- Arrival Time                  0.354
= Slack Time                   -0.014
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     | cpu_state_reg[2]    | CK ^         |         |       |  -0.009 |   -0.024 | 
     | cpu_state_reg[2]    | CK ^ -> QN ^ | DFFR_X1 | 0.092 |   0.083 |    0.069 | 
     | FE_OFC389_n_6184    | A ^ -> ZN v  | INV_X2  | 0.016 |   0.099 |    0.085 | 
     | FE_OFC391_n_6184    | A v -> ZN ^  | INV_X1  | 0.015 |   0.115 |    0.100 | 
     | g21                 | A2 ^ -> ZN ^ | AND2_X2 | 0.039 |   0.153 |    0.139 | 
     | FE_RC_3181_0        | A2 ^ -> ZN ^ | AND2_X4 | 0.038 |   0.192 |    0.177 | 
     | FE_OFC48_n_37230    | A ^ -> ZN v  | INV_X1  | 0.013 |   0.204 |    0.190 | 
     | g206168             | A1 v -> ZN ^ | NOR2_X2 | 0.031 |   0.235 |    0.221 | 
     | g206171             | A1 ^ -> ZN ^ | AND2_X4 | 0.048 |   0.284 |    0.269 | 
     | g170755_206176      | A1 ^ -> ZN ^ | AND2_X2 | 0.039 |   0.323 |    0.308 | 
     | FE_OCPC1666_n_42929 | A ^ -> Z ^   | BUF_X8  | 0.030 |   0.353 |    0.338 | 
     | cpuregs_reg[7][10]  | SE ^         | SDFF_X1 | 0.001 |   0.354 |    0.340 | 
     +---------------------------------------------------------------------------+ 
Path 863: VIOLATED Setup Check with Pin cpuregs_reg[1][5]/CK 
Endpoint:   cpuregs_reg[1][5]/D  (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.024
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.393
- Arrival Time                  0.407
= Slack Time                   -0.014
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.005 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.099 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.125 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.134 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.154 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.179 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.195 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.245 | 
     | g207586             | A1 ^ -> ZN ^ | AND2_X4  | 0.049 |   0.308 |    0.293 | 
     | FE_RC_3989_0        | A1 ^ -> ZN v | NAND2_X4 | 0.025 |   0.333 |    0.319 | 
     | FE_OCPC1024_n_44362 | A v -> ZN ^  | INV_X2   | 0.036 |   0.369 |    0.355 | 
     | g207600             | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.387 |    0.373 | 
     | g168986             | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.407 |    0.393 | 
     | cpuregs_reg[1][5]   | D ^          | DFF_X1   | 0.000 |   0.407 |    0.393 | 
     +----------------------------------------------------------------------------+ 
Path 864: VIOLATED Setup Check with Pin cpuregs_reg[6][10]/CK 
Endpoint:   cpuregs_reg[6][10]/SE (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.024
- Setup                         0.084
+ Phase Shift                   0.400
= Required Time                 0.340
- Arrival Time                  0.354
= Slack Time                   -0.014
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.005 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.099 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.125 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.134 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.154 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.179 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.195 | 
     | g208697             | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.259 | 
     | g202166             | A1 ^ -> ZN ^ | AND2_X4  | 0.049 |   0.322 |    0.308 | 
     | FE_OCPC2136_n_38835 | A ^ -> Z ^   | BUF_X4   | 0.030 |   0.352 |    0.338 | 
     | cpuregs_reg[6][10]  | SE ^         | SDFF_X1  | 0.002 |   0.354 |    0.340 | 
     +----------------------------------------------------------------------------+ 
Path 865: VIOLATED Setup Check with Pin cpuregs_reg[2][29]/CK 
Endpoint:   cpuregs_reg[2][29]/SE (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.001
- Setup                         0.083
+ Phase Shift                   0.400
= Required Time                 0.318
- Arrival Time                  0.332
= Slack Time                   -0.014
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |   0.019 |    0.005 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.099 | 
     | g173022            | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.126 | 
     | FE_RC_2515_0       | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.134 | 
     | FE_RC_2513_0       | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.154 | 
     | FE_RC_2512_0       | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.179 | 
     | g30                | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.195 | 
     | g208697            | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.259 | 
     | FE_RC_4216_0       | A1 ^ -> ZN v | NAND2_X4 | 0.033 |   0.306 |    0.292 | 
     | FE_OFC565_n_45323  | A v -> ZN ^  | INV_X8   | 0.023 |   0.329 |    0.315 | 
     | cpuregs_reg[2][29] | SE ^         | SDFF_X2  | 0.002 |   0.332 |    0.318 | 
     +---------------------------------------------------------------------------+ 
Path 866: VIOLATED Setup Check with Pin cpuregs_reg[7][11]/CK 
Endpoint:   cpuregs_reg[7][11]/SE (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[2]/QN   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.084
+ Phase Shift                   0.400
= Required Time                 0.340
- Arrival Time                  0.354
= Slack Time                   -0.014
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     | cpu_state_reg[2]    | CK ^         |         |       |  -0.009 |   -0.023 | 
     | cpu_state_reg[2]    | CK ^ -> QN ^ | DFFR_X1 | 0.092 |   0.083 |    0.069 | 
     | FE_OFC389_n_6184    | A ^ -> ZN v  | INV_X2  | 0.016 |   0.099 |    0.085 | 
     | FE_OFC391_n_6184    | A v -> ZN ^  | INV_X1  | 0.015 |   0.115 |    0.101 | 
     | g21                 | A2 ^ -> ZN ^ | AND2_X2 | 0.039 |   0.153 |    0.139 | 
     | FE_RC_3181_0        | A2 ^ -> ZN ^ | AND2_X4 | 0.038 |   0.192 |    0.178 | 
     | FE_OFC48_n_37230    | A ^ -> ZN v  | INV_X1  | 0.013 |   0.204 |    0.190 | 
     | g206168             | A1 v -> ZN ^ | NOR2_X2 | 0.031 |   0.235 |    0.221 | 
     | g206171             | A1 ^ -> ZN ^ | AND2_X4 | 0.048 |   0.284 |    0.270 | 
     | g170755_206176      | A1 ^ -> ZN ^ | AND2_X2 | 0.039 |   0.323 |    0.309 | 
     | FE_OCPC1666_n_42929 | A ^ -> Z ^   | BUF_X8  | 0.030 |   0.353 |    0.339 | 
     | cpuregs_reg[7][11]  | SE ^         | SDFF_X2 | 0.001 |   0.354 |    0.340 | 
     +---------------------------------------------------------------------------+ 
Path 867: VIOLATED Setup Check with Pin cpuregs_reg[23][10]/CK 
Endpoint:   cpuregs_reg[23][10]/SE (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[2]/QN    (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.033
- Setup                         0.084
+ Phase Shift                   0.400
= Required Time                 0.348
- Arrival Time                  0.362
= Slack Time                   -0.014
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     | cpu_state_reg[2]    | CK ^         |         |       |  -0.009 |   -0.023 | 
     | cpu_state_reg[2]    | CK ^ -> QN ^ | DFFR_X1 | 0.092 |   0.083 |    0.069 | 
     | FE_OFC389_n_6184    | A ^ -> ZN v  | INV_X2  | 0.016 |   0.099 |    0.085 | 
     | FE_OFC391_n_6184    | A v -> ZN ^  | INV_X1  | 0.015 |   0.115 |    0.101 | 
     | g21                 | A2 ^ -> ZN ^ | AND2_X2 | 0.039 |   0.153 |    0.139 | 
     | FE_RC_3181_0        | A2 ^ -> ZN ^ | AND2_X4 | 0.038 |   0.192 |    0.178 | 
     | FE_OFC48_n_37230    | A ^ -> ZN v  | INV_X1  | 0.013 |   0.204 |    0.190 | 
     | g206168             | A1 v -> ZN ^ | NOR2_X2 | 0.031 |   0.235 |    0.221 | 
     | g206171             | A1 ^ -> ZN ^ | AND2_X4 | 0.048 |   0.284 |    0.270 | 
     | g208592             | A1 ^ -> ZN ^ | AND2_X4 | 0.041 |   0.325 |    0.311 | 
     | FE_OCPC1063_n_45390 | A ^ -> ZN v  | INV_X8  | 0.016 |   0.341 |    0.327 | 
     | FE_OCPC1064_n_45390 | A v -> ZN ^  | INV_X16 | 0.019 |   0.360 |    0.346 | 
     | cpuregs_reg[23][10] | SE ^         | SDFF_X1 | 0.002 |   0.362 |    0.348 | 
     +---------------------------------------------------------------------------+ 
Path 868: VIOLATED Setup Check with Pin cpuregs_reg[30][3]/CK 
Endpoint:   cpuregs_reg[30][3]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.021
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.391
- Arrival Time                  0.405
= Slack Time                   -0.014
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.006 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.099 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.126 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.135 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.155 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.179 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.195 | 
     | g208697             | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.259 | 
     | FE_OFC379_n_45492   | A ^ -> Z ^   | BUF_X8   | 0.035 |   0.307 |    0.293 | 
     | g208939             | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.343 |    0.330 | 
     | FE_OCPC1572_n_45724 | A ^ -> Z ^   | BUF_X16  | 0.026 |   0.369 |    0.356 | 
     | g204881             | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.386 |    0.372 | 
     | g187157             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.405 |    0.391 | 
     | cpuregs_reg[30][3]  | D ^          | DFF_X1   | 0.000 |   0.405 |    0.391 | 
     +----------------------------------------------------------------------------+ 
Path 869: VIOLATED Setup Check with Pin cpuregs_reg[13][20]/CK 
Endpoint:   cpuregs_reg[13][20]/D (v) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.080
- Setup                         0.023
+ Phase Shift                   0.400
= Required Time                 0.456
- Arrival Time                  0.470
= Slack Time                   -0.014
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]       | CK ^         |          |       |   0.019 |    0.006 | 
     | latched_rd_reg[3]       | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.099 | 
     | g173022                 | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.126 | 
     | FE_RC_2515_0            | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.135 | 
     | FE_RC_2513_0            | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.155 | 
     | FE_RC_2512_0            | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.179 | 
     | g30                     | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.195 | 
     | g205985                 | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.245 | 
     | g205988                 | A1 ^ -> ZN ^ | AND2_X4  | 0.060 |   0.319 |    0.305 | 
     | g205994                 | A1 ^ -> ZN ^ | AND2_X4  | 0.049 |   0.368 |    0.354 | 
     | FE_OCPC1596_n_42750     | A ^ -> Z ^   | BUF_X4   | 0.027 |   0.395 |    0.381 | 
     | FE_OCPC2228_FE_RN_318_0 | A ^ -> Z ^   | BUF_X2   | 0.036 |   0.431 |    0.417 | 
     | FE_RC_735_0             | A1 ^ -> ZN ^ | OR2_X1   | 0.027 |   0.458 |    0.444 | 
     | FE_RC_734_0             | A2 ^ -> ZN v | NAND2_X1 | 0.012 |   0.470 |    0.456 | 
     | cpuregs_reg[13][20]     | D v          | DFF_X1   | 0.000 |   0.470 |    0.456 | 
     +--------------------------------------------------------------------------------+ 
Path 870: VIOLATED Setup Check with Pin cpuregs_reg[11][29]/CK 
Endpoint:   cpuregs_reg[11][29]/SE (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.026
- Setup                         0.083
+ Phase Shift                   0.400
= Required Time                 0.343
- Arrival Time                  0.356
= Slack Time                   -0.014
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.006 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.099 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.126 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.135 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.155 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.179 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.195 | 
     | g208697             | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.259 | 
     | g208690             | A1 ^ -> ZN ^ | AND2_X4  | 0.037 |   0.310 |    0.296 | 
     | FE_OCPC1080_n_45486 | A ^ -> ZN v  | INV_X4   | 0.021 |   0.331 |    0.317 | 
     | FE_OCPC1083_n_45486 | A v -> ZN ^  | INV_X16  | 0.024 |   0.355 |    0.341 | 
     | cpuregs_reg[11][29] | SE ^         | SDFF_X2  | 0.002 |   0.356 |    0.343 | 
     +----------------------------------------------------------------------------+ 
Path 871: VIOLATED Setup Check with Pin cpuregs_reg[23][15]/CK 
Endpoint:   cpuregs_reg[23][15]/SE (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[2]/QN    (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.033
- Setup                         0.084
+ Phase Shift                   0.400
= Required Time                 0.348
- Arrival Time                  0.362
= Slack Time                   -0.014
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     | cpu_state_reg[2]    | CK ^         |         |       |  -0.009 |   -0.023 | 
     | cpu_state_reg[2]    | CK ^ -> QN ^ | DFFR_X1 | 0.092 |   0.083 |    0.069 | 
     | FE_OFC389_n_6184    | A ^ -> ZN v  | INV_X2  | 0.016 |   0.099 |    0.086 | 
     | FE_OFC391_n_6184    | A v -> ZN ^  | INV_X1  | 0.015 |   0.115 |    0.101 | 
     | g21                 | A2 ^ -> ZN ^ | AND2_X2 | 0.039 |   0.153 |    0.139 | 
     | FE_RC_3181_0        | A2 ^ -> ZN ^ | AND2_X4 | 0.038 |   0.192 |    0.178 | 
     | FE_OFC48_n_37230    | A ^ -> ZN v  | INV_X1  | 0.013 |   0.204 |    0.190 | 
     | g206168             | A1 v -> ZN ^ | NOR2_X2 | 0.031 |   0.235 |    0.222 | 
     | g206171             | A1 ^ -> ZN ^ | AND2_X4 | 0.048 |   0.284 |    0.270 | 
     | g208592             | A1 ^ -> ZN ^ | AND2_X4 | 0.041 |   0.325 |    0.311 | 
     | FE_OCPC1063_n_45390 | A ^ -> ZN v  | INV_X8  | 0.016 |   0.341 |    0.327 | 
     | FE_OCPC1064_n_45390 | A v -> ZN ^  | INV_X16 | 0.019 |   0.360 |    0.346 | 
     | cpuregs_reg[23][15] | SE ^         | SDFF_X1 | 0.002 |   0.362 |    0.348 | 
     +---------------------------------------------------------------------------+ 
Path 872: VIOLATED Setup Check with Pin cpuregs_reg[6][3]/CK 
Endpoint:   cpuregs_reg[6][3]/D  (v) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.013
- Setup                         0.024
+ Phase Shift                   0.400
= Required Time                 0.363
- Arrival Time                  0.377
= Slack Time                   -0.014
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.006 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.099 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.126 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.135 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.155 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.179 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.195 | 
     | g208697             | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.259 | 
     | g202166             | A1 ^ -> ZN ^ | AND2_X4  | 0.049 |   0.322 |    0.308 | 
     | FE_OCPC2138_n_38835 | A ^ -> ZN v  | INV_X2   | 0.019 |   0.342 |    0.328 | 
     | FE_OCPC2140_n_38835 | A v -> ZN ^  | INV_X4   | 0.021 |   0.362 |    0.348 | 
     | g169527             | B1 ^ -> ZN v | OAI21_X1 | 0.015 |   0.377 |    0.363 | 
     | cpuregs_reg[6][3]   | D v          | DFF_X1   | 0.000 |   0.377 |    0.363 | 
     +----------------------------------------------------------------------------+ 
Path 873: VIOLATED Setup Check with Pin cpuregs_reg[22][15]/CK 
Endpoint:   cpuregs_reg[22][15]/SE (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.032
- Setup                         0.084
+ Phase Shift                   0.400
= Required Time                 0.347
- Arrival Time                  0.361
= Slack Time                   -0.014
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.006 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.099 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.126 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.135 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.155 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.179 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.195 | 
     | g208697             | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.259 | 
     | g208291             | A1 ^ -> ZN ^ | AND3_X4  | 0.055 |   0.328 |    0.314 | 
     | FE_OCPC1052_n_45073 | A ^ -> Z ^   | BUF_X8   | 0.032 |   0.360 |    0.346 | 
     | cpuregs_reg[22][15] | SE ^         | SDFF_X1  | 0.001 |   0.361 |    0.347 | 
     +----------------------------------------------------------------------------+ 
Path 874: VIOLATED Setup Check with Pin cpuregs_reg[3][2]/CK 
Endpoint:   cpuregs_reg[3][2]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[2]/QN (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.013
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.357
- Arrival Time                  0.370
= Slack Time                   -0.014
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[2]    | CK ^         |          |       |  -0.009 |   -0.023 | 
     | cpu_state_reg[2]    | CK ^ -> QN ^ | DFFR_X1  | 0.092 |   0.083 |    0.069 | 
     | FE_OFC389_n_6184    | A ^ -> ZN v  | INV_X2   | 0.016 |   0.099 |    0.086 | 
     | FE_OFC391_n_6184    | A v -> ZN ^  | INV_X1   | 0.015 |   0.115 |    0.101 | 
     | g21                 | A2 ^ -> ZN ^ | AND2_X2  | 0.039 |   0.153 |    0.140 | 
     | FE_RC_3181_0        | A2 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.192 |    0.178 | 
     | FE_OFC48_n_37230    | A ^ -> ZN v  | INV_X1   | 0.013 |   0.204 |    0.191 | 
     | g206168             | A1 v -> ZN ^ | NOR2_X2  | 0.031 |   0.235 |    0.222 | 
     | FE_OCPC2231_n_42921 | A ^ -> Z ^   | BUF_X1   | 0.032 |   0.267 |    0.254 | 
     | FE_RC_4031_0        | A2 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.303 |    0.290 | 
     | FE_OFC831_n_44791   | A ^ -> Z ^   | BUF_X8   | 0.030 |   0.334 |    0.320 | 
     | g205506             | A1 ^ -> ZN v | NAND2_X1 | 0.018 |   0.352 |    0.338 | 
     | g169142             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.370 |    0.357 | 
     | cpuregs_reg[3][2]   | D ^          | DFF_X1   | 0.000 |   0.370 |    0.357 | 
     +----------------------------------------------------------------------------+ 
Path 875: VIOLATED Setup Check with Pin cpuregs_reg[23][11]/CK 
Endpoint:   cpuregs_reg[23][11]/SE (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[2]/QN    (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.032
- Setup                         0.083
+ Phase Shift                   0.400
= Required Time                 0.349
- Arrival Time                  0.362
= Slack Time                   -0.014
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     | cpu_state_reg[2]    | CK ^         |         |       |  -0.009 |   -0.023 | 
     | cpu_state_reg[2]    | CK ^ -> QN ^ | DFFR_X1 | 0.092 |   0.083 |    0.069 | 
     | FE_OFC389_n_6184    | A ^ -> ZN v  | INV_X2  | 0.016 |   0.099 |    0.086 | 
     | FE_OFC391_n_6184    | A v -> ZN ^  | INV_X1  | 0.015 |   0.115 |    0.101 | 
     | g21                 | A2 ^ -> ZN ^ | AND2_X2 | 0.039 |   0.153 |    0.140 | 
     | FE_RC_3181_0        | A2 ^ -> ZN ^ | AND2_X4 | 0.038 |   0.192 |    0.178 | 
     | FE_OFC48_n_37230    | A ^ -> ZN v  | INV_X1  | 0.013 |   0.204 |    0.191 | 
     | g206168             | A1 v -> ZN ^ | NOR2_X2 | 0.031 |   0.235 |    0.222 | 
     | g206171             | A1 ^ -> ZN ^ | AND2_X4 | 0.048 |   0.284 |    0.270 | 
     | g208592             | A1 ^ -> ZN ^ | AND2_X4 | 0.041 |   0.325 |    0.311 | 
     | FE_OCPC1063_n_45390 | A ^ -> ZN v  | INV_X8  | 0.016 |   0.341 |    0.327 | 
     | FE_OCPC1064_n_45390 | A v -> ZN ^  | INV_X16 | 0.019 |   0.360 |    0.346 | 
     | cpuregs_reg[23][11] | SE ^         | SDFF_X2 | 0.002 |   0.362 |    0.349 | 
     +---------------------------------------------------------------------------+ 
Path 876: VIOLATED Setup Check with Pin cpuregs_reg[1][2]/CK 
Endpoint:   cpuregs_reg[1][2]/D  (v) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.020
- Setup                         0.024
+ Phase Shift                   0.400
= Required Time                 0.396
- Arrival Time                  0.410
= Slack Time                   -0.014
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.006 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.099 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.126 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.135 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.155 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.179 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.195 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.245 | 
     | g207586             | A1 ^ -> ZN ^ | AND2_X4  | 0.049 |   0.308 |    0.294 | 
     | g185513             | A1 ^ -> ZN ^ | AND2_X4  | 0.054 |   0.362 |    0.348 | 
     | FE_OCPC1070_n_21437 | A ^ -> Z ^   | BUF_X2   | 0.030 |   0.392 |    0.379 | 
     | g168965             | B1 ^ -> ZN v | OAI22_X1 | 0.017 |   0.410 |    0.396 | 
     | cpuregs_reg[1][2]   | D v          | DFF_X1   | 0.000 |   0.410 |    0.396 | 
     +----------------------------------------------------------------------------+ 
Path 877: VIOLATED Setup Check with Pin cpuregs_reg[2][31]/CK 
Endpoint:   cpuregs_reg[2][31]/SE (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.001
- Setup                         0.083
+ Phase Shift                   0.400
= Required Time                 0.317
- Arrival Time                  0.331
= Slack Time                   -0.014
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |   0.019 |    0.006 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.099 | 
     | g173022            | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.126 | 
     | FE_RC_2515_0       | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.135 | 
     | FE_RC_2513_0       | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.155 | 
     | FE_RC_2512_0       | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.179 | 
     | g30                | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.195 | 
     | g208697            | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.259 | 
     | FE_RC_4216_0       | A1 ^ -> ZN v | NAND2_X4 | 0.033 |   0.306 |    0.292 | 
     | FE_OFC565_n_45323  | A v -> ZN ^  | INV_X8   | 0.023 |   0.329 |    0.316 | 
     | cpuregs_reg[2][31] | SE ^         | SDFF_X2  | 0.002 |   0.331 |    0.317 | 
     +---------------------------------------------------------------------------+ 
Path 878: VIOLATED Setup Check with Pin cpuregs_reg[1][4]/CK 
Endpoint:   cpuregs_reg[1][4]/D  (v) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.020
- Setup                         0.024
+ Phase Shift                   0.400
= Required Time                 0.396
- Arrival Time                  0.409
= Slack Time                   -0.013
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.006 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.099 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.126 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.135 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.155 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.179 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.196 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.245 | 
     | g207586             | A1 ^ -> ZN ^ | AND2_X4  | 0.049 |   0.308 |    0.294 | 
     | g185513             | A1 ^ -> ZN ^ | AND2_X4  | 0.054 |   0.362 |    0.349 | 
     | FE_OCPC1070_n_21437 | A ^ -> Z ^   | BUF_X2   | 0.030 |   0.392 |    0.379 | 
     | g168975             | B1 ^ -> ZN v | OAI22_X1 | 0.017 |   0.409 |    0.396 | 
     | cpuregs_reg[1][4]   | D v          | DFF_X1   | 0.000 |   0.409 |    0.396 | 
     +----------------------------------------------------------------------------+ 
Path 879: VIOLATED Setup Check with Pin cpuregs_reg[1][8]/CK 
Endpoint:   cpuregs_reg[1][8]/D  (v) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.017
- Setup                         0.024
+ Phase Shift                   0.400
= Required Time                 0.393
- Arrival Time                  0.407
= Slack Time                   -0.013
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.006 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.099 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.126 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.135 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.155 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.179 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.196 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.246 | 
     | g207586             | A1 ^ -> ZN ^ | AND2_X4  | 0.049 |   0.308 |    0.294 | 
     | g185513             | A1 ^ -> ZN ^ | AND2_X4  | 0.054 |   0.362 |    0.349 | 
     | FE_OCPC1069_n_21437 | A ^ -> Z ^   | BUF_X4   | 0.032 |   0.394 |    0.380 | 
     | g168997             | B1 ^ -> ZN v | OAI21_X1 | 0.013 |   0.407 |    0.393 | 
     | cpuregs_reg[1][8]   | D v          | DFF_X1   | 0.000 |   0.407 |    0.393 | 
     +----------------------------------------------------------------------------+ 
Path 880: VIOLATED Setup Check with Pin cpuregs_reg[4][4]/CK 
Endpoint:   cpuregs_reg[4][4]/D  (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.016
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.385
- Arrival Time                  0.399
= Slack Time                   -0.013
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]     | CK ^         |          |       |   0.019 |    0.006 | 
     | latched_rd_reg[3]     | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.099 | 
     | g173022               | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.126 | 
     | FE_RC_2515_0          | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.135 | 
     | FE_RC_2513_0          | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.155 | 
     | FE_RC_2512_0          | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.179 | 
     | g30                   | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.196 | 
     | g205985               | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.246 | 
     | g170963_dup195219     | A1 ^ -> ZN ^ | AND2_X2  | 0.053 |   0.312 |    0.299 | 
     | g189765_dup195223_dup | A1 ^ -> ZN ^ | AND2_X2  | 0.050 |   0.363 |    0.349 | 
     | g203159               | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.379 |    0.366 | 
     | g194079               | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.399 |    0.385 | 
     | cpuregs_reg[4][4]     | D ^          | DFF_X1   | 0.000 |   0.399 |    0.385 | 
     +------------------------------------------------------------------------------+ 
Path 881: VIOLATED Setup Check with Pin cpuregs_reg[15][12]/CK 
Endpoint:   cpuregs_reg[15][12]/SE (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[2]/QN    (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.024
- Setup                         0.085
+ Phase Shift                   0.400
= Required Time                 0.340
- Arrival Time                  0.353
= Slack Time                   -0.013
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[2]    | CK ^         |          |       |  -0.009 |   -0.023 | 
     | cpu_state_reg[2]    | CK ^ -> QN ^ | DFFR_X1  | 0.092 |   0.083 |    0.070 | 
     | FE_OFC389_n_6184    | A ^ -> ZN v  | INV_X2   | 0.016 |   0.099 |    0.086 | 
     | FE_OFC391_n_6184    | A v -> ZN ^  | INV_X1   | 0.015 |   0.115 |    0.101 | 
     | g21                 | A2 ^ -> ZN ^ | AND2_X2  | 0.039 |   0.153 |    0.140 | 
     | FE_RC_3181_0        | A2 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.192 |    0.178 | 
     | FE_OFC48_n_37230    | A ^ -> ZN v  | INV_X1   | 0.013 |   0.204 |    0.191 | 
     | g206168             | A1 v -> ZN ^ | NOR2_X2  | 0.031 |   0.235 |    0.222 | 
     | g206171             | A1 ^ -> ZN ^ | AND2_X4  | 0.048 |   0.284 |    0.271 | 
     | FE_RC_3255_0        | A1 ^ -> ZN v | NAND2_X4 | 0.035 |   0.319 |    0.305 | 
     | FE_OFC276_n_42926   | A v -> ZN ^  | INV_X8   | 0.028 |   0.347 |    0.334 | 
     | cpuregs_reg[15][12] | SE ^         | SDFF_X1  | 0.006 |   0.353 |    0.340 | 
     +----------------------------------------------------------------------------+ 
Path 882: VIOLATED Setup Check with Pin cpuregs_reg[22][11]/CK 
Endpoint:   cpuregs_reg[22][11]/SE (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.032
- Setup                         0.084
+ Phase Shift                   0.400
= Required Time                 0.348
- Arrival Time                  0.361
= Slack Time                   -0.013
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.006 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.100 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.126 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.135 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.155 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.180 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.196 | 
     | g208697             | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.260 | 
     | g208291             | A1 ^ -> ZN ^ | AND3_X4  | 0.055 |   0.328 |    0.315 | 
     | FE_OCPC1052_n_45073 | A ^ -> Z ^   | BUF_X8   | 0.032 |   0.360 |    0.347 | 
     | cpuregs_reg[22][11] | SE ^         | SDFF_X2  | 0.001 |   0.361 |    0.348 | 
     +----------------------------------------------------------------------------+ 
Path 883: VIOLATED Setup Check with Pin cpuregs_reg[14][29]/CK 
Endpoint:   cpuregs_reg[14][29]/SE (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[2]/QN    (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.026
- Setup                         0.083
+ Phase Shift                   0.400
= Required Time                 0.343
- Arrival Time                  0.356
= Slack Time                   -0.013
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                              |              |         |       |  Time   |   Time   | 
     |------------------------------+--------------+---------+-------+---------+----------| 
     | cpu_state_reg[2]             | CK ^         |         |       |  -0.009 |   -0.023 | 
     | cpu_state_reg[2]             | CK ^ -> QN ^ | DFFR_X1 | 0.092 |   0.083 |    0.070 | 
     | FE_OFC389_n_6184             | A ^ -> ZN v  | INV_X2  | 0.016 |   0.099 |    0.086 | 
     | FE_OFC391_n_6184             | A v -> ZN ^  | INV_X1  | 0.015 |   0.115 |    0.101 | 
     | g21                          | A2 ^ -> ZN ^ | AND2_X2 | 0.039 |   0.153 |    0.140 | 
     | FE_RC_3181_0                 | A2 ^ -> ZN ^ | AND2_X4 | 0.038 |   0.192 |    0.178 | 
     | FE_OFC48_n_37230             | A ^ -> ZN v  | INV_X1  | 0.013 |   0.204 |    0.191 | 
     | g206168                      | A1 v -> ZN ^ | NOR2_X2 | 0.031 |   0.235 |    0.222 | 
     | FE_RC_4035_0                 | A2 ^ -> ZN ^ | AND2_X2 | 0.045 |   0.280 |    0.267 | 
     | g206405                      | A1 ^ -> ZN ^ | AND2_X4 | 0.036 |   0.316 |    0.303 | 
     | FE_OFC80_n_43154             | A ^ -> ZN v  | INV_X8  | 0.017 |   0.333 |    0.320 | 
     | FE_OCPC1032_FE_OFN21_n_43154 | A v -> ZN ^  | INV_X4  | 0.022 |   0.356 |    0.342 | 
     | cpuregs_reg[14][29]          | SE ^         | SDFF_X2 | 0.000 |   0.356 |    0.343 | 
     +------------------------------------------------------------------------------------+ 
Path 884: VIOLATED Setup Check with Pin cpuregs_reg[3][3]/CK 
Endpoint:   cpuregs_reg[3][3]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[2]/QN (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.013
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.357
- Arrival Time                  0.370
= Slack Time                   -0.013
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[2]    | CK ^         |          |       |  -0.009 |   -0.023 | 
     | cpu_state_reg[2]    | CK ^ -> QN ^ | DFFR_X1  | 0.092 |   0.083 |    0.070 | 
     | FE_OFC389_n_6184    | A ^ -> ZN v  | INV_X2   | 0.016 |   0.099 |    0.086 | 
     | FE_OFC391_n_6184    | A v -> ZN ^  | INV_X1   | 0.015 |   0.115 |    0.102 | 
     | g21                 | A2 ^ -> ZN ^ | AND2_X2  | 0.039 |   0.153 |    0.140 | 
     | FE_RC_3181_0        | A2 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.192 |    0.179 | 
     | FE_OFC48_n_37230    | A ^ -> ZN v  | INV_X1   | 0.013 |   0.204 |    0.191 | 
     | g206168             | A1 v -> ZN ^ | NOR2_X2  | 0.031 |   0.235 |    0.222 | 
     | FE_OCPC2231_n_42921 | A ^ -> Z ^   | BUF_X1   | 0.032 |   0.267 |    0.254 | 
     | FE_RC_4031_0        | A2 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.303 |    0.290 | 
     | FE_OFC831_n_44791   | A ^ -> Z ^   | BUF_X8   | 0.030 |   0.334 |    0.321 | 
     | g203195             | A1 ^ -> ZN v | NAND2_X1 | 0.018 |   0.352 |    0.338 | 
     | g169144             | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.370 |    0.357 | 
     | cpuregs_reg[3][3]   | D ^          | DFF_X1   | 0.000 |   0.370 |    0.357 | 
     +----------------------------------------------------------------------------+ 
Path 885: VIOLATED Setup Check with Pin cpuregs_reg[7][4]/CK 
Endpoint:   cpuregs_reg[7][4]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[2]/QN (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.013
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.357
- Arrival Time                  0.370
= Slack Time                   -0.013
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[2]    | CK ^         |          |       |  -0.009 |   -0.022 | 
     | cpu_state_reg[2]    | CK ^ -> QN ^ | DFFR_X1  | 0.092 |   0.083 |    0.070 | 
     | FE_OFC389_n_6184    | A ^ -> ZN v  | INV_X2   | 0.016 |   0.099 |    0.086 | 
     | FE_OFC391_n_6184    | A v -> ZN ^  | INV_X1   | 0.015 |   0.115 |    0.102 | 
     | g21                 | A2 ^ -> ZN ^ | AND2_X2  | 0.039 |   0.153 |    0.140 | 
     | FE_RC_3181_0        | A2 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.192 |    0.179 | 
     | FE_OFC48_n_37230    | A ^ -> ZN v  | INV_X1   | 0.013 |   0.204 |    0.191 | 
     | g206168             | A1 v -> ZN ^ | NOR2_X2  | 0.031 |   0.235 |    0.222 | 
     | g206171             | A1 ^ -> ZN ^ | AND2_X4  | 0.048 |   0.284 |    0.271 | 
     | FE_RC_4065_0        | A1 ^ -> ZN v | NAND2_X4 | 0.028 |   0.312 |    0.299 | 
     | FE_OCPC1872_n_42928 | A v -> ZN ^  | INV_X8   | 0.023 |   0.335 |    0.322 | 
     | g189006             | A1 ^ -> ZN v | NAND2_X1 | 0.016 |   0.352 |    0.339 | 
     | g169732             | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.370 |    0.357 | 
     | cpuregs_reg[7][4]   | D ^          | DFF_X1   | 0.000 |   0.370 |    0.357 | 
     +----------------------------------------------------------------------------+ 
Path 886: VIOLATED Setup Check with Pin cpuregs_reg[14][13]/CK 
Endpoint:   cpuregs_reg[14][13]/SE (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[2]/QN    (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.083
+ Phase Shift                   0.400
= Required Time                 0.340
- Arrival Time                  0.353
= Slack Time                   -0.013
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                              |              |         |       |  Time   |   Time   | 
     |------------------------------+--------------+---------+-------+---------+----------| 
     | cpu_state_reg[2]             | CK ^         |         |       |  -0.009 |   -0.022 | 
     | cpu_state_reg[2]             | CK ^ -> QN ^ | DFFR_X1 | 0.092 |   0.083 |    0.070 | 
     | FE_OFC389_n_6184             | A ^ -> ZN v  | INV_X2  | 0.016 |   0.099 |    0.086 | 
     | FE_OFC391_n_6184             | A v -> ZN ^  | INV_X1  | 0.015 |   0.115 |    0.102 | 
     | g21                          | A2 ^ -> ZN ^ | AND2_X2 | 0.039 |   0.153 |    0.140 | 
     | FE_RC_3181_0                 | A2 ^ -> ZN ^ | AND2_X4 | 0.038 |   0.192 |    0.179 | 
     | FE_OFC48_n_37230             | A ^ -> ZN v  | INV_X1  | 0.013 |   0.204 |    0.191 | 
     | g206168                      | A1 v -> ZN ^ | NOR2_X2 | 0.031 |   0.235 |    0.222 | 
     | FE_RC_4035_0                 | A2 ^ -> ZN ^ | AND2_X2 | 0.045 |   0.280 |    0.267 | 
     | g206405                      | A1 ^ -> ZN ^ | AND2_X4 | 0.036 |   0.316 |    0.303 | 
     | FE_OFC80_n_43154             | A ^ -> ZN v  | INV_X8  | 0.017 |   0.333 |    0.320 | 
     | FE_OCPC1031_FE_OFN21_n_43154 | A v -> ZN ^  | INV_X8  | 0.019 |   0.352 |    0.339 | 
     | cpuregs_reg[14][13]          | SE ^         | SDFF_X2 | 0.001 |   0.353 |    0.340 | 
     +------------------------------------------------------------------------------------+ 
Path 887: VIOLATED Setup Check with Pin cpuregs_reg[30][0]/CK 
Endpoint:   cpuregs_reg[30][0]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.020
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.389
- Arrival Time                  0.402
= Slack Time                   -0.013
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.007 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.100 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.127 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.136 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.156 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.180 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.196 | 
     | g208697             | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.260 | 
     | FE_OFC379_n_45492   | A ^ -> Z ^   | BUF_X8   | 0.035 |   0.307 |    0.294 | 
     | g208939             | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.343 |    0.331 | 
     | FE_OCPC1572_n_45724 | A ^ -> Z ^   | BUF_X16  | 0.026 |   0.369 |    0.357 | 
     | g204875             | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.384 |    0.371 | 
     | g200072             | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.402 |    0.389 | 
     | cpuregs_reg[30][0]  | D ^          | DFF_X1   | 0.000 |   0.402 |    0.389 | 
     +----------------------------------------------------------------------------+ 
Path 888: VIOLATED Setup Check with Pin cpuregs_reg[14][30]/CK 
Endpoint:   cpuregs_reg[14][30]/SE (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[2]/QN    (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.083
+ Phase Shift                   0.400
= Required Time                 0.340
- Arrival Time                  0.353
= Slack Time                   -0.013
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                              |              |         |       |  Time   |   Time   | 
     |------------------------------+--------------+---------+-------+---------+----------| 
     | cpu_state_reg[2]             | CK ^         |         |       |  -0.009 |   -0.022 | 
     | cpu_state_reg[2]             | CK ^ -> QN ^ | DFFR_X1 | 0.092 |   0.083 |    0.070 | 
     | FE_OFC389_n_6184             | A ^ -> ZN v  | INV_X2  | 0.016 |   0.099 |    0.086 | 
     | FE_OFC391_n_6184             | A v -> ZN ^  | INV_X1  | 0.015 |   0.115 |    0.102 | 
     | g21                          | A2 ^ -> ZN ^ | AND2_X2 | 0.039 |   0.153 |    0.140 | 
     | FE_RC_3181_0                 | A2 ^ -> ZN ^ | AND2_X4 | 0.038 |   0.192 |    0.179 | 
     | FE_OFC48_n_37230             | A ^ -> ZN v  | INV_X1  | 0.013 |   0.204 |    0.191 | 
     | g206168                      | A1 v -> ZN ^ | NOR2_X2 | 0.031 |   0.235 |    0.222 | 
     | FE_RC_4035_0                 | A2 ^ -> ZN ^ | AND2_X2 | 0.045 |   0.280 |    0.268 | 
     | g206405                      | A1 ^ -> ZN ^ | AND2_X4 | 0.036 |   0.316 |    0.304 | 
     | FE_OFC80_n_43154             | A ^ -> ZN v  | INV_X8  | 0.017 |   0.333 |    0.320 | 
     | FE_OCPC1031_FE_OFN21_n_43154 | A v -> ZN ^  | INV_X8  | 0.019 |   0.352 |    0.339 | 
     | cpuregs_reg[14][30]          | SE ^         | SDFF_X2 | 0.001 |   0.353 |    0.340 | 
     +------------------------------------------------------------------------------------+ 
Path 889: VIOLATED Setup Check with Pin cpuregs_reg[14][9]/CK 
Endpoint:   cpuregs_reg[14][9]/SE (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[2]/QN   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.083
+ Phase Shift                   0.400
= Required Time                 0.340
- Arrival Time                  0.353
= Slack Time                   -0.013
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                              |              |         |       |  Time   |   Time   | 
     |------------------------------+--------------+---------+-------+---------+----------| 
     | cpu_state_reg[2]             | CK ^         |         |       |  -0.009 |   -0.022 | 
     | cpu_state_reg[2]             | CK ^ -> QN ^ | DFFR_X1 | 0.092 |   0.083 |    0.070 | 
     | FE_OFC389_n_6184             | A ^ -> ZN v  | INV_X2  | 0.016 |   0.099 |    0.086 | 
     | FE_OFC391_n_6184             | A v -> ZN ^  | INV_X1  | 0.015 |   0.115 |    0.102 | 
     | g21                          | A2 ^ -> ZN ^ | AND2_X2 | 0.039 |   0.153 |    0.140 | 
     | FE_RC_3181_0                 | A2 ^ -> ZN ^ | AND2_X4 | 0.038 |   0.192 |    0.179 | 
     | FE_OFC48_n_37230             | A ^ -> ZN v  | INV_X1  | 0.013 |   0.204 |    0.191 | 
     | g206168                      | A1 v -> ZN ^ | NOR2_X2 | 0.031 |   0.235 |    0.222 | 
     | FE_RC_4035_0                 | A2 ^ -> ZN ^ | AND2_X2 | 0.045 |   0.280 |    0.268 | 
     | g206405                      | A1 ^ -> ZN ^ | AND2_X4 | 0.036 |   0.316 |    0.304 | 
     | FE_OFC80_n_43154             | A ^ -> ZN v  | INV_X8  | 0.017 |   0.333 |    0.320 | 
     | FE_OCPC1031_FE_OFN21_n_43154 | A v -> ZN ^  | INV_X8  | 0.019 |   0.352 |    0.339 | 
     | cpuregs_reg[14][9]           | SE ^         | SDFF_X2 | 0.001 |   0.353 |    0.340 | 
     +------------------------------------------------------------------------------------+ 
Path 890: VIOLATED Setup Check with Pin cpuregs_reg[20][13]/CK 
Endpoint:   cpuregs_reg[20][13]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.033
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.405
- Arrival Time                  0.418
= Slack Time                   -0.013
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |   -0.017 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.133 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.193 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.216 | 
     | g191631             | A1 v -> ZN ^ | NOR2_X2   | 0.027 |   0.256 |    0.243 | 
     | FE_RC_4010_0        | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.271 |    0.258 | 
     | FE_RC_4019_0        | A2 v -> ZN ^ | NAND2_X1  | 0.020 |   0.291 |    0.278 | 
     | FE_RC_4018_0        | A1 ^ -> ZN v | NAND3_X2  | 0.020 |   0.311 |    0.298 | 
     | g171928_dup         | A v -> ZN ^  | OAI221_X4 | 0.070 |   0.381 |    0.368 | 
     | g182741             | A2 ^ -> ZN v | NAND2_X1  | 0.023 |   0.404 |    0.391 | 
     | FE_RC_1282_0        | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.418 |    0.405 | 
     | cpuregs_reg[20][13] | D ^          | DFF_X1    | 0.000 |   0.418 |    0.405 | 
     +-----------------------------------------------------------------------------+ 
Path 891: VIOLATED Setup Check with Pin cpuregs_reg[1][6]/CK 
Endpoint:   cpuregs_reg[1][6]/D  (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.024
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.393
- Arrival Time                  0.406
= Slack Time                   -0.013
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.007 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.100 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.127 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.136 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.156 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.180 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.196 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.246 | 
     | g207586             | A1 ^ -> ZN ^ | AND2_X4  | 0.049 |   0.308 |    0.295 | 
     | FE_RC_3989_0        | A1 ^ -> ZN v | NAND2_X4 | 0.025 |   0.333 |    0.320 | 
     | FE_OCPC1024_n_44362 | A v -> ZN ^  | INV_X2   | 0.036 |   0.369 |    0.356 | 
     | g207595             | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.386 |    0.373 | 
     | g168977             | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.406 |    0.393 | 
     | cpuregs_reg[1][6]   | D ^          | DFF_X1   | 0.000 |   0.406 |    0.393 | 
     +----------------------------------------------------------------------------+ 
Path 892: VIOLATED Setup Check with Pin cpuregs_reg[15][13]/CK 
Endpoint:   cpuregs_reg[15][13]/SE (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[2]/QN    (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.084
+ Phase Shift                   0.400
= Required Time                 0.339
- Arrival Time                  0.351
= Slack Time                   -0.013
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[2]    | CK ^         |          |       |  -0.009 |   -0.022 | 
     | cpu_state_reg[2]    | CK ^ -> QN ^ | DFFR_X1  | 0.092 |   0.083 |    0.070 | 
     | FE_OFC389_n_6184    | A ^ -> ZN v  | INV_X2   | 0.016 |   0.099 |    0.087 | 
     | FE_OFC391_n_6184    | A v -> ZN ^  | INV_X1   | 0.015 |   0.115 |    0.102 | 
     | g21                 | A2 ^ -> ZN ^ | AND2_X2  | 0.039 |   0.153 |    0.140 | 
     | FE_RC_3181_0        | A2 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.192 |    0.179 | 
     | FE_OFC48_n_37230    | A ^ -> ZN v  | INV_X1   | 0.013 |   0.204 |    0.191 | 
     | g206168             | A1 v -> ZN ^ | NOR2_X2  | 0.031 |   0.235 |    0.223 | 
     | g206171             | A1 ^ -> ZN ^ | AND2_X4  | 0.048 |   0.284 |    0.271 | 
     | FE_RC_3255_0        | A1 ^ -> ZN v | NAND2_X4 | 0.035 |   0.319 |    0.306 | 
     | FE_OFC276_n_42926   | A v -> ZN ^  | INV_X8   | 0.028 |   0.347 |    0.334 | 
     | cpuregs_reg[15][13] | SE ^         | SDFF_X2  | 0.005 |   0.351 |    0.339 | 
     +----------------------------------------------------------------------------+ 
Path 893: VIOLATED Setup Check with Pin cpuregs_reg[15][9]/CK 
Endpoint:   cpuregs_reg[15][9]/SE (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[2]/QN   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.024
- Setup                         0.084
+ Phase Shift                   0.400
= Required Time                 0.340
- Arrival Time                  0.353
= Slack Time                   -0.013
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[2]   | CK ^         |          |       |  -0.009 |   -0.022 | 
     | cpu_state_reg[2]   | CK ^ -> QN ^ | DFFR_X1  | 0.092 |   0.083 |    0.070 | 
     | FE_OFC389_n_6184   | A ^ -> ZN v  | INV_X2   | 0.016 |   0.099 |    0.087 | 
     | FE_OFC391_n_6184   | A v -> ZN ^  | INV_X1   | 0.015 |   0.115 |    0.102 | 
     | g21                | A2 ^ -> ZN ^ | AND2_X2  | 0.039 |   0.153 |    0.141 | 
     | FE_RC_3181_0       | A2 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.192 |    0.179 | 
     | FE_OFC48_n_37230   | A ^ -> ZN v  | INV_X1   | 0.013 |   0.204 |    0.192 | 
     | g206168            | A1 v -> ZN ^ | NOR2_X2  | 0.031 |   0.235 |    0.223 | 
     | g206171            | A1 ^ -> ZN ^ | AND2_X4  | 0.048 |   0.284 |    0.271 | 
     | FE_RC_3255_0       | A1 ^ -> ZN v | NAND2_X4 | 0.035 |   0.319 |    0.306 | 
     | FE_OFC276_n_42926  | A v -> ZN ^  | INV_X8   | 0.028 |   0.347 |    0.334 | 
     | cpuregs_reg[15][9] | SE ^         | SDFF_X2  | 0.006 |   0.353 |    0.340 | 
     +---------------------------------------------------------------------------+ 
Path 894: VIOLATED Setup Check with Pin cpuregs_reg[13][30]/CK 
Endpoint:   cpuregs_reg[13][30]/D (v) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.082
- Setup                         0.023
+ Phase Shift                   0.400
= Required Time                 0.459
- Arrival Time                  0.472
= Slack Time                   -0.013
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]       | CK ^         |          |       |   0.019 |    0.007 | 
     | latched_rd_reg[3]       | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.100 | 
     | g173022                 | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.127 | 
     | FE_RC_2515_0            | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.136 | 
     | FE_RC_2513_0            | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.156 | 
     | FE_RC_2512_0            | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.180 | 
     | g30                     | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.196 | 
     | g205985                 | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.246 | 
     | g205988                 | A1 ^ -> ZN ^ | AND2_X4  | 0.060 |   0.319 |    0.307 | 
     | g205994                 | A1 ^ -> ZN ^ | AND2_X4  | 0.049 |   0.368 |    0.355 | 
     | FE_OCPC1596_n_42750     | A ^ -> Z ^   | BUF_X4   | 0.027 |   0.395 |    0.382 | 
     | FE_OCPC2228_FE_RN_318_0 | A ^ -> Z ^   | BUF_X2   | 0.036 |   0.431 |    0.418 | 
     | FE_RC_909_0             | A1 ^ -> ZN ^ | OR2_X1   | 0.029 |   0.460 |    0.447 | 
     | FE_RC_908_0             | A2 ^ -> ZN v | NAND2_X1 | 0.012 |   0.472 |    0.459 | 
     | cpuregs_reg[13][30]     | D v          | DFF_X1   | 0.000 |   0.472 |    0.459 | 
     +--------------------------------------------------------------------------------+ 
Path 895: VIOLATED Setup Check with Pin cpuregs_reg[30][4]/CK 
Endpoint:   cpuregs_reg[30][4]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.020
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.389
- Arrival Time                  0.402
= Slack Time                   -0.013
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.007 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.100 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.127 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.136 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.156 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.180 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.196 | 
     | g208697             | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.260 | 
     | FE_OFC379_n_45492   | A ^ -> Z ^   | BUF_X8   | 0.035 |   0.307 |    0.295 | 
     | g208939             | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.343 |    0.331 | 
     | FE_OCPC1572_n_45724 | A ^ -> Z ^   | BUF_X16  | 0.026 |   0.369 |    0.357 | 
     | g204890             | A1 ^ -> ZN v | NAND2_X2 | 0.014 |   0.384 |    0.371 | 
     | g200071             | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.402 |    0.389 | 
     | cpuregs_reg[30][4]  | D ^          | DFF_X1   | 0.000 |   0.402 |    0.389 | 
     +----------------------------------------------------------------------------+ 
Path 896: VIOLATED Setup Check with Pin cpuregs_reg[15][30]/CK 
Endpoint:   cpuregs_reg[15][30]/SE (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[2]/QN    (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.024
- Setup                         0.084
+ Phase Shift                   0.400
= Required Time                 0.340
- Arrival Time                  0.353
= Slack Time                   -0.013
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[2]    | CK ^         |          |       |  -0.009 |   -0.022 | 
     | cpu_state_reg[2]    | CK ^ -> QN ^ | DFFR_X1  | 0.092 |   0.083 |    0.070 | 
     | FE_OFC389_n_6184    | A ^ -> ZN v  | INV_X2   | 0.016 |   0.099 |    0.087 | 
     | FE_OFC391_n_6184    | A v -> ZN ^  | INV_X1   | 0.015 |   0.115 |    0.102 | 
     | g21                 | A2 ^ -> ZN ^ | AND2_X2  | 0.039 |   0.153 |    0.141 | 
     | FE_RC_3181_0        | A2 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.192 |    0.179 | 
     | FE_OFC48_n_37230    | A ^ -> ZN v  | INV_X1   | 0.013 |   0.204 |    0.192 | 
     | g206168             | A1 v -> ZN ^ | NOR2_X2  | 0.031 |   0.235 |    0.223 | 
     | g206171             | A1 ^ -> ZN ^ | AND2_X4  | 0.048 |   0.284 |    0.271 | 
     | FE_RC_3255_0        | A1 ^ -> ZN v | NAND2_X4 | 0.035 |   0.319 |    0.306 | 
     | FE_OFC276_n_42926   | A v -> ZN ^  | INV_X8   | 0.028 |   0.347 |    0.334 | 
     | cpuregs_reg[15][30] | SE ^         | SDFF_X2  | 0.006 |   0.353 |    0.340 | 
     +----------------------------------------------------------------------------+ 
Path 897: VIOLATED Setup Check with Pin cpuregs_reg[30][7]/CK 
Endpoint:   cpuregs_reg[30][7]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.027
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.396
- Arrival Time                  0.409
= Slack Time                   -0.012
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.007 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.100 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.127 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.136 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.156 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.180 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.197 | 
     | g208697             | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.260 | 
     | FE_OFC379_n_45492   | A ^ -> Z ^   | BUF_X8   | 0.035 |   0.307 |    0.295 | 
     | g208939             | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.343 |    0.331 | 
     | FE_OCPC1572_n_45724 | A ^ -> Z ^   | BUF_X16  | 0.026 |   0.369 |    0.357 | 
     | g204886             | A1 ^ -> ZN v | NAND2_X1 | 0.021 |   0.390 |    0.377 | 
     | g204885             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.409 |    0.396 | 
     | cpuregs_reg[30][7]  | D ^          | DFF_X1   | 0.000 |   0.409 |    0.396 | 
     +----------------------------------------------------------------------------+ 
Path 898: VIOLATED Setup Check with Pin cpuregs_reg[7][14]/CK 
Endpoint:   cpuregs_reg[7][14]/SE (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[2]/QN   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.026
- Setup                         0.084
+ Phase Shift                   0.400
= Required Time                 0.342
- Arrival Time                  0.354
= Slack Time                   -0.012
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     | cpu_state_reg[2]    | CK ^         |         |       |  -0.009 |   -0.022 | 
     | cpu_state_reg[2]    | CK ^ -> QN ^ | DFFR_X1 | 0.092 |   0.083 |    0.071 | 
     | FE_OFC389_n_6184    | A ^ -> ZN v  | INV_X2  | 0.016 |   0.099 |    0.087 | 
     | FE_OFC391_n_6184    | A v -> ZN ^  | INV_X1  | 0.015 |   0.115 |    0.102 | 
     | g21                 | A2 ^ -> ZN ^ | AND2_X2 | 0.039 |   0.153 |    0.141 | 
     | FE_RC_3181_0        | A2 ^ -> ZN ^ | AND2_X4 | 0.038 |   0.192 |    0.179 | 
     | FE_OFC48_n_37230    | A ^ -> ZN v  | INV_X1  | 0.013 |   0.204 |    0.192 | 
     | g206168             | A1 v -> ZN ^ | NOR2_X2 | 0.031 |   0.235 |    0.223 | 
     | g206171             | A1 ^ -> ZN ^ | AND2_X4 | 0.048 |   0.284 |    0.271 | 
     | g170755_206176      | A1 ^ -> ZN ^ | AND2_X2 | 0.039 |   0.323 |    0.310 | 
     | FE_OCPC1666_n_42929 | A ^ -> Z ^   | BUF_X8  | 0.030 |   0.353 |    0.340 | 
     | cpuregs_reg[7][14]  | SE ^         | SDFF_X1 | 0.001 |   0.354 |    0.342 | 
     +---------------------------------------------------------------------------+ 
Path 899: VIOLATED Setup Check with Pin cpuregs_reg[24][25]/CK 
Endpoint:   cpuregs_reg[24][25]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.084
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.456
- Arrival Time                  0.468
= Slack Time                   -0.012
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.007 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.101 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.128 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.136 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.156 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.181 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.197 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.247 | 
     | g205827             | A1 ^ -> ZN ^ | AND2_X2  | 0.061 |   0.320 |    0.308 | 
     | g205831             | A1 ^ -> ZN ^ | AND2_X4  | 0.043 |   0.363 |    0.351 | 
     | FE_OCPC2157_n_42590 | A ^ -> Z ^   | BUF_X4   | 0.032 |   0.395 |    0.383 | 
     | FE_OCPC2160_n_42590 | A ^ -> Z ^   | BUF_X2   | 0.040 |   0.435 |    0.423 | 
     | g190439             | A2 ^ -> ZN v | NAND2_X1 | 0.019 |   0.455 |    0.442 | 
     | FE_RC_1100_0        | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.468 |    0.456 | 
     | cpuregs_reg[24][25] | D ^          | DFF_X1   | 0.000 |   0.468 |    0.456 | 
     +----------------------------------------------------------------------------+ 
Path 900: VIOLATED Setup Check with Pin cpuregs_reg[7][31]/CK 
Endpoint:   cpuregs_reg[7][31]/SE (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[2]/QN   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.025
- Setup                         0.083
+ Phase Shift                   0.400
= Required Time                 0.342
- Arrival Time                  0.354
= Slack Time                   -0.012
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     | cpu_state_reg[2]    | CK ^         |         |       |  -0.009 |   -0.021 | 
     | cpu_state_reg[2]    | CK ^ -> QN ^ | DFFR_X1 | 0.092 |   0.083 |    0.071 | 
     | FE_OFC389_n_6184    | A ^ -> ZN v  | INV_X2  | 0.016 |   0.099 |    0.087 | 
     | FE_OFC391_n_6184    | A v -> ZN ^  | INV_X1  | 0.015 |   0.115 |    0.103 | 
     | g21                 | A2 ^ -> ZN ^ | AND2_X2 | 0.039 |   0.153 |    0.141 | 
     | FE_RC_3181_0        | A2 ^ -> ZN ^ | AND2_X4 | 0.038 |   0.192 |    0.180 | 
     | FE_OFC48_n_37230    | A ^ -> ZN v  | INV_X1  | 0.013 |   0.204 |    0.192 | 
     | g206168             | A1 v -> ZN ^ | NOR2_X2 | 0.031 |   0.235 |    0.223 | 
     | g206171             | A1 ^ -> ZN ^ | AND2_X4 | 0.048 |   0.284 |    0.272 | 
     | g170755_206176      | A1 ^ -> ZN ^ | AND2_X2 | 0.039 |   0.323 |    0.311 | 
     | FE_OCPC1666_n_42929 | A ^ -> Z ^   | BUF_X8  | 0.030 |   0.353 |    0.341 | 
     | cpuregs_reg[7][31]  | SE ^         | SDFF_X2 | 0.001 |   0.354 |    0.342 | 
     +---------------------------------------------------------------------------+ 
Path 901: VIOLATED Setup Check with Pin cpuregs_reg[7][29]/CK 
Endpoint:   cpuregs_reg[7][29]/SE (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[2]/QN   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.025
- Setup                         0.083
+ Phase Shift                   0.400
= Required Time                 0.342
- Arrival Time                  0.354
= Slack Time                   -0.012
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     | cpu_state_reg[2]    | CK ^         |         |       |  -0.009 |   -0.021 | 
     | cpu_state_reg[2]    | CK ^ -> QN ^ | DFFR_X1 | 0.092 |   0.083 |    0.071 | 
     | FE_OFC389_n_6184    | A ^ -> ZN v  | INV_X2  | 0.016 |   0.099 |    0.088 | 
     | FE_OFC391_n_6184    | A v -> ZN ^  | INV_X1  | 0.015 |   0.115 |    0.103 | 
     | g21                 | A2 ^ -> ZN ^ | AND2_X2 | 0.039 |   0.153 |    0.142 | 
     | FE_RC_3181_0        | A2 ^ -> ZN ^ | AND2_X4 | 0.038 |   0.192 |    0.180 | 
     | FE_OFC48_n_37230    | A ^ -> ZN v  | INV_X1  | 0.013 |   0.204 |    0.193 | 
     | g206168             | A1 v -> ZN ^ | NOR2_X2 | 0.031 |   0.235 |    0.224 | 
     | g206171             | A1 ^ -> ZN ^ | AND2_X4 | 0.048 |   0.284 |    0.272 | 
     | g170755_206176      | A1 ^ -> ZN ^ | AND2_X2 | 0.039 |   0.323 |    0.311 | 
     | FE_OCPC1666_n_42929 | A ^ -> Z ^   | BUF_X8  | 0.030 |   0.353 |    0.341 | 
     | cpuregs_reg[7][29]  | SE ^         | SDFF_X2 | 0.001 |   0.354 |    0.342 | 
     +---------------------------------------------------------------------------+ 
Path 902: VIOLATED Setup Check with Pin cpuregs_reg[14][31]/CK 
Endpoint:   cpuregs_reg[14][31]/SE (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[2]/QN    (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.027
- Setup                         0.083
+ Phase Shift                   0.400
= Required Time                 0.344
- Arrival Time                  0.356
= Slack Time                   -0.012
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                              |              |         |       |  Time   |   Time   | 
     |------------------------------+--------------+---------+-------+---------+----------| 
     | cpu_state_reg[2]             | CK ^         |         |       |  -0.009 |   -0.021 | 
     | cpu_state_reg[2]             | CK ^ -> QN ^ | DFFR_X1 | 0.092 |   0.083 |    0.071 | 
     | FE_OFC389_n_6184             | A ^ -> ZN v  | INV_X2  | 0.016 |   0.099 |    0.088 | 
     | FE_OFC391_n_6184             | A v -> ZN ^  | INV_X1  | 0.015 |   0.115 |    0.103 | 
     | g21                          | A2 ^ -> ZN ^ | AND2_X2 | 0.039 |   0.153 |    0.142 | 
     | FE_RC_3181_0                 | A2 ^ -> ZN ^ | AND2_X4 | 0.038 |   0.192 |    0.180 | 
     | FE_OFC48_n_37230             | A ^ -> ZN v  | INV_X1  | 0.013 |   0.204 |    0.193 | 
     | g206168                      | A1 v -> ZN ^ | NOR2_X2 | 0.031 |   0.235 |    0.224 | 
     | FE_RC_4035_0                 | A2 ^ -> ZN ^ | AND2_X2 | 0.045 |   0.280 |    0.269 | 
     | g206405                      | A1 ^ -> ZN ^ | AND2_X4 | 0.036 |   0.316 |    0.305 | 
     | FE_OFC80_n_43154             | A ^ -> ZN v  | INV_X8  | 0.017 |   0.333 |    0.322 | 
     | FE_OCPC1032_FE_OFN21_n_43154 | A v -> ZN ^  | INV_X4  | 0.022 |   0.356 |    0.344 | 
     | cpuregs_reg[14][31]          | SE ^         | SDFF_X2 | 0.000 |   0.356 |    0.344 | 
     +------------------------------------------------------------------------------------+ 
Path 903: VIOLATED Setup Check with Pin cpuregs_reg[24][27]/CK 
Endpoint:   cpuregs_reg[24][27]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.085
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.456
- Arrival Time                  0.468
= Slack Time                   -0.012
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.008 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.101 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.128 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.137 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.157 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.181 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.197 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.247 | 
     | g205827             | A1 ^ -> ZN ^ | AND2_X2  | 0.061 |   0.320 |    0.309 | 
     | g205831             | A1 ^ -> ZN ^ | AND2_X4  | 0.043 |   0.363 |    0.352 | 
     | FE_OCPC2157_n_42590 | A ^ -> Z ^   | BUF_X4   | 0.032 |   0.395 |    0.384 | 
     | FE_OCPC2160_n_42590 | A ^ -> Z ^   | BUF_X2   | 0.040 |   0.435 |    0.423 | 
     | g190450             | A2 ^ -> ZN v | NAND2_X1 | 0.019 |   0.454 |    0.443 | 
     | FE_RC_533_0         | A1 v -> ZN ^ | NAND2_X1 | 0.014 |   0.468 |    0.456 | 
     | cpuregs_reg[24][27] | D ^          | DFF_X1   | 0.000 |   0.468 |    0.456 | 
     +----------------------------------------------------------------------------+ 
Path 904: VIOLATED Setup Check with Pin cpuregs_reg[26][4]/CK 
Endpoint:   cpuregs_reg[26][4]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.021
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.391
- Arrival Time                  0.402
= Slack Time                   -0.012
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.008 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.101 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.128 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.137 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.157 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.181 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.198 | 
     | g208697             | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.261 | 
     | FE_OFC379_n_45492   | A ^ -> Z ^   | BUF_X8   | 0.035 |   0.307 |    0.296 | 
     | g202209             | A1 ^ -> ZN ^ | AND2_X4  | 0.032 |   0.339 |    0.328 | 
     | FE_OCPC1050_n_38905 | A ^ -> ZN v  | INV_X4   | 0.014 |   0.353 |    0.342 | 
     | FE_OCPC1051_n_38905 | A v -> ZN ^  | INV_X16  | 0.014 |   0.367 |    0.356 | 
     | g202225             | A1 ^ -> ZN v | NAND2_X1 | 0.016 |   0.384 |    0.372 | 
     | g187201             | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.402 |    0.391 | 
     | cpuregs_reg[26][4]  | D ^          | DFF_X1   | 0.000 |   0.402 |    0.391 | 
     +----------------------------------------------------------------------------+ 
Path 905: VIOLATED Setup Check with Pin cpuregs_reg[17][4]/CK 
Endpoint:   cpuregs_reg[17][4]/D (v) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.020
- Setup                         0.025
+ Phase Shift                   0.400
= Required Time                 0.395
- Arrival Time                  0.406
= Slack Time                   -0.011
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |   0.019 |    0.008 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.102 | 
     | g173022            | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.128 | 
     | FE_RC_2515_0       | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.137 | 
     | FE_RC_2513_0       | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.157 | 
     | FE_RC_2512_0       | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.182 | 
     | g30                | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.198 | 
     | g205985            | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.248 | 
     | g207586            | A1 ^ -> ZN ^ | AND2_X4  | 0.049 |   0.308 |    0.296 | 
     | g208947            | A1 ^ -> ZN ^ | AND2_X2  | 0.038 |   0.346 |    0.335 | 
     | FE_OFC293_n_45732  | A ^ -> ZN v  | INV_X4   | 0.018 |   0.363 |    0.352 | 
     | FE_OFC295_n_45732  | A v -> ZN ^  | INV_X4   | 0.021 |   0.385 |    0.374 | 
     | g190285            | B1 ^ -> ZN v | OAI22_X1 | 0.022 |   0.406 |    0.395 | 
     | cpuregs_reg[17][4] | D v          | DFF_X1   | 0.000 |   0.406 |    0.395 | 
     +---------------------------------------------------------------------------+ 
Path 906: VIOLATED Setup Check with Pin cpuregs_reg[6][29]/CK 
Endpoint:   cpuregs_reg[6][29]/SE (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.026
- Setup                         0.083
+ Phase Shift                   0.400
= Required Time                 0.342
- Arrival Time                  0.353
= Slack Time                   -0.011
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.008 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.102 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.129 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.137 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.157 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.182 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.198 | 
     | g208697             | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.262 | 
     | g202166             | A1 ^ -> ZN ^ | AND2_X4  | 0.049 |   0.322 |    0.311 | 
     | FE_OCPC2137_n_38835 | A ^ -> Z ^   | BUF_X8   | 0.029 |   0.352 |    0.340 | 
     | cpuregs_reg[6][29]  | SE ^         | SDFF_X2  | 0.002 |   0.353 |    0.342 | 
     +----------------------------------------------------------------------------+ 
Path 907: VIOLATED Setup Check with Pin cpuregs_reg[12][19]/CK 
Endpoint:   cpuregs_reg[12][19]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.069
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.439
- Arrival Time                  0.450
= Slack Time                   -0.011
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.008 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.102 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.129 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.138 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.157 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.182 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.198 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.248 | 
     | g170963_dup195219   | A1 ^ -> ZN ^ | AND2_X2  | 0.053 |   0.312 |    0.301 | 
     | FE_OCPC2052_n_31169 | A ^ -> Z ^   | BUF_X2   | 0.030 |   0.343 |    0.332 | 
     | FE_RC_765_0         | A1 ^ -> ZN v | NAND2_X4 | 0.022 |   0.365 |    0.354 | 
     | FE_RC_766_0         | A v -> ZN ^  | INV_X16  | 0.021 |   0.386 |    0.375 | 
     | FE_OCPC2078_n_32136 | A ^ -> Z ^   | BUF_X4   | 0.030 |   0.416 |    0.405 | 
     | g170496             | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.431 |    0.420 | 
     | g168911             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.450 |    0.439 | 
     | cpuregs_reg[12][19] | D ^          | DFF_X1   | 0.000 |   0.450 |    0.439 | 
     +----------------------------------------------------------------------------+ 
Path 908: VIOLATED Setup Check with Pin count_instr_reg[63]/CK 
Endpoint:   count_instr_reg[63]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[25]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.015
- Setup                         0.023
+ Phase Shift                   0.400
= Required Time                 0.362
- Arrival Time                  0.373
= Slack Time                   -0.011
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[25]     | CK ^         |          |       |   0.014 |    0.003 | 
     | count_instr_reg[25]     | CK ^ -> Q ^  | DFF_X1   | 0.113 |   0.127 |    0.116 | 
     | inc_add_1559_34_g1293   | A1 ^ -> ZN ^ | AND2_X2  | 0.042 |   0.169 |    0.158 | 
     | FE_RC_1449_0            | A4 ^ -> ZN v | NAND4_X4 | 0.032 |   0.201 |    0.190 | 
     | FE_RC_1450_0            | A v -> ZN ^  | INV_X4   | 0.020 |   0.221 |    0.210 | 
     | inc_add_1559_34_g1344_0 | A1 ^ -> ZN ^ | AND4_X4  | 0.060 |   0.281 |    0.270 | 
     | inc_add_1559_34_g192058 | A1 ^ -> ZN v | NAND3_X1 | 0.023 |   0.305 |    0.294 | 
     | inc_add_1559_34_g1101   | A v -> ZN v  | XNOR2_X1 | 0.039 |   0.344 |    0.333 | 
     | FE_RC_4108_0            | A2 v -> ZN ^ | NAND2_X1 | 0.017 |   0.361 |    0.350 | 
     | FE_RC_4107_0            | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.373 |    0.362 | 
     | count_instr_reg[63]     | D v          | DFF_X1   | 0.000 |   0.373 |    0.362 | 
     +--------------------------------------------------------------------------------+ 
Path 909: VIOLATED Setup Check with Pin cpuregs_reg[6][31]/CK 
Endpoint:   cpuregs_reg[6][31]/SE (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.026
- Setup                         0.084
+ Phase Shift                   0.400
= Required Time                 0.342
- Arrival Time                  0.353
= Slack Time                   -0.011
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.009 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.102 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.129 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.138 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.158 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.182 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.198 | 
     | g208697             | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.262 | 
     | g202166             | A1 ^ -> ZN ^ | AND2_X4  | 0.049 |   0.322 |    0.311 | 
     | FE_OCPC2137_n_38835 | A ^ -> Z ^   | BUF_X8   | 0.029 |   0.352 |    0.341 | 
     | cpuregs_reg[6][31]  | SE ^         | SDFF_X1  | 0.001 |   0.353 |    0.342 | 
     +----------------------------------------------------------------------------+ 
Path 910: VIOLATED Setup Check with Pin cpuregs_reg[14][14]/CK 
Endpoint:   cpuregs_reg[14][14]/SE (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[2]/QN    (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.030
- Setup                         0.084
+ Phase Shift                   0.400
= Required Time                 0.346
- Arrival Time                  0.356
= Slack Time                   -0.011
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                              |              |         |       |  Time   |   Time   | 
     |------------------------------+--------------+---------+-------+---------+----------| 
     | cpu_state_reg[2]             | CK ^         |         |       |  -0.009 |   -0.020 | 
     | cpu_state_reg[2]             | CK ^ -> QN ^ | DFFR_X1 | 0.092 |   0.083 |    0.072 | 
     | FE_OFC389_n_6184             | A ^ -> ZN v  | INV_X2  | 0.016 |   0.099 |    0.089 | 
     | FE_OFC391_n_6184             | A v -> ZN ^  | INV_X1  | 0.015 |   0.115 |    0.104 | 
     | g21                          | A2 ^ -> ZN ^ | AND2_X2 | 0.039 |   0.153 |    0.142 | 
     | FE_RC_3181_0                 | A2 ^ -> ZN ^ | AND2_X4 | 0.038 |   0.192 |    0.181 | 
     | FE_OFC48_n_37230             | A ^ -> ZN v  | INV_X1  | 0.013 |   0.204 |    0.193 | 
     | g206168                      | A1 v -> ZN ^ | NOR2_X2 | 0.031 |   0.235 |    0.225 | 
     | FE_RC_4035_0                 | A2 ^ -> ZN ^ | AND2_X2 | 0.045 |   0.280 |    0.270 | 
     | g206405                      | A1 ^ -> ZN ^ | AND2_X4 | 0.036 |   0.316 |    0.306 | 
     | FE_OFC80_n_43154             | A ^ -> ZN v  | INV_X8  | 0.017 |   0.333 |    0.322 | 
     | FE_OCPC1032_FE_OFN21_n_43154 | A v -> ZN ^  | INV_X4  | 0.022 |   0.356 |    0.345 | 
     | cpuregs_reg[14][14]          | SE ^         | SDFF_X1 | 0.001 |   0.356 |    0.346 | 
     +------------------------------------------------------------------------------------+ 
Path 911: VIOLATED Setup Check with Pin cpuregs_reg[19][12]/CK 
Endpoint:   cpuregs_reg[19][12]/SE (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.084
+ Phase Shift                   0.400
= Required Time                 0.338
- Arrival Time                  0.349
= Slack Time                   -0.011
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                              |              |          |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]            | CK ^         |          |       |   0.019 |    0.009 | 
     | latched_rd_reg[3]            | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.102 | 
     | g173022                      | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.129 | 
     | FE_RC_2515_0                 | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.138 | 
     | FE_RC_2513_0                 | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.158 | 
     | FE_RC_2512_0                 | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.182 | 
     | g30                          | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.198 | 
     | g208697                      | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.262 | 
     | g208701                      | A1 ^ -> ZN ^ | AND2_X4  | 0.041 |   0.314 |    0.303 | 
     | FE_OFC56_n_45496             | A ^ -> ZN v  | INV_X8   | 0.014 |   0.328 |    0.317 | 
     | FE_OCPC1102_FE_OFN31_n_45496 | A v -> ZN ^  | INV_X8   | 0.020 |   0.348 |    0.337 | 
     | cpuregs_reg[19][12]          | SE ^         | SDFF_X1  | 0.001 |   0.349 |    0.338 | 
     +-------------------------------------------------------------------------------------+ 
Path 912: VIOLATED Setup Check with Pin cpuregs_reg[19][10]/CK 
Endpoint:   cpuregs_reg[19][10]/SE (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.084
+ Phase Shift                   0.400
= Required Time                 0.338
- Arrival Time                  0.349
= Slack Time                   -0.011
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                              |              |          |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]            | CK ^         |          |       |   0.019 |    0.009 | 
     | latched_rd_reg[3]            | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.102 | 
     | g173022                      | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.129 | 
     | FE_RC_2515_0                 | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.138 | 
     | FE_RC_2513_0                 | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.158 | 
     | FE_RC_2512_0                 | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.182 | 
     | g30                          | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.198 | 
     | g208697                      | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.262 | 
     | g208701                      | A1 ^ -> ZN ^ | AND2_X4  | 0.041 |   0.314 |    0.303 | 
     | FE_OFC56_n_45496             | A ^ -> ZN v  | INV_X8   | 0.014 |   0.328 |    0.317 | 
     | FE_OCPC1102_FE_OFN31_n_45496 | A v -> ZN ^  | INV_X8   | 0.020 |   0.348 |    0.337 | 
     | cpuregs_reg[19][10]          | SE ^         | SDFF_X1  | 0.001 |   0.349 |    0.338 | 
     +-------------------------------------------------------------------------------------+ 
Path 913: VIOLATED Setup Check with Pin cpuregs_reg[13][27]/CK 
Endpoint:   cpuregs_reg[13][27]/D (v) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.084
- Setup                         0.023
+ Phase Shift                   0.400
= Required Time                 0.461
- Arrival Time                  0.472
= Slack Time                   -0.011
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]       | CK ^         |          |       |   0.019 |    0.009 | 
     | latched_rd_reg[3]       | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.102 | 
     | g173022                 | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.129 | 
     | FE_RC_2515_0            | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.138 | 
     | FE_RC_2513_0            | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.158 | 
     | FE_RC_2512_0            | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.182 | 
     | g30                     | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.198 | 
     | g205985                 | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.248 | 
     | g205988                 | A1 ^ -> ZN ^ | AND2_X4  | 0.060 |   0.319 |    0.309 | 
     | g205994                 | A1 ^ -> ZN ^ | AND2_X4  | 0.049 |   0.368 |    0.357 | 
     | FE_OCPC1596_n_42750     | A ^ -> Z ^   | BUF_X4   | 0.027 |   0.395 |    0.384 | 
     | FE_OCPC2228_FE_RN_318_0 | A ^ -> Z ^   | BUF_X2   | 0.036 |   0.431 |    0.420 | 
     | FE_RC_801_0             | A1 ^ -> ZN ^ | OR2_X1   | 0.029 |   0.460 |    0.449 | 
     | FE_RC_800_0             | A2 ^ -> ZN v | NAND2_X1 | 0.012 |   0.472 |    0.461 | 
     | cpuregs_reg[13][27]     | D v          | DFF_X1   | 0.000 |   0.472 |    0.461 | 
     +--------------------------------------------------------------------------------+ 
Path 914: VIOLATED Setup Check with Pin cpuregs_reg[26][7]/CK 
Endpoint:   cpuregs_reg[26][7]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.025
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.394
- Arrival Time                  0.405
= Slack Time                   -0.011
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.009 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.102 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.129 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.138 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.158 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.182 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.198 | 
     | g208697             | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.262 | 
     | FE_OFC379_n_45492   | A ^ -> Z ^   | BUF_X8   | 0.035 |   0.307 |    0.297 | 
     | g202209             | A1 ^ -> ZN ^ | AND2_X4  | 0.032 |   0.339 |    0.329 | 
     | FE_OCPC1050_n_38905 | A ^ -> ZN v  | INV_X4   | 0.014 |   0.353 |    0.343 | 
     | FE_OCPC1051_n_38905 | A v -> ZN ^  | INV_X16  | 0.014 |   0.367 |    0.357 | 
     | g202212             | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.386 |    0.376 | 
     | g191658             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.405 |    0.394 | 
     | cpuregs_reg[26][7]  | D ^          | DFF_X1   | 0.000 |   0.405 |    0.394 | 
     +----------------------------------------------------------------------------+ 
Path 915: VIOLATED Setup Check with Pin cpuregs_reg[19][9]/CK 
Endpoint:   cpuregs_reg[19][9]/SE (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.084
+ Phase Shift                   0.400
= Required Time                 0.339
- Arrival Time                  0.349
= Slack Time                   -0.011
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                              |              |          |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]            | CK ^         |          |       |   0.019 |    0.009 | 
     | latched_rd_reg[3]            | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.102 | 
     | g173022                      | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.129 | 
     | FE_RC_2515_0                 | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.138 | 
     | FE_RC_2513_0                 | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.158 | 
     | FE_RC_2512_0                 | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.182 | 
     | g30                          | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.198 | 
     | g208697                      | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.262 | 
     | g208701                      | A1 ^ -> ZN ^ | AND2_X4  | 0.041 |   0.314 |    0.303 | 
     | FE_OFC56_n_45496             | A ^ -> ZN v  | INV_X8   | 0.014 |   0.328 |    0.317 | 
     | FE_OCPC1102_FE_OFN31_n_45496 | A v -> ZN ^  | INV_X8   | 0.020 |   0.348 |    0.337 | 
     | cpuregs_reg[19][9]           | SE ^         | SDFF_X1  | 0.001 |   0.349 |    0.339 | 
     +-------------------------------------------------------------------------------------+ 
Path 916: VIOLATED Setup Check with Pin cpuregs_reg[2][1]/CK 
Endpoint:   cpuregs_reg[2][1]/D  (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.016
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.385
- Arrival Time                  0.396
= Slack Time                   -0.010
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                              |              |          |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]            | CK ^         |          |       |   0.019 |    0.009 | 
     | latched_rd_reg[3]            | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.102 | 
     | g173022                      | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.129 | 
     | FE_RC_2515_0                 | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.138 | 
     | FE_RC_2513_0                 | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.158 | 
     | FE_RC_2512_0                 | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.182 | 
     | g30                          | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.199 | 
     | g208697                      | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.262 | 
     | FE_RC_4216_0                 | A1 ^ -> ZN v | NAND2_X4 | 0.033 |   0.306 |    0.295 | 
     | FE_OCPC2235_FE_OFN27_n_45323 | A v -> Z v   | BUF_X4   | 0.032 |   0.338 |    0.328 | 
     | FE_OFC566_n_45323            | A v -> ZN ^  | INV_X8   | 0.022 |   0.360 |    0.350 | 
     | g195966                      | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.377 |    0.366 | 
     | g202457                      | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.396 |    0.385 | 
     | cpuregs_reg[2][1]            | D ^          | DFF_X1   | 0.000 |   0.396 |    0.385 | 
     +-------------------------------------------------------------------------------------+ 
Path 917: VIOLATED Setup Check with Pin cpuregs_reg[1][7]/CK 
Endpoint:   cpuregs_reg[1][7]/D  (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.026
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.396
- Arrival Time                  0.406
= Slack Time                   -0.010
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.009 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.102 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.129 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.138 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.158 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.182 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.199 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.248 | 
     | g207586             | A1 ^ -> ZN ^ | AND2_X4  | 0.049 |   0.308 |    0.297 | 
     | FE_RC_3989_0        | A1 ^ -> ZN v | NAND2_X4 | 0.025 |   0.333 |    0.322 | 
     | FE_OCPC1024_n_44362 | A v -> ZN ^  | INV_X2   | 0.036 |   0.369 |    0.358 | 
     | g207601             | A1 ^ -> ZN v | NAND2_X1 | 0.018 |   0.386 |    0.376 | 
     | g168991             | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.406 |    0.396 | 
     | cpuregs_reg[1][7]   | D ^          | DFF_X1   | 0.000 |   0.406 |    0.396 | 
     +----------------------------------------------------------------------------+ 
Path 918: VIOLATED Setup Check with Pin cpuregs_reg[13][24]/CK 
Endpoint:   cpuregs_reg[13][24]/D (v) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.084
- Setup                         0.023
+ Phase Shift                   0.400
= Required Time                 0.461
- Arrival Time                  0.472
= Slack Time                   -0.010
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]       | CK ^         |          |       |   0.019 |    0.009 | 
     | latched_rd_reg[3]       | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.102 | 
     | g173022                 | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.129 | 
     | FE_RC_2515_0            | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.138 | 
     | FE_RC_2513_0            | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.158 | 
     | FE_RC_2512_0            | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.182 | 
     | g30                     | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.199 | 
     | g205985                 | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.248 | 
     | g205988                 | A1 ^ -> ZN ^ | AND2_X4  | 0.060 |   0.319 |    0.309 | 
     | g205994                 | A1 ^ -> ZN ^ | AND2_X4  | 0.049 |   0.368 |    0.358 | 
     | FE_OCPC1596_n_42750     | A ^ -> Z ^   | BUF_X4   | 0.027 |   0.395 |    0.384 | 
     | FE_OCPC2228_FE_RN_318_0 | A ^ -> Z ^   | BUF_X2   | 0.036 |   0.431 |    0.420 | 
     | FE_RC_723_0             | A1 ^ -> ZN ^ | OR2_X1   | 0.029 |   0.460 |    0.449 | 
     | FE_RC_722_0             | A2 ^ -> ZN v | NAND2_X1 | 0.012 |   0.472 |    0.461 | 
     | cpuregs_reg[13][24]     | D v          | DFF_X1   | 0.000 |   0.472 |    0.461 | 
     +--------------------------------------------------------------------------------+ 
Path 919: VIOLATED Setup Check with Pin cpuregs_reg[17][2]/CK 
Endpoint:   cpuregs_reg[17][2]/D (v) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.020
- Setup                         0.025
+ Phase Shift                   0.400
= Required Time                 0.395
- Arrival Time                  0.406
= Slack Time                   -0.010
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |   0.019 |    0.009 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.102 | 
     | g173022            | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.129 | 
     | FE_RC_2515_0       | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.138 | 
     | FE_RC_2513_0       | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.158 | 
     | FE_RC_2512_0       | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.182 | 
     | g30                | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.199 | 
     | g205985            | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.249 | 
     | g207586            | A1 ^ -> ZN ^ | AND2_X4  | 0.049 |   0.308 |    0.297 | 
     | g208947            | A1 ^ -> ZN ^ | AND2_X2  | 0.038 |   0.346 |    0.335 | 
     | FE_OFC293_n_45732  | A ^ -> ZN v  | INV_X4   | 0.018 |   0.363 |    0.353 | 
     | FE_OFC295_n_45732  | A v -> ZN ^  | INV_X4   | 0.021 |   0.385 |    0.374 | 
     | g190286            | B1 ^ -> ZN v | OAI22_X1 | 0.021 |   0.406 |    0.395 | 
     | cpuregs_reg[17][2] | D v          | DFF_X1   | 0.000 |   0.406 |    0.395 | 
     +---------------------------------------------------------------------------+ 
Path 920: VIOLATED Setup Check with Pin cpuregs_reg[26][3]/CK 
Endpoint:   cpuregs_reg[26][3]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.024
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.393
- Arrival Time                  0.403
= Slack Time                   -0.010
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.009 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.102 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.129 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.138 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.158 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.182 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.199 | 
     | g208697             | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.262 | 
     | FE_OFC379_n_45492   | A ^ -> Z ^   | BUF_X8   | 0.035 |   0.307 |    0.297 | 
     | g202209             | A1 ^ -> ZN ^ | AND2_X4  | 0.032 |   0.339 |    0.329 | 
     | FE_OCPC1050_n_38905 | A ^ -> ZN v  | INV_X4   | 0.014 |   0.353 |    0.343 | 
     | FE_OCPC1051_n_38905 | A v -> ZN ^  | INV_X16  | 0.014 |   0.367 |    0.357 | 
     | g202217             | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.385 |    0.374 | 
     | g191657             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.403 |    0.393 | 
     | cpuregs_reg[26][3]  | D ^          | DFF_X1   | 0.000 |   0.403 |    0.393 | 
     +----------------------------------------------------------------------------+ 
Path 921: VIOLATED Setup Check with Pin cpuregs_reg[2][4]/CK 
Endpoint:   cpuregs_reg[2][4]/D  (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.016
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.385
- Arrival Time                  0.396
= Slack Time                   -0.010
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                              |              |          |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]            | CK ^         |          |       |   0.019 |    0.009 | 
     | latched_rd_reg[3]            | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.102 | 
     | g173022                      | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.129 | 
     | FE_RC_2515_0                 | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.138 | 
     | FE_RC_2513_0                 | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.158 | 
     | FE_RC_2512_0                 | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.182 | 
     | g30                          | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.199 | 
     | g208697                      | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.262 | 
     | FE_RC_4216_0                 | A1 ^ -> ZN v | NAND2_X4 | 0.033 |   0.306 |    0.295 | 
     | FE_OCPC2235_FE_OFN27_n_45323 | A v -> Z v   | BUF_X4   | 0.032 |   0.338 |    0.328 | 
     | FE_OFC566_n_45323            | A v -> ZN ^  | INV_X8   | 0.022 |   0.360 |    0.350 | 
     | g202760                      | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.377 |    0.367 | 
     | g208537                      | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.396 |    0.385 | 
     | cpuregs_reg[2][4]            | D ^          | DFF_X1   | 0.000 |   0.396 |    0.385 | 
     +-------------------------------------------------------------------------------------+ 
Path 922: VIOLATED Setup Check with Pin cpuregs_reg[2][3]/CK 
Endpoint:   cpuregs_reg[2][3]/D  (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.016
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.385
- Arrival Time                  0.396
= Slack Time                   -0.010
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                              |              |          |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]            | CK ^         |          |       |   0.019 |    0.009 | 
     | latched_rd_reg[3]            | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.103 | 
     | g173022                      | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.129 | 
     | FE_RC_2515_0                 | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.138 | 
     | FE_RC_2513_0                 | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.158 | 
     | FE_RC_2512_0                 | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.183 | 
     | g30                          | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.199 | 
     | g208697                      | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.263 | 
     | FE_RC_4216_0                 | A1 ^ -> ZN v | NAND2_X4 | 0.033 |   0.306 |    0.296 | 
     | FE_OCPC2235_FE_OFN27_n_45323 | A v -> Z v   | BUF_X4   | 0.032 |   0.338 |    0.328 | 
     | FE_OFC566_n_45323            | A v -> ZN ^  | INV_X8   | 0.022 |   0.360 |    0.350 | 
     | g202759                      | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.377 |    0.367 | 
     | g205205                      | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.396 |    0.385 | 
     | cpuregs_reg[2][3]            | D ^          | DFF_X1   | 0.000 |   0.396 |    0.385 | 
     +-------------------------------------------------------------------------------------+ 
Path 923: VIOLATED Setup Check with Pin cpuregs_reg[6][1]/CK 
Endpoint:   cpuregs_reg[6][1]/D  (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.016
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.385
- Arrival Time                  0.396
= Slack Time                   -0.010
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.009 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.103 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.129 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.138 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.158 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.183 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.199 | 
     | g208697             | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.263 | 
     | g202166             | A1 ^ -> ZN ^ | AND2_X4  | 0.049 |   0.322 |    0.312 | 
     | FE_OCPC2138_n_38835 | A ^ -> ZN v  | INV_X2   | 0.019 |   0.342 |    0.331 | 
     | FE_OCPC2140_n_38835 | A v -> ZN ^  | INV_X4   | 0.021 |   0.362 |    0.352 | 
     | g194459             | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.377 |    0.367 | 
     | g169875             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.396 |    0.385 | 
     | cpuregs_reg[6][1]   | D ^          | DFF_X1   | 0.000 |   0.396 |    0.385 | 
     +----------------------------------------------------------------------------+ 
Path 924: VIOLATED Setup Check with Pin cpuregs_reg[2][2]/CK 
Endpoint:   cpuregs_reg[2][2]/D  (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.016
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.385
- Arrival Time                  0.396
= Slack Time                   -0.010
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                              |              |          |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]            | CK ^         |          |       |   0.019 |    0.009 | 
     | latched_rd_reg[3]            | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.103 | 
     | g173022                      | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.129 | 
     | FE_RC_2515_0                 | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.138 | 
     | FE_RC_2513_0                 | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.158 | 
     | FE_RC_2512_0                 | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.183 | 
     | g30                          | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.199 | 
     | g208697                      | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.263 | 
     | FE_RC_4216_0                 | A1 ^ -> ZN v | NAND2_X4 | 0.033 |   0.306 |    0.296 | 
     | FE_OCPC2235_FE_OFN27_n_45323 | A v -> Z v   | BUF_X4   | 0.032 |   0.338 |    0.328 | 
     | FE_OFC566_n_45323            | A v -> ZN ^  | INV_X8   | 0.022 |   0.360 |    0.350 | 
     | g195965                      | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.377 |    0.367 | 
     | g205206                      | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.396 |    0.385 | 
     | cpuregs_reg[2][2]            | D ^          | DFF_X1   | 0.000 |   0.396 |    0.385 | 
     +-------------------------------------------------------------------------------------+ 
Path 925: VIOLATED Setup Check with Pin cpuregs_reg[11][15]/CK 
Endpoint:   cpuregs_reg[11][15]/SE (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.031
- Setup                         0.084
+ Phase Shift                   0.400
= Required Time                 0.346
- Arrival Time                  0.357
= Slack Time                   -0.010
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.009 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.103 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.129 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.138 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.158 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.183 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.199 | 
     | g208697             | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.263 | 
     | g208690             | A1 ^ -> ZN ^ | AND2_X4  | 0.037 |   0.310 |    0.300 | 
     | FE_OCPC1080_n_45486 | A ^ -> ZN v  | INV_X4   | 0.021 |   0.331 |    0.321 | 
     | FE_OCPC1083_n_45486 | A v -> ZN ^  | INV_X16  | 0.024 |   0.355 |    0.344 | 
     | cpuregs_reg[11][15] | SE ^         | SDFF_X1  | 0.002 |   0.357 |    0.346 | 
     +----------------------------------------------------------------------------+ 
Path 926: VIOLATED Setup Check with Pin cpuregs_reg[26][1]/CK 
Endpoint:   cpuregs_reg[26][1]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.024
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.394
- Arrival Time                  0.404
= Slack Time                   -0.010
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.009 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.103 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.129 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.138 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.158 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.183 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.199 | 
     | g208697             | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.263 | 
     | FE_OFC379_n_45492   | A ^ -> Z ^   | BUF_X8   | 0.035 |   0.307 |    0.297 | 
     | g202209             | A1 ^ -> ZN ^ | AND2_X4  | 0.032 |   0.339 |    0.329 | 
     | FE_OCPC1050_n_38905 | A ^ -> ZN v  | INV_X4   | 0.014 |   0.353 |    0.343 | 
     | FE_OCPC1051_n_38905 | A v -> ZN ^  | INV_X16  | 0.014 |   0.367 |    0.357 | 
     | g202216             | A1 ^ -> ZN v | NAND2_X1 | 0.018 |   0.385 |    0.375 | 
     | g191654             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.404 |    0.394 | 
     | cpuregs_reg[26][1]  | D ^          | DFF_X1   | 0.000 |   0.404 |    0.394 | 
     +----------------------------------------------------------------------------+ 
Path 927: VIOLATED Setup Check with Pin cpuregs_reg[10][29]/CK 
Endpoint:   cpuregs_reg[10][29]/SE (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.026
- Setup                         0.084
+ Phase Shift                   0.400
= Required Time                 0.342
- Arrival Time                  0.353
= Slack Time                   -0.010
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                           |              |          |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]         | CK ^         |          |       |   0.019 |    0.009 | 
     | latched_rd_reg[3]         | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.103 | 
     | g173022                   | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.129 | 
     | FE_RC_2515_0              | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.138 | 
     | FE_RC_2513_0              | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.158 | 
     | FE_RC_2512_0              | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.183 | 
     | g30                       | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.199 | 
     | g208697                   | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.263 | 
     | g2                        | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.314 |    0.304 | 
     | FE_OFC383_n_45452         | A ^ -> ZN v  | INV_X8   | 0.016 |   0.330 |    0.320 | 
     | FE_OCPC2118_FE_OFN45561_n | A v -> ZN ^  | INV_X4   | 0.021 |   0.352 |    0.341 | 
     | cpuregs_reg[10][29]       | SE ^         | SDFF_X2  | 0.001 |   0.353 |    0.342 | 
     +----------------------------------------------------------------------------------+ 
Path 928: VIOLATED Setup Check with Pin cpuregs_reg[11][10]/CK 
Endpoint:   cpuregs_reg[11][10]/SE (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.031
- Setup                         0.084
+ Phase Shift                   0.400
= Required Time                 0.346
- Arrival Time                  0.357
= Slack Time                   -0.010
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.009 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.103 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.129 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.138 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.158 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.183 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.199 | 
     | g208697             | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.263 | 
     | g208690             | A1 ^ -> ZN ^ | AND2_X4  | 0.037 |   0.310 |    0.300 | 
     | FE_OCPC1080_n_45486 | A ^ -> ZN v  | INV_X4   | 0.021 |   0.331 |    0.321 | 
     | FE_OCPC1083_n_45486 | A v -> ZN ^  | INV_X16  | 0.024 |   0.355 |    0.344 | 
     | cpuregs_reg[11][10] | SE ^         | SDFF_X1  | 0.002 |   0.357 |    0.346 | 
     +----------------------------------------------------------------------------+ 
Path 929: VIOLATED Setup Check with Pin cpuregs_reg[31][1]/CK 
Endpoint:   cpuregs_reg[31][1]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.019
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.389
- Arrival Time                  0.399
= Slack Time                   -0.010
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |   0.019 |    0.009 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.103 | 
     | g173022            | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.130 | 
     | FE_RC_2515_0       | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.138 | 
     | FE_RC_2513_0       | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.158 | 
     | FE_RC_2512_0       | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.183 | 
     | g30                | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.199 | 
     | g208697            | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.263 | 
     | FE_OFC379_n_45492  | A ^ -> Z ^   | BUF_X8   | 0.035 |   0.307 |    0.297 | 
     | g196276_dup206182  | A1 ^ -> ZN ^ | AND2_X4  | 0.051 |   0.359 |    0.349 | 
     | g206191            | A1 ^ -> ZN v | NAND2_X1 | 0.020 |   0.379 |    0.369 | 
     | g202181            | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.399 |    0.389 | 
     | cpuregs_reg[31][1] | D ^          | DFF_X1   | 0.000 |   0.399 |    0.389 | 
     +---------------------------------------------------------------------------+ 
Path 930: VIOLATED Setup Check with Pin cpuregs_reg[31][2]/CK 
Endpoint:   cpuregs_reg[31][2]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.019
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.389
- Arrival Time                  0.399
= Slack Time                   -0.010
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |   0.019 |    0.009 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.103 | 
     | g173022            | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.130 | 
     | FE_RC_2515_0       | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.139 | 
     | FE_RC_2513_0       | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.158 | 
     | FE_RC_2512_0       | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.183 | 
     | g30                | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.199 | 
     | g208697            | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.263 | 
     | FE_OFC379_n_45492  | A ^ -> Z ^   | BUF_X8   | 0.035 |   0.307 |    0.297 | 
     | g196276_dup206182  | A1 ^ -> ZN ^ | AND2_X4  | 0.051 |   0.359 |    0.349 | 
     | g206185            | A1 ^ -> ZN v | NAND2_X1 | 0.020 |   0.378 |    0.368 | 
     | g202184            | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.399 |    0.389 | 
     | cpuregs_reg[31][2] | D ^          | DFF_X1   | 0.000 |   0.399 |    0.389 | 
     +---------------------------------------------------------------------------+ 
Path 931: VIOLATED Setup Check with Pin cpuregs_reg[11][14]/CK 
Endpoint:   cpuregs_reg[11][14]/SE (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.031
- Setup                         0.084
+ Phase Shift                   0.400
= Required Time                 0.347
- Arrival Time                  0.357
= Slack Time                   -0.010
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.009 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.103 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.130 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.139 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.158 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.183 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.199 | 
     | g208697             | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.263 | 
     | g208690             | A1 ^ -> ZN ^ | AND2_X4  | 0.037 |   0.310 |    0.300 | 
     | FE_OCPC1080_n_45486 | A ^ -> ZN v  | INV_X4   | 0.021 |   0.331 |    0.321 | 
     | FE_OCPC1083_n_45486 | A v -> ZN ^  | INV_X16  | 0.024 |   0.355 |    0.345 | 
     | cpuregs_reg[11][14] | SE ^         | SDFF_X1  | 0.002 |   0.357 |    0.347 | 
     +----------------------------------------------------------------------------+ 
Path 932: VIOLATED Setup Check with Pin cpuregs_reg[11][11]/CK 
Endpoint:   cpuregs_reg[11][11]/SE (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.030
- Setup                         0.084
+ Phase Shift                   0.400
= Required Time                 0.347
- Arrival Time                  0.357
= Slack Time                   -0.010
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.010 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.103 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.130 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.139 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.159 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.183 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.199 | 
     | g208697             | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.263 | 
     | g208690             | A1 ^ -> ZN ^ | AND2_X4  | 0.037 |   0.310 |    0.300 | 
     | FE_OCPC1080_n_45486 | A ^ -> ZN v  | INV_X4   | 0.021 |   0.331 |    0.321 | 
     | FE_OCPC1083_n_45486 | A v -> ZN ^  | INV_X16  | 0.024 |   0.355 |    0.345 | 
     | cpuregs_reg[11][11] | SE ^         | SDFF_X2  | 0.002 |   0.357 |    0.347 | 
     +----------------------------------------------------------------------------+ 
Path 933: VIOLATED Setup Check with Pin cpuregs_reg[8][8]/CK 
Endpoint:   cpuregs_reg[8][8]/D  (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.018
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.388
- Arrival Time                  0.397
= Slack Time                   -0.010
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3] | CK ^         |          |       |   0.019 |    0.010 | 
     | latched_rd_reg[3] | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.103 | 
     | g173022           | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.130 | 
     | FE_RC_2515_0      | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.139 | 
     | FE_RC_2513_0      | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.159 | 
     | FE_RC_2512_0      | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.183 | 
     | g30               | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.199 | 
     | g205985           | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.249 | 
     | g205827           | A1 ^ -> ZN ^ | AND2_X2  | 0.061 |   0.320 |    0.310 | 
     | g170316_dup205826 | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.364 |    0.354 | 
     | g199701           | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.379 |    0.369 | 
     | g203121           | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.397 |    0.388 | 
     | cpuregs_reg[8][8] | D ^          | DFF_X1   | 0.000 |   0.397 |    0.388 | 
     +--------------------------------------------------------------------------+ 
Path 934: VIOLATED Setup Check with Pin cpuregs_reg[11][31]/CK 
Endpoint:   cpuregs_reg[11][31]/SE (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.029
- Setup                         0.083
+ Phase Shift                   0.400
= Required Time                 0.345
- Arrival Time                  0.355
= Slack Time                   -0.010
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.010 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.103 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.130 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.139 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.159 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.183 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.199 | 
     | g208697             | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.263 | 
     | g208690             | A1 ^ -> ZN ^ | AND2_X4  | 0.037 |   0.310 |    0.300 | 
     | FE_OCPC1080_n_45486 | A ^ -> ZN v  | INV_X4   | 0.021 |   0.331 |    0.321 | 
     | FE_OCPC1083_n_45486 | A v -> ZN ^  | INV_X16  | 0.024 |   0.355 |    0.345 | 
     | cpuregs_reg[11][31] | SE ^         | SDFF_X2  | 0.001 |   0.355 |    0.345 | 
     +----------------------------------------------------------------------------+ 
Path 935: VIOLATED Setup Check with Pin cpuregs_reg[1][3]/CK 
Endpoint:   cpuregs_reg[1][3]/D  (v) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.020
- Setup                         0.024
+ Phase Shift                   0.400
= Required Time                 0.396
- Arrival Time                  0.406
= Slack Time                   -0.010
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3] | CK ^         |          |       |   0.019 |    0.010 | 
     | latched_rd_reg[3] | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.103 | 
     | g173022           | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.130 | 
     | FE_RC_2515_0      | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.139 | 
     | FE_RC_2513_0      | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.159 | 
     | FE_RC_2512_0      | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.183 | 
     | g30               | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.199 | 
     | g205985           | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.249 | 
     | g207586           | A1 ^ -> ZN ^ | AND2_X4  | 0.049 |   0.308 |    0.298 | 
     | g185513           | A1 ^ -> ZN ^ | AND2_X4  | 0.054 |   0.362 |    0.352 | 
     | FE_RC_1320_0      | A ^ -> ZN v  | INV_X1   | 0.012 |   0.374 |    0.364 | 
     | FE_RC_1319_0      | A1 v -> ZN ^ | NAND2_X1 | 0.014 |   0.388 |    0.379 | 
     | FE_RC_1318_0      | A ^ -> ZN v  | OAI21_X1 | 0.018 |   0.406 |    0.396 | 
     | cpuregs_reg[1][3] | D v          | DFF_X1   | 0.000 |   0.406 |    0.396 | 
     +--------------------------------------------------------------------------+ 
Path 936: VIOLATED Setup Check with Pin cpuregs_reg[19][30]/CK 
Endpoint:   cpuregs_reg[19][30]/SE (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.083
+ Phase Shift                   0.400
= Required Time                 0.339
- Arrival Time                  0.349
= Slack Time                   -0.010
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                              |              |          |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]            | CK ^         |          |       |   0.019 |    0.010 | 
     | latched_rd_reg[3]            | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.103 | 
     | g173022                      | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.130 | 
     | FE_RC_2515_0                 | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.139 | 
     | FE_RC_2513_0                 | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.159 | 
     | FE_RC_2512_0                 | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.183 | 
     | g30                          | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.199 | 
     | g208697                      | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.263 | 
     | g208701                      | A1 ^ -> ZN ^ | AND2_X4  | 0.041 |   0.314 |    0.304 | 
     | FE_OFC56_n_45496             | A ^ -> ZN v  | INV_X8   | 0.014 |   0.328 |    0.318 | 
     | FE_OCPC1102_FE_OFN31_n_45496 | A v -> ZN ^  | INV_X8   | 0.020 |   0.348 |    0.338 | 
     | cpuregs_reg[19][30]          | SE ^         | SDFF_X2  | 0.001 |   0.349 |    0.339 | 
     +-------------------------------------------------------------------------------------+ 
Path 937: VIOLATED Setup Check with Pin cpuregs_reg[14][15]/CK 
Endpoint:   cpuregs_reg[14][15]/SE (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[2]/QN    (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.031
- Setup                         0.084
+ Phase Shift                   0.400
= Required Time                 0.347
- Arrival Time                  0.356
= Slack Time                   -0.010
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                              |              |         |       |  Time   |   Time   | 
     |------------------------------+--------------+---------+-------+---------+----------| 
     | cpu_state_reg[2]             | CK ^         |         |       |  -0.009 |   -0.019 | 
     | cpu_state_reg[2]             | CK ^ -> QN ^ | DFFR_X1 | 0.092 |   0.083 |    0.073 | 
     | FE_OFC389_n_6184             | A ^ -> ZN v  | INV_X2  | 0.016 |   0.099 |    0.090 | 
     | FE_OFC391_n_6184             | A v -> ZN ^  | INV_X1  | 0.015 |   0.115 |    0.105 | 
     | g21                          | A2 ^ -> ZN ^ | AND2_X2 | 0.039 |   0.153 |    0.144 | 
     | FE_RC_3181_0                 | A2 ^ -> ZN ^ | AND2_X4 | 0.038 |   0.192 |    0.182 | 
     | FE_OFC48_n_37230             | A ^ -> ZN v  | INV_X1  | 0.013 |   0.204 |    0.195 | 
     | g206168                      | A1 v -> ZN ^ | NOR2_X2 | 0.031 |   0.235 |    0.226 | 
     | FE_RC_4035_0                 | A2 ^ -> ZN ^ | AND2_X2 | 0.045 |   0.280 |    0.271 | 
     | g206405                      | A1 ^ -> ZN ^ | AND2_X4 | 0.036 |   0.316 |    0.307 | 
     | FE_OFC80_n_43154             | A ^ -> ZN v  | INV_X8  | 0.017 |   0.333 |    0.324 | 
     | FE_OCPC1032_FE_OFN21_n_43154 | A v -> ZN ^  | INV_X4  | 0.022 |   0.356 |    0.346 | 
     | cpuregs_reg[14][15]          | SE ^         | SDFF_X1 | 0.001 |   0.356 |    0.347 | 
     +------------------------------------------------------------------------------------+ 
Path 938: VIOLATED Setup Check with Pin count_cycle_reg[62]/CK 
Endpoint:   count_cycle_reg[62]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[16]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.009
- Setup                         0.023
+ Phase Shift                   0.400
= Required Time                 0.368
- Arrival Time                  0.377
= Slack Time                   -0.010
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                             |              |          |       |  Time   |   Time   | 
     |-----------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[16]         | CK ^         |          |       |   0.014 |    0.004 | 
     | count_cycle_reg[16]         | CK ^ -> Q ^  | DFF_X1   | 0.117 |   0.131 |    0.122 | 
     | inc_add_1428_40_g188502     | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.174 |    0.164 | 
     | FE_RC_3339_0                | A1 ^ -> ZN v | NAND4_X4 | 0.024 |   0.198 |    0.188 | 
     | FE_RC_3340_0                | A v -> ZN ^  | INV_X4   | 0.019 |   0.217 |    0.207 | 
     | inc_add_1428_40_g1344_0_dup | A1 ^ -> ZN ^ | AND4_X4  | 0.067 |   0.284 |    0.274 | 
     | inc_add_1428_40_g1152       | A1 ^ -> ZN v | NAND3_X1 | 0.027 |   0.311 |    0.301 | 
     | inc_add_1428_40_g1102       | A v -> ZN v  | XNOR2_X1 | 0.039 |   0.349 |    0.340 | 
     | g172771                     | A1 v -> ZN v | AND2_X1  | 0.028 |   0.377 |    0.368 | 
     | count_cycle_reg[62]         | D v          | DFF_X1   | 0.000 |   0.377 |    0.368 | 
     +------------------------------------------------------------------------------------+ 
Path 939: VIOLATED Setup Check with Pin cpuregs_reg[2][0]/CK 
Endpoint:   cpuregs_reg[2][0]/D  (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.016
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.385
- Arrival Time                  0.395
= Slack Time                   -0.010
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                              |              |          |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]            | CK ^         |          |       |   0.019 |    0.010 | 
     | latched_rd_reg[3]            | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.103 | 
     | g173022                      | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.130 | 
     | FE_RC_2515_0                 | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.139 | 
     | FE_RC_2513_0                 | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.159 | 
     | FE_RC_2512_0                 | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.183 | 
     | g30                          | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.199 | 
     | g208697                      | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.263 | 
     | FE_RC_4216_0                 | A1 ^ -> ZN v | NAND2_X4 | 0.033 |   0.306 |    0.296 | 
     | FE_OCPC2235_FE_OFN27_n_45323 | A v -> Z v   | BUF_X4   | 0.032 |   0.338 |    0.329 | 
     | FE_OFC566_n_45323            | A v -> ZN ^  | INV_X8   | 0.022 |   0.360 |    0.350 | 
     | g208536                      | A1 ^ -> ZN v | NAND2_X1 | 0.016 |   0.377 |    0.367 | 
     | g208535                      | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.395 |    0.385 | 
     | cpuregs_reg[2][0]            | D ^          | DFF_X1   | 0.000 |   0.395 |    0.385 | 
     +-------------------------------------------------------------------------------------+ 
Path 940: VIOLATED Setup Check with Pin cpuregs_reg[6][4]/CK 
Endpoint:   cpuregs_reg[6][4]/D  (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.016
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.385
- Arrival Time                  0.395
= Slack Time                   -0.010
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.010 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.103 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.130 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.139 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.159 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.183 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.199 | 
     | g208697             | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.263 | 
     | g202166             | A1 ^ -> ZN ^ | AND2_X4  | 0.049 |   0.322 |    0.313 | 
     | FE_OCPC2138_n_38835 | A ^ -> ZN v  | INV_X2   | 0.019 |   0.342 |    0.332 | 
     | FE_OCPC2140_n_38835 | A v -> ZN ^  | INV_X4   | 0.021 |   0.362 |    0.353 | 
     | g188065             | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.377 |    0.367 | 
     | g169530             | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.395 |    0.385 | 
     | cpuregs_reg[6][4]   | D ^          | DFF_X1   | 0.000 |   0.395 |    0.385 | 
     +----------------------------------------------------------------------------+ 
Path 941: VIOLATED Setup Check with Pin cpuregs_reg[14][12]/CK 
Endpoint:   cpuregs_reg[14][12]/SE (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[2]/QN    (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.024
- Setup                         0.083
+ Phase Shift                   0.400
= Required Time                 0.341
- Arrival Time                  0.351
= Slack Time                   -0.010
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                              |              |         |       |  Time   |   Time   | 
     |------------------------------+--------------+---------+-------+---------+----------| 
     | cpu_state_reg[2]             | CK ^         |         |       |  -0.009 |   -0.019 | 
     | cpu_state_reg[2]             | CK ^ -> QN ^ | DFFR_X1 | 0.092 |   0.083 |    0.073 | 
     | FE_OFC389_n_6184             | A ^ -> ZN v  | INV_X2  | 0.016 |   0.099 |    0.090 | 
     | FE_OFC391_n_6184             | A v -> ZN ^  | INV_X1  | 0.015 |   0.115 |    0.105 | 
     | g21                          | A2 ^ -> ZN ^ | AND2_X2 | 0.039 |   0.153 |    0.144 | 
     | FE_RC_3181_0                 | A2 ^ -> ZN ^ | AND2_X4 | 0.038 |   0.192 |    0.182 | 
     | FE_OFC48_n_37230             | A ^ -> ZN v  | INV_X1  | 0.013 |   0.204 |    0.195 | 
     | g206168                      | A1 v -> ZN ^ | NOR2_X2 | 0.031 |   0.235 |    0.226 | 
     | FE_RC_4035_0                 | A2 ^ -> ZN ^ | AND2_X2 | 0.045 |   0.280 |    0.271 | 
     | g206405                      | A1 ^ -> ZN ^ | AND2_X4 | 0.036 |   0.316 |    0.307 | 
     | FE_OFC80_n_43154             | A ^ -> ZN v  | INV_X8  | 0.017 |   0.333 |    0.324 | 
     | FE_OCPC1030_FE_OFN21_n_43154 | A v -> ZN ^  | INV_X8  | 0.016 |   0.349 |    0.340 | 
     | cpuregs_reg[14][12]          | SE ^         | SDFF_X1 | 0.001 |   0.351 |    0.341 | 
     +------------------------------------------------------------------------------------+ 
Path 942: VIOLATED Setup Check with Pin cpuregs_reg[6][2]/CK 
Endpoint:   cpuregs_reg[6][2]/D  (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.016
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.385
- Arrival Time                  0.395
= Slack Time                   -0.009
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.010 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.103 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.130 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.139 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.159 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.183 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.200 | 
     | g208697             | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.263 | 
     | g202166             | A1 ^ -> ZN ^ | AND2_X4  | 0.049 |   0.322 |    0.313 | 
     | FE_OCPC2138_n_38835 | A ^ -> ZN v  | INV_X2   | 0.019 |   0.342 |    0.332 | 
     | FE_OCPC2140_n_38835 | A v -> ZN ^  | INV_X4   | 0.021 |   0.362 |    0.353 | 
     | g188069             | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.377 |    0.367 | 
     | g194460             | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.395 |    0.385 | 
     | cpuregs_reg[6][2]   | D ^          | DFF_X1   | 0.000 |   0.395 |    0.385 | 
     +----------------------------------------------------------------------------+ 
Path 943: VIOLATED Setup Check with Pin cpuregs_reg[31][4]/CK 
Endpoint:   cpuregs_reg[31][4]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.019
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.389
- Arrival Time                  0.398
= Slack Time                   -0.009
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |   0.019 |    0.010 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.103 | 
     | g173022            | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.130 | 
     | FE_RC_2515_0       | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.139 | 
     | FE_RC_2513_0       | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.159 | 
     | FE_RC_2512_0       | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.183 | 
     | g30                | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.200 | 
     | g208697            | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.263 | 
     | FE_OFC379_n_45492  | A ^ -> Z ^   | BUF_X8   | 0.035 |   0.307 |    0.298 | 
     | g196276_dup206182  | A1 ^ -> ZN ^ | AND2_X4  | 0.051 |   0.359 |    0.349 | 
     | g206192            | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.378 |    0.368 | 
     | g202176            | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.398 |    0.389 | 
     | cpuregs_reg[31][4] | D ^          | DFF_X1   | 0.000 |   0.398 |    0.389 | 
     +---------------------------------------------------------------------------+ 
Path 944: VIOLATED Setup Check with Pin cpuregs_reg[6][0]/CK 
Endpoint:   cpuregs_reg[6][0]/D  (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.016
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.385
- Arrival Time                  0.395
= Slack Time                   -0.009
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.010 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.103 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.130 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.139 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.159 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.183 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.200 | 
     | g208697             | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.263 | 
     | g202166             | A1 ^ -> ZN ^ | AND2_X4  | 0.049 |   0.322 |    0.313 | 
     | FE_OCPC2138_n_38835 | A ^ -> ZN v  | INV_X2   | 0.019 |   0.342 |    0.332 | 
     | FE_OCPC2140_n_38835 | A v -> ZN ^  | INV_X4   | 0.021 |   0.362 |    0.353 | 
     | g188067             | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.377 |    0.367 | 
     | g194456             | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.395 |    0.385 | 
     | cpuregs_reg[6][0]   | D ^          | DFF_X1   | 0.000 |   0.395 |    0.385 | 
     +----------------------------------------------------------------------------+ 
Path 945: VIOLATED Setup Check with Pin cpuregs_reg[4][0]/CK 
Endpoint:   cpuregs_reg[4][0]/D  (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.020
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.389
- Arrival Time                  0.399
= Slack Time                   -0.009
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]     | CK ^         |          |       |   0.019 |    0.010 | 
     | latched_rd_reg[3]     | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.104 | 
     | g173022               | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.130 | 
     | FE_RC_2515_0          | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.139 | 
     | FE_RC_2513_0          | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.159 | 
     | FE_RC_2512_0          | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.184 | 
     | g30                   | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.200 | 
     | g205985               | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.250 | 
     | g170963_dup195219     | A1 ^ -> ZN ^ | AND2_X2  | 0.053 |   0.312 |    0.303 | 
     | g189765_dup195223_dup | A1 ^ -> ZN ^ | AND2_X2  | 0.050 |   0.363 |    0.353 | 
     | g203156               | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.379 |    0.370 | 
     | g194068               | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.399 |    0.389 | 
     | cpuregs_reg[4][0]     | D ^          | DFF_X1   | 0.000 |   0.399 |    0.389 | 
     +------------------------------------------------------------------------------+ 
Path 946: VIOLATED Setup Check with Pin cpuregs_reg[26][2]/CK 
Endpoint:   cpuregs_reg[26][2]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.021
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.391
- Arrival Time                  0.400
= Slack Time                   -0.009
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.010 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.104 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.131 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.139 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.159 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.184 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.200 | 
     | g208697             | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.264 | 
     | FE_OFC379_n_45492   | A ^ -> Z ^   | BUF_X8   | 0.035 |   0.307 |    0.298 | 
     | g202209             | A1 ^ -> ZN ^ | AND2_X4  | 0.032 |   0.339 |    0.330 | 
     | FE_OCPC1050_n_38905 | A ^ -> ZN v  | INV_X4   | 0.014 |   0.353 |    0.344 | 
     | FE_OCPC1051_n_38905 | A v -> ZN ^  | INV_X16  | 0.014 |   0.367 |    0.358 | 
     | g202226             | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.381 |    0.372 | 
     | g187200             | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.400 |    0.391 | 
     | cpuregs_reg[26][2]  | D ^          | DFF_X1   | 0.000 |   0.400 |    0.391 | 
     +----------------------------------------------------------------------------+ 
Path 947: VIOLATED Setup Check with Pin cpuregs_reg[14][11]/CK 
Endpoint:   cpuregs_reg[14][11]/SE (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[2]/QN    (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.031
- Setup                         0.083
+ Phase Shift                   0.400
= Required Time                 0.347
- Arrival Time                  0.356
= Slack Time                   -0.009
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                              |              |         |       |  Time   |   Time   | 
     |------------------------------+--------------+---------+-------+---------+----------| 
     | cpu_state_reg[2]             | CK ^         |         |       |  -0.009 |   -0.018 | 
     | cpu_state_reg[2]             | CK ^ -> QN ^ | DFFR_X1 | 0.092 |   0.083 |    0.074 | 
     | FE_OFC389_n_6184             | A ^ -> ZN v  | INV_X2  | 0.016 |   0.099 |    0.090 | 
     | FE_OFC391_n_6184             | A v -> ZN ^  | INV_X1  | 0.015 |   0.115 |    0.106 | 
     | g21                          | A2 ^ -> ZN ^ | AND2_X2 | 0.039 |   0.153 |    0.144 | 
     | FE_RC_3181_0                 | A2 ^ -> ZN ^ | AND2_X4 | 0.038 |   0.192 |    0.183 | 
     | FE_OFC48_n_37230             | A ^ -> ZN v  | INV_X1  | 0.013 |   0.204 |    0.195 | 
     | g206168                      | A1 v -> ZN ^ | NOR2_X2 | 0.031 |   0.235 |    0.226 | 
     | FE_RC_4035_0                 | A2 ^ -> ZN ^ | AND2_X2 | 0.045 |   0.280 |    0.271 | 
     | g206405                      | A1 ^ -> ZN ^ | AND2_X4 | 0.036 |   0.316 |    0.307 | 
     | FE_OFC80_n_43154             | A ^ -> ZN v  | INV_X8  | 0.017 |   0.333 |    0.324 | 
     | FE_OCPC1032_FE_OFN21_n_43154 | A v -> ZN ^  | INV_X4  | 0.022 |   0.356 |    0.347 | 
     | cpuregs_reg[14][11]          | SE ^         | SDFF_X2 | 0.001 |   0.356 |    0.347 | 
     +------------------------------------------------------------------------------------+ 
Path 948: VIOLATED Setup Check with Pin cpuregs_reg[31][3]/CK 
Endpoint:   cpuregs_reg[31][3]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.019
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.389
- Arrival Time                  0.398
= Slack Time                   -0.009
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |   0.019 |    0.011 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.104 | 
     | g173022            | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.131 | 
     | FE_RC_2515_0       | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.140 | 
     | FE_RC_2513_0       | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.160 | 
     | FE_RC_2512_0       | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.184 | 
     | g30                | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.200 | 
     | g208697            | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.264 | 
     | FE_OFC379_n_45492  | A ^ -> Z ^   | BUF_X8   | 0.035 |   0.307 |    0.298 | 
     | g196276_dup206182  | A1 ^ -> ZN ^ | AND2_X4  | 0.051 |   0.359 |    0.350 | 
     | g206184            | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.378 |    0.369 | 
     | g202178            | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.398 |    0.389 | 
     | cpuregs_reg[31][3] | D ^          | DFF_X1   | 0.000 |   0.398 |    0.389 | 
     +---------------------------------------------------------------------------+ 
Path 949: VIOLATED Setup Check with Pin cpuregs_reg[12][6]/CK 
Endpoint:   cpuregs_reg[12][6]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.070
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.440
- Arrival Time                  0.449
= Slack Time                   -0.009
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.011 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.104 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.131 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.140 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.160 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.184 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.200 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.250 | 
     | g170963_dup195219   | A1 ^ -> ZN ^ | AND2_X2  | 0.053 |   0.312 |    0.304 | 
     | FE_OCPC2052_n_31169 | A ^ -> Z ^   | BUF_X2   | 0.030 |   0.343 |    0.334 | 
     | FE_RC_765_0         | A1 ^ -> ZN v | NAND2_X4 | 0.022 |   0.365 |    0.356 | 
     | FE_RC_766_0         | A v -> ZN ^  | INV_X16  | 0.021 |   0.386 |    0.377 | 
     | FE_OCPC2078_n_32136 | A ^ -> Z ^   | BUF_X4   | 0.030 |   0.416 |    0.407 | 
     | g187045             | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.430 |    0.421 | 
     | g168898             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.449 |    0.440 | 
     | cpuregs_reg[12][6]  | D ^          | DFF_X1   | 0.000 |   0.449 |    0.440 | 
     +----------------------------------------------------------------------------+ 
Path 950: VIOLATED Setup Check with Pin cpuregs_reg[19][13]/CK 
Endpoint:   cpuregs_reg[19][13]/SE (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.024
- Setup                         0.083
+ Phase Shift                   0.400
= Required Time                 0.341
- Arrival Time                  0.349
= Slack Time                   -0.008
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                              |              |          |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]            | CK ^         |          |       |   0.019 |    0.011 | 
     | latched_rd_reg[3]            | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.104 | 
     | g173022                      | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.131 | 
     | FE_RC_2515_0                 | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.140 | 
     | FE_RC_2513_0                 | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.160 | 
     | FE_RC_2512_0                 | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.184 | 
     | g30                          | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.201 | 
     | g208697                      | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.264 | 
     | g208701                      | A1 ^ -> ZN ^ | AND2_X4  | 0.041 |   0.314 |    0.305 | 
     | FE_OFC56_n_45496             | A ^ -> ZN v  | INV_X8   | 0.014 |   0.328 |    0.319 | 
     | FE_OCPC1102_FE_OFN31_n_45496 | A v -> ZN ^  | INV_X8   | 0.020 |   0.348 |    0.339 | 
     | cpuregs_reg[19][13]          | SE ^         | SDFF_X2  | 0.001 |   0.349 |    0.341 | 
     +-------------------------------------------------------------------------------------+ 
Path 951: VIOLATED Setup Check with Pin cpuregs_reg[3][6]/CK 
Endpoint:   cpuregs_reg[3][6]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[2]/QN (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.024
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.393
- Arrival Time                  0.401
= Slack Time                   -0.008
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                              |              |          |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[2]             | CK ^         |          |       |  -0.009 |   -0.018 | 
     | cpu_state_reg[2]             | CK ^ -> QN ^ | DFFR_X1  | 0.092 |   0.083 |    0.075 | 
     | FE_OFC389_n_6184             | A ^ -> ZN v  | INV_X2   | 0.016 |   0.099 |    0.091 | 
     | FE_OFC391_n_6184             | A v -> ZN ^  | INV_X1   | 0.015 |   0.115 |    0.106 | 
     | g21                          | A2 ^ -> ZN ^ | AND2_X2  | 0.039 |   0.153 |    0.145 | 
     | FE_RC_3181_0                 | A2 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.192 |    0.183 | 
     | FE_OFC48_n_37230             | A ^ -> ZN v  | INV_X1   | 0.013 |   0.204 |    0.196 | 
     | g206168                      | A1 v -> ZN ^ | NOR2_X2  | 0.031 |   0.235 |    0.227 | 
     | FE_OCPC2231_n_42921          | A ^ -> Z ^   | BUF_X1   | 0.032 |   0.267 |    0.259 | 
     | FE_RC_4031_0                 | A2 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.303 |    0.295 | 
     | FE_OFC831_n_44791            | A ^ -> Z ^   | BUF_X8   | 0.030 |   0.334 |    0.325 | 
     | FE_OCPC2122_FE_OFN23_n_44791 | A ^ -> Z ^   | BUF_X4   | 0.032 |   0.366 |    0.357 | 
     | g208011                      | A1 ^ -> ZN v | NAND2_X1 | 0.016 |   0.381 |    0.373 | 
     | g169154                      | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.401 |    0.392 | 
     | cpuregs_reg[3][6]            | D ^          | DFF_X1   | 0.000 |   0.401 |    0.393 | 
     +-------------------------------------------------------------------------------------+ 
Path 952: VIOLATED Setup Check with Pin count_cycle_reg[44]/CK 
Endpoint:   count_cycle_reg[44]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[16]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.015
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.357
- Arrival Time                  0.365
= Slack Time                   -0.008
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                             |              |          |       |  Time   |   Time   | 
     |-----------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[16]         | CK ^         |          |       |   0.014 |    0.006 | 
     | count_cycle_reg[16]         | CK ^ -> Q ^  | DFF_X1   | 0.117 |   0.131 |    0.123 | 
     | inc_add_1428_40_g188502     | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.174 |    0.166 | 
     | FE_RC_3339_0                | A1 ^ -> ZN v | NAND4_X4 | 0.024 |   0.198 |    0.190 | 
     | FE_RC_3340_0                | A v -> ZN ^  | INV_X4   | 0.019 |   0.217 |    0.209 | 
     | inc_add_1428_40_g1344_0_dup | A1 ^ -> ZN ^ | AND4_X4  | 0.067 |   0.284 |    0.276 | 
     | FE_RC_4068_0                | A2 ^ -> ZN v | NAND2_X1 | 0.025 |   0.309 |    0.301 | 
     | FE_RC_4066_0                | B1 v -> ZN ^ | OAI21_X1 | 0.024 |   0.333 |    0.325 | 
     | g172937                     | A1 ^ -> ZN ^ | AND2_X1  | 0.032 |   0.365 |    0.357 | 
     | count_cycle_reg[44]         | D ^          | DFF_X1   | 0.000 |   0.365 |    0.357 | 
     +------------------------------------------------------------------------------------+ 
Path 953: VIOLATED Setup Check with Pin cpuregs_reg[19][11]/CK 
Endpoint:   cpuregs_reg[19][11]/SE (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.024
- Setup                         0.083
+ Phase Shift                   0.400
= Required Time                 0.341
- Arrival Time                  0.349
= Slack Time                   -0.008
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                              |              |          |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]            | CK ^         |          |       |   0.019 |    0.011 | 
     | latched_rd_reg[3]            | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.105 | 
     | g173022                      | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.132 | 
     | FE_RC_2515_0                 | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.140 | 
     | FE_RC_2513_0                 | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.160 | 
     | FE_RC_2512_0                 | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.185 | 
     | g30                          | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.201 | 
     | g208697                      | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.265 | 
     | g208701                      | A1 ^ -> ZN ^ | AND2_X4  | 0.041 |   0.314 |    0.306 | 
     | FE_OFC56_n_45496             | A ^ -> ZN v  | INV_X8   | 0.014 |   0.328 |    0.320 | 
     | FE_OCPC1102_FE_OFN31_n_45496 | A v -> ZN ^  | INV_X8   | 0.020 |   0.348 |    0.340 | 
     | cpuregs_reg[19][11]          | SE ^         | SDFF_X2  | 0.001 |   0.349 |    0.341 | 
     +-------------------------------------------------------------------------------------+ 
Path 954: VIOLATED Setup Check with Pin cpuregs_reg[14][27]/CK 
Endpoint:   cpuregs_reg[14][27]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[21]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.082
- Setup                         0.023
+ Phase Shift                   0.400
= Required Time                 0.459
- Arrival Time                  0.467
= Slack Time                   -0.008
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[21]        | CK ^         |          |       |  -0.002 |   -0.010 | 
     | reg_pc_reg[21]        | CK ^ -> Q ^  | DFF_X1   | 0.136 |   0.134 |    0.126 | 
     | FE_RC_483_0           | A2 ^ -> ZN v | NAND2_X1 | 0.022 |   0.156 |    0.148 | 
     | FE_RC_482_0           | A1 v -> ZN ^ | NOR2_X1  | 0.025 |   0.181 |    0.173 | 
     | add_1312_30_g186112   | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.224 |    0.216 | 
     | add_1312_30_g7584     | A1 ^ -> ZN ^ | AND3_X1  | 0.044 |   0.268 |    0.260 | 
     | add_1312_30_g7565_dup | A2 ^ -> ZN v | NAND2_X1 | 0.018 |   0.286 |    0.278 | 
     | FE_RC_461_0           | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.301 |    0.293 | 
     | FE_RC_460_0           | A ^ -> ZN v  | OAI21_X1 | 0.018 |   0.319 |    0.311 | 
     | FE_RC_2997_0          | A2 v -> ZN ^ | NAND2_X1 | 0.023 |   0.342 |    0.334 | 
     | FE_RC_2996_0          | A1 ^ -> ZN ^ | AND3_X4  | 0.045 |   0.387 |    0.379 | 
     | FE_RC_452_0           | A ^ -> ZN v  | INV_X8   | 0.011 |   0.399 |    0.391 | 
     | FE_OCPC2085_n_29234   | A v -> Z v   | BUF_X4   | 0.039 |   0.438 |    0.430 | 
     | g191560               | A1 v -> ZN ^ | NAND2_X1 | 0.016 |   0.455 |    0.447 | 
     | FE_RC_940_0           | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.467 |    0.459 | 
     | cpuregs_reg[14][27]   | D v          | DFF_X1   | 0.000 |   0.467 |    0.459 | 
     +------------------------------------------------------------------------------+ 
Path 955: VIOLATED Setup Check with Pin cpuregs_reg[15][14]/CK 
Endpoint:   cpuregs_reg[15][14]/SE (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[2]/QN    (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.026
- Setup                         0.085
+ Phase Shift                   0.400
= Required Time                 0.341
- Arrival Time                  0.349
= Slack Time                   -0.008
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[2]    | CK ^         |          |       |  -0.009 |   -0.017 | 
     | cpu_state_reg[2]    | CK ^ -> QN ^ | DFFR_X1  | 0.092 |   0.083 |    0.075 | 
     | FE_OFC389_n_6184    | A ^ -> ZN v  | INV_X2   | 0.016 |   0.099 |    0.091 | 
     | FE_OFC391_n_6184    | A v -> ZN ^  | INV_X1   | 0.015 |   0.115 |    0.107 | 
     | g21                 | A2 ^ -> ZN ^ | AND2_X2  | 0.039 |   0.153 |    0.145 | 
     | FE_RC_3181_0        | A2 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.192 |    0.184 | 
     | FE_OFC48_n_37230    | A ^ -> ZN v  | INV_X1   | 0.013 |   0.204 |    0.196 | 
     | g206168             | A1 v -> ZN ^ | NOR2_X2  | 0.031 |   0.235 |    0.227 | 
     | g206171             | A1 ^ -> ZN ^ | AND2_X4  | 0.048 |   0.284 |    0.276 | 
     | FE_RC_3255_0        | A1 ^ -> ZN v | NAND2_X4 | 0.035 |   0.319 |    0.311 | 
     | FE_OFC276_n_42926   | A v -> ZN ^  | INV_X8   | 0.028 |   0.347 |    0.339 | 
     | cpuregs_reg[15][14] | SE ^         | SDFF_X1  | 0.002 |   0.349 |    0.341 | 
     +----------------------------------------------------------------------------+ 
Path 956: VIOLATED Setup Check with Pin cpuregs_reg[15][27]/CK 
Endpoint:   cpuregs_reg[15][27]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[21]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.081
- Setup                         0.023
+ Phase Shift                   0.400
= Required Time                 0.458
- Arrival Time                  0.466
= Slack Time                   -0.008
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[21]        | CK ^         |          |       |  -0.002 |   -0.010 | 
     | reg_pc_reg[21]        | CK ^ -> Q ^  | DFF_X1   | 0.136 |   0.134 |    0.126 | 
     | FE_RC_483_0           | A2 ^ -> ZN v | NAND2_X1 | 0.022 |   0.156 |    0.148 | 
     | FE_RC_482_0           | A1 v -> ZN ^ | NOR2_X1  | 0.025 |   0.181 |    0.173 | 
     | add_1312_30_g186112   | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.224 |    0.217 | 
     | add_1312_30_g7584     | A1 ^ -> ZN ^ | AND3_X1  | 0.044 |   0.268 |    0.260 | 
     | add_1312_30_g7565_dup | A2 ^ -> ZN v | NAND2_X1 | 0.018 |   0.286 |    0.278 | 
     | FE_RC_461_0           | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.301 |    0.293 | 
     | FE_RC_460_0           | A ^ -> ZN v  | OAI21_X1 | 0.018 |   0.319 |    0.312 | 
     | FE_RC_2997_0          | A2 v -> ZN ^ | NAND2_X1 | 0.023 |   0.342 |    0.334 | 
     | FE_RC_2996_0          | A1 ^ -> ZN ^ | AND3_X4  | 0.045 |   0.387 |    0.379 | 
     | FE_RC_452_0           | A ^ -> ZN v  | INV_X8   | 0.011 |   0.399 |    0.391 | 
     | FE_OCPC2085_n_29234   | A v -> Z v   | BUF_X4   | 0.039 |   0.438 |    0.430 | 
     | g191508               | A1 v -> ZN ^ | NAND2_X1 | 0.016 |   0.454 |    0.446 | 
     | FE_RC_730_0           | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.466 |    0.458 | 
     | cpuregs_reg[15][27]   | D v          | DFF_X1   | 0.000 |   0.466 |    0.458 | 
     +------------------------------------------------------------------------------+ 
Path 957: VIOLATED Setup Check with Pin cpuregs_reg[27][3]/CK 
Endpoint:   cpuregs_reg[27][3]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.392
- Arrival Time                  0.400
= Slack Time                   -0.008
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |   0.019 |    0.012 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.105 | 
     | g173022            | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.132 | 
     | FE_RC_2515_0       | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.141 | 
     | FE_RC_2513_0       | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.161 | 
     | FE_RC_2512_0       | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.185 | 
     | g30                | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.201 | 
     | g208697            | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.265 | 
     | FE_OFC379_n_45492  | A ^ -> Z ^   | BUF_X8   | 0.035 |   0.307 |    0.300 | 
     | g194247_dup        | A1 ^ -> ZN ^ | AND2_X4  | 0.050 |   0.357 |    0.349 | 
     | g198843            | A1 ^ -> ZN v | NAND2_X1 | 0.022 |   0.379 |    0.371 | 
     | g187115            | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.400 |    0.392 | 
     | cpuregs_reg[27][3] | D ^          | DFF_X1   | 0.000 |   0.400 |    0.392 | 
     +---------------------------------------------------------------------------+ 
Path 958: VIOLATED Setup Check with Pin cpuregs_reg[9][4]/CK 
Endpoint:   cpuregs_reg[9][4]/D  (v) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.020
- Setup                         0.025
+ Phase Shift                   0.400
= Required Time                 0.396
- Arrival Time                  0.403
= Slack Time                   -0.008
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.012 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.105 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.132 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.141 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.161 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.185 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.201 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.251 | 
     | g207586             | A1 ^ -> ZN ^ | AND2_X4  | 0.049 |   0.308 |    0.300 | 
     | g189047_dup         | A1 ^ -> ZN ^ | AND2_X4  | 0.041 |   0.349 |    0.341 | 
     | FE_OCPC2088_n_26486 | A ^ -> Z ^   | BUF_X4   | 0.032 |   0.381 |    0.373 | 
     | g190566             | B1 ^ -> ZN v | OAI22_X1 | 0.022 |   0.403 |    0.396 | 
     | cpuregs_reg[9][4]   | D v          | DFF_X1   | 0.000 |   0.403 |    0.396 | 
     +----------------------------------------------------------------------------+ 
Path 959: VIOLATED Setup Check with Pin cpuregs_reg[9][17]/CK 
Endpoint:   cpuregs_reg[9][17]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.071
- Setup                         0.033
+ Phase Shift                   0.400
= Required Time                 0.438
- Arrival Time                  0.446
= Slack Time                   -0.008
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.011 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.138 | 
     | g201449             | A1 ^ -> ZN ^ | AND3_X1  | 0.057 |   0.203 |    0.195 | 
     | g192202_dup         | A2 ^ -> ZN v | NAND2_X2 | 0.017 |   0.220 |    0.212 | 
     | add_1312_30_g192201 | A1 v -> ZN ^ | NOR2_X2  | 0.019 |   0.239 |    0.231 | 
     | add_1312_30_g7587   | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.255 |    0.248 | 
     | g196494             | A v -> Z v   | XOR2_X1  | 0.058 |   0.313 |    0.305 | 
     | FE_RC_581_0         | A1 v -> ZN ^ | OAI22_X2 | 0.040 |   0.353 |    0.345 | 
     | FE_RC_579_0         | A1 ^ -> ZN v | NOR2_X4  | 0.018 |   0.371 |    0.363 | 
     | FE_RC_580_0         | A v -> ZN ^  | INV_X8   | 0.025 |   0.396 |    0.388 | 
     | FE_OFC433_n_37491   | A ^ -> ZN v  | INV_X2   | 0.021 |   0.416 |    0.409 | 
     | g190560             | A2 v -> ZN ^ | OAI22_X1 | 0.030 |   0.446 |    0.438 | 
     | cpuregs_reg[9][17]  | D ^          | DFF_X1   | 0.000 |   0.446 |    0.438 | 
     +----------------------------------------------------------------------------+ 
Path 960: VIOLATED Setup Check with Pin cpuregs_reg[12][7]/CK 
Endpoint:   cpuregs_reg[12][7]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.071
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.440
- Arrival Time                  0.448
= Slack Time                   -0.008
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.012 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.105 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.132 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.141 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.161 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.185 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.201 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.251 | 
     | g170963_dup195219   | A1 ^ -> ZN ^ | AND2_X2  | 0.053 |   0.312 |    0.305 | 
     | FE_OCPC2052_n_31169 | A ^ -> Z ^   | BUF_X2   | 0.030 |   0.343 |    0.335 | 
     | FE_RC_765_0         | A1 ^ -> ZN v | NAND2_X4 | 0.022 |   0.365 |    0.357 | 
     | FE_RC_766_0         | A v -> ZN ^  | INV_X16  | 0.021 |   0.386 |    0.378 | 
     | FE_OCPC2078_n_32136 | A ^ -> Z ^   | BUF_X4   | 0.030 |   0.416 |    0.408 | 
     | g170484             | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.430 |    0.422 | 
     | g168900             | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.448 |    0.440 | 
     | cpuregs_reg[12][7]  | D ^          | DFF_X1   | 0.000 |   0.448 |    0.440 | 
     +----------------------------------------------------------------------------+ 
Path 961: VIOLATED Setup Check with Pin cpuregs_reg[17][27]/CK 
Endpoint:   cpuregs_reg[17][27]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[21]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.084
- Setup                         0.023
+ Phase Shift                   0.400
= Required Time                 0.461
- Arrival Time                  0.469
= Slack Time                   -0.008
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[21]        | CK ^         |          |       |  -0.002 |   -0.010 | 
     | reg_pc_reg[21]        | CK ^ -> Q ^  | DFF_X1   | 0.136 |   0.134 |    0.126 | 
     | FE_RC_483_0           | A2 ^ -> ZN v | NAND2_X1 | 0.022 |   0.156 |    0.149 | 
     | FE_RC_482_0           | A1 v -> ZN ^ | NOR2_X1  | 0.025 |   0.181 |    0.174 | 
     | add_1312_30_g186112   | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.224 |    0.217 | 
     | add_1312_30_g7584     | A1 ^ -> ZN ^ | AND3_X1  | 0.044 |   0.268 |    0.261 | 
     | add_1312_30_g7565_dup | A2 ^ -> ZN v | NAND2_X1 | 0.018 |   0.286 |    0.278 | 
     | FE_RC_461_0           | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.301 |    0.294 | 
     | FE_RC_460_0           | A ^ -> ZN v  | OAI21_X1 | 0.018 |   0.319 |    0.312 | 
     | FE_RC_2997_0          | A2 v -> ZN ^ | NAND2_X1 | 0.023 |   0.342 |    0.335 | 
     | FE_RC_2996_0          | A1 ^ -> ZN ^ | AND3_X4  | 0.045 |   0.387 |    0.380 | 
     | FE_RC_452_0           | A ^ -> ZN v  | INV_X8   | 0.011 |   0.399 |    0.391 | 
     | FE_OCPC2085_n_29234   | A v -> Z v   | BUF_X4   | 0.039 |   0.438 |    0.430 | 
     | g190302               | A2 v -> ZN ^ | NAND2_X1 | 0.019 |   0.457 |    0.450 | 
     | FE_RC_720_0           | A1 ^ -> ZN v | NAND2_X1 | 0.011 |   0.469 |    0.461 | 
     | cpuregs_reg[17][27]   | D v          | DFF_X1   | 0.000 |   0.469 |    0.461 | 
     +------------------------------------------------------------------------------+ 
Path 962: VIOLATED Setup Check with Pin cpuregs_reg[21][27]/CK 
Endpoint:   cpuregs_reg[21][27]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[21]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.082
- Setup                         0.023
+ Phase Shift                   0.400
= Required Time                 0.459
- Arrival Time                  0.466
= Slack Time                   -0.008
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[21]        | CK ^         |          |       |  -0.002 |   -0.010 | 
     | reg_pc_reg[21]        | CK ^ -> Q ^  | DFF_X1   | 0.136 |   0.134 |    0.127 | 
     | FE_RC_483_0           | A2 ^ -> ZN v | NAND2_X1 | 0.022 |   0.156 |    0.149 | 
     | FE_RC_482_0           | A1 v -> ZN ^ | NOR2_X1  | 0.025 |   0.181 |    0.174 | 
     | add_1312_30_g186112   | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.224 |    0.217 | 
     | add_1312_30_g7584     | A1 ^ -> ZN ^ | AND3_X1  | 0.044 |   0.268 |    0.261 | 
     | add_1312_30_g7565_dup | A2 ^ -> ZN v | NAND2_X1 | 0.018 |   0.286 |    0.279 | 
     | FE_RC_461_0           | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.301 |    0.294 | 
     | FE_RC_460_0           | A ^ -> ZN v  | OAI21_X1 | 0.018 |   0.319 |    0.312 | 
     | FE_RC_2997_0          | A2 v -> ZN ^ | NAND2_X1 | 0.023 |   0.342 |    0.335 | 
     | FE_RC_2996_0          | A1 ^ -> ZN ^ | AND3_X4  | 0.045 |   0.387 |    0.380 | 
     | FE_RC_452_0           | A ^ -> ZN v  | INV_X8   | 0.011 |   0.399 |    0.391 | 
     | FE_OCPC2085_n_29234   | A v -> Z v   | BUF_X4   | 0.039 |   0.438 |    0.431 | 
     | g194143               | A1 v -> ZN ^ | NAND2_X1 | 0.017 |   0.455 |    0.447 | 
     | FE_RC_712_0           | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.466 |    0.459 | 
     | cpuregs_reg[21][27]   | D v          | DFF_X1   | 0.000 |   0.466 |    0.459 | 
     +------------------------------------------------------------------------------+ 
Path 963: VIOLATED Setup Check with Pin cpuregs_reg[11][27]/CK 
Endpoint:   cpuregs_reg[11][27]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[21]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.081
- Setup                         0.023
+ Phase Shift                   0.400
= Required Time                 0.458
- Arrival Time                  0.466
= Slack Time                   -0.008
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[21]        | CK ^         |          |       |  -0.002 |   -0.010 | 
     | reg_pc_reg[21]        | CK ^ -> Q ^  | DFF_X1   | 0.136 |   0.134 |    0.127 | 
     | FE_RC_483_0           | A2 ^ -> ZN v | NAND2_X1 | 0.022 |   0.156 |    0.149 | 
     | FE_RC_482_0           | A1 v -> ZN ^ | NOR2_X1  | 0.025 |   0.181 |    0.174 | 
     | add_1312_30_g186112   | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.224 |    0.217 | 
     | add_1312_30_g7584     | A1 ^ -> ZN ^ | AND3_X1  | 0.044 |   0.268 |    0.261 | 
     | add_1312_30_g7565_dup | A2 ^ -> ZN v | NAND2_X1 | 0.018 |   0.286 |    0.279 | 
     | FE_RC_461_0           | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.301 |    0.294 | 
     | FE_RC_460_0           | A ^ -> ZN v  | OAI21_X1 | 0.018 |   0.319 |    0.312 | 
     | FE_RC_2997_0          | A2 v -> ZN ^ | NAND2_X1 | 0.023 |   0.342 |    0.335 | 
     | FE_RC_2996_0          | A1 ^ -> ZN ^ | AND3_X4  | 0.045 |   0.387 |    0.380 | 
     | FE_RC_452_0           | A ^ -> ZN v  | INV_X8   | 0.011 |   0.399 |    0.391 | 
     | FE_OCPC2085_n_29234   | A v -> Z v   | BUF_X4   | 0.039 |   0.438 |    0.431 | 
     | g194916               | A1 v -> ZN ^ | NAND2_X1 | 0.016 |   0.454 |    0.447 | 
     | FE_RC_682_0           | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.466 |    0.458 | 
     | cpuregs_reg[11][27]   | D v          | DFF_X1   | 0.000 |   0.466 |    0.458 | 
     +------------------------------------------------------------------------------+ 
Path 964: VIOLATED Setup Check with Pin cpuregs_reg[9][1]/CK 
Endpoint:   cpuregs_reg[9][1]/D  (v) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.020
- Setup                         0.025
+ Phase Shift                   0.400
= Required Time                 0.396
- Arrival Time                  0.403
= Slack Time                   -0.007
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.012 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.105 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.132 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.141 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.161 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.185 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.202 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.251 | 
     | g207586             | A1 ^ -> ZN ^ | AND2_X4  | 0.049 |   0.308 |    0.300 | 
     | g189047_dup         | A1 ^ -> ZN ^ | AND2_X4  | 0.041 |   0.349 |    0.341 | 
     | FE_OCPC2088_n_26486 | A ^ -> Z ^   | BUF_X4   | 0.032 |   0.381 |    0.374 | 
     | g190561             | B1 ^ -> ZN v | OAI22_X1 | 0.022 |   0.403 |    0.396 | 
     | cpuregs_reg[9][1]   | D v          | DFF_X1   | 0.000 |   0.403 |    0.396 | 
     +----------------------------------------------------------------------------+ 
Path 965: VIOLATED Setup Check with Pin cpuregs_reg[10][14]/CK 
Endpoint:   cpuregs_reg[10][14]/SE (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.030
- Setup                         0.084
+ Phase Shift                   0.400
= Required Time                 0.345
- Arrival Time                  0.353
= Slack Time                   -0.007
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                           |              |          |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]         | CK ^         |          |       |   0.019 |    0.012 | 
     | latched_rd_reg[3]         | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.105 | 
     | g173022                   | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.132 | 
     | FE_RC_2515_0              | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.141 | 
     | FE_RC_2513_0              | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.161 | 
     | FE_RC_2512_0              | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.185 | 
     | g30                       | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.202 | 
     | g208697                   | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.265 | 
     | g2                        | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.314 |    0.307 | 
     | FE_OFC383_n_45452         | A ^ -> ZN v  | INV_X8   | 0.016 |   0.330 |    0.323 | 
     | FE_OCPC2118_FE_OFN45561_n | A v -> ZN ^  | INV_X4   | 0.021 |   0.352 |    0.344 | 
     | cpuregs_reg[10][14]       | SE ^         | SDFF_X1  | 0.001 |   0.353 |    0.345 | 
     +----------------------------------------------------------------------------------+ 
Path 966: VIOLATED Setup Check with Pin cpuregs_reg[10][11]/CK 
Endpoint:   cpuregs_reg[10][11]/SE (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.030
- Setup                         0.084
+ Phase Shift                   0.400
= Required Time                 0.346
- Arrival Time                  0.353
= Slack Time                   -0.007
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                           |              |          |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]         | CK ^         |          |       |   0.019 |    0.012 | 
     | latched_rd_reg[3]         | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.105 | 
     | g173022                   | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.132 | 
     | FE_RC_2515_0              | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.141 | 
     | FE_RC_2513_0              | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.161 | 
     | FE_RC_2512_0              | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.185 | 
     | g30                       | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.202 | 
     | g208697                   | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.265 | 
     | g2                        | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.314 |    0.307 | 
     | FE_OFC383_n_45452         | A ^ -> ZN v  | INV_X8   | 0.016 |   0.330 |    0.323 | 
     | FE_OCPC2118_FE_OFN45561_n | A v -> ZN ^  | INV_X4   | 0.021 |   0.352 |    0.344 | 
     | cpuregs_reg[10][11]       | SE ^         | SDFF_X2  | 0.002 |   0.353 |    0.346 | 
     +----------------------------------------------------------------------------------+ 
Path 967: VIOLATED Setup Check with Pin cpuregs_reg[9][2]/CK 
Endpoint:   cpuregs_reg[9][2]/D  (v) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.020
- Setup                         0.024
+ Phase Shift                   0.400
= Required Time                 0.396
- Arrival Time                  0.403
= Slack Time                   -0.007
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.012 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.106 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.132 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.141 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.161 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.186 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.202 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.252 | 
     | g207586             | A1 ^ -> ZN ^ | AND2_X4  | 0.049 |   0.308 |    0.300 | 
     | g189047_dup         | A1 ^ -> ZN ^ | AND2_X4  | 0.041 |   0.349 |    0.341 | 
     | FE_OCPC2088_n_26486 | A ^ -> Z ^   | BUF_X4   | 0.032 |   0.381 |    0.374 | 
     | g190558             | B1 ^ -> ZN v | OAI22_X1 | 0.022 |   0.403 |    0.396 | 
     | cpuregs_reg[9][2]   | D v          | DFF_X1   | 0.000 |   0.403 |    0.396 | 
     +----------------------------------------------------------------------------+ 
Path 968: VIOLATED Setup Check with Pin cpuregs_reg[10][10]/CK 
Endpoint:   cpuregs_reg[10][10]/SE (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.031
- Setup                         0.084
+ Phase Shift                   0.400
= Required Time                 0.346
- Arrival Time                  0.353
= Slack Time                   -0.007
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                           |              |          |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]         | CK ^         |          |       |   0.019 |    0.012 | 
     | latched_rd_reg[3]         | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.106 | 
     | g173022                   | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.132 | 
     | FE_RC_2515_0              | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.141 | 
     | FE_RC_2513_0              | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.161 | 
     | FE_RC_2512_0              | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.186 | 
     | g30                       | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.202 | 
     | g208697                   | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.266 | 
     | g2                        | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.314 |    0.307 | 
     | FE_OFC383_n_45452         | A ^ -> ZN v  | INV_X8   | 0.016 |   0.330 |    0.323 | 
     | FE_OCPC2118_FE_OFN45561_n | A v -> ZN ^  | INV_X4   | 0.021 |   0.352 |    0.344 | 
     | cpuregs_reg[10][10]       | SE ^         | SDFF_X1  | 0.002 |   0.353 |    0.346 | 
     +----------------------------------------------------------------------------------+ 
Path 969: VIOLATED Setup Check with Pin cpuregs_reg[8][19]/CK 
Endpoint:   cpuregs_reg[8][19]/D (v) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.069
- Setup                         0.026
+ Phase Shift                   0.400
= Required Time                 0.443
- Arrival Time                  0.450
= Slack Time                   -0.007
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.012 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.106 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.132 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.141 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.161 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.186 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.202 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.252 | 
     | g205827             | A1 ^ -> ZN ^ | AND2_X2  | 0.061 |   0.320 |    0.313 | 
     | g170316_dup205826   | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.364 |    0.357 | 
     | FE_OCPC2072_n_42587 | A ^ -> Z ^   | BUF_X4   | 0.031 |   0.395 |    0.388 | 
     | FE_OCPC2232_n_42587 | A ^ -> Z ^   | BUF_X2   | 0.035 |   0.430 |    0.422 | 
     | g199696             | B1 ^ -> ZN v | OAI22_X1 | 0.020 |   0.450 |    0.443 | 
     | cpuregs_reg[8][19]  | D v          | DFF_X1   | 0.000 |   0.450 |    0.443 | 
     +----------------------------------------------------------------------------+ 
Path 970: VIOLATED Setup Check with Pin cpuregs_reg[9][3]/CK 
Endpoint:   cpuregs_reg[9][3]/D  (v) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.020
- Setup                         0.024
+ Phase Shift                   0.400
= Required Time                 0.396
- Arrival Time                  0.403
= Slack Time                   -0.007
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.012 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.106 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.132 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.141 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.161 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.186 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.202 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.252 | 
     | g207586             | A1 ^ -> ZN ^ | AND2_X4  | 0.049 |   0.308 |    0.300 | 
     | g189047_dup         | A1 ^ -> ZN ^ | AND2_X4  | 0.041 |   0.349 |    0.341 | 
     | FE_OCPC2088_n_26486 | A ^ -> Z ^   | BUF_X4   | 0.032 |   0.381 |    0.374 | 
     | g190559             | B1 ^ -> ZN v | OAI22_X1 | 0.022 |   0.403 |    0.396 | 
     | cpuregs_reg[9][3]   | D v          | DFF_X1   | 0.000 |   0.403 |    0.396 | 
     +----------------------------------------------------------------------------+ 
Path 971: VIOLATED Setup Check with Pin cpuregs_reg[28][27]/CK 
Endpoint:   cpuregs_reg[28][27]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[21]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.082
- Setup                         0.023
+ Phase Shift                   0.400
= Required Time                 0.459
- Arrival Time                  0.466
= Slack Time                   -0.007
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[21]        | CK ^         |          |       |  -0.002 |   -0.010 | 
     | reg_pc_reg[21]        | CK ^ -> Q ^  | DFF_X1   | 0.136 |   0.134 |    0.127 | 
     | FE_RC_483_0           | A2 ^ -> ZN v | NAND2_X1 | 0.022 |   0.156 |    0.149 | 
     | FE_RC_482_0           | A1 v -> ZN ^ | NOR2_X1  | 0.025 |   0.181 |    0.174 | 
     | add_1312_30_g186112   | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.224 |    0.217 | 
     | add_1312_30_g7584     | A1 ^ -> ZN ^ | AND3_X1  | 0.044 |   0.268 |    0.261 | 
     | add_1312_30_g7565_dup | A2 ^ -> ZN v | NAND2_X1 | 0.018 |   0.286 |    0.279 | 
     | FE_RC_461_0           | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.301 |    0.294 | 
     | FE_RC_460_0           | A ^ -> ZN v  | OAI21_X1 | 0.018 |   0.319 |    0.312 | 
     | FE_RC_2997_0          | A2 v -> ZN ^ | NAND2_X1 | 0.023 |   0.342 |    0.335 | 
     | FE_RC_2996_0          | A1 ^ -> ZN ^ | AND3_X4  | 0.045 |   0.387 |    0.380 | 
     | FE_RC_452_0           | A ^ -> ZN v  | INV_X8   | 0.011 |   0.399 |    0.391 | 
     | FE_OCPC2085_n_29234   | A v -> Z v   | BUF_X4   | 0.039 |   0.438 |    0.431 | 
     | g170532               | A1 v -> ZN ^ | NAND2_X1 | 0.016 |   0.454 |    0.447 | 
     | FE_RC_674_0           | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.466 |    0.459 | 
     | cpuregs_reg[28][27]   | D v          | DFF_X1   | 0.000 |   0.466 |    0.459 | 
     +------------------------------------------------------------------------------+ 
Path 972: VIOLATED Setup Check with Pin cpuregs_reg[8][5]/CK 
Endpoint:   cpuregs_reg[8][5]/D  (v) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.069
- Setup                         0.026
+ Phase Shift                   0.400
= Required Time                 0.443
- Arrival Time                  0.450
= Slack Time                   -0.007
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.012 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.106 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.133 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.141 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.161 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.186 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.202 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.252 | 
     | g205827             | A1 ^ -> ZN ^ | AND2_X2  | 0.061 |   0.320 |    0.313 | 
     | g170316_dup205826   | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.364 |    0.357 | 
     | FE_OCPC2072_n_42587 | A ^ -> Z ^   | BUF_X4   | 0.031 |   0.395 |    0.388 | 
     | FE_OCPC2232_n_42587 | A ^ -> Z ^   | BUF_X2   | 0.035 |   0.430 |    0.423 | 
     | g205670             | B1 ^ -> ZN v | OAI22_X1 | 0.020 |   0.450 |    0.443 | 
     | cpuregs_reg[8][5]   | D v          | DFF_X1   | 0.000 |   0.450 |    0.443 | 
     +----------------------------------------------------------------------------+ 
Path 973: VIOLATED Setup Check with Pin cpuregs_reg[10][15]/CK 
Endpoint:   cpuregs_reg[10][15]/SE (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.031
- Setup                         0.084
+ Phase Shift                   0.400
= Required Time                 0.346
- Arrival Time                  0.353
= Slack Time                   -0.007
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                           |              |          |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]         | CK ^         |          |       |   0.019 |    0.012 | 
     | latched_rd_reg[3]         | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.106 | 
     | g173022                   | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.133 | 
     | FE_RC_2515_0              | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.141 | 
     | FE_RC_2513_0              | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.161 | 
     | FE_RC_2512_0              | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.186 | 
     | g30                       | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.202 | 
     | g208697                   | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.266 | 
     | g2                        | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.314 |    0.307 | 
     | FE_OFC383_n_45452         | A ^ -> ZN v  | INV_X8   | 0.016 |   0.330 |    0.323 | 
     | FE_OCPC2118_FE_OFN45561_n | A v -> ZN ^  | INV_X4   | 0.021 |   0.352 |    0.344 | 
     | cpuregs_reg[10][15]       | SE ^         | SDFF_X1  | 0.002 |   0.353 |    0.346 | 
     +----------------------------------------------------------------------------------+ 
Path 974: VIOLATED Setup Check with Pin cpuregs_reg[3][7]/CK 
Endpoint:   cpuregs_reg[3][7]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[2]/QN (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.024
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.393
- Arrival Time                  0.400
= Slack Time                   -0.007
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                              |              |          |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[2]             | CK ^         |          |       |  -0.009 |   -0.017 | 
     | cpu_state_reg[2]             | CK ^ -> QN ^ | DFFR_X1  | 0.092 |   0.083 |    0.076 | 
     | FE_OFC389_n_6184             | A ^ -> ZN v  | INV_X2   | 0.016 |   0.099 |    0.092 | 
     | FE_OFC391_n_6184             | A v -> ZN ^  | INV_X1   | 0.015 |   0.115 |    0.108 | 
     | g21                          | A2 ^ -> ZN ^ | AND2_X2  | 0.039 |   0.153 |    0.146 | 
     | FE_RC_3181_0                 | A2 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.192 |    0.185 | 
     | FE_OFC48_n_37230             | A ^ -> ZN v  | INV_X1   | 0.013 |   0.204 |    0.197 | 
     | g206168                      | A1 v -> ZN ^ | NOR2_X2  | 0.031 |   0.235 |    0.228 | 
     | FE_OCPC2231_n_42921          | A ^ -> Z ^   | BUF_X1   | 0.032 |   0.267 |    0.260 | 
     | FE_RC_4031_0                 | A2 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.303 |    0.296 | 
     | FE_OFC831_n_44791            | A ^ -> Z ^   | BUF_X8   | 0.030 |   0.334 |    0.327 | 
     | FE_OCPC2122_FE_OFN23_n_44791 | A ^ -> Z ^   | BUF_X4   | 0.032 |   0.366 |    0.359 | 
     | g203193                      | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.381 |    0.374 | 
     | g205508                      | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.400 |    0.393 | 
     | cpuregs_reg[3][7]            | D ^          | DFF_X1   | 0.000 |   0.400 |    0.393 | 
     +-------------------------------------------------------------------------------------+ 
Path 975: VIOLATED Setup Check with Pin cpuregs_reg[19][14]/CK 
Endpoint:   cpuregs_reg[19][14]/SE (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.026
- Setup                         0.084
+ Phase Shift                   0.400
= Required Time                 0.342
- Arrival Time                  0.349
= Slack Time                   -0.007
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                              |              |          |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]            | CK ^         |          |       |   0.019 |    0.012 | 
     | latched_rd_reg[3]            | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.106 | 
     | g173022                      | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.133 | 
     | FE_RC_2515_0                 | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.142 | 
     | FE_RC_2513_0                 | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.161 | 
     | FE_RC_2512_0                 | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.186 | 
     | g30                          | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.202 | 
     | g208697                      | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.266 | 
     | g208701                      | A1 ^ -> ZN ^ | AND2_X4  | 0.041 |   0.314 |    0.307 | 
     | FE_OFC56_n_45496             | A ^ -> ZN v  | INV_X8   | 0.014 |   0.328 |    0.321 | 
     | FE_OCPC1102_FE_OFN31_n_45496 | A v -> ZN ^  | INV_X8   | 0.020 |   0.348 |    0.341 | 
     | cpuregs_reg[19][14]          | SE ^         | SDFF_X1  | 0.001 |   0.349 |    0.342 | 
     +-------------------------------------------------------------------------------------+ 
Path 976: VIOLATED Setup Check with Pin cpuregs_reg[29][16]/CK 
Endpoint:   cpuregs_reg[29][16]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.073
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.443
- Arrival Time                  0.450
= Slack Time                   -0.007
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.013 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.106 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.133 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.142 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.162 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.186 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.202 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.252 | 
     | g205988             | A1 ^ -> ZN ^ | AND2_X4  | 0.060 |   0.319 |    0.312 | 
     | g170832_dup205998   | A1 ^ -> ZN ^ | AND2_X4  | 0.046 |   0.365 |    0.358 | 
     | FE_OCPC2162_n_42754 | A ^ -> Z ^   | BUF_X8   | 0.028 |   0.393 |    0.386 | 
     | FE_OCPC2165_n_42754 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.418 |    0.411 | 
     | g194112             | A2 ^ -> ZN v | NAND2_X1 | 0.014 |   0.431 |    0.424 | 
     | g169822             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.450 |    0.443 | 
     | cpuregs_reg[29][16] | D ^          | DFF_X1   | 0.000 |   0.450 |    0.443 | 
     +----------------------------------------------------------------------------+ 
Path 977: VIOLATED Setup Check with Pin cpuregs_reg[8][6]/CK 
Endpoint:   cpuregs_reg[8][6]/D  (v) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.069
- Setup                         0.026
+ Phase Shift                   0.400
= Required Time                 0.443
- Arrival Time                  0.450
= Slack Time                   -0.007
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.013 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.106 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.133 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.142 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.162 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.186 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.202 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.252 | 
     | g205827             | A1 ^ -> ZN ^ | AND2_X2  | 0.061 |   0.320 |    0.313 | 
     | g170316_dup205826   | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.364 |    0.357 | 
     | FE_OCPC2072_n_42587 | A ^ -> Z ^   | BUF_X4   | 0.031 |   0.395 |    0.388 | 
     | FE_OCPC2232_n_42587 | A ^ -> Z ^   | BUF_X2   | 0.035 |   0.430 |    0.423 | 
     | g205673             | B1 ^ -> ZN v | OAI22_X1 | 0.020 |   0.450 |    0.443 | 
     | cpuregs_reg[8][6]   | D v          | DFF_X1   | 0.000 |   0.450 |    0.443 | 
     +----------------------------------------------------------------------------+ 
Path 978: VIOLATED Setup Check with Pin cpuregs_reg[16][27]/CK 
Endpoint:   cpuregs_reg[16][27]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[21]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.082
- Setup                         0.023
+ Phase Shift                   0.400
= Required Time                 0.459
- Arrival Time                  0.466
= Slack Time                   -0.007
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[21]        | CK ^         |          |       |  -0.002 |   -0.009 | 
     | reg_pc_reg[21]        | CK ^ -> Q ^  | DFF_X1   | 0.136 |   0.134 |    0.127 | 
     | FE_RC_483_0           | A2 ^ -> ZN v | NAND2_X1 | 0.022 |   0.156 |    0.150 | 
     | FE_RC_482_0           | A1 v -> ZN ^ | NOR2_X1  | 0.025 |   0.181 |    0.175 | 
     | add_1312_30_g186112   | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.224 |    0.218 | 
     | add_1312_30_g7584     | A1 ^ -> ZN ^ | AND3_X1  | 0.044 |   0.268 |    0.261 | 
     | add_1312_30_g7565_dup | A2 ^ -> ZN v | NAND2_X1 | 0.018 |   0.286 |    0.279 | 
     | FE_RC_461_0           | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.301 |    0.294 | 
     | FE_RC_460_0           | A ^ -> ZN v  | OAI21_X1 | 0.018 |   0.319 |    0.313 | 
     | FE_RC_2997_0          | A2 v -> ZN ^ | NAND2_X1 | 0.023 |   0.342 |    0.336 | 
     | FE_RC_2996_0          | A1 ^ -> ZN ^ | AND3_X4  | 0.045 |   0.387 |    0.381 | 
     | FE_RC_452_0           | A ^ -> ZN v  | INV_X8   | 0.011 |   0.399 |    0.392 | 
     | FE_OCPC2085_n_29234   | A v -> Z v   | BUF_X4   | 0.039 |   0.438 |    0.431 | 
     | g202022               | A1 v -> ZN ^ | NAND2_X1 | 0.016 |   0.454 |    0.447 | 
     | FE_RC_784_0           | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.466 |    0.459 | 
     | cpuregs_reg[16][27]   | D v          | DFF_X1   | 0.000 |   0.466 |    0.459 | 
     +------------------------------------------------------------------------------+ 
Path 979: VIOLATED Setup Check with Pin cpuregs_reg[12][5]/CK 
Endpoint:   cpuregs_reg[12][5]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.071
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.441
- Arrival Time                  0.448
= Slack Time                   -0.007
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.013 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.106 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.133 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.142 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.162 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.186 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.202 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.252 | 
     | g170963_dup195219   | A1 ^ -> ZN ^ | AND2_X2  | 0.053 |   0.312 |    0.306 | 
     | FE_OCPC2052_n_31169 | A ^ -> Z ^   | BUF_X2   | 0.030 |   0.343 |    0.336 | 
     | FE_RC_765_0         | A1 ^ -> ZN v | NAND2_X4 | 0.022 |   0.365 |    0.358 | 
     | FE_RC_766_0         | A v -> ZN ^  | INV_X16  | 0.021 |   0.386 |    0.379 | 
     | FE_OCPC2078_n_32136 | A ^ -> Z ^   | BUF_X4   | 0.030 |   0.416 |    0.409 | 
     | g170482             | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.430 |    0.423 | 
     | g168899             | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.448 |    0.441 | 
     | cpuregs_reg[12][5]  | D ^          | DFF_X1   | 0.000 |   0.448 |    0.441 | 
     +----------------------------------------------------------------------------+ 
Path 980: VIOLATED Setup Check with Pin cpuregs_reg[27][4]/CK 
Endpoint:   cpuregs_reg[27][4]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.021
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.390
- Arrival Time                  0.397
= Slack Time                   -0.007
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |   0.019 |    0.013 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.106 | 
     | g173022            | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.133 | 
     | FE_RC_2515_0       | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.142 | 
     | FE_RC_2513_0       | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.162 | 
     | FE_RC_2512_0       | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.186 | 
     | g30                | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.202 | 
     | g208697            | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.266 | 
     | FE_OFC379_n_45492  | A ^ -> Z ^   | BUF_X8   | 0.035 |   0.307 |    0.301 | 
     | g194247_dup        | A1 ^ -> ZN ^ | AND2_X4  | 0.050 |   0.357 |    0.350 | 
     | g198842            | A1 ^ -> ZN v | NAND2_X1 | 0.020 |   0.377 |    0.370 | 
     | g187116            | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.397 |    0.390 | 
     | cpuregs_reg[27][4] | D ^          | DFF_X1   | 0.000 |   0.397 |    0.390 | 
     +---------------------------------------------------------------------------+ 
Path 981: VIOLATED Setup Check with Pin reg_next_pc_reg[3]/CK 
Endpoint:   reg_next_pc_reg[3]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[6]/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.003
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.367
- Arrival Time                  0.373
= Slack Time                   -0.007
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[6]   | CK ^         |          |       |  -0.009 |   -0.016 | 
     | cpu_state_reg[6]   | CK ^ -> Q ^  | DFF_X1   | 0.117 |   0.108 |    0.101 | 
     | g207908            | A1 ^ -> ZN ^ | AND2_X4  | 0.045 |   0.153 |    0.146 | 
     | FE_OCPC964_n_44689 | A ^ -> Z ^   | BUF_X4   | 0.028 |   0.181 |    0.174 | 
     | g207910            | A1 ^ -> ZN ^ | AND2_X2  | 0.032 |   0.213 |    0.206 | 
     | g172291            | A1 ^ -> ZN ^ | AND2_X4  | 0.059 |   0.272 |    0.265 | 
     | FE_OFC562_n_1739   | A ^ -> Z ^   | BUF_X2   | 0.050 |   0.323 |    0.316 | 
     | g171679            | B1 ^ -> ZN v | AOI22_X1 | 0.026 |   0.349 |    0.342 | 
     | g171068            | A2 v -> ZN ^ | NAND4_X1 | 0.024 |   0.373 |    0.367 | 
     | reg_next_pc_reg[3] | D ^          | DFF_X1   | 0.000 |   0.373 |    0.367 | 
     +---------------------------------------------------------------------------+ 
Path 982: VIOLATED Setup Check with Pin cpuregs_reg[5][27]/CK 
Endpoint:   cpuregs_reg[5][27]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[21]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.084
- Setup                         0.023
+ Phase Shift                   0.400
= Required Time                 0.461
- Arrival Time                  0.468
= Slack Time                   -0.007
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[21]        | CK ^         |          |       |  -0.002 |   -0.009 | 
     | reg_pc_reg[21]        | CK ^ -> Q ^  | DFF_X1   | 0.136 |   0.134 |    0.127 | 
     | FE_RC_483_0           | A2 ^ -> ZN v | NAND2_X1 | 0.022 |   0.156 |    0.150 | 
     | FE_RC_482_0           | A1 v -> ZN ^ | NOR2_X1  | 0.025 |   0.181 |    0.175 | 
     | add_1312_30_g186112   | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.224 |    0.218 | 
     | add_1312_30_g7584     | A1 ^ -> ZN ^ | AND3_X1  | 0.044 |   0.268 |    0.262 | 
     | add_1312_30_g7565_dup | A2 ^ -> ZN v | NAND2_X1 | 0.018 |   0.286 |    0.279 | 
     | FE_RC_461_0           | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.301 |    0.295 | 
     | FE_RC_460_0           | A ^ -> ZN v  | OAI21_X1 | 0.018 |   0.319 |    0.313 | 
     | FE_RC_2997_0          | A2 v -> ZN ^ | NAND2_X1 | 0.023 |   0.342 |    0.336 | 
     | FE_RC_2996_0          | A1 ^ -> ZN ^ | AND3_X4  | 0.045 |   0.387 |    0.381 | 
     | FE_RC_452_0           | A ^ -> ZN v  | INV_X8   | 0.011 |   0.399 |    0.392 | 
     | FE_OCPC2074_n_29234   | A v -> Z v   | BUF_X4   | 0.038 |   0.437 |    0.430 | 
     | g170399               | A2 v -> ZN ^ | NAND2_X1 | 0.020 |   0.456 |    0.450 | 
     | FE_RC_664_0           | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.468 |    0.461 | 
     | cpuregs_reg[5][27]    | D v          | DFF_X1   | 0.000 |   0.468 |    0.461 | 
     +------------------------------------------------------------------------------+ 
Path 983: VIOLATED Setup Check with Pin cpuregs_reg[10][9]/CK 
Endpoint:   cpuregs_reg[10][9]/SE (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.029
- Setup                         0.083
+ Phase Shift                   0.400
= Required Time                 0.346
- Arrival Time                  0.352
= Slack Time                   -0.007
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                           |              |          |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]         | CK ^         |          |       |   0.019 |    0.013 | 
     | latched_rd_reg[3]         | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.106 | 
     | g173022                   | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.133 | 
     | FE_RC_2515_0              | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.142 | 
     | FE_RC_2513_0              | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.162 | 
     | FE_RC_2512_0              | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.186 | 
     | g30                       | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.203 | 
     | g208697                   | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.266 | 
     | g2                        | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.314 |    0.308 | 
     | FE_OFC383_n_45452         | A ^ -> ZN v  | INV_X8   | 0.016 |   0.330 |    0.324 | 
     | FE_OCPC2115_FE_OFN45561_n | A v -> ZN ^  | INV_X8   | 0.020 |   0.350 |    0.343 | 
     | cpuregs_reg[10][9]        | SE ^         | SDFF_X2  | 0.002 |   0.352 |    0.346 | 
     +----------------------------------------------------------------------------------+ 
Path 984: VIOLATED Setup Check with Pin cpuregs_reg[3][5]/CK 
Endpoint:   cpuregs_reg[3][5]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[2]/QN (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.024
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.393
- Arrival Time                  0.400
= Slack Time                   -0.006
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                              |              |          |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[2]             | CK ^         |          |       |  -0.009 |   -0.016 | 
     | cpu_state_reg[2]             | CK ^ -> QN ^ | DFFR_X1  | 0.092 |   0.083 |    0.076 | 
     | FE_OFC389_n_6184             | A ^ -> ZN v  | INV_X2   | 0.016 |   0.099 |    0.093 | 
     | FE_OFC391_n_6184             | A v -> ZN ^  | INV_X1   | 0.015 |   0.115 |    0.108 | 
     | g21                          | A2 ^ -> ZN ^ | AND2_X2  | 0.039 |   0.153 |    0.147 | 
     | FE_RC_3181_0                 | A2 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.192 |    0.185 | 
     | FE_OFC48_n_37230             | A ^ -> ZN v  | INV_X1   | 0.013 |   0.204 |    0.198 | 
     | g206168                      | A1 v -> ZN ^ | NOR2_X2  | 0.031 |   0.235 |    0.229 | 
     | FE_OCPC2231_n_42921          | A ^ -> Z ^   | BUF_X1   | 0.032 |   0.267 |    0.261 | 
     | FE_RC_4031_0                 | A2 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.303 |    0.297 | 
     | FE_OFC831_n_44791            | A ^ -> Z ^   | BUF_X8   | 0.030 |   0.334 |    0.327 | 
     | FE_OCPC2122_FE_OFN23_n_44791 | A ^ -> Z ^   | BUF_X4   | 0.032 |   0.366 |    0.359 | 
     | g205507                      | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.381 |    0.374 | 
     | g203543                      | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.400 |    0.393 | 
     | cpuregs_reg[3][5]            | D ^          | DFF_X1   | 0.000 |   0.400 |    0.393 | 
     +-------------------------------------------------------------------------------------+ 
Path 985: VIOLATED Setup Check with Pin count_instr_reg[41]/CK 
Endpoint:   count_instr_reg[41]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[25]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.018
- Setup                         0.023
+ Phase Shift                   0.400
= Required Time                 0.359
- Arrival Time                  0.365
= Slack Time                   -0.006
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[25]     | CK ^         |          |       |   0.014 |    0.007 | 
     | count_instr_reg[25]     | CK ^ -> Q ^  | DFF_X1   | 0.113 |   0.127 |    0.120 | 
     | inc_add_1559_34_g1293   | A1 ^ -> ZN ^ | AND2_X2  | 0.042 |   0.169 |    0.162 | 
     | FE_RC_1449_0            | A4 ^ -> ZN v | NAND4_X4 | 0.032 |   0.201 |    0.195 | 
     | FE_RC_1450_0            | A v -> ZN ^  | INV_X4   | 0.020 |   0.221 |    0.215 | 
     | g185455                 | A1 ^ -> ZN ^ | AND4_X4  | 0.058 |   0.279 |    0.273 | 
     | g184860                 | A1 ^ -> ZN v | NAND2_X1 | 0.018 |   0.298 |    0.291 | 
     | inc_add_1559_34_g184859 | A v -> ZN v  | XNOR2_X1 | 0.038 |   0.335 |    0.329 | 
     | FE_RC_3337_0            | A2 v -> ZN ^ | NAND2_X1 | 0.019 |   0.354 |    0.347 | 
     | FE_RC_3336_0            | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.365 |    0.359 | 
     | count_instr_reg[41]     | D v          | DFF_X1   | 0.000 |   0.365 |    0.359 | 
     +--------------------------------------------------------------------------------+ 
Path 986: VIOLATED Setup Check with Pin cpuregs_reg[12][17]/CK 
Endpoint:   cpuregs_reg[12][17]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.071
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.441
- Arrival Time                  0.447
= Slack Time                   -0.006
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.013 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.107 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.133 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.142 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.162 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.187 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.203 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.253 | 
     | g170963_dup195219   | A1 ^ -> ZN ^ | AND2_X2  | 0.053 |   0.312 |    0.306 | 
     | FE_OCPC2052_n_31169 | A ^ -> Z ^   | BUF_X2   | 0.030 |   0.343 |    0.337 | 
     | FE_RC_765_0         | A1 ^ -> ZN v | NAND2_X4 | 0.022 |   0.365 |    0.359 | 
     | FE_RC_766_0         | A v -> ZN ^  | INV_X16  | 0.021 |   0.386 |    0.380 | 
     | FE_OCPC2078_n_32136 | A ^ -> Z ^   | BUF_X4   | 0.030 |   0.416 |    0.410 | 
     | g187070             | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.429 |    0.423 | 
     | g168912             | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.447 |    0.441 | 
     | cpuregs_reg[12][17] | D ^          | DFF_X1   | 0.000 |   0.447 |    0.441 | 
     +----------------------------------------------------------------------------+ 
Path 987: VIOLATED Setup Check with Pin cpuregs_reg[26][0]/CK 
Endpoint:   cpuregs_reg[26][0]/D (v) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.020
- Setup                         0.024
+ Phase Shift                   0.400
= Required Time                 0.396
- Arrival Time                  0.402
= Slack Time                   -0.006
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.013 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.107 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.133 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.142 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.162 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.187 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.203 | 
     | g208697             | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.267 | 
     | g196137             | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.311 |    0.305 | 
     | g191656             | A1 ^ -> ZN ^ | AND2_X4  | 0.048 |   0.358 |    0.352 | 
     | FE_OCPC2064_n_27589 | A ^ -> Z ^   | BUF_X4   | 0.029 |   0.388 |    0.382 | 
     | g191659             | B1 ^ -> ZN v | OAI21_X1 | 0.014 |   0.402 |    0.396 | 
     | cpuregs_reg[26][0]  | D v          | DFF_X1   | 0.000 |   0.402 |    0.396 | 
     +----------------------------------------------------------------------------+ 
Path 988: VIOLATED Setup Check with Pin count_instr_reg[27]/CK 
Endpoint:   count_instr_reg[27]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[17]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.014
- Setup                         0.033
+ Phase Shift                   0.400
= Required Time                 0.353
- Arrival Time                  0.359
= Slack Time                   -0.006
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[17]   | CK ^         |          |       |   0.014 |    0.008 | 
     | count_instr_reg[17]   | CK ^ -> Q ^  | DFF_X1   | 0.118 |   0.132 |    0.126 | 
     | inc_add_1559_34_g1306 | A1 ^ -> ZN ^ | AND2_X2  | 0.044 |   0.176 |    0.170 | 
     | inc_add_1559_34_g1270 | A1 ^ -> ZN ^ | AND2_X1  | 0.054 |   0.230 |    0.224 | 
     | inc_add_1559_34_g1245 | A1 ^ -> ZN ^ | AND2_X4  | 0.041 |   0.271 |    0.265 | 
     | FE_RC_4120_0          | A3 ^ -> ZN v | NAND3_X1 | 0.027 |   0.297 |    0.291 | 
     | FE_RC_4119_0          | A1 v -> ZN ^ | NAND2_X1 | 0.018 |   0.315 |    0.309 | 
     | FE_RC_4118_0          | A ^ -> ZN v  | OAI21_X1 | 0.018 |   0.333 |    0.327 | 
     | g172132               | A1 v -> ZN ^ | OAI22_X1 | 0.025 |   0.359 |    0.353 | 
     | count_instr_reg[27]   | D ^          | DFF_X1   | 0.000 |   0.359 |    0.353 | 
     +------------------------------------------------------------------------------+ 
Path 989: VIOLATED Setup Check with Pin cpuregs_reg[11][4]/CK 
Endpoint:   cpuregs_reg[11][4]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.016
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.385
- Arrival Time                  0.391
= Slack Time                   -0.006
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.014 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.107 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.134 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.143 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.163 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.187 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.203 | 
     | g208697             | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.267 | 
     | g208690             | A1 ^ -> ZN ^ | AND2_X4  | 0.037 |   0.310 |    0.304 | 
     | FE_OCPC1080_n_45486 | A ^ -> ZN v  | INV_X4   | 0.021 |   0.331 |    0.325 | 
     | FE_OCPC1082_n_45486 | A v -> ZN ^  | INV_X16  | 0.024 |   0.355 |    0.349 | 
     | g188263             | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.372 |    0.366 | 
     | g169915             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.391 |    0.385 | 
     | cpuregs_reg[11][4]  | D ^          | DFF_X1   | 0.000 |   0.391 |    0.385 | 
     +----------------------------------------------------------------------------+ 
Path 990: VIOLATED Setup Check with Pin count_cycle_reg[39]/CK 
Endpoint:   count_cycle_reg[39]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[16]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.014
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.354
- Arrival Time                  0.360
= Slack Time                   -0.006
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                             |              |          |       |  Time   |   Time   | 
     |-----------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[16]         | CK ^         |          |       |   0.014 |    0.008 | 
     | count_cycle_reg[16]         | CK ^ -> Q ^  | DFF_X1   | 0.117 |   0.131 |    0.125 | 
     | inc_add_1428_40_g188502     | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.174 |    0.168 | 
     | FE_RC_3339_0                | A1 ^ -> ZN v | NAND4_X4 | 0.024 |   0.198 |    0.192 | 
     | FE_RC_3340_0                | A v -> ZN ^  | INV_X4   | 0.019 |   0.217 |    0.211 | 
     | inc_add_1428_40_g1344_0_dup | A1 ^ -> ZN ^ | AND4_X4  | 0.067 |   0.284 |    0.278 | 
     | inc_add_1428_40_g188744     | A1 ^ -> ZN ^ | AND2_X2  | 0.039 |   0.323 |    0.317 | 
     | FE_RC_1478_0                | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.335 |    0.329 | 
     | FE_RC_4123_0                | B1 v -> ZN ^ | AOI21_X1 | 0.025 |   0.360 |    0.354 | 
     | count_cycle_reg[39]         | D ^          | DFF_X1   | 0.000 |   0.360 |    0.354 | 
     +------------------------------------------------------------------------------------+ 
Path 991: VIOLATED Setup Check with Pin cpuregs_reg[1][1]/CK 
Endpoint:   cpuregs_reg[1][1]/D  (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.021
- Setup                         0.033
+ Phase Shift                   0.400
= Required Time                 0.388
- Arrival Time                  0.394
= Slack Time                   -0.006
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.014 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.107 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.134 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.143 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.163 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.187 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.203 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.253 | 
     | g207586             | A1 ^ -> ZN ^ | AND2_X4  | 0.049 |   0.308 |    0.302 | 
     | FE_RC_3989_0        | A1 ^ -> ZN v | NAND2_X4 | 0.025 |   0.333 |    0.327 | 
     | FE_OCPC1025_n_44362 | A v -> Z v   | BUF_X2   | 0.036 |   0.368 |    0.363 | 
     | g207591             | A1 v -> ZN ^ | OAI22_X1 | 0.025 |   0.394 |    0.388 | 
     | cpuregs_reg[1][1]   | D ^          | DFF_X1   | 0.000 |   0.394 |    0.388 | 
     +----------------------------------------------------------------------------+ 
Path 992: VIOLATED Setup Check with Pin count_cycle_reg[63]/CK 
Endpoint:   count_cycle_reg[63]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[16]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.009
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.362
- Arrival Time                  0.368
= Slack Time                   -0.006
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                             |              |          |       |  Time   |   Time   | 
     |-----------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[16]         | CK ^         |          |       |   0.014 |    0.008 | 
     | count_cycle_reg[16]         | CK ^ -> Q ^  | DFF_X1   | 0.117 |   0.131 |    0.126 | 
     | inc_add_1428_40_g188502     | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.174 |    0.168 | 
     | FE_RC_3339_0                | A1 ^ -> ZN v | NAND4_X4 | 0.024 |   0.198 |    0.192 | 
     | FE_RC_3340_0                | A v -> ZN ^  | INV_X4   | 0.019 |   0.217 |    0.211 | 
     | inc_add_1428_40_g1344_0_dup | A1 ^ -> ZN ^ | AND4_X4  | 0.067 |   0.284 |    0.278 | 
     | inc_add_1428_40_g1162       | A1 ^ -> ZN v | NAND3_X1 | 0.031 |   0.315 |    0.309 | 
     | FE_RC_4238_0                | S v -> Z ^   | MUX2_X1  | 0.053 |   0.368 |    0.362 | 
     | count_cycle_reg[63]         | D ^          | DFF_X1   | 0.000 |   0.368 |    0.362 | 
     +------------------------------------------------------------------------------------+ 
Path 993: VIOLATED Setup Check with Pin cpuregs_reg[14][10]/CK 
Endpoint:   cpuregs_reg[14][10]/SE (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[2]/QN    (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.031
- Setup                         0.083
+ Phase Shift                   0.400
= Required Time                 0.347
- Arrival Time                  0.353
= Slack Time                   -0.006
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                              |              |         |       |  Time   |   Time   | 
     |------------------------------+--------------+---------+-------+---------+----------| 
     | cpu_state_reg[2]             | CK ^         |         |       |  -0.009 |   -0.015 | 
     | cpu_state_reg[2]             | CK ^ -> QN ^ | DFFR_X1 | 0.092 |   0.083 |    0.077 | 
     | FE_OFC389_n_6184             | A ^ -> ZN v  | INV_X2  | 0.016 |   0.099 |    0.094 | 
     | FE_OFC391_n_6184             | A v -> ZN ^  | INV_X1  | 0.015 |   0.115 |    0.109 | 
     | g21                          | A2 ^ -> ZN ^ | AND2_X2 | 0.039 |   0.153 |    0.148 | 
     | FE_RC_3181_0                 | A2 ^ -> ZN ^ | AND2_X4 | 0.038 |   0.192 |    0.186 | 
     | FE_OFC48_n_37230             | A ^ -> ZN v  | INV_X1  | 0.013 |   0.204 |    0.199 | 
     | g206168                      | A1 v -> ZN ^ | NOR2_X2 | 0.031 |   0.235 |    0.230 | 
     | FE_RC_4035_0                 | A2 ^ -> ZN ^ | AND2_X2 | 0.045 |   0.280 |    0.275 | 
     | g206405                      | A1 ^ -> ZN ^ | AND2_X4 | 0.036 |   0.316 |    0.311 | 
     | FE_OFC80_n_43154             | A ^ -> ZN v  | INV_X8  | 0.017 |   0.333 |    0.328 | 
     | FE_OCPC1031_FE_OFN21_n_43154 | A v -> ZN ^  | INV_X8  | 0.019 |   0.352 |    0.347 | 
     | cpuregs_reg[14][10]          | SE ^         | SDFF_X1 | 0.001 |   0.353 |    0.347 | 
     +------------------------------------------------------------------------------------+ 
Path 994: VIOLATED Setup Check with Pin cpuregs_reg[10][27]/CK 
Endpoint:   cpuregs_reg[10][27]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[21]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.082
- Setup                         0.023
+ Phase Shift                   0.400
= Required Time                 0.459
- Arrival Time                  0.465
= Slack Time                   -0.006
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[21]        | CK ^         |          |       |  -0.002 |   -0.008 | 
     | reg_pc_reg[21]        | CK ^ -> Q ^  | DFF_X1   | 0.136 |   0.134 |    0.128 | 
     | FE_RC_483_0           | A2 ^ -> ZN v | NAND2_X1 | 0.022 |   0.156 |    0.151 | 
     | FE_RC_482_0           | A1 v -> ZN ^ | NOR2_X1  | 0.025 |   0.181 |    0.176 | 
     | add_1312_30_g186112   | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.224 |    0.219 | 
     | add_1312_30_g7584     | A1 ^ -> ZN ^ | AND3_X1  | 0.044 |   0.268 |    0.263 | 
     | add_1312_30_g7565_dup | A2 ^ -> ZN v | NAND2_X1 | 0.018 |   0.286 |    0.280 | 
     | FE_RC_461_0           | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.301 |    0.296 | 
     | FE_RC_460_0           | A ^ -> ZN v  | OAI21_X1 | 0.018 |   0.319 |    0.314 | 
     | FE_RC_2997_0          | A2 v -> ZN ^ | NAND2_X1 | 0.023 |   0.342 |    0.337 | 
     | FE_RC_2996_0          | A1 ^ -> ZN ^ | AND3_X4  | 0.045 |   0.387 |    0.382 | 
     | FE_RC_452_0           | A ^ -> ZN v  | INV_X8   | 0.011 |   0.399 |    0.393 | 
     | FE_OCPC2085_n_29234   | A v -> Z v   | BUF_X4   | 0.039 |   0.438 |    0.432 | 
     | g205516               | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.453 |    0.448 | 
     | FE_RC_750_0           | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.465 |    0.459 | 
     | cpuregs_reg[10][27]   | D v          | DFF_X1   | 0.000 |   0.465 |    0.459 | 
     +------------------------------------------------------------------------------+ 
Path 995: VIOLATED Setup Check with Pin count_cycle_reg[54]/CK 
Endpoint:   count_cycle_reg[54]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[16]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.015
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.357
- Arrival Time                  0.362
= Slack Time                   -0.006
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[16]     | CK ^         |          |       |   0.014 |    0.008 | 
     | count_cycle_reg[16]     | CK ^ -> Q ^  | DFF_X1   | 0.117 |   0.131 |    0.126 | 
     | inc_add_1428_40_g188502 | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.174 |    0.168 | 
     | FE_RC_3339_0            | A1 ^ -> ZN v | NAND4_X4 | 0.024 |   0.198 |    0.192 | 
     | FE_RC_3340_0            | A v -> ZN ^  | INV_X4   | 0.019 |   0.217 |    0.211 | 
     | g185469                 | A1 ^ -> ZN ^ | AND4_X4  | 0.058 |   0.275 |    0.269 | 
     | FE_RC_3350_0            | A2 ^ -> ZN v | NAND3_X1 | 0.030 |   0.305 |    0.300 | 
     | FE_RC_3348_0            | B1 v -> ZN ^ | OAI21_X1 | 0.025 |   0.331 |    0.325 | 
     | g172749                 | A1 ^ -> ZN ^ | AND2_X1  | 0.032 |   0.362 |    0.357 | 
     | count_cycle_reg[54]     | D ^          | DFF_X1   | 0.000 |   0.362 |    0.357 | 
     +--------------------------------------------------------------------------------+ 
Path 996: VIOLATED Setup Check with Pin reg_next_pc_reg[2]/CK 
Endpoint:   reg_next_pc_reg[2]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[6]/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.003
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.367
- Arrival Time                  0.372
= Slack Time                   -0.006
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[6]   | CK ^         |          |       |  -0.009 |   -0.015 | 
     | cpu_state_reg[6]   | CK ^ -> Q ^  | DFF_X1   | 0.117 |   0.108 |    0.102 | 
     | g207908            | A1 ^ -> ZN ^ | AND2_X4  | 0.045 |   0.153 |    0.147 | 
     | FE_OCPC964_n_44689 | A ^ -> Z ^   | BUF_X4   | 0.028 |   0.181 |    0.175 | 
     | g207910            | A1 ^ -> ZN ^ | AND2_X2  | 0.032 |   0.213 |    0.207 | 
     | g172291            | A1 ^ -> ZN ^ | AND2_X4  | 0.059 |   0.272 |    0.267 | 
     | FE_OFC562_n_1739   | A ^ -> Z ^   | BUF_X2   | 0.050 |   0.323 |    0.317 | 
     | g171581            | B1 ^ -> ZN v | AOI22_X1 | 0.026 |   0.349 |    0.343 | 
     | g171067            | A2 v -> ZN ^ | NAND4_X1 | 0.023 |   0.372 |    0.367 | 
     | reg_next_pc_reg[2] | D ^          | DFF_X1   | 0.000 |   0.372 |    0.367 | 
     +---------------------------------------------------------------------------+ 
Path 997: VIOLATED Setup Check with Pin cpuregs_reg[29][6]/CK 
Endpoint:   cpuregs_reg[29][6]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.072
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.441
- Arrival Time                  0.447
= Slack Time                   -0.006
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.014 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.107 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.134 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.143 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.163 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.187 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.203 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.253 | 
     | g205988             | A1 ^ -> ZN ^ | AND2_X4  | 0.060 |   0.319 |    0.314 | 
     | g170832_dup205998   | A1 ^ -> ZN ^ | AND2_X4  | 0.046 |   0.365 |    0.360 | 
     | FE_OCPC2162_n_42754 | A ^ -> Z ^   | BUF_X8   | 0.028 |   0.393 |    0.387 | 
     | FE_OCPC2165_n_42754 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.418 |    0.412 | 
     | g194123             | A1 ^ -> ZN v | NAND2_X2 | 0.011 |   0.428 |    0.423 | 
     | g169807             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.447 |    0.441 | 
     | cpuregs_reg[29][6]  | D ^          | DFF_X1   | 0.000 |   0.447 |    0.441 | 
     +----------------------------------------------------------------------------+ 
Path 998: VIOLATED Setup Check with Pin cpuregs_reg[4][7]/CK 
Endpoint:   cpuregs_reg[4][7]/D  (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.069
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.439
- Arrival Time                  0.445
= Slack Time                   -0.005
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]     | CK ^         |          |       |   0.019 |    0.014 | 
     | latched_rd_reg[3]     | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.107 | 
     | g173022               | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.134 | 
     | FE_RC_2515_0          | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.143 | 
     | FE_RC_2513_0          | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.163 | 
     | FE_RC_2512_0          | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.187 | 
     | g30                   | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.204 | 
     | g205985               | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.253 | 
     | g170963_dup195219     | A1 ^ -> ZN ^ | AND2_X2  | 0.053 |   0.312 |    0.307 | 
     | g189765_dup195223_dup | A1 ^ -> ZN ^ | AND2_X2  | 0.050 |   0.363 |    0.357 | 
     | FE_OCPC2130_n_39866   | A ^ -> Z ^   | BUF_X2   | 0.044 |   0.407 |    0.401 | 
     | g203160               | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.425 |    0.420 | 
     | g194069               | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.445 |    0.439 | 
     | cpuregs_reg[4][7]     | D ^          | DFF_X1   | 0.000 |   0.445 |    0.439 | 
     +------------------------------------------------------------------------------+ 
Path 999: VIOLATED Setup Check with Pin mem_addr_reg[27]/CK 
Endpoint:   mem_addr_reg[27]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_do_rinst_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.014
- Setup                         0.077
+ Phase Shift                   0.400
= Required Time                 0.309
- Arrival Time                  0.315
= Slack Time                   -0.005
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +---------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                          |              |          |       |  Time   |   Time   | 
     |--------------------------+--------------+----------+-------+---------+----------| 
     | mem_do_rinst_reg         | CK ^         |          |       |  -0.006 |   -0.012 | 
     | mem_do_rinst_reg         | CK ^ -> Q v  | DFF_X1   | 0.103 |   0.097 |    0.091 | 
     | FE_OCPC1727_mem_do_rinst | A v -> Z v   | BUF_X1   | 0.033 |   0.130 |    0.124 | 
     | g97117__204089           | A1 v -> ZN v | OR2_X4   | 0.050 |   0.179 |    0.174 | 
     | g203295                  | A1 v -> ZN v | AND3_X2  | 0.042 |   0.221 |    0.215 | 
     | FE_OFC698_n_40007        | A v -> Z v   | BUF_X16  | 0.029 |   0.250 |    0.245 | 
     | FE_RC_4024_0             | A2 v -> ZN ^ | AOI22_X4 | 0.041 |   0.291 |    0.286 | 
     | FE_RC_4023_0             | A1 ^ -> ZN v | NAND2_X4 | 0.021 |   0.313 |    0.307 | 
     | mem_addr_reg[27]         | D v          | SDFF_X2  | 0.002 |   0.315 |    0.309 | 
     +---------------------------------------------------------------------------------+ 
Path 1000: VIOLATED Setup Check with Pin cpuregs_reg[11][3]/CK 
Endpoint:   cpuregs_reg[11][3]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.016
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.385
- Arrival Time                  0.391
= Slack Time                   -0.005
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.014 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.108 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.134 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.143 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.163 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.188 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.204 | 
     | g208697             | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.268 | 
     | g208690             | A1 ^ -> ZN ^ | AND2_X4  | 0.037 |   0.310 |    0.305 | 
     | FE_OCPC1080_n_45486 | A ^ -> ZN v  | INV_X4   | 0.021 |   0.331 |    0.326 | 
     | FE_OCPC1082_n_45486 | A v -> ZN ^  | INV_X16  | 0.024 |   0.355 |    0.350 | 
     | g188266             | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.372 |    0.367 | 
     | g169914             | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.391 |    0.385 | 
     | cpuregs_reg[11][3]  | D ^          | DFF_X1   | 0.000 |   0.391 |    0.385 | 
     +----------------------------------------------------------------------------+ 
Path 1001: VIOLATED Setup Check with Pin cpuregs_reg[15][10]/CK 
Endpoint:   cpuregs_reg[15][10]/SE (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[2]/QN    (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.031
- Setup                         0.085
+ Phase Shift                   0.400
= Required Time                 0.346
- Arrival Time                  0.351
= Slack Time                   -0.005
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[2]    | CK ^         |          |       |  -0.009 |   -0.015 | 
     | cpu_state_reg[2]    | CK ^ -> QN ^ | DFFR_X1  | 0.092 |   0.083 |    0.078 | 
     | FE_OFC389_n_6184    | A ^ -> ZN v  | INV_X2   | 0.016 |   0.099 |    0.094 | 
     | FE_OFC391_n_6184    | A v -> ZN ^  | INV_X1   | 0.015 |   0.115 |    0.109 | 
     | g21                 | A2 ^ -> ZN ^ | AND2_X2  | 0.039 |   0.153 |    0.148 | 
     | FE_RC_3181_0        | A2 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.192 |    0.186 | 
     | FE_OFC48_n_37230    | A ^ -> ZN v  | INV_X1   | 0.013 |   0.204 |    0.199 | 
     | g206168             | A1 v -> ZN ^ | NOR2_X2  | 0.031 |   0.235 |    0.230 | 
     | g206171             | A1 ^ -> ZN ^ | AND2_X4  | 0.048 |   0.284 |    0.278 | 
     | FE_RC_3255_0        | A1 ^ -> ZN v | NAND2_X4 | 0.035 |   0.319 |    0.313 | 
     | FE_OFC276_n_42926   | A v -> ZN ^  | INV_X8   | 0.028 |   0.347 |    0.341 | 
     | cpuregs_reg[15][10] | SE ^         | SDFF_X1  | 0.004 |   0.351 |    0.346 | 
     +----------------------------------------------------------------------------+ 
Path 1002: VIOLATED Setup Check with Pin cpuregs_reg[8][17]/CK 
Endpoint:   cpuregs_reg[8][17]/D (v) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.071
- Setup                         0.026
+ Phase Shift                   0.400
= Required Time                 0.445
- Arrival Time                  0.450
= Slack Time                   -0.005
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.014 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.108 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.134 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.143 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.163 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.188 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.204 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.254 | 
     | g205827             | A1 ^ -> ZN ^ | AND2_X2  | 0.061 |   0.320 |    0.315 | 
     | g170316_dup205826   | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.364 |    0.359 | 
     | FE_OCPC2072_n_42587 | A ^ -> Z ^   | BUF_X4   | 0.031 |   0.395 |    0.390 | 
     | FE_OCPC2232_n_42587 | A ^ -> Z ^   | BUF_X2   | 0.035 |   0.430 |    0.425 | 
     | g199700             | B1 ^ -> ZN v | OAI22_X1 | 0.020 |   0.450 |    0.445 | 
     | cpuregs_reg[8][17]  | D v          | DFF_X1   | 0.000 |   0.450 |    0.445 | 
     +----------------------------------------------------------------------------+ 
Path 1003: VIOLATED Setup Check with Pin cpuregs_reg[29][8]/CK 
Endpoint:   cpuregs_reg[29][8]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.073
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.443
- Arrival Time                  0.448
= Slack Time                   -0.005
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.014 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.108 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.134 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.143 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.163 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.188 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.204 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.254 | 
     | g205988             | A1 ^ -> ZN ^ | AND2_X4  | 0.060 |   0.319 |    0.314 | 
     | g170832_dup205998   | A1 ^ -> ZN ^ | AND2_X4  | 0.046 |   0.365 |    0.360 | 
     | FE_OCPC2162_n_42754 | A ^ -> Z ^   | BUF_X8   | 0.028 |   0.393 |    0.388 | 
     | FE_OCPC2165_n_42754 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.418 |    0.413 | 
     | g194113             | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.430 |    0.425 | 
     | g169810             | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.448 |    0.443 | 
     | cpuregs_reg[29][8]  | D ^          | DFF_X1   | 0.000 |   0.448 |    0.443 | 
     +----------------------------------------------------------------------------+ 
Path 1004: VIOLATED Setup Check with Pin cpuregs_reg[27][1]/CK 
Endpoint:   cpuregs_reg[27][1]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.025
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.394
- Arrival Time                  0.399
= Slack Time                   -0.005
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |   0.019 |    0.014 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.108 | 
     | g173022            | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.135 | 
     | FE_RC_2515_0       | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.144 | 
     | FE_RC_2513_0       | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.163 | 
     | FE_RC_2512_0       | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.188 | 
     | g30                | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.204 | 
     | g208697            | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.268 | 
     | FE_OFC379_n_45492  | A ^ -> Z ^   | BUF_X8   | 0.035 |   0.307 |    0.302 | 
     | g194247_dup        | A1 ^ -> ZN ^ | AND2_X4  | 0.050 |   0.357 |    0.352 | 
     | g198844            | A1 ^ -> ZN v | NAND2_X1 | 0.022 |   0.379 |    0.374 | 
     | g187114            | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.399 |    0.394 | 
     | cpuregs_reg[27][1] | D ^          | DFF_X1   | 0.000 |   0.399 |    0.394 | 
     +---------------------------------------------------------------------------+ 
Path 1005: VIOLATED Setup Check with Pin cpuregs_reg[10][31]/CK 
Endpoint:   cpuregs_reg[10][31]/SE (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.029
- Setup                         0.084
+ Phase Shift                   0.400
= Required Time                 0.345
- Arrival Time                  0.350
= Slack Time                   -0.005
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                           |              |          |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]         | CK ^         |          |       |   0.019 |    0.014 | 
     | latched_rd_reg[3]         | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.108 | 
     | g173022                   | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.135 | 
     | FE_RC_2515_0              | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.144 | 
     | FE_RC_2513_0              | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.163 | 
     | FE_RC_2512_0              | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.188 | 
     | g30                       | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.204 | 
     | g208697                   | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.268 | 
     | g2                        | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.314 |    0.309 | 
     | FE_OFC383_n_45452         | A ^ -> ZN v  | INV_X8   | 0.016 |   0.330 |    0.325 | 
     | FE_OCPC2117_FE_OFN45561_n | A v -> ZN ^  | INV_X16  | 0.017 |   0.348 |    0.343 | 
     | cpuregs_reg[10][31]       | SE ^         | SDFF_X2  | 0.003 |   0.350 |    0.345 | 
     +----------------------------------------------------------------------------------+ 
Path 1006: VIOLATED Setup Check with Pin cpuregs_reg[27][27]/CK 
Endpoint:   cpuregs_reg[27][27]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[21]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.085
- Setup                         0.023
+ Phase Shift                   0.400
= Required Time                 0.461
- Arrival Time                  0.466
= Slack Time                   -0.005
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[21]        | CK ^         |          |       |  -0.002 |   -0.007 | 
     | reg_pc_reg[21]        | CK ^ -> Q ^  | DFF_X1   | 0.136 |   0.134 |    0.129 | 
     | FE_RC_483_0           | A2 ^ -> ZN v | NAND2_X1 | 0.022 |   0.156 |    0.151 | 
     | FE_RC_482_0           | A1 v -> ZN ^ | NOR2_X1  | 0.025 |   0.181 |    0.176 | 
     | add_1312_30_g186112   | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.224 |    0.219 | 
     | add_1312_30_g7584     | A1 ^ -> ZN ^ | AND3_X1  | 0.044 |   0.268 |    0.263 | 
     | add_1312_30_g7565_dup | A2 ^ -> ZN v | NAND2_X1 | 0.018 |   0.286 |    0.281 | 
     | FE_RC_461_0           | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.301 |    0.296 | 
     | FE_RC_460_0           | A ^ -> ZN v  | OAI21_X1 | 0.018 |   0.319 |    0.314 | 
     | FE_RC_2997_0          | A2 v -> ZN ^ | NAND2_X1 | 0.023 |   0.342 |    0.337 | 
     | FE_RC_2996_0          | A1 ^ -> ZN ^ | AND3_X4  | 0.045 |   0.387 |    0.382 | 
     | FE_RC_452_0           | A ^ -> ZN v  | INV_X8   | 0.011 |   0.399 |    0.394 | 
     | FE_OCPC2074_n_29234   | A v -> Z v   | BUF_X4   | 0.038 |   0.437 |    0.432 | 
     | g198850               | A1 v -> ZN ^ | NAND2_X1 | 0.018 |   0.455 |    0.450 | 
     | FE_RC_796_0           | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.466 |    0.461 | 
     | cpuregs_reg[27][27]   | D v          | DFF_X1   | 0.000 |   0.466 |    0.461 | 
     +------------------------------------------------------------------------------+ 
Path 1007: VIOLATED Setup Check with Pin cpuregs_reg[19][31]/CK 
Endpoint:   cpuregs_reg[19][31]/SE (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.027
- Setup                         0.083
+ Phase Shift                   0.400
= Required Time                 0.344
- Arrival Time                  0.349
= Slack Time                   -0.005
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                              |              |          |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]            | CK ^         |          |       |   0.019 |    0.014 | 
     | latched_rd_reg[3]            | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.108 | 
     | g173022                      | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.135 | 
     | FE_RC_2515_0                 | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.144 | 
     | FE_RC_2513_0                 | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.163 | 
     | FE_RC_2512_0                 | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.188 | 
     | g30                          | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.204 | 
     | g208697                      | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.268 | 
     | g208701                      | A1 ^ -> ZN ^ | AND2_X4  | 0.041 |   0.314 |    0.309 | 
     | FE_OFC56_n_45496             | A ^ -> ZN v  | INV_X8   | 0.014 |   0.328 |    0.323 | 
     | FE_OCPC1102_FE_OFN31_n_45496 | A v -> ZN ^  | INV_X8   | 0.020 |   0.348 |    0.343 | 
     | cpuregs_reg[19][31]          | SE ^         | SDFF_X2  | 0.001 |   0.349 |    0.344 | 
     +-------------------------------------------------------------------------------------+ 
Path 1008: VIOLATED Setup Check with Pin cpuregs_reg[19][29]/CK 
Endpoint:   cpuregs_reg[19][29]/SE (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.027
- Setup                         0.083
+ Phase Shift                   0.400
= Required Time                 0.344
- Arrival Time                  0.349
= Slack Time                   -0.005
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                              |              |          |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]            | CK ^         |          |       |   0.019 |    0.014 | 
     | latched_rd_reg[3]            | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.108 | 
     | g173022                      | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.135 | 
     | FE_RC_2515_0                 | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.144 | 
     | FE_RC_2513_0                 | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.163 | 
     | FE_RC_2512_0                 | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.188 | 
     | g30                          | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.204 | 
     | g208697                      | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.268 | 
     | g208701                      | A1 ^ -> ZN ^ | AND2_X4  | 0.041 |   0.314 |    0.309 | 
     | FE_OFC56_n_45496             | A ^ -> ZN v  | INV_X8   | 0.014 |   0.328 |    0.323 | 
     | FE_OCPC1102_FE_OFN31_n_45496 | A v -> ZN ^  | INV_X8   | 0.020 |   0.348 |    0.343 | 
     | cpuregs_reg[19][29]          | SE ^         | SDFF_X2  | 0.001 |   0.349 |    0.344 | 
     +-------------------------------------------------------------------------------------+ 
Path 1009: VIOLATED Setup Check with Pin cpuregs_reg[11][1]/CK 
Endpoint:   cpuregs_reg[11][1]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.017
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.386
- Arrival Time                  0.391
= Slack Time                   -0.005
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.015 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.108 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.135 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.144 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.164 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.188 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.204 | 
     | g208697             | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.268 | 
     | g208690             | A1 ^ -> ZN ^ | AND2_X4  | 0.037 |   0.310 |    0.305 | 
     | FE_OCPC1080_n_45486 | A ^ -> ZN v  | INV_X4   | 0.021 |   0.331 |    0.326 | 
     | FE_OCPC1082_n_45486 | A v -> ZN ^  | INV_X16  | 0.024 |   0.355 |    0.350 | 
     | g194426             | A1 ^ -> ZN v | NAND2_X1 | 0.018 |   0.373 |    0.368 | 
     | g205596             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.391 |    0.386 | 
     | cpuregs_reg[11][1]  | D ^          | DFF_X1   | 0.000 |   0.391 |    0.386 | 
     +----------------------------------------------------------------------------+ 
Path 1010: VIOLATED Setup Check with Pin cpuregs_reg[15][29]/CK 
Endpoint:   cpuregs_reg[15][29]/SE (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[2]/QN    (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.027
- Setup                         0.084
+ Phase Shift                   0.400
= Required Time                 0.343
- Arrival Time                  0.348
= Slack Time                   -0.005
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[2]    | CK ^         |          |       |  -0.009 |   -0.014 | 
     | cpu_state_reg[2]    | CK ^ -> QN ^ | DFFR_X1  | 0.092 |   0.083 |    0.078 | 
     | FE_OFC389_n_6184    | A ^ -> ZN v  | INV_X2   | 0.016 |   0.099 |    0.094 | 
     | FE_OFC391_n_6184    | A v -> ZN ^  | INV_X1   | 0.015 |   0.115 |    0.110 | 
     | g21                 | A2 ^ -> ZN ^ | AND2_X2  | 0.039 |   0.153 |    0.148 | 
     | FE_RC_3181_0        | A2 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.192 |    0.187 | 
     | FE_OFC48_n_37230    | A ^ -> ZN v  | INV_X1   | 0.013 |   0.204 |    0.199 | 
     | g206168             | A1 v -> ZN ^ | NOR2_X2  | 0.031 |   0.235 |    0.230 | 
     | g206171             | A1 ^ -> ZN ^ | AND2_X4  | 0.048 |   0.284 |    0.279 | 
     | FE_RC_3255_0        | A1 ^ -> ZN v | NAND2_X4 | 0.035 |   0.319 |    0.314 | 
     | FE_OFC276_n_42926   | A v -> ZN ^  | INV_X8   | 0.028 |   0.347 |    0.342 | 
     | cpuregs_reg[15][29] | SE ^         | SDFF_X2  | 0.001 |   0.348 |    0.343 | 
     +----------------------------------------------------------------------------+ 
Path 1011: VIOLATED Setup Check with Pin count_cycle_reg[60]/CK 
Endpoint:   count_cycle_reg[60]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[16]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.014
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.357
- Arrival Time                  0.362
= Slack Time                   -0.005
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-----------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                  |              |          |       |  Time   |   Time   | 
     |----------------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[16]              | CK ^         |          |       |   0.014 |    0.009 | 
     | count_cycle_reg[16]              | CK ^ -> Q ^  | DFF_X1   | 0.117 |   0.131 |    0.126 | 
     | inc_add_1428_40_g188502          | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.174 |    0.169 | 
     | FE_RC_3339_0                     | A1 ^ -> ZN v | NAND4_X4 | 0.024 |   0.198 |    0.193 | 
     | FE_RC_3340_0                     | A v -> ZN ^  | INV_X4   | 0.019 |   0.217 |    0.212 | 
     | inc_add_1428_40_g1194_185486_dup | A1 ^ -> ZN ^ | AND4_X4  | 0.058 |   0.275 |    0.270 | 
     | FE_RC_4086_0                     | A3 ^ -> ZN v | NAND3_X1 | 0.029 |   0.304 |    0.299 | 
     | FE_RC_4084_0                     | B1 v -> ZN ^ | OAI21_X1 | 0.026 |   0.329 |    0.324 | 
     | g172929                          | A1 ^ -> ZN ^ | AND2_X1  | 0.032 |   0.362 |    0.357 | 
     | count_cycle_reg[60]              | D ^          | DFF_X1   | 0.000 |   0.362 |    0.357 | 
     +-----------------------------------------------------------------------------------------+ 
Path 1012: VIOLATED Setup Check with Pin cpuregs_reg[26][27]/CK 
Endpoint:   cpuregs_reg[26][27]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[21]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.085
- Setup                         0.023
+ Phase Shift                   0.400
= Required Time                 0.462
- Arrival Time                  0.466
= Slack Time                   -0.005
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[21]        | CK ^         |          |       |  -0.002 |   -0.007 | 
     | reg_pc_reg[21]        | CK ^ -> Q ^  | DFF_X1   | 0.136 |   0.134 |    0.129 | 
     | FE_RC_483_0           | A2 ^ -> ZN v | NAND2_X1 | 0.022 |   0.156 |    0.151 | 
     | FE_RC_482_0           | A1 v -> ZN ^ | NOR2_X1  | 0.025 |   0.181 |    0.176 | 
     | add_1312_30_g186112   | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.224 |    0.220 | 
     | add_1312_30_g7584     | A1 ^ -> ZN ^ | AND3_X1  | 0.044 |   0.268 |    0.263 | 
     | add_1312_30_g7565_dup | A2 ^ -> ZN v | NAND2_X1 | 0.018 |   0.286 |    0.281 | 
     | FE_RC_461_0           | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.301 |    0.296 | 
     | FE_RC_460_0           | A ^ -> ZN v  | OAI21_X1 | 0.018 |   0.319 |    0.315 | 
     | FE_RC_2997_0          | A2 v -> ZN ^ | NAND2_X1 | 0.023 |   0.342 |    0.337 | 
     | FE_RC_2996_0          | A1 ^ -> ZN ^ | AND3_X4  | 0.045 |   0.387 |    0.382 | 
     | FE_RC_452_0           | A ^ -> ZN v  | INV_X8   | 0.011 |   0.399 |    0.394 | 
     | FE_OCPC2074_n_29234   | A v -> Z v   | BUF_X4   | 0.038 |   0.437 |    0.432 | 
     | g202234               | A1 v -> ZN ^ | NAND2_X1 | 0.018 |   0.455 |    0.450 | 
     | FE_RC_776_0           | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.466 |    0.462 | 
     | cpuregs_reg[26][27]   | D v          | DFF_X1   | 0.000 |   0.466 |    0.462 | 
     +------------------------------------------------------------------------------+ 
Path 1013: VIOLATED Setup Check with Pin cpuregs_reg[31][7]/CK 
Endpoint:   cpuregs_reg[31][7]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.027
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.397
- Arrival Time                  0.401
= Slack Time                   -0.005
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |   0.019 |    0.015 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.108 | 
     | g173022            | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.135 | 
     | FE_RC_2515_0       | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.144 | 
     | FE_RC_2513_0       | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.164 | 
     | FE_RC_2512_0       | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.188 | 
     | g30                | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.204 | 
     | g208697            | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.268 | 
     | FE_OFC379_n_45492  | A ^ -> Z ^   | BUF_X8   | 0.035 |   0.307 |    0.303 | 
     | g196276_dup206182  | A1 ^ -> ZN ^ | AND2_X4  | 0.051 |   0.359 |    0.354 | 
     | g206190            | A1 ^ -> ZN v | NAND2_X1 | 0.022 |   0.381 |    0.376 | 
     | g206189            | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.401 |    0.397 | 
     | cpuregs_reg[31][7] | D ^          | DFF_X1   | 0.000 |   0.401 |    0.397 | 
     +---------------------------------------------------------------------------+ 
Path 1014: VIOLATED Setup Check with Pin cpuregs_reg[30][27]/CK 
Endpoint:   cpuregs_reg[30][27]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[21]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.085
- Setup                         0.023
+ Phase Shift                   0.400
= Required Time                 0.461
- Arrival Time                  0.466
= Slack Time                   -0.005
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[21]        | CK ^         |          |       |  -0.002 |   -0.007 | 
     | reg_pc_reg[21]        | CK ^ -> Q ^  | DFF_X1   | 0.136 |   0.134 |    0.129 | 
     | FE_RC_483_0           | A2 ^ -> ZN v | NAND2_X1 | 0.022 |   0.156 |    0.152 | 
     | FE_RC_482_0           | A1 v -> ZN ^ | NOR2_X1  | 0.025 |   0.181 |    0.177 | 
     | add_1312_30_g186112   | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.224 |    0.220 | 
     | add_1312_30_g7584     | A1 ^ -> ZN ^ | AND3_X1  | 0.044 |   0.268 |    0.263 | 
     | add_1312_30_g7565_dup | A2 ^ -> ZN v | NAND2_X1 | 0.018 |   0.286 |    0.281 | 
     | FE_RC_461_0           | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.301 |    0.296 | 
     | FE_RC_460_0           | A ^ -> ZN v  | OAI21_X1 | 0.018 |   0.319 |    0.315 | 
     | FE_RC_2997_0          | A2 v -> ZN ^ | NAND2_X1 | 0.023 |   0.342 |    0.338 | 
     | FE_RC_2996_0          | A1 ^ -> ZN ^ | AND3_X4  | 0.045 |   0.387 |    0.383 | 
     | FE_RC_452_0           | A ^ -> ZN v  | INV_X8   | 0.011 |   0.399 |    0.394 | 
     | FE_OCPC2074_n_29234   | A v -> Z v   | BUF_X4   | 0.038 |   0.437 |    0.432 | 
     | g204895               | A1 v -> ZN ^ | NAND2_X1 | 0.018 |   0.455 |    0.450 | 
     | FE_RC_670_0           | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.466 |    0.461 | 
     | cpuregs_reg[30][27]   | D v          | DFF_X1   | 0.000 |   0.466 |    0.461 | 
     +------------------------------------------------------------------------------+ 
Path 1015: VIOLATED Setup Check with Pin cpuregs_reg[10][12]/CK 
Endpoint:   cpuregs_reg[10][12]/SE (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.029
- Setup                         0.083
+ Phase Shift                   0.400
= Required Time                 0.346
- Arrival Time                  0.350
= Slack Time                   -0.005
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                           |              |          |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]         | CK ^         |          |       |   0.019 |    0.015 | 
     | latched_rd_reg[3]         | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.108 | 
     | g173022                   | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.135 | 
     | FE_RC_2515_0              | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.144 | 
     | FE_RC_2513_0              | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.164 | 
     | FE_RC_2512_0              | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.188 | 
     | g30                       | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.205 | 
     | g208697                   | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.268 | 
     | g2                        | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.314 |    0.310 | 
     | FE_OFC383_n_45452         | A ^ -> ZN v  | INV_X8   | 0.016 |   0.330 |    0.326 | 
     | FE_OCPC2116_FE_OFN45561_n | A v -> ZN ^  | INV_X4   | 0.018 |   0.349 |    0.344 | 
     | cpuregs_reg[10][12]       | SE ^         | SDFF_X1  | 0.002 |   0.350 |    0.346 | 
     +----------------------------------------------------------------------------------+ 
Path 1016: VIOLATED Setup Check with Pin cpuregs_reg[7][27]/CK 
Endpoint:   cpuregs_reg[7][27]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[21]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.084
- Setup                         0.023
+ Phase Shift                   0.400
= Required Time                 0.461
- Arrival Time                  0.466
= Slack Time                   -0.004
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[21]        | CK ^         |          |       |  -0.002 |   -0.007 | 
     | reg_pc_reg[21]        | CK ^ -> Q ^  | DFF_X1   | 0.136 |   0.134 |    0.130 | 
     | FE_RC_483_0           | A2 ^ -> ZN v | NAND2_X1 | 0.022 |   0.156 |    0.152 | 
     | FE_RC_482_0           | A1 v -> ZN ^ | NOR2_X1  | 0.025 |   0.181 |    0.177 | 
     | add_1312_30_g186112   | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.224 |    0.220 | 
     | add_1312_30_g7584     | A1 ^ -> ZN ^ | AND3_X1  | 0.044 |   0.268 |    0.264 | 
     | add_1312_30_g7565_dup | A2 ^ -> ZN v | NAND2_X1 | 0.018 |   0.286 |    0.282 | 
     | FE_RC_461_0           | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.301 |    0.297 | 
     | FE_RC_460_0           | A ^ -> ZN v  | OAI21_X1 | 0.018 |   0.319 |    0.315 | 
     | FE_RC_2997_0          | A2 v -> ZN ^ | NAND2_X1 | 0.023 |   0.342 |    0.338 | 
     | FE_RC_2996_0          | A1 ^ -> ZN ^ | AND3_X4  | 0.045 |   0.387 |    0.383 | 
     | FE_RC_452_0           | A ^ -> ZN v  | INV_X8   | 0.011 |   0.399 |    0.394 | 
     | FE_OCPC2074_n_29234   | A v -> Z v   | BUF_X4   | 0.038 |   0.437 |    0.432 | 
     | g199458               | A1 v -> ZN ^ | NAND2_X1 | 0.018 |   0.454 |    0.450 | 
     | FE_RC_934_0           | A1 ^ -> ZN v | NAND2_X1 | 0.011 |   0.466 |    0.461 | 
     | cpuregs_reg[7][27]    | D v          | DFF_X1   | 0.000 |   0.466 |    0.461 | 
     +------------------------------------------------------------------------------+ 
Path 1017: VIOLATED Setup Check with Pin cpuregs_reg[11][2]/CK 
Endpoint:   cpuregs_reg[11][2]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.018
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.388
- Arrival Time                  0.392
= Slack Time                   -0.004
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.015 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.108 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.135 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.144 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.164 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.188 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.205 | 
     | g208697             | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.268 | 
     | g208690             | A1 ^ -> ZN ^ | AND2_X4  | 0.037 |   0.310 |    0.306 | 
     | FE_OCPC1080_n_45486 | A ^ -> ZN v  | INV_X4   | 0.021 |   0.331 |    0.327 | 
     | FE_OCPC1082_n_45486 | A v -> ZN ^  | INV_X16  | 0.024 |   0.355 |    0.351 | 
     | g188265             | A1 ^ -> ZN v | NAND2_X1 | 0.018 |   0.373 |    0.369 | 
     | g169913             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.392 |    0.388 | 
     | cpuregs_reg[11][2]  | D ^          | DFF_X1   | 0.000 |   0.392 |    0.388 | 
     +----------------------------------------------------------------------------+ 
Path 1018: VIOLATED Setup Check with Pin cpuregs_reg[24][19]/CK 
Endpoint:   cpuregs_reg[24][19]/D (v) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.069
- Setup                         0.026
+ Phase Shift                   0.400
= Required Time                 0.443
- Arrival Time                  0.447
= Slack Time                   -0.004
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.015 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.108 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.135 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.144 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.164 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.188 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.205 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.255 | 
     | g205827             | A1 ^ -> ZN ^ | AND2_X2  | 0.061 |   0.320 |    0.316 | 
     | g205831             | A1 ^ -> ZN ^ | AND2_X4  | 0.043 |   0.363 |    0.359 | 
     | FE_OCPC2157_n_42590 | A ^ -> Z ^   | BUF_X4   | 0.032 |   0.395 |    0.391 | 
     | FE_OCPC2161_n_42590 | A ^ -> Z ^   | BUF_X2   | 0.033 |   0.428 |    0.424 | 
     | g190444             | B1 ^ -> ZN v | OAI22_X1 | 0.019 |   0.447 |    0.443 | 
     | cpuregs_reg[24][19] | D v          | DFF_X1   | 0.000 |   0.447 |    0.443 | 
     +----------------------------------------------------------------------------+ 
Path 1019: VIOLATED Setup Check with Pin cpuregs_reg[8][7]/CK 
Endpoint:   cpuregs_reg[8][7]/D  (v) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.071
- Setup                         0.026
+ Phase Shift                   0.400
= Required Time                 0.445
- Arrival Time                  0.450
= Slack Time                   -0.004
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.015 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.108 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.135 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.144 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.164 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.188 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.205 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.255 | 
     | g205827             | A1 ^ -> ZN ^ | AND2_X2  | 0.061 |   0.320 |    0.316 | 
     | g170316_dup205826   | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.364 |    0.360 | 
     | FE_OCPC2072_n_42587 | A ^ -> Z ^   | BUF_X4   | 0.031 |   0.395 |    0.391 | 
     | FE_OCPC2232_n_42587 | A ^ -> Z ^   | BUF_X2   | 0.035 |   0.430 |    0.425 | 
     | g205668             | B1 ^ -> ZN v | OAI22_X1 | 0.020 |   0.450 |    0.445 | 
     | cpuregs_reg[8][7]   | D v          | DFF_X1   | 0.000 |   0.450 |    0.445 | 
     +----------------------------------------------------------------------------+ 
Path 1020: VIOLATED Setup Check with Pin cpuregs_reg[26][28]/CK 
Endpoint:   cpuregs_reg[26][28]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.080
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.451
- Arrival Time                  0.456
= Slack Time                   -0.004
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.008 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.141 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.175 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.210 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.259 |    0.255 | 
     | add_1312_30_g7574   | A1 ^ -> ZN ^ | AND2_X2  | 0.033 |   0.292 |    0.288 | 
     | add_1312_30_g7661   | A ^ -> Z ^   | XOR2_X1  | 0.047 |   0.339 |    0.335 | 
     | g182546             | B1 ^ -> ZN v | AOI21_X1 | 0.028 |   0.367 |    0.363 | 
     | FE_OCPC1491_n_18250 | A v -> Z v   | BUF_X8   | 0.037 |   0.404 |    0.399 | 
     | FE_OCPC1492_n_18250 | A v -> ZN ^  | INV_X4   | 0.024 |   0.428 |    0.424 | 
     | g202211             | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.443 |    0.438 | 
     | FE_RC_591_0         | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.456 |    0.451 | 
     | cpuregs_reg[26][28] | D ^          | DFF_X1   | 0.000 |   0.456 |    0.451 | 
     +----------------------------------------------------------------------------+ 
Path 1021: VIOLATED Setup Check with Pin mem_addr_reg[30]/CK 
Endpoint:   mem_addr_reg[30]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_do_rinst_reg/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.015
- Setup                         0.084
+ Phase Shift                   0.400
= Required Time                 0.302
- Arrival Time                  0.306
= Slack Time                   -0.004
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +----------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                          |              |           |       |  Time   |   Time   | 
     |--------------------------+--------------+-----------+-------+---------+----------| 
     | mem_do_rinst_reg         | CK ^         |           |       |  -0.006 |   -0.011 | 
     | mem_do_rinst_reg         | CK ^ -> Q v  | DFF_X1    | 0.103 |   0.097 |    0.092 | 
     | FE_OCPC1727_mem_do_rinst | A v -> Z v   | BUF_X1    | 0.033 |   0.130 |    0.125 | 
     | g97117__204089           | A1 v -> ZN v | OR2_X4    | 0.050 |   0.179 |    0.175 | 
     | g209096                  | C1 v -> ZN ^ | OAI211_X1 | 0.039 |   0.218 |    0.214 | 
     | FE_RC_4113_0             | A2 ^ -> ZN ^ | OR2_X2    | 0.034 |   0.252 |    0.248 | 
     | FE_RC_4112_0             | A1 ^ -> ZN v | NAND2_X4  | 0.026 |   0.279 |    0.274 | 
     | FE_OCPC1714_n_42180      | A v -> ZN ^  | INV_X8    | 0.027 |   0.306 |    0.301 | 
     | mem_addr_reg[30]         | SE ^         | SDFF_X2   | 0.001 |   0.306 |    0.302 | 
     +----------------------------------------------------------------------------------+ 
Path 1022: VIOLATED Setup Check with Pin cpuregs_reg[15][15]/CK 
Endpoint:   cpuregs_reg[15][15]/SE (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[2]/QN    (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.031
- Setup                         0.085
+ Phase Shift                   0.400
= Required Time                 0.346
- Arrival Time                  0.350
= Slack Time                   -0.004
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[2]    | CK ^         |          |       |  -0.009 |   -0.014 | 
     | cpu_state_reg[2]    | CK ^ -> QN ^ | DFFR_X1  | 0.092 |   0.083 |    0.079 | 
     | FE_OFC389_n_6184    | A ^ -> ZN v  | INV_X2   | 0.016 |   0.099 |    0.095 | 
     | FE_OFC391_n_6184    | A v -> ZN ^  | INV_X1   | 0.015 |   0.115 |    0.110 | 
     | g21                 | A2 ^ -> ZN ^ | AND2_X2  | 0.039 |   0.153 |    0.149 | 
     | FE_RC_3181_0        | A2 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.192 |    0.187 | 
     | FE_OFC48_n_37230    | A ^ -> ZN v  | INV_X1   | 0.013 |   0.204 |    0.200 | 
     | g206168             | A1 v -> ZN ^ | NOR2_X2  | 0.031 |   0.235 |    0.231 | 
     | g206171             | A1 ^ -> ZN ^ | AND2_X4  | 0.048 |   0.284 |    0.279 | 
     | FE_RC_3255_0        | A1 ^ -> ZN v | NAND2_X4 | 0.035 |   0.319 |    0.314 | 
     | FE_OFC276_n_42926   | A v -> ZN ^  | INV_X8   | 0.028 |   0.347 |    0.342 | 
     | cpuregs_reg[15][15] | SE ^         | SDFF_X1  | 0.003 |   0.350 |    0.346 | 
     +----------------------------------------------------------------------------+ 
Path 1023: VIOLATED Setup Check with Pin cpuregs_reg[20][28]/CK 
Endpoint:   cpuregs_reg[20][28]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.079
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.451
- Arrival Time                  0.455
= Slack Time                   -0.004
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.008 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.141 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.175 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.211 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.259 |    0.255 | 
     | add_1312_30_g7574   | A1 ^ -> ZN ^ | AND2_X2  | 0.033 |   0.292 |    0.288 | 
     | add_1312_30_g7661   | A ^ -> Z ^   | XOR2_X1  | 0.047 |   0.339 |    0.335 | 
     | g182546             | B1 ^ -> ZN v | AOI21_X1 | 0.028 |   0.367 |    0.363 | 
     | FE_OCPC1491_n_18250 | A v -> Z v   | BUF_X8   | 0.037 |   0.404 |    0.399 | 
     | FE_OCPC1492_n_18250 | A v -> ZN ^  | INV_X4   | 0.024 |   0.428 |    0.424 | 
     | g202132             | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.442 |    0.438 | 
     | FE_RC_601_0         | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.455 |    0.451 | 
     | cpuregs_reg[20][28] | D ^          | DFF_X1   | 0.000 |   0.455 |    0.451 | 
     +----------------------------------------------------------------------------+ 
Path 1024: VIOLATED Setup Check with Pin mem_addr_reg[26]/CK 
Endpoint:   mem_addr_reg[26]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_do_rinst_reg/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.014
- Setup                         0.084
+ Phase Shift                   0.400
= Required Time                 0.302
- Arrival Time                  0.306
= Slack Time                   -0.004
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +----------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                          |              |           |       |  Time   |   Time   | 
     |--------------------------+--------------+-----------+-------+---------+----------| 
     | mem_do_rinst_reg         | CK ^         |           |       |  -0.006 |   -0.011 | 
     | mem_do_rinst_reg         | CK ^ -> Q v  | DFF_X1    | 0.103 |   0.097 |    0.092 | 
     | FE_OCPC1727_mem_do_rinst | A v -> Z v   | BUF_X1    | 0.033 |   0.130 |    0.125 | 
     | g97117__204089           | A1 v -> ZN v | OR2_X4    | 0.050 |   0.179 |    0.175 | 
     | g209096                  | C1 v -> ZN ^ | OAI211_X1 | 0.039 |   0.218 |    0.214 | 
     | FE_RC_4113_0             | A2 ^ -> ZN ^ | OR2_X2    | 0.034 |   0.252 |    0.248 | 
     | FE_RC_4112_0             | A1 ^ -> ZN v | NAND2_X4  | 0.026 |   0.279 |    0.275 | 
     | FE_OCPC1714_n_42180      | A v -> ZN ^  | INV_X8    | 0.027 |   0.306 |    0.301 | 
     | mem_addr_reg[26]         | SE ^         | SDFF_X2   | 0.001 |   0.306 |    0.302 | 
     +----------------------------------------------------------------------------------+ 
Path 1025: VIOLATED Setup Check with Pin mem_addr_reg[25]/CK 
Endpoint:   mem_addr_reg[25]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_do_rinst_reg/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.014
- Setup                         0.084
+ Phase Shift                   0.400
= Required Time                 0.302
- Arrival Time                  0.306
= Slack Time                   -0.004
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +----------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                          |              |           |       |  Time   |   Time   | 
     |--------------------------+--------------+-----------+-------+---------+----------| 
     | mem_do_rinst_reg         | CK ^         |           |       |  -0.006 |   -0.011 | 
     | mem_do_rinst_reg         | CK ^ -> Q v  | DFF_X1    | 0.103 |   0.097 |    0.092 | 
     | FE_OCPC1727_mem_do_rinst | A v -> Z v   | BUF_X1    | 0.033 |   0.130 |    0.125 | 
     | g97117__204089           | A1 v -> ZN v | OR2_X4    | 0.050 |   0.179 |    0.175 | 
     | g209096                  | C1 v -> ZN ^ | OAI211_X1 | 0.039 |   0.218 |    0.214 | 
     | FE_RC_4113_0             | A2 ^ -> ZN ^ | OR2_X2    | 0.034 |   0.252 |    0.248 | 
     | FE_RC_4112_0             | A1 ^ -> ZN v | NAND2_X4  | 0.026 |   0.279 |    0.275 | 
     | FE_OCPC1714_n_42180      | A v -> ZN ^  | INV_X8    | 0.027 |   0.306 |    0.301 | 
     | mem_addr_reg[25]         | SE ^         | SDFF_X2   | 0.001 |   0.306 |    0.302 | 
     +----------------------------------------------------------------------------------+ 
Path 1026: VIOLATED Setup Check with Pin mem_addr_reg[17]/CK 
Endpoint:   mem_addr_reg[17]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_do_rinst_reg/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.014
- Setup                         0.084
+ Phase Shift                   0.400
= Required Time                 0.302
- Arrival Time                  0.306
= Slack Time                   -0.004
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +----------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                          |              |           |       |  Time   |   Time   | 
     |--------------------------+--------------+-----------+-------+---------+----------| 
     | mem_do_rinst_reg         | CK ^         |           |       |  -0.006 |   -0.011 | 
     | mem_do_rinst_reg         | CK ^ -> Q v  | DFF_X1    | 0.103 |   0.097 |    0.092 | 
     | FE_OCPC1727_mem_do_rinst | A v -> Z v   | BUF_X1    | 0.033 |   0.130 |    0.125 | 
     | g97117__204089           | A1 v -> ZN v | OR2_X4    | 0.050 |   0.179 |    0.175 | 
     | g209096                  | C1 v -> ZN ^ | OAI211_X1 | 0.039 |   0.218 |    0.214 | 
     | FE_RC_4113_0             | A2 ^ -> ZN ^ | OR2_X2    | 0.034 |   0.252 |    0.248 | 
     | FE_RC_4112_0             | A1 ^ -> ZN v | NAND2_X4  | 0.026 |   0.279 |    0.275 | 
     | FE_OCPC1714_n_42180      | A v -> ZN ^  | INV_X8    | 0.027 |   0.306 |    0.301 | 
     | mem_addr_reg[17]         | SE ^         | SDFF_X2   | 0.001 |   0.306 |    0.302 | 
     +----------------------------------------------------------------------------------+ 
Path 1027: VIOLATED Setup Check with Pin cpuregs_reg[24][6]/CK 
Endpoint:   cpuregs_reg[24][6]/D (v) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.069
- Setup                         0.026
+ Phase Shift                   0.400
= Required Time                 0.443
- Arrival Time                  0.447
= Slack Time                   -0.004
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.015 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.109 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.135 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.144 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.164 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.189 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.205 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.255 | 
     | g205827             | A1 ^ -> ZN ^ | AND2_X2  | 0.061 |   0.320 |    0.316 | 
     | g205831             | A1 ^ -> ZN ^ | AND2_X4  | 0.043 |   0.363 |    0.359 | 
     | FE_OCPC2157_n_42590 | A ^ -> Z ^   | BUF_X4   | 0.032 |   0.395 |    0.391 | 
     | FE_OCPC2161_n_42590 | A ^ -> Z ^   | BUF_X2   | 0.033 |   0.428 |    0.424 | 
     | g190448             | B1 ^ -> ZN v | OAI22_X1 | 0.019 |   0.447 |    0.443 | 
     | cpuregs_reg[24][6]  | D v          | DFF_X1   | 0.000 |   0.447 |    0.443 | 
     +----------------------------------------------------------------------------+ 
Path 1028: VIOLATED Setup Check with Pin cpuregs_reg[12][27]/CK 
Endpoint:   cpuregs_reg[12][27]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[21]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.086
- Setup                         0.023
+ Phase Shift                   0.400
= Required Time                 0.463
- Arrival Time                  0.467
= Slack Time                   -0.004
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[21]        | CK ^         |          |       |  -0.002 |   -0.007 | 
     | reg_pc_reg[21]        | CK ^ -> Q ^  | DFF_X1   | 0.136 |   0.134 |    0.130 | 
     | FE_RC_483_0           | A2 ^ -> ZN v | NAND2_X1 | 0.022 |   0.156 |    0.152 | 
     | FE_RC_482_0           | A1 v -> ZN ^ | NOR2_X1  | 0.025 |   0.181 |    0.177 | 
     | add_1312_30_g186112   | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.224 |    0.220 | 
     | add_1312_30_g7584     | A1 ^ -> ZN ^ | AND3_X1  | 0.044 |   0.268 |    0.264 | 
     | add_1312_30_g7565_dup | A2 ^ -> ZN v | NAND2_X1 | 0.018 |   0.286 |    0.282 | 
     | FE_RC_461_0           | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.301 |    0.297 | 
     | FE_RC_460_0           | A ^ -> ZN v  | OAI21_X1 | 0.018 |   0.319 |    0.315 | 
     | FE_RC_2997_0          | A2 v -> ZN ^ | NAND2_X1 | 0.023 |   0.342 |    0.338 | 
     | FE_RC_2996_0          | A1 ^ -> ZN ^ | AND3_X4  | 0.045 |   0.387 |    0.383 | 
     | FE_RC_452_0           | A ^ -> ZN v  | INV_X8   | 0.011 |   0.399 |    0.394 | 
     | FE_OCPC2085_n_29234   | A v -> Z v   | BUF_X4   | 0.039 |   0.438 |    0.434 | 
     | g185993               | A1 v -> ZN ^ | NAND2_X1 | 0.018 |   0.456 |    0.451 | 
     | FE_RC_666_0           | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.467 |    0.463 | 
     | cpuregs_reg[12][27]   | D v          | DFF_X1   | 0.000 |   0.467 |    0.463 | 
     +------------------------------------------------------------------------------+ 
Path 1029: VIOLATED Setup Check with Pin mem_addr_reg[18]/CK 
Endpoint:   mem_addr_reg[18]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_do_rinst_reg/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.014
- Setup                         0.084
+ Phase Shift                   0.400
= Required Time                 0.302
- Arrival Time                  0.306
= Slack Time                   -0.004
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +----------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                          |              |           |       |  Time   |   Time   | 
     |--------------------------+--------------+-----------+-------+---------+----------| 
     | mem_do_rinst_reg         | CK ^         |           |       |  -0.006 |   -0.010 | 
     | mem_do_rinst_reg         | CK ^ -> Q v  | DFF_X1    | 0.103 |   0.097 |    0.093 | 
     | FE_OCPC1727_mem_do_rinst | A v -> Z v   | BUF_X1    | 0.033 |   0.130 |    0.125 | 
     | g97117__204089           | A1 v -> ZN v | OR2_X4    | 0.050 |   0.179 |    0.175 | 
     | g209096                  | C1 v -> ZN ^ | OAI211_X1 | 0.039 |   0.218 |    0.214 | 
     | FE_RC_4113_0             | A2 ^ -> ZN ^ | OR2_X2    | 0.034 |   0.252 |    0.248 | 
     | FE_RC_4112_0             | A1 ^ -> ZN v | NAND2_X4  | 0.026 |   0.279 |    0.275 | 
     | FE_OCPC1714_n_42180      | A v -> ZN ^  | INV_X8    | 0.027 |   0.306 |    0.301 | 
     | mem_addr_reg[18]         | SE ^         | SDFF_X2   | 0.001 |   0.306 |    0.302 | 
     +----------------------------------------------------------------------------------+ 
Path 1030: VIOLATED Setup Check with Pin count_cycle_reg[34]/CK 
Endpoint:   count_cycle_reg[34]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[16]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.014
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.354
- Arrival Time                  0.358
= Slack Time                   -0.004
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                             |              |          |       |  Time   |   Time   | 
     |-----------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[16]         | CK ^         |          |       |   0.014 |    0.010 | 
     | count_cycle_reg[16]         | CK ^ -> Q ^  | DFF_X1   | 0.117 |   0.131 |    0.127 | 
     | inc_add_1428_40_g188502     | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.174 |    0.170 | 
     | FE_RC_3339_0                | A1 ^ -> ZN v | NAND4_X4 | 0.024 |   0.198 |    0.194 | 
     | FE_RC_3340_0                | A v -> ZN ^  | INV_X4   | 0.019 |   0.217 |    0.213 | 
     | inc_add_1428_40_g1344_0_dup | A1 ^ -> ZN ^ | AND4_X4  | 0.067 |   0.284 |    0.280 | 
     | inc_add_1428_40_g188746     | A1 ^ -> ZN ^ | AND2_X2  | 0.039 |   0.323 |    0.319 | 
     | FE_RC_1474_0                | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.335 |    0.331 | 
     | FE_RC_4144_0                | B1 v -> ZN ^ | AOI21_X1 | 0.024 |   0.358 |    0.354 | 
     | count_cycle_reg[34]         | D ^          | DFF_X1   | 0.000 |   0.358 |    0.354 | 
     +------------------------------------------------------------------------------------+ 
Path 1031: VIOLATED Setup Check with Pin mem_addr_reg[19]/CK 
Endpoint:   mem_addr_reg[19]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_do_rinst_reg/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.014
- Setup                         0.084
+ Phase Shift                   0.400
= Required Time                 0.302
- Arrival Time                  0.306
= Slack Time                   -0.004
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +----------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                          |              |           |       |  Time   |   Time   | 
     |--------------------------+--------------+-----------+-------+---------+----------| 
     | mem_do_rinst_reg         | CK ^         |           |       |  -0.006 |   -0.010 | 
     | mem_do_rinst_reg         | CK ^ -> Q v  | DFF_X1    | 0.103 |   0.097 |    0.093 | 
     | FE_OCPC1727_mem_do_rinst | A v -> Z v   | BUF_X1    | 0.033 |   0.130 |    0.126 | 
     | g97117__204089           | A1 v -> ZN v | OR2_X4    | 0.050 |   0.179 |    0.175 | 
     | g209096                  | C1 v -> ZN ^ | OAI211_X1 | 0.039 |   0.218 |    0.214 | 
     | FE_RC_4113_0             | A2 ^ -> ZN ^ | OR2_X2    | 0.034 |   0.252 |    0.248 | 
     | FE_RC_4112_0             | A1 ^ -> ZN v | NAND2_X4  | 0.026 |   0.279 |    0.275 | 
     | FE_OCPC1714_n_42180      | A v -> ZN ^  | INV_X8    | 0.027 |   0.306 |    0.301 | 
     | mem_addr_reg[19]         | SE ^         | SDFF_X2   | 0.001 |   0.306 |    0.302 | 
     +----------------------------------------------------------------------------------+ 
Path 1032: VIOLATED Setup Check with Pin mem_addr_reg[29]/CK 
Endpoint:   mem_addr_reg[29]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_do_rinst_reg/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.014
- Setup                         0.084
+ Phase Shift                   0.400
= Required Time                 0.302
- Arrival Time                  0.306
= Slack Time                   -0.004
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +----------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                          |              |           |       |  Time   |   Time   | 
     |--------------------------+--------------+-----------+-------+---------+----------| 
     | mem_do_rinst_reg         | CK ^         |           |       |  -0.006 |   -0.010 | 
     | mem_do_rinst_reg         | CK ^ -> Q v  | DFF_X1    | 0.103 |   0.097 |    0.093 | 
     | FE_OCPC1727_mem_do_rinst | A v -> Z v   | BUF_X1    | 0.033 |   0.130 |    0.126 | 
     | g97117__204089           | A1 v -> ZN v | OR2_X4    | 0.050 |   0.179 |    0.175 | 
     | g209096                  | C1 v -> ZN ^ | OAI211_X1 | 0.039 |   0.218 |    0.214 | 
     | FE_RC_4113_0             | A2 ^ -> ZN ^ | OR2_X2    | 0.034 |   0.252 |    0.248 | 
     | FE_RC_4112_0             | A1 ^ -> ZN v | NAND2_X4  | 0.026 |   0.279 |    0.275 | 
     | FE_OCPC1714_n_42180      | A v -> ZN ^  | INV_X8    | 0.027 |   0.306 |    0.301 | 
     | mem_addr_reg[29]         | SE ^         | SDFF_X1   | 0.001 |   0.306 |    0.302 | 
     +----------------------------------------------------------------------------------+ 
Path 1033: VIOLATED Setup Check with Pin cpuregs_reg[7][28]/CK 
Endpoint:   cpuregs_reg[7][28]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.081
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.453
- Arrival Time                  0.457
= Slack Time                   -0.004
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.008 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.142 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.175 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.211 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.259 |    0.255 | 
     | add_1312_30_g7574   | A1 ^ -> ZN ^ | AND2_X2  | 0.033 |   0.292 |    0.288 | 
     | add_1312_30_g7661   | A ^ -> Z ^   | XOR2_X1  | 0.047 |   0.339 |    0.335 | 
     | g182546             | B1 ^ -> ZN v | AOI21_X1 | 0.028 |   0.367 |    0.363 | 
     | FE_OCPC1491_n_18250 | A v -> Z v   | BUF_X8   | 0.037 |   0.404 |    0.400 | 
     | FE_OCPC1492_n_18250 | A v -> ZN ^  | INV_X4   | 0.024 |   0.428 |    0.424 | 
     | g202154             | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.443 |    0.439 | 
     | FE_RC_595_0         | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.457 |    0.453 | 
     | cpuregs_reg[7][28]  | D ^          | DFF_X1   | 0.000 |   0.457 |    0.453 | 
     +----------------------------------------------------------------------------+ 
Path 1034: VIOLATED Setup Check with Pin cpuregs_reg[4][27]/CK 
Endpoint:   cpuregs_reg[4][27]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[21]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.084
- Setup                         0.023
+ Phase Shift                   0.400
= Required Time                 0.461
- Arrival Time                  0.465
= Slack Time                   -0.004
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[21]        | CK ^         |          |       |  -0.002 |   -0.006 | 
     | reg_pc_reg[21]        | CK ^ -> Q ^  | DFF_X1   | 0.136 |   0.134 |    0.130 | 
     | FE_RC_483_0           | A2 ^ -> ZN v | NAND2_X1 | 0.022 |   0.156 |    0.152 | 
     | FE_RC_482_0           | A1 v -> ZN ^ | NOR2_X1  | 0.025 |   0.181 |    0.177 | 
     | add_1312_30_g186112   | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.224 |    0.221 | 
     | add_1312_30_g7584     | A1 ^ -> ZN ^ | AND3_X1  | 0.044 |   0.268 |    0.264 | 
     | add_1312_30_g7565_dup | A2 ^ -> ZN v | NAND2_X1 | 0.018 |   0.286 |    0.282 | 
     | FE_RC_461_0           | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.301 |    0.297 | 
     | FE_RC_460_0           | A ^ -> ZN v  | OAI21_X1 | 0.018 |   0.319 |    0.316 | 
     | FE_RC_2997_0          | A2 v -> ZN ^ | NAND2_X1 | 0.023 |   0.342 |    0.338 | 
     | FE_RC_2996_0          | A1 ^ -> ZN ^ | AND3_X4  | 0.045 |   0.387 |    0.383 | 
     | FE_RC_452_0           | A ^ -> ZN v  | INV_X8   | 0.011 |   0.399 |    0.395 | 
     | FE_OCPC2074_n_29234   | A v -> Z v   | BUF_X4   | 0.038 |   0.437 |    0.433 | 
     | g190366               | A1 v -> ZN ^ | NAND2_X1 | 0.017 |   0.454 |    0.450 | 
     | FE_RC_714_0           | A1 ^ -> ZN v | NAND2_X1 | 0.011 |   0.465 |    0.461 | 
     | cpuregs_reg[4][27]    | D v          | DFF_X1   | 0.000 |   0.465 |    0.461 | 
     +------------------------------------------------------------------------------+ 
Path 1035: VIOLATED Setup Check with Pin cpuregs_reg[22][27]/CK 
Endpoint:   cpuregs_reg[22][27]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[21]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.086
- Setup                         0.023
+ Phase Shift                   0.400
= Required Time                 0.463
- Arrival Time                  0.467
= Slack Time                   -0.004
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[21]        | CK ^         |          |       |  -0.002 |   -0.006 | 
     | reg_pc_reg[21]        | CK ^ -> Q ^  | DFF_X1   | 0.136 |   0.134 |    0.130 | 
     | FE_RC_483_0           | A2 ^ -> ZN v | NAND2_X1 | 0.022 |   0.156 |    0.152 | 
     | FE_RC_482_0           | A1 v -> ZN ^ | NOR2_X1  | 0.025 |   0.181 |    0.177 | 
     | add_1312_30_g186112   | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.224 |    0.221 | 
     | add_1312_30_g7584     | A1 ^ -> ZN ^ | AND3_X1  | 0.044 |   0.268 |    0.264 | 
     | add_1312_30_g7565_dup | A2 ^ -> ZN v | NAND2_X1 | 0.018 |   0.286 |    0.282 | 
     | FE_RC_461_0           | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.301 |    0.297 | 
     | FE_RC_460_0           | A ^ -> ZN v  | OAI21_X1 | 0.018 |   0.319 |    0.316 | 
     | FE_RC_2997_0          | A2 v -> ZN ^ | NAND2_X1 | 0.023 |   0.342 |    0.338 | 
     | FE_RC_2996_0          | A1 ^ -> ZN ^ | AND3_X4  | 0.045 |   0.387 |    0.383 | 
     | FE_RC_452_0           | A ^ -> ZN v  | INV_X8   | 0.011 |   0.399 |    0.395 | 
     | FE_OCPC2085_n_29234   | A v -> Z v   | BUF_X4   | 0.039 |   0.438 |    0.434 | 
     | g191573               | A1 v -> ZN ^ | NAND2_X1 | 0.017 |   0.455 |    0.451 | 
     | FE_RC_706_0           | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.467 |    0.463 | 
     | cpuregs_reg[22][27]   | D v          | DFF_X1   | 0.000 |   0.467 |    0.463 | 
     +------------------------------------------------------------------------------+ 
Path 1036: VIOLATED Setup Check with Pin mem_addr_reg[14]/CK 
Endpoint:   mem_addr_reg[14]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_do_rinst_reg/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.014
- Setup                         0.084
+ Phase Shift                   0.400
= Required Time                 0.302
- Arrival Time                  0.306
= Slack Time                   -0.004
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +----------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                          |              |           |       |  Time   |   Time   | 
     |--------------------------+--------------+-----------+-------+---------+----------| 
     | mem_do_rinst_reg         | CK ^         |           |       |  -0.006 |   -0.010 | 
     | mem_do_rinst_reg         | CK ^ -> Q v  | DFF_X1    | 0.103 |   0.097 |    0.093 | 
     | FE_OCPC1727_mem_do_rinst | A v -> Z v   | BUF_X1    | 0.033 |   0.130 |    0.126 | 
     | g97117__204089           | A1 v -> ZN v | OR2_X4    | 0.050 |   0.179 |    0.175 | 
     | g209096                  | C1 v -> ZN ^ | OAI211_X1 | 0.039 |   0.218 |    0.214 | 
     | FE_RC_4113_0             | A2 ^ -> ZN ^ | OR2_X2    | 0.034 |   0.252 |    0.249 | 
     | FE_RC_4112_0             | A1 ^ -> ZN v | NAND2_X4  | 0.026 |   0.279 |    0.275 | 
     | FE_OCPC1714_n_42180      | A v -> ZN ^  | INV_X8    | 0.027 |   0.306 |    0.302 | 
     | mem_addr_reg[14]         | SE ^         | SDFF_X2   | 0.000 |   0.306 |    0.302 | 
     +----------------------------------------------------------------------------------+ 
Path 1037: VIOLATED Setup Check with Pin cpuregs_reg[10][30]/CK 
Endpoint:   cpuregs_reg[10][30]/SE (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.029
- Setup                         0.083
+ Phase Shift                   0.400
= Required Time                 0.346
- Arrival Time                  0.350
= Slack Time                   -0.004
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                           |              |          |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]         | CK ^         |          |       |   0.019 |    0.016 | 
     | latched_rd_reg[3]         | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.109 | 
     | g173022                   | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.136 | 
     | FE_RC_2515_0              | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.145 | 
     | FE_RC_2513_0              | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.165 | 
     | FE_RC_2512_0              | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.189 | 
     | g30                       | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.205 | 
     | g208697                   | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.269 | 
     | g2                        | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.314 |    0.311 | 
     | FE_OFC383_n_45452         | A ^ -> ZN v  | INV_X8   | 0.016 |   0.330 |    0.326 | 
     | FE_OCPC2116_FE_OFN45561_n | A v -> ZN ^  | INV_X4   | 0.018 |   0.349 |    0.345 | 
     | cpuregs_reg[10][30]       | SE ^         | SDFF_X2  | 0.002 |   0.350 |    0.346 | 
     +----------------------------------------------------------------------------------+ 
Path 1038: VIOLATED Setup Check with Pin mem_addr_reg[11]/CK 
Endpoint:   mem_addr_reg[11]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_do_rinst_reg/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.014
- Setup                         0.084
+ Phase Shift                   0.400
= Required Time                 0.302
- Arrival Time                  0.306
= Slack Time                   -0.004
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +----------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                          |              |           |       |  Time   |   Time   | 
     |--------------------------+--------------+-----------+-------+---------+----------| 
     | mem_do_rinst_reg         | CK ^         |           |       |  -0.006 |   -0.010 | 
     | mem_do_rinst_reg         | CK ^ -> Q v  | DFF_X1    | 0.103 |   0.097 |    0.093 | 
     | FE_OCPC1727_mem_do_rinst | A v -> Z v   | BUF_X1    | 0.033 |   0.130 |    0.126 | 
     | g97117__204089           | A1 v -> ZN v | OR2_X4    | 0.050 |   0.179 |    0.175 | 
     | g209096                  | C1 v -> ZN ^ | OAI211_X1 | 0.039 |   0.218 |    0.214 | 
     | FE_RC_4113_0             | A2 ^ -> ZN ^ | OR2_X2    | 0.034 |   0.252 |    0.249 | 
     | FE_RC_4112_0             | A1 ^ -> ZN v | NAND2_X4  | 0.026 |   0.279 |    0.275 | 
     | FE_OCPC1714_n_42180      | A v -> ZN ^  | INV_X8    | 0.027 |   0.306 |    0.302 | 
     | mem_addr_reg[11]         | SE ^         | SDFF_X1   | 0.000 |   0.306 |    0.302 | 
     +----------------------------------------------------------------------------------+ 
Path 1039: VIOLATED Setup Check with Pin mem_addr_reg[16]/CK 
Endpoint:   mem_addr_reg[16]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_do_rinst_reg/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.014
- Setup                         0.084
+ Phase Shift                   0.400
= Required Time                 0.302
- Arrival Time                  0.306
= Slack Time                   -0.004
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +----------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                          |              |           |       |  Time   |   Time   | 
     |--------------------------+--------------+-----------+-------+---------+----------| 
     | mem_do_rinst_reg         | CK ^         |           |       |  -0.006 |   -0.010 | 
     | mem_do_rinst_reg         | CK ^ -> Q v  | DFF_X1    | 0.103 |   0.097 |    0.093 | 
     | FE_OCPC1727_mem_do_rinst | A v -> Z v   | BUF_X1    | 0.033 |   0.130 |    0.126 | 
     | g97117__204089           | A1 v -> ZN v | OR2_X4    | 0.050 |   0.179 |    0.175 | 
     | g209096                  | C1 v -> ZN ^ | OAI211_X1 | 0.039 |   0.218 |    0.214 | 
     | FE_RC_4113_0             | A2 ^ -> ZN ^ | OR2_X2    | 0.034 |   0.252 |    0.249 | 
     | FE_RC_4112_0             | A1 ^ -> ZN v | NAND2_X4  | 0.026 |   0.279 |    0.275 | 
     | FE_OCPC1714_n_42180      | A v -> ZN ^  | INV_X8    | 0.027 |   0.306 |    0.302 | 
     | mem_addr_reg[16]         | SE ^         | SDFF_X2   | 0.000 |   0.306 |    0.302 | 
     +----------------------------------------------------------------------------------+ 
Path 1040: VIOLATED Setup Check with Pin count_instr_reg[49]/CK 
Endpoint:   count_instr_reg[49]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[25]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.013
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.385
- Arrival Time                  0.389
= Slack Time                   -0.004
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[25]     | CK ^         |          |       |   0.014 |    0.010 | 
     | count_instr_reg[25]     | CK ^ -> Q ^  | DFF_X1   | 0.113 |   0.127 |    0.123 | 
     | inc_add_1559_34_g1293   | A1 ^ -> ZN ^ | AND2_X2  | 0.042 |   0.169 |    0.165 | 
     | FE_RC_1449_0            | A4 ^ -> ZN v | NAND4_X4 | 0.032 |   0.201 |    0.197 | 
     | FE_RC_1450_0            | A v -> ZN ^  | INV_X4   | 0.020 |   0.221 |    0.218 | 
     | g185455                 | A1 ^ -> ZN ^ | AND4_X4  | 0.058 |   0.279 |    0.275 | 
     | inc_add_1559_34_g192069 | A1 ^ -> ZN ^ | AND3_X2  | 0.044 |   0.323 |    0.320 | 
     | FE_RC_1440_0            | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.336 |    0.333 | 
     | FE_RC_1439_0            | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.356 |    0.352 | 
     | g203414                 | A2 ^ -> ZN v | AOI22_X1 | 0.017 |   0.373 |    0.369 | 
     | g171985                 | A v -> ZN ^  | INV_X1   | 0.016 |   0.389 |    0.385 | 
     | count_instr_reg[49]     | D ^          | DFF_X1   | 0.000 |   0.389 |    0.385 | 
     +--------------------------------------------------------------------------------+ 
Path 1041: VIOLATED Setup Check with Pin cpuregs_reg[4][6]/CK 
Endpoint:   cpuregs_reg[4][6]/D  (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.072
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.442
- Arrival Time                  0.446
= Slack Time                   -0.004
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]     | CK ^         |          |       |   0.019 |    0.016 | 
     | latched_rd_reg[3]     | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.109 | 
     | g173022               | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.136 | 
     | FE_RC_2515_0          | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.145 | 
     | FE_RC_2513_0          | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.165 | 
     | FE_RC_2512_0          | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.189 | 
     | g30                   | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.205 | 
     | g205985               | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.255 | 
     | g170963_dup195219     | A1 ^ -> ZN ^ | AND2_X2  | 0.053 |   0.312 |    0.309 | 
     | g189765_dup195223_dup | A1 ^ -> ZN ^ | AND2_X2  | 0.050 |   0.363 |    0.359 | 
     | FE_OCPC2130_n_39866   | A ^ -> Z ^   | BUF_X2   | 0.044 |   0.407 |    0.403 | 
     | g203157               | A1 ^ -> ZN v | NAND2_X1 | 0.020 |   0.426 |    0.422 | 
     | g194065               | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.446 |    0.442 | 
     | cpuregs_reg[4][6]     | D ^          | DFF_X1   | 0.000 |   0.446 |    0.442 | 
     +------------------------------------------------------------------------------+ 
Path 1042: VIOLATED Setup Check with Pin cpuregs_reg[4][5]/CK 
Endpoint:   cpuregs_reg[4][5]/D  (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.072
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.442
- Arrival Time                  0.446
= Slack Time                   -0.004
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]     | CK ^         |          |       |   0.019 |    0.016 | 
     | latched_rd_reg[3]     | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.109 | 
     | g173022               | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.136 | 
     | FE_RC_2515_0          | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.145 | 
     | FE_RC_2513_0          | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.165 | 
     | FE_RC_2512_0          | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.189 | 
     | g30                   | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.205 | 
     | g205985               | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.255 | 
     | g170963_dup195219     | A1 ^ -> ZN ^ | AND2_X2  | 0.053 |   0.312 |    0.309 | 
     | g189765_dup195223_dup | A1 ^ -> ZN ^ | AND2_X2  | 0.050 |   0.363 |    0.359 | 
     | FE_OCPC2130_n_39866   | A ^ -> Z ^   | BUF_X2   | 0.044 |   0.407 |    0.403 | 
     | g203161               | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.426 |    0.422 | 
     | g194078               | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.446 |    0.442 | 
     | cpuregs_reg[4][5]     | D ^          | DFF_X1   | 0.000 |   0.446 |    0.442 | 
     +------------------------------------------------------------------------------+ 
Path 1043: VIOLATED Setup Check with Pin cpuregs_reg[15][31]/CK 
Endpoint:   cpuregs_reg[15][31]/SE (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[2]/QN    (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.028
- Setup                         0.084
+ Phase Shift                   0.400
= Required Time                 0.344
- Arrival Time                  0.347
= Slack Time                   -0.004
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[2]    | CK ^         |          |       |  -0.009 |   -0.013 | 
     | cpu_state_reg[2]    | CK ^ -> QN ^ | DFFR_X1  | 0.092 |   0.083 |    0.079 | 
     | FE_OFC389_n_6184    | A ^ -> ZN v  | INV_X2   | 0.016 |   0.099 |    0.096 | 
     | FE_OFC391_n_6184    | A v -> ZN ^  | INV_X1   | 0.015 |   0.115 |    0.111 | 
     | g21                 | A2 ^ -> ZN ^ | AND2_X2  | 0.039 |   0.153 |    0.150 | 
     | FE_RC_3181_0        | A2 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.192 |    0.188 | 
     | FE_OFC48_n_37230    | A ^ -> ZN v  | INV_X1   | 0.013 |   0.204 |    0.201 | 
     | g206168             | A1 v -> ZN ^ | NOR2_X2  | 0.031 |   0.235 |    0.232 | 
     | g206171             | A1 ^ -> ZN ^ | AND2_X4  | 0.048 |   0.284 |    0.280 | 
     | FE_RC_3255_0        | A1 ^ -> ZN v | NAND2_X4 | 0.035 |   0.319 |    0.315 | 
     | FE_OFC276_n_42926   | A v -> ZN ^  | INV_X8   | 0.028 |   0.347 |    0.343 | 
     | cpuregs_reg[15][31] | SE ^         | SDFF_X2  | 0.000 |   0.347 |    0.344 | 
     +----------------------------------------------------------------------------+ 
Path 1044: VIOLATED Setup Check with Pin cpuregs_reg[20][16]/CK 
Endpoint:   cpuregs_reg[20][16]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.073
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.443
- Arrival Time                  0.446
= Slack Time                   -0.004
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.007 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.142 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.176 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.211 | 
     | add_1312_30_g175238 | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.257 |    0.253 | 
     | add_1312_30_g189927 | A ^ -> Z ^   | XOR2_X1  | 0.048 |   0.304 |    0.301 | 
     | g172807             | A1 ^ -> ZN v | NAND2_X1 | 0.020 |   0.324 |    0.321 | 
     | FE_RC_511_0         | A1 v -> ZN v | AND2_X4  | 0.036 |   0.361 |    0.357 | 
     | FE_RC_512_0         | A v -> ZN ^  | INV_X16  | 0.018 |   0.379 |    0.375 | 
     | FE_OCPC2073_n_29066 | A ^ -> Z ^   | BUF_X8   | 0.033 |   0.412 |    0.408 | 
     | g170547             | A2 ^ -> ZN v | NAND2_X1 | 0.015 |   0.427 |    0.423 | 
     | g169159             | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.446 |    0.443 | 
     | cpuregs_reg[20][16] | D ^          | DFF_X1   | 0.000 |   0.446 |    0.443 | 
     +----------------------------------------------------------------------------+ 
Path 1045: VIOLATED Setup Check with Pin cpuregs_reg[14][4]/CK 
Endpoint:   cpuregs_reg[14][4]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.014
- Setup                         0.024
+ Phase Shift                   0.400
= Required Time                 0.390
- Arrival Time                  0.394
= Slack Time                   -0.003
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.005
     = Beginpoint Arrival Time       -0.005
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]        | CK ^         |           |       |  -0.005 |   -0.008 | 
     | reg_pc_reg[2]        | CK ^ -> Q ^  | DFF_X1    | 0.137 |   0.133 |    0.129 | 
     | FE_OCPC1104_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.033 |   0.166 |    0.162 | 
     | add_1312_30_g188917  | A2 ^ -> ZN ^ | AND2_X1   | 0.047 |   0.213 |    0.209 | 
     | g206482              | A ^ -> ZN ^  | XNOR2_X1  | 0.046 |   0.258 |    0.255 | 
     | g171923              | C1 ^ -> ZN v | OAI221_X2 | 0.030 |   0.288 |    0.284 | 
     | FE_OCPC2233_n_2199   | A v -> Z v   | BUF_X4    | 0.033 |   0.321 |    0.317 | 
     | FE_OCPC2151_n_2199   | A v -> Z v   | BUF_X8    | 0.035 |   0.356 |    0.353 | 
     | g195415              | A2 v -> ZN ^ | NAND2_X1  | 0.020 |   0.376 |    0.373 | 
     | g208614              | A ^ -> ZN v  | OAI21_X1  | 0.018 |   0.394 |    0.390 | 
     | cpuregs_reg[14][4]   | D v          | DFF_X1    | 0.000 |   0.394 |    0.390 | 
     +------------------------------------------------------------------------------+ 
Path 1046: VIOLATED Setup Check with Pin cpuregs_reg[18][27]/CK 
Endpoint:   cpuregs_reg[18][27]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[21]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.087
- Setup                         0.023
+ Phase Shift                   0.400
= Required Time                 0.463
- Arrival Time                  0.467
= Slack Time                   -0.003
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[21]        | CK ^         |          |       |  -0.002 |   -0.006 | 
     | reg_pc_reg[21]        | CK ^ -> Q ^  | DFF_X1   | 0.136 |   0.134 |    0.131 | 
     | FE_RC_483_0           | A2 ^ -> ZN v | NAND2_X1 | 0.022 |   0.156 |    0.153 | 
     | FE_RC_482_0           | A1 v -> ZN ^ | NOR2_X1  | 0.025 |   0.181 |    0.178 | 
     | add_1312_30_g186112   | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.224 |    0.221 | 
     | add_1312_30_g7584     | A1 ^ -> ZN ^ | AND3_X1  | 0.044 |   0.268 |    0.265 | 
     | add_1312_30_g7565_dup | A2 ^ -> ZN v | NAND2_X1 | 0.018 |   0.286 |    0.283 | 
     | FE_RC_461_0           | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.301 |    0.298 | 
     | FE_RC_460_0           | A ^ -> ZN v  | OAI21_X1 | 0.018 |   0.319 |    0.316 | 
     | FE_RC_2997_0          | A2 v -> ZN ^ | NAND2_X1 | 0.023 |   0.342 |    0.339 | 
     | FE_RC_2996_0          | A1 ^ -> ZN ^ | AND3_X4  | 0.045 |   0.387 |    0.384 | 
     | FE_RC_452_0           | A ^ -> ZN v  | INV_X8   | 0.011 |   0.399 |    0.395 | 
     | FE_OCPC2085_n_29234   | A v -> Z v   | BUF_X4   | 0.039 |   0.438 |    0.435 | 
     | g190754               | A1 v -> ZN ^ | NAND2_X1 | 0.017 |   0.455 |    0.452 | 
     | FE_RC_952_0           | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.467 |    0.463 | 
     | cpuregs_reg[18][27]   | D v          | DFF_X1   | 0.000 |   0.467 |    0.463 | 
     +------------------------------------------------------------------------------+ 
Path 1047: VIOLATED Setup Check with Pin mem_addr_reg[21]/CK 
Endpoint:   mem_addr_reg[21]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_do_rinst_reg/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.014
- Setup                         0.084
+ Phase Shift                   0.400
= Required Time                 0.303
- Arrival Time                  0.306
= Slack Time                   -0.003
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +----------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                          |              |           |       |  Time   |   Time   | 
     |--------------------------+--------------+-----------+-------+---------+----------| 
     | mem_do_rinst_reg         | CK ^         |           |       |  -0.006 |   -0.010 | 
     | mem_do_rinst_reg         | CK ^ -> Q v  | DFF_X1    | 0.103 |   0.097 |    0.093 | 
     | FE_OCPC1727_mem_do_rinst | A v -> Z v   | BUF_X1    | 0.033 |   0.130 |    0.126 | 
     | g97117__204089           | A1 v -> ZN v | OR2_X4    | 0.050 |   0.179 |    0.176 | 
     | g209096                  | C1 v -> ZN ^ | OAI211_X1 | 0.039 |   0.218 |    0.215 | 
     | FE_RC_4113_0             | A2 ^ -> ZN ^ | OR2_X2    | 0.034 |   0.252 |    0.249 | 
     | FE_RC_4112_0             | A1 ^ -> ZN v | NAND2_X4  | 0.026 |   0.279 |    0.275 | 
     | FE_OCPC1714_n_42180      | A v -> ZN ^  | INV_X8    | 0.027 |   0.306 |    0.302 | 
     | mem_addr_reg[21]         | SE ^         | SDFF_X2   | 0.001 |   0.306 |    0.303 | 
     +----------------------------------------------------------------------------------+ 
Path 1048: VIOLATED Setup Check with Pin mem_addr_reg[28]/CK 
Endpoint:   mem_addr_reg[28]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_do_rinst_reg/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.014
- Setup                         0.084
+ Phase Shift                   0.400
= Required Time                 0.303
- Arrival Time                  0.306
= Slack Time                   -0.003
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +----------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                          |              |           |       |  Time   |   Time   | 
     |--------------------------+--------------+-----------+-------+---------+----------| 
     | mem_do_rinst_reg         | CK ^         |           |       |  -0.006 |   -0.010 | 
     | mem_do_rinst_reg         | CK ^ -> Q v  | DFF_X1    | 0.103 |   0.097 |    0.093 | 
     | FE_OCPC1727_mem_do_rinst | A v -> Z v   | BUF_X1    | 0.033 |   0.130 |    0.126 | 
     | g97117__204089           | A1 v -> ZN v | OR2_X4    | 0.050 |   0.179 |    0.176 | 
     | g209096                  | C1 v -> ZN ^ | OAI211_X1 | 0.039 |   0.218 |    0.215 | 
     | FE_RC_4113_0             | A2 ^ -> ZN ^ | OR2_X2    | 0.034 |   0.252 |    0.249 | 
     | FE_RC_4112_0             | A1 ^ -> ZN v | NAND2_X4  | 0.026 |   0.279 |    0.275 | 
     | FE_OCPC1714_n_42180      | A v -> ZN ^  | INV_X8    | 0.027 |   0.306 |    0.302 | 
     | mem_addr_reg[28]         | SE ^         | SDFF_X2   | 0.001 |   0.306 |    0.303 | 
     +----------------------------------------------------------------------------------+ 
Path 1049: VIOLATED Setup Check with Pin mem_addr_reg[27]/CK 
Endpoint:   mem_addr_reg[27]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_do_rinst_reg/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.014
- Setup                         0.084
+ Phase Shift                   0.400
= Required Time                 0.303
- Arrival Time                  0.306
= Slack Time                   -0.003
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +----------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                          |              |           |       |  Time   |   Time   | 
     |--------------------------+--------------+-----------+-------+---------+----------| 
     | mem_do_rinst_reg         | CK ^         |           |       |  -0.006 |   -0.010 | 
     | mem_do_rinst_reg         | CK ^ -> Q v  | DFF_X1    | 0.103 |   0.097 |    0.093 | 
     | FE_OCPC1727_mem_do_rinst | A v -> Z v   | BUF_X1    | 0.033 |   0.130 |    0.126 | 
     | g97117__204089           | A1 v -> ZN v | OR2_X4    | 0.050 |   0.179 |    0.176 | 
     | g209096                  | C1 v -> ZN ^ | OAI211_X1 | 0.039 |   0.218 |    0.215 | 
     | FE_RC_4113_0             | A2 ^ -> ZN ^ | OR2_X2    | 0.034 |   0.252 |    0.249 | 
     | FE_RC_4112_0             | A1 ^ -> ZN v | NAND2_X4  | 0.026 |   0.279 |    0.275 | 
     | FE_OCPC1714_n_42180      | A v -> ZN ^  | INV_X8    | 0.027 |   0.306 |    0.302 | 
     | mem_addr_reg[27]         | SE ^         | SDFF_X2   | 0.001 |   0.306 |    0.303 | 
     +----------------------------------------------------------------------------------+ 
Path 1050: VIOLATED Setup Check with Pin mem_addr_reg[23]/CK 
Endpoint:   mem_addr_reg[23]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_do_rinst_reg/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.014
- Setup                         0.084
+ Phase Shift                   0.400
= Required Time                 0.303
- Arrival Time                  0.306
= Slack Time                   -0.003
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +----------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                          |              |           |       |  Time   |   Time   | 
     |--------------------------+--------------+-----------+-------+---------+----------| 
     | mem_do_rinst_reg         | CK ^         |           |       |  -0.006 |   -0.010 | 
     | mem_do_rinst_reg         | CK ^ -> Q v  | DFF_X1    | 0.103 |   0.097 |    0.093 | 
     | FE_OCPC1727_mem_do_rinst | A v -> Z v   | BUF_X1    | 0.033 |   0.130 |    0.126 | 
     | g97117__204089           | A1 v -> ZN v | OR2_X4    | 0.050 |   0.179 |    0.176 | 
     | g209096                  | C1 v -> ZN ^ | OAI211_X1 | 0.039 |   0.218 |    0.215 | 
     | FE_RC_4113_0             | A2 ^ -> ZN ^ | OR2_X2    | 0.034 |   0.252 |    0.249 | 
     | FE_RC_4112_0             | A1 ^ -> ZN v | NAND2_X4  | 0.026 |   0.279 |    0.275 | 
     | FE_OCPC1714_n_42180      | A v -> ZN ^  | INV_X8    | 0.027 |   0.306 |    0.302 | 
     | mem_addr_reg[23]         | SE ^         | SDFF_X2   | 0.001 |   0.306 |    0.303 | 
     +----------------------------------------------------------------------------------+ 
Path 1051: VIOLATED Setup Check with Pin mem_addr_reg[12]/CK 
Endpoint:   mem_addr_reg[12]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_do_rinst_reg/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.014
- Setup                         0.084
+ Phase Shift                   0.400
= Required Time                 0.303
- Arrival Time                  0.306
= Slack Time                   -0.003
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +----------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                          |              |           |       |  Time   |   Time   | 
     |--------------------------+--------------+-----------+-------+---------+----------| 
     | mem_do_rinst_reg         | CK ^         |           |       |  -0.006 |   -0.010 | 
     | mem_do_rinst_reg         | CK ^ -> Q v  | DFF_X1    | 0.103 |   0.097 |    0.093 | 
     | FE_OCPC1727_mem_do_rinst | A v -> Z v   | BUF_X1    | 0.033 |   0.130 |    0.126 | 
     | g97117__204089           | A1 v -> ZN v | OR2_X4    | 0.050 |   0.179 |    0.176 | 
     | g209096                  | C1 v -> ZN ^ | OAI211_X1 | 0.039 |   0.218 |    0.215 | 
     | FE_RC_4113_0             | A2 ^ -> ZN ^ | OR2_X2    | 0.034 |   0.252 |    0.249 | 
     | FE_RC_4112_0             | A1 ^ -> ZN v | NAND2_X4  | 0.026 |   0.279 |    0.275 | 
     | FE_OCPC1714_n_42180      | A v -> ZN ^  | INV_X8    | 0.027 |   0.306 |    0.302 | 
     | mem_addr_reg[12]         | SE ^         | SDFF_X2   | 0.000 |   0.306 |    0.303 | 
     +----------------------------------------------------------------------------------+ 
Path 1052: VIOLATED Setup Check with Pin mem_addr_reg[22]/CK 
Endpoint:   mem_addr_reg[22]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_do_rinst_reg/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.014
- Setup                         0.084
+ Phase Shift                   0.400
= Required Time                 0.303
- Arrival Time                  0.306
= Slack Time                   -0.003
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +----------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                          |              |           |       |  Time   |   Time   | 
     |--------------------------+--------------+-----------+-------+---------+----------| 
     | mem_do_rinst_reg         | CK ^         |           |       |  -0.006 |   -0.010 | 
     | mem_do_rinst_reg         | CK ^ -> Q v  | DFF_X1    | 0.103 |   0.097 |    0.093 | 
     | FE_OCPC1727_mem_do_rinst | A v -> Z v   | BUF_X1    | 0.033 |   0.130 |    0.126 | 
     | g97117__204089           | A1 v -> ZN v | OR2_X4    | 0.050 |   0.179 |    0.176 | 
     | g209096                  | C1 v -> ZN ^ | OAI211_X1 | 0.039 |   0.218 |    0.215 | 
     | FE_RC_4113_0             | A2 ^ -> ZN ^ | OR2_X2    | 0.034 |   0.252 |    0.249 | 
     | FE_RC_4112_0             | A1 ^ -> ZN v | NAND2_X4  | 0.026 |   0.279 |    0.275 | 
     | FE_OCPC1714_n_42180      | A v -> ZN ^  | INV_X8    | 0.027 |   0.306 |    0.302 | 
     | mem_addr_reg[22]         | SE ^         | SDFF_X2   | 0.000 |   0.306 |    0.303 | 
     +----------------------------------------------------------------------------------+ 
Path 1053: VIOLATED Setup Check with Pin mem_addr_reg[20]/CK 
Endpoint:   mem_addr_reg[20]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_do_rinst_reg/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.014
- Setup                         0.084
+ Phase Shift                   0.400
= Required Time                 0.303
- Arrival Time                  0.306
= Slack Time                   -0.003
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +----------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                          |              |           |       |  Time   |   Time   | 
     |--------------------------+--------------+-----------+-------+---------+----------| 
     | mem_do_rinst_reg         | CK ^         |           |       |  -0.006 |   -0.010 | 
     | mem_do_rinst_reg         | CK ^ -> Q v  | DFF_X1    | 0.103 |   0.097 |    0.093 | 
     | FE_OCPC1727_mem_do_rinst | A v -> Z v   | BUF_X1    | 0.033 |   0.130 |    0.126 | 
     | g97117__204089           | A1 v -> ZN v | OR2_X4    | 0.050 |   0.179 |    0.176 | 
     | g209096                  | C1 v -> ZN ^ | OAI211_X1 | 0.039 |   0.218 |    0.215 | 
     | FE_RC_4113_0             | A2 ^ -> ZN ^ | OR2_X2    | 0.034 |   0.252 |    0.249 | 
     | FE_RC_4112_0             | A1 ^ -> ZN v | NAND2_X4  | 0.026 |   0.279 |    0.276 | 
     | FE_OCPC1714_n_42180      | A v -> ZN ^  | INV_X8    | 0.027 |   0.306 |    0.302 | 
     | mem_addr_reg[20]         | SE ^         | SDFF_X2   | 0.000 |   0.306 |    0.303 | 
     +----------------------------------------------------------------------------------+ 
Path 1054: VIOLATED Setup Check with Pin mem_addr_reg[13]/CK 
Endpoint:   mem_addr_reg[13]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_do_rinst_reg/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.014
- Setup                         0.084
+ Phase Shift                   0.400
= Required Time                 0.303
- Arrival Time                  0.306
= Slack Time                   -0.003
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +----------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                          |              |           |       |  Time   |   Time   | 
     |--------------------------+--------------+-----------+-------+---------+----------| 
     | mem_do_rinst_reg         | CK ^         |           |       |  -0.006 |   -0.010 | 
     | mem_do_rinst_reg         | CK ^ -> Q v  | DFF_X1    | 0.103 |   0.097 |    0.093 | 
     | FE_OCPC1727_mem_do_rinst | A v -> Z v   | BUF_X1    | 0.033 |   0.130 |    0.126 | 
     | g97117__204089           | A1 v -> ZN v | OR2_X4    | 0.050 |   0.179 |    0.176 | 
     | g209096                  | C1 v -> ZN ^ | OAI211_X1 | 0.039 |   0.218 |    0.215 | 
     | FE_RC_4113_0             | A2 ^ -> ZN ^ | OR2_X2    | 0.034 |   0.252 |    0.249 | 
     | FE_RC_4112_0             | A1 ^ -> ZN v | NAND2_X4  | 0.026 |   0.279 |    0.276 | 
     | FE_OCPC1714_n_42180      | A v -> ZN ^  | INV_X8    | 0.027 |   0.306 |    0.302 | 
     | mem_addr_reg[13]         | SE ^         | SDFF_X2   | 0.000 |   0.306 |    0.303 | 
     +----------------------------------------------------------------------------------+ 
Path 1055: VIOLATED Setup Check with Pin cpuregs_reg[24][17]/CK 
Endpoint:   cpuregs_reg[24][17]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.071
- Setup                         0.033
+ Phase Shift                   0.400
= Required Time                 0.438
- Arrival Time                  0.442
= Slack Time                   -0.003
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.007 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.143 | 
     | g201449             | A1 ^ -> ZN ^ | AND3_X1  | 0.057 |   0.203 |    0.199 | 
     | g192202_dup         | A2 ^ -> ZN v | NAND2_X2 | 0.017 |   0.220 |    0.217 | 
     | add_1312_30_g192201 | A1 v -> ZN ^ | NOR2_X2  | 0.019 |   0.239 |    0.236 | 
     | add_1312_30_g7587   | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.255 |    0.252 | 
     | g196494             | A v -> Z v   | XOR2_X1  | 0.058 |   0.313 |    0.310 | 
     | FE_RC_581_0         | A1 v -> ZN ^ | OAI22_X2 | 0.040 |   0.353 |    0.349 | 
     | FE_RC_579_0         | A1 ^ -> ZN v | NOR2_X4  | 0.018 |   0.371 |    0.368 | 
     | FE_RC_580_0         | A v -> ZN ^  | INV_X8   | 0.025 |   0.396 |    0.392 | 
     | FE_OFC433_n_37491   | A ^ -> ZN v  | INV_X2   | 0.021 |   0.416 |    0.413 | 
     | g190446             | A1 v -> ZN ^ | OAI22_X1 | 0.025 |   0.442 |    0.438 | 
     | cpuregs_reg[24][17] | D ^          | DFF_X1   | 0.000 |   0.442 |    0.438 | 
     +----------------------------------------------------------------------------+ 
Path 1056: VIOLATED Setup Check with Pin mem_addr_reg[10]/CK 
Endpoint:   mem_addr_reg[10]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_do_rinst_reg/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.014
- Setup                         0.084
+ Phase Shift                   0.400
= Required Time                 0.303
- Arrival Time                  0.306
= Slack Time                   -0.003
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +----------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                          |              |           |       |  Time   |   Time   | 
     |--------------------------+--------------+-----------+-------+---------+----------| 
     | mem_do_rinst_reg         | CK ^         |           |       |  -0.006 |   -0.009 | 
     | mem_do_rinst_reg         | CK ^ -> Q v  | DFF_X1    | 0.103 |   0.097 |    0.094 | 
     | FE_OCPC1727_mem_do_rinst | A v -> Z v   | BUF_X1    | 0.033 |   0.130 |    0.126 | 
     | g97117__204089           | A1 v -> ZN v | OR2_X4    | 0.050 |   0.179 |    0.176 | 
     | g209096                  | C1 v -> ZN ^ | OAI211_X1 | 0.039 |   0.218 |    0.215 | 
     | FE_RC_4113_0             | A2 ^ -> ZN ^ | OR2_X2    | 0.034 |   0.252 |    0.249 | 
     | FE_RC_4112_0             | A1 ^ -> ZN v | NAND2_X4  | 0.026 |   0.279 |    0.276 | 
     | FE_OCPC1714_n_42180      | A v -> ZN ^  | INV_X8    | 0.027 |   0.306 |    0.302 | 
     | mem_addr_reg[10]         | SE ^         | SDFF_X2   | 0.000 |   0.306 |    0.303 | 
     +----------------------------------------------------------------------------------+ 
Path 1057: VIOLATED Setup Check with Pin cpuregs_reg[6][27]/CK 
Endpoint:   cpuregs_reg[6][27]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[21]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.087
- Setup                         0.023
+ Phase Shift                   0.400
= Required Time                 0.464
- Arrival Time                  0.467
= Slack Time                   -0.003
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[21]        | CK ^         |          |       |  -0.002 |   -0.005 | 
     | reg_pc_reg[21]        | CK ^ -> Q ^  | DFF_X1   | 0.136 |   0.134 |    0.131 | 
     | FE_RC_483_0           | A2 ^ -> ZN v | NAND2_X1 | 0.022 |   0.156 |    0.153 | 
     | FE_RC_482_0           | A1 v -> ZN ^ | NOR2_X1  | 0.025 |   0.181 |    0.178 | 
     | add_1312_30_g186112   | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.224 |    0.221 | 
     | add_1312_30_g7584     | A1 ^ -> ZN ^ | AND3_X1  | 0.044 |   0.268 |    0.265 | 
     | add_1312_30_g7565_dup | A2 ^ -> ZN v | NAND2_X1 | 0.018 |   0.286 |    0.283 | 
     | FE_RC_461_0           | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.301 |    0.298 | 
     | FE_RC_460_0           | A ^ -> ZN v  | OAI21_X1 | 0.018 |   0.319 |    0.316 | 
     | FE_RC_2997_0          | A2 v -> ZN ^ | NAND2_X1 | 0.023 |   0.342 |    0.339 | 
     | FE_RC_2996_0          | A1 ^ -> ZN ^ | AND3_X4  | 0.045 |   0.387 |    0.384 | 
     | FE_RC_452_0           | A ^ -> ZN v  | INV_X8   | 0.011 |   0.399 |    0.395 | 
     | FE_OCPC2085_n_29234   | A v -> Z v   | BUF_X4   | 0.039 |   0.438 |    0.435 | 
     | g194453               | A1 v -> ZN ^ | NAND2_X1 | 0.017 |   0.455 |    0.452 | 
     | FE_RC_954_0           | A1 ^ -> ZN v | NAND2_X1 | 0.011 |   0.467 |    0.464 | 
     | cpuregs_reg[6][27]    | D v          | DFF_X1   | 0.000 |   0.467 |    0.464 | 
     +------------------------------------------------------------------------------+ 
Path 1058: VIOLATED Setup Check with Pin cpuregs_reg[15][11]/CK 
Endpoint:   cpuregs_reg[15][11]/SE (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[2]/QN    (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.031
- Setup                         0.084
+ Phase Shift                   0.400
= Required Time                 0.347
- Arrival Time                  0.350
= Slack Time                   -0.003
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[2]    | CK ^         |          |       |  -0.009 |   -0.012 | 
     | cpu_state_reg[2]    | CK ^ -> QN ^ | DFFR_X1  | 0.092 |   0.083 |    0.080 | 
     | FE_OFC389_n_6184    | A ^ -> ZN v  | INV_X2   | 0.016 |   0.099 |    0.096 | 
     | FE_OFC391_n_6184    | A v -> ZN ^  | INV_X1   | 0.015 |   0.115 |    0.112 | 
     | g21                 | A2 ^ -> ZN ^ | AND2_X2  | 0.039 |   0.153 |    0.150 | 
     | FE_RC_3181_0        | A2 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.192 |    0.189 | 
     | FE_OFC48_n_37230    | A ^ -> ZN v  | INV_X1   | 0.013 |   0.204 |    0.201 | 
     | g206168             | A1 v -> ZN ^ | NOR2_X2  | 0.031 |   0.235 |    0.232 | 
     | g206171             | A1 ^ -> ZN ^ | AND2_X4  | 0.048 |   0.284 |    0.281 | 
     | FE_RC_3255_0        | A1 ^ -> ZN v | NAND2_X4 | 0.035 |   0.319 |    0.316 | 
     | FE_OFC276_n_42926   | A v -> ZN ^  | INV_X8   | 0.028 |   0.347 |    0.344 | 
     | cpuregs_reg[15][11] | SE ^         | SDFF_X2  | 0.003 |   0.350 |    0.347 | 
     +----------------------------------------------------------------------------+ 
Path 1059: VIOLATED Setup Check with Pin cpuregs_reg[31][6]/CK 
Endpoint:   cpuregs_reg[31][6]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.027
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.396
- Arrival Time                  0.399
= Slack Time                   -0.003
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |   0.019 |    0.016 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.110 | 
     | g173022            | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.137 | 
     | FE_RC_2515_0       | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.146 | 
     | FE_RC_2513_0       | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.165 | 
     | FE_RC_2512_0       | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.190 | 
     | g30                | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.206 | 
     | g208697            | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.270 | 
     | FE_OFC379_n_45492  | A ^ -> Z ^   | BUF_X8   | 0.035 |   0.307 |    0.304 | 
     | g198855            | A1 ^ -> ZN ^ | AND2_X4  | 0.049 |   0.357 |    0.354 | 
     | g198866            | A1 ^ -> ZN v | NAND2_X1 | 0.022 |   0.379 |    0.376 | 
     | g202177            | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.399 |    0.396 | 
     | cpuregs_reg[31][6] | D ^          | DFF_X1   | 0.000 |   0.399 |    0.396 | 
     +---------------------------------------------------------------------------+ 
Path 1060: VIOLATED Setup Check with Pin cpuregs_reg[24][5]/CK 
Endpoint:   cpuregs_reg[24][5]/D (v) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.071
- Setup                         0.026
+ Phase Shift                   0.400
= Required Time                 0.445
- Arrival Time                  0.448
= Slack Time                   -0.003
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.016 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.110 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.137 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.146 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.165 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.190 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.206 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.256 | 
     | g205827             | A1 ^ -> ZN ^ | AND2_X2  | 0.061 |   0.320 |    0.317 | 
     | g205831             | A1 ^ -> ZN ^ | AND2_X4  | 0.043 |   0.363 |    0.360 | 
     | FE_OCPC2157_n_42590 | A ^ -> Z ^   | BUF_X4   | 0.032 |   0.395 |    0.392 | 
     | FE_OCPC2161_n_42590 | A ^ -> Z ^   | BUF_X2   | 0.033 |   0.428 |    0.425 | 
     | g190440             | B1 ^ -> ZN v | OAI22_X1 | 0.020 |   0.448 |    0.445 | 
     | cpuregs_reg[24][5]  | D v          | DFF_X1   | 0.000 |   0.448 |    0.445 | 
     +----------------------------------------------------------------------------+ 
Path 1061: VIOLATED Setup Check with Pin count_instr_reg[33]/CK 
Endpoint:   count_instr_reg[33]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[25]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.014
- Setup                         0.023
+ Phase Shift                   0.400
= Required Time                 0.363
- Arrival Time                  0.366
= Slack Time                   -0.003
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[25]     | CK ^         |          |       |   0.014 |    0.011 | 
     | count_instr_reg[25]     | CK ^ -> Q ^  | DFF_X1   | 0.113 |   0.127 |    0.124 | 
     | inc_add_1559_34_g1293   | A1 ^ -> ZN ^ | AND2_X2  | 0.042 |   0.169 |    0.166 | 
     | FE_RC_1449_0            | A4 ^ -> ZN v | NAND4_X4 | 0.032 |   0.201 |    0.198 | 
     | FE_RC_1450_0            | A v -> ZN ^  | INV_X4   | 0.020 |   0.221 |    0.219 | 
     | inc_add_1559_34_g1344_0 | A1 ^ -> ZN ^ | AND4_X4  | 0.060 |   0.281 |    0.278 | 
     | inc_add_1559_34_g1149   | A1 ^ -> ZN v | NAND2_X1 | 0.018 |   0.299 |    0.296 | 
     | inc_add_1559_34_g1098   | A v -> ZN v  | XNOR2_X1 | 0.038 |   0.337 |    0.334 | 
     | FE_RC_3346_0            | A2 v -> ZN ^ | NAND2_X1 | 0.018 |   0.354 |    0.352 | 
     | FE_RC_3345_0            | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.366 |    0.363 | 
     | count_instr_reg[33]     | D v          | DFF_X1   | 0.000 |   0.366 |    0.363 | 
     +--------------------------------------------------------------------------------+ 
Path 1062: VIOLATED Setup Check with Pin count_cycle_reg[43]/CK 
Endpoint:   count_cycle_reg[43]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[16]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.014
- Setup                         0.032
+ Phase Shift                   0.400
= Required Time                 0.354
- Arrival Time                  0.357
= Slack Time                   -0.003
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                             |              |          |       |  Time   |   Time   | 
     |-----------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[16]         | CK ^         |          |       |   0.014 |    0.011 | 
     | count_cycle_reg[16]         | CK ^ -> Q ^  | DFF_X1   | 0.117 |   0.131 |    0.129 | 
     | inc_add_1428_40_g188502     | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.174 |    0.171 | 
     | FE_RC_3339_0                | A1 ^ -> ZN v | NAND4_X4 | 0.024 |   0.198 |    0.195 | 
     | FE_RC_3340_0                | A v -> ZN ^  | INV_X4   | 0.019 |   0.217 |    0.214 | 
     | inc_add_1428_40_g1344_0_dup | A1 ^ -> ZN ^ | AND4_X4  | 0.067 |   0.284 |    0.281 | 
     | inc_add_1428_40_g188749     | A1 ^ -> ZN ^ | AND2_X2  | 0.044 |   0.328 |    0.325 | 
     | FE_RC_4180_0                | A ^ -> ZN v  | INV_X2   | 0.008 |   0.336 |    0.333 | 
     | FE_RC_4179_0                | A1 v -> ZN ^ | OAI22_X2 | 0.021 |   0.357 |    0.354 | 
     | count_cycle_reg[43]         | D ^          | DFF_X1   | 0.000 |   0.357 |    0.354 | 
     +------------------------------------------------------------------------------------+ 
Path 1063: VIOLATED Setup Check with Pin cpuregs_reg[24][7]/CK 
Endpoint:   cpuregs_reg[24][7]/D (v) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.071
- Setup                         0.026
+ Phase Shift                   0.400
= Required Time                 0.445
- Arrival Time                  0.448
= Slack Time                   -0.003
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.017 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.110 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.137 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.146 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.166 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.190 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.206 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.256 | 
     | g205827             | A1 ^ -> ZN ^ | AND2_X2  | 0.061 |   0.320 |    0.317 | 
     | g205831             | A1 ^ -> ZN ^ | AND2_X4  | 0.043 |   0.363 |    0.361 | 
     | FE_OCPC2157_n_42590 | A ^ -> Z ^   | BUF_X4   | 0.032 |   0.395 |    0.392 | 
     | FE_OCPC2161_n_42590 | A ^ -> Z ^   | BUF_X2   | 0.033 |   0.428 |    0.425 | 
     | g190449             | B1 ^ -> ZN v | OAI22_X1 | 0.020 |   0.448 |    0.445 | 
     | cpuregs_reg[24][7]  | D v          | DFF_X1   | 0.000 |   0.448 |    0.445 | 
     +----------------------------------------------------------------------------+ 
Path 1064: VIOLATED Setup Check with Pin cpuregs_reg[2][5]/CK 
Endpoint:   cpuregs_reg[2][5]/D  (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.392
- Arrival Time                  0.395
= Slack Time                   -0.003
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                              |              |          |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]            | CK ^         |          |       |   0.019 |    0.017 | 
     | latched_rd_reg[3]            | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.110 | 
     | g173022                      | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.137 | 
     | FE_RC_2515_0                 | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.146 | 
     | FE_RC_2513_0                 | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.166 | 
     | FE_RC_2512_0                 | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.190 | 
     | g30                          | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.206 | 
     | g208697                      | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.270 | 
     | FE_RC_4216_0                 | A1 ^ -> ZN v | NAND2_X4 | 0.033 |   0.306 |    0.303 | 
     | FE_OCPC2235_FE_OFN27_n_45323 | A v -> Z v   | BUF_X4   | 0.032 |   0.338 |    0.336 | 
     | FE_OFC566_n_45323            | A v -> ZN ^  | INV_X8   | 0.022 |   0.360 |    0.357 | 
     | g195964                      | A1 ^ -> ZN v | NAND2_X1 | 0.016 |   0.376 |    0.374 | 
     | g208527                      | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.395 |    0.392 | 
     | cpuregs_reg[2][5]            | D ^          | DFF_X1   | 0.000 |   0.395 |    0.392 | 
     +-------------------------------------------------------------------------------------+ 
Path 1065: VIOLATED Setup Check with Pin cpuregs_reg[2][6]/CK 
Endpoint:   cpuregs_reg[2][6]/D  (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.024
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.393
- Arrival Time                  0.396
= Slack Time                   -0.003
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                              |              |          |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]            | CK ^         |          |       |   0.019 |    0.017 | 
     | latched_rd_reg[3]            | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.110 | 
     | g173022                      | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.137 | 
     | FE_RC_2515_0                 | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.146 | 
     | FE_RC_2513_0                 | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.166 | 
     | FE_RC_2512_0                 | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.190 | 
     | g30                          | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.206 | 
     | g208697                      | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.270 | 
     | FE_RC_4216_0                 | A1 ^ -> ZN v | NAND2_X4 | 0.033 |   0.306 |    0.303 | 
     | FE_OCPC2235_FE_OFN27_n_45323 | A v -> Z v   | BUF_X4   | 0.032 |   0.338 |    0.336 | 
     | FE_OFC566_n_45323            | A v -> ZN ^  | INV_X8   | 0.022 |   0.360 |    0.357 | 
     | g208534                      | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.377 |    0.374 | 
     | g208533                      | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.396 |    0.393 | 
     | cpuregs_reg[2][6]            | D ^          | DFF_X1   | 0.000 |   0.396 |    0.393 | 
     +-------------------------------------------------------------------------------------+ 
Path 1066: VIOLATED Setup Check with Pin cpuregs_reg[11][0]/CK 
Endpoint:   cpuregs_reg[11][0]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.018
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.388
- Arrival Time                  0.391
= Slack Time                   -0.003
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.017 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.110 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.137 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.146 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.166 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.190 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.206 | 
     | g208697             | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.270 | 
     | g208690             | A1 ^ -> ZN ^ | AND2_X4  | 0.037 |   0.310 |    0.308 | 
     | FE_OCPC1080_n_45486 | A ^ -> ZN v  | INV_X4   | 0.021 |   0.331 |    0.328 | 
     | FE_OCPC1082_n_45486 | A v -> ZN ^  | INV_X16  | 0.024 |   0.355 |    0.352 | 
     | g205595             | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.372 |    0.369 | 
     | g205594             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.391 |    0.388 | 
     | cpuregs_reg[11][0]  | D ^          | DFF_X1   | 0.000 |   0.391 |    0.388 | 
     +----------------------------------------------------------------------------+ 
Path 1067: VIOLATED Setup Check with Pin cpuregs_reg[20][30]/CK 
Endpoint:   cpuregs_reg[20][30]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[21]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.078
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.450
- Arrival Time                  0.452
= Slack Time                   -0.003
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                               |              |           |       |  Time   |   Time   | 
     |-------------------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[21]                | CK ^         |           |       |  -0.002 |   -0.005 | 
     | reg_pc_reg[21]                | CK ^ -> Q ^  | DFF_X1    | 0.136 |   0.134 |    0.131 | 
     | FE_RC_483_0                   | A2 ^ -> ZN v | NAND2_X1  | 0.022 |   0.156 |    0.154 | 
     | FE_RC_482_0                   | A1 v -> ZN ^ | NOR2_X1   | 0.025 |   0.181 |    0.179 | 
     | add_1312_30_g186112           | A1 ^ -> ZN ^ | AND2_X2   | 0.043 |   0.224 |    0.222 | 
     | add_1312_30_g7575             | A1 ^ -> ZN ^ | AND3_X1   | 0.044 |   0.268 |    0.266 | 
     | add_1312_30_g7561             | A2 ^ -> ZN v | NAND2_X1  | 0.019 |   0.287 |    0.284 | 
     | FE_OCPC955_add_1312_30_n_8678 | A v -> ZN ^  | INV_X1    | 0.014 |   0.301 |    0.298 | 
     | FE_RC_463_0                   | A1 ^ -> ZN v | NAND2_X1  | 0.012 |   0.312 |    0.310 | 
     | FE_RC_462_0                   | A1 v -> ZN ^ | NAND2_X1  | 0.017 |   0.329 |    0.327 | 
     | g204791                       | A1 ^ -> ZN v | NAND2_X2  | 0.015 |   0.344 |    0.342 | 
     | g208948                       | A v -> ZN ^  | OAI221_X4 | 0.069 |   0.413 |    0.411 | 
     | g204795                       | A1 ^ -> ZN v | NAND2_X1  | 0.025 |   0.438 |    0.436 | 
     | FE_RC_802_0                   | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.452 |    0.450 | 
     | cpuregs_reg[20][30]           | D ^          | DFF_X1    | 0.000 |   0.452 |    0.450 | 
     +---------------------------------------------------------------------------------------+ 
Path 1068: VIOLATED Setup Check with Pin cpuregs_reg[19][15]/CK 
Endpoint:   cpuregs_reg[19][15]/SE (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.031
- Setup                         0.084
+ Phase Shift                   0.400
= Required Time                 0.346
- Arrival Time                  0.349
= Slack Time                   -0.003
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                              |              |          |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]            | CK ^         |          |       |   0.019 |    0.017 | 
     | latched_rd_reg[3]            | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.110 | 
     | g173022                      | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.137 | 
     | FE_RC_2515_0                 | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.146 | 
     | FE_RC_2513_0                 | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.166 | 
     | FE_RC_2512_0                 | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.190 | 
     | g30                          | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.207 | 
     | g208697                      | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.270 | 
     | g208701                      | A1 ^ -> ZN ^ | AND2_X4  | 0.041 |   0.314 |    0.311 | 
     | FE_OFC56_n_45496             | A ^ -> ZN v  | INV_X8   | 0.014 |   0.328 |    0.325 | 
     | FE_OCPC1102_FE_OFN31_n_45496 | A v -> ZN ^  | INV_X8   | 0.020 |   0.348 |    0.345 | 
     | cpuregs_reg[19][15]          | SE ^         | SDFF_X1  | 0.001 |   0.349 |    0.346 | 
     +-------------------------------------------------------------------------------------+ 
Path 1069: VIOLATED Setup Check with Pin cpuregs_reg[25][17]/CK 
Endpoint:   cpuregs_reg[25][17]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.071
- Setup                         0.033
+ Phase Shift                   0.400
= Required Time                 0.439
- Arrival Time                  0.441
= Slack Time                   -0.002
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.006 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.143 | 
     | g201449             | A1 ^ -> ZN ^ | AND3_X1  | 0.057 |   0.203 |    0.200 | 
     | g192202_dup         | A2 ^ -> ZN v | NAND2_X2 | 0.017 |   0.220 |    0.217 | 
     | add_1312_30_g192201 | A1 v -> ZN ^ | NOR2_X2  | 0.019 |   0.239 |    0.236 | 
     | add_1312_30_g7587   | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.255 |    0.253 | 
     | g196494             | A v -> Z v   | XOR2_X1  | 0.058 |   0.313 |    0.311 | 
     | FE_RC_581_0         | A1 v -> ZN ^ | OAI22_X2 | 0.040 |   0.353 |    0.350 | 
     | FE_RC_579_0         | A1 ^ -> ZN v | NOR2_X4  | 0.018 |   0.371 |    0.368 | 
     | FE_RC_580_0         | A v -> ZN ^  | INV_X8   | 0.025 |   0.396 |    0.393 | 
     | FE_OFC433_n_37491   | A ^ -> ZN v  | INV_X2   | 0.021 |   0.416 |    0.414 | 
     | g198415             | A1 v -> ZN ^ | OAI22_X1 | 0.025 |   0.441 |    0.439 | 
     | cpuregs_reg[25][17] | D ^          | DFF_X1   | 0.000 |   0.441 |    0.439 | 
     +----------------------------------------------------------------------------+ 
Path 1070: VIOLATED Setup Check with Pin count_instr_reg[51]/CK 
Endpoint:   count_instr_reg[51]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[25]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.014
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.385
- Arrival Time                  0.388
= Slack Time                   -0.002
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[25]     | CK ^         |          |       |   0.014 |    0.011 | 
     | count_instr_reg[25]     | CK ^ -> Q ^  | DFF_X1   | 0.113 |   0.127 |    0.124 | 
     | inc_add_1559_34_g1293   | A1 ^ -> ZN ^ | AND2_X2  | 0.042 |   0.169 |    0.167 | 
     | FE_RC_1449_0            | A4 ^ -> ZN v | NAND4_X4 | 0.032 |   0.201 |    0.199 | 
     | FE_RC_1450_0            | A v -> ZN ^  | INV_X4   | 0.020 |   0.221 |    0.219 | 
     | g185455                 | A1 ^ -> ZN ^ | AND4_X4  | 0.058 |   0.279 |    0.277 | 
     | g185452                 | A1 ^ -> ZN ^ | AND2_X1  | 0.038 |   0.317 |    0.315 | 
     | inc_add_1559_34_g185451 | A ^ -> ZN ^  | XNOR2_X1 | 0.038 |   0.355 |    0.353 | 
     | g203422                 | A1 ^ -> ZN v | AOI22_X1 | 0.017 |   0.372 |    0.370 | 
     | g171944                 | A v -> ZN ^  | INV_X1   | 0.015 |   0.388 |    0.385 | 
     | count_instr_reg[51]     | D ^          | DFF_X1   | 0.000 |   0.388 |    0.385 | 
     +--------------------------------------------------------------------------------+ 
Path 1071: VIOLATED Setup Check with Pin cpuregs_reg[30][12]/CK 
Endpoint:   cpuregs_reg[30][12]/SE (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.337
- Arrival Time                  0.339
= Slack Time                   -0.002
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.017 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.111 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.137 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.146 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.166 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.191 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.207 | 
     | g208697             | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.271 | 
     | g204674             | A1 ^ -> ZN ^ | AND3_X4  | 0.061 |   0.334 |    0.332 | 
     | cpuregs_reg[30][12] | SE ^         | SDFF_X1  | 0.005 |   0.339 |    0.337 | 
     +----------------------------------------------------------------------------+ 
Path 1072: VIOLATED Setup Check with Pin cpuregs_reg[12][8]/CK 
Endpoint:   cpuregs_reg[12][8]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.075
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.444
- Arrival Time                  0.447
= Slack Time                   -0.002
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.017 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.111 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.137 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.146 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.166 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.191 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.207 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.257 | 
     | g170963_dup195219   | A1 ^ -> ZN ^ | AND2_X2  | 0.053 |   0.312 |    0.310 | 
     | FE_OCPC2052_n_31169 | A ^ -> Z ^   | BUF_X2   | 0.030 |   0.343 |    0.340 | 
     | FE_RC_765_0         | A1 ^ -> ZN v | NAND2_X4 | 0.022 |   0.365 |    0.362 | 
     | FE_RC_766_0         | A v -> ZN ^  | INV_X16  | 0.021 |   0.386 |    0.384 | 
     | FE_OCPC2079_n_32136 | A ^ -> Z ^   | BUF_X4   | 0.030 |   0.416 |    0.414 | 
     | g170485             | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.428 |    0.425 | 
     | g168901             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.447 |    0.444 | 
     | cpuregs_reg[12][8]  | D ^          | DFF_X1   | 0.000 |   0.447 |    0.444 | 
     +----------------------------------------------------------------------------+ 
Path 1073: VIOLATED Setup Check with Pin count_instr_reg[24]/CK 
Endpoint:   count_instr_reg[24]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[17]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.013
- Setup                         0.023
+ Phase Shift                   0.400
= Required Time                 0.364
- Arrival Time                  0.366
= Slack Time                   -0.002
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[17]   | CK ^         |          |       |   0.014 |    0.012 | 
     | count_instr_reg[17]   | CK ^ -> Q ^  | DFF_X1   | 0.118 |   0.132 |    0.130 | 
     | inc_add_1559_34_g1306 | A1 ^ -> ZN ^ | AND2_X2  | 0.044 |   0.176 |    0.174 | 
     | inc_add_1559_34_g1270 | A1 ^ -> ZN ^ | AND2_X1  | 0.054 |   0.230 |    0.228 | 
     | inc_add_1559_34_g1245 | A1 ^ -> ZN ^ | AND2_X4  | 0.041 |   0.271 |    0.268 | 
     | inc_add_1559_34_g1190 | A2 ^ -> ZN v | NAND2_X1 | 0.016 |   0.287 |    0.285 | 
     | inc_add_1559_34_g1137 | A v -> ZN v  | XNOR2_X1 | 0.038 |   0.325 |    0.323 | 
     | g172129               | A1 v -> ZN ^ | AOI22_X1 | 0.032 |   0.357 |    0.355 | 
     | g171971               | A ^ -> ZN v  | INV_X1   | 0.009 |   0.366 |    0.364 | 
     | count_instr_reg[24]   | D v          | DFF_X1   | 0.000 |   0.366 |    0.364 | 
     +------------------------------------------------------------------------------+ 
Path 1074: VIOLATED Setup Check with Pin cpuregs_reg[2][7]/CK 
Endpoint:   cpuregs_reg[2][7]/D  (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.024
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.393
- Arrival Time                  0.395
= Slack Time                   -0.002
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                              |              |          |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]            | CK ^         |          |       |   0.019 |    0.017 | 
     | latched_rd_reg[3]            | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.111 | 
     | g173022                      | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.137 | 
     | FE_RC_2515_0                 | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.146 | 
     | FE_RC_2513_0                 | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.166 | 
     | FE_RC_2512_0                 | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.191 | 
     | g30                          | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.207 | 
     | g208697                      | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.271 | 
     | FE_RC_4216_0                 | A1 ^ -> ZN v | NAND2_X4 | 0.033 |   0.306 |    0.304 | 
     | FE_OCPC2235_FE_OFN27_n_45323 | A v -> Z v   | BUF_X4   | 0.032 |   0.338 |    0.336 | 
     | FE_OFC566_n_45323            | A v -> ZN ^  | INV_X8   | 0.022 |   0.360 |    0.358 | 
     | g208542                      | A1 ^ -> ZN v | NAND2_X1 | 0.016 |   0.377 |    0.374 | 
     | g191987                      | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.395 |    0.393 | 
     | cpuregs_reg[2][7]            | D ^          | DFF_X1   | 0.000 |   0.395 |    0.393 | 
     +-------------------------------------------------------------------------------------+ 
Path 1075: VIOLATED Setup Check with Pin cpuregs_reg[12][12]/CK 
Endpoint:   cpuregs_reg[12][12]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.078
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.448
- Arrival Time                  0.450
= Slack Time                   -0.002
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.017 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.111 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.137 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.146 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.166 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.191 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.207 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.257 | 
     | g170963_dup195219   | A1 ^ -> ZN ^ | AND2_X2  | 0.053 |   0.312 |    0.310 | 
     | FE_OCPC2052_n_31169 | A ^ -> Z ^   | BUF_X2   | 0.030 |   0.343 |    0.341 | 
     | FE_RC_765_0         | A1 ^ -> ZN v | NAND2_X4 | 0.022 |   0.365 |    0.363 | 
     | FE_RC_766_0         | A v -> ZN ^  | INV_X16  | 0.021 |   0.386 |    0.384 | 
     | FE_OCPC2080_n_32136 | A ^ -> Z ^   | BUF_X8   | 0.032 |   0.418 |    0.416 | 
     | g182703             | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.432 |    0.430 | 
     | g168905             | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.450 |    0.448 | 
     | cpuregs_reg[12][12] | D ^          | DFF_X1   | 0.000 |   0.450 |    0.448 | 
     +----------------------------------------------------------------------------+ 
Path 1076: VIOLATED Setup Check with Pin count_instr_reg[23]/CK 
Endpoint:   count_instr_reg[23]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[17]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.015
- Setup                         0.023
+ Phase Shift                   0.400
= Required Time                 0.362
- Arrival Time                  0.365
= Slack Time                   -0.002
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[17]   | CK ^         |          |       |   0.014 |    0.012 | 
     | count_instr_reg[17]   | CK ^ -> Q ^  | DFF_X1   | 0.118 |   0.132 |    0.130 | 
     | inc_add_1559_34_g1306 | A1 ^ -> ZN ^ | AND2_X2  | 0.044 |   0.176 |    0.174 | 
     | inc_add_1559_34_g1270 | A1 ^ -> ZN ^ | AND2_X1  | 0.054 |   0.230 |    0.228 | 
     | inc_add_1559_34_g1259 | A ^ -> ZN v  | INV_X1   | 0.014 |   0.244 |    0.241 | 
     | inc_add_1559_34_g1248 | A1 v -> ZN ^ | NOR3_X1  | 0.034 |   0.277 |    0.275 | 
     | inc_add_1559_34_g1203 | A2 ^ -> ZN v | NAND2_X1 | 0.019 |   0.296 |    0.294 | 
     | inc_add_1559_34_g1138 | A v -> ZN v  | XNOR2_X1 | 0.038 |   0.334 |    0.332 | 
     | FE_RC_4169_0          | A2 v -> ZN ^ | NAND2_X1 | 0.018 |   0.353 |    0.350 | 
     | FE_RC_4168_0          | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.365 |    0.362 | 
     | count_instr_reg[23]   | D v          | DFF_X1   | 0.000 |   0.365 |    0.362 | 
     +------------------------------------------------------------------------------+ 
Path 1077: VIOLATED Setup Check with Pin cpuregs_reg[30][13]/CK 
Endpoint:   cpuregs_reg[30][13]/SE (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.085
+ Phase Shift                   0.400
= Required Time                 0.337
- Arrival Time                  0.339
= Slack Time                   -0.002
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.017 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.111 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.138 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.147 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.166 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.191 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.207 | 
     | g208697             | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.271 | 
     | g204674             | A1 ^ -> ZN ^ | AND3_X4  | 0.061 |   0.334 |    0.332 | 
     | cpuregs_reg[30][13] | SE ^         | SDFF_X2  | 0.005 |   0.339 |    0.337 | 
     +----------------------------------------------------------------------------+ 
Path 1078: VIOLATED Setup Check with Pin cpuregs_reg[27][16]/CK 
Endpoint:   cpuregs_reg[27][16]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.073
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.443
- Arrival Time                  0.445
= Slack Time                   -0.002
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.006 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.144 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.177 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.213 | 
     | add_1312_30_g175238 | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.257 |    0.255 | 
     | add_1312_30_g189927 | A ^ -> Z ^   | XOR2_X1  | 0.048 |   0.304 |    0.303 | 
     | g172807             | A1 ^ -> ZN v | NAND2_X1 | 0.020 |   0.324 |    0.323 | 
     | FE_RC_511_0         | A1 v -> ZN v | AND2_X4  | 0.036 |   0.361 |    0.359 | 
     | FE_RC_512_0         | A v -> ZN ^  | INV_X16  | 0.018 |   0.379 |    0.377 | 
     | FE_OCPC2073_n_29066 | A ^ -> Z ^   | BUF_X8   | 0.033 |   0.412 |    0.410 | 
     | g198852             | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.426 |    0.424 | 
     | g208182             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.445 |    0.443 | 
     | cpuregs_reg[27][16] | D ^          | DFF_X1   | 0.000 |   0.445 |    0.443 | 
     +----------------------------------------------------------------------------+ 
Path 1079: VIOLATED Setup Check with Pin count_cycle_reg[40]/CK 
Endpoint:   count_cycle_reg[40]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[16]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.014
- Setup                         0.032
+ Phase Shift                   0.400
= Required Time                 0.354
- Arrival Time                  0.356
= Slack Time                   -0.002
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                             |              |          |       |  Time   |   Time   | 
     |-----------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[16]         | CK ^         |          |       |   0.014 |    0.012 | 
     | count_cycle_reg[16]         | CK ^ -> Q ^  | DFF_X1   | 0.117 |   0.131 |    0.129 | 
     | inc_add_1428_40_g188502     | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.174 |    0.172 | 
     | FE_RC_3339_0                | A1 ^ -> ZN v | NAND4_X4 | 0.024 |   0.198 |    0.196 | 
     | FE_RC_3340_0                | A v -> ZN ^  | INV_X4   | 0.019 |   0.217 |    0.215 | 
     | inc_add_1428_40_g1344_0_dup | A1 ^ -> ZN ^ | AND4_X4  | 0.067 |   0.284 |    0.282 | 
     | inc_add_1428_40_g1154       | A1 ^ -> ZN ^ | AND2_X2  | 0.044 |   0.328 |    0.326 | 
     | FE_RC_4172_0                | A ^ -> ZN v  | INV_X2   | 0.008 |   0.336 |    0.334 | 
     | FE_RC_4171_0                | A1 v -> ZN ^ | OAI22_X2 | 0.020 |   0.356 |    0.354 | 
     | count_cycle_reg[40]         | D ^          | DFF_X1   | 0.000 |   0.356 |    0.354 | 
     +------------------------------------------------------------------------------------+ 
Path 1080: VIOLATED Setup Check with Pin cpuregs_reg[30][9]/CK 
Endpoint:   cpuregs_reg[30][9]/SE (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.085
+ Phase Shift                   0.400
= Required Time                 0.337
- Arrival Time                  0.339
= Slack Time                   -0.002
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |   0.019 |    0.018 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.111 | 
     | g173022            | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.138 | 
     | FE_RC_2515_0       | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.147 | 
     | FE_RC_2513_0       | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.167 | 
     | FE_RC_2512_0       | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.191 | 
     | g30                | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.207 | 
     | g208697            | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.271 | 
     | g204674            | A1 ^ -> ZN ^ | AND3_X4  | 0.061 |   0.334 |    0.332 | 
     | cpuregs_reg[30][9] | SE ^         | SDFF_X2  | 0.005 |   0.339 |    0.337 | 
     +---------------------------------------------------------------------------+ 
Path 1081: VIOLATED Setup Check with Pin count_cycle_reg[47]/CK 
Endpoint:   count_cycle_reg[47]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[16]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.014
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.355
- Arrival Time                  0.357
= Slack Time                   -0.002
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                             |              |          |       |  Time   |   Time   | 
     |-----------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[16]         | CK ^         |          |       |   0.014 |    0.012 | 
     | count_cycle_reg[16]         | CK ^ -> Q ^  | DFF_X1   | 0.117 |   0.131 |    0.129 | 
     | inc_add_1428_40_g188502     | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.174 |    0.172 | 
     | FE_RC_3339_0                | A1 ^ -> ZN v | NAND4_X4 | 0.024 |   0.198 |    0.196 | 
     | FE_RC_3340_0                | A v -> ZN ^  | INV_X4   | 0.019 |   0.217 |    0.215 | 
     | inc_add_1428_40_g1344_0_dup | A1 ^ -> ZN ^ | AND4_X4  | 0.067 |   0.284 |    0.282 | 
     | inc_add_1428_40_g188745     | A1 ^ -> ZN ^ | AND2_X2  | 0.038 |   0.322 |    0.320 | 
     | FE_RC_1466_0                | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.334 |    0.332 | 
     | FE_RC_3296_0                | B1 v -> ZN ^ | AOI21_X1 | 0.023 |   0.357 |    0.355 | 
     | count_cycle_reg[47]         | D ^          | DFF_X1   | 0.000 |   0.357 |    0.355 | 
     +------------------------------------------------------------------------------------+ 
Path 1082: VIOLATED Setup Check with Pin cpuregs_reg[12][9]/CK 
Endpoint:   cpuregs_reg[12][9]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.079
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.449
- Arrival Time                  0.451
= Slack Time                   -0.002
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.018 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.111 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.138 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.147 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.167 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.191 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.207 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.257 | 
     | g170963_dup195219   | A1 ^ -> ZN ^ | AND2_X2  | 0.053 |   0.312 |    0.311 | 
     | FE_OCPC2052_n_31169 | A ^ -> Z ^   | BUF_X2   | 0.030 |   0.343 |    0.341 | 
     | FE_RC_765_0         | A1 ^ -> ZN v | NAND2_X4 | 0.022 |   0.365 |    0.363 | 
     | FE_RC_766_0         | A v -> ZN ^  | INV_X16  | 0.021 |   0.386 |    0.384 | 
     | FE_OCPC2080_n_32136 | A ^ -> Z ^   | BUF_X8   | 0.032 |   0.418 |    0.416 | 
     | g182760             | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.432 |    0.430 | 
     | g168902             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.451 |    0.449 | 
     | cpuregs_reg[12][9]  | D ^          | DFF_X1   | 0.000 |   0.451 |    0.449 | 
     +----------------------------------------------------------------------------+ 
Path 1083: VIOLATED Setup Check with Pin count_instr_reg[39]/CK 
Endpoint:   count_instr_reg[39]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[25]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.014
- Setup                         0.024
+ Phase Shift                   0.400
= Required Time                 0.362
- Arrival Time                  0.364
= Slack Time                   -0.002
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +--------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                              |              |           |       |  Time   |   Time   | 
     |------------------------------+--------------+-----------+-------+---------+----------| 
     | count_instr_reg[25]          | CK ^         |           |       |   0.014 |    0.012 | 
     | count_instr_reg[25]          | CK ^ -> Q ^  | DFF_X1    | 0.113 |   0.127 |    0.125 | 
     | inc_add_1559_34_g1293        | A1 ^ -> ZN ^ | AND2_X2   | 0.042 |   0.169 |    0.167 | 
     | FE_RC_1449_0                 | A4 ^ -> ZN v | NAND4_X4  | 0.032 |   0.201 |    0.199 | 
     | FE_RC_1450_0                 | A v -> ZN ^  | INV_X4    | 0.020 |   0.221 |    0.220 | 
     | inc_add_1559_34_g1194_175230 | A1 ^ -> ZN ^ | AND4_X4   | 0.057 |   0.278 |    0.276 | 
     | inc_add_1559_34_g1174        | A1 ^ -> ZN ^ | AND2_X2   | 0.034 |   0.312 |    0.310 | 
     | FE_RC_3312_0                 | A3 ^ -> ZN v | NAND3_X1  | 0.021 |   0.332 |    0.330 | 
     | FE_RC_3311_0                 | A v -> ZN ^  | OAI221_X1 | 0.023 |   0.355 |    0.353 | 
     | g171977                      | A ^ -> ZN v  | INV_X1    | 0.009 |   0.364 |    0.362 | 
     | count_instr_reg[39]          | D v          | DFF_X1    | 0.000 |   0.364 |    0.362 | 
     +--------------------------------------------------------------------------------------+ 
Path 1084: VIOLATED Setup Check with Pin cpuregs_reg[31][8]/CK 
Endpoint:   cpuregs_reg[31][8]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.027
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.396
- Arrival Time                  0.398
= Slack Time                   -0.002
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |   0.019 |    0.018 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.111 | 
     | g173022            | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.138 | 
     | FE_RC_2515_0       | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.147 | 
     | FE_RC_2513_0       | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.167 | 
     | FE_RC_2512_0       | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.191 | 
     | g30                | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.207 | 
     | g208697            | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.271 | 
     | FE_OFC379_n_45492  | A ^ -> Z ^   | BUF_X8   | 0.035 |   0.307 |    0.306 | 
     | g198855            | A1 ^ -> ZN ^ | AND2_X4  | 0.049 |   0.357 |    0.355 | 
     | g198870            | A1 ^ -> ZN v | NAND2_X1 | 0.021 |   0.378 |    0.376 | 
     | g198869            | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.398 |    0.396 | 
     | cpuregs_reg[31][8] | D ^          | DFF_X1   | 0.000 |   0.398 |    0.396 | 
     +---------------------------------------------------------------------------+ 
Path 1085: VIOLATED Setup Check with Pin count_cycle_reg[42]/CK 
Endpoint:   count_cycle_reg[42]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[16]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.015
- Setup                         0.033
+ Phase Shift                   0.400
= Required Time                 0.353
- Arrival Time                  0.354
= Slack Time                   -0.002
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                             |              |          |       |  Time   |   Time   | 
     |-----------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[16]         | CK ^         |          |       |   0.014 |    0.012 | 
     | count_cycle_reg[16]         | CK ^ -> Q ^  | DFF_X1   | 0.117 |   0.131 |    0.130 | 
     | inc_add_1428_40_g188502     | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.174 |    0.172 | 
     | FE_RC_3339_0                | A1 ^ -> ZN v | NAND4_X4 | 0.024 |   0.198 |    0.196 | 
     | FE_RC_3340_0                | A v -> ZN ^  | INV_X4   | 0.019 |   0.217 |    0.215 | 
     | inc_add_1428_40_g1344_0_dup | A1 ^ -> ZN ^ | AND4_X4  | 0.067 |   0.284 |    0.282 | 
     | inc_add_1428_40_g1182       | A1 ^ -> ZN ^ | AND2_X2  | 0.039 |   0.323 |    0.322 | 
     | FE_RC_4160_0                | A ^ -> ZN v  | INV_X1   | 0.007 |   0.331 |    0.329 | 
     | FE_RC_4159_0                | A1 v -> ZN ^ | OAI22_X1 | 0.023 |   0.354 |    0.353 | 
     | count_cycle_reg[42]         | D ^          | DFF_X1   | 0.000 |   0.354 |    0.353 | 
     +------------------------------------------------------------------------------------+ 
Path 1086: VIOLATED Setup Check with Pin mem_addr_reg[2]/CK 
Endpoint:   mem_addr_reg[2]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_do_rinst_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.014
- Setup                         0.084
+ Phase Shift                   0.400
= Required Time                 0.302
- Arrival Time                  0.304
= Slack Time                   -0.002
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +----------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                          |              |           |       |  Time   |   Time   | 
     |--------------------------+--------------+-----------+-------+---------+----------| 
     | mem_do_rinst_reg         | CK ^         |           |       |  -0.006 |   -0.008 | 
     | mem_do_rinst_reg         | CK ^ -> Q v  | DFF_X1    | 0.103 |   0.097 |    0.095 | 
     | FE_OCPC1727_mem_do_rinst | A v -> Z v   | BUF_X1    | 0.033 |   0.130 |    0.128 | 
     | g97117__204089           | A1 v -> ZN v | OR2_X4    | 0.050 |   0.179 |    0.178 | 
     | g209096                  | C1 v -> ZN ^ | OAI211_X1 | 0.039 |   0.218 |    0.217 | 
     | FE_RC_4113_0             | A2 ^ -> ZN ^ | OR2_X2    | 0.034 |   0.252 |    0.251 | 
     | FE_RC_4112_0             | A1 ^ -> ZN v | NAND2_X4  | 0.026 |   0.279 |    0.277 | 
     | FE_OCPC1712_n_42180      | A v -> ZN ^  | INV_X8    | 0.025 |   0.304 |    0.302 | 
     | mem_addr_reg[2]          | SE ^         | SDFF_X1   | 0.000 |   0.304 |    0.302 | 
     +----------------------------------------------------------------------------------+ 
Path 1087: VIOLATED Setup Check with Pin mem_addr_reg[8]/CK 
Endpoint:   mem_addr_reg[8]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_do_rinst_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.013
- Setup                         0.084
+ Phase Shift                   0.400
= Required Time                 0.302
- Arrival Time                  0.304
= Slack Time                   -0.002
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +----------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                          |              |           |       |  Time   |   Time   | 
     |--------------------------+--------------+-----------+-------+---------+----------| 
     | mem_do_rinst_reg         | CK ^         |           |       |  -0.006 |   -0.008 | 
     | mem_do_rinst_reg         | CK ^ -> Q v  | DFF_X1    | 0.103 |   0.097 |    0.095 | 
     | FE_OCPC1727_mem_do_rinst | A v -> Z v   | BUF_X1    | 0.033 |   0.130 |    0.128 | 
     | g97117__204089           | A1 v -> ZN v | OR2_X4    | 0.050 |   0.179 |    0.178 | 
     | g209096                  | C1 v -> ZN ^ | OAI211_X1 | 0.039 |   0.218 |    0.217 | 
     | FE_RC_4113_0             | A2 ^ -> ZN ^ | OR2_X2    | 0.034 |   0.252 |    0.251 | 
     | FE_RC_4112_0             | A1 ^ -> ZN v | NAND2_X4  | 0.026 |   0.279 |    0.277 | 
     | FE_OCPC1712_n_42180      | A v -> ZN ^  | INV_X8    | 0.025 |   0.304 |    0.302 | 
     | mem_addr_reg[8]          | SE ^         | SDFF_X1   | 0.000 |   0.304 |    0.302 | 
     +----------------------------------------------------------------------------------+ 
Path 1088: VIOLATED Setup Check with Pin cpuregs_reg[30][10]/CK 
Endpoint:   cpuregs_reg[30][10]/SE (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.337
- Arrival Time                  0.338
= Slack Time                   -0.001
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.018 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.111 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.138 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.147 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.167 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.191 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.208 | 
     | g208697             | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.271 | 
     | g204674             | A1 ^ -> ZN ^ | AND3_X4  | 0.061 |   0.334 |    0.333 | 
     | cpuregs_reg[30][10] | SE ^         | SDFF_X1  | 0.004 |   0.338 |    0.337 | 
     +----------------------------------------------------------------------------+ 
Path 1089: VIOLATED Setup Check with Pin cpuregs_reg[19][27]/CK 
Endpoint:   cpuregs_reg[19][27]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[21]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.087
- Setup                         0.023
+ Phase Shift                   0.400
= Required Time                 0.464
- Arrival Time                  0.465
= Slack Time                   -0.001
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[21]        | CK ^         |          |       |  -0.002 |   -0.004 | 
     | reg_pc_reg[21]        | CK ^ -> Q ^  | DFF_X1   | 0.136 |   0.134 |    0.133 | 
     | FE_RC_483_0           | A2 ^ -> ZN v | NAND2_X1 | 0.022 |   0.156 |    0.155 | 
     | FE_RC_482_0           | A1 v -> ZN ^ | NOR2_X1  | 0.025 |   0.181 |    0.180 | 
     | add_1312_30_g186112   | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.224 |    0.223 | 
     | add_1312_30_g7584     | A1 ^ -> ZN ^ | AND3_X1  | 0.044 |   0.268 |    0.267 | 
     | add_1312_30_g7565_dup | A2 ^ -> ZN v | NAND2_X1 | 0.018 |   0.286 |    0.285 | 
     | FE_RC_461_0           | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.301 |    0.300 | 
     | FE_RC_460_0           | A ^ -> ZN v  | OAI21_X1 | 0.018 |   0.319 |    0.318 | 
     | FE_RC_2997_0          | A2 v -> ZN ^ | NAND2_X1 | 0.023 |   0.342 |    0.341 | 
     | FE_RC_2996_0          | A1 ^ -> ZN ^ | AND3_X4  | 0.045 |   0.387 |    0.386 | 
     | FE_RC_452_0           | A ^ -> ZN v  | INV_X8   | 0.011 |   0.399 |    0.397 | 
     | FE_OCPC2074_n_29234   | A v -> Z v   | BUF_X4   | 0.038 |   0.437 |    0.435 | 
     | g205284               | A1 v -> ZN ^ | NAND2_X1 | 0.017 |   0.454 |    0.452 | 
     | FE_RC_950_0           | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.465 |    0.464 | 
     | cpuregs_reg[19][27]   | D v          | DFF_X1   | 0.000 |   0.465 |    0.464 | 
     +------------------------------------------------------------------------------+ 
Path 1090: VIOLATED Setup Check with Pin reg_next_pc_reg[1]/CK 
Endpoint:   reg_next_pc_reg[1]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[6]/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.004
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.367
- Arrival Time                  0.368
= Slack Time                   -0.001
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[6]   | CK ^         |          |       |  -0.009 |   -0.011 | 
     | cpu_state_reg[6]   | CK ^ -> Q ^  | DFF_X1   | 0.117 |   0.108 |    0.106 | 
     | g207908            | A1 ^ -> ZN ^ | AND2_X4  | 0.045 |   0.153 |    0.151 | 
     | FE_OCPC964_n_44689 | A ^ -> Z ^   | BUF_X4   | 0.028 |   0.181 |    0.179 | 
     | g207910            | A1 ^ -> ZN ^ | AND2_X2  | 0.032 |   0.213 |    0.212 | 
     | g172291            | A1 ^ -> ZN ^ | AND2_X4  | 0.059 |   0.272 |    0.271 | 
     | FE_OFC562_n_1739   | A ^ -> Z ^   | BUF_X2   | 0.050 |   0.323 |    0.321 | 
     | g171580            | B1 ^ -> ZN v | AOI22_X1 | 0.026 |   0.349 |    0.347 | 
     | g171066            | A1 v -> ZN ^ | NAND3_X1 | 0.019 |   0.368 |    0.367 | 
     | reg_next_pc_reg[1] | D ^          | DFF_X1   | 0.000 |   0.368 |    0.367 | 
     +---------------------------------------------------------------------------+ 
Path 1091: VIOLATED Setup Check with Pin mem_wdata_reg[25]/CK 
Endpoint:   mem_wdata_reg[25]/D    (v) checked with  leading edge of 'clk'
Beginpoint: mem_wordsize_reg[1]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.005
- Setup                         0.079
+ Phase Shift                   0.400
= Required Time                 0.315
- Arrival Time                  0.317
= Slack Time                   -0.001
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +--------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                               |              |          |       |  Time   |   Time   | 
     |-------------------------------+--------------+----------+-------+---------+----------| 
     | mem_wordsize_reg[1]           | CK ^         |          |       |  -0.003 |   -0.004 | 
     | mem_wordsize_reg[1]           | CK ^ -> QN v | DFF_X1   | 0.105 |   0.103 |    0.101 | 
     | g97083__196077                | A2 v -> ZN v | AND2_X2  | 0.037 |   0.140 |    0.139 | 
     | FE_OFC190_n_32032             | A v -> ZN ^  | INV_X2   | 0.024 |   0.164 |    0.163 | 
     | FE_OFC191_n_32032             | A ^ -> ZN v  | INV_X1   | 0.034 |   0.198 |    0.197 | 
     | FE_OCPC2095_FE_OFN127_n_32032 | A v -> Z v   | BUF_X2   | 0.039 |   0.238 |    0.236 | 
     | g96927__186915                | B1 v -> ZN ^ | AOI22_X2 | 0.051 |   0.289 |    0.288 | 
     | g96796__2391                  | A1 ^ -> ZN v | NAND2_X2 | 0.027 |   0.316 |    0.314 | 
     | mem_wdata_reg[25]             | D v          | SDFF_X1  | 0.001 |   0.317 |    0.315 | 
     +--------------------------------------------------------------------------------------+ 
Path 1092: VIOLATED Setup Check with Pin cpuregs_reg[20][27]/CK 
Endpoint:   cpuregs_reg[20][27]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[21]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.087
- Setup                         0.023
+ Phase Shift                   0.400
= Required Time                 0.464
- Arrival Time                  0.465
= Slack Time                   -0.001
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[21]        | CK ^         |          |       |  -0.002 |   -0.004 | 
     | reg_pc_reg[21]        | CK ^ -> Q ^  | DFF_X1   | 0.136 |   0.134 |    0.133 | 
     | FE_RC_483_0           | A2 ^ -> ZN v | NAND2_X1 | 0.022 |   0.156 |    0.155 | 
     | FE_RC_482_0           | A1 v -> ZN ^ | NOR2_X1  | 0.025 |   0.181 |    0.180 | 
     | add_1312_30_g186112   | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.224 |    0.223 | 
     | add_1312_30_g7584     | A1 ^ -> ZN ^ | AND3_X1  | 0.044 |   0.268 |    0.267 | 
     | add_1312_30_g7565_dup | A2 ^ -> ZN v | NAND2_X1 | 0.018 |   0.286 |    0.285 | 
     | FE_RC_461_0           | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.301 |    0.300 | 
     | FE_RC_460_0           | A ^ -> ZN v  | OAI21_X1 | 0.018 |   0.319 |    0.318 | 
     | FE_RC_2997_0          | A2 v -> ZN ^ | NAND2_X1 | 0.023 |   0.342 |    0.341 | 
     | FE_RC_2996_0          | A1 ^ -> ZN ^ | AND3_X4  | 0.045 |   0.387 |    0.386 | 
     | FE_RC_452_0           | A ^ -> ZN v  | INV_X8   | 0.011 |   0.399 |    0.397 | 
     | FE_OCPC2074_n_29234   | A v -> Z v   | BUF_X4   | 0.038 |   0.437 |    0.435 | 
     | g185973               | A1 v -> ZN ^ | NAND2_X1 | 0.017 |   0.454 |    0.452 | 
     | FE_RC_710_0           | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.465 |    0.464 | 
     | cpuregs_reg[20][27]   | D v          | DFF_X1   | 0.000 |   0.465 |    0.464 | 
     +------------------------------------------------------------------------------+ 
Path 1093: VIOLATED Setup Check with Pin cpuregs_reg[3][4]/CK 
Endpoint:   cpuregs_reg[3][4]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.016
- Setup                         0.024
+ Phase Shift                   0.400
= Required Time                 0.392
- Arrival Time                  0.393
= Slack Time                   -0.001
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.005
     = Beginpoint Arrival Time       -0.005
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]        | CK ^         |           |       |  -0.005 |   -0.006 | 
     | reg_pc_reg[2]        | CK ^ -> Q ^  | DFF_X1    | 0.137 |   0.133 |    0.131 | 
     | FE_OCPC1104_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.033 |   0.166 |    0.164 | 
     | add_1312_30_g188917  | A2 ^ -> ZN ^ | AND2_X1   | 0.047 |   0.213 |    0.211 | 
     | g206482              | A ^ -> ZN ^  | XNOR2_X1  | 0.046 |   0.258 |    0.257 | 
     | g171923              | C1 ^ -> ZN v | OAI221_X2 | 0.030 |   0.288 |    0.287 | 
     | FE_OCPC2233_n_2199   | A v -> Z v   | BUF_X4    | 0.033 |   0.321 |    0.320 | 
     | FE_OCPC2151_n_2199   | A v -> Z v   | BUF_X8    | 0.035 |   0.356 |    0.355 | 
     | g203186              | A2 v -> ZN ^ | NAND2_X1  | 0.020 |   0.376 |    0.375 | 
     | g203541              | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.393 |    0.392 | 
     | cpuregs_reg[3][4]    | D v          | DFF_X1    | 0.000 |   0.393 |    0.392 | 
     +------------------------------------------------------------------------------+ 
Path 1094: VIOLATED Setup Check with Pin count_instr_reg[22]/CK 
Endpoint:   count_instr_reg[22]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[17]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.015
- Setup                         0.023
+ Phase Shift                   0.400
= Required Time                 0.362
- Arrival Time                  0.363
= Slack Time                   -0.001
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[17]   | CK ^         |          |       |   0.014 |    0.013 | 
     | count_instr_reg[17]   | CK ^ -> Q ^  | DFF_X1   | 0.118 |   0.132 |    0.131 | 
     | inc_add_1559_34_g1306 | A1 ^ -> ZN ^ | AND2_X2  | 0.044 |   0.176 |    0.175 | 
     | inc_add_1559_34_g1270 | A1 ^ -> ZN ^ | AND2_X1  | 0.054 |   0.230 |    0.229 | 
     | inc_add_1559_34_g1259 | A ^ -> ZN v  | INV_X1   | 0.014 |   0.244 |    0.242 | 
     | inc_add_1559_34_g1241 | A1 v -> ZN ^ | NOR2_X1  | 0.024 |   0.267 |    0.266 | 
     | FE_RC_4141_0          | A2 ^ -> ZN v | NAND2_X1 | 0.019 |   0.286 |    0.285 | 
     | FE_RC_4143_0          | A v -> ZN ^  | INV_X1   | 0.014 |   0.300 |    0.299 | 
     | FE_RC_4140_0          | B1 ^ -> ZN v | OAI22_X1 | 0.018 |   0.318 |    0.317 | 
     | g203411               | A2 v -> ZN ^ | AOI22_X1 | 0.037 |   0.355 |    0.354 | 
     | g171969               | A ^ -> ZN v  | INV_X1   | 0.009 |   0.363 |    0.362 | 
     | count_instr_reg[22]   | D v          | DFF_X1   | 0.000 |   0.363 |    0.362 | 
     +------------------------------------------------------------------------------+ 
Path 1095: VIOLATED Setup Check with Pin cpuregs_reg[12][16]/CK 
Endpoint:   cpuregs_reg[12][16]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.075
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.444
- Arrival Time                  0.446
= Slack Time                   -0.001
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.018 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.112 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.138 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.147 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.167 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.192 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.208 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.258 | 
     | g170963_dup195219   | A1 ^ -> ZN ^ | AND2_X2  | 0.053 |   0.312 |    0.311 | 
     | FE_OCPC2052_n_31169 | A ^ -> Z ^   | BUF_X2   | 0.030 |   0.343 |    0.342 | 
     | FE_RC_765_0         | A1 ^ -> ZN v | NAND2_X4 | 0.022 |   0.365 |    0.364 | 
     | FE_RC_766_0         | A v -> ZN ^  | INV_X16  | 0.021 |   0.386 |    0.385 | 
     | FE_OCPC2079_n_32136 | A ^ -> Z ^   | BUF_X4   | 0.030 |   0.416 |    0.415 | 
     | g170493             | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.428 |    0.426 | 
     | g168909             | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.446 |    0.444 | 
     | cpuregs_reg[12][16] | D ^          | DFF_X1   | 0.000 |   0.446 |    0.444 | 
     +----------------------------------------------------------------------------+ 
Path 1096: VIOLATED Setup Check with Pin cpuregs_reg[25][4]/CK 
Endpoint:   cpuregs_reg[25][4]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.033
+ Phase Shift                   0.400
= Required Time                 0.389
- Arrival Time                  0.390
= Slack Time                   -0.001
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.005
     = Beginpoint Arrival Time       -0.005
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]        | CK ^         |           |       |  -0.005 |   -0.006 | 
     | reg_pc_reg[2]        | CK ^ -> Q ^  | DFF_X1    | 0.137 |   0.133 |    0.132 | 
     | FE_OCPC1104_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.033 |   0.166 |    0.164 | 
     | add_1312_30_g188917  | A2 ^ -> ZN ^ | AND2_X1   | 0.047 |   0.213 |    0.212 | 
     | g206482              | A ^ -> ZN v  | XNOR2_X1  | 0.021 |   0.234 |    0.232 | 
     | g171923              | C1 v -> ZN ^ | OAI221_X2 | 0.034 |   0.268 |    0.266 | 
     | FE_OCPC2233_n_2199   | A ^ -> Z ^   | BUF_X4    | 0.035 |   0.303 |    0.302 | 
     | FE_OCPC2151_n_2199   | A ^ -> Z ^   | BUF_X8    | 0.040 |   0.343 |    0.342 | 
     | FE_OCPC2152_n_2199   | A ^ -> ZN v  | INV_X4    | 0.016 |   0.359 |    0.358 | 
     | g198420              | A2 v -> ZN ^ | OAI22_X1  | 0.031 |   0.390 |    0.389 | 
     | cpuregs_reg[25][4]   | D ^          | DFF_X1    | 0.000 |   0.390 |    0.389 | 
     +------------------------------------------------------------------------------+ 
Path 1097: VIOLATED Setup Check with Pin mem_addr_reg[9]/CK 
Endpoint:   mem_addr_reg[9]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_do_rinst_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.014
- Setup                         0.083
+ Phase Shift                   0.400
= Required Time                 0.303
- Arrival Time                  0.304
= Slack Time                   -0.001
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +----------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                          |              |           |       |  Time   |   Time   | 
     |--------------------------+--------------+-----------+-------+---------+----------| 
     | mem_do_rinst_reg         | CK ^         |           |       |  -0.006 |   -0.007 | 
     | mem_do_rinst_reg         | CK ^ -> Q v  | DFF_X1    | 0.103 |   0.097 |    0.096 | 
     | FE_OCPC1727_mem_do_rinst | A v -> Z v   | BUF_X1    | 0.033 |   0.130 |    0.129 | 
     | g97117__204089           | A1 v -> ZN v | OR2_X4    | 0.050 |   0.179 |    0.178 | 
     | g209096                  | C1 v -> ZN ^ | OAI211_X1 | 0.039 |   0.218 |    0.217 | 
     | FE_RC_4113_0             | A2 ^ -> ZN ^ | OR2_X2    | 0.034 |   0.252 |    0.251 | 
     | FE_RC_4112_0             | A1 ^ -> ZN v | NAND2_X4  | 0.026 |   0.279 |    0.278 | 
     | FE_OCPC1712_n_42180      | A v -> ZN ^  | INV_X8    | 0.025 |   0.304 |    0.303 | 
     | mem_addr_reg[9]          | SE ^         | SDFF_X2   | 0.000 |   0.304 |    0.303 | 
     +----------------------------------------------------------------------------------+ 
Path 1098: VIOLATED Setup Check with Pin mem_addr_reg[4]/CK 
Endpoint:   mem_addr_reg[4]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_do_rinst_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.014
- Setup                         0.083
+ Phase Shift                   0.400
= Required Time                 0.303
- Arrival Time                  0.304
= Slack Time                   -0.001
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +----------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                          |              |           |       |  Time   |   Time   | 
     |--------------------------+--------------+-----------+-------+---------+----------| 
     | mem_do_rinst_reg         | CK ^         |           |       |  -0.006 |   -0.007 | 
     | mem_do_rinst_reg         | CK ^ -> Q v  | DFF_X1    | 0.103 |   0.097 |    0.096 | 
     | FE_OCPC1727_mem_do_rinst | A v -> Z v   | BUF_X1    | 0.033 |   0.130 |    0.129 | 
     | g97117__204089           | A1 v -> ZN v | OR2_X4    | 0.050 |   0.179 |    0.178 | 
     | g209096                  | C1 v -> ZN ^ | OAI211_X1 | 0.039 |   0.218 |    0.217 | 
     | FE_RC_4113_0             | A2 ^ -> ZN ^ | OR2_X2    | 0.034 |   0.252 |    0.251 | 
     | FE_RC_4112_0             | A1 ^ -> ZN v | NAND2_X4  | 0.026 |   0.279 |    0.278 | 
     | FE_OCPC1712_n_42180      | A v -> ZN ^  | INV_X8    | 0.025 |   0.304 |    0.303 | 
     | mem_addr_reg[4]          | SE ^         | SDFF_X2   | 0.000 |   0.304 |    0.303 | 
     +----------------------------------------------------------------------------------+ 
Path 1099: VIOLATED Setup Check with Pin cpuregs_reg[10][3]/CK 
Endpoint:   cpuregs_reg[10][3]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.015
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.384
- Arrival Time                  0.385
= Slack Time                   -0.001
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                           |              |          |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]         | CK ^         |          |       |   0.019 |    0.018 | 
     | latched_rd_reg[3]         | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.112 | 
     | g173022                   | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.139 | 
     | FE_RC_2515_0              | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.148 | 
     | FE_RC_2513_0              | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.167 | 
     | FE_RC_2512_0              | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.192 | 
     | g30                       | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.208 | 
     | g208697                   | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.272 | 
     | g2                        | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.314 |    0.313 | 
     | FE_OFC383_n_45452         | A ^ -> ZN v  | INV_X8   | 0.016 |   0.330 |    0.329 | 
     | FE_OCPC2115_FE_OFN45561_n | A v -> ZN ^  | INV_X8   | 0.020 |   0.350 |    0.349 | 
     | g205521                   | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.367 |    0.366 | 
     | g169891                   | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.385 |    0.384 | 
     | cpuregs_reg[10][3]        | D ^          | DFF_X1   | 0.000 |   0.385 |    0.384 | 
     +----------------------------------------------------------------------------------+ 
Path 1100: VIOLATED Setup Check with Pin mem_addr_reg[7]/CK 
Endpoint:   mem_addr_reg[7]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_do_rinst_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.013
- Setup                         0.083
+ Phase Shift                   0.400
= Required Time                 0.303
- Arrival Time                  0.304
= Slack Time                   -0.001
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +----------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                          |              |           |       |  Time   |   Time   | 
     |--------------------------+--------------+-----------+-------+---------+----------| 
     | mem_do_rinst_reg         | CK ^         |           |       |  -0.006 |   -0.007 | 
     | mem_do_rinst_reg         | CK ^ -> Q v  | DFF_X1    | 0.103 |   0.097 |    0.096 | 
     | FE_OCPC1727_mem_do_rinst | A v -> Z v   | BUF_X1    | 0.033 |   0.130 |    0.129 | 
     | g97117__204089           | A1 v -> ZN v | OR2_X4    | 0.050 |   0.179 |    0.178 | 
     | g209096                  | C1 v -> ZN ^ | OAI211_X1 | 0.039 |   0.218 |    0.217 | 
     | FE_RC_4113_0             | A2 ^ -> ZN ^ | OR2_X2    | 0.034 |   0.252 |    0.251 | 
     | FE_RC_4112_0             | A1 ^ -> ZN v | NAND2_X4  | 0.026 |   0.279 |    0.278 | 
     | FE_OCPC1712_n_42180      | A v -> ZN ^  | INV_X8    | 0.025 |   0.304 |    0.303 | 
     | mem_addr_reg[7]          | SE ^         | SDFF_X2   | 0.000 |   0.304 |    0.303 | 
     +----------------------------------------------------------------------------------+ 
Path 1101: VIOLATED Setup Check with Pin count_instr_reg[50]/CK 
Endpoint:   count_instr_reg[50]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[25]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.013
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.384
- Arrival Time                  0.385
= Slack Time                   -0.001
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                              |              |          |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[25]          | CK ^         |          |       |   0.014 |    0.013 | 
     | count_instr_reg[25]          | CK ^ -> Q ^  | DFF_X1   | 0.113 |   0.127 |    0.126 | 
     | inc_add_1559_34_g1293        | A1 ^ -> ZN ^ | AND2_X2  | 0.042 |   0.169 |    0.168 | 
     | FE_RC_1449_0                 | A4 ^ -> ZN v | NAND4_X4 | 0.032 |   0.201 |    0.200 | 
     | FE_RC_1450_0                 | A v -> ZN ^  | INV_X4   | 0.020 |   0.221 |    0.220 | 
     | inc_add_1559_34_g1194_175230 | A1 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.278 |    0.277 | 
     | inc_add_1559_34_g192072      | A1 ^ -> ZN ^ | AND3_X2  | 0.043 |   0.321 |    0.320 | 
     | FE_RC_1462_0                 | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.334 |    0.333 | 
     | FE_RC_1461_0                 | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.353 |    0.352 | 
     | g203419                      | A1 ^ -> ZN v | AOI22_X1 | 0.017 |   0.370 |    0.369 | 
     | g171986                      | A v -> ZN ^  | INV_X1   | 0.016 |   0.385 |    0.384 | 
     | count_instr_reg[50]          | D ^          | DFF_X1   | 0.000 |   0.385 |    0.384 | 
     +-------------------------------------------------------------------------------------+ 
Path 1102: VIOLATED Setup Check with Pin cpuregs_reg[25][27]/CK 
Endpoint:   cpuregs_reg[25][27]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[21]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.087
- Setup                         0.023
+ Phase Shift                   0.400
= Required Time                 0.464
- Arrival Time                  0.465
= Slack Time                   -0.001
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[21]        | CK ^         |          |       |  -0.002 |   -0.003 | 
     | reg_pc_reg[21]        | CK ^ -> Q ^  | DFF_X1   | 0.136 |   0.134 |    0.133 | 
     | FE_RC_483_0           | A2 ^ -> ZN v | NAND2_X1 | 0.022 |   0.156 |    0.155 | 
     | FE_RC_482_0           | A1 v -> ZN ^ | NOR2_X1  | 0.025 |   0.181 |    0.180 | 
     | add_1312_30_g186112   | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.224 |    0.224 | 
     | add_1312_30_g7584     | A1 ^ -> ZN ^ | AND3_X1  | 0.044 |   0.268 |    0.267 | 
     | add_1312_30_g7565_dup | A2 ^ -> ZN v | NAND2_X1 | 0.018 |   0.286 |    0.285 | 
     | FE_RC_461_0           | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.301 |    0.300 | 
     | FE_RC_460_0           | A ^ -> ZN v  | OAI21_X1 | 0.018 |   0.319 |    0.319 | 
     | FE_RC_2997_0          | A2 v -> ZN ^ | NAND2_X1 | 0.023 |   0.342 |    0.341 | 
     | FE_RC_2996_0          | A1 ^ -> ZN ^ | AND3_X4  | 0.045 |   0.387 |    0.386 | 
     | FE_RC_452_0           | A ^ -> ZN v  | INV_X8   | 0.011 |   0.399 |    0.398 | 
     | FE_OCPC2074_n_29234   | A v -> Z v   | BUF_X4   | 0.038 |   0.437 |    0.436 | 
     | g198426               | A1 v -> ZN ^ | NAND2_X1 | 0.016 |   0.453 |    0.452 | 
     | FE_RC_786_0           | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.465 |    0.464 | 
     | cpuregs_reg[25][27]   | D v          | DFF_X1   | 0.000 |   0.465 |    0.464 | 
     +------------------------------------------------------------------------------+ 
Path 1103: VIOLATED Setup Check with Pin mem_addr_reg[3]/CK 
Endpoint:   mem_addr_reg[3]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_do_rinst_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.013
- Setup                         0.083
+ Phase Shift                   0.400
= Required Time                 0.303
- Arrival Time                  0.304
= Slack Time                   -0.001
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +----------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                          |              |           |       |  Time   |   Time   | 
     |--------------------------+--------------+-----------+-------+---------+----------| 
     | mem_do_rinst_reg         | CK ^         |           |       |  -0.006 |   -0.007 | 
     | mem_do_rinst_reg         | CK ^ -> Q v  | DFF_X1    | 0.103 |   0.097 |    0.096 | 
     | FE_OCPC1727_mem_do_rinst | A v -> Z v   | BUF_X1    | 0.033 |   0.130 |    0.129 | 
     | g97117__204089           | A1 v -> ZN v | OR2_X4    | 0.050 |   0.179 |    0.178 | 
     | g209096                  | C1 v -> ZN ^ | OAI211_X1 | 0.039 |   0.218 |    0.217 | 
     | FE_RC_4113_0             | A2 ^ -> ZN ^ | OR2_X2    | 0.034 |   0.252 |    0.252 | 
     | FE_RC_4112_0             | A1 ^ -> ZN v | NAND2_X4  | 0.026 |   0.279 |    0.278 | 
     | FE_OCPC1712_n_42180      | A v -> ZN ^  | INV_X8    | 0.025 |   0.304 |    0.303 | 
     | mem_addr_reg[3]          | SE ^         | SDFF_X2   | 0.000 |   0.304 |    0.303 | 
     +----------------------------------------------------------------------------------+ 
Path 1104: VIOLATED Setup Check with Pin cpuregs_reg[23][27]/CK 
Endpoint:   cpuregs_reg[23][27]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[21]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.087
- Setup                         0.023
+ Phase Shift                   0.400
= Required Time                 0.464
- Arrival Time                  0.464
= Slack Time                   -0.001
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[21]        | CK ^         |          |       |  -0.002 |   -0.003 | 
     | reg_pc_reg[21]        | CK ^ -> Q ^  | DFF_X1   | 0.136 |   0.134 |    0.133 | 
     | FE_RC_483_0           | A2 ^ -> ZN v | NAND2_X1 | 0.022 |   0.156 |    0.156 | 
     | FE_RC_482_0           | A1 v -> ZN ^ | NOR2_X1  | 0.025 |   0.181 |    0.181 | 
     | add_1312_30_g186112   | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.224 |    0.224 | 
     | add_1312_30_g7584     | A1 ^ -> ZN ^ | AND3_X1  | 0.044 |   0.268 |    0.267 | 
     | add_1312_30_g7565_dup | A2 ^ -> ZN v | NAND2_X1 | 0.018 |   0.286 |    0.285 | 
     | FE_RC_461_0           | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.301 |    0.300 | 
     | FE_RC_460_0           | A ^ -> ZN v  | OAI21_X1 | 0.018 |   0.319 |    0.319 | 
     | FE_RC_2997_0          | A2 v -> ZN ^ | NAND2_X1 | 0.023 |   0.342 |    0.342 | 
     | FE_RC_2996_0          | A1 ^ -> ZN ^ | AND3_X4  | 0.045 |   0.387 |    0.387 | 
     | FE_RC_452_0           | A ^ -> ZN v  | INV_X8   | 0.011 |   0.399 |    0.398 | 
     | FE_OCPC2074_n_29234   | A v -> Z v   | BUF_X4   | 0.038 |   0.437 |    0.436 | 
     | g208492               | A1 v -> ZN ^ | NAND2_X1 | 0.016 |   0.453 |    0.452 | 
     | FE_RC_704_0           | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.464 |    0.464 | 
     | cpuregs_reg[23][27]   | D v          | DFF_X1   | 0.000 |   0.464 |    0.464 | 
     +------------------------------------------------------------------------------+ 
Path 1105: VIOLATED Setup Check with Pin cpuregs_reg[31][0]/CK 
Endpoint:   cpuregs_reg[31][0]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.019
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.391
- Arrival Time                  0.391
= Slack Time                   -0.001
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |   0.019 |    0.019 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.112 | 
     | g173022            | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.139 | 
     | FE_RC_2515_0       | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.148 | 
     | FE_RC_2513_0       | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.168 | 
     | FE_RC_2512_0       | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.192 | 
     | g30                | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.208 | 
     | g208697            | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.272 | 
     | FE_OFC379_n_45492  | A ^ -> Z ^   | BUF_X8   | 0.035 |   0.307 |    0.307 | 
     | g198855            | A1 ^ -> ZN ^ | AND2_X4  | 0.049 |   0.357 |    0.356 | 
     | FE_RC_3294_0       | A2 ^ -> ZN v | NAND2_X1 | 0.019 |   0.376 |    0.376 | 
     | FE_RC_3293_0       | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.391 |    0.391 | 
     | cpuregs_reg[31][0] | D ^          | DFF_X1   | 0.000 |   0.391 |    0.391 | 
     +---------------------------------------------------------------------------+ 
Path 1106: VIOLATED Setup Check with Pin cpuregs_reg[12][30]/CK 
Endpoint:   cpuregs_reg[12][30]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[21]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.080
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.452
- Arrival Time                  0.452
= Slack Time                   -0.001
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                               |              |           |       |  Time   |   Time   | 
     |-------------------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[21]                | CK ^         |           |       |  -0.002 |   -0.003 | 
     | reg_pc_reg[21]                | CK ^ -> Q ^  | DFF_X1    | 0.136 |   0.134 |    0.134 | 
     | FE_RC_483_0                   | A2 ^ -> ZN v | NAND2_X1  | 0.022 |   0.156 |    0.156 | 
     | FE_RC_482_0                   | A1 v -> ZN ^ | NOR2_X1   | 0.025 |   0.181 |    0.181 | 
     | add_1312_30_g186112           | A1 ^ -> ZN ^ | AND2_X2   | 0.043 |   0.224 |    0.224 | 
     | add_1312_30_g7575             | A1 ^ -> ZN ^ | AND3_X1   | 0.044 |   0.268 |    0.268 | 
     | add_1312_30_g7561             | A2 ^ -> ZN v | NAND2_X1  | 0.019 |   0.287 |    0.287 | 
     | FE_OCPC955_add_1312_30_n_8678 | A v -> ZN ^  | INV_X1    | 0.014 |   0.301 |    0.300 | 
     | FE_RC_463_0                   | A1 ^ -> ZN v | NAND2_X1  | 0.012 |   0.312 |    0.312 | 
     | FE_RC_462_0                   | A1 v -> ZN ^ | NAND2_X1  | 0.017 |   0.329 |    0.329 | 
     | g204791                       | A1 ^ -> ZN v | NAND2_X2  | 0.015 |   0.344 |    0.344 | 
     | g208948                       | A v -> ZN ^  | OAI221_X4 | 0.069 |   0.413 |    0.413 | 
     | g204803                       | A1 ^ -> ZN v | NAND2_X1  | 0.025 |   0.438 |    0.438 | 
     | FE_RC_553_0                   | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.452 |    0.452 | 
     | cpuregs_reg[12][30]           | D ^          | DFF_X1    | 0.000 |   0.452 |    0.452 | 
     +---------------------------------------------------------------------------------------+ 
Path 1107: VIOLATED Setup Check with Pin cpuregs_reg[4][16]/CK 
Endpoint:   cpuregs_reg[4][16]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.075
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.445
- Arrival Time                  0.445
= Slack Time                   -0.001
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]     | CK ^         |          |       |   0.019 |    0.019 | 
     | latched_rd_reg[3]     | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.112 | 
     | g173022               | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.139 | 
     | FE_RC_2515_0          | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.148 | 
     | FE_RC_2513_0          | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.168 | 
     | FE_RC_2512_0          | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.192 | 
     | g30                   | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.209 | 
     | g205985               | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.258 | 
     | g170963_dup195219     | A1 ^ -> ZN ^ | AND2_X2  | 0.053 |   0.312 |    0.312 | 
     | g189765_dup195223_dup | A1 ^ -> ZN ^ | AND2_X2  | 0.050 |   0.363 |    0.362 | 
     | FE_OCPC2130_n_39866   | A ^ -> Z ^   | BUF_X2   | 0.044 |   0.407 |    0.406 | 
     | g203154               | A2 ^ -> ZN v | NAND2_X1 | 0.020 |   0.427 |    0.426 | 
     | g194066               | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.445 |    0.445 | 
     | cpuregs_reg[4][16]    | D ^          | DFF_X1   | 0.000 |   0.445 |    0.445 | 
     +------------------------------------------------------------------------------+ 
Path 1108: VIOLATED Setup Check with Pin cpuregs_reg[12][21]/CK 
Endpoint:   cpuregs_reg[12][21]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.075
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.446
- Arrival Time                  0.446
= Slack Time                   -0.000
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.019 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.112 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.139 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.148 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.168 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.192 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.209 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.258 | 
     | g170963_dup195219   | A1 ^ -> ZN ^ | AND2_X2  | 0.053 |   0.312 |    0.312 | 
     | FE_OCPC2052_n_31169 | A ^ -> Z ^   | BUF_X2   | 0.030 |   0.343 |    0.342 | 
     | FE_RC_765_0         | A1 ^ -> ZN v | NAND2_X4 | 0.022 |   0.365 |    0.364 | 
     | FE_RC_766_0         | A v -> ZN ^  | INV_X16  | 0.021 |   0.386 |    0.385 | 
     | FE_OCPC2079_n_32136 | A ^ -> Z ^   | BUF_X4   | 0.030 |   0.416 |    0.416 | 
     | g170498             | A2 ^ -> ZN v | NAND2_X1 | 0.013 |   0.429 |    0.428 | 
     | FE_RC_973_0         | A2 v -> ZN ^ | NAND2_X1 | 0.018 |   0.446 |    0.446 | 
     | cpuregs_reg[12][21] | D ^          | DFF_X1   | 0.000 |   0.446 |    0.446 | 
     +----------------------------------------------------------------------------+ 
Path 1109: VIOLATED Setup Check with Pin alu_out_q_reg[4]/CK 
Endpoint:   alu_out_q_reg[4]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_sub_reg/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.004
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.365
- Arrival Time                  0.366
= Slack Time                   -0.000
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +--------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                               |              |          |       |  Time   |   Time   | 
     |-------------------------------+--------------+----------+-------+---------+----------| 
     | instr_sub_reg                 | CK ^         |          |       |  -0.009 |   -0.009 | 
     | instr_sub_reg                 | CK ^ -> Q ^  | DFF_X1   | 0.107 |   0.099 |    0.098 | 
     | FE_OFC398_instr_sub           | A ^ -> ZN v  | INV_X2   | 0.015 |   0.113 |    0.113 | 
     | FE_OCPC843_FE_OFN74_instr_sub | A v -> Z v   | BUF_X8   | 0.030 |   0.143 |    0.143 | 
     | g97031__195327                | A v -> Z v   | MUX2_X2  | 0.056 |   0.199 |    0.199 | 
     | g184947                       | A1 v -> ZN ^ | NAND2_X1 | 0.036 |   0.235 |    0.235 | 
     | FE_RC_3225_0                  | A3 ^ -> ZN v | NAND4_X2 | 0.040 |   0.276 |    0.275 | 
     | FE_RC_470_0                   | A1 v -> ZN ^ | NAND4_X4 | 0.030 |   0.305 |    0.305 | 
     | g172322                       | A ^ -> ZN ^  | XNOR2_X1 | 0.043 |   0.349 |    0.348 | 
     | g171541                       | B1 ^ -> ZN v | OAI21_X1 | 0.017 |   0.366 |    0.365 | 
     | alu_out_q_reg[4]              | D v          | DFF_X1   | 0.000 |   0.366 |    0.365 | 
     +--------------------------------------------------------------------------------------+ 
Path 1110: VIOLATED Setup Check with Pin count_cycle_reg[61]/CK 
Endpoint:   count_cycle_reg[61]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[16]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.015
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.355
- Arrival Time                  0.355
= Slack Time                   -0.000
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-----------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                  |              |          |       |  Time   |   Time   | 
     |----------------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[16]              | CK ^         |          |       |   0.014 |    0.014 | 
     | count_cycle_reg[16]              | CK ^ -> Q ^  | DFF_X1   | 0.117 |   0.131 |    0.131 | 
     | inc_add_1428_40_g188502          | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.174 |    0.174 | 
     | FE_RC_3339_0                     | A1 ^ -> ZN v | NAND4_X4 | 0.024 |   0.198 |    0.198 | 
     | FE_RC_3340_0                     | A v -> ZN ^  | INV_X4   | 0.019 |   0.217 |    0.217 | 
     | inc_add_1428_40_g1194_185486_dup | A1 ^ -> ZN ^ | AND4_X4  | 0.058 |   0.275 |    0.275 | 
     | inc_add_1428_40_g188753          | A1 ^ -> ZN ^ | AND3_X2  | 0.044 |   0.319 |    0.318 | 
     | FE_RC_1458_0                     | A1 ^ -> ZN v | NAND2_X1 | 0.016 |   0.334 |    0.334 | 
     | FE_RC_4089_0                     | B1 v -> ZN ^ | AOI21_X2 | 0.021 |   0.355 |    0.355 | 
     | count_cycle_reg[61]              | D ^          | DFF_X1   | 0.000 |   0.355 |    0.355 | 
     +-----------------------------------------------------------------------------------------+ 
Path 1111: VIOLATED Setup Check with Pin cpuregs_reg[12][13]/CK 
Endpoint:   cpuregs_reg[12][13]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.081
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.451
- Arrival Time                  0.451
= Slack Time                   -0.000
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.019 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.113 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.139 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.148 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.168 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.193 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.209 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.259 | 
     | g170963_dup195219   | A1 ^ -> ZN ^ | AND2_X2  | 0.053 |   0.312 |    0.312 | 
     | FE_OCPC2052_n_31169 | A ^ -> Z ^   | BUF_X2   | 0.030 |   0.343 |    0.342 | 
     | FE_RC_765_0         | A1 ^ -> ZN v | NAND2_X4 | 0.022 |   0.365 |    0.364 | 
     | FE_RC_766_0         | A v -> ZN ^  | INV_X16  | 0.021 |   0.386 |    0.386 | 
     | FE_OCPC2080_n_32136 | A ^ -> Z ^   | BUF_X8   | 0.032 |   0.418 |    0.418 | 
     | g182739             | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.433 |    0.432 | 
     | g168906             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.451 |    0.451 | 
     | cpuregs_reg[12][13] | D ^          | DFF_X1   | 0.000 |   0.451 |    0.451 | 
     +----------------------------------------------------------------------------+ 
Path 1112: VIOLATED Setup Check with Pin cpuregs_reg[26][16]/CK 
Endpoint:   cpuregs_reg[26][16]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.073
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.443
- Arrival Time                  0.443
= Slack Time                   -0.000
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.004 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.146 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.179 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.215 | 
     | add_1312_30_g175238 | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.257 |    0.256 | 
     | add_1312_30_g189927 | A ^ -> Z ^   | XOR2_X1  | 0.048 |   0.304 |    0.304 | 
     | g172807             | A1 ^ -> ZN v | NAND2_X1 | 0.020 |   0.324 |    0.324 | 
     | FE_RC_511_0         | A1 v -> ZN v | AND2_X4  | 0.036 |   0.361 |    0.360 | 
     | FE_RC_512_0         | A v -> ZN ^  | INV_X16  | 0.018 |   0.379 |    0.379 | 
     | FE_OCPC2073_n_29066 | A ^ -> Z ^   | BUF_X8   | 0.033 |   0.412 |    0.412 | 
     | g202229             | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.425 |    0.425 | 
     | g202228             | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.443 |    0.443 | 
     | cpuregs_reg[26][16] | D ^          | DFF_X1   | 0.000 |   0.443 |    0.443 | 
     +----------------------------------------------------------------------------+ 
Path 1113: VIOLATED Setup Check with Pin cpuregs_reg[5][16]/CK 
Endpoint:   cpuregs_reg[5][16]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.075
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.445
- Arrival Time                  0.445
= Slack Time                   -0.000
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.004 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.146 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.179 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.215 | 
     | add_1312_30_g175238 | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.257 |    0.256 | 
     | add_1312_30_g189927 | A ^ -> Z ^   | XOR2_X1  | 0.048 |   0.304 |    0.304 | 
     | g172807             | A1 ^ -> ZN v | NAND2_X1 | 0.020 |   0.324 |    0.324 | 
     | FE_RC_511_0         | A1 v -> ZN v | AND2_X4  | 0.036 |   0.361 |    0.360 | 
     | FE_RC_512_0         | A v -> ZN ^  | INV_X16  | 0.018 |   0.379 |    0.379 | 
     | FE_OCPC2073_n_29066 | A ^ -> Z ^   | BUF_X8   | 0.033 |   0.412 |    0.412 | 
     | g170398             | A2 ^ -> ZN v | NAND2_X1 | 0.014 |   0.426 |    0.426 | 
     | g169425             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.445 |    0.445 | 
     | cpuregs_reg[5][16]  | D ^          | DFF_X1   | 0.000 |   0.445 |    0.445 | 
     +----------------------------------------------------------------------------+ 
Path 1114: VIOLATED Setup Check with Pin cpuregs_reg[21][21]/CK 
Endpoint:   cpuregs_reg[21][21]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.073
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.443
- Arrival Time                  0.443
= Slack Time                   -0.000
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.004 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.146 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.179 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.215 | 
     | add_1312_30_g175238 | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.257 |    0.256 | 
     | add_1312_30_g7573   | A1 ^ -> ZN v | NAND3_X1 | 0.022 |   0.278 |    0.278 | 
     | add_1312_30_g7533   | A v -> ZN ^  | XNOR2_X1 | 0.029 |   0.308 |    0.307 | 
     | FE_RC_3026_0        | A1 ^ -> ZN v | NAND2_X1 | 0.021 |   0.329 |    0.329 | 
     | FE_RC_3025_0        | A1 v -> ZN v | AND3_X4  | 0.034 |   0.363 |    0.363 | 
     | FE_RC_439_0         | A v -> ZN ^  | INV_X8   | 0.037 |   0.399 |    0.399 | 
     | g194150             | A1 ^ -> ZN v | NAND2_X1 | 0.023 |   0.422 |    0.422 | 
     | g169213             | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.443 |    0.443 | 
     | cpuregs_reg[21][21] | D ^          | DFF_X1   | 0.000 |   0.443 |    0.443 | 
     +----------------------------------------------------------------------------+ 
Path 1115: VIOLATED Setup Check with Pin cpuregs_reg[30][16]/CK 
Endpoint:   cpuregs_reg[30][16]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.074
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.444
- Arrival Time                  0.444
= Slack Time                   -0.000
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.004 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.146 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.179 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.215 | 
     | add_1312_30_g175238 | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.257 |    0.256 | 
     | add_1312_30_g189927 | A ^ -> Z ^   | XOR2_X1  | 0.048 |   0.304 |    0.304 | 
     | g172807             | A1 ^ -> ZN v | NAND2_X1 | 0.020 |   0.324 |    0.324 | 
     | FE_RC_511_0         | A1 v -> ZN v | AND2_X4  | 0.036 |   0.361 |    0.360 | 
     | FE_RC_512_0         | A v -> ZN ^  | INV_X16  | 0.018 |   0.379 |    0.379 | 
     | FE_OCPC2073_n_29066 | A ^ -> Z ^   | BUF_X8   | 0.033 |   0.412 |    0.412 | 
     | g204877             | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.426 |    0.425 | 
     | g204876             | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.444 |    0.444 | 
     | cpuregs_reg[30][16] | D ^          | DFF_X1   | 0.000 |   0.444 |    0.444 | 
     +----------------------------------------------------------------------------+ 
Path 1116: MET Setup Check with Pin cpuregs_reg[27][0]/CK 
Endpoint:   cpuregs_reg[27][0]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.020
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.389
- Arrival Time                  0.389
= Slack Time                    0.000
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |   0.019 |    0.019 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.113 | 
     | g173022            | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.140 | 
     | FE_RC_2515_0       | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.149 | 
     | FE_RC_2513_0       | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.168 | 
     | FE_RC_2512_0       | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.193 | 
     | g30                | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.209 | 
     | g208697            | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.273 | 
     | FE_OFC379_n_45492  | A ^ -> Z ^   | BUF_X8   | 0.035 |   0.307 |    0.307 | 
     | g198825            | A1 ^ -> ZN ^ | AND2_X4  | 0.045 |   0.353 |    0.353 | 
     | g198832            | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.370 |    0.370 | 
     | g208181            | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.389 |    0.389 | 
     | cpuregs_reg[27][0] | D ^          | DFF_X1   | 0.000 |   0.389 |    0.389 | 
     +---------------------------------------------------------------------------+ 
Path 1117: MET Setup Check with Pin cpuregs_reg[22][16]/CK 
Endpoint:   cpuregs_reg[22][16]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.074
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.444
- Arrival Time                  0.444
= Slack Time                    0.000
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.004 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.146 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.179 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.215 | 
     | add_1312_30_g175238 | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.257 |    0.257 | 
     | add_1312_30_g189927 | A ^ -> Z ^   | XOR2_X1  | 0.048 |   0.304 |    0.304 | 
     | g172807             | A1 ^ -> ZN v | NAND2_X1 | 0.020 |   0.324 |    0.324 | 
     | FE_RC_511_0         | A1 v -> ZN v | AND2_X4  | 0.036 |   0.361 |    0.361 | 
     | FE_RC_512_0         | A v -> ZN ^  | INV_X16  | 0.018 |   0.379 |    0.379 | 
     | FE_OCPC2073_n_29066 | A ^ -> Z ^   | BUF_X8   | 0.033 |   0.412 |    0.412 | 
     | g208305             | A2 ^ -> ZN v | NAND2_X1 | 0.014 |   0.426 |    0.426 | 
     | g169248             | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.444 |    0.444 | 
     | cpuregs_reg[22][16] | D ^          | DFF_X1   | 0.000 |   0.444 |    0.444 | 
     +----------------------------------------------------------------------------+ 
Path 1118: MET Setup Check with Pin count_cycle_reg[59]/CK 
Endpoint:   count_cycle_reg[59]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[16]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.009
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.362
- Arrival Time                  0.362
= Slack Time                    0.000
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-----------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                  |              |          |       |  Time   |   Time   | 
     |----------------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[16]              | CK ^         |          |       |   0.014 |    0.014 | 
     | count_cycle_reg[16]              | CK ^ -> Q ^  | DFF_X1   | 0.117 |   0.131 |    0.131 | 
     | inc_add_1428_40_g188502          | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.174 |    0.174 | 
     | FE_RC_3339_0                     | A1 ^ -> ZN v | NAND4_X4 | 0.024 |   0.198 |    0.198 | 
     | FE_RC_3340_0                     | A v -> ZN ^  | INV_X4   | 0.019 |   0.217 |    0.217 | 
     | inc_add_1428_40_g1194_185486_dup | A1 ^ -> ZN ^ | AND4_X4  | 0.058 |   0.275 |    0.275 | 
     | FE_RC_4104_0                     | A3 ^ -> ZN v | NAND3_X1 | 0.029 |   0.304 |    0.304 | 
     | FE_RC_4102_0                     | B1 v -> ZN ^ | OAI21_X1 | 0.026 |   0.329 |    0.330 | 
     | g172932                          | A1 ^ -> ZN ^ | AND2_X1  | 0.032 |   0.362 |    0.362 | 
     | count_cycle_reg[59]              | D ^          | DFF_X1   | 0.000 |   0.362 |    0.362 | 
     +-----------------------------------------------------------------------------------------+ 
Path 1119: MET Setup Check with Pin cpuregs_reg[14][1]/CK 
Endpoint:   cpuregs_reg[14][1]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[2]/QN  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.015
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.384
- Arrival Time                  0.384
= Slack Time                    0.000
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                              |              |          |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[2]             | CK ^         |          |       |  -0.009 |   -0.009 | 
     | cpu_state_reg[2]             | CK ^ -> QN ^ | DFFR_X1  | 0.092 |   0.083 |    0.083 | 
     | FE_OFC389_n_6184             | A ^ -> ZN v  | INV_X2   | 0.016 |   0.099 |    0.100 | 
     | FE_OFC391_n_6184             | A v -> ZN ^  | INV_X1   | 0.015 |   0.115 |    0.115 | 
     | g21                          | A2 ^ -> ZN ^ | AND2_X2  | 0.039 |   0.153 |    0.153 | 
     | FE_RC_3181_0                 | A2 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.192 |    0.192 | 
     | FE_OFC48_n_37230             | A ^ -> ZN v  | INV_X1   | 0.013 |   0.204 |    0.204 | 
     | g206168                      | A1 v -> ZN ^ | NOR2_X2  | 0.031 |   0.235 |    0.236 | 
     | FE_RC_4035_0                 | A2 ^ -> ZN ^ | AND2_X2  | 0.045 |   0.280 |    0.281 | 
     | g206405                      | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.316 |    0.317 | 
     | FE_OFC80_n_43154             | A ^ -> ZN v  | INV_X8   | 0.017 |   0.333 |    0.333 | 
     | FE_OCPC1038_FE_OFN21_n_43154 | A v -> ZN ^  | INV_X8   | 0.019 |   0.353 |    0.353 | 
     | g202629                      | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.366 |    0.366 | 
     | g199937                      | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.384 |    0.384 | 
     | cpuregs_reg[14][1]           | D ^          | DFF_X1   | 0.000 |   0.384 |    0.384 | 
     +-------------------------------------------------------------------------------------+ 
Path 1120: MET Setup Check with Pin cpuregs_reg[17][17]/CK 
Endpoint:   cpuregs_reg[17][17]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.071
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.441
- Arrival Time                  0.441
= Slack Time                    0.000
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.003 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.146 | 
     | g201449             | A1 ^ -> ZN ^ | AND3_X1  | 0.057 |   0.203 |    0.203 | 
     | g192202_dup         | A2 ^ -> ZN v | NAND2_X2 | 0.017 |   0.220 |    0.220 | 
     | add_1312_30_g192201 | A1 v -> ZN ^ | NOR2_X2  | 0.019 |   0.239 |    0.239 | 
     | add_1312_30_g7587   | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.255 |    0.256 | 
     | g196494             | A v -> Z v   | XOR2_X1  | 0.058 |   0.313 |    0.313 | 
     | FE_RC_581_0         | A1 v -> ZN ^ | OAI22_X2 | 0.040 |   0.353 |    0.353 | 
     | FE_RC_579_0         | A1 ^ -> ZN v | NOR2_X4  | 0.018 |   0.371 |    0.371 | 
     | FE_RC_580_0         | A v -> ZN ^  | INV_X8   | 0.025 |   0.396 |    0.396 | 
     | FE_OFC433_n_37491   | A ^ -> ZN v  | INV_X2   | 0.021 |   0.416 |    0.417 | 
     | FE_RC_890_0         | B1 v -> ZN ^ | OAI21_X1 | 0.024 |   0.441 |    0.441 | 
     | cpuregs_reg[17][17] | D ^          | DFF_X1   | 0.000 |   0.441 |    0.441 | 
     +----------------------------------------------------------------------------+ 
Path 1121: MET Setup Check with Pin cpuregs_reg[30][11]/CK 
Endpoint:   cpuregs_reg[30][11]/SE (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.024
- Setup                         0.085
+ Phase Shift                   0.400
= Required Time                 0.338
- Arrival Time                  0.338
= Slack Time                    0.000
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.020 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.113 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.140 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.149 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.169 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.193 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.210 | 
     | g208697             | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.273 | 
     | g204674             | A1 ^ -> ZN ^ | AND3_X4  | 0.061 |   0.334 |    0.335 | 
     | cpuregs_reg[30][11] | SE ^         | SDFF_X2  | 0.004 |   0.338 |    0.338 | 
     +----------------------------------------------------------------------------+ 
Path 1122: MET Setup Check with Pin count_instr_reg[48]/CK 
Endpoint:   count_instr_reg[48]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[25]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.014
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.386
- Arrival Time                  0.385
= Slack Time                    0.001
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                              |              |          |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[25]          | CK ^         |          |       |   0.014 |    0.014 | 
     | count_instr_reg[25]          | CK ^ -> Q ^  | DFF_X1   | 0.113 |   0.127 |    0.127 | 
     | inc_add_1559_34_g1293        | A1 ^ -> ZN ^ | AND2_X2  | 0.042 |   0.169 |    0.170 | 
     | FE_RC_1449_0                 | A4 ^ -> ZN v | NAND4_X4 | 0.032 |   0.201 |    0.202 | 
     | FE_RC_1450_0                 | A v -> ZN ^  | INV_X4   | 0.020 |   0.221 |    0.222 | 
     | inc_add_1559_34_g1194_175230 | A1 ^ -> ZN ^ | AND4_X4  | 0.057 |   0.278 |    0.279 | 
     | inc_add_1559_34_g192067      | A1 ^ -> ZN ^ | AND2_X1  | 0.041 |   0.319 |    0.320 | 
     | FE_RC_1569_0                 | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.333 |    0.334 | 
     | FE_RC_1568_0                 | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.353 |    0.353 | 
     | g203425                      | A1 ^ -> ZN v | AOI22_X1 | 0.017 |   0.369 |    0.370 | 
     | g171984                      | A v -> ZN ^  | INV_X1   | 0.016 |   0.385 |    0.386 | 
     | count_instr_reg[48]          | D ^          | DFF_X1   | 0.000 |   0.385 |    0.386 | 
     +-------------------------------------------------------------------------------------+ 
Path 1123: MET Setup Check with Pin cpuregs_reg[30][15]/CK 
Endpoint:   cpuregs_reg[30][15]/SE (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.337
- Arrival Time                  0.336
= Slack Time                    0.001
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.020 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.114 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.140 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.149 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.169 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.194 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.210 | 
     | g208697             | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.274 | 
     | g200070             | A1 ^ -> ZN ^ | AND3_X4  | 0.061 |   0.334 |    0.334 | 
     | cpuregs_reg[30][15] | SE ^         | SDFF_X1  | 0.002 |   0.336 |    0.337 | 
     +----------------------------------------------------------------------------+ 
Path 1124: MET Setup Check with Pin cpuregs_reg[10][4]/CK 
Endpoint:   cpuregs_reg[10][4]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.018
- Setup                         0.024
+ Phase Shift                   0.400
= Required Time                 0.394
- Arrival Time                  0.393
= Slack Time                    0.001
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.005
     = Beginpoint Arrival Time       -0.005
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]        | CK ^         |           |       |  -0.005 |   -0.004 | 
     | reg_pc_reg[2]        | CK ^ -> Q ^  | DFF_X1    | 0.137 |   0.133 |    0.134 | 
     | FE_OCPC1104_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.033 |   0.166 |    0.166 | 
     | add_1312_30_g188917  | A2 ^ -> ZN ^ | AND2_X1   | 0.047 |   0.213 |    0.214 | 
     | g206482              | A ^ -> ZN ^  | XNOR2_X1  | 0.046 |   0.258 |    0.259 | 
     | g171923              | C1 ^ -> ZN v | OAI221_X2 | 0.030 |   0.288 |    0.289 | 
     | FE_OCPC2233_n_2199   | A v -> Z v   | BUF_X4    | 0.033 |   0.321 |    0.322 | 
     | FE_OCPC2151_n_2199   | A v -> Z v   | BUF_X8    | 0.035 |   0.356 |    0.357 | 
     | g205524              | A2 v -> ZN ^ | NAND2_X1  | 0.020 |   0.376 |    0.377 | 
     | g199221              | A ^ -> ZN v  | OAI21_X1  | 0.018 |   0.393 |    0.394 | 
     | cpuregs_reg[10][4]   | D v          | DFF_X1    | 0.000 |   0.393 |    0.394 | 
     +------------------------------------------------------------------------------+ 
Path 1125: MET Setup Check with Pin cpuregs_reg[27][2]/CK 
Endpoint:   cpuregs_reg[27][2]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.020
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.390
- Arrival Time                  0.389
= Slack Time                    0.001
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |   0.019 |    0.020 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.114 | 
     | g173022            | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.141 | 
     | FE_RC_2515_0       | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.150 | 
     | FE_RC_2513_0       | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.169 | 
     | FE_RC_2512_0       | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.194 | 
     | g30                | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.210 | 
     | g208697            | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.274 | 
     | FE_OFC379_n_45492  | A ^ -> Z ^   | BUF_X8   | 0.035 |   0.307 |    0.308 | 
     | g198825            | A1 ^ -> ZN ^ | AND2_X4  | 0.045 |   0.353 |    0.354 | 
     | g198833            | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.369 |    0.370 | 
     | g208177            | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.389 |    0.390 | 
     | cpuregs_reg[27][2] | D ^          | DFF_X1   | 0.000 |   0.389 |    0.390 | 
     +---------------------------------------------------------------------------+ 
Path 1126: MET Setup Check with Pin count_instr_reg[52]/CK 
Endpoint:   count_instr_reg[52]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[25]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.015
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.387
- Arrival Time                  0.386
= Slack Time                    0.001
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[25]   | CK ^         |          |       |   0.014 |    0.015 | 
     | count_instr_reg[25]   | CK ^ -> Q ^  | DFF_X1   | 0.113 |   0.127 |    0.128 | 
     | inc_add_1559_34_g1293 | A1 ^ -> ZN ^ | AND2_X2  | 0.042 |   0.169 |    0.170 | 
     | FE_RC_1449_0          | A4 ^ -> ZN v | NAND4_X4 | 0.032 |   0.201 |    0.202 | 
     | FE_RC_1450_0          | A v -> ZN ^  | INV_X4   | 0.020 |   0.221 |    0.222 | 
     | g185455               | A1 ^ -> ZN ^ | AND4_X4  | 0.058 |   0.279 |    0.280 | 
     | g185377               | A1 ^ -> ZN ^ | AND2_X1  | 0.041 |   0.320 |    0.321 | 
     | FE_RC_1532_0          | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.334 |    0.335 | 
     | FE_RC_1531_0          | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.353 |    0.354 | 
     | g203421               | A1 ^ -> ZN v | AOI22_X1 | 0.017 |   0.370 |    0.371 | 
     | g171942               | A v -> ZN ^  | INV_X1   | 0.016 |   0.386 |    0.387 | 
     | count_instr_reg[52]   | D ^          | DFF_X1   | 0.000 |   0.386 |    0.387 | 
     +------------------------------------------------------------------------------+ 
Path 1127: MET Setup Check with Pin cpuregs_reg[14][2]/CK 
Endpoint:   cpuregs_reg[14][2]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[2]/QN  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.015
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.385
- Arrival Time                  0.384
= Slack Time                    0.001
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                              |              |          |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[2]             | CK ^         |          |       |  -0.009 |   -0.008 | 
     | cpu_state_reg[2]             | CK ^ -> QN ^ | DFFR_X1  | 0.092 |   0.083 |    0.084 | 
     | FE_OFC389_n_6184             | A ^ -> ZN v  | INV_X2   | 0.016 |   0.099 |    0.100 | 
     | FE_OFC391_n_6184             | A v -> ZN ^  | INV_X1   | 0.015 |   0.115 |    0.116 | 
     | g21                          | A2 ^ -> ZN ^ | AND2_X2  | 0.039 |   0.153 |    0.154 | 
     | FE_RC_3181_0                 | A2 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.192 |    0.193 | 
     | FE_OFC48_n_37230             | A ^ -> ZN v  | INV_X1   | 0.013 |   0.204 |    0.205 | 
     | g206168                      | A1 v -> ZN ^ | NOR2_X2  | 0.031 |   0.235 |    0.236 | 
     | FE_RC_4035_0                 | A2 ^ -> ZN ^ | AND2_X2  | 0.045 |   0.280 |    0.282 | 
     | g206405                      | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.316 |    0.318 | 
     | FE_OFC80_n_43154             | A ^ -> ZN v  | INV_X8   | 0.017 |   0.333 |    0.334 | 
     | FE_OCPC1038_FE_OFN21_n_43154 | A v -> ZN ^  | INV_X8   | 0.019 |   0.353 |    0.354 | 
     | g195413                      | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.366 |    0.367 | 
     | g206366                      | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.384 |    0.385 | 
     | cpuregs_reg[14][2]           | D ^          | DFF_X1   | 0.000 |   0.384 |    0.385 | 
     +-------------------------------------------------------------------------------------+ 
Path 1128: MET Setup Check with Pin cpuregs_reg[14][3]/CK 
Endpoint:   cpuregs_reg[14][3]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[2]/QN  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.016
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.385
- Arrival Time                  0.384
= Slack Time                    0.001
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                              |              |          |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[2]             | CK ^         |          |       |  -0.009 |   -0.008 | 
     | cpu_state_reg[2]             | CK ^ -> QN ^ | DFFR_X1  | 0.092 |   0.083 |    0.084 | 
     | FE_OFC389_n_6184             | A ^ -> ZN v  | INV_X2   | 0.016 |   0.099 |    0.101 | 
     | FE_OFC391_n_6184             | A v -> ZN ^  | INV_X1   | 0.015 |   0.115 |    0.116 | 
     | g21                          | A2 ^ -> ZN ^ | AND2_X2  | 0.039 |   0.153 |    0.155 | 
     | FE_RC_3181_0                 | A2 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.192 |    0.193 | 
     | FE_OFC48_n_37230             | A ^ -> ZN v  | INV_X1   | 0.013 |   0.204 |    0.206 | 
     | g206168                      | A1 v -> ZN ^ | NOR2_X2  | 0.031 |   0.235 |    0.237 | 
     | FE_RC_4035_0                 | A2 ^ -> ZN ^ | AND2_X2  | 0.045 |   0.280 |    0.282 | 
     | g206405                      | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.316 |    0.318 | 
     | FE_OFC80_n_43154             | A ^ -> ZN v  | INV_X8   | 0.017 |   0.333 |    0.335 | 
     | FE_OCPC1038_FE_OFN21_n_43154 | A v -> ZN ^  | INV_X8   | 0.019 |   0.353 |    0.354 | 
     | g199933                      | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.366 |    0.368 | 
     | g206627                      | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.384 |    0.385 | 
     | cpuregs_reg[14][3]           | D ^          | DFF_X1   | 0.000 |   0.384 |    0.385 | 
     +-------------------------------------------------------------------------------------+ 
Path 1129: MET Setup Check with Pin cpuregs_reg[30][30]/CK 
Endpoint:   cpuregs_reg[30][30]/SE (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.085
+ Phase Shift                   0.400
= Required Time                 0.338
- Arrival Time                  0.336
= Slack Time                    0.002
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.021 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.114 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.141 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.150 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.170 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.194 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.211 | 
     | g208697             | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.274 | 
     | g200070             | A1 ^ -> ZN ^ | AND3_X4  | 0.061 |   0.334 |    0.335 | 
     | cpuregs_reg[30][30] | SE ^         | SDFF_X2  | 0.003 |   0.336 |    0.338 | 
     +----------------------------------------------------------------------------+ 
Path 1130: MET Setup Check with Pin count_instr_reg[18]/CK 
Endpoint:   count_instr_reg[18]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[1]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.013
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.359
- Arrival Time                  0.357
= Slack Time                    0.002
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[1]      | CK ^         |          |       |  -0.009 |   -0.008 | 
     | count_instr_reg[1]      | CK ^ -> Q ^  | DFF_X1   | 0.119 |   0.110 |    0.112 | 
     | inc_add_1559_34_g204023 | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.148 |    0.150 | 
     | inc_add_1559_34_g185485 | A2 ^ -> ZN ^ | AND2_X2  | 0.031 |   0.179 |    0.181 | 
     | inc_add_1559_34_g1208   | A2 ^ -> ZN ^ | AND4_X4  | 0.067 |   0.247 |    0.248 | 
     | inc_add_1559_34_g1187   | A1 ^ -> ZN ^ | AND2_X1  | 0.044 |   0.291 |    0.292 | 
     | FE_RC_1602_0            | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.304 |    0.306 | 
     | FE_RC_1601_0            | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.324 |    0.326 | 
     | g172122                 | A1 ^ -> ZN v | AOI22_X1 | 0.017 |   0.341 |    0.343 | 
     | g171965                 | A v -> ZN ^  | INV_X1   | 0.016 |   0.357 |    0.359 | 
     | count_instr_reg[18]     | D ^          | DFF_X1   | 0.000 |   0.357 |    0.359 | 
     +--------------------------------------------------------------------------------+ 
Path 1131: MET Setup Check with Pin mem_wdata_reg[28]/CK 
Endpoint:   mem_wdata_reg[28]/D   (v) checked with  leading edge of 'clk'
Beginpoint: mem_wordsize_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.013
- Setup                         0.078
+ Phase Shift                   0.400
= Required Time                 0.309
- Arrival Time                  0.307
= Slack Time                    0.002
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | mem_wordsize_reg[1] | CK ^         |          |       |  -0.003 |   -0.001 | 
     | mem_wordsize_reg[1] | CK ^ -> Q ^  | DFF_X1   | 0.124 |   0.122 |    0.123 | 
     | g97087__193771      | A1 ^ -> ZN ^ | OR2_X2   | 0.033 |   0.154 |    0.156 | 
     | FE_OFC502_n_29658   | A ^ -> ZN v  | INV_X1   | 0.012 |   0.166 |    0.167 | 
     | FE_OFC503_n_29658   | A v -> Z v   | BUF_X2   | 0.042 |   0.208 |    0.210 | 
     | FE_RC_1598_0        | A1 v -> ZN ^ | AOI22_X1 | 0.043 |   0.251 |    0.252 | 
     | FE_OCPC2239_n_22825 | A ^ -> Z ^   | BUF_X2   | 0.033 |   0.284 |    0.285 | 
     | g96750__4547        | A1 ^ -> ZN v | NAND2_X2 | 0.022 |   0.306 |    0.308 | 
     | mem_wdata_reg[28]   | D v          | SDFF_X1  | 0.001 |   0.307 |    0.309 | 
     +----------------------------------------------------------------------------+ 
Path 1132: MET Setup Check with Pin cpuregs_reg[7][16]/CK 
Endpoint:   cpuregs_reg[7][16]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.075
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.445
- Arrival Time                  0.443
= Slack Time                    0.002
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.002 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.147 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.181 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.217 | 
     | add_1312_30_g175238 | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.257 |    0.258 | 
     | add_1312_30_g189927 | A ^ -> Z ^   | XOR2_X1  | 0.048 |   0.304 |    0.306 | 
     | g172807             | A1 ^ -> ZN v | NAND2_X1 | 0.020 |   0.324 |    0.326 | 
     | FE_RC_511_0         | A1 v -> ZN v | AND2_X4  | 0.036 |   0.361 |    0.362 | 
     | FE_RC_512_0         | A v -> ZN ^  | INV_X16  | 0.018 |   0.379 |    0.381 | 
     | FE_OCPC2073_n_29066 | A ^ -> Z ^   | BUF_X8   | 0.033 |   0.412 |    0.414 | 
     | g199453             | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.425 |    0.427 | 
     | g189015             | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.443 |    0.445 | 
     | cpuregs_reg[7][16]  | D ^          | DFF_X1   | 0.000 |   0.443 |    0.445 | 
     +----------------------------------------------------------------------------+ 
Path 1133: MET Setup Check with Pin cpuregs_reg[19][16]/CK 
Endpoint:   cpuregs_reg[19][16]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.075
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.445
- Arrival Time                  0.443
= Slack Time                    0.002
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.002 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.147 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.181 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.217 | 
     | add_1312_30_g175238 | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.257 |    0.258 | 
     | add_1312_30_g189927 | A ^ -> Z ^   | XOR2_X1  | 0.048 |   0.304 |    0.306 | 
     | g172807             | A1 ^ -> ZN v | NAND2_X1 | 0.020 |   0.324 |    0.326 | 
     | FE_RC_511_0         | A1 v -> ZN v | AND2_X4  | 0.036 |   0.361 |    0.362 | 
     | FE_RC_512_0         | A v -> ZN ^  | INV_X16  | 0.018 |   0.379 |    0.381 | 
     | FE_OCPC2073_n_29066 | A ^ -> Z ^   | BUF_X8   | 0.033 |   0.412 |    0.414 | 
     | g206444             | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.425 |    0.427 | 
     | g199050             | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.443 |    0.445 | 
     | cpuregs_reg[19][16] | D ^          | DFF_X1   | 0.000 |   0.443 |    0.445 | 
     +----------------------------------------------------------------------------+ 
Path 1134: MET Setup Check with Pin cpuregs_reg[6][16]/CK 
Endpoint:   cpuregs_reg[6][16]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.075
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.445
- Arrival Time                  0.443
= Slack Time                    0.002
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.002 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.147 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.181 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.217 | 
     | add_1312_30_g175238 | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.257 |    0.258 | 
     | add_1312_30_g189927 | A ^ -> Z ^   | XOR2_X1  | 0.048 |   0.304 |    0.306 | 
     | g172807             | A1 ^ -> ZN v | NAND2_X1 | 0.020 |   0.324 |    0.326 | 
     | FE_RC_511_0         | A1 v -> ZN v | AND2_X4  | 0.036 |   0.361 |    0.362 | 
     | FE_RC_512_0         | A v -> ZN ^  | INV_X16  | 0.018 |   0.379 |    0.381 | 
     | FE_OCPC2073_n_29066 | A ^ -> Z ^   | BUF_X8   | 0.033 |   0.412 |    0.414 | 
     | g188075             | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.425 |    0.427 | 
     | g169600             | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.443 |    0.445 | 
     | cpuregs_reg[6][16]  | D ^          | DFF_X1   | 0.000 |   0.443 |    0.445 | 
     +----------------------------------------------------------------------------+ 
Path 1135: MET Setup Check with Pin cpuregs_reg[18][16]/CK 
Endpoint:   cpuregs_reg[18][16]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.075
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.445
- Arrival Time                  0.443
= Slack Time                    0.002
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.002 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.147 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.181 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.217 | 
     | add_1312_30_g175238 | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.257 |    0.258 | 
     | add_1312_30_g189927 | A ^ -> Z ^   | XOR2_X1  | 0.048 |   0.304 |    0.306 | 
     | g172807             | A1 ^ -> ZN v | NAND2_X1 | 0.020 |   0.324 |    0.326 | 
     | FE_RC_511_0         | A1 v -> ZN v | AND2_X4  | 0.036 |   0.361 |    0.362 | 
     | FE_RC_512_0         | A v -> ZN ^  | INV_X16  | 0.018 |   0.379 |    0.381 | 
     | FE_OCPC2073_n_29066 | A ^ -> Z ^   | BUF_X8   | 0.033 |   0.412 |    0.414 | 
     | g208458             | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.425 |    0.427 | 
     | g169073             | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.443 |    0.445 | 
     | cpuregs_reg[18][16] | D ^          | DFF_X1   | 0.000 |   0.443 |    0.445 | 
     +----------------------------------------------------------------------------+ 
Path 1136: MET Setup Check with Pin cpuregs_reg[3][9]/CK 
Endpoint:   cpuregs_reg[3][9]/SE (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[2]/QN  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.021
- Setup                         0.084
+ Phase Shift                   0.400
= Required Time                 0.338
- Arrival Time                  0.336
= Slack Time                    0.002
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     | cpu_state_reg[2]    | CK ^         |         |       |  -0.009 |   -0.008 | 
     | cpu_state_reg[2]    | CK ^ -> QN ^ | DFFR_X1 | 0.092 |   0.083 |    0.085 | 
     | FE_OFC389_n_6184    | A ^ -> ZN v  | INV_X2  | 0.016 |   0.099 |    0.101 | 
     | FE_OFC391_n_6184    | A v -> ZN ^  | INV_X1  | 0.015 |   0.115 |    0.116 | 
     | g21                 | A2 ^ -> ZN ^ | AND2_X2 | 0.039 |   0.153 |    0.155 | 
     | FE_RC_3181_0        | A2 ^ -> ZN ^ | AND2_X4 | 0.038 |   0.192 |    0.193 | 
     | FE_OFC48_n_37230    | A ^ -> ZN v  | INV_X1  | 0.013 |   0.204 |    0.206 | 
     | g206168             | A1 v -> ZN ^ | NOR2_X2 | 0.031 |   0.235 |    0.237 | 
     | FE_OCPC2231_n_42921 | A ^ -> Z ^   | BUF_X1  | 0.032 |   0.267 |    0.269 | 
     | FE_RC_4031_0        | A2 ^ -> ZN ^ | AND2_X4 | 0.036 |   0.303 |    0.305 | 
     | FE_OFC830_n_44791   | A ^ -> Z ^   | BUF_X8  | 0.028 |   0.331 |    0.333 | 
     | cpuregs_reg[3][9]   | SE ^         | SDFF_X2 | 0.005 |   0.336 |    0.338 | 
     +---------------------------------------------------------------------------+ 
Path 1137: MET Setup Check with Pin cpuregs_reg[14][26]/CK 
Endpoint:   cpuregs_reg[14][26]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[21]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.082
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.452
- Arrival Time                  0.450
= Slack Time                    0.002
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[21]      | CK ^         |          |       |  -0.002 |   -0.000 | 
     | reg_pc_reg[21]      | CK ^ -> Q ^  | DFF_X1   | 0.136 |   0.134 |    0.136 | 
     | FE_RC_483_0         | A2 ^ -> ZN v | NAND2_X1 | 0.022 |   0.156 |    0.158 | 
     | FE_RC_482_0         | A1 v -> ZN ^ | NOR2_X1  | 0.025 |   0.181 |    0.183 | 
     | add_1312_30_g186112 | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.224 |    0.226 | 
     | add_1312_30_g7577   | A1 ^ -> ZN ^ | AND2_X1  | 0.034 |   0.259 |    0.261 | 
     | add_1312_30_g7568   | A2 ^ -> ZN v | NAND2_X1 | 0.017 |   0.276 |    0.278 | 
     | FE_RC_3072_0        | A2 v -> ZN ^ | NAND2_X1 | 0.017 |   0.293 |    0.295 | 
     | FE_RC_3071_0        | A ^ -> ZN v  | OAI21_X1 | 0.021 |   0.314 |    0.316 | 
     | FE_RC_519_0         | A1 v -> ZN ^ | OAI22_X2 | 0.041 |   0.355 |    0.357 | 
     | FE_RC_517_0         | A1 ^ -> ZN v | NOR2_X4  | 0.016 |   0.371 |    0.373 | 
     | FE_RC_518_0         | A v -> ZN ^  | INV_X8   | 0.036 |   0.407 |    0.409 | 
     | g191557             | A1 ^ -> ZN v | NAND2_X1 | 0.022 |   0.429 |    0.431 | 
     | g168992             | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.450 |    0.452 | 
     | cpuregs_reg[14][26] | D ^          | DFF_X1   | 0.000 |   0.450 |    0.452 | 
     +----------------------------------------------------------------------------+ 
Path 1138: MET Setup Check with Pin cpuregs_reg[3][12]/CK 
Endpoint:   cpuregs_reg[3][12]/SE (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[2]/QN   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.084
+ Phase Shift                   0.400
= Required Time                 0.338
- Arrival Time                  0.336
= Slack Time                    0.002
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     | cpu_state_reg[2]    | CK ^         |         |       |  -0.009 |   -0.007 | 
     | cpu_state_reg[2]    | CK ^ -> QN ^ | DFFR_X1 | 0.092 |   0.083 |    0.085 | 
     | FE_OFC389_n_6184    | A ^ -> ZN v  | INV_X2  | 0.016 |   0.099 |    0.101 | 
     | FE_OFC391_n_6184    | A v -> ZN ^  | INV_X1  | 0.015 |   0.115 |    0.117 | 
     | g21                 | A2 ^ -> ZN ^ | AND2_X2 | 0.039 |   0.153 |    0.155 | 
     | FE_RC_3181_0        | A2 ^ -> ZN ^ | AND2_X4 | 0.038 |   0.192 |    0.194 | 
     | FE_OFC48_n_37230    | A ^ -> ZN v  | INV_X1  | 0.013 |   0.204 |    0.206 | 
     | g206168             | A1 v -> ZN ^ | NOR2_X2 | 0.031 |   0.235 |    0.237 | 
     | FE_OCPC2231_n_42921 | A ^ -> Z ^   | BUF_X1  | 0.032 |   0.267 |    0.269 | 
     | FE_RC_4031_0        | A2 ^ -> ZN ^ | AND2_X4 | 0.036 |   0.303 |    0.305 | 
     | FE_OFC830_n_44791   | A ^ -> Z ^   | BUF_X8  | 0.028 |   0.331 |    0.333 | 
     | cpuregs_reg[3][12]  | SE ^         | SDFF_X1 | 0.005 |   0.336 |    0.338 | 
     +---------------------------------------------------------------------------+ 
Path 1139: MET Setup Check with Pin count_cycle_reg[30]/CK 
Endpoint:   count_cycle_reg[30]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[11]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.015
- Setup                         0.023
+ Phase Shift                   0.400
= Required Time                 0.362
- Arrival Time                  0.360
= Slack Time                    0.002
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.015
     = Beginpoint Arrival Time       -0.015
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[11]     | CK ^         |          |       |  -0.015 |   -0.012 | 
     | count_cycle_reg[11]     | CK ^ -> Q ^  | DFF_X1   | 0.124 |   0.109 |    0.111 | 
     | inc_add_1428_40_g186137 | A1 ^ -> ZN ^ | AND2_X1  | 0.042 |   0.152 |    0.154 | 
     | inc_add_1428_40_g191310 | A2 ^ -> ZN ^ | AND2_X1  | 0.037 |   0.189 |    0.191 | 
     | g189435_dup             | A1 ^ -> ZN ^ | AND4_X2  | 0.069 |   0.257 |    0.260 | 
     | inc_add_1428_40_g191324 | A1 ^ -> ZN v | NAND4_X1 | 0.033 |   0.291 |    0.293 | 
     | inc_add_1428_40_g1132   | A v -> ZN v  | XNOR2_X1 | 0.041 |   0.332 |    0.334 | 
     | g172751                 | A1 v -> ZN v | AND2_X1  | 0.028 |   0.360 |    0.362 | 
     | count_cycle_reg[30]     | D v          | DFF_X1   | 0.000 |   0.360 |    0.362 | 
     +--------------------------------------------------------------------------------+ 
Path 1140: MET Setup Check with Pin cpuregs_reg[23][16]/CK 
Endpoint:   cpuregs_reg[23][16]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.075
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.445
- Arrival Time                  0.442
= Slack Time                    0.002
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.001 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.148 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.181 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.217 | 
     | add_1312_30_g175238 | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.257 |    0.259 | 
     | add_1312_30_g189927 | A ^ -> Z ^   | XOR2_X1  | 0.048 |   0.304 |    0.307 | 
     | g172807             | A1 ^ -> ZN v | NAND2_X1 | 0.020 |   0.324 |    0.327 | 
     | FE_RC_511_0         | A1 v -> ZN v | AND2_X4  | 0.036 |   0.361 |    0.363 | 
     | FE_RC_512_0         | A v -> ZN ^  | INV_X16  | 0.018 |   0.379 |    0.381 | 
     | FE_OCPC2073_n_29066 | A ^ -> Z ^   | BUF_X8   | 0.033 |   0.412 |    0.414 | 
     | g208495             | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.424 |    0.427 | 
     | g208594             | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.442 |    0.445 | 
     | cpuregs_reg[23][16] | D ^          | DFF_X1   | 0.000 |   0.442 |    0.445 | 
     +----------------------------------------------------------------------------+ 
Path 1141: MET Setup Check with Pin cpuregs_reg[12][24]/CK 
Endpoint:   cpuregs_reg[12][24]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.087
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.457
- Arrival Time                  0.454
= Slack Time                    0.002
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.022 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.115 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.142 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.151 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.171 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.195 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.211 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.261 | 
     | g170963_dup195219   | A1 ^ -> ZN ^ | AND2_X2  | 0.053 |   0.312 |    0.315 | 
     | FE_OCPC2052_n_31169 | A ^ -> Z ^   | BUF_X2   | 0.030 |   0.343 |    0.345 | 
     | FE_RC_765_0         | A1 ^ -> ZN v | NAND2_X4 | 0.022 |   0.365 |    0.367 | 
     | FE_RC_766_0         | A v -> ZN ^  | INV_X16  | 0.021 |   0.386 |    0.388 | 
     | FE_OCPC2080_n_32136 | A ^ -> Z ^   | BUF_X8   | 0.032 |   0.418 |    0.421 | 
     | g170501             | A2 ^ -> ZN v | NAND2_X1 | 0.016 |   0.434 |    0.437 | 
     | g168918             | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.454 |    0.457 | 
     | cpuregs_reg[12][24] | D ^          | DFF_X1   | 0.000 |   0.454 |    0.457 | 
     +----------------------------------------------------------------------------+ 
Path 1142: MET Setup Check with Pin cpuregs_reg[18][12]/CK 
Endpoint:   cpuregs_reg[18][12]/SE (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[2]/QN    (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.337
- Arrival Time                  0.335
= Slack Time                    0.002
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     | cpu_state_reg[2]    | CK ^         |         |       |  -0.009 |   -0.007 | 
     | cpu_state_reg[2]    | CK ^ -> QN ^ | DFFR_X1 | 0.092 |   0.083 |    0.085 | 
     | FE_OFC389_n_6184    | A ^ -> ZN v  | INV_X2  | 0.016 |   0.099 |    0.102 | 
     | FE_OFC391_n_6184    | A v -> ZN ^  | INV_X1  | 0.015 |   0.115 |    0.117 | 
     | g21                 | A2 ^ -> ZN ^ | AND2_X2 | 0.039 |   0.153 |    0.156 | 
     | FE_RC_3181_0        | A2 ^ -> ZN ^ | AND2_X4 | 0.038 |   0.192 |    0.194 | 
     | FE_OFC48_n_37230    | A ^ -> ZN v  | INV_X1  | 0.013 |   0.204 |    0.207 | 
     | g206168             | A1 v -> ZN ^ | NOR2_X2 | 0.031 |   0.235 |    0.238 | 
     | FE_RC_4035_0        | A2 ^ -> ZN ^ | AND2_X2 | 0.045 |   0.280 |    0.283 | 
     | FE_RC_4110_0        | A2 ^ -> ZN ^ | AND2_X4 | 0.048 |   0.328 |    0.331 | 
     | cpuregs_reg[18][12] | SE ^         | SDFF_X1 | 0.006 |   0.335 |    0.337 | 
     +---------------------------------------------------------------------------+ 
Path 1143: MET Setup Check with Pin cpuregs_reg[18][9]/CK 
Endpoint:   cpuregs_reg[18][9]/SE (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[2]/QN   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.337
- Arrival Time                  0.335
= Slack Time                    0.002
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +--------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                    |              |         |       |  Time   |   Time   | 
     |--------------------+--------------+---------+-------+---------+----------| 
     | cpu_state_reg[2]   | CK ^         |         |       |  -0.009 |   -0.007 | 
     | cpu_state_reg[2]   | CK ^ -> QN ^ | DFFR_X1 | 0.092 |   0.083 |    0.085 | 
     | FE_OFC389_n_6184   | A ^ -> ZN v  | INV_X2  | 0.016 |   0.099 |    0.102 | 
     | FE_OFC391_n_6184   | A v -> ZN ^  | INV_X1  | 0.015 |   0.115 |    0.117 | 
     | g21                | A2 ^ -> ZN ^ | AND2_X2 | 0.039 |   0.153 |    0.156 | 
     | FE_RC_3181_0       | A2 ^ -> ZN ^ | AND2_X4 | 0.038 |   0.192 |    0.194 | 
     | FE_OFC48_n_37230   | A ^ -> ZN v  | INV_X1  | 0.013 |   0.204 |    0.207 | 
     | g206168            | A1 v -> ZN ^ | NOR2_X2 | 0.031 |   0.235 |    0.238 | 
     | FE_RC_4035_0       | A2 ^ -> ZN ^ | AND2_X2 | 0.045 |   0.280 |    0.283 | 
     | FE_RC_4110_0       | A2 ^ -> ZN ^ | AND2_X4 | 0.048 |   0.328 |    0.331 | 
     | cpuregs_reg[18][9] | SE ^         | SDFF_X1 | 0.006 |   0.335 |    0.337 | 
     +--------------------------------------------------------------------------+ 
Path 1144: MET Setup Check with Pin count_cycle_reg[32]/CK 
Endpoint:   count_cycle_reg[32]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[16]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.014
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.357
- Arrival Time                  0.355
= Slack Time                    0.002
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[16]     | CK ^         |          |       |   0.014 |    0.017 | 
     | count_cycle_reg[16]     | CK ^ -> Q ^  | DFF_X1   | 0.117 |   0.131 |    0.134 | 
     | inc_add_1428_40_g188502 | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.174 |    0.177 | 
     | FE_RC_3339_0            | A1 ^ -> ZN v | NAND4_X4 | 0.024 |   0.198 |    0.201 | 
     | FE_RC_3340_0            | A v -> ZN ^  | INV_X4   | 0.019 |   0.217 |    0.219 | 
     | g185469                 | A1 ^ -> ZN ^ | AND4_X4  | 0.058 |   0.275 |    0.277 | 
     | inc_add_1428_40_g1359   | A ^ -> Z ^   | XOR2_X1  | 0.047 |   0.322 |    0.325 | 
     | g172784                 | A1 ^ -> ZN ^ | AND2_X1  | 0.032 |   0.355 |    0.357 | 
     | count_cycle_reg[32]     | D ^          | DFF_X1   | 0.000 |   0.355 |    0.357 | 
     +--------------------------------------------------------------------------------+ 
Path 1145: MET Setup Check with Pin mem_wdata_reg[24]/CK 
Endpoint:   mem_wdata_reg[24]/D   (v) checked with  leading edge of 'clk'
Beginpoint: mem_wordsize_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.005
- Setup                         0.081
+ Phase Shift                   0.400
= Required Time                 0.314
- Arrival Time                  0.311
= Slack Time                    0.003
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | mem_wordsize_reg[1] | CK ^         |          |       |  -0.003 |    0.000 | 
     | mem_wordsize_reg[1] | CK ^ -> Q ^  | DFF_X1   | 0.124 |   0.122 |    0.124 | 
     | g97087__193771      | A1 ^ -> ZN ^ | OR2_X2   | 0.033 |   0.154 |    0.157 | 
     | FE_OFC502_n_29658   | A ^ -> ZN v  | INV_X1   | 0.012 |   0.166 |    0.168 | 
     | FE_OFC503_n_29658   | A v -> Z v   | BUF_X2   | 0.042 |   0.208 |    0.211 | 
     | g186921             | B1 v -> ZN ^ | AOI22_X1 | 0.073 |   0.281 |    0.284 | 
     | g96791__9682        | A1 ^ -> ZN v | NAND2_X2 | 0.029 |   0.310 |    0.313 | 
     | mem_wdata_reg[24]   | D v          | SDFF_X1  | 0.001 |   0.311 |    0.314 | 
     +----------------------------------------------------------------------------+ 
Path 1146: MET Setup Check with Pin cpuregs_reg[3][30]/CK 
Endpoint:   cpuregs_reg[3][30]/SE (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[2]/QN   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.084
+ Phase Shift                   0.400
= Required Time                 0.339
- Arrival Time                  0.336
= Slack Time                    0.003
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     | cpu_state_reg[2]    | CK ^         |         |       |  -0.009 |   -0.007 | 
     | cpu_state_reg[2]    | CK ^ -> QN ^ | DFFR_X1 | 0.092 |   0.083 |    0.086 | 
     | FE_OFC389_n_6184    | A ^ -> ZN v  | INV_X2  | 0.016 |   0.099 |    0.102 | 
     | FE_OFC391_n_6184    | A v -> ZN ^  | INV_X1  | 0.015 |   0.115 |    0.117 | 
     | g21                 | A2 ^ -> ZN ^ | AND2_X2 | 0.039 |   0.153 |    0.156 | 
     | FE_RC_3181_0        | A2 ^ -> ZN ^ | AND2_X4 | 0.038 |   0.192 |    0.194 | 
     | FE_OFC48_n_37230    | A ^ -> ZN v  | INV_X1  | 0.013 |   0.204 |    0.207 | 
     | g206168             | A1 v -> ZN ^ | NOR2_X2 | 0.031 |   0.235 |    0.238 | 
     | FE_OCPC2231_n_42921 | A ^ -> Z ^   | BUF_X1  | 0.032 |   0.267 |    0.270 | 
     | FE_RC_4031_0        | A2 ^ -> ZN ^ | AND2_X4 | 0.036 |   0.303 |    0.306 | 
     | FE_OFC830_n_44791   | A ^ -> Z ^   | BUF_X8  | 0.028 |   0.331 |    0.334 | 
     | cpuregs_reg[3][30]  | SE ^         | SDFF_X2 | 0.005 |   0.336 |    0.339 | 
     +---------------------------------------------------------------------------+ 
Path 1147: MET Setup Check with Pin cpuregs_reg[28][26]/CK 
Endpoint:   cpuregs_reg[28][26]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[21]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.081
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.451
- Arrival Time                  0.449
= Slack Time                    0.003
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[21]      | CK ^         |          |       |  -0.002 |    0.000 | 
     | reg_pc_reg[21]      | CK ^ -> Q ^  | DFF_X1   | 0.136 |   0.134 |    0.137 | 
     | FE_RC_483_0         | A2 ^ -> ZN v | NAND2_X1 | 0.022 |   0.156 |    0.159 | 
     | FE_RC_482_0         | A1 v -> ZN ^ | NOR2_X1  | 0.025 |   0.181 |    0.184 | 
     | add_1312_30_g186112 | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.224 |    0.227 | 
     | add_1312_30_g7577   | A1 ^ -> ZN ^ | AND2_X1  | 0.034 |   0.259 |    0.262 | 
     | add_1312_30_g7568   | A2 ^ -> ZN v | NAND2_X1 | 0.017 |   0.276 |    0.279 | 
     | FE_RC_3072_0        | A2 v -> ZN ^ | NAND2_X1 | 0.017 |   0.293 |    0.296 | 
     | FE_RC_3071_0        | A ^ -> ZN v  | OAI21_X1 | 0.021 |   0.314 |    0.317 | 
     | FE_RC_519_0         | A1 v -> ZN ^ | OAI22_X2 | 0.041 |   0.355 |    0.358 | 
     | FE_RC_517_0         | A1 ^ -> ZN v | NOR2_X4  | 0.016 |   0.371 |    0.374 | 
     | FE_RC_518_0         | A v -> ZN ^  | INV_X8   | 0.036 |   0.407 |    0.410 | 
     | g170632             | A1 ^ -> ZN v | NAND2_X1 | 0.021 |   0.429 |    0.431 | 
     | g169779             | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.449 |    0.451 | 
     | cpuregs_reg[28][26] | D ^          | DFF_X1   | 0.000 |   0.449 |    0.451 | 
     +----------------------------------------------------------------------------+ 
Path 1148: MET Setup Check with Pin cpuregs_reg[15][7]/CK 
Endpoint:   cpuregs_reg[15][7]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[2]/QN  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.027
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.396
- Arrival Time                  0.393
= Slack Time                    0.003
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[2]   | CK ^         |          |       |  -0.009 |   -0.007 | 
     | cpu_state_reg[2]   | CK ^ -> QN ^ | DFFR_X1  | 0.092 |   0.083 |    0.086 | 
     | FE_OFC389_n_6184   | A ^ -> ZN v  | INV_X2   | 0.016 |   0.099 |    0.102 | 
     | FE_OFC391_n_6184   | A v -> ZN ^  | INV_X1   | 0.015 |   0.115 |    0.117 | 
     | g21                | A2 ^ -> ZN ^ | AND2_X2  | 0.039 |   0.153 |    0.156 | 
     | FE_RC_3181_0       | A2 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.192 |    0.194 | 
     | FE_OFC48_n_37230   | A ^ -> ZN v  | INV_X1   | 0.013 |   0.204 |    0.207 | 
     | g206168            | A1 v -> ZN ^ | NOR2_X2  | 0.031 |   0.235 |    0.238 | 
     | g206171            | A1 ^ -> ZN ^ | AND2_X4  | 0.048 |   0.284 |    0.287 | 
     | FE_RC_3255_0       | A1 ^ -> ZN v | NAND2_X4 | 0.035 |   0.319 |    0.321 | 
     | FE_OFC278_n_42926  | A v -> ZN ^  | INV_X8   | 0.034 |   0.353 |    0.356 | 
     | g191500            | A1 ^ -> ZN v | NAND2_X1 | 0.021 |   0.374 |    0.377 | 
     | g169004            | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.393 |    0.396 | 
     | cpuregs_reg[15][7] | D ^          | DFF_X1   | 0.000 |   0.393 |    0.396 | 
     +---------------------------------------------------------------------------+ 
Path 1149: MET Setup Check with Pin cpuregs_reg[18][23]/CK 
Endpoint:   cpuregs_reg[18][23]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[16]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.082
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.452
- Arrival Time                  0.449
= Slack Time                    0.003
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[16]        | CK ^         |          |       |  -0.003 |    0.000 | 
     | reg_pc_reg[16]        | CK ^ -> Q ^  | DFF_X1   | 0.120 |   0.117 |    0.120 | 
     | FE_OCPC2058_reg_pc_16 | A ^ -> Z ^   | BUF_X8   | 0.032 |   0.149 |    0.152 | 
     | add_1312_30_g204051   | A2 ^ -> ZN ^ | AND4_X1  | 0.073 |   0.223 |    0.225 | 
     | add_1312_30_g7601     | A1 ^ -> ZN ^ | AND3_X1  | 0.046 |   0.269 |    0.272 | 
     | add_1312_30_g7572     | A2 ^ -> ZN ^ | AND2_X2  | 0.031 |   0.300 |    0.303 | 
     | FE_RC_576_0           | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.312 |    0.315 | 
     | FE_RC_575_0           | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.331 |    0.334 | 
     | FE_RC_573_0           | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.350 |    0.353 | 
     | FE_RC_571_0           | A1 v -> ZN ^ | NAND2_X2 | 0.022 |   0.373 |    0.375 | 
     | FE_RC_572_0           | A ^ -> ZN v  | INV_X4   | 0.017 |   0.390 |    0.392 | 
     | FE_OFC177_n_18242     | A v -> ZN ^  | INV_X16  | 0.023 |   0.413 |    0.415 | 
     | g208457               | A1 ^ -> ZN v | NAND2_X1 | 0.018 |   0.430 |    0.433 | 
     | g190750               | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.449 |    0.452 | 
     | cpuregs_reg[18][23]   | D ^          | DFF_X1   | 0.000 |   0.449 |    0.452 | 
     +------------------------------------------------------------------------------+ 
Path 1150: MET Setup Check with Pin cpuregs_reg[6][7]/CK 
Endpoint:   cpuregs_reg[6][7]/D  (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.026
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.395
- Arrival Time                  0.392
= Slack Time                    0.003
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.022 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.116 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.143 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.151 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.171 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.196 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.212 | 
     | g208697             | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.276 | 
     | g202166             | A1 ^ -> ZN ^ | AND2_X4  | 0.049 |   0.322 |    0.325 | 
     | FE_OCPC2138_n_38835 | A ^ -> ZN v  | INV_X2   | 0.019 |   0.342 |    0.345 | 
     | FE_OCPC2139_n_38835 | A v -> ZN ^  | INV_X4   | 0.018 |   0.360 |    0.363 | 
     | g170177             | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.374 |    0.377 | 
     | g169554             | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.392 |    0.395 | 
     | cpuregs_reg[6][7]   | D ^          | DFF_X1   | 0.000 |   0.392 |    0.395 | 
     +----------------------------------------------------------------------------+ 
Path 1151: MET Setup Check with Pin decoded_imm_j_reg[3]/CK 
Endpoint:   decoded_imm_j_reg[3]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_do_wdata_reg/QN    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.010
- Setup                         0.024
+ Phase Shift                   0.400
= Required Time                 0.366
- Arrival Time                  0.363
= Slack Time                    0.003
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +-----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                      |              |          |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+---------+----------| 
     | mem_do_wdata_reg     | CK ^         |          |       |  -0.006 |   -0.003 | 
     | mem_do_wdata_reg     | CK ^ -> QN v | DFF_X1   | 0.093 |   0.087 |    0.090 | 
     | FE_RC_1523_0         | A1 v -> ZN ^ | NAND3_X2 | 0.020 |   0.107 |    0.110 | 
     | FE_RC_1493_0         | A1 ^ -> ZN ^ | AND2_X4  | 0.030 |   0.137 |    0.140 | 
     | FE_RC_1492_0         | A2 ^ -> ZN v | NAND3_X4 | 0.020 |   0.157 |    0.160 | 
     | g200125              | A1 v -> ZN ^ | NAND2_X4 | 0.018 |   0.175 |    0.178 | 
     | FE_OCPC1253_n_36570  | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.202 |    0.205 | 
     | g203029              | A1 ^ -> ZN ^ | AND2_X2  | 0.049 |   0.251 |    0.254 | 
     | FE_OCPC2111_n_39733  | A ^ -> Z ^   | BUF_X4   | 0.030 |   0.282 |    0.285 | 
     | FE_OCPC2113_n_39733  | A ^ -> ZN v  | INV_X4   | 0.017 |   0.299 |    0.302 | 
     | g170699              | B1 v -> ZN ^ | AOI22_X1 | 0.047 |   0.346 |    0.349 | 
     | g168855              | A1 ^ -> ZN v | NAND2_X1 | 0.016 |   0.363 |    0.366 | 
     | decoded_imm_j_reg[3] | D v          | DFF_X1   | 0.000 |   0.363 |    0.366 | 
     +-----------------------------------------------------------------------------+ 
Path 1152: MET Setup Check with Pin cpuregs_reg[10][1]/CK 
Endpoint:   cpuregs_reg[10][1]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.018
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.388
- Arrival Time                  0.385
= Slack Time                    0.003
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                           |              |          |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]         | CK ^         |          |       |   0.019 |    0.022 | 
     | latched_rd_reg[3]         | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.116 | 
     | g173022                   | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.143 | 
     | FE_RC_2515_0              | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.152 | 
     | FE_RC_2513_0              | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.171 | 
     | FE_RC_2512_0              | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.196 | 
     | g30                       | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.212 | 
     | g208697                   | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.276 | 
     | g2                        | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.314 |    0.317 | 
     | FE_OFC383_n_45452         | A ^ -> ZN v  | INV_X8   | 0.016 |   0.330 |    0.333 | 
     | FE_OCPC2115_FE_OFN45561_n | A v -> ZN ^  | INV_X8   | 0.020 |   0.350 |    0.353 | 
     | g199222                   | A1 ^ -> ZN v | NAND2_X1 | 0.016 |   0.366 |    0.369 | 
     | g169889                   | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.385 |    0.388 | 
     | cpuregs_reg[10][1]        | D ^          | DFF_X1   | 0.000 |   0.385 |    0.388 | 
     +----------------------------------------------------------------------------------+ 
Path 1153: MET Setup Check with Pin cpuregs_reg[23][23]/CK 
Endpoint:   cpuregs_reg[23][23]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[16]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.082
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.452
- Arrival Time                  0.449
= Slack Time                    0.003
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[16]        | CK ^         |          |       |  -0.003 |    0.000 | 
     | reg_pc_reg[16]        | CK ^ -> Q ^  | DFF_X1   | 0.120 |   0.117 |    0.120 | 
     | FE_OCPC2058_reg_pc_16 | A ^ -> Z ^   | BUF_X8   | 0.032 |   0.149 |    0.152 | 
     | add_1312_30_g204051   | A2 ^ -> ZN ^ | AND4_X1  | 0.073 |   0.223 |    0.226 | 
     | add_1312_30_g7601     | A1 ^ -> ZN ^ | AND3_X1  | 0.046 |   0.269 |    0.272 | 
     | add_1312_30_g7572     | A2 ^ -> ZN ^ | AND2_X2  | 0.031 |   0.300 |    0.303 | 
     | FE_RC_576_0           | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.312 |    0.315 | 
     | FE_RC_575_0           | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.331 |    0.334 | 
     | FE_RC_573_0           | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.350 |    0.353 | 
     | FE_RC_571_0           | A1 v -> ZN ^ | NAND2_X2 | 0.022 |   0.373 |    0.376 | 
     | FE_RC_572_0           | A ^ -> ZN v  | INV_X4   | 0.017 |   0.390 |    0.393 | 
     | FE_OFC177_n_18242     | A v -> ZN ^  | INV_X16  | 0.023 |   0.413 |    0.416 | 
     | g208490               | A1 ^ -> ZN v | NAND2_X1 | 0.018 |   0.430 |    0.433 | 
     | g169312               | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.449 |    0.452 | 
     | cpuregs_reg[23][23]   | D ^          | DFF_X1   | 0.000 |   0.449 |    0.452 | 
     +------------------------------------------------------------------------------+ 
Path 1154: MET Setup Check with Pin cpuregs_reg[10][0]/CK 
Endpoint:   cpuregs_reg[10][0]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.018
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.388
- Arrival Time                  0.385
= Slack Time                    0.003
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                           |              |          |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]         | CK ^         |          |       |   0.019 |    0.022 | 
     | latched_rd_reg[3]         | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.116 | 
     | g173022                   | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.143 | 
     | FE_RC_2515_0              | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.152 | 
     | FE_RC_2513_0              | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.171 | 
     | FE_RC_2512_0              | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.196 | 
     | g30                       | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.212 | 
     | g208697                   | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.276 | 
     | g2                        | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.314 |    0.317 | 
     | FE_OFC383_n_45452         | A ^ -> ZN v  | INV_X8   | 0.016 |   0.330 |    0.333 | 
     | FE_OCPC2115_FE_OFN45561_n | A v -> ZN ^  | INV_X8   | 0.020 |   0.350 |    0.353 | 
     | g205519                   | A1 ^ -> ZN v | NAND2_X1 | 0.016 |   0.366 |    0.369 | 
     | g169888                   | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.385 |    0.388 | 
     | cpuregs_reg[10][0]        | D ^          | DFF_X1   | 0.000 |   0.385 |    0.388 | 
     +----------------------------------------------------------------------------------+ 
Path 1155: MET Setup Check with Pin decoded_imm_j_reg[11]/CK 
Endpoint:   decoded_imm_j_reg[11]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_do_wdata_reg/QN     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.010
- Setup                         0.026
+ Phase Shift                   0.400
= Required Time                 0.364
- Arrival Time                  0.361
= Slack Time                    0.003
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | mem_do_wdata_reg      | CK ^         |          |       |  -0.006 |   -0.003 | 
     | mem_do_wdata_reg      | CK ^ -> QN v | DFF_X1   | 0.093 |   0.087 |    0.090 | 
     | FE_RC_1523_0          | A1 v -> ZN ^ | NAND3_X2 | 0.020 |   0.107 |    0.110 | 
     | FE_RC_1493_0          | A1 ^ -> ZN ^ | AND2_X4  | 0.030 |   0.137 |    0.140 | 
     | FE_RC_1492_0          | A2 ^ -> ZN v | NAND3_X4 | 0.020 |   0.157 |    0.160 | 
     | g200125               | A1 v -> ZN ^ | NAND2_X4 | 0.018 |   0.175 |    0.178 | 
     | FE_OCPC1253_n_36570   | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.202 |    0.205 | 
     | g203029               | A1 ^ -> ZN ^ | AND2_X2  | 0.049 |   0.251 |    0.255 | 
     | FE_OCPC2111_n_39733   | A ^ -> Z ^   | BUF_X4   | 0.030 |   0.282 |    0.285 | 
     | FE_OCPC2113_n_39733   | A ^ -> ZN v  | INV_X4   | 0.017 |   0.299 |    0.302 | 
     | g192319               | B1 v -> ZN ^ | AOI22_X1 | 0.046 |   0.346 |    0.349 | 
     | g168863               | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.361 |    0.364 | 
     | decoded_imm_j_reg[11] | D v          | DFF_X2   | 0.000 |   0.361 |    0.364 | 
     +------------------------------------------------------------------------------+ 
Path 1156: MET Setup Check with Pin cpuregs_reg[11][5]/CK 
Endpoint:   cpuregs_reg[11][5]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.024
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.393
- Arrival Time                  0.390
= Slack Time                    0.003
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.023 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.116 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.143 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.152 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.172 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.196 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.212 | 
     | g208697             | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.276 | 
     | g208690             | A1 ^ -> ZN ^ | AND2_X4  | 0.037 |   0.310 |    0.313 | 
     | FE_OCPC1080_n_45486 | A ^ -> ZN v  | INV_X4   | 0.021 |   0.331 |    0.334 | 
     | FE_OCPC1082_n_45486 | A v -> ZN ^  | INV_X16  | 0.024 |   0.355 |    0.358 | 
     | g188264             | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.372 |    0.375 | 
     | g194430             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.390 |    0.393 | 
     | cpuregs_reg[11][5]  | D ^          | DFF_X1   | 0.000 |   0.390 |    0.393 | 
     +----------------------------------------------------------------------------+ 
Path 1157: MET Setup Check with Pin cpuregs_reg[3][13]/CK 
Endpoint:   cpuregs_reg[3][13]/SE (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[2]/QN   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.084
+ Phase Shift                   0.400
= Required Time                 0.339
- Arrival Time                  0.336
= Slack Time                    0.003
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     | cpu_state_reg[2]    | CK ^         |         |       |  -0.009 |   -0.006 | 
     | cpu_state_reg[2]    | CK ^ -> QN ^ | DFFR_X1 | 0.092 |   0.083 |    0.086 | 
     | FE_OFC389_n_6184    | A ^ -> ZN v  | INV_X2  | 0.016 |   0.099 |    0.102 | 
     | FE_OFC391_n_6184    | A v -> ZN ^  | INV_X1  | 0.015 |   0.115 |    0.118 | 
     | g21                 | A2 ^ -> ZN ^ | AND2_X2 | 0.039 |   0.153 |    0.156 | 
     | FE_RC_3181_0        | A2 ^ -> ZN ^ | AND2_X4 | 0.038 |   0.192 |    0.195 | 
     | FE_OFC48_n_37230    | A ^ -> ZN v  | INV_X1  | 0.013 |   0.204 |    0.207 | 
     | g206168             | A1 v -> ZN ^ | NOR2_X2 | 0.031 |   0.235 |    0.238 | 
     | FE_OCPC2231_n_42921 | A ^ -> Z ^   | BUF_X1  | 0.032 |   0.267 |    0.270 | 
     | FE_RC_4031_0        | A2 ^ -> ZN ^ | AND2_X4 | 0.036 |   0.303 |    0.307 | 
     | FE_OFC830_n_44791   | A ^ -> Z ^   | BUF_X8  | 0.028 |   0.331 |    0.334 | 
     | cpuregs_reg[3][13]  | SE ^         | SDFF_X2 | 0.004 |   0.336 |    0.339 | 
     +---------------------------------------------------------------------------+ 
Path 1158: MET Setup Check with Pin cpuregs_reg[30][28]/CK 
Endpoint:   cpuregs_reg[30][28]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.081
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.452
- Arrival Time                  0.449
= Slack Time                    0.003
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.000 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.149 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.182 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.218 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.259 |    0.262 | 
     | add_1312_30_g7574   | A1 ^ -> ZN ^ | AND2_X2  | 0.033 |   0.292 |    0.295 | 
     | add_1312_30_g7661   | A ^ -> Z ^   | XOR2_X1  | 0.047 |   0.339 |    0.342 | 
     | g182546             | B1 ^ -> ZN v | AOI21_X1 | 0.028 |   0.367 |    0.370 | 
     | FE_OCPC1491_n_18250 | A v -> Z v   | BUF_X8   | 0.037 |   0.404 |    0.407 | 
     | FE_OCPC1497_n_18250 | A v -> ZN ^  | INV_X2   | 0.019 |   0.422 |    0.426 | 
     | g204874             | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.436 |    0.439 | 
     | FE_RC_587_0         | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.449 |    0.452 | 
     | cpuregs_reg[30][28] | D ^          | DFF_X1   | 0.000 |   0.449 |    0.452 | 
     +----------------------------------------------------------------------------+ 
Path 1159: MET Setup Check with Pin cpuregs_reg[16][26]/CK 
Endpoint:   cpuregs_reg[16][26]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.081
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.453
- Arrival Time                  0.450
= Slack Time                    0.003
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.023 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.116 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.143 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.152 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.172 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.196 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.212 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.262 | 
     | g205827             | A1 ^ -> ZN ^ | AND2_X2  | 0.061 |   0.320 |    0.323 | 
     | g205832             | A1 ^ -> ZN ^ | AND2_X4  | 0.043 |   0.364 |    0.367 | 
     | FE_OCPC2147_n_42591 | A ^ -> Z ^   | BUF_X16  | 0.025 |   0.389 |    0.392 | 
     | FE_OCPC2148_n_42591 | A ^ -> Z ^   | BUF_X2   | 0.032 |   0.421 |    0.424 | 
     | g202023             | A2 ^ -> ZN v | NAND2_X1 | 0.015 |   0.435 |    0.439 | 
     | FE_RC_1054_0        | A1 v -> ZN ^ | NAND2_X1 | 0.014 |   0.450 |    0.453 | 
     | cpuregs_reg[16][26] | D ^          | DFF_X1   | 0.000 |   0.450 |    0.453 | 
     +----------------------------------------------------------------------------+ 
Path 1160: MET Setup Check with Pin cpuregs_reg[13][17]/CK 
Endpoint:   cpuregs_reg[13][17]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.071
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.440
- Arrival Time                  0.437
= Slack Time                    0.003
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.000 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.149 | 
     | g201449             | A1 ^ -> ZN ^ | AND3_X1  | 0.057 |   0.203 |    0.206 | 
     | g192202_dup         | A2 ^ -> ZN v | NAND2_X2 | 0.017 |   0.220 |    0.223 | 
     | add_1312_30_g192201 | A1 v -> ZN ^ | NOR2_X2  | 0.019 |   0.239 |    0.242 | 
     | add_1312_30_g7587   | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.255 |    0.259 | 
     | g196494             | A v -> Z v   | XOR2_X1  | 0.058 |   0.313 |    0.316 | 
     | FE_RC_581_0         | A1 v -> ZN ^ | OAI22_X2 | 0.040 |   0.353 |    0.356 | 
     | FE_RC_579_0         | A1 ^ -> ZN v | NOR2_X4  | 0.018 |   0.371 |    0.374 | 
     | FE_RC_580_0         | A v -> ZN ^  | INV_X8   | 0.025 |   0.396 |    0.399 | 
     | g194171             | A2 ^ -> ZN v | NAND2_X1 | 0.020 |   0.416 |    0.419 | 
     | g168942             | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.437 |    0.440 | 
     | cpuregs_reg[13][17] | D ^          | DFF_X1   | 0.000 |   0.437 |    0.440 | 
     +----------------------------------------------------------------------------+ 
Path 1161: MET Setup Check with Pin cpuregs_reg[27][7]/CK 
Endpoint:   cpuregs_reg[27][7]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.026
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.395
- Arrival Time                  0.392
= Slack Time                    0.003
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |   0.019 |    0.023 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.116 | 
     | g173022            | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.143 | 
     | FE_RC_2515_0       | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.152 | 
     | FE_RC_2513_0       | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.172 | 
     | FE_RC_2512_0       | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.196 | 
     | g30                | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.212 | 
     | g208697            | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.276 | 
     | FE_OFC379_n_45492  | A ^ -> Z ^   | BUF_X8   | 0.035 |   0.307 |    0.311 | 
     | g198825            | A1 ^ -> ZN ^ | AND2_X4  | 0.045 |   0.353 |    0.356 | 
     | g198835            | A1 ^ -> ZN v | NAND2_X1 | 0.020 |   0.372 |    0.376 | 
     | g198834            | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.392 |    0.395 | 
     | cpuregs_reg[27][7] | D ^          | DFF_X1   | 0.000 |   0.392 |    0.395 | 
     +---------------------------------------------------------------------------+ 
Path 1162: MET Setup Check with Pin cpuregs_reg[15][5]/CK 
Endpoint:   cpuregs_reg[15][5]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[2]/QN  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.026
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.395
- Arrival Time                  0.392
= Slack Time                    0.003
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[2]   | CK ^         |          |       |  -0.009 |   -0.006 | 
     | cpu_state_reg[2]   | CK ^ -> QN ^ | DFFR_X1  | 0.092 |   0.083 |    0.086 | 
     | FE_OFC389_n_6184   | A ^ -> ZN v  | INV_X2   | 0.016 |   0.099 |    0.103 | 
     | FE_OFC391_n_6184   | A v -> ZN ^  | INV_X1   | 0.015 |   0.115 |    0.118 | 
     | g21                | A2 ^ -> ZN ^ | AND2_X2  | 0.039 |   0.153 |    0.156 | 
     | FE_RC_3181_0       | A2 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.192 |    0.195 | 
     | FE_OFC48_n_37230   | A ^ -> ZN v  | INV_X1   | 0.013 |   0.204 |    0.207 | 
     | g206168            | A1 v -> ZN ^ | NOR2_X2  | 0.031 |   0.235 |    0.239 | 
     | g206171            | A1 ^ -> ZN ^ | AND2_X4  | 0.048 |   0.284 |    0.287 | 
     | FE_RC_3255_0       | A1 ^ -> ZN v | NAND2_X4 | 0.035 |   0.319 |    0.322 | 
     | FE_OFC278_n_42926  | A v -> ZN ^  | INV_X8   | 0.034 |   0.353 |    0.356 | 
     | g202884            | A1 ^ -> ZN v | NAND2_X1 | 0.020 |   0.373 |    0.376 | 
     | g169002            | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.392 |    0.395 | 
     | cpuregs_reg[15][5] | D ^          | DFF_X1   | 0.000 |   0.392 |    0.395 | 
     +---------------------------------------------------------------------------+ 
Path 1163: MET Setup Check with Pin cpuregs_reg[12][23]/CK 
Endpoint:   cpuregs_reg[12][23]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[16]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.082
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.452
- Arrival Time                  0.448
= Slack Time                    0.003
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[16]        | CK ^         |          |       |  -0.003 |    0.001 | 
     | reg_pc_reg[16]        | CK ^ -> Q ^  | DFF_X1   | 0.120 |   0.117 |    0.120 | 
     | FE_OCPC2058_reg_pc_16 | A ^ -> Z ^   | BUF_X8   | 0.032 |   0.149 |    0.153 | 
     | add_1312_30_g204051   | A2 ^ -> ZN ^ | AND4_X1  | 0.073 |   0.223 |    0.226 | 
     | add_1312_30_g7601     | A1 ^ -> ZN ^ | AND3_X1  | 0.046 |   0.269 |    0.272 | 
     | add_1312_30_g7572     | A2 ^ -> ZN ^ | AND2_X2  | 0.031 |   0.300 |    0.303 | 
     | FE_RC_576_0           | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.312 |    0.316 | 
     | FE_RC_575_0           | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.331 |    0.334 | 
     | FE_RC_573_0           | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.350 |    0.353 | 
     | FE_RC_571_0           | A1 v -> ZN ^ | NAND2_X2 | 0.022 |   0.373 |    0.376 | 
     | FE_RC_572_0           | A ^ -> ZN v  | INV_X4   | 0.017 |   0.390 |    0.393 | 
     | FE_OFC177_n_18242     | A v -> ZN ^  | INV_X16  | 0.023 |   0.413 |    0.416 | 
     | g170500               | A1 ^ -> ZN v | NAND2_X1 | 0.018 |   0.430 |    0.434 | 
     | g168916               | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.448 |    0.452 | 
     | cpuregs_reg[12][23]   | D ^          | DFF_X1   | 0.000 |   0.448 |    0.452 | 
     +------------------------------------------------------------------------------+ 
Path 1164: MET Setup Check with Pin decoded_imm_j_reg[1]/CK 
Endpoint:   decoded_imm_j_reg[1]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_do_wdata_reg/QN    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.010
- Setup                         0.026
+ Phase Shift                   0.400
= Required Time                 0.364
- Arrival Time                  0.361
= Slack Time                    0.003
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +-----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                      |              |          |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+---------+----------| 
     | mem_do_wdata_reg     | CK ^         |          |       |  -0.006 |   -0.003 | 
     | mem_do_wdata_reg     | CK ^ -> QN v | DFF_X1   | 0.093 |   0.087 |    0.090 | 
     | FE_RC_1523_0         | A1 v -> ZN ^ | NAND3_X2 | 0.020 |   0.107 |    0.110 | 
     | FE_RC_1493_0         | A1 ^ -> ZN ^ | AND2_X4  | 0.030 |   0.137 |    0.141 | 
     | FE_RC_1492_0         | A2 ^ -> ZN v | NAND3_X4 | 0.020 |   0.157 |    0.160 | 
     | g200125              | A1 v -> ZN ^ | NAND2_X4 | 0.018 |   0.175 |    0.178 | 
     | FE_OCPC1253_n_36570  | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.202 |    0.205 | 
     | g203029              | A1 ^ -> ZN ^ | AND2_X2  | 0.049 |   0.251 |    0.255 | 
     | FE_OCPC2111_n_39733  | A ^ -> Z ^   | BUF_X4   | 0.030 |   0.282 |    0.285 | 
     | FE_OCPC2113_n_39733  | A ^ -> ZN v  | INV_X4   | 0.017 |   0.299 |    0.303 | 
     | g170702              | B1 v -> ZN ^ | AOI22_X1 | 0.046 |   0.345 |    0.349 | 
     | g168853              | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.361 |    0.364 | 
     | decoded_imm_j_reg[1] | D v          | DFF_X2   | 0.000 |   0.361 |    0.364 | 
     +-----------------------------------------------------------------------------+ 
Path 1165: MET Setup Check with Pin cpuregs_reg[13][12]/CK 
Endpoint:   cpuregs_reg[13][12]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.078
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.448
- Arrival Time                  0.444
= Slack Time                    0.003
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.023 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.116 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.143 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.152 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.172 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.196 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.212 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.262 | 
     | g205988             | A1 ^ -> ZN ^ | AND2_X4  | 0.060 |   0.319 |    0.323 | 
     | FE_RC_4083_0        | A2 ^ -> ZN ^ | AND2_X4  | 0.053 |   0.373 |    0.376 | 
     | FE_OCPC2129_n_42744 | A ^ -> Z ^   | BUF_X4   | 0.037 |   0.410 |    0.413 | 
     | g194186             | A1 ^ -> ZN v | NAND2_X1 | 0.016 |   0.426 |    0.429 | 
     | g168937             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.444 |    0.448 | 
     | cpuregs_reg[13][12] | D ^          | DFF_X1   | 0.000 |   0.444 |    0.448 | 
     +----------------------------------------------------------------------------+ 
Path 1166: MET Setup Check with Pin cpuregs_reg[4][19]/CK 
Endpoint:   cpuregs_reg[4][19]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.072
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.444
- Arrival Time                  0.440
= Slack Time                    0.003
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]     | CK ^         |          |       |   0.019 |    0.023 | 
     | latched_rd_reg[3]     | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.116 | 
     | g173022               | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.143 | 
     | FE_RC_2515_0          | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.152 | 
     | FE_RC_2513_0          | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.172 | 
     | FE_RC_2512_0          | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.196 | 
     | g30                   | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.212 | 
     | g205985               | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.262 | 
     | g170963_dup195219     | A1 ^ -> ZN ^ | AND2_X2  | 0.053 |   0.312 |    0.316 | 
     | g189765_dup195223_dup | A1 ^ -> ZN ^ | AND2_X2  | 0.050 |   0.363 |    0.366 | 
     | FE_OCPC2130_n_39866   | A ^ -> Z ^   | BUF_X2   | 0.044 |   0.407 |    0.410 | 
     | g203155               | A1 ^ -> ZN v | NAND2_X1 | 0.020 |   0.426 |    0.430 | 
     | FE_RC_808_0           | A1 v -> ZN ^ | NAND2_X1 | 0.014 |   0.440 |    0.444 | 
     | cpuregs_reg[4][19]    | D ^          | DFF_X1   | 0.000 |   0.440 |    0.444 | 
     +------------------------------------------------------------------------------+ 
Path 1167: MET Setup Check with Pin cpuregs_reg[16][24]/CK 
Endpoint:   cpuregs_reg[16][24]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.082
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.453
- Arrival Time                  0.450
= Slack Time                    0.003
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.023 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.116 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.143 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.152 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.172 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.196 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.212 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.262 | 
     | g205827             | A1 ^ -> ZN ^ | AND2_X2  | 0.061 |   0.320 |    0.324 | 
     | g205832             | A1 ^ -> ZN ^ | AND2_X4  | 0.043 |   0.364 |    0.367 | 
     | FE_OCPC2147_n_42591 | A ^ -> Z ^   | BUF_X16  | 0.025 |   0.389 |    0.392 | 
     | FE_OCPC2148_n_42591 | A ^ -> Z ^   | BUF_X2   | 0.032 |   0.421 |    0.424 | 
     | g202024             | A2 ^ -> ZN v | NAND2_X1 | 0.015 |   0.435 |    0.439 | 
     | FE_RC_1207_0        | A1 v -> ZN ^ | NAND2_X1 | 0.014 |   0.450 |    0.453 | 
     | cpuregs_reg[16][24] | D ^          | DFF_X1   | 0.000 |   0.450 |    0.453 | 
     +----------------------------------------------------------------------------+ 
Path 1168: MET Setup Check with Pin cpuregs_reg[10][2]/CK 
Endpoint:   cpuregs_reg[10][2]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.018
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.388
- Arrival Time                  0.384
= Slack Time                    0.003
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                           |              |          |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]         | CK ^         |          |       |   0.019 |    0.023 | 
     | latched_rd_reg[3]         | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.116 | 
     | g173022                   | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.143 | 
     | FE_RC_2515_0              | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.152 | 
     | FE_RC_2513_0              | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.172 | 
     | FE_RC_2512_0              | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.196 | 
     | g30                       | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.212 | 
     | g208697                   | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.276 | 
     | g2                        | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.314 |    0.318 | 
     | FE_OFC383_n_45452         | A ^ -> ZN v  | INV_X8   | 0.016 |   0.330 |    0.334 | 
     | FE_OCPC2115_FE_OFN45561_n | A v -> ZN ^  | INV_X8   | 0.020 |   0.350 |    0.353 | 
     | g205522                   | A1 ^ -> ZN v | NAND2_X1 | 0.016 |   0.366 |    0.370 | 
     | g169890                   | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.384 |    0.388 | 
     | cpuregs_reg[10][2]        | D ^          | DFF_X1   | 0.000 |   0.384 |    0.388 | 
     +----------------------------------------------------------------------------------+ 
Path 1169: MET Setup Check with Pin alu_out_q_reg[1]/CK 
Endpoint:   alu_out_q_reg[1]/D (^) checked with  leading edge of 'clk'
Beginpoint: instr_sub_reg/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.004
- Setup                         0.034
+ Phase Shift                   0.400
= Required Time                 0.362
- Arrival Time                  0.359
= Slack Time                    0.003
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                   |              |          |       |  Time   |   Time   | 
     |-----------------------------------+--------------+----------+-------+---------+----------| 
     | instr_sub_reg                     | CK ^         |          |       |  -0.009 |   -0.005 | 
     | instr_sub_reg                     | CK ^ -> Q v  | DFF_X1   | 0.100 |   0.092 |    0.095 | 
     | FE_OFC398_instr_sub               | A v -> ZN ^  | INV_X2   | 0.024 |   0.115 |    0.119 | 
     | FE_OCPC844_FE_OFN74_instr_sub     | A ^ -> ZN v  | INV_X2   | 0.013 |   0.128 |    0.131 | 
     | FE_OCPC2042_FE_OFN45628_instr_sub | A v -> Z v   | BUF_X4   | 0.026 |   0.154 |    0.157 | 
     | FE_RC_2898_0                      | A2 v -> ZN ^ | NAND2_X1 | 0.019 |   0.173 |    0.177 | 
     | FE_RC_2897_0                      | A ^ -> ZN v  | OAI21_X2 | 0.019 |   0.193 |    0.196 | 
     | g96964__2250                      | A1 v -> ZN ^ | NAND2_X1 | 0.024 |   0.217 |    0.220 | 
     | FE_OCPC2221_n_6791                | A ^ -> Z ^   | BUF_X1   | 0.038 |   0.254 |    0.258 | 
     | g185193                           | A2 ^ -> ZN v | NAND2_X1 | 0.017 |   0.272 |    0.275 | 
     | g172326                           | A v -> Z v   | XOR2_X1  | 0.049 |   0.321 |    0.324 | 
     | g170991                           | B1 v -> ZN ^ | OAI21_X1 | 0.038 |   0.359 |    0.362 | 
     | alu_out_q_reg[1]                  | D ^          | DFF_X1   | 0.000 |   0.359 |    0.362 | 
     +------------------------------------------------------------------------------------------+ 
Path 1170: MET Setup Check with Pin cpuregs_reg[27][28]/CK 
Endpoint:   cpuregs_reg[27][28]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.079
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.451
- Arrival Time                  0.447
= Slack Time                    0.004
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.000 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.149 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.183 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.218 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.259 |    0.263 | 
     | add_1312_30_g7574   | A1 ^ -> ZN ^ | AND2_X2  | 0.033 |   0.292 |    0.296 | 
     | add_1312_30_g7661   | A ^ -> Z ^   | XOR2_X1  | 0.047 |   0.339 |    0.342 | 
     | g182546             | B1 ^ -> ZN v | AOI21_X1 | 0.028 |   0.367 |    0.371 | 
     | FE_OCPC1491_n_18250 | A v -> Z v   | BUF_X8   | 0.037 |   0.404 |    0.407 | 
     | FE_OCPC1494_n_18250 | A v -> ZN ^  | INV_X2   | 0.018 |   0.422 |    0.426 | 
     | g202143             | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.435 |    0.438 | 
     | FE_RC_547_0         | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.447 |    0.451 | 
     | cpuregs_reg[27][28] | D ^          | DFF_X1   | 0.000 |   0.447 |    0.451 | 
     +----------------------------------------------------------------------------+ 
Path 1171: MET Setup Check with Pin cpuregs_reg[21][17]/CK 
Endpoint:   cpuregs_reg[21][17]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.071
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.440
- Arrival Time                  0.437
= Slack Time                    0.004
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |   -0.000 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.149 | 
     | g201449             | A1 ^ -> ZN ^ | AND3_X1  | 0.057 |   0.203 |    0.206 | 
     | g192202_dup         | A2 ^ -> ZN v | NAND2_X2 | 0.017 |   0.220 |    0.223 | 
     | add_1312_30_g192201 | A1 v -> ZN ^ | NOR2_X2  | 0.019 |   0.239 |    0.242 | 
     | add_1312_30_g7587   | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.255 |    0.259 | 
     | g196494             | A v -> Z v   | XOR2_X1  | 0.058 |   0.313 |    0.317 | 
     | FE_RC_581_0         | A1 v -> ZN ^ | OAI22_X2 | 0.040 |   0.353 |    0.356 | 
     | FE_RC_579_0         | A1 ^ -> ZN v | NOR2_X4  | 0.018 |   0.371 |    0.374 | 
     | FE_RC_580_0         | A v -> ZN ^  | INV_X8   | 0.025 |   0.396 |    0.399 | 
     | g194160             | A2 ^ -> ZN v | NAND2_X1 | 0.020 |   0.416 |    0.420 | 
     | g169207             | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.437 |    0.440 | 
     | cpuregs_reg[21][17] | D ^          | DFF_X1   | 0.000 |   0.437 |    0.440 | 
     +----------------------------------------------------------------------------+ 
Path 1172: MET Setup Check with Pin cpuregs_reg[21][19]/CK 
Endpoint:   cpuregs_reg[21][19]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.069
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.439
- Arrival Time                  0.435
= Slack Time                    0.004
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                 |              |          |       |  Time   |   Time   | 
     |---------------------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]                   | CK ^         |          |       |  -0.004 |   -0.000 | 
     | reg_pc_reg[7]                   | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.149 | 
     | g201449                         | A1 ^ -> ZN ^ | AND3_X1  | 0.057 |   0.203 |    0.206 | 
     | g192202_dup                     | A2 ^ -> ZN v | NAND2_X2 | 0.017 |   0.220 |    0.223 | 
     | g203880                         | A1 v -> ZN ^ | NOR2_X1  | 0.024 |   0.244 |    0.248 | 
     | FE_RC_3221_0                    | A2 ^ -> ZN v | NAND3_X1 | 0.025 |   0.269 |    0.272 | 
     | add_1312_30_g7547               | A v -> ZN ^  | XNOR2_X1 | 0.036 |   0.305 |    0.309 | 
     | FE_RC_4135_0                    | A1 ^ -> ZN v | NAND2_X2 | 0.021 |   0.326 |    0.330 | 
     | FE_RC_4134_0                    | A1 v -> ZN ^ | NAND3_X4 | 0.021 |   0.348 |    0.351 | 
     | FE_OFC535_n_21762               | A ^ -> ZN v  | INV_X8   | 0.016 |   0.364 |    0.367 | 
     | FE_OCPC1009_FE_OFN45682_n_21762 | A v -> ZN ^  | INV_X4   | 0.029 |   0.393 |    0.397 | 
     | g194148                         | A2 ^ -> ZN v | NAND2_X1 | 0.021 |   0.414 |    0.418 | 
     | g169210                         | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.435 |    0.439 | 
     | cpuregs_reg[21][19]             | D ^          | DFF_X1   | 0.000 |   0.435 |    0.439 | 
     +----------------------------------------------------------------------------------------+ 
Path 1173: MET Setup Check with Pin cpuregs_reg[2][12]/CK 
Endpoint:   cpuregs_reg[2][12]/SE (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.084
+ Phase Shift                   0.400
= Required Time                 0.338
- Arrival Time                  0.334
= Slack Time                    0.004
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |   0.019 |    0.023 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.116 | 
     | g173022            | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.143 | 
     | FE_RC_2515_0       | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.152 | 
     | FE_RC_2513_0       | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.172 | 
     | FE_RC_2512_0       | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.196 | 
     | g30                | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.213 | 
     | g208697            | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.276 | 
     | FE_RC_4216_0       | A1 ^ -> ZN v | NAND2_X4 | 0.033 |   0.306 |    0.309 | 
     | FE_OFC565_n_45323  | A v -> ZN ^  | INV_X8   | 0.023 |   0.329 |    0.333 | 
     | cpuregs_reg[2][12] | SE ^         | SDFF_X1  | 0.005 |   0.334 |    0.338 | 
     +---------------------------------------------------------------------------+ 
Path 1174: MET Setup Check with Pin decoded_imm_j_reg[12]/CK 
Endpoint:   decoded_imm_j_reg[12]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[1]/Q       (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.004
- Setup                         0.087
+ Phase Shift                   0.400
= Required Time                 0.309
- Arrival Time                  0.305
= Slack Time                    0.004
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.015
     = Beginpoint Arrival Time       -0.015
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | mem_state_reg[1]      | CK ^         |          |       |  -0.015 |   -0.011 | 
     | mem_state_reg[1]      | CK ^ -> Q v  | DFF_X1   | 0.107 |   0.092 |    0.096 | 
     | g178949               | A2 v -> ZN v | OR2_X4   | 0.049 |   0.141 |    0.144 | 
     | FE_RC_1492_0          | A1 v -> ZN ^ | NAND3_X4 | 0.016 |   0.156 |    0.160 | 
     | g200125               | A1 ^ -> ZN v | NAND2_X4 | 0.015 |   0.171 |    0.175 | 
     | FE_OCPC1253_n_36570   | A v -> Z v   | BUF_X2   | 0.028 |   0.200 |    0.203 | 
     | g203029               | A1 v -> ZN v | AND2_X2  | 0.037 |   0.237 |    0.240 | 
     | FE_OCPC2111_n_39733   | A v -> Z v   | BUF_X4   | 0.030 |   0.267 |    0.270 | 
     | FE_OCPC2112_n_39733   | A v -> ZN ^  | INV_X2   | 0.037 |   0.304 |    0.308 | 
     | decoded_imm_j_reg[12] | SE ^         | SDFF_X1  | 0.001 |   0.305 |    0.309 | 
     +------------------------------------------------------------------------------+ 
Path 1175: MET Setup Check with Pin decoded_imm_j_reg[19]/CK 
Endpoint:   decoded_imm_j_reg[19]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_do_wdata_reg/QN     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.001
- Setup                         0.027
+ Phase Shift                   0.400
= Required Time                 0.374
- Arrival Time                  0.370
= Slack Time                    0.004
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | mem_do_wdata_reg      | CK ^         |          |       |  -0.006 |   -0.002 | 
     | mem_do_wdata_reg      | CK ^ -> QN v | DFF_X1   | 0.093 |   0.087 |    0.090 | 
     | FE_RC_1523_0          | A1 v -> ZN ^ | NAND3_X2 | 0.020 |   0.107 |    0.111 | 
     | FE_RC_1493_0          | A1 ^ -> ZN ^ | AND2_X4  | 0.030 |   0.137 |    0.141 | 
     | FE_RC_1492_0          | A2 ^ -> ZN v | NAND3_X4 | 0.020 |   0.157 |    0.161 | 
     | g200125               | A1 v -> ZN ^ | NAND2_X4 | 0.018 |   0.175 |    0.178 | 
     | FE_OCPC1253_n_36570   | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.202 |    0.206 | 
     | g203029               | A1 ^ -> ZN ^ | AND2_X2  | 0.049 |   0.251 |    0.255 | 
     | FE_OCPC2111_n_39733   | A ^ -> Z ^   | BUF_X4   | 0.030 |   0.282 |    0.286 | 
     | FE_OCPC2113_n_39733   | A ^ -> ZN v  | INV_X4   | 0.017 |   0.299 |    0.303 | 
     | g170690               | B1 v -> ZN ^ | AOI22_X1 | 0.051 |   0.350 |    0.354 | 
     | g168869               | A1 ^ -> ZN v | NAND2_X1 | 0.020 |   0.370 |    0.374 | 
     | decoded_imm_j_reg[19] | D v          | DFF_X2   | 0.000 |   0.370 |    0.374 | 
     +------------------------------------------------------------------------------+ 
Path 1176: MET Setup Check with Pin cpuregs_reg[14][0]/CK 
Endpoint:   cpuregs_reg[14][0]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[2]/QN  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.018
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.388
- Arrival Time                  0.384
= Slack Time                    0.004
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                              |              |          |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[2]             | CK ^         |          |       |  -0.009 |   -0.006 | 
     | cpu_state_reg[2]             | CK ^ -> QN ^ | DFFR_X1  | 0.092 |   0.083 |    0.087 | 
     | FE_OFC389_n_6184             | A ^ -> ZN v  | INV_X2   | 0.016 |   0.099 |    0.103 | 
     | FE_OFC391_n_6184             | A v -> ZN ^  | INV_X1   | 0.015 |   0.115 |    0.118 | 
     | g21                          | A2 ^ -> ZN ^ | AND2_X2  | 0.039 |   0.153 |    0.157 | 
     | FE_RC_3181_0                 | A2 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.192 |    0.195 | 
     | FE_OFC48_n_37230             | A ^ -> ZN v  | INV_X1   | 0.013 |   0.204 |    0.208 | 
     | g206168                      | A1 v -> ZN ^ | NOR2_X2  | 0.031 |   0.235 |    0.239 | 
     | FE_RC_4035_0                 | A2 ^ -> ZN ^ | AND2_X2  | 0.045 |   0.280 |    0.284 | 
     | g206405                      | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.316 |    0.320 | 
     | FE_OFC80_n_43154             | A ^ -> ZN v  | INV_X8   | 0.017 |   0.333 |    0.337 | 
     | FE_OCPC1038_FE_OFN21_n_43154 | A v -> ZN ^  | INV_X8   | 0.019 |   0.353 |    0.356 | 
     | g191550                      | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.365 |    0.369 | 
     | g208612                      | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.384 |    0.388 | 
     | cpuregs_reg[14][0]           | D ^          | DFF_X1   | 0.000 |   0.384 |    0.388 | 
     +-------------------------------------------------------------------------------------+ 
Path 1177: MET Setup Check with Pin cpuregs_reg[18][13]/CK 
Endpoint:   cpuregs_reg[18][13]/SE (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[2]/QN    (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.024
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.338
- Arrival Time                  0.334
= Slack Time                    0.004
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     | cpu_state_reg[2]    | CK ^         |         |       |  -0.009 |   -0.006 | 
     | cpu_state_reg[2]    | CK ^ -> QN ^ | DFFR_X1 | 0.092 |   0.083 |    0.087 | 
     | FE_OFC389_n_6184    | A ^ -> ZN v  | INV_X2  | 0.016 |   0.099 |    0.103 | 
     | FE_OFC391_n_6184    | A v -> ZN ^  | INV_X1  | 0.015 |   0.115 |    0.118 | 
     | g21                 | A2 ^ -> ZN ^ | AND2_X2 | 0.039 |   0.153 |    0.157 | 
     | FE_RC_3181_0        | A2 ^ -> ZN ^ | AND2_X4 | 0.038 |   0.192 |    0.195 | 
     | FE_OFC48_n_37230    | A ^ -> ZN v  | INV_X1  | 0.013 |   0.204 |    0.208 | 
     | g206168             | A1 v -> ZN ^ | NOR2_X2 | 0.031 |   0.235 |    0.239 | 
     | FE_RC_4035_0        | A2 ^ -> ZN ^ | AND2_X2 | 0.045 |   0.280 |    0.284 | 
     | FE_RC_4110_0        | A2 ^ -> ZN ^ | AND2_X4 | 0.048 |   0.328 |    0.332 | 
     | cpuregs_reg[18][13] | SE ^         | SDFF_X1 | 0.006 |   0.334 |    0.338 | 
     +---------------------------------------------------------------------------+ 
Path 1178: MET Setup Check with Pin decoded_imm_j_reg[14]/CK 
Endpoint:   decoded_imm_j_reg[14]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[1]/Q       (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.003
- Setup                         0.087
+ Phase Shift                   0.400
= Required Time                 0.309
- Arrival Time                  0.305
= Slack Time                    0.004
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.015
     = Beginpoint Arrival Time       -0.015
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | mem_state_reg[1]      | CK ^         |          |       |  -0.015 |   -0.011 | 
     | mem_state_reg[1]      | CK ^ -> Q v  | DFF_X1   | 0.107 |   0.092 |    0.096 | 
     | g178949               | A2 v -> ZN v | OR2_X4   | 0.049 |   0.141 |    0.144 | 
     | FE_RC_1492_0          | A1 v -> ZN ^ | NAND3_X4 | 0.016 |   0.156 |    0.160 | 
     | g200125               | A1 ^ -> ZN v | NAND2_X4 | 0.015 |   0.171 |    0.175 | 
     | FE_OCPC1253_n_36570   | A v -> Z v   | BUF_X2   | 0.028 |   0.200 |    0.203 | 
     | g203029               | A1 v -> ZN v | AND2_X2  | 0.037 |   0.237 |    0.241 | 
     | FE_OCPC2111_n_39733   | A v -> Z v   | BUF_X4   | 0.030 |   0.267 |    0.271 | 
     | FE_OCPC2112_n_39733   | A v -> ZN ^  | INV_X2   | 0.037 |   0.304 |    0.308 | 
     | decoded_imm_j_reg[14] | SE ^         | SDFF_X1  | 0.001 |   0.305 |    0.309 | 
     +------------------------------------------------------------------------------+ 
Path 1179: MET Setup Check with Pin decoded_imm_j_reg[13]/CK 
Endpoint:   decoded_imm_j_reg[13]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[1]/Q       (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.003
- Setup                         0.087
+ Phase Shift                   0.400
= Required Time                 0.309
- Arrival Time                  0.305
= Slack Time                    0.004
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.015
     = Beginpoint Arrival Time       -0.015
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | mem_state_reg[1]      | CK ^         |          |       |  -0.015 |   -0.011 | 
     | mem_state_reg[1]      | CK ^ -> Q v  | DFF_X1   | 0.107 |   0.092 |    0.096 | 
     | g178949               | A2 v -> ZN v | OR2_X4   | 0.049 |   0.141 |    0.144 | 
     | FE_RC_1492_0          | A1 v -> ZN ^ | NAND3_X4 | 0.016 |   0.156 |    0.160 | 
     | g200125               | A1 ^ -> ZN v | NAND2_X4 | 0.015 |   0.171 |    0.175 | 
     | FE_OCPC1253_n_36570   | A v -> Z v   | BUF_X2   | 0.028 |   0.200 |    0.203 | 
     | g203029               | A1 v -> ZN v | AND2_X2  | 0.037 |   0.237 |    0.241 | 
     | FE_OCPC2111_n_39733   | A v -> Z v   | BUF_X4   | 0.030 |   0.267 |    0.271 | 
     | FE_OCPC2112_n_39733   | A v -> ZN ^  | INV_X2   | 0.037 |   0.304 |    0.308 | 
     | decoded_imm_j_reg[13] | SE ^         | SDFF_X1  | 0.001 |   0.305 |    0.309 | 
     +------------------------------------------------------------------------------+ 
Path 1180: MET Setup Check with Pin count_instr_reg[60]/CK 
Endpoint:   count_instr_reg[60]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[25]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.013
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.358
- Arrival Time                  0.354
= Slack Time                    0.004
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                           |              |          |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[25]       | CK ^         |          |       |   0.014 |    0.018 | 
     | count_instr_reg[25]       | CK ^ -> Q ^  | DFF_X1   | 0.113 |   0.127 |    0.131 | 
     | inc_add_1559_34_g1293     | A1 ^ -> ZN ^ | AND2_X2  | 0.042 |   0.169 |    0.173 | 
     | FE_RC_1449_0              | A4 ^ -> ZN v | NAND4_X4 | 0.032 |   0.201 |    0.205 | 
     | FE_RC_1450_0              | A v -> ZN ^  | INV_X4   | 0.020 |   0.221 |    0.225 | 
     | inc_add_1559_34_g1194_0_0 | A1 ^ -> ZN ^ | AND4_X2  | 0.055 |   0.277 |    0.281 | 
     | FE_RC_4038_0              | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.296 |    0.300 | 
     | FE_RC_4036_0              | B1 v -> ZN ^ | OAI21_X1 | 0.028 |   0.324 |    0.328 | 
     | FE_RC_4116_0              | A2 ^ -> ZN v | NAND2_X1 | 0.016 |   0.340 |    0.344 | 
     | FE_RC_4115_0              | A1 v -> ZN ^ | NAND2_X1 | 0.014 |   0.354 |    0.358 | 
     | count_instr_reg[60]       | D ^          | DFF_X1   | 0.000 |   0.354 |    0.358 | 
     +----------------------------------------------------------------------------------+ 
Path 1181: MET Setup Check with Pin cpuregs_reg[3][14]/CK 
Endpoint:   cpuregs_reg[3][14]/SE (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[2]/QN   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.084
+ Phase Shift                   0.400
= Required Time                 0.338
- Arrival Time                  0.334
= Slack Time                    0.004
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     | cpu_state_reg[2]    | CK ^         |         |       |  -0.009 |   -0.005 | 
     | cpu_state_reg[2]    | CK ^ -> QN ^ | DFFR_X1 | 0.092 |   0.083 |    0.087 | 
     | FE_OFC389_n_6184    | A ^ -> ZN v  | INV_X2  | 0.016 |   0.099 |    0.103 | 
     | FE_OFC391_n_6184    | A v -> ZN ^  | INV_X1  | 0.015 |   0.115 |    0.119 | 
     | g21                 | A2 ^ -> ZN ^ | AND2_X2 | 0.039 |   0.153 |    0.157 | 
     | FE_RC_3181_0        | A2 ^ -> ZN ^ | AND2_X4 | 0.038 |   0.192 |    0.196 | 
     | FE_OFC48_n_37230    | A ^ -> ZN v  | INV_X1  | 0.013 |   0.204 |    0.208 | 
     | g206168             | A1 v -> ZN ^ | NOR2_X2 | 0.031 |   0.235 |    0.239 | 
     | FE_OCPC2231_n_42921 | A ^ -> Z ^   | BUF_X1  | 0.032 |   0.267 |    0.271 | 
     | FE_RC_4031_0        | A2 ^ -> ZN ^ | AND2_X4 | 0.036 |   0.303 |    0.307 | 
     | FE_OFC830_n_44791   | A ^ -> Z ^   | BUF_X8  | 0.028 |   0.331 |    0.335 | 
     | cpuregs_reg[3][14]  | SE ^         | SDFF_X1 | 0.003 |   0.334 |    0.338 | 
     +---------------------------------------------------------------------------+ 
Path 1182: MET Setup Check with Pin cpuregs_reg[18][30]/CK 
Endpoint:   cpuregs_reg[18][30]/SE (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[2]/QN    (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.024
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.338
- Arrival Time                  0.334
= Slack Time                    0.004
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     | cpu_state_reg[2]    | CK ^         |         |       |  -0.009 |   -0.005 | 
     | cpu_state_reg[2]    | CK ^ -> QN ^ | DFFR_X1 | 0.092 |   0.083 |    0.087 | 
     | FE_OFC389_n_6184    | A ^ -> ZN v  | INV_X2  | 0.016 |   0.099 |    0.103 | 
     | FE_OFC391_n_6184    | A v -> ZN ^  | INV_X1  | 0.015 |   0.115 |    0.119 | 
     | g21                 | A2 ^ -> ZN ^ | AND2_X2 | 0.039 |   0.153 |    0.157 | 
     | FE_RC_3181_0        | A2 ^ -> ZN ^ | AND2_X4 | 0.038 |   0.192 |    0.196 | 
     | FE_OFC48_n_37230    | A ^ -> ZN v  | INV_X1  | 0.013 |   0.204 |    0.208 | 
     | g206168             | A1 v -> ZN ^ | NOR2_X2 | 0.031 |   0.235 |    0.239 | 
     | FE_RC_4035_0        | A2 ^ -> ZN ^ | AND2_X2 | 0.045 |   0.280 |    0.284 | 
     | FE_RC_4110_0        | A2 ^ -> ZN ^ | AND2_X4 | 0.048 |   0.328 |    0.332 | 
     | cpuregs_reg[18][30] | SE ^         | SDFF_X1 | 0.006 |   0.334 |    0.338 | 
     +---------------------------------------------------------------------------+ 
Path 1183: MET Setup Check with Pin cpuregs_reg[3][15]/CK 
Endpoint:   cpuregs_reg[3][15]/SE (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[2]/QN   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.084
+ Phase Shift                   0.400
= Required Time                 0.339
- Arrival Time                  0.335
= Slack Time                    0.004
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     | cpu_state_reg[2]    | CK ^         |         |       |  -0.009 |   -0.005 | 
     | cpu_state_reg[2]    | CK ^ -> QN ^ | DFFR_X1 | 0.092 |   0.083 |    0.087 | 
     | FE_OFC389_n_6184    | A ^ -> ZN v  | INV_X2  | 0.016 |   0.099 |    0.103 | 
     | FE_OFC391_n_6184    | A v -> ZN ^  | INV_X1  | 0.015 |   0.115 |    0.119 | 
     | g21                 | A2 ^ -> ZN ^ | AND2_X2 | 0.039 |   0.153 |    0.157 | 
     | FE_RC_3181_0        | A2 ^ -> ZN ^ | AND2_X4 | 0.038 |   0.192 |    0.196 | 
     | FE_OFC48_n_37230    | A ^ -> ZN v  | INV_X1  | 0.013 |   0.204 |    0.208 | 
     | g206168             | A1 v -> ZN ^ | NOR2_X2 | 0.031 |   0.235 |    0.239 | 
     | FE_OCPC2231_n_42921 | A ^ -> Z ^   | BUF_X1  | 0.032 |   0.267 |    0.271 | 
     | FE_RC_4031_0        | A2 ^ -> ZN ^ | AND2_X4 | 0.036 |   0.303 |    0.308 | 
     | FE_OFC830_n_44791   | A ^ -> Z ^   | BUF_X8  | 0.028 |   0.331 |    0.335 | 
     | cpuregs_reg[3][15]  | SE ^         | SDFF_X1 | 0.003 |   0.335 |    0.339 | 
     +---------------------------------------------------------------------------+ 
Path 1184: MET Setup Check with Pin cpuregs_reg[9][8]/CK 
Endpoint:   cpuregs_reg[9][8]/D  (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.018
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.387
- Arrival Time                  0.383
= Slack Time                    0.004
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3] | CK ^         |          |       |   0.019 |    0.024 | 
     | latched_rd_reg[3] | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.117 | 
     | g173022           | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.144 | 
     | FE_RC_2515_0      | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.153 | 
     | FE_RC_2513_0      | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.173 | 
     | FE_RC_2512_0      | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.197 | 
     | g30               | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.213 | 
     | g205985           | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.263 | 
     | g207586           | A1 ^ -> ZN ^ | AND2_X4  | 0.049 |   0.308 |    0.312 | 
     | g189047_dup       | A1 ^ -> ZN ^ | AND2_X4  | 0.041 |   0.349 |    0.353 | 
     | g190556           | A1 ^ -> ZN v | NAND2_X1 | 0.016 |   0.365 |    0.369 | 
     | g168159           | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.383 |    0.387 | 
     | cpuregs_reg[9][8] | D ^          | DFF_X1   | 0.000 |   0.383 |    0.387 | 
     +--------------------------------------------------------------------------+ 
Path 1185: MET Setup Check with Pin cpuregs_reg[12][26]/CK 
Endpoint:   cpuregs_reg[12][26]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.087
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.456
- Arrival Time                  0.452
= Slack Time                    0.004
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.024 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.117 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.144 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.153 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.173 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.197 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.213 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.263 | 
     | g170963_dup195219   | A1 ^ -> ZN ^ | AND2_X2  | 0.053 |   0.312 |    0.317 | 
     | FE_OCPC2052_n_31169 | A ^ -> Z ^   | BUF_X2   | 0.030 |   0.343 |    0.347 | 
     | FE_RC_765_0         | A1 ^ -> ZN v | NAND2_X4 | 0.022 |   0.365 |    0.369 | 
     | FE_RC_766_0         | A v -> ZN ^  | INV_X16  | 0.021 |   0.386 |    0.390 | 
     | FE_OCPC2080_n_32136 | A ^ -> Z ^   | BUF_X8   | 0.032 |   0.418 |    0.423 | 
     | g170503             | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.433 |    0.438 | 
     | g168919             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.452 |    0.456 | 
     | cpuregs_reg[12][26] | D ^          | DFF_X1   | 0.000 |   0.452 |    0.456 | 
     +----------------------------------------------------------------------------+ 
Path 1186: MET Setup Check with Pin cpuregs_reg[20][17]/CK 
Endpoint:   cpuregs_reg[20][17]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.071
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.440
- Arrival Time                  0.436
= Slack Time                    0.004
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |    0.001 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.150 | 
     | g201449             | A1 ^ -> ZN ^ | AND3_X1  | 0.057 |   0.203 |    0.207 | 
     | g192202_dup         | A2 ^ -> ZN v | NAND2_X2 | 0.017 |   0.220 |    0.224 | 
     | add_1312_30_g192201 | A1 v -> ZN ^ | NOR2_X2  | 0.019 |   0.239 |    0.243 | 
     | add_1312_30_g7587   | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.255 |    0.260 | 
     | g196494             | A v -> Z v   | XOR2_X1  | 0.058 |   0.313 |    0.317 | 
     | FE_RC_581_0         | A1 v -> ZN ^ | OAI22_X2 | 0.040 |   0.353 |    0.357 | 
     | FE_RC_579_0         | A1 ^ -> ZN v | NOR2_X4  | 0.018 |   0.371 |    0.375 | 
     | FE_RC_580_0         | A v -> ZN ^  | INV_X8   | 0.025 |   0.396 |    0.400 | 
     | g187071             | A2 ^ -> ZN v | NAND2_X1 | 0.020 |   0.416 |    0.420 | 
     | g169160             | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.436 |    0.440 | 
     | cpuregs_reg[20][17] | D ^          | DFF_X1   | 0.000 |   0.436 |    0.440 | 
     +----------------------------------------------------------------------------+ 
Path 1187: MET Setup Check with Pin count_cycle_reg[46]/CK 
Endpoint:   count_cycle_reg[46]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[16]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.363
- Arrival Time                  0.359
= Slack Time                    0.004
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                             |              |          |       |  Time   |   Time   | 
     |-----------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[16]         | CK ^         |          |       |   0.014 |    0.019 | 
     | count_cycle_reg[16]         | CK ^ -> Q ^  | DFF_X1   | 0.117 |   0.131 |    0.136 | 
     | inc_add_1428_40_g188502     | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.174 |    0.178 | 
     | FE_RC_3339_0                | A1 ^ -> ZN v | NAND4_X4 | 0.024 |   0.198 |    0.203 | 
     | FE_RC_3340_0                | A v -> ZN ^  | INV_X4   | 0.019 |   0.217 |    0.221 | 
     | inc_add_1428_40_g1344_0_dup | A1 ^ -> ZN ^ | AND4_X4  | 0.067 |   0.284 |    0.288 | 
     | inc_add_1428_40_g188747     | A1 ^ -> ZN ^ | AND2_X2  | 0.038 |   0.322 |    0.327 | 
     | FE_RC_1514_0                | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.338 |    0.342 | 
     | FE_RC_4150_0                | B1 v -> ZN ^ | AOI21_X2 | 0.021 |   0.359 |    0.363 | 
     | count_cycle_reg[46]         | D ^          | DFF_X1   | 0.000 |   0.359 |    0.363 | 
     +------------------------------------------------------------------------------------+ 
Path 1188: MET Setup Check with Pin cpuregs_reg[30][29]/CK 
Endpoint:   cpuregs_reg[30][29]/SE (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.026
- Setup                         0.085
+ Phase Shift                   0.400
= Required Time                 0.341
- Arrival Time                  0.336
= Slack Time                    0.005
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.024 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.117 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.144 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.153 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.173 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.197 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.214 | 
     | g208697             | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.277 | 
     | g204674             | A1 ^ -> ZN ^ | AND3_X4  | 0.061 |   0.334 |    0.339 | 
     | cpuregs_reg[30][29] | SE ^         | SDFF_X2  | 0.002 |   0.336 |    0.341 | 
     +----------------------------------------------------------------------------+ 
Path 1189: MET Setup Check with Pin mem_wdata_reg[31]/CK 
Endpoint:   mem_wdata_reg[31]/D   (v) checked with  leading edge of 'clk'
Beginpoint: mem_wordsize_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.013
- Setup                         0.078
+ Phase Shift                   0.400
= Required Time                 0.308
- Arrival Time                  0.304
= Slack Time                    0.005
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | mem_wordsize_reg[1] | CK ^         |          |       |  -0.003 |    0.002 | 
     | mem_wordsize_reg[1] | CK ^ -> Q ^  | DFF_X1   | 0.124 |   0.122 |    0.126 | 
     | g97087__193771      | A1 ^ -> ZN ^ | OR2_X2   | 0.033 |   0.154 |    0.159 | 
     | FE_OFC502_n_29658   | A ^ -> ZN v  | INV_X1   | 0.012 |   0.166 |    0.170 | 
     | FE_OFC503_n_29658   | A v -> Z v   | BUF_X2   | 0.042 |   0.208 |    0.213 | 
     | g96941__186916      | A1 v -> ZN ^ | AOI22_X1 | 0.041 |   0.249 |    0.254 | 
     | FE_OCPC2240_n_22819 | A ^ -> Z ^   | BUF_X2   | 0.032 |   0.281 |    0.286 | 
     | g96794__6877        | A1 ^ -> ZN v | NAND2_X2 | 0.022 |   0.303 |    0.307 | 
     | mem_wdata_reg[31]   | D v          | SDFF_X1  | 0.001 |   0.304 |    0.308 | 
     +----------------------------------------------------------------------------+ 
Path 1190: MET Setup Check with Pin cpuregs_reg[30][14]/CK 
Endpoint:   cpuregs_reg[30][14]/SE (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.026
- Setup                         0.085
+ Phase Shift                   0.400
= Required Time                 0.340
- Arrival Time                  0.336
= Slack Time                    0.005
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.024 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.117 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.144 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.153 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.173 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.197 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.214 | 
     | g208697             | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.277 | 
     | g200070             | A1 ^ -> ZN ^ | AND3_X4  | 0.061 |   0.334 |    0.338 | 
     | cpuregs_reg[30][14] | SE ^         | SDFF_X1  | 0.002 |   0.336 |    0.340 | 
     +----------------------------------------------------------------------------+ 
Path 1191: MET Setup Check with Pin cpuregs_reg[15][6]/CK 
Endpoint:   cpuregs_reg[15][6]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[2]/QN  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.027
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.396
- Arrival Time                  0.392
= Slack Time                    0.005
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[2]   | CK ^         |          |       |  -0.009 |   -0.005 | 
     | cpu_state_reg[2]   | CK ^ -> QN ^ | DFFR_X1  | 0.092 |   0.083 |    0.087 | 
     | FE_OFC389_n_6184   | A ^ -> ZN v  | INV_X2   | 0.016 |   0.099 |    0.104 | 
     | FE_OFC391_n_6184   | A v -> ZN ^  | INV_X1   | 0.015 |   0.115 |    0.119 | 
     | g21                | A2 ^ -> ZN ^ | AND2_X2  | 0.039 |   0.153 |    0.158 | 
     | FE_RC_3181_0       | A2 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.192 |    0.196 | 
     | FE_OFC48_n_37230   | A ^ -> ZN v  | INV_X1   | 0.013 |   0.204 |    0.209 | 
     | g206168            | A1 v -> ZN ^ | NOR2_X2  | 0.031 |   0.235 |    0.240 | 
     | g206171            | A1 ^ -> ZN ^ | AND2_X4  | 0.048 |   0.284 |    0.288 | 
     | FE_RC_3255_0       | A1 ^ -> ZN v | NAND2_X4 | 0.035 |   0.319 |    0.323 | 
     | FE_OFC278_n_42926  | A v -> ZN ^  | INV_X8   | 0.034 |   0.353 |    0.357 | 
     | g191502            | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.372 |    0.377 | 
     | g206618            | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.392 |    0.396 | 
     | cpuregs_reg[15][6] | D ^          | DFF_X1   | 0.000 |   0.392 |    0.396 | 
     +---------------------------------------------------------------------------+ 
Path 1192: MET Setup Check with Pin decoded_rd_reg[0]/CK 
Endpoint:   decoded_rd_reg[0]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_do_wdata_reg/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.009
- Setup                         0.024
+ Phase Shift                   0.400
= Required Time                 0.366
- Arrival Time                  0.362
= Slack Time                    0.005
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | mem_do_wdata_reg    | CK ^         |          |       |  -0.006 |   -0.002 | 
     | mem_do_wdata_reg    | CK ^ -> QN v | DFF_X1   | 0.093 |   0.087 |    0.091 | 
     | FE_RC_1523_0        | A1 v -> ZN ^ | NAND3_X2 | 0.020 |   0.107 |    0.111 | 
     | FE_RC_1493_0        | A1 ^ -> ZN ^ | AND2_X4  | 0.030 |   0.137 |    0.142 | 
     | FE_RC_1492_0        | A2 ^ -> ZN v | NAND3_X4 | 0.020 |   0.157 |    0.161 | 
     | g200125             | A1 v -> ZN ^ | NAND2_X4 | 0.018 |   0.175 |    0.179 | 
     | FE_OCPC1253_n_36570 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.202 |    0.207 | 
     | g203029             | A1 ^ -> ZN ^ | AND2_X2  | 0.049 |   0.251 |    0.256 | 
     | FE_OCPC2111_n_39733 | A ^ -> Z ^   | BUF_X4   | 0.030 |   0.282 |    0.286 | 
     | FE_OCPC2113_n_39733 | A ^ -> ZN v  | INV_X4   | 0.017 |   0.299 |    0.304 | 
     | g193948             | B1 v -> ZN ^ | AOI22_X1 | 0.048 |   0.347 |    0.351 | 
     | g168871             | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.362 |    0.366 | 
     | decoded_rd_reg[0]   | D v          | DFF_X1   | 0.000 |   0.362 |    0.366 | 
     +----------------------------------------------------------------------------+ 
Path 1193: MET Setup Check with Pin cpuregs_reg[18][10]/CK 
Endpoint:   cpuregs_reg[18][10]/SE (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[2]/QN    (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.024
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.338
- Arrival Time                  0.334
= Slack Time                    0.005
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     | cpu_state_reg[2]    | CK ^         |         |       |  -0.009 |   -0.005 | 
     | cpu_state_reg[2]    | CK ^ -> QN ^ | DFFR_X1 | 0.092 |   0.083 |    0.088 | 
     | FE_OFC389_n_6184    | A ^ -> ZN v  | INV_X2  | 0.016 |   0.099 |    0.104 | 
     | FE_OFC391_n_6184    | A v -> ZN ^  | INV_X1  | 0.015 |   0.115 |    0.119 | 
     | g21                 | A2 ^ -> ZN ^ | AND2_X2 | 0.039 |   0.153 |    0.158 | 
     | FE_RC_3181_0        | A2 ^ -> ZN ^ | AND2_X4 | 0.038 |   0.192 |    0.196 | 
     | FE_OFC48_n_37230    | A ^ -> ZN v  | INV_X1  | 0.013 |   0.204 |    0.209 | 
     | g206168             | A1 v -> ZN ^ | NOR2_X2 | 0.031 |   0.235 |    0.240 | 
     | FE_RC_4035_0        | A2 ^ -> ZN ^ | AND2_X2 | 0.045 |   0.280 |    0.285 | 
     | FE_RC_4110_0        | A2 ^ -> ZN ^ | AND2_X4 | 0.048 |   0.328 |    0.333 | 
     | cpuregs_reg[18][10] | SE ^         | SDFF_X1 | 0.005 |   0.334 |    0.338 | 
     +---------------------------------------------------------------------------+ 
Path 1194: MET Setup Check with Pin cpuregs_reg[3][10]/CK 
Endpoint:   cpuregs_reg[3][10]/SE (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[2]/QN   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.024
- Setup                         0.084
+ Phase Shift                   0.400
= Required Time                 0.340
- Arrival Time                  0.335
= Slack Time                    0.005
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     | cpu_state_reg[2]    | CK ^         |         |       |  -0.009 |   -0.005 | 
     | cpu_state_reg[2]    | CK ^ -> QN ^ | DFFR_X1 | 0.092 |   0.083 |    0.088 | 
     | FE_OFC389_n_6184    | A ^ -> ZN v  | INV_X2  | 0.016 |   0.099 |    0.104 | 
     | FE_OFC391_n_6184    | A v -> ZN ^  | INV_X1  | 0.015 |   0.115 |    0.119 | 
     | g21                 | A2 ^ -> ZN ^ | AND2_X2 | 0.039 |   0.153 |    0.158 | 
     | FE_RC_3181_0        | A2 ^ -> ZN ^ | AND2_X4 | 0.038 |   0.192 |    0.196 | 
     | FE_OFC48_n_37230    | A ^ -> ZN v  | INV_X1  | 0.013 |   0.204 |    0.209 | 
     | g206168             | A1 v -> ZN ^ | NOR2_X2 | 0.031 |   0.235 |    0.240 | 
     | FE_OCPC2231_n_42921 | A ^ -> Z ^   | BUF_X1  | 0.032 |   0.267 |    0.272 | 
     | FE_RC_4031_0        | A2 ^ -> ZN ^ | AND2_X4 | 0.036 |   0.303 |    0.308 | 
     | FE_OFC830_n_44791   | A ^ -> Z ^   | BUF_X8  | 0.028 |   0.331 |    0.336 | 
     | cpuregs_reg[3][10]  | SE ^         | SDFF_X1 | 0.004 |   0.335 |    0.340 | 
     +---------------------------------------------------------------------------+ 
Path 1195: MET Setup Check with Pin cpuregs_reg[18][11]/CK 
Endpoint:   cpuregs_reg[18][11]/SE (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[2]/QN    (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.024
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.338
- Arrival Time                  0.334
= Slack Time                    0.005
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     | cpu_state_reg[2]    | CK ^         |         |       |  -0.009 |   -0.005 | 
     | cpu_state_reg[2]    | CK ^ -> QN ^ | DFFR_X1 | 0.092 |   0.083 |    0.088 | 
     | FE_OFC389_n_6184    | A ^ -> ZN v  | INV_X2  | 0.016 |   0.099 |    0.104 | 
     | FE_OFC391_n_6184    | A v -> ZN ^  | INV_X1  | 0.015 |   0.115 |    0.119 | 
     | g21                 | A2 ^ -> ZN ^ | AND2_X2 | 0.039 |   0.153 |    0.158 | 
     | FE_RC_3181_0        | A2 ^ -> ZN ^ | AND2_X4 | 0.038 |   0.192 |    0.196 | 
     | FE_OFC48_n_37230    | A ^ -> ZN v  | INV_X1  | 0.013 |   0.204 |    0.209 | 
     | g206168             | A1 v -> ZN ^ | NOR2_X2 | 0.031 |   0.235 |    0.240 | 
     | FE_RC_4035_0        | A2 ^ -> ZN ^ | AND2_X2 | 0.045 |   0.280 |    0.285 | 
     | FE_RC_4110_0        | A2 ^ -> ZN ^ | AND2_X4 | 0.048 |   0.328 |    0.333 | 
     | cpuregs_reg[18][11] | SE ^         | SDFF_X1 | 0.005 |   0.334 |    0.338 | 
     +---------------------------------------------------------------------------+ 
Path 1196: MET Setup Check with Pin cpuregs_reg[4][26]/CK 
Endpoint:   cpuregs_reg[4][26]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[21]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.084
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.454
- Arrival Time                  0.449
= Slack Time                    0.005
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[21]      | CK ^         |          |       |  -0.002 |    0.002 | 
     | reg_pc_reg[21]      | CK ^ -> Q ^  | DFF_X1   | 0.136 |   0.134 |    0.139 | 
     | FE_RC_483_0         | A2 ^ -> ZN v | NAND2_X1 | 0.022 |   0.156 |    0.161 | 
     | FE_RC_482_0         | A1 v -> ZN ^ | NOR2_X1  | 0.025 |   0.181 |    0.186 | 
     | add_1312_30_g186112 | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.224 |    0.229 | 
     | add_1312_30_g7577   | A1 ^ -> ZN ^ | AND2_X1  | 0.034 |   0.259 |    0.264 | 
     | add_1312_30_g7568   | A2 ^ -> ZN v | NAND2_X1 | 0.017 |   0.276 |    0.281 | 
     | FE_RC_3072_0        | A2 v -> ZN ^ | NAND2_X1 | 0.017 |   0.293 |    0.298 | 
     | FE_RC_3071_0        | A ^ -> ZN v  | OAI21_X1 | 0.021 |   0.314 |    0.319 | 
     | FE_RC_519_0         | A1 v -> ZN ^ | OAI22_X2 | 0.041 |   0.355 |    0.360 | 
     | FE_RC_517_0         | A1 ^ -> ZN v | NOR2_X4  | 0.016 |   0.371 |    0.376 | 
     | FE_RC_518_0         | A v -> ZN ^  | INV_X8   | 0.036 |   0.407 |    0.412 | 
     | g190361             | A1 ^ -> ZN v | NAND2_X1 | 0.021 |   0.429 |    0.434 | 
     | g194061             | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.449 |    0.454 | 
     | cpuregs_reg[4][26]  | D ^          | DFF_X1   | 0.000 |   0.449 |    0.454 | 
     +----------------------------------------------------------------------------+ 
Path 1197: MET Setup Check with Pin cpuregs_reg[17][21]/CK 
Endpoint:   cpuregs_reg[17][21]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.073
- Setup                         0.023
+ Phase Shift                   0.400
= Required Time                 0.450
- Arrival Time                  0.445
= Slack Time                    0.005
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |    0.001 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.151 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.184 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.220 | 
     | add_1312_30_g175238 | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.257 |    0.261 | 
     | add_1312_30_g7573   | A1 ^ -> ZN v | NAND3_X1 | 0.022 |   0.278 |    0.283 | 
     | add_1312_30_g7533   | A v -> ZN v  | XNOR2_X1 | 0.040 |   0.318 |    0.323 | 
     | FE_RC_3026_0        | A1 v -> ZN ^ | NAND2_X1 | 0.023 |   0.340 |    0.345 | 
     | FE_RC_3025_0        | A1 ^ -> ZN ^ | AND3_X4  | 0.046 |   0.386 |    0.391 | 
     | FE_RC_439_0         | A ^ -> ZN v  | INV_X8   | 0.021 |   0.407 |    0.412 | 
     | g190294             | A2 v -> ZN ^ | NAND2_X1 | 0.026 |   0.433 |    0.438 | 
     | FE_RC_782_0         | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.445 |    0.450 | 
     | cpuregs_reg[17][21] | D v          | DFF_X1   | 0.000 |   0.445 |    0.450 | 
     +----------------------------------------------------------------------------+ 
Path 1198: MET Setup Check with Pin cpuregs_reg[3][11]/CK 
Endpoint:   cpuregs_reg[3][11]/SE (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[2]/QN   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.084
+ Phase Shift                   0.400
= Required Time                 0.339
- Arrival Time                  0.334
= Slack Time                    0.005
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     | cpu_state_reg[2]    | CK ^         |         |       |  -0.009 |   -0.005 | 
     | cpu_state_reg[2]    | CK ^ -> QN ^ | DFFR_X1 | 0.092 |   0.083 |    0.088 | 
     | FE_OFC389_n_6184    | A ^ -> ZN v  | INV_X2  | 0.016 |   0.099 |    0.104 | 
     | FE_OFC391_n_6184    | A v -> ZN ^  | INV_X1  | 0.015 |   0.115 |    0.119 | 
     | g21                 | A2 ^ -> ZN ^ | AND2_X2 | 0.039 |   0.153 |    0.158 | 
     | FE_RC_3181_0        | A2 ^ -> ZN ^ | AND2_X4 | 0.038 |   0.192 |    0.196 | 
     | FE_OFC48_n_37230    | A ^ -> ZN v  | INV_X1  | 0.013 |   0.204 |    0.209 | 
     | g206168             | A1 v -> ZN ^ | NOR2_X2 | 0.031 |   0.235 |    0.240 | 
     | FE_OCPC2231_n_42921 | A ^ -> Z ^   | BUF_X1  | 0.032 |   0.267 |    0.272 | 
     | FE_RC_4031_0        | A2 ^ -> ZN ^ | AND2_X4 | 0.036 |   0.303 |    0.308 | 
     | FE_OFC830_n_44791   | A ^ -> Z ^   | BUF_X8  | 0.028 |   0.331 |    0.336 | 
     | cpuregs_reg[3][11]  | SE ^         | SDFF_X2 | 0.003 |   0.334 |    0.339 | 
     +---------------------------------------------------------------------------+ 
Path 1199: MET Setup Check with Pin count_cycle_reg[21]/CK 
Endpoint:   count_cycle_reg[21]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[16]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.016
- Setup                         0.023
+ Phase Shift                   0.400
= Required Time                 0.361
- Arrival Time                  0.356
= Slack Time                    0.005
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[16]     | CK ^         |          |       |   0.014 |    0.019 | 
     | count_cycle_reg[16]     | CK ^ -> Q ^  | DFF_X1   | 0.117 |   0.131 |    0.136 | 
     | inc_add_1428_40_g188502 | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.174 |    0.179 | 
     | inc_add_1428_40_g188505 | A1 ^ -> ZN ^ | AND2_X1  | 0.044 |   0.218 |    0.223 | 
     | FE_OCPC2143_n_24434     | A ^ -> ZN v  | INV_X1   | 0.018 |   0.236 |    0.241 | 
     | FE_OCPC2145_n_24434     | A v -> ZN ^  | INV_X1   | 0.011 |   0.247 |    0.252 | 
     | g188506                 | A1 ^ -> ZN ^ | AND2_X1  | 0.029 |   0.276 |    0.281 | 
     | g191314                 | A2 ^ -> ZN v | NAND2_X1 | 0.015 |   0.291 |    0.296 | 
     | inc_add_1428_40_g184884 | A v -> ZN v  | XNOR2_X1 | 0.037 |   0.328 |    0.333 | 
     | g172769                 | A1 v -> ZN v | AND2_X1  | 0.028 |   0.356 |    0.361 | 
     | count_cycle_reg[21]     | D v          | DFF_X1   | 0.000 |   0.356 |    0.361 | 
     +--------------------------------------------------------------------------------+ 
Path 1200: MET Setup Check with Pin count_cycle_reg[27]/CK 
Endpoint:   count_cycle_reg[27]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[11]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.013
- Setup                         0.023
+ Phase Shift                   0.400
= Required Time                 0.364
- Arrival Time                  0.359
= Slack Time                    0.005
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.015
     = Beginpoint Arrival Time       -0.015
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[11]     | CK ^         |          |       |  -0.015 |   -0.010 | 
     | count_cycle_reg[11]     | CK ^ -> Q ^  | DFF_X1   | 0.124 |   0.109 |    0.114 | 
     | inc_add_1428_40_g186137 | A1 ^ -> ZN ^ | AND2_X1  | 0.042 |   0.152 |    0.157 | 
     | inc_add_1428_40_g191310 | A2 ^ -> ZN ^ | AND2_X1  | 0.037 |   0.189 |    0.194 | 
     | g189435_dup             | A1 ^ -> ZN ^ | AND4_X2  | 0.069 |   0.257 |    0.262 | 
     | inc_add_1428_40_g191325 | A1 ^ -> ZN v | NAND4_X1 | 0.034 |   0.291 |    0.296 | 
     | inc_add_1428_40_g1131   | A v -> ZN v  | XNOR2_X1 | 0.040 |   0.332 |    0.336 | 
     | g172766                 | A1 v -> ZN v | AND2_X1  | 0.027 |   0.359 |    0.364 | 
     | count_cycle_reg[27]     | D v          | DFF_X1   | 0.000 |   0.359 |    0.364 | 
     +--------------------------------------------------------------------------------+ 
Path 1201: MET Setup Check with Pin cpuregs_reg[20][21]/CK 
Endpoint:   cpuregs_reg[20][21]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.073
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.445
- Arrival Time                  0.440
= Slack Time                    0.005
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |    0.001 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.151 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.184 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.220 | 
     | add_1312_30_g175238 | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.257 |    0.261 | 
     | add_1312_30_g7573   | A1 ^ -> ZN v | NAND3_X1 | 0.022 |   0.278 |    0.283 | 
     | add_1312_30_g7533   | A v -> ZN ^  | XNOR2_X1 | 0.029 |   0.308 |    0.312 | 
     | FE_RC_3026_0        | A1 ^ -> ZN v | NAND2_X1 | 0.021 |   0.329 |    0.334 | 
     | FE_RC_3025_0        | A1 v -> ZN v | AND3_X4  | 0.034 |   0.363 |    0.368 | 
     | FE_RC_439_0         | A v -> ZN ^  | INV_X8   | 0.037 |   0.399 |    0.404 | 
     | g170551             | A1 ^ -> ZN v | NAND2_X1 | 0.023 |   0.422 |    0.427 | 
     | FE_RC_948_0         | A2 v -> ZN ^ | NAND2_X1 | 0.017 |   0.440 |    0.445 | 
     | cpuregs_reg[20][21] | D ^          | DFF_X1   | 0.000 |   0.440 |    0.445 | 
     +----------------------------------------------------------------------------+ 
Path 1202: MET Setup Check with Pin cpuregs_reg[13][9]/CK 
Endpoint:   cpuregs_reg[13][9]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.079
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.449
- Arrival Time                  0.444
= Slack Time                    0.005
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.024 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.118 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.145 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.154 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.173 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.198 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.214 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.264 | 
     | g205988             | A1 ^ -> ZN ^ | AND2_X4  | 0.060 |   0.319 |    0.324 | 
     | FE_RC_4083_0        | A2 ^ -> ZN ^ | AND2_X4  | 0.053 |   0.373 |    0.378 | 
     | FE_OCPC2129_n_42744 | A ^ -> Z ^   | BUF_X4   | 0.037 |   0.410 |    0.415 | 
     | g194194             | A1 ^ -> ZN v | NAND2_X1 | 0.016 |   0.426 |    0.431 | 
     | g168934             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.444 |    0.449 | 
     | cpuregs_reg[13][9]  | D ^          | DFF_X1   | 0.000 |   0.444 |    0.449 | 
     +----------------------------------------------------------------------------+ 
Path 1203: MET Setup Check with Pin cpuregs_reg[14][19]/CK 
Endpoint:   cpuregs_reg[14][19]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.068
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.438
- Arrival Time                  0.433
= Slack Time                    0.005
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                 |              |          |       |  Time   |   Time   | 
     |---------------------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]                   | CK ^         |          |       |  -0.004 |    0.001 | 
     | reg_pc_reg[7]                   | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.151 | 
     | g201449                         | A1 ^ -> ZN ^ | AND3_X1  | 0.057 |   0.203 |    0.208 | 
     | g192202_dup                     | A2 ^ -> ZN v | NAND2_X2 | 0.017 |   0.220 |    0.225 | 
     | g203880                         | A1 v -> ZN ^ | NOR2_X1  | 0.024 |   0.244 |    0.249 | 
     | FE_RC_3221_0                    | A2 ^ -> ZN v | NAND3_X1 | 0.025 |   0.269 |    0.274 | 
     | add_1312_30_g7547               | A v -> ZN ^  | XNOR2_X1 | 0.036 |   0.305 |    0.310 | 
     | FE_RC_4135_0                    | A1 ^ -> ZN v | NAND2_X2 | 0.021 |   0.326 |    0.331 | 
     | FE_RC_4134_0                    | A1 v -> ZN ^ | NAND3_X4 | 0.021 |   0.348 |    0.353 | 
     | FE_OFC535_n_21762               | A ^ -> ZN v  | INV_X8   | 0.016 |   0.364 |    0.369 | 
     | FE_OCPC1009_FE_OFN45682_n_21762 | A v -> ZN ^  | INV_X4   | 0.029 |   0.393 |    0.398 | 
     | g191559                         | A1 ^ -> ZN v | NAND2_X1 | 0.021 |   0.414 |    0.419 | 
     | g168980                         | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.433 |    0.438 | 
     | cpuregs_reg[14][19]             | D ^          | DFF_X1   | 0.000 |   0.433 |    0.438 | 
     +----------------------------------------------------------------------------------------+ 
Path 1204: MET Setup Check with Pin cpuregs_reg[27][26]/CK 
Endpoint:   cpuregs_reg[27][26]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[21]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.085
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.454
- Arrival Time                  0.449
= Slack Time                    0.005
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[21]      | CK ^         |          |       |  -0.002 |    0.003 | 
     | reg_pc_reg[21]      | CK ^ -> Q ^  | DFF_X1   | 0.136 |   0.134 |    0.139 | 
     | FE_RC_483_0         | A2 ^ -> ZN v | NAND2_X1 | 0.022 |   0.156 |    0.161 | 
     | FE_RC_482_0         | A1 v -> ZN ^ | NOR2_X1  | 0.025 |   0.181 |    0.186 | 
     | add_1312_30_g186112 | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.224 |    0.229 | 
     | add_1312_30_g7577   | A1 ^ -> ZN ^ | AND2_X1  | 0.034 |   0.259 |    0.264 | 
     | add_1312_30_g7568   | A2 ^ -> ZN v | NAND2_X1 | 0.017 |   0.276 |    0.281 | 
     | FE_RC_3072_0        | A2 v -> ZN ^ | NAND2_X1 | 0.017 |   0.293 |    0.298 | 
     | FE_RC_3071_0        | A ^ -> ZN v  | OAI21_X1 | 0.021 |   0.314 |    0.319 | 
     | FE_RC_519_0         | A1 v -> ZN ^ | OAI22_X2 | 0.041 |   0.355 |    0.360 | 
     | FE_RC_517_0         | A1 ^ -> ZN v | NOR2_X4  | 0.016 |   0.371 |    0.376 | 
     | FE_RC_518_0         | A v -> ZN ^  | INV_X8   | 0.036 |   0.407 |    0.412 | 
     | g198851             | A1 ^ -> ZN v | NAND2_X1 | 0.022 |   0.429 |    0.434 | 
     | g193265             | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.449 |    0.454 | 
     | cpuregs_reg[27][26] | D ^          | DFF_X1   | 0.000 |   0.449 |    0.454 | 
     +----------------------------------------------------------------------------+ 
Path 1205: MET Setup Check with Pin cpuregs_reg[3][0]/CK 
Endpoint:   cpuregs_reg[3][0]/D  (^) checked with  leading edge of 'clk'
Beginpoint: latched_branch_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.016
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.385
- Arrival Time                  0.380
= Slack Time                    0.005
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +--------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                               |              |          |       |  Time   |   Time   | 
     |-------------------------------+--------------+----------+-------+---------+----------| 
     | latched_branch_reg            | CK ^         |          |       |  -0.006 |   -0.001 | 
     | latched_branch_reg            | CK ^ -> Q v  | DFF_X1   | 0.100 |   0.094 |    0.099 | 
     | FE_OCPC1504_latched_branch    | A v -> Z v   | BUF_X4   | 0.028 |   0.122 |    0.127 | 
     | g193722                       | A1 v -> ZN v | OR2_X2   | 0.045 |   0.167 |    0.172 | 
     | FE_OFC194_n_29609             | A v -> Z v   | BUF_X8   | 0.031 |   0.198 |    0.203 | 
     | FE_OFC195_n_29609             | A v -> ZN ^  | INV_X2   | 0.020 |   0.219 |    0.224 | 
     | FE_OCPC2236_FE_OFN128_n_29609 | A ^ -> Z ^   | BUF_X2   | 0.030 |   0.249 |    0.254 | 
     | g172503                       | A1 ^ -> ZN v | NAND2_X1 | 0.020 |   0.269 |    0.274 | 
     | g186638                       | A1 v -> ZN v | AND2_X4  | 0.034 |   0.303 |    0.308 | 
     | FE_DBTC8_n_22542              | A v -> ZN ^  | INV_X8   | 0.035 |   0.338 |    0.343 | 
     | g208016                       | A2 ^ -> ZN v | NAND2_X1 | 0.024 |   0.362 |    0.367 | 
     | g169131                       | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.380 |    0.385 | 
     | cpuregs_reg[3][0]             | D ^          | DFF_X1   | 0.000 |   0.380 |    0.385 | 
     +--------------------------------------------------------------------------------------+ 
Path 1206: MET Setup Check with Pin count_cycle_reg[41]/CK 
Endpoint:   count_cycle_reg[41]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[16]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.014
- Setup                         0.024
+ Phase Shift                   0.400
= Required Time                 0.363
- Arrival Time                  0.358
= Slack Time                    0.005
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[16]     | CK ^         |          |       |   0.014 |    0.019 | 
     | count_cycle_reg[16]     | CK ^ -> Q ^  | DFF_X1   | 0.117 |   0.131 |    0.136 | 
     | inc_add_1428_40_g188502 | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.174 |    0.179 | 
     | FE_RC_3339_0            | A1 ^ -> ZN v | NAND4_X4 | 0.024 |   0.198 |    0.203 | 
     | FE_RC_3340_0            | A v -> ZN ^  | INV_X4   | 0.019 |   0.217 |    0.222 | 
     | g185469                 | A1 ^ -> ZN ^ | AND4_X4  | 0.058 |   0.275 |    0.280 | 
     | g184872                 | A1 ^ -> ZN v | NAND2_X1 | 0.018 |   0.293 |    0.298 | 
     | inc_add_1428_40_g184871 | A v -> ZN v  | XNOR2_X1 | 0.036 |   0.329 |    0.334 | 
     | g172747                 | A1 v -> ZN v | AND2_X1  | 0.028 |   0.358 |    0.363 | 
     | count_cycle_reg[41]     | D v          | DFF_X1   | 0.000 |   0.358 |    0.363 | 
     +--------------------------------------------------------------------------------+ 
Path 1207: MET Setup Check with Pin cpuregs_reg[2][30]/CK 
Endpoint:   cpuregs_reg[2][30]/SE (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.084
+ Phase Shift                   0.400
= Required Time                 0.339
- Arrival Time                  0.334
= Slack Time                    0.005
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |   0.019 |    0.025 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.118 | 
     | g173022            | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.145 | 
     | FE_RC_2515_0       | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.154 | 
     | FE_RC_2513_0       | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.174 | 
     | FE_RC_2512_0       | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.198 | 
     | g30                | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.214 | 
     | g208697            | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.278 | 
     | FE_RC_4216_0       | A1 ^ -> ZN v | NAND2_X4 | 0.033 |   0.306 |    0.311 | 
     | FE_OFC565_n_45323  | A v -> ZN ^  | INV_X8   | 0.023 |   0.329 |    0.334 | 
     | cpuregs_reg[2][30] | SE ^         | SDFF_X2  | 0.005 |   0.334 |    0.339 | 
     +---------------------------------------------------------------------------+ 
Path 1208: MET Setup Check with Pin cpuregs_reg[2][13]/CK 
Endpoint:   cpuregs_reg[2][13]/SE (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.084
+ Phase Shift                   0.400
= Required Time                 0.339
- Arrival Time                  0.334
= Slack Time                    0.005
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |   0.019 |    0.025 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.118 | 
     | g173022            | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.145 | 
     | FE_RC_2515_0       | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.154 | 
     | FE_RC_2513_0       | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.174 | 
     | FE_RC_2512_0       | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.198 | 
     | g30                | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.214 | 
     | g208697            | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.278 | 
     | FE_RC_4216_0       | A1 ^ -> ZN v | NAND2_X4 | 0.033 |   0.306 |    0.311 | 
     | FE_OFC565_n_45323  | A v -> ZN ^  | INV_X8   | 0.023 |   0.329 |    0.334 | 
     | cpuregs_reg[2][13] | SE ^         | SDFF_X2  | 0.005 |   0.334 |    0.339 | 
     +---------------------------------------------------------------------------+ 
Path 1209: MET Setup Check with Pin cpuregs_reg[2][9]/CK 
Endpoint:   cpuregs_reg[2][9]/SE (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.084
+ Phase Shift                   0.400
= Required Time                 0.339
- Arrival Time                  0.334
= Slack Time                    0.005
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3] | CK ^         |          |       |   0.019 |    0.025 | 
     | latched_rd_reg[3] | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.118 | 
     | g173022           | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.145 | 
     | FE_RC_2515_0      | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.154 | 
     | FE_RC_2513_0      | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.174 | 
     | FE_RC_2512_0      | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.198 | 
     | g30               | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.214 | 
     | g208697           | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.278 | 
     | FE_RC_4216_0      | A1 ^ -> ZN v | NAND2_X4 | 0.033 |   0.306 |    0.311 | 
     | FE_OFC565_n_45323 | A v -> ZN ^  | INV_X8   | 0.023 |   0.329 |    0.334 | 
     | cpuregs_reg[2][9] | SE ^         | SDFF_X2  | 0.005 |   0.334 |    0.339 | 
     +--------------------------------------------------------------------------+ 
Path 1210: MET Setup Check with Pin cpuregs_reg[25][3]/CK 
Endpoint:   cpuregs_reg[25][3]/D (v) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.026
+ Phase Shift                   0.400
= Required Time                 0.396
- Arrival Time                  0.391
= Slack Time                    0.005
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.025 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.118 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.145 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.154 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.174 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.198 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.214 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.264 | 
     | g207586             | A1 ^ -> ZN ^ | AND2_X4  | 0.049 |   0.308 |    0.313 | 
     | g198406             | A1 ^ -> ZN ^ | AND2_X4  | 0.037 |   0.345 |    0.350 | 
     | FE_OCPC2124_n_34767 | A ^ -> Z ^   | BUF_X4   | 0.027 |   0.372 |    0.377 | 
     | g198418             | B1 ^ -> ZN v | OAI22_X1 | 0.020 |   0.391 |    0.396 | 
     | cpuregs_reg[25][3]  | D v          | DFF_X1   | 0.000 |   0.391 |    0.396 | 
     +----------------------------------------------------------------------------+ 
Path 1211: MET Setup Check with Pin mem_addr_reg[24]/CK 
Endpoint:   mem_addr_reg[24]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_do_rinst_reg/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.085
+ Phase Shift                   0.400
= Required Time                 0.309
- Arrival Time                  0.304
= Slack Time                    0.005
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +----------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                          |              |           |       |  Time   |   Time   | 
     |--------------------------+--------------+-----------+-------+---------+----------| 
     | mem_do_rinst_reg         | CK ^         |           |       |  -0.006 |   -0.001 | 
     | mem_do_rinst_reg         | CK ^ -> Q v  | DFF_X1    | 0.103 |   0.097 |    0.102 | 
     | FE_OCPC1727_mem_do_rinst | A v -> Z v   | BUF_X1    | 0.033 |   0.130 |    0.135 | 
     | g97117__204089           | A1 v -> ZN v | OR2_X4    | 0.050 |   0.179 |    0.184 | 
     | g209096                  | C1 v -> ZN ^ | OAI211_X1 | 0.039 |   0.218 |    0.223 | 
     | FE_RC_4113_0             | A2 ^ -> ZN ^ | OR2_X2    | 0.034 |   0.252 |    0.258 | 
     | FE_RC_4112_0             | A1 ^ -> ZN v | NAND2_X4  | 0.026 |   0.279 |    0.284 | 
     | FE_OCPC1713_n_42180      | A v -> ZN ^  | INV_X2    | 0.025 |   0.304 |    0.309 | 
     | mem_addr_reg[24]         | SE ^         | SDFF_X1   | 0.000 |   0.304 |    0.309 | 
     +----------------------------------------------------------------------------------+ 
Path 1212: MET Setup Check with Pin cpuregs_reg[2][15]/CK 
Endpoint:   cpuregs_reg[2][15]/SE (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.084
+ Phase Shift                   0.400
= Required Time                 0.339
- Arrival Time                  0.333
= Slack Time                    0.005
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |   0.019 |    0.025 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.118 | 
     | g173022            | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.145 | 
     | FE_RC_2515_0       | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.154 | 
     | FE_RC_2513_0       | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.174 | 
     | FE_RC_2512_0       | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.198 | 
     | g30                | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.214 | 
     | g208697            | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.278 | 
     | FE_RC_4216_0       | A1 ^ -> ZN v | NAND2_X4 | 0.033 |   0.306 |    0.311 | 
     | FE_OFC565_n_45323  | A v -> ZN ^  | INV_X8   | 0.023 |   0.329 |    0.334 | 
     | cpuregs_reg[2][15] | SE ^         | SDFF_X1  | 0.004 |   0.333 |    0.339 | 
     +---------------------------------------------------------------------------+ 
Path 1213: MET Setup Check with Pin mem_addr_reg[6]/CK 
Endpoint:   mem_addr_reg[6]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_do_rinst_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.005
- Setup                         0.085
+ Phase Shift                   0.400
= Required Time                 0.310
- Arrival Time                  0.305
= Slack Time                    0.005
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +----------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                          |              |           |       |  Time   |   Time   | 
     |--------------------------+--------------+-----------+-------+---------+----------| 
     | mem_do_rinst_reg         | CK ^         |           |       |  -0.006 |   -0.001 | 
     | mem_do_rinst_reg         | CK ^ -> Q v  | DFF_X1    | 0.103 |   0.097 |    0.102 | 
     | FE_OCPC1727_mem_do_rinst | A v -> Z v   | BUF_X1    | 0.033 |   0.130 |    0.135 | 
     | g97117__204089           | A1 v -> ZN v | OR2_X4    | 0.050 |   0.179 |    0.185 | 
     | g209096                  | C1 v -> ZN ^ | OAI211_X1 | 0.039 |   0.218 |    0.224 | 
     | FE_RC_4113_0             | A2 ^ -> ZN ^ | OR2_X2    | 0.034 |   0.252 |    0.258 | 
     | FE_RC_4112_0             | A1 ^ -> ZN v | NAND2_X4  | 0.026 |   0.279 |    0.284 | 
     | FE_OCPC1712_n_42180      | A v -> ZN ^  | INV_X8    | 0.025 |   0.304 |    0.309 | 
     | mem_addr_reg[6]          | SE ^         | SDFF_X1   | 0.001 |   0.305 |    0.310 | 
     +----------------------------------------------------------------------------------+ 
Path 1214: MET Setup Check with Pin latched_store_reg/CK 
Endpoint:   latched_store_reg/SE  (^) checked with  leading edge of 'clk'
Beginpoint: instr_rdcycleh_reg/QN (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.003
- Setup                         0.089
+ Phase Shift                   0.400
= Required Time                 0.307
- Arrival Time                  0.302
= Slack Time                    0.005
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | instr_rdcycleh_reg | CK ^         |          |       |  -0.009 |   -0.004 | 
     | instr_rdcycleh_reg | CK ^ -> QN ^ | DFF_X2   | 0.100 |   0.090 |    0.096 | 
     | FE_OCPC2185_n_6221 | A ^ -> Z ^   | BUF_X1   | 0.024 |   0.114 |    0.119 | 
     | g869               | A4 ^ -> ZN ^ | AND4_X1  | 0.067 |   0.181 |    0.186 | 
     | g199635            | B2 ^ -> ZN v | AOI21_X1 | 0.021 |   0.202 |    0.207 | 
     | g194505            | A2 v -> ZN ^ | NOR4_X1  | 0.100 |   0.302 |    0.307 | 
     | latched_store_reg  | SE ^         | SDFF_X1  | 0.000 |   0.302 |    0.307 | 
     +---------------------------------------------------------------------------+ 
Path 1215: MET Setup Check with Pin count_cycle_reg[58]/CK 
Endpoint:   count_cycle_reg[58]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[16]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.009
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.360
- Arrival Time                  0.355
= Slack Time                    0.005
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-----------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                  |              |          |       |  Time   |   Time   | 
     |----------------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[16]              | CK ^         |          |       |   0.014 |    0.020 | 
     | count_cycle_reg[16]              | CK ^ -> Q ^  | DFF_X1   | 0.117 |   0.131 |    0.137 | 
     | inc_add_1428_40_g188502          | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.174 |    0.179 | 
     | FE_RC_3339_0                     | A1 ^ -> ZN v | NAND4_X4 | 0.024 |   0.198 |    0.204 | 
     | FE_RC_3340_0                     | A v -> ZN ^  | INV_X4   | 0.019 |   0.217 |    0.222 | 
     | inc_add_1428_40_g1194_185486_dup | A1 ^ -> ZN ^ | AND4_X4  | 0.058 |   0.275 |    0.280 | 
     | inc_add_1428_40_g188751          | A1 ^ -> ZN ^ | AND3_X2  | 0.044 |   0.318 |    0.324 | 
     | FE_RC_1482_0                     | A1 ^ -> ZN v | NAND2_X1 | 0.016 |   0.334 |    0.340 | 
     | FE_RC_4153_0                     | B1 v -> ZN ^ | AOI21_X2 | 0.021 |   0.355 |    0.360 | 
     | count_cycle_reg[58]              | D ^          | DFF_X1   | 0.000 |   0.355 |    0.360 | 
     +-----------------------------------------------------------------------------------------+ 
Path 1216: MET Setup Check with Pin cpuregs_reg[25][20]/CK 
Endpoint:   cpuregs_reg[25][20]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.084
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.455
- Arrival Time                  0.450
= Slack Time                    0.005
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.025 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.118 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.145 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.154 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.174 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.198 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.215 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.264 | 
     | g207586             | A1 ^ -> ZN ^ | AND2_X4  | 0.049 |   0.308 |    0.313 | 
     | g198406             | A1 ^ -> ZN ^ | AND2_X4  | 0.037 |   0.345 |    0.350 | 
     | FE_OCPC2123_n_34767 | A ^ -> ZN v  | INV_X4   | 0.014 |   0.359 |    0.364 | 
     | FE_OCPC2126_n_34767 | A v -> ZN ^  | INV_X4   | 0.019 |   0.377 |    0.383 | 
     | FE_OCPC2128_n_34767 | A ^ -> Z ^   | BUF_X2   | 0.040 |   0.418 |    0.423 | 
     | g198431             | A2 ^ -> ZN v | NAND2_X1 | 0.017 |   0.435 |    0.441 | 
     | FE_RC_1104_0        | A1 v -> ZN ^ | NAND2_X1 | 0.014 |   0.450 |    0.455 | 
     | cpuregs_reg[25][20] | D ^          | DFF_X1   | 0.000 |   0.450 |    0.455 | 
     +----------------------------------------------------------------------------+ 
Path 1217: MET Setup Check with Pin cpuregs_reg[25][2]/CK 
Endpoint:   cpuregs_reg[25][2]/D (v) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.025
+ Phase Shift                   0.400
= Required Time                 0.396
- Arrival Time                  0.391
= Slack Time                    0.006
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.025 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.118 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.145 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.154 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.174 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.198 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.215 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.264 | 
     | g207586             | A1 ^ -> ZN ^ | AND2_X4  | 0.049 |   0.308 |    0.313 | 
     | g198406             | A1 ^ -> ZN ^ | AND2_X4  | 0.037 |   0.345 |    0.350 | 
     | FE_OCPC2124_n_34767 | A ^ -> Z ^   | BUF_X4   | 0.027 |   0.372 |    0.377 | 
     | g198419             | B1 ^ -> ZN v | OAI22_X1 | 0.019 |   0.391 |    0.396 | 
     | cpuregs_reg[25][2]  | D v          | DFF_X1   | 0.000 |   0.391 |    0.396 | 
     +----------------------------------------------------------------------------+ 
Path 1218: MET Setup Check with Pin cpuregs_reg[15][8]/CK 
Endpoint:   cpuregs_reg[15][8]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[2]/QN  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.027
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.397
- Arrival Time                  0.391
= Slack Time                    0.006
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[2]   | CK ^         |          |       |  -0.009 |   -0.004 | 
     | cpu_state_reg[2]   | CK ^ -> QN ^ | DFFR_X1  | 0.092 |   0.083 |    0.089 | 
     | FE_OFC389_n_6184   | A ^ -> ZN v  | INV_X2   | 0.016 |   0.099 |    0.105 | 
     | FE_OFC391_n_6184   | A v -> ZN ^  | INV_X1   | 0.015 |   0.115 |    0.120 | 
     | g21                | A2 ^ -> ZN ^ | AND2_X2  | 0.039 |   0.153 |    0.159 | 
     | FE_RC_3181_0       | A2 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.192 |    0.197 | 
     | FE_OFC48_n_37230   | A ^ -> ZN v  | INV_X1   | 0.013 |   0.204 |    0.210 | 
     | g206168            | A1 v -> ZN ^ | NOR2_X2  | 0.031 |   0.235 |    0.241 | 
     | g206171            | A1 ^ -> ZN ^ | AND2_X4  | 0.048 |   0.284 |    0.289 | 
     | FE_RC_3255_0       | A1 ^ -> ZN v | NAND2_X4 | 0.035 |   0.319 |    0.324 | 
     | FE_OFC278_n_42926  | A v -> ZN ^  | INV_X8   | 0.034 |   0.353 |    0.359 | 
     | g191506            | A2 ^ -> ZN v | NAND2_X1 | 0.019 |   0.372 |    0.378 | 
     | g169005            | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.391 |    0.397 | 
     | cpuregs_reg[15][8] | D ^          | DFF_X1   | 0.000 |   0.391 |    0.397 | 
     +---------------------------------------------------------------------------+ 
Path 1219: MET Setup Check with Pin cpuregs_reg[2][14]/CK 
Endpoint:   cpuregs_reg[2][14]/SE (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.084
+ Phase Shift                   0.400
= Required Time                 0.338
- Arrival Time                  0.333
= Slack Time                    0.006
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |   0.019 |    0.025 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.119 | 
     | g173022            | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.145 | 
     | FE_RC_2515_0       | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.154 | 
     | FE_RC_2513_0       | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.174 | 
     | FE_RC_2512_0       | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.199 | 
     | g30                | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.215 | 
     | g208697            | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.279 | 
     | FE_RC_4216_0       | A1 ^ -> ZN v | NAND2_X4 | 0.033 |   0.306 |    0.312 | 
     | FE_OFC565_n_45323  | A v -> ZN ^  | INV_X8   | 0.023 |   0.329 |    0.335 | 
     | cpuregs_reg[2][14] | SE ^         | SDFF_X1  | 0.003 |   0.333 |    0.338 | 
     +---------------------------------------------------------------------------+ 
Path 1220: MET Setup Check with Pin cpuregs_reg[25][0]/CK 
Endpoint:   cpuregs_reg[25][0]/D (v) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.026
+ Phase Shift                   0.400
= Required Time                 0.397
- Arrival Time                  0.391
= Slack Time                    0.006
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.025 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.119 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.145 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.154 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.174 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.199 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.215 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.265 | 
     | g207586             | A1 ^ -> ZN ^ | AND2_X4  | 0.049 |   0.308 |    0.313 | 
     | g198406             | A1 ^ -> ZN ^ | AND2_X4  | 0.037 |   0.345 |    0.350 | 
     | FE_OCPC2124_n_34767 | A ^ -> Z ^   | BUF_X4   | 0.027 |   0.372 |    0.377 | 
     | g198414             | B1 ^ -> ZN v | OAI22_X1 | 0.019 |   0.391 |    0.397 | 
     | cpuregs_reg[25][0]  | D v          | DFF_X1   | 0.000 |   0.391 |    0.397 | 
     +----------------------------------------------------------------------------+ 
Path 1221: MET Setup Check with Pin cpuregs_reg[11][7]/CK 
Endpoint:   cpuregs_reg[11][7]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.027
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.396
- Arrival Time                  0.391
= Slack Time                    0.006
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.025 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.119 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.145 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.154 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.174 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.199 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.215 | 
     | g208697             | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.279 | 
     | g208690             | A1 ^ -> ZN ^ | AND2_X4  | 0.037 |   0.310 |    0.316 | 
     | FE_OCPC1080_n_45486 | A ^ -> ZN v  | INV_X4   | 0.021 |   0.331 |    0.337 | 
     | FE_OCPC1082_n_45486 | A v -> ZN ^  | INV_X16  | 0.024 |   0.355 |    0.361 | 
     | g205588             | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.372 |    0.378 | 
     | g194429             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.391 |    0.396 | 
     | cpuregs_reg[11][7]  | D ^          | DFF_X1   | 0.000 |   0.391 |    0.396 | 
     +----------------------------------------------------------------------------+ 
Path 1222: MET Setup Check with Pin cpuregs_reg[2][10]/CK 
Endpoint:   cpuregs_reg[2][10]/SE (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.024
- Setup                         0.084
+ Phase Shift                   0.400
= Required Time                 0.340
- Arrival Time                  0.334
= Slack Time                    0.006
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |   0.019 |    0.025 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.119 | 
     | g173022            | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.145 | 
     | FE_RC_2515_0       | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.154 | 
     | FE_RC_2513_0       | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.174 | 
     | FE_RC_2512_0       | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.199 | 
     | g30                | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.215 | 
     | g208697            | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.279 | 
     | FE_RC_4216_0       | A1 ^ -> ZN v | NAND2_X4 | 0.033 |   0.306 |    0.312 | 
     | FE_OFC565_n_45323  | A v -> ZN ^  | INV_X8   | 0.023 |   0.329 |    0.335 | 
     | cpuregs_reg[2][10] | SE ^         | SDFF_X1  | 0.005 |   0.334 |    0.340 | 
     +---------------------------------------------------------------------------+ 
Path 1223: MET Setup Check with Pin cpuregs_reg[18][17]/CK 
Endpoint:   cpuregs_reg[18][17]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.070
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.440
- Arrival Time                  0.434
= Slack Time                    0.006
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |    0.002 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.152 | 
     | g201449             | A1 ^ -> ZN ^ | AND3_X1  | 0.057 |   0.203 |    0.208 | 
     | g192202_dup         | A2 ^ -> ZN v | NAND2_X2 | 0.017 |   0.220 |    0.226 | 
     | add_1312_30_g192201 | A1 v -> ZN ^ | NOR2_X2  | 0.019 |   0.239 |    0.245 | 
     | add_1312_30_g7587   | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.255 |    0.261 | 
     | g196494             | A v -> Z v   | XOR2_X1  | 0.058 |   0.313 |    0.319 | 
     | FE_RC_581_0         | A1 v -> ZN ^ | OAI22_X2 | 0.040 |   0.353 |    0.358 | 
     | FE_RC_579_0         | A1 ^ -> ZN v | NOR2_X4  | 0.018 |   0.371 |    0.377 | 
     | FE_RC_580_0         | A v -> ZN ^  | INV_X8   | 0.025 |   0.396 |    0.401 | 
     | g208455             | A1 ^ -> ZN v | NAND2_X1 | 0.020 |   0.415 |    0.421 | 
     | g169075             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.434 |    0.440 | 
     | cpuregs_reg[18][17] | D ^          | DFF_X1   | 0.000 |   0.434 |    0.440 | 
     +----------------------------------------------------------------------------+ 
Path 1224: MET Setup Check with Pin cpuregs_reg[22][26]/CK 
Endpoint:   cpuregs_reg[22][26]/D (v) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.087
- Setup                         0.023
+ Phase Shift                   0.400
= Required Time                 0.463
- Arrival Time                  0.458
= Slack Time                    0.006
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                 |              |          |       |  Time   |   Time   | 
     |---------------------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]               | CK ^         |          |       |   0.019 |    0.025 | 
     | latched_rd_reg[3]               | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.119 | 
     | g173022                         | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.145 | 
     | FE_RC_2515_0                    | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.154 | 
     | FE_RC_2513_0                    | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.174 | 
     | FE_RC_2512_0                    | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.199 | 
     | g30                             | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.215 | 
     | g208697                         | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.279 | 
     | g208291                         | A1 ^ -> ZN ^ | AND3_X4  | 0.055 |   0.328 |    0.334 | 
     | FE_OCPC1052_n_45073             | A ^ -> Z ^   | BUF_X8   | 0.032 |   0.360 |    0.366 | 
     | FE_OCPC2076_FE_OFN45531_n_45073 | A ^ -> Z ^   | BUF_X1   | 0.053 |   0.413 |    0.418 | 
     | FE_RC_1073_0                    | A1 ^ -> ZN ^ | OR2_X1   | 0.032 |   0.445 |    0.450 | 
     | FE_RC_1072_0                    | A2 ^ -> ZN v | NAND2_X1 | 0.013 |   0.458 |    0.463 | 
     | cpuregs_reg[22][26]             | D v          | DFF_X1   | 0.000 |   0.458 |    0.463 | 
     +----------------------------------------------------------------------------------------+ 
Path 1225: MET Setup Check with Pin cpuregs_reg[7][0]/CK 
Endpoint:   cpuregs_reg[7][0]/D  (^) checked with  leading edge of 'clk'
Beginpoint: latched_branch_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.018
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.388
- Arrival Time                  0.382
= Slack Time                    0.006
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +--------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                               |              |          |       |  Time   |   Time   | 
     |-------------------------------+--------------+----------+-------+---------+----------| 
     | latched_branch_reg            | CK ^         |          |       |  -0.006 |   -0.001 | 
     | latched_branch_reg            | CK ^ -> Q v  | DFF_X1   | 0.100 |   0.094 |    0.100 | 
     | FE_OCPC1504_latched_branch    | A v -> Z v   | BUF_X4   | 0.028 |   0.122 |    0.128 | 
     | g193722                       | A1 v -> ZN v | OR2_X2   | 0.045 |   0.167 |    0.173 | 
     | FE_OFC194_n_29609             | A v -> Z v   | BUF_X8   | 0.031 |   0.198 |    0.204 | 
     | FE_OFC195_n_29609             | A v -> ZN ^  | INV_X2   | 0.020 |   0.219 |    0.224 | 
     | FE_OCPC2236_FE_OFN128_n_29609 | A ^ -> Z ^   | BUF_X2   | 0.030 |   0.249 |    0.255 | 
     | g172503                       | A1 ^ -> ZN v | NAND2_X1 | 0.020 |   0.269 |    0.275 | 
     | g186638                       | A1 v -> ZN v | AND2_X4  | 0.034 |   0.303 |    0.309 | 
     | FE_DBTC8_n_22542              | A v -> ZN ^  | INV_X8   | 0.035 |   0.338 |    0.344 | 
     | g189009                       | A2 ^ -> ZN v | NAND2_X1 | 0.026 |   0.364 |    0.370 | 
     | g190647                       | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.382 |    0.388 | 
     | cpuregs_reg[7][0]             | D ^          | DFF_X1   | 0.000 |   0.382 |    0.388 | 
     +--------------------------------------------------------------------------------------+ 
Path 1226: MET Setup Check with Pin cpuregs_reg[2][11]/CK 
Endpoint:   cpuregs_reg[2][11]/SE (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.084
+ Phase Shift                   0.400
= Required Time                 0.339
- Arrival Time                  0.333
= Slack Time                    0.006
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |   0.019 |    0.025 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.119 | 
     | g173022            | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.146 | 
     | FE_RC_2515_0       | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.155 | 
     | FE_RC_2513_0       | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.174 | 
     | FE_RC_2512_0       | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.199 | 
     | g30                | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.215 | 
     | g208697            | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.279 | 
     | FE_RC_4216_0       | A1 ^ -> ZN v | NAND2_X4 | 0.033 |   0.306 |    0.312 | 
     | FE_OFC565_n_45323  | A v -> ZN ^  | INV_X8   | 0.023 |   0.329 |    0.335 | 
     | cpuregs_reg[2][11] | SE ^         | SDFF_X2  | 0.004 |   0.333 |    0.339 | 
     +---------------------------------------------------------------------------+ 
Path 1227: MET Setup Check with Pin mem_wstrb_reg[0]/CK 
Endpoint:   mem_wstrb_reg[0]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_op1_reg[1]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.365
- Arrival Time                  0.359
= Slack Time                    0.006
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.017
     = Beginpoint Arrival Time       0.017
     +----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                 |              |          |       |  Time   |   Time   | 
     |---------------------------------+--------------+----------+-------+---------+----------| 
     | reg_op1_reg[1]                  | CK ^         |          |       |   0.017 |    0.023 | 
     | reg_op1_reg[1]                  | CK ^ -> Q v  | DFF_X1   | 0.113 |   0.130 |    0.136 | 
     | FE_OCPC1728_FE_OFN97_pcpi_rs1_1 | A v -> Z v   | BUF_X4   | 0.032 |   0.162 |    0.168 | 
     | FE_OCPC2047_FE_OFN97_pcpi_rs1_1 | A v -> ZN ^  | INV_X4   | 0.020 |   0.182 |    0.188 | 
     | FE_OCPC2053_FE_OFN45715_n_6598  | A ^ -> ZN v  | INV_X4   | 0.015 |   0.197 |    0.203 | 
     | g97112__186351                  | A1 v -> ZN v | OR2_X2   | 0.047 |   0.244 |    0.250 | 
     | g96792__2683                    | B2 v -> ZN ^ | OAI21_X1 | 0.080 |   0.324 |    0.330 | 
     | g171836                         | A2 ^ -> ZN v | NAND2_X1 | 0.020 |   0.344 |    0.350 | 
     | g171575                         | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.359 |    0.365 | 
     | mem_wstrb_reg[0]                | D ^          | DFF_X1   | 0.000 |   0.359 |    0.365 | 
     +----------------------------------------------------------------------------------------+ 
Path 1228: MET Setup Check with Pin mem_addr_reg[5]/CK 
Endpoint:   mem_addr_reg[5]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_do_rinst_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.005
- Setup                         0.084
+ Phase Shift                   0.400
= Required Time                 0.311
- Arrival Time                  0.305
= Slack Time                    0.006
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +----------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                          |              |           |       |  Time   |   Time   | 
     |--------------------------+--------------+-----------+-------+---------+----------| 
     | mem_do_rinst_reg         | CK ^         |           |       |  -0.006 |   -0.000 | 
     | mem_do_rinst_reg         | CK ^ -> Q v  | DFF_X1    | 0.103 |   0.097 |    0.103 | 
     | FE_OCPC1727_mem_do_rinst | A v -> Z v   | BUF_X1    | 0.033 |   0.130 |    0.136 | 
     | g97117__204089           | A1 v -> ZN v | OR2_X4    | 0.050 |   0.179 |    0.185 | 
     | g209096                  | C1 v -> ZN ^ | OAI211_X1 | 0.039 |   0.218 |    0.224 | 
     | FE_RC_4113_0             | A2 ^ -> ZN ^ | OR2_X2    | 0.034 |   0.252 |    0.258 | 
     | FE_RC_4112_0             | A1 ^ -> ZN v | NAND2_X4  | 0.026 |   0.279 |    0.285 | 
     | FE_OCPC1712_n_42180      | A v -> ZN ^  | INV_X8    | 0.025 |   0.304 |    0.310 | 
     | mem_addr_reg[5]          | SE ^         | SDFF_X2   | 0.001 |   0.305 |    0.311 | 
     +----------------------------------------------------------------------------------+ 
Path 1229: MET Setup Check with Pin cpuregs_reg[25][23]/CK 
Endpoint:   cpuregs_reg[25][23]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.083
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.454
- Arrival Time                  0.448
= Slack Time                    0.006
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.026 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.119 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.146 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.155 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.175 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.199 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.215 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.265 | 
     | g207586             | A1 ^ -> ZN ^ | AND2_X4  | 0.049 |   0.308 |    0.314 | 
     | g198406             | A1 ^ -> ZN ^ | AND2_X4  | 0.037 |   0.345 |    0.351 | 
     | FE_OCPC2123_n_34767 | A ^ -> ZN v  | INV_X4   | 0.014 |   0.359 |    0.365 | 
     | FE_OCPC2126_n_34767 | A v -> ZN ^  | INV_X4   | 0.019 |   0.377 |    0.384 | 
     | FE_OCPC2128_n_34767 | A ^ -> Z ^   | BUF_X2   | 0.040 |   0.418 |    0.424 | 
     | g198433             | A2 ^ -> ZN v | NAND2_X1 | 0.017 |   0.435 |    0.441 | 
     | FE_RC_1272_0        | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.448 |    0.454 | 
     | cpuregs_reg[25][23] | D ^          | DFF_X1   | 0.000 |   0.448 |    0.454 | 
     +----------------------------------------------------------------------------+ 
Path 1230: MET Setup Check with Pin mem_addr_reg[31]/CK 
Endpoint:   mem_addr_reg[31]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_do_rinst_reg/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.005
- Setup                         0.084
+ Phase Shift                   0.400
= Required Time                 0.310
- Arrival Time                  0.304
= Slack Time                    0.006
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +----------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                          |              |           |       |  Time   |   Time   | 
     |--------------------------+--------------+-----------+-------+---------+----------| 
     | mem_do_rinst_reg         | CK ^         |           |       |  -0.006 |   -0.000 | 
     | mem_do_rinst_reg         | CK ^ -> Q v  | DFF_X1    | 0.103 |   0.097 |    0.103 | 
     | FE_OCPC1727_mem_do_rinst | A v -> Z v   | BUF_X1    | 0.033 |   0.130 |    0.136 | 
     | g97117__204089           | A1 v -> ZN v | OR2_X4    | 0.050 |   0.179 |    0.185 | 
     | g209096                  | C1 v -> ZN ^ | OAI211_X1 | 0.039 |   0.218 |    0.224 | 
     | FE_RC_4113_0             | A2 ^ -> ZN ^ | OR2_X2    | 0.034 |   0.252 |    0.259 | 
     | FE_RC_4112_0             | A1 ^ -> ZN v | NAND2_X4  | 0.026 |   0.279 |    0.285 | 
     | FE_OCPC1713_n_42180      | A v -> ZN ^  | INV_X2    | 0.025 |   0.304 |    0.310 | 
     | mem_addr_reg[31]         | SE ^         | SDFF_X2   | 0.000 |   0.304 |    0.310 | 
     +----------------------------------------------------------------------------------+ 
Path 1231: MET Setup Check with Pin mem_addr_reg[15]/CK 
Endpoint:   mem_addr_reg[15]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_do_rinst_reg/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.005
- Setup                         0.084
+ Phase Shift                   0.400
= Required Time                 0.310
- Arrival Time                  0.304
= Slack Time                    0.006
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +----------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                          |              |           |       |  Time   |   Time   | 
     |--------------------------+--------------+-----------+-------+---------+----------| 
     | mem_do_rinst_reg         | CK ^         |           |       |  -0.006 |   -0.000 | 
     | mem_do_rinst_reg         | CK ^ -> Q v  | DFF_X1    | 0.103 |   0.097 |    0.103 | 
     | FE_OCPC1727_mem_do_rinst | A v -> Z v   | BUF_X1    | 0.033 |   0.130 |    0.136 | 
     | g97117__204089           | A1 v -> ZN v | OR2_X4    | 0.050 |   0.179 |    0.185 | 
     | g209096                  | C1 v -> ZN ^ | OAI211_X1 | 0.039 |   0.218 |    0.224 | 
     | FE_RC_4113_0             | A2 ^ -> ZN ^ | OR2_X2    | 0.034 |   0.252 |    0.259 | 
     | FE_RC_4112_0             | A1 ^ -> ZN v | NAND2_X4  | 0.026 |   0.279 |    0.285 | 
     | FE_OCPC1713_n_42180      | A v -> ZN ^  | INV_X2    | 0.025 |   0.304 |    0.310 | 
     | mem_addr_reg[15]         | SE ^         | SDFF_X2   | 0.000 |   0.304 |    0.310 | 
     +----------------------------------------------------------------------------------+ 
Path 1232: MET Setup Check with Pin cpuregs_reg[20][3]/CK 
Endpoint:   cpuregs_reg[20][3]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.067
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.437
- Arrival Time                  0.430
= Slack Time                    0.006
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.026 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.119 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.146 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.155 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.175 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.199 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.215 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.265 | 
     | g170963_dup195219   | A1 ^ -> ZN ^ | AND2_X2  | 0.053 |   0.312 |    0.319 | 
     | g195220             | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.351 |    0.357 | 
     | FE_OCPC2131_n_31171 | A ^ -> Z ^   | BUF_X4   | 0.042 |   0.392 |    0.399 | 
     | g170536             | A1 ^ -> ZN v | NAND2_X1 | 0.018 |   0.410 |    0.417 | 
     | g169136             | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.430 |    0.437 | 
     | cpuregs_reg[20][3]  | D ^          | DFF_X1   | 0.000 |   0.430 |    0.437 | 
     +----------------------------------------------------------------------------+ 
Path 1233: MET Setup Check with Pin cpuregs_reg[30][31]/CK 
Endpoint:   cpuregs_reg[30][31]/SE (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.027
- Setup                         0.085
+ Phase Shift                   0.400
= Required Time                 0.342
- Arrival Time                  0.335
= Slack Time                    0.006
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.026 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.119 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.146 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.155 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.175 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.199 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.215 | 
     | g208697             | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.279 | 
     | g204674             | A1 ^ -> ZN ^ | AND3_X4  | 0.061 |   0.334 |    0.340 | 
     | cpuregs_reg[30][31] | SE ^         | SDFF_X2  | 0.001 |   0.335 |    0.342 | 
     +----------------------------------------------------------------------------+ 
Path 1234: MET Setup Check with Pin cpuregs_reg[20][4]/CK 
Endpoint:   cpuregs_reg[20][4]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.067
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.437
- Arrival Time                  0.430
= Slack Time                    0.006
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.026 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.119 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.146 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.155 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.175 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.199 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.215 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.265 | 
     | g170963_dup195219   | A1 ^ -> ZN ^ | AND2_X2  | 0.053 |   0.312 |    0.319 | 
     | g195220             | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.351 |    0.357 | 
     | FE_OCPC2131_n_31171 | A ^ -> Z ^   | BUF_X4   | 0.042 |   0.392 |    0.399 | 
     | g170537             | A1 ^ -> ZN v | NAND2_X1 | 0.018 |   0.410 |    0.417 | 
     | g169138             | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.430 |    0.437 | 
     | cpuregs_reg[20][4]  | D ^          | DFF_X1   | 0.000 |   0.430 |    0.437 | 
     +----------------------------------------------------------------------------+ 
Path 1235: MET Setup Check with Pin cpuregs_reg[21][4]/CK 
Endpoint:   cpuregs_reg[21][4]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.067
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.437
- Arrival Time                  0.431
= Slack Time                    0.006
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |   0.019 |    0.026 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.119 | 
     | g173022            | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.146 | 
     | FE_RC_2515_0       | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.155 | 
     | FE_RC_2513_0       | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.175 | 
     | FE_RC_2512_0       | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.199 | 
     | g30                | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.215 | 
     | g205985            | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.265 | 
     | g205988            | A1 ^ -> ZN ^ | AND2_X4  | 0.060 |   0.319 |    0.326 | 
     | FE_RC_3187_0       | A2 ^ -> ZN ^ | AND2_X2  | 0.069 |   0.389 |    0.395 | 
     | g194140            | A1 ^ -> ZN v | NAND2_X1 | 0.021 |   0.410 |    0.416 | 
     | g169186            | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.431 |    0.437 | 
     | cpuregs_reg[21][4] | D ^          | DFF_X1   | 0.000 |   0.431 |    0.437 | 
     +---------------------------------------------------------------------------+ 
Path 1236: MET Setup Check with Pin cpuregs_reg[14][17]/CK 
Endpoint:   cpuregs_reg[14][17]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.071
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.440
- Arrival Time                  0.434
= Slack Time                    0.006
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |    0.003 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.152 | 
     | g201449             | A1 ^ -> ZN ^ | AND3_X1  | 0.057 |   0.203 |    0.209 | 
     | g192202_dup         | A2 ^ -> ZN v | NAND2_X2 | 0.017 |   0.220 |    0.226 | 
     | add_1312_30_g192201 | A1 v -> ZN ^ | NOR2_X2  | 0.019 |   0.239 |    0.245 | 
     | add_1312_30_g7587   | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.255 |    0.262 | 
     | g196494             | A v -> Z v   | XOR2_X1  | 0.058 |   0.313 |    0.319 | 
     | FE_RC_581_0         | A1 v -> ZN ^ | OAI22_X2 | 0.040 |   0.353 |    0.359 | 
     | FE_RC_579_0         | A1 ^ -> ZN v | NOR2_X4  | 0.018 |   0.371 |    0.377 | 
     | FE_RC_580_0         | A v -> ZN ^  | INV_X8   | 0.025 |   0.396 |    0.402 | 
     | g199935             | A1 ^ -> ZN v | NAND2_X1 | 0.020 |   0.415 |    0.422 | 
     | g206629             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.434 |    0.440 | 
     | cpuregs_reg[14][17] | D ^          | DFF_X1   | 0.000 |   0.434 |    0.440 | 
     +----------------------------------------------------------------------------+ 
Path 1237: MET Setup Check with Pin alu_out_q_reg[2]/CK 
Endpoint:   alu_out_q_reg[2]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_sub_reg/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.001
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.370
- Arrival Time                  0.363
= Slack Time                    0.006
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                   |              |          |       |  Time   |   Time   | 
     |-----------------------------------+--------------+----------+-------+---------+----------| 
     | instr_sub_reg                     | CK ^         |          |       |  -0.009 |   -0.002 | 
     | instr_sub_reg                     | CK ^ -> Q ^  | DFF_X1   | 0.107 |   0.099 |    0.105 | 
     | FE_OFC398_instr_sub               | A ^ -> ZN v  | INV_X2   | 0.015 |   0.113 |    0.120 | 
     | FE_OCPC844_FE_OFN74_instr_sub     | A v -> ZN ^  | INV_X2   | 0.018 |   0.131 |    0.137 | 
     | FE_OCPC2042_FE_OFN45628_instr_sub | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.155 |    0.162 | 
     | FE_RC_2898_0                      | A2 ^ -> ZN v | NAND2_X1 | 0.017 |   0.172 |    0.178 | 
     | FE_RC_2897_0                      | A v -> ZN ^  | OAI21_X2 | 0.021 |   0.192 |    0.199 | 
     | g96964__2250                      | A1 ^ -> ZN v | NAND2_X1 | 0.024 |   0.217 |    0.223 | 
     | FE_OCPC2221_n_6791                | A v -> Z v   | BUF_X1   | 0.037 |   0.254 |    0.260 | 
     | g185239                           | B2 v -> ZN ^ | AOI21_X1 | 0.045 |   0.299 |    0.305 | 
     | g185238                           | A ^ -> ZN ^  | XNOR2_X1 | 0.046 |   0.345 |    0.351 | 
     | g171239                           | B1 ^ -> ZN v | OAI21_X1 | 0.018 |   0.363 |    0.370 | 
     | alu_out_q_reg[2]                  | D v          | DFF_X1   | 0.000 |   0.363 |    0.370 | 
     +------------------------------------------------------------------------------------------+ 
Path 1238: MET Setup Check with Pin cpuregs_reg[13][26]/CK 
Endpoint:   cpuregs_reg[13][26]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[21]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.085
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.455
- Arrival Time                  0.449
= Slack Time                    0.006
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[21]      | CK ^         |          |       |  -0.002 |    0.004 | 
     | reg_pc_reg[21]      | CK ^ -> Q ^  | DFF_X1   | 0.136 |   0.134 |    0.140 | 
     | FE_RC_483_0         | A2 ^ -> ZN v | NAND2_X1 | 0.022 |   0.156 |    0.163 | 
     | FE_RC_482_0         | A1 v -> ZN ^ | NOR2_X1  | 0.025 |   0.181 |    0.188 | 
     | add_1312_30_g186112 | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.224 |    0.231 | 
     | add_1312_30_g7577   | A1 ^ -> ZN ^ | AND2_X1  | 0.034 |   0.259 |    0.265 | 
     | add_1312_30_g7568   | A2 ^ -> ZN v | NAND2_X1 | 0.017 |   0.276 |    0.282 | 
     | FE_RC_3072_0        | A2 v -> ZN ^ | NAND2_X1 | 0.017 |   0.293 |    0.300 | 
     | FE_RC_3071_0        | A ^ -> ZN v  | OAI21_X1 | 0.021 |   0.314 |    0.321 | 
     | FE_RC_519_0         | A1 v -> ZN ^ | OAI22_X2 | 0.041 |   0.355 |    0.362 | 
     | FE_RC_517_0         | A1 ^ -> ZN v | NOR2_X4  | 0.016 |   0.371 |    0.378 | 
     | FE_RC_518_0         | A v -> ZN ^  | INV_X8   | 0.036 |   0.407 |    0.414 | 
     | g194188             | A1 ^ -> ZN v | NAND2_X1 | 0.022 |   0.429 |    0.435 | 
     | g168952             | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.449 |    0.455 | 
     | cpuregs_reg[13][26] | D ^          | DFF_X1   | 0.000 |   0.449 |    0.455 | 
     +----------------------------------------------------------------------------+ 
Path 1239: MET Setup Check with Pin cpuregs_reg[20][2]/CK 
Endpoint:   cpuregs_reg[20][2]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.067
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.437
- Arrival Time                  0.430
= Slack Time                    0.007
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.026 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.119 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.146 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.155 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.175 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.199 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.216 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.266 | 
     | g170963_dup195219   | A1 ^ -> ZN ^ | AND2_X2  | 0.053 |   0.312 |    0.319 | 
     | g195220             | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.351 |    0.357 | 
     | FE_OCPC2131_n_31171 | A ^ -> Z ^   | BUF_X4   | 0.042 |   0.392 |    0.399 | 
     | g170637             | A1 ^ -> ZN v | NAND2_X1 | 0.018 |   0.410 |    0.417 | 
     | g169135             | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.430 |    0.437 | 
     | cpuregs_reg[20][2]  | D ^          | DFF_X1   | 0.000 |   0.430 |    0.437 | 
     +----------------------------------------------------------------------------+ 
Path 1240: MET Setup Check with Pin cpuregs_reg[21][6]/CK 
Endpoint:   cpuregs_reg[21][6]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.069
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.438
- Arrival Time                  0.432
= Slack Time                    0.007
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |   0.019 |    0.026 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.120 | 
     | g173022            | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.146 | 
     | FE_RC_2515_0       | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.155 | 
     | FE_RC_2513_0       | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.175 | 
     | FE_RC_2512_0       | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.200 | 
     | g30                | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.216 | 
     | g205985            | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.266 | 
     | g205988            | A1 ^ -> ZN ^ | AND2_X4  | 0.060 |   0.319 |    0.326 | 
     | FE_RC_3187_0       | A2 ^ -> ZN ^ | AND2_X2  | 0.069 |   0.389 |    0.395 | 
     | g194159            | A1 ^ -> ZN v | NAND2_X1 | 0.022 |   0.411 |    0.418 | 
     | g169189            | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.432 |    0.438 | 
     | cpuregs_reg[21][6] | D ^          | DFF_X1   | 0.000 |   0.432 |    0.438 | 
     +---------------------------------------------------------------------------+ 
Path 1241: MET Setup Check with Pin decoded_imm_j_reg[18]/CK 
Endpoint:   decoded_imm_j_reg[18]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_do_wdata_reg/QN     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.001
- Setup                         0.025
+ Phase Shift                   0.400
= Required Time                 0.376
- Arrival Time                  0.369
= Slack Time                    0.007
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | mem_do_wdata_reg      | CK ^         |          |       |  -0.006 |    0.001 | 
     | mem_do_wdata_reg      | CK ^ -> QN v | DFF_X1   | 0.093 |   0.087 |    0.093 | 
     | FE_RC_1523_0          | A1 v -> ZN ^ | NAND3_X2 | 0.020 |   0.107 |    0.114 | 
     | FE_RC_1493_0          | A1 ^ -> ZN ^ | AND2_X4  | 0.030 |   0.137 |    0.144 | 
     | FE_RC_1492_0          | A2 ^ -> ZN v | NAND3_X4 | 0.020 |   0.157 |    0.164 | 
     | g200125               | A1 v -> ZN ^ | NAND2_X4 | 0.018 |   0.175 |    0.181 | 
     | FE_OCPC1253_n_36570   | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.202 |    0.209 | 
     | g203029               | A1 ^ -> ZN ^ | AND2_X2  | 0.049 |   0.251 |    0.258 | 
     | FE_OCPC2111_n_39733   | A ^ -> Z ^   | BUF_X4   | 0.030 |   0.282 |    0.289 | 
     | FE_OCPC2113_n_39733   | A ^ -> ZN v  | INV_X4   | 0.017 |   0.299 |    0.306 | 
     | g170689               | B1 v -> ZN ^ | AOI22_X1 | 0.049 |   0.348 |    0.354 | 
     | g168867               | A1 ^ -> ZN v | NAND2_X1 | 0.021 |   0.369 |    0.376 | 
     | decoded_imm_j_reg[18] | D v          | DFF_X1   | 0.000 |   0.369 |    0.376 | 
     +------------------------------------------------------------------------------+ 
Path 1242: MET Setup Check with Pin cpuregs_reg[17][19]/CK 
Endpoint:   cpuregs_reg[17][19]/D (v) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.069
- Setup                         0.026
+ Phase Shift                   0.400
= Required Time                 0.443
- Arrival Time                  0.437
= Slack Time                    0.007
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                 |              |          |       |  Time   |   Time   | 
     |---------------------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]               | CK ^         |          |       |   0.019 |    0.026 | 
     | latched_rd_reg[3]               | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.120 | 
     | g173022                         | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.146 | 
     | FE_RC_2515_0                    | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.155 | 
     | FE_RC_2513_0                    | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.175 | 
     | FE_RC_2512_0                    | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.200 | 
     | g30                             | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.216 | 
     | g205985                         | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.266 | 
     | g207586                         | A1 ^ -> ZN ^ | AND2_X4  | 0.049 |   0.308 |    0.314 | 
     | g208947                         | A1 ^ -> ZN ^ | AND2_X2  | 0.038 |   0.346 |    0.353 | 
     | FE_OFC293_n_45732               | A ^ -> ZN v  | INV_X4   | 0.018 |   0.363 |    0.370 | 
     | FE_OFC295_n_45732               | A v -> ZN ^  | INV_X4   | 0.021 |   0.385 |    0.391 | 
     | FE_OCPC2083_FE_OFN45538_n_45732 | A ^ -> Z ^   | BUF_X2   | 0.032 |   0.417 |    0.424 | 
     | g190288                         | B1 ^ -> ZN v | OAI22_X1 | 0.019 |   0.437 |    0.443 | 
     | cpuregs_reg[17][19]             | D v          | DFF_X1   | 0.000 |   0.437 |    0.443 | 
     +----------------------------------------------------------------------------------------+ 
Path 1243: MET Setup Check with Pin count_cycle_reg[9]/CK 
Endpoint:   count_cycle_reg[9]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[6]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.020
- Setup                         0.024
+ Phase Shift                   0.400
= Required Time                 0.356
- Arrival Time                  0.349
= Slack Time                    0.007
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.015
     = Beginpoint Arrival Time       -0.015
     +----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                           |              |          |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[6]        | CK ^         |          |       |  -0.015 |   -0.008 | 
     | count_cycle_reg[6]        | CK ^ -> Q ^  | DFF_X1   | 0.116 |   0.101 |    0.108 | 
     | FE_OCPC1220_count_cycle_6 | A ^ -> Z ^   | BUF_X1   | 0.041 |   0.142 |    0.149 | 
     | inc_add_1428_40_g208968   | A1 ^ -> ZN ^ | AND4_X1  | 0.054 |   0.196 |    0.203 | 
     | g188927                   | A1 ^ -> ZN ^ | AND3_X2  | 0.043 |   0.239 |    0.246 | 
     | FE_OCPC2168_n_24848       | A ^ -> Z ^   | BUF_X2   | 0.031 |   0.270 |    0.277 | 
     | inc_add_1428_40_g188933   | A1 ^ -> ZN v | NAND2_X1 | 0.016 |   0.285 |    0.292 | 
     | inc_add_1428_40_g184161   | A v -> ZN v  | XNOR2_X1 | 0.035 |   0.321 |    0.328 | 
     | g172912                   | A1 v -> ZN v | AND2_X1  | 0.028 |   0.349 |    0.356 | 
     | count_cycle_reg[9]        | D v          | DFF_X1   | 0.000 |   0.349 |    0.356 | 
     +----------------------------------------------------------------------------------+ 
Path 1244: MET Setup Check with Pin cpuregs_reg[28][25]/CK 
Endpoint:   cpuregs_reg[28][25]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.082
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.453
- Arrival Time                  0.447
= Slack Time                    0.007
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |    0.003 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.153 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.186 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.222 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.259 |    0.266 | 
     | add_1312_30_g7567   | A1 ^ -> ZN ^ | AND2_X2  | 0.035 |   0.294 |    0.301 | 
     | FE_RC_491_0         | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.307 |    0.313 | 
     | FE_RC_490_0         | A v -> ZN ^  | OAI21_X1 | 0.023 |   0.329 |    0.336 | 
     | g182534             | B1 ^ -> ZN v | AOI21_X2 | 0.025 |   0.354 |    0.361 | 
     | FE_OCPC978_n_18238  | A v -> Z v   | BUF_X8   | 0.035 |   0.389 |    0.396 | 
     | FE_OCPC977_n_18238  | A v -> ZN ^  | INV_X8   | 0.023 |   0.411 |    0.418 | 
     | g186945             | A1 ^ -> ZN v | NAND2_X1 | 0.021 |   0.433 |    0.440 | 
     | FE_RC_1276_0        | A1 v -> ZN ^ | NAND2_X1 | 0.014 |   0.447 |    0.453 | 
     | cpuregs_reg[28][25] | D ^          | DFF_X1   | 0.000 |   0.447 |    0.453 | 
     +----------------------------------------------------------------------------+ 
Path 1245: MET Setup Check with Pin cpuregs_reg[17][5]/CK 
Endpoint:   cpuregs_reg[17][5]/D (v) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.069
- Setup                         0.025
+ Phase Shift                   0.400
= Required Time                 0.443
- Arrival Time                  0.437
= Slack Time                    0.007
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                 |              |          |       |  Time   |   Time   | 
     |---------------------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]               | CK ^         |          |       |   0.019 |    0.026 | 
     | latched_rd_reg[3]               | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.120 | 
     | g173022                         | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.146 | 
     | FE_RC_2515_0                    | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.155 | 
     | FE_RC_2513_0                    | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.175 | 
     | FE_RC_2512_0                    | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.200 | 
     | g30                             | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.216 | 
     | g205985                         | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.266 | 
     | g207586                         | A1 ^ -> ZN ^ | AND2_X4  | 0.049 |   0.308 |    0.314 | 
     | g208947                         | A1 ^ -> ZN ^ | AND2_X2  | 0.038 |   0.346 |    0.353 | 
     | FE_OFC293_n_45732               | A ^ -> ZN v  | INV_X4   | 0.018 |   0.363 |    0.370 | 
     | FE_OFC295_n_45732               | A v -> ZN ^  | INV_X4   | 0.021 |   0.385 |    0.392 | 
     | FE_OCPC2083_FE_OFN45538_n_45732 | A ^ -> Z ^   | BUF_X2   | 0.032 |   0.417 |    0.424 | 
     | g190284                         | B1 ^ -> ZN v | OAI22_X1 | 0.019 |   0.437 |    0.443 | 
     | cpuregs_reg[17][5]              | D v          | DFF_X1   | 0.000 |   0.437 |    0.443 | 
     +----------------------------------------------------------------------------------------+ 
Path 1246: MET Setup Check with Pin cpuregs_reg[13][19]/CK 
Endpoint:   cpuregs_reg[13][19]/D (v) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.070
- Setup                         0.023
+ Phase Shift                   0.400
= Required Time                 0.446
- Arrival Time                  0.439
= Slack Time                    0.007
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.026 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.120 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.146 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.155 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.175 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.200 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.216 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.266 | 
     | g205988             | A1 ^ -> ZN ^ | AND2_X4  | 0.060 |   0.319 |    0.326 | 
     | g205994             | A1 ^ -> ZN ^ | AND2_X4  | 0.049 |   0.368 |    0.375 | 
     | FE_OCPC1595_n_42750 | A ^ -> Z ^   | BUF_X2   | 0.033 |   0.401 |    0.408 | 
     | FE_RC_741_0         | A1 ^ -> ZN ^ | OR2_X1   | 0.026 |   0.427 |    0.434 | 
     | FE_RC_740_0         | A2 ^ -> ZN v | NAND2_X1 | 0.012 |   0.439 |    0.446 | 
     | cpuregs_reg[13][19] | D v          | DFF_X1   | 0.000 |   0.439 |    0.446 | 
     +----------------------------------------------------------------------------+ 
Path 1247: MET Setup Check with Pin cpuregs_reg[22][24]/CK 
Endpoint:   cpuregs_reg[22][24]/D (v) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.087
- Setup                         0.023
+ Phase Shift                   0.400
= Required Time                 0.463
- Arrival Time                  0.456
= Slack Time                    0.007
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                 |              |          |       |  Time   |   Time   | 
     |---------------------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]               | CK ^         |          |       |   0.019 |    0.026 | 
     | latched_rd_reg[3]               | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.120 | 
     | g173022                         | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.147 | 
     | FE_RC_2515_0                    | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.156 | 
     | FE_RC_2513_0                    | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.175 | 
     | FE_RC_2512_0                    | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.200 | 
     | g30                             | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.216 | 
     | g208697                         | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.280 | 
     | g208291                         | A1 ^ -> ZN ^ | AND3_X4  | 0.055 |   0.328 |    0.335 | 
     | FE_OCPC1052_n_45073             | A ^ -> Z ^   | BUF_X8   | 0.032 |   0.360 |    0.367 | 
     | FE_OCPC2076_FE_OFN45531_n_45073 | A ^ -> Z ^   | BUF_X1   | 0.053 |   0.413 |    0.420 | 
     | FE_RC_1115_0                    | A1 ^ -> ZN ^ | OR2_X1   | 0.032 |   0.444 |    0.451 | 
     | FE_RC_1114_0                    | A2 ^ -> ZN v | NAND2_X1 | 0.012 |   0.456 |    0.463 | 
     | cpuregs_reg[22][24]             | D v          | DFF_X1   | 0.000 |   0.456 |    0.463 | 
     +----------------------------------------------------------------------------------------+ 
Path 1248: MET Setup Check with Pin count_cycle_reg[23]/CK 
Endpoint:   count_cycle_reg[23]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[16]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.016
- Setup                         0.023
+ Phase Shift                   0.400
= Required Time                 0.361
- Arrival Time                  0.354
= Slack Time                    0.007
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[16]     | CK ^         |          |       |   0.014 |    0.021 | 
     | count_cycle_reg[16]     | CK ^ -> Q ^  | DFF_X1   | 0.117 |   0.131 |    0.138 | 
     | inc_add_1428_40_g188502 | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.174 |    0.181 | 
     | inc_add_1428_40_g188505 | A1 ^ -> ZN ^ | AND2_X1  | 0.044 |   0.218 |    0.225 | 
     | FE_OCPC2143_n_24434     | A ^ -> ZN v  | INV_X1   | 0.018 |   0.236 |    0.243 | 
     | inc_add_1428_40_g1248   | A1 v -> ZN ^ | NOR3_X1  | 0.034 |   0.270 |    0.277 | 
     | inc_add_1428_40_g191322 | A2 ^ -> ZN v | NAND2_X1 | 0.019 |   0.288 |    0.295 | 
     | inc_add_1428_40_g1138   | A v -> ZN v  | XNOR2_X1 | 0.037 |   0.325 |    0.332 | 
     | g172798                 | A1 v -> ZN v | AND2_X1  | 0.029 |   0.354 |    0.361 | 
     | count_cycle_reg[23]     | D v          | DFF_X1   | 0.000 |   0.354 |    0.361 | 
     +--------------------------------------------------------------------------------+ 
Path 1249: MET Setup Check with Pin cpuregs_reg[21][5]/CK 
Endpoint:   cpuregs_reg[21][5]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.068
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.438
- Arrival Time                  0.431
= Slack Time                    0.007
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |   0.019 |    0.026 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.120 | 
     | g173022            | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.147 | 
     | FE_RC_2515_0       | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.156 | 
     | FE_RC_2513_0       | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.175 | 
     | FE_RC_2512_0       | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.200 | 
     | g30                | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.216 | 
     | g205985            | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.266 | 
     | g205988            | A1 ^ -> ZN ^ | AND2_X4  | 0.060 |   0.319 |    0.326 | 
     | FE_RC_3187_0       | A2 ^ -> ZN ^ | AND2_X2  | 0.069 |   0.389 |    0.396 | 
     | g194147            | A1 ^ -> ZN v | NAND2_X1 | 0.022 |   0.411 |    0.418 | 
     | g169187            | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.431 |    0.438 | 
     | cpuregs_reg[21][5] | D ^          | DFF_X1   | 0.000 |   0.431 |    0.438 | 
     +---------------------------------------------------------------------------+ 
Path 1250: MET Setup Check with Pin cpuregs_reg[13][13]/CK 
Endpoint:   cpuregs_reg[13][13]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.082
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.451
- Arrival Time                  0.444
= Slack Time                    0.007
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.027 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.120 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.147 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.156 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.176 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.200 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.216 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.266 | 
     | g205988             | A1 ^ -> ZN ^ | AND2_X4  | 0.060 |   0.319 |    0.327 | 
     | FE_RC_4083_0        | A2 ^ -> ZN ^ | AND2_X4  | 0.053 |   0.373 |    0.380 | 
     | FE_OCPC2129_n_42744 | A ^ -> Z ^   | BUF_X4   | 0.037 |   0.410 |    0.417 | 
     | g194191             | A1 ^ -> ZN v | NAND2_X1 | 0.016 |   0.425 |    0.433 | 
     | g168938             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.444 |    0.451 | 
     | cpuregs_reg[13][13] | D ^          | DFF_X1   | 0.000 |   0.444 |    0.451 | 
     +----------------------------------------------------------------------------+ 
Path 1251: MET Setup Check with Pin cpuregs_reg[18][26]/CK 
Endpoint:   cpuregs_reg[18][26]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[21]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.087
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.456
- Arrival Time                  0.449
= Slack Time                    0.007
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[21]      | CK ^         |          |       |  -0.002 |    0.005 | 
     | reg_pc_reg[21]      | CK ^ -> Q ^  | DFF_X1   | 0.136 |   0.134 |    0.141 | 
     | FE_RC_483_0         | A2 ^ -> ZN v | NAND2_X1 | 0.022 |   0.156 |    0.164 | 
     | FE_RC_482_0         | A1 v -> ZN ^ | NOR2_X1  | 0.025 |   0.181 |    0.189 | 
     | add_1312_30_g186112 | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.224 |    0.232 | 
     | add_1312_30_g7577   | A1 ^ -> ZN ^ | AND2_X1  | 0.034 |   0.259 |    0.266 | 
     | add_1312_30_g7568   | A2 ^ -> ZN v | NAND2_X1 | 0.017 |   0.276 |    0.283 | 
     | FE_RC_3072_0        | A2 v -> ZN ^ | NAND2_X1 | 0.017 |   0.293 |    0.301 | 
     | FE_RC_3071_0        | A ^ -> ZN v  | OAI21_X1 | 0.021 |   0.314 |    0.321 | 
     | FE_RC_519_0         | A1 v -> ZN ^ | OAI22_X2 | 0.041 |   0.355 |    0.362 | 
     | FE_RC_517_0         | A1 ^ -> ZN v | NOR2_X4  | 0.016 |   0.371 |    0.379 | 
     | FE_RC_518_0         | A v -> ZN ^  | INV_X8   | 0.036 |   0.407 |    0.415 | 
     | g206044             | A1 ^ -> ZN v | NAND2_X1 | 0.021 |   0.429 |    0.436 | 
     | g169085             | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.449 |    0.456 | 
     | cpuregs_reg[18][26] | D ^          | DFF_X1   | 0.000 |   0.449 |    0.456 | 
     +----------------------------------------------------------------------------+ 
Path 1252: MET Setup Check with Pin cpuregs_reg[17][6]/CK 
Endpoint:   cpuregs_reg[17][6]/D (v) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.069
- Setup                         0.025
+ Phase Shift                   0.400
= Required Time                 0.444
- Arrival Time                  0.437
= Slack Time                    0.007
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                 |              |          |       |  Time   |   Time   | 
     |---------------------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]               | CK ^         |          |       |   0.019 |    0.027 | 
     | latched_rd_reg[3]               | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.120 | 
     | g173022                         | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.147 | 
     | FE_RC_2515_0                    | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.156 | 
     | FE_RC_2513_0                    | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.176 | 
     | FE_RC_2512_0                    | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.200 | 
     | g30                             | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.216 | 
     | g205985                         | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.266 | 
     | g207586                         | A1 ^ -> ZN ^ | AND2_X4  | 0.049 |   0.308 |    0.315 | 
     | g208947                         | A1 ^ -> ZN ^ | AND2_X2  | 0.038 |   0.346 |    0.353 | 
     | FE_OFC293_n_45732               | A ^ -> ZN v  | INV_X4   | 0.018 |   0.363 |    0.371 | 
     | FE_OFC295_n_45732               | A v -> ZN ^  | INV_X4   | 0.021 |   0.385 |    0.392 | 
     | FE_OCPC2083_FE_OFN45538_n_45732 | A ^ -> Z ^   | BUF_X2   | 0.032 |   0.417 |    0.425 | 
     | g190292                         | B1 ^ -> ZN v | OAI22_X1 | 0.019 |   0.437 |    0.444 | 
     | cpuregs_reg[17][6]              | D v          | DFF_X1   | 0.000 |   0.437 |    0.444 | 
     +----------------------------------------------------------------------------------------+ 
Path 1253: MET Setup Check with Pin cpuregs_reg[18][21]/CK 
Endpoint:   cpuregs_reg[18][21]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.075
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.446
- Arrival Time                  0.439
= Slack Time                    0.007
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |    0.004 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.153 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.186 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.222 | 
     | add_1312_30_g175238 | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.257 |    0.264 | 
     | add_1312_30_g7573   | A1 ^ -> ZN v | NAND3_X1 | 0.022 |   0.278 |    0.286 | 
     | add_1312_30_g7533   | A v -> ZN ^  | XNOR2_X1 | 0.029 |   0.308 |    0.315 | 
     | FE_RC_3026_0        | A1 ^ -> ZN v | NAND2_X1 | 0.021 |   0.329 |    0.336 | 
     | FE_RC_3025_0        | A1 v -> ZN v | AND3_X4  | 0.034 |   0.363 |    0.370 | 
     | FE_RC_439_0         | A v -> ZN ^  | INV_X8   | 0.037 |   0.399 |    0.407 | 
     | g190753             | A1 ^ -> ZN v | NAND2_X1 | 0.025 |   0.424 |    0.431 | 
     | FE_RC_1229_0        | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.439 |    0.446 | 
     | cpuregs_reg[18][21] | D ^          | DFF_X1   | 0.000 |   0.439 |    0.446 | 
     +----------------------------------------------------------------------------+ 
Path 1254: MET Setup Check with Pin instr_rdcycle_reg/CK 
Endpoint:   instr_rdcycle_reg/D   (^) checked with  leading edge of 'clk'
Beginpoint: mem_rdata_q_reg[24]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.009
- Setup                         0.034
+ Phase Shift                   0.400
= Required Time                 0.356
- Arrival Time                  0.349
= Slack Time                    0.007
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | mem_rdata_q_reg[24] | CK ^         |          |       |  -0.009 |   -0.002 | 
     | mem_rdata_q_reg[24] | CK ^ -> Q v  | SDFF_X1  | 0.103 |   0.094 |    0.101 | 
     | g172595             | A4 v -> ZN ^ | NOR4_X1  | 0.088 |   0.181 |    0.189 | 
     | g203892             | A3 ^ -> ZN ^ | AND3_X1  | 0.054 |   0.236 |    0.243 | 
     | g196093             | A1 ^ -> ZN ^ | AND2_X2  | 0.033 |   0.269 |    0.277 | 
     | g196092             | A2 ^ -> ZN ^ | AND2_X1  | 0.037 |   0.306 |    0.314 | 
     | g196095_dup         | A ^ -> ZN v  | INV_X1   | 0.011 |   0.317 |    0.325 | 
     | g206371             | A1 v -> ZN ^ | OAI22_X1 | 0.032 |   0.349 |    0.356 | 
     | instr_rdcycle_reg   | D ^          | DFF_X2   | 0.000 |   0.349 |    0.356 | 
     +----------------------------------------------------------------------------+ 
Path 1255: MET Setup Check with Pin cpuregs_reg[5][8]/CK 
Endpoint:   cpuregs_reg[5][8]/D  (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.073
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.443
- Arrival Time                  0.435
= Slack Time                    0.007
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3] | CK ^         |          |       |   0.019 |    0.027 | 
     | latched_rd_reg[3] | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.120 | 
     | g173022           | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.147 | 
     | FE_RC_2515_0      | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.156 | 
     | FE_RC_2513_0      | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.176 | 
     | FE_RC_2512_0      | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.200 | 
     | g30               | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.217 | 
     | g205985           | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.266 | 
     | g205988           | A1 ^ -> ZN ^ | AND2_X4  | 0.060 |   0.319 |    0.327 | 
     | FE_RC_4017_0      | A2 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.363 |    0.371 | 
     | FE_OFC321_n_45728 | A ^ -> Z ^   | BUF_X16  | 0.024 |   0.387 |    0.395 | 
     | g170375           | A1 ^ -> ZN v | NAND2_X1 | 0.029 |   0.416 |    0.424 | 
     | g169390           | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.435 |    0.443 | 
     | cpuregs_reg[5][8] | D ^          | DFF_X1   | 0.000 |   0.435 |    0.443 | 
     +--------------------------------------------------------------------------+ 
Path 1256: MET Setup Check with Pin cpuregs_reg[25][7]/CK 
Endpoint:   cpuregs_reg[25][7]/D (v) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.069
- Setup                         0.026
+ Phase Shift                   0.400
= Required Time                 0.443
- Arrival Time                  0.435
= Slack Time                    0.008
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |           |       |   0.019 |    0.027 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1    | 0.093 |   0.113 |    0.120 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2  | 0.027 |   0.140 |    0.147 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2    | 0.009 |   0.149 |    0.156 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2  | 0.020 |   0.168 |    0.176 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4  | 0.024 |   0.193 |    0.200 | 
     | g30                 | A v -> ZN ^  | INV_X4    | 0.016 |   0.209 |    0.217 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4   | 0.050 |   0.259 |    0.266 | 
     | g207586             | A1 ^ -> ZN ^ | AND2_X4   | 0.049 |   0.308 |    0.315 | 
     | g198406             | A1 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.345 |    0.352 | 
     | FE_OCPC2124_n_34767 | A ^ -> Z ^   | BUF_X4    | 0.027 |   0.372 |    0.379 | 
     | FE_OCPC2237_n_34767 | A ^ -> Z ^   | CLKBUF_X2 | 0.042 |   0.414 |    0.421 | 
     | g198412             | B1 ^ -> ZN v | OAI22_X1  | 0.022 |   0.435 |    0.443 | 
     | cpuregs_reg[25][7]  | D v          | DFF_X1    | 0.000 |   0.435 |    0.443 | 
     +-----------------------------------------------------------------------------+ 
Path 1257: MET Setup Check with Pin mem_wstrb_reg[1]/CK 
Endpoint:   mem_wstrb_reg[1]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_do_rinst_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.365
- Arrival Time                  0.358
= Slack Time                    0.008
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +----------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                          |              |           |       |  Time   |   Time   | 
     |--------------------------+--------------+-----------+-------+---------+----------| 
     | mem_do_rinst_reg         | CK ^         |           |       |  -0.006 |    0.001 | 
     | mem_do_rinst_reg         | CK ^ -> Q ^  | DFF_X1    | 0.111 |   0.104 |    0.112 | 
     | FE_OCPC1727_mem_do_rinst | A ^ -> Z ^   | BUF_X1    | 0.035 |   0.139 |    0.147 | 
     | g97117__204089           | A1 ^ -> ZN ^ | OR2_X4    | 0.037 |   0.176 |    0.183 | 
     | g209096                  | C1 ^ -> ZN v | OAI211_X1 | 0.027 |   0.203 |    0.210 | 
     | FE_RC_4113_0             | A2 v -> ZN v | OR2_X2    | 0.055 |   0.258 |    0.265 | 
     | FE_RC_4112_0             | A1 v -> ZN ^ | NAND2_X4  | 0.032 |   0.289 |    0.297 | 
     | g172257                  | A1 ^ -> ZN ^ | AND2_X2   | 0.041 |   0.330 |    0.337 | 
     | g171837                  | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.344 |    0.352 | 
     | g171576                  | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.358 |    0.365 | 
     | mem_wstrb_reg[1]         | D ^          | DFF_X1    | 0.000 |   0.358 |    0.365 | 
     +----------------------------------------------------------------------------------+ 
Path 1258: MET Setup Check with Pin count_cycle_reg[55]/CK 
Endpoint:   count_cycle_reg[55]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[16]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.015
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.355
- Arrival Time                  0.347
= Slack Time                    0.008
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-----------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                  |              |          |       |  Time   |   Time   | 
     |----------------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[16]              | CK ^         |          |       |   0.014 |    0.022 | 
     | count_cycle_reg[16]              | CK ^ -> Q ^  | DFF_X1   | 0.117 |   0.131 |    0.139 | 
     | inc_add_1428_40_g188502          | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.174 |    0.182 | 
     | FE_RC_3339_0                     | A1 ^ -> ZN v | NAND4_X4 | 0.024 |   0.198 |    0.206 | 
     | FE_RC_3340_0                     | A v -> ZN ^  | INV_X4   | 0.019 |   0.217 |    0.224 | 
     | inc_add_1428_40_g1194_185486_dup | A1 ^ -> ZN ^ | AND4_X4  | 0.058 |   0.275 |    0.282 | 
     | g188756                          | A1 ^ -> ZN ^ | AND2_X1  | 0.040 |   0.315 |    0.322 | 
     | FE_RC_4137_0                     | A2 ^ -> ZN v | NAND2_X1 | 0.014 |   0.329 |    0.337 | 
     | FE_RC_4136_0                     | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.347 |    0.355 | 
     | count_cycle_reg[55]              | D ^          | DFF_X1   | 0.000 |   0.347 |    0.355 | 
     +-----------------------------------------------------------------------------------------+ 
Path 1259: MET Setup Check with Pin mem_wstrb_reg[2]/CK 
Endpoint:   mem_wstrb_reg[2]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_do_rinst_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.365
- Arrival Time                  0.358
= Slack Time                    0.008
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +----------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                          |              |           |       |  Time   |   Time   | 
     |--------------------------+--------------+-----------+-------+---------+----------| 
     | mem_do_rinst_reg         | CK ^         |           |       |  -0.006 |    0.001 | 
     | mem_do_rinst_reg         | CK ^ -> Q ^  | DFF_X1    | 0.111 |   0.104 |    0.112 | 
     | FE_OCPC1727_mem_do_rinst | A ^ -> Z ^   | BUF_X1    | 0.035 |   0.139 |    0.147 | 
     | g97117__204089           | A1 ^ -> ZN ^ | OR2_X4    | 0.037 |   0.176 |    0.184 | 
     | g209096                  | C1 ^ -> ZN v | OAI211_X1 | 0.027 |   0.203 |    0.210 | 
     | FE_RC_4113_0             | A2 v -> ZN v | OR2_X2    | 0.055 |   0.258 |    0.265 | 
     | FE_RC_4112_0             | A1 v -> ZN ^ | NAND2_X4  | 0.032 |   0.289 |    0.297 | 
     | g172257                  | A1 ^ -> ZN ^ | AND2_X2   | 0.041 |   0.330 |    0.337 | 
     | g171838                  | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.344 |    0.352 | 
     | g171577                  | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.358 |    0.365 | 
     | mem_wstrb_reg[2]         | D ^          | DFF_X1    | 0.000 |   0.358 |    0.365 | 
     +----------------------------------------------------------------------------------+ 
Path 1260: MET Setup Check with Pin cpuregs_reg[25][25]/CK 
Endpoint:   cpuregs_reg[25][25]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.085
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.456
- Arrival Time                  0.448
= Slack Time                    0.008
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.027 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.121 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.147 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.156 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.176 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.201 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.217 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.267 | 
     | g207586             | A1 ^ -> ZN ^ | AND2_X4  | 0.049 |   0.308 |    0.315 | 
     | g198406             | A1 ^ -> ZN ^ | AND2_X4  | 0.037 |   0.345 |    0.352 | 
     | FE_OCPC2123_n_34767 | A ^ -> ZN v  | INV_X4   | 0.014 |   0.359 |    0.367 | 
     | FE_OCPC2126_n_34767 | A v -> ZN ^  | INV_X4   | 0.019 |   0.377 |    0.385 | 
     | FE_OCPC2128_n_34767 | A ^ -> Z ^   | BUF_X2   | 0.040 |   0.418 |    0.426 | 
     | g198437             | A2 ^ -> ZN v | NAND2_X1 | 0.017 |   0.435 |    0.443 | 
     | FE_RC_1164_0        | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.448 |    0.456 | 
     | cpuregs_reg[25][25] | D ^          | DFF_X1   | 0.000 |   0.448 |    0.456 | 
     +----------------------------------------------------------------------------+ 
Path 1261: MET Setup Check with Pin mem_wstrb_reg[3]/CK 
Endpoint:   mem_wstrb_reg[3]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_do_rinst_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.365
- Arrival Time                  0.357
= Slack Time                    0.008
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +----------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                          |              |           |       |  Time   |   Time   | 
     |--------------------------+--------------+-----------+-------+---------+----------| 
     | mem_do_rinst_reg         | CK ^         |           |       |  -0.006 |    0.002 | 
     | mem_do_rinst_reg         | CK ^ -> Q ^  | DFF_X1    | 0.111 |   0.104 |    0.112 | 
     | FE_OCPC1727_mem_do_rinst | A ^ -> Z ^   | BUF_X1    | 0.035 |   0.139 |    0.147 | 
     | g97117__204089           | A1 ^ -> ZN ^ | OR2_X4    | 0.037 |   0.176 |    0.184 | 
     | g209096                  | C1 ^ -> ZN v | OAI211_X1 | 0.027 |   0.203 |    0.210 | 
     | FE_RC_4113_0             | A2 v -> ZN v | OR2_X2    | 0.055 |   0.258 |    0.265 | 
     | FE_RC_4112_0             | A1 v -> ZN ^ | NAND2_X4  | 0.032 |   0.289 |    0.297 | 
     | g172257                  | A1 ^ -> ZN ^ | AND2_X2   | 0.041 |   0.330 |    0.338 | 
     | g171839                  | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.344 |    0.351 | 
     | g171578                  | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.357 |    0.365 | 
     | mem_wstrb_reg[3]         | D ^          | DFF_X1    | 0.000 |   0.357 |    0.365 | 
     +----------------------------------------------------------------------------------+ 
Path 1262: MET Setup Check with Pin cpuregs_reg[25][6]/CK 
Endpoint:   cpuregs_reg[25][6]/D (v) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.069
- Setup                         0.026
+ Phase Shift                   0.400
= Required Time                 0.443
- Arrival Time                  0.435
= Slack Time                    0.008
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |           |       |   0.019 |    0.027 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1    | 0.093 |   0.113 |    0.121 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2  | 0.027 |   0.140 |    0.147 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2    | 0.009 |   0.149 |    0.156 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2  | 0.020 |   0.168 |    0.176 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4  | 0.024 |   0.193 |    0.201 | 
     | g30                 | A v -> ZN ^  | INV_X4    | 0.016 |   0.209 |    0.217 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4   | 0.050 |   0.259 |    0.267 | 
     | g207586             | A1 ^ -> ZN ^ | AND2_X4   | 0.049 |   0.308 |    0.315 | 
     | g198406             | A1 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.345 |    0.352 | 
     | FE_OCPC2124_n_34767 | A ^ -> Z ^   | BUF_X4    | 0.027 |   0.372 |    0.379 | 
     | FE_OCPC2237_n_34767 | A ^ -> Z ^   | CLKBUF_X2 | 0.042 |   0.414 |    0.421 | 
     | g198413             | B1 ^ -> ZN v | OAI22_X1  | 0.022 |   0.435 |    0.443 | 
     | cpuregs_reg[25][6]  | D v          | DFF_X1    | 0.000 |   0.435 |    0.443 | 
     +-----------------------------------------------------------------------------+ 
Path 1263: MET Setup Check with Pin decoded_imm_j_reg[15]/CK 
Endpoint:   decoded_imm_j_reg[15]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_do_wdata_reg/QN     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.000
- Setup                         0.027
+ Phase Shift                   0.400
= Required Time                 0.373
- Arrival Time                  0.366
= Slack Time                    0.008
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | mem_do_wdata_reg      | CK ^         |          |       |  -0.006 |    0.002 | 
     | mem_do_wdata_reg      | CK ^ -> QN v | DFF_X1   | 0.093 |   0.087 |    0.094 | 
     | FE_RC_1523_0          | A1 v -> ZN ^ | NAND3_X2 | 0.020 |   0.107 |    0.115 | 
     | FE_RC_1493_0          | A1 ^ -> ZN ^ | AND2_X4  | 0.030 |   0.137 |    0.145 | 
     | FE_RC_1492_0          | A2 ^ -> ZN v | NAND3_X4 | 0.020 |   0.157 |    0.165 | 
     | g200125               | A1 v -> ZN ^ | NAND2_X4 | 0.018 |   0.175 |    0.182 | 
     | FE_OCPC1253_n_36570   | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.202 |    0.210 | 
     | g203029               | A1 ^ -> ZN ^ | AND2_X2  | 0.049 |   0.251 |    0.259 | 
     | FE_OCPC2111_n_39733   | A ^ -> Z ^   | BUF_X4   | 0.030 |   0.282 |    0.290 | 
     | FE_OCPC2113_n_39733   | A ^ -> ZN v  | INV_X4   | 0.017 |   0.299 |    0.307 | 
     | g170686               | B1 v -> ZN ^ | AOI22_X1 | 0.049 |   0.348 |    0.356 | 
     | g168864               | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.366 |    0.373 | 
     | decoded_imm_j_reg[15] | D v          | DFF_X2   | 0.000 |   0.366 |    0.373 | 
     +------------------------------------------------------------------------------+ 
Path 1264: MET Setup Check with Pin cpuregs_reg[21][7]/CK 
Endpoint:   cpuregs_reg[21][7]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.071
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.440
- Arrival Time                  0.433
= Slack Time                    0.008
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |   0.019 |    0.027 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.121 | 
     | g173022            | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.148 | 
     | FE_RC_2515_0       | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.156 | 
     | FE_RC_2513_0       | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.176 | 
     | FE_RC_2512_0       | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.201 | 
     | g30                | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.217 | 
     | g205985            | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.267 | 
     | g205988            | A1 ^ -> ZN ^ | AND2_X4  | 0.060 |   0.319 |    0.327 | 
     | FE_RC_3187_0       | A2 ^ -> ZN ^ | AND2_X2  | 0.069 |   0.389 |    0.397 | 
     | g194142            | A1 ^ -> ZN v | NAND2_X1 | 0.023 |   0.411 |    0.419 | 
     | g169191            | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.433 |    0.440 | 
     | cpuregs_reg[21][7] | D ^          | DFF_X1   | 0.000 |   0.433 |    0.440 | 
     +---------------------------------------------------------------------------+ 
Path 1265: MET Setup Check with Pin cpuregs_reg[25][26]/CK 
Endpoint:   cpuregs_reg[25][26]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.087
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.458
- Arrival Time                  0.450
= Slack Time                    0.008
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.027 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.121 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.148 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.157 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.176 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.201 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.217 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.267 | 
     | g207586             | A1 ^ -> ZN ^ | AND2_X4  | 0.049 |   0.308 |    0.316 | 
     | g198406             | A1 ^ -> ZN ^ | AND2_X4  | 0.037 |   0.345 |    0.353 | 
     | FE_OCPC2123_n_34767 | A ^ -> ZN v  | INV_X4   | 0.014 |   0.359 |    0.367 | 
     | FE_OCPC2126_n_34767 | A v -> ZN ^  | INV_X4   | 0.019 |   0.377 |    0.385 | 
     | FE_OCPC2128_n_34767 | A ^ -> Z ^   | BUF_X2   | 0.040 |   0.418 |    0.426 | 
     | g198432             | A2 ^ -> ZN v | NAND2_X1 | 0.018 |   0.436 |    0.444 | 
     | FE_RC_858_0         | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.450 |    0.458 | 
     | cpuregs_reg[25][26] | D ^          | DFF_X1   | 0.000 |   0.450 |    0.458 | 
     +----------------------------------------------------------------------------+ 
Path 1266: MET Setup Check with Pin cpuregs_reg[5][6]/CK 
Endpoint:   cpuregs_reg[5][6]/D  (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.072
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.442
- Arrival Time                  0.434
= Slack Time                    0.008
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3] | CK ^         |          |       |   0.019 |    0.028 | 
     | latched_rd_reg[3] | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.121 | 
     | g173022           | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.148 | 
     | FE_RC_2515_0      | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.157 | 
     | FE_RC_2513_0      | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.177 | 
     | FE_RC_2512_0      | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.201 | 
     | g30               | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.217 | 
     | g205985           | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.267 | 
     | g205988           | A1 ^ -> ZN ^ | AND2_X4  | 0.060 |   0.319 |    0.327 | 
     | FE_RC_4017_0      | A2 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.363 |    0.371 | 
     | FE_OFC321_n_45728 | A ^ -> Z ^   | BUF_X16  | 0.024 |   0.387 |    0.395 | 
     | g187040           | A1 ^ -> ZN v | NAND2_X1 | 0.027 |   0.414 |    0.423 | 
     | g169377           | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.434 |    0.442 | 
     | cpuregs_reg[5][6] | D ^          | DFF_X1   | 0.000 |   0.434 |    0.442 | 
     +--------------------------------------------------------------------------+ 
Path 1267: MET Setup Check with Pin cpuregs_reg[25][1]/CK 
Endpoint:   cpuregs_reg[25][1]/D (v) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.025
- Setup                         0.026
+ Phase Shift                   0.400
= Required Time                 0.400
- Arrival Time                  0.391
= Slack Time                    0.008
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.028 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.121 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.148 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.157 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.177 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.201 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.217 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.267 | 
     | g207586             | A1 ^ -> ZN ^ | AND2_X4  | 0.049 |   0.308 |    0.316 | 
     | g198406             | A1 ^ -> ZN ^ | AND2_X4  | 0.037 |   0.345 |    0.353 | 
     | FE_OCPC2124_n_34767 | A ^ -> Z ^   | BUF_X4   | 0.027 |   0.372 |    0.380 | 
     | g198416             | B1 ^ -> ZN v | OAI22_X1 | 0.020 |   0.391 |    0.400 | 
     | cpuregs_reg[25][1]  | D v          | DFF_X1   | 0.000 |   0.391 |    0.400 | 
     +----------------------------------------------------------------------------+ 
Path 1268: MET Setup Check with Pin cpuregs_reg[11][25]/CK 
Endpoint:   cpuregs_reg[11][25]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.082
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.453
- Arrival Time                  0.445
= Slack Time                    0.008
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |    0.004 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.154 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.187 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.223 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.259 |    0.267 | 
     | add_1312_30_g7567   | A1 ^ -> ZN ^ | AND2_X2  | 0.035 |   0.294 |    0.302 | 
     | FE_RC_491_0         | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.307 |    0.315 | 
     | FE_RC_490_0         | A v -> ZN ^  | OAI21_X1 | 0.023 |   0.329 |    0.337 | 
     | g182534             | B1 ^ -> ZN v | AOI21_X2 | 0.025 |   0.354 |    0.362 | 
     | FE_OCPC978_n_18238  | A v -> Z v   | BUF_X8   | 0.035 |   0.389 |    0.397 | 
     | FE_OCPC977_n_18238  | A v -> ZN ^  | INV_X8   | 0.023 |   0.411 |    0.420 | 
     | g205592             | A1 ^ -> ZN v | NAND2_X1 | 0.021 |   0.432 |    0.440 | 
     | FE_RC_1158_0        | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.445 |    0.453 | 
     | cpuregs_reg[11][25] | D ^          | DFF_X1   | 0.000 |   0.445 |    0.453 | 
     +----------------------------------------------------------------------------+ 
Path 1269: MET Setup Check with Pin cpuregs_reg[20][7]/CK 
Endpoint:   cpuregs_reg[20][7]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.069
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.438
- Arrival Time                  0.430
= Slack Time                    0.008
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.028 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.121 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.148 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.157 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.177 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.201 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.217 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.267 | 
     | g170963_dup195219   | A1 ^ -> ZN ^ | AND2_X2  | 0.053 |   0.312 |    0.321 | 
     | g195220             | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.351 |    0.359 | 
     | FE_OCPC2131_n_31171 | A ^ -> Z ^   | BUF_X4   | 0.042 |   0.392 |    0.401 | 
     | g170539             | A1 ^ -> ZN v | NAND2_X1 | 0.018 |   0.410 |    0.418 | 
     | g169143             | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.430 |    0.438 | 
     | cpuregs_reg[20][7]  | D ^          | DFF_X1   | 0.000 |   0.430 |    0.438 | 
     +----------------------------------------------------------------------------+ 
Path 1270: MET Setup Check with Pin cpuregs_reg[18][14]/CK 
Endpoint:   cpuregs_reg[18][14]/SE (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[2]/QN    (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.026
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.340
- Arrival Time                  0.332
= Slack Time                    0.008
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     | cpu_state_reg[2]    | CK ^         |         |       |  -0.009 |   -0.001 | 
     | cpu_state_reg[2]    | CK ^ -> QN ^ | DFFR_X1 | 0.092 |   0.083 |    0.091 | 
     | FE_OFC389_n_6184    | A ^ -> ZN v  | INV_X2  | 0.016 |   0.099 |    0.108 | 
     | FE_OFC391_n_6184    | A v -> ZN ^  | INV_X1  | 0.015 |   0.115 |    0.123 | 
     | g21                 | A2 ^ -> ZN ^ | AND2_X2 | 0.039 |   0.153 |    0.161 | 
     | FE_RC_3181_0        | A2 ^ -> ZN ^ | AND2_X4 | 0.038 |   0.192 |    0.200 | 
     | FE_OFC48_n_37230    | A ^ -> ZN v  | INV_X1  | 0.013 |   0.204 |    0.212 | 
     | g206168             | A1 v -> ZN ^ | NOR2_X2 | 0.031 |   0.235 |    0.244 | 
     | FE_RC_4035_0        | A2 ^ -> ZN ^ | AND2_X2 | 0.045 |   0.280 |    0.289 | 
     | FE_RC_4110_0        | A2 ^ -> ZN ^ | AND2_X4 | 0.048 |   0.328 |    0.337 | 
     | cpuregs_reg[18][14] | SE ^         | SDFF_X1 | 0.003 |   0.332 |    0.340 | 
     +---------------------------------------------------------------------------+ 
Path 1271: MET Setup Check with Pin cpuregs_reg[10][25]/CK 
Endpoint:   cpuregs_reg[10][25]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.082
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.453
- Arrival Time                  0.445
= Slack Time                    0.008
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |    0.005 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.154 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.187 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.223 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.259 |    0.267 | 
     | add_1312_30_g7567   | A1 ^ -> ZN ^ | AND2_X2  | 0.035 |   0.294 |    0.302 | 
     | FE_RC_491_0         | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.307 |    0.315 | 
     | FE_RC_490_0         | A v -> ZN ^  | OAI21_X1 | 0.023 |   0.329 |    0.337 | 
     | g182534             | B1 ^ -> ZN v | AOI21_X2 | 0.025 |   0.354 |    0.362 | 
     | FE_OCPC978_n_18238  | A v -> Z v   | BUF_X8   | 0.035 |   0.389 |    0.397 | 
     | FE_OCPC977_n_18238  | A v -> ZN ^  | INV_X8   | 0.023 |   0.411 |    0.420 | 
     | g205510             | A1 ^ -> ZN v | NAND2_X1 | 0.021 |   0.432 |    0.440 | 
     | FE_RC_1078_0        | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.445 |    0.453 | 
     | cpuregs_reg[10][25] | D ^          | DFF_X1   | 0.000 |   0.445 |    0.453 | 
     +----------------------------------------------------------------------------+ 
Path 1272: MET Setup Check with Pin count_cycle_reg[10]/CK 
Endpoint:   count_cycle_reg[10]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[6]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.022
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.349
- Arrival Time                  0.341
= Slack Time                    0.008
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.015
     = Beginpoint Arrival Time       -0.015
     +----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                           |              |          |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[6]        | CK ^         |          |       |  -0.015 |   -0.006 | 
     | count_cycle_reg[6]        | CK ^ -> Q ^  | DFF_X1   | 0.116 |   0.101 |    0.110 | 
     | FE_OCPC1220_count_cycle_6 | A ^ -> Z ^   | BUF_X1   | 0.041 |   0.142 |    0.150 | 
     | inc_add_1428_40_g208968   | A1 ^ -> ZN ^ | AND4_X1  | 0.054 |   0.196 |    0.204 | 
     | g188927                   | A1 ^ -> ZN ^ | AND3_X2  | 0.043 |   0.239 |    0.248 | 
     | FE_OCPC2167_n_24848       | A ^ -> ZN v  | INV_X2   | 0.013 |   0.252 |    0.261 | 
     | inc_add_1428_40_g192183   | A1 v -> ZN ^ | NOR2_X2  | 0.020 |   0.272 |    0.280 | 
     | inc_add_1428_40_g1173     | A ^ -> ZN ^  | XNOR2_X1 | 0.037 |   0.309 |    0.317 | 
     | g172779                   | A1 ^ -> ZN ^ | AND2_X1  | 0.032 |   0.341 |    0.349 | 
     | count_cycle_reg[10]       | D ^          | DFF_X1   | 0.000 |   0.341 |    0.349 | 
     +----------------------------------------------------------------------------------+ 
Path 1273: MET Setup Check with Pin count_cycle_reg[33]/CK 
Endpoint:   count_cycle_reg[33]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[16]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.015
- Setup                         0.025
+ Phase Shift                   0.400
= Required Time                 0.361
- Arrival Time                  0.352
= Slack Time                    0.008
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                             |              |          |       |  Time   |   Time   | 
     |-----------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[16]         | CK ^         |          |       |   0.014 |    0.023 | 
     | count_cycle_reg[16]         | CK ^ -> Q ^  | DFF_X1   | 0.117 |   0.131 |    0.140 | 
     | inc_add_1428_40_g188502     | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.174 |    0.182 | 
     | FE_RC_3339_0                | A1 ^ -> ZN v | NAND4_X4 | 0.024 |   0.198 |    0.207 | 
     | FE_RC_3340_0                | A v -> ZN ^  | INV_X4   | 0.019 |   0.217 |    0.225 | 
     | inc_add_1428_40_g1344_0_dup | A1 ^ -> ZN ^ | AND4_X4  | 0.067 |   0.284 |    0.292 | 
     | inc_add_1428_40_g1149       | A1 ^ -> ZN v | NAND2_X1 | 0.025 |   0.309 |    0.318 | 
     | FE_RC_4196_0                | A3 v -> ZN ^ | NAND3_X1 | 0.022 |   0.332 |    0.340 | 
     | FE_RC_4195_0                | A ^ -> ZN v  | OAI21_X1 | 0.021 |   0.352 |    0.361 | 
     | count_cycle_reg[33]         | D v          | DFF_X1   | 0.000 |   0.352 |    0.361 | 
     +------------------------------------------------------------------------------------+ 
Path 1274: MET Setup Check with Pin cpuregs_reg[20][6]/CK 
Endpoint:   cpuregs_reg[20][6]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.069
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.438
- Arrival Time                  0.430
= Slack Time                    0.009
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.028 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.121 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.148 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.157 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.177 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.201 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.218 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.267 | 
     | g170963_dup195219   | A1 ^ -> ZN ^ | AND2_X2  | 0.053 |   0.312 |    0.321 | 
     | g195220             | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.351 |    0.359 | 
     | FE_OCPC2131_n_31171 | A ^ -> Z ^   | BUF_X4   | 0.042 |   0.392 |    0.401 | 
     | g187046             | A1 ^ -> ZN v | NAND2_X1 | 0.018 |   0.410 |    0.419 | 
     | g169141             | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.430 |    0.438 | 
     | cpuregs_reg[20][6]  | D ^          | DFF_X1   | 0.000 |   0.430 |    0.438 | 
     +----------------------------------------------------------------------------+ 
Path 1275: MET Setup Check with Pin decoded_imm_j_reg[17]/CK 
Endpoint:   decoded_imm_j_reg[17]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_do_wdata_reg/QN     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.001
- Setup                         0.025
+ Phase Shift                   0.400
= Required Time                 0.376
- Arrival Time                  0.368
= Slack Time                    0.009
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | mem_do_wdata_reg      | CK ^         |          |       |  -0.006 |    0.002 | 
     | mem_do_wdata_reg      | CK ^ -> QN v | DFF_X1   | 0.093 |   0.087 |    0.095 | 
     | FE_RC_1523_0          | A1 v -> ZN ^ | NAND3_X2 | 0.020 |   0.107 |    0.116 | 
     | FE_RC_1493_0          | A1 ^ -> ZN ^ | AND2_X4  | 0.030 |   0.137 |    0.146 | 
     | FE_RC_1492_0          | A2 ^ -> ZN v | NAND3_X4 | 0.020 |   0.157 |    0.166 | 
     | g200125               | A1 v -> ZN ^ | NAND2_X4 | 0.018 |   0.175 |    0.183 | 
     | FE_OCPC1253_n_36570   | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.202 |    0.211 | 
     | g203029               | A1 ^ -> ZN ^ | AND2_X2  | 0.049 |   0.251 |    0.260 | 
     | FE_OCPC2111_n_39733   | A ^ -> Z ^   | BUF_X4   | 0.030 |   0.282 |    0.290 | 
     | FE_OCPC2113_n_39733   | A ^ -> ZN v  | INV_X4   | 0.017 |   0.299 |    0.308 | 
     | g170688               | B1 v -> ZN ^ | AOI22_X1 | 0.048 |   0.347 |    0.356 | 
     | g168866               | A1 ^ -> ZN v | NAND2_X1 | 0.020 |   0.367 |    0.376 | 
     | decoded_imm_j_reg[17] | D v          | DFF_X1   | 0.000 |   0.368 |    0.376 | 
     +------------------------------------------------------------------------------+ 
Path 1276: MET Setup Check with Pin cpuregs_reg[25][24]/CK 
Endpoint:   cpuregs_reg[25][24]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.087
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.458
- Arrival Time                  0.450
= Slack Time                    0.009
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.028 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.121 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.148 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.157 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.177 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.201 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.218 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.268 | 
     | g207586             | A1 ^ -> ZN ^ | AND2_X4  | 0.049 |   0.308 |    0.316 | 
     | g198406             | A1 ^ -> ZN ^ | AND2_X4  | 0.037 |   0.345 |    0.353 | 
     | FE_OCPC2123_n_34767 | A ^ -> ZN v  | INV_X4   | 0.014 |   0.359 |    0.367 | 
     | FE_OCPC2126_n_34767 | A v -> ZN ^  | INV_X4   | 0.019 |   0.377 |    0.386 | 
     | FE_OCPC2128_n_34767 | A ^ -> Z ^   | BUF_X2   | 0.040 |   0.418 |    0.427 | 
     | g198434             | A2 ^ -> ZN v | NAND2_X1 | 0.018 |   0.436 |    0.444 | 
     | FE_RC_1052_0        | A1 v -> ZN ^ | NAND2_X1 | 0.014 |   0.450 |    0.458 | 
     | cpuregs_reg[25][24] | D ^          | DFF_X1   | 0.000 |   0.450 |    0.458 | 
     +----------------------------------------------------------------------------+ 
Path 1277: MET Setup Check with Pin count_instr_reg[25]/CK 
Endpoint:   count_instr_reg[25]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[17]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.014
- Setup                         0.033
+ Phase Shift                   0.400
= Required Time                 0.380
- Arrival Time                  0.372
= Slack Time                    0.009
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[17]   | CK ^         |          |       |   0.014 |    0.023 | 
     | count_instr_reg[17]   | CK ^ -> Q ^  | DFF_X1   | 0.118 |   0.132 |    0.141 | 
     | inc_add_1559_34_g1306 | A1 ^ -> ZN ^ | AND2_X2  | 0.044 |   0.176 |    0.185 | 
     | inc_add_1559_34_g1270 | A1 ^ -> ZN ^ | AND2_X1  | 0.054 |   0.230 |    0.239 | 
     | inc_add_1559_34_g1245 | A1 ^ -> ZN ^ | AND2_X4  | 0.041 |   0.271 |    0.279 | 
     | inc_add_1559_34_g1202 | A2 ^ -> ZN v | NAND3_X1 | 0.023 |   0.294 |    0.302 | 
     | g196470               | A v -> Z v   | XOR2_X1  | 0.051 |   0.345 |    0.354 | 
     | g172131               | A1 v -> ZN ^ | OAI22_X1 | 0.026 |   0.372 |    0.380 | 
     | count_instr_reg[25]   | D ^          | DFF_X1   | 0.000 |   0.372 |    0.380 | 
     +------------------------------------------------------------------------------+ 
Path 1278: MET Setup Check with Pin cpuregs_reg[15][26]/CK 
Endpoint:   cpuregs_reg[15][26]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[21]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.081
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.452
- Arrival Time                  0.443
= Slack Time                    0.009
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[21]      | CK ^         |          |       |  -0.002 |    0.006 | 
     | reg_pc_reg[21]      | CK ^ -> Q ^  | DFF_X1   | 0.136 |   0.134 |    0.143 | 
     | FE_RC_483_0         | A2 ^ -> ZN v | NAND2_X1 | 0.022 |   0.156 |    0.165 | 
     | FE_RC_482_0         | A1 v -> ZN ^ | NOR2_X1  | 0.025 |   0.181 |    0.190 | 
     | add_1312_30_g186112 | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.224 |    0.233 | 
     | add_1312_30_g7577   | A1 ^ -> ZN ^ | AND2_X1  | 0.034 |   0.259 |    0.268 | 
     | add_1312_30_g7568   | A2 ^ -> ZN v | NAND2_X1 | 0.017 |   0.276 |    0.285 | 
     | FE_RC_3072_0        | A2 v -> ZN ^ | NAND2_X1 | 0.017 |   0.293 |    0.302 | 
     | FE_RC_3071_0        | A ^ -> ZN v  | OAI21_X1 | 0.021 |   0.314 |    0.323 | 
     | FE_RC_519_0         | A1 v -> ZN ^ | OAI22_X2 | 0.041 |   0.355 |    0.364 | 
     | FE_RC_517_0         | A1 ^ -> ZN v | NOR2_X4  | 0.016 |   0.371 |    0.380 | 
     | FE_RC_518_0         | A v -> ZN ^  | INV_X8   | 0.036 |   0.407 |    0.416 | 
     | g191507             | A1 ^ -> ZN v | NAND2_X1 | 0.021 |   0.429 |    0.437 | 
     | FE_RC_1074_0        | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.443 |    0.452 | 
     | cpuregs_reg[15][26] | D ^          | DFF_X1   | 0.000 |   0.443 |    0.452 | 
     +----------------------------------------------------------------------------+ 
Path 1279: MET Setup Check with Pin cpuregs_reg[24][23]/CK 
Endpoint:   cpuregs_reg[24][23]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[16]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.083
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.454
- Arrival Time                  0.446
= Slack Time                    0.009
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[16]        | CK ^         |          |       |  -0.003 |    0.006 | 
     | reg_pc_reg[16]        | CK ^ -> Q ^  | DFF_X1   | 0.120 |   0.117 |    0.126 | 
     | FE_OCPC2058_reg_pc_16 | A ^ -> Z ^   | BUF_X8   | 0.032 |   0.149 |    0.158 | 
     | add_1312_30_g204051   | A2 ^ -> ZN ^ | AND4_X1  | 0.073 |   0.223 |    0.231 | 
     | add_1312_30_g7601     | A1 ^ -> ZN ^ | AND3_X1  | 0.046 |   0.269 |    0.278 | 
     | add_1312_30_g7572     | A2 ^ -> ZN ^ | AND2_X2  | 0.031 |   0.300 |    0.309 | 
     | FE_RC_576_0           | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.312 |    0.321 | 
     | FE_RC_575_0           | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.331 |    0.340 | 
     | FE_RC_573_0           | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.350 |    0.359 | 
     | FE_RC_571_0           | A1 v -> ZN ^ | NAND2_X2 | 0.022 |   0.373 |    0.381 | 
     | FE_RC_572_0           | A ^ -> ZN v  | INV_X4   | 0.017 |   0.390 |    0.398 | 
     | FE_OFC177_n_18242     | A v -> ZN ^  | INV_X16  | 0.023 |   0.413 |    0.421 | 
     | g190459               | A2 ^ -> ZN v | NAND2_X1 | 0.018 |   0.431 |    0.439 | 
     | FE_RC_1177_0          | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.446 |    0.454 | 
     | cpuregs_reg[24][23]   | D ^          | DFF_X1   | 0.000 |   0.446 |    0.454 | 
     +------------------------------------------------------------------------------+ 
Path 1280: MET Setup Check with Pin cpuregs_reg[17][7]/CK 
Endpoint:   cpuregs_reg[17][7]/D (v) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.071
- Setup                         0.026
+ Phase Shift                   0.400
= Required Time                 0.445
- Arrival Time                  0.437
= Slack Time                    0.009
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                 |              |          |       |  Time   |   Time   | 
     |---------------------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]               | CK ^         |          |       |   0.019 |    0.028 | 
     | latched_rd_reg[3]               | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.122 | 
     | g173022                         | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.148 | 
     | FE_RC_2515_0                    | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.157 | 
     | FE_RC_2513_0                    | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.177 | 
     | FE_RC_2512_0                    | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.202 | 
     | g30                             | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.218 | 
     | g205985                         | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.268 | 
     | g207586                         | A1 ^ -> ZN ^ | AND2_X4  | 0.049 |   0.308 |    0.316 | 
     | g208947                         | A1 ^ -> ZN ^ | AND2_X2  | 0.038 |   0.346 |    0.355 | 
     | FE_OFC293_n_45732               | A ^ -> ZN v  | INV_X4   | 0.018 |   0.363 |    0.372 | 
     | FE_OFC295_n_45732               | A v -> ZN ^  | INV_X4   | 0.021 |   0.385 |    0.394 | 
     | FE_OCPC2083_FE_OFN45538_n_45732 | A ^ -> Z ^   | BUF_X2   | 0.032 |   0.417 |    0.426 | 
     | g190293                         | B1 ^ -> ZN v | OAI22_X1 | 0.019 |   0.437 |    0.445 | 
     | cpuregs_reg[17][7]              | D v          | DFF_X1   | 0.000 |   0.437 |    0.445 | 
     +----------------------------------------------------------------------------------------+ 
Path 1281: MET Setup Check with Pin decoded_imm_j_reg[5]/CK 
Endpoint:   decoded_imm_j_reg[5]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_do_wdata_reg/QN    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.000
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.371
- Arrival Time                  0.362
= Slack Time                    0.009
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +-----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                      |              |          |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+---------+----------| 
     | mem_do_wdata_reg     | CK ^         |          |       |  -0.006 |    0.003 | 
     | mem_do_wdata_reg     | CK ^ -> QN v | DFF_X1   | 0.093 |   0.087 |    0.095 | 
     | FE_RC_1523_0         | A1 v -> ZN ^ | NAND3_X2 | 0.020 |   0.107 |    0.116 | 
     | FE_RC_1493_0         | A1 ^ -> ZN ^ | AND2_X4  | 0.030 |   0.137 |    0.146 | 
     | FE_RC_1492_0         | A2 ^ -> ZN v | NAND3_X4 | 0.020 |   0.157 |    0.166 | 
     | g200125              | A1 v -> ZN ^ | NAND2_X4 | 0.018 |   0.175 |    0.183 | 
     | FE_OCPC1253_n_36570  | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.202 |    0.211 | 
     | g203029              | A1 ^ -> ZN ^ | AND2_X2  | 0.049 |   0.251 |    0.260 | 
     | g200128              | A2 ^ -> ZN ^ | AND2_X4  | 0.050 |   0.302 |    0.311 | 
     | FE_OCPC2142_n_36573  | A ^ -> Z ^   | BUF_X8   | 0.029 |   0.331 |    0.339 | 
     | g170680              | A2 ^ -> ZN v | AOI22_X1 | 0.015 |   0.346 |    0.355 | 
     | g168857              | A1 v -> ZN ^ | NAND2_X1 | 0.016 |   0.362 |    0.371 | 
     | decoded_imm_j_reg[5] | D ^          | DFF_X1   | 0.000 |   0.362 |    0.371 | 
     +-----------------------------------------------------------------------------+ 
Path 1282: MET Setup Check with Pin decoded_imm_j_reg[7]/CK 
Endpoint:   decoded_imm_j_reg[7]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_do_wdata_reg/QN    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.000
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.371
- Arrival Time                  0.362
= Slack Time                    0.009
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +-----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                      |              |          |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+---------+----------| 
     | mem_do_wdata_reg     | CK ^         |          |       |  -0.006 |    0.003 | 
     | mem_do_wdata_reg     | CK ^ -> QN v | DFF_X1   | 0.093 |   0.087 |    0.096 | 
     | FE_RC_1523_0         | A1 v -> ZN ^ | NAND3_X2 | 0.020 |   0.107 |    0.116 | 
     | FE_RC_1493_0         | A1 ^ -> ZN ^ | AND2_X4  | 0.030 |   0.137 |    0.146 | 
     | FE_RC_1492_0         | A2 ^ -> ZN v | NAND3_X4 | 0.020 |   0.157 |    0.166 | 
     | g200125              | A1 v -> ZN ^ | NAND2_X4 | 0.018 |   0.175 |    0.184 | 
     | FE_OCPC1253_n_36570  | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.202 |    0.211 | 
     | g203029              | A1 ^ -> ZN ^ | AND2_X2  | 0.049 |   0.251 |    0.260 | 
     | g200128              | A2 ^ -> ZN ^ | AND2_X4  | 0.050 |   0.302 |    0.311 | 
     | FE_OCPC2142_n_36573  | A ^ -> Z ^   | BUF_X8   | 0.029 |   0.331 |    0.340 | 
     | g193951              | A1 ^ -> ZN v | AOI22_X1 | 0.014 |   0.345 |    0.354 | 
     | g168859              | A1 v -> ZN ^ | NAND2_X1 | 0.018 |   0.362 |    0.371 | 
     | decoded_imm_j_reg[7] | D ^          | DFF_X1   | 0.000 |   0.362 |    0.371 | 
     +-----------------------------------------------------------------------------+ 
Path 1283: MET Setup Check with Pin cpuregs_reg[25][5]/CK 
Endpoint:   cpuregs_reg[25][5]/D (v) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.071
- Setup                         0.026
+ Phase Shift                   0.400
= Required Time                 0.445
- Arrival Time                  0.436
= Slack Time                    0.009
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |           |       |   0.019 |    0.028 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1    | 0.093 |   0.113 |    0.122 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2  | 0.027 |   0.140 |    0.149 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2    | 0.009 |   0.149 |    0.158 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2  | 0.020 |   0.168 |    0.177 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4  | 0.024 |   0.193 |    0.202 | 
     | g30                 | A v -> ZN ^  | INV_X4    | 0.016 |   0.209 |    0.218 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4   | 0.050 |   0.259 |    0.268 | 
     | g207586             | A1 ^ -> ZN ^ | AND2_X4   | 0.049 |   0.308 |    0.317 | 
     | g198406             | A1 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.345 |    0.354 | 
     | FE_OCPC2124_n_34767 | A ^ -> Z ^   | BUF_X4    | 0.027 |   0.372 |    0.381 | 
     | FE_OCPC2237_n_34767 | A ^ -> Z ^   | CLKBUF_X2 | 0.042 |   0.414 |    0.423 | 
     | g198421             | B1 ^ -> ZN v | OAI22_X1  | 0.022 |   0.436 |    0.445 | 
     | cpuregs_reg[25][5]  | D v          | DFF_X1    | 0.000 |   0.436 |    0.445 | 
     +-----------------------------------------------------------------------------+ 
Path 1284: MET Setup Check with Pin cpuregs_reg[20][5]/CK 
Endpoint:   cpuregs_reg[20][5]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.069
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.439
- Arrival Time                  0.430
= Slack Time                    0.009
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.028 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.122 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.149 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.158 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.177 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.202 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.218 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.268 | 
     | g170963_dup195219   | A1 ^ -> ZN ^ | AND2_X2  | 0.053 |   0.312 |    0.321 | 
     | g195220             | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.351 |    0.360 | 
     | FE_OCPC2131_n_31171 | A ^ -> Z ^   | BUF_X4   | 0.042 |   0.392 |    0.401 | 
     | g170599             | A1 ^ -> ZN v | NAND2_X1 | 0.018 |   0.410 |    0.419 | 
     | g169139             | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.430 |    0.439 | 
     | cpuregs_reg[20][5]  | D ^          | DFF_X1   | 0.000 |   0.430 |    0.439 | 
     +----------------------------------------------------------------------------+ 
Path 1285: MET Setup Check with Pin cpuregs_reg[25][19]/CK 
Endpoint:   cpuregs_reg[25][19]/D (v) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.071
- Setup                         0.026
+ Phase Shift                   0.400
= Required Time                 0.445
- Arrival Time                  0.435
= Slack Time                    0.009
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |           |       |   0.019 |    0.029 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1    | 0.093 |   0.113 |    0.122 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2  | 0.027 |   0.140 |    0.149 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2    | 0.009 |   0.149 |    0.158 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2  | 0.020 |   0.168 |    0.178 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4  | 0.024 |   0.193 |    0.202 | 
     | g30                 | A v -> ZN ^  | INV_X4    | 0.016 |   0.209 |    0.218 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4   | 0.050 |   0.259 |    0.268 | 
     | g207586             | A1 ^ -> ZN ^ | AND2_X4   | 0.049 |   0.308 |    0.317 | 
     | g198406             | A1 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.345 |    0.354 | 
     | FE_OCPC2124_n_34767 | A ^ -> Z ^   | BUF_X4    | 0.027 |   0.372 |    0.381 | 
     | FE_OCPC2237_n_34767 | A ^ -> Z ^   | CLKBUF_X2 | 0.042 |   0.414 |    0.423 | 
     | g198417             | B1 ^ -> ZN v | OAI22_X1  | 0.022 |   0.435 |    0.445 | 
     | cpuregs_reg[25][19] | D v          | DFF_X1    | 0.000 |   0.435 |    0.445 | 
     +-----------------------------------------------------------------------------+ 
Path 1286: MET Setup Check with Pin count_instr_reg[11]/CK 
Endpoint:   count_instr_reg[11]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[6]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.016
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.355
- Arrival Time                  0.346
= Slack Time                    0.009
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                           |              |          |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[6]        | CK ^         |          |       |  -0.009 |    0.000 | 
     | count_instr_reg[6]        | CK ^ -> Q ^  | DFF_X1   | 0.114 |   0.104 |    0.114 | 
     | FE_OCPC1223_count_instr_6 | A ^ -> Z ^   | BUF_X1   | 0.046 |   0.150 |    0.159 | 
     | inc_add_1559_34_g196374   | A4 ^ -> ZN ^ | AND4_X2  | 0.058 |   0.209 |    0.218 | 
     | FE_RC_3334_0              | A1 ^ -> ZN v | NAND2_X1 | 0.026 |   0.235 |    0.244 | 
     | inc_add_1559_34_g1212     | A1 v -> ZN ^ | NOR2_X1  | 0.030 |   0.264 |    0.274 | 
     | inc_add_1559_34_g1347     | A ^ -> Z ^   | XOR2_X1  | 0.049 |   0.314 |    0.323 | 
     | g203415                   | A1 ^ -> ZN v | AOI22_X1 | 0.018 |   0.332 |    0.341 | 
     | g171958                   | A v -> ZN ^  | INV_X1   | 0.014 |   0.346 |    0.355 | 
     | count_instr_reg[11]       | D ^          | DFF_X1   | 0.000 |   0.346 |    0.355 | 
     +----------------------------------------------------------------------------------+ 
Path 1287: MET Setup Check with Pin cpuregs_reg[21][2]/CK 
Endpoint:   cpuregs_reg[21][2]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.070
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.440
- Arrival Time                  0.430
= Slack Time                    0.009
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |   0.019 |    0.029 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.122 | 
     | g173022            | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.149 | 
     | FE_RC_2515_0       | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.158 | 
     | FE_RC_2513_0       | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.178 | 
     | FE_RC_2512_0       | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.202 | 
     | g30                | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.218 | 
     | g205985            | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.268 | 
     | g205988            | A1 ^ -> ZN ^ | AND2_X4  | 0.060 |   0.319 |    0.329 | 
     | FE_RC_3187_0       | A2 ^ -> ZN ^ | AND2_X2  | 0.069 |   0.389 |    0.398 | 
     | g194137            | A1 ^ -> ZN v | NAND2_X1 | 0.021 |   0.410 |    0.419 | 
     | g169184            | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.430 |    0.440 | 
     | cpuregs_reg[21][2] | D ^          | DFF_X1   | 0.000 |   0.430 |    0.440 | 
     +---------------------------------------------------------------------------+ 
Path 1288: MET Setup Check with Pin cpuregs_reg[21][1]/CK 
Endpoint:   cpuregs_reg[21][1]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.071
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.441
- Arrival Time                  0.431
= Slack Time                    0.009
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |   0.019 |    0.029 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.122 | 
     | g173022            | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.149 | 
     | FE_RC_2515_0       | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.158 | 
     | FE_RC_2513_0       | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.178 | 
     | FE_RC_2512_0       | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.202 | 
     | g30                | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.218 | 
     | g205985            | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.268 | 
     | g205988            | A1 ^ -> ZN ^ | AND2_X4  | 0.060 |   0.319 |    0.329 | 
     | FE_RC_3187_0       | A2 ^ -> ZN ^ | AND2_X2  | 0.069 |   0.389 |    0.398 | 
     | g194138            | A1 ^ -> ZN v | NAND2_X1 | 0.022 |   0.410 |    0.420 | 
     | g169180            | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.431 |    0.441 | 
     | cpuregs_reg[21][1] | D ^          | DFF_X1   | 0.000 |   0.431 |    0.441 | 
     +---------------------------------------------------------------------------+ 
Path 1289: MET Setup Check with Pin cpuregs_reg[5][5]/CK 
Endpoint:   cpuregs_reg[5][5]/D  (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.072
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.442
- Arrival Time                  0.432
= Slack Time                    0.009
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3] | CK ^         |          |       |   0.019 |    0.029 | 
     | latched_rd_reg[3] | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.122 | 
     | g173022           | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.149 | 
     | FE_RC_2515_0      | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.158 | 
     | FE_RC_2513_0      | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.178 | 
     | FE_RC_2512_0      | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.202 | 
     | g30               | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.218 | 
     | g205985           | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.268 | 
     | g205988           | A1 ^ -> ZN ^ | AND2_X4  | 0.060 |   0.319 |    0.329 | 
     | FE_RC_4017_0      | A2 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.363 |    0.373 | 
     | FE_OFC321_n_45728 | A ^ -> Z ^   | BUF_X16  | 0.024 |   0.387 |    0.396 | 
     | g170381           | A1 ^ -> ZN v | NAND2_X1 | 0.026 |   0.413 |    0.423 | 
     | g169372           | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.432 |    0.442 | 
     | cpuregs_reg[5][5] | D ^          | DFF_X1   | 0.000 |   0.432 |    0.442 | 
     +--------------------------------------------------------------------------+ 
Path 1290: MET Setup Check with Pin cpuregs_reg[13][6]/CK 
Endpoint:   cpuregs_reg[13][6]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.069
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.439
- Arrival Time                  0.429
= Slack Time                    0.009
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |   0.019 |    0.029 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.122 | 
     | g173022            | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.149 | 
     | FE_RC_2515_0       | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.158 | 
     | FE_RC_2513_0       | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.178 | 
     | FE_RC_2512_0       | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.202 | 
     | g30                | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.218 | 
     | g205985            | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.268 | 
     | g205988            | A1 ^ -> ZN ^ | AND2_X4  | 0.060 |   0.319 |    0.329 | 
     | FE_RC_4082_0       | A2 ^ -> ZN ^ | AND2_X4  | 0.059 |   0.378 |    0.388 | 
     | g194170            | A1 ^ -> ZN v | NAND2_X1 | 0.030 |   0.408 |    0.418 | 
     | g168931            | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.429 |    0.439 | 
     | cpuregs_reg[13][6] | D ^          | DFF_X1   | 0.000 |   0.429 |    0.439 | 
     +---------------------------------------------------------------------------+ 
Path 1291: MET Setup Check with Pin decoded_imm_j_reg[20]/CK 
Endpoint:   decoded_imm_j_reg[20]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_do_wdata_reg/QN     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.000
- Setup                         0.026
+ Phase Shift                   0.400
= Required Time                 0.374
- Arrival Time                  0.364
= Slack Time                    0.009
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | mem_do_wdata_reg      | CK ^         |          |       |  -0.006 |    0.003 | 
     | mem_do_wdata_reg      | CK ^ -> QN v | DFF_X1   | 0.093 |   0.087 |    0.096 | 
     | FE_RC_1523_0          | A1 v -> ZN ^ | NAND3_X2 | 0.020 |   0.107 |    0.116 | 
     | FE_RC_1493_0          | A1 ^ -> ZN ^ | AND2_X4  | 0.030 |   0.137 |    0.147 | 
     | FE_RC_1492_0          | A2 ^ -> ZN v | NAND3_X4 | 0.020 |   0.157 |    0.166 | 
     | g200125               | A1 v -> ZN ^ | NAND2_X4 | 0.018 |   0.175 |    0.184 | 
     | FE_OCPC1253_n_36570   | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.202 |    0.211 | 
     | g203029               | A1 ^ -> ZN ^ | AND2_X2  | 0.049 |   0.251 |    0.261 | 
     | FE_OCPC2111_n_39733   | A ^ -> Z ^   | BUF_X4   | 0.030 |   0.282 |    0.291 | 
     | FE_OCPC2112_n_39733   | A ^ -> ZN v  | INV_X2   | 0.022 |   0.303 |    0.313 | 
     | g192320               | B1 v -> ZN ^ | AOI22_X1 | 0.045 |   0.349 |    0.358 | 
     | g168870               | A1 ^ -> ZN v | NAND2_X1 | 0.016 |   0.364 |    0.374 | 
     | decoded_imm_j_reg[20] | D v          | DFF_X2   | 0.000 |   0.364 |    0.374 | 
     +------------------------------------------------------------------------------+ 
Path 1292: MET Setup Check with Pin count_cycle_reg[53]/CK 
Endpoint:   count_cycle_reg[53]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[16]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.009
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.362
- Arrival Time                  0.352
= Slack Time                    0.009
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[16]     | CK ^         |          |       |   0.014 |    0.024 | 
     | count_cycle_reg[16]     | CK ^ -> Q ^  | DFF_X1   | 0.117 |   0.131 |    0.141 | 
     | inc_add_1428_40_g188502 | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.174 |    0.184 | 
     | FE_RC_3339_0            | A1 ^ -> ZN v | NAND4_X4 | 0.024 |   0.198 |    0.208 | 
     | FE_RC_3340_0            | A v -> ZN ^  | INV_X4   | 0.019 |   0.217 |    0.226 | 
     | g185469                 | A1 ^ -> ZN ^ | AND4_X4  | 0.058 |   0.275 |    0.284 | 
     | FE_RC_3321_0            | A2 ^ -> ZN v | NAND2_X1 | 0.022 |   0.297 |    0.307 | 
     | FE_RC_3319_0            | B1 v -> ZN ^ | OAI21_X1 | 0.023 |   0.321 |    0.330 | 
     | g172925                 | A1 ^ -> ZN ^ | AND2_X1  | 0.032 |   0.352 |    0.362 | 
     | count_cycle_reg[53]     | D ^          | DFF_X1   | 0.000 |   0.352 |    0.362 | 
     +--------------------------------------------------------------------------------+ 
Path 1293: MET Setup Check with Pin cpuregs_reg[20][20]/CK 
Endpoint:   cpuregs_reg[20][20]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.084
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.456
- Arrival Time                  0.446
= Slack Time                    0.010
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.029 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.122 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.149 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.158 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.178 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.202 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.219 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.268 | 
     | g170963_dup195219   | A1 ^ -> ZN ^ | AND2_X2  | 0.053 |   0.312 |    0.322 | 
     | g195220             | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.351 |    0.360 | 
     | FE_OCPC2132_n_31171 | A ^ -> Z ^   | BUF_X8   | 0.035 |   0.385 |    0.395 | 
     | FE_OCPC2133_n_31171 | A ^ -> Z ^   | BUF_X2   | 0.032 |   0.417 |    0.427 | 
     | g170587             | A2 ^ -> ZN v | NAND2_X1 | 0.014 |   0.431 |    0.441 | 
     | FE_RC_1179_0        | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.446 |    0.456 | 
     | cpuregs_reg[20][20] | D ^          | DFF_X1   | 0.000 |   0.446 |    0.456 | 
     +----------------------------------------------------------------------------+ 
Path 1294: MET Setup Check with Pin cpuregs_reg[10][7]/CK 
Endpoint:   cpuregs_reg[10][7]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.027
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.396
- Arrival Time                  0.387
= Slack Time                    0.010
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                           |              |          |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]         | CK ^         |          |       |   0.019 |    0.029 | 
     | latched_rd_reg[3]         | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.122 | 
     | g173022                   | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.149 | 
     | FE_RC_2515_0              | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.158 | 
     | FE_RC_2513_0              | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.178 | 
     | FE_RC_2512_0              | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.202 | 
     | g30                       | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.219 | 
     | g208697                   | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.282 | 
     | g2                        | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.314 |    0.324 | 
     | FE_OFC383_n_45452         | A ^ -> ZN v  | INV_X8   | 0.016 |   0.330 |    0.340 | 
     | FE_OCPC2117_FE_OFN45561_n | A v -> ZN ^  | INV_X16  | 0.017 |   0.348 |    0.357 | 
     | g205518                   | A1 ^ -> ZN v | NAND2_X1 | 0.021 |   0.368 |    0.378 | 
     | g169894                   | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.387 |    0.396 | 
     | cpuregs_reg[10][7]        | D ^          | DFF_X1   | 0.000 |   0.387 |    0.396 | 
     +----------------------------------------------------------------------------------+ 
Path 1295: MET Setup Check with Pin cpuregs_reg[31][19]/CK 
Endpoint:   cpuregs_reg[31][19]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.073
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.442
- Arrival Time                  0.432
= Slack Time                    0.010
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                 |              |          |       |  Time   |   Time   | 
     |---------------------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]                   | CK ^         |          |       |  -0.004 |    0.006 | 
     | reg_pc_reg[7]                   | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.155 | 
     | g201449                         | A1 ^ -> ZN ^ | AND3_X1  | 0.057 |   0.203 |    0.212 | 
     | g192202_dup                     | A2 ^ -> ZN v | NAND2_X2 | 0.017 |   0.220 |    0.229 | 
     | g203880                         | A1 v -> ZN ^ | NOR2_X1  | 0.024 |   0.244 |    0.254 | 
     | FE_RC_3221_0                    | A2 ^ -> ZN v | NAND3_X1 | 0.025 |   0.269 |    0.278 | 
     | add_1312_30_g7547               | A v -> ZN ^  | XNOR2_X1 | 0.036 |   0.305 |    0.315 | 
     | FE_RC_4135_0                    | A1 ^ -> ZN v | NAND2_X2 | 0.021 |   0.326 |    0.336 | 
     | FE_RC_4134_0                    | A1 v -> ZN ^ | NAND3_X4 | 0.021 |   0.348 |    0.357 | 
     | FE_OFC535_n_21762               | A ^ -> ZN v  | INV_X8   | 0.016 |   0.364 |    0.373 | 
     | FE_OCPC1009_FE_OFN45682_n_21762 | A v -> ZN ^  | INV_X4   | 0.029 |   0.393 |    0.403 | 
     | g206195                         | A2 ^ -> ZN v | NAND2_X1 | 0.019 |   0.412 |    0.421 | 
     | g206194                         | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.432 |    0.442 | 
     | cpuregs_reg[31][19]             | D ^          | DFF_X1   | 0.000 |   0.432 |    0.442 | 
     +----------------------------------------------------------------------------------------+ 
Path 1296: MET Setup Check with Pin mem_wdata_reg[26]/CK 
Endpoint:   mem_wdata_reg[26]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_op2_reg[10]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.078
+ Phase Shift                   0.400
= Required Time                 0.316
- Arrival Time                  0.306
= Slack Time                    0.010
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.021
     = Beginpoint Arrival Time       0.021
     +--------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                     |              |          |       |  Time   |   Time   | 
     |-------------------------------------+--------------+----------+-------+---------+----------| 
     | reg_op2_reg[10]                     | CK ^         |          |       |   0.021 |    0.031 | 
     | reg_op2_reg[10]                     | CK ^ -> Q v  | DFF_X1   | 0.103 |   0.125 |    0.134 | 
     | FE_OCPC1324_FE_OFN45752_pcpi_rs2_10 | A v -> Z v   | BUF_X1   | 0.039 |   0.163 |    0.173 | 
     | FE_OFC632_pcpi_rs2_10               | A v -> Z v   | BUF_X1   | 0.041 |   0.204 |    0.214 | 
     | g96957__186919                      | B2 v -> ZN ^ | AOI22_X1 | 0.050 |   0.254 |    0.263 | 
     | FE_OCPC2055_n_22822                 | A ^ -> Z ^   | BUF_X2   | 0.030 |   0.284 |    0.294 | 
     | g96748__3772                        | A1 ^ -> ZN v | NAND2_X2 | 0.021 |   0.305 |    0.315 | 
     | mem_wdata_reg[26]                   | D v          | SDFF_X1  | 0.001 |   0.306 |    0.316 | 
     +--------------------------------------------------------------------------------------------+ 
Path 1297: MET Setup Check with Pin count_cycle_reg[37]/CK 
Endpoint:   count_cycle_reg[37]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[16]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.015
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.354
- Arrival Time                  0.344
= Slack Time                    0.010
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-----------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                  |              |          |       |  Time   |   Time   | 
     |----------------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[16]              | CK ^         |          |       |   0.014 |    0.024 | 
     | count_cycle_reg[16]              | CK ^ -> Q ^  | DFF_X1   | 0.117 |   0.131 |    0.141 | 
     | inc_add_1428_40_g188502          | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.174 |    0.184 | 
     | FE_RC_3339_0                     | A1 ^ -> ZN v | NAND4_X4 | 0.024 |   0.198 |    0.208 | 
     | FE_RC_3340_0                     | A v -> ZN ^  | INV_X4   | 0.019 |   0.217 |    0.227 | 
     | inc_add_1428_40_g1194_185486_dup | A1 ^ -> ZN ^ | AND4_X4  | 0.058 |   0.275 |    0.285 | 
     | g188755                          | A1 ^ -> ZN ^ | AND2_X2  | 0.034 |   0.309 |    0.318 | 
     | FE_RC_1499_0                     | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.320 |    0.330 | 
     | FE_RC_3328_0                     | B1 v -> ZN ^ | AOI21_X1 | 0.024 |   0.344 |    0.354 | 
     | count_cycle_reg[37]              | D ^          | DFF_X1   | 0.000 |   0.344 |    0.354 | 
     +-----------------------------------------------------------------------------------------+ 
Path 1298: MET Setup Check with Pin decoded_imm_reg[30]/CK 
Endpoint:   decoded_imm_reg[30]/D (^) checked with  leading edge of 'clk'
Beginpoint: decoder_trigger_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.000
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.370
- Arrival Time                  0.361
= Slack Time                    0.010
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                 |              |          |       |  Time   |   Time   | 
     |---------------------------------+--------------+----------+-------+---------+----------| 
     | decoder_trigger_reg             | CK ^         |          |       |  -0.006 |    0.004 | 
     | decoder_trigger_reg             | CK ^ -> Q ^  | DFF_X1   | 0.123 |   0.117 |    0.126 | 
     | g97079__206495                  | A1 ^ -> ZN v | NAND2_X4 | 0.031 |   0.148 |    0.157 | 
     | FE_OFC543_n_43238               | A v -> Z v   | BUF_X4   | 0.036 |   0.184 |    0.194 | 
     | FE_OCPC1661_FE_OFN45690_n_43238 | A v -> ZN ^  | INV_X4   | 0.020 |   0.203 |    0.213 | 
     | g280                            | A1 ^ -> ZN ^ | AND2_X4  | 0.047 |   0.250 |    0.260 | 
     | FE_OCPC1698_n_19992             | A ^ -> Z ^   | BUF_X8   | 0.033 |   0.283 |    0.293 | 
     | g189829                         | A1 ^ -> ZN v | NAND2_X1 | 0.024 |   0.307 |    0.317 | 
     | g192156                         | A2 v -> ZN v | AND2_X4  | 0.037 |   0.345 |    0.354 | 
     | g189841                         | A1 v -> ZN ^ | NAND2_X1 | 0.016 |   0.360 |    0.370 | 
     | decoded_imm_reg[30]             | D ^          | DFF_X1   | 0.000 |   0.361 |    0.370 | 
     +----------------------------------------------------------------------------------------+ 
Path 1299: MET Setup Check with Pin cpuregs_reg[21][0]/CK 
Endpoint:   cpuregs_reg[21][0]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.071
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.441
- Arrival Time                  0.431
= Slack Time                    0.010
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |   0.019 |    0.029 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.123 | 
     | g173022            | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.149 | 
     | FE_RC_2515_0       | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.158 | 
     | FE_RC_2513_0       | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.178 | 
     | FE_RC_2512_0       | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.203 | 
     | g30                | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.219 | 
     | g205985            | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.269 | 
     | g205988            | A1 ^ -> ZN ^ | AND2_X4  | 0.060 |   0.319 |    0.329 | 
     | FE_RC_3187_0       | A2 ^ -> ZN ^ | AND2_X2  | 0.069 |   0.389 |    0.399 | 
     | g194157            | A1 ^ -> ZN v | NAND2_X1 | 0.022 |   0.410 |    0.420 | 
     | g169179            | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.431 |    0.441 | 
     | cpuregs_reg[21][0] | D ^          | DFF_X1   | 0.000 |   0.431 |    0.441 | 
     +---------------------------------------------------------------------------+ 
Path 1300: MET Setup Check with Pin cpuregs_reg[13][25]/CK 
Endpoint:   cpuregs_reg[13][25]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.085
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.455
- Arrival Time                  0.445
= Slack Time                    0.010
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.029 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.123 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.149 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.158 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.178 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.203 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.219 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.269 | 
     | g205988             | A1 ^ -> ZN ^ | AND2_X4  | 0.060 |   0.319 |    0.329 | 
     | FE_RC_4083_0        | A2 ^ -> ZN ^ | AND2_X4  | 0.053 |   0.373 |    0.383 | 
     | FE_OCPC2129_n_42744 | A ^ -> Z ^   | BUF_X4   | 0.037 |   0.410 |    0.420 | 
     | g194173             | A2 ^ -> ZN v | NAND2_X1 | 0.017 |   0.427 |    0.437 | 
     | g168950             | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.445 |    0.455 | 
     | cpuregs_reg[13][25] | D ^          | DFF_X1   | 0.000 |   0.445 |    0.455 | 
     +----------------------------------------------------------------------------+ 
Path 1301: MET Setup Check with Pin cpuregs_reg[20][1]/CK 
Endpoint:   cpuregs_reg[20][1]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.070
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.440
- Arrival Time                  0.430
= Slack Time                    0.010
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.029 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.123 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.150 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.159 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.178 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.203 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.219 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.269 | 
     | g170963_dup195219   | A1 ^ -> ZN ^ | AND2_X2  | 0.053 |   0.312 |    0.322 | 
     | g195220             | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.351 |    0.361 | 
     | FE_OCPC2131_n_31171 | A ^ -> Z ^   | BUF_X4   | 0.042 |   0.392 |    0.402 | 
     | g170534             | A1 ^ -> ZN v | NAND2_X1 | 0.018 |   0.410 |    0.420 | 
     | g169134             | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.430 |    0.440 | 
     | cpuregs_reg[20][1]  | D ^          | DFF_X1   | 0.000 |   0.430 |    0.440 | 
     +----------------------------------------------------------------------------+ 
Path 1302: MET Setup Check with Pin cpuregs_reg[20][0]/CK 
Endpoint:   cpuregs_reg[20][0]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.071
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.441
- Arrival Time                  0.431
= Slack Time                    0.010
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.029 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.123 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.150 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.159 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.178 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.203 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.219 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.269 | 
     | g170963_dup195219   | A1 ^ -> ZN ^ | AND2_X2  | 0.053 |   0.312 |    0.322 | 
     | g195220             | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.351 |    0.361 | 
     | FE_OCPC2131_n_31171 | A ^ -> Z ^   | BUF_X4   | 0.042 |   0.392 |    0.402 | 
     | g186663             | A1 ^ -> ZN v | NAND2_X1 | 0.018 |   0.411 |    0.421 | 
     | g169132             | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.431 |    0.441 | 
     | cpuregs_reg[20][0]  | D ^          | DFF_X1   | 0.000 |   0.431 |    0.441 | 
     +----------------------------------------------------------------------------+ 
Path 1303: MET Setup Check with Pin cpuregs_reg[22][23]/CK 
Endpoint:   cpuregs_reg[22][23]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[16]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.082
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.454
- Arrival Time                  0.444
= Slack Time                    0.010
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[16]        | CK ^         |          |       |  -0.003 |    0.007 | 
     | reg_pc_reg[16]        | CK ^ -> Q ^  | DFF_X1   | 0.120 |   0.117 |    0.127 | 
     | FE_OCPC2058_reg_pc_16 | A ^ -> Z ^   | BUF_X8   | 0.032 |   0.149 |    0.159 | 
     | add_1312_30_g204051   | A2 ^ -> ZN ^ | AND4_X1  | 0.073 |   0.223 |    0.233 | 
     | add_1312_30_g7601     | A1 ^ -> ZN ^ | AND3_X1  | 0.046 |   0.269 |    0.279 | 
     | add_1312_30_g7572     | A2 ^ -> ZN ^ | AND2_X2  | 0.031 |   0.300 |    0.310 | 
     | FE_RC_576_0           | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.312 |    0.322 | 
     | FE_RC_575_0           | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.331 |    0.341 | 
     | FE_RC_573_0           | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.350 |    0.360 | 
     | FE_RC_571_0           | A1 v -> ZN ^ | NAND2_X2 | 0.022 |   0.373 |    0.383 | 
     | FE_RC_572_0           | A ^ -> ZN v  | INV_X4   | 0.017 |   0.390 |    0.400 | 
     | FE_OFC177_n_18242     | A v -> ZN ^  | INV_X16  | 0.023 |   0.413 |    0.423 | 
     | g205273               | A2 ^ -> ZN v | NAND2_X1 | 0.019 |   0.431 |    0.441 | 
     | FE_RC_1183_0          | A1 v -> ZN ^ | NAND2_X1 | 0.012 |   0.444 |    0.454 | 
     | cpuregs_reg[22][23]   | D ^          | DFF_X1   | 0.000 |   0.444 |    0.454 | 
     +------------------------------------------------------------------------------+ 
Path 1304: MET Setup Check with Pin decoded_imm_j_reg[8]/CK 
Endpoint:   decoded_imm_j_reg[8]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_do_wdata_reg/QN    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.000
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.372
- Arrival Time                  0.362
= Slack Time                    0.010
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +-----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                      |              |          |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+---------+----------| 
     | mem_do_wdata_reg     | CK ^         |          |       |  -0.006 |    0.004 | 
     | mem_do_wdata_reg     | CK ^ -> QN v | DFF_X1   | 0.093 |   0.087 |    0.097 | 
     | FE_RC_1523_0         | A1 v -> ZN ^ | NAND3_X2 | 0.020 |   0.107 |    0.117 | 
     | FE_RC_1493_0         | A1 ^ -> ZN ^ | AND2_X4  | 0.030 |   0.137 |    0.147 | 
     | FE_RC_1492_0         | A2 ^ -> ZN v | NAND3_X4 | 0.020 |   0.157 |    0.167 | 
     | g200125              | A1 v -> ZN ^ | NAND2_X4 | 0.018 |   0.175 |    0.185 | 
     | FE_OCPC1253_n_36570  | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.202 |    0.212 | 
     | g203029              | A1 ^ -> ZN ^ | AND2_X2  | 0.049 |   0.251 |    0.261 | 
     | g200128              | A2 ^ -> ZN ^ | AND2_X4  | 0.050 |   0.302 |    0.312 | 
     | FE_OCPC2142_n_36573  | A ^ -> Z ^   | BUF_X8   | 0.029 |   0.331 |    0.341 | 
     | g193946              | A1 ^ -> ZN v | AOI22_X1 | 0.014 |   0.345 |    0.355 | 
     | g168860              | A1 v -> ZN ^ | NAND2_X1 | 0.017 |   0.362 |    0.372 | 
     | decoded_imm_j_reg[8] | D ^          | DFF_X1   | 0.000 |   0.362 |    0.372 | 
     +-----------------------------------------------------------------------------+ 
Path 1305: MET Setup Check with Pin decoded_imm_j_reg[6]/CK 
Endpoint:   decoded_imm_j_reg[6]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_do_wdata_reg/QN    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.000
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.371
- Arrival Time                  0.361
= Slack Time                    0.010
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +-----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                      |              |          |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+---------+----------| 
     | mem_do_wdata_reg     | CK ^         |          |       |  -0.006 |    0.004 | 
     | mem_do_wdata_reg     | CK ^ -> QN v | DFF_X1   | 0.093 |   0.087 |    0.097 | 
     | FE_RC_1523_0         | A1 v -> ZN ^ | NAND3_X2 | 0.020 |   0.107 |    0.117 | 
     | FE_RC_1493_0         | A1 ^ -> ZN ^ | AND2_X4  | 0.030 |   0.137 |    0.147 | 
     | FE_RC_1492_0         | A2 ^ -> ZN v | NAND3_X4 | 0.020 |   0.157 |    0.167 | 
     | g200125              | A1 v -> ZN ^ | NAND2_X4 | 0.018 |   0.175 |    0.185 | 
     | FE_OCPC1253_n_36570  | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.202 |    0.212 | 
     | g203029              | A1 ^ -> ZN ^ | AND2_X2  | 0.049 |   0.251 |    0.262 | 
     | g200128              | A2 ^ -> ZN ^ | AND2_X4  | 0.050 |   0.302 |    0.312 | 
     | FE_OCPC2142_n_36573  | A ^ -> Z ^   | BUF_X8   | 0.029 |   0.331 |    0.341 | 
     | g193950              | A1 ^ -> ZN v | AOI22_X1 | 0.014 |   0.345 |    0.355 | 
     | g168858              | A1 v -> ZN ^ | NAND2_X1 | 0.016 |   0.361 |    0.371 | 
     | decoded_imm_j_reg[6] | D ^          | DFF_X1   | 0.000 |   0.361 |    0.371 | 
     +-----------------------------------------------------------------------------+ 
Path 1306: MET Setup Check with Pin decoded_imm_j_reg[10]/CK 
Endpoint:   decoded_imm_j_reg[10]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_do_wdata_reg/QN     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.000
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.372
- Arrival Time                  0.362
= Slack Time                    0.010
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | mem_do_wdata_reg      | CK ^         |          |       |  -0.006 |    0.004 | 
     | mem_do_wdata_reg      | CK ^ -> QN v | DFF_X1   | 0.093 |   0.087 |    0.097 | 
     | FE_RC_1523_0          | A1 v -> ZN ^ | NAND3_X2 | 0.020 |   0.107 |    0.117 | 
     | FE_RC_1493_0          | A1 ^ -> ZN ^ | AND2_X4  | 0.030 |   0.137 |    0.147 | 
     | FE_RC_1492_0          | A2 ^ -> ZN v | NAND3_X4 | 0.020 |   0.157 |    0.167 | 
     | g200125               | A1 v -> ZN ^ | NAND2_X4 | 0.018 |   0.175 |    0.185 | 
     | FE_OCPC1253_n_36570   | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.202 |    0.212 | 
     | g203029               | A1 ^ -> ZN ^ | AND2_X2  | 0.049 |   0.251 |    0.262 | 
     | g200128               | A2 ^ -> ZN ^ | AND2_X4  | 0.050 |   0.302 |    0.312 | 
     | FE_OCPC2142_n_36573   | A ^ -> Z ^   | BUF_X8   | 0.029 |   0.331 |    0.341 | 
     | g170685               | A1 ^ -> ZN v | AOI22_X1 | 0.014 |   0.345 |    0.355 | 
     | g168862               | A1 v -> ZN ^ | NAND2_X1 | 0.017 |   0.362 |    0.372 | 
     | decoded_imm_j_reg[10] | D ^          | DFF_X1   | 0.000 |   0.362 |    0.372 | 
     +------------------------------------------------------------------------------+ 
Path 1307: MET Setup Check with Pin decoded_imm_j_reg[9]/CK 
Endpoint:   decoded_imm_j_reg[9]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_do_wdata_reg/QN    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.000
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.372
- Arrival Time                  0.362
= Slack Time                    0.010
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +-----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                      |              |          |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+---------+----------| 
     | mem_do_wdata_reg     | CK ^         |          |       |  -0.006 |    0.004 | 
     | mem_do_wdata_reg     | CK ^ -> QN v | DFF_X1   | 0.093 |   0.087 |    0.097 | 
     | FE_RC_1523_0         | A1 v -> ZN ^ | NAND3_X2 | 0.020 |   0.107 |    0.117 | 
     | FE_RC_1493_0         | A1 ^ -> ZN ^ | AND2_X4  | 0.030 |   0.137 |    0.147 | 
     | FE_RC_1492_0         | A2 ^ -> ZN v | NAND3_X4 | 0.020 |   0.157 |    0.167 | 
     | g200125              | A1 v -> ZN ^ | NAND2_X4 | 0.018 |   0.175 |    0.185 | 
     | FE_OCPC1253_n_36570  | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.202 |    0.212 | 
     | g203029              | A1 ^ -> ZN ^ | AND2_X2  | 0.049 |   0.251 |    0.262 | 
     | g200128              | A2 ^ -> ZN ^ | AND2_X4  | 0.050 |   0.302 |    0.312 | 
     | FE_OCPC2142_n_36573  | A ^ -> Z ^   | BUF_X8   | 0.029 |   0.331 |    0.341 | 
     | g193952              | A1 ^ -> ZN v | AOI22_X1 | 0.014 |   0.345 |    0.355 | 
     | g168861              | A1 v -> ZN ^ | NAND2_X1 | 0.017 |   0.362 |    0.372 | 
     | decoded_imm_j_reg[9] | D ^          | DFF_X1   | 0.000 |   0.362 |    0.372 | 
     +-----------------------------------------------------------------------------+ 
Path 1308: MET Setup Check with Pin cpuregs_reg[13][23]/CK 
Endpoint:   cpuregs_reg[13][23]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[16]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.083
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.454
- Arrival Time                  0.444
= Slack Time                    0.010
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[16]        | CK ^         |          |       |  -0.003 |    0.007 | 
     | reg_pc_reg[16]        | CK ^ -> Q ^  | DFF_X1   | 0.120 |   0.117 |    0.127 | 
     | FE_OCPC2058_reg_pc_16 | A ^ -> Z ^   | BUF_X8   | 0.032 |   0.149 |    0.160 | 
     | add_1312_30_g204051   | A2 ^ -> ZN ^ | AND4_X1  | 0.073 |   0.223 |    0.233 | 
     | add_1312_30_g7601     | A1 ^ -> ZN ^ | AND3_X1  | 0.046 |   0.269 |    0.279 | 
     | add_1312_30_g7572     | A2 ^ -> ZN ^ | AND2_X2  | 0.031 |   0.300 |    0.310 | 
     | FE_RC_576_0           | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.312 |    0.322 | 
     | FE_RC_575_0           | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.331 |    0.341 | 
     | FE_RC_573_0           | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.350 |    0.360 | 
     | FE_RC_571_0           | A1 v -> ZN ^ | NAND2_X2 | 0.022 |   0.373 |    0.383 | 
     | FE_RC_572_0           | A ^ -> ZN v  | INV_X4   | 0.017 |   0.390 |    0.400 | 
     | FE_OFC177_n_18242     | A v -> ZN ^  | INV_X16  | 0.023 |   0.413 |    0.423 | 
     | g194176               | A1 ^ -> ZN v | NAND2_X1 | 0.018 |   0.430 |    0.441 | 
     | FE_RC_549_0           | A1 v -> ZN ^ | NAND2_X1 | 0.014 |   0.444 |    0.454 | 
     | cpuregs_reg[13][23]   | D ^          | DFF_X1   | 0.000 |   0.444 |    0.454 | 
     +------------------------------------------------------------------------------+ 
Path 1309: MET Setup Check with Pin cpuregs_reg[13][7]/CK 
Endpoint:   cpuregs_reg[13][7]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.071
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.440
- Arrival Time                  0.430
= Slack Time                    0.010
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |   0.019 |    0.030 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.123 | 
     | g173022            | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.150 | 
     | FE_RC_2515_0       | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.159 | 
     | FE_RC_2513_0       | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.179 | 
     | FE_RC_2512_0       | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.203 | 
     | g30                | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.219 | 
     | g205985            | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.269 | 
     | g205988            | A1 ^ -> ZN ^ | AND2_X4  | 0.060 |   0.319 |    0.330 | 
     | FE_RC_4082_0       | A2 ^ -> ZN ^ | AND2_X4  | 0.059 |   0.378 |    0.389 | 
     | g194192            | A1 ^ -> ZN v | NAND2_X1 | 0.031 |   0.409 |    0.419 | 
     | g168932            | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.430 |    0.440 | 
     | cpuregs_reg[13][7] | D ^          | DFF_X1   | 0.000 |   0.430 |    0.440 | 
     +---------------------------------------------------------------------------+ 
Path 1310: MET Setup Check with Pin cpuregs_reg[21][3]/CK 
Endpoint:   cpuregs_reg[21][3]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.071
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.441
- Arrival Time                  0.430
= Slack Time                    0.010
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |   0.019 |    0.030 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.123 | 
     | g173022            | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.150 | 
     | FE_RC_2515_0       | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.159 | 
     | FE_RC_2513_0       | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.179 | 
     | FE_RC_2512_0       | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.203 | 
     | g30                | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.219 | 
     | g205985            | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.269 | 
     | g205988            | A1 ^ -> ZN ^ | AND2_X4  | 0.060 |   0.319 |    0.330 | 
     | FE_RC_3187_0       | A2 ^ -> ZN ^ | AND2_X2  | 0.069 |   0.389 |    0.399 | 
     | g194139            | A1 ^ -> ZN v | NAND2_X1 | 0.021 |   0.410 |    0.420 | 
     | g169185            | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.430 |    0.441 | 
     | cpuregs_reg[21][3] | D ^          | DFF_X1   | 0.000 |   0.430 |    0.441 | 
     +---------------------------------------------------------------------------+ 
Path 1311: MET Setup Check with Pin count_instr_reg[19]/CK 
Endpoint:   count_instr_reg[19]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[1]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.013
- Setup                         0.023
+ Phase Shift                   0.400
= Required Time                 0.364
- Arrival Time                  0.353
= Slack Time                    0.010
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[1]      | CK ^         |          |       |  -0.009 |    0.001 | 
     | count_instr_reg[1]      | CK ^ -> Q ^  | DFF_X1   | 0.119 |   0.110 |    0.120 | 
     | inc_add_1559_34_g204023 | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.148 |    0.158 | 
     | inc_add_1559_34_g185485 | A2 ^ -> ZN ^ | AND2_X2  | 0.031 |   0.179 |    0.190 | 
     | inc_add_1559_34_g1208   | A2 ^ -> ZN ^ | AND4_X4  | 0.067 |   0.247 |    0.257 | 
     | inc_add_1559_34_g1204   | A1 ^ -> ZN v | NAND3_X1 | 0.027 |   0.274 |    0.284 | 
     | inc_add_1559_34_g1141   | A v -> ZN v  | XNOR2_X1 | 0.039 |   0.313 |    0.324 | 
     | g172123                 | A1 v -> ZN ^ | AOI22_X1 | 0.032 |   0.345 |    0.355 | 
     | g171966                 | A ^ -> ZN v  | INV_X1   | 0.008 |   0.353 |    0.364 | 
     | count_instr_reg[19]     | D v          | DFF_X1   | 0.000 |   0.353 |    0.364 | 
     +--------------------------------------------------------------------------------+ 
Path 1312: MET Setup Check with Pin cpuregs_reg[20][23]/CK 
Endpoint:   cpuregs_reg[20][23]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.083
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.454
- Arrival Time                  0.444
= Slack Time                    0.010
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.030 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.123 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.150 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.159 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.179 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.203 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.219 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.269 | 
     | g170963_dup195219   | A1 ^ -> ZN ^ | AND2_X2  | 0.053 |   0.312 |    0.323 | 
     | g195220             | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.351 |    0.361 | 
     | FE_OCPC2132_n_31171 | A ^ -> Z ^   | BUF_X8   | 0.035 |   0.385 |    0.396 | 
     | FE_OCPC2133_n_31171 | A ^ -> Z ^   | BUF_X2   | 0.032 |   0.417 |    0.428 | 
     | g170553             | A2 ^ -> ZN v | NAND2_X1 | 0.014 |   0.431 |    0.442 | 
     | FE_RC_551_0         | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.444 |    0.454 | 
     | cpuregs_reg[20][23] | D ^          | DFF_X1   | 0.000 |   0.444 |    0.454 | 
     +----------------------------------------------------------------------------+ 
Path 1313: MET Setup Check with Pin cpuregs_reg[18][31]/CK 
Endpoint:   cpuregs_reg[18][31]/SE (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[2]/QN    (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.027
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.341
- Arrival Time                  0.331
= Slack Time                    0.010
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     | cpu_state_reg[2]    | CK ^         |         |       |  -0.009 |    0.001 | 
     | cpu_state_reg[2]    | CK ^ -> QN ^ | DFFR_X1 | 0.092 |   0.083 |    0.093 | 
     | FE_OFC389_n_6184    | A ^ -> ZN v  | INV_X2  | 0.016 |   0.099 |    0.110 | 
     | FE_OFC391_n_6184    | A v -> ZN ^  | INV_X1  | 0.015 |   0.115 |    0.125 | 
     | g21                 | A2 ^ -> ZN ^ | AND2_X2 | 0.039 |   0.153 |    0.164 | 
     | FE_RC_3181_0        | A2 ^ -> ZN ^ | AND2_X4 | 0.038 |   0.192 |    0.202 | 
     | FE_OFC48_n_37230    | A ^ -> ZN v  | INV_X1  | 0.013 |   0.204 |    0.215 | 
     | g206168             | A1 v -> ZN ^ | NOR2_X2 | 0.031 |   0.235 |    0.246 | 
     | FE_RC_4035_0        | A2 ^ -> ZN ^ | AND2_X2 | 0.045 |   0.280 |    0.291 | 
     | FE_RC_4110_0        | A2 ^ -> ZN ^ | AND2_X4 | 0.048 |   0.328 |    0.339 | 
     | cpuregs_reg[18][31] | SE ^         | SDFF_X1 | 0.002 |   0.331 |    0.341 | 
     +---------------------------------------------------------------------------+ 
Path 1314: MET Setup Check with Pin cpuregs_reg[30][23]/CK 
Endpoint:   cpuregs_reg[30][23]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[16]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.083
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.454
- Arrival Time                  0.444
= Slack Time                    0.011
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[16]        | CK ^         |          |       |  -0.003 |    0.008 | 
     | reg_pc_reg[16]        | CK ^ -> Q ^  | DFF_X1   | 0.120 |   0.117 |    0.128 | 
     | FE_OCPC2058_reg_pc_16 | A ^ -> Z ^   | BUF_X8   | 0.032 |   0.149 |    0.160 | 
     | add_1312_30_g204051   | A2 ^ -> ZN ^ | AND4_X1  | 0.073 |   0.223 |    0.233 | 
     | add_1312_30_g7601     | A1 ^ -> ZN ^ | AND3_X1  | 0.046 |   0.269 |    0.279 | 
     | add_1312_30_g7572     | A2 ^ -> ZN ^ | AND2_X2  | 0.031 |   0.300 |    0.311 | 
     | FE_RC_576_0           | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.312 |    0.323 | 
     | FE_RC_575_0           | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.331 |    0.342 | 
     | FE_RC_573_0           | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.350 |    0.361 | 
     | FE_RC_571_0           | A1 v -> ZN ^ | NAND2_X2 | 0.022 |   0.373 |    0.383 | 
     | FE_RC_572_0           | A ^ -> ZN v  | INV_X4   | 0.017 |   0.390 |    0.400 | 
     | FE_OFC177_n_18242     | A v -> ZN ^  | INV_X16  | 0.023 |   0.413 |    0.423 | 
     | g204873               | A1 ^ -> ZN v | NAND2_X1 | 0.018 |   0.430 |    0.441 | 
     | FE_RC_541_0           | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.444 |    0.454 | 
     | cpuregs_reg[30][23]   | D ^          | DFF_X1   | 0.000 |   0.444 |    0.454 | 
     +------------------------------------------------------------------------------+ 
Path 1315: MET Setup Check with Pin cpuregs_reg[13][5]/CK 
Endpoint:   cpuregs_reg[13][5]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.070
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.440
- Arrival Time                  0.429
= Slack Time                    0.011
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |   0.019 |    0.030 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.123 | 
     | g173022            | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.150 | 
     | FE_RC_2515_0       | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.159 | 
     | FE_RC_2513_0       | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.179 | 
     | FE_RC_2512_0       | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.203 | 
     | g30                | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.220 | 
     | g205985            | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.270 | 
     | g205988            | A1 ^ -> ZN ^ | AND2_X4  | 0.060 |   0.319 |    0.330 | 
     | FE_RC_4082_0       | A2 ^ -> ZN ^ | AND2_X4  | 0.059 |   0.378 |    0.389 | 
     | g194185            | A1 ^ -> ZN v | NAND2_X1 | 0.030 |   0.408 |    0.419 | 
     | g168930            | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.429 |    0.440 | 
     | cpuregs_reg[13][5] | D ^          | DFF_X1   | 0.000 |   0.429 |    0.440 | 
     +---------------------------------------------------------------------------+ 
Path 1316: MET Setup Check with Pin cpuregs_reg[19][23]/CK 
Endpoint:   cpuregs_reg[19][23]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[16]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.082
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.454
- Arrival Time                  0.443
= Slack Time                    0.011
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[16]        | CK ^         |          |       |  -0.003 |    0.008 | 
     | reg_pc_reg[16]        | CK ^ -> Q ^  | DFF_X1   | 0.120 |   0.117 |    0.128 | 
     | FE_OCPC2058_reg_pc_16 | A ^ -> Z ^   | BUF_X8   | 0.032 |   0.149 |    0.160 | 
     | add_1312_30_g204051   | A2 ^ -> ZN ^ | AND4_X1  | 0.073 |   0.223 |    0.233 | 
     | add_1312_30_g7601     | A1 ^ -> ZN ^ | AND3_X1  | 0.046 |   0.269 |    0.279 | 
     | add_1312_30_g7572     | A2 ^ -> ZN ^ | AND2_X2  | 0.031 |   0.300 |    0.311 | 
     | FE_RC_576_0           | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.312 |    0.323 | 
     | FE_RC_575_0           | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.331 |    0.342 | 
     | FE_RC_573_0           | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.350 |    0.361 | 
     | FE_RC_571_0           | A1 v -> ZN ^ | NAND2_X2 | 0.022 |   0.373 |    0.383 | 
     | FE_RC_572_0           | A ^ -> ZN v  | INV_X4   | 0.017 |   0.390 |    0.400 | 
     | FE_OFC177_n_18242     | A v -> ZN ^  | INV_X16  | 0.023 |   0.413 |    0.423 | 
     | g205298               | A1 ^ -> ZN v | NAND2_X1 | 0.018 |   0.430 |    0.441 | 
     | FE_RC_1308_0          | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.443 |    0.454 | 
     | cpuregs_reg[19][23]   | D ^          | DFF_X1   | 0.000 |   0.443 |    0.454 | 
     +------------------------------------------------------------------------------+ 
Path 1317: MET Setup Check with Pin cpuregs_reg[26][23]/CK 
Endpoint:   cpuregs_reg[26][23]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[16]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.083
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.454
- Arrival Time                  0.444
= Slack Time                    0.011
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[16]        | CK ^         |          |       |  -0.003 |    0.008 | 
     | reg_pc_reg[16]        | CK ^ -> Q ^  | DFF_X1   | 0.120 |   0.117 |    0.128 | 
     | FE_OCPC2058_reg_pc_16 | A ^ -> Z ^   | BUF_X8   | 0.032 |   0.149 |    0.160 | 
     | add_1312_30_g204051   | A2 ^ -> ZN ^ | AND4_X1  | 0.073 |   0.223 |    0.233 | 
     | add_1312_30_g7601     | A1 ^ -> ZN ^ | AND3_X1  | 0.046 |   0.269 |    0.280 | 
     | add_1312_30_g7572     | A2 ^ -> ZN ^ | AND2_X2  | 0.031 |   0.300 |    0.311 | 
     | FE_RC_576_0           | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.312 |    0.323 | 
     | FE_RC_575_0           | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.331 |    0.342 | 
     | FE_RC_573_0           | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.350 |    0.361 | 
     | FE_RC_571_0           | A1 v -> ZN ^ | NAND2_X2 | 0.022 |   0.373 |    0.383 | 
     | FE_RC_572_0           | A ^ -> ZN v  | INV_X4   | 0.017 |   0.390 |    0.400 | 
     | FE_OFC177_n_18242     | A v -> ZN ^  | INV_X16  | 0.023 |   0.413 |    0.423 | 
     | g202233               | A2 ^ -> ZN v | NAND2_X1 | 0.018 |   0.431 |    0.441 | 
     | FE_RC_495_0           | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.444 |    0.454 | 
     | cpuregs_reg[26][23]   | D ^          | DFF_X1   | 0.000 |   0.444 |    0.454 | 
     +------------------------------------------------------------------------------+ 
Path 1318: MET Setup Check with Pin decoded_imm_j_reg[4]/CK 
Endpoint:   decoded_imm_j_reg[4]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_do_wdata_reg/QN    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.017
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.389
- Arrival Time                  0.378
= Slack Time                    0.011
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +-----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                      |              |          |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+---------+----------| 
     | mem_do_wdata_reg     | CK ^         |          |       |  -0.006 |    0.005 | 
     | mem_do_wdata_reg     | CK ^ -> QN v | DFF_X1   | 0.093 |   0.087 |    0.097 | 
     | FE_RC_1523_0         | A1 v -> ZN ^ | NAND3_X2 | 0.020 |   0.107 |    0.118 | 
     | FE_RC_1493_0         | A1 ^ -> ZN ^ | AND2_X4  | 0.030 |   0.137 |    0.148 | 
     | FE_RC_1492_0         | A2 ^ -> ZN v | NAND3_X4 | 0.020 |   0.157 |    0.168 | 
     | g200125              | A1 v -> ZN ^ | NAND2_X4 | 0.018 |   0.175 |    0.185 | 
     | FE_OCPC1253_n_36570  | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.202 |    0.213 | 
     | g203029              | A1 ^ -> ZN ^ | AND2_X2  | 0.049 |   0.251 |    0.262 | 
     | g200128              | A2 ^ -> ZN ^ | AND2_X4  | 0.050 |   0.302 |    0.312 | 
     | FE_OCPC2141_n_36573  | A ^ -> Z ^   | BUF_X2   | 0.038 |   0.339 |    0.350 | 
     | g170700              | A1 ^ -> ZN v | AOI22_X1 | 0.018 |   0.357 |    0.368 | 
     | g168856              | A1 v -> ZN ^ | NAND2_X1 | 0.020 |   0.378 |    0.388 | 
     | decoded_imm_j_reg[4] | D ^          | DFF_X2   | 0.000 |   0.378 |    0.389 | 
     +-----------------------------------------------------------------------------+ 
Path 1319: MET Setup Check with Pin cpuregs_reg[7][23]/CK 
Endpoint:   cpuregs_reg[7][23]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[16]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.083
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.455
- Arrival Time                  0.444
= Slack Time                    0.011
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[16]        | CK ^         |          |       |  -0.003 |    0.008 | 
     | reg_pc_reg[16]        | CK ^ -> Q ^  | DFF_X1   | 0.120 |   0.117 |    0.128 | 
     | FE_OCPC2058_reg_pc_16 | A ^ -> Z ^   | BUF_X8   | 0.032 |   0.149 |    0.160 | 
     | add_1312_30_g204051   | A2 ^ -> ZN ^ | AND4_X1  | 0.073 |   0.223 |    0.233 | 
     | add_1312_30_g7601     | A1 ^ -> ZN ^ | AND3_X1  | 0.046 |   0.269 |    0.280 | 
     | add_1312_30_g7572     | A2 ^ -> ZN ^ | AND2_X2  | 0.031 |   0.300 |    0.311 | 
     | FE_RC_576_0           | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.312 |    0.323 | 
     | FE_RC_575_0           | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.331 |    0.342 | 
     | FE_RC_573_0           | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.350 |    0.361 | 
     | FE_RC_571_0           | A1 v -> ZN ^ | NAND2_X2 | 0.022 |   0.373 |    0.383 | 
     | FE_RC_572_0           | A ^ -> ZN v  | INV_X4   | 0.017 |   0.390 |    0.400 | 
     | FE_OFC177_n_18242     | A v -> ZN ^  | INV_X16  | 0.023 |   0.413 |    0.423 | 
     | g199459               | A1 ^ -> ZN v | NAND2_X1 | 0.018 |   0.431 |    0.442 | 
     | FE_RC_1181_0          | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.444 |    0.455 | 
     | cpuregs_reg[7][23]    | D ^          | DFF_X1   | 0.000 |   0.444 |    0.455 | 
     +------------------------------------------------------------------------------+ 
Path 1320: MET Setup Check with Pin cpuregs_reg[2][8]/CK 
Endpoint:   cpuregs_reg[2][8]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.017
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.387
- Arrival Time                  0.376
= Slack Time                    0.011
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |    0.007 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.157 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2  | 0.060 |   0.205 |    0.216 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4 | 0.024 |   0.229 |    0.240 | 
     | add_1312_30_g206384 | A1 v -> ZN ^ | OAI22_X1 | 0.029 |   0.259 |    0.269 | 
     | g172920             | A1 ^ -> ZN v | NAND2_X1 | 0.022 |   0.281 |    0.291 | 
     | FE_RC_959_0         | A1 v -> ZN v | AND2_X4  | 0.033 |   0.314 |    0.325 | 
     | FE_RC_960_0         | A v -> ZN ^  | INV_X8   | 0.028 |   0.341 |    0.352 | 
     | g195967             | A2 ^ -> ZN v | NAND2_X1 | 0.016 |   0.357 |    0.368 | 
     | g206522             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.376 |    0.387 | 
     | cpuregs_reg[2][8]   | D ^          | DFF_X1   | 0.000 |   0.376 |    0.387 | 
     +----------------------------------------------------------------------------+ 
Path 1321: MET Setup Check with Pin cpuregs_reg[12][25]/CK 
Endpoint:   cpuregs_reg[12][25]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.087
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.458
- Arrival Time                  0.447
= Slack Time                    0.011
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.030 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.124 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.150 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.159 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.179 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.204 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.220 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.270 | 
     | g170963_dup195219   | A1 ^ -> ZN ^ | AND2_X2  | 0.053 |   0.312 |    0.323 | 
     | FE_OCPC2052_n_31169 | A ^ -> Z ^   | BUF_X2   | 0.030 |   0.343 |    0.354 | 
     | FE_RC_765_0         | A1 ^ -> ZN v | NAND2_X4 | 0.022 |   0.365 |    0.376 | 
     | FE_RC_766_0         | A v -> ZN ^  | INV_X16  | 0.021 |   0.386 |    0.397 | 
     | FE_OCPC2080_n_32136 | A ^ -> Z ^   | BUF_X8   | 0.032 |   0.418 |    0.429 | 
     | g186929             | A2 ^ -> ZN v | NAND2_X1 | 0.016 |   0.435 |    0.445 | 
     | FE_RC_1173_0        | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.447 |    0.458 | 
     | cpuregs_reg[12][25] | D ^          | DFF_X1   | 0.000 |   0.447 |    0.458 | 
     +----------------------------------------------------------------------------+ 
Path 1322: MET Setup Check with Pin cpuregs_reg[18][29]/CK 
Endpoint:   cpuregs_reg[18][29]/SE (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[2]/QN    (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.027
- Setup                         0.085
+ Phase Shift                   0.400
= Required Time                 0.342
- Arrival Time                  0.331
= Slack Time                    0.011
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     | cpu_state_reg[2]    | CK ^         |         |       |  -0.009 |    0.001 | 
     | cpu_state_reg[2]    | CK ^ -> QN ^ | DFFR_X1 | 0.092 |   0.083 |    0.094 | 
     | FE_OFC389_n_6184    | A ^ -> ZN v  | INV_X2  | 0.016 |   0.099 |    0.110 | 
     | FE_OFC391_n_6184    | A v -> ZN ^  | INV_X1  | 0.015 |   0.115 |    0.126 | 
     | g21                 | A2 ^ -> ZN ^ | AND2_X2 | 0.039 |   0.153 |    0.164 | 
     | FE_RC_3181_0        | A2 ^ -> ZN ^ | AND2_X4 | 0.038 |   0.192 |    0.203 | 
     | FE_OFC48_n_37230    | A ^ -> ZN v  | INV_X1  | 0.013 |   0.204 |    0.215 | 
     | g206168             | A1 v -> ZN ^ | NOR2_X2 | 0.031 |   0.235 |    0.246 | 
     | FE_RC_4035_0        | A2 ^ -> ZN ^ | AND2_X2 | 0.045 |   0.280 |    0.291 | 
     | FE_RC_4110_0        | A2 ^ -> ZN ^ | AND2_X4 | 0.048 |   0.328 |    0.339 | 
     | cpuregs_reg[18][29] | SE ^         | SDFF_X2 | 0.003 |   0.331 |    0.342 | 
     +---------------------------------------------------------------------------+ 
Path 1323: MET Setup Check with Pin cpuregs_reg[17][25]/CK 
Endpoint:   cpuregs_reg[17][25]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.084
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.456
- Arrival Time                  0.445
= Slack Time                    0.011
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |    0.007 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.157 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.190 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.226 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.259 |    0.270 | 
     | add_1312_30_g7567   | A1 ^ -> ZN ^ | AND2_X2  | 0.035 |   0.294 |    0.305 | 
     | FE_RC_491_0         | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.307 |    0.318 | 
     | FE_RC_490_0         | A v -> ZN ^  | OAI21_X1 | 0.023 |   0.329 |    0.340 | 
     | g182534             | B1 ^ -> ZN v | AOI21_X2 | 0.025 |   0.354 |    0.365 | 
     | FE_OCPC978_n_18238  | A v -> Z v   | BUF_X8   | 0.035 |   0.389 |    0.400 | 
     | FE_OCPC977_n_18238  | A v -> ZN ^  | INV_X8   | 0.023 |   0.411 |    0.423 | 
     | g190310             | A1 ^ -> ZN v | NAND2_X1 | 0.020 |   0.432 |    0.443 | 
     | FE_RC_1160_0        | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.445 |    0.456 | 
     | cpuregs_reg[17][25] | D ^          | DFF_X1   | 0.000 |   0.445 |    0.456 | 
     +----------------------------------------------------------------------------+ 
Path 1324: MET Setup Check with Pin cpuregs_reg[6][5]/CK 
Endpoint:   cpuregs_reg[6][5]/D  (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.072
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.442
- Arrival Time                  0.431
= Slack Time                    0.011
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.031 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.124 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.151 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.160 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.180 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.204 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.220 | 
     | g208697             | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.284 | 
     | g202166             | A1 ^ -> ZN ^ | AND2_X4  | 0.049 |   0.322 |    0.333 | 
     | FE_OCPC2138_n_38835 | A ^ -> ZN v  | INV_X2   | 0.019 |   0.342 |    0.353 | 
     | FE_OCPC2139_n_38835 | A v -> ZN ^  | INV_X4   | 0.018 |   0.360 |    0.371 | 
     | FE_OCPC2149_n_38835 | A ^ -> Z ^   | BUF_X2   | 0.035 |   0.395 |    0.406 | 
     | g188078             | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.412 |    0.423 | 
     | g169531             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.431 |    0.442 | 
     | cpuregs_reg[6][5]   | D ^          | DFF_X1   | 0.000 |   0.431 |    0.442 | 
     +----------------------------------------------------------------------------+ 
Path 1325: MET Setup Check with Pin decoded_imm_reg[24]/CK 
Endpoint:   decoded_imm_reg[24]/D (^) checked with  leading edge of 'clk'
Beginpoint: decoder_trigger_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.001
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.371
- Arrival Time                  0.359
= Slack Time                    0.011
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                 |              |          |       |  Time   |   Time   | 
     |---------------------------------+--------------+----------+-------+---------+----------| 
     | decoder_trigger_reg             | CK ^         |          |       |  -0.006 |    0.005 | 
     | decoder_trigger_reg             | CK ^ -> Q ^  | DFF_X1   | 0.123 |   0.117 |    0.128 | 
     | g97079__206495                  | A1 ^ -> ZN v | NAND2_X4 | 0.031 |   0.148 |    0.159 | 
     | FE_OFC543_n_43238               | A v -> Z v   | BUF_X4   | 0.036 |   0.184 |    0.195 | 
     | FE_OCPC1661_FE_OFN45690_n_43238 | A v -> ZN ^  | INV_X4   | 0.020 |   0.203 |    0.215 | 
     | g280                            | A1 ^ -> ZN ^ | AND2_X4  | 0.047 |   0.250 |    0.261 | 
     | FE_OCPC1698_n_19992             | A ^ -> Z ^   | BUF_X8   | 0.033 |   0.283 |    0.294 | 
     | g189829                         | A1 ^ -> ZN v | NAND2_X1 | 0.024 |   0.307 |    0.318 | 
     | g192156                         | A2 v -> ZN v | AND2_X4  | 0.037 |   0.345 |    0.356 | 
     | g189835                         | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.359 |    0.371 | 
     | decoded_imm_reg[24]             | D ^          | DFF_X1   | 0.000 |   0.359 |    0.371 | 
     +----------------------------------------------------------------------------------------+ 
Path 1326: MET Setup Check with Pin decoded_imm_reg[26]/CK 
Endpoint:   decoded_imm_reg[26]/D (^) checked with  leading edge of 'clk'
Beginpoint: decoder_trigger_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.001
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.371
- Arrival Time                  0.359
= Slack Time                    0.011
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                 |              |          |       |  Time   |   Time   | 
     |---------------------------------+--------------+----------+-------+---------+----------| 
     | decoder_trigger_reg             | CK ^         |          |       |  -0.006 |    0.005 | 
     | decoder_trigger_reg             | CK ^ -> Q ^  | DFF_X1   | 0.123 |   0.117 |    0.128 | 
     | g97079__206495                  | A1 ^ -> ZN v | NAND2_X4 | 0.031 |   0.148 |    0.159 | 
     | FE_OFC543_n_43238               | A v -> Z v   | BUF_X4   | 0.036 |   0.184 |    0.195 | 
     | FE_OCPC1661_FE_OFN45690_n_43238 | A v -> ZN ^  | INV_X4   | 0.020 |   0.203 |    0.215 | 
     | g280                            | A1 ^ -> ZN ^ | AND2_X4  | 0.047 |   0.250 |    0.261 | 
     | FE_OCPC1698_n_19992             | A ^ -> Z ^   | BUF_X8   | 0.033 |   0.283 |    0.294 | 
     | g189829                         | A1 ^ -> ZN v | NAND2_X1 | 0.024 |   0.307 |    0.318 | 
     | g192156                         | A2 v -> ZN v | AND2_X4  | 0.037 |   0.345 |    0.356 | 
     | g189830                         | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.359 |    0.371 | 
     | decoded_imm_reg[26]             | D ^          | DFF_X1   | 0.000 |   0.359 |    0.371 | 
     +----------------------------------------------------------------------------------------+ 
Path 1327: MET Setup Check with Pin count_cycle_reg[31]/CK 
Endpoint:   count_cycle_reg[31]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[11]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.016
- Setup                         0.023
+ Phase Shift                   0.400
= Required Time                 0.361
- Arrival Time                  0.350
= Slack Time                    0.011
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.015
     = Beginpoint Arrival Time       -0.015
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[11]     | CK ^         |          |       |  -0.015 |   -0.003 | 
     | count_cycle_reg[11]     | CK ^ -> Q ^  | DFF_X1   | 0.124 |   0.109 |    0.121 | 
     | inc_add_1428_40_g186137 | A1 ^ -> ZN ^ | AND2_X1  | 0.042 |   0.152 |    0.163 | 
     | inc_add_1428_40_g191310 | A2 ^ -> ZN ^ | AND2_X1  | 0.037 |   0.189 |    0.200 | 
     | g191309                 | A1 ^ -> ZN ^ | AND4_X2  | 0.068 |   0.257 |    0.268 | 
     | inc_add_1428_40_g191317 | A1 ^ -> ZN v | NAND3_X1 | 0.027 |   0.284 |    0.295 | 
     | inc_add_1428_40_g1145   | A v -> ZN v  | XNOR2_X1 | 0.039 |   0.322 |    0.334 | 
     | g172933                 | A1 v -> ZN v | AND2_X1  | 0.028 |   0.350 |    0.361 | 
     | count_cycle_reg[31]     | D v          | DFF_X1   | 0.000 |   0.350 |    0.361 | 
     +--------------------------------------------------------------------------------+ 
Path 1328: MET Setup Check with Pin cpuregs_reg[18][25]/CK 
Endpoint:   cpuregs_reg[18][25]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.084
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.456
- Arrival Time                  0.444
= Slack Time                    0.011
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |    0.008 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.157 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.191 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.226 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.259 |    0.271 | 
     | add_1312_30_g7567   | A1 ^ -> ZN ^ | AND2_X2  | 0.035 |   0.294 |    0.306 | 
     | FE_RC_491_0         | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.307 |    0.318 | 
     | FE_RC_490_0         | A v -> ZN ^  | OAI21_X1 | 0.023 |   0.329 |    0.341 | 
     | g182534             | B1 ^ -> ZN v | AOI21_X2 | 0.025 |   0.354 |    0.366 | 
     | FE_OCPC978_n_18238  | A v -> Z v   | BUF_X8   | 0.035 |   0.389 |    0.400 | 
     | FE_OCPC977_n_18238  | A v -> ZN ^  | INV_X8   | 0.023 |   0.411 |    0.423 | 
     | g190747             | A1 ^ -> ZN v | NAND2_X1 | 0.020 |   0.431 |    0.442 | 
     | FE_RC_1130_0        | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.444 |    0.456 | 
     | cpuregs_reg[18][25] | D ^          | DFF_X1   | 0.000 |   0.444 |    0.456 | 
     +----------------------------------------------------------------------------+ 
Path 1329: MET Setup Check with Pin decoded_imm_reg[21]/CK 
Endpoint:   decoded_imm_reg[21]/D (^) checked with  leading edge of 'clk'
Beginpoint: decoder_trigger_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.002
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.369
- Arrival Time                  0.358
= Slack Time                    0.011
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                 |              |          |       |  Time   |   Time   | 
     |---------------------------------+--------------+----------+-------+---------+----------| 
     | decoder_trigger_reg             | CK ^         |          |       |  -0.006 |    0.005 | 
     | decoder_trigger_reg             | CK ^ -> Q ^  | DFF_X1   | 0.123 |   0.117 |    0.128 | 
     | g97079__206495                  | A1 ^ -> ZN v | NAND2_X4 | 0.031 |   0.148 |    0.159 | 
     | FE_OFC543_n_43238               | A v -> Z v   | BUF_X4   | 0.036 |   0.184 |    0.195 | 
     | FE_OCPC1661_FE_OFN45690_n_43238 | A v -> ZN ^  | INV_X4   | 0.020 |   0.203 |    0.215 | 
     | g280                            | A1 ^ -> ZN ^ | AND2_X4  | 0.047 |   0.250 |    0.262 | 
     | FE_OCPC1698_n_19992             | A ^ -> Z ^   | BUF_X8   | 0.033 |   0.283 |    0.295 | 
     | g189829                         | A1 ^ -> ZN v | NAND2_X1 | 0.024 |   0.307 |    0.319 | 
     | g192156                         | A2 v -> ZN v | AND2_X4  | 0.037 |   0.345 |    0.356 | 
     | g189833                         | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.358 |    0.369 | 
     | decoded_imm_reg[21]             | D ^          | DFF_X1   | 0.000 |   0.358 |    0.369 | 
     +----------------------------------------------------------------------------------------+ 
Path 1330: MET Setup Check with Pin cpuregs_reg[19][26]/CK 
Endpoint:   cpuregs_reg[19][26]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[21]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.087
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.458
- Arrival Time                  0.447
= Slack Time                    0.011
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[21]      | CK ^         |          |       |  -0.002 |    0.009 | 
     | reg_pc_reg[21]      | CK ^ -> Q ^  | DFF_X1   | 0.136 |   0.134 |    0.146 | 
     | FE_RC_483_0         | A2 ^ -> ZN v | NAND2_X1 | 0.022 |   0.156 |    0.168 | 
     | FE_RC_482_0         | A1 v -> ZN ^ | NOR2_X1  | 0.025 |   0.181 |    0.193 | 
     | add_1312_30_g186112 | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.224 |    0.236 | 
     | add_1312_30_g7577   | A1 ^ -> ZN ^ | AND2_X1  | 0.034 |   0.259 |    0.270 | 
     | add_1312_30_g7568   | A2 ^ -> ZN v | NAND2_X1 | 0.017 |   0.276 |    0.287 | 
     | FE_RC_3072_0        | A2 v -> ZN ^ | NAND2_X1 | 0.017 |   0.293 |    0.305 | 
     | FE_RC_3071_0        | A ^ -> ZN v  | OAI21_X1 | 0.021 |   0.314 |    0.326 | 
     | FE_RC_519_0         | A1 v -> ZN ^ | OAI22_X2 | 0.041 |   0.355 |    0.367 | 
     | FE_RC_517_0         | A1 ^ -> ZN v | NOR2_X4  | 0.016 |   0.371 |    0.383 | 
     | FE_RC_518_0         | A v -> ZN ^  | INV_X8   | 0.036 |   0.407 |    0.419 | 
     | g205292             | A1 ^ -> ZN v | NAND2_X1 | 0.022 |   0.430 |    0.441 | 
     | FE_RC_1258_0        | A2 v -> ZN ^ | NAND2_X1 | 0.017 |   0.447 |    0.458 | 
     | cpuregs_reg[19][26] | D ^          | DFF_X1   | 0.000 |   0.447 |    0.458 | 
     +----------------------------------------------------------------------------+ 
Path 1331: MET Setup Check with Pin count_instr_reg[14]/CK 
Endpoint:   count_instr_reg[14]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[6]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.014
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.358
- Arrival Time                  0.346
= Slack Time                    0.012
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                           |              |          |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[6]        | CK ^         |          |       |  -0.009 |    0.002 | 
     | count_instr_reg[6]        | CK ^ -> Q ^  | DFF_X1   | 0.114 |   0.104 |    0.116 | 
     | FE_OCPC1223_count_instr_6 | A ^ -> Z ^   | BUF_X1   | 0.046 |   0.150 |    0.162 | 
     | inc_add_1559_34_g196374   | A4 ^ -> ZN ^ | AND4_X2  | 0.058 |   0.209 |    0.220 | 
     | FE_RC_3334_0              | A1 ^ -> ZN v | NAND2_X1 | 0.026 |   0.235 |    0.246 | 
     | inc_add_1559_34_g1211     | A1 v -> ZN ^ | NOR2_X1  | 0.030 |   0.264 |    0.276 | 
     | inc_add_1559_34_g1358     | A ^ -> Z ^   | XOR2_X1  | 0.049 |   0.314 |    0.325 | 
     | g203409                   | A2 ^ -> ZN v | AOI22_X1 | 0.018 |   0.332 |    0.343 | 
     | g171961                   | A v -> ZN ^  | INV_X1   | 0.015 |   0.346 |    0.358 | 
     | count_instr_reg[14]       | D ^          | DFF_X1   | 0.000 |   0.346 |    0.358 | 
     +----------------------------------------------------------------------------------+ 
Path 1332: MET Setup Check with Pin cpuregs_reg[6][6]/CK 
Endpoint:   cpuregs_reg[6][6]/D  (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.072
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.442
- Arrival Time                  0.430
= Slack Time                    0.012
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.031 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.124 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.151 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.160 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.180 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.204 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.221 | 
     | g208697             | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.284 | 
     | g202166             | A1 ^ -> ZN ^ | AND2_X4  | 0.049 |   0.322 |    0.334 | 
     | FE_OCPC2138_n_38835 | A ^ -> ZN v  | INV_X2   | 0.019 |   0.342 |    0.353 | 
     | FE_OCPC2139_n_38835 | A v -> ZN ^  | INV_X4   | 0.018 |   0.360 |    0.372 | 
     | FE_OCPC2149_n_38835 | A ^ -> Z ^   | BUF_X2   | 0.035 |   0.395 |    0.407 | 
     | g188072             | A1 ^ -> ZN v | NAND2_X1 | 0.016 |   0.411 |    0.423 | 
     | g169552             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.430 |    0.442 | 
     | cpuregs_reg[6][6]   | D ^          | DFF_X1   | 0.000 |   0.430 |    0.442 | 
     +----------------------------------------------------------------------------+ 
Path 1333: MET Setup Check with Pin cpuregs_reg[6][23]/CK 
Endpoint:   cpuregs_reg[6][23]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[16]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.083
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.455
- Arrival Time                  0.443
= Slack Time                    0.012
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[16]        | CK ^         |          |       |  -0.003 |    0.009 | 
     | reg_pc_reg[16]        | CK ^ -> Q ^  | DFF_X1   | 0.120 |   0.117 |    0.129 | 
     | FE_OCPC2058_reg_pc_16 | A ^ -> Z ^   | BUF_X8   | 0.032 |   0.149 |    0.161 | 
     | add_1312_30_g204051   | A2 ^ -> ZN ^ | AND4_X1  | 0.073 |   0.223 |    0.234 | 
     | add_1312_30_g7601     | A1 ^ -> ZN ^ | AND3_X1  | 0.046 |   0.269 |    0.280 | 
     | add_1312_30_g7572     | A2 ^ -> ZN ^ | AND2_X2  | 0.031 |   0.300 |    0.312 | 
     | FE_RC_576_0           | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.312 |    0.324 | 
     | FE_RC_575_0           | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.331 |    0.343 | 
     | FE_RC_573_0           | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.350 |    0.362 | 
     | FE_RC_571_0           | A1 v -> ZN ^ | NAND2_X2 | 0.022 |   0.373 |    0.384 | 
     | FE_RC_572_0           | A ^ -> ZN v  | INV_X4   | 0.017 |   0.390 |    0.401 | 
     | FE_OFC177_n_18242     | A v -> ZN ^  | INV_X16  | 0.023 |   0.413 |    0.424 | 
     | g188077               | A1 ^ -> ZN v | NAND2_X1 | 0.018 |   0.430 |    0.442 | 
     | FE_RC_1189_0          | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.443 |    0.455 | 
     | cpuregs_reg[6][23]    | D ^          | DFF_X1   | 0.000 |   0.443 |    0.455 | 
     +------------------------------------------------------------------------------+ 
Path 1334: MET Setup Check with Pin cpuregs_reg[18][15]/CK 
Endpoint:   cpuregs_reg[18][15]/SE (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[2]/QN    (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.031
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.345
- Arrival Time                  0.333
= Slack Time                    0.012
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     | cpu_state_reg[2]    | CK ^         |         |       |  -0.009 |    0.002 | 
     | cpu_state_reg[2]    | CK ^ -> QN ^ | DFFR_X1 | 0.092 |   0.083 |    0.095 | 
     | FE_OFC389_n_6184    | A ^ -> ZN v  | INV_X2  | 0.016 |   0.099 |    0.111 | 
     | FE_OFC391_n_6184    | A v -> ZN ^  | INV_X1  | 0.015 |   0.115 |    0.126 | 
     | g21                 | A2 ^ -> ZN ^ | AND2_X2 | 0.039 |   0.153 |    0.165 | 
     | FE_RC_3181_0        | A2 ^ -> ZN ^ | AND2_X4 | 0.038 |   0.192 |    0.203 | 
     | FE_OFC48_n_37230    | A ^ -> ZN v  | INV_X1  | 0.013 |   0.204 |    0.216 | 
     | g206168             | A1 v -> ZN ^ | NOR2_X2 | 0.031 |   0.235 |    0.247 | 
     | FE_RC_4035_0        | A2 ^ -> ZN ^ | AND2_X2 | 0.045 |   0.280 |    0.292 | 
     | FE_RC_4110_0        | A2 ^ -> ZN ^ | AND2_X4 | 0.048 |   0.328 |    0.340 | 
     | cpuregs_reg[18][15] | SE ^         | SDFF_X1 | 0.005 |   0.333 |    0.345 | 
     +---------------------------------------------------------------------------+ 
Path 1335: MET Setup Check with Pin cpuregs_reg[30][25]/CK 
Endpoint:   cpuregs_reg[30][25]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.085
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.456
- Arrival Time                  0.445
= Slack Time                    0.012
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |    0.008 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.157 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.191 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.226 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.259 |    0.271 | 
     | add_1312_30_g7567   | A1 ^ -> ZN ^ | AND2_X2  | 0.035 |   0.294 |    0.306 | 
     | FE_RC_491_0         | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.307 |    0.318 | 
     | FE_RC_490_0         | A v -> ZN ^  | OAI21_X1 | 0.023 |   0.329 |    0.341 | 
     | g182534             | B1 ^ -> ZN v | AOI21_X2 | 0.025 |   0.354 |    0.366 | 
     | FE_OCPC978_n_18238  | A v -> Z v   | BUF_X8   | 0.035 |   0.389 |    0.400 | 
     | FE_OCPC977_n_18238  | A v -> ZN ^  | INV_X8   | 0.023 |   0.411 |    0.423 | 
     | g204872             | A1 ^ -> ZN v | NAND2_X1 | 0.018 |   0.429 |    0.441 | 
     | FE_RC_894_0         | A2 v -> ZN ^ | NAND2_X1 | 0.016 |   0.445 |    0.456 | 
     | cpuregs_reg[30][25] | D ^          | DFF_X1   | 0.000 |   0.445 |    0.456 | 
     +----------------------------------------------------------------------------+ 
Path 1336: MET Setup Check with Pin cpuregs_reg[4][23]/CK 
Endpoint:   cpuregs_reg[4][23]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[16]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.083
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.454
- Arrival Time                  0.443
= Slack Time                    0.012
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[16]        | CK ^         |          |       |  -0.003 |    0.009 | 
     | reg_pc_reg[16]        | CK ^ -> Q ^  | DFF_X1   | 0.120 |   0.117 |    0.129 | 
     | FE_OCPC2058_reg_pc_16 | A ^ -> Z ^   | BUF_X8   | 0.032 |   0.149 |    0.161 | 
     | add_1312_30_g204051   | A2 ^ -> ZN ^ | AND4_X1  | 0.073 |   0.223 |    0.234 | 
     | add_1312_30_g7601     | A1 ^ -> ZN ^ | AND3_X1  | 0.046 |   0.269 |    0.280 | 
     | add_1312_30_g7572     | A2 ^ -> ZN ^ | AND2_X2  | 0.031 |   0.300 |    0.312 | 
     | FE_RC_576_0           | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.312 |    0.324 | 
     | FE_RC_575_0           | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.331 |    0.343 | 
     | FE_RC_573_0           | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.350 |    0.362 | 
     | FE_RC_571_0           | A1 v -> ZN ^ | NAND2_X2 | 0.022 |   0.373 |    0.384 | 
     | FE_RC_572_0           | A ^ -> ZN v  | INV_X4   | 0.017 |   0.390 |    0.401 | 
     | FE_OFC177_n_18242     | A v -> ZN ^  | INV_X16  | 0.023 |   0.413 |    0.424 | 
     | g190364               | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.430 |    0.442 | 
     | FE_RC_561_0           | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.443 |    0.454 | 
     | cpuregs_reg[4][23]    | D ^          | DFF_X1   | 0.000 |   0.443 |    0.454 | 
     +------------------------------------------------------------------------------+ 
Path 1337: MET Setup Check with Pin cpuregs_reg[5][25]/CK 
Endpoint:   cpuregs_reg[5][25]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.084
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.456
- Arrival Time                  0.444
= Slack Time                    0.012
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |    0.008 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.157 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.191 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.226 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.259 |    0.271 | 
     | add_1312_30_g7567   | A1 ^ -> ZN ^ | AND2_X2  | 0.035 |   0.294 |    0.306 | 
     | FE_RC_491_0         | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.307 |    0.318 | 
     | FE_RC_490_0         | A v -> ZN ^  | OAI21_X1 | 0.023 |   0.329 |    0.341 | 
     | g182534             | B1 ^ -> ZN v | AOI21_X2 | 0.025 |   0.354 |    0.366 | 
     | FE_OCPC978_n_18238  | A v -> Z v   | BUF_X8   | 0.035 |   0.389 |    0.400 | 
     | FE_OCPC977_n_18238  | A v -> ZN ^  | INV_X8   | 0.023 |   0.411 |    0.423 | 
     | g186928             | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.431 |    0.443 | 
     | FE_RC_1132_0        | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.444 |    0.456 | 
     | cpuregs_reg[5][25]  | D ^          | DFF_X1   | 0.000 |   0.444 |    0.456 | 
     +----------------------------------------------------------------------------+ 
Path 1338: MET Setup Check with Pin cpuregs_reg[9][19]/CK 
Endpoint:   cpuregs_reg[9][19]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.069
- Setup                         0.033
+ Phase Shift                   0.400
= Required Time                 0.437
- Arrival Time                  0.425
= Slack Time                    0.012
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                 |              |          |       |  Time   |   Time   | 
     |---------------------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]                   | CK ^         |          |       |  -0.004 |    0.008 | 
     | reg_pc_reg[7]                   | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.157 | 
     | g201449                         | A1 ^ -> ZN ^ | AND3_X1  | 0.057 |   0.203 |    0.214 | 
     | g192202_dup                     | A2 ^ -> ZN v | NAND2_X2 | 0.017 |   0.220 |    0.231 | 
     | g203880                         | A1 v -> ZN ^ | NOR2_X1  | 0.024 |   0.244 |    0.256 | 
     | FE_RC_3221_0                    | A2 ^ -> ZN v | NAND3_X1 | 0.025 |   0.269 |    0.280 | 
     | add_1312_30_g7547               | A v -> ZN ^  | XNOR2_X1 | 0.036 |   0.305 |    0.317 | 
     | FE_RC_4135_0                    | A1 ^ -> ZN v | NAND2_X2 | 0.021 |   0.326 |    0.338 | 
     | FE_RC_4134_0                    | A1 v -> ZN ^ | NAND3_X4 | 0.021 |   0.348 |    0.359 | 
     | FE_OFC535_n_21762               | A ^ -> ZN v  | INV_X8   | 0.016 |   0.364 |    0.375 | 
     | FE_OCPC1008_FE_OFN45682_n_21762 | A v -> ZN ^  | INV_X8   | 0.019 |   0.382 |    0.394 | 
     | FE_OCPC1010_FE_OFN45682_n_21762 | A ^ -> ZN v  | INV_X4   | 0.018 |   0.400 |    0.412 | 
     | FE_RC_1378_0                    | A1 v -> ZN ^ | OAI22_X1 | 0.025 |   0.425 |    0.437 | 
     | cpuregs_reg[9][19]              | D ^          | DFF_X1   | 0.000 |   0.425 |    0.437 | 
     +----------------------------------------------------------------------------------------+ 
Path 1339: MET Setup Check with Pin decoded_imm_j_reg[16]/CK 
Endpoint:   decoded_imm_j_reg[16]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_do_wdata_reg/QN     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.000
- Setup                         0.025
+ Phase Shift                   0.400
= Required Time                 0.376
- Arrival Time                  0.364
= Slack Time                    0.012
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | mem_do_wdata_reg      | CK ^         |          |       |  -0.006 |    0.006 | 
     | mem_do_wdata_reg      | CK ^ -> QN v | DFF_X1   | 0.093 |   0.087 |    0.098 | 
     | FE_RC_1523_0          | A1 v -> ZN ^ | NAND3_X2 | 0.020 |   0.107 |    0.119 | 
     | FE_RC_1493_0          | A1 ^ -> ZN ^ | AND2_X4  | 0.030 |   0.137 |    0.149 | 
     | FE_RC_1492_0          | A2 ^ -> ZN v | NAND3_X4 | 0.020 |   0.157 |    0.169 | 
     | g200125               | A1 v -> ZN ^ | NAND2_X4 | 0.018 |   0.175 |    0.186 | 
     | FE_OCPC1253_n_36570   | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.202 |    0.214 | 
     | g203029               | A1 ^ -> ZN ^ | AND2_X2  | 0.049 |   0.251 |    0.263 | 
     | FE_OCPC2111_n_39733   | A ^ -> Z ^   | BUF_X4   | 0.030 |   0.282 |    0.294 | 
     | FE_OCPC2113_n_39733   | A ^ -> ZN v  | INV_X4   | 0.017 |   0.299 |    0.311 | 
     | g170687               | B1 v -> ZN ^ | AOI22_X1 | 0.049 |   0.348 |    0.360 | 
     | g168865               | A1 ^ -> ZN v | NAND2_X1 | 0.016 |   0.364 |    0.376 | 
     | decoded_imm_j_reg[16] | D v          | DFF_X1   | 0.000 |   0.364 |    0.376 | 
     +------------------------------------------------------------------------------+ 
Path 1340: MET Setup Check with Pin count_cycle_reg[15]/CK 
Endpoint:   count_cycle_reg[15]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[6]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.015
- Setup                         0.024
+ Phase Shift                   0.400
= Required Time                 0.362
- Arrival Time                  0.350
= Slack Time                    0.012
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.015
     = Beginpoint Arrival Time       -0.015
     +----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                           |              |          |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[6]        | CK ^         |          |       |  -0.015 |   -0.003 | 
     | count_cycle_reg[6]        | CK ^ -> Q ^  | DFF_X1   | 0.116 |   0.101 |    0.113 | 
     | FE_OCPC1220_count_cycle_6 | A ^ -> Z ^   | BUF_X1   | 0.041 |   0.142 |    0.154 | 
     | inc_add_1428_40_g208968   | A1 ^ -> ZN ^ | AND4_X1  | 0.054 |   0.196 |    0.208 | 
     | g188927                   | A1 ^ -> ZN ^ | AND3_X2  | 0.043 |   0.239 |    0.251 | 
     | FE_OCPC2168_n_24848       | A ^ -> Z ^   | BUF_X2   | 0.031 |   0.270 |    0.282 | 
     | inc_add_1428_40_g188931   | A2 ^ -> ZN v | NAND2_X1 | 0.016 |   0.286 |    0.298 | 
     | inc_add_1428_40_g1170     | A v -> ZN v  | XNOR2_X1 | 0.036 |   0.322 |    0.334 | 
     | g172776                   | A1 v -> ZN v | AND2_X1  | 0.028 |   0.350 |    0.362 | 
     | count_cycle_reg[15]       | D v          | DFF_X1   | 0.000 |   0.350 |    0.362 | 
     +----------------------------------------------------------------------------------+ 
Path 1341: MET Setup Check with Pin cpuregs_reg[23][26]/CK 
Endpoint:   cpuregs_reg[23][26]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[21]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.087
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.458
- Arrival Time                  0.447
= Slack Time                    0.012
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[21]      | CK ^         |          |       |  -0.002 |    0.009 | 
     | reg_pc_reg[21]      | CK ^ -> Q ^  | DFF_X1   | 0.136 |   0.134 |    0.146 | 
     | FE_RC_483_0         | A2 ^ -> ZN v | NAND2_X1 | 0.022 |   0.156 |    0.168 | 
     | FE_RC_482_0         | A1 v -> ZN ^ | NOR2_X1  | 0.025 |   0.181 |    0.193 | 
     | add_1312_30_g186112 | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.224 |    0.236 | 
     | add_1312_30_g7577   | A1 ^ -> ZN ^ | AND2_X1  | 0.034 |   0.259 |    0.271 | 
     | add_1312_30_g7568   | A2 ^ -> ZN v | NAND2_X1 | 0.017 |   0.276 |    0.288 | 
     | FE_RC_3072_0        | A2 v -> ZN ^ | NAND2_X1 | 0.017 |   0.293 |    0.305 | 
     | FE_RC_3071_0        | A ^ -> ZN v  | OAI21_X1 | 0.021 |   0.314 |    0.326 | 
     | FE_RC_519_0         | A1 v -> ZN ^ | OAI22_X2 | 0.041 |   0.355 |    0.367 | 
     | FE_RC_517_0         | A1 ^ -> ZN v | NOR2_X4  | 0.016 |   0.371 |    0.383 | 
     | FE_RC_518_0         | A v -> ZN ^  | INV_X8   | 0.036 |   0.407 |    0.419 | 
     | g206063             | A1 ^ -> ZN v | NAND2_X1 | 0.022 |   0.430 |    0.442 | 
     | FE_RC_1242_0        | A2 v -> ZN ^ | NAND2_X1 | 0.017 |   0.447 |    0.458 | 
     | cpuregs_reg[23][26] | D ^          | DFF_X1   | 0.000 |   0.447 |    0.458 | 
     +----------------------------------------------------------------------------+ 
Path 1342: MET Setup Check with Pin cpuregs_reg[20][25]/CK 
Endpoint:   cpuregs_reg[20][25]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.084
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.456
- Arrival Time                  0.444
= Slack Time                    0.012
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.031 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.125 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.151 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.160 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.180 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.205 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.221 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.271 | 
     | g170963_dup195219   | A1 ^ -> ZN ^ | AND2_X2  | 0.053 |   0.312 |    0.324 | 
     | g195220             | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.351 |    0.362 | 
     | FE_OCPC2132_n_31171 | A ^ -> Z ^   | BUF_X8   | 0.035 |   0.385 |    0.397 | 
     | FE_OCPC2134_n_31171 | A ^ -> Z ^   | BUF_X2   | 0.032 |   0.417 |    0.429 | 
     | g186943             | A2 ^ -> ZN v | NAND2_X1 | 0.014 |   0.431 |    0.443 | 
     | FE_RC_1118_0        | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.444 |    0.456 | 
     | cpuregs_reg[20][25] | D ^          | DFF_X1   | 0.000 |   0.444 |    0.456 | 
     +----------------------------------------------------------------------------+ 
Path 1343: MET Setup Check with Pin decoded_imm_reg[20]/CK 
Endpoint:   decoded_imm_reg[20]/D (v) checked with  leading edge of 'clk'
Beginpoint: decoder_trigger_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.001
- Setup                         0.025
+ Phase Shift                   0.400
= Required Time                 0.374
- Arrival Time                  0.362
= Slack Time                    0.012
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | decoder_trigger_reg | CK ^         |          |       |  -0.006 |    0.006 | 
     | decoder_trigger_reg | CK ^ -> Q v  | DFF_X1   | 0.110 |   0.104 |    0.116 | 
     | g97079__206495      | A1 v -> ZN ^ | NAND2_X4 | 0.032 |   0.137 |    0.148 | 
     | g205410             | A1 ^ -> ZN v | NOR2_X2  | 0.020 |   0.157 |    0.168 | 
     | g195938             | A2 v -> ZN ^ | NOR2_X1  | 0.074 |   0.230 |    0.242 | 
     | FE_RC_1564_0        | B2 ^ -> ZN v | AOI21_X2 | 0.021 |   0.251 |    0.263 | 
     | FE_OCPC1200_n_36836 | A v -> ZN ^  | INV_X1   | 0.050 |   0.300 |    0.312 | 
     | g192156             | A1 ^ -> ZN ^ | AND2_X4  | 0.048 |   0.349 |    0.361 | 
     | g189832             | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.362 |    0.374 | 
     | decoded_imm_reg[20] | D v          | DFF_X2   | 0.000 |   0.362 |    0.374 | 
     +----------------------------------------------------------------------------+ 
Path 1344: MET Setup Check with Pin count_cycle_reg[25]/CK 
Endpoint:   count_cycle_reg[25]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[11]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.014
- Setup                         0.023
+ Phase Shift                   0.400
= Required Time                 0.363
- Arrival Time                  0.351
= Slack Time                    0.012
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.015
     = Beginpoint Arrival Time       -0.015
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[11]     | CK ^         |          |       |  -0.015 |   -0.003 | 
     | count_cycle_reg[11]     | CK ^ -> Q ^  | DFF_X1   | 0.124 |   0.109 |    0.121 | 
     | inc_add_1428_40_g186137 | A1 ^ -> ZN ^ | AND2_X1  | 0.042 |   0.152 |    0.164 | 
     | inc_add_1428_40_g191310 | A2 ^ -> ZN ^ | AND2_X1  | 0.037 |   0.189 |    0.201 | 
     | g189435_dup             | A1 ^ -> ZN ^ | AND4_X2  | 0.069 |   0.257 |    0.269 | 
     | g191326                 | A1 ^ -> ZN v | NAND3_X1 | 0.028 |   0.285 |    0.297 | 
     | inc_add_1428_40_g1136   | A v -> ZN v  | XNOR2_X1 | 0.038 |   0.323 |    0.335 | 
     | g172767                 | A1 v -> ZN v | AND2_X1  | 0.028 |   0.351 |    0.363 | 
     | count_cycle_reg[25]     | D v          | DFF_X1   | 0.000 |   0.351 |    0.363 | 
     +--------------------------------------------------------------------------------+ 
Path 1345: MET Setup Check with Pin cpuregs_reg[26][26]/CK 
Endpoint:   cpuregs_reg[26][26]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[21]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.085
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.456
- Arrival Time                  0.444
= Slack Time                    0.012
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[21]      | CK ^         |          |       |  -0.002 |    0.010 | 
     | reg_pc_reg[21]      | CK ^ -> Q ^  | DFF_X1   | 0.136 |   0.134 |    0.146 | 
     | FE_RC_483_0         | A2 ^ -> ZN v | NAND2_X1 | 0.022 |   0.156 |    0.168 | 
     | FE_RC_482_0         | A1 v -> ZN ^ | NOR2_X1  | 0.025 |   0.181 |    0.193 | 
     | add_1312_30_g186112 | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.224 |    0.236 | 
     | add_1312_30_g7577   | A1 ^ -> ZN ^ | AND2_X1  | 0.034 |   0.259 |    0.271 | 
     | add_1312_30_g7568   | A2 ^ -> ZN v | NAND2_X1 | 0.017 |   0.276 |    0.288 | 
     | FE_RC_3072_0        | A2 v -> ZN ^ | NAND2_X1 | 0.017 |   0.293 |    0.305 | 
     | FE_RC_3071_0        | A ^ -> ZN v  | OAI21_X1 | 0.021 |   0.314 |    0.326 | 
     | FE_RC_519_0         | A1 v -> ZN ^ | OAI22_X2 | 0.041 |   0.355 |    0.367 | 
     | FE_RC_517_0         | A1 ^ -> ZN v | NOR2_X4  | 0.016 |   0.371 |    0.383 | 
     | FE_RC_518_0         | A v -> ZN ^  | INV_X8   | 0.036 |   0.407 |    0.419 | 
     | g202235             | A1 ^ -> ZN v | NAND2_X1 | 0.022 |   0.430 |    0.442 | 
     | FE_RC_1225_0        | A1 v -> ZN ^ | NAND2_X1 | 0.014 |   0.444 |    0.456 | 
     | cpuregs_reg[26][26] | D ^          | DFF_X1   | 0.000 |   0.444 |    0.456 | 
     +----------------------------------------------------------------------------+ 
Path 1346: MET Setup Check with Pin cpuregs_reg[24][12]/CK 
Endpoint:   cpuregs_reg[24][12]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.078
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.448
- Arrival Time                  0.436
= Slack Time                    0.012
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.004 |    0.008 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.149 |   0.146 |    0.158 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2   | 0.060 |   0.205 |    0.217 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4  | 0.024 |   0.229 |    0.241 | 
     | add_1312_30_g182878 | A1 v -> ZN ^ | NOR2_X1   | 0.030 |   0.259 |    0.271 | 
     | add_1312_30_g7542   | A ^ -> ZN ^  | XNOR2_X1  | 0.045 |   0.304 |    0.316 | 
     | g182694             | A1 ^ -> ZN v | NAND2_X2  | 0.020 |   0.324 |    0.336 | 
     | g203958             | A v -> ZN ^  | OAI221_X2 | 0.033 |   0.357 |    0.369 | 
     | FE_OFC710_n_40656   | A ^ -> Z ^   | BUF_X8    | 0.037 |   0.394 |    0.406 | 
     | g190466             | A2 ^ -> ZN v | NAND2_X1  | 0.021 |   0.415 |    0.427 | 
     | g168254             | A v -> ZN ^  | OAI21_X1  | 0.021 |   0.436 |    0.448 | 
     | cpuregs_reg[24][12] | D ^          | DFF_X1    | 0.000 |   0.436 |    0.448 | 
     +-----------------------------------------------------------------------------+ 
Path 1347: MET Setup Check with Pin cpuregs_reg[10][26]/CK 
Endpoint:   cpuregs_reg[10][26]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[21]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.083
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.455
- Arrival Time                  0.443
= Slack Time                    0.012
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[21]      | CK ^         |          |       |  -0.002 |    0.010 | 
     | reg_pc_reg[21]      | CK ^ -> Q ^  | DFF_X1   | 0.136 |   0.134 |    0.146 | 
     | FE_RC_483_0         | A2 ^ -> ZN v | NAND2_X1 | 0.022 |   0.156 |    0.168 | 
     | FE_RC_482_0         | A1 v -> ZN ^ | NOR2_X1  | 0.025 |   0.181 |    0.193 | 
     | add_1312_30_g186112 | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.224 |    0.236 | 
     | add_1312_30_g7577   | A1 ^ -> ZN ^ | AND2_X1  | 0.034 |   0.259 |    0.271 | 
     | add_1312_30_g7568   | A2 ^ -> ZN v | NAND2_X1 | 0.017 |   0.276 |    0.288 | 
     | FE_RC_3072_0        | A2 v -> ZN ^ | NAND2_X1 | 0.017 |   0.293 |    0.305 | 
     | FE_RC_3071_0        | A ^ -> ZN v  | OAI21_X1 | 0.021 |   0.314 |    0.326 | 
     | FE_RC_519_0         | A1 v -> ZN ^ | OAI22_X2 | 0.041 |   0.355 |    0.367 | 
     | FE_RC_517_0         | A1 ^ -> ZN v | NOR2_X4  | 0.016 |   0.371 |    0.383 | 
     | FE_RC_518_0         | A v -> ZN ^  | INV_X8   | 0.036 |   0.407 |    0.419 | 
     | g194421             | A1 ^ -> ZN v | NAND2_X1 | 0.021 |   0.429 |    0.441 | 
     | FE_RC_1195_0        | A1 v -> ZN ^ | NAND2_X1 | 0.014 |   0.443 |    0.455 | 
     | cpuregs_reg[10][26] | D ^          | DFF_X1   | 0.000 |   0.443 |    0.455 | 
     +----------------------------------------------------------------------------+ 
Path 1348: MET Setup Check with Pin cpuregs_reg[14][25]/CK 
Endpoint:   cpuregs_reg[14][25]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.082
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.452
- Arrival Time                  0.440
= Slack Time                    0.012
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |    0.008 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.158 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.191 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.227 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.259 |    0.271 | 
     | add_1312_30_g7567   | A1 ^ -> ZN ^ | AND2_X2  | 0.035 |   0.294 |    0.306 | 
     | FE_RC_491_0         | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.307 |    0.319 | 
     | FE_RC_490_0         | A v -> ZN ^  | OAI21_X1 | 0.023 |   0.329 |    0.341 | 
     | g182534             | B1 ^ -> ZN v | AOI21_X2 | 0.025 |   0.354 |    0.366 | 
     | FE_OCPC978_n_18238  | A v -> Z v   | BUF_X8   | 0.035 |   0.389 |    0.401 | 
     | FE_OCPC981_n_18238  | A v -> ZN ^  | INV_X8   | 0.019 |   0.408 |    0.420 | 
     | g191554             | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.421 |    0.433 | 
     | g168990             | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.440 |    0.452 | 
     | cpuregs_reg[14][25] | D ^          | DFF_X1   | 0.000 |   0.440 |    0.452 | 
     +----------------------------------------------------------------------------+ 
Path 1349: MET Setup Check with Pin cpuregs_reg[5][23]/CK 
Endpoint:   cpuregs_reg[5][23]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[16]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.083
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.455
- Arrival Time                  0.443
= Slack Time                    0.012
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[16]        | CK ^         |          |       |  -0.003 |    0.009 | 
     | reg_pc_reg[16]        | CK ^ -> Q ^  | DFF_X1   | 0.120 |   0.117 |    0.129 | 
     | FE_OCPC2058_reg_pc_16 | A ^ -> Z ^   | BUF_X8   | 0.032 |   0.149 |    0.161 | 
     | add_1312_30_g204051   | A2 ^ -> ZN ^ | AND4_X1  | 0.073 |   0.223 |    0.235 | 
     | add_1312_30_g7601     | A1 ^ -> ZN ^ | AND3_X1  | 0.046 |   0.269 |    0.281 | 
     | add_1312_30_g7572     | A2 ^ -> ZN ^ | AND2_X2  | 0.031 |   0.300 |    0.312 | 
     | FE_RC_576_0           | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.312 |    0.324 | 
     | FE_RC_575_0           | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.331 |    0.343 | 
     | FE_RC_573_0           | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.350 |    0.362 | 
     | FE_RC_571_0           | A1 v -> ZN ^ | NAND2_X2 | 0.022 |   0.373 |    0.385 | 
     | FE_RC_572_0           | A ^ -> ZN v  | INV_X4   | 0.017 |   0.390 |    0.402 | 
     | FE_OFC177_n_18242     | A v -> ZN ^  | INV_X16  | 0.023 |   0.413 |    0.425 | 
     | g170395               | A1 ^ -> ZN v | NAND2_X1 | 0.018 |   0.430 |    0.442 | 
     | FE_RC_559_0           | A1 v -> ZN ^ | NAND2_X1 | 0.012 |   0.443 |    0.455 | 
     | cpuregs_reg[5][23]    | D ^          | DFF_X1   | 0.000 |   0.443 |    0.455 | 
     +------------------------------------------------------------------------------+ 
Path 1350: MET Setup Check with Pin cpuregs_reg[4][20]/CK 
Endpoint:   cpuregs_reg[4][20]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.084
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.454
- Arrival Time                  0.442
= Slack Time                    0.012
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |    0.008 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.158 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.191 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.227 | 
     | add_1312_30_g175238 | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.257 |    0.269 | 
     | add_1312_30_g7556   | A1 ^ -> ZN ^ | AND2_X1  | 0.042 |   0.299 |    0.311 | 
     | add_1312_30_g7540   | A ^ -> ZN ^  | XNOR2_X2 | 0.038 |   0.337 |    0.349 | 
     | g171927             | B1 ^ -> ZN v | AOI21_X2 | 0.027 |   0.364 |    0.376 | 
     | FE_OCPC1542_n_2193  | A v -> ZN ^  | INV_X8   | 0.036 |   0.400 |    0.412 | 
     | g190363             | A1 ^ -> ZN v | NAND2_X1 | 0.022 |   0.422 |    0.434 | 
     | g194085             | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.442 |    0.454 | 
     | cpuregs_reg[4][20]  | D ^          | DFF_X1   | 0.000 |   0.442 |    0.454 | 
     +----------------------------------------------------------------------------+ 
Path 1351: MET Setup Check with Pin cpuregs_reg[29][23]/CK 
Endpoint:   cpuregs_reg[29][23]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[16]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.083
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.454
- Arrival Time                  0.442
= Slack Time                    0.012
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[16]        | CK ^         |          |       |  -0.003 |    0.009 | 
     | reg_pc_reg[16]        | CK ^ -> Q ^  | DFF_X1   | 0.120 |   0.117 |    0.129 | 
     | FE_OCPC2058_reg_pc_16 | A ^ -> Z ^   | BUF_X8   | 0.032 |   0.149 |    0.162 | 
     | add_1312_30_g204051   | A2 ^ -> ZN ^ | AND4_X1  | 0.073 |   0.223 |    0.235 | 
     | add_1312_30_g7601     | A1 ^ -> ZN ^ | AND3_X1  | 0.046 |   0.269 |    0.281 | 
     | add_1312_30_g7572     | A2 ^ -> ZN ^ | AND2_X2  | 0.031 |   0.300 |    0.312 | 
     | FE_RC_576_0           | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.312 |    0.324 | 
     | FE_RC_575_0           | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.331 |    0.343 | 
     | FE_RC_573_0           | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.350 |    0.362 | 
     | FE_RC_571_0           | A1 v -> ZN ^ | NAND2_X2 | 0.022 |   0.373 |    0.385 | 
     | FE_RC_572_0           | A ^ -> ZN v  | INV_X4   | 0.017 |   0.390 |    0.402 | 
     | FE_OFC177_n_18242     | A v -> ZN ^  | INV_X16  | 0.023 |   0.413 |    0.425 | 
     | g194121               | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.429 |    0.442 | 
     | FE_RC_535_0           | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.442 |    0.454 | 
     | cpuregs_reg[29][23]   | D ^          | DFF_X1   | 0.000 |   0.442 |    0.454 | 
     +------------------------------------------------------------------------------+ 
Path 1352: MET Setup Check with Pin decoded_imm_reg[25]/CK 
Endpoint:   decoded_imm_reg[25]/D (^) checked with  leading edge of 'clk'
Beginpoint: decoder_trigger_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.001
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.371
- Arrival Time                  0.358
= Slack Time                    0.012
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                 |              |          |       |  Time   |   Time   | 
     |---------------------------------+--------------+----------+-------+---------+----------| 
     | decoder_trigger_reg             | CK ^         |          |       |  -0.006 |    0.006 | 
     | decoder_trigger_reg             | CK ^ -> Q ^  | DFF_X1   | 0.123 |   0.117 |    0.129 | 
     | g97079__206495                  | A1 ^ -> ZN v | NAND2_X4 | 0.031 |   0.148 |    0.160 | 
     | FE_OFC543_n_43238               | A v -> Z v   | BUF_X4   | 0.036 |   0.184 |    0.196 | 
     | FE_OCPC1661_FE_OFN45690_n_43238 | A v -> ZN ^  | INV_X4   | 0.020 |   0.203 |    0.216 | 
     | g280                            | A1 ^ -> ZN ^ | AND2_X4  | 0.047 |   0.250 |    0.262 | 
     | FE_OCPC1698_n_19992             | A ^ -> Z ^   | BUF_X8   | 0.033 |   0.283 |    0.295 | 
     | g189829                         | A1 ^ -> ZN v | NAND2_X1 | 0.024 |   0.307 |    0.319 | 
     | g192156                         | A2 v -> ZN v | AND2_X4  | 0.037 |   0.345 |    0.357 | 
     | g189837                         | A1 v -> ZN ^ | NAND2_X1 | 0.014 |   0.358 |    0.371 | 
     | decoded_imm_reg[25]             | D ^          | DFF_X1   | 0.000 |   0.358 |    0.371 | 
     +----------------------------------------------------------------------------------------+ 
Path 1353: MET Setup Check with Pin count_cycle_reg[35]/CK 
Endpoint:   count_cycle_reg[35]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[16]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.013
- Setup                         0.024
+ Phase Shift                   0.400
= Required Time                 0.362
- Arrival Time                  0.350
= Slack Time                    0.012
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-----------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                  |              |          |       |  Time   |   Time   | 
     |----------------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[16]              | CK ^         |          |       |   0.014 |    0.026 | 
     | count_cycle_reg[16]              | CK ^ -> Q ^  | DFF_X1   | 0.117 |   0.131 |    0.143 | 
     | inc_add_1428_40_g188502          | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.174 |    0.186 | 
     | FE_RC_3339_0                     | A1 ^ -> ZN v | NAND4_X4 | 0.024 |   0.198 |    0.210 | 
     | FE_RC_3340_0                     | A v -> ZN ^  | INV_X4   | 0.019 |   0.217 |    0.229 | 
     | inc_add_1428_40_g1194_185486_dup | A1 ^ -> ZN ^ | AND4_X4  | 0.058 |   0.275 |    0.287 | 
     | g188754                          | A1 ^ -> ZN ^ | AND2_X2  | 0.034 |   0.309 |    0.321 | 
     | FE_RC_4128_0                     | A2 ^ -> ZN ^ | OR2_X1   | 0.029 |   0.337 |    0.350 | 
     | FE_RC_4126_0                     | B2 ^ -> ZN v | AOI21_X2 | 0.013 |   0.350 |    0.362 | 
     | count_cycle_reg[35]              | D v          | DFF_X1   | 0.000 |   0.350 |    0.362 | 
     +-----------------------------------------------------------------------------------------+ 
Path 1354: MET Setup Check with Pin cpuregs_reg[11][26]/CK 
Endpoint:   cpuregs_reg[11][26]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[21]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.083
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.455
- Arrival Time                  0.443
= Slack Time                    0.012
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[21]      | CK ^         |          |       |  -0.002 |    0.010 | 
     | reg_pc_reg[21]      | CK ^ -> Q ^  | DFF_X1   | 0.136 |   0.134 |    0.146 | 
     | FE_RC_483_0         | A2 ^ -> ZN v | NAND2_X1 | 0.022 |   0.156 |    0.169 | 
     | FE_RC_482_0         | A1 v -> ZN ^ | NOR2_X1  | 0.025 |   0.181 |    0.194 | 
     | add_1312_30_g186112 | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.224 |    0.237 | 
     | add_1312_30_g7577   | A1 ^ -> ZN ^ | AND2_X1  | 0.034 |   0.259 |    0.271 | 
     | add_1312_30_g7568   | A2 ^ -> ZN v | NAND2_X1 | 0.017 |   0.276 |    0.288 | 
     | FE_RC_3072_0        | A2 v -> ZN ^ | NAND2_X1 | 0.017 |   0.293 |    0.306 | 
     | FE_RC_3071_0        | A ^ -> ZN v  | OAI21_X1 | 0.021 |   0.314 |    0.327 | 
     | FE_RC_519_0         | A1 v -> ZN ^ | OAI22_X2 | 0.041 |   0.355 |    0.367 | 
     | FE_RC_517_0         | A1 ^ -> ZN v | NOR2_X4  | 0.016 |   0.371 |    0.384 | 
     | FE_RC_518_0         | A v -> ZN ^  | INV_X8   | 0.036 |   0.407 |    0.420 | 
     | g205585             | A1 ^ -> ZN v | NAND2_X1 | 0.021 |   0.429 |    0.441 | 
     | FE_RC_993_0         | A1 v -> ZN ^ | NAND2_X1 | 0.014 |   0.443 |    0.455 | 
     | cpuregs_reg[11][26] | D ^          | DFF_X1   | 0.000 |   0.443 |    0.455 | 
     +----------------------------------------------------------------------------+ 
Path 1355: MET Setup Check with Pin cpuregs_reg[26][25]/CK 
Endpoint:   cpuregs_reg[26][25]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.084
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.456
- Arrival Time                  0.444
= Slack Time                    0.012
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |    0.009 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.158 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.191 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.227 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.259 |    0.272 | 
     | add_1312_30_g7567   | A1 ^ -> ZN ^ | AND2_X2  | 0.035 |   0.294 |    0.307 | 
     | FE_RC_491_0         | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.307 |    0.319 | 
     | FE_RC_490_0         | A v -> ZN ^  | OAI21_X1 | 0.023 |   0.329 |    0.342 | 
     | g182534             | B1 ^ -> ZN v | AOI21_X2 | 0.025 |   0.354 |    0.367 | 
     | FE_OCPC978_n_18238  | A v -> Z v   | BUF_X8   | 0.035 |   0.389 |    0.401 | 
     | FE_OCPC977_n_18238  | A v -> ZN ^  | INV_X8   | 0.023 |   0.411 |    0.424 | 
     | g202231             | A2 ^ -> ZN v | NAND2_X1 | 0.019 |   0.430 |    0.443 | 
     | FE_RC_979_0         | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.444 |    0.456 | 
     | cpuregs_reg[26][25] | D ^          | DFF_X1   | 0.000 |   0.444 |    0.456 | 
     +----------------------------------------------------------------------------+ 
Path 1356: MET Setup Check with Pin cpuregs_reg[6][25]/CK 
Endpoint:   cpuregs_reg[6][25]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.084
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.455
- Arrival Time                  0.443
= Slack Time                    0.012
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |    0.009 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.158 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.191 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.227 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.259 |    0.272 | 
     | add_1312_30_g7567   | A1 ^ -> ZN ^ | AND2_X2  | 0.035 |   0.294 |    0.307 | 
     | FE_RC_491_0         | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.307 |    0.319 | 
     | FE_RC_490_0         | A v -> ZN ^  | OAI21_X1 | 0.023 |   0.329 |    0.342 | 
     | g182534             | B1 ^ -> ZN v | AOI21_X2 | 0.025 |   0.354 |    0.367 | 
     | FE_OCPC978_n_18238  | A v -> Z v   | BUF_X8   | 0.035 |   0.389 |    0.401 | 
     | FE_OCPC977_n_18238  | A v -> ZN ^  | INV_X8   | 0.023 |   0.411 |    0.424 | 
     | g188073             | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.430 |    0.443 | 
     | FE_RC_1128_0        | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.443 |    0.455 | 
     | cpuregs_reg[6][25]  | D ^          | DFF_X1   | 0.000 |   0.443 |    0.455 | 
     +----------------------------------------------------------------------------+ 
Path 1357: MET Setup Check with Pin decoded_imm_reg[28]/CK 
Endpoint:   decoded_imm_reg[28]/D (^) checked with  leading edge of 'clk'
Beginpoint: decoder_trigger_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.001
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.371
- Arrival Time                  0.358
= Slack Time                    0.012
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                 |              |          |       |  Time   |   Time   | 
     |---------------------------------+--------------+----------+-------+---------+----------| 
     | decoder_trigger_reg             | CK ^         |          |       |  -0.006 |    0.006 | 
     | decoder_trigger_reg             | CK ^ -> Q ^  | DFF_X1   | 0.123 |   0.117 |    0.129 | 
     | g97079__206495                  | A1 ^ -> ZN v | NAND2_X4 | 0.031 |   0.148 |    0.160 | 
     | FE_OFC543_n_43238               | A v -> Z v   | BUF_X4   | 0.036 |   0.184 |    0.196 | 
     | FE_OCPC1661_FE_OFN45690_n_43238 | A v -> ZN ^  | INV_X4   | 0.020 |   0.203 |    0.216 | 
     | g280                            | A1 ^ -> ZN ^ | AND2_X4  | 0.047 |   0.250 |    0.263 | 
     | FE_OCPC1698_n_19992             | A ^ -> Z ^   | BUF_X8   | 0.033 |   0.283 |    0.295 | 
     | g189829                         | A1 ^ -> ZN v | NAND2_X1 | 0.024 |   0.307 |    0.320 | 
     | g192156                         | A2 v -> ZN v | AND2_X4  | 0.037 |   0.345 |    0.357 | 
     | g189836                         | A1 v -> ZN ^ | NAND2_X1 | 0.014 |   0.358 |    0.371 | 
     | decoded_imm_reg[28]             | D ^          | DFF_X1   | 0.000 |   0.358 |    0.371 | 
     +----------------------------------------------------------------------------------------+ 
Path 1358: MET Setup Check with Pin decoded_imm_reg[29]/CK 
Endpoint:   decoded_imm_reg[29]/D (^) checked with  leading edge of 'clk'
Beginpoint: decoder_trigger_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.001
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.371
- Arrival Time                  0.358
= Slack Time                    0.012
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                 |              |          |       |  Time   |   Time   | 
     |---------------------------------+--------------+----------+-------+---------+----------| 
     | decoder_trigger_reg             | CK ^         |          |       |  -0.006 |    0.006 | 
     | decoder_trigger_reg             | CK ^ -> Q ^  | DFF_X1   | 0.123 |   0.117 |    0.129 | 
     | g97079__206495                  | A1 ^ -> ZN v | NAND2_X4 | 0.031 |   0.148 |    0.160 | 
     | FE_OFC543_n_43238               | A v -> Z v   | BUF_X4   | 0.036 |   0.184 |    0.196 | 
     | FE_OCPC1661_FE_OFN45690_n_43238 | A v -> ZN ^  | INV_X4   | 0.020 |   0.203 |    0.216 | 
     | g280                            | A1 ^ -> ZN ^ | AND2_X4  | 0.047 |   0.250 |    0.263 | 
     | FE_OCPC1698_n_19992             | A ^ -> Z ^   | BUF_X8   | 0.033 |   0.283 |    0.295 | 
     | g189829                         | A1 ^ -> ZN v | NAND2_X1 | 0.024 |   0.307 |    0.320 | 
     | g192156                         | A2 v -> ZN v | AND2_X4  | 0.037 |   0.345 |    0.357 | 
     | g189834                         | A1 v -> ZN ^ | NAND2_X1 | 0.014 |   0.358 |    0.371 | 
     | decoded_imm_reg[29]             | D ^          | DFF_X1   | 0.000 |   0.358 |    0.371 | 
     +----------------------------------------------------------------------------------------+ 
Path 1359: MET Setup Check with Pin count_cycle_reg[28]/CK 
Endpoint:   count_cycle_reg[28]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[11]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.015
- Setup                         0.023
+ Phase Shift                   0.400
= Required Time                 0.362
- Arrival Time                  0.350
= Slack Time                    0.012
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.015
     = Beginpoint Arrival Time       -0.015
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[11]     | CK ^         |          |       |  -0.015 |   -0.002 | 
     | count_cycle_reg[11]     | CK ^ -> Q ^  | DFF_X1   | 0.124 |   0.109 |    0.122 | 
     | inc_add_1428_40_g186137 | A1 ^ -> ZN ^ | AND2_X1  | 0.042 |   0.152 |    0.164 | 
     | inc_add_1428_40_g191310 | A2 ^ -> ZN ^ | AND2_X1  | 0.037 |   0.189 |    0.201 | 
     | g191309                 | A1 ^ -> ZN ^ | AND4_X2  | 0.068 |   0.257 |    0.269 | 
     | g191308                 | A1 ^ -> ZN v | NAND3_X1 | 0.027 |   0.283 |    0.296 | 
     | inc_add_1428_40_g193704 | A v -> ZN v  | XNOR2_X1 | 0.038 |   0.322 |    0.334 | 
     | g193703                 | A1 v -> ZN v | AND2_X1  | 0.028 |   0.350 |    0.362 | 
     | count_cycle_reg[28]     | D v          | DFF_X1   | 0.000 |   0.350 |    0.362 | 
     +--------------------------------------------------------------------------------+ 
Path 1360: MET Setup Check with Pin cpuregs_reg[9][5]/CK 
Endpoint:   cpuregs_reg[9][5]/D  (v) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.069
- Setup                         0.025
+ Phase Shift                   0.400
= Required Time                 0.445
- Arrival Time                  0.432
= Slack Time                    0.012
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.032 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.125 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.152 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.161 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.181 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.205 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.221 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.271 | 
     | g207586             | A1 ^ -> ZN ^ | AND2_X4  | 0.049 |   0.308 |    0.320 | 
     | g189047_dup         | A1 ^ -> ZN ^ | AND2_X4  | 0.041 |   0.349 |    0.361 | 
     | FE_OCPC2088_n_26486 | A ^ -> Z ^   | BUF_X4   | 0.032 |   0.381 |    0.393 | 
     | FE_OCPC2090_n_26486 | A ^ -> Z ^   | BUF_X2   | 0.032 |   0.413 |    0.425 | 
     | g190565             | B1 ^ -> ZN v | OAI22_X1 | 0.019 |   0.432 |    0.445 | 
     | cpuregs_reg[9][5]   | D v          | DFF_X1   | 0.000 |   0.432 |    0.445 | 
     +----------------------------------------------------------------------------+ 
Path 1361: MET Setup Check with Pin cpuregs_reg[20][19]/CK 
Endpoint:   cpuregs_reg[20][19]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.069
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.441
- Arrival Time                  0.428
= Slack Time                    0.012
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                 |              |          |       |  Time   |   Time   | 
     |---------------------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]                   | CK ^         |          |       |  -0.004 |    0.009 | 
     | reg_pc_reg[7]                   | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.158 | 
     | g201449                         | A1 ^ -> ZN ^ | AND3_X1  | 0.057 |   0.203 |    0.215 | 
     | g192202_dup                     | A2 ^ -> ZN v | NAND2_X2 | 0.017 |   0.220 |    0.232 | 
     | g203880                         | A1 v -> ZN ^ | NOR2_X1  | 0.024 |   0.244 |    0.257 | 
     | FE_RC_3221_0                    | A2 ^ -> ZN v | NAND3_X1 | 0.025 |   0.269 |    0.281 | 
     | add_1312_30_g7547               | A v -> ZN ^  | XNOR2_X1 | 0.036 |   0.305 |    0.317 | 
     | FE_RC_4135_0                    | A1 ^ -> ZN v | NAND2_X2 | 0.021 |   0.326 |    0.339 | 
     | FE_RC_4134_0                    | A1 v -> ZN ^ | NAND3_X4 | 0.021 |   0.348 |    0.360 | 
     | FE_OFC535_n_21762               | A ^ -> ZN v  | INV_X8   | 0.016 |   0.364 |    0.376 | 
     | FE_OCPC1009_FE_OFN45682_n_21762 | A v -> ZN ^  | INV_X4   | 0.029 |   0.393 |    0.405 | 
     | g170550                         | A2 ^ -> ZN v | NAND2_X1 | 0.022 |   0.414 |    0.427 | 
     | FE_RC_1256_0                    | A1 v -> ZN ^ | NAND2_X1 | 0.014 |   0.428 |    0.441 | 
     | cpuregs_reg[20][19]             | D ^          | DFF_X1   | 0.000 |   0.428 |    0.441 | 
     +----------------------------------------------------------------------------------------+ 
Path 1362: MET Setup Check with Pin cpuregs_reg[9][6]/CK 
Endpoint:   cpuregs_reg[9][6]/D  (v) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.069
- Setup                         0.025
+ Phase Shift                   0.400
= Required Time                 0.444
- Arrival Time                  0.432
= Slack Time                    0.012
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.032 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.125 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.152 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.161 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.181 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.205 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.221 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.271 | 
     | g207586             | A1 ^ -> ZN ^ | AND2_X4  | 0.049 |   0.308 |    0.320 | 
     | g189047_dup         | A1 ^ -> ZN ^ | AND2_X4  | 0.041 |   0.349 |    0.361 | 
     | FE_OCPC2088_n_26486 | A ^ -> Z ^   | BUF_X4   | 0.032 |   0.381 |    0.393 | 
     | FE_OCPC2090_n_26486 | A ^ -> Z ^   | BUF_X2   | 0.032 |   0.413 |    0.425 | 
     | g190563             | B1 ^ -> ZN v | OAI22_X1 | 0.019 |   0.432 |    0.444 | 
     | cpuregs_reg[9][6]   | D v          | DFF_X1   | 0.000 |   0.432 |    0.444 | 
     +----------------------------------------------------------------------------+ 
Path 1363: MET Setup Check with Pin decoded_imm_reg[22]/CK 
Endpoint:   decoded_imm_reg[22]/D (^) checked with  leading edge of 'clk'
Beginpoint: decoder_trigger_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.001
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.370
- Arrival Time                  0.358
= Slack Time                    0.012
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                 |              |          |       |  Time   |   Time   | 
     |---------------------------------+--------------+----------+-------+---------+----------| 
     | decoder_trigger_reg             | CK ^         |          |       |  -0.006 |    0.006 | 
     | decoder_trigger_reg             | CK ^ -> Q ^  | DFF_X1   | 0.123 |   0.117 |    0.129 | 
     | g97079__206495                  | A1 ^ -> ZN v | NAND2_X4 | 0.031 |   0.148 |    0.160 | 
     | FE_OFC543_n_43238               | A v -> Z v   | BUF_X4   | 0.036 |   0.184 |    0.196 | 
     | FE_OCPC1661_FE_OFN45690_n_43238 | A v -> ZN ^  | INV_X4   | 0.020 |   0.203 |    0.216 | 
     | g280                            | A1 ^ -> ZN ^ | AND2_X4  | 0.047 |   0.250 |    0.263 | 
     | FE_OCPC1698_n_19992             | A ^ -> Z ^   | BUF_X8   | 0.033 |   0.283 |    0.296 | 
     | g189829                         | A1 ^ -> ZN v | NAND2_X1 | 0.024 |   0.307 |    0.320 | 
     | g192156                         | A2 v -> ZN v | AND2_X4  | 0.037 |   0.345 |    0.357 | 
     | g189840                         | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.358 |    0.370 | 
     | decoded_imm_reg[22]             | D ^          | DFF_X1   | 0.000 |   0.358 |    0.370 | 
     +----------------------------------------------------------------------------------------+ 
Path 1364: MET Setup Check with Pin cpuregs_reg[29][19]/CK 
Endpoint:   cpuregs_reg[29][19]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.073
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.442
- Arrival Time                  0.430
= Slack Time                    0.013
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                 |              |          |       |  Time   |   Time   | 
     |---------------------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]                   | CK ^         |          |       |  -0.004 |    0.009 | 
     | reg_pc_reg[7]                   | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.158 | 
     | g201449                         | A1 ^ -> ZN ^ | AND3_X1  | 0.057 |   0.203 |    0.215 | 
     | g192202_dup                     | A2 ^ -> ZN v | NAND2_X2 | 0.017 |   0.220 |    0.232 | 
     | g203880                         | A1 v -> ZN ^ | NOR2_X1  | 0.024 |   0.244 |    0.257 | 
     | FE_RC_3221_0                    | A2 ^ -> ZN v | NAND3_X1 | 0.025 |   0.269 |    0.281 | 
     | add_1312_30_g7547               | A v -> ZN ^  | XNOR2_X1 | 0.036 |   0.305 |    0.317 | 
     | FE_RC_4135_0                    | A1 ^ -> ZN v | NAND2_X2 | 0.021 |   0.326 |    0.339 | 
     | FE_RC_4134_0                    | A1 v -> ZN ^ | NAND3_X4 | 0.021 |   0.348 |    0.360 | 
     | FE_OFC535_n_21762               | A ^ -> ZN v  | INV_X8   | 0.016 |   0.364 |    0.376 | 
     | FE_OCPC1009_FE_OFN45682_n_21762 | A v -> ZN ^  | INV_X4   | 0.029 |   0.393 |    0.405 | 
     | g194108                         | A2 ^ -> ZN v | NAND2_X1 | 0.018 |   0.411 |    0.424 | 
     | g169826                         | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.430 |    0.442 | 
     | cpuregs_reg[29][19]             | D ^          | DFF_X1   | 0.000 |   0.430 |    0.442 | 
     +----------------------------------------------------------------------------------------+ 
Path 1365: MET Setup Check with Pin decoded_imm_reg[23]/CK 
Endpoint:   decoded_imm_reg[23]/D (^) checked with  leading edge of 'clk'
Beginpoint: decoder_trigger_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.001
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.371
- Arrival Time                  0.358
= Slack Time                    0.013
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                 |              |          |       |  Time   |   Time   | 
     |---------------------------------+--------------+----------+-------+---------+----------| 
     | decoder_trigger_reg             | CK ^         |          |       |  -0.006 |    0.006 | 
     | decoder_trigger_reg             | CK ^ -> Q ^  | DFF_X1   | 0.123 |   0.117 |    0.129 | 
     | g97079__206495                  | A1 ^ -> ZN v | NAND2_X4 | 0.031 |   0.148 |    0.160 | 
     | FE_OFC543_n_43238               | A v -> Z v   | BUF_X4   | 0.036 |   0.184 |    0.196 | 
     | FE_OCPC1661_FE_OFN45690_n_43238 | A v -> ZN ^  | INV_X4   | 0.020 |   0.203 |    0.216 | 
     | g280                            | A1 ^ -> ZN ^ | AND2_X4  | 0.047 |   0.250 |    0.263 | 
     | FE_OCPC1698_n_19992             | A ^ -> Z ^   | BUF_X8   | 0.033 |   0.283 |    0.296 | 
     | g189829                         | A1 ^ -> ZN v | NAND2_X1 | 0.024 |   0.307 |    0.320 | 
     | g192156                         | A2 v -> ZN v | AND2_X4  | 0.037 |   0.345 |    0.357 | 
     | g189838                         | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.358 |    0.371 | 
     | decoded_imm_reg[23]             | D ^          | DFF_X1   | 0.000 |   0.358 |    0.371 | 
     +----------------------------------------------------------------------------------------+ 
Path 1366: MET Setup Check with Pin cpuregs_reg[19][25]/CK 
Endpoint:   cpuregs_reg[19][25]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.084
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.456
- Arrival Time                  0.443
= Slack Time                    0.013
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |    0.009 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.158 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.192 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.227 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.259 |    0.272 | 
     | add_1312_30_g7567   | A1 ^ -> ZN ^ | AND2_X2  | 0.035 |   0.294 |    0.307 | 
     | FE_RC_491_0         | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.307 |    0.319 | 
     | FE_RC_490_0         | A v -> ZN ^  | OAI21_X1 | 0.023 |   0.329 |    0.342 | 
     | g182534             | B1 ^ -> ZN v | AOI21_X2 | 0.025 |   0.354 |    0.367 | 
     | FE_OCPC978_n_18238  | A v -> Z v   | BUF_X8   | 0.035 |   0.389 |    0.401 | 
     | FE_OCPC977_n_18238  | A v -> ZN ^  | INV_X8   | 0.023 |   0.411 |    0.424 | 
     | g205295             | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.430 |    0.443 | 
     | FE_RC_1185_0        | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.443 |    0.456 | 
     | cpuregs_reg[19][25] | D ^          | DFF_X1   | 0.000 |   0.443 |    0.456 | 
     +----------------------------------------------------------------------------+ 
Path 1367: MET Setup Check with Pin cpuregs_reg[15][19]/CK 
Endpoint:   cpuregs_reg[15][19]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.072
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.442
- Arrival Time                  0.429
= Slack Time                    0.013
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                 |              |          |       |  Time   |   Time   | 
     |---------------------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]                   | CK ^         |          |       |  -0.004 |    0.009 | 
     | reg_pc_reg[7]                   | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.158 | 
     | g201449                         | A1 ^ -> ZN ^ | AND3_X1  | 0.057 |   0.203 |    0.215 | 
     | g192202_dup                     | A2 ^ -> ZN v | NAND2_X2 | 0.017 |   0.220 |    0.233 | 
     | g203880                         | A1 v -> ZN ^ | NOR2_X1  | 0.024 |   0.244 |    0.257 | 
     | FE_RC_3221_0                    | A2 ^ -> ZN v | NAND3_X1 | 0.025 |   0.269 |    0.282 | 
     | add_1312_30_g7547               | A v -> ZN ^  | XNOR2_X1 | 0.036 |   0.305 |    0.318 | 
     | FE_RC_4135_0                    | A1 ^ -> ZN v | NAND2_X2 | 0.021 |   0.326 |    0.339 | 
     | FE_RC_4134_0                    | A1 v -> ZN ^ | NAND3_X4 | 0.021 |   0.348 |    0.361 | 
     | FE_OFC535_n_21762               | A ^ -> ZN v  | INV_X8   | 0.016 |   0.364 |    0.376 | 
     | FE_OCPC1009_FE_OFN45682_n_21762 | A v -> ZN ^  | INV_X4   | 0.029 |   0.393 |    0.406 | 
     | g191511                         | A2 ^ -> ZN v | NAND2_X1 | 0.017 |   0.410 |    0.423 | 
     | g208608                         | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.429 |    0.442 | 
     | cpuregs_reg[15][19]             | D ^          | DFF_X1   | 0.000 |   0.429 |    0.442 | 
     +----------------------------------------------------------------------------------------+ 
Path 1368: MET Setup Check with Pin cpuregs_reg[30][26]/CK 
Endpoint:   cpuregs_reg[30][26]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[21]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.085
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.456
- Arrival Time                  0.443
= Slack Time                    0.013
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[21]      | CK ^         |          |       |  -0.002 |    0.010 | 
     | reg_pc_reg[21]      | CK ^ -> Q ^  | DFF_X1   | 0.136 |   0.134 |    0.147 | 
     | FE_RC_483_0         | A2 ^ -> ZN v | NAND2_X1 | 0.022 |   0.156 |    0.169 | 
     | FE_RC_482_0         | A1 v -> ZN ^ | NOR2_X1  | 0.025 |   0.181 |    0.194 | 
     | add_1312_30_g186112 | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.224 |    0.237 | 
     | add_1312_30_g7577   | A1 ^ -> ZN ^ | AND2_X1  | 0.034 |   0.259 |    0.272 | 
     | add_1312_30_g7568   | A2 ^ -> ZN v | NAND2_X1 | 0.017 |   0.276 |    0.289 | 
     | FE_RC_3072_0        | A2 v -> ZN ^ | NAND2_X1 | 0.017 |   0.293 |    0.306 | 
     | FE_RC_3071_0        | A ^ -> ZN v  | OAI21_X1 | 0.021 |   0.314 |    0.327 | 
     | FE_RC_519_0         | A1 v -> ZN ^ | OAI22_X2 | 0.041 |   0.355 |    0.368 | 
     | FE_RC_517_0         | A1 ^ -> ZN v | NOR2_X4  | 0.016 |   0.371 |    0.384 | 
     | FE_RC_518_0         | A v -> ZN ^  | INV_X8   | 0.036 |   0.407 |    0.420 | 
     | g204898             | A1 ^ -> ZN v | NAND2_X1 | 0.022 |   0.429 |    0.442 | 
     | FE_RC_1270_0        | A1 v -> ZN ^ | NAND2_X1 | 0.014 |   0.443 |    0.456 | 
     | cpuregs_reg[30][26] | D ^          | DFF_X1   | 0.000 |   0.443 |    0.456 | 
     +----------------------------------------------------------------------------+ 
Path 1369: MET Setup Check with Pin cpuregs_reg[26][24]/CK 
Endpoint:   cpuregs_reg[26][24]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.085
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.454
- Arrival Time                  0.442
= Slack Time                    0.013
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.032 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.126 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.153 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.161 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.181 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.206 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.222 | 
     | g208697             | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.286 | 
     | FE_OFC379_n_45492   | A ^ -> Z ^   | BUF_X8   | 0.035 |   0.307 |    0.320 | 
     | g202209             | A1 ^ -> ZN ^ | AND2_X4  | 0.032 |   0.339 |    0.352 | 
     | FE_OCPC1050_n_38905 | A ^ -> ZN v  | INV_X4   | 0.014 |   0.353 |    0.366 | 
     | FE_OCPC1051_n_38905 | A v -> ZN ^  | INV_X16  | 0.014 |   0.367 |    0.380 | 
     | FE_OCPC2063_n_38905 | A ^ -> Z ^   | BUF_X4   | 0.038 |   0.406 |    0.419 | 
     | g202227             | A2 ^ -> ZN v | NAND2_X1 | 0.016 |   0.421 |    0.434 | 
     | g187209             | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.442 |    0.454 | 
     | cpuregs_reg[26][24] | D ^          | DFF_X1   | 0.000 |   0.442 |    0.454 | 
     +----------------------------------------------------------------------------+ 
Path 1370: MET Setup Check with Pin decoded_imm_j_reg[2]/CK 
Endpoint:   decoded_imm_j_reg[2]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_do_wdata_reg/QN    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.017
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.388
- Arrival Time                  0.375
= Slack Time                    0.013
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +-----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                      |              |          |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+---------+----------| 
     | mem_do_wdata_reg     | CK ^         |          |       |  -0.006 |    0.007 | 
     | mem_do_wdata_reg     | CK ^ -> QN v | DFF_X1   | 0.093 |   0.087 |    0.100 | 
     | FE_RC_1523_0         | A1 v -> ZN ^ | NAND3_X2 | 0.020 |   0.107 |    0.120 | 
     | FE_RC_1493_0         | A1 ^ -> ZN ^ | AND2_X4  | 0.030 |   0.137 |    0.150 | 
     | FE_RC_1492_0         | A2 ^ -> ZN v | NAND3_X4 | 0.020 |   0.157 |    0.170 | 
     | g200125              | A1 v -> ZN ^ | NAND2_X4 | 0.018 |   0.175 |    0.188 | 
     | FE_OCPC1253_n_36570  | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.202 |    0.215 | 
     | g203029              | A1 ^ -> ZN ^ | AND2_X2  | 0.049 |   0.251 |    0.264 | 
     | g200128              | A2 ^ -> ZN ^ | AND2_X4  | 0.050 |   0.302 |    0.315 | 
     | FE_OCPC2141_n_36573  | A ^ -> Z ^   | BUF_X2   | 0.038 |   0.339 |    0.352 | 
     | g170698              | A1 ^ -> ZN v | AOI22_X1 | 0.017 |   0.356 |    0.369 | 
     | g168854              | A1 v -> ZN ^ | NAND2_X1 | 0.019 |   0.375 |    0.388 | 
     | decoded_imm_j_reg[2] | D ^          | DFF_X1   | 0.000 |   0.375 |    0.388 | 
     +-----------------------------------------------------------------------------+ 
Path 1371: MET Setup Check with Pin cpuregs_reg[7][26]/CK 
Endpoint:   cpuregs_reg[7][26]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[21]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.085
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.456
- Arrival Time                  0.443
= Slack Time                    0.013
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[21]      | CK ^         |          |       |  -0.002 |    0.011 | 
     | reg_pc_reg[21]      | CK ^ -> Q ^  | DFF_X1   | 0.136 |   0.134 |    0.147 | 
     | FE_RC_483_0         | A2 ^ -> ZN v | NAND2_X1 | 0.022 |   0.156 |    0.169 | 
     | FE_RC_482_0         | A1 v -> ZN ^ | NOR2_X1  | 0.025 |   0.181 |    0.194 | 
     | add_1312_30_g186112 | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.224 |    0.237 | 
     | add_1312_30_g7577   | A1 ^ -> ZN ^ | AND2_X1  | 0.034 |   0.259 |    0.272 | 
     | add_1312_30_g7568   | A2 ^ -> ZN v | NAND2_X1 | 0.017 |   0.276 |    0.289 | 
     | FE_RC_3072_0        | A2 v -> ZN ^ | NAND2_X1 | 0.017 |   0.293 |    0.306 | 
     | FE_RC_3071_0        | A ^ -> ZN v  | OAI21_X1 | 0.021 |   0.314 |    0.327 | 
     | FE_RC_519_0         | A1 v -> ZN ^ | OAI22_X2 | 0.041 |   0.355 |    0.368 | 
     | FE_RC_517_0         | A1 ^ -> ZN v | NOR2_X4  | 0.016 |   0.371 |    0.384 | 
     | FE_RC_518_0         | A v -> ZN ^  | INV_X8   | 0.036 |   0.407 |    0.420 | 
     | g199454             | A1 ^ -> ZN v | NAND2_X1 | 0.022 |   0.429 |    0.442 | 
     | FE_RC_1070_0        | A1 v -> ZN ^ | NAND2_X1 | 0.014 |   0.443 |    0.456 | 
     | cpuregs_reg[7][26]  | D ^          | DFF_X1   | 0.000 |   0.443 |    0.456 | 
     +----------------------------------------------------------------------------+ 
Path 1372: MET Setup Check with Pin cpuregs_reg[24][26]/CK 
Endpoint:   cpuregs_reg[24][26]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[21]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.086
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.457
- Arrival Time                  0.444
= Slack Time                    0.013
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[21]      | CK ^         |          |       |  -0.002 |    0.011 | 
     | reg_pc_reg[21]      | CK ^ -> Q ^  | DFF_X1   | 0.136 |   0.134 |    0.147 | 
     | FE_RC_483_0         | A2 ^ -> ZN v | NAND2_X1 | 0.022 |   0.156 |    0.169 | 
     | FE_RC_482_0         | A1 v -> ZN ^ | NOR2_X1  | 0.025 |   0.181 |    0.194 | 
     | add_1312_30_g186112 | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.224 |    0.237 | 
     | add_1312_30_g7577   | A1 ^ -> ZN ^ | AND2_X1  | 0.034 |   0.259 |    0.272 | 
     | add_1312_30_g7568   | A2 ^ -> ZN v | NAND2_X1 | 0.017 |   0.276 |    0.289 | 
     | FE_RC_3072_0        | A2 v -> ZN ^ | NAND2_X1 | 0.017 |   0.293 |    0.306 | 
     | FE_RC_3071_0        | A ^ -> ZN v  | OAI21_X1 | 0.021 |   0.314 |    0.327 | 
     | FE_RC_519_0         | A1 v -> ZN ^ | OAI22_X2 | 0.041 |   0.355 |    0.368 | 
     | FE_RC_517_0         | A1 ^ -> ZN v | NOR2_X4  | 0.016 |   0.371 |    0.384 | 
     | FE_RC_518_0         | A v -> ZN ^  | INV_X8   | 0.036 |   0.407 |    0.420 | 
     | g190458             | A1 ^ -> ZN v | NAND2_X1 | 0.023 |   0.430 |    0.443 | 
     | FE_RC_991_0         | A1 v -> ZN ^ | NAND2_X1 | 0.014 |   0.444 |    0.457 | 
     | cpuregs_reg[24][26] | D ^          | DFF_X1   | 0.000 |   0.444 |    0.457 | 
     +----------------------------------------------------------------------------+ 
Path 1373: MET Setup Check with Pin cpuregs_reg[9][7]/CK 
Endpoint:   cpuregs_reg[9][7]/D  (v) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.071
- Setup                         0.026
+ Phase Shift                   0.400
= Required Time                 0.446
- Arrival Time                  0.433
= Slack Time                    0.013
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.033 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.126 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.153 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.162 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.182 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.206 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.222 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.272 | 
     | g207586             | A1 ^ -> ZN ^ | AND2_X4  | 0.049 |   0.308 |    0.321 | 
     | g189047_dup         | A1 ^ -> ZN ^ | AND2_X4  | 0.041 |   0.349 |    0.362 | 
     | FE_OCPC2088_n_26486 | A ^ -> Z ^   | BUF_X4   | 0.032 |   0.381 |    0.394 | 
     | FE_OCPC2090_n_26486 | A ^ -> Z ^   | BUF_X2   | 0.032 |   0.413 |    0.426 | 
     | g190564             | B1 ^ -> ZN v | OAI22_X1 | 0.020 |   0.433 |    0.446 | 
     | cpuregs_reg[9][7]   | D v          | DFF_X1   | 0.000 |   0.433 |    0.446 | 
     +----------------------------------------------------------------------------+ 
Path 1374: MET Setup Check with Pin count_cycle_reg[12]/CK 
Endpoint:   count_cycle_reg[12]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[6]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.014
- Setup                         0.023
+ Phase Shift                   0.400
= Required Time                 0.363
- Arrival Time                  0.350
= Slack Time                    0.013
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.015
     = Beginpoint Arrival Time       -0.015
     +----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                           |              |          |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[6]        | CK ^         |          |       |  -0.015 |   -0.002 | 
     | count_cycle_reg[6]        | CK ^ -> Q ^  | DFF_X1   | 0.116 |   0.101 |    0.114 | 
     | FE_OCPC1220_count_cycle_6 | A ^ -> Z ^   | BUF_X1   | 0.041 |   0.142 |    0.155 | 
     | inc_add_1428_40_g208968   | A1 ^ -> ZN ^ | AND4_X1  | 0.054 |   0.196 |    0.209 | 
     | g188927                   | A1 ^ -> ZN ^ | AND3_X2  | 0.043 |   0.239 |    0.252 | 
     | FE_OCPC2168_n_24848       | A ^ -> Z ^   | BUF_X2   | 0.031 |   0.270 |    0.283 | 
     | inc_add_1428_40_g188926   | A1 ^ -> ZN v | NAND2_X1 | 0.016 |   0.286 |    0.299 | 
     | inc_add_1428_40_g1168     | A v -> ZN v  | XNOR2_X1 | 0.036 |   0.321 |    0.335 | 
     | g172786                   | A1 v -> ZN v | AND2_X1  | 0.028 |   0.350 |    0.363 | 
     | count_cycle_reg[12]       | D v          | DFF_X1   | 0.000 |   0.350 |    0.363 | 
     +----------------------------------------------------------------------------------+ 
Path 1375: MET Setup Check with Pin cpuregs_reg[22][17]/CK 
Endpoint:   cpuregs_reg[22][17]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.071
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.443
- Arrival Time                  0.430
= Slack Time                    0.013
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |    0.009 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.159 | 
     | g201449             | A1 ^ -> ZN ^ | AND3_X1  | 0.057 |   0.203 |    0.216 | 
     | g192202_dup         | A2 ^ -> ZN v | NAND2_X2 | 0.017 |   0.220 |    0.233 | 
     | add_1312_30_g192201 | A1 v -> ZN ^ | NOR2_X2  | 0.019 |   0.239 |    0.252 | 
     | add_1312_30_g7587   | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.255 |    0.269 | 
     | g196494             | A v -> Z v   | XOR2_X1  | 0.058 |   0.313 |    0.326 | 
     | FE_RC_769_0         | B1 v -> ZN ^ | OAI21_X2 | 0.031 |   0.344 |    0.357 | 
     | FE_RC_3023_0        | A1 ^ -> ZN ^ | OR2_X4   | 0.053 |   0.396 |    0.409 | 
     | g208301             | A2 ^ -> ZN v | NAND2_X1 | 0.020 |   0.416 |    0.429 | 
     | FE_RC_898_0         | A1 v -> ZN ^ | NAND2_X1 | 0.014 |   0.430 |    0.443 | 
     | cpuregs_reg[22][17] | D ^          | DFF_X1   | 0.000 |   0.430 |    0.443 | 
     +----------------------------------------------------------------------------+ 
Path 1376: MET Setup Check with Pin cpuregs_reg[24][8]/CK 
Endpoint:   cpuregs_reg[24][8]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.073
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.442
- Arrival Time                  0.429
= Slack Time                    0.013
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |   0.019 |    0.033 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.126 | 
     | g173022            | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.153 | 
     | FE_RC_2515_0       | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.162 | 
     | FE_RC_2513_0       | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.182 | 
     | FE_RC_2512_0       | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.206 | 
     | g30                | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.222 | 
     | g205985            | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.272 | 
     | g205827            | A1 ^ -> ZN ^ | AND2_X2  | 0.061 |   0.320 |    0.333 | 
     | g188815_dup205830  | A1 ^ -> ZN ^ | AND2_X4  | 0.063 |   0.384 |    0.397 | 
     | g190452            | A2 ^ -> ZN v | NAND2_X1 | 0.025 |   0.409 |    0.422 | 
     | g168250            | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.429 |    0.442 | 
     | cpuregs_reg[24][8] | D ^          | DFF_X1   | 0.000 |   0.429 |    0.442 | 
     +---------------------------------------------------------------------------+ 
Path 1377: MET Setup Check with Pin cpuregs_reg[5][26]/CK 
Endpoint:   cpuregs_reg[5][26]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[21]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.084
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.456
- Arrival Time                  0.443
= Slack Time                    0.013
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[21]      | CK ^         |          |       |  -0.002 |    0.011 | 
     | reg_pc_reg[21]      | CK ^ -> Q ^  | DFF_X1   | 0.136 |   0.134 |    0.147 | 
     | FE_RC_483_0         | A2 ^ -> ZN v | NAND2_X1 | 0.022 |   0.156 |    0.170 | 
     | FE_RC_482_0         | A1 v -> ZN ^ | NOR2_X1  | 0.025 |   0.181 |    0.195 | 
     | add_1312_30_g186112 | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.224 |    0.238 | 
     | add_1312_30_g7577   | A1 ^ -> ZN ^ | AND2_X1  | 0.034 |   0.259 |    0.272 | 
     | add_1312_30_g7568   | A2 ^ -> ZN v | NAND2_X1 | 0.017 |   0.276 |    0.289 | 
     | FE_RC_3072_0        | A2 v -> ZN ^ | NAND2_X1 | 0.017 |   0.293 |    0.307 | 
     | FE_RC_3071_0        | A ^ -> ZN v  | OAI21_X1 | 0.021 |   0.314 |    0.328 | 
     | FE_RC_519_0         | A1 v -> ZN ^ | OAI22_X2 | 0.041 |   0.355 |    0.368 | 
     | FE_RC_517_0         | A1 ^ -> ZN v | NOR2_X4  | 0.016 |   0.371 |    0.385 | 
     | FE_RC_518_0         | A v -> ZN ^  | INV_X8   | 0.036 |   0.407 |    0.421 | 
     | g170401             | A2 ^ -> ZN v | NAND2_X1 | 0.022 |   0.429 |    0.443 | 
     | FE_RC_1296_0        | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.443 |    0.456 | 
     | cpuregs_reg[5][26]  | D ^          | DFF_X1   | 0.000 |   0.443 |    0.456 | 
     +----------------------------------------------------------------------------+ 
Path 1378: MET Setup Check with Pin cpuregs_reg[27][5]/CK 
Endpoint:   cpuregs_reg[27][5]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.071
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.441
- Arrival Time                  0.428
= Slack Time                    0.013
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.033 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.126 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.153 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.162 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.182 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.206 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.222 | 
     | g208697             | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.286 | 
     | FE_OFC379_n_45492   | A ^ -> Z ^   | BUF_X8   | 0.035 |   0.307 |    0.321 | 
     | g198825             | A1 ^ -> ZN ^ | AND2_X4  | 0.045 |   0.353 |    0.366 | 
     | FE_OCPC2082_n_35217 | A ^ -> Z ^   | BUF_X4   | 0.040 |   0.393 |    0.406 | 
     | g198839             | A1 ^ -> ZN v | NAND2_X1 | 0.016 |   0.409 |    0.423 | 
     | g198838             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.428 |    0.441 | 
     | cpuregs_reg[27][5]  | D ^          | DFF_X1   | 0.000 |   0.428 |    0.441 | 
     +----------------------------------------------------------------------------+ 
Path 1379: MET Setup Check with Pin cpuregs_reg[19][17]/CK 
Endpoint:   cpuregs_reg[19][17]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.071
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.443
- Arrival Time                  0.430
= Slack Time                    0.013
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |    0.010 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.159 | 
     | g201449             | A1 ^ -> ZN ^ | AND3_X1  | 0.057 |   0.203 |    0.216 | 
     | g192202_dup         | A2 ^ -> ZN v | NAND2_X2 | 0.017 |   0.220 |    0.233 | 
     | add_1312_30_g192201 | A1 v -> ZN ^ | NOR2_X2  | 0.019 |   0.239 |    0.252 | 
     | add_1312_30_g7587   | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.255 |    0.269 | 
     | g196494             | A v -> Z v   | XOR2_X1  | 0.058 |   0.313 |    0.326 | 
     | FE_RC_769_0         | B1 v -> ZN ^ | OAI21_X2 | 0.031 |   0.344 |    0.357 | 
     | FE_RC_3023_0        | A1 ^ -> ZN ^ | OR2_X4   | 0.053 |   0.396 |    0.410 | 
     | g202582             | A2 ^ -> ZN v | NAND2_X1 | 0.020 |   0.416 |    0.429 | 
     | FE_RC_1116_0        | A1 v -> ZN ^ | NAND2_X1 | 0.014 |   0.430 |    0.443 | 
     | cpuregs_reg[19][17] | D ^          | DFF_X1   | 0.000 |   0.430 |    0.443 | 
     +----------------------------------------------------------------------------+ 
Path 1380: MET Setup Check with Pin cpuregs_reg[14][24]/CK 
Endpoint:   cpuregs_reg[14][24]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.082
- Setup                         0.024
+ Phase Shift                   0.400
= Required Time                 0.458
- Arrival Time                  0.445
= Slack Time                    0.013
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |    0.010 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.159 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.193 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.228 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.259 |    0.273 | 
     | add_1312_30_g7553   | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.278 |    0.291 | 
     | add_1312_30_g7530   | A v -> ZN v  | XNOR2_X1 | 0.037 |   0.315 |    0.329 | 
     | FE_RC_4072_0        | A2 v -> ZN ^ | NAND2_X1 | 0.023 |   0.339 |    0.352 | 
     | FE_RC_4071_0        | A1 ^ -> ZN ^ | AND3_X4  | 0.046 |   0.384 |    0.398 | 
     | FE_RC_487_0         | A ^ -> ZN v  | INV_X8   | 0.021 |   0.405 |    0.419 | 
     | g199927             | A1 v -> ZN ^ | NAND2_X1 | 0.022 |   0.427 |    0.441 | 
     | g191889             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.445 |    0.458 | 
     | cpuregs_reg[14][24] | D v          | DFF_X1   | 0.000 |   0.445 |    0.458 | 
     +----------------------------------------------------------------------------+ 
Path 1381: MET Setup Check with Pin cpuregs_reg[15][2]/CK 
Endpoint:   cpuregs_reg[15][2]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[2]/QN  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.019
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.389
- Arrival Time                  0.375
= Slack Time                    0.014
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[2]   | CK ^         |          |       |  -0.009 |    0.004 | 
     | cpu_state_reg[2]   | CK ^ -> QN ^ | DFFR_X1  | 0.092 |   0.083 |    0.096 | 
     | FE_OFC389_n_6184   | A ^ -> ZN v  | INV_X2   | 0.016 |   0.099 |    0.113 | 
     | FE_OFC391_n_6184   | A v -> ZN ^  | INV_X1   | 0.015 |   0.115 |    0.128 | 
     | g21                | A2 ^ -> ZN ^ | AND2_X2  | 0.039 |   0.153 |    0.167 | 
     | FE_RC_3181_0       | A2 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.192 |    0.205 | 
     | FE_OFC48_n_37230   | A ^ -> ZN v  | INV_X1   | 0.013 |   0.204 |    0.218 | 
     | g206168            | A1 v -> ZN ^ | NOR2_X2  | 0.031 |   0.235 |    0.249 | 
     | g206171            | A1 ^ -> ZN ^ | AND2_X4  | 0.048 |   0.284 |    0.297 | 
     | FE_RC_3255_0       | A1 ^ -> ZN v | NAND2_X4 | 0.035 |   0.319 |    0.332 | 
     | FE_OFC277_n_42926  | A v -> ZN ^  | INV_X4   | 0.025 |   0.343 |    0.357 | 
     | g191505            | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.357 |    0.370 | 
     | g168999            | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.375 |    0.389 | 
     | cpuregs_reg[15][2] | D ^          | DFF_X1   | 0.000 |   0.375 |    0.389 | 
     +---------------------------------------------------------------------------+ 
Path 1382: MET Setup Check with Pin cpuregs_reg[7][1]/CK 
Endpoint:   cpuregs_reg[7][1]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[2]/QN (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.016
- Setup                         0.024
+ Phase Shift                   0.400
= Required Time                 0.392
- Arrival Time                  0.378
= Slack Time                    0.014
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +---------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                          |              |          |       |  Time   |   Time   | 
     |--------------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[2]         | CK ^         |          |       |  -0.009 |    0.004 | 
     | cpu_state_reg[2]         | CK ^ -> QN ^ | DFFR_X1  | 0.092 |   0.083 |    0.096 | 
     | FE_OFC389_n_6184         | A ^ -> ZN v  | INV_X2   | 0.016 |   0.099 |    0.113 | 
     | FE_OFC391_n_6184         | A v -> ZN ^  | INV_X1   | 0.015 |   0.115 |    0.128 | 
     | g21                      | A2 ^ -> ZN ^ | AND2_X2  | 0.039 |   0.153 |    0.167 | 
     | FE_RC_3181_0             | A2 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.192 |    0.205 | 
     | FE_OFC48_n_37230         | A ^ -> ZN v  | INV_X1   | 0.013 |   0.204 |    0.218 | 
     | g206168                  | A1 v -> ZN ^ | NOR2_X2  | 0.031 |   0.235 |    0.249 | 
     | g206171                  | A1 ^ -> ZN ^ | AND2_X4  | 0.048 |   0.284 |    0.297 | 
     | g170755_194338_dup206174 | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.326 |    0.339 | 
     | FE_OCPC1108_n_42927      | A ^ -> ZN v  | INV_X2   | 0.017 |   0.343 |    0.356 | 
     | FE_OCPC1109_n_42927      | A v -> ZN ^  | INV_X8   | 0.019 |   0.362 |    0.375 | 
     | g190645                  | B1 ^ -> ZN v | OAI21_X1 | 0.016 |   0.378 |    0.392 | 
     | cpuregs_reg[7][1]        | D v          | DFF_X1   | 0.000 |   0.378 |    0.392 | 
     +---------------------------------------------------------------------------------+ 
Path 1383: MET Setup Check with Pin cpuregs_reg[23][25]/CK 
Endpoint:   cpuregs_reg[23][25]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.084
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.456
- Arrival Time                  0.442
= Slack Time                    0.014
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |    0.010 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.159 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.193 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.228 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.259 |    0.273 | 
     | add_1312_30_g7567   | A1 ^ -> ZN ^ | AND2_X2  | 0.035 |   0.294 |    0.308 | 
     | FE_RC_491_0         | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.307 |    0.320 | 
     | FE_RC_490_0         | A v -> ZN ^  | OAI21_X1 | 0.023 |   0.329 |    0.343 | 
     | g182534             | B1 ^ -> ZN v | AOI21_X2 | 0.025 |   0.354 |    0.368 | 
     | FE_OCPC978_n_18238  | A v -> Z v   | BUF_X8   | 0.035 |   0.389 |    0.402 | 
     | FE_OCPC977_n_18238  | A v -> ZN ^  | INV_X8   | 0.023 |   0.411 |    0.425 | 
     | g208494             | A1 ^ -> ZN v | NAND2_X1 | 0.018 |   0.429 |    0.443 | 
     | FE_RC_1110_0        | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.442 |    0.456 | 
     | cpuregs_reg[23][25] | D ^          | DFF_X1   | 0.000 |   0.442 |    0.456 | 
     +----------------------------------------------------------------------------+ 
Path 1384: MET Setup Check with Pin decoded_imm_reg[17]/CK 
Endpoint:   decoded_imm_reg[17]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_lui_reg/Q       (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.000
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.372
- Arrival Time                  0.358
= Slack Time                    0.014
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                       |              |           |       |  Time   |   Time   | 
     |-----------------------+--------------+-----------+-------+---------+----------| 
     | instr_lui_reg         | CK ^         |           |       |  -0.009 |    0.005 | 
     | instr_lui_reg         | CK ^ -> Q v  | DFF_X1    | 0.100 |   0.091 |    0.104 | 
     | FE_OCPC1244_instr_lui | A v -> Z v   | CLKBUF_X1 | 0.026 |   0.117 |    0.131 | 
     | g196478               | A1 v -> ZN v | OR2_X1    | 0.049 |   0.166 |    0.180 | 
     | g199682               | A v -> ZN ^  | INV_X1    | 0.025 |   0.191 |    0.205 | 
     | g199681               | A2 ^ -> ZN v | NOR2_X2   | 0.016 |   0.207 |    0.221 | 
     | FE_OCPC1683_n_36103   | A v -> Z v   | BUF_X2    | 0.044 |   0.252 |    0.265 | 
     | g199683               | B1 v -> ZN ^ | AOI222_X1 | 0.088 |   0.339 |    0.353 | 
     | g192153               | A1 ^ -> ZN v | NAND2_X1  | 0.019 |   0.358 |    0.372 | 
     | decoded_imm_reg[17]   | D v          | DFF_X2    | 0.000 |   0.358 |    0.372 | 
     +-------------------------------------------------------------------------------+ 
Path 1385: MET Setup Check with Pin cpuregs_reg[28][19]/CK 
Endpoint:   cpuregs_reg[28][19]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.072
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.442
- Arrival Time                  0.428
= Slack Time                    0.014
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                 |              |          |       |  Time   |   Time   | 
     |---------------------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]                   | CK ^         |          |       |  -0.004 |    0.010 | 
     | reg_pc_reg[7]                   | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.159 | 
     | g201449                         | A1 ^ -> ZN ^ | AND3_X1  | 0.057 |   0.203 |    0.216 | 
     | g192202_dup                     | A2 ^ -> ZN v | NAND2_X2 | 0.017 |   0.220 |    0.233 | 
     | g203880                         | A1 v -> ZN ^ | NOR2_X1  | 0.024 |   0.244 |    0.258 | 
     | FE_RC_3221_0                    | A2 ^ -> ZN v | NAND3_X1 | 0.025 |   0.269 |    0.282 | 
     | add_1312_30_g7547               | A v -> ZN ^  | XNOR2_X1 | 0.036 |   0.305 |    0.319 | 
     | FE_RC_4135_0                    | A1 ^ -> ZN v | NAND2_X2 | 0.021 |   0.326 |    0.340 | 
     | FE_RC_4134_0                    | A1 v -> ZN ^ | NAND3_X4 | 0.021 |   0.348 |    0.361 | 
     | FE_OFC535_n_21762               | A ^ -> ZN v  | INV_X8   | 0.016 |   0.364 |    0.377 | 
     | FE_OCPC1009_FE_OFN45682_n_21762 | A v -> ZN ^  | INV_X4   | 0.029 |   0.393 |    0.407 | 
     | g170581                         | A2 ^ -> ZN v | NAND2_X1 | 0.017 |   0.410 |    0.424 | 
     | g169757                         | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.428 |    0.442 | 
     | cpuregs_reg[28][19]             | D ^          | DFF_X1   | 0.000 |   0.428 |    0.442 | 
     +----------------------------------------------------------------------------------------+ 
Path 1386: MET Setup Check with Pin cpuregs_reg[20][8]/CK 
Endpoint:   cpuregs_reg[20][8]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.074
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.443
- Arrival Time                  0.430
= Slack Time                    0.014
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.033 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.126 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.153 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.162 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.182 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.206 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.223 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.273 | 
     | g170963_dup195219   | A1 ^ -> ZN ^ | AND2_X2  | 0.053 |   0.312 |    0.326 | 
     | g195220             | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.351 |    0.364 | 
     | FE_OCPC2131_n_31171 | A ^ -> Z ^   | BUF_X4   | 0.042 |   0.392 |    0.406 | 
     | g170540             | A1 ^ -> ZN v | NAND2_X1 | 0.018 |   0.410 |    0.424 | 
     | g169146             | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.430 |    0.443 | 
     | cpuregs_reg[20][8]  | D ^          | DFF_X1   | 0.000 |   0.430 |    0.443 | 
     +----------------------------------------------------------------------------+ 
Path 1387: MET Setup Check with Pin count_cycle_reg[26]/CK 
Endpoint:   count_cycle_reg[26]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[11]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.013
- Setup                         0.023
+ Phase Shift                   0.400
= Required Time                 0.364
- Arrival Time                  0.350
= Slack Time                    0.014
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.015
     = Beginpoint Arrival Time       -0.015
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[11]     | CK ^         |          |       |  -0.015 |   -0.001 | 
     | count_cycle_reg[11]     | CK ^ -> Q ^  | DFF_X1   | 0.124 |   0.109 |    0.123 | 
     | inc_add_1428_40_g186137 | A1 ^ -> ZN ^ | AND2_X1  | 0.042 |   0.152 |    0.165 | 
     | inc_add_1428_40_g191310 | A2 ^ -> ZN ^ | AND2_X1  | 0.037 |   0.189 |    0.202 | 
     | g191309                 | A1 ^ -> ZN ^ | AND4_X2  | 0.068 |   0.257 |    0.271 | 
     | inc_add_1428_40_g191318 | A1 ^ -> ZN v | NAND3_X1 | 0.027 |   0.284 |    0.297 | 
     | inc_add_1428_40_g1144   | A v -> ZN v  | XNOR2_X1 | 0.039 |   0.322 |    0.336 | 
     | g172803                 | A1 v -> ZN v | AND2_X1  | 0.028 |   0.350 |    0.364 | 
     | count_cycle_reg[26]     | D v          | DFF_X1   | 0.000 |   0.350 |    0.364 | 
     +--------------------------------------------------------------------------------+ 
Path 1388: MET Setup Check with Pin instr_lui_reg/CK 
Endpoint:   instr_lui_reg/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.009
- Setup                         0.032
+ Phase Shift                   0.400
= Required Time                 0.359
- Arrival Time                  0.345
= Slack Time                    0.014
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | mem_valid_reg       | CK ^         |          |       |  -0.013 |    0.000 | 
     | mem_valid_reg       | CK ^ -> Q ^  | DFF_X1   | 0.109 |   0.095 |    0.109 | 
     | g192174             | A1 ^ -> ZN ^ | AND2_X4  | 0.035 |   0.130 |    0.144 | 
     | FE_OCPC1319_n_28108 | A ^ -> Z ^   | BUF_X2   | 0.032 |   0.162 |    0.176 | 
     | FE_OCPC2182_n_28108 | A ^ -> ZN v  | INV_X1   | 0.009 |   0.171 |    0.185 | 
     | g192176             | A1 v -> ZN ^ | OAI22_X1 | 0.042 |   0.213 |    0.226 | 
     | g196502             | A2 ^ -> ZN ^ | AND2_X1  | 0.041 |   0.253 |    0.267 | 
     | g209032             | A1 ^ -> ZN ^ | AND2_X2  | 0.037 |   0.290 |    0.304 | 
     | FE_RC_3158_0        | A3 ^ -> ZN v | NAND3_X1 | 0.022 |   0.313 |    0.327 | 
     | FE_RC_3154_0        | B1 v -> ZN ^ | OAI21_X1 | 0.032 |   0.345 |    0.359 | 
     | instr_lui_reg       | D ^          | DFF_X1   | 0.000 |   0.345 |    0.359 | 
     +----------------------------------------------------------------------------+ 
Path 1389: MET Setup Check with Pin cpuregs_reg[24][16]/CK 
Endpoint:   cpuregs_reg[24][16]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.073
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.443
- Arrival Time                  0.429
= Slack Time                    0.014
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.033 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.127 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.154 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.163 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.182 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.207 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.223 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.273 | 
     | g205827             | A1 ^ -> ZN ^ | AND2_X2  | 0.061 |   0.320 |    0.334 | 
     | g188815_dup205830   | A1 ^ -> ZN ^ | AND2_X4  | 0.063 |   0.384 |    0.398 | 
     | g190454             | A1 ^ -> ZN v | NAND2_X1 | 0.024 |   0.408 |    0.422 | 
     | g168258             | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.429 |    0.443 | 
     | cpuregs_reg[24][16] | D ^          | DFF_X1   | 0.000 |   0.429 |    0.443 | 
     +----------------------------------------------------------------------------+ 
Path 1390: MET Setup Check with Pin cpuregs_reg[30][2]/CK 
Endpoint:   cpuregs_reg[30][2]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.020
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.390
- Arrival Time                  0.376
= Slack Time                    0.014
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |   0.019 |    0.033 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.127 | 
     | g173022            | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.154 | 
     | FE_RC_2515_0       | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.163 | 
     | FE_RC_2513_0       | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.182 | 
     | FE_RC_2512_0       | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.207 | 
     | g30                | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.223 | 
     | g208697            | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.287 | 
     | FE_OFC379_n_45492  | A ^ -> Z ^   | BUF_X8   | 0.035 |   0.307 |    0.321 | 
     | g208939            | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.343 |    0.357 | 
     | g204882            | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.357 |    0.371 | 
     | g200069            | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.376 |    0.390 | 
     | cpuregs_reg[30][2] | D ^          | DFF_X1   | 0.000 |   0.376 |    0.390 | 
     +---------------------------------------------------------------------------+ 
Path 1391: MET Setup Check with Pin count_instr_reg[13]/CK 
Endpoint:   count_instr_reg[13]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[6]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.014
- Setup                         0.023
+ Phase Shift                   0.400
= Required Time                 0.363
- Arrival Time                  0.349
= Slack Time                    0.014
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                           |              |          |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[6]        | CK ^         |          |       |  -0.009 |    0.005 | 
     | count_instr_reg[6]        | CK ^ -> Q ^  | DFF_X1   | 0.114 |   0.104 |    0.119 | 
     | FE_OCPC1223_count_instr_6 | A ^ -> Z ^   | BUF_X1   | 0.046 |   0.150 |    0.164 | 
     | inc_add_1559_34_g196374   | A4 ^ -> ZN ^ | AND4_X2  | 0.058 |   0.209 |    0.223 | 
     | FE_RC_3335_0              | A2 ^ -> ZN ^ | AND2_X2  | 0.039 |   0.248 |    0.262 | 
     | inc_add_1559_34_g1210     | A1 ^ -> ZN v | NAND3_X1 | 0.021 |   0.269 |    0.283 | 
     | inc_add_1559_34_g1167     | A v -> ZN v  | XNOR2_X1 | 0.039 |   0.308 |    0.322 | 
     | g195614                   | A1 v -> ZN ^ | AOI22_X1 | 0.032 |   0.340 |    0.354 | 
     | g171960                   | A ^ -> ZN v  | INV_X1   | 0.009 |   0.349 |    0.363 | 
     | count_instr_reg[13]       | D v          | DFF_X1   | 0.000 |   0.349 |    0.363 | 
     +----------------------------------------------------------------------------------+ 
Path 1392: MET Setup Check with Pin cpuregs_reg[23][17]/CK 
Endpoint:   cpuregs_reg[23][17]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.071
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.443
- Arrival Time                  0.428
= Slack Time                    0.014
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |    0.010 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.160 | 
     | g201449             | A1 ^ -> ZN ^ | AND3_X1  | 0.057 |   0.203 |    0.217 | 
     | g192202_dup         | A2 ^ -> ZN v | NAND2_X2 | 0.017 |   0.220 |    0.234 | 
     | add_1312_30_g192201 | A1 v -> ZN ^ | NOR2_X2  | 0.019 |   0.239 |    0.253 | 
     | add_1312_30_g7587   | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.255 |    0.270 | 
     | g196494             | A v -> Z v   | XOR2_X1  | 0.058 |   0.313 |    0.327 | 
     | FE_RC_581_0         | A1 v -> ZN ^ | OAI22_X2 | 0.040 |   0.353 |    0.367 | 
     | FE_RC_579_0         | A1 ^ -> ZN v | NOR2_X4  | 0.018 |   0.371 |    0.385 | 
     | FE_RC_580_0         | A v -> ZN ^  | INV_X8   | 0.025 |   0.396 |    0.410 | 
     | g206060             | A1 ^ -> ZN v | NAND2_X1 | 0.020 |   0.415 |    0.430 | 
     | FE_RC_1094_0        | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.428 |    0.443 | 
     | cpuregs_reg[23][17] | D ^          | DFF_X1   | 0.000 |   0.428 |    0.443 | 
     +----------------------------------------------------------------------------+ 
Path 1393: MET Setup Check with Pin cpuregs_reg[4][25]/CK 
Endpoint:   cpuregs_reg[4][25]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.084
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.454
- Arrival Time                  0.440
= Slack Time                    0.014
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |    0.011 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.160 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.193 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.229 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.259 |    0.273 | 
     | add_1312_30_g7567   | A1 ^ -> ZN ^ | AND2_X2  | 0.035 |   0.294 |    0.308 | 
     | FE_RC_491_0         | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.307 |    0.321 | 
     | FE_RC_490_0         | A v -> ZN ^  | OAI21_X1 | 0.023 |   0.329 |    0.343 | 
     | g182534             | B1 ^ -> ZN v | AOI21_X2 | 0.025 |   0.354 |    0.368 | 
     | FE_OCPC978_n_18238  | A v -> Z v   | BUF_X8   | 0.035 |   0.389 |    0.403 | 
     | FE_OCPC981_n_18238  | A v -> ZN ^  | INV_X8   | 0.019 |   0.408 |    0.422 | 
     | g190369             | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.422 |    0.436 | 
     | g194082             | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.440 |    0.454 | 
     | cpuregs_reg[4][25]  | D ^          | DFF_X1   | 0.000 |   0.440 |    0.454 | 
     +----------------------------------------------------------------------------+ 
Path 1394: MET Setup Check with Pin decoded_rd_reg[2]/CK 
Endpoint:   decoded_rd_reg[2]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_do_wdata_reg/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.016
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.387
- Arrival Time                  0.373
= Slack Time                    0.014
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | mem_do_wdata_reg    | CK ^         |          |       |  -0.006 |    0.008 | 
     | mem_do_wdata_reg    | CK ^ -> QN v | DFF_X1   | 0.093 |   0.087 |    0.101 | 
     | FE_RC_1523_0        | A1 v -> ZN ^ | NAND3_X2 | 0.020 |   0.107 |    0.121 | 
     | FE_RC_1493_0        | A1 ^ -> ZN ^ | AND2_X4  | 0.030 |   0.137 |    0.152 | 
     | FE_RC_1492_0        | A2 ^ -> ZN v | NAND3_X4 | 0.020 |   0.157 |    0.171 | 
     | g200125             | A1 v -> ZN ^ | NAND2_X4 | 0.018 |   0.175 |    0.189 | 
     | FE_OCPC1253_n_36570 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.202 |    0.216 | 
     | g203029             | A1 ^ -> ZN ^ | AND2_X2  | 0.049 |   0.251 |    0.266 | 
     | g200128             | A2 ^ -> ZN ^ | AND2_X4  | 0.050 |   0.302 |    0.316 | 
     | FE_OCPC2141_n_36573 | A ^ -> Z ^   | BUF_X2   | 0.038 |   0.339 |    0.353 | 
     | g193953             | A1 ^ -> ZN v | AOI22_X1 | 0.017 |   0.356 |    0.371 | 
     | g168873             | A1 v -> ZN ^ | NAND2_X1 | 0.017 |   0.373 |    0.387 | 
     | decoded_rd_reg[2]   | D ^          | DFF_X1   | 0.000 |   0.373 |    0.387 | 
     +----------------------------------------------------------------------------+ 
Path 1395: MET Setup Check with Pin cpuregs_reg[17][26]/CK 
Endpoint:   cpuregs_reg[17][26]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[21]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.085
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.456
- Arrival Time                  0.442
= Slack Time                    0.014
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[21]      | CK ^         |          |       |  -0.002 |    0.012 | 
     | reg_pc_reg[21]      | CK ^ -> Q ^  | DFF_X1   | 0.136 |   0.134 |    0.148 | 
     | FE_RC_483_0         | A2 ^ -> ZN v | NAND2_X1 | 0.022 |   0.156 |    0.171 | 
     | FE_RC_482_0         | A1 v -> ZN ^ | NOR2_X1  | 0.025 |   0.181 |    0.196 | 
     | add_1312_30_g186112 | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.224 |    0.239 | 
     | add_1312_30_g7577   | A1 ^ -> ZN ^ | AND2_X1  | 0.034 |   0.259 |    0.273 | 
     | add_1312_30_g7568   | A2 ^ -> ZN v | NAND2_X1 | 0.017 |   0.276 |    0.290 | 
     | FE_RC_3072_0        | A2 v -> ZN ^ | NAND2_X1 | 0.017 |   0.293 |    0.308 | 
     | FE_RC_3071_0        | A ^ -> ZN v  | OAI21_X1 | 0.021 |   0.314 |    0.328 | 
     | FE_RC_519_0         | A1 v -> ZN ^ | OAI22_X2 | 0.041 |   0.355 |    0.369 | 
     | FE_RC_517_0         | A1 ^ -> ZN v | NOR2_X4  | 0.016 |   0.371 |    0.386 | 
     | FE_RC_518_0         | A v -> ZN ^  | INV_X8   | 0.036 |   0.407 |    0.422 | 
     | g190301             | A2 ^ -> ZN v | NAND2_X1 | 0.022 |   0.429 |    0.443 | 
     | FE_RC_995_0         | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.442 |    0.456 | 
     | cpuregs_reg[17][26] | D ^          | DFF_X1   | 0.000 |   0.442 |    0.456 | 
     +----------------------------------------------------------------------------+ 
Path 1396: MET Setup Check with Pin cpuregs_reg[28][6]/CK 
Endpoint:   cpuregs_reg[28][6]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.072
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.442
- Arrival Time                  0.428
= Slack Time                    0.014
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |   0.019 |    0.034 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.127 | 
     | g173022            | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.154 | 
     | FE_RC_2515_0       | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.163 | 
     | FE_RC_2513_0       | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.183 | 
     | FE_RC_2512_0       | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.207 | 
     | g30                | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.223 | 
     | g205985            | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.273 | 
     | g170963_dup195219  | A1 ^ -> ZN ^ | AND2_X2  | 0.053 |   0.312 |    0.327 | 
     | g195218            | A1 ^ -> ZN ^ | AND2_X4  | 0.049 |   0.362 |    0.376 | 
     | FE_OFC370_n_31170  | A ^ -> Z ^   | BUF_X8   | 0.030 |   0.392 |    0.406 | 
     | g187043            | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.409 |    0.423 | 
     | g169713            | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.428 |    0.442 | 
     | cpuregs_reg[28][6] | D ^          | DFF_X1   | 0.000 |   0.428 |    0.442 | 
     +---------------------------------------------------------------------------+ 
Path 1397: MET Setup Check with Pin cpuregs_reg[5][24]/CK 
Endpoint:   cpuregs_reg[5][24]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.084
- Setup                         0.024
+ Phase Shift                   0.400
= Required Time                 0.460
- Arrival Time                  0.446
= Slack Time                    0.014
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |    0.011 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.160 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.193 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.229 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.259 |    0.274 | 
     | add_1312_30_g7553   | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.278 |    0.292 | 
     | add_1312_30_g7530   | A v -> ZN v  | XNOR2_X1 | 0.037 |   0.315 |    0.330 | 
     | FE_RC_4072_0        | A2 v -> ZN ^ | NAND2_X1 | 0.023 |   0.339 |    0.353 | 
     | FE_RC_4071_0        | A1 ^ -> ZN ^ | AND3_X4  | 0.046 |   0.384 |    0.399 | 
     | FE_RC_487_0         | A ^ -> ZN v  | INV_X8   | 0.021 |   0.405 |    0.420 | 
     | g170392             | A2 v -> ZN ^ | NAND2_X1 | 0.023 |   0.429 |    0.443 | 
     | g169461             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.446 |    0.460 | 
     | cpuregs_reg[5][24]  | D v          | DFF_X1   | 0.000 |   0.446 |    0.460 | 
     +----------------------------------------------------------------------------+ 
Path 1398: MET Setup Check with Pin cpuregs_reg[3][1]/CK 
Endpoint:   cpuregs_reg[3][1]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[2]/QN (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.016
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.385
- Arrival Time                  0.371
= Slack Time                    0.014
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[2]    | CK ^         |          |       |  -0.009 |    0.005 | 
     | cpu_state_reg[2]    | CK ^ -> QN ^ | DFFR_X1  | 0.092 |   0.083 |    0.097 | 
     | FE_OFC389_n_6184    | A ^ -> ZN v  | INV_X2   | 0.016 |   0.099 |    0.114 | 
     | FE_OFC391_n_6184    | A v -> ZN ^  | INV_X1   | 0.015 |   0.115 |    0.129 | 
     | g21                 | A2 ^ -> ZN ^ | AND2_X2  | 0.039 |   0.153 |    0.168 | 
     | FE_RC_3181_0        | A2 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.192 |    0.206 | 
     | FE_OFC48_n_37230    | A ^ -> ZN v  | INV_X1   | 0.013 |   0.204 |    0.219 | 
     | g206168             | A1 v -> ZN ^ | NOR2_X2  | 0.031 |   0.235 |    0.250 | 
     | FE_OCPC2231_n_42921 | A ^ -> Z ^   | BUF_X1   | 0.032 |   0.267 |    0.282 | 
     | FE_RC_4031_0        | A2 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.303 |    0.318 | 
     | FE_OFC831_n_44791   | A ^ -> Z ^   | BUF_X8   | 0.030 |   0.334 |    0.348 | 
     | g208013             | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.352 |    0.367 | 
     | g169133             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.371 |    0.385 | 
     | cpuregs_reg[3][1]   | D ^          | DFF_X1   | 0.000 |   0.371 |    0.385 | 
     +----------------------------------------------------------------------------+ 
Path 1399: MET Setup Check with Pin cpuregs_reg[21][8]/CK 
Endpoint:   cpuregs_reg[21][8]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.073
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.443
- Arrival Time                  0.428
= Slack Time                    0.014
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |   0.019 |    0.034 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.127 | 
     | g173022            | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.154 | 
     | FE_RC_2515_0       | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.163 | 
     | FE_RC_2513_0       | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.183 | 
     | FE_RC_2512_0       | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.207 | 
     | g30                | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.223 | 
     | g205985            | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.273 | 
     | g205988            | A1 ^ -> ZN ^ | AND2_X4  | 0.060 |   0.319 |    0.334 | 
     | FE_RC_3188_0       | A2 ^ -> ZN ^ | AND2_X4  | 0.049 |   0.368 |    0.383 | 
     | FE_OFC350_n_45712  | A ^ -> Z ^   | BUF_X8   | 0.027 |   0.395 |    0.409 | 
     | g194145            | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.409 |    0.424 | 
     | g169193            | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.428 |    0.443 | 
     | cpuregs_reg[21][8] | D ^          | DFF_X1   | 0.000 |   0.428 |    0.443 | 
     +---------------------------------------------------------------------------+ 
Path 1400: MET Setup Check with Pin cpuregs_reg[28][5]/CK 
Endpoint:   cpuregs_reg[28][5]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.072
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.442
- Arrival Time                  0.427
= Slack Time                    0.014
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |   0.019 |    0.034 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.127 | 
     | g173022            | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.154 | 
     | FE_RC_2515_0       | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.163 | 
     | FE_RC_2513_0       | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.183 | 
     | FE_RC_2512_0       | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.207 | 
     | g30                | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.224 | 
     | g205985            | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.273 | 
     | g170963_dup195219  | A1 ^ -> ZN ^ | AND2_X2  | 0.053 |   0.312 |    0.327 | 
     | g195218            | A1 ^ -> ZN ^ | AND2_X4  | 0.049 |   0.362 |    0.376 | 
     | FE_OFC370_n_31170  | A ^ -> Z ^   | BUF_X8   | 0.030 |   0.392 |    0.406 | 
     | g170575            | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.409 |    0.423 | 
     | g169709            | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.427 |    0.442 | 
     | cpuregs_reg[28][5] | D ^          | DFF_X1   | 0.000 |   0.427 |    0.442 | 
     +---------------------------------------------------------------------------+ 
Path 1401: MET Setup Check with Pin cpuregs_reg[7][3]/CK 
Endpoint:   cpuregs_reg[7][3]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[3]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.015
- Setup                         0.024
+ Phase Shift                   0.400
= Required Time                 0.391
- Arrival Time                  0.377
= Slack Time                    0.015
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[3]       | CK ^         |          |       |  -0.004 |    0.010 | 
     | reg_pc_reg[3]       | CK ^ -> Q ^  | DFF_X1   | 0.122 |   0.118 |    0.132 | 
     | FE_OCPC939_reg_pc_3 | A ^ -> Z ^   | BUF_X2   | 0.038 |   0.156 |    0.171 | 
     | FE_OCPC940_reg_pc_3 | A ^ -> Z ^   | BUF_X2   | 0.035 |   0.191 |    0.206 | 
     | g196451             | B ^ -> ZN ^  | XNOR2_X1 | 0.041 |   0.232 |    0.247 | 
     | FE_RC_1382_0        | A ^ -> ZN v  | INV_X1   | 0.017 |   0.250 |    0.264 | 
     | FE_RC_1379_0        | B1 v -> ZN ^ | AOI21_X4 | 0.044 |   0.293 |    0.308 | 
     | FE_RC_1380_0        | A ^ -> ZN v  | INV_X8   | 0.018 |   0.311 |    0.326 | 
     | FE_OCPC2155_n_2208  | A v -> Z v   | BUF_X4   | 0.032 |   0.343 |    0.357 | 
     | g189011             | A2 v -> ZN ^ | NAND2_X1 | 0.017 |   0.360 |    0.374 | 
     | g169721             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.377 |    0.391 | 
     | cpuregs_reg[7][3]   | D v          | DFF_X1   | 0.000 |   0.377 |    0.391 | 
     +----------------------------------------------------------------------------+ 
Path 1402: MET Setup Check with Pin count_cycle_reg[29]/CK 
Endpoint:   count_cycle_reg[29]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[11]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.013
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.358
- Arrival Time                  0.344
= Slack Time                    0.015
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.015
     = Beginpoint Arrival Time       -0.015
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[11]     | CK ^         |          |       |  -0.015 |    0.000 | 
     | count_cycle_reg[11]     | CK ^ -> Q ^  | DFF_X1   | 0.124 |   0.109 |    0.124 | 
     | inc_add_1428_40_g186137 | A1 ^ -> ZN ^ | AND2_X1  | 0.042 |   0.152 |    0.166 | 
     | inc_add_1428_40_g191310 | A2 ^ -> ZN ^ | AND2_X1  | 0.037 |   0.189 |    0.203 | 
     | g191309                 | A1 ^ -> ZN ^ | AND4_X2  | 0.068 |   0.257 |    0.272 | 
     | FE_RC_4205_0            | A1 ^ -> ZN v | NAND3_X1 | 0.030 |   0.286 |    0.301 | 
     | FE_RC_4203_0            | B1 v -> ZN ^ | OAI21_X1 | 0.026 |   0.312 |    0.327 | 
     | g172774                 | A1 ^ -> ZN ^ | AND2_X1  | 0.032 |   0.344 |    0.358 | 
     | count_cycle_reg[29]     | D ^          | DFF_X1   | 0.000 |   0.344 |    0.358 | 
     +--------------------------------------------------------------------------------+ 
Path 1403: MET Setup Check with Pin cpuregs_reg[7][17]/CK 
Endpoint:   cpuregs_reg[7][17]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.071
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.443
- Arrival Time                  0.428
= Slack Time                    0.015
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |    0.011 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.160 | 
     | g201449             | A1 ^ -> ZN ^ | AND3_X1  | 0.057 |   0.203 |    0.217 | 
     | g192202_dup         | A2 ^ -> ZN v | NAND2_X2 | 0.017 |   0.220 |    0.235 | 
     | add_1312_30_g192201 | A1 v -> ZN ^ | NOR2_X2  | 0.019 |   0.239 |    0.254 | 
     | add_1312_30_g7587   | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.255 |    0.270 | 
     | g196494             | A v -> Z v   | XOR2_X1  | 0.058 |   0.313 |    0.328 | 
     | FE_RC_581_0         | A1 v -> ZN ^ | OAI22_X2 | 0.040 |   0.353 |    0.367 | 
     | FE_RC_579_0         | A1 ^ -> ZN v | NOR2_X4  | 0.018 |   0.371 |    0.385 | 
     | FE_RC_580_0         | A v -> ZN ^  | INV_X8   | 0.025 |   0.396 |    0.410 | 
     | g200959             | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.415 |    0.430 | 
     | FE_RC_1062_0        | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.428 |    0.443 | 
     | cpuregs_reg[7][17]  | D ^          | DFF_X1   | 0.000 |   0.428 |    0.443 | 
     +----------------------------------------------------------------------------+ 
Path 1404: MET Setup Check with Pin cpuregs_reg[20][26]/CK 
Endpoint:   cpuregs_reg[20][26]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.087
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.458
- Arrival Time                  0.444
= Slack Time                    0.015
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.034 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.128 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.154 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.163 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.183 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.208 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.224 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.274 | 
     | g170963_dup195219   | A1 ^ -> ZN ^ | AND2_X2  | 0.053 |   0.312 |    0.327 | 
     | g195220             | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.351 |    0.365 | 
     | FE_OCPC2132_n_31171 | A ^ -> Z ^   | BUF_X8   | 0.035 |   0.385 |    0.400 | 
     | FE_OCPC2134_n_31171 | A ^ -> Z ^   | BUF_X2   | 0.032 |   0.417 |    0.432 | 
     | g170562             | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.430 |    0.445 | 
     | FE_RC_1217_0        | A1 v -> ZN ^ | NAND2_X1 | 0.014 |   0.444 |    0.458 | 
     | cpuregs_reg[20][26] | D ^          | DFF_X1   | 0.000 |   0.444 |    0.458 | 
     +----------------------------------------------------------------------------+ 
Path 1405: MET Setup Check with Pin reg_pc_reg[28]/CK 
Endpoint:   reg_pc_reg[28]/D   (v) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[6]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.003
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.368
- Arrival Time                  0.353
= Slack Time                    0.015
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | cpu_state_reg[6]    | CK ^         |           |       |  -0.009 |    0.006 | 
     | cpu_state_reg[6]    | CK ^ -> Q v  | DFF_X1    | 0.107 |   0.098 |    0.113 | 
     | g207908             | A1 v -> ZN v | AND2_X4   | 0.035 |   0.132 |    0.147 | 
     | FE_OCPC964_n_44689  | A v -> Z v   | BUF_X4    | 0.028 |   0.161 |    0.176 | 
     | g207910             | A1 v -> ZN v | AND2_X2   | 0.028 |   0.189 |    0.203 | 
     | FE_OCPC1191_n_44692 | A v -> Z v   | CLKBUF_X3 | 0.067 |   0.256 |    0.271 | 
     | g199327             | B1 v -> ZN ^ | AOI22_X1  | 0.063 |   0.319 |    0.334 | 
     | g200574             | A ^ -> ZN v  | OAI221_X1 | 0.035 |   0.353 |    0.368 | 
     | reg_pc_reg[28]      | D v          | DFF_X2    | 0.000 |   0.353 |    0.368 | 
     +-----------------------------------------------------------------------------+ 
Path 1406: MET Setup Check with Pin cpuregs_reg[27][25]/CK 
Endpoint:   cpuregs_reg[27][25]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.084
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.454
- Arrival Time                  0.439
= Slack Time                    0.015
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |    0.011 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.161 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.194 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.230 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.259 |    0.274 | 
     | add_1312_30_g7567   | A1 ^ -> ZN ^ | AND2_X2  | 0.035 |   0.294 |    0.309 | 
     | FE_RC_491_0         | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.307 |    0.322 | 
     | FE_RC_490_0         | A v -> ZN ^  | OAI21_X1 | 0.023 |   0.329 |    0.344 | 
     | g182534             | B1 ^ -> ZN v | AOI21_X2 | 0.025 |   0.354 |    0.369 | 
     | FE_OCPC978_n_18238  | A v -> Z v   | BUF_X8   | 0.035 |   0.389 |    0.404 | 
     | FE_OCPC981_n_18238  | A v -> ZN ^  | INV_X8   | 0.019 |   0.408 |    0.423 | 
     | g198824             | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.421 |    0.436 | 
     | g187112             | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.439 |    0.454 | 
     | cpuregs_reg[27][25] | D ^          | DFF_X1   | 0.000 |   0.439 |    0.454 | 
     +----------------------------------------------------------------------------+ 
Path 1407: MET Setup Check with Pin cpuregs_reg[23][4]/CK 
Endpoint:   cpuregs_reg[23][4]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.067
- Setup                         0.024
+ Phase Shift                   0.400
= Required Time                 0.442
- Arrival Time                  0.427
= Slack Time                    0.015
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.005
     = Beginpoint Arrival Time       -0.005
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]        | CK ^         |           |       |  -0.005 |    0.010 | 
     | reg_pc_reg[2]        | CK ^ -> Q ^  | DFF_X1    | 0.137 |   0.133 |    0.148 | 
     | FE_OCPC1104_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.033 |   0.166 |    0.181 | 
     | add_1312_30_g188917  | A2 ^ -> ZN ^ | AND2_X1   | 0.047 |   0.213 |    0.228 | 
     | g206482              | A ^ -> ZN ^  | XNOR2_X1  | 0.046 |   0.258 |    0.273 | 
     | g171923              | C1 ^ -> ZN v | OAI221_X2 | 0.030 |   0.288 |    0.303 | 
     | FE_OCPC2233_n_2199   | A v -> Z v   | BUF_X4    | 0.033 |   0.321 |    0.336 | 
     | FE_OCPC2151_n_2199   | A v -> Z v   | BUF_X8    | 0.035 |   0.356 |    0.371 | 
     | FE_OCPC2153_n_2199   | A v -> Z v   | BUF_X2    | 0.035 |   0.392 |    0.407 | 
     | g208597              | A2 v -> ZN ^ | NAND2_X1  | 0.018 |   0.410 |    0.425 | 
     | g208596              | A ^ -> ZN v  | OAI21_X1  | 0.018 |   0.427 |    0.442 | 
     | cpuregs_reg[23][4]   | D v          | DFF_X1    | 0.000 |   0.427 |    0.442 | 
     +------------------------------------------------------------------------------+ 
Path 1408: MET Setup Check with Pin cpuregs_reg[5][19]/CK 
Endpoint:   cpuregs_reg[5][19]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.072
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.444
- Arrival Time                  0.429
= Slack Time                    0.015
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |   0.019 |    0.034 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.128 | 
     | g173022            | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.155 | 
     | FE_RC_2515_0       | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.164 | 
     | FE_RC_2513_0       | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.183 | 
     | FE_RC_2512_0       | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.208 | 
     | g30                | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.224 | 
     | g205985            | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.274 | 
     | g205988            | A1 ^ -> ZN ^ | AND2_X4  | 0.060 |   0.319 |    0.334 | 
     | FE_RC_4017_0       | A2 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.363 |    0.378 | 
     | FE_OFC321_n_45728  | A ^ -> Z ^   | BUF_X16  | 0.024 |   0.387 |    0.402 | 
     | g170388            | A1 ^ -> ZN v | NAND2_X1 | 0.028 |   0.415 |    0.430 | 
     | FE_RC_806_0        | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.429 |    0.444 | 
     | cpuregs_reg[5][19] | D ^          | DFF_X1   | 0.000 |   0.429 |    0.444 | 
     +---------------------------------------------------------------------------+ 
Path 1409: MET Setup Check with Pin cpuregs_reg[6][26]/CK 
Endpoint:   cpuregs_reg[6][26]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[21]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.087
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.458
- Arrival Time                  0.443
= Slack Time                    0.015
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[21]      | CK ^         |          |       |  -0.002 |    0.013 | 
     | reg_pc_reg[21]      | CK ^ -> Q ^  | DFF_X1   | 0.136 |   0.134 |    0.149 | 
     | FE_RC_483_0         | A2 ^ -> ZN v | NAND2_X1 | 0.022 |   0.156 |    0.172 | 
     | FE_RC_482_0         | A1 v -> ZN ^ | NOR2_X1  | 0.025 |   0.181 |    0.197 | 
     | add_1312_30_g186112 | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.224 |    0.240 | 
     | add_1312_30_g7577   | A1 ^ -> ZN ^ | AND2_X1  | 0.034 |   0.259 |    0.274 | 
     | add_1312_30_g7568   | A2 ^ -> ZN v | NAND2_X1 | 0.017 |   0.276 |    0.291 | 
     | FE_RC_3072_0        | A2 v -> ZN ^ | NAND2_X1 | 0.017 |   0.293 |    0.309 | 
     | FE_RC_3071_0        | A ^ -> ZN v  | OAI21_X1 | 0.021 |   0.314 |    0.329 | 
     | FE_RC_519_0         | A1 v -> ZN ^ | OAI22_X2 | 0.041 |   0.355 |    0.370 | 
     | FE_RC_517_0         | A1 ^ -> ZN v | NOR2_X4  | 0.016 |   0.371 |    0.387 | 
     | FE_RC_518_0         | A v -> ZN ^  | INV_X8   | 0.036 |   0.407 |    0.423 | 
     | g188076             | A1 ^ -> ZN v | NAND2_X1 | 0.022 |   0.429 |    0.444 | 
     | FE_RC_1260_0        | A1 v -> ZN ^ | NAND2_X1 | 0.014 |   0.443 |    0.458 | 
     | cpuregs_reg[6][26]  | D ^          | DFF_X1   | 0.000 |   0.443 |    0.458 | 
     +----------------------------------------------------------------------------+ 
Path 1410: MET Setup Check with Pin instr_rdinstr_reg/CK 
Endpoint:   instr_rdinstr_reg/D   (^) checked with  leading edge of 'clk'
Beginpoint: mem_rdata_q_reg[24]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.009
- Setup                         0.033
+ Phase Shift                   0.400
= Required Time                 0.357
- Arrival Time                  0.342
= Slack Time                    0.015
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | mem_rdata_q_reg[24] | CK ^         |          |       |  -0.009 |    0.006 | 
     | mem_rdata_q_reg[24] | CK ^ -> Q v  | SDFF_X1  | 0.103 |   0.094 |    0.109 | 
     | g172595             | A4 v -> ZN ^ | NOR4_X1  | 0.088 |   0.181 |    0.197 | 
     | g203892             | A3 ^ -> ZN ^ | AND3_X1  | 0.054 |   0.236 |    0.251 | 
     | g196093             | A1 ^ -> ZN ^ | AND2_X2  | 0.033 |   0.269 |    0.284 | 
     | g196092             | A2 ^ -> ZN ^ | AND2_X1  | 0.037 |   0.306 |    0.321 | 
     | g196095_dup         | A ^ -> ZN v  | INV_X1   | 0.011 |   0.317 |    0.332 | 
     | g206373             | A1 v -> ZN ^ | OAI22_X1 | 0.025 |   0.342 |    0.357 | 
     | instr_rdinstr_reg   | D ^          | DFF_X1   | 0.000 |   0.342 |    0.357 | 
     +----------------------------------------------------------------------------+ 
Path 1411: MET Setup Check with Pin cpuregs_reg[26][19]/CK 
Endpoint:   cpuregs_reg[26][19]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.071
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.443
- Arrival Time                  0.428
= Slack Time                    0.015
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                 |              |          |       |  Time   |   Time   | 
     |---------------------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]                   | CK ^         |          |       |  -0.004 |    0.012 | 
     | reg_pc_reg[7]                   | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.161 | 
     | g201449                         | A1 ^ -> ZN ^ | AND3_X1  | 0.057 |   0.203 |    0.218 | 
     | g192202_dup                     | A2 ^ -> ZN v | NAND2_X2 | 0.017 |   0.220 |    0.235 | 
     | g203880                         | A1 v -> ZN ^ | NOR2_X1  | 0.024 |   0.244 |    0.259 | 
     | FE_RC_3221_0                    | A2 ^ -> ZN v | NAND3_X1 | 0.025 |   0.269 |    0.284 | 
     | add_1312_30_g7547               | A v -> ZN ^  | XNOR2_X1 | 0.036 |   0.305 |    0.320 | 
     | FE_RC_4135_0                    | A1 ^ -> ZN v | NAND2_X2 | 0.021 |   0.326 |    0.342 | 
     | FE_RC_4134_0                    | A1 v -> ZN ^ | NAND3_X4 | 0.021 |   0.348 |    0.363 | 
     | FE_OFC535_n_21762               | A ^ -> ZN v  | INV_X8   | 0.016 |   0.364 |    0.379 | 
     | FE_OCPC1009_FE_OFN45682_n_21762 | A v -> ZN ^  | INV_X4   | 0.029 |   0.393 |    0.408 | 
     | g202220                         | A1 ^ -> ZN v | NAND2_X1 | 0.021 |   0.414 |    0.429 | 
     | FE_RC_927_0                     | A1 v -> ZN ^ | NAND2_X1 | 0.014 |   0.428 |    0.443 | 
     | cpuregs_reg[26][19]             | D ^          | DFF_X1   | 0.000 |   0.428 |    0.443 | 
     +----------------------------------------------------------------------------------------+ 
Path 1412: MET Setup Check with Pin cpuregs_reg[21][16]/CK 
Endpoint:   cpuregs_reg[21][16]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.073
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.443
- Arrival Time                  0.427
= Slack Time                    0.015
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.035 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.128 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.155 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.164 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.184 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.208 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.224 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.274 | 
     | g205988             | A1 ^ -> ZN ^ | AND2_X4  | 0.060 |   0.319 |    0.335 | 
     | FE_RC_3188_0        | A2 ^ -> ZN ^ | AND2_X4  | 0.049 |   0.368 |    0.384 | 
     | FE_OFC350_n_45712   | A ^ -> Z ^   | BUF_X8   | 0.027 |   0.395 |    0.410 | 
     | g194146             | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.409 |    0.425 | 
     | g169205             | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.427 |    0.443 | 
     | cpuregs_reg[21][16] | D ^          | DFF_X1   | 0.000 |   0.427 |    0.443 | 
     +----------------------------------------------------------------------------+ 
Path 1413: MET Setup Check with Pin reg_pc_reg[29]/CK 
Endpoint:   reg_pc_reg[29]/D   (v) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[6]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.003
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.368
- Arrival Time                  0.353
= Slack Time                    0.015
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | cpu_state_reg[6]    | CK ^         |           |       |  -0.009 |    0.006 | 
     | cpu_state_reg[6]    | CK ^ -> Q v  | DFF_X1    | 0.107 |   0.098 |    0.113 | 
     | g207908             | A1 v -> ZN v | AND2_X4   | 0.035 |   0.132 |    0.148 | 
     | FE_OCPC964_n_44689  | A v -> Z v   | BUF_X4    | 0.028 |   0.161 |    0.176 | 
     | g207910             | A1 v -> ZN v | AND2_X2   | 0.028 |   0.189 |    0.204 | 
     | FE_OCPC1191_n_44692 | A v -> Z v   | CLKBUF_X3 | 0.067 |   0.256 |    0.271 | 
     | g199320             | B1 v -> ZN ^ | AOI22_X1  | 0.062 |   0.318 |    0.334 | 
     | g207770             | A ^ -> ZN v  | OAI221_X1 | 0.035 |   0.353 |    0.368 | 
     | reg_pc_reg[29]      | D v          | DFF_X2    | 0.000 |   0.353 |    0.368 | 
     +-----------------------------------------------------------------------------+ 
Path 1414: MET Setup Check with Pin instr_auipc_reg/CK 
Endpoint:   instr_auipc_reg/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.009
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.361
- Arrival Time                  0.345
= Slack Time                    0.016
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | mem_valid_reg         | CK ^         |          |       |  -0.013 |    0.002 | 
     | mem_valid_reg         | CK ^ -> Q ^  | DFF_X1   | 0.109 |   0.095 |    0.111 | 
     | FE_OCPC1217_mem_valid | A ^ -> Z ^   | BUF_X1   | 0.036 |   0.131 |    0.147 | 
     | g175235_dup           | A1 ^ -> ZN ^ | AND2_X4  | 0.051 |   0.182 |    0.197 | 
     | FE_RC_3179_0          | A2 ^ -> ZN v | NAND2_X1 | 0.021 |   0.202 |    0.218 | 
     | FE_RC_3178_0          | A v -> ZN ^  | OAI21_X1 | 0.032 |   0.235 |    0.250 | 
     | FE_RC_3217_0          | A2 ^ -> ZN ^ | AND3_X2  | 0.057 |   0.292 |    0.307 | 
     | g187876               | A2 ^ -> ZN v | NAND4_X2 | 0.029 |   0.321 |    0.337 | 
     | g170641               | A v -> ZN ^  | OAI21_X1 | 0.024 |   0.345 |    0.361 | 
     | instr_auipc_reg       | D ^          | DFF_X1   | 0.000 |   0.345 |    0.361 | 
     +------------------------------------------------------------------------------+ 
Path 1415: MET Setup Check with Pin cpuregs_reg[27][8]/CK 
Endpoint:   cpuregs_reg[27][8]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.074
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.444
- Arrival Time                  0.428
= Slack Time                    0.016
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.035 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.128 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.155 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.164 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.184 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.208 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.225 | 
     | g208697             | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.288 | 
     | FE_OFC379_n_45492   | A ^ -> Z ^   | BUF_X8   | 0.035 |   0.307 |    0.323 | 
     | g198825             | A1 ^ -> ZN ^ | AND2_X4  | 0.045 |   0.353 |    0.368 | 
     | FE_OCPC2082_n_35217 | A ^ -> Z ^   | BUF_X4   | 0.040 |   0.393 |    0.408 | 
     | g198837             | A1 ^ -> ZN v | NAND2_X1 | 0.016 |   0.409 |    0.425 | 
     | g198836             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.428 |    0.444 | 
     | cpuregs_reg[27][8]  | D ^          | DFF_X1   | 0.000 |   0.428 |    0.444 | 
     +----------------------------------------------------------------------------+ 
Path 1416: MET Setup Check with Pin cpuregs_reg[22][19]/CK 
Endpoint:   cpuregs_reg[22][19]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.071
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.443
- Arrival Time                  0.427
= Slack Time                    0.016
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                 |              |          |       |  Time   |   Time   | 
     |---------------------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]                   | CK ^         |          |       |  -0.004 |    0.012 | 
     | reg_pc_reg[7]                   | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.161 | 
     | g201449                         | A1 ^ -> ZN ^ | AND3_X1  | 0.057 |   0.203 |    0.218 | 
     | g192202_dup                     | A2 ^ -> ZN v | NAND2_X2 | 0.017 |   0.220 |    0.235 | 
     | g203880                         | A1 v -> ZN ^ | NOR2_X1  | 0.024 |   0.244 |    0.260 | 
     | FE_RC_3221_0                    | A2 ^ -> ZN v | NAND3_X1 | 0.025 |   0.269 |    0.284 | 
     | add_1312_30_g7547               | A v -> ZN ^  | XNOR2_X1 | 0.036 |   0.305 |    0.321 | 
     | FE_RC_4135_0                    | A1 ^ -> ZN v | NAND2_X2 | 0.021 |   0.326 |    0.342 | 
     | FE_RC_4134_0                    | A1 v -> ZN ^ | NAND3_X4 | 0.021 |   0.348 |    0.363 | 
     | FE_OFC535_n_21762               | A ^ -> ZN v  | INV_X8   | 0.016 |   0.364 |    0.379 | 
     | FE_OCPC1009_FE_OFN45682_n_21762 | A v -> ZN ^  | INV_X4   | 0.029 |   0.393 |    0.409 | 
     | g208300                         | A2 ^ -> ZN v | NAND2_X1 | 0.021 |   0.414 |    0.429 | 
     | FE_RC_882_0                     | A1 v -> ZN ^ | NAND2_X1 | 0.014 |   0.427 |    0.443 | 
     | cpuregs_reg[22][19]             | D ^          | DFF_X1   | 0.000 |   0.427 |    0.443 | 
     +----------------------------------------------------------------------------------------+ 
Path 1417: MET Setup Check with Pin decoded_rd_reg[1]/CK 
Endpoint:   decoded_rd_reg[1]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_do_wdata_reg/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.017
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.388
- Arrival Time                  0.373
= Slack Time                    0.016
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | mem_do_wdata_reg    | CK ^         |          |       |  -0.006 |    0.009 | 
     | mem_do_wdata_reg    | CK ^ -> QN v | DFF_X1   | 0.093 |   0.087 |    0.102 | 
     | FE_RC_1523_0        | A1 v -> ZN ^ | NAND3_X2 | 0.020 |   0.107 |    0.123 | 
     | FE_RC_1493_0        | A1 ^ -> ZN ^ | AND2_X4  | 0.030 |   0.137 |    0.153 | 
     | FE_RC_1492_0        | A2 ^ -> ZN v | NAND3_X4 | 0.020 |   0.157 |    0.173 | 
     | g200125             | A1 v -> ZN ^ | NAND2_X4 | 0.018 |   0.175 |    0.190 | 
     | FE_OCPC1253_n_36570 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.202 |    0.218 | 
     | g203029             | A1 ^ -> ZN ^ | AND2_X2  | 0.049 |   0.251 |    0.267 | 
     | g200128             | A2 ^ -> ZN ^ | AND2_X4  | 0.050 |   0.302 |    0.317 | 
     | FE_OCPC2141_n_36573 | A ^ -> Z ^   | BUF_X2   | 0.038 |   0.339 |    0.355 | 
     | g193954             | A1 ^ -> ZN v | AOI22_X1 | 0.017 |   0.356 |    0.372 | 
     | g168872             | A1 v -> ZN ^ | NAND2_X1 | 0.017 |   0.373 |    0.388 | 
     | decoded_rd_reg[1]   | D ^          | DFF_X1   | 0.000 |   0.373 |    0.388 | 
     +----------------------------------------------------------------------------+ 
Path 1418: MET Setup Check with Pin decoded_rd_reg[4]/CK 
Endpoint:   decoded_rd_reg[4]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_do_wdata_reg/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.017
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.389
- Arrival Time                  0.373
= Slack Time                    0.016
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | mem_do_wdata_reg    | CK ^         |          |       |  -0.006 |    0.009 | 
     | mem_do_wdata_reg    | CK ^ -> QN v | DFF_X1   | 0.093 |   0.087 |    0.102 | 
     | FE_RC_1523_0        | A1 v -> ZN ^ | NAND3_X2 | 0.020 |   0.107 |    0.123 | 
     | FE_RC_1493_0        | A1 ^ -> ZN ^ | AND2_X4  | 0.030 |   0.137 |    0.153 | 
     | FE_RC_1492_0        | A2 ^ -> ZN v | NAND3_X4 | 0.020 |   0.157 |    0.173 | 
     | g200125             | A1 v -> ZN ^ | NAND2_X4 | 0.018 |   0.175 |    0.190 | 
     | FE_OCPC1253_n_36570 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.202 |    0.218 | 
     | g203029             | A1 ^ -> ZN ^ | AND2_X2  | 0.049 |   0.251 |    0.267 | 
     | g200128             | A2 ^ -> ZN ^ | AND2_X4  | 0.050 |   0.302 |    0.317 | 
     | FE_OCPC2141_n_36573 | A ^ -> Z ^   | BUF_X2   | 0.038 |   0.339 |    0.355 | 
     | g170696             | A1 ^ -> ZN v | AOI22_X1 | 0.017 |   0.356 |    0.371 | 
     | g168875             | A1 v -> ZN ^ | NAND2_X1 | 0.017 |   0.373 |    0.389 | 
     | decoded_rd_reg[4]   | D ^          | DFF_X1   | 0.000 |   0.373 |    0.389 | 
     +----------------------------------------------------------------------------+ 
Path 1419: MET Setup Check with Pin decoded_imm_reg[31]/CK 
Endpoint:   decoded_imm_reg[31]/D (^) checked with  leading edge of 'clk'
Beginpoint: decoder_trigger_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.001
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.370
- Arrival Time                  0.355
= Slack Time                    0.016
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | decoder_trigger_reg | CK ^         |          |       |  -0.006 |    0.009 | 
     | decoder_trigger_reg | CK ^ -> Q ^  | DFF_X1   | 0.123 |   0.117 |    0.132 | 
     | g97079__206495      | A1 ^ -> ZN v | NAND2_X4 | 0.031 |   0.148 |    0.163 | 
     | g205411             | A1 v -> ZN v | OR2_X2   | 0.050 |   0.198 |    0.213 | 
     | g203595             | A3 v -> ZN v | AND3_X4  | 0.038 |   0.236 |    0.251 | 
     | g200385             | A1 v -> ZN v | AND2_X4  | 0.033 |   0.269 |    0.284 | 
     | g189826_dup195939   | A1 v -> ZN v | OR2_X1   | 0.065 |   0.333 |    0.349 | 
     | g192157             | A1 v -> ZN ^ | NAND3_X1 | 0.021 |   0.355 |    0.370 | 
     | decoded_imm_reg[31] | D ^          | DFF_X1   | 0.000 |   0.355 |    0.370 | 
     +----------------------------------------------------------------------------+ 
Path 1420: MET Setup Check with Pin cpuregs_reg[19][4]/CK 
Endpoint:   cpuregs_reg[19][4]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.067
- Setup                         0.024
+ Phase Shift                   0.400
= Required Time                 0.442
- Arrival Time                  0.427
= Slack Time                    0.016
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.005
     = Beginpoint Arrival Time       -0.005
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]        | CK ^         |           |       |  -0.005 |    0.011 | 
     | reg_pc_reg[2]        | CK ^ -> Q ^  | DFF_X1    | 0.137 |   0.133 |    0.149 | 
     | FE_OCPC1104_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.033 |   0.166 |    0.181 | 
     | add_1312_30_g188917  | A2 ^ -> ZN ^ | AND2_X1   | 0.047 |   0.213 |    0.229 | 
     | g206482              | A ^ -> ZN ^  | XNOR2_X1  | 0.046 |   0.258 |    0.274 | 
     | g171923              | C1 ^ -> ZN v | OAI221_X2 | 0.030 |   0.288 |    0.304 | 
     | FE_OCPC2233_n_2199   | A v -> Z v   | BUF_X4    | 0.033 |   0.321 |    0.337 | 
     | FE_OCPC2151_n_2199   | A v -> Z v   | BUF_X8    | 0.035 |   0.356 |    0.372 | 
     | FE_OCPC2153_n_2199   | A v -> Z v   | BUF_X2    | 0.035 |   0.392 |    0.408 | 
     | g206440              | A2 v -> ZN ^ | NAND2_X1  | 0.018 |   0.409 |    0.425 | 
     | g202583              | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.427 |    0.442 | 
     | cpuregs_reg[19][4]   | D v          | DFF_X1    | 0.000 |   0.427 |    0.442 | 
     +------------------------------------------------------------------------------+ 
Path 1421: MET Setup Check with Pin decoded_rd_reg[3]/CK 
Endpoint:   decoded_rd_reg[3]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_do_wdata_reg/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.017
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.389
- Arrival Time                  0.373
= Slack Time                    0.016
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | mem_do_wdata_reg    | CK ^         |          |       |  -0.006 |    0.010 | 
     | mem_do_wdata_reg    | CK ^ -> QN v | DFF_X1   | 0.093 |   0.087 |    0.102 | 
     | FE_RC_1523_0        | A1 v -> ZN ^ | NAND3_X2 | 0.020 |   0.107 |    0.123 | 
     | FE_RC_1493_0        | A1 ^ -> ZN ^ | AND2_X4  | 0.030 |   0.137 |    0.153 | 
     | FE_RC_1492_0        | A2 ^ -> ZN v | NAND3_X4 | 0.020 |   0.157 |    0.173 | 
     | g200125             | A1 v -> ZN ^ | NAND2_X4 | 0.018 |   0.175 |    0.190 | 
     | FE_OCPC1253_n_36570 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.202 |    0.218 | 
     | g203029             | A1 ^ -> ZN ^ | AND2_X2  | 0.049 |   0.251 |    0.267 | 
     | g200128             | A2 ^ -> ZN ^ | AND2_X4  | 0.050 |   0.302 |    0.317 | 
     | FE_OCPC2141_n_36573 | A ^ -> Z ^   | BUF_X2   | 0.038 |   0.339 |    0.355 | 
     | g193949             | A1 ^ -> ZN v | AOI22_X1 | 0.017 |   0.356 |    0.372 | 
     | g168874             | A1 v -> ZN ^ | NAND2_X1 | 0.017 |   0.373 |    0.389 | 
     | decoded_rd_reg[3]   | D ^          | DFF_X1   | 0.000 |   0.373 |    0.389 | 
     +----------------------------------------------------------------------------+ 
Path 1422: MET Setup Check with Pin decoded_imm_reg[16]/CK 
Endpoint:   decoded_imm_reg[16]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_lui_reg/Q       (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.000
- Setup                         0.027
+ Phase Shift                   0.400
= Required Time                 0.374
- Arrival Time                  0.358
= Slack Time                    0.016
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                       |              |           |       |  Time   |   Time   | 
     |-----------------------+--------------+-----------+-------+---------+----------| 
     | instr_lui_reg         | CK ^         |           |       |  -0.009 |    0.007 | 
     | instr_lui_reg         | CK ^ -> Q v  | DFF_X1    | 0.100 |   0.091 |    0.107 | 
     | FE_OCPC1244_instr_lui | A v -> Z v   | CLKBUF_X1 | 0.026 |   0.117 |    0.133 | 
     | g196478               | A1 v -> ZN v | OR2_X1    | 0.049 |   0.166 |    0.182 | 
     | g199682               | A v -> ZN ^  | INV_X1    | 0.025 |   0.191 |    0.207 | 
     | g199681               | A2 ^ -> ZN v | NOR2_X2   | 0.016 |   0.207 |    0.223 | 
     | FE_OCPC1683_n_36103   | A v -> Z v   | BUF_X2    | 0.044 |   0.252 |    0.268 | 
     | g199685               | B1 v -> ZN ^ | AOI222_X1 | 0.086 |   0.337 |    0.353 | 
     | g192154               | A1 ^ -> ZN v | NAND2_X1  | 0.020 |   0.358 |    0.374 | 
     | decoded_imm_reg[16]   | D v          | DFF_X1    | 0.000 |   0.358 |    0.374 | 
     +-------------------------------------------------------------------------------+ 
Path 1423: MET Setup Check with Pin cpuregs_reg[18][4]/CK 
Endpoint:   cpuregs_reg[18][4]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.067
- Setup                         0.024
+ Phase Shift                   0.400
= Required Time                 0.443
- Arrival Time                  0.427
= Slack Time                    0.016
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.005
     = Beginpoint Arrival Time       -0.005
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]        | CK ^         |           |       |  -0.005 |    0.011 | 
     | reg_pc_reg[2]        | CK ^ -> Q ^  | DFF_X1    | 0.137 |   0.133 |    0.149 | 
     | FE_OCPC1104_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.033 |   0.166 |    0.182 | 
     | add_1312_30_g188917  | A2 ^ -> ZN ^ | AND2_X1   | 0.047 |   0.213 |    0.229 | 
     | g206482              | A ^ -> ZN ^  | XNOR2_X1  | 0.046 |   0.258 |    0.274 | 
     | g171923              | C1 ^ -> ZN v | OAI221_X2 | 0.030 |   0.288 |    0.304 | 
     | FE_OCPC2233_n_2199   | A v -> Z v   | BUF_X4    | 0.033 |   0.321 |    0.337 | 
     | FE_OCPC2151_n_2199   | A v -> Z v   | BUF_X8    | 0.035 |   0.356 |    0.372 | 
     | FE_OCPC2153_n_2199   | A v -> Z v   | BUF_X2    | 0.035 |   0.392 |    0.408 | 
     | g208453              | A2 v -> ZN ^ | NAND2_X1  | 0.018 |   0.409 |    0.425 | 
     | g190755              | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.427 |    0.443 | 
     | cpuregs_reg[18][4]   | D v          | DFF_X1    | 0.000 |   0.427 |    0.443 | 
     +------------------------------------------------------------------------------+ 
Path 1424: MET Setup Check with Pin cpuregs_reg[15][4]/CK 
Endpoint:   cpuregs_reg[15][4]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.067
- Setup                         0.024
+ Phase Shift                   0.400
= Required Time                 0.443
- Arrival Time                  0.426
= Slack Time                    0.016
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.005
     = Beginpoint Arrival Time       -0.005
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]        | CK ^         |           |       |  -0.005 |    0.011 | 
     | reg_pc_reg[2]        | CK ^ -> Q ^  | DFF_X1    | 0.137 |   0.133 |    0.149 | 
     | FE_OCPC1104_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.033 |   0.166 |    0.182 | 
     | add_1312_30_g188917  | A2 ^ -> ZN ^ | AND2_X1   | 0.047 |   0.213 |    0.229 | 
     | g206482              | A ^ -> ZN ^  | XNOR2_X1  | 0.046 |   0.258 |    0.274 | 
     | g171923              | C1 ^ -> ZN v | OAI221_X2 | 0.030 |   0.288 |    0.304 | 
     | FE_OCPC2233_n_2199   | A v -> Z v   | BUF_X4    | 0.033 |   0.321 |    0.337 | 
     | FE_OCPC2151_n_2199   | A v -> Z v   | BUF_X8    | 0.035 |   0.356 |    0.372 | 
     | FE_OCPC2153_n_2199   | A v -> Z v   | BUF_X2    | 0.035 |   0.392 |    0.408 | 
     | g188332              | A2 v -> ZN ^ | NAND2_X1  | 0.017 |   0.409 |    0.425 | 
     | g208606              | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.426 |    0.443 | 
     | cpuregs_reg[15][4]   | D v          | DFF_X1    | 0.000 |   0.426 |    0.443 | 
     +------------------------------------------------------------------------------+ 
Path 1425: MET Setup Check with Pin cpuregs_reg[7][2]/CK 
Endpoint:   cpuregs_reg[7][2]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[2]/QN (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.015
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.385
- Arrival Time                  0.369
= Slack Time                    0.016
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[2]    | CK ^         |          |       |  -0.009 |    0.007 | 
     | cpu_state_reg[2]    | CK ^ -> QN ^ | DFFR_X1  | 0.092 |   0.083 |    0.099 | 
     | FE_OFC389_n_6184    | A ^ -> ZN v  | INV_X2   | 0.016 |   0.099 |    0.116 | 
     | FE_OFC391_n_6184    | A v -> ZN ^  | INV_X1   | 0.015 |   0.115 |    0.131 | 
     | g21                 | A2 ^ -> ZN ^ | AND2_X2  | 0.039 |   0.153 |    0.170 | 
     | FE_RC_3181_0        | A2 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.192 |    0.208 | 
     | FE_OFC48_n_37230    | A ^ -> ZN v  | INV_X1   | 0.013 |   0.204 |    0.221 | 
     | g206168             | A1 v -> ZN ^ | NOR2_X2  | 0.031 |   0.235 |    0.252 | 
     | g206171             | A1 ^ -> ZN ^ | AND2_X4  | 0.048 |   0.284 |    0.300 | 
     | FE_RC_4065_0        | A1 ^ -> ZN v | NAND2_X4 | 0.028 |   0.312 |    0.328 | 
     | FE_OCPC1872_n_42928 | A v -> ZN ^  | INV_X8   | 0.023 |   0.335 |    0.352 | 
     | g189018             | A1 ^ -> ZN v | NAND2_X1 | 0.016 |   0.351 |    0.367 | 
     | g169715             | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.369 |    0.385 | 
     | cpuregs_reg[7][2]   | D ^          | DFF_X1   | 0.000 |   0.369 |    0.385 | 
     +----------------------------------------------------------------------------+ 
Path 1426: MET Setup Check with Pin cpuregs_reg[12][20]/CK 
Endpoint:   cpuregs_reg[12][20]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.081
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.452
- Arrival Time                  0.436
= Slack Time                    0.016
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |    0.013 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.162 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.195 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.231 | 
     | add_1312_30_g175238 | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.257 |    0.273 | 
     | add_1312_30_g7556   | A1 ^ -> ZN ^ | AND2_X1  | 0.042 |   0.299 |    0.315 | 
     | add_1312_30_g7540   | A ^ -> ZN ^  | XNOR2_X2 | 0.038 |   0.337 |    0.353 | 
     | g171927             | B1 ^ -> ZN v | AOI21_X2 | 0.027 |   0.364 |    0.380 | 
     | FE_OCPC1542_n_2193  | A v -> ZN ^  | INV_X8   | 0.036 |   0.400 |    0.416 | 
     | g170497             | A1 ^ -> ZN v | NAND2_X1 | 0.022 |   0.421 |    0.438 | 
     | FE_RC_1215_0        | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.436 |    0.452 | 
     | cpuregs_reg[12][20] | D ^          | DFF_X1   | 0.000 |   0.436 |    0.452 | 
     +----------------------------------------------------------------------------+ 
Path 1427: MET Setup Check with Pin count_instr_reg[10]/CK 
Endpoint:   count_instr_reg[10]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[6]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.016
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.355
- Arrival Time                  0.339
= Slack Time                    0.016
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                           |              |          |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[6]        | CK ^         |          |       |  -0.009 |    0.007 | 
     | count_instr_reg[6]        | CK ^ -> Q ^  | DFF_X1   | 0.114 |   0.104 |    0.121 | 
     | FE_OCPC1223_count_instr_6 | A ^ -> Z ^   | BUF_X1   | 0.046 |   0.150 |    0.167 | 
     | inc_add_1559_34_g196374   | A4 ^ -> ZN ^ | AND4_X2  | 0.058 |   0.209 |    0.225 | 
     | FE_RC_3334_0              | A1 ^ -> ZN v | NAND2_X1 | 0.026 |   0.235 |    0.251 | 
     | inc_add_1559_34_g1205     | A1 v -> ZN ^ | NOR2_X1  | 0.030 |   0.265 |    0.281 | 
     | inc_add_1559_34_g1173     | A ^ -> ZN ^  | XNOR2_X1 | 0.041 |   0.306 |    0.322 | 
     | g205482                   | A2 ^ -> ZN v | AOI22_X1 | 0.017 |   0.323 |    0.340 | 
     | g171947                   | A v -> ZN ^  | INV_X1   | 0.016 |   0.339 |    0.355 | 
     | count_instr_reg[10]       | D ^          | DFF_X1   | 0.000 |   0.339 |    0.355 | 
     +----------------------------------------------------------------------------------+ 
Path 1428: MET Setup Check with Pin cpuregs_reg[31][31]/CK 
Endpoint:   cpuregs_reg[31][31]/SE (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[2]/QN    (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.027
- Setup                         0.084
+ Phase Shift                   0.400
= Required Time                 0.343
- Arrival Time                  0.327
= Slack Time                    0.016
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     | cpu_state_reg[2]    | CK ^         |         |       |  -0.009 |    0.007 | 
     | cpu_state_reg[2]    | CK ^ -> QN ^ | DFFR_X1 | 0.092 |   0.083 |    0.099 | 
     | FE_OFC389_n_6184    | A ^ -> ZN v  | INV_X2  | 0.016 |   0.099 |    0.116 | 
     | FE_OFC391_n_6184    | A v -> ZN ^  | INV_X1  | 0.015 |   0.115 |    0.131 | 
     | g21                 | A2 ^ -> ZN ^ | AND2_X2 | 0.039 |   0.153 |    0.170 | 
     | FE_RC_3181_0        | A2 ^ -> ZN ^ | AND2_X4 | 0.038 |   0.192 |    0.208 | 
     | FE_OFC48_n_37230    | A ^ -> ZN v  | INV_X1  | 0.013 |   0.204 |    0.221 | 
     | g206168             | A1 v -> ZN ^ | NOR2_X2 | 0.031 |   0.235 |    0.252 | 
     | g206171             | A1 ^ -> ZN ^ | AND2_X4 | 0.048 |   0.284 |    0.300 | 
     | g206177             | A1 ^ -> ZN ^ | AND2_X4 | 0.042 |   0.326 |    0.343 | 
     | cpuregs_reg[31][31] | SE ^         | SDFF_X2 | 0.001 |   0.327 |    0.343 | 
     +---------------------------------------------------------------------------+ 
Path 1429: MET Setup Check with Pin count_instr_reg[15]/CK 
Endpoint:   count_instr_reg[15]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[6]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.014
- Setup                         0.023
+ Phase Shift                   0.400
= Required Time                 0.363
- Arrival Time                  0.347
= Slack Time                    0.016
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                           |              |          |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[6]        | CK ^         |          |       |  -0.009 |    0.007 | 
     | count_instr_reg[6]        | CK ^ -> Q ^  | DFF_X1   | 0.114 |   0.104 |    0.121 | 
     | FE_OCPC1223_count_instr_6 | A ^ -> Z ^   | BUF_X1   | 0.046 |   0.150 |    0.167 | 
     | inc_add_1559_34_g196374   | A4 ^ -> ZN ^ | AND4_X2  | 0.058 |   0.209 |    0.225 | 
     | FE_RC_3335_0              | A2 ^ -> ZN ^ | AND2_X2  | 0.039 |   0.248 |    0.264 | 
     | g185445                   | A1 ^ -> ZN v | NAND4_X1 | 0.027 |   0.275 |    0.291 | 
     | inc_add_1559_34_g185444   | A v -> ZN v  | XNOR2_X1 | 0.042 |   0.316 |    0.333 | 
     | FE_RC_4236_0              | A2 v -> ZN ^ | NAND2_X1 | 0.019 |   0.335 |    0.352 | 
     | FE_RC_4235_0              | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.347 |    0.363 | 
     | count_instr_reg[15]       | D v          | DFF_X1   | 0.000 |   0.347 |    0.363 | 
     +----------------------------------------------------------------------------------+ 
Path 1430: MET Setup Check with Pin cpuregs_reg[22][4]/CK 
Endpoint:   cpuregs_reg[22][4]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.067
- Setup                         0.024
+ Phase Shift                   0.400
= Required Time                 0.443
- Arrival Time                  0.427
= Slack Time                    0.017
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.005
     = Beginpoint Arrival Time       -0.005
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]        | CK ^         |           |       |  -0.005 |    0.012 | 
     | reg_pc_reg[2]        | CK ^ -> Q ^  | DFF_X1    | 0.137 |   0.133 |    0.149 | 
     | FE_OCPC1104_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.033 |   0.166 |    0.182 | 
     | add_1312_30_g188917  | A2 ^ -> ZN ^ | AND2_X1   | 0.047 |   0.213 |    0.229 | 
     | g206482              | A ^ -> ZN ^  | XNOR2_X1  | 0.046 |   0.258 |    0.275 | 
     | g171923              | C1 ^ -> ZN v | OAI221_X2 | 0.030 |   0.288 |    0.304 | 
     | FE_OCPC2233_n_2199   | A v -> Z v   | BUF_X4    | 0.033 |   0.321 |    0.337 | 
     | FE_OCPC2151_n_2199   | A v -> Z v   | BUF_X8    | 0.035 |   0.356 |    0.373 | 
     | FE_OCPC2153_n_2199   | A v -> Z v   | BUF_X2    | 0.035 |   0.392 |    0.408 | 
     | g208292              | A2 v -> ZN ^ | NAND2_X1  | 0.018 |   0.409 |    0.426 | 
     | g202465              | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.427 |    0.443 | 
     | cpuregs_reg[22][4]   | D v          | DFF_X1    | 0.000 |   0.427 |    0.443 | 
     +------------------------------------------------------------------------------+ 
Path 1431: MET Setup Check with Pin mem_instr_reg/CK 
Endpoint:   mem_instr_reg/D    (^) checked with  leading edge of 'clk'
Beginpoint: mem_do_rinst_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.013
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.356
- Arrival Time                  0.340
= Slack Time                    0.017
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +----------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                          |              |           |       |  Time   |   Time   | 
     |--------------------------+--------------+-----------+-------+---------+----------| 
     | mem_do_rinst_reg         | CK ^         |           |       |  -0.006 |    0.010 | 
     | mem_do_rinst_reg         | CK ^ -> Q ^  | DFF_X1    | 0.111 |   0.104 |    0.121 | 
     | FE_OCPC1727_mem_do_rinst | A ^ -> Z ^   | BUF_X1    | 0.035 |   0.139 |    0.156 | 
     | g97117__204089           | A1 ^ -> ZN ^ | OR2_X4    | 0.037 |   0.176 |    0.192 | 
     | g209096                  | C1 ^ -> ZN v | OAI211_X1 | 0.027 |   0.203 |    0.219 | 
     | FE_RC_4113_0             | A2 v -> ZN v | OR2_X2    | 0.055 |   0.258 |    0.274 | 
     | FE_RC_4112_0             | A1 v -> ZN ^ | NAND2_X4  | 0.032 |   0.289 |    0.306 | 
     | g195093                  | A1 ^ -> ZN v | NAND3_X1  | 0.028 |   0.317 |    0.333 | 
     | g171573                  | A v -> ZN ^  | OAI21_X1  | 0.023 |   0.340 |    0.356 | 
     | mem_instr_reg            | D ^          | DFF_X1    | 0.000 |   0.340 |    0.356 | 
     +----------------------------------------------------------------------------------+ 
Path 1432: MET Setup Check with Pin reg_pc_reg[22]/CK 
Endpoint:   reg_pc_reg[22]/D   (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[6]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.003
- Setup                         0.034
+ Phase Shift                   0.400
= Required Time                 0.363
- Arrival Time                  0.346
= Slack Time                    0.017
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | cpu_state_reg[6]    | CK ^         |           |       |  -0.009 |    0.008 | 
     | cpu_state_reg[6]    | CK ^ -> Q ^  | DFF_X1    | 0.117 |   0.108 |    0.125 | 
     | g207908             | A1 ^ -> ZN ^ | AND2_X4   | 0.045 |   0.153 |    0.169 | 
     | FE_OCPC964_n_44689  | A ^ -> Z ^   | BUF_X4    | 0.028 |   0.181 |    0.197 | 
     | g207907             | A1 ^ -> ZN v | NAND2_X2  | 0.019 |   0.199 |    0.216 | 
     | FE_OFC222_n_44690   | A v -> Z v   | BUF_X1    | 0.047 |   0.247 |    0.263 | 
     | FE_OCPC1907_n_44560 | A v -> ZN ^  | INV_X8    | 0.027 |   0.274 |    0.291 | 
     | FE_OCPC1916_n_44560 | A ^ -> ZN v  | INV_X2    | 0.025 |   0.299 |    0.316 | 
     | g208351             | B1 v -> ZN ^ | OAI221_X1 | 0.047 |   0.346 |    0.363 | 
     | reg_pc_reg[22]      | D ^          | DFF_X1    | 0.000 |   0.346 |    0.363 | 
     +-----------------------------------------------------------------------------+ 
Path 1433: MET Setup Check with Pin reg_pc_reg[12]/CK 
Endpoint:   reg_pc_reg[12]/D   (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[6]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.003
- Setup                         0.034
+ Phase Shift                   0.400
= Required Time                 0.362
- Arrival Time                  0.346
= Slack Time                    0.017
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | cpu_state_reg[6]    | CK ^         |           |       |  -0.009 |    0.008 | 
     | cpu_state_reg[6]    | CK ^ -> Q ^  | DFF_X1    | 0.117 |   0.108 |    0.125 | 
     | g207908             | A1 ^ -> ZN ^ | AND2_X4   | 0.045 |   0.153 |    0.169 | 
     | FE_OCPC964_n_44689  | A ^ -> Z ^   | BUF_X4    | 0.028 |   0.181 |    0.197 | 
     | g207909             | A1 ^ -> ZN ^ | AND2_X2   | 0.032 |   0.213 |    0.229 | 
     | FE_OFC421_n_44691   | A ^ -> Z ^   | BUF_X1    | 0.031 |   0.244 |    0.260 | 
     | FE_OCPC1880_n_35278 | A ^ -> ZN v  | INV_X2    | 0.020 |   0.264 |    0.281 | 
     | FE_OCPC1885_n_35278 | A v -> Z v   | BUF_X4    | 0.035 |   0.299 |    0.316 | 
     | g171524             | B1 v -> ZN ^ | OAI221_X1 | 0.047 |   0.346 |    0.362 | 
     | reg_pc_reg[12]      | D ^          | DFF_X1    | 0.000 |   0.346 |    0.362 | 
     +-----------------------------------------------------------------------------+ 
Path 1434: MET Setup Check with Pin cpuregs_reg[13][8]/CK 
Endpoint:   cpuregs_reg[13][8]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.075
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.444
- Arrival Time                  0.427
= Slack Time                    0.017
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |   0.019 |    0.036 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.130 | 
     | g173022            | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.156 | 
     | FE_RC_2515_0       | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.165 | 
     | FE_RC_2513_0       | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.185 | 
     | FE_RC_2512_0       | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.210 | 
     | g30                | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.226 | 
     | g205985            | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.276 | 
     | g205988            | A1 ^ -> ZN ^ | AND2_X4  | 0.060 |   0.319 |    0.336 | 
     | FE_RC_4082_0       | A2 ^ -> ZN ^ | AND2_X4  | 0.059 |   0.378 |    0.395 | 
     | g194181            | A1 ^ -> ZN v | NAND2_X1 | 0.028 |   0.406 |    0.423 | 
     | g168933            | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.427 |    0.444 | 
     | cpuregs_reg[13][8] | D ^          | DFF_X1   | 0.000 |   0.427 |    0.444 | 
     +---------------------------------------------------------------------------+ 
Path 1435: MET Setup Check with Pin decoded_imm_reg[19]/CK 
Endpoint:   decoded_imm_reg[19]/D (^) checked with  leading edge of 'clk'
Beginpoint: decoder_trigger_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.000
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.371
- Arrival Time                  0.354
= Slack Time                    0.017
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | decoder_trigger_reg | CK ^         |          |       |  -0.006 |    0.011 | 
     | decoder_trigger_reg | CK ^ -> Q ^  | DFF_X1   | 0.123 |   0.117 |    0.134 | 
     | g97079__206495      | A1 ^ -> ZN v | NAND2_X4 | 0.031 |   0.148 |    0.164 | 
     | g205411             | A1 v -> ZN v | OR2_X2   | 0.050 |   0.198 |    0.215 | 
     | g203595             | A3 v -> ZN v | AND3_X4  | 0.038 |   0.236 |    0.253 | 
     | g200385             | A1 v -> ZN v | AND2_X4  | 0.033 |   0.269 |    0.286 | 
     | g189826_dup195939   | A1 v -> ZN v | OR2_X1   | 0.065 |   0.333 |    0.350 | 
     | g192161             | A1 v -> ZN ^ | NAND2_X1 | 0.021 |   0.354 |    0.371 | 
     | decoded_imm_reg[19] | D ^          | DFF_X1   | 0.000 |   0.354 |    0.371 | 
     +----------------------------------------------------------------------------+ 
Path 1436: MET Setup Check with Pin cpuregs_reg[24][20]/CK 
Endpoint:   cpuregs_reg[24][20]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.083
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.454
- Arrival Time                  0.438
= Slack Time                    0.017
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |    0.013 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.163 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.196 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.232 | 
     | add_1312_30_g175238 | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.257 |    0.273 | 
     | add_1312_30_g7556   | A1 ^ -> ZN ^ | AND2_X1  | 0.042 |   0.299 |    0.315 | 
     | add_1312_30_g7540   | A ^ -> ZN ^  | XNOR2_X2 | 0.038 |   0.337 |    0.354 | 
     | g171927             | B1 ^ -> ZN v | AOI21_X2 | 0.027 |   0.364 |    0.380 | 
     | FE_OCPC1542_n_2193  | A v -> ZN ^  | INV_X8   | 0.036 |   0.400 |    0.416 | 
     | g190453             | A2 ^ -> ZN v | NAND2_X1 | 0.023 |   0.422 |    0.439 | 
     | FE_RC_852_0         | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.438 |    0.454 | 
     | cpuregs_reg[24][20] | D ^          | DFF_X1   | 0.000 |   0.438 |    0.454 | 
     +----------------------------------------------------------------------------+ 
Path 1437: MET Setup Check with Pin cpuregs_reg[13][16]/CK 
Endpoint:   cpuregs_reg[13][16]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.075
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.444
- Arrival Time                  0.427
= Slack Time                    0.017
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.036 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.130 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.157 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.166 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.185 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.210 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.226 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.276 | 
     | g205988             | A1 ^ -> ZN ^ | AND2_X4  | 0.060 |   0.319 |    0.336 | 
     | FE_RC_4082_0        | A2 ^ -> ZN ^ | AND2_X4  | 0.059 |   0.378 |    0.395 | 
     | g194184             | A1 ^ -> ZN v | NAND2_X1 | 0.028 |   0.406 |    0.423 | 
     | g168941             | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.427 |    0.444 | 
     | cpuregs_reg[13][16] | D ^          | DFF_X1   | 0.000 |   0.427 |    0.444 | 
     +----------------------------------------------------------------------------+ 
Path 1438: MET Setup Check with Pin count_instr_reg[32]/CK 
Endpoint:   count_instr_reg[32]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[25]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.016
- Setup                         0.026
+ Phase Shift                   0.400
= Required Time                 0.358
- Arrival Time                  0.341
= Slack Time                    0.017
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[25]   | CK ^         |          |       |   0.014 |    0.031 | 
     | count_instr_reg[25]   | CK ^ -> Q ^  | DFF_X1   | 0.113 |   0.127 |    0.144 | 
     | inc_add_1559_34_g1293 | A1 ^ -> ZN ^ | AND2_X2  | 0.042 |   0.169 |    0.186 | 
     | FE_RC_1449_0          | A4 ^ -> ZN v | NAND4_X4 | 0.032 |   0.201 |    0.218 | 
     | FE_RC_1450_0          | A v -> ZN ^  | INV_X4   | 0.020 |   0.221 |    0.239 | 
     | g185455               | A1 ^ -> ZN ^ | AND4_X4  | 0.058 |   0.279 |    0.296 | 
     | g196452               | A ^ -> ZN ^  | XNOR2_X1 | 0.043 |   0.322 |    0.339 | 
     | g188483               | A1 ^ -> ZN v | OAI22_X1 | 0.019 |   0.341 |    0.358 | 
     | count_instr_reg[32]   | D v          | DFF_X1   | 0.000 |   0.341 |    0.358 | 
     +------------------------------------------------------------------------------+ 
Path 1439: MET Setup Check with Pin decoded_imm_reg[18]/CK 
Endpoint:   decoded_imm_reg[18]/D (^) checked with  leading edge of 'clk'
Beginpoint: decoder_trigger_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.001
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.370
- Arrival Time                  0.353
= Slack Time                    0.017
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | decoder_trigger_reg | CK ^         |          |       |  -0.006 |    0.011 | 
     | decoder_trigger_reg | CK ^ -> Q ^  | DFF_X1   | 0.123 |   0.117 |    0.134 | 
     | g97079__206495      | A1 ^ -> ZN v | NAND2_X4 | 0.031 |   0.148 |    0.165 | 
     | g205411             | A1 v -> ZN v | OR2_X2   | 0.050 |   0.198 |    0.215 | 
     | g203595             | A3 v -> ZN v | AND3_X4  | 0.038 |   0.236 |    0.253 | 
     | g200385             | A1 v -> ZN v | AND2_X4  | 0.033 |   0.269 |    0.286 | 
     | g189826_dup195939   | A1 v -> ZN v | OR2_X1   | 0.065 |   0.333 |    0.351 | 
     | g192158             | A1 v -> ZN ^ | NAND2_X1 | 0.020 |   0.353 |    0.370 | 
     | decoded_imm_reg[18] | D ^          | DFF_X1   | 0.000 |   0.353 |    0.370 | 
     +----------------------------------------------------------------------------+ 
Path 1440: MET Setup Check with Pin cpuregs_reg[29][5]/CK 
Endpoint:   cpuregs_reg[29][5]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.073
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.442
- Arrival Time                  0.425
= Slack Time                    0.017
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.037 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.130 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.157 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.166 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.186 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.210 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.226 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.276 | 
     | g205988             | A1 ^ -> ZN ^ | AND2_X4  | 0.060 |   0.319 |    0.337 | 
     | g208931             | A1 ^ -> ZN ^ | AND2_X4  | 0.045 |   0.364 |    0.381 | 
     | FE_OCPC2059_n_45716 | A ^ -> Z ^   | BUF_X8   | 0.026 |   0.391 |    0.408 | 
     | g194110             | A1 ^ -> ZN v | NAND2_X1 | 0.016 |   0.407 |    0.424 | 
     | g169805             | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.425 |    0.442 | 
     | cpuregs_reg[29][5]  | D ^          | DFF_X1   | 0.000 |   0.425 |    0.442 | 
     +----------------------------------------------------------------------------+ 
Path 1441: MET Setup Check with Pin is_beq_bne_blt_bge_bltu_bgeu_reg/CK 
Endpoint:   is_beq_bne_blt_bge_bltu_bgeu_reg/D (^) checked with  leading edge 
of 'clk'
Beginpoint: mem_state_reg[1]/Q                 (v) triggered by  leading edge 
of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.364
- Arrival Time                  0.347
= Slack Time                    0.017
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.015
     = Beginpoint Arrival Time       -0.015
     +-----------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                  |              |          |       |  Time   |   Time   | 
     |----------------------------------+--------------+----------+-------+---------+----------| 
     | mem_state_reg[1]                 | CK ^         |          |       |  -0.015 |    0.003 | 
     | mem_state_reg[1]                 | CK ^ -> Q v  | DFF_X1   | 0.107 |   0.092 |    0.109 | 
     | g178949                          | A2 v -> ZN v | OR2_X4   | 0.049 |   0.141 |    0.158 | 
     | FE_RC_1492_0                     | A1 v -> ZN ^ | NAND3_X4 | 0.016 |   0.156 |    0.174 | 
     | g200125                          | A1 ^ -> ZN v | NAND2_X4 | 0.015 |   0.171 |    0.189 | 
     | FE_OCPC1253_n_36570              | A v -> Z v   | BUF_X2   | 0.028 |   0.200 |    0.217 | 
     | g203029                          | A1 v -> ZN v | AND2_X2  | 0.037 |   0.237 |    0.254 | 
     | FE_OCPC2111_n_39733              | A v -> Z v   | BUF_X4   | 0.030 |   0.267 |    0.284 | 
     | FE_OCPC2112_n_39733              | A v -> ZN ^  | INV_X2   | 0.037 |   0.304 |    0.321 | 
     | g203037                          | A1 ^ -> ZN v | NAND3_X1 | 0.024 |   0.328 |    0.345 | 
     | g169975                          | A2 v -> ZN ^ | NAND2_X1 | 0.019 |   0.347 |    0.364 | 
     | is_beq_bne_blt_bge_bltu_bgeu_reg | D ^          | DFF_X1   | 0.000 |   0.347 |    0.364 | 
     +-----------------------------------------------------------------------------------------+ 
Path 1442: MET Setup Check with Pin count_cycle_reg[56]/CK 
Endpoint:   count_cycle_reg[56]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[16]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.015
- Setup                         0.025
+ Phase Shift                   0.400
= Required Time                 0.390
- Arrival Time                  0.373
= Slack Time                    0.017
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                             |              |          |       |  Time   |   Time   | 
     |-----------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[16]         | CK ^         |          |       |   0.014 |    0.031 | 
     | count_cycle_reg[16]         | CK ^ -> Q ^  | DFF_X1   | 0.117 |   0.131 |    0.149 | 
     | inc_add_1428_40_g188502     | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.174 |    0.191 | 
     | FE_RC_3339_0                | A1 ^ -> ZN v | NAND4_X4 | 0.024 |   0.198 |    0.215 | 
     | FE_RC_3340_0                | A v -> ZN ^  | INV_X4   | 0.019 |   0.217 |    0.234 | 
     | inc_add_1428_40_g1344_0_dup | A1 ^ -> ZN ^ | AND4_X4  | 0.067 |   0.284 |    0.301 | 
     | inc_add_1428_40_g1177       | A1 ^ -> ZN ^ | AND3_X2  | 0.046 |   0.330 |    0.347 | 
     | FE_RC_4215_0                | A2 ^ -> ZN ^ | OR2_X1   | 0.030 |   0.360 |    0.377 | 
     | FE_RC_4213_0                | B2 ^ -> ZN v | AOI21_X2 | 0.013 |   0.373 |    0.390 | 
     | count_cycle_reg[56]         | D v          | DFF_X1   | 0.000 |   0.373 |    0.390 | 
     +------------------------------------------------------------------------------------+ 
Path 1443: MET Setup Check with Pin cpuregs_reg[17][8]/CK 
Endpoint:   cpuregs_reg[17][8]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.073
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.442
- Arrival Time                  0.425
= Slack Time                    0.017
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |    0.014 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.163 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2  | 0.060 |   0.205 |    0.223 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4 | 0.024 |   0.229 |    0.247 | 
     | add_1312_30_g206384 | A1 v -> ZN ^ | OAI22_X1 | 0.029 |   0.259 |    0.276 | 
     | g172920             | A1 ^ -> ZN v | NAND2_X1 | 0.022 |   0.281 |    0.298 | 
     | FE_RC_959_0         | A1 v -> ZN v | AND2_X4  | 0.033 |   0.314 |    0.331 | 
     | FE_RC_960_0         | A v -> ZN ^  | INV_X8   | 0.028 |   0.341 |    0.359 | 
     | FE_OCPC2109_n_32235 | A ^ -> Z ^   | BUF_X4   | 0.043 |   0.385 |    0.402 | 
     | g190296             | A2 ^ -> ZN v | NAND2_X1 | 0.021 |   0.406 |    0.423 | 
     | g168218             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.425 |    0.442 | 
     | cpuregs_reg[17][8]  | D ^          | DFF_X1   | 0.000 |   0.425 |    0.442 | 
     +----------------------------------------------------------------------------+ 
Path 1444: MET Setup Check with Pin latched_is_lb_reg/CK 
Endpoint:   latched_is_lb_reg/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[1]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.007
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.364
- Arrival Time                  0.347
= Slack Time                    0.017
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.015
     = Beginpoint Arrival Time       -0.015
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | mem_state_reg[1]    | CK ^         |          |       |  -0.015 |    0.003 | 
     | mem_state_reg[1]    | CK ^ -> Q v  | DFF_X1   | 0.107 |   0.092 |    0.109 | 
     | g178949             | A2 v -> ZN v | OR2_X4   | 0.049 |   0.141 |    0.158 | 
     | FE_RC_1492_0        | A1 v -> ZN ^ | NAND3_X4 | 0.016 |   0.156 |    0.174 | 
     | g200125             | A1 ^ -> ZN v | NAND2_X4 | 0.015 |   0.171 |    0.189 | 
     | g184146_dup         | A1 v -> ZN ^ | NOR2_X4  | 0.024 |   0.195 |    0.213 | 
     | FE_OCPC1318_n_19971 | A ^ -> Z ^   | BUF_X1   | 0.034 |   0.230 |    0.247 | 
     | g153                | A ^ -> ZN v  | INV_X1   | 0.013 |   0.243 |    0.260 | 
     | g194519             | B1 v -> ZN ^ | AOI21_X1 | 0.063 |   0.306 |    0.323 | 
     | g169976             | A1 ^ -> ZN v | NAND2_X1 | 0.021 |   0.327 |    0.344 | 
     | g168131             | A2 v -> ZN ^ | NAND2_X1 | 0.020 |   0.347 |    0.364 | 
     | latched_is_lb_reg   | D ^          | DFF_X1   | 0.000 |   0.347 |    0.364 | 
     +----------------------------------------------------------------------------+ 
Path 1445: MET Setup Check with Pin reg_pc_reg[17]/CK 
Endpoint:   reg_pc_reg[17]/D   (v) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[6]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.003
- Setup                         0.027
+ Phase Shift                   0.400
= Required Time                 0.370
- Arrival Time                  0.352
= Slack Time                    0.018
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | cpu_state_reg[6]    | CK ^         |           |       |  -0.009 |    0.008 | 
     | cpu_state_reg[6]    | CK ^ -> Q v  | DFF_X1    | 0.107 |   0.098 |    0.115 | 
     | g207908             | A1 v -> ZN v | AND2_X4   | 0.035 |   0.132 |    0.150 | 
     | FE_OCPC964_n_44689  | A v -> Z v   | BUF_X4    | 0.028 |   0.161 |    0.178 | 
     | g207910             | A1 v -> ZN v | AND2_X2   | 0.028 |   0.189 |    0.206 | 
     | FE_OCPC1191_n_44692 | A v -> Z v   | CLKBUF_X3 | 0.067 |   0.256 |    0.273 | 
     | g199323             | B1 v -> ZN ^ | AOI22_X1  | 0.062 |   0.317 |    0.335 | 
     | g208349             | A ^ -> ZN v  | OAI221_X1 | 0.035 |   0.352 |    0.370 | 
     | reg_pc_reg[17]      | D v          | DFF_X1    | 0.000 |   0.352 |    0.370 | 
     +-----------------------------------------------------------------------------+ 
Path 1446: MET Setup Check with Pin reg_pc_reg[18]/CK 
Endpoint:   reg_pc_reg[18]/D   (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[6]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.002
- Setup                         0.034
+ Phase Shift                   0.400
= Required Time                 0.363
- Arrival Time                  0.346
= Slack Time                    0.018
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | cpu_state_reg[6]    | CK ^         |           |       |  -0.009 |    0.008 | 
     | cpu_state_reg[6]    | CK ^ -> Q ^  | DFF_X1    | 0.117 |   0.108 |    0.125 | 
     | g207908             | A1 ^ -> ZN ^ | AND2_X4   | 0.045 |   0.153 |    0.170 | 
     | FE_OCPC964_n_44689  | A ^ -> Z ^   | BUF_X4    | 0.028 |   0.181 |    0.198 | 
     | g207909             | A1 ^ -> ZN ^ | AND2_X2   | 0.032 |   0.213 |    0.230 | 
     | FE_OFC421_n_44691   | A ^ -> Z ^   | BUF_X1    | 0.031 |   0.244 |    0.261 | 
     | FE_OCPC1880_n_35278 | A ^ -> ZN v  | INV_X2    | 0.020 |   0.264 |    0.282 | 
     | FE_OCPC1885_n_35278 | A v -> Z v   | BUF_X4    | 0.035 |   0.299 |    0.317 | 
     | g204047             | B1 v -> ZN ^ | OAI221_X1 | 0.046 |   0.346 |    0.363 | 
     | reg_pc_reg[18]      | D ^          | DFF_X1    | 0.000 |   0.346 |    0.363 | 
     +-----------------------------------------------------------------------------+ 
Path 1447: MET Setup Check with Pin count_cycle_reg[57]/CK 
Endpoint:   count_cycle_reg[57]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[16]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.015
- Setup                         0.023
+ Phase Shift                   0.400
= Required Time                 0.392
- Arrival Time                  0.375
= Slack Time                    0.018
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[16]     | CK ^         |          |       |   0.014 |    0.032 | 
     | count_cycle_reg[16]     | CK ^ -> Q ^  | DFF_X1   | 0.117 |   0.131 |    0.149 | 
     | inc_add_1428_40_g188502 | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.174 |    0.192 | 
     | FE_RC_3339_0            | A1 ^ -> ZN v | NAND4_X4 | 0.024 |   0.198 |    0.216 | 
     | FE_RC_3340_0            | A v -> ZN ^  | INV_X4   | 0.019 |   0.217 |    0.235 | 
     | g185469                 | A1 ^ -> ZN ^ | AND4_X4  | 0.058 |   0.275 |    0.293 | 
     | inc_add_1428_40_g1158   | A1 ^ -> ZN v | NAND4_X1 | 0.032 |   0.307 |    0.324 | 
     | inc_add_1428_40_g1104   | A v -> ZN v  | XNOR2_X1 | 0.040 |   0.347 |    0.365 | 
     | g172928                 | A1 v -> ZN v | AND2_X1  | 0.028 |   0.375 |    0.392 | 
     | count_cycle_reg[57]     | D v          | DFF_X1   | 0.000 |   0.375 |    0.392 | 
     +--------------------------------------------------------------------------------+ 
Path 1448: MET Setup Check with Pin reg_pc_reg[11]/CK 
Endpoint:   reg_pc_reg[11]/D   (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[6]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.003
- Setup                         0.035
+ Phase Shift                   0.400
= Required Time                 0.362
- Arrival Time                  0.344
= Slack Time                    0.018
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | cpu_state_reg[6]    | CK ^         |           |       |  -0.009 |    0.009 | 
     | cpu_state_reg[6]    | CK ^ -> Q ^  | DFF_X1    | 0.117 |   0.108 |    0.126 | 
     | g207908             | A1 ^ -> ZN ^ | AND2_X4   | 0.045 |   0.153 |    0.170 | 
     | FE_OCPC964_n_44689  | A ^ -> Z ^   | BUF_X4    | 0.028 |   0.181 |    0.198 | 
     | g207910             | A1 ^ -> ZN ^ | AND2_X2   | 0.032 |   0.213 |    0.231 | 
     | FE_OCPC1191_n_44692 | A ^ -> Z ^   | CLKBUF_X3 | 0.067 |   0.280 |    0.297 | 
     | FE_OFC432_n_44692   | A ^ -> ZN v  | INV_X4    | 0.029 |   0.309 |    0.326 | 
     | g193669             | C1 v -> ZN ^ | OAI221_X1 | 0.035 |   0.344 |    0.362 | 
     | reg_pc_reg[11]      | D ^          | DFF_X1    | 0.000 |   0.344 |    0.362 | 
     +-----------------------------------------------------------------------------+ 
Path 1449: MET Setup Check with Pin cpuregs_reg[6][19]/CK 
Endpoint:   cpuregs_reg[6][19]/D (v) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.072
- Setup                         0.023
+ Phase Shift                   0.400
= Required Time                 0.449
- Arrival Time                  0.431
= Slack Time                    0.018
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.037 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.131 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.158 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.166 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.186 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.211 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.227 | 
     | g208697             | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.291 | 
     | g202166             | A1 ^ -> ZN ^ | AND2_X4  | 0.049 |   0.322 |    0.340 | 
     | FE_OCPC2138_n_38835 | A ^ -> ZN v  | INV_X2   | 0.019 |   0.342 |    0.360 | 
     | FE_OCPC2139_n_38835 | A v -> ZN ^  | INV_X4   | 0.018 |   0.360 |    0.378 | 
     | FE_OCPC2149_n_38835 | A ^ -> Z ^   | BUF_X2   | 0.035 |   0.395 |    0.413 | 
     | FE_RC_816_0         | A ^ -> ZN v  | INV_X1   | 0.010 |   0.405 |    0.423 | 
     | FE_RC_815_0         | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.418 |    0.436 | 
     | FE_RC_814_0         | A2 ^ -> ZN v | NAND2_X1 | 0.013 |   0.431 |    0.449 | 
     | cpuregs_reg[6][19]  | D v          | DFF_X1   | 0.000 |   0.431 |    0.449 | 
     +----------------------------------------------------------------------------+ 
Path 1450: MET Setup Check with Pin mem_wdata_reg[29]/CK 
Endpoint:   mem_wdata_reg[29]/D   (v) checked with  leading edge of 'clk'
Beginpoint: mem_wordsize_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.013
- Setup                         0.080
+ Phase Shift                   0.400
= Required Time                 0.307
- Arrival Time                  0.289
= Slack Time                    0.018
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | mem_wordsize_reg[1] | CK ^         |          |       |  -0.003 |    0.015 | 
     | mem_wordsize_reg[1] | CK ^ -> Q ^  | DFF_X1   | 0.124 |   0.122 |    0.140 | 
     | g97087__193771      | A1 ^ -> ZN ^ | OR2_X2   | 0.033 |   0.154 |    0.172 | 
     | FE_OFC502_n_29658   | A ^ -> ZN v  | INV_X1   | 0.012 |   0.166 |    0.184 | 
     | FE_OFC503_n_29658   | A v -> Z v   | BUF_X2   | 0.042 |   0.208 |    0.226 | 
     | g96948__206870      | A1 v -> ZN ^ | AOI22_X2 | 0.051 |   0.259 |    0.277 | 
     | g96751__9682        | A1 ^ -> ZN v | NAND2_X2 | 0.029 |   0.288 |    0.306 | 
     | mem_wdata_reg[29]   | D v          | SDFF_X1  | 0.001 |   0.289 |    0.307 | 
     +----------------------------------------------------------------------------+ 
Path 1451: MET Setup Check with Pin cpuregs_reg[28][24]/CK 
Endpoint:   cpuregs_reg[28][24]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.082
- Setup                         0.023
+ Phase Shift                   0.400
= Required Time                 0.458
- Arrival Time                  0.440
= Slack Time                    0.018
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |    0.014 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.164 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.197 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.233 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.259 |    0.277 | 
     | add_1312_30_g7553   | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.278 |    0.296 | 
     | add_1312_30_g7530   | A v -> ZN v  | XNOR2_X1 | 0.037 |   0.315 |    0.333 | 
     | FE_RC_4072_0        | A2 v -> ZN ^ | NAND2_X1 | 0.023 |   0.339 |    0.357 | 
     | FE_RC_4071_0        | A1 ^ -> ZN ^ | AND3_X4  | 0.046 |   0.384 |    0.402 | 
     | FE_RC_487_0         | A ^ -> ZN v  | INV_X8   | 0.021 |   0.405 |    0.423 | 
     | g170542             | A2 v -> ZN ^ | NAND2_X1 | 0.024 |   0.429 |    0.447 | 
     | FE_RC_1203_0        | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.440 |    0.458 | 
     | cpuregs_reg[28][24] | D v          | DFF_X1   | 0.000 |   0.440 |    0.458 | 
     +----------------------------------------------------------------------------+ 
Path 1452: MET Setup Check with Pin count_cycle_reg[50]/CK 
Endpoint:   count_cycle_reg[50]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[16]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.016
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.385
- Arrival Time                  0.367
= Slack Time                    0.018
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                             |              |          |       |  Time   |   Time   | 
     |-----------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[16]         | CK ^         |          |       |   0.014 |    0.032 | 
     | count_cycle_reg[16]         | CK ^ -> Q ^  | DFF_X1   | 0.117 |   0.131 |    0.150 | 
     | inc_add_1428_40_g188502     | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.174 |    0.192 | 
     | FE_RC_3339_0                | A1 ^ -> ZN v | NAND4_X4 | 0.024 |   0.198 |    0.216 | 
     | FE_RC_3340_0                | A v -> ZN ^  | INV_X4   | 0.019 |   0.217 |    0.235 | 
     | inc_add_1428_40_g1344_0_dup | A1 ^ -> ZN ^ | AND4_X4  | 0.067 |   0.284 |    0.302 | 
     | inc_add_1428_40_g188741     | A1 ^ -> ZN ^ | AND3_X2  | 0.046 |   0.330 |    0.348 | 
     | FE_RC_1454_0                | A1 ^ -> ZN v | NAND2_X1 | 0.016 |   0.346 |    0.364 | 
     | FE_RC_4210_0                | B1 v -> ZN ^ | AOI21_X2 | 0.021 |   0.367 |    0.385 | 
     | count_cycle_reg[50]         | D ^          | DFF_X1   | 0.000 |   0.367 |    0.385 | 
     +------------------------------------------------------------------------------------+ 
Path 1453: MET Setup Check with Pin reg_pc_reg[19]/CK 
Endpoint:   reg_pc_reg[19]/D   (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[6]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.002
- Setup                         0.034
+ Phase Shift                   0.400
= Required Time                 0.363
- Arrival Time                  0.345
= Slack Time                    0.018
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | cpu_state_reg[6]    | CK ^         |           |       |  -0.009 |    0.009 | 
     | cpu_state_reg[6]    | CK ^ -> Q ^  | DFF_X1    | 0.117 |   0.108 |    0.126 | 
     | g207908             | A1 ^ -> ZN ^ | AND2_X4   | 0.045 |   0.153 |    0.171 | 
     | FE_OCPC964_n_44689  | A ^ -> Z ^   | BUF_X4    | 0.028 |   0.181 |    0.199 | 
     | g207909             | A1 ^ -> ZN ^ | AND2_X2   | 0.032 |   0.213 |    0.231 | 
     | FE_OFC421_n_44691   | A ^ -> Z ^   | BUF_X1    | 0.031 |   0.244 |    0.262 | 
     | FE_OCPC1880_n_35278 | A ^ -> ZN v  | INV_X2    | 0.020 |   0.264 |    0.282 | 
     | FE_OCPC1885_n_35278 | A v -> Z v   | BUF_X4    | 0.035 |   0.299 |    0.317 | 
     | g171521             | B1 v -> ZN ^ | OAI221_X1 | 0.046 |   0.345 |    0.363 | 
     | reg_pc_reg[19]      | D ^          | DFF_X1    | 0.000 |   0.345 |    0.363 | 
     +-----------------------------------------------------------------------------+ 
Path 1454: MET Setup Check with Pin reg_pc_reg[24]/CK 
Endpoint:   reg_pc_reg[24]/D   (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[6]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.002
- Setup                         0.034
+ Phase Shift                   0.400
= Required Time                 0.364
- Arrival Time                  0.345
= Slack Time                    0.018
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | cpu_state_reg[6]    | CK ^         |           |       |  -0.009 |    0.009 | 
     | cpu_state_reg[6]    | CK ^ -> Q ^  | DFF_X1    | 0.117 |   0.108 |    0.126 | 
     | g207908             | A1 ^ -> ZN ^ | AND2_X4   | 0.045 |   0.153 |    0.171 | 
     | FE_OCPC964_n_44689  | A ^ -> Z ^   | BUF_X4    | 0.028 |   0.181 |    0.199 | 
     | g207909             | A1 ^ -> ZN ^ | AND2_X2   | 0.032 |   0.213 |    0.231 | 
     | FE_OFC421_n_44691   | A ^ -> Z ^   | BUF_X1    | 0.031 |   0.244 |    0.262 | 
     | FE_OCPC1880_n_35278 | A ^ -> ZN v  | INV_X2    | 0.020 |   0.264 |    0.283 | 
     | FE_OCPC1885_n_35278 | A v -> Z v   | BUF_X4    | 0.035 |   0.299 |    0.317 | 
     | g171520             | B1 v -> ZN ^ | OAI221_X1 | 0.046 |   0.345 |    0.364 | 
     | reg_pc_reg[24]      | D ^          | DFF_X1    | 0.000 |   0.345 |    0.364 | 
     +-----------------------------------------------------------------------------+ 
Path 1455: MET Setup Check with Pin reg_pc_reg[25]/CK 
Endpoint:   reg_pc_reg[25]/D   (v) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[6]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.003
- Setup                         0.027
+ Phase Shift                   0.400
= Required Time                 0.370
- Arrival Time                  0.352
= Slack Time                    0.018
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | cpu_state_reg[6]    | CK ^         |           |       |  -0.009 |    0.009 | 
     | cpu_state_reg[6]    | CK ^ -> Q v  | DFF_X1    | 0.107 |   0.098 |    0.116 | 
     | g207908             | A1 v -> ZN v | AND2_X4   | 0.035 |   0.132 |    0.151 | 
     | FE_OCPC964_n_44689  | A v -> Z v   | BUF_X4    | 0.028 |   0.161 |    0.179 | 
     | g207910             | A1 v -> ZN v | AND2_X2   | 0.028 |   0.189 |    0.207 | 
     | FE_OCPC1191_n_44692 | A v -> Z v   | CLKBUF_X3 | 0.067 |   0.256 |    0.274 | 
     | g199318             | B1 v -> ZN ^ | AOI22_X1  | 0.062 |   0.318 |    0.336 | 
     | g200573             | A ^ -> ZN v  | OAI221_X1 | 0.034 |   0.352 |    0.370 | 
     | reg_pc_reg[25]      | D v          | DFF_X1    | 0.000 |   0.352 |    0.370 | 
     +-----------------------------------------------------------------------------+ 
Path 1456: MET Setup Check with Pin reg_pc_reg[20]/CK 
Endpoint:   reg_pc_reg[20]/D   (v) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[6]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.003
- Setup                         0.027
+ Phase Shift                   0.400
= Required Time                 0.370
- Arrival Time                  0.352
= Slack Time                    0.018
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | cpu_state_reg[6]    | CK ^         |           |       |  -0.009 |    0.009 | 
     | cpu_state_reg[6]    | CK ^ -> Q v  | DFF_X1    | 0.107 |   0.098 |    0.116 | 
     | g207908             | A1 v -> ZN v | AND2_X4   | 0.035 |   0.132 |    0.151 | 
     | FE_OCPC964_n_44689  | A v -> Z v   | BUF_X4    | 0.028 |   0.161 |    0.179 | 
     | g207910             | A1 v -> ZN v | AND2_X2   | 0.028 |   0.189 |    0.207 | 
     | FE_OCPC1191_n_44692 | A v -> Z v   | CLKBUF_X3 | 0.067 |   0.256 |    0.274 | 
     | g199326             | B1 v -> ZN ^ | AOI22_X1  | 0.061 |   0.317 |    0.336 | 
     | g203530             | A ^ -> ZN v  | OAI221_X1 | 0.034 |   0.352 |    0.370 | 
     | reg_pc_reg[20]      | D v          | DFF_X1    | 0.000 |   0.352 |    0.370 | 
     +-----------------------------------------------------------------------------+ 
Path 1457: MET Setup Check with Pin reg_pc_reg[26]/CK 
Endpoint:   reg_pc_reg[26]/D   (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[6]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.002
- Setup                         0.034
+ Phase Shift                   0.400
= Required Time                 0.364
- Arrival Time                  0.345
= Slack Time                    0.018
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | cpu_state_reg[6]    | CK ^         |           |       |  -0.009 |    0.009 | 
     | cpu_state_reg[6]    | CK ^ -> Q ^  | DFF_X1    | 0.117 |   0.108 |    0.126 | 
     | g207908             | A1 ^ -> ZN ^ | AND2_X4   | 0.045 |   0.153 |    0.171 | 
     | FE_OCPC964_n_44689  | A ^ -> Z ^   | BUF_X4    | 0.028 |   0.181 |    0.199 | 
     | g207909             | A1 ^ -> ZN ^ | AND2_X2   | 0.032 |   0.213 |    0.231 | 
     | FE_OFC421_n_44691   | A ^ -> Z ^   | BUF_X1    | 0.031 |   0.244 |    0.262 | 
     | FE_OCPC1880_n_35278 | A ^ -> ZN v  | INV_X2    | 0.020 |   0.264 |    0.283 | 
     | FE_OCPC1885_n_35278 | A v -> Z v   | BUF_X4    | 0.035 |   0.299 |    0.318 | 
     | g171345             | B1 v -> ZN ^ | OAI221_X1 | 0.046 |   0.345 |    0.364 | 
     | reg_pc_reg[26]      | D ^          | DFF_X1    | 0.000 |   0.345 |    0.364 | 
     +-----------------------------------------------------------------------------+ 
Path 1458: MET Setup Check with Pin reg_pc_reg[27]/CK 
Endpoint:   reg_pc_reg[27]/D   (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[6]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.002
- Setup                         0.034
+ Phase Shift                   0.400
= Required Time                 0.364
- Arrival Time                  0.345
= Slack Time                    0.019
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | cpu_state_reg[6]    | CK ^         |           |       |  -0.009 |    0.009 | 
     | cpu_state_reg[6]    | CK ^ -> Q ^  | DFF_X1    | 0.117 |   0.108 |    0.126 | 
     | g207908             | A1 ^ -> ZN ^ | AND2_X4   | 0.045 |   0.153 |    0.171 | 
     | FE_OCPC964_n_44689  | A ^ -> Z ^   | BUF_X4    | 0.028 |   0.181 |    0.199 | 
     | g207909             | A1 ^ -> ZN ^ | AND2_X2   | 0.032 |   0.213 |    0.231 | 
     | FE_OFC421_n_44691   | A ^ -> Z ^   | BUF_X1    | 0.031 |   0.244 |    0.262 | 
     | FE_OCPC1880_n_35278 | A ^ -> ZN v  | INV_X2    | 0.020 |   0.264 |    0.283 | 
     | FE_OCPC1885_n_35278 | A v -> Z v   | BUF_X4    | 0.035 |   0.299 |    0.318 | 
     | g171350             | B1 v -> ZN ^ | OAI221_X1 | 0.046 |   0.345 |    0.364 | 
     | reg_pc_reg[27]      | D ^          | DFF_X1    | 0.000 |   0.345 |    0.364 | 
     +-----------------------------------------------------------------------------+ 
Path 1459: MET Setup Check with Pin cpuregs_reg[7][19]/CK 
Endpoint:   cpuregs_reg[7][19]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.073
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.444
- Arrival Time                  0.426
= Slack Time                    0.019
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                 |              |          |       |  Time   |   Time   | 
     |---------------------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]                   | CK ^         |          |       |  -0.004 |    0.015 | 
     | reg_pc_reg[7]                   | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.164 | 
     | g201449                         | A1 ^ -> ZN ^ | AND3_X1  | 0.057 |   0.203 |    0.221 | 
     | g192202_dup                     | A2 ^ -> ZN v | NAND2_X2 | 0.017 |   0.220 |    0.239 | 
     | g203880                         | A1 v -> ZN ^ | NOR2_X1  | 0.024 |   0.244 |    0.263 | 
     | FE_RC_3221_0                    | A2 ^ -> ZN v | NAND3_X1 | 0.025 |   0.269 |    0.288 | 
     | add_1312_30_g7547               | A v -> ZN ^  | XNOR2_X1 | 0.036 |   0.305 |    0.324 | 
     | FE_RC_4135_0                    | A1 ^ -> ZN v | NAND2_X2 | 0.021 |   0.326 |    0.345 | 
     | FE_RC_4134_0                    | A1 v -> ZN ^ | NAND3_X4 | 0.021 |   0.348 |    0.367 | 
     | FE_OFC535_n_21762               | A ^ -> ZN v  | INV_X8   | 0.016 |   0.364 |    0.382 | 
     | FE_OCPC1009_FE_OFN45682_n_21762 | A v -> ZN ^  | INV_X4   | 0.029 |   0.393 |    0.412 | 
     | g199452                         | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.412 |    0.431 | 
     | FE_RC_792_0                     | A1 v -> ZN ^ | NAND2_X1 | 0.014 |   0.426 |    0.444 | 
     | cpuregs_reg[7][19]              | D ^          | DFF_X1   | 0.000 |   0.426 |    0.444 | 
     +----------------------------------------------------------------------------------------+ 
Path 1460: MET Setup Check with Pin cpuregs_reg[7][20]/CK 
Endpoint:   cpuregs_reg[7][20]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.083
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.455
- Arrival Time                  0.436
= Slack Time                    0.019
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |    0.015 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.164 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.198 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.234 | 
     | add_1312_30_g175238 | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.257 |    0.275 | 
     | add_1312_30_g7556   | A1 ^ -> ZN ^ | AND2_X1  | 0.042 |   0.299 |    0.317 | 
     | add_1312_30_g7540   | A ^ -> ZN ^  | XNOR2_X2 | 0.038 |   0.337 |    0.356 | 
     | g171927             | B1 ^ -> ZN v | AOI21_X2 | 0.027 |   0.364 |    0.382 | 
     | FE_OCPC1542_n_2193  | A v -> ZN ^  | INV_X8   | 0.036 |   0.400 |    0.418 | 
     | g194348             | A1 ^ -> ZN v | NAND2_X1 | 0.022 |   0.422 |    0.440 | 
     | FE_RC_997_0         | A1 v -> ZN ^ | NAND2_X1 | 0.014 |   0.436 |    0.455 | 
     | cpuregs_reg[7][20]  | D ^          | DFF_X1   | 0.000 |   0.436 |    0.455 | 
     +----------------------------------------------------------------------------+ 
Path 1461: MET Setup Check with Pin reg_pc_reg[16]/CK 
Endpoint:   reg_pc_reg[16]/D   (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[6]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.003
- Setup                         0.034
+ Phase Shift                   0.400
= Required Time                 0.363
- Arrival Time                  0.344
= Slack Time                    0.019
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | cpu_state_reg[6]    | CK ^         |           |       |  -0.009 |    0.010 | 
     | cpu_state_reg[6]    | CK ^ -> Q ^  | DFF_X1    | 0.117 |   0.108 |    0.127 | 
     | g207908             | A1 ^ -> ZN ^ | AND2_X4   | 0.045 |   0.153 |    0.171 | 
     | FE_OCPC964_n_44689  | A ^ -> Z ^   | BUF_X4    | 0.028 |   0.181 |    0.199 | 
     | g207907             | A1 ^ -> ZN v | NAND2_X2  | 0.019 |   0.199 |    0.218 | 
     | FE_OFC222_n_44690   | A v -> Z v   | BUF_X1    | 0.047 |   0.247 |    0.265 | 
     | FE_OCPC1907_n_44560 | A v -> ZN ^  | INV_X8    | 0.027 |   0.274 |    0.293 | 
     | FE_OCPC1916_n_44560 | A ^ -> ZN v  | INV_X2    | 0.025 |   0.299 |    0.318 | 
     | g200433             | B1 v -> ZN ^ | OAI221_X1 | 0.045 |   0.344 |    0.363 | 
     | reg_pc_reg[16]      | D ^          | DFF_X1    | 0.000 |   0.344 |    0.363 | 
     +-----------------------------------------------------------------------------+ 
Path 1462: MET Setup Check with Pin reg_pc_reg[30]/CK 
Endpoint:   reg_pc_reg[30]/D   (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[6]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.002
- Setup                         0.034
+ Phase Shift                   0.400
= Required Time                 0.364
- Arrival Time                  0.345
= Slack Time                    0.019
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | cpu_state_reg[6]    | CK ^         |           |       |  -0.009 |    0.010 | 
     | cpu_state_reg[6]    | CK ^ -> Q ^  | DFF_X1    | 0.117 |   0.108 |    0.127 | 
     | g207908             | A1 ^ -> ZN ^ | AND2_X4   | 0.045 |   0.153 |    0.171 | 
     | FE_OCPC964_n_44689  | A ^ -> Z ^   | BUF_X4    | 0.028 |   0.181 |    0.199 | 
     | g207909             | A1 ^ -> ZN ^ | AND2_X2   | 0.032 |   0.213 |    0.231 | 
     | FE_OFC421_n_44691   | A ^ -> Z ^   | BUF_X1    | 0.031 |   0.244 |    0.262 | 
     | FE_OCPC1880_n_35278 | A ^ -> ZN v  | INV_X2    | 0.020 |   0.264 |    0.283 | 
     | FE_OCPC1885_n_35278 | A v -> Z v   | BUF_X4    | 0.035 |   0.299 |    0.318 | 
     | g200570             | B1 v -> ZN ^ | OAI221_X1 | 0.046 |   0.345 |    0.364 | 
     | reg_pc_reg[30]      | D ^          | DFF_X1    | 0.000 |   0.345 |    0.364 | 
     +-----------------------------------------------------------------------------+ 
Path 1463: MET Setup Check with Pin cpuregs_reg[18][20]/CK 
Endpoint:   cpuregs_reg[18][20]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.083
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.455
- Arrival Time                  0.436
= Slack Time                    0.019
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |    0.015 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.165 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.198 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.234 | 
     | add_1312_30_g175238 | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.257 |    0.275 | 
     | add_1312_30_g7556   | A1 ^ -> ZN ^ | AND2_X1  | 0.042 |   0.299 |    0.317 | 
     | add_1312_30_g7540   | A ^ -> ZN ^  | XNOR2_X2 | 0.038 |   0.337 |    0.356 | 
     | g171927             | B1 ^ -> ZN v | AOI21_X2 | 0.027 |   0.364 |    0.382 | 
     | FE_OCPC1542_n_2193  | A v -> ZN ^  | INV_X8   | 0.036 |   0.400 |    0.418 | 
     | g208463             | A1 ^ -> ZN v | NAND2_X1 | 0.022 |   0.422 |    0.440 | 
     | FE_RC_1193_0        | A1 v -> ZN ^ | NAND2_X1 | 0.014 |   0.436 |    0.455 | 
     | cpuregs_reg[18][20] | D ^          | DFF_X1   | 0.000 |   0.436 |    0.455 | 
     +----------------------------------------------------------------------------+ 
Path 1464: MET Setup Check with Pin reg_pc_reg[13]/CK 
Endpoint:   reg_pc_reg[13]/D   (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[6]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.002
- Setup                         0.034
+ Phase Shift                   0.400
= Required Time                 0.363
- Arrival Time                  0.345
= Slack Time                    0.019
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | cpu_state_reg[6]    | CK ^         |           |       |  -0.009 |    0.010 | 
     | cpu_state_reg[6]    | CK ^ -> Q ^  | DFF_X1    | 0.117 |   0.108 |    0.127 | 
     | g207908             | A1 ^ -> ZN ^ | AND2_X4   | 0.045 |   0.153 |    0.172 | 
     | FE_OCPC964_n_44689  | A ^ -> Z ^   | BUF_X4    | 0.028 |   0.181 |    0.199 | 
     | g207909             | A1 ^ -> ZN ^ | AND2_X2   | 0.032 |   0.213 |    0.232 | 
     | FE_OFC421_n_44691   | A ^ -> Z ^   | BUF_X1    | 0.031 |   0.244 |    0.263 | 
     | FE_OCPC1880_n_35278 | A ^ -> ZN v  | INV_X2    | 0.020 |   0.264 |    0.283 | 
     | FE_OCPC1885_n_35278 | A v -> Z v   | BUF_X4    | 0.035 |   0.299 |    0.318 | 
     | g171349             | B1 v -> ZN ^ | OAI221_X1 | 0.045 |   0.345 |    0.363 | 
     | reg_pc_reg[13]      | D ^          | DFF_X1    | 0.000 |   0.345 |    0.363 | 
     +-----------------------------------------------------------------------------+ 
Path 1465: MET Setup Check with Pin count_cycle_reg[20]/CK 
Endpoint:   count_cycle_reg[20]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[11]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.015
- Setup                         0.023
+ Phase Shift                   0.400
= Required Time                 0.362
- Arrival Time                  0.343
= Slack Time                    0.019
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.015
     = Beginpoint Arrival Time       -0.015
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[11]     | CK ^         |          |       |  -0.015 |    0.004 | 
     | count_cycle_reg[11]     | CK ^ -> Q ^  | DFF_X1   | 0.124 |   0.109 |    0.128 | 
     | inc_add_1428_40_g186137 | A1 ^ -> ZN ^ | AND2_X1  | 0.042 |   0.152 |    0.171 | 
     | inc_add_1428_40_g191310 | A2 ^ -> ZN ^ | AND2_X1  | 0.037 |   0.189 |    0.208 | 
     | g191309                 | A1 ^ -> ZN ^ | AND4_X2  | 0.068 |   0.257 |    0.276 | 
     | inc_add_1428_40_g191312 | A1 ^ -> ZN v | NAND2_X1 | 0.020 |   0.277 |    0.296 | 
     | inc_add_1428_40_g1140   | A v -> ZN v  | XNOR2_X1 | 0.037 |   0.314 |    0.333 | 
     | g172804                 | A1 v -> ZN v | AND2_X1  | 0.029 |   0.343 |    0.362 | 
     | count_cycle_reg[20]     | D v          | DFF_X1   | 0.000 |   0.343 |    0.362 | 
     +--------------------------------------------------------------------------------+ 
Path 1466: MET Setup Check with Pin cpuregs_reg[23][20]/CK 
Endpoint:   cpuregs_reg[23][20]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.083
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.455
- Arrival Time                  0.436
= Slack Time                    0.019
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |    0.015 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.165 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.198 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.234 | 
     | add_1312_30_g175238 | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.257 |    0.275 | 
     | add_1312_30_g7556   | A1 ^ -> ZN ^ | AND2_X1  | 0.042 |   0.299 |    0.317 | 
     | add_1312_30_g7540   | A ^ -> ZN ^  | XNOR2_X2 | 0.038 |   0.337 |    0.356 | 
     | g171927             | B1 ^ -> ZN v | AOI21_X2 | 0.027 |   0.364 |    0.382 | 
     | FE_OCPC1542_n_2193  | A v -> ZN ^  | INV_X8   | 0.036 |   0.400 |    0.418 | 
     | g206059             | A1 ^ -> ZN v | NAND2_X1 | 0.022 |   0.422 |    0.441 | 
     | FE_RC_1003_0        | A1 v -> ZN ^ | NAND2_X1 | 0.014 |   0.436 |    0.455 | 
     | cpuregs_reg[23][20] | D ^          | DFF_X1   | 0.000 |   0.436 |    0.455 | 
     +----------------------------------------------------------------------------+ 
Path 1467: MET Setup Check with Pin count_cycle_reg[48]/CK 
Endpoint:   count_cycle_reg[48]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[16]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.014
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.383
- Arrival Time                  0.364
= Slack Time                    0.019
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                             |              |          |       |  Time   |   Time   | 
     |-----------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[16]         | CK ^         |          |       |   0.014 |    0.033 | 
     | count_cycle_reg[16]         | CK ^ -> Q ^  | DFF_X1   | 0.117 |   0.131 |    0.150 | 
     | inc_add_1428_40_g188502     | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.174 |    0.193 | 
     | FE_RC_3339_0                | A1 ^ -> ZN v | NAND4_X4 | 0.024 |   0.198 |    0.217 | 
     | FE_RC_3340_0                | A v -> ZN ^  | INV_X4   | 0.019 |   0.217 |    0.236 | 
     | inc_add_1428_40_g1344_0_dup | A1 ^ -> ZN ^ | AND4_X4  | 0.067 |   0.284 |    0.303 | 
     | inc_add_1428_40_g188743     | A1 ^ -> ZN ^ | AND2_X1  | 0.043 |   0.327 |    0.346 | 
     | FE_RC_1484_0                | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.340 |    0.359 | 
     | FE_RC_3303_0                | B1 v -> ZN ^ | AOI21_X1 | 0.024 |   0.364 |    0.383 | 
     | count_cycle_reg[48]         | D ^          | DFF_X1   | 0.000 |   0.364 |    0.383 | 
     +------------------------------------------------------------------------------------+ 
Path 1468: MET Setup Check with Pin cpuregs_reg[5][20]/CK 
Endpoint:   cpuregs_reg[5][20]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.083
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.455
- Arrival Time                  0.436
= Slack Time                    0.019
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |    0.015 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.165 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.198 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.234 | 
     | add_1312_30_g175238 | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.257 |    0.276 | 
     | add_1312_30_g7556   | A1 ^ -> ZN ^ | AND2_X1  | 0.042 |   0.299 |    0.318 | 
     | add_1312_30_g7540   | A ^ -> ZN ^  | XNOR2_X2 | 0.038 |   0.337 |    0.356 | 
     | g171927             | B1 ^ -> ZN v | AOI21_X2 | 0.027 |   0.364 |    0.383 | 
     | FE_OCPC1542_n_2193  | A v -> ZN ^  | INV_X8   | 0.036 |   0.400 |    0.419 | 
     | g170386             | A2 ^ -> ZN v | NAND2_X1 | 0.023 |   0.422 |    0.441 | 
     | FE_RC_1191_0        | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.436 |    0.455 | 
     | cpuregs_reg[5][20]  | D ^          | DFF_X1   | 0.000 |   0.436 |    0.455 | 
     +----------------------------------------------------------------------------+ 
Path 1469: MET Setup Check with Pin reg_pc_reg[23]/CK 
Endpoint:   reg_pc_reg[23]/D   (v) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[6]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.003
- Setup                         0.027
+ Phase Shift                   0.400
= Required Time                 0.370
- Arrival Time                  0.351
= Slack Time                    0.019
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | cpu_state_reg[6]    | CK ^         |           |       |  -0.009 |    0.010 | 
     | cpu_state_reg[6]    | CK ^ -> Q v  | DFF_X1    | 0.107 |   0.098 |    0.117 | 
     | g207908             | A1 v -> ZN v | AND2_X4   | 0.035 |   0.132 |    0.151 | 
     | FE_OCPC964_n_44689  | A v -> Z v   | BUF_X4    | 0.028 |   0.161 |    0.180 | 
     | g207910             | A1 v -> ZN v | AND2_X2   | 0.028 |   0.189 |    0.208 | 
     | FE_OCPC1191_n_44692 | A v -> Z v   | CLKBUF_X3 | 0.067 |   0.256 |    0.275 | 
     | g199312             | B1 v -> ZN ^ | AOI22_X1  | 0.061 |   0.317 |    0.336 | 
     | g207772             | A ^ -> ZN v  | OAI221_X1 | 0.034 |   0.351 |    0.370 | 
     | reg_pc_reg[23]      | D v          | DFF_X1    | 0.000 |   0.351 |    0.370 | 
     +-----------------------------------------------------------------------------+ 
Path 1470: MET Setup Check with Pin cpuregs_reg[22][20]/CK 
Endpoint:   cpuregs_reg[22][20]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.083
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.455
- Arrival Time                  0.436
= Slack Time                    0.019
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |    0.015 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.165 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.198 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.234 | 
     | add_1312_30_g175238 | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.257 |    0.276 | 
     | add_1312_30_g7556   | A1 ^ -> ZN ^ | AND2_X1  | 0.042 |   0.299 |    0.318 | 
     | add_1312_30_g7540   | A ^ -> ZN ^  | XNOR2_X2 | 0.038 |   0.337 |    0.356 | 
     | g171927             | B1 ^ -> ZN v | AOI21_X2 | 0.027 |   0.364 |    0.383 | 
     | FE_OCPC1542_n_2193  | A v -> ZN ^  | INV_X8   | 0.036 |   0.400 |    0.419 | 
     | g205269             | A2 ^ -> ZN v | NAND2_X1 | 0.023 |   0.422 |    0.441 | 
     | FE_RC_983_0         | A1 v -> ZN ^ | NAND2_X1 | 0.014 |   0.436 |    0.455 | 
     | cpuregs_reg[22][20] | D ^          | DFF_X1   | 0.000 |   0.436 |    0.455 | 
     +----------------------------------------------------------------------------+ 
Path 1471: MET Setup Check with Pin is_alu_reg_reg_reg/CK 
Endpoint:   is_alu_reg_reg_reg/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_do_wdata_reg/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.364
- Arrival Time                  0.345
= Slack Time                    0.019
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | mem_do_wdata_reg    | CK ^         |          |       |  -0.006 |    0.013 | 
     | mem_do_wdata_reg    | CK ^ -> QN v | DFF_X1   | 0.093 |   0.087 |    0.106 | 
     | FE_RC_1523_0        | A1 v -> ZN ^ | NAND3_X2 | 0.020 |   0.107 |    0.126 | 
     | FE_RC_1493_0        | A1 ^ -> ZN ^ | AND2_X4  | 0.030 |   0.137 |    0.156 | 
     | FE_RC_1492_0        | A2 ^ -> ZN v | NAND3_X4 | 0.020 |   0.157 |    0.176 | 
     | g200125             | A1 v -> ZN ^ | NAND2_X4 | 0.018 |   0.175 |    0.194 | 
     | FE_OCPC1253_n_36570 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.202 |    0.221 | 
     | g203029             | A1 ^ -> ZN ^ | AND2_X2  | 0.049 |   0.251 |    0.271 | 
     | FE_OCPC2110_n_39733 | A ^ -> Z ^   | BUF_X4   | 0.036 |   0.287 |    0.307 | 
     | g188993             | A2 ^ -> ZN v | NAND4_X1 | 0.036 |   0.323 |    0.342 | 
     | g170643             | A2 v -> ZN ^ | NAND2_X1 | 0.022 |   0.345 |    0.364 | 
     | is_alu_reg_reg_reg  | D ^          | DFF_X1   | 0.000 |   0.345 |    0.364 | 
     +----------------------------------------------------------------------------+ 
Path 1472: MET Setup Check with Pin cpuregs_reg[19][20]/CK 
Endpoint:   cpuregs_reg[19][20]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.083
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.455
- Arrival Time                  0.436
= Slack Time                    0.019
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |    0.016 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.165 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.198 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.234 | 
     | add_1312_30_g175238 | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.257 |    0.276 | 
     | add_1312_30_g7556   | A1 ^ -> ZN ^ | AND2_X1  | 0.042 |   0.299 |    0.318 | 
     | add_1312_30_g7540   | A ^ -> ZN ^  | XNOR2_X2 | 0.038 |   0.337 |    0.356 | 
     | g171927             | B1 ^ -> ZN v | AOI21_X2 | 0.027 |   0.364 |    0.383 | 
     | FE_OCPC1542_n_2193  | A v -> ZN ^  | INV_X8   | 0.036 |   0.400 |    0.419 | 
     | g205296             | A1 ^ -> ZN v | NAND2_X1 | 0.022 |   0.422 |    0.441 | 
     | FE_RC_1221_0        | A1 v -> ZN ^ | NAND2_X1 | 0.014 |   0.436 |    0.455 | 
     | cpuregs_reg[19][20] | D ^          | DFF_X1   | 0.000 |   0.436 |    0.455 | 
     +----------------------------------------------------------------------------+ 
Path 1473: MET Setup Check with Pin count_cycle_reg[45]/CK 
Endpoint:   count_cycle_reg[45]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[16]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.024
+ Phase Shift                   0.400
= Required Time                 0.370
- Arrival Time                  0.351
= Slack Time                    0.019
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-----------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                  |              |          |       |  Time   |   Time   | 
     |----------------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[16]              | CK ^         |          |       |   0.014 |    0.033 | 
     | count_cycle_reg[16]              | CK ^ -> Q ^  | DFF_X1   | 0.117 |   0.131 |    0.151 | 
     | inc_add_1428_40_g188502          | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.174 |    0.193 | 
     | FE_RC_3339_0                     | A1 ^ -> ZN v | NAND4_X4 | 0.024 |   0.198 |    0.217 | 
     | FE_RC_3340_0                     | A v -> ZN ^  | INV_X4   | 0.019 |   0.217 |    0.236 | 
     | inc_add_1428_40_g1194_185486_dup | A1 ^ -> ZN ^ | AND4_X4  | 0.058 |   0.275 |    0.294 | 
     | inc_add_1428_40_g188750          | A1 ^ -> ZN ^ | AND2_X2  | 0.034 |   0.309 |    0.328 | 
     | FE_RC_4158_0                     | A2 ^ -> ZN ^ | OR2_X1   | 0.029 |   0.338 |    0.357 | 
     | FE_RC_4156_0                     | B2 ^ -> ZN v | AOI21_X2 | 0.013 |   0.351 |    0.370 | 
     | count_cycle_reg[45]              | D v          | DFF_X1   | 0.000 |   0.351 |    0.370 | 
     +-----------------------------------------------------------------------------------------+ 
Path 1474: MET Setup Check with Pin count_instr_reg[12]/CK 
Endpoint:   count_instr_reg[12]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[6]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.014
- Setup                         0.024
+ Phase Shift                   0.400
= Required Time                 0.363
- Arrival Time                  0.343
= Slack Time                    0.019
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                           |              |          |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[6]        | CK ^         |          |       |  -0.009 |    0.010 | 
     | count_instr_reg[6]        | CK ^ -> Q ^  | DFF_X1   | 0.114 |   0.104 |    0.124 | 
     | FE_OCPC1223_count_instr_6 | A ^ -> Z ^   | BUF_X1   | 0.046 |   0.150 |    0.169 | 
     | inc_add_1559_34_g196374   | A4 ^ -> ZN ^ | AND4_X2  | 0.058 |   0.209 |    0.228 | 
     | FE_RC_3335_0              | A2 ^ -> ZN ^ | AND2_X2  | 0.039 |   0.248 |    0.267 | 
     | inc_add_1559_34_g1207     | A1 ^ -> ZN v | NAND2_X1 | 0.016 |   0.263 |    0.283 | 
     | inc_add_1559_34_g185083   | A v -> ZN v  | XNOR2_X1 | 0.037 |   0.300 |    0.320 | 
     | g205492                   | A1 v -> ZN ^ | AOI22_X1 | 0.034 |   0.335 |    0.354 | 
     | g185081                   | A ^ -> ZN v  | INV_X1   | 0.008 |   0.343 |    0.363 | 
     | count_instr_reg[12]       | D v          | DFF_X1   | 0.000 |   0.343 |    0.363 | 
     +----------------------------------------------------------------------------------+ 
Path 1475: MET Setup Check with Pin cpuregs_reg[4][24]/CK 
Endpoint:   cpuregs_reg[4][24]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.087
- Setup                         0.024
+ Phase Shift                   0.400
= Required Time                 0.463
- Arrival Time                  0.444
= Slack Time                    0.019
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |    0.016 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.165 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.198 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.234 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.259 |    0.279 | 
     | add_1312_30_g7553   | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.278 |    0.297 | 
     | add_1312_30_g7530   | A v -> ZN v  | XNOR2_X1 | 0.037 |   0.315 |    0.335 | 
     | FE_RC_4072_0        | A2 v -> ZN ^ | NAND2_X1 | 0.023 |   0.339 |    0.358 | 
     | FE_RC_4071_0        | A1 ^ -> ZN ^ | AND3_X4  | 0.046 |   0.384 |    0.404 | 
     | FE_RC_487_0         | A ^ -> ZN v  | INV_X8   | 0.021 |   0.405 |    0.425 | 
     | g190359             | A1 v -> ZN ^ | NAND2_X1 | 0.021 |   0.427 |    0.446 | 
     | g194058             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.444 |    0.463 | 
     | cpuregs_reg[4][24]  | D v          | DFF_X1   | 0.000 |   0.444 |    0.463 | 
     +----------------------------------------------------------------------------+ 
Path 1476: MET Setup Check with Pin cpuregs_reg[27][19]/CK 
Endpoint:   cpuregs_reg[27][19]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.073
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.444
- Arrival Time                  0.425
= Slack Time                    0.019
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                 |              |          |       |  Time   |   Time   | 
     |---------------------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]                   | CK ^         |          |       |  -0.004 |    0.016 | 
     | reg_pc_reg[7]                   | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.165 | 
     | g201449                         | A1 ^ -> ZN ^ | AND3_X1  | 0.057 |   0.203 |    0.222 | 
     | g192202_dup                     | A2 ^ -> ZN v | NAND2_X2 | 0.017 |   0.220 |    0.239 | 
     | g203880                         | A1 v -> ZN ^ | NOR2_X1  | 0.024 |   0.244 |    0.263 | 
     | FE_RC_3221_0                    | A2 ^ -> ZN v | NAND3_X1 | 0.025 |   0.269 |    0.288 | 
     | add_1312_30_g7547               | A v -> ZN ^  | XNOR2_X1 | 0.036 |   0.305 |    0.324 | 
     | FE_RC_4135_0                    | A1 ^ -> ZN v | NAND2_X2 | 0.021 |   0.326 |    0.346 | 
     | FE_RC_4134_0                    | A1 v -> ZN ^ | NAND3_X4 | 0.021 |   0.348 |    0.367 | 
     | FE_OFC535_n_21762               | A ^ -> ZN v  | INV_X8   | 0.016 |   0.364 |    0.383 | 
     | FE_OCPC1009_FE_OFN45682_n_21762 | A v -> ZN ^  | INV_X4   | 0.029 |   0.393 |    0.412 | 
     | g198831                         | A2 ^ -> ZN v | NAND2_X1 | 0.019 |   0.412 |    0.431 | 
     | FE_RC_876_0                     | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.425 |    0.444 | 
     | cpuregs_reg[27][19]             | D ^          | DFF_X1   | 0.000 |   0.425 |    0.444 | 
     +----------------------------------------------------------------------------------------+ 
Path 1477: MET Setup Check with Pin cpuregs_reg[14][7]/CK 
Endpoint:   cpuregs_reg[14][7]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[2]/QN  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.071
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.440
- Arrival Time                  0.421
= Slack Time                    0.019
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                              |              |          |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[2]             | CK ^         |          |       |  -0.009 |    0.010 | 
     | cpu_state_reg[2]             | CK ^ -> QN ^ | DFFR_X1  | 0.092 |   0.083 |    0.102 | 
     | FE_OFC389_n_6184             | A ^ -> ZN v  | INV_X2   | 0.016 |   0.099 |    0.119 | 
     | FE_OFC391_n_6184             | A v -> ZN ^  | INV_X1   | 0.015 |   0.115 |    0.134 | 
     | g21                          | A2 ^ -> ZN ^ | AND2_X2  | 0.039 |   0.153 |    0.173 | 
     | FE_RC_3181_0                 | A2 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.192 |    0.211 | 
     | FE_OFC48_n_37230             | A ^ -> ZN v  | INV_X1   | 0.013 |   0.204 |    0.224 | 
     | g206168                      | A1 v -> ZN ^ | NOR2_X2  | 0.031 |   0.235 |    0.255 | 
     | FE_RC_4035_0                 | A2 ^ -> ZN ^ | AND2_X2  | 0.045 |   0.280 |    0.300 | 
     | g206405                      | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.316 |    0.336 | 
     | FE_OFC80_n_43154             | A ^ -> ZN v  | INV_X8   | 0.017 |   0.333 |    0.353 | 
     | FE_OCPC1030_FE_OFN21_n_43154 | A v -> ZN ^  | INV_X8   | 0.016 |   0.349 |    0.369 | 
     | FE_OCPC2092_FE_OFN66_n_43154 | A ^ -> Z ^   | BUF_X2   | 0.034 |   0.383 |    0.403 | 
     | g195414                      | A2 ^ -> ZN v | NAND2_X1 | 0.018 |   0.401 |    0.421 | 
     | g206631                      | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.421 |    0.440 | 
     | cpuregs_reg[14][7]           | D ^          | DFF_X1   | 0.000 |   0.421 |    0.440 | 
     +-------------------------------------------------------------------------------------+ 
Path 1478: MET Setup Check with Pin cpuregs_reg[15][3]/CK 
Endpoint:   cpuregs_reg[15][3]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[2]/QN  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.020
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.391
- Arrival Time                  0.372
= Slack Time                    0.019
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[2]   | CK ^         |          |       |  -0.009 |    0.010 | 
     | cpu_state_reg[2]   | CK ^ -> QN ^ | DFFR_X1  | 0.092 |   0.083 |    0.102 | 
     | FE_OFC389_n_6184   | A ^ -> ZN v  | INV_X2   | 0.016 |   0.099 |    0.119 | 
     | FE_OFC391_n_6184   | A v -> ZN ^  | INV_X1   | 0.015 |   0.115 |    0.134 | 
     | g21                | A2 ^ -> ZN ^ | AND2_X2  | 0.039 |   0.153 |    0.173 | 
     | FE_RC_3181_0       | A2 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.192 |    0.211 | 
     | FE_OFC48_n_37230   | A ^ -> ZN v  | INV_X1   | 0.013 |   0.204 |    0.224 | 
     | g206168            | A1 v -> ZN ^ | NOR2_X2  | 0.031 |   0.235 |    0.255 | 
     | g206171            | A1 ^ -> ZN ^ | AND2_X4  | 0.048 |   0.284 |    0.303 | 
     | FE_RC_3255_0       | A1 ^ -> ZN v | NAND2_X4 | 0.035 |   0.319 |    0.338 | 
     | FE_OFC277_n_42926  | A v -> ZN ^  | INV_X4   | 0.025 |   0.343 |    0.363 | 
     | g188338            | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.356 |    0.376 | 
     | FE_RC_4174_0       | A2 v -> ZN ^ | NAND2_X1 | 0.015 |   0.372 |    0.391 | 
     | cpuregs_reg[15][3] | D ^          | DFF_X1   | 0.000 |   0.372 |    0.391 | 
     +---------------------------------------------------------------------------+ 
Path 1479: MET Setup Check with Pin count_cycle_reg[22]/CK 
Endpoint:   count_cycle_reg[22]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[11]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.016
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.355
- Arrival Time                  0.336
= Slack Time                    0.019
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.015
     = Beginpoint Arrival Time       -0.015
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[11]     | CK ^         |          |       |  -0.015 |    0.005 | 
     | count_cycle_reg[11]     | CK ^ -> Q ^  | DFF_X1   | 0.124 |   0.109 |    0.129 | 
     | inc_add_1428_40_g186137 | A1 ^ -> ZN ^ | AND2_X1  | 0.042 |   0.152 |    0.171 | 
     | inc_add_1428_40_g191310 | A2 ^ -> ZN ^ | AND2_X1  | 0.037 |   0.189 |    0.208 | 
     | g189435_dup             | A1 ^ -> ZN ^ | AND4_X2  | 0.069 |   0.257 |    0.277 | 
     | FE_RC_4165_0            | A2 ^ -> ZN v | NAND2_X1 | 0.023 |   0.281 |    0.300 | 
     | FE_RC_4163_0            | B1 v -> ZN ^ | OAI21_X1 | 0.024 |   0.304 |    0.324 | 
     | g172918                 | A1 ^ -> ZN ^ | AND2_X1  | 0.032 |   0.336 |    0.355 | 
     | count_cycle_reg[22]     | D ^          | DFF_X1   | 0.000 |   0.336 |    0.355 | 
     +--------------------------------------------------------------------------------+ 
Path 1480: MET Setup Check with Pin cpuregs_reg[30][20]/CK 
Endpoint:   cpuregs_reg[30][20]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.083
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.455
- Arrival Time                  0.435
= Slack Time                    0.020
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |    0.016 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.165 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.199 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.234 | 
     | add_1312_30_g175238 | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.257 |    0.276 | 
     | add_1312_30_g7556   | A1 ^ -> ZN ^ | AND2_X1  | 0.042 |   0.299 |    0.318 | 
     | add_1312_30_g7540   | A ^ -> ZN ^  | XNOR2_X2 | 0.038 |   0.337 |    0.356 | 
     | g171927             | B1 ^ -> ZN v | AOI21_X2 | 0.027 |   0.364 |    0.383 | 
     | FE_OCPC1542_n_2193  | A v -> ZN ^  | INV_X8   | 0.036 |   0.400 |    0.419 | 
     | g204880             | A2 ^ -> ZN v | NAND2_X1 | 0.023 |   0.422 |    0.442 | 
     | FE_RC_790_0         | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.435 |    0.455 | 
     | cpuregs_reg[30][20] | D ^          | DFF_X1   | 0.000 |   0.435 |    0.455 | 
     +----------------------------------------------------------------------------+ 
Path 1481: MET Setup Check with Pin count_cycle_reg[18]/CK 
Endpoint:   count_cycle_reg[18]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[11]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.013
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.355
- Arrival Time                  0.336
= Slack Time                    0.020
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.015
     = Beginpoint Arrival Time       -0.015
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[11]     | CK ^         |          |       |  -0.015 |    0.005 | 
     | count_cycle_reg[11]     | CK ^ -> Q ^  | DFF_X1   | 0.124 |   0.109 |    0.129 | 
     | inc_add_1428_40_g186137 | A1 ^ -> ZN ^ | AND2_X1  | 0.042 |   0.152 |    0.171 | 
     | inc_add_1428_40_g191310 | A2 ^ -> ZN ^ | AND2_X1  | 0.037 |   0.189 |    0.208 | 
     | g189435_dup             | A1 ^ -> ZN ^ | AND4_X2  | 0.069 |   0.257 |    0.277 | 
     | inc_add_1428_40_g191321 | A1 ^ -> ZN ^ | AND2_X1  | 0.043 |   0.300 |    0.320 | 
     | FE_RC_1600_0            | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.313 |    0.332 | 
     | FE_RC_4186_0            | B1 v -> ZN ^ | AOI21_X1 | 0.023 |   0.336 |    0.355 | 
     | count_cycle_reg[18]     | D ^          | DFF_X1   | 0.000 |   0.336 |    0.355 | 
     +--------------------------------------------------------------------------------+ 
Path 1482: MET Setup Check with Pin cpuregs_reg[26][20]/CK 
Endpoint:   cpuregs_reg[26][20]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.084
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.456
- Arrival Time                  0.436
= Slack Time                    0.020
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |    0.016 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.165 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.199 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.234 | 
     | add_1312_30_g175238 | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.257 |    0.276 | 
     | add_1312_30_g7556   | A1 ^ -> ZN ^ | AND2_X1  | 0.042 |   0.299 |    0.318 | 
     | add_1312_30_g7540   | A ^ -> ZN ^  | XNOR2_X2 | 0.038 |   0.337 |    0.356 | 
     | g171927             | B1 ^ -> ZN v | AOI21_X2 | 0.027 |   0.364 |    0.383 | 
     | FE_OCPC1542_n_2193  | A v -> ZN ^  | INV_X8   | 0.036 |   0.400 |    0.419 | 
     | g202232             | A1 ^ -> ZN v | NAND2_X1 | 0.022 |   0.422 |    0.442 | 
     | FE_RC_1106_0        | A1 v -> ZN ^ | NAND2_X1 | 0.014 |   0.436 |    0.456 | 
     | cpuregs_reg[26][20] | D ^          | DFF_X1   | 0.000 |   0.436 |    0.456 | 
     +----------------------------------------------------------------------------+ 
Path 1483: MET Setup Check with Pin mem_wdata_reg[30]/CK 
Endpoint:   mem_wdata_reg[30]/D   (v) checked with  leading edge of 'clk'
Beginpoint: mem_wordsize_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.013
- Setup                         0.079
+ Phase Shift                   0.400
= Required Time                 0.307
- Arrival Time                  0.287
= Slack Time                    0.020
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | mem_wordsize_reg[1] | CK ^         |          |       |  -0.003 |    0.017 | 
     | mem_wordsize_reg[1] | CK ^ -> Q ^  | DFF_X1   | 0.124 |   0.122 |    0.141 | 
     | g97087__193771      | A1 ^ -> ZN ^ | OR2_X2   | 0.033 |   0.154 |    0.174 | 
     | FE_OFC502_n_29658   | A ^ -> ZN v  | INV_X1   | 0.012 |   0.166 |    0.185 | 
     | FE_OFC503_n_29658   | A v -> Z v   | BUF_X2   | 0.042 |   0.208 |    0.228 | 
     | g96918__186914      | A1 v -> ZN ^ | AOI22_X2 | 0.050 |   0.258 |    0.277 | 
     | g96752__2683        | A1 ^ -> ZN v | NAND2_X2 | 0.029 |   0.287 |    0.306 | 
     | mem_wdata_reg[30]   | D v          | SDFF_X1  | 0.001 |   0.287 |    0.307 | 
     +----------------------------------------------------------------------------+ 
Path 1484: MET Setup Check with Pin reg_pc_reg[14]/CK 
Endpoint:   reg_pc_reg[14]/D   (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[6]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.003
- Setup                         0.034
+ Phase Shift                   0.400
= Required Time                 0.363
- Arrival Time                  0.343
= Slack Time                    0.020
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | cpu_state_reg[6]    | CK ^         |           |       |  -0.009 |    0.011 | 
     | cpu_state_reg[6]    | CK ^ -> Q ^  | DFF_X1    | 0.117 |   0.108 |    0.128 | 
     | g207908             | A1 ^ -> ZN ^ | AND2_X4   | 0.045 |   0.153 |    0.172 | 
     | FE_OCPC964_n_44689  | A ^ -> Z ^   | BUF_X4    | 0.028 |   0.181 |    0.200 | 
     | g207909             | A1 ^ -> ZN ^ | AND2_X2   | 0.032 |   0.213 |    0.232 | 
     | FE_OFC421_n_44691   | A ^ -> Z ^   | BUF_X1    | 0.031 |   0.244 |    0.263 | 
     | FE_OCPC1880_n_35278 | A ^ -> ZN v  | INV_X2    | 0.020 |   0.264 |    0.284 | 
     | FE_OCPC1885_n_35278 | A v -> Z v   | BUF_X4    | 0.035 |   0.299 |    0.319 | 
     | g171522             | B1 v -> ZN ^ | OAI221_X1 | 0.044 |   0.343 |    0.363 | 
     | reg_pc_reg[14]      | D ^          | DFF_X1    | 0.000 |   0.343 |    0.363 | 
     +-----------------------------------------------------------------------------+ 
Path 1485: MET Setup Check with Pin cpuregs_reg[14][5]/CK 
Endpoint:   cpuregs_reg[14][5]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[2]/QN  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.068
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.438
- Arrival Time                  0.418
= Slack Time                    0.020
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                              |              |          |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[2]             | CK ^         |          |       |  -0.009 |    0.010 | 
     | cpu_state_reg[2]             | CK ^ -> QN ^ | DFFR_X1  | 0.092 |   0.083 |    0.103 | 
     | FE_OFC389_n_6184             | A ^ -> ZN v  | INV_X2   | 0.016 |   0.099 |    0.119 | 
     | FE_OFC391_n_6184             | A v -> ZN ^  | INV_X1   | 0.015 |   0.115 |    0.134 | 
     | g21                          | A2 ^ -> ZN ^ | AND2_X2  | 0.039 |   0.153 |    0.173 | 
     | FE_RC_3181_0                 | A2 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.192 |    0.211 | 
     | FE_OFC48_n_37230             | A ^ -> ZN v  | INV_X1   | 0.013 |   0.204 |    0.224 | 
     | g206168                      | A1 v -> ZN ^ | NOR2_X2  | 0.031 |   0.235 |    0.255 | 
     | FE_RC_4035_0                 | A2 ^ -> ZN ^ | AND2_X2  | 0.045 |   0.280 |    0.300 | 
     | g206405                      | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.316 |    0.336 | 
     | FE_OFC80_n_43154             | A ^ -> ZN v  | INV_X8   | 0.017 |   0.333 |    0.353 | 
     | FE_OCPC1038_FE_OFN21_n_43154 | A v -> ZN ^  | INV_X8   | 0.019 |   0.353 |    0.372 | 
     | FE_OCPC2096_FE_OFN21_n_43154 | A ^ -> Z ^   | BUF_X4   | 0.029 |   0.382 |    0.401 | 
     | g199932                      | A1 ^ -> ZN v | NAND2_X1 | 0.018 |   0.399 |    0.419 | 
     | g208617                      | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.418 |    0.438 | 
     | cpuregs_reg[14][5]           | D ^          | DFF_X1   | 0.000 |   0.418 |    0.438 | 
     +-------------------------------------------------------------------------------------+ 
Path 1486: MET Setup Check with Pin count_instr_reg[21]/CK 
Endpoint:   count_instr_reg[21]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[1]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.015
- Setup                         0.023
+ Phase Shift                   0.400
= Required Time                 0.362
- Arrival Time                  0.343
= Slack Time                    0.020
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[1]      | CK ^         |          |       |  -0.009 |    0.011 | 
     | count_instr_reg[1]      | CK ^ -> Q ^  | DFF_X1   | 0.119 |   0.110 |    0.130 | 
     | inc_add_1559_34_g204023 | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.148 |    0.168 | 
     | inc_add_1559_34_g185485 | A2 ^ -> ZN ^ | AND2_X2  | 0.031 |   0.179 |    0.199 | 
     | inc_add_1559_34_g1208   | A2 ^ -> ZN ^ | AND4_X4  | 0.067 |   0.247 |    0.266 | 
     | inc_add_1559_34_g1198   | A1 ^ -> ZN v | NAND3_X1 | 0.026 |   0.272 |    0.292 | 
     | inc_add_1559_34_g1143   | A v -> ZN v  | XNOR2_X1 | 0.040 |   0.312 |    0.332 | 
     | FE_RC_3332_0            | A2 v -> ZN ^ | NAND2_X1 | 0.019 |   0.331 |    0.351 | 
     | FE_RC_3331_0            | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.343 |    0.362 | 
     | count_instr_reg[21]     | D v          | DFF_X1   | 0.000 |   0.343 |    0.362 | 
     +--------------------------------------------------------------------------------+ 
Path 1487: MET Setup Check with Pin cpuregs_reg[6][20]/CK 
Endpoint:   cpuregs_reg[6][20]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.084
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.455
- Arrival Time                  0.436
= Slack Time                    0.020
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |    0.016 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.166 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.199 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.235 | 
     | add_1312_30_g175238 | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.257 |    0.276 | 
     | add_1312_30_g7556   | A1 ^ -> ZN ^ | AND2_X1  | 0.042 |   0.299 |    0.318 | 
     | add_1312_30_g7540   | A ^ -> ZN ^  | XNOR2_X2 | 0.038 |   0.337 |    0.357 | 
     | g171927             | B1 ^ -> ZN v | AOI21_X2 | 0.027 |   0.364 |    0.383 | 
     | FE_OCPC1542_n_2193  | A v -> ZN ^  | INV_X8   | 0.036 |   0.400 |    0.419 | 
     | g170053             | A1 ^ -> ZN v | NAND2_X1 | 0.022 |   0.422 |    0.441 | 
     | FE_RC_1227_0        | A1 v -> ZN ^ | NAND2_X1 | 0.014 |   0.436 |    0.455 | 
     | cpuregs_reg[6][20]  | D ^          | DFF_X1   | 0.000 |   0.436 |    0.455 | 
     +----------------------------------------------------------------------------+ 
Path 1488: MET Setup Check with Pin reg_pc_reg[21]/CK 
Endpoint:   reg_pc_reg[21]/D   (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[6]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.002
- Setup                         0.034
+ Phase Shift                   0.400
= Required Time                 0.364
- Arrival Time                  0.344
= Slack Time                    0.020
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | cpu_state_reg[6]    | CK ^         |           |       |  -0.009 |    0.011 | 
     | cpu_state_reg[6]    | CK ^ -> Q ^  | DFF_X1    | 0.117 |   0.108 |    0.128 | 
     | g207908             | A1 ^ -> ZN ^ | AND2_X4   | 0.045 |   0.153 |    0.173 | 
     | FE_OCPC964_n_44689  | A ^ -> Z ^   | BUF_X4    | 0.028 |   0.181 |    0.201 | 
     | g207909             | A1 ^ -> ZN ^ | AND2_X2   | 0.032 |   0.213 |    0.233 | 
     | FE_OFC421_n_44691   | A ^ -> Z ^   | BUF_X1    | 0.031 |   0.244 |    0.264 | 
     | FE_OCPC1880_n_35278 | A ^ -> ZN v  | INV_X2    | 0.020 |   0.264 |    0.284 | 
     | FE_OCPC1885_n_35278 | A v -> Z v   | BUF_X4    | 0.035 |   0.299 |    0.319 | 
     | g171348             | B1 v -> ZN ^ | OAI221_X1 | 0.044 |   0.344 |    0.364 | 
     | reg_pc_reg[21]      | D ^          | DFF_X1    | 0.000 |   0.344 |    0.364 | 
     +-----------------------------------------------------------------------------+ 
Path 1489: MET Setup Check with Pin cpuregs_reg[7][8]/CK 
Endpoint:   cpuregs_reg[7][8]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.073
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.443
- Arrival Time                  0.423
= Slack Time                    0.020
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |    0.016 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.166 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2  | 0.060 |   0.205 |    0.225 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4 | 0.024 |   0.229 |    0.249 | 
     | add_1312_30_g206384 | A1 v -> ZN ^ | OAI22_X1 | 0.029 |   0.259 |    0.279 | 
     | g172920             | A1 ^ -> ZN v | NAND2_X1 | 0.022 |   0.281 |    0.301 | 
     | FE_RC_959_0         | A1 v -> ZN v | AND2_X4  | 0.033 |   0.314 |    0.334 | 
     | FE_RC_960_0         | A v -> ZN ^  | INV_X8   | 0.028 |   0.341 |    0.361 | 
     | FE_OCPC2109_n_32235 | A ^ -> Z ^   | BUF_X4   | 0.043 |   0.385 |    0.405 | 
     | g194346             | A1 ^ -> ZN v | NAND2_X1 | 0.018 |   0.403 |    0.423 | 
     | g189662             | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.423 |    0.443 | 
     | cpuregs_reg[7][8]   | D ^          | DFF_X1   | 0.000 |   0.423 |    0.443 | 
     +----------------------------------------------------------------------------+ 
Path 1490: MET Setup Check with Pin cpuregs_reg[17][24]/CK 
Endpoint:   cpuregs_reg[17][24]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.085
- Setup                         0.023
+ Phase Shift                   0.400
= Required Time                 0.462
- Arrival Time                  0.441
= Slack Time                    0.020
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |    0.016 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.166 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.199 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.235 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.259 |    0.279 | 
     | add_1312_30_g7553   | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.278 |    0.298 | 
     | add_1312_30_g7530   | A v -> ZN v  | XNOR2_X1 | 0.037 |   0.315 |    0.335 | 
     | FE_RC_4072_0        | A2 v -> ZN ^ | NAND2_X1 | 0.023 |   0.339 |    0.359 | 
     | FE_RC_4071_0        | A1 ^ -> ZN ^ | AND3_X4  | 0.046 |   0.384 |    0.404 | 
     | FE_RC_487_0         | A ^ -> ZN v  | INV_X8   | 0.021 |   0.405 |    0.425 | 
     | g190300             | A2 v -> ZN ^ | NAND2_X1 | 0.024 |   0.429 |    0.449 | 
     | FE_RC_1050_0        | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.441 |    0.462 | 
     | cpuregs_reg[17][24] | D v          | DFF_X1   | 0.000 |   0.441 |    0.462 | 
     +----------------------------------------------------------------------------+ 
Path 1491: MET Setup Check with Pin cpuregs_reg[23][31]/CK 
Endpoint:   cpuregs_reg[23][31]/SE (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[2]/QN    (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.029
- Setup                         0.083
+ Phase Shift                   0.400
= Required Time                 0.345
- Arrival Time                  0.325
= Slack Time                    0.020
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     | cpu_state_reg[2]    | CK ^         |         |       |  -0.009 |    0.011 | 
     | cpu_state_reg[2]    | CK ^ -> QN ^ | DFFR_X1 | 0.092 |   0.083 |    0.103 | 
     | FE_OFC389_n_6184    | A ^ -> ZN v  | INV_X2  | 0.016 |   0.099 |    0.120 | 
     | FE_OFC391_n_6184    | A v -> ZN ^  | INV_X1  | 0.015 |   0.115 |    0.135 | 
     | g21                 | A2 ^ -> ZN ^ | AND2_X2 | 0.039 |   0.153 |    0.173 | 
     | FE_RC_3181_0        | A2 ^ -> ZN ^ | AND2_X4 | 0.038 |   0.192 |    0.212 | 
     | FE_OFC48_n_37230    | A ^ -> ZN v  | INV_X1  | 0.013 |   0.204 |    0.224 | 
     | g206168             | A1 v -> ZN ^ | NOR2_X2 | 0.031 |   0.235 |    0.256 | 
     | g206171             | A1 ^ -> ZN ^ | AND2_X4 | 0.048 |   0.284 |    0.304 | 
     | g208592             | A1 ^ -> ZN ^ | AND2_X4 | 0.041 |   0.325 |    0.345 | 
     | cpuregs_reg[23][31] | SE ^         | SDFF_X2 | 0.001 |   0.325 |    0.345 | 
     +---------------------------------------------------------------------------+ 
Path 1492: MET Setup Check with Pin reg_pc_reg[10]/CK 
Endpoint:   reg_pc_reg[10]/D   (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[6]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.003
- Setup                         0.034
+ Phase Shift                   0.400
= Required Time                 0.362
- Arrival Time                  0.342
= Slack Time                    0.020
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | cpu_state_reg[6]    | CK ^         |           |       |  -0.009 |    0.011 | 
     | cpu_state_reg[6]    | CK ^ -> Q ^  | DFF_X1    | 0.117 |   0.108 |    0.128 | 
     | g207908             | A1 ^ -> ZN ^ | AND2_X4   | 0.045 |   0.153 |    0.173 | 
     | FE_OCPC964_n_44689  | A ^ -> Z ^   | BUF_X4    | 0.028 |   0.181 |    0.201 | 
     | g207909             | A1 ^ -> ZN ^ | AND2_X2   | 0.032 |   0.213 |    0.233 | 
     | FE_OFC421_n_44691   | A ^ -> Z ^   | BUF_X1    | 0.031 |   0.244 |    0.264 | 
     | FE_OCPC1880_n_35278 | A ^ -> ZN v  | INV_X2    | 0.020 |   0.264 |    0.285 | 
     | FE_OCPC1884_n_35278 | A v -> ZN ^  | INV_X4    | 0.032 |   0.296 |    0.316 | 
     | g195197             | A1 ^ -> ZN v | AOI22_X1  | 0.020 |   0.316 |    0.337 | 
     | g208342             | A v -> ZN ^  | OAI221_X1 | 0.026 |   0.342 |    0.362 | 
     | reg_pc_reg[10]      | D ^          | DFF_X1    | 0.000 |   0.342 |    0.362 | 
     +-----------------------------------------------------------------------------+ 
Path 1493: MET Setup Check with Pin cpuregs_reg[11][24]/CK 
Endpoint:   cpuregs_reg[11][24]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.082
- Setup                         0.023
+ Phase Shift                   0.400
= Required Time                 0.458
- Arrival Time                  0.438
= Slack Time                    0.020
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |    0.017 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.166 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.199 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.235 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.259 |    0.280 | 
     | add_1312_30_g7553   | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.278 |    0.298 | 
     | add_1312_30_g7530   | A v -> ZN v  | XNOR2_X1 | 0.037 |   0.315 |    0.336 | 
     | FE_RC_4072_0        | A2 v -> ZN ^ | NAND2_X1 | 0.023 |   0.339 |    0.359 | 
     | FE_RC_4071_0        | A1 ^ -> ZN ^ | AND3_X4  | 0.046 |   0.384 |    0.405 | 
     | FE_RC_487_0         | A ^ -> ZN v  | INV_X8   | 0.021 |   0.405 |    0.426 | 
     | g205590             | A1 v -> ZN ^ | NAND2_X1 | 0.021 |   0.427 |    0.447 | 
     | FE_RC_1120_0        | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.438 |    0.458 | 
     | cpuregs_reg[11][24] | D v          | DFF_X1   | 0.000 |   0.438 |    0.458 | 
     +----------------------------------------------------------------------------+ 
Path 1494: MET Setup Check with Pin mem_wordsize_reg[0]/CK 
Endpoint:   mem_wordsize_reg[0]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_do_wdata_reg/QN   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.363
- Arrival Time                  0.342
= Slack Time                    0.020
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | mem_do_wdata_reg    | CK ^         |           |       |  -0.006 |    0.014 | 
     | mem_do_wdata_reg    | CK ^ -> QN v | DFF_X1    | 0.093 |   0.087 |    0.107 | 
     | FE_RC_1523_0        | A1 v -> ZN ^ | NAND3_X2  | 0.020 |   0.107 |    0.127 | 
     | FE_RC_1493_0        | A1 ^ -> ZN ^ | AND2_X4   | 0.030 |   0.137 |    0.158 | 
     | FE_RC_1492_0        | A2 ^ -> ZN v | NAND3_X4  | 0.020 |   0.157 |    0.177 | 
     | g200125             | A1 v -> ZN ^ | NAND2_X4  | 0.018 |   0.175 |    0.195 | 
     | g184146_dup         | A1 ^ -> ZN v | NOR2_X4   | 0.010 |   0.184 |    0.205 | 
     | FE_OCPC1318_n_19971 | A v -> Z v   | BUF_X1    | 0.032 |   0.216 |    0.237 | 
     | g182549             | A1 v -> ZN v | OR2_X2    | 0.046 |   0.263 |    0.283 | 
     | g192684             | A2 v -> ZN ^ | NAND3_X2  | 0.030 |   0.293 |    0.313 | 
     | g182554             | A1 ^ -> ZN v | NAND3_X1  | 0.025 |   0.318 |    0.338 | 
     | g192685             | B v -> ZN ^  | OAI211_X1 | 0.025 |   0.342 |    0.363 | 
     | mem_wordsize_reg[0] | D ^          | DFF_X1    | 0.000 |   0.342 |    0.363 | 
     +-----------------------------------------------------------------------------+ 
Path 1495: MET Setup Check with Pin reg_pc_reg[31]/CK 
Endpoint:   reg_pc_reg[31]/D   (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[6]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.002
- Setup                         0.034
+ Phase Shift                   0.400
= Required Time                 0.364
- Arrival Time                  0.343
= Slack Time                    0.020
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | cpu_state_reg[6]    | CK ^         |           |       |  -0.009 |    0.011 | 
     | cpu_state_reg[6]    | CK ^ -> Q ^  | DFF_X1    | 0.117 |   0.108 |    0.128 | 
     | g207908             | A1 ^ -> ZN ^ | AND2_X4   | 0.045 |   0.153 |    0.173 | 
     | FE_OCPC964_n_44689  | A ^ -> Z ^   | BUF_X4    | 0.028 |   0.181 |    0.201 | 
     | g207909             | A1 ^ -> ZN ^ | AND2_X2   | 0.032 |   0.213 |    0.233 | 
     | FE_OFC421_n_44691   | A ^ -> Z ^   | BUF_X1    | 0.031 |   0.244 |    0.264 | 
     | FE_OCPC1880_n_35278 | A ^ -> ZN v  | INV_X2    | 0.020 |   0.264 |    0.285 | 
     | FE_OCPC1885_n_35278 | A v -> Z v   | BUF_X4    | 0.035 |   0.299 |    0.320 | 
     | g171342             | B1 v -> ZN ^ | OAI221_X1 | 0.044 |   0.343 |    0.364 | 
     | reg_pc_reg[31]      | D ^          | DFF_X1    | 0.000 |   0.343 |    0.364 | 
     +-----------------------------------------------------------------------------+ 
Path 1496: MET Setup Check with Pin cpuregs_reg[22][25]/CK 
Endpoint:   cpuregs_reg[22][25]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.084
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.456
- Arrival Time                  0.435
= Slack Time                    0.020
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |    0.017 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.166 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.200 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.235 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.259 |    0.280 | 
     | add_1312_30_g7567   | A1 ^ -> ZN ^ | AND2_X2  | 0.035 |   0.294 |    0.315 | 
     | FE_RC_491_0         | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.307 |    0.327 | 
     | FE_RC_490_0         | A v -> ZN ^  | OAI21_X1 | 0.023 |   0.329 |    0.350 | 
     | g182534             | B1 ^ -> ZN v | AOI21_X2 | 0.025 |   0.354 |    0.375 | 
     | FE_OCPC978_n_18238  | A v -> Z v   | BUF_X8   | 0.035 |   0.389 |    0.409 | 
     | FE_OCPC981_n_18238  | A v -> ZN ^  | INV_X8   | 0.019 |   0.408 |    0.428 | 
     | g205276             | A2 ^ -> ZN v | NAND2_X1 | 0.015 |   0.423 |    0.443 | 
     | FE_RC_1108_0        | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.435 |    0.456 | 
     | cpuregs_reg[22][25] | D ^          | DFF_X1   | 0.000 |   0.435 |    0.456 | 
     +----------------------------------------------------------------------------+ 
Path 1497: MET Setup Check with Pin cpuregs_reg[30][8]/CK 
Endpoint:   cpuregs_reg[30][8]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.073
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.443
- Arrival Time                  0.422
= Slack Time                    0.020
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |    0.017 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.166 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2  | 0.060 |   0.205 |    0.226 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4 | 0.024 |   0.229 |    0.250 | 
     | add_1312_30_g206384 | A1 v -> ZN ^ | OAI22_X1 | 0.029 |   0.259 |    0.279 | 
     | g172920             | A1 ^ -> ZN v | NAND2_X1 | 0.022 |   0.281 |    0.301 | 
     | FE_RC_959_0         | A1 v -> ZN v | AND2_X4  | 0.033 |   0.314 |    0.334 | 
     | FE_RC_960_0         | A v -> ZN ^  | INV_X8   | 0.028 |   0.341 |    0.362 | 
     | FE_OCPC2109_n_32235 | A ^ -> Z ^   | BUF_X4   | 0.043 |   0.385 |    0.405 | 
     | g204893             | A1 ^ -> ZN v | NAND2_X1 | 0.018 |   0.403 |    0.423 | 
     | g204892             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.422 |    0.443 | 
     | cpuregs_reg[30][8]  | D ^          | DFF_X1   | 0.000 |   0.422 |    0.443 | 
     +----------------------------------------------------------------------------+ 
Path 1498: MET Setup Check with Pin cpuregs_reg[25][8]/CK 
Endpoint:   cpuregs_reg[25][8]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.074
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.444
- Arrival Time                  0.424
= Slack Time                    0.020
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |    0.017 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.166 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2  | 0.060 |   0.205 |    0.226 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4 | 0.024 |   0.229 |    0.250 | 
     | add_1312_30_g206384 | A1 v -> ZN ^ | OAI22_X1 | 0.029 |   0.259 |    0.279 | 
     | g172920             | A1 ^ -> ZN v | NAND2_X1 | 0.022 |   0.281 |    0.301 | 
     | FE_RC_959_0         | A1 v -> ZN v | AND2_X4  | 0.033 |   0.314 |    0.334 | 
     | FE_RC_960_0         | A v -> ZN ^  | INV_X8   | 0.028 |   0.341 |    0.362 | 
     | FE_OCPC2109_n_32235 | A ^ -> Z ^   | BUF_X4   | 0.043 |   0.385 |    0.405 | 
     | g198411             | A2 ^ -> ZN v | NAND2_X1 | 0.020 |   0.405 |    0.425 | 
     | g168282             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.424 |    0.444 | 
     | cpuregs_reg[25][8]  | D ^          | DFF_X1   | 0.000 |   0.424 |    0.444 | 
     +----------------------------------------------------------------------------+ 
Path 1499: MET Setup Check with Pin count_instr_reg[9]/CK 
Endpoint:   count_instr_reg[9]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[6]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.014
- Setup                         0.024
+ Phase Shift                   0.400
= Required Time                 0.363
- Arrival Time                  0.342
= Slack Time                    0.020
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                           |              |          |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[6]        | CK ^         |          |       |  -0.009 |    0.011 | 
     | count_instr_reg[6]        | CK ^ -> Q ^  | DFF_X1   | 0.114 |   0.104 |    0.125 | 
     | FE_OCPC1223_count_instr_6 | A ^ -> Z ^   | BUF_X1   | 0.046 |   0.150 |    0.171 | 
     | inc_add_1559_34_g196374   | A4 ^ -> ZN ^ | AND4_X2  | 0.058 |   0.209 |    0.229 | 
     | FE_RC_3335_0              | A2 ^ -> ZN ^ | AND2_X2  | 0.039 |   0.248 |    0.268 | 
     | inc_add_1559_34_g1206     | A1 ^ -> ZN v | NAND2_X1 | 0.016 |   0.263 |    0.284 | 
     | inc_add_1559_34_g184155   | A v -> ZN v  | XNOR2_X1 | 0.037 |   0.301 |    0.321 | 
     | g203413                   | A1 v -> ZN ^ | AOI22_X1 | 0.033 |   0.334 |    0.354 | 
     | g184153                   | A ^ -> ZN v  | INV_X1   | 0.009 |   0.342 |    0.363 | 
     | count_instr_reg[9]        | D v          | DFF_X1   | 0.000 |   0.342 |    0.363 | 
     +----------------------------------------------------------------------------------+ 
Path 1500: MET Setup Check with Pin count_cycle_reg[7]/CK 
Endpoint:   count_cycle_reg[7]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[2]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.015
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.357
- Arrival Time                  0.336
= Slack Time                    0.021
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.015
     = Beginpoint Arrival Time       -0.015
     +---------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                           |              |         |       |  Time   |   Time   | 
     |---------------------------+--------------+---------+-------+---------+----------| 
     | count_cycle_reg[2]        | CK ^         |         |       |  -0.015 |    0.006 | 
     | count_cycle_reg[2]        | CK ^ -> Q ^  | DFF_X1  | 0.114 |   0.100 |    0.120 | 
     | FE_OCPC1706_count_cycle_2 | A ^ -> Z ^   | BUF_X1  | 0.041 |   0.141 |    0.161 | 
     | inc_add_1428_40_g206852   | A1 ^ -> ZN ^ | AND2_X1 | 0.038 |   0.178 |    0.199 | 
     | inc_add_1428_40_g188936   | A1 ^ -> ZN ^ | AND2_X1 | 0.035 |   0.213 |    0.233 | 
     | inc_add_1428_40_g208966   | A3 ^ -> ZN ^ | AND3_X1 | 0.046 |   0.259 |    0.279 | 
     | inc_add_1428_40_g1196     | A ^ -> Z ^   | XOR2_X1 | 0.044 |   0.303 |    0.323 | 
     | g172919                   | A1 ^ -> ZN ^ | AND2_X1 | 0.033 |   0.336 |    0.357 | 
     | count_cycle_reg[7]        | D ^          | DFF_X1  | 0.000 |   0.336 |    0.357 | 
     +---------------------------------------------------------------------------------+ 
Path 1501: MET Setup Check with Pin count_cycle_reg[24]/CK 
Endpoint:   count_cycle_reg[24]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[11]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.014
- Setup                         0.023
+ Phase Shift                   0.400
= Required Time                 0.363
- Arrival Time                  0.342
= Slack Time                    0.021
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.015
     = Beginpoint Arrival Time       -0.015
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[11]     | CK ^         |          |       |  -0.015 |    0.006 | 
     | count_cycle_reg[11]     | CK ^ -> Q ^  | DFF_X1   | 0.124 |   0.109 |    0.130 | 
     | inc_add_1428_40_g186137 | A1 ^ -> ZN ^ | AND2_X1  | 0.042 |   0.152 |    0.172 | 
     | inc_add_1428_40_g191310 | A2 ^ -> ZN ^ | AND2_X1  | 0.037 |   0.189 |    0.209 | 
     | g191309                 | A1 ^ -> ZN ^ | AND4_X2  | 0.068 |   0.257 |    0.277 | 
     | inc_add_1428_40_g191316 | A1 ^ -> ZN v | NAND2_X1 | 0.021 |   0.277 |    0.298 | 
     | inc_add_1428_40_g1137   | A v -> ZN v  | XNOR2_X1 | 0.037 |   0.314 |    0.335 | 
     | g172936                 | A1 v -> ZN v | AND2_X1  | 0.028 |   0.342 |    0.363 | 
     | count_cycle_reg[24]     | D v          | DFF_X1   | 0.000 |   0.342 |    0.363 | 
     +--------------------------------------------------------------------------------+ 
Path 1502: MET Setup Check with Pin reg_pc_reg[4]/CK 
Endpoint:   reg_pc_reg[4]/D    (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[6]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.004
- Setup                         0.034
+ Phase Shift                   0.400
= Required Time                 0.362
- Arrival Time                  0.341
= Slack Time                    0.021
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | cpu_state_reg[6]    | CK ^         |           |       |  -0.009 |    0.011 | 
     | cpu_state_reg[6]    | CK ^ -> Q ^  | DFF_X1    | 0.117 |   0.108 |    0.128 | 
     | g207908             | A1 ^ -> ZN ^ | AND2_X4   | 0.045 |   0.153 |    0.173 | 
     | FE_OCPC964_n_44689  | A ^ -> Z ^   | BUF_X4    | 0.028 |   0.181 |    0.201 | 
     | g207909             | A1 ^ -> ZN ^ | AND2_X2   | 0.032 |   0.213 |    0.233 | 
     | FE_OFC421_n_44691   | A ^ -> Z ^   | BUF_X1    | 0.031 |   0.244 |    0.264 | 
     | FE_OCPC1880_n_35278 | A ^ -> ZN v  | INV_X2    | 0.020 |   0.264 |    0.285 | 
     | FE_OCPC1884_n_35278 | A v -> ZN ^  | INV_X4    | 0.032 |   0.296 |    0.317 | 
     | g199317             | A1 ^ -> ZN v | AOI22_X1  | 0.019 |   0.315 |    0.336 | 
     | g207773             | A v -> ZN ^  | OAI221_X1 | 0.026 |   0.341 |    0.362 | 
     | reg_pc_reg[4]       | D ^          | DFF_X1    | 0.000 |   0.341 |    0.362 | 
     +-----------------------------------------------------------------------------+ 
Path 1503: MET Setup Check with Pin cpuregs_reg[19][8]/CK 
Endpoint:   cpuregs_reg[19][8]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.073
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.443
- Arrival Time                  0.422
= Slack Time                    0.021
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |    0.017 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.166 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2  | 0.060 |   0.205 |    0.226 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4 | 0.024 |   0.229 |    0.250 | 
     | add_1312_30_g206384 | A1 v -> ZN ^ | OAI22_X1 | 0.029 |   0.259 |    0.279 | 
     | g172920             | A1 ^ -> ZN v | NAND2_X1 | 0.022 |   0.281 |    0.301 | 
     | FE_RC_959_0         | A1 v -> ZN v | AND2_X4  | 0.033 |   0.314 |    0.334 | 
     | FE_RC_960_0         | A v -> ZN ^  | INV_X8   | 0.028 |   0.341 |    0.362 | 
     | FE_OCPC2109_n_32235 | A ^ -> Z ^   | BUF_X4   | 0.043 |   0.385 |    0.405 | 
     | g205291             | A1 ^ -> ZN v | NAND2_X1 | 0.018 |   0.403 |    0.423 | 
     | g196286             | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.422 |    0.443 | 
     | cpuregs_reg[19][8]  | D ^          | DFF_X1   | 0.000 |   0.422 |    0.443 | 
     +----------------------------------------------------------------------------+ 
Path 1504: MET Setup Check with Pin cpuregs_reg[14][6]/CK 
Endpoint:   cpuregs_reg[14][6]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[2]/QN  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.069
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.439
- Arrival Time                  0.418
= Slack Time                    0.021
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                              |              |          |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[2]             | CK ^         |          |       |  -0.009 |    0.011 | 
     | cpu_state_reg[2]             | CK ^ -> QN ^ | DFFR_X1  | 0.092 |   0.083 |    0.104 | 
     | FE_OFC389_n_6184             | A ^ -> ZN v  | INV_X2   | 0.016 |   0.099 |    0.120 | 
     | FE_OFC391_n_6184             | A v -> ZN ^  | INV_X1   | 0.015 |   0.115 |    0.135 | 
     | g21                          | A2 ^ -> ZN ^ | AND2_X2  | 0.039 |   0.153 |    0.174 | 
     | FE_RC_3181_0                 | A2 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.192 |    0.212 | 
     | FE_OFC48_n_37230             | A ^ -> ZN v  | INV_X1   | 0.013 |   0.204 |    0.225 | 
     | g206168                      | A1 v -> ZN ^ | NOR2_X2  | 0.031 |   0.235 |    0.256 | 
     | FE_RC_4035_0                 | A2 ^ -> ZN ^ | AND2_X2  | 0.045 |   0.280 |    0.301 | 
     | g206405                      | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.316 |    0.337 | 
     | FE_OFC80_n_43154             | A ^ -> ZN v  | INV_X8   | 0.017 |   0.333 |    0.354 | 
     | FE_OCPC1038_FE_OFN21_n_43154 | A v -> ZN ^  | INV_X8   | 0.019 |   0.353 |    0.373 | 
     | FE_OCPC2096_FE_OFN21_n_43154 | A ^ -> Z ^   | BUF_X4   | 0.029 |   0.382 |    0.402 | 
     | g202634                      | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.399 |    0.420 | 
     | g168967                      | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.418 |    0.439 | 
     | cpuregs_reg[14][6]           | D ^          | DFF_X1   | 0.000 |   0.418 |    0.439 | 
     +-------------------------------------------------------------------------------------+ 
Path 1505: MET Setup Check with Pin cpuregs_reg[16][3]/CK 
Endpoint:   cpuregs_reg[16][3]/D (v) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.067
- Setup                         0.025
+ Phase Shift                   0.400
= Required Time                 0.442
- Arrival Time                  0.421
= Slack Time                    0.021
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.040 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.134 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.160 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.169 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.189 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.214 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.230 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.280 | 
     | g205827             | A1 ^ -> ZN ^ | AND2_X2  | 0.061 |   0.320 |    0.341 | 
     | g188817_dup205833   | A1 ^ -> ZN ^ | AND2_X4  | 0.055 |   0.375 |    0.396 | 
     | FE_OCPC1841_n_42592 | A ^ -> Z ^   | BUF_X8   | 0.027 |   0.402 |    0.423 | 
     | g202040             | B1 ^ -> ZN v | OAI22_X1 | 0.019 |   0.421 |    0.442 | 
     | cpuregs_reg[16][3]  | D v          | DFF_X1   | 0.000 |   0.421 |    0.442 | 
     +----------------------------------------------------------------------------+ 
Path 1506: MET Setup Check with Pin cpuregs_reg[16][2]/CK 
Endpoint:   cpuregs_reg[16][2]/D (v) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.067
- Setup                         0.025
+ Phase Shift                   0.400
= Required Time                 0.442
- Arrival Time                  0.421
= Slack Time                    0.021
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.040 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.134 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.160 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.169 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.189 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.214 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.230 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.280 | 
     | g205827             | A1 ^ -> ZN ^ | AND2_X2  | 0.061 |   0.320 |    0.341 | 
     | g188817_dup205833   | A1 ^ -> ZN ^ | AND2_X4  | 0.055 |   0.375 |    0.396 | 
     | FE_OCPC1841_n_42592 | A ^ -> Z ^   | BUF_X8   | 0.027 |   0.402 |    0.423 | 
     | g202038             | B1 ^ -> ZN v | OAI22_X1 | 0.019 |   0.421 |    0.442 | 
     | cpuregs_reg[16][2]  | D v          | DFF_X1   | 0.000 |   0.421 |    0.442 | 
     +----------------------------------------------------------------------------+ 
Path 1507: MET Setup Check with Pin mem_state_reg[0]/CK 
Endpoint:   mem_state_reg[0]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_do_rinst_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.013
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.356
- Arrival Time                  0.335
= Slack Time                    0.021
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +----------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                          |              |           |       |  Time   |   Time   | 
     |--------------------------+--------------+-----------+-------+---------+----------| 
     | mem_do_rinst_reg         | CK ^         |           |       |  -0.006 |    0.015 | 
     | mem_do_rinst_reg         | CK ^ -> Q ^  | DFF_X1    | 0.111 |   0.104 |    0.125 | 
     | FE_OCPC1727_mem_do_rinst | A ^ -> Z ^   | BUF_X1    | 0.035 |   0.139 |    0.160 | 
     | g97117__204089           | A1 ^ -> ZN ^ | OR2_X4    | 0.037 |   0.176 |    0.197 | 
     | g209096                  | C1 ^ -> ZN v | OAI211_X1 | 0.027 |   0.203 |    0.223 | 
     | FE_RC_4113_0             | A2 v -> ZN v | OR2_X2    | 0.055 |   0.258 |    0.279 | 
     | FE_RC_4112_0             | A1 v -> ZN ^ | NAND2_X4  | 0.032 |   0.289 |    0.310 | 
     | FE_OCPC1712_n_42180      | A ^ -> ZN v  | INV_X8    | 0.017 |   0.306 |    0.327 | 
     | g199229                  | C1 v -> ZN ^ | OAI211_X1 | 0.028 |   0.335 |    0.356 | 
     | mem_state_reg[0]         | D ^          | DFF_X1    | 0.000 |   0.335 |    0.356 | 
     +----------------------------------------------------------------------------------+ 
Path 1508: MET Setup Check with Pin cpuregs_reg[14][8]/CK 
Endpoint:   cpuregs_reg[14][8]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[2]/QN  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.073
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.442
- Arrival Time                  0.421
= Slack Time                    0.021
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                              |              |          |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[2]             | CK ^         |          |       |  -0.009 |    0.011 | 
     | cpu_state_reg[2]             | CK ^ -> QN ^ | DFFR_X1  | 0.092 |   0.083 |    0.104 | 
     | FE_OFC389_n_6184             | A ^ -> ZN v  | INV_X2   | 0.016 |   0.099 |    0.120 | 
     | FE_OFC391_n_6184             | A v -> ZN ^  | INV_X1   | 0.015 |   0.115 |    0.136 | 
     | g21                          | A2 ^ -> ZN ^ | AND2_X2  | 0.039 |   0.153 |    0.174 | 
     | FE_RC_3181_0                 | A2 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.192 |    0.213 | 
     | FE_OFC48_n_37230             | A ^ -> ZN v  | INV_X1   | 0.013 |   0.204 |    0.225 | 
     | g206168                      | A1 v -> ZN ^ | NOR2_X2  | 0.031 |   0.235 |    0.256 | 
     | FE_RC_4035_0                 | A2 ^ -> ZN ^ | AND2_X2  | 0.045 |   0.280 |    0.301 | 
     | g206405                      | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.316 |    0.337 | 
     | FE_OFC80_n_43154             | A ^ -> ZN v  | INV_X8   | 0.017 |   0.333 |    0.354 | 
     | FE_OCPC1030_FE_OFN21_n_43154 | A v -> ZN ^  | INV_X8   | 0.016 |   0.349 |    0.370 | 
     | FE_OCPC2092_FE_OFN66_n_43154 | A ^ -> Z ^   | BUF_X2   | 0.034 |   0.383 |    0.404 | 
     | g199934                      | A2 ^ -> ZN v | NAND2_X1 | 0.019 |   0.402 |    0.423 | 
     | g206632                      | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.421 |    0.442 | 
     | cpuregs_reg[14][8]           | D ^          | DFF_X1   | 0.000 |   0.421 |    0.442 | 
     +-------------------------------------------------------------------------------------+ 
Path 1509: MET Setup Check with Pin reg_pc_reg[9]/CK 
Endpoint:   reg_pc_reg[9]/D    (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[6]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.003
- Setup                         0.034
+ Phase Shift                   0.400
= Required Time                 0.362
- Arrival Time                  0.342
= Slack Time                    0.021
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | cpu_state_reg[6]    | CK ^         |           |       |  -0.009 |    0.012 | 
     | cpu_state_reg[6]    | CK ^ -> Q ^  | DFF_X1    | 0.117 |   0.108 |    0.129 | 
     | g207908             | A1 ^ -> ZN ^ | AND2_X4   | 0.045 |   0.153 |    0.174 | 
     | FE_OCPC964_n_44689  | A ^ -> Z ^   | BUF_X4    | 0.028 |   0.181 |    0.201 | 
     | g207909             | A1 ^ -> ZN ^ | AND2_X2   | 0.032 |   0.213 |    0.234 | 
     | FE_OFC421_n_44691   | A ^ -> Z ^   | BUF_X1    | 0.031 |   0.244 |    0.265 | 
     | FE_OCPC1880_n_35278 | A ^ -> ZN v  | INV_X2    | 0.020 |   0.264 |    0.285 | 
     | FE_OCPC1884_n_35278 | A v -> ZN ^  | INV_X4    | 0.032 |   0.296 |    0.317 | 
     | g199315             | A1 ^ -> ZN v | AOI22_X1  | 0.020 |   0.316 |    0.337 | 
     | g203529             | A v -> ZN ^  | OAI221_X1 | 0.025 |   0.342 |    0.362 | 
     | reg_pc_reg[9]       | D ^          | DFF_X1    | 0.000 |   0.342 |    0.362 | 
     +-----------------------------------------------------------------------------+ 
Path 1510: MET Setup Check with Pin reg_pc_reg[8]/CK 
Endpoint:   reg_pc_reg[8]/D    (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[6]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.003
- Setup                         0.034
+ Phase Shift                   0.400
= Required Time                 0.362
- Arrival Time                  0.341
= Slack Time                    0.021
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | cpu_state_reg[6]    | CK ^         |           |       |  -0.009 |    0.012 | 
     | cpu_state_reg[6]    | CK ^ -> Q ^  | DFF_X1    | 0.117 |   0.108 |    0.129 | 
     | g207908             | A1 ^ -> ZN ^ | AND2_X4   | 0.045 |   0.153 |    0.174 | 
     | FE_OCPC964_n_44689  | A ^ -> Z ^   | BUF_X4    | 0.028 |   0.181 |    0.202 | 
     | g207909             | A1 ^ -> ZN ^ | AND2_X2   | 0.032 |   0.213 |    0.234 | 
     | FE_OFC421_n_44691   | A ^ -> Z ^   | BUF_X1    | 0.031 |   0.244 |    0.265 | 
     | FE_OCPC1880_n_35278 | A ^ -> ZN v  | INV_X2    | 0.020 |   0.264 |    0.285 | 
     | FE_OCPC1884_n_35278 | A v -> ZN ^  | INV_X4    | 0.032 |   0.296 |    0.317 | 
     | g199325             | A1 ^ -> ZN v | AOI22_X1  | 0.020 |   0.316 |    0.337 | 
     | g203527             | A v -> ZN ^  | OAI221_X1 | 0.025 |   0.341 |    0.362 | 
     | reg_pc_reg[8]       | D ^          | DFF_X1    | 0.000 |   0.341 |    0.362 | 
     +-----------------------------------------------------------------------------+ 
Path 1511: MET Setup Check with Pin mem_wordsize_reg[1]/CK 
Endpoint:   mem_wordsize_reg[1]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_do_wdata_reg/QN   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.003
- Setup                         0.032
+ Phase Shift                   0.400
= Required Time                 0.366
- Arrival Time                  0.344
= Slack Time                    0.021
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | mem_do_wdata_reg    | CK ^         |           |       |  -0.006 |    0.015 | 
     | mem_do_wdata_reg    | CK ^ -> QN v | DFF_X1    | 0.093 |   0.087 |    0.108 | 
     | FE_RC_1523_0        | A1 v -> ZN ^ | NAND3_X2  | 0.020 |   0.107 |    0.128 | 
     | FE_RC_1493_0        | A1 ^ -> ZN ^ | AND2_X4   | 0.030 |   0.137 |    0.158 | 
     | FE_RC_1492_0        | A2 ^ -> ZN v | NAND3_X4  | 0.020 |   0.157 |    0.178 | 
     | g200125             | A1 v -> ZN ^ | NAND2_X4  | 0.018 |   0.175 |    0.196 | 
     | g184146_dup         | A1 ^ -> ZN v | NOR2_X4   | 0.010 |   0.184 |    0.205 | 
     | FE_OCPC1318_n_19971 | A v -> Z v   | BUF_X1    | 0.032 |   0.216 |    0.238 | 
     | g182549             | A1 v -> ZN v | OR2_X2    | 0.046 |   0.263 |    0.284 | 
     | g192684             | A2 v -> ZN ^ | NAND3_X2  | 0.030 |   0.293 |    0.314 | 
     | g182558             | A1 ^ -> ZN v | NAND3_X1  | 0.025 |   0.318 |    0.339 | 
     | g193766             | B v -> ZN ^  | OAI211_X1 | 0.027 |   0.344 |    0.365 | 
     | mem_wordsize_reg[1] | D ^          | DFF_X1    | 0.000 |   0.344 |    0.366 | 
     +-----------------------------------------------------------------------------+ 
Path 1512: MET Setup Check with Pin reg_pc_reg[15]/CK 
Endpoint:   reg_pc_reg[15]/D   (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[6]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.002
- Setup                         0.034
+ Phase Shift                   0.400
= Required Time                 0.364
- Arrival Time                  0.342
= Slack Time                    0.021
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | cpu_state_reg[6]    | CK ^         |           |       |  -0.009 |    0.012 | 
     | cpu_state_reg[6]    | CK ^ -> Q ^  | DFF_X1    | 0.117 |   0.108 |    0.129 | 
     | g207908             | A1 ^ -> ZN ^ | AND2_X4   | 0.045 |   0.153 |    0.174 | 
     | FE_OCPC964_n_44689  | A ^ -> Z ^   | BUF_X4    | 0.028 |   0.181 |    0.202 | 
     | g207909             | A1 ^ -> ZN ^ | AND2_X2   | 0.032 |   0.213 |    0.234 | 
     | FE_OFC421_n_44691   | A ^ -> Z ^   | BUF_X1    | 0.031 |   0.244 |    0.265 | 
     | FE_OCPC1880_n_35278 | A ^ -> ZN v  | INV_X2    | 0.020 |   0.264 |    0.285 | 
     | FE_OCPC1884_n_35278 | A v -> ZN ^  | INV_X4    | 0.032 |   0.296 |    0.317 | 
     | g199319             | A1 ^ -> ZN v | AOI22_X1  | 0.021 |   0.317 |    0.338 | 
     | g208347             | A v -> ZN ^  | OAI221_X1 | 0.025 |   0.342 |    0.364 | 
     | reg_pc_reg[15]      | D ^          | DFF_X1    | 0.000 |   0.342 |    0.364 | 
     +-----------------------------------------------------------------------------+ 
Path 1513: MET Setup Check with Pin cpuregs_reg[6][8]/CK 
Endpoint:   cpuregs_reg[6][8]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.073
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.443
- Arrival Time                  0.422
= Slack Time                    0.021
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |    0.017 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.167 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2  | 0.060 |   0.205 |    0.227 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4 | 0.024 |   0.229 |    0.250 | 
     | add_1312_30_g206384 | A1 v -> ZN ^ | OAI22_X1 | 0.029 |   0.259 |    0.280 | 
     | g172920             | A1 ^ -> ZN v | NAND2_X1 | 0.022 |   0.281 |    0.302 | 
     | FE_RC_959_0         | A1 v -> ZN v | AND2_X4  | 0.033 |   0.314 |    0.335 | 
     | FE_RC_960_0         | A v -> ZN ^  | INV_X8   | 0.028 |   0.341 |    0.363 | 
     | FE_OCPC2109_n_32235 | A ^ -> Z ^   | BUF_X4   | 0.043 |   0.385 |    0.406 | 
     | g188074             | A2 ^ -> ZN v | NAND2_X1 | 0.018 |   0.403 |    0.424 | 
     | g185702             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.422 |    0.443 | 
     | cpuregs_reg[6][8]   | D ^          | DFF_X1   | 0.000 |   0.422 |    0.443 | 
     +----------------------------------------------------------------------------+ 
Path 1514: MET Setup Check with Pin reg_pc_reg[5]/CK 
Endpoint:   reg_pc_reg[5]/D    (v) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[6]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.004
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.367
- Arrival Time                  0.346
= Slack Time                    0.021
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | cpu_state_reg[6]    | CK ^         |           |       |  -0.009 |    0.012 | 
     | cpu_state_reg[6]    | CK ^ -> Q v  | DFF_X1    | 0.107 |   0.098 |    0.119 | 
     | g207908             | A1 v -> ZN v | AND2_X4   | 0.035 |   0.132 |    0.154 | 
     | FE_OCPC964_n_44689  | A v -> Z v   | BUF_X4    | 0.028 |   0.161 |    0.182 | 
     | g207910             | A1 v -> ZN v | AND2_X2   | 0.028 |   0.189 |    0.210 | 
     | FE_OCPC1191_n_44692 | A v -> Z v   | CLKBUF_X3 | 0.067 |   0.256 |    0.277 | 
     | g199324             | B1 v -> ZN ^ | AOI22_X1  | 0.056 |   0.312 |    0.333 | 
     | g208345             | A ^ -> ZN v  | OAI221_X1 | 0.034 |   0.346 |    0.367 | 
     | reg_pc_reg[5]       | D v          | DFF_X2    | 0.000 |   0.346 |    0.367 | 
     +-----------------------------------------------------------------------------+ 
Path 1515: MET Setup Check with Pin reg_pc_reg[6]/CK 
Endpoint:   reg_pc_reg[6]/D    (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[6]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.003
- Setup                         0.034
+ Phase Shift                   0.400
= Required Time                 0.362
- Arrival Time                  0.341
= Slack Time                    0.022
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | cpu_state_reg[6]    | CK ^         |           |       |  -0.009 |    0.012 | 
     | cpu_state_reg[6]    | CK ^ -> Q ^  | DFF_X1    | 0.117 |   0.108 |    0.129 | 
     | g207908             | A1 ^ -> ZN ^ | AND2_X4   | 0.045 |   0.153 |    0.174 | 
     | FE_OCPC964_n_44689  | A ^ -> Z ^   | BUF_X4    | 0.028 |   0.181 |    0.202 | 
     | g207909             | A1 ^ -> ZN ^ | AND2_X2   | 0.032 |   0.213 |    0.234 | 
     | FE_OFC421_n_44691   | A ^ -> Z ^   | BUF_X1    | 0.031 |   0.244 |    0.265 | 
     | FE_OCPC1880_n_35278 | A ^ -> ZN v  | INV_X2    | 0.020 |   0.264 |    0.286 | 
     | FE_OCPC1884_n_35278 | A v -> ZN ^  | INV_X4    | 0.032 |   0.296 |    0.318 | 
     | g199316             | A1 ^ -> ZN v | AOI22_X1  | 0.019 |   0.315 |    0.337 | 
     | g207775             | A v -> ZN ^  | OAI221_X1 | 0.025 |   0.341 |    0.362 | 
     | reg_pc_reg[6]       | D ^          | DFF_X1    | 0.000 |   0.341 |    0.362 | 
     +-----------------------------------------------------------------------------+ 
Path 1516: MET Setup Check with Pin count_cycle_reg[11]/CK 
Endpoint:   count_cycle_reg[11]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[6]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.015
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.355
- Arrival Time                  0.333
= Slack Time                    0.022
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.015
     = Beginpoint Arrival Time       -0.015
     +----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                           |              |          |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[6]        | CK ^         |          |       |  -0.015 |    0.007 | 
     | count_cycle_reg[6]        | CK ^ -> Q ^  | DFF_X1   | 0.116 |   0.101 |    0.123 | 
     | FE_OCPC1220_count_cycle_6 | A ^ -> Z ^   | BUF_X1   | 0.041 |   0.142 |    0.164 | 
     | inc_add_1428_40_g208968   | A1 ^ -> ZN ^ | AND4_X1  | 0.054 |   0.196 |    0.218 | 
     | g188927                   | A1 ^ -> ZN ^ | AND3_X2  | 0.043 |   0.239 |    0.261 | 
     | FE_OCPC2167_n_24848       | A ^ -> ZN v  | INV_X2   | 0.013 |   0.252 |    0.274 | 
     | inc_add_1428_40_g1212     | A1 v -> ZN ^ | NOR2_X1  | 0.032 |   0.285 |    0.306 | 
     | FE_RC_4228_0              | A3 ^ -> ZN v | NAND3_X1 | 0.023 |   0.308 |    0.329 | 
     | FE_RC_4227_0              | A v -> ZN ^  | OAI21_X1 | 0.026 |   0.333 |    0.355 | 
     | count_cycle_reg[11]       | D ^          | DFF_X1   | 0.000 |   0.333 |    0.355 | 
     +----------------------------------------------------------------------------------+ 
Path 1517: MET Setup Check with Pin cpuregs_reg[19][5]/CK 
Endpoint:   cpuregs_reg[19][5]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.070
- Setup                         0.024
+ Phase Shift                   0.400
= Required Time                 0.446
- Arrival Time                  0.424
= Slack Time                    0.022
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.005
     = Beginpoint Arrival Time       -0.005
     +---------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                |              |          |       |  Time   |   Time   | 
     |--------------------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]                  | CK ^         |          |       |  -0.005 |    0.017 | 
     | reg_pc_reg[2]                  | CK ^ -> Q ^  | DFF_X1   | 0.137 |   0.133 |    0.154 | 
     | FE_OCPC1104_reg_pc_2           | A ^ -> Z ^   | BUF_X2   | 0.033 |   0.166 |    0.187 | 
     | add_1312_30_g188917            | A2 ^ -> ZN ^ | AND2_X1  | 0.047 |   0.213 |    0.234 | 
     | add_1312_30_g206479            | A1 ^ -> ZN v | NAND2_X1 | 0.021 |   0.234 |    0.255 | 
     | FE_RC_3216_0                   | A v -> ZN ^  | INV_X1   | 0.014 |   0.248 |    0.269 | 
     | FE_RC_3214_0                   | A2 ^ -> ZN v | NAND2_X1 | 0.016 |   0.264 |    0.285 | 
     | FE_RC_3213_0_dup               | A1 v -> ZN ^ | NAND3_X2 | 0.020 |   0.284 |    0.305 | 
     | FE_RC_3196_0                   | A1 ^ -> ZN ^ | AND3_X4  | 0.047 |   0.330 |    0.352 | 
     | FE_OCPC2172_n_2202             | A ^ -> Z ^   | BUF_X2   | 0.040 |   0.370 |    0.392 | 
     | FE_OCPC2179_FE_OFN45640_n_2203 | A ^ -> ZN v  | INV_X8   | 0.013 |   0.383 |    0.405 | 
     | g206446                        | A2 v -> ZN ^ | NAND2_X1 | 0.024 |   0.407 |    0.428 | 
     | g169100                        | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.424 |    0.446 | 
     | cpuregs_reg[19][5]             | D v          | DFF_X1   | 0.000 |   0.424 |    0.446 | 
     +---------------------------------------------------------------------------------------+ 
Path 1518: MET Setup Check with Pin cpuregs_reg[7][25]/CK 
Endpoint:   cpuregs_reg[7][25]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.084
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.456
- Arrival Time                  0.434
= Slack Time                    0.022
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |    0.018 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.167 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.201 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.236 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.259 |    0.281 | 
     | add_1312_30_g7567   | A1 ^ -> ZN ^ | AND2_X2  | 0.035 |   0.294 |    0.316 | 
     | FE_RC_491_0         | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.307 |    0.328 | 
     | FE_RC_490_0         | A v -> ZN ^  | OAI21_X1 | 0.023 |   0.329 |    0.351 | 
     | g182534             | B1 ^ -> ZN v | AOI21_X2 | 0.025 |   0.354 |    0.376 | 
     | FE_OCPC978_n_18238  | A v -> Z v   | BUF_X8   | 0.035 |   0.389 |    0.410 | 
     | FE_OCPC981_n_18238  | A v -> ZN ^  | INV_X8   | 0.019 |   0.408 |    0.429 | 
     | g194340             | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.422 |    0.443 | 
     | FE_RC_874_0         | A1 v -> ZN ^ | NAND2_X1 | 0.012 |   0.434 |    0.456 | 
     | cpuregs_reg[7][25]  | D ^          | DFF_X1   | 0.000 |   0.434 |    0.456 | 
     +----------------------------------------------------------------------------+ 
Path 1519: MET Setup Check with Pin cpuregs_reg[9][0]/CK 
Endpoint:   cpuregs_reg[9][0]/D  (v) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.020
- Setup                         0.023
+ Phase Shift                   0.400
= Required Time                 0.397
- Arrival Time                  0.375
= Slack Time                    0.022
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3] | CK ^         |          |       |   0.019 |    0.041 | 
     | latched_rd_reg[3] | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.135 | 
     | g173022           | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.161 | 
     | FE_RC_2515_0      | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.170 | 
     | FE_RC_2513_0      | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.190 | 
     | FE_RC_2512_0      | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.215 | 
     | g30               | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.231 | 
     | g205985           | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.281 | 
     | g207586           | A1 ^ -> ZN ^ | AND2_X4  | 0.049 |   0.308 |    0.329 | 
     | g189050           | B1 ^ -> ZN v | AOI21_X1 | 0.018 |   0.326 |    0.347 | 
     | g186665           | A v -> ZN ^  | AOI21_X1 | 0.041 |   0.367 |    0.389 | 
     | g185497           | A ^ -> ZN v  | INV_X1   | 0.008 |   0.375 |    0.397 | 
     | cpuregs_reg[9][0] | D v          | DFF_X1   | 0.000 |   0.375 |    0.397 | 
     +--------------------------------------------------------------------------+ 
Path 1520: MET Setup Check with Pin decoded_imm_reg[1]/CK 
Endpoint:   decoded_imm_reg[1]/D  (v) checked with  leading edge of 'clk'
Beginpoint: decoder_trigger_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.010
- Setup                         0.026
+ Phase Shift                   0.400
= Required Time                 0.364
- Arrival Time                  0.342
= Slack Time                    0.022
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | decoder_trigger_reg | CK ^         |           |       |  -0.006 |    0.016 | 
     | decoder_trigger_reg | CK ^ -> Q v  | DFF_X1    | 0.110 |   0.104 |    0.126 | 
     | g97079__206495      | A1 v -> ZN ^ | NAND2_X4  | 0.032 |   0.137 |    0.158 | 
     | g205410             | A1 ^ -> ZN v | NOR2_X2   | 0.020 |   0.157 |    0.178 | 
     | g195938             | A2 v -> ZN ^ | NOR2_X1   | 0.074 |   0.230 |    0.252 | 
     | g172405             | A ^ -> ZN v  | INV_X1    | 0.025 |   0.255 |    0.277 | 
     | g203512             | A1 v -> ZN ^ | AOI222_X1 | 0.062 |   0.317 |    0.338 | 
     | g186330             | A ^ -> ZN v  | OAI21_X1  | 0.026 |   0.342 |    0.364 | 
     | decoded_imm_reg[1]  | D v          | DFF_X1    | 0.000 |   0.342 |    0.364 | 
     +-----------------------------------------------------------------------------+ 
Path 1521: MET Setup Check with Pin cpuregs_reg[23][8]/CK 
Endpoint:   cpuregs_reg[23][8]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.075
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.444
- Arrival Time                  0.422
= Slack Time                    0.022
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |    0.018 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.168 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2  | 0.060 |   0.205 |    0.227 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4 | 0.024 |   0.229 |    0.251 | 
     | add_1312_30_g206384 | A1 v -> ZN ^ | OAI22_X1 | 0.029 |   0.259 |    0.280 | 
     | g172920             | A1 ^ -> ZN v | NAND2_X1 | 0.022 |   0.281 |    0.302 | 
     | FE_RC_959_0         | A1 v -> ZN v | AND2_X4  | 0.033 |   0.314 |    0.336 | 
     | FE_RC_960_0         | A v -> ZN ^  | INV_X8   | 0.028 |   0.341 |    0.363 | 
     | FE_OCPC2109_n_32235 | A ^ -> Z ^   | BUF_X4   | 0.043 |   0.385 |    0.406 | 
     | g208489             | A2 ^ -> ZN v | NAND2_X1 | 0.019 |   0.404 |    0.426 | 
     | g185779             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.422 |    0.444 | 
     | cpuregs_reg[23][8]  | D ^          | DFF_X1   | 0.000 |   0.422 |    0.444 | 
     +----------------------------------------------------------------------------+ 
Path 1522: MET Setup Check with Pin cpuregs_reg[10][24]/CK 
Endpoint:   cpuregs_reg[10][24]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.081
- Setup                         0.023
+ Phase Shift                   0.400
= Required Time                 0.458
- Arrival Time                  0.437
= Slack Time                    0.022
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |    0.018 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.168 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.201 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.237 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.259 |    0.281 | 
     | add_1312_30_g7553   | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.278 |    0.300 | 
     | add_1312_30_g7530   | A v -> ZN v  | XNOR2_X1 | 0.037 |   0.315 |    0.337 | 
     | FE_RC_4072_0        | A2 v -> ZN ^ | NAND2_X1 | 0.023 |   0.339 |    0.361 | 
     | FE_RC_4071_0        | A1 ^ -> ZN ^ | AND3_X4  | 0.046 |   0.384 |    0.406 | 
     | FE_RC_487_0         | A ^ -> ZN v  | INV_X8   | 0.021 |   0.405 |    0.427 | 
     | g194415             | A1 v -> ZN ^ | NAND2_X1 | 0.020 |   0.425 |    0.447 | 
     | FE_RC_1138_0        | A1 ^ -> ZN v | NAND2_X1 | 0.011 |   0.437 |    0.458 | 
     | cpuregs_reg[10][24] | D v          | DFF_X1   | 0.000 |   0.437 |    0.458 | 
     +----------------------------------------------------------------------------+ 
Path 1523: MET Setup Check with Pin cpuregs_reg[22][8]/CK 
Endpoint:   cpuregs_reg[22][8]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.074
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.444
- Arrival Time                  0.422
= Slack Time                    0.022
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |    0.018 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.168 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2  | 0.060 |   0.205 |    0.227 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4 | 0.024 |   0.229 |    0.251 | 
     | add_1312_30_g206384 | A1 v -> ZN ^ | OAI22_X1 | 0.029 |   0.259 |    0.281 | 
     | g172920             | A1 ^ -> ZN v | NAND2_X1 | 0.022 |   0.281 |    0.302 | 
     | FE_RC_959_0         | A1 v -> ZN v | AND2_X4  | 0.033 |   0.314 |    0.336 | 
     | FE_RC_960_0         | A v -> ZN ^  | INV_X8   | 0.028 |   0.341 |    0.363 | 
     | FE_OCPC2109_n_32235 | A ^ -> Z ^   | BUF_X4   | 0.043 |   0.385 |    0.407 | 
     | g191572             | A2 ^ -> ZN v | NAND2_X1 | 0.018 |   0.403 |    0.425 | 
     | g185876             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.422 |    0.444 | 
     | cpuregs_reg[22][8]  | D ^          | DFF_X1   | 0.000 |   0.422 |    0.444 | 
     +----------------------------------------------------------------------------+ 
Path 1524: MET Setup Check with Pin cpuregs_reg[26][8]/CK 
Endpoint:   cpuregs_reg[26][8]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.074
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.444
- Arrival Time                  0.422
= Slack Time                    0.022
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |    0.018 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.168 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2  | 0.060 |   0.205 |    0.227 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4 | 0.024 |   0.229 |    0.251 | 
     | add_1312_30_g206384 | A1 v -> ZN ^ | OAI22_X1 | 0.029 |   0.259 |    0.281 | 
     | g172920             | A1 ^ -> ZN v | NAND2_X1 | 0.022 |   0.281 |    0.302 | 
     | FE_RC_959_0         | A1 v -> ZN v | AND2_X4  | 0.033 |   0.314 |    0.336 | 
     | FE_RC_960_0         | A v -> ZN ^  | INV_X8   | 0.028 |   0.341 |    0.363 | 
     | FE_OCPC2109_n_32235 | A ^ -> Z ^   | BUF_X4   | 0.043 |   0.385 |    0.407 | 
     | g202214             | A1 ^ -> ZN v | NAND2_X1 | 0.018 |   0.403 |    0.424 | 
     | g202213             | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.422 |    0.444 | 
     | cpuregs_reg[26][8]  | D ^          | DFF_X1   | 0.000 |   0.422 |    0.444 | 
     +----------------------------------------------------------------------------+ 
Path 1525: MET Setup Check with Pin mem_do_prefetch_reg/CK 
Endpoint:   mem_do_prefetch_reg/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[6]/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.033
+ Phase Shift                   0.400
= Required Time                 0.360
- Arrival Time                  0.338
= Slack Time                    0.022
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[6]    | CK ^         |          |       |  -0.009 |    0.013 | 
     | cpu_state_reg[6]    | CK ^ -> Q ^  | DFF_X1   | 0.117 |   0.108 |    0.130 | 
     | g207908             | A1 ^ -> ZN ^ | AND2_X4  | 0.045 |   0.153 |    0.175 | 
     | g207919             | A1 ^ -> ZN ^ | AND2_X2  | 0.047 |   0.199 |    0.221 | 
     | FE_OFC250_n_44701   | A ^ -> Z ^   | BUF_X2   | 0.038 |   0.237 |    0.259 | 
     | FE_OFC725_n_44701   | A ^ -> ZN v  | INV_X4   | 0.021 |   0.258 |    0.280 | 
     | g199963             | A1 v -> ZN ^ | NOR2_X1  | 0.036 |   0.294 |    0.316 | 
     | g171835             | A1 ^ -> ZN v | NAND2_X1 | 0.018 |   0.312 |    0.334 | 
     | g170781             | A1 v -> ZN ^ | OAI22_X1 | 0.026 |   0.338 |    0.360 | 
     | mem_do_prefetch_reg | D ^          | DFF_X1   | 0.000 |   0.338 |    0.360 | 
     +----------------------------------------------------------------------------+ 
Path 1526: MET Setup Check with Pin count_instr_reg[16]/CK 
Endpoint:   count_instr_reg[16]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[6]/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.013
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.358
- Arrival Time                  0.336
= Slack Time                    0.022
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[6]    | CK ^         |          |       |  -0.009 |    0.013 | 
     | cpu_state_reg[6]    | CK ^ -> Q ^  | DFF_X1   | 0.117 |   0.108 |    0.130 | 
     | g207908             | A1 ^ -> ZN ^ | AND2_X4  | 0.045 |   0.153 |    0.175 | 
     | g207919             | A1 ^ -> ZN ^ | AND2_X2  | 0.047 |   0.199 |    0.222 | 
     | FE_OFC250_n_44701   | A ^ -> Z ^   | BUF_X2   | 0.038 |   0.237 |    0.259 | 
     | FE_OFC725_n_44701   | A ^ -> ZN v  | INV_X4   | 0.021 |   0.258 |    0.281 | 
     | FE_OFC727_n_44701   | A v -> ZN ^  | INV_X4   | 0.038 |   0.297 |    0.319 | 
     | g172120             | A2 ^ -> ZN v | AOI22_X1 | 0.023 |   0.320 |    0.342 | 
     | g171963             | A v -> ZN ^  | INV_X1   | 0.016 |   0.336 |    0.358 | 
     | count_instr_reg[16] | D ^          | DFF_X1   | 0.000 |   0.336 |    0.358 | 
     +----------------------------------------------------------------------------+ 
Path 1527: MET Setup Check with Pin count_cycle_reg[19]/CK 
Endpoint:   count_cycle_reg[19]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[11]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.014
- Setup                         0.023
+ Phase Shift                   0.400
= Required Time                 0.363
- Arrival Time                  0.341
= Slack Time                    0.022
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.015
     = Beginpoint Arrival Time       -0.015
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[11]     | CK ^         |          |       |  -0.015 |    0.008 | 
     | count_cycle_reg[11]     | CK ^ -> Q ^  | DFF_X1   | 0.124 |   0.109 |    0.131 | 
     | inc_add_1428_40_g186137 | A1 ^ -> ZN ^ | AND2_X1  | 0.042 |   0.152 |    0.174 | 
     | inc_add_1428_40_g191310 | A2 ^ -> ZN ^ | AND2_X1  | 0.037 |   0.189 |    0.211 | 
     | g191309                 | A1 ^ -> ZN ^ | AND4_X2  | 0.068 |   0.257 |    0.279 | 
     | g191313                 | A1 ^ -> ZN v | NAND2_X1 | 0.020 |   0.277 |    0.299 | 
     | inc_add_1428_40_g184893 | A v -> ZN v  | XNOR2_X1 | 0.037 |   0.314 |    0.336 | 
     | g172793                 | A1 v -> ZN v | AND2_X1  | 0.027 |   0.341 |    0.363 | 
     | count_cycle_reg[19]     | D v          | DFF_X1   | 0.000 |   0.341 |    0.363 | 
     +--------------------------------------------------------------------------------+ 
Path 1528: MET Setup Check with Pin mem_rdata_q_reg[15]/CK 
Endpoint:   mem_rdata_q_reg[15]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q        (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.009
- Setup                         0.088
+ Phase Shift                   0.400
= Required Time                 0.303
- Arrival Time                  0.280
= Slack Time                    0.022
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     | mem_valid_reg       | CK ^         |         |       |  -0.013 |    0.009 | 
     | mem_valid_reg       | CK ^ -> Q v  | DFF_X1  | 0.101 |   0.088 |    0.110 | 
     | g192174             | A1 v -> ZN v | AND2_X4 | 0.029 |   0.117 |    0.139 | 
     | FE_OCPC1319_n_28108 | A v -> Z v   | BUF_X2  | 0.030 |   0.148 |    0.170 | 
     | FE_OCPC2181_n_28108 | A v -> ZN ^  | INV_X4  | 0.029 |   0.177 |    0.199 | 
     | FE_OCPC2184_n_28108 | A ^ -> Z ^   | BUF_X2  | 0.042 |   0.218 |    0.241 | 
     | FE_OCPC1591_n_28110 | A ^ -> Z ^   | BUF_X2  | 0.060 |   0.279 |    0.301 | 
     | mem_rdata_q_reg[15] | SE ^         | SDFF_X1 | 0.002 |   0.280 |    0.303 | 
     +---------------------------------------------------------------------------+ 
Path 1529: MET Setup Check with Pin cpuregs_reg[23][5]/CK 
Endpoint:   cpuregs_reg[23][5]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.071
- Setup                         0.024
+ Phase Shift                   0.400
= Required Time                 0.446
- Arrival Time                  0.424
= Slack Time                    0.022
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.005
     = Beginpoint Arrival Time       -0.005
     +---------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                |              |          |       |  Time   |   Time   | 
     |--------------------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]                  | CK ^         |          |       |  -0.005 |    0.018 | 
     | reg_pc_reg[2]                  | CK ^ -> Q ^  | DFF_X1   | 0.137 |   0.133 |    0.155 | 
     | FE_OCPC1104_reg_pc_2           | A ^ -> Z ^   | BUF_X2   | 0.033 |   0.166 |    0.188 | 
     | add_1312_30_g188917            | A2 ^ -> ZN ^ | AND2_X1  | 0.047 |   0.213 |    0.235 | 
     | add_1312_30_g206479            | A1 ^ -> ZN v | NAND2_X1 | 0.021 |   0.234 |    0.256 | 
     | FE_RC_3216_0                   | A v -> ZN ^  | INV_X1   | 0.014 |   0.248 |    0.270 | 
     | FE_RC_3214_0                   | A2 ^ -> ZN v | NAND2_X1 | 0.016 |   0.264 |    0.286 | 
     | FE_RC_3213_0_dup               | A1 v -> ZN ^ | NAND3_X2 | 0.020 |   0.284 |    0.306 | 
     | FE_RC_3196_0                   | A1 ^ -> ZN ^ | AND3_X4  | 0.047 |   0.330 |    0.353 | 
     | FE_OCPC2172_n_2202             | A ^ -> Z ^   | BUF_X2   | 0.040 |   0.370 |    0.393 | 
     | FE_OCPC2179_FE_OFN45640_n_2203 | A ^ -> ZN v  | INV_X8   | 0.013 |   0.383 |    0.405 | 
     | g208493                        | A2 v -> ZN ^ | NAND2_X1 | 0.024 |   0.407 |    0.429 | 
     | g206054                        | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.424 |    0.446 | 
     | cpuregs_reg[23][5]             | D v          | DFF_X1   | 0.000 |   0.424 |    0.446 | 
     +---------------------------------------------------------------------------------------+ 
Path 1530: MET Setup Check with Pin mem_rdata_q_reg[17]/CK 
Endpoint:   mem_rdata_q_reg[17]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q        (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.009
- Setup                         0.088
+ Phase Shift                   0.400
= Required Time                 0.303
- Arrival Time                  0.280
= Slack Time                    0.022
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     | mem_valid_reg       | CK ^         |         |       |  -0.013 |    0.009 | 
     | mem_valid_reg       | CK ^ -> Q v  | DFF_X1  | 0.101 |   0.088 |    0.110 | 
     | g192174             | A1 v -> ZN v | AND2_X4 | 0.029 |   0.117 |    0.139 | 
     | FE_OCPC1319_n_28108 | A v -> Z v   | BUF_X2  | 0.030 |   0.148 |    0.170 | 
     | FE_OCPC2181_n_28108 | A v -> ZN ^  | INV_X4  | 0.029 |   0.177 |    0.199 | 
     | FE_OCPC2184_n_28108 | A ^ -> Z ^   | BUF_X2  | 0.042 |   0.218 |    0.241 | 
     | FE_OCPC1591_n_28110 | A ^ -> Z ^   | BUF_X2  | 0.060 |   0.279 |    0.301 | 
     | mem_rdata_q_reg[17] | SE ^         | SDFF_X1 | 0.002 |   0.280 |    0.303 | 
     +---------------------------------------------------------------------------+ 
Path 1531: MET Setup Check with Pin cpuregs_reg[17][16]/CK 
Endpoint:   cpuregs_reg[17][16]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.073
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.443
- Arrival Time                  0.420
= Slack Time                    0.022
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.042 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.135 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.162 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.171 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.191 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.215 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.231 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.281 | 
     | g207586             | A1 ^ -> ZN ^ | AND2_X4  | 0.049 |   0.308 |    0.330 | 
     | g208947             | A1 ^ -> ZN ^ | AND2_X2  | 0.038 |   0.346 |    0.368 | 
     | FE_OFC293_n_45732   | A ^ -> ZN v  | INV_X4   | 0.018 |   0.363 |    0.386 | 
     | FE_OFC296_n_45732   | A v -> ZN ^  | INV_X8   | 0.019 |   0.382 |    0.405 | 
     | g190297             | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.402 |    0.424 | 
     | g168226             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.420 |    0.443 | 
     | cpuregs_reg[17][16] | D ^          | DFF_X1   | 0.000 |   0.420 |    0.443 | 
     +----------------------------------------------------------------------------+ 
Path 1532: MET Setup Check with Pin mem_rdata_q_reg[24]/CK 
Endpoint:   mem_rdata_q_reg[24]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q        (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.009
- Setup                         0.088
+ Phase Shift                   0.400
= Required Time                 0.302
- Arrival Time                  0.280
= Slack Time                    0.022
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     | mem_valid_reg       | CK ^         |         |       |  -0.013 |    0.009 | 
     | mem_valid_reg       | CK ^ -> Q v  | DFF_X1  | 0.101 |   0.088 |    0.110 | 
     | g192174             | A1 v -> ZN v | AND2_X4 | 0.029 |   0.117 |    0.140 | 
     | FE_OCPC1319_n_28108 | A v -> Z v   | BUF_X2  | 0.030 |   0.148 |    0.170 | 
     | FE_OCPC2181_n_28108 | A v -> ZN ^  | INV_X4  | 0.029 |   0.177 |    0.199 | 
     | FE_OCPC2184_n_28108 | A ^ -> Z ^   | BUF_X2  | 0.042 |   0.218 |    0.241 | 
     | FE_OCPC1591_n_28110 | A ^ -> Z ^   | BUF_X2  | 0.060 |   0.279 |    0.301 | 
     | mem_rdata_q_reg[24] | SE ^         | SDFF_X1 | 0.002 |   0.280 |    0.302 | 
     +---------------------------------------------------------------------------+ 
Path 1533: MET Setup Check with Pin latched_is_lu_reg/CK 
Endpoint:   latched_is_lu_reg/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[1]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.003
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.368
- Arrival Time                  0.346
= Slack Time                    0.022
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.015
     = Beginpoint Arrival Time       -0.015
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | mem_state_reg[1]    | CK ^         |          |       |  -0.015 |    0.008 | 
     | mem_state_reg[1]    | CK ^ -> Q v  | DFF_X1   | 0.107 |   0.092 |    0.114 | 
     | g178949             | A2 v -> ZN v | OR2_X4   | 0.049 |   0.141 |    0.163 | 
     | FE_RC_1492_0        | A1 v -> ZN ^ | NAND3_X4 | 0.016 |   0.156 |    0.179 | 
     | g200125             | A1 ^ -> ZN v | NAND2_X4 | 0.015 |   0.171 |    0.194 | 
     | g184146_dup         | A1 v -> ZN ^ | NOR2_X4  | 0.024 |   0.195 |    0.218 | 
     | FE_OCPC1318_n_19971 | A ^ -> Z ^   | BUF_X1   | 0.034 |   0.230 |    0.252 | 
     | g153                | A ^ -> ZN v  | INV_X1   | 0.013 |   0.243 |    0.265 | 
     | g194519             | B1 v -> ZN ^ | AOI21_X1 | 0.063 |   0.306 |    0.328 | 
     | g169978             | A1 ^ -> ZN v | NAND2_X1 | 0.020 |   0.326 |    0.349 | 
     | g168129             | A2 v -> ZN ^ | NAND2_X1 | 0.020 |   0.346 |    0.368 | 
     | latched_is_lu_reg   | D ^          | DFF_X1   | 0.000 |   0.346 |    0.368 | 
     +----------------------------------------------------------------------------+ 
Path 1534: MET Setup Check with Pin decoded_imm_reg[14]/CK 
Endpoint:   decoded_imm_reg[14]/D (v) checked with  leading edge of 'clk'
Beginpoint: decoder_trigger_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.000
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.372
- Arrival Time                  0.350
= Slack Time                    0.022
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +-----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                 |              |           |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+---------+----------| 
     | decoder_trigger_reg             | CK ^         |           |       |  -0.006 |    0.016 | 
     | decoder_trigger_reg             | CK ^ -> Q ^  | DFF_X1    | 0.123 |   0.117 |    0.139 | 
     | g97079__206495                  | A1 ^ -> ZN v | NAND2_X4  | 0.031 |   0.148 |    0.170 | 
     | FE_OFC543_n_43238               | A v -> Z v   | BUF_X4    | 0.036 |   0.184 |    0.206 | 
     | FE_OCPC1662_FE_OFN45690_n_43238 | A v -> Z v   | BUF_X1    | 0.046 |   0.230 |    0.252 | 
     | g199687                         | C1 v -> ZN ^ | AOI222_X1 | 0.095 |   0.325 |    0.347 | 
     | g192151                         | A1 ^ -> ZN v | NAND2_X1  | 0.025 |   0.349 |    0.372 | 
     | decoded_imm_reg[14]             | D v          | DFF_X1    | 0.000 |   0.350 |    0.372 | 
     +-----------------------------------------------------------------------------------------+ 
Path 1535: MET Setup Check with Pin cpuregs_reg[18][8]/CK 
Endpoint:   cpuregs_reg[18][8]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.075
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.445
- Arrival Time                  0.422
= Slack Time                    0.022
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |    0.019 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.168 | 
     | add_1312_30_g201448 | A1 ^ -> ZN ^ | AND4_X2  | 0.060 |   0.205 |    0.228 | 
     | g191628             | A1 ^ -> ZN v | NAND2_X4 | 0.024 |   0.229 |    0.252 | 
     | add_1312_30_g206384 | A1 v -> ZN ^ | OAI22_X1 | 0.029 |   0.259 |    0.281 | 
     | g172920             | A1 ^ -> ZN v | NAND2_X1 | 0.022 |   0.281 |    0.303 | 
     | FE_RC_959_0         | A1 v -> ZN v | AND2_X4  | 0.033 |   0.314 |    0.336 | 
     | FE_RC_960_0         | A v -> ZN ^  | INV_X8   | 0.028 |   0.341 |    0.364 | 
     | FE_OCPC2109_n_32235 | A ^ -> Z ^   | BUF_X4   | 0.043 |   0.385 |    0.407 | 
     | g206045             | A1 ^ -> ZN v | NAND2_X1 | 0.018 |   0.403 |    0.425 | 
     | g169066             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.422 |    0.445 | 
     | cpuregs_reg[18][8]  | D ^          | DFF_X1   | 0.000 |   0.422 |    0.445 | 
     +----------------------------------------------------------------------------+ 
Path 1536: MET Setup Check with Pin cpuregs_reg[22][5]/CK 
Endpoint:   cpuregs_reg[22][5]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.071
- Setup                         0.024
+ Phase Shift                   0.400
= Required Time                 0.447
- Arrival Time                  0.424
= Slack Time                    0.023
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.005
     = Beginpoint Arrival Time       -0.005
     +---------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                |              |          |       |  Time   |   Time   | 
     |--------------------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]                  | CK ^         |          |       |  -0.005 |    0.018 | 
     | reg_pc_reg[2]                  | CK ^ -> Q ^  | DFF_X1   | 0.137 |   0.133 |    0.155 | 
     | FE_OCPC1104_reg_pc_2           | A ^ -> Z ^   | BUF_X2   | 0.033 |   0.166 |    0.188 | 
     | add_1312_30_g188917            | A2 ^ -> ZN ^ | AND2_X1  | 0.047 |   0.213 |    0.235 | 
     | add_1312_30_g206479            | A1 ^ -> ZN v | NAND2_X1 | 0.021 |   0.234 |    0.256 | 
     | FE_RC_3216_0                   | A v -> ZN ^  | INV_X1   | 0.014 |   0.248 |    0.270 | 
     | FE_RC_3214_0                   | A2 ^ -> ZN v | NAND2_X1 | 0.016 |   0.264 |    0.286 | 
     | FE_RC_3213_0_dup               | A1 v -> ZN ^ | NAND3_X2 | 0.020 |   0.284 |    0.306 | 
     | FE_RC_3196_0                   | A1 ^ -> ZN ^ | AND3_X4  | 0.047 |   0.330 |    0.353 | 
     | FE_OCPC2172_n_2202             | A ^ -> Z ^   | BUF_X2   | 0.040 |   0.370 |    0.393 | 
     | FE_OCPC2179_FE_OFN45640_n_2203 | A ^ -> ZN v  | INV_X8   | 0.013 |   0.383 |    0.405 | 
     | g191566                        | A2 v -> ZN ^ | NAND2_X1 | 0.024 |   0.407 |    0.429 | 
     | g169238                        | A ^ -> ZN v  | OAI21_X1 | 0.018 |   0.424 |    0.447 | 
     | cpuregs_reg[22][5]             | D v          | DFF_X1   | 0.000 |   0.424 |    0.447 | 
     +---------------------------------------------------------------------------------------+ 
Path 1537: MET Setup Check with Pin cpuregs_reg[18][5]/CK 
Endpoint:   cpuregs_reg[18][5]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.070
- Setup                         0.024
+ Phase Shift                   0.400
= Required Time                 0.446
- Arrival Time                  0.424
= Slack Time                    0.023
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.005
     = Beginpoint Arrival Time       -0.005
     +---------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                |              |          |       |  Time   |   Time   | 
     |--------------------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]                  | CK ^         |          |       |  -0.005 |    0.018 | 
     | reg_pc_reg[2]                  | CK ^ -> Q ^  | DFF_X1   | 0.137 |   0.133 |    0.155 | 
     | FE_OCPC1104_reg_pc_2           | A ^ -> Z ^   | BUF_X2   | 0.033 |   0.166 |    0.188 | 
     | add_1312_30_g188917            | A2 ^ -> ZN ^ | AND2_X1  | 0.047 |   0.213 |    0.235 | 
     | add_1312_30_g206479            | A1 ^ -> ZN v | NAND2_X1 | 0.021 |   0.234 |    0.256 | 
     | FE_RC_3216_0                   | A v -> ZN ^  | INV_X1   | 0.014 |   0.248 |    0.270 | 
     | FE_RC_3214_0                   | A2 ^ -> ZN v | NAND2_X1 | 0.016 |   0.264 |    0.286 | 
     | FE_RC_3213_0_dup               | A1 v -> ZN ^ | NAND3_X2 | 0.020 |   0.284 |    0.306 | 
     | FE_RC_3196_0                   | A1 ^ -> ZN ^ | AND3_X4  | 0.047 |   0.330 |    0.353 | 
     | FE_OCPC2172_n_2202             | A ^ -> Z ^   | BUF_X2   | 0.040 |   0.370 |    0.393 | 
     | FE_OCPC2179_FE_OFN45640_n_2203 | A ^ -> ZN v  | INV_X8   | 0.013 |   0.383 |    0.405 | 
     | g208450                        | A2 v -> ZN ^ | NAND2_X1 | 0.024 |   0.407 |    0.429 | 
     | g169062                        | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.424 |    0.446 | 
     | cpuregs_reg[18][5]             | D v          | DFF_X1   | 0.000 |   0.424 |    0.446 | 
     +---------------------------------------------------------------------------------------+ 
Path 1538: MET Setup Check with Pin cpuregs_reg[15][24]/CK 
Endpoint:   cpuregs_reg[15][24]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.082
- Setup                         0.023
+ Phase Shift                   0.400
= Required Time                 0.459
- Arrival Time                  0.437
= Slack Time                    0.023
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |    0.019 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.168 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.202 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.237 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.259 |    0.282 | 
     | add_1312_30_g7553   | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.278 |    0.300 | 
     | add_1312_30_g7530   | A v -> ZN v  | XNOR2_X1 | 0.037 |   0.315 |    0.338 | 
     | FE_RC_4072_0        | A2 v -> ZN ^ | NAND2_X1 | 0.023 |   0.339 |    0.361 | 
     | FE_RC_4071_0        | A1 ^ -> ZN ^ | AND3_X4  | 0.046 |   0.384 |    0.407 | 
     | FE_RC_487_0         | A ^ -> ZN v  | INV_X8   | 0.021 |   0.405 |    0.428 | 
     | g188335             | A1 v -> ZN ^ | NAND2_X1 | 0.020 |   0.425 |    0.448 | 
     | FE_RC_902_0         | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.437 |    0.459 | 
     | cpuregs_reg[15][24] | D v          | DFF_X1   | 0.000 |   0.437 |    0.459 | 
     +----------------------------------------------------------------------------+ 
Path 1539: MET Setup Check with Pin cpuregs_reg[19][19]/CK 
Endpoint:   cpuregs_reg[19][19]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.071
- Setup                         0.023
+ Phase Shift                   0.400
= Required Time                 0.448
- Arrival Time                  0.425
= Slack Time                    0.023
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                 |              |          |       |  Time   |   Time   | 
     |---------------------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]                   | CK ^         |          |       |  -0.004 |    0.019 | 
     | reg_pc_reg[7]                   | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.169 | 
     | g201449                         | A1 ^ -> ZN ^ | AND3_X1  | 0.057 |   0.203 |    0.225 | 
     | g192202_dup                     | A2 ^ -> ZN v | NAND2_X2 | 0.017 |   0.220 |    0.243 | 
     | g203880                         | A1 v -> ZN ^ | NOR2_X1  | 0.024 |   0.244 |    0.267 | 
     | FE_RC_3221_0                    | A2 ^ -> ZN v | NAND3_X1 | 0.025 |   0.269 |    0.292 | 
     | add_1312_30_g7547               | A v -> ZN v  | XNOR2_X1 | 0.042 |   0.311 |    0.334 | 
     | FE_RC_4135_0                    | A1 v -> ZN ^ | NAND2_X2 | 0.020 |   0.331 |    0.354 | 
     | FE_RC_4134_0                    | A1 ^ -> ZN v | NAND3_X4 | 0.023 |   0.354 |    0.377 | 
     | FE_OFC535_n_21762               | A v -> ZN ^  | INV_X8   | 0.025 |   0.380 |    0.402 | 
     | FE_OCPC1008_FE_OFN45682_n_21762 | A ^ -> ZN v  | INV_X8   | 0.013 |   0.393 |    0.415 | 
     | g205294                         | A1 v -> ZN ^ | NAND2_X1 | 0.020 |   0.413 |    0.436 | 
     | FE_RC_822_0                     | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.425 |    0.448 | 
     | cpuregs_reg[19][19]             | D v          | DFF_X1   | 0.000 |   0.425 |    0.448 | 
     +----------------------------------------------------------------------------------------+ 
Path 1540: MET Setup Check with Pin mem_rdata_q_reg[23]/CK 
Endpoint:   mem_rdata_q_reg[23]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q        (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.010
- Setup                         0.088
+ Phase Shift                   0.400
= Required Time                 0.302
- Arrival Time                  0.279
= Slack Time                    0.023
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     | mem_valid_reg       | CK ^         |         |       |  -0.013 |    0.009 | 
     | mem_valid_reg       | CK ^ -> Q v  | DFF_X1  | 0.101 |   0.088 |    0.111 | 
     | g192174             | A1 v -> ZN v | AND2_X4 | 0.029 |   0.117 |    0.140 | 
     | FE_OCPC1319_n_28108 | A v -> Z v   | BUF_X2  | 0.030 |   0.148 |    0.171 | 
     | FE_OCPC2181_n_28108 | A v -> ZN ^  | INV_X4  | 0.029 |   0.177 |    0.199 | 
     | FE_OCPC2184_n_28108 | A ^ -> Z ^   | BUF_X2  | 0.042 |   0.218 |    0.241 | 
     | FE_OCPC1591_n_28110 | A ^ -> Z ^   | BUF_X2  | 0.060 |   0.279 |    0.301 | 
     | mem_rdata_q_reg[23] | SE ^         | SDFF_X1 | 0.000 |   0.279 |    0.302 | 
     +---------------------------------------------------------------------------+ 
Path 1541: MET Setup Check with Pin mem_rdata_q_reg[22]/CK 
Endpoint:   mem_rdata_q_reg[22]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q        (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.010
- Setup                         0.088
+ Phase Shift                   0.400
= Required Time                 0.302
- Arrival Time                  0.279
= Slack Time                    0.023
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     | mem_valid_reg       | CK ^         |         |       |  -0.013 |    0.009 | 
     | mem_valid_reg       | CK ^ -> Q v  | DFF_X1  | 0.101 |   0.088 |    0.111 | 
     | g192174             | A1 v -> ZN v | AND2_X4 | 0.029 |   0.117 |    0.140 | 
     | FE_OCPC1319_n_28108 | A v -> Z v   | BUF_X2  | 0.030 |   0.148 |    0.171 | 
     | FE_OCPC2181_n_28108 | A v -> ZN ^  | INV_X4  | 0.029 |   0.177 |    0.199 | 
     | FE_OCPC2184_n_28108 | A ^ -> Z ^   | BUF_X2  | 0.042 |   0.218 |    0.241 | 
     | FE_OCPC1591_n_28110 | A ^ -> Z ^   | BUF_X2  | 0.060 |   0.279 |    0.301 | 
     | mem_rdata_q_reg[22] | SE ^         | SDFF_X1 | 0.000 |   0.279 |    0.302 | 
     +---------------------------------------------------------------------------+ 
Path 1542: MET Setup Check with Pin cpuregs_reg[18][2]/CK 
Endpoint:   cpuregs_reg[18][2]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[2]/QN  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.066
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.436
- Arrival Time                  0.413
= Slack Time                    0.023
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                              |              |          |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[2]             | CK ^         |          |       |  -0.009 |    0.014 | 
     | cpu_state_reg[2]             | CK ^ -> QN ^ | DFFR_X1  | 0.092 |   0.083 |    0.106 | 
     | FE_OFC389_n_6184             | A ^ -> ZN v  | INV_X2   | 0.016 |   0.099 |    0.122 | 
     | FE_OFC391_n_6184             | A v -> ZN ^  | INV_X1   | 0.015 |   0.115 |    0.138 | 
     | g21                          | A2 ^ -> ZN ^ | AND2_X2  | 0.039 |   0.153 |    0.176 | 
     | FE_RC_3181_0                 | A2 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.192 |    0.215 | 
     | FE_OFC48_n_37230             | A ^ -> ZN v  | INV_X1   | 0.013 |   0.204 |    0.227 | 
     | g206168                      | A1 v -> ZN ^ | NOR2_X2  | 0.031 |   0.235 |    0.258 | 
     | FE_RC_4035_0                 | A2 ^ -> ZN ^ | AND2_X2  | 0.045 |   0.280 |    0.303 | 
     | FE_RC_4111_0                 | A2 ^ -> ZN ^ | AND2_X4  | 0.039 |   0.319 |    0.342 | 
     | FE_OCPC966_n_45248           | A ^ -> ZN v  | INV_X1   | 0.029 |   0.348 |    0.371 | 
     | FE_OCPC1029_FE_OFN71_n_45248 | A v -> ZN ^  | INV_X8   | 0.025 |   0.373 |    0.396 | 
     | g206039                      | A1 ^ -> ZN v | NAND2_X1 | 0.021 |   0.394 |    0.417 | 
     | g206038                      | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.413 |    0.436 | 
     | cpuregs_reg[18][2]           | D ^          | DFF_X1   | 0.000 |   0.413 |    0.436 | 
     +-------------------------------------------------------------------------------------+ 
Path 1543: MET Setup Check with Pin cpuregs_reg[7][5]/CK 
Endpoint:   cpuregs_reg[7][5]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.071
- Setup                         0.024
+ Phase Shift                   0.400
= Required Time                 0.447
- Arrival Time                  0.424
= Slack Time                    0.023
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.005
     = Beginpoint Arrival Time       -0.005
     +---------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                |              |          |       |  Time   |   Time   | 
     |--------------------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]                  | CK ^         |          |       |  -0.005 |    0.018 | 
     | reg_pc_reg[2]                  | CK ^ -> Q ^  | DFF_X1   | 0.137 |   0.133 |    0.156 | 
     | FE_OCPC1104_reg_pc_2           | A ^ -> Z ^   | BUF_X2   | 0.033 |   0.166 |    0.189 | 
     | add_1312_30_g188917            | A2 ^ -> ZN ^ | AND2_X1  | 0.047 |   0.213 |    0.236 | 
     | add_1312_30_g206479            | A1 ^ -> ZN v | NAND2_X1 | 0.021 |   0.234 |    0.257 | 
     | FE_RC_3216_0                   | A v -> ZN ^  | INV_X1   | 0.014 |   0.248 |    0.271 | 
     | FE_RC_3214_0                   | A2 ^ -> ZN v | NAND2_X1 | 0.016 |   0.264 |    0.287 | 
     | FE_RC_3213_0_dup               | A1 v -> ZN ^ | NAND3_X2 | 0.020 |   0.284 |    0.307 | 
     | FE_RC_3196_0                   | A1 ^ -> ZN ^ | AND3_X4  | 0.047 |   0.330 |    0.353 | 
     | FE_OCPC2172_n_2202             | A ^ -> Z ^   | BUF_X2   | 0.040 |   0.370 |    0.393 | 
     | FE_OCPC2179_FE_OFN45640_n_2203 | A ^ -> ZN v  | INV_X8   | 0.013 |   0.383 |    0.406 | 
     | g189017                        | A2 v -> ZN ^ | NAND2_X1 | 0.024 |   0.407 |    0.430 | 
     | g189016                        | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.424 |    0.447 | 
     | cpuregs_reg[7][5]              | D v          | DFF_X1   | 0.000 |   0.424 |    0.447 | 
     +---------------------------------------------------------------------------------------+ 
Path 1544: MET Setup Check with Pin cpuregs_reg[23][19]/CK 
Endpoint:   cpuregs_reg[23][19]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.071
- Setup                         0.023
+ Phase Shift                   0.400
= Required Time                 0.448
- Arrival Time                  0.425
= Slack Time                    0.023
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                 |              |          |       |  Time   |   Time   | 
     |---------------------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]                   | CK ^         |          |       |  -0.004 |    0.019 | 
     | reg_pc_reg[7]                   | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.169 | 
     | g201449                         | A1 ^ -> ZN ^ | AND3_X1  | 0.057 |   0.203 |    0.226 | 
     | g192202_dup                     | A2 ^ -> ZN v | NAND2_X2 | 0.017 |   0.220 |    0.243 | 
     | g203880                         | A1 v -> ZN ^ | NOR2_X1  | 0.024 |   0.244 |    0.267 | 
     | FE_RC_3221_0                    | A2 ^ -> ZN v | NAND3_X1 | 0.025 |   0.269 |    0.292 | 
     | add_1312_30_g7547               | A v -> ZN v  | XNOR2_X1 | 0.042 |   0.311 |    0.334 | 
     | FE_RC_4135_0                    | A1 v -> ZN ^ | NAND2_X2 | 0.020 |   0.331 |    0.355 | 
     | FE_RC_4134_0                    | A1 ^ -> ZN v | NAND3_X4 | 0.023 |   0.354 |    0.378 | 
     | FE_OFC535_n_21762               | A v -> ZN ^  | INV_X8   | 0.025 |   0.380 |    0.403 | 
     | FE_OCPC1008_FE_OFN45682_n_21762 | A ^ -> ZN v  | INV_X8   | 0.013 |   0.393 |    0.416 | 
     | g206057                         | A1 v -> ZN ^ | NAND2_X1 | 0.021 |   0.413 |    0.436 | 
     | FE_RC_826_0                     | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.425 |    0.448 | 
     | cpuregs_reg[23][19]             | D v          | DFF_X1   | 0.000 |   0.425 |    0.448 | 
     +----------------------------------------------------------------------------------------+ 
Path 1545: MET Setup Check with Pin cpuregs_reg[7][24]/CK 
Endpoint:   cpuregs_reg[7][24]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.084
- Setup                         0.023
+ Phase Shift                   0.400
= Required Time                 0.461
- Arrival Time                  0.438
= Slack Time                    0.023
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |    0.020 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.169 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.202 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.238 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.259 |    0.282 | 
     | add_1312_30_g7553   | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.278 |    0.301 | 
     | add_1312_30_g7530   | A v -> ZN v  | XNOR2_X1 | 0.037 |   0.315 |    0.338 | 
     | FE_RC_4072_0        | A2 v -> ZN ^ | NAND2_X1 | 0.023 |   0.339 |    0.362 | 
     | FE_RC_4071_0        | A1 ^ -> ZN ^ | AND3_X4  | 0.046 |   0.384 |    0.407 | 
     | FE_RC_487_0         | A ^ -> ZN v  | INV_X8   | 0.021 |   0.405 |    0.428 | 
     | g199456             | A1 v -> ZN ^ | NAND2_X1 | 0.021 |   0.426 |    0.449 | 
     | FE_RC_690_0         | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.438 |    0.461 | 
     | cpuregs_reg[7][24]  | D v          | DFF_X1   | 0.000 |   0.438 |    0.461 | 
     +----------------------------------------------------------------------------+ 
Path 1546: MET Setup Check with Pin instr_jal_reg/CK 
Endpoint:   instr_jal_reg/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.003
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.367
- Arrival Time                  0.344
= Slack Time                    0.023
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | mem_valid_reg       | CK ^         |          |       |  -0.013 |    0.010 | 
     | mem_valid_reg       | CK ^ -> Q ^  | DFF_X1   | 0.109 |   0.095 |    0.118 | 
     | g192174             | A1 ^ -> ZN ^ | AND2_X4  | 0.035 |   0.130 |    0.153 | 
     | FE_OCPC1319_n_28108 | A ^ -> Z ^   | BUF_X2   | 0.032 |   0.162 |    0.185 | 
     | FE_OCPC2182_n_28108 | A ^ -> ZN v  | INV_X1   | 0.009 |   0.171 |    0.194 | 
     | g192176             | A1 v -> ZN ^ | OAI22_X1 | 0.042 |   0.213 |    0.236 | 
     | g196502             | A2 ^ -> ZN ^ | AND2_X1  | 0.041 |   0.253 |    0.276 | 
     | g209032             | A1 ^ -> ZN ^ | AND2_X2  | 0.037 |   0.290 |    0.314 | 
     | g170790             | A2 ^ -> ZN v | NAND4_X1 | 0.029 |   0.320 |    0.343 | 
     | g183992             | A1 v -> ZN ^ | NAND2_X1 | 0.024 |   0.343 |    0.367 | 
     | instr_jal_reg       | D ^          | DFF_X1   | 0.000 |   0.344 |    0.367 | 
     +----------------------------------------------------------------------------+ 
Path 1547: MET Setup Check with Pin latched_is_lh_reg/CK 
Endpoint:   latched_is_lh_reg/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[1]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.003
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.368
- Arrival Time                  0.345
= Slack Time                    0.023
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.015
     = Beginpoint Arrival Time       -0.015
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | mem_state_reg[1]    | CK ^         |          |       |  -0.015 |    0.009 | 
     | mem_state_reg[1]    | CK ^ -> Q v  | DFF_X1   | 0.107 |   0.092 |    0.115 | 
     | g178949             | A2 v -> ZN v | OR2_X4   | 0.049 |   0.141 |    0.164 | 
     | FE_RC_1492_0        | A1 v -> ZN ^ | NAND3_X4 | 0.016 |   0.156 |    0.180 | 
     | g200125             | A1 ^ -> ZN v | NAND2_X4 | 0.015 |   0.171 |    0.195 | 
     | g184146_dup         | A1 v -> ZN ^ | NOR2_X4  | 0.024 |   0.195 |    0.219 | 
     | FE_OCPC1318_n_19971 | A ^ -> Z ^   | BUF_X1   | 0.034 |   0.230 |    0.253 | 
     | g153                | A ^ -> ZN v  | INV_X1   | 0.013 |   0.243 |    0.266 | 
     | g194519             | B1 v -> ZN ^ | AOI21_X1 | 0.063 |   0.306 |    0.329 | 
     | g169977             | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.325 |    0.349 | 
     | g168130             | A2 v -> ZN ^ | NAND2_X1 | 0.019 |   0.345 |    0.368 | 
     | latched_is_lh_reg   | D ^          | DFF_X1   | 0.000 |   0.345 |    0.368 | 
     +----------------------------------------------------------------------------+ 
Path 1548: MET Setup Check with Pin cpuregs_reg[30][24]/CK 
Endpoint:   cpuregs_reg[30][24]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.085
- Setup                         0.023
+ Phase Shift                   0.400
= Required Time                 0.461
- Arrival Time                  0.438
= Slack Time                    0.024
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |    0.020 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.169 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.203 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.238 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.259 |    0.283 | 
     | add_1312_30_g7553   | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.278 |    0.301 | 
     | add_1312_30_g7530   | A v -> ZN v  | XNOR2_X1 | 0.037 |   0.315 |    0.339 | 
     | FE_RC_4072_0        | A2 v -> ZN ^ | NAND2_X1 | 0.023 |   0.339 |    0.362 | 
     | FE_RC_4071_0        | A1 ^ -> ZN ^ | AND3_X4  | 0.046 |   0.384 |    0.408 | 
     | FE_RC_487_0         | A ^ -> ZN v  | INV_X8   | 0.021 |   0.405 |    0.429 | 
     | g204879             | A1 v -> ZN ^ | NAND2_X1 | 0.020 |   0.426 |    0.449 | 
     | FE_RC_1205_0        | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.438 |    0.461 | 
     | cpuregs_reg[30][24] | D v          | DFF_X1   | 0.000 |   0.438 |    0.461 | 
     +----------------------------------------------------------------------------+ 
Path 1549: MET Setup Check with Pin cpuregs_reg[24][24]/CK 
Endpoint:   cpuregs_reg[24][24]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.087
- Setup                         0.023
+ Phase Shift                   0.400
= Required Time                 0.463
- Arrival Time                  0.440
= Slack Time                    0.024
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |    0.020 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.169 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.203 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.238 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.259 |    0.283 | 
     | add_1312_30_g7553   | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.278 |    0.301 | 
     | add_1312_30_g7530   | A v -> ZN v  | XNOR2_X1 | 0.037 |   0.315 |    0.339 | 
     | FE_RC_4072_0        | A2 v -> ZN ^ | NAND2_X1 | 0.023 |   0.339 |    0.362 | 
     | FE_RC_4071_0        | A1 ^ -> ZN ^ | AND3_X4  | 0.046 |   0.384 |    0.408 | 
     | FE_RC_487_0         | A ^ -> ZN v  | INV_X8   | 0.021 |   0.405 |    0.429 | 
     | g190457             | A1 v -> ZN ^ | NAND2_X1 | 0.022 |   0.427 |    0.450 | 
     | FE_RC_1044_0        | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.440 |    0.463 | 
     | cpuregs_reg[24][24] | D v          | DFF_X1   | 0.000 |   0.440 |    0.463 | 
     +----------------------------------------------------------------------------+ 
Path 1550: MET Setup Check with Pin count_cycle_reg[13]/CK 
Endpoint:   count_cycle_reg[13]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[6]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.014
- Setup                         0.025
+ Phase Shift                   0.400
= Required Time                 0.361
- Arrival Time                  0.337
= Slack Time                    0.024
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.015
     = Beginpoint Arrival Time       -0.015
     +----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                           |              |          |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[6]        | CK ^         |          |       |  -0.015 |    0.009 | 
     | count_cycle_reg[6]        | CK ^ -> Q ^  | DFF_X1   | 0.116 |   0.101 |    0.125 | 
     | FE_OCPC1220_count_cycle_6 | A ^ -> Z ^   | BUF_X1   | 0.041 |   0.142 |    0.166 | 
     | inc_add_1428_40_g208968   | A1 ^ -> ZN ^ | AND4_X1  | 0.054 |   0.196 |    0.220 | 
     | g188927                   | A1 ^ -> ZN ^ | AND3_X2  | 0.043 |   0.239 |    0.263 | 
     | FE_OCPC2168_n_24848       | A ^ -> Z ^   | BUF_X2   | 0.031 |   0.270 |    0.294 | 
     | inc_add_1428_40_g188930   | A1 ^ -> ZN v | NAND3_X1 | 0.024 |   0.294 |    0.317 | 
     | FE_RC_4232_0              | A3 v -> ZN ^ | NAND3_X1 | 0.023 |   0.316 |    0.340 | 
     | FE_RC_4231_0              | A ^ -> ZN v  | OAI21_X1 | 0.021 |   0.337 |    0.361 | 
     | count_cycle_reg[13]       | D v          | DFF_X1   | 0.000 |   0.337 |    0.361 | 
     +----------------------------------------------------------------------------------+ 
Path 1551: MET Setup Check with Pin is_lb_lh_lw_lbu_lhu_reg/CK 
Endpoint:   is_lb_lh_lw_lbu_lhu_reg/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_do_wdata_reg/QN       (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.009
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.362
- Arrival Time                  0.338
= Slack Time                    0.024
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | mem_do_wdata_reg        | CK ^         |          |       |  -0.006 |    0.018 | 
     | mem_do_wdata_reg        | CK ^ -> QN v | DFF_X1   | 0.093 |   0.087 |    0.110 | 
     | FE_RC_1523_0            | A1 v -> ZN ^ | NAND3_X2 | 0.020 |   0.107 |    0.131 | 
     | FE_RC_1493_0            | A1 ^ -> ZN ^ | AND2_X4  | 0.030 |   0.137 |    0.161 | 
     | FE_RC_1492_0            | A2 ^ -> ZN v | NAND3_X4 | 0.020 |   0.157 |    0.181 | 
     | g200125                 | A1 v -> ZN ^ | NAND2_X4 | 0.018 |   0.175 |    0.198 | 
     | FE_OCPC1253_n_36570     | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.202 |    0.226 | 
     | g203029                 | A1 ^ -> ZN ^ | AND2_X2  | 0.049 |   0.251 |    0.275 | 
     | FE_OCPC2110_n_39733     | A ^ -> Z ^   | BUF_X4   | 0.036 |   0.287 |    0.311 | 
     | FE_RC_4162_0            | A1 ^ -> ZN v | NAND4_X1 | 0.032 |   0.319 |    0.343 | 
     | FE_RC_3208_0            | A1 v -> ZN ^ | NAND2_X1 | 0.019 |   0.338 |    0.362 | 
     | is_lb_lh_lw_lbu_lhu_reg | D ^          | DFF_X1   | 0.000 |   0.338 |    0.362 | 
     +--------------------------------------------------------------------------------+ 
Path 1552: MET Setup Check with Pin cpuregs_reg[18][19]/CK 
Endpoint:   cpuregs_reg[18][19]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.072
- Setup                         0.023
+ Phase Shift                   0.400
= Required Time                 0.448
- Arrival Time                  0.425
= Slack Time                    0.024
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                 |              |          |       |  Time   |   Time   | 
     |---------------------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]                   | CK ^         |          |       |  -0.004 |    0.020 | 
     | reg_pc_reg[7]                   | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.170 | 
     | g201449                         | A1 ^ -> ZN ^ | AND3_X1  | 0.057 |   0.203 |    0.226 | 
     | g192202_dup                     | A2 ^ -> ZN v | NAND2_X2 | 0.017 |   0.220 |    0.244 | 
     | g203880                         | A1 v -> ZN ^ | NOR2_X1  | 0.024 |   0.244 |    0.268 | 
     | FE_RC_3221_0                    | A2 ^ -> ZN v | NAND3_X1 | 0.025 |   0.269 |    0.293 | 
     | add_1312_30_g7547               | A v -> ZN v  | XNOR2_X1 | 0.042 |   0.311 |    0.335 | 
     | FE_RC_4135_0                    | A1 v -> ZN ^ | NAND2_X2 | 0.020 |   0.331 |    0.355 | 
     | FE_RC_4134_0                    | A1 ^ -> ZN v | NAND3_X4 | 0.023 |   0.354 |    0.378 | 
     | FE_OFC535_n_21762               | A v -> ZN ^  | INV_X8   | 0.025 |   0.380 |    0.403 | 
     | FE_OCPC1008_FE_OFN45682_n_21762 | A ^ -> ZN v  | INV_X8   | 0.013 |   0.393 |    0.416 | 
     | g208459                         | A1 v -> ZN ^ | NAND2_X1 | 0.020 |   0.413 |    0.437 | 
     | FE_RC_824_0                     | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.425 |    0.448 | 
     | cpuregs_reg[18][19]             | D v          | DFF_X1   | 0.000 |   0.425 |    0.448 | 
     +----------------------------------------------------------------------------------------+ 
Path 1553: MET Setup Check with Pin reg_pc_reg[3]/CK 
Endpoint:   reg_pc_reg[3]/D    (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[6]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.004
- Setup                         0.035
+ Phase Shift                   0.400
= Required Time                 0.360
- Arrival Time                  0.336
= Slack Time                    0.024
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | cpu_state_reg[6]    | CK ^         |           |       |  -0.009 |    0.015 | 
     | cpu_state_reg[6]    | CK ^ -> Q v  | DFF_X1    | 0.107 |   0.098 |    0.122 | 
     | g206863             | A1 v -> ZN v | OR2_X1    | 0.056 |   0.153 |    0.177 | 
     | FE_OCPC1449_n_34254 | A v -> Z v   | BUF_X4    | 0.033 |   0.186 |    0.210 | 
     | FE_OFC207_n_34254   | A v -> Z v   | BUF_X2    | 0.034 |   0.221 |    0.244 | 
     | FE_OFC209_n_34254   | A v -> ZN ^  | INV_X2    | 0.056 |   0.277 |    0.301 | 
     | g188914             | B1 ^ -> ZN v | AOI22_X1  | 0.031 |   0.308 |    0.332 | 
     | g200572             | A v -> ZN ^  | OAI221_X1 | 0.028 |   0.336 |    0.360 | 
     | reg_pc_reg[3]       | D ^          | DFF_X1    | 0.000 |   0.336 |    0.360 | 
     +-----------------------------------------------------------------------------+ 
Path 1554: MET Setup Check with Pin instr_jalr_reg/CK 
Endpoint:   instr_jalr_reg/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.365
- Arrival Time                  0.340
= Slack Time                    0.024
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | mem_valid_reg       | CK ^         |          |       |  -0.013 |    0.011 | 
     | mem_valid_reg       | CK ^ -> Q ^  | DFF_X1   | 0.109 |   0.095 |    0.119 | 
     | g192174             | A1 ^ -> ZN ^ | AND2_X4  | 0.035 |   0.130 |    0.154 | 
     | FE_OCPC1319_n_28108 | A ^ -> Z ^   | BUF_X2   | 0.032 |   0.162 |    0.186 | 
     | FE_OCPC2182_n_28108 | A ^ -> ZN v  | INV_X1   | 0.009 |   0.171 |    0.195 | 
     | g192176             | A1 v -> ZN ^ | OAI22_X1 | 0.042 |   0.213 |    0.237 | 
     | g196502             | A2 ^ -> ZN ^ | AND2_X1  | 0.041 |   0.253 |    0.277 | 
     | g209032             | A1 ^ -> ZN ^ | AND2_X2  | 0.037 |   0.290 |    0.315 | 
     | FE_RC_4189_0        | A3 ^ -> ZN v | NAND4_X1 | 0.032 |   0.322 |    0.346 | 
     | g170650             | A1 v -> ZN ^ | NAND2_X1 | 0.018 |   0.340 |    0.365 | 
     | instr_jalr_reg      | D ^          | DFF_X1   | 0.000 |   0.340 |    0.365 | 
     +----------------------------------------------------------------------------+ 
Path 1555: MET Setup Check with Pin cpuregs_reg[22][2]/CK 
Endpoint:   cpuregs_reg[22][2]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.068
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.438
- Arrival Time                  0.414
= Slack Time                    0.024
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.044 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.137 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.164 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.173 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.193 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.217 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.233 | 
     | g208697             | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.297 | 
     | g208291             | A1 ^ -> ZN ^ | AND3_X4  | 0.055 |   0.328 |    0.352 | 
     | FE_OCPC1053_n_45073 | A ^ -> ZN v  | INV_X4   | 0.019 |   0.347 |    0.371 | 
     | FE_OCPC1054_n_45073 | A v -> ZN ^  | INV_X4   | 0.031 |   0.378 |    0.402 | 
     | g208296             | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.395 |    0.419 | 
     | g208295             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.414 |    0.438 | 
     | cpuregs_reg[22][2]  | D ^          | DFF_X1   | 0.000 |   0.414 |    0.438 | 
     +----------------------------------------------------------------------------+ 
Path 1556: MET Setup Check with Pin cpuregs_reg[18][24]/CK 
Endpoint:   cpuregs_reg[18][24]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.087
- Setup                         0.023
+ Phase Shift                   0.400
= Required Time                 0.464
- Arrival Time                  0.439
= Slack Time                    0.025
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |    0.021 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.170 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.204 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.240 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.259 |    0.284 | 
     | add_1312_30_g7553   | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.278 |    0.302 | 
     | add_1312_30_g7530   | A v -> ZN v  | XNOR2_X1 | 0.037 |   0.315 |    0.340 | 
     | FE_RC_4072_0        | A2 v -> ZN ^ | NAND2_X1 | 0.023 |   0.339 |    0.363 | 
     | FE_RC_4071_0        | A1 ^ -> ZN ^ | AND3_X4  | 0.046 |   0.384 |    0.409 | 
     | FE_RC_487_0         | A ^ -> ZN v  | INV_X8   | 0.021 |   0.405 |    0.430 | 
     | g206046             | A1 v -> ZN ^ | NAND2_X1 | 0.021 |   0.426 |    0.451 | 
     | FE_RC_1264_0        | A2 ^ -> ZN v | NAND2_X1 | 0.013 |   0.439 |    0.464 | 
     | cpuregs_reg[18][24] | D v          | DFF_X1   | 0.000 |   0.439 |    0.464 | 
     +----------------------------------------------------------------------------+ 
Path 1557: MET Setup Check with Pin is_sb_sh_sw_reg/CK 
Endpoint:   is_sb_sh_sw_reg/D   (^) checked with  leading edge of 'clk'
Beginpoint: mem_do_wdata_reg/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.365
- Arrival Time                  0.340
= Slack Time                    0.025
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | mem_do_wdata_reg    | CK ^         |          |       |  -0.006 |    0.019 | 
     | mem_do_wdata_reg    | CK ^ -> QN v | DFF_X1   | 0.093 |   0.087 |    0.111 | 
     | FE_RC_1523_0        | A1 v -> ZN ^ | NAND3_X2 | 0.020 |   0.107 |    0.132 | 
     | FE_RC_1493_0        | A1 ^ -> ZN ^ | AND2_X4  | 0.030 |   0.137 |    0.162 | 
     | FE_RC_1492_0        | A2 ^ -> ZN v | NAND3_X4 | 0.020 |   0.157 |    0.182 | 
     | g200125             | A1 v -> ZN ^ | NAND2_X4 | 0.018 |   0.175 |    0.199 | 
     | FE_OCPC1253_n_36570 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.202 |    0.227 | 
     | g203029             | A1 ^ -> ZN ^ | AND2_X2  | 0.049 |   0.251 |    0.276 | 
     | FE_OCPC2110_n_39733 | A ^ -> Z ^   | BUF_X4   | 0.036 |   0.287 |    0.312 | 
     | g189211             | A3 ^ -> ZN v | NAND4_X1 | 0.033 |   0.320 |    0.345 | 
     | g170651             | A2 v -> ZN ^ | NAND2_X1 | 0.020 |   0.340 |    0.365 | 
     | is_sb_sh_sw_reg     | D ^          | DFF_X1   | 0.000 |   0.340 |    0.365 | 
     +----------------------------------------------------------------------------+ 
Path 1558: MET Setup Check with Pin cpuregs_reg[19][24]/CK 
Endpoint:   cpuregs_reg[19][24]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.087
- Setup                         0.023
+ Phase Shift                   0.400
= Required Time                 0.464
- Arrival Time                  0.439
= Slack Time                    0.025
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |    0.021 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.171 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.204 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.240 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.259 |    0.284 | 
     | add_1312_30_g7553   | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.278 |    0.303 | 
     | add_1312_30_g7530   | A v -> ZN v  | XNOR2_X1 | 0.037 |   0.315 |    0.340 | 
     | FE_RC_4072_0        | A2 v -> ZN ^ | NAND2_X1 | 0.023 |   0.339 |    0.364 | 
     | FE_RC_4071_0        | A1 ^ -> ZN ^ | AND3_X4  | 0.046 |   0.384 |    0.409 | 
     | FE_RC_487_0         | A ^ -> ZN v  | INV_X8   | 0.021 |   0.405 |    0.430 | 
     | g202578             | A1 v -> ZN ^ | NAND2_X1 | 0.021 |   0.426 |    0.451 | 
     | FE_RC_1292_0        | A2 ^ -> ZN v | NAND2_X1 | 0.013 |   0.439 |    0.464 | 
     | cpuregs_reg[19][24] | D v          | DFF_X1   | 0.000 |   0.439 |    0.464 | 
     +----------------------------------------------------------------------------+ 
Path 1559: MET Setup Check with Pin cpuregs_reg[22][3]/CK 
Endpoint:   cpuregs_reg[22][3]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.069
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.439
- Arrival Time                  0.414
= Slack Time                    0.025
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.044 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.138 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.164 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.173 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.193 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.218 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.234 | 
     | g208697             | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.298 | 
     | g208291             | A1 ^ -> ZN ^ | AND3_X4  | 0.055 |   0.328 |    0.353 | 
     | FE_OCPC1053_n_45073 | A ^ -> ZN v  | INV_X4   | 0.019 |   0.347 |    0.372 | 
     | FE_OCPC1054_n_45073 | A v -> ZN ^  | INV_X4   | 0.031 |   0.378 |    0.403 | 
     | g208304             | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.395 |    0.420 | 
     | g169232             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.414 |    0.439 | 
     | cpuregs_reg[22][3]  | D ^          | DFF_X1   | 0.000 |   0.414 |    0.439 | 
     +----------------------------------------------------------------------------+ 
Path 1560: MET Setup Check with Pin count_cycle_reg[5]/CK 
Endpoint:   count_cycle_reg[5]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[2]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.015
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.357
- Arrival Time                  0.332
= Slack Time                    0.025
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.015
     = Beginpoint Arrival Time       -0.015
     +---------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                           |              |         |       |  Time   |   Time   | 
     |---------------------------+--------------+---------+-------+---------+----------| 
     | count_cycle_reg[2]        | CK ^         |         |       |  -0.015 |    0.010 | 
     | count_cycle_reg[2]        | CK ^ -> Q ^  | DFF_X1  | 0.114 |   0.100 |    0.125 | 
     | FE_OCPC1706_count_cycle_2 | A ^ -> Z ^   | BUF_X1  | 0.041 |   0.141 |    0.166 | 
     | inc_add_1428_40_g206852   | A1 ^ -> ZN ^ | AND2_X1 | 0.038 |   0.178 |    0.203 | 
     | inc_add_1428_40_g188936   | A1 ^ -> ZN ^ | AND2_X1 | 0.035 |   0.213 |    0.238 | 
     | inc_add_1428_40_g188935   | A ^ -> ZN v  | INV_X1  | 0.014 |   0.227 |    0.252 | 
     | inc_add_1428_40_g1215     | A1 v -> ZN ^ | NOR2_X1 | 0.026 |   0.253 |    0.278 | 
     | inc_add_1428_40_g1142     | A ^ -> Z ^   | XOR2_X1 | 0.045 |   0.299 |    0.324 | 
     | g172794                   | A1 ^ -> ZN ^ | AND2_X1 | 0.033 |   0.332 |    0.357 | 
     | count_cycle_reg[5]        | D ^          | DFF_X1  | 0.000 |   0.332 |    0.357 | 
     +---------------------------------------------------------------------------------+ 
Path 1561: MET Setup Check with Pin count_cycle_reg[6]/CK 
Endpoint:   count_cycle_reg[6]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[2]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.015
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.357
- Arrival Time                  0.332
= Slack Time                    0.025
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.015
     = Beginpoint Arrival Time       -0.015
     +---------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                           |              |         |       |  Time   |   Time   | 
     |---------------------------+--------------+---------+-------+---------+----------| 
     | count_cycle_reg[2]        | CK ^         |         |       |  -0.015 |    0.011 | 
     | count_cycle_reg[2]        | CK ^ -> Q ^  | DFF_X1  | 0.114 |   0.100 |    0.125 | 
     | FE_OCPC1706_count_cycle_2 | A ^ -> Z ^   | BUF_X1  | 0.041 |   0.141 |    0.166 | 
     | inc_add_1428_40_g206852   | A1 ^ -> ZN ^ | AND2_X1 | 0.038 |   0.178 |    0.203 | 
     | inc_add_1428_40_g188936   | A1 ^ -> ZN ^ | AND2_X1 | 0.035 |   0.213 |    0.238 | 
     | inc_add_1428_40_g188935   | A ^ -> ZN v  | INV_X1  | 0.014 |   0.227 |    0.252 | 
     | inc_add_1428_40_g1214     | A1 v -> ZN ^ | NOR2_X1 | 0.026 |   0.253 |    0.278 | 
     | inc_add_1428_40_g208964   | A ^ -> Z ^   | XOR2_X1 | 0.046 |   0.299 |    0.324 | 
     | g208963                   | A1 ^ -> ZN ^ | AND2_X1 | 0.033 |   0.332 |    0.357 | 
     | count_cycle_reg[6]        | D ^          | DFF_X1  | 0.000 |   0.332 |    0.357 | 
     +---------------------------------------------------------------------------------+ 
Path 1562: MET Setup Check with Pin cpuregs_reg[25][16]/CK 
Endpoint:   cpuregs_reg[25][16]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.075
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.444
- Arrival Time                  0.419
= Slack Time                    0.025
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |    0.022 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.171 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.204 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.240 | 
     | add_1312_30_g175238 | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.257 |    0.282 | 
     | add_1312_30_g189927 | A ^ -> Z ^   | XOR2_X1  | 0.048 |   0.304 |    0.330 | 
     | g172807             | A1 ^ -> ZN v | NAND2_X1 | 0.020 |   0.324 |    0.350 | 
     | FE_RC_511_0         | A1 v -> ZN v | AND2_X4  | 0.036 |   0.361 |    0.386 | 
     | FE_RC_512_0         | A v -> ZN ^  | INV_X16  | 0.018 |   0.379 |    0.404 | 
     | g198410             | A2 ^ -> ZN v | NAND2_X1 | 0.021 |   0.400 |    0.425 | 
     | g168290             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.419 |    0.444 | 
     | cpuregs_reg[25][16] | D ^          | DFF_X1   | 0.000 |   0.419 |    0.444 | 
     +----------------------------------------------------------------------------+ 
Path 1563: MET Setup Check with Pin decoded_imm_reg[4]/CK 
Endpoint:   decoded_imm_reg[4]/D  (v) checked with  leading edge of 'clk'
Beginpoint: decoder_trigger_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.009
- Setup                         0.025
+ Phase Shift                   0.400
= Required Time                 0.365
- Arrival Time                  0.340
= Slack Time                    0.025
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | decoder_trigger_reg | CK ^         |           |       |  -0.006 |    0.019 | 
     | decoder_trigger_reg | CK ^ -> Q v  | DFF_X1    | 0.110 |   0.104 |    0.129 | 
     | g97079__206495      | A1 v -> ZN ^ | NAND2_X4  | 0.032 |   0.137 |    0.162 | 
     | g205410             | A1 ^ -> ZN v | NOR2_X2   | 0.020 |   0.157 |    0.182 | 
     | g195938             | A2 v -> ZN ^ | NOR2_X1   | 0.074 |   0.230 |    0.255 | 
     | g172405             | A ^ -> ZN v  | INV_X1    | 0.025 |   0.255 |    0.280 | 
     | g203515             | A1 v -> ZN ^ | AOI222_X1 | 0.059 |   0.314 |    0.340 | 
     | g171536             | A ^ -> ZN v  | OAI21_X1  | 0.026 |   0.340 |    0.365 | 
     | decoded_imm_reg[4]  | D v          | DFF_X1    | 0.000 |   0.340 |    0.365 | 
     +-----------------------------------------------------------------------------+ 
Path 1564: MET Setup Check with Pin cpuregs_reg[14][16]/CK 
Endpoint:   cpuregs_reg[14][16]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.073
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.443
- Arrival Time                  0.417
= Slack Time                    0.025
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |    0.022 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.171 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.204 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.240 | 
     | add_1312_30_g175238 | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.257 |    0.282 | 
     | add_1312_30_g189927 | A ^ -> Z ^   | XOR2_X1  | 0.048 |   0.304 |    0.330 | 
     | g172807             | A1 ^ -> ZN v | NAND2_X1 | 0.020 |   0.324 |    0.350 | 
     | FE_RC_511_0         | A1 v -> ZN v | AND2_X4  | 0.036 |   0.361 |    0.386 | 
     | FE_RC_512_0         | A v -> ZN ^  | INV_X16  | 0.018 |   0.379 |    0.404 | 
     | g191556             | A1 ^ -> ZN v | NAND2_X1 | 0.020 |   0.399 |    0.424 | 
     | g206360             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.417 |    0.443 | 
     | cpuregs_reg[14][16] | D ^          | DFF_X1   | 0.000 |   0.417 |    0.443 | 
     +----------------------------------------------------------------------------+ 
Path 1565: MET Setup Check with Pin cpuregs_reg[10][6]/CK 
Endpoint:   cpuregs_reg[10][6]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.073
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.443
- Arrival Time                  0.417
= Slack Time                    0.025
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                           |              |          |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]         | CK ^         |          |       |   0.019 |    0.045 | 
     | latched_rd_reg[3]         | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.138 | 
     | g173022                   | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.165 | 
     | FE_RC_2515_0              | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.174 | 
     | FE_RC_2513_0              | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.194 | 
     | FE_RC_2512_0              | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.218 | 
     | g30                       | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.234 | 
     | g208697                   | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.298 | 
     | g2                        | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.314 |    0.340 | 
     | FE_OFC383_n_45452         | A ^ -> ZN v  | INV_X8   | 0.016 |   0.330 |    0.356 | 
     | FE_OCPC2117_FE_OFN45561_n | A v -> ZN ^  | INV_X16  | 0.017 |   0.348 |    0.373 | 
     | FE_OCPC2121_FE_OFN45561_n | A ^ -> Z ^   | BUF_X4   | 0.036 |   0.383 |    0.409 | 
     | g199223                   | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.398 |    0.423 | 
     | g194405                   | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.417 |    0.443 | 
     | cpuregs_reg[10][6]        | D ^          | DFF_X1   | 0.000 |   0.417 |    0.443 | 
     +----------------------------------------------------------------------------------+ 
Path 1566: MET Setup Check with Pin decoded_imm_reg[15]/CK 
Endpoint:   decoded_imm_reg[15]/D (v) checked with  leading edge of 'clk'
Beginpoint: decoder_trigger_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.016
- Setup                         0.026
+ Phase Shift                   0.400
= Required Time                 0.390
- Arrival Time                  0.365
= Slack Time                    0.025
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +-----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                 |              |           |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+---------+----------| 
     | decoder_trigger_reg             | CK ^         |           |       |  -0.006 |    0.019 | 
     | decoder_trigger_reg             | CK ^ -> Q v  | DFF_X1    | 0.110 |   0.104 |    0.130 | 
     | g97079__206495                  | A1 v -> ZN ^ | NAND2_X4  | 0.032 |   0.137 |    0.162 | 
     | FE_OFC543_n_43238               | A ^ -> Z ^   | BUF_X4    | 0.035 |   0.172 |    0.197 | 
     | FE_OCPC1661_FE_OFN45690_n_43238 | A ^ -> ZN v  | INV_X4    | 0.014 |   0.186 |    0.211 | 
     | g280                            | A1 v -> ZN v | AND2_X4   | 0.034 |   0.220 |    0.245 | 
     | FE_OCPC1698_n_19992             | A v -> Z v   | BUF_X8    | 0.032 |   0.252 |    0.277 | 
     | g199688                         | C1 v -> ZN ^ | AOI222_X1 | 0.089 |   0.341 |    0.366 | 
     | g192159                         | A2 ^ -> ZN v | NAND2_X1  | 0.024 |   0.364 |    0.390 | 
     | decoded_imm_reg[15]             | D v          | DFF_X1    | 0.000 |   0.365 |    0.390 | 
     +-----------------------------------------------------------------------------------------+ 
Path 1567: MET Setup Check with Pin count_instr_reg[20]/CK 
Endpoint:   count_instr_reg[20]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[1]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.016
- Setup                         0.023
+ Phase Shift                   0.400
= Required Time                 0.361
- Arrival Time                  0.335
= Slack Time                    0.026
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[1]      | CK ^         |          |       |  -0.009 |    0.017 | 
     | count_instr_reg[1]      | CK ^ -> Q ^  | DFF_X1   | 0.119 |   0.110 |    0.136 | 
     | inc_add_1559_34_g204023 | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.148 |    0.174 | 
     | inc_add_1559_34_g185485 | A2 ^ -> ZN ^ | AND2_X2  | 0.031 |   0.179 |    0.205 | 
     | inc_add_1559_34_g1208   | A2 ^ -> ZN ^ | AND4_X4  | 0.067 |   0.247 |    0.272 | 
     | inc_add_1559_34_g1189   | A1 ^ -> ZN v | NAND2_X1 | 0.020 |   0.266 |    0.292 | 
     | inc_add_1559_34_g1140   | A v -> ZN v  | XNOR2_X1 | 0.038 |   0.304 |    0.330 | 
     | FE_RC_4221_0            | A2 v -> ZN ^ | NAND2_X1 | 0.019 |   0.323 |    0.349 | 
     | FE_RC_4220_0            | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.335 |    0.361 | 
     | count_instr_reg[20]     | D v          | DFF_X1   | 0.000 |   0.335 |    0.361 | 
     +--------------------------------------------------------------------------------+ 
Path 1568: MET Setup Check with Pin cpuregs_reg[10][5]/CK 
Endpoint:   cpuregs_reg[10][5]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.073
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.442
- Arrival Time                  0.417
= Slack Time                    0.026
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                           |              |          |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]         | CK ^         |          |       |   0.019 |    0.045 | 
     | latched_rd_reg[3]         | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.139 | 
     | g173022                   | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.165 | 
     | FE_RC_2515_0              | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.174 | 
     | FE_RC_2513_0              | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.194 | 
     | FE_RC_2512_0              | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.219 | 
     | g30                       | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.235 | 
     | g208697                   | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.299 | 
     | g2                        | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.314 |    0.340 | 
     | FE_OFC383_n_45452         | A ^ -> ZN v  | INV_X8   | 0.016 |   0.330 |    0.356 | 
     | FE_OCPC2117_FE_OFN45561_n | A v -> ZN ^  | INV_X16  | 0.017 |   0.348 |    0.373 | 
     | FE_OCPC2121_FE_OFN45561_n | A ^ -> Z ^   | BUF_X4   | 0.036 |   0.383 |    0.409 | 
     | g205523                   | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.398 |    0.424 | 
     | g199220                   | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.417 |    0.442 | 
     | cpuregs_reg[10][5]        | D ^          | DFF_X1   | 0.000 |   0.417 |    0.442 | 
     +----------------------------------------------------------------------------------+ 
Path 1569: MET Setup Check with Pin cpuregs_reg[23][3]/CK 
Endpoint:   cpuregs_reg[23][3]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[3]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.069
- Setup                         0.024
+ Phase Shift                   0.400
= Required Time                 0.444
- Arrival Time                  0.419
= Slack Time                    0.026
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[3]       | CK ^         |          |       |  -0.004 |    0.021 | 
     | reg_pc_reg[3]       | CK ^ -> Q ^  | DFF_X1   | 0.122 |   0.118 |    0.143 | 
     | FE_OCPC939_reg_pc_3 | A ^ -> Z ^   | BUF_X2   | 0.038 |   0.156 |    0.182 | 
     | FE_OCPC940_reg_pc_3 | A ^ -> Z ^   | BUF_X2   | 0.035 |   0.191 |    0.217 | 
     | g196451             | B ^ -> ZN ^  | XNOR2_X1 | 0.041 |   0.232 |    0.258 | 
     | FE_RC_1382_0        | A ^ -> ZN v  | INV_X1   | 0.017 |   0.250 |    0.275 | 
     | FE_RC_1379_0        | B1 v -> ZN ^ | AOI21_X4 | 0.044 |   0.293 |    0.319 | 
     | FE_RC_1380_0        | A ^ -> ZN v  | INV_X8   | 0.018 |   0.311 |    0.337 | 
     | FE_OCPC2155_n_2208  | A v -> Z v   | BUF_X4   | 0.032 |   0.343 |    0.369 | 
     | FE_OCPC2156_n_2208  | A v -> Z v   | BUF_X1   | 0.040 |   0.382 |    0.408 | 
     | g206064             | A2 v -> ZN ^ | NAND2_X1 | 0.019 |   0.402 |    0.427 | 
     | g169276             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.419 |    0.444 | 
     | cpuregs_reg[23][3]  | D v          | DFF_X1   | 0.000 |   0.419 |    0.444 | 
     +----------------------------------------------------------------------------+ 
Path 1570: MET Setup Check with Pin decoded_imm_reg[27]/CK 
Endpoint:   decoded_imm_reg[27]/D (^) checked with  leading edge of 'clk'
Beginpoint: decoder_trigger_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.017
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.388
- Arrival Time                  0.362
= Slack Time                    0.026
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                 |              |          |       |  Time   |   Time   | 
     |---------------------------------+--------------+----------+-------+---------+----------| 
     | decoder_trigger_reg             | CK ^         |          |       |  -0.006 |    0.020 | 
     | decoder_trigger_reg             | CK ^ -> Q ^  | DFF_X1   | 0.123 |   0.117 |    0.143 | 
     | g97079__206495                  | A1 ^ -> ZN v | NAND2_X4 | 0.031 |   0.148 |    0.174 | 
     | FE_OFC543_n_43238               | A v -> Z v   | BUF_X4   | 0.036 |   0.184 |    0.210 | 
     | FE_OCPC1661_FE_OFN45690_n_43238 | A v -> ZN ^  | INV_X4   | 0.020 |   0.203 |    0.229 | 
     | g280                            | A1 ^ -> ZN ^ | AND2_X4  | 0.047 |   0.250 |    0.276 | 
     | FE_OCPC1698_n_19992             | A ^ -> Z ^   | BUF_X8   | 0.033 |   0.283 |    0.309 | 
     | g189829                         | A1 ^ -> ZN v | NAND2_X1 | 0.024 |   0.307 |    0.333 | 
     | g192156                         | A2 v -> ZN v | AND2_X4  | 0.037 |   0.345 |    0.371 | 
     | g189839                         | A1 v -> ZN ^ | NAND2_X1 | 0.017 |   0.362 |    0.388 | 
     | decoded_imm_reg[27]             | D ^          | DFF_X1   | 0.000 |   0.362 |    0.388 | 
     +----------------------------------------------------------------------------------------+ 
Path 1571: MET Setup Check with Pin cpuregs_reg[23][24]/CK 
Endpoint:   cpuregs_reg[23][24]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.087
- Setup                         0.023
+ Phase Shift                   0.400
= Required Time                 0.464
- Arrival Time                  0.438
= Slack Time                    0.026
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |    0.022 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.172 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.205 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.241 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.259 |    0.285 | 
     | add_1312_30_g7553   | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.278 |    0.304 | 
     | add_1312_30_g7530   | A v -> ZN v  | XNOR2_X1 | 0.037 |   0.315 |    0.341 | 
     | FE_RC_4072_0        | A2 v -> ZN ^ | NAND2_X1 | 0.023 |   0.339 |    0.365 | 
     | FE_RC_4071_0        | A1 ^ -> ZN ^ | AND3_X4  | 0.046 |   0.384 |    0.410 | 
     | FE_RC_487_0         | A ^ -> ZN v  | INV_X8   | 0.021 |   0.405 |    0.431 | 
     | g205101             | A1 v -> ZN ^ | NAND2_X1 | 0.021 |   0.426 |    0.452 | 
     | FE_RC_1166_0        | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.438 |    0.464 | 
     | cpuregs_reg[23][24] | D v          | DFF_X1   | 0.000 |   0.438 |    0.464 | 
     +----------------------------------------------------------------------------+ 
Path 1572: MET Setup Check with Pin cpuregs_reg[18][3]/CK 
Endpoint:   cpuregs_reg[18][3]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[3]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.069
- Setup                         0.024
+ Phase Shift                   0.400
= Required Time                 0.445
- Arrival Time                  0.419
= Slack Time                    0.026
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[3]       | CK ^         |          |       |  -0.004 |    0.022 | 
     | reg_pc_reg[3]       | CK ^ -> Q ^  | DFF_X1   | 0.122 |   0.118 |    0.144 | 
     | FE_OCPC939_reg_pc_3 | A ^ -> Z ^   | BUF_X2   | 0.038 |   0.156 |    0.182 | 
     | FE_OCPC940_reg_pc_3 | A ^ -> Z ^   | BUF_X2   | 0.035 |   0.191 |    0.217 | 
     | g196451             | B ^ -> ZN ^  | XNOR2_X1 | 0.041 |   0.232 |    0.258 | 
     | FE_RC_1382_0        | A ^ -> ZN v  | INV_X1   | 0.017 |   0.250 |    0.276 | 
     | FE_RC_1379_0        | B1 v -> ZN ^ | AOI21_X4 | 0.044 |   0.293 |    0.319 | 
     | FE_RC_1380_0        | A ^ -> ZN v  | INV_X8   | 0.018 |   0.311 |    0.337 | 
     | FE_OCPC2155_n_2208  | A v -> Z v   | BUF_X4   | 0.032 |   0.343 |    0.369 | 
     | FE_OCPC2156_n_2208  | A v -> Z v   | BUF_X1   | 0.040 |   0.382 |    0.408 | 
     | g208461             | A2 v -> ZN ^ | NAND2_X1 | 0.019 |   0.402 |    0.428 | 
     | g169057             | A ^ -> ZN v  | OAI21_X1 | 0.018 |   0.419 |    0.445 | 
     | cpuregs_reg[18][3]  | D v          | DFF_X1   | 0.000 |   0.419 |    0.445 | 
     +----------------------------------------------------------------------------+ 
Path 1573: MET Setup Check with Pin cpuregs_reg[30][19]/CK 
Endpoint:   cpuregs_reg[30][19]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.073
- Setup                         0.023
+ Phase Shift                   0.400
= Required Time                 0.450
- Arrival Time                  0.424
= Slack Time                    0.026
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                 |              |          |       |  Time   |   Time   | 
     |---------------------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]                   | CK ^         |          |       |  -0.004 |    0.022 | 
     | reg_pc_reg[7]                   | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.172 | 
     | g201449                         | A1 ^ -> ZN ^ | AND3_X1  | 0.057 |   0.203 |    0.229 | 
     | g192202_dup                     | A2 ^ -> ZN v | NAND2_X2 | 0.017 |   0.220 |    0.246 | 
     | g203880                         | A1 v -> ZN ^ | NOR2_X1  | 0.024 |   0.244 |    0.270 | 
     | FE_RC_3221_0                    | A2 ^ -> ZN v | NAND3_X1 | 0.025 |   0.269 |    0.295 | 
     | add_1312_30_g7547               | A v -> ZN v  | XNOR2_X1 | 0.042 |   0.311 |    0.337 | 
     | FE_RC_4135_0                    | A1 v -> ZN ^ | NAND2_X2 | 0.020 |   0.331 |    0.358 | 
     | FE_RC_4134_0                    | A1 ^ -> ZN v | NAND3_X4 | 0.023 |   0.354 |    0.381 | 
     | FE_OFC535_n_21762               | A v -> ZN ^  | INV_X8   | 0.025 |   0.380 |    0.406 | 
     | FE_OCPC1008_FE_OFN45682_n_21762 | A ^ -> ZN v  | INV_X8   | 0.013 |   0.393 |    0.419 | 
     | g204888                         | A1 v -> ZN ^ | NAND2_X1 | 0.019 |   0.412 |    0.438 | 
     | FE_RC_1187_0                    | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.424 |    0.450 | 
     | cpuregs_reg[30][19]             | D v          | DFF_X1   | 0.000 |   0.424 |    0.450 | 
     +----------------------------------------------------------------------------------------+ 
Path 1574: MET Setup Check with Pin mem_wdata_reg[21]/CK 
Endpoint:   mem_wdata_reg[21]/D   (^) checked with  leading edge of 'clk'
Beginpoint: mem_wordsize_reg[1]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.363
- Arrival Time                  0.337
= Slack Time                    0.026
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | mem_wordsize_reg[1] | CK ^         |          |       |  -0.003 |    0.024 | 
     | mem_wordsize_reg[1] | CK ^ -> Q v  | DFF_X1   | 0.111 |   0.108 |    0.134 | 
     | g97087__193771      | A1 v -> ZN v | OR2_X2   | 0.048 |   0.156 |    0.182 | 
     | FE_OFC502_n_29658   | A v -> ZN ^  | INV_X1   | 0.019 |   0.175 |    0.201 | 
     | FE_OFC503_n_29658   | A ^ -> Z ^   | BUF_X2   | 0.060 |   0.235 |    0.261 | 
     | g199953             | A2 ^ -> ZN ^ | AND2_X2  | 0.056 |   0.291 |    0.317 | 
     | g201700             | A1 ^ -> ZN v | AOI22_X1 | 0.020 |   0.311 |    0.337 | 
     | g171562             | A v -> ZN ^  | OAI21_X1 | 0.026 |   0.337 |    0.363 | 
     | mem_wdata_reg[21]   | D ^          | DFF_X1   | 0.000 |   0.337 |    0.363 | 
     +----------------------------------------------------------------------------+ 
Path 1575: MET Setup Check with Pin cpuregs_reg[22][0]/CK 
Endpoint:   cpuregs_reg[22][0]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.070
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.440
- Arrival Time                  0.413
= Slack Time                    0.026
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.046 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.139 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.166 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.175 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.195 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.219 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.235 | 
     | g208697             | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.299 | 
     | g208291             | A1 ^ -> ZN ^ | AND3_X4  | 0.055 |   0.328 |    0.354 | 
     | FE_OCPC1053_n_45073 | A ^ -> ZN v  | INV_X4   | 0.019 |   0.347 |    0.373 | 
     | FE_OCPC1054_n_45073 | A v -> ZN ^  | INV_X4   | 0.031 |   0.378 |    0.404 | 
     | g208303             | A1 ^ -> ZN v | NAND2_X1 | 0.016 |   0.394 |    0.420 | 
     | g195401             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.413 |    0.440 | 
     | cpuregs_reg[22][0]  | D ^          | DFF_X1   | 0.000 |   0.413 |    0.440 | 
     +----------------------------------------------------------------------------+ 
Path 1576: MET Setup Check with Pin cpuregs_reg[10][8]/CK 
Endpoint:   cpuregs_reg[10][8]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.073
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.443
- Arrival Time                  0.416
= Slack Time                    0.026
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                           |              |          |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]         | CK ^         |          |       |   0.019 |    0.046 | 
     | latched_rd_reg[3]         | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.139 | 
     | g173022                   | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.166 | 
     | FE_RC_2515_0              | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.175 | 
     | FE_RC_2513_0              | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.195 | 
     | FE_RC_2512_0              | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.219 | 
     | g30                       | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.235 | 
     | g208697                   | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.299 | 
     | g2                        | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.314 |    0.341 | 
     | FE_OFC383_n_45452         | A ^ -> ZN v  | INV_X8   | 0.016 |   0.330 |    0.357 | 
     | FE_OCPC2117_FE_OFN45561_n | A v -> ZN ^  | INV_X16  | 0.017 |   0.348 |    0.374 | 
     | FE_OCPC2121_FE_OFN45561_n | A ^ -> Z ^   | BUF_X4   | 0.036 |   0.383 |    0.410 | 
     | g194414                   | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.398 |    0.424 | 
     | g199216                   | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.416 |    0.443 | 
     | cpuregs_reg[10][8]        | D ^          | DFF_X1   | 0.000 |   0.416 |    0.443 | 
     +----------------------------------------------------------------------------------+ 
Path 1577: MET Setup Check with Pin cpuregs_reg[22][1]/CK 
Endpoint:   cpuregs_reg[22][1]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.070
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.440
- Arrival Time                  0.413
= Slack Time                    0.026
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.046 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.139 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.166 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.175 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.195 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.219 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.235 | 
     | g208697             | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.299 | 
     | g208291             | A1 ^ -> ZN ^ | AND3_X4  | 0.055 |   0.328 |    0.354 | 
     | FE_OCPC1053_n_45073 | A ^ -> ZN v  | INV_X4   | 0.019 |   0.347 |    0.373 | 
     | FE_OCPC1054_n_45073 | A v -> ZN ^  | INV_X4   | 0.031 |   0.378 |    0.404 | 
     | g208294             | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.394 |    0.421 | 
     | g169230             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.413 |    0.440 | 
     | cpuregs_reg[22][1]  | D ^          | DFF_X1   | 0.000 |   0.413 |    0.440 | 
     +----------------------------------------------------------------------------+ 
Path 1578: MET Setup Check with Pin cpuregs_reg[6][24]/CK 
Endpoint:   cpuregs_reg[6][24]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.087
- Setup                         0.023
+ Phase Shift                   0.400
= Required Time                 0.464
- Arrival Time                  0.437
= Slack Time                    0.027
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |          |       |  -0.004 |    0.023 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.172 | 
     | g201447             | A2 ^ -> ZN v | NAND4_X2 | 0.033 |   0.179 |    0.206 | 
     | g72                 | A1 v -> ZN ^ | NOR2_X2  | 0.036 |   0.215 |    0.241 | 
     | add_1312_30_g7590_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.259 |    0.286 | 
     | add_1312_30_g7553   | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.278 |    0.304 | 
     | add_1312_30_g7530   | A v -> ZN v  | XNOR2_X1 | 0.037 |   0.315 |    0.342 | 
     | FE_RC_4072_0        | A2 v -> ZN ^ | NAND2_X1 | 0.023 |   0.339 |    0.365 | 
     | FE_RC_4071_0        | A1 ^ -> ZN ^ | AND3_X4  | 0.046 |   0.384 |    0.411 | 
     | FE_RC_487_0         | A ^ -> ZN v  | INV_X8   | 0.021 |   0.405 |    0.432 | 
     | g170184             | A1 v -> ZN ^ | NAND2_X1 | 0.021 |   0.426 |    0.452 | 
     | FE_RC_1294_0        | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.437 |    0.464 | 
     | cpuregs_reg[6][24]  | D v          | DFF_X1   | 0.000 |   0.437 |    0.464 | 
     +----------------------------------------------------------------------------+ 
Path 1579: MET Setup Check with Pin cpuregs_reg[22][7]/CK 
Endpoint:   cpuregs_reg[22][7]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.070
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.440
- Arrival Time                  0.413
= Slack Time                    0.027
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.046 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.140 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.166 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.175 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.195 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.220 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.236 | 
     | g208697             | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.300 | 
     | g208291             | A1 ^ -> ZN ^ | AND3_X4  | 0.055 |   0.328 |    0.355 | 
     | FE_OCPC1053_n_45073 | A ^ -> ZN v  | INV_X4   | 0.019 |   0.347 |    0.374 | 
     | FE_OCPC1054_n_45073 | A v -> ZN ^  | INV_X4   | 0.031 |   0.378 |    0.405 | 
     | g208299             | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.394 |    0.421 | 
     | g169242             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.413 |    0.440 | 
     | cpuregs_reg[22][7]  | D ^          | DFF_X1   | 0.000 |   0.413 |    0.440 | 
     +----------------------------------------------------------------------------+ 
Path 1580: MET Setup Check with Pin reg_pc_reg[1]/CK 
Endpoint:   reg_pc_reg[1]/D    (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[6]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.004
- Setup                         0.034
+ Phase Shift                   0.400
= Required Time                 0.362
- Arrival Time                  0.335
= Slack Time                    0.027
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | cpu_state_reg[6]    | CK ^         |           |       |  -0.009 |    0.018 | 
     | cpu_state_reg[6]    | CK ^ -> Q v  | DFF_X1    | 0.107 |   0.098 |    0.125 | 
     | g206863             | A1 v -> ZN v | OR2_X1    | 0.056 |   0.153 |    0.180 | 
     | FE_OCPC1449_n_34254 | A v -> Z v   | BUF_X4    | 0.033 |   0.186 |    0.213 | 
     | FE_OFC207_n_34254   | A v -> Z v   | BUF_X2    | 0.034 |   0.221 |    0.247 | 
     | FE_OFC209_n_34254   | A v -> ZN ^  | INV_X2    | 0.056 |   0.277 |    0.304 | 
     | g172054             | B1 ^ -> ZN v | AOI22_X1  | 0.032 |   0.309 |    0.336 | 
     | g200571             | A v -> ZN ^  | OAI221_X1 | 0.026 |   0.335 |    0.362 | 
     | reg_pc_reg[1]       | D ^          | DFF_X1    | 0.000 |   0.335 |    0.362 | 
     +-----------------------------------------------------------------------------+ 
Path 1581: MET Setup Check with Pin decoded_imm_reg[3]/CK 
Endpoint:   decoded_imm_reg[3]/D  (v) checked with  leading edge of 'clk'
Beginpoint: decoder_trigger_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.010
- Setup                         0.025
+ Phase Shift                   0.400
= Required Time                 0.365
- Arrival Time                  0.338
= Slack Time                    0.027
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | decoder_trigger_reg | CK ^         |           |       |  -0.006 |    0.021 | 
     | decoder_trigger_reg | CK ^ -> Q v  | DFF_X1    | 0.110 |   0.104 |    0.131 | 
     | g97079__206495      | A1 v -> ZN ^ | NAND2_X4  | 0.032 |   0.137 |    0.163 | 
     | g205410             | A1 ^ -> ZN v | NOR2_X2   | 0.020 |   0.157 |    0.183 | 
     | g195938             | A2 v -> ZN ^ | NOR2_X1   | 0.074 |   0.230 |    0.257 | 
     | g172405             | A ^ -> ZN v  | INV_X1    | 0.025 |   0.255 |    0.282 | 
     | g203519             | A1 v -> ZN ^ | AOI222_X1 | 0.058 |   0.313 |    0.340 | 
     | g171535             | A ^ -> ZN v  | OAI21_X1  | 0.025 |   0.338 |    0.365 | 
     | decoded_imm_reg[3]  | D v          | DFF_X1    | 0.000 |   0.338 |    0.365 | 
     +-----------------------------------------------------------------------------+ 
Path 1582: MET Setup Check with Pin cpuregs_reg[10][19]/CK 
Endpoint:   cpuregs_reg[10][19]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.073
- Setup                         0.023
+ Phase Shift                   0.400
= Required Time                 0.450
- Arrival Time                  0.423
= Slack Time                    0.027
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                 |              |          |       |  Time   |   Time   | 
     |---------------------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]                   | CK ^         |          |       |  -0.004 |    0.023 | 
     | reg_pc_reg[7]                   | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.173 | 
     | g201449                         | A1 ^ -> ZN ^ | AND3_X1  | 0.057 |   0.203 |    0.230 | 
     | g192202_dup                     | A2 ^ -> ZN v | NAND2_X2 | 0.017 |   0.220 |    0.247 | 
     | g203880                         | A1 v -> ZN ^ | NOR2_X1  | 0.024 |   0.244 |    0.271 | 
     | FE_RC_3221_0                    | A2 ^ -> ZN v | NAND3_X1 | 0.025 |   0.269 |    0.296 | 
     | add_1312_30_g7547               | A v -> ZN v  | XNOR2_X1 | 0.042 |   0.311 |    0.338 | 
     | FE_RC_4135_0                    | A1 v -> ZN ^ | NAND2_X2 | 0.020 |   0.331 |    0.358 | 
     | FE_RC_4134_0                    | A1 ^ -> ZN v | NAND3_X4 | 0.023 |   0.354 |    0.381 | 
     | FE_OFC535_n_21762               | A v -> ZN ^  | INV_X8   | 0.025 |   0.380 |    0.407 | 
     | FE_OCPC1008_FE_OFN45682_n_21762 | A ^ -> ZN v  | INV_X8   | 0.013 |   0.393 |    0.420 | 
     | g205520                         | A1 v -> ZN ^ | NAND2_X1 | 0.018 |   0.411 |    0.438 | 
     | FE_RC_1058_0                    | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.423 |    0.450 | 
     | cpuregs_reg[10][19]             | D v          | DFF_X1   | 0.000 |   0.423 |    0.450 | 
     +----------------------------------------------------------------------------------------+ 
Path 1583: MET Setup Check with Pin cpuregs_reg[11][19]/CK 
Endpoint:   cpuregs_reg[11][19]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.073
- Setup                         0.023
+ Phase Shift                   0.400
= Required Time                 0.450
- Arrival Time                  0.422
= Slack Time                    0.027
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                 |              |          |       |  Time   |   Time   | 
     |---------------------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[7]                   | CK ^         |          |       |  -0.004 |    0.024 | 
     | reg_pc_reg[7]                   | CK ^ -> Q ^  | DFF_X2   | 0.149 |   0.146 |    0.173 | 
     | g201449                         | A1 ^ -> ZN ^ | AND3_X1  | 0.057 |   0.203 |    0.230 | 
     | g192202_dup                     | A2 ^ -> ZN v | NAND2_X2 | 0.017 |   0.220 |    0.247 | 
     | g203880                         | A1 v -> ZN ^ | NOR2_X1  | 0.024 |   0.244 |    0.272 | 
     | FE_RC_3221_0                    | A2 ^ -> ZN v | NAND3_X1 | 0.025 |   0.269 |    0.296 | 
     | add_1312_30_g7547               | A v -> ZN v  | XNOR2_X1 | 0.042 |   0.311 |    0.338 | 
     | FE_RC_4135_0                    | A1 v -> ZN ^ | NAND2_X2 | 0.020 |   0.331 |    0.359 | 
     | FE_RC_4134_0                    | A1 ^ -> ZN v | NAND3_X4 | 0.023 |   0.354 |    0.382 | 
     | FE_OFC535_n_21762               | A v -> ZN ^  | INV_X8   | 0.025 |   0.380 |    0.407 | 
     | FE_OCPC1008_FE_OFN45682_n_21762 | A ^ -> ZN v  | INV_X8   | 0.013 |   0.393 |    0.420 | 
     | g205587                         | A1 v -> ZN ^ | NAND2_X1 | 0.018 |   0.410 |    0.438 | 
     | FE_RC_788_0                     | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.422 |    0.450 | 
     | cpuregs_reg[11][19]             | D v          | DFF_X1   | 0.000 |   0.422 |    0.450 | 
     +----------------------------------------------------------------------------------------+ 
Path 1584: MET Setup Check with Pin mem_wdata_reg[17]/CK 
Endpoint:   mem_wdata_reg[17]/D   (^) checked with  leading edge of 'clk'
Beginpoint: mem_wordsize_reg[1]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.005
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.363
- Arrival Time                  0.336
= Slack Time                    0.028
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | mem_wordsize_reg[1] | CK ^         |          |       |  -0.003 |    0.025 | 
     | mem_wordsize_reg[1] | CK ^ -> Q v  | DFF_X1   | 0.111 |   0.108 |    0.136 | 
     | g97087__193771      | A1 v -> ZN v | OR2_X2   | 0.048 |   0.156 |    0.184 | 
     | FE_OFC502_n_29658   | A v -> ZN ^  | INV_X1   | 0.019 |   0.175 |    0.203 | 
     | FE_OFC503_n_29658   | A ^ -> Z ^   | BUF_X2   | 0.060 |   0.235 |    0.262 | 
     | g199953             | A2 ^ -> ZN ^ | AND2_X2  | 0.056 |   0.291 |    0.318 | 
     | g201713             | A1 ^ -> ZN v | AOI22_X1 | 0.019 |   0.310 |    0.337 | 
     | g171568             | A v -> ZN ^  | OAI21_X1 | 0.026 |   0.336 |    0.363 | 
     | mem_wdata_reg[17]   | D ^          | DFF_X1   | 0.000 |   0.336 |    0.363 | 
     +----------------------------------------------------------------------------+ 
Path 1585: MET Setup Check with Pin mem_wdata_reg[16]/CK 
Endpoint:   mem_wdata_reg[16]/D   (^) checked with  leading edge of 'clk'
Beginpoint: mem_wordsize_reg[1]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.363
- Arrival Time                  0.335
= Slack Time                    0.028
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | mem_wordsize_reg[1] | CK ^         |          |       |  -0.003 |    0.025 | 
     | mem_wordsize_reg[1] | CK ^ -> Q v  | DFF_X1   | 0.111 |   0.108 |    0.136 | 
     | g97087__193771      | A1 v -> ZN v | OR2_X2   | 0.048 |   0.156 |    0.184 | 
     | FE_OFC502_n_29658   | A v -> ZN ^  | INV_X1   | 0.019 |   0.175 |    0.203 | 
     | FE_OFC503_n_29658   | A ^ -> Z ^   | BUF_X2   | 0.060 |   0.235 |    0.263 | 
     | g199953             | A2 ^ -> ZN ^ | AND2_X2  | 0.056 |   0.291 |    0.318 | 
     | g201711             | A1 ^ -> ZN v | AOI22_X1 | 0.018 |   0.309 |    0.337 | 
     | g171558             | A v -> ZN ^  | OAI21_X1 | 0.026 |   0.335 |    0.363 | 
     | mem_wdata_reg[16]   | D ^          | DFF_X1   | 0.000 |   0.335 |    0.363 | 
     +----------------------------------------------------------------------------+ 
Path 1586: MET Setup Check with Pin cpuregs_reg[24][0]/CK 
Endpoint:   cpuregs_reg[24][0]/D (v) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.071
- Setup                         0.026
+ Phase Shift                   0.400
= Required Time                 0.445
- Arrival Time                  0.418
= Slack Time                    0.028
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.047 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.141 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.167 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.176 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.196 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.221 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.237 | 
     | g205985             | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.287 | 
     | g205827             | A1 ^ -> ZN ^ | AND2_X2  | 0.061 |   0.320 |    0.348 | 
     | g205831             | A1 ^ -> ZN ^ | AND2_X4  | 0.043 |   0.363 |    0.391 | 
     | FE_OCPC2157_n_42590 | A ^ -> Z ^   | BUF_X4   | 0.032 |   0.395 |    0.423 | 
     | g190447             | B1 ^ -> ZN v | OAI22_X1 | 0.022 |   0.418 |    0.445 | 
     | cpuregs_reg[24][0]  | D v          | DFF_X1   | 0.000 |   0.418 |    0.445 | 
     +----------------------------------------------------------------------------+ 
Path 1587: MET Setup Check with Pin cpuregs_reg[18][1]/CK 
Endpoint:   cpuregs_reg[18][1]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[2]/QN  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.070
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.439
- Arrival Time                  0.412
= Slack Time                    0.028
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                              |              |          |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[2]             | CK ^         |          |       |  -0.009 |    0.018 | 
     | cpu_state_reg[2]             | CK ^ -> QN ^ | DFFR_X1  | 0.092 |   0.083 |    0.111 | 
     | FE_OFC389_n_6184             | A ^ -> ZN v  | INV_X2   | 0.016 |   0.099 |    0.127 | 
     | FE_OFC391_n_6184             | A v -> ZN ^  | INV_X1   | 0.015 |   0.115 |    0.142 | 
     | g21                          | A2 ^ -> ZN ^ | AND2_X2  | 0.039 |   0.153 |    0.181 | 
     | FE_RC_3181_0                 | A2 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.192 |    0.219 | 
     | FE_OFC48_n_37230             | A ^ -> ZN v  | INV_X1   | 0.013 |   0.204 |    0.232 | 
     | g206168                      | A1 v -> ZN ^ | NOR2_X2  | 0.031 |   0.235 |    0.263 | 
     | FE_RC_4035_0                 | A2 ^ -> ZN ^ | AND2_X2  | 0.045 |   0.280 |    0.308 | 
     | FE_RC_4111_0                 | A2 ^ -> ZN ^ | AND2_X4  | 0.039 |   0.319 |    0.347 | 
     | FE_OCPC966_n_45248           | A ^ -> ZN v  | INV_X1   | 0.029 |   0.348 |    0.376 | 
     | FE_OCPC1029_FE_OFN71_n_45248 | A v -> ZN ^  | INV_X8   | 0.025 |   0.373 |    0.400 | 
     | g208460                      | A1 ^ -> ZN v | NAND2_X1 | 0.020 |   0.393 |    0.421 | 
     | g169054                      | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.412 |    0.439 | 
     | cpuregs_reg[18][1]           | D ^          | DFF_X1   | 0.000 |   0.412 |    0.439 | 
     +-------------------------------------------------------------------------------------+ 
Path 1588: MET Setup Check with Pin count_cycle_reg[51]/CK 
Endpoint:   count_cycle_reg[51]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[16]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.016
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.387
- Arrival Time                  0.359
= Slack Time                    0.028
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[16]     | CK ^         |          |       |   0.014 |    0.042 | 
     | count_cycle_reg[16]     | CK ^ -> Q ^  | DFF_X1   | 0.117 |   0.131 |    0.159 | 
     | inc_add_1428_40_g188502 | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.174 |    0.202 | 
     | FE_RC_3339_0            | A1 ^ -> ZN v | NAND4_X4 | 0.024 |   0.198 |    0.226 | 
     | FE_RC_3340_0            | A v -> ZN ^  | INV_X4   | 0.019 |   0.217 |    0.245 | 
     | g185469                 | A1 ^ -> ZN ^ | AND4_X4  | 0.058 |   0.275 |    0.303 | 
     | FE_RC_4200_0            | A2 ^ -> ZN v | NAND2_X1 | 0.024 |   0.299 |    0.327 | 
     | FE_RC_4199_0            | A1 v -> ZN ^ | OAI22_X1 | 0.024 |   0.323 |    0.351 | 
     | g172906                 | A1 ^ -> ZN ^ | AND2_X1  | 0.036 |   0.359 |    0.387 | 
     | count_cycle_reg[51]     | D ^          | DFF_X1   | 0.000 |   0.359 |    0.387 | 
     +--------------------------------------------------------------------------------+ 
Path 1589: MET Setup Check with Pin cpuregs_reg[23][2]/CK 
Endpoint:   cpuregs_reg[23][2]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[2]/QN  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.068
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.438
- Arrival Time                  0.410
= Slack Time                    0.028
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[2]    | CK ^         |          |       |  -0.009 |    0.019 | 
     | cpu_state_reg[2]    | CK ^ -> QN ^ | DFFR_X1  | 0.092 |   0.083 |    0.111 | 
     | FE_OFC389_n_6184    | A ^ -> ZN v  | INV_X2   | 0.016 |   0.099 |    0.127 | 
     | FE_OFC391_n_6184    | A v -> ZN ^  | INV_X1   | 0.015 |   0.115 |    0.143 | 
     | g21                 | A2 ^ -> ZN ^ | AND2_X2  | 0.039 |   0.153 |    0.181 | 
     | FE_RC_3181_0        | A2 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.192 |    0.220 | 
     | FE_OFC48_n_37230    | A ^ -> ZN v  | INV_X1   | 0.013 |   0.204 |    0.232 | 
     | g206168             | A1 v -> ZN ^ | NOR2_X2  | 0.031 |   0.235 |    0.263 | 
     | g206171             | A1 ^ -> ZN ^ | AND2_X4  | 0.048 |   0.284 |    0.312 | 
     | g208592             | A1 ^ -> ZN ^ | AND2_X4  | 0.041 |   0.325 |    0.353 | 
     | FE_OCPC1063_n_45390 | A ^ -> ZN v  | INV_X8   | 0.016 |   0.341 |    0.369 | 
     | FE_OCPC1066_n_45390 | A v -> ZN ^  | INV_X8   | 0.026 |   0.366 |    0.394 | 
     | g208600             | A1 ^ -> ZN v | NAND2_X1 | 0.025 |   0.391 |    0.419 | 
     | g208599             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.410 |    0.438 | 
     | cpuregs_reg[23][2]  | D ^          | DFF_X1   | 0.000 |   0.410 |    0.438 | 
     +----------------------------------------------------------------------------+ 
Path 1590: MET Setup Check with Pin cpuregs_reg[23][7]/CK 
Endpoint:   cpuregs_reg[23][7]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[2]/QN  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.069
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.438
- Arrival Time                  0.410
= Slack Time                    0.028
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[2]    | CK ^         |          |       |  -0.009 |    0.019 | 
     | cpu_state_reg[2]    | CK ^ -> QN ^ | DFFR_X1  | 0.092 |   0.083 |    0.111 | 
     | FE_OFC389_n_6184    | A ^ -> ZN v  | INV_X2   | 0.016 |   0.099 |    0.127 | 
     | FE_OFC391_n_6184    | A v -> ZN ^  | INV_X1   | 0.015 |   0.115 |    0.143 | 
     | g21                 | A2 ^ -> ZN ^ | AND2_X2  | 0.039 |   0.153 |    0.181 | 
     | FE_RC_3181_0        | A2 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.192 |    0.220 | 
     | FE_OFC48_n_37230    | A ^ -> ZN v  | INV_X1   | 0.013 |   0.204 |    0.232 | 
     | g206168             | A1 v -> ZN ^ | NOR2_X2  | 0.031 |   0.235 |    0.263 | 
     | g206171             | A1 ^ -> ZN ^ | AND2_X4  | 0.048 |   0.284 |    0.312 | 
     | g208592             | A1 ^ -> ZN ^ | AND2_X4  | 0.041 |   0.325 |    0.353 | 
     | FE_OCPC1063_n_45390 | A ^ -> ZN v  | INV_X8   | 0.016 |   0.341 |    0.369 | 
     | FE_OCPC1066_n_45390 | A v -> ZN ^  | INV_X8   | 0.026 |   0.366 |    0.394 | 
     | g208491             | A1 ^ -> ZN v | NAND2_X1 | 0.025 |   0.391 |    0.419 | 
     | g185896             | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.410 |    0.438 | 
     | cpuregs_reg[23][7]  | D ^          | DFF_X1   | 0.000 |   0.410 |    0.438 | 
     +----------------------------------------------------------------------------+ 
Path 1591: MET Setup Check with Pin reg_pc_reg[7]/CK 
Endpoint:   reg_pc_reg[7]/D    (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[6]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.004
- Setup                         0.034
+ Phase Shift                   0.400
= Required Time                 0.362
- Arrival Time                  0.334
= Slack Time                    0.028
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | cpu_state_reg[6]    | CK ^         |           |       |  -0.009 |    0.019 | 
     | cpu_state_reg[6]    | CK ^ -> Q v  | DFF_X1    | 0.107 |   0.098 |    0.126 | 
     | g206863             | A1 v -> ZN v | OR2_X1    | 0.056 |   0.153 |    0.181 | 
     | FE_OCPC1449_n_34254 | A v -> Z v   | BUF_X4    | 0.033 |   0.186 |    0.214 | 
     | FE_OFC207_n_34254   | A v -> Z v   | BUF_X2    | 0.034 |   0.221 |    0.249 | 
     | FE_OFC209_n_34254   | A v -> ZN ^  | INV_X2    | 0.056 |   0.277 |    0.305 | 
     | g196385             | B1 ^ -> ZN v | AOI22_X1  | 0.031 |   0.308 |    0.336 | 
     | g201445             | A v -> ZN ^  | OAI221_X1 | 0.026 |   0.334 |    0.362 | 
     | reg_pc_reg[7]       | D ^          | DFF_X2    | 0.000 |   0.334 |    0.362 | 
     +-----------------------------------------------------------------------------+ 
Path 1592: MET Setup Check with Pin count_cycle_reg[49]/CK 
Endpoint:   count_cycle_reg[49]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[16]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.014
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.383
- Arrival Time                  0.355
= Slack Time                    0.028
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[16]     | CK ^         |          |       |   0.014 |    0.042 | 
     | count_cycle_reg[16]     | CK ^ -> Q ^  | DFF_X1   | 0.117 |   0.131 |    0.159 | 
     | inc_add_1428_40_g188502 | A1 ^ -> ZN ^ | AND2_X2  | 0.043 |   0.174 |    0.202 | 
     | FE_RC_3339_0            | A1 ^ -> ZN v | NAND4_X4 | 0.024 |   0.198 |    0.226 | 
     | FE_RC_3340_0            | A v -> ZN ^  | INV_X4   | 0.019 |   0.217 |    0.245 | 
     | g185469                 | A1 ^ -> ZN ^ | AND4_X4  | 0.058 |   0.275 |    0.303 | 
     | inc_add_1428_40_g1161   | A1 ^ -> ZN ^ | AND3_X2  | 0.044 |   0.319 |    0.347 | 
     | FE_RC_1536_0            | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.331 |    0.359 | 
     | FE_RC_4207_0            | B1 v -> ZN ^ | AOI21_X1 | 0.024 |   0.355 |    0.383 | 
     | count_cycle_reg[49]     | D ^          | DFF_X1   | 0.000 |   0.355 |    0.383 | 
     +--------------------------------------------------------------------------------+ 
Path 1593: MET Setup Check with Pin mem_wdata_reg[18]/CK 
Endpoint:   mem_wdata_reg[18]/D   (^) checked with  leading edge of 'clk'
Beginpoint: mem_wordsize_reg[1]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.363
- Arrival Time                  0.335
= Slack Time                    0.028
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | mem_wordsize_reg[1] | CK ^         |          |       |  -0.003 |    0.026 | 
     | mem_wordsize_reg[1] | CK ^ -> Q v  | DFF_X1   | 0.111 |   0.108 |    0.136 | 
     | g97087__193771      | A1 v -> ZN v | OR2_X2   | 0.048 |   0.156 |    0.184 | 
     | FE_OFC502_n_29658   | A v -> ZN ^  | INV_X1   | 0.019 |   0.175 |    0.203 | 
     | FE_OFC503_n_29658   | A ^ -> Z ^   | BUF_X2   | 0.060 |   0.235 |    0.263 | 
     | g199953             | A2 ^ -> ZN ^ | AND2_X2  | 0.056 |   0.291 |    0.319 | 
     | g201705             | A1 ^ -> ZN v | AOI22_X1 | 0.018 |   0.309 |    0.337 | 
     | g171559             | A v -> ZN ^  | OAI21_X1 | 0.026 |   0.335 |    0.363 | 
     | mem_wdata_reg[18]   | D ^          | DFF_X1   | 0.000 |   0.335 |    0.363 | 
     +----------------------------------------------------------------------------+ 
Path 1594: MET Setup Check with Pin mem_wdata_reg[19]/CK 
Endpoint:   mem_wdata_reg[19]/D   (^) checked with  leading edge of 'clk'
Beginpoint: mem_wordsize_reg[1]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.363
- Arrival Time                  0.335
= Slack Time                    0.028
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | mem_wordsize_reg[1] | CK ^         |          |       |  -0.003 |    0.026 | 
     | mem_wordsize_reg[1] | CK ^ -> Q v  | DFF_X1   | 0.111 |   0.108 |    0.136 | 
     | g97087__193771      | A1 v -> ZN v | OR2_X2   | 0.048 |   0.156 |    0.184 | 
     | FE_OFC502_n_29658   | A v -> ZN ^  | INV_X1   | 0.019 |   0.175 |    0.203 | 
     | FE_OFC503_n_29658   | A ^ -> Z ^   | BUF_X2   | 0.060 |   0.235 |    0.263 | 
     | g199953             | A2 ^ -> ZN ^ | AND2_X2  | 0.056 |   0.291 |    0.319 | 
     | g201703             | A1 ^ -> ZN v | AOI22_X1 | 0.018 |   0.309 |    0.337 | 
     | g171560             | A v -> ZN ^  | OAI21_X1 | 0.026 |   0.335 |    0.363 | 
     | mem_wdata_reg[19]   | D ^          | DFF_X1   | 0.000 |   0.335 |    0.363 | 
     +----------------------------------------------------------------------------+ 
Path 1595: MET Setup Check with Pin decoded_imm_reg[12]/CK 
Endpoint:   decoded_imm_reg[12]/D (^) checked with  leading edge of 'clk'
Beginpoint: decoder_trigger_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.016
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.387
- Arrival Time                  0.358
= Slack Time                    0.028
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | decoder_trigger_reg | CK ^         |          |       |  -0.006 |    0.022 | 
     | decoder_trigger_reg | CK ^ -> Q ^  | DFF_X1   | 0.123 |   0.117 |    0.145 | 
     | g97079__206495      | A1 ^ -> ZN v | NAND2_X4 | 0.031 |   0.148 |    0.176 | 
     | g205411             | A1 v -> ZN v | OR2_X2   | 0.050 |   0.198 |    0.226 | 
     | g203595             | A3 v -> ZN v | AND3_X4  | 0.038 |   0.236 |    0.264 | 
     | g200385             | A1 v -> ZN v | AND2_X4  | 0.033 |   0.269 |    0.297 | 
     | g189826_dup195939   | A1 v -> ZN v | OR2_X1   | 0.065 |   0.333 |    0.362 | 
     | g192160             | A1 v -> ZN ^ | NAND2_X1 | 0.025 |   0.358 |    0.387 | 
     | decoded_imm_reg[12] | D ^          | DFF_X2   | 0.000 |   0.358 |    0.387 | 
     +----------------------------------------------------------------------------+ 
Path 1596: MET Setup Check with Pin mem_wdata_reg[23]/CK 
Endpoint:   mem_wdata_reg[23]/D   (^) checked with  leading edge of 'clk'
Beginpoint: mem_wordsize_reg[1]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.363
- Arrival Time                  0.334
= Slack Time                    0.029
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | mem_wordsize_reg[1] | CK ^         |          |       |  -0.003 |    0.026 | 
     | mem_wordsize_reg[1] | CK ^ -> Q v  | DFF_X1   | 0.111 |   0.108 |    0.137 | 
     | g97087__193771      | A1 v -> ZN v | OR2_X2   | 0.048 |   0.156 |    0.185 | 
     | FE_OFC502_n_29658   | A v -> ZN ^  | INV_X1   | 0.019 |   0.175 |    0.204 | 
     | FE_OFC503_n_29658   | A ^ -> Z ^   | BUF_X2   | 0.060 |   0.235 |    0.263 | 
     | g199953             | A2 ^ -> ZN ^ | AND2_X2  | 0.056 |   0.291 |    0.319 | 
     | g201699             | A1 ^ -> ZN v | AOI22_X1 | 0.018 |   0.309 |    0.337 | 
     | g171564             | A v -> ZN ^  | OAI21_X1 | 0.025 |   0.334 |    0.363 | 
     | mem_wdata_reg[23]   | D ^          | DFF_X1   | 0.000 |   0.334 |    0.363 | 
     +----------------------------------------------------------------------------+ 
Path 1597: MET Setup Check with Pin cpuregs_reg[18][7]/CK 
Endpoint:   cpuregs_reg[18][7]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[2]/QN  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.069
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.439
- Arrival Time                  0.410
= Slack Time                    0.029
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                              |              |          |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[2]             | CK ^         |          |       |  -0.009 |    0.019 | 
     | cpu_state_reg[2]             | CK ^ -> QN ^ | DFFR_X1  | 0.092 |   0.083 |    0.112 | 
     | FE_OFC389_n_6184             | A ^ -> ZN v  | INV_X2   | 0.016 |   0.099 |    0.128 | 
     | FE_OFC391_n_6184             | A v -> ZN ^  | INV_X1   | 0.015 |   0.115 |    0.143 | 
     | g21                          | A2 ^ -> ZN ^ | AND2_X2  | 0.039 |   0.153 |    0.182 | 
     | FE_RC_3181_0                 | A2 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.192 |    0.220 | 
     | FE_OFC48_n_37230             | A ^ -> ZN v  | INV_X1   | 0.013 |   0.204 |    0.233 | 
     | g206168                      | A1 v -> ZN ^ | NOR2_X2  | 0.031 |   0.235 |    0.264 | 
     | FE_RC_4035_0                 | A2 ^ -> ZN ^ | AND2_X2  | 0.045 |   0.280 |    0.309 | 
     | FE_RC_4111_0                 | A2 ^ -> ZN ^ | AND2_X4  | 0.039 |   0.319 |    0.348 | 
     | FE_OCPC966_n_45248           | A ^ -> ZN v  | INV_X1   | 0.029 |   0.348 |    0.377 | 
     | FE_OCPC1029_FE_OFN71_n_45248 | A v -> ZN ^  | INV_X8   | 0.025 |   0.373 |    0.401 | 
     | g208452                      | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.391 |    0.420 | 
     | g185856                      | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.410 |    0.439 | 
     | cpuregs_reg[18][7]           | D ^          | DFF_X1   | 0.000 |   0.410 |    0.439 | 
     +-------------------------------------------------------------------------------------+ 
Path 1598: MET Setup Check with Pin cpuregs_reg[18][0]/CK 
Endpoint:   cpuregs_reg[18][0]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[2]/QN  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.070
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.440
- Arrival Time                  0.411
= Slack Time                    0.029
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                              |              |          |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[2]             | CK ^         |          |       |  -0.009 |    0.019 | 
     | cpu_state_reg[2]             | CK ^ -> QN ^ | DFFR_X1  | 0.092 |   0.083 |    0.112 | 
     | FE_OFC389_n_6184             | A ^ -> ZN v  | INV_X2   | 0.016 |   0.099 |    0.128 | 
     | FE_OFC391_n_6184             | A v -> ZN ^  | INV_X1   | 0.015 |   0.115 |    0.143 | 
     | g21                          | A2 ^ -> ZN ^ | AND2_X2  | 0.039 |   0.153 |    0.182 | 
     | FE_RC_3181_0                 | A2 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.192 |    0.220 | 
     | FE_OFC48_n_37230             | A ^ -> ZN v  | INV_X1   | 0.013 |   0.204 |    0.233 | 
     | g206168                      | A1 v -> ZN ^ | NOR2_X2  | 0.031 |   0.235 |    0.264 | 
     | FE_RC_4035_0                 | A2 ^ -> ZN ^ | AND2_X2  | 0.045 |   0.280 |    0.309 | 
     | FE_RC_4111_0                 | A2 ^ -> ZN ^ | AND2_X4  | 0.039 |   0.319 |    0.348 | 
     | FE_OCPC966_n_45248           | A ^ -> ZN v  | INV_X1   | 0.029 |   0.348 |    0.377 | 
     | FE_OCPC1029_FE_OFN71_n_45248 | A v -> ZN ^  | INV_X8   | 0.025 |   0.373 |    0.401 | 
     | g206047                      | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.392 |    0.421 | 
     | g190756                      | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.411 |    0.440 | 
     | cpuregs_reg[18][0]           | D ^          | DFF_X1   | 0.000 |   0.411 |    0.440 | 
     +-------------------------------------------------------------------------------------+ 
Path 1599: MET Setup Check with Pin is_alu_reg_imm_reg/CK 
Endpoint:   is_alu_reg_imm_reg/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_do_wdata_reg/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.365
- Arrival Time                  0.336
= Slack Time                    0.029
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | mem_do_wdata_reg    | CK ^         |          |       |  -0.006 |    0.023 | 
     | mem_do_wdata_reg    | CK ^ -> QN v | DFF_X1   | 0.093 |   0.087 |    0.115 | 
     | FE_RC_1523_0        | A1 v -> ZN ^ | NAND3_X2 | 0.020 |   0.107 |    0.136 | 
     | FE_RC_1493_0        | A1 ^ -> ZN ^ | AND2_X4  | 0.030 |   0.137 |    0.166 | 
     | FE_RC_1492_0        | A2 ^ -> ZN v | NAND3_X4 | 0.020 |   0.157 |    0.186 | 
     | g200125             | A1 v -> ZN ^ | NAND2_X4 | 0.018 |   0.175 |    0.203 | 
     | FE_OCPC1253_n_36570 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.202 |    0.231 | 
     | g203029             | A1 ^ -> ZN ^ | AND2_X2  | 0.049 |   0.251 |    0.280 | 
     | FE_OCPC2110_n_39733 | A ^ -> Z ^   | BUF_X4   | 0.036 |   0.287 |    0.316 | 
     | g170779             | A3 ^ -> ZN v | NAND4_X1 | 0.032 |   0.319 |    0.348 | 
     | g170645             | A1 v -> ZN ^ | NAND2_X1 | 0.017 |   0.336 |    0.365 | 
     | is_alu_reg_imm_reg  | D ^          | DFF_X1   | 0.000 |   0.336 |    0.365 | 
     +----------------------------------------------------------------------------+ 
Path 1600: MET Setup Check with Pin is_sll_srl_sra_reg/CK 
Endpoint:   is_sll_srl_sra_reg/D  (^) checked with  leading edge of 'clk'
Beginpoint: mem_rdata_q_reg[13]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.009
- Setup                         0.033
+ Phase Shift                   0.400
= Required Time                 0.358
- Arrival Time                  0.329
= Slack Time                    0.029
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | mem_rdata_q_reg[13] | CK ^         |          |       |  -0.006 |    0.023 | 
     | mem_rdata_q_reg[13] | CK ^ -> Q v  | DFF_X1   | 0.111 |   0.105 |    0.134 | 
     | g173011             | A1 v -> ZN ^ | NOR2_X1  | 0.069 |   0.174 |    0.203 | 
     | g172558             | A1 ^ -> ZN v | NAND2_X1 | 0.048 |   0.222 |    0.251 | 
     | g189061             | A2 v -> ZN ^ | NOR2_X1  | 0.050 |   0.272 |    0.301 | 
     | g185546             | A ^ -> ZN v  | AOI21_X1 | 0.023 |   0.295 |    0.324 | 
     | g206374             | A2 v -> ZN ^ | OAI22_X1 | 0.034 |   0.329 |    0.358 | 
     | is_sll_srl_sra_reg  | D ^          | DFF_X1   | 0.000 |   0.329 |    0.358 | 
     +----------------------------------------------------------------------------+ 
Path 1601: MET Setup Check with Pin cpuregs_reg[4][8]/CK 
Endpoint:   cpuregs_reg[4][8]/D  (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.073
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.443
- Arrival Time                  0.413
= Slack Time                    0.029
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3] | CK ^         |          |       |   0.019 |    0.049 | 
     | latched_rd_reg[3] | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.142 | 
     | g173022           | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.169 | 
     | FE_RC_2515_0      | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.178 | 
     | FE_RC_2513_0      | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.198 | 
     | FE_RC_2512_0      | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.222 | 
     | g30               | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.238 | 
     | g205985           | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.288 | 
     | g170963_dup195219 | A1 ^ -> ZN ^ | AND2_X2  | 0.053 |   0.312 |    0.342 | 
     | g189765_dup203145 | A1 ^ -> ZN ^ | AND2_X4  | 0.052 |   0.364 |    0.394 | 
     | g203153           | A1 ^ -> ZN v | NAND2_X1 | 0.027 |   0.392 |    0.421 | 
     | g194080           | A v -> ZN ^  | OAI21_X1 | 0.022 |   0.413 |    0.443 | 
     | cpuregs_reg[4][8] | D ^          | DFF_X1   | 0.000 |   0.413 |    0.443 | 
     +--------------------------------------------------------------------------+ 
Path 1602: MET Setup Check with Pin mem_valid_reg/CK 
Endpoint:   mem_valid_reg/D    (^) checked with  leading edge of 'clk'
Beginpoint: mem_do_rinst_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.013
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.356
- Arrival Time                  0.326
= Slack Time                    0.029
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +----------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                          |              |           |       |  Time   |   Time   | 
     |--------------------------+--------------+-----------+-------+---------+----------| 
     | mem_do_rinst_reg         | CK ^         |           |       |  -0.006 |    0.023 | 
     | mem_do_rinst_reg         | CK ^ -> Q ^  | DFF_X1    | 0.111 |   0.104 |    0.134 | 
     | FE_OCPC1727_mem_do_rinst | A ^ -> Z ^   | BUF_X1    | 0.035 |   0.139 |    0.169 | 
     | g97117__204089           | A1 ^ -> ZN ^ | OR2_X4    | 0.037 |   0.176 |    0.205 | 
     | g209096                  | C1 ^ -> ZN v | OAI211_X1 | 0.027 |   0.203 |    0.232 | 
     | FE_RC_4113_0             | A2 v -> ZN v | OR2_X2    | 0.055 |   0.258 |    0.287 | 
     | FE_RC_4112_0             | A1 v -> ZN ^ | NAND2_X4  | 0.032 |   0.289 |    0.319 | 
     | FE_OCPC1712_n_42180      | A ^ -> ZN v  | INV_X8    | 0.017 |   0.306 |    0.336 | 
     | g199228                  | A v -> ZN ^  | OAI21_X1  | 0.020 |   0.326 |    0.356 | 
     | mem_valid_reg            | D ^          | DFF_X1    | 0.000 |   0.326 |    0.356 | 
     +----------------------------------------------------------------------------------+ 
Path 1603: MET Setup Check with Pin instr_rdinstrh_reg/CK 
Endpoint:   instr_rdinstrh_reg/D  (^) checked with  leading edge of 'clk'
Beginpoint: mem_rdata_q_reg[24]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.010
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.362
- Arrival Time                  0.332
= Slack Time                    0.030
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | mem_rdata_q_reg[24] | CK ^         |          |       |  -0.009 |    0.020 | 
     | mem_rdata_q_reg[24] | CK ^ -> Q v  | SDFF_X1  | 0.103 |   0.094 |    0.123 | 
     | g172595             | A4 v -> ZN ^ | NOR4_X1  | 0.088 |   0.181 |    0.211 | 
     | g203892             | A3 ^ -> ZN ^ | AND3_X1  | 0.054 |   0.236 |    0.265 | 
     | g196093             | A1 ^ -> ZN ^ | AND2_X2  | 0.033 |   0.269 |    0.299 | 
     | g196092             | A2 ^ -> ZN ^ | AND2_X1  | 0.037 |   0.306 |    0.336 | 
     | g196091             | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.320 |    0.349 | 
     | g185573             | A1 v -> ZN ^ | NAND2_X1 | 0.012 |   0.332 |    0.362 | 
     | instr_rdinstrh_reg  | D ^          | DFF_X1   | 0.000 |   0.332 |    0.362 | 
     +----------------------------------------------------------------------------+ 
Path 1604: MET Setup Check with Pin cpuregs_reg[23][6]/CK 
Endpoint:   cpuregs_reg[23][6]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[2]/QN  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.071
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.441
- Arrival Time                  0.411
= Slack Time                    0.030
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[2]    | CK ^         |          |       |  -0.009 |    0.020 | 
     | cpu_state_reg[2]    | CK ^ -> QN ^ | DFFR_X1  | 0.092 |   0.083 |    0.113 | 
     | FE_OFC389_n_6184    | A ^ -> ZN v  | INV_X2   | 0.016 |   0.099 |    0.129 | 
     | FE_OFC391_n_6184    | A v -> ZN ^  | INV_X1   | 0.015 |   0.115 |    0.144 | 
     | g21                 | A2 ^ -> ZN ^ | AND2_X2  | 0.039 |   0.153 |    0.183 | 
     | FE_RC_3181_0        | A2 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.192 |    0.221 | 
     | FE_OFC48_n_37230    | A ^ -> ZN v  | INV_X1   | 0.013 |   0.204 |    0.234 | 
     | g206168             | A1 v -> ZN ^ | NOR2_X2  | 0.031 |   0.235 |    0.265 | 
     | g206171             | A1 ^ -> ZN ^ | AND2_X4  | 0.048 |   0.284 |    0.313 | 
     | g208592             | A1 ^ -> ZN ^ | AND2_X4  | 0.041 |   0.325 |    0.354 | 
     | FE_OCPC1063_n_45390 | A ^ -> ZN v  | INV_X8   | 0.016 |   0.341 |    0.370 | 
     | FE_OCPC1066_n_45390 | A v -> ZN ^  | INV_X8   | 0.026 |   0.366 |    0.396 | 
     | g205103             | A1 ^ -> ZN v | NAND2_X1 | 0.025 |   0.392 |    0.421 | 
     | g168684             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.411 |    0.441 | 
     | cpuregs_reg[23][6]  | D ^          | DFF_X1   | 0.000 |   0.411 |    0.441 | 
     +----------------------------------------------------------------------------+ 
Path 1605: MET Setup Check with Pin instr_srli_reg/CK 
Endpoint:   instr_srli_reg/D      (^) checked with  leading edge of 'clk'
Beginpoint: mem_rdata_q_reg[13]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.008
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.361
- Arrival Time                  0.331
= Slack Time                    0.030
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | mem_rdata_q_reg[13] | CK ^         |          |       |  -0.006 |    0.023 | 
     | mem_rdata_q_reg[13] | CK ^ -> Q v  | DFF_X1   | 0.111 |   0.105 |    0.134 | 
     | g173011             | A1 v -> ZN ^ | NOR2_X1  | 0.069 |   0.174 |    0.203 | 
     | g172558             | A1 ^ -> ZN v | NAND2_X1 | 0.048 |   0.222 |    0.252 | 
     | g203591             | A3 v -> ZN v | OR3_X1   | 0.088 |   0.310 |    0.340 | 
     | g206369             | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.331 |    0.361 | 
     | instr_srli_reg      | D ^          | DFF_X1   | 0.000 |   0.331 |    0.361 | 
     +----------------------------------------------------------------------------+ 
Path 1606: MET Setup Check with Pin cpuregs_reg[27][6]/CK 
Endpoint:   cpuregs_reg[27][6]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.069
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.439
- Arrival Time                  0.409
= Slack Time                    0.030
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.005
     = Beginpoint Arrival Time       -0.005
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]        | CK ^         |           |       |  -0.005 |    0.026 | 
     | reg_pc_reg[2]        | CK ^ -> Q ^  | DFF_X1    | 0.137 |   0.133 |    0.163 | 
     | FE_OCPC1104_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.033 |   0.166 |    0.196 | 
     | add_1312_30_g188917  | A2 ^ -> ZN ^ | AND2_X1   | 0.047 |   0.213 |    0.243 | 
     | g184263              | A2 ^ -> ZN ^ | AND2_X1   | 0.042 |   0.254 |    0.285 | 
     | g196493              | A ^ -> ZN v  | XNOR2_X2  | 0.018 |   0.273 |    0.303 | 
     | FE_RC_1235_0         | C1 v -> ZN ^ | OAI211_X4 | 0.038 |   0.311 |    0.342 | 
     | FE_OCPC1582_n_45818  | A ^ -> ZN v  | INV_X8    | 0.017 |   0.329 |    0.359 | 
     | FE_OCPC1585_n_45818  | A v -> ZN ^  | INV_X4    | 0.037 |   0.365 |    0.396 | 
     | g198846              | A2 ^ -> ZN v | NAND2_X1  | 0.023 |   0.389 |    0.419 | 
     | g198845              | A v -> ZN ^  | OAI21_X1  | 0.020 |   0.409 |    0.439 | 
     | cpuregs_reg[27][6]   | D ^          | DFF_X1    | 0.000 |   0.409 |    0.439 | 
     +------------------------------------------------------------------------------+ 
Path 1607: MET Setup Check with Pin count_cycle_reg[14]/CK 
Endpoint:   count_cycle_reg[14]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[8]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.015
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.355
- Arrival Time                  0.324
= Slack Time                    0.031
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.015
     = Beginpoint Arrival Time       -0.015
     +----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                           |              |          |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[8]        | CK ^         |          |       |  -0.015 |    0.016 | 
     | count_cycle_reg[8]        | CK ^ -> Q ^  | DFF_X1   | 0.113 |   0.099 |    0.130 | 
     | FE_OCPC1219_count_cycle_8 | A ^ -> Z ^   | BUF_X1   | 0.043 |   0.142 |    0.173 | 
     | inc_add_1428_40_g192181   | A2 ^ -> ZN v | NAND2_X1 | 0.028 |   0.170 |    0.200 | 
     | inc_add_1428_40_g192180   | A v -> ZN ^  | INV_X1   | 0.017 |   0.187 |    0.218 | 
     | inc_add_1428_40_g186143   | A1 ^ -> ZN ^ | AND2_X1  | 0.040 |   0.227 |    0.258 | 
     | inc_add_1428_40_g186145   | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.247 |    0.277 | 
     | inc_add_1428_40_g1211     | A2 v -> ZN ^ | NOR2_X2  | 0.029 |   0.276 |    0.307 | 
     | FE_RC_4224_0              | A3 ^ -> ZN v | NAND3_X1 | 0.022 |   0.298 |    0.329 | 
     | FE_RC_4223_0              | A v -> ZN ^  | OAI21_X1 | 0.026 |   0.324 |    0.355 | 
     | count_cycle_reg[14]       | D ^          | DFF_X1   | 0.000 |   0.324 |    0.355 | 
     +----------------------------------------------------------------------------------+ 
Path 1608: MET Setup Check with Pin mem_rdata_q_reg[18]/CK 
Endpoint:   mem_rdata_q_reg[18]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q        (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.000
- Setup                         0.088
+ Phase Shift                   0.400
= Required Time                 0.312
- Arrival Time                  0.280
= Slack Time                    0.031
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     | mem_valid_reg       | CK ^         |         |       |  -0.013 |    0.018 | 
     | mem_valid_reg       | CK ^ -> Q v  | DFF_X1  | 0.101 |   0.088 |    0.119 | 
     | g192174             | A1 v -> ZN v | AND2_X4 | 0.029 |   0.117 |    0.149 | 
     | FE_OCPC1319_n_28108 | A v -> Z v   | BUF_X2  | 0.030 |   0.148 |    0.179 | 
     | FE_OCPC2181_n_28108 | A v -> ZN ^  | INV_X4  | 0.029 |   0.177 |    0.208 | 
     | FE_OCPC2184_n_28108 | A ^ -> Z ^   | BUF_X2  | 0.042 |   0.218 |    0.250 | 
     | FE_OCPC1591_n_28110 | A ^ -> Z ^   | BUF_X2  | 0.060 |   0.279 |    0.310 | 
     | mem_rdata_q_reg[18] | SE ^         | SDFF_X1 | 0.002 |   0.280 |    0.312 | 
     +---------------------------------------------------------------------------+ 
Path 1609: MET Setup Check with Pin reg_pc_reg[2]/CK 
Endpoint:   reg_pc_reg[2]/D    (v) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[6]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.005
- Setup                         0.027
+ Phase Shift                   0.400
= Required Time                 0.369
- Arrival Time                  0.337
= Slack Time                    0.031
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | cpu_state_reg[6]    | CK ^         |           |       |  -0.009 |    0.022 | 
     | cpu_state_reg[6]    | CK ^ -> Q v  | DFF_X1    | 0.107 |   0.098 |    0.129 | 
     | g207908             | A1 v -> ZN v | AND2_X4   | 0.035 |   0.132 |    0.164 | 
     | FE_OCPC964_n_44689  | A v -> Z v   | BUF_X4    | 0.028 |   0.161 |    0.192 | 
     | g207910             | A1 v -> ZN v | AND2_X2   | 0.028 |   0.189 |    0.220 | 
     | FE_OCPC1191_n_44692 | A v -> Z v   | CLKBUF_X3 | 0.067 |   0.256 |    0.287 | 
     | g195196             | A1 v -> ZN ^ | AOI22_X1  | 0.047 |   0.303 |    0.334 | 
     | g208350             | A ^ -> ZN v  | OAI221_X1 | 0.034 |   0.337 |    0.369 | 
     | reg_pc_reg[2]       | D v          | DFF_X1    | 0.000 |   0.337 |    0.369 | 
     +-----------------------------------------------------------------------------+ 
Path 1610: MET Setup Check with Pin mem_wdata_reg[22]/CK 
Endpoint:   mem_wdata_reg[22]/D   (^) checked with  leading edge of 'clk'
Beginpoint: mem_wordsize_reg[1]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.002
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.366
- Arrival Time                  0.335
= Slack Time                    0.031
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | mem_wordsize_reg[1] | CK ^         |          |       |  -0.003 |    0.029 | 
     | mem_wordsize_reg[1] | CK ^ -> Q v  | DFF_X1   | 0.111 |   0.108 |    0.140 | 
     | g97087__193771      | A1 v -> ZN v | OR2_X2   | 0.048 |   0.156 |    0.188 | 
     | FE_OFC502_n_29658   | A v -> ZN ^  | INV_X1   | 0.019 |   0.175 |    0.207 | 
     | FE_OFC503_n_29658   | A ^ -> Z ^   | BUF_X2   | 0.060 |   0.235 |    0.266 | 
     | g199953             | A2 ^ -> ZN ^ | AND2_X2  | 0.056 |   0.291 |    0.322 | 
     | g201707             | A1 ^ -> ZN v | AOI22_X1 | 0.018 |   0.309 |    0.340 | 
     | g171563             | A v -> ZN ^  | OAI21_X1 | 0.026 |   0.335 |    0.366 | 
     | mem_wdata_reg[22]   | D ^          | DFF_X1   | 0.000 |   0.335 |    0.366 | 
     +----------------------------------------------------------------------------+ 
Path 1611: MET Setup Check with Pin cpuregs_reg[30][6]/CK 
Endpoint:   cpuregs_reg[30][6]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.073
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.443
- Arrival Time                  0.411
= Slack Time                    0.032
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.051 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.144 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.171 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.180 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.200 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.224 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.241 | 
     | g208697             | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.304 | 
     | FE_OFC379_n_45492   | A ^ -> Z ^   | BUF_X8   | 0.035 |   0.307 |    0.339 | 
     | g208939             | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.343 |    0.375 | 
     | FE_OCPC1572_n_45724 | A ^ -> Z ^   | BUF_X16  | 0.026 |   0.369 |    0.401 | 
     | g204894             | A1 ^ -> ZN v | NAND2_X1 | 0.023 |   0.392 |    0.424 | 
     | g187159             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.411 |    0.443 | 
     | cpuregs_reg[30][6]  | D ^          | DFF_X1   | 0.000 |   0.411 |    0.443 | 
     +----------------------------------------------------------------------------+ 
Path 1612: MET Setup Check with Pin mem_rdata_q_reg[16]/CK 
Endpoint:   mem_rdata_q_reg[16]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q        (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.000
- Setup                         0.088
+ Phase Shift                   0.400
= Required Time                 0.312
- Arrival Time                  0.280
= Slack Time                    0.032
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     | mem_valid_reg       | CK ^         |         |       |  -0.013 |    0.018 | 
     | mem_valid_reg       | CK ^ -> Q v  | DFF_X1  | 0.101 |   0.088 |    0.120 | 
     | g192174             | A1 v -> ZN v | AND2_X4 | 0.029 |   0.117 |    0.149 | 
     | FE_OCPC1319_n_28108 | A v -> Z v   | BUF_X2  | 0.030 |   0.148 |    0.179 | 
     | FE_OCPC2181_n_28108 | A v -> ZN ^  | INV_X4  | 0.029 |   0.177 |    0.208 | 
     | FE_OCPC2184_n_28108 | A ^ -> Z ^   | BUF_X2  | 0.042 |   0.218 |    0.250 | 
     | FE_OCPC1591_n_28110 | A ^ -> Z ^   | BUF_X2  | 0.060 |   0.279 |    0.310 | 
     | mem_rdata_q_reg[16] | SE ^         | SDFF_X1 | 0.002 |   0.280 |    0.312 | 
     +---------------------------------------------------------------------------+ 
Path 1613: MET Setup Check with Pin cpuregs_reg[18][6]/CK 
Endpoint:   cpuregs_reg[18][6]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.070
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.440
- Arrival Time                  0.409
= Slack Time                    0.032
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.005
     = Beginpoint Arrival Time       -0.005
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]        | CK ^         |           |       |  -0.005 |    0.027 | 
     | reg_pc_reg[2]        | CK ^ -> Q ^  | DFF_X1    | 0.137 |   0.133 |    0.164 | 
     | FE_OCPC1104_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.033 |   0.166 |    0.197 | 
     | add_1312_30_g188917  | A2 ^ -> ZN ^ | AND2_X1   | 0.047 |   0.213 |    0.244 | 
     | g184263              | A2 ^ -> ZN ^ | AND2_X1   | 0.042 |   0.254 |    0.286 | 
     | g196493              | A ^ -> ZN v  | XNOR2_X2  | 0.018 |   0.273 |    0.304 | 
     | FE_RC_1235_0         | C1 v -> ZN ^ | OAI211_X4 | 0.038 |   0.311 |    0.343 | 
     | FE_OCPC1582_n_45818  | A ^ -> ZN v  | INV_X8    | 0.017 |   0.329 |    0.360 | 
     | FE_OCPC1585_n_45818  | A v -> ZN ^  | INV_X4    | 0.037 |   0.365 |    0.397 | 
     | g208456              | A2 ^ -> ZN v | NAND2_X1  | 0.024 |   0.390 |    0.421 | 
     | g169064              | A v -> ZN ^  | OAI21_X1  | 0.019 |   0.409 |    0.440 | 
     | cpuregs_reg[18][6]   | D ^          | DFF_X1    | 0.000 |   0.409 |    0.440 | 
     +------------------------------------------------------------------------------+ 
Path 1614: MET Setup Check with Pin cpuregs_reg[23][0]/CK 
Endpoint:   cpuregs_reg[23][0]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[2]/QN  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.071
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.441
- Arrival Time                  0.409
= Slack Time                    0.032
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[2]    | CK ^         |          |       |  -0.009 |    0.022 | 
     | cpu_state_reg[2]    | CK ^ -> QN ^ | DFFR_X1  | 0.092 |   0.083 |    0.115 | 
     | FE_OFC389_n_6184    | A ^ -> ZN v  | INV_X2   | 0.016 |   0.099 |    0.131 | 
     | FE_OFC391_n_6184    | A v -> ZN ^  | INV_X1   | 0.015 |   0.115 |    0.146 | 
     | g21                 | A2 ^ -> ZN ^ | AND2_X2  | 0.039 |   0.153 |    0.185 | 
     | FE_RC_3181_0        | A2 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.192 |    0.223 | 
     | FE_OFC48_n_37230    | A ^ -> ZN v  | INV_X1   | 0.013 |   0.204 |    0.236 | 
     | g206168             | A1 v -> ZN ^ | NOR2_X2  | 0.031 |   0.235 |    0.267 | 
     | g206171             | A1 ^ -> ZN ^ | AND2_X4  | 0.048 |   0.284 |    0.315 | 
     | g208592             | A1 ^ -> ZN ^ | AND2_X4  | 0.041 |   0.325 |    0.356 | 
     | FE_OCPC1063_n_45390 | A ^ -> ZN v  | INV_X8   | 0.016 |   0.341 |    0.372 | 
     | FE_OCPC1066_n_45390 | A v -> ZN ^  | INV_X8   | 0.026 |   0.366 |    0.398 | 
     | g208487             | A1 ^ -> ZN v | NAND2_X1 | 0.024 |   0.390 |    0.421 | 
     | g169271             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.409 |    0.441 | 
     | cpuregs_reg[23][0]  | D ^          | DFF_X1   | 0.000 |   0.409 |    0.441 | 
     +----------------------------------------------------------------------------+ 
Path 1615: MET Setup Check with Pin mem_rdata_q_reg[19]/CK 
Endpoint:   mem_rdata_q_reg[19]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q        (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.000
- Setup                         0.088
+ Phase Shift                   0.400
= Required Time                 0.312
- Arrival Time                  0.280
= Slack Time                    0.032
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     | mem_valid_reg       | CK ^         |         |       |  -0.013 |    0.018 | 
     | mem_valid_reg       | CK ^ -> Q v  | DFF_X1  | 0.101 |   0.088 |    0.120 | 
     | g192174             | A1 v -> ZN v | AND2_X4 | 0.029 |   0.117 |    0.149 | 
     | FE_OCPC1319_n_28108 | A v -> Z v   | BUF_X2  | 0.030 |   0.148 |    0.179 | 
     | FE_OCPC2181_n_28108 | A v -> ZN ^  | INV_X4  | 0.029 |   0.177 |    0.208 | 
     | FE_OCPC2184_n_28108 | A ^ -> Z ^   | BUF_X2  | 0.042 |   0.218 |    0.250 | 
     | FE_OCPC1591_n_28110 | A ^ -> Z ^   | BUF_X2  | 0.060 |   0.279 |    0.310 | 
     | mem_rdata_q_reg[19] | SE ^         | SDFF_X1 | 0.002 |   0.280 |    0.312 | 
     +---------------------------------------------------------------------------+ 
Path 1616: MET Setup Check with Pin cpuregs_reg[23][1]/CK 
Endpoint:   cpuregs_reg[23][1]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[2]/QN  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.071
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.441
- Arrival Time                  0.409
= Slack Time                    0.032
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[2]    | CK ^         |          |       |  -0.009 |    0.022 | 
     | cpu_state_reg[2]    | CK ^ -> QN ^ | DFFR_X1  | 0.092 |   0.083 |    0.115 | 
     | FE_OFC389_n_6184    | A ^ -> ZN v  | INV_X2   | 0.016 |   0.099 |    0.131 | 
     | FE_OFC391_n_6184    | A v -> ZN ^  | INV_X1   | 0.015 |   0.115 |    0.146 | 
     | g21                 | A2 ^ -> ZN ^ | AND2_X2  | 0.039 |   0.153 |    0.185 | 
     | FE_RC_3181_0        | A2 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.192 |    0.223 | 
     | FE_OFC48_n_37230    | A ^ -> ZN v  | INV_X1   | 0.013 |   0.204 |    0.236 | 
     | g206168             | A1 v -> ZN ^ | NOR2_X2  | 0.031 |   0.235 |    0.267 | 
     | g206171             | A1 ^ -> ZN ^ | AND2_X4  | 0.048 |   0.284 |    0.316 | 
     | g208592             | A1 ^ -> ZN ^ | AND2_X4  | 0.041 |   0.325 |    0.356 | 
     | FE_OCPC1063_n_45390 | A ^ -> ZN v  | INV_X8   | 0.016 |   0.341 |    0.372 | 
     | FE_OCPC1066_n_45390 | A v -> ZN ^  | INV_X8   | 0.026 |   0.366 |    0.398 | 
     | g208601             | A1 ^ -> ZN v | NAND2_X1 | 0.023 |   0.390 |    0.421 | 
     | g205104             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.409 |    0.441 | 
     | cpuregs_reg[23][1]  | D ^          | DFF_X1   | 0.000 |   0.409 |    0.441 | 
     +----------------------------------------------------------------------------+ 
Path 1617: MET Setup Check with Pin count_instr_reg[3]/CK 
Endpoint:   count_instr_reg[3]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[6]/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.016
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.355
- Arrival Time                  0.324
= Slack Time                    0.032
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[6]   | CK ^         |          |       |  -0.009 |    0.023 | 
     | cpu_state_reg[6]   | CK ^ -> Q ^  | DFF_X1   | 0.117 |   0.108 |    0.140 | 
     | g207908            | A1 ^ -> ZN ^ | AND2_X4  | 0.045 |   0.153 |    0.184 | 
     | g207919            | A1 ^ -> ZN ^ | AND2_X2  | 0.047 |   0.199 |    0.231 | 
     | FE_OFC250_n_44701  | A ^ -> Z ^   | BUF_X2   | 0.038 |   0.237 |    0.269 | 
     | FE_OFC726_n_44701  | A ^ -> Z ^   | BUF_X2   | 0.051 |   0.288 |    0.320 | 
     | g172110            | A1 ^ -> ZN v | AOI22_X1 | 0.020 |   0.308 |    0.340 | 
     | g171954            | A v -> ZN ^  | INV_X1   | 0.016 |   0.324 |    0.355 | 
     | count_instr_reg[3] | D ^          | DFF_X1   | 0.000 |   0.324 |    0.355 | 
     +---------------------------------------------------------------------------+ 
Path 1618: MET Setup Check with Pin mem_wdata_reg[20]/CK 
Endpoint:   mem_wdata_reg[20]/D   (^) checked with  leading edge of 'clk'
Beginpoint: mem_wordsize_reg[1]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.002
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.367
- Arrival Time                  0.335
= Slack Time                    0.032
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | mem_wordsize_reg[1] | CK ^         |          |       |  -0.003 |    0.029 | 
     | mem_wordsize_reg[1] | CK ^ -> Q v  | DFF_X1   | 0.111 |   0.108 |    0.140 | 
     | g97087__193771      | A1 v -> ZN v | OR2_X2   | 0.048 |   0.156 |    0.188 | 
     | FE_OFC502_n_29658   | A v -> ZN ^  | INV_X1   | 0.019 |   0.175 |    0.207 | 
     | FE_OFC503_n_29658   | A ^ -> Z ^   | BUF_X2   | 0.060 |   0.235 |    0.267 | 
     | g199953             | A2 ^ -> ZN ^ | AND2_X2  | 0.056 |   0.291 |    0.323 | 
     | g201698             | A1 ^ -> ZN v | AOI22_X1 | 0.018 |   0.309 |    0.341 | 
     | g171561             | A v -> ZN ^  | OAI21_X1 | 0.026 |   0.335 |    0.367 | 
     | mem_wdata_reg[20]   | D ^          | DFF_X1   | 0.000 |   0.335 |    0.367 | 
     +----------------------------------------------------------------------------+ 
Path 1619: MET Setup Check with Pin cpuregs_reg[30][5]/CK 
Endpoint:   cpuregs_reg[30][5]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.073
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.443
- Arrival Time                  0.410
= Slack Time                    0.032
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.052 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.145 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.172 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.181 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.201 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.225 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.241 | 
     | g208697             | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.305 | 
     | FE_OFC379_n_45492   | A ^ -> Z ^   | BUF_X8   | 0.035 |   0.307 |    0.340 | 
     | g208939             | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.343 |    0.376 | 
     | FE_OCPC1572_n_45724 | A ^ -> Z ^   | BUF_X16  | 0.026 |   0.369 |    0.402 | 
     | g204891             | A1 ^ -> ZN v | NAND2_X1 | 0.022 |   0.392 |    0.424 | 
     | g187158             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.410 |    0.443 | 
     | cpuregs_reg[30][5]  | D ^          | DFF_X1   | 0.000 |   0.410 |    0.443 | 
     +----------------------------------------------------------------------------+ 
Path 1620: MET Setup Check with Pin cpuregs_reg[19][6]/CK 
Endpoint:   cpuregs_reg[19][6]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.071
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.441
- Arrival Time                  0.408
= Slack Time                    0.032
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.005
     = Beginpoint Arrival Time       -0.005
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]        | CK ^         |           |       |  -0.005 |    0.028 | 
     | reg_pc_reg[2]        | CK ^ -> Q ^  | DFF_X1    | 0.137 |   0.133 |    0.165 | 
     | FE_OCPC1104_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.033 |   0.166 |    0.198 | 
     | add_1312_30_g188917  | A2 ^ -> ZN ^ | AND2_X1   | 0.047 |   0.213 |    0.245 | 
     | g184263              | A2 ^ -> ZN ^ | AND2_X1   | 0.042 |   0.254 |    0.287 | 
     | g196493              | A ^ -> ZN v  | XNOR2_X2  | 0.018 |   0.273 |    0.305 | 
     | FE_RC_1235_0         | C1 v -> ZN ^ | OAI211_X4 | 0.038 |   0.311 |    0.344 | 
     | FE_OCPC1582_n_45818  | A ^ -> ZN v  | INV_X8    | 0.017 |   0.329 |    0.361 | 
     | FE_OCPC1585_n_45818  | A v -> ZN ^  | INV_X4    | 0.037 |   0.365 |    0.398 | 
     | g206443              | A2 ^ -> ZN v | NAND2_X1  | 0.024 |   0.389 |    0.422 | 
     | g169103              | A v -> ZN ^  | OAI21_X1  | 0.019 |   0.408 |    0.441 | 
     | cpuregs_reg[19][6]   | D ^          | DFF_X1    | 0.000 |   0.408 |    0.441 | 
     +------------------------------------------------------------------------------+ 
Path 1621: MET Setup Check with Pin cpuregs_reg[22][6]/CK 
Endpoint:   cpuregs_reg[22][6]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.071
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.441
- Arrival Time                  0.408
= Slack Time                    0.033
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.005
     = Beginpoint Arrival Time       -0.005
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]        | CK ^         |           |       |  -0.005 |    0.028 | 
     | reg_pc_reg[2]        | CK ^ -> Q ^  | DFF_X1    | 0.137 |   0.133 |    0.165 | 
     | FE_OCPC1104_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.033 |   0.166 |    0.198 | 
     | add_1312_30_g188917  | A2 ^ -> ZN ^ | AND2_X1   | 0.047 |   0.213 |    0.245 | 
     | g184263              | A2 ^ -> ZN ^ | AND2_X1   | 0.042 |   0.254 |    0.287 | 
     | g196493              | A ^ -> ZN v  | XNOR2_X2  | 0.018 |   0.273 |    0.306 | 
     | FE_RC_1235_0         | C1 v -> ZN ^ | OAI211_X4 | 0.038 |   0.311 |    0.344 | 
     | FE_OCPC1582_n_45818  | A ^ -> ZN v  | INV_X8    | 0.017 |   0.329 |    0.361 | 
     | FE_OCPC1585_n_45818  | A v -> ZN ^  | INV_X4    | 0.037 |   0.365 |    0.398 | 
     | g208302              | A2 ^ -> ZN v | NAND2_X1  | 0.024 |   0.389 |    0.422 | 
     | g169239              | A v -> ZN ^  | OAI21_X1  | 0.019 |   0.408 |    0.441 | 
     | cpuregs_reg[22][6]   | D ^          | DFF_X1    | 0.000 |   0.408 |    0.441 | 
     +------------------------------------------------------------------------------+ 
Path 1622: MET Setup Check with Pin count_instr_reg[4]/CK 
Endpoint:   count_instr_reg[4]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[6]/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.016
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.355
- Arrival Time                  0.323
= Slack Time                    0.033
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[6]   | CK ^         |          |       |  -0.009 |    0.024 | 
     | cpu_state_reg[6]   | CK ^ -> Q ^  | DFF_X1   | 0.117 |   0.108 |    0.141 | 
     | g207908            | A1 ^ -> ZN ^ | AND2_X4  | 0.045 |   0.153 |    0.185 | 
     | g207919            | A1 ^ -> ZN ^ | AND2_X2  | 0.047 |   0.199 |    0.232 | 
     | FE_OFC250_n_44701  | A ^ -> Z ^   | BUF_X2   | 0.038 |   0.237 |    0.270 | 
     | FE_OFC726_n_44701  | A ^ -> Z ^   | BUF_X2   | 0.051 |   0.288 |    0.321 | 
     | g196376            | A2 ^ -> ZN v | AOI22_X1 | 0.020 |   0.308 |    0.341 | 
     | g196375            | A v -> ZN ^  | INV_X1   | 0.015 |   0.323 |    0.355 | 
     | count_instr_reg[4] | D ^          | DFF_X1   | 0.000 |   0.323 |    0.355 | 
     +---------------------------------------------------------------------------+ 
Path 1623: MET Setup Check with Pin cpuregs_reg[26][6]/CK 
Endpoint:   cpuregs_reg[26][6]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.071
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.441
- Arrival Time                  0.408
= Slack Time                    0.033
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.005
     = Beginpoint Arrival Time       -0.005
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]        | CK ^         |           |       |  -0.005 |    0.028 | 
     | reg_pc_reg[2]        | CK ^ -> Q ^  | DFF_X1    | 0.137 |   0.133 |    0.166 | 
     | FE_OCPC1104_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.033 |   0.166 |    0.199 | 
     | add_1312_30_g188917  | A2 ^ -> ZN ^ | AND2_X1   | 0.047 |   0.213 |    0.246 | 
     | g184263              | A2 ^ -> ZN ^ | AND2_X1   | 0.042 |   0.254 |    0.287 | 
     | g196493              | A ^ -> ZN v  | XNOR2_X2  | 0.018 |   0.273 |    0.306 | 
     | FE_RC_1235_0         | C1 v -> ZN ^ | OAI211_X4 | 0.038 |   0.311 |    0.344 | 
     | FE_OCPC1582_n_45818  | A ^ -> ZN v  | INV_X8    | 0.017 |   0.329 |    0.362 | 
     | FE_OCPC1585_n_45818  | A v -> ZN ^  | INV_X4    | 0.037 |   0.365 |    0.398 | 
     | g202222              | A2 ^ -> ZN v | NAND2_X1  | 0.024 |   0.389 |    0.422 | 
     | g202221              | A v -> ZN ^  | OAI21_X1  | 0.019 |   0.408 |    0.441 | 
     | cpuregs_reg[26][6]   | D ^          | DFF_X1    | 0.000 |   0.408 |    0.441 | 
     +------------------------------------------------------------------------------+ 
Path 1624: MET Setup Check with Pin decoded_imm_reg[11]/CK 
Endpoint:   decoded_imm_reg[11]/D (^) checked with  leading edge of 'clk'
Beginpoint: decoder_trigger_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.000
- Setup                         0.037
+ Phase Shift                   0.400
= Required Time                 0.364
- Arrival Time                  0.330
= Slack Time                    0.033
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | decoder_trigger_reg | CK ^         |           |       |  -0.006 |    0.027 | 
     | decoder_trigger_reg | CK ^ -> Q ^  | DFF_X1    | 0.123 |   0.117 |    0.150 | 
     | g97079__206495      | A1 ^ -> ZN v | NAND2_X4  | 0.031 |   0.148 |    0.181 | 
     | g205411             | A1 v -> ZN v | OR2_X2    | 0.050 |   0.198 |    0.231 | 
     | g203595             | A3 v -> ZN v | AND3_X4   | 0.038 |   0.236 |    0.269 | 
     | FE_OCPC1685_n_40309 | A v -> ZN ^  | INV_X1    | 0.025 |   0.261 |    0.294 | 
     | g171752             | A1 ^ -> ZN v | NOR2_X1   | 0.010 |   0.271 |    0.304 | 
     | g171161             | B1 v -> ZN ^ | OAI221_X1 | 0.059 |   0.330 |    0.363 | 
     | decoded_imm_reg[11] | D ^          | DFF_X2    | 0.000 |   0.330 |    0.364 | 
     +-----------------------------------------------------------------------------+ 
Path 1625: MET Setup Check with Pin cpuregs_reg[26][5]/CK 
Endpoint:   cpuregs_reg[26][5]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.071
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.441
- Arrival Time                  0.408
= Slack Time                    0.033
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.053 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.146 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.173 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.182 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.202 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.226 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.242 | 
     | g208697             | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.306 | 
     | FE_OFC379_n_45492   | A ^ -> Z ^   | BUF_X8   | 0.035 |   0.307 |    0.341 | 
     | g202209             | A1 ^ -> ZN ^ | AND2_X4  | 0.032 |   0.339 |    0.372 | 
     | FE_OCPC1050_n_38905 | A ^ -> ZN v  | INV_X4   | 0.014 |   0.353 |    0.386 | 
     | FE_OCPC1051_n_38905 | A v -> ZN ^  | INV_X16  | 0.014 |   0.367 |    0.401 | 
     | g202218             | A1 ^ -> ZN v | NAND2_X1 | 0.022 |   0.389 |    0.423 | 
     | g187202             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.408 |    0.441 | 
     | cpuregs_reg[26][5]  | D ^          | DFF_X1   | 0.000 |   0.408 |    0.441 | 
     +----------------------------------------------------------------------------+ 
Path 1626: MET Setup Check with Pin cpuregs_reg[7][6]/CK 
Endpoint:   cpuregs_reg[7][6]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.071
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.441
- Arrival Time                  0.408
= Slack Time                    0.034
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.005
     = Beginpoint Arrival Time       -0.005
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]        | CK ^         |           |       |  -0.005 |    0.029 | 
     | reg_pc_reg[2]        | CK ^ -> Q ^  | DFF_X1    | 0.137 |   0.133 |    0.166 | 
     | FE_OCPC1104_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.033 |   0.166 |    0.199 | 
     | add_1312_30_g188917  | A2 ^ -> ZN ^ | AND2_X1   | 0.047 |   0.213 |    0.246 | 
     | g184263              | A2 ^ -> ZN ^ | AND2_X1   | 0.042 |   0.254 |    0.288 | 
     | g196493              | A ^ -> ZN v  | XNOR2_X2  | 0.018 |   0.273 |    0.307 | 
     | FE_RC_1235_0         | C1 v -> ZN ^ | OAI211_X4 | 0.038 |   0.311 |    0.345 | 
     | FE_OCPC1582_n_45818  | A ^ -> ZN v  | INV_X8    | 0.017 |   0.329 |    0.362 | 
     | FE_OCPC1585_n_45818  | A v -> ZN ^  | INV_X4    | 0.037 |   0.365 |    0.399 | 
     | g189008              | A2 ^ -> ZN v | NAND2_X1  | 0.023 |   0.389 |    0.423 | 
     | g169739              | A v -> ZN ^  | OAI21_X1  | 0.019 |   0.408 |    0.441 | 
     | cpuregs_reg[7][6]    | D ^          | DFF_X1    | 0.000 |   0.408 |    0.441 | 
     +------------------------------------------------------------------------------+ 
Path 1627: MET Setup Check with Pin cpuregs_reg[15][0]/CK 
Endpoint:   cpuregs_reg[15][0]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[2]/QN  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.065
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.435
- Arrival Time                  0.401
= Slack Time                    0.034
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[2]   | CK ^         |          |       |  -0.009 |    0.025 | 
     | cpu_state_reg[2]   | CK ^ -> QN ^ | DFFR_X1  | 0.092 |   0.083 |    0.117 | 
     | FE_OFC389_n_6184   | A ^ -> ZN v  | INV_X2   | 0.016 |   0.099 |    0.133 | 
     | FE_OFC391_n_6184   | A v -> ZN ^  | INV_X1   | 0.015 |   0.115 |    0.149 | 
     | g21                | A2 ^ -> ZN ^ | AND2_X2  | 0.039 |   0.153 |    0.187 | 
     | FE_RC_3181_0       | A2 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.192 |    0.226 | 
     | FE_OFC48_n_37230   | A ^ -> ZN v  | INV_X1   | 0.013 |   0.204 |    0.238 | 
     | g206168            | A1 v -> ZN ^ | NOR2_X2  | 0.031 |   0.235 |    0.269 | 
     | g206171            | A1 ^ -> ZN ^ | AND2_X4  | 0.048 |   0.284 |    0.318 | 
     | FE_RC_3255_0       | A1 ^ -> ZN v | NAND2_X4 | 0.035 |   0.319 |    0.353 | 
     | FE_OFC277_n_42926  | A v -> ZN ^  | INV_X4   | 0.025 |   0.343 |    0.377 | 
     | FE_RC_4178_0       | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.368 |    0.402 | 
     | g191504            | A2 ^ -> ZN v | NAND2_X1 | 0.013 |   0.381 |    0.415 | 
     | g208604            | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.401 |    0.435 | 
     | cpuregs_reg[15][0] | D ^          | DFF_X1   | 0.000 |   0.401 |    0.435 | 
     +---------------------------------------------------------------------------+ 
Path 1628: MET Setup Check with Pin count_instr_reg[5]/CK 
Endpoint:   count_instr_reg[5]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[6]/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.013
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.358
- Arrival Time                  0.324
= Slack Time                    0.034
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[6]   | CK ^         |          |       |  -0.009 |    0.025 | 
     | cpu_state_reg[6]   | CK ^ -> Q ^  | DFF_X1   | 0.117 |   0.108 |    0.142 | 
     | g207908            | A1 ^ -> ZN ^ | AND2_X4  | 0.045 |   0.153 |    0.187 | 
     | g207919            | A1 ^ -> ZN ^ | AND2_X2  | 0.047 |   0.199 |    0.234 | 
     | FE_OFC250_n_44701  | A ^ -> Z ^   | BUF_X2   | 0.038 |   0.237 |    0.271 | 
     | FE_OFC726_n_44701  | A ^ -> Z ^   | BUF_X2   | 0.051 |   0.288 |    0.322 | 
     | g172073            | A1 ^ -> ZN v | AOI22_X1 | 0.020 |   0.308 |    0.342 | 
     | g171950            | A v -> ZN ^  | INV_X1   | 0.016 |   0.324 |    0.358 | 
     | count_instr_reg[5] | D ^          | DFF_X1   | 0.000 |   0.324 |    0.358 | 
     +---------------------------------------------------------------------------+ 
Path 1629: MET Setup Check with Pin is_slli_srli_srai_reg/CK 
Endpoint:   is_slli_srli_srai_reg/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_rdata_q_reg[13]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.009
- Setup                         0.033
+ Phase Shift                   0.400
= Required Time                 0.358
- Arrival Time                  0.324
= Slack Time                    0.034
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | mem_rdata_q_reg[13]   | CK ^         |          |       |  -0.006 |    0.028 | 
     | mem_rdata_q_reg[13]   | CK ^ -> Q v  | DFF_X1   | 0.111 |   0.105 |    0.139 | 
     | g173011               | A1 v -> ZN ^ | NOR2_X1  | 0.069 |   0.174 |    0.208 | 
     | g172558               | A1 ^ -> ZN v | NAND2_X1 | 0.048 |   0.222 |    0.256 | 
     | g189061               | A2 v -> ZN ^ | NOR2_X1  | 0.050 |   0.272 |    0.306 | 
     | g185546               | A ^ -> ZN v  | AOI21_X1 | 0.023 |   0.295 |    0.329 | 
     | g207764               | A1 v -> ZN ^ | OAI22_X1 | 0.029 |   0.324 |    0.358 | 
     | is_slli_srli_srai_reg | D ^          | DFF_X1   | 0.000 |   0.324 |    0.358 | 
     +------------------------------------------------------------------------------+ 
Path 1630: MET Setup Check with Pin count_instr_reg[0]/CK 
Endpoint:   count_instr_reg[0]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[6]/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.014
- Setup                         0.064
+ Phase Shift                   0.400
= Required Time                 0.323
- Arrival Time                  0.288
= Slack Time                    0.034
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +--------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                    |              |         |       |  Time   |   Time   | 
     |--------------------+--------------+---------+-------+---------+----------| 
     | cpu_state_reg[6]   | CK ^         |         |       |  -0.009 |    0.025 | 
     | cpu_state_reg[6]   | CK ^ -> Q ^  | DFF_X1  | 0.117 |   0.108 |    0.142 | 
     | g207908            | A1 ^ -> ZN ^ | AND2_X4 | 0.045 |   0.153 |    0.187 | 
     | g207919            | A1 ^ -> ZN ^ | AND2_X2 | 0.047 |   0.199 |    0.234 | 
     | FE_OFC250_n_44701  | A ^ -> Z ^   | BUF_X2  | 0.038 |   0.237 |    0.271 | 
     | FE_OFC726_n_44701  | A ^ -> Z ^   | BUF_X2  | 0.051 |   0.288 |    0.322 | 
     | count_instr_reg[0] | D ^          | SDFF_X1 | 0.000 |   0.288 |    0.323 | 
     +--------------------------------------------------------------------------+ 
Path 1631: MET Setup Check with Pin cpuregs_reg[19][1]/CK 
Endpoint:   cpuregs_reg[19][1]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_branch_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.070
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.440
- Arrival Time                  0.406
= Slack Time                    0.035
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     | latched_branch_reg         | CK ^         |           |       |  -0.006 |    0.028 | 
     | latched_branch_reg         | CK ^ -> Q v  | DFF_X1    | 0.100 |   0.094 |    0.128 | 
     | FE_OCPC1504_latched_branch | A v -> Z v   | BUF_X4    | 0.028 |   0.122 |    0.157 | 
     | g193722                    | A1 v -> ZN v | OR2_X2    | 0.045 |   0.167 |    0.202 | 
     | FE_OFC194_n_29609          | A v -> Z v   | BUF_X8    | 0.031 |   0.198 |    0.233 | 
     | g171919                    | B1 v -> ZN ^ | OAI222_X4 | 0.088 |   0.286 |    0.321 | 
     | FE_OCPC2174_n_2206         | A ^ -> ZN v  | INV_X4    | 0.015 |   0.301 |    0.336 | 
     | FE_OCPC2176_n_2206         | A v -> ZN ^  | INV_X8    | 0.017 |   0.318 |    0.353 | 
     | FE_OCPC1660_n_2206         | A ^ -> Z ^   | BUF_X1    | 0.051 |   0.369 |    0.404 | 
     | g206441                    | A2 ^ -> ZN v | NAND2_X1  | 0.018 |   0.387 |    0.421 | 
     | g169093                    | A v -> ZN ^  | OAI21_X1  | 0.019 |   0.406 |    0.440 | 
     | cpuregs_reg[19][1]         | D ^          | DFF_X1    | 0.000 |   0.406 |    0.440 | 
     +------------------------------------------------------------------------------------+ 
Path 1632: MET Setup Check with Pin mem_wdata_reg[11]/CK 
Endpoint:   mem_wdata_reg[11]/D (^) checked with  leading edge of 'clk'
Beginpoint: resetn              (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.002
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.367
- Arrival Time                  0.332
= Slack Time                    0.035
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                    |              |           |       |  Time   |   Time   | 
     |--------------------+--------------+-----------+-------+---------+----------| 
     |                    | resetn v     |           |       |   0.000 |    0.035 | 
     | FE_OCPC1264_resetn | A v -> Z v   | CLKBUF_X3 | 0.096 |   0.096 |    0.131 | 
     | g203214            | A3 v -> ZN v | AND3_X1   | 0.065 |   0.161 |    0.196 | 
     | g203213            | A2 v -> ZN ^ | NAND2_X1  | 0.021 |   0.182 |    0.217 | 
     | FE_OFC52_n_39926   | A ^ -> ZN v  | INV_X2    | 0.019 |   0.201 |    0.236 | 
     | FE_OFC55_n_39926   | A v -> ZN ^  | INV_X2    | 0.066 |   0.267 |    0.301 | 
     | g201709            | B1 ^ -> ZN v | AOI22_X1  | 0.037 |   0.304 |    0.339 | 
     | g171547            | A v -> ZN ^  | OAI21_X1  | 0.028 |   0.332 |    0.367 | 
     | mem_wdata_reg[11]  | D ^          | DFF_X1    | 0.000 |   0.332 |    0.367 | 
     +----------------------------------------------------------------------------+ 
Path 1633: MET Setup Check with Pin cpuregs_reg[17][1]/CK 
Endpoint:   cpuregs_reg[17][1]/D (v) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.067
- Setup                         0.025
+ Phase Shift                   0.400
= Required Time                 0.442
- Arrival Time                  0.406
= Slack Time                    0.035
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |   0.019 |    0.055 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.148 | 
     | g173022            | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.175 | 
     | FE_RC_2515_0       | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.184 | 
     | FE_RC_2513_0       | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.204 | 
     | FE_RC_2512_0       | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.228 | 
     | g30                | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.244 | 
     | g205985            | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.294 | 
     | g207586            | A1 ^ -> ZN ^ | AND2_X4  | 0.049 |   0.308 |    0.343 | 
     | g208947            | A1 ^ -> ZN ^ | AND2_X2  | 0.038 |   0.346 |    0.381 | 
     | FE_OFC293_n_45732  | A ^ -> ZN v  | INV_X4   | 0.018 |   0.363 |    0.399 | 
     | FE_OFC295_n_45732  | A v -> ZN ^  | INV_X4   | 0.021 |   0.385 |    0.420 | 
     | g190289            | B1 ^ -> ZN v | OAI22_X1 | 0.022 |   0.406 |    0.442 | 
     | cpuregs_reg[17][1] | D v          | DFF_X1   | 0.000 |   0.406 |    0.442 | 
     +---------------------------------------------------------------------------+ 
Path 1634: MET Setup Check with Pin cpuregs_reg[15][1]/CK 
Endpoint:   cpuregs_reg[15][1]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[2]/QN  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.064
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.434
- Arrival Time                  0.398
= Slack Time                    0.035
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[2]   | CK ^         |          |       |  -0.009 |    0.026 | 
     | cpu_state_reg[2]   | CK ^ -> QN ^ | DFFR_X1  | 0.092 |   0.083 |    0.118 | 
     | FE_OFC389_n_6184   | A ^ -> ZN v  | INV_X2   | 0.016 |   0.099 |    0.135 | 
     | FE_OFC391_n_6184   | A v -> ZN ^  | INV_X1   | 0.015 |   0.115 |    0.150 | 
     | g21                | A2 ^ -> ZN ^ | AND2_X2  | 0.039 |   0.153 |    0.188 | 
     | FE_RC_3181_0       | A2 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.192 |    0.227 | 
     | FE_OFC48_n_37230   | A ^ -> ZN v  | INV_X1   | 0.013 |   0.204 |    0.239 | 
     | g206168            | A1 v -> ZN ^ | NOR2_X2  | 0.031 |   0.235 |    0.271 | 
     | g206171            | A1 ^ -> ZN ^ | AND2_X4  | 0.048 |   0.284 |    0.319 | 
     | FE_RC_3255_0       | A1 ^ -> ZN v | NAND2_X4 | 0.035 |   0.319 |    0.354 | 
     | FE_OFC277_n_42926  | A v -> ZN ^  | INV_X4   | 0.025 |   0.343 |    0.378 | 
     | FE_RC_4178_0       | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.368 |    0.403 | 
     | g202883            | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.380 |    0.415 | 
     | g206351            | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.398 |    0.434 | 
     | cpuregs_reg[15][1] | D ^          | DFF_X1   | 0.000 |   0.398 |    0.434 | 
     +---------------------------------------------------------------------------+ 
Path 1635: MET Setup Check with Pin cpuregs_reg[17][3]/CK 
Endpoint:   cpuregs_reg[17][3]/D (v) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.067
- Setup                         0.025
+ Phase Shift                   0.400
= Required Time                 0.442
- Arrival Time                  0.406
= Slack Time                    0.036
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |   0.019 |    0.055 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.149 | 
     | g173022            | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.175 | 
     | FE_RC_2515_0       | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.184 | 
     | FE_RC_2513_0       | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.204 | 
     | FE_RC_2512_0       | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.229 | 
     | g30                | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.245 | 
     | g205985            | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.295 | 
     | g207586            | A1 ^ -> ZN ^ | AND2_X4  | 0.049 |   0.308 |    0.343 | 
     | g208947            | A1 ^ -> ZN ^ | AND2_X2  | 0.038 |   0.346 |    0.382 | 
     | FE_OFC293_n_45732  | A ^ -> ZN v  | INV_X4   | 0.018 |   0.363 |    0.399 | 
     | FE_OFC295_n_45732  | A v -> ZN ^  | INV_X4   | 0.021 |   0.385 |    0.421 | 
     | g190287            | B1 ^ -> ZN v | OAI22_X1 | 0.021 |   0.406 |    0.442 | 
     | cpuregs_reg[17][3] | D v          | DFF_X1   | 0.000 |   0.406 |    0.442 | 
     +---------------------------------------------------------------------------+ 
Path 1636: MET Setup Check with Pin mem_wdata_reg[31]/CK 
Endpoint:   mem_wdata_reg[31]/SE (^) checked with  leading edge of 'clk'
Beginpoint: resetn               (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.013
- Setup                         0.089
+ Phase Shift                   0.400
= Required Time                 0.297
- Arrival Time                  0.262
= Slack Time                    0.036
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                    |              |           |       |  Time   |   Time   | 
     |--------------------+--------------+-----------+-------+---------+----------| 
     |                    | resetn v     |           |       |   0.000 |    0.036 | 
     | FE_OCPC1264_resetn | A v -> Z v   | CLKBUF_X3 | 0.096 |   0.096 |    0.132 | 
     | g203214            | A3 v -> ZN v | AND3_X1   | 0.065 |   0.161 |    0.197 | 
     | g203213            | A2 v -> ZN ^ | NAND2_X1  | 0.021 |   0.182 |    0.218 | 
     | FE_OFC52_n_39926   | A ^ -> ZN v  | INV_X2    | 0.019 |   0.201 |    0.237 | 
     | FE_OFC54_n_39926   | A v -> ZN ^  | INV_X1    | 0.060 |   0.261 |    0.297 | 
     | mem_wdata_reg[31]  | SE ^         | SDFF_X1   | 0.001 |   0.262 |    0.297 | 
     +----------------------------------------------------------------------------+ 
Path 1637: MET Setup Check with Pin mem_wdata_reg[30]/CK 
Endpoint:   mem_wdata_reg[30]/SE (^) checked with  leading edge of 'clk'
Beginpoint: resetn               (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.013
- Setup                         0.089
+ Phase Shift                   0.400
= Required Time                 0.297
- Arrival Time                  0.262
= Slack Time                    0.036
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                    |              |           |       |  Time   |   Time   | 
     |--------------------+--------------+-----------+-------+---------+----------| 
     |                    | resetn v     |           |       |   0.000 |    0.036 | 
     | FE_OCPC1264_resetn | A v -> Z v   | CLKBUF_X3 | 0.096 |   0.096 |    0.132 | 
     | g203214            | A3 v -> ZN v | AND3_X1   | 0.065 |   0.161 |    0.197 | 
     | g203213            | A2 v -> ZN ^ | NAND2_X1  | 0.021 |   0.182 |    0.218 | 
     | FE_OFC52_n_39926   | A ^ -> ZN v  | INV_X2    | 0.019 |   0.201 |    0.237 | 
     | FE_OFC54_n_39926   | A v -> ZN ^  | INV_X1    | 0.060 |   0.261 |    0.297 | 
     | mem_wdata_reg[30]  | SE ^         | SDFF_X1   | 0.001 |   0.262 |    0.297 | 
     +----------------------------------------------------------------------------+ 
Path 1638: MET Setup Check with Pin mem_wdata_reg[29]/CK 
Endpoint:   mem_wdata_reg[29]/SE (^) checked with  leading edge of 'clk'
Beginpoint: resetn               (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.013
- Setup                         0.089
+ Phase Shift                   0.400
= Required Time                 0.297
- Arrival Time                  0.261
= Slack Time                    0.036
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                    |              |           |       |  Time   |   Time   | 
     |--------------------+--------------+-----------+-------+---------+----------| 
     |                    | resetn v     |           |       |   0.000 |    0.036 | 
     | FE_OCPC1264_resetn | A v -> Z v   | CLKBUF_X3 | 0.096 |   0.096 |    0.132 | 
     | g203214            | A3 v -> ZN v | AND3_X1   | 0.065 |   0.161 |    0.197 | 
     | g203213            | A2 v -> ZN ^ | NAND2_X1  | 0.021 |   0.182 |    0.218 | 
     | FE_OFC52_n_39926   | A ^ -> ZN v  | INV_X2    | 0.019 |   0.201 |    0.237 | 
     | FE_OFC54_n_39926   | A v -> ZN ^  | INV_X1    | 0.060 |   0.261 |    0.297 | 
     | mem_wdata_reg[29]  | SE ^         | SDFF_X1   | 0.000 |   0.261 |    0.297 | 
     +----------------------------------------------------------------------------+ 
Path 1639: MET Setup Check with Pin mem_wdata_reg[28]/CK 
Endpoint:   mem_wdata_reg[28]/SE (^) checked with  leading edge of 'clk'
Beginpoint: resetn               (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.013
- Setup                         0.089
+ Phase Shift                   0.400
= Required Time                 0.297
- Arrival Time                  0.261
= Slack Time                    0.036
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                    |              |           |       |  Time   |   Time   | 
     |--------------------+--------------+-----------+-------+---------+----------| 
     |                    | resetn v     |           |       |   0.000 |    0.036 | 
     | FE_OCPC1264_resetn | A v -> Z v   | CLKBUF_X3 | 0.096 |   0.096 |    0.132 | 
     | g203214            | A3 v -> ZN v | AND3_X1   | 0.065 |   0.161 |    0.197 | 
     | g203213            | A2 v -> ZN ^ | NAND2_X1  | 0.021 |   0.182 |    0.218 | 
     | FE_OFC52_n_39926   | A ^ -> ZN v  | INV_X2    | 0.019 |   0.201 |    0.237 | 
     | FE_OFC54_n_39926   | A v -> ZN ^  | INV_X1    | 0.060 |   0.261 |    0.297 | 
     | mem_wdata_reg[28]  | SE ^         | SDFF_X1   | 0.000 |   0.261 |    0.297 | 
     +----------------------------------------------------------------------------+ 
Path 1640: MET Setup Check with Pin mem_wdata_reg[27]/CK 
Endpoint:   mem_wdata_reg[27]/SE (^) checked with  leading edge of 'clk'
Beginpoint: resetn               (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.013
- Setup                         0.089
+ Phase Shift                   0.400
= Required Time                 0.297
- Arrival Time                  0.261
= Slack Time                    0.036
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                    |              |           |       |  Time   |   Time   | 
     |--------------------+--------------+-----------+-------+---------+----------| 
     |                    | resetn v     |           |       |   0.000 |    0.036 | 
     | FE_OCPC1264_resetn | A v -> Z v   | CLKBUF_X3 | 0.096 |   0.096 |    0.132 | 
     | g203214            | A3 v -> ZN v | AND3_X1   | 0.065 |   0.161 |    0.197 | 
     | g203213            | A2 v -> ZN ^ | NAND2_X1  | 0.021 |   0.182 |    0.218 | 
     | FE_OFC52_n_39926   | A ^ -> ZN v  | INV_X2    | 0.019 |   0.201 |    0.237 | 
     | FE_OFC54_n_39926   | A v -> ZN ^  | INV_X1    | 0.060 |   0.261 |    0.297 | 
     | mem_wdata_reg[27]  | SE ^         | SDFF_X1   | 0.000 |   0.261 |    0.297 | 
     +----------------------------------------------------------------------------+ 
Path 1641: MET Setup Check with Pin count_instr_reg[8]/CK 
Endpoint:   count_instr_reg[8]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[6]/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.014
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.358
- Arrival Time                  0.322
= Slack Time                    0.036
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[6]   | CK ^         |          |       |  -0.009 |    0.027 | 
     | cpu_state_reg[6]   | CK ^ -> Q ^  | DFF_X1   | 0.117 |   0.108 |    0.144 | 
     | g207908            | A1 ^ -> ZN ^ | AND2_X4  | 0.045 |   0.153 |    0.189 | 
     | g207919            | A1 ^ -> ZN ^ | AND2_X2  | 0.047 |   0.199 |    0.236 | 
     | FE_OFC250_n_44701  | A ^ -> Z ^   | BUF_X2   | 0.038 |   0.237 |    0.273 | 
     | FE_OFC726_n_44701  | A ^ -> Z ^   | BUF_X2   | 0.051 |   0.288 |    0.324 | 
     | g172072            | A1 ^ -> ZN v | AOI22_X1 | 0.020 |   0.308 |    0.344 | 
     | g171949            | A v -> ZN ^  | INV_X1   | 0.014 |   0.322 |    0.358 | 
     | count_instr_reg[8] | D ^          | DFF_X1   | 0.000 |   0.322 |    0.358 | 
     +---------------------------------------------------------------------------+ 
Path 1642: MET Setup Check with Pin mem_wdata_reg[10]/CK 
Endpoint:   mem_wdata_reg[10]/D (^) checked with  leading edge of 'clk'
Beginpoint: resetn              (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.002
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.366
- Arrival Time                  0.330
= Slack Time                    0.037
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                    |              |           |       |  Time   |   Time   | 
     |--------------------+--------------+-----------+-------+---------+----------| 
     |                    | resetn v     |           |       |   0.000 |    0.037 | 
     | FE_OCPC1264_resetn | A v -> Z v   | CLKBUF_X3 | 0.096 |   0.096 |    0.133 | 
     | g203214            | A3 v -> ZN v | AND3_X1   | 0.065 |   0.161 |    0.198 | 
     | g203213            | A2 v -> ZN ^ | NAND2_X1  | 0.021 |   0.182 |    0.219 | 
     | FE_OFC52_n_39926   | A ^ -> ZN v  | INV_X2    | 0.019 |   0.201 |    0.238 | 
     | FE_OFC55_n_39926   | A v -> ZN ^  | INV_X2    | 0.066 |   0.267 |    0.303 | 
     | g201706            | B1 ^ -> ZN v | AOI22_X1  | 0.037 |   0.303 |    0.340 | 
     | g171546            | A v -> ZN ^  | OAI21_X1  | 0.026 |   0.330 |    0.366 | 
     | mem_wdata_reg[10]  | D ^          | DFF_X1    | 0.000 |   0.330 |    0.366 | 
     +----------------------------------------------------------------------------+ 
Path 1643: MET Setup Check with Pin mem_rdata_q_reg[27]/CK 
Endpoint:   mem_rdata_q_reg[27]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q        (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.009
- Setup                         0.087
+ Phase Shift                   0.400
= Required Time                 0.304
- Arrival Time                  0.268
= Slack Time                    0.037
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     | mem_valid_reg       | CK ^         |         |       |  -0.013 |    0.023 | 
     | mem_valid_reg       | CK ^ -> Q v  | DFF_X1  | 0.101 |   0.088 |    0.125 | 
     | g192174             | A1 v -> ZN v | AND2_X4 | 0.029 |   0.117 |    0.154 | 
     | FE_OCPC1319_n_28108 | A v -> Z v   | BUF_X2  | 0.030 |   0.148 |    0.184 | 
     | FE_OCPC2181_n_28108 | A v -> ZN ^  | INV_X4  | 0.029 |   0.177 |    0.213 | 
     | FE_OCPC2184_n_28108 | A ^ -> Z ^   | BUF_X2  | 0.042 |   0.218 |    0.255 | 
     | FE_OCPC1592_n_28110 | A ^ -> Z ^   | BUF_X2  | 0.049 |   0.267 |    0.304 | 
     | mem_rdata_q_reg[27] | SE ^         | SDFF_X1 | 0.001 |   0.268 |    0.304 | 
     +---------------------------------------------------------------------------+ 
Path 1644: MET Setup Check with Pin mem_rdata_q_reg[26]/CK 
Endpoint:   mem_rdata_q_reg[26]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q        (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.009
- Setup                         0.087
+ Phase Shift                   0.400
= Required Time                 0.304
- Arrival Time                  0.268
= Slack Time                    0.037
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     | mem_valid_reg       | CK ^         |         |       |  -0.013 |    0.023 | 
     | mem_valid_reg       | CK ^ -> Q v  | DFF_X1  | 0.101 |   0.088 |    0.125 | 
     | g192174             | A1 v -> ZN v | AND2_X4 | 0.029 |   0.117 |    0.154 | 
     | FE_OCPC1319_n_28108 | A v -> Z v   | BUF_X2  | 0.030 |   0.148 |    0.184 | 
     | FE_OCPC2181_n_28108 | A v -> ZN ^  | INV_X4  | 0.029 |   0.177 |    0.213 | 
     | FE_OCPC2184_n_28108 | A ^ -> Z ^   | BUF_X2  | 0.042 |   0.218 |    0.255 | 
     | FE_OCPC1592_n_28110 | A ^ -> Z ^   | BUF_X2  | 0.049 |   0.267 |    0.304 | 
     | mem_rdata_q_reg[26] | SE ^         | SDFF_X1 | 0.001 |   0.268 |    0.304 | 
     +---------------------------------------------------------------------------+ 
Path 1645: MET Setup Check with Pin mem_rdata_q_reg[25]/CK 
Endpoint:   mem_rdata_q_reg[25]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q        (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.009
- Setup                         0.087
+ Phase Shift                   0.400
= Required Time                 0.304
- Arrival Time                  0.268
= Slack Time                    0.037
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     | mem_valid_reg       | CK ^         |         |       |  -0.013 |    0.023 | 
     | mem_valid_reg       | CK ^ -> Q v  | DFF_X1  | 0.101 |   0.088 |    0.125 | 
     | g192174             | A1 v -> ZN v | AND2_X4 | 0.029 |   0.117 |    0.154 | 
     | FE_OCPC1319_n_28108 | A v -> Z v   | BUF_X2  | 0.030 |   0.148 |    0.184 | 
     | FE_OCPC2181_n_28108 | A v -> ZN ^  | INV_X4  | 0.029 |   0.177 |    0.213 | 
     | FE_OCPC2184_n_28108 | A ^ -> Z ^   | BUF_X2  | 0.042 |   0.218 |    0.255 | 
     | FE_OCPC1592_n_28110 | A ^ -> Z ^   | BUF_X2  | 0.049 |   0.267 |    0.304 | 
     | mem_rdata_q_reg[25] | SE ^         | SDFF_X1 | 0.001 |   0.268 |    0.304 | 
     +---------------------------------------------------------------------------+ 
Path 1646: MET Setup Check with Pin mem_rdata_q_reg[7]/CK 
Endpoint:   mem_rdata_q_reg[7]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q       (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.009
- Setup                         0.087
+ Phase Shift                   0.400
= Required Time                 0.304
- Arrival Time                  0.267
= Slack Time                    0.037
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     | mem_valid_reg       | CK ^         |         |       |  -0.013 |    0.023 | 
     | mem_valid_reg       | CK ^ -> Q v  | DFF_X1  | 0.101 |   0.088 |    0.125 | 
     | g192174             | A1 v -> ZN v | AND2_X4 | 0.029 |   0.117 |    0.154 | 
     | FE_OCPC1319_n_28108 | A v -> Z v   | BUF_X2  | 0.030 |   0.148 |    0.185 | 
     | FE_OCPC2181_n_28108 | A v -> ZN ^  | INV_X4  | 0.029 |   0.177 |    0.213 | 
     | FE_OCPC2184_n_28108 | A ^ -> Z ^   | BUF_X2  | 0.042 |   0.218 |    0.255 | 
     | FE_OCPC1592_n_28110 | A ^ -> Z ^   | BUF_X2  | 0.049 |   0.267 |    0.304 | 
     | mem_rdata_q_reg[7]  | SE ^         | SDFF_X1 | 0.000 |   0.267 |    0.304 | 
     +---------------------------------------------------------------------------+ 
Path 1647: MET Setup Check with Pin instr_rdcycleh_reg/CK 
Endpoint:   instr_rdcycleh_reg/D  (^) checked with  leading edge of 'clk'
Beginpoint: mem_rdata_q_reg[24]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.009
- Setup                         0.034
+ Phase Shift                   0.400
= Required Time                 0.357
- Arrival Time                  0.320
= Slack Time                    0.037
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | mem_rdata_q_reg[24] | CK ^         |          |       |  -0.009 |    0.028 | 
     | mem_rdata_q_reg[24] | CK ^ -> Q v  | SDFF_X1  | 0.103 |   0.094 |    0.131 | 
     | g172595             | A4 v -> ZN ^ | NOR4_X1  | 0.088 |   0.181 |    0.219 | 
     | g203892             | A3 ^ -> ZN ^ | AND3_X1  | 0.054 |   0.236 |    0.273 | 
     | g196093             | A1 ^ -> ZN ^ | AND2_X2  | 0.033 |   0.269 |    0.306 | 
     | g196097             | A2 ^ -> ZN v | NAND3_X1 | 0.020 |   0.289 |    0.326 | 
     | g207758             | A1 v -> ZN ^ | OAI22_X1 | 0.030 |   0.320 |    0.357 | 
     | instr_rdcycleh_reg  | D ^          | DFF_X2   | 0.000 |   0.320 |    0.357 | 
     +----------------------------------------------------------------------------+ 
Path 1648: MET Setup Check with Pin mem_wdata_reg[0]/CK 
Endpoint:   mem_wdata_reg[0]/SE (^) checked with  leading edge of 'clk'
Beginpoint: resetn              (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.005
- Setup                         0.090
+ Phase Shift                   0.400
= Required Time                 0.305
- Arrival Time                  0.268
= Slack Time                    0.037
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                    |              |           |       |  Time   |   Time   | 
     |--------------------+--------------+-----------+-------+---------+----------| 
     |                    | resetn v     |           |       |   0.000 |    0.037 | 
     | FE_OCPC1264_resetn | A v -> Z v   | CLKBUF_X3 | 0.096 |   0.096 |    0.133 | 
     | g203214            | A3 v -> ZN v | AND3_X1   | 0.065 |   0.161 |    0.198 | 
     | g203213            | A2 v -> ZN ^ | NAND2_X1  | 0.021 |   0.182 |    0.219 | 
     | FE_OFC52_n_39926   | A ^ -> ZN v  | INV_X2    | 0.019 |   0.201 |    0.238 | 
     | FE_OFC55_n_39926   | A v -> ZN ^  | INV_X2    | 0.066 |   0.267 |    0.304 | 
     | mem_wdata_reg[0]   | SE ^         | SDFF_X1   | 0.001 |   0.268 |    0.305 | 
     +----------------------------------------------------------------------------+ 
Path 1649: MET Setup Check with Pin mem_wdata_reg[25]/CK 
Endpoint:   mem_wdata_reg[25]/SE (^) checked with  leading edge of 'clk'
Beginpoint: resetn               (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.005
- Setup                         0.090
+ Phase Shift                   0.400
= Required Time                 0.305
- Arrival Time                  0.268
= Slack Time                    0.037
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                    |              |           |       |  Time   |   Time   | 
     |--------------------+--------------+-----------+-------+---------+----------| 
     |                    | resetn v     |           |       |   0.000 |    0.037 | 
     | FE_OCPC1264_resetn | A v -> Z v   | CLKBUF_X3 | 0.096 |   0.096 |    0.134 | 
     | g203214            | A3 v -> ZN v | AND3_X1   | 0.065 |   0.161 |    0.199 | 
     | g203213            | A2 v -> ZN ^ | NAND2_X1  | 0.021 |   0.182 |    0.220 | 
     | FE_OFC52_n_39926   | A ^ -> ZN v  | INV_X2    | 0.019 |   0.201 |    0.238 | 
     | FE_OFC55_n_39926   | A v -> ZN ^  | INV_X2    | 0.066 |   0.267 |    0.304 | 
     | mem_wdata_reg[25]  | SE ^         | SDFF_X1   | 0.001 |   0.268 |    0.305 | 
     +----------------------------------------------------------------------------+ 
Path 1650: MET Setup Check with Pin mem_wdata_reg[24]/CK 
Endpoint:   mem_wdata_reg[24]/SE (^) checked with  leading edge of 'clk'
Beginpoint: resetn               (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.005
- Setup                         0.090
+ Phase Shift                   0.400
= Required Time                 0.305
- Arrival Time                  0.268
= Slack Time                    0.037
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                    |              |           |       |  Time   |   Time   | 
     |--------------------+--------------+-----------+-------+---------+----------| 
     |                    | resetn v     |           |       |   0.000 |    0.037 | 
     | FE_OCPC1264_resetn | A v -> Z v   | CLKBUF_X3 | 0.096 |   0.096 |    0.134 | 
     | g203214            | A3 v -> ZN v | AND3_X1   | 0.065 |   0.161 |    0.199 | 
     | g203213            | A2 v -> ZN ^ | NAND2_X1  | 0.021 |   0.182 |    0.220 | 
     | FE_OFC52_n_39926   | A ^ -> ZN v  | INV_X2    | 0.019 |   0.201 |    0.238 | 
     | FE_OFC55_n_39926   | A v -> ZN ^  | INV_X2    | 0.066 |   0.267 |    0.304 | 
     | mem_wdata_reg[24]  | SE ^         | SDFF_X1   | 0.001 |   0.268 |    0.305 | 
     +----------------------------------------------------------------------------+ 
Path 1651: MET Setup Check with Pin mem_wdata_reg[7]/CK 
Endpoint:   mem_wdata_reg[7]/SE (^) checked with  leading edge of 'clk'
Beginpoint: resetn              (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.005
- Setup                         0.090
+ Phase Shift                   0.400
= Required Time                 0.305
- Arrival Time                  0.268
= Slack Time                    0.037
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                    |              |           |       |  Time   |   Time   | 
     |--------------------+--------------+-----------+-------+---------+----------| 
     |                    | resetn v     |           |       |   0.000 |    0.037 | 
     | FE_OCPC1264_resetn | A v -> Z v   | CLKBUF_X3 | 0.096 |   0.096 |    0.134 | 
     | g203214            | A3 v -> ZN v | AND3_X1   | 0.065 |   0.161 |    0.199 | 
     | g203213            | A2 v -> ZN ^ | NAND2_X1  | 0.021 |   0.182 |    0.220 | 
     | FE_OFC52_n_39926   | A ^ -> ZN v  | INV_X2    | 0.019 |   0.201 |    0.238 | 
     | FE_OFC55_n_39926   | A v -> ZN ^  | INV_X2    | 0.066 |   0.267 |    0.304 | 
     | mem_wdata_reg[7]   | SE ^         | SDFF_X1   | 0.001 |   0.268 |    0.305 | 
     +----------------------------------------------------------------------------+ 
Path 1652: MET Setup Check with Pin mem_wdata_reg[3]/CK 
Endpoint:   mem_wdata_reg[3]/SE (^) checked with  leading edge of 'clk'
Beginpoint: resetn              (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.005
- Setup                         0.090
+ Phase Shift                   0.400
= Required Time                 0.305
- Arrival Time                  0.268
= Slack Time                    0.037
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                    |              |           |       |  Time   |   Time   | 
     |--------------------+--------------+-----------+-------+---------+----------| 
     |                    | resetn v     |           |       |   0.000 |    0.037 | 
     | FE_OCPC1264_resetn | A v -> Z v   | CLKBUF_X3 | 0.096 |   0.096 |    0.134 | 
     | g203214            | A3 v -> ZN v | AND3_X1   | 0.065 |   0.161 |    0.199 | 
     | g203213            | A2 v -> ZN ^ | NAND2_X1  | 0.021 |   0.182 |    0.220 | 
     | FE_OFC52_n_39926   | A ^ -> ZN v  | INV_X2    | 0.019 |   0.201 |    0.238 | 
     | FE_OFC55_n_39926   | A v -> ZN ^  | INV_X2    | 0.066 |   0.267 |    0.304 | 
     | mem_wdata_reg[3]   | SE ^         | SDFF_X1   | 0.001 |   0.268 |    0.305 | 
     +----------------------------------------------------------------------------+ 
Path 1653: MET Setup Check with Pin mem_wdata_reg[1]/CK 
Endpoint:   mem_wdata_reg[1]/SE (^) checked with  leading edge of 'clk'
Beginpoint: resetn              (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.005
- Setup                         0.090
+ Phase Shift                   0.400
= Required Time                 0.305
- Arrival Time                  0.268
= Slack Time                    0.037
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                    |              |           |       |  Time   |   Time   | 
     |--------------------+--------------+-----------+-------+---------+----------| 
     |                    | resetn v     |           |       |   0.000 |    0.037 | 
     | FE_OCPC1264_resetn | A v -> Z v   | CLKBUF_X3 | 0.096 |   0.096 |    0.134 | 
     | g203214            | A3 v -> ZN v | AND3_X1   | 0.065 |   0.161 |    0.199 | 
     | g203213            | A2 v -> ZN ^ | NAND2_X1  | 0.021 |   0.182 |    0.220 | 
     | FE_OFC52_n_39926   | A ^ -> ZN v  | INV_X2    | 0.019 |   0.201 |    0.238 | 
     | FE_OFC55_n_39926   | A v -> ZN ^  | INV_X2    | 0.066 |   0.267 |    0.304 | 
     | mem_wdata_reg[1]   | SE ^         | SDFF_X1   | 0.001 |   0.268 |    0.305 | 
     +----------------------------------------------------------------------------+ 
Path 1654: MET Setup Check with Pin mem_wdata_reg[2]/CK 
Endpoint:   mem_wdata_reg[2]/SE (^) checked with  leading edge of 'clk'
Beginpoint: resetn              (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.005
- Setup                         0.090
+ Phase Shift                   0.400
= Required Time                 0.305
- Arrival Time                  0.268
= Slack Time                    0.038
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                    |              |           |       |  Time   |   Time   | 
     |--------------------+--------------+-----------+-------+---------+----------| 
     |                    | resetn v     |           |       |   0.000 |    0.038 | 
     | FE_OCPC1264_resetn | A v -> Z v   | CLKBUF_X3 | 0.096 |   0.096 |    0.134 | 
     | g203214            | A3 v -> ZN v | AND3_X1   | 0.065 |   0.161 |    0.199 | 
     | g203213            | A2 v -> ZN ^ | NAND2_X1  | 0.021 |   0.182 |    0.220 | 
     | FE_OFC52_n_39926   | A ^ -> ZN v  | INV_X2    | 0.019 |   0.201 |    0.238 | 
     | FE_OFC55_n_39926   | A v -> ZN ^  | INV_X2    | 0.066 |   0.267 |    0.304 | 
     | mem_wdata_reg[2]   | SE ^         | SDFF_X1   | 0.001 |   0.268 |    0.305 | 
     +----------------------------------------------------------------------------+ 
Path 1655: MET Setup Check with Pin cpuregs_reg[11][6]/CK 
Endpoint:   cpuregs_reg[11][6]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.073
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.442
- Arrival Time                  0.405
= Slack Time                    0.038
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.005
     = Beginpoint Arrival Time       -0.005
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]        | CK ^         |           |       |  -0.005 |    0.033 | 
     | reg_pc_reg[2]        | CK ^ -> Q ^  | DFF_X1    | 0.137 |   0.133 |    0.171 | 
     | FE_OCPC1104_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.033 |   0.166 |    0.203 | 
     | add_1312_30_g188917  | A2 ^ -> ZN ^ | AND2_X1   | 0.047 |   0.213 |    0.251 | 
     | g184263              | A2 ^ -> ZN ^ | AND2_X1   | 0.042 |   0.254 |    0.292 | 
     | g196493              | A ^ -> ZN v  | XNOR2_X2  | 0.018 |   0.273 |    0.311 | 
     | FE_RC_1235_0         | C1 v -> ZN ^ | OAI211_X4 | 0.038 |   0.311 |    0.349 | 
     | FE_OCPC1582_n_45818  | A ^ -> ZN v  | INV_X8    | 0.017 |   0.329 |    0.366 | 
     | FE_OCPC1585_n_45818  | A v -> ZN ^  | INV_X4    | 0.037 |   0.365 |    0.403 | 
     | g194431              | A2 ^ -> ZN v | NAND2_X1  | 0.020 |   0.385 |    0.423 | 
     | g169916              | A v -> ZN ^  | OAI21_X1  | 0.019 |   0.405 |    0.442 | 
     | cpuregs_reg[11][6]   | D ^          | DFF_X1    | 0.000 |   0.405 |    0.442 | 
     +------------------------------------------------------------------------------+ 
Path 1656: MET Setup Check with Pin count_instr_reg[2]/CK 
Endpoint:   count_instr_reg[2]/D   (^) checked with  leading edge of 'clk'
Beginpoint: decoder_trigger_reg/QN (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.014
- Setup                         0.033
+ Phase Shift                   0.400
= Required Time                 0.352
- Arrival Time                  0.315
= Slack Time                    0.038
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | decoder_trigger_reg | CK ^         |          |       |  -0.006 |    0.032 | 
     | decoder_trigger_reg | CK ^ -> QN ^ | DFF_X1   | 0.117 |   0.111 |    0.149 | 
     | g172783             | A1 ^ -> ZN ^ | OR2_X1   | 0.048 |   0.159 |    0.196 | 
     | g172721_0_0         | A1 ^ -> ZN ^ | AND2_X2  | 0.068 |   0.227 |    0.265 | 
     | g172590             | A ^ -> ZN v  | INV_X1   | 0.044 |   0.271 |    0.309 | 
     | g199964             | B1 v -> ZN ^ | OAI22_X1 | 0.044 |   0.315 |    0.352 | 
     | count_instr_reg[2]  | D ^          | DFF_X1   | 0.000 |   0.315 |    0.352 | 
     +----------------------------------------------------------------------------+ 
Path 1657: MET Setup Check with Pin mem_wdata_reg[13]/CK 
Endpoint:   mem_wdata_reg[13]/D (^) checked with  leading edge of 'clk'
Beginpoint: resetn              (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.002
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.366
- Arrival Time                  0.329
= Slack Time                    0.038
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                    |              |           |       |  Time   |   Time   | 
     |--------------------+--------------+-----------+-------+---------+----------| 
     |                    | resetn v     |           |       |   0.000 |    0.038 | 
     | FE_OCPC1264_resetn | A v -> Z v   | CLKBUF_X3 | 0.096 |   0.096 |    0.134 | 
     | g203214            | A3 v -> ZN v | AND3_X1   | 0.065 |   0.161 |    0.199 | 
     | g203213            | A2 v -> ZN ^ | NAND2_X1  | 0.021 |   0.182 |    0.220 | 
     | FE_OFC52_n_39926   | A ^ -> ZN v  | INV_X2    | 0.019 |   0.201 |    0.239 | 
     | FE_OFC55_n_39926   | A v -> ZN ^  | INV_X2    | 0.066 |   0.267 |    0.305 | 
     | g201695            | B1 ^ -> ZN v | AOI22_X1  | 0.036 |   0.302 |    0.340 | 
     | g171548            | A v -> ZN ^  | OAI21_X1  | 0.026 |   0.329 |    0.366 | 
     | mem_wdata_reg[13]  | D ^          | DFF_X1    | 0.000 |   0.329 |    0.366 | 
     +----------------------------------------------------------------------------+ 
Path 1658: MET Setup Check with Pin mem_wdata_reg[14]/CK 
Endpoint:   mem_wdata_reg[14]/D (^) checked with  leading edge of 'clk'
Beginpoint: resetn              (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.002
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.367
- Arrival Time                  0.329
= Slack Time                    0.038
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                    |              |           |       |  Time   |   Time   | 
     |--------------------+--------------+-----------+-------+---------+----------| 
     |                    | resetn v     |           |       |   0.000 |    0.038 | 
     | FE_OCPC1264_resetn | A v -> Z v   | CLKBUF_X3 | 0.096 |   0.096 |    0.134 | 
     | g203214            | A3 v -> ZN v | AND3_X1   | 0.065 |   0.161 |    0.199 | 
     | g203213            | A2 v -> ZN ^ | NAND2_X1  | 0.021 |   0.182 |    0.220 | 
     | FE_OFC52_n_39926   | A ^ -> ZN v  | INV_X2    | 0.019 |   0.201 |    0.239 | 
     | FE_OFC55_n_39926   | A v -> ZN ^  | INV_X2    | 0.066 |   0.267 |    0.305 | 
     | g201712            | B1 ^ -> ZN v | AOI22_X1  | 0.036 |   0.303 |    0.341 | 
     | g171549            | A v -> ZN ^  | OAI21_X1  | 0.026 |   0.329 |    0.367 | 
     | mem_wdata_reg[14]  | D ^          | DFF_X1    | 0.000 |   0.329 |    0.367 | 
     +----------------------------------------------------------------------------+ 
Path 1659: MET Setup Check with Pin count_instr_reg[6]/CK 
Endpoint:   count_instr_reg[6]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[6]/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.009
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.362
- Arrival Time                  0.324
= Slack Time                    0.038
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[6]   | CK ^         |          |       |  -0.009 |    0.029 | 
     | cpu_state_reg[6]   | CK ^ -> Q ^  | DFF_X1   | 0.117 |   0.108 |    0.146 | 
     | g207908            | A1 ^ -> ZN ^ | AND2_X4  | 0.045 |   0.153 |    0.191 | 
     | g207919            | A1 ^ -> ZN ^ | AND2_X2  | 0.047 |   0.199 |    0.237 | 
     | FE_OFC250_n_44701  | A ^ -> Z ^   | BUF_X2   | 0.038 |   0.237 |    0.275 | 
     | FE_OFC726_n_44701  | A ^ -> Z ^   | BUF_X2   | 0.051 |   0.288 |    0.326 | 
     | g172074            | A1 ^ -> ZN v | AOI22_X1 | 0.020 |   0.308 |    0.346 | 
     | g171951            | A v -> ZN ^  | INV_X1   | 0.016 |   0.324 |    0.362 | 
     | count_instr_reg[6] | D ^          | DFF_X1   | 0.000 |   0.324 |    0.362 | 
     +---------------------------------------------------------------------------+ 
Path 1660: MET Setup Check with Pin count_instr_reg[7]/CK 
Endpoint:   count_instr_reg[7]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[6]/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.009
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.362
- Arrival Time                  0.324
= Slack Time                    0.038
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[6]   | CK ^         |          |       |  -0.009 |    0.029 | 
     | cpu_state_reg[6]   | CK ^ -> Q ^  | DFF_X1   | 0.117 |   0.108 |    0.146 | 
     | g207908            | A1 ^ -> ZN ^ | AND2_X4  | 0.045 |   0.153 |    0.191 | 
     | g207919            | A1 ^ -> ZN ^ | AND2_X2  | 0.047 |   0.199 |    0.238 | 
     | FE_OFC250_n_44701  | A ^ -> Z ^   | BUF_X2   | 0.038 |   0.237 |    0.275 | 
     | FE_OFC726_n_44701  | A ^ -> Z ^   | BUF_X2   | 0.051 |   0.288 |    0.326 | 
     | g172113            | A1 ^ -> ZN v | AOI22_X1 | 0.020 |   0.308 |    0.346 | 
     | g171956            | A v -> ZN ^  | INV_X1   | 0.016 |   0.324 |    0.362 | 
     | count_instr_reg[7] | D ^          | DFF_X1   | 0.000 |   0.324 |    0.362 | 
     +---------------------------------------------------------------------------+ 
Path 1661: MET Setup Check with Pin mem_wdata_reg[12]/CK 
Endpoint:   mem_wdata_reg[12]/D (^) checked with  leading edge of 'clk'
Beginpoint: resetn              (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.002
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.366
- Arrival Time                  0.328
= Slack Time                    0.038
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                    |              |           |       |  Time   |   Time   | 
     |--------------------+--------------+-----------+-------+---------+----------| 
     |                    | resetn v     |           |       |   0.000 |    0.038 | 
     | FE_OCPC1264_resetn | A v -> Z v   | CLKBUF_X3 | 0.096 |   0.096 |    0.134 | 
     | g203214            | A3 v -> ZN v | AND3_X1   | 0.065 |   0.161 |    0.200 | 
     | g203213            | A2 v -> ZN ^ | NAND2_X1  | 0.021 |   0.182 |    0.220 | 
     | FE_OFC52_n_39926   | A ^ -> ZN v  | INV_X2    | 0.019 |   0.201 |    0.239 | 
     | FE_OFC55_n_39926   | A v -> ZN ^  | INV_X2    | 0.066 |   0.267 |    0.305 | 
     | g201710            | B1 ^ -> ZN v | AOI22_X1  | 0.035 |   0.302 |    0.340 | 
     | g171552            | A v -> ZN ^  | OAI21_X1  | 0.026 |   0.328 |    0.366 | 
     | mem_wdata_reg[12]  | D ^          | DFF_X1    | 0.000 |   0.328 |    0.366 | 
     +----------------------------------------------------------------------------+ 
Path 1662: MET Setup Check with Pin decoded_imm_reg[8]/CK 
Endpoint:   decoded_imm_reg[8]/D  (^) checked with  leading edge of 'clk'
Beginpoint: decoder_trigger_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.000
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.369
- Arrival Time                  0.330
= Slack Time                    0.039
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                 |              |          |       |  Time   |   Time   | 
     |---------------------------------+--------------+----------+-------+---------+----------| 
     | decoder_trigger_reg             | CK ^         |          |       |  -0.006 |    0.032 | 
     | decoder_trigger_reg             | CK ^ -> Q ^  | DFF_X1   | 0.123 |   0.117 |    0.155 | 
     | g97079__206495                  | A1 ^ -> ZN v | NAND2_X4 | 0.031 |   0.148 |    0.186 | 
     | FE_OFC543_n_43238               | A v -> Z v   | BUF_X4   | 0.036 |   0.184 |    0.222 | 
     | FE_OCPC1661_FE_OFN45690_n_43238 | A v -> ZN ^  | INV_X4   | 0.020 |   0.203 |    0.242 | 
     | g280                            | A1 ^ -> ZN ^ | AND2_X4  | 0.047 |   0.250 |    0.289 | 
     | FE_OCPC1698_n_19992             | A ^ -> Z ^   | BUF_X8   | 0.033 |   0.283 |    0.322 | 
     | g172349                         | A1 ^ -> ZN v | AOI22_X1 | 0.020 |   0.303 |    0.342 | 
     | g195946                         | A v -> ZN ^  | OAI21_X1 | 0.026 |   0.330 |    0.368 | 
     | decoded_imm_reg[8]              | D ^          | DFF_X1   | 0.000 |   0.330 |    0.369 | 
     +----------------------------------------------------------------------------------------+ 
Path 1663: MET Setup Check with Pin mem_wdata_reg[8]/CK 
Endpoint:   mem_wdata_reg[8]/D (^) checked with  leading edge of 'clk'
Beginpoint: resetn             (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.002
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.367
- Arrival Time                  0.328
= Slack Time                    0.039
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                    |              |           |       |  Time   |   Time   | 
     |--------------------+--------------+-----------+-------+---------+----------| 
     |                    | resetn v     |           |       |   0.000 |    0.039 | 
     | FE_OCPC1264_resetn | A v -> Z v   | CLKBUF_X3 | 0.096 |   0.096 |    0.135 | 
     | g203214            | A3 v -> ZN v | AND3_X1   | 0.065 |   0.161 |    0.200 | 
     | g203213            | A2 v -> ZN ^ | NAND2_X1  | 0.021 |   0.182 |    0.221 | 
     | FE_OFC52_n_39926   | A ^ -> ZN v  | INV_X2    | 0.019 |   0.201 |    0.240 | 
     | FE_OFC55_n_39926   | A v -> ZN ^  | INV_X2    | 0.066 |   0.267 |    0.305 | 
     | g201708            | B1 ^ -> ZN v | AOI22_X1  | 0.035 |   0.302 |    0.341 | 
     | g171544            | A v -> ZN ^  | OAI21_X1  | 0.026 |   0.328 |    0.367 | 
     | mem_wdata_reg[8]   | D ^          | DFF_X1    | 0.000 |   0.328 |    0.367 | 
     +----------------------------------------------------------------------------+ 
Path 1664: MET Setup Check with Pin mem_wdata_reg[15]/CK 
Endpoint:   mem_wdata_reg[15]/D (^) checked with  leading edge of 'clk'
Beginpoint: resetn              (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.002
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.366
- Arrival Time                  0.327
= Slack Time                    0.039
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                    |              |           |       |  Time   |   Time   | 
     |--------------------+--------------+-----------+-------+---------+----------| 
     |                    | resetn v     |           |       |   0.000 |    0.039 | 
     | FE_OCPC1264_resetn | A v -> Z v   | CLKBUF_X3 | 0.096 |   0.096 |    0.135 | 
     | g203214            | A3 v -> ZN v | AND3_X1   | 0.065 |   0.161 |    0.200 | 
     | g203213            | A2 v -> ZN ^ | NAND2_X1  | 0.021 |   0.182 |    0.221 | 
     | FE_OFC52_n_39926   | A ^ -> ZN v  | INV_X2    | 0.019 |   0.201 |    0.240 | 
     | FE_OFC55_n_39926   | A v -> ZN ^  | INV_X2    | 0.066 |   0.267 |    0.306 | 
     | g201697            | B1 ^ -> ZN v | AOI22_X1  | 0.035 |   0.301 |    0.340 | 
     | g171550            | A v -> ZN ^  | OAI21_X1  | 0.026 |   0.327 |    0.366 | 
     | mem_wdata_reg[15]  | D ^          | DFF_X1    | 0.000 |   0.327 |    0.366 | 
     +----------------------------------------------------------------------------+ 
Path 1665: MET Setup Check with Pin cpuregs_reg[17][0]/CK 
Endpoint:   cpuregs_reg[17][0]/D (v) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.071
- Setup                         0.026
+ Phase Shift                   0.400
= Required Time                 0.445
- Arrival Time                  0.406
= Slack Time                    0.039
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |   0.019 |    0.059 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.152 | 
     | g173022            | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.179 | 
     | FE_RC_2515_0       | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.188 | 
     | FE_RC_2513_0       | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.208 | 
     | FE_RC_2512_0       | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.232 | 
     | g30                | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.248 | 
     | g205985            | A2 ^ -> ZN ^ | AND3_X4  | 0.050 |   0.259 |    0.298 | 
     | g207586            | A1 ^ -> ZN ^ | AND2_X4  | 0.049 |   0.308 |    0.347 | 
     | g208947            | A1 ^ -> ZN ^ | AND2_X2  | 0.038 |   0.346 |    0.385 | 
     | FE_OFC293_n_45732  | A ^ -> ZN v  | INV_X4   | 0.018 |   0.363 |    0.403 | 
     | FE_OFC295_n_45732  | A v -> ZN ^  | INV_X4   | 0.021 |   0.385 |    0.424 | 
     | g190291            | B1 ^ -> ZN v | OAI22_X1 | 0.021 |   0.406 |    0.445 | 
     | cpuregs_reg[17][0] | D v          | DFF_X1   | 0.000 |   0.406 |    0.445 | 
     +---------------------------------------------------------------------------+ 
Path 1666: MET Setup Check with Pin mem_wdata_reg[9]/CK 
Endpoint:   mem_wdata_reg[9]/D (^) checked with  leading edge of 'clk'
Beginpoint: resetn             (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.002
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.366
- Arrival Time                  0.327
= Slack Time                    0.039
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                    |              |           |       |  Time   |   Time   | 
     |--------------------+--------------+-----------+-------+---------+----------| 
     |                    | resetn v     |           |       |   0.000 |    0.039 | 
     | FE_OCPC1264_resetn | A v -> Z v   | CLKBUF_X3 | 0.096 |   0.096 |    0.135 | 
     | g203214            | A3 v -> ZN v | AND3_X1   | 0.065 |   0.161 |    0.201 | 
     | g203213            | A2 v -> ZN ^ | NAND2_X1  | 0.021 |   0.182 |    0.221 | 
     | FE_OFC52_n_39926   | A ^ -> ZN v  | INV_X2    | 0.019 |   0.201 |    0.240 | 
     | FE_OFC55_n_39926   | A v -> ZN ^  | INV_X2    | 0.066 |   0.267 |    0.306 | 
     | g201704            | B1 ^ -> ZN v | AOI22_X1  | 0.035 |   0.301 |    0.340 | 
     | g171545            | A v -> ZN ^  | OAI21_X1  | 0.026 |   0.327 |    0.366 | 
     | mem_wdata_reg[9]   | D ^          | DFF_X1    | 0.000 |   0.327 |    0.366 | 
     +----------------------------------------------------------------------------+ 
Path 1667: MET Setup Check with Pin cpuregs_reg[31][5]/CK 
Endpoint:   cpuregs_reg[31][5]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.072
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.442
- Arrival Time                  0.402
= Slack Time                    0.040
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]  | CK ^         |          |       |   0.019 |    0.060 | 
     | latched_rd_reg[3]  | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.153 | 
     | g173022            | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.180 | 
     | FE_RC_2515_0       | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.189 | 
     | FE_RC_2513_0       | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.209 | 
     | FE_RC_2512_0       | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.233 | 
     | g30                | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.249 | 
     | g208697            | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.313 | 
     | FE_OFC379_n_45492  | A ^ -> Z ^   | BUF_X8   | 0.035 |   0.307 |    0.348 | 
     | g196276_dup206182  | A1 ^ -> ZN ^ | AND2_X4  | 0.051 |   0.359 |    0.399 | 
     | g206193            | A1 ^ -> ZN v | NAND2_X1 | 0.023 |   0.381 |    0.422 | 
     | g202180            | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.402 |    0.442 | 
     | cpuregs_reg[31][5] | D ^          | DFF_X1   | 0.000 |   0.402 |    0.442 | 
     +---------------------------------------------------------------------------+ 
Path 1668: MET Setup Check with Pin instr_sra_reg/CK 
Endpoint:   instr_sra_reg/D       (^) checked with  leading edge of 'clk'
Beginpoint: mem_rdata_q_reg[13]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.009
- Setup                         0.034
+ Phase Shift                   0.400
= Required Time                 0.358
- Arrival Time                  0.317
= Slack Time                    0.041
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | mem_rdata_q_reg[13] | CK ^         |          |       |  -0.006 |    0.035 | 
     | mem_rdata_q_reg[13] | CK ^ -> Q v  | DFF_X1   | 0.111 |   0.105 |    0.146 | 
     | g173011             | A1 v -> ZN ^ | NOR2_X1  | 0.069 |   0.174 |    0.215 | 
     | g172558             | A1 ^ -> ZN v | NAND2_X1 | 0.048 |   0.222 |    0.263 | 
     | g189061             | A2 v -> ZN ^ | NOR2_X1  | 0.050 |   0.272 |    0.313 | 
     | g171692             | A ^ -> ZN v  | INV_X1   | 0.014 |   0.286 |    0.327 | 
     | g188047             | A2 v -> ZN ^ | OAI22_X1 | 0.031 |   0.317 |    0.358 | 
     | instr_sra_reg       | D ^          | DFF_X1   | 0.000 |   0.317 |    0.358 | 
     +----------------------------------------------------------------------------+ 
Path 1669: MET Setup Check with Pin instr_or_reg/CK 
Endpoint:   instr_or_reg/D        (^) checked with  leading edge of 'clk'
Beginpoint: mem_rdata_q_reg[28]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.008
- Setup                         0.034
+ Phase Shift                   0.400
= Required Time                 0.358
- Arrival Time                  0.316
= Slack Time                    0.042
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | mem_rdata_q_reg[28] | CK ^         |          |       |   0.000 |    0.043 | 
     | mem_rdata_q_reg[28] | CK ^ -> Q v  | SDFF_X1  | 0.096 |   0.096 |    0.139 | 
     | g195357             | A2 v -> ZN ^ | NOR2_X1  | 0.043 |   0.140 |    0.182 | 
     | g195360             | A1 ^ -> ZN ^ | AND3_X1  | 0.052 |   0.191 |    0.234 | 
     | g203007             | A2 ^ -> ZN v | NAND2_X1 | 0.021 |   0.212 |    0.255 | 
     | g195362             | A v -> ZN ^  | INV_X1   | 0.029 |   0.241 |    0.283 | 
     | FE_RC_3122_0        | A1 ^ -> ZN v | NAND3_X2 | 0.040 |   0.281 |    0.324 | 
     | g188043             | A1 v -> ZN ^ | OAI22_X1 | 0.034 |   0.316 |    0.358 | 
     | instr_or_reg        | D ^          | DFF_X1   | 0.000 |   0.316 |    0.358 | 
     +----------------------------------------------------------------------------+ 
Path 1670: MET Setup Check with Pin instr_srl_reg/CK 
Endpoint:   instr_srl_reg/D       (^) checked with  leading edge of 'clk'
Beginpoint: mem_rdata_q_reg[28]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.008
- Setup                         0.034
+ Phase Shift                   0.400
= Required Time                 0.358
- Arrival Time                  0.315
= Slack Time                    0.043
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | mem_rdata_q_reg[28] | CK ^         |          |       |   0.000 |    0.043 | 
     | mem_rdata_q_reg[28] | CK ^ -> Q v  | SDFF_X1  | 0.096 |   0.096 |    0.139 | 
     | g195357             | A2 v -> ZN ^ | NOR2_X1  | 0.043 |   0.140 |    0.183 | 
     | g195360             | A1 ^ -> ZN ^ | AND3_X1  | 0.052 |   0.191 |    0.234 | 
     | g203007             | A2 ^ -> ZN v | NAND2_X1 | 0.021 |   0.212 |    0.255 | 
     | g195362             | A v -> ZN ^  | INV_X1   | 0.029 |   0.241 |    0.284 | 
     | FE_RC_3122_0        | A1 ^ -> ZN v | NAND3_X2 | 0.040 |   0.281 |    0.324 | 
     | g188046             | A1 v -> ZN ^ | OAI22_X1 | 0.034 |   0.315 |    0.358 | 
     | instr_srl_reg       | D ^          | DFF_X1   | 0.000 |   0.315 |    0.358 | 
     +----------------------------------------------------------------------------+ 
Path 1671: MET Setup Check with Pin instr_and_reg/CK 
Endpoint:   instr_and_reg/D       (^) checked with  leading edge of 'clk'
Beginpoint: mem_rdata_q_reg[28]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.008
- Setup                         0.033
+ Phase Shift                   0.400
= Required Time                 0.358
- Arrival Time                  0.315
= Slack Time                    0.043
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | mem_rdata_q_reg[28] | CK ^         |          |       |   0.000 |    0.044 | 
     | mem_rdata_q_reg[28] | CK ^ -> Q v  | SDFF_X1  | 0.096 |   0.096 |    0.139 | 
     | g195357             | A2 v -> ZN ^ | NOR2_X1  | 0.043 |   0.140 |    0.183 | 
     | g195360             | A1 ^ -> ZN ^ | AND3_X1  | 0.052 |   0.191 |    0.235 | 
     | g203007             | A2 ^ -> ZN v | NAND2_X1 | 0.021 |   0.212 |    0.255 | 
     | g195362             | A v -> ZN ^  | INV_X1   | 0.029 |   0.241 |    0.284 | 
     | FE_RC_3122_0        | A1 ^ -> ZN v | NAND3_X2 | 0.040 |   0.281 |    0.324 | 
     | g188044             | A1 v -> ZN ^ | OAI22_X1 | 0.034 |   0.315 |    0.358 | 
     | instr_and_reg       | D ^          | DFF_X1   | 0.000 |   0.315 |    0.358 | 
     +----------------------------------------------------------------------------+ 
Path 1672: MET Setup Check with Pin mem_wdata_reg[26]/CK 
Endpoint:   mem_wdata_reg[26]/SE (^) checked with  leading edge of 'clk'
Beginpoint: resetn               (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.090
+ Phase Shift                   0.400
= Required Time                 0.305
- Arrival Time                  0.261
= Slack Time                    0.043
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                    |              |           |       |  Time   |   Time   | 
     |--------------------+--------------+-----------+-------+---------+----------| 
     |                    | resetn v     |           |       |   0.000 |    0.043 | 
     | FE_OCPC1264_resetn | A v -> Z v   | CLKBUF_X3 | 0.096 |   0.096 |    0.139 | 
     | g203214            | A3 v -> ZN v | AND3_X1   | 0.065 |   0.161 |    0.205 | 
     | g203213            | A2 v -> ZN ^ | NAND2_X1  | 0.021 |   0.182 |    0.225 | 
     | FE_OFC52_n_39926   | A ^ -> ZN v  | INV_X2    | 0.019 |   0.201 |    0.244 | 
     | FE_OFC54_n_39926   | A v -> ZN ^  | INV_X1    | 0.060 |   0.261 |    0.304 | 
     | mem_wdata_reg[26]  | SE ^         | SDFF_X1   | 0.000 |   0.261 |    0.305 | 
     +----------------------------------------------------------------------------+ 
Path 1673: MET Setup Check with Pin mem_wdata_reg[6]/CK 
Endpoint:   mem_wdata_reg[6]/SE (^) checked with  leading edge of 'clk'
Beginpoint: resetn              (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.090
+ Phase Shift                   0.400
= Required Time                 0.305
- Arrival Time                  0.261
= Slack Time                    0.043
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                    |              |           |       |  Time   |   Time   | 
     |--------------------+--------------+-----------+-------+---------+----------| 
     |                    | resetn v     |           |       |   0.000 |    0.043 | 
     | FE_OCPC1264_resetn | A v -> Z v   | CLKBUF_X3 | 0.096 |   0.096 |    0.139 | 
     | g203214            | A3 v -> ZN v | AND3_X1   | 0.065 |   0.161 |    0.205 | 
     | g203213            | A2 v -> ZN ^ | NAND2_X1  | 0.021 |   0.182 |    0.225 | 
     | FE_OFC52_n_39926   | A ^ -> ZN v  | INV_X2    | 0.019 |   0.201 |    0.244 | 
     | FE_OFC54_n_39926   | A v -> ZN ^  | INV_X1    | 0.060 |   0.261 |    0.304 | 
     | mem_wdata_reg[6]   | SE ^         | SDFF_X1   | 0.000 |   0.261 |    0.305 | 
     +----------------------------------------------------------------------------+ 
Path 1674: MET Setup Check with Pin mem_wdata_reg[4]/CK 
Endpoint:   mem_wdata_reg[4]/SE (^) checked with  leading edge of 'clk'
Beginpoint: resetn              (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.090
+ Phase Shift                   0.400
= Required Time                 0.305
- Arrival Time                  0.261
= Slack Time                    0.043
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                    |              |           |       |  Time   |   Time   | 
     |--------------------+--------------+-----------+-------+---------+----------| 
     |                    | resetn v     |           |       |   0.000 |    0.043 | 
     | FE_OCPC1264_resetn | A v -> Z v   | CLKBUF_X3 | 0.096 |   0.096 |    0.139 | 
     | g203214            | A3 v -> ZN v | AND3_X1   | 0.065 |   0.161 |    0.205 | 
     | g203213            | A2 v -> ZN ^ | NAND2_X1  | 0.021 |   0.182 |    0.225 | 
     | FE_OFC52_n_39926   | A ^ -> ZN v  | INV_X2    | 0.019 |   0.201 |    0.244 | 
     | FE_OFC54_n_39926   | A v -> ZN ^  | INV_X1    | 0.060 |   0.261 |    0.304 | 
     | mem_wdata_reg[4]   | SE ^         | SDFF_X1   | 0.000 |   0.261 |    0.305 | 
     +----------------------------------------------------------------------------+ 
Path 1675: MET Setup Check with Pin count_instr_reg[1]/CK 
Endpoint:   count_instr_reg[1]/D   (^) checked with  leading edge of 'clk'
Beginpoint: decoder_trigger_reg/QN (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.009
- Setup                         0.033
+ Phase Shift                   0.400
= Required Time                 0.358
- Arrival Time                  0.314
= Slack Time                    0.043
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | decoder_trigger_reg | CK ^         |          |       |  -0.006 |    0.037 | 
     | decoder_trigger_reg | CK ^ -> QN ^ | DFF_X1   | 0.117 |   0.111 |    0.154 | 
     | g172783             | A1 ^ -> ZN ^ | OR2_X1   | 0.048 |   0.159 |    0.202 | 
     | g172721_0_0         | A1 ^ -> ZN ^ | AND2_X2  | 0.068 |   0.227 |    0.270 | 
     | g172590             | A ^ -> ZN v  | INV_X1   | 0.044 |   0.271 |    0.314 | 
     | g199961             | B1 v -> ZN ^ | OAI22_X1 | 0.043 |   0.314 |    0.358 | 
     | count_instr_reg[1]  | D ^          | DFF_X1   | 0.000 |   0.314 |    0.358 | 
     +----------------------------------------------------------------------------+ 
Path 1676: MET Setup Check with Pin instr_sltu_reg/CK 
Endpoint:   instr_sltu_reg/D      (^) checked with  leading edge of 'clk'
Beginpoint: mem_rdata_q_reg[28]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.008
- Setup                         0.033
+ Phase Shift                   0.400
= Required Time                 0.358
- Arrival Time                  0.315
= Slack Time                    0.043
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | mem_rdata_q_reg[28] | CK ^         |          |       |   0.000 |    0.044 | 
     | mem_rdata_q_reg[28] | CK ^ -> Q v  | SDFF_X1  | 0.096 |   0.096 |    0.140 | 
     | g195357             | A2 v -> ZN ^ | NOR2_X1  | 0.043 |   0.140 |    0.183 | 
     | g195360             | A1 ^ -> ZN ^ | AND3_X1  | 0.052 |   0.191 |    0.235 | 
     | g203007             | A2 ^ -> ZN v | NAND2_X1 | 0.021 |   0.212 |    0.256 | 
     | g195362             | A v -> ZN ^  | INV_X1   | 0.029 |   0.241 |    0.284 | 
     | FE_RC_3122_0        | A1 ^ -> ZN v | NAND3_X2 | 0.040 |   0.281 |    0.325 | 
     | g188040             | A1 v -> ZN ^ | OAI22_X1 | 0.033 |   0.315 |    0.358 | 
     | instr_sltu_reg      | D ^          | DFF_X1   | 0.000 |   0.315 |    0.358 | 
     +----------------------------------------------------------------------------+ 
Path 1677: MET Setup Check with Pin mem_wdata_reg[5]/CK 
Endpoint:   mem_wdata_reg[5]/SE (^) checked with  leading edge of 'clk'
Beginpoint: resetn              (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.090
+ Phase Shift                   0.400
= Required Time                 0.305
- Arrival Time                  0.261
= Slack Time                    0.043
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                    |              |           |       |  Time   |   Time   | 
     |--------------------+--------------+-----------+-------+---------+----------| 
     |                    | resetn v     |           |       |   0.000 |    0.043 | 
     | FE_OCPC1264_resetn | A v -> Z v   | CLKBUF_X3 | 0.096 |   0.096 |    0.140 | 
     | g203214            | A3 v -> ZN v | AND3_X1   | 0.065 |   0.161 |    0.205 | 
     | g203213            | A2 v -> ZN ^ | NAND2_X1  | 0.021 |   0.182 |    0.226 | 
     | FE_OFC52_n_39926   | A ^ -> ZN v  | INV_X2    | 0.019 |   0.201 |    0.244 | 
     | FE_OFC54_n_39926   | A v -> ZN ^  | INV_X1    | 0.060 |   0.261 |    0.304 | 
     | mem_wdata_reg[5]   | SE ^         | SDFF_X1   | 0.000 |   0.261 |    0.305 | 
     +----------------------------------------------------------------------------+ 
Path 1678: MET Setup Check with Pin instr_sll_reg/CK 
Endpoint:   instr_sll_reg/D       (^) checked with  leading edge of 'clk'
Beginpoint: mem_rdata_q_reg[28]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.034
+ Phase Shift                   0.400
= Required Time                 0.360
- Arrival Time                  0.316
= Slack Time                    0.044
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | mem_rdata_q_reg[28] | CK ^         |          |       |   0.000 |    0.045 | 
     | mem_rdata_q_reg[28] | CK ^ -> Q v  | SDFF_X1  | 0.096 |   0.096 |    0.141 | 
     | g195357             | A2 v -> ZN ^ | NOR2_X1  | 0.043 |   0.140 |    0.184 | 
     | g195360             | A1 ^ -> ZN ^ | AND3_X1  | 0.052 |   0.191 |    0.236 | 
     | g203007             | A2 ^ -> ZN v | NAND2_X1 | 0.021 |   0.212 |    0.256 | 
     | g195362             | A v -> ZN ^  | INV_X1   | 0.029 |   0.241 |    0.285 | 
     | FE_RC_3122_0        | A1 ^ -> ZN v | NAND3_X2 | 0.040 |   0.281 |    0.326 | 
     | g188042             | A1 v -> ZN ^ | OAI22_X1 | 0.034 |   0.316 |    0.360 | 
     | instr_sll_reg       | D ^          | DFF_X1   | 0.000 |   0.316 |    0.360 | 
     +----------------------------------------------------------------------------+ 
Path 1679: MET Setup Check with Pin instr_slt_reg/CK 
Endpoint:   instr_slt_reg/D       (^) checked with  leading edge of 'clk'
Beginpoint: mem_rdata_q_reg[28]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.034
+ Phase Shift                   0.400
= Required Time                 0.360
- Arrival Time                  0.316
= Slack Time                    0.044
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | mem_rdata_q_reg[28] | CK ^         |          |       |   0.000 |    0.045 | 
     | mem_rdata_q_reg[28] | CK ^ -> Q v  | SDFF_X1  | 0.096 |   0.096 |    0.141 | 
     | g195357             | A2 v -> ZN ^ | NOR2_X1  | 0.043 |   0.140 |    0.184 | 
     | g195360             | A1 ^ -> ZN ^ | AND3_X1  | 0.052 |   0.191 |    0.236 | 
     | g203007             | A2 ^ -> ZN v | NAND2_X1 | 0.021 |   0.212 |    0.256 | 
     | g195362             | A v -> ZN ^  | INV_X1   | 0.029 |   0.241 |    0.285 | 
     | FE_RC_3122_0        | A1 ^ -> ZN v | NAND3_X2 | 0.040 |   0.281 |    0.326 | 
     | g188041             | A1 v -> ZN ^ | OAI22_X1 | 0.034 |   0.316 |    0.360 | 
     | instr_slt_reg       | D ^          | DFF_X1   | 0.000 |   0.316 |    0.360 | 
     +----------------------------------------------------------------------------+ 
Path 1680: MET Setup Check with Pin count_cycle_reg[8]/CK 
Endpoint:   count_cycle_reg[8]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[6]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.015
- Setup                         0.024
+ Phase Shift                   0.400
= Required Time                 0.362
- Arrival Time                  0.317
= Slack Time                    0.045
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.015
     = Beginpoint Arrival Time       -0.015
     +----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                           |              |          |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[6]        | CK ^         |          |       |  -0.015 |    0.030 | 
     | count_cycle_reg[6]        | CK ^ -> Q ^  | DFF_X1   | 0.116 |   0.101 |    0.146 | 
     | FE_OCPC1220_count_cycle_6 | A ^ -> Z ^   | BUF_X1   | 0.041 |   0.142 |    0.187 | 
     | inc_add_1428_40_g208968   | A1 ^ -> ZN ^ | AND4_X1  | 0.054 |   0.196 |    0.241 | 
     | g188927                   | A1 ^ -> ZN ^ | AND3_X2  | 0.043 |   0.239 |    0.284 | 
     | FE_OCPC2168_n_24848       | A ^ -> Z ^   | BUF_X2   | 0.031 |   0.270 |    0.315 | 
     | inc_add_1428_40_g183872   | B1 ^ -> ZN v | OAI22_X1 | 0.019 |   0.289 |    0.334 | 
     | g172790                   | A1 v -> ZN v | AND2_X1  | 0.028 |   0.317 |    0.362 | 
     | count_cycle_reg[8]        | D v          | DFF_X1   | 0.000 |   0.317 |    0.362 | 
     +----------------------------------------------------------------------------------+ 
Path 1681: MET Setup Check with Pin count_instr_reg[17]/CK 
Endpoint:   count_instr_reg[17]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[1]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.014
- Setup                         0.023
+ Phase Shift                   0.400
= Required Time                 0.391
- Arrival Time                  0.346
= Slack Time                    0.045
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[1]      | CK ^         |          |       |  -0.009 |    0.036 | 
     | count_instr_reg[1]      | CK ^ -> Q ^  | DFF_X1   | 0.119 |   0.110 |    0.155 | 
     | inc_add_1559_34_g204023 | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.148 |    0.193 | 
     | inc_add_1559_34_g185485 | A2 ^ -> ZN ^ | AND2_X2  | 0.031 |   0.179 |    0.224 | 
     | inc_add_1559_34_g1208   | A2 ^ -> ZN ^ | AND4_X4  | 0.067 |   0.247 |    0.292 | 
     | inc_add_1559_34_g1188   | A1 ^ -> ZN v | NAND2_X1 | 0.021 |   0.267 |    0.312 | 
     | inc_add_1559_34_g1099   | A v -> ZN v  | XNOR2_X1 | 0.038 |   0.305 |    0.350 | 
     | g203431                 | A1 v -> ZN ^ | AOI22_X1 | 0.032 |   0.338 |    0.383 | 
     | g171964                 | A ^ -> ZN v  | INV_X1   | 0.008 |   0.346 |    0.391 | 
     | count_instr_reg[17]     | D v          | DFF_X1   | 0.000 |   0.346 |    0.391 | 
     +--------------------------------------------------------------------------------+ 
Path 1682: MET Setup Check with Pin instr_add_reg/CK 
Endpoint:   instr_add_reg/D       (^) checked with  leading edge of 'clk'
Beginpoint: mem_rdata_q_reg[28]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.034
+ Phase Shift                   0.400
= Required Time                 0.360
- Arrival Time                  0.315
= Slack Time                    0.045
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | mem_rdata_q_reg[28] | CK ^         |          |       |   0.000 |    0.046 | 
     | mem_rdata_q_reg[28] | CK ^ -> Q v  | SDFF_X1  | 0.096 |   0.096 |    0.142 | 
     | g195357             | A2 v -> ZN ^ | NOR2_X1  | 0.043 |   0.140 |    0.185 | 
     | g195360             | A1 ^ -> ZN ^ | AND3_X1  | 0.052 |   0.191 |    0.237 | 
     | g203007             | A2 ^ -> ZN v | NAND2_X1 | 0.021 |   0.212 |    0.257 | 
     | g195362             | A v -> ZN ^  | INV_X1   | 0.029 |   0.241 |    0.286 | 
     | FE_RC_3122_0        | A1 ^ -> ZN v | NAND3_X2 | 0.040 |   0.281 |    0.327 | 
     | g188045             | A1 v -> ZN ^ | OAI22_X1 | 0.033 |   0.315 |    0.360 | 
     | instr_add_reg       | D ^          | DFF_X1   | 0.000 |   0.315 |    0.360 | 
     +----------------------------------------------------------------------------+ 
Path 1683: MET Setup Check with Pin count_cycle_reg[16]/CK 
Endpoint:   count_cycle_reg[16]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[11]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.014
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.385
- Arrival Time                  0.340
= Slack Time                    0.046
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.015
     = Beginpoint Arrival Time       -0.015
     +-------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                         |              |         |       |  Time   |   Time   | 
     |-------------------------+--------------+---------+-------+---------+----------| 
     | count_cycle_reg[11]     | CK ^         |         |       |  -0.015 |    0.031 | 
     | count_cycle_reg[11]     | CK ^ -> Q ^  | DFF_X1  | 0.124 |   0.109 |    0.155 | 
     | inc_add_1428_40_g186137 | A1 ^ -> ZN ^ | AND2_X1 | 0.042 |   0.152 |    0.198 | 
     | inc_add_1428_40_g191310 | A2 ^ -> ZN ^ | AND2_X1 | 0.037 |   0.189 |    0.235 | 
     | g189435_dup             | A1 ^ -> ZN ^ | AND4_X2 | 0.069 |   0.257 |    0.303 | 
     | inc_add_1428_40_g191323 | A ^ -> Z ^   | XOR2_X1 | 0.049 |   0.307 |    0.352 | 
     | g172916                 | A1 ^ -> ZN ^ | AND2_X1 | 0.033 |   0.340 |    0.385 | 
     | count_cycle_reg[16]     | D ^          | DFF_X1  | 0.000 |   0.340 |    0.385 | 
     +-------------------------------------------------------------------------------+ 
Path 1684: MET Setup Check with Pin mem_rdata_q_reg[30]/CK 
Endpoint:   mem_rdata_q_reg[30]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q        (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.000
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.314
- Arrival Time                  0.268
= Slack Time                    0.046
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     | mem_valid_reg       | CK ^         |         |       |  -0.013 |    0.032 | 
     | mem_valid_reg       | CK ^ -> Q v  | DFF_X1  | 0.101 |   0.088 |    0.134 | 
     | g192174             | A1 v -> ZN v | AND2_X4 | 0.029 |   0.117 |    0.163 | 
     | FE_OCPC1319_n_28108 | A v -> Z v   | BUF_X2  | 0.030 |   0.148 |    0.194 | 
     | FE_OCPC2181_n_28108 | A v -> ZN ^  | INV_X4  | 0.029 |   0.177 |    0.222 | 
     | FE_OCPC2184_n_28108 | A ^ -> Z ^   | BUF_X2  | 0.042 |   0.218 |    0.264 | 
     | FE_OCPC1592_n_28110 | A ^ -> Z ^   | BUF_X2  | 0.049 |   0.267 |    0.313 | 
     | mem_rdata_q_reg[30] | SE ^         | SDFF_X1 | 0.001 |   0.268 |    0.314 | 
     +---------------------------------------------------------------------------+ 
Path 1685: MET Setup Check with Pin mem_rdata_q_reg[29]/CK 
Endpoint:   mem_rdata_q_reg[29]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q        (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.000
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.314
- Arrival Time                  0.268
= Slack Time                    0.046
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     | mem_valid_reg       | CK ^         |         |       |  -0.013 |    0.032 | 
     | mem_valid_reg       | CK ^ -> Q v  | DFF_X1  | 0.101 |   0.088 |    0.134 | 
     | g192174             | A1 v -> ZN v | AND2_X4 | 0.029 |   0.117 |    0.163 | 
     | FE_OCPC1319_n_28108 | A v -> Z v   | BUF_X2  | 0.030 |   0.148 |    0.194 | 
     | FE_OCPC2181_n_28108 | A v -> ZN ^  | INV_X4  | 0.029 |   0.177 |    0.222 | 
     | FE_OCPC2184_n_28108 | A ^ -> Z ^   | BUF_X2  | 0.042 |   0.218 |    0.264 | 
     | FE_OCPC1592_n_28110 | A ^ -> Z ^   | BUF_X2  | 0.049 |   0.267 |    0.313 | 
     | mem_rdata_q_reg[29] | SE ^         | SDFF_X1 | 0.001 |   0.268 |    0.314 | 
     +---------------------------------------------------------------------------+ 
Path 1686: MET Setup Check with Pin mem_rdata_q_reg[28]/CK 
Endpoint:   mem_rdata_q_reg[28]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q        (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.000
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.314
- Arrival Time                  0.268
= Slack Time                    0.046
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     | mem_valid_reg       | CK ^         |         |       |  -0.013 |    0.032 | 
     | mem_valid_reg       | CK ^ -> Q v  | DFF_X1  | 0.101 |   0.088 |    0.134 | 
     | g192174             | A1 v -> ZN v | AND2_X4 | 0.029 |   0.117 |    0.163 | 
     | FE_OCPC1319_n_28108 | A v -> Z v   | BUF_X2  | 0.030 |   0.148 |    0.194 | 
     | FE_OCPC2181_n_28108 | A v -> ZN ^  | INV_X4  | 0.029 |   0.177 |    0.222 | 
     | FE_OCPC2184_n_28108 | A ^ -> Z ^   | BUF_X2  | 0.042 |   0.218 |    0.264 | 
     | FE_OCPC1592_n_28110 | A ^ -> Z ^   | BUF_X2  | 0.049 |   0.267 |    0.313 | 
     | mem_rdata_q_reg[28] | SE ^         | SDFF_X1 | 0.001 |   0.268 |    0.314 | 
     +---------------------------------------------------------------------------+ 
Path 1687: MET Setup Check with Pin mem_rdata_q_reg[31]/CK 
Endpoint:   mem_rdata_q_reg[31]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q        (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.000
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.314
- Arrival Time                  0.268
= Slack Time                    0.046
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     | mem_valid_reg       | CK ^         |         |       |  -0.013 |    0.032 | 
     | mem_valid_reg       | CK ^ -> Q v  | DFF_X1  | 0.101 |   0.088 |    0.134 | 
     | g192174             | A1 v -> ZN v | AND2_X4 | 0.029 |   0.117 |    0.163 | 
     | FE_OCPC1319_n_28108 | A v -> Z v   | BUF_X2  | 0.030 |   0.148 |    0.194 | 
     | FE_OCPC2181_n_28108 | A v -> ZN ^  | INV_X4  | 0.029 |   0.177 |    0.222 | 
     | FE_OCPC2184_n_28108 | A ^ -> Z ^   | BUF_X2  | 0.042 |   0.218 |    0.264 | 
     | FE_OCPC1592_n_28110 | A ^ -> Z ^   | BUF_X2  | 0.049 |   0.267 |    0.313 | 
     | mem_rdata_q_reg[31] | SE ^         | SDFF_X1 | 0.001 |   0.268 |    0.314 | 
     +---------------------------------------------------------------------------+ 
Path 1688: MET Setup Check with Pin cpuregs_reg[19][7]/CK 
Endpoint:   cpuregs_reg[19][7]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.070
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.440
- Arrival Time                  0.394
= Slack Time                    0.047
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.005
     = Beginpoint Arrival Time       -0.005
     +-----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                      |              |          |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]        | CK ^         |          |       |  -0.005 |    0.042 | 
     | reg_pc_reg[2]        | CK ^ -> Q ^  | DFF_X1   | 0.137 |   0.133 |    0.179 | 
     | FE_OCPC1104_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.033 |   0.166 |    0.212 | 
     | add_1312_30_g188917  | A2 ^ -> ZN ^ | AND2_X1  | 0.047 |   0.213 |    0.259 | 
     | g200851              | A1 ^ -> ZN v | NAND3_X1 | 0.023 |   0.236 |    0.283 | 
     | g201443              | A v -> ZN ^  | XNOR2_X1 | 0.029 |   0.265 |    0.312 | 
     | g172904              | A1 ^ -> ZN v | NAND2_X1 | 0.020 |   0.285 |    0.331 | 
     | FE_RC_1031_0         | A1 v -> ZN ^ | NAND2_X2 | 0.026 |   0.311 |    0.357 | 
     | FE_OFC447_n_37488    | A ^ -> ZN v  | INV_X8   | 0.016 |   0.327 |    0.373 | 
     | FE_OCPC1621_n_2213   | A v -> ZN ^  | INV_X2   | 0.031 |   0.358 |    0.404 | 
     | g206442              | A2 ^ -> ZN v | NAND2_X1 | 0.017 |   0.374 |    0.421 | 
     | g185860              | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.394 |    0.440 | 
     | cpuregs_reg[19][7]   | D ^          | DFF_X1   | 0.000 |   0.394 |    0.440 | 
     +-----------------------------------------------------------------------------+ 
Path 1689: MET Setup Check with Pin instr_srai_reg/CK 
Endpoint:   instr_srai_reg/D      (^) checked with  leading edge of 'clk'
Beginpoint: mem_rdata_q_reg[13]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.009
- Setup                         0.033
+ Phase Shift                   0.400
= Required Time                 0.358
- Arrival Time                  0.311
= Slack Time                    0.047
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | mem_rdata_q_reg[13] | CK ^         |          |       |  -0.006 |    0.040 | 
     | mem_rdata_q_reg[13] | CK ^ -> Q v  | DFF_X1   | 0.111 |   0.105 |    0.151 | 
     | g173011             | A1 v -> ZN ^ | NOR2_X1  | 0.069 |   0.174 |    0.220 | 
     | g172558             | A1 ^ -> ZN v | NAND2_X1 | 0.048 |   0.222 |    0.269 | 
     | g189061             | A2 v -> ZN ^ | NOR2_X1  | 0.050 |   0.272 |    0.318 | 
     | g171692             | A ^ -> ZN v  | INV_X1   | 0.014 |   0.286 |    0.332 | 
     | g200228             | A1 v -> ZN ^ | OAI22_X1 | 0.026 |   0.311 |    0.358 | 
     | instr_srai_reg      | D ^          | DFF_X1   | 0.000 |   0.311 |    0.358 | 
     +----------------------------------------------------------------------------+ 
Path 1690: MET Setup Check with Pin instr_xor_reg/CK 
Endpoint:   instr_xor_reg/D       (^) checked with  leading edge of 'clk'
Beginpoint: mem_rdata_q_reg[28]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.003
- Setup                         0.034
+ Phase Shift                   0.400
= Required Time                 0.363
- Arrival Time                  0.316
= Slack Time                    0.047
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | mem_rdata_q_reg[28] | CK ^         |          |       |   0.000 |    0.048 | 
     | mem_rdata_q_reg[28] | CK ^ -> Q v  | SDFF_X1  | 0.096 |   0.096 |    0.144 | 
     | g195357             | A2 v -> ZN ^ | NOR2_X1  | 0.043 |   0.140 |    0.187 | 
     | g195360             | A1 ^ -> ZN ^ | AND3_X1  | 0.052 |   0.191 |    0.239 | 
     | g203007             | A2 ^ -> ZN v | NAND2_X1 | 0.021 |   0.212 |    0.259 | 
     | g195362             | A v -> ZN ^  | INV_X1   | 0.029 |   0.241 |    0.288 | 
     | FE_RC_3122_0        | A1 ^ -> ZN v | NAND3_X2 | 0.040 |   0.281 |    0.329 | 
     | g188038             | A1 v -> ZN ^ | OAI22_X1 | 0.035 |   0.316 |    0.363 | 
     | instr_xor_reg       | D ^          | DFF_X1   | 0.000 |   0.316 |    0.363 | 
     +----------------------------------------------------------------------------+ 
Path 1691: MET Setup Check with Pin cpuregs_reg[19][3]/CK 
Endpoint:   cpuregs_reg[19][3]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.067
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.437
- Arrival Time                  0.389
= Slack Time                    0.048
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                              |              |          |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]            | CK ^         |          |       |   0.019 |    0.067 | 
     | latched_rd_reg[3]            | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.160 | 
     | g173022                      | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.187 | 
     | FE_RC_2515_0                 | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.196 | 
     | FE_RC_2513_0                 | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.216 | 
     | FE_RC_2512_0                 | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.240 | 
     | g30                          | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.257 | 
     | g208697                      | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.320 | 
     | g208701                      | A1 ^ -> ZN ^ | AND2_X4  | 0.041 |   0.314 |    0.361 | 
     | FE_OFC56_n_45496             | A ^ -> ZN v  | INV_X8   | 0.014 |   0.328 |    0.375 | 
     | FE_OCPC1103_FE_OFN31_n_45496 | A v -> ZN ^  | INV_X16  | 0.022 |   0.350 |    0.398 | 
     | g206448                      | A1 ^ -> ZN v | NAND2_X1 | 0.020 |   0.370 |    0.418 | 
     | g206447                      | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.389 |    0.437 | 
     | cpuregs_reg[19][3]           | D ^          | DFF_X1   | 0.000 |   0.389 |    0.437 | 
     +-------------------------------------------------------------------------------------+ 
Path 1692: MET Setup Check with Pin count_cycle_reg[17]/CK 
Endpoint:   count_cycle_reg[17]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[11]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.014
- Setup                         0.023
+ Phase Shift                   0.400
= Required Time                 0.391
- Arrival Time                  0.343
= Slack Time                    0.048
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.015
     = Beginpoint Arrival Time       -0.015
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[11]     | CK ^         |          |       |  -0.015 |    0.033 | 
     | count_cycle_reg[11]     | CK ^ -> Q ^  | DFF_X1   | 0.124 |   0.109 |    0.157 | 
     | inc_add_1428_40_g186137 | A1 ^ -> ZN ^ | AND2_X1  | 0.042 |   0.152 |    0.199 | 
     | inc_add_1428_40_g191310 | A2 ^ -> ZN ^ | AND2_X1  | 0.037 |   0.189 |    0.236 | 
     | g189435_dup             | A1 ^ -> ZN ^ | AND4_X2  | 0.069 |   0.257 |    0.305 | 
     | inc_add_1428_40_g191319 | A1 ^ -> ZN v | NAND2_X1 | 0.021 |   0.279 |    0.326 | 
     | inc_add_1428_40_g1099   | A v -> ZN v  | XNOR2_X1 | 0.037 |   0.315 |    0.363 | 
     | g172805                 | A1 v -> ZN v | AND2_X1  | 0.028 |   0.343 |    0.391 | 
     | count_cycle_reg[17]     | D v          | DFF_X1   | 0.000 |   0.343 |    0.391 | 
     +--------------------------------------------------------------------------------+ 
Path 1693: MET Setup Check with Pin cpuregs_reg[19][2]/CK 
Endpoint:   cpuregs_reg[19][2]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.067
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.437
- Arrival Time                  0.389
= Slack Time                    0.048
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                              |              |          |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]            | CK ^         |          |       |   0.019 |    0.067 | 
     | latched_rd_reg[3]            | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.161 | 
     | g173022                      | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.187 | 
     | FE_RC_2515_0                 | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.196 | 
     | FE_RC_2513_0                 | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.216 | 
     | FE_RC_2512_0                 | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.241 | 
     | g30                          | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.257 | 
     | g208697                      | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.321 | 
     | g208701                      | A1 ^ -> ZN ^ | AND2_X4  | 0.041 |   0.314 |    0.362 | 
     | FE_OFC56_n_45496             | A ^ -> ZN v  | INV_X8   | 0.014 |   0.328 |    0.375 | 
     | FE_OCPC1103_FE_OFN31_n_45496 | A v -> ZN ^  | INV_X16  | 0.022 |   0.350 |    0.398 | 
     | g206445                      | A1 ^ -> ZN v | NAND2_X1 | 0.020 |   0.370 |    0.418 | 
     | g169095                      | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.389 |    0.437 | 
     | cpuregs_reg[19][2]           | D ^          | DFF_X1   | 0.000 |   0.389 |    0.437 | 
     +-------------------------------------------------------------------------------------+ 
Path 1694: MET Setup Check with Pin mem_rdata_q_reg[10]/CK 
Endpoint:   mem_rdata_q_reg[10]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q        (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.016
- Setup                         0.088
+ Phase Shift                   0.400
= Required Time                 0.328
- Arrival Time                  0.280
= Slack Time                    0.048
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     | mem_valid_reg       | CK ^         |         |       |  -0.013 |    0.035 | 
     | mem_valid_reg       | CK ^ -> Q v  | DFF_X1  | 0.101 |   0.088 |    0.136 | 
     | g192174             | A1 v -> ZN v | AND2_X4 | 0.029 |   0.117 |    0.165 | 
     | FE_OCPC1319_n_28108 | A v -> Z v   | BUF_X2  | 0.030 |   0.148 |    0.196 | 
     | FE_OCPC2181_n_28108 | A v -> ZN ^  | INV_X4  | 0.029 |   0.177 |    0.225 | 
     | FE_OCPC2184_n_28108 | A ^ -> Z ^   | BUF_X2  | 0.042 |   0.218 |    0.266 | 
     | FE_OCPC1591_n_28110 | A ^ -> Z ^   | BUF_X2  | 0.060 |   0.279 |    0.327 | 
     | mem_rdata_q_reg[10] | SE ^         | SDFF_X1 | 0.001 |   0.280 |    0.328 | 
     +---------------------------------------------------------------------------+ 
Path 1695: MET Setup Check with Pin mem_rdata_q_reg[9]/CK 
Endpoint:   mem_rdata_q_reg[9]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q       (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.016
- Setup                         0.088
+ Phase Shift                   0.400
= Required Time                 0.328
- Arrival Time                  0.280
= Slack Time                    0.048
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     | mem_valid_reg       | CK ^         |         |       |  -0.013 |    0.035 | 
     | mem_valid_reg       | CK ^ -> Q v  | DFF_X1  | 0.101 |   0.088 |    0.136 | 
     | g192174             | A1 v -> ZN v | AND2_X4 | 0.029 |   0.117 |    0.165 | 
     | FE_OCPC1319_n_28108 | A v -> Z v   | BUF_X2  | 0.030 |   0.148 |    0.196 | 
     | FE_OCPC2181_n_28108 | A v -> ZN ^  | INV_X4  | 0.029 |   0.177 |    0.225 | 
     | FE_OCPC2184_n_28108 | A ^ -> Z ^   | BUF_X2  | 0.042 |   0.218 |    0.266 | 
     | FE_OCPC1591_n_28110 | A ^ -> Z ^   | BUF_X2  | 0.060 |   0.279 |    0.327 | 
     | mem_rdata_q_reg[9]  | SE ^         | SDFF_X1 | 0.001 |   0.280 |    0.328 | 
     +---------------------------------------------------------------------------+ 
Path 1696: MET Setup Check with Pin mem_rdata_q_reg[11]/CK 
Endpoint:   mem_rdata_q_reg[11]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q        (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.016
- Setup                         0.088
+ Phase Shift                   0.400
= Required Time                 0.328
- Arrival Time                  0.279
= Slack Time                    0.049
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     | mem_valid_reg       | CK ^         |         |       |  -0.013 |    0.035 | 
     | mem_valid_reg       | CK ^ -> Q v  | DFF_X1  | 0.101 |   0.088 |    0.136 | 
     | g192174             | A1 v -> ZN v | AND2_X4 | 0.029 |   0.117 |    0.166 | 
     | FE_OCPC1319_n_28108 | A v -> Z v   | BUF_X2  | 0.030 |   0.148 |    0.196 | 
     | FE_OCPC2181_n_28108 | A v -> ZN ^  | INV_X4  | 0.029 |   0.177 |    0.225 | 
     | FE_OCPC2184_n_28108 | A ^ -> Z ^   | BUF_X2  | 0.042 |   0.218 |    0.267 | 
     | FE_OCPC1591_n_28110 | A ^ -> Z ^   | BUF_X2  | 0.060 |   0.279 |    0.327 | 
     | mem_rdata_q_reg[11] | SE ^         | SDFF_X1 | 0.001 |   0.279 |    0.328 | 
     +---------------------------------------------------------------------------+ 
Path 1697: MET Setup Check with Pin mem_rdata_q_reg[8]/CK 
Endpoint:   mem_rdata_q_reg[8]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q       (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.017
- Setup                         0.088
+ Phase Shift                   0.400
= Required Time                 0.328
- Arrival Time                  0.280
= Slack Time                    0.049
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     | mem_valid_reg       | CK ^         |         |       |  -0.013 |    0.035 | 
     | mem_valid_reg       | CK ^ -> Q v  | DFF_X1  | 0.101 |   0.088 |    0.137 | 
     | g192174             | A1 v -> ZN v | AND2_X4 | 0.029 |   0.117 |    0.166 | 
     | FE_OCPC1319_n_28108 | A v -> Z v   | BUF_X2  | 0.030 |   0.148 |    0.197 | 
     | FE_OCPC2181_n_28108 | A v -> ZN ^  | INV_X4  | 0.029 |   0.177 |    0.225 | 
     | FE_OCPC2184_n_28108 | A ^ -> Z ^   | BUF_X2  | 0.042 |   0.218 |    0.267 | 
     | FE_OCPC1591_n_28110 | A ^ -> Z ^   | BUF_X2  | 0.060 |   0.279 |    0.327 | 
     | mem_rdata_q_reg[8]  | SE ^         | SDFF_X1 | 0.001 |   0.280 |    0.328 | 
     +---------------------------------------------------------------------------+ 
Path 1698: MET Setup Check with Pin cpuregs_reg[7][7]/CK 
Endpoint:   cpuregs_reg[7][7]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[2]/QN (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.069
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.439
- Arrival Time                  0.390
= Slack Time                    0.050
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +---------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                          |              |          |       |  Time   |   Time   | 
     |--------------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[2]         | CK ^         |          |       |  -0.009 |    0.040 | 
     | cpu_state_reg[2]         | CK ^ -> QN ^ | DFFR_X1  | 0.092 |   0.083 |    0.133 | 
     | FE_OFC389_n_6184         | A ^ -> ZN v  | INV_X2   | 0.016 |   0.099 |    0.149 | 
     | FE_OFC391_n_6184         | A v -> ZN ^  | INV_X1   | 0.015 |   0.115 |    0.164 | 
     | g21                      | A2 ^ -> ZN ^ | AND2_X2  | 0.039 |   0.153 |    0.203 | 
     | FE_RC_3181_0             | A2 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.192 |    0.241 | 
     | FE_OFC48_n_37230         | A ^ -> ZN v  | INV_X1   | 0.013 |   0.204 |    0.254 | 
     | g206168                  | A1 v -> ZN ^ | NOR2_X2  | 0.031 |   0.235 |    0.285 | 
     | g206171                  | A1 ^ -> ZN ^ | AND2_X4  | 0.048 |   0.284 |    0.333 | 
     | g170755_194338_dup206174 | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.326 |    0.376 | 
     | FE_OCPC1106_n_42927      | A ^ -> Z ^   | BUF_X8   | 0.030 |   0.356 |    0.406 | 
     | g200954                  | A2 ^ -> ZN v | NAND2_X1 | 0.015 |   0.371 |    0.421 | 
     | g169744                  | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.390 |    0.439 | 
     | cpuregs_reg[7][7]        | D ^          | DFF_X1   | 0.000 |   0.390 |    0.439 | 
     +---------------------------------------------------------------------------------+ 
Path 1699: MET Setup Check with Pin cpuregs_reg[19][0]/CK 
Endpoint:   cpuregs_reg[19][0]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.071
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.441
- Arrival Time                  0.390
= Slack Time                    0.050
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                              |              |          |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]            | CK ^         |          |       |   0.019 |    0.070 | 
     | latched_rd_reg[3]            | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.163 | 
     | g173022                      | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.190 | 
     | FE_RC_2515_0                 | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.199 | 
     | FE_RC_2513_0                 | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.219 | 
     | FE_RC_2512_0                 | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.243 | 
     | g30                          | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.259 | 
     | g208697                      | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.323 | 
     | g208701                      | A1 ^ -> ZN ^ | AND2_X4  | 0.041 |   0.314 |    0.364 | 
     | FE_OFC56_n_45496             | A ^ -> ZN v  | INV_X8   | 0.014 |   0.328 |    0.378 | 
     | FE_OCPC1103_FE_OFN31_n_45496 | A v -> ZN ^  | INV_X16  | 0.022 |   0.350 |    0.401 | 
     | g205297                      | A1 ^ -> ZN v | NAND2_X1 | 0.021 |   0.371 |    0.421 | 
     | g199047                      | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.390 |    0.441 | 
     | cpuregs_reg[19][0]           | D ^          | DFF_X1   | 0.000 |   0.390 |    0.441 | 
     +-------------------------------------------------------------------------------------+ 
Path 1700: MET Setup Check with Pin cpuregs_reg[11][8]/CK 
Endpoint:   cpuregs_reg[11][8]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_rd_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.073
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.443
- Arrival Time                  0.391
= Slack Time                    0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | latched_rd_reg[3]   | CK ^         |          |       |   0.019 |    0.071 | 
     | latched_rd_reg[3]   | CK ^ -> QN v | DFF_X1   | 0.093 |   0.113 |    0.164 | 
     | g173022             | A2 v -> ZN ^ | NAND2_X2 | 0.027 |   0.140 |    0.191 | 
     | FE_RC_2515_0        | A ^ -> ZN v  | INV_X2   | 0.009 |   0.149 |    0.200 | 
     | FE_RC_2513_0        | A2 v -> ZN ^ | NAND2_X2 | 0.020 |   0.168 |    0.220 | 
     | FE_RC_2512_0        | A3 ^ -> ZN v | NAND3_X4 | 0.024 |   0.193 |    0.244 | 
     | g30                 | A v -> ZN ^  | INV_X4   | 0.016 |   0.209 |    0.261 | 
     | g208697             | A3 ^ -> ZN ^ | AND3_X4  | 0.064 |   0.273 |    0.324 | 
     | g208690             | A1 ^ -> ZN ^ | AND2_X4  | 0.037 |   0.310 |    0.362 | 
     | FE_OCPC1080_n_45486 | A ^ -> ZN v  | INV_X4   | 0.021 |   0.331 |    0.383 | 
     | FE_OCPC1082_n_45486 | A v -> ZN ^  | INV_X16  | 0.024 |   0.355 |    0.406 | 
     | g194911             | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.372 |    0.424 | 
     | g169919             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.391 |    0.443 | 
     | cpuregs_reg[11][8]  | D ^          | DFF_X1   | 0.000 |   0.391 |    0.443 | 
     +----------------------------------------------------------------------------+ 
Path 1701: MET Setup Check with Pin decoded_imm_reg[5]/CK 
Endpoint:   decoded_imm_reg[5]/D  (^) checked with  leading edge of 'clk'
Beginpoint: decoder_trigger_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.016
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.385
- Arrival Time                  0.329
= Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                 |              |          |       |  Time   |   Time   | 
     |---------------------------------+--------------+----------+-------+---------+----------| 
     | decoder_trigger_reg             | CK ^         |          |       |  -0.006 |    0.050 | 
     | decoder_trigger_reg             | CK ^ -> Q ^  | DFF_X1   | 0.123 |   0.117 |    0.173 | 
     | g97079__206495                  | A1 ^ -> ZN v | NAND2_X4 | 0.031 |   0.148 |    0.204 | 
     | FE_OFC543_n_43238               | A v -> Z v   | BUF_X4   | 0.036 |   0.184 |    0.240 | 
     | FE_OCPC1661_FE_OFN45690_n_43238 | A v -> ZN ^  | INV_X4   | 0.020 |   0.203 |    0.260 | 
     | g280                            | A1 ^ -> ZN ^ | AND2_X4  | 0.047 |   0.250 |    0.307 | 
     | FE_OCPC1698_n_19992             | A ^ -> Z ^   | BUF_X8   | 0.033 |   0.283 |    0.340 | 
     | g206496                         | B1 ^ -> ZN v | AOI22_X1 | 0.021 |   0.304 |    0.360 | 
     | g201371                         | A v -> ZN ^  | OAI21_X1 | 0.025 |   0.329 |    0.385 | 
     | decoded_imm_reg[5]              | D ^          | DFF_X1   | 0.000 |   0.329 |    0.385 | 
     +----------------------------------------------------------------------------------------+ 
Path 1702: MET Setup Check with Pin latched_stalu_reg/CK 
Endpoint:   latched_stalu_reg/D (v) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[6]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.004
- Setup                         0.027
+ Phase Shift                   0.400
= Required Time                 0.369
- Arrival Time                  0.311
= Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | cpu_state_reg[6]    | CK ^         |           |       |  -0.009 |    0.049 | 
     | cpu_state_reg[6]    | CK ^ -> Q v  | DFF_X1    | 0.107 |   0.098 |    0.156 | 
     | g206863             | A1 v -> ZN v | OR2_X1    | 0.056 |   0.153 |    0.211 | 
     | FE_OCPC1449_n_34254 | A v -> Z v   | BUF_X4    | 0.033 |   0.186 |    0.244 | 
     | FE_OFC207_n_34254   | A v -> Z v   | BUF_X2    | 0.034 |   0.221 |    0.278 | 
     | FE_OFC209_n_34254   | A v -> ZN ^  | INV_X2    | 0.056 |   0.277 |    0.335 | 
     | g208348             | B1 ^ -> ZN v | OAI221_X1 | 0.035 |   0.311 |    0.369 | 
     | latched_stalu_reg   | D v          | DFF_X1    | 0.000 |   0.311 |    0.369 | 
     +-----------------------------------------------------------------------------+ 
Path 1703: MET Setup Check with Pin mem_state_reg[1]/CK 
Endpoint:   mem_state_reg[1]/D (v) checked with  leading edge of 'clk'
Beginpoint: resetn             (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.015
- Setup                         0.027
+ Phase Shift                   0.400
= Required Time                 0.358
- Arrival Time                  0.298
= Slack Time                    0.060
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                    |              |           |       |  Time   |   Time   | 
     |--------------------+--------------+-----------+-------+---------+----------| 
     |                    | resetn v     |           |       |   0.000 |    0.060 | 
     | FE_OCPC1264_resetn | A v -> Z v   | CLKBUF_X3 | 0.096 |   0.096 |    0.156 | 
     | g203214            | A3 v -> ZN v | AND3_X1   | 0.065 |   0.161 |    0.222 | 
     | g203213            | A2 v -> ZN ^ | NAND2_X1  | 0.021 |   0.182 |    0.242 | 
     | FE_OFC52_n_39926   | A ^ -> ZN v  | INV_X2    | 0.019 |   0.201 |    0.261 | 
     | FE_OFC54_n_39926   | A v -> ZN ^  | INV_X1    | 0.060 |   0.261 |    0.321 | 
     | g201701            | A ^ -> ZN v  | OAI211_X1 | 0.037 |   0.298 |    0.358 | 
     | mem_state_reg[1]   | D v          | DFF_X1    | 0.000 |   0.298 |    0.358 | 
     +----------------------------------------------------------------------------+ 
Path 1704: MET Setup Check with Pin decoded_imm_reg[9]/CK 
Endpoint:   decoded_imm_reg[9]/D  (^) checked with  leading edge of 'clk'
Beginpoint: decoder_trigger_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.000
- Setup                         0.033
+ Phase Shift                   0.400
= Required Time                 0.367
- Arrival Time                  0.307
= Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | decoder_trigger_reg | CK ^         |          |       |  -0.006 |    0.054 | 
     | decoder_trigger_reg | CK ^ -> Q ^  | DFF_X1   | 0.123 |   0.117 |    0.177 | 
     | g97079__206495      | A1 ^ -> ZN v | NAND2_X4 | 0.031 |   0.148 |    0.208 | 
     | g205411             | A1 v -> ZN v | OR2_X2   | 0.050 |   0.198 |    0.258 | 
     | g203595             | A3 v -> ZN v | AND3_X4  | 0.038 |   0.236 |    0.296 | 
     | g200385             | A1 v -> ZN v | AND2_X4  | 0.033 |   0.269 |    0.329 | 
     | g195944             | B1 v -> ZN ^ | OAI21_X1 | 0.038 |   0.307 |    0.367 | 
     | decoded_imm_reg[9]  | D ^          | DFF_X2   | 0.000 |   0.307 |    0.367 | 
     +----------------------------------------------------------------------------+ 
Path 1705: MET Setup Check with Pin decoded_imm_reg[13]/CK 
Endpoint:   decoded_imm_reg[13]/D (v) checked with  leading edge of 'clk'
Beginpoint: decoder_trigger_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.015
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.385
- Arrival Time                  0.324
= Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | decoder_trigger_reg | CK ^         |          |       |  -0.006 |    0.055 | 
     | decoder_trigger_reg | CK ^ -> Q v  | DFF_X1   | 0.110 |   0.104 |    0.165 | 
     | g97079__206495      | A1 v -> ZN ^ | NAND2_X4 | 0.032 |   0.137 |    0.198 | 
     | g205410             | A1 ^ -> ZN v | NOR2_X2  | 0.020 |   0.157 |    0.218 | 
     | g195938             | A2 v -> ZN ^ | NOR2_X1  | 0.074 |   0.230 |    0.291 | 
     | FE_RC_1564_0        | B2 ^ -> ZN v | AOI21_X2 | 0.021 |   0.251 |    0.312 | 
     | FE_OCPC1200_n_36836 | A v -> ZN ^  | INV_X1   | 0.050 |   0.300 |    0.361 | 
     | g192155             | A2 ^ -> ZN v | NAND2_X1 | 0.023 |   0.324 |    0.385 | 
     | decoded_imm_reg[13] | D v          | DFF_X2   | 0.000 |   0.324 |    0.385 | 
     +----------------------------------------------------------------------------+ 
Path 1706: MET Setup Check with Pin decoded_imm_reg[10]/CK 
Endpoint:   decoded_imm_reg[10]/D (^) checked with  leading edge of 'clk'
Beginpoint: decoder_trigger_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.000
- Setup                         0.032
+ Phase Shift                   0.400
= Required Time                 0.368
- Arrival Time                  0.306
= Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | decoder_trigger_reg | CK ^         |          |       |  -0.006 |    0.056 | 
     | decoder_trigger_reg | CK ^ -> Q ^  | DFF_X1   | 0.123 |   0.117 |    0.179 | 
     | g97079__206495      | A1 ^ -> ZN v | NAND2_X4 | 0.031 |   0.148 |    0.209 | 
     | g205411             | A1 v -> ZN v | OR2_X2   | 0.050 |   0.198 |    0.260 | 
     | g203595             | A3 v -> ZN v | AND3_X4  | 0.038 |   0.236 |    0.298 | 
     | g200385             | A1 v -> ZN v | AND2_X4  | 0.033 |   0.269 |    0.331 | 
     | g195947             | B1 v -> ZN ^ | OAI21_X1 | 0.037 |   0.306 |    0.367 | 
     | decoded_imm_reg[10] | D ^          | DFF_X2   | 0.000 |   0.306 |    0.368 | 
     +----------------------------------------------------------------------------+ 
Path 1707: MET Setup Check with Pin decoded_imm_reg[6]/CK 
Endpoint:   decoded_imm_reg[6]/D  (^) checked with  leading edge of 'clk'
Beginpoint: decoder_trigger_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.020
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.388
- Arrival Time                  0.326
= Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                 |              |          |       |  Time   |   Time   | 
     |---------------------------------+--------------+----------+-------+---------+----------| 
     | decoder_trigger_reg             | CK ^         |          |       |  -0.006 |    0.056 | 
     | decoder_trigger_reg             | CK ^ -> Q ^  | DFF_X1   | 0.123 |   0.117 |    0.179 | 
     | g97079__206495                  | A1 ^ -> ZN v | NAND2_X4 | 0.031 |   0.148 |    0.210 | 
     | FE_OFC543_n_43238               | A v -> Z v   | BUF_X4   | 0.036 |   0.184 |    0.246 | 
     | FE_OCPC1661_FE_OFN45690_n_43238 | A v -> ZN ^  | INV_X4   | 0.020 |   0.203 |    0.266 | 
     | g280                            | A1 ^ -> ZN ^ | AND2_X4  | 0.047 |   0.250 |    0.313 | 
     | FE_OCPC1698_n_19992             | A ^ -> Z ^   | BUF_X8   | 0.033 |   0.283 |    0.346 | 
     | g206498                         | A1 ^ -> ZN v | AOI22_X1 | 0.015 |   0.299 |    0.361 | 
     | g195948                         | A v -> ZN ^  | OAI21_X1 | 0.027 |   0.326 |    0.388 | 
     | decoded_imm_reg[6]              | D ^          | DFF_X1   | 0.000 |   0.326 |    0.388 | 
     +----------------------------------------------------------------------------------------+ 
Path 1708: MET Setup Check with Pin latched_rd_reg[0]/CK 
Endpoint:   latched_rd_reg[0]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.020
- Setup                         0.023
+ Phase Shift                   0.400
= Required Time                 0.396
- Arrival Time                  0.333
= Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[3]  | CK ^         |          |       |  -0.009 |    0.054 | 
     | cpu_state_reg[3]  | CK ^ -> QN v | DFF_X2   | 0.111 |   0.101 |    0.164 | 
     | FE_OFC210_n_6185  | A v -> ZN ^  | INV_X4   | 0.072 |   0.173 |    0.236 | 
     | g187486           | A1 ^ -> ZN v | NAND3_X1 | 0.061 |   0.234 |    0.297 | 
     | g184338           | A2 v -> ZN ^ | NAND2_X1 | 0.045 |   0.279 |    0.342 | 
     | g9                | A ^ -> ZN v  | INV_X1   | 0.014 |   0.293 |    0.356 | 
     | g207912           | A1 v -> ZN ^ | AOI22_X1 | 0.032 |   0.325 |    0.387 | 
     | g171512           | A ^ -> ZN v  | INV_X1   | 0.009 |   0.333 |    0.396 | 
     | latched_rd_reg[0] | D v          | DFF_X1   | 0.000 |   0.333 |    0.396 | 
     +--------------------------------------------------------------------------+ 
Path 1709: MET Setup Check with Pin latched_rd_reg[1]/CK 
Endpoint:   latched_rd_reg[1]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.019
- Setup                         0.023
+ Phase Shift                   0.400
= Required Time                 0.396
- Arrival Time                  0.333
= Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[3]  | CK ^         |          |       |  -0.009 |    0.054 | 
     | cpu_state_reg[3]  | CK ^ -> QN v | DFF_X2   | 0.111 |   0.101 |    0.165 | 
     | FE_OFC210_n_6185  | A v -> ZN ^  | INV_X4   | 0.072 |   0.173 |    0.237 | 
     | g187486           | A1 ^ -> ZN v | NAND3_X1 | 0.061 |   0.234 |    0.298 | 
     | g184338           | A2 v -> ZN ^ | NAND2_X1 | 0.045 |   0.279 |    0.342 | 
     | g9                | A ^ -> ZN v  | INV_X1   | 0.014 |   0.293 |    0.356 | 
     | g207917           | A1 v -> ZN ^ | AOI22_X1 | 0.032 |   0.324 |    0.388 | 
     | g171513           | A ^ -> ZN v  | INV_X1   | 0.008 |   0.333 |    0.396 | 
     | latched_rd_reg[1] | D v          | DFF_X1   | 0.000 |   0.333 |    0.396 | 
     +--------------------------------------------------------------------------+ 
Path 1710: MET Setup Check with Pin decoded_imm_reg[0]/CK 
Endpoint:   decoded_imm_reg[0]/D  (v) checked with  leading edge of 'clk'
Beginpoint: decoder_trigger_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.009
- Setup                         0.025
+ Phase Shift                   0.400
= Required Time                 0.366
- Arrival Time                  0.302
= Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | decoder_trigger_reg | CK ^         |           |       |  -0.006 |    0.057 | 
     | decoder_trigger_reg | CK ^ -> Q ^  | DFF_X1    | 0.123 |   0.117 |    0.180 | 
     | g97079__206495      | A1 ^ -> ZN v | NAND2_X4  | 0.031 |   0.148 |    0.211 | 
     | FE_OFC49_n_43238    | A v -> Z v   | BUF_X2    | 0.053 |   0.200 |    0.264 | 
     | g171554             | C1 v -> ZN ^ | AOI222_X1 | 0.094 |   0.294 |    0.357 | 
     | g171511             | A ^ -> ZN v  | INV_X1    | 0.009 |   0.302 |    0.366 | 
     | decoded_imm_reg[0]  | D v          | DFF_X1    | 0.000 |   0.302 |    0.366 | 
     +-----------------------------------------------------------------------------+ 
Path 1711: MET Setup Check with Pin count_cycle_reg[4]/CK 
Endpoint:   count_cycle_reg[4]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[2]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.015
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.357
- Arrival Time                  0.287
= Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.015
     = Beginpoint Arrival Time       -0.015
     +----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                           |              |          |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[2]        | CK ^         |          |       |  -0.015 |    0.055 | 
     | count_cycle_reg[2]        | CK ^ -> Q ^  | DFF_X1   | 0.114 |   0.100 |    0.170 | 
     | FE_OCPC1706_count_cycle_2 | A ^ -> Z ^   | BUF_X1   | 0.041 |   0.141 |    0.210 | 
     | inc_add_1428_40_g206852   | A1 ^ -> ZN ^ | AND2_X1  | 0.038 |   0.178 |    0.248 | 
     | inc_add_1428_40_g188936   | A1 ^ -> ZN ^ | AND2_X1  | 0.035 |   0.213 |    0.283 | 
     | inc_add_1428_40_g188935   | A ^ -> ZN v  | INV_X1   | 0.014 |   0.227 |    0.297 | 
     | inc_add_1428_40_g1213     | B v -> ZN ^  | XNOR2_X1 | 0.028 |   0.255 |    0.325 | 
     | g172787                   | A1 ^ -> ZN ^ | AND2_X1  | 0.032 |   0.287 |    0.357 | 
     | count_cycle_reg[4]        | D ^          | DFF_X1   | 0.000 |   0.287 |    0.357 | 
     +----------------------------------------------------------------------------------+ 
Path 1712: MET Setup Check with Pin instr_sub_reg/CK 
Endpoint:   instr_sub_reg/D       (^) checked with  leading edge of 'clk'
Beginpoint: mem_rdata_q_reg[12]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.009
- Setup                         0.034
+ Phase Shift                   0.400
= Required Time                 0.358
- Arrival Time                  0.287
= Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | mem_rdata_q_reg[12] | CK ^         |          |       |  -0.003 |    0.067 | 
     | mem_rdata_q_reg[12] | CK ^ -> Q v  | DFF_X1   | 0.106 |   0.103 |    0.174 | 
     | g172830             | A2 v -> ZN ^ | NOR2_X1  | 0.039 |   0.142 |    0.213 | 
     | g172562             | A1 ^ -> ZN v | NAND2_X1 | 0.044 |   0.186 |    0.257 | 
     | g185211             | A v -> ZN ^  | INV_X1   | 0.019 |   0.205 |    0.275 | 
     | g185210             | A1 ^ -> ZN ^ | AND3_X1  | 0.041 |   0.246 |    0.316 | 
     | g206376             | A2 ^ -> ZN v | NAND2_X1 | 0.015 |   0.261 |    0.332 | 
     | g195427             | A1 v -> ZN ^ | OAI22_X1 | 0.026 |   0.287 |    0.358 | 
     | instr_sub_reg       | D ^          | DFF_X1   | 0.000 |   0.287 |    0.358 | 
     +----------------------------------------------------------------------------+ 
Path 1713: MET Setup Check with Pin decoded_imm_reg[7]/CK 
Endpoint:   decoded_imm_reg[7]/D  (^) checked with  leading edge of 'clk'
Beginpoint: decoder_trigger_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.000
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.369
- Arrival Time                  0.298
= Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                 |              |          |       |  Time   |   Time   | 
     |---------------------------------+--------------+----------+-------+---------+----------| 
     | decoder_trigger_reg             | CK ^         |          |       |  -0.006 |    0.064 | 
     | decoder_trigger_reg             | CK ^ -> Q ^  | DFF_X1   | 0.123 |   0.117 |    0.187 | 
     | g97079__206495                  | A1 ^ -> ZN v | NAND2_X4 | 0.031 |   0.148 |    0.218 | 
     | FE_OFC543_n_43238               | A v -> Z v   | BUF_X4   | 0.036 |   0.184 |    0.254 | 
     | FE_OCPC1661_FE_OFN45690_n_43238 | A v -> ZN ^  | INV_X4   | 0.020 |   0.203 |    0.274 | 
     | g280                            | A1 ^ -> ZN ^ | AND2_X4  | 0.047 |   0.250 |    0.321 | 
     | g172361                         | A1 ^ -> ZN v | AOI22_X1 | 0.022 |   0.272 |    0.343 | 
     | g195945                         | A v -> ZN ^  | OAI21_X1 | 0.026 |   0.298 |    0.369 | 
     | decoded_imm_reg[7]              | D ^          | DFF_X1   | 0.000 |   0.298 |    0.369 | 
     +----------------------------------------------------------------------------------------+ 
Path 1714: MET Setup Check with Pin instr_slti_reg/CK 
Endpoint:   instr_slti_reg/D      (^) checked with  leading edge of 'clk'
Beginpoint: decoder_trigger_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.034
+ Phase Shift                   0.400
= Required Time                 0.360
- Arrival Time                  0.285
= Slack Time                    0.075
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | decoder_trigger_reg | CK ^         |          |       |  -0.006 |    0.069 | 
     | decoder_trigger_reg | CK ^ -> Q ^  | DFF_X1   | 0.123 |   0.117 |    0.191 | 
     | g97079__206495      | A1 ^ -> ZN v | NAND2_X4 | 0.031 |   0.148 |    0.222 | 
     | g205404             | A1 v -> ZN v | OR2_X4   | 0.050 |   0.198 |    0.273 | 
     | g203597             | A v -> ZN ^  | INV_X1   | 0.019 |   0.217 |    0.292 | 
     | g172564             | A1 ^ -> ZN v | NAND2_X1 | 0.035 |   0.252 |    0.327 | 
     | g172154             | A1 v -> ZN ^ | OAI22_X1 | 0.033 |   0.285 |    0.360 | 
     | instr_slti_reg      | D ^          | DFF_X1   | 0.000 |   0.285 |    0.360 | 
     +----------------------------------------------------------------------------+ 
Path 1715: MET Setup Check with Pin instr_slli_reg/CK 
Endpoint:   instr_slli_reg/D      (^) checked with  leading edge of 'clk'
Beginpoint: mem_rdata_q_reg[13]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.009
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.360
- Arrival Time                  0.285
= Slack Time                    0.075
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | mem_rdata_q_reg[13] | CK ^         |          |       |  -0.006 |    0.069 | 
     | mem_rdata_q_reg[13] | CK ^ -> Q v  | DFF_X1   | 0.111 |   0.105 |    0.180 | 
     | g173011             | A1 v -> ZN ^ | NOR2_X1  | 0.069 |   0.174 |    0.249 | 
     | g172561             | A1 ^ -> ZN v | NAND2_X1 | 0.049 |   0.223 |    0.298 | 
     | g172407             | A v -> ZN ^  | INV_X1   | 0.021 |   0.244 |    0.319 | 
     | g172002             | A3 ^ -> ZN v | NAND3_X1 | 0.021 |   0.265 |    0.340 | 
     | g199970             | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.285 |    0.360 | 
     | instr_slli_reg      | D ^          | DFF_X1   | 0.000 |   0.285 |    0.360 | 
     +----------------------------------------------------------------------------+ 
Path 1716: MET Setup Check with Pin instr_addi_reg/CK 
Endpoint:   instr_addi_reg/D      (^) checked with  leading edge of 'clk'
Beginpoint: decoder_trigger_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.034
+ Phase Shift                   0.400
= Required Time                 0.360
- Arrival Time                  0.285
= Slack Time                    0.075
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | decoder_trigger_reg | CK ^         |          |       |  -0.006 |    0.069 | 
     | decoder_trigger_reg | CK ^ -> Q ^  | DFF_X1   | 0.123 |   0.117 |    0.192 | 
     | g97079__206495      | A1 ^ -> ZN v | NAND2_X4 | 0.031 |   0.148 |    0.223 | 
     | g205404             | A1 v -> ZN v | OR2_X4   | 0.050 |   0.198 |    0.273 | 
     | g203597             | A v -> ZN ^  | INV_X1   | 0.019 |   0.217 |    0.292 | 
     | g172564             | A1 ^ -> ZN v | NAND2_X1 | 0.035 |   0.252 |    0.327 | 
     | g172193             | A1 v -> ZN ^ | OAI22_X1 | 0.033 |   0.285 |    0.360 | 
     | instr_addi_reg      | D ^          | DFF_X1   | 0.000 |   0.285 |    0.360 | 
     +----------------------------------------------------------------------------+ 
Path 1717: MET Setup Check with Pin decoded_imm_j_reg[13]/CK 
Endpoint:   decoded_imm_j_reg[13]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q         (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.003
- Setup                         0.080
+ Phase Shift                   0.400
= Required Time                 0.317
- Arrival Time                  0.241
= Slack Time                    0.075
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | mem_valid_reg         | CK ^         |          |       |  -0.013 |    0.062 | 
     | mem_valid_reg         | CK ^ -> Q ^  | DFF_X1   | 0.109 |   0.095 |    0.170 | 
     | FE_OCPC1217_mem_valid | A ^ -> Z ^   | BUF_X1   | 0.036 |   0.131 |    0.206 | 
     | g175235_dup           | A1 ^ -> ZN ^ | AND2_X4  | 0.051 |   0.182 |    0.257 | 
     | FE_RC_1606_0          | A1 ^ -> ZN ^ | OR2_X1   | 0.032 |   0.213 |    0.289 | 
     | FE_RC_1605_0          | A ^ -> ZN v  | OAI21_X1 | 0.028 |   0.241 |    0.316 | 
     | decoded_imm_j_reg[13] | D v          | SDFF_X1  | 0.000 |   0.241 |    0.317 | 
     +------------------------------------------------------------------------------+ 
Path 1718: MET Setup Check with Pin instr_sltiu_reg/CK 
Endpoint:   instr_sltiu_reg/D     (^) checked with  leading edge of 'clk'
Beginpoint: decoder_trigger_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.034
+ Phase Shift                   0.400
= Required Time                 0.360
- Arrival Time                  0.284
= Slack Time                    0.076
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | decoder_trigger_reg | CK ^         |          |       |  -0.006 |    0.069 | 
     | decoder_trigger_reg | CK ^ -> Q ^  | DFF_X1   | 0.123 |   0.117 |    0.192 | 
     | g97079__206495      | A1 ^ -> ZN v | NAND2_X4 | 0.031 |   0.148 |    0.223 | 
     | g205404             | A1 v -> ZN v | OR2_X4   | 0.050 |   0.198 |    0.273 | 
     | g203597             | A v -> ZN ^  | INV_X1   | 0.019 |   0.217 |    0.293 | 
     | g172564             | A1 ^ -> ZN v | NAND2_X1 | 0.035 |   0.252 |    0.328 | 
     | g172155             | A1 v -> ZN ^ | OAI22_X1 | 0.032 |   0.284 |    0.360 | 
     | instr_sltiu_reg     | D ^          | DFF_X1   | 0.000 |   0.284 |    0.360 | 
     +----------------------------------------------------------------------------+ 
Path 1719: MET Setup Check with Pin instr_sb_reg/CK 
Endpoint:   instr_sb_reg/D        (v) checked with  leading edge of 'clk'
Beginpoint: decoder_trigger_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.007
- Setup                         0.026
+ Phase Shift                   0.400
= Required Time                 0.367
- Arrival Time                  0.290
= Slack Time                    0.077
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                 |              |          |       |  Time   |   Time   | 
     |---------------------------------+--------------+----------+-------+---------+----------| 
     | decoder_trigger_reg             | CK ^         |          |       |  -0.006 |    0.071 | 
     | decoder_trigger_reg             | CK ^ -> Q ^  | DFF_X1   | 0.123 |   0.117 |    0.194 | 
     | g97079__206495                  | A1 ^ -> ZN v | NAND2_X4 | 0.031 |   0.148 |    0.225 | 
     | FE_OFC543_n_43238               | A v -> Z v   | BUF_X4   | 0.036 |   0.184 |    0.261 | 
     | FE_OCPC1661_FE_OFN45690_n_43238 | A v -> ZN ^  | INV_X4   | 0.020 |   0.203 |    0.281 | 
     | FE_OCPC1663_FE_OFN45690_n_43238 | A ^ -> Z ^   | BUF_X1   | 0.060 |   0.264 |    0.341 | 
     | g207762                         | B1 ^ -> ZN v | OAI22_X1 | 0.026 |   0.290 |    0.367 | 
     | instr_sb_reg                    | D v          | DFF_X1   | 0.000 |   0.290 |    0.367 | 
     +----------------------------------------------------------------------------------------+ 
Path 1720: MET Setup Check with Pin instr_lb_reg/CK 
Endpoint:   instr_lb_reg/D        (v) checked with  leading edge of 'clk'
Beginpoint: decoder_trigger_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.007
- Setup                         0.026
+ Phase Shift                   0.400
= Required Time                 0.367
- Arrival Time                  0.290
= Slack Time                    0.077
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                 |              |          |       |  Time   |   Time   | 
     |---------------------------------+--------------+----------+-------+---------+----------| 
     | decoder_trigger_reg             | CK ^         |          |       |  -0.006 |    0.071 | 
     | decoder_trigger_reg             | CK ^ -> Q ^  | DFF_X1   | 0.123 |   0.117 |    0.194 | 
     | g97079__206495                  | A1 ^ -> ZN v | NAND2_X4 | 0.031 |   0.148 |    0.225 | 
     | FE_OFC543_n_43238               | A v -> Z v   | BUF_X4   | 0.036 |   0.184 |    0.261 | 
     | FE_OCPC1661_FE_OFN45690_n_43238 | A v -> ZN ^  | INV_X4   | 0.020 |   0.203 |    0.281 | 
     | FE_OCPC1663_FE_OFN45690_n_43238 | A ^ -> Z ^   | BUF_X1   | 0.060 |   0.264 |    0.341 | 
     | g199978                         | B1 ^ -> ZN v | OAI22_X1 | 0.026 |   0.290 |    0.367 | 
     | instr_lb_reg                    | D v          | DFF_X1   | 0.000 |   0.290 |    0.367 | 
     +----------------------------------------------------------------------------------------+ 
Path 1721: MET Setup Check with Pin instr_ori_reg/CK 
Endpoint:   instr_ori_reg/D       (^) checked with  leading edge of 'clk'
Beginpoint: decoder_trigger_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.003
- Setup                         0.034
+ Phase Shift                   0.400
= Required Time                 0.363
- Arrival Time                  0.286
= Slack Time                    0.077
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | decoder_trigger_reg | CK ^         |          |       |  -0.006 |    0.071 | 
     | decoder_trigger_reg | CK ^ -> Q ^  | DFF_X1   | 0.123 |   0.117 |    0.194 | 
     | g97079__206495      | A1 ^ -> ZN v | NAND2_X4 | 0.031 |   0.148 |    0.225 | 
     | g205404             | A1 v -> ZN v | OR2_X4   | 0.050 |   0.198 |    0.275 | 
     | g203597             | A v -> ZN ^  | INV_X1   | 0.019 |   0.217 |    0.295 | 
     | g172564             | A1 ^ -> ZN v | NAND2_X1 | 0.035 |   0.252 |    0.330 | 
     | g172197             | A1 v -> ZN ^ | OAI22_X1 | 0.034 |   0.286 |    0.363 | 
     | instr_ori_reg       | D ^          | DFF_X1   | 0.000 |   0.286 |    0.363 | 
     +----------------------------------------------------------------------------+ 
Path 1722: MET Setup Check with Pin is_jalr_addi_slti_sltiu_xori_ori_andi_reg/
CK 
Endpoint:   is_jalr_addi_slti_sltiu_xori_ori_andi_reg/D (v) checked with  
leading edge of 'clk'
Beginpoint: decoder_trigger_reg/Q                       (^) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.009
- Setup                         0.027
+ Phase Shift                   0.400
= Required Time                 0.364
- Arrival Time                  0.286
= Slack Time                    0.078
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +---------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                           |              |           |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+-----------+-------+---------+----------| 
     | decoder_trigger_reg                       | CK ^         |           |       |  -0.006 |    0.071 | 
     | decoder_trigger_reg                       | CK ^ -> Q ^  | DFF_X1    | 0.123 |   0.117 |    0.194 | 
     | g97079__206495                            | A1 ^ -> ZN v | NAND2_X4  | 0.031 |   0.148 |    0.225 | 
     | FE_OFC543_n_43238                         | A v -> Z v   | BUF_X4    | 0.036 |   0.184 |    0.261 | 
     | FE_OCPC1661_FE_OFN45690_n_43238           | A v -> ZN ^  | INV_X4    | 0.020 |   0.203 |    0.281 | 
     | FE_OCPC1665_FE_OFN45690_n_43238           | A ^ -> Z ^   | BUF_X1    | 0.053 |   0.257 |    0.334 | 
     | g206839                                   | C1 ^ -> ZN v | OAI221_X1 | 0.030 |   0.286 |    0.364 | 
     | is_jalr_addi_slti_sltiu_xori_ori_andi_reg | D v          | DFF_X1    | 0.000 |   0.286 |    0.364 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 1723: MET Setup Check with Pin instr_lhu_reg/CK 
Endpoint:   instr_lhu_reg/D       (v) checked with  leading edge of 'clk'
Beginpoint: decoder_trigger_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.007
- Setup                         0.026
+ Phase Shift                   0.400
= Required Time                 0.368
- Arrival Time                  0.290
= Slack Time                    0.078
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                 |              |          |       |  Time   |   Time   | 
     |---------------------------------+--------------+----------+-------+---------+----------| 
     | decoder_trigger_reg             | CK ^         |          |       |  -0.006 |    0.072 | 
     | decoder_trigger_reg             | CK ^ -> Q ^  | DFF_X1   | 0.123 |   0.117 |    0.195 | 
     | g97079__206495                  | A1 ^ -> ZN v | NAND2_X4 | 0.031 |   0.148 |    0.225 | 
     | FE_OFC543_n_43238               | A v -> Z v   | BUF_X4   | 0.036 |   0.184 |    0.262 | 
     | FE_OCPC1661_FE_OFN45690_n_43238 | A v -> ZN ^  | INV_X4   | 0.020 |   0.203 |    0.281 | 
     | FE_OCPC1663_FE_OFN45690_n_43238 | A ^ -> Z ^   | BUF_X1   | 0.060 |   0.264 |    0.342 | 
     | g200233                         | B1 ^ -> ZN v | OAI22_X1 | 0.026 |   0.290 |    0.368 | 
     | instr_lhu_reg                   | D v          | DFF_X1   | 0.000 |   0.290 |    0.368 | 
     +----------------------------------------------------------------------------------------+ 
Path 1724: MET Setup Check with Pin mem_do_rdata_reg/CK 
Endpoint:   mem_do_rdata_reg/D  (^) checked with  leading edge of 'clk'
Beginpoint: mem_do_wdata_reg/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.363
- Arrival Time                  0.285
= Slack Time                    0.078
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | mem_do_wdata_reg    | CK ^         |          |       |  -0.006 |    0.072 | 
     | mem_do_wdata_reg    | CK ^ -> QN v | DFF_X1   | 0.093 |   0.087 |    0.164 | 
     | FE_RC_1523_0        | A1 v -> ZN ^ | NAND3_X2 | 0.020 |   0.107 |    0.185 | 
     | FE_RC_1493_0        | A1 ^ -> ZN ^ | AND2_X4  | 0.030 |   0.137 |    0.215 | 
     | FE_RC_1492_0        | A2 ^ -> ZN v | NAND3_X4 | 0.020 |   0.157 |    0.235 | 
     | g200125             | A1 v -> ZN ^ | NAND2_X4 | 0.018 |   0.175 |    0.252 | 
     | g184146_dup         | A1 ^ -> ZN v | NOR2_X4  | 0.010 |   0.184 |    0.262 | 
     | FE_OCPC1318_n_19971 | A v -> Z v   | BUF_X1   | 0.032 |   0.216 |    0.294 | 
     | g182548             | A1 v -> ZN v | OR2_X2   | 0.047 |   0.264 |    0.342 | 
     | g170782             | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.285 |    0.363 | 
     | mem_do_rdata_reg    | D ^          | DFF_X1   | 0.000 |   0.285 |    0.363 | 
     +----------------------------------------------------------------------------+ 
Path 1725: MET Setup Check with Pin instr_lh_reg/CK 
Endpoint:   instr_lh_reg/D        (v) checked with  leading edge of 'clk'
Beginpoint: decoder_trigger_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.007
- Setup                         0.026
+ Phase Shift                   0.400
= Required Time                 0.368
- Arrival Time                  0.290
= Slack Time                    0.078
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                 |              |          |       |  Time   |   Time   | 
     |---------------------------------+--------------+----------+-------+---------+----------| 
     | decoder_trigger_reg             | CK ^         |          |       |  -0.006 |    0.072 | 
     | decoder_trigger_reg             | CK ^ -> Q ^  | DFF_X1   | 0.123 |   0.117 |    0.195 | 
     | g97079__206495                  | A1 ^ -> ZN v | NAND2_X4 | 0.031 |   0.148 |    0.225 | 
     | FE_OFC543_n_43238               | A v -> Z v   | BUF_X4   | 0.036 |   0.184 |    0.262 | 
     | FE_OCPC1661_FE_OFN45690_n_43238 | A v -> ZN ^  | INV_X4   | 0.020 |   0.203 |    0.281 | 
     | FE_OCPC1663_FE_OFN45690_n_43238 | A ^ -> Z ^   | BUF_X1   | 0.060 |   0.264 |    0.342 | 
     | g199979                         | B1 ^ -> ZN v | OAI22_X1 | 0.026 |   0.290 |    0.368 | 
     | instr_lh_reg                    | D v          | DFF_X1   | 0.000 |   0.290 |    0.368 | 
     +----------------------------------------------------------------------------------------+ 
Path 1726: MET Setup Check with Pin instr_xori_reg/CK 
Endpoint:   instr_xori_reg/D      (^) checked with  leading edge of 'clk'
Beginpoint: decoder_trigger_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.003
- Setup                         0.034
+ Phase Shift                   0.400
= Required Time                 0.363
- Arrival Time                  0.285
= Slack Time                    0.078
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | decoder_trigger_reg | CK ^         |          |       |  -0.006 |    0.072 | 
     | decoder_trigger_reg | CK ^ -> Q ^  | DFF_X1   | 0.123 |   0.117 |    0.195 | 
     | g97079__206495      | A1 ^ -> ZN v | NAND2_X4 | 0.031 |   0.148 |    0.226 | 
     | g205404             | A1 v -> ZN v | OR2_X4   | 0.050 |   0.198 |    0.276 | 
     | g203597             | A v -> ZN ^  | INV_X1   | 0.019 |   0.217 |    0.295 | 
     | g172564             | A1 ^ -> ZN v | NAND2_X1 | 0.035 |   0.252 |    0.330 | 
     | g172198             | A1 v -> ZN ^ | OAI22_X1 | 0.033 |   0.285 |    0.363 | 
     | instr_xori_reg      | D ^          | DFF_X1   | 0.000 |   0.285 |    0.363 | 
     +----------------------------------------------------------------------------+ 
Path 1727: MET Setup Check with Pin instr_lw_reg/CK 
Endpoint:   instr_lw_reg/D        (v) checked with  leading edge of 'clk'
Beginpoint: decoder_trigger_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.007
- Setup                         0.025
+ Phase Shift                   0.400
= Required Time                 0.368
- Arrival Time                  0.290
= Slack Time                    0.078
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                 |              |          |       |  Time   |   Time   | 
     |---------------------------------+--------------+----------+-------+---------+----------| 
     | decoder_trigger_reg             | CK ^         |          |       |  -0.006 |    0.072 | 
     | decoder_trigger_reg             | CK ^ -> Q ^  | DFF_X1   | 0.123 |   0.117 |    0.195 | 
     | g97079__206495                  | A1 ^ -> ZN v | NAND2_X4 | 0.031 |   0.148 |    0.226 | 
     | FE_OFC543_n_43238               | A v -> Z v   | BUF_X4   | 0.036 |   0.184 |    0.262 | 
     | FE_OCPC1661_FE_OFN45690_n_43238 | A v -> ZN ^  | INV_X4   | 0.020 |   0.203 |    0.282 | 
     | FE_OCPC1663_FE_OFN45690_n_43238 | A ^ -> Z ^   | BUF_X1   | 0.060 |   0.264 |    0.342 | 
     | g206378                         | B1 ^ -> ZN v | OAI22_X1 | 0.026 |   0.290 |    0.368 | 
     | instr_lw_reg                    | D v          | DFF_X1   | 0.000 |   0.290 |    0.368 | 
     +----------------------------------------------------------------------------------------+ 
Path 1728: MET Setup Check with Pin instr_sh_reg/CK 
Endpoint:   instr_sh_reg/D        (v) checked with  leading edge of 'clk'
Beginpoint: decoder_trigger_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.007
- Setup                         0.026
+ Phase Shift                   0.400
= Required Time                 0.368
- Arrival Time                  0.289
= Slack Time                    0.078
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                 |              |          |       |  Time   |   Time   | 
     |---------------------------------+--------------+----------+-------+---------+----------| 
     | decoder_trigger_reg             | CK ^         |          |       |  -0.006 |    0.072 | 
     | decoder_trigger_reg             | CK ^ -> Q ^  | DFF_X1   | 0.123 |   0.117 |    0.195 | 
     | g97079__206495                  | A1 ^ -> ZN v | NAND2_X4 | 0.031 |   0.148 |    0.226 | 
     | FE_OFC543_n_43238               | A v -> Z v   | BUF_X4   | 0.036 |   0.184 |    0.262 | 
     | FE_OCPC1661_FE_OFN45690_n_43238 | A v -> ZN ^  | INV_X4   | 0.020 |   0.203 |    0.282 | 
     | FE_OCPC1663_FE_OFN45690_n_43238 | A ^ -> Z ^   | BUF_X1   | 0.060 |   0.264 |    0.342 | 
     | g207761                         | B1 ^ -> ZN v | OAI22_X1 | 0.026 |   0.289 |    0.368 | 
     | instr_sh_reg                    | D v          | DFF_X1   | 0.000 |   0.289 |    0.368 | 
     +----------------------------------------------------------------------------------------+ 
Path 1729: MET Setup Check with Pin instr_andi_reg/CK 
Endpoint:   instr_andi_reg/D      (^) checked with  leading edge of 'clk'
Beginpoint: decoder_trigger_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.003
- Setup                         0.034
+ Phase Shift                   0.400
= Required Time                 0.363
- Arrival Time                  0.285
= Slack Time                    0.079
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | decoder_trigger_reg | CK ^         |          |       |  -0.006 |    0.072 | 
     | decoder_trigger_reg | CK ^ -> Q ^  | DFF_X1   | 0.123 |   0.117 |    0.195 | 
     | g97079__206495      | A1 ^ -> ZN v | NAND2_X4 | 0.031 |   0.148 |    0.226 | 
     | g205404             | A1 v -> ZN v | OR2_X4   | 0.050 |   0.198 |    0.276 | 
     | g203597             | A v -> ZN ^  | INV_X1   | 0.019 |   0.217 |    0.296 | 
     | g172564             | A1 ^ -> ZN v | NAND2_X1 | 0.035 |   0.252 |    0.331 | 
     | g177725             | A1 v -> ZN ^ | OAI22_X1 | 0.033 |   0.285 |    0.363 | 
     | instr_andi_reg      | D ^          | DFF_X1   | 0.000 |   0.285 |    0.363 | 
     +----------------------------------------------------------------------------+ 
Path 1730: MET Setup Check with Pin instr_lbu_reg/CK 
Endpoint:   instr_lbu_reg/D       (v) checked with  leading edge of 'clk'
Beginpoint: decoder_trigger_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.025
+ Phase Shift                   0.400
= Required Time                 0.368
- Arrival Time                  0.290
= Slack Time                    0.079
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                 |              |          |       |  Time   |   Time   | 
     |---------------------------------+--------------+----------+-------+---------+----------| 
     | decoder_trigger_reg             | CK ^         |          |       |  -0.006 |    0.073 | 
     | decoder_trigger_reg             | CK ^ -> Q ^  | DFF_X1   | 0.123 |   0.117 |    0.195 | 
     | g97079__206495                  | A1 ^ -> ZN v | NAND2_X4 | 0.031 |   0.148 |    0.226 | 
     | FE_OFC543_n_43238               | A v -> Z v   | BUF_X4   | 0.036 |   0.184 |    0.263 | 
     | FE_OCPC1661_FE_OFN45690_n_43238 | A v -> ZN ^  | INV_X4   | 0.020 |   0.203 |    0.282 | 
     | FE_OCPC1663_FE_OFN45690_n_43238 | A ^ -> Z ^   | BUF_X1   | 0.060 |   0.264 |    0.342 | 
     | g207765                         | B1 ^ -> ZN v | OAI22_X1 | 0.026 |   0.290 |    0.368 | 
     | instr_lbu_reg                   | D v          | DFF_X1   | 0.000 |   0.290 |    0.368 | 
     +----------------------------------------------------------------------------------------+ 
Path 1731: MET Setup Check with Pin instr_sw_reg/CK 
Endpoint:   instr_sw_reg/D        (v) checked with  leading edge of 'clk'
Beginpoint: decoder_trigger_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.007
- Setup                         0.025
+ Phase Shift                   0.400
= Required Time                 0.369
- Arrival Time                  0.289
= Slack Time                    0.079
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                 |              |          |       |  Time   |   Time   | 
     |---------------------------------+--------------+----------+-------+---------+----------| 
     | decoder_trigger_reg             | CK ^         |          |       |  -0.006 |    0.073 | 
     | decoder_trigger_reg             | CK ^ -> Q ^  | DFF_X1   | 0.123 |   0.117 |    0.196 | 
     | g97079__206495                  | A1 ^ -> ZN v | NAND2_X4 | 0.031 |   0.148 |    0.227 | 
     | FE_OFC543_n_43238               | A v -> Z v   | BUF_X4   | 0.036 |   0.184 |    0.263 | 
     | FE_OCPC1661_FE_OFN45690_n_43238 | A v -> ZN ^  | INV_X4   | 0.020 |   0.203 |    0.283 | 
     | FE_OCPC1663_FE_OFN45690_n_43238 | A ^ -> Z ^   | BUF_X1   | 0.060 |   0.264 |    0.343 | 
     | g206377                         | B1 ^ -> ZN v | OAI22_X1 | 0.026 |   0.289 |    0.369 | 
     | instr_sw_reg                    | D v          | DFF_X1   | 0.000 |   0.289 |    0.369 | 
     +----------------------------------------------------------------------------------------+ 
Path 1732: MET Setup Check with Pin mem_do_wdata_reg/CK 
Endpoint:   mem_do_wdata_reg/D  (^) checked with  leading edge of 'clk'
Beginpoint: mem_do_wdata_reg/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.031
+ Phase Shift                   0.400
= Required Time                 0.363
- Arrival Time                  0.283
= Slack Time                    0.080
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | mem_do_wdata_reg    | CK ^         |          |       |  -0.006 |    0.073 | 
     | mem_do_wdata_reg    | CK ^ -> QN v | DFF_X1   | 0.093 |   0.087 |    0.166 | 
     | FE_RC_1523_0        | A1 v -> ZN ^ | NAND3_X2 | 0.020 |   0.107 |    0.186 | 
     | FE_RC_1493_0        | A1 ^ -> ZN ^ | AND2_X4  | 0.030 |   0.137 |    0.217 | 
     | FE_RC_1492_0        | A2 ^ -> ZN v | NAND3_X4 | 0.020 |   0.157 |    0.236 | 
     | g200125             | A1 v -> ZN ^ | NAND2_X4 | 0.018 |   0.175 |    0.254 | 
     | g184146_dup         | A1 ^ -> ZN v | NOR2_X4  | 0.010 |   0.184 |    0.264 | 
     | FE_OCPC1318_n_19971 | A v -> Z v   | BUF_X1   | 0.032 |   0.216 |    0.296 | 
     | g182549             | A1 v -> ZN v | OR2_X2   | 0.046 |   0.263 |    0.342 | 
     | g170783             | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.283 |    0.363 | 
     | mem_do_wdata_reg    | D ^          | DFF_X1   | 0.000 |   0.283 |    0.363 | 
     +----------------------------------------------------------------------------+ 
Path 1733: MET Setup Check with Pin count_instr_reg[0]/CK 
Endpoint:   count_instr_reg[0]/SI  (v) checked with  leading edge of 'clk'
Beginpoint: decoder_trigger_reg/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.014
- Setup                         0.089
+ Phase Shift                   0.400
= Required Time                 0.298
- Arrival Time                  0.217
= Slack Time                    0.080
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     | decoder_trigger_reg | CK ^         |         |       |  -0.006 |    0.074 | 
     | decoder_trigger_reg | CK ^ -> QN v | DFF_X1  | 0.108 |   0.102 |    0.183 | 
     | g172783             | A1 v -> ZN v | OR2_X1  | 0.066 |   0.168 |    0.248 | 
     | g172721_0_0         | A1 v -> ZN v | AND2_X2 | 0.049 |   0.217 |    0.297 | 
     | count_instr_reg[0]  | SI v         | SDFF_X1 | 0.000 |   0.217 |    0.298 | 
     +---------------------------------------------------------------------------+ 
Path 1734: MET Setup Check with Pin mem_wdata_reg[4]/CK 
Endpoint:   mem_wdata_reg[4]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_op2_reg[4]/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.067
+ Phase Shift                   0.400
= Required Time                 0.327
- Arrival Time                  0.243
= Slack Time                    0.084
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +---------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                                        |             |         |       |  Time   |   Time   | 
     |----------------------------------------+-------------+---------+-------+---------+----------| 
     | reg_op2_reg[4]                         | CK ^        |         |       |  -0.009 |    0.075 | 
     | reg_op2_reg[4]                         | CK ^ -> Q ^ | DFF_X2  | 0.137 |   0.128 |    0.212 | 
     | FE_OCPC2005_FE_OFN45797_mem_la_wdata_4 | A ^ -> Z ^  | BUF_X2  | 0.037 |   0.165 |    0.249 | 
     | FE_OFC704_mem_la_wdata_4               | A ^ -> Z ^  | BUF_X1  | 0.077 |   0.242 |    0.326 | 
     | mem_wdata_reg[4]                       | D ^         | SDFF_X1 | 0.000 |   0.243 |    0.327 | 
     +---------------------------------------------------------------------------------------------+ 
Path 1735: MET Setup Check with Pin mem_rdata_q_reg[20]/CK 
Endpoint:   mem_rdata_q_reg[20]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q        (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.010
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.304
- Arrival Time                  0.220
= Slack Time                    0.084
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     | mem_valid_reg       | CK ^         |         |       |  -0.013 |    0.071 | 
     | mem_valid_reg       | CK ^ -> Q v  | DFF_X1  | 0.101 |   0.088 |    0.172 | 
     | g192174             | A1 v -> ZN v | AND2_X4 | 0.029 |   0.117 |    0.201 | 
     | FE_OCPC1319_n_28108 | A v -> Z v   | BUF_X2  | 0.030 |   0.148 |    0.232 | 
     | FE_OCPC2181_n_28108 | A v -> ZN ^  | INV_X4  | 0.029 |   0.177 |    0.261 | 
     | FE_OCPC2184_n_28108 | A ^ -> Z ^   | BUF_X2  | 0.042 |   0.218 |    0.303 | 
     | mem_rdata_q_reg[20] | SE ^         | SDFF_X1 | 0.001 |   0.220 |    0.304 | 
     +---------------------------------------------------------------------------+ 
Path 1736: MET Setup Check with Pin instr_bge_reg/CK 
Endpoint:   instr_bge_reg/D       (^) checked with  leading edge of 'clk'
Beginpoint: decoder_trigger_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.034
+ Phase Shift                   0.400
= Required Time                 0.360
- Arrival Time                  0.275
= Slack Time                    0.085
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | decoder_trigger_reg | CK ^         |          |       |  -0.006 |    0.078 | 
     | decoder_trigger_reg | CK ^ -> Q ^  | DFF_X1   | 0.123 |   0.117 |    0.201 | 
     | g97079__206495      | A1 ^ -> ZN v | NAND2_X4 | 0.031 |   0.148 |    0.232 | 
     | g205413             | A1 v -> ZN ^ | NOR2_X2  | 0.043 |   0.191 |    0.275 | 
     | g172563             | A1 ^ -> ZN v | NAND2_X1 | 0.044 |   0.235 |    0.320 | 
     | g172194             | A2 v -> ZN ^ | OAI22_X1 | 0.040 |   0.275 |    0.360 | 
     | instr_bge_reg       | D ^          | DFF_X1   | 0.000 |   0.275 |    0.360 | 
     +----------------------------------------------------------------------------+ 
Path 1737: MET Setup Check with Pin mem_rdata_q_reg[21]/CK 
Endpoint:   mem_rdata_q_reg[21]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q        (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.010
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.305
- Arrival Time                  0.220
= Slack Time                    0.085
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     | mem_valid_reg       | CK ^         |         |       |  -0.013 |    0.072 | 
     | mem_valid_reg       | CK ^ -> Q v  | DFF_X1  | 0.101 |   0.088 |    0.173 | 
     | g192174             | A1 v -> ZN v | AND2_X4 | 0.029 |   0.117 |    0.202 | 
     | FE_OCPC1319_n_28108 | A v -> Z v   | BUF_X2  | 0.030 |   0.148 |    0.233 | 
     | FE_OCPC2181_n_28108 | A v -> ZN ^  | INV_X4  | 0.029 |   0.177 |    0.262 | 
     | FE_OCPC2184_n_28108 | A ^ -> Z ^   | BUF_X2  | 0.042 |   0.218 |    0.304 | 
     | mem_rdata_q_reg[21] | SE ^         | SDFF_X1 | 0.001 |   0.220 |    0.305 | 
     +---------------------------------------------------------------------------+ 
Path 1738: MET Setup Check with Pin instr_blt_reg/CK 
Endpoint:   instr_blt_reg/D       (^) checked with  leading edge of 'clk'
Beginpoint: decoder_trigger_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.008
- Setup                         0.033
+ Phase Shift                   0.400
= Required Time                 0.358
- Arrival Time                  0.272
= Slack Time                    0.086
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | decoder_trigger_reg | CK ^         |          |       |  -0.006 |    0.080 | 
     | decoder_trigger_reg | CK ^ -> Q ^  | DFF_X1   | 0.123 |   0.117 |    0.203 | 
     | g97079__206495      | A1 ^ -> ZN v | NAND2_X4 | 0.031 |   0.148 |    0.234 | 
     | g205413             | A1 v -> ZN ^ | NOR2_X2  | 0.043 |   0.191 |    0.277 | 
     | g172563             | A1 ^ -> ZN v | NAND2_X1 | 0.044 |   0.235 |    0.321 | 
     | g172195             | A2 v -> ZN ^ | OAI22_X1 | 0.037 |   0.272 |    0.358 | 
     | instr_blt_reg       | D ^          | DFF_X1   | 0.000 |   0.272 |    0.358 | 
     +----------------------------------------------------------------------------+ 
Path 1739: MET Setup Check with Pin instr_bltu_reg/CK 
Endpoint:   instr_bltu_reg/D      (^) checked with  leading edge of 'clk'
Beginpoint: decoder_trigger_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.034
+ Phase Shift                   0.400
= Required Time                 0.360
- Arrival Time                  0.273
= Slack Time                    0.087
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | decoder_trigger_reg | CK ^         |          |       |  -0.006 |    0.081 | 
     | decoder_trigger_reg | CK ^ -> Q ^  | DFF_X1   | 0.123 |   0.117 |    0.204 | 
     | g97079__206495      | A1 ^ -> ZN v | NAND2_X4 | 0.031 |   0.148 |    0.234 | 
     | g205413             | A1 v -> ZN ^ | NOR2_X2  | 0.043 |   0.191 |    0.278 | 
     | g172563             | A1 ^ -> ZN v | NAND2_X1 | 0.044 |   0.235 |    0.322 | 
     | g172196             | A2 v -> ZN ^ | OAI22_X1 | 0.038 |   0.273 |    0.360 | 
     | instr_bltu_reg      | D ^          | DFF_X1   | 0.000 |   0.273 |    0.360 | 
     +----------------------------------------------------------------------------+ 
Path 1740: MET Setup Check with Pin instr_bne_reg/CK 
Endpoint:   instr_bne_reg/D       (^) checked with  leading edge of 'clk'
Beginpoint: decoder_trigger_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.034
+ Phase Shift                   0.400
= Required Time                 0.360
- Arrival Time                  0.273
= Slack Time                    0.087
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | decoder_trigger_reg | CK ^         |          |       |  -0.006 |    0.081 | 
     | decoder_trigger_reg | CK ^ -> Q ^  | DFF_X1   | 0.123 |   0.117 |    0.204 | 
     | g97079__206495      | A1 ^ -> ZN v | NAND2_X4 | 0.031 |   0.148 |    0.235 | 
     | g205413             | A1 v -> ZN ^ | NOR2_X2  | 0.043 |   0.191 |    0.278 | 
     | g172563             | A1 ^ -> ZN v | NAND2_X1 | 0.044 |   0.235 |    0.322 | 
     | g172143             | A2 v -> ZN ^ | OAI22_X1 | 0.038 |   0.273 |    0.360 | 
     | instr_bne_reg       | D ^          | DFF_X1   | 0.000 |   0.273 |    0.360 | 
     +----------------------------------------------------------------------------+ 
Path 1741: MET Setup Check with Pin mem_wdata_reg[6]/CK 
Endpoint:   mem_wdata_reg[6]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_op2_reg[6]/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.069
+ Phase Shift                   0.400
= Required Time                 0.325
- Arrival Time                  0.237
= Slack Time                    0.088
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                                        |             |         |       |  Time   |   Time   | 
     |----------------------------------------+-------------+---------+-------+---------+----------| 
     | reg_op2_reg[6]                         | CK ^        |         |       |   0.000 |    0.089 | 
     | reg_op2_reg[6]                         | CK ^ -> Q ^ | DFF_X1  | 0.126 |   0.126 |    0.214 | 
     | FE_OCPC1419_FE_OFN45672_mem_la_wdata_6 | A ^ -> Z ^  | BUF_X1  | 0.107 |   0.233 |    0.321 | 
     | mem_wdata_reg[6]                       | D ^         | SDFF_X1 | 0.004 |   0.237 |    0.325 | 
     +---------------------------------------------------------------------------------------------+ 
Path 1742: MET Setup Check with Pin instr_bgeu_reg/CK 
Endpoint:   instr_bgeu_reg/D      (^) checked with  leading edge of 'clk'
Beginpoint: decoder_trigger_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.003
- Setup                         0.034
+ Phase Shift                   0.400
= Required Time                 0.363
- Arrival Time                  0.274
= Slack Time                    0.090
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | decoder_trigger_reg | CK ^         |          |       |  -0.006 |    0.083 | 
     | decoder_trigger_reg | CK ^ -> Q ^  | DFF_X1   | 0.123 |   0.117 |    0.206 | 
     | g97079__206495      | A1 ^ -> ZN v | NAND2_X4 | 0.031 |   0.148 |    0.237 | 
     | g205413             | A1 v -> ZN ^ | NOR2_X2  | 0.043 |   0.191 |    0.280 | 
     | g172563             | A1 ^ -> ZN v | NAND2_X1 | 0.044 |   0.235 |    0.324 | 
     | g172141             | A2 v -> ZN ^ | OAI22_X1 | 0.039 |   0.274 |    0.363 | 
     | instr_bgeu_reg      | D ^          | DFF_X1   | 0.000 |   0.274 |    0.363 | 
     +----------------------------------------------------------------------------+ 
Path 1743: MET Setup Check with Pin instr_beq_reg/CK 
Endpoint:   instr_beq_reg/D       (^) checked with  leading edge of 'clk'
Beginpoint: decoder_trigger_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.003
- Setup                         0.033
+ Phase Shift                   0.400
= Required Time                 0.363
- Arrival Time                  0.273
= Slack Time                    0.091
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | decoder_trigger_reg | CK ^         |          |       |  -0.006 |    0.085 | 
     | decoder_trigger_reg | CK ^ -> Q ^  | DFF_X1   | 0.123 |   0.117 |    0.207 | 
     | g97079__206495      | A1 ^ -> ZN v | NAND2_X4 | 0.031 |   0.148 |    0.238 | 
     | g205413             | A1 v -> ZN ^ | NOR2_X2  | 0.043 |   0.191 |    0.281 | 
     | g172563             | A1 ^ -> ZN v | NAND2_X1 | 0.044 |   0.235 |    0.326 | 
     | g172140             | A2 v -> ZN ^ | OAI22_X1 | 0.038 |   0.273 |    0.363 | 
     | instr_beq_reg       | D ^          | DFF_X1   | 0.000 |   0.273 |    0.363 | 
     +----------------------------------------------------------------------------+ 
Path 1744: MET Setup Check with Pin decoded_imm_j_reg[12]/CK 
Endpoint:   decoded_imm_j_reg[12]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q         (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.004
- Setup                         0.068
+ Phase Shift                   0.400
= Required Time                 0.329
- Arrival Time                  0.237
= Slack Time                    0.092
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | mem_valid_reg         | CK ^         |          |       |  -0.013 |    0.078 | 
     | mem_valid_reg         | CK ^ -> Q ^  | DFF_X1   | 0.109 |   0.095 |    0.187 | 
     | g192174               | A1 ^ -> ZN ^ | AND2_X4  | 0.035 |   0.130 |    0.222 | 
     | FE_OCPC1319_n_28108   | A ^ -> Z ^   | BUF_X2   | 0.032 |   0.162 |    0.254 | 
     | FE_OCPC2181_n_28108   | A ^ -> ZN v  | INV_X4   | 0.019 |   0.181 |    0.272 | 
     | g172380               | A1 v -> ZN ^ | OAI22_X1 | 0.056 |   0.237 |    0.329 | 
     | decoded_imm_j_reg[12] | D ^          | SDFF_X1  | 0.000 |   0.237 |    0.329 | 
     +------------------------------------------------------------------------------+ 
Path 1745: MET Setup Check with Pin decoded_imm_reg[2]/CK 
Endpoint:   decoded_imm_reg[2]/D  (v) checked with  leading edge of 'clk'
Beginpoint: decoder_trigger_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.016
- Setup                         0.027
+ Phase Shift                   0.400
= Required Time                 0.389
- Arrival Time                  0.297
= Slack Time                    0.092
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | decoder_trigger_reg | CK ^         |          |       |  -0.006 |    0.086 | 
     | decoder_trigger_reg | CK ^ -> Q v  | DFF_X1   | 0.110 |   0.104 |    0.196 | 
     | g97079__206495      | A1 v -> ZN ^ | NAND2_X4 | 0.032 |   0.137 |    0.228 | 
     | g205410             | A1 ^ -> ZN v | NOR2_X2  | 0.020 |   0.157 |    0.248 | 
     | g195938             | A2 v -> ZN ^ | NOR2_X1  | 0.074 |   0.230 |    0.322 | 
     | g172405             | A ^ -> ZN v  | INV_X1   | 0.025 |   0.255 |    0.347 | 
     | FE_RC_3233_0        | A2 v -> ZN ^ | NAND2_X1 | 0.022 |   0.277 |    0.369 | 
     | FE_RC_3231_0        | A2 ^ -> ZN v | NAND3_X1 | 0.020 |   0.297 |    0.389 | 
     | decoded_imm_reg[2]  | D v          | DFF_X2   | 0.000 |   0.297 |    0.389 | 
     +----------------------------------------------------------------------------+ 
Path 1746: MET Setup Check with Pin latched_rd_reg[2]/CK 
Endpoint:   latched_rd_reg[2]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.019
- Setup                         0.025
+ Phase Shift                   0.400
= Required Time                 0.394
- Arrival Time                  0.300
= Slack Time                    0.095
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[3]  | CK ^         |          |       |  -0.009 |    0.085 | 
     | cpu_state_reg[3]  | CK ^ -> QN v | DFF_X2   | 0.111 |   0.101 |    0.196 | 
     | FE_OFC210_n_6185  | A v -> ZN ^  | INV_X4   | 0.072 |   0.173 |    0.268 | 
     | g187486           | A1 ^ -> ZN v | NAND3_X1 | 0.061 |   0.234 |    0.329 | 
     | g184338           | A2 v -> ZN ^ | NAND2_X1 | 0.045 |   0.279 |    0.374 | 
     | g171681           | A1 ^ -> ZN v | OAI22_X1 | 0.020 |   0.300 |    0.394 | 
     | latched_rd_reg[2] | D v          | DFF_X1   | 0.000 |   0.300 |    0.394 | 
     +--------------------------------------------------------------------------+ 
Path 1747: MET Setup Check with Pin latched_rd_reg[4]/CK 
Endpoint:   latched_rd_reg[4]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.019
- Setup                         0.025
+ Phase Shift                   0.400
= Required Time                 0.394
- Arrival Time                  0.299
= Slack Time                    0.095
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[3]  | CK ^         |          |       |  -0.009 |    0.086 | 
     | cpu_state_reg[3]  | CK ^ -> QN v | DFF_X2   | 0.111 |   0.101 |    0.196 | 
     | FE_OFC210_n_6185  | A v -> ZN ^  | INV_X4   | 0.072 |   0.173 |    0.268 | 
     | g187486           | A1 ^ -> ZN v | NAND3_X1 | 0.061 |   0.234 |    0.329 | 
     | g184338           | A2 v -> ZN ^ | NAND2_X1 | 0.045 |   0.279 |    0.374 | 
     | g171626           | A1 ^ -> ZN v | OAI22_X1 | 0.020 |   0.299 |    0.394 | 
     | latched_rd_reg[4] | D v          | DFF_X1   | 0.000 |   0.299 |    0.394 | 
     +--------------------------------------------------------------------------+ 
Path 1748: MET Setup Check with Pin latched_rd_reg[3]/CK 
Endpoint:   latched_rd_reg[3]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.019
- Setup                         0.025
+ Phase Shift                   0.400
= Required Time                 0.394
- Arrival Time                  0.299
= Slack Time                    0.095
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[3]  | CK ^         |          |       |  -0.009 |    0.086 | 
     | cpu_state_reg[3]  | CK ^ -> QN v | DFF_X2   | 0.111 |   0.101 |    0.196 | 
     | FE_OFC210_n_6185  | A v -> ZN ^  | INV_X4   | 0.072 |   0.173 |    0.268 | 
     | g187486           | A1 ^ -> ZN v | NAND3_X1 | 0.061 |   0.234 |    0.329 | 
     | g184338           | A2 v -> ZN ^ | NAND2_X1 | 0.045 |   0.279 |    0.374 | 
     | g171571           | A1 ^ -> ZN v | OAI22_X1 | 0.020 |   0.299 |    0.394 | 
     | latched_rd_reg[3] | D v          | DFF_X1   | 0.000 |   0.299 |    0.394 | 
     +--------------------------------------------------------------------------+ 
Path 1749: MET Setup Check with Pin mem_wdata_reg[7]/CK 
Endpoint:   mem_wdata_reg[7]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_op2_reg[7]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.005
- Setup                         0.093
+ Phase Shift                   0.400
= Required Time                 0.302
- Arrival Time                  0.199
= Slack Time                    0.103
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +-----------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                        |             |           |       |  Time   |   Time   | 
     |----------------------------------------+-------------+-----------+-------+---------+----------| 
     | reg_op2_reg[7]                         | CK ^        |           |       |  -0.009 |    0.094 | 
     | reg_op2_reg[7]                         | CK ^ -> Q v | DFF_X1    | 0.117 |   0.108 |    0.211 | 
     | FE_OCPC1395_FE_OFN45677_mem_la_wdata_7 | A v -> Z v  | CLKBUF_X1 | 0.089 |   0.198 |    0.300 | 
     | mem_wdata_reg[7]                       | D v         | SDFF_X1   | 0.001 |   0.199 |    0.302 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 1750: MET Setup Check with Pin decoded_imm_j_reg[14]/CK 
Endpoint:   decoded_imm_j_reg[14]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q         (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.003
- Setup                         0.079
+ Phase Shift                   0.400
= Required Time                 0.318
- Arrival Time                  0.213
= Slack Time                    0.105
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | mem_valid_reg         | CK ^         |          |       |  -0.013 |    0.091 | 
     | mem_valid_reg         | CK ^ -> Q ^  | DFF_X1   | 0.109 |   0.095 |    0.200 | 
     | FE_OCPC1217_mem_valid | A ^ -> Z ^   | BUF_X1   | 0.036 |   0.131 |    0.236 | 
     | g175235_dup           | A1 ^ -> ZN ^ | AND2_X4  | 0.051 |   0.182 |    0.286 | 
     | g172381               | B1 ^ -> ZN v | OAI22_X2 | 0.031 |   0.213 |    0.318 | 
     | decoded_imm_j_reg[14] | D v          | SDFF_X1  | 0.000 |   0.213 |    0.318 | 
     +------------------------------------------------------------------------------+ 
Path 1751: MET Setup Check with Pin mem_rdata_q_reg[5]/CK 
Endpoint:   mem_rdata_q_reg[5]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.363
- Arrival Time                  0.257
= Slack Time                    0.106
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | mem_valid_reg       | CK ^         |          |       |  -0.013 |    0.093 | 
     | mem_valid_reg       | CK ^ -> Q ^  | DFF_X1   | 0.109 |   0.095 |    0.201 | 
     | g192174             | A1 ^ -> ZN ^ | AND2_X4  | 0.035 |   0.130 |    0.236 | 
     | FE_OCPC1319_n_28108 | A ^ -> Z ^   | BUF_X2   | 0.032 |   0.162 |    0.268 | 
     | FE_OCPC2181_n_28108 | A ^ -> ZN v  | INV_X4   | 0.019 |   0.181 |    0.287 | 
     | FE_RC_2914_0        | A1 v -> ZN ^ | NAND2_X1 | 0.021 |   0.201 |    0.307 | 
     | FE_RC_2913_0        | A ^ -> ZN v  | OAI21_X2 | 0.030 |   0.231 |    0.337 | 
     | g189754             | A v -> ZN ^  | INV_X1   | 0.026 |   0.257 |    0.363 | 
     | mem_rdata_q_reg[5]  | D ^          | DFF_X1   | 0.000 |   0.257 |    0.363 | 
     +----------------------------------------------------------------------------+ 
Path 1752: MET Setup Check with Pin mem_wdata_reg[1]/CK 
Endpoint:   mem_wdata_reg[1]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_op2_reg[1]/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.005
- Setup                         0.068
+ Phase Shift                   0.400
= Required Time                 0.326
- Arrival Time                  0.219
= Slack Time                    0.107
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +---------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                                        |             |         |       |  Time   |   Time   | 
     |----------------------------------------+-------------+---------+-------+---------+----------| 
     | reg_op2_reg[1]                         | CK ^        |         |       |  -0.009 |    0.098 | 
     | reg_op2_reg[1]                         | CK ^ -> Q ^ | DFF_X1  | 0.111 |   0.102 |    0.209 | 
     | FE_OCPC1004_FE_OFN45581_mem_la_wdata_1 | A ^ -> Z ^  | BUF_X2  | 0.030 |   0.132 |    0.239 | 
     | FE_OCPC1699_FE_OFN45708_n              | A ^ -> Z ^  | BUF_X1  | 0.084 |   0.216 |    0.323 | 
     | mem_wdata_reg[1]                       | D ^         | SDFF_X1 | 0.004 |   0.219 |    0.326 | 
     +---------------------------------------------------------------------------------------------+ 
Path 1753: MET Setup Check with Pin is_lui_auipc_jal_jalr_addi_add_sub_reg/CK 
Endpoint:   is_lui_auipc_jal_jalr_addi_add_sub_reg/D (v) checked with  leading 
edge of 'clk'
Beginpoint: instr_lui_reg/Q                          (v) triggered by  leading 
edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.001
- Setup                         0.025
+ Phase Shift                   0.400
= Required Time                 0.375
- Arrival Time                  0.267
= Slack Time                    0.108
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                        |              |           |       |  Time   |   Time   | 
     |----------------------------------------+--------------+-----------+-------+---------+----------| 
     | instr_lui_reg                          | CK ^         |           |       |  -0.009 |    0.099 | 
     | instr_lui_reg                          | CK ^ -> Q v  | DFF_X1    | 0.100 |   0.091 |    0.199 | 
     | FE_OCPC1244_instr_lui                  | A v -> Z v   | CLKBUF_X1 | 0.026 |   0.117 |    0.225 | 
     | g196478                                | A1 v -> ZN v | OR2_X1    | 0.049 |   0.166 |    0.274 | 
     | g96997__204039                         | A2 v -> ZN v | OR2_X1    | 0.058 |   0.224 |    0.332 | 
     | g203518                                | B1 v -> ZN ^ | OAI21_X1  | 0.034 |   0.258 |    0.366 | 
     | g96781                                 | A ^ -> ZN v  | INV_X1    | 0.009 |   0.267 |    0.375 | 
     | is_lui_auipc_jal_jalr_addi_add_sub_reg | D v          | DFF_X2    | 0.000 |   0.267 |    0.375 | 
     +------------------------------------------------------------------------------------------------+ 
Path 1754: MET Setup Check with Pin mem_wdata_reg[2]/CK 
Endpoint:   mem_wdata_reg[2]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_op2_reg[2]/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.005
- Setup                         0.069
+ Phase Shift                   0.400
= Required Time                 0.326
- Arrival Time                  0.216
= Slack Time                    0.109
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +--------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                           |             |         |       |  Time   |   Time   | 
     |---------------------------+-------------+---------+-------+---------+----------| 
     | reg_op2_reg[2]            | CK ^        |         |       |  -0.009 |    0.100 | 
     | reg_op2_reg[2]            | CK ^ -> Q ^ | DFF_X1  | 0.116 |   0.106 |    0.216 | 
     | FE_OCPC1474_FE_OFN45800_n | A ^ -> Z ^  | BUF_X1  | 0.106 |   0.212 |    0.322 | 
     | mem_wdata_reg[2]          | D ^         | SDFF_X1 | 0.004 |   0.216 |    0.326 | 
     +--------------------------------------------------------------------------------+ 
Path 1755: MET Setup Check with Pin mem_wdata_reg[3]/CK 
Endpoint:   mem_wdata_reg[3]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_op2_reg[3]/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.005
- Setup                         0.069
+ Phase Shift                   0.400
= Required Time                 0.326
- Arrival Time                  0.212
= Slack Time                    0.114
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +---------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                                        |             |         |       |  Time   |   Time   | 
     |----------------------------------------+-------------+---------+-------+---------+----------| 
     | reg_op2_reg[3]                         | CK ^        |         |       |  -0.009 |    0.105 | 
     | reg_op2_reg[3]                         | CK ^ -> Q ^ | DFF_X1  | 0.113 |   0.104 |    0.218 | 
     | FE_OCPC1463_FE_OFN45753_mem_la_wdata_3 | A ^ -> Z ^  | BUF_X1  | 0.103 |   0.207 |    0.321 | 
     | mem_wdata_reg[3]                       | D ^         | SDFF_X1 | 0.005 |   0.212 |    0.326 | 
     +---------------------------------------------------------------------------------------------+ 
Path 1756: MET Setup Check with Pin mem_rdata_q_reg[13]/CK 
Endpoint:   mem_rdata_q_reg[13]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q       (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.036
+ Phase Shift                   0.400
= Required Time                 0.357
- Arrival Time                  0.239
= Slack Time                    0.118
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | mem_valid_reg         | CK ^         |          |       |  -0.013 |    0.105 | 
     | mem_valid_reg         | CK ^ -> Q v  | DFF_X1   | 0.101 |   0.088 |    0.206 | 
     | FE_OCPC1217_mem_valid | A v -> Z v   | BUF_X1   | 0.034 |   0.122 |    0.240 | 
     | g175235_dup           | A1 v -> ZN v | AND2_X4  | 0.036 |   0.159 |    0.277 | 
     | FE_RC_1606_0          | A1 v -> ZN v | OR2_X1   | 0.049 |   0.207 |    0.326 | 
     | FE_RC_1605_0          | A v -> ZN ^  | OAI21_X1 | 0.032 |   0.239 |    0.357 | 
     | mem_rdata_q_reg[13]   | D ^          | DFF_X1   | 0.000 |   0.239 |    0.357 | 
     +------------------------------------------------------------------------------+ 
Path 1757: MET Setup Check with Pin decoder_pseudo_trigger_reg/CK 
Endpoint:   decoder_pseudo_trigger_reg/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_do_wdata_reg/QN          (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.365
- Arrival Time                  0.244
= Slack Time                    0.121
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                            |              |          |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+---------+----------| 
     | mem_do_wdata_reg           | CK ^         |          |       |  -0.006 |    0.115 | 
     | mem_do_wdata_reg           | CK ^ -> QN v | DFF_X1   | 0.093 |   0.087 |    0.207 | 
     | FE_RC_1523_0               | A1 v -> ZN ^ | NAND3_X2 | 0.020 |   0.107 |    0.228 | 
     | FE_RC_1493_0               | A1 ^ -> ZN ^ | AND2_X4  | 0.030 |   0.137 |    0.258 | 
     | FE_RC_1492_0               | A2 ^ -> ZN v | NAND3_X4 | 0.020 |   0.157 |    0.278 | 
     | g200125                    | A1 v -> ZN ^ | NAND2_X4 | 0.018 |   0.175 |    0.295 | 
     | FE_OCPC1253_n_36570        | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.202 |    0.323 | 
     | g186279                    | A2 ^ -> ZN ^ | AND3_X1  | 0.042 |   0.244 |    0.365 | 
     | decoder_pseudo_trigger_reg | D ^          | DFF_X1   | 0.000 |   0.244 |    0.365 | 
     +-----------------------------------------------------------------------------------+ 
Path 1758: MET Setup Check with Pin mem_rdata_q_reg[2]/CK 
Endpoint:   mem_rdata_q_reg[2]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q      (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.364
- Arrival Time                  0.243
= Slack Time                    0.121
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | mem_valid_reg       | CK ^         |          |       |  -0.013 |    0.108 | 
     | mem_valid_reg       | CK ^ -> Q v  | DFF_X1   | 0.101 |   0.088 |    0.209 | 
     | g192174             | A1 v -> ZN v | AND2_X4  | 0.029 |   0.117 |    0.238 | 
     | FE_OCPC1319_n_28108 | A v -> Z v   | BUF_X2   | 0.030 |   0.148 |    0.269 | 
     | FE_OCPC2181_n_28108 | A v -> ZN ^  | INV_X4   | 0.029 |   0.177 |    0.298 | 
     | FE_OCPC2183_n_28108 | A ^ -> ZN v  | INV_X2   | 0.016 |   0.192 |    0.313 | 
     | FE_RC_1519_0        | A2 v -> ZN ^ | NAND2_X1 | 0.017 |   0.210 |    0.331 | 
     | FE_RC_1518_0        | A1 ^ -> ZN v | NAND2_X1 | 0.016 |   0.226 |    0.347 | 
     | fopt188995          | A v -> ZN ^  | INV_X1   | 0.017 |   0.243 |    0.364 | 
     | mem_rdata_q_reg[2]  | D ^          | DFF_X1   | 0.000 |   0.243 |    0.364 | 
     +----------------------------------------------------------------------------+ 
Path 1759: MET Setup Check with Pin mem_rdata_q_reg[12]/CK 
Endpoint:   mem_rdata_q_reg[12]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.003
- Setup                         0.038
+ Phase Shift                   0.400
= Required Time                 0.359
- Arrival Time                  0.237
= Slack Time                    0.122
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | mem_valid_reg       | CK ^         |          |       |  -0.013 |    0.108 | 
     | mem_valid_reg       | CK ^ -> Q ^  | DFF_X1   | 0.109 |   0.095 |    0.217 | 
     | g192174             | A1 ^ -> ZN ^ | AND2_X4  | 0.035 |   0.130 |    0.252 | 
     | FE_OCPC1319_n_28108 | A ^ -> Z ^   | BUF_X2   | 0.032 |   0.162 |    0.284 | 
     | FE_OCPC2181_n_28108 | A ^ -> ZN v  | INV_X4   | 0.019 |   0.181 |    0.303 | 
     | g172380             | A1 v -> ZN ^ | OAI22_X1 | 0.056 |   0.237 |    0.359 | 
     | mem_rdata_q_reg[12] | D ^          | DFF_X1   | 0.000 |   0.237 |    0.359 | 
     +----------------------------------------------------------------------------+ 
Path 1760: MET Setup Check with Pin mem_rdata_q_reg[6]/CK 
Endpoint:   mem_rdata_q_reg[6]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.024
+ Phase Shift                   0.400
= Required Time                 0.370
- Arrival Time                  0.243
= Slack Time                    0.127
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | mem_valid_reg         | CK ^         |          |       |  -0.013 |    0.113 | 
     | mem_valid_reg         | CK ^ -> Q ^  | DFF_X1   | 0.109 |   0.095 |    0.222 | 
     | FE_OCPC1217_mem_valid | A ^ -> Z ^   | BUF_X1   | 0.036 |   0.131 |    0.258 | 
     | g175235_dup           | A1 ^ -> ZN ^ | AND2_X4  | 0.051 |   0.182 |    0.309 | 
     | FE_RC_3147_0          | A2 ^ -> ZN v | NAND2_X1 | 0.023 |   0.205 |    0.332 | 
     | FE_RC_3146_0          | A v -> ZN ^  | OAI21_X2 | 0.029 |   0.234 |    0.361 | 
     | g172298               | A ^ -> ZN v  | INV_X1   | 0.009 |   0.243 |    0.370 | 
     | mem_rdata_q_reg[6]    | D v          | DFF_X1   | 0.000 |   0.243 |    0.370 | 
     +------------------------------------------------------------------------------+ 
Path 1761: MET Setup Check with Pin mem_rdata_q_reg[3]/CK 
Endpoint:   mem_rdata_q_reg[3]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.005
- Setup                         0.034
+ Phase Shift                   0.400
= Required Time                 0.361
- Arrival Time                  0.228
= Slack Time                    0.132
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | mem_valid_reg         | CK ^         |          |       |  -0.013 |    0.119 | 
     | mem_valid_reg         | CK ^ -> Q ^  | DFF_X1   | 0.109 |   0.095 |    0.227 | 
     | FE_OCPC1217_mem_valid | A ^ -> Z ^   | BUF_X1   | 0.036 |   0.131 |    0.263 | 
     | g175235_dup           | A1 ^ -> ZN ^ | AND2_X4  | 0.051 |   0.182 |    0.314 | 
     | FE_RC_3176_0          | A2 ^ -> ZN v | NAND2_X1 | 0.020 |   0.202 |    0.334 | 
     | FE_RC_3175_0          | A v -> ZN ^  | OAI21_X1 | 0.026 |   0.228 |    0.360 | 
     | mem_rdata_q_reg[3]    | D ^          | DFF_X1   | 0.000 |   0.228 |    0.361 | 
     +------------------------------------------------------------------------------+ 
Path 1762: MET Setup Check with Pin count_cycle_reg[2]/CK 
Endpoint:   count_cycle_reg[2]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[2]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.015
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.357
- Arrival Time                  0.219
= Slack Time                    0.138
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.015
     = Beginpoint Arrival Time       -0.015
     +---------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                           |              |         |       |  Time   |   Time   | 
     |---------------------------+--------------+---------+-------+---------+----------| 
     | count_cycle_reg[2]        | CK ^         |         |       |  -0.015 |    0.123 | 
     | count_cycle_reg[2]        | CK ^ -> Q ^  | DFF_X1  | 0.114 |   0.100 |    0.238 | 
     | FE_OCPC1706_count_cycle_2 | A ^ -> Z ^   | BUF_X1  | 0.041 |   0.141 |    0.278 | 
     | inc_add_1428_40_g204063   | A ^ -> Z ^   | XOR2_X1 | 0.046 |   0.186 |    0.324 | 
     | g206851                   | A1 ^ -> ZN ^ | AND2_X1 | 0.033 |   0.219 |    0.357 | 
     | count_cycle_reg[2]        | D ^          | DFF_X1  | 0.000 |   0.219 |    0.357 | 
     +---------------------------------------------------------------------------------+ 
Path 1763: MET Setup Check with Pin count_cycle_reg[3]/CK 
Endpoint:   count_cycle_reg[3]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.014
- Setup                         0.023
+ Phase Shift                   0.400
= Required Time                 0.363
- Arrival Time                  0.223
= Slack Time                    0.140
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.015
     = Beginpoint Arrival Time       -0.015
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[1]      | CK ^         |          |       |  -0.015 |    0.125 | 
     | count_cycle_reg[1]      | CK ^ -> Q ^  | DFF_X1   | 0.117 |   0.102 |    0.242 | 
     | inc_add_1428_40_g188925 | A1 ^ -> ZN ^ | AND2_X4  | 0.040 |   0.142 |    0.282 | 
     | inc_add_1428_40_g206853 | A2 ^ -> ZN v | NAND2_X1 | 0.016 |   0.159 |    0.298 | 
     | inc_add_1428_40_g1169   | A v -> ZN v  | XNOR2_X1 | 0.036 |   0.195 |    0.335 | 
     | g172778                 | A1 v -> ZN v | AND2_X1  | 0.028 |   0.223 |    0.363 | 
     | count_cycle_reg[3]      | D v          | DFF_X1   | 0.000 |   0.223 |    0.363 | 
     +--------------------------------------------------------------------------------+ 
Path 1764: MET Setup Check with Pin mem_wdata_reg[0]/CK 
Endpoint:   mem_wdata_reg[0]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_op2_reg[0]/QN  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.005
- Setup                         0.079
+ Phase Shift                   0.400
= Required Time                 0.316
- Arrival Time                  0.176
= Slack Time                    0.140
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     | reg_op2_reg[0]   | CK ^         |         |       |  -0.009 |    0.131 | 
     | reg_op2_reg[0]   | CK ^ -> QN ^ | DFF_X1  | 0.122 |   0.113 |    0.253 | 
     | g174914          | A ^ -> ZN v  | INV_X4  | 0.020 |   0.132 |    0.272 | 
     | FE_OCPC1430_n_26 | A v -> Z v   | BUF_X1  | 0.042 |   0.175 |    0.315 | 
     | mem_wdata_reg[0] | D v          | SDFF_X1 | 0.001 |   0.176 |    0.316 | 
     +------------------------------------------------------------------------+ 
Path 1765: MET Setup Check with Pin is_lui_auipc_jal_reg/CK 
Endpoint:   is_lui_auipc_jal_reg/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_lui_reg/Q        (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.009
- Setup                         0.026
+ Phase Shift                   0.400
= Required Time                 0.366
- Arrival Time                  0.224
= Slack Time                    0.141
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                       |              |           |       |  Time   |   Time   | 
     |-----------------------+--------------+-----------+-------+---------+----------| 
     | instr_lui_reg         | CK ^         |           |       |  -0.009 |    0.132 | 
     | instr_lui_reg         | CK ^ -> Q v  | DFF_X1    | 0.100 |   0.091 |    0.232 | 
     | FE_OCPC1244_instr_lui | A v -> Z v   | CLKBUF_X1 | 0.026 |   0.117 |    0.258 | 
     | g196478               | A1 v -> ZN v | OR2_X1    | 0.049 |   0.166 |    0.307 | 
     | g96997__204039        | A2 v -> ZN v | OR2_X1    | 0.058 |   0.224 |    0.365 | 
     | is_lui_auipc_jal_reg  | D v          | DFF_X1    | 0.000 |   0.224 |    0.366 | 
     +-------------------------------------------------------------------------------+ 
Path 1766: MET Setup Check with Pin mem_rdata_q_reg[4]/CK 
Endpoint:   mem_rdata_q_reg[4]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.035
+ Phase Shift                   0.400
= Required Time                 0.358
- Arrival Time                  0.217
= Slack Time                    0.141
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | mem_valid_reg       | CK ^         |          |       |  -0.013 |    0.128 | 
     | mem_valid_reg       | CK ^ -> Q ^  | DFF_X1   | 0.109 |   0.095 |    0.236 | 
     | g192174             | A1 ^ -> ZN ^ | AND2_X4  | 0.035 |   0.130 |    0.271 | 
     | FE_OCPC1319_n_28108 | A ^ -> Z ^   | BUF_X2   | 0.032 |   0.162 |    0.303 | 
     | FE_OCPC2181_n_28108 | A ^ -> ZN v  | INV_X4   | 0.019 |   0.181 |    0.322 | 
     | g172386             | A1 v -> ZN ^ | OAI22_X4 | 0.036 |   0.217 |    0.358 | 
     | mem_rdata_q_reg[4]  | D ^          | DFF_X1   | 0.000 |   0.217 |    0.358 | 
     +----------------------------------------------------------------------------+ 
Path 1767: MET Setup Check with Pin count_cycle_reg[1]/CK 
Endpoint:   count_cycle_reg[1]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[0]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.015
- Setup                         0.028
+ Phase Shift                   0.400
= Required Time                 0.357
- Arrival Time                  0.215
= Slack Time                    0.142
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.015
     = Beginpoint Arrival Time       -0.015
     +---------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                           |              |         |       |  Time   |   Time   | 
     |---------------------------+--------------+---------+-------+---------+----------| 
     | count_cycle_reg[0]        | CK ^         |         |       |  -0.015 |    0.127 | 
     | count_cycle_reg[0]        | CK ^ -> Q ^  | DFF_X1  | 0.111 |   0.096 |    0.238 | 
     | FE_OCPC2101_count_cycle_0 | A ^ -> Z ^   | BUF_X1  | 0.040 |   0.136 |    0.278 | 
     | inc_add_1428_40_g1273     | A ^ -> Z ^   | XOR2_X1 | 0.046 |   0.182 |    0.324 | 
     | g172785                   | A1 ^ -> ZN ^ | AND2_X1 | 0.033 |   0.215 |    0.357 | 
     | count_cycle_reg[1]        | D ^          | DFF_X1  | 0.000 |   0.215 |    0.357 | 
     +---------------------------------------------------------------------------------+ 
Path 1768: MET Setup Check with Pin mem_rdata_q_reg[14]/CK 
Endpoint:   mem_rdata_q_reg[14]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.003
- Setup                         0.035
+ Phase Shift                   0.400
= Required Time                 0.361
- Arrival Time                  0.219
= Slack Time                    0.143
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | mem_valid_reg       | CK ^         |          |       |  -0.013 |    0.129 | 
     | mem_valid_reg       | CK ^ -> Q ^  | DFF_X1   | 0.109 |   0.095 |    0.238 | 
     | g192174             | A1 ^ -> ZN ^ | AND2_X4  | 0.035 |   0.130 |    0.273 | 
     | FE_OCPC1319_n_28108 | A ^ -> Z ^   | BUF_X2   | 0.032 |   0.162 |    0.305 | 
     | FE_OCPC2181_n_28108 | A ^ -> ZN v  | INV_X4   | 0.019 |   0.181 |    0.323 | 
     | g172381             | A1 v -> ZN ^ | OAI22_X2 | 0.038 |   0.218 |    0.361 | 
     | mem_rdata_q_reg[14] | D ^          | DFF_X1   | 0.000 |   0.219 |    0.361 | 
     +----------------------------------------------------------------------------+ 
Path 1769: MET Setup Check with Pin mem_rdata_q_reg[1]/CK 
Endpoint:   mem_rdata_q_reg[1]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.037
+ Phase Shift                   0.400
= Required Time                 0.357
- Arrival Time                  0.213
= Slack Time                    0.144
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | mem_valid_reg       | CK ^         |          |       |  -0.013 |    0.131 | 
     | mem_valid_reg       | CK ^ -> Q ^  | DFF_X1   | 0.109 |   0.095 |    0.239 | 
     | g192174             | A1 ^ -> ZN ^ | AND2_X4  | 0.035 |   0.130 |    0.274 | 
     | FE_OCPC1319_n_28108 | A ^ -> Z ^   | BUF_X2   | 0.032 |   0.162 |    0.306 | 
     | FE_OCPC2182_n_28108 | A ^ -> ZN v  | INV_X1   | 0.009 |   0.171 |    0.315 | 
     | g192176             | A1 v -> ZN ^ | OAI22_X1 | 0.042 |   0.213 |    0.357 | 
     | mem_rdata_q_reg[1]  | D ^          | DFF_X1   | 0.000 |   0.213 |    0.357 | 
     +----------------------------------------------------------------------------+ 
Path 1770: MET Setup Check with Pin mem_rdata_q_reg[0]/CK 
Endpoint:   mem_rdata_q_reg[0]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.034
+ Phase Shift                   0.400
= Required Time                 0.360
- Arrival Time                  0.213
= Slack Time                    0.147
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | mem_valid_reg       | CK ^         |          |       |  -0.013 |    0.134 | 
     | mem_valid_reg       | CK ^ -> Q ^  | DFF_X1   | 0.109 |   0.095 |    0.242 | 
     | g192174             | A1 ^ -> ZN ^ | AND2_X4  | 0.035 |   0.130 |    0.277 | 
     | FE_OCPC1319_n_28108 | A ^ -> Z ^   | BUF_X2   | 0.032 |   0.162 |    0.309 | 
     | FE_OCPC2181_n_28108 | A ^ -> ZN v  | INV_X4   | 0.019 |   0.181 |    0.328 | 
     | g172382             | A1 v -> ZN ^ | OAI22_X2 | 0.032 |   0.212 |    0.360 | 
     | mem_rdata_q_reg[0]  | D ^          | DFF_X1   | 0.000 |   0.213 |    0.360 | 
     +----------------------------------------------------------------------------+ 
Path 1771: MET Setup Check with Pin mem_wdata_reg[5]/CK 
Endpoint:   mem_wdata_reg[5]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_op2_reg[5]/QN  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.080
+ Phase Shift                   0.400
= Required Time                 0.314
- Arrival Time                  0.158
= Slack Time                    0.156
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.032
     = Beginpoint Arrival Time       0.032
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     | reg_op2_reg[5]   | CK ^         |         |       |   0.032 |    0.188 | 
     | reg_op2_reg[5]   | CK ^ -> QN ^ | DFF_X1  | 0.094 |   0.125 |    0.281 | 
     | g173879          | A ^ -> ZN v  | INV_X1  | 0.032 |   0.157 |    0.313 | 
     | mem_wdata_reg[5] | D v          | SDFF_X1 | 0.000 |   0.158 |    0.314 | 
     +------------------------------------------------------------------------+ 
Path 1772: MET Setup Check with Pin is_slti_blt_slt_reg/CK 
Endpoint:   is_slti_blt_slt_reg/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_slti_reg/Q      (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.003
- Setup                         0.026
+ Phase Shift                   0.400
= Required Time                 0.371
- Arrival Time                  0.200
= Slack Time                    0.171
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +--------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                        |              |           |       |  Time   |   Time   | 
     |------------------------+--------------+-----------+-------+---------+----------| 
     | instr_slti_reg         | CK ^         |           |       |  -0.006 |    0.165 | 
     | instr_slti_reg         | CK ^ -> Q v  | DFF_X1    | 0.101 |   0.095 |    0.266 | 
     | FE_OCPC1336_instr_slti | A v -> Z v   | CLKBUF_X1 | 0.027 |   0.122 |    0.293 | 
     | g196489                | A2 v -> ZN v | OR3_X1    | 0.078 |   0.200 |    0.371 | 
     | is_slti_blt_slt_reg    | D v          | DFF_X1    | 0.000 |   0.200 |    0.371 | 
     +--------------------------------------------------------------------------------+ 
Path 1773: MET Setup Check with Pin is_lbu_lhu_lw_reg/CK 
Endpoint:   is_lbu_lhu_lw_reg/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_lhu_reg/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.026
+ Phase Shift                   0.400
= Required Time                 0.369
- Arrival Time                  0.184
= Slack Time                    0.185
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.007
     = Beginpoint Arrival Time       -0.007
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                       |              |           |       |  Time   |   Time   | 
     |-----------------------+--------------+-----------+-------+---------+----------| 
     | instr_lhu_reg         | CK ^         |           |       |  -0.007 |    0.178 | 
     | instr_lhu_reg         | CK ^ -> Q v  | DFF_X1    | 0.101 |   0.095 |    0.279 | 
     | FE_OCPC1236_instr_lhu | A v -> Z v   | CLKBUF_X1 | 0.027 |   0.121 |    0.306 | 
     | g156                  | A1 v -> ZN v | OR3_X1    | 0.063 |   0.184 |    0.369 | 
     | is_lbu_lhu_lw_reg     | D v          | DFF_X1    | 0.000 |   0.184 |    0.369 | 
     +-------------------------------------------------------------------------------+ 
Path 1774: MET Setup Check with Pin mem_addr_reg[31]/CK 
Endpoint:   mem_addr_reg[31]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_addr_reg[31]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.005
- Setup                         0.089
+ Phase Shift                   0.400
= Required Time                 0.305
- Arrival Time                  0.107
= Slack Time                    0.198
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.005
     = Beginpoint Arrival Time       -0.005
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                  |             |         |       |  Time   |   Time   | 
     |------------------+-------------+---------+-------+---------+----------| 
     | mem_addr_reg[31] | CK ^        |         |       |  -0.005 |    0.193 | 
     | mem_addr_reg[31] | CK ^ -> Q v | SDFF_X2 | 0.112 |   0.106 |    0.305 | 
     | mem_addr_reg[31] | SI v        | SDFF_X2 | 0.001 |   0.107 |    0.305 | 
     +-----------------------------------------------------------------------+ 
Path 1775: MET Setup Check with Pin mem_addr_reg[15]/CK 
Endpoint:   mem_addr_reg[15]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_addr_reg[15]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.005
- Setup                         0.089
+ Phase Shift                   0.400
= Required Time                 0.306
- Arrival Time                  0.105
= Slack Time                    0.201
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.005
     = Beginpoint Arrival Time       -0.005
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                  |             |         |       |  Time   |   Time   | 
     |------------------+-------------+---------+-------+---------+----------| 
     | mem_addr_reg[15] | CK ^        |         |       |  -0.005 |    0.195 | 
     | mem_addr_reg[15] | CK ^ -> Q v | SDFF_X2 | 0.110 |   0.105 |    0.305 | 
     | mem_addr_reg[15] | SI v        | SDFF_X2 | 0.000 |   0.105 |    0.306 | 
     +-----------------------------------------------------------------------+ 
Path 1776: MET Setup Check with Pin cpuregs_reg[3][9]/CK 
Endpoint:   cpuregs_reg[3][9]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[3][9]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.021
- Setup                         0.082
+ Phase Shift                   0.400
= Required Time                 0.340
- Arrival Time                  0.139
= Slack Time                    0.201
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.021
     = Beginpoint Arrival Time       0.021
     +------------------------------------------------------------------------+ 
     |     Instance      |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                   |             |         |       |  Time   |   Time   | 
     |-------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[3][9] | CK ^        |         |       |   0.021 |    0.222 | 
     | cpuregs_reg[3][9] | CK ^ -> Q v | SDFF_X2 | 0.118 |   0.139 |    0.340 | 
     | cpuregs_reg[3][9] | D v         | SDFF_X2 | 0.000 |   0.139 |    0.340 | 
     +------------------------------------------------------------------------+ 
Path 1777: MET Setup Check with Pin cpuregs_reg[23][31]/CK 
Endpoint:   cpuregs_reg[23][31]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[23][31]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.029
- Setup                         0.081
+ Phase Shift                   0.400
= Required Time                 0.347
- Arrival Time                  0.147
= Slack Time                    0.201
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.029
     = Beginpoint Arrival Time       0.029
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[23][31] | CK ^        |         |       |   0.029 |    0.230 | 
     | cpuregs_reg[23][31] | CK ^ -> Q v | SDFF_X2 | 0.118 |   0.147 |    0.347 | 
     | cpuregs_reg[23][31] | D v         | SDFF_X2 | 0.000 |   0.147 |    0.347 | 
     +--------------------------------------------------------------------------+ 
Path 1778: MET Setup Check with Pin cpuregs_reg[3][13]/CK 
Endpoint:   cpuregs_reg[3][13]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[3][13]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.081
+ Phase Shift                   0.400
= Required Time                 0.341
- Arrival Time                  0.140
= Slack Time                    0.201
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.022
     = Beginpoint Arrival Time       0.022
     +-------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                    |             |         |       |  Time   |   Time   | 
     |--------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[3][13] | CK ^        |         |       |   0.022 |    0.223 | 
     | cpuregs_reg[3][13] | CK ^ -> Q v | SDFF_X2 | 0.117 |   0.140 |    0.341 | 
     | cpuregs_reg[3][13] | D v         | SDFF_X2 | 0.000 |   0.140 |    0.341 | 
     +-------------------------------------------------------------------------+ 
Path 1779: MET Setup Check with Pin cpuregs_reg[3][30]/CK 
Endpoint:   cpuregs_reg[3][30]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[3][30]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.081
+ Phase Shift                   0.400
= Required Time                 0.341
- Arrival Time                  0.140
= Slack Time                    0.201
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.022
     = Beginpoint Arrival Time       0.022
     +-------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                    |             |         |       |  Time   |   Time   | 
     |--------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[3][30] | CK ^        |         |       |   0.022 |    0.224 | 
     | cpuregs_reg[3][30] | CK ^ -> Q v | SDFF_X2 | 0.117 |   0.139 |    0.341 | 
     | cpuregs_reg[3][30] | D v         | SDFF_X2 | 0.000 |   0.140 |    0.341 | 
     +-------------------------------------------------------------------------+ 
Path 1780: MET Setup Check with Pin mem_addr_reg[5]/CK 
Endpoint:   mem_addr_reg[5]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_addr_reg[5]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.005
- Setup                         0.089
+ Phase Shift                   0.400
= Required Time                 0.306
- Arrival Time                  0.104
= Slack Time                    0.202
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.005
     = Beginpoint Arrival Time       -0.005
     +----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                 |             |         |       |  Time   |   Time   | 
     |-----------------+-------------+---------+-------+---------+----------| 
     | mem_addr_reg[5] | CK ^        |         |       |  -0.005 |    0.196 | 
     | mem_addr_reg[5] | CK ^ -> Q v | SDFF_X2 | 0.109 |   0.104 |    0.305 | 
     | mem_addr_reg[5] | SI v        | SDFF_X2 | 0.000 |   0.104 |    0.306 | 
     +----------------------------------------------------------------------+ 
Path 1781: MET Setup Check with Pin cpuregs_reg[26][13]/CK 
Endpoint:   cpuregs_reg[26][13]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[26][13]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.029
- Setup                         0.081
+ Phase Shift                   0.400
= Required Time                 0.348
- Arrival Time                  0.146
= Slack Time                    0.202
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.029
     = Beginpoint Arrival Time       0.029
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[26][13] | CK ^        |         |       |   0.029 |    0.231 | 
     | cpuregs_reg[26][13] | CK ^ -> Q v | SDFF_X2 | 0.117 |   0.146 |    0.347 | 
     | cpuregs_reg[26][13] | D v         | SDFF_X2 | 0.000 |   0.146 |    0.348 | 
     +--------------------------------------------------------------------------+ 
Path 1782: MET Setup Check with Pin count_cycle_reg[0]/CK 
Endpoint:   count_cycle_reg[0]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[0]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.015
- Setup                         0.030
+ Phase Shift                   0.400
= Required Time                 0.355
- Arrival Time                  0.153
= Slack Time                    0.202
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.015
     = Beginpoint Arrival Time       -0.015
     +---------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                           |              |         |       |  Time   |   Time   | 
     |---------------------------+--------------+---------+-------+---------+----------| 
     | count_cycle_reg[0]        | CK ^         |         |       |  -0.015 |    0.188 | 
     | count_cycle_reg[0]        | CK ^ -> Q v  | DFF_X1  | 0.103 |   0.088 |    0.291 | 
     | FE_OCPC2101_count_cycle_0 | A v -> Z v   | BUF_X1  | 0.037 |   0.125 |    0.327 | 
     | g172752                   | A2 v -> ZN ^ | NOR2_X1 | 0.028 |   0.153 |    0.355 | 
     | count_cycle_reg[0]        | D ^          | DFF_X1  | 0.000 |   0.153 |    0.355 | 
     +---------------------------------------------------------------------------------+ 
Path 1783: MET Setup Check with Pin cpuregs_reg[2][13]/CK 
Endpoint:   cpuregs_reg[2][13]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[2][13]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.081
+ Phase Shift                   0.400
= Required Time                 0.342
- Arrival Time                  0.139
= Slack Time                    0.203
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.023
     = Beginpoint Arrival Time       0.023
     +-------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                    |             |         |       |  Time   |   Time   | 
     |--------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[2][13] | CK ^        |         |       |   0.023 |    0.226 | 
     | cpuregs_reg[2][13] | CK ^ -> Q v | SDFF_X2 | 0.116 |   0.139 |    0.342 | 
     | cpuregs_reg[2][13] | D v         | SDFF_X2 | 0.000 |   0.139 |    0.342 | 
     +-------------------------------------------------------------------------+ 
Path 1784: MET Setup Check with Pin mem_rdata_q_reg[20]/CK 
Endpoint:   mem_rdata_q_reg[20]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata_q_reg[20]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.010
- Setup                         0.091
+ Phase Shift                   0.400
= Required Time                 0.298
- Arrival Time                  0.096
= Slack Time                    0.203
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.010
     = Beginpoint Arrival Time       -0.010
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | mem_rdata_q_reg[20] | CK ^        |         |       |  -0.010 |    0.192 | 
     | mem_rdata_q_reg[20] | CK ^ -> Q v | SDFF_X1 | 0.106 |   0.096 |    0.298 | 
     | mem_rdata_q_reg[20] | SI v        | SDFF_X1 | 0.000 |   0.096 |    0.298 | 
     +--------------------------------------------------------------------------+ 
Path 1785: MET Setup Check with Pin cpuregs_reg[15][9]/CK 
Endpoint:   cpuregs_reg[15][9]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[15][9]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.024
- Setup                         0.081
+ Phase Shift                   0.400
= Required Time                 0.343
- Arrival Time                  0.140
= Slack Time                    0.203
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.024
     = Beginpoint Arrival Time       0.024
     +-------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                    |             |         |       |  Time   |   Time   | 
     |--------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[15][9] | CK ^        |         |       |   0.024 |    0.227 | 
     | cpuregs_reg[15][9] | CK ^ -> Q v | SDFF_X2 | 0.116 |   0.140 |    0.343 | 
     | cpuregs_reg[15][9] | D v         | SDFF_X2 | 0.000 |   0.140 |    0.343 | 
     +-------------------------------------------------------------------------+ 
Path 1786: MET Setup Check with Pin cpuregs_reg[22][13]/CK 
Endpoint:   cpuregs_reg[22][13]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[22][13]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.029
- Setup                         0.081
+ Phase Shift                   0.400
= Required Time                 0.348
- Arrival Time                  0.145
= Slack Time                    0.203
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.029
     = Beginpoint Arrival Time       0.029
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[22][13] | CK ^        |         |       |   0.029 |    0.232 | 
     | cpuregs_reg[22][13] | CK ^ -> Q v | SDFF_X2 | 0.116 |   0.145 |    0.347 | 
     | cpuregs_reg[22][13] | D v         | SDFF_X2 | 0.000 |   0.145 |    0.348 | 
     +--------------------------------------------------------------------------+ 
Path 1787: MET Setup Check with Pin cpuregs_reg[26][31]/CK 
Endpoint:   cpuregs_reg[26][31]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[26][31]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.029
- Setup                         0.081
+ Phase Shift                   0.400
= Required Time                 0.348
- Arrival Time                  0.145
= Slack Time                    0.203
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.029
     = Beginpoint Arrival Time       0.029
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[26][31] | CK ^        |         |       |   0.029 |    0.232 | 
     | cpuregs_reg[26][31] | CK ^ -> Q v | SDFF_X2 | 0.116 |   0.145 |    0.348 | 
     | cpuregs_reg[26][31] | D v         | SDFF_X2 | 0.000 |   0.145 |    0.348 | 
     +--------------------------------------------------------------------------+ 
Path 1788: MET Setup Check with Pin cpuregs_reg[11][13]/CK 
Endpoint:   cpuregs_reg[11][13]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[11][13]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.024
- Setup                         0.081
+ Phase Shift                   0.400
= Required Time                 0.343
- Arrival Time                  0.140
= Slack Time                    0.203
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.024
     = Beginpoint Arrival Time       0.024
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[11][13] | CK ^        |         |       |   0.024 |    0.227 | 
     | cpuregs_reg[11][13] | CK ^ -> Q v | SDFF_X2 | 0.116 |   0.140 |    0.343 | 
     | cpuregs_reg[11][13] | D v         | SDFF_X2 | 0.000 |   0.140 |    0.343 | 
     +--------------------------------------------------------------------------+ 
Path 1789: MET Setup Check with Pin cpuregs_reg[15][29]/CK 
Endpoint:   cpuregs_reg[15][29]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[15][29]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.027
- Setup                         0.081
+ Phase Shift                   0.400
= Required Time                 0.346
- Arrival Time                  0.142
= Slack Time                    0.204
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.027
     = Beginpoint Arrival Time       0.027
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[15][29] | CK ^        |         |       |   0.027 |    0.231 | 
     | cpuregs_reg[15][29] | CK ^ -> Q v | SDFF_X2 | 0.115 |   0.142 |    0.346 | 
     | cpuregs_reg[15][29] | D v         | SDFF_X2 | 0.000 |   0.142 |    0.346 | 
     +--------------------------------------------------------------------------+ 
Path 1790: MET Setup Check with Pin cpuregs_reg[22][11]/CK 
Endpoint:   cpuregs_reg[22][11]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[22][11]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.032
- Setup                         0.081
+ Phase Shift                   0.400
= Required Time                 0.350
- Arrival Time                  0.147
= Slack Time                    0.204
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.032
     = Beginpoint Arrival Time       0.032
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[22][11] | CK ^        |         |       |   0.032 |    0.235 | 
     | cpuregs_reg[22][11] | CK ^ -> Q v | SDFF_X2 | 0.115 |   0.146 |    0.350 | 
     | cpuregs_reg[22][11] | D v         | SDFF_X2 | 0.000 |   0.147 |    0.350 | 
     +--------------------------------------------------------------------------+ 
Path 1791: MET Setup Check with Pin cpuregs_reg[7][9]/CK 
Endpoint:   cpuregs_reg[7][9]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[7][9]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.081
+ Phase Shift                   0.400
= Required Time                 0.341
- Arrival Time                  0.137
= Slack Time                    0.204
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.022
     = Beginpoint Arrival Time       0.022
     +------------------------------------------------------------------------+ 
     |     Instance      |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                   |             |         |       |  Time   |   Time   | 
     |-------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[7][9] | CK ^        |         |       |   0.022 |    0.226 | 
     | cpuregs_reg[7][9] | CK ^ -> Q v | SDFF_X2 | 0.115 |   0.137 |    0.341 | 
     | cpuregs_reg[7][9] | D v         | SDFF_X2 | 0.000 |   0.137 |    0.341 | 
     +------------------------------------------------------------------------+ 
Path 1792: MET Setup Check with Pin cpuregs_reg[7][13]/CK 
Endpoint:   cpuregs_reg[7][13]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[7][13]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.081
+ Phase Shift                   0.400
= Required Time                 0.341
- Arrival Time                  0.137
= Slack Time                    0.204
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.022
     = Beginpoint Arrival Time       0.022
     +-------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                    |             |         |       |  Time   |   Time   | 
     |--------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[7][13] | CK ^        |         |       |   0.022 |    0.226 | 
     | cpuregs_reg[7][13] | CK ^ -> Q v | SDFF_X2 | 0.115 |   0.137 |    0.341 | 
     | cpuregs_reg[7][13] | D v         | SDFF_X2 | 0.000 |   0.137 |    0.341 | 
     +-------------------------------------------------------------------------+ 
Path 1793: MET Setup Check with Pin cpuregs_reg[14][13]/CK 
Endpoint:   cpuregs_reg[14][13]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[14][13]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.081
+ Phase Shift                   0.400
= Required Time                 0.342
- Arrival Time                  0.138
= Slack Time                    0.204
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.023
     = Beginpoint Arrival Time       0.023
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[14][13] | CK ^        |         |       |   0.023 |    0.227 | 
     | cpuregs_reg[14][13] | CK ^ -> Q v | SDFF_X2 | 0.115 |   0.137 |    0.342 | 
     | cpuregs_reg[14][13] | D v         | SDFF_X2 | 0.000 |   0.138 |    0.342 | 
     +--------------------------------------------------------------------------+ 
Path 1794: MET Setup Check with Pin cpuregs_reg[15][13]/CK 
Endpoint:   cpuregs_reg[15][13]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[15][13]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.081
+ Phase Shift                   0.400
= Required Time                 0.342
- Arrival Time                  0.137
= Slack Time                    0.205
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.023
     = Beginpoint Arrival Time       0.023
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[15][13] | CK ^        |         |       |   0.023 |    0.227 | 
     | cpuregs_reg[15][13] | CK ^ -> Q v | SDFF_X2 | 0.114 |   0.137 |    0.342 | 
     | cpuregs_reg[15][13] | D v         | SDFF_X2 | 0.000 |   0.137 |    0.342 | 
     +--------------------------------------------------------------------------+ 
Path 1795: MET Setup Check with Pin cpuregs_reg[10][13]/CK 
Endpoint:   cpuregs_reg[10][13]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[10][13]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.081
+ Phase Shift                   0.400
= Required Time                 0.342
- Arrival Time                  0.137
= Slack Time                    0.205
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.023
     = Beginpoint Arrival Time       0.023
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[10][13] | CK ^        |         |       |   0.023 |    0.228 | 
     | cpuregs_reg[10][13] | CK ^ -> Q v | SDFF_X2 | 0.114 |   0.137 |    0.342 | 
     | cpuregs_reg[10][13] | D v         | SDFF_X2 | 0.000 |   0.137 |    0.342 | 
     +--------------------------------------------------------------------------+ 
Path 1796: MET Setup Check with Pin cpuregs_reg[27][31]/CK 
Endpoint:   cpuregs_reg[27][31]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[27][31]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.029
- Setup                         0.081
+ Phase Shift                   0.400
= Required Time                 0.348
- Arrival Time                  0.143
= Slack Time                    0.205
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.029
     = Beginpoint Arrival Time       0.029
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[27][31] | CK ^        |         |       |   0.029 |    0.234 | 
     | cpuregs_reg[27][31] | CK ^ -> Q v | SDFF_X2 | 0.114 |   0.143 |    0.348 | 
     | cpuregs_reg[27][31] | D v         | SDFF_X2 | 0.000 |   0.143 |    0.348 | 
     +--------------------------------------------------------------------------+ 
Path 1797: MET Setup Check with Pin cpuregs_reg[31][29]/CK 
Endpoint:   cpuregs_reg[31][29]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[31][29]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.026
- Setup                         0.081
+ Phase Shift                   0.400
= Required Time                 0.345
- Arrival Time                  0.140
= Slack Time                    0.205
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.026
     = Beginpoint Arrival Time       0.026
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[31][29] | CK ^        |         |       |   0.026 |    0.231 | 
     | cpuregs_reg[31][29] | CK ^ -> Q v | SDFF_X2 | 0.114 |   0.139 |    0.345 | 
     | cpuregs_reg[31][29] | D v         | SDFF_X2 | 0.000 |   0.140 |    0.345 | 
     +--------------------------------------------------------------------------+ 
Path 1798: MET Setup Check with Pin latched_store_reg/CK 
Endpoint:   latched_store_reg/SI (v) checked with  leading edge of 'clk'
Beginpoint: latched_store_reg/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.003
- Setup                         0.091
+ Phase Shift                   0.400
= Required Time                 0.306
- Arrival Time                  0.100
= Slack Time                    0.206
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +------------------------------------------------------------------------+ 
     |     Instance      |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                   |             |         |       |  Time   |   Time   | 
     |-------------------+-------------+---------+-------+---------+----------| 
     | latched_store_reg | CK ^        |         |       |  -0.003 |    0.203 | 
     | latched_store_reg | CK ^ -> Q v | SDFF_X1 | 0.103 |   0.100 |    0.306 | 
     | latched_store_reg | SI v        | SDFF_X1 | 0.000 |   0.100 |    0.306 | 
     +------------------------------------------------------------------------+ 
Path 1799: MET Setup Check with Pin mem_rdata_q_reg[24]/CK 
Endpoint:   mem_rdata_q_reg[24]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata_q_reg[24]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.009
- Setup                         0.091
+ Phase Shift                   0.400
= Required Time                 0.300
- Arrival Time                  0.094
= Slack Time                    0.206
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | mem_rdata_q_reg[24] | CK ^        |         |       |  -0.009 |    0.197 | 
     | mem_rdata_q_reg[24] | CK ^ -> Q v | SDFF_X1 | 0.103 |   0.094 |    0.300 | 
     | mem_rdata_q_reg[24] | SI v        | SDFF_X1 | 0.000 |   0.094 |    0.300 | 
     +--------------------------------------------------------------------------+ 
Path 1800: MET Setup Check with Pin cpuregs_reg[27][9]/CK 
Endpoint:   cpuregs_reg[27][9]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[27][9]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.029
- Setup                         0.080
+ Phase Shift                   0.400
= Required Time                 0.348
- Arrival Time                  0.142
= Slack Time                    0.206
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.029
     = Beginpoint Arrival Time       0.029
     +-------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                    |             |         |       |  Time   |   Time   | 
     |--------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[27][9] | CK ^        |         |       |   0.029 |    0.235 | 
     | cpuregs_reg[27][9] | CK ^ -> Q v | SDFF_X2 | 0.113 |   0.142 |    0.348 | 
     | cpuregs_reg[27][9] | D v         | SDFF_X2 | 0.000 |   0.142 |    0.348 | 
     +-------------------------------------------------------------------------+ 
Path 1801: MET Setup Check with Pin cpuregs_reg[3][29]/CK 
Endpoint:   cpuregs_reg[3][29]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[3][29]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.001
- Setup                         0.081
+ Phase Shift                   0.400
= Required Time                 0.320
- Arrival Time                  0.114
= Slack Time                    0.206
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +-------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                    |             |         |       |  Time   |   Time   | 
     |--------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[3][29] | CK ^        |         |       |   0.001 |    0.207 | 
     | cpuregs_reg[3][29] | CK ^ -> Q v | SDFF_X2 | 0.113 |   0.114 |    0.320 | 
     | cpuregs_reg[3][29] | D v         | SDFF_X2 | 0.000 |   0.114 |    0.320 | 
     +-------------------------------------------------------------------------+ 
Path 1802: MET Setup Check with Pin cpuregs_reg[26][9]/CK 
Endpoint:   cpuregs_reg[26][9]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[26][9]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.029
- Setup                         0.080
+ Phase Shift                   0.400
= Required Time                 0.349
- Arrival Time                  0.142
= Slack Time                    0.206
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.029
     = Beginpoint Arrival Time       0.029
     +-------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                    |             |         |       |  Time   |   Time   | 
     |--------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[26][9] | CK ^        |         |       |   0.029 |    0.235 | 
     | cpuregs_reg[26][9] | CK ^ -> Q v | SDFF_X2 | 0.113 |   0.142 |    0.348 | 
     | cpuregs_reg[26][9] | D v         | SDFF_X2 | 0.000 |   0.142 |    0.349 | 
     +-------------------------------------------------------------------------+ 
Path 1803: MET Setup Check with Pin cpuregs_reg[14][9]/CK 
Endpoint:   cpuregs_reg[14][9]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[14][9]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.081
+ Phase Shift                   0.400
= Required Time                 0.342
- Arrival Time                  0.136
= Slack Time                    0.206
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.023
     = Beginpoint Arrival Time       0.023
     +-------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                    |             |         |       |  Time   |   Time   | 
     |--------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[14][9] | CK ^        |         |       |   0.023 |    0.229 | 
     | cpuregs_reg[14][9] | CK ^ -> Q v | SDFF_X2 | 0.113 |   0.136 |    0.342 | 
     | cpuregs_reg[14][9] | D v         | SDFF_X2 | 0.000 |   0.136 |    0.342 | 
     +-------------------------------------------------------------------------+ 
Path 1804: MET Setup Check with Pin cpuregs_reg[15][31]/CK 
Endpoint:   cpuregs_reg[15][31]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[15][31]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.028
- Setup                         0.081
+ Phase Shift                   0.400
= Required Time                 0.347
- Arrival Time                  0.141
= Slack Time                    0.207
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.028
     = Beginpoint Arrival Time       0.028
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[15][31] | CK ^        |         |       |   0.028 |    0.234 | 
     | cpuregs_reg[15][31] | CK ^ -> Q v | SDFF_X2 | 0.113 |   0.140 |    0.347 | 
     | cpuregs_reg[15][31] | D v         | SDFF_X2 | 0.000 |   0.141 |    0.347 | 
     +--------------------------------------------------------------------------+ 
Path 1805: MET Setup Check with Pin cpuregs_reg[3][31]/CK 
Endpoint:   cpuregs_reg[3][31]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[3][31]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.001
- Setup                         0.081
+ Phase Shift                   0.400
= Required Time                 0.320
- Arrival Time                  0.114
= Slack Time                    0.207
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +-------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                    |             |         |       |  Time   |   Time   | 
     |--------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[3][31] | CK ^        |         |       |   0.001 |    0.208 | 
     | cpuregs_reg[3][31] | CK ^ -> Q v | SDFF_X2 | 0.113 |   0.114 |    0.320 | 
     | cpuregs_reg[3][31] | D v         | SDFF_X2 | 0.000 |   0.114 |    0.320 | 
     +-------------------------------------------------------------------------+ 
Path 1806: MET Setup Check with Pin cpuregs_reg[2][30]/CK 
Endpoint:   cpuregs_reg[2][30]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[2][30]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.081
+ Phase Shift                   0.400
= Required Time                 0.342
- Arrival Time                  0.136
= Slack Time                    0.207
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.023
     = Beginpoint Arrival Time       0.023
     +-------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                    |             |         |       |  Time   |   Time   | 
     |--------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[2][30] | CK ^        |         |       |   0.023 |    0.230 | 
     | cpuregs_reg[2][30] | CK ^ -> Q v | SDFF_X2 | 0.112 |   0.136 |    0.342 | 
     | cpuregs_reg[2][30] | D v         | SDFF_X2 | 0.000 |   0.136 |    0.342 | 
     +-------------------------------------------------------------------------+ 
Path 1807: MET Setup Check with Pin mem_rdata_q_reg[21]/CK 
Endpoint:   mem_rdata_q_reg[21]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata_q_reg[21]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.010
- Setup                         0.091
+ Phase Shift                   0.400
= Required Time                 0.300
- Arrival Time                  0.093
= Slack Time                    0.207
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.010
     = Beginpoint Arrival Time       -0.010
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | mem_rdata_q_reg[21] | CK ^        |         |       |  -0.010 |    0.197 | 
     | mem_rdata_q_reg[21] | CK ^ -> Q v | SDFF_X1 | 0.102 |   0.093 |    0.300 | 
     | mem_rdata_q_reg[21] | SI v        | SDFF_X1 | 0.000 |   0.093 |    0.300 | 
     +--------------------------------------------------------------------------+ 
Path 1808: MET Setup Check with Pin cpuregs_reg[22][31]/CK 
Endpoint:   cpuregs_reg[22][31]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[22][31]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.029
- Setup                         0.081
+ Phase Shift                   0.400
= Required Time                 0.348
- Arrival Time                  0.142
= Slack Time                    0.207
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.029
     = Beginpoint Arrival Time       0.029
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[22][31] | CK ^        |         |       |   0.029 |    0.236 | 
     | cpuregs_reg[22][31] | CK ^ -> Q v | SDFF_X2 | 0.112 |   0.141 |    0.348 | 
     | cpuregs_reg[22][31] | D v         | SDFF_X2 | 0.000 |   0.142 |    0.348 | 
     +--------------------------------------------------------------------------+ 
Path 1809: MET Setup Check with Pin mem_rdata_q_reg[23]/CK 
Endpoint:   mem_rdata_q_reg[23]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata_q_reg[23]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.010
- Setup                         0.091
+ Phase Shift                   0.400
= Required Time                 0.299
- Arrival Time                  0.093
= Slack Time                    0.207
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.010
     = Beginpoint Arrival Time       -0.010
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | mem_rdata_q_reg[23] | CK ^        |         |       |  -0.010 |    0.197 | 
     | mem_rdata_q_reg[23] | CK ^ -> Q v | SDFF_X1 | 0.102 |   0.092 |    0.299 | 
     | mem_rdata_q_reg[23] | SI v        | SDFF_X1 | 0.000 |   0.093 |    0.299 | 
     +--------------------------------------------------------------------------+ 
Path 1810: MET Setup Check with Pin cpuregs_reg[3][11]/CK 
Endpoint:   cpuregs_reg[3][11]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[3][11]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.081
+ Phase Shift                   0.400
= Required Time                 0.342
- Arrival Time                  0.135
= Slack Time                    0.207
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.023
     = Beginpoint Arrival Time       0.023
     +-------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                    |             |         |       |  Time   |   Time   | 
     |--------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[3][11] | CK ^        |         |       |   0.023 |    0.230 | 
     | cpuregs_reg[3][11] | CK ^ -> Q v | SDFF_X2 | 0.112 |   0.135 |    0.342 | 
     | cpuregs_reg[3][11] | D v         | SDFF_X2 | 0.000 |   0.135 |    0.342 | 
     +-------------------------------------------------------------------------+ 
Path 1811: MET Setup Check with Pin cpuregs_reg[2][9]/CK 
Endpoint:   cpuregs_reg[2][9]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[2][9]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.081
+ Phase Shift                   0.400
= Required Time                 0.342
- Arrival Time                  0.135
= Slack Time                    0.207
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.023
     = Beginpoint Arrival Time       0.023
     +------------------------------------------------------------------------+ 
     |     Instance      |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                   |             |         |       |  Time   |   Time   | 
     |-------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[2][9] | CK ^        |         |       |   0.023 |    0.230 | 
     | cpuregs_reg[2][9] | CK ^ -> Q v | SDFF_X2 | 0.112 |   0.135 |    0.342 | 
     | cpuregs_reg[2][9] | D v         | SDFF_X2 | 0.000 |   0.135 |    0.342 | 
     +------------------------------------------------------------------------+ 
Path 1812: MET Setup Check with Pin cpuregs_reg[19][13]/CK 
Endpoint:   cpuregs_reg[19][13]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[19][13]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.024
- Setup                         0.081
+ Phase Shift                   0.400
= Required Time                 0.343
- Arrival Time                  0.136
= Slack Time                    0.207
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.024
     = Beginpoint Arrival Time       0.024
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[19][13] | CK ^        |         |       |   0.024 |    0.231 | 
     | cpuregs_reg[19][13] | CK ^ -> Q v | SDFF_X2 | 0.112 |   0.136 |    0.343 | 
     | cpuregs_reg[19][13] | D v         | SDFF_X2 | 0.000 |   0.136 |    0.343 | 
     +--------------------------------------------------------------------------+ 
Path 1813: MET Setup Check with Pin cpuregs_reg[27][13]/CK 
Endpoint:   cpuregs_reg[27][13]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[27][13]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.028
- Setup                         0.080
+ Phase Shift                   0.400
= Required Time                 0.348
- Arrival Time                  0.140
= Slack Time                    0.207
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.028
     = Beginpoint Arrival Time       0.028
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[27][13] | CK ^        |         |       |   0.028 |    0.235 | 
     | cpuregs_reg[27][13] | CK ^ -> Q v | SDFF_X2 | 0.112 |   0.140 |    0.347 | 
     | cpuregs_reg[27][13] | D v         | SDFF_X2 | 0.000 |   0.140 |    0.348 | 
     +--------------------------------------------------------------------------+ 
Path 1814: MET Setup Check with Pin cpuregs_reg[30][13]/CK 
Endpoint:   cpuregs_reg[30][13]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[30][13]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.080
+ Phase Shift                   0.400
= Required Time                 0.341
- Arrival Time                  0.134
= Slack Time                    0.208
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.022
     = Beginpoint Arrival Time       0.022
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[30][13] | CK ^        |         |       |   0.022 |    0.229 | 
     | cpuregs_reg[30][13] | CK ^ -> Q v | SDFF_X2 | 0.112 |   0.133 |    0.341 | 
     | cpuregs_reg[30][13] | D v         | SDFF_X2 | 0.000 |   0.134 |    0.341 | 
     +--------------------------------------------------------------------------+ 
Path 1815: MET Setup Check with Pin cpuregs_reg[22][29]/CK 
Endpoint:   cpuregs_reg[22][29]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[22][29]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.030
- Setup                         0.080
+ Phase Shift                   0.400
= Required Time                 0.350
- Arrival Time                  0.142
= Slack Time                    0.208
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.030
     = Beginpoint Arrival Time       0.030
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[22][29] | CK ^        |         |       |   0.030 |    0.238 | 
     | cpuregs_reg[22][29] | CK ^ -> Q v | SDFF_X2 | 0.112 |   0.141 |    0.349 | 
     | cpuregs_reg[22][29] | D v         | SDFF_X2 | 0.000 |   0.142 |    0.350 | 
     +--------------------------------------------------------------------------+ 
Path 1816: MET Setup Check with Pin cpuregs_reg[22][9]/CK 
Endpoint:   cpuregs_reg[22][9]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[22][9]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.029
- Setup                         0.080
+ Phase Shift                   0.400
= Required Time                 0.349
- Arrival Time                  0.141
= Slack Time                    0.208
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.029
     = Beginpoint Arrival Time       0.029
     +-------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                    |             |         |       |  Time   |   Time   | 
     |--------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[22][9] | CK ^        |         |       |   0.029 |    0.237 | 
     | cpuregs_reg[22][9] | CK ^ -> Q v | SDFF_X2 | 0.112 |   0.140 |    0.348 | 
     | cpuregs_reg[22][9] | D v         | SDFF_X2 | 0.000 |   0.141 |    0.349 | 
     +-------------------------------------------------------------------------+ 
Path 1817: MET Setup Check with Pin mem_rdata_q_reg[25]/CK 
Endpoint:   mem_rdata_q_reg[25]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata_q_reg[25]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.009
- Setup                         0.090
+ Phase Shift                   0.400
= Required Time                 0.301
- Arrival Time                  0.093
= Slack Time                    0.208
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | mem_rdata_q_reg[25] | CK ^        |         |       |  -0.009 |    0.199 | 
     | mem_rdata_q_reg[25] | CK ^ -> Q v | SDFF_X1 | 0.101 |   0.092 |    0.300 | 
     | mem_rdata_q_reg[25] | SI v        | SDFF_X1 | 0.000 |   0.093 |    0.301 | 
     +--------------------------------------------------------------------------+ 
Path 1818: MET Setup Check with Pin cpuregs_reg[11][30]/CK 
Endpoint:   cpuregs_reg[11][30]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[11][30]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.024
- Setup                         0.080
+ Phase Shift                   0.400
= Required Time                 0.344
- Arrival Time                  0.136
= Slack Time                    0.208
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.024
     = Beginpoint Arrival Time       0.024
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[11][30] | CK ^        |         |       |   0.024 |    0.232 | 
     | cpuregs_reg[11][30] | CK ^ -> Q v | SDFF_X2 | 0.111 |   0.136 |    0.344 | 
     | cpuregs_reg[11][30] | D v         | SDFF_X2 | 0.000 |   0.136 |    0.344 | 
     +--------------------------------------------------------------------------+ 
Path 1819: MET Setup Check with Pin cpuregs_reg[6][13]/CK 
Endpoint:   cpuregs_reg[6][13]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[6][13]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.080
+ Phase Shift                   0.400
= Required Time                 0.341
- Arrival Time                  0.133
= Slack Time                    0.208
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.022
     = Beginpoint Arrival Time       0.022
     +-------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                    |             |         |       |  Time   |   Time   | 
     |--------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[6][13] | CK ^        |         |       |   0.022 |    0.230 | 
     | cpuregs_reg[6][13] | CK ^ -> Q v | SDFF_X2 | 0.111 |   0.133 |    0.341 | 
     | cpuregs_reg[6][13] | D v         | SDFF_X2 | 0.000 |   0.133 |    0.341 | 
     +-------------------------------------------------------------------------+ 
Path 1820: MET Setup Check with Pin mem_rdata_q_reg[22]/CK 
Endpoint:   mem_rdata_q_reg[22]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata_q_reg[22]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.010
- Setup                         0.090
+ Phase Shift                   0.400
= Required Time                 0.300
- Arrival Time                  0.091
= Slack Time                    0.209
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.010
     = Beginpoint Arrival Time       -0.010
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | mem_rdata_q_reg[22] | CK ^        |         |       |  -0.010 |    0.199 | 
     | mem_rdata_q_reg[22] | CK ^ -> Q v | SDFF_X1 | 0.101 |   0.091 |    0.300 | 
     | mem_rdata_q_reg[22] | SI v        | SDFF_X1 | 0.000 |   0.091 |    0.300 | 
     +--------------------------------------------------------------------------+ 
Path 1821: MET Setup Check with Pin cpuregs_reg[15][11]/CK 
Endpoint:   cpuregs_reg[15][11]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[15][11]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.031
- Setup                         0.080
+ Phase Shift                   0.400
= Required Time                 0.351
- Arrival Time                  0.142
= Slack Time                    0.209
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.031
     = Beginpoint Arrival Time       0.031
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[15][11] | CK ^        |         |       |   0.031 |    0.240 | 
     | cpuregs_reg[15][11] | CK ^ -> Q v | SDFF_X2 | 0.110 |   0.142 |    0.351 | 
     | cpuregs_reg[15][11] | D v         | SDFF_X2 | 0.000 |   0.142 |    0.351 | 
     +--------------------------------------------------------------------------+ 
Path 1822: MET Setup Check with Pin cpuregs_reg[27][30]/CK 
Endpoint:   cpuregs_reg[27][30]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[27][30]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.029
- Setup                         0.080
+ Phase Shift                   0.400
= Required Time                 0.349
- Arrival Time                  0.140
= Slack Time                    0.209
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.029
     = Beginpoint Arrival Time       0.029
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[27][30] | CK ^        |         |       |   0.029 |    0.238 | 
     | cpuregs_reg[27][30] | CK ^ -> Q v | SDFF_X2 | 0.111 |   0.139 |    0.349 | 
     | cpuregs_reg[27][30] | D v         | SDFF_X2 | 0.000 |   0.140 |    0.349 | 
     +--------------------------------------------------------------------------+ 
Path 1823: MET Setup Check with Pin cpuregs_reg[22][30]/CK 
Endpoint:   cpuregs_reg[22][30]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[22][30]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.029
- Setup                         0.080
+ Phase Shift                   0.400
= Required Time                 0.349
- Arrival Time                  0.140
= Slack Time                    0.209
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.029
     = Beginpoint Arrival Time       0.029
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[22][30] | CK ^        |         |       |   0.029 |    0.238 | 
     | cpuregs_reg[22][30] | CK ^ -> Q v | SDFF_X2 | 0.111 |   0.139 |    0.349 | 
     | cpuregs_reg[22][30] | D v         | SDFF_X2 | 0.000 |   0.140 |    0.349 | 
     +--------------------------------------------------------------------------+ 
Path 1824: MET Setup Check with Pin cpuregs_reg[23][30]/CK 
Endpoint:   cpuregs_reg[23][30]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[23][30]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.029
- Setup                         0.080
+ Phase Shift                   0.400
= Required Time                 0.349
- Arrival Time                  0.140
= Slack Time                    0.209
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.029
     = Beginpoint Arrival Time       0.029
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[23][30] | CK ^        |         |       |   0.029 |    0.239 | 
     | cpuregs_reg[23][30] | CK ^ -> Q v | SDFF_X2 | 0.111 |   0.140 |    0.349 | 
     | cpuregs_reg[23][30] | D v         | SDFF_X2 | 0.000 |   0.140 |    0.349 | 
     +--------------------------------------------------------------------------+ 
Path 1825: MET Setup Check with Pin cpuregs_reg[19][11]/CK 
Endpoint:   cpuregs_reg[19][11]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[19][11]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.024
- Setup                         0.080
+ Phase Shift                   0.400
= Required Time                 0.344
- Arrival Time                  0.135
= Slack Time                    0.209
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.024
     = Beginpoint Arrival Time       0.024
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[19][11] | CK ^        |         |       |   0.024 |    0.234 | 
     | cpuregs_reg[19][11] | CK ^ -> Q v | SDFF_X2 | 0.110 |   0.135 |    0.344 | 
     | cpuregs_reg[19][11] | D v         | SDFF_X2 | 0.000 |   0.135 |    0.344 | 
     +--------------------------------------------------------------------------+ 
Path 1826: MET Setup Check with Pin cpuregs_reg[14][30]/CK 
Endpoint:   cpuregs_reg[14][30]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[14][30]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.080
+ Phase Shift                   0.400
= Required Time                 0.343
- Arrival Time                  0.133
= Slack Time                    0.209
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.023
     = Beginpoint Arrival Time       0.023
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[14][30] | CK ^        |         |       |   0.023 |    0.232 | 
     | cpuregs_reg[14][30] | CK ^ -> Q v | SDFF_X2 | 0.110 |   0.133 |    0.342 | 
     | cpuregs_reg[14][30] | D v         | SDFF_X2 | 0.000 |   0.133 |    0.343 | 
     +--------------------------------------------------------------------------+ 
Path 1827: MET Setup Check with Pin cpuregs_reg[23][11]/CK 
Endpoint:   cpuregs_reg[23][11]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[23][11]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.032
- Setup                         0.080
+ Phase Shift                   0.400
= Required Time                 0.352
- Arrival Time                  0.142
= Slack Time                    0.210
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.032
     = Beginpoint Arrival Time       0.032
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[23][11] | CK ^        |         |       |   0.032 |    0.242 | 
     | cpuregs_reg[23][11] | CK ^ -> Q v | SDFF_X2 | 0.110 |   0.142 |    0.352 | 
     | cpuregs_reg[23][11] | D v         | SDFF_X2 | 0.000 |   0.142 |    0.352 | 
     +--------------------------------------------------------------------------+ 
Path 1828: MET Setup Check with Pin cpuregs_reg[10][11]/CK 
Endpoint:   cpuregs_reg[10][11]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[10][11]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.030
- Setup                         0.080
+ Phase Shift                   0.400
= Required Time                 0.349
- Arrival Time                  0.140
= Slack Time                    0.210
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.030
     = Beginpoint Arrival Time       0.030
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[10][11] | CK ^        |         |       |   0.030 |    0.239 | 
     | cpuregs_reg[10][11] | CK ^ -> Q v | SDFF_X2 | 0.110 |   0.139 |    0.349 | 
     | cpuregs_reg[10][11] | D v         | SDFF_X2 | 0.000 |   0.140 |    0.349 | 
     +--------------------------------------------------------------------------+ 
Path 1829: MET Setup Check with Pin count_instr_reg[0]/CK 
Endpoint:   count_instr_reg[0]/SE (^) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[0]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.014
- Setup                         0.087
+ Phase Shift                   0.400
= Required Time                 0.300
- Arrival Time                  0.090
= Slack Time                    0.210
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.014
     = Beginpoint Arrival Time       -0.014
     +-------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                    |             |         |       |  Time   |   Time   | 
     |--------------------+-------------+---------+-------+---------+----------| 
     | count_instr_reg[0] | CK ^        |         |       |  -0.014 |    0.196 | 
     | count_instr_reg[0] | CK ^ -> Q ^ | SDFF_X1 | 0.103 |   0.089 |    0.299 | 
     | count_instr_reg[0] | SE ^        | SDFF_X1 | 0.000 |   0.090 |    0.300 | 
     +-------------------------------------------------------------------------+ 
Path 1830: MET Setup Check with Pin cpuregs_reg[10][30]/CK 
Endpoint:   cpuregs_reg[10][30]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[10][30]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.029
- Setup                         0.080
+ Phase Shift                   0.400
= Required Time                 0.349
- Arrival Time                  0.139
= Slack Time                    0.210
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.029
     = Beginpoint Arrival Time       0.029
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[10][30] | CK ^        |         |       |   0.029 |    0.239 | 
     | cpuregs_reg[10][30] | CK ^ -> Q v | SDFF_X2 | 0.110 |   0.139 |    0.349 | 
     | cpuregs_reg[10][30] | D v         | SDFF_X2 | 0.000 |   0.139 |    0.349 | 
     +--------------------------------------------------------------------------+ 
Path 1831: MET Setup Check with Pin cpuregs_reg[23][29]/CK 
Endpoint:   cpuregs_reg[23][29]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[23][29]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.030
- Setup                         0.080
+ Phase Shift                   0.400
= Required Time                 0.350
- Arrival Time                  0.140
= Slack Time                    0.210
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.030
     = Beginpoint Arrival Time       0.030
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[23][29] | CK ^        |         |       |   0.030 |    0.240 | 
     | cpuregs_reg[23][29] | CK ^ -> Q v | SDFF_X2 | 0.110 |   0.140 |    0.350 | 
     | cpuregs_reg[23][29] | D v         | SDFF_X2 | 0.000 |   0.140 |    0.350 | 
     +--------------------------------------------------------------------------+ 
Path 1832: MET Setup Check with Pin cpuregs_reg[26][30]/CK 
Endpoint:   cpuregs_reg[26][30]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[26][30]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.029
- Setup                         0.080
+ Phase Shift                   0.400
= Required Time                 0.349
- Arrival Time                  0.139
= Slack Time                    0.210
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.029
     = Beginpoint Arrival Time       0.029
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[26][30] | CK ^        |         |       |   0.029 |    0.239 | 
     | cpuregs_reg[26][30] | CK ^ -> Q v | SDFF_X2 | 0.110 |   0.139 |    0.349 | 
     | cpuregs_reg[26][30] | D v         | SDFF_X2 | 0.000 |   0.139 |    0.349 | 
     +--------------------------------------------------------------------------+ 
Path 1833: MET Setup Check with Pin cpuregs_reg[19][31]/CK 
Endpoint:   cpuregs_reg[19][31]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[19][31]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.027
- Setup                         0.080
+ Phase Shift                   0.400
= Required Time                 0.347
- Arrival Time                  0.137
= Slack Time                    0.210
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.027
     = Beginpoint Arrival Time       0.027
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[19][31] | CK ^        |         |       |   0.027 |    0.237 | 
     | cpuregs_reg[19][31] | CK ^ -> Q v | SDFF_X2 | 0.110 |   0.137 |    0.347 | 
     | cpuregs_reg[19][31] | D v         | SDFF_X2 | 0.000 |   0.137 |    0.347 | 
     +--------------------------------------------------------------------------+ 
Path 1834: MET Setup Check with Pin cpuregs_reg[19][30]/CK 
Endpoint:   cpuregs_reg[19][30]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[19][30]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.080
+ Phase Shift                   0.400
= Required Time                 0.343
- Arrival Time                  0.133
= Slack Time                    0.210
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.023
     = Beginpoint Arrival Time       0.023
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[19][30] | CK ^        |         |       |   0.023 |    0.233 | 
     | cpuregs_reg[19][30] | CK ^ -> Q v | SDFF_X2 | 0.110 |   0.133 |    0.342 | 
     | cpuregs_reg[19][30] | D v         | SDFF_X2 | 0.000 |   0.133 |    0.343 | 
     +--------------------------------------------------------------------------+ 
Path 1835: MET Setup Check with Pin cpuregs_reg[14][29]/CK 
Endpoint:   cpuregs_reg[14][29]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[14][29]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.026
- Setup                         0.080
+ Phase Shift                   0.400
= Required Time                 0.346
- Arrival Time                  0.136
= Slack Time                    0.210
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.026
     = Beginpoint Arrival Time       0.026
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[14][29] | CK ^        |         |       |   0.026 |    0.236 | 
     | cpuregs_reg[14][29] | CK ^ -> Q v | SDFF_X2 | 0.110 |   0.136 |    0.346 | 
     | cpuregs_reg[14][29] | D v         | SDFF_X2 | 0.000 |   0.136 |    0.346 | 
     +--------------------------------------------------------------------------+ 
Path 1836: MET Setup Check with Pin cpuregs_reg[11][29]/CK 
Endpoint:   cpuregs_reg[11][29]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[11][29]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.026
- Setup                         0.080
+ Phase Shift                   0.400
= Required Time                 0.346
- Arrival Time                  0.136
= Slack Time                    0.210
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.026
     = Beginpoint Arrival Time       0.026
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[11][29] | CK ^        |         |       |   0.026 |    0.236 | 
     | cpuregs_reg[11][29] | CK ^ -> Q v | SDFF_X2 | 0.110 |   0.136 |    0.346 | 
     | cpuregs_reg[11][29] | D v         | SDFF_X2 | 0.000 |   0.136 |    0.346 | 
     +--------------------------------------------------------------------------+ 
Path 1837: MET Setup Check with Pin cpuregs_reg[7][31]/CK 
Endpoint:   cpuregs_reg[7][31]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[7][31]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.025
- Setup                         0.080
+ Phase Shift                   0.400
= Required Time                 0.345
- Arrival Time                  0.135
= Slack Time                    0.210
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.025
     = Beginpoint Arrival Time       0.025
     +-------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                    |             |         |       |  Time   |   Time   | 
     |--------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[7][31] | CK ^        |         |       |   0.025 |    0.235 | 
     | cpuregs_reg[7][31] | CK ^ -> Q v | SDFF_X2 | 0.110 |   0.135 |    0.345 | 
     | cpuregs_reg[7][31] | D v         | SDFF_X2 | 0.000 |   0.135 |    0.345 | 
     +-------------------------------------------------------------------------+ 
Path 1838: MET Setup Check with Pin cpuregs_reg[23][13]/CK 
Endpoint:   cpuregs_reg[23][13]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[23][13]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.029
- Setup                         0.080
+ Phase Shift                   0.400
= Required Time                 0.349
- Arrival Time                  0.139
= Slack Time                    0.210
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.029
     = Beginpoint Arrival Time       0.029
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[23][13] | CK ^        |         |       |   0.029 |    0.239 | 
     | cpuregs_reg[23][13] | CK ^ -> Q v | SDFF_X2 | 0.110 |   0.139 |    0.349 | 
     | cpuregs_reg[23][13] | D v         | SDFF_X2 | 0.000 |   0.139 |    0.349 | 
     +--------------------------------------------------------------------------+ 
Path 1839: MET Setup Check with Pin cpuregs_reg[2][29]/CK 
Endpoint:   cpuregs_reg[2][29]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[2][29]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.001
- Setup                         0.080
+ Phase Shift                   0.400
= Required Time                 0.321
- Arrival Time                  0.111
= Slack Time                    0.210
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +-------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                    |             |         |       |  Time   |   Time   | 
     |--------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[2][29] | CK ^        |         |       |   0.001 |    0.211 | 
     | cpuregs_reg[2][29] | CK ^ -> Q v | SDFF_X2 | 0.110 |   0.111 |    0.321 | 
     | cpuregs_reg[2][29] | D v         | SDFF_X2 | 0.000 |   0.111 |    0.321 | 
     +-------------------------------------------------------------------------+ 
Path 1840: MET Setup Check with Pin decoded_imm_j_reg[12]/CK 
Endpoint:   decoded_imm_j_reg[12]/SI (v) checked with  leading edge of 'clk'
Beginpoint: decoded_imm_j_reg[12]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.004
- Setup                         0.090
+ Phase Shift                   0.400
= Required Time                 0.306
- Arrival Time                  0.096
= Slack Time                    0.210
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.004
     = Beginpoint Arrival Time       -0.004
     +----------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                       |             |         |       |  Time   |   Time   | 
     |-----------------------+-------------+---------+-------+---------+----------| 
     | decoded_imm_j_reg[12] | CK ^        |         |       |  -0.004 |    0.207 | 
     | decoded_imm_j_reg[12] | CK ^ -> Q v | SDFF_X1 | 0.100 |   0.096 |    0.306 | 
     | decoded_imm_j_reg[12] | SI v        | SDFF_X1 | 0.000 |   0.096 |    0.306 | 
     +----------------------------------------------------------------------------+ 
Path 1841: MET Setup Check with Pin mem_addr_reg[14]/CK 
Endpoint:   mem_addr_reg[14]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_addr_reg[14]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.014
- Setup                         0.087
+ Phase Shift                   0.400
= Required Time                 0.298
- Arrival Time                  0.088
= Slack Time                    0.210
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.014
     = Beginpoint Arrival Time       -0.014
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                  |             |         |       |  Time   |   Time   | 
     |------------------+-------------+---------+-------+---------+----------| 
     | mem_addr_reg[14] | CK ^        |         |       |  -0.014 |    0.196 | 
     | mem_addr_reg[14] | CK ^ -> Q v | SDFF_X2 | 0.102 |   0.088 |    0.298 | 
     | mem_addr_reg[14] | SI v        | SDFF_X2 | 0.000 |   0.088 |    0.298 | 
     +-----------------------------------------------------------------------+ 
Path 1842: MET Setup Check with Pin is_sltiu_bltu_sltu_reg/CK 
Endpoint:   is_sltiu_bltu_sltu_reg/D (^) checked with  leading edge of 'clk'
Beginpoint: instr_sltu_reg/QN        (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.003
- Setup                         0.029
+ Phase Shift                   0.400
= Required Time                 0.367
- Arrival Time                  0.157
= Slack Time                    0.210
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.008
     = Beginpoint Arrival Time       -0.008
     +--------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                        |              |           |       |  Time   |   Time   | 
     |------------------------+--------------+-----------+-------+---------+----------| 
     | instr_sltu_reg         | CK ^         |           |       |  -0.008 |    0.202 | 
     | instr_sltu_reg         | CK ^ -> QN v | DFF_X1    | 0.089 |   0.080 |    0.291 | 
     | FE_OCPC1462_instr_sltu | A v -> Z v   | CLKBUF_X1 | 0.039 |   0.120 |    0.330 | 
     | FE_RC_2786_0           | A1 v -> ZN ^ | NAND2_X1  | 0.016 |   0.136 |    0.346 | 
     | g18                    | A ^ -> ZN v  | INV_X1    | 0.008 |   0.144 |    0.354 | 
     | g155                   | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.157 |    0.367 | 
     | is_sltiu_bltu_sltu_reg | D ^          | DFF_X1    | 0.000 |   0.157 |    0.367 | 
     +--------------------------------------------------------------------------------+ 
Path 1843: MET Setup Check with Pin mem_addr_reg[3]/CK 
Endpoint:   mem_addr_reg[3]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_addr_reg[3]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.013
- Setup                         0.087
+ Phase Shift                   0.400
= Required Time                 0.299
- Arrival Time                  0.089
= Slack Time                    0.210
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                 |             |         |       |  Time   |   Time   | 
     |-----------------+-------------+---------+-------+---------+----------| 
     | mem_addr_reg[3] | CK ^        |         |       |  -0.013 |    0.197 | 
     | mem_addr_reg[3] | CK ^ -> Q v | SDFF_X2 | 0.102 |   0.089 |    0.299 | 
     | mem_addr_reg[3] | SI v        | SDFF_X2 | 0.000 |   0.089 |    0.299 | 
     +----------------------------------------------------------------------+ 
Path 1844: MET Setup Check with Pin cpuregs_reg[31][30]/CK 
Endpoint:   cpuregs_reg[31][30]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[31][30]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.080
+ Phase Shift                   0.400
= Required Time                 0.343
- Arrival Time                  0.132
= Slack Time                    0.210
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.023
     = Beginpoint Arrival Time       0.023
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[31][30] | CK ^        |         |       |   0.023 |    0.233 | 
     | cpuregs_reg[31][30] | CK ^ -> Q v | SDFF_X2 | 0.109 |   0.132 |    0.343 | 
     | cpuregs_reg[31][30] | D v         | SDFF_X2 | 0.000 |   0.132 |    0.343 | 
     +--------------------------------------------------------------------------+ 
Path 1845: MET Setup Check with Pin mem_addr_reg[18]/CK 
Endpoint:   mem_addr_reg[18]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_addr_reg[18]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.014
- Setup                         0.087
+ Phase Shift                   0.400
= Required Time                 0.298
- Arrival Time                  0.088
= Slack Time                    0.211
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.014
     = Beginpoint Arrival Time       -0.014
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                  |             |         |       |  Time   |   Time   | 
     |------------------+-------------+---------+-------+---------+----------| 
     | mem_addr_reg[18] | CK ^        |         |       |  -0.014 |    0.196 | 
     | mem_addr_reg[18] | CK ^ -> Q v | SDFF_X2 | 0.102 |   0.088 |    0.298 | 
     | mem_addr_reg[18] | SI v        | SDFF_X2 | 0.000 |   0.088 |    0.298 | 
     +-----------------------------------------------------------------------+ 
Path 1846: MET Setup Check with Pin decoded_imm_j_reg[14]/CK 
Endpoint:   decoded_imm_j_reg[14]/SI (v) checked with  leading edge of 'clk'
Beginpoint: decoded_imm_j_reg[14]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.003
- Setup                         0.090
+ Phase Shift                   0.400
= Required Time                 0.307
- Arrival Time                  0.096
= Slack Time                    0.211
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +----------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                       |             |         |       |  Time   |   Time   | 
     |-----------------------+-------------+---------+-------+---------+----------| 
     | decoded_imm_j_reg[14] | CK ^        |         |       |  -0.003 |    0.207 | 
     | decoded_imm_j_reg[14] | CK ^ -> Q v | SDFF_X1 | 0.099 |   0.096 |    0.306 | 
     | decoded_imm_j_reg[14] | SI v        | SDFF_X1 | 0.000 |   0.096 |    0.307 | 
     +----------------------------------------------------------------------------+ 
Path 1847: MET Setup Check with Pin mem_addr_reg[7]/CK 
Endpoint:   mem_addr_reg[7]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_addr_reg[7]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.013
- Setup                         0.087
+ Phase Shift                   0.400
= Required Time                 0.299
- Arrival Time                  0.089
= Slack Time                    0.211
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                 |             |         |       |  Time   |   Time   | 
     |-----------------+-------------+---------+-------+---------+----------| 
     | mem_addr_reg[7] | CK ^        |         |       |  -0.013 |    0.197 | 
     | mem_addr_reg[7] | CK ^ -> Q v | SDFF_X2 | 0.102 |   0.088 |    0.299 | 
     | mem_addr_reg[7] | SI v        | SDFF_X2 | 0.000 |   0.089 |    0.299 | 
     +----------------------------------------------------------------------+ 
Path 1848: MET Setup Check with Pin cpuregs_reg[31][11]/CK 
Endpoint:   cpuregs_reg[31][11]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[31][11]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.080
+ Phase Shift                   0.400
= Required Time                 0.342
- Arrival Time                  0.132
= Slack Time                    0.211
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.022
     = Beginpoint Arrival Time       0.022
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[31][11] | CK ^        |         |       |   0.022 |    0.233 | 
     | cpuregs_reg[31][11] | CK ^ -> Q v | SDFF_X2 | 0.109 |   0.131 |    0.342 | 
     | cpuregs_reg[31][11] | D v         | SDFF_X2 | 0.000 |   0.132 |    0.342 | 
     +--------------------------------------------------------------------------+ 
Path 1849: MET Setup Check with Pin cpuregs_reg[2][11]/CK 
Endpoint:   cpuregs_reg[2][11]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[2][11]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.080
+ Phase Shift                   0.400
= Required Time                 0.342
- Arrival Time                  0.132
= Slack Time                    0.211
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.022
     = Beginpoint Arrival Time       0.022
     +-------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                    |             |         |       |  Time   |   Time   | 
     |--------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[2][11] | CK ^        |         |       |   0.022 |    0.233 | 
     | cpuregs_reg[2][11] | CK ^ -> Q v | SDFF_X2 | 0.109 |   0.132 |    0.342 | 
     | cpuregs_reg[2][11] | D v         | SDFF_X2 | 0.000 |   0.132 |    0.342 | 
     +-------------------------------------------------------------------------+ 
Path 1850: MET Setup Check with Pin cpuregs_reg[30][9]/CK 
Endpoint:   cpuregs_reg[30][9]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[30][9]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.080
+ Phase Shift                   0.400
= Required Time                 0.342
- Arrival Time                  0.131
= Slack Time                    0.211
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.022
     = Beginpoint Arrival Time       0.022
     +-------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                    |             |         |       |  Time   |   Time   | 
     |--------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[30][9] | CK ^        |         |       |   0.022 |    0.233 | 
     | cpuregs_reg[30][9] | CK ^ -> Q v | SDFF_X2 | 0.109 |   0.131 |    0.342 | 
     | cpuregs_reg[30][9] | D v         | SDFF_X2 | 0.000 |   0.131 |    0.342 | 
     +-------------------------------------------------------------------------+ 
Path 1851: MET Setup Check with Pin cpuregs_reg[26][29]/CK 
Endpoint:   cpuregs_reg[26][29]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[26][29]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.030
- Setup                         0.080
+ Phase Shift                   0.400
= Required Time                 0.350
- Arrival Time                  0.139
= Slack Time                    0.211
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.030
     = Beginpoint Arrival Time       0.030
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[26][29] | CK ^        |         |       |   0.030 |    0.240 | 
     | cpuregs_reg[26][29] | CK ^ -> Q v | SDFF_X2 | 0.109 |   0.139 |    0.350 | 
     | cpuregs_reg[26][29] | D v         | SDFF_X2 | 0.000 |   0.139 |    0.350 | 
     +--------------------------------------------------------------------------+ 
Path 1852: MET Setup Check with Pin cpuregs_reg[2][31]/CK 
Endpoint:   cpuregs_reg[2][31]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[2][31]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.001
- Setup                         0.080
+ Phase Shift                   0.400
= Required Time                 0.321
- Arrival Time                  0.110
= Slack Time                    0.211
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +-------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                    |             |         |       |  Time   |   Time   | 
     |--------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[2][31] | CK ^        |         |       |   0.001 |    0.212 | 
     | cpuregs_reg[2][31] | CK ^ -> Q v | SDFF_X2 | 0.109 |   0.110 |    0.321 | 
     | cpuregs_reg[2][31] | D v         | SDFF_X2 | 0.000 |   0.110 |    0.321 | 
     +-------------------------------------------------------------------------+ 
Path 1853: MET Setup Check with Pin mem_addr_reg[19]/CK 
Endpoint:   mem_addr_reg[19]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_addr_reg[19]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.014
- Setup                         0.087
+ Phase Shift                   0.400
= Required Time                 0.298
- Arrival Time                  0.088
= Slack Time                    0.211
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.014
     = Beginpoint Arrival Time       -0.014
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                  |             |         |       |  Time   |   Time   | 
     |------------------+-------------+---------+-------+---------+----------| 
     | mem_addr_reg[19] | CK ^        |         |       |  -0.014 |    0.197 | 
     | mem_addr_reg[19] | CK ^ -> Q v | SDFF_X2 | 0.102 |   0.088 |    0.298 | 
     | mem_addr_reg[19] | SI v        | SDFF_X2 | 0.000 |   0.088 |    0.298 | 
     +-----------------------------------------------------------------------+ 
Path 1854: MET Setup Check with Pin mem_addr_reg[16]/CK 
Endpoint:   mem_addr_reg[16]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_addr_reg[16]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.014
- Setup                         0.087
+ Phase Shift                   0.400
= Required Time                 0.298
- Arrival Time                  0.088
= Slack Time                    0.211
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.014
     = Beginpoint Arrival Time       -0.014
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                  |             |         |       |  Time   |   Time   | 
     |------------------+-------------+---------+-------+---------+----------| 
     | mem_addr_reg[16] | CK ^        |         |       |  -0.014 |    0.197 | 
     | mem_addr_reg[16] | CK ^ -> Q v | SDFF_X2 | 0.102 |   0.088 |    0.298 | 
     | mem_addr_reg[16] | SI v        | SDFF_X2 | 0.000 |   0.088 |    0.298 | 
     +-----------------------------------------------------------------------+ 
Path 1855: MET Setup Check with Pin mem_addr_reg[9]/CK 
Endpoint:   mem_addr_reg[9]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_addr_reg[9]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.014
- Setup                         0.087
+ Phase Shift                   0.400
= Required Time                 0.299
- Arrival Time                  0.088
= Slack Time                    0.211
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.014
     = Beginpoint Arrival Time       -0.014
     +----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                 |             |         |       |  Time   |   Time   | 
     |-----------------+-------------+---------+-------+---------+----------| 
     | mem_addr_reg[9] | CK ^        |         |       |  -0.014 |    0.197 | 
     | mem_addr_reg[9] | CK ^ -> Q v | SDFF_X2 | 0.102 |   0.088 |    0.299 | 
     | mem_addr_reg[9] | SI v        | SDFF_X2 | 0.000 |   0.088 |    0.299 | 
     +----------------------------------------------------------------------+ 
Path 1856: MET Setup Check with Pin cpuregs_reg[11][9]/CK 
Endpoint:   cpuregs_reg[11][9]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[11][9]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.024
- Setup                         0.080
+ Phase Shift                   0.400
= Required Time                 0.344
- Arrival Time                  0.133
= Slack Time                    0.211
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.024
     = Beginpoint Arrival Time       0.024
     +-------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                    |             |         |       |  Time   |   Time   | 
     |--------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[11][9] | CK ^        |         |       |   0.024 |    0.235 | 
     | cpuregs_reg[11][9] | CK ^ -> Q v | SDFF_X2 | 0.109 |   0.133 |    0.344 | 
     | cpuregs_reg[11][9] | D v         | SDFF_X2 | 0.000 |   0.133 |    0.344 | 
     +-------------------------------------------------------------------------+ 
Path 1857: MET Setup Check with Pin cpuregs_reg[15][30]/CK 
Endpoint:   cpuregs_reg[15][30]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[15][30]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.024
- Setup                         0.080
+ Phase Shift                   0.400
= Required Time                 0.344
- Arrival Time                  0.134
= Slack Time                    0.211
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.024
     = Beginpoint Arrival Time       0.024
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[15][30] | CK ^        |         |       |   0.024 |    0.235 | 
     | cpuregs_reg[15][30] | CK ^ -> Q v | SDFF_X2 | 0.109 |   0.133 |    0.344 | 
     | cpuregs_reg[15][30] | D v         | SDFF_X2 | 0.000 |   0.134 |    0.344 | 
     +--------------------------------------------------------------------------+ 
Path 1858: MET Setup Check with Pin cpuregs_reg[6][30]/CK 
Endpoint:   cpuregs_reg[6][30]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[6][30]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.080
+ Phase Shift                   0.400
= Required Time                 0.342
- Arrival Time                  0.131
= Slack Time                    0.211
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.022
     = Beginpoint Arrival Time       0.022
     +-------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                    |             |         |       |  Time   |   Time   | 
     |--------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[6][30] | CK ^        |         |       |   0.022 |    0.233 | 
     | cpuregs_reg[6][30] | CK ^ -> Q v | SDFF_X2 | 0.109 |   0.131 |    0.342 | 
     | cpuregs_reg[6][30] | D v         | SDFF_X2 | 0.000 |   0.131 |    0.342 | 
     +-------------------------------------------------------------------------+ 
Path 1859: MET Setup Check with Pin mem_addr_reg[30]/CK 
Endpoint:   mem_addr_reg[30]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_addr_reg[30]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.015
- Setup                         0.087
+ Phase Shift                   0.400
= Required Time                 0.298
- Arrival Time                  0.087
= Slack Time                    0.211
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.015
     = Beginpoint Arrival Time       -0.015
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                  |             |         |       |  Time   |   Time   | 
     |------------------+-------------+---------+-------+---------+----------| 
     | mem_addr_reg[30] | CK ^        |         |       |  -0.015 |    0.196 | 
     | mem_addr_reg[30] | CK ^ -> Q v | SDFF_X2 | 0.102 |   0.087 |    0.298 | 
     | mem_addr_reg[30] | SI v        | SDFF_X2 | 0.000 |   0.087 |    0.298 | 
     +-----------------------------------------------------------------------+ 
Path 1860: MET Setup Check with Pin mem_addr_reg[26]/CK 
Endpoint:   mem_addr_reg[26]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_addr_reg[26]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.014
- Setup                         0.087
+ Phase Shift                   0.400
= Required Time                 0.299
- Arrival Time                  0.087
= Slack Time                    0.211
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.014
     = Beginpoint Arrival Time       -0.014
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                  |             |         |       |  Time   |   Time   | 
     |------------------+-------------+---------+-------+---------+----------| 
     | mem_addr_reg[26] | CK ^        |         |       |  -0.014 |    0.197 | 
     | mem_addr_reg[26] | CK ^ -> Q v | SDFF_X2 | 0.101 |   0.087 |    0.298 | 
     | mem_addr_reg[26] | SI v        | SDFF_X2 | 0.000 |   0.087 |    0.299 | 
     +-----------------------------------------------------------------------+ 
Path 1861: MET Setup Check with Pin mem_addr_reg[17]/CK 
Endpoint:   mem_addr_reg[17]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_addr_reg[17]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.014
- Setup                         0.087
+ Phase Shift                   0.400
= Required Time                 0.299
- Arrival Time                  0.087
= Slack Time                    0.211
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.014
     = Beginpoint Arrival Time       -0.014
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                  |             |         |       |  Time   |   Time   | 
     |------------------+-------------+---------+-------+---------+----------| 
     | mem_addr_reg[17] | CK ^        |         |       |  -0.014 |    0.197 | 
     | mem_addr_reg[17] | CK ^ -> Q v | SDFF_X2 | 0.101 |   0.087 |    0.298 | 
     | mem_addr_reg[17] | SI v        | SDFF_X2 | 0.000 |   0.087 |    0.299 | 
     +-----------------------------------------------------------------------+ 
Path 1862: MET Setup Check with Pin mem_rdata_q_reg[26]/CK 
Endpoint:   mem_rdata_q_reg[26]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata_q_reg[26]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.009
- Setup                         0.090
+ Phase Shift                   0.400
= Required Time                 0.301
- Arrival Time                  0.090
= Slack Time                    0.211
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | mem_rdata_q_reg[26] | CK ^        |         |       |  -0.009 |    0.202 | 
     | mem_rdata_q_reg[26] | CK ^ -> Q v | SDFF_X1 | 0.099 |   0.090 |    0.301 | 
     | mem_rdata_q_reg[26] | SI v        | SDFF_X1 | 0.000 |   0.090 |    0.301 | 
     +--------------------------------------------------------------------------+ 
Path 1863: MET Setup Check with Pin mem_addr_reg[25]/CK 
Endpoint:   mem_addr_reg[25]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_addr_reg[25]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.014
- Setup                         0.087
+ Phase Shift                   0.400
= Required Time                 0.299
- Arrival Time                  0.087
= Slack Time                    0.211
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.014
     = Beginpoint Arrival Time       -0.014
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                  |             |         |       |  Time   |   Time   | 
     |------------------+-------------+---------+-------+---------+----------| 
     | mem_addr_reg[25] | CK ^        |         |       |  -0.014 |    0.197 | 
     | mem_addr_reg[25] | CK ^ -> Q v | SDFF_X2 | 0.101 |   0.087 |    0.298 | 
     | mem_addr_reg[25] | SI v        | SDFF_X2 | 0.000 |   0.087 |    0.299 | 
     +-----------------------------------------------------------------------+ 
Path 1864: MET Setup Check with Pin mem_addr_reg[10]/CK 
Endpoint:   mem_addr_reg[10]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_addr_reg[10]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.014
- Setup                         0.087
+ Phase Shift                   0.400
= Required Time                 0.299
- Arrival Time                  0.088
= Slack Time                    0.211
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.014
     = Beginpoint Arrival Time       -0.014
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                  |             |         |       |  Time   |   Time   | 
     |------------------+-------------+---------+-------+---------+----------| 
     | mem_addr_reg[10] | CK ^        |         |       |  -0.014 |    0.198 | 
     | mem_addr_reg[10] | CK ^ -> Q v | SDFF_X2 | 0.101 |   0.088 |    0.299 | 
     | mem_addr_reg[10] | SI v        | SDFF_X2 | 0.000 |   0.088 |    0.299 | 
     +-----------------------------------------------------------------------+ 
Path 1865: MET Setup Check with Pin cpuregs_reg[31][9]/CK 
Endpoint:   cpuregs_reg[31][9]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[31][9]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.080
+ Phase Shift                   0.400
= Required Time                 0.343
- Arrival Time                  0.131
= Slack Time                    0.211
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.023
     = Beginpoint Arrival Time       0.023
     +-------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                    |             |         |       |  Time   |   Time   | 
     |--------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[31][9] | CK ^        |         |       |   0.023 |    0.234 | 
     | cpuregs_reg[31][9] | CK ^ -> Q v | SDFF_X2 | 0.108 |   0.131 |    0.343 | 
     | cpuregs_reg[31][9] | D v         | SDFF_X2 | 0.000 |   0.131 |    0.343 | 
     +-------------------------------------------------------------------------+ 
Path 1866: MET Setup Check with Pin cpuregs_reg[14][31]/CK 
Endpoint:   cpuregs_reg[14][31]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[14][31]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.027
- Setup                         0.080
+ Phase Shift                   0.400
= Required Time                 0.347
- Arrival Time                  0.136
= Slack Time                    0.211
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.027
     = Beginpoint Arrival Time       0.027
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[14][31] | CK ^        |         |       |   0.027 |    0.239 | 
     | cpuregs_reg[14][31] | CK ^ -> Q v | SDFF_X2 | 0.109 |   0.136 |    0.347 | 
     | cpuregs_reg[14][31] | D v         | SDFF_X2 | 0.000 |   0.136 |    0.347 | 
     +--------------------------------------------------------------------------+ 
Path 1867: MET Setup Check with Pin mem_addr_reg[13]/CK 
Endpoint:   mem_addr_reg[13]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_addr_reg[13]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.014
- Setup                         0.087
+ Phase Shift                   0.400
= Required Time                 0.299
- Arrival Time                  0.088
= Slack Time                    0.211
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.014
     = Beginpoint Arrival Time       -0.014
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                  |             |         |       |  Time   |   Time   | 
     |------------------+-------------+---------+-------+---------+----------| 
     | mem_addr_reg[13] | CK ^        |         |       |  -0.014 |    0.198 | 
     | mem_addr_reg[13] | CK ^ -> Q v | SDFF_X2 | 0.101 |   0.087 |    0.299 | 
     | mem_addr_reg[13] | SI v        | SDFF_X2 | 0.000 |   0.088 |    0.299 | 
     +-----------------------------------------------------------------------+ 
Path 1868: MET Setup Check with Pin cpuregs_reg[11][31]/CK 
Endpoint:   cpuregs_reg[11][31]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[11][31]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.029
- Setup                         0.080
+ Phase Shift                   0.400
= Required Time                 0.349
- Arrival Time                  0.137
= Slack Time                    0.212
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.029
     = Beginpoint Arrival Time       0.029
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[11][31] | CK ^        |         |       |   0.029 |    0.240 | 
     | cpuregs_reg[11][31] | CK ^ -> Q v | SDFF_X2 | 0.108 |   0.137 |    0.349 | 
     | cpuregs_reg[11][31] | D v         | SDFF_X2 | 0.000 |   0.137 |    0.349 | 
     +--------------------------------------------------------------------------+ 
Path 1869: MET Setup Check with Pin mem_addr_reg[22]/CK 
Endpoint:   mem_addr_reg[22]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_addr_reg[22]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.014
- Setup                         0.087
+ Phase Shift                   0.400
= Required Time                 0.299
- Arrival Time                  0.088
= Slack Time                    0.212
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.014
     = Beginpoint Arrival Time       -0.014
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                  |             |         |       |  Time   |   Time   | 
     |------------------+-------------+---------+-------+---------+----------| 
     | mem_addr_reg[22] | CK ^        |         |       |  -0.014 |    0.198 | 
     | mem_addr_reg[22] | CK ^ -> Q v | SDFF_X2 | 0.101 |   0.087 |    0.299 | 
     | mem_addr_reg[22] | SI v        | SDFF_X2 | 0.000 |   0.088 |    0.299 | 
     +-----------------------------------------------------------------------+ 
Path 1870: MET Setup Check with Pin mem_addr_reg[20]/CK 
Endpoint:   mem_addr_reg[20]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_addr_reg[20]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.014
- Setup                         0.087
+ Phase Shift                   0.400
= Required Time                 0.299
- Arrival Time                  0.088
= Slack Time                    0.212
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.014
     = Beginpoint Arrival Time       -0.014
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                  |             |         |       |  Time   |   Time   | 
     |------------------+-------------+---------+-------+---------+----------| 
     | mem_addr_reg[20] | CK ^        |         |       |  -0.014 |    0.198 | 
     | mem_addr_reg[20] | CK ^ -> Q v | SDFF_X2 | 0.101 |   0.087 |    0.299 | 
     | mem_addr_reg[20] | SI v        | SDFF_X2 | 0.000 |   0.088 |    0.299 | 
     +-----------------------------------------------------------------------+ 
Path 1871: MET Setup Check with Pin mem_addr_reg[4]/CK 
Endpoint:   mem_addr_reg[4]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_addr_reg[4]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.014
- Setup                         0.087
+ Phase Shift                   0.400
= Required Time                 0.299
- Arrival Time                  0.088
= Slack Time                    0.212
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.014
     = Beginpoint Arrival Time       -0.014
     +----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                 |             |         |       |  Time   |   Time   | 
     |-----------------+-------------+---------+-------+---------+----------| 
     | mem_addr_reg[4] | CK ^        |         |       |  -0.014 |    0.198 | 
     | mem_addr_reg[4] | CK ^ -> Q v | SDFF_X2 | 0.101 |   0.088 |    0.299 | 
     | mem_addr_reg[4] | SI v        | SDFF_X2 | 0.000 |   0.088 |    0.299 | 
     +----------------------------------------------------------------------+ 
Path 1872: MET Setup Check with Pin cpuregs_reg[30][29]/CK 
Endpoint:   cpuregs_reg[30][29]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[30][29]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.026
- Setup                         0.080
+ Phase Shift                   0.400
= Required Time                 0.346
- Arrival Time                  0.134
= Slack Time                    0.212
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.026
     = Beginpoint Arrival Time       0.026
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[30][29] | CK ^        |         |       |   0.026 |    0.238 | 
     | cpuregs_reg[30][29] | CK ^ -> Q v | SDFF_X2 | 0.108 |   0.134 |    0.346 | 
     | cpuregs_reg[30][29] | D v         | SDFF_X2 | 0.000 |   0.134 |    0.346 | 
     +--------------------------------------------------------------------------+ 
Path 1873: MET Setup Check with Pin mem_addr_reg[27]/CK 
Endpoint:   mem_addr_reg[27]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_addr_reg[27]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.014
- Setup                         0.087
+ Phase Shift                   0.400
= Required Time                 0.299
- Arrival Time                  0.087
= Slack Time                    0.212
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.014
     = Beginpoint Arrival Time       -0.014
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                  |             |         |       |  Time   |   Time   | 
     |------------------+-------------+---------+-------+---------+----------| 
     | mem_addr_reg[27] | CK ^        |         |       |  -0.014 |    0.198 | 
     | mem_addr_reg[27] | CK ^ -> Q v | SDFF_X2 | 0.101 |   0.087 |    0.299 | 
     | mem_addr_reg[27] | SI v        | SDFF_X2 | 0.000 |   0.087 |    0.299 | 
     +-----------------------------------------------------------------------+ 
Path 1874: MET Setup Check with Pin cpuregs_reg[10][9]/CK 
Endpoint:   cpuregs_reg[10][9]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[10][9]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.029
- Setup                         0.080
+ Phase Shift                   0.400
= Required Time                 0.349
- Arrival Time                  0.137
= Slack Time                    0.212
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.029
     = Beginpoint Arrival Time       0.029
     +-------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                    |             |         |       |  Time   |   Time   | 
     |--------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[10][9] | CK ^        |         |       |   0.029 |    0.241 | 
     | cpuregs_reg[10][9] | CK ^ -> Q v | SDFF_X2 | 0.108 |   0.137 |    0.349 | 
     | cpuregs_reg[10][9] | D v         | SDFF_X2 | 0.000 |   0.137 |    0.349 | 
     +-------------------------------------------------------------------------+ 
Path 1875: MET Setup Check with Pin cpuregs_reg[7][30]/CK 
Endpoint:   cpuregs_reg[7][30]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[7][30]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.080
+ Phase Shift                   0.400
= Required Time                 0.342
- Arrival Time                  0.130
= Slack Time                    0.212
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.022
     = Beginpoint Arrival Time       0.022
     +-------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                    |             |         |       |  Time   |   Time   | 
     |--------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[7][30] | CK ^        |         |       |   0.022 |    0.234 | 
     | cpuregs_reg[7][30] | CK ^ -> Q v | SDFF_X2 | 0.108 |   0.130 |    0.342 | 
     | cpuregs_reg[7][30] | D v         | SDFF_X2 | 0.000 |   0.130 |    0.342 | 
     +-------------------------------------------------------------------------+ 
Path 1876: MET Setup Check with Pin cpuregs_reg[31][31]/CK 
Endpoint:   cpuregs_reg[31][31]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[31][31]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.027
- Setup                         0.080
+ Phase Shift                   0.400
= Required Time                 0.347
- Arrival Time                  0.135
= Slack Time                    0.212
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.027
     = Beginpoint Arrival Time       0.027
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[31][31] | CK ^        |         |       |   0.027 |    0.239 | 
     | cpuregs_reg[31][31] | CK ^ -> Q v | SDFF_X2 | 0.108 |   0.135 |    0.347 | 
     | cpuregs_reg[31][31] | D v         | SDFF_X2 | 0.000 |   0.135 |    0.347 | 
     +--------------------------------------------------------------------------+ 
Path 1877: MET Setup Check with Pin mem_addr_reg[28]/CK 
Endpoint:   mem_addr_reg[28]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_addr_reg[28]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.014
- Setup                         0.087
+ Phase Shift                   0.400
= Required Time                 0.299
- Arrival Time                  0.087
= Slack Time                    0.212
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.014
     = Beginpoint Arrival Time       -0.014
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                  |             |         |       |  Time   |   Time   | 
     |------------------+-------------+---------+-------+---------+----------| 
     | mem_addr_reg[28] | CK ^        |         |       |  -0.014 |    0.199 | 
     | mem_addr_reg[28] | CK ^ -> Q v | SDFF_X2 | 0.101 |   0.087 |    0.299 | 
     | mem_addr_reg[28] | SI v        | SDFF_X2 | 0.000 |   0.087 |    0.299 | 
     +-----------------------------------------------------------------------+ 
Path 1878: MET Setup Check with Pin mem_addr_reg[23]/CK 
Endpoint:   mem_addr_reg[23]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_addr_reg[23]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.014
- Setup                         0.087
+ Phase Shift                   0.400
= Required Time                 0.299
- Arrival Time                  0.087
= Slack Time                    0.212
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.014
     = Beginpoint Arrival Time       -0.014
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                  |             |         |       |  Time   |   Time   | 
     |------------------+-------------+---------+-------+---------+----------| 
     | mem_addr_reg[23] | CK ^        |         |       |  -0.014 |    0.199 | 
     | mem_addr_reg[23] | CK ^ -> Q v | SDFF_X2 | 0.101 |   0.087 |    0.299 | 
     | mem_addr_reg[23] | SI v        | SDFF_X2 | 0.000 |   0.087 |    0.299 | 
     +-----------------------------------------------------------------------+ 
Path 1879: MET Setup Check with Pin mem_addr_reg[21]/CK 
Endpoint:   mem_addr_reg[21]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_addr_reg[21]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.014
- Setup                         0.087
+ Phase Shift                   0.400
= Required Time                 0.299
- Arrival Time                  0.087
= Slack Time                    0.212
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.014
     = Beginpoint Arrival Time       -0.014
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                  |             |         |       |  Time   |   Time   | 
     |------------------+-------------+---------+-------+---------+----------| 
     | mem_addr_reg[21] | CK ^        |         |       |  -0.014 |    0.198 | 
     | mem_addr_reg[21] | CK ^ -> Q v | SDFF_X2 | 0.101 |   0.087 |    0.299 | 
     | mem_addr_reg[21] | SI v        | SDFF_X2 | 0.000 |   0.087 |    0.299 | 
     +-----------------------------------------------------------------------+ 
Path 1880: MET Setup Check with Pin cpuregs_reg[14][11]/CK 
Endpoint:   cpuregs_reg[14][11]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[14][11]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.031
- Setup                         0.080
+ Phase Shift                   0.400
= Required Time                 0.351
- Arrival Time                  0.139
= Slack Time                    0.212
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.031
     = Beginpoint Arrival Time       0.031
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[14][11] | CK ^        |         |       |   0.031 |    0.243 | 
     | cpuregs_reg[14][11] | CK ^ -> Q v | SDFF_X2 | 0.108 |   0.139 |    0.351 | 
     | cpuregs_reg[14][11] | D v         | SDFF_X2 | 0.000 |   0.139 |    0.351 | 
     +--------------------------------------------------------------------------+ 
Path 1881: MET Setup Check with Pin mem_addr_reg[12]/CK 
Endpoint:   mem_addr_reg[12]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_addr_reg[12]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.014
- Setup                         0.087
+ Phase Shift                   0.400
= Required Time                 0.299
- Arrival Time                  0.087
= Slack Time                    0.212
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.014
     = Beginpoint Arrival Time       -0.014
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                  |             |         |       |  Time   |   Time   | 
     |------------------+-------------+---------+-------+---------+----------| 
     | mem_addr_reg[12] | CK ^        |         |       |  -0.014 |    0.198 | 
     | mem_addr_reg[12] | CK ^ -> Q v | SDFF_X2 | 0.101 |   0.087 |    0.299 | 
     | mem_addr_reg[12] | SI v        | SDFF_X2 | 0.000 |   0.087 |    0.299 | 
     +-----------------------------------------------------------------------+ 
Path 1882: MET Setup Check with Pin cpuregs_reg[19][29]/CK 
Endpoint:   cpuregs_reg[19][29]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[19][29]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.027
- Setup                         0.080
+ Phase Shift                   0.400
= Required Time                 0.347
- Arrival Time                  0.135
= Slack Time                    0.212
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.027
     = Beginpoint Arrival Time       0.027
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[19][29] | CK ^        |         |       |   0.027 |    0.239 | 
     | cpuregs_reg[19][29] | CK ^ -> Q v | SDFF_X2 | 0.108 |   0.135 |    0.347 | 
     | cpuregs_reg[19][29] | D v         | SDFF_X2 | 0.000 |   0.135 |    0.347 | 
     +--------------------------------------------------------------------------+ 
Path 1883: MET Setup Check with Pin cpuregs_reg[18][29]/CK 
Endpoint:   cpuregs_reg[18][29]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[18][29]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.027
- Setup                         0.080
+ Phase Shift                   0.400
= Required Time                 0.347
- Arrival Time                  0.135
= Slack Time                    0.212
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.027
     = Beginpoint Arrival Time       0.027
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[18][29] | CK ^        |         |       |   0.027 |    0.239 | 
     | cpuregs_reg[18][29] | CK ^ -> Q v | SDFF_X2 | 0.108 |   0.135 |    0.347 | 
     | cpuregs_reg[18][29] | D v         | SDFF_X2 | 0.000 |   0.135 |    0.347 | 
     +--------------------------------------------------------------------------+ 
Path 1884: MET Setup Check with Pin cpuregs_reg[30][11]/CK 
Endpoint:   cpuregs_reg[30][11]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[30][11]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.024
- Setup                         0.080
+ Phase Shift                   0.400
= Required Time                 0.344
- Arrival Time                  0.131
= Slack Time                    0.212
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.024
     = Beginpoint Arrival Time       0.024
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[30][11] | CK ^        |         |       |   0.024 |    0.236 | 
     | cpuregs_reg[30][11] | CK ^ -> Q v | SDFF_X2 | 0.108 |   0.131 |    0.344 | 
     | cpuregs_reg[30][11] | D v         | SDFF_X2 | 0.000 |   0.131 |    0.344 | 
     +--------------------------------------------------------------------------+ 
Path 1885: MET Setup Check with Pin cpuregs_reg[7][11]/CK 
Endpoint:   cpuregs_reg[7][11]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[7][11]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.080
+ Phase Shift                   0.400
= Required Time                 0.344
- Arrival Time                  0.131
= Slack Time                    0.212
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.023
     = Beginpoint Arrival Time       0.023
     +-------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                    |             |         |       |  Time   |   Time   | 
     |--------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[7][11] | CK ^        |         |       |   0.023 |    0.236 | 
     | cpuregs_reg[7][11] | CK ^ -> Q v | SDFF_X2 | 0.108 |   0.131 |    0.343 | 
     | cpuregs_reg[7][11] | D v         | SDFF_X2 | 0.000 |   0.131 |    0.344 | 
     +-------------------------------------------------------------------------+ 
Path 1886: MET Setup Check with Pin cpuregs_reg[30][31]/CK 
Endpoint:   cpuregs_reg[30][31]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[30][31]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.027
- Setup                         0.080
+ Phase Shift                   0.400
= Required Time                 0.347
- Arrival Time                  0.135
= Slack Time                    0.212
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.027
     = Beginpoint Arrival Time       0.027
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[30][31] | CK ^        |         |       |   0.027 |    0.239 | 
     | cpuregs_reg[30][31] | CK ^ -> Q v | SDFF_X2 | 0.108 |   0.135 |    0.347 | 
     | cpuregs_reg[30][31] | D v         | SDFF_X2 | 0.000 |   0.135 |    0.347 | 
     +--------------------------------------------------------------------------+ 
Path 1887: MET Setup Check with Pin cpuregs_reg[26][11]/CK 
Endpoint:   cpuregs_reg[26][11]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[26][11]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.032
- Setup                         0.080
+ Phase Shift                   0.400
= Required Time                 0.352
- Arrival Time                  0.139
= Slack Time                    0.212
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.032
     = Beginpoint Arrival Time       0.032
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[26][11] | CK ^        |         |       |   0.032 |    0.244 | 
     | cpuregs_reg[26][11] | CK ^ -> Q v | SDFF_X2 | 0.108 |   0.139 |    0.352 | 
     | cpuregs_reg[26][11] | D v         | SDFF_X2 | 0.000 |   0.139 |    0.352 | 
     +--------------------------------------------------------------------------+ 
Path 1888: MET Setup Check with Pin cpuregs_reg[27][29]/CK 
Endpoint:   cpuregs_reg[27][29]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[27][29]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.030
- Setup                         0.080
+ Phase Shift                   0.400
= Required Time                 0.350
- Arrival Time                  0.137
= Slack Time                    0.212
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.030
     = Beginpoint Arrival Time       0.030
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[27][29] | CK ^        |         |       |   0.030 |    0.242 | 
     | cpuregs_reg[27][29] | CK ^ -> Q v | SDFF_X2 | 0.108 |   0.137 |    0.350 | 
     | cpuregs_reg[27][29] | D v         | SDFF_X2 | 0.000 |   0.137 |    0.350 | 
     +--------------------------------------------------------------------------+ 
Path 1889: MET Setup Check with Pin decoded_imm_j_reg[13]/CK 
Endpoint:   decoded_imm_j_reg[13]/SI (v) checked with  leading edge of 'clk'
Beginpoint: decoded_imm_j_reg[13]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.003
- Setup                         0.090
+ Phase Shift                   0.400
= Required Time                 0.307
- Arrival Time                  0.094
= Slack Time                    0.213
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +----------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                       |             |         |       |  Time   |   Time   | 
     |-----------------------+-------------+---------+-------+---------+----------| 
     | decoded_imm_j_reg[13] | CK ^        |         |       |  -0.003 |    0.209 | 
     | decoded_imm_j_reg[13] | CK ^ -> Q v | SDFF_X1 | 0.097 |   0.094 |    0.307 | 
     | decoded_imm_j_reg[13] | SI v        | SDFF_X1 | 0.001 |   0.094 |    0.307 | 
     +----------------------------------------------------------------------------+ 
Path 1890: MET Setup Check with Pin cpuregs_reg[23][9]/CK 
Endpoint:   cpuregs_reg[23][9]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[23][9]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.029
- Setup                         0.079
+ Phase Shift                   0.400
= Required Time                 0.350
- Arrival Time                  0.137
= Slack Time                    0.213
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.029
     = Beginpoint Arrival Time       0.029
     +-------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                    |             |         |       |  Time   |   Time   | 
     |--------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[23][9] | CK ^        |         |       |   0.029 |    0.242 | 
     | cpuregs_reg[23][9] | CK ^ -> Q v | SDFF_X2 | 0.108 |   0.137 |    0.350 | 
     | cpuregs_reg[23][9] | D v         | SDFF_X2 | 0.000 |   0.137 |    0.350 | 
     +-------------------------------------------------------------------------+ 
Path 1891: MET Setup Check with Pin cpuregs_reg[10][31]/CK 
Endpoint:   cpuregs_reg[10][31]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[10][31]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.029
- Setup                         0.080
+ Phase Shift                   0.400
= Required Time                 0.349
- Arrival Time                  0.136
= Slack Time                    0.213
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.029
     = Beginpoint Arrival Time       0.029
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[10][31] | CK ^        |         |       |   0.029 |    0.241 | 
     | cpuregs_reg[10][31] | CK ^ -> Q v | SDFF_X2 | 0.108 |   0.136 |    0.349 | 
     | cpuregs_reg[10][31] | D v         | SDFF_X2 | 0.000 |   0.136 |    0.349 | 
     +--------------------------------------------------------------------------+ 
Path 1892: MET Setup Check with Pin cpuregs_reg[30][30]/CK 
Endpoint:   cpuregs_reg[30][30]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[30][30]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.080
+ Phase Shift                   0.400
= Required Time                 0.343
- Arrival Time                  0.130
= Slack Time                    0.213
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.023
     = Beginpoint Arrival Time       0.023
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[30][30] | CK ^        |         |       |   0.023 |    0.236 | 
     | cpuregs_reg[30][30] | CK ^ -> Q v | SDFF_X2 | 0.107 |   0.130 |    0.343 | 
     | cpuregs_reg[30][30] | D v         | SDFF_X2 | 0.000 |   0.130 |    0.343 | 
     +--------------------------------------------------------------------------+ 
Path 1893: MET Setup Check with Pin cpuregs_reg[27][11]/CK 
Endpoint:   cpuregs_reg[27][11]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[27][11]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.032
- Setup                         0.080
+ Phase Shift                   0.400
= Required Time                 0.352
- Arrival Time                  0.139
= Slack Time                    0.213
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.032
     = Beginpoint Arrival Time       0.032
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[27][11] | CK ^        |         |       |   0.032 |    0.245 | 
     | cpuregs_reg[27][11] | CK ^ -> Q v | SDFF_X2 | 0.107 |   0.139 |    0.352 | 
     | cpuregs_reg[27][11] | D v         | SDFF_X2 | 0.000 |   0.139 |    0.352 | 
     +--------------------------------------------------------------------------+ 
Path 1894: MET Setup Check with Pin mem_rdata_q_reg[27]/CK 
Endpoint:   mem_rdata_q_reg[27]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata_q_reg[27]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.009
- Setup                         0.089
+ Phase Shift                   0.400
= Required Time                 0.301
- Arrival Time                  0.089
= Slack Time                    0.213
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | mem_rdata_q_reg[27] | CK ^        |         |       |  -0.009 |    0.204 | 
     | mem_rdata_q_reg[27] | CK ^ -> Q v | SDFF_X1 | 0.097 |   0.088 |    0.301 | 
     | mem_rdata_q_reg[27] | SI v        | SDFF_X1 | 0.000 |   0.089 |    0.301 | 
     +--------------------------------------------------------------------------+ 
Path 1895: MET Setup Check with Pin cpuregs_reg[31][13]/CK 
Endpoint:   cpuregs_reg[31][13]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[31][13]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.080
+ Phase Shift                   0.400
= Required Time                 0.344
- Arrival Time                  0.131
= Slack Time                    0.213
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.023
     = Beginpoint Arrival Time       0.023
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[31][13] | CK ^        |         |       |   0.023 |    0.236 | 
     | cpuregs_reg[31][13] | CK ^ -> Q v | SDFF_X2 | 0.107 |   0.131 |    0.344 | 
     | cpuregs_reg[31][13] | D v         | SDFF_X2 | 0.000 |   0.131 |    0.344 | 
     +--------------------------------------------------------------------------+ 
Path 1896: MET Setup Check with Pin cpuregs_reg[11][11]/CK 
Endpoint:   cpuregs_reg[11][11]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[11][11]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.030
- Setup                         0.080
+ Phase Shift                   0.400
= Required Time                 0.350
- Arrival Time                  0.137
= Slack Time                    0.213
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.030
     = Beginpoint Arrival Time       0.030
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[11][11] | CK ^        |         |       |   0.030 |    0.243 | 
     | cpuregs_reg[11][11] | CK ^ -> Q v | SDFF_X2 | 0.107 |   0.137 |    0.350 | 
     | cpuregs_reg[11][11] | D v         | SDFF_X2 | 0.000 |   0.137 |    0.350 | 
     +--------------------------------------------------------------------------+ 
Path 1897: MET Setup Check with Pin cpuregs_reg[7][29]/CK 
Endpoint:   cpuregs_reg[7][29]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[7][29]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.025
- Setup                         0.080
+ Phase Shift                   0.400
= Required Time                 0.346
- Arrival Time                  0.133
= Slack Time                    0.213
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.025
     = Beginpoint Arrival Time       0.025
     +-------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                    |             |         |       |  Time   |   Time   | 
     |--------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[7][29] | CK ^        |         |       |   0.025 |    0.239 | 
     | cpuregs_reg[7][29] | CK ^ -> Q v | SDFF_X2 | 0.107 |   0.132 |    0.346 | 
     | cpuregs_reg[7][29] | D v         | SDFF_X2 | 0.000 |   0.133 |    0.346 | 
     +-------------------------------------------------------------------------+ 
Path 1898: MET Setup Check with Pin cpuregs_reg[10][29]/CK 
Endpoint:   cpuregs_reg[10][29]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[10][29]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.026
- Setup                         0.080
+ Phase Shift                   0.400
= Required Time                 0.346
- Arrival Time                  0.133
= Slack Time                    0.213
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.026
     = Beginpoint Arrival Time       0.026
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[10][29] | CK ^        |         |       |   0.026 |    0.239 | 
     | cpuregs_reg[10][29] | CK ^ -> Q v | SDFF_X2 | 0.107 |   0.133 |    0.346 | 
     | cpuregs_reg[10][29] | D v         | SDFF_X2 | 0.000 |   0.133 |    0.346 | 
     +--------------------------------------------------------------------------+ 
Path 1899: MET Setup Check with Pin cpuregs_reg[6][29]/CK 
Endpoint:   cpuregs_reg[6][29]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[6][29]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.026
- Setup                         0.080
+ Phase Shift                   0.400
= Required Time                 0.346
- Arrival Time                  0.132
= Slack Time                    0.214
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.026
     = Beginpoint Arrival Time       0.026
     +-------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                    |             |         |       |  Time   |   Time   | 
     |--------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[6][29] | CK ^        |         |       |   0.026 |    0.239 | 
     | cpuregs_reg[6][29] | CK ^ -> Q v | SDFF_X2 | 0.107 |   0.132 |    0.346 | 
     | cpuregs_reg[6][29] | D v         | SDFF_X2 | 0.000 |   0.132 |    0.346 | 
     +-------------------------------------------------------------------------+ 
Path 1900: MET Setup Check with Pin mem_rdata_q_reg[15]/CK 
Endpoint:   mem_rdata_q_reg[15]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata_q_reg[15]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.009
- Setup                         0.089
+ Phase Shift                   0.400
= Required Time                 0.302
- Arrival Time                  0.087
= Slack Time                    0.214
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | mem_rdata_q_reg[15] | CK ^        |         |       |  -0.009 |    0.205 | 
     | mem_rdata_q_reg[15] | CK ^ -> Q v | SDFF_X1 | 0.096 |   0.087 |    0.301 | 
     | mem_rdata_q_reg[15] | SI v        | SDFF_X1 | 0.000 |   0.087 |    0.302 | 
     +--------------------------------------------------------------------------+ 
Path 1901: MET Setup Check with Pin mem_rdata_q_reg[28]/CK 
Endpoint:   mem_rdata_q_reg[28]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata_q_reg[28]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.000
- Setup                         0.089
+ Phase Shift                   0.400
= Required Time                 0.312
- Arrival Time                  0.097
= Slack Time                    0.215
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | mem_rdata_q_reg[28] | CK ^        |         |       |   0.000 |    0.215 | 
     | mem_rdata_q_reg[28] | CK ^ -> Q v | SDFF_X1 | 0.096 |   0.096 |    0.311 | 
     | mem_rdata_q_reg[28] | SI v        | SDFF_X1 | 0.000 |   0.097 |    0.312 | 
     +--------------------------------------------------------------------------+ 
Path 1902: MET Setup Check with Pin mem_addr_reg[24]/CK 
Endpoint:   mem_addr_reg[24]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_addr_reg[24]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.089
+ Phase Shift                   0.400
= Required Time                 0.305
- Arrival Time                  0.090
= Slack Time                    0.215
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                  |             |         |       |  Time   |   Time   | 
     |------------------+-------------+---------+-------+---------+----------| 
     | mem_addr_reg[24] | CK ^        |         |       |  -0.006 |    0.209 | 
     | mem_addr_reg[24] | CK ^ -> Q v | SDFF_X1 | 0.095 |   0.089 |    0.304 | 
     | mem_addr_reg[24] | SI v        | SDFF_X1 | 0.001 |   0.090 |    0.305 | 
     +-----------------------------------------------------------------------+ 
Path 1903: MET Setup Check with Pin mem_rdata_q_reg[29]/CK 
Endpoint:   mem_rdata_q_reg[29]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata_q_reg[29]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.000
- Setup                         0.089
+ Phase Shift                   0.400
= Required Time                 0.312
- Arrival Time                  0.096
= Slack Time                    0.216
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | mem_rdata_q_reg[29] | CK ^        |         |       |   0.000 |    0.216 | 
     | mem_rdata_q_reg[29] | CK ^ -> Q v | SDFF_X1 | 0.095 |   0.096 |    0.311 | 
     | mem_rdata_q_reg[29] | SI v        | SDFF_X1 | 0.000 |   0.096 |    0.312 | 
     +--------------------------------------------------------------------------+ 
Path 1904: MET Setup Check with Pin mem_rdata_q_reg[30]/CK 
Endpoint:   mem_rdata_q_reg[30]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata_q_reg[30]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.000
- Setup                         0.089
+ Phase Shift                   0.400
= Required Time                 0.312
- Arrival Time                  0.095
= Slack Time                    0.217
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | mem_rdata_q_reg[30] | CK ^        |         |       |   0.000 |    0.217 | 
     | mem_rdata_q_reg[30] | CK ^ -> Q v | SDFF_X1 | 0.094 |   0.095 |    0.312 | 
     | mem_rdata_q_reg[30] | SI v        | SDFF_X1 | 0.000 |   0.095 |    0.312 | 
     +--------------------------------------------------------------------------+ 
Path 1905: MET Setup Check with Pin cpuregs_reg[14][12]/CK 
Endpoint:   cpuregs_reg[14][12]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[14][12]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.024
- Setup                         0.082
+ Phase Shift                   0.400
= Required Time                 0.343
- Arrival Time                  0.125
= Slack Time                    0.218
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.024
     = Beginpoint Arrival Time       0.024
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[14][12] | CK ^        |         |       |   0.024 |    0.242 | 
     | cpuregs_reg[14][12] | CK ^ -> Q v | SDFF_X1 | 0.100 |   0.124 |    0.342 | 
     | cpuregs_reg[14][12] | D v         | SDFF_X1 | 0.000 |   0.125 |    0.343 | 
     +--------------------------------------------------------------------------+ 
Path 1906: MET Setup Check with Pin cpuregs_reg[22][10]/CK 
Endpoint:   cpuregs_reg[22][10]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[22][10]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.028
- Setup                         0.081
+ Phase Shift                   0.400
= Required Time                 0.346
- Arrival Time                  0.128
= Slack Time                    0.219
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.028
     = Beginpoint Arrival Time       0.028
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[22][10] | CK ^        |         |       |   0.028 |    0.246 | 
     | cpuregs_reg[22][10] | CK ^ -> Q v | SDFF_X1 | 0.100 |   0.128 |    0.346 | 
     | cpuregs_reg[22][10] | D v         | SDFF_X1 | 0.000 |   0.128 |    0.346 | 
     +--------------------------------------------------------------------------+ 
Path 1907: MET Setup Check with Pin cpuregs_reg[27][10]/CK 
Endpoint:   cpuregs_reg[27][10]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[27][10]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.028
- Setup                         0.081
+ Phase Shift                   0.400
= Required Time                 0.346
- Arrival Time                  0.128
= Slack Time                    0.219
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.028
     = Beginpoint Arrival Time       0.028
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[27][10] | CK ^        |         |       |   0.028 |    0.246 | 
     | cpuregs_reg[27][10] | CK ^ -> Q v | SDFF_X1 | 0.100 |   0.128 |    0.346 | 
     | cpuregs_reg[27][10] | D v         | SDFF_X1 | 0.000 |   0.128 |    0.346 | 
     +--------------------------------------------------------------------------+ 
Path 1908: MET Setup Check with Pin cpuregs_reg[2][12]/CK 
Endpoint:   cpuregs_reg[2][12]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[2][12]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.081
+ Phase Shift                   0.400
= Required Time                 0.341
- Arrival Time                  0.122
= Slack Time                    0.219
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.022
     = Beginpoint Arrival Time       0.022
     +-------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                    |             |         |       |  Time   |   Time   | 
     |--------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[2][12] | CK ^        |         |       |   0.022 |    0.241 | 
     | cpuregs_reg[2][12] | CK ^ -> Q v | SDFF_X1 | 0.099 |   0.121 |    0.340 | 
     | cpuregs_reg[2][12] | D v         | SDFF_X1 | 0.000 |   0.122 |    0.341 | 
     +-------------------------------------------------------------------------+ 
Path 1909: MET Setup Check with Pin cpuregs_reg[15][12]/CK 
Endpoint:   cpuregs_reg[15][12]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[15][12]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.024
- Setup                         0.081
+ Phase Shift                   0.400
= Required Time                 0.343
- Arrival Time                  0.124
= Slack Time                    0.219
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.024
     = Beginpoint Arrival Time       0.024
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[15][12] | CK ^        |         |       |   0.024 |    0.244 | 
     | cpuregs_reg[15][12] | CK ^ -> Q v | SDFF_X1 | 0.099 |   0.123 |    0.343 | 
     | cpuregs_reg[15][12] | D v         | SDFF_X1 | 0.000 |   0.124 |    0.343 | 
     +--------------------------------------------------------------------------+ 
Path 1910: MET Setup Check with Pin cpuregs_reg[1][29]/CK 
Endpoint:   cpuregs_reg[1][29]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[1][29]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.001
- Setup                         0.081
+ Phase Shift                   0.400
= Required Time                 0.320
- Arrival Time                  0.100
= Slack Time                    0.220
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +-------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                    |             |         |       |  Time   |   Time   | 
     |--------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[1][29] | CK ^        |         |       |   0.001 |    0.221 | 
     | cpuregs_reg[1][29] | CK ^ -> Q v | SDFF_X1 | 0.099 |   0.100 |    0.319 | 
     | cpuregs_reg[1][29] | D v         | SDFF_X1 | 0.000 |   0.100 |    0.320 | 
     +-------------------------------------------------------------------------+ 
Path 1911: MET Setup Check with Pin mem_rdata_q_reg[19]/CK 
Endpoint:   mem_rdata_q_reg[19]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata_q_reg[19]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.000
- Setup                         0.088
+ Phase Shift                   0.400
= Required Time                 0.312
- Arrival Time                  0.092
= Slack Time                    0.220
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | mem_rdata_q_reg[19] | CK ^        |         |       |   0.000 |    0.220 | 
     | mem_rdata_q_reg[19] | CK ^ -> Q v | SDFF_X1 | 0.092 |   0.092 |    0.312 | 
     | mem_rdata_q_reg[19] | SI v        | SDFF_X1 | 0.000 |   0.092 |    0.312 | 
     +--------------------------------------------------------------------------+ 
Path 1912: MET Setup Check with Pin mem_rdata_q_reg[31]/CK 
Endpoint:   mem_rdata_q_reg[31]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata_q_reg[31]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.000
- Setup                         0.088
+ Phase Shift                   0.400
= Required Time                 0.312
- Arrival Time                  0.092
= Slack Time                    0.220
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | mem_rdata_q_reg[31] | CK ^        |         |       |   0.000 |    0.220 | 
     | mem_rdata_q_reg[31] | CK ^ -> Q v | SDFF_X1 | 0.092 |   0.092 |    0.312 | 
     | mem_rdata_q_reg[31] | SI v        | SDFF_X1 | 0.000 |   0.092 |    0.312 | 
     +--------------------------------------------------------------------------+ 
Path 1913: MET Setup Check with Pin cpuregs_reg[1][9]/CK 
Endpoint:   cpuregs_reg[1][9]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[1][9]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.021
- Setup                         0.081
+ Phase Shift                   0.400
= Required Time                 0.340
- Arrival Time                  0.120
= Slack Time                    0.220
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.021
     = Beginpoint Arrival Time       0.021
     +------------------------------------------------------------------------+ 
     |     Instance      |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                   |             |         |       |  Time   |   Time   | 
     |-------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[1][9] | CK ^        |         |       |   0.021 |    0.241 | 
     | cpuregs_reg[1][9] | CK ^ -> Q v | SDFF_X1 | 0.098 |   0.120 |    0.340 | 
     | cpuregs_reg[1][9] | D v         | SDFF_X1 | 0.000 |   0.120 |    0.340 | 
     +------------------------------------------------------------------------+ 
Path 1914: MET Setup Check with Pin mem_rdata_q_reg[18]/CK 
Endpoint:   mem_rdata_q_reg[18]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata_q_reg[18]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.000
- Setup                         0.088
+ Phase Shift                   0.400
= Required Time                 0.312
- Arrival Time                  0.091
= Slack Time                    0.221
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.000
     = Beginpoint Arrival Time       -0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | mem_rdata_q_reg[18] | CK ^        |         |       |  -0.000 |    0.221 | 
     | mem_rdata_q_reg[18] | CK ^ -> Q v | SDFF_X1 | 0.091 |   0.091 |    0.312 | 
     | mem_rdata_q_reg[18] | SI v        | SDFF_X1 | 0.000 |   0.091 |    0.312 | 
     +--------------------------------------------------------------------------+ 
Path 1915: MET Setup Check with Pin mem_rdata_q_reg[17]/CK 
Endpoint:   mem_rdata_q_reg[17]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata_q_reg[17]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.009
- Setup                         0.088
+ Phase Shift                   0.400
= Required Time                 0.303
- Arrival Time                  0.082
= Slack Time                    0.221
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | mem_rdata_q_reg[17] | CK ^        |         |       |  -0.009 |    0.212 | 
     | mem_rdata_q_reg[17] | CK ^ -> Q v | SDFF_X1 | 0.091 |   0.082 |    0.303 | 
     | mem_rdata_q_reg[17] | SI v        | SDFF_X1 | 0.000 |   0.082 |    0.303 | 
     +--------------------------------------------------------------------------+ 
Path 1916: MET Setup Check with Pin trap_reg/CK 
Endpoint:   trap_reg/D (v) checked with  leading edge of 'clk'
Beginpoint: resetn     (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.015
- Setup                         0.024
+ Phase Shift                   0.400
= Required Time                 0.362
- Arrival Time                  0.140
= Slack Time                    0.222
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                    |              |           |       |  Time   |   Time   | 
     |--------------------+--------------+-----------+-------+---------+----------| 
     |                    | resetn v     |           |       |   0.000 |    0.222 | 
     | FE_OCPC1264_resetn | A v -> Z v   | CLKBUF_X3 | 0.096 |   0.096 |    0.318 | 
     | FE_OCPC1258_resetn | A v -> ZN ^  | INV_X1    | 0.035 |   0.131 |    0.352 | 
     | g172773            | A1 ^ -> ZN v | NOR2_X1   | 0.010 |   0.140 |    0.362 | 
     | trap_reg           | D v          | DFF_X1    | 0.000 |   0.140 |    0.362 | 
     +----------------------------------------------------------------------------+ 
Path 1917: MET Setup Check with Pin mem_rdata_q_reg[16]/CK 
Endpoint:   mem_rdata_q_reg[16]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata_q_reg[16]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.000
- Setup                         0.088
+ Phase Shift                   0.400
= Required Time                 0.312
- Arrival Time                  0.091
= Slack Time                    0.222
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.000
     = Beginpoint Arrival Time       -0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | mem_rdata_q_reg[16] | CK ^        |         |       |  -0.000 |    0.222 | 
     | mem_rdata_q_reg[16] | CK ^ -> Q v | SDFF_X1 | 0.090 |   0.090 |    0.312 | 
     | mem_rdata_q_reg[16] | SI v        | SDFF_X1 | 0.000 |   0.091 |    0.312 | 
     +--------------------------------------------------------------------------+ 
Path 1918: MET Setup Check with Pin mem_rdata_q_reg[7]/CK 
Endpoint:   mem_rdata_q_reg[7]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata_q_reg[7]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.009
- Setup                         0.088
+ Phase Shift                   0.400
= Required Time                 0.303
- Arrival Time                  0.081
= Slack Time                    0.222
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +-------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                    |             |         |       |  Time   |   Time   | 
     |--------------------+-------------+---------+-------+---------+----------| 
     | mem_rdata_q_reg[7] | CK ^        |         |       |  -0.009 |    0.213 | 
     | mem_rdata_q_reg[7] | CK ^ -> Q v | SDFF_X1 | 0.090 |   0.081 |    0.303 | 
     | mem_rdata_q_reg[7] | SI v        | SDFF_X1 | 0.000 |   0.081 |    0.303 | 
     +-------------------------------------------------------------------------+ 
Path 1919: MET Setup Check with Pin cpuregs_reg[18][13]/CK 
Endpoint:   cpuregs_reg[18][13]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[18][13]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.024
- Setup                         0.081
+ Phase Shift                   0.400
= Required Time                 0.343
- Arrival Time                  0.121
= Slack Time                    0.222
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.024
     = Beginpoint Arrival Time       0.024
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[18][13] | CK ^        |         |       |   0.024 |    0.246 | 
     | cpuregs_reg[18][13] | CK ^ -> Q v | SDFF_X1 | 0.097 |   0.121 |    0.343 | 
     | cpuregs_reg[18][13] | D v         | SDFF_X1 | 0.000 |   0.121 |    0.343 | 
     +--------------------------------------------------------------------------+ 
Path 1920: MET Setup Check with Pin cpuregs_reg[1][30]/CK 
Endpoint:   cpuregs_reg[1][30]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[1][30]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.081
+ Phase Shift                   0.400
= Required Time                 0.341
- Arrival Time                  0.118
= Slack Time                    0.223
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.022
     = Beginpoint Arrival Time       0.022
     +-------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                    |             |         |       |  Time   |   Time   | 
     |--------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[1][30] | CK ^        |         |       |   0.022 |    0.244 | 
     | cpuregs_reg[1][30] | CK ^ -> Q v | SDFF_X1 | 0.096 |   0.118 |    0.341 | 
     | cpuregs_reg[1][30] | D v         | SDFF_X1 | 0.000 |   0.118 |    0.341 | 
     +-------------------------------------------------------------------------+ 
Path 1921: MET Setup Check with Pin cpuregs_reg[15][14]/CK 
Endpoint:   cpuregs_reg[15][14]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[15][14]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.026
- Setup                         0.081
+ Phase Shift                   0.400
= Required Time                 0.345
- Arrival Time                  0.122
= Slack Time                    0.223
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.026
     = Beginpoint Arrival Time       0.026
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[15][14] | CK ^        |         |       |   0.026 |    0.249 | 
     | cpuregs_reg[15][14] | CK ^ -> Q v | SDFF_X1 | 0.096 |   0.122 |    0.345 | 
     | cpuregs_reg[15][14] | D v         | SDFF_X1 | 0.000 |   0.122 |    0.345 | 
     +--------------------------------------------------------------------------+ 
Path 1922: MET Setup Check with Pin cpuregs_reg[3][10]/CK 
Endpoint:   cpuregs_reg[3][10]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[3][10]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.024
- Setup                         0.081
+ Phase Shift                   0.400
= Required Time                 0.344
- Arrival Time                  0.121
= Slack Time                    0.223
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.024
     = Beginpoint Arrival Time       0.024
     +-------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                    |             |         |       |  Time   |   Time   | 
     |--------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[3][10] | CK ^        |         |       |   0.024 |    0.247 | 
     | cpuregs_reg[3][10] | CK ^ -> Q v | SDFF_X1 | 0.096 |   0.120 |    0.343 | 
     | cpuregs_reg[3][10] | D v         | SDFF_X1 | 0.000 |   0.121 |    0.344 | 
     +-------------------------------------------------------------------------+ 
Path 1923: MET Setup Check with Pin mem_addr_reg[6]/CK 
Endpoint:   mem_addr_reg[6]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_addr_reg[6]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.005
- Setup                         0.088
+ Phase Shift                   0.400
= Required Time                 0.307
- Arrival Time                  0.083
= Slack Time                    0.223
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.005
     = Beginpoint Arrival Time       -0.005
     +----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                 |             |         |       |  Time   |   Time   | 
     |-----------------+-------------+---------+-------+---------+----------| 
     | mem_addr_reg[6] | CK ^        |         |       |  -0.005 |    0.218 | 
     | mem_addr_reg[6] | CK ^ -> Q v | SDFF_X1 | 0.089 |   0.083 |    0.306 | 
     | mem_addr_reg[6] | SI v        | SDFF_X1 | 0.000 |   0.083 |    0.307 | 
     +----------------------------------------------------------------------+ 
Path 1924: MET Setup Check with Pin cpuregs_reg[19][15]/CK 
Endpoint:   cpuregs_reg[19][15]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[19][15]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.031
- Setup                         0.081
+ Phase Shift                   0.400
= Required Time                 0.350
- Arrival Time                  0.126
= Slack Time                    0.223
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.031
     = Beginpoint Arrival Time       0.031
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[19][15] | CK ^        |         |       |   0.031 |    0.254 | 
     | cpuregs_reg[19][15] | CK ^ -> Q v | SDFF_X1 | 0.096 |   0.126 |    0.350 | 
     | cpuregs_reg[19][15] | D v         | SDFF_X1 | 0.000 |   0.126 |    0.350 | 
     +--------------------------------------------------------------------------+ 
Path 1925: MET Setup Check with Pin cpuregs_reg[23][10]/CK 
Endpoint:   cpuregs_reg[23][10]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[23][10]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.033
- Setup                         0.081
+ Phase Shift                   0.400
= Required Time                 0.352
- Arrival Time                  0.128
= Slack Time                    0.224
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.033
     = Beginpoint Arrival Time       0.033
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[23][10] | CK ^        |         |       |   0.033 |    0.257 | 
     | cpuregs_reg[23][10] | CK ^ -> Q v | SDFF_X1 | 0.095 |   0.128 |    0.352 | 
     | cpuregs_reg[23][10] | D v         | SDFF_X1 | 0.000 |   0.128 |    0.352 | 
     +--------------------------------------------------------------------------+ 
Path 1926: MET Setup Check with Pin cpuregs_reg[18][30]/CK 
Endpoint:   cpuregs_reg[18][30]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[18][30]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.024
- Setup                         0.081
+ Phase Shift                   0.400
= Required Time                 0.344
- Arrival Time                  0.120
= Slack Time                    0.224
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.024
     = Beginpoint Arrival Time       0.024
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[18][30] | CK ^        |         |       |   0.024 |    0.249 | 
     | cpuregs_reg[18][30] | CK ^ -> Q v | SDFF_X1 | 0.095 |   0.120 |    0.344 | 
     | cpuregs_reg[18][30] | D v         | SDFF_X1 | 0.000 |   0.120 |    0.344 | 
     +--------------------------------------------------------------------------+ 
Path 1927: MET Setup Check with Pin mem_rdata_q_reg[8]/CK 
Endpoint:   mem_rdata_q_reg[8]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata_q_reg[8]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.017
- Setup                         0.087
+ Phase Shift                   0.400
= Required Time                 0.329
- Arrival Time                  0.105
= Slack Time                    0.224
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.017
     = Beginpoint Arrival Time       0.017
     +-------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                    |             |         |       |  Time   |   Time   | 
     |--------------------+-------------+---------+-------+---------+----------| 
     | mem_rdata_q_reg[8] | CK ^        |         |       |   0.017 |    0.241 | 
     | mem_rdata_q_reg[8] | CK ^ -> Q v | SDFF_X1 | 0.088 |   0.105 |    0.329 | 
     | mem_rdata_q_reg[8] | SI v        | SDFF_X1 | 0.000 |   0.105 |    0.329 | 
     +-------------------------------------------------------------------------+ 
Path 1928: MET Setup Check with Pin cpuregs_reg[10][10]/CK 
Endpoint:   cpuregs_reg[10][10]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[10][10]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.031
- Setup                         0.081
+ Phase Shift                   0.400
= Required Time                 0.350
- Arrival Time                  0.126
= Slack Time                    0.224
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.031
     = Beginpoint Arrival Time       0.031
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[10][10] | CK ^        |         |       |   0.031 |    0.255 | 
     | cpuregs_reg[10][10] | CK ^ -> Q v | SDFF_X1 | 0.095 |   0.125 |    0.350 | 
     | cpuregs_reg[10][10] | D v         | SDFF_X1 | 0.000 |   0.126 |    0.350 | 
     +--------------------------------------------------------------------------+ 
Path 1929: MET Setup Check with Pin cpuregs_reg[23][12]/CK 
Endpoint:   cpuregs_reg[23][12]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[23][12]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.029
- Setup                         0.080
+ Phase Shift                   0.400
= Required Time                 0.349
- Arrival Time                  0.125
= Slack Time                    0.224
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.029
     = Beginpoint Arrival Time       0.029
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[23][12] | CK ^        |         |       |   0.029 |    0.254 | 
     | cpuregs_reg[23][12] | CK ^ -> Q v | SDFF_X1 | 0.095 |   0.125 |    0.349 | 
     | cpuregs_reg[23][12] | D v         | SDFF_X1 | 0.000 |   0.125 |    0.349 | 
     +--------------------------------------------------------------------------+ 
Path 1930: MET Setup Check with Pin mem_rdata_q_reg[11]/CK 
Endpoint:   mem_rdata_q_reg[11]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata_q_reg[11]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.016
- Setup                         0.087
+ Phase Shift                   0.400
= Required Time                 0.329
- Arrival Time                  0.104
= Slack Time                    0.225
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.016
     = Beginpoint Arrival Time       0.016
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | mem_rdata_q_reg[11] | CK ^        |         |       |   0.016 |    0.241 | 
     | mem_rdata_q_reg[11] | CK ^ -> Q v | SDFF_X1 | 0.088 |   0.104 |    0.328 | 
     | mem_rdata_q_reg[11] | SI v        | SDFF_X1 | 0.000 |   0.104 |    0.329 | 
     +--------------------------------------------------------------------------+ 
Path 1931: MET Setup Check with Pin cpuregs_reg[3][12]/CK 
Endpoint:   cpuregs_reg[3][12]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[3][12]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.080
+ Phase Shift                   0.400
= Required Time                 0.342
- Arrival Time                  0.117
= Slack Time                    0.225
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.022
     = Beginpoint Arrival Time       0.022
     +-------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                    |             |         |       |  Time   |   Time   | 
     |--------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[3][12] | CK ^        |         |       |   0.022 |    0.247 | 
     | cpuregs_reg[3][12] | CK ^ -> Q v | SDFF_X1 | 0.094 |   0.117 |    0.342 | 
     | cpuregs_reg[3][12] | D v         | SDFF_X1 | 0.000 |   0.117 |    0.342 | 
     +-------------------------------------------------------------------------+ 
Path 1932: MET Setup Check with Pin mem_rdata_q_reg[10]/CK 
Endpoint:   mem_rdata_q_reg[10]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata_q_reg[10]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.016
- Setup                         0.087
+ Phase Shift                   0.400
= Required Time                 0.329
- Arrival Time                  0.103
= Slack Time                    0.226
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.016
     = Beginpoint Arrival Time       0.016
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | mem_rdata_q_reg[10] | CK ^        |         |       |   0.016 |    0.242 | 
     | mem_rdata_q_reg[10] | CK ^ -> Q v | SDFF_X1 | 0.087 |   0.103 |    0.329 | 
     | mem_rdata_q_reg[10] | SI v        | SDFF_X1 | 0.000 |   0.103 |    0.329 | 
     +--------------------------------------------------------------------------+ 
Path 1933: MET Setup Check with Pin cpuregs_reg[1][12]/CK 
Endpoint:   cpuregs_reg[1][12]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[1][12]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.080
+ Phase Shift                   0.400
= Required Time                 0.341
- Arrival Time                  0.116
= Slack Time                    0.226
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.022
     = Beginpoint Arrival Time       0.022
     +-------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                    |             |         |       |  Time   |   Time   | 
     |--------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[1][12] | CK ^        |         |       |   0.022 |    0.247 | 
     | cpuregs_reg[1][12] | CK ^ -> Q v | SDFF_X1 | 0.094 |   0.115 |    0.341 | 
     | cpuregs_reg[1][12] | D v         | SDFF_X1 | 0.000 |   0.116 |    0.341 | 
     +-------------------------------------------------------------------------+ 
Path 1934: MET Setup Check with Pin cpuregs_reg[11][12]/CK 
Endpoint:   cpuregs_reg[11][12]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[11][12]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.024
- Setup                         0.080
+ Phase Shift                   0.400
= Required Time                 0.344
- Arrival Time                  0.118
= Slack Time                    0.226
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.024
     = Beginpoint Arrival Time       0.024
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[11][12] | CK ^        |         |       |   0.024 |    0.250 | 
     | cpuregs_reg[11][12] | CK ^ -> Q v | SDFF_X1 | 0.094 |   0.118 |    0.344 | 
     | cpuregs_reg[11][12] | D v         | SDFF_X1 | 0.000 |   0.118 |    0.344 | 
     +--------------------------------------------------------------------------+ 
Path 1935: MET Setup Check with Pin mem_rdata_q_reg[9]/CK 
Endpoint:   mem_rdata_q_reg[9]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata_q_reg[9]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.016
- Setup                         0.087
+ Phase Shift                   0.400
= Required Time                 0.329
- Arrival Time                  0.103
= Slack Time                    0.226
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.016
     = Beginpoint Arrival Time       0.016
     +-------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                    |             |         |       |  Time   |   Time   | 
     |--------------------+-------------+---------+-------+---------+----------| 
     | mem_rdata_q_reg[9] | CK ^        |         |       |   0.016 |    0.242 | 
     | mem_rdata_q_reg[9] | CK ^ -> Q v | SDFF_X1 | 0.086 |   0.103 |    0.329 | 
     | mem_rdata_q_reg[9] | SI v        | SDFF_X1 | 0.000 |   0.103 |    0.329 | 
     +-------------------------------------------------------------------------+ 
Path 1936: MET Setup Check with Pin mem_wdata_reg[0]/CK 
Endpoint:   mem_wdata_reg[0]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_wdata_reg[0]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.005
- Setup                         0.087
+ Phase Shift                   0.400
= Required Time                 0.307
- Arrival Time                  0.080
= Slack Time                    0.227
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.005
     = Beginpoint Arrival Time       -0.005
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                  |             |         |       |  Time   |   Time   | 
     |------------------+-------------+---------+-------+---------+----------| 
     | mem_wdata_reg[0] | CK ^        |         |       |  -0.005 |    0.222 | 
     | mem_wdata_reg[0] | CK ^ -> Q v | SDFF_X1 | 0.086 |   0.080 |    0.307 | 
     | mem_wdata_reg[0] | SI v        | SDFF_X1 | 0.000 |   0.080 |    0.307 | 
     +-----------------------------------------------------------------------+ 
Path 1937: MET Setup Check with Pin cpuregs_reg[26][12]/CK 
Endpoint:   cpuregs_reg[26][12]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[26][12]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.029
- Setup                         0.080
+ Phase Shift                   0.400
= Required Time                 0.349
- Arrival Time                  0.122
= Slack Time                    0.227
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.029
     = Beginpoint Arrival Time       0.029
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[26][12] | CK ^        |         |       |   0.029 |    0.256 | 
     | cpuregs_reg[26][12] | CK ^ -> Q v | SDFF_X1 | 0.093 |   0.121 |    0.349 | 
     | cpuregs_reg[26][12] | D v         | SDFF_X1 | 0.000 |   0.122 |    0.349 | 
     +--------------------------------------------------------------------------+ 
Path 1938: MET Setup Check with Pin cpuregs_reg[19][12]/CK 
Endpoint:   cpuregs_reg[19][12]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[19][12]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.080
+ Phase Shift                   0.400
= Required Time                 0.342
- Arrival Time                  0.115
= Slack Time                    0.227
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.022
     = Beginpoint Arrival Time       0.022
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[19][12] | CK ^        |         |       |   0.022 |    0.250 | 
     | cpuregs_reg[19][12] | CK ^ -> Q v | SDFF_X1 | 0.092 |   0.115 |    0.342 | 
     | cpuregs_reg[19][12] | D v         | SDFF_X1 | 0.000 |   0.115 |    0.342 | 
     +--------------------------------------------------------------------------+ 
Path 1939: MET Setup Check with Pin cpuregs_reg[18][12]/CK 
Endpoint:   cpuregs_reg[18][12]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[18][12]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.080
+ Phase Shift                   0.400
= Required Time                 0.343
- Arrival Time                  0.115
= Slack Time                    0.227
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.023
     = Beginpoint Arrival Time       0.023
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[18][12] | CK ^        |         |       |   0.023 |    0.250 | 
     | cpuregs_reg[18][12] | CK ^ -> Q v | SDFF_X1 | 0.092 |   0.115 |    0.343 | 
     | cpuregs_reg[18][12] | D v         | SDFF_X1 | 0.000 |   0.115 |    0.343 | 
     +--------------------------------------------------------------------------+ 
Path 1940: MET Setup Check with Pin cpuregs_reg[1][14]/CK 
Endpoint:   cpuregs_reg[1][14]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[1][14]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.001
- Setup                         0.080
+ Phase Shift                   0.400
= Required Time                 0.321
- Arrival Time                  0.094
= Slack Time                    0.227
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +-------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                    |             |         |       |  Time   |   Time   | 
     |--------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[1][14] | CK ^        |         |       |   0.001 |    0.228 | 
     | cpuregs_reg[1][14] | CK ^ -> Q v | SDFF_X1 | 0.092 |   0.093 |    0.321 | 
     | cpuregs_reg[1][14] | D v         | SDFF_X1 | 0.000 |   0.094 |    0.321 | 
     +-------------------------------------------------------------------------+ 
Path 1941: MET Setup Check with Pin cpuregs_reg[18][9]/CK 
Endpoint:   cpuregs_reg[18][9]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[18][9]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.080
+ Phase Shift                   0.400
= Required Time                 0.343
- Arrival Time                  0.115
= Slack Time                    0.228
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.023
     = Beginpoint Arrival Time       0.023
     +-------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                    |             |         |       |  Time   |   Time   | 
     |--------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[18][9] | CK ^        |         |       |   0.023 |    0.250 | 
     | cpuregs_reg[18][9] | CK ^ -> Q v | SDFF_X1 | 0.092 |   0.115 |    0.343 | 
     | cpuregs_reg[18][9] | D v         | SDFF_X1 | 0.000 |   0.115 |    0.343 | 
     +-------------------------------------------------------------------------+ 
Path 1942: MET Setup Check with Pin mem_wdata_reg[25]/CK 
Endpoint:   mem_wdata_reg[25]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_wdata_reg[25]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.005
- Setup                         0.087
+ Phase Shift                   0.400
= Required Time                 0.307
- Arrival Time                  0.080
= Slack Time                    0.228
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.005
     = Beginpoint Arrival Time       -0.005
     +------------------------------------------------------------------------+ 
     |     Instance      |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                   |             |         |       |  Time   |   Time   | 
     |-------------------+-------------+---------+-------+---------+----------| 
     | mem_wdata_reg[25] | CK ^        |         |       |  -0.005 |    0.222 | 
     | mem_wdata_reg[25] | CK ^ -> Q v | SDFF_X1 | 0.085 |   0.079 |    0.307 | 
     | mem_wdata_reg[25] | SI v        | SDFF_X1 | 0.000 |   0.080 |    0.307 | 
     +------------------------------------------------------------------------+ 
Path 1943: MET Setup Check with Pin cpuregs_reg[14][15]/CK 
Endpoint:   cpuregs_reg[14][15]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[14][15]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.031
- Setup                         0.080
+ Phase Shift                   0.400
= Required Time                 0.351
- Arrival Time                  0.123
= Slack Time                    0.228
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.031
     = Beginpoint Arrival Time       0.031
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[14][15] | CK ^        |         |       |   0.031 |    0.259 | 
     | cpuregs_reg[14][15] | CK ^ -> Q v | SDFF_X1 | 0.092 |   0.123 |    0.350 | 
     | cpuregs_reg[14][15] | D v         | SDFF_X1 | 0.000 |   0.123 |    0.351 | 
     +--------------------------------------------------------------------------+ 
Path 1944: MET Setup Check with Pin cpuregs_reg[22][12]/CK 
Endpoint:   cpuregs_reg[22][12]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[22][12]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.029
- Setup                         0.080
+ Phase Shift                   0.400
= Required Time                 0.350
- Arrival Time                  0.121
= Slack Time                    0.228
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.029
     = Beginpoint Arrival Time       0.029
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[22][12] | CK ^        |         |       |   0.029 |    0.257 | 
     | cpuregs_reg[22][12] | CK ^ -> Q v | SDFF_X1 | 0.092 |   0.121 |    0.349 | 
     | cpuregs_reg[22][12] | D v         | SDFF_X1 | 0.000 |   0.121 |    0.350 | 
     +--------------------------------------------------------------------------+ 
Path 1945: MET Setup Check with Pin mem_wdata_reg[24]/CK 
Endpoint:   mem_wdata_reg[24]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_wdata_reg[24]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.005
- Setup                         0.087
+ Phase Shift                   0.400
= Required Time                 0.308
- Arrival Time                  0.079
= Slack Time                    0.228
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.005
     = Beginpoint Arrival Time       -0.005
     +------------------------------------------------------------------------+ 
     |     Instance      |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                   |             |         |       |  Time   |   Time   | 
     |-------------------+-------------+---------+-------+---------+----------| 
     | mem_wdata_reg[24] | CK ^        |         |       |  -0.005 |    0.223 | 
     | mem_wdata_reg[24] | CK ^ -> Q v | SDFF_X1 | 0.084 |   0.079 |    0.307 | 
     | mem_wdata_reg[24] | SI v        | SDFF_X1 | 0.000 |   0.079 |    0.308 | 
     +------------------------------------------------------------------------+ 
Path 1946: MET Setup Check with Pin cpuregs_reg[15][10]/CK 
Endpoint:   cpuregs_reg[15][10]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[15][10]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.031
- Setup                         0.080
+ Phase Shift                   0.400
= Required Time                 0.351
- Arrival Time                  0.122
= Slack Time                    0.229
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.031
     = Beginpoint Arrival Time       0.031
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[15][10] | CK ^        |         |       |   0.031 |    0.259 | 
     | cpuregs_reg[15][10] | CK ^ -> Q v | SDFF_X1 | 0.091 |   0.122 |    0.351 | 
     | cpuregs_reg[15][10] | D v         | SDFF_X1 | 0.000 |   0.122 |    0.351 | 
     +--------------------------------------------------------------------------+ 
Path 1947: MET Setup Check with Pin cpuregs_reg[18][15]/CK 
Endpoint:   cpuregs_reg[18][15]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[18][15]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.031
- Setup                         0.080
+ Phase Shift                   0.400
= Required Time                 0.351
- Arrival Time                  0.122
= Slack Time                    0.229
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.031
     = Beginpoint Arrival Time       0.031
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[18][15] | CK ^        |         |       |   0.031 |    0.259 | 
     | cpuregs_reg[18][15] | CK ^ -> Q v | SDFF_X1 | 0.091 |   0.122 |    0.351 | 
     | cpuregs_reg[18][15] | D v         | SDFF_X1 | 0.000 |   0.122 |    0.351 | 
     +--------------------------------------------------------------------------+ 
Path 1948: MET Setup Check with Pin cpuregs_reg[11][14]/CK 
Endpoint:   cpuregs_reg[11][14]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[11][14]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.031
- Setup                         0.080
+ Phase Shift                   0.400
= Required Time                 0.351
- Arrival Time                  0.122
= Slack Time                    0.229
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.031
     = Beginpoint Arrival Time       0.031
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[11][14] | CK ^        |         |       |   0.031 |    0.260 | 
     | cpuregs_reg[11][14] | CK ^ -> Q v | SDFF_X1 | 0.091 |   0.122 |    0.351 | 
     | cpuregs_reg[11][14] | D v         | SDFF_X1 | 0.000 |   0.122 |    0.351 | 
     +--------------------------------------------------------------------------+ 
Path 1949: MET Setup Check with Pin cpuregs_reg[22][15]/CK 
Endpoint:   cpuregs_reg[22][15]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[22][15]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.032
- Setup                         0.080
+ Phase Shift                   0.400
= Required Time                 0.352
- Arrival Time                  0.123
= Slack Time                    0.229
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.032
     = Beginpoint Arrival Time       0.032
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[22][15] | CK ^        |         |       |   0.032 |    0.261 | 
     | cpuregs_reg[22][15] | CK ^ -> Q v | SDFF_X1 | 0.091 |   0.123 |    0.352 | 
     | cpuregs_reg[22][15] | D v         | SDFF_X1 | 0.000 |   0.123 |    0.352 | 
     +--------------------------------------------------------------------------+ 
Path 1950: MET Setup Check with Pin cpuregs_reg[27][15]/CK 
Endpoint:   cpuregs_reg[27][15]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[27][15]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.032
- Setup                         0.080
+ Phase Shift                   0.400
= Required Time                 0.352
- Arrival Time                  0.123
= Slack Time                    0.229
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.032
     = Beginpoint Arrival Time       0.032
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[27][15] | CK ^        |         |       |   0.032 |    0.261 | 
     | cpuregs_reg[27][15] | CK ^ -> Q v | SDFF_X1 | 0.091 |   0.123 |    0.352 | 
     | cpuregs_reg[27][15] | D v         | SDFF_X1 | 0.000 |   0.123 |    0.352 | 
     +--------------------------------------------------------------------------+ 
Path 1951: MET Setup Check with Pin cpuregs_reg[1][13]/CK 
Endpoint:   cpuregs_reg[1][13]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[1][13]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.080
+ Phase Shift                   0.400
= Required Time                 0.343
- Arrival Time                  0.114
= Slack Time                    0.229
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.023
     = Beginpoint Arrival Time       0.023
     +-------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                    |             |         |       |  Time   |   Time   | 
     |--------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[1][13] | CK ^        |         |       |   0.023 |    0.252 | 
     | cpuregs_reg[1][13] | CK ^ -> Q v | SDFF_X1 | 0.091 |   0.114 |    0.343 | 
     | cpuregs_reg[1][13] | D v         | SDFF_X1 | 0.000 |   0.114 |    0.343 | 
     +-------------------------------------------------------------------------+ 
Path 1952: MET Setup Check with Pin cpuregs_reg[2][14]/CK 
Endpoint:   cpuregs_reg[2][14]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[2][14]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.080
+ Phase Shift                   0.400
= Required Time                 0.343
- Arrival Time                  0.114
= Slack Time                    0.229
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.023
     = Beginpoint Arrival Time       0.023
     +-------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                    |             |         |       |  Time   |   Time   | 
     |--------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[2][14] | CK ^        |         |       |   0.023 |    0.252 | 
     | cpuregs_reg[2][14] | CK ^ -> Q v | SDFF_X1 | 0.091 |   0.114 |    0.343 | 
     | cpuregs_reg[2][14] | D v         | SDFF_X1 | 0.000 |   0.114 |    0.343 | 
     +-------------------------------------------------------------------------+ 
Path 1953: MET Setup Check with Pin cpuregs_reg[11][10]/CK 
Endpoint:   cpuregs_reg[11][10]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[11][10]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.031
- Setup                         0.080
+ Phase Shift                   0.400
= Required Time                 0.351
- Arrival Time                  0.122
= Slack Time                    0.229
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.031
     = Beginpoint Arrival Time       0.031
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[11][10] | CK ^        |         |       |   0.031 |    0.260 | 
     | cpuregs_reg[11][10] | CK ^ -> Q v | SDFF_X1 | 0.091 |   0.122 |    0.351 | 
     | cpuregs_reg[11][10] | D v         | SDFF_X1 | 0.000 |   0.122 |    0.351 | 
     +--------------------------------------------------------------------------+ 
Path 1954: MET Setup Check with Pin cpuregs_reg[19][14]/CK 
Endpoint:   cpuregs_reg[19][14]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[19][14]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.026
- Setup                         0.080
+ Phase Shift                   0.400
= Required Time                 0.346
- Arrival Time                  0.117
= Slack Time                    0.229
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.026
     = Beginpoint Arrival Time       0.026
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[19][14] | CK ^        |         |       |   0.026 |    0.255 | 
     | cpuregs_reg[19][14] | CK ^ -> Q v | SDFF_X1 | 0.091 |   0.117 |    0.346 | 
     | cpuregs_reg[19][14] | D v         | SDFF_X1 | 0.000 |   0.117 |    0.346 | 
     +--------------------------------------------------------------------------+ 
Path 1955: MET Setup Check with Pin mem_wdata_reg[1]/CK 
Endpoint:   mem_wdata_reg[1]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_wdata_reg[1]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.005
- Setup                         0.087
+ Phase Shift                   0.400
= Required Time                 0.308
- Arrival Time                  0.078
= Slack Time                    0.229
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.005
     = Beginpoint Arrival Time       -0.005
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                  |             |         |       |  Time   |   Time   | 
     |------------------+-------------+---------+-------+---------+----------| 
     | mem_wdata_reg[1] | CK ^        |         |       |  -0.005 |    0.224 | 
     | mem_wdata_reg[1] | CK ^ -> Q v | SDFF_X1 | 0.084 |   0.078 |    0.307 | 
     | mem_wdata_reg[1] | SI v        | SDFF_X1 | 0.000 |   0.078 |    0.308 | 
     +-----------------------------------------------------------------------+ 
Path 1956: MET Setup Check with Pin cpuregs_reg[10][12]/CK 
Endpoint:   cpuregs_reg[10][12]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[10][12]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.029
- Setup                         0.079
+ Phase Shift                   0.400
= Required Time                 0.349
- Arrival Time                  0.120
= Slack Time                    0.229
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.029
     = Beginpoint Arrival Time       0.029
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[10][12] | CK ^        |         |       |   0.029 |    0.258 | 
     | cpuregs_reg[10][12] | CK ^ -> Q v | SDFF_X1 | 0.091 |   0.120 |    0.349 | 
     | cpuregs_reg[10][12] | D v         | SDFF_X1 | 0.000 |   0.120 |    0.349 | 
     +--------------------------------------------------------------------------+ 
Path 1957: MET Setup Check with Pin cpuregs_reg[26][14]/CK 
Endpoint:   cpuregs_reg[26][14]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[26][14]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.032
- Setup                         0.080
+ Phase Shift                   0.400
= Required Time                 0.352
- Arrival Time                  0.123
= Slack Time                    0.229
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.032
     = Beginpoint Arrival Time       0.032
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[26][14] | CK ^        |         |       |   0.032 |    0.261 | 
     | cpuregs_reg[26][14] | CK ^ -> Q v | SDFF_X1 | 0.091 |   0.123 |    0.352 | 
     | cpuregs_reg[26][14] | D v         | SDFF_X1 | 0.000 |   0.123 |    0.352 | 
     +--------------------------------------------------------------------------+ 
Path 1958: MET Setup Check with Pin cpuregs_reg[19][9]/CK 
Endpoint:   cpuregs_reg[19][9]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[19][9]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.080
+ Phase Shift                   0.400
= Required Time                 0.343
- Arrival Time                  0.114
= Slack Time                    0.229
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.023
     = Beginpoint Arrival Time       0.023
     +-------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                    |             |         |       |  Time   |   Time   | 
     |--------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[19][9] | CK ^        |         |       |   0.023 |    0.252 | 
     | cpuregs_reg[19][9] | CK ^ -> Q v | SDFF_X1 | 0.091 |   0.113 |    0.343 | 
     | cpuregs_reg[19][9] | D v         | SDFF_X1 | 0.000 |   0.114 |    0.343 | 
     +-------------------------------------------------------------------------+ 
Path 1959: MET Setup Check with Pin cpuregs_reg[6][9]/CK 
Endpoint:   cpuregs_reg[6][9]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[6][9]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.080
+ Phase Shift                   0.400
= Required Time                 0.343
- Arrival Time                  0.113
= Slack Time                    0.229
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.023
     = Beginpoint Arrival Time       0.023
     +------------------------------------------------------------------------+ 
     |     Instance      |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                   |             |         |       |  Time   |   Time   | 
     |-------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[6][9] | CK ^        |         |       |   0.023 |    0.252 | 
     | cpuregs_reg[6][9] | CK ^ -> Q v | SDFF_X1 | 0.091 |   0.113 |    0.343 | 
     | cpuregs_reg[6][9] | D v         | SDFF_X1 | 0.000 |   0.113 |    0.343 | 
     +------------------------------------------------------------------------+ 
Path 1960: MET Setup Check with Pin cpuregs_reg[27][12]/CK 
Endpoint:   cpuregs_reg[27][12]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[27][12]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.029
- Setup                         0.079
+ Phase Shift                   0.400
= Required Time                 0.350
- Arrival Time                  0.120
= Slack Time                    0.230
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.029
     = Beginpoint Arrival Time       0.029
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[27][12] | CK ^        |         |       |   0.029 |    0.259 | 
     | cpuregs_reg[27][12] | CK ^ -> Q v | SDFF_X1 | 0.091 |   0.120 |    0.350 | 
     | cpuregs_reg[27][12] | D v         | SDFF_X1 | 0.000 |   0.120 |    0.350 | 
     +--------------------------------------------------------------------------+ 
Path 1961: MET Setup Check with Pin cpuregs_reg[23][15]/CK 
Endpoint:   cpuregs_reg[23][15]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[23][15]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.033
- Setup                         0.080
+ Phase Shift                   0.400
= Required Time                 0.353
- Arrival Time                  0.123
= Slack Time                    0.230
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.033
     = Beginpoint Arrival Time       0.033
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[23][15] | CK ^        |         |       |   0.033 |    0.262 | 
     | cpuregs_reg[23][15] | CK ^ -> Q v | SDFF_X1 | 0.090 |   0.123 |    0.353 | 
     | cpuregs_reg[23][15] | D v         | SDFF_X1 | 0.000 |   0.123 |    0.353 | 
     +--------------------------------------------------------------------------+ 
Path 1962: MET Setup Check with Pin cpuregs_reg[15][15]/CK 
Endpoint:   cpuregs_reg[15][15]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[15][15]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.031
- Setup                         0.080
+ Phase Shift                   0.400
= Required Time                 0.351
- Arrival Time                  0.121
= Slack Time                    0.230
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.031
     = Beginpoint Arrival Time       0.031
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[15][15] | CK ^        |         |       |   0.031 |    0.260 | 
     | cpuregs_reg[15][15] | CK ^ -> Q v | SDFF_X1 | 0.090 |   0.121 |    0.351 | 
     | cpuregs_reg[15][15] | D v         | SDFF_X1 | 0.000 |   0.121 |    0.351 | 
     +--------------------------------------------------------------------------+ 
Path 1963: MET Setup Check with Pin cpuregs_reg[18][11]/CK 
Endpoint:   cpuregs_reg[18][11]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[18][11]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.024
- Setup                         0.080
+ Phase Shift                   0.400
= Required Time                 0.345
- Arrival Time                  0.115
= Slack Time                    0.230
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.024
     = Beginpoint Arrival Time       0.024
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[18][11] | CK ^        |         |       |   0.024 |    0.254 | 
     | cpuregs_reg[18][11] | CK ^ -> Q v | SDFF_X1 | 0.091 |   0.115 |    0.344 | 
     | cpuregs_reg[18][11] | D v         | SDFF_X1 | 0.000 |   0.115 |    0.345 | 
     +--------------------------------------------------------------------------+ 
Path 1964: MET Setup Check with Pin cpuregs_reg[26][15]/CK 
Endpoint:   cpuregs_reg[26][15]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[26][15]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.032
- Setup                         0.080
+ Phase Shift                   0.400
= Required Time                 0.353
- Arrival Time                  0.123
= Slack Time                    0.230
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.032
     = Beginpoint Arrival Time       0.032
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[26][15] | CK ^        |         |       |   0.032 |    0.262 | 
     | cpuregs_reg[26][15] | CK ^ -> Q v | SDFF_X1 | 0.090 |   0.123 |    0.352 | 
     | cpuregs_reg[26][15] | D v         | SDFF_X1 | 0.000 |   0.123 |    0.353 | 
     +--------------------------------------------------------------------------+ 
Path 1965: MET Setup Check with Pin cpuregs_reg[2][10]/CK 
Endpoint:   cpuregs_reg[2][10]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[2][10]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.024
- Setup                         0.080
+ Phase Shift                   0.400
= Required Time                 0.344
- Arrival Time                  0.114
= Slack Time                    0.230
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.024
     = Beginpoint Arrival Time       0.024
     +-------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                    |             |         |       |  Time   |   Time   | 
     |--------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[2][10] | CK ^        |         |       |   0.024 |    0.254 | 
     | cpuregs_reg[2][10] | CK ^ -> Q v | SDFF_X1 | 0.090 |   0.114 |    0.344 | 
     | cpuregs_reg[2][10] | D v         | SDFF_X1 | 0.000 |   0.114 |    0.344 | 
     +-------------------------------------------------------------------------+ 
Path 1966: MET Setup Check with Pin cpuregs_reg[3][14]/CK 
Endpoint:   cpuregs_reg[3][14]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[3][14]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.080
+ Phase Shift                   0.400
= Required Time                 0.343
- Arrival Time                  0.113
= Slack Time                    0.230
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.023
     = Beginpoint Arrival Time       0.023
     +-------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                    |             |         |       |  Time   |   Time   | 
     |--------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[3][14] | CK ^        |         |       |   0.023 |    0.253 | 
     | cpuregs_reg[3][14] | CK ^ -> Q v | SDFF_X1 | 0.090 |   0.113 |    0.343 | 
     | cpuregs_reg[3][14] | D v         | SDFF_X1 | 0.000 |   0.113 |    0.343 | 
     +-------------------------------------------------------------------------+ 
Path 1967: MET Setup Check with Pin cpuregs_reg[18][31]/CK 
Endpoint:   cpuregs_reg[18][31]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[18][31]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.027
- Setup                         0.080
+ Phase Shift                   0.400
= Required Time                 0.348
- Arrival Time                  0.118
= Slack Time                    0.230
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.027
     = Beginpoint Arrival Time       0.027
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[18][31] | CK ^        |         |       |   0.027 |    0.257 | 
     | cpuregs_reg[18][31] | CK ^ -> Q v | SDFF_X1 | 0.090 |   0.118 |    0.348 | 
     | cpuregs_reg[18][31] | D v         | SDFF_X1 | 0.000 |   0.118 |    0.348 | 
     +--------------------------------------------------------------------------+ 
Path 1968: MET Setup Check with Pin cpuregs_reg[31][15]/CK 
Endpoint:   cpuregs_reg[31][15]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[31][15]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.024
- Setup                         0.080
+ Phase Shift                   0.400
= Required Time                 0.345
- Arrival Time                  0.115
= Slack Time                    0.230
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.024
     = Beginpoint Arrival Time       0.024
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[31][15] | CK ^        |         |       |   0.024 |    0.254 | 
     | cpuregs_reg[31][15] | CK ^ -> Q v | SDFF_X1 | 0.090 |   0.114 |    0.345 | 
     | cpuregs_reg[31][15] | D v         | SDFF_X1 | 0.000 |   0.115 |    0.345 | 
     +--------------------------------------------------------------------------+ 
Path 1969: MET Setup Check with Pin cpuregs_reg[1][31]/CK 
Endpoint:   cpuregs_reg[1][31]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[1][31]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.001
- Setup                         0.080
+ Phase Shift                   0.400
= Required Time                 0.321
- Arrival Time                  0.091
= Slack Time                    0.230
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +-------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                    |             |         |       |  Time   |   Time   | 
     |--------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[1][31] | CK ^        |         |       |   0.001 |    0.231 | 
     | cpuregs_reg[1][31] | CK ^ -> Q v | SDFF_X1 | 0.090 |   0.091 |    0.321 | 
     | cpuregs_reg[1][31] | D v         | SDFF_X1 | 0.000 |   0.091 |    0.321 | 
     +-------------------------------------------------------------------------+ 
Path 1970: MET Setup Check with Pin mem_wdata_reg[2]/CK 
Endpoint:   mem_wdata_reg[2]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_wdata_reg[2]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.005
- Setup                         0.087
+ Phase Shift                   0.400
= Required Time                 0.308
- Arrival Time                  0.078
= Slack Time                    0.230
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.005
     = Beginpoint Arrival Time       -0.005
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                  |             |         |       |  Time   |   Time   | 
     |------------------+-------------+---------+-------+---------+----------| 
     | mem_wdata_reg[2] | CK ^        |         |       |  -0.005 |    0.225 | 
     | mem_wdata_reg[2] | CK ^ -> Q v | SDFF_X1 | 0.083 |   0.077 |    0.308 | 
     | mem_wdata_reg[2] | SI v        | SDFF_X1 | 0.000 |   0.078 |    0.308 | 
     +-----------------------------------------------------------------------+ 
Path 1971: MET Setup Check with Pin cpuregs_reg[18][14]/CK 
Endpoint:   cpuregs_reg[18][14]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[18][14]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.026
- Setup                         0.079
+ Phase Shift                   0.400
= Required Time                 0.346
- Arrival Time                  0.116
= Slack Time                    0.230
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.026
     = Beginpoint Arrival Time       0.026
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[18][14] | CK ^        |         |       |   0.026 |    0.256 | 
     | cpuregs_reg[18][14] | CK ^ -> Q v | SDFF_X1 | 0.090 |   0.116 |    0.346 | 
     | cpuregs_reg[18][14] | D v         | SDFF_X1 | 0.000 |   0.116 |    0.346 | 
     +--------------------------------------------------------------------------+ 
Path 1972: MET Setup Check with Pin mem_wdata_reg[3]/CK 
Endpoint:   mem_wdata_reg[3]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_wdata_reg[3]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.005
- Setup                         0.087
+ Phase Shift                   0.400
= Required Time                 0.308
- Arrival Time                  0.077
= Slack Time                    0.230
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.005
     = Beginpoint Arrival Time       -0.005
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                  |             |         |       |  Time   |   Time   | 
     |------------------+-------------+---------+-------+---------+----------| 
     | mem_wdata_reg[3] | CK ^        |         |       |  -0.005 |    0.225 | 
     | mem_wdata_reg[3] | CK ^ -> Q v | SDFF_X1 | 0.083 |   0.077 |    0.308 | 
     | mem_wdata_reg[3] | SI v        | SDFF_X1 | 0.000 |   0.077 |    0.308 | 
     +-----------------------------------------------------------------------+ 
Path 1973: MET Setup Check with Pin cpuregs_reg[31][12]/CK 
Endpoint:   cpuregs_reg[31][12]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[31][12]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.079
+ Phase Shift                   0.400
= Required Time                 0.343
- Arrival Time                  0.113
= Slack Time                    0.231
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.023
     = Beginpoint Arrival Time       0.023
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[31][12] | CK ^        |         |       |   0.023 |    0.254 | 
     | cpuregs_reg[31][12] | CK ^ -> Q v | SDFF_X1 | 0.090 |   0.112 |    0.343 | 
     | cpuregs_reg[31][12] | D v         | SDFF_X1 | 0.000 |   0.113 |    0.343 | 
     +--------------------------------------------------------------------------+ 
Path 1974: MET Setup Check with Pin mem_wdata_reg[7]/CK 
Endpoint:   mem_wdata_reg[7]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_wdata_reg[7]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.005
- Setup                         0.087
+ Phase Shift                   0.400
= Required Time                 0.308
- Arrival Time                  0.077
= Slack Time                    0.231
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.005
     = Beginpoint Arrival Time       -0.005
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                  |             |         |       |  Time   |   Time   | 
     |------------------+-------------+---------+-------+---------+----------| 
     | mem_wdata_reg[7] | CK ^        |         |       |  -0.005 |    0.225 | 
     | mem_wdata_reg[7] | CK ^ -> Q v | SDFF_X1 | 0.082 |   0.077 |    0.308 | 
     | mem_wdata_reg[7] | SI v        | SDFF_X1 | 0.000 |   0.077 |    0.308 | 
     +-----------------------------------------------------------------------+ 
Path 1975: MET Setup Check with Pin cpuregs_reg[30][10]/CK 
Endpoint:   cpuregs_reg[30][10]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[30][10]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.079
+ Phase Shift                   0.400
= Required Time                 0.343
- Arrival Time                  0.112
= Slack Time                    0.231
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.022
     = Beginpoint Arrival Time       0.022
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[30][10] | CK ^        |         |       |   0.022 |    0.253 | 
     | cpuregs_reg[30][10] | CK ^ -> Q v | SDFF_X1 | 0.089 |   0.112 |    0.343 | 
     | cpuregs_reg[30][10] | D v         | SDFF_X1 | 0.000 |   0.112 |    0.343 | 
     +--------------------------------------------------------------------------+ 
Path 1976: MET Setup Check with Pin cpuregs_reg[26][10]/CK 
Endpoint:   cpuregs_reg[26][10]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[26][10]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.028
- Setup                         0.079
+ Phase Shift                   0.400
= Required Time                 0.349
- Arrival Time                  0.118
= Slack Time                    0.231
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.028
     = Beginpoint Arrival Time       0.028
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[26][10] | CK ^        |         |       |   0.028 |    0.259 | 
     | cpuregs_reg[26][10] | CK ^ -> Q v | SDFF_X1 | 0.090 |   0.118 |    0.349 | 
     | cpuregs_reg[26][10] | D v         | SDFF_X1 | 0.000 |   0.118 |    0.349 | 
     +--------------------------------------------------------------------------+ 
Path 1977: MET Setup Check with Pin cpuregs_reg[6][12]/CK 
Endpoint:   cpuregs_reg[6][12]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[6][12]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.079
+ Phase Shift                   0.400
= Required Time                 0.343
- Arrival Time                  0.112
= Slack Time                    0.231
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.022
     = Beginpoint Arrival Time       0.022
     +-------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                    |             |         |       |  Time   |   Time   | 
     |--------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[6][12] | CK ^        |         |       |   0.022 |    0.254 | 
     | cpuregs_reg[6][12] | CK ^ -> Q v | SDFF_X1 | 0.089 |   0.111 |    0.343 | 
     | cpuregs_reg[6][12] | D v         | SDFF_X1 | 0.000 |   0.112 |    0.343 | 
     +-------------------------------------------------------------------------+ 
Path 1978: MET Setup Check with Pin cpuregs_reg[30][12]/CK 
Endpoint:   cpuregs_reg[30][12]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[30][12]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.079
+ Phase Shift                   0.400
= Required Time                 0.343
- Arrival Time                  0.112
= Slack Time                    0.231
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.022
     = Beginpoint Arrival Time       0.022
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[30][12] | CK ^        |         |       |   0.022 |    0.254 | 
     | cpuregs_reg[30][12] | CK ^ -> Q v | SDFF_X1 | 0.089 |   0.111 |    0.343 | 
     | cpuregs_reg[30][12] | D v         | SDFF_X1 | 0.000 |   0.112 |    0.343 | 
     +--------------------------------------------------------------------------+ 
Path 1979: MET Setup Check with Pin mem_wdata_reg[26]/CK 
Endpoint:   mem_wdata_reg[26]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_wdata_reg[26]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.087
+ Phase Shift                   0.400
= Required Time                 0.308
- Arrival Time                  0.076
= Slack Time                    0.231
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +------------------------------------------------------------------------+ 
     |     Instance      |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                   |             |         |       |  Time   |   Time   | 
     |-------------------+-------------+---------+-------+---------+----------| 
     | mem_wdata_reg[26] | CK ^        |         |       |  -0.006 |    0.226 | 
     | mem_wdata_reg[26] | CK ^ -> Q v | SDFF_X1 | 0.082 |   0.076 |    0.307 | 
     | mem_wdata_reg[26] | SI v        | SDFF_X1 | 0.000 |   0.076 |    0.308 | 
     +------------------------------------------------------------------------+ 
Path 1980: MET Setup Check with Pin cpuregs_reg[7][14]/CK 
Endpoint:   cpuregs_reg[7][14]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[7][14]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.026
- Setup                         0.079
+ Phase Shift                   0.400
= Required Time                 0.346
- Arrival Time                  0.114
= Slack Time                    0.232
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.026
     = Beginpoint Arrival Time       0.026
     +-------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                    |             |         |       |  Time   |   Time   | 
     |--------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[7][14] | CK ^        |         |       |   0.026 |    0.258 | 
     | cpuregs_reg[7][14] | CK ^ -> Q v | SDFF_X1 | 0.088 |   0.114 |    0.346 | 
     | cpuregs_reg[7][14] | D v         | SDFF_X1 | 0.000 |   0.114 |    0.346 | 
     +-------------------------------------------------------------------------+ 
Path 1981: MET Setup Check with Pin cpuregs_reg[19][10]/CK 
Endpoint:   cpuregs_reg[19][10]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[19][10]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.079
+ Phase Shift                   0.400
= Required Time                 0.343
- Arrival Time                  0.111
= Slack Time                    0.232
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.022
     = Beginpoint Arrival Time       0.022
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[19][10] | CK ^        |         |       |   0.022 |    0.255 | 
     | cpuregs_reg[19][10] | CK ^ -> Q v | SDFF_X1 | 0.088 |   0.111 |    0.343 | 
     | cpuregs_reg[19][10] | D v         | SDFF_X1 | 0.000 |   0.111 |    0.343 | 
     +--------------------------------------------------------------------------+ 
Path 1982: MET Setup Check with Pin cpuregs_reg[23][14]/CK 
Endpoint:   cpuregs_reg[23][14]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[23][14]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.030
- Setup                         0.079
+ Phase Shift                   0.400
= Required Time                 0.351
- Arrival Time                  0.118
= Slack Time                    0.233
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.030
     = Beginpoint Arrival Time       0.030
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[23][14] | CK ^        |         |       |   0.030 |    0.262 | 
     | cpuregs_reg[23][14] | CK ^ -> Q v | SDFF_X1 | 0.088 |   0.118 |    0.351 | 
     | cpuregs_reg[23][14] | D v         | SDFF_X1 | 0.000 |   0.118 |    0.351 | 
     +--------------------------------------------------------------------------+ 
Path 1983: MET Setup Check with Pin mem_wdata_reg[27]/CK 
Endpoint:   mem_wdata_reg[27]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_wdata_reg[27]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.013
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.300
- Arrival Time                  0.068
= Slack Time                    0.233
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +------------------------------------------------------------------------+ 
     |     Instance      |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                   |             |         |       |  Time   |   Time   | 
     |-------------------+-------------+---------+-------+---------+----------| 
     | mem_wdata_reg[27] | CK ^        |         |       |  -0.013 |    0.219 | 
     | mem_wdata_reg[27] | CK ^ -> Q v | SDFF_X1 | 0.081 |   0.068 |    0.300 | 
     | mem_wdata_reg[27] | SI v        | SDFF_X1 | 0.000 |   0.068 |    0.300 | 
     +------------------------------------------------------------------------+ 
Path 1984: MET Setup Check with Pin cpuregs_reg[3][15]/CK 
Endpoint:   cpuregs_reg[3][15]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[3][15]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.079
+ Phase Shift                   0.400
= Required Time                 0.344
- Arrival Time                  0.111
= Slack Time                    0.233
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.023
     = Beginpoint Arrival Time       0.023
     +-------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                    |             |         |       |  Time   |   Time   | 
     |--------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[3][15] | CK ^        |         |       |   0.023 |    0.256 | 
     | cpuregs_reg[3][15] | CK ^ -> Q v | SDFF_X1 | 0.088 |   0.111 |    0.344 | 
     | cpuregs_reg[3][15] | D v         | SDFF_X1 | 0.000 |   0.111 |    0.344 | 
     +-------------------------------------------------------------------------+ 
Path 1985: MET Setup Check with Pin mem_wdata_reg[28]/CK 
Endpoint:   mem_wdata_reg[28]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_wdata_reg[28]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.013
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.300
- Arrival Time                  0.068
= Slack Time                    0.233
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +------------------------------------------------------------------------+ 
     |     Instance      |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                   |             |         |       |  Time   |   Time   | 
     |-------------------+-------------+---------+-------+---------+----------| 
     | mem_wdata_reg[28] | CK ^        |         |       |  -0.013 |    0.219 | 
     | mem_wdata_reg[28] | CK ^ -> Q v | SDFF_X1 | 0.081 |   0.068 |    0.300 | 
     | mem_wdata_reg[28] | SI v        | SDFF_X1 | 0.000 |   0.068 |    0.300 | 
     +------------------------------------------------------------------------+ 
Path 1986: MET Setup Check with Pin cpuregs_reg[27][14]/CK 
Endpoint:   cpuregs_reg[27][14]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[27][14]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.032
- Setup                         0.079
+ Phase Shift                   0.400
= Required Time                 0.353
- Arrival Time                  0.120
= Slack Time                    0.233
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.032
     = Beginpoint Arrival Time       0.032
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[27][14] | CK ^        |         |       |   0.032 |    0.265 | 
     | cpuregs_reg[27][14] | CK ^ -> Q v | SDFF_X1 | 0.088 |   0.120 |    0.353 | 
     | cpuregs_reg[27][14] | D v         | SDFF_X1 | 0.000 |   0.120 |    0.353 | 
     +--------------------------------------------------------------------------+ 
Path 1987: MET Setup Check with Pin cpuregs_reg[6][15]/CK 
Endpoint:   cpuregs_reg[6][15]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[6][15]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.079
+ Phase Shift                   0.400
= Required Time                 0.343
- Arrival Time                  0.110
= Slack Time                    0.233
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.022
     = Beginpoint Arrival Time       0.022
     +-------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                    |             |         |       |  Time   |   Time   | 
     |--------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[6][15] | CK ^        |         |       |   0.022 |    0.255 | 
     | cpuregs_reg[6][15] | CK ^ -> Q v | SDFF_X1 | 0.088 |   0.110 |    0.343 | 
     | cpuregs_reg[6][15] | D v         | SDFF_X1 | 0.000 |   0.110 |    0.343 | 
     +-------------------------------------------------------------------------+ 
Path 1988: MET Setup Check with Pin cpuregs_reg[7][12]/CK 
Endpoint:   cpuregs_reg[7][12]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[7][12]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.079
+ Phase Shift                   0.400
= Required Time                 0.343
- Arrival Time                  0.110
= Slack Time                    0.233
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.022
     = Beginpoint Arrival Time       0.022
     +-------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                    |             |         |       |  Time   |   Time   | 
     |--------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[7][12] | CK ^        |         |       |   0.022 |    0.255 | 
     | cpuregs_reg[7][12] | CK ^ -> Q v | SDFF_X1 | 0.088 |   0.110 |    0.343 | 
     | cpuregs_reg[7][12] | D v         | SDFF_X1 | 0.000 |   0.110 |    0.343 | 
     +-------------------------------------------------------------------------+ 
Path 1989: MET Setup Check with Pin mem_wdata_reg[5]/CK 
Endpoint:   mem_wdata_reg[5]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_wdata_reg[5]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.308
- Arrival Time                  0.075
= Slack Time                    0.233
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                  |             |         |       |  Time   |   Time   | 
     |------------------+-------------+---------+-------+---------+----------| 
     | mem_wdata_reg[5] | CK ^        |         |       |  -0.006 |    0.227 | 
     | mem_wdata_reg[5] | CK ^ -> Q v | SDFF_X1 | 0.080 |   0.075 |    0.308 | 
     | mem_wdata_reg[5] | SI v        | SDFF_X1 | 0.000 |   0.075 |    0.308 | 
     +-----------------------------------------------------------------------+ 
Path 1990: MET Setup Check with Pin mem_wdata_reg[29]/CK 
Endpoint:   mem_wdata_reg[29]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_wdata_reg[29]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.013
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.300
- Arrival Time                  0.067
= Slack Time                    0.233
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +------------------------------------------------------------------------+ 
     |     Instance      |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                   |             |         |       |  Time   |   Time   | 
     |-------------------+-------------+---------+-------+---------+----------| 
     | mem_wdata_reg[29] | CK ^        |         |       |  -0.013 |    0.220 | 
     | mem_wdata_reg[29] | CK ^ -> Q v | SDFF_X1 | 0.081 |   0.067 |    0.300 | 
     | mem_wdata_reg[29] | SI v        | SDFF_X1 | 0.000 |   0.067 |    0.300 | 
     +------------------------------------------------------------------------+ 
Path 1991: MET Setup Check with Pin cpuregs_reg[14][10]/CK 
Endpoint:   cpuregs_reg[14][10]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[14][10]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.031
- Setup                         0.079
+ Phase Shift                   0.400
= Required Time                 0.351
- Arrival Time                  0.118
= Slack Time                    0.233
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.031
     = Beginpoint Arrival Time       0.031
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[14][10] | CK ^        |         |       |   0.031 |    0.264 | 
     | cpuregs_reg[14][10] | CK ^ -> Q v | SDFF_X1 | 0.087 |   0.118 |    0.351 | 
     | cpuregs_reg[14][10] | D v         | SDFF_X1 | 0.000 |   0.118 |    0.351 | 
     +--------------------------------------------------------------------------+ 
Path 1992: MET Setup Check with Pin cpuregs_reg[14][14]/CK 
Endpoint:   cpuregs_reg[14][14]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[14][14]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.030
- Setup                         0.079
+ Phase Shift                   0.400
= Required Time                 0.350
- Arrival Time                  0.117
= Slack Time                    0.233
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.030
     = Beginpoint Arrival Time       0.030
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[14][14] | CK ^        |         |       |   0.030 |    0.263 | 
     | cpuregs_reg[14][14] | CK ^ -> Q v | SDFF_X1 | 0.087 |   0.117 |    0.350 | 
     | cpuregs_reg[14][14] | D v         | SDFF_X1 | 0.000 |   0.117 |    0.350 | 
     +--------------------------------------------------------------------------+ 
Path 1993: MET Setup Check with Pin cpuregs_reg[6][14]/CK 
Endpoint:   cpuregs_reg[6][14]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[6][14]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.079
+ Phase Shift                   0.400
= Required Time                 0.344
- Arrival Time                  0.110
= Slack Time                    0.233
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.023
     = Beginpoint Arrival Time       0.023
     +-------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                    |             |         |       |  Time   |   Time   | 
     |--------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[6][14] | CK ^        |         |       |   0.023 |    0.256 | 
     | cpuregs_reg[6][14] | CK ^ -> Q v | SDFF_X1 | 0.088 |   0.110 |    0.343 | 
     | cpuregs_reg[6][14] | D v         | SDFF_X1 | 0.000 |   0.110 |    0.344 | 
     +-------------------------------------------------------------------------+ 
Path 1994: MET Setup Check with Pin cpuregs_reg[6][10]/CK 
Endpoint:   cpuregs_reg[6][10]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[6][10]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.024
- Setup                         0.079
+ Phase Shift                   0.400
= Required Time                 0.345
- Arrival Time                  0.111
= Slack Time                    0.233
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.024
     = Beginpoint Arrival Time       0.024
     +-------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                    |             |         |       |  Time   |   Time   | 
     |--------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[6][10] | CK ^        |         |       |   0.024 |    0.257 | 
     | cpuregs_reg[6][10] | CK ^ -> Q v | SDFF_X1 | 0.088 |   0.111 |    0.345 | 
     | cpuregs_reg[6][10] | D v         | SDFF_X1 | 0.000 |   0.111 |    0.345 | 
     +-------------------------------------------------------------------------+ 
Path 1995: MET Setup Check with Pin cpuregs_reg[7][15]/CK 
Endpoint:   cpuregs_reg[7][15]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[7][15]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.079
+ Phase Shift                   0.400
= Required Time                 0.343
- Arrival Time                  0.110
= Slack Time                    0.233
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.022
     = Beginpoint Arrival Time       0.022
     +-------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                    |             |         |       |  Time   |   Time   | 
     |--------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[7][15] | CK ^        |         |       |   0.022 |    0.256 | 
     | cpuregs_reg[7][15] | CK ^ -> Q v | SDFF_X1 | 0.087 |   0.110 |    0.343 | 
     | cpuregs_reg[7][15] | D v         | SDFF_X1 | 0.000 |   0.110 |    0.343 | 
     +-------------------------------------------------------------------------+ 
Path 1996: MET Setup Check with Pin cpuregs_reg[1][15]/CK 
Endpoint:   cpuregs_reg[1][15]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[1][15]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.079
+ Phase Shift                   0.400
= Required Time                 0.344
- Arrival Time                  0.111
= Slack Time                    0.233
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.023
     = Beginpoint Arrival Time       0.023
     +-------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                    |             |         |       |  Time   |   Time   | 
     |--------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[1][15] | CK ^        |         |       |   0.023 |    0.256 | 
     | cpuregs_reg[1][15] | CK ^ -> Q v | SDFF_X1 | 0.087 |   0.110 |    0.344 | 
     | cpuregs_reg[1][15] | D v         | SDFF_X1 | 0.000 |   0.111 |    0.344 | 
     +-------------------------------------------------------------------------+ 
Path 1997: MET Setup Check with Pin cpuregs_reg[11][15]/CK 
Endpoint:   cpuregs_reg[11][15]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[11][15]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.031
- Setup                         0.079
+ Phase Shift                   0.400
= Required Time                 0.351
- Arrival Time                  0.118
= Slack Time                    0.233
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.031
     = Beginpoint Arrival Time       0.031
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[11][15] | CK ^        |         |       |   0.031 |    0.264 | 
     | cpuregs_reg[11][15] | CK ^ -> Q v | SDFF_X1 | 0.087 |   0.118 |    0.351 | 
     | cpuregs_reg[11][15] | D v         | SDFF_X1 | 0.000 |   0.118 |    0.351 | 
     +--------------------------------------------------------------------------+ 
Path 1998: MET Setup Check with Pin cpuregs_reg[6][31]/CK 
Endpoint:   cpuregs_reg[6][31]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[6][31]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.026
- Setup                         0.079
+ Phase Shift                   0.400
= Required Time                 0.347
- Arrival Time                  0.113
= Slack Time                    0.233
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.026
     = Beginpoint Arrival Time       0.026
     +-------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                    |             |         |       |  Time   |   Time   | 
     |--------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[6][31] | CK ^        |         |       |   0.026 |    0.259 | 
     | cpuregs_reg[6][31] | CK ^ -> Q v | SDFF_X1 | 0.087 |   0.113 |    0.347 | 
     | cpuregs_reg[6][31] | D v         | SDFF_X1 | 0.000 |   0.113 |    0.347 | 
     +-------------------------------------------------------------------------+ 
Path 1999: MET Setup Check with Pin mem_wdata_reg[30]/CK 
Endpoint:   mem_wdata_reg[30]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_wdata_reg[30]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.013
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.301
- Arrival Time                  0.067
= Slack Time                    0.234
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +------------------------------------------------------------------------+ 
     |     Instance      |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                   |             |         |       |  Time   |   Time   | 
     |-------------------+-------------+---------+-------+---------+----------| 
     | mem_wdata_reg[30] | CK ^        |         |       |  -0.013 |    0.220 | 
     | mem_wdata_reg[30] | CK ^ -> Q v | SDFF_X1 | 0.080 |   0.067 |    0.300 | 
     | mem_wdata_reg[30] | SI v        | SDFF_X1 | 0.000 |   0.067 |    0.301 | 
     +------------------------------------------------------------------------+ 
Path 2000: MET Setup Check with Pin mem_addr_reg[8]/CK 
Endpoint:   mem_addr_reg[8]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_addr_reg[8]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.013
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.301
- Arrival Time                  0.067
= Slack Time                    0.234
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                 |             |         |       |  Time   |   Time   | 
     |-----------------+-------------+---------+-------+---------+----------| 
     | mem_addr_reg[8] | CK ^        |         |       |  -0.013 |    0.220 | 
     | mem_addr_reg[8] | CK ^ -> Q v | SDFF_X1 | 0.080 |   0.067 |    0.300 | 
     | mem_addr_reg[8] | SI v        | SDFF_X1 | 0.000 |   0.067 |    0.301 | 
     +----------------------------------------------------------------------+ 
Path 2001: MET Setup Check with Pin cpuregs_reg[31][14]/CK 
Endpoint:   cpuregs_reg[31][14]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[31][14]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.026
- Setup                         0.079
+ Phase Shift                   0.400
= Required Time                 0.347
- Arrival Time                  0.113
= Slack Time                    0.234
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.026
     = Beginpoint Arrival Time       0.026
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[31][14] | CK ^        |         |       |   0.026 |    0.259 | 
     | cpuregs_reg[31][14] | CK ^ -> Q v | SDFF_X1 | 0.087 |   0.113 |    0.347 | 
     | cpuregs_reg[31][14] | D v         | SDFF_X1 | 0.000 |   0.113 |    0.347 | 
     +--------------------------------------------------------------------------+ 
Path 2002: MET Setup Check with Pin cpuregs_reg[31][10]/CK 
Endpoint:   cpuregs_reg[31][10]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[31][10]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.024
- Setup                         0.079
+ Phase Shift                   0.400
= Required Time                 0.345
- Arrival Time                  0.111
= Slack Time                    0.234
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.024
     = Beginpoint Arrival Time       0.024
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[31][10] | CK ^        |         |       |   0.024 |    0.258 | 
     | cpuregs_reg[31][10] | CK ^ -> Q v | SDFF_X1 | 0.087 |   0.111 |    0.345 | 
     | cpuregs_reg[31][10] | D v         | SDFF_X1 | 0.000 |   0.111 |    0.345 | 
     +--------------------------------------------------------------------------+ 
Path 2003: MET Setup Check with Pin cpuregs_reg[7][10]/CK 
Endpoint:   cpuregs_reg[7][10]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[7][10]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.024
- Setup                         0.079
+ Phase Shift                   0.400
= Required Time                 0.345
- Arrival Time                  0.111
= Slack Time                    0.234
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.024
     = Beginpoint Arrival Time       0.024
     +-------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                    |             |         |       |  Time   |   Time   | 
     |--------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[7][10] | CK ^        |         |       |   0.024 |    0.258 | 
     | cpuregs_reg[7][10] | CK ^ -> Q v | SDFF_X1 | 0.087 |   0.111 |    0.345 | 
     | cpuregs_reg[7][10] | D v         | SDFF_X1 | 0.000 |   0.111 |    0.345 | 
     +-------------------------------------------------------------------------+ 
Path 2004: MET Setup Check with Pin cpuregs_reg[1][11]/CK 
Endpoint:   cpuregs_reg[1][11]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[1][11]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.079
+ Phase Shift                   0.400
= Required Time                 0.344
- Arrival Time                  0.110
= Slack Time                    0.234
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.023
     = Beginpoint Arrival Time       0.023
     +-------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                    |             |         |       |  Time   |   Time   | 
     |--------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[1][11] | CK ^        |         |       |   0.023 |    0.257 | 
     | cpuregs_reg[1][11] | CK ^ -> Q v | SDFF_X1 | 0.087 |   0.110 |    0.344 | 
     | cpuregs_reg[1][11] | D v         | SDFF_X1 | 0.000 |   0.110 |    0.344 | 
     +-------------------------------------------------------------------------+ 
Path 2005: MET Setup Check with Pin cpuregs_reg[10][15]/CK 
Endpoint:   cpuregs_reg[10][15]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[10][15]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.031
- Setup                         0.079
+ Phase Shift                   0.400
= Required Time                 0.352
- Arrival Time                  0.118
= Slack Time                    0.234
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.031
     = Beginpoint Arrival Time       0.031
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[10][15] | CK ^        |         |       |   0.031 |    0.265 | 
     | cpuregs_reg[10][15] | CK ^ -> Q v | SDFF_X1 | 0.087 |   0.118 |    0.352 | 
     | cpuregs_reg[10][15] | D v         | SDFF_X1 | 0.000 |   0.118 |    0.352 | 
     +--------------------------------------------------------------------------+ 
Path 2006: MET Setup Check with Pin mem_wdata_reg[31]/CK 
Endpoint:   mem_wdata_reg[31]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_wdata_reg[31]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.013
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.301
- Arrival Time                  0.066
= Slack Time                    0.234
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +------------------------------------------------------------------------+ 
     |     Instance      |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                   |             |         |       |  Time   |   Time   | 
     |-------------------+-------------+---------+-------+---------+----------| 
     | mem_wdata_reg[31] | CK ^        |         |       |  -0.013 |    0.221 | 
     | mem_wdata_reg[31] | CK ^ -> Q v | SDFF_X1 | 0.080 |   0.066 |    0.301 | 
     | mem_wdata_reg[31] | SI v        | SDFF_X1 | 0.000 |   0.066 |    0.301 | 
     +------------------------------------------------------------------------+ 
Path 2007: MET Setup Check with Pin cpuregs_reg[18][10]/CK 
Endpoint:   cpuregs_reg[18][10]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[18][10]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.024
- Setup                         0.079
+ Phase Shift                   0.400
= Required Time                 0.345
- Arrival Time                  0.111
= Slack Time                    0.234
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.024
     = Beginpoint Arrival Time       0.024
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[18][10] | CK ^        |         |       |   0.024 |    0.259 | 
     | cpuregs_reg[18][10] | CK ^ -> Q v | SDFF_X1 | 0.087 |   0.111 |    0.345 | 
     | cpuregs_reg[18][10] | D v         | SDFF_X1 | 0.000 |   0.111 |    0.345 | 
     +--------------------------------------------------------------------------+ 
Path 2008: MET Setup Check with Pin cpuregs_reg[30][14]/CK 
Endpoint:   cpuregs_reg[30][14]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[30][14]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.026
- Setup                         0.079
+ Phase Shift                   0.400
= Required Time                 0.347
- Arrival Time                  0.113
= Slack Time                    0.234
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.026
     = Beginpoint Arrival Time       0.026
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[30][14] | CK ^        |         |       |   0.026 |    0.260 | 
     | cpuregs_reg[30][14] | CK ^ -> Q v | SDFF_X1 | 0.087 |   0.112 |    0.347 | 
     | cpuregs_reg[30][14] | D v         | SDFF_X1 | 0.000 |   0.113 |    0.347 | 
     +--------------------------------------------------------------------------+ 
Path 2009: MET Setup Check with Pin cpuregs_reg[1][10]/CK 
Endpoint:   cpuregs_reg[1][10]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[1][10]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.024
- Setup                         0.079
+ Phase Shift                   0.400
= Required Time                 0.345
- Arrival Time                  0.111
= Slack Time                    0.234
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.024
     = Beginpoint Arrival Time       0.024
     +-------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                    |             |         |       |  Time   |   Time   | 
     |--------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[1][10] | CK ^        |         |       |   0.024 |    0.258 | 
     | cpuregs_reg[1][10] | CK ^ -> Q v | SDFF_X1 | 0.087 |   0.111 |    0.345 | 
     | cpuregs_reg[1][10] | D v         | SDFF_X1 | 0.000 |   0.111 |    0.345 | 
     +-------------------------------------------------------------------------+ 
Path 2010: MET Setup Check with Pin cpuregs_reg[30][15]/CK 
Endpoint:   cpuregs_reg[30][15]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[30][15]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.022
- Setup                         0.079
+ Phase Shift                   0.400
= Required Time                 0.343
- Arrival Time                  0.109
= Slack Time                    0.234
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.022
     = Beginpoint Arrival Time       0.022
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[30][15] | CK ^        |         |       |   0.022 |    0.257 | 
     | cpuregs_reg[30][15] | CK ^ -> Q v | SDFF_X1 | 0.087 |   0.109 |    0.343 | 
     | cpuregs_reg[30][15] | D v         | SDFF_X1 | 0.000 |   0.109 |    0.343 | 
     +--------------------------------------------------------------------------+ 
Path 2011: MET Setup Check with Pin cpuregs_reg[2][15]/CK 
Endpoint:   cpuregs_reg[2][15]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[2][15]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.079
+ Phase Shift                   0.400
= Required Time                 0.344
- Arrival Time                  0.110
= Slack Time                    0.234
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.023
     = Beginpoint Arrival Time       0.023
     +-------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                    |             |         |       |  Time   |   Time   | 
     |--------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[2][15] | CK ^        |         |       |   0.023 |    0.257 | 
     | cpuregs_reg[2][15] | CK ^ -> Q v | SDFF_X1 | 0.087 |   0.110 |    0.344 | 
     | cpuregs_reg[2][15] | D v         | SDFF_X1 | 0.000 |   0.110 |    0.344 | 
     +-------------------------------------------------------------------------+ 
Path 2012: MET Setup Check with Pin cpuregs_reg[6][11]/CK 
Endpoint:   cpuregs_reg[6][11]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[6][11]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.023
- Setup                         0.079
+ Phase Shift                   0.400
= Required Time                 0.345
- Arrival Time                  0.110
= Slack Time                    0.235
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.023
     = Beginpoint Arrival Time       0.023
     +-------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                    |             |         |       |  Time   |   Time   | 
     |--------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[6][11] | CK ^        |         |       |   0.023 |    0.258 | 
     | cpuregs_reg[6][11] | CK ^ -> Q v | SDFF_X1 | 0.086 |   0.110 |    0.344 | 
     | cpuregs_reg[6][11] | D v         | SDFF_X1 | 0.000 |   0.110 |    0.345 | 
     +-------------------------------------------------------------------------+ 
Path 2013: MET Setup Check with Pin mem_wdata_reg[4]/CK 
Endpoint:   mem_wdata_reg[4]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_wdata_reg[4]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.308
- Arrival Time                  0.073
= Slack Time                    0.235
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                  |             |         |       |  Time   |   Time   | 
     |------------------+-------------+---------+-------+---------+----------| 
     | mem_wdata_reg[4] | CK ^        |         |       |  -0.006 |    0.229 | 
     | mem_wdata_reg[4] | CK ^ -> Q v | SDFF_X1 | 0.079 |   0.073 |    0.308 | 
     | mem_wdata_reg[4] | SI v        | SDFF_X1 | 0.000 |   0.073 |    0.308 | 
     +-----------------------------------------------------------------------+ 
Path 2014: MET Setup Check with Pin cpuregs_reg[22][14]/CK 
Endpoint:   cpuregs_reg[22][14]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[22][14]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.030
- Setup                         0.079
+ Phase Shift                   0.400
= Required Time                 0.351
- Arrival Time                  0.117
= Slack Time                    0.235
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.030
     = Beginpoint Arrival Time       0.030
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[22][14] | CK ^        |         |       |   0.030 |    0.264 | 
     | cpuregs_reg[22][14] | CK ^ -> Q v | SDFF_X1 | 0.086 |   0.116 |    0.351 | 
     | cpuregs_reg[22][14] | D v         | SDFF_X1 | 0.000 |   0.117 |    0.351 | 
     +--------------------------------------------------------------------------+ 
Path 2015: MET Setup Check with Pin cpuregs_reg[10][14]/CK 
Endpoint:   cpuregs_reg[10][14]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpuregs_reg[10][14]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.030
- Setup                         0.079
+ Phase Shift                   0.400
= Required Time                 0.351
- Arrival Time                  0.116
= Slack Time                    0.235
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.030
     = Beginpoint Arrival Time       0.030
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | cpuregs_reg[10][14] | CK ^        |         |       |   0.030 |    0.264 | 
     | cpuregs_reg[10][14] | CK ^ -> Q v | SDFF_X1 | 0.086 |   0.116 |    0.351 | 
     | cpuregs_reg[10][14] | D v         | SDFF_X1 | 0.000 |   0.116 |    0.351 | 
     +--------------------------------------------------------------------------+ 
Path 2016: MET Setup Check with Pin mem_wdata_reg[6]/CK 
Endpoint:   mem_wdata_reg[6]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_wdata_reg[6]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.006
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.308
- Arrival Time                  0.073
= Slack Time                    0.235
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.006
     = Beginpoint Arrival Time       -0.006
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                  |             |         |       |  Time   |   Time   | 
     |------------------+-------------+---------+-------+---------+----------| 
     | mem_wdata_reg[6] | CK ^        |         |       |  -0.006 |    0.229 | 
     | mem_wdata_reg[6] | CK ^ -> Q v | SDFF_X1 | 0.079 |   0.073 |    0.308 | 
     | mem_wdata_reg[6] | SI v        | SDFF_X1 | 0.000 |   0.073 |    0.308 | 
     +-----------------------------------------------------------------------+ 
Path 2017: MET Setup Check with Pin mem_addr_reg[2]/CK 
Endpoint:   mem_addr_reg[2]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_addr_reg[2]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.014
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.301
- Arrival Time                  0.066
= Slack Time                    0.235
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.014
     = Beginpoint Arrival Time       -0.014
     +----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                 |             |         |       |  Time   |   Time   | 
     |-----------------+-------------+---------+-------+---------+----------| 
     | mem_addr_reg[2] | CK ^        |         |       |  -0.014 |    0.221 | 
     | mem_addr_reg[2] | CK ^ -> Q v | SDFF_X1 | 0.079 |   0.066 |    0.301 | 
     | mem_addr_reg[2] | SI v        | SDFF_X1 | 0.000 |   0.066 |    0.301 | 
     +----------------------------------------------------------------------+ 
Path 2018: MET Setup Check with Pin mem_addr_reg[11]/CK 
Endpoint:   mem_addr_reg[11]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_addr_reg[11]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.014
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.301
- Arrival Time                  0.065
= Slack Time                    0.235
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.014
     = Beginpoint Arrival Time       -0.014
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                  |             |         |       |  Time   |   Time   | 
     |------------------+-------------+---------+-------+---------+----------| 
     | mem_addr_reg[11] | CK ^        |         |       |  -0.014 |    0.222 | 
     | mem_addr_reg[11] | CK ^ -> Q v | SDFF_X1 | 0.079 |   0.065 |    0.300 | 
     | mem_addr_reg[11] | SI v        | SDFF_X1 | 0.000 |   0.065 |    0.301 | 
     +-----------------------------------------------------------------------+ 
Path 2019: MET Setup Check with Pin mem_addr_reg[29]/CK 
Endpoint:   mem_addr_reg[29]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_addr_reg[29]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.014
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.301
- Arrival Time                  0.065
= Slack Time                    0.236
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.014
     = Beginpoint Arrival Time       -0.014
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                  |             |         |       |  Time   |   Time   | 
     |------------------+-------------+---------+-------+---------+----------| 
     | mem_addr_reg[29] | CK ^        |         |       |  -0.014 |    0.222 | 
     | mem_addr_reg[29] | CK ^ -> Q v | SDFF_X1 | 0.078 |   0.065 |    0.301 | 
     | mem_addr_reg[29] | SI v        | SDFF_X1 | 0.000 |   0.065 |    0.301 | 
     +-----------------------------------------------------------------------+ 
Path 2020: MET Setup Check with Pin mem_rdata_q_reg[25]/CK 
Endpoint:   mem_rdata_q_reg[25]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[25]         (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.009
- Setup                         0.074
+ Phase Shift                   0.400
= Required Time                 0.317
- Arrival Time                  0.003
= Slack Time                    0.314
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------+ 
     |      Instance       |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                     |                 |         |       |  Time   |   Time   | 
     |---------------------+-----------------+---------+-------+---------+----------| 
     |                     | mem_rdata[25] v |         |       |   0.000 |    0.314 | 
     | mem_rdata_q_reg[25] | D v             | SDFF_X1 | 0.003 |   0.003 |    0.317 | 
     +------------------------------------------------------------------------------+ 
Path 2021: MET Setup Check with Pin mem_rdata_q_reg[27]/CK 
Endpoint:   mem_rdata_q_reg[27]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[27]         (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.009
- Setup                         0.074
+ Phase Shift                   0.400
= Required Time                 0.317
- Arrival Time                  0.003
= Slack Time                    0.314
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------+ 
     |      Instance       |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                     |                 |         |       |  Time   |   Time   | 
     |---------------------+-----------------+---------+-------+---------+----------| 
     |                     | mem_rdata[27] v |         |       |   0.000 |    0.314 | 
     | mem_rdata_q_reg[27] | D v             | SDFF_X1 | 0.003 |   0.003 |    0.317 | 
     +------------------------------------------------------------------------------+ 
Path 2022: MET Setup Check with Pin mem_rdata_q_reg[20]/CK 
Endpoint:   mem_rdata_q_reg[20]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[20]         (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.010
- Setup                         0.074
+ Phase Shift                   0.400
= Required Time                 0.316
- Arrival Time                  0.002
= Slack Time                    0.314
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------+ 
     |      Instance       |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                     |                 |         |       |  Time   |   Time   | 
     |---------------------+-----------------+---------+-------+---------+----------| 
     |                     | mem_rdata[20] v |         |       |   0.000 |    0.314 | 
     | mem_rdata_q_reg[20] | D v             | SDFF_X1 | 0.002 |   0.002 |    0.316 | 
     +------------------------------------------------------------------------------+ 
Path 2023: MET Setup Check with Pin mem_rdata_q_reg[22]/CK 
Endpoint:   mem_rdata_q_reg[22]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[22]         (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.010
- Setup                         0.074
+ Phase Shift                   0.400
= Required Time                 0.316
- Arrival Time                  0.002
= Slack Time                    0.314
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------+ 
     |      Instance       |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                     |                 |         |       |  Time   |   Time   | 
     |---------------------+-----------------+---------+-------+---------+----------| 
     |                     | mem_rdata[22] v |         |       |   0.000 |    0.314 | 
     | mem_rdata_q_reg[22] | D v             | SDFF_X1 | 0.002 |   0.002 |    0.316 | 
     +------------------------------------------------------------------------------+ 
Path 2024: MET Setup Check with Pin mem_rdata_q_reg[24]/CK 
Endpoint:   mem_rdata_q_reg[24]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[24]         (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.009
- Setup                         0.074
+ Phase Shift                   0.400
= Required Time                 0.317
- Arrival Time                  0.002
= Slack Time                    0.314
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------+ 
     |      Instance       |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                     |                 |         |       |  Time   |   Time   | 
     |---------------------+-----------------+---------+-------+---------+----------| 
     |                     | mem_rdata[24] v |         |       |   0.000 |    0.314 | 
     | mem_rdata_q_reg[24] | D v             | SDFF_X1 | 0.002 |   0.002 |    0.317 | 
     +------------------------------------------------------------------------------+ 
Path 2025: MET Setup Check with Pin mem_rdata_q_reg[23]/CK 
Endpoint:   mem_rdata_q_reg[23]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[23]         (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.010
- Setup                         0.074
+ Phase Shift                   0.400
= Required Time                 0.316
- Arrival Time                  0.002
= Slack Time                    0.314
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------+ 
     |      Instance       |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                     |                 |         |       |  Time   |   Time   | 
     |---------------------+-----------------+---------+-------+---------+----------| 
     |                     | mem_rdata[23] v |         |       |   0.000 |    0.314 | 
     | mem_rdata_q_reg[23] | D v             | SDFF_X1 | 0.002 |   0.002 |    0.316 | 
     +------------------------------------------------------------------------------+ 
Path 2026: MET Setup Check with Pin mem_rdata_q_reg[26]/CK 
Endpoint:   mem_rdata_q_reg[26]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[26]         (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.009
- Setup                         0.074
+ Phase Shift                   0.400
= Required Time                 0.317
- Arrival Time                  0.002
= Slack Time                    0.315
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------+ 
     |      Instance       |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                     |                 |         |       |  Time   |   Time   | 
     |---------------------+-----------------+---------+-------+---------+----------| 
     |                     | mem_rdata[26] v |         |       |   0.000 |    0.315 | 
     | mem_rdata_q_reg[26] | D v             | SDFF_X1 | 0.002 |   0.002 |    0.317 | 
     +------------------------------------------------------------------------------+ 
Path 2027: MET Setup Check with Pin mem_rdata_q_reg[17]/CK 
Endpoint:   mem_rdata_q_reg[17]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[17]         (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.009
- Setup                         0.074
+ Phase Shift                   0.400
= Required Time                 0.317
- Arrival Time                  0.002
= Slack Time                    0.315
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------+ 
     |      Instance       |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                     |                 |         |       |  Time   |   Time   | 
     |---------------------+-----------------+---------+-------+---------+----------| 
     |                     | mem_rdata[17] v |         |       |   0.000 |    0.315 | 
     | mem_rdata_q_reg[17] | D v             | SDFF_X1 | 0.002 |   0.002 |    0.317 | 
     +------------------------------------------------------------------------------+ 
Path 2028: MET Setup Check with Pin mem_rdata_q_reg[21]/CK 
Endpoint:   mem_rdata_q_reg[21]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[21]         (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.010
- Setup                         0.074
+ Phase Shift                   0.400
= Required Time                 0.316
- Arrival Time                  0.002
= Slack Time                    0.315
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------+ 
     |      Instance       |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                     |                 |         |       |  Time   |   Time   | 
     |---------------------+-----------------+---------+-------+---------+----------| 
     |                     | mem_rdata[21] v |         |       |   0.000 |    0.315 | 
     | mem_rdata_q_reg[21] | D v             | SDFF_X1 | 0.002 |   0.002 |    0.316 | 
     +------------------------------------------------------------------------------+ 
Path 2029: MET Setup Check with Pin mem_rdata_q_reg[15]/CK 
Endpoint:   mem_rdata_q_reg[15]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[15]         (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.009
- Setup                         0.074
+ Phase Shift                   0.400
= Required Time                 0.317
- Arrival Time                  0.002
= Slack Time                    0.315
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------+ 
     |      Instance       |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                     |                 |         |       |  Time   |   Time   | 
     |---------------------+-----------------+---------+-------+---------+----------| 
     |                     | mem_rdata[15] v |         |       |   0.000 |    0.315 | 
     | mem_rdata_q_reg[15] | D v             | SDFF_X1 | 0.002 |   0.002 |    0.317 | 
     +------------------------------------------------------------------------------+ 
Path 2030: MET Setup Check with Pin mem_rdata_q_reg[7]/CK 
Endpoint:   mem_rdata_q_reg[7]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[7]         (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.009
- Setup                         0.074
+ Phase Shift                   0.400
= Required Time                 0.317
- Arrival Time                  0.001
= Slack Time                    0.316
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------+ 
     |      Instance      |      Arc       |  Cell   | Delay | Arrival | Required | 
     |                    |                |         |       |  Time   |   Time   | 
     |--------------------+----------------+---------+-------+---------+----------| 
     |                    | mem_rdata[7] v |         |       |   0.000 |    0.316 | 
     | mem_rdata_q_reg[7] | D v            | SDFF_X1 | 0.001 |   0.001 |    0.317 | 
     +----------------------------------------------------------------------------+ 
Path 2031: MET Setup Check with Pin mem_rdata_q_reg[16]/CK 
Endpoint:   mem_rdata_q_reg[16]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[16]         (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.000
- Setup                         0.074
+ Phase Shift                   0.400
= Required Time                 0.326
- Arrival Time                  0.003
= Slack Time                    0.323
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------+ 
     |      Instance       |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                     |                 |         |       |  Time   |   Time   | 
     |---------------------+-----------------+---------+-------+---------+----------| 
     |                     | mem_rdata[16] v |         |       |   0.000 |    0.323 | 
     | mem_rdata_q_reg[16] | D v             | SDFF_X1 | 0.003 |   0.003 |    0.326 | 
     +------------------------------------------------------------------------------+ 
Path 2032: MET Setup Check with Pin mem_rdata_q_reg[18]/CK 
Endpoint:   mem_rdata_q_reg[18]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[18]         (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.000
- Setup                         0.074
+ Phase Shift                   0.400
= Required Time                 0.326
- Arrival Time                  0.002
= Slack Time                    0.323
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------+ 
     |      Instance       |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                     |                 |         |       |  Time   |   Time   | 
     |---------------------+-----------------+---------+-------+---------+----------| 
     |                     | mem_rdata[18] v |         |       |   0.000 |    0.323 | 
     | mem_rdata_q_reg[18] | D v             | SDFF_X1 | 0.002 |   0.002 |    0.326 | 
     +------------------------------------------------------------------------------+ 
Path 2033: MET Setup Check with Pin mem_rdata_q_reg[19]/CK 
Endpoint:   mem_rdata_q_reg[19]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[19]         (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.000
- Setup                         0.074
+ Phase Shift                   0.400
= Required Time                 0.326
- Arrival Time                  0.002
= Slack Time                    0.324
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------+ 
     |      Instance       |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                     |                 |         |       |  Time   |   Time   | 
     |---------------------+-----------------+---------+-------+---------+----------| 
     |                     | mem_rdata[19] v |         |       |   0.000 |    0.324 | 
     | mem_rdata_q_reg[19] | D v             | SDFF_X1 | 0.002 |   0.002 |    0.326 | 
     +------------------------------------------------------------------------------+ 
Path 2034: MET Setup Check with Pin mem_rdata_q_reg[29]/CK 
Endpoint:   mem_rdata_q_reg[29]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[29]         (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.000
- Setup                         0.074
+ Phase Shift                   0.400
= Required Time                 0.327
- Arrival Time                  0.003
= Slack Time                    0.324
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------+ 
     |      Instance       |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                     |                 |         |       |  Time   |   Time   | 
     |---------------------+-----------------+---------+-------+---------+----------| 
     |                     | mem_rdata[29] v |         |       |   0.000 |    0.324 | 
     | mem_rdata_q_reg[29] | D v             | SDFF_X1 | 0.003 |   0.003 |    0.327 | 
     +------------------------------------------------------------------------------+ 
Path 2035: MET Setup Check with Pin mem_rdata_q_reg[28]/CK 
Endpoint:   mem_rdata_q_reg[28]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[28]         (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.000
- Setup                         0.074
+ Phase Shift                   0.400
= Required Time                 0.327
- Arrival Time                  0.003
= Slack Time                    0.324
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------+ 
     |      Instance       |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                     |                 |         |       |  Time   |   Time   | 
     |---------------------+-----------------+---------+-------+---------+----------| 
     |                     | mem_rdata[28] v |         |       |   0.000 |    0.324 | 
     | mem_rdata_q_reg[28] | D v             | SDFF_X1 | 0.003 |   0.003 |    0.327 | 
     +------------------------------------------------------------------------------+ 
Path 2036: MET Setup Check with Pin mem_rdata_q_reg[31]/CK 
Endpoint:   mem_rdata_q_reg[31]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[31]         (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.000
- Setup                         0.074
+ Phase Shift                   0.400
= Required Time                 0.327
- Arrival Time                  0.003
= Slack Time                    0.324
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------+ 
     |      Instance       |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                     |                 |         |       |  Time   |   Time   | 
     |---------------------+-----------------+---------+-------+---------+----------| 
     |                     | mem_rdata[31] v |         |       |   0.000 |    0.324 | 
     | mem_rdata_q_reg[31] | D v             | SDFF_X1 | 0.003 |   0.003 |    0.327 | 
     +------------------------------------------------------------------------------+ 
Path 2037: MET Setup Check with Pin mem_rdata_q_reg[30]/CK 
Endpoint:   mem_rdata_q_reg[30]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[30]         (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.000
- Setup                         0.074
+ Phase Shift                   0.400
= Required Time                 0.327
- Arrival Time                  0.003
= Slack Time                    0.324
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------+ 
     |      Instance       |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                     |                 |         |       |  Time   |   Time   | 
     |---------------------+-----------------+---------+-------+---------+----------| 
     |                     | mem_rdata[30] v |         |       |   0.000 |    0.324 | 
     | mem_rdata_q_reg[30] | D v             | SDFF_X1 | 0.003 |   0.003 |    0.327 | 
     +------------------------------------------------------------------------------+ 
Path 2038: MET Setup Check with Pin mem_rdata_q_reg[10]/CK 
Endpoint:   mem_rdata_q_reg[10]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[10]         (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.016
- Setup                         0.074
+ Phase Shift                   0.400
= Required Time                 0.342
- Arrival Time                  0.002
= Slack Time                    0.340
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------+ 
     |      Instance       |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                     |                 |         |       |  Time   |   Time   | 
     |---------------------+-----------------+---------+-------+---------+----------| 
     |                     | mem_rdata[10] v |         |       |   0.000 |    0.340 | 
     | mem_rdata_q_reg[10] | D v             | SDFF_X1 | 0.002 |   0.002 |    0.342 | 
     +------------------------------------------------------------------------------+ 
Path 2039: MET Setup Check with Pin mem_rdata_q_reg[8]/CK 
Endpoint:   mem_rdata_q_reg[8]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[8]         (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.017
- Setup                         0.074
+ Phase Shift                   0.400
= Required Time                 0.343
- Arrival Time                  0.003
= Slack Time                    0.340
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------+ 
     |      Instance      |      Arc       |  Cell   | Delay | Arrival | Required | 
     |                    |                |         |       |  Time   |   Time   | 
     |--------------------+----------------+---------+-------+---------+----------| 
     |                    | mem_rdata[8] v |         |       |   0.000 |    0.340 | 
     | mem_rdata_q_reg[8] | D v            | SDFF_X1 | 0.003 |   0.003 |    0.343 | 
     +----------------------------------------------------------------------------+ 
Path 2040: MET Setup Check with Pin mem_rdata_q_reg[11]/CK 
Endpoint:   mem_rdata_q_reg[11]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[11]         (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.016
- Setup                         0.074
+ Phase Shift                   0.400
= Required Time                 0.342
- Arrival Time                  0.002
= Slack Time                    0.340
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------+ 
     |      Instance       |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                     |                 |         |       |  Time   |   Time   | 
     |---------------------+-----------------+---------+-------+---------+----------| 
     |                     | mem_rdata[11] v |         |       |   0.000 |    0.340 | 
     | mem_rdata_q_reg[11] | D v             | SDFF_X1 | 0.002 |   0.002 |    0.342 | 
     +------------------------------------------------------------------------------+ 
Path 2041: MET Setup Check with Pin mem_rdata_q_reg[9]/CK 
Endpoint:   mem_rdata_q_reg[9]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[9]         (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.016
- Setup                         0.074
+ Phase Shift                   0.400
= Required Time                 0.342
- Arrival Time                  0.002
= Slack Time                    0.340
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------+ 
     |      Instance      |      Arc       |  Cell   | Delay | Arrival | Required | 
     |                    |                |         |       |  Time   |   Time   | 
     |--------------------+----------------+---------+-------+---------+----------| 
     |                    | mem_rdata[9] v |         |       |   0.000 |    0.340 | 
     | mem_rdata_q_reg[9] | D v            | SDFF_X1 | 0.002 |   0.002 |    0.342 | 
     +----------------------------------------------------------------------------+ 

