
*** Running vivado
    with args -log adau1761_test.vds -m64 -mode batch -messageDb vivado.pb -notrace -source adau1761_test.tcl

WARNING: Default location for XILINX_VIVADO_HLS not found: 

****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source adau1761_test.tcl -notrace
Command: synth_design -top adau1761_test -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1063.766 ; gain = 154.520 ; free physical = 474 ; free virtual = 15687
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'adau1761_test' [/afs/ece.cmu.edu/usr/cmbarker/Downloads/dsp_base_project/adau1761_test.vhd:30]
INFO: [Synth 8-3491] module 'file_gen' declared at '/afs/ece.cmu.edu/usr/cmbarker/Private/Atari7800/lab3sound/lab3sound.srcs/sources_1/new/file_gen.vhd:35' bound to instance 'file_src' of component 'file_gen' [/afs/ece.cmu.edu/usr/cmbarker/Downloads/dsp_base_project/adau1761_test.vhd:132]
INFO: [Synth 8-638] synthesizing module 'file_gen' [/afs/ece.cmu.edu/usr/cmbarker/Private/Atari7800/lab3sound/lab3sound.srcs/sources_1/new/file_gen.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'file_gen' (1#1) [/afs/ece.cmu.edu/usr/cmbarker/Private/Atari7800/lab3sound/lab3sound.srcs/sources_1/new/file_gen.vhd:41]
	Parameter data_width bound to: 21 - type: integer 
	Parameter window_width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'low_pass_moving_sum' declared at '/afs/ece.cmu.edu/usr/cmbarker/Downloads/dsp_base_project/low_pass_moving_sum.vhd:19' bound to instance 'lpms1_l' of component 'low_pass_moving_sum' [/afs/ece.cmu.edu/usr/cmbarker/Downloads/dsp_base_project/adau1761_test.vhd:135]
INFO: [Synth 8-638] synthesizing module 'low_pass_moving_sum' [/afs/ece.cmu.edu/usr/cmbarker/Downloads/dsp_base_project/low_pass_moving_sum.vhd:28]
	Parameter data_width bound to: 21 - type: integer 
	Parameter window_width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'low_pass_moving_sum' (2#1) [/afs/ece.cmu.edu/usr/cmbarker/Downloads/dsp_base_project/low_pass_moving_sum.vhd:28]
	Parameter data_width bound to: 21 - type: integer 
	Parameter window_width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'low_pass_moving_sum' declared at '/afs/ece.cmu.edu/usr/cmbarker/Downloads/dsp_base_project/low_pass_moving_sum.vhd:19' bound to instance 'lpms1_r' of component 'low_pass_moving_sum' [/afs/ece.cmu.edu/usr/cmbarker/Downloads/dsp_base_project/adau1761_test.vhd:136]
	Parameter data_width bound to: 21 - type: integer 
	Parameter window_width bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'low_pass_moving_sum' declared at '/afs/ece.cmu.edu/usr/cmbarker/Downloads/dsp_base_project/low_pass_moving_sum.vhd:19' bound to instance 'lpms2_l' of component 'low_pass_moving_sum' [/afs/ece.cmu.edu/usr/cmbarker/Downloads/dsp_base_project/adau1761_test.vhd:137]
INFO: [Synth 8-638] synthesizing module 'low_pass_moving_sum__parameterized2' [/afs/ece.cmu.edu/usr/cmbarker/Downloads/dsp_base_project/low_pass_moving_sum.vhd:28]
	Parameter data_width bound to: 21 - type: integer 
	Parameter window_width bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'low_pass_moving_sum__parameterized2' (2#1) [/afs/ece.cmu.edu/usr/cmbarker/Downloads/dsp_base_project/low_pass_moving_sum.vhd:28]
	Parameter data_width bound to: 21 - type: integer 
	Parameter window_width bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'low_pass_moving_sum' declared at '/afs/ece.cmu.edu/usr/cmbarker/Downloads/dsp_base_project/low_pass_moving_sum.vhd:19' bound to instance 'lpms2_r' of component 'low_pass_moving_sum' [/afs/ece.cmu.edu/usr/cmbarker/Downloads/dsp_base_project/adau1761_test.vhd:138]
INFO: [Synth 8-638] synthesizing module 'low_pass_moving_sum__parameterized4' [/afs/ece.cmu.edu/usr/cmbarker/Downloads/dsp_base_project/low_pass_moving_sum.vhd:28]
	Parameter data_width bound to: 21 - type: integer 
	Parameter window_width bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'low_pass_moving_sum__parameterized4' (2#1) [/afs/ece.cmu.edu/usr/cmbarker/Downloads/dsp_base_project/low_pass_moving_sum.vhd:28]
	Parameter data_width bound to: 21 - type: integer 
	Parameter window_width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'low_pass_moving_sum' declared at '/afs/ece.cmu.edu/usr/cmbarker/Downloads/dsp_base_project/low_pass_moving_sum.vhd:19' bound to instance 'lpms3_l' of component 'low_pass_moving_sum' [/afs/ece.cmu.edu/usr/cmbarker/Downloads/dsp_base_project/adau1761_test.vhd:139]
INFO: [Synth 8-638] synthesizing module 'low_pass_moving_sum__parameterized6' [/afs/ece.cmu.edu/usr/cmbarker/Downloads/dsp_base_project/low_pass_moving_sum.vhd:28]
	Parameter data_width bound to: 21 - type: integer 
	Parameter window_width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'low_pass_moving_sum__parameterized6' (2#1) [/afs/ece.cmu.edu/usr/cmbarker/Downloads/dsp_base_project/low_pass_moving_sum.vhd:28]
	Parameter data_width bound to: 21 - type: integer 
	Parameter window_width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'low_pass_moving_sum' declared at '/afs/ece.cmu.edu/usr/cmbarker/Downloads/dsp_base_project/low_pass_moving_sum.vhd:19' bound to instance 'lpms3_r' of component 'low_pass_moving_sum' [/afs/ece.cmu.edu/usr/cmbarker/Downloads/dsp_base_project/adau1761_test.vhd:140]
INFO: [Synth 8-638] synthesizing module 'low_pass_moving_sum__parameterized8' [/afs/ece.cmu.edu/usr/cmbarker/Downloads/dsp_base_project/low_pass_moving_sum.vhd:28]
	Parameter data_width bound to: 21 - type: integer 
	Parameter window_width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'low_pass_moving_sum__parameterized8' (2#1) [/afs/ece.cmu.edu/usr/cmbarker/Downloads/dsp_base_project/low_pass_moving_sum.vhd:28]
INFO: [Synth 8-3491] module 'clocking' declared at '/afs/ece.cmu.edu/usr/cmbarker/Downloads/dsp_base_project/clocking.vhd:74' bound to instance 'i_clocking' of component 'clocking' [/afs/ece.cmu.edu/usr/cmbarker/Downloads/dsp_base_project/adau1761_test.vhd:146]
INFO: [Synth 8-638] synthesizing module 'clocking' [/afs/ece.cmu.edu/usr/cmbarker/Downloads/dsp_base_project/clocking.vhd:86]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'clkin1_buf' to cell 'IBUFG' [/afs/ece.cmu.edu/usr/cmbarker/Downloads/dsp_base_project/clocking.vhd:119]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 49.500000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 20.625000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT4_CASCADE bound to: 0 - type: bool 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: 0 - type: bool 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 5 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.000000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: 0 - type: bool 
INFO: [Synth 8-113] binding component instance 'mmcm_adv_inst' to cell 'MMCME2_ADV' [/afs/ece.cmu.edu/usr/cmbarker/Downloads/dsp_base_project/clocking.vhd:130]
INFO: [Synth 8-113] binding component instance 'clkf_buf' to cell 'BUFG' [/afs/ece.cmu.edu/usr/cmbarker/Downloads/dsp_base_project/clocking.vhd:189]
INFO: [Synth 8-113] binding component instance 'clkout1_buf' to cell 'BUFG' [/afs/ece.cmu.edu/usr/cmbarker/Downloads/dsp_base_project/clocking.vhd:195]
INFO: [Synth 8-256] done synthesizing module 'clocking' (3#1) [/afs/ece.cmu.edu/usr/cmbarker/Downloads/dsp_base_project/clocking.vhd:86]
INFO: [Synth 8-3491] module 'adau1761_izedboard' declared at '/afs/ece.cmu.edu/usr/cmbarker/Downloads/dsp_base_project/adau1761_izedboard.vhd:26' bound to instance 'Inst_adau1761_izedboard' of component 'adau1761_izedboard' [/afs/ece.cmu.edu/usr/cmbarker/Downloads/dsp_base_project/adau1761_test.vhd:153]
INFO: [Synth 8-638] synthesizing module 'adau1761_izedboard' [/afs/ece.cmu.edu/usr/cmbarker/Downloads/dsp_base_project/adau1761_izedboard.vhd:45]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'i_i2s_sda_obuf' to cell 'IOBUF' [/afs/ece.cmu.edu/usr/cmbarker/Downloads/dsp_base_project/adau1761_izedboard.vhd:128]
INFO: [Synth 8-3491] module 'i2c' declared at '/afs/ece.cmu.edu/usr/cmbarker/Downloads/dsp_base_project/i2c.vhd:9' bound to instance 'Inst_i2c' of component 'i2c' [/afs/ece.cmu.edu/usr/cmbarker/Downloads/dsp_base_project/adau1761_izedboard.vhd:136]
INFO: [Synth 8-638] synthesizing module 'i2c' [/afs/ece.cmu.edu/usr/cmbarker/Downloads/dsp_base_project/i2c.vhd:17]
INFO: [Synth 8-3491] module 'adau1761_configuraiton_data' declared at '/afs/ece.cmu.edu/usr/cmbarker/Downloads/dsp_base_project/adau1761_configuraiton_data.vhd:13' bound to instance 'Inst_adau1761_configuraiton_data' of component 'adau1761_configuraiton_data' [/afs/ece.cmu.edu/usr/cmbarker/Downloads/dsp_base_project/i2c.vhd:52]
INFO: [Synth 8-638] synthesizing module 'adau1761_configuraiton_data' [/afs/ece.cmu.edu/usr/cmbarker/Downloads/dsp_base_project/adau1761_configuraiton_data.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'adau1761_configuraiton_data' (4#1) [/afs/ece.cmu.edu/usr/cmbarker/Downloads/dsp_base_project/adau1761_configuraiton_data.vhd:19]
	Parameter clk_divide bound to: 8'b01111000 
INFO: [Synth 8-3491] module 'i3c2' declared at '/afs/ece.cmu.edu/usr/cmbarker/Downloads/dsp_base_project/i3c2.vhd:18' bound to instance 'Inst_i3c2' of component 'i3c2' [/afs/ece.cmu.edu/usr/cmbarker/Downloads/dsp_base_project/i2c.vhd:58]
INFO: [Synth 8-638] synthesizing module 'i3c2' [/afs/ece.cmu.edu/usr/cmbarker/Downloads/dsp_base_project/i3c2.vhd:38]
	Parameter clk_divide bound to: 8'b01111000 
INFO: [Synth 8-256] done synthesizing module 'i3c2' (5#1) [/afs/ece.cmu.edu/usr/cmbarker/Downloads/dsp_base_project/i3c2.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'i2c' (6#1) [/afs/ece.cmu.edu/usr/cmbarker/Downloads/dsp_base_project/i2c.vhd:17]
INFO: [Synth 8-3491] module 'ADAU1761_interface' declared at '/afs/ece.cmu.edu/usr/cmbarker/Downloads/dsp_base_project/ADAU1761_interface.vhd:11' bound to instance 'i_ADAU1761_interface' of component 'ADAU1761_interface' [/afs/ece.cmu.edu/usr/cmbarker/Downloads/dsp_base_project/adau1761_izedboard.vhd:144]
INFO: [Synth 8-638] synthesizing module 'ADAU1761_interface' [/afs/ece.cmu.edu/usr/cmbarker/Downloads/dsp_base_project/ADAU1761_interface.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'ADAU1761_interface' (7#1) [/afs/ece.cmu.edu/usr/cmbarker/Downloads/dsp_base_project/ADAU1761_interface.vhd:16]
INFO: [Synth 8-3491] module 'i2s_data_interface' declared at '/afs/ece.cmu.edu/usr/cmbarker/Downloads/dsp_base_project/i2s_data_interface.vhd:13' bound to instance 'Inst_i2s_data_interface' of component 'i2s_data_interface' [/afs/ece.cmu.edu/usr/cmbarker/Downloads/dsp_base_project/adau1761_izedboard.vhd:149]
INFO: [Synth 8-638] synthesizing module 'i2s_data_interface' [/afs/ece.cmu.edu/usr/cmbarker/Downloads/dsp_base_project/i2s_data_interface.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'i2s_data_interface' (8#1) [/afs/ece.cmu.edu/usr/cmbarker/Downloads/dsp_base_project/i2s_data_interface.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'adau1761_izedboard' (9#1) [/afs/ece.cmu.edu/usr/cmbarker/Downloads/dsp_base_project/adau1761_izedboard.vhd:45]
INFO: [Synth 8-3491] module 'dsp_block' declared at '/afs/ece.cmu.edu/usr/cmbarker/Downloads/dsp_base_project/dsp_block.vhd:10' bound to instance 'Inst_dsp_block' of component 'dsp_block' [/afs/ece.cmu.edu/usr/cmbarker/Downloads/dsp_base_project/adau1761_test.vhd:171]
INFO: [Synth 8-638] synthesizing module 'dsp_block' [/afs/ece.cmu.edu/usr/cmbarker/Downloads/dsp_base_project/dsp_block.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'dsp_block' (10#1) [/afs/ece.cmu.edu/usr/cmbarker/Downloads/dsp_base_project/dsp_block.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'adau1761_test' (11#1) [/afs/ece.cmu.edu/usr/cmbarker/Downloads/dsp_base_project/adau1761_test.vhd:30]
WARNING: [Synth 8-3331] design adau1761_test has unconnected port sw[7]
WARNING: [Synth 8-3331] design adau1761_test has unconnected port sw[6]
WARNING: [Synth 8-3331] design adau1761_test has unconnected port sw[5]
WARNING: [Synth 8-3331] design adau1761_test has unconnected port sw[4]
WARNING: [Synth 8-3331] design adau1761_test has unconnected port sw[3]
WARNING: [Synth 8-3331] design adau1761_test has unconnected port sw[2]
WARNING: [Synth 8-3331] design adau1761_test has unconnected port sw[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1100.055 ; gain = 190.809 ; free physical = 448 ; free virtual = 15648
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1100.055 ; gain = 190.809 ; free physical = 448 ; free virtual = 15648
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/afs/ece.cmu.edu/usr/cmbarker/Private/Atari7800/lab3sound/lab3sound.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [/afs/ece.cmu.edu/usr/cmbarker/Private/Atari7800/lab3sound/lab3sound.srcs/constrs_1/new/constraints.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IBUFG => IBUF: 1 instances
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1452.750 ; gain = 0.000 ; free physical = 293 ; free virtual = 15462
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1452.750 ; gain = 543.504 ; free physical = 307 ; free virtual = 15461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1452.750 ; gain = 543.504 ; free physical = 307 ; free virtual = 15461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1452.750 ; gain = 543.504 ; free physical = 307 ; free virtual = 15461
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "sine_src" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'debug_scl_reg' into 'i2c_scl_reg' [/afs/ece.cmu.edu/usr/cmbarker/Downloads/dsp_base_project/i3c2.vhd:129]
INFO: [Synth 8-5544] ROM "i2c_started" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "i2c_scl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i2c_scl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i2c_sda_t" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i2c_sda_t" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bitcount" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "i2c_bits_left" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "new_sample" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sr_in" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i2s_d_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1452.750 ; gain = 543.504 ; free physical = 293 ; free virtual = 15447
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     21 Bit       Adders := 6     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              672 Bit    Registers := 2     
	              336 Bit    Registers := 2     
	              168 Bit    Registers := 2     
	              127 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               21 Bit    Registers := 6     
	               16 Bit    Registers := 4     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 13    
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	 257 Input     16 Bit        Muxes := 1     
	  21 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   6 Input     16 Bit        Muxes := 1     
	  13 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   6 Input     10 Bit        Muxes := 1     
	  13 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   6 Input      9 Bit        Muxes := 1     
	  13 Input      9 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 9     
	   4 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 2     
	  13 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 6     
	  19 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 27    
	   6 Input      1 Bit        Muxes := 16    
	  14 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module file_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	 257 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module low_pass_moving_sum 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     21 Bit       Adders := 1     
+---Registers : 
	              168 Bit    Registers := 1     
	               21 Bit    Registers := 1     
Module low_pass_moving_sum__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     21 Bit       Adders := 1     
+---Registers : 
	              336 Bit    Registers := 1     
	               21 Bit    Registers := 1     
Module low_pass_moving_sum__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     21 Bit       Adders := 1     
+---Registers : 
	              336 Bit    Registers := 1     
	               21 Bit    Registers := 1     
Module low_pass_moving_sum__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     21 Bit       Adders := 1     
+---Registers : 
	              672 Bit    Registers := 1     
	               21 Bit    Registers := 1     
Module low_pass_moving_sum__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     21 Bit       Adders := 1     
+---Registers : 
	              672 Bit    Registers := 1     
	               21 Bit    Registers := 1     
Module adau1761_configuraiton_data 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module i3c2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	  21 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   6 Input     16 Bit        Muxes := 1     
	  13 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   6 Input     10 Bit        Muxes := 1     
	  13 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   6 Input      9 Bit        Muxes := 1     
	  13 Input      9 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 8     
	   4 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 2     
	  13 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 6     
	  19 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 23    
	   6 Input      1 Bit        Muxes := 16    
	  14 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
Module ADAU1761_interface 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module i2s_data_interface 
Detailed RTL Component Info : 
+---Registers : 
	              127 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1452.750 ; gain = 543.504 ; free physical = 293 ; free virtual = 15447
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "Inst_i2c/Inst_i3c2/i2c_scl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Inst_i2c/Inst_i3c2/bitcount" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Inst_i2c/Inst_i3c2/i2c_scl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Inst_i2c/Inst_i3c2/state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Inst_i2c/Inst_i3c2/state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Inst_i2c/Inst_i3c2/i2c_sda_t" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design adau1761_test has unconnected port sw[7]
WARNING: [Synth 8-3331] design adau1761_test has unconnected port sw[6]
WARNING: [Synth 8-3331] design adau1761_test has unconnected port sw[5]
WARNING: [Synth 8-3331] design adau1761_test has unconnected port sw[4]
WARNING: [Synth 8-3331] design adau1761_test has unconnected port sw[3]
WARNING: [Synth 8-3331] design adau1761_test has unconnected port sw[2]
WARNING: [Synth 8-3331] design adau1761_test has unconnected port sw[1]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1452.750 ; gain = 543.504 ; free physical = 293 ; free virtual = 15447
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1452.750 ; gain = 543.504 ; free physical = 293 ; free virtual = 15447

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+----------------------------+------------+---------------+----------------+
|Module Name                 | RTL Object | Depth x Width | Implemented As | 
+----------------------------+------------+---------------+----------------+
|adau1761_configuraiton_data | extrom     | 1024x9        | Block RAM      | 
|adau1761_izedboard          | extrom     | 1024x9        | Block RAM      | 
+----------------------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\file_src/plusOp_inferred /\file_src/index_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\file_src/plusOp_inferred /\file_src/index_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\file_src/index_reg_rep[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\file_src/index_reg_rep[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[23] )
WARNING: [Synth 8-3332] Sequential element (\file_src/index_reg_rep[1] ) is unused and will be removed from module adau1761_test.
WARNING: [Synth 8-3332] Sequential element (\file_src/index_reg_rep[0] ) is unused and will be removed from module adau1761_test.
WARNING: [Synth 8-3332] Sequential element (\file_src/index_reg[1] ) is unused and will be removed from module adau1761_test.
WARNING: [Synth 8-3332] Sequential element (\file_src/index_reg[0] ) is unused and will be removed from module adau1761_test.
WARNING: [Synth 8-3332] Sequential element (\lpms1_l/delay_line_reg[167] ) is unused and will be removed from module adau1761_test.
WARNING: [Synth 8-3332] Sequential element (\lpms1_l/delay_line_reg[166] ) is unused and will be removed from module adau1761_test.
WARNING: [Synth 8-3332] Sequential element (\lpms1_l/delay_line_reg[165] ) is unused and will be removed from module adau1761_test.
WARNING: [Synth 8-3332] Sequential element (\lpms1_l/delay_line_reg[164] ) is unused and will be removed from module adau1761_test.
WARNING: [Synth 8-3332] Sequential element (\lpms1_l/delay_line_reg[163] ) is unused and will be removed from module adau1761_test.
WARNING: [Synth 8-3332] Sequential element (\lpms1_l/delay_line_reg[162] ) is unused and will be removed from module adau1761_test.
WARNING: [Synth 8-3332] Sequential element (\lpms1_l/delay_line_reg[161] ) is unused and will be removed from module adau1761_test.
WARNING: [Synth 8-3332] Sequential element (\lpms1_l/delay_line_reg[160] ) is unused and will be removed from module adau1761_test.
WARNING: [Synth 8-3332] Sequential element (\lpms1_l/delay_line_reg[159] ) is unused and will be removed from module adau1761_test.
WARNING: [Synth 8-3332] Sequential element (\lpms1_l/delay_line_reg[158] ) is unused and will be removed from module adau1761_test.
WARNING: [Synth 8-3332] Sequential element (\lpms1_l/delay_line_reg[157] ) is unused and will be removed from module adau1761_test.
WARNING: [Synth 8-3332] Sequential element (\lpms1_l/delay_line_reg[156] ) is unused and will be removed from module adau1761_test.
WARNING: [Synth 8-3332] Sequential element (\lpms1_l/delay_line_reg[155] ) is unused and will be removed from module adau1761_test.
WARNING: [Synth 8-3332] Sequential element (\lpms1_l/delay_line_reg[154] ) is unused and will be removed from module adau1761_test.
WARNING: [Synth 8-3332] Sequential element (\lpms1_l/delay_line_reg[153] ) is unused and will be removed from module adau1761_test.
WARNING: [Synth 8-3332] Sequential element (\lpms1_l/delay_line_reg[152] ) is unused and will be removed from module adau1761_test.
WARNING: [Synth 8-3332] Sequential element (\lpms1_l/delay_line_reg[151] ) is unused and will be removed from module adau1761_test.
WARNING: [Synth 8-3332] Sequential element (\lpms1_l/delay_line_reg[150] ) is unused and will be removed from module adau1761_test.
WARNING: [Synth 8-3332] Sequential element (\lpms1_l/delay_line_reg[149] ) is unused and will be removed from module adau1761_test.
WARNING: [Synth 8-3332] Sequential element (\lpms1_l/delay_line_reg[148] ) is unused and will be removed from module adau1761_test.
WARNING: [Synth 8-3332] Sequential element (\lpms1_l/delay_line_reg[147] ) is unused and will be removed from module adau1761_test.
WARNING: [Synth 8-3332] Sequential element (\lpms1_l/delay_line_reg[146] ) is unused and will be removed from module adau1761_test.
WARNING: [Synth 8-3332] Sequential element (\lpms1_l/delay_line_reg[145] ) is unused and will be removed from module adau1761_test.
WARNING: [Synth 8-3332] Sequential element (\lpms1_l/delay_line_reg[144] ) is unused and will be removed from module adau1761_test.
WARNING: [Synth 8-3332] Sequential element (\lpms1_l/delay_line_reg[143] ) is unused and will be removed from module adau1761_test.
WARNING: [Synth 8-3332] Sequential element (\lpms1_l/delay_line_reg[142] ) is unused and will be removed from module adau1761_test.
WARNING: [Synth 8-3332] Sequential element (\lpms1_l/delay_line_reg[141] ) is unused and will be removed from module adau1761_test.
WARNING: [Synth 8-3332] Sequential element (\lpms1_l/delay_line_reg[140] ) is unused and will be removed from module adau1761_test.
WARNING: [Synth 8-3332] Sequential element (\lpms1_l/delay_line_reg[139] ) is unused and will be removed from module adau1761_test.
WARNING: [Synth 8-3332] Sequential element (\lpms1_l/delay_line_reg[138] ) is unused and will be removed from module adau1761_test.
WARNING: [Synth 8-3332] Sequential element (\lpms1_l/delay_line_reg[137] ) is unused and will be removed from module adau1761_test.
WARNING: [Synth 8-3332] Sequential element (\lpms1_l/delay_line_reg[136] ) is unused and will be removed from module adau1761_test.
WARNING: [Synth 8-3332] Sequential element (\lpms1_l/delay_line_reg[135] ) is unused and will be removed from module adau1761_test.
WARNING: [Synth 8-3332] Sequential element (\lpms1_l/delay_line_reg[134] ) is unused and will be removed from module adau1761_test.
WARNING: [Synth 8-3332] Sequential element (\lpms1_l/delay_line_reg[133] ) is unused and will be removed from module adau1761_test.
WARNING: [Synth 8-3332] Sequential element (\lpms1_l/delay_line_reg[132] ) is unused and will be removed from module adau1761_test.
WARNING: [Synth 8-3332] Sequential element (\lpms1_l/delay_line_reg[131] ) is unused and will be removed from module adau1761_test.
WARNING: [Synth 8-3332] Sequential element (\lpms1_l/delay_line_reg[130] ) is unused and will be removed from module adau1761_test.
WARNING: [Synth 8-3332] Sequential element (\lpms1_l/delay_line_reg[129] ) is unused and will be removed from module adau1761_test.
WARNING: [Synth 8-3332] Sequential element (\lpms1_l/delay_line_reg[128] ) is unused and will be removed from module adau1761_test.
WARNING: [Synth 8-3332] Sequential element (\lpms1_l/delay_line_reg[127] ) is unused and will be removed from module adau1761_test.
WARNING: [Synth 8-3332] Sequential element (\lpms1_l/delay_line_reg[126] ) is unused and will be removed from module adau1761_test.
WARNING: [Synth 8-3332] Sequential element (\lpms1_l/delay_line_reg[125] ) is unused and will be removed from module adau1761_test.
WARNING: [Synth 8-3332] Sequential element (\lpms1_l/delay_line_reg[124] ) is unused and will be removed from module adau1761_test.
WARNING: [Synth 8-3332] Sequential element (\lpms1_l/delay_line_reg[123] ) is unused and will be removed from module adau1761_test.
WARNING: [Synth 8-3332] Sequential element (\lpms1_l/delay_line_reg[122] ) is unused and will be removed from module adau1761_test.
WARNING: [Synth 8-3332] Sequential element (\lpms1_l/delay_line_reg[121] ) is unused and will be removed from module adau1761_test.
WARNING: [Synth 8-3332] Sequential element (\lpms1_l/delay_line_reg[120] ) is unused and will be removed from module adau1761_test.
WARNING: [Synth 8-3332] Sequential element (\lpms1_l/delay_line_reg[119] ) is unused and will be removed from module adau1761_test.
WARNING: [Synth 8-3332] Sequential element (\lpms1_l/delay_line_reg[118] ) is unused and will be removed from module adau1761_test.
WARNING: [Synth 8-3332] Sequential element (\lpms1_l/delay_line_reg[117] ) is unused and will be removed from module adau1761_test.
WARNING: [Synth 8-3332] Sequential element (\lpms1_l/delay_line_reg[116] ) is unused and will be removed from module adau1761_test.
WARNING: [Synth 8-3332] Sequential element (\lpms1_l/delay_line_reg[115] ) is unused and will be removed from module adau1761_test.
WARNING: [Synth 8-3332] Sequential element (\lpms1_l/delay_line_reg[114] ) is unused and will be removed from module adau1761_test.
WARNING: [Synth 8-3332] Sequential element (\lpms1_l/delay_line_reg[113] ) is unused and will be removed from module adau1761_test.
WARNING: [Synth 8-3332] Sequential element (\lpms1_l/delay_line_reg[112] ) is unused and will be removed from module adau1761_test.
WARNING: [Synth 8-3332] Sequential element (\lpms1_l/delay_line_reg[111] ) is unused and will be removed from module adau1761_test.
WARNING: [Synth 8-3332] Sequential element (\lpms1_l/delay_line_reg[110] ) is unused and will be removed from module adau1761_test.
WARNING: [Synth 8-3332] Sequential element (\lpms1_l/delay_line_reg[109] ) is unused and will be removed from module adau1761_test.
WARNING: [Synth 8-3332] Sequential element (\lpms1_l/delay_line_reg[108] ) is unused and will be removed from module adau1761_test.
WARNING: [Synth 8-3332] Sequential element (\lpms1_l/delay_line_reg[107] ) is unused and will be removed from module adau1761_test.
WARNING: [Synth 8-3332] Sequential element (\lpms1_l/delay_line_reg[106] ) is unused and will be removed from module adau1761_test.
WARNING: [Synth 8-3332] Sequential element (\lpms1_l/delay_line_reg[105] ) is unused and will be removed from module adau1761_test.
WARNING: [Synth 8-3332] Sequential element (\lpms1_l/delay_line_reg[104] ) is unused and will be removed from module adau1761_test.
WARNING: [Synth 8-3332] Sequential element (\lpms1_l/delay_line_reg[103] ) is unused and will be removed from module adau1761_test.
WARNING: [Synth 8-3332] Sequential element (\lpms1_l/delay_line_reg[102] ) is unused and will be removed from module adau1761_test.
WARNING: [Synth 8-3332] Sequential element (\lpms1_l/delay_line_reg[101] ) is unused and will be removed from module adau1761_test.
WARNING: [Synth 8-3332] Sequential element (\lpms1_l/delay_line_reg[100] ) is unused and will be removed from module adau1761_test.
WARNING: [Synth 8-3332] Sequential element (\lpms1_l/delay_line_reg[99] ) is unused and will be removed from module adau1761_test.
WARNING: [Synth 8-3332] Sequential element (\lpms1_l/delay_line_reg[98] ) is unused and will be removed from module adau1761_test.
WARNING: [Synth 8-3332] Sequential element (\lpms1_l/delay_line_reg[97] ) is unused and will be removed from module adau1761_test.
WARNING: [Synth 8-3332] Sequential element (\lpms1_l/delay_line_reg[96] ) is unused and will be removed from module adau1761_test.
WARNING: [Synth 8-3332] Sequential element (\lpms1_l/delay_line_reg[95] ) is unused and will be removed from module adau1761_test.
WARNING: [Synth 8-3332] Sequential element (\lpms1_l/delay_line_reg[94] ) is unused and will be removed from module adau1761_test.
WARNING: [Synth 8-3332] Sequential element (\lpms1_l/delay_line_reg[93] ) is unused and will be removed from module adau1761_test.
WARNING: [Synth 8-3332] Sequential element (\lpms1_l/delay_line_reg[92] ) is unused and will be removed from module adau1761_test.
WARNING: [Synth 8-3332] Sequential element (\lpms1_l/delay_line_reg[91] ) is unused and will be removed from module adau1761_test.
WARNING: [Synth 8-3332] Sequential element (\lpms1_l/delay_line_reg[90] ) is unused and will be removed from module adau1761_test.
WARNING: [Synth 8-3332] Sequential element (\lpms1_l/delay_line_reg[89] ) is unused and will be removed from module adau1761_test.
WARNING: [Synth 8-3332] Sequential element (\lpms1_l/delay_line_reg[88] ) is unused and will be removed from module adau1761_test.
WARNING: [Synth 8-3332] Sequential element (\lpms1_l/delay_line_reg[87] ) is unused and will be removed from module adau1761_test.
WARNING: [Synth 8-3332] Sequential element (\lpms1_l/delay_line_reg[86] ) is unused and will be removed from module adau1761_test.
WARNING: [Synth 8-3332] Sequential element (\lpms1_l/delay_line_reg[85] ) is unused and will be removed from module adau1761_test.
WARNING: [Synth 8-3332] Sequential element (\lpms1_l/delay_line_reg[84] ) is unused and will be removed from module adau1761_test.
WARNING: [Synth 8-3332] Sequential element (\lpms1_l/delay_line_reg[83] ) is unused and will be removed from module adau1761_test.
WARNING: [Synth 8-3332] Sequential element (\lpms1_l/delay_line_reg[82] ) is unused and will be removed from module adau1761_test.
WARNING: [Synth 8-3332] Sequential element (\lpms1_l/delay_line_reg[81] ) is unused and will be removed from module adau1761_test.
WARNING: [Synth 8-3332] Sequential element (\lpms1_l/delay_line_reg[80] ) is unused and will be removed from module adau1761_test.
WARNING: [Synth 8-3332] Sequential element (\lpms1_l/delay_line_reg[79] ) is unused and will be removed from module adau1761_test.
WARNING: [Synth 8-3332] Sequential element (\lpms1_l/delay_line_reg[78] ) is unused and will be removed from module adau1761_test.
WARNING: [Synth 8-3332] Sequential element (\lpms1_l/delay_line_reg[77] ) is unused and will be removed from module adau1761_test.
WARNING: [Synth 8-3332] Sequential element (\lpms1_l/delay_line_reg[76] ) is unused and will be removed from module adau1761_test.
WARNING: [Synth 8-3332] Sequential element (\lpms1_l/delay_line_reg[75] ) is unused and will be removed from module adau1761_test.
WARNING: [Synth 8-3332] Sequential element (\lpms1_l/delay_line_reg[74] ) is unused and will be removed from module adau1761_test.
WARNING: [Synth 8-3332] Sequential element (\lpms1_l/delay_line_reg[73] ) is unused and will be removed from module adau1761_test.
WARNING: [Synth 8-3332] Sequential element (\lpms1_l/delay_line_reg[72] ) is unused and will be removed from module adau1761_test.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1452.750 ; gain = 543.504 ; free physical = 277 ; free virtual = 15431
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1452.750 ; gain = 543.504 ; free physical = 277 ; free virtual = 15431

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1452.750 ; gain = 543.504 ; free physical = 277 ; free virtual = 15431
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1452.750 ; gain = 543.504 ; free physical = 233 ; free virtual = 15387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1452.750 ; gain = 543.504 ; free physical = 233 ; free virtual = 15387
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance \Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1452.750 ; gain = 543.504 ; free physical = 213 ; free virtual = 15367
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1452.750 ; gain = 543.504 ; free physical = 228 ; free virtual = 15367
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1452.750 ; gain = 543.504 ; free physical = 228 ; free virtual = 15367
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1452.750 ; gain = 543.504 ; free physical = 228 ; free virtual = 15367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1452.750 ; gain = 543.504 ; free physical = 228 ; free virtual = 15367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1452.750 ; gain = 543.504 ; free physical = 228 ; free virtual = 15367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register:
+--------------+-------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name   | RTL Name                                                          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+--------------+-------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|adau1761_test | Inst_adau1761_izedboard/Inst_i2s_data_interface/bclk_delay_reg[1] | 9      | 1     | NO           | YES                | YES               | 1      | 0       | 
+--------------+-------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     2|
|2     |CARRY4     |     4|
|3     |LUT1       |    16|
|4     |LUT2       |    10|
|5     |LUT3       |    22|
|6     |LUT4       |    44|
|7     |LUT5       |    33|
|8     |LUT6       |    71|
|9     |MMCME2_ADV |     1|
|10    |RAMB18E1   |     1|
|11    |SRL16E     |     1|
|12    |FDRE       |   124|
|13    |IBUF       |     3|
|14    |IBUFG      |     1|
|15    |IOBUF      |     1|
|16    |OBUF       |     5|
+------+-----------+------+

Report Instance Areas: 
+------+---------------------------------------+----------------------------+------+
|      |Instance                               |Module                      |Cells |
+------+---------------------------------------+----------------------------+------+
|1     |top                                    |                            |   339|
|2     |  Inst_adau1761_izedboard              |adau1761_izedboard          |   301|
|3     |    Inst_i2c                           |i2c                         |   226|
|4     |      Inst_adau1761_configuraiton_data |adau1761_configuraiton_data |    45|
|5     |      Inst_i3c2                        |i3c2                        |   181|
|6     |    Inst_i2s_data_interface            |i2s_data_interface          |    56|
|7     |    i_ADAU1761_interface               |ADAU1761_interface          |     2|
|8     |  file_src                             |file_gen                    |    26|
|9     |  i_clocking                           |clocking                    |     4|
+------+---------------------------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1452.750 ; gain = 543.504 ; free physical = 228 ; free virtual = 15367
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2675 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1452.750 ; gain = 74.289 ; free physical = 228 ; free virtual = 15367
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1452.750 ; gain = 543.504 ; free physical = 228 ; free virtual = 15367
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IBUFG => IBUF: 1 instances
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
114 Infos, 114 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1453.750 ; gain = 435.984 ; free physical = 228 ; free virtual = 15367
report_utilization: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1485.770 ; gain = 0.000 ; free physical = 225 ; free virtual = 15365
INFO: [Common 17-206] Exiting Vivado at Fri Oct  2 14:45:32 2015...
