$date
	Thu Aug 26 14:02:18 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module historyFSM $end
$var wire 1 ! a $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var wire 1 $ x $end
$var wire 1 % y $end
$var reg 3 & nextstate [2:0] $end
$var reg 3 ' state [2:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
b11 &
0%
0$
1#
1"
1!
$end
#5000
0"
#10000
1"
#15000
0#
0"
#20000
1$
b100 &
b11 '
1"
#25000
1#
0"
#30000
0$
b11 &
b0 '
1"
#35000
b1 &
0!
0#
0"
#40000
1$
b10 &
b1 '
1"
#45000
0"
#50000
1%
b10 '
1"
#55000
0"
#60000
1"
#65000
0$
0%
b11 &
1!
1#
0"
#70000
b0 '
1"
#75000
b1 &
0!
0"
#80000
1"
#85000
b11 &
1!
0"
#90000
1"
#95000
b1 &
0!
0"
#100000
1"
#105000
b11 &
1!
0"
#110000
1"
#115000
0"
#120000
1"
#125000
0"
#130000
1"
#135000
0#
0"
#140000
1$
b100 &
b11 '
1"
#145000
0$
b1 &
0!
0"
#150000
1$
b10 &
b1 '
1"
#155000
0"
#160000
1%
b10 '
1"
#165000
0"
#170000
1"
#175000
0$
0%
b11 &
1!
1#
0"
#180000
b0 '
1"
#185000
0"
#190000
1"
#195000
0"
#195001
