// Seed: 3128659877
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_7;
  assign id_4 = 1'b0;
  wire id_8;
endmodule
module module_1 (
    output uwire id_0,
    input wire id_1,
    input tri0 id_2
    , id_20,
    output supply1 id_3,
    output wor id_4,
    input wor id_5,
    input tri0 id_6,
    input tri1 id_7,
    input tri1 id_8,
    input wire id_9,
    input wire id_10,
    input supply1 id_11,
    input tri1 id_12,
    output tri1 id_13,
    output wor id_14,
    input wor id_15,
    input uwire id_16,
    output tri1 id_17,
    input tri id_18
);
  assign id_0 = 1 & 1'b0;
  module_0(
      id_20, id_20, id_20, id_20, id_20, id_20
  );
endmodule
