// Seed: 3403509258
module module_0 (
    output tri   id_0,
    input  uwire id_1,
    output wand  id_2,
    input  tri   id_3
);
  wire id_5;
  module_2 modCall_1 (
      id_3,
      id_2,
      id_3,
      id_3,
      id_3,
      id_2,
      id_0,
      id_1,
      id_3,
      id_1,
      id_1,
      id_1,
      id_0,
      id_3,
      id_3,
      id_1,
      id_3,
      id_2,
      id_0,
      id_0,
      id_1,
      id_3,
      id_3,
      id_3,
      id_2,
      id_1,
      id_3
  );
  wire id_6 = id_1;
  supply0 id_7 = 1;
endmodule
module module_1 (
    input supply1 id_0,
    output wor id_1,
    output wor id_2
    , id_6,
    input tri0 id_3,
    input wand id_4
);
  logic id_7;
  ;
  and primCall (id_2, id_0, id_3, id_4, id_6, id_7);
  module_0 modCall_1 (
      id_1,
      id_4,
      id_1,
      id_0
  );
  assign modCall_1.type_8 = 0;
endmodule
module module_2 (
    input tri1 id_0,
    output tri id_1,
    input uwire id_2,
    input uwire id_3,
    input wand id_4,
    output supply1 id_5,
    output supply0 id_6,
    input supply0 id_7,
    input wor id_8,
    input tri0 id_9,
    input wire id_10,
    input wor id_11,
    output tri0 id_12,
    input wire id_13,
    input wire id_14,
    input wand id_15,
    input wor id_16,
    output uwire id_17,
    output tri1 id_18,
    output uwire id_19,
    input wor id_20,
    input supply1 id_21,
    input supply1 id_22,
    input uwire id_23,
    output wand id_24,
    input tri0 id_25,
    input tri1 id_26
);
  wire id_28;
  assign module_0.id_7 = 0;
endmodule
