{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1744842103417 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744842103433 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 16 18:21:43 2025 " "Processing started: Wed Apr 16 18:21:43 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1744842103433 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744842103433 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off slsRISC_vhdl -c slsRISC_vhdl " "Command: quartus_map --read_settings_files=on --write_settings_files=off slsRISC_vhdl -c slsRISC_vhdl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744842103433 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1744842103980 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1744842103980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_8bit_sr_unit_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sls_8bit_sr_unit_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_8bit_sr_unit_vhdl-sls_8bit_sr_struc " "Found design unit 1: sls_8bit_sr_unit_vhdl-sls_8bit_sr_struc" {  } { { "sls_8bit_sr_unit_vhdl.vhd" "" { Text "Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_sr_unit_vhdl.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744842118810 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_8bit_sr_unit_vhdl " "Found entity 1: sls_8bit_sr_unit_vhdl" {  } { { "sls_8bit_sr_unit_vhdl.vhd" "" { Text "Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_sr_unit_vhdl.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744842118810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744842118810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_8bit_arith_unit_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sls_8bit_arith_unit_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_8bit_arith_unit_vhdl-sls_8bit_arith_struc " "Found design unit 1: sls_8bit_arith_unit_vhdl-sls_8bit_arith_struc" {  } { { "sls_8bit_arith_unit_vhdl.vhd" "" { Text "Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_arith_unit_vhdl.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744842118824 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_8bit_arith_unit_vhdl " "Found entity 1: sls_8bit_arith_unit_vhdl" {  } { { "sls_8bit_arith_unit_vhdl.vhd" "" { Text "Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_arith_unit_vhdl.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744842118824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744842118824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slsrisc_vhdl_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file slsrisc_vhdl_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 slsRISC_vhdl_tb-run_free " "Found design unit 1: slsRISC_vhdl_tb-run_free" {  } { { "slsRISC_vhdl_tb.vhd" "" { Text "Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_vhdl_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744842118839 ""} { "Info" "ISGN_ENTITY_NAME" "1 slsRISC_vhdl_tb " "Found entity 1: slsRISC_vhdl_tb" {  } { { "slsRISC_vhdl_tb.vhd" "" { Text "Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_vhdl_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744842118839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744842118839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slsrisc_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file slsrisc_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 slsRISC_vhdl-slsRISC_struc " "Found design unit 1: slsRISC_vhdl-slsRISC_struc" {  } { { "slsRISC_vhdl.vhd" "" { Text "Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744842118839 ""} { "Info" "ISGN_ENTITY_NAME" "1 slsRISC_vhdl " "Found entity 1: slsRISC_vhdl" {  } { { "slsRISC_vhdl.vhd" "" { Text "Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744842118839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744842118839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slsrisc_dp_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file slsrisc_dp_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 slsRISC_DP_vhdl-slsRISC_DP_struc " "Found design unit 1: slsRISC_DP_vhdl-slsRISC_DP_struc" {  } { { "slsRISC_DP_vhdl.vhd" "" { Text "Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_DP_vhdl.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744842118855 ""} { "Info" "ISGN_ENTITY_NAME" "1 slsRISC_DP_vhdl " "Found entity 1: slsRISC_DP_vhdl" {  } { { "slsRISC_DP_vhdl.vhd" "" { Text "Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_DP_vhdl.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744842118855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744842118855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slsrisc_cu_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file slsrisc_cu_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 slsRISC_CU_vhdl-slsRISC_CU_beh " "Found design unit 1: slsRISC_CU_vhdl-slsRISC_CU_beh" {  } { { "slsRISC_CU_vhdl.vhd" "" { Text "Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744842118855 ""} { "Info" "ISGN_ENTITY_NAME" "1 slsRISC_CU_vhdl " "Found entity 1: slsRISC_CU_vhdl" {  } { { "slsRISC_CU_vhdl.vhd" "" { Text "Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744842118855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744842118855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_risc_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file sls_risc_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_RISC_package " "Found design unit 1: sls_RISC_package" {  } { { "sls_RISC_package.vhd" "" { Text "Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_RISC_package.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744842118871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744842118871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file sls_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_package " "Found design unit 1: sls_package" {  } { { "sls_package.vhd" "" { Text "Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_package.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744842118871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744842118871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_nbit_upcnt_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sls_nbit_upcnt_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_nbit_upcnt_vhdl-Behavior " "Found design unit 1: sls_nbit_upcnt_vhdl-Behavior" {  } { { "sls_nbit_upcnt_vhdl.vhd" "" { Text "Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_upcnt_vhdl.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744842118886 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_nbit_upcnt_vhdl " "Found entity 1: sls_nbit_upcnt_vhdl" {  } { { "sls_nbit_upcnt_vhdl.vhd" "" { Text "Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_upcnt_vhdl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744842118886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744842118886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_nbit_reg_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sls_nbit_reg_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_nbit_reg_vhdl-sls_nbit_reg_beh " "Found design unit 1: sls_nbit_reg_vhdl-sls_nbit_reg_beh" {  } { { "sls_nbit_reg_vhdl.vhd" "" { Text "Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_reg_vhdl.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744842118886 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_nbit_reg_vhdl " "Found entity 1: sls_nbit_reg_vhdl" {  } { { "sls_nbit_reg_vhdl.vhd" "" { Text "Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_reg_vhdl.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744842118886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744842118886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_nbit_mux4to1_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sls_nbit_mux4to1_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_nbit_mux4to1_vhdl-sls_nbit_mux4to1_struc " "Found design unit 1: sls_nbit_mux4to1_vhdl-sls_nbit_mux4to1_struc" {  } { { "sls_nbit_mux4to1_vhdl.vhd" "" { Text "Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_mux4to1_vhdl.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744842118902 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_nbit_mux4to1_vhdl " "Found entity 1: sls_nbit_mux4to1_vhdl" {  } { { "sls_nbit_mux4to1_vhdl.vhd" "" { Text "Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_mux4to1_vhdl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744842118902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744842118902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_nbit_mux2to1_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sls_nbit_mux2to1_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_nbit_mux2to1_vhdl-mux2to1_func " "Found design unit 1: sls_nbit_mux2to1_vhdl-mux2to1_func" {  } { { "sls_nbit_mux2to1_vhdl.vhd" "" { Text "Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_mux2to1_vhdl.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744842118917 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_nbit_mux2to1_vhdl " "Found entity 1: sls_nbit_mux2to1_vhdl" {  } { { "sls_nbit_mux2to1_vhdl.vhd" "" { Text "Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_mux2to1_vhdl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744842118917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744842118917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_mm_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sls_mm_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_MM_vhdl-SYN " "Found design unit 1: sls_MM_vhdl-SYN" {  } { { "sls_MM_vhdl.vhd" "" { Text "Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_MM_vhdl.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744842118917 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_MM_vhdl " "Found entity 1: sls_MM_vhdl" {  } { { "sls_MM_vhdl.vhd" "" { Text "Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_MM_vhdl.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744842118917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744842118917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_iw2ascii_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sls_iw2ascii_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_IW2ASCII_vhdl-disassemble " "Found design unit 1: sls_IW2ASCII_vhdl-disassemble" {  } { { "sls_IW2ASCII_vhdl.vhd" "" { Text "Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_IW2ASCII_vhdl.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744842118933 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_IW2ASCII_vhdl " "Found entity 1: sls_IW2ASCII_vhdl" {  } { { "sls_IW2ASCII_vhdl.vhd" "" { Text "Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_IW2ASCII_vhdl.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744842118933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744842118933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_alu_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file sls_alu_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_alu_package " "Found design unit 1: sls_alu_package" {  } { { "sls_alu_package.vhd" "" { Text "Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_alu_package.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744842118933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744842118933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_8bit_logic_unit_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sls_8bit_logic_unit_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_8bit_logic_unit_vhdl-sls_8bit_logic_struc " "Found design unit 1: sls_8bit_logic_unit_vhdl-sls_8bit_logic_struc" {  } { { "sls_8bit_logic_unit_vhdl.vhd" "" { Text "Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_logic_unit_vhdl.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744842118949 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_8bit_logic_unit_vhdl " "Found entity 1: sls_8bit_logic_unit_vhdl" {  } { { "sls_8bit_logic_unit_vhdl.vhd" "" { Text "Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_logic_unit_vhdl.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744842118949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744842118949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_8bit_const_unit_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sls_8bit_const_unit_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_8bit_const_unit_vhdl-sls_8bit_const_struc " "Found design unit 1: sls_8bit_const_unit_vhdl-sls_8bit_const_struc" {  } { { "sls_8bit_const_unit_vhdl.vhd" "" { Text "Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_const_unit_vhdl.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744842118949 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_8bit_const_unit_vhdl " "Found entity 1: sls_8bit_const_unit_vhdl" {  } { { "sls_8bit_const_unit_vhdl.vhd" "" { Text "Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_const_unit_vhdl.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744842118949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744842118949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_8bit_alu_struc_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sls_8bit_alu_struc_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_8bit_alu_struc_vhdl-sls_struc " "Found design unit 1: sls_8bit_alu_struc_vhdl-sls_struc" {  } { { "sls_8bit_alu_struc_vhdl.vhd" "" { Text "Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_alu_struc_vhdl.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744842118964 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_8bit_alu_struc_vhdl " "Found entity 1: sls_8bit_alu_struc_vhdl" {  } { { "sls_8bit_alu_struc_vhdl.vhd" "" { Text "Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_alu_struc_vhdl.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744842118964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744842118964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_8bit_add_sub_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sls_8bit_add_sub_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_8bit_add_sub_vhdl-sls_8bit_add_sub_func " "Found design unit 1: sls_8bit_add_sub_vhdl-sls_8bit_add_sub_func" {  } { { "sls_8bit_add_sub_vhdl.vhd" "" { Text "Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_add_sub_vhdl.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744842118964 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_8bit_add_sub_vhdl " "Found entity 1: sls_8bit_add_sub_vhdl" {  } { { "sls_8bit_add_sub_vhdl.vhd" "" { Text "Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_add_sub_vhdl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744842118964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744842118964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_8bit_4loc_stack_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sls_8bit_4loc_stack_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_8bit_4loc_stack_vhdl-sls_stack " "Found design unit 1: sls_8bit_4loc_stack_vhdl-sls_stack" {  } { { "sls_8bit_4loc_stack_vhdl.vhd" "" { Text "Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_4loc_stack_vhdl.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744842118980 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_8bit_4loc_stack_vhdl " "Found entity 1: sls_8bit_4loc_stack_vhdl" {  } { { "sls_8bit_4loc_stack_vhdl.vhd" "" { Text "Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_4loc_stack_vhdl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744842118980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744842118980 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "slsRISC_vhdl " "Elaborating entity \"slsRISC_vhdl\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1744842119043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slsRISC_DP_vhdl slsRISC_DP_vhdl:DP " "Elaborating entity \"slsRISC_DP_vhdl\" for hierarchy \"slsRISC_DP_vhdl:DP\"" {  } { { "slsRISC_vhdl.vhd" "DP" { Text "Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744842119089 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MARout slsRISC_DP_vhdl.vhd(18) " "VHDL Signal Declaration warning at slsRISC_DP_vhdl.vhd(18): used implicit default value for signal \"MARout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "slsRISC_DP_vhdl.vhd" "" { Text "Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_DP_vhdl.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1744842119089 "|slsRISC_vhdl|slsRISC_DP_vhdl:DP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "OPDR_in slsRISC_DP_vhdl.vhd(24) " "VHDL Signal Declaration warning at slsRISC_DP_vhdl.vhd(24): used implicit default value for signal \"OPDR_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "slsRISC_DP_vhdl.vhd" "" { Text "Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_DP_vhdl.vhd" 24 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1744842119089 "|slsRISC_vhdl|slsRISC_DP_vhdl:DP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sls_nbit_mux4to1_vhdl slsRISC_DP_vhdl:DP\|sls_nbit_mux4to1_vhdl:wbBusMux " "Elaborating entity \"sls_nbit_mux4to1_vhdl\" for hierarchy \"slsRISC_DP_vhdl:DP\|sls_nbit_mux4to1_vhdl:wbBusMux\"" {  } { { "slsRISC_DP_vhdl.vhd" "wbBusMux" { Text "Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_DP_vhdl.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744842119121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sls_nbit_mux2to1_vhdl slsRISC_DP_vhdl:DP\|sls_nbit_mux4to1_vhdl:wbBusMux\|sls_nbit_mux2to1_vhdl:upper_bits " "Elaborating entity \"sls_nbit_mux2to1_vhdl\" for hierarchy \"slsRISC_DP_vhdl:DP\|sls_nbit_mux4to1_vhdl:wbBusMux\|sls_nbit_mux2to1_vhdl:upper_bits\"" {  } { { "sls_nbit_mux4to1_vhdl.vhd" "upper_bits" { Text "Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_mux4to1_vhdl.vhd" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744842119136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sls_nbit_reg_vhdl slsRISC_DP_vhdl:DP\|sls_nbit_reg_vhdl:r0 " "Elaborating entity \"sls_nbit_reg_vhdl\" for hierarchy \"slsRISC_DP_vhdl:DP\|sls_nbit_reg_vhdl:r0\"" {  } { { "slsRISC_DP_vhdl.vhd" "r0" { Text "Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_DP_vhdl.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744842119152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sls_8bit_alu_struc_vhdl slsRISC_DP_vhdl:DP\|sls_8bit_alu_struc_vhdl:ALU " "Elaborating entity \"sls_8bit_alu_struc_vhdl\" for hierarchy \"slsRISC_DP_vhdl:DP\|sls_8bit_alu_struc_vhdl:ALU\"" {  } { { "slsRISC_DP_vhdl.vhd" "ALU" { Text "Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_DP_vhdl.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744842119167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sls_nbit_mux4to1_vhdl slsRISC_DP_vhdl:DP\|sls_8bit_alu_struc_vhdl:ALU\|sls_nbit_mux4to1_vhdl:cnvz_mux " "Elaborating entity \"sls_nbit_mux4to1_vhdl\" for hierarchy \"slsRISC_DP_vhdl:DP\|sls_8bit_alu_struc_vhdl:ALU\|sls_nbit_mux4to1_vhdl:cnvz_mux\"" {  } { { "sls_8bit_alu_struc_vhdl.vhd" "cnvz_mux" { Text "Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_alu_struc_vhdl.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744842119167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sls_nbit_mux2to1_vhdl slsRISC_DP_vhdl:DP\|sls_8bit_alu_struc_vhdl:ALU\|sls_nbit_mux4to1_vhdl:cnvz_mux\|sls_nbit_mux2to1_vhdl:upper_bits " "Elaborating entity \"sls_nbit_mux2to1_vhdl\" for hierarchy \"slsRISC_DP_vhdl:DP\|sls_8bit_alu_struc_vhdl:ALU\|sls_nbit_mux4to1_vhdl:cnvz_mux\|sls_nbit_mux2to1_vhdl:upper_bits\"" {  } { { "sls_nbit_mux4to1_vhdl.vhd" "upper_bits" { Text "Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_mux4to1_vhdl.vhd" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744842119183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sls_8bit_arith_unit_vhdl slsRISC_DP_vhdl:DP\|sls_8bit_alu_struc_vhdl:ALU\|sls_8bit_arith_unit_vhdl:arith_unit " "Elaborating entity \"sls_8bit_arith_unit_vhdl\" for hierarchy \"slsRISC_DP_vhdl:DP\|sls_8bit_alu_struc_vhdl:ALU\|sls_8bit_arith_unit_vhdl:arith_unit\"" {  } { { "sls_8bit_alu_struc_vhdl.vhd" "arith_unit" { Text "Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_alu_struc_vhdl.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744842119183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sls_8bit_add_sub_vhdl slsRISC_DP_vhdl:DP\|sls_8bit_alu_struc_vhdl:ALU\|sls_8bit_arith_unit_vhdl:arith_unit\|sls_8bit_add_sub_vhdl:adder " "Elaborating entity \"sls_8bit_add_sub_vhdl\" for hierarchy \"slsRISC_DP_vhdl:DP\|sls_8bit_alu_struc_vhdl:ALU\|sls_8bit_arith_unit_vhdl:arith_unit\|sls_8bit_add_sub_vhdl:adder\"" {  } { { "sls_8bit_arith_unit_vhdl.vhd" "adder" { Text "Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_arith_unit_vhdl.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744842119199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sls_8bit_logic_unit_vhdl slsRISC_DP_vhdl:DP\|sls_8bit_alu_struc_vhdl:ALU\|sls_8bit_logic_unit_vhdl:logic_unit " "Elaborating entity \"sls_8bit_logic_unit_vhdl\" for hierarchy \"slsRISC_DP_vhdl:DP\|sls_8bit_alu_struc_vhdl:ALU\|sls_8bit_logic_unit_vhdl:logic_unit\"" {  } { { "sls_8bit_alu_struc_vhdl.vhd" "logic_unit" { Text "Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_alu_struc_vhdl.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744842119214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sls_8bit_sr_unit_vhdl slsRISC_DP_vhdl:DP\|sls_8bit_alu_struc_vhdl:ALU\|sls_8bit_sr_unit_vhdl:sr_unit " "Elaborating entity \"sls_8bit_sr_unit_vhdl\" for hierarchy \"slsRISC_DP_vhdl:DP\|sls_8bit_alu_struc_vhdl:ALU\|sls_8bit_sr_unit_vhdl:sr_unit\"" {  } { { "sls_8bit_alu_struc_vhdl.vhd" "sr_unit" { Text "Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_alu_struc_vhdl.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744842119230 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "shrl1 sls_8bit_sr_unit_vhdl.vhd(22) " "Verilog HDL or VHDL warning at sls_8bit_sr_unit_vhdl.vhd(22): object \"shrl1\" assigned a value but never read" {  } { { "sls_8bit_sr_unit_vhdl.vhd" "" { Text "Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_sr_unit_vhdl.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1744842119230 "|slsRISC_vhdl|slsRISC_DP_vhdl:DP|sls_8bit_alu_struc_vhdl:ALU|sls_8bit_sr_unit_vhdl:sr_unit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "shrl2 sls_8bit_sr_unit_vhdl.vhd(22) " "Verilog HDL or VHDL warning at sls_8bit_sr_unit_vhdl.vhd(22): object \"shrl2\" assigned a value but never read" {  } { { "sls_8bit_sr_unit_vhdl.vhd" "" { Text "Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_sr_unit_vhdl.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1744842119230 "|slsRISC_vhdl|slsRISC_DP_vhdl:DP|sls_8bit_alu_struc_vhdl:ALU|sls_8bit_sr_unit_vhdl:sr_unit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "shrl3 sls_8bit_sr_unit_vhdl.vhd(22) " "Verilog HDL or VHDL warning at sls_8bit_sr_unit_vhdl.vhd(22): object \"shrl3\" assigned a value but never read" {  } { { "sls_8bit_sr_unit_vhdl.vhd" "" { Text "Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_sr_unit_vhdl.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1744842119230 "|slsRISC_vhdl|slsRISC_DP_vhdl:DP|sls_8bit_alu_struc_vhdl:ALU|sls_8bit_sr_unit_vhdl:sr_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sls_8bit_const_unit_vhdl slsRISC_DP_vhdl:DP\|sls_8bit_alu_struc_vhdl:ALU\|sls_8bit_const_unit_vhdl:const_unit " "Elaborating entity \"sls_8bit_const_unit_vhdl\" for hierarchy \"slsRISC_DP_vhdl:DP\|sls_8bit_alu_struc_vhdl:ALU\|sls_8bit_const_unit_vhdl:const_unit\"" {  } { { "sls_8bit_alu_struc_vhdl.vhd" "const_unit" { Text "Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_alu_struc_vhdl.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744842119246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sls_nbit_reg_vhdl slsRISC_DP_vhdl:DP\|sls_nbit_reg_vhdl:SR " "Elaborating entity \"sls_nbit_reg_vhdl\" for hierarchy \"slsRISC_DP_vhdl:DP\|sls_nbit_reg_vhdl:SR\"" {  } { { "slsRISC_DP_vhdl.vhd" "SR" { Text "Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_DP_vhdl.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744842119261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sls_nbit_upcnt_vhdl slsRISC_DP_vhdl:DP\|sls_nbit_upcnt_vhdl:PC " "Elaborating entity \"sls_nbit_upcnt_vhdl\" for hierarchy \"slsRISC_DP_vhdl:DP\|sls_nbit_upcnt_vhdl:PC\"" {  } { { "slsRISC_DP_vhdl.vhd" "PC" { Text "Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_DP_vhdl.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744842119277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sls_nbit_reg_vhdl slsRISC_DP_vhdl:DP\|sls_nbit_reg_vhdl:MABR " "Elaborating entity \"sls_nbit_reg_vhdl\" for hierarchy \"slsRISC_DP_vhdl:DP\|sls_nbit_reg_vhdl:MABR\"" {  } { { "slsRISC_DP_vhdl.vhd" "MABR" { Text "Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_DP_vhdl.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744842119277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sls_MM_vhdl slsRISC_DP_vhdl:DP\|sls_MM_vhdl:MM " "Elaborating entity \"sls_MM_vhdl\" for hierarchy \"slsRISC_DP_vhdl:DP\|sls_MM_vhdl:MM\"" {  } { { "slsRISC_DP_vhdl.vhd" "MM" { Text "Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_DP_vhdl.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744842119292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram slsRISC_DP_vhdl:DP\|sls_MM_vhdl:MM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"slsRISC_DP_vhdl:DP\|sls_MM_vhdl:MM\|altsyncram:altsyncram_component\"" {  } { { "sls_MM_vhdl.vhd" "altsyncram_component" { Text "Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_MM_vhdl.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744842119652 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "slsRISC_DP_vhdl:DP\|sls_MM_vhdl:MM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"slsRISC_DP_vhdl:DP\|sls_MM_vhdl:MM\|altsyncram:altsyncram_component\"" {  } { { "sls_MM_vhdl.vhd" "" { Text "Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_MM_vhdl.vhd" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744842119668 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "slsRISC_DP_vhdl:DP\|sls_MM_vhdl:MM\|altsyncram:altsyncram_component " "Instantiated megafunction \"slsRISC_DP_vhdl:DP\|sls_MM_vhdl:MM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744842119668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744842119668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744842119668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744842119668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744842119668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744842119668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744842119668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744842119668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744842119668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744842119668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744842119668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744842119668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744842119668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744842119668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744842119668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744842119668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744842119668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744842119668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744842119668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744842119668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sls_MM.mif " "Parameter \"init_file\" = \"sls_MM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744842119668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744842119668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744842119668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744842119668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744842119668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744842119668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744842119668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744842119668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744842119668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744842119668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744842119668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744842119668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744842119668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744842119668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744842119668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744842119668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744842119668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744842119668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744842119668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744842119668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744842119668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744842119668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744842119668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744842119668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744842119668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744842119668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744842119668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744842119668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744842119668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744842119668 ""}  } { { "sls_MM_vhdl.vhd" "" { Text "Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_MM_vhdl.vhd" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1744842119668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s3s3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s3s3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s3s3 " "Found entity 1: altsyncram_s3s3" {  } { { "db/altsyncram_s3s3.tdf" "" { Text "Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/db/altsyncram_s3s3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744842119761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744842119761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s3s3 slsRISC_DP_vhdl:DP\|sls_MM_vhdl:MM\|altsyncram:altsyncram_component\|altsyncram_s3s3:auto_generated " "Elaborating entity \"altsyncram_s3s3\" for hierarchy \"slsRISC_DP_vhdl:DP\|sls_MM_vhdl:MM\|altsyncram:altsyncram_component\|altsyncram_s3s3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744842119761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sls_8bit_4loc_stack_vhdl slsRISC_DP_vhdl:DP\|sls_8bit_4loc_stack_vhdl:stack " "Elaborating entity \"sls_8bit_4loc_stack_vhdl\" for hierarchy \"slsRISC_DP_vhdl:DP\|sls_8bit_4loc_stack_vhdl:stack\"" {  } { { "slsRISC_DP_vhdl.vhd" "stack" { Text "Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_DP_vhdl.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744842119808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slsRISC_CU_vhdl slsRISC_CU_vhdl:CU " "Elaborating entity \"slsRISC_CU_vhdl\" for hierarchy \"slsRISC_CU_vhdl:CU\"" {  } { { "slsRISC_vhdl.vhd" "CU" { Text "Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744842119824 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IW_CNVZ slsRISC_CU_vhdl.vhd(23) " "Verilog HDL or VHDL warning at slsRISC_CU_vhdl.vhd(23): object \"IW_CNVZ\" assigned a value but never read" {  } { { "slsRISC_CU_vhdl.vhd" "" { Text "Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1744842119824 "|slsRISC_vhdl|slsRISC_CU_vhdl:CU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "carry slsRISC_CU_vhdl.vhd(24) " "Verilog HDL or VHDL warning at slsRISC_CU_vhdl.vhd(24): object \"carry\" assigned a value but never read" {  } { { "slsRISC_CU_vhdl.vhd" "" { Text "Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1744842119824 "|slsRISC_vhdl|slsRISC_CU_vhdl:CU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "negative slsRISC_CU_vhdl.vhd(24) " "Verilog HDL or VHDL warning at slsRISC_CU_vhdl.vhd(24): object \"negative\" assigned a value but never read" {  } { { "slsRISC_CU_vhdl.vhd" "" { Text "Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1744842119824 "|slsRISC_vhdl|slsRISC_CU_vhdl:CU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "overflow slsRISC_CU_vhdl.vhd(24) " "Verilog HDL or VHDL warning at slsRISC_CU_vhdl.vhd(24): object \"overflow\" assigned a value but never read" {  } { { "slsRISC_CU_vhdl.vhd" "" { Text "Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1744842119824 "|slsRISC_vhdl|slsRISC_CU_vhdl:CU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zero slsRISC_CU_vhdl.vhd(24) " "Verilog HDL or VHDL warning at slsRISC_CU_vhdl.vhd(24): object \"zero\" assigned a value but never read" {  } { { "slsRISC_CU_vhdl.vhd" "" { Text "Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1744842119824 "|slsRISC_vhdl|slsRISC_CU_vhdl:CU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sls_IW2ASCII_vhdl sls_IW2ASCII_vhdl:ICdecode " "Elaborating entity \"sls_IW2ASCII_vhdl\" for hierarchy \"sls_IW2ASCII_vhdl:ICdecode\"" {  } { { "slsRISC_vhdl.vhd" "ICdecode" { Text "Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744842119839 ""}
