;redcode
;assert 1
	SPL 0, <702
	CMP -232, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV #72, @200
	DJN -1, @-20
	JMN -7, @-28
	MOV @127, 106
	CMP 12, @10
	SPL 0, <702
	SUB #12, @200
	JMN 0, <702
	JMN 0, <702
	SUB <121, 103
	SPL 7, 20
	ADD -30, 9
	SPL -1, @-20
	SPL -1, @-20
	SUB 12, @10
	JMN -1, @-20
	JMN -1, @-20
	SUB #601, <-1
	ADD 270, 65
	SUB #72, @200
	SUB 12, @10
	JMP @12, #200
	MOV -1, <-20
	MOV -1, <-20
	ADD -1, <-20
	ADD -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	CMP @7, 9
	MOV @121, 106
	MOV -7, <620
	SLT 12, @10
	SUB @121, 103
	SPL -1, @-20
	SPL 0, <702
	SPL 0, <702
	SPL @300, 90
	CMP -232, <-120
	SUB @7, 9
	SLT 121, 0
	SUB @127, 106
	CMP -232, <-120
	CMP -232, <-120
	SUB @121, 106
	JMP -1, <-20
	JMP -1, <-20
	JMP -1, @-20
	JMP -1, @-20
