# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 800 0.000128 2048 240 940 102912 25.1528 14.4488 248.309 419.524 707.576 707.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 940 0.000128 4096 280 3550 112640 37.7868 28.3338 1871.64 847.212 2785.08 2785.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1970 0.000512 1024 480 530 34432 1.43974 1.6711 16.9357 93.5133 113.633 113.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 440 3.2e-05 2048 92 5370 364544 400 104.245 5012.36 3058.1 8575.38 8575.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1020 6.4e-05 2048 380 1390 206848 68.5059 28.382 740.093 835.844 1673.02 1673.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1570 6.4e-05 512 330 380 272384 13.5141 6.7071 67.7084 212.761 300.88 301.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 980 0.000128 4096 250 1950 120320 37.3777 28.3428 1074.35 850.462 1990.64 1990.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 16 10 400 3.2e-05 2048 115 970 229376 182.368 56.0491 1190.24 1679.16 3108.02 3108.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1700 3.2e-05 1024 460 860 534528 55.5537 26.8879 563.245 851.164 1497.04 1497.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1760 0.000512 4096 430 2170 34112 6.62166 270.516 209.661 486.845 486.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 800 0.000128 2048 240 940 102528 25.2641 14.3708 263.902 419.381 723.054 723.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 940 0.000128 4096 280 3550 112608 37.8767 28.3935 2137.36 838.429 3042.17 3042.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1970 0.000512 1024 480 530 34416 1.44086 1.66429 19.3985 91.7209 114.296 114.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 440 3.2e-05 2048 92 5370 364032 400.39 104.469 6004.22 3056.05 9565.82 9566.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1020 6.4e-05 2048 380 1390 207360 68.6178 28.3873 846.58 835.247 1779.03 1779.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1570 6.4e-05 512 330 380 271872 13.5736 6.71334 77.391 208.937 306.801 306.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 980 0.000128 4096 250 1950 120384 37.4804 28.3907 1221.08 838.52 2125.59 2125.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 18 10 400 3.2e-05 2048 115 970 228096 182.995 56.0742 1236.68 1676.17 3152.13 3152.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1700 3.2e-05 1024 460 860 534528 55.6755 26.9496 648.481 838.347 1569.66 1569.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1760 0.000512 4096 430 2170 34128 6.62192 316.265 209.793 532.726 532.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 800 0.000128 2048 240 940 102400 25.2132 14.3822 276.083 419.616 735.434 735.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 940 0.000128 4096 280 3550 112640 37.7948 28.3788 2232.35 838.921 3137.57 3137.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1970 0.000512 1024 480 530 34400 1.43968 1.66272 20.2631 91.5579 114.996 115.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 440 3.2e-05 2048 92 5370 363520 404.211 105.145 6242.07 3081.55 9833.64 9834.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1020 6.4e-05 2048 380 1390 207360 68.5804 28.3931 884.703 838.72 1820.59 1820.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1570 6.4e-05 512 330 380 273920 13.5242 6.72768 81.9045 209.83 312.173 312.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 980 0.000128 4096 250 1950 120320 37.3587 28.3736 1273.95 839.004 2178.8 2178.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 20 10 400 3.2e-05 2048 115 970 230400 182.02 56.053 1279.25 1677.09 3194.61 3194.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1700 3.2e-05 1024 460 860 535040 55.5001 26.9182 679.009 861.023 1622.64 1622.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1760 0.000512 4096 430 2170 34080 6.61424 329.744 209.592 545.996 546.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 800 0.000128 2048 240 940 102144 25.1383 14.4069 256.921 418.562 715.164 715.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 940 0.000128 4096 280 3550 112128 37.7434 28.3356 2071.73 836.823 2974.75 2974.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1970 0.000512 1024 480 530 34368 1.43565 1.66298 18.9253 92.4444 114.539 114.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 440 3.2e-05 2048 92 5370 362496 398.989 104.293 5799.08 3049.73 9352.78 9353.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1020 6.4e-05 2048 380 1390 205824 68.2998 28.1805 819.636 849.391 1765.7 1765.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1570 6.4e-05 512 330 380 270336 13.5251 6.68262 74.7574 208.259 303.412 303.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 980 0.000128 4096 250 1950 120192 37.3461 28.328 1185.42 836.947 2088.15 2088.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 400 3.2e-05 2048 115 970 227328 182.101 55.9227 1126.78 1675.07 3040.07 3040.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1700 3.2e-05 1024 460 860 531456 55.7083 26.8579 629.225 836.557 1548.54 1548.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1760 0.000512 4096 430 2170 34080 6.62147 306.61 209.481 522.762 522.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 800 0.000128 2048 240 940 102400 25.3132 14.5557 261.608 419.145 720.759 720.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 940 0.000128 4096 280 3550 112400 38.0314 28.4153 2097.36 837.983 3001.91 3002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1970 0.000512 1024 480 530 34400 1.44243 1.65754 19.2278 91.3879 113.789 113.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 440 3.2e-05 2048 92 5370 358400 406.174 105.354 5798.9 3076.72 9387.81 9388.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1020 6.4e-05 2048 380 1390 204800 68.7411 28.2581 823.063 834.746 1755 1755.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1570 6.4e-05 512 330 380 272000 13.5122 6.70477 76.2935 208.5 305.2 305.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 980 0.000128 4096 250 1950 120400 37.6126 28.4076 1200.59 852.938 2119.65 2119.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 400 3.2e-05 2048 115 970 227200 182.258 56.1218 678.669 1677.33 2594.57 2594.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1700 3.2e-05 1024 460 860 534400 55.6613 26.9783 639.137 837.693 1559.66 1559.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1760 0.000512 4096 430 2170 34100 6.62528 310.123 209.765 526.557 526.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 800 0.000128 2048 240 940 102144 25.2042 14.4052 268.25 418.611 726.615 726.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 940 0.000128 4096 280 3550 112448 37.7467 28.3661 2144.11 836.909 3047.24 3047.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1970 0.000512 1024 480 530 34272 1.4377 1.65402 19.7468 91.1998 114.112 114.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 440 3.2e-05 2048 92 5370 365568 399.775 104.467 6056.66 3058.02 9619.59 9620.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1020 6.4e-05 2048 380 1390 207872 68.4793 28.3423 856.521 836.989 1790.53 1790.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1570 6.4e-05 512 330 380 272384 13.5886 6.72154 78.8357 209.3 308.64 308.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 980 0.000128 4096 250 1950 120064 37.3668 28.3607 1222.23 837.038 2125.1 2125.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 400 3.2e-05 2048 115 970 229376 181.022 56.0148 702.753 1672.76 2612.75 2612.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1700 3.2e-05 1024 460 860 534016 55.4825 26.92 654.035 836.61 1573.25 1573.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1760 0.000512 4096 430 2170 34048 6.62134 317.15 209.394 533.212 533.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 800 0.000128 2048 240 940 101760 25.2262 14.4841 268.337 417.607 725.792 725.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 940 0.000128 4096 280 3550 112320 37.8891 28.3856 2157.77 837.49 3061.65 3061.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1970 0.000512 1024 480 530 34320 1.44333 1.6631 19.7996 91.3006 114.28 114.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 440 3.2e-05 2048 92 5370 360960 404.436 104.833 6024.27 3075.09 9609.31 9609.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1020 6.4e-05 2048 380 1390 207360 68.6183 28.3388 860.39 834.615 1792.16 1792.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1570 6.4e-05 512 330 380 272640 13.5379 6.71712 79.3828 208.79 308.621 308.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 980 0.000128 4096 250 1950 120000 37.4574 28.373 1231.18 837.587 2134.7 2134.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 400 3.2e-05 2048 115 970 226560 181.45 55.9677 696.619 1668.7 2602.94 2603.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1700 3.2e-05 1024 460 860 529920 55.792 26.8906 652.848 840.81 1576.54 1576.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1760 0.000512 4096 430 2170 34080 6.62528 319.693 209.608 535.972 536.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 800 0.000128 2048 240 940 102400 25.1057 14.3511 260.791 417.97 718.359 718.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 940 0.000128 4096 280 3550 112128 37.6672 28.33 2082.34 835.636 2984.09 2984.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1970 0.000512 1024 480 530 34304 1.44384 1.67229 19.1613 91.1971 113.545 113.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 440 3.2e-05 2048 92 5370 360448 405.196 105.514 5817.75 3078.03 9407.17 9407.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1020 6.4e-05 2048 380 1390 204800 68.8168 28.3162 820.108 838.817 1756.25 1756.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1570 6.4e-05 512 330 380 270336 13.6353 6.71005 76.2642 208.967 305.771 305.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 980 0.000128 4096 250 1950 119808 37.3035 28.3238 1189.76 835.63 2091.12 2091.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 400 3.2e-05 2048 115 970 225280 193.726 55.9673 671.196 1672.45 2593.54 2593.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1700 3.2e-05 1024 460 860 532480 55.449 26.8513 635.444 849.916 1567.85 1568.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1760 0.000512 4096 430 2170 34048 6.61686 308.752 209.482 524.896 524.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 800 0.000128 2048 240 940 101376 25.1114 14.4169 259.776 417.122 716.567 716.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 940 0.000128 4096 280 3550 112128 37.7435 28.3259 2105.24 838.04 3009.46 3009.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1970 0.000512 1024 480 530 34176 1.43974 1.66762 19.3169 91.4412 113.937 114.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 440 3.2e-05 2048 92 5370 356352 398.794 103.626 5801.37 3062.11 9366.6 9367.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1020 6.4e-05 2048 380 1390 202752 67.9307 27.9304 819.173 829.589 1744.82 1744.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1570 6.4e-05 512 330 380 264192 13.5812 6.61482 74.762 206.44 301.588 301.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 980 0.000128 4096 250 1950 119808 37.3103 28.3362 1201.17 855.632 2122.55 2122.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 400 3.2e-05 2048 115 970 221184 181.777 55.6428 663.016 1666.16 2566.79 2566.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1700 3.2e-05 1024 460 860 528384 55.4972 26.7456 633.595 845.072 1561.1 1561.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1760 0.000512 4096 430 2170 33984 6.60989 311.434 209.658 527.748 527.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 800 0.000128 2048 240 940 100800 25.3013 14.3662 277.056 421.039 737.904 738.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 940 0.000128 4096 280 3550 112000 37.9115 28.3834 2231.18 846.115 3143.7 3143.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1970 0.000512 1024 480 530 34400 1.44483 1.66093 20.864 91.6541 115.694 115.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 440 3.2e-05 2048 92 5370 345600 412.406 106.627 6026.25 3122.75 9668.69 9669.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1020 6.4e-05 2048 380 1390 198400 69.0602 27.9839 853.703 832.659 1783.59 1783.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1570 6.4e-05 512 330 380 268800 13.3692 6.62944 81.3175 208.289 309.796 309.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 980 0.000128 4096 250 1950 120000 37.4585 28.4041 1276.76 846.144 2188.87 2188.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 400 3.2e-05 2048 115 970 224000 181.465 55.9493 719.265 1681.77 2638.63 2638.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1700 3.2e-05 1024 460 860 531200 55.4508 26.8141 681.344 847.074 1610.87 1611.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1760 0.000512 4096 430 2170 34000 6.62502 333.705 211.664 552.04 552.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 800 0.000128 2048 240 940 102400 25.1316 14.352 331.936 418.309 789.878 790.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 940 0.000128 4096 280 3550 111616 37.7585 28.3274 2614.04 836.309 3516.55 3516.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1970 0.000512 1024 480 530 33792 1.42714 1.64429 23.9831 91.5577 118.682 118.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 440 3.2e-05 2048 92 5370 360448 405.959 106.189 7301.75 3081.29 10895.9 10896.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1020 6.4e-05 2048 380 1390 204800 68.8417 28.2833 1037.81 835.875 1971 1971.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1570 6.4e-05 512 330 380 270336 13.644 6.70982 96.7482 209.052 326.345 326.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 980 0.000128 4096 250 1950 119808 37.3186 28.3259 1499.9 836.491 2402.15 2402.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 400 3.2e-05 2048 115 970 221184 182.742 55.8386 831.9 1670.43 2741.11 2741.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1700 3.2e-05 1024 460 860 532480 55.3899 26.8466 800.834 842.209 1725.47 1725.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1760 0.000512 4096 430 2170 33792 6.59251 386.772 208.8 602.208 602.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 800 0.000128 2048 240 945 101888 25.3003 14.3729 432.468 419.403 891.684 891.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 940 0.000128 4096 280 3555 112640 37.761 28.3361 1838.03 838.551 2742.81 2742.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1970 0.000512 1024 480 525 34624 1.4417 1.67117 30.023 93.0939 126.303 126.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 440 3.2e-05 2048 92 5370 368640 283.533 80.7085 5171.1 2364.36 7900.16 7900.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1020 6.4e-05 2048 380 1395 207872 68.6553 28.2904 1351.19 838.634 2286.96 2287.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1570 6.4e-05 512 330 390 273408 13.5706 6.71782 68.1238 209.743 298.342 298.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 980 0.000128 4096 250 1950 120448 37.4701 28.3367 1992.31 838.643 2896.87 2896.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 400 3.2e-05 2048 115 975 227328 183.435 56.1118 1219.67 1678.99 3138.4 3138.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1700 3.2e-05 1024 460 870 532480 55.8249 26.9151 560.386 838.493 1481.81 1481.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1760 0.000512 4096 430 2175 34144 6.63178 269.165 215.855 491.698 491.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 800 0.000128 2048 240 945 101760 25.449 14.3881 457.842 419.171 916.994 917.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 940 0.000128 4096 280 3555 112640 37.969 28.3932 1852.1 838.111 2756.7 2756.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1970 0.000512 1024 480 525 34640 1.43974 1.66432 16.4928 92.2834 111.955 112.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 440 3.2e-05 2048 92 5370 368640 284.232 80.6486 5237.03 2363.35 7965.74 7966.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1020 6.4e-05 2048 380 1395 207360 68.8361 28.3491 735.792 838.123 1671.3 1671.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1570 6.4e-05 512 330 390 273920 13.5831 6.72813 69.208 209.631 299.335 299.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 980 0.000128 4096 250 1950 120320 37.5686 28.3848 1244.47 838.208 2148.75 2148.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 400 3.2e-05 2048 115 975 226560 184.132 56.1687 1332 1677.95 3250.45 3250.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1700 3.2e-05 1024 460 870 532480 55.9966 26.9469 564.41 838.071 1485.62 1485.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1760 0.000512 4096 430 2175 34120 6.61885 273.426 209.486 489.578 489.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 15 800 0.000128 2048 240 945 101376 25.2766 14.3813 247.202 418.431 705.436 705.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 940 0.000128 4096 280 3555 112512 37.8156 28.3501 1842.32 837.586 2746.18 2746.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1970 0.000512 1024 480 525 34656 1.44154 1.66522 16.3796 92.4375 111.997 112.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 440 3.2e-05 2048 92 5370 365568 400.519 104.259 5156.76 3057.72 8719.95 8720.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1020 6.4e-05 2048 380 1395 207360 68.6537 28.3158 730.96 836.567 1664.69 1664.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1570 6.4e-05 512 330 390 273408 13.5349 6.72349 68.862 209.26 298.571 298.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 15 980 0.000128 4096 250 1950 120384 37.4169 28.3796 1073.23 837.694 1976.83 1976.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 15 400 3.2e-05 2048 115 975 225792 183.762 55.9865 1230.91 1672.6 3143.46 3143.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1700 3.2e-05 1024 460 870 531456 55.8956 26.9085 559.725 836.529 1479.25 1479.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1760 0.000512 4096 430 2175 34128 6.62323 272.094 209.54 488.303 488.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 800 0.000128 2048 240 945 101248 25.3751 14.3783 248.089 418.511 706.495 706.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 940 0.000128 4096 280 3555 112448 37.9548 28.3902 1878.49 837.922 2782.87 2782.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1970 0.000512 1024 480 525 34608 1.44794 1.67162 16.9658 92.6843 112.843 112.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 440 3.2e-05 2048 92 5370 365568 286.007 80.7056 5296.11 2365.94 8029.21 8029.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1020 6.4e-05 2048 380 1395 206080 69.002 28.3567 748.059 837.035 1682.64 1682.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1570 6.4e-05 512 330 390 272384 13.6275 6.72426 70.326 209.29 300.154 300.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 980 0.000128 4096 250 1950 120288 37.493 28.3771 1076.04 838.12 1980.14 1980.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 14 15 400 3.2e-05 2048 115 975 225792 183.232 56.0237 1203.89 1672.86 3116.2 3116.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1700 3.2e-05 1024 460 870 530432 56.0751 26.9265 572.659 836.633 1492.48 1492.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1760 0.000512 4096 430 2175 34104 6.61466 277.906 209.486 494.051 494.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 800 0.000128 2048 240 945 101888 25.256 14.3852 239.872 419.108 698.761 698.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 940 0.000128 4096 280 3555 112640 37.7964 28.3443 1922.27 837.899 2826.44 2826.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1970 0.000512 1024 480 525 34560 1.44179 1.67069 17.3199 93.6774 114.187 114.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 440 3.2e-05 2048 92 5370 364544 399.782 104.209 5157.35 3059.6 8721.64 8722.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1020 6.4e-05 2048 380 1395 206848 68.4676 28.2702 765.701 835.02 1697.66 1697.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1570 6.4e-05 512 330 390 272384 13.5269 6.70515 71.7114 208.891 301.021 301.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 980 0.000128 4096 250 1950 120320 37.3735 28.343 1099.69 838.085 2003.6 2003.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 16 15 400 3.2e-05 2048 115 975 227328 182.879 55.9757 1069.92 1675.14 2984.11 2984.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1700 3.2e-05 1024 460 870 532480 55.7555 26.8798 583.826 838.371 1505.02 1505.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1760 0.000512 4096 430 2175 34112 6.62528 278.929 209.508 495.107 495.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 800 0.000128 2048 240 945 101376 25.3354 14.3892 270.37 419.418 729.654 729.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 940 0.000128 4096 280 3555 112608 37.8342 28.3791 2168.72 838.528 3073.57 3073.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1970 0.000512 1024 480 525 34560 1.44058 1.66176 19.8342 91.4685 114.478 114.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 440 3.2e-05 2048 92 5370 364032 400.045 104.324 6095.54 3058.42 9658.98 9659.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1020 6.4e-05 2048 380 1395 205056 68.9615 28.326 857.336 839.337 1794.16 1794.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1570 6.4e-05 512 330 390 271872 13.5628 6.71312 81.4531 208.954 310.867 311.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 980 0.000128 4096 250 1950 120384 37.4167 28.375 1236.33 850.7 2152.93 2153.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 18 15 400 3.2e-05 2048 115 975 225792 183.175 56.1799 1182.5 1676.32 3098.37 3098.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1700 3.2e-05 1024 460 870 532224 55.8348 26.9379 665.712 838.433 1587.1 1587.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1760 0.000512 4096 430 2175 34056 6.60701 320.498 209.485 536.633 536.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 800 0.000128 2048 240 945 101760 25.2661 14.3667 265.625 419.15 724.543 724.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 940 0.000128 4096 280 3555 112640 37.7693 28.3718 2119.11 837.999 3023.37 3023.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1970 0.000512 1024 480 525 34560 1.43584 1.66346 19.4086 91.4531 114.032 114.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 440 3.2e-05 2048 92 5370 368640 283.549 80.5856 6021.51 2362.45 8748.53 8748.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1020 6.4e-05 2048 380 1395 207360 68.5544 28.3057 847.56 837.991 1782.6 1782.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1570 6.4e-05 512 330 390 273920 13.537 6.72058 80.2102 209.589 310.239 310.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 980 0.000128 4096 250 1950 120320 37.3576 28.3951 1203.42 840.891 2110.17 2110.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 400 3.2e-05 2048 115 975 225280 183.302 56.0906 1104.24 1675.21 3019.04 3019.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1700 3.2e-05 1024 460 870 532480 55.7193 26.9181 651.392 837.903 1572.12 1572.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1760 0.000512 4096 430 2175 34080 6.6143 313.44 209.425 529.523 529.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 800 0.000128 2048 240 945 101376 25.2044 14.3586 283.311 418.635 741.645 741.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 940 0.000128 4096 280 3555 112128 37.6872 28.3299 2243.33 836.969 3146.42 3146.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1970 0.000512 1024 480 525 34368 1.43517 1.66298 20.6325 90.8906 114.691 114.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 440 3.2e-05 2048 92 5370 362496 398.487 104.201 6300.4 3050.21 9853.94 9854.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1020 6.4e-05 2048 380 1395 205824 68.191 28.1717 896.103 832.733 1825.38 1825.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1570 6.4e-05 512 330 390 270336 13.5124 6.67971 84.6298 208.298 313.306 313.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 980 0.000128 4096 250 1950 120192 37.2777 28.3381 1282.38 839.185 2187.28 2187.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 400 3.2e-05 2048 115 975 224256 181.976 56.0981 727.563 1673.01 2638.84 2638.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1700 3.2e-05 1024 460 870 531456 55.5716 26.8815 692.067 836.72 1611.43 1611.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1760 0.000512 4096 430 2175 34080 6.62733 333.421 209.577 549.668 549.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 800 0.000128 2048 240 945 101600 25.3617 14.3999 281.458 418.794 740.156 740.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 940 0.000128 4096 280 3555 112400 38.0061 28.4119 2231.38 837.271 3135.19 3135.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1970 0.000512 1024 480 525 34400 1.44397 1.65773 20.5246 91.0892 114.789 114.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 440 3.2e-05 2048 92 5370 364800 397.232 104.023 6299.71 3044.7 9846.34 9846.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1020 6.4e-05 2048 380 1395 204800 68.7239 28.2646 884.186 832.938 1814.31 1814.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1570 6.4e-05 512 330 390 272000 13.5083 6.70765 84.8112 208.342 313.559 313.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 980 0.000128 4096 250 1950 120000 37.5342 28.4152 1271.13 837.469 2174.66 2174.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 400 3.2e-05 2048 115 975 224000 182.726 56.1543 722.011 1673.62 2634.71 2634.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1700 3.2e-05 1024 460 870 531200 55.9224 26.982 687.499 843.198 1613.79 1613.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1760 0.000512 4096 430 2175 34000 6.61459 330.099 209.114 545.873 545.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 800 0.000128 2048 240 945 101248 25.2835 14.3654 282.53 418.91 741.228 741.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 940 0.000128 4096 280 3555 112000 37.7612 28.3571 2247.19 837.512 3150.94 3151.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1970 0.000512 1024 480 525 34272 1.43718 1.65389 20.6066 91.1795 114.946 115.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 440 3.2e-05 2048 92 5370 365568 399.664 104.686 6366.15 3063.72 9934.88 9935.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1020 6.4e-05 2048 380 1395 204288 69.1136 28.3443 890.08 837.346 1825.07 1825.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1570 6.4e-05 512 330 390 272384 13.5915 6.72336 85.3432 209.446 315.288 315.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 980 0.000128 4096 250 1950 120064 37.3439 28.3542 1284.27 837.609 2187.68 2187.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 400 3.2e-05 2048 115 975 225792 181.92 56.021 733.141 1673.98 2645.26 2645.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1700 3.2e-05 1024 460 870 530432 55.8878 26.9155 690.169 843.35 1616.51 1616.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1760 0.000512 4096 430 2175 34048 6.61133 333.885 209.607 550.147 550.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 800 0.000128 2048 240 945 100800 25.2887 14.377 275.985 418.172 733.963 734.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 940 0.000128 4096 280 3555 112320 37.8748 28.373 2219.53 838.18 3124.07 3124.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1970 0.000512 1024 480 525 34560 1.4448 1.66317 20.4431 91.1201 114.743 114.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 440 3.2e-05 2048 92 5370 360960 404.168 105.058 6189.28 3073.52 9772.69 9773.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1020 6.4e-05 2048 380 1395 203520 69.2462 28.3506 871.409 838.961 1808.15 1808.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1570 6.4e-05 512 330 390 272640 13.5134 6.71866 84.0265 208.975 313.42 313.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 980 0.000128 4096 250 1950 120000 37.4294 28.3832 1266.72 838.285 2170.92 2171.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 400 3.2e-05 2048 115 975 222720 182.295 55.9984 711.951 1670.09 2620.52 2620.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1700 3.2e-05 1024 460 870 529920 55.7479 26.8841 678.187 835.255 1596.26 1596.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1760 0.000512 4096 430 2175 33960 6.60822 328.851 215.45 550.952 551.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 800 0.000128 2048 240 945 101376 25.1872 14.3462 265.858 417.966 723.494 723.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 940 0.000128 4096 280 3555 112128 37.6524 28.314 2124.18 835.621 3025.88 3025.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1970 0.000512 1024 480 525 34560 1.44506 1.67258 19.5051 90.9776 113.672 113.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 440 3.2e-05 2048 92 5370 360448 404.938 105.563 5914.05 3077.61 9502.83 9503.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1020 6.4e-05 2048 380 1395 204800 68.7942 28.2747 840.549 835.499 1773.31 1773.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1570 6.4e-05 512 330 390 270336 13.6288 8.44186 79.7229 208.97 310.952 311.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 980 0.000128 4096 250 1950 119808 37.2875 28.3218 1210.89 835.73 2112.34 2112.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 400 3.2e-05 2048 115 975 225280 181.634 55.8592 688.606 1672.4 2598.69 2598.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1700 3.2e-05 1024 460 870 528384 55.8135 26.8431 647.437 835.212 1565.5 1565.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1760 0.000512 4096 430 2175 34048 6.62323 315.15 209.543 531.36 531.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 800 0.000128 2048 240 945 99840 25.2675 14.3326 307.156 417.157 764.049 764.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 940 0.000128 4096 280 3555 112128 37.7366 28.3276 2466.39 838.132 3370.7 3370.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1970 0.000512 1024 480 525 34176 1.43942 1.66864 22.6913 92.2586 118.127 118.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 440 3.2e-05 2048 92 5370 356352 398.422 103.6 6781.54 3036.81 10321 10321.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1020 6.4e-05 2048 380 1395 202752 67.8932 27.9211 967.154 825.274 1888.44 1888.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1570 6.4e-05 512 330 390 264192 13.5942 6.61539 90.8816 206.463 317.741 317.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 980 0.000128 4096 250 1950 119808 37.2781 28.3271 1399.08 838.202 2302.99 2303.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 400 3.2e-05 2048 115 975 221184 181.616 55.6485 788.185 1672.76 2698.4 2698.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1700 3.2e-05 1024 460 870 528384 55.4304 26.7487 755.615 833.337 1671.32 1671.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1760 0.000512 4096 430 2175 33984 6.62448 363.541 209.744 579.951 580.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 800 0.000128 2048 240 945 100800 25.3009 14.3831 310.443 417.309 767.578 767.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 940 0.000128 4096 280 3555 112000 37.9197 28.3913 2474.42 838.601 3379.45 3379.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1970 0.000512 1024 480 525 34400 1.44355 1.66598 22.8266 91.1995 117.208 117.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 440 3.2e-05 2048 92 5370 358400 281.873 80.0001 6884.38 2356.14 9602.84 9603.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1020 6.4e-05 2048 380 1395 198400 69.0657 28.0415 950.599 848.736 1896.63 1896.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1570 6.4e-05 512 330 390 268800 13.3724 6.62938 93.4209 206.446 320.055 320.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 980 0.000128 4096 250 1950 120000 37.4422 28.3931 1415.38 853.716 2335.04 2335.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 400 3.2e-05 2048 115 975 217600 183.085 55.9983 777.666 1668.51 2685.45 2685.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1700 3.2e-05 1024 460 870 524800 56.0765 26.8012 751.535 833.637 1668.24 1668.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1760 0.000512 4096 430 2175 33800 6.57994 369.715 208.773 585.111 585.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 800 0.000128 2048 240 945 100352 25.3197 14.35 282.309 418.313 740.425 740.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 940 0.000128 4096 280 3555 111616 37.7619 28.33 2260.73 836.371 3163.3 3163.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1970 0.000512 1024 480 525 33792 1.42742 1.64403 20.3419 90.5633 114.049 114.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 440 3.2e-05 2048 92 5370 360448 406.006 105.84 6317.29 3078.31 9908.09 9908.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1020 6.4e-05 2048 380 1395 204800 68.829 28.3878 900.982 835.897 1834.28 1834.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1570 6.4e-05 512 330 390 270336 13.6364 6.71194 85.8193 209.05 315.409 315.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 980 0.000128 4096 250 1950 119808 37.3202 28.325 1293.55 839.525 2198.82 2198.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 400 3.2e-05 2048 115 975 221184 182.756 55.9778 723.049 1670.44 2632.42 2632.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1700 3.2e-05 1024 460 870 524288 56.1742 26.8468 687.24 835.424 1605.87 1606.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1760 0.000512 4096 430 2175 33792 6.59427 335.09 208.861 550.59 550.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 800 0.000128 2048 240 940 101888 25.2999 14.3565 412.147 419.432 871.374 871.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 940 0.000128 4096 280 3560 112384 37.7832 28.332 1727.83 838.558 2632.63 2632.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1970 0.000512 1024 480 540 34496 1.44339 1.66912 29.0825 92.3013 124.568 124.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 440 3.2e-05 2048 92 5380 366592 400.225 104.397 4882.63 3064.84 8452.76 8453.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1020 6.4e-05 2048 380 1400 207872 68.471 28.2767 697.428 838.5 1632.86 1633.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1570 6.4e-05 512 330 380 272384 13.6024 6.71334 62.7817 209.768 293.054 293.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 980 0.000128 4096 250 1960 120448 37.4724 28.3317 1934.83 838.667 2839.4 2839.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 400 3.2e-05 2048 115 980 227328 183.243 56.0435 1277.56 1676.77 3193.82 3193.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1700 3.2e-05 1024 460 860 532480 55.7481 26.8814 525.044 838.624 1446.49 1446.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1760 0.000512 4096 430 2180 34144 6.6217 255.613 209.779 472.061 472.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 800 0.000128 2048 240 940 101760 25.3465 14.3857 262.773 419.106 721.755 721.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 940 0.000128 4096 280 3560 112320 37.9659 28.3944 1941.25 837.891 2845.62 2845.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1970 0.000512 1024 480 540 34480 1.44419 1.6639 18.042 92.4795 113.703 113.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 440 3.2e-05 2048 92 5380 366080 401.874 104.537 5492.15 3064.39 9063.62 9064.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1020 6.4e-05 2048 380 1400 207360 68.7643 28.4119 776.683 841.823 1715.87 1716.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1570 6.4e-05 512 330 380 271360 13.7342 6.7297 71.0226 209.591 301.263 301.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 980 0.000128 4096 250 1960 120480 37.5129 28.3914 1142.12 838.015 2046.15 2046.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 400 3.2e-05 2048 115 980 227840 183.685 56.1936 1294.99 1675.33 3210.39 3210.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1700 3.2e-05 1024 460 860 532480 55.8938 26.9435 589.19 837.936 1510.15 1510.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1760 0.000512 4096 430 2180 34120 6.62442 286.011 209.507 502.191 502.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 800 0.000128 2048 240 940 101376 25.2778 14.3647 235.514 418.499 693.805 693.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 940 0.000128 4096 280 3560 112320 37.795 28.3507 1806.7 837.708 2710.66 2710.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1970 0.000512 1024 480 540 34464 1.44333 1.67117 16.7301 92.0761 111.992 112.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 440 3.2e-05 2048 92 5380 365568 400.328 104.271 5107.1 3057.98 8670.36 8670.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1020 6.4e-05 2048 380 1400 207360 68.6436 28.4044 725.579 836.581 1659.41 1659.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1570 6.4e-05 512 330 380 271872 13.6165 6.71958 65.7035 209.279 295.514 295.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 980 0.000128 4096 250 1960 120384 37.3945 28.3649 1034.38 840.143 1940.39 1940.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 20 400 3.2e-05 2048 115 980 225792 184.098 55.977 1116.02 1672.85 3029.15 3029.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1700 3.2e-05 1024 460 860 531456 55.7994 26.8941 547.967 836.577 1467.44 1467.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1760 0.000512 4096 430 2180 34128 6.61299 266.633 209.715 483.009 483.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 800 0.000128 2048 240 940 101696 25.3348 14.3995 244.619 418.476 702.969 703.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 940 0.000128 4096 280 3560 112224 37.96 28.3819 1833.37 837.814 2737.64 2737.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1970 0.000512 1024 480 540 34496 1.44781 1.66973 17.2601 92.1067 112.556 112.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 440 3.2e-05 2048 92 5380 365568 400.714 104.599 5170.48 3058.88 8735.35 8735.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1020 6.4e-05 2048 380 1400 207872 68.6895 28.4185 739.426 836.6 1673.33 1673.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1570 6.4e-05 512 330 380 270592 13.7255 6.72899 67.0152 209.262 296.925 297.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 980 0.000128 4096 250 1960 120288 37.4737 28.3819 1058.67 837.904 1962.54 1962.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 14 20 400 3.2e-05 2048 115 980 225792 183.315 56.2518 1157.7 1675 3072.46 3072.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1700 3.2e-05 1024 460 860 530432 56.0257 27.1801 555.126 849.248 1487.77 1487.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1760 0.000512 4096 430 2180 34104 6.62323 271.52 209.509 487.696 487.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 800 0.000128 2048 240 940 101888 25.2257 14.4241 231.74 419.174 690.7 690.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 940 0.000128 4096 280 3560 112384 37.8004 28.3709 1856.22 838.022 2760.53 2760.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1970 0.000512 1024 480 540 34432 1.43834 1.66755 17.3783 92.3991 112.955 113.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 440 3.2e-05 2048 92 5380 364544 399.653 104.113 4985.99 3058.97 8549.38 8549.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1020 6.4e-05 2048 380 1400 206848 68.4283 28.3013 744.754 835.21 1676.88 1677.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1570 6.4e-05 512 330 380 270336 13.622 6.70925 67.7064 208.928 297.152 297.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 980 0.000128 4096 250 1960 120320 37.3106 28.3464 1069.61 838.073 1973.44 1973.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 16 20 400 3.2e-05 2048 115 980 227328 182.766 55.9551 1030.11 1675.45 2944.47 2944.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1700 3.2e-05 1024 460 860 532480 55.7321 26.8845 559.404 840.252 1482.46 1482.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1760 0.000512 4096 430 2180 34112 6.62125 270.224 209.607 486.498 486.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 800 0.000128 2048 240 940 101376 25.3524 14.3753 284.703 419.401 743.972 744.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 940 0.000128 4096 280 3560 112320 37.8774 28.4016 2268.41 838.509 3173.32 3173.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1970 0.000512 1024 480 540 34272 1.43978 1.66118 21.4949 91.7861 116.458 116.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 440 3.2e-05 2048 92 5380 364032 399.967 104.273 6408.46 3057.19 9970.56 9971.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1020 6.4e-05 2048 380 1400 205056 68.9337 28.3423 903.474 839.208 1840.15 1840.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1570 6.4e-05 512 330 380 269568 13.6968 6.71622 83.3789 208.954 312.936 313.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 980 0.000128 4096 250 1960 120384 37.3974 28.3878 1298.95 838.624 2203.47 2203.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 18 20 400 3.2e-05 2048 115 980 225792 183.045 56.1054 1239.66 1676.3 3155.31 3155.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1700 3.2e-05 1024 460 860 532224 55.8105 26.9435 692.258 838.366 1613.57 1613.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1760 0.000512 4096 430 2180 34056 6.6129 337.306 209.539 553.504 553.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 800 0.000128 2048 240 940 100224 25.2773 14.4131 217.275 417.636 674.736 674.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 940 0.000128 4096 280 3560 112320 37.7808 28.373 1578.69 838.057 2483.01 2483.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1970 0.000512 1024 480 540 34272 1.44179 1.66509 15.0003 91.1814 109.365 109.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 440 3.2e-05 2048 92 5380 359424 398.843 104.122 4391.37 3044.12 7939.12 7939.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1020 6.4e-05 2048 380 1400 202752 68.4664 28.0284 620.868 828.552 1546.1 1546.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1570 6.4e-05 512 330 380 267264 13.5536 6.65805 57.9456 207.251 285.597 285.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 980 0.000128 4096 250 1960 120384 37.3258 28.3935 903.845 838.157 1807.83 1807.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 18 20 400 3.2e-05 2048 115 980 221184 183.304 55.9039 1240.67 1668.59 3148.66 3148.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1700 3.2e-05 1024 460 860 529920 55.611 26.8364 479.831 836.96 1399.43 1399.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1760 0.000512 4096 430 2180 33984 6.6224 234.457 209.331 450.454 450.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 800 0.000128 2048 240 940 101760 25.2737 14.4263 274.106 419.53 733.471 733.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 940 0.000128 4096 280 3560 112320 37.804 28.3693 2194.7 838.747 3099.74 3099.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1970 0.000512 1024 480 540 34400 1.43974 1.66685 20.7179 73.6679 97.5624 97.6385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 440 3.2e-05 2048 92 5380 363520 404.014 104.982 6188.41 3079.39 9777.48 9777.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1020 6.4e-05 2048 380 1400 207360 68.5113 28.3628 881.267 838.736 1817.07 1817.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1570 6.4e-05 512 330 380 271360 13.6867 6.72301 80.9645 209.788 311.342 311.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 980 0.000128 4096 250 1960 120320 37.332 28.375 1259.26 838.848 2163.91 2164.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 400 3.2e-05 2048 115 980 227840 181.734 56.1521 720.647 1679.03 2637.76 2637.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1700 3.2e-05 1024 460 860 532480 55.6958 26.9454 666.959 838.541 1588.34 1588.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1760 0.000512 4096 430 2180 34080 6.62118 326.025 209.668 542.356 542.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 800 0.000128 2048 240 940 99840 25.1548 14.3688 189.347 416.295 645.307 645.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 940 0.000128 4096 280 3560 111360 37.6468 28.313 1524.81 835.715 2426.6 2426.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1970 0.000512 1024 480 540 34240 1.43562 1.6631 14.619 90.9711 108.763 108.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 440 3.2e-05 2048 92 5380 358400 409.683 107.148 4240.81 3107.88 7866.2 7866.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1020 6.4e-05 2048 380 1400 204800 68.9989 28.3259 607.659 842.175 1547.35 1547.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1570 6.4e-05 512 330 380 271360 13.6721 6.71552 56.7931 209.832 287.2 287.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 980 0.000128 4096 250 1960 119680 37.2011 28.3055 870.641 835.72 1771.97 1772.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 20 20 400 3.2e-05 2048 115 980 225280 182.427 56.0338 1121.54 1678.92 3039.12 3039.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1700 3.2e-05 1024 460 860 532480 55.5492 26.8841 467.82 838.627 1389.08 1389.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1760 0.000512 4096 430 2180 33920 6.60339 227.564 209.236 443.446 443.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 800 0.000128 2048 240 940 101376 25.1858 14.4635 255.541 418.916 714.244 714.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 940 0.000128 4096 280 3560 112128 37.7044 28.3227 2059.18 837.682 2963 2963.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1970 0.000512 1024 480 540 34176 1.43507 1.66083 19.2319 91.185 113.582 113.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 440 3.2e-05 2048 92 5380 362496 398.519 104.194 5777.98 3052.21 9333.55 9334.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1020 6.4e-05 2048 380 1400 205824 68.2339 28.1823 820.421 833.195 1750.22 1750.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1570 6.4e-05 512 330 380 270336 13.5151 6.68054 75.3473 208.438 304.167 304.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 980 0.000128 4096 250 1960 120192 37.2859 28.3361 1181.86 839.848 2087.44 2087.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 400 3.2e-05 2048 115 980 224256 181.963 56.0914 665.797 1674.16 2578.21 2578.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1700 3.2e-05 1024 460 860 531456 55.5698 26.8858 624.663 837.285 1544.59 1544.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1760 0.000512 4096 430 2180 34080 6.62323 307.402 209.78 523.849 523.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 800 0.000128 2048 240 940 99840 25.251 14.3401 181.968 417.108 638.805 638.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 940 0.000128 4096 280 3560 112128 37.7217 28.3308 1466.46 838.043 2370.66 2370.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1970 0.000512 1024 480 540 34176 1.4392 1.67149 13.9186 92.1426 109.244 109.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 440 3.2e-05 2048 92 5380 356352 398.376 103.685 4035.15 3036.42 7574.29 7574.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1020 6.4e-05 2048 380 1400 202752 67.9385 27.9413 577.735 825.321 1499.13 1499.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1570 6.4e-05 512 330 380 264192 13.586 6.61683 53.1835 210.879 284.453 284.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 980 0.000128 4096 250 1960 119808 37.2877 28.3373 838.509 838.029 1742.27 1742.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 24 20 400 3.2e-05 2048 115 980 221184 182.678 55.6933 979.934 1668.3 2886.81 2886.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1700 3.2e-05 1024 460 860 528384 55.449 26.7344 444.251 833.283 1359.9 1360.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1760 0.000512 4096 430 2180 33984 6.61744 219.189 209.777 435.629 435.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 800 0.000128 2048 240 940 101600 25.3511 14.3933 268.714 419.176 727.773 727.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 940 0.000128 4096 280 3560 112000 38.0191 28.3978 2140.03 838.114 3044.67 3044.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1970 0.000512 1024 480 540 34200 1.44064 1.65485 20.2828 91.1942 114.644 114.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 440 3.2e-05 2048 92 5380 358400 405.827 105.353 5955.88 3076.12 9543.84 9544.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1020 6.4e-05 2048 380 1400 204800 68.6975 28.2714 851.822 833.704 1782.68 1782.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1570 6.4e-05 512 330 380 268800 13.678 6.7015 78.3444 208.519 307.428 307.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 980 0.000128 4096 250 1960 120000 37.5504 28.4116 1226.22 838.311 2130.6 2130.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 400 3.2e-05 2048 115 980 227200 182.099 56.1205 704.589 1675.17 2618.16 2618.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1700 3.2e-05 1024 460 860 531200 55.9257 26.9824 651.016 844.227 1578.33 1578.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1760 0.000512 4096 430 2180 34000 6.6089 317.725 209.372 533.75 533.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 800 0.000128 2048 240 940 100800 25.2908 14.3715 188.827 416.894 645.519 645.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 940 0.000128 4096 280 3560 112000 37.9249 28.3912 1504.79 838.016 2409.23 2409.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1970 0.000512 1024 480 540 34000 1.44477 1.66534 14.3335 91.153 108.671 108.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 440 3.2e-05 2048 92 5380 345600 412.211 106.714 4028.68 3092.72 7640.99 7641.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1020 6.4e-05 2048 380 1400 198400 69.023 27.9915 580.335 824.385 1501.92 1502.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1570 6.4e-05 512 330 380 262400 13.7426 6.63043 54.2604 206.242 281.064 281.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 980 0.000128 4096 250 1960 120000 37.4381 28.4129 861.319 837.772 1765.05 1765.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 400 3.2e-05 2048 115 980 224000 182.474 55.8694 991.724 1679.88 2910.14 2910.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1700 3.2e-05 1024 460 860 524800 56.0452 26.8063 454.349 835.046 1372.44 1372.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1760 0.000512 4096 430 2180 33800 6.59011 221.794 208.623 437.05 437.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 800 0.000128 2048 240 940 101248 25.2594 14.5501 341.994 418.587 800.537 800.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 940 0.000128 4096 280 3560 112000 37.7702 28.3462 2721.42 836.867 3624.51 3624.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1970 0.000512 1024 480 540 34272 1.43443 1.65478 25.7538 90.8513 119.766 119.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 440 3.2e-05 2048 92 5380 365568 399.412 104.513 7680.4 3064.09 11249.1 11249.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1020 6.4e-05 2048 380 1400 207872 68.4125 28.3538 1095.29 840.662 2032.92 2033.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1570 6.4e-05 512 330 380 268800 13.8198 6.7208 99.6718 209.285 329.69 329.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 980 0.000128 4096 250 1960 120064 37.3268 28.3578 1554.75 841.157 2461.69 2461.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 400 3.2e-05 2048 115 980 225792 181.794 56.1049 888.299 1686.01 2812.4 2812.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1700 3.2e-05 1024 460 860 530432 55.8763 26.9149 826.109 855.116 1764.21 1764.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1760 0.000512 4096 430 2180 34048 6.62323 403.923 209.504 620.092 620.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 800 0.000128 2048 240 940 100352 25.3473 14.4753 220.852 419.316 680.13 680.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 940 0.000128 4096 280 3560 112000 37.7221 28.3174 1799.76 838.3 2704.21 2704.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1970 0.000512 1024 480 540 34048 1.43347 1.6488 17.1035 90.7957 111.056 111.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 440 3.2e-05 2048 92 5380 358400 398.341 104.133 4950.98 3043.96 8498.07 8498.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1020 6.4e-05 2048 380 1400 200704 68.6251 27.9308 698.152 831.658 1626.55 1626.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1570 6.4e-05 512 330 380 265216 13.6276 6.64086 65.4323 207.177 293.065 293.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 980 0.000128 4096 250 1960 120064 37.2307 28.3216 1028.37 838.383 1932.41 1932.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 400 3.2e-05 2048 115 980 222208 182.55 56.1807 575.749 1676.9 2491.57 2491.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1700 3.2e-05 1024 460 860 530432 55.7349 26.8921 544.185 837.491 1464.49 1464.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1760 0.000512 4096 430 2180 33824 6.59357 264.499 209.116 480.251 480.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 800 0.000128 2048 240 940 100800 25.3154 14.3933 325.781 418.002 783.633 783.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 940 0.000128 4096 280 3560 111840 37.9124 28.3873 2617.64 838.282 3522.33 3522.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1970 0.000512 1024 480 540 34320 1.44342 1.66502 24.8115 91.126 119.115 119.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 440 3.2e-05 2048 92 5380 360960 403.985 104.942 7281.26 3073.29 10864.1 10864.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1020 6.4e-05 2048 380 1400 203520 69.2219 28.4841 1030.65 835.468 1964.02 1964.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1570 6.4e-05 512 330 380 268800 13.7803 6.72179 95.8946 208.993 325.579 325.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 980 0.000128 4096 250 1960 120000 37.4249 28.375 1495.09 838.33 2399.33 2399.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 400 3.2e-05 2048 115 980 222720 182.16 55.9329 841.206 1671.29 2750.78 2750.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1700 3.2e-05 1024 460 860 529920 55.7311 26.8938 791.96 835.283 1710.05 1710.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1760 0.000512 4096 430 2180 33960 6.60902 385.374 209.281 601.316 601.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 800 0.000128 2048 240 940 99840 25.3756 14.5572 219.663 417.927 677.66 677.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 940 0.000128 4096 280 3560 111360 37.7666 28.3484 1765.55 835.534 2667.32 2667.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1970 0.000512 1024 480 540 33600 1.42854 1.64832 16.8288 90.4398 110.419 110.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 440 3.2e-05 2048 92 5380 353280 402.611 104.858 4826.53 3053.93 8388.59 8389.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1020 6.4e-05 2048 380 1400 199680 68.5772 28.0061 685.367 824.722 1606.87 1607.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1570 6.4e-05 512 330 380 261120 13.8173 6.62534 63.039 206.297 289.967 290.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 980 0.000128 4096 250 1960 119040 37.2793 28.3582 1006.45 835.641 1907.83 1907.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 400 3.2e-05 2048 115 980 222720 181.858 55.892 569.436 1669.01 2476.39 2476.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1700 3.2e-05 1024 460 860 529920 55.6081 26.864 536.068 836.942 1455.67 1455.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1760 0.000512 4096 430 2180 33840 6.60704 261.294 209.084 477.031 477.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 800 0.000128 2048 240 940 101376 25.194 14.353 318.192 418.361 776.236 776.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 940 0.000128 4096 280 3560 111616 37.7021 28.32 2547.36 836.407 3449.91 3450
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1970 0.000512 1024 480 540 34304 1.4416 1.67178 23.9221 91.0253 118.13 118.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 440 3.2e-05 2048 92 5380 360448 404.848 105.621 7090.4 3082.94 10684.5 10685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1020 6.4e-05 2048 380 1400 204800 68.7801 28.27 1013.7 836.229 1947.16 1947.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1570 6.4e-05 512 330 380 270336 13.621 6.70854 94.5589 209.163 324.242 324.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 980 0.000128 4096 250 1960 119808 37.2553 28.333 1461.17 847.596 2374.46 2374.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 400 3.2e-05 2048 115 980 225280 181.579 60.1682 827.966 1671.64 2741.54 2741.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1700 3.2e-05 1024 460 860 528384 55.7996 26.8381 766.682 850.542 1700.05 1700.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1760 0.000512 4096 430 2180 34048 6.62115 377.389 209.801 593.857 593.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 800 0.000128 2048 240 940 100352 25.3152 14.3482 212.381 418.628 670.807 670.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 940 0.000128 4096 280 3560 111616 37.7772 28.3121 1708.08 836.934 2611.22 2611.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1970 0.000512 1024 480 540 33792 1.42621 1.64778 15.9307 90.5443 109.621 109.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 440 3.2e-05 2048 92 5380 360448 405.87 105.635 4732.33 3081.06 8325.56 8326.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1020 6.4e-05 2048 380 1400 204800 68.8157 28.3156 676.086 839.631 1613.04 1613.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1570 6.4e-05 512 330 380 270336 13.6298 6.70461 62.9308 209.204 292.657 292.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 980 0.000128 4096 250 1960 119808 37.31 28.322 976.677 841.623 1884.04 1884.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 400 3.2e-05 2048 115 980 221184 182.746 55.8519 544.742 1671.79 2455.32 2455.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1700 3.2e-05 1024 460 860 524288 56.1629 26.859 509.67 836.11 1428.98 1429.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1760 0.000512 4096 430 2180 33792 6.59347 251.268 209.071 466.976 467.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 800 0.000128 2048 240 940 99840 25.2651 14.4651 273.64 416.78 730.291 730.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 940 0.000128 4096 280 3560 112128 37.7347 28.3456 2241.8 837.36 3145.35 3145.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1970 0.000512 1024 480 540 34176 1.43782 1.66682 20.9904 91.177 115.345 115.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 440 3.2e-05 2048 92 5380 356352 398.608 103.919 6150.11 3038.29 9691.58 9692.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1020 6.4e-05 2048 380 1400 202752 67.9023 27.8958 875.758 838.328 1810.07 1810.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1570 6.4e-05 512 330 380 264192 13.578 6.61475 80.3657 206.269 307.015 307.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 980 0.000128 4096 250 1960 119808 37.2845 28.3125 1278.21 850.475 2194.38 2194.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 400 3.2e-05 2048 115 980 221184 181.628 55.6363 710.212 1664.79 2612.46 2612.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1700 3.2e-05 1024 460 860 528384 55.4057 26.7468 667.349 839.636 1589.33 1589.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1760 0.000512 4096 430 2180 33984 6.62323 333.021 209.61 549.296 549.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 800 0.000128 2048 240 940 98304 25.129 14.2796 189.994 413.458 642.998 643.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 940 0.000128 4096 280 3560 110592 37.7746 28.3177 1534.45 834.825 2435.48 2435.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1970 0.000512 1024 480 540 33792 1.43565 1.65037 14.6395 91.8013 109.597 109.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 440 3.2e-05 2048 92 5380 344064 414.061 104.362 4139.28 3104.14 7762.52 7763.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1020 6.4e-05 2048 380 1400 196608 69.3155 27.9511 594.623 825.651 1517.73 1517.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1570 6.4e-05 512 330 380 258048 13.9499 6.62458 55.0436 206.534 282.344 282.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 980 0.000128 4096 250 1960 118272 37.2527 28.308 876.092 837.744 1779.5 1779.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 400 3.2e-05 2048 115 980 208896 189.216 55.1048 471.402 1650.01 2365.93 2366.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1700 3.2e-05 1024 460 860 516096 55.7286 26.4632 461.454 829.656 1373.49 1373.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1760 0.000512 4096 430 2180 33792 6.61875 229.103 209.746 445.515 445.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 800 0.000128 2048 240 940 100800 25.299 14.3688 286.084 417.359 743.258 743.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 940 0.000128 4096 280 3560 112000 37.9157 28.3853 2285.64 838.747 3190.8 3190.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1970 0.000512 1024 480 540 34000 1.44518 1.66634 21.6903 91.2032 116.075 116.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 440 3.2e-05 2048 92 5380 345600 412.283 106.481 6145.71 3094.61 9759.73 9760.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1020 6.4e-05 2048 380 1400 198400 69.0501 27.9465 880.298 825.307 1802.79 1802.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1570 6.4e-05 512 330 380 262400 13.7484 6.6289 82.4246 206.477 309.467 309.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 980 0.000128 4096 250 1960 120000 37.449 28.3974 1307.46 838.797 2212.21 2212.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 400 3.2e-05 2048 115 980 224000 181.475 55.8674 743.153 1667.23 2647.91 2648.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1700 3.2e-05 1024 460 860 524800 56.0297 26.8228 688.609 833.735 1605.38 1605.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1760 0.000512 4096 430 2180 33800 6.59046 341.229 208.859 556.719 556.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 800 0.000128 2048 240 940 99200 25.0419 14.3187 200.475 413.275 653.247 653.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 940 0.000128 4096 280 3560 110400 37.826 28.3384 1612.31 834.814 2513.4 2513.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1970 0.000512 1024 480 540 33600 1.43158 1.64864 15.3863 90.5933 109.13 109.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 440 3.2e-05 2048 92 5380 332800 426.714 107.95 4270.59 3162.4 7968.32 7968.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1020 6.4e-05 2048 380 1400 192000 70.4899 27.9609 609.708 827.931 1536.28 1536.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1570 6.4e-05 512 330 380 256000 14.067 6.62938 57.1372 206.433 284.453 284.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 980 0.000128 4096 250 1960 118400 37.2499 28.3524 922.359 834.99 1823.05 1823.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 400 3.2e-05 2048 115 980 217600 180.119 55.1282 518.356 1649.12 2402.91 2403.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1700 3.2e-05 1024 460 860 512000 56.0972 26.4909 482.453 824.703 1389.93 1390.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1760 0.000512 4096 430 2180 33600 6.58842 244.641 208.691 459.963 460.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 800 0.000128 2048 240 960 102656 25.2272 14.3753 412.405 419.439 871.587 871.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 940 0.000128 4096 280 3552 112768 37.7225 28.3238 1709.15 838.561 2613.88 2613.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1970 0.000512 1024 480 528 34496 1.44403 1.66912 28.1037 92.303 123.592 123.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 440 3.2e-05 2048 92 5376 366592 400.129 104.595 4826.98 3062.65 8395.03 8395.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1020 6.4e-05 2048 380 1392 207872 68.4583 28.2874 683.831 846.826 1627.59 1627.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1570 6.4e-05 512 330 384 272384 13.6136 6.71856 62.9558 209.776 293.25 293.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 980 0.000128 4096 250 1968 120448 37.4538 28.3341 1881.88 838.567 2786.34 2786.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 400 3.2e-05 2048 115 984 220160 185.085 56.032 1172.3 1676.74 3090.34 3090.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1700 3.2e-05 1024 460 864 533504 55.6461 26.8737 526.989 845.016 1454.71 1454.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1760 0.000512 4096 430 2184 34112 6.62285 253.319 209.655 469.638 469.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 800 0.000128 2048 240 960 102720 25.2715 14.3831 247.29 419.102 706.186 706.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 940 0.000128 4096 280 3552 112800 37.9245 28.4031 1805.13 837.905 2709.47 2709.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1970 0.000512 1024 480 528 34480 1.44198 1.66502 16.464 92.3603 112.003 112.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 440 3.2e-05 2048 92 5376 366080 401.897 104.585 5097.74 3062.93 8667.83 8668.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1020 6.4e-05 2048 380 1392 207360 68.776 28.3623 718.028 837.818 1653.19 1653.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1570 6.4e-05 512 330 384 271360 13.7329 6.73178 66.1747 209.598 296.429 296.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 980 0.000128 4096 250 1968 120480 37.5276 28.3925 1059.25 840.998 1966.28 1966.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 400 3.2e-05 2048 115 984 220160 185.888 56.1132 1122.62 1675.35 3040.17 3040.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1700 3.2e-05 1024 460 864 533760 55.8275 26.9496 556.395 855.423 1507.98 1508.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1760 0.000512 4096 430 2184 34120 6.62848 267.217 209.566 483.458 483.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 800 0.000128 2048 240 960 102144 25.1985 14.3913 240.021 418.846 698.598 698.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 940 0.000128 4096 280 3552 112704 37.7483 28.3509 1776.34 838.417 2680.96 2681.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1970 0.000512 1024 480 528 34464 1.43974 1.66832 16.3297 91.8328 111.345 111.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 440 3.2e-05 2048 92 5376 365568 400.18 104.24 5010.44 3061.6 8577.13 8577.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1020 6.4e-05 2048 380 1392 207360 68.562 28.38 707.136 837.378 1641.65 1641.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1570 6.4e-05 512 330 384 271872 13.6068 6.72358 65.7958 209.467 295.78 295.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 980 0.000128 4096 250 1968 120384 37.3847 28.3634 1022.67 838.579 1927.11 1927.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 24 400 3.2e-05 2048 115 984 219648 184.768 55.9751 1094.31 1674.23 3009.48 3009.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1700 3.2e-05 1024 460 864 531456 55.7676 26.8938 546.54 851.027 1480.43 1480.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1760 0.000512 4096 430 2184 34080 6.61328 263.843 209.592 480.094 480.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 800 0.000128 2048 240 960 102144 25.153 14.3607 173.652 418.921 632.236 632.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 940 0.000128 4096 280 3552 112512 37.6912 28.3281 1142.97 837.545 2046.64 2046.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1970 0.000512 1024 480 528 34176 1.43565 1.66502 10.6025 91.3195 105.095 105.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 440 3.2e-05 2048 92 5376 362496 398.741 104.186 3217.47 3052.28 6773.35 6773.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1020 6.4e-05 2048 380 1392 205824 68.2532 28.205 452.771 836.253 1385.68 1385.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1570 6.4e-05 512 330 384 270336 13.5254 6.68122 42.5039 208.438 271.335 271.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 980 0.000128 4096 250 1968 120192 37.2941 28.3314 687.972 837.858 1591.57 1591.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 400 3.2e-05 2048 115 984 218112 184.67 55.9526 1118.71 1676.59 3036.14 3036.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1700 3.2e-05 1024 460 864 531456 55.6052 26.8626 353.974 837.391 1274.03 1274.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1760 0.000512 4096 430 2184 33984 6.61709 169.144 209.307 385.113 385.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 800 0.000128 2048 240 960 102144 25.2576 14.4034 263.906 418.861 722.567 722.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 940 0.000128 4096 280 3552 112672 37.8431 28.39 2060.42 838.681 2965.45 2965.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1970 0.000512 1024 480 528 34496 1.44589 1.66691 19.0927 91.2525 113.532 113.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 440 3.2e-05 2048 92 5376 365568 400.242 104.478 5811.94 3060.39 9377.71 9378.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1020 6.4e-05 2048 380 1392 206080 68.9108 28.3546 817.325 837.308 1752.09 1752.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1570 6.4e-05 512 330 384 270592 13.709 6.72768 76.0265 209.462 306.106 306.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 980 0.000128 4096 250 1968 120288 37.4374 28.383 1185.85 838.699 2090.48 2090.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 14 24 400 3.2e-05 2048 115 984 218624 184.453 56.0797 1214.87 1674.24 3129.83 3129.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1700 3.2e-05 1024 460 864 532224 62.5899 26.9245 629.75 859.996 1579.45 1579.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1760 0.000512 4096 430 2184 34104 6.6273 305.064 209.767 521.501 521.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 24 800 0.000128 2048 240 960 102144 25.1797 14.42 203.954 418.969 662.667 662.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 940 0.000128 4096 280 3552 112448 37.7405 28.3566 1294.69 837.851 2198.75 2198.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1970 0.000512 1024 480 528 34272 1.43331 1.65478 12.2852 90.9016 106.345 106.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 440 3.2e-05 2048 92 5376 365568 399.521 104.532 3666.98 3060.6 7232.29 7232.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1020 6.4e-05 2048 380 1392 204288 69.1315 28.2994 513.021 837.555 1449.99 1450.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1570 6.4e-05 512 330 384 268800 13.8259 6.72154 48.1384 209.485 278.358 278.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 24 980 0.000128 4096 250 1968 120064 37.328 28.3587 789.67 838.565 1694.03 1694.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 24 400 3.2e-05 2048 115 984 218624 184.463 56.223 1322.06 1674.23 3237.17 3237.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1700 3.2e-05 1024 460 864 530432 55.8763 26.9028 400.49 837.381 1320.84 1320.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1760 0.000512 4096 430 2184 34048 6.62938 193.015 209.746 409.434 409.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 800 0.000128 2048 240 960 102400 25.1727 14.3536 255.465 419.579 714.71 714.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 940 0.000128 4096 280 3552 112640 37.7435 28.3464 1986.92 838.839 2891.96 2892.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1970 0.000512 1024 480 528 34432 1.4377 1.66912 18.4372 91.3809 112.995 113.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 440 3.2e-05 2048 92 5376 364544 399.308 104.237 5332.68 3061.22 8898.11 8898.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1020 6.4e-05 2048 380 1392 206848 68.3765 28.2776 795.239 836.027 1728.12 1728.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1570 6.4e-05 512 330 384 270336 13.6218 6.71091 72.8381 209.178 302.533 302.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 980 0.000128 4096 250 1968 120320 37.311 28.3407 1152.44 838.929 2057.13 2057.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 16 24 400 3.2e-05 2048 115 984 219136 184.064 55.9948 1124.92 1676.98 3042.16 3042.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1700 3.2e-05 1024 460 864 532480 55.6889 26.882 606.534 840.238 1529.54 1529.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1760 0.000512 4096 430 2184 34048 6.60995 290.368 209.506 506.528 506.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 800 0.000128 2048 240 960 101376 25.1937 14.361 191.022 417.976 648.688 648.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 940 0.000128 4096 280 3552 112128 37.6709 28.3348 1307.75 835.697 2209.56 2209.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1970 0.000512 1024 480 528 34304 1.44509 1.67203 12.4116 90.9782 106.579 106.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 440 3.2e-05 2048 92 5376 360448 404.913 105.535 3402.4 3077.57 6991.08 6991.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1020 6.4e-05 2048 380 1392 204800 68.8136 28.3054 520.797 835.388 1453.49 1453.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1570 6.4e-05 512 330 384 270336 13.6207 6.70509 49.1643 208.973 278.651 278.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 980 0.000128 4096 250 1968 119808 37.2756 28.3224 765.474 835.632 1666.81 1666.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 16 24 400 3.2e-05 2048 115 984 217088 184.325 55.9012 1140.17 1670.12 3050.7 3050.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1700 3.2e-05 1024 460 864 528384 55.8073 27.005 398.473 835.333 1316.8 1316.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1760 0.000512 4096 430 2184 33920 6.59456 187.588 208.978 403.204 403.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 800 0.000128 2048 240 960 102528 25.2597 14.3998 278.707 419.017 737.524 737.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 940 0.000128 4096 280 3552 112608 37.8149 28.3853 2178.9 837.775 3082.99 3083.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1970 0.000512 1024 480 528 34416 1.44387 1.66582 20.226 91.1981 114.607 114.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 440 3.2e-05 2048 92 5376 364032 399.968 104.376 6146.15 3053.47 9704.61 9705.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1020 6.4e-05 2048 380 1392 205056 68.914 28.394 860.245 834.659 1792.4 1792.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1570 6.4e-05 512 330 384 269568 13.6875 6.71741 80.5019 208.748 309.84 309.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 980 0.000128 4096 250 1968 120384 37.4175 28.3905 1254.59 837.898 2158.4 2158.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 400 3.2e-05 2048 115 984 218880 184.694 56.0865 1077.57 1674.72 2993.26 2993.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1700 3.2e-05 1024 460 864 532224 55.8303 26.9439 671.63 837.59 1592.18 1592.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1760 0.000512 4096 430 2184 34056 6.62032 324.49 209.392 540.545 540.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 800 0.000128 2048 240 960 101376 25.1662 14.375 194.118 418.065 651.863 651.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 940 0.000128 4096 280 3552 112320 37.7838 28.3729 1524.56 838.916 2429.74 2429.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1970 0.000512 1024 480 528 34272 1.44131 1.66544 14.2509 92.2872 109.717 109.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 440 3.2e-05 2048 92 5376 359424 398.807 103.992 4245.52 3045.02 7793.98 7794.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1020 6.4e-05 2048 380 1392 202752 68.4446 28.1027 596.709 829.28 1522.72 1522.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1570 6.4e-05 512 330 384 267264 13.5505 6.6601 56.1491 207.458 284.006 284.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 980 0.000128 4096 250 1968 120384 37.3173 28.3845 878.359 843.197 1787.36 1787.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 18 24 400 3.2e-05 2048 115 984 216576 184.265 55.9019 1031.85 1670.33 2942.54 2942.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1700 3.2e-05 1024 460 864 529920 55.5911 26.839 469.084 835.362 1387.06 1387.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1760 0.000512 4096 430 2184 33984 6.62422 226.9 209.593 443.162 443.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 800 0.000128 2048 240 960 102400 25.2141 14.3758 263.046 419.495 722.269 722.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 940 0.000128 4096 280 3552 112640 37.7588 28.375 2072.82 838.75 2977.82 2977.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1970 0.000512 1024 480 528 34400 1.43942 1.66288 19.1897 91.1662 113.526 113.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 440 3.2e-05 2048 92 5376 363520 404.066 105.029 5835.43 3081.08 9426.28 9426.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1020 6.4e-05 2048 380 1392 207360 68.5279 28.3649 825.418 842.821 1765.33 1765.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1570 6.4e-05 512 330 384 271360 13.6813 6.72358 76.8453 209.768 307.204 307.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 980 0.000128 4096 250 1968 120320 37.3279 28.3759 1194.32 838.784 2098.91 2099.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 400 3.2e-05 2048 115 984 220160 183.675 56.1396 662.456 1676.6 2579.07 2579.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1700 3.2e-05 1024 460 864 532480 55.6921 27.5641 639.006 838.544 1561 1561.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1760 0.000512 4096 430 2184 34080 6.62573 308.37 209.711 524.754 524.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 800 0.000128 2048 240 960 101120 25.0303 14.3319 187.778 416.344 643.619 643.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 940 0.000128 4096 280 3552 112000 37.5845 28.3005 1476.62 835.812 2378.42 2378.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1970 0.000512 1024 480 528 34240 1.43421 1.65875 13.8348 90.8058 107.803 107.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 440 3.2e-05 2048 92 5376 358400 410.225 106.017 4099.73 3107.73 7724.36 7724.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1020 6.4e-05 2048 380 1392 204800 69.0189 28.3667 584.871 838.963 1521.4 1521.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1570 6.4e-05 512 330 384 271360 13.679 6.71446 55.6315 209.854 286.062 286.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 980 0.000128 4096 250 1968 119680 37.2136 28.3088 846.656 835.822 1748.1 1748.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 20 24 400 3.2e-05 2048 115 984 220160 184.118 56.0612 973.63 1677.07 2891.07 2891.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1700 3.2e-05 1024 460 864 532480 55.5426 26.8812 457.849 838.758 1379.22 1379.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1760 0.000512 4096 430 2184 33920 6.60778 220.003 209.314 435.97 436.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 800 0.000128 2048 240 960 102144 25.1556 14.3505 339.497 418.583 797.724 797.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 940 0.000128 4096 280 3552 112512 37.6545 28.3209 2636.57 836.842 3539.5 3539.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1970 0.000512 1024 480 528 34176 1.43155 1.66035 24.5056 90.945 118.612 118.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 440 3.2e-05 2048 92 5376 362496 398.32 104.229 7384.92 3049.54 10937.7 10938.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1020 6.4e-05 2048 380 1392 205824 68.2255 28.2115 1044.45 832.504 1973.59 1973.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1570 6.4e-05 512 330 384 270336 13.5073 6.67917 97.6852 208.259 326.319 326.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 980 0.000128 4096 250 1968 120192 37.2665 28.3231 1510.49 836.827 2413.01 2413.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 400 3.2e-05 2048 115 984 218112 183.271 56.0394 838.186 1672.87 2750.55 2750.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1700 3.2e-05 1024 460 864 531456 55.5429 26.8798 811.485 836.62 1730.73 1730.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1760 0.000512 4096 430 2184 33984 6.61299 389.687 209.137 605.481 605.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 800 0.000128 2048 240 960 101376 25.0931 14.3658 216.021 417.125 672.745 672.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 940 0.000128 4096 280 3552 112128 37.7242 28.3361 1715.59 838.048 2619.81 2619.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1970 0.000512 1024 480 528 34176 1.44179 1.66765 15.9389 92.1437 111.262 111.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 440 3.2e-05 2048 92 5376 356352 398.5 103.912 4673.28 3037.06 8213.42 8213.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1020 6.4e-05 2048 380 1392 202752 67.9106 27.8979 665.921 825.291 1587.21 1587.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1570 6.4e-05 512 330 384 264192 13.5768 6.62061 62.7197 206.439 289.54 289.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 980 0.000128 4096 250 1968 119808 37.2619 28.3396 979.132 838.146 1882.98 1883.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 400 3.2e-05 2048 115 984 215040 183.082 55.715 532.88 1666.28 2438.14 2438.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1700 3.2e-05 1024 460 864 528384 55.4448 26.7492 523.218 833.234 1438.83 1438.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1760 0.000512 4096 430 2184 33792 6.57958 252.9 208.793 468.315 468.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 800 0.000128 2048 240 960 102400 25.3079 14.3832 334.228 418.74 792.8 792.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 940 0.000128 4096 280 3552 112400 37.987 28.4115 2606.42 837.161 3510.09 3510.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1970 0.000512 1024 480 528 34200 1.44637 1.65731 24.0763 91.9842 119.239 119.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 440 3.2e-05 2048 92 5376 358400 405.703 105.38 7198.33 3073.13 10783.2 10783.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1020 6.4e-05 2048 380 1392 204800 68.7014 28.2892 1023.99 832.692 1953.87 1954.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1570 6.4e-05 512 330 384 268800 13.6846 6.70925 96.1911 208.301 325.076 325.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 980 0.000128 4096 250 1968 120000 37.5067 28.4221 1491.57 837.263 2394.87 2394.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 400 3.2e-05 2048 115 984 217600 184.069 56.1415 823.804 1673.49 2737.7 2737.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1700 3.2e-05 1024 460 864 531200 55.942 26.9796 802.343 836.916 1722.37 1722.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1760 0.000512 4096 430 2184 34000 6.61491 387.55 209.192 603.401 603.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 800 0.000128 2048 240 960 100800 25.2829 14.3718 223.869 416.961 680.627 680.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 940 0.000128 4096 280 3552 112000 37.9228 28.4124 1760.74 837.9 2665.1 2665.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1970 0.000512 1024 480 528 34000 1.44592 1.66278 16.441 91.1513 110.771 110.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 440 3.2e-05 2048 92 5376 345600 412.229 106.439 4700.33 3092.49 8312.14 8312.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1020 6.4e-05 2048 380 1392 198400 69.0392 28.0076 673.53 842.884 1613.66 1613.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1570 6.4e-05 512 330 384 262400 13.7498 6.63706 63.5316 206.269 290.381 290.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 980 0.000128 4096 250 1968 120000 37.4433 28.4017 1013.06 838.076 1917.08 1917.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 400 3.2e-05 2048 115 984 211200 183.999 55.8858 542.617 1667.69 2450.39 2450.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1700 3.2e-05 1024 460 864 524800 56.0322 26.8216 535.579 832.959 1451.58 1451.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1760 0.000512 4096 430 2184 33800 6.59661 259.803 208.704 475.149 475.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 800 0.000128 2048 240 960 102144 25.2003 14.4179 327.399 419.009 786.165 786.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 940 0.000128 4096 280 3552 112448 37.726 28.3569 2558.6 837.712 3462.51 3462.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1970 0.000512 1024 480 528 34272 1.43405 1.65443 23.7938 90.9022 117.857 117.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 440 3.2e-05 2048 92 5376 365568 399.49 104.494 7228.28 3060.83 10793.8 10794.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1020 6.4e-05 2048 380 1392 204288 69.1368 28.362 1007.16 837.566 1942.41 1942.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1570 6.4e-05 512 330 384 268800 13.8305 6.72486 94.4717 209.5 324.714 324.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 980 0.000128 4096 250 1968 120064 37.3359 28.3689 1471.85 837.838 2375.5 2375.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 400 3.2e-05 2048 115 984 218624 183.643 56.1597 815.38 1680.94 2736.32 2736.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1700 3.2e-05 1024 460 864 530432 55.8284 26.975 788.651 837.385 1709.04 1709.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1760 0.000512 4096 430 2184 34048 6.61914 381.792 209.765 598.221 598.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 800 0.000128 2048 240 960 102144 25.1452 14.4087 217.546 419.302 676.545 676.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 940 0.000128 4096 280 3552 112000 37.7066 28.3304 1681.65 838.318 2586.12 2586.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1970 0.000512 1024 480 528 34048 1.43203 1.64877 15.9422 90.7948 109.892 109.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 440 3.2e-05 2048 92 5376 358400 398.441 104.001 4665.41 3042.51 8211.03 8211.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1020 6.4e-05 2048 380 1392 200704 68.6251 28.0187 652.075 828.249 1577.16 1577.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1570 6.4e-05 512 330 384 265216 13.6334 6.63613 61.5228 207.176 289.159 289.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 980 0.000128 4096 250 1968 120064 37.2329 28.3223 966.781 838.422 1870.86 1870.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 400 3.2e-05 2048 115 984 215040 183.527 56.0171 528.278 1674.8 2442.82 2442.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1700 3.2e-05 1024 460 864 530432 55.745 26.8861 519.376 837.536 1439.74 1439.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1760 0.000512 4096 430 2184 33824 6.60243 248.393 209.164 464.205 464.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 800 0.000128 2048 240 960 101760 25.2125 14.3852 315.53 417.671 772.937 773.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 940 0.000128 4096 280 3552 112320 37.8648 28.3709 2466.05 837.599 3370.01 3370.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1970 0.000512 1024 480 528 34320 1.44534 1.66298 23.1022 91.0898 117.367 117.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 440 3.2e-05 2048 92 5376 360960 404.104 105.116 6900.77 3070.78 10481.4 10482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1020 6.4e-05 2048 380 1392 203520 69.2149 28.3443 968.98 834.826 1901.56 1901.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1570 6.4e-05 512 330 384 268800 13.7852 6.71949 91.7727 208.821 321.288 321.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 980 0.000128 4096 250 1968 120000 37.4242 28.3912 1417.44 837.78 2321.15 2321.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 400 3.2e-05 2048 115 984 215040 184.127 55.935 774.499 1671.3 2686.05 2686.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1700 3.2e-05 1024 460 864 529920 55.7513 26.8922 763.468 834.787 1681.09 1681.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1760 0.000512 4096 430 2184 33960 6.61299 366.296 209.17 582.125 582.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 800 0.000128 2048 240 960 101760 25.1781 14.3749 204.923 417.928 662.543 662.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 940 0.000128 4096 280 3552 111360 37.761 28.3668 1574.76 835.559 2476.56 2476.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1970 0.000512 1024 480 528 33600 1.4273 1.64454 14.8712 90.4415 108.455 108.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 440 3.2e-05 2048 92 5376 353280 402.666 104.564 4345.58 3050.76 7904.2 7904.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1020 6.4e-05 2048 380 1392 199680 68.5901 28.0474 612.125 824.743 1533.69 1533.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1570 6.4e-05 512 330 384 261120 13.8265 6.62656 57.6429 206.299 284.577 284.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 980 0.000128 4096 250 1968 119040 37.2648 28.3484 904.864 835.693 1806.27 1806.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 400 3.2e-05 2048 115 984 215040 183.685 55.8961 498.92 1669.03 2407.72 2407.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1700 3.2e-05 1024 460 864 529920 55.6242 26.8636 491.673 837.033 1411.37 1411.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1760 0.000512 4096 430 2184 33840 6.61254 233.829 209.14 449.625 449.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 800 0.000128 2048 240 960 101376 25.1944 14.4777 301.289 417.949 759.047 759.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 940 0.000128 4096 280 3552 112128 37.6541 28.3216 2353.32 835.596 3255 3255.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1970 0.000512 1024 480 528 34304 1.44003 1.67078 21.8646 90.9681 116.016 116.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 440 3.2e-05 2048 92 5376 360448 404.847 105.6 6578.4 3077.16 10166.7 10167.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1020 6.4e-05 2048 380 1392 204800 68.7729 28.33 932.325 835.389 1865.01 1865.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1570 6.4e-05 512 330 384 270336 13.6253 6.70262 87.7446 208.956 317.22 317.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 980 0.000128 4096 250 1968 119808 37.2908 28.3103 1352.17 835.774 2253.65 2253.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 400 3.2e-05 2048 115 984 217088 183.609 55.8531 746.694 1670.01 2656.36 2656.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1700 3.2e-05 1024 460 864 528384 55.8253 26.8432 725.094 835.224 1643.17 1643.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1760 0.000512 4096 430 2184 33920 6.59834 349.542 212.494 568.684 568.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 800 0.000128 2048 240 960 100352 25.3106 14.3479 200.906 418.705 659.406 659.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 940 0.000128 4096 280 3552 111616 37.7636 28.325 1593.08 837.109 2496.39 2496.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1970 0.000512 1024 480 528 33792 1.43155 1.64272 14.6618 90.5536 108.362 108.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 440 3.2e-05 2048 92 5376 360448 405.945 105.737 4451.62 3081.19 8045.17 8045.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1020 6.4e-05 2048 380 1392 204800 68.8307 28.3549 631.942 836.595 1565.92 1566.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1570 6.4e-05 512 330 384 270336 13.6413 6.70554 60.2821 209.251 290.069 290.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 980 0.000128 4096 250 1968 119808 37.3082 28.3102 920.804 837.296 1823.82 1823.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 400 3.2e-05 2048 115 984 212992 183.933 56.0006 496.255 1672.01 2408.4 2408.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1700 3.2e-05 1024 460 864 524288 56.1282 26.8452 488.309 836.164 1407.63 1407.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1760 0.000512 4096 430 2184 33792 6.59914 235.501 209.163 451.308 451.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 800 0.000128 2048 240 950 101120 25.3454 14.3585 451.444 419.088 910.382 910.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 940 0.000128 4096 280 3550 112512 37.7169 28.3353 1927.71 838.052 2831.94 2832.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1970 0.000512 1024 480 525 34560 1.43926 1.66934 31.372 92.4746 127.029 127.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 440 3.2e-05 2048 92 5375 366592 400.067 104.746 5466.02 3060.25 9031.77 9032.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1020 6.4e-05 2048 380 1400 206848 68.603 28.3548 774.801 837.916 1709.87 1710.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1570 6.4e-05 512 330 400 272384 13.6044 6.71398 73.946 209.59 304.041 304.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 980 0.000128 4096 250 1950 120192 37.3473 28.329 2154.04 839.884 3059.71 3059.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 400 3.2e-05 2048 115 975 224256 184.021 56.1828 1275.36 1677.68 3193.44 3193.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1700 3.2e-05 1024 460 875 533504 55.6116 26.8773 597.892 837.868 1518.44 1518.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1760 0.000512 4096 430 2175 34144 6.62781 285.983 209.55 502.206 502.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 800 0.000128 2048 240 950 101120 25.421 14.4363 232.687 419.089 691.772 691.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 940 0.000128 4096 280 3550 112480 37.9342 28.3949 1731.37 837.985 2635.79 2635.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1970 0.000512 1024 480 525 34480 1.44384 1.66298 15.7605 91.957 110.897 110.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 440 3.2e-05 2048 92 5375 366080 401.923 104.587 4902.43 3062.79 8472.39 8472.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1020 6.4e-05 2048 380 1400 206080 69.0925 28.4488 690.321 837.779 1625.83 1625.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1570 6.4e-05 512 330 400 272640 13.642 6.73238 66.3995 209.591 296.548 296.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 980 0.000128 4096 250 1950 120160 37.493 28.3894 1011.63 837.857 1915.48 1915.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 400 3.2e-05 2048 115 975 224000 185.105 56.0996 1100.79 1675.28 3024.07 3024.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1700 3.2e-05 1024 460 875 533760 55.8203 26.9465 533.906 837.717 1454.59 1454.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1760 0.000512 4096 430 2175 34120 6.61846 255.67 217.337 479.67 479.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 800 0.000128 2048 240 950 101120 25.4512 14.3852 395.681 419.214 854.88 855.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 940 0.000128 4096 280 3550 112320 37.8366 28.3691 1115.55 838.124 2020 2020.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1970 0.000512 1024 480 525 34400 1.44742 1.66742 27.2207 91.4467 121.853 121.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 440 3.2e-05 2048 92 5375 363520 404.304 104.932 3146.24 3076.93 6733.08 6733.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1020 6.4e-05 2048 380 1400 204800 69.1903 28.3196 442.264 837.992 1377.96 1378.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1570 6.4e-05 512 330 400 271360 13.6939 6.72154 42.9933 209.623 273.217 273.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 980 0.000128 4096 250 1950 120000 37.4609 28.3718 1851.37 838.2 2755.52 2755.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 400 3.2e-05 2048 115 975 222720 184.913 56.0908 1087.73 1675.45 3004.4 3004.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1700 3.2e-05 1024 460 875 532480 55.7358 26.923 347.082 837.959 1267.9 1268.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1760 0.000512 4096 430 2175 34080 6.61984 165.321 209.459 381.446 381.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 800 0.000128 2048 240 950 100992 25.3099 14.4582 242.701 418.408 701.019 701.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 940 0.000128 4096 280 3550 112512 37.7669 28.3591 1846.81 837.529 2750.58 2750.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1970 0.000512 1024 480 525 34560 1.44141 1.66502 16.8363 93.2656 113.279 113.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 440 3.2e-05 2048 92 5375 365568 400.14 104.379 5214.27 3057.51 8776.97 8777.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1020 6.4e-05 2048 380 1400 205824 68.8822 28.3578 733.307 836.51 1667.25 1667.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1570 6.4e-05 512 330 400 271872 13.6282 6.71949 71.0701 209.239 300.847 300.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 980 0.000128 4096 250 1950 120000 37.3611 28.3702 1053.63 837.639 1957.1 1957.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 25 400 3.2e-05 2048 115 975 222720 184.062 55.9861 1091.85 1672.49 3004.6 3004.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1700 3.2e-05 1024 460 875 531456 55.7804 26.9132 566.584 836.441 1485.91 1486.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1760 0.000512 4096 430 2175 34128 6.62883 272.755 209.525 488.951 489.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 800 0.000128 2048 240 950 100608 25.3005 14.4761 175.687 418.56 634.159 634.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 940 0.000128 4096 280 3550 112128 37.7525 28.3226 1186.16 836.814 2089.16 2089.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1970 0.000512 1024 480 525 34368 1.43373 1.66502 10.965 92.2057 106.342 106.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 440 3.2e-05 2048 92 5375 362496 398.637 104.315 3349.93 3049.61 6903.15 6903.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1020 6.4e-05 2048 380 1400 202752 68.802 28.1661 467.437 835.192 1399.78 1399.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1570 6.4e-05 512 330 400 270336 13.5279 6.67494 45.8448 208.257 274.488 274.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 980 0.000128 4096 250 1950 119808 37.2542 28.34 708.342 837.048 1611.09 1611.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 400 3.2e-05 2048 115 975 221184 184.322 55.935 1115.17 1676.03 3031.64 3031.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1700 3.2e-05 1024 460 875 531456 55.592 26.859 367.475 836.672 1286.78 1286.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1760 0.000512 4096 430 2175 34080 6.6337 176.189 209.541 392.407 392.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 800 0.000128 2048 240 950 100800 25.3893 14.4824 248.356 418.805 707.171 707.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 940 0.000128 4096 280 3550 112448 37.8941 28.3854 1976.03 838.509 2880.93 2881.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1970 0.000512 1024 480 525 34496 1.44746 1.66912 18.3376 92.3385 113.864 113.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 440 3.2e-05 2048 92 5375 365568 400.333 104.641 5592.87 3060.13 9158.64 9159.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1020 6.4e-05 2048 380 1400 206080 68.921 28.4631 784.629 837.194 1719.4 1719.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1570 6.4e-05 512 330 400 272384 13.625 6.72496 76.4505 209.439 306.425 306.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 980 0.000128 4096 250 1950 120064 37.4635 28.3873 1131.77 838.52 2036.25 2036.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 14 25 400 3.2e-05 2048 115 975 222208 183.711 56.064 1170.72 1674.03 3084.73 3084.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1700 3.2e-05 1024 460 875 532224 55.7275 26.9135 606.503 837.284 1526.62 1526.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1760 0.000512 4096 430 2175 34104 6.61629 292.335 209.631 508.626 508.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 25 800 0.000128 2048 240 950 100352 25.3674 14.3685 193.24 422.619 655.736 655.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 940 0.000128 4096 280 3550 112000 37.7706 28.3723 1241.06 844.933 2152.24 2152.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1970 0.000512 1024 480 525 34272 1.43638 1.65469 11.7931 91.3385 106.296 106.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 440 3.2e-05 2048 92 5375 365568 399.563 104.581 3526.91 3087.49 7119.2 7119.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1020 6.4e-05 2048 380 1400 204288 69.1485 28.3013 496.749 844.671 1439.06 1439.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1570 6.4e-05 512 330 400 272384 13.5807 6.71955 48.7669 211.301 280.552 280.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 980 0.000128 4096 250 1950 119616 37.3252 28.3628 717.655 844.936 1628.39 1628.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 25 400 3.2e-05 2048 115 975 222208 183.656 56.1122 1274.29 1688.85 3203.11 3203.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1700 3.2e-05 1024 460 875 530432 55.8199 26.8947 384.277 846.81 1314 1314.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1760 0.000512 4096 430 2175 34048 6.61094 185.118 211.46 403.233 403.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 800 0.000128 2048 240 950 100864 25.3714 14.3562 256.932 419.237 716.037 716.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 940 0.000128 4096 280 3550 112384 37.7717 28.342 2044.75 838.212 2949.19 2949.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1970 0.000512 1024 480 525 34432 1.43859 1.67069 18.9922 91.1395 113.313 113.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 440 3.2e-05 2048 92 5375 364544 399.261 104.428 5634.1 3055.96 9194.42 9194.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1020 6.4e-05 2048 380 1400 204800 68.76 28.2911 814.123 835.261 1746.63 1746.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1570 6.4e-05 512 330 400 270336 13.6174 6.70925 78.5446 209.177 308.232 308.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 980 0.000128 4096 250 1950 120064 37.327 28.3416 1171.92 838.26 2075.96 2076.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 16 25 400 3.2e-05 2048 115 975 223232 183.386 55.9804 1116.86 1677.99 3034.41 3034.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1700 3.2e-05 1024 460 875 532480 55.6456 26.878 632.291 855.039 1570.05 1570.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1760 0.000512 4096 430 2175 34112 6.63014 300.156 209.579 516.409 516.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 800 0.000128 2048 240 950 100352 25.2834 14.4158 191.156 417.903 648.905 649.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 940 0.000128 4096 280 3550 111616 37.716 28.3373 1347.35 835.491 2249 2249.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1970 0.000512 1024 480 525 34304 1.44502 1.66912 12.6792 90.9629 106.828 106.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 440 3.2e-05 2048 92 5375 360448 404.989 105.495 3550.17 3078.85 7140.18 7140.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1020 6.4e-05 2048 380 1400 204800 68.7753 28.2927 541.134 835.243 1473.63 1473.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1570 6.4e-05 512 330 400 270336 13.6152 6.70742 52.5561 208.944 282.013 282.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 980 0.000128 4096 250 1950 119296 37.284 28.3177 777.292 835.576 1678.58 1678.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 16 25 400 3.2e-05 2048 115 975 221184 183.64 55.9287 1133.44 1669.8 3043.01 3043.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1700 3.2e-05 1024 460 875 528384 55.8582 26.8262 413.831 846.165 1355.39 1355.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1760 0.000512 4096 430 2175 34048 6.6289 196.762 209.509 412.947 413.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 800 0.000128 2048 240 950 100800 25.4369 14.38 271.221 419.424 730.602 730.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 940 0.000128 4096 280 3550 112320 37.8673 28.3778 2171.21 838.532 3076.1 3076.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1970 0.000512 1024 480 525 34416 1.44384 1.6599 20.1037 70.4217 93.6994 93.7738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 440 3.2e-05 2048 92 5375 364032 399.881 104.294 6148.22 3056.39 9709.43 9709.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1020 6.4e-05 2048 380 1400 205056 68.9151 28.413 863.305 835.348 1796.17 1796.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1570 6.4e-05 512 330 400 269568 13.6857 6.71379 82.8678 208.954 312.414 312.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 980 0.000128 4096 250 1950 120096 37.3983 28.3794 1245.84 838.653 2150.38 2150.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 400 3.2e-05 2048 115 975 223488 184.03 56.072 1067.43 1676.46 2984.18 2984.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1700 3.2e-05 1024 460 875 532224 55.8195 26.9431 671.075 838.458 1592.48 1592.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1760 0.000512 4096 430 2175 34056 6.61114 323.298 209.484 539.436 539.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 800 0.000128 2048 240 950 100224 25.2807 14.463 194.477 417.661 652.021 652.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 940 0.000128 4096 280 3550 112320 37.7712 28.3795 1558.26 838.246 2462.76 2462.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1970 0.000512 1024 480 525 34272 1.44237 1.66525 14.4643 91.1866 108.831 108.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 440 3.2e-05 2048 92 5375 359424 398.827 104.19 4348.54 3041.68 7893.89 7894.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1020 6.4e-05 2048 380 1400 202752 68.462 28.1064 613.586 828.669 1539.01 1539.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1570 6.4e-05 512 330 400 267264 13.5544 6.65562 59.5792 207.26 287.241 287.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 980 0.000128 4096 250 1950 119808 37.2929 28.3777 889.366 838.293 1793.43 1793.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 18 25 400 3.2e-05 2048 115 975 221184 183.486 55.8833 1027.2 1668.73 2935.49 2935.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1700 3.2e-05 1024 460 875 529920 55.5742 26.8382 479.582 834.577 1396.76 1396.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1760 0.000512 4096 430 2175 33984 6.61866 231.191 209.291 447.144 447.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 800 0.000128 2048 240 950 101120 25.3464 14.4179 265.368 419.211 724.483 724.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 940 0.000128 4096 280 3550 112320 37.7998 28.3712 2113.3 838.107 3017.69 3017.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1970 0.000512 1024 480 525 34400 1.43648 1.66502 19.5859 90.0506 112.811 112.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 440 3.2e-05 2048 92 5375 363520 404.034 104.947 5970.42 3077.1 9557.17 9557.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1020 6.4e-05 2048 380 1400 204800 69.1377 28.3681 840.799 838.026 1776.53 1776.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1570 6.4e-05 512 330 400 271360 13.6933 6.72326 81.6547 209.619 311.88 312.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 980 0.000128 4096 250 1950 120000 37.3453 28.3777 1208.74 838.284 2112.85 2112.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 400 3.2e-05 2048 115 975 222720 183.004 56.0618 678.468 1677.79 2595.52 2595.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1700 3.2e-05 1024 460 875 532480 55.6876 26.9438 654.517 837.923 1575.26 1575.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1760 0.000512 4096 430 2175 34080 6.61638 314.159 209.458 530.277 530.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 800 0.000128 2048 240 950 99840 25.1564 14.4907 185.213 415.992 640.993 641.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 940 0.000128 4096 280 3550 111360 37.642 28.307 1470.54 835.1 2371.7 2371.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1970 0.000512 1024 480 525 34240 1.43078 1.66419 13.8882 90.7633 107.817 107.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 440 3.2e-05 2048 92 5375 358400 410.223 106.158 4115.41 3105.05 7737.51 7738.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1020 6.4e-05 2048 380 1400 204800 69.0188 28.4465 591.356 838.271 1527.28 1527.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1570 6.4e-05 512 330 400 271360 13.6699 6.71581 57.8876 209.678 288.14 288.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 980 0.000128 4096 250 1950 119040 37.213 28.3097 840.933 835.11 1741.67 1741.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 20 25 400 3.2e-05 2048 115 975 220160 184.284 56.0039 963.058 1676.69 2880.23 2880.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1700 3.2e-05 1024 460 875 532480 55.5309 26.8863 459.909 838.044 1380.56 1380.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1760 0.000512 4096 430 2175 33920 6.60733 219.112 209.031 434.796 434.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 800 0.000128 2048 240 950 100608 25.3068 14.4813 322.141 418.915 780.984 781.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 940 0.000128 4096 280 3550 112128 37.6785 28.3484 2568.28 837.52 3471.94 3472.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1970 0.000512 1024 480 525 34368 1.43222 1.65946 23.7768 90.9178 117.857 117.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 440 3.2e-05 2048 92 5375 362496 398.437 104.088 7185.71 3052.07 10741 10741.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1020 6.4e-05 2048 380 1400 202752 68.7659 28.1588 1007.46 833.166 1937.74 1937.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1570 6.4e-05 512 330 400 270336 13.5148 6.6808 99.2047 208.435 328.024 328.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 980 0.000128 4096 250 1950 119808 37.25 28.3347 1462.07 837.512 2365.27 2365.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 400 3.2e-05 2048 115 975 221184 182.73 55.9933 819.363 1680.7 2738.98 2739.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1700 3.2e-05 1024 460 875 531456 55.5678 26.8835 793.696 837.471 1713.81 1713.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1760 0.000512 4096 430 2175 34080 6.62118 382.077 209.715 598.459 598.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 800 0.000128 2048 240 950 99840 25.2611 14.3326 214.589 416.692 671.009 671.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 940 0.000128 4096 280 3550 112128 37.7443 28.3429 1731.74 837.342 2635.29 2635.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1970 0.000512 1024 480 525 34176 1.43891 1.66854 16.1874 91.0385 110.403 110.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 440 3.2e-05 2048 92 5375 356352 398.53 103.675 4755.44 3033.25 8291.57 8292.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1020 6.4e-05 2048 380 1400 196608 69.2355 27.918 659.927 836.474 1593.75 1593.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1570 6.4e-05 512 330 400 264192 13.5772 6.61709 65.3037 206.226 291.913 292.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 980 0.000128 4096 250 1950 119808 37.2885 28.3349 986.879 837.36 1889.97 1890.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 400 3.2e-05 2048 115 975 215040 183.037 55.6175 535.828 1664.44 2439.11 2439.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1700 3.2e-05 1024 460 875 528384 55.4413 26.7487 529.387 832.328 1444.09 1444.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1760 0.000512 4096 430 2175 33984 6.62848 257.041 209.502 473.214 473.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 800 0.000128 2048 240 950 100800 25.4609 14.4032 323.013 418.84 781.854 781.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 940 0.000128 4096 280 3550 112400 37.9764 28.4161 2591.43 837.377 3495.31 3495.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1970 0.000512 1024 480 525 34200 1.44474 1.65888 23.7444 90.9418 117.863 117.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 440 3.2e-05 2048 92 5375 358400 405.78 105.519 7133.28 3073.68 10718.9 10719.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1020 6.4e-05 2048 380 1400 204800 68.6784 28.2652 1022.1 833.733 1952.96 1953.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1570 6.4e-05 512 330 400 268800 13.6742 6.70413 99.0809 208.352 327.999 328.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 980 0.000128 4096 250 1950 120000 37.5253 28.4201 1475.25 837.463 2378.76 2378.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 400 3.2e-05 2048 115 975 224000 182.73 56.101 833.676 1673.92 2746.61 2746.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1700 3.2e-05 1024 460 875 531200 55.8922 26.9743 792.11 837.177 1712.35 1712.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1760 0.000512 4096 430 2175 34000 6.6175 382.667 209.14 598.47 598.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 800 0.000128 2048 240 950 99200 25.4279 14.4109 213.402 416.959 670.335 670.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 940 0.000128 4096 280 3550 112000 37.916 28.3849 1726.85 837.906 2631.17 2631.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1970 0.000512 1024 480 525 34000 1.4455 1.6647 16.0327 91.1503 110.363 110.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 440 3.2e-05 2048 92 5375 345600 412.257 106.842 4582.88 3091.64 8194.29 8194.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1020 6.4e-05 2048 380 1400 198400 69.0618 27.9612 660.28 824.683 1582.17 1582.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1570 6.4e-05 512 330 400 262400 13.7588 6.62758 64.5608 206.271 291.409 291.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 980 0.000128 4096 250 1950 120000 37.4231 28.3908 986.329 838.067 1890.31 1890.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 400 3.2e-05 2048 115 975 217600 182.96 55.9079 539.177 1665.63 2443.86 2444.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1700 3.2e-05 1024 460 875 524800 56.0486 26.8247 520.1 832.894 1436.05 1436.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1760 0.000512 4096 430 2175 33800 6.58112 253.425 208.598 468.649 468.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 800 0.000128 2048 240 950 100352 25.385 14.3676 311.812 419.003 770.704 770.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 940 0.000128 4096 280 3550 112000 37.7812 28.3763 2489.26 837.705 3393.23 3393.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1970 0.000512 1024 480 525 34272 1.43693 1.65274 23.1641 90.9116 117.237 117.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 440 3.2e-05 2048 92 5375 365568 399.462 104.464 7065.17 3064.93 10634.7 10635.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1020 6.4e-05 2048 380 1400 204288 69.1298 28.3535 991.722 837.544 1926.93 1927.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1570 6.4e-05 512 330 400 272384 13.5882 6.72493 97.9551 209.501 327.954 328.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 980 0.000128 4096 250 1950 119616 37.3281 28.3604 1420.06 837.833 2323.68 2323.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 400 3.2e-05 2048 115 975 222208 182.767 55.9987 800.415 1674.49 2713.85 2714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1700 3.2e-05 1024 460 875 530432 55.8174 26.9227 772.424 837.369 1692.72 1692.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1760 0.000512 4096 430 2175 34048 6.60986 367.538 209.654 583.846 583.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 800 0.000128 2048 240 950 100352 25.3418 14.3682 205.562 419.311 664.718 664.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 940 0.000128 4096 280 3550 112000 37.7125 28.3406 1626.1 838.32 2530.59 2530.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1970 0.000512 1024 480 525 34048 1.43299 1.64998 15.1942 90.8011 109.148 109.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 440 3.2e-05 2048 92 5375 358400 398.418 103.985 4523.91 3044.22 8071.18 8071.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1020 6.4e-05 2048 380 1400 200704 68.6213 27.9569 635.534 832.35 1564.65 1564.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1570 6.4e-05 512 330 400 265216 13.6447 6.64371 62.0081 207.17 289.651 289.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 980 0.000128 4096 250 1950 119168 37.2371 28.3238 922.607 838.491 1826.76 1826.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 400 3.2e-05 2048 115 975 222208 182.476 55.9837 524.051 1677.05 2439.75 2439.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1700 3.2e-05 1024 460 875 530432 55.743 26.8884 504.005 837.495 1424.32 1424.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1760 0.000512 4096 430 2175 33824 6.59578 239.375 209.058 455.072 455.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 800 0.000128 2048 240 950 99840 25.3978 14.3866 300.603 417.678 758.203 758.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 940 0.000128 4096 280 3550 112320 37.8641 28.3853 2411.61 837.598 3315.58 3315.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1970 0.000512 1024 480 525 34320 1.44445 1.66336 22.5284 91.0915 116.801 116.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 440 3.2e-05 2048 92 5375 360960 404.075 104.899 6737.2 3070.99 10317.8 10318.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1020 6.4e-05 2048 380 1400 203520 69.1926 28.3683 952.281 834.731 1884.76 1884.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1570 6.4e-05 512 330 400 268800 13.7861 6.71709 92.6253 208.823 322.14 322.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 980 0.000128 4096 250 1950 120000 37.4013 28.3866 1373.9 839.673 2279.46 2279.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 400 3.2e-05 2048 115 975 218880 183.354 55.9246 763.194 1669.14 2671.81 2671.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1700 3.2e-05 1024 460 875 529920 55.7492 26.8987 745.575 834.686 1663.1 1663.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1760 0.000512 4096 430 2175 33960 6.60285 355.979 209.062 571.687 571.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 800 0.000128 2048 240 950 99840 25.3563 14.3692 199.384 417.973 657.22 657.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 940 0.000128 4096 280 3550 111360 37.7456 28.3446 1596.2 835.652 2498.05 2498.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1970 0.000512 1024 480 525 33600 1.42947 1.64438 14.9413 90.4436 108.531 108.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 440 3.2e-05 2048 92 5375 353280 402.608 104.565 4391.98 3051.13 7950.95 7951.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1020 6.4e-05 2048 380 1400 199680 68.5684 28.0553 623.461 824.94 1545.21 1545.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1570 6.4e-05 512 330 400 261120 13.8062 6.62669 60.4844 206.321 287.422 287.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 980 0.000128 4096 250 1950 119040 37.2683 28.3526 913.237 835.844 1814.8 1814.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 400 3.2e-05 2048 115 975 215040 183.666 55.9276 499.342 1671.36 2410.48 2410.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1700 3.2e-05 1024 460 875 529920 55.6269 26.8574 497.597 834.772 1415.04 1415.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1760 0.000512 4096 430 2175 33840 6.60301 236.38 209.06 452.087 452.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 800 0.000128 2048 240 950 100352 25.2969 14.3535 289.003 418.35 747.139 747.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 940 0.000128 4096 280 3550 111616 37.7326 28.3321 2292.78 836.395 3195.37 3195.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1970 0.000512 1024 480 525 34304 1.44346 1.6727 21.2786 91.0741 115.537 115.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 440 3.2e-05 2048 92 5375 360448 404.874 105.59 6416.87 3084.36 10012.4 10012.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1020 6.4e-05 2048 380 1400 204800 68.7727 28.3832 914.556 836.256 1848.16 1848.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1570 6.4e-05 512 330 400 270336 13.6317 6.70662 89.5572 209.163 319.245 319.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 980 0.000128 4096 250 1950 119296 37.2594 28.342 1310.02 836.51 2212.24 2212.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 400 3.2e-05 2048 115 975 221184 182.778 55.9411 734.03 1671.62 2644.55 2644.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1700 3.2e-05 1024 460 875 528384 55.8356 26.9588 706.109 842.775 1631.86 1632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1760 0.000512 4096 430 2175 34048 6.62646 341.922 209.742 558.332 558.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 800 0.000128 2048 240 950 100352 25.3286 14.3482 204.685 418.306 662.808 662.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 940 0.000128 4096 280 3550 111616 37.7508 28.3095 1643.59 836.319 2546.08 2546.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1970 0.000512 1024 480 525 33792 1.43117 1.64294 14.9035 90.5054 108.556 108.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 440 3.2e-05 2048 92 5375 360448 405.871 105.576 4565.66 3078.4 8156.17 8156.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1020 6.4e-05 2048 380 1400 204800 68.7932 28.2902 650.874 835.648 1583.79 1583.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1570 6.4e-05 512 330 400 270336 13.6503 6.70515 63.6399 209.05 293.239 293.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 980 0.000128 4096 250 1950 118784 37.2801 28.3278 935.837 836.307 1837.86 1837.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 400 3.2e-05 2048 115 975 221184 182.692 56.0271 523.858 1670.55 2433.32 2433.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1700 3.2e-05 1024 460 875 524288 56.1406 26.8419 498.187 835.434 1416.79 1416.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1760 0.000512 4096 430 2175 33792 6.59994 241.577 208.855 457.074 457.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 800 0.000128 2048 240 960 101632 25.3202 14.3524 383.528 419.394 842.739 842.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 940 0.000128 4096 280 3552 112640 37.721 28.3428 1689.38 838.471 2594.04 2594.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1970 0.000512 1024 480 544 34304 1.43974 1.66749 26.9124 92.0535 122.145 122.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 440 3.2e-05 2048 92 5376 364544 402.524 104.673 4755.51 3073.56 8336.92 8337.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1020 6.4e-05 2048 380 1408 205824 68.8626 28.3259 676.851 838.479 1612.71 1612.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1570 6.4e-05 512 330 384 272384 13.5935 6.71878 63.2508 209.751 293.501 293.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 980 0.000128 4096 250 1952 120448 37.4315 28.3279 1795.36 838.538 2699.77 2699.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 400 3.2e-05 2048 115 992 228352 183.366 56.0619 1114.88 1676.55 3031.05 3031.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1700 3.2e-05 1024 460 864 527360 56.1927 26.8738 518.004 838.414 1439.67 1439.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1760 0.000512 4096 430 2176 34144 6.6184 249.498 209.715 465.873 465.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 800 0.000128 2048 240 960 101376 25.4042 14.354 382.29 419.07 841.264 841.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 940 0.000128 4096 280 3552 112640 37.7527 28.3446 1088.25 837.829 1992.41 1992.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1970 0.000512 1024 480 544 34176 1.44054 1.67082 26.6323 91.5885 121.406 121.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 440 3.2e-05 2048 92 5376 360448 404.869 104.853 3032.37 3076.04 6618.78 6619.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1020 6.4e-05 2048 380 1408 204800 69.12 28.3271 1153.69 834.932 2086.26 2086.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1570 6.4e-05 512 330 384 270336 13.6153 6.70515 40.533 208.878 269.913 270.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 980 0.000128 4096 250 1952 120320 37.4615 28.3501 1797.44 842.465 2705.82 2705.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 400 3.2e-05 2048 115 992 227328 183.557 56.0579 1109.52 1674.99 3024.31 3024.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1700 3.2e-05 1024 460 864 526336 56.2731 26.8832 334.938 837.648 1255.93 1256.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1760 0.000512 4096 430 2176 34112 6.61914 160.897 209.506 377.064 377.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 800 0.000128 2048 240 960 101440 25.3651 14.4568 235.469 419.389 694.82 694.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 940 0.000128 4096 280 3552 112640 37.9103 28.3937 1729.98 838.143 2634.54 2634.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1970 0.000512 1024 480 544 34240 1.44595 1.66221 16.3627 91.9692 111.51 111.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 440 3.2e-05 2048 92 5376 363520 404.806 105.061 4852.41 3077.11 8440.08 8440.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1020 6.4e-05 2048 380 1408 204800 69.3603 28.3921 684.145 837.942 1620.04 1620.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1570 6.4e-05 512 330 384 271360 13.7375 6.72838 64.8462 209.64 295.141 295.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 980 0.000128 4096 250 1952 120320 37.4756 28.393 1009.51 838.128 1913.61 1913.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 400 3.2e-05 2048 115 992 227840 183.638 56.1578 1151.37 1675.59 3066.96 3067.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1700 3.2e-05 1024 460 864 527360 56.3821 26.9476 528.485 838.107 1450.12 1450.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1760 0.000512 4096 430 2176 34120 6.61709 255.685 209.501 471.85 471.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 800 0.000128 2048 240 960 101120 25.4225 14.3809 397.178 419.567 856.696 856.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 940 0.000128 4096 280 3552 112640 37.7941 28.3706 1112.04 838.933 2017.27 2017.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1970 0.000512 1024 480 544 34080 1.43987 1.66195 28.0817 91.5964 122.852 122.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 440 3.2e-05 2048 92 5376 363520 404.1 104.986 3133.42 3079.61 6722.77 6723.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1020 6.4e-05 2048 380 1408 204800 69.1729 28.312 441.934 838.736 1378.34 1378.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1570 6.4e-05 512 330 384 271360 13.6979 6.72563 41.7489 209.795 272.149 272.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 980 0.000128 4096 250 1952 120320 37.4544 28.3689 1857.54 838.909 2762.39 2762.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 400 3.2e-05 2048 115 992 227840 183.354 56.0459 1140.38 1678.87 3058.86 3059.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1700 3.2e-05 1024 460 864 527360 56.2377 26.9148 340.881 838.72 1262.94 1263.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1760 0.000512 4096 430 2176 34080 6.60739 164.019 209.654 380.326 380.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 800 0.000128 2048 240 960 101376 25.2358 14.5695 251.179 418.393 709.52 709.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 940 0.000128 4096 280 3552 112512 37.7452 28.3513 1868.63 837.511 2772.35 2772.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1970 0.000512 1024 480 544 34272 1.44147 1.66675 17.7009 91.6284 112.507 112.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 440 3.2e-05 2048 92 5376 362496 403.668 104.928 5246.09 3073.47 8828.83 8829.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1020 6.4e-05 2048 380 1408 204288 69.1463 28.4168 737.125 836.379 1671.26 1671.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1570 6.4e-05 512 330 384 271872 13.6132 6.7208 70.4533 209.234 300.208 300.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 980 0.000128 4096 250 1952 120384 37.3391 28.375 1068.12 837.615 1971.56 1971.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 32 400 3.2e-05 2048 115 992 227328 182.269 56.0251 1182.61 1672.39 3093.5 3093.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1700 3.2e-05 1024 460 864 525312 56.2854 26.8891 564.605 850.691 1498.66 1498.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1760 0.000512 4096 430 2176 34128 6.61923 276.392 209.535 492.592 492.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 32 800 0.000128 2048 240 960 101376 25.2021 14.3487 182.893 418.963 641.544 641.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 940 0.000128 4096 280 3552 112128 37.6953 28.3321 1188.66 837.608 2092.4 2092.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1970 0.000512 1024 480 544 33984 1.4336 1.66502 11.5608 90.9215 105.65 105.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 440 3.2e-05 2048 92 5376 356352 406.886 105.548 3297.52 3085.41 6896.02 6896.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1020 6.4e-05 2048 380 1408 202752 68.775 28.1457 469.389 846.746 1413.24 1413.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1570 6.4e-05 512 330 384 270336 13.5091 6.67926 45.7488 208.459 274.582 274.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 32 980 0.000128 4096 250 1952 120192 37.2769 28.3216 711.167 850.768 1627.64 1627.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 32 400 3.2e-05 2048 115 992 227328 182.056 55.9037 1212.25 1674.35 3126.14 3126.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1700 3.2e-05 1024 460 864 525312 56.138 26.8573 366.114 851.35 1300.65 1300.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1760 0.000512 4096 430 2176 34080 6.62611 175.962 209.756 392.388 392.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 800 0.000128 2048 240 960 101248 25.3564 14.3852 233.8 418.465 692.144 692.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 940 0.000128 4096 280 3552 112448 37.8994 28.382 1831.54 837.84 2735.78 2735.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1970 0.000512 1024 480 544 34272 1.44819 1.66912 17.6394 91.5417 112.37 112.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 440 3.2e-05 2048 92 5376 361984 405.136 105.158 5135.08 3076.81 8722.88 8723.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1020 6.4e-05 2048 380 1408 204288 69.3188 28.4119 727.125 836.609 1661.66 1661.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1570 6.4e-05 512 330 384 270592 13.7312 6.72851 68.9199 209.261 298.832 298.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 980 0.000128 4096 250 1952 120288 37.4513 28.3769 1049.09 838.007 1953.03 1953.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 14 32 400 3.2e-05 2048 115 992 225792 183.032 56.0169 1068.76 1672.63 2980.63 2980.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1700 3.2e-05 1024 460 864 525056 56.4706 26.9251 559.734 836.587 1479.91 1480.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1760 0.000512 4096 430 2176 34104 6.60768 270.945 209.473 487.071 487.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 800 0.000128 2048 240 960 101248 25.2735 14.3881 170.422 418.676 628.898 629.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 940 0.000128 4096 280 3552 112000 37.7961 28.3654 1170.7 837.041 2074.01 2074.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1970 0.000512 1024 480 544 34048 1.43565 1.65667 11.5311 90.9571 105.654 105.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 440 3.2e-05 2048 92 5376 358400 409.122 106.204 3266.52 3096.86 6879.38 6879.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1020 6.4e-05 2048 380 1408 204288 69.1624 28.3509 469.081 836.839 1403.63 1403.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1570 6.4e-05 512 330 384 268800 13.8219 6.72214 44.3998 209.331 274.465 274.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 980 0.000128 4096 250 1952 120064 37.3353 28.3646 678.218 837.141 1581.17 1581.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 32 400 3.2e-05 2048 115 992 225792 183.013 56.1624 1092.68 1673.04 3005.1 3005.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1700 3.2e-05 1024 460 864 523264 56.4619 26.9001 357.832 836.803 1278.19 1278.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1760 0.000512 4096 430 2176 34048 6.60634 174.506 211.853 393.01 393.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 800 0.000128 2048 240 960 100800 25.4262 14.3945 154.803 419.158 613.926 614.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 940 0.000128 4096 280 3552 112224 37.8923 28.3894 963.248 838.015 1867.65 1867.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1970 0.000512 1024 480 544 33936 1.43994 1.6447 9.60429 92.0317 104.793 104.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 440 3.2e-05 2048 92 5376 354816 413.354 106.907 2648.57 3119.75 6289.25 6289.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1020 6.4e-05 2048 380 1408 204288 69.2809 28.3731 387.59 837.645 1323.09 1323.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1570 6.4e-05 512 330 384 268800 13.8701 6.72781 36.7007 209.536 267.02 267.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 980 0.000128 4096 250 1952 119616 37.4038 28.3832 590.115 838.09 1494.1 1494.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 400 3.2e-05 2048 115 992 225792 183.34 56.0699 1146.46 1674.52 3060.6 3060.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1700 3.2e-05 1024 460 864 521472 56.8175 26.9707 294.067 837.508 1215.55 1215.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1760 0.000512 4096 430 2176 33936 6.61709 142.092 209.367 358.119 358.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 800 0.000128 2048 240 960 101376 25.2856 14.442 237.733 419.558 697.161 697.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 940 0.000128 4096 280 3552 112640 37.751 28.3497 1861.82 838.868 2766.91 2767.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1970 0.000512 1024 480 544 34176 1.44118 1.66912 17.9378 91.9867 113.104 113.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 440 3.2e-05 2048 92 5376 360448 404.737 105.074 5006.94 3079.91 8597.35 8597.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1020 6.4e-05 2048 380 1408 204800 68.7893 28.2534 742.081 836.12 1675.43 1675.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1570 6.4e-05 512 330 384 270336 13.6305 6.70522 69.9715 209.12 299.611 299.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 980 0.000128 4096 250 1952 120320 37.3169 28.3525 1073.64 838.919 1978.33 1978.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 16 32 400 3.2e-05 2048 115 992 227328 182.7 56.0005 1002.72 1677.02 2918.63 2918.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1700 3.2e-05 1024 460 864 526336 56.228 26.8817 566.105 838.677 1488.09 1488.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1760 0.000512 4096 430 2176 34112 6.61731 271.143 209.755 487.563 487.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 800 0.000128 2048 240 960 100352 25.2911 14.4664 159.641 418.318 617.855 617.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 940 0.000128 4096 280 3552 112128 37.662 28.3402 1253.77 836.33 2156.22 2156.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1970 0.000512 1024 480 544 34048 1.44278 1.66995 12.1716 91.0193 106.376 106.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 440 3.2e-05 2048 92 5376 360448 405.012 105.416 3229.45 3079.85 6820.41 6820.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1020 6.4e-05 2048 380 1408 204800 68.7935 28.2911 500.001 836.228 1433.5 1433.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1570 6.4e-05 512 330 384 270336 13.6214 6.70458 47.6244 209.145 277.288 277.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 980 0.000128 4096 250 1952 119808 37.285 28.3285 726.411 840.794 1632.93 1633.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 16 32 400 3.2e-05 2048 115 992 225280 182.531 55.8959 964.584 1671.57 2874.78 2874.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1700 3.2e-05 1024 460 864 524288 56.0913 26.8329 377.748 835.949 1296.81 1296.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1760 0.000512 4096 430 2176 34048 6.61914 180.566 209.738 396.966 397.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 800 0.000128 2048 240 960 99840 25.2536 14.4261 150.987 417.16 607.965 608.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 940 0.000128 4096 280 3552 112128 37.7441 28.3225 1032.22 838.134 1936.52 1936.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1970 0.000512 1024 480 544 33792 1.44157 1.67133 10.1829 91.0934 104.462 104.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 440 3.2e-05 2048 92 5376 344064 413.053 106.679 2564.27 3102.65 6187.29 6187.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1020 6.4e-05 2048 380 1408 196608 69.2126 28.002 397.637 825.281 1320.32 1320.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1570 6.4e-05 512 330 384 264192 13.5841 6.61661 38.5446 206.466 265.401 265.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 980 0.000128 4096 250 1952 119808 37.283 28.3273 597.997 838.132 1501.85 1501.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 16 32 400 3.2e-05 2048 115 992 221184 183.186 55.806 989.232 1670.61 2899.04 2899.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1700 3.2e-05 1024 460 864 522240 55.954 26.7281 312.944 833.361 1229.18 1229.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1760 0.000512 4096 430 2176 33984 6.61709 149.55 209.76 365.971 366.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 800 0.000128 2048 240 960 101376 25.3482 14.4097 338.117 419.078 797.093 797.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 940 0.000128 4096 280 3552 112320 37.8456 28.3927 2638.37 837.85 3542.58 3542.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1970 0.000512 1024 480 544 34128 1.44384 1.66298 25.3421 91.0975 119.617 119.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 440 3.2e-05 2048 92 5376 359424 405.805 105.267 7338.62 3078.71 10929.1 10929.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1020 6.4e-05 2048 380 1408 202752 69.3714 28.3921 1038.04 835.942 1971.93 1972.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1570 6.4e-05 512 330 384 269568 13.697 6.71955 99.0761 208.781 328.465 328.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 980 0.000128 4096 250 1952 120384 37.4096 28.3812 1504.99 837.911 2408.79 2408.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 400 3.2e-05 2048 115 992 228096 181.91 56.1261 880.854 1675.09 2794.17 2794.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1700 3.2e-05 1024 460 864 525312 56.4612 26.9728 802.683 837.758 1724.07 1724.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1760 0.000512 4096 430 2176 34056 6.61936 390.473 209.334 606.471 606.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 800 0.000128 2048 240 960 100224 25.2774 14.6318 210.176 418.071 668.293 668.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 940 0.000128 4096 280 3552 112320 37.7979 28.3707 1707.85 838.918 2613.05 2613.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1970 0.000512 1024 480 544 33984 1.44022 1.66973 16.2798 91.2327 110.694 110.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 440 3.2e-05 2048 92 5376 350208 410.265 106.57 4583.28 3094.03 8194.78 8195.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1020 6.4e-05 2048 380 1408 198144 69.4521 28.0044 650.785 829.438 1577.87 1578.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1570 6.4e-05 512 330 384 267264 13.5488 6.65578 64.3051 207.456 292.153 292.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 980 0.000128 4096 250 1952 120384 37.3199 28.3756 974.418 842.089 1882.3 1882.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 18 32 400 3.2e-05 2048 115 992 225792 181.399 55.8752 1435.59 1670.36 3343.41 3343.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1700 3.2e-05 1024 460 864 520704 56.4505 26.8329 511.986 835.455 1430.91 1431.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1760 0.000512 4096 430 2176 33984 6.60198 251.775 209.498 467.917 467.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 800 0.000128 2048 240 960 100224 25.3912 14.3948 205.907 418.258 664.083 664.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 940 0.000128 4096 280 3552 111456 37.8532 28.387 1387.69 836.251 2290.29 2290.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1970 0.000512 1024 480 544 33696 1.43219 1.64438 13.6275 90.5222 107.299 107.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 440 3.2e-05 2048 92 5376 359424 406.738 106.182 3883.42 3082.21 7479.18 7479.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1020 6.4e-05 2048 380 1408 200448 70.0305 28.3402 541.405 835.638 1475.6 1475.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1570 6.4e-05 512 330 384 269568 13.7036 6.71507 53.8486 209.049 283.502 283.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 980 0.000128 4096 250 1952 119232 37.3993 28.3907 789.534 840.912 1696.35 1696.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 18 32 400 3.2e-05 2048 115 992 221184 183.118 55.9765 1451.45 1670.58 3361.33 3361.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1700 3.2e-05 1024 460 864 518400 56.8621 26.8697 423.131 835.508 1342.55 1342.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1760 0.000512 4096 430 2176 33912 6.60573 206.141 209.495 422.287 422.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 800 0.000128 2048 240 960 101120 25.3376 14.393 313.83 419.519 773.218 773.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 940 0.000128 4096 280 3552 112640 37.759 28.3771 2491.33 838.713 3396.3 3396.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1970 0.000512 1024 480 544 34080 1.4377 1.66669 23.732 91.1363 118.045 118.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 440 3.2e-05 2048 92 5376 363520 403.899 105.128 6963.38 3083.65 10556.7 10557.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1020 6.4e-05 2048 380 1408 204800 69.137 28.3547 984.764 838.633 1921.08 1921.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1570 6.4e-05 512 330 384 271360 13.6922 6.72595 94.7636 209.775 325.144 325.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 980 0.000128 4096 250 1952 120320 37.3285 28.3768 1417.66 838.843 2322.33 2322.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 400 3.2e-05 2048 115 992 227840 181.589 56.0769 822.736 1676.7 2737.3 2737.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1700 3.2e-05 1024 460 864 527360 56.1722 26.9414 757.402 838.416 1679.13 1679.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1760 0.000512 4096 430 2176 34080 6.61126 370.045 209.625 586.328 586.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 800 0.000128 2048 240 960 99840 25.1589 14.3273 209.218 416.038 664.881 664.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 940 0.000128 4096 280 3552 112000 37.5824 28.3028 1665.62 835.188 2566.81 2566.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1970 0.000512 1024 480 544 33920 1.43379 1.66298 16.0642 90.7759 110.009 110.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 440 3.2e-05 2048 92 5376 358400 410.172 106.063 4587.07 3105.7 8209.69 8210.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1020 6.4e-05 2048 380 1408 204800 68.9965 28.335 656.652 838.289 1592.47 1592.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1570 6.4e-05 512 330 384 271360 13.6802 6.7113 62.733 214.402 297.723 297.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 980 0.000128 4096 250 1952 119680 37.192 28.3036 946.305 835.23 1847.14 1847.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 400 3.2e-05 2048 115 992 225280 182.002 55.9825 1324.43 1678.29 3240.91 3241.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1700 3.2e-05 1024 460 864 527360 56.0453 26.8885 503.429 838.189 1424.74 1424.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1760 0.000512 4096 430 2176 33920 6.59904 245.057 209.064 460.765 460.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 800 0.000128 2048 240 960 99840 25.3796 14.3855 174.833 417.927 632.668 632.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 940 0.000128 4096 280 3552 111360 37.7473 28.3567 1391.36 835.541 2293.12 2293.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1970 0.000512 1024 480 544 33600 1.42861 1.64701 13.5101 89.9219 106.578 106.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 440 3.2e-05 2048 92 5376 353280 402.635 104.737 3796.81 3050.53 7355.39 7355.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1020 6.4e-05 2048 380 1408 199680 68.5745 27.9429 539.597 824.612 1460.92 1461.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1570 6.4e-05 512 330 384 261120 13.8114 6.62858 51.0994 206.298 278.03 278.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 980 0.000128 4096 250 1952 119040 37.2788 28.351 791.792 835.522 1693.05 1693.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 20 32 400 3.2e-05 2048 115 992 222720 182.15 55.9146 1300.19 1669 3207.46 3207.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1700 3.2e-05 1024 460 864 522240 56.3732 26.8472 421.285 834.591 1339.29 1339.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1760 0.000512 4096 430 2176 33840 6.60163 207.039 209.04 422.728 422.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 800 0.000128 2048 240 960 101376 25.2099 14.41 298.964 418.458 757.183 757.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 940 0.000128 4096 280 3552 112128 37.6949 28.3385 2334.78 836.609 3237.54 3237.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1970 0.000512 1024 480 544 33984 1.43642 1.66346 22.415 90.8667 116.452 116.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 440 3.2e-05 2048 92 5376 356352 406.862 105.58 6445.42 3081.71 10040.2 10040.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1020 6.4e-05 2048 380 1408 202752 68.7412 28.1686 920.422 832.365 1849.89 1850.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1570 6.4e-05 512 330 384 270336 13.5109 6.6817 88.9107 208.204 317.495 317.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 980 0.000128 4096 250 1952 120192 37.2835 28.3344 1333.81 836.778 2236.31 2236.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 400 3.2e-05 2048 115 992 227328 181.156 55.935 778.467 1674.65 2690.39 2690.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1700 3.2e-05 1024 460 864 525312 56.1914 26.8835 718.432 836.357 1638.06 1638.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1760 0.000512 4096 430 2176 34080 6.62086 346.729 209.505 562.903 562.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 800 0.000128 2048 240 960 99840 25.2423 14.3729 191.293 416.763 647.81 647.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 940 0.000128 4096 280 3552 112128 37.7326 28.3351 1526.86 837.571 2430.62 2430.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1970 0.000512 1024 480 544 33792 1.44224 1.67136 14.6775 91.0521 108.915 108.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 440 3.2e-05 2048 92 5376 344064 413.012 106.555 4057.99 3103.34 7681.56 7682.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1020 6.4e-05 2048 380 1408 196608 69.2358 27.9593 582.613 824.57 1504.57 1504.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1570 6.4e-05 512 330 384 264192 13.589 6.61776 57.1378 206.268 283.805 283.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 980 0.000128 4096 250 1952 119808 37.2489 28.3338 867.92 837.351 1770.96 1771.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 400 3.2e-05 2048 115 992 221184 188.187 55.6279 494.264 1678.65 2416.92 2417.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1700 3.2e-05 1024 460 864 522240 65.9758 26.7578 465.588 848.989 1407.5 1407.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1760 0.000512 4096 430 2176 33984 6.62096 226.147 209.564 442.378 442.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 800 0.000128 2048 240 960 99072 25.1457 14.3279 166.061 415.322 620.997 621.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 940 0.000128 4096 280 3552 111744 37.6718 28.3382 1312.85 836.523 2215.5 2215.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1970 0.000512 1024 480 544 33408 1.4377 1.66365 12.4552 90.3909 106.02 106.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 440 3.2e-05 2048 92 5376 331776 418.425 105.84 3389.38 3119.77 7034.09 7034.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1020 6.4e-05 2048 380 1408 193536 68.9575 27.6785 495.672 817.221 1409.72 1409.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1570 6.4e-05 512 330 384 258048 13.6803 6.57824 47.8004 204.444 272.696 272.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 980 0.000128 4096 250 1952 119808 37.2324 28.3192 749.314 836.622 1651.6 1651.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 400 3.2e-05 2048 115 992 221184 180.675 55.4025 1140.34 1660.75 3037.37 3037.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1700 3.2e-05 1024 460 864 516096 56.0558 26.7387 396.977 829.301 1309.26 1309.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1760 0.000512 4096 430 2176 33696 6.57811 192.511 208.708 407.837 407.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 800 0.000128 2048 240 960 100800 25.4562 14.3867 292.866 418.846 751.699 751.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 940 0.000128 4096 280 3552 112400 37.9916 28.416 2307.87 837.375 3211.77 3211.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1970 0.000512 1024 480 544 34000 1.44589 1.65651 22.1777 90.9456 116.296 116.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 440 3.2e-05 2048 92 5376 358400 405.769 105.357 6376.09 3073.68 9961.57 9962.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1020 6.4e-05 2048 380 1408 201600 69.4858 28.2547 898.786 835.013 1831.73 1831.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1570 6.4e-05 512 330 384 268800 13.69 6.70528 86.9025 208.35 315.844 316.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 980 0.000128 4096 250 1952 120000 37.5434 28.414 1313.71 837.479 2217.25 2217.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 400 3.2e-05 2048 115 992 227200 182.094 56.1521 764.262 1676.2 2678.91 2679.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1700 3.2e-05 1024 460 864 524800 56.51 26.9969 702.446 837.102 1623.25 1623.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1760 0.000512 4096 430 2176 34000 6.60995 340.65 209.157 556.463 556.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 800 0.000128 2048 240 960 99200 25.4223 14.3758 200.921 417.348 658.202 658.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 940 0.000128 4096 280 3552 112000 37.8932 28.3873 1627.87 838.688 2532.95 2533.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1970 0.000512 1024 480 544 34000 1.44579 1.66883 15.5991 92.2604 111.045 111.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 440 3.2e-05 2048 92 5376 345600 412.204 106.418 4312.94 3095.27 7927.46 7927.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1020 6.4e-05 2048 380 1408 198400 69.0087 27.9979 620.467 825.405 1543.07 1543.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1570 6.4e-05 512 330 384 262400 13.7499 6.63245 59.7047 206.466 286.736 286.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 980 0.000128 4096 250 1952 120000 37.43 28.3975 925.665 838.801 1830.4 1830.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 400 3.2e-05 2048 115 992 224000 181.388 55.808 527.362 1670.11 2434.85 2435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1700 3.2e-05 1024 460 864 518400 56.5588 26.8216 484.875 833.658 1402.1 1402.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1760 0.000512 4096 430 2176 33800 6.57408 237.496 208.863 452.977 453.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 800 0.000128 2048 240 960 98400 25.1835 14.3111 166.759 412.994 619.39 619.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 940 0.000128 4096 280 3552 110400 37.8996 28.3505 1318.35 832.107 2216.82 2216.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1970 0.000512 1024 480 544 33600 1.43664 1.6449 12.9067 89.7582 105.822 105.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 440 3.2e-05 2048 92 5376 345600 412.69 104.854 3572.73 3092.76 7183.72 7184.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1020 6.4e-05 2048 380 1408 192000 70.6496 27.9985 498.532 824.892 1422.26 1422.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1570 6.4e-05 512 330 384 259200 13.976 6.63786 49.2185 206.378 276.404 276.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 980 0.000128 4096 250 1952 118800 37.4172 28.3484 757.671 832.209 1655.75 1655.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 400 3.2e-05 2048 115 992 220800 183.85 56.1646 432.819 1674.56 2347.58 2347.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1700 3.2e-05 1024 460 864 518400 57.3494 26.9738 403.82 837.368 1325.7 1325.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1760 0.000512 4096 430 2176 33600 6.55155 195.686 208.106 410.387 410.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 800 0.000128 2048 240 960 101248 25.2617 14.3661 283.869 418.613 742.251 742.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 940 0.000128 4096 280 3552 112000 37.7624 28.3568 2256.39 836.926 3159.55 3159.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1970 0.000512 1024 480 544 34048 1.4336 1.65946 21.7301 90.8537 115.747 115.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 440 3.2e-05 2048 92 5376 358400 409.117 106.386 6276.92 3100.51 9893.6 9894.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1020 6.4e-05 2048 380 1408 204288 69.1229 28.3747 897.092 836.652 1831.43 1831.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1570 6.4e-05 512 330 384 268800 13.8233 6.7176 85.1718 209.301 315.201 315.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 980 0.000128 4096 250 1952 120064 37.3463 28.3628 1290.69 837.045 2193.55 2193.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 400 3.2e-05 2048 115 992 225792 181.813 55.9849 746.18 1672.82 2656.99 2657.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1700 3.2e-05 1024 460 864 523264 56.5006 26.921 686.048 842.804 1612.46 1612.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1760 0.000512 4096 430 2176 34048 6.60957 337.202 209.472 553.329 553.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 800 0.000128 2048 240 960 100352 25.3572 14.3457 197.644 422.929 660.408 660.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 940 0.000128 4096 280 3552 112000 37.7191 28.3227 1578.01 845.555 2489.72 2489.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1970 0.000512 1024 480 544 33600 1.42982 1.64704 15.2452 91.2303 109.625 109.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 440 3.2e-05 2048 92 5376 344064 415.417 106.737 4192.19 3146.79 7861.77 7862.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1020 6.4e-05 2048 380 1408 200704 68.6319 28.0817 615.387 835.357 1547.64 1547.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1570 6.4e-05 512 330 384 265216 13.6499 6.6384 58.8537 208.963 288.289 288.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 980 0.000128 4096 250 1952 120064 37.2333 28.3279 900.438 849.385 1815.49 1815.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 400 3.2e-05 2048 115 992 222208 195.94 55.9186 512.339 1700.23 2464.62 2464.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1700 3.2e-05 1024 460 864 523264 68.0172 26.8882 478.989 857.617 1431.7 1431.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1760 0.000512 4096 430 2176 33824 6.59005 232.275 210.885 449.795 449.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 800 0.000128 2048 240 960 99456 25.4744 14.3808 161.565 419.276 620.835 620.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 940 0.000128 4096 280 3552 111552 37.8733 28.3728 1277.41 838.252 2182.02 2182.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1970 0.000512 1024 480 544 33600 1.4313 1.6425 12.3165 90.2154 105.675 105.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 440 3.2e-05 2048 92 5376 344064 425.119 108.424 3438.14 3177.03 7149.37 7149.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1020 6.4e-05 2048 380 1408 204288 69.1376 28.4008 514.658 837.424 1449.81 1449.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1570 6.4e-05 512 330 384 268800 13.8402 6.7207 49.3604 209.491 279.595 279.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 980 0.000128 4096 250 1952 119616 37.3222 28.381 736.688 838.315 1640.81 1640.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 400 3.2e-05 2048 115 992 225792 181.81 56.0529 429.065 1673.66 2340.78 2340.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1700 3.2e-05 1024 460 864 516096 57.5053 26.9251 389.817 836.996 1311.45 1311.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1760 0.000512 4096 430 2176 33600 6.556 189.526 210.651 406.778 406.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 800 0.000128 2048 240 960 100800 25.2838 14.3875 277.944 417.61 735.366 735.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 940 0.000128 4096 280 3552 112320 37.8737 28.388 2231.46 837.492 3135.32 3135.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1970 0.000512 1024 480 544 34080 1.44576 1.66368 21.2224 91.0822 115.486 115.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 440 3.2e-05 2048 92 5376 360960 404.055 104.809 6164.6 3070.41 9744.54 9745.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1020 6.4e-05 2048 380 1408 203520 69.2143 28.3339 875.97 834.848 1808.56 1808.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1570 6.4e-05 512 330 384 268800 13.791 6.71744 83.4765 208.805 312.979 313.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 980 0.000128 4096 250 1952 120000 37.3959 28.3788 1271.61 837.829 2175.32 2175.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 400 3.2e-05 2048 115 992 222720 182.263 55.9698 719.072 1671.07 2628.57 2628.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1700 3.2e-05 1024 460 864 522240 56.5338 26.8923 666.426 834.561 1584.6 1584.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1760 0.000512 4096 430 2176 33960 6.60339 329.895 209.05 545.593 545.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 800 0.000128 2048 240 960 99840 25.3724 14.379 198.047 417.986 655.926 656.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 940 0.000128 4096 280 3552 111360 37.7568 28.3658 1563.23 835.648 2465.11 2465.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1970 0.000512 1024 480 544 33600 1.43024 1.6448 15.1373 90.4459 108.731 108.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 440 3.2e-05 2048 92 5376 353280 402.605 104.68 4302.35 3051.06 7861.36 7861.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1020 6.4e-05 2048 380 1408 199680 68.5937 28.0436 611.107 824.839 1532.78 1532.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1570 6.4e-05 512 330 384 261120 13.8115 6.62938 57.3353 208.812 286.78 286.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 980 0.000128 4096 250 1952 119040 37.2704 28.3521 887.561 835.764 1789.05 1789.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 400 3.2e-05 2048 115 992 222720 181.89 55.9249 514.509 1671.37 2423.88 2424.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1700 3.2e-05 1024 460 864 522240 56.4029 27.1385 477.792 834.714 1396.23 1396.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1760 0.000512 4096 430 2176 33840 6.59805 231.746 209.069 447.457 447.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 800 0.000128 2048 240 960 100800 25.3705 14.4003 165.292 418.634 623.835 623.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 940 0.000128 4096 280 3552 110880 37.9899 28.3976 1288.99 836.975 2192.46 2192.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1970 0.000512 1024 480 544 33120 1.43178 1.63181 12.2018 90.8783 106.212 106.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 440 3.2e-05 2048 92 5376 345600 422.353 108.112 3496.37 3159.13 7186.61 7187.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1020 6.4e-05 2048 380 1408 195840 71.1192 28.3811 498.16 836.032 1433.88 1434.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1570 6.4e-05 512 330 384 264960 13.9739 6.72096 49.2532 209.159 279.296 279.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 980 0.000128 4096 250 1952 119520 37.4685 28.3901 746.776 836.972 1649.71 1649.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 400 3.2e-05 2048 115 992 218880 183.341 56.0718 418.988 1673.12 2331.71 2331.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1700 3.2e-05 1024 460 864 518400 56.8873 26.9025 395.477 835.554 1315.01 1315.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1760 0.000512 4096 430 2176 33480 6.53798 192.224 207.95 406.755 406.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 800 0.000128 2048 240 960 100352 25.298 14.3565 278.776 418.319 736.886 736.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 940 0.000128 4096 280 3552 112128 37.6719 28.3196 2210.66 836.381 3113.14 3113.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1970 0.000512 1024 480 544 34048 1.44144 1.67635 21.191 91.022 115.402 115.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 440 3.2e-05 2048 92 5376 360448 404.842 105.556 6170.17 3079.9 9761.13 9761.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1020 6.4e-05 2048 380 1408 204800 68.7591 28.3416 879.818 836.191 1813.3 1813.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1570 6.4e-05 512 330 384 270336 13.623 6.70675 83.4393 209.148 313.107 313.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 980 0.000128 4096 250 1952 119808 37.2757 28.3279 1258.33 836.498 2160.53 2160.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 400 3.2e-05 2048 115 992 225280 181.693 55.8755 730.497 1672.03 2640.28 2640.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1700 3.2e-05 1024 460 864 524288 56.1362 26.8417 675.18 835.953 1594.3 1594.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1760 0.000512 4096 430 2176 34048 6.62 327.687 209.737 544.086 544.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 800 0.000128 2048 240 960 100352 25.3187 14.3461 189.772 418.635 648.206 648.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 940 0.000128 4096 280 3552 111616 37.76 28.3071 1495.28 836.916 2398.36 2398.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1970 0.000512 1024 480 544 33280 1.42672 1.64445 14.1672 90.5372 107.847 107.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 440 3.2e-05 2048 92 5376 360448 405.853 105.771 4186.21 3081.32 7779.79 7780.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1020 6.4e-05 2048 380 1408 204800 68.8121 28.2666 597.11 836.419 1530.8 1530.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1570 6.4e-05 512 330 384 270336 13.6453 6.71091 57.1214 209.205 286.864 287.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 980 0.000128 4096 250 1952 119808 37.2906 28.3275 854.123 837.039 1756.89 1756.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 400 3.2e-05 2048 115 992 221184 182.661 55.9412 487.185 1673.73 2399.71 2399.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1700 3.2e-05 1024 460 864 524288 56.1095 26.8472 459.036 835.912 1378.09 1378.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1760 0.000512 4096 430 2176 33792 6.59485 220.256 209.029 435.923 435.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 800 0.000128 2048 240 960 98304 25.105 14.3729 168.275 413.52 621.413 621.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 940 0.000128 4096 280 3552 110592 37.7658 28.3197 1349.77 834.954 2250.92 2251.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1970 0.000512 1024 480 544 33024 1.43379 1.65274 12.7858 90.018 105.962 106.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 440 3.2e-05 2048 92 5376 344064 414.137 104.524 3629.17 3103.79 7252.3 7252.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1020 6.4e-05 2048 380 1408 196608 69.3418 27.9624 522.565 825.72 1445.78 1445.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1570 6.4e-05 512 330 384 258048 13.9613 6.67776 49.5804 206.575 276.987 277.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 980 0.000128 4096 250 1952 118272 37.272 28.3205 774.848 834.954 1675.5 1675.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 400 3.2e-05 2048 115 992 208896 182.393 55.0482 419.773 1650.21 2307.62 2307.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1700 3.2e-05 1024 460 864 516096 55.7268 26.4638 408.55 825.204 1316.14 1316.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1760 0.000512 4096 430 2176 33792 6.62019 202.936 209.738 419.336 419.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 800 0.000128 2048 240 960 100096 25.4785 14.3621 382.821 419.392 842.191 842.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 940 0.000128 4096 280 3560 112384 37.7302 28.343 1716.17 838.47 2620.84 2620.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1970 0.000512 1024 480 560 34112 1.43952 1.66611 28.1724 91.8206 123.17 123.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 440 3.2e-05 2048 92 5400 364544 402.325 104.884 4847.93 3073.84 8429.62 8430.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1020 6.4e-05 2048 380 1400 207872 68.4044 28.3282 696.102 838.396 1631.42 1631.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1570 6.4e-05 512 330 400 271360 13.6669 6.71539 66.5044 209.751 296.821 296.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 980 0.000128 4096 250 1960 119296 37.3904 28.3299 1851.17 838.465 2755.46 2755.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 400 3.2e-05 2048 115 1000 217088 185.368 55.9799 1115.08 1678.87 3035.49 3035.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1700 3.2e-05 1024 460 880 525312 56.3267 26.8769 531.911 838.44 1453.74 1453.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1760 0.000512 4096 430 2200 34080 6.61824 255.922 209.646 472.231 472.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 800 0.000128 2048 240 960 99840 25.5597 14.3571 382.255 419.439 841.747 841.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 940 0.000128 4096 280 3560 112384 37.7792 28.3879 1103.47 838.557 2008.32 2008.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1970 0.000512 1024 480 560 34048 1.44102 1.67101 27.9211 91.4829 122.587 122.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 440 3.2e-05 2048 92 5400 360448 404.596 104.856 3095.83 3078.66 6684.59 6685.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1020 6.4e-05 2048 380 1400 206848 68.3564 28.2685 449.151 839.687 1385.65 1385.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1570 6.4e-05 512 330 400 270336 13.6118 6.70634 42.6968 209.051 272.249 272.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 980 0.000128 4096 250 1960 119296 37.4193 28.3423 1852.3 838.552 2756.72 2756.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 400 3.2e-05 2048 115 1000 217088 185.546 55.9722 1114.78 1676.47 3032.95 3033.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1700 3.2e-05 1024 460 880 524288 56.4842 26.8816 343.918 838.398 1265.87 1266.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1760 0.000512 4096 430 2200 34048 6.61699 163.863 209.631 380.153 380.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 40 800 0.000128 2048 240 960 100160 25.541 14.4013 263.999 419.103 723.19 723.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 940 0.000128 4096 280 3560 112320 37.9114 28.4077 1959.09 837.977 2863.49 2863.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1970 0.000512 1024 480 560 34080 1.44384 1.66531 19.3191 91.2112 113.714 113.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 440 3.2e-05 2048 92 5400 363520 404.514 105.14 5515.21 3076.68 9102.21 9102.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1020 6.4e-05 2048 380 1400 207360 68.7083 28.3666 786.776 838.01 1722.06 1722.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1570 6.4e-05 512 330 400 271360 13.7077 6.72973 76.2129 209.597 306.434 306.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 40 980 0.000128 4096 250 1960 119360 37.4671 28.3971 1148.07 840.234 2054.27 2054.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 40 400 3.2e-05 2048 115 1000 216320 185.499 56.162 1194.08 1675.34 3111.28 3111.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1700 3.2e-05 1024 460 880 524800 56.6124 26.9435 596.229 837.978 1517.95 1518.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1760 0.000512 4096 430 2200 34080 6.62624 293.438 209.546 509.656 509.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 800 0.000128 2048 240 960 99840 25.4745 14.4445 185.268 419.209 644.539 644.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 940 0.000128 4096 280 3560 112320 37.8068 28.3804 1242.23 838.107 2146.64 2146.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1970 0.000512 1024 480 560 33920 1.44061 1.66586 12.5033 91.1053 106.787 106.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 440 3.2e-05 2048 92 5400 363520 403.945 105.664 3503.52 3076.92 7090.73 7091.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1020 6.4e-05 2048 380 1400 207360 68.535 28.3769 499.223 837.908 1434.24 1434.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1570 6.4e-05 512 330 400 271360 13.6952 6.72749 49.0426 209.626 279.276 279.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 980 0.000128 4096 250 1960 119360 37.3249 28.3796 746.52 838.218 1650.56 1650.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 400 3.2e-05 2048 115 1000 215040 185.426 56.1052 1179.47 1675.43 3096.63 3096.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1700 3.2e-05 1024 460 880 524800 56.4451 26.9191 383.41 837.943 1304.91 1305.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1760 0.000512 4096 430 2200 34000 6.61488 185.894 209.327 401.881 401.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 800 0.000128 2048 240 960 98880 25.5539 14.3749 434.717 417.595 892.384 892.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 940 0.000128 4096 280 3560 111840 37.8991 28.3729 1012.14 837.465 1916.01 1916.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1970 0.000512 1024 480 560 33840 1.43987 1.66355 32.6977 92.1316 128.005 128.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 440 3.2e-05 2048 92 5400 360960 404.004 104.865 2841.05 3070.42 6421 6421.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1020 6.4e-05 2048 380 1400 203520 69.2421 28.3034 401.382 834.589 1333.71 1333.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1570 6.4e-05 512 330 400 268800 13.7913 6.71539 40.1388 208.787 269.614 269.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 980 0.000128 4096 250 1960 119040 37.4928 28.379 2113.21 837.525 3016.71 3016.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 400 3.2e-05 2048 115 1000 211200 185.885 55.9805 1154.44 1668.66 3065.17 3065.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1700 3.2e-05 1024 460 880 522240 56.4929 26.8708 317.343 834.615 1235.51 1235.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1760 0.000512 4096 430 2200 33960 6.61709 151.062 209.32 367.041 367.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 800 0.000128 2048 240 960 99840 25.4413 14.3787 235.248 418.512 693.72 693.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 940 0.000128 4096 280 3560 112320 37.7802 28.3628 1798.47 837.817 2702.53 2702.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1970 0.000512 1024 480 560 34080 1.44208 1.66707 17.6598 92.393 113.235 113.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 440 3.2e-05 2048 92 5400 362496 403.806 105.237 5057.1 3074.43 8641.25 8641.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1020 6.4e-05 2048 380 1400 207360 68.5063 28.3406 722.545 836.654 1656.24 1656.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1570 6.4e-05 512 330 400 270336 13.7166 6.71568 69.7958 209.29 299.708 299.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 980 0.000128 4096 250 1960 119232 37.3348 28.3586 1026.59 837.845 1930.23 1930.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 40 400 3.2e-05 2048 115 1000 215040 185.262 56.0259 1042.76 1672.94 2957.19 2957.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1700 3.2e-05 1024 460 880 523776 56.4487 26.8935 552.561 837.154 1473.25 1473.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1760 0.000512 4096 430 2200 34080 6.62672 268.791 209.621 485.086 485.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 40 800 0.000128 2048 240 960 99840 25.3992 14.354 172.1 418.958 630.95 631.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 940 0.000128 4096 280 3560 112128 37.7088 28.3346 1172.64 837.61 2076.4 2076.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1970 0.000512 1024 480 560 33792 1.43542 1.66355 11.6564 91.0462 105.872 105.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 440 3.2e-05 2048 92 5400 356352 406.931 105.712 3247.49 3085.62 6846.43 6846.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1020 6.4e-05 2048 380 1400 205824 68.2531 28.2055 469.331 833.267 1399.25 1399.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1570 6.4e-05 512 330 400 267264 13.7421 6.67885 45.2389 208.462 274.307 274.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 980 0.000128 4096 250 1960 119040 37.2702 28.3418 669.434 837.73 1572.89 1572.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 40 400 3.2e-05 2048 115 1000 215040 185.424 55.9611 1070.46 1674.34 2986.39 2986.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1700 3.2e-05 1024 460 880 522240 56.5517 26.8577 360.099 837.375 1281.08 1281.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1760 0.000512 4096 430 2200 33984 6.6137 175.548 211.867 394.075 394.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 800 0.000128 2048 240 960 99072 25.4511 14.3747 146.926 418.062 604.949 605.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 940 0.000128 4096 280 3560 112320 37.8066 28.3754 961.943 838.911 1867.14 1867.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1970 0.000512 1024 480 560 33984 1.44346 1.66998 9.69622 91.239 104.123 104.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 440 3.2e-05 2048 92 5400 350208 410.196 106.633 2624.98 3094.22 6236.67 6237.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1020 6.4e-05 2048 380 1400 202752 68.428 28.0044 382.645 829.328 1308.59 1308.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1570 6.4e-05 512 330 400 267264 13.562 6.66013 37.824 207.458 265.688 265.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 980 0.000128 4096 250 1960 119232 37.357 28.3771 583.559 853.451 1502.85 1502.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 400 3.2e-05 2048 115 1000 211968 185.773 55.8734 1059.24 1670.55 2971.64 2971.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1700 3.2e-05 1024 460 880 520704 56.4544 26.8411 298.015 835.372 1216.87 1217.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1760 0.000512 4096 430 2200 33984 6.63142 144.183 209.787 360.643 360.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 800 0.000128 2048 240 960 99904 25.5325 14.4424 324.876 418.839 783.833 783.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 940 0.000128 4096 280 3560 112224 37.8975 28.3877 2556.03 838.519 3460.95 3461.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1970 0.000512 1024 480 560 34048 1.44931 1.6671 25.8003 91.2383 120.228 120.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 440 3.2e-05 2048 92 5400 361984 404.836 105.117 7220.62 3079.25 10810.5 10811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1020 6.4e-05 2048 380 1400 206080 68.8773 28.3749 1032.64 837.206 1967.28 1967.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1570 6.4e-05 512 330 400 270592 13.7212 6.72563 98.8432 209.433 328.908 329.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 980 0.000128 4096 250 1960 119168 37.4268 28.3918 1465.18 840.861 2371.96 2372.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 14 40 400 3.2e-05 2048 115 1000 215040 184.427 56.0681 1412.93 1674.1 3327.73 3327.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1700 3.2e-05 1024 460 880 523264 56.5564 26.9256 802 837.174 1722.85 1722.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1760 0.000512 4096 430 2200 34048 6.6151 379.056 209.629 595.344 595.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 800 0.000128 2048 240 960 99456 25.4873 14.3729 231.141 418.993 690.13 690.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 940 0.000128 4096 280 3560 112000 37.7704 28.3648 1610.91 837.704 2514.85 2514.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1970 0.000512 1024 480 560 33824 1.43565 1.65482 16.2969 91.9657 111.424 111.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 440 3.2e-05 2048 92 5400 358400 409.065 106.222 4498.29 3099.17 8113.39 8113.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1020 6.4e-05 2048 380 1400 204288 69.131 28.33 642.413 839.548 1579.62 1579.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1570 6.4e-05 512 330 400 268800 13.8252 6.72096 63.4446 209.493 293.668 293.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 980 0.000128 4096 250 1960 118720 37.337 28.3603 918.519 837.772 1822.1 1822.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 40 400 3.2e-05 2048 115 1000 215040 184.115 55.9733 1453.44 1674.37 3368.09 3368.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1700 3.2e-05 1024 460 880 523264 56.4555 26.8964 499.793 837.481 1420.82 1420.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1760 0.000512 4096 430 2200 33936 6.61402 240.053 209.35 456.06 456.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 800 0.000128 2048 240 960 99456 25.5598 14.4114 197.092 418.759 655.964 656.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 940 0.000128 4096 280 3560 111552 37.9279 28.4009 1309.41 837.2 2213.04 2213.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1970 0.000512 1024 480 560 33600 1.43437 1.64666 13.3184 90.8239 107.296 107.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 440 3.2e-05 2048 92 5400 354816 413.3 106.742 3625.66 3116.11 7262.49 7263.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1020 6.4e-05 2048 380 1400 204288 69.2365 28.3796 525.777 836.775 1460.36 1460.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1570 6.4e-05 512 330 400 268800 13.8702 6.73363 52.0909 209.337 282.229 282.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 980 0.000128 4096 250 1960 118944 37.4359 28.3829 754.076 837.251 1657.26 1657.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 40 400 3.2e-05 2048 115 1000 215040 184.267 56.0426 1513.06 1674.84 3428.41 3428.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1700 3.2e-05 1024 460 880 521472 56.802 26.9292 406.754 836.725 1327.41 1327.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1760 0.000512 4096 430 2200 33936 6.62064 196.061 209.453 412.177 412.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 800 0.000128 2048 240 960 99840 25.4527 14.369 301.487 419.203 760.657 760.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 940 0.000128 4096 280 3560 112384 37.7609 28.3505 2384.39 838.083 3288.7 3288.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1970 0.000512 1024 480 560 34048 1.43971 1.66912 23.8622 91.218 118.259 118.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 440 3.2e-05 2048 92 5400 360448 404.338 104.945 6610.08 3076.92 10197 10197.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1020 6.4e-05 2048 380 1400 206848 68.3764 28.3197 959.892 835.222 1892.01 1892.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1570 6.4e-05 512 330 400 270336 13.6177 6.70781 92.5627 208.935 322.017 322.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 980 0.000128 4096 250 1960 119296 37.2961 28.3402 1358.46 838.145 2262.35 2262.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 16 40 400 3.2e-05 2048 115 1000 217088 184.062 56.1425 1313.64 1676.14 3230.19 3230.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1700 3.2e-05 1024 460 880 524288 56.4124 26.8859 744.025 837.981 1665.5 1665.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1760 0.000512 4096 430 2200 34048 6.61866 352.999 209.514 569.177 569.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 800 0.000128 2048 240 960 99328 25.4351 14.3717 191.67 422.063 653.681 653.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 940 0.000128 4096 280 3560 111616 37.7254 28.3302 1515.9 843.816 2425.88 2425.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1970 0.000512 1024 480 560 34048 1.44384 1.66934 15.2066 91.4756 109.865 109.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 440 3.2e-05 2048 92 5400 360448 404.864 105.556 4053.14 3110.44 7674.67 7675.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1020 6.4e-05 2048 380 1400 204800 68.766 28.3234 608.604 843.538 1549.42 1549.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1570 6.4e-05 512 330 400 270336 13.6292 6.71085 60.2082 211.015 291.753 291.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 980 0.000128 4096 250 1960 118784 37.247 28.3312 872.124 843.895 1781.7 1781.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 16 40 400 3.2e-05 2048 115 1000 212992 184.29 55.9107 1248.92 1686.51 3175.83 3176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1700 3.2e-05 1024 460 880 520192 56.5997 26.8308 467.93 845.613 1397.16 1397.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1760 0.000512 4096 430 2200 33920 6.6169 221.329 211.211 439.199 439.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 800 0.000128 2048 240 960 98304 25.3899 14.3933 180.719 417.166 637.804 637.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 940 0.000128 4096 280 3560 112128 37.7136 28.3238 1236.46 838.144 2140.75 2140.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1970 0.000512 1024 480 560 33792 1.44131 1.66989 12.5194 90.7521 106.452 106.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 440 3.2e-05 2048 92 5400 344064 413.032 106.6 3184.47 3105.21 6809.96 6810.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1020 6.4e-05 2048 380 1400 202752 67.8844 27.9626 489.491 825.288 1410.82 1410.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1570 6.4e-05 512 330 400 264192 13.5854 6.61277 48.2717 206.454 275.116 275.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 980 0.000128 4096 250 1960 119040 37.2982 28.3281 705.822 838.152 1609.7 1609.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 16 40 400 3.2e-05 2048 115 1000 208896 184.478 55.6995 1288.23 1677.53 3206.14 3206.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1700 3.2e-05 1024 460 880 516096 56.6331 26.7258 374.658 835.674 1293.89 1294.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1760 0.000512 4096 430 2200 33792 6.60179 181.254 209.01 396.911 396.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 800 0.000128 2048 240 960 99648 25.5381 14.3889 307.576 419.083 766.727 766.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 940 0.000128 4096 280 3560 112320 37.8573 28.3982 2445.08 837.841 3349.29 3349.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1970 0.000512 1024 480 560 33984 1.44179 1.66326 24.3569 91.0986 118.633 118.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 440 3.2e-05 2048 92 5400 359424 405.818 105.152 6832.12 3079.23 10423 10423.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1020 6.4e-05 2048 380 1400 205056 68.8951 28.3323 976.083 842.757 1916.27 1916.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1570 6.4e-05 512 330 400 269568 13.6986 6.71744 96.0206 208.789 325.414 325.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 980 0.000128 4096 250 1960 119232 37.3941 28.3873 1391.04 837.914 2294.84 2294.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 400 3.2e-05 2048 115 1000 216576 184.173 56.1451 780.714 1675.08 2696.3 2696.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1700 3.2e-05 1024 460 880 525312 56.5044 26.9596 761.869 837.755 1683.28 1683.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1760 0.000512 4096 430 2200 34056 6.62675 366.117 209.615 582.403 582.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 800 0.000128 2048 240 960 99072 25.4256 14.3661 199.645 417.733 657.311 657.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 940 0.000128 4096 280 3560 112320 37.7868 28.3932 1588.29 838.245 2492.82 2492.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1970 0.000512 1024 480 560 33984 1.44077 1.66579 15.7964 91.196 110.171 110.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 440 3.2e-05 2048 92 5400 350208 410.271 106.554 4312.53 3093.96 7923.98 7924.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1020 6.4e-05 2048 380 1400 202752 68.4306 28.0588 624.794 828.678 1550.14 1550.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1570 6.4e-05 512 330 400 267264 13.5585 6.65606 61.6241 207.291 289.317 289.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 980 0.000128 4096 250 1960 119232 37.3459 28.3809 903.954 838.246 1808.04 1808.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 18 40 400 3.2e-05 2048 115 1000 211968 184.494 55.9555 1158.76 1669.15 3068.56 3068.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1700 3.2e-05 1024 460 880 520704 56.4339 26.8349 487.606 835.1 1406.17 1406.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1760 0.000512 4096 430 2200 33984 6.62355 235.971 209.621 452.257 452.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 800 0.000128 2048 240 960 98496 25.5475 14.4717 175.605 418.206 633.967 634.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 940 0.000128 4096 280 3560 111456 37.8492 28.3822 1390.63 836.107 2293.08 2293.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1970 0.000512 1024 480 560 33264 1.43619 1.64323 13.9292 89.97 107.051 107.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 440 3.2e-05 2048 92 5400 359424 406.655 106.248 3912.89 3082.4 7508.85 7509.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1020 6.4e-05 2048 380 1400 200448 69.9803 28.3463 547.137 835.553 1481.21 1481.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1570 6.4e-05 512 330 400 269568 13.7112 6.71978 54.6942 209.03 284.352 284.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 980 0.000128 4096 250 1960 118368 37.3694 28.3742 795.33 839.96 1701.14 1701.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 18 40 400 3.2e-05 2048 115 1000 214272 184.391 56.0681 1158.04 1670.35 3069.04 3069.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1700 3.2e-05 1024 460 880 518400 56.8648 26.8803 428.613 835.31 1347.85 1348.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1760 0.000512 4096 430 2200 33912 6.63222 208.63 209.763 425.07 425.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 800 0.000128 2048 240 960 96768 25.4195 14.3377 176.904 415.277 632.074 632.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 940 0.000128 4096 280 3560 111744 37.671 28.3136 1243.36 836.527 2145.97 2146.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1970 0.000512 1024 480 560 33408 1.4377 1.66707 12.2129 90.2897 105.681 105.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 440 3.2e-05 2048 92 5400 331776 418.321 106.067 3225.47 3121.05 6871.57 6872.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1020 6.4e-05 2048 380 1400 193536 68.9259 27.8385 473.566 817.142 1387.65 1387.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1570 6.4e-05 512 330 400 258048 13.6803 6.57674 47.487 204.424 272.353 272.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 980 0.000128 4096 250 1960 118656 37.2383 28.3074 713.2 836.42 1615.27 1615.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 18 40 400 3.2e-05 2048 115 1000 202752 184.578 55.3 1164.69 1658.03 3062.79 3062.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1700 3.2e-05 1024 460 880 516096 56.0411 26.5927 383.711 831.399 1297.93 1298.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1760 0.000512 4096 430 2200 33696 6.59046 185.692 208.97 401.297 401.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 800 0.000128 2048 240 960 99840 25.4582 14.3703 289.378 419.214 748.555 748.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 940 0.000128 4096 280 3560 112320 37.7861 28.3681 2296.28 838.105 3200.65 3200.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1970 0.000512 1024 480 560 33920 1.44128 1.66912 22.8094 91.0992 117.088 117.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 440 3.2e-05 2048 92 5400 363520 403.822 105.259 6455.26 3077.57 10042.6 10043.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1020 6.4e-05 2048 380 1400 207360 68.5175 28.4795 922.663 841.682 1861.54 1861.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1570 6.4e-05 512 330 400 271360 13.6897 6.72525 90.2056 209.626 320.432 320.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 980 0.000128 4096 250 1960 119360 37.3131 28.3853 1306.59 838.25 2210.64 2210.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 400 3.2e-05 2048 115 1000 215040 184.17 56.0777 724.545 1675.45 2640.43 2640.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1700 3.2e-05 1024 460 880 524800 56.4292 26.9401 708.31 837.917 1629.79 1629.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1760 0.000512 4096 430 2200 34000 6.61136 341.575 216.084 564.314 564.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 800 0.000128 2048 240 960 98560 25.3101 14.3437 193.051 415.88 648.728 648.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 940 0.000128 4096 280 3560 111360 37.6587 28.3156 1566.27 834.894 2467.25 2467.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1970 0.000512 1024 480 560 33600 1.43171 1.66237 15.5966 91.8001 110.562 110.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 440 3.2e-05 2048 92 5400 358400 409.741 106.696 4350.91 3104.19 7972.22 7972.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1020 6.4e-05 2048 380 1400 204800 69.0021 28.3431 622.992 837.926 1558.45 1558.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1570 6.4e-05 512 330 400 271360 13.6822 6.71322 62.2387 209.62 292.444 292.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 980 0.000128 4096 250 1960 118400 37.2058 28.3067 887.051 837.045 1789.72 1789.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 400 3.2e-05 2048 115 1000 215040 183.763 56.0494 494.882 1675.34 2410.23 2410.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1700 3.2e-05 1024 460 880 522240 56.6079 26.9075 483.088 838.895 1405.69 1405.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1760 0.000512 4096 430 2200 33920 6.61997 233.671 209.273 449.61 449.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 800 0.000128 2048 240 960 97920 25.5525 14.3738 161.951 418.277 620.292 620.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 940 0.000128 4096 280 3560 111360 37.7512 28.3483 1299.27 836.22 2201.7 2201.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1970 0.000512 1024 480 560 33120 1.43005 1.64454 13.2092 90.6382 106.992 107.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 440 3.2e-05 2048 92 5400 353280 402.633 104.526 3601.62 3053.63 7163.08 7163.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1020 6.4e-05 2048 380 1400 199680 68.5594 27.9784 512.284 825.298 1434.31 1434.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1570 6.4e-05 512 330 400 261120 13.826 6.62323 50.0653 206.476 277.181 277.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 980 0.000128 4096 250 1960 118080 37.3112 28.3566 744.536 836.243 1646.55 1646.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 20 40 400 3.2e-05 2048 115 1000 207360 185.45 55.8961 1049.01 1670.39 2960.94 2961.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1700 3.2e-05 1024 460 880 522240 56.3928 26.8408 406.774 837.71 1327.9 1328.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1760 0.000512 4096 430 2200 33840 6.62118 196.46 209.498 412.623 412.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 800 0.000128 2048 240 960 97280 25.1702 14.3032 157.734 413.334 610.686 610.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 940 0.000128 4096 280 3560 110080 37.7462 28.2961 1297.66 833.223 2197.04 2197.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1970 0.000512 1024 480 560 33280 1.42982 1.6535 12.8242 89.9419 105.919 105.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 440 3.2e-05 2048 92 5400 348160 408.77 106.178 3495.32 3083.34 7094.3 7094.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1020 6.4e-05 2048 380 1400 194560 69.8412 27.9539 498.51 825.521 1422.01 1422.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1570 6.4e-05 512 330 400 266240 13.4718 6.61875 50.01 206.529 276.822 276.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 980 0.000128 4096 250 1960 117760 37.2407 28.2904 750.103 833.227 1648.97 1649.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 20 40 400 3.2e-05 2048 115 1000 215040 184.544 56.0775 1095.48 1677.61 3013.91 3014.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1700 3.2e-05 1024 460 880 522240 56.6744 26.8902 397.006 841.162 1321.92 1322.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1760 0.000512 4096 430 2200 33600 6.56019 197.517 208.646 412.767 412.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 800 0.000128 2048 240 960 99840 25.7492 14.3565 271.56 418.452 730.26 730.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 940 0.000128 4096 280 3560 112128 37.6929 28.3585 2188.4 836.655 3091.23 3091.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1970 0.000512 1024 480 560 33792 1.43331 1.6593 21.3152 89.8174 114.295 114.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 440 3.2e-05 2048 92 5400 356352 406.847 105.461 6003.09 3084.71 9600.75 9601.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1020 6.4e-05 2048 380 1400 205824 68.221 28.161 869.309 835.486 1801.36 1801.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1570 6.4e-05 512 330 400 267264 13.736 6.67898 83.825 208.266 312.699 312.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 980 0.000128 4096 250 1960 119040 37.2552 28.3321 1246.16 836.721 2148.57 2148.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 400 3.2e-05 2048 115 1000 215040 183.808 56.0355 686.7 1672.29 2599.02 2599.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1700 3.2e-05 1024 460 880 522240 56.4942 26.882 658.744 836.342 1578.66 1578.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1760 0.000512 4096 430 2200 33984 6.61478 327.994 209.267 543.917 543.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 800 0.000128 2048 240 960 98304 25.3956 14.4963 190.508 416.933 647.471 647.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 940 0.000128 4096 280 3560 112128 37.7404 28.3319 1543.27 837.202 2446.66 2446.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1970 0.000512 1024 480 560 33792 1.43974 1.66698 15.5629 90.6061 109.349 109.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 440 3.2e-05 2048 92 5400 344064 413.028 106.629 4116.17 3102.51 7739 7739.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1020 6.4e-05 2048 380 1400 202752 67.8938 28.0574 609.649 824.477 1530.27 1530.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1570 6.4e-05 512 330 400 264192 13.5703 6.61504 59.3451 206.226 285.945 286.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 980 0.000128 4096 250 1960 119040 37.2838 28.3341 880.134 837.318 1783.18 1783.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 400 3.2e-05 2048 115 1000 208896 183.918 55.7456 474.927 1664.59 2379.38 2379.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1700 3.2e-05 1024 460 880 516096 56.6151 26.8353 468.882 832.332 1384.86 1385.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1760 0.000512 4096 430 2200 33792 6.59046 228.486 208.779 443.902 443.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 800 0.000128 2048 240 960 96768 25.3894 14.4784 155.766 415.273 611.044 611.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 940 0.000128 4096 280 3560 111744 37.6705 28.3197 1273.24 836.415 2175.75 2175.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1970 0.000512 1024 480 560 33408 1.43565 1.65856 12.4492 90.8422 106.453 106.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 440 3.2e-05 2048 92 5400 331776 418.404 106.04 3279.38 3119.89 6924.35 6924.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1020 6.4e-05 2048 380 1400 193536 68.9525 27.7013 480.622 820.368 1397.83 1397.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1570 6.4e-05 512 330 400 258048 13.6615 6.57568 48.0514 204.421 272.9 273.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 980 0.000128 4096 250 1960 118656 37.2391 28.324 724.01 836.499 1626.17 1626.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 400 3.2e-05 2048 115 1000 202752 184.137 55.2999 380.915 1660.24 2280.78 2280.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1700 3.2e-05 1024 460 880 516096 56.0424 26.5748 388.917 829.112 1300.83 1300.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1760 0.000512 4096 430 2200 33696 6.59869 188.905 208.969 404.516 404.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 800 0.000128 2048 240 960 95232 25.4219 14.2839 145.753 413.231 598.824 598.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 940 0.000128 4096 280 3560 110592 37.7712 28.3277 1175.61 834.37 2076.19 2076.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1970 0.000512 1024 480 560 33024 1.43472 1.65654 11.7919 90.083 105.039 105.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 440 3.2e-05 2048 92 5400 344064 414.041 104.514 3185.65 3101.61 6806.45 6806.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1020 6.4e-05 2048 380 1400 196608 69.3375 27.9081 457.076 825.233 1379.73 1379.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1570 6.4e-05 512 330 400 258048 13.9553 6.62323 45.077 206.421 272.263 272.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 980 0.000128 4096 250 1960 118272 37.2715 28.3156 674.385 839.313 1579.39 1579.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 24 40 400 3.2e-05 2048 115 1000 196608 185.241 55.0251 898.852 1649.1 2788.41 2788.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1700 3.2e-05 1024 460 880 503808 56.9631 26.4397 354.92 824.762 1263.27 1263.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1760 0.000512 4096 430 2200 33408 6.5408 175.45 207.815 389.848 389.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 800 0.000128 2048 240 960 100000 25.6084 14.5838 283.208 422.851 746.387 746.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 940 0.000128 4096 280 3560 112000 38.0369 28.4099 2244.74 845.4 3156.71 3156.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1970 0.000512 1024 480 560 33800 1.44352 1.65683 22.2224 91.4295 116.822 116.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 440 3.2e-05 2048 92 5400 358400 405.769 105.388 6265.33 3103.47 9880.63 9881.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1020 6.4e-05 2048 380 1400 204800 68.7373 28.3032 897.474 844.54 1839.25 1839.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1570 6.4e-05 512 330 400 268800 13.677 6.70682 88.0713 210.344 318.991 319.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 980 0.000128 4096 250 1960 119200 37.5578 28.4228 1286.65 845.476 2198.21 2198.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 400 3.2e-05 2048 115 1000 214400 184.547 56.134 710.775 1689.84 2641.49 2641.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1700 3.2e-05 1024 460 880 524800 56.4834 27.1122 697.118 858.432 1652.75 1652.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1760 0.000512 4096 430 2200 34000 6.6224 336.852 215.495 559.019 559.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 800 0.000128 2048 240 960 99200 25.422 14.3604 192.351 417.02 649.296 649.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 940 0.000128 4096 280 3560 112000 37.9245 28.3921 1527.4 838.016 2431.84 2431.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1970 0.000512 1024 480 560 33600 1.44406 1.66298 15.2747 91.166 109.621 109.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 440 3.2e-05 2048 92 5400 345600 412.182 106.488 4098 3092.46 7709.8 7710.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1020 6.4e-05 2048 380 1400 198400 69.0356 28.0292 590.475 828.007 1515.74 1515.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1570 6.4e-05 512 330 400 262400 13.7634 6.62938 58.5622 206.295 285.442 285.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 980 0.000128 4096 250 1960 119200 37.443 28.389 873.073 838.198 1777.21 1777.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 400 3.2e-05 2048 115 1000 211200 184.018 55.8754 476.14 1667.84 2384.08 2384.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1700 3.2e-05 1024 460 880 518400 56.5759 26.8206 468.088 833.004 1384.68 1384.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1760 0.000512 4096 430 2200 33800 6.60819 226.021 208.927 441.599 441.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 800 0.000128 2048 240 960 96000 25.4253 14.506 161.018 412.929 614.018 614.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 940 0.000128 4096 280 3560 110400 37.8907 28.3544 1336.55 831.982 2234.89 2234.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1970 0.000512 1024 480 560 33000 1.43933 1.64659 13.0335 90.3797 106.571 106.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 440 3.2e-05 2048 92 5400 345600 412.7 105.115 3583.94 3092.26 7194.7 7195.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1020 6.4e-05 2048 380 1400 201600 68.4178 28.0589 523.11 827.299 1447.07 1447.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1570 6.4e-05 512 330 400 259200 13.9768 6.6392 50.4794 206.344 277.632 277.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 980 0.000128 4096 250 1960 117600 37.4328 28.3664 769.189 831.997 1667.09 1667.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 400 3.2e-05 2048 115 1000 211200 185.419 56.1763 415.21 1675.35 2332.35 2332.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1700 3.2e-05 1024 460 880 518400 57.3524 26.9823 406.38 837.236 1328.14 1328.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1760 0.000512 4096 430 2200 33600 6.56618 200.129 208.36 415.101 415.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 800 0.000128 2048 240 960 96000 25.35 14.2909 147.933 413.541 601.249 601.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 940 0.000128 4096 280 3560 110400 37.8392 28.3484 1204.33 835.363 2105.99 2106.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1970 0.000512 1024 480 560 32800 1.436 1.64659 12.0204 90.6199 105.795 105.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 440 3.2e-05 2048 92 5400 332800 426.749 107.778 3160.96 3164.32 6860.45 6860.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1020 6.4e-05 2048 380 1400 192000 70.4609 27.9479 458.9 830.132 1387.62 1387.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1570 6.4e-05 512 330 400 256000 14.0703 6.63142 45.9622 206.579 273.426 273.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 980 0.000128 4096 250 1960 118400 37.2858 28.3441 693.589 835.37 1594.69 1594.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 400 3.2e-05 2048 115 1000 204800 184.068 55.2286 925.289 1653.29 2818.05 2818.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1700 3.2e-05 1024 460 880 512000 56.0892 26.6905 369.827 825.318 1278.11 1278.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1760 0.000512 4096 430 2200 33600 6.60426 180.684 209.077 396.409 396.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 800 0.000128 2048 240 960 101120 25.3318 14.4364 427.156 419.472 886.537 886.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 940 0.000128 4096 280 3552 112768 37.6739 28.3331 1851.08 838.638 2755.85 2755.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1970 0.000512 1024 480 528 34240 1.4384 1.66976 29.0864 91.5561 123.824 123.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 440 3.2e-05 2048 92 5376 366592 399.749 104.485 5227.87 3063.31 8796.08 8796.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1020 6.4e-05 2048 380 1392 206848 68.5689 28.4245 744.374 838.695 1680.26 1680.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1570 6.4e-05 512 330 384 266240 13.9357 6.71539 67.7519 209.787 298.377 298.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 980 0.000128 4096 250 1968 119168 37.331 28.3443 2146.79 838.743 3051.32 3051.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 400 3.2e-05 2048 115 1008 216064 184.656 56.0705 1153.78 1676.89 3071.59 3071.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1700 3.2e-05 1024 460 864 525312 56.2898 26.8779 570.788 838.636 1492.79 1492.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1760 0.000512 4096 430 2208 34080 6.64538 277.756 209.798 494.245 494.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 800 0.000128 2048 240 960 100864 25.4234 14.3946 424.092 419.234 883.29 883.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 940 0.000128 4096 280 3552 112640 37.713 28.3494 1185.28 838.161 2089.63 2089.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1970 0.000512 1024 480 528 34176 1.44496 1.66934 28.928 91.1314 123.247 123.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 440 3.2e-05 2048 92 5376 364544 398.982 104.178 3348.12 3055.63 6907.59 6908.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1020 6.4e-05 2048 380 1392 204800 68.7329 28.2788 475.358 835.378 1407.94 1408.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1570 6.4e-05 512 330 384 264192 13.9783 6.70678 43.5233 208.958 273.355 273.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 980 0.000128 4096 250 1968 119040 37.3776 28.3402 2141.26 838.15 3045.24 3045.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 400 3.2e-05 2048 115 1008 215040 185.4 55.9964 1146.45 1675.69 3063.74 3063.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1700 3.2e-05 1024 460 864 524288 56.4231 26.8782 370.751 838.094 1292.34 1292.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1760 0.000512 4096 430 2208 34048 6.62496 177.852 209.628 394.153 394.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 800 0.000128 2048 240 960 100608 25.3525 14.4012 423.146 418.968 882.006 882.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 940 0.000128 4096 280 3552 112512 37.661 28.3306 980.729 837.732 1884.57 1884.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1970 0.000512 1024 480 528 33984 1.43565 1.66269 28.7278 90.9289 122.828 122.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 440 3.2e-05 2048 92 5376 362496 398.356 104.206 2751.64 3052.34 6307.2 6307.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1020 6.4e-05 2048 380 1392 202752 68.9183 28.1518 1261.13 833.286 2191.68 2191.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1570 6.4e-05 512 330 384 264192 13.8831 6.67824 36.2597 208.459 265.463 265.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 980 0.000128 4096 250 1968 118656 37.3772 28.328 2131.75 837.629 3035.19 3035.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 400 3.2e-05 2048 115 1008 215040 184.953 55.9359 1142.94 1674.39 3058.42 3058.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1700 3.2e-05 1024 460 864 522240 56.4994 26.9467 304.881 837.393 1225.9 1226.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1760 0.000512 4096 430 2208 33984 6.62102 146.893 209.624 363.181 363.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 48 800 0.000128 2048 240 960 101120 25.4066 14.5203 246.29 423.212 709.561 709.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 940 0.000128 4096 280 3552 112800 37.8663 28.3859 1793.6 846.239 2706.2 2706.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1970 0.000512 1024 480 528 34240 1.44371 1.66365 16.8579 92.0428 112.083 112.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 440 3.2e-05 2048 92 5376 366080 401.474 104.539 5076.05 3092.84 8675.53 8676.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1020 6.4e-05 2048 380 1392 206080 69.0473 28.3791 715.009 846.036 1658.66 1658.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1570 6.4e-05 512 330 384 266240 13.9948 6.72979 65.7827 211.65 298.343 298.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 48 980 0.000128 4096 250 1968 119200 37.4618 28.3907 1050.47 846.114 1962.54 1962.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 48 400 3.2e-05 2048 115 1008 216320 186.095 56.1418 1127.98 1691.77 3062.17 3062.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1700 3.2e-05 1024 460 864 524800 56.6138 27.138 551.717 846.058 1481.72 1481.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1760 0.000512 4096 430 2208 34040 6.61709 268.594 211.477 486.733 486.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 800 0.000128 2048 240 960 101120 25.3282 14.3684 176.954 419.125 635.919 636.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 940 0.000128 4096 280 3552 112640 37.7508 28.3766 1172.6 837.935 2076.77 2076.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1970 0.000512 1024 480 528 34080 1.44086 1.6689 11.1882 91.089 105.461 105.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 440 3.2e-05 2048 92 5376 363520 403.953 104.848 3292.82 3076.32 6878.62 6879.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1020 6.4e-05 2048 380 1392 204800 69.1579 28.3628 465.116 837.861 1400.69 1400.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1570 6.4e-05 512 330 384 266240 13.9672 6.72378 43.227 209.579 273.682 273.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 980 0.000128 4096 250 1968 119040 37.3581 28.3812 700.463 838.089 1604.41 1604.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 400 3.2e-05 2048 115 1008 215040 185.752 56.051 1113 1675.08 3030.08 3030.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1700 3.2e-05 1024 460 864 524800 56.4294 26.9237 360.488 837.772 1281.81 1281.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1760 0.000512 4096 430 2208 34000 6.6168 175.917 209.377 391.956 392.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 800 0.000128 2048 240 960 99840 25.4951 14.3799 393.513 417.992 851.523 851.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 940 0.000128 4096 280 3552 112320 37.8628 28.3792 954.571 838.252 1859.19 1859.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1970 0.000512 1024 480 528 34080 1.44656 1.66659 27.3357 91.1266 121.648 121.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 440 3.2e-05 2048 92 5376 360960 403.977 104.919 2681.17 3073.15 6263.87 6264.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1020 6.4e-05 2048 380 1392 203520 69.1903 28.3197 381.388 835.45 1314.54 1314.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1570 6.4e-05 512 330 384 264960 13.9643 6.71958 36.0724 208.98 265.924 266.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 980 0.000128 4096 250 1968 119040 37.5982 28.3798 1829.43 838.344 2733.87 2733.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 400 3.2e-05 2048 115 1008 211200 186.298 55.9396 1097.29 1670.32 3010.06 3010.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1700 3.2e-05 1024 460 864 522240 56.4814 26.8698 296.589 835.279 1215.4 1215.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1760 0.000512 4096 430 2208 33960 6.61466 143.331 209.621 359.611 359.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 800 0.000128 2048 240 960 100992 25.2858 14.37 340.012 418.741 798.549 798.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 940 0.000128 4096 280 3552 112704 37.7174 28.3595 2484.42 838.197 3388.8 3388.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1970 0.000512 1024 480 528 34272 1.44134 1.67226 23.983 91.1462 118.308 118.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 440 3.2e-05 2048 92 5376 365568 399.543 104.248 7070.69 3059.46 10634.6 10635.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1020 6.4e-05 2048 380 1392 205824 68.7764 28.3873 998.315 837.066 1932.73 1932.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1570 6.4e-05 512 330 384 265728 13.9478 6.72563 90.3273 209.403 320.59 320.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 980 0.000128 4096 250 1968 119040 37.3217 28.3587 1420.28 838.203 2324.27 2324.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 48 400 3.2e-05 2048 115 1008 215040 184.281 56.2606 1445.82 1673.91 3360.46 3360.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1700 3.2e-05 1024 460 864 523776 56.4159 26.9005 779.782 843.31 1706.61 1706.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1760 0.000512 4096 430 2208 34032 6.61584 372.619 209.572 588.852 588.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 800 0.000128 2048 240 960 100608 25.3022 14.3524 229.841 418.57 688.204 688.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 940 0.000128 4096 280 3552 112512 37.6684 28.3279 1566.65 836.836 2469.59 2469.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1970 0.000512 1024 480 528 33984 1.43325 1.66259 14.9709 91.929 110.07 110.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 440 3.2e-05 2048 92 5376 362496 398.37 104.16 4403.05 3049.61 7955.86 7956.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1020 6.4e-05 2048 380 1392 202752 68.7378 28.2161 618.261 832.583 1547.99 1548.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1570 6.4e-05 512 330 384 264192 13.8781 6.67872 58.0658 208.26 287.073 287.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 980 0.000128 4096 250 1968 118656 37.3092 28.3302 893.85 836.873 1796.47 1796.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 48 400 3.2e-05 2048 115 1008 215040 183.943 55.9121 1470.11 1672.74 3382.9 3383.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1700 3.2e-05 1024 460 864 522240 56.4877 26.8633 483.139 836.662 1403.34 1403.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1760 0.000512 4096 430 2208 33984 6.62118 234.017 209.427 450.107 450.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 48 800 0.000128 2048 240 960 100224 25.2804 14.4215 205.708 418.068 663.618 663.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 940 0.000128 4096 280 3552 112320 37.7983 28.3894 1268.48 838.933 2173.7 2173.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1970 0.000512 1024 480 528 33984 1.44234 1.66784 12.2575 91.2391 106.68 106.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 440 3.2e-05 2048 92 5376 359424 398.862 104.02 3539.72 3044.56 7087.81 7088.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1020 6.4e-05 2048 380 1392 202752 68.4708 27.9982 502.717 829.286 1428.66 1428.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1570 6.4e-05 512 330 384 262656 13.8679 6.65475 47.2564 207.46 275.423 275.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 48 980 0.000128 4096 250 1968 118656 37.3633 28.3807 773.487 839.04 1678.38 1678.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 48 400 3.2e-05 2048 115 1008 211968 184.256 55.9463 1488.4 1670.37 3399.17 3399.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1700 3.2e-05 1024 460 864 520704 56.4444 26.8354 392.992 835.469 1311.92 1312.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1760 0.000512 4096 430 2208 33840 6.60275 189.128 209.11 404.899 404.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 800 0.000128 2048 240 960 99840 25.2423 14.3462 181.67 417.109 638.506 638.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 940 0.000128 4096 280 3552 112128 37.7548 28.3238 1067.59 838.28 1972.06 1972.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1970 0.000512 1024 480 528 33792 1.44221 1.66758 10.4364 91.0934 104.71 104.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 440 3.2e-05 2048 92 5376 356352 398.447 103.924 2962.86 3036.35 6502.23 6502.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1020 6.4e-05 2048 380 1392 196608 69.2267 27.9798 410.862 825.194 1333.45 1333.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1570 6.4e-05 512 330 384 258048 13.9464 6.62131 39.5329 206.438 266.722 266.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 980 0.000128 4096 250 1968 118272 37.3126 28.3208 662.193 842.295 1570.22 1570.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 400 3.2e-05 2048 115 1008 208896 184.254 55.6452 1455.01 1666.18 3361.28 3361.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1700 3.2e-05 1024 460 864 516096 56.625 26.7367 328.749 846.674 1258.97 1259.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1760 0.000512 4096 430 2208 33792 6.60502 159.091 209.089 374.83 374.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 800 0.000128 2048 240 960 100800 25.3917 14.3852 296.702 418.82 755.447 755.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 940 0.000128 4096 280 3552 112672 37.8252 28.3834 2290.63 838.523 3195.47 3195.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1970 0.000512 1024 480 528 34272 1.44614 1.66675 22.1458 91.242 116.574 116.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 440 3.2e-05 2048 92 5376 365568 400.12 104.793 6524.31 3059.99 10089.9 10090.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1020 6.4e-05 2048 380 1392 206080 68.8672 28.3914 924.2 837.21 1858.86 1859.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1570 6.4e-05 512 330 384 265216 14.0203 6.72768 83.9284 209.439 314.308 314.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 980 0.000128 4096 250 1968 119168 37.4324 28.3781 1316.61 840.87 2223.39 2223.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 14 48 400 3.2e-05 2048 115 1008 215040 184.598 56.0271 1262.97 1674.21 3178.02 3178.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1700 3.2e-05 1024 460 864 523264 56.6006 26.9578 722.806 837.184 1643.74 1643.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1760 0.000512 4096 430 2208 34048 6.62995 342.798 209.73 559.203 559.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 800 0.000128 2048 240 960 100352 25.3677 14.3715 212.992 418.608 671.484 671.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 940 0.000128 4096 280 3552 112448 37.7486 28.3682 1456.5 836.974 2359.71 2359.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1970 0.000512 1024 480 528 34048 1.4336 1.6561 14.2967 90.8546 108.315 108.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 440 3.2e-05 2048 92 5376 365568 399.414 104.665 4135.8 3058 7698.56 7699.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1020 6.4e-05 2048 380 1392 204288 69.1219 28.3295 582.948 836.688 1517.28 1517.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1570 6.4e-05 512 330 384 265216 13.977 6.72154 55.3888 209.3 285.579 285.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 980 0.000128 4096 250 1968 118720 37.3587 28.3566 838.793 837.176 1741.8 1741.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 48 400 3.2e-05 2048 115 1008 215040 184.542 56.1587 1292.69 1672.78 3206.37 3206.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1700 3.2e-05 1024 460 864 523264 56.4809 26.9131 455.168 836.666 1375.42 1375.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1760 0.000512 4096 430 2208 33936 6.60899 217.119 209.253 433.026 433.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 800 0.000128 2048 240 960 100800 25.4052 14.3804 184.228 418.662 642.816 642.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 940 0.000128 4096 280 3552 112224 37.8782 28.3791 1195.32 836.999 2098.68 2098.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1970 0.000512 1024 480 528 33936 1.4377 1.65274 11.6099 90.8067 105.58 105.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 440 3.2e-05 2048 92 5376 365568 400.497 105.371 3397.54 3057.5 6961.59 6962.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1020 6.4e-05 2048 380 1392 204288 69.2362 28.3602 479.636 836.733 1414.16 1414.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1570 6.4e-05 512 330 384 263424 14.1157 6.72768 45.0734 209.28 275.389 275.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 980 0.000128 4096 250 1968 118944 37.4292 28.3996 693.037 837.045 1596.02 1596.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 48 400 3.2e-05 2048 115 1008 215040 184.513 56.1046 1301.65 1674.46 3216.93 3217.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1700 3.2e-05 1024 460 864 521472 56.8139 26.9246 370.806 836.541 1291.27 1291.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1760 0.000512 4096 430 2208 33936 6.62538 178.985 209.498 395.153 395.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 48 800 0.000128 2048 240 960 100352 25.3457 14.3681 179.334 418.971 638.157 638.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 940 0.000128 4096 280 3552 112000 37.7211 28.332 1078.49 837.639 1982.29 1982.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1970 0.000512 1024 480 528 33600 1.4336 1.65462 10.8401 90.7594 104.761 104.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 440 3.2e-05 2048 92 5376 358400 398.449 104.344 3007.21 3039.92 6550.6 6551.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1020 6.4e-05 2048 380 1392 200704 68.6026 27.9165 427.264 827.426 1351.4 1351.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1570 6.4e-05 512 330 384 258048 14.032 6.6375 39.9746 207.006 267.837 267.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 48 980 0.000128 4096 250 1968 118272 37.2885 28.3177 667.193 838.452 1571.36 1571.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 48 400 3.2e-05 2048 115 1008 215040 184.095 55.9194 1359.9 1673.3 3273.42 3273.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1700 3.2e-05 1024 460 864 523264 56.4266 26.8616 337.213 836.938 1257.62 1257.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1760 0.000512 4096 430 2208 33824 6.61411 161.459 209.282 377.419 377.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 800 0.000128 2048 240 960 100864 25.3501 14.4066 287.374 419.165 746.43 746.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 940 0.000128 4096 280 3552 112640 37.7211 28.3361 2224.79 838.026 3128.98 3129.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1970 0.000512 1024 480 528 34176 1.43581 1.66867 21.3383 91.1181 115.634 115.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 440 3.2e-05 2048 92 5376 364544 398.891 104.373 6150.46 3054.91 9709.29 9709.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1020 6.4e-05 2048 380 1392 204800 68.7551 28.3137 892.715 835.198 1825.17 1825.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1570 6.4e-05 512 330 384 264192 13.9751 6.71171 82.8222 208.938 312.636 312.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 980 0.000128 4096 250 1968 119040 37.2983 28.3334 1278.84 840.108 2184.68 2184.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 16 48 400 3.2e-05 2048 115 1008 215040 184.422 56.0329 1162.66 1675.53 3078.83 3078.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1700 3.2e-05 1024 460 864 524288 56.4278 26.88 694.976 837.893 1616.36 1616.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1760 0.000512 4096 430 2208 34048 6.62883 328.929 209.598 545.199 545.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 800 0.000128 2048 240 960 100352 25.2756 14.379 186.934 418.034 644.762 644.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 940 0.000128 4096 280 3552 112128 37.6502 28.3193 1438.68 835.746 2340.51 2340.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1970 0.000512 1024 480 528 34048 1.44394 1.67286 13.902 90.9801 108.071 108.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 440 3.2e-05 2048 92 5376 360448 404.823 105.542 3879.11 3077.79 7467.93 7468.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1020 6.4e-05 2048 380 1392 204800 68.7809 28.3876 577.899 835.633 1510.89 1511.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1570 6.4e-05 512 330 384 262144 14.0675 6.70838 53.0748 209.072 283.11 283.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 980 0.000128 4096 250 1968 118272 37.2517 28.3197 825.561 835.959 1727.19 1727.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 16 48 400 3.2e-05 2048 115 1008 212992 184.353 56.078 1114.04 1670.35 3025 3025.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1700 3.2e-05 1024 460 864 520192 56.5664 26.8427 444.213 835.993 1363.8 1363.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1760 0.000512 4096 430 2208 33920 6.60886 211.046 209.285 426.984 427.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 800 0.000128 2048 240 960 99840 25.2638 14.3435 156.067 416.774 612.59 612.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 940 0.000128 4096 280 3552 112128 37.7267 28.3402 1199.82 837.331 2103.33 2103.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1970 0.000512 1024 480 528 33792 1.43949 1.66723 11.8248 90.4984 105.499 105.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 440 3.2e-05 2048 92 5376 356352 398.499 103.794 3144.65 3033.73 6681.34 6681.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1020 6.4e-05 2048 380 1392 196608 69.2487 27.8966 466.315 827.455 1391.1 1391.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1570 6.4e-05 512 330 384 258048 13.9381 6.61299 44.078 206.267 271.085 271.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 980 0.000128 4096 250 1968 118272 37.3126 28.3357 696.477 837.329 1599.56 1599.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 16 48 400 3.2e-05 2048 115 1008 208896 184.23 55.6729 1081.77 1667.3 2989.16 2989.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1700 3.2e-05 1024 460 864 516096 56.6107 26.8839 367.89 832.547 1284.12 1284.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1760 0.000512 4096 430 2208 33792 6.6024 175.731 208.905 391.281 391.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 800 0.000128 2048 240 960 100352 25.317 14.3516 164.084 418.308 622.197 622.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 940 0.000128 4096 280 3552 111616 37.7524 28.3148 1054.28 836.317 1956.76 1956.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1970 0.000512 1024 480 528 33280 1.42902 1.64998 10.2084 89.9547 103.311 103.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 440 3.2e-05 2048 92 5376 360448 405.963 105.845 2799.29 3078.29 6390.03 6390.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1020 6.4e-05 2048 380 1392 204800 68.8035 28.3156 427.907 835.652 1360.86 1361.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1570 6.4e-05 512 330 384 262144 14.0886 6.70499 39.3843 209.062 269.431 269.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 980 0.000128 4096 250 1968 117760 37.3268 28.3177 610.8 836.545 1513.09 1513.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 16 48 400 3.2e-05 2048 115 1008 212992 184.399 55.9838 1163.01 1670.44 3074.02 3074.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1700 3.2e-05 1024 460 864 516096 57.1313 26.8269 323.357 835.376 1242.88 1243.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1760 0.000512 4096 430 2208 33792 6.60902 155.647 209.258 371.558 371.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 800 0.000128 2048 240 960 100800 25.4295 14.3647 279.683 418.918 738.529 738.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 940 0.000128 4096 280 3552 112608 37.7973 28.3832 2210.33 837.576 3114.19 3114.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1970 0.000512 1024 480 528 34128 1.44214 1.6623 20.9716 91.1685 115.317 115.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 440 3.2e-05 2048 92 5376 364032 399.769 104.254 6220.72 3052.76 9778.14 9778.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1020 6.4e-05 2048 380 1392 205056 68.912 28.3516 877.97 834.52 1809.94 1810.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1570 6.4e-05 512 330 384 264960 13.9336 6.71539 81.6983 208.716 311.255 311.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 980 0.000128 4096 250 1968 118944 37.4217 28.3911 1268.94 839.862 2174.72 2174.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 400 3.2e-05 2048 115 1008 214272 184.405 56.0823 698.503 1674.34 2613.53 2613.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1700 3.2e-05 1024 460 864 525312 56.4778 26.9599 674.471 837.314 1595.43 1595.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1760 0.000512 4096 430 2208 33984 6.6177 332.794 209.243 548.699 548.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 800 0.000128 2048 240 960 100224 25.276 14.4855 194.685 418.057 652.636 652.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 940 0.000128 4096 280 3552 112320 37.7972 28.411 1519.06 838.895 2424.27 2424.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1970 0.000512 1024 480 528 33984 1.44352 1.66506 14.5884 91.2395 109.008 109.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 440 3.2e-05 2048 92 5376 359424 398.777 104.239 4228.46 3044.56 7776.67 7777.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1020 6.4e-05 2048 380 1392 202752 68.4389 28.063 599.67 829.326 1525.68 1525.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1570 6.4e-05 512 330 384 262656 13.8563 6.66189 55.8959 207.456 284.053 284.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 980 0.000128 4096 250 1968 118656 37.3408 28.3832 870.218 838.948 1774.99 1775.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 400 3.2e-05 2048 115 1008 211968 184.617 55.8895 1040.67 1670.42 2951.78 2951.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1700 3.2e-05 1024 460 864 520704 56.4512 26.8375 466.515 835.428 1385.42 1385.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1760 0.000512 4096 430 2208 33840 6.61011 228.404 209.107 444.184 444.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 800 0.000128 2048 240 960 100224 25.3832 14.508 166.144 418.205 624.377 624.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 940 0.000128 4096 280 3552 111456 37.8594 28.3911 1273.11 836.099 2175.57 2175.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1970 0.000512 1024 480 528 33696 1.43002 1.64502 12.565 89.9682 105.68 105.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 440 3.2e-05 2048 92 5376 359424 406.721 106.202 3596.98 3082.83 7193.38 7193.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1020 6.4e-05 2048 380 1392 200448 70.0003 28.3313 502.577 835.551 1436.65 1436.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1570 6.4e-05 512 330 384 262656 14.0923 6.7241 47.7112 209.037 277.751 277.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 980 0.000128 4096 250 1968 118368 37.3726 28.3853 736.271 836.096 1638.23 1638.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 18 48 400 3.2e-05 2048 115 1008 207360 185.764 55.9391 1011.69 1672.39 2925.97 2926.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1700 3.2e-05 1024 460 864 518400 56.8707 26.8708 394.932 835.256 1314.12 1314.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1760 0.000512 4096 430 2208 33696 6.57258 192.029 208.701 407.344 407.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 800 0.000128 2048 240 960 99072 25.14 14.4978 164.515 414.878 619.168 619.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 940 0.000128 4096 280 3552 111744 37.6644 28.3254 1282.04 835.623 2183.77 2183.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1970 0.000512 1024 480 528 33408 1.43661 1.66342 12.1605 90.244 105.578 105.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 440 3.2e-05 2048 92 5376 350208 397.634 102.896 3508.19 3018.41 7027.81 7028.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1020 6.4e-05 2048 380 1392 193536 68.9176 27.6787 489.822 816.351 1402.96 1403.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1570 6.4e-05 512 330 384 258048 13.6686 6.56829 46.9042 209.226 276.557 276.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 980 0.000128 4096 250 1968 117504 37.2675 28.3201 734.281 835.622 1635.6 1635.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 18 48 400 3.2e-05 2048 115 1008 202752 184.712 55.3379 989.176 1656.69 2886.12 2886.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1700 3.2e-05 1024 460 864 516096 56.0147 26.5506 394.125 828.381 1305.26 1305.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1760 0.000512 4096 430 2208 33696 6.60458 193.888 208.867 409.407 409.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 800 0.000128 2048 240 960 101120 25.3116 14.3933 278.461 419.567 737.867 737.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 940 0.000128 4096 280 3552 112640 37.7519 28.3729 2191 838.813 3096.06 3096.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1970 0.000512 1024 480 528 34080 1.43565 1.66899 20.6561 91.4022 115.236 115.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 440 3.2e-05 2048 92 5376 363520 403.871 104.966 6117.75 3079.57 9706.81 9707.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1020 6.4e-05 2048 380 1392 204800 69.1185 28.3835 864.359 838.79 1800.83 1800.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1570 6.4e-05 512 330 384 266240 13.9658 6.72154 80.767 209.795 311.433 311.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 980 0.000128 4096 250 1968 119040 37.3408 28.3937 1256.06 838.946 2160.85 2160.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 400 3.2e-05 2048 115 1008 215040 184.203 56.0571 690.438 1676.92 2607.8 2607.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1700 3.2e-05 1024 460 864 524800 56.471 26.9417 660.723 838.643 1582.97 1583.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1760 0.000512 4096 430 2208 34000 6.61702 329.474 209.603 545.737 545.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 800 0.000128 2048 240 960 99840 25.1644 14.3462 197.011 416.343 653.004 653.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 940 0.000128 4096 280 3552 112000 37.5952 28.303 1552.2 835.817 2454.02 2454.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1970 0.000512 1024 480 528 33920 1.43194 1.66054 14.8972 90.8045 108.867 108.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 440 3.2e-05 2048 92 5376 358400 410.158 106.087 4312.35 3108.02 7937.26 7937.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1020 6.4e-05 2048 380 1392 204800 69.03 28.353 619.469 838.965 1556 1556.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1570 6.4e-05 512 330 384 266240 13.9499 6.71654 57.6737 214.073 292.597 292.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 980 0.000128 4096 250 1968 118400 37.1938 28.3128 886.827 835.934 1788.37 1788.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 400 3.2e-05 2048 115 1008 215040 183.722 56.0335 496.035 1679.41 2415.39 2415.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1700 3.2e-05 1024 460 864 522240 56.5974 26.9006 477.655 838.645 1399.98 1400.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1760 0.000512 4096 430 2208 33920 6.6175 232.557 209.603 448.822 448.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 800 0.000128 2048 240 960 99840 25.3591 14.3831 163.843 417.935 621.656 621.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 940 0.000128 4096 280 3552 111360 37.7498 28.3521 1263.33 835.549 2165.09 2165.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1970 0.000512 1024 480 528 33600 1.43216 1.64659 12.3378 89.8919 105.378 105.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 440 3.2e-05 2048 92 5376 353280 402.636 104.495 3502.98 3050.9 7061.65 7062.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1020 6.4e-05 2048 380 1392 199680 68.5875 27.9554 497.708 824.63 1419.07 1419.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1570 6.4e-05 512 330 384 261120 13.8137 6.6249 46.779 206.302 273.709 273.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 980 0.000128 4096 250 1968 118080 37.2818 28.3519 728.225 835.767 1629.73 1629.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 400 3.2e-05 2048 115 1008 207360 185.771 56.1352 958.131 1669.16 2869.39 2869.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1700 3.2e-05 1024 460 864 522240 56.3594 26.8434 395.209 834.812 1313.41 1313.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1760 0.000512 4096 430 2208 33840 6.62413 192.089 209.429 408.187 408.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 800 0.000128 2048 240 960 97280 25.1838 14.3647 149.622 413.049 602.361 602.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 940 0.000128 4096 280 3552 111360 37.6302 28.2873 1181.42 832.656 2080.11 2080.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1970 0.000512 1024 480 528 33280 1.43418 1.65069 11.1843 89.897 104.236 104.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 440 3.2e-05 2048 92 5376 348160 408.92 106.033 3216.12 3079.21 6810.95 6811.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1020 6.4e-05 2048 380 1392 194560 69.8446 28.1331 451.943 824.954 1375.06 1375.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1570 6.4e-05 512 330 384 256000 14.0655 6.62682 42.9105 206.375 270.168 270.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 980 0.000128 4096 250 1968 117760 37.2473 28.2771 676.11 832.665 1574.4 1574.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 20 48 400 3.2e-05 2048 115 1008 215040 184.552 55.9797 994.885 1676.34 2911.95 2912.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1700 3.2e-05 1024 460 864 522240 56.6753 26.887 368.022 838.257 1290.03 1290.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1760 0.000512 4096 430 2208 33600 6.56915 177.87 208.598 393.083 393.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 800 0.000128 2048 240 950 100096 25.4647 14.3587 421.37 419.088 880.423 880.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 940 0.000128 4096 280 3550 112128 37.7223 28.3259 1929.37 837.856 2833.4 2833.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1970 0.000512 1024 480 550 34048 1.4377 1.66893 31.0018 91.9529 126.135 126.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 440 3.2e-05 2048 92 5400 364544 401.989 104.696 5510.28 3071.08 9088.7 9089.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1020 6.4e-05 2048 380 1400 204800 69.0076 28.3343 776.18 837.911 1711.62 1711.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1570 6.4e-05 512 330 400 268288 13.842 6.71469 73.7499 209.595 304.087 304.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 980 0.000128 4096 250 1950 119168 37.3598 28.3483 2099.52 837.979 3003.31 3003.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 400 3.2e-05 2048 115 1000 207872 186.598 56.0612 1174.13 1675.3 3092.27 3092.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1700 3.2e-05 1024 460 900 525312 56.2788 26.8847 599.143 844.341 1526.84 1526.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1760 0.000512 4096 430 2200 34080 6.63568 291.06 209.494 507.233 507.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 800 0.000128 2048 240 950 99840 25.5299 14.3647 417.422 423.2 880.657 880.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 940 0.000128 4096 280 3550 112128 37.7651 28.3393 1229.17 846.072 2141.47 2141.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1970 0.000512 1024 480 550 33920 1.44442 1.6719 30.4889 91.6095 125.289 125.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 440 3.2e-05 2048 92 5400 360448 404.288 105.002 3458.85 3108.32 7077.11 7077.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1020 6.4e-05 2048 380 1400 202752 69.2884 28.247 487.326 843.159 1428.23 1428.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1570 6.4e-05 512 330 400 266240 13.8799 6.70579 47.3447 210.932 279.048 279.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 980 0.000128 4096 250 1950 119040 37.418 28.3484 2092.64 846.073 3004.59 3004.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 400 3.2e-05 2048 115 1000 206848 187.271 56.2247 1167.52 1691.48 3102.7 3102.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1700 3.2e-05 1024 460 900 524288 56.431 26.882 389.671 845.882 1319.05 1319.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1760 0.000512 4096 430 2200 34048 6.61309 183.246 211.507 401.411 401.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 800 0.000128 2048 240 950 99840 25.4741 14.3533 417.174 418.882 876.029 876.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 940 0.000128 4096 280 3550 111744 37.7152 28.3365 1004.32 837.544 1908.04 1908.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1970 0.000512 1024 480 550 33792 1.43792 1.66288 30.5431 90.9148 124.631 124.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 440 3.2e-05 2048 92 5400 356352 406.83 105.624 2802.55 3084.65 6400.32 6400.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1020 6.4e-05 2048 380 1400 202752 68.9194 28.1518 1266.23 833.101 2196.59 2196.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1570 6.4e-05 512 330 400 264192 13.8803 6.68346 38.9709 208.423 268.147 268.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 980 0.000128 4096 250 1950 118656 37.3609 28.3268 2084.13 837.483 2987.42 2987.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 400 3.2e-05 2048 115 1000 205824 187.046 55.898 1160.41 1676.11 3079.66 3079.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1700 3.2e-05 1024 460 900 522240 56.4722 27.2118 321.045 837.136 1242.06 1242.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1760 0.000512 4096 430 2200 33984 6.62198 150.424 209.483 366.576 366.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 50 800 0.000128 2048 240 950 99840 25.5391 14.3873 240.762 419.113 699.939 700.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 940 0.000128 4096 280 3550 112160 37.9258 28.3853 1796.14 838.226 2700.78 2700.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1970 0.000512 1024 480 550 34000 1.44787 1.66054 17.6433 91.6466 112.469 112.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 440 3.2e-05 2048 92 5400 363520 404.478 105.173 5106.71 3076.66 8693.69 8694.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1020 6.4e-05 2048 380 1400 204800 69.3053 28.4205 714.924 838.867 1651.71 1651.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1570 6.4e-05 512 330 400 268800 13.8978 6.73312 69.3744 209.597 299.783 299.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 50 980 0.000128 4096 250 1950 119200 37.4558 28.3996 1045.1 838.021 1949.08 1949.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 50 400 3.2e-05 2048 115 1000 207360 188.07 56.2126 1048.35 1677.45 2970.28 2970.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1700 3.2e-05 1024 460 900 526080 56.4284 26.9513 566.38 837.921 1487.88 1488.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1760 0.000512 4096 430 2200 34080 6.63094 269.32 209.544 485.552 485.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 800 0.000128 2048 240 950 99840 25.464 14.373 170.855 419.209 630.044 630.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 940 0.000128 4096 280 3550 112000 37.8287 28.3832 1153.64 838.098 2058.06 2058.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1970 0.000512 1024 480 550 33920 1.43866 1.66323 11.5368 91.2916 106.001 106.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 440 3.2e-05 2048 92 5400 363520 403.898 105.266 3277.64 3076.9 6864.36 6864.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1020 6.4e-05 2048 380 1400 204800 69.1366 28.3284 459.638 841.281 1398.57 1398.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1570 6.4e-05 512 330 400 268800 13.8531 6.7183 44.6989 209.62 275.074 275.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 980 0.000128 4096 250 1950 119040 37.3343 28.4 687.206 838.314 1591.36 1591.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 400 3.2e-05 2048 115 1000 207360 187.685 56.053 1039.16 1677.5 2960.59 2960.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1700 3.2e-05 1024 460 900 524800 56.4746 26.921 363.249 838.019 1284.85 1285.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1760 0.000512 4096 430 2200 34000 6.61133 173.469 209.326 389.45 389.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 800 0.000128 2048 240 950 98880 25.6033 14.4068 378.703 418.002 836.855 836.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 940 0.000128 4096 280 3550 111840 37.894 28.3879 959.875 838.286 1864.57 1864.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1970 0.000512 1024 480 550 33840 1.44499 1.66643 28.0944 91.1266 122.405 122.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 440 3.2e-05 2048 92 5400 360960 404.055 105.333 2720.5 3073.2 6303.76 6304.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1020 6.4e-05 2048 380 1400 203520 69.2252 28.3116 384.213 835.49 1317.43 1317.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1570 6.4e-05 512 330 400 264960 13.9471 6.7113 37.3725 208.984 267.201 267.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 980 0.000128 4096 250 1950 119040 37.5498 28.3812 1825.02 843.59 2734.65 2734.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 400 3.2e-05 2048 115 1000 203520 188.109 55.9425 1024.09 1678.82 2947.16 2947.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1700 3.2e-05 1024 460 900 522240 56.5067 26.87 303.667 835.257 1222.49 1222.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1760 0.000512 4096 430 2200 33960 6.61482 144.079 209.534 360.273 360.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 800 0.000128 2048 240 950 98560 25.3961 14.3428 369.771 416.387 826.046 826.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 940 0.000128 4096 280 3550 111360 37.657 28.3259 821.518 836.119 1723.75 1723.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1970 0.000512 1024 480 550 33600 1.43539 1.66566 26.7335 90.8091 120.717 120.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 440 3.2e-05 2048 92 5400 358400 409.784 106.642 2319.07 3107.82 5943.98 5944.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1020 6.4e-05 2048 380 1400 204800 69.0204 28.3131 331.937 838.986 1268.45 1268.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1570 6.4e-05 512 330 400 266240 13.9622 6.71277 32.4217 209.873 263.153 263.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 980 0.000128 4096 250 1950 118400 37.3141 28.3052 1800.73 835.955 2702.41 2702.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 400 3.2e-05 2048 115 1000 204800 188.176 56.0128 1026.13 1677.24 2947.76 2947.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1700 3.2e-05 1024 460 900 522240 56.5904 26.8864 264.379 843.033 1191.08 1191.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1760 0.000512 4096 430 2200 33920 6.61709 123.786 209.525 339.971 340.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 800 0.000128 2048 240 950 99840 25.4441 14.4006 325.671 418.432 784.085 784.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 940 0.000128 4096 280 3550 112128 37.7768 28.3519 2440.21 837.59 3344.04 3344.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1970 0.000512 1024 480 550 34080 1.44179 1.66563 24.3605 91.112 118.652 118.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 440 3.2e-05 2048 92 5400 362496 403.442 105.516 6937.4 3074.52 10521.5 10522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1020 6.4e-05 2048 380 1400 204288 69.0559 28.3396 973.959 839.112 1910.66 1910.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1570 6.4e-05 512 330 400 267264 13.8775 6.72154 92.5067 209.254 322.545 322.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 980 0.000128 4096 250 1950 119040 37.3325 28.389 1384.71 837.587 2288.12 2288.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 50 400 3.2e-05 2048 115 1000 205824 186.235 55.9815 1355.03 1672.64 3270.08 3270.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1700 3.2e-05 1024 460 900 523776 56.3947 26.8945 778.487 843.262 1705.23 1705.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1760 0.000512 4096 430 2200 34080 6.62013 366.399 209.583 582.649 582.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 800 0.000128 2048 240 950 99840 25.3872 14.3594 219.717 418.625 678.222 678.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 940 0.000128 4096 280 3550 111744 37.7367 28.3274 1515.98 836.934 2419.09 2419.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1970 0.000512 1024 480 550 33792 1.4336 1.66093 14.9599 91.9389 110.065 110.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 440 3.2e-05 2048 92 5400 356352 406.792 105.501 4230.12 3082.93 7826 7826.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1020 6.4e-05 2048 380 1400 202752 68.7337 28.2508 599.973 832.587 1529.73 1529.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1570 6.4e-05 512 330 400 264192 13.8794 6.68019 58.5036 208.288 287.541 287.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 980 0.000128 4096 250 1950 118656 37.277 28.3289 858.927 836.938 1761.58 1761.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 50 400 3.2e-05 2048 115 1000 205824 185.944 55.9857 1374.91 1673.18 3290.22 3290.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1700 3.2e-05 1024 460 900 522240 56.4905 26.8625 477.687 836.719 1397.95 1398.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1760 0.000512 4096 430 2200 33984 6.62118 227.262 209.355 443.282 443.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 50 800 0.000128 2048 240 950 99072 25.4391 14.4343 198.464 417.976 656.451 656.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 940 0.000128 4096 280 3550 111744 37.8262 28.3723 1244.14 838.765 2149.21 2149.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1970 0.000512 1024 480 550 33984 1.44406 1.66854 12.5226 91.2253 106.932 107.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 440 3.2e-05 2048 92 5400 350208 410.289 106.788 3407.32 3093.25 7018.3 7018.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1020 6.4e-05 2048 380 1400 198144 69.4499 27.9941 480.911 829.076 1407.62 1407.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1570 6.4e-05 512 330 400 262656 13.8666 6.65782 47.6634 207.405 275.774 275.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 50 980 0.000128 4096 250 1950 118656 37.3655 28.3689 753.565 838.702 1658.1 1658.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 50 400 3.2e-05 2048 115 1000 202752 186.693 55.8816 1380.37 1671.96 3295.1 3295.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1700 3.2e-05 1024 460 900 520704 56.4627 26.8384 391.179 835.302 1309.96 1310.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1760 0.000512 4096 430 2200 33984 6.6193 185.336 209.737 401.737 401.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 800 0.000128 2048 240 950 98304 25.4029 14.3452 175.335 416.84 632.061 632.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 940 0.000128 4096 280 3550 111360 37.8171 28.3263 1050.41 837.472 1954.13 1954.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1970 0.000512 1024 480 550 33792 1.43773 1.66899 10.7191 90.6599 104.556 104.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 440 3.2e-05 2048 92 5400 344064 412.962 106.595 2847.71 3100.31 6468.24 6468.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1020 6.4e-05 2048 380 1400 196608 69.235 27.9075 407.371 838.617 1343.32 1343.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1570 6.4e-05 512 330 400 258048 13.9598 6.61328 40.3431 206.297 267.398 267.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 980 0.000128 4096 250 1950 118272 37.3289 28.3165 651.781 837.477 1559.73 1559.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 400 3.2e-05 2048 115 1000 202752 185.919 55.7164 1373.87 1665.03 3280.73 3280.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1700 3.2e-05 1024 460 900 516096 56.6216 27.0671 330.769 835.078 1249.73 1249.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1760 0.000512 4096 430 2200 33792 6.59574 157.22 208.844 372.704 372.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 800 0.000128 2048 240 950 99456 25.5755 14.4458 281.509 418.813 740.484 740.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 940 0.000128 4096 280 3550 112000 37.9209 28.3853 2238.3 838.507 3143.23 3143.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1970 0.000512 1024 480 550 34048 1.44682 1.67104 22.5586 92.2915 118.042 118.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 440 3.2e-05 2048 92 5400 361984 404.851 105.126 6381.9 3084.23 9976.79 9977.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1020 6.4e-05 2048 380 1400 204288 69.2391 30.3041 900.775 841.516 1842.03 1842.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1570 6.4e-05 512 330 400 267008 13.9271 6.73027 85.5669 209.44 315.855 316.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 980 0.000128 4096 250 1950 119168 37.4298 28.3955 1286.3 856.273 2208.5 2208.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 14 50 400 3.2e-05 2048 115 1000 206080 186.631 56.0347 1192.83 1674.07 3109.76 3109.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1700 3.2e-05 1024 460 900 525056 56.3985 26.9247 721.546 855.875 1660.94 1661.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1760 0.000512 4096 430 2200 34048 6.61709 335.915 209.631 552.209 552.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 800 0.000128 2048 240 950 99456 25.4756 14.3657 180.581 418.509 639.074 639.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 940 0.000128 4096 280 3550 111552 37.8112 28.3505 1416.86 836.715 2319.85 2319.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1970 0.000512 1024 480 550 33824 1.4376 1.65683 14.3768 90.8529 108.395 108.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 440 3.2e-05 2048 92 5400 358400 408.965 106.324 4001.87 3095.57 7613.41 7613.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1020 6.4e-05 2048 380 1400 204288 69.0885 28.3361 572.135 836.536 1506.29 1506.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1570 6.4e-05 512 330 400 265216 13.9798 6.71962 56.4573 209.253 286.601 286.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 980 0.000128 4096 250 1950 118720 37.3576 28.3604 814.238 836.806 1716.87 1716.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 50 400 3.2e-05 2048 115 1000 204288 186.923 56.0271 1200.63 1672.45 3116.23 3116.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1700 3.2e-05 1024 460 900 523264 56.4673 26.8964 454.653 838.826 1377.03 1377.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1760 0.000512 4096 430 2200 33936 6.61837 212.513 209.109 428.284 428.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 800 0.000128 2048 240 950 99456 25.5491 14.3814 176.009 419.161 635.237 635.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 940 0.000128 4096 280 3550 111552 37.9047 28.3853 1162.56 838.01 2066.97 2067.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1970 0.000512 1024 480 550 33600 1.43891 1.64611 11.8102 90.4641 105.431 105.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 440 3.2e-05 2048 92 5400 354816 413.346 106.795 3245.73 3119.19 6885.71 6886.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1020 6.4e-05 2048 380 1400 204288 69.2892 28.3853 468.97 837.681 1404.51 1404.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1570 6.4e-05 512 330 400 263424 14.1016 6.72768 45.6422 209.533 276.198 276.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 980 0.000128 4096 250 1950 118944 37.4436 28.395 672.843 838.066 1576.85 1576.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 50 400 3.2e-05 2048 115 1000 204288 187.158 56.0474 1206.89 1674.54 3124.82 3124.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1700 3.2e-05 1024 460 900 521472 56.8085 26.9394 370.85 837.434 1292.22 1292.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1760 0.000512 4096 430 2200 33936 6.6151 174.424 209.652 390.736 390.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 50 800 0.000128 2048 240 950 98560 25.4827 14.3403 170.346 419.306 629.614 629.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 940 0.000128 4096 280 3550 111104 37.7844 28.3335 1041.53 838.311 1946.07 1946.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1970 0.000512 1024 480 550 33600 1.42746 1.65162 10.9363 90.246 104.334 104.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 440 3.2e-05 2048 92 5400 344064 415.459 106.777 2836.93 3119.41 6479.22 6479.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1020 6.4e-05 2048 380 1400 200704 68.6264 27.9157 415.647 840.945 1353.33 1353.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1570 6.4e-05 512 330 400 258048 14.0321 6.63757 40.2774 207.172 268.305 268.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 50 980 0.000128 4096 250 1950 118272 37.2636 28.33 644.977 838.309 1548.98 1549.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 50 400 3.2e-05 2048 115 1000 200704 187.399 55.9288 1237.38 1674.69 3155.59 3155.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1700 3.2e-05 1024 460 900 523264 56.4092 26.868 335.457 837.502 1256.42 1256.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1760 0.000512 4096 430 2200 33824 6.61299 157.53 209.354 373.556 373.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 800 0.000128 2048 240 950 99840 25.4597 14.3768 279.763 419.166 738.903 739.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 940 0.000128 4096 280 3550 112128 37.769 28.3422 2218.74 838.026 3122.98 3123.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1970 0.000512 1024 480 550 33920 1.43974 1.66608 21.8402 92.3 117.314 117.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 440 3.2e-05 2048 92 5400 360448 404.364 104.777 6142.08 3076.68 9728.57 9729.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1020 6.4e-05 2048 380 1400 202752 69.265 28.3177 879.862 835.129 1812.76 1812.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1570 6.4e-05 512 330 400 266240 13.8488 6.70698 86.1687 208.927 315.84 315.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 980 0.000128 4096 250 1950 119040 37.2966 28.3465 1264.54 838.094 2168.38 2168.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 16 50 400 3.2e-05 2048 115 1000 206848 186.311 55.9917 1107.81 1675.51 3025.81 3025.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1700 3.2e-05 1024 460 900 524288 56.4388 26.8732 702.17 837.794 1623.46 1623.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1760 0.000512 4096 430 2200 34048 6.61082 328.636 209.496 544.788 544.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 800 0.000128 2048 240 950 99328 25.4376 14.36 181.22 417.962 639.114 639.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 940 0.000128 4096 280 3550 111616 37.6832 28.3183 1434.1 835.845 2336.05 2336.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1970 0.000512 1024 480 550 33792 1.44534 1.67286 14.2459 90.9742 108.41 108.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 440 3.2e-05 2048 92 5400 360448 404.769 105.561 3969.98 3077.18 7558.14 7558.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1020 6.4e-05 2048 380 1400 200704 69.7538 28.3214 565.562 835.287 1499.11 1499.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1570 6.4e-05 512 330 400 266240 13.8743 6.70925 56.3569 208.96 286.086 286.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 980 0.000128 4096 250 1950 118272 37.2544 28.3145 816.225 835.603 1717.5 1717.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 16 50 400 3.2e-05 2048 115 1000 204800 186.198 55.8795 1058.26 1670.07 2970.61 2970.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1700 3.2e-05 1024 460 900 520192 56.5812 26.8231 449.702 835.195 1368.49 1368.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1760 0.000512 4096 430 2200 33920 6.61126 213.766 209.152 429.573 429.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 800 0.000128 2048 240 950 98304 25.4086 14.3429 154.121 416.771 610.783 610.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 940 0.000128 4096 280 3550 111360 37.823 28.33 1212.29 837.345 2115.9 2115.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1970 0.000512 1024 480 550 33792 1.43974 1.66653 12.4812 90.6499 106.311 106.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 440 3.2e-05 2048 92 5400 344064 413.038 106.752 3145.12 3099.78 6765.36 6765.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1020 6.4e-05 2048 380 1400 196608 69.2418 27.8996 469.772 824.597 1391.7 1391.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1570 6.4e-05 512 330 400 258048 13.9412 6.61632 46.1559 206.261 273.164 273.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 980 0.000128 4096 250 1950 118272 37.3197 28.3259 696.545 837.517 1599.81 1599.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 16 50 400 3.2e-05 2048 115 1000 202752 185.894 55.6514 1038.78 1666.79 2947.3 2947.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1700 3.2e-05 1024 460 900 516096 56.614 26.7305 379.604 832.619 1295.75 1295.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1760 0.000512 4096 430 2200 33792 6.59683 178.503 208.809 393.953 394.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 800 0.000128 2048 240 950 98304 25.5169 14.3594 161.054 418.32 619.388 619.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 940 0.000128 4096 280 3550 111616 37.7471 28.322 1076.57 836.308 1979.05 1979.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1970 0.000512 1024 480 550 33280 1.4295 1.65142 10.8705 90.1108 104.134 104.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 440 3.2e-05 2048 92 5400 360448 405.937 105.801 2878.71 3078.34 6469.44 6469.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1020 6.4e-05 2048 380 1400 196608 70.7808 28.293 418.405 835.726 1353.39 1353.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1570 6.4e-05 512 330 400 262144 14.1006 6.70752 41.6596 209.062 271.719 271.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 980 0.000128 4096 250 1950 117760 37.3128 28.3176 618.404 836.32 1520.46 1520.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 16 50 400 3.2e-05 2048 115 1000 204800 186.3 55.8981 1108.19 1670.63 3021.22 3021.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1700 3.2e-05 1024 460 900 516096 57.1038 26.8229 336.324 837.604 1258.04 1258.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1760 0.000512 4096 430 2200 33792 6.61709 158.228 209.156 374.047 374.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 800 0.000128 2048 240 950 99648 25.5402 14.3693 285.892 419.041 744.982 745.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 940 0.000128 4096 280 3550 112032 37.8853 28.3894 2289.36 837.771 3193.51 3193.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1970 0.000512 1024 480 550 33984 1.44179 1.66352 22.5748 91.0911 116.843 116.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 440 3.2e-05 2048 92 5400 359424 405.905 105.182 6393.4 3078.47 9983.61 9984.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1020 6.4e-05 2048 380 1400 202752 69.4026 28.3354 899.239 834.631 1831.8 1831.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1570 6.4e-05 512 330 400 267264 13.8612 6.72198 87.7392 208.768 317.279 317.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 980 0.000128 4096 250 1950 118944 37.4228 28.3791 1301.71 839.995 2207.61 2207.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 400 3.2e-05 2048 115 1000 207360 186.204 56.075 706.377 1674.83 2623.69 2623.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1700 3.2e-05 1024 460 900 525312 56.4973 26.964 713.977 837.723 1635.36 1635.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1760 0.000512 4096 430 2200 34056 6.62938 344.75 209.595 561.022 561.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 800 0.000128 2048 240 950 99072 25.4402 14.3821 203.003 418.066 661.032 661.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 940 0.000128 4096 280 3550 111744 37.8164 28.3736 1623.74 838.929 2528.97 2529.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1970 0.000512 1024 480 550 33984 1.44176 1.6641 16.1988 90.8118 110.189 110.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 440 3.2e-05 2048 92 5400 350208 410.269 106.823 4436.32 3095.23 8049.31 8049.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1020 6.4e-05 2048 380 1400 198144 69.4501 28.0162 625.807 833.289 1556.75 1556.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1570 6.4e-05 512 330 400 262656 13.8568 6.66624 61.368 207.463 289.55 289.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 980 0.000128 4096 250 1950 118656 37.3593 28.3798 922.67 838.937 1827.45 1827.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 400 3.2e-05 2048 115 1000 202752 186.715 55.9527 998.521 1673.58 2914.97 2915.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1700 3.2e-05 1024 460 900 520704 56.4439 26.8386 505.598 844.385 1433.45 1433.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1760 0.000512 4096 430 2200 33984 6.62534 243.659 209.786 460.121 460.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 800 0.000128 2048 240 950 98496 25.537 14.5428 165.809 417.76 623.792 623.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 940 0.000128 4096 280 3550 111456 37.8444 28.3832 1329.77 835.211 2231.33 2231.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1970 0.000512 1024 480 550 33264 1.43568 1.64166 13.1773 90.9727 107.299 107.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 440 3.2e-05 2048 92 5400 359424 406.676 106.218 3764.64 3078.45 7356.66 7357.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1020 6.4e-05 2048 380 1400 200448 69.9743 28.3505 523.031 834.713 1456.26 1456.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1570 6.4e-05 512 330 400 262656 14.0964 6.71814 51.2821 208.801 281.09 281.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 980 0.000128 4096 250 1950 118368 37.4003 28.3891 759.333 835.211 1660.45 1660.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 18 50 400 3.2e-05 2048 115 1000 200448 187.634 56.0232 985.264 1668.54 2897.66 2897.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1700 3.2e-05 1024 460 900 518400 56.87 26.9263 418.318 834.369 1336.67 1336.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1760 0.000512 4096 430 2200 33912 6.62358 200.264 209.541 416.471 416.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 800 0.000128 2048 240 950 96768 25.4009 14.3217 155.591 415.269 610.718 610.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 940 0.000128 4096 280 3550 110592 37.7772 28.3298 1250.21 836.397 2152.82 2152.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1970 0.000512 1024 480 550 33408 1.4336 1.66298 12.4157 90.4409 106.027 106.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 440 3.2e-05 2048 92 5400 331776 418.366 105.737 3277.86 3119.12 6921.75 6922.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1020 6.4e-05 2048 380 1400 193536 68.9003 27.8159 477.582 817.106 1391.59 1391.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1570 6.4e-05 512 330 400 258048 13.6767 6.56998 47.7535 204.417 272.615 272.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 980 0.000128 4096 250 1950 117504 37.2674 28.3402 708.315 836.399 1610.43 1610.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 18 50 400 3.2e-05 2048 115 1000 193536 186.834 55.4166 944.532 1658.11 2845.09 2845.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1700 3.2e-05 1024 460 900 516096 56.0444 26.5602 392.855 829.19 1304.83 1304.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1760 0.000512 4096 430 2200 33696 6.59238 187.554 208.961 403.151 403.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 800 0.000128 2048 240 950 97920 25.6528 14.4228 165.487 418.3 623.999 624.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 940 0.000128 4096 280 3550 110880 37.9739 28.4037 1145.63 836.288 2048.4 2048.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1970 0.000512 1024 480 550 33120 1.43549 1.63443 11.3973 90.8357 105.372 105.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 440 3.2e-05 2048 92 5400 345600 422.412 108.032 3141.86 3155.03 6828 6828.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1020 6.4e-05 2048 380 1400 195840 71.1221 28.3587 444.493 835.351 1379.52 1379.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1570 6.4e-05 512 330 400 264960 13.976 6.71747 45.1772 208.977 275.042 275.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 980 0.000128 4096 250 1950 118080 37.4423 28.4027 657.345 836.279 1559.57 1559.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 18 50 400 3.2e-05 2048 115 1000 195840 189.156 55.9882 1009.15 1671.57 2926.05 2926.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1700 3.2e-05 1024 460 900 518400 56.8963 26.8842 362.916 834.868 1281.75 1281.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1760 0.000512 4096 430 2200 33480 6.55101 172.859 208.067 387.519 387.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 800 0.000128 2048 240 950 99840 25.4591 14.3685 276.634 419.594 736.197 736.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 940 0.000128 4096 280 3550 112000 37.805 28.3732 2216.95 838.888 3122.13 3122.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1970 0.000512 1024 480 550 33920 1.43987 1.66093 21.8839 91.1501 116.207 116.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 440 3.2e-05 2048 92 5400 363520 403.811 105.413 6294.69 3084.25 9888.84 9889.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1020 6.4e-05 2048 380 1400 204800 69.1405 28.3229 886.093 838.848 1822.6 1822.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1570 6.4e-05 512 330 400 268800 13.85 6.71821 87.0044 209.82 317.585 317.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 980 0.000128 4096 250 1950 119040 37.326 28.3761 1262.57 839.006 2167.39 2167.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 400 3.2e-05 2048 115 1000 207360 185.907 56.0556 687.568 1676.99 2606.71 2606.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1700 3.2e-05 1024 460 900 524800 56.4474 26.9394 701.3 845.213 1630.09 1630.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1760 0.000512 4096 430 2200 34000 6.61133 331.111 209.523 547.291 547.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 800 0.000128 2048 240 950 98560 25.3124 14.3277 189.694 416.054 645.532 645.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 940 0.000128 4096 280 3550 111360 37.6301 28.3095 1510.12 835.237 2411.41 2411.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1970 0.000512 1024 480 550 33600 1.43507 1.66554 14.8637 90.7728 108.81 108.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 440 3.2e-05 2048 92 5400 358400 409.76 106.623 4247.1 3105.48 7869.64 7870.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1020 6.4e-05 2048 380 1400 204800 69.0133 28.3474 605.62 838.377 1541.55 1541.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1570 6.4e-05 512 330 400 266240 13.9451 6.7152 58.5533 209.706 289.111 289.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 980 0.000128 4096 250 1950 118400 37.186 28.3153 856.867 839.276 1761.75 1761.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 400 3.2e-05 2048 115 1000 204800 186.153 56.0794 466.129 1675.9 2384.46 2384.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1700 3.2e-05 1024 460 900 522240 56.6267 26.9126 475.703 838.126 1397.56 1397.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1760 0.000512 4096 430 2200 33920 6.62102 226.837 209.361 442.867 442.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 800 0.000128 2048 240 950 97920 25.5467 14.3662 158.798 417.857 616.703 616.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 940 0.000128 4096 280 3550 111360 37.7493 28.373 1295.75 835.409 2197.39 2197.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1970 0.000512 1024 480 550 33120 1.42829 1.64269 12.9163 90.0194 106.078 106.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 440 3.2e-05 2048 92 5400 353280 402.66 104.721 3566.15 3051.75 7125.96 7126.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1020 6.4e-05 2048 380 1400 199680 68.5835 28.0847 504.589 824.603 1426.05 1426.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1570 6.4e-05 512 330 400 261120 13.8228 6.63056 48.9227 206.277 275.84 275.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 980 0.000128 4096 250 1950 118080 37.2949 28.3587 738.645 835.461 1639.87 1639.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 400 3.2e-05 2048 115 1000 199680 187.645 55.9629 921.045 1668.76 2833.61 2833.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1700 3.2e-05 1024 460 900 522240 56.3886 26.8717 406.14 836.826 1326.42 1326.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1760 0.000512 4096 430 2200 33840 6.61507 194.524 209.298 410.484 410.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 800 0.000128 2048 240 950 97280 25.1996 14.2834 146.316 413.338 599.274 599.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 940 0.000128 4096 280 3550 110080 37.7202 28.2726 1177.05 833.22 2076.37 2076.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1970 0.000512 1024 480 550 33280 1.43306 1.64877 11.7303 90.3617 105.245 105.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 440 3.2e-05 2048 92 5400 348160 408.768 106.181 3255.41 3081.56 6852.56 6853.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1020 6.4e-05 2048 380 1400 194560 69.8276 28.0289 453.217 828.089 1379.35 1379.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1570 6.4e-05 512 330 400 256000 14.0557 6.62237 44.6116 206.527 272.003 272.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 980 0.000128 4096 250 1950 117760 37.2585 28.2747 671.135 833.323 1570.1 1570.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 20 50 400 3.2e-05 2048 115 1000 204800 187.253 56.1971 944.068 1680.48 2868.19 2868.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1700 3.2e-05 1024 460 900 522240 56.6815 26.8918 375.809 838.992 1298.56 1298.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1760 0.000512 4096 430 2200 33600 6.55635 177.945 208.653 393.198 393.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 800 0.000128 2048 240 950 96000 25.3517 14.2952 140.29 413.599 593.671 593.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 940 0.000128 4096 280 3550 110400 37.8207 28.3443 1143.2 835.683 2045.17 2045.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1970 0.000512 1024 480 550 32800 1.4336 1.64499 11.706 90.6322 105.491 105.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 440 3.2e-05 2048 92 5400 332800 426.749 107.896 2997.75 3164.72 6697.76 6698.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1020 6.4e-05 2048 380 1400 192000 70.4825 28.0197 433.56 825.85 1358.1 1358.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1570 6.4e-05 512 330 400 256000 14.0701 6.63139 43.3273 206.599 270.816 270.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 980 0.000128 4096 250 1950 116800 37.3673 28.3472 644.017 838.367 1548.2 1548.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 20 50 400 3.2e-05 2048 115 1000 192000 186.535 55.0967 885.694 1650.42 2777.93 2778.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1700 3.2e-05 1024 460 900 512000 56.1043 26.4853 355.567 825.315 1263.65 1263.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1760 0.000512 4096 430 2200 33600 6.60195 171.844 209.101 387.591 387.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 800 0.000128 2048 240 960 101632 25.2951 14.3582 386.395 419.497 845.683 845.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 940 0.000128 4096 280 3600 111488 37.7902 28.4138 1799.54 838.654 2704.52 2704.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1970 0.000512 1024 480 540 33984 1.4448 1.66957 27.2208 91.6637 122.073 122.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 440 3.2e-05 2048 92 5400 362496 404.352 105.345 5022.7 3085.49 8618.54 8619.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1020 6.4e-05 2048 380 1440 201728 69.8007 28.2931 724.845 838.731 1661.86 1662.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1570 6.4e-05 512 330 420 262144 14.1856 6.71619 72.05 209.793 302.928 303.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 980 0.000128 4096 250 1980 118912 37.3919 28.3437 1844.36 838.784 2748.99 2749.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 400 3.2e-05 2048 115 1020 224256 183.981 56.0271 1207.63 1678.56 3126.39 3126.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1700 3.2e-05 1024 460 900 530432 55.8324 26.8802 566.199 838.738 1487.84 1487.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1760 0.000512 4096 430 2220 34048 6.63142 269.527 209.771 485.973 486.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 800 0.000128 2048 240 960 101376 25.3929 14.3448 383.713 419.57 843.176 843.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 940 0.000128 4096 280 3600 111360 37.8501 28.343 1174.5 838.818 2079.63 2079.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1970 0.000512 1024 480 540 33920 1.44384 1.66595 26.7489 91.1737 121.104 121.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 440 3.2e-05 2048 92 5400 360448 404.412 104.848 3261.6 3091.45 6862.96 6863.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1020 6.4e-05 2048 380 1440 200704 69.7208 28.2799 471.417 839.187 1408.79 1408.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1570 6.4e-05 512 330 420 260096 14.2037 6.70925 46.8425 209.128 277.068 277.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 980 0.000128 4096 250 1980 118784 37.4596 28.3587 1839.2 838.864 2743.99 2744.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 400 3.2e-05 2048 115 1020 223232 184.645 56.1008 1204.3 1676.98 3122.23 3122.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1700 3.2e-05 1024 460 900 530432 55.8347 26.8784 372.408 852.066 1307.37 1307.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1760 0.000512 4096 430 2220 33984 6.61514 175.641 209.602 391.901 391.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 800 0.000128 2048 240 960 101376 25.3079 14.3565 384.723 418.635 843.169 843.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 940 0.000128 4096 280 3600 110976 37.8001 28.349 947.098 837.079 1850.45 1850.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1970 0.000512 1024 480 540 33792 1.4336 1.66122 26.415 90.8844 120.47 120.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 440 3.2e-05 2048 92 5400 356352 406.808 105.485 2622.22 3083.11 6218.31 6218.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1020 6.4e-05 2048 380 1440 199680 69.5084 28.1395 385.059 832.62 1315.52 1315.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1570 6.4e-05 512 330 420 258048 14.2079 6.68269 38.8475 208.288 268.214 268.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 980 0.000128 4096 250 1980 118656 37.4525 28.324 1841.31 836.995 2744.19 2744.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 400 3.2e-05 2048 115 1020 221184 184.386 55.9044 1186.85 1673 3100.34 3100.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1700 3.2e-05 1024 460 900 528384 55.9344 26.867 306.348 836.692 1226.03 1226.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1760 0.000512 4096 430 2220 33984 6.63043 141.88 209.606 358.162 358.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 800 0.000128 2048 240 960 100352 25.409 14.4159 378.48 418.256 836.7 836.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 940 0.000128 4096 280 3600 110592 37.7875 28.3434 818.347 836.323 1720.92 1721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1970 0.000512 1024 480 540 33792 1.44365 1.67053 26.3946 91.0107 120.586 120.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 440 3.2e-05 2048 92 5400 360448 404.77 105.632 2294.65 3079.44 5885.14 5885.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1020 6.4e-05 2048 380 1440 200704 70.0506 28.2757 1165.56 835.936 2100.02 2100.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1570 6.4e-05 512 330 420 258048 14.3346 6.70717 33.4674 209.116 263.806 263.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 980 0.000128 4096 250 1980 118272 37.4118 28.3271 1829.26 836.281 2731.39 2731.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 400 3.2e-05 2048 115 1020 221184 184.456 55.87 1190.57 1671.24 3102.34 3102.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1700 3.2e-05 1024 460 900 528384 55.9212 26.818 316.296 835.868 1235.09 1235.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1760 0.000512 4096 430 2220 33920 6.61709 123.144 209.54 339.343 339.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 60 800 0.000128 2048 240 960 101760 25.327 14.4039 340.782 419.157 799.814 799.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 940 0.000128 4096 280 3600 111520 37.9646 28.3887 2466.37 838.006 3370.84 3370.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1970 0.000512 1024 480 540 34000 1.44387 1.66163 24.3114 91.2734 118.764 118.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 440 3.2e-05 2048 92 5400 360960 407.954 105.843 6899.4 3090.63 10504.5 10505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1020 6.4e-05 2048 380 1440 200960 70.1601 28.3392 992.463 839.938 1931.09 1931.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1570 6.4e-05 512 330 420 261120 14.2739 6.72963 97.1192 209.619 327.927 328.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 60 980 0.000128 4096 250 1980 118880 37.4373 28.3873 1441.96 838.013 2345.9 2346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 60 400 3.2e-05 2048 115 1020 224000 183.343 56.334 1532.2 1675.66 3447.74 3447.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1700 3.2e-05 1024 460 900 529920 56.0443 26.9482 790.697 840.821 1714.71 1714.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1760 0.000512 4096 430 2220 34040 6.62774 368.687 209.594 584.954 585.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 800 0.000128 2048 240 960 101760 25.2584 14.4211 233.604 419.563 692.992 693.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 940 0.000128 4096 280 3600 111360 37.8901 28.3902 1533.96 838.808 2439.16 2439.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1970 0.000512 1024 480 540 33920 1.43974 1.66592 15.2028 91.1428 109.525 109.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 440 3.2e-05 2048 92 5400 358400 410.159 106.855 4242.47 3106.91 7867.06 7867.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1020 6.4e-05 2048 380 1440 199680 70.4249 28.3238 610.873 838.741 1548.55 1548.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1570 6.4e-05 512 330 420 261120 14.2608 6.72669 62.0898 209.798 293.058 293.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 980 0.000128 4096 250 1980 118720 37.3397 28.3818 916.591 838.879 1821.3 1821.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 400 3.2e-05 2048 115 1020 222720 183.27 56.0717 1516.24 1676.91 3432.69 3432.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1700 3.2e-05 1024 460 900 529920 55.9471 26.9197 486.388 838.677 1408.12 1408.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1760 0.000512 4096 430 2220 34000 6.62806 229.322 209.748 445.761 445.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 800 0.000128 2048 240 960 100800 25.3082 14.4582 193.232 417.514 650.653 650.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 940 0.000128 4096 280 3600 111360 37.9355 28.3825 1258.07 837.342 2161.84 2161.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1970 0.000512 1024 480 540 33840 1.44378 1.66502 12.5285 92.119 107.829 107.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 440 3.2e-05 2048 92 5400 353280 413.584 107.209 3431.16 3112.7 7065.3 7065.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1020 6.4e-05 2048 380 1440 199680 70.1701 28.3177 501.942 834.415 1435.03 1435.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1570 6.4e-05 512 330 420 257280 14.4125 6.71696 50.5192 208.747 280.582 280.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 980 0.000128 4096 250 1980 118560 37.4429 28.3689 765.454 837.273 1668.65 1668.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 400 3.2e-05 2048 115 1020 218880 183.688 55.9344 1471.67 1668.34 3379.83 3379.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1700 3.2e-05 1024 460 900 526080 56.1255 26.8625 396.526 858.581 1338.28 1338.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1760 0.000512 4096 430 2220 33960 6.62528 187.611 209.523 403.815 403.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 800 0.000128 2048 240 960 99840 25.1768 14.3284 503.444 416.376 959.47 959.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 940 0.000128 4096 280 3600 110720 37.6852 28.3007 1059.76 835.907 1961.78 1961.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1970 0.000512 1024 480 540 33600 1.43523 1.66138 36.0577 91.8661 131.092 131.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 440 3.2e-05 2048 92 5400 358400 409.69 106.891 2950.3 3107.88 6575.41 6575.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1020 6.4e-05 2048 380 1440 199680 70.3304 28.2932 424.704 838.947 1362.46 1362.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1570 6.4e-05 512 330 420 261120 14.2371 6.71421 43.8356 209.873 274.845 274.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 980 0.000128 4096 250 1980 117760 37.2233 28.3098 2633.07 835.914 3534.64 3534.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 400 3.2e-05 2048 115 1020 220160 183.653 56.1275 1499.78 1677.24 3417.01 3417.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1700 3.2e-05 1024 460 900 527360 56.0296 26.8856 342.363 838.917 1264.39 1264.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1760 0.000512 4096 430 2220 33920 6.62323 158.521 209.773 374.962 375.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 800 0.000128 2048 240 960 101376 25.2447 14.4056 301.368 418.362 759.52 759.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 940 0.000128 4096 280 3600 111360 37.8655 28.3529 2258.25 837.438 3162.01 3162.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1970 0.000512 1024 480 540 33984 1.44291 1.66733 22.2658 91.1698 116.616 116.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 440 3.2e-05 2048 92 5400 359424 407.732 106.115 6316.72 3091.61 9922.82 9923.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1020 6.4e-05 2048 380 1440 201216 69.8769 28.416 914.491 836.389 1849.36 1849.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1570 6.4e-05 512 330 420 261120 14.1977 6.72131 89.5662 209.216 319.888 320.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 980 0.000128 4096 250 1980 118848 37.3179 28.3791 1296.33 837.636 2199.76 2199.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 60 400 3.2e-05 2048 115 1020 222720 183.287 56.0906 1319.75 1672.29 3231.61 3231.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1700 3.2e-05 1024 460 900 528384 55.982 26.9005 724.424 842.549 1650.04 1650.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1760 0.000512 4096 430 2220 34032 6.63078 335.411 209.529 551.613 551.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 800 0.000128 2048 240 960 101376 25.1954 14.4533 202.756 418.874 661.416 661.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 940 0.000128 4096 280 3600 110976 37.8072 28.3341 1415.57 837.682 2319.5 2319.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1970 0.000512 1024 480 540 33792 1.43165 1.66093 13.9635 90.9128 108.042 108.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 440 3.2e-05 2048 92 5400 356352 406.912 105.46 3926.76 3084.59 7524.38 7524.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1020 6.4e-05 2048 380 1440 199680 69.5038 28.1805 568.34 833.065 1499.28 1499.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1570 6.4e-05 512 330 420 258048 14.1897 6.6825 58.8574 208.408 288.332 288.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 980 0.000128 4096 250 1980 118656 37.2679 28.3276 812.348 837.488 1715.54 1715.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 60 400 3.2e-05 2048 115 1020 221184 183.234 55.9268 1289.74 1673.92 3203.01 3203.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1700 3.2e-05 1024 460 900 528384 55.9195 26.8644 455.066 837.229 1375.26 1375.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1760 0.000512 4096 430 2220 33984 6.62989 211.607 209.717 427.999 428.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 60 800 0.000128 2048 240 960 100224 25.2656 14.4097 181.448 417.979 639.239 639.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 940 0.000128 4096 280 3600 111168 37.8837 28.3832 1170.9 838.727 2076.01 2076.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1970 0.000512 1024 480 540 33696 1.4424 1.66707 11.3149 91.2255 105.718 105.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 440 3.2e-05 2048 92 5400 350208 410.23 106.583 3173.55 3093.4 6784.43 6784.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1020 6.4e-05 2048 380 1440 198144 69.4024 28.0502 465.521 829.488 1392.66 1392.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1570 6.4e-05 512 330 420 258048 14.0662 6.65827 47.8983 207.409 276.22 276.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 60 980 0.000128 4096 250 1980 118656 37.3635 28.3731 709.105 842.873 1617.82 1617.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 60 400 3.2e-05 2048 115 1020 221184 183.242 55.9391 1350 1669.96 3259.34 3259.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1700 3.2e-05 1024 460 900 525312 56.0778 26.8376 370.15 835.229 1288.49 1288.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1760 0.000512 4096 430 2220 33840 6.6055 174.024 209.207 389.9 389.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 800 0.000128 2048 240 960 99840 25.238 14.3322 166.842 417.07 623.617 623.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 940 0.000128 4096 280 3600 110592 37.8577 28.3341 1046.19 837.966 1950.45 1950.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1970 0.000512 1024 480 540 33792 1.4401 1.66912 10.6093 90.5378 104.329 104.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 440 3.2e-05 2048 92 5400 344064 413.076 106.775 2805.02 3102 6427.52 6428.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1020 6.4e-05 2048 380 1440 196608 69.241 28.033 416.224 825.123 1338.8 1338.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1570 6.4e-05 512 330 420 251904 14.2828 6.61456 41.7507 206.416 269.25 269.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 980 0.000128 4096 250 1980 118272 37.3209 28.3259 642.099 842.196 1550.04 1550.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 400 3.2e-05 2048 115 1020 215040 183.834 55.6419 1302.1 1666 3207.78 3207.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1700 3.2e-05 1024 460 900 522240 55.949 26.7284 329.51 833.158 1245.53 1245.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1760 0.000512 4096 430 2220 33792 6.60317 156.767 209.215 372.64 372.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 800 0.000128 2048 240 960 99840 25.3909 14.5123 151.623 417.988 609.656 609.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 940 0.000128 4096 280 3600 110400 37.8287 28.3483 904.669 835.656 1806.62 1806.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1970 0.000512 1024 480 540 33120 1.42813 1.64246 9.2304 89.9035 102.279 102.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 440 3.2e-05 2048 92 5400 337920 420.191 107.076 2390.4 3133.52 6051.87 6052.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1020 6.4e-05 2048 380 1440 192000 70.4544 27.9593 352.043 824.748 1275.39 1275.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1570 6.4e-05 512 330 420 253440 14.196 6.62528 36.6642 206.332 264.003 264.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 980 0.000128 4096 250 1980 118080 37.2978 28.3471 564.191 835.653 1465.6 1465.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 400 3.2e-05 2048 115 1020 215040 184.337 56.074 1308.1 1669.27 3217.99 3218.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1700 3.2e-05 1024 460 900 522240 56.3848 26.8433 287.657 836.937 1208.02 1208.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1760 0.000512 4096 430 2220 33840 6.62918 135.782 209.602 352.057 352.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 800 0.000128 2048 240 960 101248 25.3463 14.3811 274.943 418.46 733.265 733.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 940 0.000128 4096 280 3600 111328 37.9911 28.3914 2161.88 837.801 3066.18 3066.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1970 0.000512 1024 480 540 33936 1.44794 1.67078 21.2008 91.1977 115.586 115.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 440 3.2e-05 2048 92 5400 361984 404.906 105.358 6062.8 3076.7 9650.43 9650.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1020 6.4e-05 2048 380 1440 200704 70.1441 28.3641 869.751 836.669 1805.13 1805.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1570 6.4e-05 512 330 420 261632 14.198 6.72947 88.3299 209.264 318.705 318.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 980 0.000128 4096 250 1980 118720 37.4371 28.3894 1240.77 837.932 2144.63 2144.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 14 60 400 3.2e-05 2048 115 1020 224000 183.147 56.0748 1194.39 1674.97 3108.78 3108.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1700 3.2e-05 1024 460 900 528640 56.1691 26.9203 686.916 836.57 1606.76 1606.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1760 0.000512 4096 430 2220 33992 6.62179 324.493 209.396 540.566 540.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 800 0.000128 2048 240 960 101248 25.2476 14.3644 175.602 418.96 634.311 634.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 940 0.000128 4096 280 3600 111104 37.8696 28.3689 1367.96 837.621 2271.93 2272.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1970 0.000512 1024 480 540 33600 1.4377 1.65555 13.5092 90.9014 107.575 107.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 440 3.2e-05 2048 92 5400 358400 408.963 106.403 3794.14 3103.45 7413.63 7414.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1020 6.4e-05 2048 380 1440 200704 69.9766 28.4278 551.768 840.658 1491.02 1491.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1570 6.4e-05 512 330 420 261632 14.1796 6.71744 56.6315 209.471 287.189 287.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 980 0.000128 4096 250 1980 118272 37.3393 28.3592 786.742 837.681 1690.23 1690.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 60 400 3.2e-05 2048 115 1020 222208 183.311 56.0394 1139.33 1676.36 3055.24 3055.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1700 3.2e-05 1024 460 900 526848 56.1453 26.8994 432.388 837.262 1352.88 1353.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1760 0.000512 4096 430 2220 33936 6.62122 204.139 209.574 420.378 420.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 800 0.000128 2048 240 960 100800 25.3988 14.4521 170.279 419.075 629.348 629.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 940 0.000128 4096 280 3600 110880 37.9852 28.3771 1144.91 838.072 2049.47 2049.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1970 0.000512 1024 480 540 33600 1.43709 1.64506 11.6009 91.0575 105.81 105.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 440 3.2e-05 2048 92 5400 354816 413.258 106.94 3169.58 3118.91 6809.34 6809.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1020 6.4e-05 2048 380 1440 198912 70.7113 28.4172 463.046 837.429 1399.78 1399.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1570 6.4e-05 512 330 420 258048 14.4671 6.73363 47.4613 212.978 281.832 281.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 980 0.000128 4096 250 1980 118272 37.4534 28.3873 665.857 837.845 1569.64 1569.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 60 400 3.2e-05 2048 115 1020 220416 184.219 56.0732 1188.41 1674.2 3103.09 3103.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1700 3.2e-05 1024 460 900 526848 56.2314 26.929 367.252 837.268 1287.86 1288.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1760 0.000512 4096 430 2220 33768 6.59626 171.491 208.95 387.08 387.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 800 0.000128 2048 240 960 100352 25.3684 14.3936 152.282 419.259 611.446 611.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 940 0.000128 4096 280 3600 111104 37.7865 28.3283 1008.59 838.207 1913.01 1913.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1970 0.000512 1024 480 540 33152 1.4336 1.6513 10.154 90.2402 103.554 103.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 440 3.2e-05 2048 92 5400 344064 415.519 106.892 2693.96 3119.98 6337.03 6337.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1020 6.4e-05 2048 380 1440 193536 70.4103 27.9714 395.607 828.02 1322.21 1322.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1570 6.4e-05 512 330 420 258048 14.0452 6.63962 41.6105 207.141 269.625 269.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 980 0.000128 4096 250 1980 118272 37.2685 28.337 584.387 838.433 1488.53 1488.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 60 400 3.2e-05 2048 115 1020 222208 183.41 56.0254 1185.9 1674.48 3100.02 3100.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1700 3.2e-05 1024 460 900 523264 56.4163 26.8884 319.451 840.453 1243.41 1243.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1760 0.000512 4096 430 2220 33824 6.61504 151.381 209.572 367.612 367.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 60 800 0.000128 2048 240 960 98560 25.4057 14.3744 145.378 415.513 600.808 600.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 940 0.000128 4096 280 3600 110880 37.9896 28.3955 886.985 836.728 1790.21 1790.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1970 0.000512 1024 480 540 33600 1.44326 1.65949 8.73968 90.3895 102.305 102.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 440 3.2e-05 2048 92 5400 340480 411.225 106.339 2358.79 3078.87 5955.86 5956.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1020 6.4e-05 2048 380 1440 188160 70.6316 27.7566 343.708 820.588 1262.87 1263.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1570 6.4e-05 512 330 420 250880 14.1489 6.58944 35.935 204.628 261.486 261.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 60 980 0.000128 4096 250 1980 117600 37.5255 28.3768 555.595 836.724 1458.32 1458.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 60 400 3.2e-05 2048 115 1020 215040 183.437 55.4891 1211.06 1662.22 3112.41 3112.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1700 3.2e-05 1024 460 900 519680 56.0378 26.6654 281.891 829.708 1194.49 1194.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1760 0.000512 4096 430 2220 33600 6.58259 132.92 208.532 348.094 348.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 800 0.000128 2048 240 960 101376 25.2918 14.3487 261.411 419.431 720.617 720.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 940 0.000128 4096 280 3600 111360 37.8538 28.3387 2050.59 838.615 2955.51 2955.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1970 0.000512 1024 480 540 33920 1.44186 1.66758 20.2639 91.3292 114.775 114.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 440 3.2e-05 2048 92 5400 360448 404.387 104.885 5579.97 3078.66 9168.57 9169.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1020 6.4e-05 2048 380 1440 200704 69.7303 28.3566 829.249 835.799 1763.32 1763.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1570 6.4e-05 512 330 420 260096 14.1937 6.70774 84.4101 209.05 314.547 314.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 980 0.000128 4096 250 1980 118784 37.3155 28.3382 1182.14 838.706 2086.62 2086.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 400 3.2e-05 2048 115 1020 223232 183.254 56.1254 1101.61 1676.52 3017.7 3017.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1700 3.2e-05 1024 460 900 530432 55.8745 26.882 656.576 844.85 1584.37 1584.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1760 0.000512 4096 430 2220 33984 6.61331 303.303 209.525 519.486 519.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 800 0.000128 2048 240 960 100352 25.27 14.3915 177.925 418.271 635.995 636.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 940 0.000128 4096 280 3600 110592 37.8045 28.3253 1388.11 836.237 2290.59 2290.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1970 0.000512 1024 480 540 33792 1.44589 1.6703 13.5828 91.0151 107.788 107.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 440 3.2e-05 2048 92 5400 360448 404.773 105.626 3700.63 3081.71 7293.4 7293.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1020 6.4e-05 2048 380 1440 200704 69.7626 28.2642 564.267 835.916 1498.4 1498.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1570 6.4e-05 512 330 420 258048 14.3247 6.70867 56.6105 209.124 286.958 287.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 980 0.000128 4096 250 1980 118272 37.29 28.3218 806.634 836.442 1708.79 1708.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 16 60 400 3.2e-05 2048 115 1020 221184 183.338 55.8877 1058.54 1671.3 2969.25 2969.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1700 3.2e-05 1024 460 900 528384 55.8253 27.052 439.712 838.13 1360.9 1361.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1760 0.000512 4096 430 2220 33920 6.62118 205.008 209.548 421.219 421.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 800 0.000128 2048 240 960 99840 25.2498 14.3299 146.671 416.767 603.156 603.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 940 0.000128 4096 280 3600 110592 37.872 28.3259 1157.64 837.32 2061.27 2061.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1970 0.000512 1024 480 540 33792 1.44086 1.66848 11.8082 91.0474 106.036 106.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 440 3.2e-05 2048 92 5400 344064 413.047 106.612 2932.61 3099.6 6552.52 6553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1020 6.4e-05 2048 380 1440 196608 69.2302 28.0527 459.831 824.491 1381.79 1381.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1570 6.4e-05 512 330 420 251904 14.2892 6.61504 46.0334 206.262 273.386 273.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 980 0.000128 4096 250 1980 118272 37.3272 28.3197 671.434 837.335 1574.52 1574.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 16 60 400 3.2e-05 2048 115 1020 215040 183.657 55.6646 1020.6 1667.48 2927.59 2927.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1700 3.2e-05 1024 460 900 522240 55.9438 26.7651 362.122 832.614 1277.63 1277.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1760 0.000512 4096 430 2220 33792 6.61091 169.177 209.054 384.885 384.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 800 0.000128 2048 240 960 100352 25.3119 14.3488 137.893 418.703 596.394 596.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 940 0.000128 4096 280 3600 110592 37.8529 28.3259 1068.39 837.085 1971.76 1971.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1970 0.000512 1024 480 540 33280 1.42755 1.65046 10.6732 90.546 104.368 104.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 440 3.2e-05 2048 92 5400 360448 405.901 105.741 2759.88 3081.9 6354.09 6354.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1020 6.4e-05 2048 380 1440 196608 70.8001 28.2931 427.093 836.46 1362.84 1363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1570 6.4e-05 512 330 420 253952 14.5738 6.70794 42.7478 212.691 276.913 277.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 980 0.000128 4096 250 1980 117760 37.3246 28.3244 618.871 837.107 1521.74 1521.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 16 60 400 3.2e-05 2048 115 1020 221184 183.527 55.9581 1103.93 1672 3015.62 3015.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1700 3.2e-05 1024 460 900 524288 56.1257 27.0261 335.379 836.205 1254.93 1255.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1760 0.000512 4096 430 2220 33792 6.61501 153.659 209.597 369.919 369.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 800 0.000128 2048 240 960 97280 25.2031 14.3705 140.73 413.335 593.773 593.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 940 0.000128 4096 280 3600 110080 37.7212 28.2806 970.869 833.226 1870.2 1870.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1970 0.000512 1024 480 540 33280 1.4336 1.64986 9.67885 90.3609 103.192 103.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 440 3.2e-05 2048 92 5400 348160 408.846 106.096 2446.77 3081.44 6043.79 6044.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1020 6.4e-05 2048 380 1440 194560 69.8426 27.9573 384.905 825.527 1308.41 1308.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1570 6.4e-05 512 330 420 256000 14.0583 6.62122 39.2195 206.519 266.603 266.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 980 0.000128 4096 250 1980 116480 37.3092 28.2815 556.777 833.218 1455.69 1455.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 16 60 400 3.2e-05 2048 115 1020 215040 185.027 56.104 1071.52 1682.06 2994.9 2995.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1700 3.2e-05 1024 460 900 522240 56.7123 26.8882 304.777 839.17 1227.73 1227.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1760 0.000512 4096 430 2220 33600 6.58768 142.143 208.893 357.668 357.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 800 0.000128 2048 240 960 98560 25.5949 14.3759 367.775 419.08 826.97 827.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 940 0.000128 4096 280 3584 112000 37.7396 28.3363 1765.71 838.085 2670 2670.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1970 0.000512 1024 480 576 33664 1.44778 1.66707 27.824 91.4169 122.428 122.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 440 3.2e-05 2048 92 5376 364544 402.135 104.794 4959.89 3075.07 8542.56 8543.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1020 6.4e-05 2048 380 1408 201728 69.7816 28.2889 697.362 837.787 1633.41 1633.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1570 6.4e-05 512 330 384 268288 13.8518 6.71334 67.8002 209.593 298.149 298.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 980 0.000128 4096 250 1984 118400 37.4276 28.3361 1809.06 837.849 2712.78 2712.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 400 3.2e-05 2048 115 1024 203776 188.43 55.9944 1038.25 1675.31 2958.18 2958.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1700 3.2e-05 1024 460 896 525312 56.3037 26.8762 552.701 837.82 1473.89 1474.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1760 0.000512 4096 430 2176 34144 6.61802 259.633 209.564 475.86 475.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 800 0.000128 2048 240 960 98304 25.6907 14.3787 366.762 419.522 826.493 826.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 940 0.000128 4096 280 3584 111872 37.8025 28.3566 1129.88 838.86 2035.03 2035.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1970 0.000512 1024 480 576 33536 1.44589 1.66912 27.5108 91.1644 121.863 121.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 440 3.2e-05 2048 92 5376 360448 404.427 104.809 3150.75 3081.58 6742.2 6742.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1020 6.4e-05 2048 380 1408 200704 69.7726 28.3668 447.528 835.924 1381.78 1381.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1570 6.4e-05 512 330 384 266240 13.8702 6.70518 43.5563 209.098 273.408 273.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 980 0.000128 4096 250 1984 118272 37.5243 28.3434 1806.8 838.79 2711.57 2711.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 400 3.2e-05 2048 115 1024 202752 189.02 55.9709 1033.24 1676.81 2955.23 2955.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1700 3.2e-05 1024 460 896 524288 56.4709 26.8803 357.379 840.914 1281.83 1281.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1760 0.000512 4096 430 2176 34112 6.61914 167.05 209.729 383.441 383.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 800 0.000128 2048 240 960 98304 25.6491 14.4385 367.424 418.967 826.624 826.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 940 0.000128 4096 280 3584 111744 37.7396 28.3517 936.82 837.63 1840.66 1840.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1970 0.000512 1024 480 576 33408 1.43155 1.66298 27.1263 90.9287 121.222 121.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 440 3.2e-05 2048 92 5376 356352 406.787 105.518 2583.96 3085.47 6182.38 6182.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1020 6.4e-05 2048 380 1408 199680 69.5234 28.129 370.365 835.654 1303.86 1304.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1570 6.4e-05 512 330 384 264192 13.8617 6.67763 36.4956 208.459 265.678 265.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 980 0.000128 4096 250 1984 117888 37.4526 28.3156 1797.17 837.722 2700.76 2700.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 400 3.2e-05 2048 115 1024 202752 188.595 56.0308 1030.69 1674.32 2949.83 2949.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1700 3.2e-05 1024 460 896 522240 56.4752 26.8592 297.979 837.433 1218.93 1219.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1760 0.000512 4096 430 2176 34080 6.62128 137.775 209.761 354.2 354.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 800 0.000128 2048 240 960 97280 25.6913 14.4887 361.461 418.313 820.094 820.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 940 0.000128 4096 280 3584 111104 37.7426 28.3238 804.151 836.318 1706.66 1706.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1970 0.000512 1024 480 576 33536 1.44794 1.67526 27.2383 92.0688 122.505 122.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 440 3.2e-05 2048 92 5376 360448 404.706 105.675 2251.47 3080.33 5842.85 5843.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1020 6.4e-05 2048 380 1408 200704 70.1236 28.2957 1101.47 836.06 2036.15 2036.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1570 6.4e-05 512 330 384 266240 13.8844 6.70771 31.8772 209.143 261.796 261.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 980 0.000128 4096 250 1984 117760 37.4292 28.3336 1794.99 836.422 2697.29 2697.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 400 3.2e-05 2048 115 1024 200704 188.796 55.8926 1020.92 1673.71 2939.53 2939.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1700 3.2e-05 1024 460 896 520192 56.5786 26.8205 255.19 835.955 1174.73 1174.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1760 0.000512 4096 430 2176 34048 6.62163 119.286 209.731 335.684 335.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 64 800 0.000128 2048 240 960 98560 25.6233 14.3922 322.437 419.065 781.657 781.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 940 0.000128 4096 280 3584 112000 37.9208 28.3911 2370.07 837.836 3274.33 3274.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1970 0.000512 1024 480 576 33680 1.44589 1.66371 24.4921 92.2015 119.875 119.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 440 3.2e-05 2048 92 5376 363520 404.246 105.097 6654.08 3080.45 10244.5 10245.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1020 6.4e-05 2048 380 1408 200960 70.1754 28.3559 931.601 841.712 1872.04 1872.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1570 6.4e-05 512 330 384 267520 13.9318 6.72797 89.5509 209.579 319.98 320.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 64 980 0.000128 4096 250 1984 118400 37.4643 28.3975 1383.72 837.915 2287.6 2287.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 64 400 3.2e-05 2048 115 1024 203520 187.634 56.222 1350.24 1675.29 3269.57 3269.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1700 3.2e-05 1024 460 896 526080 56.3867 26.9359 748.664 844.518 1676.69 1676.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1760 0.000512 4096 430 2176 34120 6.61642 349.893 209.452 566.003 566.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 800 0.000128 2048 240 960 98560 25.5635 14.3815 219.063 419.523 678.67 678.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 940 0.000128 4096 280 3584 112000 37.8142 28.3737 1440.96 838.72 2345.98 2346.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1970 0.000512 1024 480 576 33600 1.4377 1.66358 15.1307 91.1387 109.443 109.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 440 3.2e-05 2048 92 5376 363520 404.008 105.386 4053.96 3081.01 7645.03 7645.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1020 6.4e-05 2048 380 1408 199680 70.426 28.4754 564.159 838.535 1501.79 1501.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1570 6.4e-05 512 330 384 266240 13.9739 6.7271 57.1231 209.775 287.782 287.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 980 0.000128 4096 250 1984 118400 37.3611 28.3771 864.515 839.014 1769.38 1769.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 400 3.2e-05 2048 115 1024 202240 187.808 56.1168 1337.02 1676.65 3257.79 3257.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1700 3.2e-05 1024 460 896 524800 56.4468 26.9251 458.149 840.918 1382.63 1382.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1760 0.000512 4096 430 2176 34080 6.61398 211.251 209.624 427.551 427.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 800 0.000128 2048 240 960 97920 25.5696 14.3777 183.728 417.73 641.546 641.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 940 0.000128 4096 280 3584 111840 37.8985 28.371 1194 837.381 2097.76 2097.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1970 0.000512 1024 480 576 33600 1.4479 1.66176 12.7575 91.0732 107.015 107.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 440 3.2e-05 2048 92 5376 360960 404.055 104.903 3329.76 3069.92 6909.31 6909.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1020 6.4e-05 2048 380 1408 199680 70.1983 28.3238 467.229 834.522 1400.47 1400.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1570 6.4e-05 512 330 384 264960 13.9623 6.71744 46.5763 208.769 276.214 276.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 980 0.000128 4096 250 1984 118080 37.461 28.3882 726.766 837.445 1630.17 1630.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 400 3.2e-05 2048 115 1024 199680 187.728 55.9474 1316.08 1668.54 3228.5 3228.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1700 3.2e-05 1024 460 896 522240 56.4732 26.8701 373.627 834.423 1291.59 1291.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1760 0.000512 4096 430 2176 33960 6.59456 175.299 209.025 390.98 391.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 800 0.000128 2048 240 960 97280 25.4682 14.3708 479.407 416.063 935.45 935.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 940 0.000128 4096 280 3584 111360 37.6529 28.3012 1020.37 835.311 1921.76 1921.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1970 0.000512 1024 480 576 33280 1.43466 1.66134 36.4546 90.7692 130.393 130.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 440 3.2e-05 2048 92 5376 358400 410.173 106.421 2842.23 3105.41 6464.88 6465.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1020 6.4e-05 2048 380 1408 199680 70.3144 28.3373 401.54 841.515 1341.9 1342.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1570 6.4e-05 512 330 384 266240 13.9476 6.71494 40.8757 209.707 271.429 271.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 980 0.000128 4096 250 1984 117760 37.2498 28.3013 2488.57 835.245 3389.47 3389.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 400 3.2e-05 2048 115 1024 199680 188.042 55.9632 1325.7 1675.93 3245.83 3246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1700 3.2e-05 1024 460 896 522240 56.5595 26.8777 322.63 853.979 1260.24 1260.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1760 0.000512 4096 430 2176 33920 6.59811 149.841 209.08 365.558 365.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 800 0.000128 2048 240 960 97600 25.5825 14.4155 519.167 417.322 976.629 976.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 940 0.000128 4096 280 3584 111200 38.0072 28.3853 936.467 838.703 1841.69 1841.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1970 0.000512 1024 480 576 33200 1.44477 1.66707 39.6708 91.1981 134.053 134.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 440 3.2e-05 2048 92 5376 345600 412.13 106.517 2509.8 3094.08 6123.18 6123.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1020 6.4e-05 2048 380 1408 192000 70.6037 28.0329 353.92 828.468 1281.21 1281.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1570 6.4e-05 512 330 384 262400 13.7484 6.63354 36.2591 206.449 263.276 263.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 980 0.000128 4096 250 1984 117600 37.5584 28.384 2404.95 838.628 3309.72 3309.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 400 3.2e-05 2048 115 1024 198400 187.592 55.9063 1317.3 1666.91 3227.91 3228.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1700 3.2e-05 1024 460 896 518400 56.5668 26.8014 297.428 850.178 1231.16 1231.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1760 0.000512 4096 430 2176 33800 6.57213 137.241 208.791 352.649 352.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 800 0.000128 2048 240 960 98304 25.5609 14.3606 286.728 418.798 745.586 745.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 940 0.000128 4096 280 3584 111936 37.7804 28.3577 2179.67 838.307 3084.22 3084.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1970 0.000512 1024 480 576 33696 1.44384 1.67021 22.7068 75.4937 101.384 101.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 440 3.2e-05 2048 92 5376 362496 403.444 104.986 6131.97 3079.4 9720.45 9720.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1020 6.4e-05 2048 380 1408 201216 69.8871 28.388 861.423 837.192 1797.08 1797.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1570 6.4e-05 512 330 384 267264 13.874 7.07789 82.5853 209.504 313.229 313.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 980 0.000128 4096 250 1984 118272 37.3387 28.3649 1242.47 838.309 2146.58 2146.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 64 400 3.2e-05 2048 115 1024 202752 187.218 56.048 1179.66 1674.17 3097.29 3097.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1700 3.2e-05 1024 460 896 523776 56.4232 26.8929 695.548 843.391 1622.44 1622.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1760 0.000512 4096 430 2176 34128 6.61568 321.501 209.743 537.903 537.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 800 0.000128 2048 240 960 98304 25.4986 14.3667 193.215 419.164 652.381 652.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 940 0.000128 4096 280 3584 111744 37.7325 28.3205 1362.52 837.52 2266.2 2266.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1970 0.000512 1024 480 576 33408 1.4377 1.66093 14.3607 91.9771 109.506 109.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 440 3.2e-05 2048 92 5376 356352 406.91 105.439 3777.31 3086.8 7377.11 7377.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1020 6.4e-05 2048 380 1408 199680 69.5293 28.2132 535.793 833.257 1466.98 1467.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1570 6.4e-05 512 330 384 264192 13.8727 6.68099 54.6239 208.435 283.804 283.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 980 0.000128 4096 250 1984 117888 37.3128 28.3326 776.254 837.627 1679.63 1679.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 64 400 3.2e-05 2048 115 1024 202752 187.019 56.0943 1160.31 1674.14 3077.75 3077.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1700 3.2e-05 1024 460 896 522240 56.4849 26.8571 433.765 839.651 1356.95 1357.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1760 0.000512 4096 430 2176 34080 6.61536 200.104 209.733 416.495 416.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 64 800 0.000128 2048 240 960 97920 25.5098 14.3766 174.364 417.987 632.375 632.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 940 0.000128 4096 280 3584 111744 37.8316 28.3914 1121.65 838.755 2026.73 2026.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1970 0.000512 1024 480 576 33408 1.44323 1.66707 11.5716 90.7708 105.522 105.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 440 3.2e-05 2048 92 5376 350208 410.293 106.595 3043.64 3093.66 6654.84 6655.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1020 6.4e-05 2048 380 1408 198144 69.452 28.0223 437.277 829.13 1364.07 1364.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1570 6.4e-05 512 330 384 262656 13.8732 6.656 43.8127 207.418 271.94 272.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 980 0.000128 4096 250 1984 118080 37.3916 28.3807 642.797 838.751 1547.42 1547.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 64 400 3.2e-05 2048 115 1024 198144 188.126 55.8736 1181.58 1685.05 3110.83 3111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1700 3.2e-05 1024 460 896 520704 56.4444 26.8379 352.918 835.095 1271.49 1271.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1760 0.000512 4096 430 2176 33984 6.61549 165.401 209.456 381.519 381.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 64 800 0.000128 2048 240 960 96768 25.5199 14.3462 158.893 417.115 616.014 616.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 940 0.000128 4096 280 3584 111360 37.8122 28.3388 990.64 838.05 1894.95 1895.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1970 0.000512 1024 480 576 33408 1.44384 1.66653 10.7601 90.5431 104.484 104.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 440 3.2e-05 2048 92 5376 344064 412.98 106.553 2644.21 3102.35 6266.75 6267.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1020 6.4e-05 2048 380 1408 196608 69.2491 27.9201 383.324 825.188 1305.87 1306.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1570 6.4e-05 512 330 384 258048 13.945 6.61709 37.5674 206.442 264.755 264.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 64 980 0.000128 4096 250 1984 117504 37.355 28.3277 605.023 842.154 1512.96 1513.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 64 400 3.2e-05 2048 115 1024 196608 187.645 55.7982 1166.16 1666.25 3076.06 3076.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1700 3.2e-05 1024 460 896 516096 56.6205 26.753 307.936 833.182 1224.68 1224.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1760 0.000512 4096 430 2176 33984 6.61741 146.52 209.736 362.94 362.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 800 0.000128 2048 240 960 97920 25.5583 14.384 146.342 418.318 604.741 604.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 940 0.000128 4096 280 3584 111360 37.7544 28.3631 877.071 836.322 1779.62 1779.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1970 0.000512 1024 480 576 33120 1.42979 1.64835 9.55949 91.5429 104.252 104.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 440 3.2e-05 2048 92 5376 353280 402.59 104.616 2405.03 3054.25 5967.16 5967.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1020 6.4e-05 2048 380 1408 192000 70.4135 27.9214 330.59 825.399 1254.52 1254.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1570 6.4e-05 512 330 384 261120 13.8169 6.62528 33.6764 206.499 260.804 260.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 980 0.000128 4096 250 1984 117120 37.3447 28.3772 540.889 836.317 1443.03 1443.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 400 3.2e-05 2048 115 1024 199680 187.728 55.9634 1188.75 1674.72 3107.36 3107.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1700 3.2e-05 1024 460 896 522240 56.3789 26.9087 276.335 835.515 1195.33 1195.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1760 0.000512 4096 430 2176 33840 6.60077 128.574 209.249 344.486 344.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 800 0.000128 2048 240 960 98112 25.6495 14.4221 258.137 418.462 716.811 716.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 940 0.000128 4096 280 3584 111776 37.9261 28.3875 2046.23 837.803 2950.46 2950.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1970 0.000512 1024 480 576 33712 1.44765 1.67114 21.222 91.1958 115.607 115.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 440 3.2e-05 2048 92 5376 361984 404.948 105.174 5727.58 3076.98 9315.35 9315.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1020 6.4e-05 2048 380 1408 200704 70.1409 28.3612 805.458 836.602 1740.76 1740.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1570 6.4e-05 512 330 384 267008 13.9331 6.72803 80.0788 209.266 310.192 310.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 980 0.000128 4096 250 1984 118272 37.465 28.3918 1170.04 839.874 2075.88 2075.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 14 64 400 3.2e-05 2048 115 1024 202496 187.698 56.0292 1050.29 1672.61 2966.83 2966.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1700 3.2e-05 1024 460 896 525056 56.3988 26.9251 647.245 836.559 1567.32 1567.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1760 0.000512 4096 430 2176 34104 6.60429 301.765 209.469 517.883 517.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 800 0.000128 2048 240 960 97664 25.5821 14.3745 165.134 418.556 623.783 623.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 940 0.000128 4096 280 3584 111552 37.8063 28.3576 1299.92 836.791 2202.99 2203.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1970 0.000512 1024 480 576 33376 1.43651 1.65478 13.7614 90.8581 107.784 107.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 440 3.2e-05 2048 92 5376 358400 409.052 106.336 3609.54 3095.95 7221.53 7222.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1020 6.4e-05 2048 380 1408 200704 69.99 28.3732 514.608 836.518 1449.68 1449.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1570 6.4e-05 512 330 384 265216 13.9802 6.71891 51.4078 209.278 281.571 281.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 980 0.000128 4096 250 1984 117824 37.3618 28.3567 748.632 841.644 1656.1 1656.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 64 400 3.2e-05 2048 115 1024 200704 187.765 56.0128 1002.62 1672.6 2919.19 2919.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1700 3.2e-05 1024 460 896 523264 56.4608 26.8956 410.068 836.366 1329.97 1330.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1760 0.000512 4096 430 2176 34048 6.61443 191.654 209.446 407.757 407.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 800 0.000128 2048 240 960 98112 25.6205 14.4116 160.582 419.113 619.87 619.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 940 0.000128 4096 280 3584 111552 37.9167 28.386 1094.62 837.899 1998.94 1999.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1970 0.000512 1024 480 576 33264 1.43802 1.64659 11.7256 90.4814 105.362 105.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 440 3.2e-05 2048 92 5376 354816 413.296 106.698 3029.51 3118.81 6668.98 6669.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1020 6.4e-05 2048 380 1408 198912 70.7224 28.4611 433.31 837.49 1370.18 1370.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1570 6.4e-05 512 330 384 263424 14.1116 6.73082 43.1299 209.512 273.671 273.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 980 0.000128 4096 250 1984 117600 37.5007 28.3768 633.02 837.913 1536.92 1537.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 64 400 3.2e-05 2048 115 1024 198912 188.851 56.0766 1045.87 1674.32 2965.33 2965.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1700 3.2e-05 1024 460 896 521472 56.8062 26.9273 348.437 837.263 1269.63 1269.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1760 0.000512 4096 430 2176 33936 6.62019 162.612 211.725 381 381.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 800 0.000128 2048 240 960 96768 25.631 14.3381 143.35 419.308 602.76 602.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 940 0.000128 4096 280 3584 111104 37.8104 28.3312 963.897 838.297 1868.44 1868.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1970 0.000512 1024 480 576 33152 1.43146 1.65299 10.4579 90.7923 104.409 104.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 440 3.2e-05 2048 92 5376 344064 415.455 106.796 2580.23 3120.12 6223.24 6223.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1020 6.4e-05 2048 380 1408 193536 70.3851 27.9458 370.224 828.12 1296.87 1297.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1570 6.4e-05 512 330 384 258048 14.039 6.63686 37.282 207.168 265.31 265.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 980 0.000128 4096 250 1984 117376 37.3402 28.3271 556.486 838.305 1460.57 1460.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 64 400 3.2e-05 2048 115 1024 200704 187.77 55.937 1047.8 1676.82 2968.53 2968.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1700 3.2e-05 1024 460 896 523264 56.3774 26.8725 306.096 837.537 1227.08 1227.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1760 0.000512 4096 430 2176 33824 6.59456 141.294 209.068 357 357.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 64 800 0.000128 2048 240 960 96320 25.6089 14.3421 141.194 415.802 597.083 597.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 940 0.000128 4096 280 3584 110880 38.031 28.3852 855.848 837.306 1759.67 1759.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1970 0.000512 1024 480 576 33040 1.44067 1.66141 9.0624 90.98 103.216 103.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 440 3.2e-05 2048 92 5376 340480 411.212 106.418 2271.64 3081.01 5870.92 5871.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1020 6.4e-05 2048 380 1408 188160 70.6335 27.7422 323.563 818.546 1240.67 1240.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1570 6.4e-05 512 330 384 259840 13.652 6.59174 33.3825 204.783 258.597 258.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 64 980 0.000128 4096 250 1984 117600 37.5264 28.3793 539.156 837.303 1442.47 1442.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 64 400 3.2e-05 2048 115 1024 197120 187.379 55.5637 1082.62 1664.5 2990.25 2990.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1700 3.2e-05 1024 460 896 519680 56.0488 26.6616 270.766 830.304 1183.97 1184.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1760 0.000512 4096 430 2176 33880 6.60861 126.124 209.647 342.438 342.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 800 0.000128 2048 240 960 98304 25.5521 14.3609 255.625 419.564 715.241 715.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 940 0.000128 4096 280 3584 111872 37.8016 28.3443 2027.47 838.824 2932.55 2932.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1970 0.000512 1024 480 576 33536 1.43955 1.66717 21.0619 91.1733 115.415 115.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 440 3.2e-05 2048 92 5376 360448 404.529 104.779 5507.2 3082.36 9099.53 9100.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1020 6.4e-05 2048 380 1408 200704 69.7301 28.3259 804.057 836.093 1738.39 1738.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1570 6.4e-05 512 330 384 266240 13.8792 6.71034 80.2806 209.126 310.186 310.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 980 0.000128 4096 250 1984 118272 37.351 28.3382 1169.77 838.991 2074.55 2074.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 400 3.2e-05 2048 115 1024 202752 187.618 56.0306 990.673 1677.01 2911.53 2911.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1700 3.2e-05 1024 460 896 524288 56.4913 26.878 643.543 838.789 1565.88 1566.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1760 0.000512 4096 430 2176 34112 6.61725 296.434 209.76 512.856 512.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 800 0.000128 2048 240 960 97280 25.5732 14.4097 171.003 418.034 629.157 629.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 940 0.000128 4096 280 3584 111104 37.7324 28.323 1351.14 835.76 2253.07 2253.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1970 0.000512 1024 480 576 33536 1.43974 1.67347 14.1838 90.9856 108.356 108.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 440 3.2e-05 2048 92 5376 360448 404.875 105.525 3590.6 3079.16 7180.82 7181.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1020 6.4e-05 2048 380 1408 200704 69.8091 28.2661 538.541 835.429 1472.24 1472.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1570 6.4e-05 512 330 384 266240 13.8642 6.7105 53.083 209.011 282.862 283.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 980 0.000128 4096 250 1984 117760 37.2859 28.3116 785.462 835.746 1686.91 1687.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 16 64 400 3.2e-05 2048 115 1024 200704 187.58 55.8858 950.77 1672.7 2867.13 2867.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1700 3.2e-05 1024 460 896 520192 56.6145 26.8692 425.118 835.307 1344.09 1344.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1760 0.000512 4096 430 2176 34048 6.62346 196.48 209.599 412.748 412.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 800 0.000128 2048 240 960 96768 25.5142 14.3615 141.908 417.157 599.078 599.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 940 0.000128 4096 280 3584 111360 37.8354 28.3291 1128.74 838.142 2033.16 2033.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1970 0.000512 1024 480 576 33408 1.44285 1.67402 12.2464 91.0975 106.531 106.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 440 3.2e-05 2048 92 5376 344064 413.076 106.633 2830.37 3103.78 6454.52 6455.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1020 6.4e-05 2048 380 1408 196608 69.2437 27.904 438.218 825.292 1360.85 1361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1570 6.4e-05 512 330 384 258048 13.9588 6.61824 42.7365 206.463 269.968 270.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 980 0.000128 4096 250 1984 117504 37.3469 28.332 649.708 838.141 1553.63 1553.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 16 64 400 3.2e-05 2048 115 1024 196608 187.805 55.6605 922.017 1666.36 2832.03 2832.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1700 3.2e-05 1024 460 896 516096 56.6305 26.729 348.992 833.382 1265.92 1266.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1760 0.000512 4096 430 2176 33984 6.61504 162.694 209.761 379.113 379.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 800 0.000128 2048 240 960 96256 25.6985 14.364 130.701 418.662 589.568 589.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 940 0.000128 4096 280 3584 110592 37.8625 28.3292 1031.77 837.004 1935.07 1935.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1970 0.000512 1024 480 576 32768 1.4295 1.64669 10.5335 90.5464 104.228 104.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 440 3.2e-05 2048 92 5376 360448 405.801 105.577 2675.33 3082.69 6270.04 6270.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1020 6.4e-05 2048 380 1408 196608 70.8088 28.262 403.445 836.349 1339.05 1339.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1570 6.4e-05 512 330 384 262144 14.0964 6.70925 40.287 209.231 270.512 270.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 980 0.000128 4096 250 1984 117760 37.3104 28.3365 601.066 837.104 1503.92 1504.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 16 64 400 3.2e-05 2048 115 1024 196608 188.513 55.9903 919.913 1671.84 2836.45 2836.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1700 3.2e-05 1024 460 896 516096 57.1084 26.8248 321.029 836.119 1241.27 1241.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1760 0.000512 4096 430 2176 33792 6.59251 147.791 209.047 363.474 363.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 800 0.000128 2048 240 960 94720 25.4619 14.2934 137.492 412.985 590.372 590.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 940 0.000128 4096 280 3584 110080 37.7366 28.2805 946.464 832.517 1845.1 1845.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1970 0.000512 1024 480 576 32640 1.43283 1.64832 10.0882 90.3172 103.558 103.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 440 3.2e-05 2048 92 5376 348160 408.79 106.067 2371.36 3078.61 5965.46 5965.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1020 6.4e-05 2048 380 1408 194560 69.8482 27.8938 371.388 828.358 1297.68 1297.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1570 6.4e-05 512 330 384 256000 14.0618 6.6192 36.036 206.344 263.247 263.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 980 0.000128 4096 250 1984 116480 37.2834 28.2829 548.661 832.521 1446.85 1446.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 16 64 400 3.2e-05 2048 115 1024 194560 190.705 56.0517 961.355 1677.99 2886.29 2886.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1700 3.2e-05 1024 460 896 522240 56.7065 26.8873 297.903 838.113 1219.79 1219.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1760 0.000512 4096 430 2176 33600 6.55549 135.885 208.184 350.666 350.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 800 0.000128 2048 240 960 95232 25.4432 14.3028 132.523 413.162 585.573 585.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 940 0.000128 4096 280 3584 110592 37.762 28.3136 899.995 834.241 1800.42 1800.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1970 0.000512 1024 480 576 33024 1.43875 1.65274 9.96234 90.5146 103.639 103.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 440 3.2e-05 2048 92 5376 344064 414.109 104.555 2174.01 3101.16 5794.51 5795.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1020 6.4e-05 2048 380 1408 196608 69.3441 27.9847 354.445 825.016 1276.99 1277.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1570 6.4e-05 512 330 384 258048 13.9718 6.62707 34.8917 206.405 262.085 262.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 980 0.000128 4096 250 1984 116736 37.3618 28.3075 521.687 834.246 1421.71 1421.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 16 64 400 3.2e-05 2048 115 1024 184320 189.213 55.1234 936.127 1648.79 2829.45 2829.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1700 3.2e-05 1024 460 896 503808 56.9588 26.5344 274.078 827.672 1185.44 1185.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1760 0.000512 4096 430 2176 33792 6.61914 127.016 209.555 343.236 343.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 800 0.000128 2048 240 1024 93056 26.21 14.3709 371.307 419.448 831.479 831.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 940 0.000128 4096 280 3584 112064 37.9588 28.3873 3021.4 838.912 3926.79 3926.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1970 0.000512 1024 480 640 32512 1.44998 1.67117 32.1127 92.0645 127.37 127.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 440 3.2e-05 2048 92 5376 362496 405.005 105.046 4911.76 3087.04 8509.52 8510.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1020 6.4e-05 2048 380 1408 186880 73.8946 28.3427 1132.19 839.884 2074.51 2074.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1570 6.4e-05 512 330 384 258560 14.5007 6.74202 111.441 209.785 342.653 342.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 980 0.000128 4096 250 2048 118016 37.5301 28.3731 2042.2 838.99 2947.2 2947.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 400 3.2e-05 2048 115 1024 173568 196.005 56.0743 1070.51 1676.88 2999.66 2999.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1700 3.2e-05 1024 460 896 500736 59.8333 26.9109 937.305 838.602 1862.84 1862.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1760 0.000512 4096 430 2176 34160 6.61299 258.514 209.762 474.932 474.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 800 0.000128 2048 240 1024 92928 26.174 14.4445 388.52 419.478 848.764 848.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 940 0.000128 4096 280 3584 112000 37.7146 28.3423 1961.71 838.779 2866.68 2866.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1970 0.000512 1024 480 640 32448 1.43866 1.66912 31.9629 91.216 126.361 126.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 440 3.2e-05 2048 92 5376 362496 404.437 105.131 5527.09 3085.23 9122.57 9123.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1020 6.4e-05 2048 380 1408 186368 73.5605 28.3242 740.357 838.668 1681.11 1681.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1570 6.4e-05 512 330 384 258048 14.4524 6.71846 77.132 209.793 308.285 308.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 980 0.000128 4096 250 2048 117888 37.4358 28.3587 1913.5 838.727 2818.13 2818.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 400 3.2e-05 2048 115 1024 173056 195.375 56.1397 948.481 1676.91 2877.11 2877.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1700 3.2e-05 1024 460 896 500736 59.0791 26.8788 624.838 838.609 1549.6 1549.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1760 0.000512 4096 430 2176 34144 6.61709 288.326 209.758 504.746 504.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 800 0.000128 2048 240 1024 92672 26.2384 14.3606 388.571 419.136 848.445 848.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 940 0.000128 4096 280 3584 111872 37.798 28.3443 1270.42 838.091 2174.78 2174.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1970 0.000512 1024 480 640 32384 1.44589 1.66707 31.4748 91.1153 125.771 125.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 440 3.2e-05 2048 92 5376 360448 404.297 104.947 3560.49 3076.99 7147.38 7147.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1020 6.4e-05 2048 380 1408 184320 73.7076 28.2507 472.118 835.062 1409.33 1409.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1570 6.4e-05 512 330 384 256000 14.4716 6.70691 52.2811 208.906 282.554 282.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 980 0.000128 4096 250 2048 117760 37.486 28.3507 1908.35 837.949 2812.24 2812.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 400 3.2e-05 2048 115 1024 172032 195.843 55.9977 941.454 1675.31 2868.8 2868.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1700 3.2e-05 1024 460 896 499712 59.2806 26.8843 404.13 837.843 1328.32 1328.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1760 0.000512 4096 430 2176 34112 6.61914 187.608 209.544 403.817 403.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 800 0.000128 2048 240 1024 92160 26.2297 14.4069 385.51 418.89 845.172 845.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 940 0.000128 4096 280 3584 111744 37.7323 28.326 1037.14 837.566 1940.89 1940.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1970 0.000512 1024 480 640 32256 1.44 1.66298 31.292 90.9184 125.383 125.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 440 3.2e-05 2048 92 5376 356352 406.797 105.561 2868.12 3086.65 6467.78 6468.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1020 6.4e-05 2048 380 1408 184320 73.362 28.1486 387.853 833.106 1322.66 1322.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1570 6.4e-05 512 330 384 254976 14.413 6.68058 42.9328 208.42 272.633 272.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 980 0.000128 4096 250 2048 117504 37.4747 28.3423 1900.82 837.453 2804.2 2804.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 400 3.2e-05 2048 115 1024 172032 195.477 55.9391 946.037 1674 2871.65 2871.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1700 3.2e-05 1024 460 896 497664 59.2853 26.8547 331.392 837.086 1254.8 1254.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1760 0.000512 4096 430 2176 34080 6.61597 152.175 209.713 368.546 368.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 800 0.000128 2048 240 1024 92160 26.1852 14.3526 385.048 417.971 843.699 843.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 940 0.000128 4096 280 3584 111104 37.7388 28.3238 922.637 835.768 1824.6 1824.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1970 0.000512 1024 480 640 32256 1.44214 1.67146 30.7759 90.9764 124.939 125.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 440 3.2e-05 2048 92 5376 360448 404.877 105.505 2598.97 3077.2 6187.21 6187.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1020 6.4e-05 2048 380 1408 184320 73.7734 28.3464 348.819 835.396 1286.52 1286.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1570 6.4e-05 512 330 384 253952 14.5848 6.7032 38.0509 208.97 268.5 268.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 980 0.000128 4096 250 2048 117248 37.4665 28.3257 1892.35 835.673 2793.92 2794.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 400 3.2e-05 2048 115 1024 167936 195.974 55.9739 922.738 1670.16 2845.04 2845.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1700 3.2e-05 1024 460 896 495616 59.4329 26.9321 295.804 837.467 1219.82 1219.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1760 0.000512 4096 430 2176 34048 6.62323 136.587 209.563 352.816 352.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 800 0.000128 2048 240 1024 90880 26.1076 14.4794 379.831 416.3 836.859 836.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 940 0.000128 4096 280 3584 111360 37.6525 28.3124 845.818 835.851 1747.75 1747.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1970 0.000512 1024 480 640 32000 1.44003 1.66336 30.9254 90.794 124.896 124.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 440 3.2e-05 2048 92 5376 358400 410.283 106.146 2368.5 3107.84 5993.43 5993.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1020 6.4e-05 2048 380 1408 184320 74.0193 28.4196 321.526 838.768 1262.98 1263.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1570 6.4e-05 512 330 384 256000 14.5358 6.71174 35.2886 212.521 269.248 269.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 980 0.000128 4096 250 2048 117120 37.3877 28.3031 1897.77 835.73 2799.3 2799.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 400 3.2e-05 2048 115 1024 168960 195.902 56.0189 930.13 1679.67 2861.92 2862.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1700 3.2e-05 1024 460 896 496640 59.6164 26.884 273.135 838.675 1198.5 1198.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1760 0.000512 4096 430 2176 33920 6.6048 125.938 209.274 341.86 341.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 800 0.000128 2048 240 1024 90624 26.2259 14.4216 379.522 417.048 837.364 837.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 940 0.000128 4096 280 3584 111360 37.8096 28.3279 781.189 838.016 1685.47 1685.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1970 0.000512 1024 480 640 32256 1.43978 1.66707 30.937 92.1398 126.257 126.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 440 3.2e-05 2048 92 5376 344064 413.093 106.704 2100.99 3102.52 5723.98 5724.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1020 6.4e-05 2048 380 1408 178176 73.6785 27.9045 289.688 825.128 1216.59 1216.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1570 6.4e-05 512 330 384 251904 14.2902 6.62118 32.0929 206.413 259.606 259.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 980 0.000128 4096 250 2048 117504 37.5037 28.3423 1904.12 842.253 2812.34 2812.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 400 3.2e-05 2048 115 1024 165888 195.943 55.6292 911.471 1669.02 2832.26 2832.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1700 3.2e-05 1024 460 896 491520 59.5185 26.7927 250.464 833.158 1170.12 1170.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1760 0.000512 4096 430 2176 33984 6.62118 116.339 209.706 332.71 332.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 800 0.000128 2048 240 1024 91392 26.2932 14.3708 381.652 419.203 841.666 841.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 940 0.000128 4096 280 3584 111104 37.8029 28.3327 733.986 838.21 1638.46 1638.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1970 0.000512 1024 480 640 31808 1.43651 1.64931 30.9658 90.7853 124.915 124.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 440 3.2e-05 2048 92 5376 344064 415.47 106.591 1976.35 3118.56 5617.66 5618.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1020 6.4e-05 2048 380 1408 179200 74.0476 27.971 1061.66 827.912 1991.79 1991.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1570 6.4e-05 512 330 384 250880 14.4901 6.64026 31.0832 207.174 259.577 259.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 980 0.000128 4096 250 2048 117376 37.4451 28.3484 1903.82 841.446 2811.17 2811.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 400 3.2e-05 2048 115 1024 172032 195.226 56.2202 947.227 1674.26 2873.14 2873.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1700 3.2e-05 1024 460 896 494592 59.8191 26.8964 236.792 837.419 1161.12 1161.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1760 0.000512 4096 430 2176 33824 6.59926 107.633 209.021 323.298 323.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 800 0.000128 2048 240 1024 92160 26.2414 14.3581 386.906 418.907 846.555 846.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 940 0.000128 4096 280 3584 110592 37.8577 28.3261 694.975 837.008 1598.29 1598.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1970 0.000512 1024 480 640 31744 1.42781 1.64659 29.963 91.5996 124.71 124.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 440 3.2e-05 2048 92 5376 360448 405.899 105.753 1968.71 3081.05 5562.07 5562.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1020 6.4e-05 2048 380 1408 180224 74.9827 28.2522 1056.86 836.53 1996.81 1996.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1570 6.4e-05 512 330 384 253952 14.5857 6.7072 29.3995 209.225 260.101 260.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 980 0.000128 4096 250 2048 116736 37.5091 28.3162 1886.14 837.095 2789.17 2789.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 400 3.2e-05 2048 115 1024 163840 196.716 56.0256 901.593 1671.82 2826.36 2826.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1700 3.2e-05 1024 460 896 491520 60.0514 26.8225 224.206 838.244 1149.51 1149.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1760 0.000512 4096 430 2176 33792 6.59274 101.978 209.043 317.658 317.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 800 0.000128 2048 240 960 100352 25.4616 14.3872 381.371 419.258 840.617 840.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 940 0.000128 4096 280 3600 111104 37.955 28.3245 2980.87 838.207 3885.48 3885.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1970 0.000512 1024 480 540 33152 1.43155 1.64723 26.9002 91.0909 121.145 121.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 440 3.2e-05 2048 92 5400 344064 415.5 106.716 1821.43 3120.97 5465.28 5465.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1020 6.4e-05 2048 380 1440 193536 70.6999 27.9365 1157.93 828.015 2084.77 2084.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1570 6.4e-05 512 330 420 258048 14.0974 6.65693 92.8807 207.147 320.967 321.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 980 0.000128 4096 250 1980 118272 37.4478 28.3387 1834.65 838.206 2738.76 2738.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 400 3.2e-05 2048 115 1020 222208 184.498 56.0901 1190.31 1674.47 3105.56 3105.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1700 3.2e-05 1024 460 900 523264 56.4867 26.8754 306.417 837.464 1227.44 1227.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1760 0.000512 4096 430 2220 33824 6.61603 102.631 209.57 318.863 318.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 800 0.000128 2048 240 960 96768 25.7511 14.3647 359.926 418.842 819.029 819.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 940 0.000128 4096 280 3584 111104 37.9245 28.3233 2925.28 837.374 3829.03 3829.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1970 0.000512 1024 480 576 33152 1.4296 1.64726 27.9138 91.2676 122.33 122.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 440 3.2e-05 2048 92 5376 344064 415.466 106.675 1778.68 3116.34 5417.82 5418.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1020 6.4e-05 2048 380 1408 193536 70.6916 27.9576 1097.82 827.247 2023.92 2024.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1570 6.4e-05 512 330 384 258048 14.1139 6.6519 83.1659 206.994 311.117 311.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 980 0.000128 4096 250 1984 117376 37.4617 28.3259 1793.14 841.863 2700.9 2701.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 400 3.2e-05 2048 115 1024 200704 189.048 55.9901 1017.43 1674.99 2937.67 2937.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1700 3.2e-05 1024 460 896 523264 56.4616 26.8781 296.556 836.685 1216.77 1216.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1760 0.000512 4096 430 2176 33824 6.59738 98.3725 208.835 313.849 313.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 800 0.000128 2048 240 950 96320 25.7312 14.3626 372.662 415.73 828.63 828.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 940 0.000128 4096 280 3550 110880 38.1732 28.3873 2999.54 836.671 3902.91 3903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1970 0.000512 1024 480 550 33600 1.43926 1.66278 28.6319 91.341 123.146 123.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 440 3.2e-05 2048 92 5400 340480 411.244 106.282 1822.29 3080.26 5420.75 5421.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1020 6.4e-05 2048 380 1400 197120 68.6775 27.7012 1167.4 817.923 2081.9 2082.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1570 6.4e-05 512 330 400 259840 13.7149 6.6089 91.1171 204.622 316.262 316.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 980 0.000128 4096 250 1950 118720 37.6562 28.3771 1820.67 836.821 2723.64 2723.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 400 3.2e-05 2048 115 1000 197120 188.338 55.4824 991.559 1661.01 2896.59 2896.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1700 3.2e-05 1024 460 900 519680 56.093 26.6696 305.139 829.766 1217.87 1218.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1760 0.000512 4096 430 2200 33600 6.56438 102.465 208.274 317.347 317.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 800 0.000128 2048 240 960 98560 25.477 14.3698 391.623 415.697 847.305 847.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 940 0.000128 4096 280 3552 112000 38.1138 28.3871 2985.18 837.185 3889 3889.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1970 0.000512 1024 480 528 33600 1.44221 1.66118 27.8942 92.504 123.572 123.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 440 3.2e-05 2048 92 5376 340480 411.239 106.358 1798.31 3080.82 5397.37 5397.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1020 6.4e-05 2048 380 1392 197120 68.6583 27.9017 1174.67 822.613 2094.04 2094.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1570 6.4e-05 512 330 384 250880 14.2048 6.59456 84.9821 204.725 310.709 310.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 980 0.000128 4096 250 1968 118720 37.6897 28.3936 1817.02 837.232 2720.45 2720.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 400 3.2e-05 2048 115 1008 206080 185.91 55.4803 1073.09 1659.89 2974.57 2974.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1700 3.2e-05 1024 460 864 510720 57.0788 26.662 294.545 833.727 1212.2 1212.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1760 0.000512 4096 430 2208 33600 6.56179 101.466 208.471 316.541 316.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 800 0.000128 2048 240 960 100352 25.4177 14.3497 376.048 418.318 834.279 834.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 940 0.000128 4096 280 3552 112128 37.8681 28.3187 2947.83 836.334 3850.48 3850.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1970 0.000512 1024 480 544 34048 1.44122 1.67485 27.1136 91.6136 121.916 121.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 440 3.2e-05 2048 92 5376 360448 404.962 105.644 2190.87 3080.69 5782.81 5783.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1020 6.4e-05 2048 380 1408 204800 69.1443 28.3242 1179.49 836.017 2113.17 2113.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1570 6.4e-05 512 330 384 270336 13.7477 6.70544 100.905 209.143 330.707 330.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 980 0.000128 4096 250 1952 119808 37.4596 28.3205 1783.7 836.452 2686.04 2686.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 400 3.2e-05 2048 115 992 225280 183.77 55.9722 1096.78 1671.62 3008.35 3008.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1700 3.2e-05 1024 460 864 524288 56.2036 26.8837 320.559 848.923 1252.76 1252.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1760 0.000512 4096 430 2176 34048 6.61984 115.841 209.741 332.246 332.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 800 0.000128 2048 240 960 96000 25.3528 14.3401 526.582 413.397 979.815 979.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 940 0.000128 4096 280 3552 111360 37.76 28.338 1178.69 836.787 2081.71 2081.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1970 0.000512 1024 480 544 33600 1.43722 1.65888 37.3896 90.8785 131.435 131.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 440 3.2e-05 2048 92 5376 337920 420.037 106.954 3101.92 3134.74 6764.31 6764.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1020 6.4e-05 2048 380 1408 199680 68.5744 27.9638 1616.78 825.244 2538.76 2538.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1570 6.4e-05 512 330 384 261120 13.8201 6.62291 117.881 206.455 344.959 345.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 980 0.000128 4096 250 1952 119040 37.2774 28.3354 2506.02 836.961 3408.71 3408.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 400 3.2e-05 2048 115 992 215040 180.993 55.2182 1407.03 1651.49 3294.92 3295.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1700 3.2e-05 1024 460 864 506880 56.5236 26.4502 419.122 824.753 1327.05 1327.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1760 0.000512 4096 430 2176 33600 6.59872 172.391 209.034 388.067 388.122
