<!DOCTYPE html>
<html class="writer-html5" lang="en" >
<head>
  <meta charset="utf-8" /><meta name="generator" content="Docutils 0.18.1: http://docutils.sourceforge.net/" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>Configuration registers &mdash; Project Combine  documentation</title>
      <link rel="stylesheet" href="../../_static/pygments.css" type="text/css" />
      <link rel="stylesheet" href="../../_static/css/theme.css" type="text/css" />
      <link rel="stylesheet" href="../../_static/css/custom.css" type="text/css" />
  <!--[if lt IE 9]>
    <script src="../../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script src="../../_static/jquery.js?v=5d32c60e"></script>
        <script src="../../_static/_sphinx_javascript_frameworks_compat.js?v=2cd50e6c"></script>
        <script src="../../_static/documentation_options.js?v=5929fcd5"></script>
        <script src="../../_static/doctools.js?v=9a2dae69"></script>
        <script src="../../_static/sphinx_highlight.js?v=dc90522c"></script>
    <script src="../../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../../genindex.html" />
    <link rel="search" title="Search" href="../../search.html" />
    <link rel="next" title="SiliconBlue FPGAs" href="../../siliconblue/index.html" />
    <link rel="prev" title="GTZ transceivers" href="gtz.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >

          
          
          <a href="../../index.html" class="icon icon-home">
            Project Combine
          </a>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" aria-label="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <p class="caption" role="heading"><span class="caption-text">Contents:</span></p>
<ul class="current">
<li class="toctree-l1 current"><a class="reference internal" href="../index.html">Xilinx FPGAs</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="../xc2000/index.html">XC2000</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc3000/index.html">XC3000</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc3000a/index.html">XC3000A</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc4000/index.html">XC4000</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc4000a/index.html">XC4000A</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc4000h/index.html">XC4000H</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc4000e/index.html">XC4000E</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc4000ex/index.html">XC4000EX</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc4000xla/index.html">XC4000XLA</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc4000xv/index.html">XC4000XV</a></li>
<li class="toctree-l2"><a class="reference internal" href="../spartanxl/index.html">Spartan XL</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc5200/index.html">XC5200</a></li>
<li class="toctree-l2"><a class="reference internal" href="../virtex/index.html">Virtex</a></li>
<li class="toctree-l2"><a class="reference internal" href="../virtex2/index.html">Virtex 2</a></li>
<li class="toctree-l2"><a class="reference internal" href="../spartan3/index.html">Spartan 3</a></li>
<li class="toctree-l2"><a class="reference internal" href="../fpgacore/index.html">FPGAcore</a></li>
<li class="toctree-l2"><a class="reference internal" href="../spartan6/index.html">Spartan 6</a></li>
<li class="toctree-l2"><a class="reference internal" href="../virtex4/index.html">Virtex 4</a></li>
<li class="toctree-l2"><a class="reference internal" href="../virtex5/index.html">Virtex 5</a></li>
<li class="toctree-l2"><a class="reference internal" href="../virtex6/index.html">Virtex 6</a></li>
<li class="toctree-l2 current"><a class="reference internal" href="index.html">Virtex 7</a><ul class="current">
<li class="toctree-l3"><a class="reference internal" href="geometry.html">Device geometry</a></li>
<li class="toctree-l3"><a class="reference internal" href="interconnect.html">Interconnect</a></li>
<li class="toctree-l3"><a class="reference internal" href="clb.html">Configurable Logic Block</a></li>
<li class="toctree-l3"><a class="reference internal" href="bram.html">Block RAM</a></li>
<li class="toctree-l3"><a class="reference internal" href="dsp.html">DSP</a></li>
<li class="toctree-l3"><a class="reference internal" href="io.html">Input/Output</a></li>
<li class="toctree-l3"><a class="reference internal" href="center.html">Configuration Center</a></li>
<li class="toctree-l3"><a class="reference internal" href="clock.html">Clock interconnect</a></li>
<li class="toctree-l3"><a class="reference internal" href="cmt.html">Clock management tile</a></li>
<li class="toctree-l3"><a class="reference internal" href="pcie.html">PCI Express Gen2 cores</a></li>
<li class="toctree-l3"><a class="reference internal" href="pcie3.html">PCI Express Gen3 cores</a></li>
<li class="toctree-l3"><a class="reference internal" href="gtp.html">GTP transceivers</a></li>
<li class="toctree-l3"><a class="reference internal" href="gtx.html">GTX transceivers</a></li>
<li class="toctree-l3"><a class="reference internal" href="gth.html">GTH transceivers</a></li>
<li class="toctree-l3"><a class="reference internal" href="gtz.html">GTZ transceivers</a></li>
<li class="toctree-l3 current"><a class="current reference internal" href="#">Configuration registers</a><ul>
<li class="toctree-l4"><a class="reference internal" href="#cor"><code class="docutils literal notranslate"><span class="pre">COR</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#cor1"><code class="docutils literal notranslate"><span class="pre">COR1</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#ctl"><code class="docutils literal notranslate"><span class="pre">CTL</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#ctl1"><code class="docutils literal notranslate"><span class="pre">CTL1</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#bspi"><code class="docutils literal notranslate"><span class="pre">BSPI</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#wbstar"><code class="docutils literal notranslate"><span class="pre">WBSTAR</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#timer"><code class="docutils literal notranslate"><span class="pre">TIMER</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#testmode"><code class="docutils literal notranslate"><span class="pre">TESTMODE</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#trim0"><code class="docutils literal notranslate"><span class="pre">TRIM0</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#trim1"><code class="docutils literal notranslate"><span class="pre">TRIM1</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#trim2"><code class="docutils literal notranslate"><span class="pre">TRIM2</span></code></a></li>
</ul>
</li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../siliconblue/index.html">SiliconBlue FPGAs</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../xc9500/index.html">Xilinx XC9500, XC9500XL, XC9500XV CPLDs</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../xpla3/index.html">Xilinx XPLA3 CPLDs</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../coolrunner2/index.html">Xilinx Coolrunner II CPLDs</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../digilent/index.html">Digilent Adept Programmers</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../index.html">Project Combine</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../../index.html" class="icon icon-home" aria-label="Home"></a></li>
          <li class="breadcrumb-item"><a href="../index.html">Xilinx FPGAs</a></li>
          <li class="breadcrumb-item"><a href="index.html">Virtex 7</a></li>
      <li class="breadcrumb-item active">Configuration registers</li>
      <li class="wy-breadcrumbs-aside">
            <a href="../../_sources/xilinx/virtex7/config.rst.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="configuration-registers">
<span id="virtex7-config"></span><h1>Configuration registers<a class="headerlink" href="#configuration-registers" title="Link to this heading">ÔÉÅ</a></h1>
<div class="admonition-todo admonition" id="id1">
<p class="admonition-title">Todo</p>
<p>document</p>
</div>
<section id="cor">
<h2><code class="docutils literal notranslate"><span class="pre">COR</span></code><a class="headerlink" href="#cor" title="Link to this heading">ÔÉÅ</a></h2>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="2">REG.COR bittile 0</th></tr><tr><th rowspan="2">Row</th><th colspan="1">Column</th></tr><tr><th>0</th></tr>
<tr><td>0</td>
<td><a href="#bits-xc7v-REG.COR-STARTUP:GWE_CYCLE" title="STARTUP:GWE_CYCLE[0]">STARTUP:GWE_CYCLE[0]</a></td></tr>
<tr><td>1</td>
<td><a href="#bits-xc7v-REG.COR-STARTUP:GWE_CYCLE" title="STARTUP:GWE_CYCLE[1]">STARTUP:GWE_CYCLE[1]</a></td></tr>
<tr><td>2</td>
<td><a href="#bits-xc7v-REG.COR-STARTUP:GWE_CYCLE" title="STARTUP:GWE_CYCLE[2]">STARTUP:GWE_CYCLE[2]</a></td></tr>
<tr><td>3</td>
<td><a href="#bits-xc7v-REG.COR-STARTUP:GTS_CYCLE" title="STARTUP:GTS_CYCLE[0]">STARTUP:GTS_CYCLE[0]</a></td></tr>
<tr><td>4</td>
<td><a href="#bits-xc7v-REG.COR-STARTUP:GTS_CYCLE" title="STARTUP:GTS_CYCLE[1]">STARTUP:GTS_CYCLE[1]</a></td></tr>
<tr><td>5</td>
<td><a href="#bits-xc7v-REG.COR-STARTUP:GTS_CYCLE" title="STARTUP:GTS_CYCLE[2]">STARTUP:GTS_CYCLE[2]</a></td></tr>
<tr><td>6</td>
<td><a href="#bits-xc7v-REG.COR-STARTUP:LCK_CYCLE" title="STARTUP:LCK_CYCLE[0]">STARTUP:LCK_CYCLE[0]</a></td></tr>
<tr><td>7</td>
<td><a href="#bits-xc7v-REG.COR-STARTUP:LCK_CYCLE" title="STARTUP:LCK_CYCLE[1]">STARTUP:LCK_CYCLE[1]</a></td></tr>
<tr><td>8</td>
<td><a href="#bits-xc7v-REG.COR-STARTUP:LCK_CYCLE" title="STARTUP:LCK_CYCLE[2]">STARTUP:LCK_CYCLE[2]</a></td></tr>
<tr><td>9</td>
<td><a href="#bits-xc7v-REG.COR-STARTUP:MATCH_CYCLE" title="STARTUP:MATCH_CYCLE[0]">STARTUP:MATCH_CYCLE[0]</a></td></tr>
<tr><td>10</td>
<td><a href="#bits-xc7v-REG.COR-STARTUP:MATCH_CYCLE" title="STARTUP:MATCH_CYCLE[1]">STARTUP:MATCH_CYCLE[1]</a></td></tr>
<tr><td>11</td>
<td><a href="#bits-xc7v-REG.COR-STARTUP:MATCH_CYCLE" title="STARTUP:MATCH_CYCLE[2]">STARTUP:MATCH_CYCLE[2]</a></td></tr>
<tr><td>12</td>
<td><a href="#bits-xc7v-REG.COR-STARTUP:DONE_CYCLE" title="STARTUP:DONE_CYCLE[0]">STARTUP:DONE_CYCLE[0]</a></td></tr>
<tr><td>13</td>
<td><a href="#bits-xc7v-REG.COR-STARTUP:DONE_CYCLE" title="STARTUP:DONE_CYCLE[1]">STARTUP:DONE_CYCLE[1]</a></td></tr>
<tr><td>14</td>
<td><a href="#bits-xc7v-REG.COR-STARTUP:DONE_CYCLE" title="STARTUP:DONE_CYCLE[2]">STARTUP:DONE_CYCLE[2]</a></td></tr>
<tr><td>15</td>
<td><a href="#bits-xc7v-REG.COR-STARTUP:STARTUPCLK" title="STARTUP:STARTUPCLK[0]">STARTUP:STARTUPCLK[0]</a></td></tr>
<tr><td>16</td>
<td><a href="#bits-xc7v-REG.COR-STARTUP:STARTUPCLK" title="STARTUP:STARTUPCLK[1]">STARTUP:STARTUPCLK[1]</a></td></tr>
<tr><td>17</td>
<td><a href="#bits-xc7v-REG.COR-STARTUP:CONFIG_RATE" title="STARTUP:CONFIG_RATE[0]">STARTUP:CONFIG_RATE[0]</a></td></tr>
<tr><td>18</td>
<td><a href="#bits-xc7v-REG.COR-STARTUP:CONFIG_RATE" title="STARTUP:CONFIG_RATE[1]">STARTUP:CONFIG_RATE[1]</a></td></tr>
<tr><td>19</td>
<td><a href="#bits-xc7v-REG.COR-STARTUP:CONFIG_RATE" title="STARTUP:CONFIG_RATE[2]">STARTUP:CONFIG_RATE[2]</a></td></tr>
<tr><td>20</td>
<td><a href="#bits-xc7v-REG.COR-STARTUP:CONFIG_RATE" title="STARTUP:CONFIG_RATE[3]">STARTUP:CONFIG_RATE[3]</a></td></tr>
<tr><td>21</td>
<td><a href="#bits-xc7v-REG.COR-CAPTURE:EXTMASTERCCLK_DIV" title="CAPTURE:EXTMASTERCCLK_DIV[0]">CAPTURE:EXTMASTERCCLK_DIV[0]</a><br><a href="#bits-xc7v-REG.COR-STARTUP:CONFIG_RATE" title="STARTUP:CONFIG_RATE[4]">STARTUP:CONFIG_RATE[4]</a></td></tr>
<tr><td>22</td>
<td><a href="#bits-xc7v-REG.COR-CAPTURE:EXTMASTERCCLK_DIV" title="CAPTURE:EXTMASTERCCLK_DIV[1]">CAPTURE:EXTMASTERCCLK_DIV[1]</a><br><a href="#bits-xc7v-REG.COR-STARTUP:CONFIG_RATE" title="STARTUP:CONFIG_RATE[5]">STARTUP:CONFIG_RATE[5]</a></td></tr>
<tr><td>23</td>
<td><a href="#bits-xc7v-REG.COR-CAPTURE:ONESHOT" title="CAPTURE:ONESHOT">CAPTURE:ONESHOT</a></td></tr>
<tr><td>24</td>
<td><a href="#bits-xc7v-REG.COR-STARTUP:DRIVE_DONE" title="STARTUP:DRIVE_DONE">STARTUP:DRIVE_DONE</a></td></tr>
<tr><td>25</td>
<td><a href="#bits-xc7v-REG.COR-STARTUP:DONE_PIPE" title="STARTUP:DONE_PIPE">STARTUP:DONE_PIPE</a></td></tr>
<tr><td>26</td>
<td><a href="#bits-xc7v-REG.COR-CAPTURE:EXTMASTERCCLK_EN" title="CAPTURE:EXTMASTERCCLK_EN">CAPTURE:EXTMASTERCCLK_EN</a></td></tr>
<tr><td>27</td>
<td><a href="#bits-xc7v-REG.COR-STARTUP:DONE_SIGNALS_POWERDOWN" title="STARTUP:DONE_SIGNALS_POWERDOWN">STARTUP:DONE_SIGNALS_POWERDOWN</a></td></tr>
</table>
<div id="bits-xc7v-REG.COR-STARTUP:GTS_CYCLE"></div>
<div id="bits-xc7v-REG.COR-STARTUP:GWE_CYCLE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>STARTUP:GTS_CYCLE</th><th>[0, 0, 5]</th><th>[0, 0, 4]</th><th>[0, 0, 3]</th></tr>
<tr><th>STARTUP:GWE_CYCLE</th><th>[0, 0, 2]</th><th>[0, 0, 1]</th><th>[0, 0, 0]</th></tr>
<tr><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>2</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>3</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>4</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>5</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>6</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>DONE</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>KEEP</td><td>1</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc7v-REG.COR-STARTUP:LCK_CYCLE"></div>
<div id="bits-xc7v-REG.COR-STARTUP:MATCH_CYCLE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>STARTUP:LCK_CYCLE</th><th>[0, 0, 8]</th><th>[0, 0, 7]</th><th>[0, 0, 6]</th></tr>
<tr><th>STARTUP:MATCH_CYCLE</th><th>[0, 0, 11]</th><th>[0, 0, 10]</th><th>[0, 0, 9]</th></tr>
<tr><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>2</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>3</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>4</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>5</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>6</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>NOWAIT</td><td>1</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc7v-REG.COR-STARTUP:DONE_CYCLE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>STARTUP:DONE_CYCLE</th><th>[0, 0, 14]</th><th>[0, 0, 13]</th><th>[0, 0, 12]</th></tr>
<tr><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>2</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>3</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>4</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>5</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>6</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>KEEP</td><td>1</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc7v-REG.COR-STARTUP:STARTUPCLK"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>STARTUP:STARTUPCLK</th><th>[0, 0, 16]</th><th>[0, 0, 15]</th></tr>
<tr><td>CCLK</td><td>0</td><td>0</td></tr>
<tr><td>USERCLK</td><td>0</td><td>1</td></tr>
<tr><td>JTAGCLK</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc7v-REG.COR-STARTUP:CONFIG_RATE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>STARTUP:CONFIG_RATE</th><th>[0, 0, 22]</th><th>[0, 0, 21]</th><th>[0, 0, 20]</th><th>[0, 0, 19]</th><th>[0, 0, 18]</th><th>[0, 0, 17]</th></tr>
<tr><td>3</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>9</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>22</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>40</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>6</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>16</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>26</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>50</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>66</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>12</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>33</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
</table>
<div id="bits-xc7v-REG.COR-CAPTURE:EXTMASTERCCLK_DIV"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>CAPTURE:EXTMASTERCCLK_DIV</th><th>[0, 0, 22]</th><th>[0, 0, 21]</th></tr>
<tr><td>8</td><td>0</td><td>0</td></tr>
<tr><td>4</td><td>0</td><td>1</td></tr>
<tr><td>2</td><td>1</td><td>0</td></tr>
<tr><td>1</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc7v-REG.COR-CAPTURE:EXTMASTERCCLK_EN"></div>
<div id="bits-xc7v-REG.COR-CAPTURE:ONESHOT"></div>
<div id="bits-xc7v-REG.COR-STARTUP:DONE_PIPE"></div>
<div id="bits-xc7v-REG.COR-STARTUP:DONE_SIGNALS_POWERDOWN"></div>
<div id="bits-xc7v-REG.COR-STARTUP:DRIVE_DONE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>CAPTURE:EXTMASTERCCLK_EN</th><th>[0, 0, 26]</th></tr>
<tr><th>CAPTURE:ONESHOT</th><th>[0, 0, 23]</th></tr>
<tr><th>STARTUP:DONE_PIPE</th><th>[0, 0, 25]</th></tr>
<tr><th>STARTUP:DONE_SIGNALS_POWERDOWN</th><th>[0, 0, 27]</th></tr>
<tr><th>STARTUP:DRIVE_DONE</th><th>[0, 0, 24]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
</section>
<section id="cor1">
<h2><code class="docutils literal notranslate"><span class="pre">COR1</span></code><a class="headerlink" href="#cor1" title="Link to this heading">ÔÉÅ</a></h2>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="2">REG.COR1 bittile 0</th></tr><tr><th rowspan="2">Row</th><th colspan="1">Column</th></tr><tr><th>0</th></tr>
<tr><td>0</td>
<td><a href="#bits-xc7v-REG.COR1-MISC:BPI_PAGE_SIZE" title="MISC:BPI_PAGE_SIZE[0]">MISC:BPI_PAGE_SIZE[0]</a></td></tr>
<tr><td>1</td>
<td><a href="#bits-xc7v-REG.COR1-MISC:BPI_PAGE_SIZE" title="MISC:BPI_PAGE_SIZE[1]">MISC:BPI_PAGE_SIZE[1]</a></td></tr>
<tr><td>2</td>
<td><a href="#bits-xc7v-REG.COR1-MISC:BPI_1ST_READ_CYCLE" title="MISC:BPI_1ST_READ_CYCLE[0]">MISC:BPI_1ST_READ_CYCLE[0]</a></td></tr>
<tr><td>3</td>
<td><a href="#bits-xc7v-REG.COR1-MISC:BPI_1ST_READ_CYCLE" title="MISC:BPI_1ST_READ_CYCLE[1]">MISC:BPI_1ST_READ_CYCLE[1]</a></td></tr>
<tr><td>4</td>
<td>-</td></tr>
<tr><td>5</td>
<td>-</td></tr>
<tr><td>6</td>
<td><a href="#bits-xc7v-REG.COR1-MISC:POST_CRC_RECONFIG" title="MISC:POST_CRC_RECONFIG">MISC:POST_CRC_RECONFIG</a></td></tr>
<tr><td>7</td>
<td><a href="#bits-xc7v-REG.COR1-MISC:POST_CRC_SEL" title="MISC:POST_CRC_SEL">MISC:POST_CRC_SEL</a></td></tr>
<tr><td>8</td>
<td><a href="#bits-xc7v-REG.COR1-MISC:POST_CRC_EN" title="MISC:POST_CRC_EN">MISC:POST_CRC_EN</a></td></tr>
<tr><td>9</td>
<td><a href="#bits-xc7v-REG.COR1-MISC:POST_CRC_INIT_FLAG" title="~MISC:POST_CRC_INIT_FLAG">~MISC:POST_CRC_INIT_FLAG</a></td></tr>
<tr><td>10</td>
<td><a href="#bits-xc7v-REG.COR1-MISC:TRIM_REG" title="MISC:TRIM_REG[0]">MISC:TRIM_REG[0]</a></td></tr>
<tr><td>11</td>
<td><a href="#bits-xc7v-REG.COR1-MISC:TRIM_REG" title="MISC:TRIM_REG[1]">MISC:TRIM_REG[1]</a></td></tr>
<tr><td>12</td>
<td><a href="#bits-xc7v-REG.COR1-MISC:TRIM_BITSTREAM" title="MISC:TRIM_BITSTREAM">MISC:TRIM_BITSTREAM</a></td></tr>
<tr><td>13</td>
<td>-</td></tr>
<tr><td>14</td>
<td>-</td></tr>
<tr><td>15</td>
<td><a href="#bits-xc7v-REG.COR1-MISC:POST_CRC_KEEP" title="~MISC:POST_CRC_KEEP">~MISC:POST_CRC_KEEP</a></td></tr>
<tr><td>16</td>
<td><a href="#bits-xc7v-REG.COR1-MISC:POST_CRC_CORRECT" title="MISC:POST_CRC_CORRECT">MISC:POST_CRC_CORRECT</a></td></tr>
<tr><td>17</td>
<td><a href="#bits-xc7v-REG.COR1-MISC:PERSIST_DEASSERT_AT_DESYNC" title="MISC:PERSIST_DEASSERT_AT_DESYNC">MISC:PERSIST_DEASSERT_AT_DESYNC</a></td></tr>
<tr><td>18</td>
<td>-</td></tr>
<tr><td>19</td>
<td>-</td></tr>
<tr><td>20</td>
<td>-</td></tr>
<tr><td>21</td>
<td><a href="#bits-xc7v-REG.COR1-MISC:CFG_IO_ACCESS_TDO" title="MISC:CFG_IO_ACCESS_TDO">MISC:CFG_IO_ACCESS_TDO</a></td></tr>
<tr><td>22</td>
<td>-</td></tr>
<tr><td>23</td>
<td>-</td></tr>
<tr><td>24</td>
<td>-</td></tr>
<tr><td>25</td>
<td>-</td></tr>
<tr><td>26</td>
<td><a href="#bits-xc7v-REG.COR1-MISC:POST_CRC_CLK" title="MISC:POST_CRC_CLK">MISC:POST_CRC_CLK</a></td></tr>
<tr><td>27</td>
<td><a href="#bits-xc7v-REG.COR1-MISC:POST_CRC_FREQ" title="MISC:POST_CRC_FREQ[0]">MISC:POST_CRC_FREQ[0]</a></td></tr>
<tr><td>28</td>
<td><a href="#bits-xc7v-REG.COR1-MISC:POST_CRC_FREQ" title="MISC:POST_CRC_FREQ[1]">MISC:POST_CRC_FREQ[1]</a></td></tr>
<tr><td>29</td>
<td><a href="#bits-xc7v-REG.COR1-MISC:POST_CRC_FREQ" title="MISC:POST_CRC_FREQ[2]">MISC:POST_CRC_FREQ[2]</a></td></tr>
<tr><td>30</td>
<td>-</td></tr>
<tr><td>31</td>
<td><a href="#bits-xc7v-REG.COR1-MISC:SYSMON_PARTIAL_RECONFIG" title="MISC:SYSMON_PARTIAL_RECONFIG">MISC:SYSMON_PARTIAL_RECONFIG</a></td></tr>
</table>
<div id="bits-xc7v-REG.COR1-MISC:BPI_PAGE_SIZE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>MISC:BPI_PAGE_SIZE</th><th>[0, 0, 1]</th><th>[0, 0, 0]</th></tr>
<tr><td>1</td><td>0</td><td>0</td></tr>
<tr><td>4</td><td>0</td><td>1</td></tr>
<tr><td>8</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc7v-REG.COR1-MISC:BPI_1ST_READ_CYCLE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>MISC:BPI_1ST_READ_CYCLE</th><th>[0, 0, 3]</th><th>[0, 0, 2]</th></tr>
<tr><td>1</td><td>0</td><td>0</td></tr>
<tr><td>2</td><td>0</td><td>1</td></tr>
<tr><td>3</td><td>1</td><td>0</td></tr>
<tr><td>4</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc7v-REG.COR1-MISC:CFG_IO_ACCESS_TDO"></div>
<div id="bits-xc7v-REG.COR1-MISC:PERSIST_DEASSERT_AT_DESYNC"></div>
<div id="bits-xc7v-REG.COR1-MISC:POST_CRC_CORRECT"></div>
<div id="bits-xc7v-REG.COR1-MISC:POST_CRC_EN"></div>
<div id="bits-xc7v-REG.COR1-MISC:POST_CRC_RECONFIG"></div>
<div id="bits-xc7v-REG.COR1-MISC:POST_CRC_SEL"></div>
<div id="bits-xc7v-REG.COR1-MISC:SYSMON_PARTIAL_RECONFIG"></div>
<div id="bits-xc7v-REG.COR1-MISC:TRIM_BITSTREAM"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>MISC:CFG_IO_ACCESS_TDO</th><th>[0, 0, 21]</th></tr>
<tr><th>MISC:PERSIST_DEASSERT_AT_DESYNC</th><th>[0, 0, 17]</th></tr>
<tr><th>MISC:POST_CRC_CORRECT</th><th>[0, 0, 16]</th></tr>
<tr><th>MISC:POST_CRC_EN</th><th>[0, 0, 8]</th></tr>
<tr><th>MISC:POST_CRC_RECONFIG</th><th>[0, 0, 6]</th></tr>
<tr><th>MISC:POST_CRC_SEL</th><th>[0, 0, 7]</th></tr>
<tr><th>MISC:SYSMON_PARTIAL_RECONFIG</th><th>[0, 0, 31]</th></tr>
<tr><th>MISC:TRIM_BITSTREAM</th><th>[0, 0, 12]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc7v-REG.COR1-MISC:POST_CRC_INIT_FLAG"></div>
<div id="bits-xc7v-REG.COR1-MISC:POST_CRC_KEEP"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>MISC:POST_CRC_INIT_FLAG</th><th>[0, 0, 9]</th></tr>
<tr><th>MISC:POST_CRC_KEEP</th><th>[0, 0, 15]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc7v-REG.COR1-MISC:TRIM_REG"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>MISC:TRIM_REG</th><th>[0, 0, 11]</th><th>[0, 0, 10]</th></tr>
<tr><td>Non-inverted</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc7v-REG.COR1-MISC:POST_CRC_CLK"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>MISC:POST_CRC_CLK</th><th>[0, 0, 26]</th></tr>
<tr><td>CFG_CLK</td><td>0</td></tr>
<tr><td>INTERNAL</td><td>1</td></tr>
</table>
<div id="bits-xc7v-REG.COR1-MISC:POST_CRC_FREQ"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>MISC:POST_CRC_FREQ</th><th>[0, 0, 29]</th><th>[0, 0, 28]</th><th>[0, 0, 27]</th></tr>
<tr><td>50</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>25</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>13</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>6</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>3</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>2</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>1</td><td>1</td><td>1</td><td>0</td></tr>
</table>
</section>
<section id="ctl">
<h2><code class="docutils literal notranslate"><span class="pre">CTL</span></code><a class="headerlink" href="#ctl" title="Link to this heading">ÔÉÅ</a></h2>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="2">REG.CTL bittile 0</th></tr><tr><th rowspan="2">Row</th><th colspan="1">Column</th></tr><tr><th>0</th></tr>
<tr><td>0</td>
<td><a href="#bits-xc7v-REG.CTL-MISC:GTS_USR_B" title="MISC:GTS_USR_B">MISC:GTS_USR_B</a></td></tr>
<tr><td>1</td>
<td>-</td></tr>
<tr><td>2</td>
<td>-</td></tr>
<tr><td>3</td>
<td><a href="#bits-xc7v-REG.CTL-MISC:PERSIST" title="MISC:PERSIST">MISC:PERSIST</a></td></tr>
<tr><td>4</td>
<td><a href="#bits-xc7v-REG.CTL-MISC:SECURITY" title="MISC:SECURITY[0]">MISC:SECURITY[0]</a></td></tr>
<tr><td>5</td>
<td><a href="#bits-xc7v-REG.CTL-MISC:SECURITY" title="MISC:SECURITY[1]">MISC:SECURITY[1]</a></td></tr>
<tr><td>6</td>
<td><a href="#bits-xc7v-REG.CTL-MISC:ENCRYPT" title="MISC:ENCRYPT">MISC:ENCRYPT</a></td></tr>
<tr><td>7</td>
<td><a href="#bits-xc7v-REG.CTL-FRAME_ECC:FARSRC" title="FRAME_ECC:FARSRC">FRAME_ECC:FARSRC</a></td></tr>
<tr><td>8</td>
<td><a href="#bits-xc7v-REG.CTL-MISC:GLUTMASK" title="~MISC:GLUTMASK">~MISC:GLUTMASK</a></td></tr>
<tr><td>9</td>
<td><a href="#bits-xc7v-REG.CTL-MISC:SELECTMAP_ABORT" title="~MISC:SELECTMAP_ABORT">~MISC:SELECTMAP_ABORT</a></td></tr>
<tr><td>10</td>
<td><a href="#bits-xc7v-REG.CTL-MISC:CONFIG_FALLBACK" title="~MISC:CONFIG_FALLBACK">~MISC:CONFIG_FALLBACK</a></td></tr>
<tr><td>11</td>
<td><a href="#bits-xc7v-REG.CTL-MISC:SEC_ERROR" title="MISC:SEC_ERROR">MISC:SEC_ERROR</a></td></tr>
<tr><td>12</td>
<td><a href="#bits-xc7v-REG.CTL-MISC:OVERTEMP_POWERDOWN" title="MISC:OVERTEMP_POWERDOWN">MISC:OVERTEMP_POWERDOWN</a></td></tr>
<tr><td>13</td>
<td><a href="#bits-xc7v-REG.CTL-MISC:INIT_SIGNALS_ERROR" title="~MISC:INIT_SIGNALS_ERROR">~MISC:INIT_SIGNALS_ERROR</a></td></tr>
<tr><td>14</td>
<td><a href="#bits-xc7v-REG.CTL-MISC:SEC_STATUS" title="MISC:SEC_STATUS">MISC:SEC_STATUS</a></td></tr>
<tr><td>15</td>
<td>-</td></tr>
<tr><td>16</td>
<td>-</td></tr>
<tr><td>17</td>
<td>-</td></tr>
<tr><td>18</td>
<td>-</td></tr>
<tr><td>19</td>
<td>-</td></tr>
<tr><td>20</td>
<td>-</td></tr>
<tr><td>21</td>
<td>-</td></tr>
<tr><td>22</td>
<td>-</td></tr>
<tr><td>23</td>
<td>-</td></tr>
<tr><td>24</td>
<td>-</td></tr>
<tr><td>25</td>
<td>-</td></tr>
<tr><td>26</td>
<td>-</td></tr>
<tr><td>27</td>
<td>-</td></tr>
<tr><td>28</td>
<td>-</td></tr>
<tr><td>29</td>
<td><a href="#bits-xc7v-REG.CTL-MISC:SEC_ALL" title="MISC:SEC_ALL">MISC:SEC_ALL</a></td></tr>
<tr><td>30</td>
<td><a href="#bits-xc7v-REG.CTL-MISC:ICAP_SELECT" title="MISC:ICAP_SELECT">MISC:ICAP_SELECT</a></td></tr>
<tr><td>31</td>
<td><a href="#bits-xc7v-REG.CTL-MISC:ENCRYPT_KEY_SELECT" title="MISC:ENCRYPT_KEY_SELECT">MISC:ENCRYPT_KEY_SELECT</a></td></tr>
</table>
<div id="bits-xc7v-REG.CTL-MISC:ENCRYPT"></div>
<div id="bits-xc7v-REG.CTL-MISC:GTS_USR_B"></div>
<div id="bits-xc7v-REG.CTL-MISC:OVERTEMP_POWERDOWN"></div>
<div id="bits-xc7v-REG.CTL-MISC:PERSIST"></div>
<div id="bits-xc7v-REG.CTL-MISC:SEC_ALL"></div>
<div id="bits-xc7v-REG.CTL-MISC:SEC_ERROR"></div>
<div id="bits-xc7v-REG.CTL-MISC:SEC_STATUS"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>MISC:ENCRYPT</th><th>[0, 0, 6]</th></tr>
<tr><th>MISC:GTS_USR_B</th><th>[0, 0, 0]</th></tr>
<tr><th>MISC:OVERTEMP_POWERDOWN</th><th>[0, 0, 12]</th></tr>
<tr><th>MISC:PERSIST</th><th>[0, 0, 3]</th></tr>
<tr><th>MISC:SEC_ALL</th><th>[0, 0, 29]</th></tr>
<tr><th>MISC:SEC_ERROR</th><th>[0, 0, 11]</th></tr>
<tr><th>MISC:SEC_STATUS</th><th>[0, 0, 14]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc7v-REG.CTL-MISC:SECURITY"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>MISC:SECURITY</th><th>[0, 0, 5]</th><th>[0, 0, 4]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td></tr>
<tr><td>LEVEL1</td><td>0</td><td>1</td></tr>
<tr><td>LEVEL2</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc7v-REG.CTL-FRAME_ECC:FARSRC"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>FRAME_ECC:FARSRC</th><th>[0, 0, 7]</th></tr>
<tr><td>EFAR</td><td>0</td></tr>
<tr><td>FAR</td><td>1</td></tr>
</table>
<div id="bits-xc7v-REG.CTL-MISC:CONFIG_FALLBACK"></div>
<div id="bits-xc7v-REG.CTL-MISC:GLUTMASK"></div>
<div id="bits-xc7v-REG.CTL-MISC:INIT_SIGNALS_ERROR"></div>
<div id="bits-xc7v-REG.CTL-MISC:SELECTMAP_ABORT"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>MISC:CONFIG_FALLBACK</th><th>[0, 0, 10]</th></tr>
<tr><th>MISC:GLUTMASK</th><th>[0, 0, 8]</th></tr>
<tr><th>MISC:INIT_SIGNALS_ERROR</th><th>[0, 0, 13]</th></tr>
<tr><th>MISC:SELECTMAP_ABORT</th><th>[0, 0, 9]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc7v-REG.CTL-MISC:ICAP_SELECT"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>MISC:ICAP_SELECT</th><th>[0, 0, 30]</th></tr>
<tr><td>TOP</td><td>0</td></tr>
<tr><td>BOTTOM</td><td>1</td></tr>
</table>
<div id="bits-xc7v-REG.CTL-MISC:ENCRYPT_KEY_SELECT"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>MISC:ENCRYPT_KEY_SELECT</th><th>[0, 0, 31]</th></tr>
<tr><td>BBRAM</td><td>0</td></tr>
<tr><td>EFUSE</td><td>1</td></tr>
</table>
</section>
<section id="ctl1">
<h2><code class="docutils literal notranslate"><span class="pre">CTL1</span></code><a class="headerlink" href="#ctl1" title="Link to this heading">ÔÉÅ</a></h2>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="2">REG.CTL1 bittile 0</th></tr><tr><th rowspan="2">Row</th><th colspan="1">Column</th></tr><tr><th>0</th></tr>
<tr><td>0</td>
<td><a href="#bits-xc7v-REG.CTL1-MISC:MODE_PIN_TEST" title="MISC:MODE_PIN_TEST[0]">MISC:MODE_PIN_TEST[0]</a></td></tr>
<tr><td>1</td>
<td><a href="#bits-xc7v-REG.CTL1-MISC:MODE_PIN_TEST" title="MISC:MODE_PIN_TEST[1]">MISC:MODE_PIN_TEST[1]</a></td></tr>
<tr><td>2</td>
<td><a href="#bits-xc7v-REG.CTL1-MISC:DIS_VGG_REG" title="MISC:DIS_VGG_REG">MISC:DIS_VGG_REG</a></td></tr>
<tr><td>3</td>
<td><a href="#bits-xc7v-REG.CTL1-MISC:ENABLE_VGG_CLAMP" title="MISC:ENABLE_VGG_CLAMP">MISC:ENABLE_VGG_CLAMP</a></td></tr>
<tr><td>4</td>
<td><a href="#bits-xc7v-REG.CTL1-MISC:VGG_POS_GAIN_SEL" title="MISC:VGG_POS_GAIN_SEL">MISC:VGG_POS_GAIN_SEL</a></td></tr>
<tr><td>5</td>
<td>-</td></tr>
<tr><td>6</td>
<td><a href="#bits-xc7v-REG.CTL1-MISC:VGG_NEG_GAIN_SEL" title="MISC:VGG_NEG_GAIN_SEL[0]">MISC:VGG_NEG_GAIN_SEL[0]</a></td></tr>
<tr><td>7</td>
<td><a href="#bits-xc7v-REG.CTL1-MISC:VGG_NEG_GAIN_SEL" title="MISC:VGG_NEG_GAIN_SEL[1]">MISC:VGG_NEG_GAIN_SEL[1]</a></td></tr>
<tr><td>8</td>
<td><a href="#bits-xc7v-REG.CTL1-MISC:VGG_NEG_GAIN_SEL" title="MISC:VGG_NEG_GAIN_SEL[2]">MISC:VGG_NEG_GAIN_SEL[2]</a></td></tr>
<tr><td>9</td>
<td><a href="#bits-xc7v-REG.CTL1-MISC:VGG_NEG_GAIN_SEL" title="MISC:VGG_NEG_GAIN_SEL[3]">MISC:VGG_NEG_GAIN_SEL[3]</a></td></tr>
<tr><td>10</td>
<td><a href="#bits-xc7v-REG.CTL1-MISC:VGG_NEG_GAIN_SEL" title="MISC:VGG_NEG_GAIN_SEL[4]">MISC:VGG_NEG_GAIN_SEL[4]</a></td></tr>
<tr><td>11</td>
<td>-</td></tr>
<tr><td>12</td>
<td>-</td></tr>
<tr><td>13</td>
<td><a href="#bits-xc7v-REG.CTL1-MISC:VGG_SEL" title="MISC:VGG_SEL[0]">MISC:VGG_SEL[0]</a></td></tr>
<tr><td>14</td>
<td><a href="#bits-xc7v-REG.CTL1-MISC:VGG_SEL" title="MISC:VGG_SEL[1]">MISC:VGG_SEL[1]</a></td></tr>
<tr><td>15</td>
<td><a href="#bits-xc7v-REG.CTL1-MISC:VGG_SEL" title="MISC:VGG_SEL[2]">MISC:VGG_SEL[2]</a></td></tr>
<tr><td>16</td>
<td><a href="#bits-xc7v-REG.CTL1-MISC:VGG_SEL" title="MISC:VGG_SEL[3]">MISC:VGG_SEL[3]</a></td></tr>
<tr><td>17</td>
<td><a href="#bits-xc7v-REG.CTL1-MISC:VGG_SEL" title="MISC:VGG_SEL[4]">MISC:VGG_SEL[4]</a></td></tr>
<tr><td>18</td>
<td>-</td></tr>
<tr><td>19</td>
<td>-</td></tr>
<tr><td>20</td>
<td><a href="#bits-xc7v-REG.CTL1-MISC:ICAP_ENCRYPTION" title="MISC:ICAP_ENCRYPTION">MISC:ICAP_ENCRYPTION</a></td></tr>
</table>
<div id="bits-xc7v-REG.CTL1-MISC:MODE_PIN_TEST"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>MISC:MODE_PIN_TEST</th><th>[0, 0, 1]</th><th>[0, 0, 0]</th></tr>
<tr><td>DISABLE</td><td>0</td><td>0</td></tr>
<tr><td>TEST0</td><td>0</td><td>1</td></tr>
<tr><td>TEST1</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc7v-REG.CTL1-MISC:DIS_VGG_REG"></div>
<div id="bits-xc7v-REG.CTL1-MISC:ENABLE_VGG_CLAMP"></div>
<div id="bits-xc7v-REG.CTL1-MISC:ICAP_ENCRYPTION"></div>
<div id="bits-xc7v-REG.CTL1-MISC:VGG_POS_GAIN_SEL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>MISC:DIS_VGG_REG</th><th>[0, 0, 2]</th></tr>
<tr><th>MISC:ENABLE_VGG_CLAMP</th><th>[0, 0, 3]</th></tr>
<tr><th>MISC:ICAP_ENCRYPTION</th><th>[0, 0, 20]</th></tr>
<tr><th>MISC:VGG_POS_GAIN_SEL</th><th>[0, 0, 4]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc7v-REG.CTL1-MISC:VGG_NEG_GAIN_SEL"></div>
<div id="bits-xc7v-REG.CTL1-MISC:VGG_SEL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>MISC:VGG_NEG_GAIN_SEL</th><th>[0, 0, 10]</th><th>[0, 0, 9]</th><th>[0, 0, 8]</th><th>[0, 0, 7]</th><th>[0, 0, 6]</th></tr>
<tr><th>MISC:VGG_SEL</th><th>[0, 0, 17]</th><th>[0, 0, 16]</th><th>[0, 0, 15]</th><th>[0, 0, 14]</th><th>[0, 0, 13]</th></tr>
<tr><td>Non-inverted</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
</section>
<section id="bspi">
<h2><code class="docutils literal notranslate"><span class="pre">BSPI</span></code><a class="headerlink" href="#bspi" title="Link to this heading">ÔÉÅ</a></h2>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="2">REG.BSPI bittile 0</th></tr><tr><th rowspan="2">Row</th><th colspan="1">Column</th></tr><tr><th>0</th></tr>
<tr><td>0</td>
<td><a href="#bits-xc7v-REG.BSPI-MISC:SPI_OPCODE" title="MISC:SPI_OPCODE[0]">MISC:SPI_OPCODE[0]</a></td></tr>
<tr><td>1</td>
<td><a href="#bits-xc7v-REG.BSPI-MISC:SPI_OPCODE" title="MISC:SPI_OPCODE[1]">MISC:SPI_OPCODE[1]</a></td></tr>
<tr><td>2</td>
<td><a href="#bits-xc7v-REG.BSPI-MISC:SPI_OPCODE" title="MISC:SPI_OPCODE[2]">MISC:SPI_OPCODE[2]</a></td></tr>
<tr><td>3</td>
<td><a href="#bits-xc7v-REG.BSPI-MISC:SPI_OPCODE" title="MISC:SPI_OPCODE[3]">MISC:SPI_OPCODE[3]</a></td></tr>
<tr><td>4</td>
<td><a href="#bits-xc7v-REG.BSPI-MISC:SPI_OPCODE" title="MISC:SPI_OPCODE[4]">MISC:SPI_OPCODE[4]</a></td></tr>
<tr><td>5</td>
<td><a href="#bits-xc7v-REG.BSPI-MISC:SPI_OPCODE" title="MISC:SPI_OPCODE[5]">MISC:SPI_OPCODE[5]</a></td></tr>
<tr><td>6</td>
<td><a href="#bits-xc7v-REG.BSPI-MISC:SPI_OPCODE" title="MISC:SPI_OPCODE[6]">MISC:SPI_OPCODE[6]</a></td></tr>
<tr><td>7</td>
<td><a href="#bits-xc7v-REG.BSPI-MISC:SPI_OPCODE" title="MISC:SPI_OPCODE[7]">MISC:SPI_OPCODE[7]</a></td></tr>
<tr><td>8</td>
<td><a href="#bits-xc7v-REG.BSPI-MISC:SPI_BUSWIDTH" title="MISC:SPI_BUSWIDTH[0]">MISC:SPI_BUSWIDTH[0]</a></td></tr>
<tr><td>9</td>
<td><a href="#bits-xc7v-REG.BSPI-MISC:SPI_BUSWIDTH" title="MISC:SPI_BUSWIDTH[1]">MISC:SPI_BUSWIDTH[1]</a></td></tr>
<tr><td>10</td>
<td>-</td></tr>
<tr><td>11</td>
<td>-</td></tr>
<tr><td>12</td>
<td><a href="#bits-xc7v-REG.BSPI-MISC:BPI_SYNC_MODE" title="MISC:BPI_SYNC_MODE[0]">MISC:BPI_SYNC_MODE[0]</a></td></tr>
<tr><td>13</td>
<td><a href="#bits-xc7v-REG.BSPI-MISC:BPI_SYNC_MODE" title="MISC:BPI_SYNC_MODE[1]">MISC:BPI_SYNC_MODE[1]</a></td></tr>
<tr><td>14</td>
<td><a href="#bits-xc7v-REG.BSPI-MISC:BPI_SYNC_MODE" title="MISC:BPI_SYNC_MODE[2]">MISC:BPI_SYNC_MODE[2]</a></td></tr>
<tr><td>15</td>
<td><a href="#bits-xc7v-REG.BSPI-MISC:BPI_SYNC_MODE" title="MISC:BPI_SYNC_MODE[3]">MISC:BPI_SYNC_MODE[3]</a></td></tr>
<tr><td>16</td>
<td><a href="#bits-xc7v-REG.BSPI-MISC:BPI_SYNC_MODE" title="MISC:BPI_SYNC_MODE[4]">MISC:BPI_SYNC_MODE[4]</a></td></tr>
<tr><td>17</td>
<td><a href="#bits-xc7v-REG.BSPI-MISC:BPI_SYNC_MODE" title="MISC:BPI_SYNC_MODE[5]">MISC:BPI_SYNC_MODE[5]</a></td></tr>
<tr><td>18</td>
<td><a href="#bits-xc7v-REG.BSPI-MISC:BPI_SYNC_MODE" title="MISC:BPI_SYNC_MODE[6]">MISC:BPI_SYNC_MODE[6]</a></td></tr>
<tr><td>19</td>
<td><a href="#bits-xc7v-REG.BSPI-MISC:BPI_SYNC_MODE" title="MISC:BPI_SYNC_MODE[7]">MISC:BPI_SYNC_MODE[7]</a></td></tr>
<tr><td>20</td>
<td><a href="#bits-xc7v-REG.BSPI-MISC:BPI_SYNC_MODE" title="MISC:BPI_SYNC_MODE[8]">MISC:BPI_SYNC_MODE[8]</a></td></tr>
<tr><td>21</td>
<td><a href="#bits-xc7v-REG.BSPI-MISC:BPI_SYNC_MODE" title="MISC:BPI_SYNC_MODE[9]">MISC:BPI_SYNC_MODE[9]</a></td></tr>
<tr><td>22</td>
<td><a href="#bits-xc7v-REG.BSPI-MISC:BPI_SYNC_MODE" title="MISC:BPI_SYNC_MODE[10]">MISC:BPI_SYNC_MODE[10]</a></td></tr>
<tr><td>23</td>
<td><a href="#bits-xc7v-REG.BSPI-MISC:BPI_SYNC_MODE" title="MISC:BPI_SYNC_MODE[11]">MISC:BPI_SYNC_MODE[11]</a></td></tr>
<tr><td>24</td>
<td><a href="#bits-xc7v-REG.BSPI-MISC:BPI_SYNC_MODE" title="MISC:BPI_SYNC_MODE[12]">MISC:BPI_SYNC_MODE[12]</a></td></tr>
<tr><td>25</td>
<td><a href="#bits-xc7v-REG.BSPI-MISC:BPI_SYNC_MODE" title="MISC:BPI_SYNC_MODE[13]">MISC:BPI_SYNC_MODE[13]</a></td></tr>
<tr><td>26</td>
<td><a href="#bits-xc7v-REG.BSPI-MISC:BPI_SYNC_MODE" title="MISC:BPI_SYNC_MODE[14]">MISC:BPI_SYNC_MODE[14]</a></td></tr>
<tr><td>27</td>
<td><a href="#bits-xc7v-REG.BSPI-MISC:BPI_SYNC_MODE" title="MISC:BPI_SYNC_MODE[15]">MISC:BPI_SYNC_MODE[15]</a></td></tr>
</table>
<div id="bits-xc7v-REG.BSPI-MISC:SPI_OPCODE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>MISC:SPI_OPCODE</th><th>[0, 0, 7]</th><th>[0, 0, 6]</th><th>[0, 0, 5]</th><th>[0, 0, 4]</th><th>[0, 0, 3]</th><th>[0, 0, 2]</th><th>[0, 0, 1]</th><th>[0, 0, 0]</th></tr>
<tr><td>Non-inverted</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc7v-REG.BSPI-MISC:SPI_BUSWIDTH"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>MISC:SPI_BUSWIDTH</th><th>[0, 0, 9]</th><th>[0, 0, 8]</th></tr>
<tr><td>1</td><td>0</td><td>0</td></tr>
<tr><td>2</td><td>0</td><td>1</td></tr>
<tr><td>4</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc7v-REG.BSPI-MISC:BPI_SYNC_MODE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>MISC:BPI_SYNC_MODE</th><th>[0, 0, 27]</th><th>[0, 0, 26]</th><th>[0, 0, 25]</th><th>[0, 0, 24]</th><th>[0, 0, 23]</th><th>[0, 0, 22]</th><th>[0, 0, 21]</th><th>[0, 0, 20]</th><th>[0, 0, 19]</th><th>[0, 0, 18]</th><th>[0, 0, 17]</th><th>[0, 0, 16]</th><th>[0, 0, 15]</th><th>[0, 0, 14]</th><th>[0, 0, 13]</th><th>[0, 0, 12]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>TYPE2</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>TYPE1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
</table>
</section>
<section id="wbstar">
<h2><code class="docutils literal notranslate"><span class="pre">WBSTAR</span></code><a class="headerlink" href="#wbstar" title="Link to this heading">ÔÉÅ</a></h2>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="2">REG.WBSTAR bittile 0</th></tr><tr><th rowspan="2">Row</th><th colspan="1">Column</th></tr><tr><th>0</th></tr>
<tr><td>0</td>
<td><a href="#bits-xc7v-REG.WBSTAR-MISC:NEXT_CONFIG_ADDR" title="MISC:NEXT_CONFIG_ADDR[0]">MISC:NEXT_CONFIG_ADDR[0]</a></td></tr>
<tr><td>1</td>
<td><a href="#bits-xc7v-REG.WBSTAR-MISC:NEXT_CONFIG_ADDR" title="MISC:NEXT_CONFIG_ADDR[1]">MISC:NEXT_CONFIG_ADDR[1]</a></td></tr>
<tr><td>2</td>
<td><a href="#bits-xc7v-REG.WBSTAR-MISC:NEXT_CONFIG_ADDR" title="MISC:NEXT_CONFIG_ADDR[2]">MISC:NEXT_CONFIG_ADDR[2]</a></td></tr>
<tr><td>3</td>
<td><a href="#bits-xc7v-REG.WBSTAR-MISC:NEXT_CONFIG_ADDR" title="MISC:NEXT_CONFIG_ADDR[3]">MISC:NEXT_CONFIG_ADDR[3]</a></td></tr>
<tr><td>4</td>
<td><a href="#bits-xc7v-REG.WBSTAR-MISC:NEXT_CONFIG_ADDR" title="MISC:NEXT_CONFIG_ADDR[4]">MISC:NEXT_CONFIG_ADDR[4]</a></td></tr>
<tr><td>5</td>
<td><a href="#bits-xc7v-REG.WBSTAR-MISC:NEXT_CONFIG_ADDR" title="MISC:NEXT_CONFIG_ADDR[5]">MISC:NEXT_CONFIG_ADDR[5]</a></td></tr>
<tr><td>6</td>
<td><a href="#bits-xc7v-REG.WBSTAR-MISC:NEXT_CONFIG_ADDR" title="MISC:NEXT_CONFIG_ADDR[6]">MISC:NEXT_CONFIG_ADDR[6]</a></td></tr>
<tr><td>7</td>
<td><a href="#bits-xc7v-REG.WBSTAR-MISC:NEXT_CONFIG_ADDR" title="MISC:NEXT_CONFIG_ADDR[7]">MISC:NEXT_CONFIG_ADDR[7]</a></td></tr>
<tr><td>8</td>
<td><a href="#bits-xc7v-REG.WBSTAR-MISC:NEXT_CONFIG_ADDR" title="MISC:NEXT_CONFIG_ADDR[8]">MISC:NEXT_CONFIG_ADDR[8]</a></td></tr>
<tr><td>9</td>
<td><a href="#bits-xc7v-REG.WBSTAR-MISC:NEXT_CONFIG_ADDR" title="MISC:NEXT_CONFIG_ADDR[9]">MISC:NEXT_CONFIG_ADDR[9]</a></td></tr>
<tr><td>10</td>
<td><a href="#bits-xc7v-REG.WBSTAR-MISC:NEXT_CONFIG_ADDR" title="MISC:NEXT_CONFIG_ADDR[10]">MISC:NEXT_CONFIG_ADDR[10]</a></td></tr>
<tr><td>11</td>
<td><a href="#bits-xc7v-REG.WBSTAR-MISC:NEXT_CONFIG_ADDR" title="MISC:NEXT_CONFIG_ADDR[11]">MISC:NEXT_CONFIG_ADDR[11]</a></td></tr>
<tr><td>12</td>
<td><a href="#bits-xc7v-REG.WBSTAR-MISC:NEXT_CONFIG_ADDR" title="MISC:NEXT_CONFIG_ADDR[12]">MISC:NEXT_CONFIG_ADDR[12]</a></td></tr>
<tr><td>13</td>
<td><a href="#bits-xc7v-REG.WBSTAR-MISC:NEXT_CONFIG_ADDR" title="MISC:NEXT_CONFIG_ADDR[13]">MISC:NEXT_CONFIG_ADDR[13]</a></td></tr>
<tr><td>14</td>
<td><a href="#bits-xc7v-REG.WBSTAR-MISC:NEXT_CONFIG_ADDR" title="MISC:NEXT_CONFIG_ADDR[14]">MISC:NEXT_CONFIG_ADDR[14]</a></td></tr>
<tr><td>15</td>
<td><a href="#bits-xc7v-REG.WBSTAR-MISC:NEXT_CONFIG_ADDR" title="MISC:NEXT_CONFIG_ADDR[15]">MISC:NEXT_CONFIG_ADDR[15]</a></td></tr>
<tr><td>16</td>
<td><a href="#bits-xc7v-REG.WBSTAR-MISC:NEXT_CONFIG_ADDR" title="MISC:NEXT_CONFIG_ADDR[16]">MISC:NEXT_CONFIG_ADDR[16]</a></td></tr>
<tr><td>17</td>
<td><a href="#bits-xc7v-REG.WBSTAR-MISC:NEXT_CONFIG_ADDR" title="MISC:NEXT_CONFIG_ADDR[17]">MISC:NEXT_CONFIG_ADDR[17]</a></td></tr>
<tr><td>18</td>
<td><a href="#bits-xc7v-REG.WBSTAR-MISC:NEXT_CONFIG_ADDR" title="MISC:NEXT_CONFIG_ADDR[18]">MISC:NEXT_CONFIG_ADDR[18]</a></td></tr>
<tr><td>19</td>
<td><a href="#bits-xc7v-REG.WBSTAR-MISC:NEXT_CONFIG_ADDR" title="MISC:NEXT_CONFIG_ADDR[19]">MISC:NEXT_CONFIG_ADDR[19]</a></td></tr>
<tr><td>20</td>
<td><a href="#bits-xc7v-REG.WBSTAR-MISC:NEXT_CONFIG_ADDR" title="MISC:NEXT_CONFIG_ADDR[20]">MISC:NEXT_CONFIG_ADDR[20]</a></td></tr>
<tr><td>21</td>
<td><a href="#bits-xc7v-REG.WBSTAR-MISC:NEXT_CONFIG_ADDR" title="MISC:NEXT_CONFIG_ADDR[21]">MISC:NEXT_CONFIG_ADDR[21]</a></td></tr>
<tr><td>22</td>
<td><a href="#bits-xc7v-REG.WBSTAR-MISC:NEXT_CONFIG_ADDR" title="MISC:NEXT_CONFIG_ADDR[22]">MISC:NEXT_CONFIG_ADDR[22]</a></td></tr>
<tr><td>23</td>
<td><a href="#bits-xc7v-REG.WBSTAR-MISC:NEXT_CONFIG_ADDR" title="MISC:NEXT_CONFIG_ADDR[23]">MISC:NEXT_CONFIG_ADDR[23]</a></td></tr>
<tr><td>24</td>
<td><a href="#bits-xc7v-REG.WBSTAR-MISC:NEXT_CONFIG_ADDR" title="MISC:NEXT_CONFIG_ADDR[24]">MISC:NEXT_CONFIG_ADDR[24]</a></td></tr>
<tr><td>25</td>
<td><a href="#bits-xc7v-REG.WBSTAR-MISC:NEXT_CONFIG_ADDR" title="MISC:NEXT_CONFIG_ADDR[25]">MISC:NEXT_CONFIG_ADDR[25]</a></td></tr>
<tr><td>26</td>
<td><a href="#bits-xc7v-REG.WBSTAR-MISC:NEXT_CONFIG_ADDR" title="MISC:NEXT_CONFIG_ADDR[26]">MISC:NEXT_CONFIG_ADDR[26]</a></td></tr>
<tr><td>27</td>
<td><a href="#bits-xc7v-REG.WBSTAR-MISC:NEXT_CONFIG_ADDR" title="MISC:NEXT_CONFIG_ADDR[27]">MISC:NEXT_CONFIG_ADDR[27]</a></td></tr>
<tr><td>28</td>
<td><a href="#bits-xc7v-REG.WBSTAR-MISC:NEXT_CONFIG_ADDR" title="MISC:NEXT_CONFIG_ADDR[28]">MISC:NEXT_CONFIG_ADDR[28]</a></td></tr>
<tr><td>29</td>
<td><a href="#bits-xc7v-REG.WBSTAR-MISC:REVISION_SELECT_TRISTATE" title="MISC:REVISION_SELECT_TRISTATE">MISC:REVISION_SELECT_TRISTATE</a></td></tr>
<tr><td>30</td>
<td><a href="#bits-xc7v-REG.WBSTAR-MISC:REVISION_SELECT" title="MISC:REVISION_SELECT[0]">MISC:REVISION_SELECT[0]</a></td></tr>
<tr><td>31</td>
<td><a href="#bits-xc7v-REG.WBSTAR-MISC:REVISION_SELECT" title="MISC:REVISION_SELECT[1]">MISC:REVISION_SELECT[1]</a></td></tr>
</table>
<div id="bits-xc7v-REG.WBSTAR-MISC:NEXT_CONFIG_ADDR"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>MISC:NEXT_CONFIG_ADDR</th><th>[0, 0, 28]</th><th>[0, 0, 27]</th><th>[0, 0, 26]</th><th>[0, 0, 25]</th><th>[0, 0, 24]</th><th>[0, 0, 23]</th><th>[0, 0, 22]</th><th>[0, 0, 21]</th><th>[0, 0, 20]</th><th>[0, 0, 19]</th><th>[0, 0, 18]</th><th>[0, 0, 17]</th><th>[0, 0, 16]</th><th>[0, 0, 15]</th><th>[0, 0, 14]</th><th>[0, 0, 13]</th><th>[0, 0, 12]</th><th>[0, 0, 11]</th><th>[0, 0, 10]</th><th>[0, 0, 9]</th><th>[0, 0, 8]</th><th>[0, 0, 7]</th><th>[0, 0, 6]</th><th>[0, 0, 5]</th><th>[0, 0, 4]</th><th>[0, 0, 3]</th><th>[0, 0, 2]</th><th>[0, 0, 1]</th><th>[0, 0, 0]</th></tr>
<tr><td>Non-inverted</td><td>[28]</td><td>[27]</td><td>[26]</td><td>[25]</td><td>[24]</td><td>[23]</td><td>[22]</td><td>[21]</td><td>[20]</td><td>[19]</td><td>[18]</td><td>[17]</td><td>[16]</td><td>[15]</td><td>[14]</td><td>[13]</td><td>[12]</td><td>[11]</td><td>[10]</td><td>[9]</td><td>[8]</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc7v-REG.WBSTAR-MISC:REVISION_SELECT_TRISTATE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>MISC:REVISION_SELECT_TRISTATE</th><th>[0, 0, 29]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc7v-REG.WBSTAR-MISC:REVISION_SELECT"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>MISC:REVISION_SELECT</th><th>[0, 0, 31]</th><th>[0, 0, 30]</th></tr>
<tr><td>Non-inverted</td><td>[1]</td><td>[0]</td></tr>
</table>
</section>
<section id="timer">
<h2><code class="docutils literal notranslate"><span class="pre">TIMER</span></code><a class="headerlink" href="#timer" title="Link to this heading">ÔÉÅ</a></h2>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="2">REG.TIMER bittile 0</th></tr><tr><th rowspan="2">Row</th><th colspan="1">Column</th></tr><tr><th>0</th></tr>
<tr><td>0</td>
<td><a href="#bits-xc7v-REG.TIMER-MISC:TIMER" title="MISC:TIMER[0]">MISC:TIMER[0]</a></td></tr>
<tr><td>1</td>
<td><a href="#bits-xc7v-REG.TIMER-MISC:TIMER" title="MISC:TIMER[1]">MISC:TIMER[1]</a></td></tr>
<tr><td>2</td>
<td><a href="#bits-xc7v-REG.TIMER-MISC:TIMER" title="MISC:TIMER[2]">MISC:TIMER[2]</a></td></tr>
<tr><td>3</td>
<td><a href="#bits-xc7v-REG.TIMER-MISC:TIMER" title="MISC:TIMER[3]">MISC:TIMER[3]</a></td></tr>
<tr><td>4</td>
<td><a href="#bits-xc7v-REG.TIMER-MISC:TIMER" title="MISC:TIMER[4]">MISC:TIMER[4]</a></td></tr>
<tr><td>5</td>
<td><a href="#bits-xc7v-REG.TIMER-MISC:TIMER" title="MISC:TIMER[5]">MISC:TIMER[5]</a></td></tr>
<tr><td>6</td>
<td><a href="#bits-xc7v-REG.TIMER-MISC:TIMER" title="MISC:TIMER[6]">MISC:TIMER[6]</a></td></tr>
<tr><td>7</td>
<td><a href="#bits-xc7v-REG.TIMER-MISC:TIMER" title="MISC:TIMER[7]">MISC:TIMER[7]</a></td></tr>
<tr><td>8</td>
<td><a href="#bits-xc7v-REG.TIMER-MISC:TIMER" title="MISC:TIMER[8]">MISC:TIMER[8]</a></td></tr>
<tr><td>9</td>
<td><a href="#bits-xc7v-REG.TIMER-MISC:TIMER" title="MISC:TIMER[9]">MISC:TIMER[9]</a></td></tr>
<tr><td>10</td>
<td><a href="#bits-xc7v-REG.TIMER-MISC:TIMER" title="MISC:TIMER[10]">MISC:TIMER[10]</a></td></tr>
<tr><td>11</td>
<td><a href="#bits-xc7v-REG.TIMER-MISC:TIMER" title="MISC:TIMER[11]">MISC:TIMER[11]</a></td></tr>
<tr><td>12</td>
<td><a href="#bits-xc7v-REG.TIMER-MISC:TIMER" title="MISC:TIMER[12]">MISC:TIMER[12]</a></td></tr>
<tr><td>13</td>
<td><a href="#bits-xc7v-REG.TIMER-MISC:TIMER" title="MISC:TIMER[13]">MISC:TIMER[13]</a></td></tr>
<tr><td>14</td>
<td><a href="#bits-xc7v-REG.TIMER-MISC:TIMER" title="MISC:TIMER[14]">MISC:TIMER[14]</a></td></tr>
<tr><td>15</td>
<td><a href="#bits-xc7v-REG.TIMER-MISC:TIMER" title="MISC:TIMER[15]">MISC:TIMER[15]</a></td></tr>
<tr><td>16</td>
<td><a href="#bits-xc7v-REG.TIMER-MISC:TIMER" title="MISC:TIMER[16]">MISC:TIMER[16]</a></td></tr>
<tr><td>17</td>
<td><a href="#bits-xc7v-REG.TIMER-MISC:TIMER" title="MISC:TIMER[17]">MISC:TIMER[17]</a></td></tr>
<tr><td>18</td>
<td><a href="#bits-xc7v-REG.TIMER-MISC:TIMER" title="MISC:TIMER[18]">MISC:TIMER[18]</a></td></tr>
<tr><td>19</td>
<td><a href="#bits-xc7v-REG.TIMER-MISC:TIMER" title="MISC:TIMER[19]">MISC:TIMER[19]</a></td></tr>
<tr><td>20</td>
<td><a href="#bits-xc7v-REG.TIMER-MISC:TIMER" title="MISC:TIMER[20]">MISC:TIMER[20]</a></td></tr>
<tr><td>21</td>
<td><a href="#bits-xc7v-REG.TIMER-MISC:TIMER" title="MISC:TIMER[21]">MISC:TIMER[21]</a></td></tr>
<tr><td>22</td>
<td><a href="#bits-xc7v-REG.TIMER-MISC:TIMER" title="MISC:TIMER[22]">MISC:TIMER[22]</a></td></tr>
<tr><td>23</td>
<td><a href="#bits-xc7v-REG.TIMER-MISC:TIMER" title="MISC:TIMER[23]">MISC:TIMER[23]</a></td></tr>
<tr><td>24</td>
<td>-</td></tr>
<tr><td>25</td>
<td>-</td></tr>
<tr><td>26</td>
<td>-</td></tr>
<tr><td>27</td>
<td>-</td></tr>
<tr><td>28</td>
<td>-</td></tr>
<tr><td>29</td>
<td>-</td></tr>
<tr><td>30</td>
<td><a href="#bits-xc7v-REG.TIMER-MISC:TIMER_CFG" title="MISC:TIMER_CFG">MISC:TIMER_CFG</a></td></tr>
<tr><td>31</td>
<td><a href="#bits-xc7v-REG.TIMER-MISC:TIMER_USR" title="MISC:TIMER_USR">MISC:TIMER_USR</a></td></tr>
</table>
<div id="bits-xc7v-REG.TIMER-MISC:TIMER"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>MISC:TIMER</th><th>[0, 0, 23]</th><th>[0, 0, 22]</th><th>[0, 0, 21]</th><th>[0, 0, 20]</th><th>[0, 0, 19]</th><th>[0, 0, 18]</th><th>[0, 0, 17]</th><th>[0, 0, 16]</th><th>[0, 0, 15]</th><th>[0, 0, 14]</th><th>[0, 0, 13]</th><th>[0, 0, 12]</th><th>[0, 0, 11]</th><th>[0, 0, 10]</th><th>[0, 0, 9]</th><th>[0, 0, 8]</th><th>[0, 0, 7]</th><th>[0, 0, 6]</th><th>[0, 0, 5]</th><th>[0, 0, 4]</th><th>[0, 0, 3]</th><th>[0, 0, 2]</th><th>[0, 0, 1]</th><th>[0, 0, 0]</th></tr>
<tr><td>Non-inverted</td><td>[23]</td><td>[22]</td><td>[21]</td><td>[20]</td><td>[19]</td><td>[18]</td><td>[17]</td><td>[16]</td><td>[15]</td><td>[14]</td><td>[13]</td><td>[12]</td><td>[11]</td><td>[10]</td><td>[9]</td><td>[8]</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc7v-REG.TIMER-MISC:TIMER_CFG"></div>
<div id="bits-xc7v-REG.TIMER-MISC:TIMER_USR"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>MISC:TIMER_CFG</th><th>[0, 0, 30]</th></tr>
<tr><th>MISC:TIMER_USR</th><th>[0, 0, 31]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
</section>
<section id="testmode">
<h2><code class="docutils literal notranslate"><span class="pre">TESTMODE</span></code><a class="headerlink" href="#testmode" title="Link to this heading">ÔÉÅ</a></h2>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="2">REG.TESTMODE bittile 0</th></tr><tr><th rowspan="2">Row</th><th colspan="1">Column</th></tr><tr><th>0</th></tr>
<tr><td>0</td>
<td>-</td></tr>
<tr><td>1</td>
<td>-</td></tr>
<tr><td>2</td>
<td>-</td></tr>
<tr><td>3</td>
<td>-</td></tr>
<tr><td>4</td>
<td>-</td></tr>
<tr><td>5</td>
<td>-</td></tr>
<tr><td>6</td>
<td>-</td></tr>
<tr><td>7</td>
<td>-</td></tr>
<tr><td>8</td>
<td><a href="#bits-xc7v-REG.TESTMODE-MISC:TEST_VGG_SEL" title="MISC:TEST_VGG_SEL[0]">MISC:TEST_VGG_SEL[0]</a></td></tr>
<tr><td>9</td>
<td><a href="#bits-xc7v-REG.TESTMODE-MISC:TEST_VGG_SEL" title="MISC:TEST_VGG_SEL[1]">MISC:TEST_VGG_SEL[1]</a></td></tr>
<tr><td>10</td>
<td><a href="#bits-xc7v-REG.TESTMODE-MISC:TEST_VGG_SEL" title="MISC:TEST_VGG_SEL[2]">MISC:TEST_VGG_SEL[2]</a></td></tr>
<tr><td>11</td>
<td><a href="#bits-xc7v-REG.TESTMODE-MISC:TEST_VGG_SEL" title="MISC:TEST_VGG_SEL[3]">MISC:TEST_VGG_SEL[3]</a></td></tr>
<tr><td>12</td>
<td><a href="#bits-xc7v-REG.TESTMODE-MISC:TEST_NEG_SLOPE_VGG" title="MISC:TEST_NEG_SLOPE_VGG">MISC:TEST_NEG_SLOPE_VGG</a></td></tr>
<tr><td>13</td>
<td>-</td></tr>
<tr><td>14</td>
<td>-</td></tr>
<tr><td>15</td>
<td>-</td></tr>
<tr><td>16</td>
<td>-</td></tr>
<tr><td>17</td>
<td>-</td></tr>
<tr><td>18</td>
<td>-</td></tr>
<tr><td>19</td>
<td>-</td></tr>
<tr><td>20</td>
<td>-</td></tr>
<tr><td>21</td>
<td><a href="#bits-xc7v-REG.TESTMODE-MISC:TEST_VGG_ENABLE" title="MISC:TEST_VGG_ENABLE">MISC:TEST_VGG_ENABLE</a></td></tr>
<tr><td>22</td>
<td>-</td></tr>
<tr><td>23</td>
<td>-</td></tr>
<tr><td>24</td>
<td>-</td></tr>
<tr><td>25</td>
<td>-</td></tr>
<tr><td>26</td>
<td>-</td></tr>
<tr><td>27</td>
<td>-</td></tr>
<tr><td>28</td>
<td><a href="#bits-xc7v-REG.TESTMODE-MISC:TEST_REF_SEL" title="MISC:TEST_REF_SEL[0]">MISC:TEST_REF_SEL[0]</a></td></tr>
<tr><td>29</td>
<td><a href="#bits-xc7v-REG.TESTMODE-MISC:TEST_REF_SEL" title="MISC:TEST_REF_SEL[1]">MISC:TEST_REF_SEL[1]</a></td></tr>
<tr><td>30</td>
<td><a href="#bits-xc7v-REG.TESTMODE-MISC:TEST_REF_SEL" title="MISC:TEST_REF_SEL[2]">MISC:TEST_REF_SEL[2]</a></td></tr>
</table>
<div id="bits-xc7v-REG.TESTMODE-MISC:TEST_VGG_SEL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>MISC:TEST_VGG_SEL</th><th>[0, 0, 11]</th><th>[0, 0, 10]</th><th>[0, 0, 9]</th><th>[0, 0, 8]</th></tr>
<tr><td>Non-inverted</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc7v-REG.TESTMODE-MISC:TEST_NEG_SLOPE_VGG"></div>
<div id="bits-xc7v-REG.TESTMODE-MISC:TEST_VGG_ENABLE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>MISC:TEST_NEG_SLOPE_VGG</th><th>[0, 0, 12]</th></tr>
<tr><th>MISC:TEST_VGG_ENABLE</th><th>[0, 0, 21]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc7v-REG.TESTMODE-MISC:TEST_REF_SEL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>MISC:TEST_REF_SEL</th><th>[0, 0, 30]</th><th>[0, 0, 29]</th><th>[0, 0, 28]</th></tr>
<tr><td>Non-inverted</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
</section>
<section id="trim0">
<h2><code class="docutils literal notranslate"><span class="pre">TRIM0</span></code><a class="headerlink" href="#trim0" title="Link to this heading">ÔÉÅ</a></h2>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="2">REG.TRIM0 bittile 0</th></tr><tr><th rowspan="2">Row</th><th colspan="1">Column</th></tr><tr><th>0</th></tr>
<tr><td>0</td>
<td><a href="#bits-xc7v-REG.TRIM0-MISC:MPD_SEL" title="MISC:MPD_SEL[0]">MISC:MPD_SEL[0]</a></td></tr>
<tr><td>1</td>
<td><a href="#bits-xc7v-REG.TRIM0-MISC:MPD_SEL" title="MISC:MPD_SEL[1]">MISC:MPD_SEL[1]</a></td></tr>
<tr><td>2</td>
<td><a href="#bits-xc7v-REG.TRIM0-MISC:MPD_SEL" title="MISC:MPD_SEL[2]">MISC:MPD_SEL[2]</a></td></tr>
<tr><td>3</td>
<td><a href="#bits-xc7v-REG.TRIM0-MISC:MPD_OVERRIDE" title="MISC:MPD_OVERRIDE">MISC:MPD_OVERRIDE</a></td></tr>
<tr><td>4</td>
<td><a href="#bits-xc7v-REG.TRIM0-MISC:MPD_DIS_OVERRIDE" title="MISC:MPD_DIS_OVERRIDE">MISC:MPD_DIS_OVERRIDE</a></td></tr>
<tr><td>5</td>
<td><a href="#bits-xc7v-REG.TRIM0-MISC:TRIM_SPARE" title="MISC:TRIM_SPARE[0]">MISC:TRIM_SPARE[0]</a></td></tr>
<tr><td>6</td>
<td><a href="#bits-xc7v-REG.TRIM0-MISC:TRIM_SPARE" title="MISC:TRIM_SPARE[1]">MISC:TRIM_SPARE[1]</a></td></tr>
</table>
<div id="bits-xc7v-REG.TRIM0-MISC:MPD_SEL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>MISC:MPD_SEL</th><th>[0, 0, 2]</th><th>[0, 0, 1]</th><th>[0, 0, 0]</th></tr>
<tr><td>Non-inverted</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc7v-REG.TRIM0-MISC:MPD_DIS_OVERRIDE"></div>
<div id="bits-xc7v-REG.TRIM0-MISC:MPD_OVERRIDE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>MISC:MPD_DIS_OVERRIDE</th><th>[0, 0, 4]</th></tr>
<tr><th>MISC:MPD_OVERRIDE</th><th>[0, 0, 3]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc7v-REG.TRIM0-MISC:TRIM_SPARE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>MISC:TRIM_SPARE</th><th>[0, 0, 6]</th><th>[0, 0, 5]</th></tr>
<tr><td>Non-inverted</td><td>[1]</td><td>[0]</td></tr>
</table>
</section>
<section id="trim1">
<h2><code class="docutils literal notranslate"><span class="pre">TRIM1</span></code><a class="headerlink" href="#trim1" title="Link to this heading">ÔÉÅ</a></h2>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="2">REG.TRIM1 bittile 0</th></tr><tr><th rowspan="2">Row</th><th colspan="1">Column</th></tr><tr><th>0</th></tr>
<tr><td>0</td>
<td>-</td></tr>
<tr><td>1</td>
<td>-</td></tr>
<tr><td>2</td>
<td>-</td></tr>
<tr><td>3</td>
<td>-</td></tr>
<tr><td>4</td>
<td>-</td></tr>
<tr><td>5</td>
<td>-</td></tr>
<tr><td>6</td>
<td>-</td></tr>
<tr><td>7</td>
<td>-</td></tr>
<tr><td>8</td>
<td>-</td></tr>
<tr><td>9</td>
<td>-</td></tr>
<tr><td>10</td>
<td>-</td></tr>
<tr><td>11</td>
<td>-</td></tr>
<tr><td>12</td>
<td>-</td></tr>
<tr><td>13</td>
<td>-</td></tr>
<tr><td>14</td>
<td><a href="#bits-xc7v-REG.TRIM1-MISC:VBG_FLAT_SEL" title="MISC:VBG_FLAT_SEL[0]">MISC:VBG_FLAT_SEL[0]</a></td></tr>
<tr><td>15</td>
<td><a href="#bits-xc7v-REG.TRIM1-MISC:VBG_FLAT_SEL" title="MISC:VBG_FLAT_SEL[1]">MISC:VBG_FLAT_SEL[1]</a></td></tr>
<tr><td>16</td>
<td><a href="#bits-xc7v-REG.TRIM1-MISC:VBG_FLAT_SEL" title="MISC:VBG_FLAT_SEL[2]">MISC:VBG_FLAT_SEL[2]</a></td></tr>
<tr><td>17</td>
<td><a href="#bits-xc7v-REG.TRIM1-MISC:VBG_FLAT_SEL" title="MISC:VBG_FLAT_SEL[3]">MISC:VBG_FLAT_SEL[3]</a></td></tr>
<tr><td>18</td>
<td><a href="#bits-xc7v-REG.TRIM1-MISC:VBG_FLAT_SEL" title="MISC:VBG_FLAT_SEL[4]">MISC:VBG_FLAT_SEL[4]</a></td></tr>
<tr><td>19</td>
<td><a href="#bits-xc7v-REG.TRIM1-MISC:VBG_FLAT_SEL" title="MISC:VBG_FLAT_SEL[5]">MISC:VBG_FLAT_SEL[5]</a></td></tr>
<tr><td>20</td>
<td><a href="#bits-xc7v-REG.TRIM1-MISC:VGGSEL" title="MISC:VGGSEL[0]">MISC:VGGSEL[0]</a></td></tr>
<tr><td>21</td>
<td><a href="#bits-xc7v-REG.TRIM1-MISC:VGGSEL" title="MISC:VGGSEL[1]">MISC:VGGSEL[1]</a></td></tr>
<tr><td>22</td>
<td><a href="#bits-xc7v-REG.TRIM1-MISC:VGGSEL" title="MISC:VGGSEL[2]">MISC:VGGSEL[2]</a></td></tr>
<tr><td>23</td>
<td><a href="#bits-xc7v-REG.TRIM1-MISC:VGGSEL" title="MISC:VGGSEL[3]">MISC:VGGSEL[3]</a></td></tr>
<tr><td>24</td>
<td><a href="#bits-xc7v-REG.TRIM1-MISC:VGGSEL" title="MISC:VGGSEL[4]">MISC:VGGSEL[4]</a></td></tr>
<tr><td>25</td>
<td><a href="#bits-xc7v-REG.TRIM1-MISC:VGGSEL" title="MISC:VGGSEL[5]">MISC:VGGSEL[5]</a></td></tr>
<tr><td>26</td>
<td><a href="#bits-xc7v-REG.TRIM1-MISC:VGGSEL2" title="MISC:VGGSEL2[0]">MISC:VGGSEL2[0]</a></td></tr>
<tr><td>27</td>
<td><a href="#bits-xc7v-REG.TRIM1-MISC:VGGSEL2" title="MISC:VGGSEL2[1]">MISC:VGGSEL2[1]</a></td></tr>
<tr><td>28</td>
<td><a href="#bits-xc7v-REG.TRIM1-MISC:VGGSEL2" title="MISC:VGGSEL2[2]">MISC:VGGSEL2[2]</a></td></tr>
<tr><td>29</td>
<td><a href="#bits-xc7v-REG.TRIM1-MISC:VGGSEL2" title="MISC:VGGSEL2[3]">MISC:VGGSEL2[3]</a></td></tr>
<tr><td>30</td>
<td><a href="#bits-xc7v-REG.TRIM1-MISC:VGGSEL2" title="MISC:VGGSEL2[4]">MISC:VGGSEL2[4]</a></td></tr>
<tr><td>31</td>
<td><a href="#bits-xc7v-REG.TRIM1-MISC:VGGSEL2" title="MISC:VGGSEL2[5]">MISC:VGGSEL2[5]</a></td></tr>
</table>
<div id="bits-xc7v-REG.TRIM1-MISC:VBG_FLAT_SEL"></div>
<div id="bits-xc7v-REG.TRIM1-MISC:VGGSEL"></div>
<div id="bits-xc7v-REG.TRIM1-MISC:VGGSEL2"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>MISC:VBG_FLAT_SEL</th><th>[0, 0, 19]</th><th>[0, 0, 18]</th><th>[0, 0, 17]</th><th>[0, 0, 16]</th><th>[0, 0, 15]</th><th>[0, 0, 14]</th></tr>
<tr><th>MISC:VGGSEL</th><th>[0, 0, 25]</th><th>[0, 0, 24]</th><th>[0, 0, 23]</th><th>[0, 0, 22]</th><th>[0, 0, 21]</th><th>[0, 0, 20]</th></tr>
<tr><th>MISC:VGGSEL2</th><th>[0, 0, 31]</th><th>[0, 0, 30]</th><th>[0, 0, 29]</th><th>[0, 0, 28]</th><th>[0, 0, 27]</th><th>[0, 0, 26]</th></tr>
<tr><td>Non-inverted</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
</section>
<section id="trim2">
<h2><code class="docutils literal notranslate"><span class="pre">TRIM2</span></code><a class="headerlink" href="#trim2" title="Link to this heading">ÔÉÅ</a></h2>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="2">REG.TRIM2 bittile 0</th></tr><tr><th rowspan="2">Row</th><th colspan="1">Column</th></tr><tr><th>0</th></tr>
<tr><td>0</td>
<td><a href="#bits-xc7v-REG.TRIM2-MISC:VGG_TRIM_TOP" title="MISC:VGG_TRIM_TOP[0]">MISC:VGG_TRIM_TOP[0]</a></td></tr>
<tr><td>1</td>
<td><a href="#bits-xc7v-REG.TRIM2-MISC:VGG_TRIM_TOP" title="MISC:VGG_TRIM_TOP[1]">MISC:VGG_TRIM_TOP[1]</a></td></tr>
<tr><td>2</td>
<td><a href="#bits-xc7v-REG.TRIM2-MISC:VGG_TRIM_TOP" title="MISC:VGG_TRIM_TOP[2]">MISC:VGG_TRIM_TOP[2]</a></td></tr>
<tr><td>3</td>
<td><a href="#bits-xc7v-REG.TRIM2-MISC:VGG_TRIM_TOP" title="MISC:VGG_TRIM_TOP[3]">MISC:VGG_TRIM_TOP[3]</a></td></tr>
<tr><td>4</td>
<td><a href="#bits-xc7v-REG.TRIM2-MISC:VGG_TRIM_TOP" title="MISC:VGG_TRIM_TOP[4]">MISC:VGG_TRIM_TOP[4]</a></td></tr>
<tr><td>5</td>
<td><a href="#bits-xc7v-REG.TRIM2-MISC:VGG_TRIM_TOP" title="MISC:VGG_TRIM_TOP[5]">MISC:VGG_TRIM_TOP[5]</a></td></tr>
<tr><td>6</td>
<td><a href="#bits-xc7v-REG.TRIM2-MISC:VGG_TRIM_TOP" title="MISC:VGG_TRIM_TOP[6]">MISC:VGG_TRIM_TOP[6]</a></td></tr>
<tr><td>7</td>
<td><a href="#bits-xc7v-REG.TRIM2-MISC:VGG_TRIM_TOP" title="MISC:VGG_TRIM_TOP[7]">MISC:VGG_TRIM_TOP[7]</a></td></tr>
<tr><td>8</td>
<td><a href="#bits-xc7v-REG.TRIM2-MISC:VGG_TRIM_TOP" title="MISC:VGG_TRIM_TOP[8]">MISC:VGG_TRIM_TOP[8]</a></td></tr>
<tr><td>9</td>
<td><a href="#bits-xc7v-REG.TRIM2-MISC:VGG_TRIM_TOP" title="MISC:VGG_TRIM_TOP[9]">MISC:VGG_TRIM_TOP[9]</a></td></tr>
<tr><td>10</td>
<td><a href="#bits-xc7v-REG.TRIM2-MISC:VGG_TRIM_TOP" title="MISC:VGG_TRIM_TOP[10]">MISC:VGG_TRIM_TOP[10]</a></td></tr>
<tr><td>11</td>
<td><a href="#bits-xc7v-REG.TRIM2-MISC:VGG_TRIM_TOP" title="MISC:VGG_TRIM_TOP[11]">MISC:VGG_TRIM_TOP[11]</a></td></tr>
<tr><td>12</td>
<td><a href="#bits-xc7v-REG.TRIM2-MISC:VGG_TRIM_BOT" title="MISC:VGG_TRIM_BOT[0]">MISC:VGG_TRIM_BOT[0]</a></td></tr>
<tr><td>13</td>
<td><a href="#bits-xc7v-REG.TRIM2-MISC:VGG_TRIM_BOT" title="MISC:VGG_TRIM_BOT[1]">MISC:VGG_TRIM_BOT[1]</a></td></tr>
<tr><td>14</td>
<td><a href="#bits-xc7v-REG.TRIM2-MISC:VGG_TRIM_BOT" title="MISC:VGG_TRIM_BOT[2]">MISC:VGG_TRIM_BOT[2]</a></td></tr>
<tr><td>15</td>
<td><a href="#bits-xc7v-REG.TRIM2-MISC:VGG_TRIM_BOT" title="MISC:VGG_TRIM_BOT[3]">MISC:VGG_TRIM_BOT[3]</a></td></tr>
<tr><td>16</td>
<td><a href="#bits-xc7v-REG.TRIM2-MISC:VGG_TRIM_BOT" title="MISC:VGG_TRIM_BOT[4]">MISC:VGG_TRIM_BOT[4]</a></td></tr>
<tr><td>17</td>
<td><a href="#bits-xc7v-REG.TRIM2-MISC:VGG_TRIM_BOT" title="MISC:VGG_TRIM_BOT[5]">MISC:VGG_TRIM_BOT[5]</a></td></tr>
<tr><td>18</td>
<td><a href="#bits-xc7v-REG.TRIM2-MISC:VGG_TRIM_BOT" title="MISC:VGG_TRIM_BOT[6]">MISC:VGG_TRIM_BOT[6]</a></td></tr>
<tr><td>19</td>
<td><a href="#bits-xc7v-REG.TRIM2-MISC:VGG_TRIM_BOT" title="MISC:VGG_TRIM_BOT[7]">MISC:VGG_TRIM_BOT[7]</a></td></tr>
<tr><td>20</td>
<td><a href="#bits-xc7v-REG.TRIM2-MISC:VGG_TRIM_BOT" title="MISC:VGG_TRIM_BOT[8]">MISC:VGG_TRIM_BOT[8]</a></td></tr>
<tr><td>21</td>
<td><a href="#bits-xc7v-REG.TRIM2-MISC:VGG_TRIM_BOT" title="MISC:VGG_TRIM_BOT[9]">MISC:VGG_TRIM_BOT[9]</a></td></tr>
<tr><td>22</td>
<td><a href="#bits-xc7v-REG.TRIM2-MISC:VGG_TRIM_BOT" title="MISC:VGG_TRIM_BOT[10]">MISC:VGG_TRIM_BOT[10]</a></td></tr>
<tr><td>23</td>
<td><a href="#bits-xc7v-REG.TRIM2-MISC:VGG_TRIM_BOT" title="MISC:VGG_TRIM_BOT[11]">MISC:VGG_TRIM_BOT[11]</a></td></tr>
</table>
<div id="bits-xc7v-REG.TRIM2-MISC:VGG_TRIM_BOT"></div>
<div id="bits-xc7v-REG.TRIM2-MISC:VGG_TRIM_TOP"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>MISC:VGG_TRIM_BOT</th><th>[0, 0, 23]</th><th>[0, 0, 22]</th><th>[0, 0, 21]</th><th>[0, 0, 20]</th><th>[0, 0, 19]</th><th>[0, 0, 18]</th><th>[0, 0, 17]</th><th>[0, 0, 16]</th><th>[0, 0, 15]</th><th>[0, 0, 14]</th><th>[0, 0, 13]</th><th>[0, 0, 12]</th></tr>
<tr><th>MISC:VGG_TRIM_TOP</th><th>[0, 0, 11]</th><th>[0, 0, 10]</th><th>[0, 0, 9]</th><th>[0, 0, 8]</th><th>[0, 0, 7]</th><th>[0, 0, 6]</th><th>[0, 0, 5]</th><th>[0, 0, 4]</th><th>[0, 0, 3]</th><th>[0, 0, 2]</th><th>[0, 0, 1]</th><th>[0, 0, 0]</th></tr>
<tr><td>Non-inverted</td><td>[11]</td><td>[10]</td><td>[9]</td><td>[8]</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
</section>
</section>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="gtz.html" class="btn btn-neutral float-left" title="GTZ transceivers" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
        <a href="../../siliconblue/index.html" class="btn btn-neutral float-right" title="SiliconBlue FPGAs" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2023, Wanda.</p>
  </div>

  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>