// Seed: 1928233646
module module_0 (
    output tri0 id_0,
    input tri id_1,
    input wand id_2,
    output wor id_3,
    input wand id_4,
    input supply1 id_5,
    input supply1 id_6,
    input wire id_7,
    input tri id_8,
    input tri id_9,
    input tri0 id_10,
    input tri1 id_11,
    output wor id_12,
    output tri id_13,
    input tri0 id_14,
    output tri id_15,
    input wire id_16
);
  always @(posedge id_10) disable id_18;
endmodule
module module_1 (
    input tri1 id_0,
    output tri id_1,
    input wor id_2,
    output tri id_3,
    input supply1 id_4,
    output supply0 id_5
    , id_7
);
  assign id_1 = 1;
  supply1 id_8;
  assign id_8 = 1;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_4,
      id_1,
      id_0,
      id_4,
      id_0,
      id_2,
      id_0,
      id_0,
      id_0,
      id_0,
      id_5,
      id_3,
      id_2,
      id_5,
      id_0
  );
  wire id_9;
endmodule
