#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Jun  8 14:17:24 2022
# Process ID: 14461
# Current directory: /home-temp/aluno/Downloads/DIonatas/project_12/project_12.runs/synth_1
# Command line: vivado -log debounce_test.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source debounce_test.tcl
# Log file: /home-temp/aluno/Downloads/DIonatas/project_12/project_12.runs/synth_1/debounce_test.vds
# Journal file: /home-temp/aluno/Downloads/DIonatas/project_12/project_12.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source debounce_test.tcl -notrace
Command: synth_design -top debounce_test -part xa7a100tcsg324-1I
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xa7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xa7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14473 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1210.570 ; gain = 62.992 ; free physical = 2214 ; free virtual = 6836
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'debounce_test' [/home-temp/aluno/Downloads/DIonatas/fpga_vhdl_src/ch06/list_ch06_03_db_test.vhd:14]
INFO: [Synth 8-638] synthesizing module 'debounce_fsmd_arch' [/home-temp/aluno/Downloads/DIonatas/fpga_mcs_vhdl_src/chapter_listing/chap06_fsmd/debounce_all.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'debounce_fsmd_arch' (1#1) [/home-temp/aluno/Downloads/DIonatas/fpga_mcs_vhdl_src/chapter_listing/chap06_fsmd/debounce_all.vhd:87]
INFO: [Synth 8-638] synthesizing module 'disp_hex_mux' [/home-temp/aluno/Downloads/DIonatas/fpga_mcs_vhdl_src/chapter_listing/chap04_seq/disp_hex_mux.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'disp_hex_mux' (2#1) [/home-temp/aluno/Downloads/DIonatas/fpga_mcs_vhdl_src/chapter_listing/chap04_seq/disp_hex_mux.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'debounce_test' (3#1) [/home-temp/aluno/Downloads/DIonatas/fpga_vhdl_src/ch06/list_ch06_03_db_test.vhd:14]
WARNING: [Synth 8-3331] design debounce_test has unconnected port btn[3]
WARNING: [Synth 8-3331] design debounce_test has unconnected port btn[2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1252.102 ; gain = 104.523 ; free physical = 2226 ; free virtual = 6848
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1252.102 ; gain = 104.523 ; free physical = 2226 ; free virtual = 6848
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xa7a100tcsg324-1I
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home-temp/aluno/Downloads/DIonatas/fpga_mcs_vhdl_src/chapter_listing/chap00_constraint/Nexys4_DDR_chu.xdc]
Finished Parsing XDC File [/home-temp/aluno/Downloads/DIonatas/fpga_mcs_vhdl_src/chapter_listing/chap00_constraint/Nexys4_DDR_chu.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home-temp/aluno/Downloads/DIonatas/fpga_mcs_vhdl_src/chapter_listing/chap00_constraint/Nexys4_DDR_chu.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/debounce_test_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/debounce_test_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1591.336 ; gain = 0.000 ; free physical = 1962 ; free virtual = 6584
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 1591.336 ; gain = 443.758 ; free physical = 2051 ; free virtual = 6673
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xa7a100tcsg324-1I
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 1591.336 ; gain = 443.758 ; free physical = 2051 ; free virtual = 6673
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 1591.336 ; gain = 443.758 ; free physical = 2052 ; free virtual = 6675
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "db_tick" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element q_reg_reg was removed.  [/home-temp/aluno/Downloads/DIonatas/fpga_mcs_vhdl_src/chapter_listing/chap04_seq/disp_hex_mux.vhd:28]
WARNING: [Synth 8-6014] Unused sequential element q1_reg_reg was removed.  [/home-temp/aluno/Downloads/DIonatas/fpga_vhdl_src/ch06/list_ch06_03_db_test.vhd:55]
WARNING: [Synth 8-6014] Unused sequential element q0_reg_reg was removed.  [/home-temp/aluno/Downloads/DIonatas/fpga_vhdl_src/ch06/list_ch06_03_db_test.vhd:56]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 1591.336 ; gain = 443.758 ; free physical = 2044 ; free virtual = 6666
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               22 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     22 Bit        Muxes := 2     
	   2 Input     22 Bit        Muxes := 8     
	   4 Input      4 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module debounce_test 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module debounce_fsmd_arch 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     22 Bit        Muxes := 2     
	   2 Input     22 Bit        Muxes := 8     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
Module disp_hex_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "db_unit/db_tick" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element disp_unit/q_reg_reg was removed.  [/home-temp/aluno/Downloads/DIonatas/fpga_mcs_vhdl_src/chapter_listing/chap04_seq/disp_hex_mux.vhd:28]
WARNING: [Synth 8-6014] Unused sequential element q1_reg_reg was removed.  [/home-temp/aluno/Downloads/DIonatas/fpga_vhdl_src/ch06/list_ch06_03_db_test.vhd:55]
WARNING: [Synth 8-6014] Unused sequential element q0_reg_reg was removed.  [/home-temp/aluno/Downloads/DIonatas/fpga_vhdl_src/ch06/list_ch06_03_db_test.vhd:56]
WARNING: [Synth 8-3331] design debounce_test has unconnected port btn[3]
WARNING: [Synth 8-3331] design debounce_test has unconnected port btn[2]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 1591.336 ; gain = 443.758 ; free physical = 2032 ; free virtual = 6654
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:36 . Memory (MB): peak = 1591.336 ; gain = 443.758 ; free physical = 1887 ; free virtual = 6509
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:36 . Memory (MB): peak = 1591.336 ; gain = 443.758 ; free physical = 1882 ; free virtual = 6504
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:36 . Memory (MB): peak = 1591.336 ; gain = 443.758 ; free physical = 1882 ; free virtual = 6504
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:37 . Memory (MB): peak = 1591.336 ; gain = 443.758 ; free physical = 1882 ; free virtual = 6504
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:37 . Memory (MB): peak = 1591.336 ; gain = 443.758 ; free physical = 1882 ; free virtual = 6504
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:37 . Memory (MB): peak = 1591.336 ; gain = 443.758 ; free physical = 1882 ; free virtual = 6504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:37 . Memory (MB): peak = 1591.336 ; gain = 443.758 ; free physical = 1882 ; free virtual = 6504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:37 . Memory (MB): peak = 1591.336 ; gain = 443.758 ; free physical = 1882 ; free virtual = 6504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:37 . Memory (MB): peak = 1591.336 ; gain = 443.758 ; free physical = 1882 ; free virtual = 6504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    11|
|3     |LUT1   |    24|
|4     |LUT2   |     9|
|5     |LUT3   |     4|
|6     |LUT4   |    15|
|7     |LUT5   |    23|
|8     |LUT6   |    12|
|9     |FDRE   |    59|
|10    |IBUF   |     3|
|11    |OBUF   |    12|
+------+-------+------+

Report Instance Areas: 
+------+------------+-------------------+------+
|      |Instance    |Module             |Cells |
+------+------------+-------------------+------+
|1     |top         |                   |   173|
|2     |  db_unit   |debounce_fsmd_arch |    82|
|3     |  disp_unit |disp_hex_mux       |    39|
+------+------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:37 . Memory (MB): peak = 1591.336 ; gain = 443.758 ; free physical = 1882 ; free virtual = 6504
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1591.336 ; gain = 104.523 ; free physical = 1936 ; free virtual = 6558
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:37 . Memory (MB): peak = 1591.344 ; gain = 443.758 ; free physical = 1936 ; free virtual = 6558
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:38 . Memory (MB): peak = 1591.344 ; gain = 457.145 ; free physical = 1930 ; free virtual = 6552
INFO: [Common 17-1381] The checkpoint '/home-temp/aluno/Downloads/DIonatas/project_12/project_12.runs/synth_1/debounce_test.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file debounce_test_utilization_synth.rpt -pb debounce_test_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1615.348 ; gain = 0.000 ; free physical = 1930 ; free virtual = 6552
INFO: [Common 17-206] Exiting Vivado at Wed Jun  8 14:18:10 2022...
