// Seed: 4233844937
module module_0 (
    input logic id_0,
    output id_1,
    input id_2,
    input reg id_3,
    input id_4
);
  logic id_5;
  reg   id_6;
  reg   id_7;
  always @(negedge 1) begin
    id_6 <= (id_7);
  end
  type_14 id_8 (
      id_3,
      1
  );
  type_15(
      {id_6{1}}, 1'd0, id_3
  );
  logic id_9;
endmodule
