// Seed: 3976571552
module module_0 (
    input wand id_0,
    input wire id_1,
    input wand id_2#(.id_10(1)),
    output wand id_3,
    output tri id_4,
    input supply1 id_5,
    input tri1 id_6,
    output wor id_7,
    output tri id_8
);
endmodule
module module_1 (
    output wire  id_0,
    output tri   id_1,
    output wand  id_2,
    input  tri0  id_3,
    output wand  id_4,
    input  tri1  id_5,
    input  wand  id_6,
    output uwire id_7,
    input  wor   id_8
);
  assign id_7 = (1);
  assign id_7 = 1;
  id_10(
      1, id_8 == 1
  );
  always_latch deassign id_7;
  wire id_11;
  module_0(
      id_8, id_6, id_6, id_7, id_7, id_5, id_5, id_7, id_2
  );
endmodule
