/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Wed Feb 11 10:13:58 2015
 *                 Full Compile MD5 Checksum  f7f4bd55341805fcfe958ba5e47e65f4
 *                     (minus title and desc)
 *                 MD5 Checksum               95b679a9655597a92593cae55222c397
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     15653
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_RAAGA_AX_DBLK_WATCHDOG_H__
#define BCHP_RAAGA_AX_DBLK_WATCHDOG_H__

/***************************************************************************
 *RAAGA_AX_DBLK_WATCHDOG
 ***************************************************************************/
#define BCHP_RAAGA_AX_DBLK_WATCHDOG_SW_INIT      0x00c40300 /* [RW] Soft Init for watchdog */
#define BCHP_RAAGA_AX_DBLK_WATCHDOG_INITIAL_COUNT 0x00c40304 /* [RW] Watchdog initial count register */
#define BCHP_RAAGA_AX_DBLK_WATCHDOG_THRESHOLD_COUNT 0x00c40308 /* [RW] Watchdog threshold count register */
#define BCHP_RAAGA_AX_DBLK_WATCHDOG_BUDGET_MISS_COUNT 0x00c4030c /* [RW] Watchdog budget miss count register */
#define BCHP_RAAGA_AX_DBLK_WATCHDOG_CURRENT_COUNT 0x00c40310 /* [RO] Watchdog current count register */
#define BCHP_RAAGA_AX_DBLK_WATCHDOG_WATCHDOG_CONTROL 0x00c40314 /* [RW] Watch dog control register */

/***************************************************************************
 *SW_INIT - Soft Init for watchdog
 ***************************************************************************/
/* RAAGA_AX_DBLK_WATCHDOG :: SW_INIT :: reserved0 [31:01] */
#define BCHP_RAAGA_AX_DBLK_WATCHDOG_SW_INIT_reserved0_MASK         0xfffffffe
#define BCHP_RAAGA_AX_DBLK_WATCHDOG_SW_INIT_reserved0_SHIFT        1

/* RAAGA_AX_DBLK_WATCHDOG :: SW_INIT :: SW_INIT [00:00] */
#define BCHP_RAAGA_AX_DBLK_WATCHDOG_SW_INIT_SW_INIT_MASK           0x00000001
#define BCHP_RAAGA_AX_DBLK_WATCHDOG_SW_INIT_SW_INIT_SHIFT          0
#define BCHP_RAAGA_AX_DBLK_WATCHDOG_SW_INIT_SW_INIT_DEFAULT        0x00000000

/***************************************************************************
 *INITIAL_COUNT - Watchdog initial count register
 ***************************************************************************/
/* RAAGA_AX_DBLK_WATCHDOG :: INITIAL_COUNT :: reserved0 [31:16] */
#define BCHP_RAAGA_AX_DBLK_WATCHDOG_INITIAL_COUNT_reserved0_MASK   0xffff0000
#define BCHP_RAAGA_AX_DBLK_WATCHDOG_INITIAL_COUNT_reserved0_SHIFT  16

/* RAAGA_AX_DBLK_WATCHDOG :: INITIAL_COUNT :: VAL [15:00] */
#define BCHP_RAAGA_AX_DBLK_WATCHDOG_INITIAL_COUNT_VAL_MASK         0x0000ffff
#define BCHP_RAAGA_AX_DBLK_WATCHDOG_INITIAL_COUNT_VAL_SHIFT        0
#define BCHP_RAAGA_AX_DBLK_WATCHDOG_INITIAL_COUNT_VAL_DEFAULT      0x00000000

/***************************************************************************
 *THRESHOLD_COUNT - Watchdog threshold count register
 ***************************************************************************/
/* RAAGA_AX_DBLK_WATCHDOG :: THRESHOLD_COUNT :: reserved0 [31:16] */
#define BCHP_RAAGA_AX_DBLK_WATCHDOG_THRESHOLD_COUNT_reserved0_MASK 0xffff0000
#define BCHP_RAAGA_AX_DBLK_WATCHDOG_THRESHOLD_COUNT_reserved0_SHIFT 16

/* RAAGA_AX_DBLK_WATCHDOG :: THRESHOLD_COUNT :: VAL [15:00] */
#define BCHP_RAAGA_AX_DBLK_WATCHDOG_THRESHOLD_COUNT_VAL_MASK       0x0000ffff
#define BCHP_RAAGA_AX_DBLK_WATCHDOG_THRESHOLD_COUNT_VAL_SHIFT      0
#define BCHP_RAAGA_AX_DBLK_WATCHDOG_THRESHOLD_COUNT_VAL_DEFAULT    0x00000000

/***************************************************************************
 *BUDGET_MISS_COUNT - Watchdog budget miss count register
 ***************************************************************************/
/* RAAGA_AX_DBLK_WATCHDOG :: BUDGET_MISS_COUNT :: reserved0 [31:16] */
#define BCHP_RAAGA_AX_DBLK_WATCHDOG_BUDGET_MISS_COUNT_reserved0_MASK 0xffff0000
#define BCHP_RAAGA_AX_DBLK_WATCHDOG_BUDGET_MISS_COUNT_reserved0_SHIFT 16

/* RAAGA_AX_DBLK_WATCHDOG :: BUDGET_MISS_COUNT :: VAL [15:00] */
#define BCHP_RAAGA_AX_DBLK_WATCHDOG_BUDGET_MISS_COUNT_VAL_MASK     0x0000ffff
#define BCHP_RAAGA_AX_DBLK_WATCHDOG_BUDGET_MISS_COUNT_VAL_SHIFT    0
#define BCHP_RAAGA_AX_DBLK_WATCHDOG_BUDGET_MISS_COUNT_VAL_DEFAULT  0x00000000

/***************************************************************************
 *CURRENT_COUNT - Watchdog current count register
 ***************************************************************************/
/* RAAGA_AX_DBLK_WATCHDOG :: CURRENT_COUNT :: reserved0 [31:16] */
#define BCHP_RAAGA_AX_DBLK_WATCHDOG_CURRENT_COUNT_reserved0_MASK   0xffff0000
#define BCHP_RAAGA_AX_DBLK_WATCHDOG_CURRENT_COUNT_reserved0_SHIFT  16

/* RAAGA_AX_DBLK_WATCHDOG :: CURRENT_COUNT :: VAL [15:00] */
#define BCHP_RAAGA_AX_DBLK_WATCHDOG_CURRENT_COUNT_VAL_MASK         0x0000ffff
#define BCHP_RAAGA_AX_DBLK_WATCHDOG_CURRENT_COUNT_VAL_SHIFT        0
#define BCHP_RAAGA_AX_DBLK_WATCHDOG_CURRENT_COUNT_VAL_DEFAULT      0x00000000

/***************************************************************************
 *WATCHDOG_CONTROL - Watch dog control register
 ***************************************************************************/
/* RAAGA_AX_DBLK_WATCHDOG :: WATCHDOG_CONTROL :: reserved0 [31:01] */
#define BCHP_RAAGA_AX_DBLK_WATCHDOG_WATCHDOG_CONTROL_reserved0_MASK 0xfffffffe
#define BCHP_RAAGA_AX_DBLK_WATCHDOG_WATCHDOG_CONTROL_reserved0_SHIFT 1

/* RAAGA_AX_DBLK_WATCHDOG :: WATCHDOG_CONTROL :: EN [00:00] */
#define BCHP_RAAGA_AX_DBLK_WATCHDOG_WATCHDOG_CONTROL_EN_MASK       0x00000001
#define BCHP_RAAGA_AX_DBLK_WATCHDOG_WATCHDOG_CONTROL_EN_SHIFT      0
#define BCHP_RAAGA_AX_DBLK_WATCHDOG_WATCHDOG_CONTROL_EN_DEFAULT    0x00000000

#endif /* #ifndef BCHP_RAAGA_AX_DBLK_WATCHDOG_H__ */

/* End of File */
