#include <iostream>
#include <ios>
#include <iomanip>
#include <string>
#include <vector>
#include <cstdint>
#include <cstddef>
#include <cstring>
#include "assembler.hpp"
#include "opcodes.hpp"
#include "../debug/logger.hpp"

using Logging::Logger;

namespace Assembler {
uint32_t AssemblerEngine::db_next_addr = 0x100;

AssemblerEngine::AssemblerEngine() : current_address(0) {
    init_opcode_table();
    init_register_table();
}

AssemblerEngine::~AssemblerEngine() {
    Logging::Logger::instance().debug() << "AssemblerEngine destructor called, clearing forward_refs..." << std::endl;
    forward_refs.clear();
}

void AssemblerEngine::init_opcode_table() {
    // Map mnemonics to opcodes based on DemiEngine CPU instruction set
    mnemonic_to_opcode["NOP"] = static_cast<uint8_t>(Opcode::NOP);
    mnemonic_to_opcode["LOAD_IMM"] = static_cast<uint8_t>(Opcode::LOAD_IMM);
    mnemonic_to_opcode["ADD"] = static_cast<uint8_t>(Opcode::ADD);
    mnemonic_to_opcode["SUB"] = static_cast<uint8_t>(Opcode::SUB);
    mnemonic_to_opcode["MOV"] = static_cast<uint8_t>(Opcode::MOV);
    mnemonic_to_opcode["JMP"] = static_cast<uint8_t>(Opcode::JMP);
    mnemonic_to_opcode["LOAD"] = static_cast<uint8_t>(Opcode::LOAD);
    mnemonic_to_opcode["STORE"] = static_cast<uint8_t>(Opcode::STORE);
    mnemonic_to_opcode["PUSH"] = static_cast<uint8_t>(Opcode::PUSH);
    mnemonic_to_opcode["POP"] = static_cast<uint8_t>(Opcode::POP);
    mnemonic_to_opcode["CMP"] = static_cast<uint8_t>(Opcode::CMP);
    mnemonic_to_opcode["JZ"] = static_cast<uint8_t>(Opcode::JZ);
    mnemonic_to_opcode["JNZ"] = static_cast<uint8_t>(Opcode::JNZ);
    mnemonic_to_opcode["JS"] = static_cast<uint8_t>(Opcode::JS);
    mnemonic_to_opcode["JNS"] = static_cast<uint8_t>(Opcode::JNS);
    mnemonic_to_opcode["JC"] = static_cast<uint8_t>(Opcode::JC);
    mnemonic_to_opcode["JNC"] = static_cast<uint8_t>(Opcode::JNC);
    mnemonic_to_opcode["JO"] = static_cast<uint8_t>(Opcode::JO);
    mnemonic_to_opcode["JNO"] = static_cast<uint8_t>(Opcode::JNO);
    mnemonic_to_opcode["JG"] = static_cast<uint8_t>(Opcode::JG);
    mnemonic_to_opcode["JL"] = static_cast<uint8_t>(Opcode::JL);
    mnemonic_to_opcode["JGE"] = static_cast<uint8_t>(Opcode::JGE);
    mnemonic_to_opcode["JLE"] = static_cast<uint8_t>(Opcode::JLE);
    mnemonic_to_opcode["MUL"] = static_cast<uint8_t>(Opcode::MUL);
    mnemonic_to_opcode["DIV"] = static_cast<uint8_t>(Opcode::DIV);
    mnemonic_to_opcode["MOD"] = static_cast<uint8_t>(Opcode::MOD);
    mnemonic_to_opcode["INC"] = static_cast<uint8_t>(Opcode::INC);
    mnemonic_to_opcode["DEC"] = static_cast<uint8_t>(Opcode::DEC);
    mnemonic_to_opcode["AND"] = static_cast<uint8_t>(Opcode::AND);
    mnemonic_to_opcode["OR"] = static_cast<uint8_t>(Opcode::OR);
    mnemonic_to_opcode["XOR"] = static_cast<uint8_t>(Opcode::XOR);
    mnemonic_to_opcode["NOT"] = static_cast<uint8_t>(Opcode::NOT);
    mnemonic_to_opcode["SHL"] = static_cast<uint8_t>(Opcode::SHL);
    mnemonic_to_opcode["SHR"] = static_cast<uint8_t>(Opcode::SHR);
    mnemonic_to_opcode["CALL"] = static_cast<uint8_t>(Opcode::CALL);
    mnemonic_to_opcode["RET"] = static_cast<uint8_t>(Opcode::RET);
    mnemonic_to_opcode["PUSH_ARG"] = static_cast<uint8_t>(Opcode::PUSH_ARG);
    mnemonic_to_opcode["POP_ARG"] = static_cast<uint8_t>(Opcode::POP_ARG);
    mnemonic_to_opcode["PUSH_FLAG"] = static_cast<uint8_t>(Opcode::PUSH_FLAG);
    mnemonic_to_opcode["POP_FLAG"] = static_cast<uint8_t>(Opcode::POP_FLAG);
    mnemonic_to_opcode["LEA"] = static_cast<uint8_t>(Opcode::LEA);
    mnemonic_to_opcode["SWAP"] = static_cast<uint8_t>(Opcode::SWAP);
    mnemonic_to_opcode["IN"] = static_cast<uint8_t>(Opcode::IN);
    mnemonic_to_opcode["OUT"] = static_cast<uint8_t>(Opcode::OUT);
    mnemonic_to_opcode["INB"] = static_cast<uint8_t>(Opcode::INB);
    mnemonic_to_opcode["OUTB"] = static_cast<uint8_t>(Opcode::OUTB);
    mnemonic_to_opcode["INW"] = static_cast<uint8_t>(Opcode::INW);
    mnemonic_to_opcode["OUTW"] = static_cast<uint8_t>(Opcode::OUTW);
    mnemonic_to_opcode["INL"] = static_cast<uint8_t>(Opcode::INL);
    mnemonic_to_opcode["OUTL"] = static_cast<uint8_t>(Opcode::OUTL);
    mnemonic_to_opcode["INSTR"] = static_cast<uint8_t>(Opcode::INSTR);
    mnemonic_to_opcode["OUTSTR"] = static_cast<uint8_t>(Opcode::OUTSTR);
    mnemonic_to_opcode["DB"] = static_cast<uint8_t>(Opcode::DB);
    mnemonic_to_opcode["HALT"] = static_cast<uint8_t>(Opcode::HALT);

    // Extended operations
    mnemonic_to_opcode["ADD64"] = static_cast<uint8_t>(Opcode::ADD64);
    mnemonic_to_opcode["SUB64"] = static_cast<uint8_t>(Opcode::SUB64);
    mnemonic_to_opcode["MOV64"] = static_cast<uint8_t>(Opcode::MOV64);
    mnemonic_to_opcode["LOAD_IMM64"] = static_cast<uint8_t>(Opcode::LOAD_IMM64);
    mnemonic_to_opcode["MOVEX"] = static_cast<uint8_t>(Opcode::MOVEX);
    mnemonic_to_opcode["ADDEX"] = static_cast<uint8_t>(Opcode::ADDEX);
    mnemonic_to_opcode["MODE32"] = static_cast<uint8_t>(Opcode::MODE32);
    mnemonic_to_opcode["MODE64"] = static_cast<uint8_t>(Opcode::MODE64);
    mnemonic_to_opcode["MODECMP"] = static_cast<uint8_t>(Opcode::MODECMP);

    // FPU Operations
    mnemonic_to_opcode["FINIT"] = static_cast<uint8_t>(Opcode::FINIT);
    mnemonic_to_opcode["FLD"] = static_cast<uint8_t>(Opcode::FLD);
    mnemonic_to_opcode["FST"] = static_cast<uint8_t>(Opcode::FST);
    mnemonic_to_opcode["FSTP"] = static_cast<uint8_t>(Opcode::FSTP);
    mnemonic_to_opcode["FADD"] = static_cast<uint8_t>(Opcode::FADD);
    mnemonic_to_opcode["FSUB"] = static_cast<uint8_t>(Opcode::FSUB);
    mnemonic_to_opcode["FMUL"] = static_cast<uint8_t>(Opcode::FMUL);
    mnemonic_to_opcode["FDIV"] = static_cast<uint8_t>(Opcode::FDIV);
}

void AssemblerEngine::init_register_table() {
    // Legacy register names (R0-R7)
    for (int i = 0; i < 8; ++i) {
        register_to_number["R" + std::to_string(i)] = i;
    }

    // x64-style register names
    register_to_number["RAX"] = 0;
    register_to_number["RBX"] = 1;
    register_to_number["RCX"] = 2;
    register_to_number["RDX"] = 3;
    register_to_number["RSI"] = 4;
    register_to_number["RDI"] = 5;
    register_to_number["RSP"] = 6; // Stack pointer
    register_to_number["RBP"] = 7; // Base pointer

    // Extended registers R8-R15
    for (int i = 8; i < 16; ++i) {
        register_to_number["R" + std::to_string(i)] = i;
    }

    // Special registers (mapped to extended register numbers)
    register_to_number["RIP"] = 16; // Instruction pointer
    register_to_number["RFLAGS"] = 17; // Flags register
}

std::vector<uint8_t> AssemblerEngine::assemble(const Program& program) {
    // Clear previous state
    errors.clear();
    symbol_table.clear();
    forward_refs.clear();
    bytecode.clear();
    // Do not reset current_address; let directives set it as needed

    // Two-pass assembly
    db_next_addr = 0x100; // Only reset once here
    first_pass(program);
    if (has_errors()) return {};

    // Do NOT reset db_next_addr in second_pass or first_pass
    second_pass(program);
    if (has_errors()) return {};

    resolve_forward_references();
    if (has_errors()) return {};

    return bytecode;
}

void AssemblerEngine::first_pass(const Program& program) {
    current_address = 0;
    use_simple_db_format = false; // Reset flag
    
    // Detect DB format: count DB instructions and check for .org
    size_t db_count = 0;
    bool has_org = false;
    
    for (const auto& stmt : program.statements) {
        if (stmt->type == ASTNodeType::INSTRUCTION) {
            const auto& instruction = static_cast<const Instruction&>(*stmt);
            if (instruction.mnemonic == "DB") {
                db_count++;
            }
        } else if (stmt->type == ASTNodeType::DIRECTIVE) {
            const auto& directive = static_cast<const Directive&>(*stmt);
            if (directive.name == ".org") {
                has_org = true;
            }
        }
    }
    
    // Use simple format for multiple DBs or with .org
    use_simple_db_format = (db_count > 1) || has_org;

    // First, process all instructions/directives to update current_address and track highest address
    uint32_t highest_address = 0;
    for (size_t i = 0; i < program.statements.size(); ++i) {
        const auto& stmt = program.statements[i];
        // DB: skip size accounting, address is explicit or auto
        if ((stmt->type == ASTNodeType::INSTRUCTION && static_cast<const Instruction&>(*stmt).mnemonic == "DB") ||
            (stmt->type == ASTNodeType::DIRECTIVE && static_cast<const Directive&>(*stmt).name == ".db")) {
            continue;
        }
        // Normal instruction/directive size logic
        if (stmt->type == ASTNodeType::INSTRUCTION) {
            const auto& instruction = static_cast<const Instruction&>(*stmt);
            size_t size = get_instruction_size(instruction.mnemonic, instruction.operands);
            current_address += size;
            if (current_address > highest_address) highest_address = current_address;
        } else if (stmt->type == ASTNodeType::DIRECTIVE) {
            const auto& directive = static_cast<const Directive&>(*stmt);
            if (directive.name == ".org") {
                handle_org_directive(directive.arguments);
                if (current_address > highest_address) highest_address = current_address;
            } else if (directive.name == ".dw") {
                current_address += directive.arguments.size() * 2;
                if (current_address > highest_address) highest_address = current_address;
            } else if (directive.name == ".dd") {
                current_address += directive.arguments.size() * 4;
                if (current_address > highest_address) highest_address = current_address;
            } else if (directive.name == ".string") {
                for (const auto& arg : directive.arguments) {
                    if (auto str_lit = dynamic_cast<const StringLiteralExpression*>(arg.get())) {
                        current_address += str_lit->value.length() + 1;
                    }
                }
                if (current_address > highest_address) highest_address = current_address;
            }
        }
    }
    // Now set db_next_addr to highest_address, so DB data is placed after code and buffer zones
    db_next_addr = highest_address;
    // DB labels will be fixed during second pass when actual data locations are known
}

void Assembler::AssemblerEngine::second_pass(const Assembler::Program& program) {
    current_address = 0;
    bytecode.clear();
    entry_address = 0;
    std::string last_label_name; // Track the most recent label for DB assignment

    bool entry_set = false;
    for (const auto& stmt : program.statements) {
        if (stmt->type == Assembler::ASTNodeType::DIRECTIVE) {
            const auto& directive = static_cast<const Assembler::Directive&>(*stmt);
            process_directive(directive);
        } else if (stmt->type == Assembler::ASTNodeType::LABEL) {
            const auto& label = static_cast<const Assembler::Label&>(*stmt);
            process_label(label); // Process the label to add it to symbol table
            last_label_name = label.name; // Remember this label for potential DB assignment
        } else if (stmt->type == Assembler::ASTNodeType::INSTRUCTION) {
            const auto& instruction = static_cast<const Instruction&>(*stmt);
            if (instruction.mnemonic != "DB") {
                // Pad bytecode to current_address before emitting
                while (bytecode.size() < current_address) {
                    bytecode.push_back(0);
                }
                // Set entry_address to the next byte emitted (opcode position)
                if (!entry_set) {
                    entry_address = bytecode.size();
                    entry_set = true;
                }
            }
            process_instruction(instruction);
        }
    }
}

void Assembler::AssemblerEngine::process_label(const Assembler::Label& label) {
    if (symbol_table.find(label.name) != symbol_table.end()) {
        add_error("Label '" + label.name + "' already defined", label.line, label.column);
        return;
    }

    symbol_table[label.name] = Symbol(label.name, current_address, true);
    last_label_name = label.name; // Remember this label for potential DB assignment
}

void Assembler::AssemblerEngine::process_directive(const Assembler::Directive& directive) {
    if (directive.name == ".db") {
        handle_db_directive(directive.arguments);
    } else if (directive.name == ".dw") {
        handle_dw_directive(directive.arguments);
    } else if (directive.name == ".dd") {
        handle_dd_directive(directive.arguments);
    } else if (directive.name == ".string") {
        handle_string_directive(directive.arguments);
    } else if (directive.name == ".org") {
    Logging::Logger::instance().debug() << "Processing .org directive, args: ";
        for (const auto& arg : directive.arguments) {
            // Print argument type/value
        }
        handle_org_directive(directive.arguments);
    Logging::Logger::instance().debug() << "After .org, current_address: 0x" << std::hex << current_address << std::dec << std::endl;
    } else {
        add_error("Unknown directive: " + directive.name, directive.line, directive.column);
    }
}

void Assembler::AssemblerEngine::process_instruction(const Assembler::Instruction& instruction) {
    encode_instruction(instruction);
}

void Assembler::AssemblerEngine::encode_instruction(const Assembler::Instruction& instruction) {
    if (instruction.mnemonic == "DB") {
        // Handle single byte or list of bytes (e.g., DB 0xFF or DB 10, 20, 30)
        if (instruction.operands.size() == 1) {
            if (auto num_lit = dynamic_cast<const Assembler::ImmediateExpression*>(instruction.operands[0].get())) {
                emit_byte(static_cast<uint8_t>(num_lit->value));
                return;
            }
        }
        
        // For multiple operands that are all immediates, emit them as bytes
        bool all_immediates = true;
        for (const auto& operand : instruction.operands) {
            if (!dynamic_cast<const Assembler::ImmediateExpression*>(operand.get())) {
                all_immediates = false;
                break;
            }
        }
        
        if (all_immediates && instruction.operands.size() > 0) {
            for (const auto& operand : instruction.operands) {
                if (auto num_lit = dynamic_cast<const Assembler::ImmediateExpression*>(operand.get())) {
                    emit_byte(static_cast<uint8_t>(num_lit->value));
                }
            }
            return;
        }
        
        // Original string-based DB handling
        if (instruction.operands.size() < 2) {
            add_error("DB requires at least a string and length, or immediate value(s)");
            return;
        }
        
        size_t db_start = current_address;
        
        if (use_simple_db_format) {
            // Simple format: just emit string bytes directly
            if (auto str_lit = dynamic_cast<const Assembler::StringLiteralExpression*>(instruction.operands[0].get())) {
                for (char c : str_lit->value) {
                    emit_byte(static_cast<uint8_t>(c));
                }
            }
        } else {
            // Structured format: address + string + padding + address_high + length
            // Emit address low byte first
            emit_byte(static_cast<uint8_t>(db_start & 0xFF));
            
            // Emit string bytes with padding
            if (auto str_lit = dynamic_cast<const Assembler::StringLiteralExpression*>(instruction.operands[0].get())) {
                if (auto num_lit = dynamic_cast<const Assembler::ImmediateExpression*>(instruction.operands[1].get())) {
                    size_t target_length = static_cast<size_t>(num_lit->value);
                    size_t actual_string_len = str_lit->value.length();
                    
                    // Validate that specified length doesn't exceed actual string length (including null terminator)
                    if (target_length > actual_string_len + 1) {
                        add_error("DB length (" + std::to_string(target_length) + 
                                  ") exceeds actual string length (" + std::to_string(actual_string_len) + ")",
                                  instruction.line, instruction.column);
                        return;
                    }
                    
                    // Emit string characters
                    for (size_t i = 0; i < str_lit->value.length() && i < target_length; i++) {
                        emit_byte(static_cast<uint8_t>(str_lit->value[i]));
                    }
                    
                    // Pad with null bytes if needed
                    for (size_t i = str_lit->value.length(); i < target_length; i++) {
                        emit_byte(0x00);
                    }
                    
                    // Emit address high byte
                    emit_byte(static_cast<uint8_t>((db_start >> 8) & 0xFF));
                    
                    // Emit length parameter
                    emit_byte(static_cast<uint8_t>(num_lit->value));
                }
            }
        }
        
        // Fix any label that should point to this DB data
        if (!last_label_name.empty()) {
            // Update the symbol to point to where the actual string data starts
            auto it = symbol_table.find(last_label_name);
            if (it != symbol_table.end()) {
                // For structured format, string starts after the address low byte
                // For simple format, string starts at the beginning
                uint32_t string_address = use_simple_db_format ? static_cast<uint32_t>(db_start) : static_cast<uint32_t>(db_start + 1);
                symbol_table[last_label_name] = Symbol(last_label_name, string_address, true);
            }
            last_label_name.clear(); // Clear after use
        }
        return; // Exit after processing DB directive
    }

    // Pad bytecode to current_address before emitting instruction
    while (bytecode.size() < current_address) {
        bytecode.push_back(0);
    }
    Logging::Logger::instance().debug() << "Emitting instruction '" << instruction.mnemonic << "' at address: 0x" 
        << std::setw(4) << std::setfill('0') << std::hex << std::uppercase << current_address << std::dec << std::endl;
    uint8_t opcode = get_opcode(instruction.mnemonic);
    if (opcode == 0xFF && instruction.mnemonic != "HALT") {
        add_error("Unknown instruction: " + instruction.mnemonic, instruction.line, instruction.column);
        return;
    }

    emit_byte(opcode);
    // Encode operands based on instruction type
    if (instruction.mnemonic == "NOP" || instruction.mnemonic == "HALT" ||
        instruction.mnemonic == "RET" || instruction.mnemonic == "PUSH_FLAG" ||
        instruction.mnemonic == "POP_FLAG" || instruction.mnemonic == "FINIT") {
        // No operands
        return;
    }

    // Handle different instruction formats
    if (instruction.mnemonic == "LOAD_IMM") {
        // Format: LOAD_IMM reg, immediate
        if (instruction.operands.size() != 2) {
            add_error("LOAD_IMM requires 2 operands", instruction.line, instruction.column);
            return;
        }

        // Register operand
        if (auto reg_expr = dynamic_cast<const Assembler::RegisterExpression*>(instruction.operands[0].get())) {
            emit_byte(get_register_number(reg_expr->name));
        } else {
            add_error("First operand must be a register", instruction.line, instruction.column);
            return;
        }

        // Immediate operand
        bool is_symbol;
        std::string symbol_name;
        int64_t value = evaluate_expression(*instruction.operands[1], is_symbol, symbol_name);

        if (is_symbol) {
            emit_forward_ref(symbol_name, 1); // DemiEngine's LOAD_IMM uses 1-byte immediate
        } else {
            // Validate that value fits in 1 byte for LOAD_IMM
            if (value < 0 || value > 255) {
                add_error("LOAD_IMM immediate value " + std::to_string(value) + 
                          " out of range (must be 0-255)", instruction.line, instruction.column);
                return;
            }
            emit_byte(static_cast<uint8_t>(value)); // 1-byte immediate, not 4-byte
        }
    } else if (instruction.mnemonic == "LOAD_IMM64") {
        // Format: LOAD_IMM64 reg, immediate (64-bit)
        if (instruction.operands.size() != 2) {
            add_error("LOAD_IMM64 requires 2 operands", instruction.line, instruction.column);
            return;
        }

        // Register operand
        if (auto reg_expr = dynamic_cast<const Assembler::RegisterExpression*>(instruction.operands[0].get())) {
            emit_byte(get_register_number(reg_expr->name));
        } else {
            add_error("First operand must be a register", instruction.line, instruction.column);
            return;
        }

        // Immediate operand (64-bit)
        bool is_symbol;
        std::string symbol_name;
        int64_t value = evaluate_expression(*instruction.operands[1], is_symbol, symbol_name);

        if (is_symbol) {
            emit_forward_ref(symbol_name, 8); // LOAD_IMM64 uses 8-byte immediate
        } else {
            // Emit 8 bytes little-endian
            for (int i = 0; i < 8; ++i) {
                emit_byte(static_cast<uint8_t>((value >> (8 * i)) & 0xFF));
            }
        }
    } else if (instruction.mnemonic == "ADD" || instruction.mnemonic == "SUB" ||
               instruction.mnemonic == "MOV" || instruction.mnemonic == "CMP" ||
               instruction.mnemonic == "MUL" || instruction.mnemonic == "DIV" ||
               instruction.mnemonic == "MOD" || instruction.mnemonic == "AND" ||
               instruction.mnemonic == "OR" || instruction.mnemonic == "XOR" ||
               instruction.mnemonic == "ADD64" || instruction.mnemonic == "SUB64" ||
               instruction.mnemonic == "MOV64" || instruction.mnemonic == "MODECMP") {
        // Format: INSTRUCTION reg1, reg2
        if (instruction.operands.size() != 2) {
            add_error(instruction.mnemonic + " requires 2 operands", instruction.line, instruction.column);
            return;
        }

        for (const auto& operand : instruction.operands) {
            if (auto reg_expr = dynamic_cast<const Assembler::RegisterExpression*>(operand.get())) {
                emit_byte(get_register_number(reg_expr->name));
            } else {
                add_error("Operand must be a register", instruction.line, instruction.column);
                return;
            }
        }
    } else if (instruction.mnemonic == "MODE32" || instruction.mnemonic == "MODE64") {
        // Format: MODE32 or MODE64 (no operands)
        if (instruction.operands.size() != 0) {
            add_error(instruction.mnemonic + " requires no operands", instruction.line, instruction.column);
            return;
        }
        // Opcode already emitted above, no additional bytes needed
    } else if (instruction.mnemonic == "JMP" || instruction.mnemonic == "JZ" ||
               instruction.mnemonic == "JNZ" || instruction.mnemonic == "JS" ||
               instruction.mnemonic == "JNS" || instruction.mnemonic == "JC" ||
               instruction.mnemonic == "JNC" || instruction.mnemonic == "JO" ||
               instruction.mnemonic == "JNO" || instruction.mnemonic == "JG" ||
               instruction.mnemonic == "JL" || instruction.mnemonic == "JGE" ||
               instruction.mnemonic == "JLE" || instruction.mnemonic == "CALL") {
        // Format: JUMP address
        if (instruction.operands.size() != 1) {
            add_error(instruction.mnemonic + " requires 1 operand", instruction.line, instruction.column);
            return;
        }

        bool is_symbol;
        std::string symbol_name;
        int64_t value = evaluate_expression(*instruction.operands[0], is_symbol, symbol_name);

        if (is_symbol) {
            emit_forward_ref(symbol_name, 1); // DemiEngine uses 8-bit addresses for jumps
        } else {
            emit_byte(static_cast<uint8_t>(value));
        }
    } else if (instruction.mnemonic == "PUSH" || instruction.mnemonic == "POP" ||
               instruction.mnemonic == "INC" || instruction.mnemonic == "DEC" ||
               instruction.mnemonic == "NOT") {
        // Format: INSTRUCTION reg
        if (instruction.operands.size() != 1) {
            add_error(instruction.mnemonic + " requires 1 operand", instruction.line, instruction.column);
            return;
        }

        if (auto reg_expr = dynamic_cast<const Assembler::RegisterExpression*>(instruction.operands[0].get())) {
            emit_byte(get_register_number(reg_expr->name));
        } else {
            add_error("Operand must be a register", instruction.line, instruction.column);
            return;
        }
    } else if (instruction.mnemonic == "OUT" || instruction.mnemonic == "IN" ||
               instruction.mnemonic == "OUTB" || instruction.mnemonic == "INB" ||
               instruction.mnemonic == "OUTW" || instruction.mnemonic == "INW" ||
               instruction.mnemonic == "OUTL" || instruction.mnemonic == "INL" ||
               instruction.mnemonic == "OUTSTR" || instruction.mnemonic == "INSTR") {
        // Format: OUT reg, port  or  IN reg, port
        if (instruction.operands.size() != 2) {
            add_error(instruction.mnemonic + " requires 2 operands", instruction.line, instruction.column);
            return;
        }

        // Register operand
        if (auto reg_expr = dynamic_cast<const Assembler::RegisterExpression*>(instruction.operands[0].get())) {
            emit_byte(get_register_number(reg_expr->name));
        } else {
            add_error("First operand must be a register", instruction.line, instruction.column);
            return;
        }

        // Port operand (immediate value)
        bool is_symbol;
        std::string symbol_name;
        int64_t port_value = evaluate_expression(*instruction.operands[1], is_symbol, symbol_name);

        if (is_symbol) {
            add_error("Port number must be an immediate value", instruction.line, instruction.column);
            return;
        } else {
            emit_byte(static_cast<uint8_t>(port_value));
        }
    } else if (instruction.mnemonic == "LOAD" || instruction.mnemonic == "STORE" ||
               instruction.mnemonic == "LEA" || instruction.mnemonic == "SWAP") {
        // Format: LOAD reg, addr  or  STORE reg, addr
        if (instruction.operands.size() != 2) {
            add_error(instruction.mnemonic + " requires 2 operands", instruction.line, instruction.column);
            return;
        }

        // Register operand
        if (auto reg_expr = dynamic_cast<const RegisterExpression*>(instruction.operands[0].get())) {
            emit_byte(get_register_number(reg_expr->name));
        } else {
            add_error("First operand must be a register", instruction.line, instruction.column);
            return;
        }

        // Address operand
        bool is_symbol;
        std::string symbol_name;
        int64_t addr_value = evaluate_expression(*instruction.operands[1], is_symbol, symbol_name);

        if (is_symbol) {
            emit_forward_ref(symbol_name, 1); // DemiEngine uses 8-bit addresses
        } else {
            emit_byte(static_cast<uint8_t>(addr_value));
        }
    } else if (instruction.mnemonic == "SHL" || instruction.mnemonic == "SHR") {
        // Format: SHL reg, immediate
        if (instruction.operands.size() != 2) {
            add_error(instruction.mnemonic + " requires 2 operands", instruction.line, instruction.column);
            return;
        }

        // Register operand
        if (auto reg_expr = dynamic_cast<const RegisterExpression*>(instruction.operands[0].get())) {
            emit_byte(get_register_number(reg_expr->name));
        } else {
            add_error("First operand must be a register", instruction.line, instruction.column);
            return;
        }

        // Immediate operand
        bool is_symbol;
        std::string symbol_name;
        int64_t value = evaluate_expression(*instruction.operands[1], is_symbol, symbol_name);

        if (is_symbol) {
            add_error("Shift amount must be an immediate value", instruction.line, instruction.column);
            return;
        } else {
            emit_byte(static_cast<uint8_t>(value));
        }
    } else if (instruction.mnemonic == "FLD" || instruction.mnemonic == "FST" || 
               instruction.mnemonic == "FSTP") {
        // FPU Load/Store instructions
        // Format: FLD <memory_addr> or FLD <immediate_double>
        // For simplicity, we'll support memory address operands
        if (instruction.operands.size() != 1) {
            add_error(instruction.mnemonic + " requires 1 operand", instruction.line, instruction.column);
            return;
        }

        // Check if it's an immediate value (for FLD only)
        if (instruction.mnemonic == "FLD") {
            if (auto imm_expr = dynamic_cast<const ImmediateExpression*>(instruction.operands[0].get())) {
                // FLD with immediate double value
                // Operand type 0x02 = immediate 64-bit double
                emit_byte(0x02);
                
                // Convert integer to double and emit as 64-bit value
                double double_val = static_cast<double>(imm_expr->value);
                uint64_t raw_double;
                std::memcpy(&raw_double, &double_val, sizeof(double));
                
                // Emit 8 bytes little-endian
                for (int i = 0; i < 8; ++i) {
                    emit_byte(static_cast<uint8_t>((raw_double >> (8 * i)) & 0xFF));
                }
                return;
            }
        }

        // Otherwise, treat as memory address
        // Operand type 0x01 = memory address (64-bit double)
        emit_byte(0x01);
        
        // Memory address operand
        bool is_symbol;
        std::string symbol_name;
        int64_t addr_value = evaluate_expression(*instruction.operands[0], is_symbol, symbol_name);

        if (is_symbol) {
            emit_forward_ref(symbol_name, 4); // 32-bit address
        } else {
            // Emit 32-bit address
            emit_byte(static_cast<uint8_t>(addr_value & 0xFF));
            emit_byte(static_cast<uint8_t>((addr_value >> 8) & 0xFF));
            emit_byte(static_cast<uint8_t>((addr_value >> 16) & 0xFF));
            emit_byte(static_cast<uint8_t>((addr_value >> 24) & 0xFF));
        }
    } else if (instruction.mnemonic == "FADD" || instruction.mnemonic == "FSUB" || 
               instruction.mnemonic == "FMUL" || instruction.mnemonic == "FDIV") {
        // FPU Arithmetic instructions
        // Format: FADD <memory_addr> or FADD <immediate_double>
        if (instruction.operands.size() != 1) {
            add_error(instruction.mnemonic + " requires 1 operand", instruction.line, instruction.column);
            return;
        }

        // Check if it's an immediate value
        if (auto imm_expr = dynamic_cast<const ImmediateExpression*>(instruction.operands[0].get())) {
            // Arithmetic with immediate double value
            // Operand type 0x02 = immediate 64-bit double
            emit_byte(0x02);
            
            // Convert integer to double and emit as 64-bit value
            double double_val = static_cast<double>(imm_expr->value);
            uint64_t raw_double;
            std::memcpy(&raw_double, &double_val, sizeof(double));
            
            // Emit 8 bytes little-endian
            for (int i = 0; i < 8; ++i) {
                emit_byte(static_cast<uint8_t>((raw_double >> (8 * i)) & 0xFF));
            }
            return;
        }

        // Otherwise, treat as memory address
        // Operand type 0x01 = memory address (64-bit double)
        emit_byte(0x01);
        
        // Memory address operand
        bool is_symbol;
        std::string symbol_name;
        int64_t addr_value = evaluate_expression(*instruction.operands[0], is_symbol, symbol_name);

        if (is_symbol) {
            emit_forward_ref(symbol_name, 4); // 32-bit address
        } else {
            // Emit 32-bit address
            emit_byte(static_cast<uint8_t>(addr_value & 0xFF));
            emit_byte(static_cast<uint8_t>((addr_value >> 8) & 0xFF));
            emit_byte(static_cast<uint8_t>((addr_value >> 16) & 0xFF));
            emit_byte(static_cast<uint8_t>((addr_value >> 24) & 0xFF));
        }
    } else {
        add_error("Instruction encoding not implemented: " + instruction.mnemonic, instruction.line, instruction.column);
    }
}

int64_t Assembler::AssemblerEngine::evaluate_expression(const Assembler::Expression& expr, bool& is_symbol_ref, std::string& symbol_name) {
    is_symbol_ref = false;
    symbol_name.clear();

    switch (expr.type) {
        case Assembler::ASTNodeType::IMMEDIATE: {
            const auto& imm = static_cast<const Assembler::ImmediateExpression&>(expr);
            return imm.value;
        }

        case Assembler::ASTNodeType::IDENTIFIER: {
            const auto& id = static_cast<const Assembler::IdentifierExpression&>(expr);
            auto it = symbol_table.find(id.name);
            if (it != symbol_table.end() && it->second.defined) {
                return it->second.address;
            } else {
                is_symbol_ref = true;
                symbol_name = id.name;
                return 0; // Will be resolved later
            }
        }

        case Assembler::ASTNodeType::REGISTER: {
            const auto& reg = static_cast<const Assembler::RegisterExpression&>(expr);
            return get_register_number(reg.name);
        }

        default:
            add_error("Cannot evaluate expression");
            return 0;
    }
}

uint8_t Assembler::AssemblerEngine::get_register_number(const std::string& reg_name) {
    auto it = register_to_number.find(reg_name);
    if (it != register_to_number.end()) {
        return it->second;
    }
    add_error("Unknown register: " + reg_name);
    return 0;
}

uint8_t Assembler::AssemblerEngine::get_opcode(const std::string& mnemonic) {
    auto it = mnemonic_to_opcode.find(mnemonic);
    if (it != mnemonic_to_opcode.end()) {
        return it->second;
    }
    return 0xFF; // Invalid opcode
}

void Assembler::AssemblerEngine::emit_byte(uint8_t byte) {
    bytecode.push_back(byte);
    current_address++;
}

void Assembler::AssemblerEngine::emit_word(uint16_t word) {
    emit_byte(word & 0xFF);
    emit_byte((word >> 8) & 0xFF);
}

void Assembler::AssemblerEngine::emit_dword(uint32_t dword) {
    emit_byte(dword & 0xFF);
    emit_byte((dword >> 8) & 0xFF);
    emit_byte((dword >> 16) & 0xFF);
    emit_byte((dword >> 24) & 0xFF);
}

void Assembler::AssemblerEngine::emit_forward_ref(const std::string& symbol, size_t size, bool relative) {
    forward_refs.push_back({current_address, symbol, size, relative});
        Logging::Logger::instance().debug() << "emit_forward_ref: symbol='" << symbol << "', address=" << current_address << ", size=" << size << ", relative=" << relative << std::endl;

    // Emit placeholder bytes
    for (size_t i = 0; i < size; ++i) {
        emit_byte(0);
    }
}

size_t Assembler::AssemblerEngine::get_instruction_size(const std::string& mnemonic, const std::vector<std::unique_ptr<Assembler::Expression>>& /* operands */) {
    // Basic instruction size calculations for Demi Engine
    if (mnemonic == "NOP" || mnemonic == "HALT" || mnemonic == "RET" ||
        mnemonic == "PUSH_FLAG" || mnemonic == "POP_FLAG") {
        return 1;
    } else if (mnemonic == "LOAD_IMM") {
        return 3; // opcode + register + 1-byte immediate
    } else if (mnemonic == "LOAD_IMM64") {
        return 10; // opcode + register + 8-byte immediate
    } else if (mnemonic == "ADD" || mnemonic == "SUB" || mnemonic == "MOV" ||
               mnemonic == "CMP" || mnemonic == "MUL" || mnemonic == "DIV" ||
               mnemonic == "MOD" || mnemonic == "AND" || mnemonic == "OR" ||
               mnemonic == "XOR" || mnemonic == "ADD64") {
        return 3; // opcode + reg1 + reg2
    } else if (mnemonic == "JMP" || mnemonic == "JZ" || mnemonic == "JNZ" ||
               mnemonic == "JS" || mnemonic == "JNS" || mnemonic == "JC" ||
               mnemonic == "JNC" || mnemonic == "JO" || mnemonic == "JNO" ||
               mnemonic == "JG" || mnemonic == "JL" || mnemonic == "JGE" ||
               mnemonic == "JLE" || mnemonic == "CALL") {
        return 2; // opcode + address
    } else if (mnemonic == "PUSH" || mnemonic == "POP" || mnemonic == "INC" ||
               mnemonic == "DEC" || mnemonic == "NOT") {
        return 2; // opcode + register
    } else if (mnemonic == "OUT" || mnemonic == "IN" || mnemonic == "OUTB" ||
               mnemonic == "INB" || mnemonic == "OUTW" || mnemonic == "INW" ||
               mnemonic == "OUTL" || mnemonic == "INL" || mnemonic == "OUTSTR" ||
               mnemonic == "INSTR" || mnemonic == "LOAD" || mnemonic == "STORE" ||
               mnemonic == "LEA" || mnemonic == "SWAP" || mnemonic == "SHL" ||
               mnemonic == "SHR") {
        return 3; // opcode + register + address/port/immediate
    }

    return 1; // Default size
}

void Assembler::AssemblerEngine::handle_db_directive(const std::vector<std::unique_ptr<Assembler::Expression>>& args) {
    // For both handle_db_directive and DB in encode_instruction:
    if (args.size() < 2) {
        add_error("DB requires at least a string and length");
        return;
    }
    size_t str_idx = 0;
    size_t len_idx = 1;
    // Use static member db_next_addr
    uint32_t target_addr = 0;
    if (args.size() == 3) {
        // Explicit address
        size_t addr_idx = 2;
        if (auto addr_imm = dynamic_cast<const Assembler::ImmediateExpression*>(args[addr_idx].get())) {
            target_addr = static_cast<uint32_t>(addr_imm->value);
        } else {
            add_error("DB address must be an immediate value");
            return;
        }
    } else {
        // Auto address
        target_addr = AssemblerEngine::db_next_addr;
    }
    current_address = target_addr;
    while (bytecode.size() < current_address) {
        bytecode.push_back(0);
    }

    // Emit string (with escapes)
    size_t db_start = current_address;
    size_t db_len = 0;
    size_t actual_string_len = 0;
    if (auto str_lit = dynamic_cast<const Assembler::StringLiteralExpression*>(args[str_idx].get())) {
        actual_string_len = str_lit->value.length();
        for (char c : str_lit->value) {
            emit_byte(static_cast<uint8_t>(c));
            db_len++;
        }
        emit_byte(0); // Null terminator for OUTSTR
        db_len++;
    } else {
        add_error("DB first argument must be a string literal");
        return;
    }

    // Emit length
    bool is_symbol;
    std::string symbol_name;
    int64_t value = evaluate_expression(*args[len_idx], is_symbol, symbol_name);
    
    // Validate that specified length doesn't exceed actual string length (including null terminator)
    if (!is_symbol && value > static_cast<int64_t>(actual_string_len + 1)) {
        add_error("DB length (" + std::to_string(value) + 
                  ") exceeds actual string length (" + std::to_string(actual_string_len) + ")");
        return;
    }
    
    if (is_symbol) {
        emit_forward_ref(symbol_name, 1);
        db_len++;
    } else {
        emit_byte(static_cast<uint8_t>(value));
        db_len++;
    }
    // Set current_address to end of DB data
    current_address = db_start + db_len;
    // If auto address, increment db_next_addr
    if (args.size() == 2) {
        AssemblerEngine::db_next_addr += db_len;
    }
    
    // Fix any label that should point to this DB data
    // Look for the most recent label that might reference this DB
    if (!last_label_name.empty()) {
        // Update the symbol to point to where the actual string data starts (db_start)
        auto it = symbol_table.find(last_label_name);
        if (it != symbol_table.end()) {
            symbol_table[last_label_name] = Symbol(last_label_name, static_cast<uint32_t>(db_start), true);
        }
        last_label_name.clear(); // Clear after use
    }
}

void Assembler::AssemblerEngine::handle_dw_directive(const std::vector<std::unique_ptr<Assembler::Expression>>& args) {
    for (const auto& arg : args) {
        bool is_symbol;
        std::string symbol_name;
        int64_t value = evaluate_expression(*arg, is_symbol, symbol_name);

        if (is_symbol) {
            emit_forward_ref(symbol_name, 2);
        } else {
            emit_word(static_cast<uint16_t>(value));
        }
    }
}

void Assembler::AssemblerEngine::handle_dd_directive(const std::vector<std::unique_ptr<Assembler::Expression>>& args) {
    for (const auto& arg : args) {
        bool is_symbol;
        std::string symbol_name;
        int64_t value = evaluate_expression(*arg, is_symbol, symbol_name);

        if (is_symbol) {
            emit_forward_ref(symbol_name, 4);
        } else {
            emit_dword(static_cast<uint32_t>(value));
        }
    }
}

void Assembler::AssemblerEngine::handle_string_directive(const std::vector<std::unique_ptr<Assembler::Expression>>& args) {
    for (const auto& arg : args) {
        if (auto str_lit = dynamic_cast<const Assembler::StringLiteralExpression*>(arg.get())) {
            for (char c : str_lit->value) {
                emit_byte(static_cast<uint8_t>(c));
            }
            emit_byte(0); // Null terminator
        } else {
            add_error("String directive requires string literal");
        }
    }
}

void Assembler::AssemblerEngine::handle_org_directive(const std::vector<std::unique_ptr<Assembler::Expression>>& args) {
    if (args.size() != 1) {
        add_error(".org directive requires exactly one argument");
        return;
    }

    bool is_symbol;
    std::string symbol_name;
    int64_t value = evaluate_expression(*args[0], is_symbol, symbol_name);

    if (is_symbol) {
        add_error(".org directive cannot use forward references");
        return;
    }

    uint32_t new_address = static_cast<uint32_t>(value);
    
    // Check if .org is moving backwards
    if (new_address < current_address) {
        add_error(".org directive cannot move address backwards from 0x" + 
                  std::to_string(current_address) + " to 0x" + std::to_string(new_address));
        return;
    }

    current_address = new_address;

    // Pad bytecode to the new address
    while (bytecode.size() < current_address) {
        bytecode.push_back(0);
    }
}

void Assembler::AssemblerEngine::resolve_forward_references() {
    for (const auto& ref : forward_refs) {
            Logging::Logger::instance().debug() << "resolve_forward_references: symbol='" << ref.symbol << "', address=" << ref.address << ", size=" << ref.size << ", relative=" << ref.relative << std::endl;
        auto it = symbol_table.find(ref.symbol);
        if (it == symbol_table.end() || !it->second.defined) {
            add_error("Undefined symbol: " + ref.symbol);
            continue;
        }

        uint32_t address = it->second.address;
        if (ref.relative) {
            address = address - (ref.address + ref.size);
        }

        // Patch the bytecode
        if (ref.address + ref.size > bytecode.size()) {
            add_error("Forward reference out of bounds");
            continue;
        }

        for (size_t i = 0; i < ref.size; ++i) {
            bytecode[ref.address + i] = (address >> (8 * i)) & 0xFF;
        }
    }
}

void Assembler::AssemblerEngine::add_error(const std::string& message) {
    errors.push_back("Assembly error: " + message);
}

void Assembler::AssemblerEngine::add_error(const std::string& message, size_t line, size_t column) {
    errors.push_back("Line " + std::to_string(line) + ", Column " + std::to_string(column) + ": " + message);
}

} // namespace Assembler
