// Seed: 2545913045
module module_0 #(
    parameter id_14 = 32'd70
) (
    input wor id_0,
    input tri0 id_1,
    input uwire id_2,
    input wand id_3,
    input tri1 id_4,
    output supply0 id_5,
    input supply1 id_6#(.id_12(1))
    , id_13,
    output wire id_7
    , _id_14,
    input wor id_8,
    output supply0 id_9,
    output supply0 id_10
);
  wire [1 : id_14] id_15;
  assign id_9 = 1;
endmodule
module module_1 #(
    parameter id_10 = 32'd35,
    parameter id_11 = 32'd29,
    parameter id_4  = 32'd2
) (
    input tri1 id_0,
    output logic id_1,
    output wire id_2,
    output supply1 id_3,
    input tri1 _id_4,
    output tri id_5,
    output wand id_6,
    input supply0 id_7,
    output wand id_8
);
  logic [-1 : -1] _id_10;
  wire [id_10 : 1 'b0] _id_11;
  always_ff #1 id_1 <= id_0 - id_10;
  module_0 modCall_1 (
      id_7,
      id_0,
      id_7,
      id_0,
      id_7,
      id_5,
      id_7,
      id_6,
      id_7,
      id_3,
      id_3
  );
  wire id_12;
  ;
  wire id_13;
  wire [id_11  |  -1  -  id_11  ==?  id_4 : id_4] id_14;
endmodule
