-- -------------------------------------------------------------
-- 
-- File Name: C:\Users\valen\Documents\repos\UZ\ultrazohm_sw_working\ip_cores\uz_pmsm_model\hdl_prj\hdlsrc\uz_pmsm_model\uz_pmsm_model_dut.vhd
-- Created: 2022-10-31 15:24:06
-- 
-- Generated by MATLAB 9.11 and HDL Coder 3.19
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: uz_pmsm_model_dut
-- Source Path: uz_pmsm_model/uz_pmsm_model_dut
-- Hierarchy Level: 1
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY uz_pmsm_model_dut IS
  PORT( clk                               :   IN    std_logic;
        reset                             :   IN    std_logic;
        dut_enable                        :   IN    std_logic;  -- ufix1
        reset_integrators                 :   IN    std_logic;  -- ufix1
        simulate_mechanical               :   IN    std_logic;  -- ufix1
        reciprocal_J                      :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        mu                                :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        M_n0                              :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        reciprocal_L_d                    :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        reciprocal_L_q                    :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        R1                                :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        polepairs                         :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        psi_pm                            :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        inputs_0                          :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        inputs_1                          :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        inputs_2                          :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        inputs_3                          :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        use_axi_input                     :   IN    std_logic;  -- ufix1
        voltage_input_dq_0                :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En16
        voltage_input_dq_1                :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En16
        ce_out                            :   OUT   std_logic;  -- ufix1
        outputs_0                         :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
        outputs_1                         :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
        outputs_2                         :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
        outputs_3                         :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
        outputs_4                         :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
        voltage_input_dq_out_axi_fb_0     :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
        voltage_input_dq_out_axi_fb_1     :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
        currents_dq_out_0                 :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
        currents_dq_out_1                 :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
        theta_el_out                      :   OUT   std_logic_vector(17 DOWNTO 0)  -- sfix18_En14
        );
END uz_pmsm_model_dut;


ARCHITECTURE rtl OF uz_pmsm_model_dut IS

  -- Component Declarations
  COMPONENT uz_pmsm_model_src_uz_pmsm_model
    PORT( clk                             :   IN    std_logic;
          clk_enable                      :   IN    std_logic;
          reset                           :   IN    std_logic;
          reset_integrators               :   IN    std_logic;  -- ufix1
          simulate_mechanical             :   IN    std_logic;  -- ufix1
          reciprocal_J                    :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          mu                              :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          M_n0                            :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          reciprocal_L_d                  :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          reciprocal_L_q                  :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          R1                              :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          polepairs                       :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          psi_pm                          :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          inputs_0                        :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          inputs_1                        :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          inputs_2                        :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          inputs_3                        :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          use_axi_input                   :   IN    std_logic;  -- ufix1
          voltage_input_dq_0              :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En16
          voltage_input_dq_1              :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En16
          ce_out                          :   OUT   std_logic;  -- ufix1
          outputs_0                       :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          outputs_1                       :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          outputs_2                       :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          outputs_3                       :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          outputs_4                       :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          voltage_input_dq_out_axi_fb_0   :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          voltage_input_dq_out_axi_fb_1   :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          currents_dq_out_0               :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
          currents_dq_out_1               :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
          theta_el_out                    :   OUT   std_logic_vector(17 DOWNTO 0)  -- sfix18_En14
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : uz_pmsm_model_src_uz_pmsm_model
    USE ENTITY work.uz_pmsm_model_src_uz_pmsm_model(rtl);

  -- Signals
  SIGNAL enb                              : std_logic;
  SIGNAL ce_out_sig                       : std_logic;  -- ufix1
  SIGNAL outputs_0_sig                    : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL outputs_1_sig                    : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL outputs_2_sig                    : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL outputs_3_sig                    : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL outputs_4_sig                    : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL voltage_input_dq_out_axi_fb_0_sig : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL voltage_input_dq_out_axi_fb_1_sig : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL currents_dq_out_0_sig            : std_logic_vector(26 DOWNTO 0);  -- ufix27
  SIGNAL currents_dq_out_1_sig            : std_logic_vector(26 DOWNTO 0);  -- ufix27
  SIGNAL theta_el_out_sig                 : std_logic_vector(17 DOWNTO 0);  -- ufix18

BEGIN
  u_uz_pmsm_model_src_uz_pmsm_model : uz_pmsm_model_src_uz_pmsm_model
    PORT MAP( clk => clk,
              clk_enable => enb,
              reset => reset,
              reset_integrators => reset_integrators,  -- ufix1
              simulate_mechanical => simulate_mechanical,  -- ufix1
              reciprocal_J => reciprocal_J,  -- ufix32
              mu => mu,  -- ufix32
              M_n0 => M_n0,  -- ufix32
              reciprocal_L_d => reciprocal_L_d,  -- ufix32
              reciprocal_L_q => reciprocal_L_q,  -- ufix32
              R1 => R1,  -- ufix32
              polepairs => polepairs,  -- ufix32
              psi_pm => psi_pm,  -- ufix32
              inputs_0 => inputs_0,  -- ufix32
              inputs_1 => inputs_1,  -- ufix32
              inputs_2 => inputs_2,  -- ufix32
              inputs_3 => inputs_3,  -- ufix32
              use_axi_input => use_axi_input,  -- ufix1
              voltage_input_dq_0 => voltage_input_dq_0,  -- sfix27_En16
              voltage_input_dq_1 => voltage_input_dq_1,  -- sfix27_En16
              ce_out => ce_out_sig,  -- ufix1
              outputs_0 => outputs_0_sig,  -- ufix32
              outputs_1 => outputs_1_sig,  -- ufix32
              outputs_2 => outputs_2_sig,  -- ufix32
              outputs_3 => outputs_3_sig,  -- ufix32
              outputs_4 => outputs_4_sig,  -- ufix32
              voltage_input_dq_out_axi_fb_0 => voltage_input_dq_out_axi_fb_0_sig,  -- ufix32
              voltage_input_dq_out_axi_fb_1 => voltage_input_dq_out_axi_fb_1_sig,  -- ufix32
              currents_dq_out_0 => currents_dq_out_0_sig,  -- sfix27_En18
              currents_dq_out_1 => currents_dq_out_1_sig,  -- sfix27_En18
              theta_el_out => theta_el_out_sig  -- sfix18_En14
              );

  enb <= dut_enable;

  ce_out <= ce_out_sig;

  outputs_0 <= outputs_0_sig;

  outputs_1 <= outputs_1_sig;

  outputs_2 <= outputs_2_sig;

  outputs_3 <= outputs_3_sig;

  outputs_4 <= outputs_4_sig;

  voltage_input_dq_out_axi_fb_0 <= voltage_input_dq_out_axi_fb_0_sig;

  voltage_input_dq_out_axi_fb_1 <= voltage_input_dq_out_axi_fb_1_sig;

  currents_dq_out_0 <= currents_dq_out_0_sig;

  currents_dq_out_1 <= currents_dq_out_1_sig;

  theta_el_out <= theta_el_out_sig;

END rtl;

