;redcode
;assert 1
	SPL 0, <-22
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @161, 103
	SUB #0, 0
	SUB #0, 0
	SLT 0, @62
	SUB @121, @-6
	MOV -7, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT @270, 1
	SUB 0, 50
	SPL <121, #-36
	SUB @121, @-6
	SUB @121, @-6
	SUB <0, -0
	SUB 100, 70
	SUB 100, 110
	ADD <0, -0
	SUB <0, -0
	SUB <0, -0
	SUB <0, -0
	SUB 100, 70
	DAT #10, #11
	SUB 100, 70
	SUB @121, 106
	SUB @121, 106
	SUB 100, 110
	SUB 100, 110
	SUB @127, 106
	ADD @270, 1
	SUB @127, 100
	SUB 100, 110
	ADD 270, 60
	ADD 270, 60
	SLT #0, @0
	SLT @130, 9
	MOV #-7, <-20
	MOV -7, <-20
	SPL 0, <-22
	SUB @127, 100
	SUB @127, 100
	SPL 0, <-22
	SLT #0, @0
	ADD 3, @221
	SLT #0, @0
	CMP -7, <-420
	ADD 3, @221
