// Seed: 379301929
module module_0;
  logic id_1;
  ;
  assign module_2.id_4 = 0;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    input wand id_1,
    input supply0 id_2,
    input supply0 id_3,
    output logic id_4
);
  assign id_4 = "" < id_1;
  if (1) begin : LABEL_0
    always @(*) begin : LABEL_1
      id_4 = id_1;
    end
  end
  module_0 modCall_1 ();
  wor  id_6;
  wire id_7;
  ;
  assign id_6 = id_3 ? -1 : -1'h0 - id_1;
endmodule
module module_2 #(
    parameter id_4 = 32'd52
);
  tri1  id_1 = id_1;
  wire  id_2;
  logic id_3;
  module_0 modCall_1 ();
  parameter id_4 = -1;
  assign id_3 = id_3[id_4];
  assign id_3 = id_1;
  assign id_1 = -1;
endmodule
