Active-HDL 9.1.2353.4205  2016-10-09 21:31:34

Elaboration top modules:
VHDL Configuration            testbench_for_variant1


------------------------------------------------------------------------------------------------
Entity      | Architecture    | Library | Info | Compiler Version         | Compilation Options
------------------------------------------------------------------------------------------------
variant1_tb | tb_architecture | lab2    |      | 9.1.2353.4205  (Windows) | -O3
variant1    | variant1        | lab2    |      | 9.1.2353.4205  (Windows) | -O3
Inv         | inv             | lab2    |      | 9.1.2353.4205  (Windows) | -O3
Or2         | or2             | lab2    |      | 9.1.2353.4205  (Windows) | -O3
and2        | and2            | lab2    |      | 9.1.2353.4205  (Windows) | -O3
And3        | and3            | lab2    |      | 9.1.2353.4205  (Windows) | -O3
------------------------------------------------------------------------------------------------

------------------------------------------------------------------------------------------------
VHDL Configuration            | Library | Info | Compiler Version         | Compilation Options
------------------------------------------------------------------------------------------------
testbench_for_variant1        | lab2    |      | 9.1.2353.4205  (Windows) | -O3
------------------------------------------------------------------------------------------------

------------------------------------------------------------------------------------------------
VHDL Package                  | Library | Info | Compiler Version         | Compilation Options
------------------------------------------------------------------------------------------------
standard                      | std     |      |                          | <unavailable>
TEXTIO                        | std     |      | 9.1.2353.4205  (Windows) |  -2008
std_logic_1164                | ieee    |      | 9.1.2353.4205  (Windows) |  -2008
------------------------------------------------------------------------------------------------

------------------------------------------------------------------------------------------------
Library                       | Comment
------------------------------------------------------------------------------------------------
ieee                          | Standard IEEE packages library
lab2                          | None
std                           | Standard VHDL library
------------------------------------------------------------------------------------------------


Simulation Options: asim +access +r TESTBENCH_FOR_variant1

