#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Mon Dec 24 23:44:11 2018
# Process ID: 3536
# Current directory: C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/design_main_seg7_wrapper_0_0_synth_1
# Command line: vivado.exe -log design_main_seg7_wrapper_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_main_seg7_wrapper_0_0.tcl
# Log file: C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/design_main_seg7_wrapper_0_0_synth_1/design_main_seg7_wrapper_0_0.vds
# Journal file: C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/design_main_seg7_wrapper_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_main_seg7_wrapper_0_0.tcl -notrace
Command: synth_design -top design_main_seg7_wrapper_0_0 -part xc7a35tcpg236-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4052 
WARNING: [Synth 8-2142] illegal initial value of input port x_h for module seg7display ignored [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_seg7_wrapper_0_0/ipshared/f667/src/seg7display.v:26]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 402.199 ; gain = 109.660
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_main_seg7_wrapper_0_0' [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_seg7_wrapper_0_0/synth/design_main_seg7_wrapper_0_0.vhd:78]
INFO: [Synth 8-3491] module 'seg7_wrapper' declared at 'c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ipshared/20d8/src/seg7_wrapper.vhd:14' bound to instance 'U0' of component 'seg7_wrapper' [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_seg7_wrapper_0_0/synth/design_main_seg7_wrapper_0_0.vhd:113]
INFO: [Synth 8-638] synthesizing module 'seg7_wrapper' [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ipshared/20d8/src/seg7_wrapper.vhd:36]
INFO: [Synth 8-3491] module 'seg7' declared at 'c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ipshared/20d8/src/seg7.vhd:14' bound to instance 'seg7_i' of component 'seg7' [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ipshared/20d8/src/seg7_wrapper.vhd:59]
INFO: [Synth 8-638] synthesizing module 'seg7' [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ipshared/20d8/src/seg7.vhd:40]
INFO: [Synth 8-3491] module 'seg7_bin2BCD_0_0' declared at 'c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_seg7_wrapper_0_0/src/seg7_bin2BCD_0_0/synth/seg7_bin2BCD_0_0.v:57' bound to instance 'bin2BCD_0' of component 'seg7_bin2BCD_0_0' [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ipshared/20d8/src/seg7.vhd:203]
INFO: [Synth 8-6157] synthesizing module 'seg7_bin2BCD_0_0' [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_seg7_wrapper_0_0/src/seg7_bin2BCD_0_0/synth/seg7_bin2BCD_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'bin2BCD' [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_seg7_wrapper_0_0/ipshared/6569/src/bin2BCD.v:8]
	Parameter DELAY bound to: 10 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_seg7_wrapper_0_0/ipshared/6569/src/bin2BCD.v:19]
INFO: [Synth 8-6155] done synthesizing module 'bin2BCD' (1#1) [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_seg7_wrapper_0_0/ipshared/6569/src/bin2BCD.v:8]
INFO: [Synth 8-6155] done synthesizing module 'seg7_bin2BCD_0_0' (2#1) [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_seg7_wrapper_0_0/src/seg7_bin2BCD_0_0/synth/seg7_bin2BCD_0_0.v:57]
INFO: [Synth 8-3491] module 'seg7_bin2BCD_0_1' declared at 'c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_seg7_wrapper_0_0/src/seg7_bin2BCD_0_1/synth/seg7_bin2BCD_0_1.v:57' bound to instance 'bin2BCD_1' of component 'seg7_bin2BCD_0_1' [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ipshared/20d8/src/seg7.vhd:220]
INFO: [Synth 8-6157] synthesizing module 'seg7_bin2BCD_0_1' [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_seg7_wrapper_0_0/src/seg7_bin2BCD_0_1/synth/seg7_bin2BCD_0_1.v:57]
INFO: [Synth 8-6155] done synthesizing module 'seg7_bin2BCD_0_1' (3#1) [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_seg7_wrapper_0_0/src/seg7_bin2BCD_0_1/synth/seg7_bin2BCD_0_1.v:57]
INFO: [Synth 8-3491] module 'seg7_bin2BCD_1_0' declared at 'c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_seg7_wrapper_0_0/src/seg7_bin2BCD_1_0/synth/seg7_bin2BCD_1_0.v:57' bound to instance 'bin2BCD_2' of component 'seg7_bin2BCD_1_0' [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ipshared/20d8/src/seg7.vhd:237]
INFO: [Synth 8-6157] synthesizing module 'seg7_bin2BCD_1_0' [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_seg7_wrapper_0_0/src/seg7_bin2BCD_1_0/synth/seg7_bin2BCD_1_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'seg7_bin2BCD_1_0' (4#1) [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_seg7_wrapper_0_0/src/seg7_bin2BCD_1_0/synth/seg7_bin2BCD_1_0.v:57]
INFO: [Synth 8-3491] module 'seg7_seg7display_0_0' declared at 'c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_seg7_wrapper_0_0/src/seg7_seg7display_0_0/synth/seg7_seg7display_0_0.v:57' bound to instance 'seg7display_0' of component 'seg7_seg7display_0_0' [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ipshared/20d8/src/seg7.vhd:254]
INFO: [Synth 8-6157] synthesizing module 'seg7_seg7display_0_0' [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_seg7_wrapper_0_0/src/seg7_seg7display_0_0/synth/seg7_seg7display_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'seg7display' [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_seg7_wrapper_0_0/ipshared/f667/src/seg7display.v:21]
	Parameter MODULES bound to: 1 - type: integer 
	Parameter DP_0 bound to: 1 - type: integer 
	Parameter DP_1 bound to: 1 - type: integer 
	Parameter DP_2 bound to: 1 - type: integer 
	Parameter DP_3 bound to: 1 - type: integer 
	Parameter DP_4 bound to: 1 - type: integer 
	Parameter DP_5 bound to: 1 - type: integer 
	Parameter DP_6 bound to: 1 - type: integer 
	Parameter DP_7 bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_seg7_wrapper_0_0/ipshared/f667/src/seg7display.v:66]
INFO: [Synth 8-226] default block is never used [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_seg7_wrapper_0_0/ipshared/f667/src/seg7display.v:81]
WARNING: [Synth 8-3848] Net dp_h in module/entity seg7display does not have driver. [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_seg7_wrapper_0_0/ipshared/f667/src/seg7display.v:33]
INFO: [Synth 8-6155] done synthesizing module 'seg7display' (5#1) [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_seg7_wrapper_0_0/ipshared/f667/src/seg7display.v:21]
INFO: [Synth 8-6155] done synthesizing module 'seg7_seg7display_0_0' (6#1) [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_seg7_wrapper_0_0/src/seg7_seg7display_0_0/synth/seg7_seg7display_0_0.v:57]
INFO: [Synth 8-3491] module 'seg7_xlconcat_1_0' declared at 'c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_seg7_wrapper_0_0/src/seg7_xlconcat_1_0/synth/seg7_xlconcat_1_0.v:58' bound to instance 'xlconcat_1' of component 'seg7_xlconcat_1_0' [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ipshared/20d8/src/seg7.vhd:263]
INFO: [Synth 8-6157] synthesizing module 'seg7_xlconcat_1_0' [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_seg7_wrapper_0_0/src/seg7_xlconcat_1_0/synth/seg7_xlconcat_1_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_1_xlconcat' [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_seg7_wrapper_0_0/ipshared/2f66/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 4 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 16 - type: integer 
	Parameter NUM_PORTS bound to: 13 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_1_xlconcat' (7#1) [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_seg7_wrapper_0_0/ipshared/2f66/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'seg7_xlconcat_1_0' (8#1) [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_seg7_wrapper_0_0/src/seg7_xlconcat_1_0/synth/seg7_xlconcat_1_0.v:58]
INFO: [Synth 8-3491] module 'seg7_xlconstant_0_0' declared at 'c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_seg7_wrapper_0_0/src/seg7_xlconstant_0_0/synth/seg7_xlconstant_0_0.v:57' bound to instance 'xlconstant_0' of component 'seg7_xlconstant_0_0' [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ipshared/20d8/src/seg7.vhd:280]
INFO: [Synth 8-6157] synthesizing module 'seg7_xlconstant_0_0' [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_seg7_wrapper_0_0/src/seg7_xlconstant_0_0/synth/seg7_xlconstant_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_4_xlconstant' [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_seg7_wrapper_0_0/ipshared/2fc9/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 0 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_4_xlconstant' (9#1) [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_seg7_wrapper_0_0/ipshared/2fc9/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'seg7_xlconstant_0_0' (10#1) [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_seg7_wrapper_0_0/src/seg7_xlconstant_0_0/synth/seg7_xlconstant_0_0.v:57]
INFO: [Synth 8-3491] module 'seg7_xlconstant_1_0' declared at 'c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_seg7_wrapper_0_0/src/seg7_xlconstant_1_0/synth/seg7_xlconstant_1_0.v:57' bound to instance 'xlconstant_1' of component 'seg7_xlconstant_1_0' [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ipshared/20d8/src/seg7.vhd:284]
INFO: [Synth 8-6157] synthesizing module 'seg7_xlconstant_1_0' [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_seg7_wrapper_0_0/src/seg7_xlconstant_1_0/synth/seg7_xlconstant_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_4_xlconstant__parameterized0' [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_seg7_wrapper_0_0/ipshared/2fc9/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 0 - type: integer 
	Parameter CONST_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_4_xlconstant__parameterized0' (10#1) [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_seg7_wrapper_0_0/ipshared/2fc9/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'seg7_xlconstant_1_0' (11#1) [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_seg7_wrapper_0_0/src/seg7_xlconstant_1_0/synth/seg7_xlconstant_1_0.v:57]
INFO: [Synth 8-3491] module 'seg7_xup_and_vector_0_1' declared at 'c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_seg7_wrapper_0_0/src/seg7_xup_and_vector_0_1/synth/seg7_xup_and_vector_0_1.v:57' bound to instance 'xup_and_vector_0' of component 'seg7_xup_and_vector_0_1' [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ipshared/20d8/src/seg7.vhd:288]
INFO: [Synth 8-6157] synthesizing module 'seg7_xup_and_vector_0_1' [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_seg7_wrapper_0_0/src/seg7_xup_and_vector_0_1/synth/seg7_xup_and_vector_0_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'xup_and_vector' [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_seg7_wrapper_0_0/ipshared/fd06/src/xup_and_vector.v:5]
	Parameter SIZE bound to: 7 - type: integer 
	Parameter DELAY bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xup_and_vector' (12#1) [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_seg7_wrapper_0_0/ipshared/fd06/src/xup_and_vector.v:5]
INFO: [Synth 8-6155] done synthesizing module 'seg7_xup_and_vector_0_1' (13#1) [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_seg7_wrapper_0_0/src/seg7_xup_and_vector_0_1/synth/seg7_xup_and_vector_0_1.v:57]
INFO: [Synth 8-256] done synthesizing module 'seg7' (14#1) [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ipshared/20d8/src/seg7.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'seg7_wrapper' (15#1) [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ipshared/20d8/src/seg7_wrapper.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'design_main_seg7_wrapper_0_0' (16#1) [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_seg7_wrapper_0_0/synth/design_main_seg7_wrapper_0_0.vhd:78]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In13[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In14[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In15[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In16[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In17[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In18[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In19[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In20[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In21[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In22[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In23[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In24[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In25[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In26[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In27[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In28[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In29[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In30[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In31[0]
WARNING: [Synth 8-3331] design seg7display has unconnected port dp_h
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 436.043 ; gain = 143.504
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 436.043 ; gain = 143.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 436.043 ; gain = 143.504
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_seg7_wrapper_0_0/src/seg7_ooc.xdc] for cell 'U0/seg7_i'
Finished Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_seg7_wrapper_0_0/src/seg7_ooc.xdc] for cell 'U0/seg7_i'
Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_seg7_wrapper_0_0/src/Basys3_Master1.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_seg7_wrapper_0_0/src/Basys3_Master1.xdc] for cell 'U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_seg7_wrapper_0_0/src/Basys3_Master1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_main_seg7_wrapper_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_main_seg7_wrapper_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/design_main_seg7_wrapper_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/design_main_seg7_wrapper_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 758.480 ; gain = 1.379
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 758.480 ; gain = 465.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 758.480 ; gain = 465.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0/seg7_i/xlconstant_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/seg7_i/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/seg7_i/seg7display_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/seg7_i/bin2BCD_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/seg7_i/xlconcat_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/seg7_i/xup_and_vector_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/seg7_i/bin2BCD_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/seg7_i/bin2BCD_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0. (constraint file  {C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/design_main_seg7_wrapper_0_0_synth_1/dont_touch.xdc}, line 33).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 758.480 ; gain = 465.941
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'dp_l_reg' [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_seg7_wrapper_0_0/ipshared/f667/src/seg7display.v:121]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 758.480 ; gain = 465.941
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module bin2BCD 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module seg7display 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\seg7_i/seg7display_0 /\inst/dp_l_reg )
INFO: [Synth 8-3332] Sequential element (inst/dp_l_reg) is unused and will be removed from module seg7_seg7display_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 758.480 ; gain = 465.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-----------------+------------+---------------+----------------+
|Module Name      | RTL Object | Depth x Width | Implemented As | 
+-----------------+------------+---------------+----------------+
|bin2BCD          | y          | 32x6          | LUT            | 
|seg7_bin2BCD_0_0 | inst/y     | 32x6          | LUT            | 
|seg7_bin2BCD_0_1 | inst/y     | 32x6          | LUT            | 
|seg7_bin2BCD_1_0 | inst/y     | 32x6          | LUT            | 
+-----------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 765.930 ; gain = 473.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 775.539 ; gain = 483.000
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 775.539 ; gain = 483.000
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 775.539 ; gain = 483.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 775.539 ; gain = 483.000
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 775.539 ; gain = 483.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 775.539 ; gain = 483.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 775.539 ; gain = 483.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 775.539 ; gain = 483.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     5|
|2     |LUT1   |     1|
|3     |LUT2   |    11|
|4     |LUT4   |    10|
|5     |LUT5   |     3|
|6     |LUT6   |    16|
|7     |FDRE   |    24|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------+------------------------+------+
|      |Instance               |Module                  |Cells |
+------+-----------------------+------------------------+------+
|1     |top                    |                        |    70|
|2     |  U0                   |seg7_wrapper            |    70|
|3     |    seg7_i             |seg7                    |    70|
|4     |      bin2BCD_0        |seg7_bin2BCD_0_0        |     6|
|5     |      bin2BCD_1        |seg7_bin2BCD_0_1        |     6|
|6     |      bin2BCD_2        |seg7_bin2BCD_1_0        |     6|
|7     |      seg7display_0    |seg7_seg7display_0_0    |    45|
|8     |        inst           |seg7display             |    45|
|9     |      xlconcat_1       |seg7_xlconcat_1_0       |     0|
|10    |      xlconstant_0     |seg7_xlconstant_0_0     |     0|
|11    |      xlconstant_1     |seg7_xlconstant_1_0     |     0|
|12    |      xup_and_vector_0 |seg7_xup_and_vector_0_1 |     7|
|13    |        inst           |xup_and_vector          |     7|
+------+-----------------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 775.539 ; gain = 483.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 775.539 ; gain = 160.563
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 775.539 ; gain = 483.000
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
61 Infos, 23 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 787.504 ; gain = 506.438
INFO: [Common 17-1381] The checkpoint 'C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/design_main_seg7_wrapper_0_0_synth_1/design_main_seg7_wrapper_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_seg7_wrapper_0_0/design_main_seg7_wrapper_0_0.xci
INFO: [Coretcl 2-1174] Renamed 12 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/design_main_seg7_wrapper_0_0_synth_1/design_main_seg7_wrapper_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_main_seg7_wrapper_0_0_utilization_synth.rpt -pb design_main_seg7_wrapper_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 787.504 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Dec 24 23:45:01 2018...
