Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sun Jun 30 18:10:03 2024
| Host         : LAPTOP-VRI1VQ46 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file neorv32_test_setup_diego_control_sets_placed.rpt
| Design       : neorv32_test_setup_diego
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    71 |
|    Minimum number of control sets                        |    71 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   210 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    71 |
| >= 0 to < 4        |    10 |
| >= 4 to < 6        |     9 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     2 |
| >= 16              |    41 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              59 |           43 |
| No           | No                    | Yes                    |             584 |          222 |
| No           | Yes                   | No                     |              40 |           13 |
| Yes          | No                    | No                     |             119 |           39 |
| Yes          | No                    | Yes                    |            1001 |          338 |
| Yes          | Yes                   | No                     |             187 |           56 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------+----------------+--------------+
|               Clock Signal              |                                                                                Enable Signal                                                                                |                         Set/Reset Signal                         | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------+----------------+--------------+
|  UUT/inst_cont/uut1_Filter/OUTPUT_reg_1 |                                                                                                                                                                             | UUT/inst_cont/uut1_Filter/OUTPUT_reg_0                           |                1 |              1 |         1.00 |
|  UUT/inst_cont/uut2_Filter/OUTPUT_reg_4 |                                                                                                                                                                             | UUT/inst_cont/uut2_Filter/OUTPUT_reg_3                           |                1 |              1 |         1.00 |
|  UUT/inst_cont/uut2_Filter/OUTPUT_reg_2 |                                                                                                                                                                             | UUT/inst_cont/uut2_Filter/OUTPUT_reg_1                           |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG                    | UUT/inst_cont/PWM_INST/uut_pwm_decod/state[2]_P_i_1_n_0                                                                                                                     | UUT/inst_cont/uut2_Filter/OUTPUT_reg_4                           |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG                    | UUT/inst_cont/PWM_INST/uut_pwm_decod/state[2]_P_i_1_n_0                                                                                                                     | UUT/inst_cont/uut2_Filter/OUTPUT_reg_2                           |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG                    |                                                                                                                                                                             | UUT/inst_cont/uut1_Filter/OUTPUT_reg_0                           |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG                    |                                                                                                                                                                             | UUT/inst_cont/uut2_Filter/OUTPUT_reg_3                           |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG                    |                                                                                                                                                                             | UUT/inst_cont/uut2_Filter/OUTPUT_reg_1                           |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG                    | UUT/inst_cont/PWM_INST/uut_pwm_decod/state[2]_P_i_1_n_0                                                                                                                     | UUT/inst_cont/uut1_Filter/OUTPUT_reg_1                           |                1 |              1 |         1.00 |
|  inst_cont/CLK100Hz                     |                                                                                                                                                                             |                                                                  |                2 |              2 |         1.00 |
|  CLK100MHZ_IBUF_BUFG                    | UUT/inst_cont/uut3_Filter/count[3]_i_2__1_n_0                                                                                                                               | UUT/inst_cont/uut3_Filter/uut/SR[0]                              |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG                    | UUT/inst_cont/uut2_Filter/count[3]_i_2__0_n_0                                                                                                                               | UUT/inst_cont/uut2_Filter/uut/SR[0]                              |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG                    | UUT/inst_cont/uut1_Filter/sel                                                                                                                                               | UUT/inst_cont/uut1_Filter/uut/SR[0]                              |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG                    | neorv32_top_inst/io_system.neorv32_uart0_inst_true.neorv32_uart0_inst/rx_engine[bitcnt][3]_i_1_n_0                                                                          | neorv32_top_inst/rstn_sys                                        |                1 |              4 |         4.00 |
|  inst_cont/CLK100Hz                     |                                                                                                                                                                             | UUT/inst_cont/HALL_INST/uut_PID_TIME/AR[0]                       |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG                    | neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/FSM_sequential_execute_engine_reg[state][2][0]              | neorv32_top_inst/rstn_sys                                        |                3 |              4 |         1.33 |
|  CLK100MHZ_IBUF_BUFG                    | CPU_RESETN_IBUF                                                                                                                                                             |                                                                  |                3 |              5 |         1.67 |
|  CLK100MHZ_IBUF_BUFG                    | neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/ctrl[cnt]                                    | neorv32_top_inst/rstn_sys                                        |                2 |              5 |         2.50 |
| ~CLK100MHZ_IBUF_BUFG                    |                                                                                                                                                                             | UUT/inst_cont/HALL_INST/uut_PID_TIME/AR[0]                       |                2 |              5 |         2.50 |
|  CLK100MHZ_IBUF_BUFG                    | neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mcause]0                                                                                    | neorv32_top_inst/rstn_sys                                        |                2 |              6 |         3.00 |
|  CLK100MHZ_IBUF_BUFG                    | neorv32_top_inst/io_system.neorv32_uart0_inst_true.neorv32_uart0_inst/rx_engine_fifo_inst/we                                                                                |                                                                  |                1 |              8 |         8.00 |
|  CLK100MHZ_IBUF_BUFG                    | neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/r_pnt_reg[0][0]                                                                                         |                                                                  |                5 |              8 |         1.60 |
|  CLK100MHZ_IBUF_BUFG                    | neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/E[1]                                                        | neorv32_top_inst/rstn_sys                                        |                2 |              8 |         4.00 |
|  CLK100MHZ_IBUF_BUFG                    | neorv32_top_inst/io_system.neorv32_uart0_inst_true.neorv32_uart0_inst/rx_engine[sreg][9]_i_1_n_0                                                                            | neorv32_top_inst/rstn_sys                                        |                2 |              9 |         4.50 |
|  CLK100MHZ_IBUF_BUFG                    | neorv32_top_inst/io_system.neorv32_uart0_inst_true.neorv32_uart0_inst/rx_engine[baudcnt][9]_i_1_n_0                                                                         | neorv32_top_inst/rstn_sys                                        |                5 |             10 |         2.00 |
|  CLK100MHZ_IBUF_BUFG                    | neorv32_top_inst/io_system.neorv32_uart0_inst_true.neorv32_uart0_inst/tx_engine[baudcnt][9]_i_1_n_0                                                                         | neorv32_top_inst/rstn_sys                                        |                3 |             10 |         3.33 |
|  inst_cont/CLK100Hz                     | UUT/inst_cont/pid_top_inst/PIDGen_inst/pout[10]_i_1_n_0                                                                                                                     |                                                                  |                4 |             11 |         2.75 |
|  CLK100MHZ_IBUF_BUFG                    | neorv32_top_inst/io_system.neorv32_uart0_inst_true.neorv32_uart0_inst/tx_engine[bitcnt][3]_i_1_n_0                                                                          | neorv32_top_inst/rstn_sys                                        |                2 |             13 |         6.50 |
|  inst_cont/CLK100Hz                     | UUT/inst_cont/pid_top_inst/PIDGen_inst/q2[31]_i_1_n_0                                                                                                                       |                                                                  |                4 |             15 |         3.75 |
|  inst_cont/CLK100Hz                     | UUT/inst_cont/pid_top_inst/PIDGen_inst/ek2[31]_i_2_n_0                                                                                                                      | UUT/inst_cont/pid_top_inst/PIDGen_inst/ek2[31]_i_1_n_0           |                4 |             15 |         3.75 |
|  inst_cont/CLK100Hz                     | UUT/inst_cont/pid_top_inst/RampGen_inst/p_0_in                                                                                                                              | UUT/inst_cont/HALL_INST/uut_PID_TIME/AR[0]                       |                5 |             16 |         3.20 |
|  CLK100MHZ_IBUF_BUFG                    | neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/csr[mie_firq]                                                                                       | neorv32_top_inst/rstn_sys                                        |                7 |             16 |         2.29 |
|  CLK100MHZ_IBUF_BUFG                    |                                                                                                                                                                             | UUT/inst_cont/DISPLAY_INST/gestion_digsel/counter[16]_i_1__1_n_0 |                5 |             17 |         3.40 |
|  inst_cont/CLK100Hz                     | UUT/inst_cont/pid_top_inst/PIDGen_inst/sAdc[19]_i_1_n_0                                                                                                                     |                                                                  |                5 |             18 |         3.60 |
|  CLK100MHZ_IBUF_BUFG                    | UUT/inst_cont/HALL_INST/uut_PID_TIME/rpm_v                                                                                                                                  | UUT/inst_cont/HALL_INST/uut_PID_TIME/AR[0]                       |                3 |             18 |         6.00 |
|  CLK100MHZ_IBUF_BUFG                    | UUT/inst_cont/HALL_INST/uut_PID_TIME/count_per_rev_frec0                                                                                                                    |                                                                  |                4 |             18 |         4.50 |
|  CLK100MHZ_IBUF_BUFG                    | UUT/inst_cont/uut/delayed_vector                                                                                                                                            | UUT/inst_cont/HALL_INST/uut_PID_TIME/AR[0]                       |                6 |             18 |         3.00 |
|  CLK100MHZ_IBUF_BUFG                    |                                                                                                                                                                             | UUT/inst_cont/gen/clear                                          |                5 |             20 |         4.00 |
|  CLK100MHZ_IBUF_BUFG                    | neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/ctrl[prsc]                                                                                              | neorv32_top_inst/rstn_sys                                        |                7 |             21 |         3.00 |
|  CLK100MHZ_IBUF_BUFG                    | neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/ipb[we][0]                                                  |                                                                  |                3 |             24 |         8.00 |
|  CLK100MHZ_IBUF_BUFG                    | neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[1].prefetch_buffer_inst/keeper_reg[err][0]                                          |                                                                  |                3 |             24 |         8.00 |
|  CLK100MHZ_IBUF_BUFG                    | UUT/inst_cont/HALL_INST/uut_PID_TIME/avg_count                                                                                                                              | UUT/inst_cont/HALL_INST/uut_PID_TIME/AR[0]                       |                9 |             29 |         3.22 |
|  CLK100MHZ_IBUF_BUFG                    | neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/csr[mtvec][31]_i_1_n_0                                                                              | neorv32_top_inst/rstn_sys                                        |               12 |             31 |         2.58 |
|  CLK100MHZ_IBUF_BUFG                    | neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mepc]0                                                                                      | neorv32_top_inst/rstn_sys                                        |               15 |             31 |         2.07 |
|  CLK100MHZ_IBUF_BUFG                    | neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine[link_pc][31]_i_1_n_0                                                                 | neorv32_top_inst/rstn_sys                                        |               12 |             31 |         2.58 |
|  CLK100MHZ_IBUF_BUFG                    | neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine[next_pc]                                                                             | neorv32_top_inst/rstn_sys                                        |               16 |             31 |         1.94 |
|  CLK100MHZ_IBUF_BUFG                    | neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/fetch_engine[pc]                                                                                    | neorv32_top_inst/rstn_sys                                        |               15 |             31 |         2.07 |
|  CLK100MHZ_IBUF_BUFG                    | neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/E[0]                                                        | neorv32_top_inst/rstn_sys                                        |                7 |             32 |         4.57 |
|  inst_cont/CLK100Hz                     | UUT/inst_cont/pid_top_inst/PIDGen_inst/uk_aux[31]_i_2_n_0                                                                                                                   | UUT/inst_cont/pid_top_inst/PIDGen_inst/uk_aux[31]_i_1_n_0        |                8 |             32 |         4.00 |
|  inst_cont/CLK100Hz                     | UUT/inst_cont/pid_top_inst/PIDGen_inst/ek1[31]_i_2_n_0                                                                                                                      | UUT/inst_cont/pid_top_inst/PIDGen_inst/ek1[31]_i_1_n_0           |               14 |             32 |         2.29 |
|  inst_cont/CLK100Hz                     | UUT/inst_cont/pid_top_inst/PIDGen_inst/ek[31]_i_2_n_0                                                                                                                       | UUT/inst_cont/pid_top_inst/PIDGen_inst/ek[31]_i_1_n_0            |                8 |             32 |         4.00 |
|  inst_cont/CLK100Hz                     | UUT/inst_cont/pid_top_inst/RampGen_inst/count[0]_i_1_n_0                                                                                                                    | UUT/inst_cont/HALL_INST/uut_PID_TIME/AR[0]                       |                8 |             32 |         4.00 |
|  CLK100MHZ_IBUF_BUFG                    | neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/bus_req_o_reg[rw]_7[0]                                                                                  | neorv32_top_inst/rstn_sys                                        |               11 |             32 |         2.91 |
|  CLK100MHZ_IBUF_BUFG                    | neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/bus_req_o_reg[rw]_8[0]                                                                                  | neorv32_top_inst/rstn_sys                                        |               10 |             32 |         3.20 |
|  inst_cont/CLK100Hz                     | UUT/inst_cont/pid_top_inst/PIDGen_inst/uk1[31]_i_2_n_0                                                                                                                      | UUT/inst_cont/pid_top_inst/PIDGen_inst/uk1[31]_i_1_n_0           |               13 |             32 |         2.46 |
|  CLK100MHZ_IBUF_BUFG                    | UUT/inst_cont/HALL_INST/uut_PID_TIME/Q[0]                                                                                                                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/AR[0]                       |                5 |             32 |         6.40 |
|  CLK100MHZ_IBUF_BUFG                    | UUT/inst_cont/HALL_INST/uut_PID_TIME/pulse_count                                                                                                                            | UUT/inst_cont/HALL_INST/uut_PID_TIME/AR[0]                       |                5 |             32 |         6.40 |
|  CLK100MHZ_IBUF_BUFG                    | UUT/inst_cont/HALL_INST/uut_PID_TIME/total                                                                                                                                  | UUT/inst_cont/HALL_INST/uut_PID_TIME/AR[0]                       |                5 |             32 |         6.40 |
|  CLK100MHZ_IBUF_BUFG                    | neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/csr[mscratch][31]_i_1_n_0                                                                           | neorv32_top_inst/rstn_sys                                        |               14 |             32 |         2.29 |
|  inst_cont/CLK100Hz                     | UUT/inst_cont/pid_top_inst/PIDGen_inst/uk[31]_i_2_n_0                                                                                                                       | UUT/inst_cont/pid_top_inst/PIDGen_inst/uk[31]_i_1_n_0            |                6 |             32 |         5.33 |
|  CLK100MHZ_IBUF_BUFG                    | neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/div[sign_mod]                                | neorv32_top_inst/rstn_sys                                        |                9 |             33 |         3.67 |
|  CLK100MHZ_IBUF_BUFG                    | UUT/inst_cont/HALL_INST/uut_PID_TIME/count_per_rev0                                                                                                                         |                                                                  |               13 |             36 |         2.77 |
|  CLK100MHZ_IBUF_BUFG                    | neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_shifter_inst/shifter[sreg]                                                               | neorv32_top_inst/rstn_sys                                        |               18 |             37 |         2.06 |
|  CLK100MHZ_IBUF_BUFG                    |                                                                                                                                                                             | UUT/inst_cont/HALL_INST/uut_PID_TIME/AR[0]                       |               16 |             46 |         2.88 |
|  CLK100MHZ_IBUF_BUFG                    |                                                                                                                                                                             |                                                                  |               41 |             57 |         1.39 |
|  CLK100MHZ_IBUF_BUFG                    | neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/csr[mtval]                                                                                          | neorv32_top_inst/rstn_sys                                        |               23 |             64 |         2.78 |
|  CLK100MHZ_IBUF_BUFG                    | neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/div[quotient]                                | neorv32_top_inst/rstn_sys                                        |               27 |             64 |         2.37 |
|  CLK100MHZ_IBUF_BUFG                    | neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/multiplier_core_serial.mul[prod][63]_i_1_n_0 | neorv32_top_inst/rstn_sys                                        |               17 |             64 |         3.76 |
|  CLK100MHZ_IBUF_BUFG                    | neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[1].prefetch_buffer_inst/execute_engine[pc_we]                                       | neorv32_top_inst/rstn_sys                                        |               31 |             68 |         2.19 |
|  CLK100MHZ_IBUF_BUFG                    | neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/FSM_sequential_execute_engine_reg[state][2]_0[0]                                                    | neorv32_top_inst/rstn_sys                                        |               16 |             70 |         4.38 |
|  CLK100MHZ_IBUF_BUFG                    |                                                                                                                                                                             | neorv32_top_inst/rstn_sys                                        |              200 |            526 |         2.63 |
+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------+----------------+--------------+


