

================================================================
== Vitis HLS Report for 'top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1334'
================================================================
* Date:           Mon Jan 26 23:11:31 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.277 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |     1027|     1027|  10.270 us|  10.270 us|  1025|  1025|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name               |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_109_12_VITIS_LOOP_110_13  |     1025|     1025|         3|          1|          1|  1024|       yes|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    238|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    2|       0|    104|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     72|    -|
|Register         |        -|    -|     100|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    2|     100|    414|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+-----------------------+---------+----+---+----+-----+
    |           Instance          |         Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------------+-----------------------+---------+----+---+----+-----+
    |mul_24s_24s_48_1_1_U5372     |mul_24s_24s_48_1_1     |        0|   2|  0|  39|    0|
    |sparsemux_27_6_24_1_1_U5373  |sparsemux_27_6_24_1_1  |        0|   0|  0|  65|    0|
    +-----------------------------+-----------------------+---------+----+---+----+-----+
    |Total                        |                       |        0|   2|  0| 104|    0|
    +-----------------------------+-----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln109_4_fu_346_p2      |         +|   0|  0|  16|           9|           1|
    |add_ln109_fu_330_p2        |         +|   0|  0|  18|          11|           1|
    |add_ln110_fu_467_p2        |         +|   0|  0|  14|           7|           5|
    |add_ln112_fu_535_p2        |         +|   0|  0|  31|          24|          24|
    |and_ln112_24_fu_555_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln112_25_fu_617_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln112_26_fu_631_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln112_27_fu_655_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln112_28_fu_661_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln112_29_fu_679_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln109_fu_324_p2       |      icmp|   0|  0|  19|          11|          12|
    |icmp_ln112_13_fu_577_p2    |      icmp|   0|  0|  14|           7|           2|
    |icmp_ln112_14_fu_591_p2    |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln112_15_fu_597_p2    |      icmp|   0|  0|  15|           8|           1|
    |or_ln112_8_fu_643_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln112_9_fu_693_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln112_fu_667_p2         |        or|   0|  0|   2|           1|           1|
    |select_ln109_fu_372_p3     |    select|   0|  0|   8|           1|           9|
    |select_ln110_fu_360_p3     |    select|   0|  0|   6|           1|           3|
    |select_ln112_16_fu_603_p3  |    select|   0|  0|   2|           1|           1|
    |select_ln112_17_fu_623_p3  |    select|   0|  0|   2|           1|           1|
    |select_ln112_18_fu_685_p3  |    select|   0|  0|  24|           1|          23|
    |select_ln112_19_fu_699_p3  |    select|   0|  0|  24|           1|          24|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |xor_ln112_20_fu_549_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln112_21_fu_611_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln112_22_fu_637_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln112_23_fu_649_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln112_24_fu_673_p2     |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 238|         106|         130|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load                  |   9|          2|    9|         18|
    |ap_sig_allocacmp_indvar_flatten251_load  |   9|          2|   11|         22|
    |ap_sig_allocacmp_j_load                  |   9|          2|    7|         14|
    |i_fu_190                                 |   9|          2|    9|         18|
    |indvar_flatten251_fu_194                 |   9|          2|   11|         22|
    |j_fu_186                                 |   9|          2|    7|         14|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    |  72|         16|   56|        112|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_fu_190                          |   9|   0|    9|          0|
    |indvar_flatten251_fu_194          |  11|   0|   11|          0|
    |j_fu_186                          |   7|   0|    7|          0|
    |select_ln112_19_reg_747           |  24|   0|   24|          0|
    |tmp_61_reg_742                    |  24|   0|   24|          0|
    |zext_ln112_reg_732                |  10|   0|   64|         54|
    |zext_ln112_reg_732_pp0_iter1_reg  |  10|   0|   64|         54|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 100|   0|  208|        108|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------------------------------+-----+-----+------------+-----------------------------------------------------------+--------------+
|                           RTL Ports                          | Dir | Bits|  Protocol  |                       Source Object                       |    C Type    |
+--------------------------------------------------------------+-----+-----+------------+-----------------------------------------------------------+--------------+
|ap_clk                                                        |   in|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1334|  return value|
|ap_rst                                                        |   in|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1334|  return value|
|ap_start                                                      |   in|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1334|  return value|
|ap_done                                                       |  out|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1334|  return value|
|ap_idle                                                       |  out|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1334|  return value|
|ap_ready                                                      |  out|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1334|  return value|
|C_4_address0                                                  |  out|   10|   ap_memory|                                                        C_4|         array|
|C_4_ce0                                                       |  out|    1|   ap_memory|                                                        C_4|         array|
|C_4_we0                                                       |  out|    1|   ap_memory|                                                        C_4|         array|
|C_4_d0                                                        |  out|   24|   ap_memory|                                                        C_4|         array|
|scale_4_reload                                                |   in|   24|     ap_none|                                             scale_4_reload|        scalar|
|scale_8_reload                                                |   in|   24|     ap_none|                                             scale_8_reload|        scalar|
|scale_12_reload                                               |   in|   24|     ap_none|                                            scale_12_reload|        scalar|
|scale_16_reload                                               |   in|   24|     ap_none|                                            scale_16_reload|        scalar|
|scale_20_reload                                               |   in|   24|     ap_none|                                            scale_20_reload|        scalar|
|scale_24_reload                                               |   in|   24|     ap_none|                                            scale_24_reload|        scalar|
|scale_28_reload                                               |   in|   24|     ap_none|                                            scale_28_reload|        scalar|
|scale_32_reload                                               |   in|   24|     ap_none|                                            scale_32_reload|        scalar|
|scale_36_reload                                               |   in|   24|     ap_none|                                            scale_36_reload|        scalar|
|scale_40_reload                                               |   in|   24|     ap_none|                                            scale_40_reload|        scalar|
|scale_44_reload                                               |   in|   24|     ap_none|                                            scale_44_reload|        scalar|
|scale_48_reload                                               |   in|   24|     ap_none|                                            scale_48_reload|        scalar|
|scale_52_reload                                               |   in|   24|     ap_none|                                            scale_52_reload|        scalar|
|top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_address0  |  out|   10|   ap_memory|        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0       |  out|    1|   ap_memory|        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_q0        |   in|   24|   ap_memory|        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5|         array|
+--------------------------------------------------------------+-----+-----+------------+-----------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.21>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [top.cpp:110]   --->   Operation 6 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [top.cpp:109]   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten251 = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten251' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_15, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_14, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_13, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_12, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_11, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_10, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_9, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_8, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_7, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_6, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_5, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_4, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_3, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_2, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_1, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_0, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%scale_52_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_52_reload"   --->   Operation 26 'read' 'scale_52_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%scale_48_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_48_reload"   --->   Operation 27 'read' 'scale_48_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%scale_44_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_44_reload"   --->   Operation 28 'read' 'scale_44_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%scale_40_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_40_reload"   --->   Operation 29 'read' 'scale_40_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%scale_36_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_36_reload"   --->   Operation 30 'read' 'scale_36_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%scale_32_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_32_reload"   --->   Operation 31 'read' 'scale_32_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%scale_28_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_28_reload"   --->   Operation 32 'read' 'scale_28_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%scale_24_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_24_reload"   --->   Operation 33 'read' 'scale_24_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%scale_20_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_20_reload"   --->   Operation 34 'read' 'scale_20_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%scale_16_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_16_reload"   --->   Operation 35 'read' 'scale_16_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%scale_12_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_12_reload"   --->   Operation 36 'read' 'scale_12_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%scale_8_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_8_reload"   --->   Operation 37 'read' 'scale_8_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%scale_4_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_4_reload"   --->   Operation 38 'read' 'scale_4_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.48ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten251"   --->   Operation 39 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 40 [1/1] (0.48ns)   --->   "%store_ln109 = store i9 0, i9 %i" [top.cpp:109]   --->   Operation 40 'store' 'store_ln109' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 41 [1/1] (0.48ns)   --->   "%store_ln110 = store i7 4, i7 %j" [top.cpp:110]   --->   Operation 41 'store' 'store_ln110' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body119.4"   --->   Operation 42 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%indvar_flatten251_load = load i11 %indvar_flatten251" [top.cpp:109]   --->   Operation 43 'load' 'indvar_flatten251_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.94ns)   --->   "%icmp_ln109 = icmp_eq  i11 %indvar_flatten251_load, i11 1024" [top.cpp:109]   --->   Operation 44 'icmp' 'icmp_ln109' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.94ns)   --->   "%add_ln109 = add i11 %indvar_flatten251_load, i11 1" [top.cpp:109]   --->   Operation 45 'add' 'add_ln109' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln109 = br i1 %icmp_ln109, void %for.inc135.4, void %for.body119.5.preheader.exitStub" [top.cpp:109]   --->   Operation 46 'br' 'br_ln109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%j_load = load i7 %j" [top.cpp:109]   --->   Operation 47 'load' 'j_load' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%i_load = load i9 %i" [top.cpp:109]   --->   Operation 48 'load' 'i_load' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln109 = trunc i7 %j_load" [top.cpp:109]   --->   Operation 49 'trunc' 'trunc_ln109' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.92ns)   --->   "%add_ln109_4 = add i9 %i_load, i9 1" [top.cpp:109]   --->   Operation 50 'add' 'add_ln109_4' <Predicate = (!icmp_ln109)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %j_load, i32 6" [top.cpp:110]   --->   Operation 51 'bitselect' 'tmp' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.44ns)   --->   "%select_ln110 = select i1 %tmp, i6 4, i6 %trunc_ln109" [top.cpp:110]   --->   Operation 52 'select' 'select_ln110' <Predicate = (!icmp_ln109)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln109 = zext i6 %select_ln110" [top.cpp:109]   --->   Operation 53 'zext' 'zext_ln109' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.45ns)   --->   "%select_ln109 = select i1 %tmp, i9 %add_ln109_4, i9 %i_load" [top.cpp:109]   --->   Operation 54 'select' 'select_ln109' <Predicate = (!icmp_ln109)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln110 = trunc i9 %select_ln109" [top.cpp:110]   --->   Operation 55 'trunc' 'trunc_ln110' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%lshr_ln110_4 = partselect i2 @_ssdm_op_PartSelect.i2.i6.i32.i32, i6 %select_ln110, i32 4, i32 5" [top.cpp:110]   --->   Operation 56 'partselect' 'lshr_ln110_4' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln110, i2 %lshr_ln110_4" [top.cpp:112]   --->   Operation 57 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln112 = zext i10 %tmp_s" [top.cpp:112]   --->   Operation 58 'zext' 'zext_ln112' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5, i64 0, i64 %zext_ln112" [top.cpp:112]   --->   Operation 59 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_addr' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 60 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_load = load i10 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_addr" [top.cpp:112]   --->   Operation 60 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_load' <Predicate = (!icmp_ln109)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 61 [1/1] (0.81ns)   --->   "%tmp_61 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.13i24.i24.i6, i6 4, i24 %scale_4_reload_read, i6 8, i24 %scale_8_reload_read, i6 12, i24 %scale_12_reload_read, i6 16, i24 %scale_16_reload_read, i6 20, i24 %scale_20_reload_read, i6 24, i24 %scale_24_reload_read, i6 28, i24 %scale_28_reload_read, i6 32, i24 %scale_32_reload_read, i6 36, i24 %scale_36_reload_read, i6 40, i24 %scale_40_reload_read, i6 44, i24 %scale_44_reload_read, i6 48, i24 %scale_48_reload_read, i6 52, i24 %scale_52_reload_read, i24 0, i6 %select_ln110" [top.cpp:112]   --->   Operation 61 'sparsemux' 'tmp_61' <Predicate = (!icmp_ln109)> <Delay = 0.81> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.88ns)   --->   "%add_ln110 = add i7 %zext_ln109, i7 16" [top.cpp:110]   --->   Operation 62 'add' 'add_ln110' <Predicate = (!icmp_ln109)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.48ns)   --->   "%store_ln109 = store i11 %add_ln109, i11 %indvar_flatten251" [top.cpp:109]   --->   Operation 63 'store' 'store_ln109' <Predicate = (!icmp_ln109)> <Delay = 0.48>
ST_1 : Operation 64 [1/1] (0.48ns)   --->   "%store_ln109 = store i9 %select_ln109, i9 %i" [top.cpp:109]   --->   Operation 64 'store' 'store_ln109' <Predicate = (!icmp_ln109)> <Delay = 0.48>
ST_1 : Operation 65 [1/1] (0.48ns)   --->   "%store_ln110 = store i7 %add_ln110, i7 %j" [top.cpp:110]   --->   Operation 65 'store' 'store_ln110' <Predicate = (!icmp_ln109)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 7.27>
ST_2 : Operation 66 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_load = load i10 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_addr" [top.cpp:112]   --->   Operation 66 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln112_8 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_load" [top.cpp:112]   --->   Operation 67 'sext' 'sext_ln112_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln112_9 = sext i24 %tmp_61" [top.cpp:112]   --->   Operation 68 'sext' 'sext_ln112_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (3.38ns)   --->   "%mul_ln112 = mul i48 %sext_ln112_9, i48 %sext_ln112_8" [top.cpp:112]   --->   Operation 69 'mul' 'mul_ln112' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_124 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln112, i32 47" [top.cpp:112]   --->   Operation 70 'bitselect' 'tmp_124' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln112_4 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln112, i32 16, i32 39" [top.cpp:112]   --->   Operation 71 'partselect' 'trunc_ln112_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_125 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln112, i32 15" [top.cpp:112]   --->   Operation 72 'bitselect' 'tmp_125' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node and_ln112_24)   --->   "%tmp_126 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln112, i32 39" [top.cpp:112]   --->   Operation 73 'bitselect' 'tmp_126' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln112_4 = zext i1 %tmp_125" [top.cpp:112]   --->   Operation 74 'zext' 'zext_ln112_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (1.10ns)   --->   "%add_ln112 = add i24 %trunc_ln112_4, i24 %zext_ln112_4" [top.cpp:112]   --->   Operation 75 'add' 'add_ln112' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_127 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln112, i32 23" [top.cpp:112]   --->   Operation 76 'bitselect' 'tmp_127' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node and_ln112_24)   --->   "%xor_ln112_20 = xor i1 %tmp_127, i1 1" [top.cpp:112]   --->   Operation 77 'xor' 'xor_ln112_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln112_24 = and i1 %tmp_126, i1 %xor_ln112_20" [top.cpp:112]   --->   Operation 78 'and' 'and_ln112_24' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node and_ln112_28)   --->   "%tmp_128 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln112, i32 40" [top.cpp:112]   --->   Operation 79 'bitselect' 'tmp_128' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_62 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln112, i32 41" [top.cpp:112]   --->   Operation 80 'partselect' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.89ns)   --->   "%icmp_ln112_13 = icmp_eq  i7 %tmp_62, i7 127" [top.cpp:112]   --->   Operation 81 'icmp' 'icmp_ln112_13' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_63 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln112, i32 40" [top.cpp:112]   --->   Operation 82 'partselect' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.90ns)   --->   "%icmp_ln112_14 = icmp_eq  i8 %tmp_63, i8 255" [top.cpp:112]   --->   Operation 83 'icmp' 'icmp_ln112_14' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.90ns)   --->   "%icmp_ln112_15 = icmp_eq  i8 %tmp_63, i8 0" [top.cpp:112]   --->   Operation 84 'icmp' 'icmp_ln112_15' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node and_ln112_27)   --->   "%select_ln112_16 = select i1 %and_ln112_24, i1 %icmp_ln112_14, i1 %icmp_ln112_15" [top.cpp:112]   --->   Operation 85 'select' 'select_ln112_16' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node and_ln112_28)   --->   "%xor_ln112_21 = xor i1 %tmp_128, i1 1" [top.cpp:112]   --->   Operation 86 'xor' 'xor_ln112_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node and_ln112_28)   --->   "%and_ln112_25 = and i1 %icmp_ln112_13, i1 %xor_ln112_21" [top.cpp:112]   --->   Operation 87 'and' 'and_ln112_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node and_ln112_28)   --->   "%select_ln112_17 = select i1 %and_ln112_24, i1 %and_ln112_25, i1 %icmp_ln112_14" [top.cpp:112]   --->   Operation 88 'select' 'select_ln112_17' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node or_ln112_9)   --->   "%and_ln112_26 = and i1 %and_ln112_24, i1 %icmp_ln112_14" [top.cpp:112]   --->   Operation 89 'and' 'and_ln112_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node and_ln112_27)   --->   "%xor_ln112_22 = xor i1 %select_ln112_16, i1 1" [top.cpp:112]   --->   Operation 90 'xor' 'xor_ln112_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node and_ln112_27)   --->   "%or_ln112_8 = or i1 %tmp_127, i1 %xor_ln112_22" [top.cpp:112]   --->   Operation 91 'or' 'or_ln112_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node and_ln112_27)   --->   "%xor_ln112_23 = xor i1 %tmp_124, i1 1" [top.cpp:112]   --->   Operation 92 'xor' 'xor_ln112_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln112_27 = and i1 %or_ln112_8, i1 %xor_ln112_23" [top.cpp:112]   --->   Operation 93 'and' 'and_ln112_27' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln112_28 = and i1 %tmp_127, i1 %select_ln112_17" [top.cpp:112]   --->   Operation 94 'and' 'and_ln112_28' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node or_ln112_9)   --->   "%or_ln112 = or i1 %and_ln112_26, i1 %and_ln112_28" [top.cpp:112]   --->   Operation 95 'or' 'or_ln112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node or_ln112_9)   --->   "%xor_ln112_24 = xor i1 %or_ln112, i1 1" [top.cpp:112]   --->   Operation 96 'xor' 'xor_ln112_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node or_ln112_9)   --->   "%and_ln112_29 = and i1 %tmp_124, i1 %xor_ln112_24" [top.cpp:112]   --->   Operation 97 'and' 'and_ln112_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln112_19)   --->   "%select_ln112_18 = select i1 %and_ln112_27, i24 8388607, i24 8388608" [top.cpp:112]   --->   Operation 98 'select' 'select_ln112_18' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln112_9 = or i1 %and_ln112_27, i1 %and_ln112_29" [top.cpp:112]   --->   Operation 99 'or' 'or_ln112_9' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln112_19 = select i1 %or_ln112_9, i24 %select_ln112_18, i24 %add_ln112" [top.cpp:112]   --->   Operation 100 'select' 'select_ln112_19' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 107 'ret' 'ret_ln0' <Predicate = (icmp_ln109)> <Delay = 0.48>

State 3 <SV = 2> <Delay = 1.35>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_109_12_VITIS_LOOP_110_13_str"   --->   Operation 101 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 102 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%specpipeline_ln111 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_8" [top.cpp:111]   --->   Operation 103 'specpipeline' 'specpipeline_ln111' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%C_4_addr = getelementptr i24 %C_4, i64 0, i64 %zext_ln112" [top.cpp:112]   --->   Operation 104 'getelementptr' 'C_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln112 = store i24 %select_ln112_19, i10 %C_4_addr" [top.cpp:112]   --->   Operation 105 'store' 'store_ln112' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln110 = br void %for.body119.4" [top.cpp:110]   --->   Operation 106 'br' 'br_ln110' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ C_15]:  wired=1; compound=1; hidden=1; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ C_14]:  wired=1; compound=1; hidden=1; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ C_13]:  wired=1; compound=1; hidden=1; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ C_12]:  wired=1; compound=1; hidden=1; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ C_11]:  wired=1; compound=1; hidden=1; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ C_10]:  wired=1; compound=1; hidden=1; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ C_9]:  wired=1; compound=1; hidden=1; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ C_8]:  wired=1; compound=1; hidden=1; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ C_7]:  wired=1; compound=1; hidden=1; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ C_6]:  wired=1; compound=1; hidden=1; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ C_5]:  wired=1; compound=1; hidden=1; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ C_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ C_3]:  wired=1; compound=1; hidden=1; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ C_2]:  wired=1; compound=1; hidden=1; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ C_1]:  wired=1; compound=1; hidden=1; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ C_0]:  wired=1; compound=1; hidden=1; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ scale_4_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ scale_8_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ scale_12_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ scale_16_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ scale_20_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ scale_24_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ scale_28_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ scale_32_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ scale_36_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ scale_40_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ scale_44_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ scale_48_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ scale_52_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                                                        (alloca           ) [ 0100]
i                                                        (alloca           ) [ 0100]
indvar_flatten251                                        (alloca           ) [ 0100]
specmemcore_ln0                                          (specmemcore      ) [ 0000]
specinterface_ln0                                        (specinterface    ) [ 0000]
specinterface_ln0                                        (specinterface    ) [ 0000]
specinterface_ln0                                        (specinterface    ) [ 0000]
specinterface_ln0                                        (specinterface    ) [ 0000]
specinterface_ln0                                        (specinterface    ) [ 0000]
specinterface_ln0                                        (specinterface    ) [ 0000]
specinterface_ln0                                        (specinterface    ) [ 0000]
specinterface_ln0                                        (specinterface    ) [ 0000]
specinterface_ln0                                        (specinterface    ) [ 0000]
specinterface_ln0                                        (specinterface    ) [ 0000]
specinterface_ln0                                        (specinterface    ) [ 0000]
specinterface_ln0                                        (specinterface    ) [ 0000]
specinterface_ln0                                        (specinterface    ) [ 0000]
specinterface_ln0                                        (specinterface    ) [ 0000]
specinterface_ln0                                        (specinterface    ) [ 0000]
specinterface_ln0                                        (specinterface    ) [ 0000]
scale_52_reload_read                                     (read             ) [ 0000]
scale_48_reload_read                                     (read             ) [ 0000]
scale_44_reload_read                                     (read             ) [ 0000]
scale_40_reload_read                                     (read             ) [ 0000]
scale_36_reload_read                                     (read             ) [ 0000]
scale_32_reload_read                                     (read             ) [ 0000]
scale_28_reload_read                                     (read             ) [ 0000]
scale_24_reload_read                                     (read             ) [ 0000]
scale_20_reload_read                                     (read             ) [ 0000]
scale_16_reload_read                                     (read             ) [ 0000]
scale_12_reload_read                                     (read             ) [ 0000]
scale_8_reload_read                                      (read             ) [ 0000]
scale_4_reload_read                                      (read             ) [ 0000]
store_ln0                                                (store            ) [ 0000]
store_ln109                                              (store            ) [ 0000]
store_ln110                                              (store            ) [ 0000]
br_ln0                                                   (br               ) [ 0000]
indvar_flatten251_load                                   (load             ) [ 0000]
icmp_ln109                                               (icmp             ) [ 0110]
add_ln109                                                (add              ) [ 0000]
br_ln109                                                 (br               ) [ 0000]
j_load                                                   (load             ) [ 0000]
i_load                                                   (load             ) [ 0000]
trunc_ln109                                              (trunc            ) [ 0000]
add_ln109_4                                              (add              ) [ 0000]
tmp                                                      (bitselect        ) [ 0000]
select_ln110                                             (select           ) [ 0000]
zext_ln109                                               (zext             ) [ 0000]
select_ln109                                             (select           ) [ 0000]
trunc_ln110                                              (trunc            ) [ 0000]
lshr_ln110_4                                             (partselect       ) [ 0000]
tmp_s                                                    (bitconcatenate   ) [ 0000]
zext_ln112                                               (zext             ) [ 0111]
top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_addr (getelementptr    ) [ 0110]
tmp_61                                                   (sparsemux        ) [ 0110]
add_ln110                                                (add              ) [ 0000]
store_ln109                                              (store            ) [ 0000]
store_ln109                                              (store            ) [ 0000]
store_ln110                                              (store            ) [ 0000]
top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_load (load             ) [ 0000]
sext_ln112_8                                             (sext             ) [ 0000]
sext_ln112_9                                             (sext             ) [ 0000]
mul_ln112                                                (mul              ) [ 0000]
tmp_124                                                  (bitselect        ) [ 0000]
trunc_ln112_4                                            (partselect       ) [ 0000]
tmp_125                                                  (bitselect        ) [ 0000]
tmp_126                                                  (bitselect        ) [ 0000]
zext_ln112_4                                             (zext             ) [ 0000]
add_ln112                                                (add              ) [ 0000]
tmp_127                                                  (bitselect        ) [ 0000]
xor_ln112_20                                             (xor              ) [ 0000]
and_ln112_24                                             (and              ) [ 0000]
tmp_128                                                  (bitselect        ) [ 0000]
tmp_62                                                   (partselect       ) [ 0000]
icmp_ln112_13                                            (icmp             ) [ 0000]
tmp_63                                                   (partselect       ) [ 0000]
icmp_ln112_14                                            (icmp             ) [ 0000]
icmp_ln112_15                                            (icmp             ) [ 0000]
select_ln112_16                                          (select           ) [ 0000]
xor_ln112_21                                             (xor              ) [ 0000]
and_ln112_25                                             (and              ) [ 0000]
select_ln112_17                                          (select           ) [ 0000]
and_ln112_26                                             (and              ) [ 0000]
xor_ln112_22                                             (xor              ) [ 0000]
or_ln112_8                                               (or               ) [ 0000]
xor_ln112_23                                             (xor              ) [ 0000]
and_ln112_27                                             (and              ) [ 0000]
and_ln112_28                                             (and              ) [ 0000]
or_ln112                                                 (or               ) [ 0000]
xor_ln112_24                                             (xor              ) [ 0000]
and_ln112_29                                             (and              ) [ 0000]
select_ln112_18                                          (select           ) [ 0000]
or_ln112_9                                               (or               ) [ 0000]
select_ln112_19                                          (select           ) [ 0101]
specloopname_ln0                                         (specloopname     ) [ 0000]
speclooptripcount_ln0                                    (speclooptripcount) [ 0000]
specpipeline_ln111                                       (specpipeline     ) [ 0000]
C_4_addr                                                 (getelementptr    ) [ 0000]
store_ln112                                              (store            ) [ 0000]
br_ln110                                                 (br               ) [ 0000]
ret_ln0                                                  (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="C_15">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_15"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="C_14">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_14"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="C_13">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_13"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="C_12">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_12"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="C_11">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_11"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="C_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_10"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="C_9">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_9"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="C_8">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_8"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="C_7">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_7"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="C_6">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_6"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="C_5">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_5"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="C_4">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="C_3">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="C_2">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="C_1">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="C_0">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_0"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="scale_4_reload">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_4_reload"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="scale_8_reload">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_8_reload"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="scale_12_reload">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_12_reload"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="scale_16_reload">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_16_reload"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="scale_20_reload">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_20_reload"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="scale_24_reload">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_24_reload"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="scale_28_reload">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_28_reload"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="scale_32_reload">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_32_reload"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="scale_36_reload">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_36_reload"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="scale_40_reload">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_40_reload"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="scale_44_reload">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_44_reload"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="scale_48_reload">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_48_reload"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="scale_52_reload">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_52_reload"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i24"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i7.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i6.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.13i24.i24.i6"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i48.i32"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i48.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i24.i32"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i48.i32"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i48.i32"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_109_12_VITIS_LOOP_110_13_str"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="186" class="1004" name="j_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="i_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="indvar_flatten251_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten251/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="scale_52_reload_read_read_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="24" slack="0"/>
<pin id="200" dir="0" index="1" bw="24" slack="0"/>
<pin id="201" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_52_reload_read/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="scale_48_reload_read_read_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="24" slack="0"/>
<pin id="206" dir="0" index="1" bw="24" slack="0"/>
<pin id="207" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_48_reload_read/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="scale_44_reload_read_read_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="24" slack="0"/>
<pin id="212" dir="0" index="1" bw="24" slack="0"/>
<pin id="213" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_44_reload_read/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="scale_40_reload_read_read_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="24" slack="0"/>
<pin id="218" dir="0" index="1" bw="24" slack="0"/>
<pin id="219" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_40_reload_read/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="scale_36_reload_read_read_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="24" slack="0"/>
<pin id="224" dir="0" index="1" bw="24" slack="0"/>
<pin id="225" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_36_reload_read/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="scale_32_reload_read_read_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="24" slack="0"/>
<pin id="230" dir="0" index="1" bw="24" slack="0"/>
<pin id="231" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_32_reload_read/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="scale_28_reload_read_read_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="24" slack="0"/>
<pin id="236" dir="0" index="1" bw="24" slack="0"/>
<pin id="237" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_28_reload_read/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="scale_24_reload_read_read_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="24" slack="0"/>
<pin id="242" dir="0" index="1" bw="24" slack="0"/>
<pin id="243" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_24_reload_read/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="scale_20_reload_read_read_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="24" slack="0"/>
<pin id="248" dir="0" index="1" bw="24" slack="0"/>
<pin id="249" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_20_reload_read/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="scale_16_reload_read_read_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="24" slack="0"/>
<pin id="254" dir="0" index="1" bw="24" slack="0"/>
<pin id="255" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_16_reload_read/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="scale_12_reload_read_read_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="24" slack="0"/>
<pin id="260" dir="0" index="1" bw="24" slack="0"/>
<pin id="261" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_12_reload_read/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="scale_8_reload_read_read_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="24" slack="0"/>
<pin id="266" dir="0" index="1" bw="24" slack="0"/>
<pin id="267" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_8_reload_read/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="scale_4_reload_read_read_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="24" slack="0"/>
<pin id="272" dir="0" index="1" bw="24" slack="0"/>
<pin id="273" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_4_reload_read/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_addr_gep_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="24" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="0" index="2" bw="10" slack="0"/>
<pin id="280" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_addr/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="grp_access_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="10" slack="0"/>
<pin id="285" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="286" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="287" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_load/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="C_4_addr_gep_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="24" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="0" index="2" bw="10" slack="2"/>
<pin id="293" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_4_addr/3 "/>
</bind>
</comp>

<comp id="296" class="1004" name="store_ln112_access_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="10" slack="0"/>
<pin id="298" dir="0" index="1" bw="24" slack="1"/>
<pin id="299" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="300" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln112/3 "/>
</bind>
</comp>

<comp id="302" class="1004" name="mul_ln112_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="24" slack="0"/>
<pin id="304" dir="0" index="1" bw="24" slack="0"/>
<pin id="305" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln112/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="store_ln0_store_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="0"/>
<pin id="308" dir="0" index="1" bw="11" slack="0"/>
<pin id="309" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="311" class="1004" name="store_ln109_store_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="0"/>
<pin id="313" dir="0" index="1" bw="9" slack="0"/>
<pin id="314" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln109/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="store_ln110_store_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="4" slack="0"/>
<pin id="318" dir="0" index="1" bw="7" slack="0"/>
<pin id="319" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln110/1 "/>
</bind>
</comp>

<comp id="321" class="1004" name="indvar_flatten251_load_load_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="11" slack="0"/>
<pin id="323" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten251_load/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="icmp_ln109_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="11" slack="0"/>
<pin id="326" dir="0" index="1" bw="11" slack="0"/>
<pin id="327" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln109/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="add_ln109_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="11" slack="0"/>
<pin id="332" dir="0" index="1" bw="1" slack="0"/>
<pin id="333" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln109/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="j_load_load_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="7" slack="0"/>
<pin id="338" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="339" class="1004" name="i_load_load_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="9" slack="0"/>
<pin id="341" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="trunc_ln109_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="7" slack="0"/>
<pin id="344" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln109/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="add_ln109_4_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="9" slack="0"/>
<pin id="348" dir="0" index="1" bw="1" slack="0"/>
<pin id="349" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln109_4/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="tmp_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="0"/>
<pin id="354" dir="0" index="1" bw="7" slack="0"/>
<pin id="355" dir="0" index="2" bw="4" slack="0"/>
<pin id="356" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="select_ln110_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="0"/>
<pin id="362" dir="0" index="1" bw="6" slack="0"/>
<pin id="363" dir="0" index="2" bw="6" slack="0"/>
<pin id="364" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln110/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="zext_ln109_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="6" slack="0"/>
<pin id="370" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln109/1 "/>
</bind>
</comp>

<comp id="372" class="1004" name="select_ln109_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="0"/>
<pin id="374" dir="0" index="1" bw="9" slack="0"/>
<pin id="375" dir="0" index="2" bw="9" slack="0"/>
<pin id="376" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln109/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="trunc_ln110_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="9" slack="0"/>
<pin id="382" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln110/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="lshr_ln110_4_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="2" slack="0"/>
<pin id="386" dir="0" index="1" bw="6" slack="0"/>
<pin id="387" dir="0" index="2" bw="4" slack="0"/>
<pin id="388" dir="0" index="3" bw="4" slack="0"/>
<pin id="389" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln110_4/1 "/>
</bind>
</comp>

<comp id="394" class="1004" name="tmp_s_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="10" slack="0"/>
<pin id="396" dir="0" index="1" bw="8" slack="0"/>
<pin id="397" dir="0" index="2" bw="2" slack="0"/>
<pin id="398" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="402" class="1004" name="zext_ln112_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="10" slack="0"/>
<pin id="404" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112/1 "/>
</bind>
</comp>

<comp id="407" class="1004" name="tmp_61_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="24" slack="0"/>
<pin id="409" dir="0" index="1" bw="6" slack="0"/>
<pin id="410" dir="0" index="2" bw="24" slack="0"/>
<pin id="411" dir="0" index="3" bw="6" slack="0"/>
<pin id="412" dir="0" index="4" bw="24" slack="0"/>
<pin id="413" dir="0" index="5" bw="6" slack="0"/>
<pin id="414" dir="0" index="6" bw="24" slack="0"/>
<pin id="415" dir="0" index="7" bw="6" slack="0"/>
<pin id="416" dir="0" index="8" bw="24" slack="0"/>
<pin id="417" dir="0" index="9" bw="6" slack="0"/>
<pin id="418" dir="0" index="10" bw="24" slack="0"/>
<pin id="419" dir="0" index="11" bw="6" slack="0"/>
<pin id="420" dir="0" index="12" bw="24" slack="0"/>
<pin id="421" dir="0" index="13" bw="6" slack="0"/>
<pin id="422" dir="0" index="14" bw="24" slack="0"/>
<pin id="423" dir="0" index="15" bw="6" slack="0"/>
<pin id="424" dir="0" index="16" bw="24" slack="0"/>
<pin id="425" dir="0" index="17" bw="6" slack="0"/>
<pin id="426" dir="0" index="18" bw="24" slack="0"/>
<pin id="427" dir="0" index="19" bw="6" slack="0"/>
<pin id="428" dir="0" index="20" bw="24" slack="0"/>
<pin id="429" dir="0" index="21" bw="6" slack="0"/>
<pin id="430" dir="0" index="22" bw="24" slack="0"/>
<pin id="431" dir="0" index="23" bw="6" slack="0"/>
<pin id="432" dir="0" index="24" bw="24" slack="0"/>
<pin id="433" dir="0" index="25" bw="6" slack="0"/>
<pin id="434" dir="0" index="26" bw="24" slack="0"/>
<pin id="435" dir="0" index="27" bw="24" slack="0"/>
<pin id="436" dir="0" index="28" bw="6" slack="0"/>
<pin id="437" dir="1" index="29" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_61/1 "/>
</bind>
</comp>

<comp id="467" class="1004" name="add_ln110_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="6" slack="0"/>
<pin id="469" dir="0" index="1" bw="6" slack="0"/>
<pin id="470" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln110/1 "/>
</bind>
</comp>

<comp id="473" class="1004" name="store_ln109_store_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="11" slack="0"/>
<pin id="475" dir="0" index="1" bw="11" slack="0"/>
<pin id="476" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln109/1 "/>
</bind>
</comp>

<comp id="478" class="1004" name="store_ln109_store_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="9" slack="0"/>
<pin id="480" dir="0" index="1" bw="9" slack="0"/>
<pin id="481" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln109/1 "/>
</bind>
</comp>

<comp id="483" class="1004" name="store_ln110_store_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="7" slack="0"/>
<pin id="485" dir="0" index="1" bw="7" slack="0"/>
<pin id="486" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln110/1 "/>
</bind>
</comp>

<comp id="488" class="1004" name="sext_ln112_8_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="24" slack="0"/>
<pin id="490" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln112_8/2 "/>
</bind>
</comp>

<comp id="493" class="1004" name="sext_ln112_9_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="24" slack="1"/>
<pin id="495" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln112_9/2 "/>
</bind>
</comp>

<comp id="497" class="1004" name="tmp_124_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="1" slack="0"/>
<pin id="499" dir="0" index="1" bw="48" slack="0"/>
<pin id="500" dir="0" index="2" bw="7" slack="0"/>
<pin id="501" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_124/2 "/>
</bind>
</comp>

<comp id="505" class="1004" name="trunc_ln112_4_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="24" slack="0"/>
<pin id="507" dir="0" index="1" bw="48" slack="0"/>
<pin id="508" dir="0" index="2" bw="6" slack="0"/>
<pin id="509" dir="0" index="3" bw="7" slack="0"/>
<pin id="510" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln112_4/2 "/>
</bind>
</comp>

<comp id="515" class="1004" name="tmp_125_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="1" slack="0"/>
<pin id="517" dir="0" index="1" bw="48" slack="0"/>
<pin id="518" dir="0" index="2" bw="5" slack="0"/>
<pin id="519" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_125/2 "/>
</bind>
</comp>

<comp id="523" class="1004" name="tmp_126_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="1" slack="0"/>
<pin id="525" dir="0" index="1" bw="48" slack="0"/>
<pin id="526" dir="0" index="2" bw="7" slack="0"/>
<pin id="527" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_126/2 "/>
</bind>
</comp>

<comp id="531" class="1004" name="zext_ln112_4_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="1" slack="0"/>
<pin id="533" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112_4/2 "/>
</bind>
</comp>

<comp id="535" class="1004" name="add_ln112_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="24" slack="0"/>
<pin id="537" dir="0" index="1" bw="1" slack="0"/>
<pin id="538" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln112/2 "/>
</bind>
</comp>

<comp id="541" class="1004" name="tmp_127_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="1" slack="0"/>
<pin id="543" dir="0" index="1" bw="24" slack="0"/>
<pin id="544" dir="0" index="2" bw="6" slack="0"/>
<pin id="545" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_127/2 "/>
</bind>
</comp>

<comp id="549" class="1004" name="xor_ln112_20_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="1" slack="0"/>
<pin id="551" dir="0" index="1" bw="1" slack="0"/>
<pin id="552" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln112_20/2 "/>
</bind>
</comp>

<comp id="555" class="1004" name="and_ln112_24_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="1" slack="0"/>
<pin id="557" dir="0" index="1" bw="1" slack="0"/>
<pin id="558" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln112_24/2 "/>
</bind>
</comp>

<comp id="561" class="1004" name="tmp_128_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="1" slack="0"/>
<pin id="563" dir="0" index="1" bw="48" slack="0"/>
<pin id="564" dir="0" index="2" bw="7" slack="0"/>
<pin id="565" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_128/2 "/>
</bind>
</comp>

<comp id="569" class="1004" name="tmp_62_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="7" slack="0"/>
<pin id="571" dir="0" index="1" bw="48" slack="0"/>
<pin id="572" dir="0" index="2" bw="7" slack="0"/>
<pin id="573" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_62/2 "/>
</bind>
</comp>

<comp id="577" class="1004" name="icmp_ln112_13_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="7" slack="0"/>
<pin id="579" dir="0" index="1" bw="7" slack="0"/>
<pin id="580" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln112_13/2 "/>
</bind>
</comp>

<comp id="583" class="1004" name="tmp_63_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="8" slack="0"/>
<pin id="585" dir="0" index="1" bw="48" slack="0"/>
<pin id="586" dir="0" index="2" bw="7" slack="0"/>
<pin id="587" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_63/2 "/>
</bind>
</comp>

<comp id="591" class="1004" name="icmp_ln112_14_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="8" slack="0"/>
<pin id="593" dir="0" index="1" bw="8" slack="0"/>
<pin id="594" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln112_14/2 "/>
</bind>
</comp>

<comp id="597" class="1004" name="icmp_ln112_15_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="8" slack="0"/>
<pin id="599" dir="0" index="1" bw="8" slack="0"/>
<pin id="600" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln112_15/2 "/>
</bind>
</comp>

<comp id="603" class="1004" name="select_ln112_16_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="1" slack="0"/>
<pin id="605" dir="0" index="1" bw="1" slack="0"/>
<pin id="606" dir="0" index="2" bw="1" slack="0"/>
<pin id="607" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln112_16/2 "/>
</bind>
</comp>

<comp id="611" class="1004" name="xor_ln112_21_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="1" slack="0"/>
<pin id="613" dir="0" index="1" bw="1" slack="0"/>
<pin id="614" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln112_21/2 "/>
</bind>
</comp>

<comp id="617" class="1004" name="and_ln112_25_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="1" slack="0"/>
<pin id="619" dir="0" index="1" bw="1" slack="0"/>
<pin id="620" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln112_25/2 "/>
</bind>
</comp>

<comp id="623" class="1004" name="select_ln112_17_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="1" slack="0"/>
<pin id="625" dir="0" index="1" bw="1" slack="0"/>
<pin id="626" dir="0" index="2" bw="1" slack="0"/>
<pin id="627" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln112_17/2 "/>
</bind>
</comp>

<comp id="631" class="1004" name="and_ln112_26_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="1" slack="0"/>
<pin id="633" dir="0" index="1" bw="1" slack="0"/>
<pin id="634" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln112_26/2 "/>
</bind>
</comp>

<comp id="637" class="1004" name="xor_ln112_22_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="1" slack="0"/>
<pin id="639" dir="0" index="1" bw="1" slack="0"/>
<pin id="640" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln112_22/2 "/>
</bind>
</comp>

<comp id="643" class="1004" name="or_ln112_8_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="1" slack="0"/>
<pin id="645" dir="0" index="1" bw="1" slack="0"/>
<pin id="646" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln112_8/2 "/>
</bind>
</comp>

<comp id="649" class="1004" name="xor_ln112_23_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="1" slack="0"/>
<pin id="651" dir="0" index="1" bw="1" slack="0"/>
<pin id="652" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln112_23/2 "/>
</bind>
</comp>

<comp id="655" class="1004" name="and_ln112_27_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="1" slack="0"/>
<pin id="657" dir="0" index="1" bw="1" slack="0"/>
<pin id="658" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln112_27/2 "/>
</bind>
</comp>

<comp id="661" class="1004" name="and_ln112_28_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="1" slack="0"/>
<pin id="663" dir="0" index="1" bw="1" slack="0"/>
<pin id="664" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln112_28/2 "/>
</bind>
</comp>

<comp id="667" class="1004" name="or_ln112_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="1" slack="0"/>
<pin id="669" dir="0" index="1" bw="1" slack="0"/>
<pin id="670" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln112/2 "/>
</bind>
</comp>

<comp id="673" class="1004" name="xor_ln112_24_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="1" slack="0"/>
<pin id="675" dir="0" index="1" bw="1" slack="0"/>
<pin id="676" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln112_24/2 "/>
</bind>
</comp>

<comp id="679" class="1004" name="and_ln112_29_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="1" slack="0"/>
<pin id="681" dir="0" index="1" bw="1" slack="0"/>
<pin id="682" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln112_29/2 "/>
</bind>
</comp>

<comp id="685" class="1004" name="select_ln112_18_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="1" slack="0"/>
<pin id="687" dir="0" index="1" bw="24" slack="0"/>
<pin id="688" dir="0" index="2" bw="24" slack="0"/>
<pin id="689" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln112_18/2 "/>
</bind>
</comp>

<comp id="693" class="1004" name="or_ln112_9_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="1" slack="0"/>
<pin id="695" dir="0" index="1" bw="1" slack="0"/>
<pin id="696" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln112_9/2 "/>
</bind>
</comp>

<comp id="699" class="1004" name="select_ln112_19_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="1" slack="0"/>
<pin id="701" dir="0" index="1" bw="24" slack="0"/>
<pin id="702" dir="0" index="2" bw="24" slack="0"/>
<pin id="703" dir="1" index="3" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln112_19/2 "/>
</bind>
</comp>

<comp id="707" class="1005" name="j_reg_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="7" slack="0"/>
<pin id="709" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="714" class="1005" name="i_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="9" slack="0"/>
<pin id="716" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="721" class="1005" name="indvar_flatten251_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="11" slack="0"/>
<pin id="723" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten251 "/>
</bind>
</comp>

<comp id="728" class="1005" name="icmp_ln109_reg_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="1" slack="1"/>
<pin id="730" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln109 "/>
</bind>
</comp>

<comp id="732" class="1005" name="zext_ln112_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="64" slack="2"/>
<pin id="734" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln112 "/>
</bind>
</comp>

<comp id="737" class="1005" name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_addr_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="10" slack="1"/>
<pin id="739" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_addr "/>
</bind>
</comp>

<comp id="742" class="1005" name="tmp_61_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="24" slack="1"/>
<pin id="744" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp_61 "/>
</bind>
</comp>

<comp id="747" class="1005" name="select_ln112_19_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="24" slack="1"/>
<pin id="749" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="select_ln112_19 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="189"><net_src comp="60" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="60" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="60" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="202"><net_src comp="80" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="56" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="80" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="54" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="80" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="52" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="80" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="50" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="80" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="48" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="80" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="46" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="80" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="44" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="80" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="42" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="80" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="40" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="80" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="38" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="80" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="36" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="80" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="34" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="80" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="32" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="281"><net_src comp="58" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="282"><net_src comp="108" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="288"><net_src comp="276" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="294"><net_src comp="22" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="295"><net_src comp="108" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="301"><net_src comp="289" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="310"><net_src comp="82" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="315"><net_src comp="84" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="320"><net_src comp="86" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="328"><net_src comp="321" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="88" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="334"><net_src comp="321" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="90" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="345"><net_src comp="336" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="350"><net_src comp="339" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="92" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="357"><net_src comp="94" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="358"><net_src comp="336" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="359"><net_src comp="96" pin="0"/><net_sink comp="352" pin=2"/></net>

<net id="365"><net_src comp="352" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="366"><net_src comp="98" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="367"><net_src comp="342" pin="1"/><net_sink comp="360" pin=2"/></net>

<net id="371"><net_src comp="360" pin="3"/><net_sink comp="368" pin=0"/></net>

<net id="377"><net_src comp="352" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="378"><net_src comp="346" pin="2"/><net_sink comp="372" pin=1"/></net>

<net id="379"><net_src comp="339" pin="1"/><net_sink comp="372" pin=2"/></net>

<net id="383"><net_src comp="372" pin="3"/><net_sink comp="380" pin=0"/></net>

<net id="390"><net_src comp="100" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="391"><net_src comp="360" pin="3"/><net_sink comp="384" pin=1"/></net>

<net id="392"><net_src comp="102" pin="0"/><net_sink comp="384" pin=2"/></net>

<net id="393"><net_src comp="104" pin="0"/><net_sink comp="384" pin=3"/></net>

<net id="399"><net_src comp="106" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="400"><net_src comp="380" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="401"><net_src comp="384" pin="4"/><net_sink comp="394" pin=2"/></net>

<net id="405"><net_src comp="394" pin="3"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="438"><net_src comp="110" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="439"><net_src comp="98" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="440"><net_src comp="270" pin="2"/><net_sink comp="407" pin=2"/></net>

<net id="441"><net_src comp="112" pin="0"/><net_sink comp="407" pin=3"/></net>

<net id="442"><net_src comp="264" pin="2"/><net_sink comp="407" pin=4"/></net>

<net id="443"><net_src comp="114" pin="0"/><net_sink comp="407" pin=5"/></net>

<net id="444"><net_src comp="258" pin="2"/><net_sink comp="407" pin=6"/></net>

<net id="445"><net_src comp="116" pin="0"/><net_sink comp="407" pin=7"/></net>

<net id="446"><net_src comp="252" pin="2"/><net_sink comp="407" pin=8"/></net>

<net id="447"><net_src comp="118" pin="0"/><net_sink comp="407" pin=9"/></net>

<net id="448"><net_src comp="246" pin="2"/><net_sink comp="407" pin=10"/></net>

<net id="449"><net_src comp="120" pin="0"/><net_sink comp="407" pin=11"/></net>

<net id="450"><net_src comp="240" pin="2"/><net_sink comp="407" pin=12"/></net>

<net id="451"><net_src comp="122" pin="0"/><net_sink comp="407" pin=13"/></net>

<net id="452"><net_src comp="234" pin="2"/><net_sink comp="407" pin=14"/></net>

<net id="453"><net_src comp="124" pin="0"/><net_sink comp="407" pin=15"/></net>

<net id="454"><net_src comp="228" pin="2"/><net_sink comp="407" pin=16"/></net>

<net id="455"><net_src comp="126" pin="0"/><net_sink comp="407" pin=17"/></net>

<net id="456"><net_src comp="222" pin="2"/><net_sink comp="407" pin=18"/></net>

<net id="457"><net_src comp="128" pin="0"/><net_sink comp="407" pin=19"/></net>

<net id="458"><net_src comp="216" pin="2"/><net_sink comp="407" pin=20"/></net>

<net id="459"><net_src comp="130" pin="0"/><net_sink comp="407" pin=21"/></net>

<net id="460"><net_src comp="210" pin="2"/><net_sink comp="407" pin=22"/></net>

<net id="461"><net_src comp="132" pin="0"/><net_sink comp="407" pin=23"/></net>

<net id="462"><net_src comp="204" pin="2"/><net_sink comp="407" pin=24"/></net>

<net id="463"><net_src comp="134" pin="0"/><net_sink comp="407" pin=25"/></net>

<net id="464"><net_src comp="198" pin="2"/><net_sink comp="407" pin=26"/></net>

<net id="465"><net_src comp="136" pin="0"/><net_sink comp="407" pin=27"/></net>

<net id="466"><net_src comp="360" pin="3"/><net_sink comp="407" pin=28"/></net>

<net id="471"><net_src comp="368" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="472"><net_src comp="138" pin="0"/><net_sink comp="467" pin=1"/></net>

<net id="477"><net_src comp="330" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="482"><net_src comp="372" pin="3"/><net_sink comp="478" pin=0"/></net>

<net id="487"><net_src comp="467" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="491"><net_src comp="283" pin="3"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="496"><net_src comp="493" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="502"><net_src comp="140" pin="0"/><net_sink comp="497" pin=0"/></net>

<net id="503"><net_src comp="302" pin="2"/><net_sink comp="497" pin=1"/></net>

<net id="504"><net_src comp="142" pin="0"/><net_sink comp="497" pin=2"/></net>

<net id="511"><net_src comp="144" pin="0"/><net_sink comp="505" pin=0"/></net>

<net id="512"><net_src comp="302" pin="2"/><net_sink comp="505" pin=1"/></net>

<net id="513"><net_src comp="146" pin="0"/><net_sink comp="505" pin=2"/></net>

<net id="514"><net_src comp="148" pin="0"/><net_sink comp="505" pin=3"/></net>

<net id="520"><net_src comp="140" pin="0"/><net_sink comp="515" pin=0"/></net>

<net id="521"><net_src comp="302" pin="2"/><net_sink comp="515" pin=1"/></net>

<net id="522"><net_src comp="150" pin="0"/><net_sink comp="515" pin=2"/></net>

<net id="528"><net_src comp="140" pin="0"/><net_sink comp="523" pin=0"/></net>

<net id="529"><net_src comp="302" pin="2"/><net_sink comp="523" pin=1"/></net>

<net id="530"><net_src comp="148" pin="0"/><net_sink comp="523" pin=2"/></net>

<net id="534"><net_src comp="515" pin="3"/><net_sink comp="531" pin=0"/></net>

<net id="539"><net_src comp="505" pin="4"/><net_sink comp="535" pin=0"/></net>

<net id="540"><net_src comp="531" pin="1"/><net_sink comp="535" pin=1"/></net>

<net id="546"><net_src comp="152" pin="0"/><net_sink comp="541" pin=0"/></net>

<net id="547"><net_src comp="535" pin="2"/><net_sink comp="541" pin=1"/></net>

<net id="548"><net_src comp="154" pin="0"/><net_sink comp="541" pin=2"/></net>

<net id="553"><net_src comp="541" pin="3"/><net_sink comp="549" pin=0"/></net>

<net id="554"><net_src comp="156" pin="0"/><net_sink comp="549" pin=1"/></net>

<net id="559"><net_src comp="523" pin="3"/><net_sink comp="555" pin=0"/></net>

<net id="560"><net_src comp="549" pin="2"/><net_sink comp="555" pin=1"/></net>

<net id="566"><net_src comp="140" pin="0"/><net_sink comp="561" pin=0"/></net>

<net id="567"><net_src comp="302" pin="2"/><net_sink comp="561" pin=1"/></net>

<net id="568"><net_src comp="158" pin="0"/><net_sink comp="561" pin=2"/></net>

<net id="574"><net_src comp="160" pin="0"/><net_sink comp="569" pin=0"/></net>

<net id="575"><net_src comp="302" pin="2"/><net_sink comp="569" pin=1"/></net>

<net id="576"><net_src comp="162" pin="0"/><net_sink comp="569" pin=2"/></net>

<net id="581"><net_src comp="569" pin="3"/><net_sink comp="577" pin=0"/></net>

<net id="582"><net_src comp="164" pin="0"/><net_sink comp="577" pin=1"/></net>

<net id="588"><net_src comp="166" pin="0"/><net_sink comp="583" pin=0"/></net>

<net id="589"><net_src comp="302" pin="2"/><net_sink comp="583" pin=1"/></net>

<net id="590"><net_src comp="158" pin="0"/><net_sink comp="583" pin=2"/></net>

<net id="595"><net_src comp="583" pin="3"/><net_sink comp="591" pin=0"/></net>

<net id="596"><net_src comp="168" pin="0"/><net_sink comp="591" pin=1"/></net>

<net id="601"><net_src comp="583" pin="3"/><net_sink comp="597" pin=0"/></net>

<net id="602"><net_src comp="170" pin="0"/><net_sink comp="597" pin=1"/></net>

<net id="608"><net_src comp="555" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="609"><net_src comp="591" pin="2"/><net_sink comp="603" pin=1"/></net>

<net id="610"><net_src comp="597" pin="2"/><net_sink comp="603" pin=2"/></net>

<net id="615"><net_src comp="561" pin="3"/><net_sink comp="611" pin=0"/></net>

<net id="616"><net_src comp="156" pin="0"/><net_sink comp="611" pin=1"/></net>

<net id="621"><net_src comp="577" pin="2"/><net_sink comp="617" pin=0"/></net>

<net id="622"><net_src comp="611" pin="2"/><net_sink comp="617" pin=1"/></net>

<net id="628"><net_src comp="555" pin="2"/><net_sink comp="623" pin=0"/></net>

<net id="629"><net_src comp="617" pin="2"/><net_sink comp="623" pin=1"/></net>

<net id="630"><net_src comp="591" pin="2"/><net_sink comp="623" pin=2"/></net>

<net id="635"><net_src comp="555" pin="2"/><net_sink comp="631" pin=0"/></net>

<net id="636"><net_src comp="591" pin="2"/><net_sink comp="631" pin=1"/></net>

<net id="641"><net_src comp="603" pin="3"/><net_sink comp="637" pin=0"/></net>

<net id="642"><net_src comp="156" pin="0"/><net_sink comp="637" pin=1"/></net>

<net id="647"><net_src comp="541" pin="3"/><net_sink comp="643" pin=0"/></net>

<net id="648"><net_src comp="637" pin="2"/><net_sink comp="643" pin=1"/></net>

<net id="653"><net_src comp="497" pin="3"/><net_sink comp="649" pin=0"/></net>

<net id="654"><net_src comp="156" pin="0"/><net_sink comp="649" pin=1"/></net>

<net id="659"><net_src comp="643" pin="2"/><net_sink comp="655" pin=0"/></net>

<net id="660"><net_src comp="649" pin="2"/><net_sink comp="655" pin=1"/></net>

<net id="665"><net_src comp="541" pin="3"/><net_sink comp="661" pin=0"/></net>

<net id="666"><net_src comp="623" pin="3"/><net_sink comp="661" pin=1"/></net>

<net id="671"><net_src comp="631" pin="2"/><net_sink comp="667" pin=0"/></net>

<net id="672"><net_src comp="661" pin="2"/><net_sink comp="667" pin=1"/></net>

<net id="677"><net_src comp="667" pin="2"/><net_sink comp="673" pin=0"/></net>

<net id="678"><net_src comp="156" pin="0"/><net_sink comp="673" pin=1"/></net>

<net id="683"><net_src comp="497" pin="3"/><net_sink comp="679" pin=0"/></net>

<net id="684"><net_src comp="673" pin="2"/><net_sink comp="679" pin=1"/></net>

<net id="690"><net_src comp="655" pin="2"/><net_sink comp="685" pin=0"/></net>

<net id="691"><net_src comp="172" pin="0"/><net_sink comp="685" pin=1"/></net>

<net id="692"><net_src comp="174" pin="0"/><net_sink comp="685" pin=2"/></net>

<net id="697"><net_src comp="655" pin="2"/><net_sink comp="693" pin=0"/></net>

<net id="698"><net_src comp="679" pin="2"/><net_sink comp="693" pin=1"/></net>

<net id="704"><net_src comp="693" pin="2"/><net_sink comp="699" pin=0"/></net>

<net id="705"><net_src comp="685" pin="3"/><net_sink comp="699" pin=1"/></net>

<net id="706"><net_src comp="535" pin="2"/><net_sink comp="699" pin=2"/></net>

<net id="710"><net_src comp="186" pin="1"/><net_sink comp="707" pin=0"/></net>

<net id="711"><net_src comp="707" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="712"><net_src comp="707" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="713"><net_src comp="707" pin="1"/><net_sink comp="483" pin=1"/></net>

<net id="717"><net_src comp="190" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="719"><net_src comp="714" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="720"><net_src comp="714" pin="1"/><net_sink comp="478" pin=1"/></net>

<net id="724"><net_src comp="194" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="726"><net_src comp="721" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="727"><net_src comp="721" pin="1"/><net_sink comp="473" pin=1"/></net>

<net id="731"><net_src comp="324" pin="2"/><net_sink comp="728" pin=0"/></net>

<net id="735"><net_src comp="402" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="289" pin=2"/></net>

<net id="740"><net_src comp="276" pin="3"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="745"><net_src comp="407" pin="29"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="750"><net_src comp="699" pin="3"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="296" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: C_15 | {}
	Port: C_14 | {}
	Port: C_13 | {}
	Port: C_12 | {}
	Port: C_11 | {}
	Port: C_10 | {}
	Port: C_9 | {}
	Port: C_8 | {}
	Port: C_7 | {}
	Port: C_6 | {}
	Port: C_5 | {}
	Port: C_4 | {3 }
	Port: C_3 | {}
	Port: C_2 | {}
	Port: C_1 | {}
	Port: C_0 | {}
	Port: top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5 | {}
 - Input state : 
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1334 : C_15 | {}
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1334 : C_14 | {}
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1334 : C_13 | {}
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1334 : C_12 | {}
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1334 : C_11 | {}
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1334 : C_10 | {}
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1334 : C_9 | {}
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1334 : C_8 | {}
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1334 : C_7 | {}
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1334 : C_6 | {}
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1334 : C_5 | {}
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1334 : C_4 | {}
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1334 : C_3 | {}
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1334 : C_2 | {}
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1334 : C_1 | {}
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1334 : C_0 | {}
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1334 : scale_4_reload | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1334 : scale_8_reload | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1334 : scale_12_reload | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1334 : scale_16_reload | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1334 : scale_20_reload | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1334 : scale_24_reload | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1334 : scale_28_reload | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1334 : scale_32_reload | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1334 : scale_36_reload | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1334 : scale_40_reload | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1334 : scale_44_reload | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1334 : scale_48_reload | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1334 : scale_52_reload | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1334 : top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln109 : 1
		store_ln110 : 1
		indvar_flatten251_load : 1
		icmp_ln109 : 2
		add_ln109 : 2
		br_ln109 : 3
		j_load : 1
		i_load : 1
		trunc_ln109 : 2
		add_ln109_4 : 2
		tmp : 2
		select_ln110 : 3
		zext_ln109 : 4
		select_ln109 : 3
		trunc_ln110 : 4
		lshr_ln110_4 : 4
		tmp_s : 5
		zext_ln112 : 6
		top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_addr : 7
		top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_load : 8
		tmp_61 : 4
		add_ln110 : 5
		store_ln109 : 3
		store_ln109 : 4
		store_ln110 : 6
	State 2
		sext_ln112_8 : 1
		mul_ln112 : 2
		tmp_124 : 3
		trunc_ln112_4 : 3
		tmp_125 : 3
		tmp_126 : 3
		zext_ln112_4 : 4
		add_ln112 : 5
		tmp_127 : 6
		xor_ln112_20 : 7
		and_ln112_24 : 7
		tmp_128 : 3
		tmp_62 : 3
		icmp_ln112_13 : 4
		tmp_63 : 3
		icmp_ln112_14 : 4
		icmp_ln112_15 : 4
		select_ln112_16 : 7
		xor_ln112_21 : 4
		and_ln112_25 : 5
		select_ln112_17 : 7
		and_ln112_26 : 7
		xor_ln112_22 : 8
		or_ln112_8 : 8
		xor_ln112_23 : 4
		and_ln112_27 : 8
		and_ln112_28 : 8
		or_ln112 : 8
		xor_ln112_24 : 8
		and_ln112_29 : 8
		select_ln112_18 : 8
		or_ln112_9 : 8
		select_ln112_19 : 8
	State 3
		store_ln112 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |   DSP   |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|          |         add_ln109_fu_330         |    0    |    0    |    18   |
|    add   |        add_ln109_4_fu_346        |    0    |    0    |    16   |
|          |         add_ln110_fu_467         |    0    |    0    |    13   |
|          |         add_ln112_fu_535         |    0    |    0    |    31   |
|----------|----------------------------------|---------|---------|---------|
|          |        select_ln110_fu_360       |    0    |    0    |    6    |
|          |        select_ln109_fu_372       |    0    |    0    |    8    |
|  select  |      select_ln112_16_fu_603      |    0    |    0    |    2    |
|          |      select_ln112_17_fu_623      |    0    |    0    |    2    |
|          |      select_ln112_18_fu_685      |    0    |    0    |    24   |
|          |      select_ln112_19_fu_699      |    0    |    0    |    24   |
|----------|----------------------------------|---------|---------|---------|
| sparsemux|           tmp_61_fu_407          |    0    |    0    |    65   |
|----------|----------------------------------|---------|---------|---------|
|          |         icmp_ln109_fu_324        |    0    |    0    |    18   |
|   icmp   |       icmp_ln112_13_fu_577       |    0    |    0    |    14   |
|          |       icmp_ln112_14_fu_591       |    0    |    0    |    15   |
|          |       icmp_ln112_15_fu_597       |    0    |    0    |    15   |
|----------|----------------------------------|---------|---------|---------|
|    mul   |         mul_ln112_fu_302         |    2    |    0    |    39   |
|----------|----------------------------------|---------|---------|---------|
|          |        and_ln112_24_fu_555       |    0    |    0    |    2    |
|          |        and_ln112_25_fu_617       |    0    |    0    |    2    |
|    and   |        and_ln112_26_fu_631       |    0    |    0    |    2    |
|          |        and_ln112_27_fu_655       |    0    |    0    |    2    |
|          |        and_ln112_28_fu_661       |    0    |    0    |    2    |
|          |        and_ln112_29_fu_679       |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|          |        xor_ln112_20_fu_549       |    0    |    0    |    2    |
|          |        xor_ln112_21_fu_611       |    0    |    0    |    2    |
|    xor   |        xor_ln112_22_fu_637       |    0    |    0    |    2    |
|          |        xor_ln112_23_fu_649       |    0    |    0    |    2    |
|          |        xor_ln112_24_fu_673       |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|          |         or_ln112_8_fu_643        |    0    |    0    |    2    |
|    or    |          or_ln112_fu_667         |    0    |    0    |    2    |
|          |         or_ln112_9_fu_693        |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|          | scale_52_reload_read_read_fu_198 |    0    |    0    |    0    |
|          | scale_48_reload_read_read_fu_204 |    0    |    0    |    0    |
|          | scale_44_reload_read_read_fu_210 |    0    |    0    |    0    |
|          | scale_40_reload_read_read_fu_216 |    0    |    0    |    0    |
|          | scale_36_reload_read_read_fu_222 |    0    |    0    |    0    |
|          | scale_32_reload_read_read_fu_228 |    0    |    0    |    0    |
|   read   | scale_28_reload_read_read_fu_234 |    0    |    0    |    0    |
|          | scale_24_reload_read_read_fu_240 |    0    |    0    |    0    |
|          | scale_20_reload_read_read_fu_246 |    0    |    0    |    0    |
|          | scale_16_reload_read_read_fu_252 |    0    |    0    |    0    |
|          | scale_12_reload_read_read_fu_258 |    0    |    0    |    0    |
|          |  scale_8_reload_read_read_fu_264 |    0    |    0    |    0    |
|          |  scale_4_reload_read_read_fu_270 |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   trunc  |        trunc_ln109_fu_342        |    0    |    0    |    0    |
|          |        trunc_ln110_fu_380        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |            tmp_fu_352            |    0    |    0    |    0    |
|          |          tmp_124_fu_497          |    0    |    0    |    0    |
| bitselect|          tmp_125_fu_515          |    0    |    0    |    0    |
|          |          tmp_126_fu_523          |    0    |    0    |    0    |
|          |          tmp_127_fu_541          |    0    |    0    |    0    |
|          |          tmp_128_fu_561          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |         zext_ln109_fu_368        |    0    |    0    |    0    |
|   zext   |         zext_ln112_fu_402        |    0    |    0    |    0    |
|          |        zext_ln112_4_fu_531       |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |        lshr_ln110_4_fu_384       |    0    |    0    |    0    |
|partselect|       trunc_ln112_4_fu_505       |    0    |    0    |    0    |
|          |           tmp_62_fu_569          |    0    |    0    |    0    |
|          |           tmp_63_fu_583          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|bitconcatenate|           tmp_s_fu_394           |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   sext   |        sext_ln112_8_fu_488       |    0    |    0    |    0    |
|          |        sext_ln112_9_fu_493       |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |    2    |    0    |   338   |
|----------|----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------------------------------------+--------+
|                                                                |   FF   |
+----------------------------------------------------------------+--------+
|                            i_reg_714                           |    9   |
|                       icmp_ln109_reg_728                       |    1   |
|                    indvar_flatten251_reg_721                   |   11   |
|                            j_reg_707                           |    7   |
|                     select_ln112_19_reg_747                    |   24   |
|                         tmp_61_reg_742                         |   24   |
|top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_addr_reg_737|   10   |
|                       zext_ln112_reg_732                       |   64   |
+----------------------------------------------------------------+--------+
|                              Total                             |   150  |
+----------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_283 |  p0  |   2  |  10  |   20   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   20   ||  0.489  ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |    0   |   338  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    0   |    9   |
|  Register |    -   |    -   |   150  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    0   |   150  |   347  |
+-----------+--------+--------+--------+--------+
