--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml Lab5_Ex2.twx Lab5_Ex2.ncd -o Lab5_Ex2.twr Lab5_Ex2.pcf
-ucf Lab5_Ex2.ucf

Design file:              Lab5_Ex2.ncd
Physical constraint file: Lab5_Ex2.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
Ain<0>         |Cout           |   11.439|
Ain<0>         |Qout<0>        |    7.650|
Ain<0>         |Qout<1>        |    8.449|
Ain<0>         |Qout<2>        |    8.523|
Ain<0>         |Qout<3>        |   10.874|
Ain<1>         |Cout           |   10.746|
Ain<1>         |Qout<1>        |    7.787|
Ain<1>         |Qout<2>        |    7.783|
Ain<1>         |Qout<3>        |   10.181|
Ain<2>         |Cout           |    9.224|
Ain<2>         |Qout<2>        |    8.869|
Ain<2>         |Qout<3>        |    8.252|
Ain<3>         |Cout           |    8.583|
Ain<3>         |Qout<3>        |    8.880|
Bin<0>         |Cout           |   11.498|
Bin<0>         |Qout<0>        |    6.931|
Bin<0>         |Qout<1>        |    8.508|
Bin<0>         |Qout<2>        |    8.582|
Bin<0>         |Qout<3>        |   10.933|
Bin<1>         |Cout           |   11.097|
Bin<1>         |Qout<1>        |    8.145|
Bin<1>         |Qout<2>        |    8.799|
Bin<1>         |Qout<3>        |   10.532|
Bin<2>         |Cout           |    8.612|
Bin<2>         |Qout<2>        |    8.657|
Bin<2>         |Qout<3>        |    8.149|
Bin<3>         |Cout           |    8.165|
Bin<3>         |Qout<3>        |    8.636|
Switch         |Cout           |   13.376|
Switch         |Qout<1>        |   10.386|
Switch         |Qout<2>        |   10.460|
Switch         |Qout<3>        |   12.811|
---------------+---------------+---------+


Analysis completed Tue Sep 25 14:46:01 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 146 MB



