<?xml version="1.0" encoding="UTF-8" standalone="yes"?>
<tables>
    <table id="compile_source_files" title="Design Files Read" column_number="2">
        <column_headers>
            <data>File Name</data>
            <data>File Type</data>
        </column_headers>
        <row>
            <data>E:/PDS/ip_fifo/rtl/ip_fifo.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>E:/PDS/ip_fifo/rtl/fifo_wr.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>E:/PDS/ip_fifo/rtl/fifo_rd.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>E:/PDS/ip_fifo/prj/ipcore/async_fifo/async_fifo.idf</data>
            <data>IP</data>
        </row>
        <row>
            <data>E:/PDS/ip_fifo/prj/ipcore/pll_clk/pll_clk.idf</data>
            <data>IP</data>
        </row>
    </table>
    <table id="compile_runtime" title="Compile Runtime &amp; Memory" column_number="7">
        <column_headers>
            <data>Cpu Time</data>
            <data>Process Cpu Time</data>
            <data>Real Time</data>
            <data>Peak Memory (MB)</data>
            <data>Operation System</data>
            <data>CPU</data>
            <data>RAM(GB)</data>
        </column_headers>
        <row>
            <data>0h:0m:1s</data>
            <data>0h:0m:1s</data>
            <data>0h:0m:4s</data>
            <data>140</data>
            <data>WINDOWS 10 x86_64</data>
            <data>AMD Ryzen 9 3900X 12-Core Processor</data>
            <data>16</data>
        </row>
    </table>
    <table id="compile_messages" title="Compile Messages" column_number="1">
        <column_headers/>
        <row>
            <data message="4">Enable Verilog2k features and keywords</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file E:/PDS/ip_fifo/rtl/ip_fifo.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/PDS/ip_fifo/rtl/ip_fifo.v(line number: 19)] Analyzing module ip_fifo (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file E:/PDS/ip_fifo/rtl/fifo_wr.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/PDS/ip_fifo/rtl/fifo_wr.v(line number: 19)] Analyzing module fifo_wr (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file E:/PDS/ip_fifo/rtl/fifo_rd.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/PDS/ip_fifo/rtl/fifo_rd.v(line number: 19)] Analyzing module fifo_rd (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file E:/PDS/ip_fifo/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/PDS/ip_fifo/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v(line number: 22)] Analyzing module ipml_fifo_ctrl_v1_4_async_fifo (library work)</data>
        </row>
        <row>
            <data message="4">[E:/PDS/ip_fifo/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v(line number: 52)] Convert attribute name from syn_preserve to PAP_PRESERVE</data>
        </row>
        <row>
            <data message="4">[E:/PDS/ip_fifo/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v(line number: 54)] Convert attribute name from syn_preserve to PAP_PRESERVE</data>
        </row>
        <row>
            <data message="4">[E:/PDS/ip_fifo/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v(line number: 65)] Convert attribute name from syn_preserve to PAP_PRESERVE</data>
        </row>
        <row>
            <data message="4">[E:/PDS/ip_fifo/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v(line number: 67)] Convert attribute name from syn_preserve to PAP_PRESERVE</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file E:/PDS/ip_fifo/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/PDS/ip_fifo/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 18)] Analyzing module ipml_sdpram_v1_6_async_fifo (library work)</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/PDS/ip_fifo/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 307)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/PDS/ip_fifo/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 308)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/PDS/ip_fifo/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 311)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/PDS/ip_fifo/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 315)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/PDS/ip_fifo/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 319)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/PDS/ip_fifo/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 323)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/PDS/ip_fifo/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 327)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/PDS/ip_fifo/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 328)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/PDS/ip_fifo/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 331)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/PDS/ip_fifo/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 332)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/PDS/ip_fifo/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 335)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/PDS/ip_fifo/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 336)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/PDS/ip_fifo/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 339)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/PDS/ip_fifo/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 340)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/PDS/ip_fifo/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 343)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/PDS/ip_fifo/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 344)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/PDS/ip_fifo/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 347)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/PDS/ip_fifo/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 348)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/PDS/ip_fifo/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 351)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/PDS/ip_fifo/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 352)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/PDS/ip_fifo/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 355)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/PDS/ip_fifo/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 356)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/PDS/ip_fifo/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 359)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/PDS/ip_fifo/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 360)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/PDS/ip_fifo/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 363)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/PDS/ip_fifo/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 364)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/PDS/ip_fifo/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 367)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/PDS/ip_fifo/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 368)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/PDS/ip_fifo/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 372)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/PDS/ip_fifo/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 373)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/PDS/ip_fifo/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 376)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/PDS/ip_fifo/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 377)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/PDS/ip_fifo/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 381)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/PDS/ip_fifo/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 382)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/PDS/ip_fifo/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 385)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/PDS/ip_fifo/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 386)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/PDS/ip_fifo/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 389)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/PDS/ip_fifo/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 390)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/PDS/ip_fifo/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 393)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/PDS/ip_fifo/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 394)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/PDS/ip_fifo/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 397)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/PDS/ip_fifo/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 398)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/PDS/ip_fifo/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 403)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/PDS/ip_fifo/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 404)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/PDS/ip_fifo/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 407)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/PDS/ip_fifo/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 408)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/PDS/ip_fifo/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 413)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/PDS/ip_fifo/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 414)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file E:/PDS/ip_fifo/prj/ipcore/async_fifo/rtl/ipml_fifo_v1_7_async_fifo.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/PDS/ip_fifo/prj/ipcore/async_fifo/rtl/ipml_fifo_v1_7_async_fifo.v(line number: 23)] Analyzing module ipml_fifo_v1_7_async_fifo (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file E:/PDS/ip_fifo/prj/ipcore/async_fifo/async_fifo.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/PDS/ip_fifo/prj/ipcore/async_fifo/async_fifo.v(line number: 16)] Analyzing module async_fifo (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file E:/PDS/ip_fifo/prj/ipcore/pll_clk/pll_clk.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/PDS/ip_fifo/prj/ipcore/pll_clk/pll_clk.v(line number: 18)] Analyzing module pll_clk (library work)</data>
        </row>
        <row>
            <data message="4">Module &quot;ip_fifo&quot; is set as top module.</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/PDS/ip_fifo/rtl/ip_fifo.v(line number: 19)] Elaborating module ip_fifo</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/PDS/ip_fifo/rtl/ip_fifo.v(line number: 50)] Elaborating instance u_pll_clk</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/PDS/ip_fifo/prj/ipcore/pll_clk/pll_clk.v(line number: 18)] Elaborating module pll_clk</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/PDS/ip_fifo/prj/ipcore/pll_clk/pll_clk.v(line number: 230)] Elaborating instance u_pll_e3</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [E:/PDS/ip_fifo/prj/ipcore/pll_clk/pll_clk.v(line number: 119)] Net clkfb in pll_clk(original module pll_clk) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [E:/PDS/ip_fifo/prj/ipcore/pll_clk/pll_clk.v(line number: 122)] Net pfden in pll_clk(original module pll_clk) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [E:/PDS/ip_fifo/prj/ipcore/pll_clk/pll_clk.v(line number: 123)] Net clkout0_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [E:/PDS/ip_fifo/prj/ipcore/pll_clk/pll_clk.v(line number: 124)] Net clkout0_2pad_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [E:/PDS/ip_fifo/prj/ipcore/pll_clk/pll_clk.v(line number: 125)] Net clkout1_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [E:/PDS/ip_fifo/prj/ipcore/pll_clk/pll_clk.v(line number: 126)] Net clkout2_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [E:/PDS/ip_fifo/prj/ipcore/pll_clk/pll_clk.v(line number: 127)] Net clkout3_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [E:/PDS/ip_fifo/prj/ipcore/pll_clk/pll_clk.v(line number: 128)] Net clkout4_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [E:/PDS/ip_fifo/prj/ipcore/pll_clk/pll_clk.v(line number: 129)] Net clkout5_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [E:/PDS/ip_fifo/prj/ipcore/pll_clk/pll_clk.v(line number: 130)] Net dyn_idiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [E:/PDS/ip_fifo/prj/ipcore/pll_clk/pll_clk.v(line number: 131)] Net dyn_odiv0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [E:/PDS/ip_fifo/prj/ipcore/pll_clk/pll_clk.v(line number: 132)] Net dyn_odiv1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [E:/PDS/ip_fifo/prj/ipcore/pll_clk/pll_clk.v(line number: 133)] Net dyn_odiv2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [E:/PDS/ip_fifo/prj/ipcore/pll_clk/pll_clk.v(line number: 134)] Net dyn_odiv3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [E:/PDS/ip_fifo/prj/ipcore/pll_clk/pll_clk.v(line number: 135)] Net dyn_odiv4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [E:/PDS/ip_fifo/prj/ipcore/pll_clk/pll_clk.v(line number: 136)] Net dyn_fdiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [E:/PDS/ip_fifo/prj/ipcore/pll_clk/pll_clk.v(line number: 137)] Net dyn_duty0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [E:/PDS/ip_fifo/prj/ipcore/pll_clk/pll_clk.v(line number: 138)] Net dyn_duty1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [E:/PDS/ip_fifo/prj/ipcore/pll_clk/pll_clk.v(line number: 139)] Net dyn_duty2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [E:/PDS/ip_fifo/prj/ipcore/pll_clk/pll_clk.v(line number: 140)] Net dyn_duty3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [E:/PDS/ip_fifo/prj/ipcore/pll_clk/pll_clk.v(line number: 141)] Net dyn_duty4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/PDS/ip_fifo/rtl/ip_fifo.v(line number: 59)] Elaborating instance u_async_fifo</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/PDS/ip_fifo/prj/ipcore/async_fifo/async_fifo.v(line number: 16)] Elaborating module async_fifo</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/PDS/ip_fifo/prj/ipcore/async_fifo/async_fifo.v(line number: 162)] Elaborating instance U_ipml_fifo_async_fifo</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/PDS/ip_fifo/prj/ipcore/async_fifo/rtl/ipml_fifo_v1_7_async_fifo.v(line number: 23)] Elaborating module ipml_fifo_v1_7_async_fifo</data>
        </row>
        <row>
            <data message="4">Module instance {ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo} parameter value:
    c_SIM_DEVICE = LOGOS
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001000
    c_WR_DATA_WIDTH = 32'b00000000000000000000000000001000
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001000
    c_RD_DATA_WIDTH = 32'b00000000000000000000000000001000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000000011111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/PDS/ip_fifo/prj/ipcore/async_fifo/rtl/ipml_fifo_v1_7_async_fifo.v(line number: 91)] Elaborating instance U_ipml_sdpram</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/PDS/ip_fifo/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 18)] Elaborating module ipml_sdpram_v1_6_async_fifo</data>
        </row>
        <row>
            <data message="4">Module instance {ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_sdpram} parameter value:
    c_SIM_DEVICE = LOGOS
    c_WR_ADDR_WIDTH = 32'b00000000000000000000000000001000
    c_WR_DATA_WIDTH = 32'b00000000000000000000000000001000
    c_RD_ADDR_WIDTH = 32'b00000000000000000000000000001000
    c_RD_DATA_WIDTH = 32'b00000000000000000000000000001000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_WR_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RD_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_WR_CLK_EN = 32'b00000000000000000000000000000001
    c_RD_CLK_EN = 32'b00000000000000000000000000000001
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001</data>
        </row>
        <row>
            <data message="5">Verilog-2039: [E:/PDS/ip_fifo/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 474)] Repeat multiplier in concatenation evaluates to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [E:/PDS/ip_fifo/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 484)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [E:/PDS/ip_fifo/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 485)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [E:/PDS/ip_fifo/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 486)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [E:/PDS/ip_fifo/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 487)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [E:/PDS/ip_fifo/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 487)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [E:/PDS/ip_fifo/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 488)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [E:/PDS/ip_fifo/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 488)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2039: [E:/PDS/ip_fifo/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 620)] Repeat multiplier in concatenation evaluates to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [E:/PDS/ip_fifo/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 680)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [E:/PDS/ip_fifo/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 681)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [E:/PDS/ip_fifo/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 682)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [E:/PDS/ip_fifo/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 683)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [E:/PDS/ip_fifo/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 683)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [E:/PDS/ip_fifo/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 684)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [E:/PDS/ip_fifo/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 684)] Case condition never applies</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/PDS/ip_fifo/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 850)] Elaborating instance U_GTP_DRM9K</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/PDS/ip_fifo/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 771)] Net DA_bus[8] in ipml_sdpram_v1_6_async_fifo(original module ipml_sdpram_v1_6_async_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/PDS/ip_fifo/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 771)] Net DA_bus[17] in ipml_sdpram_v1_6_async_fifo(original module ipml_sdpram_v1_6_async_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/PDS/ip_fifo/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 772)] Net DB_bus[8] in ipml_sdpram_v1_6_async_fifo(original module ipml_sdpram_v1_6_async_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/PDS/ip_fifo/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 772)] Net DB_bus[17] in ipml_sdpram_v1_6_async_fifo(original module ipml_sdpram_v1_6_async_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/PDS/ip_fifo/prj/ipcore/async_fifo/rtl/ipml_fifo_v1_7_async_fifo.v(line number: 119)] Elaborating instance U_ipml_fifo_ctrl</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/PDS/ip_fifo/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v(line number: 22)] Elaborating module ipml_fifo_ctrl_v1_4_async_fifo</data>
        </row>
        <row>
            <data message="4">Module instance {ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl} parameter value:
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001000
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001000
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000000011111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100</data>
        </row>
        <row>
            <data message="5">Verilog-2039: [E:/PDS/ip_fifo/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v(line number: 201)] Repeat multiplier in concatenation evaluates to 0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/PDS/ip_fifo/rtl/ip_fifo.v(line number: 77)] Elaborating instance u_fifo_wr</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/PDS/ip_fifo/rtl/fifo_wr.v(line number: 19)] Elaborating module fifo_wr</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/PDS/ip_fifo/rtl/ip_fifo.v(line number: 88)] Elaborating instance u_fifo_rd</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/PDS/ip_fifo/rtl/fifo_rd.v(line number: 19)] Elaborating module fifo_rd</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N74_8 (bmsREDXOR).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N64 (bmsREDXOR).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N29 (bmsREDXOR).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N34 (bmsREDXOR).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N39 (bmsREDXOR).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N44 (bmsREDXOR).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N49 (bmsREDXOR).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N54 (bmsREDXOR).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N59 (bmsREDXOR).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N7_8 (bmsREDXOR).</data>
        </row>
    </table>
    <general_container id="compile_settings">
        <table_container>
            <table id="compile_settings" title="Compile Settings" column_number="2">
                <column_headers>
                    <data>Name</data>
                    <data>Value</data>
                </column_headers>
                <row>
                    <data>Part</data>
                    <data>PGL25G-6MBG324</data>
                </row>
                <row>
                    <data>Top Module</data>
                    <data>ip_fifo</data>
                </row>
            </table>
        </table_container>
        <general_container align="3">
            <table_container>
                <data>Verilog</data>
                <table id="" title="" column_number="2">
                    <column_headers>
                        <data>Name</data>
                        <data>Value</data>
                    </column_headers>
                    <row>
                        <data>SystemVerilog</data>
                        <data>false</data>
                    </row>
                    <row>
                        <data>Allow Duplicate Modules</data>
                        <data>false</data>
                    </row>
                    <row>
                        <data>Multiple File Compilation Unit</data>
                        <data>true</data>
                    </row>
                    <row>
                        <data>Include Path Order: 
 (Relative to Verilog File)</data>
                        <data>E:/PDS/ip_fifo/prj	</data>
                    </row>
                    <row>
                        <data>Parameters/Generics</data>
                        <data></data>
                    </row>
                    <row>
                        <data>Compiler Directives</data>
                        <data></data>
                    </row>
                    <row>
                        <data>Loop Limit</data>
                        <data>2000</data>
                    </row>
                </table>
            </table_container>
            <table_container>
                <data>Options</data>
                <table id="" title="" column_number="2">
                    <column_headers>
                        <data>Name</data>
                        <data>Value</data>
                    </column_headers>
                    <row>
                        <data>FSM Compiler</data>
                        <data>auto</data>
                    </row>
                </table>
            </table_container>
        </general_container>
    </general_container>
</tables>