--------------------------------------------------------------------------------
Release 12.3 Trace  (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

D:\Xilinx\12.3\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml CPU.twx CPU.ncd -o CPU.twr CPU.pcf -ucf CPU.ucf

Design file:              CPU.ncd
Physical constraint file: CPU.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2010-09-15)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
L<0>        |   15.903(R)|clk_BUFGP         |   0.000|
L<1>        |   16.752(R)|clk_BUFGP         |   0.000|
L<2>        |   16.381(R)|clk_BUFGP         |   0.000|
L<3>        |   16.872(R)|clk_BUFGP         |   0.000|
L<4>        |   15.937(R)|clk_BUFGP         |   0.000|
L<5>        |   15.067(R)|clk_BUFGP         |   0.000|
L<6>        |   15.202(R)|clk_BUFGP         |   0.000|
L<7>        |   14.935(R)|clk_BUFGP         |   0.000|
L<8>        |   15.338(R)|clk_BUFGP         |   0.000|
L<9>        |   15.003(R)|clk_BUFGP         |   0.000|
L<10>       |   16.853(R)|clk_BUFGP         |   0.000|
L<11>       |   16.330(R)|clk_BUFGP         |   0.000|
L<12>       |   16.836(R)|clk_BUFGP         |   0.000|
L<13>       |   16.524(R)|clk_BUFGP         |   0.000|
L<14>       |   15.973(R)|clk_BUFGP         |   0.000|
L<15>       |   16.413(R)|clk_BUFGP         |   0.000|
Ram2OE      |    9.083(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.061|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
SW<0>          |L<0>           |   14.553|
SW<0>          |L<1>           |   15.373|
SW<0>          |L<2>           |   16.284|
SW<0>          |L<3>           |   17.607|
SW<0>          |L<4>           |   15.115|
SW<0>          |L<5>           |   15.191|
SW<0>          |L<6>           |   14.504|
SW<0>          |L<7>           |   15.526|
SW<0>          |L<8>           |   14.689|
SW<0>          |L<9>           |   14.578|
SW<0>          |L<10>          |   15.481|
SW<0>          |L<11>          |   15.646|
SW<0>          |L<12>          |   15.245|
SW<0>          |L<13>          |   15.067|
SW<0>          |L<14>          |   16.521|
SW<0>          |L<15>          |   16.568|
SW<1>          |L<0>           |   15.014|
SW<1>          |L<1>           |   15.680|
SW<1>          |L<2>           |   15.706|
SW<1>          |L<3>           |   17.183|
SW<1>          |L<4>           |   14.625|
SW<1>          |L<5>           |   15.017|
SW<1>          |L<6>           |   14.309|
SW<1>          |L<7>           |   15.082|
SW<1>          |L<8>           |   14.935|
SW<1>          |L<9>           |   14.535|
SW<1>          |L<10>          |   15.283|
SW<1>          |L<11>          |   15.251|
SW<1>          |L<12>          |   16.032|
SW<1>          |L<13>          |   15.413|
SW<1>          |L<14>          |   15.378|
SW<1>          |L<15>          |   16.104|
SW<2>          |L<0>           |   14.180|
SW<2>          |L<1>           |   15.750|
SW<2>          |L<2>           |   15.906|
SW<2>          |L<3>           |   16.407|
SW<2>          |L<4>           |   14.736|
SW<2>          |L<5>           |   13.751|
SW<2>          |L<6>           |   13.613|
SW<2>          |L<7>           |   14.064|
SW<2>          |L<8>           |   14.377|
SW<2>          |L<9>           |   13.954|
SW<2>          |L<10>          |   15.842|
SW<2>          |L<11>          |   15.761|
SW<2>          |L<12>          |   15.412|
SW<2>          |L<13>          |   14.372|
SW<2>          |L<14>          |   15.321|
SW<2>          |L<15>          |   16.038|
SW<12>         |L<0>           |   13.240|
SW<12>         |L<1>           |   14.207|
SW<12>         |L<2>           |   12.522|
SW<12>         |L<3>           |   14.386|
SW<12>         |L<4>           |   13.865|
SW<12>         |L<5>           |   15.230|
SW<12>         |L<6>           |   13.792|
SW<12>         |L<7>           |   15.078|
SW<12>         |L<8>           |   13.706|
SW<12>         |L<9>           |   14.155|
SW<12>         |L<10>          |   15.374|
SW<12>         |L<11>          |   14.763|
SW<12>         |L<12>          |   13.924|
SW<12>         |L<13>          |   14.529|
SW<12>         |L<14>          |   14.700|
SW<12>         |L<15>          |   14.158|
SW<13>         |L<0>           |   13.718|
SW<13>         |L<1>           |   13.798|
SW<13>         |L<2>           |   12.232|
SW<13>         |L<3>           |   13.856|
SW<13>         |L<4>           |   12.480|
SW<13>         |L<5>           |   13.420|
SW<13>         |L<6>           |   12.440|
SW<13>         |L<7>           |   13.284|
SW<13>         |L<8>           |   12.247|
SW<13>         |L<9>           |   12.388|
SW<13>         |L<10>          |   13.294|
SW<13>         |L<11>          |   12.571|
SW<13>         |L<12>          |   12.476|
SW<13>         |L<13>          |   13.619|
SW<13>         |L<14>          |   13.533|
SW<13>         |L<15>          |   14.071|
SW<14>         |L<0>           |   13.091|
SW<14>         |L<1>           |   14.975|
SW<14>         |L<2>           |   13.747|
SW<14>         |L<3>           |   14.132|
SW<14>         |L<4>           |   13.321|
SW<14>         |L<5>           |   13.381|
SW<14>         |L<6>           |   13.086|
SW<14>         |L<7>           |   13.463|
SW<14>         |L<8>           |   13.180|
SW<14>         |L<9>           |   13.971|
SW<14>         |L<10>          |   13.442|
SW<14>         |L<11>          |   13.917|
SW<14>         |L<12>          |   14.179|
SW<14>         |L<13>          |   13.897|
SW<14>         |L<14>          |   13.789|
SW<14>         |L<15>          |   13.880|
SW<15>         |L<0>           |   10.711|
SW<15>         |L<1>           |   10.137|
SW<15>         |L<2>           |    9.590|
SW<15>         |L<3>           |   12.512|
SW<15>         |L<4>           |    9.894|
SW<15>         |L<5>           |   11.171|
SW<15>         |L<6>           |   11.331|
SW<15>         |L<7>           |   11.700|
SW<15>         |L<8>           |   10.547|
SW<15>         |L<9>           |   10.211|
SW<15>         |L<10>          |   11.965|
SW<15>         |L<11>          |   12.086|
SW<15>         |L<12>          |   10.766|
SW<15>         |L<13>          |   10.494|
SW<15>         |L<14>          |   13.262|
SW<15>         |L<15>          |   13.424|
---------------+---------------+---------+


Analysis completed Sun Dec 07 04:41:28 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 194 MB



