ARM GAS  /tmp/ccaUtRHH.s 			page 1


   1              		.arch armv8.1-m.main
   2              		.fpu fpv5-d16
   3              		.arch_extension dsp
   4              		.arch_extension fp
   5              		.arch_extension fp.dp
   6              		.arch_extension mve
   7              		.arch_extension mve.fp
   8              		.eabi_attribute 5, "cortex-m55"
   9              		.eabi_attribute 28, 1
  10              		.eabi_attribute 20, 1
  11              		.eabi_attribute 21, 1
  12              		.eabi_attribute 23, 3
  13              		.eabi_attribute 24, 1
  14              		.eabi_attribute 25, 1
  15              		.eabi_attribute 26, 1
  16              		.eabi_attribute 30, 6
  17              		.eabi_attribute 34, 1
  18              		.eabi_attribute 38, 1
  19              		.eabi_attribute 18, 4
  20              		.file	"main.c"
  21              		.text
  22              	.Ltext0:
  23              		.cfi_sections	.debug_frame
  24              		.file 1 "Src/main.c"
  25              		.section	.text.__NVIC_EnableIRQ,"ax",%progbits
  26              		.align	1
  27              		.syntax unified
  28              		.thumb
  29              		.thumb_func
  31              	__NVIC_EnableIRQ:
  32              	.LFB2656:
  33              		.file 2 "STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h"
   1:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**************************************************************************//**
   2:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  * @file     core_cm55.h
   3:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  * @brief    CMSIS Cortex-M55 Core Peripheral Access Layer Header File
   4:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  * @version  V1.2.4
   5:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  * @date     21. April 2022
   6:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  ******************************************************************************/
   7:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*
   8:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  * Copyright (c) 2018-2022 Arm Limited. All rights reserved.
   9:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  *
  10:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  * SPDX-License-Identifier: Apache-2.0
  11:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  *
  12:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  * not use this file except in compliance with the License.
  14:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  * You may obtain a copy of the License at
  15:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  *
  16:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  *
  18:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  * Unless required by applicable law or agreed to in writing, software
  19:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  * See the License for the specific language governing permissions and
  22:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  * limitations under the License.
  23:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
  24:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
  25:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #if   defined ( __ICCARM__ )
ARM GAS  /tmp/ccaUtRHH.s 			page 2


  26:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #pragma system_include                        /* treat file as system include file for MISRA chec
  27:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #elif defined (__clang__)
  28:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #pragma clang system_header                   /* treat file as system include file */
  29:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #elif defined ( __GNUC__ )
  30:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #pragma GCC diagnostic ignored "-Wpedantic"   /* disable pedantic warning due to unnamed structs/
  31:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif
  32:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
  33:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #ifndef __CORE_CM55_H_GENERIC
  34:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define __CORE_CM55_H_GENERIC
  35:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
  36:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #include <stdint.h>
  37:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
  38:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #ifdef __cplusplus
  39:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  extern "C" {
  40:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif
  41:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
  42:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
  43:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  44:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   CMSIS violates the following MISRA-C:2004 rules:
  45:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
  46:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  47:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****      Function definitions in header files are used to allow 'inlining'.
  48:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
  49:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  50:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****      Unions are used for effective representation of core registers.
  51:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
  52:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  53:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****      Function-like macros are used to allow more efficient code.
  54:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
  55:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
  56:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
  57:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*******************************************************************************
  58:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  *                 CMSIS definitions
  59:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  ******************************************************************************/
  60:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
  61:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup Cortex_M55
  62:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
  63:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
  64:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
  65:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #include "cmsis_version.h"
  66:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
  67:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*  CMSIS CM55 definitions */
  68:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define __CM55_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)                  /*!< \deprecated [31:
  69:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define __CM55_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)                   /*!< \deprecated [15:
  70:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define __CM55_CMSIS_VERSION       ((__CM55_CMSIS_VERSION_MAIN << 16U) | \
  71:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****                                      __CM55_CMSIS_VERSION_SUB           )     /*!< \deprecated CMSI
  72:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
  73:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define __CORTEX_M                      (55U)                                 /*!< Cortex-M Core */
  74:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
  75:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #if defined ( __CC_ARM )
  76:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #error Legacy Arm Compiler does not support Armv8.1-M target architecture.
  77:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  78:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #if defined __ARM_FP
  79:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  80:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __FPU_USED       1U
  81:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #else
  82:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
ARM GAS  /tmp/ccaUtRHH.s 			page 3


  83:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __FPU_USED       0U
  84:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #endif
  85:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #else
  86:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __FPU_USED         0U
  87:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
  88:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
  89:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #if defined(__ARM_FEATURE_DSP)
  90:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #if defined(__DSP_PRESENT) && (__DSP_PRESENT == 1U)
  91:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __DSP_USED       1U
  92:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #else
  93:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (chec
  94:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __DSP_USED       0U
  95:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #endif
  96:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #else
  97:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __DSP_USED         0U
  98:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
  99:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 100:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #elif defined ( __GNUC__ )
 101:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 102:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __FPU_USED       1U
 104:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #else
 105:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 106:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __FPU_USED       0U
 107:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #endif
 108:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #else
 109:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __FPU_USED         0U
 110:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 111:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 112:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #if defined(__ARM_FEATURE_DSP)
 113:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #if defined(__DSP_PRESENT) && (__DSP_PRESENT == 1U)
 114:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __DSP_USED       1U
 115:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #else
 116:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (chec
 117:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __DSP_USED         0U
 118:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #endif
 119:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #else
 120:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __DSP_USED         0U
 121:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 122:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 123:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #elif defined ( __ICCARM__ )
 124:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #if defined __ARMVFP__
 125:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 126:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __FPU_USED       1U
 127:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #else
 128:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 129:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __FPU_USED       0U
 130:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #endif
 131:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #else
 132:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __FPU_USED         0U
 133:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 134:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 135:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #if defined(__ARM_FEATURE_DSP)
 136:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #if defined(__DSP_PRESENT) && (__DSP_PRESENT == 1U)
 137:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __DSP_USED       1U
 138:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #else
 139:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (chec
ARM GAS  /tmp/ccaUtRHH.s 			page 4


 140:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __DSP_USED         0U
 141:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #endif
 142:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #else
 143:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __DSP_USED         0U
 144:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 145:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 146:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #elif defined ( __TI_ARM__ )
 147:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #if defined __TI_VFP_SUPPORT__
 148:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 149:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __FPU_USED       1U
 150:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #else
 151:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 152:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __FPU_USED       0U
 153:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #endif
 154:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #else
 155:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __FPU_USED         0U
 156:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 157:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 158:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #elif defined ( __TASKING__ )
 159:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #if defined __FPU_VFP__
 160:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 161:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __FPU_USED       1U
 162:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #else
 163:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 164:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __FPU_USED       0U
 165:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #endif
 166:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #else
 167:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __FPU_USED         0U
 168:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 169:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 170:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #elif defined ( __CSMC__ )
 171:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #if ( __CSMC__ & 0x400U)
 172:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 173:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __FPU_USED       1U
 174:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #else
 175:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 176:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __FPU_USED       0U
 177:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #endif
 178:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #else
 179:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __FPU_USED         0U
 180:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 181:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 182:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif
 183:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 184:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 185:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 186:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 187:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #ifdef __cplusplus
 188:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** }
 189:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif
 190:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 191:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif /* __CORE_CM55_H_GENERIC */
 192:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 193:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #ifndef __CMSIS_GENERIC
 194:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 195:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #ifndef __CORE_CM55_H_DEPENDANT
 196:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define __CORE_CM55_H_DEPENDANT
ARM GAS  /tmp/ccaUtRHH.s 			page 5


 197:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 198:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #ifdef __cplusplus
 199:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  extern "C" {
 200:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif
 201:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 202:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* check device defines and use defaults */
 203:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #if defined __CHECK_DEVICE_DEFINES
 204:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #ifndef __CM55_REV
 205:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __CM55_REV               0x0000U
 206:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #warning "__CM55_REV not defined in device header file; using default!"
 207:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 208:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 209:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #ifndef __FPU_PRESENT
 210:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __FPU_PRESENT             0U
 211:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 212:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 213:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 214:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #if __FPU_PRESENT != 0U
 215:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #ifndef __FPU_DP
 216:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __FPU_DP             0U
 217:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #warning "__FPU_DP not defined in device header file; using default!"
 218:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #endif
 219:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 220:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 221:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #ifndef __MPU_PRESENT
 222:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __MPU_PRESENT             0U
 223:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 224:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 225:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 226:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #ifndef __ICACHE_PRESENT
 227:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __ICACHE_PRESENT          0U
 228:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #warning "__ICACHE_PRESENT not defined in device header file; using default!"
 229:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 230:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 231:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #ifndef __DCACHE_PRESENT
 232:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __DCACHE_PRESENT          0U
 233:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #warning "__DCACHE_PRESENT not defined in device header file; using default!"
 234:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 235:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 236:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #ifndef __VTOR_PRESENT
 237:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __VTOR_PRESENT             1U
 238:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #warning "__VTOR_PRESENT not defined in device header file; using default!"
 239:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 240:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 241:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #ifndef __PMU_PRESENT
 242:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __PMU_PRESENT             0U
 243:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #warning "__PMU_PRESENT not defined in device header file; using default!"
 244:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 245:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 246:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #if __PMU_PRESENT != 0U
 247:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #ifndef __PMU_NUM_EVENTCNT
 248:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __PMU_NUM_EVENTCNT      8U
 249:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #warning "__PMU_NUM_EVENTCNT not defined in device header file; using default!"
 250:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #elif (__PMU_NUM_EVENTCNT > 8 || __PMU_NUM_EVENTCNT < 2)
 251:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #error "__PMU_NUM_EVENTCNT is out of range in device header file!" */
 252:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #endif
 253:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
ARM GAS  /tmp/ccaUtRHH.s 			page 6


 254:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 255:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #ifndef __SAUREGION_PRESENT
 256:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __SAUREGION_PRESENT       0U
 257:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #warning "__SAUREGION_PRESENT not defined in device header file; using default!"
 258:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 259:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 260:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #ifndef __DSP_PRESENT
 261:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __DSP_PRESENT             0U
 262:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #warning "__DSP_PRESENT not defined in device header file; using default!"
 263:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 264:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 265:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #ifndef __NVIC_PRIO_BITS
 266:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __NVIC_PRIO_BITS          3U
 267:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 268:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 269:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 270:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #ifndef __Vendor_SysTickConfig
 271:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __Vendor_SysTickConfig    0U
 272:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 273:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 274:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif
 275:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 276:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* IO definitions (access restrictions to peripheral registers) */
 277:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
 278:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 279:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 280:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     <strong>IO Type Qualifiers</strong> are used
 281:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     \li to specify the access to peripheral variables.
 282:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     \li for automatic generation of peripheral register debug information.
 283:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** */
 284:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #ifdef __cplusplus
 285:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 286:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #else
 287:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 288:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif
 289:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 290:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 291:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 292:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* following defines should be used for structure members */
 293:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 294:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 295:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 296:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 297:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@} end of group Cortex_M55 */
 298:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 299:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 300:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 301:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*******************************************************************************
 302:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  *                 Register Abstraction
 303:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   Core Register contain:
 304:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   - Core Register
 305:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   - Core NVIC Register
 306:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   - Core EWIC Register
 307:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   - Core SCB Register
 308:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   - Core SysTick Register
 309:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   - Core Debug Register
 310:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   - Core PMU Register
ARM GAS  /tmp/ccaUtRHH.s 			page 7


 311:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   - Core MPU Register
 312:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   - Core SAU Register
 313:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   - Core FPU Register
 314:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  ******************************************************************************/
 315:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
 316:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 317:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 318:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** */
 319:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 320:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
 321:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup    CMSIS_core_register
 322:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 323:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief      Core Register type definitions.
 324:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
 325:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
 326:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 327:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
 328:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 329:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
 330:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef union
 331:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
 332:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   struct
 333:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
 334:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 335:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 336:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 337:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 338:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 339:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 340:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 341:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 342:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   } b;                                   /*!< Structure used for bit  access */
 343:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   uint32_t w;                            /*!< Type      used for word access */
 344:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } APSR_Type;
 345:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 346:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* APSR Register Definitions */
 347:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 348:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 349:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 350:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 351:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 352:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 353:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 354:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 355:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 356:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 357:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 358:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 359:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 360:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 361:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 362:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 363:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 364:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 365:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 366:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
 367:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
ARM GAS  /tmp/ccaUtRHH.s 			page 8


 368:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
 369:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef union
 370:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
 371:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   struct
 372:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
 373:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 374:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 375:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   } b;                                   /*!< Structure used for bit  access */
 376:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   uint32_t w;                            /*!< Type      used for word access */
 377:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } IPSR_Type;
 378:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 379:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* IPSR Register Definitions */
 380:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 381:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 382:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 383:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 384:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
 385:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 386:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
 387:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef union
 388:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
 389:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   struct
 390:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
 391:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 392:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t _reserved0:7;               /*!< bit:  9..15  Reserved */
 393:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 394:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 395:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
 396:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0) */
 397:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 398:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 399:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 400:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 401:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 402:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   } b;                                   /*!< Structure used for bit  access */
 403:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   uint32_t w;                            /*!< Type      used for word access */
 404:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } xPSR_Type;
 405:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 406:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* xPSR Register Definitions */
 407:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 408:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 409:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 410:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 411:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 412:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 413:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 414:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 415:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 416:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 417:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 418:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 419:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 420:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 421:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 422:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_IT_Pos                        25U                                            /*!< xPSR
 423:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_IT_Msk                        (3UL << xPSR_IT_Pos)                           /*!< xPSR
 424:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  /tmp/ccaUtRHH.s 			page 9


 425:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 426:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 427:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 428:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 429:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 430:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 431:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 432:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 433:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 434:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 435:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
 436:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Union type to access the Control Registers (CONTROL).
 437:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
 438:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef union
 439:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
 440:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   struct
 441:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
 442:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 443:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack-pointer select */
 444:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t FPCA:1;                     /*!< bit:      2  Floating-point context active */
 445:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t SFPA:1;                     /*!< bit:      3  Secure floating-point active */
 446:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t _reserved1:28;              /*!< bit:  4..31  Reserved */
 447:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   } b;                                   /*!< Structure used for bit  access */
 448:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   uint32_t w;                            /*!< Type      used for word access */
 449:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } CONTROL_Type;
 450:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 451:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* CONTROL Register Definitions */
 452:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CONTROL_SFPA_Pos                    3U                                            /*!< CONT
 453:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CONTROL_SFPA_Msk                   (1UL << CONTROL_SFPA_Pos)                      /*!< CONT
 454:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 455:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 456:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 457:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 458:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 459:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 460:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 461:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 462:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 463:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 464:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@} end of group CMSIS_CORE */
 465:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 466:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 467:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
 468:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup    CMSIS_core_register
 469:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 470:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief      Type definitions for the NVIC Registers
 471:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
 472:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
 473:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 474:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
 475:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 476:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
 477:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
 478:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
 479:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t ISER[16U];              /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 480:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED0[16U];
 481:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t ICER[16U];              /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
ARM GAS  /tmp/ccaUtRHH.s 			page 10


 482:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RSERVED1[16U];
 483:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t ISPR[16U];              /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 484:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED2[16U];
 485:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t ICPR[16U];              /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 486:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED3[16U];
 487:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t IABR[16U];              /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 488:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED4[16U];
 489:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t ITNS[16U];              /*!< Offset: 0x280 (R/W)  Interrupt Non-Secure State Regis
 490:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED5[16U];
 491:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint8_t  IPR[496U];              /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 492:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED6[580U];
 493:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 494:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** }  NVIC_Type;
 495:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 496:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* Software Triggered Interrupt Register Definitions */
 497:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 498:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 499:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 500:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@} end of group CMSIS_NVIC */
 501:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 502:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 503:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
 504:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
 505:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 506:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the System Control Block Registers
 507:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
 508:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
 509:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 510:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
 511:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the System Control Block (SCB).
 512:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
 513:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
 514:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
 515:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 516:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 517:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 518:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 519:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 520:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 521:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint8_t  SHPR[12U];              /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 522:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 523:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 524:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 525:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 526:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 527:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 528:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 529:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t ID_PFR[2U];             /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 530:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t ID_DFR;                 /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 531:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t ID_AFR;                 /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 532:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t ID_MMFR[4U];            /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 533:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t ID_ISAR[6U];            /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 534:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t CLIDR;                  /*!< Offset: 0x078 (R/ )  Cache Level ID register */
 535:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t CTR;                    /*!< Offset: 0x07C (R/ )  Cache Type register */
 536:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t CCSIDR;                 /*!< Offset: 0x080 (R/ )  Cache Size ID Register */
 537:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CSSELR;                 /*!< Offset: 0x084 (R/W)  Cache Size Selection Register */
 538:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
ARM GAS  /tmp/ccaUtRHH.s 			page 11


 539:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t NSACR;                  /*!< Offset: 0x08C (R/W)  Non-Secure Access Control Regist
 540:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED7[21U];
 541:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t SFSR;                   /*!< Offset: 0x0E4 (R/W)  Secure Fault Status Register */
 542:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t SFAR;                   /*!< Offset: 0x0E8 (R/W)  Secure Fault Address Register */
 543:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED3[69U];
 544:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0x200 ( /W)  Software Triggered Interrupt Reg
 545:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t RFSR;                   /*!< Offset: 0x204 (R/W)  RAS Fault Status Register */
 546:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED4[14U];
 547:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x240 (R/ )  Media and VFP Feature Register 0
 548:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x244 (R/ )  Media and VFP Feature Register 1
 549:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t MVFR2;                  /*!< Offset: 0x248 (R/ )  Media and VFP Feature Register 2
 550:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED5[1U];
 551:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t ICIALLU;                /*!< Offset: 0x250 ( /W)  I-Cache Invalidate All to PoU */
 552:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED6[1U];
 553:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t ICIMVAU;                /*!< Offset: 0x258 ( /W)  I-Cache Invalidate by MVA to PoU
 554:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t DCIMVAC;                /*!< Offset: 0x25C ( /W)  D-Cache Invalidate by MVA to PoC
 555:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t DCISW;                  /*!< Offset: 0x260 ( /W)  D-Cache Invalidate by Set-way */
 556:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t DCCMVAU;                /*!< Offset: 0x264 ( /W)  D-Cache Clean by MVA to PoU */
 557:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t DCCMVAC;                /*!< Offset: 0x268 ( /W)  D-Cache Clean by MVA to PoC */
 558:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t DCCSW;                  /*!< Offset: 0x26C ( /W)  D-Cache Clean by Set-way */
 559:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t DCCIMVAC;               /*!< Offset: 0x270 ( /W)  D-Cache Clean and Invalidate by 
 560:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t DCCISW;                 /*!< Offset: 0x274 ( /W)  D-Cache Clean and Invalidate by 
 561:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t BPIALL;                 /*!< Offset: 0x278 ( /W)  Branch Predictor Invalidate All 
 562:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } SCB_Type;
 563:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 564:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SCB CPUID Register Definitions */
 565:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 566:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 567:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 568:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 569:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 570:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 571:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 572:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 573:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 574:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 575:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 576:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 577:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 578:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 579:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 580:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SCB Interrupt Control State Register Definitions */
 581:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_PENDNMISET_Pos            31U                                            /*!< SCB 
 582:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_PENDNMISET_Msk            (1UL << SCB_ICSR_PENDNMISET_Pos)               /*!< SCB 
 583:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 584:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_NMIPENDSET_Pos            SCB_ICSR_PENDNMISET_Pos                        /*!< SCB 
 585:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_NMIPENDSET_Msk            SCB_ICSR_PENDNMISET_Msk                        /*!< SCB 
 586:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 587:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_PENDNMICLR_Pos            30U                                            /*!< SCB 
 588:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_PENDNMICLR_Msk            (1UL << SCB_ICSR_PENDNMICLR_Pos)               /*!< SCB 
 589:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 590:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 591:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 592:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 593:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 594:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 595:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  /tmp/ccaUtRHH.s 			page 12


 596:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 597:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 598:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 599:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 600:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 601:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 602:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_STTNS_Pos                 24U                                            /*!< SCB 
 603:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_STTNS_Msk                 (1UL << SCB_ICSR_STTNS_Pos)                    /*!< SCB 
 604:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 605:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 606:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 607:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 608:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 609:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 610:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 611:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 612:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 613:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 614:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 615:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 616:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 617:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 618:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 619:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 620:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SCB Vector Table Offset Register Definitions */
 621:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 622:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 623:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 624:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 625:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 626:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 627:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 628:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 629:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 630:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 631:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 632:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 633:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 634:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_PRIS_Pos                 14U                                            /*!< SCB 
 635:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_PRIS_Msk                 (1UL << SCB_AIRCR_PRIS_Pos)                    /*!< SCB 
 636:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 637:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_BFHFNMINS_Pos            13U                                            /*!< SCB 
 638:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_BFHFNMINS_Msk            (1UL << SCB_AIRCR_BFHFNMINS_Pos)               /*!< SCB 
 639:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 640:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 641:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 642:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 643:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_IESB_Pos                  5U                                            /*!< SCB 
 644:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_IESB_Msk                 (1UL << SCB_AIRCR_IESB_Pos)                    /*!< SCB 
 645:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 646:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_DIT_Pos                   4U                                            /*!< SCB 
 647:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_DIT_Msk                  (1UL << SCB_AIRCR_DIT_Pos)                     /*!< SCB 
 648:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 649:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_SYSRESETREQS_Pos          3U                                            /*!< SCB 
 650:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_SYSRESETREQS_Msk         (1UL << SCB_AIRCR_SYSRESETREQS_Pos)            /*!< SCB 
 651:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 652:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
ARM GAS  /tmp/ccaUtRHH.s 			page 13


 653:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 654:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 655:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 656:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 657:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 658:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SCB System Control Register Definitions */
 659:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 660:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 661:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 662:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SCR_SLEEPDEEPS_Pos              3U                                            /*!< SCB 
 663:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SCR_SLEEPDEEPS_Msk             (1UL << SCB_SCR_SLEEPDEEPS_Pos)                /*!< SCB 
 664:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 665:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 666:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 667:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 668:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 669:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 670:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 671:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SCB Configuration Control Register Definitions */
 672:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_TRD_Pos                    20U                                            /*!< SCB 
 673:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_TRD_Msk                    (1UL << SCB_CCR_TRD_Pos)                       /*!< SCB 
 674:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 675:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_LOB_Pos                    19U                                            /*!< SCB 
 676:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_LOB_Msk                    (1UL << SCB_CCR_LOB_Pos)                       /*!< SCB 
 677:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 678:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_BP_Pos                     18U                                            /*!< SCB 
 679:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_BP_Msk                     (1UL << SCB_CCR_BP_Pos)                        /*!< SCB 
 680:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 681:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_IC_Pos                     17U                                            /*!< SCB 
 682:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_IC_Msk                     (1UL << SCB_CCR_IC_Pos)                        /*!< SCB 
 683:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 684:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_DC_Pos                     16U                                            /*!< SCB 
 685:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_DC_Msk                     (1UL << SCB_CCR_DC_Pos)                        /*!< SCB 
 686:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 687:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_STKOFHFNMIGN_Pos           10U                                            /*!< SCB 
 688:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_STKOFHFNMIGN_Msk           (1UL << SCB_CCR_STKOFHFNMIGN_Pos)              /*!< SCB 
 689:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 690:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 691:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 692:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 693:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 694:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 695:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 696:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 697:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 698:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 699:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 700:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 701:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 702:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SCB System Handler Control and State Register Definitions */
 703:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_HARDFAULTPENDED_Pos      21U                                            /*!< SCB 
 704:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_HARDFAULTPENDED_Msk      (1UL << SCB_SHCSR_HARDFAULTPENDED_Pos)         /*!< SCB 
 705:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 706:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_SECUREFAULTPENDED_Pos    20U                                            /*!< SCB 
 707:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_SECUREFAULTPENDED_Msk    (1UL << SCB_SHCSR_SECUREFAULTPENDED_Pos)       /*!< SCB 
 708:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 709:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_SECUREFAULTENA_Pos       19U                                            /*!< SCB 
ARM GAS  /tmp/ccaUtRHH.s 			page 14


 710:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_SECUREFAULTENA_Msk       (1UL << SCB_SHCSR_SECUREFAULTENA_Pos)          /*!< SCB 
 711:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 712:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 713:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 714:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 715:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 716:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 717:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 718:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 719:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 720:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 721:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 722:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 723:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 724:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 725:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 726:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 727:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 728:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 729:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 730:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 731:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 732:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 733:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 734:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 735:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 736:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 737:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 738:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 739:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 740:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 741:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 742:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 743:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 744:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 745:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_NMIACT_Pos                5U                                            /*!< SCB 
 746:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_NMIACT_Msk               (1UL << SCB_SHCSR_NMIACT_Pos)                  /*!< SCB 
 747:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 748:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_SECUREFAULTACT_Pos        4U                                            /*!< SCB 
 749:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_SECUREFAULTACT_Msk       (1UL << SCB_SHCSR_SECUREFAULTACT_Pos)          /*!< SCB 
 750:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 751:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 752:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 753:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 754:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_HARDFAULTACT_Pos          2U                                            /*!< SCB 
 755:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_HARDFAULTACT_Msk         (1UL << SCB_SHCSR_HARDFAULTACT_Pos)            /*!< SCB 
 756:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 757:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 758:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 759:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 760:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 761:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 762:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 763:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SCB Configurable Fault Status Register Definitions */
 764:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 765:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 766:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  /tmp/ccaUtRHH.s 			page 15


 767:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 768:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 769:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 770:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 771:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 772:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 773:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 774:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_CFSR_MEMFAULTSR_Pos + 7U)                 /*!< SCB 
 775:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 776:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 777:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_CFSR_MEMFAULTSR_Pos + 5U)                 /*!< SCB 
 778:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 779:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 780:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_CFSR_MEMFAULTSR_Pos + 4U)                 /*!< SCB 
 781:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 782:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 783:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_CFSR_MEMFAULTSR_Pos + 3U)                 /*!< SCB 
 784:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 785:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 786:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_CFSR_MEMFAULTSR_Pos + 1U)                 /*!< SCB 
 787:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 788:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 789:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_CFSR_MEMFAULTSR_Pos + 0U)                 /*!< SCB 
 790:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 791:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 792:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 793:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 794:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 795:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 796:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 797:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 798:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 799:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 800:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 801:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 802:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 803:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 804:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 805:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 806:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 807:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 808:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 809:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 810:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 811:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 812:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 813:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 814:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 815:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 816:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 817:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 818:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 819:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 820:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 821:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_STKOF_Pos                (SCB_CFSR_USGFAULTSR_Pos + 4U)                  /*!< SCB 
 822:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_STKOF_Msk                (1UL << SCB_CFSR_STKOF_Pos)                     /*!< SCB 
 823:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  /tmp/ccaUtRHH.s 			page 16


 824:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 825:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 826:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 827:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 828:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 829:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 830:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 831:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 832:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 833:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 834:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 835:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 836:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SCB Hard Fault Status Register Definitions */
 837:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 838:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 839:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 840:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 841:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 842:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 843:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 844:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 845:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 846:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SCB Debug Fault Status Register Definitions */
 847:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DFSR_PMU_Pos                    5U                                            /*!< SCB 
 848:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DFSR_PMU_Msk                   (1UL << SCB_DFSR_PMU_Pos)                      /*!< SCB 
 849:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 850:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 851:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 852:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 853:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 854:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 855:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 856:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 857:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 858:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 859:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 860:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 861:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 862:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 863:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 864:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 865:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SCB Non-Secure Access Control Register Definitions */
 866:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP11_Pos                 11U                                            /*!< SCB 
 867:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP11_Msk                 (1UL << SCB_NSACR_CP11_Pos)                    /*!< SCB 
 868:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 869:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP10_Pos                 10U                                            /*!< SCB 
 870:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP10_Msk                 (1UL << SCB_NSACR_CP10_Pos)                    /*!< SCB 
 871:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 872:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP7_Pos                   7U                                            /*!< SCB 
 873:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP7_Msk                  (1UL << SCB_NSACR_CP7_Pos)                     /*!< SCB 
 874:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 875:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP6_Pos                   6U                                            /*!< SCB 
 876:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP6_Msk                  (1UL << SCB_NSACR_CP6_Pos)                     /*!< SCB 
 877:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 878:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP5_Pos                   5U                                            /*!< SCB 
 879:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP5_Msk                  (1UL << SCB_NSACR_CP5_Pos)                     /*!< SCB 
 880:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  /tmp/ccaUtRHH.s 			page 17


 881:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP4_Pos                   4U                                            /*!< SCB 
 882:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP4_Msk                  (1UL << SCB_NSACR_CP4_Pos)                     /*!< SCB 
 883:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 884:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP3_Pos                   3U                                            /*!< SCB 
 885:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP3_Msk                  (1UL << SCB_NSACR_CP3_Pos)                     /*!< SCB 
 886:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 887:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP2_Pos                   2U                                            /*!< SCB 
 888:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP2_Msk                  (1UL << SCB_NSACR_CP2_Pos)                     /*!< SCB 
 889:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 890:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP1_Pos                   1U                                            /*!< SCB 
 891:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP1_Msk                  (1UL << SCB_NSACR_CP1_Pos)                     /*!< SCB 
 892:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 893:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP0_Pos                   0U                                            /*!< SCB 
 894:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP0_Msk                  (1UL /*<< SCB_NSACR_CP0_Pos*/)                 /*!< SCB 
 895:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 896:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SCB Debug Feature Register 0 Definitions */
 897:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ID_DFR_UDE_Pos                 28U                                            /*!< SCB 
 898:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ID_DFR_UDE_Msk                 (0xFUL << SCB_ID_DFR_UDE_Pos)                  /*!< SCB 
 899:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 900:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ID_DFR_MProfDbg_Pos            20U                                            /*!< SCB 
 901:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ID_DFR_MProfDbg_Msk            (0xFUL << SCB_ID_DFR_MProfDbg_Pos)             /*!< SCB 
 902:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 903:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SCB Cache Level ID Register Definitions */
 904:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CLIDR_LOUU_Pos                 27U                                            /*!< SCB 
 905:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CLIDR_LOUU_Msk                 (7UL << SCB_CLIDR_LOUU_Pos)                    /*!< SCB 
 906:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 907:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CLIDR_LOC_Pos                  24U                                            /*!< SCB 
 908:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CLIDR_LOC_Msk                  (7UL << SCB_CLIDR_LOC_Pos)                     /*!< SCB 
 909:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 910:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SCB Cache Type Register Definitions */
 911:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CTR_FORMAT_Pos                 29U                                            /*!< SCB 
 912:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CTR_FORMAT_Msk                 (7UL << SCB_CTR_FORMAT_Pos)                    /*!< SCB 
 913:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 914:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CTR_CWG_Pos                    24U                                            /*!< SCB 
 915:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CTR_CWG_Msk                    (0xFUL << SCB_CTR_CWG_Pos)                     /*!< SCB 
 916:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 917:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CTR_ERG_Pos                    20U                                            /*!< SCB 
 918:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CTR_ERG_Msk                    (0xFUL << SCB_CTR_ERG_Pos)                     /*!< SCB 
 919:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 920:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CTR_DMINLINE_Pos               16U                                            /*!< SCB 
 921:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CTR_DMINLINE_Msk               (0xFUL << SCB_CTR_DMINLINE_Pos)                /*!< SCB 
 922:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 923:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CTR_IMINLINE_Pos                0U                                            /*!< SCB 
 924:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CTR_IMINLINE_Msk               (0xFUL /*<< SCB_CTR_IMINLINE_Pos*/)            /*!< SCB 
 925:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 926:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SCB Cache Size ID Register Definitions */
 927:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCSIDR_WT_Pos                  31U                                            /*!< SCB 
 928:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCSIDR_WT_Msk                  (1UL << SCB_CCSIDR_WT_Pos)                     /*!< SCB 
 929:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 930:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCSIDR_WB_Pos                  30U                                            /*!< SCB 
 931:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCSIDR_WB_Msk                  (1UL << SCB_CCSIDR_WB_Pos)                     /*!< SCB 
 932:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 933:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCSIDR_RA_Pos                  29U                                            /*!< SCB 
 934:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCSIDR_RA_Msk                  (1UL << SCB_CCSIDR_RA_Pos)                     /*!< SCB 
 935:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 936:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCSIDR_WA_Pos                  28U                                            /*!< SCB 
 937:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCSIDR_WA_Msk                  (1UL << SCB_CCSIDR_WA_Pos)                     /*!< SCB 
ARM GAS  /tmp/ccaUtRHH.s 			page 18


 938:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 939:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCSIDR_NUMSETS_Pos             13U                                            /*!< SCB 
 940:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCSIDR_NUMSETS_Msk             (0x7FFFUL << SCB_CCSIDR_NUMSETS_Pos)           /*!< SCB 
 941:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 942:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCSIDR_ASSOCIATIVITY_Pos        3U                                            /*!< SCB 
 943:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCSIDR_ASSOCIATIVITY_Msk       (0x3FFUL << SCB_CCSIDR_ASSOCIATIVITY_Pos)      /*!< SCB 
 944:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 945:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCSIDR_LINESIZE_Pos             0U                                            /*!< SCB 
 946:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCSIDR_LINESIZE_Msk            (7UL /*<< SCB_CCSIDR_LINESIZE_Pos*/)           /*!< SCB 
 947:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 948:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SCB Cache Size Selection Register Definitions */
 949:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CSSELR_LEVEL_Pos                1U                                            /*!< SCB 
 950:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CSSELR_LEVEL_Msk               (7UL << SCB_CSSELR_LEVEL_Pos)                  /*!< SCB 
 951:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 952:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CSSELR_IND_Pos                  0U                                            /*!< SCB 
 953:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CSSELR_IND_Msk                 (1UL /*<< SCB_CSSELR_IND_Pos*/)                /*!< SCB 
 954:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 955:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SCB Software Triggered Interrupt Register Definitions */
 956:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_STIR_INTID_Pos                  0U                                            /*!< SCB 
 957:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_STIR_INTID_Msk                 (0x1FFUL /*<< SCB_STIR_INTID_Pos*/)            /*!< SCB 
 958:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 959:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SCB RAS Fault Status Register Definitions */
 960:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_RFSR_V_Pos                     31U                                            /*!< SCB 
 961:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_RFSR_V_Msk                     (1UL << SCB_RFSR_V_Pos)                        /*!< SCB 
 962:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 963:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_RFSR_IS_Pos                    16U                                            /*!< SCB 
 964:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_RFSR_IS_Msk                    (0x7FFFUL << SCB_RFSR_IS_Pos)                  /*!< SCB 
 965:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 966:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_RFSR_UET_Pos                    0U                                            /*!< SCB 
 967:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_RFSR_UET_Msk                   (3UL /*<< SCB_RFSR_UET_Pos*/)                  /*!< SCB 
 968:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 969:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SCB D-Cache Invalidate by Set-way Register Definitions */
 970:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DCISW_WAY_Pos                  30U                                            /*!< SCB 
 971:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DCISW_WAY_Msk                  (3UL << SCB_DCISW_WAY_Pos)                     /*!< SCB 
 972:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 973:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DCISW_SET_Pos                   5U                                            /*!< SCB 
 974:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DCISW_SET_Msk                  (0x1FFUL << SCB_DCISW_SET_Pos)                 /*!< SCB 
 975:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 976:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SCB D-Cache Clean by Set-way Register Definitions */
 977:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DCCSW_WAY_Pos                  30U                                            /*!< SCB 
 978:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DCCSW_WAY_Msk                  (3UL << SCB_DCCSW_WAY_Pos)                     /*!< SCB 
 979:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 980:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DCCSW_SET_Pos                   5U                                            /*!< SCB 
 981:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DCCSW_SET_Msk                  (0x1FFUL << SCB_DCCSW_SET_Pos)                 /*!< SCB 
 982:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 983:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SCB D-Cache Clean and Invalidate by Set-way Register Definitions */
 984:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DCCISW_WAY_Pos                 30U                                            /*!< SCB 
 985:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DCCISW_WAY_Msk                 (3UL << SCB_DCCISW_WAY_Pos)                    /*!< SCB 
 986:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 987:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DCCISW_SET_Pos                  5U                                            /*!< SCB 
 988:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DCCISW_SET_Msk                 (0x1FFUL << SCB_DCCISW_SET_Pos)                /*!< SCB 
 989:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 990:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@} end of group CMSIS_SCB */
 991:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 992:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 993:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
 994:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
ARM GAS  /tmp/ccaUtRHH.s 			page 19


 995:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_ICB Implementation Control Block register (ICB)
 996:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the Implementation Control Block Register
 997:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
 998:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
 999:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1000:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1001:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the Implementation Control Block (ICB).
1002:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1003:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
1004:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
1005:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED0[1U];
1006:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
1007:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
1008:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CPPWR;                  /*!< Offset: 0x00C (R/W)  Coprocessor Power Control  Regis
1009:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } ICB_Type;
1010:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1011:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* Auxiliary Control Register Definitions */
1012:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISCRITAXIRUW_Pos     27U                                               /*!< ACTL
1013:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISCRITAXIRUW_Msk     (1UL << ICB_ACTLR_DISCRITAXIRUW_Pos)              /*!< ACTL
1014:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1015:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISDI_Pos             16U                                               /*!< ACTL
1016:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISDI_Msk             (3UL << ICB_ACTLR_DISDI_Pos)                      /*!< ACTL
1017:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1018:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISCRITAXIRUR_Pos     15U                                               /*!< ACTL
1019:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISCRITAXIRUR_Msk     (1UL << ICB_ACTLR_DISCRITAXIRUR_Pos)              /*!< ACTL
1020:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1021:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_EVENTBUSEN_Pos        14U                                               /*!< ACTL
1022:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_EVENTBUSEN_Msk        (1UL << ICB_ACTLR_EVENTBUSEN_Pos)                 /*!< ACTL
1023:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1024:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_EVENTBUSEN_S_Pos      13U                                               /*!< ACTL
1025:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_EVENTBUSEN_S_Msk      (1UL << ICB_ACTLR_EVENTBUSEN_S_Pos)               /*!< ACTL
1026:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1027:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISITMATBFLUSH_Pos    12U                                               /*!< ACTL
1028:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISITMATBFLUSH_Msk    (1UL << ICB_ACTLR_DISITMATBFLUSH_Pos)             /*!< ACTL
1029:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1030:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISNWAMODE_Pos        11U                                               /*!< ACTL
1031:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISNWAMODE_Msk        (1UL << ICB_ACTLR_DISNWAMODE_Pos)                 /*!< ACTL
1032:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1033:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_FPEXCODIS_Pos         10U                                               /*!< ACTL
1034:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_FPEXCODIS_Msk         (1UL << ICB_ACTLR_FPEXCODIS_Pos)                  /*!< ACTL
1035:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1036:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISOLAP_Pos            7U                                               /*!< ACTL
1037:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISOLAP_Msk           (1UL << ICB_ACTLR_DISOLAP_Pos)                    /*!< ACTL
1038:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1039:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISOLAPS_Pos           6U                                               /*!< ACTL
1040:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISOLAPS_Msk          (1UL << ICB_ACTLR_DISOLAPS_Pos)                   /*!< ACTL
1041:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1042:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISLOBR_Pos            5U                                               /*!< ACTL
1043:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISLOBR_Msk           (1UL << ICB_ACTLR_DISLOBR_Pos)                    /*!< ACTL
1044:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1045:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISLO_Pos              4U                                               /*!< ACTL
1046:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISLO_Msk             (1UL << ICB_ACTLR_DISLO_Pos)                      /*!< ACTL
1047:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1048:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISLOLEP_Pos           3U                                               /*!< ACTL
1049:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISLOLEP_Msk          (1UL << ICB_ACTLR_DISLOLEP_Pos)                   /*!< ACTL
1050:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1051:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISFOLD_Pos            2U                                               /*!< ACTL
ARM GAS  /tmp/ccaUtRHH.s 			page 20


1052:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISFOLD_Msk           (1UL << ICB_ACTLR_DISFOLD_Pos)                    /*!< ACTL
1053:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1054:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* Interrupt Controller Type Register Definitions */
1055:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ICTR_INTLINESNUM_Pos         0U                                               /*!< ICTR
1056:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< ICB_ICTR_INTLINESNUM_Pos*/)           /*!< ICTR
1057:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1058:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@} end of group CMSIS_ICB */
1059:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1060:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1061:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1062:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
1063:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
1064:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the System Timer Registers.
1065:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
1066:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1067:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1068:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1069:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the System Timer (SysTick).
1070:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1071:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
1072:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
1073:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
1074:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
1075:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
1076:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
1077:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } SysTick_Type;
1078:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1079:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SysTick Control / Status Register Definitions */
1080:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
1081:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
1082:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1083:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
1084:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
1085:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1086:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
1087:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
1088:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1089:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
1090:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
1091:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1092:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SysTick Reload Register Definitions */
1093:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
1094:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
1095:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1096:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SysTick Current Register Definitions */
1097:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
1098:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
1099:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1100:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SysTick Calibration Register Definitions */
1101:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
1102:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
1103:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1104:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
1105:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
1106:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1107:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
1108:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
ARM GAS  /tmp/ccaUtRHH.s 			page 21


1109:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1110:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@} end of group CMSIS_SysTick */
1111:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1112:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1113:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1114:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
1115:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
1116:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
1117:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
1118:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1119:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1120:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1121:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
1122:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1123:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
1124:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
1125:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  union
1126:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
1127:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
1128:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
1129:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
1130:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
1131:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED0[864U];
1132:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
1133:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED1[15U];
1134:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
1135:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED2[15U];
1136:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
1137:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED3[32U];
1138:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED4[43U];
1139:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
1140:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
1141:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED5[1U];
1142:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t DEVARCH;                /*!< Offset: 0xFBC (R/ )  ITM Device Architecture Register
1143:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED6[3U];
1144:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  ITM Device Type Register */
1145:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
1146:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
1147:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
1148:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
1149:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
1150:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
1151:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
1152:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
1153:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
1154:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
1155:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
1156:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
1157:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } ITM_Type;
1158:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1159:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* ITM Stimulus Port Register Definitions */
1160:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_STIM_DISABLED_Pos               1U                                            /*!< ITM 
1161:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_STIM_DISABLED_Msk              (0x1UL << ITM_STIM_DISABLED_Pos)               /*!< ITM 
1162:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1163:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_STIM_FIFOREADY_Pos              0U                                            /*!< ITM 
1164:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_STIM_FIFOREADY_Msk             (0x1UL /*<< ITM_STIM_FIFOREADY_Pos*/)          /*!< ITM 
1165:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  /tmp/ccaUtRHH.s 			page 22


1166:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* ITM Trace Privilege Register Definitions */
1167:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
1168:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/)            /*!< ITM 
1169:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1170:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* ITM Trace Control Register Definitions */
1171:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
1172:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
1173:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1174:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_TRACEBUSID_Pos             16U                                            /*!< ITM 
1175:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_TRACEBUSID_Msk             (0x7FUL << ITM_TCR_TRACEBUSID_Pos)             /*!< ITM 
1176:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1177:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
1178:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
1179:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1180:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_TSPRESCALE_Pos              8U                                            /*!< ITM 
1181:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_TSPRESCALE_Msk             (3UL << ITM_TCR_TSPRESCALE_Pos)                /*!< ITM 
1182:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1183:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_STALLENA_Pos                5U                                            /*!< ITM 
1184:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_STALLENA_Msk               (1UL << ITM_TCR_STALLENA_Pos)                  /*!< ITM 
1185:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1186:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
1187:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
1188:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1189:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
1190:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
1191:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1192:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
1193:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
1194:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1195:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
1196:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
1197:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1198:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
1199:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
1200:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1201:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* ITM Lock Status Register Definitions */
1202:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
1203:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
1204:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1205:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
1206:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
1207:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1208:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
1209:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
1210:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1211:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@}*/ /* end of group CMSIS_ITM */
1212:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1213:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1214:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1215:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
1216:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
1217:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
1218:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
1219:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1220:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1221:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1222:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
ARM GAS  /tmp/ccaUtRHH.s 			page 23


1223:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1224:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
1225:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
1226:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
1227:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
1228:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
1229:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
1230:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
1231:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
1232:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
1233:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
1234:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
1235:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED1[1U];
1236:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
1237:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED2[1U];
1238:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
1239:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED3[1U];
1240:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
1241:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED4[1U];
1242:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
1243:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED5[1U];
1244:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
1245:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED6[1U];
1246:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
1247:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED7[1U];
1248:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
1249:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED8[1U];
1250:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t COMP4;                  /*!< Offset: 0x060 (R/W)  Comparator Register 4 */
1251:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED9[1U];
1252:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FUNCTION4;              /*!< Offset: 0x068 (R/W)  Function Register 4 */
1253:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED10[1U];
1254:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t COMP5;                  /*!< Offset: 0x070 (R/W)  Comparator Register 5 */
1255:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED11[1U];
1256:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FUNCTION5;              /*!< Offset: 0x078 (R/W)  Function Register 5 */
1257:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED12[1U];
1258:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t COMP6;                  /*!< Offset: 0x080 (R/W)  Comparator Register 6 */
1259:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED13[1U];
1260:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FUNCTION6;              /*!< Offset: 0x088 (R/W)  Function Register 6 */
1261:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED14[1U];
1262:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t COMP7;                  /*!< Offset: 0x090 (R/W)  Comparator Register 7 */
1263:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED15[1U];
1264:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FUNCTION7;              /*!< Offset: 0x098 (R/W)  Function Register 7 */
1265:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED16[1U];
1266:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t COMP8;                  /*!< Offset: 0x0A0 (R/W)  Comparator Register 8 */
1267:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED17[1U];
1268:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FUNCTION8;              /*!< Offset: 0x0A8 (R/W)  Function Register 8 */
1269:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED18[1U];
1270:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t COMP9;                  /*!< Offset: 0x0B0 (R/W)  Comparator Register 9 */
1271:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED19[1U];
1272:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FUNCTION9;              /*!< Offset: 0x0B8 (R/W)  Function Register 9 */
1273:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED20[1U];
1274:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t COMP10;                 /*!< Offset: 0x0C0 (R/W)  Comparator Register 10 */
1275:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED21[1U];
1276:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FUNCTION10;             /*!< Offset: 0x0C8 (R/W)  Function Register 10 */
1277:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED22[1U];
1278:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t COMP11;                 /*!< Offset: 0x0D0 (R/W)  Comparator Register 11 */
1279:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED23[1U];
ARM GAS  /tmp/ccaUtRHH.s 			page 24


1280:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FUNCTION11;             /*!< Offset: 0x0D8 (R/W)  Function Register 11 */
1281:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED24[1U];
1282:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t COMP12;                 /*!< Offset: 0x0E0 (R/W)  Comparator Register 12 */
1283:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED25[1U];
1284:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FUNCTION12;             /*!< Offset: 0x0E8 (R/W)  Function Register 12 */
1285:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED26[1U];
1286:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t COMP13;                 /*!< Offset: 0x0F0 (R/W)  Comparator Register 13 */
1287:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED27[1U];
1288:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FUNCTION13;             /*!< Offset: 0x0F8 (R/W)  Function Register 13 */
1289:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED28[1U];
1290:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t COMP14;                 /*!< Offset: 0x100 (R/W)  Comparator Register 14 */
1291:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED29[1U];
1292:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FUNCTION14;             /*!< Offset: 0x108 (R/W)  Function Register 14 */
1293:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED30[1U];
1294:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t COMP15;                 /*!< Offset: 0x110 (R/W)  Comparator Register 15 */
1295:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED31[1U];
1296:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FUNCTION15;             /*!< Offset: 0x118 (R/W)  Function Register 15 */
1297:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED32[934U];
1298:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R  )  Lock Status Register */
1299:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED33[1U];
1300:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t DEVARCH;                /*!< Offset: 0xFBC (R/ )  Device Architecture Register */
1301:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } DWT_Type;
1302:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1303:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* DWT Control Register Definitions */
1304:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
1305:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
1306:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1307:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
1308:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
1309:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1310:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
1311:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
1312:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1313:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
1314:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
1315:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1316:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
1317:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
1318:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1319:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_CYCDISS_Pos               23U                                         /*!< DWT CTR
1320:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_CYCDISS_Msk               (0x1UL << DWT_CTRL_CYCDISS_Pos)             /*!< DWT CTR
1321:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1322:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
1323:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
1324:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1325:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
1326:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
1327:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1328:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
1329:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
1330:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1331:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
1332:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
1333:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1334:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
1335:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
1336:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  /tmp/ccaUtRHH.s 			page 25


1337:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
1338:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
1339:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1340:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
1341:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
1342:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1343:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
1344:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
1345:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1346:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
1347:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
1348:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1349:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
1350:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
1351:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1352:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
1353:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
1354:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1355:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
1356:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
1357:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1358:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
1359:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
1360:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1361:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* DWT CPI Count Register Definitions */
1362:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
1363:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
1364:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1365:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* DWT Exception Overhead Count Register Definitions */
1366:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1367:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1368:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1369:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* DWT Sleep Count Register Definitions */
1370:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1371:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1372:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1373:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* DWT LSU Count Register Definitions */
1374:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1375:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1376:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1377:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* DWT Folded-instruction Count Register Definitions */
1378:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1379:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1380:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1381:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* DWT Comparator Function Register Definitions */
1382:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_FUNCTION_ID_Pos                27U                                         /*!< DWT FUN
1383:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_FUNCTION_ID_Msk                (0x1FUL << DWT_FUNCTION_ID_Pos)             /*!< DWT FUN
1384:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1385:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1386:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1387:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1388:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1389:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1390:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1391:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_FUNCTION_ACTION_Pos             4U                                         /*!< DWT FUN
1392:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_FUNCTION_ACTION_Msk            (0x1UL << DWT_FUNCTION_ACTION_Pos)          /*!< DWT FUN
1393:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  /tmp/ccaUtRHH.s 			page 26


1394:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_FUNCTION_MATCH_Pos              0U                                         /*!< DWT FUN
1395:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_FUNCTION_MATCH_Msk             (0xFUL /*<< DWT_FUNCTION_MATCH_Pos*/)       /*!< DWT FUN
1396:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1397:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@}*/ /* end of group CMSIS_DWT */
1398:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1399:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1400:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1401:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
1402:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup MemSysCtl_Type     Memory System Control Registers (IMPLEMENTATION DEFINED)
1403:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the Memory System Control Registers (MEMSYSCTL)
1404:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
1405:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1406:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1407:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1408:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the Memory System Control Registers (MEMSYSCTL).
1409:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1410:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
1411:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
1412:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t MSCR;                   /*!< Offset: 0x000 (R/W)  Memory System Control Register *
1413:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t PFCR;                   /*!< Offset: 0x004 (R/W)  Prefetcher Control Register */
1414:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED1[2U];
1415:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t ITCMCR;                 /*!< Offset: 0x010 (R/W)  ITCM Control Register */
1416:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DTCMCR;                 /*!< Offset: 0x014 (R/W)  DTCM Control Register */
1417:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t PAHBCR;                 /*!< Offset: 0x018 (R/W)  P-AHB Control Register */
1418:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED2[313U];
1419:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t ITGU_CTRL;              /*!< Offset: 0x500 (R/W)  ITGU Control Register */
1420:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t ITGU_CFG;               /*!< Offset: 0x504 (R/W)  ITGU Configuration Register */
1421:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED3[2U];
1422:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t ITGU_LUT[16U];          /*!< Offset: 0x510 (R/W)  ITGU Look Up Table Register */
1423:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED4[44U];
1424:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DTGU_CTRL;              /*!< Offset: 0x600 (R/W)  DTGU Control Registers */
1425:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DTGU_CFG;               /*!< Offset: 0x604 (R/W)  DTGU Configuration Register */
1426:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED5[2U];
1427:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DTGU_LUT[16U];          /*!< Offset: 0x610 (R/W)  DTGU Look Up Table Register */
1428:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } MemSysCtl_Type;
1429:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1430:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* MEMSYSCTL Memory System Control Register (MSCR) Register Definitions */
1431:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_MSCR_CPWRDN_Pos          17U                                         /*!< MEMSYSC
1432:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_MSCR_CPWRDN_Msk          (0x1UL << MEMSYSCTL_MSCR_CPWRDN_Pos)        /*!< MEMSYSC
1433:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1434:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_MSCR_DCCLEAN_Pos         16U                                         /*!< MEMSYSC
1435:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_MSCR_DCCLEAN_Msk         (0x1UL << MEMSYSCTL_MSCR_DCCLEAN_Pos)       /*!< MEMSYSC
1436:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1437:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_MSCR_ICACTIVE_Pos        13U                                         /*!< MEMSYSC
1438:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_MSCR_ICACTIVE_Msk        (0x1UL << MEMSYSCTL_MSCR_ICACTIVE_Pos)      /*!< MEMSYSC
1439:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1440:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_MSCR_DCACTIVE_Pos        12U                                         /*!< MEMSYSC
1441:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_MSCR_DCACTIVE_Msk        (0x1UL << MEMSYSCTL_MSCR_DCACTIVE_Pos)      /*!< MEMSYSC
1442:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1443:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_MSCR_TECCCHKDIS_Pos       4U                                         /*!< MEMSYSC
1444:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_MSCR_TECCCHKDIS_Msk      (0x1UL << MEMSYSCTL_MSCR_TECCCHKDIS_Pos)    /*!< MEMSYSC
1445:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1446:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_MSCR_EVECCFAULT_Pos       3U                                         /*!< MEMSYSC
1447:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_MSCR_EVECCFAULT_Msk      (0x1UL << MEMSYSCTL_MSCR_EVECCFAULT_Pos)    /*!< MEMSYSC
1448:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1449:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_MSCR_FORCEWT_Pos          2U                                         /*!< MEMSYSC
1450:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_MSCR_FORCEWT_Msk         (0x1UL << MEMSYSCTL_MSCR_FORCEWT_Pos)       /*!< MEMSYSC
ARM GAS  /tmp/ccaUtRHH.s 			page 27


1451:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1452:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_MSCR_ECCEN_Pos            1U                                         /*!< MEMSYSC
1453:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_MSCR_ECCEN_Msk           (0x1UL << MEMSYSCTL_MSCR_ECCEN_Pos)         /*!< MEMSYSC
1454:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1455:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* MEMSYSCTL Prefetcher Control Register (PFCR) Register Definitions */
1456:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_PFCR_MAX_OS_Pos           7U                                         /*!< MEMSYSC
1457:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_PFCR_MAX_OS_Msk          (0x7UL << MEMSYSCTL_PFCR_MAX_OS_Pos)        /*!< MEMSYSC
1458:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1459:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_PFCR_MAX_LA_Pos           4U                                         /*!< MEMSYSC
1460:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_PFCR_MAX_LA_Msk          (0x7UL << MEMSYSCTL_PFCR_MAX_LA_Pos)        /*!< MEMSYSC
1461:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1462:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_PFCR_MIN_LA_Pos           1U                                         /*!< MEMSYSC
1463:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_PFCR_MIN_LA_Msk          (0x7UL << MEMSYSCTL_PFCR_MIN_LA_Pos)        /*!< MEMSYSC
1464:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1465:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_PFCR_ENABLE_Pos           0U                                         /*!< MEMSYSC
1466:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_PFCR_ENABLE_Msk          (0x1UL /*<< MEMSYSCTL_PFCR_ENABLE_Pos*/)    /*!< MEMSYSC
1467:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1468:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* MEMSYSCTL ITCM Control Register (ITCMCR) Register Definitions */
1469:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_ITCMCR_SZ_Pos             3U                                         /*!< MEMSYSC
1470:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_ITCMCR_SZ_Msk            (0xFUL << MEMSYSCTL_ITCMCR_SZ_Pos)          /*!< MEMSYSC
1471:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1472:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_ITCMCR_EN_Pos             0U                                         /*!< MEMSYSC
1473:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_ITCMCR_EN_Msk            (0x1UL /*<< MEMSYSCTL_ITCMCR_EN_Pos*/)      /*!< MEMSYSC
1474:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1475:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* MEMSYSCTL DTCM Control Register (DTCMCR) Register Definitions */
1476:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_DTCMCR_SZ_Pos             3U                                         /*!< MEMSYSC
1477:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_DTCMCR_SZ_Msk            (0xFUL << MEMSYSCTL_DTCMCR_SZ_Pos)          /*!< MEMSYSC
1478:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1479:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_DTCMCR_EN_Pos             0U                                         /*!< MEMSYSC
1480:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_DTCMCR_EN_Msk            (0x1UL /*<< MEMSYSCTL_DTCMCR_EN_Pos*/)      /*!< MEMSYSC
1481:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1482:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* MEMSYSCTL P-AHB Control Register (PAHBCR) Register Definitions */
1483:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_PAHBCR_SZ_Pos             1U                                         /*!< MEMSYSC
1484:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_PAHBCR_SZ_Msk            (0x7UL << MEMSYSCTL_PAHBCR_SZ_Pos)          /*!< MEMSYSC
1485:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1486:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_PAHBCR_EN_Pos             0U                                         /*!< MEMSYSC
1487:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_PAHBCR_EN_Msk            (0x1UL /*<< MEMSYSCTL_PAHBCR_EN_Pos*/)      /*!< MEMSYSC
1488:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1489:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* MEMSYSCTL ITGU Control Register (ITGU_CTRL) Register Definitions */
1490:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_ITGU_CTRL_DEREN_Pos       1U                                         /*!< MEMSYSC
1491:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_ITGU_CTRL_DEREN_Msk      (0x1UL << MEMSYSCTL_ITGU_CTRL_DEREN_Pos)    /*!< MEMSYSC
1492:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1493:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_ITGU_CTRL_DBFEN_Pos       0U                                         /*!< MEMSYSC
1494:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_ITGU_CTRL_DBFEN_Msk      (0x1UL /*<< MEMSYSCTL_ITGU_CTRL_DBFEN_Pos*/) /*!< MEMSYS
1495:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1496:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* MEMSYSCTL ITGU Configuration Register (ITGU_CFG) Register Definitions */
1497:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_ITGU_CFG_PRESENT_Pos     31U                                         /*!< MEMSYSC
1498:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_ITGU_CFG_PRESENT_Msk     (0x1UL << MEMSYSCTL_ITGU_CFG_PRESENT_Pos)   /*!< MEMSYSC
1499:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1500:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_ITGU_CFG_NUMBLKS_Pos      8U                                         /*!< MEMSYSC
1501:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_ITGU_CFG_NUMBLKS_Msk     (0xFUL << MEMSYSCTL_ITGU_CFG_NUMBLKS_Pos)   /*!< MEMSYSC
1502:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1503:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_ITGU_CFG_BLKSZ_Pos        0U                                         /*!< MEMSYSC
1504:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_ITGU_CFG_BLKSZ_Msk       (0xFUL /*<< MEMSYSCTL_ITGU_CFG_BLKSZ_Pos*/) /*!< MEMSYSC
1505:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1506:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* MEMSYSCTL DTGU Control Registers (DTGU_CTRL) Register Definitions */
1507:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_DTGU_CTRL_DEREN_Pos       1U                                         /*!< MEMSYSC
ARM GAS  /tmp/ccaUtRHH.s 			page 28


1508:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_DTGU_CTRL_DEREN_Msk      (0x1UL << MEMSYSCTL_DTGU_CTRL_DEREN_Pos)    /*!< MEMSYSC
1509:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1510:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_DTGU_CTRL_DBFEN_Pos       0U                                         /*!< MEMSYSC
1511:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_DTGU_CTRL_DBFEN_Msk      (0x1UL /*<< MEMSYSCTL_DTGU_CTRL_DBFEN_Pos*/) /*!< MEMSYS
1512:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1513:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* MEMSYSCTL DTGU Configuration Register (DTGU_CFG) Register Definitions */
1514:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_DTGU_CFG_PRESENT_Pos     31U                                         /*!< MEMSYSC
1515:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_DTGU_CFG_PRESENT_Msk     (0x1UL << MEMSYSCTL_DTGU_CFG_PRESENT_Pos)   /*!< MEMSYSC
1516:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1517:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_DTGU_CFG_NUMBLKS_Pos      8U                                         /*!< MEMSYSC
1518:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_DTGU_CFG_NUMBLKS_Msk     (0xFUL << MEMSYSCTL_DTGU_CFG_NUMBLKS_Pos)   /*!< MEMSYSC
1519:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1520:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_DTGU_CFG_BLKSZ_Pos        0U                                         /*!< MEMSYSC
1521:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_DTGU_CFG_BLKSZ_Msk       (0xFUL /*<< MEMSYSCTL_DTGU_CFG_BLKSZ_Pos*/) /*!< MEMSYSC
1522:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1523:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1524:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@}*/ /* end of group MemSysCtl_Type */
1525:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1526:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1527:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1528:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
1529:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup PwrModCtl_Type     Power Mode Control Registers
1530:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the Power Mode Control Registers (PWRMODCTL)
1531:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
1532:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1533:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1534:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1535:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the Power Mode Control Registers (PWRMODCTL).
1536:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1537:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
1538:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
1539:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CPDLPSTATE;             /*!< Offset: 0x000 (R/W)  Core Power Domain Low Power Stat
1540:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DPDLPSTATE;             /*!< Offset: 0x004 (R/W)  Debug Power Domain Low Power Sta
1541:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } PwrModCtl_Type;
1542:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1543:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* PWRMODCTL Core Power Domain Low Power State (CPDLPSTATE) Register Definitions */
1544:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PWRMODCTL_CPDLPSTATE_RLPSTATE_Pos   8U                                              /*!< PW
1545:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PWRMODCTL_CPDLPSTATE_RLPSTATE_Msk  (0x3UL << PWRMODCTL_CPDLPSTATE_RLPSTATE_Pos)     /*!< PW
1546:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1547:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PWRMODCTL_CPDLPSTATE_ELPSTATE_Pos   4U                                              /*!< PW
1548:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PWRMODCTL_CPDLPSTATE_ELPSTATE_Msk  (0x3UL << PWRMODCTL_CPDLPSTATE_ELPSTATE_Pos)     /*!< PW
1549:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1550:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PWRMODCTL_CPDLPSTATE_CLPSTATE_Pos   0U                                              /*!< PW
1551:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PWRMODCTL_CPDLPSTATE_CLPSTATE_Msk  (0x3UL /*<< PWRMODCTL_CPDLPSTATE_CLPSTATE_Pos*/) /*!< PW
1552:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1553:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* PWRMODCTL Debug Power Domain Low Power State (DPDLPSTATE) Register Definitions */
1554:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PWRMODCTL_DPDLPSTATE_DLPSTATE_Pos   0U                                              /*!< PW
1555:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PWRMODCTL_DPDLPSTATE_DLPSTATE_Msk  (0x3UL /*<< PWRMODCTL_DPDLPSTATE_DLPSTATE_Pos*/) /*!< PW
1556:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1557:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@}*/ /* end of group PwrModCtl_Type */
1558:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1559:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1560:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1561:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
1562:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup EWIC_Type     External Wakeup Interrupt Controller Registers
1563:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the External Wakeup Interrupt Controller Registers (EWIC)
1564:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
ARM GAS  /tmp/ccaUtRHH.s 			page 29


1565:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1566:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1567:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1568:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the External Wakeup Interrupt Controller Registers (EWIC).
1569:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1570:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
1571:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
1572:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t EVENTSPR;               /*!< Offset: 0x000 ( /W)  Event Set Pending Register */
1573:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED0[31U];
1574:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t EVENTMASKA;             /*!< Offset: 0x080 (R/W)  Event Mask A Register */
1575:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t EVENTMASK[15];          /*!< Offset: 0x084 (R/W)  Event Mask Register */
1576:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } EWIC_Type;
1577:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1578:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* EWIC External Wakeup Interrupt Controller (EVENTSPR) Register Definitions */
1579:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EVENTSPR_EDBGREQ_Pos   2U                                                 /*!< EWIC EV
1580:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EVENTSPR_EDBGREQ_Msk  (0x1UL << EWIC_EVENTSPR_EDBGREQ_Pos)                /*!< EWIC EV
1581:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1582:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EVENTSPR_NMI_Pos   1U                                                     /*!< EWIC EV
1583:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EVENTSPR_NMI_Msk  (0x1UL << EWIC_EVENTSPR_NMI_Pos)                        /*!< EWIC EV
1584:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1585:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EVENTSPR_EVENT_Pos   0U                                                   /*!< EWIC EV
1586:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EVENTSPR_EVENT_Msk  (0x1UL /*<< EWIC_EVENTSPR_EVENT_Pos*/)                /*!< EWIC EV
1587:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1588:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* EWIC External Wakeup Interrupt Controller (EVENTMASKA) Register Definitions */
1589:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EVENTMASKA_EDBGREQ_Pos   2U                                               /*!< EWIC EV
1590:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EVENTMASKA_EDBGREQ_Msk  (0x1UL << EWIC_EVENTMASKA_EDBGREQ_Pos)            /*!< EWIC EV
1591:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1592:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EVENTMASKA_NMI_Pos   1U                                                   /*!< EWIC EV
1593:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EVENTMASKA_NMI_Msk  (0x1UL << EWIC_EVENTMASKA_NMI_Pos)                    /*!< EWIC EV
1594:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1595:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EVENTMASKA_EVENT_Pos   0U                                                 /*!< EWIC EV
1596:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EVENTMASKA_EVENT_Msk  (0x1UL /*<< EWIC_EVENTMASKA_EVENT_Pos*/)            /*!< EWIC EV
1597:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1598:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* EWIC External Wakeup Interrupt Controller (EVENTMASK) Register Definitions */
1599:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EVENTMASK_IRQ_Pos   0U                                                    /*!< EWIC EV
1600:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EVENTMASK_IRQ_Msk  (0xFFFFFFFFUL /*<< EWIC_EVENTMASKA_IRQ_Pos*/)          /*!< EWIC EV
1601:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1602:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@}*/ /* end of group EWIC_Type */
1603:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1604:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1605:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1606:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
1607:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup ErrBnk_Type     Error Banking Registers (IMPLEMENTATION DEFINED)
1608:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the Error Banking Registers (ERRBNK)
1609:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
1610:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1611:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1612:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1613:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the Error Banking Registers (ERRBNK).
1614:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1615:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
1616:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
1617:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t IEBR0;                  /*!< Offset: 0x000 (R/W)  Instruction Cache Error Bank Reg
1618:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t IEBR1;                  /*!< Offset: 0x004 (R/W)  Instruction Cache Error Bank Reg
1619:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED0[2U];
1620:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DEBR0;                  /*!< Offset: 0x010 (R/W)  Data Cache Error Bank Register 0
1621:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DEBR1;                  /*!< Offset: 0x014 (R/W)  Data Cache Error Bank Register 1
ARM GAS  /tmp/ccaUtRHH.s 			page 30


1622:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED1[2U];
1623:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t TEBR0;                  /*!< Offset: 0x020 (R/W)  TCM Error Bank Register 0 */
1624:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED2[1U];
1625:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t TEBR1;                  /*!< Offset: 0x028 (R/W)  TCM Error Bank Register 1 */
1626:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } ErrBnk_Type;
1627:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1628:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* ERRBNK Instruction Cache Error Bank Register 0 (IEBR0) Register Definitions */
1629:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR0_SWDEF_Pos             30U                                         /*!< ERRBNK 
1630:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR0_SWDEF_Msk             (0x3UL << ERRBNK_IEBR0_SWDEF_Pos)           /*!< ERRBNK 
1631:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1632:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR0_BANK_Pos              16U                                         /*!< ERRBNK 
1633:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR0_BANK_Msk              (0x1UL << ERRBNK_IEBR0_BANK_Pos)            /*!< ERRBNK 
1634:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1635:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR0_LOCATION_Pos           2U                                         /*!< ERRBNK 
1636:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR0_LOCATION_Msk          (0x3FFFUL << ERRBNK_IEBR0_LOCATION_Pos)     /*!< ERRBNK 
1637:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1638:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR0_LOCKED_Pos             1U                                         /*!< ERRBNK 
1639:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR0_LOCKED_Msk            (0x1UL << ERRBNK_IEBR0_LOCKED_Pos)          /*!< ERRBNK 
1640:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1641:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR0_VALID_Pos              0U                                         /*!< ERRBNK 
1642:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR0_VALID_Msk             (0x1UL << /*ERRBNK_IEBR0_VALID_Pos*/)       /*!< ERRBNK 
1643:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1644:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* ERRBNK Instruction Cache Error Bank Register 1 (IEBR1) Register Definitions */
1645:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR1_SWDEF_Pos             30U                                         /*!< ERRBNK 
1646:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR1_SWDEF_Msk             (0x3UL << ERRBNK_IEBR1_SWDEF_Pos)           /*!< ERRBNK 
1647:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1648:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR1_BANK_Pos              16U                                         /*!< ERRBNK 
1649:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR1_BANK_Msk              (0x1UL << ERRBNK_IEBR1_BANK_Pos)            /*!< ERRBNK 
1650:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1651:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR1_LOCATION_Pos           2U                                         /*!< ERRBNK 
1652:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR1_LOCATION_Msk          (0x3FFFUL << ERRBNK_IEBR1_LOCATION_Pos)     /*!< ERRBNK 
1653:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1654:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR1_LOCKED_Pos             1U                                         /*!< ERRBNK 
1655:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR1_LOCKED_Msk            (0x1UL << ERRBNK_IEBR1_LOCKED_Pos)          /*!< ERRBNK 
1656:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1657:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR1_VALID_Pos              0U                                         /*!< ERRBNK 
1658:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR1_VALID_Msk             (0x1UL << /*ERRBNK_IEBR1_VALID_Pos*/)       /*!< ERRBNK 
1659:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1660:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* ERRBNK Data Cache Error Bank Register 0 (DEBR0) Register Definitions */
1661:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR0_SWDEF_Pos             30U                                         /*!< ERRBNK 
1662:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR0_SWDEF_Msk             (0x3UL << ERRBNK_DEBR0_SWDEF_Pos)           /*!< ERRBNK 
1663:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1664:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR0_TYPE_Pos              17U                                         /*!< ERRBNK 
1665:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR0_TYPE_Msk              (0x1UL << ERRBNK_DEBR0_TYPE_Pos)            /*!< ERRBNK 
1666:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1667:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR0_BANK_Pos              16U                                         /*!< ERRBNK 
1668:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR0_BANK_Msk              (0x1UL << ERRBNK_DEBR0_BANK_Pos)            /*!< ERRBNK 
1669:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1670:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR0_LOCATION_Pos           2U                                         /*!< ERRBNK 
1671:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR0_LOCATION_Msk          (0x3FFFUL << ERRBNK_DEBR0_LOCATION_Pos)     /*!< ERRBNK 
1672:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1673:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR0_LOCKED_Pos             1U                                         /*!< ERRBNK 
1674:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR0_LOCKED_Msk            (0x1UL << ERRBNK_DEBR0_LOCKED_Pos)          /*!< ERRBNK 
1675:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1676:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR0_VALID_Pos              0U                                         /*!< ERRBNK 
1677:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR0_VALID_Msk             (0x1UL << /*ERRBNK_DEBR0_VALID_Pos*/)       /*!< ERRBNK 
1678:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  /tmp/ccaUtRHH.s 			page 31


1679:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* ERRBNK Data Cache Error Bank Register 1 (DEBR1) Register Definitions */
1680:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR1_SWDEF_Pos             30U                                         /*!< ERRBNK 
1681:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR1_SWDEF_Msk             (0x3UL << ERRBNK_DEBR1_SWDEF_Pos)           /*!< ERRBNK 
1682:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1683:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR1_TYPE_Pos              17U                                         /*!< ERRBNK 
1684:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR1_TYPE_Msk              (0x1UL << ERRBNK_DEBR1_TYPE_Pos)            /*!< ERRBNK 
1685:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1686:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR1_BANK_Pos              16U                                         /*!< ERRBNK 
1687:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR1_BANK_Msk              (0x1UL << ERRBNK_DEBR1_BANK_Pos)            /*!< ERRBNK 
1688:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1689:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR1_LOCATION_Pos           2U                                         /*!< ERRBNK 
1690:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR1_LOCATION_Msk          (0x3FFFUL << ERRBNK_DEBR1_LOCATION_Pos)     /*!< ERRBNK 
1691:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1692:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR1_LOCKED_Pos             1U                                         /*!< ERRBNK 
1693:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR1_LOCKED_Msk            (0x1UL << ERRBNK_DEBR1_LOCKED_Pos)          /*!< ERRBNK 
1694:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1695:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR1_VALID_Pos              0U                                         /*!< ERRBNK 
1696:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR1_VALID_Msk             (0x1UL << /*ERRBNK_DEBR1_VALID_Pos*/)       /*!< ERRBNK 
1697:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1698:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* ERRBNK TCM Error Bank Register 0 (TEBR0) Register Definitions */
1699:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR0_SWDEF_Pos             30U                                         /*!< ERRBNK 
1700:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR0_SWDEF_Msk             (0x3UL << ERRBNK_TEBR0_SWDEF_Pos)           /*!< ERRBNK 
1701:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1702:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR0_POISON_Pos            28U                                         /*!< ERRBNK 
1703:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR0_POISON_Msk            (0x1UL << ERRBNK_TEBR0_POISON_Pos)          /*!< ERRBNK 
1704:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1705:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR0_TYPE_Pos              27U                                         /*!< ERRBNK 
1706:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR0_TYPE_Msk              (0x1UL << ERRBNK_TEBR0_TYPE_Pos)            /*!< ERRBNK 
1707:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1708:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR0_BANK_Pos              24U                                         /*!< ERRBNK 
1709:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR0_BANK_Msk              (0x3UL << ERRBNK_TEBR0_BANK_Pos)            /*!< ERRBNK 
1710:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1711:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR0_LOCATION_Pos           2U                                         /*!< ERRBNK 
1712:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR0_LOCATION_Msk          (0x3FFFFFUL << ERRBNK_TEBR0_LOCATION_Pos)   /*!< ERRBNK 
1713:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1714:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR0_LOCKED_Pos             1U                                         /*!< ERRBNK 
1715:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR0_LOCKED_Msk            (0x1UL << ERRBNK_TEBR0_LOCKED_Pos)          /*!< ERRBNK 
1716:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1717:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR0_VALID_Pos              0U                                         /*!< ERRBNK 
1718:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR0_VALID_Msk             (0x1UL << /*ERRBNK_TEBR0_VALID_Pos*/)       /*!< ERRBNK 
1719:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1720:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* ERRBNK TCM Error Bank Register 1 (TEBR1) Register Definitions */
1721:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR1_SWDEF_Pos             30U                                         /*!< ERRBNK 
1722:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR1_SWDEF_Msk             (0x3UL << ERRBNK_TEBR1_SWDEF_Pos)           /*!< ERRBNK 
1723:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1724:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR1_POISON_Pos            28U                                         /*!< ERRBNK 
1725:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR1_POISON_Msk            (0x1UL << ERRBNK_TEBR1_POISON_Pos)          /*!< ERRBNK 
1726:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1727:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR1_TYPE_Pos              27U                                         /*!< ERRBNK 
1728:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR1_TYPE_Msk              (0x1UL << ERRBNK_TEBR1_TYPE_Pos)            /*!< ERRBNK 
1729:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1730:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR1_BANK_Pos              24U                                         /*!< ERRBNK 
1731:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR1_BANK_Msk              (0x3UL << ERRBNK_TEBR1_BANK_Pos)            /*!< ERRBNK 
1732:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1733:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR1_LOCATION_Pos           2U                                         /*!< ERRBNK 
1734:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR1_LOCATION_Msk          (0x3FFFFFUL << ERRBNK_TEBR1_LOCATION_Pos)   /*!< ERRBNK 
1735:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  /tmp/ccaUtRHH.s 			page 32


1736:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR1_LOCKED_Pos             1U                                         /*!< ERRBNK 
1737:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR1_LOCKED_Msk            (0x1UL << ERRBNK_TEBR1_LOCKED_Pos)          /*!< ERRBNK 
1738:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1739:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR1_VALID_Pos              0U                                         /*!< ERRBNK 
1740:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR1_VALID_Msk             (0x1UL << /*ERRBNK_TEBR1_VALID_Pos*/)       /*!< ERRBNK 
1741:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1742:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@}*/ /* end of group ErrBnk_Type */
1743:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1744:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1745:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1746:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
1747:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup PrcCfgInf_Type     Processor Configuration Information Registers (IMPLEMENTATION DEFINE
1748:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the Processor Configuration Information Registerss (PRCCFGINF)
1749:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
1750:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1751:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1752:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1753:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the Processor Configuration Information Registerss (PRCCFGINF).
1754:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1755:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
1756:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
1757:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t CFGINFOSEL;             /*!< Offset: 0x000 ( /W)  Processor Configuration Informat
1758:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t CFGINFORD;              /*!< Offset: 0x004 (R/ )  Processor Configuration Informat
1759:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } PrcCfgInf_Type;
1760:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1761:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* PRCCFGINF Processor Configuration Information Selection Register (CFGINFOSEL) Definitions */
1762:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1763:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* PRCCFGINF Processor Configuration Information Read Data Register (CFGINFORD) Definitions */
1764:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1765:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@}*/ /* end of group PrcCfgInf_Type */
1766:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1767:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1768:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1769:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
1770:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup STL_Type     Software Test Library Observation Registers
1771:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the Software Test Library Observation Registerss (STL)
1772:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
1773:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1774:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1775:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1776:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the Software Test Library Observation Registerss (STL).
1777:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1778:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
1779:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
1780:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t STLNVICPENDOR;          /*!< Offset: 0x000 (R/ )  NVIC Pending Priority Tree Regis
1781:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t STLNVICACTVOR;          /*!< Offset: 0x004 (R/ )  NVIC Active Priority Tree Regist
1782:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED0[2U];
1783:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t STLIDMPUSR;             /*!< Offset: 0x010 ( /W)  MPU Sanple Register */
1784:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t STLIMPUOR;              /*!< Offset: 0x014 (R/ )  MPU Region Hit Register */
1785:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t STLD0MPUOR;             /*!< Offset: 0x018 (R/ )  MPU Memory Attributes Register 0
1786:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t STLD1MPUOR;             /*!< Offset: 0x01C (R/ )  MPU Memory Attributes Register 1
1787:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1788:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } STL_Type;
1789:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1790:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* STL Software Test Library Observation Register (STLNVICPENDOR) Definitions */
1791:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLNVICPENDOR_VALID_Pos        18U                                         /*!< STL STL
1792:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLNVICPENDOR_VALID_Msk        (0x1UL << STL_STLNVICPENDOR_VALID_Pos)      /*!< STL STL
ARM GAS  /tmp/ccaUtRHH.s 			page 33


1793:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1794:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLNVICPENDOR_TARGET_Pos       17U                                         /*!< STL STL
1795:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLNVICPENDOR_TARGET_Msk       (0x1UL << STL_STLNVICPENDOR_TARGET_Pos)     /*!< STL STL
1796:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1797:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLNVICPENDOR_PRIORITY_Pos      9U                                         /*!< STL STL
1798:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLNVICPENDOR_PRIORITY_Msk     (0xFFUL << STL_STLNVICPENDOR_PRIORITY_Pos)  /*!< STL STL
1799:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1800:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLNVICPENDOR_INTNUM_Pos        0U                                         /*!< STL STL
1801:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLNVICPENDOR_INTNUM_Msk       (0x1FFUL /*<< STL_STLNVICPENDOR_INTNUM_Pos*/) /*!< STL S
1802:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1803:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* STL Software Test Library Observation Register (STLNVICACTVOR) Definitions */
1804:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLNVICACTVOR_VALID_Pos        18U                                         /*!< STL STL
1805:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLNVICACTVOR_VALID_Msk        (0x1UL << STL_STLNVICACTVOR_VALID_Pos)      /*!< STL STL
1806:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1807:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLNVICACTVOR_TARGET_Pos       17U                                         /*!< STL STL
1808:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLNVICACTVOR_TARGET_Msk       (0x1UL << STL_STLNVICACTVOR_TARGET_Pos)     /*!< STL STL
1809:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1810:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLNVICACTVOR_PRIORITY_Pos      9U                                         /*!< STL STL
1811:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLNVICACTVOR_PRIORITY_Msk     (0xFFUL << STL_STLNVICACTVOR_PRIORITY_Pos)  /*!< STL STL
1812:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1813:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLNVICACTVOR_INTNUM_Pos        0U                                         /*!< STL STL
1814:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLNVICACTVOR_INTNUM_Msk       (0x1FFUL /*<< STL_STLNVICACTVOR_INTNUM_Pos*/) /*!< STL S
1815:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1816:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* STL Software Test Library Observation Register (STLIDMPUSR) Definitions */
1817:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLIDMPUSR_ADDR_Pos             5U                                         /*!< STL STL
1818:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLIDMPUSR_ADDR_Msk            (0x7FFFFFFUL << STL_STLIDMPUSR_ADDR_Pos)    /*!< STL STL
1819:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1820:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLIDMPUSR_INSTR_Pos            2U                                         /*!< STL STL
1821:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLIDMPUSR_INSTR_Msk           (0x1UL << STL_STLIDMPUSR_INSTR_Pos)         /*!< STL STL
1822:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1823:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLIDMPUSR_DATA_Pos             1U                                         /*!< STL STL
1824:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLIDMPUSR_DATA_Msk            (0x1UL << STL_STLIDMPUSR_DATA_Pos)          /*!< STL STL
1825:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1826:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* STL Software Test Library Observation Register (STLIMPUOR) Definitions */
1827:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLIMPUOR_HITREGION_Pos         9U                                         /*!< STL STL
1828:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLIMPUOR_HITREGION_Msk        (0xFFUL << STL_STLIMPUOR_HITREGION_Pos)     /*!< STL STL
1829:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1830:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLIMPUOR_ATTR_Pos              0U                                         /*!< STL STL
1831:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLIMPUOR_ATTR_Msk             (0x1FFUL /*<< STL_STLIMPUOR_ATTR_Pos*/)     /*!< STL STL
1832:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1833:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* STL Software Test Library Observation Register (STLD0MPUOR) Definitions */
1834:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLD0MPUOR_HITREGION_Pos        9U                                         /*!< STL STL
1835:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLD0MPUOR_HITREGION_Msk       (0xFFUL << STL_STLD0MPUOR_HITREGION_Pos)    /*!< STL STL
1836:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1837:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLD0MPUOR_ATTR_Pos             0U                                         /*!< STL STL
1838:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLD0MPUOR_ATTR_Msk            (0x1FFUL /*<< STL_STLD0MPUOR_ATTR_Pos*/)    /*!< STL STL
1839:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1840:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* STL Software Test Library Observation Register (STLD1MPUOR) Definitions */
1841:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLD1MPUOR_HITREGION_Pos        9U                                         /*!< STL STL
1842:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLD1MPUOR_HITREGION_Msk       (0xFFUL << STL_STLD1MPUOR_HITREGION_Pos)    /*!< STL STL
1843:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1844:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLD1MPUOR_ATTR_Pos             0U                                         /*!< STL STL
1845:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLD1MPUOR_ATTR_Msk            (0x1FFUL /*<< STL_STLD1MPUOR_ATTR_Pos*/)    /*!< STL STL
1846:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1847:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@}*/ /* end of group STL_Type */
1848:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1849:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  /tmp/ccaUtRHH.s 			page 34


1850:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1851:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
1852:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1853:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1854:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
1855:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1856:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1857:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1858:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1859:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1860:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
1861:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
1862:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Sizes Re
1863:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Sizes Regi
1864:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED0[2U];
1865:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1866:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED1[55U];
1867:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1868:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED2[131U];
1869:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1870:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1871:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t PSCR;                   /*!< Offset: 0x308 (R/W)  Periodic Synchronization Control
1872:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED3[809U];
1873:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  Software Lock Access Register */
1874:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  Software Lock Status Register */
1875:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED4[4U];
1876:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0xFC8 (R/ )  Device Identifier Register */
1877:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  Device Type Register */
1878:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } TPI_Type;
1879:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1880:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1881:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_ACPR_SWOSCALER_Pos              0U                                         /*!< TPI ACP
1882:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_ACPR_SWOSCALER_Msk             (0xFFFFUL /*<< TPI_ACPR_SWOSCALER_Pos*/)    /*!< TPI ACP
1883:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1884:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* TPI Selected Pin Protocol Register Definitions */
1885:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1886:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1887:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1888:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* TPI Formatter and Flush Status Register Definitions */
1889:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1890:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1891:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1892:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1893:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1894:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1895:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1896:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1897:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1898:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1899:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1900:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1901:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* TPI Formatter and Flush Control Register Definitions */
1902:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1903:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1904:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1905:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_FFCR_FOnMan_Pos                 6U                                         /*!< TPI FFC
1906:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_FFCR_FOnMan_Msk                (0x1UL << TPI_FFCR_FOnMan_Pos)              /*!< TPI FFC
ARM GAS  /tmp/ccaUtRHH.s 			page 35


1907:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1908:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_FFCR_EnFmt_Pos                  0U                                         /*!< TPI FFC
1909:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_FFCR_EnFmt_Msk                 (0x3UL << /*TPI_FFCR_EnFmt_Pos*/)           /*!< TPI FFC
1910:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1911:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* TPI Periodic Synchronization Control Register Definitions */
1912:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_PSCR_PSCount_Pos                0U                                         /*!< TPI PSC
1913:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_PSCR_PSCount_Msk               (0x1FUL /*<< TPI_PSCR_PSCount_Pos*/)        /*!< TPI PSC
1914:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1915:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* TPI Software Lock Status Register Definitions */
1916:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_LSR_nTT_Pos                     1U                                         /*!< TPI LSR
1917:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_LSR_nTT_Msk                    (0x1UL << TPI_LSR_nTT_Pos)                  /*!< TPI LSR
1918:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1919:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_LSR_SLK_Pos                     1U                                         /*!< TPI LSR
1920:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_LSR_SLK_Msk                    (0x1UL << TPI_LSR_SLK_Pos)                  /*!< TPI LSR
1921:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1922:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_LSR_SLI_Pos                     0U                                         /*!< TPI LSR
1923:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_LSR_SLI_Msk                    (0x1UL /*<< TPI_LSR_SLI_Pos*/)              /*!< TPI LSR
1924:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1925:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* TPI DEVID Register Definitions */
1926:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1927:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1928:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1929:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1930:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1931:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1932:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1933:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1934:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1935:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_DEVID_FIFOSZ_Pos                6U                                         /*!< TPI DEV
1936:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_DEVID_FIFOSZ_Msk               (0x7UL << TPI_DEVID_FIFOSZ_Pos)             /*!< TPI DEV
1937:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1938:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* TPI DEVTYPE Register Definitions */
1939:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEV
1940:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1941:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1942:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEV
1943:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1944:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1945:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@}*/ /* end of group CMSIS_TPI */
1946:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1947:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #if defined (__PMU_PRESENT) && (__PMU_PRESENT == 1U)
1948:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1949:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
1950:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_PMU     Performance Monitoring Unit (PMU)
1951:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the Performance Monitoring Unit (PMU)
1952:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
1953:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1954:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1955:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1956:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the Performance Monitoring Unit (PMU).
1957:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1958:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
1959:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
1960:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t EVCNTR[__PMU_NUM_EVENTCNT];        /*!< Offset: 0x0 (R/W)    PMU Event Counter Reg
1961:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #if __PMU_NUM_EVENTCNT<31
1962:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED0[31U-__PMU_NUM_EVENTCNT];
1963:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif
ARM GAS  /tmp/ccaUtRHH.s 			page 36


1964:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CCNTR;                             /*!< Offset: 0x7C (R/W)   PMU Cycle Counter Reg
1965:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED1[224];
1966:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t EVTYPER[__PMU_NUM_EVENTCNT];       /*!< Offset: 0x400 (R/W)  PMU Event Type and Fi
1967:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #if __PMU_NUM_EVENTCNT<31
1968:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED2[31U-__PMU_NUM_EVENTCNT];
1969:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif
1970:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CCFILTR;                           /*!< Offset: 0x47C (R/W)  PMU Cycle Counter Fil
1971:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED3[480];
1972:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CNTENSET;                          /*!< Offset: 0xC00 (R/W)  PMU Count Enable Set 
1973:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED4[7];
1974:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CNTENCLR;                          /*!< Offset: 0xC20 (R/W)  PMU Count Enable Clea
1975:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED5[7];
1976:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t INTENSET;                          /*!< Offset: 0xC40 (R/W)  PMU Interrupt Enable 
1977:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED6[7];
1978:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t INTENCLR;                          /*!< Offset: 0xC60 (R/W)  PMU Interrupt Enable 
1979:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED7[7];
1980:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t OVSCLR;                            /*!< Offset: 0xC80 (R/W)  PMU Overflow Flag Sta
1981:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED8[7];
1982:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t SWINC;                             /*!< Offset: 0xCA0 (R/W)  PMU Software Incremen
1983:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED9[7];
1984:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t OVSSET;                            /*!< Offset: 0xCC0 (R/W)  PMU Overflow Flag Sta
1985:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED10[79];
1986:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t TYPE;                              /*!< Offset: 0xE00 (R/W)  PMU Type Register */
1987:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CTRL;                              /*!< Offset: 0xE04 (R/W)  PMU Control Register 
1988:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED11[108];
1989:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t AUTHSTATUS;                        /*!< Offset: 0xFB8 (R/W)  PMU Authentication St
1990:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DEVARCH;                           /*!< Offset: 0xFBC (R/W)  PMU Device Architectu
1991:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED12[3];
1992:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DEVTYPE;                           /*!< Offset: 0xFCC (R/W)  PMU Device Type Regis
1993:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t PIDR4;                             /*!< Offset: 0xFD0 (R/W)  PMU Peripheral Identi
1994:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED13[3];
1995:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t PIDR0;                             /*!< Offset: 0xFE0 (R/W)  PMU Peripheral Identi
1996:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t PIDR1;                             /*!< Offset: 0xFE4 (R/W)  PMU Peripheral Identi
1997:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t PIDR2;                             /*!< Offset: 0xFE8 (R/W)  PMU Peripheral Identi
1998:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t PIDR3;                             /*!< Offset: 0xFEC (R/W)  PMU Peripheral Identi
1999:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CIDR0;                             /*!< Offset: 0xFF0 (R/W)  PMU Component Identif
2000:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CIDR1;                             /*!< Offset: 0xFF4 (R/W)  PMU Component Identif
2001:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CIDR2;                             /*!< Offset: 0xFF8 (R/W)  PMU Component Identif
2002:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CIDR3;                             /*!< Offset: 0xFFC (R/W)  PMU Component Identif
2003:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } PMU_Type;
2004:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2005:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief PMU Event Counter Registers (0-30) Definitions  */
2006:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2007:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_EVCNTR_CNT_Pos                    0U                                           /*!< PMU
2008:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_EVCNTR_CNT_Msk                   (0xFFFFUL /*<< PMU_EVCNTRx_CNT_Pos*/)         /*!< PMU
2009:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2010:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief PMU Event Type and Filter Registers (0-30) Definitions  */
2011:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2012:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_EVTYPER_EVENTTOCNT_Pos            0U                                           /*!< PMU
2013:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_EVTYPER_EVENTTOCNT_Msk           (0xFFFFUL /*<< EVTYPERx_EVENTTOCNT_Pos*/)     /*!< PMU
2014:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2015:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief PMU Count Enable Set Register Definitions */
2016:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2017:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT0_ENABLE_Pos          0U                                           /*!< PMU
2018:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT0_ENABLE_Msk         (1UL /*<< PMU_CNTENSET_CNT0_ENABLE_Pos*/)     /*!< PMU
2019:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2020:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT1_ENABLE_Pos          1U                                           /*!< PMU
ARM GAS  /tmp/ccaUtRHH.s 			page 37


2021:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT1_ENABLE_Msk         (1UL << PMU_CNTENSET_CNT1_ENABLE_Pos)         /*!< PMU
2022:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2023:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT2_ENABLE_Pos          2U                                           /*!< PMU
2024:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT2_ENABLE_Msk         (1UL << PMU_CNTENSET_CNT2_ENABLE_Pos)         /*!< PMU
2025:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2026:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT3_ENABLE_Pos          3U                                           /*!< PMU
2027:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT3_ENABLE_Msk         (1UL << PMU_CNTENSET_CNT3_ENABLE_Pos)         /*!< PMU
2028:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2029:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT4_ENABLE_Pos          4U                                           /*!< PMU
2030:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT4_ENABLE_Msk         (1UL << PMU_CNTENSET_CNT4_ENABLE_Pos)         /*!< PMU
2031:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2032:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT5_ENABLE_Pos          5U                                           /*!< PMU
2033:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT5_ENABLE_Msk         (1UL << PMU_CNTENSET_CNT5_ENABLE_Pos)         /*!< PMU
2034:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2035:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT6_ENABLE_Pos          6U                                           /*!< PMU
2036:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT6_ENABLE_Msk         (1UL << PMU_CNTENSET_CNT6_ENABLE_Pos)         /*!< PMU
2037:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2038:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT7_ENABLE_Pos          7U                                           /*!< PMU
2039:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT7_ENABLE_Msk         (1UL << PMU_CNTENSET_CNT7_ENABLE_Pos)         /*!< PMU
2040:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2041:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT8_ENABLE_Pos          8U                                           /*!< PMU
2042:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT8_ENABLE_Msk         (1UL << PMU_CNTENSET_CNT8_ENABLE_Pos)         /*!< PMU
2043:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2044:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT9_ENABLE_Pos          9U                                           /*!< PMU
2045:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT9_ENABLE_Msk         (1UL << PMU_CNTENSET_CNT9_ENABLE_Pos)         /*!< PMU
2046:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2047:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT10_ENABLE_Pos         10U                                          /*!< PMU
2048:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT10_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT10_ENABLE_Pos)        /*!< PMU
2049:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2050:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT11_ENABLE_Pos         11U                                          /*!< PMU
2051:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT11_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT11_ENABLE_Pos)        /*!< PMU
2052:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2053:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT12_ENABLE_Pos         12U                                          /*!< PMU
2054:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT12_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT12_ENABLE_Pos)        /*!< PMU
2055:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2056:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT13_ENABLE_Pos         13U                                          /*!< PMU
2057:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT13_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT13_ENABLE_Pos)        /*!< PMU
2058:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2059:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT14_ENABLE_Pos         14U                                          /*!< PMU
2060:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT14_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT14_ENABLE_Pos)        /*!< PMU
2061:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2062:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT15_ENABLE_Pos         15U                                          /*!< PMU
2063:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT15_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT15_ENABLE_Pos)        /*!< PMU
2064:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2065:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT16_ENABLE_Pos         16U                                          /*!< PMU
2066:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT16_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT16_ENABLE_Pos)        /*!< PMU
2067:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2068:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT17_ENABLE_Pos         17U                                          /*!< PMU
2069:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT17_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT17_ENABLE_Pos)        /*!< PMU
2070:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2071:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT18_ENABLE_Pos         18U                                          /*!< PMU
2072:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT18_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT18_ENABLE_Pos)        /*!< PMU
2073:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2074:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT19_ENABLE_Pos         19U                                          /*!< PMU
2075:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT19_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT19_ENABLE_Pos)        /*!< PMU
2076:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2077:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT20_ENABLE_Pos         20U                                          /*!< PMU
ARM GAS  /tmp/ccaUtRHH.s 			page 38


2078:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT20_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT20_ENABLE_Pos)        /*!< PMU
2079:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2080:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT21_ENABLE_Pos         21U                                          /*!< PMU
2081:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT21_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT21_ENABLE_Pos)        /*!< PMU
2082:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2083:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT22_ENABLE_Pos         22U                                          /*!< PMU
2084:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT22_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT22_ENABLE_Pos)        /*!< PMU
2085:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2086:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT23_ENABLE_Pos         23U                                          /*!< PMU
2087:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT23_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT23_ENABLE_Pos)        /*!< PMU
2088:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2089:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT24_ENABLE_Pos         24U                                          /*!< PMU
2090:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT24_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT24_ENABLE_Pos)        /*!< PMU
2091:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2092:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT25_ENABLE_Pos         25U                                          /*!< PMU
2093:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT25_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT25_ENABLE_Pos)        /*!< PMU
2094:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2095:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT26_ENABLE_Pos         26U                                          /*!< PMU
2096:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT26_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT26_ENABLE_Pos)        /*!< PMU
2097:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2098:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT27_ENABLE_Pos         27U                                          /*!< PMU
2099:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT27_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT27_ENABLE_Pos)        /*!< PMU
2100:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2101:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT28_ENABLE_Pos         28U                                          /*!< PMU
2102:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT28_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT28_ENABLE_Pos)        /*!< PMU
2103:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2104:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT29_ENABLE_Pos         29U                                          /*!< PMU
2105:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT29_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT29_ENABLE_Pos)        /*!< PMU
2106:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2107:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT30_ENABLE_Pos         30U                                          /*!< PMU
2108:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT30_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT30_ENABLE_Pos)        /*!< PMU
2109:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2110:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CCNTR_ENABLE_Pos         31U                                          /*!< PMU
2111:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CCNTR_ENABLE_Msk        (1UL << PMU_CNTENSET_CCNTR_ENABLE_Pos)        /*!< PMU
2112:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2113:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief PMU Count Enable Clear Register Definitions */
2114:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2115:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT0_ENABLE_Pos          0U                                           /*!< PMU
2116:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT0_ENABLE_Msk         (1UL /*<< PMU_CNTENCLR_CNT0_ENABLE_Pos*/)     /*!< PMU
2117:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2118:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT1_ENABLE_Pos          1U                                           /*!< PMU
2119:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT1_ENABLE_Msk         (1UL << PMU_CNTENCLR_CNT1_ENABLE_Pos)         /*!< PMU
2120:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2121:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT2_ENABLE_Pos          2U                                           /*!< PMU
2122:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT2_ENABLE_Msk         (1UL << PMU_CNTENCLR_CNT2_ENABLE_Pos)         /*!< PMU
2123:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2124:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT3_ENABLE_Pos          3U                                           /*!< PMU
2125:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT3_ENABLE_Msk         (1UL << PMU_CNTENCLR_CNT3_ENABLE_Pos)         /*!< PMU
2126:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2127:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT4_ENABLE_Pos          4U                                           /*!< PMU
2128:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT4_ENABLE_Msk         (1UL << PMU_CNTENCLR_CNT4_ENABLE_Pos)         /*!< PMU
2129:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2130:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT5_ENABLE_Pos          5U                                           /*!< PMU
2131:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT5_ENABLE_Msk         (1UL << PMU_CNTENCLR_CNT5_ENABLE_Pos)         /*!< PMU
2132:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2133:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT6_ENABLE_Pos          6U                                           /*!< PMU
2134:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT6_ENABLE_Msk         (1UL << PMU_CNTENCLR_CNT6_ENABLE_Pos)         /*!< PMU
ARM GAS  /tmp/ccaUtRHH.s 			page 39


2135:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2136:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT7_ENABLE_Pos          7U                                           /*!< PMU
2137:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT7_ENABLE_Msk         (1UL << PMU_CNTENCLR_CNT7_ENABLE_Pos)         /*!< PMU
2138:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2139:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT8_ENABLE_Pos          8U                                           /*!< PMU
2140:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT8_ENABLE_Msk         (1UL << PMU_CNTENCLR_CNT8_ENABLE_Pos)         /*!< PMU
2141:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2142:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT9_ENABLE_Pos          9U                                           /*!< PMU
2143:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT9_ENABLE_Msk         (1UL << PMU_CNTENCLR_CNT9_ENABLE_Pos)         /*!< PMU
2144:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2145:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT10_ENABLE_Pos         10U                                          /*!< PMU
2146:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT10_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT10_ENABLE_Pos)        /*!< PMU
2147:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2148:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT11_ENABLE_Pos         11U                                          /*!< PMU
2149:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT11_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT11_ENABLE_Pos)        /*!< PMU
2150:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2151:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT12_ENABLE_Pos         12U                                          /*!< PMU
2152:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT12_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT12_ENABLE_Pos)        /*!< PMU
2153:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2154:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT13_ENABLE_Pos         13U                                          /*!< PMU
2155:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT13_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT13_ENABLE_Pos)        /*!< PMU
2156:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2157:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT14_ENABLE_Pos         14U                                          /*!< PMU
2158:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT14_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT14_ENABLE_Pos)        /*!< PMU
2159:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2160:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT15_ENABLE_Pos         15U                                          /*!< PMU
2161:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT15_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT15_ENABLE_Pos)        /*!< PMU
2162:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2163:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT16_ENABLE_Pos         16U                                          /*!< PMU
2164:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT16_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT16_ENABLE_Pos)        /*!< PMU
2165:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2166:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT17_ENABLE_Pos         17U                                          /*!< PMU
2167:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT17_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT17_ENABLE_Pos)        /*!< PMU
2168:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2169:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT18_ENABLE_Pos         18U                                          /*!< PMU
2170:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT18_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT18_ENABLE_Pos)        /*!< PMU
2171:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2172:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT19_ENABLE_Pos         19U                                          /*!< PMU
2173:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT19_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT19_ENABLE_Pos)        /*!< PMU
2174:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2175:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT20_ENABLE_Pos         20U                                          /*!< PMU
2176:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT20_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT20_ENABLE_Pos)        /*!< PMU
2177:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2178:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT21_ENABLE_Pos         21U                                          /*!< PMU
2179:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT21_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT21_ENABLE_Pos)        /*!< PMU
2180:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2181:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT22_ENABLE_Pos         22U                                          /*!< PMU
2182:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT22_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT22_ENABLE_Pos)        /*!< PMU
2183:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2184:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT23_ENABLE_Pos         23U                                          /*!< PMU
2185:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT23_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT23_ENABLE_Pos)        /*!< PMU
2186:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2187:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT24_ENABLE_Pos         24U                                          /*!< PMU
2188:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT24_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT24_ENABLE_Pos)        /*!< PMU
2189:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2190:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT25_ENABLE_Pos         25U                                          /*!< PMU
2191:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT25_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT25_ENABLE_Pos)        /*!< PMU
ARM GAS  /tmp/ccaUtRHH.s 			page 40


2192:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2193:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT26_ENABLE_Pos         26U                                          /*!< PMU
2194:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT26_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT26_ENABLE_Pos)        /*!< PMU
2195:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2196:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT27_ENABLE_Pos         27U                                          /*!< PMU
2197:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT27_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT27_ENABLE_Pos)        /*!< PMU
2198:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2199:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT28_ENABLE_Pos         28U                                          /*!< PMU
2200:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT28_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT28_ENABLE_Pos)        /*!< PMU
2201:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2202:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT29_ENABLE_Pos         29U                                          /*!< PMU
2203:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT29_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT29_ENABLE_Pos)        /*!< PMU
2204:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2205:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT30_ENABLE_Pos         30U                                          /*!< PMU
2206:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT30_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT30_ENABLE_Pos)        /*!< PMU
2207:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2208:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CCNTR_ENABLE_Pos         31U                                          /*!< PMU
2209:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CCNTR_ENABLE_Msk        (1UL << PMU_CNTENCLR_CCNTR_ENABLE_Pos)        /*!< PMU
2210:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2211:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief PMU Interrupt Enable Set Register Definitions */
2212:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2213:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT0_ENABLE_Pos          0U                                           /*!< PMU
2214:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT0_ENABLE_Msk         (1UL /*<< PMU_INTENSET_CNT0_ENABLE_Pos*/)     /*!< PMU
2215:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2216:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT1_ENABLE_Pos          1U                                           /*!< PMU
2217:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT1_ENABLE_Msk         (1UL << PMU_INTENSET_CNT1_ENABLE_Pos)         /*!< PMU
2218:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2219:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT2_ENABLE_Pos          2U                                           /*!< PMU
2220:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT2_ENABLE_Msk         (1UL << PMU_INTENSET_CNT2_ENABLE_Pos)         /*!< PMU
2221:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2222:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT3_ENABLE_Pos          3U                                           /*!< PMU
2223:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT3_ENABLE_Msk         (1UL << PMU_INTENSET_CNT3_ENABLE_Pos)         /*!< PMU
2224:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2225:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT4_ENABLE_Pos          4U                                           /*!< PMU
2226:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT4_ENABLE_Msk         (1UL << PMU_INTENSET_CNT4_ENABLE_Pos)         /*!< PMU
2227:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2228:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT5_ENABLE_Pos          5U                                           /*!< PMU
2229:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT5_ENABLE_Msk         (1UL << PMU_INTENSET_CNT5_ENABLE_Pos)         /*!< PMU
2230:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2231:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT6_ENABLE_Pos          6U                                           /*!< PMU
2232:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT6_ENABLE_Msk         (1UL << PMU_INTENSET_CNT6_ENABLE_Pos)         /*!< PMU
2233:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2234:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT7_ENABLE_Pos          7U                                           /*!< PMU
2235:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT7_ENABLE_Msk         (1UL << PMU_INTENSET_CNT7_ENABLE_Pos)         /*!< PMU
2236:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2237:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT8_ENABLE_Pos          8U                                           /*!< PMU
2238:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT8_ENABLE_Msk         (1UL << PMU_INTENSET_CNT8_ENABLE_Pos)         /*!< PMU
2239:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2240:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT9_ENABLE_Pos          9U                                           /*!< PMU
2241:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT9_ENABLE_Msk         (1UL << PMU_INTENSET_CNT9_ENABLE_Pos)         /*!< PMU
2242:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2243:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT10_ENABLE_Pos         10U                                          /*!< PMU
2244:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT10_ENABLE_Msk        (1UL << PMU_INTENSET_CNT10_ENABLE_Pos)        /*!< PMU
2245:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2246:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT11_ENABLE_Pos         11U                                          /*!< PMU
2247:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT11_ENABLE_Msk        (1UL << PMU_INTENSET_CNT11_ENABLE_Pos)        /*!< PMU
2248:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  /tmp/ccaUtRHH.s 			page 41


2249:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT12_ENABLE_Pos         12U                                          /*!< PMU
2250:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT12_ENABLE_Msk        (1UL << PMU_INTENSET_CNT12_ENABLE_Pos)        /*!< PMU
2251:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2252:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT13_ENABLE_Pos         13U                                          /*!< PMU
2253:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT13_ENABLE_Msk        (1UL << PMU_INTENSET_CNT13_ENABLE_Pos)        /*!< PMU
2254:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2255:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT14_ENABLE_Pos         14U                                          /*!< PMU
2256:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT14_ENABLE_Msk        (1UL << PMU_INTENSET_CNT14_ENABLE_Pos)        /*!< PMU
2257:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2258:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT15_ENABLE_Pos         15U                                          /*!< PMU
2259:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT15_ENABLE_Msk        (1UL << PMU_INTENSET_CNT15_ENABLE_Pos)        /*!< PMU
2260:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2261:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT16_ENABLE_Pos         16U                                          /*!< PMU
2262:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT16_ENABLE_Msk        (1UL << PMU_INTENSET_CNT16_ENABLE_Pos)        /*!< PMU
2263:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2264:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT17_ENABLE_Pos         17U                                          /*!< PMU
2265:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT17_ENABLE_Msk        (1UL << PMU_INTENSET_CNT17_ENABLE_Pos)        /*!< PMU
2266:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2267:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT18_ENABLE_Pos         18U                                          /*!< PMU
2268:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT18_ENABLE_Msk        (1UL << PMU_INTENSET_CNT18_ENABLE_Pos)        /*!< PMU
2269:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2270:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT19_ENABLE_Pos         19U                                          /*!< PMU
2271:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT19_ENABLE_Msk        (1UL << PMU_INTENSET_CNT19_ENABLE_Pos)        /*!< PMU
2272:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2273:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT20_ENABLE_Pos         20U                                          /*!< PMU
2274:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT20_ENABLE_Msk        (1UL << PMU_INTENSET_CNT20_ENABLE_Pos)        /*!< PMU
2275:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2276:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT21_ENABLE_Pos         21U                                          /*!< PMU
2277:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT21_ENABLE_Msk        (1UL << PMU_INTENSET_CNT21_ENABLE_Pos)        /*!< PMU
2278:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2279:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT22_ENABLE_Pos         22U                                          /*!< PMU
2280:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT22_ENABLE_Msk        (1UL << PMU_INTENSET_CNT22_ENABLE_Pos)        /*!< PMU
2281:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2282:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT23_ENABLE_Pos         23U                                          /*!< PMU
2283:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT23_ENABLE_Msk        (1UL << PMU_INTENSET_CNT23_ENABLE_Pos)        /*!< PMU
2284:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2285:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT24_ENABLE_Pos         24U                                          /*!< PMU
2286:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT24_ENABLE_Msk        (1UL << PMU_INTENSET_CNT24_ENABLE_Pos)        /*!< PMU
2287:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2288:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT25_ENABLE_Pos         25U                                          /*!< PMU
2289:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT25_ENABLE_Msk        (1UL << PMU_INTENSET_CNT25_ENABLE_Pos)        /*!< PMU
2290:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2291:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT26_ENABLE_Pos         26U                                          /*!< PMU
2292:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT26_ENABLE_Msk        (1UL << PMU_INTENSET_CNT26_ENABLE_Pos)        /*!< PMU
2293:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2294:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT27_ENABLE_Pos         27U                                          /*!< PMU
2295:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT27_ENABLE_Msk        (1UL << PMU_INTENSET_CNT27_ENABLE_Pos)        /*!< PMU
2296:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2297:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT28_ENABLE_Pos         28U                                          /*!< PMU
2298:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT28_ENABLE_Msk        (1UL << PMU_INTENSET_CNT28_ENABLE_Pos)        /*!< PMU
2299:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2300:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT29_ENABLE_Pos         29U                                          /*!< PMU
2301:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT29_ENABLE_Msk        (1UL << PMU_INTENSET_CNT29_ENABLE_Pos)        /*!< PMU
2302:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2303:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT30_ENABLE_Pos         30U                                          /*!< PMU
2304:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT30_ENABLE_Msk        (1UL << PMU_INTENSET_CNT30_ENABLE_Pos)        /*!< PMU
2305:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  /tmp/ccaUtRHH.s 			page 42


2306:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CYCCNT_ENABLE_Pos        31U                                          /*!< PMU
2307:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CCYCNT_ENABLE_Msk       (1UL << PMU_INTENSET_CYCCNT_ENABLE_Pos)       /*!< PMU
2308:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2309:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief PMU Interrupt Enable Clear Register Definitions */
2310:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2311:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT0_ENABLE_Pos          0U                                           /*!< PMU
2312:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT0_ENABLE_Msk         (1UL /*<< PMU_INTENCLR_CNT0_ENABLE_Pos*/)     /*!< PMU
2313:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2314:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT1_ENABLE_Pos          1U                                           /*!< PMU
2315:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT1_ENABLE_Msk         (1UL << PMU_INTENCLR_CNT1_ENABLE_Pos)         /*!< PMU
2316:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2317:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT2_ENABLE_Pos          2U                                           /*!< PMU
2318:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT2_ENABLE_Msk         (1UL << PMU_INTENCLR_CNT2_ENABLE_Pos)         /*!< PMU
2319:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2320:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT3_ENABLE_Pos          3U                                           /*!< PMU
2321:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT3_ENABLE_Msk         (1UL << PMU_INTENCLR_CNT3_ENABLE_Pos)         /*!< PMU
2322:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2323:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT4_ENABLE_Pos          4U                                           /*!< PMU
2324:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT4_ENABLE_Msk         (1UL << PMU_INTENCLR_CNT4_ENABLE_Pos)         /*!< PMU
2325:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2326:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT5_ENABLE_Pos          5U                                           /*!< PMU
2327:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT5_ENABLE_Msk         (1UL << PMU_INTENCLR_CNT5_ENABLE_Pos)         /*!< PMU
2328:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2329:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT6_ENABLE_Pos          6U                                           /*!< PMU
2330:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT6_ENABLE_Msk         (1UL << PMU_INTENCLR_CNT6_ENABLE_Pos)         /*!< PMU
2331:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2332:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT7_ENABLE_Pos          7U                                           /*!< PMU
2333:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT7_ENABLE_Msk         (1UL << PMU_INTENCLR_CNT7_ENABLE_Pos)         /*!< PMU
2334:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2335:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT8_ENABLE_Pos          8U                                           /*!< PMU
2336:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT8_ENABLE_Msk         (1UL << PMU_INTENCLR_CNT8_ENABLE_Pos)         /*!< PMU
2337:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2338:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT9_ENABLE_Pos          9U                                           /*!< PMU
2339:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT9_ENABLE_Msk         (1UL << PMU_INTENCLR_CNT9_ENABLE_Pos)         /*!< PMU
2340:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2341:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT10_ENABLE_Pos         10U                                          /*!< PMU
2342:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT10_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT10_ENABLE_Pos)        /*!< PMU
2343:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2344:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT11_ENABLE_Pos         11U                                          /*!< PMU
2345:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT11_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT11_ENABLE_Pos)        /*!< PMU
2346:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2347:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT12_ENABLE_Pos         12U                                          /*!< PMU
2348:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT12_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT12_ENABLE_Pos)        /*!< PMU
2349:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2350:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT13_ENABLE_Pos         13U                                          /*!< PMU
2351:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT13_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT13_ENABLE_Pos)        /*!< PMU
2352:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2353:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT14_ENABLE_Pos         14U                                          /*!< PMU
2354:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT14_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT14_ENABLE_Pos)        /*!< PMU
2355:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2356:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT15_ENABLE_Pos         15U                                          /*!< PMU
2357:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT15_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT15_ENABLE_Pos)        /*!< PMU
2358:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2359:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT16_ENABLE_Pos         16U                                          /*!< PMU
2360:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT16_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT16_ENABLE_Pos)        /*!< PMU
2361:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2362:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT17_ENABLE_Pos         17U                                          /*!< PMU
ARM GAS  /tmp/ccaUtRHH.s 			page 43


2363:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT17_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT17_ENABLE_Pos)        /*!< PMU
2364:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2365:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT18_ENABLE_Pos         18U                                          /*!< PMU
2366:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT18_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT18_ENABLE_Pos)        /*!< PMU
2367:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2368:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT19_ENABLE_Pos         19U                                          /*!< PMU
2369:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT19_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT19_ENABLE_Pos)        /*!< PMU
2370:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2371:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT20_ENABLE_Pos         20U                                          /*!< PMU
2372:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT20_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT20_ENABLE_Pos)        /*!< PMU
2373:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2374:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT21_ENABLE_Pos         21U                                          /*!< PMU
2375:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT21_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT21_ENABLE_Pos)        /*!< PMU
2376:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2377:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT22_ENABLE_Pos         22U                                          /*!< PMU
2378:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT22_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT22_ENABLE_Pos)        /*!< PMU
2379:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2380:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT23_ENABLE_Pos         23U                                          /*!< PMU
2381:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT23_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT23_ENABLE_Pos)        /*!< PMU
2382:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2383:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT24_ENABLE_Pos         24U                                          /*!< PMU
2384:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT24_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT24_ENABLE_Pos)        /*!< PMU
2385:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2386:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT25_ENABLE_Pos         25U                                          /*!< PMU
2387:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT25_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT25_ENABLE_Pos)        /*!< PMU
2388:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2389:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT26_ENABLE_Pos         26U                                          /*!< PMU
2390:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT26_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT26_ENABLE_Pos)        /*!< PMU
2391:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2392:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT27_ENABLE_Pos         27U                                          /*!< PMU
2393:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT27_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT27_ENABLE_Pos)        /*!< PMU
2394:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2395:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT28_ENABLE_Pos         28U                                          /*!< PMU
2396:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT28_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT28_ENABLE_Pos)        /*!< PMU
2397:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2398:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT29_ENABLE_Pos         29U                                          /*!< PMU
2399:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT29_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT29_ENABLE_Pos)        /*!< PMU
2400:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2401:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT30_ENABLE_Pos         30U                                          /*!< PMU
2402:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT30_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT30_ENABLE_Pos)        /*!< PMU
2403:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2404:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CYCCNT_ENABLE_Pos        31U                                          /*!< PMU
2405:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CYCCNT_ENABLE_Msk       (1UL << PMU_INTENCLR_CYCCNT_ENABLE_Pos)       /*!< PMU
2406:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2407:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief PMU Overflow Flag Status Set Register Definitions */
2408:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2409:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT0_STATUS_Pos            0U                                           /*!< PMU
2410:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT0_STATUS_Msk           (1UL /*<< PMU_OVSSET_CNT0_STATUS_Pos*/)       /*!< PMU
2411:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2412:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT1_STATUS_Pos            1U                                           /*!< PMU
2413:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT1_STATUS_Msk           (1UL << PMU_OVSSET_CNT1_STATUS_Pos)           /*!< PMU
2414:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2415:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT2_STATUS_Pos            2U                                           /*!< PMU
2416:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT2_STATUS_Msk           (1UL << PMU_OVSSET_CNT2_STATUS_Pos)           /*!< PMU
2417:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2418:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT3_STATUS_Pos            3U                                           /*!< PMU
2419:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT3_STATUS_Msk           (1UL << PMU_OVSSET_CNT3_STATUS_Pos)           /*!< PMU
ARM GAS  /tmp/ccaUtRHH.s 			page 44


2420:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2421:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT4_STATUS_Pos            4U                                           /*!< PMU
2422:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT4_STATUS_Msk           (1UL << PMU_OVSSET_CNT4_STATUS_Pos)           /*!< PMU
2423:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2424:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT5_STATUS_Pos            5U                                           /*!< PMU
2425:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT5_STATUS_Msk           (1UL << PMU_OVSSET_CNT5_STATUS_Pos)           /*!< PMU
2426:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2427:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT6_STATUS_Pos            6U                                           /*!< PMU
2428:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT6_STATUS_Msk           (1UL << PMU_OVSSET_CNT6_STATUS_Pos)           /*!< PMU
2429:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2430:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT7_STATUS_Pos            7U                                           /*!< PMU
2431:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT7_STATUS_Msk           (1UL << PMU_OVSSET_CNT7_STATUS_Pos)           /*!< PMU
2432:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2433:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT8_STATUS_Pos            8U                                           /*!< PMU
2434:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT8_STATUS_Msk           (1UL << PMU_OVSSET_CNT8_STATUS_Pos)           /*!< PMU
2435:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2436:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT9_STATUS_Pos            9U                                           /*!< PMU
2437:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT9_STATUS_Msk           (1UL << PMU_OVSSET_CNT9_STATUS_Pos)           /*!< PMU
2438:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2439:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT10_STATUS_Pos           10U                                          /*!< PMU
2440:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT10_STATUS_Msk          (1UL << PMU_OVSSET_CNT10_STATUS_Pos)          /*!< PMU
2441:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2442:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT11_STATUS_Pos           11U                                          /*!< PMU
2443:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT11_STATUS_Msk          (1UL << PMU_OVSSET_CNT11_STATUS_Pos)          /*!< PMU
2444:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2445:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT12_STATUS_Pos           12U                                          /*!< PMU
2446:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT12_STATUS_Msk          (1UL << PMU_OVSSET_CNT12_STATUS_Pos)          /*!< PMU
2447:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2448:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT13_STATUS_Pos           13U                                          /*!< PMU
2449:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT13_STATUS_Msk          (1UL << PMU_OVSSET_CNT13_STATUS_Pos)          /*!< PMU
2450:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2451:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT14_STATUS_Pos           14U                                          /*!< PMU
2452:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT14_STATUS_Msk          (1UL << PMU_OVSSET_CNT14_STATUS_Pos)          /*!< PMU
2453:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2454:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT15_STATUS_Pos           15U                                          /*!< PMU
2455:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT15_STATUS_Msk          (1UL << PMU_OVSSET_CNT15_STATUS_Pos)          /*!< PMU
2456:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2457:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT16_STATUS_Pos           16U                                          /*!< PMU
2458:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT16_STATUS_Msk          (1UL << PMU_OVSSET_CNT16_STATUS_Pos)          /*!< PMU
2459:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2460:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT17_STATUS_Pos           17U                                          /*!< PMU
2461:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT17_STATUS_Msk          (1UL << PMU_OVSSET_CNT17_STATUS_Pos)          /*!< PMU
2462:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2463:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT18_STATUS_Pos           18U                                          /*!< PMU
2464:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT18_STATUS_Msk          (1UL << PMU_OVSSET_CNT18_STATUS_Pos)          /*!< PMU
2465:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2466:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT19_STATUS_Pos           19U                                          /*!< PMU
2467:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT19_STATUS_Msk          (1UL << PMU_OVSSET_CNT19_STATUS_Pos)          /*!< PMU
2468:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2469:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT20_STATUS_Pos           20U                                          /*!< PMU
2470:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT20_STATUS_Msk          (1UL << PMU_OVSSET_CNT20_STATUS_Pos)          /*!< PMU
2471:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2472:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT21_STATUS_Pos           21U                                          /*!< PMU
2473:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT21_STATUS_Msk          (1UL << PMU_OVSSET_CNT21_STATUS_Pos)          /*!< PMU
2474:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2475:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT22_STATUS_Pos           22U                                          /*!< PMU
2476:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT22_STATUS_Msk          (1UL << PMU_OVSSET_CNT22_STATUS_Pos)          /*!< PMU
ARM GAS  /tmp/ccaUtRHH.s 			page 45


2477:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2478:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT23_STATUS_Pos           23U                                          /*!< PMU
2479:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT23_STATUS_Msk          (1UL << PMU_OVSSET_CNT23_STATUS_Pos)          /*!< PMU
2480:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2481:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT24_STATUS_Pos           24U                                          /*!< PMU
2482:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT24_STATUS_Msk          (1UL << PMU_OVSSET_CNT24_STATUS_Pos)          /*!< PMU
2483:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2484:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT25_STATUS_Pos           25U                                          /*!< PMU
2485:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT25_STATUS_Msk          (1UL << PMU_OVSSET_CNT25_STATUS_Pos)          /*!< PMU
2486:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2487:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT26_STATUS_Pos           26U                                          /*!< PMU
2488:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT26_STATUS_Msk          (1UL << PMU_OVSSET_CNT26_STATUS_Pos)          /*!< PMU
2489:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2490:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT27_STATUS_Pos           27U                                          /*!< PMU
2491:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT27_STATUS_Msk          (1UL << PMU_OVSSET_CNT27_STATUS_Pos)          /*!< PMU
2492:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2493:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT28_STATUS_Pos           28U                                          /*!< PMU
2494:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT28_STATUS_Msk          (1UL << PMU_OVSSET_CNT28_STATUS_Pos)          /*!< PMU
2495:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2496:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT29_STATUS_Pos           29U                                          /*!< PMU
2497:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT29_STATUS_Msk          (1UL << PMU_OVSSET_CNT29_STATUS_Pos)          /*!< PMU
2498:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2499:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT30_STATUS_Pos           30U                                          /*!< PMU
2500:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT30_STATUS_Msk          (1UL << PMU_OVSSET_CNT30_STATUS_Pos)          /*!< PMU
2501:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2502:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CYCCNT_STATUS_Pos          31U                                          /*!< PMU
2503:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CYCCNT_STATUS_Msk         (1UL << PMU_OVSSET_CYCCNT_STATUS_Pos)         /*!< PMU
2504:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2505:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief PMU Overflow Flag Status Clear Register Definitions */
2506:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2507:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT0_STATUS_Pos            0U                                           /*!< PMU
2508:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT0_STATUS_Msk           (1UL /*<< PMU_OVSCLR_CNT0_STATUS_Pos*/)       /*!< PMU
2509:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2510:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT1_STATUS_Pos            1U                                           /*!< PMU
2511:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT1_STATUS_Msk           (1UL << PMU_OVSCLR_CNT1_STATUS_Pos)           /*!< PMU
2512:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2513:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT2_STATUS_Pos            2U                                           /*!< PMU
2514:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT2_STATUS_Msk           (1UL << PMU_OVSCLR_CNT2_STATUS_Pos)           /*!< PMU
2515:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2516:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT3_STATUS_Pos            3U                                           /*!< PMU
2517:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT3_STATUS_Msk           (1UL << PMU_OVSCLR_CNT3_STATUS_Pos)           /*!< PMU
2518:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2519:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT4_STATUS_Pos            4U                                           /*!< PMU
2520:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT4_STATUS_Msk           (1UL << PMU_OVSCLR_CNT4_STATUS_Pos)           /*!< PMU
2521:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2522:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT5_STATUS_Pos            5U                                           /*!< PMU
2523:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT5_STATUS_Msk           (1UL << PMU_OVSCLR_CNT5_STATUS_Pos)           /*!< PMU
2524:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2525:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT6_STATUS_Pos            6U                                           /*!< PMU
2526:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT6_STATUS_Msk           (1UL << PMU_OVSCLR_CNT6_STATUS_Pos)           /*!< PMU
2527:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2528:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT7_STATUS_Pos            7U                                           /*!< PMU
2529:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT7_STATUS_Msk           (1UL << PMU_OVSCLR_CNT7_STATUS_Pos)           /*!< PMU
2530:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2531:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT8_STATUS_Pos            8U                                           /*!< PMU
2532:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT8_STATUS_Msk           (1UL << PMU_OVSCLR_CNT8_STATUS_Pos)           /*!< PMU
2533:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  /tmp/ccaUtRHH.s 			page 46


2534:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT9_STATUS_Pos            9U                                           /*!< PMU
2535:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT9_STATUS_Msk           (1UL << PMU_OVSCLR_CNT9_STATUS_Pos)           /*!< PMU
2536:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2537:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT10_STATUS_Pos           10U                                          /*!< PMU
2538:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT10_STATUS_Msk          (1UL << PMU_OVSCLR_CNT10_STATUS_Pos)          /*!< PMU
2539:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2540:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT11_STATUS_Pos           11U                                          /*!< PMU
2541:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT11_STATUS_Msk          (1UL << PMU_OVSCLR_CNT11_STATUS_Pos)          /*!< PMU
2542:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2543:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT12_STATUS_Pos           12U                                          /*!< PMU
2544:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT12_STATUS_Msk          (1UL << PMU_OVSCLR_CNT12_STATUS_Pos)          /*!< PMU
2545:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2546:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT13_STATUS_Pos           13U                                          /*!< PMU
2547:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT13_STATUS_Msk          (1UL << PMU_OVSCLR_CNT13_STATUS_Pos)          /*!< PMU
2548:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2549:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT14_STATUS_Pos           14U                                          /*!< PMU
2550:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT14_STATUS_Msk          (1UL << PMU_OVSCLR_CNT14_STATUS_Pos)          /*!< PMU
2551:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2552:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT15_STATUS_Pos           15U                                          /*!< PMU
2553:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT15_STATUS_Msk          (1UL << PMU_OVSCLR_CNT15_STATUS_Pos)          /*!< PMU
2554:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2555:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT16_STATUS_Pos           16U                                          /*!< PMU
2556:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT16_STATUS_Msk          (1UL << PMU_OVSCLR_CNT16_STATUS_Pos)          /*!< PMU
2557:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2558:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT17_STATUS_Pos           17U                                          /*!< PMU
2559:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT17_STATUS_Msk          (1UL << PMU_OVSCLR_CNT17_STATUS_Pos)          /*!< PMU
2560:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2561:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT18_STATUS_Pos           18U                                          /*!< PMU
2562:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT18_STATUS_Msk          (1UL << PMU_OVSCLR_CNT18_STATUS_Pos)          /*!< PMU
2563:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2564:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT19_STATUS_Pos           19U                                          /*!< PMU
2565:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT19_STATUS_Msk          (1UL << PMU_OVSCLR_CNT19_STATUS_Pos)          /*!< PMU
2566:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2567:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT20_STATUS_Pos           20U                                          /*!< PMU
2568:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT20_STATUS_Msk          (1UL << PMU_OVSCLR_CNT20_STATUS_Pos)          /*!< PMU
2569:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2570:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT21_STATUS_Pos           21U                                          /*!< PMU
2571:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT21_STATUS_Msk          (1UL << PMU_OVSCLR_CNT21_STATUS_Pos)          /*!< PMU
2572:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2573:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT22_STATUS_Pos           22U                                          /*!< PMU
2574:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT22_STATUS_Msk          (1UL << PMU_OVSCLR_CNT22_STATUS_Pos)          /*!< PMU
2575:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2576:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT23_STATUS_Pos           23U                                          /*!< PMU
2577:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT23_STATUS_Msk          (1UL << PMU_OVSCLR_CNT23_STATUS_Pos)          /*!< PMU
2578:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2579:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT24_STATUS_Pos           24U                                          /*!< PMU
2580:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT24_STATUS_Msk          (1UL << PMU_OVSCLR_CNT24_STATUS_Pos)          /*!< PMU
2581:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2582:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT25_STATUS_Pos           25U                                          /*!< PMU
2583:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT25_STATUS_Msk          (1UL << PMU_OVSCLR_CNT25_STATUS_Pos)          /*!< PMU
2584:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2585:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT26_STATUS_Pos           26U                                          /*!< PMU
2586:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT26_STATUS_Msk          (1UL << PMU_OVSCLR_CNT26_STATUS_Pos)          /*!< PMU
2587:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2588:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT27_STATUS_Pos           27U                                          /*!< PMU
2589:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT27_STATUS_Msk          (1UL << PMU_OVSCLR_CNT27_STATUS_Pos)          /*!< PMU
2590:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  /tmp/ccaUtRHH.s 			page 47


2591:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT28_STATUS_Pos           28U                                          /*!< PMU
2592:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT28_STATUS_Msk          (1UL << PMU_OVSCLR_CNT28_STATUS_Pos)          /*!< PMU
2593:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2594:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT29_STATUS_Pos           29U                                          /*!< PMU
2595:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT29_STATUS_Msk          (1UL << PMU_OVSCLR_CNT29_STATUS_Pos)          /*!< PMU
2596:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2597:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT30_STATUS_Pos           30U                                          /*!< PMU
2598:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT30_STATUS_Msk          (1UL << PMU_OVSCLR_CNT30_STATUS_Pos)          /*!< PMU
2599:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2600:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CYCCNT_STATUS_Pos          31U                                          /*!< PMU
2601:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CYCCNT_STATUS_Msk         (1UL << PMU_OVSCLR_CYCCNT_STATUS_Pos)         /*!< PMU
2602:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2603:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief PMU Software Increment Counter */
2604:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2605:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT0_Pos                    0U                                           /*!< PMU
2606:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT0_Msk                   (1UL /*<< PMU_SWINC_CNT0_Pos */)              /*!< PMU
2607:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2608:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT1_Pos                    1U                                           /*!< PMU
2609:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT1_Msk                   (1UL << PMU_SWINC_CNT1_Pos)                   /*!< PMU
2610:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2611:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT2_Pos                    2U                                           /*!< PMU
2612:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT2_Msk                   (1UL << PMU_SWINC_CNT2_Pos)                   /*!< PMU
2613:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2614:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT3_Pos                    3U                                           /*!< PMU
2615:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT3_Msk                   (1UL << PMU_SWINC_CNT3_Pos)                   /*!< PMU
2616:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2617:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT4_Pos                    4U                                           /*!< PMU
2618:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT4_Msk                   (1UL << PMU_SWINC_CNT4_Pos)                   /*!< PMU
2619:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2620:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT5_Pos                    5U                                           /*!< PMU
2621:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT5_Msk                   (1UL << PMU_SWINC_CNT5_Pos)                   /*!< PMU
2622:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2623:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT6_Pos                    6U                                           /*!< PMU
2624:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT6_Msk                   (1UL << PMU_SWINC_CNT6_Pos)                   /*!< PMU
2625:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2626:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT7_Pos                    7U                                           /*!< PMU
2627:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT7_Msk                   (1UL << PMU_SWINC_CNT7_Pos)                   /*!< PMU
2628:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2629:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT8_Pos                    8U                                           /*!< PMU
2630:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT8_Msk                   (1UL << PMU_SWINC_CNT8_Pos)                   /*!< PMU
2631:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2632:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT9_Pos                    9U                                           /*!< PMU
2633:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT9_Msk                   (1UL << PMU_SWINC_CNT9_Pos)                   /*!< PMU
2634:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2635:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT10_Pos                   10U                                          /*!< PMU
2636:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT10_Msk                  (1UL << PMU_SWINC_CNT10_Pos)                  /*!< PMU
2637:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2638:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT11_Pos                   11U                                          /*!< PMU
2639:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT11_Msk                  (1UL << PMU_SWINC_CNT11_Pos)                  /*!< PMU
2640:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2641:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT12_Pos                   12U                                          /*!< PMU
2642:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT12_Msk                  (1UL << PMU_SWINC_CNT12_Pos)                  /*!< PMU
2643:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2644:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT13_Pos                   13U                                          /*!< PMU
2645:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT13_Msk                  (1UL << PMU_SWINC_CNT13_Pos)                  /*!< PMU
2646:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2647:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT14_Pos                   14U                                          /*!< PMU
ARM GAS  /tmp/ccaUtRHH.s 			page 48


2648:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT14_Msk                  (1UL << PMU_SWINC_CNT14_Pos)                  /*!< PMU
2649:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2650:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT15_Pos                   15U                                          /*!< PMU
2651:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT15_Msk                  (1UL << PMU_SWINC_CNT15_Pos)                  /*!< PMU
2652:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2653:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT16_Pos                   16U                                          /*!< PMU
2654:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT16_Msk                  (1UL << PMU_SWINC_CNT16_Pos)                  /*!< PMU
2655:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2656:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT17_Pos                   17U                                          /*!< PMU
2657:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT17_Msk                  (1UL << PMU_SWINC_CNT17_Pos)                  /*!< PMU
2658:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2659:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT18_Pos                   18U                                          /*!< PMU
2660:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT18_Msk                  (1UL << PMU_SWINC_CNT18_Pos)                  /*!< PMU
2661:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2662:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT19_Pos                   19U                                          /*!< PMU
2663:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT19_Msk                  (1UL << PMU_SWINC_CNT19_Pos)                  /*!< PMU
2664:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2665:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT20_Pos                   20U                                          /*!< PMU
2666:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT20_Msk                  (1UL << PMU_SWINC_CNT20_Pos)                  /*!< PMU
2667:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2668:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT21_Pos                   21U                                          /*!< PMU
2669:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT21_Msk                  (1UL << PMU_SWINC_CNT21_Pos)                  /*!< PMU
2670:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2671:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT22_Pos                   22U                                          /*!< PMU
2672:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT22_Msk                  (1UL << PMU_SWINC_CNT22_Pos)                  /*!< PMU
2673:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2674:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT23_Pos                   23U                                          /*!< PMU
2675:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT23_Msk                  (1UL << PMU_SWINC_CNT23_Pos)                  /*!< PMU
2676:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2677:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT24_Pos                   24U                                          /*!< PMU
2678:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT24_Msk                  (1UL << PMU_SWINC_CNT24_Pos)                  /*!< PMU
2679:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2680:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT25_Pos                   25U                                          /*!< PMU
2681:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT25_Msk                  (1UL << PMU_SWINC_CNT25_Pos)                  /*!< PMU
2682:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2683:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT26_Pos                   26U                                          /*!< PMU
2684:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT26_Msk                  (1UL << PMU_SWINC_CNT26_Pos)                  /*!< PMU
2685:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2686:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT27_Pos                   27U                                          /*!< PMU
2687:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT27_Msk                  (1UL << PMU_SWINC_CNT27_Pos)                  /*!< PMU
2688:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2689:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT28_Pos                   28U                                          /*!< PMU
2690:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT28_Msk                  (1UL << PMU_SWINC_CNT28_Pos)                  /*!< PMU
2691:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2692:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT29_Pos                   29U                                          /*!< PMU
2693:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT29_Msk                  (1UL << PMU_SWINC_CNT29_Pos)                  /*!< PMU
2694:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2695:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT30_Pos                   30U                                          /*!< PMU
2696:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT30_Msk                  (1UL << PMU_SWINC_CNT30_Pos)                  /*!< PMU
2697:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2698:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief PMU Control Register Definitions */
2699:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2700:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CTRL_ENABLE_Pos                   0U                                           /*!< PMU
2701:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CTRL_ENABLE_Msk                  (1UL /*<< PMU_CTRL_ENABLE_Pos*/)              /*!< PMU
2702:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2703:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CTRL_EVENTCNT_RESET_Pos           1U                                           /*!< PMU
2704:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CTRL_EVENTCNT_RESET_Msk          (1UL << PMU_CTRL_EVENTCNT_RESET_Pos)          /*!< PMU
ARM GAS  /tmp/ccaUtRHH.s 			page 49


2705:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2706:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CTRL_CYCCNT_RESET_Pos             2U                                           /*!< PMU
2707:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CTRL_CYCCNT_RESET_Msk            (1UL << PMU_CTRL_CYCCNT_RESET_Pos)            /*!< PMU
2708:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2709:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CTRL_CYCCNT_DISABLE_Pos           5U                                           /*!< PMU
2710:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CTRL_CYCCNT_DISABLE_Msk          (1UL << PMU_CTRL_CYCCNT_DISABLE_Pos)          /*!< PMU
2711:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2712:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CTRL_FRZ_ON_OV_Pos                9U                                           /*!< PMU
2713:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CTRL_FRZ_ON_OV_Msk               (1UL << PMU_CTRL_FRZ_ON_OVERFLOW_Pos)         /*!< PMU
2714:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2715:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CTRL_TRACE_ON_OV_Pos              11U                                          /*!< PMU
2716:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CTRL_TRACE_ON_OV_Msk             (1UL << PMU_CTRL_TRACE_ON_OVERFLOW_Pos)       /*!< PMU
2717:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2718:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief PMU Type Register Definitions */
2719:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2720:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_TYPE_NUM_CNTS_Pos                 0U                                           /*!< PMU
2721:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_TYPE_NUM_CNTS_Msk                (0xFFUL /*<< PMU_TYPE_NUM_CNTS_Pos*/)         /*!< PMU
2722:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2723:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_TYPE_SIZE_CNTS_Pos                8U                                           /*!< PMU
2724:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_TYPE_SIZE_CNTS_Msk               (0x3FUL << PMU_TYPE_SIZE_CNTS_Pos)            /*!< PMU
2725:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2726:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_TYPE_CYCCNT_PRESENT_Pos           14U                                          /*!< PMU
2727:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_TYPE_CYCCNT_PRESENT_Msk          (1UL << PMU_TYPE_CYCCNT_PRESENT_Pos)          /*!< PMU
2728:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2729:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_TYPE_FRZ_OV_SUPPORT_Pos           21U                                          /*!< PMU
2730:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_TYPE_FRZ_OV_SUPPORT_Msk          (1UL << PMU_TYPE_FRZ_OV_SUPPORT_Pos)          /*!< PMU
2731:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2732:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_TYPE_TRACE_ON_OV_SUPPORT_Pos      23U                                          /*!< PMU
2733:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_TYPE_TRACE_ON_OV_SUPPORT_Msk     (1UL << PMU_TYPE_FRZ_OV_SUPPORT_Pos)          /*!< PMU
2734:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2735:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief PMU Authentication Status Register Definitions */
2736:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2737:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_AUTHSTATUS_NSID_Pos               0U                                           /*!< PMU
2738:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_AUTHSTATUS_NSID_Msk              (0x3UL /*<< PMU_AUTHSTATUS_NSID_Pos*/)        /*!< PMU
2739:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2740:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_AUTHSTATUS_NSNID_Pos              2U                                           /*!< PMU
2741:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_AUTHSTATUS_NSNID_Msk             (0x3UL << PMU_AUTHSTATUS_NSNID_Pos)           /*!< PMU
2742:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2743:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_AUTHSTATUS_SID_Pos                4U                                           /*!< PMU
2744:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_AUTHSTATUS_SID_Msk               (0x3UL << PMU_AUTHSTATUS_SID_Pos)             /*!< PMU
2745:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2746:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_AUTHSTATUS_SNID_Pos               6U                                           /*!< PMU
2747:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_AUTHSTATUS_SNID_Msk              (0x3UL << PMU_AUTHSTATUS_SNID_Pos)            /*!< PMU
2748:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2749:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_AUTHSTATUS_NSUID_Pos              16U                                          /*!< PMU
2750:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_AUTHSTATUS_NSUID_Msk             (0x3UL << PMU_AUTHSTATUS_NSUID_Pos)           /*!< PMU
2751:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2752:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_AUTHSTATUS_NSUNID_Pos             18U                                          /*!< PMU
2753:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_AUTHSTATUS_NSUNID_Msk            (0x3UL << PMU_AUTHSTATUS_NSUNID_Pos)          /*!< PMU
2754:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2755:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_AUTHSTATUS_SUID_Pos               20U                                          /*!< PMU
2756:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_AUTHSTATUS_SUID_Msk              (0x3UL << PMU_AUTHSTATUS_SUID_Pos)            /*!< PMU
2757:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2758:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_AUTHSTATUS_SUNID_Pos              22U                                          /*!< PMU
2759:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_AUTHSTATUS_SUNID_Msk             (0x3UL << PMU_AUTHSTATUS_SUNID_Pos)           /*!< PMU
2760:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2761:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  /tmp/ccaUtRHH.s 			page 50


2762:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@} end of group CMSIS_PMU */
2763:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif
2764:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2765:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
2766:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
2767:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
2768:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
2769:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
2770:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
2771:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
2772:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2773:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
2774:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
2775:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
2776:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
2777:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
2778:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
2779:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
2780:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region Number Register */
2781:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
2782:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t RLAR;                   /*!< Offset: 0x010 (R/W)  MPU Region Limit Address Registe
2783:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Region Base Address Register
2784:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t RLAR_A1;                /*!< Offset: 0x018 (R/W)  MPU Region Limit Address Registe
2785:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Region Base Address Register
2786:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t RLAR_A2;                /*!< Offset: 0x020 (R/W)  MPU Region Limit Address Registe
2787:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Region Base Address Register
2788:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t RLAR_A3;                /*!< Offset: 0x028 (R/W)  MPU Region Limit Address Registe
2789:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED0[1];
2790:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   union {
2791:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t MAIR[2];
2792:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   struct {
2793:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t MAIR0;                  /*!< Offset: 0x030 (R/W)  MPU Memory Attribute Indirection
2794:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t MAIR1;                  /*!< Offset: 0x034 (R/W)  MPU Memory Attribute Indirection
2795:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   };
2796:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   };
2797:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } MPU_Type;
2798:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2799:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_TYPE_RALIASES                  4U
2800:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2801:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* MPU Type Register Definitions */
2802:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
2803:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
2804:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2805:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
2806:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
2807:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2808:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
2809:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
2810:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2811:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* MPU Control Register Definitions */
2812:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
2813:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
2814:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2815:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
2816:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
2817:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2818:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
ARM GAS  /tmp/ccaUtRHH.s 			page 51


2819:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
2820:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2821:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* MPU Region Number Register Definitions */
2822:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
2823:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
2824:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2825:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* MPU Region Base Address Register Definitions */
2826:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RBAR_BASE_Pos                   5U                                            /*!< MPU 
2827:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RBAR_BASE_Msk                  (0x7FFFFFFUL << MPU_RBAR_BASE_Pos)             /*!< MPU 
2828:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2829:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RBAR_SH_Pos                     3U                                            /*!< MPU 
2830:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RBAR_SH_Msk                    (0x3UL << MPU_RBAR_SH_Pos)                     /*!< MPU 
2831:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2832:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RBAR_AP_Pos                     1U                                            /*!< MPU 
2833:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RBAR_AP_Msk                    (0x3UL << MPU_RBAR_AP_Pos)                     /*!< MPU 
2834:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2835:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RBAR_XN_Pos                     0U                                            /*!< MPU 
2836:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RBAR_XN_Msk                    (01UL /*<< MPU_RBAR_XN_Pos*/)                  /*!< MPU 
2837:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2838:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* MPU Region Limit Address Register Definitions */
2839:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RLAR_LIMIT_Pos                  5U                                            /*!< MPU 
2840:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RLAR_LIMIT_Msk                 (0x7FFFFFFUL << MPU_RLAR_LIMIT_Pos)            /*!< MPU 
2841:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2842:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RLAR_PXN_Pos                    4U                                            /*!< MPU 
2843:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RLAR_PXN_Msk                   (1UL << MPU_RLAR_PXN_Pos)                      /*!< MPU 
2844:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2845:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RLAR_AttrIndx_Pos               1U                                            /*!< MPU 
2846:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RLAR_AttrIndx_Msk              (7UL << MPU_RLAR_AttrIndx_Pos)                 /*!< MPU 
2847:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2848:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RLAR_EN_Pos                     0U                                            /*!< MPU 
2849:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RLAR_EN_Msk                    (1UL /*<< MPU_RLAR_EN_Pos*/)                   /*!< MPU 
2850:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2851:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* MPU Memory Attribute Indirection Register 0 Definitions */
2852:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_MAIR0_Attr3_Pos                24U                                            /*!< MPU 
2853:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_MAIR0_Attr3_Msk                (0xFFUL << MPU_MAIR0_Attr3_Pos)                /*!< MPU 
2854:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2855:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_MAIR0_Attr2_Pos                16U                                            /*!< MPU 
2856:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_MAIR0_Attr2_Msk                (0xFFUL << MPU_MAIR0_Attr2_Pos)                /*!< MPU 
2857:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2858:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_MAIR0_Attr1_Pos                 8U                                            /*!< MPU 
2859:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_MAIR0_Attr1_Msk                (0xFFUL << MPU_MAIR0_Attr1_Pos)                /*!< MPU 
2860:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2861:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_MAIR0_Attr0_Pos                 0U                                            /*!< MPU 
2862:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_MAIR0_Attr0_Msk                (0xFFUL /*<< MPU_MAIR0_Attr0_Pos*/)            /*!< MPU 
2863:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2864:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* MPU Memory Attribute Indirection Register 1 Definitions */
2865:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_MAIR1_Attr7_Pos                24U                                            /*!< MPU 
2866:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_MAIR1_Attr7_Msk                (0xFFUL << MPU_MAIR1_Attr7_Pos)                /*!< MPU 
2867:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2868:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_MAIR1_Attr6_Pos                16U                                            /*!< MPU 
2869:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_MAIR1_Attr6_Msk                (0xFFUL << MPU_MAIR1_Attr6_Pos)                /*!< MPU 
2870:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2871:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_MAIR1_Attr5_Pos                 8U                                            /*!< MPU 
2872:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_MAIR1_Attr5_Msk                (0xFFUL << MPU_MAIR1_Attr5_Pos)                /*!< MPU 
2873:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2874:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_MAIR1_Attr4_Pos                 0U                                            /*!< MPU 
2875:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_MAIR1_Attr4_Msk                (0xFFUL /*<< MPU_MAIR1_Attr4_Pos*/)            /*!< MPU 
ARM GAS  /tmp/ccaUtRHH.s 			page 52


2876:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2877:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@} end of group CMSIS_MPU */
2878:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif
2879:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2880:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2881:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
2882:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
2883:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
2884:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_SAU     Security Attribution Unit (SAU)
2885:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the Security Attribution Unit (SAU)
2886:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
2887:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
2888:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2889:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
2890:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the Security Attribution Unit (SAU).
2891:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
2892:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
2893:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
2894:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SAU Control Register */
2895:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x004 (R/ )  SAU Type Register */
2896:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U)
2897:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  SAU Region Number Register */
2898:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  SAU Region Base Address Register
2899:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t RLAR;                   /*!< Offset: 0x010 (R/W)  SAU Region Limit Address Registe
2900:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #else
2901:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED0[3];
2902:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif
2903:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t SFSR;                   /*!< Offset: 0x014 (R/W)  Secure Fault Status Register */
2904:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t SFAR;                   /*!< Offset: 0x018 (R/W)  Secure Fault Address Register */
2905:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } SAU_Type;
2906:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2907:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SAU Control Register Definitions */
2908:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_CTRL_ALLNS_Pos                  1U                                            /*!< SAU 
2909:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_CTRL_ALLNS_Msk                 (1UL << SAU_CTRL_ALLNS_Pos)                    /*!< SAU 
2910:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2911:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_CTRL_ENABLE_Pos                 0U                                            /*!< SAU 
2912:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_CTRL_ENABLE_Msk                (1UL /*<< SAU_CTRL_ENABLE_Pos*/)               /*!< SAU 
2913:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2914:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SAU Type Register Definitions */
2915:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_TYPE_SREGION_Pos                0U                                            /*!< SAU 
2916:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_TYPE_SREGION_Msk               (0xFFUL /*<< SAU_TYPE_SREGION_Pos*/)           /*!< SAU 
2917:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2918:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U)
2919:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SAU Region Number Register Definitions */
2920:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_RNR_REGION_Pos                  0U                                            /*!< SAU 
2921:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_RNR_REGION_Msk                 (0xFFUL /*<< SAU_RNR_REGION_Pos*/)             /*!< SAU 
2922:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2923:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SAU Region Base Address Register Definitions */
2924:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_RBAR_BADDR_Pos                  5U                                            /*!< SAU 
2925:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_RBAR_BADDR_Msk                 (0x7FFFFFFUL << SAU_RBAR_BADDR_Pos)            /*!< SAU 
2926:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2927:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SAU Region Limit Address Register Definitions */
2928:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_RLAR_LADDR_Pos                  5U                                            /*!< SAU 
2929:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_RLAR_LADDR_Msk                 (0x7FFFFFFUL << SAU_RLAR_LADDR_Pos)            /*!< SAU 
2930:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2931:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_RLAR_NSC_Pos                    1U                                            /*!< SAU 
2932:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_RLAR_NSC_Msk                   (1UL << SAU_RLAR_NSC_Pos)                      /*!< SAU 
ARM GAS  /tmp/ccaUtRHH.s 			page 53


2933:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2934:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_RLAR_ENABLE_Pos                 0U                                            /*!< SAU 
2935:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_RLAR_ENABLE_Msk                (1UL /*<< SAU_RLAR_ENABLE_Pos*/)               /*!< SAU 
2936:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2937:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif /* defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U) */
2938:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2939:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* Secure Fault Status Register Definitions */
2940:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_SFSR_LSERR_Pos                  7U                                            /*!< SAU 
2941:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_SFSR_LSERR_Msk                 (1UL << SAU_SFSR_LSERR_Pos)                    /*!< SAU 
2942:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2943:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_SFSR_SFARVALID_Pos              6U                                            /*!< SAU 
2944:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_SFSR_SFARVALID_Msk             (1UL << SAU_SFSR_SFARVALID_Pos)                /*!< SAU 
2945:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2946:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_SFSR_LSPERR_Pos                 5U                                            /*!< SAU 
2947:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_SFSR_LSPERR_Msk                (1UL << SAU_SFSR_LSPERR_Pos)                   /*!< SAU 
2948:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2949:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_SFSR_INVTRAN_Pos                4U                                            /*!< SAU 
2950:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_SFSR_INVTRAN_Msk               (1UL << SAU_SFSR_INVTRAN_Pos)                  /*!< SAU 
2951:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2952:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_SFSR_AUVIOL_Pos                 3U                                            /*!< SAU 
2953:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_SFSR_AUVIOL_Msk                (1UL << SAU_SFSR_AUVIOL_Pos)                   /*!< SAU 
2954:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2955:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_SFSR_INVER_Pos                  2U                                            /*!< SAU 
2956:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_SFSR_INVER_Msk                 (1UL << SAU_SFSR_INVER_Pos)                    /*!< SAU 
2957:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2958:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_SFSR_INVIS_Pos                  1U                                            /*!< SAU 
2959:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_SFSR_INVIS_Msk                 (1UL << SAU_SFSR_INVIS_Pos)                    /*!< SAU 
2960:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2961:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_SFSR_INVEP_Pos                  0U                                            /*!< SAU 
2962:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_SFSR_INVEP_Msk                 (1UL /*<< SAU_SFSR_INVEP_Pos*/)                /*!< SAU 
2963:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2964:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@} end of group CMSIS_SAU */
2965:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
2966:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2967:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2968:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
2969:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
2970:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
2971:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
2972:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
2973:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
2974:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2975:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
2976:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
2977:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
2978:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
2979:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
2980:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED0[1U];
2981:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
2982:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
2983:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
2984:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and VFP Feature Register 0
2985:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and VFP Feature Register 1
2986:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t MVFR2;                  /*!< Offset: 0x018 (R/ )  Media and VFP Feature Register 2
2987:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } FPU_Type;
2988:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2989:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* Floating-Point Context Control Register Definitions */
ARM GAS  /tmp/ccaUtRHH.s 			page 54


2990:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
2991:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
2992:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2993:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
2994:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
2995:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2996:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_LSPENS_Pos               29U                                            /*!< FPCC
2997:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_LSPENS_Msk               (1UL << FPU_FPCCR_LSPENS_Pos)                  /*!< FPCC
2998:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2999:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_CLRONRET_Pos             28U                                            /*!< FPCC
3000:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_CLRONRET_Msk             (1UL << FPU_FPCCR_CLRONRET_Pos)                /*!< FPCC
3001:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3002:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_CLRONRETS_Pos            27U                                            /*!< FPCC
3003:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_CLRONRETS_Msk            (1UL << FPU_FPCCR_CLRONRETS_Pos)               /*!< FPCC
3004:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3005:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_TS_Pos                   26U                                            /*!< FPCC
3006:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_TS_Msk                   (1UL << FPU_FPCCR_TS_Pos)                      /*!< FPCC
3007:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3008:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_UFRDY_Pos                10U                                            /*!< FPCC
3009:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_UFRDY_Msk                (1UL << FPU_FPCCR_UFRDY_Pos)                   /*!< FPCC
3010:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3011:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_SPLIMVIOL_Pos             9U                                            /*!< FPCC
3012:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_SPLIMVIOL_Msk            (1UL << FPU_FPCCR_SPLIMVIOL_Pos)               /*!< FPCC
3013:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3014:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
3015:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
3016:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3017:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_SFRDY_Pos                 7U                                            /*!< FPCC
3018:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_SFRDY_Msk                (1UL << FPU_FPCCR_SFRDY_Pos)                   /*!< FPCC
3019:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3020:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
3021:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
3022:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3023:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
3024:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
3025:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3026:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
3027:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
3028:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3029:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
3030:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
3031:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3032:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_S_Pos                     2U                                            /*!< FPCC
3033:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_S_Msk                    (1UL << FPU_FPCCR_S_Pos)                       /*!< FPCC
3034:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3035:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
3036:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
3037:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3038:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
3039:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
3040:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3041:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* Floating-Point Context Address Register Definitions */
3042:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
3043:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
3044:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3045:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* Floating-Point Default Status Control Register Definitions */
3046:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
ARM GAS  /tmp/ccaUtRHH.s 			page 55


3047:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
3048:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3049:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
3050:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
3051:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3052:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
3053:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
3054:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3055:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
3056:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
3057:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3058:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPDSCR_FZ16_Pos                19U                                            /*!< FPDS
3059:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPDSCR_FZ16_Msk                (1UL << FPU_FPDSCR_FZ16_Pos)                   /*!< FPDS
3060:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3061:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPDSCR_LTPSIZE_Pos             16U                                            /*!< FPDS
3062:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPDSCR_LTPSIZE_Msk             (7UL << FPU_FPDSCR_LTPSIZE_Pos)                /*!< FPDS
3063:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3064:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* Media and VFP Feature Register 0 Definitions */
3065:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR0_FPRound_Pos              28U                                            /*!< MVFR
3066:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR0_FPRound_Msk              (0xFUL << FPU_MVFR0_FPRound_Pos)               /*!< MVFR
3067:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3068:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR0_FPSqrt_Pos               20U                                            /*!< MVFR
3069:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR0_FPSqrt_Msk               (0xFUL << FPU_MVFR0_FPSqrt_Pos)                 /*!< MVF
3070:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3071:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR0_FPDivide_Pos             16U                                            /*!< MVFR
3072:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR0_FPDivide_Msk             (0xFUL << FPU_MVFR0_FPDivide_Pos)              /*!< MVFR
3073:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3074:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR0_FPDP_Pos                  8U                                            /*!< MVFR
3075:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR0_FPDP_Msk                 (0xFUL << FPU_MVFR0_FPDP_Pos)                  /*!< MVFR
3076:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3077:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR0_FPSP_Pos                  4U                                            /*!< MVFR
3078:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR0_FPSP_Msk                 (0xFUL << FPU_MVFR0_FPSP_Pos)                  /*!< MVFR
3079:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3080:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR0_SIMDReg_Pos               0U                                            /*!< MVFR
3081:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR0_SIMDReg_Msk              (0xFUL /*<< FPU_MVFR0_SIMDReg_Pos*/)           /*!< MVFR
3082:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3083:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* Media and VFP Feature Register 1 Definitions */
3084:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR1_FMAC_Pos                 28U                                            /*!< MVFR
3085:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR1_FMAC_Msk                 (0xFUL << FPU_MVFR1_FMAC_Pos)                  /*!< MVFR
3086:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3087:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR1_FPHP_Pos                 24U                                            /*!< MVFR
3088:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR1_FPHP_Msk                 (0xFUL << FPU_MVFR1_FPHP_Pos)                  /*!< MVFR
3089:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3090:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR1_FP16_Pos                 20U                                            /*!< MVFR
3091:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR1_FP16_Msk                 (0xFUL << FPU_MVFR1_FP16_Pos)                  /*!< MVFR
3092:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3093:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR1_MVE_Pos                   8U                                            /*!< MVFR
3094:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR1_MVE_Msk                  (0xFUL << FPU_MVFR1_MVE_Pos)                   /*!< MVFR
3095:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3096:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR1_FPDNaN_Pos                4U                                            /*!< MVFR
3097:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR1_FPDNaN_Msk               (0xFUL << FPU_MVFR1_FPDNaN_Pos)                /*!< MVFR
3098:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3099:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR1_FPFtZ_Pos                 0U                                            /*!< MVFR
3100:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR1_FPFtZ_Msk                (0xFUL /*<< FPU_MVFR1_FPFtZ_Pos*/)             /*!< MVFR
3101:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3102:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* Media and VFP Feature Register 2 Definitions */
3103:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR2_FPMisc_Pos                4U                                            /*!< MVFR
ARM GAS  /tmp/ccaUtRHH.s 			page 56


3104:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR2_FPMisc_Msk               (0xFUL << FPU_MVFR2_FPMisc_Pos)                /*!< MVFR
3105:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3106:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@} end of group CMSIS_FPU */
3107:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3108:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* CoreDebug is deprecated. replaced by DCB (Debug Control Block) */
3109:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3110:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
3111:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
3112:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the Core Debug Registers
3113:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
3114:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
3115:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3116:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3117:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  \deprecated Structure type to access the Core Debug Register (CoreDebug).
3118:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
3119:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
3120:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
3121:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
3122:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
3123:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
3124:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
3125:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t DSCEMCR;                /*!< Offset: 0x010 ( /W)  Debug Set Clear Exception and Mo
3126:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DAUTHCTRL;              /*!< Offset: 0x014 (R/W)  Debug Authentication Control Reg
3127:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DSCSR;                  /*!< Offset: 0x018 (R/W)  Debug Security Control and Statu
3128:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } CoreDebug_Type;
3129:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3130:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* Debug Halting Control and Status Register Definitions */
3131:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< \dep
3132:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< \dep
3133:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3134:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_RESTART_ST_Pos   26U                                            /*!< \dep
3135:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_RESTART_ST_Msk   (1UL << CoreDebug_DHCSR_S_RESTART_ST_Pos)      /*!< \dep
3136:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3137:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< \dep
3138:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< \dep
3139:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3140:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< \dep
3141:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< \dep
3142:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3143:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_FPD_Pos          23U                                            /*!< \dep
3144:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_FPD_Msk          (1UL << CoreDebug_DHCSR_S_FPD_Pos)             /*!< \dep
3145:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3146:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_SUIDE_Pos        22U                                            /*!< \dep
3147:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_SUIDE_Msk        (1UL << CoreDebug_DHCSR_S_SUIDE_Pos)           /*!< \dep
3148:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3149:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_NSUIDE_Pos       21U                                            /*!< \dep
3150:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_NSUIDE_Msk       (1UL << CoreDebug_DHCSR_S_NSUIDE_Pos)          /*!< \dep
3151:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3152:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_SDE_Pos          20U                                            /*!< \dep
3153:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_SDE_Msk          (1UL << CoreDebug_DHCSR_S_SDE_Pos)             /*!< \dep
3154:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3155:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< \dep
3156:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< \dep
3157:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3158:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< \dep
3159:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< \dep
3160:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  /tmp/ccaUtRHH.s 			page 57


3161:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< \dep
3162:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< \dep
3163:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3164:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< \dep
3165:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< \dep
3166:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3167:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_C_PMOV_Pos          6U                                            /*!< \dep
3168:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_C_PMOV_Msk         (1UL << CoreDebug_DHCSR_C_PMOV_Pos)            /*!< \dep
3169:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3170:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< \dep
3171:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< \dep
3172:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3173:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< \dep
3174:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< \dep
3175:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3176:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< \dep
3177:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< \dep
3178:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3179:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< \dep
3180:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< \dep
3181:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3182:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< \dep
3183:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< \dep
3184:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3185:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* Debug Core Register Selector Register Definitions */
3186:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< \dep
3187:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< \dep
3188:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3189:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< \dep
3190:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< \dep
3191:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3192:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* Debug Exception and Monitor Control Register Definitions */
3193:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< \dep
3194:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< \dep
3195:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3196:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< \dep
3197:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< \dep
3198:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3199:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< \dep
3200:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< \dep
3201:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3202:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< \dep
3203:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< \dep
3204:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3205:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< \dep
3206:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< \dep
3207:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3208:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< \dep
3209:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< \dep
3210:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3211:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< \dep
3212:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< \dep
3213:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3214:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< \dep
3215:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< \dep
3216:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3217:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< \dep
ARM GAS  /tmp/ccaUtRHH.s 			page 58


3218:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< \dep
3219:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3220:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< \dep
3221:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< \dep
3222:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3223:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< \dep
3224:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< \dep
3225:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3226:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< \dep
3227:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< \dep
3228:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3229:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< \dep
3230:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< \dep
3231:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3232:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* Debug Set Clear Exception and Monitor Control Register Definitions */
3233:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DSCEMCR_CLR_MON_REQ_Pos  19U                                            /*!< \dep
3234:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DSCEMCR_CLR_MON_REQ_Msk  (1UL << CoreDebug_DSCEMCR_CLR_MON_REQ_Pos)     /*!< \dep
3235:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3236:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DSCEMCR_CLR_MON_PEND_Pos 17U                                            /*!< \dep
3237:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DSCEMCR_CLR_MON_PEND_Msk (1UL << CoreDebug_DSCEMCR_CLR_MON_PEND_Pos)    /*!< \dep
3238:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3239:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DSCEMCR_SET_MON_REQ_Pos   3U                                            /*!< \dep
3240:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DSCEMCR_SET_MON_REQ_Msk  (1UL << CoreDebug_DSCEMCR_SET_MON_REQ_Pos)     /*!< \dep
3241:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3242:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DSCEMCR_SET_MON_PEND_Pos  1U                                            /*!< \dep
3243:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DSCEMCR_SET_MON_PEND_Msk (1UL << CoreDebug_DSCEMCR_SET_MON_PEND_Pos)    /*!< \dep
3244:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3245:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* Debug Authentication Control Register Definitions */
3246:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DAUTHCTRL_UIDEN_Pos      10U                                            /*!< \dep
3247:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DAUTHCTRL_UIDEN_Msk      (1UL << CoreDebug_DAUTHCTRL_UIDEN_Pos)         /*!< \dep
3248:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3249:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DAUTHCTRL_UIDAPEN_Pos     9U                                            /*!< \dep
3250:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DAUTHCTRL_UIDAPEN_Msk    (1UL << CoreDebug_DAUTHCTRL_UIDAPEN_Pos)       /*!< \dep
3251:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3252:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DAUTHCTRL_FSDMA_Pos       8U                                            /*!< \dep
3253:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DAUTHCTRL_FSDMA_Msk      (1UL << CoreDebug_DAUTHCTRL_FSDMA_Pos)         /*!< \dep
3254:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3255:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos  3U                                            /*!< \dep
3256:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk (1UL << CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos)    /*!< \dep
3257:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3258:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos  2U                                            /*!< \dep
3259:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk (1UL << CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos)    /*!< \dep
3260:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3261:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DAUTHCTRL_INTSPIDEN_Pos   1U                                            /*!< \dep
3262:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DAUTHCTRL_INTSPIDEN_Msk  (1UL << CoreDebug_DAUTHCTRL_INTSPIDEN_Pos)     /*!< \dep
3263:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3264:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DAUTHCTRL_SPIDENSEL_Pos   0U                                            /*!< \dep
3265:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DAUTHCTRL_SPIDENSEL_Msk  (1UL /*<< CoreDebug_DAUTHCTRL_SPIDENSEL_Pos*/) /*!< \dep
3266:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3267:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* Debug Security Control and Status Register Definitions */
3268:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DSCSR_CDS_Pos            16U                                            /*!< \dep
3269:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DSCSR_CDS_Msk            (1UL << CoreDebug_DSCSR_CDS_Pos)               /*!< \dep
3270:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3271:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DSCSR_SBRSEL_Pos          1U                                            /*!< \dep
3272:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DSCSR_SBRSEL_Msk         (1UL << CoreDebug_DSCSR_SBRSEL_Pos)            /*!< \dep
3273:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3274:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DSCSR_SBRSELEN_Pos        0U                                            /*!< \dep
ARM GAS  /tmp/ccaUtRHH.s 			page 59


3275:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DSCSR_SBRSELEN_Msk       (1UL /*<< CoreDebug_DSCSR_SBRSELEN_Pos*/)      /*!< \dep
3276:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3277:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@} end of group CMSIS_CoreDebug */
3278:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3279:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3280:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3281:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
3282:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_DCB       Debug Control Block
3283:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the Debug Control Block Registers
3284:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
3285:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
3286:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3287:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3288:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the Debug Control Block Registers (DCB).
3289:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
3290:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
3291:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
3292:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
3293:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
3294:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
3295:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
3296:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t DSCEMCR;                /*!< Offset: 0x010 ( /W)  Debug Set Clear Exception and Mo
3297:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DAUTHCTRL;              /*!< Offset: 0x014 (R/W)  Debug Authentication Control Reg
3298:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DSCSR;                  /*!< Offset: 0x018 (R/W)  Debug Security Control and Statu
3299:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } DCB_Type;
3300:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3301:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* DHCSR, Debug Halting Control and Status Register Definitions */
3302:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_DBGKEY_Pos               16U                                            /*!< DCB 
3303:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_DBGKEY_Msk               (0xFFFFUL << DCB_DHCSR_DBGKEY_Pos)             /*!< DCB 
3304:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3305:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_RESTART_ST_Pos         26U                                            /*!< DCB 
3306:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_RESTART_ST_Msk         (0x1UL << DCB_DHCSR_S_RESTART_ST_Pos)          /*!< DCB 
3307:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3308:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_RESET_ST_Pos           25U                                            /*!< DCB 
3309:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_RESET_ST_Msk           (0x1UL << DCB_DHCSR_S_RESET_ST_Pos)            /*!< DCB 
3310:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3311:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_RETIRE_ST_Pos          24U                                            /*!< DCB 
3312:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_RETIRE_ST_Msk          (0x1UL << DCB_DHCSR_S_RETIRE_ST_Pos)           /*!< DCB 
3313:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3314:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_FPD_Pos                23U                                            /*!< DCB 
3315:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_FPD_Msk                (0x1UL << DCB_DHCSR_S_FPD_Pos)                 /*!< DCB 
3316:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3317:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_SUIDE_Pos              22U                                            /*!< DCB 
3318:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_SUIDE_Msk              (0x1UL << DCB_DHCSR_S_SUIDE_Pos)               /*!< DCB 
3319:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3320:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_NSUIDE_Pos             21U                                            /*!< DCB 
3321:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_NSUIDE_Msk             (0x1UL << DCB_DHCSR_S_NSUIDE_Pos)              /*!< DCB 
3322:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3323:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_SDE_Pos                20U                                            /*!< DCB 
3324:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_SDE_Msk                (0x1UL << DCB_DHCSR_S_SDE_Pos)                 /*!< DCB 
3325:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3326:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_LOCKUP_Pos             19U                                            /*!< DCB 
3327:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_LOCKUP_Msk             (0x1UL << DCB_DHCSR_S_LOCKUP_Pos)              /*!< DCB 
3328:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3329:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_SLEEP_Pos              18U                                            /*!< DCB 
3330:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_SLEEP_Msk              (0x1UL << DCB_DHCSR_S_SLEEP_Pos)               /*!< DCB 
3331:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  /tmp/ccaUtRHH.s 			page 60


3332:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_HALT_Pos               17U                                            /*!< DCB 
3333:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_HALT_Msk               (0x1UL << DCB_DHCSR_S_HALT_Pos)                /*!< DCB 
3334:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3335:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_REGRDY_Pos             16U                                            /*!< DCB 
3336:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_REGRDY_Msk             (0x1UL << DCB_DHCSR_S_REGRDY_Pos)              /*!< DCB 
3337:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3338:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_C_PMOV_Pos                6U                                            /*!< DCB 
3339:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_C_PMOV_Msk               (0x1UL << DCB_DHCSR_C_PMOV_Pos)                /*!< DCB 
3340:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3341:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_C_SNAPSTALL_Pos           5U                                            /*!< DCB 
3342:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_C_SNAPSTALL_Msk          (0x1UL << DCB_DHCSR_C_SNAPSTALL_Pos)           /*!< DCB 
3343:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3344:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_C_MASKINTS_Pos            3U                                            /*!< DCB 
3345:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_C_MASKINTS_Msk           (0x1UL << DCB_DHCSR_C_MASKINTS_Pos)            /*!< DCB 
3346:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3347:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_C_STEP_Pos                2U                                            /*!< DCB 
3348:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_C_STEP_Msk               (0x1UL << DCB_DHCSR_C_STEP_Pos)                /*!< DCB 
3349:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3350:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_C_HALT_Pos                1U                                            /*!< DCB 
3351:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_C_HALT_Msk               (0x1UL << DCB_DHCSR_C_HALT_Pos)                /*!< DCB 
3352:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3353:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_C_DEBUGEN_Pos             0U                                            /*!< DCB 
3354:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_C_DEBUGEN_Msk            (0x1UL /*<< DCB_DHCSR_C_DEBUGEN_Pos*/)         /*!< DCB 
3355:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3356:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* DCRSR, Debug Core Register Select Register Definitions */
3357:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DCRSR_REGWnR_Pos               16U                                            /*!< DCB 
3358:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DCRSR_REGWnR_Msk               (0x1UL << DCB_DCRSR_REGWnR_Pos)                /*!< DCB 
3359:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3360:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DCRSR_REGSEL_Pos                0U                                            /*!< DCB 
3361:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DCRSR_REGSEL_Msk               (0x7FUL /*<< DCB_DCRSR_REGSEL_Pos*/)           /*!< DCB 
3362:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3363:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* DCRDR, Debug Core Register Data Register Definitions */
3364:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DCRDR_DBGTMP_Pos                0U                                            /*!< DCB 
3365:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DCRDR_DBGTMP_Msk               (0xFFFFFFFFUL /*<< DCB_DCRDR_DBGTMP_Pos*/)     /*!< DCB 
3366:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3367:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* DEMCR, Debug Exception and Monitor Control Register Definitions */
3368:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_TRCENA_Pos               24U                                            /*!< DCB 
3369:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_TRCENA_Msk               (0x1UL << DCB_DEMCR_TRCENA_Pos)                /*!< DCB 
3370:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3371:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_MONPRKEY_Pos             23U                                            /*!< DCB 
3372:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_MONPRKEY_Msk             (0x1UL << DCB_DEMCR_MONPRKEY_Pos)              /*!< DCB 
3373:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3374:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_UMON_EN_Pos              21U                                            /*!< DCB 
3375:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_UMON_EN_Msk              (0x1UL << DCB_DEMCR_UMON_EN_Pos)               /*!< DCB 
3376:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3377:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_SDME_Pos                 20U                                            /*!< DCB 
3378:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_SDME_Msk                 (0x1UL << DCB_DEMCR_SDME_Pos)                  /*!< DCB 
3379:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3380:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_MON_REQ_Pos              19U                                            /*!< DCB 
3381:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_MON_REQ_Msk              (0x1UL << DCB_DEMCR_MON_REQ_Pos)               /*!< DCB 
3382:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3383:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_MON_STEP_Pos             18U                                            /*!< DCB 
3384:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_MON_STEP_Msk             (0x1UL << DCB_DEMCR_MON_STEP_Pos)              /*!< DCB 
3385:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3386:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_MON_PEND_Pos             17U                                            /*!< DCB 
3387:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_MON_PEND_Msk             (0x1UL << DCB_DEMCR_MON_PEND_Pos)              /*!< DCB 
3388:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  /tmp/ccaUtRHH.s 			page 61


3389:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_MON_EN_Pos               16U                                            /*!< DCB 
3390:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_MON_EN_Msk               (0x1UL << DCB_DEMCR_MON_EN_Pos)                /*!< DCB 
3391:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3392:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_SFERR_Pos             11U                                            /*!< DCB 
3393:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_SFERR_Msk             (0x1UL << DCB_DEMCR_VC_SFERR_Pos)              /*!< DCB 
3394:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3395:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_HARDERR_Pos           10U                                            /*!< DCB 
3396:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_HARDERR_Msk           (0x1UL << DCB_DEMCR_VC_HARDERR_Pos)            /*!< DCB 
3397:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3398:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_INTERR_Pos             9U                                            /*!< DCB 
3399:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_INTERR_Msk            (0x1UL << DCB_DEMCR_VC_INTERR_Pos)             /*!< DCB 
3400:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3401:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_BUSERR_Pos             8U                                            /*!< DCB 
3402:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_BUSERR_Msk            (0x1UL << DCB_DEMCR_VC_BUSERR_Pos)             /*!< DCB 
3403:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3404:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_STATERR_Pos            7U                                            /*!< DCB 
3405:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_STATERR_Msk           (0x1UL << DCB_DEMCR_VC_STATERR_Pos)            /*!< DCB 
3406:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3407:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_CHKERR_Pos             6U                                            /*!< DCB 
3408:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_CHKERR_Msk            (0x1UL << DCB_DEMCR_VC_CHKERR_Pos)             /*!< DCB 
3409:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3410:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_NOCPERR_Pos            5U                                            /*!< DCB 
3411:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_NOCPERR_Msk           (0x1UL << DCB_DEMCR_VC_NOCPERR_Pos)            /*!< DCB 
3412:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3413:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_MMERR_Pos              4U                                            /*!< DCB 
3414:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_MMERR_Msk             (0x1UL << DCB_DEMCR_VC_MMERR_Pos)              /*!< DCB 
3415:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3416:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_CORERESET_Pos          0U                                            /*!< DCB 
3417:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_CORERESET_Msk         (0x1UL /*<< DCB_DEMCR_VC_CORERESET_Pos*/)      /*!< DCB 
3418:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3419:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* DSCEMCR, Debug Set Clear Exception and Monitor Control Register Definitions */
3420:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DSCEMCR_CLR_MON_REQ_Pos        19U                                            /*!< DCB 
3421:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DSCEMCR_CLR_MON_REQ_Msk        (0x1UL << DCB_DSCEMCR_CLR_MON_REQ_Pos)         /*!< DCB 
3422:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3423:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DSCEMCR_CLR_MON_PEND_Pos       17U                                            /*!< DCB 
3424:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DSCEMCR_CLR_MON_PEND_Msk       (0x1UL << DCB_DSCEMCR_CLR_MON_PEND_Pos)        /*!< DCB 
3425:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3426:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DSCEMCR_SET_MON_REQ_Pos         3U                                            /*!< DCB 
3427:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DSCEMCR_SET_MON_REQ_Msk        (0x1UL << DCB_DSCEMCR_SET_MON_REQ_Pos)         /*!< DCB 
3428:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3429:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DSCEMCR_SET_MON_PEND_Pos        1U                                            /*!< DCB 
3430:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DSCEMCR_SET_MON_PEND_Msk       (0x1UL << DCB_DSCEMCR_SET_MON_PEND_Pos)        /*!< DCB 
3431:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3432:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* DAUTHCTRL, Debug Authentication Control Register Definitions */
3433:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DAUTHCTRL_UIDEN_Pos            10U                                            /*!< DCB 
3434:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DAUTHCTRL_UIDEN_Msk            (0x1UL << DCB_DAUTHCTRL_UIDEN_Pos)             /*!< DCB 
3435:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3436:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DAUTHCTRL_UIDAPEN_Pos           9U                                            /*!< DCB 
3437:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DAUTHCTRL_UIDAPEN_Msk          (0x1UL << DCB_DAUTHCTRL_UIDAPEN_Pos)           /*!< DCB 
3438:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3439:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DAUTHCTRL_FSDMA_Pos             8U                                            /*!< DCB 
3440:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DAUTHCTRL_FSDMA_Msk            (0x1UL << DCB_DAUTHCTRL_FSDMA_Pos)             /*!< DCB 
3441:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3442:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DAUTHCTRL_INTSPNIDEN_Pos        3U                                            /*!< DCB 
3443:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DAUTHCTRL_INTSPNIDEN_Msk       (0x1UL << DCB_DAUTHCTRL_INTSPNIDEN_Pos)        /*!< DCB 
3444:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3445:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DAUTHCTRL_SPNIDENSEL_Pos        2U                                            /*!< DCB 
ARM GAS  /tmp/ccaUtRHH.s 			page 62


3446:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DAUTHCTRL_SPNIDENSEL_Msk       (0x1UL << DCB_DAUTHCTRL_SPNIDENSEL_Pos)        /*!< DCB 
3447:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3448:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DAUTHCTRL_INTSPIDEN_Pos         1U                                            /*!< DCB 
3449:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DAUTHCTRL_INTSPIDEN_Msk        (0x1UL << DCB_DAUTHCTRL_INTSPIDEN_Pos)         /*!< DCB 
3450:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3451:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DAUTHCTRL_SPIDENSEL_Pos         0U                                            /*!< DCB 
3452:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DAUTHCTRL_SPIDENSEL_Msk        (0x1UL /*<< DCB_DAUTHCTRL_SPIDENSEL_Pos*/)     /*!< DCB 
3453:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3454:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* DSCSR, Debug Security Control and Status Register Definitions */
3455:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DSCSR_CDSKEY_Pos               17U                                            /*!< DCB 
3456:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DSCSR_CDSKEY_Msk               (0x1UL << DCB_DSCSR_CDSKEY_Pos)                /*!< DCB 
3457:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3458:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DSCSR_CDS_Pos                  16U                                            /*!< DCB 
3459:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DSCSR_CDS_Msk                  (0x1UL << DCB_DSCSR_CDS_Pos)                   /*!< DCB 
3460:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3461:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DSCSR_SBRSEL_Pos                1U                                            /*!< DCB 
3462:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DSCSR_SBRSEL_Msk               (0x1UL << DCB_DSCSR_SBRSEL_Pos)                /*!< DCB 
3463:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3464:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DSCSR_SBRSELEN_Pos              0U                                            /*!< DCB 
3465:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DSCSR_SBRSELEN_Msk             (0x1UL /*<< DCB_DSCSR_SBRSELEN_Pos*/)          /*!< DCB 
3466:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3467:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@} end of group CMSIS_DCB */
3468:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3469:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3470:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3471:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3472:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
3473:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_DIB       Debug Identification Block
3474:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the Debug Identification Block Registers
3475:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
3476:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
3477:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3478:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3479:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the Debug Identification Block Registers (DIB).
3480:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
3481:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
3482:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
3483:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t DLAR;                   /*!< Offset: 0x000 ( /W)  SCS Software Lock Access Registe
3484:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t DLSR;                   /*!< Offset: 0x004 (R/ )  SCS Software Lock Status Registe
3485:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t DAUTHSTATUS;            /*!< Offset: 0x008 (R/ )  Debug Authentication Status Regi
3486:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t DDEVARCH;               /*!< Offset: 0x00C (R/ )  SCS Device Architecture Register
3487:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t DDEVTYPE;               /*!< Offset: 0x010 (R/ )  SCS Device Type Register */
3488:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } DIB_Type;
3489:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3490:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* DLAR, SCS Software Lock Access Register Definitions */
3491:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DLAR_KEY_Pos                    0U                                            /*!< DIB 
3492:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DLAR_KEY_Msk                   (0xFFFFFFFFUL /*<< DIB_DLAR_KEY_Pos */)        /*!< DIB 
3493:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3494:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* DLSR, SCS Software Lock Status Register Definitions */
3495:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DLSR_nTT_Pos                    2U                                            /*!< DIB 
3496:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DLSR_nTT_Msk                   (0x1UL << DIB_DLSR_nTT_Pos )                   /*!< DIB 
3497:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3498:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DLSR_SLK_Pos                    1U                                            /*!< DIB 
3499:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DLSR_SLK_Msk                   (0x1UL << DIB_DLSR_SLK_Pos )                   /*!< DIB 
3500:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3501:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DLSR_SLI_Pos                    0U                                            /*!< DIB 
3502:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DLSR_SLI_Msk                   (0x1UL /*<< DIB_DLSR_SLI_Pos*/)                /*!< DIB 
ARM GAS  /tmp/ccaUtRHH.s 			page 63


3503:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3504:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* DAUTHSTATUS, Debug Authentication Status Register Definitions */
3505:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DAUTHSTATUS_SUNID_Pos          22U                                            /*!< DIB 
3506:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DAUTHSTATUS_SUNID_Msk          (0x3UL << DIB_DAUTHSTATUS_SUNID_Pos )          /*!< DIB 
3507:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3508:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DAUTHSTATUS_SUID_Pos           20U                                            /*!< DIB 
3509:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DAUTHSTATUS_SUID_Msk           (0x3UL << DIB_DAUTHSTATUS_SUID_Pos )           /*!< DIB 
3510:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3511:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DAUTHSTATUS_NSUNID_Pos         18U                                            /*!< DIB 
3512:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DAUTHSTATUS_NSUNID_Msk         (0x3UL << DIB_DAUTHSTATUS_NSUNID_Pos )         /*!< DIB 
3513:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3514:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DAUTHSTATUS_NSUID_Pos          16U                                            /*!< DIB 
3515:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DAUTHSTATUS_NSUID_Msk          (0x3UL << DIB_DAUTHSTATUS_NSUID_Pos )          /*!< DIB 
3516:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3517:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DAUTHSTATUS_SNID_Pos            6U                                            /*!< DIB 
3518:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DAUTHSTATUS_SNID_Msk           (0x3UL << DIB_DAUTHSTATUS_SNID_Pos )           /*!< DIB 
3519:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3520:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DAUTHSTATUS_SID_Pos             4U                                            /*!< DIB 
3521:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DAUTHSTATUS_SID_Msk            (0x3UL << DIB_DAUTHSTATUS_SID_Pos )            /*!< DIB 
3522:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3523:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DAUTHSTATUS_NSNID_Pos           2U                                            /*!< DIB 
3524:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DAUTHSTATUS_NSNID_Msk          (0x3UL << DIB_DAUTHSTATUS_NSNID_Pos )          /*!< DIB 
3525:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3526:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DAUTHSTATUS_NSID_Pos            0U                                            /*!< DIB 
3527:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DAUTHSTATUS_NSID_Msk           (0x3UL /*<< DIB_DAUTHSTATUS_NSID_Pos*/)        /*!< DIB 
3528:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3529:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* DDEVARCH, SCS Device Architecture Register Definitions */
3530:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DDEVARCH_ARCHITECT_Pos         21U                                            /*!< DIB 
3531:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DDEVARCH_ARCHITECT_Msk         (0x7FFUL << DIB_DDEVARCH_ARCHITECT_Pos )       /*!< DIB 
3532:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3533:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DDEVARCH_PRESENT_Pos           20U                                            /*!< DIB 
3534:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DDEVARCH_PRESENT_Msk           (0x1FUL << DIB_DDEVARCH_PRESENT_Pos )          /*!< DIB 
3535:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3536:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DDEVARCH_REVISION_Pos          16U                                            /*!< DIB 
3537:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DDEVARCH_REVISION_Msk          (0xFUL << DIB_DDEVARCH_REVISION_Pos )          /*!< DIB 
3538:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3539:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DDEVARCH_ARCHVER_Pos           12U                                            /*!< DIB 
3540:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DDEVARCH_ARCHVER_Msk           (0xFUL << DIB_DDEVARCH_ARCHVER_Pos )           /*!< DIB 
3541:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3542:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DDEVARCH_ARCHPART_Pos           0U                                            /*!< DIB 
3543:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DDEVARCH_ARCHPART_Msk          (0xFFFUL /*<< DIB_DDEVARCH_ARCHPART_Pos*/)     /*!< DIB 
3544:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3545:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* DDEVTYPE, SCS Device Type Register Definitions */
3546:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DDEVTYPE_SUB_Pos                4U                                            /*!< DIB 
3547:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DDEVTYPE_SUB_Msk               (0xFUL << DIB_DDEVTYPE_SUB_Pos )               /*!< DIB 
3548:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3549:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DDEVTYPE_MAJOR_Pos              0U                                            /*!< DIB 
3550:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DDEVTYPE_MAJOR_Msk             (0xFUL /*<< DIB_DDEVTYPE_MAJOR_Pos*/)          /*!< DIB 
3551:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3552:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3553:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@} end of group CMSIS_DIB */
3554:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3555:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3556:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3557:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup    CMSIS_core_register
3558:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
3559:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
ARM GAS  /tmp/ccaUtRHH.s 			page 64


3560:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
3561:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
3562:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3563:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3564:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
3565:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param[in] field  Name of the register bit field.
3566:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
3567:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \return           Masked and shifted value.
3568:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** */
3569:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
3570:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3571:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3572:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief     Mask and shift a register value to extract a bit filed value.
3573:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param[in] field  Name of the register bit field.
3574:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
3575:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \return           Masked and shifted bit field value.
3576:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** */
3577:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
3578:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3579:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@} end of group CMSIS_core_bitfield */
3580:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3581:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3582:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3583:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup    CMSIS_core_register
3584:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup   CMSIS_core_base     Core Definitions
3585:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief      Definitions for base addresses, unions, and structures.
3586:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
3587:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
3588:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3589:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* Memory mapping of Core Hardware */
3590:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define SCS_BASE            (0xE000E000UL)                             /*!< System Control Space 
3591:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define ITM_BASE            (0xE0000000UL)                             /*!< ITM Base Address */
3592:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define DWT_BASE            (0xE0001000UL)                             /*!< DWT Base Address */
3593:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define MEMSYSCTL_BASE      (0xE001E000UL)                             /*!< Memory System Control
3594:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define ERRBNK_BASE         (0xE001E100UL)                             /*!< Error Banking Base Ad
3595:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define PWRMODCTL_BASE      (0xE001E300UL)                             /*!< Power Mode Control Ba
3596:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define EWIC_BASE           (0xE001E400UL)                             /*!< External Wakeup Inter
3597:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define PRCCFGINF_BASE      (0xE001E700UL)                             /*!< Processor Configurati
3598:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define STL_BASE            (0xE001E800UL)                             /*!< Software Test Library
3599:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define TPI_BASE            (0xE0040000UL)                             /*!< TPI Base Address */
3600:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define CoreDebug_BASE      (0xE000EDF0UL)                             /*!< \deprecated Core Debu
3601:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define DCB_BASE            (0xE000EDF0UL)                             /*!< DCB Base Address */
3602:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define DIB_BASE            (0xE000EFB0UL)                             /*!< DIB Base Address */
3603:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define SysTick_BASE        (SCS_BASE +  0x0010UL)                     /*!< SysTick Base Address 
3604:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_BASE           (SCS_BASE +  0x0100UL)                     /*!< NVIC Base Address */
3605:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define SCB_BASE            (SCS_BASE +  0x0D00UL)                     /*!< System Control Block 
3606:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3607:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define ICB                 ((ICB_Type       *)     SCS_BASE         ) /*!< System control Regist
3608:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define SCB                 ((SCB_Type       *)     SCB_BASE         ) /*!< SCB configuration str
3609:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define SysTick             ((SysTick_Type   *)     SysTick_BASE     ) /*!< SysTick configuration
3610:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC                ((NVIC_Type      *)     NVIC_BASE        ) /*!< NVIC configuration st
3611:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define ITM                 ((ITM_Type       *)     ITM_BASE         ) /*!< ITM configuration str
3612:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define DWT                 ((DWT_Type       *)     DWT_BASE         ) /*!< DWT configuration str
3613:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define TPI                 ((TPI_Type       *)     TPI_BASE         ) /*!< TPI configuration str
3614:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define MEMSYSCTL           ((MemSysCtl_Type *)     MEMSYSCTL_BASE   ) /*!< Memory System Control
3615:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define ERRBNK              ((ErrBnk_Type    *)     ERRBNK_BASE      ) /*!< Error Banking configu
3616:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define PWRMODCTL           ((PwrModCtl_Type *)     PWRMODCTL_BASE   ) /*!< Power Mode Control co
ARM GAS  /tmp/ccaUtRHH.s 			page 65


3617:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define EWIC                ((EWIC_Type      *)     EWIC_BASE        ) /*!< EWIC configuration st
3618:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define PRCCFGINF           ((PrcCfgInf_Type *)     PRCCFGINF_BASE   ) /*!< Processor Configurati
3619:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define STL                 ((STL_Type       *)     STL_BASE         ) /*!< Software Test Library
3620:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE   ) /*!< \deprecated Core Debu
3621:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define DCB                 ((DCB_Type       *)     DCB_BASE         ) /*!< DCB configuration str
3622:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define DIB                 ((DIB_Type       *)     DIB_BASE         ) /*!< DIB configuration str
3623:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3624:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
3625:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define MPU_BASE          (SCS_BASE +  0x0D90UL)                     /*!< Memory Protection Uni
3626:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define MPU               ((MPU_Type       *)     MPU_BASE         ) /*!< Memory Protection Uni
3627:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
3628:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3629:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #if defined (__PMU_PRESENT) && (__PMU_PRESENT == 1U)
3630:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define PMU_BASE          (0xE0003000UL)                             /*!< PMU Base Address */
3631:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define PMU               ((PMU_Type       *)     PMU_BASE         ) /*!< PMU configuration str
3632:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
3633:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3634:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
3635:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define SAU_BASE          (SCS_BASE +  0x0DD0UL)                     /*!< Security Attribution 
3636:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define SAU               ((SAU_Type       *)     SAU_BASE         ) /*!< Security Attribution 
3637:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
3638:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3639:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define FPU_BASE            (SCS_BASE +  0x0F30UL)                     /*!< Floating Point Unit *
3640:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define FPU                 ((FPU_Type       *)     FPU_BASE         ) /*!< Floating Point Unit *
3641:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3642:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
3643:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define SCS_BASE_NS         (0xE002E000UL)                             /*!< System Control Space 
3644:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define CoreDebug_BASE_NS   (0xE002EDF0UL)                             /*!< \deprecated Core Debu
3645:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define DCB_BASE_NS         (0xE002EDF0UL)                             /*!< DCB Base Address     
3646:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define DIB_BASE_NS         (0xE002EFB0UL)                             /*!< DIB Base Address     
3647:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define SysTick_BASE_NS     (SCS_BASE_NS +  0x0010UL)                  /*!< SysTick Base Address 
3648:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_BASE_NS        (SCS_BASE_NS +  0x0100UL)                  /*!< NVIC Base Address    
3649:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define SCB_BASE_NS         (SCS_BASE_NS +  0x0D00UL)                  /*!< System Control Block 
3650:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3651:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define ICB_NS              ((ICB_Type       *)     SCS_BASE_NS      ) /*!< System control Regist
3652:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define SCB_NS              ((SCB_Type       *)     SCB_BASE_NS      ) /*!< SCB configuration str
3653:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define SysTick_NS          ((SysTick_Type   *)     SysTick_BASE_NS  ) /*!< SysTick configuration
3654:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_NS             ((NVIC_Type      *)     NVIC_BASE_NS     ) /*!< NVIC configuration st
3655:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define CoreDebug_NS        ((CoreDebug_Type *)     CoreDebug_BASE_NS) /*!< \deprecated Core Debu
3656:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define DCB_NS              ((DCB_Type       *)     DCB_BASE_NS      ) /*!< DCB configuration str
3657:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define DIB_NS              ((DIB_Type       *)     DIB_BASE_NS      ) /*!< DIB configuration str
3658:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3659:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
3660:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define MPU_BASE_NS       (SCS_BASE_NS +  0x0D90UL)                  /*!< Memory Protection Uni
3661:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define MPU_NS            ((MPU_Type       *)     MPU_BASE_NS      ) /*!< Memory Protection Uni
3662:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
3663:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3664:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define FPU_BASE_NS         (SCS_BASE_NS +  0x0F30UL)                  /*!< Floating Point Unit  
3665:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define FPU_NS              ((FPU_Type       *)     FPU_BASE_NS      ) /*!< Floating Point Unit  
3666:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3667:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
3668:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@} */
3669:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3670:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3671:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3672:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup    CMSIS_core_register
3673:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup   CMSIS_register_aliases     Backwards Compatibility Aliases
ARM GAS  /tmp/ccaUtRHH.s 			page 66


3674:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief      Register alias definitions for backwards compatibility.
3675:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
3676:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
3677:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ID_ADR  (ID_AFR)    /*!< SCB Auxiliary Feature Register */
3678:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3679:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* 'SCnSCB' is deprecated and replaced by 'ICB' */
3680:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef ICB_Type SCnSCB_Type;
3681:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3682:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* Auxiliary Control Register Definitions */
3683:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_DISCRITAXIRUW_Pos   (ICB_ACTLR_DISCRITAXIRUW_Pos)
3684:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_DISCRITAXIRUW_Msk   (ICB_ACTLR_DISCRITAXIRUW_Msk)
3685:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3686:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_DISDI_Pos           (ICB_ACTLR_DISDI_Pos)
3687:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_DISDI_Msk           (ICB_ACTLR_DISDI_Msk)
3688:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3689:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_DISCRITAXIRUR_Pos   (ICB_ACTLR_DISCRITAXIRUR_Pos)
3690:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_DISCRITAXIRUR_Msk   (ICB_ACTLR_DISCRITAXIRUR_Msk)
3691:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3692:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_EVENTBUSEN_Pos      (ICB_ACTLR_EVENTBUSEN_Pos)
3693:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_EVENTBUSEN_Msk      (ICB_ACTLR_EVENTBUSEN_Msk)
3694:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3695:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_EVENTBUSEN_S_Pos    (ICB_ACTLR_EVENTBUSEN_S_Pos)
3696:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_EVENTBUSEN_S_Msk    (ICB_ACTLR_EVENTBUSEN_S_Msk)
3697:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3698:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_DISITMATBFLUSH_Pos  (ICB_ACTLR_DISITMATBFLUSH_Pos)
3699:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_DISITMATBFLUSH_Msk  (ICB_ACTLR_DISITMATBFLUSH_Msk)
3700:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3701:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_DISNWAMODE_Pos      (ICB_ACTLR_DISNWAMODE_Pos)
3702:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_DISNWAMODE_Msk      (ICB_ACTLR_DISNWAMODE_Msk)
3703:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3704:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_FPEXCODIS_Pos       (ICB_ACTLR_FPEXCODIS_Pos)
3705:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_FPEXCODIS_Msk       (ICB_ACTLR_FPEXCODIS_Msk)
3706:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3707:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_DISOLAP_Pos         (ICB_ACTLR_DISOLAP_Pos)
3708:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_DISOLAP_Msk         (ICB_ACTLR_DISOLAP_Msk)
3709:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3710:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_DISOLAPS_Pos        (ICB_ACTLR_DISOLAPS_Pos)
3711:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_DISOLAPS_Msk        (ICB_ACTLR_DISOLAPS_Msk)
3712:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3713:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_DISLOBR_Pos         (ICB_ACTLR_DISLOBR_Pos)
3714:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_DISLOBR_Msk         (ICB_ACTLR_DISLOBR_Msk)
3715:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3716:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_DISLO_Pos           (ICB_ACTLR_DISLO_Pos)
3717:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_DISLO_Msk           (ICB_ACTLR_DISLO_Msk)
3718:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3719:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_DISLOLEP_Pos        (ICB_ACTLR_DISLOLEP_Pos)
3720:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_DISLOLEP_Msk        (ICB_ACTLR_DISLOLEP_Msk)
3721:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3722:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_DISFOLD_Pos         (ICB_ACTLR_DISFOLD_Pos)
3723:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_DISFOLD_Msk         (ICB_ACTLR_DISFOLD_Msk)
3724:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3725:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* Interrupt Controller Type Register Definitions */
3726:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos      (ICB_ICTR_INTLINESNUM_Pos)
3727:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk      (ICB_ICTR_INTLINESNUM_Msk)
3728:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3729:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB                           (ICB)
3730:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_NS                        (ICB_NS)
ARM GAS  /tmp/ccaUtRHH.s 			page 67


3731:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3732:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@} */
3733:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3734:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3735:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*******************************************************************************
3736:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  *                Hardware Abstraction Layer
3737:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   Core Function Interface contains:
3738:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   - Core NVIC Functions
3739:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   - Core SysTick Functions
3740:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   - Core Debug Functions
3741:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   - Core Register Access Functions
3742:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  ******************************************************************************/
3743:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3744:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
3745:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** */
3746:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3747:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3748:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3749:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* ##########################   NVIC functions  #################################### */
3750:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3751:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_Core_FunctionInterface
3752:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
3753:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
3754:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
3755:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
3756:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3757:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #ifdef CMSIS_NVIC_VIRTUAL
3758:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
3759:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
3760:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
3761:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
3762:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #else
3763:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
3764:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
3765:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
3766:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
3767:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
3768:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
3769:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
3770:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
3771:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_GetActive              __NVIC_GetActive
3772:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
3773:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
3774:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
3775:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif /* CMSIS_NVIC_VIRTUAL */
3776:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3777:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #ifdef CMSIS_VECTAB_VIRTUAL
3778:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
3779:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
3780:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
3781:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
3782:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #else
3783:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_SetVector              __NVIC_SetVector
3784:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_GetVector              __NVIC_GetVector
3785:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
3786:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3787:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define NVIC_USER_IRQ_OFFSET          16
ARM GAS  /tmp/ccaUtRHH.s 			page 68


3788:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3789:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3790:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* Special LR values for Secure/Non-Secure call handling and exception handling                    
3791:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3792:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* Function Return Payload (from ARMv8-M Architecture Reference Manual) LR value on entry from Secu
3793:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FNC_RETURN                 (0xFEFFFFFFUL)     /* bit [0] ignored when processing a branch  
3794:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3795:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* The following EXC_RETURN mask values are used to evaluate the LR on exception entry */
3796:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EXC_RETURN_PREFIX          (0xFF000000UL)     /* bits [31:24] set to indicate an EXC_RETURN
3797:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EXC_RETURN_S               (0x00000040UL)     /* bit [6] stack used to push registers: 0=No
3798:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EXC_RETURN_DCRS            (0x00000020UL)     /* bit [5] stacking rules for called register
3799:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EXC_RETURN_FTYPE           (0x00000010UL)     /* bit [4] allocate stack for floating-point 
3800:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EXC_RETURN_MODE            (0x00000008UL)     /* bit [3] processor mode for return: 0=Handl
3801:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EXC_RETURN_SPSEL           (0x00000004UL)     /* bit [2] stack pointer used to restore cont
3802:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EXC_RETURN_ES              (0x00000001UL)     /* bit [0] security state exception was taken
3803:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3804:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* Integrity Signature (from ARMv8-M Architecture Reference Manual) for exception context stacking 
3805:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)  /* Value for processors with floating-point e
3806:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EXC_INTEGRITY_SIGNATURE     (0xFEFA125AUL)     /* bit [0] SFTC must match LR bit[4] EXC_RET
3807:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #else
3808:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EXC_INTEGRITY_SIGNATURE     (0xFEFA125BUL)     /* Value for processors without floating-poi
3809:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif
3810:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3811:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3812:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3813:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief   Set Priority Grouping
3814:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \details Sets the priority grouping field using the required unlock sequence.
3815:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
3816:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****            Only values from 0..7 are used.
3817:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****            In case of a conflict between priority grouping and available
3818:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
3819:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param [in]      PriorityGroup  Priority grouping field.
3820:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
3821:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
3822:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
3823:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   uint32_t reg_value;
3824:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
3825:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3826:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
3827:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
3828:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   reg_value  =  (reg_value                                   |
3829:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
3830:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
3831:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   SCB->AIRCR =  reg_value;
3832:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** }
3833:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3834:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3835:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3836:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief   Get Priority Grouping
3837:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
3838:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
3839:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
3840:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
3841:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
3842:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
3843:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** }
3844:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  /tmp/ccaUtRHH.s 			page 69


3845:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3846:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3847:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief   Enable Interrupt
3848:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
3849:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param [in]      IRQn  Device specific interrupt number.
3850:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \note    IRQn must not be negative.
3851:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
3852:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
3853:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
  34              		.loc 2 3853 1
  35              		.cfi_startproc
  36              		@ args = 0, pretend = 0, frame = 8
  37              		@ frame_needed = 1, uses_anonymous_args = 0
  38              		@ link register save eliminated.
  39 0000 80B4     		push	{r7}
  40              		.cfi_def_cfa_offset 4
  41              		.cfi_offset 7, -4
  42 0002 83B0     		sub	sp, sp, #12
  43              		.cfi_def_cfa_offset 16
  44 0004 00AF     		add	r7, sp, #0
  45              		.cfi_def_cfa_register 7
  46 0006 0346     		mov	r3, r0
  47 0008 FB80     		strh	r3, [r7, #6]	@ movhi
3854:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   if ((int32_t)(IRQn) >= 0)
  48              		.loc 2 3854 6
  49 000a B7F90630 		ldrsh	r3, [r7, #6]
  50 000e 002B     		cmp	r3, #0
  51 0010 0BDB     		blt	.L3
3855:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
3856:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __COMPILER_BARRIER();
  52              		.loc 2 3856 5
3857:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  53              		.loc 2 3857 81
  54 0012 FB88     		ldrh	r3, [r7, #6]
  55 0014 03F01F02 		and	r2, r3, #31
  56              		.loc 2 3857 9
  57 0018 0749     		ldr	r1, .L4
  58              		.loc 2 3857 18
  59 001a B7F90630 		ldrsh	r3, [r7, #6]
  60              		.loc 2 3857 34
  61 001e 5B09     		lsrs	r3, r3, #5
  62              		.loc 2 3857 45
  63 0020 0120     		movs	r0, #1
  64 0022 00FA02F2 		lsl	r2, r0, r2
  65              		.loc 2 3857 43
  66 0026 41F82320 		str	r2, [r1, r3, lsl #2]
3858:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __COMPILER_BARRIER();
  67              		.loc 2 3858 5
  68              	.L3:
3859:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
3860:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** }
  69              		.loc 2 3860 1
  70 002a 00BF     		nop
  71 002c 0C37     		adds	r7, r7, #12
  72              		.cfi_def_cfa_offset 4
  73 002e BD46     		mov	sp, r7
  74              		.cfi_def_cfa_register 13
ARM GAS  /tmp/ccaUtRHH.s 			page 70


  75              		@ sp needed
  76 0030 5DF8047B 		ldr	r7, [sp], #4
  77              		.cfi_restore 7
  78              		.cfi_def_cfa_offset 0
  79 0034 7047     		bx	lr
  80              	.L5:
  81 0036 00BF     		.align	2
  82              	.L4:
  83 0038 00E100E0 		.word	-536813312
  84              		.cfi_endproc
  85              	.LFE2656:
  87              		.section	.text.__NVIC_DisableIRQ,"ax",%progbits
  88              		.align	1
  89              		.syntax unified
  90              		.thumb
  91              		.thumb_func
  93              	__NVIC_DisableIRQ:
  94              	.LFB2658:
3861:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3862:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3863:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3864:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief   Get Interrupt Enable status
3865:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
3866:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param [in]      IRQn  Device specific interrupt number.
3867:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \return             0  Interrupt is not enabled.
3868:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \return             1  Interrupt is enabled.
3869:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \note    IRQn must not be negative.
3870:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
3871:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
3872:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
3873:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   if ((int32_t)(IRQn) >= 0)
3874:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
3875:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
3876:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
3877:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   else
3878:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
3879:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     return(0U);
3880:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
3881:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** }
3882:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3883:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3884:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3885:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief   Disable Interrupt
3886:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
3887:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param [in]      IRQn  Device specific interrupt number.
3888:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \note    IRQn must not be negative.
3889:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
3890:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
3891:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
  95              		.loc 2 3891 1
  96              		.cfi_startproc
  97              		@ args = 0, pretend = 0, frame = 8
  98              		@ frame_needed = 1, uses_anonymous_args = 0
  99              		@ link register save eliminated.
 100 0000 80B4     		push	{r7}
 101              		.cfi_def_cfa_offset 4
 102              		.cfi_offset 7, -4
ARM GAS  /tmp/ccaUtRHH.s 			page 71


 103 0002 83B0     		sub	sp, sp, #12
 104              		.cfi_def_cfa_offset 16
 105 0004 00AF     		add	r7, sp, #0
 106              		.cfi_def_cfa_register 7
 107 0006 0346     		mov	r3, r0
 108 0008 FB80     		strh	r3, [r7, #6]	@ movhi
3892:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   if ((int32_t)(IRQn) >= 0)
 109              		.loc 2 3892 6
 110 000a B7F90630 		ldrsh	r3, [r7, #6]
 111 000e 002B     		cmp	r3, #0
 112 0010 12DB     		blt	.L8
3893:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
3894:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 113              		.loc 2 3894 81
 114 0012 FB88     		ldrh	r3, [r7, #6]
 115 0014 03F01F02 		and	r2, r3, #31
 116              		.loc 2 3894 9
 117 0018 0A49     		ldr	r1, .L9
 118              		.loc 2 3894 18
 119 001a B7F90630 		ldrsh	r3, [r7, #6]
 120              		.loc 2 3894 34
 121 001e 5B09     		lsrs	r3, r3, #5
 122              		.loc 2 3894 45
 123 0020 0120     		movs	r0, #1
 124 0022 00FA02F2 		lsl	r2, r0, r2
 125              		.loc 2 3894 43
 126 0026 2033     		adds	r3, r3, #32
 127 0028 41F82320 		str	r2, [r1, r3, lsl #2]
 128              	.LBB64:
 129              	.LBB65:
 130              		.file 3 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h"
   1:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.4.1
   5:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     27. May 2021
   6:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2021 Arm Limited. All rights reserved.
   9:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
ARM GAS  /tmp/ccaUtRHH.s 			page 72


  27:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE
  50:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  52:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
ARM GAS  /tmp/ccaUtRHH.s 			page 73


  84:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 130:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccaUtRHH.s 			page 74


 141:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 146:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 157:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 163:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 166:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute__((used, section(".vectors")))
 183:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
 186:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_SEAL
 187:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_SEAL              __StackSeal
 188:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 189:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 190:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_SIZE
 191:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_SIZE      8U
 192:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 193:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 194:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_VALUE
 195:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_VALUE     0xFEF5EDA5FEF5EDA5ULL
 196:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 197:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccaUtRHH.s 			page 75


 198:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 199:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_STACKSEAL_S (uint32_t* stackTop) {
 200:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   *((uint64_t *)stackTop) = __TZ_STACK_SEAL_VALUE;
 201:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 202:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 203:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 204:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 205:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 206:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 207:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 208:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 209:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** */
 210:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 211:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 212:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 213:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 214:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 215:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 216:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 217:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 218:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 219:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 220:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 221:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 222:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 223:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 224:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 225:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 226:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 227:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 228:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 229:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 230:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 231:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 232:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 233:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 234:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi":::"memory")
 235:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 236:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 237:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 238:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 239:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 240:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 241:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 242:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe":::"memory")
 243:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 244:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 245:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 246:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 247:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 248:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 249:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 250:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 251:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 252:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 253:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 254:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
ARM GAS  /tmp/ccaUtRHH.s 			page 76


 255:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 256:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 257:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 258:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 259:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 260:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 261:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 262:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 263:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 264:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 265:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 266:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 267:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 268:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 269:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 270:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 271:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 131              		.loc 3 271 3
 132              		.syntax unified
 133              	@ 271 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 134 002c BFF34F8F 		dsb 0xF
 135              	@ 0 "" 2
 272:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 136              		.loc 3 272 1
 137              		.thumb
 138              		.syntax unified
 139 0030 00BF     		nop
 140              	.LBE65:
 141              	.LBE64:
 142              	.LBB66:
 143              	.LBB67:
 260:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 144              		.loc 3 260 3
 145              		.syntax unified
 146              	@ 260 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 147 0032 BFF36F8F 		isb 0xF
 148              	@ 0 "" 2
 261:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 149              		.loc 3 261 1
 150              		.thumb
 151              		.syntax unified
 152 0036 00BF     		nop
 153              	.L8:
 154              	.LBE67:
 155              	.LBE66:
3895:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __DSB();
3896:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __ISB();
3897:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
3898:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** }
 156              		.loc 2 3898 1
 157 0038 00BF     		nop
 158 003a 0C37     		adds	r7, r7, #12
 159              		.cfi_def_cfa_offset 4
 160 003c BD46     		mov	sp, r7
 161              		.cfi_def_cfa_register 13
 162              		@ sp needed
 163 003e 5DF8047B 		ldr	r7, [sp], #4
ARM GAS  /tmp/ccaUtRHH.s 			page 77


 164              		.cfi_restore 7
 165              		.cfi_def_cfa_offset 0
 166 0042 7047     		bx	lr
 167              	.L10:
 168              		.align	2
 169              	.L9:
 170 0044 00E100E0 		.word	-536813312
 171              		.cfi_endproc
 172              	.LFE2658:
 174              		.section	.text.__NVIC_SetPriority,"ax",%progbits
 175              		.align	1
 176              		.syntax unified
 177              		.thumb
 178              		.thumb_func
 180              	__NVIC_SetPriority:
 181              	.LFB2666:
3899:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3900:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3901:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3902:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief   Get Pending Interrupt
3903:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
3904:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param [in]      IRQn  Device specific interrupt number.
3905:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \return             0  Interrupt status is not pending.
3906:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \return             1  Interrupt status is pending.
3907:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \note    IRQn must not be negative.
3908:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
3909:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
3910:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
3911:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   if ((int32_t)(IRQn) >= 0)
3912:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
3913:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
3914:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
3915:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   else
3916:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
3917:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     return(0U);
3918:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
3919:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** }
3920:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3921:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3922:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3923:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief   Set Pending Interrupt
3924:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
3925:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param [in]      IRQn  Device specific interrupt number.
3926:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \note    IRQn must not be negative.
3927:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
3928:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
3929:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
3930:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   if ((int32_t)(IRQn) >= 0)
3931:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
3932:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
3933:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
3934:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** }
3935:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3936:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3937:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3938:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief   Clear Pending Interrupt
3939:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
ARM GAS  /tmp/ccaUtRHH.s 			page 78


3940:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param [in]      IRQn  Device specific interrupt number.
3941:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \note    IRQn must not be negative.
3942:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
3943:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
3944:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
3945:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   if ((int32_t)(IRQn) >= 0)
3946:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
3947:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
3948:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
3949:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** }
3950:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3951:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3952:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3953:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief   Get Active Interrupt
3954:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \details Reads the active register in the NVIC and returns the active bit for the device specific
3955:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param [in]      IRQn  Device specific interrupt number.
3956:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \return             0  Interrupt status is not active.
3957:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \return             1  Interrupt status is active.
3958:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \note    IRQn must not be negative.
3959:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
3960:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
3961:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
3962:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   if ((int32_t)(IRQn) >= 0)
3963:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
3964:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
3965:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
3966:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   else
3967:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
3968:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     return(0U);
3969:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
3970:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** }
3971:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3972:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3973:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
3974:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3975:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief   Get Interrupt Target State
3976:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \details Reads the interrupt target field in the NVIC and returns the interrupt target bit for th
3977:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param [in]      IRQn  Device specific interrupt number.
3978:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \return             0  if interrupt is assigned to Secure
3979:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \return             1  if interrupt is assigned to Non Secure
3980:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \note    IRQn must not be negative.
3981:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
3982:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE uint32_t NVIC_GetTargetState(IRQn_Type IRQn)
3983:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
3984:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   if ((int32_t)(IRQn) >= 0)
3985:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
3986:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
3987:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
3988:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   else
3989:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
3990:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     return(0U);
3991:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
3992:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** }
3993:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3994:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3995:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3996:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief   Set Interrupt Target State
ARM GAS  /tmp/ccaUtRHH.s 			page 79


3997:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \details Sets the interrupt target field in the NVIC and returns the interrupt target bit for the
3998:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param [in]      IRQn  Device specific interrupt number.
3999:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \return             0  if interrupt is assigned to Secure
4000:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****                       1  if interrupt is assigned to Non Secure
4001:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \note    IRQn must not be negative.
4002:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
4003:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE uint32_t NVIC_SetTargetState(IRQn_Type IRQn)
4004:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
4005:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   if ((int32_t)(IRQn) >= 0)
4006:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
4007:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] |=  ((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)));
4008:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
4009:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
4010:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   else
4011:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
4012:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     return(0U);
4013:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
4014:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** }
4015:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4016:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4017:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
4018:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief   Clear Interrupt Target State
4019:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \details Clears the interrupt target field in the NVIC and returns the interrupt target bit for t
4020:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param [in]      IRQn  Device specific interrupt number.
4021:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \return             0  if interrupt is assigned to Secure
4022:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****                       1  if interrupt is assigned to Non Secure
4023:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \note    IRQn must not be negative.
4024:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
4025:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE uint32_t NVIC_ClearTargetState(IRQn_Type IRQn)
4026:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
4027:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   if ((int32_t)(IRQn) >= 0)
4028:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
4029:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] &= ~((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)));
4030:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
4031:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
4032:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   else
4033:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
4034:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     return(0U);
4035:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
4036:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** }
4037:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
4038:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4039:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4040:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
4041:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief   Set Interrupt Priority
4042:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
4043:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****            The interrupt number can be positive to specify a device specific interrupt,
4044:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****            or negative to specify a processor exception.
4045:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param [in]      IRQn  Interrupt number.
4046:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param [in]  priority  Priority to set.
4047:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \note    The priority cannot be set for every processor exception.
4048:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
4049:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
4050:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
 182              		.loc 2 4050 1
 183              		.cfi_startproc
 184              		@ args = 0, pretend = 0, frame = 8
ARM GAS  /tmp/ccaUtRHH.s 			page 80


 185              		@ frame_needed = 1, uses_anonymous_args = 0
 186              		@ link register save eliminated.
 187 0000 80B4     		push	{r7}
 188              		.cfi_def_cfa_offset 4
 189              		.cfi_offset 7, -4
 190 0002 83B0     		sub	sp, sp, #12
 191              		.cfi_def_cfa_offset 16
 192 0004 00AF     		add	r7, sp, #0
 193              		.cfi_def_cfa_register 7
 194 0006 0346     		mov	r3, r0
 195 0008 3960     		str	r1, [r7]
 196 000a FB80     		strh	r3, [r7, #6]	@ movhi
4051:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   if ((int32_t)(IRQn) >= 0)
 197              		.loc 2 4051 6
 198 000c B7F90630 		ldrsh	r3, [r7, #6]
 199 0010 002B     		cmp	r3, #0
 200 0012 0ADB     		blt	.L12
4052:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
4053:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (
 201              		.loc 2 4053 49
 202 0014 3B68     		ldr	r3, [r7]
 203 0016 DAB2     		uxtb	r2, r3
 204              		.loc 2 4053 9
 205 0018 0C49     		ldr	r1, .L15
 206              		.loc 2 4053 16
 207 001a B7F90630 		ldrsh	r3, [r7, #6]
 208              		.loc 2 4053 49
 209 001e 1201     		lsls	r2, r2, #4
 210 0020 D2B2     		uxtb	r2, r2
 211              		.loc 2 4053 47
 212 0022 0B44     		add	r3, r3, r1
 213 0024 83F80023 		strb	r2, [r3, #768]
4054:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
4055:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   else
4056:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
4057:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (
4058:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
4059:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** }
 214              		.loc 2 4059 1
 215 0028 0AE0     		b	.L14
 216              	.L12:
4057:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
 217              		.loc 2 4057 49
 218 002a 3B68     		ldr	r3, [r7]
 219 002c DAB2     		uxtb	r2, r3
4057:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
 220              		.loc 2 4057 8
 221 002e 0849     		ldr	r1, .L15+4
4057:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
 222              		.loc 2 4057 33
 223 0030 FB88     		ldrh	r3, [r7, #6]
 224 0032 03F00F03 		and	r3, r3, #15
4057:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
 225              		.loc 2 4057 41
 226 0036 043B     		subs	r3, r3, #4
4057:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
 227              		.loc 2 4057 49
ARM GAS  /tmp/ccaUtRHH.s 			page 81


 228 0038 1201     		lsls	r2, r2, #4
 229 003a D2B2     		uxtb	r2, r2
4057:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
 230              		.loc 2 4057 47
 231 003c 0B44     		add	r3, r3, r1
 232 003e 1A76     		strb	r2, [r3, #24]
 233              	.L14:
 234              		.loc 2 4059 1
 235 0040 00BF     		nop
 236 0042 0C37     		adds	r7, r7, #12
 237              		.cfi_def_cfa_offset 4
 238 0044 BD46     		mov	sp, r7
 239              		.cfi_def_cfa_register 13
 240              		@ sp needed
 241 0046 5DF8047B 		ldr	r7, [sp], #4
 242              		.cfi_restore 7
 243              		.cfi_def_cfa_offset 0
 244 004a 7047     		bx	lr
 245              	.L16:
 246              		.align	2
 247              	.L15:
 248 004c 00E100E0 		.word	-536813312
 249 0050 00ED00E0 		.word	-536810240
 250              		.cfi_endproc
 251              	.LFE2666:
 253              		.section	.text.LL_BUS_EnableClockLowPower,"ax",%progbits
 254              		.align	1
 255              		.syntax unified
 256              		.thumb
 257              		.thumb_func
 259              	LL_BUS_EnableClockLowPower:
 260              	.LFB2745:
 261              		.file 4 "STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h"
   1:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
   2:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   ******************************************************************************
   3:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @file    stm32n6xx_ll_bus.h
   4:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @author  MCD Application Team
   5:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief   Header file of BUS LL module.
   6:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   ******************************************************************************
   7:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @attention
   8:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *
   9:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * Copyright (c) 2023 STMicroelectronics.
  10:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * All rights reserved.
  11:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *
  12:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * This software is licensed under terms that can be found in the LICENSE file
  13:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * in the root directory of this software component.
  14:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *
  16:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   ******************************************************************************
  17:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   @verbatim
  18:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****                       ##### RCC Limitations #####
  19:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   ==============================================================================
  20:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****     [..]
  21:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****       A delay between an RCC peripheral clock enable and the effective peripheral
  22:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****       enabling should be taken into account in order to manage the peripheral read/write
  23:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****       from/to registers.
  24:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****       (+) This delay depends on the peripheral mapping.
ARM GAS  /tmp/ccaUtRHH.s 			page 82


  25:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****         (++) AHB & APB peripherals, 1 dummy read is necessary
  26:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
  27:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****     [..]
  28:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****       Workarounds:
  29:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****       (#) For AHB & APB peripherals, a dummy read to the peripheral register has been
  30:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****           inserted in each LL_{BUS}_GRP{x}_EnableClock() function.
  31:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
  32:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   @endverbatim
  33:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   ******************************************************************************
  34:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
  35:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
  36:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  37:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #ifndef STM32N6xx_LL_BUS_H
  38:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define STM32N6xx_LL_BUS_H
  39:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
  40:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #ifdef __cplusplus
  41:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** extern "C" {
  42:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #endif
  43:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
  44:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /* Includes ------------------------------------------------------------------*/
  45:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #include "stm32n6xx.h"
  46:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
  47:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /** @addtogroup STM32N6xx_LL_Driver
  48:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @{
  49:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
  50:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #if defined(RCC)
  51:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
  52:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /** @defgroup BUS_LL BUS
  53:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @{
  54:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
  55:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
  56:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /* Private variables ---------------------------------------------------------*/
  57:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
  58:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /* Private constants ---------------------------------------------------------*/
  59:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
  60:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /* Private macros ------------------------------------------------------------*/
  61:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
  62:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /* Exported types ------------------------------------------------------------*/
  63:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
  64:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /* Exported constants --------------------------------------------------------*/
  65:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /** @defgroup BUS_LL_Exported_Constants BUS Exported Constants
  66:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @{
  67:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
  68:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
  69:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /** @defgroup BUS_LL_EC_AXI  AXI
  70:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @{
  71:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
  72:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_ACLKN                           RCC_BUSENR_ACLKNEN
  73:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_ACLKNC                          RCC_BUSENR_ACLKNCEN
  74:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHBM                            RCC_BUSENR_AHBMEN
  75:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB1                            RCC_BUSENR_AHB1EN
  76:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB2                            RCC_BUSENR_AHB2EN
  77:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB3                            RCC_BUSENR_AHB3EN
  78:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB4                            RCC_BUSENR_AHB4EN
  79:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB5                            RCC_BUSENR_AHB5EN
  80:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB1                            RCC_BUSENR_APB1EN
  81:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB2                            RCC_BUSENR_APB2EN
ARM GAS  /tmp/ccaUtRHH.s 			page 83


  82:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB3                            RCC_BUSENR_APB3EN
  83:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB4                            RCC_BUSENR_APB4EN
  84:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB5                            RCC_BUSENR_APB5EN
  85:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
  86:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @}
  87:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
  88:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
  89:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /** @defgroup BUS_LL_EC_MEM  MEM
  90:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @{
  91:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
  92:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_MEM_AXISRAM1                    RCC_MEMENR_AXISRAM1EN
  93:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_MEM_AXISRAM2                    RCC_MEMENR_AXISRAM2EN
  94:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_MEM_AXISRAM3                    RCC_MEMENR_AXISRAM3EN
  95:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_MEM_AXISRAM4                    RCC_MEMENR_AXISRAM4EN
  96:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_MEM_AXISRAM5                    RCC_MEMENR_AXISRAM5EN
  97:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_MEM_AXISRAM6                    RCC_MEMENR_AXISRAM6EN
  98:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_MEM_AHBSRAM1                    RCC_MEMENR_AHBSRAM1EN
  99:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_MEM_AHBSRAM2                    RCC_MEMENR_AHBSRAM2EN
 100:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_MEM_BKPSRAM                     RCC_MEMENR_BKPSRAMEN
 101:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_MEM_FLEXRAM                     RCC_MEMENR_FLEXRAMEN
 102:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_MEM_CACHEAXIRAM                 RCC_MEMENR_CACHEAXIRAMEN
 103:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_MEM_VENCRAM                     RCC_MEMENR_VENCRAMEN
 104:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_MEM_BOOTROM                     RCC_MEMENR_BOOTROMEN
 105:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
 106:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @}
 107:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
 108:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
 109:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /** @defgroup BUS_LL_EC_AHB1_GRP1_PERIPH  AHB1 GRP1 PERIPH
 110:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @{
 111:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
 112:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_ADC12          RCC_AHB1ENR_ADC12EN
 113:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_GPDMA1         RCC_AHB1ENR_GPDMA1EN
 114:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_ALL            (LL_AHB1_GRP1_PERIPH_ADC12 | LL_AHB1_GRP1_PERIPH_GPDMA1)
 115:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
 116:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @}
 117:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
 118:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
 119:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /** @defgroup BUS_LL_EC_AHB2_GRP1_PERIPH  AHB2 GRP1 PERIPH
 120:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @{
 121:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
 122:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_ADF1           RCC_AHB2ENR_ADF1EN
 123:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_MDF1           RCC_AHB2ENR_MDF1EN
 124:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_RAMCFG         RCC_AHB2ENR_RAMCFGEN
 125:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_ALL            (LL_AHB2_GRP1_PERIPH_ADF1 | LL_AHB2_GRP1_PERIPH_MDF1 | \
 126:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****                                             LL_AHB2_GRP1_PERIPH_RAMCFG)
 127:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
 128:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @}
 129:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
 130:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
 131:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /** @defgroup BUS_LL_EC_AHB3_GRP1_PERIPH  AHB3 GRP1 PERIPH
 132:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @{
 133:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
 134:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #if defined(CRYP)
 135:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_CRYP           RCC_AHB3ENR_CRYPEN
 136:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #else
 137:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_CRYP
 138:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #endif /* CRYP */
ARM GAS  /tmp/ccaUtRHH.s 			page 84


 139:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_HASH           RCC_AHB3ENR_HASHEN
 140:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_IAC            RCC_AHB3ENR_IACEN
 141:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #if defined(PKA)
 142:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_PKA            RCC_AHB3ENR_PKAEN
 143:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #else
 144:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_PKA
 145:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #endif /* PKA */
 146:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_RIFSC          RCC_AHB3ENR_RIFSCEN
 147:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_RISAF          RCC_AHB3ENR_RISAFEN
 148:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_RNG            RCC_AHB3ENR_RNGEN
 149:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #if defined(SAES)
 150:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_SAES           RCC_AHB3ENR_SAESEN
 151:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #else
 152:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_SAES
 153:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #endif /* SAES */
 154:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_ALL            (LL_AHB3_GRP1_PERIPH_CRYP  | LL_AHB3_GRP1_PERIPH_HASH  |
 155:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****                                             LL_AHB3_GRP1_PERIPH_IAC   | LL_AHB3_GRP1_PERIPH_PKA   |
 156:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****                                             LL_AHB3_GRP1_PERIPH_RIFSC | LL_AHB3_GRP1_PERIPH_RISAF |
 157:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****                                             LL_AHB3_GRP1_PERIPH_RNG   | LL_AHB3_GRP1_PERIPH_SAES)
 158:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
 159:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @}
 160:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
 161:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
 162:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /** @defgroup BUS_LL_EC_AHB4_GRP1_PERIPH  AHB4 GRP1 PERIPH
 163:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @{
 164:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
 165:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB4_GRP1_PERIPH_CRC            RCC_AHB4ENR_CRCEN
 166:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB4_GRP1_PERIPH_GPIOA          RCC_AHB4ENR_GPIOAEN
 167:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB4_GRP1_PERIPH_GPIOB          RCC_AHB4ENR_GPIOBEN
 168:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB4_GRP1_PERIPH_GPIOC          RCC_AHB4ENR_GPIOCEN
 169:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB4_GRP1_PERIPH_GPIOD          RCC_AHB4ENR_GPIODEN
 170:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB4_GRP1_PERIPH_GPIOE          RCC_AHB4ENR_GPIOEEN
 171:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB4_GRP1_PERIPH_GPIOF          RCC_AHB4ENR_GPIOFEN
 172:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB4_GRP1_PERIPH_GPIOG          RCC_AHB4ENR_GPIOGEN
 173:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB4_GRP1_PERIPH_GPIOH          RCC_AHB4ENR_GPIOHEN
 174:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB4_GRP1_PERIPH_GPION          RCC_AHB4ENR_GPIONEN
 175:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB4_GRP1_PERIPH_GPIOO          RCC_AHB4ENR_GPIOOEN
 176:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB4_GRP1_PERIPH_GPIOP          RCC_AHB4ENR_GPIOPEN
 177:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB4_GRP1_PERIPH_GPIOQ          RCC_AHB4ENR_GPIOQEN
 178:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB4_GRP1_PERIPH_PWR            RCC_AHB4ENR_PWREN
 179:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB4_GRP1_PERIPH_ALL            (LL_AHB4_GRP1_PERIPH_CRC   | LL_AHB4_GRP1_PERIPH_GPIOA |
 180:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****                                             LL_AHB4_GRP1_PERIPH_GPIOB | LL_AHB4_GRP1_PERIPH_GPIOC |
 181:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****                                             LL_AHB4_GRP1_PERIPH_GPIOD | LL_AHB4_GRP1_PERIPH_GPIOE |
 182:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****                                             LL_AHB4_GRP1_PERIPH_GPIOF | LL_AHB4_GRP1_PERIPH_GPIOG |
 183:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****                                             LL_AHB4_GRP1_PERIPH_GPIOH | LL_AHB4_GRP1_PERIPH_GPION |
 184:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****                                             LL_AHB4_GRP1_PERIPH_GPIOO | LL_AHB4_GRP1_PERIPH_GPIOP |
 185:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****                                             LL_AHB4_GRP1_PERIPH_GPIOQ | LL_AHB4_GRP1_PERIPH_PWR)
 186:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
 187:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @}
 188:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
 189:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
 190:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /** @defgroup BUS_LL_EC_AHB5_GRP1_PERIPH  AHB5 GRP1 PERIPH
 191:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @{
 192:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
 193:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB5_GRP1_PERIPH_DMA2D             RCC_AHB5ENR_DMA2DEN
 194:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB5_GRP1_PERIPH_ETH1              RCC_AHB5ENR_ETH1EN
 195:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB5_GRP1_PERIPH_ETH1MAC           RCC_AHB5ENR_ETH1MACEN
ARM GAS  /tmp/ccaUtRHH.s 			page 85


 196:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB5_GRP1_PERIPH_ETH1TX            RCC_AHB5ENR_ETH1TXEN
 197:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB5_GRP1_PERIPH_ETH1RX            RCC_AHB5ENR_ETH1RXEN
 198:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB5_GRP1_PERIPH_FMC               RCC_AHB5ENR_FMCEN
 199:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB5_GRP1_PERIPH_GFXMMU            RCC_AHB5ENR_GFXMMUEN
 200:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB5_GRP1_PERIPH_GPU2D             RCC_AHB5ENR_GPU2DEN
 201:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB5_GRP1_PERIPH_HPDMA1            RCC_AHB5ENR_HPDMA1EN
 202:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB5_GRP1_PERIPH_XSPI1             RCC_AHB5ENR_XSPI1EN
 203:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB5_GRP1_PERIPH_XSPI2             RCC_AHB5ENR_XSPI2EN
 204:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB5_GRP1_PERIPH_XSPI3             RCC_AHB5ENR_XSPI3EN
 205:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB5_GRP1_PERIPH_XSPIM             RCC_AHB5ENR_XSPIMEN
 206:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB5_GRP1_PERIPH_JPEG              RCC_AHB5ENR_JPEGEN
 207:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB5_GRP1_PERIPH_MCE1              RCC_AHB5ENR_MCE1EN
 208:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB5_GRP1_PERIPH_MCE2              RCC_AHB5ENR_MCE2EN
 209:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB5_GRP1_PERIPH_MCE3              RCC_AHB5ENR_MCE3EN
 210:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB5_GRP1_PERIPH_MCE4              RCC_AHB5ENR_MCE4EN
 211:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB5_GRP1_PERIPH_CACHEAXI          RCC_AHB5ENR_CACHEAXIEN
 212:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB5_GRP1_PERIPH_NPU               RCC_AHB5ENR_NPUEN
 213:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB5_GRP1_PERIPH_OTG1              RCC_AHB5ENR_OTG1EN
 214:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB5_GRP1_PERIPH_OTG2              RCC_AHB5ENR_OTG2EN
 215:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB5_GRP1_PERIPH_OTGPHY1           RCC_AHB5ENR_OTGPHY1EN
 216:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB5_GRP1_PERIPH_OTGPHY2           RCC_AHB5ENR_OTGPHY2EN
 217:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB5_GRP1_PERIPH_OTG1PHYCTL        RCC_AHB5RSTR_OTG1PHYCTLRST
 218:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB5_GRP1_PERIPH_OTG2PHYCTL        RCC_AHB5RSTR_OTG2PHYCTLRST
 219:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB5_GRP1_PERIPH_PSSI              RCC_AHB5ENR_PSSIEN
 220:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB5_GRP1_PERIPH_SDMMC1            RCC_AHB5ENR_SDMMC1EN
 221:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB5_GRP1_PERIPH_SDMMC2            RCC_AHB5ENR_SDMMC2EN
 222:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_AHB5_GRP1_PERIPH_ALL            (LL_AHB5_GRP1_PERIPH_DMA2D    | LL_AHB5_GRP1_PERIPH_ETH1
 223:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****                                             LL_AHB5_GRP1_PERIPH_ETH1MAC  | LL_AHB5_GRP1_PERIPH_ETH1
 224:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****                                             LL_AHB5_GRP1_PERIPH_ETH1RX   | LL_AHB5_GRP1_PERIPH_FMC 
 225:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****                                             LL_AHB5_GRP1_PERIPH_GFXMMU   | LL_AHB5_GRP1_PERIPH_GPU2
 226:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****                                             LL_AHB5_GRP1_PERIPH_HPDMA1   | LL_AHB5_GRP1_PERIPH_XSPI
 227:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****                                             LL_AHB5_GRP1_PERIPH_XSPI2    | LL_AHB5_GRP1_PERIPH_XSPI
 228:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****                                             LL_AHB5_GRP1_PERIPH_XSPIM    | LL_AHB5_GRP1_PERIPH_JPEG
 229:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****                                             LL_AHB5_GRP1_PERIPH_MCE1     | LL_AHB5_GRP1_PERIPH_MCE2
 230:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****                                             LL_AHB5_GRP1_PERIPH_MCE3     | LL_AHB5_GRP1_PERIPH_MCE4
 231:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****                                             LL_AHB5_GRP1_PERIPH_CACHEAXI | LL_AHB5_GRP1_PERIPH_NPU 
 232:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****                                             LL_AHB5_GRP1_PERIPH_OTG1     | LL_AHB5_GRP1_PERIPH_OTG2
 233:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****                                             LL_AHB5_GRP1_PERIPH_OTGPHY1  | LL_AHB5_GRP1_PERIPH_OTGP
 234:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****                                             LL_AHB5_GRP1_PERIPH_PSSI     | LL_AHB5_GRP1_PERIPH_SDMM
 235:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****                                             LL_AHB5_GRP1_PERIPH_SDMMC2)
 236:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
 237:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @}
 238:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
 239:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
 240:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /** @defgroup BUS_LL_EC_APB1_GRP1_PERIPH  APB1 GRP1 PERIPH
 241:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @{
 242:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
 243:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_I2C1           RCC_APB1ENR1_I2C1EN
 244:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_I2C2           RCC_APB1ENR1_I2C2EN
 245:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_I2C3           RCC_APB1ENR1_I2C3EN
 246:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_I3C1           RCC_APB1ENR1_I3C1EN
 247:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_I3C2           RCC_APB1ENR1_I3C2EN
 248:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_LPTIM1         RCC_APB1ENR1_LPTIM1EN
 249:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_SPDIFRX1       RCC_APB1ENR1_SPDIFRX1EN
 250:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_SPI2           RCC_APB1ENR1_SPI2EN
 251:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_SPI3           RCC_APB1ENR1_SPI3EN
 252:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM2           RCC_APB1ENR1_TIM2EN
ARM GAS  /tmp/ccaUtRHH.s 			page 86


 253:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM3           RCC_APB1ENR1_TIM3EN
 254:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM4           RCC_APB1ENR1_TIM4EN
 255:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM5           RCC_APB1ENR1_TIM5EN
 256:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM6           RCC_APB1ENR1_TIM6EN
 257:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM7           RCC_APB1ENR1_TIM7EN
 258:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM10          RCC_APB1ENR1_TIM10EN
 259:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM11          RCC_APB1ENR1_TIM11EN
 260:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM12          RCC_APB1ENR1_TIM12EN
 261:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM13          RCC_APB1ENR1_TIM13EN
 262:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM14          RCC_APB1ENR1_TIM14EN
 263:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_USART2         RCC_APB1ENR1_USART2EN
 264:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_USART3         RCC_APB1ENR1_USART3EN
 265:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_UART4          RCC_APB1ENR1_UART4EN
 266:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_UART5          RCC_APB1ENR1_UART5EN
 267:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_UART7          RCC_APB1ENR1_UART7EN
 268:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_UART8          RCC_APB1ENR1_UART8EN
 269:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_WWDG           RCC_APB1ENR1_WWDGEN
 270:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_ALL            (LL_APB1_GRP1_PERIPH_I2C1     | LL_APB1_GRP1_PERIPH_I2C2
 271:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****                                             LL_APB1_GRP1_PERIPH_I2C3     | LL_APB1_GRP1_PERIPH_I3C1
 272:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****                                             LL_APB1_GRP1_PERIPH_I3C2     | LL_APB1_GRP1_PERIPH_LPTI
 273:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****                                             LL_APB1_GRP1_PERIPH_SPDIFRX1 | LL_APB1_GRP1_PERIPH_SPI2
 274:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****                                             LL_APB1_GRP1_PERIPH_SPI3     | LL_APB1_GRP1_PERIPH_TIM2
 275:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****                                             LL_APB1_GRP1_PERIPH_TIM3     | LL_APB1_GRP1_PERIPH_TIM4
 276:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****                                             LL_APB1_GRP1_PERIPH_TIM5     | LL_APB1_GRP1_PERIPH_TIM6
 277:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****                                             LL_APB1_GRP1_PERIPH_TIM7     | LL_APB1_GRP1_PERIPH_TIM1
 278:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****                                             LL_APB1_GRP1_PERIPH_TIM11    | LL_APB1_GRP1_PERIPH_TIM1
 279:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****                                             LL_APB1_GRP1_PERIPH_TIM13    | LL_APB1_GRP1_PERIPH_TIM1
 280:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****                                             LL_APB1_GRP1_PERIPH_USART2   | LL_APB1_GRP1_PERIPH_USAR
 281:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****                                             LL_APB1_GRP1_PERIPH_UART4    | LL_APB1_GRP1_PERIPH_UART
 282:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****                                             LL_APB1_GRP1_PERIPH_UART7    | LL_APB1_GRP1_PERIPH_UART
 283:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****                                             LL_APB1_GRP1_PERIPH_WWDG)
 284:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
 285:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @}
 286:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
 287:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
 288:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /** @defgroup BUS_LL_EC_APB1_GRP2_PERIPH  APB1 GRP2 PERIPH
 289:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @{
 290:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
 291:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_FDCAN          RCC_APB1ENR2_FDCANEN
 292:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_MDIOS          RCC_APB1ENR2_MDIOSEN
 293:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_UCPD1          RCC_APB1ENR2_UCPD1EN
 294:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_ALL            (LL_APB1_GRP2_PERIPH_FDCAN | LL_APB1_GRP2_PERIPH_MDIOS |
 295:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****                                             LL_APB1_GRP2_PERIPH_UCPD1)
 296:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
 297:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @}
 298:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
 299:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
 300:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /** @defgroup BUS_LL_EC_APB2_GRP1_PERIPH  APB2 GRP1 PERIPH
 301:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @{
 302:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
 303:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_SAI1           RCC_APB2ENR_SAI1EN
 304:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_SAI2           RCC_APB2ENR_SAI2EN
 305:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_SPI1           RCC_APB2ENR_SPI1EN
 306:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_SPI4           RCC_APB2ENR_SPI4EN
 307:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_SPI5           RCC_APB2ENR_SPI5EN
 308:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM1           RCC_APB2ENR_TIM1EN
 309:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM8           RCC_APB2ENR_TIM8EN
ARM GAS  /tmp/ccaUtRHH.s 			page 87


 310:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM9           RCC_APB2ENR_TIM9EN
 311:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM15          RCC_APB2ENR_TIM15EN
 312:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM16          RCC_APB2ENR_TIM16EN
 313:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM17          RCC_APB2ENR_TIM17EN
 314:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM18          RCC_APB2ENR_TIM18EN
 315:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_USART1         RCC_APB2ENR_USART1EN
 316:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_USART6         RCC_APB2ENR_USART6EN
 317:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_UART9          RCC_APB2ENR_UART9EN
 318:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_USART10        RCC_APB2ENR_USART10EN
 319:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_ALL            (LL_APB2_GRP1_PERIPH_SAI1   | LL_APB2_GRP1_PERIPH_SAI2  
 320:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****                                             LL_APB2_GRP1_PERIPH_SPI1   | LL_APB2_GRP1_PERIPH_SPI4  
 321:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****                                             LL_APB2_GRP1_PERIPH_SPI5   | LL_APB2_GRP1_PERIPH_TIM1  
 322:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****                                             LL_APB2_GRP1_PERIPH_TIM8   | LL_APB2_GRP1_PERIPH_TIM9  
 323:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****                                             LL_APB2_GRP1_PERIPH_TIM15  | LL_APB2_GRP1_PERIPH_TIM16 
 324:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****                                             LL_APB2_GRP1_PERIPH_TIM17  | LL_APB2_GRP1_PERIPH_TIM18 
 325:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****                                             LL_APB2_GRP1_PERIPH_USART1 | LL_APB2_GRP1_PERIPH_USART6
 326:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****                                             LL_APB2_GRP1_PERIPH_UART9  | LL_APB2_GRP1_PERIPH_USART1
 327:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
 328:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @}
 329:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
 330:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
 331:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /** @defgroup BUS_LL_EC_APB4_GRP1_PERIPH  APB4 GRP1 PERIPH
 332:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @{
 333:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
 334:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB4_GRP1_PERIPH_HDP            RCC_APB4ENR1_HDPEN
 335:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB4_GRP1_PERIPH_I2C4           RCC_APB4ENR1_I2C4EN
 336:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB4_GRP1_PERIPH_LPTIM2         RCC_APB4ENR1_LPTIM2EN
 337:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB4_GRP1_PERIPH_LPTIM3         RCC_APB4ENR1_LPTIM3EN
 338:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB4_GRP1_PERIPH_LPTIM4         RCC_APB4ENR1_LPTIM4EN
 339:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB4_GRP1_PERIPH_LPTIM5         RCC_APB4ENR1_LPTIM5EN
 340:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB4_GRP1_PERIPH_LPUART1        RCC_APB4ENR1_LPUART1EN
 341:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB4_GRP1_PERIPH_RTC            RCC_APB4ENR1_RTCEN
 342:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB4_GRP1_PERIPH_RTCAPB         RCC_APB4ENR1_RTCAPBEN
 343:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB4_GRP1_PERIPH_SPI6           RCC_APB4ENR1_SPI6EN
 344:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB4_GRP1_PERIPH_VREFBUF        RCC_APB4ENR1_VREFBUFEN
 345:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB4_GRP1_PERIPH_ALL            (LL_APB4_GRP1_PERIPH_HDP     | LL_APB4_GRP1_PERIPH_I2C4 
 346:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****                                             LL_APB4_GRP1_PERIPH_LPTIM2  | LL_APB4_GRP1_PERIPH_LPTIM
 347:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****                                             LL_APB4_GRP1_PERIPH_LPTIM4  | LL_APB4_GRP1_PERIPH_LPTIM
 348:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****                                             LL_APB4_GRP1_PERIPH_LPUART1 | LL_APB4_GRP1_PERIPH_RTC  
 349:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****                                             LL_APB4_GRP1_PERIPH_RTCAPB  | LL_APB4_GRP1_PERIPH_SPI6 
 350:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****                                             LL_APB4_GRP1_PERIPH_VREFBUF)
 351:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
 352:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @}
 353:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
 354:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
 355:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /** @defgroup BUS_LL_EC_APB4_GRP2_PERIPH  APB4 GRP2 PERIPH
 356:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @{
 357:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
 358:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB4_GRP2_PERIPH_BSEC           RCC_APB4ENR2_BSECEN
 359:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB4_GRP2_PERIPH_DTS            RCC_APB4ENR2_DTSEN
 360:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB4_GRP2_PERIPH_SYSCFG         RCC_APB4ENR2_SYSCFGEN
 361:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB4_GRP2_PERIPH_ALL            (LL_APB4_GRP2_PERIPH_BSEC | LL_APB4_GRP2_PERIPH_DTS | \
 362:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****                                             LL_APB4_GRP2_PERIPH_SYSCFG)
 363:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
 364:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @}
 365:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
 366:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
ARM GAS  /tmp/ccaUtRHH.s 			page 88


 367:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /** @defgroup BUS_LL_EC_APB5_GRP1_PERIPH  APB5 GRP1 PERIPH
 368:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @{
 369:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
 370:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB5_GRP1_PERIPH_CSI            RCC_APB5ENR_CSIEN
 371:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB5_GRP1_PERIPH_DCMIPP         RCC_APB5ENR_DCMIPPEN
 372:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB5_GRP1_PERIPH_GFXTIM         RCC_APB5ENR_GFXTIMEN
 373:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB5_GRP1_PERIPH_LTDC           RCC_APB5ENR_LTDCEN
 374:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #if defined(VENC)
 375:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB5_GRP1_PERIPH_VENC           RCC_APB5ENR_VENCEN
 376:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #else
 377:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB5_GRP1_PERIPH_VENC
 378:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #endif /* VENC */
 379:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_APB5_GRP1_PERIPH_ALL            (LL_APB5_GRP1_PERIPH_CSI    | LL_APB5_GRP1_PERIPH_DCMIPP
 380:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****                                             LL_APB5_GRP1_PERIPH_GFXTIM | LL_APB5_GRP1_PERIPH_LTDC  
 381:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****                                             LL_APB5_GRP1_PERIPH_VENC)
 382:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
 383:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @}
 384:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
 385:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
 386:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /** @defgroup BUS_LL_EC_MISC  MISC
 387:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @{
 388:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
 389:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_DBG                             RCC_MISCENR_DBGEN
 390:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_MCO1                            RCC_MISCENR_MCO1EN
 391:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_MCO2                            RCC_MISCENR_MCO2EN
 392:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_XSPIPHYCOMP                     RCC_MISCENR_XSPIPHYCOMPEN
 393:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_XSPIPHY1                        RCC_MISCRSTR_XSPIPHY1RST
 394:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_XSPIPHY2                        RCC_MISCRSTR_XSPIPHY2RST
 395:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_PER                             RCC_MISCENR_PEREN
 396:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_SDMMC1DLL                       RCC_MISCRSTR_SDMMC1DLLRST
 397:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** #define LL_SDMMC2DLL                       RCC_MISCRSTR_SDMMC2DLLRST
 398:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
 399:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @}
 400:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
 401:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
 402:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
 403:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @}
 404:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
 405:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
 406:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /* Exported macros -----------------------------------------------------------*/
 407:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
 408:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /* Exported functions --------------------------------------------------------*/
 409:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
 410:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /** @defgroup BUS_LL_Exported_Functions BUS Exported Functions
 411:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @{
 412:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
 413:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
 414:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /** @defgroup BUS_LL_EF_BUS BUS
 415:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @{
 416:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
 417:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
 418:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
 419:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Enable AXI bus clock.
 420:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll BUSENSR      ACLKNENS      LL_BUS_EnableClock\n
 421:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSENSR      ACLKNCENS     LL_BUS_EnableClock\n
 422:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSENSR      AHBMENS       LL_BUS_EnableClock\n
 423:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSENSR      AHB1ENS       LL_BUS_EnableClock\n
ARM GAS  /tmp/ccaUtRHH.s 			page 89


 424:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSENSR      AHB2ENS       LL_BUS_EnableClock\n
 425:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSENSR      AHB3ENS       LL_BUS_EnableClock\n
 426:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSENSR      AHB4ENS       LL_BUS_EnableClock\n
 427:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSENSR      AHB5ENS       LL_BUS_EnableClock\n
 428:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSENSR      APB1ENS       LL_BUS_EnableClock\n
 429:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSENSR      APB2ENS       LL_BUS_EnableClock\n
 430:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSENSR      APB3ENS       LL_BUS_EnableClock\n
 431:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSENSR      APB4ENS       LL_BUS_EnableClock\n
 432:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSENSR      APB5ENS       LL_BUS_EnableClock
 433:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Bus This parameter can be a combination of the following values:
 434:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_ACLKN
 435:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_ACLKNC
 436:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHBM
 437:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB1
 438:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB2
 439:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB3
 440:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4
 441:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5
 442:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1
 443:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2
 444:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB3
 445:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB4
 446:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB5
 447:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval None
 448:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
 449:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE void LL_BUS_EnableClock(uint32_t Bus)
 450:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
 451:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   __IO uint32_t tmpreg;
 452:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   WRITE_REG(RCC->BUSENSR, Bus);
 453:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   /* Delay after an RCC bus clock enabling */
 454:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   tmpreg = READ_REG(RCC->BUSENR);
 455:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   (void)tmpreg;
 456:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
 457:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
 458:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
 459:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Check if AXI bus clock is enabled or not
 460:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll BUSENR       ACLKNEN       LL_BUS_IsEnabledClock\n
 461:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSENR       ACLKNCEN      LL_BUS_IsEnabledClock\n
 462:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSENR       AHBMEN        LL_BUS_IsEnabledClock\n
 463:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSENR       AHB1EN        LL_BUS_IsEnabledClock\n
 464:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSENR       AHB2EN        LL_BUS_IsEnabledClock\n
 465:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSENR       AHB3EN        LL_BUS_IsEnabledClock\n
 466:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSENR       AHB4EN        LL_BUS_IsEnabledClock\n
 467:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSENR       AHB5EN        LL_BUS_IsEnabledClock\n
 468:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSENR       APB1EN        LL_BUS_IsEnabledClock\n
 469:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSENR       APB2EN        LL_BUS_IsEnabledClock\n
 470:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSENR       APB3EN        LL_BUS_IsEnabledClock\n
 471:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSENR       APB4EN        LL_BUS_IsEnabledClock\n
 472:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSENR       APB5EN        LL_BUS_IsEnabledClock
 473:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Bus This parameter can be a combination of the following values:
 474:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_ACLKN
 475:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_ACLKNC
 476:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHBM
 477:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB1
 478:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB2
 479:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB3
 480:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4
ARM GAS  /tmp/ccaUtRHH.s 			page 90


 481:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5
 482:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1
 483:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2
 484:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB3
 485:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB4
 486:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB5
 487:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval uint32_t
 488:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
 489:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE uint32_t LL_BUS_IsEnabledClock(uint32_t Bus)
 490:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
 491:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   return ((READ_BIT(RCC->BUSENR, Bus) == Bus) ? 1UL : 0UL);
 492:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
 493:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
 494:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
 495:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Disable AXI bus clock.
 496:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll BUSENCR      ACLKNENC      LL_BUS_DisableClock\n
 497:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSENCR      ACLKNCENC     LL_BUS_DisableClock\n
 498:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSENCR      AHBMENC       LL_BUS_DisableClock\n
 499:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSENCR      AHB1ENC       LL_BUS_DisableClock\n
 500:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSENCR      AHB2ENC       LL_BUS_DisableClock\n
 501:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSENCR      AHB3ENC       LL_BUS_DisableClock\n
 502:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSENCR      AHB4ENC       LL_BUS_DisableClock\n
 503:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSENCR      AHB5ENC       LL_BUS_DisableClock\n
 504:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSENCR      APB1ENC       LL_BUS_DisableClock\n
 505:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSENCR      APB2ENC       LL_BUS_DisableClock\n
 506:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSENCR      APB3ENC       LL_BUS_DisableClock\n
 507:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSENCR      APB4ENC       LL_BUS_DisableClock\n
 508:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSENCR      APB5ENC       LL_BUS_DisableClock
 509:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Bus This parameter can be a combination of the following values:
 510:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_ACLKN
 511:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_ACLKNC
 512:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHBM
 513:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB1
 514:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB2
 515:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB3
 516:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4
 517:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5
 518:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1
 519:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2
 520:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB3
 521:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB4
 522:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB5
 523:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval None
 524:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
 525:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE void LL_BUS_DisableClock(uint32_t Bus)
 526:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
 527:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   WRITE_REG(RCC->BUSENCR, Bus);
 528:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
 529:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
 530:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
 531:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Enable AXI bus clock during Low Power mode.
 532:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll BUSLPENSR    ACLKNLPENS    LL_BUS_EnableClockLowPower\n
 533:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSLPENSR    ACLKNCLPENS   LL_BUS_EnableClockLowPower\n
 534:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSLPENSR    AHBMLPENS     LL_BUS_EnableClockLowPower\n
 535:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSLPENSR    AHB1LPENS     LL_BUS_EnableClockLowPower\n
 536:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSLPENSR    AHB2LPENS     LL_BUS_EnableClockLowPower\n
 537:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSLPENSR    AHB3LPENS     LL_BUS_EnableClockLowPower\n
ARM GAS  /tmp/ccaUtRHH.s 			page 91


 538:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSLPENSR    AHB4LPENS     LL_BUS_EnableClockLowPower\n
 539:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSLPENSR    AHB5LPENS     LL_BUS_EnableClockLowPower\n
 540:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSLPENSR    APB1LPENS     LL_BUS_EnableClockLowPower\n
 541:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSLPENSR    APB2LPENS     LL_BUS_EnableClockLowPower\n
 542:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSLPENSR    APB3LPENS     LL_BUS_EnableClockLowPower\n
 543:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSLPENSR    APB4LPENS     LL_BUS_EnableClockLowPower\n
 544:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSLPENSR    APB5LPENS     LL_BUS_EnableClockLowPower
 545:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Bus This parameter can be a combination of the following values:
 546:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_ACLKN
 547:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_ACLKNC
 548:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHBM
 549:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB1
 550:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB2
 551:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB3
 552:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4
 553:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5
 554:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1
 555:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2
 556:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB3
 557:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB4
 558:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB5
 559:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval None
 560:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
 561:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE void LL_BUS_EnableClockLowPower(uint32_t Bus)
 562:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
 262              		.loc 4 562 1
 263              		.cfi_startproc
 264              		@ args = 0, pretend = 0, frame = 16
 265              		@ frame_needed = 1, uses_anonymous_args = 0
 266              		@ link register save eliminated.
 267 0000 80B4     		push	{r7}
 268              		.cfi_def_cfa_offset 4
 269              		.cfi_offset 7, -4
 270 0002 85B0     		sub	sp, sp, #20
 271              		.cfi_def_cfa_offset 24
 272 0004 00AF     		add	r7, sp, #0
 273              		.cfi_def_cfa_register 7
 274 0006 7860     		str	r0, [r7, #4]
 563:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   __IO uint32_t tmpreg;
 564:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   WRITE_REG(RCC->BUSLPENSR, Bus);
 275              		.loc 4 564 3
 276 0008 074A     		ldr	r2, .L18
 277 000a 7B68     		ldr	r3, [r7, #4]
 278 000c C2F8843A 		str	r3, [r2, #2692]
 565:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   /* Delay after an RCC bus clock enabling */
 566:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   tmpreg = READ_REG(RCC->BUSLPENR);
 279              		.loc 4 566 12
 280 0010 054B     		ldr	r3, .L18
 281 0012 D3F88432 		ldr	r3, [r3, #644]
 282              		.loc 4 566 10
 283 0016 FB60     		str	r3, [r7, #12]
 567:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   (void)tmpreg;
 284              		.loc 4 567 3
 285 0018 FB68     		ldr	r3, [r7, #12]
 568:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
 286              		.loc 4 568 1
 287 001a 00BF     		nop
ARM GAS  /tmp/ccaUtRHH.s 			page 92


 288 001c 1437     		adds	r7, r7, #20
 289              		.cfi_def_cfa_offset 4
 290 001e BD46     		mov	sp, r7
 291              		.cfi_def_cfa_register 13
 292              		@ sp needed
 293 0020 5DF8047B 		ldr	r7, [sp], #4
 294              		.cfi_restore 7
 295              		.cfi_def_cfa_offset 0
 296 0024 7047     		bx	lr
 297              	.L19:
 298 0026 00BF     		.align	2
 299              	.L18:
 300 0028 00800256 		.word	1443004416
 301              		.cfi_endproc
 302              	.LFE2745:
 304              		.section	.text.LL_MEM_EnableClock,"ax",%progbits
 305              		.align	1
 306              		.syntax unified
 307              		.thumb
 308              		.thumb_func
 310              	LL_MEM_EnableClock:
 311              	.LFB2748:
 569:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
 570:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
 571:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Check if AXI bus clock during Low Power mode is enabled or not
 572:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll BUSLPENR       ACLKNLPEN       LL_BUS_IsEnabledClockLowPower\n
 573:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSLPENR       ACLKNCLPEN      LL_BUS_IsEnabledClockLowPower\n
 574:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSLPENR       AHBMLPEN        LL_BUS_IsEnabledClockLowPower\n
 575:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSLPENR       AHB1LPEN        LL_BUS_IsEnabledClockLowPower\n
 576:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSLPENR       AHB2LPEN        LL_BUS_IsEnabledClockLowPower\n
 577:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSLPENR       AHB3LPEN        LL_BUS_IsEnabledClockLowPower\n
 578:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSLPENR       AHB4LPEN        LL_BUS_IsEnabledClockLowPower\n
 579:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSLPENR       AHB5LPEN        LL_BUS_IsEnabledClockLowPower\n
 580:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSLPENR       APB1LPEN        LL_BUS_IsEnabledClockLowPower\n
 581:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSLPENR       APB2LPEN        LL_BUS_IsEnabledClockLowPower\n
 582:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSLPENR       APB3LPEN        LL_BUS_IsEnabledClockLowPower\n
 583:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSLPENR       APB4LPEN        LL_BUS_IsEnabledClockLowPower\n
 584:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSLPENR       APB5LPEN        LL_BUS_IsEnabledClockLowPower
 585:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Bus This parameter can be a combination of the following values:
 586:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_ACLKN
 587:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_ACLKNC
 588:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHBM
 589:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB1
 590:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB2
 591:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB3
 592:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4
 593:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5
 594:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1
 595:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2
 596:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB3
 597:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB4
 598:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB5
 599:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval uint32_t
 600:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
 601:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE uint32_t LL_BUS_IsEnabledClockLowPower(uint32_t Bus)
 602:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
 603:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   return ((READ_BIT(RCC->BUSLPENR, Bus) == Bus) ? 1UL : 0UL);
ARM GAS  /tmp/ccaUtRHH.s 			page 93


 604:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
 605:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
 606:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
 607:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Disable AXI bus clock during Low Power mode.
 608:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll BUSLPENCR    ACLKNLPENC    LL_BUS_DisableClockLowPower\n
 609:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSLPENCR    ACLKNCLPENC   LL_BUS_DisableClockLowPower\n
 610:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSLPENCR    AHBMLPENC     LL_BUS_DisableClockLowPower\n
 611:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSLPENCR    AHB1LPENC     LL_BUS_DisableClockLowPower\n
 612:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSLPENCR    AHB2LPENC     LL_BUS_DisableClockLowPower\n
 613:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSLPENCR    AHB3LPENC     LL_BUS_DisableClockLowPower\n
 614:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSLPENCR    AHB4LPENC     LL_BUS_DisableClockLowPower\n
 615:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSLPENCR    AHB5LPENC     LL_BUS_DisableClockLowPower\n
 616:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSLPENCR    APB1LPENC     LL_BUS_DisableClockLowPower\n
 617:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSLPENCR    APB2LPENC     LL_BUS_DisableClockLowPower\n
 618:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSLPENCR    APB3LPENC     LL_BUS_DisableClockLowPower\n
 619:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSLPENCR    APB4LPENC     LL_BUS_DisableClockLowPower\n
 620:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         BUSLPENCR    APB5LPENC     LL_BUS_DisableClockLowPower
 621:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Bus This parameter can be a combination of the following values:
 622:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_ACLKN
 623:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_ACLKNC
 624:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHBM
 625:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB1
 626:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB2
 627:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB3
 628:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4
 629:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5
 630:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1
 631:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2
 632:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB3
 633:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB4
 634:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB5
 635:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval None
 636:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
 637:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE void LL_BUS_DisableClockLowPower(uint32_t Bus)
 638:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
 639:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   WRITE_REG(RCC->BUSLPENCR, Bus);
 640:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
 641:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
 642:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
 643:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @}
 644:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
 645:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
 646:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /** @defgroup BUS_LL_EF_MEM MEM
 647:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @{
 648:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
 649:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
 650:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
 651:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Enable memories clock.
 652:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll MEMENSR      AXISRAM1ENS   LL_MEM_EnableClock\n
 653:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MEMENSR      AXISRAM2ENS   LL_MEM_EnableClock\n
 654:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MEMENSR      AXISRAM3ENS   LL_MEM_EnableClock\n
 655:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MEMENSR      AXISRAM4ENS   LL_MEM_EnableClock\n
 656:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MEMENSR      AXISRAM5ENS   LL_MEM_EnableClock\n
 657:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MEMENSR      AXISRAM6ENS   LL_MEM_EnableClock\n
 658:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MEMENSR      AHBSRAM1ENS   LL_MEM_EnableClock\n
 659:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MEMENSR      AHBSRAM2ENS   LL_MEM_EnableClock\n
 660:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MEMENSR      BKPSRAMENS    LL_MEM_EnableClock\n
ARM GAS  /tmp/ccaUtRHH.s 			page 94


 661:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MEMENSR      FLEXRAMENS    LL_MEM_EnableClock\n
 662:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MEMENSR      CACHEAXIRAMENS LL_MEM_EnableClock\n
 663:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MEMENSR      VENCRAMENS    LL_MEM_EnableClock
 664:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Memories This parameter can be a combination of the following values:
 665:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_AXISRAM1
 666:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_AXISRAM2
 667:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_AXISRAM3
 668:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_AXISRAM4
 669:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_AXISRAM5
 670:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_AXISRAM6
 671:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_AHBSRAM1
 672:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_AHBSRAM2
 673:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_BKPSRAM
 674:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_FLEXRAM
 675:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_CACHEAXIRAM
 676:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_VENCRAM
 677:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval None
 678:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
 679:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE void LL_MEM_EnableClock(uint32_t Memories)
 680:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
 312              		.loc 4 680 1
 313              		.cfi_startproc
 314              		@ args = 0, pretend = 0, frame = 16
 315              		@ frame_needed = 1, uses_anonymous_args = 0
 316              		@ link register save eliminated.
 317 0000 80B4     		push	{r7}
 318              		.cfi_def_cfa_offset 4
 319              		.cfi_offset 7, -4
 320 0002 85B0     		sub	sp, sp, #20
 321              		.cfi_def_cfa_offset 24
 322 0004 00AF     		add	r7, sp, #0
 323              		.cfi_def_cfa_register 7
 324 0006 7860     		str	r0, [r7, #4]
 681:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   __IO uint32_t tmpreg;
 682:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   WRITE_REG(RCC->MEMENSR, Memories);
 325              		.loc 4 682 3
 326 0008 074A     		ldr	r2, .L21
 327 000a 7B68     		ldr	r3, [r7, #4]
 328 000c C2F84C3A 		str	r3, [r2, #2636]
 683:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   /* Delay after an RCC memories clock enabling */
 684:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   tmpreg = READ_REG(RCC->MEMENR);
 329              		.loc 4 684 12
 330 0010 054B     		ldr	r3, .L21
 331 0012 D3F84C32 		ldr	r3, [r3, #588]
 332              		.loc 4 684 10
 333 0016 FB60     		str	r3, [r7, #12]
 685:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   (void)tmpreg;
 334              		.loc 4 685 3
 335 0018 FB68     		ldr	r3, [r7, #12]
 686:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
 336              		.loc 4 686 1
 337 001a 00BF     		nop
 338 001c 1437     		adds	r7, r7, #20
 339              		.cfi_def_cfa_offset 4
 340 001e BD46     		mov	sp, r7
 341              		.cfi_def_cfa_register 13
 342              		@ sp needed
ARM GAS  /tmp/ccaUtRHH.s 			page 95


 343 0020 5DF8047B 		ldr	r7, [sp], #4
 344              		.cfi_restore 7
 345              		.cfi_def_cfa_offset 0
 346 0024 7047     		bx	lr
 347              	.L22:
 348 0026 00BF     		.align	2
 349              	.L21:
 350 0028 00800256 		.word	1443004416
 351              		.cfi_endproc
 352              	.LFE2748:
 354              		.section	.text.LL_MEM_DisableClock,"ax",%progbits
 355              		.align	1
 356              		.syntax unified
 357              		.thumb
 358              		.thumb_func
 360              	LL_MEM_DisableClock:
 361              	.LFB2750:
 687:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
 688:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
 689:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Check if memory clock is enabled or not
 690:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll MEMENR       AXISRAM1EN    LL_MEM_IsEnabledClock\n
 691:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MEMENR       AXISRAM2EN    LL_MEM_IsEnabledClock\n
 692:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MEMENR       AXISRAM3EN    LL_MEM_IsEnabledClock\n
 693:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MEMENR       AXISRAM4EN    LL_MEM_IsEnabledClock\n
 694:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MEMENR       AXISRAM5EN    LL_MEM_IsEnabledClock\n
 695:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MEMENR       AXISRAM6EN    LL_MEM_IsEnabledClock\n
 696:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MEMENR       AHBSRAM1EN    LL_MEM_IsEnabledClock\n
 697:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MEMENR       AHBSRAM2EN    LL_MEM_IsEnabledClock\n
 698:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MEMENR       BKPSRAMEN     LL_MEM_IsEnabledClock\n
 699:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MEMENR       FLEXRAMEN     LL_MEM_IsEnabledClock\n
 700:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MEMENR       CACHEAXIRAMEN LL_MEM_IsEnabledClock\n
 701:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MEMENR       VENCRAMEN     LL_MEM_IsEnabledClock
 702:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Memories This parameter can be a combination of the following values:
 703:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_AXISRAM1
 704:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_AXISRAM2
 705:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_AXISRAM3
 706:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_AXISRAM4
 707:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_AXISRAM5
 708:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_AXISRAM6
 709:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_AHBSRAM1
 710:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_AHBSRAM2
 711:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_BKPSRAM
 712:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_FLEXRAM
 713:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_CACHEAXIRAM
 714:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_VENCRAM
 715:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval uint32_t
 716:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
 717:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE uint32_t LL_MEM_IsEnabledClock(uint32_t Memories)
 718:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
 719:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   return ((READ_BIT(RCC->MEMENR, Memories) == Memories) ? 1UL : 0UL);
 720:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
 721:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
 722:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
 723:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Disable memories clock.
 724:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll MEMENCR      AXISRAM1ENC   LL_MEM_DisableClock\n
 725:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MEMENCR      AXISRAM2ENC   LL_MEM_DisableClock\n
 726:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MEMENCR      AXISRAM3ENC   LL_MEM_DisableClock\n
ARM GAS  /tmp/ccaUtRHH.s 			page 96


 727:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MEMENCR      AXISRAM4ENC   LL_MEM_DisableClock\n
 728:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MEMENCR      AXISRAM5ENC   LL_MEM_DisableClock\n
 729:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MEMENCR      AXISRAM6ENC   LL_MEM_DisableClock\n
 730:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MEMENCR      AHBSRAM1ENC   LL_MEM_DisableClock\n
 731:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MEMENCR      AHBSRAM2ENC   LL_MEM_DisableClock\n
 732:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MEMENCR      BKPSRAMENC    LL_MEM_DisableClock\n
 733:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MEMENCR      FLEXRAMENC    LL_MEM_DisableClock\n
 734:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MEMENCR      CACHEAXIRAMENC LL_MEM_DisableClock\n
 735:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MEMENCR      VENCRAMENC    LL_MEM_DisableClock
 736:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Memories This parameter can be a combination of the following values:
 737:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_AXISRAM1
 738:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_AXISRAM2
 739:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_AXISRAM3
 740:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_AXISRAM4
 741:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_AXISRAM5
 742:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_AXISRAM6
 743:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_AHBSRAM1
 744:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_AHBSRAM2
 745:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_BKPSRAM
 746:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_FLEXRAM
 747:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_CACHEAXIRAM
 748:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_VENCRAM
 749:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval None
 750:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
 751:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE void LL_MEM_DisableClock(uint32_t Memories)
 752:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
 362              		.loc 4 752 1
 363              		.cfi_startproc
 364              		@ args = 0, pretend = 0, frame = 8
 365              		@ frame_needed = 1, uses_anonymous_args = 0
 366              		@ link register save eliminated.
 367 0000 80B4     		push	{r7}
 368              		.cfi_def_cfa_offset 4
 369              		.cfi_offset 7, -4
 370 0002 83B0     		sub	sp, sp, #12
 371              		.cfi_def_cfa_offset 16
 372 0004 00AF     		add	r7, sp, #0
 373              		.cfi_def_cfa_register 7
 374 0006 7860     		str	r0, [r7, #4]
 753:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   WRITE_REG(RCC->MEMENCR, Memories);
 375              		.loc 4 753 3
 376 0008 064B     		ldr	r3, .L24
 377 000a 03F58053 		add	r3, r3, #4096
 378 000e 1A46     		mov	r2, r3
 379 0010 7B68     		ldr	r3, [r7, #4]
 380 0012 C2F84C32 		str	r3, [r2, #588]
 754:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
 381              		.loc 4 754 1
 382 0016 00BF     		nop
 383 0018 0C37     		adds	r7, r7, #12
 384              		.cfi_def_cfa_offset 4
 385 001a BD46     		mov	sp, r7
 386              		.cfi_def_cfa_register 13
 387              		@ sp needed
 388 001c 5DF8047B 		ldr	r7, [sp], #4
 389              		.cfi_restore 7
 390              		.cfi_def_cfa_offset 0
ARM GAS  /tmp/ccaUtRHH.s 			page 97


 391 0020 7047     		bx	lr
 392              	.L25:
 393 0022 00BF     		.align	2
 394              	.L24:
 395 0024 00800256 		.word	1443004416
 396              		.cfi_endproc
 397              	.LFE2750:
 399              		.section	.text.LL_MEM_EnableClockLowPower,"ax",%progbits
 400              		.align	1
 401              		.syntax unified
 402              		.thumb
 403              		.thumb_func
 405              	LL_MEM_EnableClockLowPower:
 406              	.LFB2751:
 755:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
 756:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
 757:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Enable memories clock during Low Power mode.
 758:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll MEMLPENSR    AXISRAM1LPENS LL_MEM_EnableClockLowPower\n
 759:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MEMLPENSR    AXISRAM2LPENS LL_MEM_EnableClockLowPower\n
 760:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MEMLPENSR    AXISRAM3LPENS LL_MEM_EnableClockLowPower\n
 761:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MEMLPENSR    AXISRAM4LPENS LL_MEM_EnableClockLowPower\n
 762:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MEMLPENSR    AXISRAM5LPENS LL_MEM_EnableClockLowPower\n
 763:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MEMLPENSR    AXISRAM6LPENS LL_MEM_EnableClockLowPower\n
 764:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MEMLPENSR    AHBSRAM1LPENS LL_MEM_EnableClockLowPower\n
 765:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MEMLPENSR    AHBSRAM2LPENS LL_MEM_EnableClockLowPower\n
 766:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MEMLPENSR    BKPSRAMLPENS  LL_MEM_EnableClockLowPower\n
 767:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MEMLPENSR    FLEXRAMLPENS  LL_MEM_EnableClockLowPower\n
 768:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MEMLPENSR    CACHEAXIRAMLPENS LL_MEM_EnableClockLowPower\n
 769:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MEMLPENSR    VENCRAMLPENS  LL_MEM_EnableClockLowPower
 770:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Memories This parameter can be a combination of the following values:
 771:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_AXISRAM1
 772:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_AXISRAM2
 773:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_AXISRAM3
 774:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_AXISRAM4
 775:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_AXISRAM5
 776:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_AXISRAM6
 777:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_AHBSRAM1
 778:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_AHBSRAM2
 779:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_BKPSRAM
 780:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_FLEXRAM
 781:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_CACHEAXIRAM
 782:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_VENCRAM
 783:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval None
 784:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
 785:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE void LL_MEM_EnableClockLowPower(uint32_t Memories)
 786:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
 407              		.loc 4 786 1
 408              		.cfi_startproc
 409              		@ args = 0, pretend = 0, frame = 16
 410              		@ frame_needed = 1, uses_anonymous_args = 0
 411              		@ link register save eliminated.
 412 0000 80B4     		push	{r7}
 413              		.cfi_def_cfa_offset 4
 414              		.cfi_offset 7, -4
 415 0002 85B0     		sub	sp, sp, #20
 416              		.cfi_def_cfa_offset 24
 417 0004 00AF     		add	r7, sp, #0
ARM GAS  /tmp/ccaUtRHH.s 			page 98


 418              		.cfi_def_cfa_register 7
 419 0006 7860     		str	r0, [r7, #4]
 787:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   __IO uint32_t tmpreg;
 788:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   WRITE_REG(RCC->MEMLPENSR, Memories);
 420              		.loc 4 788 3
 421 0008 074A     		ldr	r2, .L27
 422 000a 7B68     		ldr	r3, [r7, #4]
 423 000c C2F88C3A 		str	r3, [r2, #2700]
 789:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   /* Delay after an RCC memories clock enabling */
 790:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   tmpreg = READ_REG(RCC->MEMLPENR);
 424              		.loc 4 790 12
 425 0010 054B     		ldr	r3, .L27
 426 0012 D3F88C32 		ldr	r3, [r3, #652]
 427              		.loc 4 790 10
 428 0016 FB60     		str	r3, [r7, #12]
 791:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   (void)tmpreg;
 429              		.loc 4 791 3
 430 0018 FB68     		ldr	r3, [r7, #12]
 792:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
 431              		.loc 4 792 1
 432 001a 00BF     		nop
 433 001c 1437     		adds	r7, r7, #20
 434              		.cfi_def_cfa_offset 4
 435 001e BD46     		mov	sp, r7
 436              		.cfi_def_cfa_register 13
 437              		@ sp needed
 438 0020 5DF8047B 		ldr	r7, [sp], #4
 439              		.cfi_restore 7
 440              		.cfi_def_cfa_offset 0
 441 0024 7047     		bx	lr
 442              	.L28:
 443 0026 00BF     		.align	2
 444              	.L27:
 445 0028 00800256 		.word	1443004416
 446              		.cfi_endproc
 447              	.LFE2751:
 449              		.section	.text.LL_AHB1_GRP1_EnableClockLowPower,"ax",%progbits
 450              		.align	1
 451              		.syntax unified
 452              		.thumb
 453              		.thumb_func
 455              	LL_AHB1_GRP1_EnableClockLowPower:
 456              	.LFB2759:
 793:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
 794:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
 795:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Check if memories clock during Low Power mode is enabled or not .
 796:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll MEMLPENR      AXISRAM1LPEN    LL_MEM_IsEnabledClockLowPower\n
 797:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MEMLPENR      AXISRAM2LPEN    LL_MEM_IsEnabledClockLowPower\n
 798:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MEMLPENR      AXISRAM3LPEN    LL_MEM_IsEnabledClockLowPower\n
 799:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MEMLPENR      AXISRAM4LPEN    LL_MEM_IsEnabledClockLowPower\n
 800:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MEMLPENR      AXISRAM5LPEN    LL_MEM_IsEnabledClockLowPower\n
 801:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MEMLPENR      AXISRAM6LPEN    LL_MEM_IsEnabledClockLowPower\n
 802:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MEMLPENR      AHBSRAM1LPEN    LL_MEM_IsEnabledClockLowPower\n
 803:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MEMLPENR      AHBSRAM2LPEN    LL_MEM_IsEnabledClockLowPower\n
 804:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MEMLPENR      BKPSRAMLPEN     LL_MEM_IsEnabledClockLowPower\n
 805:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MEMLPENR      FLEXRAMLPEN     LL_MEM_IsEnabledClockLowPower\n
 806:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MEMLPENR      CACHEAXIRAMLPEN LL_MEM_IsEnabledClockLowPower\n
ARM GAS  /tmp/ccaUtRHH.s 			page 99


 807:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MEMLPENR      VENCRAMLPEN     LL_MEM_IsEnabledClockLowPower
 808:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Memories This parameter can be a combination of the following values:
 809:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_AXISRAM1
 810:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_AXISRAM2
 811:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_AXISRAM3
 812:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_AXISRAM4
 813:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_AXISRAM5
 814:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_AXISRAM6
 815:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_AHBSRAM1
 816:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_AHBSRAM2
 817:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_BKPSRAM
 818:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_FLEXRAM
 819:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_CACHEAXIRAM
 820:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_VENCRAM
 821:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval None
 822:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
 823:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE uint32_t LL_MEM_IsEnabledClockLowPower(uint32_t Memories)
 824:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
 825:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   return ((READ_BIT(RCC->MEMLPENR, Memories) == Memories) ? 1UL : 0UL);
 826:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
 827:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
 828:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
 829:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Disable memories clock during Low Power mode.
 830:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll MEMLPENCR    AXISRAM1LPENC LL_MEM_DisableClockLowPower\n
 831:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MEMLPENCR    AXISRAM2LPENC LL_MEM_DisableClockLowPower\n
 832:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MEMLPENCR    AXISRAM3LPENC LL_MEM_DisableClockLowPower\n
 833:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MEMLPENCR    AXISRAM4LPENC LL_MEM_DisableClockLowPower\n
 834:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MEMLPENCR    AXISRAM5LPENC LL_MEM_DisableClockLowPower\n
 835:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MEMLPENCR    AXISRAM6LPENC LL_MEM_DisableClockLowPower\n
 836:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MEMLPENCR    AHBSRAM1LPENC LL_MEM_DisableClockLowPower\n
 837:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MEMLPENCR    AHBSRAM2LPENC LL_MEM_DisableClockLowPower\n
 838:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MEMLPENCR    BKPSRAMLPENC  LL_MEM_DisableClockLowPower\n
 839:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MEMLPENCR    FLEXRAMLPENC  LL_MEM_DisableClockLowPower\n
 840:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MEMLPENCR    CACHEAXIRAMLPENC LL_MEM_DisableClockLowPower\n
 841:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MEMLPENCR    VENCRAMLPENC  LL_MEM_DisableClockLowPower
 842:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Memories This parameter can be a combination of the following values:
 843:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_AXISRAM1
 844:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_AXISRAM2
 845:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_AXISRAM3
 846:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_AXISRAM4
 847:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_AXISRAM5
 848:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_AXISRAM6
 849:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_AHBSRAM1
 850:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_AHBSRAM2
 851:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_BKPSRAM
 852:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_FLEXRAM
 853:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_CACHEAXIRAM
 854:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MEM_VENCRAM
 855:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval None
 856:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
 857:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE void LL_MEM_DisableClockLowPower(uint32_t Memories)
 858:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
 859:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   WRITE_REG(RCC->MEMLPENCR, Memories);
 860:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
 861:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
 862:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
 863:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @}
ARM GAS  /tmp/ccaUtRHH.s 			page 100


 864:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
 865:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
 866:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /** @defgroup BUS_LL_EF_AHB1 AHB1
 867:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @{
 868:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
 869:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
 870:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
 871:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Enable AHB1 peripherals clock.
 872:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll AHB1ENSR     GPDMA1ENS     LL_AHB1_GRP1_EnableClock\n
 873:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB1ENSR     ADC12ENS      LL_AHB1_GRP1_EnableClock
 874:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 875:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPDMA1
 876:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ADC12
 877:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval None
 878:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
 879:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
 880:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
 881:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   __IO uint32_t tmpreg;
 882:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   WRITE_REG(RCC->AHB1ENSR, Periphs);
 883:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 884:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   tmpreg = READ_REG(RCC->AHB1ENR);
 885:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   (void)tmpreg;
 886:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
 887:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
 888:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
 889:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Check if AHB1 peripheral clock is enabled or not
 890:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll AHB1ENR      GPDMA1EN      LL_AHB1_GRP1_IsEnabledClock\n
 891:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB1ENR      ADC12EN       LL_AHB1_GRP1_IsEnabledClock
 892:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 893:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPDMA1
 894:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ADC12
 895:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval uint32_t
 896:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
 897:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE uint32_t LL_AHB1_GRP1_IsEnabledClock(uint32_t Periphs)
 898:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
 899:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   return ((READ_BIT(RCC->AHB1ENR, Periphs) == Periphs) ? 1UL : 0UL);
 900:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
 901:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
 902:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
 903:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Disable AHB1 peripherals clock.
 904:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll AHB1ENCR     GPDMA1ENC     LL_AHB1_GRP1_DisableClock\n
 905:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB1ENCR     ADC12ENC      LL_AHB1_GRP1_DisableClock
 906:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 907:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPDMA1
 908:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ADC12
 909:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval None
 910:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
 911:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_DisableClock(uint32_t Periphs)
 912:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
 913:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   WRITE_REG(RCC->AHB1ENCR, Periphs);
 914:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
 915:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
 916:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
 917:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Force AHB1 peripherals reset.
 918:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll AHB1RSTSR    GPDMA1RSTS    LL_AHB1_GRP1_ForceReset\n
 919:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB1RSTSR    ADC12RSTS     LL_AHB1_GRP1_ForceReset
 920:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
ARM GAS  /tmp/ccaUtRHH.s 			page 101


 921:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPDMA1
 922:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ADC12
 923:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval None
 924:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
 925:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_ForceReset(uint32_t Periphs)
 926:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
 927:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   WRITE_REG(RCC->AHB1RSTSR, Periphs);
 928:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
 929:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
 930:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
 931:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Release AHB1 peripherals reset.
 932:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll AHB1RSTCR    GPDMA1RSTC    LL_AHB1_GRP1_ReleaseReset\n
 933:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB1RSTCR    ADC12RSTC     LL_AHB1_GRP1_ReleaseReset
 934:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 935:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPDMA1
 936:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ADC12
 937:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval None
 938:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
 939:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_ReleaseReset(uint32_t Periphs)
 940:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
 941:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   WRITE_REG(RCC->AHB1RSTCR, Periphs);
 942:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
 943:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
 944:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
 945:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Enable AHB1 peripherals clock during Low Power mode.
 946:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll AHB1LPENSR   GPDMA1LPENS   LL_AHB1_GRP1_EnableClockLowPower\n
 947:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB1LPENSR   ADC12LPENS    LL_AHB1_GRP1_EnableClockLowPower
 948:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 949:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPDMA1
 950:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ADC12
 951:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval None
 952:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
 953:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_EnableClockLowPower(uint32_t Periphs)
 954:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
 457              		.loc 4 954 1
 458              		.cfi_startproc
 459              		@ args = 0, pretend = 0, frame = 16
 460              		@ frame_needed = 1, uses_anonymous_args = 0
 461              		@ link register save eliminated.
 462 0000 80B4     		push	{r7}
 463              		.cfi_def_cfa_offset 4
 464              		.cfi_offset 7, -4
 465 0002 85B0     		sub	sp, sp, #20
 466              		.cfi_def_cfa_offset 24
 467 0004 00AF     		add	r7, sp, #0
 468              		.cfi_def_cfa_register 7
 469 0006 7860     		str	r0, [r7, #4]
 955:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   __IO uint32_t tmpreg;
 956:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   WRITE_REG(RCC->AHB1LPENSR, Periphs);
 470              		.loc 4 956 3
 471 0008 074A     		ldr	r2, .L30
 472 000a 7B68     		ldr	r3, [r7, #4]
 473 000c C2F8903A 		str	r3, [r2, #2704]
 957:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 958:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   tmpreg = READ_REG(RCC->AHB1LPENR);
 474              		.loc 4 958 12
 475 0010 054B     		ldr	r3, .L30
ARM GAS  /tmp/ccaUtRHH.s 			page 102


 476 0012 D3F89032 		ldr	r3, [r3, #656]
 477              		.loc 4 958 10
 478 0016 FB60     		str	r3, [r7, #12]
 959:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   (void)tmpreg;
 479              		.loc 4 959 3
 480 0018 FB68     		ldr	r3, [r7, #12]
 960:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
 481              		.loc 4 960 1
 482 001a 00BF     		nop
 483 001c 1437     		adds	r7, r7, #20
 484              		.cfi_def_cfa_offset 4
 485 001e BD46     		mov	sp, r7
 486              		.cfi_def_cfa_register 13
 487              		@ sp needed
 488 0020 5DF8047B 		ldr	r7, [sp], #4
 489              		.cfi_restore 7
 490              		.cfi_def_cfa_offset 0
 491 0024 7047     		bx	lr
 492              	.L31:
 493 0026 00BF     		.align	2
 494              	.L30:
 495 0028 00800256 		.word	1443004416
 496              		.cfi_endproc
 497              	.LFE2759:
 499              		.section	.text.LL_AHB2_GRP1_EnableClock,"ax",%progbits
 500              		.align	1
 501              		.syntax unified
 502              		.thumb
 503              		.thumb_func
 505              	LL_AHB2_GRP1_EnableClock:
 506              	.LFB2762:
 961:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
 962:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
 963:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Check if AHB1 peripheral clock during Low Power mode is enabled or not .
 964:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll AHB1LPENR    GPDMA1LPEN    LL_AHB1_GRP1_IsEnabledClockLowPower\n
 965:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB1LPENR    ADC12LPEN     LL_AHB1_GRP1_IsEnabledClockLowPower
 966:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 967:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPDMA1
 968:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ADC12
 969:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval uint32_t
 970:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
 971:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE uint32_t LL_AHB1_GRP1_IsEnabledClockLowPower(uint32_t Periphs)
 972:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
 973:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   return ((READ_BIT(RCC->AHB1LPENR, Periphs) == Periphs) ? 1UL : 0UL);
 974:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
 975:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
 976:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
 977:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Disable AHB1 peripherals clock during Low Power mode.
 978:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll AHB1LPENCR   GPDMA1LPENC   LL_AHB1_GRP1_DisableClockLowPower\n
 979:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB1LPENCR   ADC12LPENC    LL_AHB1_GRP1_DisableClockLowPower
 980:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 981:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPDMA1
 982:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ADC12
 983:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval None
 984:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
 985:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_DisableClockLowPower(uint32_t Periphs)
 986:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
ARM GAS  /tmp/ccaUtRHH.s 			page 103


 987:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   WRITE_REG(RCC->AHB1LPENCR, Periphs);
 988:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
 989:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
 990:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
 991:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @}
 992:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
 993:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
 994:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /** @defgroup BUS_LL_EF_AHB2 AHB2
 995:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @{
 996:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
 997:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
 998:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
 999:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Enable AHB2 peripherals clock.
1000:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll AHB2ENSR     RAMCFGENS     LL_AHB2_GRP1_EnableClock\n
1001:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB2ENSR     MDF1ENS       LL_AHB2_GRP1_EnableClock\n
1002:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB2ENSR     ADF1ENS       LL_AHB2_GRP1_EnableClock
1003:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1004:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_RAMCFG
1005:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_MDF1
1006:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ADF1
1007:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval None
1008:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
1009:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
1010:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
 507              		.loc 4 1010 1
 508              		.cfi_startproc
 509              		@ args = 0, pretend = 0, frame = 16
 510              		@ frame_needed = 1, uses_anonymous_args = 0
 511              		@ link register save eliminated.
 512 0000 80B4     		push	{r7}
 513              		.cfi_def_cfa_offset 4
 514              		.cfi_offset 7, -4
 515 0002 85B0     		sub	sp, sp, #20
 516              		.cfi_def_cfa_offset 24
 517 0004 00AF     		add	r7, sp, #0
 518              		.cfi_def_cfa_register 7
 519 0006 7860     		str	r0, [r7, #4]
1011:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   __IO uint32_t tmpreg;
1012:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   WRITE_REG(RCC->AHB2ENSR, Periphs);
 520              		.loc 4 1012 3
 521 0008 074A     		ldr	r2, .L33
 522 000a 7B68     		ldr	r3, [r7, #4]
 523 000c C2F8543A 		str	r3, [r2, #2644]
1013:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
1014:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   tmpreg = READ_REG(RCC->AHB2ENR);
 524              		.loc 4 1014 12
 525 0010 054B     		ldr	r3, .L33
 526 0012 D3F85432 		ldr	r3, [r3, #596]
 527              		.loc 4 1014 10
 528 0016 FB60     		str	r3, [r7, #12]
1015:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   (void)tmpreg;
 529              		.loc 4 1015 3
 530 0018 FB68     		ldr	r3, [r7, #12]
1016:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
 531              		.loc 4 1016 1
 532 001a 00BF     		nop
 533 001c 1437     		adds	r7, r7, #20
ARM GAS  /tmp/ccaUtRHH.s 			page 104


 534              		.cfi_def_cfa_offset 4
 535 001e BD46     		mov	sp, r7
 536              		.cfi_def_cfa_register 13
 537              		@ sp needed
 538 0020 5DF8047B 		ldr	r7, [sp], #4
 539              		.cfi_restore 7
 540              		.cfi_def_cfa_offset 0
 541 0024 7047     		bx	lr
 542              	.L34:
 543 0026 00BF     		.align	2
 544              	.L33:
 545 0028 00800256 		.word	1443004416
 546              		.cfi_endproc
 547              	.LFE2762:
 549              		.section	.text.LL_AHB2_GRP1_EnableClockLowPower,"ax",%progbits
 550              		.align	1
 551              		.syntax unified
 552              		.thumb
 553              		.thumb_func
 555              	LL_AHB2_GRP1_EnableClockLowPower:
 556              	.LFB2767:
1017:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
1018:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
1019:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Check if AHB2 peripheral clock is enabled or not
1020:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll AHB2ENR      RAMCFGEN      LL_AHB2_GRP1_IsEnabledClock\n
1021:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB2ENR      MDF1EN        LL_AHB2_GRP1_IsEnabledClock\n
1022:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB2ENR      ADF1EN        LL_AHB2_GRP1_IsEnabledClock
1023:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1024:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_RAMCFG
1025:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_MDF1
1026:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ADF1
1027:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval uint32_t
1028:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
1029:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE uint32_t LL_AHB2_GRP1_IsEnabledClock(uint32_t Periphs)
1030:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
1031:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   return ((READ_BIT(RCC->AHB2ENR, Periphs) == Periphs) ? 1UL : 0UL);
1032:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
1033:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
1034:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
1035:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Disable AHB2 peripherals clock.
1036:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll AHB2ENCR     RAMCFGENC     LL_AHB2_GRP1_DisableClock\n
1037:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB2ENCR     MDF1ENC       LL_AHB2_GRP1_DisableClock\n
1038:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB2ENCR     ADF1ENC       LL_AHB2_GRP1_DisableClock
1039:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1040:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_RAMCFG
1041:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_MDF1
1042:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ADF1
1043:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval None
1044:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
1045:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE void LL_AHB2_GRP1_DisableClock(uint32_t Periphs)
1046:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
1047:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   WRITE_REG(RCC->AHB2ENCR, Periphs);
1048:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
1049:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
1050:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
1051:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Force AHB2 peripherals reset.
1052:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll AHB2RSTSR    RAMCFGRSTS     LL_AHB2_GRP1_ForceReset\n
ARM GAS  /tmp/ccaUtRHH.s 			page 105


1053:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB2RSTSR    MDF1RSTS       LL_AHB2_GRP1_ForceReset\n
1054:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB2RSTSR    ADF1RSTS       LL_AHB2_GRP1_ForceReset
1055:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1056:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_RAMCFG
1057:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_MDF1
1058:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ADF1
1059:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval None
1060:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
1061:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE void LL_AHB2_GRP1_ForceReset(uint32_t Periphs)
1062:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
1063:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   WRITE_REG(RCC->AHB2RSTSR, Periphs);
1064:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
1065:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
1066:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
1067:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Release AHB2 peripherals reset.
1068:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll AHB2RSTCR     RAMCFGRSTC    LL_AHB2_GRP1_ReleaseReset\n
1069:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB2RSTCR     MDF1RSTC      LL_AHB2_GRP1_ReleaseReset\n
1070:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB2RSTCR     ADF1RSTC      LL_AHB2_GRP1_ReleaseReset
1071:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1072:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_RAMCFG
1073:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_MDF1
1074:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ADF1
1075:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval None
1076:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
1077:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE void LL_AHB2_GRP1_ReleaseReset(uint32_t Periphs)
1078:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
1079:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   WRITE_REG(RCC->AHB2RSTCR, Periphs);
1080:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
1081:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
1082:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
1083:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Enable AHB2 peripherals clock during Low Power mode.
1084:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll AHB2LPENSR   RAMCFGLPENC   LL_AHB2_GRP1_EnableClockLowPower\n
1085:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB2LPENSR   MDF1LPENC     LL_AHB2_GRP1_EnableClockLowPower\n
1086:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB2LPENSR   ADF1LPENC     LL_AHB2_GRP1_EnableClockLowPower
1087:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1088:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_RAMCFG
1089:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_MDF1
1090:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ADF1
1091:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval None
1092:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
1093:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE void LL_AHB2_GRP1_EnableClockLowPower(uint32_t Periphs)
1094:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
 557              		.loc 4 1094 1
 558              		.cfi_startproc
 559              		@ args = 0, pretend = 0, frame = 16
 560              		@ frame_needed = 1, uses_anonymous_args = 0
 561              		@ link register save eliminated.
 562 0000 80B4     		push	{r7}
 563              		.cfi_def_cfa_offset 4
 564              		.cfi_offset 7, -4
 565 0002 85B0     		sub	sp, sp, #20
 566              		.cfi_def_cfa_offset 24
 567 0004 00AF     		add	r7, sp, #0
 568              		.cfi_def_cfa_register 7
 569 0006 7860     		str	r0, [r7, #4]
1095:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   __IO uint32_t tmpreg;
1096:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   WRITE_REG(RCC->AHB2LPENSR, Periphs);
ARM GAS  /tmp/ccaUtRHH.s 			page 106


 570              		.loc 4 1096 3
 571 0008 074A     		ldr	r2, .L36
 572 000a 7B68     		ldr	r3, [r7, #4]
 573 000c C2F8943A 		str	r3, [r2, #2708]
1097:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
1098:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   tmpreg = READ_REG(RCC->AHB2LPENR);
 574              		.loc 4 1098 12
 575 0010 054B     		ldr	r3, .L36
 576 0012 D3F89432 		ldr	r3, [r3, #660]
 577              		.loc 4 1098 10
 578 0016 FB60     		str	r3, [r7, #12]
1099:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   (void)tmpreg;
 579              		.loc 4 1099 3
 580 0018 FB68     		ldr	r3, [r7, #12]
1100:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
 581              		.loc 4 1100 1
 582 001a 00BF     		nop
 583 001c 1437     		adds	r7, r7, #20
 584              		.cfi_def_cfa_offset 4
 585 001e BD46     		mov	sp, r7
 586              		.cfi_def_cfa_register 13
 587              		@ sp needed
 588 0020 5DF8047B 		ldr	r7, [sp], #4
 589              		.cfi_restore 7
 590              		.cfi_def_cfa_offset 0
 591 0024 7047     		bx	lr
 592              	.L37:
 593 0026 00BF     		.align	2
 594              	.L36:
 595 0028 00800256 		.word	1443004416
 596              		.cfi_endproc
 597              	.LFE2767:
 599              		.section	.text.LL_AHB3_GRP1_EnableClock,"ax",%progbits
 600              		.align	1
 601              		.syntax unified
 602              		.thumb
 603              		.thumb_func
 605              	LL_AHB3_GRP1_EnableClock:
 606              	.LFB2770:
1101:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
1102:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
1103:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Check if AHB2 peripheral clock during Low Power mode is enabled or not .
1104:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll AHB2LPENR    RAMCFGLPEN    LL_AHB2_GRP1_IsEnabledClockLowPower\n
1105:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB2LPENR    MDF1LPEN      LL_AHB2_GRP1_IsEnabledClockLowPower\n
1106:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB2LPENR    ADF1LPEN      LL_AHB2_GRP1_IsEnabledClockLowPower
1107:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1108:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_RAMCFG
1109:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_MDF1
1110:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ADF1
1111:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval uint32_t
1112:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
1113:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE uint32_t LL_AHB2_GRP1_IsEnabledClockLowPower(uint32_t Periphs)
1114:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
1115:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   return ((READ_BIT(RCC->AHB2LPENR, Periphs) == Periphs) ? 1UL : 0UL);
1116:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
1117:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
1118:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
ARM GAS  /tmp/ccaUtRHH.s 			page 107


1119:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Disable AHB2 peripherals clock during Low Power mode.
1120:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll AHB2LPENCR   RAMCFGLPENC   LL_AHB2_GRP1_DisableClockLowPower\n
1121:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB2LPENCR   MDF1LPENC     LL_AHB2_GRP1_DisableClockLowPower\n
1122:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB2LPENCR   ADF1LPENC     LL_AHB2_GRP1_DisableClockLowPower
1123:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1124:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_RAMCFG
1125:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_MDF1
1126:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ADF1
1127:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval None
1128:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
1129:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE void LL_AHB2_GRP1_DisableClockLowPower(uint32_t Periphs)
1130:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
1131:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   WRITE_REG(RCC->AHB2LPENCR, Periphs);
1132:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
1133:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
1134:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
1135:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @}
1136:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
1137:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
1138:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /** @defgroup BUS_LL_EF_AHB3 AHB3
1139:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @{
1140:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
1141:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
1142:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
1143:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Enable AHB3 peripherals clock.
1144:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll AHB3ENSR     RNGENS        LL_AHB3_GRP1_EnableClock\n
1145:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB3ENSR     HASHENS       LL_AHB3_GRP1_EnableClock\n
1146:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB3ENSR     CRYPENS       LL_AHB3_GRP1_EnableClock\n  (*)
1147:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB3ENSR     SAESENS       LL_AHB3_GRP1_EnableClock\n  (*)
1148:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB3ENSR     PKAENS        LL_AHB3_GRP1_EnableClock\n
1149:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB3ENSR     RIFSCENS      LL_AHB3_GRP1_EnableClock\n
1150:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB3ENSR     RISAFENS      LL_AHB3_GRP1_EnableClock\n
1151:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB3ENSR     IACENS        LL_AHB3_GRP1_EnableClock
1152:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1153:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_RNG
1154:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_HASH
1155:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_CRYP (*)
1156:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_SAES (*)
1157:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_PKA
1158:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_RIFSC
1159:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_RISAF
1160:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_IAC
1161:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *
1162:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         (*) value not defined in all devices.
1163:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval None
1164:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
1165:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE void LL_AHB3_GRP1_EnableClock(uint32_t Periphs)
1166:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
 607              		.loc 4 1166 1
 608              		.cfi_startproc
 609              		@ args = 0, pretend = 0, frame = 16
 610              		@ frame_needed = 1, uses_anonymous_args = 0
 611              		@ link register save eliminated.
 612 0000 80B4     		push	{r7}
 613              		.cfi_def_cfa_offset 4
 614              		.cfi_offset 7, -4
 615 0002 85B0     		sub	sp, sp, #20
ARM GAS  /tmp/ccaUtRHH.s 			page 108


 616              		.cfi_def_cfa_offset 24
 617 0004 00AF     		add	r7, sp, #0
 618              		.cfi_def_cfa_register 7
 619 0006 7860     		str	r0, [r7, #4]
1167:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   __IO uint32_t tmpreg;
1168:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   WRITE_REG(RCC->AHB3ENSR, Periphs);
 620              		.loc 4 1168 3
 621 0008 074A     		ldr	r2, .L39
 622 000a 7B68     		ldr	r3, [r7, #4]
 623 000c C2F8583A 		str	r3, [r2, #2648]
1169:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
1170:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   tmpreg = READ_REG(RCC->AHB3ENR);
 624              		.loc 4 1170 12
 625 0010 054B     		ldr	r3, .L39
 626 0012 D3F85832 		ldr	r3, [r3, #600]
 627              		.loc 4 1170 10
 628 0016 FB60     		str	r3, [r7, #12]
1171:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   (void)tmpreg;
 629              		.loc 4 1171 3
 630 0018 FB68     		ldr	r3, [r7, #12]
1172:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
 631              		.loc 4 1172 1
 632 001a 00BF     		nop
 633 001c 1437     		adds	r7, r7, #20
 634              		.cfi_def_cfa_offset 4
 635 001e BD46     		mov	sp, r7
 636              		.cfi_def_cfa_register 13
 637              		@ sp needed
 638 0020 5DF8047B 		ldr	r7, [sp], #4
 639              		.cfi_restore 7
 640              		.cfi_def_cfa_offset 0
 641 0024 7047     		bx	lr
 642              	.L40:
 643 0026 00BF     		.align	2
 644              	.L39:
 645 0028 00800256 		.word	1443004416
 646              		.cfi_endproc
 647              	.LFE2770:
 649              		.section	.text.LL_AHB3_GRP1_ForceReset,"ax",%progbits
 650              		.align	1
 651              		.syntax unified
 652              		.thumb
 653              		.thumb_func
 655              	LL_AHB3_GRP1_ForceReset:
 656              	.LFB2773:
1173:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
1174:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
1175:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Check if AHB3 peripheral clock is enabled or not
1176:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll AHB3ENR      RNGEN         LL_AHB3_GRP1_IsEnabledClock\n
1177:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB3ENR      HASHEN        LL_AHB3_GRP1_IsEnabledClock\n
1178:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB3ENR      CRYPEN        LL_AHB3_GRP1_IsEnabledClock\n  (*)
1179:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB3ENR      SAESEN        LL_AHB3_GRP1_IsEnabledClock\n  (*)
1180:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB3ENR      PKAEN         LL_AHB3_GRP1_IsEnabledClock\n
1181:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB3ENR      RIFSCEN       LL_AHB3_GRP1_IsEnabledClock\n
1182:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB3ENR      RISAFEN       LL_AHB3_GRP1_IsEnabledClock\n
1183:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB3ENR      IACEN         LL_AHB3_GRP1_IsEnabledClock
1184:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
ARM GAS  /tmp/ccaUtRHH.s 			page 109


1185:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_RNG
1186:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_HASH
1187:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_CRYP (*)
1188:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_SAES (*)
1189:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_PKA
1190:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_RIFSC
1191:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_RISAF
1192:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_IAC
1193:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *
1194:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         (*) value not defined in all devices.
1195:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval uint32_t
1196:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
1197:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE uint32_t LL_AHB3_GRP1_IsEnabledClock(uint32_t Periphs)
1198:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
1199:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   return ((READ_BIT(RCC->AHB3ENR, Periphs) == Periphs) ? 1UL : 0UL);
1200:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
1201:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
1202:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
1203:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Disable AHB3 peripherals clock.
1204:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll AHB3ENCR     RNGENC        LL_AHB3_GRP1_DisableClock\n
1205:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB3ENCR     HASHENC       LL_AHB3_GRP1_DisableClock\n
1206:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB3ENCR     CRYPENC       LL_AHB3_GRP1_DisableClock\n  (*)
1207:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB3ENCR     SAESENC       LL_AHB3_GRP1_DisableClock\n  (*)
1208:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB3ENCR     PKAENC        LL_AHB3_GRP1_DisableClock\n
1209:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB3ENCR     RIFSCENC      LL_AHB3_GRP1_DisableClock\n
1210:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB3ENCR     RISAFENC      LL_AHB3_GRP1_DisableClock\n
1211:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB3ENCR     IACENC        LL_AHB3_GRP1_DisableClock
1212:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1213:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_RNG
1214:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_HASH
1215:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_CRYP (*)
1216:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_SAES (*)
1217:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_PKA
1218:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_RIFSC
1219:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_RISAF
1220:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_IAC
1221:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *
1222:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         (*) value not defined in all devices.
1223:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval None
1224:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
1225:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE void LL_AHB3_GRP1_DisableClock(uint32_t Periphs)
1226:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
1227:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   WRITE_REG(RCC->AHB3ENCR, Periphs);
1228:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
1229:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
1230:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
1231:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Force AHB3 peripherals reset.
1232:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll AHB3RSTSR    RNGRSTS       LL_AHB3_GRP1_ForceReset\n
1233:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB3RSTSR    HASHRSTS      LL_AHB3_GRP1_ForceReset\n
1234:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB3RSTSR    CRYPRSTS      LL_AHB3_GRP1_ForceReset\n  (*)
1235:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB3RSTSR    SAESRSTS      LL_AHB3_GRP1_ForceReset\n  (*)
1236:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB3RSTSR    PKARSTS       LL_AHB3_GRP1_ForceReset\n
1237:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB3RSTSR    IACRSTS       LL_AHB3_GRP1_ForceReset
1238:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1239:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_RNG
1240:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_HASH
1241:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_CRYP (*)
ARM GAS  /tmp/ccaUtRHH.s 			page 110


1242:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_SAES (*)
1243:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_PKA
1244:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_IAC
1245:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *
1246:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         (*) value not defined in all devices.
1247:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval None
1248:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
1249:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE void LL_AHB3_GRP1_ForceReset(uint32_t Periphs)
1250:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
 657              		.loc 4 1250 1
 658              		.cfi_startproc
 659              		@ args = 0, pretend = 0, frame = 8
 660              		@ frame_needed = 1, uses_anonymous_args = 0
 661              		@ link register save eliminated.
 662 0000 80B4     		push	{r7}
 663              		.cfi_def_cfa_offset 4
 664              		.cfi_offset 7, -4
 665 0002 83B0     		sub	sp, sp, #12
 666              		.cfi_def_cfa_offset 16
 667 0004 00AF     		add	r7, sp, #0
 668              		.cfi_def_cfa_register 7
 669 0006 7860     		str	r0, [r7, #4]
1251:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   WRITE_REG(RCC->AHB3RSTSR, Periphs);
 670              		.loc 4 1251 3
 671 0008 044A     		ldr	r2, .L42
 672 000a 7B68     		ldr	r3, [r7, #4]
 673 000c C2F8183A 		str	r3, [r2, #2584]
1252:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
 674              		.loc 4 1252 1
 675 0010 00BF     		nop
 676 0012 0C37     		adds	r7, r7, #12
 677              		.cfi_def_cfa_offset 4
 678 0014 BD46     		mov	sp, r7
 679              		.cfi_def_cfa_register 13
 680              		@ sp needed
 681 0016 5DF8047B 		ldr	r7, [sp], #4
 682              		.cfi_restore 7
 683              		.cfi_def_cfa_offset 0
 684 001a 7047     		bx	lr
 685              	.L43:
 686              		.align	2
 687              	.L42:
 688 001c 00800256 		.word	1443004416
 689              		.cfi_endproc
 690              	.LFE2773:
 692              		.section	.text.LL_AHB3_GRP1_ReleaseReset,"ax",%progbits
 693              		.align	1
 694              		.syntax unified
 695              		.thumb
 696              		.thumb_func
 698              	LL_AHB3_GRP1_ReleaseReset:
 699              	.LFB2774:
1253:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
1254:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
1255:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Release AHB3 peripherals reset.
1256:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll AHB3RSTCR    RNGRSTC       LL_AHB3_GRP1_ReleaseReset\n
1257:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB3RSTCR    HASHRSTC      LL_AHB3_GRP1_ReleaseReset\n
ARM GAS  /tmp/ccaUtRHH.s 			page 111


1258:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB3RSTCR    CRYPRSTC      LL_AHB3_GRP1_ReleaseReset\n  (*)
1259:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB3RSTCR    SAESRSTC      LL_AHB3_GRP1_ReleaseReset\n  (*)
1260:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB3RSTCR    PKARSTC       LL_AHB3_GRP1_ReleaseReset\n
1261:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB3RSTCR    IACRSTC       LL_AHB3_GRP1_ReleaseReset
1262:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1263:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_RNG
1264:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_HASH
1265:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_CRYP (*)
1266:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_SAES (*)
1267:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_PKA
1268:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_IAC
1269:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *
1270:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         (*) value not defined in all devices.
1271:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval None
1272:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
1273:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE void LL_AHB3_GRP1_ReleaseReset(uint32_t Periphs)
1274:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
 700              		.loc 4 1274 1
 701              		.cfi_startproc
 702              		@ args = 0, pretend = 0, frame = 8
 703              		@ frame_needed = 1, uses_anonymous_args = 0
 704              		@ link register save eliminated.
 705 0000 80B4     		push	{r7}
 706              		.cfi_def_cfa_offset 4
 707              		.cfi_offset 7, -4
 708 0002 83B0     		sub	sp, sp, #12
 709              		.cfi_def_cfa_offset 16
 710 0004 00AF     		add	r7, sp, #0
 711              		.cfi_def_cfa_register 7
 712 0006 7860     		str	r0, [r7, #4]
1275:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   WRITE_REG(RCC->AHB3RSTCR, Periphs);
 713              		.loc 4 1275 3
 714 0008 064B     		ldr	r3, .L45
 715 000a 03F58053 		add	r3, r3, #4096
 716 000e 1A46     		mov	r2, r3
 717 0010 7B68     		ldr	r3, [r7, #4]
 718 0012 C2F81832 		str	r3, [r2, #536]
1276:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
 719              		.loc 4 1276 1
 720 0016 00BF     		nop
 721 0018 0C37     		adds	r7, r7, #12
 722              		.cfi_def_cfa_offset 4
 723 001a BD46     		mov	sp, r7
 724              		.cfi_def_cfa_register 13
 725              		@ sp needed
 726 001c 5DF8047B 		ldr	r7, [sp], #4
 727              		.cfi_restore 7
 728              		.cfi_def_cfa_offset 0
 729 0020 7047     		bx	lr
 730              	.L46:
 731 0022 00BF     		.align	2
 732              	.L45:
 733 0024 00800256 		.word	1443004416
 734              		.cfi_endproc
 735              	.LFE2774:
 737              		.section	.text.LL_AHB3_GRP1_EnableClockLowPower,"ax",%progbits
 738              		.align	1
ARM GAS  /tmp/ccaUtRHH.s 			page 112


 739              		.syntax unified
 740              		.thumb
 741              		.thumb_func
 743              	LL_AHB3_GRP1_EnableClockLowPower:
 744              	.LFB2775:
1277:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
1278:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
1279:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Enable AHB3 peripherals clock during Low Power mode.
1280:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll AHB3LPENSR   RNGLPENS      LL_AHB3_GRP1_EnableClockLowPower\n
1281:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB3LPENSR   HASHLPENS     LL_AHB3_GRP1_EnableClockLowPower\n
1282:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB3LPENSR   CRYPLPENS     LL_AHB3_GRP1_EnableClockLowPower\n  (*)
1283:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB3LPENSR   SAESLPENS     LL_AHB3_GRP1_EnableClockLowPower\n  (*)
1284:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB3LPENSR   PKALPENS      LL_AHB3_GRP1_EnableClockLowPower\n
1285:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB3LPENSR   RIFSCLPENS    LL_AHB3_GRP1_EnableClockLowPower\n
1286:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB3LPENSR   RISAFLPENS    LL_AHB3_GRP1_EnableClockLowPower\n
1287:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB3LPENSR   IACLPENS      LL_AHB3_GRP1_EnableClockLowPower
1288:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1289:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_RNG
1290:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_HASH
1291:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_CRYP (*)
1292:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_SAES (*)
1293:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_PKA
1294:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_RIFSC
1295:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_RISAF
1296:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_IAC
1297:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *
1298:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         (*) value not defined in all devices.
1299:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval None
1300:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
1301:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE void LL_AHB3_GRP1_EnableClockLowPower(uint32_t Periphs)
1302:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
 745              		.loc 4 1302 1
 746              		.cfi_startproc
 747              		@ args = 0, pretend = 0, frame = 16
 748              		@ frame_needed = 1, uses_anonymous_args = 0
 749              		@ link register save eliminated.
 750 0000 80B4     		push	{r7}
 751              		.cfi_def_cfa_offset 4
 752              		.cfi_offset 7, -4
 753 0002 85B0     		sub	sp, sp, #20
 754              		.cfi_def_cfa_offset 24
 755 0004 00AF     		add	r7, sp, #0
 756              		.cfi_def_cfa_register 7
 757 0006 7860     		str	r0, [r7, #4]
1303:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   __IO uint32_t tmpreg;
1304:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   WRITE_REG(RCC->AHB3LPENSR, Periphs);
 758              		.loc 4 1304 3
 759 0008 074A     		ldr	r2, .L48
 760 000a 7B68     		ldr	r3, [r7, #4]
 761 000c C2F8983A 		str	r3, [r2, #2712]
1305:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
1306:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   tmpreg = READ_REG(RCC->AHB3LPENR);
 762              		.loc 4 1306 12
 763 0010 054B     		ldr	r3, .L48
 764 0012 D3F89832 		ldr	r3, [r3, #664]
 765              		.loc 4 1306 10
 766 0016 FB60     		str	r3, [r7, #12]
ARM GAS  /tmp/ccaUtRHH.s 			page 113


1307:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   (void)tmpreg;
 767              		.loc 4 1307 3
 768 0018 FB68     		ldr	r3, [r7, #12]
1308:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
 769              		.loc 4 1308 1
 770 001a 00BF     		nop
 771 001c 1437     		adds	r7, r7, #20
 772              		.cfi_def_cfa_offset 4
 773 001e BD46     		mov	sp, r7
 774              		.cfi_def_cfa_register 13
 775              		@ sp needed
 776 0020 5DF8047B 		ldr	r7, [sp], #4
 777              		.cfi_restore 7
 778              		.cfi_def_cfa_offset 0
 779 0024 7047     		bx	lr
 780              	.L49:
 781 0026 00BF     		.align	2
 782              	.L48:
 783 0028 00800256 		.word	1443004416
 784              		.cfi_endproc
 785              	.LFE2775:
 787              		.section	.text.LL_AHB4_GRP1_EnableClock,"ax",%progbits
 788              		.align	1
 789              		.syntax unified
 790              		.thumb
 791              		.thumb_func
 793              	LL_AHB4_GRP1_EnableClock:
 794              	.LFB2778:
1309:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
1310:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
1311:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Check if AHB3 peripheral clock during Low Power mode is enabled or not .
1312:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll AHB3LPENR    RNGLPEN       LL_AHB3_GRP1_IsEnabledClockLowPower\n
1313:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB3LPENR    HASHLPEN      LL_AHB3_GRP1_IsEnabledClockLowPower\n
1314:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB3LPENR    CRYPLPEN      LL_AHB3_GRP1_IsEnabledClockLowPower\n  (*)
1315:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB3LPENR    SAESLPEN      LL_AHB3_GRP1_IsEnabledClockLowPower\n  (*)
1316:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB3LPENR    PKALPEN       LL_AHB3_GRP1_IsEnabledClockLowPower\n
1317:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB3LPENR    RIFSCLPEN     LL_AHB3_GRP1_IsEnabledClockLowPower\n
1318:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB3LPENR    RISAFLPEN     LL_AHB3_GRP1_IsEnabledClockLowPower\n
1319:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB3LPENR    IACLPEN       LL_AHB3_GRP1_IsEnabledClockLowPower
1320:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1321:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_RNG
1322:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_HASH
1323:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_CRYP (*)
1324:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_SAES (*)
1325:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_PKA
1326:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_RIFSC
1327:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_RISAF
1328:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_IAC
1329:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *
1330:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         (*) value not defined in all devices.
1331:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval uint32_t
1332:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
1333:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE uint32_t LL_AHB3_GRP1_IsEnabledClockLowPower(uint32_t Periphs)
1334:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
1335:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   return ((READ_BIT(RCC->AHB3LPENR, Periphs) == Periphs) ? 1UL : 0UL);
1336:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
1337:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
ARM GAS  /tmp/ccaUtRHH.s 			page 114


1338:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
1339:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Disable AHB3 peripherals clock during Low Power mode.
1340:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll AHB3LPENCR   RNGLPENC      LL_AHB3_GRP1_DisableClockLowPower\n
1341:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB3LPENCR   HASHLPENC     LL_AHB3_GRP1_DisableClockLowPower\n
1342:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB3LPENCR   CRYPLPENC     LL_AHB3_GRP1_DisableClockLowPower\n  (*)
1343:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB3LPENCR   SAESLPENC     LL_AHB3_GRP1_DisableClockLowPower\n  (*)
1344:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB3LPENCR   PKALPENC      LL_AHB3_GRP1_DisableClockLowPower\n
1345:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB3LPENCR   RIFSCLPENC    LL_AHB3_GRP1_DisableClockLowPower\n
1346:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB3LPENCR   RISAFLPENC    LL_AHB3_GRP1_DisableClockLowPower\n
1347:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB3LPENCR   IACLPENC      LL_AHB3_GRP1_DisableClockLowPower
1348:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1349:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_RNG
1350:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_HASH
1351:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_CRYP (*)
1352:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_SAES (*)
1353:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_PKA
1354:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_RIFSC
1355:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_RISAF
1356:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_IAC
1357:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *
1358:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         (*) value not defined in all devices.
1359:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval None
1360:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
1361:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE void LL_AHB3_GRP1_DisableClockLowPower(uint32_t Periphs)
1362:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
1363:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   WRITE_REG(RCC->AHB3LPENCR, Periphs);
1364:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
1365:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
1366:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
1367:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @}
1368:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
1369:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
1370:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /** @defgroup BUS_LL_EF_AHB4 AHB4
1371:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @{
1372:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
1373:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
1374:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
1375:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Enable AHB4 peripherals clock.
1376:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll AHB4ENSR     GPIOAENS      LL_AHB4_GRP1_EnableClock\n
1377:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4ENSR     GPIOBENS      LL_AHB4_GRP1_EnableClock\n
1378:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4ENSR     GPIOCENS      LL_AHB4_GRP1_EnableClock\n
1379:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4ENSR     GPIODENS      LL_AHB4_GRP1_EnableClock\n
1380:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4ENSR     GPIOEENS      LL_AHB4_GRP1_EnableClock\n
1381:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4ENSR     GPIOFENS      LL_AHB4_GRP1_EnableClock\n
1382:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4ENSR     GPIOGENS      LL_AHB4_GRP1_EnableClock\n
1383:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4ENSR     GPIOHENS      LL_AHB4_GRP1_EnableClock\n
1384:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4ENSR     GPIONENS      LL_AHB4_GRP1_EnableClock\n
1385:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4ENSR     GPIOOENS      LL_AHB4_GRP1_EnableClock\n
1386:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4ENSR     GPIOPENS      LL_AHB4_GRP1_EnableClock\n
1387:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4ENSR     GPIOQENS      LL_AHB4_GRP1_EnableClock\n
1388:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4ENSR     PWRENS        LL_AHB4_GRP1_EnableClock\n
1389:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4ENSR     CRCENS        LL_AHB4_GRP1_EnableClock
1390:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1391:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOA
1392:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOB
1393:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOC
1394:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOD
ARM GAS  /tmp/ccaUtRHH.s 			page 115


1395:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOE
1396:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOF
1397:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOG
1398:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOH
1399:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPION
1400:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOO
1401:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOP
1402:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOQ
1403:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_PWR
1404:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_CRC
1405:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval None
1406:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
1407:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE void LL_AHB4_GRP1_EnableClock(uint32_t Periphs)
1408:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
 795              		.loc 4 1408 1
 796              		.cfi_startproc
 797              		@ args = 0, pretend = 0, frame = 16
 798              		@ frame_needed = 1, uses_anonymous_args = 0
 799              		@ link register save eliminated.
 800 0000 80B4     		push	{r7}
 801              		.cfi_def_cfa_offset 4
 802              		.cfi_offset 7, -4
 803 0002 85B0     		sub	sp, sp, #20
 804              		.cfi_def_cfa_offset 24
 805 0004 00AF     		add	r7, sp, #0
 806              		.cfi_def_cfa_register 7
 807 0006 7860     		str	r0, [r7, #4]
1409:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   __IO uint32_t tmpreg;
1410:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   WRITE_REG(RCC->AHB4ENSR, Periphs);
 808              		.loc 4 1410 3
 809 0008 074A     		ldr	r2, .L51
 810 000a 7B68     		ldr	r3, [r7, #4]
 811 000c C2F85C3A 		str	r3, [r2, #2652]
1411:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
1412:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   tmpreg = READ_REG(RCC->AHB4ENR);
 812              		.loc 4 1412 12
 813 0010 054B     		ldr	r3, .L51
 814 0012 D3F85C32 		ldr	r3, [r3, #604]
 815              		.loc 4 1412 10
 816 0016 FB60     		str	r3, [r7, #12]
1413:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   (void)tmpreg;
 817              		.loc 4 1413 3
 818 0018 FB68     		ldr	r3, [r7, #12]
1414:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
 819              		.loc 4 1414 1
 820 001a 00BF     		nop
 821 001c 1437     		adds	r7, r7, #20
 822              		.cfi_def_cfa_offset 4
 823 001e BD46     		mov	sp, r7
 824              		.cfi_def_cfa_register 13
 825              		@ sp needed
 826 0020 5DF8047B 		ldr	r7, [sp], #4
 827              		.cfi_restore 7
 828              		.cfi_def_cfa_offset 0
 829 0024 7047     		bx	lr
 830              	.L52:
 831 0026 00BF     		.align	2
ARM GAS  /tmp/ccaUtRHH.s 			page 116


 832              	.L51:
 833 0028 00800256 		.word	1443004416
 834              		.cfi_endproc
 835              	.LFE2778:
 837              		.section	.text.LL_AHB4_GRP1_EnableClockLowPower,"ax",%progbits
 838              		.align	1
 839              		.syntax unified
 840              		.thumb
 841              		.thumb_func
 843              	LL_AHB4_GRP1_EnableClockLowPower:
 844              	.LFB2783:
1415:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
1416:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
1417:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Check if AHB4 peripheral clock is enabled or not
1418:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll AHB4ENR      GPIOAEN       LL_AHB4_GRP1_IsEnabledClock\n
1419:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4ENR      GPIOBEN       LL_AHB4_GRP1_IsEnabledClock\n
1420:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4ENR      GPIOCEN       LL_AHB4_GRP1_IsEnabledClock\n
1421:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4ENR      GPIODEN       LL_AHB4_GRP1_IsEnabledClock\n
1422:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4ENR      GPIOEEN       LL_AHB4_GRP1_IsEnabledClock\n
1423:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4ENR      GPIOFEN       LL_AHB4_GRP1_IsEnabledClock\n
1424:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4ENR      GPIOGEN       LL_AHB4_GRP1_IsEnabledClock\n
1425:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4ENR      GPIOHEN       LL_AHB4_GRP1_IsEnabledClock\n
1426:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4ENR      GPIONEN       LL_AHB4_GRP1_IsEnabledClock\n
1427:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4ENR      GPIOOEN       LL_AHB4_GRP1_IsEnabledClock\n
1428:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4ENR      GPIOPEN       LL_AHB4_GRP1_IsEnabledClock\n
1429:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4ENR      GPIOQEN       LL_AHB4_GRP1_IsEnabledClock\n
1430:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4ENR      PWREN         LL_AHB4_GRP1_IsEnabledClock\n
1431:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4ENR      CRCEN         LL_AHB4_GRP1_IsEnabledClock
1432:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1433:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOA
1434:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOB
1435:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOC
1436:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOD
1437:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOE
1438:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOF
1439:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOG
1440:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOH
1441:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPION
1442:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOO
1443:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOP
1444:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOQ
1445:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_PWR
1446:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_CRC
1447:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval uint32_t
1448:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
1449:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE uint32_t LL_AHB4_GRP1_IsEnabledClock(uint32_t Periphs)
1450:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
1451:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   return ((READ_BIT(RCC->AHB4ENR, Periphs) == Periphs) ? 1UL : 0UL);
1452:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
1453:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
1454:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
1455:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Disable AHB4 peripherals clock.
1456:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll AHB4ENCR     GPIOAENC      LL_AHB4_GRP1_DisableClock\n
1457:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4ENCR     GPIOBENC      LL_AHB4_GRP1_DisableClock\n
1458:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4ENCR     GPIOCENC      LL_AHB4_GRP1_DisableClock\n
1459:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4ENCR     GPIODENC      LL_AHB4_GRP1_DisableClock\n
1460:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4ENCR     GPIOEENC      LL_AHB4_GRP1_DisableClock\n
ARM GAS  /tmp/ccaUtRHH.s 			page 117


1461:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4ENCR     GPIOFENC      LL_AHB4_GRP1_DisableClock\n
1462:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4ENCR     GPIOGENC      LL_AHB4_GRP1_DisableClock\n
1463:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4ENCR     GPIOHENC      LL_AHB4_GRP1_DisableClock\n
1464:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4ENCR     GPIONENC      LL_AHB4_GRP1_DisableClock\n
1465:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4ENCR     GPIOOENC      LL_AHB4_GRP1_DisableClock\n
1466:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4ENCR     GPIOPENC      LL_AHB4_GRP1_DisableClock\n
1467:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4ENCR     GPIOQENC      LL_AHB4_GRP1_DisableClock\n
1468:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4ENCR     PWRENC        LL_AHB4_GRP1_DisableClock\n
1469:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4ENCR     CRCENC        LL_AHB4_GRP1_DisableClock
1470:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1471:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOA
1472:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOB
1473:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOC
1474:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOD
1475:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOE
1476:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOF
1477:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOG
1478:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOH
1479:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPION
1480:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOO
1481:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOP
1482:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOQ
1483:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_PWR
1484:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_CRC
1485:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval None
1486:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
1487:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE void LL_AHB4_GRP1_DisableClock(uint32_t Periphs)
1488:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
1489:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   WRITE_REG(RCC->AHB4ENCR, Periphs);
1490:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
1491:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
1492:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
1493:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Force AHB4 peripherals reset.
1494:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll AHB4RSTSR     GPIOARSTS      LL_AHB4_GRP1_ForceReset\n
1495:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4RSTSR     GPIOBRSTS      LL_AHB4_GRP1_ForceReset\n
1496:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4RSTSR     GPIOCRSTS      LL_AHB4_GRP1_ForceReset\n
1497:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4RSTSR     GPIODRSTS      LL_AHB4_GRP1_ForceReset\n
1498:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4RSTSR     GPIOERSTS      LL_AHB4_GRP1_ForceReset\n
1499:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4RSTSR     GPIOFRSTS      LL_AHB4_GRP1_ForceReset\n
1500:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4RSTSR     GPIOGRSTS      LL_AHB4_GRP1_ForceReset\n
1501:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4RSTSR     GPIOHRSTS      LL_AHB4_GRP1_ForceReset\n
1502:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4RSTSR     GPIONRSTS      LL_AHB4_GRP1_ForceReset\n
1503:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4RSTSR     GPIOORSTS      LL_AHB4_GRP1_ForceReset\n
1504:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4RSTSR     GPIOPRSTS      LL_AHB4_GRP1_ForceReset\n
1505:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4RSTSR     GPIOQRSTS      LL_AHB4_GRP1_ForceReset\n
1506:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4RSTSR     CRCRSTS        LL_AHB4_GRP1_ForceReset\n
1507:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4RSTSR     BKPRAMRSTS     LL_AHB4_GRP1_ForceReset
1508:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1509:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOA
1510:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOB
1511:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOC
1512:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOD
1513:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOE
1514:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOF
1515:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOG
1516:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOH
1517:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPION
ARM GAS  /tmp/ccaUtRHH.s 			page 118


1518:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOO
1519:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOP
1520:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOQ
1521:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_PWR
1522:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_CRC
1523:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval None
1524:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
1525:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE void LL_AHB4_GRP1_ForceReset(uint32_t Periphs)
1526:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
1527:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   WRITE_REG(RCC->AHB4RSTSR, Periphs);
1528:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
1529:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
1530:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
1531:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Release AHB4 peripherals reset.
1532:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll AHB4RSTCR     GPIOARSTC      LL_AHB4_GRP1_ReleaseReset\n
1533:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4RSTCR     GPIOBRSTC      LL_AHB4_GRP1_ReleaseReset\n
1534:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4RSTCR     GPIOCRSTC      LL_AHB4_GRP1_ReleaseReset\n
1535:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4RSTCR     GPIODRSTC      LL_AHB4_GRP1_ReleaseReset\n
1536:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4RSTCR     GPIOERSTC      LL_AHB4_GRP1_ReleaseReset\n
1537:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4RSTCR     GPIOFRSTC      LL_AHB4_GRP1_ReleaseReset\n
1538:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4RSTCR     GPIOGRSTC      LL_AHB4_GRP1_ReleaseReset\n
1539:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4RSTCR     GPIOHRSTC      LL_AHB4_GRP1_ReleaseReset\n
1540:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4RSTCR     GPIONRSTC      LL_AHB4_GRP1_ReleaseReset\n
1541:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4RSTCR     GPIOORSTC      LL_AHB4_GRP1_ReleaseReset\n
1542:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4RSTCR     GPIOPRSTC      LL_AHB4_GRP1_ReleaseReset\n
1543:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4RSTCR     GPIOQRSTC      LL_AHB4_GRP1_ReleaseReset\n
1544:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4RSTCR     CRCRSTC        LL_AHB4_GRP1_ReleaseReset\n
1545:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4RSTCR     BKPRAMRSTC     LL_AHB4_GRP1_ReleaseReset
1546:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1547:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOA
1548:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOB
1549:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOC
1550:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOD
1551:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOE
1552:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOF
1553:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOG
1554:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOH
1555:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPION
1556:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOO
1557:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOP
1558:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOQ
1559:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_PWR
1560:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_CRC
1561:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval None
1562:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
1563:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE void LL_AHB4_GRP1_ReleaseReset(uint32_t Periphs)
1564:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
1565:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   WRITE_REG(RCC->AHB4RSTCR, Periphs);
1566:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
1567:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
1568:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
1569:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Enable AHB4 peripherals clock during Low Power mode.
1570:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll AHB4LPENSR    GPIOALPENS     LL_AHB4_GRP1_EnableClockLowPower\n
1571:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4LPENSR    GPIOBLPENS     LL_AHB4_GRP1_EnableClockLowPower\n
1572:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4LPENSR    GPIOCLPENS     LL_AHB4_GRP1_EnableClockLowPower\n
1573:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4LPENSR    GPIODLPENS     LL_AHB4_GRP1_EnableClockLowPower\n
1574:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4LPENSR    GPIOELPENS     LL_AHB4_GRP1_EnableClockLowPower\n
ARM GAS  /tmp/ccaUtRHH.s 			page 119


1575:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4LPENSR    GPIOFLPENS     LL_AHB4_GRP1_EnableClockLowPower\n
1576:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4LPENSR    GPIOGLPENS     LL_AHB4_GRP1_EnableClockLowPower\n
1577:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4LPENSR    GPIOHLPENS     LL_AHB4_GRP1_EnableClockLowPower\n
1578:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4LPENSR    GPIONLPENS     LL_AHB4_GRP1_EnableClockLowPower\n
1579:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4LPENSR    GPIOOLPENS     LL_AHB4_GRP1_EnableClockLowPower\n
1580:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4LPENSR    GPIOPLPENS     LL_AHB4_GRP1_EnableClockLowPower\n
1581:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4LPENSR    GPIOQLPENS     LL_AHB4_GRP1_EnableClockLowPower\n
1582:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4LPENSR    CRCLPENS       LL_AHB4_GRP1_EnableClockLowPower\n
1583:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4LPENSR    BKPRAMLPENS    LL_AHB4_GRP1_EnableClockLowPower
1584:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1585:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOA
1586:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOB
1587:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOC
1588:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOD
1589:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOE
1590:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOF
1591:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOG
1592:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOH
1593:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPION
1594:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOO
1595:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOP
1596:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOQ
1597:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_PWR
1598:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_CRC
1599:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval None
1600:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
1601:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE void LL_AHB4_GRP1_EnableClockLowPower(uint32_t Periphs)
1602:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
 845              		.loc 4 1602 1
 846              		.cfi_startproc
 847              		@ args = 0, pretend = 0, frame = 16
 848              		@ frame_needed = 1, uses_anonymous_args = 0
 849              		@ link register save eliminated.
 850 0000 80B4     		push	{r7}
 851              		.cfi_def_cfa_offset 4
 852              		.cfi_offset 7, -4
 853 0002 85B0     		sub	sp, sp, #20
 854              		.cfi_def_cfa_offset 24
 855 0004 00AF     		add	r7, sp, #0
 856              		.cfi_def_cfa_register 7
 857 0006 7860     		str	r0, [r7, #4]
1603:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   __IO uint32_t tmpreg;
1604:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   WRITE_REG(RCC->AHB4LPENSR, Periphs);
 858              		.loc 4 1604 3
 859 0008 074A     		ldr	r2, .L54
 860 000a 7B68     		ldr	r3, [r7, #4]
 861 000c C2F89C3A 		str	r3, [r2, #2716]
1605:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
1606:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   tmpreg = READ_REG(RCC->AHB4LPENR);
 862              		.loc 4 1606 12
 863 0010 054B     		ldr	r3, .L54
 864 0012 D3F89C32 		ldr	r3, [r3, #668]
 865              		.loc 4 1606 10
 866 0016 FB60     		str	r3, [r7, #12]
1607:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   (void)tmpreg;
 867              		.loc 4 1607 3
 868 0018 FB68     		ldr	r3, [r7, #12]
ARM GAS  /tmp/ccaUtRHH.s 			page 120


1608:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
 869              		.loc 4 1608 1
 870 001a 00BF     		nop
 871 001c 1437     		adds	r7, r7, #20
 872              		.cfi_def_cfa_offset 4
 873 001e BD46     		mov	sp, r7
 874              		.cfi_def_cfa_register 13
 875              		@ sp needed
 876 0020 5DF8047B 		ldr	r7, [sp], #4
 877              		.cfi_restore 7
 878              		.cfi_def_cfa_offset 0
 879 0024 7047     		bx	lr
 880              	.L55:
 881 0026 00BF     		.align	2
 882              	.L54:
 883 0028 00800256 		.word	1443004416
 884              		.cfi_endproc
 885              	.LFE2783:
 887              		.section	.text.LL_AHB5_GRP1_EnableClock,"ax",%progbits
 888              		.align	1
 889              		.syntax unified
 890              		.thumb
 891              		.thumb_func
 893              	LL_AHB5_GRP1_EnableClock:
 894              	.LFB2786:
1609:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
1610:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
1611:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Check if AHB4 peripheral clock during Low Power mode is enabled or not .
1612:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll AHB4LPENR     GPIOALPEN      LL_AHB4_GRP1_IsEnabledClockLowPower\n
1613:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4LPENR     GPIOBLPEN      LL_AHB4_GRP1_IsEnabledClockLowPower\n
1614:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4LPENR     GPIOCLPEN      LL_AHB4_GRP1_IsEnabledClockLowPower\n
1615:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4LPENR     GPIODLPEN      LL_AHB4_GRP1_IsEnabledClockLowPower\n
1616:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4LPENR     GPIOELPEN      LL_AHB4_GRP1_IsEnabledClockLowPower\n
1617:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4LPENR     GPIOFLPEN      LL_AHB4_GRP1_IsEnabledClockLowPower\n
1618:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4LPENR     GPIOGLPEN      LL_AHB4_GRP1_IsEnabledClockLowPower\n
1619:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4LPENR     GPIOHLPEN      LL_AHB4_GRP1_IsEnabledClockLowPower\n
1620:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4LPENR     GPIONLPEN      LL_AHB4_GRP1_IsEnabledClockLowPower\n
1621:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4LPENR     GPIOOLPEN      LL_AHB4_GRP1_IsEnabledClockLowPower\n
1622:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4LPENR     GPIOPLPEN      LL_AHB4_GRP1_IsEnabledClockLowPower\n
1623:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4LPENR     GPIOQLPEN      LL_AHB4_GRP1_IsEnabledClockLowPower\n
1624:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4LPENR     PWRLPEN        LL_AHB4_GRP1_IsEnabledClockLowPower\n
1625:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4LPENR     CRCLPEN        LL_AHB4_GRP1_IsEnabledClockLowPower
1626:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1627:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOA
1628:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOB
1629:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOC
1630:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOD
1631:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOE
1632:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOF
1633:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOG
1634:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOH
1635:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPION
1636:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOO
1637:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOP
1638:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOQ
1639:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_PWR
1640:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_CRC
ARM GAS  /tmp/ccaUtRHH.s 			page 121


1641:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval uint32_t
1642:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
1643:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE uint32_t LL_AHB4_GRP1_IsEnabledClockLowPower(uint32_t Periphs)
1644:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
1645:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   return ((READ_BIT(RCC->AHB4LPENR, Periphs) == Periphs) ? 1UL : 0UL);
1646:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
1647:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
1648:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
1649:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Disable AHB4 peripherals clock during Low Power mode.
1650:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll AHB4LPENCR    GPIOALPENC     LL_AHB4_GRP1_DisableClockLowPower\n
1651:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4LPENCR    GPIOBLPENC     LL_AHB4_GRP1_DisableClockLowPower\n
1652:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4LPENCR    GPIOCLPENC     LL_AHB4_GRP1_DisableClockLowPower\n
1653:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4LPENCR    GPIODLPENC     LL_AHB4_GRP1_DisableClockLowPower\n
1654:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4LPENCR    GPIOELPENC     LL_AHB4_GRP1_DisableClockLowPower\n
1655:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4LPENCR    GPIOFLPENC     LL_AHB4_GRP1_DisableClockLowPower\n
1656:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4LPENCR    GPIOGLPENC     LL_AHB4_GRP1_DisableClockLowPower\n
1657:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4LPENCR    GPIOHLPENC     LL_AHB4_GRP1_DisableClockLowPower\n
1658:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4LPENCR    GPIONLPENC     LL_AHB4_GRP1_DisableClockLowPower\n
1659:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4LPENCR    GPIOOLPENC     LL_AHB4_GRP1_DisableClockLowPower\n
1660:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4LPENCR    GPIOPLPENC     LL_AHB4_GRP1_DisableClockLowPower\n
1661:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4LPENCR    GPIOQLPENC     LL_AHB4_GRP1_DisableClockLowPower\n
1662:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4LPENCR    PWRLPENC       LL_AHB4_GRP1_DisableClockLowPower\n
1663:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB4LPENCR    CRCLPENC       LL_AHB4_GRP1_DisableClockLowPower
1664:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1665:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOA
1666:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOB
1667:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOC
1668:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOD
1669:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOE
1670:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOF
1671:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOG
1672:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOH
1673:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPION
1674:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOO
1675:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOP
1676:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_GPIOQ
1677:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_PWR
1678:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB4_GRP1_PERIPH_CRC
1679:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval None
1680:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
1681:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE void LL_AHB4_GRP1_DisableClockLowPower(uint32_t Periphs)
1682:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
1683:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   WRITE_REG(RCC->AHB4LPENCR, Periphs);
1684:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
1685:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
1686:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
1687:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @}
1688:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
1689:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
1690:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /** @defgroup BUS_LL_EF_AHB5 AHB5
1691:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @{
1692:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
1693:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
1694:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
1695:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Enable AHB5 peripherals clock.
1696:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll AHB5ENSR     HPDMA1ENS     LL_AHB5_GRP1_EnableClock\n
1697:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5ENSR     DMA2DENS      LL_AHB5_GRP1_EnableClock\n
ARM GAS  /tmp/ccaUtRHH.s 			page 122


1698:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5ENSR     JPEGENS       LL_AHB5_GRP1_EnableClock\n
1699:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5ENSR     FMCENS        LL_AHB5_GRP1_EnableClock\n
1700:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5ENSR     XSPI1ENS      LL_AHB5_GRP1_EnableClock\n
1701:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5ENSR     PSSIENS       LL_AHB5_GRP1_EnableClock\n
1702:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5ENSR     SDMMC2ENS     LL_AHB5_GRP1_EnableClock\n
1703:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5ENSR     SDMMC1ENS     LL_AHB5_GRP1_EnableClock\n
1704:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5ENSR     XSPI2ENS      LL_AHB5_GRP1_EnableClock\n
1705:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5ENSR     XSPIMENS      LL_AHB5_GRP1_EnableClock\n
1706:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5ENSR     MCE1ENS       LL_AHB5_GRP1_EnableClock\n (*)
1707:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5ENSR     MCE2ENS       LL_AHB5_GRP1_EnableClock\n (*)
1708:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5ENSR     MCE3ENS       LL_AHB5_GRP1_EnableClock\n (*)
1709:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5ENSR     XSPI3ENS      LL_AHB5_GRP1_EnableClock\n
1710:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5ENSR     MCE4ENS       LL_AHB5_GRP1_EnableClock\n (*)
1711:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5ENSR     GFXMMUENS     LL_AHB5_GRP1_EnableClock\n
1712:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5ENSR     GPU2DENS      LL_AHB5_GRP1_EnableClock\n
1713:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5ENSR     ETH1MACENS    LL_AHB5_GRP1_EnableClock\n
1714:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5ENSR     ETH1TXENS     LL_AHB5_GRP1_EnableClock\n
1715:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5ENSR     ETH1RXENS     LL_AHB5_GRP1_EnableClock\n
1716:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5ENSR     ETH1ENS       LL_AHB5_GRP1_EnableClock\n
1717:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5ENSR     OTG1ENS       LL_AHB5_GRP1_EnableClock\n
1718:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5ENSR     OTGPHY1ENS    LL_AHB5_GRP1_EnableClock\n
1719:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5ENSR     OTGPHY2ENS    LL_AHB5_GRP1_EnableClock\n
1720:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5ENSR     OTG2ENS       LL_AHB5_GRP1_EnableClock\n
1721:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5ENSR     CACHEAXIENS   LL_AHB5_GRP1_EnableClock\n
1722:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5ENSR     NPUENS        LL_AHB5_GRP1_EnableClock
1723:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1724:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_HPDMA1
1725:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_DMA2D
1726:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_JPEG
1727:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_FMC
1728:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_XSPI1
1729:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_XSPI2
1730:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_XSPI3
1731:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_XSPIM
1732:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_PSSI
1733:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_SDMMC1
1734:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_SDMMC2
1735:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_MCE1 (*)
1736:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_MCE2 (*)
1737:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_MCE3 (*)
1738:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_MCE4 (*)
1739:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_GFXMMU
1740:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_GPU2D
1741:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_ETH1
1742:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_ETH1MAC
1743:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_ETH1TX
1744:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_ETH1RX
1745:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_OTG1
1746:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_OTG2
1747:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_OTGPHY1
1748:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_OTGPHY2
1749:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_CACHEAXI
1750:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_NPU
1751:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *
1752:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         (*) value not defined in all devices.
1753:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval None
1754:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
ARM GAS  /tmp/ccaUtRHH.s 			page 123


1755:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE void LL_AHB5_GRP1_EnableClock(uint32_t Periphs)
1756:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
 895              		.loc 4 1756 1
 896              		.cfi_startproc
 897              		@ args = 0, pretend = 0, frame = 16
 898              		@ frame_needed = 1, uses_anonymous_args = 0
 899              		@ link register save eliminated.
 900 0000 80B4     		push	{r7}
 901              		.cfi_def_cfa_offset 4
 902              		.cfi_offset 7, -4
 903 0002 85B0     		sub	sp, sp, #20
 904              		.cfi_def_cfa_offset 24
 905 0004 00AF     		add	r7, sp, #0
 906              		.cfi_def_cfa_register 7
 907 0006 7860     		str	r0, [r7, #4]
1757:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   __IO uint32_t tmpreg;
1758:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   WRITE_REG(RCC->AHB5ENSR, Periphs);
 908              		.loc 4 1758 3
 909 0008 074A     		ldr	r2, .L57
 910 000a 7B68     		ldr	r3, [r7, #4]
 911 000c C2F8603A 		str	r3, [r2, #2656]
1759:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
1760:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   tmpreg = READ_REG(RCC->AHB5ENR);
 912              		.loc 4 1760 12
 913 0010 054B     		ldr	r3, .L57
 914 0012 D3F86032 		ldr	r3, [r3, #608]
 915              		.loc 4 1760 10
 916 0016 FB60     		str	r3, [r7, #12]
1761:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   (void)tmpreg;
 917              		.loc 4 1761 3
 918 0018 FB68     		ldr	r3, [r7, #12]
1762:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
 919              		.loc 4 1762 1
 920 001a 00BF     		nop
 921 001c 1437     		adds	r7, r7, #20
 922              		.cfi_def_cfa_offset 4
 923 001e BD46     		mov	sp, r7
 924              		.cfi_def_cfa_register 13
 925              		@ sp needed
 926 0020 5DF8047B 		ldr	r7, [sp], #4
 927              		.cfi_restore 7
 928              		.cfi_def_cfa_offset 0
 929 0024 7047     		bx	lr
 930              	.L58:
 931 0026 00BF     		.align	2
 932              	.L57:
 933 0028 00800256 		.word	1443004416
 934              		.cfi_endproc
 935              	.LFE2786:
 937              		.section	.text.LL_AHB5_GRP1_DisableClock,"ax",%progbits
 938              		.align	1
 939              		.syntax unified
 940              		.thumb
 941              		.thumb_func
 943              	LL_AHB5_GRP1_DisableClock:
 944              	.LFB2788:
1763:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
ARM GAS  /tmp/ccaUtRHH.s 			page 124


1764:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
1765:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Check if AHB5 peripheral clock is enabled or not
1766:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll AHB5ENR      HPDMA1EN      LL_AHB5_GRP1_IsEnabledClock\n
1767:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5ENR      DMA2DEN       LL_AHB5_GRP1_IsEnabledClock\n
1768:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5ENR      JPEGEN        LL_AHB5_GRP1_IsEnabledClock\n
1769:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5ENR      FMCEN         LL_AHB5_GRP1_IsEnabledClock\n
1770:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5ENR      XSPI1EN       LL_AHB5_GRP1_IsEnabledClock\n
1771:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5ENR      PSSIEN        LL_AHB5_GRP1_IsEnabledClock\n
1772:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5ENR      SDMMC2EN      LL_AHB5_GRP1_IsEnabledClock\n
1773:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5ENR      SDMMC1EN      LL_AHB5_GRP1_IsEnabledClock\n
1774:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5ENR      XSPI2EN       LL_AHB5_GRP1_IsEnabledClock\n
1775:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5ENR      XSPIMEN       LL_AHB5_GRP1_IsEnabledClock\n
1776:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5ENR      MCE1EN        LL_AHB5_GRP1_IsEnabledClock\n (*)
1777:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5ENR      MCE2EN        LL_AHB5_GRP1_IsEnabledClock\n (*)
1778:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5ENR      MCE3EN        LL_AHB5_GRP1_IsEnabledClock\n (*)
1779:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5ENR      XSPI3EN       LL_AHB5_GRP1_IsEnabledClock\n
1780:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5ENR      MCE4EN        LL_AHB5_GRP1_IsEnabledClock\n (*)
1781:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5ENR      GFXMMUEN      LL_AHB5_GRP1_IsEnabledClock\n
1782:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5ENR      GPU2DEN       LL_AHB5_GRP1_IsEnabledClock\n
1783:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5ENR      ETH1MACEN     LL_AHB5_GRP1_IsEnabledClock\n
1784:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5ENR      ETH1TXEN      LL_AHB5_GRP1_IsEnabledClock\n
1785:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5ENR      ETH1RXEN      LL_AHB5_GRP1_IsEnabledClock\n
1786:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5ENR      ETH1EN        LL_AHB5_GRP1_IsEnabledClock\n
1787:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5ENR      OTG1EN        LL_AHB5_GRP1_IsEnabledClock\n
1788:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5ENR      OTGPHY1EN     LL_AHB5_GRP1_IsEnabledClock\n
1789:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5ENR      OTGPHY2EN     LL_AHB5_GRP1_IsEnabledClock\n
1790:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5ENR      OTG2EN        LL_AHB5_GRP1_IsEnabledClock\n
1791:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5ENR      CACHEAXIEN    LL_AHB5_GRP1_IsEnabledClock\n
1792:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5ENR      NPUEN         LL_AHB5_GRP1_IsEnabledClock
1793:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1794:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_HPDMA1
1795:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_DMA2D
1796:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_JPEG
1797:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_FMC
1798:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_XSPI1
1799:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_XSPI2
1800:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_XSPI3
1801:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_XSPIM
1802:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_PSSI
1803:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_SDMMC1
1804:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_SDMMC2
1805:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_MCE1 (*)
1806:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_MCE2 (*)
1807:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_MCE3 (*)
1808:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_MCE4 (*)
1809:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_GFXMMU
1810:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_GPU2D
1811:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_ETH1
1812:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_ETH1MAC
1813:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_ETH1TX
1814:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_ETH1RX
1815:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_OTG1
1816:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_OTG2
1817:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_OTGPHY1
1818:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_OTGPHY2
1819:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_CACHEAXI
1820:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_NPU
ARM GAS  /tmp/ccaUtRHH.s 			page 125


1821:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *
1822:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         (*) value not defined in all devices.
1823:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval uint32_t
1824:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
1825:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE uint32_t LL_AHB5_GRP1_IsEnabledClock(uint32_t Periphs)
1826:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
1827:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   return ((READ_BIT(RCC->AHB5ENR, Periphs) == Periphs) ? 1UL : 0UL);
1828:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
1829:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
1830:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
1831:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Disable AHB5 peripherals clock.
1832:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll AHB5ENCR     HPDMA1ENC     LL_AHB5_GRP1_DisableClock\n
1833:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5ENCR     DMA2DENC      LL_AHB5_GRP1_DisableClock\n
1834:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5ENCR     JPEGENC       LL_AHB5_GRP1_DisableClock\n
1835:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5ENCR     FMCENC        LL_AHB5_GRP1_DisableClock\n
1836:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5ENCR     XSPI1ENC      LL_AHB5_GRP1_DisableClock\n
1837:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5ENCR     PSSIENC       LL_AHB5_GRP1_DisableClock\n
1838:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5ENCR     SDMMC2ENC     LL_AHB5_GRP1_DisableClock\n
1839:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5ENCR     SDMMC1ENC     LL_AHB5_GRP1_DisableClock\n
1840:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5ENCR     XSPI2ENC      LL_AHB5_GRP1_DisableClock\n
1841:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5ENCR     XSPIMENC      LL_AHB5_GRP1_DisableClock\n
1842:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5ENCR     MCE1ENC       LL_AHB5_GRP1_DisableClock\n (*)
1843:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5ENCR     MCE2ENC       LL_AHB5_GRP1_DisableClock\n (*)
1844:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5ENCR     MCE3ENC       LL_AHB5_GRP1_DisableClock\n (*)
1845:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5ENCR     XSPI3ENC      LL_AHB5_GRP1_DisableClock\n
1846:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5ENCR     MCE4ENC       LL_AHB5_GRP1_DisableClock\n (*)
1847:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5ENCR     GFXMMUENC     LL_AHB5_GRP1_DisableClock\n
1848:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5ENCR     GPU2DENC      LL_AHB5_GRP1_DisableClock\n
1849:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5ENCR     ETH1MACENC    LL_AHB5_GRP1_DisableClock\n
1850:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5ENCR     ETH1TXENC     LL_AHB5_GRP1_DisableClock\n
1851:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5ENCR     ETH1RXENC     LL_AHB5_GRP1_DisableClock\n
1852:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5ENCR     ETH1ENC       LL_AHB5_GRP1_DisableClock\n
1853:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5ENCR     OTG1ENC       LL_AHB5_GRP1_DisableClock\n
1854:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5ENCR     OTGPHY1ENC    LL_AHB5_GRP1_DisableClock\n
1855:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5ENCR     OTGPHY2ENC    LL_AHB5_GRP1_DisableClock\n
1856:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5ENCR     OTG2ENC       LL_AHB5_GRP1_DisableClock\n
1857:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5ENCR     CACHEAXIENC   LL_AHB5_GRP1_DisableClock\n
1858:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5ENCR     NPUENC        LL_AHB5_GRP1_DisableClock
1859:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1860:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_HPDMA1
1861:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_DMA2D
1862:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_JPEG
1863:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_FMC
1864:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_XSPI1
1865:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_XSPI2
1866:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_XSPI3
1867:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_XSPIM
1868:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_PSSI
1869:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_SDMMC1
1870:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_SDMMC2
1871:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_MCE1 (*)
1872:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_MCE2 (*)
1873:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_MCE3 (*)
1874:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_MCE4 (*)
1875:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_GFXMMU
1876:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_GPU2D
1877:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_ETH1
ARM GAS  /tmp/ccaUtRHH.s 			page 126


1878:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_ETH1MAC
1879:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_ETH1TX
1880:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_ETH1RX
1881:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_OTG1
1882:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_OTG2
1883:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_OTGPHY1
1884:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_OTGPHY2
1885:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_CACHEAXI
1886:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_NPU
1887:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *
1888:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         (*) value not defined in all devices.
1889:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval None
1890:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
1891:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE void LL_AHB5_GRP1_DisableClock(uint32_t Periphs)
1892:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
 945              		.loc 4 1892 1
 946              		.cfi_startproc
 947              		@ args = 0, pretend = 0, frame = 8
 948              		@ frame_needed = 1, uses_anonymous_args = 0
 949              		@ link register save eliminated.
 950 0000 80B4     		push	{r7}
 951              		.cfi_def_cfa_offset 4
 952              		.cfi_offset 7, -4
 953 0002 83B0     		sub	sp, sp, #12
 954              		.cfi_def_cfa_offset 16
 955 0004 00AF     		add	r7, sp, #0
 956              		.cfi_def_cfa_register 7
 957 0006 7860     		str	r0, [r7, #4]
1893:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   WRITE_REG(RCC->AHB5ENCR, Periphs);
 958              		.loc 4 1893 3
 959 0008 064B     		ldr	r3, .L60
 960 000a 03F58053 		add	r3, r3, #4096
 961 000e 1A46     		mov	r2, r3
 962 0010 7B68     		ldr	r3, [r7, #4]
 963 0012 C2F86032 		str	r3, [r2, #608]
1894:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
 964              		.loc 4 1894 1
 965 0016 00BF     		nop
 966 0018 0C37     		adds	r7, r7, #12
 967              		.cfi_def_cfa_offset 4
 968 001a BD46     		mov	sp, r7
 969              		.cfi_def_cfa_register 13
 970              		@ sp needed
 971 001c 5DF8047B 		ldr	r7, [sp], #4
 972              		.cfi_restore 7
 973              		.cfi_def_cfa_offset 0
 974 0020 7047     		bx	lr
 975              	.L61:
 976 0022 00BF     		.align	2
 977              	.L60:
 978 0024 00800256 		.word	1443004416
 979              		.cfi_endproc
 980              	.LFE2788:
 982              		.section	.text.LL_AHB5_GRP1_ForceReset,"ax",%progbits
 983              		.align	1
 984              		.syntax unified
 985              		.thumb
ARM GAS  /tmp/ccaUtRHH.s 			page 127


 986              		.thumb_func
 988              	LL_AHB5_GRP1_ForceReset:
 989              	.LFB2789:
1895:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
1896:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
1897:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Force AHB5 peripherals reset.
1898:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll AHB5RSTSR    HPDMA1RSTS      LL_AHB5_GRP1_ForceReset\n
1899:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5RSTSR    DMA2DRSTS       LL_AHB5_GRP1_ForceReset\n
1900:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5RSTSR    JPEGRSTS        LL_AHB5_GRP1_ForceReset\n
1901:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5RSTSR    FMCRSTS         LL_AHB5_GRP1_ForceReset\n
1902:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5RSTSR    XSPI1RSTS       LL_AHB5_GRP1_ForceReset\n
1903:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5RSTSR    PSSIRSTS        LL_AHB5_GRP1_ForceReset\n
1904:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5RSTSR    SDMMC2RSTS      LL_AHB5_GRP1_ForceReset\n
1905:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5RSTSR    SDMMC1RSTS      LL_AHB5_GRP1_ForceReset\n
1906:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5RSTSR    XSPI2RSTS       LL_AHB5_GRP1_ForceReset\n
1907:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5RSTSR    XSPIMRSTS       LL_AHB5_GRP1_ForceReset\n
1908:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5RSTSR    XSPI3RSTS       LL_AHB5_GRP1_ForceReset\n
1909:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5RSTSR    GFXMMURSTS      LL_AHB5_GRP1_ForceReset\n
1910:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5RSTSR    GPU2DRSTS       LL_AHB5_GRP1_ForceReset\n
1911:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5RSTSR    OTG1PHYCTLRSTS  LL_AHB5_GRP1_ForceReset\n
1912:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5RSTSR    OTG2PHYCTLRSTS  LL_AHB5_GRP1_ForceReset\n
1913:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5RSTSR    ETH1RSTS        LL_AHB5_GRP1_ForceReset\n
1914:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5RSTSR    OTG1RSTS        LL_AHB5_GRP1_ForceReset\n
1915:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5RSTSR    OTGPHY1RSTS     LL_AHB5_GRP1_ForceReset\n
1916:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5RSTSR    OTGPHY2RSTS     LL_AHB5_GRP1_ForceReset\n
1917:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5RSTSR    OTG2RSTS        LL_AHB5_GRP1_ForceReset\n
1918:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5RSTSR    CACHEAXIRSTS    LL_AHB5_GRP1_ForceReset\n
1919:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5RSTSR    NPURSTS         LL_AHB5_GRP1_ForceReset
1920:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1921:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_HPDMA1
1922:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_DMA2D
1923:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_JPEG
1924:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_FMC
1925:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_XSPI1
1926:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_XSPI2
1927:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_XSPI3
1928:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_XSPIM
1929:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_PSSI
1930:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_SDMMC1
1931:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_SDMMC2
1932:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_GFXMMU
1933:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_GPU2D
1934:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_OTG1PHYCTL
1935:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_OTG2PHYCTL
1936:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_ETH1
1937:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_OTG1
1938:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_OTG2
1939:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_OTGPHY1
1940:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_OTGPHY2
1941:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_CACHEAXI
1942:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_NPU
1943:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval None
1944:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
1945:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE void LL_AHB5_GRP1_ForceReset(uint32_t Periphs)
1946:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
 990              		.loc 4 1946 1
 991              		.cfi_startproc
ARM GAS  /tmp/ccaUtRHH.s 			page 128


 992              		@ args = 0, pretend = 0, frame = 8
 993              		@ frame_needed = 1, uses_anonymous_args = 0
 994              		@ link register save eliminated.
 995 0000 80B4     		push	{r7}
 996              		.cfi_def_cfa_offset 4
 997              		.cfi_offset 7, -4
 998 0002 83B0     		sub	sp, sp, #12
 999              		.cfi_def_cfa_offset 16
 1000 0004 00AF     		add	r7, sp, #0
 1001              		.cfi_def_cfa_register 7
 1002 0006 7860     		str	r0, [r7, #4]
1947:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   WRITE_REG(RCC->AHB5RSTSR, Periphs);
 1003              		.loc 4 1947 3
 1004 0008 044A     		ldr	r2, .L63
 1005 000a 7B68     		ldr	r3, [r7, #4]
 1006 000c C2F8203A 		str	r3, [r2, #2592]
1948:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
 1007              		.loc 4 1948 1
 1008 0010 00BF     		nop
 1009 0012 0C37     		adds	r7, r7, #12
 1010              		.cfi_def_cfa_offset 4
 1011 0014 BD46     		mov	sp, r7
 1012              		.cfi_def_cfa_register 13
 1013              		@ sp needed
 1014 0016 5DF8047B 		ldr	r7, [sp], #4
 1015              		.cfi_restore 7
 1016              		.cfi_def_cfa_offset 0
 1017 001a 7047     		bx	lr
 1018              	.L64:
 1019              		.align	2
 1020              	.L63:
 1021 001c 00800256 		.word	1443004416
 1022              		.cfi_endproc
 1023              	.LFE2789:
 1025              		.section	.text.LL_AHB5_GRP1_ReleaseReset,"ax",%progbits
 1026              		.align	1
 1027              		.syntax unified
 1028              		.thumb
 1029              		.thumb_func
 1031              	LL_AHB5_GRP1_ReleaseReset:
 1032              	.LFB2790:
1949:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
1950:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
1951:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Release AHB5 peripherals reset.
1952:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll AHB5RSTCR    HPDMA1RSTC      LL_AHB5_GRP1_ReleaseReset\n
1953:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5RSTCR    DMA2DRSTC       LL_AHB5_GRP1_ReleaseReset\n
1954:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5RSTCR    JPEGRSTC        LL_AHB5_GRP1_ReleaseReset\n
1955:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5RSTCR    FMCRSTC         LL_AHB5_GRP1_ReleaseReset\n
1956:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5RSTCR    XSPI1RSTC       LL_AHB5_GRP1_ReleaseReset\n
1957:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5RSTCR    PSSIRSTC        LL_AHB5_GRP1_ReleaseReset\n
1958:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5RSTCR    SDMMC2RSTC      LL_AHB5_GRP1_ReleaseReset\n
1959:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5RSTCR    SDMMC1RSTC      LL_AHB5_GRP1_ReleaseReset\n
1960:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5RSTCR    XSPI2RSTC       LL_AHB5_GRP1_ReleaseReset\n
1961:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5RSTCR    XSPIMRSTC       LL_AHB5_GRP1_ReleaseReset\n
1962:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5RSTCR    XSPI3RSTC       LL_AHB5_GRP1_ReleaseReset\n
1963:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5RSTCR    GFXMMURSTC      LL_AHB5_GRP1_ReleaseReset\n
1964:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5RSTCR    GPU2DRSTC       LL_AHB5_GRP1_ReleaseReset\n
ARM GAS  /tmp/ccaUtRHH.s 			page 129


1965:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5RSTCR    OTG1PHYCTLRSTC  LL_AHB5_GRP1_ReleaseReset\n
1966:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5RSTCR    OTG2PHYCTLRSTC  LL_AHB5_GRP1_ReleaseReset\n
1967:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5RSTCR    ETH1RSTC        LL_AHB5_GRP1_ReleaseReset\n
1968:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5RSTCR    OTG1RSTC        LL_AHB5_GRP1_ReleaseReset\n
1969:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5RSTCR    OTGPHY1RSTC     LL_AHB5_GRP1_ReleaseReset\n
1970:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5RSTCR    OTGPHY2RSTC     LL_AHB5_GRP1_ReleaseReset\n
1971:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5RSTCR    OTG2RSTC        LL_AHB5_GRP1_ReleaseReset\n
1972:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5RSTCR    CACHEAXIRSTC    LL_AHB5_GRP1_ReleaseReset\n
1973:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5RSTCR    NPURSTS         LL_AHB5_GRP1_ReleaseReset
1974:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1975:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_HPDMA1
1976:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_DMA2D
1977:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_JPEG
1978:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_FMC
1979:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_XSPI1
1980:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_XSPI2
1981:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_XSPI3
1982:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_XSPIM
1983:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_PSSI
1984:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_SDMMC1
1985:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_SDMMC2
1986:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_GFXMMU
1987:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_GPU2D
1988:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_OTG1PHYCTL
1989:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_OTG2PHYCTL
1990:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_ETH1
1991:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_OTG1
1992:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_OTG2
1993:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_OTGPHY1
1994:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_OTGPHY2
1995:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_CACHEAXI
1996:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_NPU
1997:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval None
1998:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
1999:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE void LL_AHB5_GRP1_ReleaseReset(uint32_t Periphs)
2000:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
 1033              		.loc 4 2000 1
 1034              		.cfi_startproc
 1035              		@ args = 0, pretend = 0, frame = 8
 1036              		@ frame_needed = 1, uses_anonymous_args = 0
 1037              		@ link register save eliminated.
 1038 0000 80B4     		push	{r7}
 1039              		.cfi_def_cfa_offset 4
 1040              		.cfi_offset 7, -4
 1041 0002 83B0     		sub	sp, sp, #12
 1042              		.cfi_def_cfa_offset 16
 1043 0004 00AF     		add	r7, sp, #0
 1044              		.cfi_def_cfa_register 7
 1045 0006 7860     		str	r0, [r7, #4]
2001:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   WRITE_REG(RCC->AHB5RSTCR, Periphs);
 1046              		.loc 4 2001 3
 1047 0008 064B     		ldr	r3, .L66
 1048 000a 03F58053 		add	r3, r3, #4096
 1049 000e 1A46     		mov	r2, r3
 1050 0010 7B68     		ldr	r3, [r7, #4]
 1051 0012 C2F82032 		str	r3, [r2, #544]
2002:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
ARM GAS  /tmp/ccaUtRHH.s 			page 130


 1052              		.loc 4 2002 1
 1053 0016 00BF     		nop
 1054 0018 0C37     		adds	r7, r7, #12
 1055              		.cfi_def_cfa_offset 4
 1056 001a BD46     		mov	sp, r7
 1057              		.cfi_def_cfa_register 13
 1058              		@ sp needed
 1059 001c 5DF8047B 		ldr	r7, [sp], #4
 1060              		.cfi_restore 7
 1061              		.cfi_def_cfa_offset 0
 1062 0020 7047     		bx	lr
 1063              	.L67:
 1064 0022 00BF     		.align	2
 1065              	.L66:
 1066 0024 00800256 		.word	1443004416
 1067              		.cfi_endproc
 1068              	.LFE2790:
 1070              		.section	.text.LL_AHB5_GRP1_EnableClockLowPower,"ax",%progbits
 1071              		.align	1
 1072              		.syntax unified
 1073              		.thumb
 1074              		.thumb_func
 1076              	LL_AHB5_GRP1_EnableClockLowPower:
 1077              	.LFB2791:
2003:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
2004:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
2005:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Enable AHB5 peripherals clock during Low Power mode.
2006:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll AHB5LPENSR   HPDMA1LPENS   LL_AHB5_GRP1_EnableClockLowPower\n
2007:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5LPENSR   DMA2DLPENS    LL_AHB5_GRP1_EnableClockLowPower\n
2008:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5LPENSR   JPEGLPENS     LL_AHB5_GRP1_EnableClockLowPower\n
2009:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5LPENSR   FMCLPENS      LL_AHB5_GRP1_EnableClockLowPower\n
2010:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5LPENSR   XSPI1LPENS    LL_AHB5_GRP1_EnableClockLowPower\n
2011:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5LPENSR   PSSILPENS     LL_AHB5_GRP1_EnableClockLowPower\n
2012:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5LPENSR   SDMMC2LPENS   LL_AHB5_GRP1_EnableClockLowPower\n
2013:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5LPENSR   SDMMC1LPENS   LL_AHB5_GRP1_EnableClockLowPower\n
2014:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5LPENSR   XSPI2LPENS    LL_AHB5_GRP1_EnableClockLowPower\n
2015:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5LPENSR   XSPIMLPENS    LL_AHB5_GRP1_EnableClockLowPower\n
2016:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5LPENSR   MCE1LPENS     LL_AHB5_GRP1_EnableClockLowPower\n (*)
2017:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5LPENSR   MCE2LPENS     LL_AHB5_GRP1_EnableClockLowPower\n (*)
2018:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5LPENSR   MCE3LPENS     LL_AHB5_GRP1_EnableClockLowPower\n (*)
2019:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5LPENSR   XSPI3LPENS    LL_AHB5_GRP1_EnableClockLowPower\n
2020:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5LPENSR   MCE4LPENS     LL_AHB5_GRP1_EnableClockLowPower\n (*)
2021:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5LPENSR   GFXMMULPENS   LL_AHB5_GRP1_EnableClockLowPower\n
2022:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5LPENSR   GPU2DLPENS    LL_AHB5_GRP1_EnableClockLowPower\n
2023:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5LPENSR   ETH1MACLPENS  LL_AHB5_GRP1_EnableClockLowPower\n
2024:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5LPENSR   ETH1TXLPENS   LL_AHB5_GRP1_EnableClockLowPower\n
2025:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5LPENSR   ETH1RXLPENS   LL_AHB5_GRP1_EnableClockLowPower\n
2026:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5LPENSR   ETH1LPENS     LL_AHB5_GRP1_EnableClockLowPower\n
2027:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5LPENSR   OTG1LPENS     LL_AHB5_GRP1_EnableClockLowPower\n
2028:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5LPENSR   OTGPHY1LPENS  LL_AHB5_GRP1_EnableClockLowPower\n
2029:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5LPENSR   OTGPHY2LPENS  LL_AHB5_GRP1_EnableClockLowPower\n
2030:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5LPENSR   OTG2LPENS     LL_AHB5_GRP1_EnableClockLowPower\n
2031:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5LPENSR   CACHEAXILPENS LL_AHB5_GRP1_EnableClockLowPower\n
2032:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5LPENSR   NPULPENS      LL_AHB5_GRP1_EnableClockLowPower
2033:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
2034:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_HPDMA1
2035:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_DMA2D
ARM GAS  /tmp/ccaUtRHH.s 			page 131


2036:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_JPEG
2037:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_FMC
2038:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_XSPI1
2039:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_XSPI2
2040:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_XSPI3
2041:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_XSPIM
2042:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_PSSI
2043:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_SDMMC1
2044:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_SDMMC2
2045:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_MCE1 (*)
2046:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_MCE2 (*)
2047:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_MCE3 (*)
2048:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_MCE4 (*)
2049:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_GFXMMU
2050:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_GPU2D
2051:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_ETH1
2052:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_ETH1MAC
2053:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_ETH1TX
2054:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_ETH1RX
2055:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_OTG1
2056:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_OTG2
2057:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_OTGPHY1
2058:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_OTGPHY2
2059:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_CACHEAXI
2060:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_NPU
2061:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *
2062:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         (*) value not defined in all devices.
2063:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval None
2064:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
2065:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE void LL_AHB5_GRP1_EnableClockLowPower(uint32_t Periphs)
2066:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
 1078              		.loc 4 2066 1
 1079              		.cfi_startproc
 1080              		@ args = 0, pretend = 0, frame = 16
 1081              		@ frame_needed = 1, uses_anonymous_args = 0
 1082              		@ link register save eliminated.
 1083 0000 80B4     		push	{r7}
 1084              		.cfi_def_cfa_offset 4
 1085              		.cfi_offset 7, -4
 1086 0002 85B0     		sub	sp, sp, #20
 1087              		.cfi_def_cfa_offset 24
 1088 0004 00AF     		add	r7, sp, #0
 1089              		.cfi_def_cfa_register 7
 1090 0006 7860     		str	r0, [r7, #4]
2067:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   __IO uint32_t tmpreg;
2068:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   WRITE_REG(RCC->AHB5LPENSR, Periphs);
 1091              		.loc 4 2068 3
 1092 0008 074A     		ldr	r2, .L69
 1093 000a 7B68     		ldr	r3, [r7, #4]
 1094 000c C2F8A03A 		str	r3, [r2, #2720]
2069:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
2070:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   tmpreg = READ_REG(RCC->AHB5LPENR);
 1095              		.loc 4 2070 12
 1096 0010 054B     		ldr	r3, .L69
 1097 0012 D3F8A032 		ldr	r3, [r3, #672]
 1098              		.loc 4 2070 10
 1099 0016 FB60     		str	r3, [r7, #12]
ARM GAS  /tmp/ccaUtRHH.s 			page 132


2071:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   (void)tmpreg;
 1100              		.loc 4 2071 3
 1101 0018 FB68     		ldr	r3, [r7, #12]
2072:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
 1102              		.loc 4 2072 1
 1103 001a 00BF     		nop
 1104 001c 1437     		adds	r7, r7, #20
 1105              		.cfi_def_cfa_offset 4
 1106 001e BD46     		mov	sp, r7
 1107              		.cfi_def_cfa_register 13
 1108              		@ sp needed
 1109 0020 5DF8047B 		ldr	r7, [sp], #4
 1110              		.cfi_restore 7
 1111              		.cfi_def_cfa_offset 0
 1112 0024 7047     		bx	lr
 1113              	.L70:
 1114 0026 00BF     		.align	2
 1115              	.L69:
 1116 0028 00800256 		.word	1443004416
 1117              		.cfi_endproc
 1118              	.LFE2791:
 1120              		.section	.text.LL_APB1_GRP1_EnableClockLowPower,"ax",%progbits
 1121              		.align	1
 1122              		.syntax unified
 1123              		.thumb
 1124              		.thumb_func
 1126              	LL_APB1_GRP1_EnableClockLowPower:
 1127              	.LFB2799:
2073:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
2074:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
2075:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Check if AHB5 peripheral clock during Low Power mode is enabled or not .
2076:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll AHB5LPENR    HPDMA1LPEN    LL_AHB5_GRP1_IsEnabledClockLowPower\n
2077:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5LPENR    DMA2DLPEN     LL_AHB5_GRP1_IsEnabledClockLowPower\n
2078:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5LPENR    JPEGLPEN      LL_AHB5_GRP1_IsEnabledClockLowPower\n
2079:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5LPENR    FMCLPEN       LL_AHB5_GRP1_IsEnabledClockLowPower\n
2080:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5LPENR    XSPI1LPEN     LL_AHB5_GRP1_IsEnabledClockLowPower\n
2081:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5LPENR    PSSILPEN      LL_AHB5_GRP1_IsEnabledClockLowPower\n
2082:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5LPENR    SDMMC2LPEN    LL_AHB5_GRP1_IsEnabledClockLowPower\n
2083:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5LPENR    SDMMC1LPEN    LL_AHB5_GRP1_IsEnabledClockLowPower\n
2084:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5LPENR    XSPI2LPEN     LL_AHB5_GRP1_IsEnabledClockLowPower\n
2085:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5LPENR    XSPIMLPEN     LL_AHB5_GRP1_IsEnabledClockLowPower\n
2086:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5LPENR    MCE1LPEN      LL_AHB5_GRP1_IsEnabledClockLowPower\n (*)
2087:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5LPENR    MCE2LPEN      LL_AHB5_GRP1_IsEnabledClockLowPower\n (*)
2088:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5LPENR    MCE3LPEN      LL_AHB5_GRP1_IsEnabledClockLowPower\n (*)
2089:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5LPENR    XSPI3LPEN     LL_AHB5_GRP1_IsEnabledClockLowPower\n
2090:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5LPENR    MCE4LPEN      LL_AHB5_GRP1_IsEnabledClockLowPower\n (*)
2091:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5LPENR    GFXMMULPEN    LL_AHB5_GRP1_IsEnabledClockLowPower\n
2092:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5LPENR    GPU2DLPEN     LL_AHB5_GRP1_IsEnabledClockLowPower\n
2093:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5LPENR    ETH1MACLPEN   LL_AHB5_GRP1_IsEnabledClockLowPower\n
2094:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5LPENR    ETH1TXLPEN    LL_AHB5_GRP1_IsEnabledClockLowPower\n
2095:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5LPENR    ETH1RXLPEN    LL_AHB5_GRP1_IsEnabledClockLowPower\n
2096:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5LPENR    ETH1LPEN      LL_AHB5_GRP1_IsEnabledClockLowPower\n
2097:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5LPENR    OTG1LPEN      LL_AHB5_GRP1_IsEnabledClockLowPower\n
2098:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5LPENR    OTGPHY1LPEN   LL_AHB5_GRP1_IsEnabledClockLowPower\n
2099:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5LPENR    OTGPHY2LPEN   LL_AHB5_GRP1_IsEnabledClockLowPower\n
2100:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5LPENR    OTG2LPEN      LL_AHB5_GRP1_IsEnabledClockLowPower\n
2101:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5LPENR    CACHEAXILPEN  LL_AHB5_GRP1_IsEnabledClockLowPower\n
ARM GAS  /tmp/ccaUtRHH.s 			page 133


2102:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5LPENR    NPULPEN       LL_AHB5_GRP1_IsEnabledClockLowPower
2103:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
2104:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_HPDMA1
2105:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_DMA2D
2106:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_JPEG
2107:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_FMC
2108:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_XSPI1
2109:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_XSPI2
2110:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_XSPI3
2111:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_XSPIM
2112:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_PSSI
2113:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_SDMMC1
2114:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_SDMMC2
2115:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_MCE1 (*)
2116:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_MCE2 (*)
2117:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_MCE3 (*)
2118:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_MCE4 (*)
2119:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_GFXMMU
2120:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_GPU2D
2121:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_ETH1
2122:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_ETH1MAC
2123:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_ETH1TX
2124:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_ETH1RX
2125:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_OTG1
2126:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_OTG2
2127:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_OTGPHY1
2128:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_OTGPHY2
2129:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_CACHEAXI
2130:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_NPU
2131:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *
2132:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         (*) value not defined in all devices.
2133:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval uint32_t
2134:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
2135:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE uint32_t LL_AHB5_GRP1_IsEnabledClockLowPower(uint32_t Periphs)
2136:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
2137:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   return ((READ_BIT(RCC->AHB5LPENR, Periphs) == Periphs) ? 1UL : 0UL);
2138:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
2139:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
2140:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
2141:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Disable AHB5 peripherals clock during Low Power mode.
2142:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll AHB5LPENCR   HPDMA1LPENC   LL_AHB5_GRP1_DisableClockLowPower\n
2143:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5LPENCR   DMA2DLPENC    LL_AHB5_GRP1_DisableClockLowPower\n
2144:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5LPENCR   JPEGLPENC     LL_AHB5_GRP1_DisableClockLowPower\n
2145:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5LPENCR   FMCLPENC      LL_AHB5_GRP1_DisableClockLowPower\n
2146:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5LPENCR   XSPI1LPENC    LL_AHB5_GRP1_DisableClockLowPower\n
2147:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5LPENCR   PSSILPENC     LL_AHB5_GRP1_DisableClockLowPower\n
2148:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5LPENCR   SDMMC2LPENC   LL_AHB5_GRP1_DisableClockLowPower\n
2149:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5LPENCR   SDMMC1LPENC   LL_AHB5_GRP1_DisableClockLowPower\n
2150:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5LPENCR   XSPI2LPENC    LL_AHB5_GRP1_DisableClockLowPower\n
2151:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5LPENCR   XSPIMLPENC    LL_AHB5_GRP1_DisableClockLowPower\n
2152:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5LPENCR   MCE1LPENC     LL_AHB5_GRP1_DisableClockLowPower\n (*)
2153:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5LPENCR   MCE2LPENC     LL_AHB5_GRP1_DisableClockLowPower\n (*)
2154:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5LPENCR   MCE3LPENC     LL_AHB5_GRP1_DisableClockLowPower\n (*)
2155:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5LPENCR   XSPI3LPENC    LL_AHB5_GRP1_DisableClockLowPower\n
2156:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5LPENCR   MCE4LPENC     LL_AHB5_GRP1_DisableClockLowPower\n (*)
2157:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5LPENCR   GFXMMULPENC   LL_AHB5_GRP1_DisableClockLowPower\n
2158:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5LPENCR   GPU2DLPENC    LL_AHB5_GRP1_DisableClockLowPower\n
ARM GAS  /tmp/ccaUtRHH.s 			page 134


2159:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5LPENCR   ETH1MACLPENC  LL_AHB5_GRP1_DisableClockLowPower\n
2160:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5LPENCR   ETH1TXLPENC   LL_AHB5_GRP1_DisableClockLowPower\n
2161:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5LPENCR   ETH1RXLPENC   LL_AHB5_GRP1_DisableClockLowPower\n
2162:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5LPENCR   ETH1LPENC     LL_AHB5_GRP1_DisableClockLowPower\n
2163:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5LPENCR   OTG1LPENC     LL_AHB5_GRP1_DisableClockLowPower\n
2164:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5LPENCR   OTGPHY1LPENC  LL_AHB5_GRP1_DisableClockLowPower\n
2165:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5LPENCR   OTGPHY2LPENC  LL_AHB5_GRP1_DisableClockLowPower\n
2166:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5LPENCR   OTG2LPENC     LL_AHB5_GRP1_DisableClockLowPower\n
2167:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5LPENCR   CACHEAXILPENC LL_AHB5_GRP1_DisableClockLowPower\n
2168:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         AHB5LPENCR   NPULPENC      LL_AHB5_GRP1_DisableClockLowPower
2169:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
2170:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_HPDMA1
2171:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_DMA2D
2172:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_JPEG
2173:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_FMC
2174:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_XSPI1
2175:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_XSPI2
2176:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_XSPI3
2177:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_XSPIM
2178:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_PSSI
2179:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_SDMMC1
2180:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_SDMMC2
2181:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_MCE1 (*)
2182:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_MCE2 (*)
2183:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_MCE3 (*)
2184:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_MCE4 (*)
2185:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_GFXMMU
2186:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_GPU2D
2187:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_ETH1
2188:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_ETH1MAC
2189:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_ETH1TX
2190:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_ETH1RX
2191:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_OTG1
2192:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_OTG2
2193:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_OTGPHY1
2194:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_OTGPHY2
2195:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_CACHEAXI
2196:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_AHB5_GRP1_PERIPH_NPU
2197:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *
2198:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         (*) value not defined in all devices.
2199:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval None
2200:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
2201:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE void LL_AHB5_GRP1_DisableClockLowPower(uint32_t Periphs)
2202:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
2203:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   WRITE_REG(RCC->AHB5LPENCR, Periphs);
2204:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
2205:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
2206:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
2207:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @}
2208:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
2209:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
2210:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /** @defgroup BUS_LL_EF_APB1 APB1
2211:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @{
2212:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
2213:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
2214:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
2215:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Enable APB1 peripherals clock.
ARM GAS  /tmp/ccaUtRHH.s 			page 135


2216:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll APB1ENSR1    TIM2ENS       LL_APB1_GRP1_EnableClock\n
2217:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1ENSR1    TIM3ENS       LL_APB1_GRP1_EnableClock\n
2218:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1ENSR1    TIM4ENS       LL_APB1_GRP1_EnableClock\n
2219:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1ENSR1    TIM5ENS       LL_APB1_GRP1_EnableClock\n
2220:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1ENSR1    TIM6ENS       LL_APB1_GRP1_EnableClock\n
2221:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1ENSR1    TIM7ENS       LL_APB1_GRP1_EnableClock\n
2222:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1ENSR1    TIM12ENS      LL_APB1_GRP1_EnableClock\n
2223:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1ENSR1    TIM13ENS      LL_APB1_GRP1_EnableClock\n
2224:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1ENSR1    TIM14ENS      LL_APB1_GRP1_EnableClock\n
2225:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1ENSR1    LPTIM1ENS     LL_APB1_GRP1_EnableClock\n
2226:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1ENSR1    WWDGENS       LL_APB1_GRP1_EnableClock\n
2227:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1ENSR1    TIM10ENS      LL_APB1_GRP1_EnableClock\n
2228:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1ENSR1    TIM11ENS      LL_APB1_GRP1_EnableClock\n
2229:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1ENSR1    SPI2ENS       LL_APB1_GRP1_EnableClock\n
2230:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1ENSR1    SPI3ENS       LL_APB1_GRP1_EnableClock\n
2231:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1ENSR1    SPDIFRX1ENS   LL_APB1_GRP1_EnableClock\n
2232:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1ENSR1    USART2ENS     LL_APB1_GRP1_EnableClock\n
2233:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1ENSR1    USART3ENS     LL_APB1_GRP1_EnableClock\n
2234:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1ENSR1    UART4ENS      LL_APB1_GRP1_EnableClock\n
2235:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1ENSR1    UART5ENS      LL_APB1_GRP1_EnableClock\n
2236:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1ENSR1    I2C1ENS       LL_APB1_GRP1_EnableClock\n
2237:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1ENSR1    I2C2ENS       LL_APB1_GRP1_EnableClock\n
2238:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1ENSR1    I2C3ENS       LL_APB1_GRP1_EnableClock\n
2239:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1ENSR1    I3C1ENS       LL_APB1_GRP1_EnableClock\n
2240:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1ENSR1    I3C2ENS       LL_APB1_GRP1_EnableClock\n
2241:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1ENSR1    UART7ENS      LL_APB1_GRP1_EnableClock\n
2242:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1ENSR1    UART8ENS      LL_APB1_GRP1_EnableClock
2243:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
2244:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
2245:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2
2246:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3
2247:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I3C1
2248:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I3C2
2249:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
2250:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPDIFRX1
2251:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2
2252:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI3
2253:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
2254:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3
2255:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM4
2256:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM5
2257:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6
2258:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7
2259:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM10
2260:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM11
2261:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM12
2262:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM13
2263:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM14
2264:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
2265:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART3
2266:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART4
2267:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART5
2268:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART7
2269:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART8
2270:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
2271:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval None
2272:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
ARM GAS  /tmp/ccaUtRHH.s 			page 136


2273:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
2274:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
2275:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   __IO uint32_t tmpreg;
2276:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   WRITE_REG(RCC->APB1ENSR1, Periphs);
2277:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
2278:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   tmpreg = READ_REG(RCC->APB1ENR1);
2279:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   (void)tmpreg;
2280:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
2281:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
2282:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
2283:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Check if APB1 peripheral clock is enabled or not
2284:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll APB1ENR1     TIM2EN        LL_APB1_GRP1_IsEnabledClock\n
2285:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1ENR1     TIM3EN        LL_APB1_GRP1_IsEnabledClock\n
2286:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1ENR1     TIM4EN        LL_APB1_GRP1_IsEnabledClock\n
2287:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1ENR1     TIM5EN        LL_APB1_GRP1_IsEnabledClock\n
2288:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1ENR1     TIM6EN        LL_APB1_GRP1_IsEnabledClock\n
2289:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1ENR1     TIM7EN        LL_APB1_GRP1_IsEnabledClock\n
2290:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1ENR1     TIM12EN       LL_APB1_GRP1_IsEnabledClock\n
2291:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1ENR1     TIM13EN       LL_APB1_GRP1_IsEnabledClock\n
2292:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1ENR1     TIM14EN       LL_APB1_GRP1_IsEnabledClock\n
2293:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1ENR1     LPTIM1EN      LL_APB1_GRP1_IsEnabledClock\n
2294:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1ENR1     WWDGEN        LL_APB1_GRP1_IsEnabledClock\n
2295:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1ENR1     TIM10EN       LL_APB1_GRP1_IsEnabledClock\n
2296:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1ENR1     TIM11EN       LL_APB1_GRP1_IsEnabledClock\n
2297:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1ENR1     SPI2EN        LL_APB1_GRP1_IsEnabledClock\n
2298:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1ENR1     SPI3EN        LL_APB1_GRP1_IsEnabledClock\n
2299:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1ENR1     SPDIFRX1EN    LL_APB1_GRP1_IsEnabledClock\n
2300:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1ENR1     USART2EN      LL_APB1_GRP1_IsEnabledClock\n
2301:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1ENR1     USART3EN      LL_APB1_GRP1_IsEnabledClock\n
2302:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1ENR1     UART4EN       LL_APB1_GRP1_IsEnabledClock\n
2303:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1ENR1     UART5EN       LL_APB1_GRP1_IsEnabledClock\n
2304:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1ENR1     I2C1EN        LL_APB1_GRP1_IsEnabledClock\n
2305:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1ENR1     I2C2EN        LL_APB1_GRP1_IsEnabledClock\n
2306:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1ENR1     I2C3EN        LL_APB1_GRP1_IsEnabledClock\n
2307:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1ENR1     I3C1EN        LL_APB1_GRP1_IsEnabledClock\n
2308:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1ENR1     I3C2EN        LL_APB1_GRP1_IsEnabledClock\n
2309:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1ENR1     UART7EN       LL_APB1_GRP1_IsEnabledClock\n
2310:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1ENR1     UART8EN       LL_APB1_GRP1_IsEnabledClock
2311:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
2312:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
2313:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2
2314:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3
2315:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I3C1
2316:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I3C2
2317:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
2318:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPDIFRX1
2319:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2
2320:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI3
2321:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
2322:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3
2323:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM4
2324:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM5
2325:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6
2326:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7
2327:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM10
2328:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM11
2329:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM12
ARM GAS  /tmp/ccaUtRHH.s 			page 137


2330:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM13
2331:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM14
2332:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
2333:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART3
2334:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART4
2335:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART5
2336:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART7
2337:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART8
2338:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
2339:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval uint32_t
2340:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
2341:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE uint32_t LL_APB1_GRP1_IsEnabledClock(uint32_t Periphs)
2342:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
2343:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   return ((READ_BIT(RCC->APB1ENR1, Periphs) == Periphs) ? 1UL : 0UL);
2344:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
2345:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
2346:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
2347:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Disable APB1 peripherals clock.
2348:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll APB1ENCR1    TIM2ENC       LL_APB1_GRP1_DisableClock\n
2349:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1ENCR1    TIM3ENC       LL_APB1_GRP1_DisableClock\n
2350:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1ENCR1    TIM4ENC       LL_APB1_GRP1_DisableClock\n
2351:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1ENCR1    TIM5ENC       LL_APB1_GRP1_DisableClock\n
2352:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1ENCR1    TIM6ENC       LL_APB1_GRP1_DisableClock\n
2353:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1ENCR1    TIM7ENC       LL_APB1_GRP1_DisableClock\n
2354:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1ENCR1    TIM12ENC      LL_APB1_GRP1_DisableClock\n
2355:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1ENCR1    TIM13ENC      LL_APB1_GRP1_DisableClock\n
2356:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1ENCR1    TIM14ENC      LL_APB1_GRP1_DisableClock\n
2357:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1ENCR1    LPTIM1ENC     LL_APB1_GRP1_DisableClock\n
2358:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1ENCR1    TIM10ENC      LL_APB1_GRP1_DisableClock\n
2359:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1ENCR1    TIM11ENC      LL_APB1_GRP1_DisableClock\n
2360:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1ENCR1    SPI2ENC       LL_APB1_GRP1_DisableClock\n
2361:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1ENCR1    SPI3ENC       LL_APB1_GRP1_DisableClock\n
2362:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1ENCR1    SPDIFRX1ENC   LL_APB1_GRP1_DisableClock\n
2363:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1ENCR1    USART2ENC     LL_APB1_GRP1_DisableClock\n
2364:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1ENCR1    USART3ENC     LL_APB1_GRP1_DisableClock\n
2365:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1ENCR1    UART4ENC      LL_APB1_GRP1_DisableClock\n
2366:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1ENCR1    UART5ENC      LL_APB1_GRP1_DisableClock\n
2367:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1ENCR1    I2C1ENC       LL_APB1_GRP1_DisableClock\n
2368:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1ENCR1    I2C2ENC       LL_APB1_GRP1_DisableClock\n
2369:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1ENCR1    I2C3ENC       LL_APB1_GRP1_DisableClock\n
2370:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1ENCR1    I3C1ENC       LL_APB1_GRP1_DisableClock\n
2371:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1ENCR1    I3C2ENC       LL_APB1_GRP1_DisableClock\n
2372:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1ENCR1    UART7ENC      LL_APB1_GRP1_DisableClock\n
2373:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1ENCR1    UART8ENC      LL_APB1_GRP1_DisableClock
2374:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
2375:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
2376:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2
2377:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3
2378:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I3C1
2379:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I3C2
2380:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
2381:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPDIFRX1
2382:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2
2383:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI3
2384:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
2385:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3
2386:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM4
ARM GAS  /tmp/ccaUtRHH.s 			page 138


2387:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM5
2388:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6
2389:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7
2390:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM10
2391:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM11
2392:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM12
2393:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM13
2394:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM14
2395:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
2396:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART3
2397:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART4
2398:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART5
2399:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART7
2400:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART8
2401:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval None
2402:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
2403:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_DisableClock(uint32_t Periphs)
2404:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
2405:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   WRITE_REG(RCC->APB1ENCR1, Periphs);
2406:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
2407:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
2408:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
2409:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Force APB1 peripherals reset.
2410:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll APB1RSTSR1   TIM2RSTS      LL_APB1_GRP1_ForceReset\n
2411:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1RSTSR1   TIM3RSTS      LL_APB1_GRP1_ForceReset\n
2412:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1RSTSR1   TIM4RSTS      LL_APB1_GRP1_ForceReset\n
2413:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1RSTSR1   TIM5RSTS      LL_APB1_GRP1_ForceReset\n
2414:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1RSTSR1   TIM6RSTS      LL_APB1_GRP1_ForceReset\n
2415:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1RSTSR1   TIM7RSTS      LL_APB1_GRP1_ForceReset\n
2416:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1RSTSR1   TIM12RSTS     LL_APB1_GRP1_ForceReset\n
2417:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1RSTSR1   TIM13RSTS     LL_APB1_GRP1_ForceReset\n
2418:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1RSTSR1   TIM14RSTS     LL_APB1_GRP1_ForceReset\n
2419:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1RSTSR1   LPTIM1RSTS    LL_APB1_GRP1_ForceReset\n
2420:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1RSTSR1   TIM10RSTS     LL_APB1_GRP1_ForceReset\n
2421:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1RSTSR1   TIM11RSTS     LL_APB1_GRP1_ForceReset\n
2422:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1RSTSR1   SPI2RSTS      LL_APB1_GRP1_ForceReset\n
2423:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1RSTSR1   SPI3RSTS      LL_APB1_GRP1_ForceReset\n
2424:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1RSTSR1   SPDIFRX1RSTS  LL_APB1_GRP1_ForceReset\n
2425:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1RSTSR1   USART2RSTS    LL_APB1_GRP1_ForceReset\n
2426:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1RSTSR1   USART3RSTS    LL_APB1_GRP1_ForceReset\n
2427:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1RSTSR1   UART4RSTS     LL_APB1_GRP1_ForceReset\n
2428:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1RSTSR1   UART5RSTS     LL_APB1_GRP1_ForceReset\n
2429:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1RSTSR1   I2C1RSTS      LL_APB1_GRP1_ForceReset\n
2430:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1RSTSR1   I2C2RSTS      LL_APB1_GRP1_ForceReset\n
2431:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1RSTSR1   I2C3RSTS      LL_APB1_GRP1_ForceReset\n
2432:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1RSTSR1   I3C1RSTS      LL_APB1_GRP1_ForceReset\n
2433:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1RSTSR1   I3C2RSTS      LL_APB1_GRP1_ForceReset\n
2434:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1RSTSR1   UART7RSTS     LL_APB1_GRP1_ForceReset\n
2435:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1RSTSR1   UART8RSTS     LL_APB1_GRP1_ForceReset
2436:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
2437:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
2438:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2
2439:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3
2440:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I3C1
2441:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I3C2
2442:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
2443:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPDIFRX1
ARM GAS  /tmp/ccaUtRHH.s 			page 139


2444:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2
2445:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI3
2446:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
2447:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3
2448:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM4
2449:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM5
2450:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6
2451:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7
2452:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM10
2453:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM11
2454:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM12
2455:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM13
2456:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM14
2457:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
2458:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART3
2459:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART4
2460:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART5
2461:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART7
2462:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART8
2463:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval None
2464:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
2465:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_ForceReset(uint32_t Periphs)
2466:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
2467:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   WRITE_REG(RCC->APB1RSTSR1, Periphs);
2468:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
2469:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
2470:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
2471:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Release APB1 peripherals reset.
2472:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll APB1RSTCR1   TIM2RSTC      LL_APB1_GRP1_ReleaseReset\n
2473:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1RSTCR1   TIM3RSTC      LL_APB1_GRP1_ReleaseReset\n
2474:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1RSTCR1   TIM4RSTC      LL_APB1_GRP1_ReleaseReset\n
2475:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1RSTCR1   TIM5RSTC      LL_APB1_GRP1_ReleaseReset\n
2476:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1RSTCR1   TIM6RSTC      LL_APB1_GRP1_ReleaseReset\n
2477:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1RSTCR1   TIM7RSTC      LL_APB1_GRP1_ReleaseReset\n
2478:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1RSTCR1   TIM12RSTC     LL_APB1_GRP1_ReleaseReset\n
2479:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1RSTCR1   TIM13RSTC     LL_APB1_GRP1_ReleaseReset\n
2480:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1RSTCR1   TIM14RSTC     LL_APB1_GRP1_ReleaseReset\n
2481:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1RSTCR1   LPTIM1RSTC    LL_APB1_GRP1_ReleaseReset\n
2482:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1RSTCR1   TIM10RSTC     LL_APB1_GRP1_ReleaseReset\n
2483:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1RSTCR1   TIM11RSTC     LL_APB1_GRP1_ReleaseReset\n
2484:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1RSTCR1   SPI2RSTC      LL_APB1_GRP1_ReleaseReset\n
2485:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1RSTCR1   SPI3RSTC      LL_APB1_GRP1_ReleaseReset\n
2486:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1RSTCR1   SPDIFRX1RSTC  LL_APB1_GRP1_ReleaseReset\n
2487:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1RSTCR1   USART2RSTC    LL_APB1_GRP1_ReleaseReset\n
2488:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1RSTCR1   USART3RSTC    LL_APB1_GRP1_ReleaseReset\n
2489:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1RSTCR1   UART4RSTC     LL_APB1_GRP1_ReleaseReset\n
2490:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1RSTCR1   UART5RSTC     LL_APB1_GRP1_ReleaseReset\n
2491:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1RSTCR1   I2C1RSTC      LL_APB1_GRP1_ReleaseReset\n
2492:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1RSTCR1   I2C2RSTC      LL_APB1_GRP1_ReleaseReset\n
2493:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1RSTCR1   I2C3RSTC      LL_APB1_GRP1_ReleaseReset\n
2494:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1RSTCR1   I3C1RSTC      LL_APB1_GRP1_ReleaseReset\n
2495:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1RSTCR1   I3C2RSTC      LL_APB1_GRP1_ReleaseReset\n
2496:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1RSTCR1   UART7RSTC     LL_APB1_GRP1_ReleaseReset\n
2497:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1RSTCR1   UART8RSTC     LL_APB1_GRP1_ReleaseReset
2498:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
2499:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
2500:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2
ARM GAS  /tmp/ccaUtRHH.s 			page 140


2501:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3
2502:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I3C1
2503:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I3C2
2504:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
2505:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPDIFRX1
2506:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2
2507:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI3
2508:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
2509:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3
2510:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM4
2511:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM5
2512:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6
2513:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7
2514:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM10
2515:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM11
2516:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM12
2517:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM13
2518:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM14
2519:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
2520:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART3
2521:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART4
2522:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART5
2523:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART7
2524:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART8
2525:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval None
2526:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
2527:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_ReleaseReset(uint32_t Periphs)
2528:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
2529:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   WRITE_REG(RCC->APB1RSTCR1, Periphs);
2530:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
2531:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
2532:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
2533:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Enable APB1 peripherals clock during Low Power mode.
2534:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll APB1LPENSR1  TIM2LPENS     LL_APB1_GRP1_EnableClockLowPower\n
2535:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1LPENSR1  TIM3LPENS     LL_APB1_GRP1_EnableClockLowPower\n
2536:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1LPENSR1  TIM4LPENS     LL_APB1_GRP1_EnableClockLowPower\n
2537:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1LPENSR1  TIM5LPENS     LL_APB1_GRP1_EnableClockLowPower\n
2538:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1LPENSR1  TIM6LPENS     LL_APB1_GRP1_EnableClockLowPower\n
2539:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1LPENSR1  TIM7LPENS     LL_APB1_GRP1_EnableClockLowPower\n
2540:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1LPENSR1  TIM12LPENS    LL_APB1_GRP1_EnableClockLowPower\n
2541:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1LPENSR1  TIM13LPENS    LL_APB1_GRP1_EnableClockLowPower\n
2542:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1LPENSR1  TIM14LPENS    LL_APB1_GRP1_EnableClockLowPower\n
2543:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1LPENSR1  LPTIM1LPENS   LL_APB1_GRP1_EnableClockLowPower\n
2544:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1LPENSR1  WWDGLPENS     LL_APB1_GRP1_EnableClockLowPower\n
2545:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1LPENSR1  TIM10LPENS    LL_APB1_GRP1_EnableClockLowPower\n
2546:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1LPENSR1  TIM11LPENS    LL_APB1_GRP1_EnableClockLowPower\n
2547:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1LPENSR1  SPI2LPENS     LL_APB1_GRP1_EnableClockLowPower\n
2548:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1LPENSR1  SPI3LPENS     LL_APB1_GRP1_EnableClockLowPower\n
2549:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1LPENSR1  SPDIFRX1LPENS LL_APB1_GRP1_EnableClockLowPower\n
2550:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1LPENSR1  USART2LPENS   LL_APB1_GRP1_EnableClockLowPower\n
2551:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1LPENSR1  USART3LPENS   LL_APB1_GRP1_EnableClockLowPower\n
2552:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1LPENSR1  UART4LPENS    LL_APB1_GRP1_EnableClockLowPower\n
2553:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1LPENSR1  UART5LPENS    LL_APB1_GRP1_EnableClockLowPower\n
2554:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1LPENSR1  I2C1LPENS     LL_APB1_GRP1_EnableClockLowPower\n
2555:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1LPENSR1  I2C2LPENS     LL_APB1_GRP1_EnableClockLowPower\n
2556:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1LPENSR1  I2C3LPENS     LL_APB1_GRP1_EnableClockLowPower\n
2557:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1LPENSR1  I3C1LPENS     LL_APB1_GRP1_EnableClockLowPower\n
ARM GAS  /tmp/ccaUtRHH.s 			page 141


2558:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1LPENSR1  I3C2LPENS     LL_APB1_GRP1_EnableClockLowPower\n
2559:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1LPENSR1  UART7LPENS    LL_APB1_GRP1_EnableClockLowPower\n
2560:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1LPENSR1  UART8LPENS    LL_APB1_GRP1_EnableClockLowPower
2561:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
2562:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
2563:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2
2564:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3
2565:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I3C1
2566:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I3C2
2567:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
2568:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPDIFRX1
2569:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2
2570:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI3
2571:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
2572:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3
2573:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM4
2574:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM5
2575:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6
2576:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7
2577:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM10
2578:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM11
2579:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM12
2580:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM13
2581:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM14
2582:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
2583:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART3
2584:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART4
2585:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART5
2586:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART7
2587:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART8
2588:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
2589:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval None
2590:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
2591:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_EnableClockLowPower(uint32_t Periphs)
2592:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
 1128              		.loc 4 2592 1
 1129              		.cfi_startproc
 1130              		@ args = 0, pretend = 0, frame = 16
 1131              		@ frame_needed = 1, uses_anonymous_args = 0
 1132              		@ link register save eliminated.
 1133 0000 80B4     		push	{r7}
 1134              		.cfi_def_cfa_offset 4
 1135              		.cfi_offset 7, -4
 1136 0002 85B0     		sub	sp, sp, #20
 1137              		.cfi_def_cfa_offset 24
 1138 0004 00AF     		add	r7, sp, #0
 1139              		.cfi_def_cfa_register 7
 1140 0006 7860     		str	r0, [r7, #4]
2593:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   __IO uint32_t tmpreg;
2594:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   WRITE_REG(RCC->APB1LPENSR1, Periphs);
 1141              		.loc 4 2594 3
 1142 0008 074A     		ldr	r2, .L72
 1143 000a 7B68     		ldr	r3, [r7, #4]
 1144 000c C2F8A43A 		str	r3, [r2, #2724]
2595:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
2596:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   tmpreg = READ_REG(RCC->APB1LPENR1);
 1145              		.loc 4 2596 12
ARM GAS  /tmp/ccaUtRHH.s 			page 142


 1146 0010 054B     		ldr	r3, .L72
 1147 0012 D3F8A432 		ldr	r3, [r3, #676]
 1148              		.loc 4 2596 10
 1149 0016 FB60     		str	r3, [r7, #12]
2597:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   (void)tmpreg;
 1150              		.loc 4 2597 3
 1151 0018 FB68     		ldr	r3, [r7, #12]
2598:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
 1152              		.loc 4 2598 1
 1153 001a 00BF     		nop
 1154 001c 1437     		adds	r7, r7, #20
 1155              		.cfi_def_cfa_offset 4
 1156 001e BD46     		mov	sp, r7
 1157              		.cfi_def_cfa_register 13
 1158              		@ sp needed
 1159 0020 5DF8047B 		ldr	r7, [sp], #4
 1160              		.cfi_restore 7
 1161              		.cfi_def_cfa_offset 0
 1162 0024 7047     		bx	lr
 1163              	.L73:
 1164 0026 00BF     		.align	2
 1165              	.L72:
 1166 0028 00800256 		.word	1443004416
 1167              		.cfi_endproc
 1168              	.LFE2799:
 1170              		.section	.text.LL_APB1_GRP2_EnableClockLowPower,"ax",%progbits
 1171              		.align	1
 1172              		.syntax unified
 1173              		.thumb
 1174              		.thumb_func
 1176              	LL_APB1_GRP2_EnableClockLowPower:
 1177              	.LFB2807:
2599:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
2600:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
2601:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Check if APB1 peripheral clock during Low Power mode is enabled or not .
2602:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll APB1LPENR1   TIM2LPEN      LL_APB1_GRP1_IsEnabledClockLowPower\n
2603:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1LPENR1   TIM3LPEN      LL_APB1_GRP1_IsEnabledClockLowPower\n
2604:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1LPENR1   TIM4LPEN      LL_APB1_GRP1_IsEnabledClockLowPower\n
2605:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1LPENR1   TIM5LPEN      LL_APB1_GRP1_IsEnabledClockLowPower\n
2606:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1LPENR1   TIM6LPEN      LL_APB1_GRP1_IsEnabledClockLowPower\n
2607:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1LPENR1   TIM7LPEN      LL_APB1_GRP1_IsEnabledClockLowPower\n
2608:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1LPENR1   TIM12LPEN     LL_APB1_GRP1_IsEnabledClockLowPower\n
2609:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1LPENR1   TIM13LPEN     LL_APB1_GRP1_IsEnabledClockLowPower\n
2610:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1LPENR1   TIM14LPEN     LL_APB1_GRP1_IsEnabledClockLowPower\n
2611:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1LPENR1   LPTIM1LPEN    LL_APB1_GRP1_IsEnabledClockLowPower\n
2612:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1LPENR1   WWDGLPEN      LL_APB1_GRP1_IsEnabledClockLowPower\n
2613:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1LPENR1   TIM10LPEN     LL_APB1_GRP1_IsEnabledClockLowPower\n
2614:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1LPENR1   TIM11LPEN     LL_APB1_GRP1_IsEnabledClockLowPower\n
2615:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1LPENR1   SPI2LPEN      LL_APB1_GRP1_IsEnabledClockLowPower\n
2616:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1LPENR1   SPI3LPEN      LL_APB1_GRP1_IsEnabledClockLowPower\n
2617:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1LPENR1   SPDIFRX1LPEN  LL_APB1_GRP1_IsEnabledClockLowPower\n
2618:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1LPENR1   USART2LPEN    LL_APB1_GRP1_IsEnabledClockLowPower\n
2619:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1LPENR1   USART3LPEN    LL_APB1_GRP1_IsEnabledClockLowPower\n
2620:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1LPENR1   UART4LPEN     LL_APB1_GRP1_IsEnabledClockLowPower\n
2621:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1LPENR1   UART5LPEN     LL_APB1_GRP1_IsEnabledClockLowPower\n
2622:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1LPENR1   I2C1LPEN      LL_APB1_GRP1_IsEnabledClockLowPower\n
2623:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1LPENR1   I2C2LPEN      LL_APB1_GRP1_IsEnabledClockLowPower\n
ARM GAS  /tmp/ccaUtRHH.s 			page 143


2624:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1LPENR1   I2C3LPEN      LL_APB1_GRP1_IsEnabledClockLowPower\n
2625:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1LPENR1   I3C1LPEN      LL_APB1_GRP1_IsEnabledClockLowPower\n
2626:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1LPENR1   I3C2LPEN      LL_APB1_GRP1_IsEnabledClockLowPower\n
2627:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1LPENR1   UART7LPEN     LL_APB1_GRP1_IsEnabledClockLowPower\n
2628:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1LPENR1   UART8LPEN     LL_APB1_GRP1_IsEnabledClockLowPower
2629:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
2630:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
2631:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2
2632:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3
2633:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I3C1
2634:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I3C2
2635:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
2636:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPDIFRX1
2637:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2
2638:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI3
2639:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
2640:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3
2641:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM4
2642:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM5
2643:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6
2644:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7
2645:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM10
2646:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM11
2647:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM12
2648:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM13
2649:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM14
2650:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
2651:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART3
2652:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART4
2653:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART5
2654:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART7
2655:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART8
2656:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
2657:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval uint32_t
2658:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
2659:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE uint32_t LL_APB1_GRP1_IsEnabledClockLowPower(uint32_t Periphs)
2660:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
2661:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   return ((READ_BIT(RCC->APB1LPENR1, Periphs) == Periphs) ? 1UL : 0UL);
2662:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
2663:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
2664:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
2665:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Disable APB1 peripherals clock during Low Power mode.
2666:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll APB1LPENCR1  TIM2LPENC     LL_APB1_GRP1_DisableClockLowPower\n
2667:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1LPENCR1  TIM3LPENC     LL_APB1_GRP1_DisableClockLowPower\n
2668:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1LPENCR1  TIM4LPENC     LL_APB1_GRP1_DisableClockLowPower\n
2669:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1LPENCR1  TIM5LPENC     LL_APB1_GRP1_DisableClockLowPower\n
2670:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1LPENCR1  TIM6LPENC     LL_APB1_GRP1_DisableClockLowPower\n
2671:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1LPENCR1  TIM7LPENC     LL_APB1_GRP1_DisableClockLowPower\n
2672:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1LPENCR1  TIM12LPENC    LL_APB1_GRP1_DisableClockLowPower\n
2673:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1LPENCR1  TIM13LPENC    LL_APB1_GRP1_DisableClockLowPower\n
2674:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1LPENCR1  TIM14LPENC    LL_APB1_GRP1_DisableClockLowPower\n
2675:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1LPENCR1  LPTIM1LPENC   LL_APB1_GRP1_DisableClockLowPower\n
2676:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1LPENCR1  WWDGLPENC     LL_APB1_GRP1_DisableClockLowPower\n
2677:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1LPENCR1  TIM10LPENC    LL_APB1_GRP1_DisableClockLowPower\n
2678:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1LPENCR1  TIM11LPENC    LL_APB1_GRP1_DisableClockLowPower\n
2679:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1LPENCR1  SPI2LPENC     LL_APB1_GRP1_DisableClockLowPower\n
2680:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1LPENCR1  SPI3LPENC     LL_APB1_GRP1_DisableClockLowPower\n
ARM GAS  /tmp/ccaUtRHH.s 			page 144


2681:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1LPENCR1  SPDIFRX1LPENC LL_APB1_GRP1_DisableClockLowPower\n
2682:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1LPENCR1  USART2LPENC   LL_APB1_GRP1_DisableClockLowPower\n
2683:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1LPENCR1  USART3LPENC   LL_APB1_GRP1_DisableClockLowPower\n
2684:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1LPENCR1  UART4LPENC    LL_APB1_GRP1_DisableClockLowPower\n
2685:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1LPENCR1  UART5LPENC    LL_APB1_GRP1_DisableClockLowPower\n
2686:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1LPENCR1  I2C1LPENC     LL_APB1_GRP1_DisableClockLowPower\n
2687:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1LPENCR1  I2C2LPENC     LL_APB1_GRP1_DisableClockLowPower\n
2688:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1LPENCR1  I2C3LPENC     LL_APB1_GRP1_DisableClockLowPower\n
2689:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1LPENCR1  I3C1LPENC     LL_APB1_GRP1_DisableClockLowPower\n
2690:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1LPENCR1  I3C2LPENC     LL_APB1_GRP1_DisableClockLowPower\n
2691:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1LPENCR1  UART7LPENC    LL_APB1_GRP1_DisableClockLowPower\n
2692:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1LPENCR1  UART8LPENC    LL_APB1_GRP1_DisableClockLowPower
2693:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
2694:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
2695:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2
2696:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3
2697:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I3C1
2698:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I3C2
2699:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
2700:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPDIFRX1
2701:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2
2702:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI3
2703:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
2704:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3
2705:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM4
2706:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM5
2707:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6
2708:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7
2709:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM10
2710:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM11
2711:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM12
2712:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM13
2713:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM14
2714:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
2715:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART3
2716:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART4
2717:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART5
2718:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART7
2719:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART8
2720:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
2721:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval None
2722:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
2723:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_DisableClockLowPower(uint32_t Periphs)
2724:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
2725:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   WRITE_REG(RCC->APB1LPENCR1, Periphs);
2726:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
2727:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
2728:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
2729:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Enable APB1 peripherals clock.
2730:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll APB1ENSR2    MDIOSENS      LL_APB1_GRP2_EnableClock\n
2731:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1ENSR2    FDCANENS      LL_APB1_GRP2_EnableClock\n
2732:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1ENSR2    UCPD1ENS      LL_APB1_GRP2_EnableClock
2733:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
2734:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_FDCAN
2735:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_MDIOS
2736:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_UCPD1
2737:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval None
ARM GAS  /tmp/ccaUtRHH.s 			page 145


2738:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
2739:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP2_EnableClock(uint32_t Periphs)
2740:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
2741:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   __IO uint32_t tmpreg;
2742:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   WRITE_REG(RCC->APB1ENSR2, Periphs);
2743:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
2744:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   tmpreg = READ_REG(RCC->APB1ENR2);
2745:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   (void)tmpreg;
2746:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
2747:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
2748:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
2749:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Check if APB1 peripheral clock is enabled or not
2750:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll APB1ENR2     MDIOSEN       LL_APB1_GRP2_IsEnabledClock\n
2751:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1ENR2     FDCANEN       LL_APB1_GRP2_IsEnabledClock\n
2752:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1ENR2     UCPD1EN       LL_APB1_GRP2_IsEnabledClock
2753:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
2754:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_FDCAN
2755:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_MDIOS
2756:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_UCPD1
2757:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval uint32_t
2758:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
2759:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE uint32_t LL_APB1_GRP2_IsEnabledClock(uint32_t Periphs)
2760:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
2761:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   return ((READ_BIT(RCC->APB1ENR2, Periphs) == Periphs) ? 1UL : 0UL);
2762:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
2763:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
2764:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
2765:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Disable APB1 peripherals clock.
2766:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll APB1ENCR2    MDIOSENC      LL_APB1_GRP2_DisableClock\n
2767:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1ENCR2    FDCANENC      LL_APB1_GRP2_DisableClock\n
2768:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1ENCR2    UCPD1ENC      LL_APB1_GRP2_DisableClock
2769:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
2770:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_FDCAN
2771:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_MDIOS
2772:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_UCPD1
2773:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval None
2774:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
2775:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP2_DisableClock(uint32_t Periphs)
2776:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
2777:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   WRITE_REG(RCC->APB1ENCR2, Periphs);
2778:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
2779:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
2780:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
2781:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Force APB1 peripherals reset.
2782:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll APB1RSTSR2   MDIOSRSTS     LL_APB1_GRP2_ForceReset\n
2783:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1RSTSR2   FDCANRSTS     LL_APB1_GRP2_ForceReset\n
2784:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1RSTSR2   UCPD1RSTS     LL_APB1_GRP2_ForceReset
2785:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
2786:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_FDCAN
2787:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_MDIOS
2788:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_UCPD1
2789:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval None
2790:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
2791:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP2_ForceReset(uint32_t Periphs)
2792:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
2793:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   WRITE_REG(RCC->APB1RSTSR2, Periphs);
2794:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
ARM GAS  /tmp/ccaUtRHH.s 			page 146


2795:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
2796:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
2797:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Release APB1 peripherals reset.
2798:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll APB1RSTCR2   MDIOSRSTC     LL_APB1_GRP2_ReleaseReset\n
2799:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1RSTCR2   FDCANRSTC     LL_APB1_GRP2_ReleaseReset\n
2800:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1RSTCR2   UCPD1RSTC     LL_APB1_GRP2_ReleaseReset
2801:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
2802:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_FDCAN
2803:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_MDIOS
2804:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_UCPD1
2805:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval None
2806:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
2807:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP2_ReleaseReset(uint32_t Periphs)
2808:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
2809:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   WRITE_REG(RCC->APB1RSTCR2, Periphs);
2810:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
2811:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
2812:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
2813:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Enable APB1 peripherals clock during Low Power mode.
2814:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll APB1LPENSR2  MDIOSLPENS    LL_APB1_GRP2_EnableClockLowPower\n
2815:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1LPENSR2  FDCANLPENS    LL_APB1_GRP2_EnableClockLowPower\n
2816:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1LPENSR2  UCPD1LPENS    LL_APB1_GRP2_EnableClockLowPower
2817:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
2818:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_FDCAN
2819:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_MDIOS
2820:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_UCPD1
2821:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval None
2822:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
2823:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP2_EnableClockLowPower(uint32_t Periphs)
2824:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
 1178              		.loc 4 2824 1
 1179              		.cfi_startproc
 1180              		@ args = 0, pretend = 0, frame = 16
 1181              		@ frame_needed = 1, uses_anonymous_args = 0
 1182              		@ link register save eliminated.
 1183 0000 80B4     		push	{r7}
 1184              		.cfi_def_cfa_offset 4
 1185              		.cfi_offset 7, -4
 1186 0002 85B0     		sub	sp, sp, #20
 1187              		.cfi_def_cfa_offset 24
 1188 0004 00AF     		add	r7, sp, #0
 1189              		.cfi_def_cfa_register 7
 1190 0006 7860     		str	r0, [r7, #4]
2825:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   __IO uint32_t tmpreg;
2826:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   WRITE_REG(RCC->APB1LPENSR2, Periphs);
 1191              		.loc 4 2826 3
 1192 0008 074A     		ldr	r2, .L75
 1193 000a 7B68     		ldr	r3, [r7, #4]
 1194 000c C2F8A83A 		str	r3, [r2, #2728]
2827:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
2828:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   tmpreg = READ_REG(RCC->APB1LPENR2);
 1195              		.loc 4 2828 12
 1196 0010 054B     		ldr	r3, .L75
 1197 0012 D3F8A832 		ldr	r3, [r3, #680]
 1198              		.loc 4 2828 10
 1199 0016 FB60     		str	r3, [r7, #12]
2829:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   (void)tmpreg;
ARM GAS  /tmp/ccaUtRHH.s 			page 147


 1200              		.loc 4 2829 3
 1201 0018 FB68     		ldr	r3, [r7, #12]
2830:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
 1202              		.loc 4 2830 1
 1203 001a 00BF     		nop
 1204 001c 1437     		adds	r7, r7, #20
 1205              		.cfi_def_cfa_offset 4
 1206 001e BD46     		mov	sp, r7
 1207              		.cfi_def_cfa_register 13
 1208              		@ sp needed
 1209 0020 5DF8047B 		ldr	r7, [sp], #4
 1210              		.cfi_restore 7
 1211              		.cfi_def_cfa_offset 0
 1212 0024 7047     		bx	lr
 1213              	.L76:
 1214 0026 00BF     		.align	2
 1215              	.L75:
 1216 0028 00800256 		.word	1443004416
 1217              		.cfi_endproc
 1218              	.LFE2807:
 1220              		.section	.text.LL_APB2_GRP1_EnableClock,"ax",%progbits
 1221              		.align	1
 1222              		.syntax unified
 1223              		.thumb
 1224              		.thumb_func
 1226              	LL_APB2_GRP1_EnableClock:
 1227              	.LFB2810:
2831:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
2832:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
2833:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Check if APB1 peripheral clock during Low Power mode is enabled or not .
2834:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll APB1LPENR2   MDIOSLPEN     LL_APB1_GRP2_IsEnabledClockLowPower\n
2835:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1LPENR2   FDCANLPEN     LL_APB1_GRP2_IsEnabledClockLowPower\n
2836:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1LPENR2   UCPD1LPEN     LL_APB1_GRP2_IsEnabledClockLowPower
2837:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
2838:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_FDCAN
2839:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_MDIOS
2840:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_UCPD1
2841:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval uint32_t
2842:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
2843:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE uint32_t LL_APB1_GRP2_IsEnabledClockLowPower(uint32_t Periphs)
2844:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
2845:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   return ((READ_BIT(RCC->APB1LPENR2, Periphs) == Periphs) ? 1UL : 0UL);
2846:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
2847:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
2848:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
2849:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Disable APB1 peripherals clock during Low Power mode.
2850:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll APB1LPENCR2  MDIOSLPENC    LL_APB1_GRP2_DisableClockLowPower\n
2851:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1LPENCR2  FDCANLPENC    LL_APB1_GRP2_DisableClockLowPower\n
2852:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB1LPENCR2  UCPD1LPENC    LL_APB1_GRP2_DisableClockLowPower
2853:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
2854:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_FDCAN
2855:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_MDIOS
2856:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_UCPD1
2857:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval None
2858:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
2859:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP2_DisableClockLowPower(uint32_t Periphs)
2860:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
ARM GAS  /tmp/ccaUtRHH.s 			page 148


2861:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   WRITE_REG(RCC->APB1LPENCR2, Periphs);
2862:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
2863:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
2864:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
2865:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @}
2866:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
2867:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
2868:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /** @defgroup BUS_LL_EF_APB2 APB2
2869:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @{
2870:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
2871:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
2872:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
2873:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Enable APB2 peripherals clock.
2874:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll APB2ENSR     TIM1ENS       LL_APB2_GRP1_EnableClock\n
2875:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB2ENSR     TIM8ENS       LL_APB2_GRP1_EnableClock\n
2876:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB2ENSR     USART1ENS     LL_APB2_GRP1_EnableClock\n
2877:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB2ENSR     USART6ENS     LL_APB2_GRP1_EnableClock\n
2878:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB2ENSR     UART9ENS      LL_APB2_GRP1_EnableClock\n
2879:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB2ENSR     USART10ENS    LL_APB2_GRP1_EnableClock\n
2880:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB2ENSR     SPI1ENS       LL_APB2_GRP1_EnableClock\n
2881:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB2ENSR     SPI4ENS       LL_APB2_GRP1_EnableClock\n
2882:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB2ENSR     TIM18ENS      LL_APB2_GRP1_EnableClock\n
2883:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB2ENSR     TIM15ENS      LL_APB2_GRP1_EnableClock\n
2884:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB2ENSR     TIM16ENS      LL_APB2_GRP1_EnableClock\n
2885:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB2ENSR     TIM17ENS      LL_APB2_GRP1_EnableClock\n
2886:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB2ENSR     TIM9ENS       LL_APB2_GRP1_EnableClock\n
2887:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB2ENSR     SPI5ENS       LL_APB2_GRP1_EnableClock\n
2888:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB2ENSR     SAI1ENS       LL_APB2_GRP1_EnableClock\n
2889:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB2ENSR     SAI2ENS       LL_APB2_GRP1_EnableClock
2890:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
2891:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SAI1
2892:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SAI2
2893:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SPI1
2894:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SPI4
2895:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SPI5
2896:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM1
2897:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM8
2898:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM9
2899:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM15
2900:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
2901:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
2902:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM18
2903:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_USART1
2904:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_USART6
2905:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_UART9
2906:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_USART10
2907:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval None
2908:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
2909:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
2910:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
 1228              		.loc 4 2910 1
 1229              		.cfi_startproc
 1230              		@ args = 0, pretend = 0, frame = 16
 1231              		@ frame_needed = 1, uses_anonymous_args = 0
 1232              		@ link register save eliminated.
 1233 0000 80B4     		push	{r7}
 1234              		.cfi_def_cfa_offset 4
ARM GAS  /tmp/ccaUtRHH.s 			page 149


 1235              		.cfi_offset 7, -4
 1236 0002 85B0     		sub	sp, sp, #20
 1237              		.cfi_def_cfa_offset 24
 1238 0004 00AF     		add	r7, sp, #0
 1239              		.cfi_def_cfa_register 7
 1240 0006 7860     		str	r0, [r7, #4]
2911:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   __IO uint32_t tmpreg;
2912:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   WRITE_REG(RCC->APB2ENSR, Periphs);
 1241              		.loc 4 2912 3
 1242 0008 074A     		ldr	r2, .L78
 1243 000a 7B68     		ldr	r3, [r7, #4]
 1244 000c C2F86C3A 		str	r3, [r2, #2668]
2913:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
2914:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   tmpreg = READ_REG(RCC->APB2ENR);
 1245              		.loc 4 2914 12
 1246 0010 054B     		ldr	r3, .L78
 1247 0012 D3F86C32 		ldr	r3, [r3, #620]
 1248              		.loc 4 2914 10
 1249 0016 FB60     		str	r3, [r7, #12]
2915:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   (void)tmpreg;
 1250              		.loc 4 2915 3
 1251 0018 FB68     		ldr	r3, [r7, #12]
2916:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
 1252              		.loc 4 2916 1
 1253 001a 00BF     		nop
 1254 001c 1437     		adds	r7, r7, #20
 1255              		.cfi_def_cfa_offset 4
 1256 001e BD46     		mov	sp, r7
 1257              		.cfi_def_cfa_register 13
 1258              		@ sp needed
 1259 0020 5DF8047B 		ldr	r7, [sp], #4
 1260              		.cfi_restore 7
 1261              		.cfi_def_cfa_offset 0
 1262 0024 7047     		bx	lr
 1263              	.L79:
 1264 0026 00BF     		.align	2
 1265              	.L78:
 1266 0028 00800256 		.word	1443004416
 1267              		.cfi_endproc
 1268              	.LFE2810:
 1270              		.section	.text.LL_APB2_GRP1_EnableClockLowPower,"ax",%progbits
 1271              		.align	1
 1272              		.syntax unified
 1273              		.thumb
 1274              		.thumb_func
 1276              	LL_APB2_GRP1_EnableClockLowPower:
 1277              	.LFB2815:
2917:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
2918:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
2919:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Check if APB2 peripheral clock is enabled or not
2920:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll APB2ENR      TIM1EN        LL_APB2_GRP1_IsEnabledClock\n
2921:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB2ENR      TIM8EN        LL_APB2_GRP1_IsEnabledClock\n
2922:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB2ENR      USART1EN      LL_APB2_GRP1_IsEnabledClock\n
2923:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB2ENR      USART6EN      LL_APB2_GRP1_IsEnabledClock\n
2924:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB2ENR      UART9EN       LL_APB2_GRP1_IsEnabledClock\n
2925:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB2ENR      USART10EN     LL_APB2_GRP1_IsEnabledClock\n
2926:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB2ENR      SPI1EN        LL_APB2_GRP1_IsEnabledClock\n
ARM GAS  /tmp/ccaUtRHH.s 			page 150


2927:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB2ENR      SPI4EN        LL_APB2_GRP1_IsEnabledClock\n
2928:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB2ENR      TIM18EN       LL_APB2_GRP1_IsEnabledClock\n
2929:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB2ENR      TIM15EN       LL_APB2_GRP1_IsEnabledClock\n
2930:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB2ENR      TIM16EN       LL_APB2_GRP1_IsEnabledClock\n
2931:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB2ENR      TIM17EN       LL_APB2_GRP1_IsEnabledClock\n
2932:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB2ENR      TIM9EN        LL_APB2_GRP1_IsEnabledClock\n
2933:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB2ENR      SPI5EN        LL_APB2_GRP1_IsEnabledClock\n
2934:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB2ENR      SAI1EN        LL_APB2_GRP1_IsEnabledClock\n
2935:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB2ENR      SAI2EN        LL_APB2_GRP1_IsEnabledClock
2936:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
2937:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SAI1
2938:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SAI2
2939:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SPI1
2940:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SPI4
2941:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SPI5
2942:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM1
2943:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM8
2944:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM9
2945:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM15
2946:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
2947:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
2948:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM18
2949:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_USART1
2950:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_USART6
2951:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_UART9
2952:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_USART10
2953:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval uint32_t
2954:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
2955:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE uint32_t LL_APB2_GRP1_IsEnabledClock(uint32_t Periphs)
2956:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
2957:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   return ((READ_BIT(RCC->APB2ENR, Periphs) == Periphs) ? 1UL : 0UL);
2958:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
2959:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
2960:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
2961:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Disable APB2 peripherals clock.
2962:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll APB2ENCR     TIM1ENC       LL_APB2_GRP1_DisableClock\n
2963:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB2ENCR     TIM8ENC       LL_APB2_GRP1_DisableClock\n
2964:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB2ENCR     USART1ENC     LL_APB2_GRP1_DisableClock\n
2965:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB2ENCR     USART6ENC     LL_APB2_GRP1_DisableClock\n
2966:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB2ENCR     UART9ENC      LL_APB2_GRP1_DisableClock\n
2967:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB2ENCR     USART10ENC    LL_APB2_GRP1_DisableClock\n
2968:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB2ENCR     SPI1ENC       LL_APB2_GRP1_DisableClock\n
2969:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB2ENCR     SPI4ENC       LL_APB2_GRP1_DisableClock\n
2970:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB2ENCR     TIM18ENC      LL_APB2_GRP1_DisableClock\n
2971:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB2ENCR     TIM15ENC      LL_APB2_GRP1_DisableClock\n
2972:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB2ENCR     TIM16ENC      LL_APB2_GRP1_DisableClock\n
2973:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB2ENCR     TIM17ENC      LL_APB2_GRP1_DisableClock\n
2974:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB2ENCR     TIM9ENC       LL_APB2_GRP1_DisableClock\n
2975:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB2ENCR     SPI5ENC       LL_APB2_GRP1_DisableClock\n
2976:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB2ENCR     SAI1ENC       LL_APB2_GRP1_DisableClock\n
2977:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB2ENCR     SAI2ENC       LL_APB2_GRP1_DisableClock
2978:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
2979:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SAI1
2980:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SAI2
2981:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SPI1
2982:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SPI4
2983:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SPI5
ARM GAS  /tmp/ccaUtRHH.s 			page 151


2984:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM1
2985:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM8
2986:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM9
2987:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM15
2988:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
2989:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
2990:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM18
2991:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_USART1
2992:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_USART6
2993:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_UART9
2994:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_USART10
2995:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval None
2996:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
2997:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE void LL_APB2_GRP1_DisableClock(uint32_t Periphs)
2998:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
2999:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   WRITE_REG(RCC->APB2ENCR, Periphs);
3000:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
3001:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
3002:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
3003:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Force APB2 peripherals reset.
3004:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll APB2RSTSR    TIM1RSTS      LL_APB2_GRP1_ForceReset\n
3005:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB2RSTSR    TIM8RSTS      LL_APB2_GRP1_ForceReset\n
3006:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB2RSTSR    USART1RSTS    LL_APB2_GRP1_ForceReset\n
3007:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB2RSTSR    USART6RSTS    LL_APB2_GRP1_ForceReset\n
3008:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB2RSTSR    UART9RSTS     LL_APB2_GRP1_ForceReset\n
3009:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB2RSTSR    USART10RSTS   LL_APB2_GRP1_ForceReset\n
3010:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB2RSTSR    SPI1RSTS      LL_APB2_GRP1_ForceReset\n
3011:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB2RSTSR    SPI4RSTS      LL_APB2_GRP1_ForceReset\n
3012:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB2RSTSR    TIM18RSTS     LL_APB2_GRP1_ForceReset\n
3013:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB2RSTSR    TIM15RSTS     LL_APB2_GRP1_ForceReset\n
3014:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB2RSTSR    TIM16RSTS     LL_APB2_GRP1_ForceReset\n
3015:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB2RSTSR    TIM17RSTS     LL_APB2_GRP1_ForceReset\n
3016:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB2RSTSR    TIM9RSTS      LL_APB2_GRP1_ForceReset\n
3017:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB2RSTSR    SPI5RSTS      LL_APB2_GRP1_ForceReset\n
3018:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB2RSTSR    SAI1RSTS      LL_APB2_GRP1_ForceReset\n
3019:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB2RSTSR    SAI2RSTS      LL_APB2_GRP1_ForceReset
3020:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
3021:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SAI1
3022:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SAI2
3023:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SPI1
3024:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SPI4
3025:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SPI5
3026:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM1
3027:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM8
3028:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM9
3029:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM15
3030:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
3031:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
3032:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM18
3033:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_USART1
3034:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_USART6
3035:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_UART9
3036:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_USART10
3037:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval None
3038:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
3039:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE void LL_APB2_GRP1_ForceReset(uint32_t Periphs)
3040:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
ARM GAS  /tmp/ccaUtRHH.s 			page 152


3041:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   WRITE_REG(RCC->APB2RSTSR, Periphs);
3042:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
3043:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
3044:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
3045:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Release APB2 peripherals reset.
3046:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll APB2RSTCR    TIM1RSTC      LL_APB2_GRP1_ReleaseReset\n
3047:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB2RSTCR    TIM8RSTC      LL_APB2_GRP1_ReleaseReset\n
3048:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB2RSTCR    USART1RSTC    LL_APB2_GRP1_ReleaseReset\n
3049:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB2RSTCR    USART6RSTC    LL_APB2_GRP1_ReleaseReset\n
3050:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB2RSTCR    UART9RSTC     LL_APB2_GRP1_ReleaseReset\n
3051:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB2RSTCR    USART10RSTC   LL_APB2_GRP1_ReleaseReset\n
3052:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB2RSTCR    SPI1RSTC      LL_APB2_GRP1_ReleaseReset\n
3053:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB2RSTCR    SPI4RSTC      LL_APB2_GRP1_ReleaseReset\n
3054:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB2RSTCR    TIM18RSTC     LL_APB2_GRP1_ReleaseReset\n
3055:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB2RSTCR    TIM15RSTC     LL_APB2_GRP1_ReleaseReset\n
3056:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB2RSTCR    TIM16RSTC     LL_APB2_GRP1_ReleaseReset\n
3057:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB2RSTCR    TIM17RSTC     LL_APB2_GRP1_ReleaseReset\n
3058:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB2RSTCR    TIM9RSTC      LL_APB2_GRP1_ReleaseReset\n
3059:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB2RSTCR    SPI5RSTC      LL_APB2_GRP1_ReleaseReset\n
3060:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB2RSTCR    SAI1RSTC      LL_APB2_GRP1_ReleaseReset\n
3061:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB2RSTCR    SAI2RSTC      LL_APB2_GRP1_ReleaseReset
3062:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
3063:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SAI1
3064:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SAI2
3065:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SPI1
3066:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SPI4
3067:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SPI5
3068:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM1
3069:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM8
3070:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM9
3071:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM15
3072:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
3073:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
3074:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM18
3075:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_USART1
3076:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_USART6
3077:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_UART9
3078:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_USART10
3079:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval None
3080:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
3081:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE void LL_APB2_GRP1_ReleaseReset(uint32_t Periphs)
3082:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
3083:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   WRITE_REG(RCC->APB2RSTCR, Periphs);
3084:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
3085:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
3086:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
3087:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Enable APB2 peripherals clock during Low Power mode.
3088:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll APB2LPENSR   TIM1LPENS     LL_APB2_GRP1_EnableClockLowPower\n
3089:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB2LPENSR   TIM8LPENS     LL_APB2_GRP1_EnableClockLowPower\n
3090:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB2LPENSR   USART1LPENS   LL_APB2_GRP1_EnableClockLowPower\n
3091:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB2LPENSR   USART6LPENS   LL_APB2_GRP1_EnableClockLowPower\n
3092:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB2LPENSR   UART9LPENS    LL_APB2_GRP1_EnableClockLowPower\n
3093:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB2LPENSR   USART10LPENS  LL_APB2_GRP1_EnableClockLowPower\n
3094:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB2LPENSR   SPI1LPENS     LL_APB2_GRP1_EnableClockLowPower\n
3095:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB2LPENSR   SPI4LPENS     LL_APB2_GRP1_EnableClockLowPower\n
3096:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB2LPENSR   TIM18LPENS    LL_APB2_GRP1_EnableClockLowPower\n
3097:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB2LPENSR   TIM15LPENS    LL_APB2_GRP1_EnableClockLowPower\n
ARM GAS  /tmp/ccaUtRHH.s 			page 153


3098:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB2LPENSR   TIM16LPENS    LL_APB2_GRP1_EnableClockLowPower\n
3099:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB2LPENSR   TIM17LPENS    LL_APB2_GRP1_EnableClockLowPower\n
3100:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB2LPENSR   TIM9LPENS     LL_APB2_GRP1_EnableClockLowPower\n
3101:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB2LPENSR   SPI5LPENS     LL_APB2_GRP1_EnableClockLowPower\n
3102:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB2LPENSR   SAI1LPENS     LL_APB2_GRP1_EnableClockLowPower\n
3103:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB2LPENSR   SAI2LPENS     LL_APB2_GRP1_EnableClockLowPower
3104:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
3105:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SAI1
3106:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SAI2
3107:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SPI1
3108:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SPI4
3109:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SPI5
3110:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM1
3111:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM8
3112:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM9
3113:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM15
3114:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
3115:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
3116:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM18
3117:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_USART1
3118:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_USART6
3119:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_UART9
3120:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_USART10
3121:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval None
3122:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
3123:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE void LL_APB2_GRP1_EnableClockLowPower(uint32_t Periphs)
3124:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
 1278              		.loc 4 3124 1
 1279              		.cfi_startproc
 1280              		@ args = 0, pretend = 0, frame = 16
 1281              		@ frame_needed = 1, uses_anonymous_args = 0
 1282              		@ link register save eliminated.
 1283 0000 80B4     		push	{r7}
 1284              		.cfi_def_cfa_offset 4
 1285              		.cfi_offset 7, -4
 1286 0002 85B0     		sub	sp, sp, #20
 1287              		.cfi_def_cfa_offset 24
 1288 0004 00AF     		add	r7, sp, #0
 1289              		.cfi_def_cfa_register 7
 1290 0006 7860     		str	r0, [r7, #4]
3125:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   __IO uint32_t tmpreg;
3126:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   WRITE_REG(RCC->APB2LPENSR, Periphs);
 1291              		.loc 4 3126 3
 1292 0008 074A     		ldr	r2, .L81
 1293 000a 7B68     		ldr	r3, [r7, #4]
 1294 000c C2F8AC3A 		str	r3, [r2, #2732]
3127:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
3128:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   tmpreg = READ_REG(RCC->APB2LPENR);
 1295              		.loc 4 3128 12
 1296 0010 054B     		ldr	r3, .L81
 1297 0012 D3F8AC32 		ldr	r3, [r3, #684]
 1298              		.loc 4 3128 10
 1299 0016 FB60     		str	r3, [r7, #12]
3129:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   (void)tmpreg;
 1300              		.loc 4 3129 3
 1301 0018 FB68     		ldr	r3, [r7, #12]
3130:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
ARM GAS  /tmp/ccaUtRHH.s 			page 154


 1302              		.loc 4 3130 1
 1303 001a 00BF     		nop
 1304 001c 1437     		adds	r7, r7, #20
 1305              		.cfi_def_cfa_offset 4
 1306 001e BD46     		mov	sp, r7
 1307              		.cfi_def_cfa_register 13
 1308              		@ sp needed
 1309 0020 5DF8047B 		ldr	r7, [sp], #4
 1310              		.cfi_restore 7
 1311              		.cfi_def_cfa_offset 0
 1312 0024 7047     		bx	lr
 1313              	.L82:
 1314 0026 00BF     		.align	2
 1315              	.L81:
 1316 0028 00800256 		.word	1443004416
 1317              		.cfi_endproc
 1318              	.LFE2815:
 1320              		.section	.text.LL_APB4_GRP1_EnableClockLowPower,"ax",%progbits
 1321              		.align	1
 1322              		.syntax unified
 1323              		.thumb
 1324              		.thumb_func
 1326              	LL_APB4_GRP1_EnableClockLowPower:
 1327              	.LFB2823:
3131:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
3132:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
3133:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Check if APB2 peripheral clock during Low Power mode is enabled or not .
3134:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll APB2LPENR    TIM1LPEN      LL_APB2_GRP1_IsEnabledClockLowPower\n
3135:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB2LPENR    TIM8LPEN      LL_APB2_GRP1_IsEnabledClockLowPower\n
3136:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB2LPENR    USART1LPEN    LL_APB2_GRP1_IsEnabledClockLowPower\n
3137:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB2LPENR    USART6LPEN    LL_APB2_GRP1_IsEnabledClockLowPower\n
3138:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB2LPENR    UART9LPEN     LL_APB2_GRP1_IsEnabledClockLowPower\n
3139:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB2LPENR    USART10LPEN   LL_APB2_GRP1_IsEnabledClockLowPower\n
3140:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB2LPENR    SPI1LPEN      LL_APB2_GRP1_IsEnabledClockLowPower\n
3141:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB2LPENR    SPI4LPEN      LL_APB2_GRP1_IsEnabledClockLowPower\n
3142:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB2LPENR    TIM18LPEN     LL_APB2_GRP1_IsEnabledClockLowPower\n
3143:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB2LPENR    TIM15LPEN     LL_APB2_GRP1_IsEnabledClockLowPower\n
3144:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB2LPENR    TIM16LPEN     LL_APB2_GRP1_IsEnabledClockLowPower\n
3145:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB2LPENR    TIM17LPEN     LL_APB2_GRP1_IsEnabledClockLowPower\n
3146:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB2LPENR    TIM9LPEN      LL_APB2_GRP1_IsEnabledClockLowPower\n
3147:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB2LPENR    SPI5LPEN      LL_APB2_GRP1_IsEnabledClockLowPower\n
3148:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB2LPENR    SAI1LPEN      LL_APB2_GRP1_IsEnabledClockLowPower\n
3149:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB2LPENR    SAI2LPEN      LL_APB2_GRP1_IsEnabledClockLowPower
3150:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
3151:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SAI1
3152:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SAI2
3153:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SPI1
3154:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SPI4
3155:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SPI5
3156:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM1
3157:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM8
3158:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM9
3159:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM15
3160:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
3161:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
3162:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM18
3163:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_USART1
ARM GAS  /tmp/ccaUtRHH.s 			page 155


3164:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_USART6
3165:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_UART9
3166:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_USART10
3167:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval uint32_t
3168:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
3169:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE uint32_t LL_APB2_GRP1_IsEnabledClockLowPower(uint32_t Periphs)
3170:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
3171:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   return ((READ_BIT(RCC->APB2LPENR, Periphs) == Periphs) ? 1UL : 0UL);
3172:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
3173:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
3174:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
3175:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Disable APB2 peripherals clock during Low Power mode.
3176:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll APB2LPENCR   TIM1LPENC     LL_APB2_GRP1_DisableClockLowPower\n
3177:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB2LPENCR   TIM8LPENC     LL_APB2_GRP1_DisableClockLowPower\n
3178:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB2LPENCR   USART1LPENC   LL_APB2_GRP1_DisableClockLowPower\n
3179:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB2LPENCR   USART6LPENC   LL_APB2_GRP1_DisableClockLowPower\n
3180:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB2LPENCR   UART9LPENC    LL_APB2_GRP1_DisableClockLowPower\n
3181:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB2LPENCR   USART10LPENC  LL_APB2_GRP1_DisableClockLowPower\n
3182:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB2LPENCR   SPI1LPENC     LL_APB2_GRP1_DisableClockLowPower\n
3183:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB2LPENCR   SPI4LPENC     LL_APB2_GRP1_DisableClockLowPower\n
3184:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB2LPENCR   TIM18LPENC    LL_APB2_GRP1_DisableClockLowPower\n
3185:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB2LPENCR   TIM15LPENC    LL_APB2_GRP1_DisableClockLowPower\n
3186:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB2LPENCR   TIM16LPENC    LL_APB2_GRP1_DisableClockLowPower\n
3187:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB2LPENCR   TIM17LPENC    LL_APB2_GRP1_DisableClockLowPower\n
3188:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB2LPENCR   TIM9LPENC     LL_APB2_GRP1_DisableClockLowPower\n
3189:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB2LPENCR   SPI5LPENC     LL_APB2_GRP1_DisableClockLowPower\n
3190:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB2LPENCR   SAI1LPENC     LL_APB2_GRP1_DisableClockLowPower\n
3191:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB2LPENCR   SAI2LPENC     LL_APB2_GRP1_DisableClockLowPower
3192:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
3193:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SAI1
3194:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SAI2
3195:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SPI1
3196:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SPI4
3197:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SPI5
3198:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM1
3199:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM8
3200:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM9
3201:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM15
3202:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
3203:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
3204:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM18
3205:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_USART1
3206:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_USART6
3207:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_UART9
3208:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_USART10
3209:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval None
3210:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
3211:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE void LL_APB2_GRP1_DisableClockLowPower(uint32_t Periphs)
3212:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
3213:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   WRITE_REG(RCC->APB2LPENCR, Periphs);
3214:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
3215:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
3216:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
3217:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @}
3218:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
3219:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
3220:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /** @defgroup BUS_LL_EF_APB4 APB4
ARM GAS  /tmp/ccaUtRHH.s 			page 156


3221:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @{
3222:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
3223:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
3224:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
3225:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Enable APB4 peripherals clock.
3226:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll APB4ENSR1    HDPENS        LL_APB4_GRP1_EnableClock\n
3227:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB4ENSR1    LPUART1ENS    LL_APB4_GRP1_EnableClock\n
3228:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB4ENSR1    SPI6ENS       LL_APB4_GRP1_EnableClock\n
3229:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB4ENSR1    I2C4ENS       LL_APB4_GRP1_EnableClock\n
3230:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB4ENSR1    LPTIM2ENS     LL_APB4_GRP1_EnableClock\n
3231:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB4ENSR1    LPTIM3ENS     LL_APB4_GRP1_EnableClock\n
3232:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB4ENSR1    LPTIM4ENS     LL_APB4_GRP1_EnableClock\n
3233:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB4ENSR1    LPTIM5ENS     LL_APB4_GRP1_EnableClock\n
3234:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB4ENSR1    VREFBUFENS    LL_APB4_GRP1_EnableClock\n
3235:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB4ENSR1    RTCENS        LL_APB4_GRP1_EnableClock\n
3236:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB4ENSR1    RTCAPBENS     LL_APB4_GRP1_EnableClock
3237:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
3238:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB4_GRP1_PERIPH_HDP
3239:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB4_GRP1_PERIPH_I2C4
3240:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB4_GRP1_PERIPH_LPTIM2
3241:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB4_GRP1_PERIPH_LPTIM3
3242:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB4_GRP1_PERIPH_LPTIM4
3243:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB4_GRP1_PERIPH_LPTIM5
3244:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB4_GRP1_PERIPH_LPUART1
3245:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB4_GRP1_PERIPH_RTC
3246:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB4_GRP1_PERIPH_RTCAPB
3247:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB4_GRP1_PERIPH_SPI6
3248:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB4_GRP1_PERIPH_VREFBUF
3249:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval None
3250:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
3251:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE void LL_APB4_GRP1_EnableClock(uint32_t Periphs)
3252:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
3253:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   __IO uint32_t tmpreg;
3254:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   WRITE_REG(RCC->APB4ENSR1, Periphs);
3255:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
3256:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   tmpreg = READ_REG(RCC->APB4ENR1);
3257:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   (void)tmpreg;
3258:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
3259:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
3260:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
3261:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Check if APB4 peripheral clock is enabled or not
3262:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll APB4ENR1     HDPEN         LL_APB4_GRP1_IsEnabledClock\n
3263:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB4ENR1     LPUART1EN     LL_APB4_GRP1_IsEnabledClock\n
3264:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB4ENR1     SPI6EN        LL_APB4_GRP1_IsEnabledClock\n
3265:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB4ENR1     I2C4EN        LL_APB4_GRP1_IsEnabledClock\n
3266:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB4ENR1     LPTIM2EN      LL_APB4_GRP1_IsEnabledClock\n
3267:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB4ENR1     LPTIM3EN      LL_APB4_GRP1_IsEnabledClock\n
3268:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB4ENR1     LPTIM4EN      LL_APB4_GRP1_IsEnabledClock\n
3269:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB4ENR1     LPTIM5EN      LL_APB4_GRP1_IsEnabledClock\n
3270:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB4ENR1     VREFBUFEN     LL_APB4_GRP1_IsEnabledClock\n
3271:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB4ENR1     RTCEN         LL_APB4_GRP1_IsEnabledClock\n
3272:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB4ENR1     RTCAPBEN      LL_APB4_GRP1_IsEnabledClock
3273:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
3274:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB4_GRP1_PERIPH_HDP
3275:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB4_GRP1_PERIPH_I2C4
3276:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB4_GRP1_PERIPH_LPTIM2
3277:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB4_GRP1_PERIPH_LPTIM3
ARM GAS  /tmp/ccaUtRHH.s 			page 157


3278:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB4_GRP1_PERIPH_LPTIM4
3279:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB4_GRP1_PERIPH_LPTIM5
3280:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB4_GRP1_PERIPH_LPUART1
3281:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB4_GRP1_PERIPH_RTC
3282:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB4_GRP1_PERIPH_RTCAPB
3283:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB4_GRP1_PERIPH_SPI6
3284:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB4_GRP1_PERIPH_VREFBUF
3285:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval uint32_t
3286:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
3287:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE uint32_t LL_APB4_GRP1_IsEnabledClock(uint32_t Periphs)
3288:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
3289:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   return ((READ_BIT(RCC->APB4ENR1, Periphs) == Periphs) ? 1UL : 0UL);
3290:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
3291:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
3292:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
3293:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Disable APB4 peripherals clock.
3294:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll APB4ENCR1    HDPENC        LL_APB4_GRP1_DisableClock\n
3295:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB4ENCR1    LPUART1ENC    LL_APB4_GRP1_DisableClock\n
3296:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB4ENCR1    SPI6ENC       LL_APB4_GRP1_DisableClock\n
3297:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB4ENCR1    I2C4ENC       LL_APB4_GRP1_DisableClock\n
3298:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB4ENCR1    LPTIM2ENC     LL_APB4_GRP1_DisableClock\n
3299:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB4ENCR1    LPTIM3ENC     LL_APB4_GRP1_DisableClock\n
3300:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB4ENCR1    LPTIM4ENC     LL_APB4_GRP1_DisableClock\n
3301:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB4ENCR1    LPTIM5ENC     LL_APB4_GRP1_DisableClock\n
3302:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB4ENCR1    VREFBUFENC    LL_APB4_GRP1_DisableClock\n
3303:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB4ENCR1    RTCENC        LL_APB4_GRP1_DisableClock\n
3304:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB4ENCR1    RTCAPBENC     LL_APB4_GRP1_DisableClock
3305:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
3306:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB4_GRP1_PERIPH_HDP
3307:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB4_GRP1_PERIPH_I2C4
3308:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB4_GRP1_PERIPH_LPTIM2
3309:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB4_GRP1_PERIPH_LPTIM3
3310:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB4_GRP1_PERIPH_LPTIM4
3311:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB4_GRP1_PERIPH_LPTIM5
3312:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB4_GRP1_PERIPH_LPUART1
3313:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB4_GRP1_PERIPH_RTC
3314:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB4_GRP1_PERIPH_RTCAPB
3315:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB4_GRP1_PERIPH_SPI6
3316:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB4_GRP1_PERIPH_VREFBUF
3317:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval None
3318:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
3319:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE void LL_APB4_GRP1_DisableClock(uint32_t Periphs)
3320:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
3321:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   WRITE_REG(RCC->APB4ENCR1, Periphs);
3322:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
3323:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
3324:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
3325:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Force APB4 peripherals reset.
3326:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll APB4RSTSR1   HDPRSTS       LL_APB4_GRP1_ForceReset\n
3327:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB4RSTSR1   LPUART1RSTS   LL_APB4_GRP1_ForceReset\n
3328:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB4RSTSR1   SPI6RSTS      LL_APB4_GRP1_ForceReset\n
3329:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB4RSTSR1   I2C4RSTS      LL_APB4_GRP1_ForceReset\n
3330:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB4RSTSR1   LPTIM2RSTS    LL_APB4_GRP1_ForceReset\n
3331:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB4RSTSR1   LPTIM3RSTS    LL_APB4_GRP1_ForceReset\n
3332:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB4RSTSR1   LPTIM4RSTS    LL_APB4_GRP1_ForceReset\n
3333:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB4RSTSR1   LPTIM5RSTS    LL_APB4_GRP1_ForceReset\n
3334:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB4RSTSR1   VREFBUFRSTS   LL_APB4_GRP1_ForceReset\n
ARM GAS  /tmp/ccaUtRHH.s 			page 158


3335:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB4RSTSR1   RTCAPBRSTS    LL_APB4_GRP1_ForceReset
3336:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
3337:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB4_GRP1_PERIPH_HDP
3338:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB4_GRP1_PERIPH_I2C4
3339:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB4_GRP1_PERIPH_LPTIM2
3340:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB4_GRP1_PERIPH_LPTIM3
3341:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB4_GRP1_PERIPH_LPTIM4
3342:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB4_GRP1_PERIPH_LPTIM5
3343:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB4_GRP1_PERIPH_LPUART1
3344:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB4_GRP1_PERIPH_RTCAPB
3345:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB4_GRP1_PERIPH_SPI6
3346:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB4_GRP1_PERIPH_VREFBUF
3347:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval None
3348:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
3349:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE void LL_APB4_GRP1_ForceReset(uint32_t Periphs)
3350:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
3351:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   WRITE_REG(RCC->APB4RSTSR1, Periphs);
3352:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
3353:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
3354:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
3355:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Release APB4 peripherals reset.
3356:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll APB4RSTCR1   HDPRSTC       LL_APB4_GRP1_ReleaseReset\n
3357:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB4RSTCR1   LPUART1RSTC   LL_APB4_GRP1_ReleaseReset\n
3358:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB4RSTCR1   SPI6RSTC      LL_APB4_GRP1_ReleaseReset\n
3359:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB4RSTCR1   I2C4RSTC      LL_APB4_GRP1_ReleaseReset\n
3360:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB4RSTCR1   LPTIM2RSTC    LL_APB4_GRP1_ReleaseReset\n
3361:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB4RSTCR1   LPTIM3RSTC    LL_APB4_GRP1_ReleaseReset\n
3362:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB4RSTCR1   LPTIM4RSTC    LL_APB4_GRP1_ReleaseReset\n
3363:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB4RSTCR1   LPTIM5RSTC    LL_APB4_GRP1_ReleaseReset\n
3364:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB4RSTCR1   VREFBUFRSTC   LL_APB4_GRP1_ReleaseReset\n
3365:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB4RSTCR1   RTCAPBRSTC    LL_APB4_GRP1_ReleaseReset
3366:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
3367:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB4_GRP1_PERIPH_HDP
3368:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB4_GRP1_PERIPH_I2C4
3369:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB4_GRP1_PERIPH_LPTIM2
3370:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB4_GRP1_PERIPH_LPTIM3
3371:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB4_GRP1_PERIPH_LPTIM4
3372:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB4_GRP1_PERIPH_LPTIM5
3373:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB4_GRP1_PERIPH_LPUART1
3374:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB4_GRP1_PERIPH_RTCAPB
3375:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB4_GRP1_PERIPH_SPI6
3376:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB4_GRP1_PERIPH_VREFBUF
3377:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval None
3378:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
3379:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE void LL_APB4_GRP1_ReleaseReset(uint32_t Periphs)
3380:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
3381:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   WRITE_REG(RCC->APB4RSTCR1, Periphs);
3382:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
3383:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
3384:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
3385:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Enable APB4 peripherals clock during Low Power mode.
3386:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll APB4LPENSR1  HDPLPENS      LL_APB4_GRP1_EnableClockLowPower\n
3387:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB4LPENSR1  LPUART1LPENS  LL_APB4_GRP1_EnableClockLowPower\n
3388:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB4LPENSR1  SPI6LPENS     LL_APB4_GRP1_EnableClockLowPower\n
3389:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB4LPENSR1  I2C4LPENS     LL_APB4_GRP1_EnableClockLowPower\n
3390:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB4LPENSR1  LPTIM2LPENS   LL_APB4_GRP1_EnableClockLowPower\n
3391:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB4LPENSR1  LPTIM3LPENS   LL_APB4_GRP1_EnableClockLowPower\n
ARM GAS  /tmp/ccaUtRHH.s 			page 159


3392:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB4LPENSR1  LPTIM4LPENS   LL_APB4_GRP1_EnableClockLowPower\n
3393:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB4LPENSR1  LPTIM5LPENS   LL_APB4_GRP1_EnableClockLowPower\n
3394:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB4LPENSR1  VREFBUFLPENS  LL_APB4_GRP1_EnableClockLowPower\n
3395:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB4LPENSR1  RTCLPENS      LL_APB4_GRP1_EnableClockLowPower\n
3396:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB4LPENSR1  RTCAPBLPENS   LL_APB4_GRP1_EnableClockLowPower
3397:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
3398:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB4_GRP1_PERIPH_HDP
3399:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB4_GRP1_PERIPH_I2C4
3400:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB4_GRP1_PERIPH_LPTIM2
3401:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB4_GRP1_PERIPH_LPTIM3
3402:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB4_GRP1_PERIPH_LPTIM4
3403:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB4_GRP1_PERIPH_LPTIM5
3404:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB4_GRP1_PERIPH_LPUART1
3405:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB4_GRP1_PERIPH_RTC
3406:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB4_GRP1_PERIPH_RTCAPB
3407:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB4_GRP1_PERIPH_SPI6
3408:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB4_GRP1_PERIPH_VREFBUF
3409:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval None
3410:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
3411:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE void LL_APB4_GRP1_EnableClockLowPower(uint32_t Periphs)
3412:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
 1328              		.loc 4 3412 1
 1329              		.cfi_startproc
 1330              		@ args = 0, pretend = 0, frame = 16
 1331              		@ frame_needed = 1, uses_anonymous_args = 0
 1332              		@ link register save eliminated.
 1333 0000 80B4     		push	{r7}
 1334              		.cfi_def_cfa_offset 4
 1335              		.cfi_offset 7, -4
 1336 0002 85B0     		sub	sp, sp, #20
 1337              		.cfi_def_cfa_offset 24
 1338 0004 00AF     		add	r7, sp, #0
 1339              		.cfi_def_cfa_register 7
 1340 0006 7860     		str	r0, [r7, #4]
3413:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   __IO uint32_t tmpreg;
3414:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   WRITE_REG(RCC->APB4LPENSR1, Periphs);
 1341              		.loc 4 3414 3
 1342 0008 074A     		ldr	r2, .L84
 1343 000a 7B68     		ldr	r3, [r7, #4]
 1344 000c C2F8B43A 		str	r3, [r2, #2740]
3415:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
3416:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   tmpreg = READ_REG(RCC->APB4LPENR1);
 1345              		.loc 4 3416 12
 1346 0010 054B     		ldr	r3, .L84
 1347 0012 D3F8B432 		ldr	r3, [r3, #692]
 1348              		.loc 4 3416 10
 1349 0016 FB60     		str	r3, [r7, #12]
3417:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   (void)tmpreg;
 1350              		.loc 4 3417 3
 1351 0018 FB68     		ldr	r3, [r7, #12]
3418:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
 1352              		.loc 4 3418 1
 1353 001a 00BF     		nop
 1354 001c 1437     		adds	r7, r7, #20
 1355              		.cfi_def_cfa_offset 4
 1356 001e BD46     		mov	sp, r7
 1357              		.cfi_def_cfa_register 13
ARM GAS  /tmp/ccaUtRHH.s 			page 160


 1358              		@ sp needed
 1359 0020 5DF8047B 		ldr	r7, [sp], #4
 1360              		.cfi_restore 7
 1361              		.cfi_def_cfa_offset 0
 1362 0024 7047     		bx	lr
 1363              	.L85:
 1364 0026 00BF     		.align	2
 1365              	.L84:
 1366 0028 00800256 		.word	1443004416
 1367              		.cfi_endproc
 1368              	.LFE2823:
 1370              		.section	.text.LL_APB4_GRP2_EnableClockLowPower,"ax",%progbits
 1371              		.align	1
 1372              		.syntax unified
 1373              		.thumb
 1374              		.thumb_func
 1376              	LL_APB4_GRP2_EnableClockLowPower:
 1377              	.LFB2831:
3419:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
3420:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
3421:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Check if APB4 peripheral clock during Low Power mode is enabled or not .
3422:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll APB4LPENR1   HDPLPEN       LL_APB4_GRP1_IsEnabledClockLowPower\n
3423:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB4LPENR1   LPUART1LPEN   LL_APB4_GRP1_IsEnabledClockLowPower\n
3424:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB4LPENR1   SPI6LPEN      LL_APB4_GRP1_IsEnabledClockLowPower\n
3425:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB4LPENR1   I2C4LPEN      LL_APB4_GRP1_IsEnabledClockLowPower\n
3426:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB4LPENR1   LPTIM2LPEN    LL_APB4_GRP1_IsEnabledClockLowPower\n
3427:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB4LPENR1   LPTIM3LPEN    LL_APB4_GRP1_IsEnabledClockLowPower\n
3428:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB4LPENR1   LPTIM4LPEN    LL_APB4_GRP1_IsEnabledClockLowPower\n
3429:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB4LPENR1   LPTIM5LPEN    LL_APB4_GRP1_IsEnabledClockLowPower\n
3430:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB4LPENR1   VREFBUFLPEN   LL_APB4_GRP1_IsEnabledClockLowPower\n
3431:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB4LPENR1   RTCLPEN       LL_APB4_GRP1_IsEnabledClockLowPower\n
3432:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB4LPENR1   RTCAPBLPEN    LL_APB4_GRP1_IsEnabledClockLowPower
3433:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
3434:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB4_GRP1_PERIPH_HDP
3435:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB4_GRP1_PERIPH_I2C4
3436:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB4_GRP1_PERIPH_LPTIM2
3437:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB4_GRP1_PERIPH_LPTIM3
3438:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB4_GRP1_PERIPH_LPTIM4
3439:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB4_GRP1_PERIPH_LPTIM5
3440:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB4_GRP1_PERIPH_LPUART1
3441:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB4_GRP1_PERIPH_RTC
3442:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB4_GRP1_PERIPH_RTCAPB
3443:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB4_GRP1_PERIPH_SPI6
3444:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB4_GRP1_PERIPH_VREFBUF
3445:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval uint32_t
3446:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
3447:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE uint32_t LL_APB4_GRP1_IsEnabledClockLowPower(uint32_t Periphs)
3448:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
3449:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   return ((READ_BIT(RCC->APB4LPENR1, Periphs) == Periphs) ? 1UL : 0UL);
3450:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
3451:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
3452:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
3453:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Disable APB4 peripherals clock during Low Power mode.
3454:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll APB4LPENCR1  HDPLPENC      LL_APB4_GRP1_DisableClockLowPower\n
3455:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB4LPENCR1  LPUART1LPENC  LL_APB4_GRP1_DisableClockLowPower\n
3456:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB4LPENCR1  SPI6LPENC     LL_APB4_GRP1_DisableClockLowPower\n
3457:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB4LPENCR1  I2C4LPENC     LL_APB4_GRP1_DisableClockLowPower\n
ARM GAS  /tmp/ccaUtRHH.s 			page 161


3458:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB4LPENCR1  LPTIM2LPENC   LL_APB4_GRP1_DisableClockLowPower\n
3459:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB4LPENCR1  LPTIM3LPENC   LL_APB4_GRP1_DisableClockLowPower\n
3460:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB4LPENCR1  LPTIM4LPENC   LL_APB4_GRP1_DisableClockLowPower\n
3461:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB4LPENCR1  LPTIM5LPENC   LL_APB4_GRP1_DisableClockLowPower\n
3462:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB4LPENCR1  VREFBUFLPENC  LL_APB4_GRP1_DisableClockLowPower\n
3463:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB4LPENCR1  RTCLPENC      LL_APB4_GRP1_DisableClockLowPower\n
3464:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB4LPENCR1  RTCAPBLPENC   LL_APB4_GRP1_DisableClockLowPower
3465:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
3466:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB4_GRP1_PERIPH_HDP
3467:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB4_GRP1_PERIPH_I2C4
3468:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB4_GRP1_PERIPH_LPTIM2
3469:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB4_GRP1_PERIPH_LPTIM3
3470:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB4_GRP1_PERIPH_LPTIM4
3471:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB4_GRP1_PERIPH_LPTIM5
3472:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB4_GRP1_PERIPH_LPUART1
3473:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB4_GRP1_PERIPH_RTC
3474:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB4_GRP1_PERIPH_RTCAPB
3475:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB4_GRP1_PERIPH_SPI6
3476:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB4_GRP1_PERIPH_VREFBUF
3477:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval None
3478:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
3479:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE void LL_APB4_GRP1_DisableClockLowPower(uint32_t Periphs)
3480:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
3481:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   WRITE_REG(RCC->APB4LPENCR1, Periphs);
3482:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
3483:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
3484:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
3485:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Enable APB4 peripherals clock.
3486:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll APB4ENSR2    SYSCFGENS     LL_APB4_GRP2_EnableClock\n
3487:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB4ENSR2    BSECENS       LL_APB4_GRP2_EnableClock\n
3488:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB4ENSR2    DTSENS        LL_APB4_GRP2_EnableClock
3489:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
3490:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB4_GRP2_PERIPH_BSEC
3491:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB4_GRP2_PERIPH_SYSCFG
3492:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB4_GRP2_PERIPH_DTS
3493:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval None
3494:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
3495:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE void LL_APB4_GRP2_EnableClock(uint32_t Periphs)
3496:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
3497:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   __IO uint32_t tmpreg;
3498:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   WRITE_REG(RCC->APB4ENSR2, Periphs);
3499:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
3500:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   tmpreg = READ_REG(RCC->APB4ENR2);
3501:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   (void)tmpreg;
3502:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
3503:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
3504:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
3505:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Check if APB4 peripheral clock is enabled or not
3506:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll APB4ENR2     SYSCFGEN      LL_APB4_GRP2_IsEnabledClock\n
3507:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB4ENR2     BSECEN        LL_APB4_GRP2_IsEnabledClock\n
3508:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB4ENR2     DTSEN         LL_APB4_GRP2_IsEnabledClock
3509:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
3510:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB4_GRP2_PERIPH_BSEC
3511:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB4_GRP2_PERIPH_SYSCFG
3512:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB4_GRP2_PERIPH_DTS
3513:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval uint32_t
3514:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
ARM GAS  /tmp/ccaUtRHH.s 			page 162


3515:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE uint32_t LL_APB4_GRP2_IsEnabledClock(uint32_t Periphs)
3516:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
3517:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   return ((READ_BIT(RCC->APB4ENR2, Periphs) == Periphs) ? 1UL : 0UL);
3518:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
3519:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
3520:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
3521:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Disable APB4 peripherals clock.
3522:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll APB4ENCR2    SYSCFGENC     LL_APB4_GRP2_DisableClock\n
3523:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB4ENCR2    BSECENC       LL_APB4_GRP2_DisableClock\n
3524:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB4ENCR2    DTSENC        LL_APB4_GRP2_DisableClock
3525:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
3526:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB4_GRP2_PERIPH_BSEC
3527:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB4_GRP2_PERIPH_SYSCFG
3528:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB4_GRP2_PERIPH_DTS
3529:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval None
3530:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
3531:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE void LL_APB4_GRP2_DisableClock(uint32_t Periphs)
3532:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
3533:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   WRITE_REG(RCC->APB4ENCR2, Periphs);
3534:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
3535:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
3536:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
3537:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Force APB4 peripherals reset.
3538:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll APB4RSTR2   SYSCFGRSTS    LL_APB4_GRP2_ForceReset\n
3539:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB4RSTR2   DTSRSTS       LL_APB4_GRP2_ForceReset
3540:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
3541:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB4_GRP2_PERIPH_SYSCFG
3542:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB4_GRP2_PERIPH_DTS
3543:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval None
3544:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
3545:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE void LL_APB4_GRP2_ForceReset(uint32_t Periphs)
3546:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
3547:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   WRITE_REG(RCC->APB4RSTSR2, Periphs);
3548:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
3549:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
3550:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
3551:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Release APB4 peripherals reset.
3552:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll APB4RSTCR2   SYSCFGRSTC    LL_APB4_GRP2_ReleaseReset\n
3553:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB4RSTCR2   DTSRSTC       LL_APB4_GRP2_ReleaseReset
3554:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
3555:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB4_GRP2_PERIPH_SYSCFG
3556:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB4_GRP2_PERIPH_DTS
3557:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval None
3558:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
3559:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE void LL_APB4_GRP2_ReleaseReset(uint32_t Periphs)
3560:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
3561:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   WRITE_REG(RCC->APB4RSTCR2, Periphs);
3562:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
3563:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
3564:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
3565:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Enable APB4 peripherals clock during Low Power mode.
3566:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll APB4LPENSR2  SYSCFGLPENS   LL_APB4_GRP2_EnableClockLowPower\n
3567:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB4LPENSR2  BSECLPENS     LL_APB4_GRP2_EnableClockLowPower\n
3568:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB4LPENSR2  DTSLPENS      LL_APB4_GRP2_EnableClockLowPower
3569:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
3570:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB4_GRP2_PERIPH_BSEC
3571:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB4_GRP2_PERIPH_SYSCFG
ARM GAS  /tmp/ccaUtRHH.s 			page 163


3572:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB4_GRP2_PERIPH_DTS
3573:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval None
3574:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
3575:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE void LL_APB4_GRP2_EnableClockLowPower(uint32_t Periphs)
3576:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
 1378              		.loc 4 3576 1
 1379              		.cfi_startproc
 1380              		@ args = 0, pretend = 0, frame = 16
 1381              		@ frame_needed = 1, uses_anonymous_args = 0
 1382              		@ link register save eliminated.
 1383 0000 80B4     		push	{r7}
 1384              		.cfi_def_cfa_offset 4
 1385              		.cfi_offset 7, -4
 1386 0002 85B0     		sub	sp, sp, #20
 1387              		.cfi_def_cfa_offset 24
 1388 0004 00AF     		add	r7, sp, #0
 1389              		.cfi_def_cfa_register 7
 1390 0006 7860     		str	r0, [r7, #4]
3577:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   __IO uint32_t tmpreg;
3578:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   WRITE_REG(RCC->APB4LPENSR2, Periphs);
 1391              		.loc 4 3578 3
 1392 0008 074A     		ldr	r2, .L87
 1393 000a 7B68     		ldr	r3, [r7, #4]
 1394 000c C2F8B83A 		str	r3, [r2, #2744]
3579:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
3580:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   tmpreg = READ_REG(RCC->APB4LPENR2);
 1395              		.loc 4 3580 12
 1396 0010 054B     		ldr	r3, .L87
 1397 0012 D3F8B832 		ldr	r3, [r3, #696]
 1398              		.loc 4 3580 10
 1399 0016 FB60     		str	r3, [r7, #12]
3581:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   (void)tmpreg;
 1400              		.loc 4 3581 3
 1401 0018 FB68     		ldr	r3, [r7, #12]
3582:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
 1402              		.loc 4 3582 1
 1403 001a 00BF     		nop
 1404 001c 1437     		adds	r7, r7, #20
 1405              		.cfi_def_cfa_offset 4
 1406 001e BD46     		mov	sp, r7
 1407              		.cfi_def_cfa_register 13
 1408              		@ sp needed
 1409 0020 5DF8047B 		ldr	r7, [sp], #4
 1410              		.cfi_restore 7
 1411              		.cfi_def_cfa_offset 0
 1412 0024 7047     		bx	lr
 1413              	.L88:
 1414 0026 00BF     		.align	2
 1415              	.L87:
 1416 0028 00800256 		.word	1443004416
 1417              		.cfi_endproc
 1418              	.LFE2831:
 1420              		.section	.text.LL_APB5_GRP1_EnableClockLowPower,"ax",%progbits
 1421              		.align	1
 1422              		.syntax unified
 1423              		.thumb
 1424              		.thumb_func
ARM GAS  /tmp/ccaUtRHH.s 			page 164


 1426              	LL_APB5_GRP1_EnableClockLowPower:
 1427              	.LFB2839:
3583:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
3584:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
3585:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Check if APB4 peripheral clock during Low Power mode is enabled or not .
3586:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll APB4LPENR2   SYSCFGLPEN    LL_APB4_GRP2_IsEnabledClockLowPower\n
3587:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB4LPENR2   BSECLPEN      LL_APB4_GRP2_IsEnabledClockLowPower\n
3588:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB4LPENR2   DTSLPEN       LL_APB4_GRP2_IsEnabledClockLowPower
3589:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
3590:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB4_GRP2_PERIPH_BSEC
3591:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB4_GRP2_PERIPH_SYSCFG
3592:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB4_GRP2_PERIPH_DTS
3593:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval uint32_t
3594:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
3595:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE uint32_t LL_APB4_GRP2_IsEnabledClockLowPower(uint32_t Periphs)
3596:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
3597:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   return ((READ_BIT(RCC->APB4LPENR2, Periphs) == Periphs) ? 1UL : 0UL);
3598:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
3599:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
3600:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
3601:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Disable APB4 peripherals clock during Low Power mode.
3602:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll APB4LPENCR2  SYSCFGLPENC   LL_APB4_GRP2_DisableClockLowPower\n
3603:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB4LPENCR2  BSECLPENC     LL_APB4_GRP2_DisableClockLowPower\n
3604:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB4LPENCR2  DTSLPENC      LL_APB4_GRP2_DisableClockLowPower
3605:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
3606:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB4_GRP2_PERIPH_BSEC
3607:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB4_GRP2_PERIPH_SYSCFG
3608:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB4_GRP2_PERIPH_DTS
3609:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval None
3610:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
3611:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE void LL_APB4_GRP2_DisableClockLowPower(uint32_t Periphs)
3612:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
3613:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   WRITE_REG(RCC->APB4LPENCR2, Periphs);
3614:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
3615:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
3616:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
3617:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @}
3618:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
3619:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
3620:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /** @defgroup BUS_LL_EF_APB5 APB5
3621:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @{
3622:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
3623:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
3624:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
3625:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Enable APB5 peripherals clock.
3626:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll APB5ENSR     LTDCENS       LL_APB5_GRP1_EnableClock\n
3627:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB5ENSR     DCMIPPENS     LL_APB5_GRP1_EnableClock\n
3628:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB5ENSR     GFXTIMENS     LL_APB5_GRP1_EnableClock\n
3629:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB5ENSR     VENCENS       LL_APB5_GRP1_EnableClock\n (*)
3630:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB5ENSR     CSIENS        LL_APB5_GRP1_EnableClock
3631:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
3632:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB5_GRP1_PERIPH_CSI
3633:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB5_GRP1_PERIPH_DCMIPP
3634:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB5_GRP1_PERIPH_GFXTIM
3635:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB5_GRP1_PERIPH_LTDC
3636:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB5_GRP1_PERIPH_VENC
3637:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval None
ARM GAS  /tmp/ccaUtRHH.s 			page 165


3638:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
3639:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE void LL_APB5_GRP1_EnableClock(uint32_t Periphs)
3640:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
3641:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   __IO uint32_t tmpreg;
3642:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   WRITE_REG(RCC->APB5ENSR, Periphs);
3643:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
3644:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   tmpreg = READ_REG(RCC->APB5ENR);
3645:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   (void)tmpreg;
3646:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
3647:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
3648:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
3649:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Check if APB5 peripheral clock is enabled or not
3650:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll APB5ENR      LTDCEN        LL_APB5_GRP1_IsEnabledClock\n
3651:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB5ENR      DCMIPPEN      LL_APB5_GRP1_IsEnabledClock\n
3652:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB5ENR      GFXTIMEN      LL_APB5_GRP1_IsEnabledClock\n
3653:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB5ENR      VENCEN        LL_APB5_GRP1_IsEnabledClock\n (*)
3654:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB5ENR      CSIEN         LL_APB5_GRP1_IsEnabledClock
3655:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
3656:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB5_GRP1_PERIPH_CSI
3657:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB5_GRP1_PERIPH_DCMIPP
3658:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB5_GRP1_PERIPH_GFXTIM
3659:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB5_GRP1_PERIPH_LTDC
3660:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB5_GRP1_PERIPH_VENC
3661:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval uint32_t
3662:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
3663:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE uint32_t LL_APB5_GRP1_IsEnabledClock(uint32_t Periphs)
3664:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
3665:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   return ((READ_BIT(RCC->APB5ENR, Periphs) == Periphs) ? 1UL : 0UL);
3666:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
3667:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
3668:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
3669:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Disable APB5 peripherals clock.
3670:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll APB5ENCR     LTDCENC       LL_APB5_GRP1_DisableClock\n
3671:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB5ENCR     DCMIPPENC     LL_APB5_GRP1_DisableClock\n
3672:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB5ENCR     GFXTIMENC     LL_APB5_GRP1_DisableClock\n
3673:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB5ENCR     VENCENC       LL_APB5_GRP1_DisableClock\n (*)
3674:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB5ENCR     CSIENC        LL_APB5_GRP1_DisableClock
3675:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
3676:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB5_GRP1_PERIPH_CSI
3677:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB5_GRP1_PERIPH_DCMIPP
3678:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB5_GRP1_PERIPH_GFXTIM
3679:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB5_GRP1_PERIPH_LTDC
3680:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB5_GRP1_PERIPH_VENC
3681:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval None
3682:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
3683:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE void LL_APB5_GRP1_DisableClock(uint32_t Periphs)
3684:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
3685:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   WRITE_REG(RCC->APB5ENCR, Periphs);
3686:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
3687:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
3688:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
3689:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Force APB5 peripherals reset.
3690:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll APB5RSTSR     LTDCRSTS       LL_APB5_GRP1_ForceReset\n
3691:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB5RSTSR     DCMIPPRSTS     LL_APB5_GRP1_ForceReset\n
3692:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB5RSTSR     GFXTIMRSTS     LL_APB5_GRP1_ForceReset\n
3693:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB5RSTSR     VENCRSTS       LL_APB5_GRP1_ForceReset\n (*)
3694:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB5RSTSR     CSIRSTS        LL_APB5_GRP1_ForceReset
ARM GAS  /tmp/ccaUtRHH.s 			page 166


3695:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
3696:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB5_GRP1_PERIPH_CSI
3697:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB5_GRP1_PERIPH_DCMIPP
3698:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB5_GRP1_PERIPH_GFXTIM
3699:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB5_GRP1_PERIPH_LTDC
3700:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB5_GRP1_PERIPH_VENC
3701:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval None
3702:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
3703:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE void LL_APB5_GRP1_ForceReset(uint32_t Periphs)
3704:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
3705:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   WRITE_REG(RCC->APB5RSTSR, Periphs);
3706:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
3707:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
3708:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
3709:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Release APB5 peripherals reset.
3710:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll APB5RSTCR     LTDCRSTC       LL_APB5_GRP1_ReleaseReset\n
3711:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB5RSTCR     DCMIPPRSTC     LL_APB5_GRP1_ReleaseReset\n
3712:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB5RSTCR     GFXTIMRSTC     LL_APB5_GRP1_ReleaseReset\n
3713:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB5RSTCR     VENCRSTC       LL_APB5_GRP1_ReleaseReset\n (*)
3714:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB5RSTCR     CSIRSTC        LL_APB5_GRP1_ReleaseReset
3715:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
3716:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB5_GRP1_PERIPH_CSI
3717:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB5_GRP1_PERIPH_DCMIPP
3718:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB5_GRP1_PERIPH_GFXTIM
3719:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB5_GRP1_PERIPH_LTDC
3720:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB5_GRP1_PERIPH_VENC
3721:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval None
3722:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
3723:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE void LL_APB5_GRP1_ReleaseReset(uint32_t Periphs)
3724:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
3725:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   WRITE_REG(RCC->APB5RSTCR, Periphs);
3726:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
3727:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
3728:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
3729:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Enable APB5 peripherals clock during Low Power mode.
3730:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll APB5LPENSR    LTDCLPENS      LL_APB5_GRP1_EnableClockLowPower\n
3731:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB5LPENSR    DCMIPPLPENS    LL_APB5_GRP1_EnableClockLowPower\n
3732:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB5LPENSR    GFXTIMLPENS    LL_APB5_GRP1_EnableClockLowPower\n
3733:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB5LPENSR    VENCLPENS      LL_APB5_GRP1_EnableClockLowPower\n (*)
3734:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB5LPENSR    CSILPENS       LL_APB5_GRP1_EnableClockLowPower
3735:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
3736:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB5_GRP1_PERIPH_CSI
3737:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB5_GRP1_PERIPH_DCMIPP
3738:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB5_GRP1_PERIPH_GFXTIM
3739:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB5_GRP1_PERIPH_LTDC
3740:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB5_GRP1_PERIPH_VENC
3741:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval None
3742:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
3743:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE void LL_APB5_GRP1_EnableClockLowPower(uint32_t Periphs)
3744:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
 1428              		.loc 4 3744 1
 1429              		.cfi_startproc
 1430              		@ args = 0, pretend = 0, frame = 16
 1431              		@ frame_needed = 1, uses_anonymous_args = 0
 1432              		@ link register save eliminated.
 1433 0000 80B4     		push	{r7}
 1434              		.cfi_def_cfa_offset 4
ARM GAS  /tmp/ccaUtRHH.s 			page 167


 1435              		.cfi_offset 7, -4
 1436 0002 85B0     		sub	sp, sp, #20
 1437              		.cfi_def_cfa_offset 24
 1438 0004 00AF     		add	r7, sp, #0
 1439              		.cfi_def_cfa_register 7
 1440 0006 7860     		str	r0, [r7, #4]
3745:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   __IO uint32_t tmpreg;
3746:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   WRITE_REG(RCC->APB5LPENSR, Periphs);
 1441              		.loc 4 3746 3
 1442 0008 074A     		ldr	r2, .L90
 1443 000a 7B68     		ldr	r3, [r7, #4]
 1444 000c C2F8BC3A 		str	r3, [r2, #2748]
3747:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
3748:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   tmpreg = READ_REG(RCC->APB5LPENR);
 1445              		.loc 4 3748 12
 1446 0010 054B     		ldr	r3, .L90
 1447 0012 D3F8BC32 		ldr	r3, [r3, #700]
 1448              		.loc 4 3748 10
 1449 0016 FB60     		str	r3, [r7, #12]
3749:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   (void)tmpreg;
 1450              		.loc 4 3749 3
 1451 0018 FB68     		ldr	r3, [r7, #12]
3750:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
 1452              		.loc 4 3750 1
 1453 001a 00BF     		nop
 1454 001c 1437     		adds	r7, r7, #20
 1455              		.cfi_def_cfa_offset 4
 1456 001e BD46     		mov	sp, r7
 1457              		.cfi_def_cfa_register 13
 1458              		@ sp needed
 1459 0020 5DF8047B 		ldr	r7, [sp], #4
 1460              		.cfi_restore 7
 1461              		.cfi_def_cfa_offset 0
 1462 0024 7047     		bx	lr
 1463              	.L91:
 1464 0026 00BF     		.align	2
 1465              	.L90:
 1466 0028 00800256 		.word	1443004416
 1467              		.cfi_endproc
 1468              	.LFE2839:
 1470              		.section	.text.LL_MISC_EnableClockLowPower,"ax",%progbits
 1471              		.align	1
 1472              		.syntax unified
 1473              		.thumb
 1474              		.thumb_func
 1476              	LL_MISC_EnableClockLowPower:
 1477              	.LFB2847:
3751:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
3752:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
3753:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Check if APB5 peripheral clock during Low Power mode is enabled or not .
3754:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll APB5LPENR     LTDCLPEN       LL_APB5_GRP1_IsEnabledClockLowPower\n
3755:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB5LPENR     DCMIPPLPEN     LL_APB5_GRP1_IsEnabledClockLowPower\n
3756:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB5LPENR     GFXTIMLPEN     LL_APB5_GRP1_IsEnabledClockLowPower\n
3757:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB5LPENR     VENCLPEN       LL_APB5_GRP1_IsEnabledClockLowPower\n (*)
3758:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB5LPENR     CSILPEN        LL_APB5_GRP1_IsEnabledClockLowPower
3759:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
3760:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB5_GRP1_PERIPH_CSI
ARM GAS  /tmp/ccaUtRHH.s 			page 168


3761:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB5_GRP1_PERIPH_DCMIPP
3762:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB5_GRP1_PERIPH_GFXTIM
3763:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB5_GRP1_PERIPH_LTDC
3764:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB5_GRP1_PERIPH_VENC
3765:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval uint32_t
3766:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
3767:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE uint32_t LL_APB5_GRP1_IsEnabledClockLowPower(uint32_t Periphs)
3768:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
3769:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   return ((READ_BIT(RCC->APB5LPENR, Periphs) == Periphs) ? 1UL : 0UL);
3770:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
3771:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
3772:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
3773:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Disable APB5 peripherals clock during Low Power mode.
3774:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll APB5LPENCR    LTDCLPENC      LL_APB5_GRP1_DisableClockLowPower\n
3775:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB5LPENCR    DCMIPPLPENC    LL_APB5_GRP1_DisableClockLowPower\n
3776:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB5LPENCR    GFXTIMLPENC    LL_APB5_GRP1_DisableClockLowPower\n
3777:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB5LPENCR    VENCLPENC      LL_APB5_GRP1_DisableClockLowPower\n (*)
3778:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         APB5LPENCR    CSILPENC       LL_APB5_GRP1_DisableClockLowPower
3779:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
3780:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB5_GRP1_PERIPH_CSI
3781:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB5_GRP1_PERIPH_DCMIPP
3782:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB5_GRP1_PERIPH_GFXTIM
3783:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB5_GRP1_PERIPH_LTDC
3784:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_APB5_GRP1_PERIPH_VENC
3785:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval None
3786:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
3787:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE void LL_APB5_GRP1_DisableClockLowPower(uint32_t Periphs)
3788:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
3789:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   WRITE_REG(RCC->APB5LPENCR, Periphs);
3790:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
3791:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
3792:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
3793:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @}
3794:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
3795:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
3796:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /** @defgroup BUS_LL_EF_MISC MISC
3797:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @{
3798:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
3799:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
3800:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
3801:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Enable miscellaneous clock.
3802:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll MISCENSR     DBGENS        LL_MISC_EnableClock\n
3803:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MISCENSR     MCO1ENS       LL_MISC_EnableClock\n
3804:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MISCENSR     MCO2ENS       LL_MISC_EnableClock\n
3805:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MISCENSR     XSPIPHYCOMPENS LL_MISC_EnableClock\n
3806:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MISCENSR     PERENS        LL_MISC_EnableClock
3807:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Misc This parameter can be a combination of the following values:
3808:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_DBG
3809:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MCO1
3810:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MCO2
3811:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_XSPIPHYCOMP
3812:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_PER
3813:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval None
3814:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
3815:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE void LL_MISC_EnableClock(uint32_t Misc)
3816:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
3817:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   __IO uint32_t tmpreg;
ARM GAS  /tmp/ccaUtRHH.s 			page 169


3818:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   WRITE_REG(RCC->MISCENSR, Misc);
3819:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   /* Delay after an RCC miscellaneous clock enabling */
3820:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   tmpreg = READ_REG(RCC->MISCENR);
3821:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   (void)tmpreg;
3822:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
3823:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
3824:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
3825:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Check if miscellaneous clock is enabled or not
3826:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll MISCENR      DBGEN         LL_MISC_IsEnabledClock\n
3827:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MISCENR      MCO1EN        LL_MISC_IsEnabledClock\n
3828:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MISCENR      MCO2EN        LL_MISC_IsEnabledClock\n
3829:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MISCENR      XSPIPHYCOMPEN LL_MISC_IsEnabledClock\n
3830:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MISCENR      PEREN         LL_MISC_IsEnabledClock
3831:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Misc This parameter can be a combination of the following values:
3832:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_DBG
3833:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MCO1
3834:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MCO2
3835:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_XSPIPHYCOMP
3836:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_PER
3837:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval uint32_t
3838:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
3839:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE uint32_t LL_MISC_IsEnabledClock(uint32_t Misc)
3840:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
3841:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   return ((READ_BIT(RCC->MISCENR, Misc) == Misc) ? 1UL : 0UL);
3842:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
3843:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
3844:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
3845:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Disable miscellaneous clock.
3846:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll MISCENCR     DBGENC        LL_MISC_DisableClock\n
3847:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MISCENCR     MCO1ENC       LL_MISC_DisableClock\n
3848:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MISCENCR     MCO2ENC       LL_MISC_DisableClock\n
3849:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MISCENCR     XSPIPHYCOMPENC LL_MISC_DisableClock\n
3850:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MISCENCR     PERENC        LL_MISC_DisableClock
3851:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Misc This parameter can be a combination of the following values:
3852:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_DBG
3853:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MCO1
3854:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_MCO2
3855:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_XSPIPHYCOMP
3856:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_PER
3857:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval None
3858:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
3859:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE void LL_MISC_DisableClock(uint32_t Misc)
3860:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
3861:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   WRITE_REG(RCC->MISCENCR, Misc);
3862:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
3863:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
3864:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
3865:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Force miscellaneous reset.
3866:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll MISCRSTSR    DBGRSTS       LL_MISC_ForceReset\n
3867:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MISCRSTSR    XSPIPHY1RSTS  LL_MISC_ForceReset\n
3868:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MISCRSTSR    XSPIPHY2RSTS  LL_MISC_ForceReset\n
3869:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MISCRSTSR    SDMMC1DLLRSTS LL_MISC_ForceReset\n
3870:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MISCRSTSR    SDMMC2DLLRSTS LL_MISC_ForceReset
3871:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Misc This parameter can be a combination of the following values:
3872:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_DBG
3873:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_XSPIPHY1
3874:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_XSPIPHY2
ARM GAS  /tmp/ccaUtRHH.s 			page 170


3875:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_SDMMC1DLL
3876:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_SDMMC2DLL
3877:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval None
3878:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
3879:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE void LL_MISC_ForceReset(uint32_t Misc)
3880:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
3881:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   WRITE_REG(RCC->MISCRSTSR, Misc);
3882:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
3883:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
3884:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
3885:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Release miscellaneous reset.
3886:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll MISCRSTCR    DBGRSTC       LL_MISC_ReleaseReset\n
3887:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MISCRSTCR    XSPIPHY1RSTC  LL_MISC_ReleaseReset\n
3888:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MISCRSTCR    XSPIPHY2RSTC  LL_MISC_ReleaseReset\n
3889:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MISCRSTCR    SDMMC1DLLRSTC LL_MISC_ReleaseReset\n
3890:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MISCRSTCR    SDMMC2DLLRSTC LL_MISC_ReleaseReset
3891:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Misc This parameter can be a combination of the following values:
3892:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_DBG
3893:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_XSPIPHY1
3894:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_XSPIPHY2
3895:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_SDMMC1DLL
3896:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_SDMMC2DLL
3897:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval None
3898:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
3899:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE void LL_MISC_ReleaseReset(uint32_t Misc)
3900:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
3901:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   WRITE_REG(RCC->MISCRSTCR, Misc);
3902:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
3903:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** 
3904:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** /**
3905:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @brief  Enable bus clock during Low Power mode.
3906:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @rmtoll MISCLPENSR   DBGLPENS      LL_MISC_EnableClockLowPower\n
3907:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MISCLPENSR   XSPIPHYCOMPLPENS LL_MISC_EnableClockLowPower\n
3908:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         MISCLPENSR   PERLPENS      LL_MISC_EnableClockLowPower
3909:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @param  Misc This parameter can be a combination of the following values:
3910:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_DBG
3911:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_XSPIPHYCOMP
3912:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   *         @arg @ref LL_PER
3913:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   * @retval None
3914:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   */
3915:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** __STATIC_INLINE void LL_MISC_EnableClockLowPower(uint32_t Misc)
3916:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** {
 1478              		.loc 4 3916 1
 1479              		.cfi_startproc
 1480              		@ args = 0, pretend = 0, frame = 16
 1481              		@ frame_needed = 1, uses_anonymous_args = 0
 1482              		@ link register save eliminated.
 1483 0000 80B4     		push	{r7}
 1484              		.cfi_def_cfa_offset 4
 1485              		.cfi_offset 7, -4
 1486 0002 85B0     		sub	sp, sp, #20
 1487              		.cfi_def_cfa_offset 24
 1488 0004 00AF     		add	r7, sp, #0
 1489              		.cfi_def_cfa_register 7
 1490 0006 7860     		str	r0, [r7, #4]
3917:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   __IO uint32_t tmpreg;
3918:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   WRITE_REG(RCC->MISCLPENSR, Misc);
ARM GAS  /tmp/ccaUtRHH.s 			page 171


 1491              		.loc 4 3918 3
 1492 0008 074A     		ldr	r2, .L93
 1493 000a 7B68     		ldr	r3, [r7, #4]
 1494 000c C2F8883A 		str	r3, [r2, #2696]
3919:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   /* Delay after an RCC miscellaneous clock enabling */
3920:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   tmpreg = READ_REG(RCC->MISCLPENR);
 1495              		.loc 4 3920 12
 1496 0010 054B     		ldr	r3, .L93
 1497 0012 D3F88832 		ldr	r3, [r3, #648]
 1498              		.loc 4 3920 10
 1499 0016 FB60     		str	r3, [r7, #12]
3921:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h ****   (void)tmpreg;
 1500              		.loc 4 3921 3
 1501 0018 FB68     		ldr	r3, [r7, #12]
3922:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_bus.h **** }
 1502              		.loc 4 3922 1
 1503 001a 00BF     		nop
 1504 001c 1437     		adds	r7, r7, #20
 1505              		.cfi_def_cfa_offset 4
 1506 001e BD46     		mov	sp, r7
 1507              		.cfi_def_cfa_register 13
 1508              		@ sp needed
 1509 0020 5DF8047B 		ldr	r7, [sp], #4
 1510              		.cfi_restore 7
 1511              		.cfi_def_cfa_offset 0
 1512 0024 7047     		bx	lr
 1513              	.L94:
 1514 0026 00BF     		.align	2
 1515              	.L93:
 1516 0028 00800256 		.word	1443004416
 1517              		.cfi_endproc
 1518              	.LFE2847:
 1520              		.section	.text.LL_RCC_SetCpuClkSource,"ax",%progbits
 1521              		.align	1
 1522              		.syntax unified
 1523              		.thumb
 1524              		.thumb_func
 1526              	LL_RCC_SetCpuClkSource:
 1527              	.LFB2906:
 1528              		.file 5 "STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h"
   1:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
   2:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   ******************************************************************************
   3:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @file    stm32n6xx_ll_rcc.h
   4:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @author  MCD Application Team
   5:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @brief   Header file of RCC LL module.
   6:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   ******************************************************************************
   7:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @attention
   8:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   *
   9:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * Copyright (c) 2023 STMicroelectronics.
  10:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * All rights reserved.
  11:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   *
  12:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * This software is licensed under terms that can be found in the LICENSE file
  13:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * in the root directory of this software component.
  14:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   *
  16:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   ******************************************************************************
  17:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
ARM GAS  /tmp/ccaUtRHH.s 			page 172


  18:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
  19:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  20:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #ifndef STM32N6xx_LL_RCC_H
  21:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define STM32N6xx_LL_RCC_H
  22:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
  23:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #ifdef __cplusplus
  24:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** extern "C" {
  25:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #endif
  26:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
  27:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /* Includes ------------------------------------------------------------------*/
  28:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #include "stm32n6xx.h"
  29:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #include <math.h>
  30:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
  31:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /** @addtogroup STM32N6xx_LL_Driver
  32:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @{
  33:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
  34:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #if defined(RCC)
  35:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
  36:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /** @defgroup RCC_LL RCC
  37:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @{
  38:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
  39:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
  40:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /* Private types -------------------------------------------------------------*/
  41:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /* Private variables ---------------------------------------------------------*/
  42:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /** @defgroup RCC_LL_Private_Variables RCC Private Variables
  43:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @{
  44:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
  45:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
  46:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
  47:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @}
  48:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
  49:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
  50:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /* Private constants ---------------------------------------------------------*/
  51:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /** @defgroup RCC_LL_Private_Constants RCC Private Constants
  52:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @{
  53:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
  54:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /* Constants for LL_CLKSOURCE_xxx() macros
  55:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****    31           24            16           8             0
  56:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****    --------------------------------------------------------
  57:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****    | Mask        | ClkSource   |  Bit       | Register    |
  58:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****    |             |  Config     | Position   | Offset      |
  59:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****    --------------------------------------------------------*/
  60:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
  61:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /* Clock source register offset Vs CCIPR1 register */
  62:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define CCIPR1_OFFSET      0x0UL
  63:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define CCIPR2_OFFSET      0x4UL
  64:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define CCIPR3_OFFSET      0x8UL
  65:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define CCIPR4_OFFSET      0xCUL
  66:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define CCIPR5_OFFSET      0x10UL
  67:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define CCIPR6_OFFSET      0x14UL
  68:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define CCIPR7_OFFSET      0x18UL
  69:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define CCIPR8_OFFSET      0x1CUL
  70:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define CCIPR9_OFFSET      0x20UL
  71:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define CCIPR12_OFFSET     0x2CUL
  72:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define CCIPR13_OFFSET     0x30UL
  73:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define CCIPR14_OFFSET     0x34UL
  74:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
ARM GAS  /tmp/ccaUtRHH.s 			page 173


  75:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_REG_SHIFT     0U
  76:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_POS_SHIFT     8U
  77:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_CONFIG_SHIFT  16U
  78:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_MASK_SHIFT    24U
  79:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
  80:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @}
  81:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
  82:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
  83:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /* Private macros ------------------------------------------------------------*/
  84:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /** @defgroup RCC_LL_Private_Macros RCC Private Macros
  85:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @{
  86:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
  87:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #if !defined(UNUSED)
  88:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define UNUSED(x) ((void)(x))
  89:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #endif /* UNUSED */
  90:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
  91:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_CLKSOURCE_SHIFT(__CLKSOURCE__)   (((__CLKSOURCE__) >> LL_RCC_POS_SHIFT   ) & 0x1FUL)
  92:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
  93:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_CLKSOURCE_MASK(__CLKSOURCE__)   ((((__CLKSOURCE__) >> LL_RCC_MASK_SHIFT  ) &\
  94:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                              0xFFUL) << LL_CLKSOURCE_SHIFT(__CLKSOURCE__))
  95:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
  96:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_CLKSOURCE_CONFIG(__CLKSOURCE__) ((((__CLKSOURCE__) >> LL_RCC_CONFIG_SHIFT) &\
  97:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                              0xFFUL) << LL_CLKSOURCE_SHIFT(__CLKSOURCE__))
  98:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
  99:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_CLKSOURCE_REG(__CLKSOURCE__)     (((__CLKSOURCE__) >> LL_RCC_REG_SHIFT   ) & 0xFFUL)
 100:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
 101:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_CLKSOURCE(__REG__, __MSK__, __POS__, __CLK__) ((uint32_t)((((__MSK__) >> (__POS__)) << L
 102:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                                                      (( __POS__              ) << L
 103:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                                                      (( __REG__              ) << L
 104:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                                                      (((__CLK__) >> (__POS__)) << L
 105:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
 106:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @}
 107:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
 108:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
 109:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /* Exported types ------------------------------------------------------------*/
 110:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /** @defgroup RCC_LL_Exported_Types RCC Exported Types
 111:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @{
 112:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
 113:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
 114:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /** @defgroup LL_ES_CLOCK_FREQ Clocks Frequency Structure
 115:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @{
 116:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
 117:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
 118:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
 119:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @brief  RCC Clocks Frequency Structure
 120:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
 121:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** typedef struct
 122:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** {
 123:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   uint32_t SYSCLK_Frequency;
 124:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   uint32_t CPUCLK_Frequency;
 125:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   uint32_t HCLK_Frequency;
 126:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   uint32_t PCLK1_Frequency;
 127:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   uint32_t PCLK2_Frequency;
 128:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   uint32_t PCLK4_Frequency;
 129:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   uint32_t PCLK5_Frequency;
 130:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** } LL_RCC_ClocksTypeDef;
 131:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
ARM GAS  /tmp/ccaUtRHH.s 			page 174


 132:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
 133:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @}
 134:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
 135:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
 136:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
 137:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @}
 138:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
 139:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
 140:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /* Exported constants --------------------------------------------------------*/
 141:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /** @defgroup RCC_LL_Exported_Constants RCC Exported Constants
 142:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @{
 143:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
 144:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
 145:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_OSC_VALUES Oscillator Values adaptation
 146:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @brief    Defines used to adapt values of different oscillators
 147:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @note     These values could be modified in the user environment according to
 148:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   *           HW set-up.
 149:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @{
 150:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
 151:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #if !defined  (HSE_VALUE)
 152:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define HSE_VALUE    48000000U  /*!< Value of the HSE oscillator in Hz */
 153:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #endif /* HSE_VALUE */
 154:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
 155:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #if !defined  (HSI_VALUE)
 156:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define HSI_VALUE    64000000U  /*!< Value of the HSI oscillator in Hz */
 157:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #endif /* HSI_VALUE */
 158:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
 159:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #if !defined  (MSI_VALUE)
 160:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define MSI_VALUE    4000000U   /*!< Value of the MSI oscillator in Hz */
 161:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #endif /* MSI_VALUE */
 162:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
 163:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #if !defined  (LSE_VALUE)
 164:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LSE_VALUE    32768U     /*!< Value of the LSE oscillator in Hz */
 165:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #endif /* LSE_VALUE */
 166:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
 167:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #if !defined  (LSI_VALUE)
 168:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LSI_VALUE    32000U     /*!< Value of the LSI oscillator in Hz */
 169:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #endif /* LSI_VALUE */
 170:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
 171:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #if !defined  (EXTERNAL_CLOCK_VALUE)
 172:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define EXTERNAL_CLOCK_VALUE    12288000U /*!< Value of the I2S_CKIN external oscillator in Hz */
 173:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #endif /* EXTERNAL_CLOCK_VALUE */
 174:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
 175:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
 176:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @}
 177:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
 178:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
 179:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_HSIDIV  HSI oscillator divider
 180:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @{
 181:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
 182:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_HSI_DIV_1                   0U
 183:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_HSI_DIV_2                   RCC_HSICFGR_HSIDIV_0
 184:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_HSI_DIV_4                   RCC_HSICFGR_HSIDIV_1
 185:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_HSI_DIV_8                   RCC_HSICFGR_HSIDIV
 186:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
 187:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @}
 188:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
ARM GAS  /tmp/ccaUtRHH.s 			page 175


 189:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
 190:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_MSIFREQ  MSI oscillator frequency select
 191:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @{
 192:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
 193:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_MSI_FREQ_4MHZ               0U
 194:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_MSI_FREQ_16MHZ              RCC_MSICFGR_MSIFREQSEL
 195:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
 196:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @}
 197:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
 198:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
 199:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_LSEDRIVE  LSE oscillator drive capability
 200:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @{
 201:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
 202:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_LSEDRIVE_LOW                0U
 203:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_LSEDRIVE_MEDIUMLOW          RCC_LSECFGR_LSEDRV_1
 204:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_LSEDRIVE_MEDIUMHIGH         RCC_LSECFGR_LSEDRV_0
 205:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_LSEDRIVE_HIGH               RCC_LSECFGR_LSEDRV
 206:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
 207:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @}
 208:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
 209:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
 210:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_HSECSSBYP_DIV  HSI divider to apply for replacement of HSE on CSS bypass
 211:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @{
 212:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
 213:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_HSECSSBYP_DIV_1             0U
 214:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_HSECSSBYP_DIV_2             RCC_HSECFGR_HSECSSBPRE_0
 215:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_HSECSSBYP_DIV_3             RCC_HSECFGR_HSECSSBPRE_1
 216:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_HSECSSBYP_DIV_4             (RCC_HSECFGR_HSECSSBPRE_1 | RCC_HSECFGR_HSECSSBPRE_0)
 217:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_HSECSSBYP_DIV_5             RCC_HSECFGR_HSECSSBPRE_2
 218:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_HSECSSBYP_DIV_6             (RCC_HSECFGR_HSECSSBPRE_2 | RCC_HSECFGR_HSECSSBPRE_0)
 219:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_HSECSSBYP_DIV_7             (RCC_HSECFGR_HSECSSBPRE_2 | RCC_HSECFGR_HSECSSBPRE_1)
 220:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_HSECSSBYP_DIV_8             (RCC_HSECFGR_HSECSSBPRE_2 |\
 221:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                             RCC_HSECFGR_HSECSSBPRE_1 | RCC_HSECFGR_HSECSSBPRE_0)
 222:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_HSECSSBYP_DIV_9             RCC_HSECFGR_HSECSSBPRE_3
 223:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_HSECSSBYP_DIV_10            (RCC_HSECFGR_HSECSSBPRE_3 | RCC_HSECFGR_HSECSSBPRE_0)
 224:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_HSECSSBYP_DIV_11            (RCC_HSECFGR_HSECSSBPRE_3 | RCC_HSECFGR_HSECSSBPRE_1)
 225:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_HSECSSBYP_DIV_12            (RCC_HSECFGR_HSECSSBPRE_3 |\
 226:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                             RCC_HSECFGR_HSECSSBPRE_1 | RCC_HSECFGR_HSECSSBPRE_0)
 227:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_HSECSSBYP_DIV_13            (RCC_HSECFGR_HSECSSBPRE_3 | RCC_HSECFGR_HSECSSBPRE_2)
 228:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_HSECSSBYP_DIV_14            (RCC_HSECFGR_HSECSSBPRE_3 |\
 229:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                             RCC_HSECFGR_HSECSSBPRE_2 | RCC_HSECFGR_HSECSSBPRE_0)
 230:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_HSECSSBYP_DIV_15            (RCC_HSECFGR_HSECSSBPRE_3 |\
 231:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                             RCC_HSECFGR_HSECSSBPRE_2 | RCC_HSECFGR_HSECSSBPRE_1)
 232:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_HSECSSBYP_DIV_16            (RCC_HSECFGR_HSECSSBPRE_3 | RCC_HSECFGR_HSECSSBPRE_2 |\
 233:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                             RCC_HSECFGR_HSECSSBPRE_1 | RCC_HSECFGR_HSECSSBPRE_0)
 234:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
 235:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @}
 236:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
 237:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
 238:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
 239:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_CPU_CLKSOURCE  CPU clock switch
 240:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @{
 241:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
 242:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_CPU_CLKSOURCE_HSI           0U                                       /*!< Select HSI
 243:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_CPU_CLKSOURCE_MSI           RCC_CFGR1_CPUSW_0                        /*!< Select MSI
 244:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_CPU_CLKSOURCE_HSE           RCC_CFGR1_CPUSW_1                        /*!< Select HSE
 245:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_CPU_CLKSOURCE_IC1           (RCC_CFGR1_CPUSW_1 | RCC_CFGR1_CPUSW_0)  /*!< Select IC1
ARM GAS  /tmp/ccaUtRHH.s 			page 176


 246:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
 247:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @}
 248:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
 249:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
 250:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_CPU_CLKSOURCE_STATUS  CPU clock switch status
 251:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @{
 252:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
 253:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_CPU_CLKSOURCE_STATUS_HSI    0U                                        /*!< HSI used 
 254:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_CPU_CLKSOURCE_STATUS_MSI    RCC_CFGR1_CPUSWS_0                        /*!< MSI used 
 255:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_CPU_CLKSOURCE_STATUS_HSE    RCC_CFGR1_CPUSWS_1                        /*!< HSE used 
 256:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_CPU_CLKSOURCE_STATUS_IC1    (RCC_CFGR1_CPUSWS_1 | RCC_CFGR1_CPUSWS_0) /*!< IC1 used 
 257:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
 258:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @}
 259:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
 260:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
 261:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SYS_CLKSOURCE  System bus clock switch
 262:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @{
 263:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
 264:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_HSI           0U                                        /*!< Select HS
 265:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_MSI           RCC_CFGR1_SYSSW_0                         /*!< Select MS
 266:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_HSE           RCC_CFGR1_SYSSW_1                         /*!< Select HS
 267:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_IC2_IC6_IC11  (RCC_CFGR1_SYSSW_1 | RCC_CFGR1_SYSSW_0)   /*!< Select IC
 268:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
 269:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @}
 270:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
 271:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
 272:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SYS_CLKSOURCE_STATUS  System bus clock switch status
 273:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @{
 274:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
 275:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_STATUS_HSI    0U                                        /*!< HSI used 
 276:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_STATUS_MSI    RCC_CFGR1_SYSSWS_0                        /*!< MSI used 
 277:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_STATUS_HSE    RCC_CFGR1_SYSSWS_1                        /*!< HSE used 
 278:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_STATUS_IC2_IC6_IC11 (RCC_CFGR1_SYSSWS_1 | RCC_CFGR1_SYSSWS_0) /*!< IC2
 279:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
 280:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @}
 281:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
 282:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
 283:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SYSWAKEUP_CLKSOURCE  System wakeup clock source
 284:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @{
 285:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
 286:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_SYSWAKEUP_CLKSOURCE_HSI     0U
 287:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_SYSWAKEUP_CLKSOURCE_MSI     RCC_CFGR1_STOPWUCK
 288:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
 289:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @}
 290:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
 291:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
 292:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_AHB_DIV  AHB prescaler
 293:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @{
 294:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
 295:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_AHB_DIV_1                   0U
 296:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_AHB_DIV_2                   RCC_CFGR2_HPRE_0
 297:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_AHB_DIV_4                   RCC_CFGR2_HPRE_1
 298:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_AHB_DIV_8                   (RCC_CFGR2_HPRE_1 | RCC_CFGR2_HPRE_0)
 299:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_AHB_DIV_16                  RCC_CFGR2_HPRE_2
 300:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_AHB_DIV_32                  (RCC_CFGR2_HPRE_2 | RCC_CFGR2_HPRE_0)
 301:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_AHB_DIV_64                  (RCC_CFGR2_HPRE_2 | RCC_CFGR2_HPRE_1)
 302:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_AHB_DIV_128                 (RCC_CFGR2_HPRE_2 | RCC_CFGR2_HPRE_1 | RCC_CFGR2_HPRE_0)
ARM GAS  /tmp/ccaUtRHH.s 			page 177


 303:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
 304:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @}
 305:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
 306:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
 307:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_APB1_DIV  APB1 prescaler
 308:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @{
 309:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
 310:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_APB1_DIV_1                  0U
 311:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_APB1_DIV_2                  RCC_CFGR2_PPRE1_0
 312:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_APB1_DIV_4                  RCC_CFGR2_PPRE1_1
 313:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_APB1_DIV_8                  (RCC_CFGR2_PPRE1_1 | RCC_CFGR2_PPRE1_0)
 314:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_APB1_DIV_16                 RCC_CFGR2_PPRE1_2
 315:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_APB1_DIV_32                 (RCC_CFGR2_PPRE1_2 | RCC_CFGR2_PPRE1_0)
 316:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_APB1_DIV_64                 (RCC_CFGR2_PPRE1_2 | RCC_CFGR2_PPRE1_1)
 317:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_APB1_DIV_128                (RCC_CFGR2_PPRE1_2 | RCC_CFGR2_PPRE1_1 | RCC_CFGR2_PPRE1
 318:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
 319:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @}
 320:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
 321:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
 322:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_APB2_DIV  APB2 prescaler
 323:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @{
 324:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
 325:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_APB2_DIV_1                  0U
 326:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_APB2_DIV_2                  RCC_CFGR2_PPRE2_0
 327:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_APB2_DIV_4                  RCC_CFGR2_PPRE2_1
 328:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_APB2_DIV_8                  (RCC_CFGR2_PPRE2_1 | RCC_CFGR2_PPRE2_0)
 329:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_APB2_DIV_16                 RCC_CFGR2_PPRE2_2
 330:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_APB2_DIV_32                 (RCC_CFGR2_PPRE2_2 | RCC_CFGR2_PPRE2_0)
 331:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_APB2_DIV_64                 (RCC_CFGR2_PPRE2_2 | RCC_CFGR2_PPRE2_1)
 332:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_APB2_DIV_128                (RCC_CFGR2_PPRE2_2 | RCC_CFGR2_PPRE2_1 | RCC_CFGR2_PPRE2
 333:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
 334:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @}
 335:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
 336:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
 337:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_APB4_DIV  APB4 prescaler
 338:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @{
 339:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
 340:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_APB4_DIV_1                  0U
 341:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_APB4_DIV_2                  RCC_CFGR2_PPRE4_0
 342:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_APB4_DIV_4                  RCC_CFGR2_PPRE4_1
 343:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_APB4_DIV_8                  (RCC_CFGR2_PPRE4_1 | RCC_CFGR2_PPRE4_0)
 344:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_APB4_DIV_16                 RCC_CFGR2_PPRE4_2
 345:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_APB4_DIV_32                 (RCC_CFGR2_PPRE4_2 | RCC_CFGR2_PPRE4_0)
 346:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_APB4_DIV_64                 (RCC_CFGR2_PPRE4_2 | RCC_CFGR2_PPRE4_1)
 347:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_APB4_DIV_128                (RCC_CFGR2_PPRE4_2 | RCC_CFGR2_PPRE4_1 | RCC_CFGR2_PPRE4
 348:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
 349:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @}
 350:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
 351:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
 352:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_APB5_DIV  APB5 prescaler
 353:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @{
 354:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
 355:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_APB5_DIV_1                  0U
 356:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_APB5_DIV_2                  RCC_CFGR2_PPRE5_0
 357:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_APB5_DIV_4                  RCC_CFGR2_PPRE5_1
 358:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_APB5_DIV_8                  (RCC_CFGR2_PPRE5_1 | RCC_CFGR2_PPRE5_0)
 359:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_APB5_DIV_16                 RCC_CFGR2_PPRE5_2
ARM GAS  /tmp/ccaUtRHH.s 			page 178


 360:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_APB5_DIV_32                 (RCC_CFGR2_PPRE5_2 | RCC_CFGR2_PPRE5_0)
 361:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_APB5_DIV_64                 (RCC_CFGR2_PPRE5_2 | RCC_CFGR2_PPRE5_1)
 362:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_APB5_DIV_128                (RCC_CFGR2_PPRE5_2 | RCC_CFGR2_PPRE5_1 | RCC_CFGR2_PPRE5
 363:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
 364:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @}
 365:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
 366:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
 367:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_MCOx  MCO selection
 368:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @{
 369:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
 370:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_MCO1                        RCC_MISCENR_MCO1EN
 371:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_MCO2                        RCC_MISCENR_MCO2EN
 372:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
 373:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @}
 374:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
 375:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
 376:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_MCOxSOURCE  MCO source selection
 377:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @{
 378:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
 379:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_HSI              ((RCC_CCIPR5_MCO1SEL<<16U) | 0U)
 380:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_LSE              ((RCC_CCIPR5_MCO1SEL<<16U) | RCC_CCIPR5_MCO1SEL_0)
 381:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_MSI              ((RCC_CCIPR5_MCO1SEL<<16U) | RCC_CCIPR5_MCO1SEL_1)
 382:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_LSI              ((RCC_CCIPR5_MCO1SEL<<16U) | RCC_CCIPR5_MCO1SEL_1 | RCC_
 383:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_HSE              ((RCC_CCIPR5_MCO1SEL<<16U) | RCC_CCIPR5_MCO1SEL_2)
 384:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_IC5              ((RCC_CCIPR5_MCO1SEL<<16U) | RCC_CCIPR5_MCO1SEL_2 | RCC_
 385:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_IC10             ((RCC_CCIPR5_MCO1SEL<<16U) | RCC_CCIPR5_MCO1SEL_2 | RCC_
 386:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_SYSA             ((RCC_CCIPR5_MCO1SEL<<16U) |\
 387:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                             RCC_CCIPR5_MCO1SEL_2 | RCC_CCIPR5_MCO1SEL_1 | RCC_CCIPR
 388:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_MCO2SOURCE_HSI              ((RCC_CCIPR5_MCO2SEL<<16U) | 0U)
 389:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_MCO2SOURCE_LSE              ((RCC_CCIPR5_MCO2SEL<<16U) | RCC_CCIPR5_MCO2SEL_0)
 390:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_MCO2SOURCE_MSI              ((RCC_CCIPR5_MCO2SEL<<16U) | RCC_CCIPR5_MCO2SEL_1)
 391:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_MCO2SOURCE_LSI              ((RCC_CCIPR5_MCO2SEL<<16U) | RCC_CCIPR5_MCO2SEL_1 | RCC_
 392:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_MCO2SOURCE_HSE              ((RCC_CCIPR5_MCO2SEL<<16U) | RCC_CCIPR5_MCO2SEL_2)
 393:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_MCO2SOURCE_IC15             ((RCC_CCIPR5_MCO2SEL<<16U) | RCC_CCIPR5_MCO2SEL_2 | RCC_
 394:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_MCO2SOURCE_IC20             ((RCC_CCIPR5_MCO2SEL<<16U) | RCC_CCIPR5_MCO2SEL_2 | RCC_
 395:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_MCO2SOURCE_SYSB             ((RCC_CCIPR5_MCO2SEL<<16U) |\
 396:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                             RCC_CCIPR5_MCO2SEL_2 | RCC_CCIPR5_MCO2SEL_1 | RCC_CCIPR
 397:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
 398:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @}
 399:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
 400:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
 401:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_MCOx_DIV  MCO prescaler
 402:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @{
 403:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
 404:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_1                  (RCC_CCIPR5_MCO1PRE<<16U)
 405:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_2                  ((RCC_CCIPR5_MCO1PRE<<16U) | RCC_CCIPR5_MCO1PRE_0)
 406:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_3                  ((RCC_CCIPR5_MCO1PRE<<16U) | RCC_CCIPR5_MCO1PRE_1)
 407:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_4                  ((RCC_CCIPR5_MCO1PRE<<16U) | RCC_CCIPR5_MCO1PRE_1 | RCC_
 408:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_5                  ((RCC_CCIPR5_MCO1PRE<<16U) | RCC_CCIPR5_MCO1PRE_2)
 409:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_6                  ((RCC_CCIPR5_MCO1PRE<<16U) | RCC_CCIPR5_MCO1PRE_2 | RCC_
 410:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_7                  ((RCC_CCIPR5_MCO1PRE<<16U) | RCC_CCIPR5_MCO1PRE_2 | RCC_
 411:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_8                  ((RCC_CCIPR5_MCO1PRE<<16U) |\
 412:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                             RCC_CCIPR5_MCO1PRE_2 | RCC_CCIPR5_MCO1PRE_1 | RCC_CCIPR
 413:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_9                  ((RCC_CCIPR5_MCO1PRE<<16U) | RCC_CCIPR5_MCO1PRE_3)
 414:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_10                 ((RCC_CCIPR5_MCO1PRE<<16U) | RCC_CCIPR5_MCO1PRE_3 | RCC_
 415:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_11                 ((RCC_CCIPR5_MCO1PRE<<16U) | RCC_CCIPR5_MCO1PRE_3 | RCC_
 416:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_12                 ((RCC_CCIPR5_MCO1PRE<<16U) |\
ARM GAS  /tmp/ccaUtRHH.s 			page 179


 417:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                             RCC_CCIPR5_MCO1PRE_3 | RCC_CCIPR5_MCO1PRE_1 | RCC_CCIPR
 418:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_13                 ((RCC_CCIPR5_MCO1PRE<<16U) | RCC_CCIPR5_MCO1PRE_3 | RCC_
 419:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_14                 ((RCC_CCIPR5_MCO1PRE<<16U) |\
 420:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                             RCC_CCIPR5_MCO1PRE_3 | RCC_CCIPR5_MCO1PRE_2 | RCC_CCIPR
 421:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_15                 ((RCC_CCIPR5_MCO1PRE<<16U) |\
 422:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                             RCC_CCIPR5_MCO1PRE_3 | RCC_CCIPR5_MCO1PRE_2 | RCC_CCIPR
 423:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_16                 ((RCC_CCIPR5_MCO1PRE<<16U) | RCC_CCIPR5_MCO1PRE)
 424:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_MCO2_DIV_1                  (RCC_CCIPR5_MCO2PRE<<16U)
 425:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_MCO2_DIV_2                  ((RCC_CCIPR5_MCO2PRE<<16U) | RCC_CCIPR5_MCO2PRE_0)
 426:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_MCO2_DIV_3                  ((RCC_CCIPR5_MCO2PRE<<16U) | RCC_CCIPR5_MCO2PRE_1)
 427:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_MCO2_DIV_4                  ((RCC_CCIPR5_MCO2PRE<<16U) | RCC_CCIPR5_MCO2PRE_1 | RCC_
 428:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_MCO2_DIV_5                  ((RCC_CCIPR5_MCO2PRE<<16U) | RCC_CCIPR5_MCO2PRE_2)
 429:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_MCO2_DIV_6                  ((RCC_CCIPR5_MCO2PRE<<16U) | RCC_CCIPR5_MCO2PRE_2 | RCC_
 430:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_MCO2_DIV_7                  ((RCC_CCIPR5_MCO2PRE<<16U) | RCC_CCIPR5_MCO2PRE_2 | RCC_
 431:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_MCO2_DIV_8                  ((RCC_CCIPR5_MCO2PRE<<16U) |\
 432:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                             RCC_CCIPR5_MCO2PRE_2 | RCC_CCIPR5_MCO2PRE_1 | RCC_CCIPR
 433:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_MCO2_DIV_9                  ((RCC_CCIPR5_MCO2PRE<<16U) | RCC_CCIPR5_MCO2PRE_3)
 434:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_MCO2_DIV_10                 ((RCC_CCIPR5_MCO2PRE<<16U) | RCC_CCIPR5_MCO2PRE_3 | RCC_
 435:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_MCO2_DIV_11                 ((RCC_CCIPR5_MCO2PRE<<16U) | RCC_CCIPR5_MCO2PRE_3 | RCC_
 436:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_MCO2_DIV_12                 ((RCC_CCIPR5_MCO2PRE<<16U) |\
 437:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                             RCC_CCIPR5_MCO2PRE_3 | RCC_CCIPR5_MCO2PRE_1 | RCC_CCIPR
 438:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_MCO2_DIV_13                 ((RCC_CCIPR5_MCO2PRE<<16U) | RCC_CCIPR5_MCO2PRE_3 | RCC_
 439:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_MCO2_DIV_14                 ((RCC_CCIPR5_MCO2PRE<<16U) |\
 440:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                             RCC_CCIPR5_MCO2PRE_3 | RCC_CCIPR5_MCO2PRE_2 | RCC_CCIPR
 441:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_MCO2_DIV_15                 ((RCC_CCIPR5_MCO2PRE<<16U) |\
 442:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                             RCC_CCIPR5_MCO2PRE_3 | RCC_CCIPR5_MCO2PRE_2 | RCC_CCIPR
 443:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_MCO2_DIV_16                 ((RCC_CCIPR5_MCO2PRE<<16U) | RCC_CCIPR5_MCO2PRE)
 444:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
 445:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
 446:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @}
 447:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
 448:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
 449:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_RTC_HSE_DIV  Prescaler for RTC clock
 450:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @{
 451:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
 452:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_1               0U
 453:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_2               RCC_CCIPR7_RTCPRE_0
 454:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_3               RCC_CCIPR7_RTCPRE_1
 455:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_4               (RCC_CCIPR7_RTCPRE_1 | RCC_CCIPR7_RTCPRE_0)
 456:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_5               RCC_CCIPR7_RTCPRE_2
 457:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_6               (RCC_CCIPR7_RTCPRE_2 | RCC_CCIPR7_RTCPRE_0)
 458:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_7               (RCC_CCIPR7_RTCPRE_2 | RCC_CCIPR7_RTCPRE_1)
 459:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_8               (RCC_CCIPR7_RTCPRE_2 | RCC_CCIPR7_RTCPRE_1 | RCC_CCIPR7_
 460:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_9               RCC_CCIPR7_RTCPRE_3
 461:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_10              (RCC_CCIPR7_RTCPRE_3 | RCC_CCIPR7_RTCPRE_0)
 462:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_11              (RCC_CCIPR7_RTCPRE_3 | RCC_CCIPR7_RTCPRE_1)
 463:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_12              (RCC_CCIPR7_RTCPRE_3 | RCC_CCIPR7_RTCPRE_1 | RCC_CCIPR7_
 464:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_13              (RCC_CCIPR7_RTCPRE_3 | RCC_CCIPR7_RTCPRE_2)
 465:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_14              (RCC_CCIPR7_RTCPRE_3 | RCC_CCIPR7_RTCPRE_2 | RCC_CCIPR7_
 466:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_15              (RCC_CCIPR7_RTCPRE_3 | RCC_CCIPR7_RTCPRE_2 | RCC_CCIPR7_
 467:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_16              (RCC_CCIPR7_RTCPRE_3 |\
 468:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                             RCC_CCIPR7_RTCPRE_2 | RCC_CCIPR7_RTCPRE_1 | RCC_CCIPR7_
 469:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_17              RCC_CCIPR7_RTCPRE_4
 470:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_18              (RCC_CCIPR7_RTCPRE_4 | RCC_CCIPR7_RTCPRE_0)
 471:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_19              (RCC_CCIPR7_RTCPRE_4 | RCC_CCIPR7_RTCPRE_1)
 472:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_20              (RCC_CCIPR7_RTCPRE_4 | RCC_CCIPR7_RTCPRE_1 | RCC_CCIPR7_
 473:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_21              (RCC_CCIPR7_RTCPRE_4 | RCC_CCIPR7_RTCPRE_2)
ARM GAS  /tmp/ccaUtRHH.s 			page 180


 474:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_22              (RCC_CCIPR7_RTCPRE_4 | RCC_CCIPR7_RTCPRE_2 | RCC_CCIPR7_
 475:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_23              (RCC_CCIPR7_RTCPRE_4 | RCC_CCIPR7_RTCPRE_2 | RCC_CCIPR7_
 476:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_24              (RCC_CCIPR7_RTCPRE_4 |\
 477:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                             RCC_CCIPR7_RTCPRE_2 | RCC_CCIPR7_RTCPRE_1 | RCC_CCIPR7_
 478:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_25              (RCC_CCIPR7_RTCPRE_4 | RCC_CCIPR7_RTCPRE_3)
 479:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_26              (RCC_CCIPR7_RTCPRE_4 | RCC_CCIPR7_RTCPRE_3 | RCC_CCIPR7_
 480:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_27              (RCC_CCIPR7_RTCPRE_4 | RCC_CCIPR7_RTCPRE_3 | RCC_CCIPR7_
 481:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_28              (RCC_CCIPR7_RTCPRE_4 |\
 482:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                             RCC_CCIPR7_RTCPRE_3 | RCC_CCIPR7_RTCPRE_1 | RCC_CCIPR7_
 483:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_29              (RCC_CCIPR7_RTCPRE_4 | RCC_CCIPR7_RTCPRE_3 | RCC_CCIPR7_
 484:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_30              (RCC_CCIPR7_RTCPRE_4 |\
 485:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                             RCC_CCIPR7_RTCPRE_3 | RCC_CCIPR7_RTCPRE_2 | RCC_CCIPR7_
 486:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_31              (RCC_CCIPR7_RTCPRE_4 |\
 487:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                             RCC_CCIPR7_RTCPRE_3 | RCC_CCIPR7_RTCPRE_2 | RCC_CCIPR7_
 488:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_32              (RCC_CCIPR7_RTCPRE_4 | RCC_CCIPR7_RTCPRE_3 | RCC_CCIPR7_
 489:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                             RCC_CCIPR7_RTCPRE_1 | RCC_CCIPR7_RTCPRE_0)
 490:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_33              RCC_CCIPR7_RTCPRE_5
 491:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_34              (RCC_CCIPR7_RTCPRE_5 | RCC_CCIPR7_RTCPRE_0)
 492:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_35              (RCC_CCIPR7_RTCPRE_5 | RCC_CCIPR7_RTCPRE_1)
 493:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_36              (RCC_CCIPR7_RTCPRE_5 | RCC_CCIPR7_RTCPRE_1 | RCC_CCIPR7_
 494:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_37              (RCC_CCIPR7_RTCPRE_5 | RCC_CCIPR7_RTCPRE_2)
 495:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_38              (RCC_CCIPR7_RTCPRE_5 | RCC_CCIPR7_RTCPRE_2 | RCC_CCIPR7_
 496:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_39              (RCC_CCIPR7_RTCPRE_5 | RCC_CCIPR7_RTCPRE_2 | RCC_CCIPR7_
 497:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_40              (RCC_CCIPR7_RTCPRE_5 |\
 498:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                             RCC_CCIPR7_RTCPRE_2 | RCC_CCIPR7_RTCPRE_1 | RCC_CCIPR7_
 499:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_41              (RCC_CCIPR7_RTCPRE_5 | RCC_CCIPR7_RTCPRE_3)
 500:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_42              (RCC_CCIPR7_RTCPRE_5 | RCC_CCIPR7_RTCPRE_3 | RCC_CCIPR7_
 501:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_43              (RCC_CCIPR7_RTCPRE_5 | RCC_CCIPR7_RTCPRE_3 | RCC_CCIPR7_
 502:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_44              (RCC_CCIPR7_RTCPRE_5 |\
 503:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                             RCC_CCIPR7_RTCPRE_3 | RCC_CCIPR7_RTCPRE_1 | RCC_CCIPR7_
 504:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_45              (RCC_CCIPR7_RTCPRE_5 | RCC_CCIPR7_RTCPRE_3 | RCC_CCIPR7_
 505:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_46              (RCC_CCIPR7_RTCPRE_5 |\
 506:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                             RCC_CCIPR7_RTCPRE_3 | RCC_CCIPR7_RTCPRE_2 | RCC_CCIPR7_
 507:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_47              (RCC_CCIPR7_RTCPRE_5 |\
 508:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                             RCC_CCIPR7_RTCPRE_3 | RCC_CCIPR7_RTCPRE_2 | RCC_CCIPR7_
 509:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_48              (RCC_CCIPR7_RTCPRE_5 | RCC_CCIPR7_RTCPRE_3 | RCC_CCIPR7_
 510:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                             RCC_CCIPR7_RTCPRE_1 | RCC_CCIPR7_RTCPRE_0)
 511:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_49              (RCC_CCIPR7_RTCPRE_5 | RCC_CCIPR7_RTCPRE_4)
 512:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_50              (RCC_CCIPR7_RTCPRE_5 | RCC_CCIPR7_RTCPRE_4 | RCC_CCIPR7_
 513:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_51              (RCC_CCIPR7_RTCPRE_5 | RCC_CCIPR7_RTCPRE_4 | RCC_CCIPR7_
 514:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_52              (RCC_CCIPR7_RTCPRE_5 |\
 515:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                             RCC_CCIPR7_RTCPRE_4 | RCC_CCIPR7_RTCPRE_1 | RCC_CCIPR7_
 516:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_53              (RCC_CCIPR7_RTCPRE_5 | RCC_CCIPR7_RTCPRE_4 | RCC_CCIPR7_
 517:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_54              (RCC_CCIPR7_RTCPRE_5 |\
 518:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                             RCC_CCIPR7_RTCPRE_4 | RCC_CCIPR7_RTCPRE_2 | RCC_CCIPR7_
 519:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_55              (RCC_CCIPR7_RTCPRE_5 |\
 520:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                             RCC_CCIPR7_RTCPRE_4 | RCC_CCIPR7_RTCPRE_2 | RCC_CCIPR7_
 521:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_56              (RCC_CCIPR7_RTCPRE_5 | RCC_CCIPR7_RTCPRE_4 | RCC_CCIPR7_
 522:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                             RCC_CCIPR7_RTCPRE_1 | RCC_CCIPR7_RTCPRE_0)
 523:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_57              (RCC_CCIPR7_RTCPRE_5 | RCC_CCIPR7_RTCPRE_4 | RCC_CCIPR7_
 524:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_58              (RCC_CCIPR7_RTCPRE_5 |\
 525:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                             RCC_CCIPR7_RTCPRE_4 | RCC_CCIPR7_RTCPRE_3 | RCC_CCIPR7_
 526:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_59              (RCC_CCIPR7_RTCPRE_5 |\
 527:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                             RCC_CCIPR7_RTCPRE_4 | RCC_CCIPR7_RTCPRE_3 | RCC_CCIPR7_
 528:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_60              (RCC_CCIPR7_RTCPRE_5 | RCC_CCIPR7_RTCPRE_4 | RCC_CCIPR7_
 529:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                             RCC_CCIPR7_RTCPRE_1 | RCC_CCIPR7_RTCPRE_0)
 530:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_61              (RCC_CCIPR7_RTCPRE_5 |\
ARM GAS  /tmp/ccaUtRHH.s 			page 181


 531:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                             RCC_CCIPR7_RTCPRE_4 | RCC_CCIPR7_RTCPRE_3 | RCC_CCIPR7_
 532:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_62              (RCC_CCIPR7_RTCPRE_5 | RCC_CCIPR7_RTCPRE_4 | RCC_CCIPR7_
 533:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                             RCC_CCIPR7_RTCPRE_2 | RCC_CCIPR7_RTCPRE_0)
 534:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_63              (RCC_CCIPR7_RTCPRE_5 | RCC_CCIPR7_RTCPRE_4 | RCC_CCIPR7_
 535:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                             RCC_CCIPR7_RTCPRE_2 | RCC_CCIPR7_RTCPRE_1)
 536:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_64              (RCC_CCIPR7_RTCPRE_5 | RCC_CCIPR7_RTCPRE_4 | RCC_CCIPR7_
 537:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                             RCC_CCIPR7_RTCPRE_2 | RCC_CCIPR7_RTCPRE_1 | RCC_CCIPR7_
 538:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
 539:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @}
 540:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
 541:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
 542:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_ADC_CLKSOURCE  Peripheral ADC clock source selection
 543:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @{
 544:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
 545:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_ADC_CLKSOURCE_HCLK          0U
 546:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_ADC_CLKSOURCE_CLKP          RCC_CCIPR1_ADC12SEL_0
 547:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_ADC_CLKSOURCE_IC7           RCC_CCIPR1_ADC12SEL_1
 548:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_ADC_CLKSOURCE_IC8           (RCC_CCIPR1_ADC12SEL_1 | RCC_CCIPR1_ADC12SEL_0)
 549:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_ADC_CLKSOURCE_MSI           RCC_CCIPR1_ADC12SEL_2
 550:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_ADC_CLKSOURCE_HSI           (RCC_CCIPR1_ADC12SEL_2 | RCC_CCIPR1_ADC12SEL_0)
 551:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_ADC_CLKSOURCE_I2S_CKIN      (RCC_CCIPR1_ADC12SEL_2 | RCC_CCIPR1_ADC12SEL_1)
 552:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_ADC_CLKSOURCE_TIMG          (RCC_CCIPR1_ADC12SEL_2 | RCC_CCIPR1_ADC12SEL_1 | RCC_CCI
 553:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
 554:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @}
 555:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
 556:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
 557:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_ADF_CLKSOURCE  Peripheral ADF clock source selection
 558:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @{
 559:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
 560:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_ADF1_CLKSOURCE_HCLK         0U
 561:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_ADF1_CLKSOURCE_CLKP         RCC_CCIPR1_ADF1SEL_0
 562:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_ADF1_CLKSOURCE_IC7          RCC_CCIPR1_ADF1SEL_1
 563:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_ADF1_CLKSOURCE_IC8          (RCC_CCIPR1_ADF1SEL_1 | RCC_CCIPR1_ADF1SEL_0)
 564:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_ADF1_CLKSOURCE_MSI          RCC_CCIPR1_ADF1SEL_2
 565:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_ADF1_CLKSOURCE_HSI          (RCC_CCIPR1_ADF1SEL_2 | RCC_CCIPR1_ADF1SEL_0)
 566:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_ADF1_CLKSOURCE_I2S_CKIN     (RCC_CCIPR1_ADF1SEL_2 | RCC_CCIPR1_ADF1SEL_1)
 567:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_ADF1_CLKSOURCE_TIMG         (RCC_CCIPR1_ADF1SEL_2 | RCC_CCIPR1_ADF1SEL_1 | RCC_CCIPR
 568:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
 569:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @}
 570:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
 571:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
 572:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_CLKP_CLKSOURCE  Peripheral CLKP clock source selection
 573:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @{
 574:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
 575:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_CLKP_CLKSOURCE_HSI          0U
 576:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_CLKP_CLKSOURCE_MSI          RCC_CCIPR7_PERSEL_0
 577:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_CLKP_CLKSOURCE_HSE          RCC_CCIPR7_PERSEL_1
 578:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_CLKP_CLKSOURCE_IC19         (RCC_CCIPR7_PERSEL_1 | RCC_CCIPR7_PERSEL_0)
 579:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_CLKP_CLKSOURCE_IC5          RCC_CCIPR7_PERSEL_2
 580:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_CLKP_CLKSOURCE_IC10         (RCC_CCIPR7_PERSEL_2 | RCC_CCIPR7_PERSEL_0)
 581:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_CLKP_CLKSOURCE_IC15         (RCC_CCIPR7_PERSEL_2 | RCC_CCIPR7_PERSEL_1)
 582:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_CLKP_CLKSOURCE_IC20         (RCC_CCIPR7_PERSEL_2 | RCC_CCIPR7_PERSEL_1 | RCC_CCIPR7_
 583:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
 584:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @}
 585:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
 586:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
 587:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_DCMIPP_CLKSOURCE  Peripheral DCMIPP clock source selection
ARM GAS  /tmp/ccaUtRHH.s 			page 182


 588:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @{
 589:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
 590:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_DCMIPP_CLKSOURCE_PCLK5      0U
 591:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_DCMIPP_CLKSOURCE_CLKP       RCC_CCIPR1_DCMIPPSEL_0
 592:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_DCMIPP_CLKSOURCE_IC17       RCC_CCIPR1_DCMIPPSEL_1
 593:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_DCMIPP_CLKSOURCE_HSI        (RCC_CCIPR1_DCMIPPSEL_1 | RCC_CCIPR1_DCMIPPSEL_0)
 594:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
 595:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @}
 596:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
 597:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
 598:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_ETH_CLKSOURCE  Peripheral ETH kernel clock source selection
 599:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @{
 600:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
 601:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_ETH1_CLKSOURCE_HCLK         0U
 602:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_ETH1_CLKSOURCE_CLKP         RCC_CCIPR2_ETH1CLKSEL_0
 603:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_ETH1_CLKSOURCE_IC12         RCC_CCIPR2_ETH1CLKSEL_1
 604:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_ETH1_CLKSOURCE_HSE          (RCC_CCIPR2_ETH1CLKSEL_1 | RCC_CCIPR2_ETH1CLKSEL_0)
 605:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
 606:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @}
 607:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
 608:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
 609:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_ETHPHY_IF  Peripheral ETH PHY interface selection
 610:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @{
 611:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
 612:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_ETH1PHY_IF_MII              0U
 613:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_ETH1PHY_IF_RGMII            RCC_CCIPR2_ETH1SEL_0
 614:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_ETH1PHY_IF_RMII             RCC_CCIPR2_ETH1SEL_2
 615:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
 616:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @}
 617:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
 618:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
 619:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_ETHREFRX_CLKSOURCE  Peripheral ETH Reference RX clock source selection
 620:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @{
 621:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
 622:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_ETH1REFRX_CLKSOURCE_EXT     0U
 623:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_ETH1REFRX_CLKSOURCE_INT     RCC_CCIPR2_ETH1REFCLKSEL
 624:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
 625:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @}
 626:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
 627:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
 628:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_ETHREFTX_CLKSOURCE  Peripheral ETH Reference TX clock source selection
 629:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @{
 630:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
 631:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_ETH1REFTX_CLKSOURCE_EXT     0U
 632:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_ETH1REFTX_CLKSOURCE_INT     RCC_CCIPR2_ETH1GTXCLKSEL
 633:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
 634:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @}
 635:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
 636:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
 637:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_ETHPTP_CLKSOURCE  Peripheral ETH PTP kernel clock source selection
 638:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @{
 639:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
 640:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_ETH1PTP_CLKSOURCE_HCLK      0U
 641:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_ETH1PTP_CLKSOURCE_CLKP      RCC_CCIPR2_ETH1PTPSEL_0
 642:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_ETH1PTP_CLKSOURCE_IC13      RCC_CCIPR2_ETH1PTPSEL_1
 643:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_ETH1PTP_CLKSOURCE_HSE       (RCC_CCIPR2_ETH1PTPSEL_1 | RCC_CCIPR2_ETH1PTPSEL_0)
 644:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
ARM GAS  /tmp/ccaUtRHH.s 			page 183


 645:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @}
 646:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
 647:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
 648:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_ETH1PTP_DIV  ETH1 PTP kernel clock divider selection
 649:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @{
 650:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
 651:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_ETH1PTP_DIV_1               0U
 652:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_ETH1PTP_DIV_2               RCC_CCIPR2_ETH1PTPDIV_0
 653:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_ETH1PTP_DIV_3               RCC_CCIPR2_ETH1PTPDIV_1
 654:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_ETH1PTP_DIV_4               (RCC_CCIPR2_ETH1PTPDIV_1 | RCC_CCIPR2_ETH1PTPDIV_0)
 655:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_ETH1PTP_DIV_5               RCC_CCIPR2_ETH1PTPDIV_2
 656:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_ETH1PTP_DIV_6               (RCC_CCIPR2_ETH1PTPDIV_2 | RCC_CCIPR2_ETH1PTPDIV_0)
 657:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_ETH1PTP_DIV_7               (RCC_CCIPR2_ETH1PTPDIV_2 | RCC_CCIPR2_ETH1PTPDIV_1)
 658:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_ETH1PTP_DIV_8               (RCC_CCIPR2_ETH1PTPDIV_2 | RCC_CCIPR2_ETH1PTPDIV_1 | RCC
 659:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_ETH1PTP_DIV_9               RCC_CCIPR2_ETH1PTPDIV_3
 660:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_ETH1PTP_DIV_10              (RCC_CCIPR2_ETH1PTPDIV_3 | RCC_CCIPR2_ETH1PTPDIV_0)
 661:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_ETH1PTP_DIV_11              (RCC_CCIPR2_ETH1PTPDIV_3 | RCC_CCIPR2_ETH1PTPDIV_1)
 662:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_ETH1PTP_DIV_12              (RCC_CCIPR2_ETH1PTPDIV_3 | RCC_CCIPR2_ETH1PTPDIV_1 | RCC
 663:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_ETH1PTP_DIV_13              (RCC_CCIPR2_ETH1PTPDIV_3 | RCC_CCIPR2_ETH1PTPDIV_2)
 664:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_ETH1PTP_DIV_14              (RCC_CCIPR2_ETH1PTPDIV_3 | RCC_CCIPR2_ETH1PTPDIV_2 | RCC
 665:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_ETH1PTP_DIV_15              (RCC_CCIPR2_ETH1PTPDIV_3 | RCC_CCIPR2_ETH1PTPDIV_2 | RCC
 666:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_ETH1PTP_DIV_16              (RCC_CCIPR2_ETH1PTPDIV_3 |\
 667:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                             RCC_CCIPR2_ETH1PTPDIV_2 | RCC_CCIPR2_ETH1PTPDIV_1 | RCC
 668:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
 669:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @}
 670:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
 671:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
 672:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_FDCAN_CLKSOURCE  Peripheral FDCAN clock source selection
 673:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @{
 674:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
 675:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_FDCAN_CLKSOURCE_PCLK1       0U
 676:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_FDCAN_CLKSOURCE_CLKP        RCC_CCIPR3_FDCANSEL_0
 677:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_FDCAN_CLKSOURCE_IC19        RCC_CCIPR3_FDCANSEL_1
 678:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_FDCAN_CLKSOURCE_HSE         (RCC_CCIPR3_FDCANSEL_1 | RCC_CCIPR3_FDCANSEL_0)
 679:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
 680:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @}
 681:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
 682:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
 683:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_FMC_CLKSOURCE  Peripheral FMC clock source selection
 684:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @{
 685:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
 686:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_FMC_CLKSOURCE_HCLK          0U
 687:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_FMC_CLKSOURCE_CLKP          RCC_CCIPR3_FMCSEL_0
 688:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_FMC_CLKSOURCE_IC3           RCC_CCIPR3_FMCSEL_1
 689:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_FMC_CLKSOURCE_IC4           (RCC_CCIPR3_FMCSEL_1 | RCC_CCIPR3_FMCSEL_0)
 690:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
 691:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @}
 692:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
 693:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
 694:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_I2C_CLKSOURCE  Peripheral I2C clock source selection
 695:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @{
 696:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
 697:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_I2C1_CLKSOURCE_PCLK1        LL_CLKSOURCE(CCIPR4_OFFSET, RCC_CCIPR4_I2C1SEL, RCC_CCIP
 698:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_I2C1_CLKSOURCE_CLKP         LL_CLKSOURCE(CCIPR4_OFFSET, RCC_CCIPR4_I2C1SEL, RCC_CCIP
 699:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                                         RCC_CCIPR4_I2C1SEL_0)
 700:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_I2C1_CLKSOURCE_IC10         LL_CLKSOURCE(CCIPR4_OFFSET, RCC_CCIPR4_I2C1SEL, RCC_CCIP
 701:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                                         RCC_CCIPR4_I2C1SEL_1)
ARM GAS  /tmp/ccaUtRHH.s 			page 184


 702:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_I2C1_CLKSOURCE_IC15         LL_CLKSOURCE(CCIPR4_OFFSET, RCC_CCIPR4_I2C1SEL, RCC_CCIP
 703:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                                         RCC_CCIPR4_I2C1SEL_1 | RCC_CCIPR4_I2C1SEL_0
 704:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_I2C1_CLKSOURCE_MSI          LL_CLKSOURCE(CCIPR4_OFFSET, RCC_CCIPR4_I2C1SEL, RCC_CCIP
 705:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                                         RCC_CCIPR4_I2C1SEL_2)
 706:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_I2C1_CLKSOURCE_HSI          LL_CLKSOURCE(CCIPR4_OFFSET, RCC_CCIPR4_I2C1SEL, RCC_CCIP
 707:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                                         RCC_CCIPR4_I2C1SEL_2| RCC_CCIPR4_I2C1SEL_0)
 708:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
 709:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_I2C2_CLKSOURCE_PCLK1        LL_CLKSOURCE(CCIPR4_OFFSET, RCC_CCIPR4_I2C2SEL, RCC_CCIP
 710:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_I2C2_CLKSOURCE_CLKP         LL_CLKSOURCE(CCIPR4_OFFSET, RCC_CCIPR4_I2C2SEL, RCC_CCIP
 711:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                                         RCC_CCIPR4_I2C2SEL_0)
 712:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_I2C2_CLKSOURCE_IC10         LL_CLKSOURCE(CCIPR4_OFFSET, RCC_CCIPR4_I2C2SEL, RCC_CCIP
 713:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                                         RCC_CCIPR4_I2C2SEL_1)
 714:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_I2C2_CLKSOURCE_IC15         LL_CLKSOURCE(CCIPR4_OFFSET, RCC_CCIPR4_I2C2SEL, RCC_CCIP
 715:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                                         RCC_CCIPR4_I2C2SEL_1 | RCC_CCIPR4_I2C2SEL_0
 716:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_I2C2_CLKSOURCE_MSI          LL_CLKSOURCE(CCIPR4_OFFSET, RCC_CCIPR4_I2C2SEL, RCC_CCIP
 717:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                                         RCC_CCIPR4_I2C2SEL_2)
 718:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_I2C2_CLKSOURCE_HSI          LL_CLKSOURCE(CCIPR4_OFFSET, RCC_CCIPR4_I2C2SEL, RCC_CCIP
 719:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                                         RCC_CCIPR4_I2C2SEL_2 | RCC_CCIPR4_I2C2SEL_0
 720:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
 721:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_I2C3_CLKSOURCE_PCLK1        LL_CLKSOURCE(CCIPR4_OFFSET, RCC_CCIPR4_I2C3SEL, RCC_CCIP
 722:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_I2C3_CLKSOURCE_CLKP         LL_CLKSOURCE(CCIPR4_OFFSET, RCC_CCIPR4_I2C3SEL, RCC_CCIP
 723:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                                         RCC_CCIPR4_I2C3SEL_0)
 724:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_I2C3_CLKSOURCE_IC10         LL_CLKSOURCE(CCIPR4_OFFSET, RCC_CCIPR4_I2C3SEL, RCC_CCIP
 725:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                                         RCC_CCIPR4_I2C3SEL_1)
 726:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_I2C3_CLKSOURCE_IC15         LL_CLKSOURCE(CCIPR4_OFFSET, RCC_CCIPR4_I2C3SEL, RCC_CCIP
 727:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                                         RCC_CCIPR4_I2C3SEL_1 | RCC_CCIPR4_I2C3SEL_0
 728:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_I2C3_CLKSOURCE_MSI          LL_CLKSOURCE(CCIPR4_OFFSET, RCC_CCIPR4_I2C3SEL, RCC_CCIP
 729:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                                         RCC_CCIPR4_I2C3SEL_2)
 730:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_I2C3_CLKSOURCE_HSI          LL_CLKSOURCE(CCIPR4_OFFSET, RCC_CCIPR4_I2C3SEL, RCC_CCIP
 731:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                                         RCC_CCIPR4_I2C3SEL_2| RCC_CCIPR4_I2C3SEL_0)
 732:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
 733:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_I2C4_CLKSOURCE_PCLK1        LL_CLKSOURCE(CCIPR4_OFFSET, RCC_CCIPR4_I2C4SEL, RCC_CCIP
 734:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_I2C4_CLKSOURCE_CLKP         LL_CLKSOURCE(CCIPR4_OFFSET, RCC_CCIPR4_I2C4SEL, RCC_CCIP
 735:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                                         RCC_CCIPR4_I2C4SEL_0)
 736:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_I2C4_CLKSOURCE_IC10         LL_CLKSOURCE(CCIPR4_OFFSET, RCC_CCIPR4_I2C4SEL, RCC_CCIP
 737:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                                         RCC_CCIPR4_I2C4SEL_1)
 738:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_I2C4_CLKSOURCE_IC15         LL_CLKSOURCE(CCIPR4_OFFSET, RCC_CCIPR4_I2C4SEL, RCC_CCIP
 739:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                                         RCC_CCIPR4_I2C4SEL_1 | RCC_CCIPR4_I2C4SEL_0
 740:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_I2C4_CLKSOURCE_MSI          LL_CLKSOURCE(CCIPR4_OFFSET, RCC_CCIPR4_I2C4SEL, RCC_CCIP
 741:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                                         RCC_CCIPR4_I2C4SEL_2)
 742:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_I2C4_CLKSOURCE_HSI          LL_CLKSOURCE(CCIPR4_OFFSET, RCC_CCIPR4_I2C4SEL, RCC_CCIP
 743:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                                         RCC_CCIPR4_I2C4SEL_2| RCC_CCIPR4_I2C4SEL_0)
 744:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
 745:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @}
 746:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
 747:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
 748:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_I3C_CLKSOURCE  Peripheral I3C clock source selection
 749:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @{
 750:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
 751:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_I3C1_CLKSOURCE_PCLK1        LL_CLKSOURCE(CCIPR4_OFFSET, RCC_CCIPR4_I3C1SEL, RCC_CCIP
 752:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_I3C1_CLKSOURCE_CLKP         LL_CLKSOURCE(CCIPR4_OFFSET, RCC_CCIPR4_I3C1SEL, RCC_CCIP
 753:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                                         RCC_CCIPR4_I3C1SEL_0)
 754:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_I3C1_CLKSOURCE_IC10         LL_CLKSOURCE(CCIPR4_OFFSET, RCC_CCIPR4_I3C1SEL, RCC_CCIP
 755:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                                         RCC_CCIPR4_I3C1SEL_1)
 756:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_I3C1_CLKSOURCE_IC15         LL_CLKSOURCE(CCIPR4_OFFSET, RCC_CCIPR4_I3C1SEL, RCC_CCIP
 757:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                                         RCC_CCIPR4_I3C1SEL_1 | RCC_CCIPR4_I3C1SEL_0
 758:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_I3C1_CLKSOURCE_MSI          LL_CLKSOURCE(CCIPR4_OFFSET, RCC_CCIPR4_I3C1SEL, RCC_CCIP
ARM GAS  /tmp/ccaUtRHH.s 			page 185


 759:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                                         RCC_CCIPR4_I3C1SEL_2)
 760:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_I3C1_CLKSOURCE_HSI          LL_CLKSOURCE(CCIPR4_OFFSET, RCC_CCIPR4_I3C1SEL, RCC_CCIP
 761:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                                         RCC_CCIPR4_I3C1SEL_2| RCC_CCIPR4_I3C1SEL_0)
 762:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
 763:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_I3C2_CLKSOURCE_PCLK1        LL_CLKSOURCE(CCIPR4_OFFSET, RCC_CCIPR4_I3C2SEL, RCC_CCIP
 764:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_I3C2_CLKSOURCE_CLKP         LL_CLKSOURCE(CCIPR4_OFFSET, RCC_CCIPR4_I3C2SEL, RCC_CCIP
 765:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                                         RCC_CCIPR4_I3C2SEL_0)
 766:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_I3C2_CLKSOURCE_IC10         LL_CLKSOURCE(CCIPR4_OFFSET, RCC_CCIPR4_I3C2SEL, RCC_CCIP
 767:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                                         RCC_CCIPR4_I3C2SEL_1)
 768:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_I3C2_CLKSOURCE_IC15         LL_CLKSOURCE(CCIPR4_OFFSET, RCC_CCIPR4_I3C2SEL, RCC_CCIP
 769:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                                         RCC_CCIPR4_I3C2SEL_1 | RCC_CCIPR4_I3C2SEL_0
 770:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_I3C2_CLKSOURCE_MSI          LL_CLKSOURCE(CCIPR4_OFFSET, RCC_CCIPR4_I3C2SEL, RCC_CCIP
 771:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                                         RCC_CCIPR4_I3C2SEL_2)
 772:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_I3C2_CLKSOURCE_HSI          LL_CLKSOURCE(CCIPR4_OFFSET, RCC_CCIPR4_I3C2SEL, RCC_CCIP
 773:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                                         RCC_CCIPR4_I3C2SEL_2 | RCC_CCIPR4_I3C2SEL_0
 774:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
 775:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @}
 776:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
 777:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
 778:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_LPTIM_CLKSOURCE  Peripheral LPTIM clock source selection
 779:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @{
 780:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
 781:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_LPTIM1_CLKSOURCE_PCLK1      LL_CLKSOURCE(CCIPR12_OFFSET, RCC_CCIPR12_LPTIM1SEL,  RCC
 782:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_LPTIM1_CLKSOURCE_CLKP       LL_CLKSOURCE(CCIPR12_OFFSET, RCC_CCIPR12_LPTIM1SEL,  RCC
 783:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_LPTIM1_CLKSOURCE_IC15       LL_CLKSOURCE(CCIPR12_OFFSET, RCC_CCIPR12_LPTIM1SEL,  RCC
 784:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_LPTIM1_CLKSOURCE_LSE        LL_CLKSOURCE(CCIPR12_OFFSET, RCC_CCIPR12_LPTIM1SEL,  RCC
 785:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                                         RCC_CCIPR12_LPTIM1SEL_0)
 786:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_LPTIM1_CLKSOURCE_LSI        LL_CLKSOURCE(CCIPR12_OFFSET, RCC_CCIPR12_LPTIM1SEL,  RCC
 787:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_LPTIM1_CLKSOURCE_TIMG       LL_CLKSOURCE(CCIPR12_OFFSET, RCC_CCIPR12_LPTIM1SEL,  RCC
 788:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                                         RCC_CCIPR12_LPTIM1SEL_0)
 789:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
 790:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_LPTIM2_CLKSOURCE_PCLK4      LL_CLKSOURCE(CCIPR12_OFFSET, RCC_CCIPR12_LPTIM2SEL,  RCC
 791:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_LPTIM2_CLKSOURCE_CLKP       LL_CLKSOURCE(CCIPR12_OFFSET, RCC_CCIPR12_LPTIM2SEL,  RCC
 792:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_LPTIM2_CLKSOURCE_IC15       LL_CLKSOURCE(CCIPR12_OFFSET, RCC_CCIPR12_LPTIM2SEL,  RCC
 793:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_LPTIM2_CLKSOURCE_LSE        LL_CLKSOURCE(CCIPR12_OFFSET, RCC_CCIPR12_LPTIM2SEL,  RCC
 794:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                                         RCC_CCIPR12_LPTIM2SEL_0)
 795:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_LPTIM2_CLKSOURCE_LSI        LL_CLKSOURCE(CCIPR12_OFFSET, RCC_CCIPR12_LPTIM2SEL,  RCC
 796:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_LPTIM2_CLKSOURCE_TIMG       LL_CLKSOURCE(CCIPR12_OFFSET, RCC_CCIPR12_LPTIM2SEL,  RCC
 797:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                                         RCC_CCIPR12_LPTIM2SEL_0)
 798:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
 799:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_LPTIM3_CLKSOURCE_PCLK4      LL_CLKSOURCE(CCIPR12_OFFSET, RCC_CCIPR12_LPTIM3SEL,  RCC
 800:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_LPTIM3_CLKSOURCE_CLKP       LL_CLKSOURCE(CCIPR12_OFFSET, RCC_CCIPR12_LPTIM3SEL,  RCC
 801:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_LPTIM3_CLKSOURCE_IC15       LL_CLKSOURCE(CCIPR12_OFFSET, RCC_CCIPR12_LPTIM3SEL,  RCC
 802:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_LPTIM3_CLKSOURCE_LSE        LL_CLKSOURCE(CCIPR12_OFFSET, RCC_CCIPR12_LPTIM3SEL,  RCC
 803:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                                         RCC_CCIPR12_LPTIM3SEL_0)
 804:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_LPTIM3_CLKSOURCE_LSI        LL_CLKSOURCE(CCIPR12_OFFSET, RCC_CCIPR12_LPTIM3SEL,  RCC
 805:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_LPTIM3_CLKSOURCE_TIMG       LL_CLKSOURCE(CCIPR12_OFFSET, RCC_CCIPR12_LPTIM3SEL,  RCC
 806:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                                         RCC_CCIPR12_LPTIM3SEL_0)
 807:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
 808:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_LPTIM4_CLKSOURCE_PCLK4      LL_CLKSOURCE(CCIPR12_OFFSET, RCC_CCIPR12_LPTIM4SEL,  RCC
 809:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_LPTIM4_CLKSOURCE_CLKP       LL_CLKSOURCE(CCIPR12_OFFSET, RCC_CCIPR12_LPTIM4SEL,  RCC
 810:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_LPTIM4_CLKSOURCE_IC15       LL_CLKSOURCE(CCIPR12_OFFSET, RCC_CCIPR12_LPTIM4SEL,  RCC
 811:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_LPTIM4_CLKSOURCE_LSE        LL_CLKSOURCE(CCIPR12_OFFSET, RCC_CCIPR12_LPTIM4SEL,  RCC
 812:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                                         RCC_CCIPR12_LPTIM4SEL_0)
 813:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_LPTIM4_CLKSOURCE_LSI        LL_CLKSOURCE(CCIPR12_OFFSET, RCC_CCIPR12_LPTIM4SEL,  RCC
 814:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_LPTIM4_CLKSOURCE_TIMG       LL_CLKSOURCE(CCIPR12_OFFSET, RCC_CCIPR12_LPTIM4SEL,  RCC
 815:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                                         RCC_CCIPR12_LPTIM4SEL_0)
ARM GAS  /tmp/ccaUtRHH.s 			page 186


 816:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
 817:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_LPTIM5_CLKSOURCE_PCLK4      LL_CLKSOURCE(CCIPR12_OFFSET, RCC_CCIPR12_LPTIM5SEL,  RCC
 818:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_LPTIM5_CLKSOURCE_CLKP       LL_CLKSOURCE(CCIPR12_OFFSET, RCC_CCIPR12_LPTIM5SEL,  RCC
 819:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_LPTIM5_CLKSOURCE_IC15       LL_CLKSOURCE(CCIPR12_OFFSET, RCC_CCIPR12_LPTIM5SEL,  RCC
 820:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_LPTIM5_CLKSOURCE_LSE        LL_CLKSOURCE(CCIPR12_OFFSET, RCC_CCIPR12_LPTIM5SEL,  RCC
 821:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                                         RCC_CCIPR12_LPTIM5SEL_0)
 822:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_LPTIM5_CLKSOURCE_LSI        LL_CLKSOURCE(CCIPR12_OFFSET, RCC_CCIPR12_LPTIM5SEL,  RCC
 823:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_LPTIM5_CLKSOURCE_TIMG       LL_CLKSOURCE(CCIPR12_OFFSET, RCC_CCIPR12_LPTIM5SEL,  RCC
 824:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                                         RCC_CCIPR12_LPTIM5SEL_0)
 825:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
 826:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @}
 827:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
 828:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
 829:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_LPUART_CLKSOURCE  Peripheral LPUART clock source selection
 830:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @{
 831:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
 832:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_LPUART1_CLKSOURCE_PCLK4     0U
 833:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_LPUART1_CLKSOURCE_CLKP      RCC_CCIPR14_LPUART1SEL_0
 834:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_LPUART1_CLKSOURCE_IC9       RCC_CCIPR14_LPUART1SEL_1
 835:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_LPUART1_CLKSOURCE_IC14      (RCC_CCIPR14_LPUART1SEL_1 | RCC_CCIPR14_LPUART1SEL_0)
 836:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_LPUART1_CLKSOURCE_LSE       RCC_CCIPR14_LPUART1SEL_2
 837:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_LPUART1_CLKSOURCE_MSI       (RCC_CCIPR14_LPUART1SEL_2 | RCC_CCIPR14_LPUART1SEL_0)
 838:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_LPUART1_CLKSOURCE_HSI       (RCC_CCIPR14_LPUART1SEL_2 | RCC_CCIPR14_LPUART1SEL_1)
 839:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
 840:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @}
 841:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
 842:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
 843:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_LTDC_CLKSOURCE  Peripheral LTDC clock source selection
 844:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @{
 845:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
 846:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_LTDC_CLKSOURCE_PCLK5        0U
 847:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_LTDC_CLKSOURCE_CLKP         RCC_CCIPR4_LTDCSEL_0
 848:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_LTDC_CLKSOURCE_IC16         RCC_CCIPR4_LTDCSEL_1
 849:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_LTDC_CLKSOURCE_HSI          (RCC_CCIPR4_LTDCSEL_1 | RCC_CCIPR4_LTDCSEL_0)
 850:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
 851:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @}
 852:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
 853:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
 854:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_MDF_CLKSOURCE  Peripheral MDF clock source selection
 855:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @{
 856:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
 857:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_MDF1_CLKSOURCE_HCLK         0U
 858:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_MDF1_CLKSOURCE_CLKP         RCC_CCIPR5_MDF1SEL_0
 859:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_MDF1_CLKSOURCE_IC7          RCC_CCIPR5_MDF1SEL_1
 860:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_MDF1_CLKSOURCE_IC8          (RCC_CCIPR5_MDF1SEL_1 | RCC_CCIPR5_MDF1SEL_0)
 861:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_MDF1_CLKSOURCE_MSI          RCC_CCIPR5_MDF1SEL_2
 862:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_MDF1_CLKSOURCE_HSI          (RCC_CCIPR5_MDF1SEL_2 | RCC_CCIPR5_MDF1SEL_0)
 863:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_MDF1_CLKSOURCE_I2S_CKIN     (RCC_CCIPR5_MDF1SEL_2 | RCC_CCIPR5_MDF1SEL_1)
 864:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_MDF1_CLKSOURCE_TIMG         (RCC_CCIPR5_MDF1SEL_2 | RCC_CCIPR5_MDF1SEL_1 | RCC_CCIPR
 865:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
 866:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @}
 867:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
 868:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
 869:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_OTGPHY_CLKSOURCE  Peripheral OTGPHY clock source selection
 870:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @{
 871:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
 872:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_OTGPHY1_CLKSOURCE_HSE_DIV_2     LL_CLKSOURCE(CCIPR6_OFFSET, RCC_CCIPR6_OTGPHY1SEL, R
ARM GAS  /tmp/ccaUtRHH.s 			page 187


 873:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_OTGPHY1_CLKSOURCE_CLKP          LL_CLKSOURCE(CCIPR6_OFFSET, RCC_CCIPR6_OTGPHY1SEL, R
 874:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_OTGPHY1_CLKSOURCE_IC15          LL_CLKSOURCE(CCIPR6_OFFSET, RCC_CCIPR6_OTGPHY1SEL, R
 875:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_OTGPHY1_CLKSOURCE_HSE_DIV_2_OSC LL_CLKSOURCE(CCIPR6_OFFSET, RCC_CCIPR6_OTGPHY1SEL, R
 876:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                                             RCC_CCIPR6_OTGPHY1SEL_0)
 877:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
 878:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_OTGPHY2_CLKSOURCE_HSE_DIV_2     LL_CLKSOURCE(CCIPR6_OFFSET, RCC_CCIPR6_OTGPHY2SEL, R
 879:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_OTGPHY2_CLKSOURCE_CLKP          LL_CLKSOURCE(CCIPR6_OFFSET, RCC_CCIPR6_OTGPHY2SEL, R
 880:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_OTGPHY2_CLKSOURCE_IC15          LL_CLKSOURCE(CCIPR6_OFFSET, RCC_CCIPR6_OTGPHY2SEL, R
 881:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_OTGPHY2_CLKSOURCE_HSE_DIV_2_OSC LL_CLKSOURCE(CCIPR6_OFFSET, RCC_CCIPR6_OTGPHY2SEL, R
 882:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                                             RCC_CCIPR6_OTGPHY2SEL_0)
 883:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
 884:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @}
 885:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
 886:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
 887:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_OTGPHYCKREF_CLKSOURCE  Peripheral OTGPHYCKREF clock source selection
 888:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @{
 889:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
 890:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_OTGPHY1CKREF_CLKSOURCE_OTGPHY1       LL_CLKSOURCE(CCIPR6_OFFSET, RCC_CCIPR6_OTGPHY1C
 891:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_OTGPHY1CKREF_CLKSOURCE_HSE_DIV_2_OSC LL_CLKSOURCE(CCIPR6_OFFSET, RCC_CCIPR6_OTGPHY1C
 892:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
 893:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_OTGPHY2CKREF_CLKSOURCE_OTGPHY2       LL_CLKSOURCE(CCIPR6_OFFSET, RCC_CCIPR6_OTGPHY2C
 894:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_OTGPHY2CKREF_CLKSOURCE_HSE_DIV_2_OSC LL_CLKSOURCE(CCIPR6_OFFSET, RCC_CCIPR6_OTGPHY2C
 895:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
 896:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @}
 897:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
 898:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
 899:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PSSI_CLKSOURCE  Peripheral PSSI clock source selection
 900:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @{
 901:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
 902:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_PSSI_CLKSOURCE_HCLK         0U
 903:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_PSSI_CLKSOURCE_CLKP         RCC_CCIPR7_PSSISEL_0
 904:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_PSSI_CLKSOURCE_IC20         RCC_CCIPR7_PSSISEL_1
 905:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_PSSI_CLKSOURCE_HSI          (RCC_CCIPR7_PSSISEL_1 | RCC_CCIPR7_PSSISEL_0)
 906:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
 907:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @}
 908:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
 909:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
 910:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_RTC_CLKSOURCE  RTC clock source selection
 911:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @{
 912:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
 913:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_RTC_CLKSOURCE_NONE          0U
 914:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_RTC_CLKSOURCE_LSE           RCC_CCIPR7_RTCSEL_0
 915:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_RTC_CLKSOURCE_LSI           RCC_CCIPR7_RTCSEL_1
 916:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_RTC_CLKSOURCE_HSE           (RCC_CCIPR7_RTCSEL_1 | RCC_CCIPR7_RTCSEL_0)
 917:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
 918:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @}
 919:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
 920:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
 921:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SAI_CLKSOURCE  Peripheral SAI clock source selection
 922:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @{
 923:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
 924:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_SAI1_CLKSOURCE_PCLK2        LL_CLKSOURCE(CCIPR7_OFFSET, RCC_CCIPR7_SAI1SEL, RCC_CCIP
 925:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_SAI1_CLKSOURCE_CLKP         LL_CLKSOURCE(CCIPR7_OFFSET, RCC_CCIPR7_SAI1SEL, RCC_CCIP
 926:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_SAI1_CLKSOURCE_IC7          LL_CLKSOURCE(CCIPR7_OFFSET, RCC_CCIPR7_SAI1SEL, RCC_CCIP
 927:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_SAI1_CLKSOURCE_IC8          LL_CLKSOURCE(CCIPR7_OFFSET, RCC_CCIPR7_SAI1SEL, RCC_CCIP
 928:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                                         RCC_CCIPR7_SAI1SEL_0)
 929:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_SAI1_CLKSOURCE_MSI          LL_CLKSOURCE(CCIPR7_OFFSET, RCC_CCIPR7_SAI1SEL, RCC_CCIP
ARM GAS  /tmp/ccaUtRHH.s 			page 188


 930:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_SAI1_CLKSOURCE_HSI          LL_CLKSOURCE(CCIPR7_OFFSET, RCC_CCIPR7_SAI1SEL, RCC_CCIP
 931:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                                         RCC_CCIPR7_SAI1SEL_0)
 932:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_SAI1_CLKSOURCE_I2S_CKIN     LL_CLKSOURCE(CCIPR7_OFFSET, RCC_CCIPR7_SAI1SEL, RCC_CCIP
 933:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                                         RCC_CCIPR7_SAI1SEL_1)
 934:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_SAI1_CLKSOURCE_SPDIFRX1     LL_CLKSOURCE(CCIPR7_OFFSET, RCC_CCIPR7_SAI1SEL, RCC_CCIP
 935:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                                         RCC_CCIPR7_SAI1SEL_1 | RCC_CCIPR7_SAI1SEL_0
 936:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
 937:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_SAI2_CLKSOURCE_PCLK2        LL_CLKSOURCE(CCIPR7_OFFSET, RCC_CCIPR7_SAI2SEL, RCC_CCIP
 938:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_SAI2_CLKSOURCE_CLKP         LL_CLKSOURCE(CCIPR7_OFFSET, RCC_CCIPR7_SAI2SEL, RCC_CCIP
 939:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_SAI2_CLKSOURCE_IC7          LL_CLKSOURCE(CCIPR7_OFFSET, RCC_CCIPR7_SAI2SEL, RCC_CCIP
 940:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_SAI2_CLKSOURCE_IC8          LL_CLKSOURCE(CCIPR7_OFFSET, RCC_CCIPR7_SAI2SEL, RCC_CCIP
 941:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                                         RCC_CCIPR7_SAI2SEL_0)
 942:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_SAI2_CLKSOURCE_MSI          LL_CLKSOURCE(CCIPR7_OFFSET, RCC_CCIPR7_SAI2SEL, RCC_CCIP
 943:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_SAI2_CLKSOURCE_HSI          LL_CLKSOURCE(CCIPR7_OFFSET, RCC_CCIPR7_SAI2SEL, RCC_CCIP
 944:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                                         RCC_CCIPR7_SAI2SEL_0)
 945:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_SAI2_CLKSOURCE_I2S_CKIN     LL_CLKSOURCE(CCIPR7_OFFSET, RCC_CCIPR7_SAI2SEL, RCC_CCIP
 946:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                                         RCC_CCIPR7_SAI2SEL_1)
 947:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_SAI2_CLKSOURCE_SPDIFRX1     LL_CLKSOURCE(CCIPR7_OFFSET, RCC_CCIPR7_SAI2SEL, RCC_CCIP
 948:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                                         RCC_CCIPR7_SAI2SEL_1 | RCC_CCIPR7_SAI2SEL_0
 949:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
 950:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @}
 951:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
 952:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
 953:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SDMMC_CLKSOURCE  Peripheral SDMMC clock source selection
 954:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @{
 955:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
 956:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_SDMMC1_CLKSOURCE_HCLK       LL_CLKSOURCE(CCIPR8_OFFSET, RCC_CCIPR8_SDMMC1SEL, RCC_CC
 957:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_SDMMC1_CLKSOURCE_CLKP       LL_CLKSOURCE(CCIPR8_OFFSET, RCC_CCIPR8_SDMMC1SEL, RCC_CC
 958:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_SDMMC1_CLKSOURCE_IC4        LL_CLKSOURCE(CCIPR8_OFFSET, RCC_CCIPR8_SDMMC1SEL, RCC_CC
 959:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_SDMMC1_CLKSOURCE_IC5        LL_CLKSOURCE(CCIPR8_OFFSET, RCC_CCIPR8_SDMMC1SEL, RCC_CC
 960:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                                         RCC_CCIPR8_SDMMC1SEL_0)
 961:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
 962:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_SDMMC2_CLKSOURCE_HCLK       LL_CLKSOURCE(CCIPR8_OFFSET, RCC_CCIPR8_SDMMC2SEL, RCC_CC
 963:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_SDMMC2_CLKSOURCE_CLKP       LL_CLKSOURCE(CCIPR8_OFFSET, RCC_CCIPR8_SDMMC2SEL, RCC_CC
 964:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_SDMMC2_CLKSOURCE_IC4        LL_CLKSOURCE(CCIPR8_OFFSET, RCC_CCIPR8_SDMMC2SEL, RCC_CC
 965:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_SDMMC2_CLKSOURCE_IC5        LL_CLKSOURCE(CCIPR8_OFFSET, RCC_CCIPR8_SDMMC2SEL, RCC_CC
 966:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                                         RCC_CCIPR8_SDMMC2SEL_0)
 967:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
 968:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @}
 969:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
 970:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
 971:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SPDIFRX_CLKSOURCE  Peripheral SPDIFRX clock source selection
 972:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @{
 973:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
 974:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_SPDIFRX1_CLKSOURCE_PCLK1    0U
 975:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_SPDIFRX1_CLKSOURCE_CLKP     RCC_CCIPR9_SPDIFRX1SEL_0
 976:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_SPDIFRX1_CLKSOURCE_IC7      RCC_CCIPR9_SPDIFRX1SEL_1
 977:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_SPDIFRX1_CLKSOURCE_IC8      (RCC_CCIPR9_SPDIFRX1SEL_1 | RCC_CCIPR9_SPDIFRX1SEL_0)
 978:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_SPDIFRX1_CLKSOURCE_MSI      RCC_CCIPR9_SPDIFRX1SEL_2
 979:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_SPDIFRX1_CLKSOURCE_HSI      (RCC_CCIPR9_SPDIFRX1SEL_2 | RCC_CCIPR9_SPDIFRX1SEL_0)
 980:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_SPDIFRX1_CLKSOURCE_I2S_CKIN (RCC_CCIPR9_SPDIFRX1SEL_2 | RCC_CCIPR9_SPDIFRX1SEL_1)
 981:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
 982:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @}
 983:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
 984:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
 985:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SPI_CLKSOURCE  Peripheral SPI clock source selection
 986:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @{
ARM GAS  /tmp/ccaUtRHH.s 			page 189


 987:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
 988:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_SPI1_CLKSOURCE_PCLK2        LL_CLKSOURCE(CCIPR9_OFFSET, RCC_CCIPR9_SPI1SEL, RCC_CCIP
 989:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_SPI1_CLKSOURCE_CLKP         LL_CLKSOURCE(CCIPR9_OFFSET, RCC_CCIPR9_SPI1SEL, RCC_CCIP
 990:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_SPI1_CLKSOURCE_IC8          LL_CLKSOURCE(CCIPR9_OFFSET, RCC_CCIPR9_SPI1SEL, RCC_CCIP
 991:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_SPI1_CLKSOURCE_IC9          LL_CLKSOURCE(CCIPR9_OFFSET, RCC_CCIPR9_SPI1SEL, RCC_CCIP
 992:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                                         RCC_CCIPR9_SPI1SEL_0)
 993:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_SPI1_CLKSOURCE_MSI          LL_CLKSOURCE(CCIPR9_OFFSET, RCC_CCIPR9_SPI1SEL, RCC_CCIP
 994:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_SPI1_CLKSOURCE_HSI          LL_CLKSOURCE(CCIPR9_OFFSET, RCC_CCIPR9_SPI1SEL, RCC_CCIP
 995:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                                         RCC_CCIPR9_SPI1SEL_0)
 996:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_SPI1_CLKSOURCE_I2S_CKIN     LL_CLKSOURCE(CCIPR9_OFFSET, RCC_CCIPR9_SPI1SEL, RCC_CCIP
 997:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                                         RCC_CCIPR9_SPI1SEL_1)
 998:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
 999:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_SPI2_CLKSOURCE_PCLK1        LL_CLKSOURCE(CCIPR9_OFFSET, RCC_CCIPR9_SPI2SEL, RCC_CCIP
1000:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_SPI2_CLKSOURCE_CLKP         LL_CLKSOURCE(CCIPR9_OFFSET, RCC_CCIPR9_SPI2SEL, RCC_CCIP
1001:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_SPI2_CLKSOURCE_IC8          LL_CLKSOURCE(CCIPR9_OFFSET, RCC_CCIPR9_SPI2SEL, RCC_CCIP
1002:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_SPI2_CLKSOURCE_IC9          LL_CLKSOURCE(CCIPR9_OFFSET, RCC_CCIPR9_SPI2SEL, RCC_CCIP
1003:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                                         RCC_CCIPR9_SPI2SEL_0)
1004:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_SPI2_CLKSOURCE_MSI          LL_CLKSOURCE(CCIPR9_OFFSET, RCC_CCIPR9_SPI2SEL, RCC_CCIP
1005:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_SPI2_CLKSOURCE_HSI          LL_CLKSOURCE(CCIPR9_OFFSET, RCC_CCIPR9_SPI2SEL, RCC_CCIP
1006:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                                         RCC_CCIPR9_SPI2SEL_0)
1007:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_SPI2_CLKSOURCE_I2S_CKIN     LL_CLKSOURCE(CCIPR9_OFFSET, RCC_CCIPR9_SPI2SEL, RCC_CCIP
1008:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                                         RCC_CCIPR9_SPI2SEL_1)
1009:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
1010:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_SPI3_CLKSOURCE_PCLK1        LL_CLKSOURCE(CCIPR9_OFFSET, RCC_CCIPR9_SPI3SEL, RCC_CCIP
1011:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_SPI3_CLKSOURCE_CLKP         LL_CLKSOURCE(CCIPR9_OFFSET, RCC_CCIPR9_SPI3SEL, RCC_CCIP
1012:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_SPI3_CLKSOURCE_IC8          LL_CLKSOURCE(CCIPR9_OFFSET, RCC_CCIPR9_SPI3SEL, RCC_CCIP
1013:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_SPI3_CLKSOURCE_IC9          LL_CLKSOURCE(CCIPR9_OFFSET, RCC_CCIPR9_SPI3SEL, RCC_CCIP
1014:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                                         RCC_CCIPR9_SPI3SEL_0)
1015:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_SPI3_CLKSOURCE_MSI          LL_CLKSOURCE(CCIPR9_OFFSET, RCC_CCIPR9_SPI3SEL, RCC_CCIP
1016:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_SPI3_CLKSOURCE_HSI          LL_CLKSOURCE(CCIPR9_OFFSET, RCC_CCIPR9_SPI3SEL, RCC_CCIP
1017:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                                         RCC_CCIPR9_SPI3SEL_0)
1018:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_SPI3_CLKSOURCE_I2S_CKIN     LL_CLKSOURCE(CCIPR9_OFFSET, RCC_CCIPR9_SPI3SEL, RCC_CCIP
1019:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                                         RCC_CCIPR9_SPI3SEL_1)
1020:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
1021:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_SPI4_CLKSOURCE_PCLK2        LL_CLKSOURCE(CCIPR9_OFFSET, RCC_CCIPR9_SPI4SEL, RCC_CCIP
1022:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_SPI4_CLKSOURCE_CLKP         LL_CLKSOURCE(CCIPR9_OFFSET, RCC_CCIPR9_SPI4SEL, RCC_CCIP
1023:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_SPI4_CLKSOURCE_IC9          LL_CLKSOURCE(CCIPR9_OFFSET, RCC_CCIPR9_SPI4SEL, RCC_CCIP
1024:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_SPI4_CLKSOURCE_IC14         LL_CLKSOURCE(CCIPR9_OFFSET, RCC_CCIPR9_SPI4SEL, RCC_CCIP
1025:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                                         RCC_CCIPR9_SPI4SEL_0)
1026:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_SPI4_CLKSOURCE_MSI          LL_CLKSOURCE(CCIPR9_OFFSET, RCC_CCIPR9_SPI4SEL, RCC_CCIP
1027:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_SPI4_CLKSOURCE_HSI          LL_CLKSOURCE(CCIPR9_OFFSET, RCC_CCIPR9_SPI4SEL, RCC_CCIP
1028:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                                         RCC_CCIPR9_SPI4SEL_0)
1029:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_SPI4_CLKSOURCE_HSE          LL_CLKSOURCE(CCIPR9_OFFSET, RCC_CCIPR9_SPI4SEL, RCC_CCIP
1030:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                                         RCC_CCIPR9_SPI4SEL_1)
1031:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
1032:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_SPI5_CLKSOURCE_PCLK2        LL_CLKSOURCE(CCIPR9_OFFSET, RCC_CCIPR9_SPI5SEL, RCC_CCIP
1033:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_SPI5_CLKSOURCE_CLKP         LL_CLKSOURCE(CCIPR9_OFFSET, RCC_CCIPR9_SPI5SEL, RCC_CCIP
1034:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_SPI5_CLKSOURCE_IC9          LL_CLKSOURCE(CCIPR9_OFFSET, RCC_CCIPR9_SPI5SEL, RCC_CCIP
1035:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_SPI5_CLKSOURCE_IC14         LL_CLKSOURCE(CCIPR9_OFFSET, RCC_CCIPR9_SPI5SEL, RCC_CCIP
1036:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                                         RCC_CCIPR9_SPI5SEL_0)
1037:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_SPI5_CLKSOURCE_MSI          LL_CLKSOURCE(CCIPR9_OFFSET, RCC_CCIPR9_SPI5SEL, RCC_CCIP
1038:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_SPI5_CLKSOURCE_HSI          LL_CLKSOURCE(CCIPR9_OFFSET, RCC_CCIPR9_SPI5SEL, RCC_CCIP
1039:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                                         RCC_CCIPR9_SPI5SEL_0)
1040:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_SPI5_CLKSOURCE_HSE          LL_CLKSOURCE(CCIPR9_OFFSET, RCC_CCIPR9_SPI5SEL, RCC_CCIP
1041:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                                         RCC_CCIPR9_SPI5SEL_1)
1042:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
1043:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_SPI6_CLKSOURCE_PCLK4        LL_CLKSOURCE(CCIPR9_OFFSET, RCC_CCIPR9_SPI6SEL, RCC_CCIP
ARM GAS  /tmp/ccaUtRHH.s 			page 190


1044:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_SPI6_CLKSOURCE_CLKP         LL_CLKSOURCE(CCIPR9_OFFSET, RCC_CCIPR9_SPI6SEL, RCC_CCIP
1045:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_SPI6_CLKSOURCE_IC8          LL_CLKSOURCE(CCIPR9_OFFSET, RCC_CCIPR9_SPI6SEL, RCC_CCIP
1046:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_SPI6_CLKSOURCE_IC9          LL_CLKSOURCE(CCIPR9_OFFSET, RCC_CCIPR9_SPI6SEL, RCC_CCIP
1047:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                                         RCC_CCIPR9_SPI6SEL_0)
1048:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_SPI6_CLKSOURCE_MSI          LL_CLKSOURCE(CCIPR9_OFFSET, RCC_CCIPR9_SPI6SEL, RCC_CCIP
1049:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_SPI6_CLKSOURCE_HSI          LL_CLKSOURCE(CCIPR9_OFFSET, RCC_CCIPR9_SPI6SEL, RCC_CCIP
1050:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                                         RCC_CCIPR9_SPI6SEL_0)
1051:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_SPI6_CLKSOURCE_I2S_CKIN     LL_CLKSOURCE(CCIPR9_OFFSET, RCC_CCIPR9_SPI6SEL, RCC_CCIP
1052:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                                         RCC_CCIPR9_SPI6SEL_1)
1053:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
1054:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @}
1055:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
1056:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
1057:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_UART_CLKSOURCE  Peripheral UART clock source selection
1058:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @{
1059:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
1060:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_UART4_CLKSOURCE_PCLK1       LL_CLKSOURCE(CCIPR13_OFFSET, RCC_CCIPR13_UART4SEL, RCC_C
1061:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_UART4_CLKSOURCE_CLKP        LL_CLKSOURCE(CCIPR13_OFFSET, RCC_CCIPR13_UART4SEL, RCC_C
1062:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_UART4_CLKSOURCE_IC9         LL_CLKSOURCE(CCIPR13_OFFSET, RCC_CCIPR13_UART4SEL, RCC_C
1063:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_UART4_CLKSOURCE_IC14        LL_CLKSOURCE(CCIPR13_OFFSET, RCC_CCIPR13_UART4SEL, RCC_C
1064:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                                         RCC_CCIPR13_UART4SEL_0)
1065:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_UART4_CLKSOURCE_LSE         LL_CLKSOURCE(CCIPR13_OFFSET, RCC_CCIPR13_UART4SEL, RCC_C
1066:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_UART4_CLKSOURCE_MSI         LL_CLKSOURCE(CCIPR13_OFFSET, RCC_CCIPR13_UART4SEL, RCC_C
1067:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                                         RCC_CCIPR13_UART4SEL_0)
1068:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_UART4_CLKSOURCE_HSI         LL_CLKSOURCE(CCIPR13_OFFSET, RCC_CCIPR13_UART4SEL, RCC_C
1069:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                                         RCC_CCIPR13_UART4SEL_1)
1070:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
1071:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_UART5_CLKSOURCE_PCLK1       LL_CLKSOURCE(CCIPR13_OFFSET, RCC_CCIPR13_UART5SEL, RCC_C
1072:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_UART5_CLKSOURCE_CLKP        LL_CLKSOURCE(CCIPR13_OFFSET, RCC_CCIPR13_UART5SEL, RCC_C
1073:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_UART5_CLKSOURCE_IC9         LL_CLKSOURCE(CCIPR13_OFFSET, RCC_CCIPR13_UART5SEL, RCC_C
1074:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_UART5_CLKSOURCE_IC14        LL_CLKSOURCE(CCIPR13_OFFSET, RCC_CCIPR13_UART5SEL, RCC_C
1075:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                                         RCC_CCIPR13_UART5SEL_0)
1076:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_UART5_CLKSOURCE_LSE         LL_CLKSOURCE(CCIPR13_OFFSET, RCC_CCIPR13_UART5SEL, RCC_C
1077:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_UART5_CLKSOURCE_MSI         LL_CLKSOURCE(CCIPR13_OFFSET, RCC_CCIPR13_UART5SEL, RCC_C
1078:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                                         RCC_CCIPR13_UART5SEL_0)
1079:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_UART5_CLKSOURCE_HSI         LL_CLKSOURCE(CCIPR13_OFFSET, RCC_CCIPR13_UART5SEL, RCC_C
1080:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                                         RCC_CCIPR13_UART5SEL_1)
1081:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
1082:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_UART7_CLKSOURCE_PCLK1       LL_CLKSOURCE(CCIPR13_OFFSET, RCC_CCIPR13_UART7SEL, RCC_C
1083:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_UART7_CLKSOURCE_CLKP        LL_CLKSOURCE(CCIPR13_OFFSET, RCC_CCIPR13_UART7SEL, RCC_C
1084:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_UART7_CLKSOURCE_IC9         LL_CLKSOURCE(CCIPR13_OFFSET, RCC_CCIPR13_UART7SEL, RCC_C
1085:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_UART7_CLKSOURCE_IC14        LL_CLKSOURCE(CCIPR13_OFFSET, RCC_CCIPR13_UART7SEL, RCC_C
1086:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                                         RCC_CCIPR13_UART7SEL_0)
1087:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_UART7_CLKSOURCE_LSE         LL_CLKSOURCE(CCIPR13_OFFSET, RCC_CCIPR13_UART7SEL, RCC_C
1088:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_UART7_CLKSOURCE_MSI         LL_CLKSOURCE(CCIPR13_OFFSET, RCC_CCIPR13_UART7SEL, RCC_C
1089:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                                         RCC_CCIPR13_UART7SEL_0)
1090:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_UART7_CLKSOURCE_HSI         LL_CLKSOURCE(CCIPR13_OFFSET, RCC_CCIPR13_UART7SEL, RCC_C
1091:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                                         RCC_CCIPR13_UART7SEL_1)
1092:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
1093:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_UART8_CLKSOURCE_PCLK1       LL_CLKSOURCE(CCIPR13_OFFSET, RCC_CCIPR13_UART8SEL, RCC_C
1094:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_UART8_CLKSOURCE_CLKP        LL_CLKSOURCE(CCIPR13_OFFSET, RCC_CCIPR13_UART8SEL, RCC_C
1095:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_UART8_CLKSOURCE_IC9         LL_CLKSOURCE(CCIPR13_OFFSET, RCC_CCIPR13_UART8SEL, RCC_C
1096:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_UART8_CLKSOURCE_IC14        LL_CLKSOURCE(CCIPR13_OFFSET, RCC_CCIPR13_UART8SEL, RCC_C
1097:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                                         RCC_CCIPR13_UART8SEL_0)
1098:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_UART8_CLKSOURCE_LSE         LL_CLKSOURCE(CCIPR13_OFFSET, RCC_CCIPR13_UART8SEL, RCC_C
1099:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_UART8_CLKSOURCE_MSI         LL_CLKSOURCE(CCIPR13_OFFSET, RCC_CCIPR13_UART8SEL, RCC_C
1100:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                                         RCC_CCIPR13_UART8SEL_0)
ARM GAS  /tmp/ccaUtRHH.s 			page 191


1101:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_UART8_CLKSOURCE_HSI         LL_CLKSOURCE(CCIPR13_OFFSET, RCC_CCIPR13_UART8SEL, RCC_C
1102:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                                         RCC_CCIPR13_UART8SEL_1)
1103:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
1104:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_UART9_CLKSOURCE_PCLK2       LL_CLKSOURCE(CCIPR14_OFFSET, RCC_CCIPR14_UART9SEL, RCC_C
1105:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_UART9_CLKSOURCE_CLKP        LL_CLKSOURCE(CCIPR14_OFFSET, RCC_CCIPR14_UART9SEL, RCC_C
1106:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_UART9_CLKSOURCE_IC9         LL_CLKSOURCE(CCIPR14_OFFSET, RCC_CCIPR14_UART9SEL, RCC_C
1107:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_UART9_CLKSOURCE_IC14        LL_CLKSOURCE(CCIPR14_OFFSET, RCC_CCIPR14_UART9SEL, RCC_C
1108:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                                         RCC_CCIPR14_UART9SEL_0)
1109:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_UART9_CLKSOURCE_LSE         LL_CLKSOURCE(CCIPR14_OFFSET, RCC_CCIPR14_UART9SEL, RCC_C
1110:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_UART9_CLKSOURCE_MSI         LL_CLKSOURCE(CCIPR14_OFFSET, RCC_CCIPR14_UART9SEL, RCC_C
1111:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                                         RCC_CCIPR14_UART9SEL_0)
1112:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_UART9_CLKSOURCE_HSI         LL_CLKSOURCE(CCIPR14_OFFSET, RCC_CCIPR14_UART9SEL, RCC_C
1113:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                                         RCC_CCIPR14_UART9SEL_1)
1114:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
1115:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @}
1116:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
1117:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
1118:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_USART_CLKSOURCE  Peripheral USART clock source selection
1119:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @{
1120:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
1121:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_USART1_CLKSOURCE_PCLK2      LL_CLKSOURCE(CCIPR13_OFFSET, RCC_CCIPR13_USART1SEL, RCC_
1122:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_USART1_CLKSOURCE_CLKP       LL_CLKSOURCE(CCIPR13_OFFSET, RCC_CCIPR13_USART1SEL, RCC_
1123:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_USART1_CLKSOURCE_IC9        LL_CLKSOURCE(CCIPR13_OFFSET, RCC_CCIPR13_USART1SEL, RCC_
1124:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_USART1_CLKSOURCE_IC14       LL_CLKSOURCE(CCIPR13_OFFSET, RCC_CCIPR13_USART1SEL, RCC_
1125:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                                         RCC_CCIPR13_USART1SEL_0)
1126:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_USART1_CLKSOURCE_LSE        LL_CLKSOURCE(CCIPR13_OFFSET, RCC_CCIPR13_USART1SEL, RCC_
1127:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_USART1_CLKSOURCE_MSI        LL_CLKSOURCE(CCIPR13_OFFSET, RCC_CCIPR13_USART1SEL, RCC_
1128:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                                         RCC_CCIPR13_USART1SEL_0)
1129:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_USART1_CLKSOURCE_HSI        LL_CLKSOURCE(CCIPR13_OFFSET, RCC_CCIPR13_USART1SEL, RCC_
1130:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                                         RCC_CCIPR13_USART1SEL_1)
1131:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
1132:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_USART2_CLKSOURCE_PCLK1      LL_CLKSOURCE(CCIPR13_OFFSET, RCC_CCIPR13_USART2SEL, RCC_
1133:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_USART2_CLKSOURCE_CLKP       LL_CLKSOURCE(CCIPR13_OFFSET, RCC_CCIPR13_USART2SEL, RCC_
1134:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_USART2_CLKSOURCE_IC9        LL_CLKSOURCE(CCIPR13_OFFSET, RCC_CCIPR13_USART2SEL, RCC_
1135:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_USART2_CLKSOURCE_IC14       LL_CLKSOURCE(CCIPR13_OFFSET, RCC_CCIPR13_USART2SEL, RCC_
1136:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                                         RCC_CCIPR13_USART2SEL_0)
1137:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_USART2_CLKSOURCE_LSE        LL_CLKSOURCE(CCIPR13_OFFSET, RCC_CCIPR13_USART2SEL, RCC_
1138:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_USART2_CLKSOURCE_MSI        LL_CLKSOURCE(CCIPR13_OFFSET, RCC_CCIPR13_USART2SEL, RCC_
1139:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                                         RCC_CCIPR13_USART2SEL_0)
1140:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_USART2_CLKSOURCE_HSI        LL_CLKSOURCE(CCIPR13_OFFSET, RCC_CCIPR13_USART2SEL, RCC_
1141:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                                         RCC_CCIPR13_USART2SEL_1)
1142:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
1143:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_USART3_CLKSOURCE_PCLK1      LL_CLKSOURCE(CCIPR13_OFFSET, RCC_CCIPR13_USART3SEL, RCC_
1144:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_USART3_CLKSOURCE_CLKP       LL_CLKSOURCE(CCIPR13_OFFSET, RCC_CCIPR13_USART3SEL, RCC_
1145:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_USART3_CLKSOURCE_IC9        LL_CLKSOURCE(CCIPR13_OFFSET, RCC_CCIPR13_USART3SEL, RCC_
1146:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_USART3_CLKSOURCE_IC14       LL_CLKSOURCE(CCIPR13_OFFSET, RCC_CCIPR13_USART3SEL, RCC_
1147:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                                         RCC_CCIPR13_USART3SEL_0)
1148:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_USART3_CLKSOURCE_LSE        LL_CLKSOURCE(CCIPR13_OFFSET, RCC_CCIPR13_USART3SEL, RCC_
1149:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_USART3_CLKSOURCE_MSI        LL_CLKSOURCE(CCIPR13_OFFSET, RCC_CCIPR13_USART3SEL, RCC_
1150:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                                         RCC_CCIPR13_USART3SEL_0)
1151:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_USART3_CLKSOURCE_HSI        LL_CLKSOURCE(CCIPR13_OFFSET, RCC_CCIPR13_USART3SEL, RCC_
1152:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                                         RCC_CCIPR13_USART3SEL_1)
1153:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
1154:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_USART6_CLKSOURCE_PCLK2      LL_CLKSOURCE(CCIPR13_OFFSET, RCC_CCIPR13_USART6SEL, RCC_
1155:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_USART6_CLKSOURCE_CLKP       LL_CLKSOURCE(CCIPR13_OFFSET, RCC_CCIPR13_USART6SEL, RCC_
1156:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_USART6_CLKSOURCE_IC9        LL_CLKSOURCE(CCIPR13_OFFSET, RCC_CCIPR13_USART6SEL, RCC_
1157:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_USART6_CLKSOURCE_IC14       LL_CLKSOURCE(CCIPR13_OFFSET, RCC_CCIPR13_USART6SEL, RCC_
ARM GAS  /tmp/ccaUtRHH.s 			page 192


1158:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                                         RCC_CCIPR13_USART6SEL_0)
1159:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_USART6_CLKSOURCE_LSE        LL_CLKSOURCE(CCIPR13_OFFSET, RCC_CCIPR13_USART6SEL, RCC_
1160:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_USART6_CLKSOURCE_MSI        LL_CLKSOURCE(CCIPR13_OFFSET, RCC_CCIPR13_USART6SEL, RCC_
1161:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                                         RCC_CCIPR13_USART6SEL_0)
1162:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_USART6_CLKSOURCE_HSI        LL_CLKSOURCE(CCIPR13_OFFSET, RCC_CCIPR13_USART6SEL, RCC_
1163:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                                         RCC_CCIPR13_USART6SEL_1)
1164:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
1165:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_USART10_CLKSOURCE_PCLK2     LL_CLKSOURCE(CCIPR14_OFFSET, RCC_CCIPR14_USART10SEL, RCC
1166:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_USART10_CLKSOURCE_CLKP      LL_CLKSOURCE(CCIPR14_OFFSET, RCC_CCIPR14_USART10SEL, RCC
1167:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_USART10_CLKSOURCE_IC9       LL_CLKSOURCE(CCIPR14_OFFSET, RCC_CCIPR14_USART10SEL, RCC
1168:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_USART10_CLKSOURCE_IC14      LL_CLKSOURCE(CCIPR14_OFFSET, RCC_CCIPR14_USART10SEL, RCC
1169:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                                         RCC_CCIPR14_USART10SEL_0)
1170:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_USART10_CLKSOURCE_LSE       LL_CLKSOURCE(CCIPR14_OFFSET, RCC_CCIPR14_USART10SEL, RCC
1171:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_USART10_CLKSOURCE_MSI       LL_CLKSOURCE(CCIPR14_OFFSET, RCC_CCIPR14_USART10SEL, RCC
1172:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                                         RCC_CCIPR14_USART10SEL_0)
1173:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_USART10_CLKSOURCE_HSI       LL_CLKSOURCE(CCIPR14_OFFSET, RCC_CCIPR14_USART10SEL, RCC
1174:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                                         RCC_CCIPR14_USART10SEL_1)
1175:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
1176:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @}
1177:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
1178:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
1179:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_XSPI_CLKSOURCE  Peripheral XSPI clock source selection
1180:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @{
1181:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
1182:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_XSPI1_CLKSOURCE_HCLK        LL_CLKSOURCE(CCIPR6_OFFSET, RCC_CCIPR6_XSPI1SEL, RCC_CCI
1183:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_XSPI1_CLKSOURCE_CLKP        LL_CLKSOURCE(CCIPR6_OFFSET, RCC_CCIPR6_XSPI1SEL, RCC_CCI
1184:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_XSPI1_CLKSOURCE_IC3         LL_CLKSOURCE(CCIPR6_OFFSET, RCC_CCIPR6_XSPI1SEL, RCC_CCI
1185:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_XSPI1_CLKSOURCE_IC4         LL_CLKSOURCE(CCIPR6_OFFSET, RCC_CCIPR6_XSPI1SEL, RCC_CCI
1186:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                                         RCC_CCIPR6_XSPI1SEL_0)
1187:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
1188:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_XSPI2_CLKSOURCE_HCLK        LL_CLKSOURCE(CCIPR6_OFFSET, RCC_CCIPR6_XSPI2SEL, RCC_CCI
1189:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_XSPI2_CLKSOURCE_CLKP        LL_CLKSOURCE(CCIPR6_OFFSET, RCC_CCIPR6_XSPI2SEL, RCC_CCI
1190:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_XSPI2_CLKSOURCE_IC3         LL_CLKSOURCE(CCIPR6_OFFSET, RCC_CCIPR6_XSPI2SEL, RCC_CCI
1191:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_XSPI2_CLKSOURCE_IC4         LL_CLKSOURCE(CCIPR6_OFFSET, RCC_CCIPR6_XSPI2SEL, RCC_CCI
1192:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                                         RCC_CCIPR6_XSPI2SEL_0)
1193:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
1194:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_XSPI3_CLKSOURCE_HCLK        LL_CLKSOURCE(CCIPR6_OFFSET, RCC_CCIPR6_XSPI3SEL, RCC_CCI
1195:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_XSPI3_CLKSOURCE_CLKP        LL_CLKSOURCE(CCIPR6_OFFSET, RCC_CCIPR6_XSPI3SEL, RCC_CCI
1196:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_XSPI3_CLKSOURCE_IC3         LL_CLKSOURCE(CCIPR6_OFFSET, RCC_CCIPR6_XSPI3SEL, RCC_CCI
1197:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_XSPI3_CLKSOURCE_IC4         LL_CLKSOURCE(CCIPR6_OFFSET, RCC_CCIPR6_XSPI3SEL, RCC_CCI
1198:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                                         RCC_CCIPR6_XSPI3SEL_0)
1199:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
1200:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @}
1201:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
1202:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
1203:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_ADC  Peripheral ADC get clock source
1204:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @{
1205:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
1206:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_ADC_CLKSOURCE               RCC_CCIPR1_ADC12SEL
1207:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
1208:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @}
1209:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
1210:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
1211:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_ADF  Peripheral ADF get clock source
1212:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @{
1213:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
1214:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_ADF1_CLKSOURCE              RCC_CCIPR1_ADF1SEL
ARM GAS  /tmp/ccaUtRHH.s 			page 193


1215:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
1216:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @}
1217:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
1218:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
1219:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_CLKP  Peripheral CLKP get clock source
1220:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @{
1221:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
1222:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_CLKP_CLKSOURCE              RCC_CCIPR7_PERSEL
1223:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
1224:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @}
1225:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
1226:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
1227:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_DCMIPP  Peripheral DCMIPP get clock source
1228:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @{
1229:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
1230:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_DCMIPP_CLKSOURCE             RCC_CCIPR1_DCMIPPSEL
1231:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
1232:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @}
1233:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
1234:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
1235:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_ETH  Peripheral ETH get clock source
1236:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @{
1237:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
1238:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_ETH1_CLKSOURCE              RCC_CCIPR2_ETH1CLKSEL
1239:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
1240:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @}
1241:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
1242:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
1243:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_ETHPHY  Peripheral ETH PHY get interface
1244:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @{
1245:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
1246:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_ETH1PHY_IF                  RCC_CCIPR2_ETH1SEL
1247:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
1248:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @}
1249:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
1250:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
1251:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_ETHPTP  Peripheral ETHPTP get clock source
1252:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @{
1253:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
1254:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_ETH1PTP_CLKSOURCE           RCC_CCIPR2_ETH1PTPSEL
1255:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
1256:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @}
1257:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
1258:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
1259:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_ETHREFRX  Peripheral ETH Reference RX get clock source
1260:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @{
1261:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
1262:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_ETH1REFRX_CLKSOURCE         RCC_CCIPR2_ETH1REFCLKSEL
1263:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
1264:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @}
1265:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
1266:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
1267:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_ETHREFTX  Peripheral ETH Reference TX get clock source
1268:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @{
1269:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
1270:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_ETH1REFTX_CLKSOURCE         RCC_CCIPR2_ETH1GTXCLKSEL
1271:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
ARM GAS  /tmp/ccaUtRHH.s 			page 194


1272:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @}
1273:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
1274:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
1275:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_FDCAN  Peripheral FDCAN get clock source
1276:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @{
1277:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
1278:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_FDCAN_CLKSOURCE             RCC_CCIPR3_FDCANSEL
1279:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
1280:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @}
1281:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
1282:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
1283:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_FMC  Peripheral FMC get clock source
1284:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @{
1285:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
1286:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_FMC_CLKSOURCE               RCC_CCIPR3_FMCSEL
1287:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
1288:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @}
1289:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
1290:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
1291:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_I2C  Peripheral I2C get clock source
1292:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @{
1293:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
1294:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_I2C1_CLKSOURCE              LL_CLKSOURCE(CCIPR4_OFFSET, RCC_CCIPR4_I2C1SEL, RCC_CCIP
1295:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_I2C2_CLKSOURCE              LL_CLKSOURCE(CCIPR4_OFFSET, RCC_CCIPR4_I2C2SEL, RCC_CCIP
1296:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_I2C3_CLKSOURCE              LL_CLKSOURCE(CCIPR4_OFFSET, RCC_CCIPR4_I2C3SEL, RCC_CCIP
1297:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_I2C4_CLKSOURCE              LL_CLKSOURCE(CCIPR4_OFFSET, RCC_CCIPR4_I2C4SEL, RCC_CCIP
1298:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
1299:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @}
1300:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
1301:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
1302:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_I3C  Peripheral I3C get clock source
1303:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @{
1304:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
1305:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_I3C1_CLKSOURCE              LL_CLKSOURCE(CCIPR4_OFFSET, RCC_CCIPR4_I3C1SEL, RCC_CCIP
1306:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_I3C2_CLKSOURCE              LL_CLKSOURCE(CCIPR4_OFFSET, RCC_CCIPR4_I3C2SEL, RCC_CCIP
1307:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
1308:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @}
1309:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
1310:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
1311:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_LPTIM  Peripheral LPTIM get clock source
1312:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @{
1313:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
1314:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_LPTIM1_CLKSOURCE            LL_CLKSOURCE(CCIPR12_OFFSET, RCC_CCIPR12_LPTIM1SEL, RCC_
1315:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_LPTIM2_CLKSOURCE            LL_CLKSOURCE(CCIPR12_OFFSET, RCC_CCIPR12_LPTIM2SEL, RCC_
1316:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_LPTIM3_CLKSOURCE            LL_CLKSOURCE(CCIPR12_OFFSET, RCC_CCIPR12_LPTIM3SEL, RCC_
1317:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_LPTIM4_CLKSOURCE            LL_CLKSOURCE(CCIPR12_OFFSET, RCC_CCIPR12_LPTIM4SEL, RCC_
1318:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_LPTIM5_CLKSOURCE            LL_CLKSOURCE(CCIPR12_OFFSET, RCC_CCIPR12_LPTIM5SEL, RCC_
1319:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
1320:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @}
1321:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
1322:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
1323:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_LPUART  Peripheral LPUART get clock source
1324:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @{
1325:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
1326:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_LPUART1_CLKSOURCE           RCC_CCIPR14_LPUART1SEL
1327:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
1328:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @}
ARM GAS  /tmp/ccaUtRHH.s 			page 195


1329:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
1330:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
1331:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_LTDC  Peripheral LTDC get clock source
1332:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @{
1333:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
1334:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_LTDC_CLKSOURCE              RCC_CCIPR4_LTDCSEL
1335:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
1336:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @}
1337:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
1338:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
1339:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_MDF  Peripheral MDF get clock source
1340:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @{
1341:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
1342:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_MDF1_CLKSOURCE              RCC_CCIPR5_MDF1SEL
1343:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
1344:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @}
1345:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
1346:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
1347:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_OTGPHY  Peripheral OTGPHY get clock source
1348:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @{
1349:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
1350:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_OTGPHY1_CLKSOURCE           LL_CLKSOURCE(CCIPR6_OFFSET, RCC_CCIPR6_OTGPHY1SEL, RCC_C
1351:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_OTGPHY2_CLKSOURCE           LL_CLKSOURCE(CCIPR6_OFFSET, RCC_CCIPR6_OTGPHY2SEL, RCC_C
1352:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
1353:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @}
1354:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
1355:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
1356:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_OTGPHYCKREF  Peripheral OTGPHYCKREF get clock source
1357:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @{
1358:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
1359:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_OTGPHY1CKREF_CLKSOURCE      LL_CLKSOURCE(CCIPR6_OFFSET, RCC_CCIPR6_OTGPHY1CKREFSEL, 
1360:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_OTGPHY2CKREF_CLKSOURCE      LL_CLKSOURCE(CCIPR6_OFFSET, RCC_CCIPR6_OTGPHY2CKREFSEL, 
1361:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
1362:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @}
1363:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
1364:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
1365:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PSSI  Peripheral PSSI get clock source
1366:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @{
1367:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
1368:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_PSSI_CLKSOURCE              RCC_CCIPR7_PSSISEL
1369:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
1370:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @}
1371:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
1372:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
1373:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SAI  Peripheral SAI get clock source
1374:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @{
1375:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
1376:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_SAI1_CLKSOURCE              LL_CLKSOURCE(CCIPR7_OFFSET, RCC_CCIPR7_SAI1SEL, RCC_CCIP
1377:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_SAI2_CLKSOURCE              LL_CLKSOURCE(CCIPR7_OFFSET, RCC_CCIPR7_SAI2SEL, RCC_CCIP
1378:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
1379:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @}
1380:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
1381:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
1382:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SDMMC  Peripheral SDMMC get clock source
1383:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @{
1384:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
1385:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_SDMMC1_CLKSOURCE            LL_CLKSOURCE(CCIPR8_OFFSET, RCC_CCIPR8_SDMMC1SEL, RCC_CC
ARM GAS  /tmp/ccaUtRHH.s 			page 196


1386:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_SDMMC2_CLKSOURCE            LL_CLKSOURCE(CCIPR8_OFFSET, RCC_CCIPR8_SDMMC2SEL, RCC_CC
1387:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
1388:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @}
1389:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
1390:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
1391:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SPDIFRX  Peripheral SPDIFRX get clock source
1392:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @{
1393:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
1394:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_SPDIFRX1_CLKSOURCE          RCC_CCIPR9_SPDIFRX1SEL
1395:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
1396:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @}
1397:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
1398:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
1399:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SPI  Peripheral SPI get clock source
1400:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @{
1401:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
1402:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_SPI1_CLKSOURCE              LL_CLKSOURCE(CCIPR9_OFFSET, RCC_CCIPR9_SPI1SEL, RCC_CCIP
1403:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_SPI2_CLKSOURCE              LL_CLKSOURCE(CCIPR9_OFFSET, RCC_CCIPR9_SPI2SEL, RCC_CCIP
1404:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_SPI3_CLKSOURCE              LL_CLKSOURCE(CCIPR9_OFFSET, RCC_CCIPR9_SPI3SEL, RCC_CCIP
1405:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_SPI4_CLKSOURCE              LL_CLKSOURCE(CCIPR9_OFFSET, RCC_CCIPR9_SPI4SEL, RCC_CCIP
1406:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_SPI5_CLKSOURCE              LL_CLKSOURCE(CCIPR9_OFFSET, RCC_CCIPR9_SPI5SEL, RCC_CCIP
1407:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_SPI6_CLKSOURCE              LL_CLKSOURCE(CCIPR9_OFFSET, RCC_CCIPR9_SPI6SEL, RCC_CCIP
1408:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
1409:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @}
1410:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
1411:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
1412:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_UART  Peripheral UART get clock source
1413:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @{
1414:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
1415:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_UART4_CLKSOURCE             LL_CLKSOURCE(CCIPR13_OFFSET, RCC_CCIPR13_UART4SEL, RCC_C
1416:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_UART5_CLKSOURCE             LL_CLKSOURCE(CCIPR13_OFFSET, RCC_CCIPR13_UART5SEL, RCC_C
1417:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_UART7_CLKSOURCE             LL_CLKSOURCE(CCIPR13_OFFSET, RCC_CCIPR13_UART7SEL, RCC_C
1418:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_UART8_CLKSOURCE             LL_CLKSOURCE(CCIPR13_OFFSET, RCC_CCIPR13_UART8SEL, RCC_C
1419:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_UART9_CLKSOURCE             LL_CLKSOURCE(CCIPR14_OFFSET, RCC_CCIPR14_UART9SEL, RCC_C
1420:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
1421:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @}
1422:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
1423:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
1424:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_USART  Peripheral USART get clock source
1425:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @{
1426:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
1427:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_USART1_CLKSOURCE            LL_CLKSOURCE(CCIPR13_OFFSET, RCC_CCIPR13_USART1SEL, RCC_
1428:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_USART2_CLKSOURCE            LL_CLKSOURCE(CCIPR13_OFFSET, RCC_CCIPR13_USART2SEL, RCC_
1429:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_USART3_CLKSOURCE            LL_CLKSOURCE(CCIPR13_OFFSET, RCC_CCIPR13_USART3SEL, RCC_
1430:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_USART6_CLKSOURCE            LL_CLKSOURCE(CCIPR13_OFFSET, RCC_CCIPR13_USART6SEL, RCC_
1431:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_USART10_CLKSOURCE           LL_CLKSOURCE(CCIPR14_OFFSET, RCC_CCIPR14_USART10SEL, RCC
1432:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
1433:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @}
1434:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
1435:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
1436:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_XSPI  Peripheral XSPI get clock source
1437:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @{
1438:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
1439:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_XSPI1_CLKSOURCE             LL_CLKSOURCE(CCIPR6_OFFSET, RCC_CCIPR6_XSPI1SEL, RCC_CCI
1440:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_XSPI2_CLKSOURCE             LL_CLKSOURCE(CCIPR6_OFFSET, RCC_CCIPR6_XSPI2SEL, RCC_CCI
1441:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_XSPI3_CLKSOURCE             LL_CLKSOURCE(CCIPR6_OFFSET, RCC_CCIPR6_XSPI3SEL, RCC_CCI
1442:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
ARM GAS  /tmp/ccaUtRHH.s 			page 197


1443:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @}
1444:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
1445:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
1446:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_TIM_CLKPRESCALER  Timers clocks prescalers selection
1447:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @{
1448:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
1449:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_TIM_PRESCALER_1             0U
1450:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_TIM_PRESCALER_2             1U
1451:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_TIM_PRESCALER_4             2U
1452:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_TIM_PRESCALER_8             3U
1453:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
1454:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @}
1455:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
1456:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
1457:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLSOURCE   All PLLs entry clock source
1458:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @{
1459:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
1460:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSI               0U
1461:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_MSI               RCC_PLL1CFGR1_PLL1SEL_0
1462:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE               RCC_PLL1CFGR1_PLL1SEL_1
1463:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_I2S_CKIN          (RCC_PLL1CFGR1_PLL1SEL_1 | RCC_PLL1CFGR1_PLL1SEL_0)
1464:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
1465:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @}
1466:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
1467:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
1468:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_ICSOURCE   All ICs entry clock source
1469:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @{
1470:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
1471:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_ICCLKSOURCE_PLL1               0U
1472:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_ICCLKSOURCE_PLL2               RCC_IC1CFGR_IC1SEL_0
1473:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_ICCLKSOURCE_PLL3               RCC_IC1CFGR_IC1SEL_1
1474:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_ICCLKSOURCE_PLL4               (RCC_IC1CFGR_IC1SEL_1 | RCC_IC1CFGR_IC1SEL_0)
1475:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
1476:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @}
1477:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
1478:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
1479:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
1480:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @}
1481:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
1482:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
1483:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /* Exported macros -----------------------------------------------------------*/
1484:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /** @defgroup RCC_LL_Exported_Macros RCC Exported Macros
1485:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @{
1486:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
1487:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
1488:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /** @defgroup RCC_LL_EM_WRITE_READ Common Write and read registers Macros
1489:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @{
1490:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
1491:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
1492:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
1493:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @brief  Write a value in RCC register
1494:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @param  __REG__ Register to be written
1495:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @param  __VALUE__ Value to be written in the register
1496:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @retval None
1497:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
1498:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_WriteReg(__REG__, __VALUE__) WRITE_REG(RCC->__REG__, (__VALUE__))
1499:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
ARM GAS  /tmp/ccaUtRHH.s 			page 198


1500:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
1501:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @brief  Read a value in RCC register
1502:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @param  __REG__ Register to be read
1503:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @retval Register value
1504:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
1505:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_ReadReg(__REG__) READ_REG(RCC->__REG__)
1506:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
1507:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @}
1508:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
1509:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
1510:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /** @defgroup RCC_LL_EM_CALC_FREQ Calculate frequencies
1511:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @{
1512:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
1513:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
1514:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
1515:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @brief  Helper macro to calculate the HCLK frequency
1516:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @param  __SYSCLKFREQ__ SYSCLK frequency.
1517:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @param  __HPRESCALER__ This parameter can be one of the following values:
1518:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   *         @arg @ref LL_RCC_AHB_DIV_1
1519:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   *         @arg @ref LL_RCC_AHB_DIV_2
1520:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   *         @arg @ref LL_RCC_AHB_DIV_4
1521:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   *         @arg @ref LL_RCC_AHB_DIV_8
1522:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   *         @arg @ref LL_RCC_AHB_DIV_16
1523:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   *         @arg @ref LL_RCC_AHB_DIV_32
1524:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   *         @arg @ref LL_RCC_AHB_DIV_64
1525:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   *         @arg @ref LL_RCC_AHB_DIV_128
1526:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @retval HCLK clock frequency (in Hz)
1527:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
1528:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_CALC_HCLK_FREQ(__SYSCLKFREQ__, __HPRESCALER__) ((__SYSCLKFREQ__) >> (((__HPRESCALER_
1529:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                                                RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Po
1530:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
1531:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
1532:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PCLK1 frequency (ABP1)
1533:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @param  __HCLKFREQ__ HCLK frequency
1534:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @param  __APB1PRESCALER__ This parameter can be one of the following values:
1535:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_1
1536:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_2
1537:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_4
1538:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_8
1539:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_16
1540:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_32
1541:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_64
1542:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_128
1543:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @retval PCLK1 clock frequency (in Hz)
1544:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
1545:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_CALC_PCLK1_FREQ(__HCLKFREQ__, __APB1PRESCALER__) ((__HCLKFREQ__) >> (((__APB1PRESCAL
1546:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                                                  RCC_CFGR2_PPRE1) >> RCC_CFGR2_PPRE
1547:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
1548:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
1549:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PCLK2 frequency (ABP2)
1550:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @param  __HCLKFREQ__ HCLK frequency
1551:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @param  __APB2PRESCALER__ This parameter can be one of the following values:
1552:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_1
1553:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_2
1554:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_4
1555:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_8
1556:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_16
ARM GAS  /tmp/ccaUtRHH.s 			page 199


1557:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_32
1558:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_64
1559:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_128
1560:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @retval PCLK2 clock frequency (in Hz)
1561:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
1562:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_CALC_PCLK2_FREQ(__HCLKFREQ__, __APB2PRESCALER__) ((__HCLKFREQ__) >> (((__APB2PRESCAL
1563:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                                                  RCC_CFGR2_PPRE2) >> RCC_CFGR2_PPRE
1564:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
1565:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
1566:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PCLK4 frequency (ABP4)
1567:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @param  __HCLKFREQ__ HCLK frequency
1568:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @param  __APB4PRESCALER__ This parameter can be one of the following values:
1569:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB4_DIV_1
1570:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB4_DIV_2
1571:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB4_DIV_4
1572:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB4_DIV_8
1573:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB4_DIV_16
1574:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB4_DIV_32
1575:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB4_DIV_64
1576:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB4_DIV_128
1577:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @retval PCLK1 clock frequency (in Hz)
1578:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
1579:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_CALC_PCLK4_FREQ(__HCLKFREQ__, __APB4PRESCALER__) ((__HCLKFREQ__) >> (((__APB4PRESCAL
1580:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                                                  RCC_CFGR2_PPRE4) >> RCC_CFGR2_PPRE
1581:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
1582:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
1583:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PCLK5 frequency (APB5)
1584:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @param  __HCLKFREQ__ HCLK frequency
1585:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @param  __APB5PRESCALER__ This parameter can be one of the following values:
1586:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB5_DIV_1
1587:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB5_DIV_2
1588:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB5_DIV_4
1589:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB5_DIV_8
1590:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB5_DIV_16
1591:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB5_DIV_32
1592:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB5_DIV_64
1593:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB5_DIV_128
1594:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @retval PCLK1 clock frequency (in Hz)
1595:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
1596:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_CALC_PCLK5_FREQ(__HCLKFREQ__, __APB5PRESCALER__) ((__HCLKFREQ__) >> (((__APB5PRESCAL
1597:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****                                                                  RCC_CFGR2_PPRE5) >> RCC_CFGR2_PPRE
1598:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
1599:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
1600:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @}
1601:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
1602:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
1603:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PERIPH_FREQUENCY Peripheral clock frequency
1604:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @{
1605:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
1606:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_PERIPH_FREQUENCY_NO         0U                 /*!< No clock enabled for the periphe
1607:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** #define LL_RCC_PERIPH_FREQUENCY_NA         0xFFFFFFFFUL       /*!< Frequency cannot be provided as 
1608:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
1609:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @}
1610:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
1611:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
1612:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
1613:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @}
ARM GAS  /tmp/ccaUtRHH.s 			page 200


1614:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
1615:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
1616:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /* Exported functions --------------------------------------------------------*/
1617:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /** @defgroup RCC_LL_Exported_Functions RCC Exported Functions
1618:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @{
1619:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
1620:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
1621:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_HSE HSE
1622:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @{
1623:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
1624:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
1625:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
1626:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @brief  Enable the HSE Clock Security System.
1627:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @note Once HSE Clock Security System is enabled it cannot be changed anymore unless
1628:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   *       a reset occurs or system enter in standby mode.
1629:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @rmtoll HSECFGR      HSECSSON         LL_RCC_HSE_EnableCSS
1630:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @retval None
1631:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
1632:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_EnableCSS(void)
1633:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** {
1634:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   SET_BIT(RCC->HSECFGR, RCC_HSECFGR_HSECSSON);
1635:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** }
1636:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
1637:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
1638:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @brief  Check if HSE failure is detected by Clock Security System
1639:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @rmtoll HSECFGR      HSECSSD       LL_RCC_HSE_IsFailureDetected
1640:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1641:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
1642:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSE_IsFailureDetected(void)
1643:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** {
1644:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   return ((READ_BIT(RCC->HSECFGR, RCC_HSECFGR_HSECSSD) != 0UL) ? 1UL : 0UL);
1645:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** }
1646:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
1647:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
1648:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @brief  Enable the HSE Clock Security System bypass.
1649:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @note Bypass the HSE oscillator when a failure is detected and get the clock from
1650:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   *       the HSI oscillator (HSI injection)
1651:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @rmtoll HSECFGR      HSECSSBYP     LL_RCC_HSE_EnableCSSBypass
1652:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @retval None
1653:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
1654:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_EnableCSSBypass(void)
1655:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** {
1656:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   SET_BIT(RCC->HSECFGR, RCC_HSECFGR_HSECSSBYP);
1657:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** }
1658:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
1659:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
1660:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @brief  Disable the HSE Clock Security System bypass.
1661:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @rmtoll HSECFGR      HSECSSBYP     LL_RCC_HSE_DisableCSSBypass
1662:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @retval None
1663:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
1664:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_DisableCSSBypass(void)
1665:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** {
1666:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   CLEAR_BIT(RCC->HSECFGR, RCC_HSECFGR_HSECSSBYP);
1667:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** }
1668:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
1669:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
1670:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @brief  Set HSE Clock Security System bypass divider
ARM GAS  /tmp/ccaUtRHH.s 			page 201


1671:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @note   To divide the replacement internal HSI oscillator that
1672:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   *         bypasses the HSE oscillator when a failure is detected
1673:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @rmtoll HSECFGR      HSECSSBPRE    LL_RCC_HSE_SetCSSBypassDivider
1674:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @param  Divider This parameter can be a value from RCC_LL_EC_HSECSSBYP_DIV.
1675:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @retval None
1676:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
1677:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_SetCSSBypassDivider(uint32_t Divider)
1678:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** {
1679:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   MODIFY_REG(RCC->HSECFGR, RCC_HSECFGR_HSECSSBPRE, Divider);
1680:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** }
1681:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
1682:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
1683:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @brief  Get HSE Clock Security System bypass divider
1684:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @note   To divide the replacement internal HSI oscillator that
1685:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   *         bypasses the HSE oscillator when a failure is detected
1686:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @rmtoll HSECFGR      HSECSSBPRE    LL_RCC_HSE_GetCSSBypassDivider
1687:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @retval can be a value from RCC_LL_EC_HSECSSBYP_DIV.
1688:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
1689:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSE_GetCSSBypassDivider(void)
1690:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** {
1691:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   return (READ_BIT(RCC->HSECFGR, RCC_HSECFGR_HSECSSBPRE));
1692:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** }
1693:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
1694:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
1695:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @brief  Enable HSE external oscillator (HSE Bypass)
1696:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @rmtoll HSECFGR      HSEBYP        LL_RCC_HSE_EnableBypass
1697:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @retval None
1698:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
1699:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_EnableBypass(void)
1700:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** {
1701:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   SET_BIT(RCC->HSECFGR, RCC_HSECFGR_HSEBYP);
1702:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** }
1703:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
1704:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
1705:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @brief  Disable HSE external oscillator (HSE Bypass)
1706:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @rmtoll HSECFGR      HSEBYP        LL_RCC_HSE_DisableBypass
1707:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @retval None
1708:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
1709:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_DisableBypass(void)
1710:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** {
1711:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   CLEAR_BIT(RCC->HSECFGR, RCC_HSECFGR_HSEBYP);
1712:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** }
1713:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
1714:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
1715:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @brief  Select the Analog HSE external clock type in Bypass mode
1716:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @rmtoll HSECFGR      HSEEXT        LL_RCC_HSE_SelectAnalogClock
1717:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @retval None
1718:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
1719:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_SelectAnalogClock(void)
1720:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** {
1721:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   CLEAR_BIT(RCC->HSECFGR, RCC_HSECFGR_HSEEXT);
1722:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** }
1723:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
1724:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
1725:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @brief  Select the Digital HSE external clock type in Bypass mode
1726:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @rmtoll HSECFGR      HSEEXT        LL_RCC_HSE_SelectDigitalClock
1727:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @retval None
ARM GAS  /tmp/ccaUtRHH.s 			page 202


1728:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
1729:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_SelectDigitalClock(void)
1730:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** {
1731:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   SET_BIT(RCC->HSECFGR, RCC_HSECFGR_HSEEXT);
1732:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** }
1733:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
1734:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
1735:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @brief  Select the HSE as hse_div2_osc_ck output clock
1736:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @rmtoll HSECFGR      HSEDIV2SEL    LL_RCC_HSE_SelectHSEAsDiv2Clock
1737:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @retval None
1738:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
1739:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_SelectHSEAsDiv2Clock(void)
1740:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** {
1741:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   CLEAR_BIT(RCC->HSECFGR, RCC_HSECFGR_HSEDIV2SEL);
1742:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** }
1743:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
1744:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
1745:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @brief  Select the HSE divided by 2 as hse_div2_osc_ck output clock
1746:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @rmtoll HSECFGR      HSEDIV2SEL    LL_RCC_HSE_SelectHSEDiv2AsDiv2Clock
1747:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @retval None
1748:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
1749:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_SelectHSEDiv2AsDiv2Clock(void)
1750:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** {
1751:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   SET_BIT(RCC->HSECFGR, RCC_HSECFGR_HSEDIV2SEL);
1752:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** }
1753:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
1754:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
1755:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @brief  Check if hse_div2_osc_ck output clock is divided by 2
1756:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @rmtoll HSECFGR      HSEDIV2SEL    LL_RCC_HSE_IsSelectedHSEDiv2AsDiv2Clock
1757:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1758:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
1759:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSE_IsSelectedHSEDiv2AsDiv2Clock(void)
1760:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** {
1761:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   return ((READ_BIT(RCC->HSECFGR, RCC_HSECFGR_HSEDIV2SEL) == RCC_HSECFGR_HSEDIV2SEL) ? 1UL : 0UL);
1762:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** }
1763:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
1764:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
1765:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @brief  Enable HSE crystal oscillator (HSE ON)
1766:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @rmtoll CSR          HSEONS        LL_RCC_HSE_Enable
1767:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @retval None
1768:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
1769:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_Enable(void)
1770:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** {
1771:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   WRITE_REG(RCC->CSR, RCC_CSR_HSEONS);
1772:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** }
1773:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
1774:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
1775:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @brief  Disable HSE crystal oscillator (HSE ON)
1776:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @rmtoll CCR          HSEONC        LL_RCC_HSE_Disable
1777:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @retval None
1778:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
1779:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_Disable(void)
1780:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** {
1781:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   WRITE_REG(RCC->CCR, RCC_CCR_HSEONC);
1782:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** }
1783:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
1784:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
ARM GAS  /tmp/ccaUtRHH.s 			page 203


1785:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @brief  Check if HSE oscillator Ready
1786:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @rmtoll SR           HSERDY        LL_RCC_HSE_IsReady
1787:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1788:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
1789:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
1790:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** {
1791:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   return ((READ_BIT(RCC->SR, RCC_SR_HSERDY) != 0UL) ? 1UL : 0UL);
1792:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** }
1793:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
1794:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
1795:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @}
1796:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
1797:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
1798:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_HSI HSI
1799:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @{
1800:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
1801:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
1802:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
1803:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @brief  Enable HSI oscillator
1804:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @rmtoll CSR          HSIONS        LL_RCC_HSI_Enable
1805:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @retval None
1806:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
1807:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_Enable(void)
1808:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** {
1809:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   WRITE_REG(RCC->CSR, RCC_CSR_HSIONS);
1810:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** }
1811:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
1812:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
1813:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @brief  Disable HSI oscillator
1814:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @rmtoll CCR          HSIONC        LL_RCC_HSI_Disable
1815:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @retval None
1816:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
1817:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_Disable(void)
1818:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** {
1819:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   WRITE_REG(RCC->CCR, RCC_CCR_HSIONC);
1820:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** }
1821:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
1822:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
1823:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @brief  Check if HSI clock is ready
1824:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @rmtoll SR           HSIRDY        LL_RCC_HSI_IsReady
1825:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1826:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
1827:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
1828:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** {
1829:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   return ((READ_BIT(RCC->SR, RCC_SR_HSIRDY) != 0UL) ? 1UL : 0UL);
1830:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** }
1831:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
1832:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
1833:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @brief  Set HSI divider
1834:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @rmtoll HSICFGR      HSIDIV        LL_RCC_HSI_SetDivider
1835:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @param  Divider This parameter can be one of the following values:
1836:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSI_DIV_1
1837:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSI_DIV_2
1838:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSI_DIV_4
1839:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSI_DIV_8
1840:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @retval None.
1841:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
ARM GAS  /tmp/ccaUtRHH.s 			page 204


1842:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_SetDivider(uint32_t Divider)
1843:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** {
1844:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   MODIFY_REG(RCC->HSICFGR, RCC_HSICFGR_HSIDIV, Divider);
1845:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** }
1846:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
1847:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
1848:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @brief  Get HSI divider
1849:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @rmtoll HSICFGR      HSIDIV        LL_RCC_HSI_GetDivider
1850:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @retval can be one of the following values:
1851:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSI_DIV_1
1852:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSI_DIV_2
1853:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSI_DIV_4
1854:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSI_DIV_8
1855:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
1856:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI_GetDivider(void)
1857:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** {
1858:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   return (READ_BIT(RCC->HSICFGR, RCC_HSICFGR_HSIDIV));
1859:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** }
1860:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
1861:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
1862:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @brief  Get HSI Calibration value
1863:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @note When HSITRIM is written, HSICAL is updated with the sum of
1864:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   *       HSITRIM and the factory trim value
1865:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @rmtoll HSICFGR      HSICAL        LL_RCC_HSI_GetCalibration
1866:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @retval A value between 0 and 511 (0x1FF)
1867:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
1868:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI_GetCalibration(void)
1869:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** {
1870:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->HSICFGR, RCC_HSICFGR_HSICAL) >> RCC_HSICFGR_HSICAL_Pos);
1871:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** }
1872:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
1873:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
1874:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @brief  Set HSI Calibration trimming
1875:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @note user-programmable trimming value that is added to the HSICAL
1876:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @note Default value is 32, which, when added to the HSICAL value,
1877:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   *       should trim the HSI to 32 MHz +/- 1 %
1878:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @rmtoll HSICFGR      HSITRIM       LL_RCC_HSI_SetCalibTrimming
1879:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @param  Value This parameter can be a value between 0 and 63
1880:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @retval None
1881:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
1882:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
1883:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** {
1884:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   MODIFY_REG(RCC->HSICFGR, RCC_HSICFGR_HSITRIM, Value << RCC_HSICFGR_HSITRIM_Pos);
1885:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** }
1886:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
1887:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
1888:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @brief  Get HSI Calibration trimming
1889:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @rmtoll HSICFGR      HSITRIM       LL_RCC_HSI_GetCalibTrimming
1890:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @retval A value between 0 and 63
1891:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
1892:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI_GetCalibTrimming(void)
1893:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** {
1894:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->HSICFGR, RCC_HSICFGR_HSITRIM) >> RCC_HSICFGR_HSITRIM_Pos);
1895:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** }
1896:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
1897:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
1898:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @brief  Enable HSI even in stop mode
ARM GAS  /tmp/ccaUtRHH.s 			page 205


1899:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @note HSI oscillator is forced ON even in Stop mode
1900:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @rmtoll STOPCR       HSISTOPEN     LL_RCC_HSI_EnableInStopMode
1901:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @retval None
1902:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
1903:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_EnableInStopMode(void)
1904:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** {
1905:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   SET_BIT(RCC->STOPCR, RCC_STOPCR_HSISTOPEN);
1906:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** }
1907:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
1908:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
1909:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @brief  Disable HSI in stop mode
1910:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @rmtoll STOPCR       HSISTOPEN     LL_RCC_HSI_DisableInStopMode
1911:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @retval None
1912:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
1913:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_DisableInStopMode(void)
1914:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** {
1915:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   CLEAR_BIT(RCC->STOPCR, RCC_STOPCR_HSISTOPEN);
1916:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** }
1917:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
1918:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
1919:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @brief  Check if HSI is enabled in stop mode
1920:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @rmtoll STOPCR       HSISTOPEN     LL_RCC_HSI_IsEnabledInStopMode
1921:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1922:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
1923:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI_IsEnabledInStopMode(void)
1924:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** {
1925:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   return ((READ_BIT(RCC->STOPCR, RCC_STOPCR_HSISTOPEN) == RCC_STOPCR_HSISTOPEN) ? 1UL : 0UL);
1926:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** }
1927:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
1928:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
1929:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @}
1930:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
1931:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
1932:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_MSI MSI
1933:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @{
1934:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
1935:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
1936:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
1937:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @brief  Enable MSI oscillator
1938:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @rmtoll CSR          MSIONS        LL_RCC_MSI_Enable
1939:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @retval None
1940:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
1941:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_MSI_Enable(void)
1942:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** {
1943:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   WRITE_REG(RCC->CSR, RCC_CSR_MSIONS);
1944:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** }
1945:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
1946:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
1947:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @brief  Disable MSI oscillator
1948:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @rmtoll CCR          MSIONC        LL_RCC_MSI_Disable
1949:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @retval None
1950:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
1951:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_MSI_Disable(void)
1952:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** {
1953:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   WRITE_REG(RCC->CCR, RCC_CCR_MSIONC);
1954:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** }
1955:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
ARM GAS  /tmp/ccaUtRHH.s 			page 206


1956:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
1957:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @brief  Check if MSI clock is ready
1958:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @rmtoll SR           MSIRDY        LL_RCC_MSI_IsReady
1959:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1960:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
1961:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_MSI_IsReady(void)
1962:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** {
1963:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   return ((READ_BIT(RCC->SR, RCC_SR_MSIRDY) != 0UL) ? 1UL : 0UL);
1964:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** }
1965:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
1966:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
1967:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @brief  Set MSI frequency
1968:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @rmtoll MSICFGR      MSIFREQSEL    LL_RCC_MSI_SetFrequency
1969:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @param  Value This parameter can be one of the following values:
1970:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSI_FREQ_4MHZ
1971:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSI_FREQ_16MHZ
1972:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @retval None.
1973:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
1974:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_MSI_SetFrequency(uint32_t Value)
1975:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** {
1976:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   MODIFY_REG(RCC->MSICFGR, RCC_MSICFGR_MSIFREQSEL, Value);
1977:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** }
1978:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
1979:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
1980:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @brief  Get HSI divider
1981:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @rmtoll MSICFGR      MSIFREQSEL    LL_RCC_MSI_GetFrequency
1982:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @retval can be one of the following values:
1983:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSI_FREQ_4MHZ
1984:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSI_FREQ_16MHZ
1985:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
1986:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_MSI_GetFrequency(void)
1987:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** {
1988:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   return (READ_BIT(RCC->MSICFGR, RCC_MSICFGR_MSIFREQSEL));
1989:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** }
1990:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
1991:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
1992:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
1993:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @brief  Get MSI Calibration value
1994:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @note When MSITRIM is written, MSICAL is updated with the sum of
1995:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   *       MSITRIM and the factory trim value
1996:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @rmtoll MSICFGR      MSICAL        LL_RCC_MSI_GetCalibration
1997:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @retval A value between 0 and 255 (0xFF)
1998:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
1999:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_MSI_GetCalibration(void)
2000:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** {
2001:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->MSICFGR, RCC_MSICFGR_MSICAL) >> RCC_MSICFGR_MSICAL_Pos);
2002:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** }
2003:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
2004:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
2005:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @brief  Set MSI Calibration trimming
2006:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @note user-programmable trimming value that is added to the MSICAL
2007:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @note Default value is 16, which, when added to the MSICAL value,
2008:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   *       should trim the MSI to 4 MHz +/- 1 %
2009:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @rmtoll MSICFGR      MSITRIM       LL_RCC_MSI_SetCalibTrimming
2010:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @param  Value can be a value between 0 and 31
2011:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @retval None
2012:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
ARM GAS  /tmp/ccaUtRHH.s 			page 207


2013:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_MSI_SetCalibTrimming(uint32_t Value)
2014:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** {
2015:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   MODIFY_REG(RCC->MSICFGR, RCC_MSICFGR_MSITRIM, Value << RCC_MSICFGR_MSITRIM_Pos);
2016:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** }
2017:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
2018:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
2019:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @brief  Get MSI Calibration trimming
2020:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @rmtoll MSICFGR      MSITRIM       LL_RCC_MSI_GetCalibTrimming
2021:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @retval A value between 0 and 31
2022:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
2023:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_MSI_GetCalibTrimming(void)
2024:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** {
2025:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->MSICFGR, RCC_MSICFGR_MSITRIM) >> RCC_MSICFGR_MSITRIM_Pos);
2026:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** }
2027:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
2028:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
2029:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @brief  Enable MSI even in stop mode
2030:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @note MSI oscillator is forced ON even in Stop mode
2031:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @rmtoll STOPCR       MSISTOPEN     LL_RCC_MSI_EnableInStopMode
2032:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @retval None
2033:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
2034:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_MSI_EnableInStopMode(void)
2035:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** {
2036:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   SET_BIT(RCC->STOPCR, RCC_STOPCR_MSISTOPEN);
2037:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** }
2038:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
2039:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
2040:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @brief  Disable MSI in stop mode
2041:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @rmtoll STOPCR       MSISTOPEN     LL_RCC_MSI_DisableInStopMode
2042:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @retval None
2043:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
2044:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_MSI_DisableInStopMode(void)
2045:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** {
2046:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   CLEAR_BIT(RCC->STOPCR, RCC_STOPCR_MSISTOPEN);
2047:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** }
2048:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
2049:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
2050:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @brief  Check if MSI is enabled in stop mode
2051:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @rmtoll STOPCR       MSISTOPEN     LL_RCC_MSI_IsEnabledInStopMode
2052:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
2053:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
2054:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_MSI_IsEnabledInStopMode(void)
2055:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** {
2056:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   return ((READ_BIT(RCC->STOPCR, RCC_STOPCR_MSISTOPEN) == RCC_STOPCR_MSISTOPEN) ? 1UL : 0UL);
2057:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** }
2058:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
2059:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
2060:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @}
2061:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
2062:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
2063:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_LSE LSE
2064:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @{
2065:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
2066:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
2067:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
2068:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @brief  Enable the Clock Security System on LSE
2069:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @note Once LSE Clock Security System is enabled it cannot be changed anymore unless
ARM GAS  /tmp/ccaUtRHH.s 			page 208


2070:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   *       a clock failure is detected.
2071:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @rmtoll LSECFGR      LSECSSON         LL_RCC_LSE_EnableCSS
2072:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @retval None
2073:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
2074:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_EnableCSS(void)
2075:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** {
2076:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   SET_BIT(RCC->LSECFGR, RCC_LSECFGR_LSECSSON);
2077:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** }
2078:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
2079:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
2080:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @brief  Disable the Clock Security System on LSE
2081:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @note Once LSE Clock Security System is enabled it cannot be changed anymore unless
2082:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   *       a clock failure is detected.
2083:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @rmtoll LSECFGR      LSECSSON         LL_RCC_LSE_DisableCSS
2084:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @retval None
2085:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
2086:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_DisableCSS(void)
2087:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** {
2088:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   CLEAR_BIT(RCC->LSECFGR, RCC_LSECFGR_LSECSSON);
2089:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** }
2090:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
2091:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
2092:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @brief  Check if LSE failure is detected by Clock Security System
2093:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @rmtoll LSECFGR      LSECSSD       LL_RCC_LSE_IsFailureDetected
2094:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
2095:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
2096:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_LSE_IsFailureDetected(void)
2097:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** {
2098:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   return ((READ_BIT(RCC->LSECFGR, RCC_LSECFGR_LSECSSD) != 0UL) ? 1UL : 0UL);
2099:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** }
2100:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
2101:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
2102:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @brief  Re-arm the Clock Security System on LSE
2103:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @note Once a clock failure is detected, the LSE Clock Security System can be re-armed providing
2104:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   *       LSECSSON is disabled.
2105:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @rmtoll LSECFGR      LSECSSRA         LL_RCC_LSE_ReArmCSS
2106:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @retval None
2107:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
2108:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_ReArmCSS(void)
2109:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** {
2110:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   SET_BIT(RCC->LSECFGR, RCC_LSECFGR_LSECSSRA);
2111:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** }
2112:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
2113:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
2114:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @brief  Enable external clock source (LSE bypass)
2115:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @rmtoll LSECFGR      LSEBYP        LL_RCC_LSE_EnableBypass
2116:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @retval None
2117:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
2118:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_EnableBypass(void)
2119:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** {
2120:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   SET_BIT(RCC->LSECFGR, RCC_LSECFGR_LSEBYP);
2121:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** }
2122:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
2123:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
2124:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @brief  Disable external clock source (LSE bypass)
2125:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @rmtoll LSECFGR      LSEBYP        LL_RCC_LSE_DisableBypass
2126:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @retval None
ARM GAS  /tmp/ccaUtRHH.s 			page 209


2127:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
2128:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_DisableBypass(void)
2129:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** {
2130:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   CLEAR_BIT(RCC->LSECFGR, RCC_LSECFGR_LSEBYP);
2131:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** }
2132:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
2133:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
2134:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @brief  Enable Low-speed external DIGITAL clock type in Bypass mode (not to be used if RTC is a
2135:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @note   The external clock must be enabled with the LSEON bit, to be used by the device.
2136:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   *         The LSEEXT bit can be written only if the LSE oscillator is disabled.
2137:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @rmtoll LSECFGR      LSEEXT        LL_RCC_LSE_SelectDigitalClock
2138:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @retval None
2139:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
2140:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_SelectDigitalClock(void)
2141:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** {
2142:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   SET_BIT(RCC->LSECFGR, RCC_LSECFGR_LSEEXT);
2143:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** }
2144:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
2145:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
2146:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @brief  Enable Low-speed external ANALOG clock type in Bypass mode (default after Backup domain
2147:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @note   The external clock must be enabled with the LSEON bit, to be used by the device.
2148:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   *         The LSEEXT bit can be written only if the LSE oscillator is disabled.
2149:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @rmtoll LSECFGR      LSEEXT        LL_RCC_LSE_SelectAnalogClock
2150:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @retval None
2151:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
2152:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_SelectAnalogClock(void)
2153:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** {
2154:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   CLEAR_BIT(RCC->LSECFGR, RCC_LSECFGR_LSEEXT);
2155:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** }
2156:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
2157:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
2158:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @brief  Set LSE oscillator drive capability
2159:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @note The oscillator is in Xtal mode when it is not in bypass mode.
2160:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @rmtoll LSECFGR      LSEDRV        LL_RCC_LSE_SetDriveCapability
2161:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @param  LSEDrive This parameter can be one of the following values:
2162:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_LOW
2163:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMLOW
2164:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH
2165:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_HIGH
2166:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @retval None
2167:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
2168:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive)
2169:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** {
2170:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   MODIFY_REG(RCC->LSECFGR, RCC_LSECFGR_LSEDRV, LSEDrive);
2171:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** }
2172:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
2173:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
2174:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @brief  Get LSE oscillator drive capability
2175:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @rmtoll LSECFGR      LSEDRV        LL_RCC_LSE_GetDriveCapability
2176:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
2177:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_LOW
2178:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMLOW
2179:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH
2180:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_HIGH
2181:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
2182:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_LSE_GetDriveCapability(void)
2183:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** {
ARM GAS  /tmp/ccaUtRHH.s 			page 210


2184:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->LSECFGR, RCC_LSECFGR_LSEDRV));
2185:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** }
2186:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
2187:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
2188:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @brief  Enable  Low Speed External (LSE) crystal
2189:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @rmtoll CSR          LSEONS        LL_RCC_LSE_Enable
2190:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @retval None
2191:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
2192:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_Enable(void)
2193:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** {
2194:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   WRITE_REG(RCC->CSR, RCC_CSR_LSEONS);
2195:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** }
2196:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
2197:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
2198:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @brief  Disable  Low Speed External (LSE) crystal
2199:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @rmtoll CCR          LSEONC        LL_RCC_LSE_Disable
2200:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @retval None
2201:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
2202:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_Disable(void)
2203:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** {
2204:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   WRITE_REG(RCC->CCR, RCC_CCR_LSEONC);
2205:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** }
2206:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
2207:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
2208:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @brief  Check if LSE oscillator Ready
2209:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @rmtoll SR           LSERDY        LL_RCC_LSE_IsReady
2210:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
2211:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
2212:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
2213:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** {
2214:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   return ((READ_BIT(RCC->SR, RCC_SR_LSERDY) != 0UL) ? 1UL : 0UL);
2215:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** }
2216:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
2217:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
2218:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @brief  Enable the LSE clock glitch filter
2219:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @note   This API shall be called only when LSE is disabled.
2220:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @rmtoll LSECFGR      LSEGFON          LL_RCC_LSE_EnableGlitchFilter
2221:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @retval None
2222:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
2223:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_EnableGlitchFilter(void)
2224:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** {
2225:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   SET_BIT(RCC->LSECFGR, RCC_LSECFGR_LSEGFON);
2226:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** }
2227:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
2228:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
2229:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @brief  Disable the LSE clock glitch filter
2230:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @note   This API shall be called only when LSE is disabled.
2231:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @rmtoll LSECFGR      LSEGFON         LL_RCC_LSE_DisableGlitchFilter
2232:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @retval None
2233:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
2234:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_DisableGlitchFilter(void)
2235:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** {
2236:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   CLEAR_BIT(RCC->LSECFGR, RCC_LSECFGR_LSEGFON);
2237:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** }
2238:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
2239:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
2240:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @brief  Check if LSE clock glitch filter is enabled
ARM GAS  /tmp/ccaUtRHH.s 			page 211


2241:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @rmtoll LSECFGR      LSEGFON         LL_RCC_LSE_IsEnabledGlitchFilter
2242:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
2243:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
2244:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_LSE_IsEnabledGlitchFilter(void)
2245:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** {
2246:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   return ((READ_BIT(RCC->STOPCR, RCC_LSECFGR_LSEGFON) == RCC_LSECFGR_LSEGFON) ? 1UL : 0UL);
2247:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** }
2248:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
2249:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
2250:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @}
2251:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
2252:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
2253:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_LSI LSI
2254:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @{
2255:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
2256:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
2257:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
2258:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @brief  Enable LSI Oscillator
2259:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @rmtoll CSR          LSIONS        LL_RCC_LSI_Enable
2260:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @retval None
2261:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
2262:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSI_Enable(void)
2263:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** {
2264:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   WRITE_REG(RCC->CSR, RCC_CSR_LSIONS);
2265:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** }
2266:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
2267:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
2268:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @brief  Disable LSI Oscillator
2269:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @rmtoll CCR          LSIONC        LL_RCC_LSI_Disable
2270:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @retval None
2271:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
2272:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSI_Disable(void)
2273:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** {
2274:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   WRITE_REG(RCC->CCR, RCC_CCR_LSIONC);
2275:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** }
2276:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
2277:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
2278:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @brief  Check if LSI is Ready
2279:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @rmtoll SR           LSIRDY        LL_RCC_LSI_IsReady
2280:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
2281:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
2282:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_LSI_IsReady(void)
2283:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** {
2284:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   return ((READ_BIT(RCC->SR, RCC_SR_LSIRDY) != 0UL) ? 1UL : 0UL);
2285:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** }
2286:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
2287:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
2288:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @}
2289:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
2290:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
2291:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_System System
2292:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @{
2293:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
2294:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
2295:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
2296:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @brief  Configure the CPU clock source
2297:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @rmtoll CFGR1        CPUSW         LL_RCC_SetCpuClkSource
ARM GAS  /tmp/ccaUtRHH.s 			page 212


2298:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
2299:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   *         @arg @ref LL_RCC_CPU_CLKSOURCE_HSI
2300:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   *         @arg @ref LL_RCC_CPU_CLKSOURCE_MSI
2301:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   *         @arg @ref LL_RCC_CPU_CLKSOURCE_HSE
2302:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   *         @arg @ref LL_RCC_CPU_CLKSOURCE_IC1
2303:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @retval None
2304:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
2305:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetCpuClkSource(uint32_t Source)
2306:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** {
 1529              		.loc 5 2306 1
 1530              		.cfi_startproc
 1531              		@ args = 0, pretend = 0, frame = 8
 1532              		@ frame_needed = 1, uses_anonymous_args = 0
 1533              		@ link register save eliminated.
 1534 0000 80B4     		push	{r7}
 1535              		.cfi_def_cfa_offset 4
 1536              		.cfi_offset 7, -4
 1537 0002 83B0     		sub	sp, sp, #12
 1538              		.cfi_def_cfa_offset 16
 1539 0004 00AF     		add	r7, sp, #0
 1540              		.cfi_def_cfa_register 7
 1541 0006 7860     		str	r0, [r7, #4]
2307:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR1, RCC_CFGR1_CPUSW, Source);
 1542              		.loc 5 2307 3
 1543 0008 064B     		ldr	r3, .L96
 1544 000a 1B6A     		ldr	r3, [r3, #32]
 1545 000c 23F44032 		bic	r2, r3, #196608
 1546 0010 0449     		ldr	r1, .L96
 1547 0012 7B68     		ldr	r3, [r7, #4]
 1548 0014 1343     		orrs	r3, r3, r2
 1549 0016 0B62     		str	r3, [r1, #32]
2308:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** }
 1550              		.loc 5 2308 1
 1551 0018 00BF     		nop
 1552 001a 0C37     		adds	r7, r7, #12
 1553              		.cfi_def_cfa_offset 4
 1554 001c BD46     		mov	sp, r7
 1555              		.cfi_def_cfa_register 13
 1556              		@ sp needed
 1557 001e 5DF8047B 		ldr	r7, [sp], #4
 1558              		.cfi_restore 7
 1559              		.cfi_def_cfa_offset 0
 1560 0022 7047     		bx	lr
 1561              	.L97:
 1562              		.align	2
 1563              	.L96:
 1564 0024 00800256 		.word	1443004416
 1565              		.cfi_endproc
 1566              	.LFE2906:
 1568              		.section	.text.LL_RCC_SetSysClkSource,"ax",%progbits
 1569              		.align	1
 1570              		.syntax unified
 1571              		.thumb
 1572              		.thumb_func
 1574              	LL_RCC_SetSysClkSource:
 1575              	.LFB2908:
2309:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
ARM GAS  /tmp/ccaUtRHH.s 			page 213


2310:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
2311:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @brief  Get the CPU clock source
2312:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @rmtoll CFGR1        CPUSWS        LL_RCC_GetCpuClkSource
2313:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
2314:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   *         @arg @ref LL_RCC_CPU_CLKSOURCE_STATUS_HSI
2315:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   *         @arg @ref LL_RCC_CPU_CLKSOURCE_STATUS_MSI
2316:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   *         @arg @ref LL_RCC_CPU_CLKSOURCE_STATUS_HSE
2317:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   *         @arg @ref LL_RCC_CPU_CLKSOURCE_STATUS_IC1
2318:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
2319:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetCpuClkSource(void)
2320:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** {
2321:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR1, RCC_CFGR1_CPUSWS));
2322:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** }
2323:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** 
2324:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** /**
2325:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @brief  Configure the system clock source (bus clock)
2326:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @rmtoll CFGR1        SYSSW         LL_RCC_SetSysClkSource
2327:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
2328:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSI
2329:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_MSI
2330:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
2331:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_IC2_IC6_IC11
2332:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   * @retval None
2333:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   */
2334:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
2335:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** {
 1576              		.loc 5 2335 1
 1577              		.cfi_startproc
 1578              		@ args = 0, pretend = 0, frame = 8
 1579              		@ frame_needed = 1, uses_anonymous_args = 0
 1580              		@ link register save eliminated.
 1581 0000 80B4     		push	{r7}
 1582              		.cfi_def_cfa_offset 4
 1583              		.cfi_offset 7, -4
 1584 0002 83B0     		sub	sp, sp, #12
 1585              		.cfi_def_cfa_offset 16
 1586 0004 00AF     		add	r7, sp, #0
 1587              		.cfi_def_cfa_register 7
 1588 0006 7860     		str	r0, [r7, #4]
2336:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SYSSW, Source);
 1589              		.loc 5 2336 3
 1590 0008 064B     		ldr	r3, .L99
 1591 000a 1B6A     		ldr	r3, [r3, #32]
 1592 000c 23F04072 		bic	r2, r3, #50331648
 1593 0010 0449     		ldr	r1, .L99
 1594 0012 7B68     		ldr	r3, [r7, #4]
 1595 0014 1343     		orrs	r3, r3, r2
 1596 0016 0B62     		str	r3, [r1, #32]
2337:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_ll_rcc.h **** }
 1597              		.loc 5 2337 1
 1598 0018 00BF     		nop
 1599 001a 0C37     		adds	r7, r7, #12
 1600              		.cfi_def_cfa_offset 4
 1601 001c BD46     		mov	sp, r7
 1602              		.cfi_def_cfa_register 13
 1603              		@ sp needed
 1604 001e 5DF8047B 		ldr	r7, [sp], #4
ARM GAS  /tmp/ccaUtRHH.s 			page 214


 1605              		.cfi_restore 7
 1606              		.cfi_def_cfa_offset 0
 1607 0022 7047     		bx	lr
 1608              	.L100:
 1609              		.align	2
 1610              	.L99:
 1611 0024 00800256 		.word	1443004416
 1612              		.cfi_endproc
 1613              	.LFE2908:
 1615              		.global	huart1
 1616              		.section	.bss.huart1,"aw",%nobits
 1617              		.align	2
 1620              	huart1:
 1621 0000 00000000 		.space	148
 1621      00000000 
 1621      00000000 
 1621      00000000 
 1621      00000000 
 1622              		.global	hgpu2d
 1623              		.section	.bss.hgpu2d,"aw",%nobits
 1624              		.align	2
 1627              	hgpu2d:
 1628 0000 00000000 		.space	12
 1628      00000000 
 1628      00000000 
 1629              		.section	.bss.main_thread,"aw",%nobits
 1630              		.align	2
 1633              	main_thread:
 1634 0000 00000000 		.space	96
 1634      00000000 
 1634      00000000 
 1634      00000000 
 1634      00000000 
 1635              		.section	.bss.main_thread_stack,"aw",%nobits
 1636              		.align	2
 1639              	main_thread_stack:
 1640 0000 00000000 		.space	4096
 1640      00000000 
 1640      00000000 
 1640      00000000 
 1640      00000000 
 1641              		.section	.text.main,"ax",%progbits
 1642              		.align	1
 1643              		.global	main
 1644              		.syntax unified
 1645              		.thumb
 1646              		.thumb_func
 1648              	main:
 1649              	.LFB3342:
   1:Src/main.c    ****  /**
   2:Src/main.c    ****  ******************************************************************************
   3:Src/main.c    ****  * @file    main.c
   4:Src/main.c    ****  * @author  GPM Application Team
   5:Src/main.c    ****  *
   6:Src/main.c    ****  ******************************************************************************
   7:Src/main.c    ****  * @attention
   8:Src/main.c    ****  *
ARM GAS  /tmp/ccaUtRHH.s 			page 215


   9:Src/main.c    ****  * Copyright (c) 2023 STMicroelectronics.
  10:Src/main.c    ****  * All rights reserved.
  11:Src/main.c    ****  *
  12:Src/main.c    ****  * This software is licensed under terms that can be found in the LICENSE file
  13:Src/main.c    ****  * in the root directory of this software component.
  14:Src/main.c    ****  * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Src/main.c    ****  *
  16:Src/main.c    ****  ******************************************************************************
  17:Src/main.c    ****  */
  18:Src/main.c    **** 
  19:Src/main.c    **** #include <assert.h>
  20:Src/main.c    **** 
  21:Src/main.c    **** #include "app.h"
  22:Src/main.c    **** #include "app_config.h"
  23:Src/main.c    **** #include "app_fuseprogramming.h"
  24:Src/main.c    **** #include "main.h"
  25:Src/main.c    **** #include "npu_cache.h"
  26:Src/main.c    **** #ifdef STM32N6570_DK_REV
  27:Src/main.c    **** #include "stm32n6570_discovery.h"
  28:Src/main.c    **** #include "stm32n6570_discovery_bus.h"
  29:Src/main.c    **** #include "stm32n6570_discovery_lcd.h"
  30:Src/main.c    **** #include "stm32n6570_discovery_xspi.h"
  31:Src/main.c    **** #else
  32:Src/main.c    **** #include "stm32n6xx_nucleo.h"
  33:Src/main.c    **** #include "stm32n6xx_nucleo_bus.h"
  34:Src/main.c    **** #include "stm32n6xx_nucleo_xspi.h"
  35:Src/main.c    **** #endif
  36:Src/main.c    **** #include <stdio.h>
  37:Src/main.c    **** #include "stm32n6xx_hal_rif.h"
  38:Src/main.c    **** #include "FreeRTOS.h"
  39:Src/main.c    **** #include "task.h"
  40:Src/main.c    **** 
  41:Src/main.c    **** UART_HandleTypeDef huart1;
  42:Src/main.c    **** GPU2D_HandleTypeDef hgpu2d;
  43:Src/main.c    **** 
  44:Src/main.c    **** static StaticTask_t main_thread;
  45:Src/main.c    **** static StackType_t main_thread_stack[configMINIMAL_STACK_SIZE];
  46:Src/main.c    **** 
  47:Src/main.c    **** static void SystemClock_Config(void);
  48:Src/main.c    **** static void NPURam_enable();
  49:Src/main.c    **** static void NPUCache_config();
  50:Src/main.c    **** static void Security_Config();
  51:Src/main.c    **** static void IAC_Config();
  52:Src/main.c    **** static void CONSOLE_Config(void);
  53:Src/main.c    **** static int main_freertos(void);
  54:Src/main.c    **** static void main_thread_fct(void *arg);
  55:Src/main.c    **** 
  56:Src/main.c    **** /* This is defined in port.c */
  57:Src/main.c    **** void vPortSetupTimerInterrupt(void);
  58:Src/main.c    **** 
  59:Src/main.c    **** /**
  60:Src/main.c    ****   * @brief  Main program
  61:Src/main.c    ****   * @param  None
  62:Src/main.c    ****   * @retval None
  63:Src/main.c    ****   */
  64:Src/main.c    **** int main(void)
  65:Src/main.c    **** {
ARM GAS  /tmp/ccaUtRHH.s 			page 216


 1650              		.loc 1 65 1
 1651              		.cfi_startproc
 1652              		@ args = 0, pretend = 0, frame = 16
 1653              		@ frame_needed = 1, uses_anonymous_args = 0
 1654 0000 80B5     		push	{r7, lr}
 1655              		.cfi_def_cfa_offset 8
 1656              		.cfi_offset 7, -8
 1657              		.cfi_offset 14, -4
 1658 0002 84B0     		sub	sp, sp, #16
 1659              		.cfi_def_cfa_offset 24
 1660 0004 00AF     		add	r7, sp, #0
 1661              		.cfi_def_cfa_register 7
  66:Src/main.c    ****   /* Power on ICACHE */
  67:Src/main.c    ****   MEMSYSCTL->MSCR |= MEMSYSCTL_MSCR_ICACTIVE_Msk;
 1662              		.loc 1 67 12
 1663 0006 3F4B     		ldr	r3, .L111
 1664 0008 1B68     		ldr	r3, [r3]
 1665 000a 3E4A     		ldr	r2, .L111
 1666              		.loc 1 67 19
 1667 000c 43F40053 		orr	r3, r3, #8192
 1668 0010 1360     		str	r3, [r2]
  68:Src/main.c    **** 
  69:Src/main.c    ****   /* Set back system and CPU clock source to HSI */
  70:Src/main.c    ****   __HAL_RCC_CPUCLK_CONFIG(RCC_CPUCLKSOURCE_HSI);
 1669              		.loc 1 70 3
 1670 0012 0020     		movs	r0, #0
 1671 0014 FFF7FEFF 		bl	LL_RCC_SetCpuClkSource
  71:Src/main.c    ****   __HAL_RCC_SYSCLK_CONFIG(RCC_SYSCLKSOURCE_HSI);
 1672              		.loc 1 71 3
 1673 0018 0020     		movs	r0, #0
 1674 001a FFF7FEFF 		bl	LL_RCC_SetSysClkSource
  72:Src/main.c    **** 
  73:Src/main.c    ****   HAL_Init();
 1675              		.loc 1 73 3
 1676 001e FFF7FEFF 		bl	HAL_Init
 1677              	.LBB68:
 1678              	.LBB69:
 1679              		.file 6 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h"
   1:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** /******************************************************************************
   2:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****  * @file     cachel1_armv7.h
   3:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****  * @brief    CMSIS Level 1 Cache API for Armv7-M and later
   4:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****  * @version  V1.0.3
   5:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****  * @date     17. March 2023
   6:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****  ******************************************************************************/
   7:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** /*
   8:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****  * Copyright (c) 2020-2021 Arm Limited. All rights reserved.
   9:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****  *
  10:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****  * SPDX-License-Identifier: Apache-2.0
  11:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****  *
  12:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****  * not use this file except in compliance with the License.
  14:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****  * You may obtain a copy of the License at
  15:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****  *
  16:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****  *
  18:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****  * Unless required by applicable law or agreed to in writing, software
  19:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
ARM GAS  /tmp/ccaUtRHH.s 			page 217


  20:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****  * See the License for the specific language governing permissions and
  22:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****  * limitations under the License.
  23:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****  */
  24:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
  25:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** #if   defined ( __ICCARM__ )
  26:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** #elif defined (__clang__)
  28:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   #pragma clang system_header    /* treat file as system include file */
  29:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** #endif
  30:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
  31:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** #ifndef ARM_CACHEL1_ARMV7_H
  32:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** #define ARM_CACHEL1_ARMV7_H
  33:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
  34:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** /**
  35:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \ingroup  CMSIS_Core_FunctionInterface
  36:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \defgroup CMSIS_Core_CacheFunctions Cache Functions
  37:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \brief    Functions that configure Instruction and Data cache.
  38:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   @{
  39:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****  */
  40:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
  41:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** /* Cache Size ID Register Macros */
  42:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** #define CCSIDR_WAYS(x)         (((x) & SCB_CCSIDR_ASSOCIATIVITY_Msk) >> SCB_CCSIDR_ASSOCIATIVITY_Po
  43:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** #define CCSIDR_SETS(x)         (((x) & SCB_CCSIDR_NUMSETS_Msk      ) >> SCB_CCSIDR_NUMSETS_Pos     
  44:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
  45:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** #ifndef __SCB_DCACHE_LINE_SIZE
  46:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** #define __SCB_DCACHE_LINE_SIZE  32U /*!< Cortex-M7 cache line size is fixed to 32 bytes (8 words). 
  47:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** #endif
  48:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
  49:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** #ifndef __SCB_ICACHE_LINE_SIZE
  50:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** #define __SCB_ICACHE_LINE_SIZE  32U /*!< Cortex-M7 cache line size is fixed to 32 bytes (8 words). 
  51:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** #endif
  52:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
  53:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** /**
  54:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \brief   Enable I-Cache
  55:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \details Turns on I-Cache
  56:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   */
  57:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** __STATIC_FORCEINLINE void SCB_EnableICache (void)
  58:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** {
  59:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
  60:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 1680              		.loc 6 60 12
 1681 0022 394B     		ldr	r3, .L111+4
 1682 0024 5B69     		ldr	r3, [r3, #20]
 1683              		.loc 6 60 18
 1684 0026 03F40033 		and	r3, r3, #131072
 1685              		.loc 6 60 8
 1686 002a 002B     		cmp	r3, #0
 1687 002c 1BD1     		bne	.L109
 1688              	.LBB70:
 1689              	.LBB71:
 271:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1690              		.loc 3 271 3
 1691              		.syntax unified
 1692              	@ 271 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1693 002e BFF34F8F 		dsb 0xF
 1694              	@ 0 "" 2
ARM GAS  /tmp/ccaUtRHH.s 			page 218


 1695              		.loc 3 272 1
 1696              		.thumb
 1697              		.syntax unified
 1698 0032 00BF     		nop
 1699              	.LBE71:
 1700              	.LBE70:
 1701              	.LBB72:
 1702              	.LBB73:
 260:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1703              		.loc 3 260 3
 1704              		.syntax unified
 1705              	@ 260 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1706 0034 BFF36F8F 		isb 0xF
 1707              	@ 0 "" 2
 261:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1708              		.loc 3 261 1
 1709              		.thumb
 1710              		.syntax unified
 1711 0038 00BF     		nop
 1712              	.LBE73:
 1713              	.LBE72:
  61:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
  62:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __DSB();
  63:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __ISB();
  64:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 1714              		.loc 6 64 8
 1715 003a 334B     		ldr	r3, .L111+4
 1716              		.loc 6 64 18
 1717 003c 0022     		movs	r2, #0
 1718 003e C3F85022 		str	r2, [r3, #592]
 1719              	.LBB74:
 1720              	.LBB75:
 271:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1721              		.loc 3 271 3
 1722              		.syntax unified
 1723              	@ 271 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1724 0042 BFF34F8F 		dsb 0xF
 1725              	@ 0 "" 2
 1726              		.loc 3 272 1
 1727              		.thumb
 1728              		.syntax unified
 1729 0046 00BF     		nop
 1730              	.LBE75:
 1731              	.LBE74:
 1732              	.LBB76:
 1733              	.LBB77:
 260:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1734              		.loc 3 260 3
 1735              		.syntax unified
 1736              	@ 260 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1737 0048 BFF36F8F 		isb 0xF
 1738              	@ 0 "" 2
 261:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1739              		.loc 3 261 1
 1740              		.thumb
 1741              		.syntax unified
 1742 004c 00BF     		nop
ARM GAS  /tmp/ccaUtRHH.s 			page 219


 1743              	.LBE77:
 1744              	.LBE76:
  65:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __DSB();
  66:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __ISB();
  67:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 1745              		.loc 6 67 8
 1746 004e 2E4B     		ldr	r3, .L111+4
 1747 0050 5B69     		ldr	r3, [r3, #20]
 1748 0052 2D4A     		ldr	r2, .L111+4
 1749              		.loc 6 67 14
 1750 0054 43F40033 		orr	r3, r3, #131072
 1751 0058 5361     		str	r3, [r2, #20]
 1752              	.LBB78:
 1753              	.LBB79:
 271:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1754              		.loc 3 271 3
 1755              		.syntax unified
 1756              	@ 271 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1757 005a BFF34F8F 		dsb 0xF
 1758              	@ 0 "" 2
 1759              		.loc 3 272 1
 1760              		.thumb
 1761              		.syntax unified
 1762 005e 00BF     		nop
 1763              	.LBE79:
 1764              	.LBE78:
 1765              	.LBB80:
 1766              	.LBB81:
 260:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1767              		.loc 3 260 3
 1768              		.syntax unified
 1769              	@ 260 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1770 0060 BFF36F8F 		isb 0xF
 1771              	@ 0 "" 2
 261:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1772              		.loc 3 261 1
 1773              		.thumb
 1774              		.syntax unified
 1775 0064 00E0     		b	.L103
 1776              	.L109:
 1777              	.LBE81:
 1778              	.LBE80:
  60:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 1779              		.loc 6 60 36
 1780 0066 00BF     		nop
 1781              	.L103:
 1782              	.LBE69:
 1783              	.LBE68:
  74:Src/main.c    **** 
  75:Src/main.c    ****   SCB_EnableICache();
  76:Src/main.c    **** 
  77:Src/main.c    **** #if defined(USE_DCACHE)
  78:Src/main.c    ****   /* Power on DCACHE */
  79:Src/main.c    ****   MEMSYSCTL->MSCR |= MEMSYSCTL_MSCR_DCACTIVE_Msk;
 1784              		.loc 1 79 12
 1785 0068 264B     		ldr	r3, .L111
 1786 006a 1B68     		ldr	r3, [r3]
ARM GAS  /tmp/ccaUtRHH.s 			page 220


 1787 006c 254A     		ldr	r2, .L111
 1788              		.loc 1 79 19
 1789 006e 43F48053 		orr	r3, r3, #4096
 1790 0072 1360     		str	r3, [r2]
 1791              	.LBB82:
 1792              	.LBB83:
  68:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __DSB();
  69:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __ISB();
  70:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   #endif
  71:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** }
  72:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
  73:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
  74:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** /**
  75:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \brief   Disable I-Cache
  76:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \details Turns off I-Cache
  77:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   */
  78:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** __STATIC_FORCEINLINE void SCB_DisableICache (void)
  79:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** {
  80:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
  81:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __DSB();
  82:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __ISB();
  83:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     SCB->CCR &= ~(uint32_t)SCB_CCR_IC_Msk;  /* disable I-Cache */
  84:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
  85:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __DSB();
  86:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __ISB();
  87:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   #endif
  88:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** }
  89:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
  90:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
  91:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** /**
  92:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \brief   Invalidate I-Cache
  93:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \details Invalidates I-Cache
  94:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   */
  95:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** __STATIC_FORCEINLINE void SCB_InvalidateICache (void)
  96:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** {
  97:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
  98:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __DSB();
  99:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __ISB();
 100:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     SCB->ICIALLU = 0UL;
 101:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __DSB();
 102:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __ISB();
 103:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   #endif
 104:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** }
 105:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 106:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 107:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** /**
 108:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \brief   I-Cache Invalidate by address
 109:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \details Invalidates I-Cache for the given address.
 110:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****            I-Cache is invalidated starting from a 32 byte aligned address in 32 byte granularity.
 111:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****            I-Cache memory blocks which are part of given address + given size are invalidated.
 112:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \param[in]   addr    address
 113:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \param[in]   isize   size of memory block (in number of bytes)
 114:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** */
 115:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** __STATIC_FORCEINLINE void SCB_InvalidateICache_by_Addr (volatile void *addr, int32_t isize)
 116:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** {
 117:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
 118:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     if ( isize > 0 ) {
ARM GAS  /tmp/ccaUtRHH.s 			page 221


 119:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****        int32_t op_size = isize + (((uint32_t)addr) & (__SCB_ICACHE_LINE_SIZE - 1U));
 120:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_ICACHE_LINE_SIZE - 1U) */;
 121:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 122:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       __DSB();
 123:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 124:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       do {
 125:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         SCB->ICIMVAU = op_addr;             /* register accepts only 32byte aligned values, only bi
 126:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         op_addr += __SCB_ICACHE_LINE_SIZE;
 127:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         op_size -= __SCB_ICACHE_LINE_SIZE;
 128:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       } while ( op_size > 0 );
 129:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 130:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       __DSB();
 131:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       __ISB();
 132:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     }
 133:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   #endif
 134:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** }
 135:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 136:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 137:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** /**
 138:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \brief   Enable D-Cache
 139:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \details Turns on D-Cache
 140:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   */
 141:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** __STATIC_FORCEINLINE void SCB_EnableDCache (void)
 142:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** {
 143:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
 144:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     uint32_t ccsidr;
 145:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     uint32_t sets;
 146:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     uint32_t ways;
 147:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 148:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 1793              		.loc 6 148 12
 1794 0074 244B     		ldr	r3, .L111+4
 1795 0076 5B69     		ldr	r3, [r3, #20]
 1796              		.loc 6 148 18
 1797 0078 03F48033 		and	r3, r3, #65536
 1798              		.loc 6 148 8
 1799 007c 002B     		cmp	r3, #0
 1800 007e 38D1     		bne	.L110
 149:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 150:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 1801              		.loc 6 150 8
 1802 0080 214B     		ldr	r3, .L111+4
 1803              		.loc 6 150 17
 1804 0082 0022     		movs	r2, #0
 1805 0084 C3F88420 		str	r2, [r3, #132]
 1806              	.LBB84:
 1807              	.LBB85:
 271:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1808              		.loc 3 271 3
 1809              		.syntax unified
 1810              	@ 271 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1811 0088 BFF34F8F 		dsb 0xF
 1812              	@ 0 "" 2
 1813              		.loc 3 272 1
 1814              		.thumb
 1815              		.syntax unified
 1816 008c 00BF     		nop
ARM GAS  /tmp/ccaUtRHH.s 			page 222


 1817              	.LBE85:
 1818              	.LBE84:
 151:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __DSB();
 152:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 153:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     ccsidr = SCB->CCSIDR;
 1819              		.loc 6 153 17
 1820 008e 1E4B     		ldr	r3, .L111+4
 1821              		.loc 6 153 12
 1822 0090 D3F88030 		ldr	r3, [r3, #128]
 1823 0094 FB60     		str	r3, [r7, #12]
 154:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 155:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****                                             /* invalidate D-Cache */
 156:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 1824              		.loc 6 156 12
 1825 0096 FB68     		ldr	r3, [r7, #12]
 1826 0098 5B0B     		lsrs	r3, r3, #13
 1827              		.loc 6 156 10
 1828 009a C3F30E03 		ubfx	r3, r3, #0, #15
 1829 009e BB60     		str	r3, [r7, #8]
 1830              	.L107:
 157:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     do {
 158:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 1831              		.loc 6 158 14
 1832 00a0 FB68     		ldr	r3, [r7, #12]
 1833 00a2 DB08     		lsrs	r3, r3, #3
 1834              		.loc 6 158 12
 1835 00a4 C3F30903 		ubfx	r3, r3, #0, #10
 1836 00a8 7B60     		str	r3, [r7, #4]
 1837              	.L106:
 159:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       do {
 160:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 1838              		.loc 6 160 30
 1839 00aa BB68     		ldr	r3, [r7, #8]
 1840 00ac 5A01     		lsls	r2, r3, #5
 1841              		.loc 6 160 52
 1842 00ae 43F6E073 		movw	r3, #16352
 1843 00b2 1340     		ands	r3, r3, r2
 161:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****                       ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 1844              		.loc 6 161 52
 1845 00b4 7A68     		ldr	r2, [r7, #4]
 1846 00b6 9207     		lsls	r2, r2, #30
 160:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****                       ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 1847              		.loc 6 160 12
 1848 00b8 1349     		ldr	r1, .L111+4
 160:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****                       ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 1849              		.loc 6 160 73
 1850 00ba 1343     		orrs	r3, r3, r2
 160:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****                       ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 1851              		.loc 6 160 20
 1852 00bc C1F86032 		str	r3, [r1, #608]
 162:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         #if defined ( __CC_ARM )
 163:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****           __schedule_barrier();
 164:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         #endif
 165:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       } while (ways-- != 0U);
 1853              		.loc 6 165 20 discriminator 1
 1854 00c0 7B68     		ldr	r3, [r7, #4]
 1855 00c2 5A1E     		subs	r2, r3, #1
ARM GAS  /tmp/ccaUtRHH.s 			page 223


 1856 00c4 7A60     		str	r2, [r7, #4]
 1857              		.loc 6 165 23 discriminator 1
 1858 00c6 002B     		cmp	r3, #0
 1859 00c8 EFD1     		bne	.L106
 166:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     } while(sets-- != 0U);
 1860              		.loc 6 166 17
 1861 00ca BB68     		ldr	r3, [r7, #8]
 1862 00cc 5A1E     		subs	r2, r3, #1
 1863 00ce BA60     		str	r2, [r7, #8]
 1864              		.loc 6 166 20
 1865 00d0 002B     		cmp	r3, #0
 1866 00d2 E5D1     		bne	.L107
 1867              	.LBB86:
 1868              	.LBB87:
 271:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1869              		.loc 3 271 3
 1870              		.syntax unified
 1871              	@ 271 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1872 00d4 BFF34F8F 		dsb 0xF
 1873              	@ 0 "" 2
 1874              		.loc 3 272 1
 1875              		.thumb
 1876              		.syntax unified
 1877 00d8 00BF     		nop
 1878              	.LBE87:
 1879              	.LBE86:
 167:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __DSB();
 168:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 169:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 1880              		.loc 6 169 8
 1881 00da 0B4B     		ldr	r3, .L111+4
 1882 00dc 5B69     		ldr	r3, [r3, #20]
 1883 00de 0A4A     		ldr	r2, .L111+4
 1884              		.loc 6 169 14
 1885 00e0 43F48033 		orr	r3, r3, #65536
 1886 00e4 5361     		str	r3, [r2, #20]
 1887              	.LBB88:
 1888              	.LBB89:
 271:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1889              		.loc 3 271 3
 1890              		.syntax unified
 1891              	@ 271 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1892 00e6 BFF34F8F 		dsb 0xF
 1893              	@ 0 "" 2
 1894              		.loc 3 272 1
 1895              		.thumb
 1896              		.syntax unified
 1897 00ea 00BF     		nop
 1898              	.LBE89:
 1899              	.LBE88:
 1900              	.LBB90:
 1901              	.LBB91:
 260:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1902              		.loc 3 260 3
 1903              		.syntax unified
 1904              	@ 260 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1905 00ec BFF36F8F 		isb 0xF
ARM GAS  /tmp/ccaUtRHH.s 			page 224


 1906              	@ 0 "" 2
 261:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1907              		.loc 3 261 1
 1908              		.thumb
 1909              		.syntax unified
 1910 00f0 00E0     		b	.L105
 1911              	.L110:
 1912              	.LBE91:
 1913              	.LBE90:
 148:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 1914              		.loc 6 148 36
 1915 00f2 00BF     		nop
 1916              	.L105:
 1917              	.LBE83:
 1918              	.LBE82:
  80:Src/main.c    ****   SCB_EnableDCache();
  81:Src/main.c    **** #endif
  82:Src/main.c    **** 
  83:Src/main.c    ****   return main_freertos();
 1919              		.loc 1 83 10
 1920 00f4 FFF7FEFF 		bl	main_freertos
 1921 00f8 0346     		mov	r3, r0
  84:Src/main.c    **** }
 1922              		.loc 1 84 1
 1923 00fa 1846     		mov	r0, r3
 1924 00fc 1037     		adds	r7, r7, #16
 1925              		.cfi_def_cfa_offset 8
 1926 00fe BD46     		mov	sp, r7
 1927              		.cfi_def_cfa_register 13
 1928              		@ sp needed
 1929 0100 80BD     		pop	{r7, pc}
 1930              	.L112:
 1931 0102 00BF     		.align	2
 1932              	.L111:
 1933 0104 00E001E0 		.word	-536748032
 1934 0108 00ED00E0 		.word	-536810240
 1935              		.cfi_endproc
 1936              	.LFE3342:
 1938              		.section	.text.NPURam_enable,"ax",%progbits
 1939              		.align	1
 1940              		.syntax unified
 1941              		.thumb
 1942              		.thumb_func
 1944              	NPURam_enable:
 1945              	.LFB3343:
  85:Src/main.c    **** 
  86:Src/main.c    **** static void NPURam_enable()
  87:Src/main.c    **** {
 1946              		.loc 1 87 1
 1947              		.cfi_startproc
 1948              		@ args = 0, pretend = 0, frame = 16
 1949              		@ frame_needed = 1, uses_anonymous_args = 0
 1950 0000 80B5     		push	{r7, lr}
 1951              		.cfi_def_cfa_offset 8
 1952              		.cfi_offset 7, -8
 1953              		.cfi_offset 14, -4
 1954 0002 84B0     		sub	sp, sp, #16
ARM GAS  /tmp/ccaUtRHH.s 			page 225


 1955              		.cfi_def_cfa_offset 24
 1956 0004 00AF     		add	r7, sp, #0
 1957              		.cfi_def_cfa_register 7
  88:Src/main.c    ****   __HAL_RCC_NPU_CLK_ENABLE();
 1958              		.loc 1 88 3
 1959 0006 4FF00040 		mov	r0, #-2147483648
 1960 000a FFF7FEFF 		bl	LL_AHB5_GRP1_EnableClock
  89:Src/main.c    ****   __HAL_RCC_NPU_FORCE_RESET();
 1961              		.loc 1 89 3
 1962 000e 4FF00040 		mov	r0, #-2147483648
 1963 0012 FFF7FEFF 		bl	LL_AHB5_GRP1_ForceReset
  90:Src/main.c    ****   __HAL_RCC_NPU_RELEASE_RESET();
 1964              		.loc 1 90 3
 1965 0016 4FF00040 		mov	r0, #-2147483648
 1966 001a FFF7FEFF 		bl	LL_AHB5_GRP1_ReleaseReset
  91:Src/main.c    **** 
  92:Src/main.c    ****   /* Enable NPU RAMs (4x448KB) */
  93:Src/main.c    ****   __HAL_RCC_AXISRAM3_MEM_CLK_ENABLE();
 1967              		.loc 1 93 3
 1968 001e 0120     		movs	r0, #1
 1969 0020 FFF7FEFF 		bl	LL_MEM_EnableClock
  94:Src/main.c    ****   __HAL_RCC_AXISRAM4_MEM_CLK_ENABLE();
 1970              		.loc 1 94 3
 1971 0024 0220     		movs	r0, #2
 1972 0026 FFF7FEFF 		bl	LL_MEM_EnableClock
  95:Src/main.c    ****   __HAL_RCC_AXISRAM5_MEM_CLK_ENABLE();
 1973              		.loc 1 95 3
 1974 002a 0420     		movs	r0, #4
 1975 002c FFF7FEFF 		bl	LL_MEM_EnableClock
  96:Src/main.c    ****   __HAL_RCC_AXISRAM6_MEM_CLK_ENABLE();
 1976              		.loc 1 96 3
 1977 0030 0820     		movs	r0, #8
 1978 0032 FFF7FEFF 		bl	LL_MEM_EnableClock
  97:Src/main.c    ****   __HAL_RCC_RAMCFG_CLK_ENABLE();
 1979              		.loc 1 97 3
 1980 0036 4FF48050 		mov	r0, #4096
 1981 003a FFF7FEFF 		bl	LL_AHB2_GRP1_EnableClock
  98:Src/main.c    ****   RAMCFG_HandleTypeDef hramcfg = {0};
 1982              		.loc 1 98 24
 1983 003e 3B1D     		adds	r3, r7, #4
 1984 0040 0022     		movs	r2, #0
 1985 0042 1A60     		str	r2, [r3]
 1986 0044 5A60     		str	r2, [r3, #4]
 1987 0046 9A60     		str	r2, [r3, #8]
  99:Src/main.c    ****   hramcfg.Instance =  RAMCFG_SRAM3_AXI;
 1988              		.loc 1 99 20
 1989 0048 0D4B     		ldr	r3, .L114
 1990 004a 7B60     		str	r3, [r7, #4]
 100:Src/main.c    ****   HAL_RAMCFG_EnableAXISRAM(&hramcfg);
 1991              		.loc 1 100 3
 1992 004c 3B1D     		adds	r3, r7, #4
 1993 004e 1846     		mov	r0, r3
 1994 0050 FFF7FEFF 		bl	HAL_RAMCFG_EnableAXISRAM
 101:Src/main.c    ****   hramcfg.Instance =  RAMCFG_SRAM4_AXI;
 1995              		.loc 1 101 20
 1996 0054 0B4B     		ldr	r3, .L114+4
 1997 0056 7B60     		str	r3, [r7, #4]
ARM GAS  /tmp/ccaUtRHH.s 			page 226


 102:Src/main.c    ****   HAL_RAMCFG_EnableAXISRAM(&hramcfg);
 1998              		.loc 1 102 3
 1999 0058 3B1D     		adds	r3, r7, #4
 2000 005a 1846     		mov	r0, r3
 2001 005c FFF7FEFF 		bl	HAL_RAMCFG_EnableAXISRAM
 103:Src/main.c    ****   hramcfg.Instance =  RAMCFG_SRAM5_AXI;
 2002              		.loc 1 103 20
 2003 0060 094B     		ldr	r3, .L114+8
 2004 0062 7B60     		str	r3, [r7, #4]
 104:Src/main.c    ****   HAL_RAMCFG_EnableAXISRAM(&hramcfg);
 2005              		.loc 1 104 3
 2006 0064 3B1D     		adds	r3, r7, #4
 2007 0066 1846     		mov	r0, r3
 2008 0068 FFF7FEFF 		bl	HAL_RAMCFG_EnableAXISRAM
 105:Src/main.c    ****   hramcfg.Instance =  RAMCFG_SRAM6_AXI;
 2009              		.loc 1 105 20
 2010 006c 074B     		ldr	r3, .L114+12
 2011 006e 7B60     		str	r3, [r7, #4]
 106:Src/main.c    ****   HAL_RAMCFG_EnableAXISRAM(&hramcfg);
 2012              		.loc 1 106 3
 2013 0070 3B1D     		adds	r3, r7, #4
 2014 0072 1846     		mov	r0, r3
 2015 0074 FFF7FEFF 		bl	HAL_RAMCFG_EnableAXISRAM
 107:Src/main.c    **** }
 2016              		.loc 1 107 1
 2017 0078 00BF     		nop
 2018 007a 1037     		adds	r7, r7, #16
 2019              		.cfi_def_cfa_offset 8
 2020 007c BD46     		mov	sp, r7
 2021              		.cfi_def_cfa_register 13
 2022              		@ sp needed
 2023 007e 80BD     		pop	{r7, pc}
 2024              	.L115:
 2025              		.align	2
 2026              	.L114:
 2027 0080 00310252 		.word	1375875328
 2028 0084 80310252 		.word	1375875456
 2029 0088 00320252 		.word	1375875584
 2030 008c 80320252 		.word	1375875712
 2031              		.cfi_endproc
 2032              	.LFE3343:
 2034              		.section	.text.NPUCache_config,"ax",%progbits
 2035              		.align	1
 2036              		.syntax unified
 2037              		.thumb
 2038              		.thumb_func
 2040              	NPUCache_config:
 2041              	.LFB3344:
 108:Src/main.c    **** 
 109:Src/main.c    **** 
 110:Src/main.c    **** static void NPUCache_config()
 111:Src/main.c    **** {
 2042              		.loc 1 111 1
 2043              		.cfi_startproc
 2044              		@ args = 0, pretend = 0, frame = 0
 2045              		@ frame_needed = 1, uses_anonymous_args = 0
 2046 0000 80B5     		push	{r7, lr}
ARM GAS  /tmp/ccaUtRHH.s 			page 227


 2047              		.cfi_def_cfa_offset 8
 2048              		.cfi_offset 7, -8
 2049              		.cfi_offset 14, -4
 2050 0002 00AF     		add	r7, sp, #0
 2051              		.cfi_def_cfa_register 7
 112:Src/main.c    ****   npu_cache_init();
 2052              		.loc 1 112 3
 2053 0004 FFF7FEFF 		bl	npu_cache_init
 113:Src/main.c    ****   npu_cache_enable();
 2054              		.loc 1 113 3
 2055 0008 FFF7FEFF 		bl	npu_cache_enable
 114:Src/main.c    **** }
 2056              		.loc 1 114 1
 2057 000c 00BF     		nop
 2058 000e 80BD     		pop	{r7, pc}
 2059              		.cfi_endproc
 2060              	.LFE3344:
 2062              		.section	.text.Security_Config,"ax",%progbits
 2063              		.align	1
 2064              		.syntax unified
 2065              		.thumb
 2066              		.thumb_func
 2068              	Security_Config:
 2069              	.LFB3345:
 115:Src/main.c    **** 
 116:Src/main.c    **** static void Security_Config()
 117:Src/main.c    **** {
 2070              		.loc 1 117 1
 2071              		.cfi_startproc
 2072              		@ args = 0, pretend = 0, frame = 8
 2073              		@ frame_needed = 1, uses_anonymous_args = 0
 2074 0000 80B5     		push	{r7, lr}
 2075              		.cfi_def_cfa_offset 8
 2076              		.cfi_offset 7, -8
 2077              		.cfi_offset 14, -4
 2078 0002 82B0     		sub	sp, sp, #8
 2079              		.cfi_def_cfa_offset 16
 2080 0004 00AF     		add	r7, sp, #0
 2081              		.cfi_def_cfa_register 7
 118:Src/main.c    ****   __HAL_RCC_RIFSC_CLK_ENABLE();
 2082              		.loc 1 118 3
 2083 0006 4FF40070 		mov	r0, #512
 2084 000a FFF7FEFF 		bl	LL_AHB3_GRP1_EnableClock
 119:Src/main.c    ****   RIMC_MasterConfig_t RIMC_master = {0};
 2085              		.loc 1 119 23
 2086 000e 3B46     		mov	r3, r7
 2087 0010 0022     		movs	r2, #0
 2088 0012 1A60     		str	r2, [r3]
 2089 0014 5A60     		str	r2, [r3, #4]
 120:Src/main.c    ****   RIMC_master.MasterCID = RIF_CID_1;
 2090              		.loc 1 120 25
 2091 0016 0223     		movs	r3, #2
 2092 0018 3B60     		str	r3, [r7]
 121:Src/main.c    ****   RIMC_master.SecPriv = RIF_ATTRIBUTE_SEC | RIF_ATTRIBUTE_PRIV;
 2093              		.loc 1 121 23
 2094 001a 0323     		movs	r3, #3
 2095 001c 7B60     		str	r3, [r7, #4]
ARM GAS  /tmp/ccaUtRHH.s 			page 228


 122:Src/main.c    ****   HAL_RIF_RIMC_ConfigMasterAttributes(RIF_MASTER_INDEX_NPU, &RIMC_master);
 2096              		.loc 1 122 3
 2097 001e 3B46     		mov	r3, r7
 2098 0020 1946     		mov	r1, r3
 2099 0022 0120     		movs	r0, #1
 2100 0024 FFF7FEFF 		bl	HAL_RIF_RIMC_ConfigMasterAttributes
 123:Src/main.c    ****   HAL_RIF_RIMC_ConfigMasterAttributes(RIF_MASTER_INDEX_DMA2D, &RIMC_master);
 2101              		.loc 1 123 3
 2102 0028 3B46     		mov	r3, r7
 2103 002a 1946     		mov	r1, r3
 2104 002c 0820     		movs	r0, #8
 2105 002e FFF7FEFF 		bl	HAL_RIF_RIMC_ConfigMasterAttributes
 124:Src/main.c    ****   HAL_RIF_RIMC_ConfigMasterAttributes(RIF_MASTER_INDEX_DCMIPP, &RIMC_master);
 2106              		.loc 1 124 3
 2107 0032 3B46     		mov	r3, r7
 2108 0034 1946     		mov	r1, r3
 2109 0036 0920     		movs	r0, #9
 2110 0038 FFF7FEFF 		bl	HAL_RIF_RIMC_ConfigMasterAttributes
 125:Src/main.c    ****   HAL_RIF_RIMC_ConfigMasterAttributes(RIF_MASTER_INDEX_LTDC1 , &RIMC_master);
 2111              		.loc 1 125 3
 2112 003c 3B46     		mov	r3, r7
 2113 003e 1946     		mov	r1, r3
 2114 0040 0A20     		movs	r0, #10
 2115 0042 FFF7FEFF 		bl	HAL_RIF_RIMC_ConfigMasterAttributes
 126:Src/main.c    ****   HAL_RIF_RIMC_ConfigMasterAttributes(RIF_MASTER_INDEX_LTDC2 , &RIMC_master);
 2116              		.loc 1 126 3
 2117 0046 3B46     		mov	r3, r7
 2118 0048 1946     		mov	r1, r3
 2119 004a 0B20     		movs	r0, #11
 2120 004c FFF7FEFF 		bl	HAL_RIF_RIMC_ConfigMasterAttributes
 127:Src/main.c    ****   HAL_RIF_RIMC_ConfigMasterAttributes(RIF_MASTER_INDEX_OTG1 , &RIMC_master);
 2121              		.loc 1 127 3
 2122 0050 3B46     		mov	r3, r7
 2123 0052 1946     		mov	r1, r3
 2124 0054 0420     		movs	r0, #4
 2125 0056 FFF7FEFF 		bl	HAL_RIF_RIMC_ConfigMasterAttributes
 128:Src/main.c    ****   HAL_RIF_RIMC_ConfigMasterAttributes(RIF_MASTER_INDEX_GPU2D , &RIMC_master);
 2126              		.loc 1 128 3
 2127 005a 3B46     		mov	r3, r7
 2128 005c 1946     		mov	r1, r3
 2129 005e 0720     		movs	r0, #7
 2130 0060 FFF7FEFF 		bl	HAL_RIF_RIMC_ConfigMasterAttributes
 129:Src/main.c    ****   HAL_RIF_RISC_SetSlaveSecureAttributes(RIF_RISC_PERIPH_INDEX_GFXMMU , RIF_ATTRIBUTE_SEC | RIF_ATTR
 2131              		.loc 1 129 3
 2132 0064 0321     		movs	r1, #3
 2133 0066 1948     		ldr	r0, .L118
 2134 0068 FFF7FEFF 		bl	HAL_RIF_RISC_SetSlaveSecureAttributes
 130:Src/main.c    ****   HAL_RIF_RISC_SetSlaveSecureAttributes(RIF_RISC_PERIPH_INDEX_GPU2D , RIF_ATTRIBUTE_SEC | RIF_ATTRI
 2135              		.loc 1 130 3
 2136 006c 0321     		movs	r1, #3
 2137 006e 1848     		ldr	r0, .L118+4
 2138 0070 FFF7FEFF 		bl	HAL_RIF_RISC_SetSlaveSecureAttributes
 131:Src/main.c    ****   HAL_RIF_RISC_SetSlaveSecureAttributes(RIF_RISC_PERIPH_INDEX_ICACHE , RIF_ATTRIBUTE_SEC | RIF_ATTR
 2139              		.loc 1 131 3
 2140 0074 0321     		movs	r1, #3
 2141 0076 1748     		ldr	r0, .L118+8
 2142 0078 FFF7FEFF 		bl	HAL_RIF_RISC_SetSlaveSecureAttributes
ARM GAS  /tmp/ccaUtRHH.s 			page 229


 132:Src/main.c    ****   HAL_RIF_RISC_SetSlaveSecureAttributes(RIF_RISC_PERIPH_INDEX_NPU , RIF_ATTRIBUTE_SEC | RIF_ATTRIBU
 2143              		.loc 1 132 3
 2144 007c 0321     		movs	r1, #3
 2145 007e 1648     		ldr	r0, .L118+12
 2146 0080 FFF7FEFF 		bl	HAL_RIF_RISC_SetSlaveSecureAttributes
 133:Src/main.c    ****   HAL_RIF_RISC_SetSlaveSecureAttributes(RIF_RISC_PERIPH_INDEX_DMA2D , RIF_ATTRIBUTE_SEC | RIF_ATTRI
 2147              		.loc 1 133 3
 2148 0084 0321     		movs	r1, #3
 2149 0086 1548     		ldr	r0, .L118+16
 2150 0088 FFF7FEFF 		bl	HAL_RIF_RISC_SetSlaveSecureAttributes
 134:Src/main.c    ****   HAL_RIF_RISC_SetSlaveSecureAttributes(RIF_RISC_PERIPH_INDEX_CSI    , RIF_ATTRIBUTE_SEC | RIF_ATTR
 2151              		.loc 1 134 3
 2152 008c 0321     		movs	r1, #3
 2153 008e 1448     		ldr	r0, .L118+20
 2154 0090 FFF7FEFF 		bl	HAL_RIF_RISC_SetSlaveSecureAttributes
 135:Src/main.c    ****   HAL_RIF_RISC_SetSlaveSecureAttributes(RIF_RISC_PERIPH_INDEX_DCMIPP , RIF_ATTRIBUTE_SEC | RIF_ATTR
 2155              		.loc 1 135 3
 2156 0094 0321     		movs	r1, #3
 2157 0096 1348     		ldr	r0, .L118+24
 2158 0098 FFF7FEFF 		bl	HAL_RIF_RISC_SetSlaveSecureAttributes
 136:Src/main.c    ****   HAL_RIF_RISC_SetSlaveSecureAttributes(RIF_RISC_PERIPH_INDEX_LTDC   , RIF_ATTRIBUTE_SEC | RIF_ATTR
 2159              		.loc 1 136 3
 2160 009c 0321     		movs	r1, #3
 2161 009e 1248     		ldr	r0, .L118+28
 2162 00a0 FFF7FEFF 		bl	HAL_RIF_RISC_SetSlaveSecureAttributes
 137:Src/main.c    ****   HAL_RIF_RISC_SetSlaveSecureAttributes(RIF_RISC_PERIPH_INDEX_LTDCL1 , RIF_ATTRIBUTE_SEC | RIF_ATTR
 2163              		.loc 1 137 3
 2164 00a4 0321     		movs	r1, #3
 2165 00a6 1148     		ldr	r0, .L118+32
 2166 00a8 FFF7FEFF 		bl	HAL_RIF_RISC_SetSlaveSecureAttributes
 138:Src/main.c    ****   HAL_RIF_RISC_SetSlaveSecureAttributes(RIF_RISC_PERIPH_INDEX_LTDCL2 , RIF_ATTRIBUTE_SEC | RIF_ATTR
 2167              		.loc 1 138 3
 2168 00ac 0321     		movs	r1, #3
 2169 00ae 1048     		ldr	r0, .L118+36
 2170 00b0 FFF7FEFF 		bl	HAL_RIF_RISC_SetSlaveSecureAttributes
 139:Src/main.c    ****   HAL_RIF_RISC_SetSlaveSecureAttributes(RIF_RISC_PERIPH_INDEX_OTG1HS , RIF_ATTRIBUTE_SEC | RIF_ATTR
 2171              		.loc 1 139 3
 2172 00b4 0321     		movs	r1, #3
 2173 00b6 0F48     		ldr	r0, .L118+40
 2174 00b8 FFF7FEFF 		bl	HAL_RIF_RISC_SetSlaveSecureAttributes
 140:Src/main.c    ****   HAL_RIF_RISC_SetSlaveSecureAttributes(RIF_RISC_PERIPH_INDEX_SPI5 , RIF_ATTRIBUTE_SEC | RIF_ATTRIB
 2175              		.loc 1 140 3
 2176 00bc 0321     		movs	r1, #3
 2177 00be 0420     		movs	r0, #4
 2178 00c0 FFF7FEFF 		bl	HAL_RIF_RISC_SetSlaveSecureAttributes
 141:Src/main.c    **** }
 2179              		.loc 1 141 1
 2180 00c4 00BF     		nop
 2181 00c6 0837     		adds	r7, r7, #8
 2182              		.cfi_def_cfa_offset 8
 2183 00c8 BD46     		mov	sp, r7
 2184              		.cfi_def_cfa_register 13
 2185              		@ sp needed
 2186 00ca 80BD     		pop	{r7, pc}
 2187              	.L119:
 2188              		.align	2
 2189              	.L118:
ARM GAS  /tmp/ccaUtRHH.s 			page 230


 2190 00cc 04000030 		.word	805306372
 2191 00d0 03000030 		.word	805306371
 2192 00d4 02000030 		.word	805306370
 2193 00d8 0A000030 		.word	805306378
 2194 00dc 05000030 		.word	805306373
 2195 00e0 1C000020 		.word	536870940
 2196 00e4 1D000020 		.word	536870941
 2197 00e8 06000030 		.word	805306374
 2198 00ec 07000030 		.word	805306375
 2199 00f0 08000030 		.word	805306376
 2200 00f4 18000010 		.word	268435480
 2201              		.cfi_endproc
 2202              	.LFE3345:
 2204              		.section	.text.GPU_CACHE_Enable,"ax",%progbits
 2205              		.align	1
 2206              		.syntax unified
 2207              		.thumb
 2208              		.thumb_func
 2210              	GPU_CACHE_Enable:
 2211              	.LFB3346:
 142:Src/main.c    **** 
 143:Src/main.c    **** static void GPU_CACHE_Enable(void)
 144:Src/main.c    **** {
 2212              		.loc 1 144 1
 2213              		.cfi_startproc
 2214              		@ args = 0, pretend = 0, frame = 0
 2215              		@ frame_needed = 1, uses_anonymous_args = 0
 2216 0000 80B5     		push	{r7, lr}
 2217              		.cfi_def_cfa_offset 8
 2218              		.cfi_offset 7, -8
 2219              		.cfi_offset 14, -4
 2220 0002 00AF     		add	r7, sp, #0
 2221              		.cfi_def_cfa_register 7
 145:Src/main.c    ****     /* DeInit ICACHE */
 146:Src/main.c    ****     HAL_ICACHE_DeInit();
 2222              		.loc 1 146 5
 2223 0004 FFF7FEFF 		bl	HAL_ICACHE_DeInit
 147:Src/main.c    **** 
 148:Src/main.c    ****     /* Disable ICACHE */
 149:Src/main.c    ****     HAL_ICACHE_Disable();
 2224              		.loc 1 149 5
 2225 0008 FFF7FEFF 		bl	HAL_ICACHE_Disable
 150:Src/main.c    **** 
 151:Src/main.c    ****     /* Configure ICACHE with selected configuration */
 152:Src/main.c    ****     HAL_ICACHE_ConfigAssociativityMode(ICACHE_4WAYS);
 2226              		.loc 1 152 5
 2227 000c 0420     		movs	r0, #4
 2228 000e FFF7FEFF 		bl	HAL_ICACHE_ConfigAssociativityMode
 153:Src/main.c    **** 
 154:Src/main.c    ****     /* Enable ICACHE */
 155:Src/main.c    ****     HAL_ICACHE_Enable();
 2229              		.loc 1 155 5
 2230 0012 FFF7FEFF 		bl	HAL_ICACHE_Enable
 156:Src/main.c    **** }
 2231              		.loc 1 156 1
 2232 0016 00BF     		nop
 2233 0018 80BD     		pop	{r7, pc}
ARM GAS  /tmp/ccaUtRHH.s 			page 231


 2234              		.cfi_endproc
 2235              	.LFE3346:
 2237              		.section	.rodata
 2238              		.align	2
 2239              	.LC0:
 2240 0000 3000     		.ascii	"0\000"
 2241 0002 0000     		.align	2
 2242              	.LC1:
 2243 0004 5372632F 		.ascii	"Src/main.c\000"
 2243      6D61696E 
 2243      2E6300
 2244              		.section	.text.GPU2D_Init,"ax",%progbits
 2245              		.align	1
 2246              		.syntax unified
 2247              		.thumb
 2248              		.thumb_func
 2250              	GPU2D_Init:
 2251              	.LFB3347:
 157:Src/main.c    **** 
 158:Src/main.c    **** static void GPU2D_Init(void)
 159:Src/main.c    **** {
 2252              		.loc 1 159 1
 2253              		.cfi_startproc
 2254              		@ args = 0, pretend = 0, frame = 0
 2255              		@ frame_needed = 1, uses_anonymous_args = 0
 2256 0000 80B5     		push	{r7, lr}
 2257              		.cfi_def_cfa_offset 8
 2258              		.cfi_offset 7, -8
 2259              		.cfi_offset 14, -4
 2260 0002 00AF     		add	r7, sp, #0
 2261              		.cfi_def_cfa_register 7
 160:Src/main.c    ****     hgpu2d.Instance = (uint32_t)GPU2D;
 2262              		.loc 1 160 21
 2263 0004 084B     		ldr	r3, .L124
 2264 0006 094A     		ldr	r2, .L124+4
 2265 0008 1A60     		str	r2, [r3]
 161:Src/main.c    **** 
 162:Src/main.c    ****     if (HAL_GPU2D_Init(&hgpu2d) != HAL_OK)
 2266              		.loc 1 162 9
 2267 000a 0748     		ldr	r0, .L124
 2268 000c FFF7FEFF 		bl	HAL_GPU2D_Init
 2269 0010 0346     		mov	r3, r0
 2270              		.loc 1 162 8 discriminator 1
 2271 0012 002B     		cmp	r3, #0
 2272 0014 05D0     		beq	.L123
 163:Src/main.c    ****     {
 164:Src/main.c    ****         assert(0);
 2273              		.loc 1 164 9
 2274 0016 064B     		ldr	r3, .L124+8
 2275 0018 064A     		ldr	r2, .L124+12
 2276 001a A421     		movs	r1, #164
 2277 001c 0648     		ldr	r0, .L124+16
 2278 001e FFF7FEFF 		bl	__assert_func
 2279              	.L123:
 165:Src/main.c    ****     }
 166:Src/main.c    **** }
 2280              		.loc 1 166 1
ARM GAS  /tmp/ccaUtRHH.s 			page 232


 2281 0022 00BF     		nop
 2282 0024 80BD     		pop	{r7, pc}
 2283              	.L125:
 2284 0026 00BF     		.align	2
 2285              	.L124:
 2286 0028 00000000 		.word	hgpu2d
 2287 002c 00400358 		.word	1476608000
 2288 0030 00000000 		.word	.LC0
 2289 0034 00000000 		.word	__func__.1
 2290 0038 04000000 		.word	.LC1
 2291              		.cfi_endproc
 2292              	.LFE3347:
 2294              		.section	.text.IAC_Config,"ax",%progbits
 2295              		.align	1
 2296              		.syntax unified
 2297              		.thumb
 2298              		.thumb_func
 2300              	IAC_Config:
 2301              	.LFB3348:
 167:Src/main.c    **** 
 168:Src/main.c    **** static void IAC_Config(void)
 169:Src/main.c    **** {
 2302              		.loc 1 169 1
 2303              		.cfi_startproc
 2304              		@ args = 0, pretend = 0, frame = 0
 2305              		@ frame_needed = 1, uses_anonymous_args = 0
 2306 0000 80B5     		push	{r7, lr}
 2307              		.cfi_def_cfa_offset 8
 2308              		.cfi_offset 7, -8
 2309              		.cfi_offset 14, -4
 2310 0002 00AF     		add	r7, sp, #0
 2311              		.cfi_def_cfa_register 7
 170:Src/main.c    **** /* Configure IAC to trap illegal access events */
 171:Src/main.c    ****   __HAL_RCC_IAC_CLK_ENABLE();
 2312              		.loc 1 171 3
 2313 0004 4FF48060 		mov	r0, #1024
 2314 0008 FFF7FEFF 		bl	LL_AHB3_GRP1_EnableClock
 172:Src/main.c    ****   __HAL_RCC_IAC_FORCE_RESET();
 2315              		.loc 1 172 3
 2316 000c 4FF48060 		mov	r0, #1024
 2317 0010 FFF7FEFF 		bl	LL_AHB3_GRP1_ForceReset
 173:Src/main.c    ****   __HAL_RCC_IAC_RELEASE_RESET();
 2318              		.loc 1 173 3
 2319 0014 4FF48060 		mov	r0, #1024
 2320 0018 FFF7FEFF 		bl	LL_AHB3_GRP1_ReleaseReset
 174:Src/main.c    **** }
 2321              		.loc 1 174 1
 2322 001c 00BF     		nop
 2323 001e 80BD     		pop	{r7, pc}
 2324              		.cfi_endproc
 2325              	.LFE3348:
 2327              		.section	.text.IAC_IRQHandler,"ax",%progbits
 2328              		.align	1
 2329              		.global	IAC_IRQHandler
 2330              		.syntax unified
 2331              		.thumb
 2332              		.thumb_func
ARM GAS  /tmp/ccaUtRHH.s 			page 233


 2334              	IAC_IRQHandler:
 2335              	.LFB3349:
 175:Src/main.c    **** 
 176:Src/main.c    **** void IAC_IRQHandler(void)
 177:Src/main.c    **** {
 2336              		.loc 1 177 1
 2337              		.cfi_startproc
 2338              		@ args = 0, pretend = 0, frame = 0
 2339              		@ frame_needed = 1, uses_anonymous_args = 0
 2340              		@ link register save eliminated.
 2341 0000 80B4     		push	{r7}
 2342              		.cfi_def_cfa_offset 4
 2343              		.cfi_offset 7, -4
 2344 0002 00AF     		add	r7, sp, #0
 2345              		.cfi_def_cfa_register 7
 2346              	.L128:
 178:Src/main.c    ****   while (1)
 2347              		.loc 1 178 9
 2348 0004 00BF     		nop
 2349 0006 FDE7     		b	.L128
 2350              		.cfi_endproc
 2351              	.LFE3349:
 2353              		.section	.text.SystemClock_Config,"ax",%progbits
 2354              		.align	1
 2355              		.syntax unified
 2356              		.thumb
 2357              		.thumb_func
 2359              	SystemClock_Config:
 2360              	.LFB3350:
 179:Src/main.c    ****   {
 180:Src/main.c    ****   }
 181:Src/main.c    **** }
 182:Src/main.c    **** 
 183:Src/main.c    **** static void SystemClock_Config(void)
 184:Src/main.c    **** {
 2361              		.loc 1 184 1
 2362              		.cfi_startproc
 2363              		@ args = 0, pretend = 0, frame = 616
 2364              		@ frame_needed = 1, uses_anonymous_args = 0
 2365 0000 2DE9B043 		push	{r4, r5, r7, r8, r9, lr}
 2366              		.cfi_def_cfa_offset 24
 2367              		.cfi_offset 4, -24
 2368              		.cfi_offset 5, -20
 2369              		.cfi_offset 7, -16
 2370              		.cfi_offset 8, -12
 2371              		.cfi_offset 9, -8
 2372              		.cfi_offset 14, -4
 2373 0004 ADF51A7D 		sub	sp, sp, #616
 2374              		.cfi_def_cfa_offset 640
 2375 0008 00AF     		add	r7, sp, #0
 2376              		.cfi_def_cfa_register 7
 185:Src/main.c    ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 2377              		.loc 1 185 22
 2378 000a 07F50A73 		add	r3, r7, #552
 2379 000e 4022     		movs	r2, #64
 2380 0010 0021     		movs	r1, #0
 2381 0012 1846     		mov	r0, r3
ARM GAS  /tmp/ccaUtRHH.s 			page 234


 2382 0014 FFF7FEFF 		bl	memset
 186:Src/main.c    ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 2383              		.loc 1 186 22
 2384 0018 07F5C873 		add	r3, r7, #400
 2385 001c 9822     		movs	r2, #152
 2386 001e 0021     		movs	r1, #0
 2387 0020 1846     		mov	r0, r3
 2388 0022 FFF7FEFF 		bl	memset
 187:Src/main.c    ****   RCC_PeriphCLKInitTypeDef RCC_PeriphCLKInitStruct = {0};
 2389              		.loc 1 187 28
 2390 0026 07F51A73 		add	r3, r7, #616
 2391 002a A3F51A73 		sub	r3, r3, #616
 2392 002e 1846     		mov	r0, r3
 2393 0030 4FF4C873 		mov	r3, #400
 2394 0034 1A46     		mov	r2, r3
 2395 0036 0021     		movs	r1, #0
 2396 0038 FFF7FEFF 		bl	memset
 188:Src/main.c    **** 
 189:Src/main.c    ****   BSP_SMPS_Init(SMPS_VOLTAGE_OVERDRIVE);
 2397              		.loc 1 189 3
 2398 003c 0120     		movs	r0, #1
 2399 003e FFF7FEFF 		bl	BSP_SMPS_Init
 190:Src/main.c    ****   HAL_Delay(1); /* Assuming Voltage Ramp Speed of 1mV/us --> 100mV increase takes 100us */
 2400              		.loc 1 190 3
 2401 0042 0120     		movs	r0, #1
 2402 0044 FFF7FEFF 		bl	HAL_Delay
 191:Src/main.c    **** 
 192:Src/main.c    ****   // Oscillator config already done in bootrom
 193:Src/main.c    ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_NONE;
 2403              		.loc 1 193 36
 2404 0048 0023     		movs	r3, #0
 2405 004a C7F89031 		str	r3, [r7, #400]
 194:Src/main.c    **** 
 195:Src/main.c    ****   /* PLL1 = 64 x 25 / 2 = 800MHz */
 196:Src/main.c    ****   RCC_OscInitStruct.PLL1.PLLState = RCC_PLL_ON;
 2406              		.loc 1 196 35
 2407 004e 0223     		movs	r3, #2
 2408 0050 C7F8B831 		str	r3, [r7, #440]
 197:Src/main.c    ****   RCC_OscInitStruct.PLL1.PLLSource = RCC_PLLSOURCE_HSI;
 2409              		.loc 1 197 36
 2410 0054 0023     		movs	r3, #0
 2411 0056 C7F8BC31 		str	r3, [r7, #444]
 198:Src/main.c    ****   RCC_OscInitStruct.PLL1.PLLM = 2;
 2412              		.loc 1 198 31
 2413 005a 0223     		movs	r3, #2
 2414 005c C7F8C031 		str	r3, [r7, #448]
 199:Src/main.c    ****   RCC_OscInitStruct.PLL1.PLLN = 25;
 2415              		.loc 1 199 31
 2416 0060 1923     		movs	r3, #25
 2417 0062 C7F8C831 		str	r3, [r7, #456]
 200:Src/main.c    ****   RCC_OscInitStruct.PLL1.PLLFractional = 0;
 2418              		.loc 1 200 40
 2419 0066 0023     		movs	r3, #0
 2420 0068 C7F8C431 		str	r3, [r7, #452]
 201:Src/main.c    ****   RCC_OscInitStruct.PLL1.PLLP1 = 1;
 2421              		.loc 1 201 32
 2422 006c 0123     		movs	r3, #1
ARM GAS  /tmp/ccaUtRHH.s 			page 235


 2423 006e C7F8CC31 		str	r3, [r7, #460]
 202:Src/main.c    ****   RCC_OscInitStruct.PLL1.PLLP2 = 1;
 2424              		.loc 1 202 32
 2425 0072 0123     		movs	r3, #1
 2426 0074 C7F8D031 		str	r3, [r7, #464]
 203:Src/main.c    **** 
 204:Src/main.c    ****   /* PLL2 = 64 x 125 / 8 = 1000MHz */
 205:Src/main.c    ****   RCC_OscInitStruct.PLL2.PLLState = RCC_PLL_ON;
 2427              		.loc 1 205 35
 2428 0078 0223     		movs	r3, #2
 2429 007a C7F8D431 		str	r3, [r7, #468]
 206:Src/main.c    ****   RCC_OscInitStruct.PLL2.PLLSource = RCC_PLLSOURCE_HSI;
 2430              		.loc 1 206 36
 2431 007e 0023     		movs	r3, #0
 2432 0080 C7F8D831 		str	r3, [r7, #472]
 207:Src/main.c    ****   RCC_OscInitStruct.PLL2.PLLM = 8;
 2433              		.loc 1 207 31
 2434 0084 0823     		movs	r3, #8
 2435 0086 C7F8DC31 		str	r3, [r7, #476]
 208:Src/main.c    ****   RCC_OscInitStruct.PLL2.PLLFractional = 0;
 2436              		.loc 1 208 40
 2437 008a 0023     		movs	r3, #0
 2438 008c C7F8E031 		str	r3, [r7, #480]
 209:Src/main.c    ****   RCC_OscInitStruct.PLL2.PLLN = 125;
 2439              		.loc 1 209 31
 2440 0090 7D23     		movs	r3, #125
 2441 0092 C7F8E431 		str	r3, [r7, #484]
 210:Src/main.c    ****   RCC_OscInitStruct.PLL2.PLLP1 = 1;
 2442              		.loc 1 210 32
 2443 0096 0123     		movs	r3, #1
 2444 0098 C7F8E831 		str	r3, [r7, #488]
 211:Src/main.c    ****   RCC_OscInitStruct.PLL2.PLLP2 = 1;
 2445              		.loc 1 211 32
 2446 009c 0123     		movs	r3, #1
 2447 009e C7F8EC31 		str	r3, [r7, #492]
 212:Src/main.c    **** 
 213:Src/main.c    ****   /* PLL3 = (64 x 225 / 8) / (1 * 2) = 900MHz */
 214:Src/main.c    ****   RCC_OscInitStruct.PLL3.PLLState = RCC_PLL_ON;
 2448              		.loc 1 214 35
 2449 00a2 0223     		movs	r3, #2
 2450 00a4 C7F8F031 		str	r3, [r7, #496]
 215:Src/main.c    ****   RCC_OscInitStruct.PLL3.PLLSource = RCC_PLLSOURCE_HSI;
 2451              		.loc 1 215 36
 2452 00a8 0023     		movs	r3, #0
 2453 00aa C7F8F431 		str	r3, [r7, #500]
 216:Src/main.c    ****   RCC_OscInitStruct.PLL3.PLLM = 8;
 2454              		.loc 1 216 31
 2455 00ae 0823     		movs	r3, #8
 2456 00b0 C7F8F831 		str	r3, [r7, #504]
 217:Src/main.c    ****   RCC_OscInitStruct.PLL3.PLLN = 225;
 2457              		.loc 1 217 31
 2458 00b4 E123     		movs	r3, #225
 2459 00b6 C7F80032 		str	r3, [r7, #512]
 218:Src/main.c    ****   RCC_OscInitStruct.PLL3.PLLFractional = 0;
 2460              		.loc 1 218 40
 2461 00ba 0023     		movs	r3, #0
 2462 00bc C7F8FC31 		str	r3, [r7, #508]
ARM GAS  /tmp/ccaUtRHH.s 			page 236


 219:Src/main.c    ****   RCC_OscInitStruct.PLL3.PLLP1 = 1;
 2463              		.loc 1 219 32
 2464 00c0 0123     		movs	r3, #1
 2465 00c2 C7F80432 		str	r3, [r7, #516]
 220:Src/main.c    ****   RCC_OscInitStruct.PLL3.PLLP2 = 2;
 2466              		.loc 1 220 32
 2467 00c6 0223     		movs	r3, #2
 2468 00c8 C7F80832 		str	r3, [r7, #520]
 221:Src/main.c    **** 
 222:Src/main.c    ****   /* PLL4 = (64 x 225 / 8) / (6 * 6) = 50 MHz */
 223:Src/main.c    ****   RCC_OscInitStruct.PLL4.PLLState = RCC_PLL_ON;
 2469              		.loc 1 223 35
 2470 00cc 0223     		movs	r3, #2
 2471 00ce C7F80C32 		str	r3, [r7, #524]
 224:Src/main.c    ****   RCC_OscInitStruct.PLL4.PLLSource = RCC_PLLSOURCE_HSI;
 2472              		.loc 1 224 36
 2473 00d2 0023     		movs	r3, #0
 2474 00d4 C7F81032 		str	r3, [r7, #528]
 225:Src/main.c    ****   RCC_OscInitStruct.PLL4.PLLM = 8;
 2475              		.loc 1 225 31
 2476 00d8 0823     		movs	r3, #8
 2477 00da C7F81432 		str	r3, [r7, #532]
 226:Src/main.c    ****   RCC_OscInitStruct.PLL4.PLLFractional = 0;
 2478              		.loc 1 226 40
 2479 00de 0023     		movs	r3, #0
 2480 00e0 C7F81832 		str	r3, [r7, #536]
 227:Src/main.c    ****   RCC_OscInitStruct.PLL4.PLLN = 225;
 2481              		.loc 1 227 31
 2482 00e4 E123     		movs	r3, #225
 2483 00e6 C7F81C32 		str	r3, [r7, #540]
 228:Src/main.c    ****   RCC_OscInitStruct.PLL4.PLLP1 = 6;
 2484              		.loc 1 228 32
 2485 00ea 0623     		movs	r3, #6
 2486 00ec C7F82032 		str	r3, [r7, #544]
 229:Src/main.c    ****   RCC_OscInitStruct.PLL4.PLLP2 = 6;
 2487              		.loc 1 229 32
 2488 00f0 0623     		movs	r3, #6
 2489 00f2 C7F82432 		str	r3, [r7, #548]
 230:Src/main.c    **** 
 231:Src/main.c    ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 2490              		.loc 1 231 7
 2491 00f6 07F5C873 		add	r3, r7, #400
 2492 00fa 1846     		mov	r0, r3
 2493 00fc FFF7FEFF 		bl	HAL_RCC_OscConfig
 2494 0100 0346     		mov	r3, r0
 2495              		.loc 1 231 6 discriminator 1
 2496 0102 002B     		cmp	r3, #0
 2497 0104 01D0     		beq	.L130
 2498              	.L131:
 232:Src/main.c    ****   {
 233:Src/main.c    ****     while(1);
 2499              		.loc 1 233 10
 2500 0106 00BF     		nop
 2501 0108 FDE7     		b	.L131
 2502              	.L130:
 234:Src/main.c    ****   }
 235:Src/main.c    **** 
ARM GAS  /tmp/ccaUtRHH.s 			page 237


 236:Src/main.c    ****   RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_CPUCLK | RCC_CLOCKTYPE_SYSCLK |
 2503              		.loc 1 236 31
 2504 010a 7F23     		movs	r3, #127
 2505 010c C7F82832 		str	r3, [r7, #552]
 237:Src/main.c    ****                                  RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 |
 238:Src/main.c    ****                                  RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_PCLK4 |
 239:Src/main.c    ****                                  RCC_CLOCKTYPE_PCLK5);
 240:Src/main.c    **** 
 241:Src/main.c    ****   /* CPU CLock (sysa_ck) = ic1_ck = PLL1 output/ic1_divider = 800 MHz */
 242:Src/main.c    ****   RCC_ClkInitStruct.CPUCLKSource = RCC_CPUCLKSOURCE_IC1;
 2506              		.loc 1 242 34
 2507 0110 4FF44033 		mov	r3, #196608
 2508 0114 C7F82C32 		str	r3, [r7, #556]
 243:Src/main.c    ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_IC2_IC6_IC11;
 2509              		.loc 1 243 34
 2510 0118 4FF04073 		mov	r3, #50331648
 2511 011c C7F83032 		str	r3, [r7, #560]
 244:Src/main.c    ****   RCC_ClkInitStruct.IC1Selection.ClockSelection = RCC_ICCLKSOURCE_PLL1;
 2512              		.loc 1 244 49
 2513 0120 0023     		movs	r3, #0
 2514 0122 C7F84832 		str	r3, [r7, #584]
 245:Src/main.c    ****   RCC_ClkInitStruct.IC1Selection.ClockDivider = 1;
 2515              		.loc 1 245 47
 2516 0126 0123     		movs	r3, #1
 2517 0128 C7F84C32 		str	r3, [r7, #588]
 246:Src/main.c    **** 
 247:Src/main.c    ****   /* AXI Clock (sysb_ck) = ic2_ck = PLL1 output/ic2_divider = 400 MHz */
 248:Src/main.c    ****   RCC_ClkInitStruct.IC2Selection.ClockSelection = RCC_ICCLKSOURCE_PLL1;
 2518              		.loc 1 248 49
 2519 012c 0023     		movs	r3, #0
 2520 012e C7F85032 		str	r3, [r7, #592]
 249:Src/main.c    ****   RCC_ClkInitStruct.IC2Selection.ClockDivider = 2;
 2521              		.loc 1 249 47
 2522 0132 0223     		movs	r3, #2
 2523 0134 C7F85432 		str	r3, [r7, #596]
 250:Src/main.c    **** 
 251:Src/main.c    ****   /* NPU Clock (sysc_ck) = ic6_ck = PLL2 output/ic6_divider = 1000 MHz */
 252:Src/main.c    ****   RCC_ClkInitStruct.IC6Selection.ClockSelection = RCC_ICCLKSOURCE_PLL2;
 2524              		.loc 1 252 49
 2525 0138 4FF08053 		mov	r3, #268435456
 2526 013c C7F85832 		str	r3, [r7, #600]
 253:Src/main.c    ****   RCC_ClkInitStruct.IC6Selection.ClockDivider = 1;
 2527              		.loc 1 253 47
 2528 0140 0123     		movs	r3, #1
 2529 0142 C7F85C32 		str	r3, [r7, #604]
 254:Src/main.c    **** 
 255:Src/main.c    ****   /* AXISRAM3/4/5/6 Clock (sysd_ck) = ic11_ck = PLL3 output/ic11_divider = 900 MHz */
 256:Src/main.c    ****   RCC_ClkInitStruct.IC11Selection.ClockSelection = RCC_ICCLKSOURCE_PLL3;
 2530              		.loc 1 256 50
 2531 0146 4FF00053 		mov	r3, #536870912
 2532 014a C7F86032 		str	r3, [r7, #608]
 257:Src/main.c    ****   RCC_ClkInitStruct.IC11Selection.ClockDivider = 1;
 2533              		.loc 1 257 48
 2534 014e 0123     		movs	r3, #1
 2535 0150 C7F86432 		str	r3, [r7, #612]
 258:Src/main.c    **** 
 259:Src/main.c    ****   /* HCLK = sysb_ck / HCLK divider = 200 MHz */
ARM GAS  /tmp/ccaUtRHH.s 			page 238


 260:Src/main.c    ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 2536              		.loc 1 260 35
 2537 0154 4FF48013 		mov	r3, #1048576
 2538 0158 C7F83432 		str	r3, [r7, #564]
 261:Src/main.c    **** 
 262:Src/main.c    ****   /* PCLKx = HCLK / PCLKx divider = 200 MHz */
 263:Src/main.c    ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 2539              		.loc 1 263 36
 2540 015c 0023     		movs	r3, #0
 2541 015e C7F83832 		str	r3, [r7, #568]
 264:Src/main.c    ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 2542              		.loc 1 264 36
 2543 0162 0023     		movs	r3, #0
 2544 0164 C7F83C32 		str	r3, [r7, #572]
 265:Src/main.c    ****   RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 2545              		.loc 1 265 36
 2546 0168 0023     		movs	r3, #0
 2547 016a C7F84032 		str	r3, [r7, #576]
 266:Src/main.c    ****   RCC_ClkInitStruct.APB5CLKDivider = RCC_APB5_DIV1;
 2548              		.loc 1 266 36
 2549 016e 0023     		movs	r3, #0
 2550 0170 C7F84432 		str	r3, [r7, #580]
 267:Src/main.c    **** 
 268:Src/main.c    ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct) != HAL_OK)
 2551              		.loc 1 268 7
 2552 0174 07F50A73 		add	r3, r7, #552
 2553 0178 1846     		mov	r0, r3
 2554 017a FFF7FEFF 		bl	HAL_RCC_ClockConfig
 2555 017e 0346     		mov	r3, r0
 2556              		.loc 1 268 6 discriminator 1
 2557 0180 002B     		cmp	r3, #0
 2558 0182 01D0     		beq	.L132
 2559              	.L133:
 269:Src/main.c    ****   {
 270:Src/main.c    ****     while(1);
 2560              		.loc 1 270 10
 2561 0184 00BF     		nop
 2562 0186 FDE7     		b	.L133
 2563              	.L132:
 271:Src/main.c    ****   }
 272:Src/main.c    **** 
 273:Src/main.c    ****   RCC_PeriphCLKInitStruct.PeriphClockSelection = 0;
 2564              		.loc 1 273 48
 2565 0188 07F51A73 		add	r3, r7, #616
 2566 018c A3F51A71 		sub	r1, r3, #616
 2567 0190 4FF00002 		mov	r2, #0
 2568 0194 4FF00003 		mov	r3, #0
 2569 0198 C1E90023 		strd	r2, [r1]
 274:Src/main.c    **** 
 275:Src/main.c    ****   /* XSPI1 kernel clock (ck_ker_xspi1) = HCLK = 200MHz */
 276:Src/main.c    ****   RCC_PeriphCLKInitStruct.PeriphClockSelection |= RCC_PERIPHCLK_XSPI1;
 2570              		.loc 1 276 26
 2571 019c 07F51A73 		add	r3, r7, #616
 2572 01a0 A3F51A73 		sub	r3, r3, #616
 2573 01a4 D3E90023 		ldrd	r2, [r3]
 2574              		.loc 1 276 48
 2575 01a8 9046     		mov	r8, r2
ARM GAS  /tmp/ccaUtRHH.s 			page 239


 2576 01aa 43F48009 		orr	r9, r3, #4194304
 2577 01ae 07F51A73 		add	r3, r7, #616
 2578 01b2 A3F51A73 		sub	r3, r3, #616
 2579 01b6 C3E90089 		strd	r8, [r3]
 277:Src/main.c    ****   RCC_PeriphCLKInitStruct.Xspi1ClockSelection = RCC_XSPI1CLKSOURCE_HCLK;
 2580              		.loc 1 277 47
 2581 01ba 07F51A73 		add	r3, r7, #616
 2582 01be A3F51A73 		sub	r3, r3, #616
 2583 01c2 144A     		ldr	r2, .L137
 2584 01c4 C3F8AC20 		str	r2, [r3, #172]
 278:Src/main.c    **** 
 279:Src/main.c    ****   /* XSPI2 kernel clock (ck_ker_xspi1) = HCLK =  200MHz */
 280:Src/main.c    ****   RCC_PeriphCLKInitStruct.PeriphClockSelection |= RCC_PERIPHCLK_XSPI2;
 2585              		.loc 1 280 26
 2586 01c8 07F51A73 		add	r3, r7, #616
 2587 01cc A3F51A73 		sub	r3, r3, #616
 2588 01d0 D3E90023 		ldrd	r2, [r3]
 2589              		.loc 1 280 48
 2590 01d4 1446     		mov	r4, r2
 2591 01d6 43F40005 		orr	r5, r3, #8388608
 2592 01da 07F51A73 		add	r3, r7, #616
 2593 01de A3F51A73 		sub	r3, r3, #616
 2594 01e2 C3E90045 		strd	r4, [r3]
 281:Src/main.c    ****   RCC_PeriphCLKInitStruct.Xspi2ClockSelection = RCC_XSPI2CLKSOURCE_HCLK;
 2595              		.loc 1 281 47
 2596 01e6 07F51A73 		add	r3, r7, #616
 2597 01ea A3F51A73 		sub	r3, r3, #616
 2598 01ee 0A4A     		ldr	r2, .L137+4
 2599 01f0 C3F8B020 		str	r2, [r3, #176]
 282:Src/main.c    **** 
 283:Src/main.c    ****   if (HAL_RCCEx_PeriphCLKConfig(&RCC_PeriphCLKInitStruct) != HAL_OK)
 2600              		.loc 1 283 7
 2601 01f4 3B46     		mov	r3, r7
 2602 01f6 1846     		mov	r0, r3
 2603 01f8 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 2604 01fc 0346     		mov	r3, r0
 2605              		.loc 1 283 6 discriminator 1
 2606 01fe 002B     		cmp	r3, #0
 2607 0200 01D0     		beq	.L136
 2608              	.L135:
 284:Src/main.c    ****   {
 285:Src/main.c    ****     while (1);
 2609              		.loc 1 285 11
 2610 0202 00BF     		nop
 2611 0204 FDE7     		b	.L135
 2612              	.L136:
 286:Src/main.c    ****   }
 287:Src/main.c    **** }
 2613              		.loc 1 287 1
 2614 0206 00BF     		nop
 2615 0208 07F51A77 		add	r7, r7, #616
 2616              		.cfi_def_cfa_offset 24
 2617 020c BD46     		mov	sp, r7
 2618              		.cfi_def_cfa_register 13
 2619              		@ sp needed
 2620 020e BDE8B083 		pop	{r4, r5, r7, r8, r9, pc}
 2621              	.L138:
ARM GAS  /tmp/ccaUtRHH.s 			page 240


 2622 0212 00BF     		.align	2
 2623              	.L137:
 2624 0214 14000003 		.word	50331668
 2625 0218 14040003 		.word	50332692
 2626              		.cfi_endproc
 2627              	.LFE3350:
 2629              		.section	.text.CONSOLE_Config,"ax",%progbits
 2630              		.align	1
 2631              		.syntax unified
 2632              		.thumb
 2633              		.thumb_func
 2635              	CONSOLE_Config:
 2636              	.LFB3351:
 288:Src/main.c    **** 
 289:Src/main.c    **** static void CONSOLE_Config()
 290:Src/main.c    **** {
 2637              		.loc 1 290 1
 2638              		.cfi_startproc
 2639              		@ args = 0, pretend = 0, frame = 24
 2640              		@ frame_needed = 1, uses_anonymous_args = 0
 2641 0000 80B5     		push	{r7, lr}
 2642              		.cfi_def_cfa_offset 8
 2643              		.cfi_offset 7, -8
 2644              		.cfi_offset 14, -4
 2645 0002 86B0     		sub	sp, sp, #24
 2646              		.cfi_def_cfa_offset 32
 2647 0004 00AF     		add	r7, sp, #0
 2648              		.cfi_def_cfa_register 7
 291:Src/main.c    ****   GPIO_InitTypeDef gpio_init;
 292:Src/main.c    **** 
 293:Src/main.c    ****   __HAL_RCC_USART1_CLK_ENABLE();
 2649              		.loc 1 293 3
 2650 0006 1020     		movs	r0, #16
 2651 0008 FFF7FEFF 		bl	LL_APB2_GRP1_EnableClock
 294:Src/main.c    ****   __HAL_RCC_GPIOE_CLK_ENABLE();
 2652              		.loc 1 294 3
 2653 000c 1020     		movs	r0, #16
 2654 000e FFF7FEFF 		bl	LL_AHB4_GRP1_EnableClock
 295:Src/main.c    **** 
 296:Src/main.c    ****  /* DISCO & NUCLEO USART1 (PE5/PE6) */
 297:Src/main.c    ****   gpio_init.Mode      = GPIO_MODE_AF_PP;
 2655              		.loc 1 297 23
 2656 0012 0223     		movs	r3, #2
 2657 0014 BB60     		str	r3, [r7, #8]
 298:Src/main.c    ****   gpio_init.Pull      = GPIO_PULLUP;
 2658              		.loc 1 298 23
 2659 0016 0123     		movs	r3, #1
 2660 0018 FB60     		str	r3, [r7, #12]
 299:Src/main.c    ****   gpio_init.Speed     = GPIO_SPEED_FREQ_HIGH;
 2661              		.loc 1 299 23
 2662 001a 0223     		movs	r3, #2
 2663 001c 3B61     		str	r3, [r7, #16]
 300:Src/main.c    ****   gpio_init.Pin       = GPIO_PIN_5 | GPIO_PIN_6;
 2664              		.loc 1 300 23
 2665 001e 6023     		movs	r3, #96
 2666 0020 7B60     		str	r3, [r7, #4]
 301:Src/main.c    ****   gpio_init.Alternate = GPIO_AF7_USART1;
ARM GAS  /tmp/ccaUtRHH.s 			page 241


 2667              		.loc 1 301 23
 2668 0022 0723     		movs	r3, #7
 2669 0024 7B61     		str	r3, [r7, #20]
 302:Src/main.c    ****   HAL_GPIO_Init(GPIOE, &gpio_init);
 2670              		.loc 1 302 3
 2671 0026 3B1D     		adds	r3, r7, #4
 2672 0028 1946     		mov	r1, r3
 2673 002a 1448     		ldr	r0, .L143
 2674 002c FFF7FEFF 		bl	HAL_GPIO_Init
 303:Src/main.c    **** 
 304:Src/main.c    ****   huart1.Instance          = USART1;
 2675              		.loc 1 304 28
 2676 0030 134B     		ldr	r3, .L143+4
 2677 0032 144A     		ldr	r2, .L143+8
 2678 0034 1A60     		str	r2, [r3]
 305:Src/main.c    ****   huart1.Init.BaudRate     = 115200;
 2679              		.loc 1 305 28
 2680 0036 124B     		ldr	r3, .L143+4
 2681 0038 4FF4E132 		mov	r2, #115200
 2682 003c 5A60     		str	r2, [r3, #4]
 306:Src/main.c    ****   huart1.Init.Mode         = UART_MODE_TX_RX;
 2683              		.loc 1 306 28
 2684 003e 104B     		ldr	r3, .L143+4
 2685 0040 0C22     		movs	r2, #12
 2686 0042 5A61     		str	r2, [r3, #20]
 307:Src/main.c    ****   huart1.Init.Parity       = UART_PARITY_NONE;
 2687              		.loc 1 307 28
 2688 0044 0E4B     		ldr	r3, .L143+4
 2689 0046 0022     		movs	r2, #0
 2690 0048 1A61     		str	r2, [r3, #16]
 308:Src/main.c    ****   huart1.Init.WordLength   = UART_WORDLENGTH_8B;
 2691              		.loc 1 308 28
 2692 004a 0D4B     		ldr	r3, .L143+4
 2693 004c 0022     		movs	r2, #0
 2694 004e 9A60     		str	r2, [r3, #8]
 309:Src/main.c    ****   huart1.Init.StopBits     = UART_STOPBITS_1;
 2695              		.loc 1 309 28
 2696 0050 0B4B     		ldr	r3, .L143+4
 2697 0052 0022     		movs	r2, #0
 2698 0054 DA60     		str	r2, [r3, #12]
 310:Src/main.c    ****   huart1.Init.HwFlowCtl    = UART_HWCONTROL_NONE;
 2699              		.loc 1 310 28
 2700 0056 0A4B     		ldr	r3, .L143+4
 2701 0058 0022     		movs	r2, #0
 2702 005a 9A61     		str	r2, [r3, #24]
 311:Src/main.c    ****   huart1.Init.OverSampling = UART_OVERSAMPLING_8;
 2703              		.loc 1 311 28
 2704 005c 084B     		ldr	r3, .L143+4
 2705 005e 4FF40042 		mov	r2, #32768
 2706 0062 DA61     		str	r2, [r3, #28]
 312:Src/main.c    ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 2707              		.loc 1 312 7
 2708 0064 0648     		ldr	r0, .L143+4
 2709 0066 FFF7FEFF 		bl	HAL_UART_Init
 2710 006a 0346     		mov	r3, r0
 2711              		.loc 1 312 6 discriminator 1
 2712 006c 002B     		cmp	r3, #0
ARM GAS  /tmp/ccaUtRHH.s 			page 242


 2713 006e 01D0     		beq	.L142
 2714              	.L141:
 313:Src/main.c    ****   {
 314:Src/main.c    ****     while (1);
 2715              		.loc 1 314 11
 2716 0070 00BF     		nop
 2717 0072 FDE7     		b	.L141
 2718              	.L142:
 315:Src/main.c    ****   }
 316:Src/main.c    **** }
 2719              		.loc 1 316 1
 2720 0074 00BF     		nop
 2721 0076 1837     		adds	r7, r7, #24
 2722              		.cfi_def_cfa_offset 8
 2723 0078 BD46     		mov	sp, r7
 2724              		.cfi_def_cfa_register 13
 2725              		@ sp needed
 2726 007a 80BD     		pop	{r7, pc}
 2727              	.L144:
 2728              		.align	2
 2729              	.L143:
 2730 007c 00100256 		.word	1442975744
 2731 0080 00000000 		.word	huart1
 2732 0084 00100052 		.word	1375735808
 2733              		.cfi_endproc
 2734              	.LFE3351:
 2736              		.section	.rodata
 2737 000f 00       		.align	2
 2738              	.LC2:
 2739 0010 6D61696E 		.ascii	"main\000"
 2739      00
 2740 0015 000000   		.align	2
 2741              	.LC3:
 2742 0018 68646C20 		.ascii	"hdl != NULL\000"
 2742      213D204E 
 2742      554C4C00 
 2743              		.section	.text.main_freertos,"ax",%progbits
 2744              		.align	1
 2745              		.syntax unified
 2746              		.thumb
 2747              		.thumb_func
 2749              	main_freertos:
 2750              	.LFB3352:
 317:Src/main.c    **** 
 318:Src/main.c    **** static int main_freertos()
 319:Src/main.c    **** {
 2751              		.loc 1 319 1
 2752              		.cfi_startproc
 2753              		@ args = 0, pretend = 0, frame = 8
 2754              		@ frame_needed = 1, uses_anonymous_args = 0
 2755 0000 80B5     		push	{r7, lr}
 2756              		.cfi_def_cfa_offset 8
 2757              		.cfi_offset 7, -8
 2758              		.cfi_offset 14, -4
 2759 0002 86B0     		sub	sp, sp, #24
 2760              		.cfi_def_cfa_offset 32
 2761 0004 04AF     		add	r7, sp, #16
ARM GAS  /tmp/ccaUtRHH.s 			page 243


 2762              		.cfi_def_cfa 7, 16
 320:Src/main.c    ****   TaskHandle_t hdl;
 321:Src/main.c    **** 
 322:Src/main.c    ****   hdl = xTaskCreateStatic(main_thread_fct, "main", configMINIMAL_STACK_SIZE, NULL, tskIDLE_PRIORITY
 2763              		.loc 1 322 9
 2764 0006 104B     		ldr	r3, .L147
 2765 0008 0293     		str	r3, [sp, #8]
 2766 000a 104B     		ldr	r3, .L147+4
 2767 000c 0193     		str	r3, [sp, #4]
 2768 000e 0123     		movs	r3, #1
 2769 0010 0093     		str	r3, [sp]
 2770 0012 0023     		movs	r3, #0
 2771 0014 4FF48062 		mov	r2, #1024
 2772 0018 0D49     		ldr	r1, .L147+8
 2773 001a 0E48     		ldr	r0, .L147+12
 2774 001c FFF7FEFF 		bl	xTaskCreateStatic
 2775 0020 7860     		str	r0, [r7, #4]
 323:Src/main.c    ****                           main_thread_stack, &main_thread);
 324:Src/main.c    ****   assert(hdl != NULL);
 2776              		.loc 1 324 3
 2777 0022 7B68     		ldr	r3, [r7, #4]
 2778 0024 002B     		cmp	r3, #0
 2779 0026 06D1     		bne	.L146
 2780              		.loc 1 324 3 is_stmt 0 discriminator 1
 2781 0028 0B4B     		ldr	r3, .L147+16
 2782 002a 0C4A     		ldr	r2, .L147+20
 2783 002c 4FF4A271 		mov	r1, #324
 2784 0030 0B48     		ldr	r0, .L147+24
 2785 0032 FFF7FEFF 		bl	__assert_func
 2786              	.L146:
 325:Src/main.c    **** 
 326:Src/main.c    ****   vTaskStartScheduler();
 2787              		.loc 1 326 3 is_stmt 1
 2788 0036 FFF7FEFF 		bl	vTaskStartScheduler
 327:Src/main.c    ****   assert(0);
 2789              		.loc 1 327 3
 2790 003a 0A4B     		ldr	r3, .L147+28
 2791 003c 074A     		ldr	r2, .L147+20
 2792 003e 40F24711 		movw	r1, #327
 2793 0042 0748     		ldr	r0, .L147+24
 2794 0044 FFF7FEFF 		bl	__assert_func
 2795              	.L148:
 2796              		.align	2
 2797              	.L147:
 2798 0048 00000000 		.word	main_thread
 2799 004c 00000000 		.word	main_thread_stack
 2800 0050 10000000 		.word	.LC2
 2801 0054 00000000 		.word	main_thread_fct
 2802 0058 18000000 		.word	.LC3
 2803 005c 00000000 		.word	__func__.0
 2804 0060 04000000 		.word	.LC1
 2805 0064 00000000 		.word	.LC0
 2806              		.cfi_endproc
 2807              	.LFE3352:
 2809              		.section	.text.main_thread_fct,"ax",%progbits
 2810              		.align	1
 2811              		.syntax unified
ARM GAS  /tmp/ccaUtRHH.s 			page 244


 2812              		.thumb
 2813              		.thumb_func
 2815              	main_thread_fct:
 2816              	.LFB3353:
 328:Src/main.c    **** 
 329:Src/main.c    ****   return -1;
 330:Src/main.c    **** }
 331:Src/main.c    **** 
 332:Src/main.c    **** static void main_thread_fct(void *arg)
 333:Src/main.c    **** {
 2817              		.loc 1 333 1
 2818              		.cfi_startproc
 2819              		@ args = 0, pretend = 0, frame = 24
 2820              		@ frame_needed = 1, uses_anonymous_args = 0
 2821 0000 80B5     		push	{r7, lr}
 2822              		.cfi_def_cfa_offset 8
 2823              		.cfi_offset 7, -8
 2824              		.cfi_offset 14, -4
 2825 0002 86B0     		sub	sp, sp, #24
 2826              		.cfi_def_cfa_offset 32
 2827 0004 00AF     		add	r7, sp, #0
 2828              		.cfi_def_cfa_register 7
 2829 0006 7860     		str	r0, [r7, #4]
 334:Src/main.c    ****   uint32_t preemptPriority;
 335:Src/main.c    ****   uint32_t subPriority;
 336:Src/main.c    ****   IRQn_Type i;
 337:Src/main.c    **** 
 338:Src/main.c    ****   /* Copy SysTick_IRQn priority set by RTOS and use it as default priorities for IRQs. We are now s
 339:Src/main.c    ****    * have default priority below or equal to configLIBRARY_MAX_SYSCALL_INTERRUPT_PRIORITY.
 340:Src/main.c    ****    */
 341:Src/main.c    ****   HAL_NVIC_GetPriority(SysTick_IRQn, HAL_NVIC_GetPriorityGrouping(), &preemptPriority, &subPriority
 2830              		.loc 1 341 3
 2831 0008 FFF7FEFF 		bl	HAL_NVIC_GetPriorityGrouping
 2832 000c 0146     		mov	r1, r0
 2833              		.loc 1 341 3 is_stmt 0 discriminator 1
 2834 000e 07F10C03 		add	r3, r7, #12
 2835 0012 07F11002 		add	r2, r7, #16
 2836 0016 4FF0FF30 		mov	r0, #-1
 2837 001a FFF7FEFF 		bl	HAL_NVIC_GetPriority
 342:Src/main.c    ****   for (i = PVD_PVM_IRQn; i <= LTDC_UP_ERR_IRQn; i++)
 2838              		.loc 1 342 10 is_stmt 1
 2839 001e 0023     		movs	r3, #0
 2840 0020 FB82     		strh	r3, [r7, #22]	@ movhi
 2841              		.loc 1 342 3
 2842 0022 0CE0     		b	.L150
 2843              	.L151:
 343:Src/main.c    ****     HAL_NVIC_SetPriority(i, preemptPriority, subPriority);
 2844              		.loc 1 343 5
 2845 0024 3969     		ldr	r1, [r7, #16]
 2846 0026 FA68     		ldr	r2, [r7, #12]
 2847 0028 B7F91630 		ldrsh	r3, [r7, #22]
 2848 002c 1846     		mov	r0, r3
 2849 002e FFF7FEFF 		bl	HAL_NVIC_SetPriority
 342:Src/main.c    ****   for (i = PVD_PVM_IRQn; i <= LTDC_UP_ERR_IRQn; i++)
 2850              		.loc 1 342 50 discriminator 3
 2851 0032 B7F91630 		ldrsh	r3, [r7, #22]
 2852 0036 9BB2     		uxth	r3, r3
ARM GAS  /tmp/ccaUtRHH.s 			page 245


 2853 0038 0133     		adds	r3, r3, #1
 2854 003a 9BB2     		uxth	r3, r3
 2855 003c FB82     		strh	r3, [r7, #22]	@ movhi
 2856              	.L150:
 342:Src/main.c    ****   for (i = PVD_PVM_IRQn; i <= LTDC_UP_ERR_IRQn; i++)
 2857              		.loc 1 342 28 discriminator 1
 2858 003e B7F91630 		ldrsh	r3, [r7, #22]
 2859 0042 C22B     		cmp	r3, #194
 2860 0044 EEDD     		ble	.L151
 344:Src/main.c    **** 
 345:Src/main.c    ****   /* Call SystemClock_Config() after vTaskStartScheduler() since it call HAL_Delay() which call vTa
 346:Src/main.c    ****    * is that we must call vPortSetupTimerInterrupt() since SystemCoreClock value has been modified 
 347:Src/main.c    ****    */
 348:Src/main.c    ****   SystemClock_Config();
 2861              		.loc 1 348 3
 2862 0046 FFF7FEFF 		bl	SystemClock_Config
 349:Src/main.c    ****   vPortSetupTimerInterrupt();
 2863              		.loc 1 349 3
 2864 004a FFF7FEFF 		bl	vPortSetupTimerInterrupt
 350:Src/main.c    **** 
 351:Src/main.c    ****   CONSOLE_Config();
 2865              		.loc 1 351 3
 2866 004e FFF7FEFF 		bl	CONSOLE_Config
 352:Src/main.c    **** 
 353:Src/main.c    ****   NPURam_enable();
 2867              		.loc 1 353 3
 2868 0052 FFF7FEFF 		bl	NPURam_enable
 354:Src/main.c    ****   Fuse_Programming();
 2869              		.loc 1 354 3
 2870 0056 FFF7FEFF 		bl	Fuse_Programming
 355:Src/main.c    **** 
 356:Src/main.c    ****   GPU2D_Init();
 2871              		.loc 1 356 3
 2872 005a FFF7FEFF 		bl	GPU2D_Init
 357:Src/main.c    ****   GPU_CACHE_Enable();
 2873              		.loc 1 357 3
 2874 005e FFF7FEFF 		bl	GPU_CACHE_Enable
 358:Src/main.c    **** 
 359:Src/main.c    ****   NPUCache_config();
 2875              		.loc 1 359 3
 2876 0062 FFF7FEFF 		bl	NPUCache_config
 360:Src/main.c    **** 
 361:Src/main.c    **** #ifdef STM32N6570_DK_REV
 362:Src/main.c    ****   /*** External RAM and NOR Flash *********************************************/
 363:Src/main.c    ****   BSP_XSPI_RAM_Init(0);
 2877              		.loc 1 363 3
 2878 0066 0020     		movs	r0, #0
 2879 0068 FFF7FEFF 		bl	BSP_XSPI_RAM_Init
 364:Src/main.c    ****   BSP_XSPI_RAM_EnableMemoryMappedMode(0);
 2880              		.loc 1 364 3
 2881 006c 0020     		movs	r0, #0
 2882 006e FFF7FEFF 		bl	BSP_XSPI_RAM_EnableMemoryMappedMode
 365:Src/main.c    **** #endif
 366:Src/main.c    **** 
 367:Src/main.c    ****   BSP_XSPI_NOR_Init_t NOR_Init;
 368:Src/main.c    ****   NOR_Init.InterfaceMode = BSP_XSPI_NOR_OPI_MODE;
 2883              		.loc 1 368 26
ARM GAS  /tmp/ccaUtRHH.s 			page 246


 2884 0072 0123     		movs	r3, #1
 2885 0074 3B72     		strb	r3, [r7, #8]
 369:Src/main.c    ****   NOR_Init.TransferRate = BSP_XSPI_NOR_DTR_TRANSFER;
 2886              		.loc 1 369 25
 2887 0076 0123     		movs	r3, #1
 2888 0078 7B72     		strb	r3, [r7, #9]
 370:Src/main.c    ****   BSP_XSPI_NOR_Init(0, &NOR_Init);
 2889              		.loc 1 370 3
 2890 007a 07F10803 		add	r3, r7, #8
 2891 007e 1946     		mov	r1, r3
 2892 0080 0020     		movs	r0, #0
 2893 0082 FFF7FEFF 		bl	BSP_XSPI_NOR_Init
 371:Src/main.c    ****   BSP_XSPI_NOR_EnableMemoryMappedMode(0);
 2894              		.loc 1 371 3
 2895 0086 0020     		movs	r0, #0
 2896 0088 FFF7FEFF 		bl	BSP_XSPI_NOR_EnableMemoryMappedMode
 372:Src/main.c    **** 
 373:Src/main.c    ****   /* Set all required IPs as secure privileged */
 374:Src/main.c    ****   Security_Config();
 2897              		.loc 1 374 3
 2898 008c FFF7FEFF 		bl	Security_Config
 375:Src/main.c    **** 
 376:Src/main.c    ****   IAC_Config();
 2899              		.loc 1 376 3
 2900 0090 FFF7FEFF 		bl	IAC_Config
 377:Src/main.c    **** 
 378:Src/main.c    ****   /* Keep all IP's enabled during WFE so they can wake up CPU. Fine tune
 379:Src/main.c    ****    * this if you want to save maximum power
 380:Src/main.c    ****    */
 381:Src/main.c    ****   LL_BUS_EnableClockLowPower(~0);
 2901              		.loc 1 381 3
 2902 0094 4FF0FF30 		mov	r0, #-1
 2903 0098 FFF7FEFF 		bl	LL_BUS_EnableClockLowPower
 382:Src/main.c    ****   LL_MEM_EnableClockLowPower(~0);
 2904              		.loc 1 382 3
 2905 009c 4FF0FF30 		mov	r0, #-1
 2906 00a0 FFF7FEFF 		bl	LL_MEM_EnableClockLowPower
 383:Src/main.c    ****   LL_AHB1_GRP1_EnableClockLowPower(~0);
 2907              		.loc 1 383 3
 2908 00a4 4FF0FF30 		mov	r0, #-1
 2909 00a8 FFF7FEFF 		bl	LL_AHB1_GRP1_EnableClockLowPower
 384:Src/main.c    ****   LL_AHB2_GRP1_EnableClockLowPower(~0);
 2910              		.loc 1 384 3
 2911 00ac 4FF0FF30 		mov	r0, #-1
 2912 00b0 FFF7FEFF 		bl	LL_AHB2_GRP1_EnableClockLowPower
 385:Src/main.c    ****   LL_AHB3_GRP1_EnableClockLowPower(~0);
 2913              		.loc 1 385 3
 2914 00b4 4FF0FF30 		mov	r0, #-1
 2915 00b8 FFF7FEFF 		bl	LL_AHB3_GRP1_EnableClockLowPower
 386:Src/main.c    ****   LL_AHB4_GRP1_EnableClockLowPower(~0);
 2916              		.loc 1 386 3
 2917 00bc 4FF0FF30 		mov	r0, #-1
 2918 00c0 FFF7FEFF 		bl	LL_AHB4_GRP1_EnableClockLowPower
 387:Src/main.c    ****   LL_AHB5_GRP1_EnableClockLowPower(~0);
 2919              		.loc 1 387 3
 2920 00c4 4FF0FF30 		mov	r0, #-1
 2921 00c8 FFF7FEFF 		bl	LL_AHB5_GRP1_EnableClockLowPower
ARM GAS  /tmp/ccaUtRHH.s 			page 247


 388:Src/main.c    ****   LL_APB1_GRP1_EnableClockLowPower(~0);
 2922              		.loc 1 388 3
 2923 00cc 4FF0FF30 		mov	r0, #-1
 2924 00d0 FFF7FEFF 		bl	LL_APB1_GRP1_EnableClockLowPower
 389:Src/main.c    ****   LL_APB1_GRP2_EnableClockLowPower(~0);
 2925              		.loc 1 389 3
 2926 00d4 4FF0FF30 		mov	r0, #-1
 2927 00d8 FFF7FEFF 		bl	LL_APB1_GRP2_EnableClockLowPower
 390:Src/main.c    ****   LL_APB2_GRP1_EnableClockLowPower(~0);
 2928              		.loc 1 390 3
 2929 00dc 4FF0FF30 		mov	r0, #-1
 2930 00e0 FFF7FEFF 		bl	LL_APB2_GRP1_EnableClockLowPower
 391:Src/main.c    ****   LL_APB4_GRP1_EnableClockLowPower(~0);
 2931              		.loc 1 391 3
 2932 00e4 4FF0FF30 		mov	r0, #-1
 2933 00e8 FFF7FEFF 		bl	LL_APB4_GRP1_EnableClockLowPower
 392:Src/main.c    ****   LL_APB4_GRP2_EnableClockLowPower(~0);
 2934              		.loc 1 392 3
 2935 00ec 4FF0FF30 		mov	r0, #-1
 2936 00f0 FFF7FEFF 		bl	LL_APB4_GRP2_EnableClockLowPower
 393:Src/main.c    ****   LL_APB5_GRP1_EnableClockLowPower(~0);
 2937              		.loc 1 393 3
 2938 00f4 4FF0FF30 		mov	r0, #-1
 2939 00f8 FFF7FEFF 		bl	LL_APB5_GRP1_EnableClockLowPower
 394:Src/main.c    ****   LL_MISC_EnableClockLowPower(~0);
 2940              		.loc 1 394 3
 2941 00fc 4FF0FF30 		mov	r0, #-1
 2942 0100 FFF7FEFF 		bl	LL_MISC_EnableClockLowPower
 395:Src/main.c    **** 
 396:Src/main.c    ****   app_run();
 2943              		.loc 1 396 3
 2944 0104 FFF7FEFF 		bl	app_run
 397:Src/main.c    **** 
 398:Src/main.c    ****   vTaskDelete(NULL);
 2945              		.loc 1 398 3
 2946 0108 0020     		movs	r0, #0
 2947 010a FFF7FEFF 		bl	vTaskDelete
 399:Src/main.c    **** }
 2948              		.loc 1 399 1
 2949 010e 00BF     		nop
 2950 0110 1837     		adds	r7, r7, #24
 2951              		.cfi_def_cfa_offset 8
 2952 0112 BD46     		mov	sp, r7
 2953              		.cfi_def_cfa_register 13
 2954              		@ sp needed
 2955 0114 80BD     		pop	{r7, pc}
 2956              		.cfi_endproc
 2957              	.LFE3353:
 2959              		.section	.text.MX_DCMIPP_ClockConfig,"ax",%progbits
 2960              		.align	1
 2961              		.global	MX_DCMIPP_ClockConfig
 2962              		.syntax unified
 2963              		.thumb
 2964              		.thumb_func
 2966              	MX_DCMIPP_ClockConfig:
 2967              	.LFB3354:
 400:Src/main.c    **** 
ARM GAS  /tmp/ccaUtRHH.s 			page 248


 401:Src/main.c    **** HAL_StatusTypeDef MX_DCMIPP_ClockConfig(DCMIPP_HandleTypeDef *hdcmipp)
 402:Src/main.c    **** {
 2968              		.loc 1 402 1
 2969              		.cfi_startproc
 2970              		@ args = 0, pretend = 0, frame = 416
 2971              		@ frame_needed = 1, uses_anonymous_args = 0
 2972 0000 80B5     		push	{r7, lr}
 2973              		.cfi_def_cfa_offset 8
 2974              		.cfi_offset 7, -8
 2975              		.cfi_offset 14, -4
 2976 0002 E8B0     		sub	sp, sp, #416
 2977              		.cfi_def_cfa_offset 424
 2978 0004 00AF     		add	r7, sp, #0
 2979              		.cfi_def_cfa_register 7
 2980 0006 07F5D073 		add	r3, r7, #416
 2981 000a A3F5CE73 		sub	r3, r3, #412
 2982 000e 1860     		str	r0, [r3]
 403:Src/main.c    ****   RCC_PeriphCLKInitTypeDef RCC_PeriphCLKInitStruct = {0};
 2983              		.loc 1 403 28
 2984 0010 07F5D073 		add	r3, r7, #416
 2985 0014 A3F5CC73 		sub	r3, r3, #408
 2986 0018 1846     		mov	r0, r3
 2987 001a 4FF4C873 		mov	r3, #400
 2988 001e 1A46     		mov	r2, r3
 2989 0020 0021     		movs	r1, #0
 2990 0022 FFF7FEFF 		bl	memset
 404:Src/main.c    ****   HAL_StatusTypeDef ret;
 405:Src/main.c    **** 
 406:Src/main.c    ****   RCC_PeriphCLKInitStruct.PeriphClockSelection = RCC_PERIPHCLK_DCMIPP;
 2991              		.loc 1 406 48
 2992 0026 07F5D073 		add	r3, r7, #416
 2993 002a A3F5CC71 		sub	r1, r3, #408
 2994 002e 4FF01002 		mov	r2, #16
 2995 0032 4FF00003 		mov	r3, #0
 2996 0036 C1E90023 		strd	r2, [r1]
 407:Src/main.c    ****   RCC_PeriphCLKInitStruct.DcmippClockSelection = RCC_DCMIPPCLKSOURCE_IC17;
 2997              		.loc 1 407 48
 2998 003a 07F5D073 		add	r3, r7, #416
 2999 003e A3F5CC73 		sub	r3, r3, #408
 3000 0042 4FF40012 		mov	r2, #2097152
 3001 0046 C3F8C820 		str	r2, [r3, #200]
 408:Src/main.c    ****   RCC_PeriphCLKInitStruct.ICSelection[RCC_IC17].ClockSelection = RCC_ICCLKSOURCE_PLL2;
 3002              		.loc 1 408 64
 3003 004a 07F5D073 		add	r3, r7, #416
 3004 004e A3F5CC73 		sub	r3, r3, #408
 3005 0052 4FF08052 		mov	r2, #268435456
 3006 0056 C3F88820 		str	r2, [r3, #136]
 409:Src/main.c    ****   RCC_PeriphCLKInitStruct.ICSelection[RCC_IC17].ClockDivider = 3;
 3007              		.loc 1 409 62
 3008 005a 07F5D073 		add	r3, r7, #416
 3009 005e A3F5CC73 		sub	r3, r3, #408
 3010 0062 0322     		movs	r2, #3
 3011 0064 C3F88C20 		str	r2, [r3, #140]
 410:Src/main.c    ****   ret = HAL_RCCEx_PeriphCLKConfig(&RCC_PeriphCLKInitStruct);
 3012              		.loc 1 410 9
 3013 0068 07F10803 		add	r3, r7, #8
 3014 006c 1846     		mov	r0, r3
ARM GAS  /tmp/ccaUtRHH.s 			page 249


 3015 006e FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 3016 0072 0346     		mov	r3, r0
 3017 0074 87F89F31 		strb	r3, [r7, #415]
 411:Src/main.c    ****   if (ret)
 3018              		.loc 1 411 6
 3019 0078 97F89F31 		ldrb	r3, [r7, #415]	@ zero_extendqisi2
 3020 007c 002B     		cmp	r3, #0
 3021 007e 02D0     		beq	.L153
 412:Src/main.c    ****     return ret;
 3022              		.loc 1 412 12
 3023 0080 97F89F31 		ldrb	r3, [r7, #415]	@ zero_extendqisi2
 3024 0084 27E0     		b	.L156
 3025              	.L153:
 413:Src/main.c    **** 
 414:Src/main.c    ****   RCC_PeriphCLKInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CSI;
 3026              		.loc 1 414 48
 3027 0086 07F5D073 		add	r3, r7, #416
 3028 008a A3F5CC71 		sub	r1, r3, #408
 3029 008e 4FF00802 		mov	r2, #8
 3030 0092 4FF00003 		mov	r3, #0
 3031 0096 C1E90023 		strd	r2, [r1]
 415:Src/main.c    ****   RCC_PeriphCLKInitStruct.ICSelection[RCC_IC18].ClockSelection = RCC_ICCLKSOURCE_PLL1;
 3032              		.loc 1 415 64
 3033 009a 07F5D073 		add	r3, r7, #416
 3034 009e A3F5CC73 		sub	r3, r3, #408
 3035 00a2 0022     		movs	r2, #0
 3036 00a4 C3F89020 		str	r2, [r3, #144]
 416:Src/main.c    ****   RCC_PeriphCLKInitStruct.ICSelection[RCC_IC18].ClockDivider = 40;
 3037              		.loc 1 416 62
 3038 00a8 07F5D073 		add	r3, r7, #416
 3039 00ac A3F5CC73 		sub	r3, r3, #408
 3040 00b0 2822     		movs	r2, #40
 3041 00b2 C3F89420 		str	r2, [r3, #148]
 417:Src/main.c    ****   ret = HAL_RCCEx_PeriphCLKConfig(&RCC_PeriphCLKInitStruct);
 3042              		.loc 1 417 9
 3043 00b6 07F10803 		add	r3, r7, #8
 3044 00ba 1846     		mov	r0, r3
 3045 00bc FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 3046 00c0 0346     		mov	r3, r0
 3047 00c2 87F89F31 		strb	r3, [r7, #415]
 418:Src/main.c    ****   if (ret)
 3048              		.loc 1 418 6
 3049 00c6 97F89F31 		ldrb	r3, [r7, #415]	@ zero_extendqisi2
 3050 00ca 002B     		cmp	r3, #0
 3051 00cc 02D0     		beq	.L155
 419:Src/main.c    ****     return ret;
 3052              		.loc 1 419 12
 3053 00ce 97F89F31 		ldrb	r3, [r7, #415]	@ zero_extendqisi2
 3054 00d2 00E0     		b	.L156
 3055              	.L155:
 420:Src/main.c    **** 
 421:Src/main.c    ****   return HAL_OK;
 3056              		.loc 1 421 10
 3057 00d4 0023     		movs	r3, #0
 3058              	.L156:
 422:Src/main.c    **** }
 3059              		.loc 1 422 1
ARM GAS  /tmp/ccaUtRHH.s 			page 250


 3060 00d6 1846     		mov	r0, r3
 3061 00d8 07F5D077 		add	r7, r7, #416
 3062              		.cfi_def_cfa_offset 8
 3063 00dc BD46     		mov	sp, r7
 3064              		.cfi_def_cfa_register 13
 3065              		@ sp needed
 3066 00de 80BD     		pop	{r7, pc}
 3067              		.cfi_endproc
 3068              	.LFE3354:
 3070              		.section	.text.HAL_CACHEAXI_MspInit,"ax",%progbits
 3071              		.align	1
 3072              		.global	HAL_CACHEAXI_MspInit
 3073              		.syntax unified
 3074              		.thumb
 3075              		.thumb_func
 3077              	HAL_CACHEAXI_MspInit:
 3078              	.LFB3355:
 423:Src/main.c    **** 
 424:Src/main.c    **** void HAL_CACHEAXI_MspInit(CACHEAXI_HandleTypeDef *hcacheaxi)
 425:Src/main.c    **** {
 3079              		.loc 1 425 1
 3080              		.cfi_startproc
 3081              		@ args = 0, pretend = 0, frame = 8
 3082              		@ frame_needed = 1, uses_anonymous_args = 0
 3083 0000 80B5     		push	{r7, lr}
 3084              		.cfi_def_cfa_offset 8
 3085              		.cfi_offset 7, -8
 3086              		.cfi_offset 14, -4
 3087 0002 82B0     		sub	sp, sp, #8
 3088              		.cfi_def_cfa_offset 16
 3089 0004 00AF     		add	r7, sp, #0
 3090              		.cfi_def_cfa_register 7
 3091 0006 7860     		str	r0, [r7, #4]
 426:Src/main.c    ****   __HAL_RCC_CACHEAXIRAM_MEM_CLK_ENABLE();
 3092              		.loc 1 426 3
 3093 0008 4FF48060 		mov	r0, #1024
 3094 000c FFF7FEFF 		bl	LL_MEM_EnableClock
 427:Src/main.c    ****   __HAL_RCC_CACHEAXI_CLK_ENABLE();
 3095              		.loc 1 427 3
 3096 0010 4FF08040 		mov	r0, #1073741824
 3097 0014 FFF7FEFF 		bl	LL_AHB5_GRP1_EnableClock
 428:Src/main.c    ****   __HAL_RCC_CACHEAXI_FORCE_RESET();
 3098              		.loc 1 428 3
 3099 0018 4FF08040 		mov	r0, #1073741824
 3100 001c FFF7FEFF 		bl	LL_AHB5_GRP1_ForceReset
 429:Src/main.c    ****   __HAL_RCC_CACHEAXI_RELEASE_RESET();
 3101              		.loc 1 429 3
 3102 0020 4FF08040 		mov	r0, #1073741824
 3103 0024 FFF7FEFF 		bl	LL_AHB5_GRP1_ReleaseReset
 430:Src/main.c    **** }
 3104              		.loc 1 430 1
 3105 0028 00BF     		nop
 3106 002a 0837     		adds	r7, r7, #8
 3107              		.cfi_def_cfa_offset 8
 3108 002c BD46     		mov	sp, r7
 3109              		.cfi_def_cfa_register 13
 3110              		@ sp needed
ARM GAS  /tmp/ccaUtRHH.s 			page 251


 3111 002e 80BD     		pop	{r7, pc}
 3112              		.cfi_endproc
 3113              	.LFE3355:
 3115              		.section	.text.HAL_CACHEAXI_MspDeInit,"ax",%progbits
 3116              		.align	1
 3117              		.global	HAL_CACHEAXI_MspDeInit
 3118              		.syntax unified
 3119              		.thumb
 3120              		.thumb_func
 3122              	HAL_CACHEAXI_MspDeInit:
 3123              	.LFB3356:
 431:Src/main.c    **** 
 432:Src/main.c    **** void HAL_CACHEAXI_MspDeInit(CACHEAXI_HandleTypeDef *hcacheaxi)
 433:Src/main.c    **** {
 3124              		.loc 1 433 1
 3125              		.cfi_startproc
 3126              		@ args = 0, pretend = 0, frame = 8
 3127              		@ frame_needed = 1, uses_anonymous_args = 0
 3128 0000 80B5     		push	{r7, lr}
 3129              		.cfi_def_cfa_offset 8
 3130              		.cfi_offset 7, -8
 3131              		.cfi_offset 14, -4
 3132 0002 82B0     		sub	sp, sp, #8
 3133              		.cfi_def_cfa_offset 16
 3134 0004 00AF     		add	r7, sp, #0
 3135              		.cfi_def_cfa_register 7
 3136 0006 7860     		str	r0, [r7, #4]
 434:Src/main.c    ****   __HAL_RCC_CACHEAXIRAM_MEM_CLK_DISABLE();
 3137              		.loc 1 434 3
 3138 0008 4FF48060 		mov	r0, #1024
 3139 000c FFF7FEFF 		bl	LL_MEM_DisableClock
 435:Src/main.c    ****   __HAL_RCC_CACHEAXI_CLK_DISABLE();
 3140              		.loc 1 435 3
 3141 0010 4FF08040 		mov	r0, #1073741824
 3142 0014 FFF7FEFF 		bl	LL_AHB5_GRP1_DisableClock
 436:Src/main.c    ****   __HAL_RCC_CACHEAXI_FORCE_RESET();
 3143              		.loc 1 436 3
 3144 0018 4FF08040 		mov	r0, #1073741824
 3145 001c FFF7FEFF 		bl	LL_AHB5_GRP1_ForceReset
 437:Src/main.c    **** }
 3146              		.loc 1 437 1
 3147 0020 00BF     		nop
 3148 0022 0837     		adds	r7, r7, #8
 3149              		.cfi_def_cfa_offset 8
 3150 0024 BD46     		mov	sp, r7
 3151              		.cfi_def_cfa_register 13
 3152              		@ sp needed
 3153 0026 80BD     		pop	{r7, pc}
 3154              		.cfi_endproc
 3155              	.LFE3356:
 3157              		.section	.text.assert_failed,"ax",%progbits
 3158              		.align	1
 3159              		.global	assert_failed
 3160              		.syntax unified
 3161              		.thumb
 3162              		.thumb_func
 3164              	assert_failed:
ARM GAS  /tmp/ccaUtRHH.s 			page 252


 3165              	.LFB3357:
 438:Src/main.c    **** 
 439:Src/main.c    **** #ifdef  USE_FULL_ASSERT
 440:Src/main.c    **** 
 441:Src/main.c    **** /**
 442:Src/main.c    ****   * @brief  Reports the name of the source file and the source line number
 443:Src/main.c    ****   *         where the assert_param error has occurred.
 444:Src/main.c    ****   * @param  file: pointer to the source file name
 445:Src/main.c    ****   * @param  line: assert_param error line source number
 446:Src/main.c    ****   * @retval None
 447:Src/main.c    ****   */
 448:Src/main.c    **** void assert_failed(uint8_t* file, uint32_t line)
 449:Src/main.c    **** {
 3166              		.loc 1 449 1
 3167              		.cfi_startproc
 3168              		@ args = 0, pretend = 0, frame = 8
 3169              		@ frame_needed = 1, uses_anonymous_args = 0
 3170              		@ link register save eliminated.
 3171 0000 80B4     		push	{r7}
 3172              		.cfi_def_cfa_offset 4
 3173              		.cfi_offset 7, -4
 3174 0002 83B0     		sub	sp, sp, #12
 3175              		.cfi_def_cfa_offset 16
 3176 0004 00AF     		add	r7, sp, #0
 3177              		.cfi_def_cfa_register 7
 3178 0006 7860     		str	r0, [r7, #4]
 3179 0008 3960     		str	r1, [r7]
 450:Src/main.c    ****   UNUSED(file);
 451:Src/main.c    ****   UNUSED(line);
 452:Src/main.c    ****   __BKPT(0);
 3180              		.loc 1 452 3
 3181              		.syntax unified
 3182              	@ 452 "Src/main.c" 1
 3183 000a 00BE     		bkpt 0
 3184              	@ 0 "" 2
 3185              		.thumb
 3186              		.syntax unified
 3187              	.L160:
 453:Src/main.c    ****   while (1)
 3188              		.loc 1 453 9
 3189 000c 00BF     		nop
 3190 000e FDE7     		b	.L160
 3191              		.cfi_endproc
 3192              	.LFE3357:
 3194              		.section	.keep_me,"ax",%progbits
 3195              		.align	1
 3196              		.global	app_clean_invalidate_dbg
 3197              		.syntax unified
 3198              		.thumb
 3199              		.thumb_func
 3201              	app_clean_invalidate_dbg:
 3202              	.LFB3358:
 454:Src/main.c    ****   {
 455:Src/main.c    ****   }
 456:Src/main.c    **** }
 457:Src/main.c    **** #endif
 458:Src/main.c    **** 
ARM GAS  /tmp/ccaUtRHH.s 			page 253


 459:Src/main.c    **** /* Allow to debug with cache enable */
 460:Src/main.c    **** __attribute__ ((section (".keep_me"))) void app_clean_invalidate_dbg()
 461:Src/main.c    **** {
 3203              		.loc 1 461 1
 3204              		.cfi_startproc
 3205              		@ args = 0, pretend = 0, frame = 16
 3206              		@ frame_needed = 1, uses_anonymous_args = 0
 3207              		@ link register save eliminated.
 3208 0000 80B4     		push	{r7}
 3209              		.cfi_def_cfa_offset 4
 3210              		.cfi_offset 7, -4
 3211 0002 85B0     		sub	sp, sp, #20
 3212              		.cfi_def_cfa_offset 24
 3213 0004 00AF     		add	r7, sp, #0
 3214              		.cfi_def_cfa_register 7
 3215              	.LBB92:
 3216              	.LBB93:
 170:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 171:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __DSB();
 172:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __ISB();
 173:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   #endif
 174:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** }
 175:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 176:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 177:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** /**
 178:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \brief   Disable D-Cache
 179:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \details Turns off D-Cache
 180:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   */
 181:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** __STATIC_FORCEINLINE void SCB_DisableDCache (void)
 182:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** {
 183:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
 184:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     struct {
 185:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     uint32_t ccsidr;
 186:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     uint32_t sets;
 187:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     uint32_t ways;
 188:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     } locals
 189:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     #if ((defined(__GNUC__) || defined(__clang__)) && !defined(__OPTIMIZE__))
 190:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****        __ALIGNED(__SCB_DCACHE_LINE_SIZE)
 191:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     #endif
 192:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     ;
 193:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 194:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 195:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __DSB();
 196:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 197:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     SCB->CCR &= ~(uint32_t)SCB_CCR_DC_Msk;  /* disable D-Cache */
 198:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __DSB();
 199:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 200:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     #if !defined(__OPTIMIZE__)
 201:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       /*
 202:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****        * For the endless loop issue with no optimization builds.
 203:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****        * More details, see https://github.com/ARM-software/CMSIS_5/issues/620
 204:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****        *
 205:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****        * The issue only happens when local variables are in stack. If
 206:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****        * local variables are saved in general purpose register, then the function
 207:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****        * is OK.
 208:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****        *
 209:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****        * When local variables are in stack, after disabling the cache, flush the
ARM GAS  /tmp/ccaUtRHH.s 			page 254


 210:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****        * local variables cache line for data consistency.
 211:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****        */
 212:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       /* Clean and invalidate the local variable cache. */
 213:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     #if defined(__ICCARM__)
 214:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     /* As we can't align the stack to the cache line size, invalidate each of the variables */
 215:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       SCB->DCCIMVAC = (uint32_t)&locals.sets;
 216:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       SCB->DCCIMVAC = (uint32_t)&locals.ways;
 217:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       SCB->DCCIMVAC = (uint32_t)&locals.ccsidr;
 218:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     #else
 219:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       SCB->DCCIMVAC = (uint32_t)&locals;
 220:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     #endif
 221:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       __DSB();
 222:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       __ISB();
 223:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     #endif
 224:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 225:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     locals.ccsidr = SCB->CCSIDR;
 226:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****                                             /* clean & invalidate D-Cache */
 227:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     locals.sets = (uint32_t)(CCSIDR_SETS(locals.ccsidr));
 228:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     do {
 229:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       locals.ways = (uint32_t)(CCSIDR_WAYS(locals.ccsidr));
 230:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       do {
 231:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         SCB->DCCISW = (((locals.sets << SCB_DCCISW_SET_Pos) & SCB_DCCISW_SET_Msk) |
 232:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****                        ((locals.ways << SCB_DCCISW_WAY_Pos) & SCB_DCCISW_WAY_Msk)  );
 233:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         #if defined ( __CC_ARM )
 234:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****           __schedule_barrier();
 235:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         #endif
 236:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       } while (locals.ways-- != 0U);
 237:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     } while(locals.sets-- != 0U);
 238:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 239:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __DSB();
 240:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __ISB();
 241:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   #endif
 242:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** }
 243:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 244:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 245:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** /**
 246:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \brief   Invalidate D-Cache
 247:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \details Invalidates D-Cache
 248:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   */
 249:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** __STATIC_FORCEINLINE void SCB_InvalidateDCache (void)
 250:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** {
 251:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
 252:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     uint32_t ccsidr;
 253:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     uint32_t sets;
 254:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     uint32_t ways;
 255:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 256:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 257:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __DSB();
 258:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 259:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     ccsidr = SCB->CCSIDR;
 260:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 261:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****                                             /* invalidate D-Cache */
 262:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 263:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     do {
 264:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 265:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       do {
 266:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
ARM GAS  /tmp/ccaUtRHH.s 			page 255


 267:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****                       ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 268:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         #if defined ( __CC_ARM )
 269:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****           __schedule_barrier();
 270:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         #endif
 271:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       } while (ways-- != 0U);
 272:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     } while(sets-- != 0U);
 273:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 274:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __DSB();
 275:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __ISB();
 276:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   #endif
 277:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** }
 278:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 279:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 280:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** /**
 281:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \brief   Clean D-Cache
 282:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \details Cleans D-Cache
 283:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   */
 284:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** __STATIC_FORCEINLINE void SCB_CleanDCache (void)
 285:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** {
 286:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
 287:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     uint32_t ccsidr;
 288:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     uint32_t sets;
 289:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     uint32_t ways;
 290:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 291:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 292:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __DSB();
 293:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 294:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     ccsidr = SCB->CCSIDR;
 295:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 296:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****                                             /* clean D-Cache */
 297:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 298:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     do {
 299:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 300:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       do {
 301:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         SCB->DCCSW = (((sets << SCB_DCCSW_SET_Pos) & SCB_DCCSW_SET_Msk) |
 302:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****                       ((ways << SCB_DCCSW_WAY_Pos) & SCB_DCCSW_WAY_Msk)  );
 303:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         #if defined ( __CC_ARM )
 304:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****           __schedule_barrier();
 305:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         #endif
 306:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       } while (ways-- != 0U);
 307:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     } while(sets-- != 0U);
 308:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 309:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __DSB();
 310:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __ISB();
 311:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   #endif
 312:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** }
 313:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 314:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 315:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** /**
 316:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \brief   Clean & Invalidate D-Cache
 317:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \details Cleans and Invalidates D-Cache
 318:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   */
 319:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** __STATIC_FORCEINLINE void SCB_CleanInvalidateDCache (void)
 320:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** {
 321:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
 322:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     uint32_t ccsidr;
 323:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     uint32_t sets;
ARM GAS  /tmp/ccaUtRHH.s 			page 256


 324:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     uint32_t ways;
 325:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 326:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 3217              		.loc 6 326 8
 3218 0006 1B4B     		ldr	r3, .L164
 3219              		.loc 6 326 17
 3220 0008 0022     		movs	r2, #0
 3221 000a C3F88420 		str	r2, [r3, #132]
 3222              	.LBB94:
 3223              	.LBB95:
 271:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 3224              		.loc 3 271 3
 3225              		.syntax unified
 3226              	@ 271 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 3227 000e BFF34F8F 		dsb 0xF
 3228              	@ 0 "" 2
 3229              		.loc 3 272 1
 3230              		.thumb
 3231              		.syntax unified
 3232 0012 00BF     		nop
 3233              	.LBE95:
 3234              	.LBE94:
 327:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __DSB();
 328:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 329:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     ccsidr = SCB->CCSIDR;
 3235              		.loc 6 329 17
 3236 0014 174B     		ldr	r3, .L164
 3237              		.loc 6 329 12
 3238 0016 D3F88030 		ldr	r3, [r3, #128]
 3239 001a FB60     		str	r3, [r7, #12]
 330:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 331:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****                                             /* clean & invalidate D-Cache */
 332:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 3240              		.loc 6 332 12
 3241 001c FB68     		ldr	r3, [r7, #12]
 3242 001e 5B0B     		lsrs	r3, r3, #13
 3243              		.loc 6 332 10
 3244 0020 C3F30E03 		ubfx	r3, r3, #0, #15
 3245 0024 BB60     		str	r3, [r7, #8]
 3246              	.L163:
 333:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     do {
 334:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 3247              		.loc 6 334 14
 3248 0026 FB68     		ldr	r3, [r7, #12]
 3249 0028 DB08     		lsrs	r3, r3, #3
 3250              		.loc 6 334 12
 3251 002a C3F30903 		ubfx	r3, r3, #0, #10
 3252 002e 7B60     		str	r3, [r7, #4]
 3253              	.L162:
 335:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       do {
 336:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         SCB->DCCISW = (((sets << SCB_DCCISW_SET_Pos) & SCB_DCCISW_SET_Msk) |
 3254              		.loc 6 336 31
 3255 0030 BB68     		ldr	r3, [r7, #8]
 3256 0032 5A01     		lsls	r2, r3, #5
 3257              		.loc 6 336 54
 3258 0034 43F6E073 		movw	r3, #16352
 3259 0038 1340     		ands	r3, r3, r2
ARM GAS  /tmp/ccaUtRHH.s 			page 257


 337:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****                        ((ways << SCB_DCCISW_WAY_Pos) & SCB_DCCISW_WAY_Msk)  );
 3260              		.loc 6 337 54
 3261 003a 7A68     		ldr	r2, [r7, #4]
 3262 003c 9207     		lsls	r2, r2, #30
 336:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****                        ((ways << SCB_DCCISW_WAY_Pos) & SCB_DCCISW_WAY_Msk)  );
 3263              		.loc 6 336 12
 3264 003e 0D49     		ldr	r1, .L164
 336:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****                        ((ways << SCB_DCCISW_WAY_Pos) & SCB_DCCISW_WAY_Msk)  );
 3265              		.loc 6 336 76
 3266 0040 1343     		orrs	r3, r3, r2
 336:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****                        ((ways << SCB_DCCISW_WAY_Pos) & SCB_DCCISW_WAY_Msk)  );
 3267              		.loc 6 336 21
 3268 0042 C1F87432 		str	r3, [r1, #628]
 338:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         #if defined ( __CC_ARM )
 339:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****           __schedule_barrier();
 340:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         #endif
 341:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       } while (ways-- != 0U);
 3269              		.loc 6 341 20 discriminator 1
 3270 0046 7B68     		ldr	r3, [r7, #4]
 3271 0048 5A1E     		subs	r2, r3, #1
 3272 004a 7A60     		str	r2, [r7, #4]
 3273              		.loc 6 341 23 discriminator 1
 3274 004c 002B     		cmp	r3, #0
 3275 004e EFD1     		bne	.L162
 342:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     } while(sets-- != 0U);
 3276              		.loc 6 342 17
 3277 0050 BB68     		ldr	r3, [r7, #8]
 3278 0052 5A1E     		subs	r2, r3, #1
 3279 0054 BA60     		str	r2, [r7, #8]
 3280              		.loc 6 342 20
 3281 0056 002B     		cmp	r3, #0
 3282 0058 E5D1     		bne	.L163
 3283              	.LBB96:
 3284              	.LBB97:
 271:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 3285              		.loc 3 271 3
 3286              		.syntax unified
 3287              	@ 271 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 3288 005a BFF34F8F 		dsb 0xF
 3289              	@ 0 "" 2
 3290              		.loc 3 272 1
 3291              		.thumb
 3292              		.syntax unified
 3293 005e 00BF     		nop
 3294              	.LBE97:
 3295              	.LBE96:
 3296              	.LBB98:
 3297              	.LBB99:
 260:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 3298              		.loc 3 260 3
 3299              		.syntax unified
 3300              	@ 260 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 3301 0060 BFF36F8F 		isb 0xF
 3302              	@ 0 "" 2
 261:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 3303              		.loc 3 261 1
 3304              		.thumb
ARM GAS  /tmp/ccaUtRHH.s 			page 258


 3305              		.syntax unified
 3306 0064 00BF     		nop
 3307              	.LBE99:
 3308              	.LBE98:
 343:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 344:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __DSB();
 345:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __ISB();
 346:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   #endif
 347:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** }
 3309              		.loc 6 347 1
 3310 0066 00BF     		nop
 3311              	.LBE93:
 3312              	.LBE92:
 462:Src/main.c    ****   SCB_CleanInvalidateDCache();
 463:Src/main.c    **** }
 3313              		.loc 1 463 1
 3314 0068 00BF     		nop
 3315 006a 1437     		adds	r7, r7, #20
 3316              		.cfi_def_cfa_offset 4
 3317 006c BD46     		mov	sp, r7
 3318              		.cfi_def_cfa_register 13
 3319              		@ sp needed
 3320 006e 5DF8047B 		ldr	r7, [sp], #4
 3321              		.cfi_restore 7
 3322              		.cfi_def_cfa_offset 0
 3323 0072 7047     		bx	lr
 3324              	.L165:
 3325              		.align	2
 3326              	.L164:
 3327 0074 00ED00E0 		.word	-536810240
 3328              		.cfi_endproc
 3329              	.LFE3358:
 3331              		.section	.text.HAL_GPU2D_MspInit,"ax",%progbits
 3332              		.align	1
 3333              		.global	HAL_GPU2D_MspInit
 3334              		.syntax unified
 3335              		.thumb
 3336              		.thumb_func
 3338              	HAL_GPU2D_MspInit:
 3339              	.LFB3359:
 464:Src/main.c    **** 
 465:Src/main.c    **** void HAL_GPU2D_MspInit(GPU2D_HandleTypeDef* hgpu2d)
 466:Src/main.c    **** {
 3340              		.loc 1 466 1
 3341              		.cfi_startproc
 3342              		@ args = 0, pretend = 0, frame = 8
 3343              		@ frame_needed = 1, uses_anonymous_args = 0
 3344 0000 80B5     		push	{r7, lr}
 3345              		.cfi_def_cfa_offset 8
 3346              		.cfi_offset 7, -8
 3347              		.cfi_offset 14, -4
 3348 0002 82B0     		sub	sp, sp, #8
 3349              		.cfi_def_cfa_offset 16
 3350 0004 00AF     		add	r7, sp, #0
 3351              		.cfi_def_cfa_register 7
 3352 0006 7860     		str	r0, [r7, #4]
 467:Src/main.c    ****   if(hgpu2d->Instance==(GPU2D_TypeDef)GPU2D)
ARM GAS  /tmp/ccaUtRHH.s 			page 259


 3353              		.loc 1 467 12
 3354 0008 7B68     		ldr	r3, [r7, #4]
 3355 000a 1B68     		ldr	r3, [r3]
 3356              		.loc 1 467 5
 3357 000c 104A     		ldr	r2, .L169
 3358 000e 9342     		cmp	r3, r2
 3359 0010 19D1     		bne	.L168
 468:Src/main.c    ****   {
 469:Src/main.c    ****     __HAL_RCC_GPU2D_FORCE_RESET();
 3360              		.loc 1 469 5
 3361 0012 4FF48010 		mov	r0, #1048576
 3362 0016 FFF7FEFF 		bl	LL_AHB5_GRP1_ForceReset
 470:Src/main.c    ****     __HAL_RCC_GPU2D_RELEASE_RESET();
 3363              		.loc 1 470 5
 3364 001a 4FF48010 		mov	r0, #1048576
 3365 001e FFF7FEFF 		bl	LL_AHB5_GRP1_ReleaseReset
 471:Src/main.c    ****     __HAL_RCC_GPU2D_CLK_ENABLE();
 3366              		.loc 1 471 5
 3367 0022 4FF48010 		mov	r0, #1048576
 3368 0026 FFF7FEFF 		bl	LL_AHB5_GRP1_EnableClock
 472:Src/main.c    **** 
 473:Src/main.c    ****     NVIC_SetPriority(GPU2D_IRQn, 6);
 3369              		.loc 1 473 5
 3370 002a 0621     		movs	r1, #6
 3371 002c 4120     		movs	r0, #65
 3372 002e FFF7FEFF 		bl	__NVIC_SetPriority
 474:Src/main.c    ****     NVIC_EnableIRQ(GPU2D_IRQn);
 3373              		.loc 1 474 5
 3374 0032 4120     		movs	r0, #65
 3375 0034 FFF7FEFF 		bl	__NVIC_EnableIRQ
 475:Src/main.c    **** 
 476:Src/main.c    ****     NVIC_SetPriority(GPU2D_ER_IRQn, 5);
 3376              		.loc 1 476 5
 3377 0038 0521     		movs	r1, #5
 3378 003a 4220     		movs	r0, #66
 3379 003c FFF7FEFF 		bl	__NVIC_SetPriority
 477:Src/main.c    ****     NVIC_EnableIRQ(GPU2D_ER_IRQn);
 3380              		.loc 1 477 5
 3381 0040 4220     		movs	r0, #66
 3382 0042 FFF7FEFF 		bl	__NVIC_EnableIRQ
 3383              	.L168:
 478:Src/main.c    ****   }
 479:Src/main.c    **** }
 3384              		.loc 1 479 1
 3385 0046 00BF     		nop
 3386 0048 0837     		adds	r7, r7, #8
 3387              		.cfi_def_cfa_offset 8
 3388 004a BD46     		mov	sp, r7
 3389              		.cfi_def_cfa_register 13
 3390              		@ sp needed
 3391 004c 80BD     		pop	{r7, pc}
 3392              	.L170:
 3393 004e 00BF     		.align	2
 3394              	.L169:
 3395 0050 00400358 		.word	1476608000
 3396              		.cfi_endproc
 3397              	.LFE3359:
ARM GAS  /tmp/ccaUtRHH.s 			page 260


 3399              		.section	.text.HAL_GPU2D_MspDeInit,"ax",%progbits
 3400              		.align	1
 3401              		.global	HAL_GPU2D_MspDeInit
 3402              		.syntax unified
 3403              		.thumb
 3404              		.thumb_func
 3406              	HAL_GPU2D_MspDeInit:
 3407              	.LFB3360:
 480:Src/main.c    **** 
 481:Src/main.c    **** void HAL_GPU2D_MspDeInit(GPU2D_HandleTypeDef* hgpu2d)
 482:Src/main.c    **** {
 3408              		.loc 1 482 1
 3409              		.cfi_startproc
 3410              		@ args = 0, pretend = 0, frame = 8
 3411              		@ frame_needed = 1, uses_anonymous_args = 0
 3412 0000 80B5     		push	{r7, lr}
 3413              		.cfi_def_cfa_offset 8
 3414              		.cfi_offset 7, -8
 3415              		.cfi_offset 14, -4
 3416 0002 82B0     		sub	sp, sp, #8
 3417              		.cfi_def_cfa_offset 16
 3418 0004 00AF     		add	r7, sp, #0
 3419              		.cfi_def_cfa_register 7
 3420 0006 7860     		str	r0, [r7, #4]
 483:Src/main.c    ****   if(hgpu2d->Instance==(GPU2D_TypeDef)GPU2D)
 3421              		.loc 1 483 12
 3422 0008 7B68     		ldr	r3, [r7, #4]
 3423 000a 1B68     		ldr	r3, [r3]
 3424              		.loc 1 483 5
 3425 000c 054A     		ldr	r2, .L174
 3426 000e 9342     		cmp	r3, r2
 3427 0010 03D1     		bne	.L173
 484:Src/main.c    ****   {
 485:Src/main.c    ****     __HAL_RCC_GPU2D_CLK_DISABLE();
 3428              		.loc 1 485 5
 3429 0012 4FF48010 		mov	r0, #1048576
 3430 0016 FFF7FEFF 		bl	LL_AHB5_GRP1_DisableClock
 3431              	.L173:
 486:Src/main.c    ****   }
 487:Src/main.c    **** }
 3432              		.loc 1 487 1
 3433 001a 00BF     		nop
 3434 001c 0837     		adds	r7, r7, #8
 3435              		.cfi_def_cfa_offset 8
 3436 001e BD46     		mov	sp, r7
 3437              		.cfi_def_cfa_register 13
 3438              		@ sp needed
 3439 0020 80BD     		pop	{r7, pc}
 3440              	.L175:
 3441 0022 00BF     		.align	2
 3442              	.L174:
 3443 0024 00400358 		.word	1476608000
 3444              		.cfi_endproc
 3445              	.LFE3360:
 3447              		.section	.text.HAL_GFXMMU_MspInit,"ax",%progbits
 3448              		.align	1
 3449              		.global	HAL_GFXMMU_MspInit
ARM GAS  /tmp/ccaUtRHH.s 			page 261


 3450              		.syntax unified
 3451              		.thumb
 3452              		.thumb_func
 3454              	HAL_GFXMMU_MspInit:
 3455              	.LFB3361:
 488:Src/main.c    **** 
 489:Src/main.c    **** void HAL_GFXMMU_MspInit(GFXMMU_HandleTypeDef *hgfxmmu)
 490:Src/main.c    **** {
 3456              		.loc 1 490 1
 3457              		.cfi_startproc
 3458              		@ args = 0, pretend = 0, frame = 8
 3459              		@ frame_needed = 1, uses_anonymous_args = 0
 3460 0000 80B5     		push	{r7, lr}
 3461              		.cfi_def_cfa_offset 8
 3462              		.cfi_offset 7, -8
 3463              		.cfi_offset 14, -4
 3464 0002 82B0     		sub	sp, sp, #8
 3465              		.cfi_def_cfa_offset 16
 3466 0004 00AF     		add	r7, sp, #0
 3467              		.cfi_def_cfa_register 7
 3468 0006 7860     		str	r0, [r7, #4]
 491:Src/main.c    ****   /* GFXMMU clock enable */
 492:Src/main.c    ****   __HAL_RCC_GFXMMU_CLK_ENABLE();
 3469              		.loc 1 492 3
 3470 0008 4FF40020 		mov	r0, #524288
 3471 000c FFF7FEFF 		bl	LL_AHB5_GRP1_EnableClock
 493:Src/main.c    **** 
 494:Src/main.c    ****   /* Enable GFXMMU interrupt */
 495:Src/main.c    ****   NVIC_SetPriority(GFXMMU_IRQn, 5);
 3472              		.loc 1 495 3
 3473 0010 0521     		movs	r1, #5
 3474 0012 3F20     		movs	r0, #63
 3475 0014 FFF7FEFF 		bl	__NVIC_SetPriority
 496:Src/main.c    ****   NVIC_EnableIRQ(GFXMMU_IRQn);
 3476              		.loc 1 496 3
 3477 0018 3F20     		movs	r0, #63
 3478 001a FFF7FEFF 		bl	__NVIC_EnableIRQ
 497:Src/main.c    **** }
 3479              		.loc 1 497 1
 3480 001e 00BF     		nop
 3481 0020 0837     		adds	r7, r7, #8
 3482              		.cfi_def_cfa_offset 8
 3483 0022 BD46     		mov	sp, r7
 3484              		.cfi_def_cfa_register 13
 3485              		@ sp needed
 3486 0024 80BD     		pop	{r7, pc}
 3487              		.cfi_endproc
 3488              	.LFE3361:
 3490              		.section	.text.HAL_GFXMMU_MspDeInit,"ax",%progbits
 3491              		.align	1
 3492              		.global	HAL_GFXMMU_MspDeInit
 3493              		.syntax unified
 3494              		.thumb
 3495              		.thumb_func
 3497              	HAL_GFXMMU_MspDeInit:
 3498              	.LFB3362:
 498:Src/main.c    **** 
ARM GAS  /tmp/ccaUtRHH.s 			page 262


 499:Src/main.c    **** void HAL_GFXMMU_MspDeInit(GFXMMU_HandleTypeDef *hgfxmmu)
 500:Src/main.c    **** {
 3499              		.loc 1 500 1
 3500              		.cfi_startproc
 3501              		@ args = 0, pretend = 0, frame = 8
 3502              		@ frame_needed = 1, uses_anonymous_args = 0
 3503 0000 80B5     		push	{r7, lr}
 3504              		.cfi_def_cfa_offset 8
 3505              		.cfi_offset 7, -8
 3506              		.cfi_offset 14, -4
 3507 0002 82B0     		sub	sp, sp, #8
 3508              		.cfi_def_cfa_offset 16
 3509 0004 00AF     		add	r7, sp, #0
 3510              		.cfi_def_cfa_register 7
 3511 0006 7860     		str	r0, [r7, #4]
 501:Src/main.c    ****   /* GFXMMU clock enable */
 502:Src/main.c    ****   __HAL_RCC_GFXMMU_CLK_DISABLE();
 3512              		.loc 1 502 3
 3513 0008 4FF40020 		mov	r0, #524288
 3514 000c FFF7FEFF 		bl	LL_AHB5_GRP1_DisableClock
 503:Src/main.c    **** 
 504:Src/main.c    ****   /* Enable GFXMMU interrupt */
 505:Src/main.c    ****   NVIC_DisableIRQ(GFXMMU_IRQn);
 3515              		.loc 1 505 3
 3516 0010 3F20     		movs	r0, #63
 3517 0012 FFF7FEFF 		bl	__NVIC_DisableIRQ
 506:Src/main.c    **** }
 3518              		.loc 1 506 1
 3519 0016 00BF     		nop
 3520 0018 0837     		adds	r7, r7, #8
 3521              		.cfi_def_cfa_offset 8
 3522 001a BD46     		mov	sp, r7
 3523              		.cfi_def_cfa_register 13
 3524              		@ sp needed
 3525 001c 80BD     		pop	{r7, pc}
 3526              		.cfi_endproc
 3527              	.LFE3362:
 3529              		.section	.rodata.__func__.1,"a"
 3530              		.align	2
 3533              	__func__.1:
 3534 0000 47505532 		.ascii	"GPU2D_Init\000"
 3534      445F496E 
 3534      697400
 3535              		.section	.rodata.__func__.0,"a"
 3536              		.align	2
 3539              	__func__.0:
 3540 0000 6D61696E 		.ascii	"main_freertos\000"
 3540      5F667265 
 3540      6572746F 
 3540      7300
 3541              		.text
 3542              	.Letext0:
 3543              		.file 7 "/home/tanjiajun2002/renesas/rzv/e2studio_v2025-01_fsp_v3.1.0/toolchains/gcc_arm/arm-gnu-t
 3544              		.file 8 "/home/tanjiajun2002/renesas/rzv/e2studio_v2025-01_fsp_v3.1.0/toolchains/gcc_arm/arm-gnu-t
 3545              		.file 9 "/home/tanjiajun2002/renesas/rzv/e2studio_v2025-01_fsp_v3.1.0/toolchains/gcc_arm/arm-gnu-t
 3546              		.file 10 "STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Include/stm32n657xx.h"
 3547              		.file 11 "STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Include/stm32n6xx.h"
ARM GAS  /tmp/ccaUtRHH.s 			page 263


 3548              		.file 12 "STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_hal_def.h"
 3549              		.file 13 "STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_hal_rcc.h"
 3550              		.file 14 "STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_hal_rcc_ex.h"
 3551              		.file 15 "STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_hal_gpio.h"
 3552              		.file 16 "STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_hal_rif.h"
 3553              		.file 17 "STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_hal_dma.h"
 3554              		.file 18 "STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_hal_dma_ex.h"
 3555              		.file 19 "STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_hal_dcmipp.h"
 3556              		.file 20 "STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_hal_gfxmmu.h"
 3557              		.file 21 "STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_hal_ramcfg.h"
 3558              		.file 22 "STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_hal_uart.h"
 3559              		.file 23 "STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_hal_cacheaxi.h"
 3560              		.file 24 "STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_hal_gpu2d.h"
 3561              		.file 25 "STM32Cube_FW_N6/Drivers/BSP/STM32N6570-DK/stm32n6570_discovery.h"
 3562              		.file 26 "STM32Cube_FW_N6/Drivers/BSP/STM32N6570-DK/../Components/mx66uw1g45g/mx66uw1g45g.h"
 3563              		.file 27 "STM32Cube_FW_N6/Drivers/BSP/STM32N6570-DK/stm32n6570_discovery_xspi.h"
 3564              		.file 28 "Lib/FreeRTOS/Source/include/projdefs.h"
 3565              		.file 29 "Lib/FreeRTOS/Source/portable/GCC/ARM_CM55_NTZ/non_secure/portmacrocommon.h"
 3566              		.file 30 "Lib/FreeRTOS/Source/include/FreeRTOS.h"
 3567              		.file 31 "Lib/FreeRTOS/Source/include/task.h"
 3568              		.file 32 "Inc/app.h"
 3569              		.file 33 "Inc/app_fuseprogramming.h"
 3570              		.file 34 "STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_hal_cortex.h"
 3571              		.file 35 "STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_hal.h"
 3572              		.file 36 "/home/tanjiajun2002/renesas/rzv/e2studio_v2025-01_fsp_v3.1.0/toolchains/gcc_arm/arm-gnu-
 3573              		.file 37 "STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_hal_icache.h"
 3574              		.file 38 "Lib/AI_Runtime/Npu/Devices/STM32N6XX/npu_cache.h"
ARM GAS  /tmp/ccaUtRHH.s 			page 264


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
     /tmp/ccaUtRHH.s:26     .text.__NVIC_EnableIRQ:00000000 $t
     /tmp/ccaUtRHH.s:31     .text.__NVIC_EnableIRQ:00000000 __NVIC_EnableIRQ
     /tmp/ccaUtRHH.s:83     .text.__NVIC_EnableIRQ:00000038 $d
     /tmp/ccaUtRHH.s:88     .text.__NVIC_DisableIRQ:00000000 $t
     /tmp/ccaUtRHH.s:93     .text.__NVIC_DisableIRQ:00000000 __NVIC_DisableIRQ
     /tmp/ccaUtRHH.s:170    .text.__NVIC_DisableIRQ:00000044 $d
     /tmp/ccaUtRHH.s:175    .text.__NVIC_SetPriority:00000000 $t
     /tmp/ccaUtRHH.s:180    .text.__NVIC_SetPriority:00000000 __NVIC_SetPriority
     /tmp/ccaUtRHH.s:248    .text.__NVIC_SetPriority:0000004c $d
     /tmp/ccaUtRHH.s:254    .text.LL_BUS_EnableClockLowPower:00000000 $t
     /tmp/ccaUtRHH.s:259    .text.LL_BUS_EnableClockLowPower:00000000 LL_BUS_EnableClockLowPower
     /tmp/ccaUtRHH.s:300    .text.LL_BUS_EnableClockLowPower:00000028 $d
     /tmp/ccaUtRHH.s:305    .text.LL_MEM_EnableClock:00000000 $t
     /tmp/ccaUtRHH.s:310    .text.LL_MEM_EnableClock:00000000 LL_MEM_EnableClock
     /tmp/ccaUtRHH.s:350    .text.LL_MEM_EnableClock:00000028 $d
     /tmp/ccaUtRHH.s:355    .text.LL_MEM_DisableClock:00000000 $t
     /tmp/ccaUtRHH.s:360    .text.LL_MEM_DisableClock:00000000 LL_MEM_DisableClock
     /tmp/ccaUtRHH.s:395    .text.LL_MEM_DisableClock:00000024 $d
     /tmp/ccaUtRHH.s:400    .text.LL_MEM_EnableClockLowPower:00000000 $t
     /tmp/ccaUtRHH.s:405    .text.LL_MEM_EnableClockLowPower:00000000 LL_MEM_EnableClockLowPower
     /tmp/ccaUtRHH.s:445    .text.LL_MEM_EnableClockLowPower:00000028 $d
     /tmp/ccaUtRHH.s:450    .text.LL_AHB1_GRP1_EnableClockLowPower:00000000 $t
     /tmp/ccaUtRHH.s:455    .text.LL_AHB1_GRP1_EnableClockLowPower:00000000 LL_AHB1_GRP1_EnableClockLowPower
     /tmp/ccaUtRHH.s:495    .text.LL_AHB1_GRP1_EnableClockLowPower:00000028 $d
     /tmp/ccaUtRHH.s:500    .text.LL_AHB2_GRP1_EnableClock:00000000 $t
     /tmp/ccaUtRHH.s:505    .text.LL_AHB2_GRP1_EnableClock:00000000 LL_AHB2_GRP1_EnableClock
     /tmp/ccaUtRHH.s:545    .text.LL_AHB2_GRP1_EnableClock:00000028 $d
     /tmp/ccaUtRHH.s:550    .text.LL_AHB2_GRP1_EnableClockLowPower:00000000 $t
     /tmp/ccaUtRHH.s:555    .text.LL_AHB2_GRP1_EnableClockLowPower:00000000 LL_AHB2_GRP1_EnableClockLowPower
     /tmp/ccaUtRHH.s:595    .text.LL_AHB2_GRP1_EnableClockLowPower:00000028 $d
     /tmp/ccaUtRHH.s:600    .text.LL_AHB3_GRP1_EnableClock:00000000 $t
     /tmp/ccaUtRHH.s:605    .text.LL_AHB3_GRP1_EnableClock:00000000 LL_AHB3_GRP1_EnableClock
     /tmp/ccaUtRHH.s:645    .text.LL_AHB3_GRP1_EnableClock:00000028 $d
     /tmp/ccaUtRHH.s:650    .text.LL_AHB3_GRP1_ForceReset:00000000 $t
     /tmp/ccaUtRHH.s:655    .text.LL_AHB3_GRP1_ForceReset:00000000 LL_AHB3_GRP1_ForceReset
     /tmp/ccaUtRHH.s:688    .text.LL_AHB3_GRP1_ForceReset:0000001c $d
     /tmp/ccaUtRHH.s:693    .text.LL_AHB3_GRP1_ReleaseReset:00000000 $t
     /tmp/ccaUtRHH.s:698    .text.LL_AHB3_GRP1_ReleaseReset:00000000 LL_AHB3_GRP1_ReleaseReset
     /tmp/ccaUtRHH.s:733    .text.LL_AHB3_GRP1_ReleaseReset:00000024 $d
     /tmp/ccaUtRHH.s:738    .text.LL_AHB3_GRP1_EnableClockLowPower:00000000 $t
     /tmp/ccaUtRHH.s:743    .text.LL_AHB3_GRP1_EnableClockLowPower:00000000 LL_AHB3_GRP1_EnableClockLowPower
     /tmp/ccaUtRHH.s:783    .text.LL_AHB3_GRP1_EnableClockLowPower:00000028 $d
     /tmp/ccaUtRHH.s:788    .text.LL_AHB4_GRP1_EnableClock:00000000 $t
     /tmp/ccaUtRHH.s:793    .text.LL_AHB4_GRP1_EnableClock:00000000 LL_AHB4_GRP1_EnableClock
     /tmp/ccaUtRHH.s:833    .text.LL_AHB4_GRP1_EnableClock:00000028 $d
     /tmp/ccaUtRHH.s:838    .text.LL_AHB4_GRP1_EnableClockLowPower:00000000 $t
     /tmp/ccaUtRHH.s:843    .text.LL_AHB4_GRP1_EnableClockLowPower:00000000 LL_AHB4_GRP1_EnableClockLowPower
     /tmp/ccaUtRHH.s:883    .text.LL_AHB4_GRP1_EnableClockLowPower:00000028 $d
     /tmp/ccaUtRHH.s:888    .text.LL_AHB5_GRP1_EnableClock:00000000 $t
     /tmp/ccaUtRHH.s:893    .text.LL_AHB5_GRP1_EnableClock:00000000 LL_AHB5_GRP1_EnableClock
     /tmp/ccaUtRHH.s:933    .text.LL_AHB5_GRP1_EnableClock:00000028 $d
     /tmp/ccaUtRHH.s:938    .text.LL_AHB5_GRP1_DisableClock:00000000 $t
     /tmp/ccaUtRHH.s:943    .text.LL_AHB5_GRP1_DisableClock:00000000 LL_AHB5_GRP1_DisableClock
     /tmp/ccaUtRHH.s:978    .text.LL_AHB5_GRP1_DisableClock:00000024 $d
     /tmp/ccaUtRHH.s:983    .text.LL_AHB5_GRP1_ForceReset:00000000 $t
ARM GAS  /tmp/ccaUtRHH.s 			page 265


     /tmp/ccaUtRHH.s:988    .text.LL_AHB5_GRP1_ForceReset:00000000 LL_AHB5_GRP1_ForceReset
     /tmp/ccaUtRHH.s:1021   .text.LL_AHB5_GRP1_ForceReset:0000001c $d
     /tmp/ccaUtRHH.s:1026   .text.LL_AHB5_GRP1_ReleaseReset:00000000 $t
     /tmp/ccaUtRHH.s:1031   .text.LL_AHB5_GRP1_ReleaseReset:00000000 LL_AHB5_GRP1_ReleaseReset
     /tmp/ccaUtRHH.s:1066   .text.LL_AHB5_GRP1_ReleaseReset:00000024 $d
     /tmp/ccaUtRHH.s:1071   .text.LL_AHB5_GRP1_EnableClockLowPower:00000000 $t
     /tmp/ccaUtRHH.s:1076   .text.LL_AHB5_GRP1_EnableClockLowPower:00000000 LL_AHB5_GRP1_EnableClockLowPower
     /tmp/ccaUtRHH.s:1116   .text.LL_AHB5_GRP1_EnableClockLowPower:00000028 $d
     /tmp/ccaUtRHH.s:1121   .text.LL_APB1_GRP1_EnableClockLowPower:00000000 $t
     /tmp/ccaUtRHH.s:1126   .text.LL_APB1_GRP1_EnableClockLowPower:00000000 LL_APB1_GRP1_EnableClockLowPower
     /tmp/ccaUtRHH.s:1166   .text.LL_APB1_GRP1_EnableClockLowPower:00000028 $d
     /tmp/ccaUtRHH.s:1171   .text.LL_APB1_GRP2_EnableClockLowPower:00000000 $t
     /tmp/ccaUtRHH.s:1176   .text.LL_APB1_GRP2_EnableClockLowPower:00000000 LL_APB1_GRP2_EnableClockLowPower
     /tmp/ccaUtRHH.s:1216   .text.LL_APB1_GRP2_EnableClockLowPower:00000028 $d
     /tmp/ccaUtRHH.s:1221   .text.LL_APB2_GRP1_EnableClock:00000000 $t
     /tmp/ccaUtRHH.s:1226   .text.LL_APB2_GRP1_EnableClock:00000000 LL_APB2_GRP1_EnableClock
     /tmp/ccaUtRHH.s:1266   .text.LL_APB2_GRP1_EnableClock:00000028 $d
     /tmp/ccaUtRHH.s:1271   .text.LL_APB2_GRP1_EnableClockLowPower:00000000 $t
     /tmp/ccaUtRHH.s:1276   .text.LL_APB2_GRP1_EnableClockLowPower:00000000 LL_APB2_GRP1_EnableClockLowPower
     /tmp/ccaUtRHH.s:1316   .text.LL_APB2_GRP1_EnableClockLowPower:00000028 $d
     /tmp/ccaUtRHH.s:1321   .text.LL_APB4_GRP1_EnableClockLowPower:00000000 $t
     /tmp/ccaUtRHH.s:1326   .text.LL_APB4_GRP1_EnableClockLowPower:00000000 LL_APB4_GRP1_EnableClockLowPower
     /tmp/ccaUtRHH.s:1366   .text.LL_APB4_GRP1_EnableClockLowPower:00000028 $d
     /tmp/ccaUtRHH.s:1371   .text.LL_APB4_GRP2_EnableClockLowPower:00000000 $t
     /tmp/ccaUtRHH.s:1376   .text.LL_APB4_GRP2_EnableClockLowPower:00000000 LL_APB4_GRP2_EnableClockLowPower
     /tmp/ccaUtRHH.s:1416   .text.LL_APB4_GRP2_EnableClockLowPower:00000028 $d
     /tmp/ccaUtRHH.s:1421   .text.LL_APB5_GRP1_EnableClockLowPower:00000000 $t
     /tmp/ccaUtRHH.s:1426   .text.LL_APB5_GRP1_EnableClockLowPower:00000000 LL_APB5_GRP1_EnableClockLowPower
     /tmp/ccaUtRHH.s:1466   .text.LL_APB5_GRP1_EnableClockLowPower:00000028 $d
     /tmp/ccaUtRHH.s:1471   .text.LL_MISC_EnableClockLowPower:00000000 $t
     /tmp/ccaUtRHH.s:1476   .text.LL_MISC_EnableClockLowPower:00000000 LL_MISC_EnableClockLowPower
     /tmp/ccaUtRHH.s:1516   .text.LL_MISC_EnableClockLowPower:00000028 $d
     /tmp/ccaUtRHH.s:1521   .text.LL_RCC_SetCpuClkSource:00000000 $t
     /tmp/ccaUtRHH.s:1526   .text.LL_RCC_SetCpuClkSource:00000000 LL_RCC_SetCpuClkSource
     /tmp/ccaUtRHH.s:1564   .text.LL_RCC_SetCpuClkSource:00000024 $d
     /tmp/ccaUtRHH.s:1569   .text.LL_RCC_SetSysClkSource:00000000 $t
     /tmp/ccaUtRHH.s:1574   .text.LL_RCC_SetSysClkSource:00000000 LL_RCC_SetSysClkSource
     /tmp/ccaUtRHH.s:1611   .text.LL_RCC_SetSysClkSource:00000024 $d
     /tmp/ccaUtRHH.s:1620   .bss.huart1:00000000 huart1
     /tmp/ccaUtRHH.s:1617   .bss.huart1:00000000 $d
     /tmp/ccaUtRHH.s:1627   .bss.hgpu2d:00000000 hgpu2d
     /tmp/ccaUtRHH.s:1624   .bss.hgpu2d:00000000 $d
     /tmp/ccaUtRHH.s:1630   .bss.main_thread:00000000 $d
     /tmp/ccaUtRHH.s:1633   .bss.main_thread:00000000 main_thread
     /tmp/ccaUtRHH.s:1636   .bss.main_thread_stack:00000000 $d
     /tmp/ccaUtRHH.s:1639   .bss.main_thread_stack:00000000 main_thread_stack
     /tmp/ccaUtRHH.s:1642   .text.main:00000000 $t
     /tmp/ccaUtRHH.s:1648   .text.main:00000000 main
     /tmp/ccaUtRHH.s:2749   .text.main_freertos:00000000 main_freertos
     /tmp/ccaUtRHH.s:1933   .text.main:00000104 $d
     /tmp/ccaUtRHH.s:1939   .text.NPURam_enable:00000000 $t
     /tmp/ccaUtRHH.s:1944   .text.NPURam_enable:00000000 NPURam_enable
     /tmp/ccaUtRHH.s:2027   .text.NPURam_enable:00000080 $d
     /tmp/ccaUtRHH.s:2035   .text.NPUCache_config:00000000 $t
     /tmp/ccaUtRHH.s:2040   .text.NPUCache_config:00000000 NPUCache_config
     /tmp/ccaUtRHH.s:2063   .text.Security_Config:00000000 $t
     /tmp/ccaUtRHH.s:2068   .text.Security_Config:00000000 Security_Config
ARM GAS  /tmp/ccaUtRHH.s 			page 266


     /tmp/ccaUtRHH.s:2190   .text.Security_Config:000000cc $d
     /tmp/ccaUtRHH.s:2205   .text.GPU_CACHE_Enable:00000000 $t
     /tmp/ccaUtRHH.s:2210   .text.GPU_CACHE_Enable:00000000 GPU_CACHE_Enable
     /tmp/ccaUtRHH.s:2238   .rodata:00000000 $d
     /tmp/ccaUtRHH.s:2245   .text.GPU2D_Init:00000000 $t
     /tmp/ccaUtRHH.s:2250   .text.GPU2D_Init:00000000 GPU2D_Init
     /tmp/ccaUtRHH.s:2286   .text.GPU2D_Init:00000028 $d
     /tmp/ccaUtRHH.s:3533   .rodata.__func__.1:00000000 __func__.1
     /tmp/ccaUtRHH.s:2295   .text.IAC_Config:00000000 $t
     /tmp/ccaUtRHH.s:2300   .text.IAC_Config:00000000 IAC_Config
     /tmp/ccaUtRHH.s:2328   .text.IAC_IRQHandler:00000000 $t
     /tmp/ccaUtRHH.s:2334   .text.IAC_IRQHandler:00000000 IAC_IRQHandler
     /tmp/ccaUtRHH.s:2354   .text.SystemClock_Config:00000000 $t
     /tmp/ccaUtRHH.s:2359   .text.SystemClock_Config:00000000 SystemClock_Config
     /tmp/ccaUtRHH.s:2624   .text.SystemClock_Config:00000214 $d
     /tmp/ccaUtRHH.s:2630   .text.CONSOLE_Config:00000000 $t
     /tmp/ccaUtRHH.s:2635   .text.CONSOLE_Config:00000000 CONSOLE_Config
     /tmp/ccaUtRHH.s:2730   .text.CONSOLE_Config:0000007c $d
     /tmp/ccaUtRHH.s:2744   .text.main_freertos:00000000 $t
     /tmp/ccaUtRHH.s:2798   .text.main_freertos:00000048 $d
     /tmp/ccaUtRHH.s:2815   .text.main_thread_fct:00000000 main_thread_fct
     /tmp/ccaUtRHH.s:3539   .rodata.__func__.0:00000000 __func__.0
     /tmp/ccaUtRHH.s:2810   .text.main_thread_fct:00000000 $t
     /tmp/ccaUtRHH.s:2960   .text.MX_DCMIPP_ClockConfig:00000000 $t
     /tmp/ccaUtRHH.s:2966   .text.MX_DCMIPP_ClockConfig:00000000 MX_DCMIPP_ClockConfig
     /tmp/ccaUtRHH.s:3071   .text.HAL_CACHEAXI_MspInit:00000000 $t
     /tmp/ccaUtRHH.s:3077   .text.HAL_CACHEAXI_MspInit:00000000 HAL_CACHEAXI_MspInit
     /tmp/ccaUtRHH.s:3116   .text.HAL_CACHEAXI_MspDeInit:00000000 $t
     /tmp/ccaUtRHH.s:3122   .text.HAL_CACHEAXI_MspDeInit:00000000 HAL_CACHEAXI_MspDeInit
     /tmp/ccaUtRHH.s:3158   .text.assert_failed:00000000 $t
     /tmp/ccaUtRHH.s:3164   .text.assert_failed:00000000 assert_failed
     /tmp/ccaUtRHH.s:3195   .keep_me:00000000 $t
     /tmp/ccaUtRHH.s:3201   .keep_me:00000000 app_clean_invalidate_dbg
     /tmp/ccaUtRHH.s:3327   .keep_me:00000074 $d
     /tmp/ccaUtRHH.s:3332   .text.HAL_GPU2D_MspInit:00000000 $t
     /tmp/ccaUtRHH.s:3338   .text.HAL_GPU2D_MspInit:00000000 HAL_GPU2D_MspInit
     /tmp/ccaUtRHH.s:3395   .text.HAL_GPU2D_MspInit:00000050 $d
     /tmp/ccaUtRHH.s:3400   .text.HAL_GPU2D_MspDeInit:00000000 $t
     /tmp/ccaUtRHH.s:3406   .text.HAL_GPU2D_MspDeInit:00000000 HAL_GPU2D_MspDeInit
     /tmp/ccaUtRHH.s:3443   .text.HAL_GPU2D_MspDeInit:00000024 $d
     /tmp/ccaUtRHH.s:3448   .text.HAL_GFXMMU_MspInit:00000000 $t
     /tmp/ccaUtRHH.s:3454   .text.HAL_GFXMMU_MspInit:00000000 HAL_GFXMMU_MspInit
     /tmp/ccaUtRHH.s:3491   .text.HAL_GFXMMU_MspDeInit:00000000 $t
     /tmp/ccaUtRHH.s:3497   .text.HAL_GFXMMU_MspDeInit:00000000 HAL_GFXMMU_MspDeInit
     /tmp/ccaUtRHH.s:3530   .rodata.__func__.1:00000000 $d
     /tmp/ccaUtRHH.s:3536   .rodata.__func__.0:00000000 $d
                           .group:00000000 wm4.0.2a10773746a5c5ebb5552f50e466f80b
                           .group:00000000 wm4._newlib_version.h.4.411db44ea2338a62eca2f0777f81481b
                           .group:00000000 wm4.newlib.h.27.4b972ceed5d01f491020c20f1e546cab
                           .group:00000000 wm4.ieeefp.h.77.bd5feb87d9990dd328793ced294f6a87
                           .group:00000000 wm4.features.h.22.9dfb1293666eb4caf24cccb81c86a551
                           .group:00000000 wm4.config.h.224.10ee1ad185d877c6e334e6581faab44d
                           .group:00000000 wm4._ansi.h.31.de524f58584151836e90d8620a16f8e8
                           .group:00000000 wm4.assert.h.11.db24e541f16414db224bf986d21017e2
                           .group:00000000 wm4._default_types.h.6.959254cf5f09734ea7516c89e8bb21bd
                           .group:00000000 wm4._intsup.h.10.48bafbb683905c4daa4565a85aeeb264
                           .group:00000000 wm4._stdint.h.10.c24fa3af3bc1706662bb5593a907e841
ARM GAS  /tmp/ccaUtRHH.s 			page 267


                           .group:00000000 wm4.stdint.h.23.d53047a68f4a85177f80b422d52785ed
                           .group:00000000 wm4.cmsis_gcc.h.26.7a5fd1a99dbedde687044a4433ab3e15
                           .group:00000000 wm4.stddef.h.39.0dc9006b34572d4d9cae4c8b422c4971
                           .group:00000000 wm4.cdefs.h.49.70fc7af612f78ddcace70fdd90b5623b
                           .group:00000000 wm4._types.h.20.dd0d04dca3800a0d2a6129b87f3adbb2
                           .group:00000000 wm4.stddef.h.158.6f8e08a347b1cff664332fa350bfceb3
                           .group:00000000 wm4._types.h.127.3bdfe3ff8ea2d0985b03d9cbe93480e3
                           .group:00000000 wm4.reent.h.18.25503cdc8b7e55dd0d6ea7b3e5af7a03
                           .group:00000000 wm4.lock.h.2.1461d1fff82dffe8bfddc23307f6484f
                           .group:00000000 wm4.reent.h.78.6b87466b04591b1f1cb88c14fdf2ba9e
                           .group:00000000 wm4.string.h.15.dab3980bf35408a4c507182805e2de3a
                           .group:00000000 wm4.stddef.h.158.eec8bf00b5213f43d095cb984c5f22e3
                           .group:00000000 wm4.math.h.13.47cfc34cae8a1153323939c4d32cf7c2
                           .group:00000000 wm4.float.h.29.0e9d9baf95ec39f9555dc80c6e28186b
                           .group:00000000 wm4.syslimits.h.34.de5cbd310098bc5895998b6bde577ed2
                           .group:00000000 wm4.limits.h.9.70fb0ada6f71b16202a66baaa6d8ea70
                           .group:00000000 wm4.limits.h.60.56a1ae353e2028a24298ec6463b8b593
                           .group:00000000 wm4.arm_math_types.h.94.a6c8422e2657ad4cd95bd8be69ba02aa
                           .group:00000000 wm4.stdbool.h.29.c08aa3eec75cf5b9b5003883f43253f0
                           .group:00000000 wm4.arm_mve.h.38.47b22bbd301ce82bc6dafd1a387f65a3
                           .group:00000000 wm4.arm_math_types.h.559.cab78f278b684a3ea2271947c7aea680
                           .group:00000000 wm4.arm_math_memory.h.28.fe8a81c6a9ac13061a5f748732089249
                           .group:00000000 wm4.none.h.185.db055cca83e83f96d8d0bb450fbdf4bb
                           .group:00000000 wm4.utils.h.27.57524573fe37b04009eecf3582a4c591
                           .group:00000000 wm4.fast_math_functions.h.28.8eb7477260c1d6b62047c49a01c4cbaa
                           .group:00000000 wm4.controller_functions.h.28.7bed7d7a726df2f65b8a3d89cff01247
                           .group:00000000 wm4.filtering_functions.h.46.6cf1424fb1f86d5f9958d208b83340a1
                           .group:00000000 wm4.postprocess_conf.h.22.3cea487938a8716b861207393e069778
                           .group:00000000 wm4.app.h.24.8dd4c0fb84cd0b63d7417a5327c5d796
                           .group:00000000 wm4.app_config.h.19.39aa4865b050c845a97a8fc9d3d8ffcd
                           .group:00000000 wm4.stm32n6xx_hal_conf.h.21.004a06df6e15ac197e03f723792da58a
                           .group:00000000 wm4.arm_cmse.h.103.a0d15a79c4c9a67da8d5831704d7248e
                           .group:00000000 wm4.stm32n6xx.h.34.80585dd08aa426c932f6311fdb7386da
                           .group:00000000 wm4.stm32n657xx.h.26.acd272cb67318cc1a4791ce2f0720ca6
                           .group:00000000 wm4.cmsis_version.h.32.0ac195c83bb4537824e6ad1c47474b79
                           .group:00000000 wm4.core_cm55.h.68.832d5cf835639cc0d28219c3d2867330
                           .group:00000000 wm4.core_cm55.h.196.52e437a270752da561676e507b35baeb
                           .group:00000000 wm4.mpu_armv8.h.32.9d72426c8e2b47753456dcb84802c5b3
                           .group:00000000 wm4.pmu_armv8.h.32.eaa95f88a71b29390b135fd81c071b6b
                           .group:00000000 wm4.core_cm55.h.4411.860dad8650880893dd57b815844f7186
                           .group:00000000 wm4.cachel1_armv7.h.32.abd77761a989e008b0c60891114a33c7
                           .group:00000000 wm4.stm32n657xx.h.575.1c2a5e6bedffc6f9083dcc857bc6d09d
                           .group:00000000 wm4.stm32n6xx.h.114.5cf793d8af485e14f110e3e24bde1aa5
                           .group:00000000 wm4.stm32_hal_legacy.h.22.87fb12bf5a1a1e00fc134f22bc9aa8c4
                           .group:00000000 wm4.stm32n6xx_hal_def.h.63.3a8f01490e8852464e9fcb69092e9c75
                           .group:00000000 wm4.stm32n6xx_ll_bus.h.38.2366a295ee4cdb04833997d3787fcd2d
                           .group:00000000 wm4.stm32n6xx_ll_rcc.h.21.002e22a16fd7f67dde6dce41e8ba9620
                           .group:00000000 wm4.stm32n6xx_hal_rcc.h.194.1cb1283e40f9bebcd3fba2a9a961838e
                           .group:00000000 wm4.stm32n6xx_hal_rcc_ex.h.21.79aa32178dfef625fbd20d362449acfa
                           .group:00000000 wm4.stm32n6xx_hal_rcc.h.4359.3f0b7ad33826d95438602c9aebc08af9
                           .group:00000000 wm4.stm32n6xx_hal_gpio.h.21.89d54af663b98eb8fc098192053f7eeb
                           .group:00000000 wm4.stm32n6xx_hal_gpio_ex.h.22.4acb2e3511a98bb48b81cfc8e09fd59e
                           .group:00000000 wm4.stm32n6xx_hal_rif.h.21.424d0bafb874a777dee3742a22e13037
                           .group:00000000 wm4.stm32n6xx_hal_dma.h.21.61e48c5c2e8d25d22177834b232fe45c
                           .group:00000000 wm4.stm32n6xx_hal_dma_ex.h.21.66e597beb090a165329d6ccf665e41bc
                           .group:00000000 wm4.stm32n6xx_hal_dma.h.1020.87e2180c009560b617c1f8208140c950
                           .group:00000000 wm4.stm32n6xx_hal_cortex.h.21.f493623cc58f9454ab4eae41e395c5cc
ARM GAS  /tmp/ccaUtRHH.s 			page 268


                           .group:00000000 wm4.stm32n6xx_hal_bsec.h.21.61b309e67dd810e28897a01b1b21a97f
                           .group:00000000 wm4.stm32n6xx_hal_dcmipp.h.21.f538bfd785c6469670251ac9bc7af55d
                           .group:00000000 wm4.stm32n6xx_hal_dma2d.h.21.75c8d46cdbb72970123b3f34ae2043d7
                           .group:00000000 wm4.stm32n6xx_hal_exti.h.21.fda87e715ea6b98239ec30171d1df594
                           .group:00000000 wm4.stm32n6xx_hal_gfxmmu.h.21.9784a9103143d48bd3c37389d0e0b8e6
                           .group:00000000 wm4.stm32n6xx_hal_i2c.h.21.3f483626ff64c5bf027265bb2e1d1331
                           .group:00000000 wm4.stm32n6xx_hal_i2c_ex.h.21.79e9196c22282cdaf6b4047893638c45
                           .group:00000000 wm4.stm32n6xx_hal_i2c.h.741.1084702632703acc669e4282b3043372
                           .group:00000000 wm4.stm32n6xx_hal_icache.h.21.194b4ec6e76f32b14f65c85616854850
                           .group:00000000 wm4.stm32n6xx_hal_ltdc.h.21.ae1eb09930e7e550e48e418ac5849e4d
                           .group:00000000 wm4.stm32n6xx_hal_ltdc.h.1002.b13ede7fc94ed5ad1c6768a157d2149a
                           .group:00000000 wm4.stm32n6xx_ll_usb.h.21.d518a5d97876c2ff49040c20a2c4a120
                           .group:00000000 wm4.stm32n6xx_hal_pcd.h.155.27040aac6844effe2af8c180caf1dd2e
                           .group:00000000 wm4.stm32n6xx_hal_pwr.h.21.cdb73e4869c3fed3fc84f901ec0e5f0a
                           .group:00000000 wm4.stm32n6xx_hal_pwr_ex.h.21.1a673224a58b0c1e5fad8eeda6514208
                           .group:00000000 wm4.stm32n6xx_hal_ramcfg.h.21.a62dfbb4d2c14e9a8c634a215e37bd3d
                           .group:00000000 wm4.stm32n6xx_hal_spi.h.21.9f810303326e2d91749800e9911f8e4d
                           .group:00000000 wm4.stm32n6xx_hal_spi.h.906.93ec0695066db4253cdbcb7d84358a0b
                           .group:00000000 wm4.stm32n6xx_hal_tim.h.21.839dd2b2a70382fb2c44f8f293a84d5f
                           .group:00000000 wm4.stm32n6xx_hal_tim_ex.h.21.e372d5ac63c13441211ea4ecbd353150
                           .group:00000000 wm4.stm32n6xx_hal_uart.h.21.230f549bfa0d5ebfd77bfb311b2aca15
                           .group:00000000 wm4.stm32n6xx_hal_uart_ex.h.21.a0d5511e1d0703b7b5278c8f5472b96d
                           .group:00000000 wm4.stm32n6xx_hal_xspi.h.21.e17898be2073b6b6b19faf30b4e304e9
                           .group:00000000 wm4.stm32n6xx_hal_cacheaxi.h.21.7c3375b7903ec42376e4883320997f74
                           .group:00000000 wm4.stm32n6xx_hal_gpu2d.h.21.48d0249122abad294a630c39cc4ebaed
                           .group:00000000 wm4.stm32n6xx_hal.h.81.5e59143eba07faca3e9aeaa5470826c8
                           .group:00000000 wm4.stm32n6570_discovery_conf.h.21.f52c8202689527a3dc0d9c6cba9c0416
                           .group:00000000 wm4.stm32n6570_discovery_errno.h.22.80e523b09444a11ebe4b6e24ae914f0e
                           .group:00000000 wm4.stdio.h.27.3fc80220048df77954e38daec3bb9670
                           .group:00000000 wm4.stdarg.h.34.3a23a216c0c293b3d2ea2e89281481e6
                           .group:00000000 wm4.stdio.h.47.dc31ec4674d7bcb103c9f08809549f45
                           .group:00000000 wm4.stdio.h.2.4aa87247282eca6c8f36f9de33d8df1a
                           .group:00000000 wm4.stdio.h.87.a1e20d2651f9bfb66e51bfbe849db00a
                           .group:00000000 wm4.stm32n6570_discovery.h.60.fc3704802df68626cd6fd14123d1f0c4
                           .group:00000000 wm4.stm32n6570_discovery_bus.h.21.b416b223d0dfc7b00f9832b1e74e1f47
                           .group:00000000 wm4.stm32n6570_discovery_lcd.h.22.387dacfa3be1d5a9534b0c95c7deedc3
                           .group:00000000 wm4.rk050hr18.h.22.144f33c0bcd7d0505e68bc8528efe870
                           .group:00000000 wm4.lcd.h.21.98701c105e66fef2e089854e5bc0fe32
                           .group:00000000 wm4.stm32n6570_discovery_lcd.h.57.e266983512ca4d9da59336b85522ef19
                           .group:00000000 wm4.stm32n6570_discovery_xspi.h.22.0116a67f7d1545db36530518f218d3a7
                           .group:00000000 wm4.mx66uw1g45g_conf.h.21.86ffaeb03b8eb4db79833f14ef895cc9
                           .group:00000000 wm4.mx66uw1g45g.h.49.3b3b0df182007ec4336e6255e9f3b5f2
                           .group:00000000 wm4.aps256xx_conf.h.21.68bc16551d88bd73b903352c0215354c
                           .group:00000000 wm4.aps256xx.h.57.0676bfc87b2e030053dd47f113b78093
                           .group:00000000 wm4.stm32n6570_discovery_xspi.h.94.dafdaf084bcb548339f716392fc118ce
                           .group:00000000 wm4.FreeRTOS.h.59.647b1b0da38e4e98108aae13c8abe9ee
                           .group:00000000 wm4.assert.h.11.d99a111e320bc5106fc4046225782672
                           .group:00000000 wm4.FreeRTOSConfig.h.59.0e97f89e6eb1b28c12ea610dd500bb25
                           .group:00000000 wm4.FreeRTOS.h.80.7742fabaf5accf3762dc12f7f259a8a0
                           .group:00000000 wm4.projdefs.h.30.55a824156f299c075c33148a9fdadb99
                           .group:00000000 wm4.portmacro.h.30.cbb4b2da41f551c2a9904f0d03a1ce3e
                           .group:00000000 wm4.portmacrocommon.h.30.d5cb67896ab50a95311be7e023da5c4f
                           .group:00000000 wm4.portmacro.h.68.4051ecf710d074fb55b16d91dfebeeaa
                           .group:00000000 wm4.portable.h.61.d557c57974d490f056246a26cdcddd6c
                           .group:00000000 wm4.mpu_wrappers.h.30.ccc5f1a6903f941a88c268f5f62af3fe
                           .group:00000000 wm4.portable.h.189.522b8bd52a171d3fd1432ef06d0caa63
                           .group:00000000 wm4.FreeRTOS.h.102.fb871f3e464d99c5a57b3115545a02ad
ARM GAS  /tmp/ccaUtRHH.s 			page 269


                           .group:00000000 wm4.list.h.59.bce6419520cd4f5f98779a1530bf2118
                           .group:00000000 wm4.task.h.56.84290139c73b47f5b9aac361361a2a31

UNDEFINED SYMBOLS
HAL_Init
HAL_RAMCFG_EnableAXISRAM
npu_cache_init
npu_cache_enable
HAL_RIF_RIMC_ConfigMasterAttributes
HAL_RIF_RISC_SetSlaveSecureAttributes
HAL_ICACHE_DeInit
HAL_ICACHE_Disable
HAL_ICACHE_ConfigAssociativityMode
HAL_ICACHE_Enable
HAL_GPU2D_Init
__assert_func
memset
BSP_SMPS_Init
HAL_Delay
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_RCCEx_PeriphCLKConfig
HAL_GPIO_Init
HAL_UART_Init
xTaskCreateStatic
vTaskStartScheduler
HAL_NVIC_GetPriorityGrouping
HAL_NVIC_GetPriority
HAL_NVIC_SetPriority
vPortSetupTimerInterrupt
Fuse_Programming
BSP_XSPI_RAM_Init
BSP_XSPI_RAM_EnableMemoryMappedMode
BSP_XSPI_NOR_Init
BSP_XSPI_NOR_EnableMemoryMappedMode
app_run
vTaskDelete
