
projekt_koncowy1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008088  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000218  08008258  08008258  00018258  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008470  08008470  000200b4  2**0
                  CONTENTS
  4 .ARM          00000008  08008470  08008470  00018470  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008478  08008478  000200b4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008478  08008478  00018478  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800847c  0800847c  0001847c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000b4  20000000  08008480  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000778  200000b4  08008534  000200b4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000082c  08008534  0002082c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000200b4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b4b8  00000000  00000000  000200e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003997  00000000  00000000  0003b59c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001570  00000000  00000000  0003ef38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001390  00000000  00000000  000404a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00029178  00000000  00000000  00041838  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001d913  00000000  00000000  0006a9b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f611b  00000000  00000000  000882c3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0017e3de  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006098  00000000  00000000  0017e430  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200000b4 	.word	0x200000b4
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08008240 	.word	0x08008240

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200000b8 	.word	0x200000b8
 800020c:	08008240 	.word	0x08008240

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295
 80002d4:	f000 b974 	b.w	80005c0 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	4604      	mov	r4, r0
 80002f8:	468e      	mov	lr, r1
 80002fa:	2b00      	cmp	r3, #0
 80002fc:	d14d      	bne.n	800039a <__udivmoddi4+0xaa>
 80002fe:	428a      	cmp	r2, r1
 8000300:	4694      	mov	ip, r2
 8000302:	d969      	bls.n	80003d8 <__udivmoddi4+0xe8>
 8000304:	fab2 f282 	clz	r2, r2
 8000308:	b152      	cbz	r2, 8000320 <__udivmoddi4+0x30>
 800030a:	fa01 f302 	lsl.w	r3, r1, r2
 800030e:	f1c2 0120 	rsb	r1, r2, #32
 8000312:	fa20 f101 	lsr.w	r1, r0, r1
 8000316:	fa0c fc02 	lsl.w	ip, ip, r2
 800031a:	ea41 0e03 	orr.w	lr, r1, r3
 800031e:	4094      	lsls	r4, r2
 8000320:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000324:	0c21      	lsrs	r1, r4, #16
 8000326:	fbbe f6f8 	udiv	r6, lr, r8
 800032a:	fa1f f78c 	uxth.w	r7, ip
 800032e:	fb08 e316 	mls	r3, r8, r6, lr
 8000332:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000336:	fb06 f107 	mul.w	r1, r6, r7
 800033a:	4299      	cmp	r1, r3
 800033c:	d90a      	bls.n	8000354 <__udivmoddi4+0x64>
 800033e:	eb1c 0303 	adds.w	r3, ip, r3
 8000342:	f106 30ff 	add.w	r0, r6, #4294967295
 8000346:	f080 811f 	bcs.w	8000588 <__udivmoddi4+0x298>
 800034a:	4299      	cmp	r1, r3
 800034c:	f240 811c 	bls.w	8000588 <__udivmoddi4+0x298>
 8000350:	3e02      	subs	r6, #2
 8000352:	4463      	add	r3, ip
 8000354:	1a5b      	subs	r3, r3, r1
 8000356:	b2a4      	uxth	r4, r4
 8000358:	fbb3 f0f8 	udiv	r0, r3, r8
 800035c:	fb08 3310 	mls	r3, r8, r0, r3
 8000360:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000364:	fb00 f707 	mul.w	r7, r0, r7
 8000368:	42a7      	cmp	r7, r4
 800036a:	d90a      	bls.n	8000382 <__udivmoddi4+0x92>
 800036c:	eb1c 0404 	adds.w	r4, ip, r4
 8000370:	f100 33ff 	add.w	r3, r0, #4294967295
 8000374:	f080 810a 	bcs.w	800058c <__udivmoddi4+0x29c>
 8000378:	42a7      	cmp	r7, r4
 800037a:	f240 8107 	bls.w	800058c <__udivmoddi4+0x29c>
 800037e:	4464      	add	r4, ip
 8000380:	3802      	subs	r0, #2
 8000382:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000386:	1be4      	subs	r4, r4, r7
 8000388:	2600      	movs	r6, #0
 800038a:	b11d      	cbz	r5, 8000394 <__udivmoddi4+0xa4>
 800038c:	40d4      	lsrs	r4, r2
 800038e:	2300      	movs	r3, #0
 8000390:	e9c5 4300 	strd	r4, r3, [r5]
 8000394:	4631      	mov	r1, r6
 8000396:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800039a:	428b      	cmp	r3, r1
 800039c:	d909      	bls.n	80003b2 <__udivmoddi4+0xc2>
 800039e:	2d00      	cmp	r5, #0
 80003a0:	f000 80ef 	beq.w	8000582 <__udivmoddi4+0x292>
 80003a4:	2600      	movs	r6, #0
 80003a6:	e9c5 0100 	strd	r0, r1, [r5]
 80003aa:	4630      	mov	r0, r6
 80003ac:	4631      	mov	r1, r6
 80003ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003b2:	fab3 f683 	clz	r6, r3
 80003b6:	2e00      	cmp	r6, #0
 80003b8:	d14a      	bne.n	8000450 <__udivmoddi4+0x160>
 80003ba:	428b      	cmp	r3, r1
 80003bc:	d302      	bcc.n	80003c4 <__udivmoddi4+0xd4>
 80003be:	4282      	cmp	r2, r0
 80003c0:	f200 80f9 	bhi.w	80005b6 <__udivmoddi4+0x2c6>
 80003c4:	1a84      	subs	r4, r0, r2
 80003c6:	eb61 0303 	sbc.w	r3, r1, r3
 80003ca:	2001      	movs	r0, #1
 80003cc:	469e      	mov	lr, r3
 80003ce:	2d00      	cmp	r5, #0
 80003d0:	d0e0      	beq.n	8000394 <__udivmoddi4+0xa4>
 80003d2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003d6:	e7dd      	b.n	8000394 <__udivmoddi4+0xa4>
 80003d8:	b902      	cbnz	r2, 80003dc <__udivmoddi4+0xec>
 80003da:	deff      	udf	#255	; 0xff
 80003dc:	fab2 f282 	clz	r2, r2
 80003e0:	2a00      	cmp	r2, #0
 80003e2:	f040 8092 	bne.w	800050a <__udivmoddi4+0x21a>
 80003e6:	eba1 010c 	sub.w	r1, r1, ip
 80003ea:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003ee:	fa1f fe8c 	uxth.w	lr, ip
 80003f2:	2601      	movs	r6, #1
 80003f4:	0c20      	lsrs	r0, r4, #16
 80003f6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003fa:	fb07 1113 	mls	r1, r7, r3, r1
 80003fe:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000402:	fb0e f003 	mul.w	r0, lr, r3
 8000406:	4288      	cmp	r0, r1
 8000408:	d908      	bls.n	800041c <__udivmoddi4+0x12c>
 800040a:	eb1c 0101 	adds.w	r1, ip, r1
 800040e:	f103 38ff 	add.w	r8, r3, #4294967295
 8000412:	d202      	bcs.n	800041a <__udivmoddi4+0x12a>
 8000414:	4288      	cmp	r0, r1
 8000416:	f200 80cb 	bhi.w	80005b0 <__udivmoddi4+0x2c0>
 800041a:	4643      	mov	r3, r8
 800041c:	1a09      	subs	r1, r1, r0
 800041e:	b2a4      	uxth	r4, r4
 8000420:	fbb1 f0f7 	udiv	r0, r1, r7
 8000424:	fb07 1110 	mls	r1, r7, r0, r1
 8000428:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800042c:	fb0e fe00 	mul.w	lr, lr, r0
 8000430:	45a6      	cmp	lr, r4
 8000432:	d908      	bls.n	8000446 <__udivmoddi4+0x156>
 8000434:	eb1c 0404 	adds.w	r4, ip, r4
 8000438:	f100 31ff 	add.w	r1, r0, #4294967295
 800043c:	d202      	bcs.n	8000444 <__udivmoddi4+0x154>
 800043e:	45a6      	cmp	lr, r4
 8000440:	f200 80bb 	bhi.w	80005ba <__udivmoddi4+0x2ca>
 8000444:	4608      	mov	r0, r1
 8000446:	eba4 040e 	sub.w	r4, r4, lr
 800044a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800044e:	e79c      	b.n	800038a <__udivmoddi4+0x9a>
 8000450:	f1c6 0720 	rsb	r7, r6, #32
 8000454:	40b3      	lsls	r3, r6
 8000456:	fa22 fc07 	lsr.w	ip, r2, r7
 800045a:	ea4c 0c03 	orr.w	ip, ip, r3
 800045e:	fa20 f407 	lsr.w	r4, r0, r7
 8000462:	fa01 f306 	lsl.w	r3, r1, r6
 8000466:	431c      	orrs	r4, r3
 8000468:	40f9      	lsrs	r1, r7
 800046a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800046e:	fa00 f306 	lsl.w	r3, r0, r6
 8000472:	fbb1 f8f9 	udiv	r8, r1, r9
 8000476:	0c20      	lsrs	r0, r4, #16
 8000478:	fa1f fe8c 	uxth.w	lr, ip
 800047c:	fb09 1118 	mls	r1, r9, r8, r1
 8000480:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000484:	fb08 f00e 	mul.w	r0, r8, lr
 8000488:	4288      	cmp	r0, r1
 800048a:	fa02 f206 	lsl.w	r2, r2, r6
 800048e:	d90b      	bls.n	80004a8 <__udivmoddi4+0x1b8>
 8000490:	eb1c 0101 	adds.w	r1, ip, r1
 8000494:	f108 3aff 	add.w	sl, r8, #4294967295
 8000498:	f080 8088 	bcs.w	80005ac <__udivmoddi4+0x2bc>
 800049c:	4288      	cmp	r0, r1
 800049e:	f240 8085 	bls.w	80005ac <__udivmoddi4+0x2bc>
 80004a2:	f1a8 0802 	sub.w	r8, r8, #2
 80004a6:	4461      	add	r1, ip
 80004a8:	1a09      	subs	r1, r1, r0
 80004aa:	b2a4      	uxth	r4, r4
 80004ac:	fbb1 f0f9 	udiv	r0, r1, r9
 80004b0:	fb09 1110 	mls	r1, r9, r0, r1
 80004b4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80004b8:	fb00 fe0e 	mul.w	lr, r0, lr
 80004bc:	458e      	cmp	lr, r1
 80004be:	d908      	bls.n	80004d2 <__udivmoddi4+0x1e2>
 80004c0:	eb1c 0101 	adds.w	r1, ip, r1
 80004c4:	f100 34ff 	add.w	r4, r0, #4294967295
 80004c8:	d26c      	bcs.n	80005a4 <__udivmoddi4+0x2b4>
 80004ca:	458e      	cmp	lr, r1
 80004cc:	d96a      	bls.n	80005a4 <__udivmoddi4+0x2b4>
 80004ce:	3802      	subs	r0, #2
 80004d0:	4461      	add	r1, ip
 80004d2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004d6:	fba0 9402 	umull	r9, r4, r0, r2
 80004da:	eba1 010e 	sub.w	r1, r1, lr
 80004de:	42a1      	cmp	r1, r4
 80004e0:	46c8      	mov	r8, r9
 80004e2:	46a6      	mov	lr, r4
 80004e4:	d356      	bcc.n	8000594 <__udivmoddi4+0x2a4>
 80004e6:	d053      	beq.n	8000590 <__udivmoddi4+0x2a0>
 80004e8:	b15d      	cbz	r5, 8000502 <__udivmoddi4+0x212>
 80004ea:	ebb3 0208 	subs.w	r2, r3, r8
 80004ee:	eb61 010e 	sbc.w	r1, r1, lr
 80004f2:	fa01 f707 	lsl.w	r7, r1, r7
 80004f6:	fa22 f306 	lsr.w	r3, r2, r6
 80004fa:	40f1      	lsrs	r1, r6
 80004fc:	431f      	orrs	r7, r3
 80004fe:	e9c5 7100 	strd	r7, r1, [r5]
 8000502:	2600      	movs	r6, #0
 8000504:	4631      	mov	r1, r6
 8000506:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800050a:	f1c2 0320 	rsb	r3, r2, #32
 800050e:	40d8      	lsrs	r0, r3
 8000510:	fa0c fc02 	lsl.w	ip, ip, r2
 8000514:	fa21 f303 	lsr.w	r3, r1, r3
 8000518:	4091      	lsls	r1, r2
 800051a:	4301      	orrs	r1, r0
 800051c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000520:	fa1f fe8c 	uxth.w	lr, ip
 8000524:	fbb3 f0f7 	udiv	r0, r3, r7
 8000528:	fb07 3610 	mls	r6, r7, r0, r3
 800052c:	0c0b      	lsrs	r3, r1, #16
 800052e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000532:	fb00 f60e 	mul.w	r6, r0, lr
 8000536:	429e      	cmp	r6, r3
 8000538:	fa04 f402 	lsl.w	r4, r4, r2
 800053c:	d908      	bls.n	8000550 <__udivmoddi4+0x260>
 800053e:	eb1c 0303 	adds.w	r3, ip, r3
 8000542:	f100 38ff 	add.w	r8, r0, #4294967295
 8000546:	d22f      	bcs.n	80005a8 <__udivmoddi4+0x2b8>
 8000548:	429e      	cmp	r6, r3
 800054a:	d92d      	bls.n	80005a8 <__udivmoddi4+0x2b8>
 800054c:	3802      	subs	r0, #2
 800054e:	4463      	add	r3, ip
 8000550:	1b9b      	subs	r3, r3, r6
 8000552:	b289      	uxth	r1, r1
 8000554:	fbb3 f6f7 	udiv	r6, r3, r7
 8000558:	fb07 3316 	mls	r3, r7, r6, r3
 800055c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000560:	fb06 f30e 	mul.w	r3, r6, lr
 8000564:	428b      	cmp	r3, r1
 8000566:	d908      	bls.n	800057a <__udivmoddi4+0x28a>
 8000568:	eb1c 0101 	adds.w	r1, ip, r1
 800056c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000570:	d216      	bcs.n	80005a0 <__udivmoddi4+0x2b0>
 8000572:	428b      	cmp	r3, r1
 8000574:	d914      	bls.n	80005a0 <__udivmoddi4+0x2b0>
 8000576:	3e02      	subs	r6, #2
 8000578:	4461      	add	r1, ip
 800057a:	1ac9      	subs	r1, r1, r3
 800057c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000580:	e738      	b.n	80003f4 <__udivmoddi4+0x104>
 8000582:	462e      	mov	r6, r5
 8000584:	4628      	mov	r0, r5
 8000586:	e705      	b.n	8000394 <__udivmoddi4+0xa4>
 8000588:	4606      	mov	r6, r0
 800058a:	e6e3      	b.n	8000354 <__udivmoddi4+0x64>
 800058c:	4618      	mov	r0, r3
 800058e:	e6f8      	b.n	8000382 <__udivmoddi4+0x92>
 8000590:	454b      	cmp	r3, r9
 8000592:	d2a9      	bcs.n	80004e8 <__udivmoddi4+0x1f8>
 8000594:	ebb9 0802 	subs.w	r8, r9, r2
 8000598:	eb64 0e0c 	sbc.w	lr, r4, ip
 800059c:	3801      	subs	r0, #1
 800059e:	e7a3      	b.n	80004e8 <__udivmoddi4+0x1f8>
 80005a0:	4646      	mov	r6, r8
 80005a2:	e7ea      	b.n	800057a <__udivmoddi4+0x28a>
 80005a4:	4620      	mov	r0, r4
 80005a6:	e794      	b.n	80004d2 <__udivmoddi4+0x1e2>
 80005a8:	4640      	mov	r0, r8
 80005aa:	e7d1      	b.n	8000550 <__udivmoddi4+0x260>
 80005ac:	46d0      	mov	r8, sl
 80005ae:	e77b      	b.n	80004a8 <__udivmoddi4+0x1b8>
 80005b0:	3b02      	subs	r3, #2
 80005b2:	4461      	add	r1, ip
 80005b4:	e732      	b.n	800041c <__udivmoddi4+0x12c>
 80005b6:	4630      	mov	r0, r6
 80005b8:	e709      	b.n	80003ce <__udivmoddi4+0xde>
 80005ba:	4464      	add	r4, ip
 80005bc:	3802      	subs	r0, #2
 80005be:	e742      	b.n	8000446 <__udivmoddi4+0x156>

080005c0 <__aeabi_idiv0>:
 80005c0:	4770      	bx	lr
 80005c2:	bf00      	nop

080005c4 <BH1750_Init>:
 *       Uses blocking mode I2C transmitting routine.
 * @param[in] hbh1750 :  BH1750 digital light sensor handler
 * @return None
 */
void BH1750_Init(BH1750_HandleTypeDef* hbh1750)
{
 80005c4:	b580      	push	{r7, lr}
 80005c6:	b086      	sub	sp, #24
 80005c8:	af02      	add	r7, sp, #8
 80005ca:	6078      	str	r0, [r7, #4]
  uint8_t command;

  command = BH1750_POWER_ON;
 80005cc:	2301      	movs	r3, #1
 80005ce:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_Master_Transmit(hbh1750->I2C, hbh1750->Address, &command, BH1750_COMMAND_SIZE, hbh1750->Timeout);
 80005d0:	687b      	ldr	r3, [r7, #4]
 80005d2:	6818      	ldr	r0, [r3, #0]
 80005d4:	687b      	ldr	r3, [r7, #4]
 80005d6:	791b      	ldrb	r3, [r3, #4]
 80005d8:	b299      	uxth	r1, r3
 80005da:	687b      	ldr	r3, [r7, #4]
 80005dc:	689b      	ldr	r3, [r3, #8]
 80005de:	f107 020f 	add.w	r2, r7, #15
 80005e2:	9300      	str	r3, [sp, #0]
 80005e4:	2301      	movs	r3, #1
 80005e6:	f001 fe39 	bl	800225c <HAL_I2C_Master_Transmit>

  command = BH1750_CONTINOUS_H_RES_MODE;
 80005ea:	2310      	movs	r3, #16
 80005ec:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_Master_Transmit(hbh1750->I2C, hbh1750->Address, &command, BH1750_COMMAND_SIZE, hbh1750->Timeout);
 80005ee:	687b      	ldr	r3, [r7, #4]
 80005f0:	6818      	ldr	r0, [r3, #0]
 80005f2:	687b      	ldr	r3, [r7, #4]
 80005f4:	791b      	ldrb	r3, [r3, #4]
 80005f6:	b299      	uxth	r1, r3
 80005f8:	687b      	ldr	r3, [r7, #4]
 80005fa:	689b      	ldr	r3, [r3, #8]
 80005fc:	f107 020f 	add.w	r2, r7, #15
 8000600:	9300      	str	r3, [sp, #0]
 8000602:	2301      	movs	r3, #1
 8000604:	f001 fe2a 	bl	800225c <HAL_I2C_Master_Transmit>
}
 8000608:	bf00      	nop
 800060a:	3710      	adds	r7, #16
 800060c:	46bd      	mov	sp, r7
 800060e:	bd80      	pop	{r7, pc}

08000610 <BH1750_ReadIlluminance_lux>:
 * @note Uses blocking mode I2C receiving routine.
 * @param[in] hbh1750 : BH1750 digital light sensor handler
 * @return Measurement result in lux [lx]
 */
float BH1750_ReadIlluminance_lux(BH1750_HandleTypeDef* hbh1750)
{
 8000610:	b580      	push	{r7, lr}
 8000612:	b086      	sub	sp, #24
 8000614:	af02      	add	r7, sp, #8
 8000616:	6078      	str	r0, [r7, #4]
  uint8_t rxarray[BH1750_DATA_SIZE];

  HAL_I2C_Master_Receive(hbh1750->I2C, hbh1750->Address, rxarray, BH1750_DATA_SIZE, hbh1750->Timeout);
 8000618:	687b      	ldr	r3, [r7, #4]
 800061a:	6818      	ldr	r0, [r3, #0]
 800061c:	687b      	ldr	r3, [r7, #4]
 800061e:	791b      	ldrb	r3, [r3, #4]
 8000620:	b299      	uxth	r1, r3
 8000622:	687b      	ldr	r3, [r7, #4]
 8000624:	689b      	ldr	r3, [r3, #8]
 8000626:	f107 020c 	add.w	r2, r7, #12
 800062a:	9300      	str	r3, [sp, #0]
 800062c:	2302      	movs	r3, #2
 800062e:	f001 ff09 	bl	8002444 <HAL_I2C_Master_Receive>

  return ((rxarray[BH1750_DATA_MSB]<<8) | rxarray[BH1750_DATA_LSB]) / 1.2f; // @see BH1750 technical note p. 10;
 8000632:	7b3b      	ldrb	r3, [r7, #12]
 8000634:	021b      	lsls	r3, r3, #8
 8000636:	7b7a      	ldrb	r2, [r7, #13]
 8000638:	4313      	orrs	r3, r2
 800063a:	ee07 3a90 	vmov	s15, r3
 800063e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000642:	ed9f 7a05 	vldr	s14, [pc, #20]	; 8000658 <BH1750_ReadIlluminance_lux+0x48>
 8000646:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800064a:	eef0 7a66 	vmov.f32	s15, s13
}
 800064e:	eeb0 0a67 	vmov.f32	s0, s15
 8000652:	3710      	adds	r7, #16
 8000654:	46bd      	mov	sp, r7
 8000656:	bd80      	pop	{r7, pc}
 8000658:	3f99999a 	.word	0x3f99999a

0800065c <MX_GPIO_Init>:
     PB13   ------> ETH_TXD1
     PG11   ------> ETH_TX_EN
     PG13   ------> ETH_TXD0
*/
void MX_GPIO_Init(void)
{
 800065c:	b580      	push	{r7, lr}
 800065e:	b08c      	sub	sp, #48	; 0x30
 8000660:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000662:	f107 031c 	add.w	r3, r7, #28
 8000666:	2200      	movs	r2, #0
 8000668:	601a      	str	r2, [r3, #0]
 800066a:	605a      	str	r2, [r3, #4]
 800066c:	609a      	str	r2, [r3, #8]
 800066e:	60da      	str	r2, [r3, #12]
 8000670:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000672:	4b9c      	ldr	r3, [pc, #624]	; (80008e4 <MX_GPIO_Init+0x288>)
 8000674:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000676:	4a9b      	ldr	r2, [pc, #620]	; (80008e4 <MX_GPIO_Init+0x288>)
 8000678:	f043 0304 	orr.w	r3, r3, #4
 800067c:	6313      	str	r3, [r2, #48]	; 0x30
 800067e:	4b99      	ldr	r3, [pc, #612]	; (80008e4 <MX_GPIO_Init+0x288>)
 8000680:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000682:	f003 0304 	and.w	r3, r3, #4
 8000686:	61bb      	str	r3, [r7, #24]
 8000688:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800068a:	4b96      	ldr	r3, [pc, #600]	; (80008e4 <MX_GPIO_Init+0x288>)
 800068c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800068e:	4a95      	ldr	r2, [pc, #596]	; (80008e4 <MX_GPIO_Init+0x288>)
 8000690:	f043 0320 	orr.w	r3, r3, #32
 8000694:	6313      	str	r3, [r2, #48]	; 0x30
 8000696:	4b93      	ldr	r3, [pc, #588]	; (80008e4 <MX_GPIO_Init+0x288>)
 8000698:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800069a:	f003 0320 	and.w	r3, r3, #32
 800069e:	617b      	str	r3, [r7, #20]
 80006a0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80006a2:	4b90      	ldr	r3, [pc, #576]	; (80008e4 <MX_GPIO_Init+0x288>)
 80006a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006a6:	4a8f      	ldr	r2, [pc, #572]	; (80008e4 <MX_GPIO_Init+0x288>)
 80006a8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80006ac:	6313      	str	r3, [r2, #48]	; 0x30
 80006ae:	4b8d      	ldr	r3, [pc, #564]	; (80008e4 <MX_GPIO_Init+0x288>)
 80006b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80006b6:	613b      	str	r3, [r7, #16]
 80006b8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006ba:	4b8a      	ldr	r3, [pc, #552]	; (80008e4 <MX_GPIO_Init+0x288>)
 80006bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006be:	4a89      	ldr	r2, [pc, #548]	; (80008e4 <MX_GPIO_Init+0x288>)
 80006c0:	f043 0301 	orr.w	r3, r3, #1
 80006c4:	6313      	str	r3, [r2, #48]	; 0x30
 80006c6:	4b87      	ldr	r3, [pc, #540]	; (80008e4 <MX_GPIO_Init+0x288>)
 80006c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006ca:	f003 0301 	and.w	r3, r3, #1
 80006ce:	60fb      	str	r3, [r7, #12]
 80006d0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80006d2:	4b84      	ldr	r3, [pc, #528]	; (80008e4 <MX_GPIO_Init+0x288>)
 80006d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006d6:	4a83      	ldr	r2, [pc, #524]	; (80008e4 <MX_GPIO_Init+0x288>)
 80006d8:	f043 0302 	orr.w	r3, r3, #2
 80006dc:	6313      	str	r3, [r2, #48]	; 0x30
 80006de:	4b81      	ldr	r3, [pc, #516]	; (80008e4 <MX_GPIO_Init+0x288>)
 80006e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006e2:	f003 0302 	and.w	r3, r3, #2
 80006e6:	60bb      	str	r3, [r7, #8]
 80006e8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80006ea:	4b7e      	ldr	r3, [pc, #504]	; (80008e4 <MX_GPIO_Init+0x288>)
 80006ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006ee:	4a7d      	ldr	r2, [pc, #500]	; (80008e4 <MX_GPIO_Init+0x288>)
 80006f0:	f043 0308 	orr.w	r3, r3, #8
 80006f4:	6313      	str	r3, [r2, #48]	; 0x30
 80006f6:	4b7b      	ldr	r3, [pc, #492]	; (80008e4 <MX_GPIO_Init+0x288>)
 80006f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006fa:	f003 0308 	and.w	r3, r3, #8
 80006fe:	607b      	str	r3, [r7, #4]
 8000700:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000702:	4b78      	ldr	r3, [pc, #480]	; (80008e4 <MX_GPIO_Init+0x288>)
 8000704:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000706:	4a77      	ldr	r2, [pc, #476]	; (80008e4 <MX_GPIO_Init+0x288>)
 8000708:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800070c:	6313      	str	r3, [r2, #48]	; 0x30
 800070e:	4b75      	ldr	r3, [pc, #468]	; (80008e4 <MX_GPIO_Init+0x288>)
 8000710:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000712:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000716:	603b      	str	r3, [r7, #0]
 8000718:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin, GPIO_PIN_RESET);
 800071a:	2200      	movs	r2, #0
 800071c:	f244 0101 	movw	r1, #16385	; 0x4001
 8000720:	4871      	ldr	r0, [pc, #452]	; (80008e8 <MX_GPIO_Init+0x28c>)
 8000722:	f001 fcb3 	bl	800208c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8000726:	2200      	movs	r2, #0
 8000728:	2140      	movs	r1, #64	; 0x40
 800072a:	4870      	ldr	r0, [pc, #448]	; (80008ec <MX_GPIO_Init+0x290>)
 800072c:	f001 fcae 	bl	800208c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 8000730:	2200      	movs	r2, #0
 8000732:	2140      	movs	r1, #64	; 0x40
 8000734:	486e      	ldr	r0, [pc, #440]	; (80008f0 <MX_GPIO_Init+0x294>)
 8000736:	f001 fca9 	bl	800208c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 800073a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800073e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000740:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000744:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000746:	2300      	movs	r3, #0
 8000748:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 800074a:	f107 031c 	add.w	r3, r7, #28
 800074e:	4619      	mov	r1, r3
 8000750:	4867      	ldr	r0, [pc, #412]	; (80008f0 <MX_GPIO_Init+0x294>)
 8000752:	f001 fad7 	bl	8001d04 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Btn11_Pin;
 8000756:	2308      	movs	r3, #8
 8000758:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800075a:	2300      	movs	r3, #0
 800075c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800075e:	2301      	movs	r3, #1
 8000760:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(Btn11_GPIO_Port, &GPIO_InitStruct);
 8000762:	f107 031c 	add.w	r3, r7, #28
 8000766:	4619      	mov	r1, r3
 8000768:	4862      	ldr	r0, [pc, #392]	; (80008f4 <MX_GPIO_Init+0x298>)
 800076a:	f001 facb 	bl	8001d04 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Btn2_Pin;
 800076e:	2301      	movs	r3, #1
 8000770:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000772:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000776:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000778:	2302      	movs	r3, #2
 800077a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(Btn2_GPIO_Port, &GPIO_InitStruct);
 800077c:	f107 031c 	add.w	r3, r7, #28
 8000780:	4619      	mov	r1, r3
 8000782:	485b      	ldr	r0, [pc, #364]	; (80008f0 <MX_GPIO_Init+0x294>)
 8000784:	f001 fabe 	bl	8001d04 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8000788:	2332      	movs	r3, #50	; 0x32
 800078a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800078c:	2302      	movs	r3, #2
 800078e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000790:	2300      	movs	r3, #0
 8000792:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000794:	2303      	movs	r3, #3
 8000796:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000798:	230b      	movs	r3, #11
 800079a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800079c:	f107 031c 	add.w	r3, r7, #28
 80007a0:	4619      	mov	r1, r3
 80007a2:	4853      	ldr	r0, [pc, #332]	; (80008f0 <MX_GPIO_Init+0x294>)
 80007a4:	f001 faae 	bl	8001d04 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Btn3_Pin;
 80007a8:	2308      	movs	r3, #8
 80007aa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80007ac:	2300      	movs	r3, #0
 80007ae:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007b0:	2300      	movs	r3, #0
 80007b2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(Btn3_GPIO_Port, &GPIO_InitStruct);
 80007b4:	f107 031c 	add.w	r3, r7, #28
 80007b8:	4619      	mov	r1, r3
 80007ba:	484d      	ldr	r0, [pc, #308]	; (80008f0 <MX_GPIO_Init+0x294>)
 80007bc:	f001 faa2 	bl	8001d04 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 80007c0:	2386      	movs	r3, #134	; 0x86
 80007c2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007c4:	2302      	movs	r3, #2
 80007c6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007c8:	2300      	movs	r3, #0
 80007ca:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80007cc:	2303      	movs	r3, #3
 80007ce:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80007d0:	230b      	movs	r3, #11
 80007d2:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007d4:	f107 031c 	add.w	r3, r7, #28
 80007d8:	4619      	mov	r1, r3
 80007da:	4847      	ldr	r0, [pc, #284]	; (80008f8 <MX_GPIO_Init+0x29c>)
 80007dc:	f001 fa92 	bl	8001d04 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Btn1_Pin;
 80007e0:	2308      	movs	r3, #8
 80007e2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80007e4:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80007e8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80007ea:	2302      	movs	r3, #2
 80007ec:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(Btn1_GPIO_Port, &GPIO_InitStruct);
 80007ee:	f107 031c 	add.w	r3, r7, #28
 80007f2:	4619      	mov	r1, r3
 80007f4:	4840      	ldr	r0, [pc, #256]	; (80008f8 <MX_GPIO_Init+0x29c>)
 80007f6:	f001 fa85 	bl	8001d04 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin;
 80007fa:	f244 0301 	movw	r3, #16385	; 0x4001
 80007fe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000800:	2301      	movs	r3, #1
 8000802:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000804:	2300      	movs	r3, #0
 8000806:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000808:	2300      	movs	r3, #0
 800080a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800080c:	f107 031c 	add.w	r3, r7, #28
 8000810:	4619      	mov	r1, r3
 8000812:	4835      	ldr	r0, [pc, #212]	; (80008e8 <MX_GPIO_Init+0x28c>)
 8000814:	f001 fa76 	bl	8001d04 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8000818:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800081c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800081e:	2302      	movs	r3, #2
 8000820:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000822:	2300      	movs	r3, #0
 8000824:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000826:	2303      	movs	r3, #3
 8000828:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800082a:	230b      	movs	r3, #11
 800082c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 800082e:	f107 031c 	add.w	r3, r7, #28
 8000832:	4619      	mov	r1, r3
 8000834:	482c      	ldr	r0, [pc, #176]	; (80008e8 <MX_GPIO_Init+0x28c>)
 8000836:	f001 fa65 	bl	8001d04 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 800083a:	2340      	movs	r3, #64	; 0x40
 800083c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800083e:	2301      	movs	r3, #1
 8000840:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000842:	2300      	movs	r3, #0
 8000844:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000846:	2300      	movs	r3, #0
 8000848:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 800084a:	f107 031c 	add.w	r3, r7, #28
 800084e:	4619      	mov	r1, r3
 8000850:	4826      	ldr	r0, [pc, #152]	; (80008ec <MX_GPIO_Init+0x290>)
 8000852:	f001 fa57 	bl	8001d04 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000856:	2380      	movs	r3, #128	; 0x80
 8000858:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800085a:	2300      	movs	r3, #0
 800085c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800085e:	2300      	movs	r3, #0
 8000860:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000862:	f107 031c 	add.w	r3, r7, #28
 8000866:	4619      	mov	r1, r3
 8000868:	4820      	ldr	r0, [pc, #128]	; (80008ec <MX_GPIO_Init+0x290>)
 800086a:	f001 fa4b 	bl	8001d04 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED1_Pin;
 800086e:	2340      	movs	r3, #64	; 0x40
 8000870:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000872:	2301      	movs	r3, #1
 8000874:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000876:	2300      	movs	r3, #0
 8000878:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800087a:	2300      	movs	r3, #0
 800087c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LED1_GPIO_Port, &GPIO_InitStruct);
 800087e:	f107 031c 	add.w	r3, r7, #28
 8000882:	4619      	mov	r1, r3
 8000884:	481a      	ldr	r0, [pc, #104]	; (80008f0 <MX_GPIO_Init+0x294>)
 8000886:	f001 fa3d 	bl	8001d04 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin */
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 800088a:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 800088e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000890:	2302      	movs	r3, #2
 8000892:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000894:	2300      	movs	r3, #0
 8000896:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000898:	2303      	movs	r3, #3
 800089a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800089c:	230b      	movs	r3, #11
 800089e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80008a0:	f107 031c 	add.w	r3, r7, #28
 80008a4:	4619      	mov	r1, r3
 80008a6:	4811      	ldr	r0, [pc, #68]	; (80008ec <MX_GPIO_Init+0x290>)
 80008a8:	f001 fa2c 	bl	8001d04 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 80008ac:	2200      	movs	r2, #0
 80008ae:	2100      	movs	r1, #0
 80008b0:	2006      	movs	r0, #6
 80008b2:	f001 f95e 	bl	8001b72 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80008b6:	2006      	movs	r0, #6
 80008b8:	f001 f977 	bl	8001baa <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 80008bc:	2200      	movs	r2, #0
 80008be:	2100      	movs	r1, #0
 80008c0:	2009      	movs	r0, #9
 80008c2:	f001 f956 	bl	8001b72 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 80008c6:	2009      	movs	r0, #9
 80008c8:	f001 f96f 	bl	8001baa <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80008cc:	2200      	movs	r2, #0
 80008ce:	2100      	movs	r1, #0
 80008d0:	2028      	movs	r0, #40	; 0x28
 80008d2:	f001 f94e 	bl	8001b72 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80008d6:	2028      	movs	r0, #40	; 0x28
 80008d8:	f001 f967 	bl	8001baa <HAL_NVIC_EnableIRQ>

}
 80008dc:	bf00      	nop
 80008de:	3730      	adds	r7, #48	; 0x30
 80008e0:	46bd      	mov	sp, r7
 80008e2:	bd80      	pop	{r7, pc}
 80008e4:	40023800 	.word	0x40023800
 80008e8:	40020400 	.word	0x40020400
 80008ec:	40021800 	.word	0x40021800
 80008f0:	40020800 	.word	0x40020800
 80008f4:	40021400 	.word	0x40021400
 80008f8:	40020000 	.word	0x40020000

080008fc <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80008fc:	b580      	push	{r7, lr}
 80008fe:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000900:	4b1b      	ldr	r3, [pc, #108]	; (8000970 <MX_I2C1_Init+0x74>)
 8000902:	4a1c      	ldr	r2, [pc, #112]	; (8000974 <MX_I2C1_Init+0x78>)
 8000904:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00808CD2;
 8000906:	4b1a      	ldr	r3, [pc, #104]	; (8000970 <MX_I2C1_Init+0x74>)
 8000908:	4a1b      	ldr	r2, [pc, #108]	; (8000978 <MX_I2C1_Init+0x7c>)
 800090a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800090c:	4b18      	ldr	r3, [pc, #96]	; (8000970 <MX_I2C1_Init+0x74>)
 800090e:	2200      	movs	r2, #0
 8000910:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000912:	4b17      	ldr	r3, [pc, #92]	; (8000970 <MX_I2C1_Init+0x74>)
 8000914:	2201      	movs	r2, #1
 8000916:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000918:	4b15      	ldr	r3, [pc, #84]	; (8000970 <MX_I2C1_Init+0x74>)
 800091a:	2200      	movs	r2, #0
 800091c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800091e:	4b14      	ldr	r3, [pc, #80]	; (8000970 <MX_I2C1_Init+0x74>)
 8000920:	2200      	movs	r2, #0
 8000922:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000924:	4b12      	ldr	r3, [pc, #72]	; (8000970 <MX_I2C1_Init+0x74>)
 8000926:	2200      	movs	r2, #0
 8000928:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800092a:	4b11      	ldr	r3, [pc, #68]	; (8000970 <MX_I2C1_Init+0x74>)
 800092c:	2200      	movs	r2, #0
 800092e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000930:	4b0f      	ldr	r3, [pc, #60]	; (8000970 <MX_I2C1_Init+0x74>)
 8000932:	2200      	movs	r2, #0
 8000934:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000936:	480e      	ldr	r0, [pc, #56]	; (8000970 <MX_I2C1_Init+0x74>)
 8000938:	f001 fc00 	bl	800213c <HAL_I2C_Init>
 800093c:	4603      	mov	r3, r0
 800093e:	2b00      	cmp	r3, #0
 8000940:	d001      	beq.n	8000946 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000942:	f000 fa55 	bl	8000df0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000946:	2100      	movs	r1, #0
 8000948:	4809      	ldr	r0, [pc, #36]	; (8000970 <MX_I2C1_Init+0x74>)
 800094a:	f002 f8dd 	bl	8002b08 <HAL_I2CEx_ConfigAnalogFilter>
 800094e:	4603      	mov	r3, r0
 8000950:	2b00      	cmp	r3, #0
 8000952:	d001      	beq.n	8000958 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000954:	f000 fa4c 	bl	8000df0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000958:	2100      	movs	r1, #0
 800095a:	4805      	ldr	r0, [pc, #20]	; (8000970 <MX_I2C1_Init+0x74>)
 800095c:	f002 f91f 	bl	8002b9e <HAL_I2CEx_ConfigDigitalFilter>
 8000960:	4603      	mov	r3, r0
 8000962:	2b00      	cmp	r3, #0
 8000964:	d001      	beq.n	800096a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000966:	f000 fa43 	bl	8000df0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800096a:	bf00      	nop
 800096c:	bd80      	pop	{r7, pc}
 800096e:	bf00      	nop
 8000970:	200000d0 	.word	0x200000d0
 8000974:	40005400 	.word	0x40005400
 8000978:	00808cd2 	.word	0x00808cd2

0800097c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800097c:	b580      	push	{r7, lr}
 800097e:	b0aa      	sub	sp, #168	; 0xa8
 8000980:	af00      	add	r7, sp, #0
 8000982:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000984:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8000988:	2200      	movs	r2, #0
 800098a:	601a      	str	r2, [r3, #0]
 800098c:	605a      	str	r2, [r3, #4]
 800098e:	609a      	str	r2, [r3, #8]
 8000990:	60da      	str	r2, [r3, #12]
 8000992:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000994:	f107 0310 	add.w	r3, r7, #16
 8000998:	2284      	movs	r2, #132	; 0x84
 800099a:	2100      	movs	r1, #0
 800099c:	4618      	mov	r0, r3
 800099e:	f006 fb1d 	bl	8006fdc <memset>
  if(i2cHandle->Instance==I2C1)
 80009a2:	687b      	ldr	r3, [r7, #4]
 80009a4:	681b      	ldr	r3, [r3, #0]
 80009a6:	4a22      	ldr	r2, [pc, #136]	; (8000a30 <HAL_I2C_MspInit+0xb4>)
 80009a8:	4293      	cmp	r3, r2
 80009aa:	d13c      	bne.n	8000a26 <HAL_I2C_MspInit+0xaa>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80009ac:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80009b0:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80009b2:	2300      	movs	r3, #0
 80009b4:	677b      	str	r3, [r7, #116]	; 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80009b6:	f107 0310 	add.w	r3, r7, #16
 80009ba:	4618      	mov	r0, r3
 80009bc:	f002 ff5e 	bl	800387c <HAL_RCCEx_PeriphCLKConfig>
 80009c0:	4603      	mov	r3, r0
 80009c2:	2b00      	cmp	r3, #0
 80009c4:	d001      	beq.n	80009ca <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 80009c6:	f000 fa13 	bl	8000df0 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80009ca:	4b1a      	ldr	r3, [pc, #104]	; (8000a34 <HAL_I2C_MspInit+0xb8>)
 80009cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009ce:	4a19      	ldr	r2, [pc, #100]	; (8000a34 <HAL_I2C_MspInit+0xb8>)
 80009d0:	f043 0302 	orr.w	r3, r3, #2
 80009d4:	6313      	str	r3, [r2, #48]	; 0x30
 80009d6:	4b17      	ldr	r3, [pc, #92]	; (8000a34 <HAL_I2C_MspInit+0xb8>)
 80009d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009da:	f003 0302 	and.w	r3, r3, #2
 80009de:	60fb      	str	r3, [r7, #12]
 80009e0:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80009e2:	f44f 7340 	mov.w	r3, #768	; 0x300
 80009e6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80009ea:	2312      	movs	r3, #18
 80009ec:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009f0:	2300      	movs	r3, #0
 80009f2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80009f6:	2303      	movs	r3, #3
 80009f8:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80009fc:	2304      	movs	r3, #4
 80009fe:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a02:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8000a06:	4619      	mov	r1, r3
 8000a08:	480b      	ldr	r0, [pc, #44]	; (8000a38 <HAL_I2C_MspInit+0xbc>)
 8000a0a:	f001 f97b 	bl	8001d04 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000a0e:	4b09      	ldr	r3, [pc, #36]	; (8000a34 <HAL_I2C_MspInit+0xb8>)
 8000a10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a12:	4a08      	ldr	r2, [pc, #32]	; (8000a34 <HAL_I2C_MspInit+0xb8>)
 8000a14:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000a18:	6413      	str	r3, [r2, #64]	; 0x40
 8000a1a:	4b06      	ldr	r3, [pc, #24]	; (8000a34 <HAL_I2C_MspInit+0xb8>)
 8000a1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a1e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000a22:	60bb      	str	r3, [r7, #8]
 8000a24:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000a26:	bf00      	nop
 8000a28:	37a8      	adds	r7, #168	; 0xa8
 8000a2a:	46bd      	mov	sp, r7
 8000a2c:	bd80      	pop	{r7, pc}
 8000a2e:	bf00      	nop
 8000a30:	40005400 	.word	0x40005400
 8000a34:	40023800 	.word	0x40023800
 8000a38:	40020400 	.word	0x40020400

08000a3c <__led_gpio_toggle>:
  * @brief Toggles LED's GPIO pin
  * @param[in] hled		: LED GPIO handler
  * @retval None
  */
void __led_gpio_toggle(const LED_GPIO_Handle_TypeDef* hled)
{
 8000a3c:	b580      	push	{r7, lr}
 8000a3e:	b082      	sub	sp, #8
 8000a40:	af00      	add	r7, sp, #0
 8000a42:	6078      	str	r0, [r7, #4]
	HAL_GPIO_TogglePin(hled->Port, hled->Pin);
 8000a44:	687b      	ldr	r3, [r7, #4]
 8000a46:	681a      	ldr	r2, [r3, #0]
 8000a48:	687b      	ldr	r3, [r7, #4]
 8000a4a:	889b      	ldrh	r3, [r3, #4]
 8000a4c:	4619      	mov	r1, r3
 8000a4e:	4610      	mov	r0, r2
 8000a50:	f001 fb35 	bl	80020be <HAL_GPIO_TogglePin>
}
 8000a54:	bf00      	nop
 8000a56:	3708      	adds	r7, #8
 8000a58:	46bd      	mov	sp, r7
 8000a5a:	bd80      	pop	{r7, pc}

08000a5c <__led_gpio_read>:
  * @brief Reads LED's GPIO pin
  * @param[in] hled		: LED GPIO handler
  * @retval GPIO pin state (0/1)
  */
_Bool __led_gpio_read(const LED_GPIO_Handle_TypeDef* hled)
{
 8000a5c:	b580      	push	{r7, lr}
 8000a5e:	b082      	sub	sp, #8
 8000a60:	af00      	add	r7, sp, #0
 8000a62:	6078      	str	r0, [r7, #4]
	return (_Bool)HAL_GPIO_ReadPin(hled->Port, hled->Pin);
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	681a      	ldr	r2, [r3, #0]
 8000a68:	687b      	ldr	r3, [r7, #4]
 8000a6a:	889b      	ldrh	r3, [r3, #4]
 8000a6c:	4619      	mov	r1, r3
 8000a6e:	4610      	mov	r0, r2
 8000a70:	f001 faf4 	bl	800205c <HAL_GPIO_ReadPin>
 8000a74:	4603      	mov	r3, r0
 8000a76:	2b00      	cmp	r3, #0
 8000a78:	bf14      	ite	ne
 8000a7a:	2301      	movne	r3, #1
 8000a7c:	2300      	moveq	r3, #0
 8000a7e:	b2db      	uxtb	r3, r3
}
 8000a80:	4618      	mov	r0, r3
 8000a82:	3708      	adds	r7, #8
 8000a84:	46bd      	mov	sp, r7
 8000a86:	bd80      	pop	{r7, pc}

08000a88 <LED_GPIO_Toggle>:
  * @brief Toggles LED state
  * @param[in] hled		: LED GPIO handler
  * @retval None
  */
void LED_GPIO_Toggle(const LED_GPIO_Handle_TypeDef* hled)
{
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	b082      	sub	sp, #8
 8000a8c:	af00      	add	r7, sp, #0
 8000a8e:	6078      	str	r0, [r7, #4]
	__led_gpio_toggle(hled);
 8000a90:	6878      	ldr	r0, [r7, #4]
 8000a92:	f7ff ffd3 	bl	8000a3c <__led_gpio_toggle>
}
 8000a96:	bf00      	nop
 8000a98:	3708      	adds	r7, #8
 8000a9a:	46bd      	mov	sp, r7
 8000a9c:	bd80      	pop	{r7, pc}

08000a9e <LED_GPIO_Read>:
  * @brief Reads LED state
  * @param[in] hled		: LED GPIO handler
  * @retval	LED state (LED_OFF or LED_ON)
  */
LED_GPIO_State_TypeDef LED_GPIO_Read(const LED_GPIO_Handle_TypeDef* hled)
{
 8000a9e:	b580      	push	{r7, lr}
 8000aa0:	b084      	sub	sp, #16
 8000aa2:	af00      	add	r7, sp, #0
 8000aa4:	6078      	str	r0, [r7, #4]
	_Bool state = __led_gpio_read(hled);
 8000aa6:	6878      	ldr	r0, [r7, #4]
 8000aa8:	f7ff ffd8 	bl	8000a5c <__led_gpio_read>
 8000aac:	4603      	mov	r3, r0
 8000aae:	73fb      	strb	r3, [r7, #15]
	return hled->ActiveState == LED_ON_HIGH ? state : !state;
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	799b      	ldrb	r3, [r3, #6]
 8000ab4:	2b01      	cmp	r3, #1
 8000ab6:	d101      	bne.n	8000abc <LED_GPIO_Read+0x1e>
 8000ab8:	7bfb      	ldrb	r3, [r7, #15]
 8000aba:	e003      	b.n	8000ac4 <LED_GPIO_Read+0x26>
 8000abc:	7bfb      	ldrb	r3, [r7, #15]
 8000abe:	f083 0301 	eor.w	r3, r3, #1
 8000ac2:	b2db      	uxtb	r3, r3
}
 8000ac4:	4618      	mov	r0, r3
 8000ac6:	3710      	adds	r7, #16
 8000ac8:	46bd      	mov	sp, r7
 8000aca:	bd80      	pop	{r7, pc}

08000acc <HAL_TIM_PeriodElapsedCallback>:




void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000acc:	b580      	push	{r7, lr}
 8000ace:	b09e      	sub	sp, #120	; 0x78
 8000ad0:	af00      	add	r7, sp, #0
 8000ad2:	6078      	str	r0, [r7, #4]
  if(htim == &htim4)
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	4a62      	ldr	r2, [pc, #392]	; (8000c60 <HAL_TIM_PeriodElapsedCallback+0x194>)
 8000ad8:	4293      	cmp	r3, r2
 8000ada:	f040 8084 	bne.w	8000be6 <HAL_TIM_PeriodElapsedCallback+0x11a>
  {
	//dioda 1Hz
    LED_GPIO_Toggle(&hld1);
 8000ade:	4861      	ldr	r0, [pc, #388]	; (8000c64 <HAL_TIM_PeriodElapsedCallback+0x198>)
 8000ae0:	f7ff ffd2 	bl	8000a88 <LED_GPIO_Toggle>
    LD1_State = LED_GPIO_Read(&hld1);
 8000ae4:	485f      	ldr	r0, [pc, #380]	; (8000c64 <HAL_TIM_PeriodElapsedCallback+0x198>)
 8000ae6:	f7ff ffda 	bl	8000a9e <LED_GPIO_Read>
 8000aea:	4603      	mov	r3, r0
 8000aec:	2b00      	cmp	r3, #0
 8000aee:	bf14      	ite	ne
 8000af0:	2301      	movne	r3, #1
 8000af2:	2300      	moveq	r3, #0
 8000af4:	b2da      	uxtb	r2, r3
 8000af6:	4b5c      	ldr	r3, [pc, #368]	; (8000c68 <HAL_TIM_PeriodElapsedCallback+0x19c>)
 8000af8:	701a      	strb	r2, [r3, #0]

    //wyslanie wartosci zadanej referencyjnej oraz sterowania po urat
	char msg[32] = { 0, };
 8000afa:	2300      	movs	r3, #0
 8000afc:	60fb      	str	r3, [r7, #12]
 8000afe:	f107 0310 	add.w	r3, r7, #16
 8000b02:	2200      	movs	r2, #0
 8000b04:	601a      	str	r2, [r3, #0]
 8000b06:	605a      	str	r2, [r3, #4]
 8000b08:	609a      	str	r2, [r3, #8]
 8000b0a:	60da      	str	r2, [r3, #12]
 8000b0c:	611a      	str	r2, [r3, #16]
 8000b0e:	615a      	str	r2, [r3, #20]
 8000b10:	619a      	str	r2, [r3, #24]
	int msg_len = sprintf(msg, "Illuminance:  %d [lx]\r\n", (int)light);
 8000b12:	4b56      	ldr	r3, [pc, #344]	; (8000c6c <HAL_TIM_PeriodElapsedCallback+0x1a0>)
 8000b14:	edd3 7a00 	vldr	s15, [r3]
 8000b18:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000b1c:	f107 030c 	add.w	r3, r7, #12
 8000b20:	ee17 2a90 	vmov	r2, s15
 8000b24:	4952      	ldr	r1, [pc, #328]	; (8000c70 <HAL_TIM_PeriodElapsedCallback+0x1a4>)
 8000b26:	4618      	mov	r0, r3
 8000b28:	f006 fa60 	bl	8006fec <siprintf>
 8000b2c:	6778      	str	r0, [r7, #116]	; 0x74
	HAL_UART_Transmit(&huart3, (uint8_t*)msg, msg_len, 100);
 8000b2e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8000b30:	b29a      	uxth	r2, r3
 8000b32:	f107 010c 	add.w	r1, r7, #12
 8000b36:	2364      	movs	r3, #100	; 0x64
 8000b38:	484e      	ldr	r0, [pc, #312]	; (8000c74 <HAL_TIM_PeriodElapsedCallback+0x1a8>)
 8000b3a:	f004 fc99 	bl	8005470 <HAL_UART_Transmit>
	char msg1[32] = { 0, };
 8000b3e:	2300      	movs	r3, #0
 8000b40:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000b42:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000b46:	2200      	movs	r2, #0
 8000b48:	601a      	str	r2, [r3, #0]
 8000b4a:	605a      	str	r2, [r3, #4]
 8000b4c:	609a      	str	r2, [r3, #8]
 8000b4e:	60da      	str	r2, [r3, #12]
 8000b50:	611a      	str	r2, [r3, #16]
 8000b52:	615a      	str	r2, [r3, #20]
 8000b54:	619a      	str	r2, [r3, #24]
	int msg_len1 = sprintf(msg1, "Ref:  %d [lx]\r\n", (int)var);
 8000b56:	4b48      	ldr	r3, [pc, #288]	; (8000c78 <HAL_TIM_PeriodElapsedCallback+0x1ac>)
 8000b58:	681a      	ldr	r2, [r3, #0]
 8000b5a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000b5e:	4947      	ldr	r1, [pc, #284]	; (8000c7c <HAL_TIM_PeriodElapsedCallback+0x1b0>)
 8000b60:	4618      	mov	r0, r3
 8000b62:	f006 fa43 	bl	8006fec <siprintf>
 8000b66:	6738      	str	r0, [r7, #112]	; 0x70
	HAL_UART_Transmit(&huart3, (uint8_t*)msg1, msg_len1, 100);
 8000b68:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8000b6a:	b29a      	uxth	r2, r3
 8000b6c:	f107 012c 	add.w	r1, r7, #44	; 0x2c
 8000b70:	2364      	movs	r3, #100	; 0x64
 8000b72:	4840      	ldr	r0, [pc, #256]	; (8000c74 <HAL_TIM_PeriodElapsedCallback+0x1a8>)
 8000b74:	f004 fc7c 	bl	8005470 <HAL_UART_Transmit>
	char msg2[32] = { 0, };
 8000b78:	2300      	movs	r3, #0
 8000b7a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8000b7c:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8000b80:	2200      	movs	r2, #0
 8000b82:	601a      	str	r2, [r3, #0]
 8000b84:	605a      	str	r2, [r3, #4]
 8000b86:	609a      	str	r2, [r3, #8]
 8000b88:	60da      	str	r2, [r3, #12]
 8000b8a:	611a      	str	r2, [r3, #16]
 8000b8c:	615a      	str	r2, [r3, #20]
 8000b8e:	619a      	str	r2, [r3, #24]
	int msg_len2 = sprintf(msg2, "PWM:  %d [promil]\r\n", (int)light_ctrl);
 8000b90:	4b3b      	ldr	r3, [pc, #236]	; (8000c80 <HAL_TIM_PeriodElapsedCallback+0x1b4>)
 8000b92:	edd3 7a00 	vldr	s15, [r3]
 8000b96:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000b9a:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8000b9e:	ee17 2a90 	vmov	r2, s15
 8000ba2:	4938      	ldr	r1, [pc, #224]	; (8000c84 <HAL_TIM_PeriodElapsedCallback+0x1b8>)
 8000ba4:	4618      	mov	r0, r3
 8000ba6:	f006 fa21 	bl	8006fec <siprintf>
 8000baa:	66f8      	str	r0, [r7, #108]	; 0x6c
	HAL_UART_Transmit(&huart3, (uint8_t*)msg2, msg_len2, 100);
 8000bac:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000bae:	b29a      	uxth	r2, r3
 8000bb0:	f107 014c 	add.w	r1, r7, #76	; 0x4c
 8000bb4:	2364      	movs	r3, #100	; 0x64
 8000bb6:	482f      	ldr	r0, [pc, #188]	; (8000c74 <HAL_TIM_PeriodElapsedCallback+0x1a8>)
 8000bb8:	f004 fc5a 	bl	8005470 <HAL_UART_Transmit>



	uart3_recived_status = HAL_UART_Receive_IT (&huart3 , (uint8_t*)single_message_recived ,strlen("9999"));
 8000bbc:	2204      	movs	r2, #4
 8000bbe:	4932      	ldr	r1, [pc, #200]	; (8000c88 <HAL_TIM_PeriodElapsedCallback+0x1bc>)
 8000bc0:	482c      	ldr	r0, [pc, #176]	; (8000c74 <HAL_TIM_PeriodElapsedCallback+0x1a8>)
 8000bc2:	f004 fcd8 	bl	8005576 <HAL_UART_Receive_IT>
 8000bc6:	4603      	mov	r3, r0
 8000bc8:	461a      	mov	r2, r3
 8000bca:	4b30      	ldr	r3, [pc, #192]	; (8000c8c <HAL_TIM_PeriodElapsedCallback+0x1c0>)
 8000bcc:	701a      	strb	r2, [r3, #0]
	single_message_recived [5]= ' \0 ';
 8000bce:	4b2e      	ldr	r3, [pc, #184]	; (8000c88 <HAL_TIM_PeriodElapsedCallback+0x1bc>)
 8000bd0:	2220      	movs	r2, #32
 8000bd2:	715a      	strb	r2, [r3, #5]

	if ( uart3_recived_status == HAL_OK )
 8000bd4:	4b2d      	ldr	r3, [pc, #180]	; (8000c8c <HAL_TIM_PeriodElapsedCallback+0x1c0>)
 8000bd6:	781b      	ldrb	r3, [r3, #0]
 8000bd8:	2b00      	cmp	r3, #0
 8000bda:	d104      	bne.n	8000be6 <HAL_TIM_PeriodElapsedCallback+0x11a>
	{
	  sscanf((char*) single_message_recived, "%i" , &var);
 8000bdc:	4a26      	ldr	r2, [pc, #152]	; (8000c78 <HAL_TIM_PeriodElapsedCallback+0x1ac>)
 8000bde:	492c      	ldr	r1, [pc, #176]	; (8000c90 <HAL_TIM_PeriodElapsedCallback+0x1c4>)
 8000be0:	4829      	ldr	r0, [pc, #164]	; (8000c88 <HAL_TIM_PeriodElapsedCallback+0x1bc>)
 8000be2:	f006 fa23 	bl	800702c <siscanf>
  }




  if(htim == &htim1)
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	4a2a      	ldr	r2, [pc, #168]	; (8000c94 <HAL_TIM_PeriodElapsedCallback+0x1c8>)
 8000bea:	4293      	cmp	r3, r2
 8000bec:	d134      	bne.n	8000c58 <HAL_TIM_PeriodElapsedCallback+0x18c>
    {
	  //dioda 4Hz
      LED_GPIO_Toggle(&hld3);
 8000bee:	482a      	ldr	r0, [pc, #168]	; (8000c98 <HAL_TIM_PeriodElapsedCallback+0x1cc>)
 8000bf0:	f7ff ff4a 	bl	8000a88 <LED_GPIO_Toggle>
      LD3_State = LED_GPIO_Read(&hld3);
 8000bf4:	4828      	ldr	r0, [pc, #160]	; (8000c98 <HAL_TIM_PeriodElapsedCallback+0x1cc>)
 8000bf6:	f7ff ff52 	bl	8000a9e <LED_GPIO_Read>
 8000bfa:	4603      	mov	r3, r0
 8000bfc:	2b00      	cmp	r3, #0
 8000bfe:	bf14      	ite	ne
 8000c00:	2301      	movne	r3, #1
 8000c02:	2300      	moveq	r3, #0
 8000c04:	b2da      	uxtb	r2, r3
 8000c06:	4b25      	ldr	r3, [pc, #148]	; (8000c9c <HAL_TIM_PeriodElapsedCallback+0x1d0>)
 8000c08:	701a      	strb	r2, [r3, #0]


      //zebranie warotsci z czujnika BH1750
      light = BH1750_ReadIlluminance_lux(&hbh1750_1);
 8000c0a:	4825      	ldr	r0, [pc, #148]	; (8000ca0 <HAL_TIM_PeriodElapsedCallback+0x1d4>)
 8000c0c:	f7ff fd00 	bl	8000610 <BH1750_ReadIlluminance_lux>
 8000c10:	eef0 7a40 	vmov.f32	s15, s0
 8000c14:	4b15      	ldr	r3, [pc, #84]	; (8000c6c <HAL_TIM_PeriodElapsedCallback+0x1a0>)
 8000c16:	edc3 7a00 	vstr	s15, [r3]
      //obliczenie wartosci PWM za pomoca regulatora PID
	  light_ctrl = PID2DOF_GetOutput(&hlight_pid, var, light);
 8000c1a:	4b17      	ldr	r3, [pc, #92]	; (8000c78 <HAL_TIM_PeriodElapsedCallback+0x1ac>)
 8000c1c:	681b      	ldr	r3, [r3, #0]
 8000c1e:	ee07 3a90 	vmov	s15, r3
 8000c22:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000c26:	4b11      	ldr	r3, [pc, #68]	; (8000c6c <HAL_TIM_PeriodElapsedCallback+0x1a0>)
 8000c28:	ed93 7a00 	vldr	s14, [r3]
 8000c2c:	eef0 0a47 	vmov.f32	s1, s14
 8000c30:	eeb0 0a67 	vmov.f32	s0, s15
 8000c34:	481b      	ldr	r0, [pc, #108]	; (8000ca4 <HAL_TIM_PeriodElapsedCallback+0x1d8>)
 8000c36:	f000 f8e0 	bl	8000dfa <PID2DOF_GetOutput>
 8000c3a:	eef0 7a40 	vmov.f32	s15, s0
 8000c3e:	4b10      	ldr	r3, [pc, #64]	; (8000c80 <HAL_TIM_PeriodElapsedCallback+0x1b4>)
 8000c40:	edc3 7a00 	vstr	s15, [r3]
	  //wykonanie procesu regulacjii
	  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, light_ctrl);
 8000c44:	4b0e      	ldr	r3, [pc, #56]	; (8000c80 <HAL_TIM_PeriodElapsedCallback+0x1b4>)
 8000c46:	edd3 7a00 	vldr	s15, [r3]
 8000c4a:	4b17      	ldr	r3, [pc, #92]	; (8000ca8 <HAL_TIM_PeriodElapsedCallback+0x1dc>)
 8000c4c:	681b      	ldr	r3, [r3, #0]
 8000c4e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000c52:	ee17 2a90 	vmov	r2, s15
 8000c56:	635a      	str	r2, [r3, #52]	; 0x34

    }
}
 8000c58:	bf00      	nop
 8000c5a:	3778      	adds	r7, #120	; 0x78
 8000c5c:	46bd      	mov	sp, r7
 8000c5e:	bd80      	pop	{r7, pc}
 8000c60:	200001f0 	.word	0x200001f0
 8000c64:	2000000c 	.word	0x2000000c
 8000c68:	20000150 	.word	0x20000150
 8000c6c:	20000148 	.word	0x20000148
 8000c70:	08008258 	.word	0x08008258
 8000c74:	20000288 	.word	0x20000288
 8000c78:	20000144 	.word	0x20000144
 8000c7c:	08008270 	.word	0x08008270
 8000c80:	2000014c 	.word	0x2000014c
 8000c84:	08008280 	.word	0x08008280
 8000c88:	20000124 	.word	0x20000124
 8000c8c:	20000142 	.word	0x20000142
 8000c90:	08008294 	.word	0x08008294
 8000c94:	20000158 	.word	0x20000158
 8000c98:	20000014 	.word	0x20000014
 8000c9c:	20000151 	.word	0x20000151
 8000ca0:	20000000 	.word	0x20000000
 8000ca4:	2000001c 	.word	0x2000001c
 8000ca8:	200001a4 	.word	0x200001a4

08000cac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000cac:	b580      	push	{r7, lr}
 8000cae:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000cb0:	f000 fe03 	bl	80018ba <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000cb4:	f000 f834 	bl	8000d20 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000cb8:	f7ff fcd0 	bl	800065c <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8000cbc:	f000 fc94 	bl	80015e8 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8000cc0:	f000 fd2a 	bl	8001718 <MX_USB_OTG_FS_PCD_Init>
  MX_TIM3_Init();
 8000cc4:	f000 fa86 	bl	80011d4 <MX_TIM3_Init>
  MX_I2C1_Init();
 8000cc8:	f7ff fe18 	bl	80008fc <MX_I2C1_Init>
  MX_TIM4_Init();
 8000ccc:	f000 fb08 	bl	80012e0 <MX_TIM4_Init>
  MX_TIM1_Init();
 8000cd0:	f000 fa2c 	bl	800112c <MX_TIM1_Init>
  MX_TIM8_Init();
 8000cd4:	f000 fb54 	bl	8001380 <MX_TIM8_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8000cd8:	2100      	movs	r1, #0
 8000cda:	480b      	ldr	r0, [pc, #44]	; (8000d08 <main+0x5c>)
 8000cdc:	f003 faf0 	bl	80042c0 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8000ce0:	2104      	movs	r1, #4
 8000ce2:	4809      	ldr	r0, [pc, #36]	; (8000d08 <main+0x5c>)
 8000ce4:	f003 faec 	bl	80042c0 <HAL_TIM_PWM_Start>
  HAL_TIM_Base_Start_IT(&htim4);
 8000ce8:	4808      	ldr	r0, [pc, #32]	; (8000d0c <main+0x60>)
 8000cea:	f003 fa0f 	bl	800410c <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim1);
 8000cee:	4808      	ldr	r0, [pc, #32]	; (8000d10 <main+0x64>)
 8000cf0:	f003 fa0c 	bl	800410c <HAL_TIM_Base_Start_IT>

  //HAL_UART_Receive_IT(&huart3, (uint8_t*)&msg, 1);
  //HAL_UART_Receive_IT(&huart3, (uint8_t*)&msg5, 1);
  HAL_UART_Receive_IT (&huart3, (uint8_t*)single_message_recived ,strlen("9999"));
 8000cf4:	2204      	movs	r2, #4
 8000cf6:	4907      	ldr	r1, [pc, #28]	; (8000d14 <main+0x68>)
 8000cf8:	4807      	ldr	r0, [pc, #28]	; (8000d18 <main+0x6c>)
 8000cfa:	f004 fc3c 	bl	8005576 <HAL_UART_Receive_IT>


  BH1750_Init(&hbh1750_1);
 8000cfe:	4807      	ldr	r0, [pc, #28]	; (8000d1c <main+0x70>)
 8000d00:	f7ff fc60 	bl	80005c4 <BH1750_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000d04:	e7fe      	b.n	8000d04 <main+0x58>
 8000d06:	bf00      	nop
 8000d08:	200001a4 	.word	0x200001a4
 8000d0c:	200001f0 	.word	0x200001f0
 8000d10:	20000158 	.word	0x20000158
 8000d14:	20000124 	.word	0x20000124
 8000d18:	20000288 	.word	0x20000288
 8000d1c:	20000000 	.word	0x20000000

08000d20 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000d20:	b580      	push	{r7, lr}
 8000d22:	b094      	sub	sp, #80	; 0x50
 8000d24:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000d26:	f107 0320 	add.w	r3, r7, #32
 8000d2a:	2230      	movs	r2, #48	; 0x30
 8000d2c:	2100      	movs	r1, #0
 8000d2e:	4618      	mov	r0, r3
 8000d30:	f006 f954 	bl	8006fdc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000d34:	f107 030c 	add.w	r3, r7, #12
 8000d38:	2200      	movs	r2, #0
 8000d3a:	601a      	str	r2, [r3, #0]
 8000d3c:	605a      	str	r2, [r3, #4]
 8000d3e:	609a      	str	r2, [r3, #8]
 8000d40:	60da      	str	r2, [r3, #12]
 8000d42:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000d44:	f002 f8c0 	bl	8002ec8 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d48:	4b27      	ldr	r3, [pc, #156]	; (8000de8 <SystemClock_Config+0xc8>)
 8000d4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d4c:	4a26      	ldr	r2, [pc, #152]	; (8000de8 <SystemClock_Config+0xc8>)
 8000d4e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000d52:	6413      	str	r3, [r2, #64]	; 0x40
 8000d54:	4b24      	ldr	r3, [pc, #144]	; (8000de8 <SystemClock_Config+0xc8>)
 8000d56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d58:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d5c:	60bb      	str	r3, [r7, #8]
 8000d5e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000d60:	4b22      	ldr	r3, [pc, #136]	; (8000dec <SystemClock_Config+0xcc>)
 8000d62:	681b      	ldr	r3, [r3, #0]
 8000d64:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000d68:	4a20      	ldr	r2, [pc, #128]	; (8000dec <SystemClock_Config+0xcc>)
 8000d6a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000d6e:	6013      	str	r3, [r2, #0]
 8000d70:	4b1e      	ldr	r3, [pc, #120]	; (8000dec <SystemClock_Config+0xcc>)
 8000d72:	681b      	ldr	r3, [r3, #0]
 8000d74:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000d78:	607b      	str	r3, [r7, #4]
 8000d7a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000d7c:	2301      	movs	r3, #1
 8000d7e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000d80:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8000d84:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000d86:	2302      	movs	r3, #2
 8000d88:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000d8a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000d8e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000d90:	2304      	movs	r3, #4
 8000d92:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 8000d94:	2348      	movs	r3, #72	; 0x48
 8000d96:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000d98:	2302      	movs	r3, #2
 8000d9a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 8000d9c:	2303      	movs	r3, #3
 8000d9e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000da0:	f107 0320 	add.w	r3, r7, #32
 8000da4:	4618      	mov	r0, r3
 8000da6:	f002 f89f 	bl	8002ee8 <HAL_RCC_OscConfig>
 8000daa:	4603      	mov	r3, r0
 8000dac:	2b00      	cmp	r3, #0
 8000dae:	d001      	beq.n	8000db4 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000db0:	f000 f81e 	bl	8000df0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000db4:	230f      	movs	r3, #15
 8000db6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000db8:	2302      	movs	r3, #2
 8000dba:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000dbc:	2300      	movs	r3, #0
 8000dbe:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000dc0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000dc4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000dc6:	2300      	movs	r3, #0
 8000dc8:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000dca:	f107 030c 	add.w	r3, r7, #12
 8000dce:	2102      	movs	r1, #2
 8000dd0:	4618      	mov	r0, r3
 8000dd2:	f002 fb2d 	bl	8003430 <HAL_RCC_ClockConfig>
 8000dd6:	4603      	mov	r3, r0
 8000dd8:	2b00      	cmp	r3, #0
 8000dda:	d001      	beq.n	8000de0 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8000ddc:	f000 f808 	bl	8000df0 <Error_Handler>
  }
}
 8000de0:	bf00      	nop
 8000de2:	3750      	adds	r7, #80	; 0x50
 8000de4:	46bd      	mov	sp, r7
 8000de6:	bd80      	pop	{r7, pc}
 8000de8:	40023800 	.word	0x40023800
 8000dec:	40007000 	.word	0x40007000

08000df0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000df0:	b480      	push	{r7}
 8000df2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000df4:	b672      	cpsid	i
}
 8000df6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000df8:	e7fe      	b.n	8000df8 <Error_Handler+0x8>

08000dfa <PID2DOF_GetOutput>:
  hpid->e_int = 0.0f;
  hpid->d_prev = 0.0f;
}
 
float PID2DOF_GetOutput(PID_HandleTypeDef* hpid, float yref, float y)
{
 8000dfa:	b480      	push	{r7}
 8000dfc:	b089      	sub	sp, #36	; 0x24
 8000dfe:	af00      	add	r7, sp, #0
 8000e00:	60f8      	str	r0, [r7, #12]
 8000e02:	ed87 0a02 	vstr	s0, [r7, #8]
 8000e06:	edc7 0a01 	vstr	s1, [r7, #4]
  float u;     // control signal (before saturation)
  float u_sat; // control signal (after saturation)
  float e = yref - y; // control error
 8000e0a:	ed97 7a02 	vldr	s14, [r7, #8]
 8000e0e:	edd7 7a01 	vldr	s15, [r7, #4]
 8000e12:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000e16:	edc7 7a06 	vstr	s15, [r7, #24]

  // PID algorithm based on MATLAB doc
  // 1/s = 1 / (z - 1)

  /* Integral */
  hpid->e_int += hpid->Ki * hpid->Ts * e;
 8000e1a:	68fb      	ldr	r3, [r7, #12]
 8000e1c:	ed93 7a06 	vldr	s14, [r3, #24]
 8000e20:	68fb      	ldr	r3, [r7, #12]
 8000e22:	edd3 6a01 	vldr	s13, [r3, #4]
 8000e26:	68fb      	ldr	r3, [r7, #12]
 8000e28:	edd3 7a04 	vldr	s15, [r3, #16]
 8000e2c:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8000e30:	edd7 7a06 	vldr	s15, [r7, #24]
 8000e34:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000e38:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000e3c:	68fb      	ldr	r3, [r7, #12]
 8000e3e:	edc3 7a06 	vstr	s15, [r3, #24]

  /* Derivative */
  hpid->d_prev = (hpid->Kd*hpid->N)*(e - hpid->e_prev) + (1.0f - hpid->N*hpid->Ts)*hpid->d_prev;
 8000e42:	68fb      	ldr	r3, [r7, #12]
 8000e44:	ed93 7a02 	vldr	s14, [r3, #8]
 8000e48:	68fb      	ldr	r3, [r7, #12]
 8000e4a:	edd3 7a03 	vldr	s15, [r3, #12]
 8000e4e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000e52:	68fb      	ldr	r3, [r7, #12]
 8000e54:	edd3 7a05 	vldr	s15, [r3, #20]
 8000e58:	edd7 6a06 	vldr	s13, [r7, #24]
 8000e5c:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8000e60:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000e64:	68fb      	ldr	r3, [r7, #12]
 8000e66:	edd3 6a03 	vldr	s13, [r3, #12]
 8000e6a:	68fb      	ldr	r3, [r7, #12]
 8000e6c:	edd3 7a04 	vldr	s15, [r3, #16]
 8000e70:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000e74:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8000e78:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8000e7c:	68fb      	ldr	r3, [r7, #12]
 8000e7e:	edd3 7a07 	vldr	s15, [r3, #28]
 8000e82:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000e86:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000e8a:	68fb      	ldr	r3, [r7, #12]
 8000e8c:	edc3 7a07 	vstr	s15, [r3, #28]
  hpid->e_prev = e;
 8000e90:	68fb      	ldr	r3, [r7, #12]
 8000e92:	69ba      	ldr	r2, [r7, #24]
 8000e94:	615a      	str	r2, [r3, #20]

  /* Output */
  u = (hpid->Kp * e) + hpid->e_int + hpid->d_prev;
 8000e96:	68fb      	ldr	r3, [r7, #12]
 8000e98:	ed93 7a00 	vldr	s14, [r3]
 8000e9c:	edd7 7a06 	vldr	s15, [r7, #24]
 8000ea0:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000ea4:	68fb      	ldr	r3, [r7, #12]
 8000ea6:	edd3 7a06 	vldr	s15, [r3, #24]
 8000eaa:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000eae:	68fb      	ldr	r3, [r7, #12]
 8000eb0:	edd3 7a07 	vldr	s15, [r3, #28]
 8000eb4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000eb8:	edc7 7a05 	vstr	s15, [r7, #20]

  /* Saturation */
  if( u > hpid->LimitUpper )
 8000ebc:	68fb      	ldr	r3, [r7, #12]
 8000ebe:	edd3 7a08 	vldr	s15, [r3, #32]
 8000ec2:	ed97 7a05 	vldr	s14, [r7, #20]
 8000ec6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000eca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ece:	dd03      	ble.n	8000ed8 <PID2DOF_GetOutput+0xde>
	  u_sat = hpid->LimitUpper;
 8000ed0:	68fb      	ldr	r3, [r7, #12]
 8000ed2:	6a1b      	ldr	r3, [r3, #32]
 8000ed4:	61fb      	str	r3, [r7, #28]
 8000ed6:	e00f      	b.n	8000ef8 <PID2DOF_GetOutput+0xfe>
  else if( u < hpid->LimitLower )
 8000ed8:	68fb      	ldr	r3, [r7, #12]
 8000eda:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8000ede:	ed97 7a05 	vldr	s14, [r7, #20]
 8000ee2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000ee6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000eea:	d503      	bpl.n	8000ef4 <PID2DOF_GetOutput+0xfa>
	  u_sat = hpid->LimitLower;
 8000eec:	68fb      	ldr	r3, [r7, #12]
 8000eee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ef0:	61fb      	str	r3, [r7, #28]
 8000ef2:	e001      	b.n	8000ef8 <PID2DOF_GetOutput+0xfe>
  else
	  u_sat = u;
 8000ef4:	697b      	ldr	r3, [r7, #20]
 8000ef6:	61fb      	str	r3, [r7, #28]

  /* Anti wind-up */
  if( u != u_sat)
 8000ef8:	ed97 7a05 	vldr	s14, [r7, #20]
 8000efc:	edd7 7a07 	vldr	s15, [r7, #28]
 8000f00:	eeb4 7a67 	vcmp.f32	s14, s15
 8000f04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f08:	d013      	beq.n	8000f32 <PID2DOF_GetOutput+0x138>
  	hpid->e_int -= hpid->Ki * hpid->Ts * e;
 8000f0a:	68fb      	ldr	r3, [r7, #12]
 8000f0c:	ed93 7a06 	vldr	s14, [r3, #24]
 8000f10:	68fb      	ldr	r3, [r7, #12]
 8000f12:	edd3 6a01 	vldr	s13, [r3, #4]
 8000f16:	68fb      	ldr	r3, [r7, #12]
 8000f18:	edd3 7a04 	vldr	s15, [r3, #16]
 8000f1c:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8000f20:	edd7 7a06 	vldr	s15, [r7, #24]
 8000f24:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000f28:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000f2c:	68fb      	ldr	r3, [r7, #12]
 8000f2e:	edc3 7a06 	vstr	s15, [r3, #24]

  return u_sat;
 8000f32:	69fb      	ldr	r3, [r7, #28]
 8000f34:	ee07 3a90 	vmov	s15, r3
}
 8000f38:	eeb0 0a67 	vmov.f32	s0, s15
 8000f3c:	3724      	adds	r7, #36	; 0x24
 8000f3e:	46bd      	mov	sp, r7
 8000f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f44:	4770      	bx	lr
	...

08000f48 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f48:	b480      	push	{r7}
 8000f4a:	b083      	sub	sp, #12
 8000f4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8000f4e:	4b0f      	ldr	r3, [pc, #60]	; (8000f8c <HAL_MspInit+0x44>)
 8000f50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f52:	4a0e      	ldr	r2, [pc, #56]	; (8000f8c <HAL_MspInit+0x44>)
 8000f54:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f58:	6413      	str	r3, [r2, #64]	; 0x40
 8000f5a:	4b0c      	ldr	r3, [pc, #48]	; (8000f8c <HAL_MspInit+0x44>)
 8000f5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f5e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f62:	607b      	str	r3, [r7, #4]
 8000f64:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f66:	4b09      	ldr	r3, [pc, #36]	; (8000f8c <HAL_MspInit+0x44>)
 8000f68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f6a:	4a08      	ldr	r2, [pc, #32]	; (8000f8c <HAL_MspInit+0x44>)
 8000f6c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000f70:	6453      	str	r3, [r2, #68]	; 0x44
 8000f72:	4b06      	ldr	r3, [pc, #24]	; (8000f8c <HAL_MspInit+0x44>)
 8000f74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f76:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000f7a:	603b      	str	r3, [r7, #0]
 8000f7c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f7e:	bf00      	nop
 8000f80:	370c      	adds	r7, #12
 8000f82:	46bd      	mov	sp, r7
 8000f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f88:	4770      	bx	lr
 8000f8a:	bf00      	nop
 8000f8c:	40023800 	.word	0x40023800

08000f90 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f90:	b480      	push	{r7}
 8000f92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000f94:	e7fe      	b.n	8000f94 <NMI_Handler+0x4>

08000f96 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f96:	b480      	push	{r7}
 8000f98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f9a:	e7fe      	b.n	8000f9a <HardFault_Handler+0x4>

08000f9c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f9c:	b480      	push	{r7}
 8000f9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000fa0:	e7fe      	b.n	8000fa0 <MemManage_Handler+0x4>

08000fa2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000fa2:	b480      	push	{r7}
 8000fa4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000fa6:	e7fe      	b.n	8000fa6 <BusFault_Handler+0x4>

08000fa8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000fa8:	b480      	push	{r7}
 8000faa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000fac:	e7fe      	b.n	8000fac <UsageFault_Handler+0x4>

08000fae <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000fae:	b480      	push	{r7}
 8000fb0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000fb2:	bf00      	nop
 8000fb4:	46bd      	mov	sp, r7
 8000fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fba:	4770      	bx	lr

08000fbc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000fbc:	b480      	push	{r7}
 8000fbe:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000fc0:	bf00      	nop
 8000fc2:	46bd      	mov	sp, r7
 8000fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc8:	4770      	bx	lr

08000fca <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000fca:	b480      	push	{r7}
 8000fcc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000fce:	bf00      	nop
 8000fd0:	46bd      	mov	sp, r7
 8000fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd6:	4770      	bx	lr

08000fd8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000fdc:	f000 fcaa 	bl	8001934 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000fe0:	bf00      	nop
 8000fe2:	bd80      	pop	{r7, pc}

08000fe4 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Btn2_Pin);
 8000fe8:	2001      	movs	r0, #1
 8000fea:	f001 f883 	bl	80020f4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8000fee:	bf00      	nop
 8000ff0:	bd80      	pop	{r7, pc}

08000ff2 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8000ff2:	b580      	push	{r7, lr}
 8000ff4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Btn1_Pin);
 8000ff6:	2008      	movs	r0, #8
 8000ff8:	f001 f87c 	bl	80020f4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8000ffc:	bf00      	nop
 8000ffe:	bd80      	pop	{r7, pc}

08001000 <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001004:	4802      	ldr	r0, [pc, #8]	; (8001010 <TIM1_BRK_TIM9_IRQHandler+0x10>)
 8001006:	f003 fa55 	bl	80044b4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 800100a:	bf00      	nop
 800100c:	bd80      	pop	{r7, pc}
 800100e:	bf00      	nop
 8001010:	20000158 	.word	0x20000158

08001014 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8001014:	b580      	push	{r7, lr}
 8001016:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001018:	4802      	ldr	r0, [pc, #8]	; (8001024 <TIM1_UP_TIM10_IRQHandler+0x10>)
 800101a:	f003 fa4b 	bl	80044b4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 800101e:	bf00      	nop
 8001020:	bd80      	pop	{r7, pc}
 8001022:	bf00      	nop
 8001024:	20000158 	.word	0x20000158

08001028 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8001028:	b580      	push	{r7, lr}
 800102a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800102c:	4802      	ldr	r0, [pc, #8]	; (8001038 <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 800102e:	f003 fa41 	bl	80044b4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 8001032:	bf00      	nop
 8001034:	bd80      	pop	{r7, pc}
 8001036:	bf00      	nop
 8001038:	20000158 	.word	0x20000158

0800103c <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 800103c:	b580      	push	{r7, lr}
 800103e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001040:	4802      	ldr	r0, [pc, #8]	; (800104c <TIM1_CC_IRQHandler+0x10>)
 8001042:	f003 fa37 	bl	80044b4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8001046:	bf00      	nop
 8001048:	bd80      	pop	{r7, pc}
 800104a:	bf00      	nop
 800104c:	20000158 	.word	0x20000158

08001050 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001050:	b580      	push	{r7, lr}
 8001052:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001054:	4802      	ldr	r0, [pc, #8]	; (8001060 <TIM3_IRQHandler+0x10>)
 8001056:	f003 fa2d 	bl	80044b4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800105a:	bf00      	nop
 800105c:	bd80      	pop	{r7, pc}
 800105e:	bf00      	nop
 8001060:	200001a4 	.word	0x200001a4

08001064 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001064:	b580      	push	{r7, lr}
 8001066:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001068:	4802      	ldr	r0, [pc, #8]	; (8001074 <TIM4_IRQHandler+0x10>)
 800106a:	f003 fa23 	bl	80044b4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800106e:	bf00      	nop
 8001070:	bd80      	pop	{r7, pc}
 8001072:	bf00      	nop
 8001074:	200001f0 	.word	0x200001f0

08001078 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 800107c:	4802      	ldr	r0, [pc, #8]	; (8001088 <USART3_IRQHandler+0x10>)
 800107e:	f004 fabf 	bl	8005600 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001082:	bf00      	nop
 8001084:	bd80      	pop	{r7, pc}
 8001086:	bf00      	nop
 8001088:	20000288 	.word	0x20000288

0800108c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USER_Btn_Pin);
 8001090:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001094:	f001 f82e 	bl	80020f4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001098:	bf00      	nop
 800109a:	bd80      	pop	{r7, pc}

0800109c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800109c:	b580      	push	{r7, lr}
 800109e:	b086      	sub	sp, #24
 80010a0:	af00      	add	r7, sp, #0
 80010a2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80010a4:	4a14      	ldr	r2, [pc, #80]	; (80010f8 <_sbrk+0x5c>)
 80010a6:	4b15      	ldr	r3, [pc, #84]	; (80010fc <_sbrk+0x60>)
 80010a8:	1ad3      	subs	r3, r2, r3
 80010aa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80010ac:	697b      	ldr	r3, [r7, #20]
 80010ae:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80010b0:	4b13      	ldr	r3, [pc, #76]	; (8001100 <_sbrk+0x64>)
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d102      	bne.n	80010be <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80010b8:	4b11      	ldr	r3, [pc, #68]	; (8001100 <_sbrk+0x64>)
 80010ba:	4a12      	ldr	r2, [pc, #72]	; (8001104 <_sbrk+0x68>)
 80010bc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80010be:	4b10      	ldr	r3, [pc, #64]	; (8001100 <_sbrk+0x64>)
 80010c0:	681a      	ldr	r2, [r3, #0]
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	4413      	add	r3, r2
 80010c6:	693a      	ldr	r2, [r7, #16]
 80010c8:	429a      	cmp	r2, r3
 80010ca:	d207      	bcs.n	80010dc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80010cc:	f005 ff5c 	bl	8006f88 <__errno>
 80010d0:	4603      	mov	r3, r0
 80010d2:	220c      	movs	r2, #12
 80010d4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80010d6:	f04f 33ff 	mov.w	r3, #4294967295
 80010da:	e009      	b.n	80010f0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80010dc:	4b08      	ldr	r3, [pc, #32]	; (8001100 <_sbrk+0x64>)
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80010e2:	4b07      	ldr	r3, [pc, #28]	; (8001100 <_sbrk+0x64>)
 80010e4:	681a      	ldr	r2, [r3, #0]
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	4413      	add	r3, r2
 80010ea:	4a05      	ldr	r2, [pc, #20]	; (8001100 <_sbrk+0x64>)
 80010ec:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80010ee:	68fb      	ldr	r3, [r7, #12]
}
 80010f0:	4618      	mov	r0, r3
 80010f2:	3718      	adds	r7, #24
 80010f4:	46bd      	mov	sp, r7
 80010f6:	bd80      	pop	{r7, pc}
 80010f8:	20050000 	.word	0x20050000
 80010fc:	00000400 	.word	0x00000400
 8001100:	20000154 	.word	0x20000154
 8001104:	20000830 	.word	0x20000830

08001108 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001108:	b480      	push	{r7}
 800110a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800110c:	4b06      	ldr	r3, [pc, #24]	; (8001128 <SystemInit+0x20>)
 800110e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001112:	4a05      	ldr	r2, [pc, #20]	; (8001128 <SystemInit+0x20>)
 8001114:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001118:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800111c:	bf00      	nop
 800111e:	46bd      	mov	sp, r7
 8001120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001124:	4770      	bx	lr
 8001126:	bf00      	nop
 8001128:	e000ed00 	.word	0xe000ed00

0800112c <MX_TIM1_Init>:
TIM_HandleTypeDef htim4;
TIM_HandleTypeDef htim8;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 800112c:	b580      	push	{r7, lr}
 800112e:	b088      	sub	sp, #32
 8001130:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001132:	f107 0310 	add.w	r3, r7, #16
 8001136:	2200      	movs	r2, #0
 8001138:	601a      	str	r2, [r3, #0]
 800113a:	605a      	str	r2, [r3, #4]
 800113c:	609a      	str	r2, [r3, #8]
 800113e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001140:	1d3b      	adds	r3, r7, #4
 8001142:	2200      	movs	r2, #0
 8001144:	601a      	str	r2, [r3, #0]
 8001146:	605a      	str	r2, [r3, #4]
 8001148:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800114a:	4b20      	ldr	r3, [pc, #128]	; (80011cc <MX_TIM1_Init+0xa0>)
 800114c:	4a20      	ldr	r2, [pc, #128]	; (80011d0 <MX_TIM1_Init+0xa4>)
 800114e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 3199;
 8001150:	4b1e      	ldr	r3, [pc, #120]	; (80011cc <MX_TIM1_Init+0xa0>)
 8001152:	f640 427f 	movw	r2, #3199	; 0xc7f
 8001156:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001158:	4b1c      	ldr	r3, [pc, #112]	; (80011cc <MX_TIM1_Init+0xa0>)
 800115a:	2200      	movs	r2, #0
 800115c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 4999;
 800115e:	4b1b      	ldr	r3, [pc, #108]	; (80011cc <MX_TIM1_Init+0xa0>)
 8001160:	f241 3287 	movw	r2, #4999	; 0x1387
 8001164:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001166:	4b19      	ldr	r3, [pc, #100]	; (80011cc <MX_TIM1_Init+0xa0>)
 8001168:	2200      	movs	r2, #0
 800116a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800116c:	4b17      	ldr	r3, [pc, #92]	; (80011cc <MX_TIM1_Init+0xa0>)
 800116e:	2200      	movs	r2, #0
 8001170:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001172:	4b16      	ldr	r3, [pc, #88]	; (80011cc <MX_TIM1_Init+0xa0>)
 8001174:	2200      	movs	r2, #0
 8001176:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001178:	4814      	ldr	r0, [pc, #80]	; (80011cc <MX_TIM1_Init+0xa0>)
 800117a:	f002 ff6f 	bl	800405c <HAL_TIM_Base_Init>
 800117e:	4603      	mov	r3, r0
 8001180:	2b00      	cmp	r3, #0
 8001182:	d001      	beq.n	8001188 <MX_TIM1_Init+0x5c>
  {
    Error_Handler();
 8001184:	f7ff fe34 	bl	8000df0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001188:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800118c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800118e:	f107 0310 	add.w	r3, r7, #16
 8001192:	4619      	mov	r1, r3
 8001194:	480d      	ldr	r0, [pc, #52]	; (80011cc <MX_TIM1_Init+0xa0>)
 8001196:	f003 fbc1 	bl	800491c <HAL_TIM_ConfigClockSource>
 800119a:	4603      	mov	r3, r0
 800119c:	2b00      	cmp	r3, #0
 800119e:	d001      	beq.n	80011a4 <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 80011a0:	f7ff fe26 	bl	8000df0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80011a4:	2300      	movs	r3, #0
 80011a6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80011a8:	2300      	movs	r3, #0
 80011aa:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80011ac:	2300      	movs	r3, #0
 80011ae:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80011b0:	1d3b      	adds	r3, r7, #4
 80011b2:	4619      	mov	r1, r3
 80011b4:	4805      	ldr	r0, [pc, #20]	; (80011cc <MX_TIM1_Init+0xa0>)
 80011b6:	f004 f861 	bl	800527c <HAL_TIMEx_MasterConfigSynchronization>
 80011ba:	4603      	mov	r3, r0
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d001      	beq.n	80011c4 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 80011c0:	f7ff fe16 	bl	8000df0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80011c4:	bf00      	nop
 80011c6:	3720      	adds	r7, #32
 80011c8:	46bd      	mov	sp, r7
 80011ca:	bd80      	pop	{r7, pc}
 80011cc:	20000158 	.word	0x20000158
 80011d0:	40010000 	.word	0x40010000

080011d4 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b08e      	sub	sp, #56	; 0x38
 80011d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80011da:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80011de:	2200      	movs	r2, #0
 80011e0:	601a      	str	r2, [r3, #0]
 80011e2:	605a      	str	r2, [r3, #4]
 80011e4:	609a      	str	r2, [r3, #8]
 80011e6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80011e8:	f107 031c 	add.w	r3, r7, #28
 80011ec:	2200      	movs	r2, #0
 80011ee:	601a      	str	r2, [r3, #0]
 80011f0:	605a      	str	r2, [r3, #4]
 80011f2:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80011f4:	463b      	mov	r3, r7
 80011f6:	2200      	movs	r2, #0
 80011f8:	601a      	str	r2, [r3, #0]
 80011fa:	605a      	str	r2, [r3, #4]
 80011fc:	609a      	str	r2, [r3, #8]
 80011fe:	60da      	str	r2, [r3, #12]
 8001200:	611a      	str	r2, [r3, #16]
 8001202:	615a      	str	r2, [r3, #20]
 8001204:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001206:	4b34      	ldr	r3, [pc, #208]	; (80012d8 <MX_TIM3_Init+0x104>)
 8001208:	4a34      	ldr	r2, [pc, #208]	; (80012dc <MX_TIM3_Init+0x108>)
 800120a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 71;
 800120c:	4b32      	ldr	r3, [pc, #200]	; (80012d8 <MX_TIM3_Init+0x104>)
 800120e:	2247      	movs	r2, #71	; 0x47
 8001210:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001212:	4b31      	ldr	r3, [pc, #196]	; (80012d8 <MX_TIM3_Init+0x104>)
 8001214:	2200      	movs	r2, #0
 8001216:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 8001218:	4b2f      	ldr	r3, [pc, #188]	; (80012d8 <MX_TIM3_Init+0x104>)
 800121a:	f240 32e7 	movw	r2, #999	; 0x3e7
 800121e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001220:	4b2d      	ldr	r3, [pc, #180]	; (80012d8 <MX_TIM3_Init+0x104>)
 8001222:	2200      	movs	r2, #0
 8001224:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001226:	4b2c      	ldr	r3, [pc, #176]	; (80012d8 <MX_TIM3_Init+0x104>)
 8001228:	2200      	movs	r2, #0
 800122a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800122c:	482a      	ldr	r0, [pc, #168]	; (80012d8 <MX_TIM3_Init+0x104>)
 800122e:	f002 ff15 	bl	800405c <HAL_TIM_Base_Init>
 8001232:	4603      	mov	r3, r0
 8001234:	2b00      	cmp	r3, #0
 8001236:	d001      	beq.n	800123c <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8001238:	f7ff fdda 	bl	8000df0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800123c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001240:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001242:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001246:	4619      	mov	r1, r3
 8001248:	4823      	ldr	r0, [pc, #140]	; (80012d8 <MX_TIM3_Init+0x104>)
 800124a:	f003 fb67 	bl	800491c <HAL_TIM_ConfigClockSource>
 800124e:	4603      	mov	r3, r0
 8001250:	2b00      	cmp	r3, #0
 8001252:	d001      	beq.n	8001258 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8001254:	f7ff fdcc 	bl	8000df0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001258:	481f      	ldr	r0, [pc, #124]	; (80012d8 <MX_TIM3_Init+0x104>)
 800125a:	f002 ffcf 	bl	80041fc <HAL_TIM_PWM_Init>
 800125e:	4603      	mov	r3, r0
 8001260:	2b00      	cmp	r3, #0
 8001262:	d001      	beq.n	8001268 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8001264:	f7ff fdc4 	bl	8000df0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001268:	2300      	movs	r3, #0
 800126a:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800126c:	2300      	movs	r3, #0
 800126e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001270:	f107 031c 	add.w	r3, r7, #28
 8001274:	4619      	mov	r1, r3
 8001276:	4818      	ldr	r0, [pc, #96]	; (80012d8 <MX_TIM3_Init+0x104>)
 8001278:	f004 f800 	bl	800527c <HAL_TIMEx_MasterConfigSynchronization>
 800127c:	4603      	mov	r3, r0
 800127e:	2b00      	cmp	r3, #0
 8001280:	d001      	beq.n	8001286 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8001282:	f7ff fdb5 	bl	8000df0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001286:	2360      	movs	r3, #96	; 0x60
 8001288:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 1000;
 800128a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800128e:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001290:	2300      	movs	r3, #0
 8001292:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001294:	2300      	movs	r3, #0
 8001296:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001298:	463b      	mov	r3, r7
 800129a:	2200      	movs	r2, #0
 800129c:	4619      	mov	r1, r3
 800129e:	480e      	ldr	r0, [pc, #56]	; (80012d8 <MX_TIM3_Init+0x104>)
 80012a0:	f003 fa28 	bl	80046f4 <HAL_TIM_PWM_ConfigChannel>
 80012a4:	4603      	mov	r3, r0
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d001      	beq.n	80012ae <MX_TIM3_Init+0xda>
  {
    Error_Handler();
 80012aa:	f7ff fda1 	bl	8000df0 <Error_Handler>
  }
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 80012ae:	2304      	movs	r3, #4
 80012b0:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80012b2:	463b      	mov	r3, r7
 80012b4:	2204      	movs	r2, #4
 80012b6:	4619      	mov	r1, r3
 80012b8:	4807      	ldr	r0, [pc, #28]	; (80012d8 <MX_TIM3_Init+0x104>)
 80012ba:	f003 fa1b 	bl	80046f4 <HAL_TIM_PWM_ConfigChannel>
 80012be:	4603      	mov	r3, r0
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d001      	beq.n	80012c8 <MX_TIM3_Init+0xf4>
  {
    Error_Handler();
 80012c4:	f7ff fd94 	bl	8000df0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80012c8:	4803      	ldr	r0, [pc, #12]	; (80012d8 <MX_TIM3_Init+0x104>)
 80012ca:	f000 f937 	bl	800153c <HAL_TIM_MspPostInit>

}
 80012ce:	bf00      	nop
 80012d0:	3738      	adds	r7, #56	; 0x38
 80012d2:	46bd      	mov	sp, r7
 80012d4:	bd80      	pop	{r7, pc}
 80012d6:	bf00      	nop
 80012d8:	200001a4 	.word	0x200001a4
 80012dc:	40000400 	.word	0x40000400

080012e0 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 80012e0:	b580      	push	{r7, lr}
 80012e2:	b088      	sub	sp, #32
 80012e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80012e6:	f107 0310 	add.w	r3, r7, #16
 80012ea:	2200      	movs	r2, #0
 80012ec:	601a      	str	r2, [r3, #0]
 80012ee:	605a      	str	r2, [r3, #4]
 80012f0:	609a      	str	r2, [r3, #8]
 80012f2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80012f4:	1d3b      	adds	r3, r7, #4
 80012f6:	2200      	movs	r2, #0
 80012f8:	601a      	str	r2, [r3, #0]
 80012fa:	605a      	str	r2, [r3, #4]
 80012fc:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80012fe:	4b1e      	ldr	r3, [pc, #120]	; (8001378 <MX_TIM4_Init+0x98>)
 8001300:	4a1e      	ldr	r2, [pc, #120]	; (800137c <MX_TIM4_Init+0x9c>)
 8001302:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 7199;
 8001304:	4b1c      	ldr	r3, [pc, #112]	; (8001378 <MX_TIM4_Init+0x98>)
 8001306:	f641 421f 	movw	r2, #7199	; 0x1c1f
 800130a:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800130c:	4b1a      	ldr	r3, [pc, #104]	; (8001378 <MX_TIM4_Init+0x98>)
 800130e:	2200      	movs	r2, #0
 8001310:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 9999;
 8001312:	4b19      	ldr	r3, [pc, #100]	; (8001378 <MX_TIM4_Init+0x98>)
 8001314:	f242 720f 	movw	r2, #9999	; 0x270f
 8001318:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800131a:	4b17      	ldr	r3, [pc, #92]	; (8001378 <MX_TIM4_Init+0x98>)
 800131c:	2200      	movs	r2, #0
 800131e:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001320:	4b15      	ldr	r3, [pc, #84]	; (8001378 <MX_TIM4_Init+0x98>)
 8001322:	2200      	movs	r2, #0
 8001324:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001326:	4814      	ldr	r0, [pc, #80]	; (8001378 <MX_TIM4_Init+0x98>)
 8001328:	f002 fe98 	bl	800405c <HAL_TIM_Base_Init>
 800132c:	4603      	mov	r3, r0
 800132e:	2b00      	cmp	r3, #0
 8001330:	d001      	beq.n	8001336 <MX_TIM4_Init+0x56>
  {
    Error_Handler();
 8001332:	f7ff fd5d 	bl	8000df0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001336:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800133a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 800133c:	f107 0310 	add.w	r3, r7, #16
 8001340:	4619      	mov	r1, r3
 8001342:	480d      	ldr	r0, [pc, #52]	; (8001378 <MX_TIM4_Init+0x98>)
 8001344:	f003 faea 	bl	800491c <HAL_TIM_ConfigClockSource>
 8001348:	4603      	mov	r3, r0
 800134a:	2b00      	cmp	r3, #0
 800134c:	d001      	beq.n	8001352 <MX_TIM4_Init+0x72>
  {
    Error_Handler();
 800134e:	f7ff fd4f 	bl	8000df0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001352:	2300      	movs	r3, #0
 8001354:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001356:	2300      	movs	r3, #0
 8001358:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800135a:	1d3b      	adds	r3, r7, #4
 800135c:	4619      	mov	r1, r3
 800135e:	4806      	ldr	r0, [pc, #24]	; (8001378 <MX_TIM4_Init+0x98>)
 8001360:	f003 ff8c 	bl	800527c <HAL_TIMEx_MasterConfigSynchronization>
 8001364:	4603      	mov	r3, r0
 8001366:	2b00      	cmp	r3, #0
 8001368:	d001      	beq.n	800136e <MX_TIM4_Init+0x8e>
  {
    Error_Handler();
 800136a:	f7ff fd41 	bl	8000df0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800136e:	bf00      	nop
 8001370:	3720      	adds	r7, #32
 8001372:	46bd      	mov	sp, r7
 8001374:	bd80      	pop	{r7, pc}
 8001376:	bf00      	nop
 8001378:	200001f0 	.word	0x200001f0
 800137c:	40000800 	.word	0x40000800

08001380 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8001380:	b580      	push	{r7, lr}
 8001382:	b088      	sub	sp, #32
 8001384:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001386:	f107 0310 	add.w	r3, r7, #16
 800138a:	2200      	movs	r2, #0
 800138c:	601a      	str	r2, [r3, #0]
 800138e:	605a      	str	r2, [r3, #4]
 8001390:	609a      	str	r2, [r3, #8]
 8001392:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001394:	1d3b      	adds	r3, r7, #4
 8001396:	2200      	movs	r2, #0
 8001398:	601a      	str	r2, [r3, #0]
 800139a:	605a      	str	r2, [r3, #4]
 800139c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 800139e:	4b20      	ldr	r3, [pc, #128]	; (8001420 <MX_TIM8_Init+0xa0>)
 80013a0:	4a20      	ldr	r2, [pc, #128]	; (8001424 <MX_TIM8_Init+0xa4>)
 80013a2:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 80013a4:	4b1e      	ldr	r3, [pc, #120]	; (8001420 <MX_TIM8_Init+0xa0>)
 80013a6:	2200      	movs	r2, #0
 80013a8:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013aa:	4b1d      	ldr	r3, [pc, #116]	; (8001420 <MX_TIM8_Init+0xa0>)
 80013ac:	2200      	movs	r2, #0
 80013ae:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 80013b0:	4b1b      	ldr	r3, [pc, #108]	; (8001420 <MX_TIM8_Init+0xa0>)
 80013b2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80013b6:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013b8:	4b19      	ldr	r3, [pc, #100]	; (8001420 <MX_TIM8_Init+0xa0>)
 80013ba:	2200      	movs	r2, #0
 80013bc:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80013be:	4b18      	ldr	r3, [pc, #96]	; (8001420 <MX_TIM8_Init+0xa0>)
 80013c0:	2200      	movs	r2, #0
 80013c2:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013c4:	4b16      	ldr	r3, [pc, #88]	; (8001420 <MX_TIM8_Init+0xa0>)
 80013c6:	2200      	movs	r2, #0
 80013c8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 80013ca:	4815      	ldr	r0, [pc, #84]	; (8001420 <MX_TIM8_Init+0xa0>)
 80013cc:	f002 fe46 	bl	800405c <HAL_TIM_Base_Init>
 80013d0:	4603      	mov	r3, r0
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d001      	beq.n	80013da <MX_TIM8_Init+0x5a>
  {
    Error_Handler();
 80013d6:	f7ff fd0b 	bl	8000df0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80013da:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80013de:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 80013e0:	f107 0310 	add.w	r3, r7, #16
 80013e4:	4619      	mov	r1, r3
 80013e6:	480e      	ldr	r0, [pc, #56]	; (8001420 <MX_TIM8_Init+0xa0>)
 80013e8:	f003 fa98 	bl	800491c <HAL_TIM_ConfigClockSource>
 80013ec:	4603      	mov	r3, r0
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d001      	beq.n	80013f6 <MX_TIM8_Init+0x76>
  {
    Error_Handler();
 80013f2:	f7ff fcfd 	bl	8000df0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80013f6:	2300      	movs	r3, #0
 80013f8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80013fa:	2300      	movs	r3, #0
 80013fc:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013fe:	2300      	movs	r3, #0
 8001400:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8001402:	1d3b      	adds	r3, r7, #4
 8001404:	4619      	mov	r1, r3
 8001406:	4806      	ldr	r0, [pc, #24]	; (8001420 <MX_TIM8_Init+0xa0>)
 8001408:	f003 ff38 	bl	800527c <HAL_TIMEx_MasterConfigSynchronization>
 800140c:	4603      	mov	r3, r0
 800140e:	2b00      	cmp	r3, #0
 8001410:	d001      	beq.n	8001416 <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 8001412:	f7ff fced 	bl	8000df0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8001416:	bf00      	nop
 8001418:	3720      	adds	r7, #32
 800141a:	46bd      	mov	sp, r7
 800141c:	bd80      	pop	{r7, pc}
 800141e:	bf00      	nop
 8001420:	2000023c 	.word	0x2000023c
 8001424:	40010400 	.word	0x40010400

08001428 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001428:	b580      	push	{r7, lr}
 800142a:	b086      	sub	sp, #24
 800142c:	af00      	add	r7, sp, #0
 800142e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	4a3c      	ldr	r2, [pc, #240]	; (8001528 <HAL_TIM_Base_MspInit+0x100>)
 8001436:	4293      	cmp	r3, r2
 8001438:	d12c      	bne.n	8001494 <HAL_TIM_Base_MspInit+0x6c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800143a:	4b3c      	ldr	r3, [pc, #240]	; (800152c <HAL_TIM_Base_MspInit+0x104>)
 800143c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800143e:	4a3b      	ldr	r2, [pc, #236]	; (800152c <HAL_TIM_Base_MspInit+0x104>)
 8001440:	f043 0301 	orr.w	r3, r3, #1
 8001444:	6453      	str	r3, [r2, #68]	; 0x44
 8001446:	4b39      	ldr	r3, [pc, #228]	; (800152c <HAL_TIM_Base_MspInit+0x104>)
 8001448:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800144a:	f003 0301 	and.w	r3, r3, #1
 800144e:	617b      	str	r3, [r7, #20]
 8001450:	697b      	ldr	r3, [r7, #20]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 8001452:	2200      	movs	r2, #0
 8001454:	2100      	movs	r1, #0
 8001456:	2018      	movs	r0, #24
 8001458:	f000 fb8b 	bl	8001b72 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 800145c:	2018      	movs	r0, #24
 800145e:	f000 fba4 	bl	8001baa <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8001462:	2200      	movs	r2, #0
 8001464:	2100      	movs	r1, #0
 8001466:	2019      	movs	r0, #25
 8001468:	f000 fb83 	bl	8001b72 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 800146c:	2019      	movs	r0, #25
 800146e:	f000 fb9c 	bl	8001baa <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 8001472:	2200      	movs	r2, #0
 8001474:	2100      	movs	r1, #0
 8001476:	201a      	movs	r0, #26
 8001478:	f000 fb7b 	bl	8001b72 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 800147c:	201a      	movs	r0, #26
 800147e:	f000 fb94 	bl	8001baa <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8001482:	2200      	movs	r2, #0
 8001484:	2100      	movs	r1, #0
 8001486:	201b      	movs	r0, #27
 8001488:	f000 fb73 	bl	8001b72 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 800148c:	201b      	movs	r0, #27
 800148e:	f000 fb8c 	bl	8001baa <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM8_CLK_ENABLE();
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 8001492:	e044      	b.n	800151e <HAL_TIM_Base_MspInit+0xf6>
  else if(tim_baseHandle->Instance==TIM3)
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	4a25      	ldr	r2, [pc, #148]	; (8001530 <HAL_TIM_Base_MspInit+0x108>)
 800149a:	4293      	cmp	r3, r2
 800149c:	d114      	bne.n	80014c8 <HAL_TIM_Base_MspInit+0xa0>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800149e:	4b23      	ldr	r3, [pc, #140]	; (800152c <HAL_TIM_Base_MspInit+0x104>)
 80014a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014a2:	4a22      	ldr	r2, [pc, #136]	; (800152c <HAL_TIM_Base_MspInit+0x104>)
 80014a4:	f043 0302 	orr.w	r3, r3, #2
 80014a8:	6413      	str	r3, [r2, #64]	; 0x40
 80014aa:	4b20      	ldr	r3, [pc, #128]	; (800152c <HAL_TIM_Base_MspInit+0x104>)
 80014ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014ae:	f003 0302 	and.w	r3, r3, #2
 80014b2:	613b      	str	r3, [r7, #16]
 80014b4:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80014b6:	2200      	movs	r2, #0
 80014b8:	2100      	movs	r1, #0
 80014ba:	201d      	movs	r0, #29
 80014bc:	f000 fb59 	bl	8001b72 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80014c0:	201d      	movs	r0, #29
 80014c2:	f000 fb72 	bl	8001baa <HAL_NVIC_EnableIRQ>
}
 80014c6:	e02a      	b.n	800151e <HAL_TIM_Base_MspInit+0xf6>
  else if(tim_baseHandle->Instance==TIM4)
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	4a19      	ldr	r2, [pc, #100]	; (8001534 <HAL_TIM_Base_MspInit+0x10c>)
 80014ce:	4293      	cmp	r3, r2
 80014d0:	d114      	bne.n	80014fc <HAL_TIM_Base_MspInit+0xd4>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80014d2:	4b16      	ldr	r3, [pc, #88]	; (800152c <HAL_TIM_Base_MspInit+0x104>)
 80014d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014d6:	4a15      	ldr	r2, [pc, #84]	; (800152c <HAL_TIM_Base_MspInit+0x104>)
 80014d8:	f043 0304 	orr.w	r3, r3, #4
 80014dc:	6413      	str	r3, [r2, #64]	; 0x40
 80014de:	4b13      	ldr	r3, [pc, #76]	; (800152c <HAL_TIM_Base_MspInit+0x104>)
 80014e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014e2:	f003 0304 	and.w	r3, r3, #4
 80014e6:	60fb      	str	r3, [r7, #12]
 80014e8:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 80014ea:	2200      	movs	r2, #0
 80014ec:	2100      	movs	r1, #0
 80014ee:	201e      	movs	r0, #30
 80014f0:	f000 fb3f 	bl	8001b72 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80014f4:	201e      	movs	r0, #30
 80014f6:	f000 fb58 	bl	8001baa <HAL_NVIC_EnableIRQ>
}
 80014fa:	e010      	b.n	800151e <HAL_TIM_Base_MspInit+0xf6>
  else if(tim_baseHandle->Instance==TIM8)
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	4a0d      	ldr	r2, [pc, #52]	; (8001538 <HAL_TIM_Base_MspInit+0x110>)
 8001502:	4293      	cmp	r3, r2
 8001504:	d10b      	bne.n	800151e <HAL_TIM_Base_MspInit+0xf6>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8001506:	4b09      	ldr	r3, [pc, #36]	; (800152c <HAL_TIM_Base_MspInit+0x104>)
 8001508:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800150a:	4a08      	ldr	r2, [pc, #32]	; (800152c <HAL_TIM_Base_MspInit+0x104>)
 800150c:	f043 0302 	orr.w	r3, r3, #2
 8001510:	6453      	str	r3, [r2, #68]	; 0x44
 8001512:	4b06      	ldr	r3, [pc, #24]	; (800152c <HAL_TIM_Base_MspInit+0x104>)
 8001514:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001516:	f003 0302 	and.w	r3, r3, #2
 800151a:	60bb      	str	r3, [r7, #8]
 800151c:	68bb      	ldr	r3, [r7, #8]
}
 800151e:	bf00      	nop
 8001520:	3718      	adds	r7, #24
 8001522:	46bd      	mov	sp, r7
 8001524:	bd80      	pop	{r7, pc}
 8001526:	bf00      	nop
 8001528:	40010000 	.word	0x40010000
 800152c:	40023800 	.word	0x40023800
 8001530:	40000400 	.word	0x40000400
 8001534:	40000800 	.word	0x40000800
 8001538:	40010400 	.word	0x40010400

0800153c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	b08a      	sub	sp, #40	; 0x28
 8001540:	af00      	add	r7, sp, #0
 8001542:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001544:	f107 0314 	add.w	r3, r7, #20
 8001548:	2200      	movs	r2, #0
 800154a:	601a      	str	r2, [r3, #0]
 800154c:	605a      	str	r2, [r3, #4]
 800154e:	609a      	str	r2, [r3, #8]
 8001550:	60da      	str	r2, [r3, #12]
 8001552:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	4a1f      	ldr	r2, [pc, #124]	; (80015d8 <HAL_TIM_MspPostInit+0x9c>)
 800155a:	4293      	cmp	r3, r2
 800155c:	d137      	bne.n	80015ce <HAL_TIM_MspPostInit+0x92>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800155e:	4b1f      	ldr	r3, [pc, #124]	; (80015dc <HAL_TIM_MspPostInit+0xa0>)
 8001560:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001562:	4a1e      	ldr	r2, [pc, #120]	; (80015dc <HAL_TIM_MspPostInit+0xa0>)
 8001564:	f043 0301 	orr.w	r3, r3, #1
 8001568:	6313      	str	r3, [r2, #48]	; 0x30
 800156a:	4b1c      	ldr	r3, [pc, #112]	; (80015dc <HAL_TIM_MspPostInit+0xa0>)
 800156c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800156e:	f003 0301 	and.w	r3, r3, #1
 8001572:	613b      	str	r3, [r7, #16]
 8001574:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001576:	4b19      	ldr	r3, [pc, #100]	; (80015dc <HAL_TIM_MspPostInit+0xa0>)
 8001578:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800157a:	4a18      	ldr	r2, [pc, #96]	; (80015dc <HAL_TIM_MspPostInit+0xa0>)
 800157c:	f043 0304 	orr.w	r3, r3, #4
 8001580:	6313      	str	r3, [r2, #48]	; 0x30
 8001582:	4b16      	ldr	r3, [pc, #88]	; (80015dc <HAL_TIM_MspPostInit+0xa0>)
 8001584:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001586:	f003 0304 	and.w	r3, r3, #4
 800158a:	60fb      	str	r3, [r7, #12]
 800158c:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PC7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800158e:	2340      	movs	r3, #64	; 0x40
 8001590:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001592:	2302      	movs	r3, #2
 8001594:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001596:	2300      	movs	r3, #0
 8001598:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800159a:	2300      	movs	r3, #0
 800159c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800159e:	2302      	movs	r3, #2
 80015a0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015a2:	f107 0314 	add.w	r3, r7, #20
 80015a6:	4619      	mov	r1, r3
 80015a8:	480d      	ldr	r0, [pc, #52]	; (80015e0 <HAL_TIM_MspPostInit+0xa4>)
 80015aa:	f000 fbab 	bl	8001d04 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80015ae:	2380      	movs	r3, #128	; 0x80
 80015b0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015b2:	2302      	movs	r3, #2
 80015b4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015b6:	2300      	movs	r3, #0
 80015b8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015ba:	2300      	movs	r3, #0
 80015bc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80015be:	2302      	movs	r3, #2
 80015c0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80015c2:	f107 0314 	add.w	r3, r7, #20
 80015c6:	4619      	mov	r1, r3
 80015c8:	4806      	ldr	r0, [pc, #24]	; (80015e4 <HAL_TIM_MspPostInit+0xa8>)
 80015ca:	f000 fb9b 	bl	8001d04 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80015ce:	bf00      	nop
 80015d0:	3728      	adds	r7, #40	; 0x28
 80015d2:	46bd      	mov	sp, r7
 80015d4:	bd80      	pop	{r7, pc}
 80015d6:	bf00      	nop
 80015d8:	40000400 	.word	0x40000400
 80015dc:	40023800 	.word	0x40023800
 80015e0:	40020000 	.word	0x40020000
 80015e4:	40020800 	.word	0x40020800

080015e8 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80015e8:	b580      	push	{r7, lr}
 80015ea:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80015ec:	4b14      	ldr	r3, [pc, #80]	; (8001640 <MX_USART3_UART_Init+0x58>)
 80015ee:	4a15      	ldr	r2, [pc, #84]	; (8001644 <MX_USART3_UART_Init+0x5c>)
 80015f0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 80015f2:	4b13      	ldr	r3, [pc, #76]	; (8001640 <MX_USART3_UART_Init+0x58>)
 80015f4:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80015f8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80015fa:	4b11      	ldr	r3, [pc, #68]	; (8001640 <MX_USART3_UART_Init+0x58>)
 80015fc:	2200      	movs	r2, #0
 80015fe:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001600:	4b0f      	ldr	r3, [pc, #60]	; (8001640 <MX_USART3_UART_Init+0x58>)
 8001602:	2200      	movs	r2, #0
 8001604:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001606:	4b0e      	ldr	r3, [pc, #56]	; (8001640 <MX_USART3_UART_Init+0x58>)
 8001608:	2200      	movs	r2, #0
 800160a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800160c:	4b0c      	ldr	r3, [pc, #48]	; (8001640 <MX_USART3_UART_Init+0x58>)
 800160e:	220c      	movs	r2, #12
 8001610:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001612:	4b0b      	ldr	r3, [pc, #44]	; (8001640 <MX_USART3_UART_Init+0x58>)
 8001614:	2200      	movs	r2, #0
 8001616:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001618:	4b09      	ldr	r3, [pc, #36]	; (8001640 <MX_USART3_UART_Init+0x58>)
 800161a:	2200      	movs	r2, #0
 800161c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800161e:	4b08      	ldr	r3, [pc, #32]	; (8001640 <MX_USART3_UART_Init+0x58>)
 8001620:	2200      	movs	r2, #0
 8001622:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001624:	4b06      	ldr	r3, [pc, #24]	; (8001640 <MX_USART3_UART_Init+0x58>)
 8001626:	2200      	movs	r2, #0
 8001628:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800162a:	4805      	ldr	r0, [pc, #20]	; (8001640 <MX_USART3_UART_Init+0x58>)
 800162c:	f003 fed2 	bl	80053d4 <HAL_UART_Init>
 8001630:	4603      	mov	r3, r0
 8001632:	2b00      	cmp	r3, #0
 8001634:	d001      	beq.n	800163a <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8001636:	f7ff fbdb 	bl	8000df0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800163a:	bf00      	nop
 800163c:	bd80      	pop	{r7, pc}
 800163e:	bf00      	nop
 8001640:	20000288 	.word	0x20000288
 8001644:	40004800 	.word	0x40004800

08001648 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001648:	b580      	push	{r7, lr}
 800164a:	b0aa      	sub	sp, #168	; 0xa8
 800164c:	af00      	add	r7, sp, #0
 800164e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001650:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8001654:	2200      	movs	r2, #0
 8001656:	601a      	str	r2, [r3, #0]
 8001658:	605a      	str	r2, [r3, #4]
 800165a:	609a      	str	r2, [r3, #8]
 800165c:	60da      	str	r2, [r3, #12]
 800165e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001660:	f107 0310 	add.w	r3, r7, #16
 8001664:	2284      	movs	r2, #132	; 0x84
 8001666:	2100      	movs	r1, #0
 8001668:	4618      	mov	r0, r3
 800166a:	f005 fcb7 	bl	8006fdc <memset>
  if(uartHandle->Instance==USART3)
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	4a26      	ldr	r2, [pc, #152]	; (800170c <HAL_UART_MspInit+0xc4>)
 8001674:	4293      	cmp	r3, r2
 8001676:	d144      	bne.n	8001702 <HAL_UART_MspInit+0xba>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001678:	f44f 7380 	mov.w	r3, #256	; 0x100
 800167c:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 800167e:	2300      	movs	r3, #0
 8001680:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001682:	f107 0310 	add.w	r3, r7, #16
 8001686:	4618      	mov	r0, r3
 8001688:	f002 f8f8 	bl	800387c <HAL_RCCEx_PeriphCLKConfig>
 800168c:	4603      	mov	r3, r0
 800168e:	2b00      	cmp	r3, #0
 8001690:	d001      	beq.n	8001696 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8001692:	f7ff fbad 	bl	8000df0 <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001696:	4b1e      	ldr	r3, [pc, #120]	; (8001710 <HAL_UART_MspInit+0xc8>)
 8001698:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800169a:	4a1d      	ldr	r2, [pc, #116]	; (8001710 <HAL_UART_MspInit+0xc8>)
 800169c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80016a0:	6413      	str	r3, [r2, #64]	; 0x40
 80016a2:	4b1b      	ldr	r3, [pc, #108]	; (8001710 <HAL_UART_MspInit+0xc8>)
 80016a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016a6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80016aa:	60fb      	str	r3, [r7, #12]
 80016ac:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80016ae:	4b18      	ldr	r3, [pc, #96]	; (8001710 <HAL_UART_MspInit+0xc8>)
 80016b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016b2:	4a17      	ldr	r2, [pc, #92]	; (8001710 <HAL_UART_MspInit+0xc8>)
 80016b4:	f043 0308 	orr.w	r3, r3, #8
 80016b8:	6313      	str	r3, [r2, #48]	; 0x30
 80016ba:	4b15      	ldr	r3, [pc, #84]	; (8001710 <HAL_UART_MspInit+0xc8>)
 80016bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016be:	f003 0308 	and.w	r3, r3, #8
 80016c2:	60bb      	str	r3, [r7, #8]
 80016c4:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 80016c6:	f44f 7340 	mov.w	r3, #768	; 0x300
 80016ca:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016ce:	2302      	movs	r3, #2
 80016d0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016d4:	2300      	movs	r3, #0
 80016d6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016da:	2303      	movs	r3, #3
 80016dc:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80016e0:	2307      	movs	r3, #7
 80016e2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80016e6:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80016ea:	4619      	mov	r1, r3
 80016ec:	4809      	ldr	r0, [pc, #36]	; (8001714 <HAL_UART_MspInit+0xcc>)
 80016ee:	f000 fb09 	bl	8001d04 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 80016f2:	2200      	movs	r2, #0
 80016f4:	2100      	movs	r1, #0
 80016f6:	2027      	movs	r0, #39	; 0x27
 80016f8:	f000 fa3b 	bl	8001b72 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80016fc:	2027      	movs	r0, #39	; 0x27
 80016fe:	f000 fa54 	bl	8001baa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8001702:	bf00      	nop
 8001704:	37a8      	adds	r7, #168	; 0xa8
 8001706:	46bd      	mov	sp, r7
 8001708:	bd80      	pop	{r7, pc}
 800170a:	bf00      	nop
 800170c:	40004800 	.word	0x40004800
 8001710:	40023800 	.word	0x40023800
 8001714:	40020c00 	.word	0x40020c00

08001718 <MX_USB_OTG_FS_PCD_Init>:
PCD_HandleTypeDef hpcd_USB_OTG_FS;

/* USB_OTG_FS init function */

void MX_USB_OTG_FS_PCD_Init(void)
{
 8001718:	b580      	push	{r7, lr}
 800171a:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800171c:	4b14      	ldr	r3, [pc, #80]	; (8001770 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800171e:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8001722:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8001724:	4b12      	ldr	r3, [pc, #72]	; (8001770 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001726:	2206      	movs	r2, #6
 8001728:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800172a:	4b11      	ldr	r3, [pc, #68]	; (8001770 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800172c:	2202      	movs	r2, #2
 800172e:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8001730:	4b0f      	ldr	r3, [pc, #60]	; (8001770 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001732:	2200      	movs	r2, #0
 8001734:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8001736:	4b0e      	ldr	r3, [pc, #56]	; (8001770 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001738:	2202      	movs	r2, #2
 800173a:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 800173c:	4b0c      	ldr	r3, [pc, #48]	; (8001770 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800173e:	2201      	movs	r2, #1
 8001740:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8001742:	4b0b      	ldr	r3, [pc, #44]	; (8001770 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001744:	2200      	movs	r2, #0
 8001746:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8001748:	4b09      	ldr	r3, [pc, #36]	; (8001770 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800174a:	2200      	movs	r2, #0
 800174c:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 800174e:	4b08      	ldr	r3, [pc, #32]	; (8001770 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001750:	2201      	movs	r2, #1
 8001752:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8001754:	4b06      	ldr	r3, [pc, #24]	; (8001770 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001756:	2200      	movs	r2, #0
 8001758:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800175a:	4805      	ldr	r0, [pc, #20]	; (8001770 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800175c:	f001 fa6b 	bl	8002c36 <HAL_PCD_Init>
 8001760:	4603      	mov	r3, r0
 8001762:	2b00      	cmp	r3, #0
 8001764:	d001      	beq.n	800176a <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8001766:	f7ff fb43 	bl	8000df0 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 800176a:	bf00      	nop
 800176c:	bd80      	pop	{r7, pc}
 800176e:	bf00      	nop
 8001770:	20000310 	.word	0x20000310

08001774 <HAL_PCD_MspInit>:

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8001774:	b580      	push	{r7, lr}
 8001776:	b0ac      	sub	sp, #176	; 0xb0
 8001778:	af00      	add	r7, sp, #0
 800177a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800177c:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001780:	2200      	movs	r2, #0
 8001782:	601a      	str	r2, [r3, #0]
 8001784:	605a      	str	r2, [r3, #4]
 8001786:	609a      	str	r2, [r3, #8]
 8001788:	60da      	str	r2, [r3, #12]
 800178a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800178c:	f107 0318 	add.w	r3, r7, #24
 8001790:	2284      	movs	r2, #132	; 0x84
 8001792:	2100      	movs	r1, #0
 8001794:	4618      	mov	r0, r3
 8001796:	f005 fc21 	bl	8006fdc <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80017a2:	d159      	bne.n	8001858 <HAL_PCD_MspInit+0xe4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 80017a4:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80017a8:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 80017aa:	2300      	movs	r3, #0
 80017ac:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80017b0:	f107 0318 	add.w	r3, r7, #24
 80017b4:	4618      	mov	r0, r3
 80017b6:	f002 f861 	bl	800387c <HAL_RCCEx_PeriphCLKConfig>
 80017ba:	4603      	mov	r3, r0
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d001      	beq.n	80017c4 <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 80017c0:	f7ff fb16 	bl	8000df0 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017c4:	4b26      	ldr	r3, [pc, #152]	; (8001860 <HAL_PCD_MspInit+0xec>)
 80017c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017c8:	4a25      	ldr	r2, [pc, #148]	; (8001860 <HAL_PCD_MspInit+0xec>)
 80017ca:	f043 0301 	orr.w	r3, r3, #1
 80017ce:	6313      	str	r3, [r2, #48]	; 0x30
 80017d0:	4b23      	ldr	r3, [pc, #140]	; (8001860 <HAL_PCD_MspInit+0xec>)
 80017d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017d4:	f003 0301 	and.w	r3, r3, #1
 80017d8:	617b      	str	r3, [r7, #20]
 80017da:	697b      	ldr	r3, [r7, #20]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 80017dc:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 80017e0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017e4:	2302      	movs	r3, #2
 80017e6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017ea:	2300      	movs	r3, #0
 80017ec:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017f0:	2303      	movs	r3, #3
 80017f2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80017f6:	230a      	movs	r3, #10
 80017f8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017fc:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001800:	4619      	mov	r1, r3
 8001802:	4818      	ldr	r0, [pc, #96]	; (8001864 <HAL_PCD_MspInit+0xf0>)
 8001804:	f000 fa7e 	bl	8001d04 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8001808:	f44f 7300 	mov.w	r3, #512	; 0x200
 800180c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001810:	2300      	movs	r3, #0
 8001812:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001816:	2300      	movs	r3, #0
 8001818:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 800181c:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001820:	4619      	mov	r1, r3
 8001822:	4810      	ldr	r0, [pc, #64]	; (8001864 <HAL_PCD_MspInit+0xf0>)
 8001824:	f000 fa6e 	bl	8001d04 <HAL_GPIO_Init>

    /* USB_OTG_FS clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8001828:	4b0d      	ldr	r3, [pc, #52]	; (8001860 <HAL_PCD_MspInit+0xec>)
 800182a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800182c:	4a0c      	ldr	r2, [pc, #48]	; (8001860 <HAL_PCD_MspInit+0xec>)
 800182e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001832:	6353      	str	r3, [r2, #52]	; 0x34
 8001834:	4b0a      	ldr	r3, [pc, #40]	; (8001860 <HAL_PCD_MspInit+0xec>)
 8001836:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001838:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800183c:	613b      	str	r3, [r7, #16]
 800183e:	693b      	ldr	r3, [r7, #16]
 8001840:	4b07      	ldr	r3, [pc, #28]	; (8001860 <HAL_PCD_MspInit+0xec>)
 8001842:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001844:	4a06      	ldr	r2, [pc, #24]	; (8001860 <HAL_PCD_MspInit+0xec>)
 8001846:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800184a:	6453      	str	r3, [r2, #68]	; 0x44
 800184c:	4b04      	ldr	r3, [pc, #16]	; (8001860 <HAL_PCD_MspInit+0xec>)
 800184e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001850:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001854:	60fb      	str	r3, [r7, #12]
 8001856:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8001858:	bf00      	nop
 800185a:	37b0      	adds	r7, #176	; 0xb0
 800185c:	46bd      	mov	sp, r7
 800185e:	bd80      	pop	{r7, pc}
 8001860:	40023800 	.word	0x40023800
 8001864:	40020000 	.word	0x40020000

08001868 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001868:	f8df d034 	ldr.w	sp, [pc, #52]	; 80018a0 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800186c:	480d      	ldr	r0, [pc, #52]	; (80018a4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800186e:	490e      	ldr	r1, [pc, #56]	; (80018a8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001870:	4a0e      	ldr	r2, [pc, #56]	; (80018ac <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001872:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001874:	e002      	b.n	800187c <LoopCopyDataInit>

08001876 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001876:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001878:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800187a:	3304      	adds	r3, #4

0800187c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800187c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800187e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001880:	d3f9      	bcc.n	8001876 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001882:	4a0b      	ldr	r2, [pc, #44]	; (80018b0 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001884:	4c0b      	ldr	r4, [pc, #44]	; (80018b4 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001886:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001888:	e001      	b.n	800188e <LoopFillZerobss>

0800188a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800188a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800188c:	3204      	adds	r2, #4

0800188e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800188e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001890:	d3fb      	bcc.n	800188a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001892:	f7ff fc39 	bl	8001108 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001896:	f005 fb7d 	bl	8006f94 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800189a:	f7ff fa07 	bl	8000cac <main>
  bx  lr    
 800189e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80018a0:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 80018a4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80018a8:	200000b4 	.word	0x200000b4
  ldr r2, =_sidata
 80018ac:	08008480 	.word	0x08008480
  ldr r2, =_sbss
 80018b0:	200000b4 	.word	0x200000b4
  ldr r4, =_ebss
 80018b4:	2000082c 	.word	0x2000082c

080018b8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80018b8:	e7fe      	b.n	80018b8 <ADC_IRQHandler>

080018ba <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80018ba:	b580      	push	{r7, lr}
 80018bc:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80018be:	2003      	movs	r0, #3
 80018c0:	f000 f94c 	bl	8001b5c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80018c4:	2000      	movs	r0, #0
 80018c6:	f000 f805 	bl	80018d4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80018ca:	f7ff fb3d 	bl	8000f48 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80018ce:	2300      	movs	r3, #0
}
 80018d0:	4618      	mov	r0, r3
 80018d2:	bd80      	pop	{r7, pc}

080018d4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80018d4:	b580      	push	{r7, lr}
 80018d6:	b082      	sub	sp, #8
 80018d8:	af00      	add	r7, sp, #0
 80018da:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80018dc:	4b12      	ldr	r3, [pc, #72]	; (8001928 <HAL_InitTick+0x54>)
 80018de:	681a      	ldr	r2, [r3, #0]
 80018e0:	4b12      	ldr	r3, [pc, #72]	; (800192c <HAL_InitTick+0x58>)
 80018e2:	781b      	ldrb	r3, [r3, #0]
 80018e4:	4619      	mov	r1, r3
 80018e6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80018ea:	fbb3 f3f1 	udiv	r3, r3, r1
 80018ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80018f2:	4618      	mov	r0, r3
 80018f4:	f000 f967 	bl	8001bc6 <HAL_SYSTICK_Config>
 80018f8:	4603      	mov	r3, r0
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d001      	beq.n	8001902 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80018fe:	2301      	movs	r3, #1
 8001900:	e00e      	b.n	8001920 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	2b0f      	cmp	r3, #15
 8001906:	d80a      	bhi.n	800191e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001908:	2200      	movs	r2, #0
 800190a:	6879      	ldr	r1, [r7, #4]
 800190c:	f04f 30ff 	mov.w	r0, #4294967295
 8001910:	f000 f92f 	bl	8001b72 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001914:	4a06      	ldr	r2, [pc, #24]	; (8001930 <HAL_InitTick+0x5c>)
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800191a:	2300      	movs	r3, #0
 800191c:	e000      	b.n	8001920 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800191e:	2301      	movs	r3, #1
}
 8001920:	4618      	mov	r0, r3
 8001922:	3708      	adds	r7, #8
 8001924:	46bd      	mov	sp, r7
 8001926:	bd80      	pop	{r7, pc}
 8001928:	20000044 	.word	0x20000044
 800192c:	2000004c 	.word	0x2000004c
 8001930:	20000048 	.word	0x20000048

08001934 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001934:	b480      	push	{r7}
 8001936:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001938:	4b06      	ldr	r3, [pc, #24]	; (8001954 <HAL_IncTick+0x20>)
 800193a:	781b      	ldrb	r3, [r3, #0]
 800193c:	461a      	mov	r2, r3
 800193e:	4b06      	ldr	r3, [pc, #24]	; (8001958 <HAL_IncTick+0x24>)
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	4413      	add	r3, r2
 8001944:	4a04      	ldr	r2, [pc, #16]	; (8001958 <HAL_IncTick+0x24>)
 8001946:	6013      	str	r3, [r2, #0]
}
 8001948:	bf00      	nop
 800194a:	46bd      	mov	sp, r7
 800194c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001950:	4770      	bx	lr
 8001952:	bf00      	nop
 8001954:	2000004c 	.word	0x2000004c
 8001958:	20000818 	.word	0x20000818

0800195c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800195c:	b480      	push	{r7}
 800195e:	af00      	add	r7, sp, #0
  return uwTick;
 8001960:	4b03      	ldr	r3, [pc, #12]	; (8001970 <HAL_GetTick+0x14>)
 8001962:	681b      	ldr	r3, [r3, #0]
}
 8001964:	4618      	mov	r0, r3
 8001966:	46bd      	mov	sp, r7
 8001968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800196c:	4770      	bx	lr
 800196e:	bf00      	nop
 8001970:	20000818 	.word	0x20000818

08001974 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001974:	b580      	push	{r7, lr}
 8001976:	b084      	sub	sp, #16
 8001978:	af00      	add	r7, sp, #0
 800197a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800197c:	f7ff ffee 	bl	800195c <HAL_GetTick>
 8001980:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001986:	68fb      	ldr	r3, [r7, #12]
 8001988:	f1b3 3fff 	cmp.w	r3, #4294967295
 800198c:	d005      	beq.n	800199a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800198e:	4b0a      	ldr	r3, [pc, #40]	; (80019b8 <HAL_Delay+0x44>)
 8001990:	781b      	ldrb	r3, [r3, #0]
 8001992:	461a      	mov	r2, r3
 8001994:	68fb      	ldr	r3, [r7, #12]
 8001996:	4413      	add	r3, r2
 8001998:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800199a:	bf00      	nop
 800199c:	f7ff ffde 	bl	800195c <HAL_GetTick>
 80019a0:	4602      	mov	r2, r0
 80019a2:	68bb      	ldr	r3, [r7, #8]
 80019a4:	1ad3      	subs	r3, r2, r3
 80019a6:	68fa      	ldr	r2, [r7, #12]
 80019a8:	429a      	cmp	r2, r3
 80019aa:	d8f7      	bhi.n	800199c <HAL_Delay+0x28>
  {
  }
}
 80019ac:	bf00      	nop
 80019ae:	bf00      	nop
 80019b0:	3710      	adds	r7, #16
 80019b2:	46bd      	mov	sp, r7
 80019b4:	bd80      	pop	{r7, pc}
 80019b6:	bf00      	nop
 80019b8:	2000004c 	.word	0x2000004c

080019bc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80019bc:	b480      	push	{r7}
 80019be:	b085      	sub	sp, #20
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	f003 0307 	and.w	r3, r3, #7
 80019ca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80019cc:	4b0b      	ldr	r3, [pc, #44]	; (80019fc <__NVIC_SetPriorityGrouping+0x40>)
 80019ce:	68db      	ldr	r3, [r3, #12]
 80019d0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80019d2:	68ba      	ldr	r2, [r7, #8]
 80019d4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80019d8:	4013      	ands	r3, r2
 80019da:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80019e0:	68bb      	ldr	r3, [r7, #8]
 80019e2:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80019e4:	4b06      	ldr	r3, [pc, #24]	; (8001a00 <__NVIC_SetPriorityGrouping+0x44>)
 80019e6:	4313      	orrs	r3, r2
 80019e8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80019ea:	4a04      	ldr	r2, [pc, #16]	; (80019fc <__NVIC_SetPriorityGrouping+0x40>)
 80019ec:	68bb      	ldr	r3, [r7, #8]
 80019ee:	60d3      	str	r3, [r2, #12]
}
 80019f0:	bf00      	nop
 80019f2:	3714      	adds	r7, #20
 80019f4:	46bd      	mov	sp, r7
 80019f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019fa:	4770      	bx	lr
 80019fc:	e000ed00 	.word	0xe000ed00
 8001a00:	05fa0000 	.word	0x05fa0000

08001a04 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001a04:	b480      	push	{r7}
 8001a06:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001a08:	4b04      	ldr	r3, [pc, #16]	; (8001a1c <__NVIC_GetPriorityGrouping+0x18>)
 8001a0a:	68db      	ldr	r3, [r3, #12]
 8001a0c:	0a1b      	lsrs	r3, r3, #8
 8001a0e:	f003 0307 	and.w	r3, r3, #7
}
 8001a12:	4618      	mov	r0, r3
 8001a14:	46bd      	mov	sp, r7
 8001a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a1a:	4770      	bx	lr
 8001a1c:	e000ed00 	.word	0xe000ed00

08001a20 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a20:	b480      	push	{r7}
 8001a22:	b083      	sub	sp, #12
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	4603      	mov	r3, r0
 8001a28:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	db0b      	blt.n	8001a4a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001a32:	79fb      	ldrb	r3, [r7, #7]
 8001a34:	f003 021f 	and.w	r2, r3, #31
 8001a38:	4907      	ldr	r1, [pc, #28]	; (8001a58 <__NVIC_EnableIRQ+0x38>)
 8001a3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a3e:	095b      	lsrs	r3, r3, #5
 8001a40:	2001      	movs	r0, #1
 8001a42:	fa00 f202 	lsl.w	r2, r0, r2
 8001a46:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001a4a:	bf00      	nop
 8001a4c:	370c      	adds	r7, #12
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a54:	4770      	bx	lr
 8001a56:	bf00      	nop
 8001a58:	e000e100 	.word	0xe000e100

08001a5c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001a5c:	b480      	push	{r7}
 8001a5e:	b083      	sub	sp, #12
 8001a60:	af00      	add	r7, sp, #0
 8001a62:	4603      	mov	r3, r0
 8001a64:	6039      	str	r1, [r7, #0]
 8001a66:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a68:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	db0a      	blt.n	8001a86 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a70:	683b      	ldr	r3, [r7, #0]
 8001a72:	b2da      	uxtb	r2, r3
 8001a74:	490c      	ldr	r1, [pc, #48]	; (8001aa8 <__NVIC_SetPriority+0x4c>)
 8001a76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a7a:	0112      	lsls	r2, r2, #4
 8001a7c:	b2d2      	uxtb	r2, r2
 8001a7e:	440b      	add	r3, r1
 8001a80:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001a84:	e00a      	b.n	8001a9c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a86:	683b      	ldr	r3, [r7, #0]
 8001a88:	b2da      	uxtb	r2, r3
 8001a8a:	4908      	ldr	r1, [pc, #32]	; (8001aac <__NVIC_SetPriority+0x50>)
 8001a8c:	79fb      	ldrb	r3, [r7, #7]
 8001a8e:	f003 030f 	and.w	r3, r3, #15
 8001a92:	3b04      	subs	r3, #4
 8001a94:	0112      	lsls	r2, r2, #4
 8001a96:	b2d2      	uxtb	r2, r2
 8001a98:	440b      	add	r3, r1
 8001a9a:	761a      	strb	r2, [r3, #24]
}
 8001a9c:	bf00      	nop
 8001a9e:	370c      	adds	r7, #12
 8001aa0:	46bd      	mov	sp, r7
 8001aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa6:	4770      	bx	lr
 8001aa8:	e000e100 	.word	0xe000e100
 8001aac:	e000ed00 	.word	0xe000ed00

08001ab0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ab0:	b480      	push	{r7}
 8001ab2:	b089      	sub	sp, #36	; 0x24
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	60f8      	str	r0, [r7, #12]
 8001ab8:	60b9      	str	r1, [r7, #8]
 8001aba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001abc:	68fb      	ldr	r3, [r7, #12]
 8001abe:	f003 0307 	and.w	r3, r3, #7
 8001ac2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001ac4:	69fb      	ldr	r3, [r7, #28]
 8001ac6:	f1c3 0307 	rsb	r3, r3, #7
 8001aca:	2b04      	cmp	r3, #4
 8001acc:	bf28      	it	cs
 8001ace:	2304      	movcs	r3, #4
 8001ad0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001ad2:	69fb      	ldr	r3, [r7, #28]
 8001ad4:	3304      	adds	r3, #4
 8001ad6:	2b06      	cmp	r3, #6
 8001ad8:	d902      	bls.n	8001ae0 <NVIC_EncodePriority+0x30>
 8001ada:	69fb      	ldr	r3, [r7, #28]
 8001adc:	3b03      	subs	r3, #3
 8001ade:	e000      	b.n	8001ae2 <NVIC_EncodePriority+0x32>
 8001ae0:	2300      	movs	r3, #0
 8001ae2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ae4:	f04f 32ff 	mov.w	r2, #4294967295
 8001ae8:	69bb      	ldr	r3, [r7, #24]
 8001aea:	fa02 f303 	lsl.w	r3, r2, r3
 8001aee:	43da      	mvns	r2, r3
 8001af0:	68bb      	ldr	r3, [r7, #8]
 8001af2:	401a      	ands	r2, r3
 8001af4:	697b      	ldr	r3, [r7, #20]
 8001af6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001af8:	f04f 31ff 	mov.w	r1, #4294967295
 8001afc:	697b      	ldr	r3, [r7, #20]
 8001afe:	fa01 f303 	lsl.w	r3, r1, r3
 8001b02:	43d9      	mvns	r1, r3
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b08:	4313      	orrs	r3, r2
         );
}
 8001b0a:	4618      	mov	r0, r3
 8001b0c:	3724      	adds	r7, #36	; 0x24
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b14:	4770      	bx	lr
	...

08001b18 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b082      	sub	sp, #8
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	3b01      	subs	r3, #1
 8001b24:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001b28:	d301      	bcc.n	8001b2e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001b2a:	2301      	movs	r3, #1
 8001b2c:	e00f      	b.n	8001b4e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001b2e:	4a0a      	ldr	r2, [pc, #40]	; (8001b58 <SysTick_Config+0x40>)
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	3b01      	subs	r3, #1
 8001b34:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001b36:	210f      	movs	r1, #15
 8001b38:	f04f 30ff 	mov.w	r0, #4294967295
 8001b3c:	f7ff ff8e 	bl	8001a5c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001b40:	4b05      	ldr	r3, [pc, #20]	; (8001b58 <SysTick_Config+0x40>)
 8001b42:	2200      	movs	r2, #0
 8001b44:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001b46:	4b04      	ldr	r3, [pc, #16]	; (8001b58 <SysTick_Config+0x40>)
 8001b48:	2207      	movs	r2, #7
 8001b4a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001b4c:	2300      	movs	r3, #0
}
 8001b4e:	4618      	mov	r0, r3
 8001b50:	3708      	adds	r7, #8
 8001b52:	46bd      	mov	sp, r7
 8001b54:	bd80      	pop	{r7, pc}
 8001b56:	bf00      	nop
 8001b58:	e000e010 	.word	0xe000e010

08001b5c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	b082      	sub	sp, #8
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001b64:	6878      	ldr	r0, [r7, #4]
 8001b66:	f7ff ff29 	bl	80019bc <__NVIC_SetPriorityGrouping>
}
 8001b6a:	bf00      	nop
 8001b6c:	3708      	adds	r7, #8
 8001b6e:	46bd      	mov	sp, r7
 8001b70:	bd80      	pop	{r7, pc}

08001b72 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001b72:	b580      	push	{r7, lr}
 8001b74:	b086      	sub	sp, #24
 8001b76:	af00      	add	r7, sp, #0
 8001b78:	4603      	mov	r3, r0
 8001b7a:	60b9      	str	r1, [r7, #8]
 8001b7c:	607a      	str	r2, [r7, #4]
 8001b7e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001b80:	2300      	movs	r3, #0
 8001b82:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001b84:	f7ff ff3e 	bl	8001a04 <__NVIC_GetPriorityGrouping>
 8001b88:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001b8a:	687a      	ldr	r2, [r7, #4]
 8001b8c:	68b9      	ldr	r1, [r7, #8]
 8001b8e:	6978      	ldr	r0, [r7, #20]
 8001b90:	f7ff ff8e 	bl	8001ab0 <NVIC_EncodePriority>
 8001b94:	4602      	mov	r2, r0
 8001b96:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b9a:	4611      	mov	r1, r2
 8001b9c:	4618      	mov	r0, r3
 8001b9e:	f7ff ff5d 	bl	8001a5c <__NVIC_SetPriority>
}
 8001ba2:	bf00      	nop
 8001ba4:	3718      	adds	r7, #24
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	bd80      	pop	{r7, pc}

08001baa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001baa:	b580      	push	{r7, lr}
 8001bac:	b082      	sub	sp, #8
 8001bae:	af00      	add	r7, sp, #0
 8001bb0:	4603      	mov	r3, r0
 8001bb2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001bb4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bb8:	4618      	mov	r0, r3
 8001bba:	f7ff ff31 	bl	8001a20 <__NVIC_EnableIRQ>
}
 8001bbe:	bf00      	nop
 8001bc0:	3708      	adds	r7, #8
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	bd80      	pop	{r7, pc}

08001bc6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001bc6:	b580      	push	{r7, lr}
 8001bc8:	b082      	sub	sp, #8
 8001bca:	af00      	add	r7, sp, #0
 8001bcc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001bce:	6878      	ldr	r0, [r7, #4]
 8001bd0:	f7ff ffa2 	bl	8001b18 <SysTick_Config>
 8001bd4:	4603      	mov	r3, r0
}
 8001bd6:	4618      	mov	r0, r3
 8001bd8:	3708      	adds	r7, #8
 8001bda:	46bd      	mov	sp, r7
 8001bdc:	bd80      	pop	{r7, pc}

08001bde <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001bde:	b580      	push	{r7, lr}
 8001be0:	b084      	sub	sp, #16
 8001be2:	af00      	add	r7, sp, #0
 8001be4:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001bea:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001bec:	f7ff feb6 	bl	800195c <HAL_GetTick>
 8001bf0:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001bf8:	b2db      	uxtb	r3, r3
 8001bfa:	2b02      	cmp	r3, #2
 8001bfc:	d008      	beq.n	8001c10 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	2280      	movs	r2, #128	; 0x80
 8001c02:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	2200      	movs	r2, #0
 8001c08:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8001c0c:	2301      	movs	r3, #1
 8001c0e:	e052      	b.n	8001cb6 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	681a      	ldr	r2, [r3, #0]
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	f022 0216 	bic.w	r2, r2, #22
 8001c1e:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	695a      	ldr	r2, [r3, #20]
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001c2e:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d103      	bne.n	8001c40 <HAL_DMA_Abort+0x62>
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d007      	beq.n	8001c50 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	681a      	ldr	r2, [r3, #0]
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	f022 0208 	bic.w	r2, r2, #8
 8001c4e:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	681a      	ldr	r2, [r3, #0]
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	f022 0201 	bic.w	r2, r2, #1
 8001c5e:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001c60:	e013      	b.n	8001c8a <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001c62:	f7ff fe7b 	bl	800195c <HAL_GetTick>
 8001c66:	4602      	mov	r2, r0
 8001c68:	68bb      	ldr	r3, [r7, #8]
 8001c6a:	1ad3      	subs	r3, r2, r3
 8001c6c:	2b05      	cmp	r3, #5
 8001c6e:	d90c      	bls.n	8001c8a <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	2220      	movs	r2, #32
 8001c74:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	2203      	movs	r2, #3
 8001c7a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	2200      	movs	r2, #0
 8001c82:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 8001c86:	2303      	movs	r3, #3
 8001c88:	e015      	b.n	8001cb6 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	f003 0301 	and.w	r3, r3, #1
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d1e4      	bne.n	8001c62 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c9c:	223f      	movs	r2, #63	; 0x3f
 8001c9e:	409a      	lsls	r2, r3
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	2201      	movs	r2, #1
 8001ca8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	2200      	movs	r2, #0
 8001cb0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
  }
  return HAL_OK;
 8001cb4:	2300      	movs	r3, #0
}
 8001cb6:	4618      	mov	r0, r3
 8001cb8:	3710      	adds	r7, #16
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	bd80      	pop	{r7, pc}

08001cbe <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001cbe:	b480      	push	{r7}
 8001cc0:	b083      	sub	sp, #12
 8001cc2:	af00      	add	r7, sp, #0
 8001cc4:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001ccc:	b2db      	uxtb	r3, r3
 8001cce:	2b02      	cmp	r3, #2
 8001cd0:	d004      	beq.n	8001cdc <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	2280      	movs	r2, #128	; 0x80
 8001cd6:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001cd8:	2301      	movs	r3, #1
 8001cda:	e00c      	b.n	8001cf6 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	2205      	movs	r2, #5
 8001ce0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	681a      	ldr	r2, [r3, #0]
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	f022 0201 	bic.w	r2, r2, #1
 8001cf2:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001cf4:	2300      	movs	r3, #0
}
 8001cf6:	4618      	mov	r0, r3
 8001cf8:	370c      	adds	r7, #12
 8001cfa:	46bd      	mov	sp, r7
 8001cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d00:	4770      	bx	lr
	...

08001d04 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001d04:	b480      	push	{r7}
 8001d06:	b089      	sub	sp, #36	; 0x24
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	6078      	str	r0, [r7, #4]
 8001d0c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8001d0e:	2300      	movs	r3, #0
 8001d10:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8001d12:	2300      	movs	r3, #0
 8001d14:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8001d16:	2300      	movs	r3, #0
 8001d18:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8001d1e:	2300      	movs	r3, #0
 8001d20:	61fb      	str	r3, [r7, #28]
 8001d22:	e175      	b.n	8002010 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8001d24:	2201      	movs	r2, #1
 8001d26:	69fb      	ldr	r3, [r7, #28]
 8001d28:	fa02 f303 	lsl.w	r3, r2, r3
 8001d2c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001d2e:	683b      	ldr	r3, [r7, #0]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	697a      	ldr	r2, [r7, #20]
 8001d34:	4013      	ands	r3, r2
 8001d36:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001d38:	693a      	ldr	r2, [r7, #16]
 8001d3a:	697b      	ldr	r3, [r7, #20]
 8001d3c:	429a      	cmp	r2, r3
 8001d3e:	f040 8164 	bne.w	800200a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001d42:	683b      	ldr	r3, [r7, #0]
 8001d44:	685b      	ldr	r3, [r3, #4]
 8001d46:	f003 0303 	and.w	r3, r3, #3
 8001d4a:	2b01      	cmp	r3, #1
 8001d4c:	d005      	beq.n	8001d5a <HAL_GPIO_Init+0x56>
 8001d4e:	683b      	ldr	r3, [r7, #0]
 8001d50:	685b      	ldr	r3, [r3, #4]
 8001d52:	f003 0303 	and.w	r3, r3, #3
 8001d56:	2b02      	cmp	r3, #2
 8001d58:	d130      	bne.n	8001dbc <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	689b      	ldr	r3, [r3, #8]
 8001d5e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8001d60:	69fb      	ldr	r3, [r7, #28]
 8001d62:	005b      	lsls	r3, r3, #1
 8001d64:	2203      	movs	r2, #3
 8001d66:	fa02 f303 	lsl.w	r3, r2, r3
 8001d6a:	43db      	mvns	r3, r3
 8001d6c:	69ba      	ldr	r2, [r7, #24]
 8001d6e:	4013      	ands	r3, r2
 8001d70:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8001d72:	683b      	ldr	r3, [r7, #0]
 8001d74:	68da      	ldr	r2, [r3, #12]
 8001d76:	69fb      	ldr	r3, [r7, #28]
 8001d78:	005b      	lsls	r3, r3, #1
 8001d7a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d7e:	69ba      	ldr	r2, [r7, #24]
 8001d80:	4313      	orrs	r3, r2
 8001d82:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	69ba      	ldr	r2, [r7, #24]
 8001d88:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	685b      	ldr	r3, [r3, #4]
 8001d8e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001d90:	2201      	movs	r2, #1
 8001d92:	69fb      	ldr	r3, [r7, #28]
 8001d94:	fa02 f303 	lsl.w	r3, r2, r3
 8001d98:	43db      	mvns	r3, r3
 8001d9a:	69ba      	ldr	r2, [r7, #24]
 8001d9c:	4013      	ands	r3, r2
 8001d9e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001da0:	683b      	ldr	r3, [r7, #0]
 8001da2:	685b      	ldr	r3, [r3, #4]
 8001da4:	091b      	lsrs	r3, r3, #4
 8001da6:	f003 0201 	and.w	r2, r3, #1
 8001daa:	69fb      	ldr	r3, [r7, #28]
 8001dac:	fa02 f303 	lsl.w	r3, r2, r3
 8001db0:	69ba      	ldr	r2, [r7, #24]
 8001db2:	4313      	orrs	r3, r2
 8001db4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	69ba      	ldr	r2, [r7, #24]
 8001dba:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001dbc:	683b      	ldr	r3, [r7, #0]
 8001dbe:	685b      	ldr	r3, [r3, #4]
 8001dc0:	f003 0303 	and.w	r3, r3, #3
 8001dc4:	2b03      	cmp	r3, #3
 8001dc6:	d017      	beq.n	8001df8 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	68db      	ldr	r3, [r3, #12]
 8001dcc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8001dce:	69fb      	ldr	r3, [r7, #28]
 8001dd0:	005b      	lsls	r3, r3, #1
 8001dd2:	2203      	movs	r2, #3
 8001dd4:	fa02 f303 	lsl.w	r3, r2, r3
 8001dd8:	43db      	mvns	r3, r3
 8001dda:	69ba      	ldr	r2, [r7, #24]
 8001ddc:	4013      	ands	r3, r2
 8001dde:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8001de0:	683b      	ldr	r3, [r7, #0]
 8001de2:	689a      	ldr	r2, [r3, #8]
 8001de4:	69fb      	ldr	r3, [r7, #28]
 8001de6:	005b      	lsls	r3, r3, #1
 8001de8:	fa02 f303 	lsl.w	r3, r2, r3
 8001dec:	69ba      	ldr	r2, [r7, #24]
 8001dee:	4313      	orrs	r3, r2
 8001df0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	69ba      	ldr	r2, [r7, #24]
 8001df6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001df8:	683b      	ldr	r3, [r7, #0]
 8001dfa:	685b      	ldr	r3, [r3, #4]
 8001dfc:	f003 0303 	and.w	r3, r3, #3
 8001e00:	2b02      	cmp	r3, #2
 8001e02:	d123      	bne.n	8001e4c <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8001e04:	69fb      	ldr	r3, [r7, #28]
 8001e06:	08da      	lsrs	r2, r3, #3
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	3208      	adds	r2, #8
 8001e0c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001e10:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8001e12:	69fb      	ldr	r3, [r7, #28]
 8001e14:	f003 0307 	and.w	r3, r3, #7
 8001e18:	009b      	lsls	r3, r3, #2
 8001e1a:	220f      	movs	r2, #15
 8001e1c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e20:	43db      	mvns	r3, r3
 8001e22:	69ba      	ldr	r2, [r7, #24]
 8001e24:	4013      	ands	r3, r2
 8001e26:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8001e28:	683b      	ldr	r3, [r7, #0]
 8001e2a:	691a      	ldr	r2, [r3, #16]
 8001e2c:	69fb      	ldr	r3, [r7, #28]
 8001e2e:	f003 0307 	and.w	r3, r3, #7
 8001e32:	009b      	lsls	r3, r3, #2
 8001e34:	fa02 f303 	lsl.w	r3, r2, r3
 8001e38:	69ba      	ldr	r2, [r7, #24]
 8001e3a:	4313      	orrs	r3, r2
 8001e3c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8001e3e:	69fb      	ldr	r3, [r7, #28]
 8001e40:	08da      	lsrs	r2, r3, #3
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	3208      	adds	r2, #8
 8001e46:	69b9      	ldr	r1, [r7, #24]
 8001e48:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8001e52:	69fb      	ldr	r3, [r7, #28]
 8001e54:	005b      	lsls	r3, r3, #1
 8001e56:	2203      	movs	r2, #3
 8001e58:	fa02 f303 	lsl.w	r3, r2, r3
 8001e5c:	43db      	mvns	r3, r3
 8001e5e:	69ba      	ldr	r2, [r7, #24]
 8001e60:	4013      	ands	r3, r2
 8001e62:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8001e64:	683b      	ldr	r3, [r7, #0]
 8001e66:	685b      	ldr	r3, [r3, #4]
 8001e68:	f003 0203 	and.w	r2, r3, #3
 8001e6c:	69fb      	ldr	r3, [r7, #28]
 8001e6e:	005b      	lsls	r3, r3, #1
 8001e70:	fa02 f303 	lsl.w	r3, r2, r3
 8001e74:	69ba      	ldr	r2, [r7, #24]
 8001e76:	4313      	orrs	r3, r2
 8001e78:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	69ba      	ldr	r2, [r7, #24]
 8001e7e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001e80:	683b      	ldr	r3, [r7, #0]
 8001e82:	685b      	ldr	r3, [r3, #4]
 8001e84:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	f000 80be 	beq.w	800200a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e8e:	4b66      	ldr	r3, [pc, #408]	; (8002028 <HAL_GPIO_Init+0x324>)
 8001e90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e92:	4a65      	ldr	r2, [pc, #404]	; (8002028 <HAL_GPIO_Init+0x324>)
 8001e94:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001e98:	6453      	str	r3, [r2, #68]	; 0x44
 8001e9a:	4b63      	ldr	r3, [pc, #396]	; (8002028 <HAL_GPIO_Init+0x324>)
 8001e9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e9e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001ea2:	60fb      	str	r3, [r7, #12]
 8001ea4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8001ea6:	4a61      	ldr	r2, [pc, #388]	; (800202c <HAL_GPIO_Init+0x328>)
 8001ea8:	69fb      	ldr	r3, [r7, #28]
 8001eaa:	089b      	lsrs	r3, r3, #2
 8001eac:	3302      	adds	r3, #2
 8001eae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001eb2:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001eb4:	69fb      	ldr	r3, [r7, #28]
 8001eb6:	f003 0303 	and.w	r3, r3, #3
 8001eba:	009b      	lsls	r3, r3, #2
 8001ebc:	220f      	movs	r2, #15
 8001ebe:	fa02 f303 	lsl.w	r3, r2, r3
 8001ec2:	43db      	mvns	r3, r3
 8001ec4:	69ba      	ldr	r2, [r7, #24]
 8001ec6:	4013      	ands	r3, r2
 8001ec8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	4a58      	ldr	r2, [pc, #352]	; (8002030 <HAL_GPIO_Init+0x32c>)
 8001ece:	4293      	cmp	r3, r2
 8001ed0:	d037      	beq.n	8001f42 <HAL_GPIO_Init+0x23e>
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	4a57      	ldr	r2, [pc, #348]	; (8002034 <HAL_GPIO_Init+0x330>)
 8001ed6:	4293      	cmp	r3, r2
 8001ed8:	d031      	beq.n	8001f3e <HAL_GPIO_Init+0x23a>
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	4a56      	ldr	r2, [pc, #344]	; (8002038 <HAL_GPIO_Init+0x334>)
 8001ede:	4293      	cmp	r3, r2
 8001ee0:	d02b      	beq.n	8001f3a <HAL_GPIO_Init+0x236>
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	4a55      	ldr	r2, [pc, #340]	; (800203c <HAL_GPIO_Init+0x338>)
 8001ee6:	4293      	cmp	r3, r2
 8001ee8:	d025      	beq.n	8001f36 <HAL_GPIO_Init+0x232>
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	4a54      	ldr	r2, [pc, #336]	; (8002040 <HAL_GPIO_Init+0x33c>)
 8001eee:	4293      	cmp	r3, r2
 8001ef0:	d01f      	beq.n	8001f32 <HAL_GPIO_Init+0x22e>
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	4a53      	ldr	r2, [pc, #332]	; (8002044 <HAL_GPIO_Init+0x340>)
 8001ef6:	4293      	cmp	r3, r2
 8001ef8:	d019      	beq.n	8001f2e <HAL_GPIO_Init+0x22a>
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	4a52      	ldr	r2, [pc, #328]	; (8002048 <HAL_GPIO_Init+0x344>)
 8001efe:	4293      	cmp	r3, r2
 8001f00:	d013      	beq.n	8001f2a <HAL_GPIO_Init+0x226>
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	4a51      	ldr	r2, [pc, #324]	; (800204c <HAL_GPIO_Init+0x348>)
 8001f06:	4293      	cmp	r3, r2
 8001f08:	d00d      	beq.n	8001f26 <HAL_GPIO_Init+0x222>
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	4a50      	ldr	r2, [pc, #320]	; (8002050 <HAL_GPIO_Init+0x34c>)
 8001f0e:	4293      	cmp	r3, r2
 8001f10:	d007      	beq.n	8001f22 <HAL_GPIO_Init+0x21e>
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	4a4f      	ldr	r2, [pc, #316]	; (8002054 <HAL_GPIO_Init+0x350>)
 8001f16:	4293      	cmp	r3, r2
 8001f18:	d101      	bne.n	8001f1e <HAL_GPIO_Init+0x21a>
 8001f1a:	2309      	movs	r3, #9
 8001f1c:	e012      	b.n	8001f44 <HAL_GPIO_Init+0x240>
 8001f1e:	230a      	movs	r3, #10
 8001f20:	e010      	b.n	8001f44 <HAL_GPIO_Init+0x240>
 8001f22:	2308      	movs	r3, #8
 8001f24:	e00e      	b.n	8001f44 <HAL_GPIO_Init+0x240>
 8001f26:	2307      	movs	r3, #7
 8001f28:	e00c      	b.n	8001f44 <HAL_GPIO_Init+0x240>
 8001f2a:	2306      	movs	r3, #6
 8001f2c:	e00a      	b.n	8001f44 <HAL_GPIO_Init+0x240>
 8001f2e:	2305      	movs	r3, #5
 8001f30:	e008      	b.n	8001f44 <HAL_GPIO_Init+0x240>
 8001f32:	2304      	movs	r3, #4
 8001f34:	e006      	b.n	8001f44 <HAL_GPIO_Init+0x240>
 8001f36:	2303      	movs	r3, #3
 8001f38:	e004      	b.n	8001f44 <HAL_GPIO_Init+0x240>
 8001f3a:	2302      	movs	r3, #2
 8001f3c:	e002      	b.n	8001f44 <HAL_GPIO_Init+0x240>
 8001f3e:	2301      	movs	r3, #1
 8001f40:	e000      	b.n	8001f44 <HAL_GPIO_Init+0x240>
 8001f42:	2300      	movs	r3, #0
 8001f44:	69fa      	ldr	r2, [r7, #28]
 8001f46:	f002 0203 	and.w	r2, r2, #3
 8001f4a:	0092      	lsls	r2, r2, #2
 8001f4c:	4093      	lsls	r3, r2
 8001f4e:	69ba      	ldr	r2, [r7, #24]
 8001f50:	4313      	orrs	r3, r2
 8001f52:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8001f54:	4935      	ldr	r1, [pc, #212]	; (800202c <HAL_GPIO_Init+0x328>)
 8001f56:	69fb      	ldr	r3, [r7, #28]
 8001f58:	089b      	lsrs	r3, r3, #2
 8001f5a:	3302      	adds	r3, #2
 8001f5c:	69ba      	ldr	r2, [r7, #24]
 8001f5e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001f62:	4b3d      	ldr	r3, [pc, #244]	; (8002058 <HAL_GPIO_Init+0x354>)
 8001f64:	689b      	ldr	r3, [r3, #8]
 8001f66:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f68:	693b      	ldr	r3, [r7, #16]
 8001f6a:	43db      	mvns	r3, r3
 8001f6c:	69ba      	ldr	r2, [r7, #24]
 8001f6e:	4013      	ands	r3, r2
 8001f70:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001f72:	683b      	ldr	r3, [r7, #0]
 8001f74:	685b      	ldr	r3, [r3, #4]
 8001f76:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d003      	beq.n	8001f86 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8001f7e:	69ba      	ldr	r2, [r7, #24]
 8001f80:	693b      	ldr	r3, [r7, #16]
 8001f82:	4313      	orrs	r3, r2
 8001f84:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001f86:	4a34      	ldr	r2, [pc, #208]	; (8002058 <HAL_GPIO_Init+0x354>)
 8001f88:	69bb      	ldr	r3, [r7, #24]
 8001f8a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001f8c:	4b32      	ldr	r3, [pc, #200]	; (8002058 <HAL_GPIO_Init+0x354>)
 8001f8e:	68db      	ldr	r3, [r3, #12]
 8001f90:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f92:	693b      	ldr	r3, [r7, #16]
 8001f94:	43db      	mvns	r3, r3
 8001f96:	69ba      	ldr	r2, [r7, #24]
 8001f98:	4013      	ands	r3, r2
 8001f9a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001f9c:	683b      	ldr	r3, [r7, #0]
 8001f9e:	685b      	ldr	r3, [r3, #4]
 8001fa0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d003      	beq.n	8001fb0 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001fa8:	69ba      	ldr	r2, [r7, #24]
 8001faa:	693b      	ldr	r3, [r7, #16]
 8001fac:	4313      	orrs	r3, r2
 8001fae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001fb0:	4a29      	ldr	r2, [pc, #164]	; (8002058 <HAL_GPIO_Init+0x354>)
 8001fb2:	69bb      	ldr	r3, [r7, #24]
 8001fb4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001fb6:	4b28      	ldr	r3, [pc, #160]	; (8002058 <HAL_GPIO_Init+0x354>)
 8001fb8:	685b      	ldr	r3, [r3, #4]
 8001fba:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001fbc:	693b      	ldr	r3, [r7, #16]
 8001fbe:	43db      	mvns	r3, r3
 8001fc0:	69ba      	ldr	r2, [r7, #24]
 8001fc2:	4013      	ands	r3, r2
 8001fc4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001fc6:	683b      	ldr	r3, [r7, #0]
 8001fc8:	685b      	ldr	r3, [r3, #4]
 8001fca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d003      	beq.n	8001fda <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8001fd2:	69ba      	ldr	r2, [r7, #24]
 8001fd4:	693b      	ldr	r3, [r7, #16]
 8001fd6:	4313      	orrs	r3, r2
 8001fd8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001fda:	4a1f      	ldr	r2, [pc, #124]	; (8002058 <HAL_GPIO_Init+0x354>)
 8001fdc:	69bb      	ldr	r3, [r7, #24]
 8001fde:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001fe0:	4b1d      	ldr	r3, [pc, #116]	; (8002058 <HAL_GPIO_Init+0x354>)
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001fe6:	693b      	ldr	r3, [r7, #16]
 8001fe8:	43db      	mvns	r3, r3
 8001fea:	69ba      	ldr	r2, [r7, #24]
 8001fec:	4013      	ands	r3, r2
 8001fee:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001ff0:	683b      	ldr	r3, [r7, #0]
 8001ff2:	685b      	ldr	r3, [r3, #4]
 8001ff4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d003      	beq.n	8002004 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8001ffc:	69ba      	ldr	r2, [r7, #24]
 8001ffe:	693b      	ldr	r3, [r7, #16]
 8002000:	4313      	orrs	r3, r2
 8002002:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002004:	4a14      	ldr	r2, [pc, #80]	; (8002058 <HAL_GPIO_Init+0x354>)
 8002006:	69bb      	ldr	r3, [r7, #24]
 8002008:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 800200a:	69fb      	ldr	r3, [r7, #28]
 800200c:	3301      	adds	r3, #1
 800200e:	61fb      	str	r3, [r7, #28]
 8002010:	69fb      	ldr	r3, [r7, #28]
 8002012:	2b0f      	cmp	r3, #15
 8002014:	f67f ae86 	bls.w	8001d24 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8002018:	bf00      	nop
 800201a:	bf00      	nop
 800201c:	3724      	adds	r7, #36	; 0x24
 800201e:	46bd      	mov	sp, r7
 8002020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002024:	4770      	bx	lr
 8002026:	bf00      	nop
 8002028:	40023800 	.word	0x40023800
 800202c:	40013800 	.word	0x40013800
 8002030:	40020000 	.word	0x40020000
 8002034:	40020400 	.word	0x40020400
 8002038:	40020800 	.word	0x40020800
 800203c:	40020c00 	.word	0x40020c00
 8002040:	40021000 	.word	0x40021000
 8002044:	40021400 	.word	0x40021400
 8002048:	40021800 	.word	0x40021800
 800204c:	40021c00 	.word	0x40021c00
 8002050:	40022000 	.word	0x40022000
 8002054:	40022400 	.word	0x40022400
 8002058:	40013c00 	.word	0x40013c00

0800205c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800205c:	b480      	push	{r7}
 800205e:	b085      	sub	sp, #20
 8002060:	af00      	add	r7, sp, #0
 8002062:	6078      	str	r0, [r7, #4]
 8002064:	460b      	mov	r3, r1
 8002066:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	691a      	ldr	r2, [r3, #16]
 800206c:	887b      	ldrh	r3, [r7, #2]
 800206e:	4013      	ands	r3, r2
 8002070:	2b00      	cmp	r3, #0
 8002072:	d002      	beq.n	800207a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002074:	2301      	movs	r3, #1
 8002076:	73fb      	strb	r3, [r7, #15]
 8002078:	e001      	b.n	800207e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800207a:	2300      	movs	r3, #0
 800207c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800207e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002080:	4618      	mov	r0, r3
 8002082:	3714      	adds	r7, #20
 8002084:	46bd      	mov	sp, r7
 8002086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800208a:	4770      	bx	lr

0800208c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800208c:	b480      	push	{r7}
 800208e:	b083      	sub	sp, #12
 8002090:	af00      	add	r7, sp, #0
 8002092:	6078      	str	r0, [r7, #4]
 8002094:	460b      	mov	r3, r1
 8002096:	807b      	strh	r3, [r7, #2]
 8002098:	4613      	mov	r3, r2
 800209a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800209c:	787b      	ldrb	r3, [r7, #1]
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d003      	beq.n	80020aa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80020a2:	887a      	ldrh	r2, [r7, #2]
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 80020a8:	e003      	b.n	80020b2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80020aa:	887b      	ldrh	r3, [r7, #2]
 80020ac:	041a      	lsls	r2, r3, #16
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	619a      	str	r2, [r3, #24]
}
 80020b2:	bf00      	nop
 80020b4:	370c      	adds	r7, #12
 80020b6:	46bd      	mov	sp, r7
 80020b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020bc:	4770      	bx	lr

080020be <HAL_GPIO_TogglePin>:
  * @param  GPIOx Where x can be (A..I) to select the GPIO peripheral.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80020be:	b480      	push	{r7}
 80020c0:	b085      	sub	sp, #20
 80020c2:	af00      	add	r7, sp, #0
 80020c4:	6078      	str	r0, [r7, #4]
 80020c6:	460b      	mov	r3, r1
 80020c8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	695b      	ldr	r3, [r3, #20]
 80020ce:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80020d0:	887a      	ldrh	r2, [r7, #2]
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	4013      	ands	r3, r2
 80020d6:	041a      	lsls	r2, r3, #16
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	43d9      	mvns	r1, r3
 80020dc:	887b      	ldrh	r3, [r7, #2]
 80020de:	400b      	ands	r3, r1
 80020e0:	431a      	orrs	r2, r3
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	619a      	str	r2, [r3, #24]
}
 80020e6:	bf00      	nop
 80020e8:	3714      	adds	r7, #20
 80020ea:	46bd      	mov	sp, r7
 80020ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f0:	4770      	bx	lr
	...

080020f4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80020f4:	b580      	push	{r7, lr}
 80020f6:	b082      	sub	sp, #8
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	4603      	mov	r3, r0
 80020fc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80020fe:	4b08      	ldr	r3, [pc, #32]	; (8002120 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002100:	695a      	ldr	r2, [r3, #20]
 8002102:	88fb      	ldrh	r3, [r7, #6]
 8002104:	4013      	ands	r3, r2
 8002106:	2b00      	cmp	r3, #0
 8002108:	d006      	beq.n	8002118 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800210a:	4a05      	ldr	r2, [pc, #20]	; (8002120 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800210c:	88fb      	ldrh	r3, [r7, #6]
 800210e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002110:	88fb      	ldrh	r3, [r7, #6]
 8002112:	4618      	mov	r0, r3
 8002114:	f000 f806 	bl	8002124 <HAL_GPIO_EXTI_Callback>
  }
}
 8002118:	bf00      	nop
 800211a:	3708      	adds	r7, #8
 800211c:	46bd      	mov	sp, r7
 800211e:	bd80      	pop	{r7, pc}
 8002120:	40013c00 	.word	0x40013c00

08002124 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002124:	b480      	push	{r7}
 8002126:	b083      	sub	sp, #12
 8002128:	af00      	add	r7, sp, #0
 800212a:	4603      	mov	r3, r0
 800212c:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);
  
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800212e:	bf00      	nop
 8002130:	370c      	adds	r7, #12
 8002132:	46bd      	mov	sp, r7
 8002134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002138:	4770      	bx	lr
	...

0800213c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800213c:	b580      	push	{r7, lr}
 800213e:	b082      	sub	sp, #8
 8002140:	af00      	add	r7, sp, #0
 8002142:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	2b00      	cmp	r3, #0
 8002148:	d101      	bne.n	800214e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800214a:	2301      	movs	r3, #1
 800214c:	e07f      	b.n	800224e <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002154:	b2db      	uxtb	r3, r3
 8002156:	2b00      	cmp	r3, #0
 8002158:	d106      	bne.n	8002168 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	2200      	movs	r2, #0
 800215e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002162:	6878      	ldr	r0, [r7, #4]
 8002164:	f7fe fc0a 	bl	800097c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	2224      	movs	r2, #36	; 0x24
 800216c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	681a      	ldr	r2, [r3, #0]
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	f022 0201 	bic.w	r2, r2, #1
 800217e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	685a      	ldr	r2, [r3, #4]
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800218c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	689a      	ldr	r2, [r3, #8]
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800219c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	68db      	ldr	r3, [r3, #12]
 80021a2:	2b01      	cmp	r3, #1
 80021a4:	d107      	bne.n	80021b6 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	689a      	ldr	r2, [r3, #8]
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80021b2:	609a      	str	r2, [r3, #8]
 80021b4:	e006      	b.n	80021c4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	689a      	ldr	r2, [r3, #8]
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80021c2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	68db      	ldr	r3, [r3, #12]
 80021c8:	2b02      	cmp	r3, #2
 80021ca:	d104      	bne.n	80021d6 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80021d4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	6859      	ldr	r1, [r3, #4]
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681a      	ldr	r2, [r3, #0]
 80021e0:	4b1d      	ldr	r3, [pc, #116]	; (8002258 <HAL_I2C_Init+0x11c>)
 80021e2:	430b      	orrs	r3, r1
 80021e4:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	68da      	ldr	r2, [r3, #12]
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80021f4:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	691a      	ldr	r2, [r3, #16]
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	695b      	ldr	r3, [r3, #20]
 80021fe:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	699b      	ldr	r3, [r3, #24]
 8002206:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	430a      	orrs	r2, r1
 800220e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	69d9      	ldr	r1, [r3, #28]
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	6a1a      	ldr	r2, [r3, #32]
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	430a      	orrs	r2, r1
 800221e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	681a      	ldr	r2, [r3, #0]
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	f042 0201 	orr.w	r2, r2, #1
 800222e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	2200      	movs	r2, #0
 8002234:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	2220      	movs	r2, #32
 800223a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	2200      	movs	r2, #0
 8002242:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	2200      	movs	r2, #0
 8002248:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 800224c:	2300      	movs	r3, #0
}
 800224e:	4618      	mov	r0, r3
 8002250:	3708      	adds	r7, #8
 8002252:	46bd      	mov	sp, r7
 8002254:	bd80      	pop	{r7, pc}
 8002256:	bf00      	nop
 8002258:	02008000 	.word	0x02008000

0800225c <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 800225c:	b580      	push	{r7, lr}
 800225e:	b088      	sub	sp, #32
 8002260:	af02      	add	r7, sp, #8
 8002262:	60f8      	str	r0, [r7, #12]
 8002264:	607a      	str	r2, [r7, #4]
 8002266:	461a      	mov	r2, r3
 8002268:	460b      	mov	r3, r1
 800226a:	817b      	strh	r3, [r7, #10]
 800226c:	4613      	mov	r3, r2
 800226e:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002276:	b2db      	uxtb	r3, r3
 8002278:	2b20      	cmp	r3, #32
 800227a:	f040 80da 	bne.w	8002432 <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002284:	2b01      	cmp	r3, #1
 8002286:	d101      	bne.n	800228c <HAL_I2C_Master_Transmit+0x30>
 8002288:	2302      	movs	r3, #2
 800228a:	e0d3      	b.n	8002434 <HAL_I2C_Master_Transmit+0x1d8>
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	2201      	movs	r2, #1
 8002290:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002294:	f7ff fb62 	bl	800195c <HAL_GetTick>
 8002298:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800229a:	697b      	ldr	r3, [r7, #20]
 800229c:	9300      	str	r3, [sp, #0]
 800229e:	2319      	movs	r3, #25
 80022a0:	2201      	movs	r2, #1
 80022a2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80022a6:	68f8      	ldr	r0, [r7, #12]
 80022a8:	f000 f9e6 	bl	8002678 <I2C_WaitOnFlagUntilTimeout>
 80022ac:	4603      	mov	r3, r0
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d001      	beq.n	80022b6 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 80022b2:	2301      	movs	r3, #1
 80022b4:	e0be      	b.n	8002434 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	2221      	movs	r2, #33	; 0x21
 80022ba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	2210      	movs	r2, #16
 80022c2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	2200      	movs	r2, #0
 80022ca:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	687a      	ldr	r2, [r7, #4]
 80022d0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	893a      	ldrh	r2, [r7, #8]
 80022d6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	2200      	movs	r2, #0
 80022dc:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80022e2:	b29b      	uxth	r3, r3
 80022e4:	2bff      	cmp	r3, #255	; 0xff
 80022e6:	d90e      	bls.n	8002306 <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	22ff      	movs	r2, #255	; 0xff
 80022ec:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80022f2:	b2da      	uxtb	r2, r3
 80022f4:	8979      	ldrh	r1, [r7, #10]
 80022f6:	4b51      	ldr	r3, [pc, #324]	; (800243c <HAL_I2C_Master_Transmit+0x1e0>)
 80022f8:	9300      	str	r3, [sp, #0]
 80022fa:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80022fe:	68f8      	ldr	r0, [r7, #12]
 8002300:	f000 fbd0 	bl	8002aa4 <I2C_TransferConfig>
 8002304:	e06c      	b.n	80023e0 <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800230a:	b29a      	uxth	r2, r3
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002314:	b2da      	uxtb	r2, r3
 8002316:	8979      	ldrh	r1, [r7, #10]
 8002318:	4b48      	ldr	r3, [pc, #288]	; (800243c <HAL_I2C_Master_Transmit+0x1e0>)
 800231a:	9300      	str	r3, [sp, #0]
 800231c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002320:	68f8      	ldr	r0, [r7, #12]
 8002322:	f000 fbbf 	bl	8002aa4 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8002326:	e05b      	b.n	80023e0 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002328:	697a      	ldr	r2, [r7, #20]
 800232a:	6a39      	ldr	r1, [r7, #32]
 800232c:	68f8      	ldr	r0, [r7, #12]
 800232e:	f000 f9e3 	bl	80026f8 <I2C_WaitOnTXISFlagUntilTimeout>
 8002332:	4603      	mov	r3, r0
 8002334:	2b00      	cmp	r3, #0
 8002336:	d001      	beq.n	800233c <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8002338:	2301      	movs	r3, #1
 800233a:	e07b      	b.n	8002434 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002340:	781a      	ldrb	r2, [r3, #0]
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800234c:	1c5a      	adds	r2, r3, #1
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002356:	b29b      	uxth	r3, r3
 8002358:	3b01      	subs	r3, #1
 800235a:	b29a      	uxth	r2, r3
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002364:	3b01      	subs	r3, #1
 8002366:	b29a      	uxth	r2, r3
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002370:	b29b      	uxth	r3, r3
 8002372:	2b00      	cmp	r3, #0
 8002374:	d034      	beq.n	80023e0 <HAL_I2C_Master_Transmit+0x184>
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800237a:	2b00      	cmp	r3, #0
 800237c:	d130      	bne.n	80023e0 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800237e:	697b      	ldr	r3, [r7, #20]
 8002380:	9300      	str	r3, [sp, #0]
 8002382:	6a3b      	ldr	r3, [r7, #32]
 8002384:	2200      	movs	r2, #0
 8002386:	2180      	movs	r1, #128	; 0x80
 8002388:	68f8      	ldr	r0, [r7, #12]
 800238a:	f000 f975 	bl	8002678 <I2C_WaitOnFlagUntilTimeout>
 800238e:	4603      	mov	r3, r0
 8002390:	2b00      	cmp	r3, #0
 8002392:	d001      	beq.n	8002398 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8002394:	2301      	movs	r3, #1
 8002396:	e04d      	b.n	8002434 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800239c:	b29b      	uxth	r3, r3
 800239e:	2bff      	cmp	r3, #255	; 0xff
 80023a0:	d90e      	bls.n	80023c0 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	22ff      	movs	r2, #255	; 0xff
 80023a6:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80023ac:	b2da      	uxtb	r2, r3
 80023ae:	8979      	ldrh	r1, [r7, #10]
 80023b0:	2300      	movs	r3, #0
 80023b2:	9300      	str	r3, [sp, #0]
 80023b4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80023b8:	68f8      	ldr	r0, [r7, #12]
 80023ba:	f000 fb73 	bl	8002aa4 <I2C_TransferConfig>
 80023be:	e00f      	b.n	80023e0 <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80023c4:	b29a      	uxth	r2, r3
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80023ce:	b2da      	uxtb	r2, r3
 80023d0:	8979      	ldrh	r1, [r7, #10]
 80023d2:	2300      	movs	r3, #0
 80023d4:	9300      	str	r3, [sp, #0]
 80023d6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80023da:	68f8      	ldr	r0, [r7, #12]
 80023dc:	f000 fb62 	bl	8002aa4 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80023e4:	b29b      	uxth	r3, r3
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d19e      	bne.n	8002328 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80023ea:	697a      	ldr	r2, [r7, #20]
 80023ec:	6a39      	ldr	r1, [r7, #32]
 80023ee:	68f8      	ldr	r0, [r7, #12]
 80023f0:	f000 f9c2 	bl	8002778 <I2C_WaitOnSTOPFlagUntilTimeout>
 80023f4:	4603      	mov	r3, r0
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d001      	beq.n	80023fe <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 80023fa:	2301      	movs	r3, #1
 80023fc:	e01a      	b.n	8002434 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	2220      	movs	r2, #32
 8002404:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	6859      	ldr	r1, [r3, #4]
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	681a      	ldr	r2, [r3, #0]
 8002410:	4b0b      	ldr	r3, [pc, #44]	; (8002440 <HAL_I2C_Master_Transmit+0x1e4>)
 8002412:	400b      	ands	r3, r1
 8002414:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	2220      	movs	r2, #32
 800241a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	2200      	movs	r2, #0
 8002422:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	2200      	movs	r2, #0
 800242a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800242e:	2300      	movs	r3, #0
 8002430:	e000      	b.n	8002434 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 8002432:	2302      	movs	r3, #2
  }
}
 8002434:	4618      	mov	r0, r3
 8002436:	3718      	adds	r7, #24
 8002438:	46bd      	mov	sp, r7
 800243a:	bd80      	pop	{r7, pc}
 800243c:	80002000 	.word	0x80002000
 8002440:	fe00e800 	.word	0xfe00e800

08002444 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8002444:	b580      	push	{r7, lr}
 8002446:	b088      	sub	sp, #32
 8002448:	af02      	add	r7, sp, #8
 800244a:	60f8      	str	r0, [r7, #12]
 800244c:	607a      	str	r2, [r7, #4]
 800244e:	461a      	mov	r2, r3
 8002450:	460b      	mov	r3, r1
 8002452:	817b      	strh	r3, [r7, #10]
 8002454:	4613      	mov	r3, r2
 8002456:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800245e:	b2db      	uxtb	r3, r3
 8002460:	2b20      	cmp	r3, #32
 8002462:	f040 80db 	bne.w	800261c <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800246c:	2b01      	cmp	r3, #1
 800246e:	d101      	bne.n	8002474 <HAL_I2C_Master_Receive+0x30>
 8002470:	2302      	movs	r3, #2
 8002472:	e0d4      	b.n	800261e <HAL_I2C_Master_Receive+0x1da>
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	2201      	movs	r2, #1
 8002478:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800247c:	f7ff fa6e 	bl	800195c <HAL_GetTick>
 8002480:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002482:	697b      	ldr	r3, [r7, #20]
 8002484:	9300      	str	r3, [sp, #0]
 8002486:	2319      	movs	r3, #25
 8002488:	2201      	movs	r2, #1
 800248a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800248e:	68f8      	ldr	r0, [r7, #12]
 8002490:	f000 f8f2 	bl	8002678 <I2C_WaitOnFlagUntilTimeout>
 8002494:	4603      	mov	r3, r0
 8002496:	2b00      	cmp	r3, #0
 8002498:	d001      	beq.n	800249e <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 800249a:	2301      	movs	r3, #1
 800249c:	e0bf      	b.n	800261e <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	2222      	movs	r2, #34	; 0x22
 80024a2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	2210      	movs	r2, #16
 80024aa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	2200      	movs	r2, #0
 80024b2:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	687a      	ldr	r2, [r7, #4]
 80024b8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	893a      	ldrh	r2, [r7, #8]
 80024be:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	2200      	movs	r2, #0
 80024c4:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80024ca:	b29b      	uxth	r3, r3
 80024cc:	2bff      	cmp	r3, #255	; 0xff
 80024ce:	d90e      	bls.n	80024ee <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	22ff      	movs	r2, #255	; 0xff
 80024d4:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80024da:	b2da      	uxtb	r2, r3
 80024dc:	8979      	ldrh	r1, [r7, #10]
 80024de:	4b52      	ldr	r3, [pc, #328]	; (8002628 <HAL_I2C_Master_Receive+0x1e4>)
 80024e0:	9300      	str	r3, [sp, #0]
 80024e2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80024e6:	68f8      	ldr	r0, [r7, #12]
 80024e8:	f000 fadc 	bl	8002aa4 <I2C_TransferConfig>
 80024ec:	e06d      	b.n	80025ca <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80024f2:	b29a      	uxth	r2, r3
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80024fc:	b2da      	uxtb	r2, r3
 80024fe:	8979      	ldrh	r1, [r7, #10]
 8002500:	4b49      	ldr	r3, [pc, #292]	; (8002628 <HAL_I2C_Master_Receive+0x1e4>)
 8002502:	9300      	str	r3, [sp, #0]
 8002504:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002508:	68f8      	ldr	r0, [r7, #12]
 800250a:	f000 facb 	bl	8002aa4 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 800250e:	e05c      	b.n	80025ca <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002510:	697a      	ldr	r2, [r7, #20]
 8002512:	6a39      	ldr	r1, [r7, #32]
 8002514:	68f8      	ldr	r0, [r7, #12]
 8002516:	f000 f96b 	bl	80027f0 <I2C_WaitOnRXNEFlagUntilTimeout>
 800251a:	4603      	mov	r3, r0
 800251c:	2b00      	cmp	r3, #0
 800251e:	d001      	beq.n	8002524 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8002520:	2301      	movs	r3, #1
 8002522:	e07c      	b.n	800261e <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800252e:	b2d2      	uxtb	r2, r2
 8002530:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002536:	1c5a      	adds	r2, r3, #1
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002540:	3b01      	subs	r3, #1
 8002542:	b29a      	uxth	r2, r3
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800254c:	b29b      	uxth	r3, r3
 800254e:	3b01      	subs	r3, #1
 8002550:	b29a      	uxth	r2, r3
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800255a:	b29b      	uxth	r3, r3
 800255c:	2b00      	cmp	r3, #0
 800255e:	d034      	beq.n	80025ca <HAL_I2C_Master_Receive+0x186>
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002564:	2b00      	cmp	r3, #0
 8002566:	d130      	bne.n	80025ca <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002568:	697b      	ldr	r3, [r7, #20]
 800256a:	9300      	str	r3, [sp, #0]
 800256c:	6a3b      	ldr	r3, [r7, #32]
 800256e:	2200      	movs	r2, #0
 8002570:	2180      	movs	r1, #128	; 0x80
 8002572:	68f8      	ldr	r0, [r7, #12]
 8002574:	f000 f880 	bl	8002678 <I2C_WaitOnFlagUntilTimeout>
 8002578:	4603      	mov	r3, r0
 800257a:	2b00      	cmp	r3, #0
 800257c:	d001      	beq.n	8002582 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 800257e:	2301      	movs	r3, #1
 8002580:	e04d      	b.n	800261e <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002586:	b29b      	uxth	r3, r3
 8002588:	2bff      	cmp	r3, #255	; 0xff
 800258a:	d90e      	bls.n	80025aa <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	22ff      	movs	r2, #255	; 0xff
 8002590:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002596:	b2da      	uxtb	r2, r3
 8002598:	8979      	ldrh	r1, [r7, #10]
 800259a:	2300      	movs	r3, #0
 800259c:	9300      	str	r3, [sp, #0]
 800259e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80025a2:	68f8      	ldr	r0, [r7, #12]
 80025a4:	f000 fa7e 	bl	8002aa4 <I2C_TransferConfig>
 80025a8:	e00f      	b.n	80025ca <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80025ae:	b29a      	uxth	r2, r3
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80025b8:	b2da      	uxtb	r2, r3
 80025ba:	8979      	ldrh	r1, [r7, #10]
 80025bc:	2300      	movs	r3, #0
 80025be:	9300      	str	r3, [sp, #0]
 80025c0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80025c4:	68f8      	ldr	r0, [r7, #12]
 80025c6:	f000 fa6d 	bl	8002aa4 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80025ce:	b29b      	uxth	r3, r3
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d19d      	bne.n	8002510 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80025d4:	697a      	ldr	r2, [r7, #20]
 80025d6:	6a39      	ldr	r1, [r7, #32]
 80025d8:	68f8      	ldr	r0, [r7, #12]
 80025da:	f000 f8cd 	bl	8002778 <I2C_WaitOnSTOPFlagUntilTimeout>
 80025de:	4603      	mov	r3, r0
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d001      	beq.n	80025e8 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 80025e4:	2301      	movs	r3, #1
 80025e6:	e01a      	b.n	800261e <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	2220      	movs	r2, #32
 80025ee:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	6859      	ldr	r1, [r3, #4]
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	681a      	ldr	r2, [r3, #0]
 80025fa:	4b0c      	ldr	r3, [pc, #48]	; (800262c <HAL_I2C_Master_Receive+0x1e8>)
 80025fc:	400b      	ands	r3, r1
 80025fe:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	2220      	movs	r2, #32
 8002604:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	2200      	movs	r2, #0
 800260c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	2200      	movs	r2, #0
 8002614:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002618:	2300      	movs	r3, #0
 800261a:	e000      	b.n	800261e <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 800261c:	2302      	movs	r3, #2
  }
}
 800261e:	4618      	mov	r0, r3
 8002620:	3718      	adds	r7, #24
 8002622:	46bd      	mov	sp, r7
 8002624:	bd80      	pop	{r7, pc}
 8002626:	bf00      	nop
 8002628:	80002400 	.word	0x80002400
 800262c:	fe00e800 	.word	0xfe00e800

08002630 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002630:	b480      	push	{r7}
 8002632:	b083      	sub	sp, #12
 8002634:	af00      	add	r7, sp, #0
 8002636:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	699b      	ldr	r3, [r3, #24]
 800263e:	f003 0302 	and.w	r3, r3, #2
 8002642:	2b02      	cmp	r3, #2
 8002644:	d103      	bne.n	800264e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	2200      	movs	r2, #0
 800264c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	699b      	ldr	r3, [r3, #24]
 8002654:	f003 0301 	and.w	r3, r3, #1
 8002658:	2b01      	cmp	r3, #1
 800265a:	d007      	beq.n	800266c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	699a      	ldr	r2, [r3, #24]
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	f042 0201 	orr.w	r2, r2, #1
 800266a:	619a      	str	r2, [r3, #24]
  }
}
 800266c:	bf00      	nop
 800266e:	370c      	adds	r7, #12
 8002670:	46bd      	mov	sp, r7
 8002672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002676:	4770      	bx	lr

08002678 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002678:	b580      	push	{r7, lr}
 800267a:	b084      	sub	sp, #16
 800267c:	af00      	add	r7, sp, #0
 800267e:	60f8      	str	r0, [r7, #12]
 8002680:	60b9      	str	r1, [r7, #8]
 8002682:	603b      	str	r3, [r7, #0]
 8002684:	4613      	mov	r3, r2
 8002686:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002688:	e022      	b.n	80026d0 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800268a:	683b      	ldr	r3, [r7, #0]
 800268c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002690:	d01e      	beq.n	80026d0 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002692:	f7ff f963 	bl	800195c <HAL_GetTick>
 8002696:	4602      	mov	r2, r0
 8002698:	69bb      	ldr	r3, [r7, #24]
 800269a:	1ad3      	subs	r3, r2, r3
 800269c:	683a      	ldr	r2, [r7, #0]
 800269e:	429a      	cmp	r2, r3
 80026a0:	d302      	bcc.n	80026a8 <I2C_WaitOnFlagUntilTimeout+0x30>
 80026a2:	683b      	ldr	r3, [r7, #0]
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d113      	bne.n	80026d0 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026ac:	f043 0220 	orr.w	r2, r3, #32
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	2220      	movs	r2, #32
 80026b8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	2200      	movs	r2, #0
 80026c0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	2200      	movs	r2, #0
 80026c8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 80026cc:	2301      	movs	r3, #1
 80026ce:	e00f      	b.n	80026f0 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	699a      	ldr	r2, [r3, #24]
 80026d6:	68bb      	ldr	r3, [r7, #8]
 80026d8:	4013      	ands	r3, r2
 80026da:	68ba      	ldr	r2, [r7, #8]
 80026dc:	429a      	cmp	r2, r3
 80026de:	bf0c      	ite	eq
 80026e0:	2301      	moveq	r3, #1
 80026e2:	2300      	movne	r3, #0
 80026e4:	b2db      	uxtb	r3, r3
 80026e6:	461a      	mov	r2, r3
 80026e8:	79fb      	ldrb	r3, [r7, #7]
 80026ea:	429a      	cmp	r2, r3
 80026ec:	d0cd      	beq.n	800268a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80026ee:	2300      	movs	r3, #0
}
 80026f0:	4618      	mov	r0, r3
 80026f2:	3710      	adds	r7, #16
 80026f4:	46bd      	mov	sp, r7
 80026f6:	bd80      	pop	{r7, pc}

080026f8 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80026f8:	b580      	push	{r7, lr}
 80026fa:	b084      	sub	sp, #16
 80026fc:	af00      	add	r7, sp, #0
 80026fe:	60f8      	str	r0, [r7, #12]
 8002700:	60b9      	str	r1, [r7, #8]
 8002702:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002704:	e02c      	b.n	8002760 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002706:	687a      	ldr	r2, [r7, #4]
 8002708:	68b9      	ldr	r1, [r7, #8]
 800270a:	68f8      	ldr	r0, [r7, #12]
 800270c:	f000 f8ea 	bl	80028e4 <I2C_IsErrorOccurred>
 8002710:	4603      	mov	r3, r0
 8002712:	2b00      	cmp	r3, #0
 8002714:	d001      	beq.n	800271a <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002716:	2301      	movs	r3, #1
 8002718:	e02a      	b.n	8002770 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800271a:	68bb      	ldr	r3, [r7, #8]
 800271c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002720:	d01e      	beq.n	8002760 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002722:	f7ff f91b 	bl	800195c <HAL_GetTick>
 8002726:	4602      	mov	r2, r0
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	1ad3      	subs	r3, r2, r3
 800272c:	68ba      	ldr	r2, [r7, #8]
 800272e:	429a      	cmp	r2, r3
 8002730:	d302      	bcc.n	8002738 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8002732:	68bb      	ldr	r3, [r7, #8]
 8002734:	2b00      	cmp	r3, #0
 8002736:	d113      	bne.n	8002760 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800273c:	f043 0220 	orr.w	r2, r3, #32
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	2220      	movs	r2, #32
 8002748:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	2200      	movs	r2, #0
 8002750:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	2200      	movs	r2, #0
 8002758:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800275c:	2301      	movs	r3, #1
 800275e:	e007      	b.n	8002770 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	699b      	ldr	r3, [r3, #24]
 8002766:	f003 0302 	and.w	r3, r3, #2
 800276a:	2b02      	cmp	r3, #2
 800276c:	d1cb      	bne.n	8002706 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800276e:	2300      	movs	r3, #0
}
 8002770:	4618      	mov	r0, r3
 8002772:	3710      	adds	r7, #16
 8002774:	46bd      	mov	sp, r7
 8002776:	bd80      	pop	{r7, pc}

08002778 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002778:	b580      	push	{r7, lr}
 800277a:	b084      	sub	sp, #16
 800277c:	af00      	add	r7, sp, #0
 800277e:	60f8      	str	r0, [r7, #12]
 8002780:	60b9      	str	r1, [r7, #8]
 8002782:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002784:	e028      	b.n	80027d8 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002786:	687a      	ldr	r2, [r7, #4]
 8002788:	68b9      	ldr	r1, [r7, #8]
 800278a:	68f8      	ldr	r0, [r7, #12]
 800278c:	f000 f8aa 	bl	80028e4 <I2C_IsErrorOccurred>
 8002790:	4603      	mov	r3, r0
 8002792:	2b00      	cmp	r3, #0
 8002794:	d001      	beq.n	800279a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002796:	2301      	movs	r3, #1
 8002798:	e026      	b.n	80027e8 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800279a:	f7ff f8df 	bl	800195c <HAL_GetTick>
 800279e:	4602      	mov	r2, r0
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	1ad3      	subs	r3, r2, r3
 80027a4:	68ba      	ldr	r2, [r7, #8]
 80027a6:	429a      	cmp	r2, r3
 80027a8:	d302      	bcc.n	80027b0 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80027aa:	68bb      	ldr	r3, [r7, #8]
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d113      	bne.n	80027d8 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027b4:	f043 0220 	orr.w	r2, r3, #32
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	2220      	movs	r2, #32
 80027c0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	2200      	movs	r2, #0
 80027c8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	2200      	movs	r2, #0
 80027d0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80027d4:	2301      	movs	r3, #1
 80027d6:	e007      	b.n	80027e8 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	699b      	ldr	r3, [r3, #24]
 80027de:	f003 0320 	and.w	r3, r3, #32
 80027e2:	2b20      	cmp	r3, #32
 80027e4:	d1cf      	bne.n	8002786 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80027e6:	2300      	movs	r3, #0
}
 80027e8:	4618      	mov	r0, r3
 80027ea:	3710      	adds	r7, #16
 80027ec:	46bd      	mov	sp, r7
 80027ee:	bd80      	pop	{r7, pc}

080027f0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80027f0:	b580      	push	{r7, lr}
 80027f2:	b084      	sub	sp, #16
 80027f4:	af00      	add	r7, sp, #0
 80027f6:	60f8      	str	r0, [r7, #12]
 80027f8:	60b9      	str	r1, [r7, #8]
 80027fa:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80027fc:	e064      	b.n	80028c8 <I2C_WaitOnRXNEFlagUntilTimeout+0xd8>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80027fe:	687a      	ldr	r2, [r7, #4]
 8002800:	68b9      	ldr	r1, [r7, #8]
 8002802:	68f8      	ldr	r0, [r7, #12]
 8002804:	f000 f86e 	bl	80028e4 <I2C_IsErrorOccurred>
 8002808:	4603      	mov	r3, r0
 800280a:	2b00      	cmp	r3, #0
 800280c:	d001      	beq.n	8002812 <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800280e:	2301      	movs	r3, #1
 8002810:	e062      	b.n	80028d8 <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	699b      	ldr	r3, [r3, #24]
 8002818:	f003 0320 	and.w	r3, r3, #32
 800281c:	2b20      	cmp	r3, #32
 800281e:	d138      	bne.n	8002892 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	699b      	ldr	r3, [r3, #24]
 8002826:	f003 0304 	and.w	r3, r3, #4
 800282a:	2b04      	cmp	r3, #4
 800282c:	d105      	bne.n	800283a <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002832:	2b00      	cmp	r3, #0
 8002834:	d001      	beq.n	800283a <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 8002836:	2300      	movs	r3, #0
 8002838:	e04e      	b.n	80028d8 <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
      }
      else
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	699b      	ldr	r3, [r3, #24]
 8002840:	f003 0310 	and.w	r3, r3, #16
 8002844:	2b10      	cmp	r3, #16
 8002846:	d107      	bne.n	8002858 <I2C_WaitOnRXNEFlagUntilTimeout+0x68>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	2210      	movs	r2, #16
 800284e:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	2204      	movs	r2, #4
 8002854:	645a      	str	r2, [r3, #68]	; 0x44
 8002856:	e002      	b.n	800285e <I2C_WaitOnRXNEFlagUntilTimeout+0x6e>
        }
        else
        {
          hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	2200      	movs	r2, #0
 800285c:	645a      	str	r2, [r3, #68]	; 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	2220      	movs	r2, #32
 8002864:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	6859      	ldr	r1, [r3, #4]
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	681a      	ldr	r2, [r3, #0]
 8002870:	4b1b      	ldr	r3, [pc, #108]	; (80028e0 <I2C_WaitOnRXNEFlagUntilTimeout+0xf0>)
 8002872:	400b      	ands	r3, r1
 8002874:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	2220      	movs	r2, #32
 800287a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	2200      	movs	r2, #0
 8002882:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	2200      	movs	r2, #0
 800288a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800288e:	2301      	movs	r3, #1
 8002890:	e022      	b.n	80028d8 <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002892:	f7ff f863 	bl	800195c <HAL_GetTick>
 8002896:	4602      	mov	r2, r0
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	1ad3      	subs	r3, r2, r3
 800289c:	68ba      	ldr	r2, [r7, #8]
 800289e:	429a      	cmp	r2, r3
 80028a0:	d302      	bcc.n	80028a8 <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
 80028a2:	68bb      	ldr	r3, [r7, #8]
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d10f      	bne.n	80028c8 <I2C_WaitOnRXNEFlagUntilTimeout+0xd8>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028ac:	f043 0220 	orr.w	r2, r3, #32
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	2220      	movs	r2, #32
 80028b8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	2200      	movs	r2, #0
 80028c0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80028c4:	2301      	movs	r3, #1
 80028c6:	e007      	b.n	80028d8 <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	699b      	ldr	r3, [r3, #24]
 80028ce:	f003 0304 	and.w	r3, r3, #4
 80028d2:	2b04      	cmp	r3, #4
 80028d4:	d193      	bne.n	80027fe <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80028d6:	2300      	movs	r3, #0
}
 80028d8:	4618      	mov	r0, r3
 80028da:	3710      	adds	r7, #16
 80028dc:	46bd      	mov	sp, r7
 80028de:	bd80      	pop	{r7, pc}
 80028e0:	fe00e800 	.word	0xfe00e800

080028e4 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80028e4:	b580      	push	{r7, lr}
 80028e6:	b08a      	sub	sp, #40	; 0x28
 80028e8:	af00      	add	r7, sp, #0
 80028ea:	60f8      	str	r0, [r7, #12]
 80028ec:	60b9      	str	r1, [r7, #8]
 80028ee:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80028f0:	2300      	movs	r3, #0
 80028f2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	699b      	ldr	r3, [r3, #24]
 80028fc:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80028fe:	2300      	movs	r3, #0
 8002900:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8002906:	69bb      	ldr	r3, [r7, #24]
 8002908:	f003 0310 	and.w	r3, r3, #16
 800290c:	2b00      	cmp	r3, #0
 800290e:	d068      	beq.n	80029e2 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	2210      	movs	r2, #16
 8002916:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002918:	e049      	b.n	80029ae <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800291a:	68bb      	ldr	r3, [r7, #8]
 800291c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002920:	d045      	beq.n	80029ae <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002922:	f7ff f81b 	bl	800195c <HAL_GetTick>
 8002926:	4602      	mov	r2, r0
 8002928:	69fb      	ldr	r3, [r7, #28]
 800292a:	1ad3      	subs	r3, r2, r3
 800292c:	68ba      	ldr	r2, [r7, #8]
 800292e:	429a      	cmp	r2, r3
 8002930:	d302      	bcc.n	8002938 <I2C_IsErrorOccurred+0x54>
 8002932:	68bb      	ldr	r3, [r7, #8]
 8002934:	2b00      	cmp	r3, #0
 8002936:	d13a      	bne.n	80029ae <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	685b      	ldr	r3, [r3, #4]
 800293e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002942:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800294a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	699b      	ldr	r3, [r3, #24]
 8002952:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002956:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800295a:	d121      	bne.n	80029a0 <I2C_IsErrorOccurred+0xbc>
 800295c:	697b      	ldr	r3, [r7, #20]
 800295e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002962:	d01d      	beq.n	80029a0 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8002964:	7cfb      	ldrb	r3, [r7, #19]
 8002966:	2b20      	cmp	r3, #32
 8002968:	d01a      	beq.n	80029a0 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	685a      	ldr	r2, [r3, #4]
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002978:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800297a:	f7fe ffef 	bl	800195c <HAL_GetTick>
 800297e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002980:	e00e      	b.n	80029a0 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8002982:	f7fe ffeb 	bl	800195c <HAL_GetTick>
 8002986:	4602      	mov	r2, r0
 8002988:	69fb      	ldr	r3, [r7, #28]
 800298a:	1ad3      	subs	r3, r2, r3
 800298c:	2b19      	cmp	r3, #25
 800298e:	d907      	bls.n	80029a0 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |=HAL_I2C_ERROR_TIMEOUT;
 8002990:	6a3b      	ldr	r3, [r7, #32]
 8002992:	f043 0320 	orr.w	r3, r3, #32
 8002996:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8002998:	2301      	movs	r3, #1
 800299a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 800299e:	e006      	b.n	80029ae <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	699b      	ldr	r3, [r3, #24]
 80029a6:	f003 0320 	and.w	r3, r3, #32
 80029aa:	2b20      	cmp	r3, #32
 80029ac:	d1e9      	bne.n	8002982 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	699b      	ldr	r3, [r3, #24]
 80029b4:	f003 0320 	and.w	r3, r3, #32
 80029b8:	2b20      	cmp	r3, #32
 80029ba:	d003      	beq.n	80029c4 <I2C_IsErrorOccurred+0xe0>
 80029bc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d0aa      	beq.n	800291a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80029c4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d103      	bne.n	80029d4 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	2220      	movs	r2, #32
 80029d2:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80029d4:	6a3b      	ldr	r3, [r7, #32]
 80029d6:	f043 0304 	orr.w	r3, r3, #4
 80029da:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80029dc:	2301      	movs	r3, #1
 80029de:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	699b      	ldr	r3, [r3, #24]
 80029e8:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80029ea:	69bb      	ldr	r3, [r7, #24]
 80029ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d00b      	beq.n	8002a0c <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80029f4:	6a3b      	ldr	r3, [r7, #32]
 80029f6:	f043 0301 	orr.w	r3, r3, #1
 80029fa:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002a04:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002a06:	2301      	movs	r3, #1
 8002a08:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8002a0c:	69bb      	ldr	r3, [r7, #24]
 8002a0e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d00b      	beq.n	8002a2e <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8002a16:	6a3b      	ldr	r3, [r7, #32]
 8002a18:	f043 0308 	orr.w	r3, r3, #8
 8002a1c:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002a26:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002a28:	2301      	movs	r3, #1
 8002a2a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8002a2e:	69bb      	ldr	r3, [r7, #24]
 8002a30:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d00b      	beq.n	8002a50 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002a38:	6a3b      	ldr	r3, [r7, #32]
 8002a3a:	f043 0302 	orr.w	r3, r3, #2
 8002a3e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002a48:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002a4a:	2301      	movs	r3, #1
 8002a4c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8002a50:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d01c      	beq.n	8002a92 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002a58:	68f8      	ldr	r0, [r7, #12]
 8002a5a:	f7ff fde9 	bl	8002630 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	6859      	ldr	r1, [r3, #4]
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	681a      	ldr	r2, [r3, #0]
 8002a68:	4b0d      	ldr	r3, [pc, #52]	; (8002aa0 <I2C_IsErrorOccurred+0x1bc>)
 8002a6a:	400b      	ands	r3, r1
 8002a6c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002a72:	6a3b      	ldr	r3, [r7, #32]
 8002a74:	431a      	orrs	r2, r3
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	2220      	movs	r2, #32
 8002a7e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	2200      	movs	r2, #0
 8002a86:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	2200      	movs	r2, #0
 8002a8e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8002a92:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8002a96:	4618      	mov	r0, r3
 8002a98:	3728      	adds	r7, #40	; 0x28
 8002a9a:	46bd      	mov	sp, r7
 8002a9c:	bd80      	pop	{r7, pc}
 8002a9e:	bf00      	nop
 8002aa0:	fe00e800 	.word	0xfe00e800

08002aa4 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002aa4:	b480      	push	{r7}
 8002aa6:	b087      	sub	sp, #28
 8002aa8:	af00      	add	r7, sp, #0
 8002aaa:	60f8      	str	r0, [r7, #12]
 8002aac:	607b      	str	r3, [r7, #4]
 8002aae:	460b      	mov	r3, r1
 8002ab0:	817b      	strh	r3, [r7, #10]
 8002ab2:	4613      	mov	r3, r2
 8002ab4:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002ab6:	897b      	ldrh	r3, [r7, #10]
 8002ab8:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002abc:	7a7b      	ldrb	r3, [r7, #9]
 8002abe:	041b      	lsls	r3, r3, #16
 8002ac0:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002ac4:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002aca:	6a3b      	ldr	r3, [r7, #32]
 8002acc:	4313      	orrs	r3, r2
 8002ace:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002ad2:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	685a      	ldr	r2, [r3, #4]
 8002ada:	6a3b      	ldr	r3, [r7, #32]
 8002adc:	0d5b      	lsrs	r3, r3, #21
 8002ade:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8002ae2:	4b08      	ldr	r3, [pc, #32]	; (8002b04 <I2C_TransferConfig+0x60>)
 8002ae4:	430b      	orrs	r3, r1
 8002ae6:	43db      	mvns	r3, r3
 8002ae8:	ea02 0103 	and.w	r1, r2, r3
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	697a      	ldr	r2, [r7, #20]
 8002af2:	430a      	orrs	r2, r1
 8002af4:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8002af6:	bf00      	nop
 8002af8:	371c      	adds	r7, #28
 8002afa:	46bd      	mov	sp, r7
 8002afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b00:	4770      	bx	lr
 8002b02:	bf00      	nop
 8002b04:	03ff63ff 	.word	0x03ff63ff

08002b08 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002b08:	b480      	push	{r7}
 8002b0a:	b083      	sub	sp, #12
 8002b0c:	af00      	add	r7, sp, #0
 8002b0e:	6078      	str	r0, [r7, #4]
 8002b10:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002b18:	b2db      	uxtb	r3, r3
 8002b1a:	2b20      	cmp	r3, #32
 8002b1c:	d138      	bne.n	8002b90 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002b24:	2b01      	cmp	r3, #1
 8002b26:	d101      	bne.n	8002b2c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002b28:	2302      	movs	r3, #2
 8002b2a:	e032      	b.n	8002b92 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	2201      	movs	r2, #1
 8002b30:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	2224      	movs	r2, #36	; 0x24
 8002b38:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	681a      	ldr	r2, [r3, #0]
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	f022 0201 	bic.w	r2, r2, #1
 8002b4a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	681a      	ldr	r2, [r3, #0]
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002b5a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	6819      	ldr	r1, [r3, #0]
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	683a      	ldr	r2, [r7, #0]
 8002b68:	430a      	orrs	r2, r1
 8002b6a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	681a      	ldr	r2, [r3, #0]
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	f042 0201 	orr.w	r2, r2, #1
 8002b7a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	2220      	movs	r2, #32
 8002b80:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	2200      	movs	r2, #0
 8002b88:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002b8c:	2300      	movs	r3, #0
 8002b8e:	e000      	b.n	8002b92 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002b90:	2302      	movs	r3, #2
  }
}
 8002b92:	4618      	mov	r0, r3
 8002b94:	370c      	adds	r7, #12
 8002b96:	46bd      	mov	sp, r7
 8002b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b9c:	4770      	bx	lr

08002b9e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002b9e:	b480      	push	{r7}
 8002ba0:	b085      	sub	sp, #20
 8002ba2:	af00      	add	r7, sp, #0
 8002ba4:	6078      	str	r0, [r7, #4]
 8002ba6:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002bae:	b2db      	uxtb	r3, r3
 8002bb0:	2b20      	cmp	r3, #32
 8002bb2:	d139      	bne.n	8002c28 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002bba:	2b01      	cmp	r3, #1
 8002bbc:	d101      	bne.n	8002bc2 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002bbe:	2302      	movs	r3, #2
 8002bc0:	e033      	b.n	8002c2a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	2201      	movs	r2, #1
 8002bc6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	2224      	movs	r2, #36	; 0x24
 8002bce:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	681a      	ldr	r2, [r3, #0]
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	f022 0201 	bic.w	r2, r2, #1
 8002be0:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002bf0:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002bf2:	683b      	ldr	r3, [r7, #0]
 8002bf4:	021b      	lsls	r3, r3, #8
 8002bf6:	68fa      	ldr	r2, [r7, #12]
 8002bf8:	4313      	orrs	r3, r2
 8002bfa:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	68fa      	ldr	r2, [r7, #12]
 8002c02:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	681a      	ldr	r2, [r3, #0]
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	f042 0201 	orr.w	r2, r2, #1
 8002c12:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	2220      	movs	r2, #32
 8002c18:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	2200      	movs	r2, #0
 8002c20:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002c24:	2300      	movs	r3, #0
 8002c26:	e000      	b.n	8002c2a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002c28:	2302      	movs	r3, #2
  }
}
 8002c2a:	4618      	mov	r0, r3
 8002c2c:	3714      	adds	r7, #20
 8002c2e:	46bd      	mov	sp, r7
 8002c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c34:	4770      	bx	lr

08002c36 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002c36:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002c38:	b08f      	sub	sp, #60	; 0x3c
 8002c3a:	af0a      	add	r7, sp, #40	; 0x28
 8002c3c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d101      	bne.n	8002c48 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002c44:	2301      	movs	r3, #1
 8002c46:	e116      	b.n	8002e76 <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8002c54:	b2db      	uxtb	r3, r3
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d106      	bne.n	8002c68 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	2200      	movs	r2, #0
 8002c5e:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002c62:	6878      	ldr	r0, [r7, #4]
 8002c64:	f7fe fd86 	bl	8001774 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	2203      	movs	r2, #3
 8002c6c:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8002c70:	68bb      	ldr	r3, [r7, #8]
 8002c72:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c74:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d102      	bne.n	8002c82 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	2200      	movs	r2, #0
 8002c80:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	4618      	mov	r0, r3
 8002c88:	f003 fee2 	bl	8006a50 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	603b      	str	r3, [r7, #0]
 8002c92:	687e      	ldr	r6, [r7, #4]
 8002c94:	466d      	mov	r5, sp
 8002c96:	f106 0410 	add.w	r4, r6, #16
 8002c9a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002c9c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002c9e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002ca0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002ca2:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002ca6:	e885 0003 	stmia.w	r5, {r0, r1}
 8002caa:	1d33      	adds	r3, r6, #4
 8002cac:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002cae:	6838      	ldr	r0, [r7, #0]
 8002cb0:	f003 fe76 	bl	80069a0 <USB_CoreInit>
 8002cb4:	4603      	mov	r3, r0
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d005      	beq.n	8002cc6 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	2202      	movs	r2, #2
 8002cbe:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8002cc2:	2301      	movs	r3, #1
 8002cc4:	e0d7      	b.n	8002e76 <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	2100      	movs	r1, #0
 8002ccc:	4618      	mov	r0, r3
 8002cce:	f003 fed0 	bl	8006a72 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002cd2:	2300      	movs	r3, #0
 8002cd4:	73fb      	strb	r3, [r7, #15]
 8002cd6:	e04a      	b.n	8002d6e <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002cd8:	7bfa      	ldrb	r2, [r7, #15]
 8002cda:	6879      	ldr	r1, [r7, #4]
 8002cdc:	4613      	mov	r3, r2
 8002cde:	00db      	lsls	r3, r3, #3
 8002ce0:	4413      	add	r3, r2
 8002ce2:	009b      	lsls	r3, r3, #2
 8002ce4:	440b      	add	r3, r1
 8002ce6:	333d      	adds	r3, #61	; 0x3d
 8002ce8:	2201      	movs	r2, #1
 8002cea:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002cec:	7bfa      	ldrb	r2, [r7, #15]
 8002cee:	6879      	ldr	r1, [r7, #4]
 8002cf0:	4613      	mov	r3, r2
 8002cf2:	00db      	lsls	r3, r3, #3
 8002cf4:	4413      	add	r3, r2
 8002cf6:	009b      	lsls	r3, r3, #2
 8002cf8:	440b      	add	r3, r1
 8002cfa:	333c      	adds	r3, #60	; 0x3c
 8002cfc:	7bfa      	ldrb	r2, [r7, #15]
 8002cfe:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8002d00:	7bfa      	ldrb	r2, [r7, #15]
 8002d02:	7bfb      	ldrb	r3, [r7, #15]
 8002d04:	b298      	uxth	r0, r3
 8002d06:	6879      	ldr	r1, [r7, #4]
 8002d08:	4613      	mov	r3, r2
 8002d0a:	00db      	lsls	r3, r3, #3
 8002d0c:	4413      	add	r3, r2
 8002d0e:	009b      	lsls	r3, r3, #2
 8002d10:	440b      	add	r3, r1
 8002d12:	3344      	adds	r3, #68	; 0x44
 8002d14:	4602      	mov	r2, r0
 8002d16:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002d18:	7bfa      	ldrb	r2, [r7, #15]
 8002d1a:	6879      	ldr	r1, [r7, #4]
 8002d1c:	4613      	mov	r3, r2
 8002d1e:	00db      	lsls	r3, r3, #3
 8002d20:	4413      	add	r3, r2
 8002d22:	009b      	lsls	r3, r3, #2
 8002d24:	440b      	add	r3, r1
 8002d26:	3340      	adds	r3, #64	; 0x40
 8002d28:	2200      	movs	r2, #0
 8002d2a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002d2c:	7bfa      	ldrb	r2, [r7, #15]
 8002d2e:	6879      	ldr	r1, [r7, #4]
 8002d30:	4613      	mov	r3, r2
 8002d32:	00db      	lsls	r3, r3, #3
 8002d34:	4413      	add	r3, r2
 8002d36:	009b      	lsls	r3, r3, #2
 8002d38:	440b      	add	r3, r1
 8002d3a:	3348      	adds	r3, #72	; 0x48
 8002d3c:	2200      	movs	r2, #0
 8002d3e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002d40:	7bfa      	ldrb	r2, [r7, #15]
 8002d42:	6879      	ldr	r1, [r7, #4]
 8002d44:	4613      	mov	r3, r2
 8002d46:	00db      	lsls	r3, r3, #3
 8002d48:	4413      	add	r3, r2
 8002d4a:	009b      	lsls	r3, r3, #2
 8002d4c:	440b      	add	r3, r1
 8002d4e:	334c      	adds	r3, #76	; 0x4c
 8002d50:	2200      	movs	r2, #0
 8002d52:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002d54:	7bfa      	ldrb	r2, [r7, #15]
 8002d56:	6879      	ldr	r1, [r7, #4]
 8002d58:	4613      	mov	r3, r2
 8002d5a:	00db      	lsls	r3, r3, #3
 8002d5c:	4413      	add	r3, r2
 8002d5e:	009b      	lsls	r3, r3, #2
 8002d60:	440b      	add	r3, r1
 8002d62:	3354      	adds	r3, #84	; 0x54
 8002d64:	2200      	movs	r2, #0
 8002d66:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002d68:	7bfb      	ldrb	r3, [r7, #15]
 8002d6a:	3301      	adds	r3, #1
 8002d6c:	73fb      	strb	r3, [r7, #15]
 8002d6e:	7bfa      	ldrb	r2, [r7, #15]
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	685b      	ldr	r3, [r3, #4]
 8002d74:	429a      	cmp	r2, r3
 8002d76:	d3af      	bcc.n	8002cd8 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002d78:	2300      	movs	r3, #0
 8002d7a:	73fb      	strb	r3, [r7, #15]
 8002d7c:	e044      	b.n	8002e08 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002d7e:	7bfa      	ldrb	r2, [r7, #15]
 8002d80:	6879      	ldr	r1, [r7, #4]
 8002d82:	4613      	mov	r3, r2
 8002d84:	00db      	lsls	r3, r3, #3
 8002d86:	4413      	add	r3, r2
 8002d88:	009b      	lsls	r3, r3, #2
 8002d8a:	440b      	add	r3, r1
 8002d8c:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8002d90:	2200      	movs	r2, #0
 8002d92:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002d94:	7bfa      	ldrb	r2, [r7, #15]
 8002d96:	6879      	ldr	r1, [r7, #4]
 8002d98:	4613      	mov	r3, r2
 8002d9a:	00db      	lsls	r3, r3, #3
 8002d9c:	4413      	add	r3, r2
 8002d9e:	009b      	lsls	r3, r3, #2
 8002da0:	440b      	add	r3, r1
 8002da2:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 8002da6:	7bfa      	ldrb	r2, [r7, #15]
 8002da8:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002daa:	7bfa      	ldrb	r2, [r7, #15]
 8002dac:	6879      	ldr	r1, [r7, #4]
 8002dae:	4613      	mov	r3, r2
 8002db0:	00db      	lsls	r3, r3, #3
 8002db2:	4413      	add	r3, r2
 8002db4:	009b      	lsls	r3, r3, #2
 8002db6:	440b      	add	r3, r1
 8002db8:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8002dbc:	2200      	movs	r2, #0
 8002dbe:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002dc0:	7bfa      	ldrb	r2, [r7, #15]
 8002dc2:	6879      	ldr	r1, [r7, #4]
 8002dc4:	4613      	mov	r3, r2
 8002dc6:	00db      	lsls	r3, r3, #3
 8002dc8:	4413      	add	r3, r2
 8002dca:	009b      	lsls	r3, r3, #2
 8002dcc:	440b      	add	r3, r1
 8002dce:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8002dd2:	2200      	movs	r2, #0
 8002dd4:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002dd6:	7bfa      	ldrb	r2, [r7, #15]
 8002dd8:	6879      	ldr	r1, [r7, #4]
 8002dda:	4613      	mov	r3, r2
 8002ddc:	00db      	lsls	r3, r3, #3
 8002dde:	4413      	add	r3, r2
 8002de0:	009b      	lsls	r3, r3, #2
 8002de2:	440b      	add	r3, r1
 8002de4:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8002de8:	2200      	movs	r2, #0
 8002dea:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002dec:	7bfa      	ldrb	r2, [r7, #15]
 8002dee:	6879      	ldr	r1, [r7, #4]
 8002df0:	4613      	mov	r3, r2
 8002df2:	00db      	lsls	r3, r3, #3
 8002df4:	4413      	add	r3, r2
 8002df6:	009b      	lsls	r3, r3, #2
 8002df8:	440b      	add	r3, r1
 8002dfa:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8002dfe:	2200      	movs	r2, #0
 8002e00:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002e02:	7bfb      	ldrb	r3, [r7, #15]
 8002e04:	3301      	adds	r3, #1
 8002e06:	73fb      	strb	r3, [r7, #15]
 8002e08:	7bfa      	ldrb	r2, [r7, #15]
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	685b      	ldr	r3, [r3, #4]
 8002e0e:	429a      	cmp	r2, r3
 8002e10:	d3b5      	bcc.n	8002d7e <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	603b      	str	r3, [r7, #0]
 8002e18:	687e      	ldr	r6, [r7, #4]
 8002e1a:	466d      	mov	r5, sp
 8002e1c:	f106 0410 	add.w	r4, r6, #16
 8002e20:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002e22:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002e24:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002e26:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002e28:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002e2c:	e885 0003 	stmia.w	r5, {r0, r1}
 8002e30:	1d33      	adds	r3, r6, #4
 8002e32:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002e34:	6838      	ldr	r0, [r7, #0]
 8002e36:	f003 fe69 	bl	8006b0c <USB_DevInit>
 8002e3a:	4603      	mov	r3, r0
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d005      	beq.n	8002e4c <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	2202      	movs	r2, #2
 8002e44:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8002e48:	2301      	movs	r3, #1
 8002e4a:	e014      	b.n	8002e76 <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	2200      	movs	r2, #0
 8002e50:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	2201      	movs	r2, #1
 8002e58:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e60:	2b01      	cmp	r3, #1
 8002e62:	d102      	bne.n	8002e6a <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8002e64:	6878      	ldr	r0, [r7, #4]
 8002e66:	f000 f80b 	bl	8002e80 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	4618      	mov	r0, r3
 8002e70:	f004 f827 	bl	8006ec2 <USB_DevDisconnect>

  return HAL_OK;
 8002e74:	2300      	movs	r3, #0
}
 8002e76:	4618      	mov	r0, r3
 8002e78:	3714      	adds	r7, #20
 8002e7a:	46bd      	mov	sp, r7
 8002e7c:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08002e80 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8002e80:	b480      	push	{r7}
 8002e82:	b085      	sub	sp, #20
 8002e84:	af00      	add	r7, sp, #0
 8002e86:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	2201      	movs	r2, #1
 8002e92:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  hpcd->LPM_State = LPM_L0;
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	2200      	movs	r2, #0
 8002e9a:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	699b      	ldr	r3, [r3, #24]
 8002ea2:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002eae:	4b05      	ldr	r3, [pc, #20]	; (8002ec4 <HAL_PCDEx_ActivateLPM+0x44>)
 8002eb0:	4313      	orrs	r3, r2
 8002eb2:	68fa      	ldr	r2, [r7, #12]
 8002eb4:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 8002eb6:	2300      	movs	r3, #0
}
 8002eb8:	4618      	mov	r0, r3
 8002eba:	3714      	adds	r7, #20
 8002ebc:	46bd      	mov	sp, r7
 8002ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec2:	4770      	bx	lr
 8002ec4:	10000003 	.word	0x10000003

08002ec8 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8002ec8:	b480      	push	{r7}
 8002eca:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002ecc:	4b05      	ldr	r3, [pc, #20]	; (8002ee4 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	4a04      	ldr	r2, [pc, #16]	; (8002ee4 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002ed2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002ed6:	6013      	str	r3, [r2, #0]
}
 8002ed8:	bf00      	nop
 8002eda:	46bd      	mov	sp, r7
 8002edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee0:	4770      	bx	lr
 8002ee2:	bf00      	nop
 8002ee4:	40007000 	.word	0x40007000

08002ee8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002ee8:	b580      	push	{r7, lr}
 8002eea:	b086      	sub	sp, #24
 8002eec:	af00      	add	r7, sp, #0
 8002eee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8002ef0:	2300      	movs	r3, #0
 8002ef2:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d101      	bne.n	8002efe <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8002efa:	2301      	movs	r3, #1
 8002efc:	e291      	b.n	8003422 <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	f003 0301 	and.w	r3, r3, #1
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	f000 8087 	beq.w	800301a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002f0c:	4b96      	ldr	r3, [pc, #600]	; (8003168 <HAL_RCC_OscConfig+0x280>)
 8002f0e:	689b      	ldr	r3, [r3, #8]
 8002f10:	f003 030c 	and.w	r3, r3, #12
 8002f14:	2b04      	cmp	r3, #4
 8002f16:	d00c      	beq.n	8002f32 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002f18:	4b93      	ldr	r3, [pc, #588]	; (8003168 <HAL_RCC_OscConfig+0x280>)
 8002f1a:	689b      	ldr	r3, [r3, #8]
 8002f1c:	f003 030c 	and.w	r3, r3, #12
 8002f20:	2b08      	cmp	r3, #8
 8002f22:	d112      	bne.n	8002f4a <HAL_RCC_OscConfig+0x62>
 8002f24:	4b90      	ldr	r3, [pc, #576]	; (8003168 <HAL_RCC_OscConfig+0x280>)
 8002f26:	685b      	ldr	r3, [r3, #4]
 8002f28:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002f2c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002f30:	d10b      	bne.n	8002f4a <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f32:	4b8d      	ldr	r3, [pc, #564]	; (8003168 <HAL_RCC_OscConfig+0x280>)
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d06c      	beq.n	8003018 <HAL_RCC_OscConfig+0x130>
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	685b      	ldr	r3, [r3, #4]
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d168      	bne.n	8003018 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8002f46:	2301      	movs	r3, #1
 8002f48:	e26b      	b.n	8003422 <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	685b      	ldr	r3, [r3, #4]
 8002f4e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002f52:	d106      	bne.n	8002f62 <HAL_RCC_OscConfig+0x7a>
 8002f54:	4b84      	ldr	r3, [pc, #528]	; (8003168 <HAL_RCC_OscConfig+0x280>)
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	4a83      	ldr	r2, [pc, #524]	; (8003168 <HAL_RCC_OscConfig+0x280>)
 8002f5a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002f5e:	6013      	str	r3, [r2, #0]
 8002f60:	e02e      	b.n	8002fc0 <HAL_RCC_OscConfig+0xd8>
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	685b      	ldr	r3, [r3, #4]
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d10c      	bne.n	8002f84 <HAL_RCC_OscConfig+0x9c>
 8002f6a:	4b7f      	ldr	r3, [pc, #508]	; (8003168 <HAL_RCC_OscConfig+0x280>)
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	4a7e      	ldr	r2, [pc, #504]	; (8003168 <HAL_RCC_OscConfig+0x280>)
 8002f70:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002f74:	6013      	str	r3, [r2, #0]
 8002f76:	4b7c      	ldr	r3, [pc, #496]	; (8003168 <HAL_RCC_OscConfig+0x280>)
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	4a7b      	ldr	r2, [pc, #492]	; (8003168 <HAL_RCC_OscConfig+0x280>)
 8002f7c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002f80:	6013      	str	r3, [r2, #0]
 8002f82:	e01d      	b.n	8002fc0 <HAL_RCC_OscConfig+0xd8>
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	685b      	ldr	r3, [r3, #4]
 8002f88:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002f8c:	d10c      	bne.n	8002fa8 <HAL_RCC_OscConfig+0xc0>
 8002f8e:	4b76      	ldr	r3, [pc, #472]	; (8003168 <HAL_RCC_OscConfig+0x280>)
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	4a75      	ldr	r2, [pc, #468]	; (8003168 <HAL_RCC_OscConfig+0x280>)
 8002f94:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002f98:	6013      	str	r3, [r2, #0]
 8002f9a:	4b73      	ldr	r3, [pc, #460]	; (8003168 <HAL_RCC_OscConfig+0x280>)
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	4a72      	ldr	r2, [pc, #456]	; (8003168 <HAL_RCC_OscConfig+0x280>)
 8002fa0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002fa4:	6013      	str	r3, [r2, #0]
 8002fa6:	e00b      	b.n	8002fc0 <HAL_RCC_OscConfig+0xd8>
 8002fa8:	4b6f      	ldr	r3, [pc, #444]	; (8003168 <HAL_RCC_OscConfig+0x280>)
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	4a6e      	ldr	r2, [pc, #440]	; (8003168 <HAL_RCC_OscConfig+0x280>)
 8002fae:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002fb2:	6013      	str	r3, [r2, #0]
 8002fb4:	4b6c      	ldr	r3, [pc, #432]	; (8003168 <HAL_RCC_OscConfig+0x280>)
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	4a6b      	ldr	r2, [pc, #428]	; (8003168 <HAL_RCC_OscConfig+0x280>)
 8002fba:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002fbe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	685b      	ldr	r3, [r3, #4]
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d013      	beq.n	8002ff0 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fc8:	f7fe fcc8 	bl	800195c <HAL_GetTick>
 8002fcc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002fce:	e008      	b.n	8002fe2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002fd0:	f7fe fcc4 	bl	800195c <HAL_GetTick>
 8002fd4:	4602      	mov	r2, r0
 8002fd6:	693b      	ldr	r3, [r7, #16]
 8002fd8:	1ad3      	subs	r3, r2, r3
 8002fda:	2b64      	cmp	r3, #100	; 0x64
 8002fdc:	d901      	bls.n	8002fe2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002fde:	2303      	movs	r3, #3
 8002fe0:	e21f      	b.n	8003422 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002fe2:	4b61      	ldr	r3, [pc, #388]	; (8003168 <HAL_RCC_OscConfig+0x280>)
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d0f0      	beq.n	8002fd0 <HAL_RCC_OscConfig+0xe8>
 8002fee:	e014      	b.n	800301a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ff0:	f7fe fcb4 	bl	800195c <HAL_GetTick>
 8002ff4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002ff6:	e008      	b.n	800300a <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ff8:	f7fe fcb0 	bl	800195c <HAL_GetTick>
 8002ffc:	4602      	mov	r2, r0
 8002ffe:	693b      	ldr	r3, [r7, #16]
 8003000:	1ad3      	subs	r3, r2, r3
 8003002:	2b64      	cmp	r3, #100	; 0x64
 8003004:	d901      	bls.n	800300a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8003006:	2303      	movs	r3, #3
 8003008:	e20b      	b.n	8003422 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800300a:	4b57      	ldr	r3, [pc, #348]	; (8003168 <HAL_RCC_OscConfig+0x280>)
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003012:	2b00      	cmp	r3, #0
 8003014:	d1f0      	bne.n	8002ff8 <HAL_RCC_OscConfig+0x110>
 8003016:	e000      	b.n	800301a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003018:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	f003 0302 	and.w	r3, r3, #2
 8003022:	2b00      	cmp	r3, #0
 8003024:	d069      	beq.n	80030fa <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003026:	4b50      	ldr	r3, [pc, #320]	; (8003168 <HAL_RCC_OscConfig+0x280>)
 8003028:	689b      	ldr	r3, [r3, #8]
 800302a:	f003 030c 	and.w	r3, r3, #12
 800302e:	2b00      	cmp	r3, #0
 8003030:	d00b      	beq.n	800304a <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003032:	4b4d      	ldr	r3, [pc, #308]	; (8003168 <HAL_RCC_OscConfig+0x280>)
 8003034:	689b      	ldr	r3, [r3, #8]
 8003036:	f003 030c 	and.w	r3, r3, #12
 800303a:	2b08      	cmp	r3, #8
 800303c:	d11c      	bne.n	8003078 <HAL_RCC_OscConfig+0x190>
 800303e:	4b4a      	ldr	r3, [pc, #296]	; (8003168 <HAL_RCC_OscConfig+0x280>)
 8003040:	685b      	ldr	r3, [r3, #4]
 8003042:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003046:	2b00      	cmp	r3, #0
 8003048:	d116      	bne.n	8003078 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800304a:	4b47      	ldr	r3, [pc, #284]	; (8003168 <HAL_RCC_OscConfig+0x280>)
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	f003 0302 	and.w	r3, r3, #2
 8003052:	2b00      	cmp	r3, #0
 8003054:	d005      	beq.n	8003062 <HAL_RCC_OscConfig+0x17a>
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	68db      	ldr	r3, [r3, #12]
 800305a:	2b01      	cmp	r3, #1
 800305c:	d001      	beq.n	8003062 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800305e:	2301      	movs	r3, #1
 8003060:	e1df      	b.n	8003422 <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003062:	4b41      	ldr	r3, [pc, #260]	; (8003168 <HAL_RCC_OscConfig+0x280>)
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	691b      	ldr	r3, [r3, #16]
 800306e:	00db      	lsls	r3, r3, #3
 8003070:	493d      	ldr	r1, [pc, #244]	; (8003168 <HAL_RCC_OscConfig+0x280>)
 8003072:	4313      	orrs	r3, r2
 8003074:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003076:	e040      	b.n	80030fa <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	68db      	ldr	r3, [r3, #12]
 800307c:	2b00      	cmp	r3, #0
 800307e:	d023      	beq.n	80030c8 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003080:	4b39      	ldr	r3, [pc, #228]	; (8003168 <HAL_RCC_OscConfig+0x280>)
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	4a38      	ldr	r2, [pc, #224]	; (8003168 <HAL_RCC_OscConfig+0x280>)
 8003086:	f043 0301 	orr.w	r3, r3, #1
 800308a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800308c:	f7fe fc66 	bl	800195c <HAL_GetTick>
 8003090:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003092:	e008      	b.n	80030a6 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003094:	f7fe fc62 	bl	800195c <HAL_GetTick>
 8003098:	4602      	mov	r2, r0
 800309a:	693b      	ldr	r3, [r7, #16]
 800309c:	1ad3      	subs	r3, r2, r3
 800309e:	2b02      	cmp	r3, #2
 80030a0:	d901      	bls.n	80030a6 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80030a2:	2303      	movs	r3, #3
 80030a4:	e1bd      	b.n	8003422 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80030a6:	4b30      	ldr	r3, [pc, #192]	; (8003168 <HAL_RCC_OscConfig+0x280>)
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	f003 0302 	and.w	r3, r3, #2
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d0f0      	beq.n	8003094 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80030b2:	4b2d      	ldr	r3, [pc, #180]	; (8003168 <HAL_RCC_OscConfig+0x280>)
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	691b      	ldr	r3, [r3, #16]
 80030be:	00db      	lsls	r3, r3, #3
 80030c0:	4929      	ldr	r1, [pc, #164]	; (8003168 <HAL_RCC_OscConfig+0x280>)
 80030c2:	4313      	orrs	r3, r2
 80030c4:	600b      	str	r3, [r1, #0]
 80030c6:	e018      	b.n	80030fa <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80030c8:	4b27      	ldr	r3, [pc, #156]	; (8003168 <HAL_RCC_OscConfig+0x280>)
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	4a26      	ldr	r2, [pc, #152]	; (8003168 <HAL_RCC_OscConfig+0x280>)
 80030ce:	f023 0301 	bic.w	r3, r3, #1
 80030d2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030d4:	f7fe fc42 	bl	800195c <HAL_GetTick>
 80030d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80030da:	e008      	b.n	80030ee <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80030dc:	f7fe fc3e 	bl	800195c <HAL_GetTick>
 80030e0:	4602      	mov	r2, r0
 80030e2:	693b      	ldr	r3, [r7, #16]
 80030e4:	1ad3      	subs	r3, r2, r3
 80030e6:	2b02      	cmp	r3, #2
 80030e8:	d901      	bls.n	80030ee <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80030ea:	2303      	movs	r3, #3
 80030ec:	e199      	b.n	8003422 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80030ee:	4b1e      	ldr	r3, [pc, #120]	; (8003168 <HAL_RCC_OscConfig+0x280>)
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	f003 0302 	and.w	r3, r3, #2
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d1f0      	bne.n	80030dc <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	f003 0308 	and.w	r3, r3, #8
 8003102:	2b00      	cmp	r3, #0
 8003104:	d038      	beq.n	8003178 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	695b      	ldr	r3, [r3, #20]
 800310a:	2b00      	cmp	r3, #0
 800310c:	d019      	beq.n	8003142 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800310e:	4b16      	ldr	r3, [pc, #88]	; (8003168 <HAL_RCC_OscConfig+0x280>)
 8003110:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003112:	4a15      	ldr	r2, [pc, #84]	; (8003168 <HAL_RCC_OscConfig+0x280>)
 8003114:	f043 0301 	orr.w	r3, r3, #1
 8003118:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800311a:	f7fe fc1f 	bl	800195c <HAL_GetTick>
 800311e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003120:	e008      	b.n	8003134 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003122:	f7fe fc1b 	bl	800195c <HAL_GetTick>
 8003126:	4602      	mov	r2, r0
 8003128:	693b      	ldr	r3, [r7, #16]
 800312a:	1ad3      	subs	r3, r2, r3
 800312c:	2b02      	cmp	r3, #2
 800312e:	d901      	bls.n	8003134 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003130:	2303      	movs	r3, #3
 8003132:	e176      	b.n	8003422 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003134:	4b0c      	ldr	r3, [pc, #48]	; (8003168 <HAL_RCC_OscConfig+0x280>)
 8003136:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003138:	f003 0302 	and.w	r3, r3, #2
 800313c:	2b00      	cmp	r3, #0
 800313e:	d0f0      	beq.n	8003122 <HAL_RCC_OscConfig+0x23a>
 8003140:	e01a      	b.n	8003178 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003142:	4b09      	ldr	r3, [pc, #36]	; (8003168 <HAL_RCC_OscConfig+0x280>)
 8003144:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003146:	4a08      	ldr	r2, [pc, #32]	; (8003168 <HAL_RCC_OscConfig+0x280>)
 8003148:	f023 0301 	bic.w	r3, r3, #1
 800314c:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800314e:	f7fe fc05 	bl	800195c <HAL_GetTick>
 8003152:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003154:	e00a      	b.n	800316c <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003156:	f7fe fc01 	bl	800195c <HAL_GetTick>
 800315a:	4602      	mov	r2, r0
 800315c:	693b      	ldr	r3, [r7, #16]
 800315e:	1ad3      	subs	r3, r2, r3
 8003160:	2b02      	cmp	r3, #2
 8003162:	d903      	bls.n	800316c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003164:	2303      	movs	r3, #3
 8003166:	e15c      	b.n	8003422 <HAL_RCC_OscConfig+0x53a>
 8003168:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800316c:	4b91      	ldr	r3, [pc, #580]	; (80033b4 <HAL_RCC_OscConfig+0x4cc>)
 800316e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003170:	f003 0302 	and.w	r3, r3, #2
 8003174:	2b00      	cmp	r3, #0
 8003176:	d1ee      	bne.n	8003156 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	f003 0304 	and.w	r3, r3, #4
 8003180:	2b00      	cmp	r3, #0
 8003182:	f000 80a4 	beq.w	80032ce <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003186:	4b8b      	ldr	r3, [pc, #556]	; (80033b4 <HAL_RCC_OscConfig+0x4cc>)
 8003188:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800318a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800318e:	2b00      	cmp	r3, #0
 8003190:	d10d      	bne.n	80031ae <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8003192:	4b88      	ldr	r3, [pc, #544]	; (80033b4 <HAL_RCC_OscConfig+0x4cc>)
 8003194:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003196:	4a87      	ldr	r2, [pc, #540]	; (80033b4 <HAL_RCC_OscConfig+0x4cc>)
 8003198:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800319c:	6413      	str	r3, [r2, #64]	; 0x40
 800319e:	4b85      	ldr	r3, [pc, #532]	; (80033b4 <HAL_RCC_OscConfig+0x4cc>)
 80031a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80031a6:	60bb      	str	r3, [r7, #8]
 80031a8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80031aa:	2301      	movs	r3, #1
 80031ac:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80031ae:	4b82      	ldr	r3, [pc, #520]	; (80033b8 <HAL_RCC_OscConfig+0x4d0>)
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d118      	bne.n	80031ec <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 80031ba:	4b7f      	ldr	r3, [pc, #508]	; (80033b8 <HAL_RCC_OscConfig+0x4d0>)
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	4a7e      	ldr	r2, [pc, #504]	; (80033b8 <HAL_RCC_OscConfig+0x4d0>)
 80031c0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80031c4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80031c6:	f7fe fbc9 	bl	800195c <HAL_GetTick>
 80031ca:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80031cc:	e008      	b.n	80031e0 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80031ce:	f7fe fbc5 	bl	800195c <HAL_GetTick>
 80031d2:	4602      	mov	r2, r0
 80031d4:	693b      	ldr	r3, [r7, #16]
 80031d6:	1ad3      	subs	r3, r2, r3
 80031d8:	2b64      	cmp	r3, #100	; 0x64
 80031da:	d901      	bls.n	80031e0 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80031dc:	2303      	movs	r3, #3
 80031de:	e120      	b.n	8003422 <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80031e0:	4b75      	ldr	r3, [pc, #468]	; (80033b8 <HAL_RCC_OscConfig+0x4d0>)
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d0f0      	beq.n	80031ce <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	689b      	ldr	r3, [r3, #8]
 80031f0:	2b01      	cmp	r3, #1
 80031f2:	d106      	bne.n	8003202 <HAL_RCC_OscConfig+0x31a>
 80031f4:	4b6f      	ldr	r3, [pc, #444]	; (80033b4 <HAL_RCC_OscConfig+0x4cc>)
 80031f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80031f8:	4a6e      	ldr	r2, [pc, #440]	; (80033b4 <HAL_RCC_OscConfig+0x4cc>)
 80031fa:	f043 0301 	orr.w	r3, r3, #1
 80031fe:	6713      	str	r3, [r2, #112]	; 0x70
 8003200:	e02d      	b.n	800325e <HAL_RCC_OscConfig+0x376>
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	689b      	ldr	r3, [r3, #8]
 8003206:	2b00      	cmp	r3, #0
 8003208:	d10c      	bne.n	8003224 <HAL_RCC_OscConfig+0x33c>
 800320a:	4b6a      	ldr	r3, [pc, #424]	; (80033b4 <HAL_RCC_OscConfig+0x4cc>)
 800320c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800320e:	4a69      	ldr	r2, [pc, #420]	; (80033b4 <HAL_RCC_OscConfig+0x4cc>)
 8003210:	f023 0301 	bic.w	r3, r3, #1
 8003214:	6713      	str	r3, [r2, #112]	; 0x70
 8003216:	4b67      	ldr	r3, [pc, #412]	; (80033b4 <HAL_RCC_OscConfig+0x4cc>)
 8003218:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800321a:	4a66      	ldr	r2, [pc, #408]	; (80033b4 <HAL_RCC_OscConfig+0x4cc>)
 800321c:	f023 0304 	bic.w	r3, r3, #4
 8003220:	6713      	str	r3, [r2, #112]	; 0x70
 8003222:	e01c      	b.n	800325e <HAL_RCC_OscConfig+0x376>
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	689b      	ldr	r3, [r3, #8]
 8003228:	2b05      	cmp	r3, #5
 800322a:	d10c      	bne.n	8003246 <HAL_RCC_OscConfig+0x35e>
 800322c:	4b61      	ldr	r3, [pc, #388]	; (80033b4 <HAL_RCC_OscConfig+0x4cc>)
 800322e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003230:	4a60      	ldr	r2, [pc, #384]	; (80033b4 <HAL_RCC_OscConfig+0x4cc>)
 8003232:	f043 0304 	orr.w	r3, r3, #4
 8003236:	6713      	str	r3, [r2, #112]	; 0x70
 8003238:	4b5e      	ldr	r3, [pc, #376]	; (80033b4 <HAL_RCC_OscConfig+0x4cc>)
 800323a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800323c:	4a5d      	ldr	r2, [pc, #372]	; (80033b4 <HAL_RCC_OscConfig+0x4cc>)
 800323e:	f043 0301 	orr.w	r3, r3, #1
 8003242:	6713      	str	r3, [r2, #112]	; 0x70
 8003244:	e00b      	b.n	800325e <HAL_RCC_OscConfig+0x376>
 8003246:	4b5b      	ldr	r3, [pc, #364]	; (80033b4 <HAL_RCC_OscConfig+0x4cc>)
 8003248:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800324a:	4a5a      	ldr	r2, [pc, #360]	; (80033b4 <HAL_RCC_OscConfig+0x4cc>)
 800324c:	f023 0301 	bic.w	r3, r3, #1
 8003250:	6713      	str	r3, [r2, #112]	; 0x70
 8003252:	4b58      	ldr	r3, [pc, #352]	; (80033b4 <HAL_RCC_OscConfig+0x4cc>)
 8003254:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003256:	4a57      	ldr	r2, [pc, #348]	; (80033b4 <HAL_RCC_OscConfig+0x4cc>)
 8003258:	f023 0304 	bic.w	r3, r3, #4
 800325c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	689b      	ldr	r3, [r3, #8]
 8003262:	2b00      	cmp	r3, #0
 8003264:	d015      	beq.n	8003292 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003266:	f7fe fb79 	bl	800195c <HAL_GetTick>
 800326a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800326c:	e00a      	b.n	8003284 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800326e:	f7fe fb75 	bl	800195c <HAL_GetTick>
 8003272:	4602      	mov	r2, r0
 8003274:	693b      	ldr	r3, [r7, #16]
 8003276:	1ad3      	subs	r3, r2, r3
 8003278:	f241 3288 	movw	r2, #5000	; 0x1388
 800327c:	4293      	cmp	r3, r2
 800327e:	d901      	bls.n	8003284 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8003280:	2303      	movs	r3, #3
 8003282:	e0ce      	b.n	8003422 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003284:	4b4b      	ldr	r3, [pc, #300]	; (80033b4 <HAL_RCC_OscConfig+0x4cc>)
 8003286:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003288:	f003 0302 	and.w	r3, r3, #2
 800328c:	2b00      	cmp	r3, #0
 800328e:	d0ee      	beq.n	800326e <HAL_RCC_OscConfig+0x386>
 8003290:	e014      	b.n	80032bc <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003292:	f7fe fb63 	bl	800195c <HAL_GetTick>
 8003296:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003298:	e00a      	b.n	80032b0 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800329a:	f7fe fb5f 	bl	800195c <HAL_GetTick>
 800329e:	4602      	mov	r2, r0
 80032a0:	693b      	ldr	r3, [r7, #16]
 80032a2:	1ad3      	subs	r3, r2, r3
 80032a4:	f241 3288 	movw	r2, #5000	; 0x1388
 80032a8:	4293      	cmp	r3, r2
 80032aa:	d901      	bls.n	80032b0 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 80032ac:	2303      	movs	r3, #3
 80032ae:	e0b8      	b.n	8003422 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80032b0:	4b40      	ldr	r3, [pc, #256]	; (80033b4 <HAL_RCC_OscConfig+0x4cc>)
 80032b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80032b4:	f003 0302 	and.w	r3, r3, #2
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d1ee      	bne.n	800329a <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80032bc:	7dfb      	ldrb	r3, [r7, #23]
 80032be:	2b01      	cmp	r3, #1
 80032c0:	d105      	bne.n	80032ce <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80032c2:	4b3c      	ldr	r3, [pc, #240]	; (80033b4 <HAL_RCC_OscConfig+0x4cc>)
 80032c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032c6:	4a3b      	ldr	r2, [pc, #236]	; (80033b4 <HAL_RCC_OscConfig+0x4cc>)
 80032c8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80032cc:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	699b      	ldr	r3, [r3, #24]
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	f000 80a4 	beq.w	8003420 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80032d8:	4b36      	ldr	r3, [pc, #216]	; (80033b4 <HAL_RCC_OscConfig+0x4cc>)
 80032da:	689b      	ldr	r3, [r3, #8]
 80032dc:	f003 030c 	and.w	r3, r3, #12
 80032e0:	2b08      	cmp	r3, #8
 80032e2:	d06b      	beq.n	80033bc <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	699b      	ldr	r3, [r3, #24]
 80032e8:	2b02      	cmp	r3, #2
 80032ea:	d149      	bne.n	8003380 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80032ec:	4b31      	ldr	r3, [pc, #196]	; (80033b4 <HAL_RCC_OscConfig+0x4cc>)
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	4a30      	ldr	r2, [pc, #192]	; (80033b4 <HAL_RCC_OscConfig+0x4cc>)
 80032f2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80032f6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032f8:	f7fe fb30 	bl	800195c <HAL_GetTick>
 80032fc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80032fe:	e008      	b.n	8003312 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003300:	f7fe fb2c 	bl	800195c <HAL_GetTick>
 8003304:	4602      	mov	r2, r0
 8003306:	693b      	ldr	r3, [r7, #16]
 8003308:	1ad3      	subs	r3, r2, r3
 800330a:	2b02      	cmp	r3, #2
 800330c:	d901      	bls.n	8003312 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 800330e:	2303      	movs	r3, #3
 8003310:	e087      	b.n	8003422 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003312:	4b28      	ldr	r3, [pc, #160]	; (80033b4 <HAL_RCC_OscConfig+0x4cc>)
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800331a:	2b00      	cmp	r3, #0
 800331c:	d1f0      	bne.n	8003300 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	69da      	ldr	r2, [r3, #28]
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	6a1b      	ldr	r3, [r3, #32]
 8003326:	431a      	orrs	r2, r3
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800332c:	019b      	lsls	r3, r3, #6
 800332e:	431a      	orrs	r2, r3
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003334:	085b      	lsrs	r3, r3, #1
 8003336:	3b01      	subs	r3, #1
 8003338:	041b      	lsls	r3, r3, #16
 800333a:	431a      	orrs	r2, r3
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003340:	061b      	lsls	r3, r3, #24
 8003342:	4313      	orrs	r3, r2
 8003344:	4a1b      	ldr	r2, [pc, #108]	; (80033b4 <HAL_RCC_OscConfig+0x4cc>)
 8003346:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800334a:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800334c:	4b19      	ldr	r3, [pc, #100]	; (80033b4 <HAL_RCC_OscConfig+0x4cc>)
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	4a18      	ldr	r2, [pc, #96]	; (80033b4 <HAL_RCC_OscConfig+0x4cc>)
 8003352:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003356:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003358:	f7fe fb00 	bl	800195c <HAL_GetTick>
 800335c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800335e:	e008      	b.n	8003372 <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003360:	f7fe fafc 	bl	800195c <HAL_GetTick>
 8003364:	4602      	mov	r2, r0
 8003366:	693b      	ldr	r3, [r7, #16]
 8003368:	1ad3      	subs	r3, r2, r3
 800336a:	2b02      	cmp	r3, #2
 800336c:	d901      	bls.n	8003372 <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 800336e:	2303      	movs	r3, #3
 8003370:	e057      	b.n	8003422 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003372:	4b10      	ldr	r3, [pc, #64]	; (80033b4 <HAL_RCC_OscConfig+0x4cc>)
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800337a:	2b00      	cmp	r3, #0
 800337c:	d0f0      	beq.n	8003360 <HAL_RCC_OscConfig+0x478>
 800337e:	e04f      	b.n	8003420 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003380:	4b0c      	ldr	r3, [pc, #48]	; (80033b4 <HAL_RCC_OscConfig+0x4cc>)
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	4a0b      	ldr	r2, [pc, #44]	; (80033b4 <HAL_RCC_OscConfig+0x4cc>)
 8003386:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800338a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800338c:	f7fe fae6 	bl	800195c <HAL_GetTick>
 8003390:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003392:	e008      	b.n	80033a6 <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003394:	f7fe fae2 	bl	800195c <HAL_GetTick>
 8003398:	4602      	mov	r2, r0
 800339a:	693b      	ldr	r3, [r7, #16]
 800339c:	1ad3      	subs	r3, r2, r3
 800339e:	2b02      	cmp	r3, #2
 80033a0:	d901      	bls.n	80033a6 <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 80033a2:	2303      	movs	r3, #3
 80033a4:	e03d      	b.n	8003422 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80033a6:	4b03      	ldr	r3, [pc, #12]	; (80033b4 <HAL_RCC_OscConfig+0x4cc>)
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d1f0      	bne.n	8003394 <HAL_RCC_OscConfig+0x4ac>
 80033b2:	e035      	b.n	8003420 <HAL_RCC_OscConfig+0x538>
 80033b4:	40023800 	.word	0x40023800
 80033b8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 80033bc:	4b1b      	ldr	r3, [pc, #108]	; (800342c <HAL_RCC_OscConfig+0x544>)
 80033be:	685b      	ldr	r3, [r3, #4]
 80033c0:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	699b      	ldr	r3, [r3, #24]
 80033c6:	2b01      	cmp	r3, #1
 80033c8:	d028      	beq.n	800341c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80033d4:	429a      	cmp	r2, r3
 80033d6:	d121      	bne.n	800341c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80033e2:	429a      	cmp	r2, r3
 80033e4:	d11a      	bne.n	800341c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80033e6:	68fa      	ldr	r2, [r7, #12]
 80033e8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80033ec:	4013      	ands	r3, r2
 80033ee:	687a      	ldr	r2, [r7, #4]
 80033f0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80033f2:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80033f4:	4293      	cmp	r3, r2
 80033f6:	d111      	bne.n	800341c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003402:	085b      	lsrs	r3, r3, #1
 8003404:	3b01      	subs	r3, #1
 8003406:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003408:	429a      	cmp	r2, r3
 800340a:	d107      	bne.n	800341c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003416:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003418:	429a      	cmp	r2, r3
 800341a:	d001      	beq.n	8003420 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 800341c:	2301      	movs	r3, #1
 800341e:	e000      	b.n	8003422 <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8003420:	2300      	movs	r3, #0
}
 8003422:	4618      	mov	r0, r3
 8003424:	3718      	adds	r7, #24
 8003426:	46bd      	mov	sp, r7
 8003428:	bd80      	pop	{r7, pc}
 800342a:	bf00      	nop
 800342c:	40023800 	.word	0x40023800

08003430 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003430:	b580      	push	{r7, lr}
 8003432:	b084      	sub	sp, #16
 8003434:	af00      	add	r7, sp, #0
 8003436:	6078      	str	r0, [r7, #4]
 8003438:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800343a:	2300      	movs	r3, #0
 800343c:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	2b00      	cmp	r3, #0
 8003442:	d101      	bne.n	8003448 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003444:	2301      	movs	r3, #1
 8003446:	e0d0      	b.n	80035ea <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003448:	4b6a      	ldr	r3, [pc, #424]	; (80035f4 <HAL_RCC_ClockConfig+0x1c4>)
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	f003 030f 	and.w	r3, r3, #15
 8003450:	683a      	ldr	r2, [r7, #0]
 8003452:	429a      	cmp	r2, r3
 8003454:	d910      	bls.n	8003478 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003456:	4b67      	ldr	r3, [pc, #412]	; (80035f4 <HAL_RCC_ClockConfig+0x1c4>)
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	f023 020f 	bic.w	r2, r3, #15
 800345e:	4965      	ldr	r1, [pc, #404]	; (80035f4 <HAL_RCC_ClockConfig+0x1c4>)
 8003460:	683b      	ldr	r3, [r7, #0]
 8003462:	4313      	orrs	r3, r2
 8003464:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003466:	4b63      	ldr	r3, [pc, #396]	; (80035f4 <HAL_RCC_ClockConfig+0x1c4>)
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	f003 030f 	and.w	r3, r3, #15
 800346e:	683a      	ldr	r2, [r7, #0]
 8003470:	429a      	cmp	r2, r3
 8003472:	d001      	beq.n	8003478 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003474:	2301      	movs	r3, #1
 8003476:	e0b8      	b.n	80035ea <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	f003 0302 	and.w	r3, r3, #2
 8003480:	2b00      	cmp	r3, #0
 8003482:	d020      	beq.n	80034c6 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	f003 0304 	and.w	r3, r3, #4
 800348c:	2b00      	cmp	r3, #0
 800348e:	d005      	beq.n	800349c <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003490:	4b59      	ldr	r3, [pc, #356]	; (80035f8 <HAL_RCC_ClockConfig+0x1c8>)
 8003492:	689b      	ldr	r3, [r3, #8]
 8003494:	4a58      	ldr	r2, [pc, #352]	; (80035f8 <HAL_RCC_ClockConfig+0x1c8>)
 8003496:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800349a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	f003 0308 	and.w	r3, r3, #8
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d005      	beq.n	80034b4 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80034a8:	4b53      	ldr	r3, [pc, #332]	; (80035f8 <HAL_RCC_ClockConfig+0x1c8>)
 80034aa:	689b      	ldr	r3, [r3, #8]
 80034ac:	4a52      	ldr	r2, [pc, #328]	; (80035f8 <HAL_RCC_ClockConfig+0x1c8>)
 80034ae:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80034b2:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80034b4:	4b50      	ldr	r3, [pc, #320]	; (80035f8 <HAL_RCC_ClockConfig+0x1c8>)
 80034b6:	689b      	ldr	r3, [r3, #8]
 80034b8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	689b      	ldr	r3, [r3, #8]
 80034c0:	494d      	ldr	r1, [pc, #308]	; (80035f8 <HAL_RCC_ClockConfig+0x1c8>)
 80034c2:	4313      	orrs	r3, r2
 80034c4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	f003 0301 	and.w	r3, r3, #1
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d040      	beq.n	8003554 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	685b      	ldr	r3, [r3, #4]
 80034d6:	2b01      	cmp	r3, #1
 80034d8:	d107      	bne.n	80034ea <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80034da:	4b47      	ldr	r3, [pc, #284]	; (80035f8 <HAL_RCC_ClockConfig+0x1c8>)
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d115      	bne.n	8003512 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80034e6:	2301      	movs	r3, #1
 80034e8:	e07f      	b.n	80035ea <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	685b      	ldr	r3, [r3, #4]
 80034ee:	2b02      	cmp	r3, #2
 80034f0:	d107      	bne.n	8003502 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80034f2:	4b41      	ldr	r3, [pc, #260]	; (80035f8 <HAL_RCC_ClockConfig+0x1c8>)
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d109      	bne.n	8003512 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80034fe:	2301      	movs	r3, #1
 8003500:	e073      	b.n	80035ea <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003502:	4b3d      	ldr	r3, [pc, #244]	; (80035f8 <HAL_RCC_ClockConfig+0x1c8>)
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	f003 0302 	and.w	r3, r3, #2
 800350a:	2b00      	cmp	r3, #0
 800350c:	d101      	bne.n	8003512 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800350e:	2301      	movs	r3, #1
 8003510:	e06b      	b.n	80035ea <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003512:	4b39      	ldr	r3, [pc, #228]	; (80035f8 <HAL_RCC_ClockConfig+0x1c8>)
 8003514:	689b      	ldr	r3, [r3, #8]
 8003516:	f023 0203 	bic.w	r2, r3, #3
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	685b      	ldr	r3, [r3, #4]
 800351e:	4936      	ldr	r1, [pc, #216]	; (80035f8 <HAL_RCC_ClockConfig+0x1c8>)
 8003520:	4313      	orrs	r3, r2
 8003522:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003524:	f7fe fa1a 	bl	800195c <HAL_GetTick>
 8003528:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800352a:	e00a      	b.n	8003542 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800352c:	f7fe fa16 	bl	800195c <HAL_GetTick>
 8003530:	4602      	mov	r2, r0
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	1ad3      	subs	r3, r2, r3
 8003536:	f241 3288 	movw	r2, #5000	; 0x1388
 800353a:	4293      	cmp	r3, r2
 800353c:	d901      	bls.n	8003542 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 800353e:	2303      	movs	r3, #3
 8003540:	e053      	b.n	80035ea <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003542:	4b2d      	ldr	r3, [pc, #180]	; (80035f8 <HAL_RCC_ClockConfig+0x1c8>)
 8003544:	689b      	ldr	r3, [r3, #8]
 8003546:	f003 020c 	and.w	r2, r3, #12
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	685b      	ldr	r3, [r3, #4]
 800354e:	009b      	lsls	r3, r3, #2
 8003550:	429a      	cmp	r2, r3
 8003552:	d1eb      	bne.n	800352c <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003554:	4b27      	ldr	r3, [pc, #156]	; (80035f4 <HAL_RCC_ClockConfig+0x1c4>)
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	f003 030f 	and.w	r3, r3, #15
 800355c:	683a      	ldr	r2, [r7, #0]
 800355e:	429a      	cmp	r2, r3
 8003560:	d210      	bcs.n	8003584 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003562:	4b24      	ldr	r3, [pc, #144]	; (80035f4 <HAL_RCC_ClockConfig+0x1c4>)
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	f023 020f 	bic.w	r2, r3, #15
 800356a:	4922      	ldr	r1, [pc, #136]	; (80035f4 <HAL_RCC_ClockConfig+0x1c4>)
 800356c:	683b      	ldr	r3, [r7, #0]
 800356e:	4313      	orrs	r3, r2
 8003570:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003572:	4b20      	ldr	r3, [pc, #128]	; (80035f4 <HAL_RCC_ClockConfig+0x1c4>)
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	f003 030f 	and.w	r3, r3, #15
 800357a:	683a      	ldr	r2, [r7, #0]
 800357c:	429a      	cmp	r2, r3
 800357e:	d001      	beq.n	8003584 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8003580:	2301      	movs	r3, #1
 8003582:	e032      	b.n	80035ea <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	f003 0304 	and.w	r3, r3, #4
 800358c:	2b00      	cmp	r3, #0
 800358e:	d008      	beq.n	80035a2 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003590:	4b19      	ldr	r3, [pc, #100]	; (80035f8 <HAL_RCC_ClockConfig+0x1c8>)
 8003592:	689b      	ldr	r3, [r3, #8]
 8003594:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	68db      	ldr	r3, [r3, #12]
 800359c:	4916      	ldr	r1, [pc, #88]	; (80035f8 <HAL_RCC_ClockConfig+0x1c8>)
 800359e:	4313      	orrs	r3, r2
 80035a0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	f003 0308 	and.w	r3, r3, #8
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d009      	beq.n	80035c2 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80035ae:	4b12      	ldr	r3, [pc, #72]	; (80035f8 <HAL_RCC_ClockConfig+0x1c8>)
 80035b0:	689b      	ldr	r3, [r3, #8]
 80035b2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	691b      	ldr	r3, [r3, #16]
 80035ba:	00db      	lsls	r3, r3, #3
 80035bc:	490e      	ldr	r1, [pc, #56]	; (80035f8 <HAL_RCC_ClockConfig+0x1c8>)
 80035be:	4313      	orrs	r3, r2
 80035c0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80035c2:	f000 f821 	bl	8003608 <HAL_RCC_GetSysClockFreq>
 80035c6:	4602      	mov	r2, r0
 80035c8:	4b0b      	ldr	r3, [pc, #44]	; (80035f8 <HAL_RCC_ClockConfig+0x1c8>)
 80035ca:	689b      	ldr	r3, [r3, #8]
 80035cc:	091b      	lsrs	r3, r3, #4
 80035ce:	f003 030f 	and.w	r3, r3, #15
 80035d2:	490a      	ldr	r1, [pc, #40]	; (80035fc <HAL_RCC_ClockConfig+0x1cc>)
 80035d4:	5ccb      	ldrb	r3, [r1, r3]
 80035d6:	fa22 f303 	lsr.w	r3, r2, r3
 80035da:	4a09      	ldr	r2, [pc, #36]	; (8003600 <HAL_RCC_ClockConfig+0x1d0>)
 80035dc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80035de:	4b09      	ldr	r3, [pc, #36]	; (8003604 <HAL_RCC_ClockConfig+0x1d4>)
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	4618      	mov	r0, r3
 80035e4:	f7fe f976 	bl	80018d4 <HAL_InitTick>

  return HAL_OK;
 80035e8:	2300      	movs	r3, #0
}
 80035ea:	4618      	mov	r0, r3
 80035ec:	3710      	adds	r7, #16
 80035ee:	46bd      	mov	sp, r7
 80035f0:	bd80      	pop	{r7, pc}
 80035f2:	bf00      	nop
 80035f4:	40023c00 	.word	0x40023c00
 80035f8:	40023800 	.word	0x40023800
 80035fc:	080082a4 	.word	0x080082a4
 8003600:	20000044 	.word	0x20000044
 8003604:	20000048 	.word	0x20000048

08003608 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003608:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800360c:	b094      	sub	sp, #80	; 0x50
 800360e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8003610:	2300      	movs	r3, #0
 8003612:	647b      	str	r3, [r7, #68]	; 0x44
 8003614:	2300      	movs	r3, #0
 8003616:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003618:	2300      	movs	r3, #0
 800361a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0;
 800361c:	2300      	movs	r3, #0
 800361e:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003620:	4b79      	ldr	r3, [pc, #484]	; (8003808 <HAL_RCC_GetSysClockFreq+0x200>)
 8003622:	689b      	ldr	r3, [r3, #8]
 8003624:	f003 030c 	and.w	r3, r3, #12
 8003628:	2b08      	cmp	r3, #8
 800362a:	d00d      	beq.n	8003648 <HAL_RCC_GetSysClockFreq+0x40>
 800362c:	2b08      	cmp	r3, #8
 800362e:	f200 80e1 	bhi.w	80037f4 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003632:	2b00      	cmp	r3, #0
 8003634:	d002      	beq.n	800363c <HAL_RCC_GetSysClockFreq+0x34>
 8003636:	2b04      	cmp	r3, #4
 8003638:	d003      	beq.n	8003642 <HAL_RCC_GetSysClockFreq+0x3a>
 800363a:	e0db      	b.n	80037f4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800363c:	4b73      	ldr	r3, [pc, #460]	; (800380c <HAL_RCC_GetSysClockFreq+0x204>)
 800363e:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003640:	e0db      	b.n	80037fa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003642:	4b73      	ldr	r3, [pc, #460]	; (8003810 <HAL_RCC_GetSysClockFreq+0x208>)
 8003644:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003646:	e0d8      	b.n	80037fa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003648:	4b6f      	ldr	r3, [pc, #444]	; (8003808 <HAL_RCC_GetSysClockFreq+0x200>)
 800364a:	685b      	ldr	r3, [r3, #4]
 800364c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003650:	647b      	str	r3, [r7, #68]	; 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8003652:	4b6d      	ldr	r3, [pc, #436]	; (8003808 <HAL_RCC_GetSysClockFreq+0x200>)
 8003654:	685b      	ldr	r3, [r3, #4]
 8003656:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800365a:	2b00      	cmp	r3, #0
 800365c:	d063      	beq.n	8003726 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800365e:	4b6a      	ldr	r3, [pc, #424]	; (8003808 <HAL_RCC_GetSysClockFreq+0x200>)
 8003660:	685b      	ldr	r3, [r3, #4]
 8003662:	099b      	lsrs	r3, r3, #6
 8003664:	2200      	movs	r2, #0
 8003666:	63bb      	str	r3, [r7, #56]	; 0x38
 8003668:	63fa      	str	r2, [r7, #60]	; 0x3c
 800366a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800366c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003670:	633b      	str	r3, [r7, #48]	; 0x30
 8003672:	2300      	movs	r3, #0
 8003674:	637b      	str	r3, [r7, #52]	; 0x34
 8003676:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800367a:	4622      	mov	r2, r4
 800367c:	462b      	mov	r3, r5
 800367e:	f04f 0000 	mov.w	r0, #0
 8003682:	f04f 0100 	mov.w	r1, #0
 8003686:	0159      	lsls	r1, r3, #5
 8003688:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800368c:	0150      	lsls	r0, r2, #5
 800368e:	4602      	mov	r2, r0
 8003690:	460b      	mov	r3, r1
 8003692:	4621      	mov	r1, r4
 8003694:	1a51      	subs	r1, r2, r1
 8003696:	6139      	str	r1, [r7, #16]
 8003698:	4629      	mov	r1, r5
 800369a:	eb63 0301 	sbc.w	r3, r3, r1
 800369e:	617b      	str	r3, [r7, #20]
 80036a0:	f04f 0200 	mov.w	r2, #0
 80036a4:	f04f 0300 	mov.w	r3, #0
 80036a8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80036ac:	4659      	mov	r1, fp
 80036ae:	018b      	lsls	r3, r1, #6
 80036b0:	4651      	mov	r1, sl
 80036b2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80036b6:	4651      	mov	r1, sl
 80036b8:	018a      	lsls	r2, r1, #6
 80036ba:	4651      	mov	r1, sl
 80036bc:	ebb2 0801 	subs.w	r8, r2, r1
 80036c0:	4659      	mov	r1, fp
 80036c2:	eb63 0901 	sbc.w	r9, r3, r1
 80036c6:	f04f 0200 	mov.w	r2, #0
 80036ca:	f04f 0300 	mov.w	r3, #0
 80036ce:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80036d2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80036d6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80036da:	4690      	mov	r8, r2
 80036dc:	4699      	mov	r9, r3
 80036de:	4623      	mov	r3, r4
 80036e0:	eb18 0303 	adds.w	r3, r8, r3
 80036e4:	60bb      	str	r3, [r7, #8]
 80036e6:	462b      	mov	r3, r5
 80036e8:	eb49 0303 	adc.w	r3, r9, r3
 80036ec:	60fb      	str	r3, [r7, #12]
 80036ee:	f04f 0200 	mov.w	r2, #0
 80036f2:	f04f 0300 	mov.w	r3, #0
 80036f6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80036fa:	4629      	mov	r1, r5
 80036fc:	024b      	lsls	r3, r1, #9
 80036fe:	4621      	mov	r1, r4
 8003700:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003704:	4621      	mov	r1, r4
 8003706:	024a      	lsls	r2, r1, #9
 8003708:	4610      	mov	r0, r2
 800370a:	4619      	mov	r1, r3
 800370c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800370e:	2200      	movs	r2, #0
 8003710:	62bb      	str	r3, [r7, #40]	; 0x28
 8003712:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003714:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003718:	f7fc fdd2 	bl	80002c0 <__aeabi_uldivmod>
 800371c:	4602      	mov	r2, r0
 800371e:	460b      	mov	r3, r1
 8003720:	4613      	mov	r3, r2
 8003722:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003724:	e058      	b.n	80037d8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003726:	4b38      	ldr	r3, [pc, #224]	; (8003808 <HAL_RCC_GetSysClockFreq+0x200>)
 8003728:	685b      	ldr	r3, [r3, #4]
 800372a:	099b      	lsrs	r3, r3, #6
 800372c:	2200      	movs	r2, #0
 800372e:	4618      	mov	r0, r3
 8003730:	4611      	mov	r1, r2
 8003732:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003736:	623b      	str	r3, [r7, #32]
 8003738:	2300      	movs	r3, #0
 800373a:	627b      	str	r3, [r7, #36]	; 0x24
 800373c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003740:	4642      	mov	r2, r8
 8003742:	464b      	mov	r3, r9
 8003744:	f04f 0000 	mov.w	r0, #0
 8003748:	f04f 0100 	mov.w	r1, #0
 800374c:	0159      	lsls	r1, r3, #5
 800374e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003752:	0150      	lsls	r0, r2, #5
 8003754:	4602      	mov	r2, r0
 8003756:	460b      	mov	r3, r1
 8003758:	4641      	mov	r1, r8
 800375a:	ebb2 0a01 	subs.w	sl, r2, r1
 800375e:	4649      	mov	r1, r9
 8003760:	eb63 0b01 	sbc.w	fp, r3, r1
 8003764:	f04f 0200 	mov.w	r2, #0
 8003768:	f04f 0300 	mov.w	r3, #0
 800376c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003770:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003774:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003778:	ebb2 040a 	subs.w	r4, r2, sl
 800377c:	eb63 050b 	sbc.w	r5, r3, fp
 8003780:	f04f 0200 	mov.w	r2, #0
 8003784:	f04f 0300 	mov.w	r3, #0
 8003788:	00eb      	lsls	r3, r5, #3
 800378a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800378e:	00e2      	lsls	r2, r4, #3
 8003790:	4614      	mov	r4, r2
 8003792:	461d      	mov	r5, r3
 8003794:	4643      	mov	r3, r8
 8003796:	18e3      	adds	r3, r4, r3
 8003798:	603b      	str	r3, [r7, #0]
 800379a:	464b      	mov	r3, r9
 800379c:	eb45 0303 	adc.w	r3, r5, r3
 80037a0:	607b      	str	r3, [r7, #4]
 80037a2:	f04f 0200 	mov.w	r2, #0
 80037a6:	f04f 0300 	mov.w	r3, #0
 80037aa:	e9d7 4500 	ldrd	r4, r5, [r7]
 80037ae:	4629      	mov	r1, r5
 80037b0:	028b      	lsls	r3, r1, #10
 80037b2:	4621      	mov	r1, r4
 80037b4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80037b8:	4621      	mov	r1, r4
 80037ba:	028a      	lsls	r2, r1, #10
 80037bc:	4610      	mov	r0, r2
 80037be:	4619      	mov	r1, r3
 80037c0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80037c2:	2200      	movs	r2, #0
 80037c4:	61bb      	str	r3, [r7, #24]
 80037c6:	61fa      	str	r2, [r7, #28]
 80037c8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80037cc:	f7fc fd78 	bl	80002c0 <__aeabi_uldivmod>
 80037d0:	4602      	mov	r2, r0
 80037d2:	460b      	mov	r3, r1
 80037d4:	4613      	mov	r3, r2
 80037d6:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 80037d8:	4b0b      	ldr	r3, [pc, #44]	; (8003808 <HAL_RCC_GetSysClockFreq+0x200>)
 80037da:	685b      	ldr	r3, [r3, #4]
 80037dc:	0c1b      	lsrs	r3, r3, #16
 80037de:	f003 0303 	and.w	r3, r3, #3
 80037e2:	3301      	adds	r3, #1
 80037e4:	005b      	lsls	r3, r3, #1
 80037e6:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco / pllp;
 80037e8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80037ea:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80037ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80037f0:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80037f2:	e002      	b.n	80037fa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80037f4:	4b05      	ldr	r3, [pc, #20]	; (800380c <HAL_RCC_GetSysClockFreq+0x204>)
 80037f6:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80037f8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80037fa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80037fc:	4618      	mov	r0, r3
 80037fe:	3750      	adds	r7, #80	; 0x50
 8003800:	46bd      	mov	sp, r7
 8003802:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003806:	bf00      	nop
 8003808:	40023800 	.word	0x40023800
 800380c:	00f42400 	.word	0x00f42400
 8003810:	007a1200 	.word	0x007a1200

08003814 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003814:	b480      	push	{r7}
 8003816:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003818:	4b03      	ldr	r3, [pc, #12]	; (8003828 <HAL_RCC_GetHCLKFreq+0x14>)
 800381a:	681b      	ldr	r3, [r3, #0]
}
 800381c:	4618      	mov	r0, r3
 800381e:	46bd      	mov	sp, r7
 8003820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003824:	4770      	bx	lr
 8003826:	bf00      	nop
 8003828:	20000044 	.word	0x20000044

0800382c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800382c:	b580      	push	{r7, lr}
 800382e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003830:	f7ff fff0 	bl	8003814 <HAL_RCC_GetHCLKFreq>
 8003834:	4602      	mov	r2, r0
 8003836:	4b05      	ldr	r3, [pc, #20]	; (800384c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003838:	689b      	ldr	r3, [r3, #8]
 800383a:	0a9b      	lsrs	r3, r3, #10
 800383c:	f003 0307 	and.w	r3, r3, #7
 8003840:	4903      	ldr	r1, [pc, #12]	; (8003850 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003842:	5ccb      	ldrb	r3, [r1, r3]
 8003844:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003848:	4618      	mov	r0, r3
 800384a:	bd80      	pop	{r7, pc}
 800384c:	40023800 	.word	0x40023800
 8003850:	080082b4 	.word	0x080082b4

08003854 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003854:	b580      	push	{r7, lr}
 8003856:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003858:	f7ff ffdc 	bl	8003814 <HAL_RCC_GetHCLKFreq>
 800385c:	4602      	mov	r2, r0
 800385e:	4b05      	ldr	r3, [pc, #20]	; (8003874 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003860:	689b      	ldr	r3, [r3, #8]
 8003862:	0b5b      	lsrs	r3, r3, #13
 8003864:	f003 0307 	and.w	r3, r3, #7
 8003868:	4903      	ldr	r1, [pc, #12]	; (8003878 <HAL_RCC_GetPCLK2Freq+0x24>)
 800386a:	5ccb      	ldrb	r3, [r1, r3]
 800386c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003870:	4618      	mov	r0, r3
 8003872:	bd80      	pop	{r7, pc}
 8003874:	40023800 	.word	0x40023800
 8003878:	080082b4 	.word	0x080082b4

0800387c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800387c:	b580      	push	{r7, lr}
 800387e:	b088      	sub	sp, #32
 8003880:	af00      	add	r7, sp, #0
 8003882:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8003884:	2300      	movs	r3, #0
 8003886:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8003888:	2300      	movs	r3, #0
 800388a:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 800388c:	2300      	movs	r3, #0
 800388e:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8003890:	2300      	movs	r3, #0
 8003892:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8003894:	2300      	movs	r3, #0
 8003896:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	f003 0301 	and.w	r3, r3, #1
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d012      	beq.n	80038ca <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80038a4:	4b69      	ldr	r3, [pc, #420]	; (8003a4c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80038a6:	689b      	ldr	r3, [r3, #8]
 80038a8:	4a68      	ldr	r2, [pc, #416]	; (8003a4c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80038aa:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80038ae:	6093      	str	r3, [r2, #8]
 80038b0:	4b66      	ldr	r3, [pc, #408]	; (8003a4c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80038b2:	689a      	ldr	r2, [r3, #8]
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80038b8:	4964      	ldr	r1, [pc, #400]	; (8003a4c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80038ba:	4313      	orrs	r3, r2
 80038bc:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d101      	bne.n	80038ca <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 80038c6:	2301      	movs	r3, #1
 80038c8:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d017      	beq.n	8003906 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80038d6:	4b5d      	ldr	r3, [pc, #372]	; (8003a4c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80038d8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80038dc:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80038e4:	4959      	ldr	r1, [pc, #356]	; (8003a4c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80038e6:	4313      	orrs	r3, r2
 80038e8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80038f0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80038f4:	d101      	bne.n	80038fa <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 80038f6:	2301      	movs	r3, #1
 80038f8:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d101      	bne.n	8003906 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8003902:	2301      	movs	r3, #1
 8003904:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800390e:	2b00      	cmp	r3, #0
 8003910:	d017      	beq.n	8003942 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003912:	4b4e      	ldr	r3, [pc, #312]	; (8003a4c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003914:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003918:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003920:	494a      	ldr	r1, [pc, #296]	; (8003a4c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003922:	4313      	orrs	r3, r2
 8003924:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800392c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003930:	d101      	bne.n	8003936 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8003932:	2301      	movs	r3, #1
 8003934:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800393a:	2b00      	cmp	r3, #0
 800393c:	d101      	bne.n	8003942 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 800393e:	2301      	movs	r3, #1
 8003940:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800394a:	2b00      	cmp	r3, #0
 800394c:	d001      	beq.n	8003952 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 800394e:	2301      	movs	r3, #1
 8003950:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	f003 0320 	and.w	r3, r3, #32
 800395a:	2b00      	cmp	r3, #0
 800395c:	f000 808b 	beq.w	8003a76 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003960:	4b3a      	ldr	r3, [pc, #232]	; (8003a4c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003962:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003964:	4a39      	ldr	r2, [pc, #228]	; (8003a4c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003966:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800396a:	6413      	str	r3, [r2, #64]	; 0x40
 800396c:	4b37      	ldr	r3, [pc, #220]	; (8003a4c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800396e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003970:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003974:	60bb      	str	r3, [r7, #8]
 8003976:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8003978:	4b35      	ldr	r3, [pc, #212]	; (8003a50 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	4a34      	ldr	r2, [pc, #208]	; (8003a50 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800397e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003982:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003984:	f7fd ffea 	bl	800195c <HAL_GetTick>
 8003988:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800398a:	e008      	b.n	800399e <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800398c:	f7fd ffe6 	bl	800195c <HAL_GetTick>
 8003990:	4602      	mov	r2, r0
 8003992:	697b      	ldr	r3, [r7, #20]
 8003994:	1ad3      	subs	r3, r2, r3
 8003996:	2b64      	cmp	r3, #100	; 0x64
 8003998:	d901      	bls.n	800399e <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 800399a:	2303      	movs	r3, #3
 800399c:	e357      	b.n	800404e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800399e:	4b2c      	ldr	r3, [pc, #176]	; (8003a50 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d0f0      	beq.n	800398c <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80039aa:	4b28      	ldr	r3, [pc, #160]	; (8003a4c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80039ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80039ae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80039b2:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80039b4:	693b      	ldr	r3, [r7, #16]
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d035      	beq.n	8003a26 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039be:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80039c2:	693a      	ldr	r2, [r7, #16]
 80039c4:	429a      	cmp	r2, r3
 80039c6:	d02e      	beq.n	8003a26 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80039c8:	4b20      	ldr	r3, [pc, #128]	; (8003a4c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80039ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80039cc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80039d0:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80039d2:	4b1e      	ldr	r3, [pc, #120]	; (8003a4c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80039d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80039d6:	4a1d      	ldr	r2, [pc, #116]	; (8003a4c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80039d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80039dc:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 80039de:	4b1b      	ldr	r3, [pc, #108]	; (8003a4c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80039e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80039e2:	4a1a      	ldr	r2, [pc, #104]	; (8003a4c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80039e4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80039e8:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 80039ea:	4a18      	ldr	r2, [pc, #96]	; (8003a4c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80039ec:	693b      	ldr	r3, [r7, #16]
 80039ee:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80039f0:	4b16      	ldr	r3, [pc, #88]	; (8003a4c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80039f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80039f4:	f003 0301 	and.w	r3, r3, #1
 80039f8:	2b01      	cmp	r3, #1
 80039fa:	d114      	bne.n	8003a26 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039fc:	f7fd ffae 	bl	800195c <HAL_GetTick>
 8003a00:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a02:	e00a      	b.n	8003a1a <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003a04:	f7fd ffaa 	bl	800195c <HAL_GetTick>
 8003a08:	4602      	mov	r2, r0
 8003a0a:	697b      	ldr	r3, [r7, #20]
 8003a0c:	1ad3      	subs	r3, r2, r3
 8003a0e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003a12:	4293      	cmp	r3, r2
 8003a14:	d901      	bls.n	8003a1a <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8003a16:	2303      	movs	r3, #3
 8003a18:	e319      	b.n	800404e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a1a:	4b0c      	ldr	r3, [pc, #48]	; (8003a4c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003a1c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a1e:	f003 0302 	and.w	r3, r3, #2
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d0ee      	beq.n	8003a04 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a2a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003a2e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003a32:	d111      	bne.n	8003a58 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8003a34:	4b05      	ldr	r3, [pc, #20]	; (8003a4c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003a36:	689b      	ldr	r3, [r3, #8]
 8003a38:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003a40:	4b04      	ldr	r3, [pc, #16]	; (8003a54 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8003a42:	400b      	ands	r3, r1
 8003a44:	4901      	ldr	r1, [pc, #4]	; (8003a4c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003a46:	4313      	orrs	r3, r2
 8003a48:	608b      	str	r3, [r1, #8]
 8003a4a:	e00b      	b.n	8003a64 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8003a4c:	40023800 	.word	0x40023800
 8003a50:	40007000 	.word	0x40007000
 8003a54:	0ffffcff 	.word	0x0ffffcff
 8003a58:	4baa      	ldr	r3, [pc, #680]	; (8003d04 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003a5a:	689b      	ldr	r3, [r3, #8]
 8003a5c:	4aa9      	ldr	r2, [pc, #676]	; (8003d04 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003a5e:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8003a62:	6093      	str	r3, [r2, #8]
 8003a64:	4ba7      	ldr	r3, [pc, #668]	; (8003d04 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003a66:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a6c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003a70:	49a4      	ldr	r1, [pc, #656]	; (8003d04 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003a72:	4313      	orrs	r3, r2
 8003a74:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	f003 0310 	and.w	r3, r3, #16
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d010      	beq.n	8003aa4 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003a82:	4ba0      	ldr	r3, [pc, #640]	; (8003d04 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003a84:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003a88:	4a9e      	ldr	r2, [pc, #632]	; (8003d04 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003a8a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003a8e:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8003a92:	4b9c      	ldr	r3, [pc, #624]	; (8003d04 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003a94:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a9c:	4999      	ldr	r1, [pc, #612]	; (8003d04 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003a9e:	4313      	orrs	r3, r2
 8003aa0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d00a      	beq.n	8003ac6 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003ab0:	4b94      	ldr	r3, [pc, #592]	; (8003d04 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003ab2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ab6:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003abe:	4991      	ldr	r1, [pc, #580]	; (8003d04 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003ac0:	4313      	orrs	r3, r2
 8003ac2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d00a      	beq.n	8003ae8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003ad2:	4b8c      	ldr	r3, [pc, #560]	; (8003d04 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003ad4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ad8:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003ae0:	4988      	ldr	r1, [pc, #544]	; (8003d04 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003ae2:	4313      	orrs	r3, r2
 8003ae4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d00a      	beq.n	8003b0a <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003af4:	4b83      	ldr	r3, [pc, #524]	; (8003d04 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003af6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003afa:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003b02:	4980      	ldr	r1, [pc, #512]	; (8003d04 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003b04:	4313      	orrs	r3, r2
 8003b06:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d00a      	beq.n	8003b2c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003b16:	4b7b      	ldr	r3, [pc, #492]	; (8003d04 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003b18:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b1c:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b24:	4977      	ldr	r1, [pc, #476]	; (8003d04 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003b26:	4313      	orrs	r3, r2
 8003b28:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d00a      	beq.n	8003b4e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003b38:	4b72      	ldr	r3, [pc, #456]	; (8003d04 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003b3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b3e:	f023 0203 	bic.w	r2, r3, #3
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b46:	496f      	ldr	r1, [pc, #444]	; (8003d04 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003b48:	4313      	orrs	r3, r2
 8003b4a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d00a      	beq.n	8003b70 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003b5a:	4b6a      	ldr	r3, [pc, #424]	; (8003d04 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003b5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b60:	f023 020c 	bic.w	r2, r3, #12
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003b68:	4966      	ldr	r1, [pc, #408]	; (8003d04 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003b6a:	4313      	orrs	r3, r2
 8003b6c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d00a      	beq.n	8003b92 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003b7c:	4b61      	ldr	r3, [pc, #388]	; (8003d04 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003b7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b82:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003b8a:	495e      	ldr	r1, [pc, #376]	; (8003d04 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003b8c:	4313      	orrs	r3, r2
 8003b8e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d00a      	beq.n	8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003b9e:	4b59      	ldr	r3, [pc, #356]	; (8003d04 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003ba0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ba4:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003bac:	4955      	ldr	r1, [pc, #340]	; (8003d04 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003bae:	4313      	orrs	r3, r2
 8003bb0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d00a      	beq.n	8003bd6 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003bc0:	4b50      	ldr	r3, [pc, #320]	; (8003d04 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003bc2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003bc6:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003bce:	494d      	ldr	r1, [pc, #308]	; (8003d04 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003bd0:	4313      	orrs	r3, r2
 8003bd2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d00a      	beq.n	8003bf8 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8003be2:	4b48      	ldr	r3, [pc, #288]	; (8003d04 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003be4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003be8:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003bf0:	4944      	ldr	r1, [pc, #272]	; (8003d04 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003bf2:	4313      	orrs	r3, r2
 8003bf4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d00a      	beq.n	8003c1a <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8003c04:	4b3f      	ldr	r3, [pc, #252]	; (8003d04 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003c06:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c0a:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c12:	493c      	ldr	r1, [pc, #240]	; (8003d04 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003c14:	4313      	orrs	r3, r2
 8003c16:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d00a      	beq.n	8003c3c <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8003c26:	4b37      	ldr	r3, [pc, #220]	; (8003d04 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003c28:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c2c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003c34:	4933      	ldr	r1, [pc, #204]	; (8003d04 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003c36:	4313      	orrs	r3, r2
 8003c38:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d00a      	beq.n	8003c5e <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8003c48:	4b2e      	ldr	r3, [pc, #184]	; (8003d04 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003c4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c4e:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003c56:	492b      	ldr	r1, [pc, #172]	; (8003d04 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003c58:	4313      	orrs	r3, r2
 8003c5a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d011      	beq.n	8003c8e <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8003c6a:	4b26      	ldr	r3, [pc, #152]	; (8003d04 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003c6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c70:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003c78:	4922      	ldr	r1, [pc, #136]	; (8003d04 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003c7a:	4313      	orrs	r3, r2
 8003c7c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003c84:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003c88:	d101      	bne.n	8003c8e <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8003c8a:	2301      	movs	r3, #1
 8003c8c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	f003 0308 	and.w	r3, r3, #8
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d001      	beq.n	8003c9e <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8003c9a:	2301      	movs	r3, #1
 8003c9c:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d00a      	beq.n	8003cc0 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003caa:	4b16      	ldr	r3, [pc, #88]	; (8003d04 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003cac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003cb0:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003cb8:	4912      	ldr	r1, [pc, #72]	; (8003d04 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003cba:	4313      	orrs	r3, r2
 8003cbc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d00b      	beq.n	8003ce4 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003ccc:	4b0d      	ldr	r3, [pc, #52]	; (8003d04 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003cce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003cd2:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003cdc:	4909      	ldr	r1, [pc, #36]	; (8003d04 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003cde:	4313      	orrs	r3, r2
 8003ce0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8003ce4:	69fb      	ldr	r3, [r7, #28]
 8003ce6:	2b01      	cmp	r3, #1
 8003ce8:	d006      	beq.n	8003cf8 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	f000 80d9 	beq.w	8003eaa <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003cf8:	4b02      	ldr	r3, [pc, #8]	; (8003d04 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	4a01      	ldr	r2, [pc, #4]	; (8003d04 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003cfe:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003d02:	e001      	b.n	8003d08 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 8003d04:	40023800 	.word	0x40023800
 8003d08:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003d0a:	f7fd fe27 	bl	800195c <HAL_GetTick>
 8003d0e:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003d10:	e008      	b.n	8003d24 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003d12:	f7fd fe23 	bl	800195c <HAL_GetTick>
 8003d16:	4602      	mov	r2, r0
 8003d18:	697b      	ldr	r3, [r7, #20]
 8003d1a:	1ad3      	subs	r3, r2, r3
 8003d1c:	2b64      	cmp	r3, #100	; 0x64
 8003d1e:	d901      	bls.n	8003d24 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003d20:	2303      	movs	r3, #3
 8003d22:	e194      	b.n	800404e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003d24:	4b6c      	ldr	r3, [pc, #432]	; (8003ed8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d1f0      	bne.n	8003d12 <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	f003 0301 	and.w	r3, r3, #1
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d021      	beq.n	8003d80 <HAL_RCCEx_PeriphCLKConfig+0x504>
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d11d      	bne.n	8003d80 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8003d44:	4b64      	ldr	r3, [pc, #400]	; (8003ed8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003d46:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003d4a:	0c1b      	lsrs	r3, r3, #16
 8003d4c:	f003 0303 	and.w	r3, r3, #3
 8003d50:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003d52:	4b61      	ldr	r3, [pc, #388]	; (8003ed8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003d54:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003d58:	0e1b      	lsrs	r3, r3, #24
 8003d5a:	f003 030f 	and.w	r3, r3, #15
 8003d5e:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	685b      	ldr	r3, [r3, #4]
 8003d64:	019a      	lsls	r2, r3, #6
 8003d66:	693b      	ldr	r3, [r7, #16]
 8003d68:	041b      	lsls	r3, r3, #16
 8003d6a:	431a      	orrs	r2, r3
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	061b      	lsls	r3, r3, #24
 8003d70:	431a      	orrs	r2, r3
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	689b      	ldr	r3, [r3, #8]
 8003d76:	071b      	lsls	r3, r3, #28
 8003d78:	4957      	ldr	r1, [pc, #348]	; (8003ed8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003d7a:	4313      	orrs	r3, r2
 8003d7c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d004      	beq.n	8003d96 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d90:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003d94:	d00a      	beq.n	8003dac <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d02e      	beq.n	8003e00 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003da6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003daa:	d129      	bne.n	8003e00 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8003dac:	4b4a      	ldr	r3, [pc, #296]	; (8003ed8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003dae:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003db2:	0c1b      	lsrs	r3, r3, #16
 8003db4:	f003 0303 	and.w	r3, r3, #3
 8003db8:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003dba:	4b47      	ldr	r3, [pc, #284]	; (8003ed8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003dbc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003dc0:	0f1b      	lsrs	r3, r3, #28
 8003dc2:	f003 0307 	and.w	r3, r3, #7
 8003dc6:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	685b      	ldr	r3, [r3, #4]
 8003dcc:	019a      	lsls	r2, r3, #6
 8003dce:	693b      	ldr	r3, [r7, #16]
 8003dd0:	041b      	lsls	r3, r3, #16
 8003dd2:	431a      	orrs	r2, r3
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	68db      	ldr	r3, [r3, #12]
 8003dd8:	061b      	lsls	r3, r3, #24
 8003dda:	431a      	orrs	r2, r3
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	071b      	lsls	r3, r3, #28
 8003de0:	493d      	ldr	r1, [pc, #244]	; (8003ed8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003de2:	4313      	orrs	r3, r2
 8003de4:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8003de8:	4b3b      	ldr	r3, [pc, #236]	; (8003ed8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003dea:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003dee:	f023 021f 	bic.w	r2, r3, #31
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003df6:	3b01      	subs	r3, #1
 8003df8:	4937      	ldr	r1, [pc, #220]	; (8003ed8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003dfa:	4313      	orrs	r3, r2
 8003dfc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d01d      	beq.n	8003e48 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003e0c:	4b32      	ldr	r3, [pc, #200]	; (8003ed8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003e0e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003e12:	0e1b      	lsrs	r3, r3, #24
 8003e14:	f003 030f 	and.w	r3, r3, #15
 8003e18:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003e1a:	4b2f      	ldr	r3, [pc, #188]	; (8003ed8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003e1c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003e20:	0f1b      	lsrs	r3, r3, #28
 8003e22:	f003 0307 	and.w	r3, r3, #7
 8003e26:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	685b      	ldr	r3, [r3, #4]
 8003e2c:	019a      	lsls	r2, r3, #6
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	691b      	ldr	r3, [r3, #16]
 8003e32:	041b      	lsls	r3, r3, #16
 8003e34:	431a      	orrs	r2, r3
 8003e36:	693b      	ldr	r3, [r7, #16]
 8003e38:	061b      	lsls	r3, r3, #24
 8003e3a:	431a      	orrs	r2, r3
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	071b      	lsls	r3, r3, #28
 8003e40:	4925      	ldr	r1, [pc, #148]	; (8003ed8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003e42:	4313      	orrs	r3, r2
 8003e44:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d011      	beq.n	8003e78 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	685b      	ldr	r3, [r3, #4]
 8003e58:	019a      	lsls	r2, r3, #6
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	691b      	ldr	r3, [r3, #16]
 8003e5e:	041b      	lsls	r3, r3, #16
 8003e60:	431a      	orrs	r2, r3
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	68db      	ldr	r3, [r3, #12]
 8003e66:	061b      	lsls	r3, r3, #24
 8003e68:	431a      	orrs	r2, r3
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	689b      	ldr	r3, [r3, #8]
 8003e6e:	071b      	lsls	r3, r3, #28
 8003e70:	4919      	ldr	r1, [pc, #100]	; (8003ed8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003e72:	4313      	orrs	r3, r2
 8003e74:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003e78:	4b17      	ldr	r3, [pc, #92]	; (8003ed8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	4a16      	ldr	r2, [pc, #88]	; (8003ed8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003e7e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003e82:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003e84:	f7fd fd6a 	bl	800195c <HAL_GetTick>
 8003e88:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003e8a:	e008      	b.n	8003e9e <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003e8c:	f7fd fd66 	bl	800195c <HAL_GetTick>
 8003e90:	4602      	mov	r2, r0
 8003e92:	697b      	ldr	r3, [r7, #20]
 8003e94:	1ad3      	subs	r3, r2, r3
 8003e96:	2b64      	cmp	r3, #100	; 0x64
 8003e98:	d901      	bls.n	8003e9e <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003e9a:	2303      	movs	r3, #3
 8003e9c:	e0d7      	b.n	800404e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003e9e:	4b0e      	ldr	r3, [pc, #56]	; (8003ed8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d0f0      	beq.n	8003e8c <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8003eaa:	69bb      	ldr	r3, [r7, #24]
 8003eac:	2b01      	cmp	r3, #1
 8003eae:	f040 80cd 	bne.w	800404c <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8003eb2:	4b09      	ldr	r3, [pc, #36]	; (8003ed8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	4a08      	ldr	r2, [pc, #32]	; (8003ed8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003eb8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003ebc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003ebe:	f7fd fd4d 	bl	800195c <HAL_GetTick>
 8003ec2:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003ec4:	e00a      	b.n	8003edc <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003ec6:	f7fd fd49 	bl	800195c <HAL_GetTick>
 8003eca:	4602      	mov	r2, r0
 8003ecc:	697b      	ldr	r3, [r7, #20]
 8003ece:	1ad3      	subs	r3, r2, r3
 8003ed0:	2b64      	cmp	r3, #100	; 0x64
 8003ed2:	d903      	bls.n	8003edc <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003ed4:	2303      	movs	r3, #3
 8003ed6:	e0ba      	b.n	800404e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8003ed8:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003edc:	4b5e      	ldr	r3, [pc, #376]	; (8004058 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003ee4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003ee8:	d0ed      	beq.n	8003ec6 <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d003      	beq.n	8003efe <HAL_RCCEx_PeriphCLKConfig+0x682>
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d009      	beq.n	8003f12 <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d02e      	beq.n	8003f68 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d12a      	bne.n	8003f68 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003f12:	4b51      	ldr	r3, [pc, #324]	; (8004058 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003f14:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f18:	0c1b      	lsrs	r3, r3, #16
 8003f1a:	f003 0303 	and.w	r3, r3, #3
 8003f1e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003f20:	4b4d      	ldr	r3, [pc, #308]	; (8004058 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003f22:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f26:	0f1b      	lsrs	r3, r3, #28
 8003f28:	f003 0307 	and.w	r3, r3, #7
 8003f2c:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	695b      	ldr	r3, [r3, #20]
 8003f32:	019a      	lsls	r2, r3, #6
 8003f34:	693b      	ldr	r3, [r7, #16]
 8003f36:	041b      	lsls	r3, r3, #16
 8003f38:	431a      	orrs	r2, r3
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	699b      	ldr	r3, [r3, #24]
 8003f3e:	061b      	lsls	r3, r3, #24
 8003f40:	431a      	orrs	r2, r3
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	071b      	lsls	r3, r3, #28
 8003f46:	4944      	ldr	r1, [pc, #272]	; (8004058 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003f48:	4313      	orrs	r3, r2
 8003f4a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8003f4e:	4b42      	ldr	r3, [pc, #264]	; (8004058 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003f50:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003f54:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f5c:	3b01      	subs	r3, #1
 8003f5e:	021b      	lsls	r3, r3, #8
 8003f60:	493d      	ldr	r1, [pc, #244]	; (8004058 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003f62:	4313      	orrs	r3, r2
 8003f64:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d022      	beq.n	8003fba <HAL_RCCEx_PeriphCLKConfig+0x73e>
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003f78:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003f7c:	d11d      	bne.n	8003fba <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003f7e:	4b36      	ldr	r3, [pc, #216]	; (8004058 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003f80:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f84:	0e1b      	lsrs	r3, r3, #24
 8003f86:	f003 030f 	and.w	r3, r3, #15
 8003f8a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003f8c:	4b32      	ldr	r3, [pc, #200]	; (8004058 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003f8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f92:	0f1b      	lsrs	r3, r3, #28
 8003f94:	f003 0307 	and.w	r3, r3, #7
 8003f98:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	695b      	ldr	r3, [r3, #20]
 8003f9e:	019a      	lsls	r2, r3, #6
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	6a1b      	ldr	r3, [r3, #32]
 8003fa4:	041b      	lsls	r3, r3, #16
 8003fa6:	431a      	orrs	r2, r3
 8003fa8:	693b      	ldr	r3, [r7, #16]
 8003faa:	061b      	lsls	r3, r3, #24
 8003fac:	431a      	orrs	r2, r3
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	071b      	lsls	r3, r3, #28
 8003fb2:	4929      	ldr	r1, [pc, #164]	; (8004058 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003fb4:	4313      	orrs	r3, r2
 8003fb6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	f003 0308 	and.w	r3, r3, #8
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d028      	beq.n	8004018 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003fc6:	4b24      	ldr	r3, [pc, #144]	; (8004058 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003fc8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003fcc:	0e1b      	lsrs	r3, r3, #24
 8003fce:	f003 030f 	and.w	r3, r3, #15
 8003fd2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003fd4:	4b20      	ldr	r3, [pc, #128]	; (8004058 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003fd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003fda:	0c1b      	lsrs	r3, r3, #16
 8003fdc:	f003 0303 	and.w	r3, r3, #3
 8003fe0:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	695b      	ldr	r3, [r3, #20]
 8003fe6:	019a      	lsls	r2, r3, #6
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	041b      	lsls	r3, r3, #16
 8003fec:	431a      	orrs	r2, r3
 8003fee:	693b      	ldr	r3, [r7, #16]
 8003ff0:	061b      	lsls	r3, r3, #24
 8003ff2:	431a      	orrs	r2, r3
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	69db      	ldr	r3, [r3, #28]
 8003ff8:	071b      	lsls	r3, r3, #28
 8003ffa:	4917      	ldr	r1, [pc, #92]	; (8004058 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003ffc:	4313      	orrs	r3, r2
 8003ffe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8004002:	4b15      	ldr	r3, [pc, #84]	; (8004058 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004004:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004008:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004010:	4911      	ldr	r1, [pc, #68]	; (8004058 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004012:	4313      	orrs	r3, r2
 8004014:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8004018:	4b0f      	ldr	r3, [pc, #60]	; (8004058 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	4a0e      	ldr	r2, [pc, #56]	; (8004058 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800401e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004022:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004024:	f7fd fc9a 	bl	800195c <HAL_GetTick>
 8004028:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800402a:	e008      	b.n	800403e <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800402c:	f7fd fc96 	bl	800195c <HAL_GetTick>
 8004030:	4602      	mov	r2, r0
 8004032:	697b      	ldr	r3, [r7, #20]
 8004034:	1ad3      	subs	r3, r2, r3
 8004036:	2b64      	cmp	r3, #100	; 0x64
 8004038:	d901      	bls.n	800403e <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800403a:	2303      	movs	r3, #3
 800403c:	e007      	b.n	800404e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800403e:	4b06      	ldr	r3, [pc, #24]	; (8004058 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004046:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800404a:	d1ef      	bne.n	800402c <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 800404c:	2300      	movs	r3, #0
}
 800404e:	4618      	mov	r0, r3
 8004050:	3720      	adds	r7, #32
 8004052:	46bd      	mov	sp, r7
 8004054:	bd80      	pop	{r7, pc}
 8004056:	bf00      	nop
 8004058:	40023800 	.word	0x40023800

0800405c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800405c:	b580      	push	{r7, lr}
 800405e:	b082      	sub	sp, #8
 8004060:	af00      	add	r7, sp, #0
 8004062:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	2b00      	cmp	r3, #0
 8004068:	d101      	bne.n	800406e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800406a:	2301      	movs	r3, #1
 800406c:	e049      	b.n	8004102 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004074:	b2db      	uxtb	r3, r3
 8004076:	2b00      	cmp	r3, #0
 8004078:	d106      	bne.n	8004088 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	2200      	movs	r2, #0
 800407e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004082:	6878      	ldr	r0, [r7, #4]
 8004084:	f7fd f9d0 	bl	8001428 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	2202      	movs	r2, #2
 800408c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681a      	ldr	r2, [r3, #0]
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	3304      	adds	r3, #4
 8004098:	4619      	mov	r1, r3
 800409a:	4610      	mov	r0, r2
 800409c:	f000 fd30 	bl	8004b00 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	2201      	movs	r2, #1
 80040a4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	2201      	movs	r2, #1
 80040ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	2201      	movs	r2, #1
 80040b4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	2201      	movs	r2, #1
 80040bc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	2201      	movs	r2, #1
 80040c4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	2201      	movs	r2, #1
 80040cc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	2201      	movs	r2, #1
 80040d4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	2201      	movs	r2, #1
 80040dc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	2201      	movs	r2, #1
 80040e4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	2201      	movs	r2, #1
 80040ec:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	2201      	movs	r2, #1
 80040f4:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	2201      	movs	r2, #1
 80040fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004100:	2300      	movs	r3, #0
}
 8004102:	4618      	mov	r0, r3
 8004104:	3708      	adds	r7, #8
 8004106:	46bd      	mov	sp, r7
 8004108:	bd80      	pop	{r7, pc}
	...

0800410c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800410c:	b480      	push	{r7}
 800410e:	b085      	sub	sp, #20
 8004110:	af00      	add	r7, sp, #0
 8004112:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800411a:	b2db      	uxtb	r3, r3
 800411c:	2b01      	cmp	r3, #1
 800411e:	d001      	beq.n	8004124 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004120:	2301      	movs	r3, #1
 8004122:	e054      	b.n	80041ce <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	2202      	movs	r2, #2
 8004128:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	68da      	ldr	r2, [r3, #12]
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	f042 0201 	orr.w	r2, r2, #1
 800413a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	4a26      	ldr	r2, [pc, #152]	; (80041dc <HAL_TIM_Base_Start_IT+0xd0>)
 8004142:	4293      	cmp	r3, r2
 8004144:	d022      	beq.n	800418c <HAL_TIM_Base_Start_IT+0x80>
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800414e:	d01d      	beq.n	800418c <HAL_TIM_Base_Start_IT+0x80>
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	4a22      	ldr	r2, [pc, #136]	; (80041e0 <HAL_TIM_Base_Start_IT+0xd4>)
 8004156:	4293      	cmp	r3, r2
 8004158:	d018      	beq.n	800418c <HAL_TIM_Base_Start_IT+0x80>
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	4a21      	ldr	r2, [pc, #132]	; (80041e4 <HAL_TIM_Base_Start_IT+0xd8>)
 8004160:	4293      	cmp	r3, r2
 8004162:	d013      	beq.n	800418c <HAL_TIM_Base_Start_IT+0x80>
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	4a1f      	ldr	r2, [pc, #124]	; (80041e8 <HAL_TIM_Base_Start_IT+0xdc>)
 800416a:	4293      	cmp	r3, r2
 800416c:	d00e      	beq.n	800418c <HAL_TIM_Base_Start_IT+0x80>
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	4a1e      	ldr	r2, [pc, #120]	; (80041ec <HAL_TIM_Base_Start_IT+0xe0>)
 8004174:	4293      	cmp	r3, r2
 8004176:	d009      	beq.n	800418c <HAL_TIM_Base_Start_IT+0x80>
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	4a1c      	ldr	r2, [pc, #112]	; (80041f0 <HAL_TIM_Base_Start_IT+0xe4>)
 800417e:	4293      	cmp	r3, r2
 8004180:	d004      	beq.n	800418c <HAL_TIM_Base_Start_IT+0x80>
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	4a1b      	ldr	r2, [pc, #108]	; (80041f4 <HAL_TIM_Base_Start_IT+0xe8>)
 8004188:	4293      	cmp	r3, r2
 800418a:	d115      	bne.n	80041b8 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	689a      	ldr	r2, [r3, #8]
 8004192:	4b19      	ldr	r3, [pc, #100]	; (80041f8 <HAL_TIM_Base_Start_IT+0xec>)
 8004194:	4013      	ands	r3, r2
 8004196:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	2b06      	cmp	r3, #6
 800419c:	d015      	beq.n	80041ca <HAL_TIM_Base_Start_IT+0xbe>
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80041a4:	d011      	beq.n	80041ca <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	681a      	ldr	r2, [r3, #0]
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	f042 0201 	orr.w	r2, r2, #1
 80041b4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80041b6:	e008      	b.n	80041ca <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	681a      	ldr	r2, [r3, #0]
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	f042 0201 	orr.w	r2, r2, #1
 80041c6:	601a      	str	r2, [r3, #0]
 80041c8:	e000      	b.n	80041cc <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80041ca:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80041cc:	2300      	movs	r3, #0
}
 80041ce:	4618      	mov	r0, r3
 80041d0:	3714      	adds	r7, #20
 80041d2:	46bd      	mov	sp, r7
 80041d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041d8:	4770      	bx	lr
 80041da:	bf00      	nop
 80041dc:	40010000 	.word	0x40010000
 80041e0:	40000400 	.word	0x40000400
 80041e4:	40000800 	.word	0x40000800
 80041e8:	40000c00 	.word	0x40000c00
 80041ec:	40010400 	.word	0x40010400
 80041f0:	40014000 	.word	0x40014000
 80041f4:	40001800 	.word	0x40001800
 80041f8:	00010007 	.word	0x00010007

080041fc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80041fc:	b580      	push	{r7, lr}
 80041fe:	b082      	sub	sp, #8
 8004200:	af00      	add	r7, sp, #0
 8004202:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	2b00      	cmp	r3, #0
 8004208:	d101      	bne.n	800420e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800420a:	2301      	movs	r3, #1
 800420c:	e049      	b.n	80042a2 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004214:	b2db      	uxtb	r3, r3
 8004216:	2b00      	cmp	r3, #0
 8004218:	d106      	bne.n	8004228 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	2200      	movs	r2, #0
 800421e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004222:	6878      	ldr	r0, [r7, #4]
 8004224:	f000 f841 	bl	80042aa <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	2202      	movs	r2, #2
 800422c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681a      	ldr	r2, [r3, #0]
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	3304      	adds	r3, #4
 8004238:	4619      	mov	r1, r3
 800423a:	4610      	mov	r0, r2
 800423c:	f000 fc60 	bl	8004b00 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	2201      	movs	r2, #1
 8004244:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	2201      	movs	r2, #1
 800424c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	2201      	movs	r2, #1
 8004254:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	2201      	movs	r2, #1
 800425c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	2201      	movs	r2, #1
 8004264:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	2201      	movs	r2, #1
 800426c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	2201      	movs	r2, #1
 8004274:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	2201      	movs	r2, #1
 800427c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	2201      	movs	r2, #1
 8004284:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	2201      	movs	r2, #1
 800428c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	2201      	movs	r2, #1
 8004294:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	2201      	movs	r2, #1
 800429c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80042a0:	2300      	movs	r3, #0
}
 80042a2:	4618      	mov	r0, r3
 80042a4:	3708      	adds	r7, #8
 80042a6:	46bd      	mov	sp, r7
 80042a8:	bd80      	pop	{r7, pc}

080042aa <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80042aa:	b480      	push	{r7}
 80042ac:	b083      	sub	sp, #12
 80042ae:	af00      	add	r7, sp, #0
 80042b0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80042b2:	bf00      	nop
 80042b4:	370c      	adds	r7, #12
 80042b6:	46bd      	mov	sp, r7
 80042b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042bc:	4770      	bx	lr
	...

080042c0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80042c0:	b580      	push	{r7, lr}
 80042c2:	b084      	sub	sp, #16
 80042c4:	af00      	add	r7, sp, #0
 80042c6:	6078      	str	r0, [r7, #4]
 80042c8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80042ca:	683b      	ldr	r3, [r7, #0]
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d109      	bne.n	80042e4 <HAL_TIM_PWM_Start+0x24>
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80042d6:	b2db      	uxtb	r3, r3
 80042d8:	2b01      	cmp	r3, #1
 80042da:	bf14      	ite	ne
 80042dc:	2301      	movne	r3, #1
 80042de:	2300      	moveq	r3, #0
 80042e0:	b2db      	uxtb	r3, r3
 80042e2:	e03c      	b.n	800435e <HAL_TIM_PWM_Start+0x9e>
 80042e4:	683b      	ldr	r3, [r7, #0]
 80042e6:	2b04      	cmp	r3, #4
 80042e8:	d109      	bne.n	80042fe <HAL_TIM_PWM_Start+0x3e>
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80042f0:	b2db      	uxtb	r3, r3
 80042f2:	2b01      	cmp	r3, #1
 80042f4:	bf14      	ite	ne
 80042f6:	2301      	movne	r3, #1
 80042f8:	2300      	moveq	r3, #0
 80042fa:	b2db      	uxtb	r3, r3
 80042fc:	e02f      	b.n	800435e <HAL_TIM_PWM_Start+0x9e>
 80042fe:	683b      	ldr	r3, [r7, #0]
 8004300:	2b08      	cmp	r3, #8
 8004302:	d109      	bne.n	8004318 <HAL_TIM_PWM_Start+0x58>
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800430a:	b2db      	uxtb	r3, r3
 800430c:	2b01      	cmp	r3, #1
 800430e:	bf14      	ite	ne
 8004310:	2301      	movne	r3, #1
 8004312:	2300      	moveq	r3, #0
 8004314:	b2db      	uxtb	r3, r3
 8004316:	e022      	b.n	800435e <HAL_TIM_PWM_Start+0x9e>
 8004318:	683b      	ldr	r3, [r7, #0]
 800431a:	2b0c      	cmp	r3, #12
 800431c:	d109      	bne.n	8004332 <HAL_TIM_PWM_Start+0x72>
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004324:	b2db      	uxtb	r3, r3
 8004326:	2b01      	cmp	r3, #1
 8004328:	bf14      	ite	ne
 800432a:	2301      	movne	r3, #1
 800432c:	2300      	moveq	r3, #0
 800432e:	b2db      	uxtb	r3, r3
 8004330:	e015      	b.n	800435e <HAL_TIM_PWM_Start+0x9e>
 8004332:	683b      	ldr	r3, [r7, #0]
 8004334:	2b10      	cmp	r3, #16
 8004336:	d109      	bne.n	800434c <HAL_TIM_PWM_Start+0x8c>
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800433e:	b2db      	uxtb	r3, r3
 8004340:	2b01      	cmp	r3, #1
 8004342:	bf14      	ite	ne
 8004344:	2301      	movne	r3, #1
 8004346:	2300      	moveq	r3, #0
 8004348:	b2db      	uxtb	r3, r3
 800434a:	e008      	b.n	800435e <HAL_TIM_PWM_Start+0x9e>
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8004352:	b2db      	uxtb	r3, r3
 8004354:	2b01      	cmp	r3, #1
 8004356:	bf14      	ite	ne
 8004358:	2301      	movne	r3, #1
 800435a:	2300      	moveq	r3, #0
 800435c:	b2db      	uxtb	r3, r3
 800435e:	2b00      	cmp	r3, #0
 8004360:	d001      	beq.n	8004366 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8004362:	2301      	movs	r3, #1
 8004364:	e092      	b.n	800448c <HAL_TIM_PWM_Start+0x1cc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004366:	683b      	ldr	r3, [r7, #0]
 8004368:	2b00      	cmp	r3, #0
 800436a:	d104      	bne.n	8004376 <HAL_TIM_PWM_Start+0xb6>
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	2202      	movs	r2, #2
 8004370:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004374:	e023      	b.n	80043be <HAL_TIM_PWM_Start+0xfe>
 8004376:	683b      	ldr	r3, [r7, #0]
 8004378:	2b04      	cmp	r3, #4
 800437a:	d104      	bne.n	8004386 <HAL_TIM_PWM_Start+0xc6>
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	2202      	movs	r2, #2
 8004380:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004384:	e01b      	b.n	80043be <HAL_TIM_PWM_Start+0xfe>
 8004386:	683b      	ldr	r3, [r7, #0]
 8004388:	2b08      	cmp	r3, #8
 800438a:	d104      	bne.n	8004396 <HAL_TIM_PWM_Start+0xd6>
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	2202      	movs	r2, #2
 8004390:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004394:	e013      	b.n	80043be <HAL_TIM_PWM_Start+0xfe>
 8004396:	683b      	ldr	r3, [r7, #0]
 8004398:	2b0c      	cmp	r3, #12
 800439a:	d104      	bne.n	80043a6 <HAL_TIM_PWM_Start+0xe6>
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	2202      	movs	r2, #2
 80043a0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80043a4:	e00b      	b.n	80043be <HAL_TIM_PWM_Start+0xfe>
 80043a6:	683b      	ldr	r3, [r7, #0]
 80043a8:	2b10      	cmp	r3, #16
 80043aa:	d104      	bne.n	80043b6 <HAL_TIM_PWM_Start+0xf6>
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	2202      	movs	r2, #2
 80043b0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80043b4:	e003      	b.n	80043be <HAL_TIM_PWM_Start+0xfe>
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	2202      	movs	r2, #2
 80043ba:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	2201      	movs	r2, #1
 80043c4:	6839      	ldr	r1, [r7, #0]
 80043c6:	4618      	mov	r0, r3
 80043c8:	f000 ff32 	bl	8005230 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	4a30      	ldr	r2, [pc, #192]	; (8004494 <HAL_TIM_PWM_Start+0x1d4>)
 80043d2:	4293      	cmp	r3, r2
 80043d4:	d004      	beq.n	80043e0 <HAL_TIM_PWM_Start+0x120>
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	4a2f      	ldr	r2, [pc, #188]	; (8004498 <HAL_TIM_PWM_Start+0x1d8>)
 80043dc:	4293      	cmp	r3, r2
 80043de:	d101      	bne.n	80043e4 <HAL_TIM_PWM_Start+0x124>
 80043e0:	2301      	movs	r3, #1
 80043e2:	e000      	b.n	80043e6 <HAL_TIM_PWM_Start+0x126>
 80043e4:	2300      	movs	r3, #0
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d007      	beq.n	80043fa <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80043f8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	4a25      	ldr	r2, [pc, #148]	; (8004494 <HAL_TIM_PWM_Start+0x1d4>)
 8004400:	4293      	cmp	r3, r2
 8004402:	d022      	beq.n	800444a <HAL_TIM_PWM_Start+0x18a>
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800440c:	d01d      	beq.n	800444a <HAL_TIM_PWM_Start+0x18a>
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	4a22      	ldr	r2, [pc, #136]	; (800449c <HAL_TIM_PWM_Start+0x1dc>)
 8004414:	4293      	cmp	r3, r2
 8004416:	d018      	beq.n	800444a <HAL_TIM_PWM_Start+0x18a>
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	4a20      	ldr	r2, [pc, #128]	; (80044a0 <HAL_TIM_PWM_Start+0x1e0>)
 800441e:	4293      	cmp	r3, r2
 8004420:	d013      	beq.n	800444a <HAL_TIM_PWM_Start+0x18a>
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	4a1f      	ldr	r2, [pc, #124]	; (80044a4 <HAL_TIM_PWM_Start+0x1e4>)
 8004428:	4293      	cmp	r3, r2
 800442a:	d00e      	beq.n	800444a <HAL_TIM_PWM_Start+0x18a>
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	4a19      	ldr	r2, [pc, #100]	; (8004498 <HAL_TIM_PWM_Start+0x1d8>)
 8004432:	4293      	cmp	r3, r2
 8004434:	d009      	beq.n	800444a <HAL_TIM_PWM_Start+0x18a>
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	4a1b      	ldr	r2, [pc, #108]	; (80044a8 <HAL_TIM_PWM_Start+0x1e8>)
 800443c:	4293      	cmp	r3, r2
 800443e:	d004      	beq.n	800444a <HAL_TIM_PWM_Start+0x18a>
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	4a19      	ldr	r2, [pc, #100]	; (80044ac <HAL_TIM_PWM_Start+0x1ec>)
 8004446:	4293      	cmp	r3, r2
 8004448:	d115      	bne.n	8004476 <HAL_TIM_PWM_Start+0x1b6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	689a      	ldr	r2, [r3, #8]
 8004450:	4b17      	ldr	r3, [pc, #92]	; (80044b0 <HAL_TIM_PWM_Start+0x1f0>)
 8004452:	4013      	ands	r3, r2
 8004454:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	2b06      	cmp	r3, #6
 800445a:	d015      	beq.n	8004488 <HAL_TIM_PWM_Start+0x1c8>
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004462:	d011      	beq.n	8004488 <HAL_TIM_PWM_Start+0x1c8>
    {
      __HAL_TIM_ENABLE(htim);
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	681a      	ldr	r2, [r3, #0]
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	f042 0201 	orr.w	r2, r2, #1
 8004472:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004474:	e008      	b.n	8004488 <HAL_TIM_PWM_Start+0x1c8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	681a      	ldr	r2, [r3, #0]
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	f042 0201 	orr.w	r2, r2, #1
 8004484:	601a      	str	r2, [r3, #0]
 8004486:	e000      	b.n	800448a <HAL_TIM_PWM_Start+0x1ca>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004488:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800448a:	2300      	movs	r3, #0
}
 800448c:	4618      	mov	r0, r3
 800448e:	3710      	adds	r7, #16
 8004490:	46bd      	mov	sp, r7
 8004492:	bd80      	pop	{r7, pc}
 8004494:	40010000 	.word	0x40010000
 8004498:	40010400 	.word	0x40010400
 800449c:	40000400 	.word	0x40000400
 80044a0:	40000800 	.word	0x40000800
 80044a4:	40000c00 	.word	0x40000c00
 80044a8:	40014000 	.word	0x40014000
 80044ac:	40001800 	.word	0x40001800
 80044b0:	00010007 	.word	0x00010007

080044b4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80044b4:	b580      	push	{r7, lr}
 80044b6:	b082      	sub	sp, #8
 80044b8:	af00      	add	r7, sp, #0
 80044ba:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	691b      	ldr	r3, [r3, #16]
 80044c2:	f003 0302 	and.w	r3, r3, #2
 80044c6:	2b02      	cmp	r3, #2
 80044c8:	d122      	bne.n	8004510 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	68db      	ldr	r3, [r3, #12]
 80044d0:	f003 0302 	and.w	r3, r3, #2
 80044d4:	2b02      	cmp	r3, #2
 80044d6:	d11b      	bne.n	8004510 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	f06f 0202 	mvn.w	r2, #2
 80044e0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	2201      	movs	r2, #1
 80044e6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	699b      	ldr	r3, [r3, #24]
 80044ee:	f003 0303 	and.w	r3, r3, #3
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d003      	beq.n	80044fe <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80044f6:	6878      	ldr	r0, [r7, #4]
 80044f8:	f000 fae4 	bl	8004ac4 <HAL_TIM_IC_CaptureCallback>
 80044fc:	e005      	b.n	800450a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80044fe:	6878      	ldr	r0, [r7, #4]
 8004500:	f000 fad6 	bl	8004ab0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004504:	6878      	ldr	r0, [r7, #4]
 8004506:	f000 fae7 	bl	8004ad8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	2200      	movs	r2, #0
 800450e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	691b      	ldr	r3, [r3, #16]
 8004516:	f003 0304 	and.w	r3, r3, #4
 800451a:	2b04      	cmp	r3, #4
 800451c:	d122      	bne.n	8004564 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	68db      	ldr	r3, [r3, #12]
 8004524:	f003 0304 	and.w	r3, r3, #4
 8004528:	2b04      	cmp	r3, #4
 800452a:	d11b      	bne.n	8004564 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	f06f 0204 	mvn.w	r2, #4
 8004534:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	2202      	movs	r2, #2
 800453a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	699b      	ldr	r3, [r3, #24]
 8004542:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004546:	2b00      	cmp	r3, #0
 8004548:	d003      	beq.n	8004552 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800454a:	6878      	ldr	r0, [r7, #4]
 800454c:	f000 faba 	bl	8004ac4 <HAL_TIM_IC_CaptureCallback>
 8004550:	e005      	b.n	800455e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004552:	6878      	ldr	r0, [r7, #4]
 8004554:	f000 faac 	bl	8004ab0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004558:	6878      	ldr	r0, [r7, #4]
 800455a:	f000 fabd 	bl	8004ad8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	2200      	movs	r2, #0
 8004562:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	691b      	ldr	r3, [r3, #16]
 800456a:	f003 0308 	and.w	r3, r3, #8
 800456e:	2b08      	cmp	r3, #8
 8004570:	d122      	bne.n	80045b8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	68db      	ldr	r3, [r3, #12]
 8004578:	f003 0308 	and.w	r3, r3, #8
 800457c:	2b08      	cmp	r3, #8
 800457e:	d11b      	bne.n	80045b8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	f06f 0208 	mvn.w	r2, #8
 8004588:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	2204      	movs	r2, #4
 800458e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	69db      	ldr	r3, [r3, #28]
 8004596:	f003 0303 	and.w	r3, r3, #3
 800459a:	2b00      	cmp	r3, #0
 800459c:	d003      	beq.n	80045a6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800459e:	6878      	ldr	r0, [r7, #4]
 80045a0:	f000 fa90 	bl	8004ac4 <HAL_TIM_IC_CaptureCallback>
 80045a4:	e005      	b.n	80045b2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80045a6:	6878      	ldr	r0, [r7, #4]
 80045a8:	f000 fa82 	bl	8004ab0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80045ac:	6878      	ldr	r0, [r7, #4]
 80045ae:	f000 fa93 	bl	8004ad8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	2200      	movs	r2, #0
 80045b6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	691b      	ldr	r3, [r3, #16]
 80045be:	f003 0310 	and.w	r3, r3, #16
 80045c2:	2b10      	cmp	r3, #16
 80045c4:	d122      	bne.n	800460c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	68db      	ldr	r3, [r3, #12]
 80045cc:	f003 0310 	and.w	r3, r3, #16
 80045d0:	2b10      	cmp	r3, #16
 80045d2:	d11b      	bne.n	800460c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	f06f 0210 	mvn.w	r2, #16
 80045dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	2208      	movs	r2, #8
 80045e2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	69db      	ldr	r3, [r3, #28]
 80045ea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d003      	beq.n	80045fa <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80045f2:	6878      	ldr	r0, [r7, #4]
 80045f4:	f000 fa66 	bl	8004ac4 <HAL_TIM_IC_CaptureCallback>
 80045f8:	e005      	b.n	8004606 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80045fa:	6878      	ldr	r0, [r7, #4]
 80045fc:	f000 fa58 	bl	8004ab0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004600:	6878      	ldr	r0, [r7, #4]
 8004602:	f000 fa69 	bl	8004ad8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	2200      	movs	r2, #0
 800460a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	691b      	ldr	r3, [r3, #16]
 8004612:	f003 0301 	and.w	r3, r3, #1
 8004616:	2b01      	cmp	r3, #1
 8004618:	d10e      	bne.n	8004638 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	68db      	ldr	r3, [r3, #12]
 8004620:	f003 0301 	and.w	r3, r3, #1
 8004624:	2b01      	cmp	r3, #1
 8004626:	d107      	bne.n	8004638 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	f06f 0201 	mvn.w	r2, #1
 8004630:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004632:	6878      	ldr	r0, [r7, #4]
 8004634:	f7fc fa4a 	bl	8000acc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	691b      	ldr	r3, [r3, #16]
 800463e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004642:	2b80      	cmp	r3, #128	; 0x80
 8004644:	d10e      	bne.n	8004664 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	68db      	ldr	r3, [r3, #12]
 800464c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004650:	2b80      	cmp	r3, #128	; 0x80
 8004652:	d107      	bne.n	8004664 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800465c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800465e:	6878      	ldr	r0, [r7, #4]
 8004660:	f000 fea4 	bl	80053ac <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	691b      	ldr	r3, [r3, #16]
 800466a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800466e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004672:	d10e      	bne.n	8004692 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	68db      	ldr	r3, [r3, #12]
 800467a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800467e:	2b80      	cmp	r3, #128	; 0x80
 8004680:	d107      	bne.n	8004692 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800468a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800468c:	6878      	ldr	r0, [r7, #4]
 800468e:	f000 fe97 	bl	80053c0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	691b      	ldr	r3, [r3, #16]
 8004698:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800469c:	2b40      	cmp	r3, #64	; 0x40
 800469e:	d10e      	bne.n	80046be <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	68db      	ldr	r3, [r3, #12]
 80046a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80046aa:	2b40      	cmp	r3, #64	; 0x40
 80046ac:	d107      	bne.n	80046be <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80046b6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80046b8:	6878      	ldr	r0, [r7, #4]
 80046ba:	f000 fa17 	bl	8004aec <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	691b      	ldr	r3, [r3, #16]
 80046c4:	f003 0320 	and.w	r3, r3, #32
 80046c8:	2b20      	cmp	r3, #32
 80046ca:	d10e      	bne.n	80046ea <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	68db      	ldr	r3, [r3, #12]
 80046d2:	f003 0320 	and.w	r3, r3, #32
 80046d6:	2b20      	cmp	r3, #32
 80046d8:	d107      	bne.n	80046ea <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	f06f 0220 	mvn.w	r2, #32
 80046e2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80046e4:	6878      	ldr	r0, [r7, #4]
 80046e6:	f000 fe57 	bl	8005398 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80046ea:	bf00      	nop
 80046ec:	3708      	adds	r7, #8
 80046ee:	46bd      	mov	sp, r7
 80046f0:	bd80      	pop	{r7, pc}
	...

080046f4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80046f4:	b580      	push	{r7, lr}
 80046f6:	b086      	sub	sp, #24
 80046f8:	af00      	add	r7, sp, #0
 80046fa:	60f8      	str	r0, [r7, #12]
 80046fc:	60b9      	str	r1, [r7, #8]
 80046fe:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004700:	2300      	movs	r3, #0
 8004702:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800470a:	2b01      	cmp	r3, #1
 800470c:	d101      	bne.n	8004712 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800470e:	2302      	movs	r3, #2
 8004710:	e0ff      	b.n	8004912 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	2201      	movs	r2, #1
 8004716:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	2b14      	cmp	r3, #20
 800471e:	f200 80f0 	bhi.w	8004902 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8004722:	a201      	add	r2, pc, #4	; (adr r2, 8004728 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004724:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004728:	0800477d 	.word	0x0800477d
 800472c:	08004903 	.word	0x08004903
 8004730:	08004903 	.word	0x08004903
 8004734:	08004903 	.word	0x08004903
 8004738:	080047bd 	.word	0x080047bd
 800473c:	08004903 	.word	0x08004903
 8004740:	08004903 	.word	0x08004903
 8004744:	08004903 	.word	0x08004903
 8004748:	080047ff 	.word	0x080047ff
 800474c:	08004903 	.word	0x08004903
 8004750:	08004903 	.word	0x08004903
 8004754:	08004903 	.word	0x08004903
 8004758:	0800483f 	.word	0x0800483f
 800475c:	08004903 	.word	0x08004903
 8004760:	08004903 	.word	0x08004903
 8004764:	08004903 	.word	0x08004903
 8004768:	08004881 	.word	0x08004881
 800476c:	08004903 	.word	0x08004903
 8004770:	08004903 	.word	0x08004903
 8004774:	08004903 	.word	0x08004903
 8004778:	080048c1 	.word	0x080048c1
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	68b9      	ldr	r1, [r7, #8]
 8004782:	4618      	mov	r0, r3
 8004784:	f000 fa5c 	bl	8004c40 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	699a      	ldr	r2, [r3, #24]
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	f042 0208 	orr.w	r2, r2, #8
 8004796:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	699a      	ldr	r2, [r3, #24]
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	f022 0204 	bic.w	r2, r2, #4
 80047a6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	6999      	ldr	r1, [r3, #24]
 80047ae:	68bb      	ldr	r3, [r7, #8]
 80047b0:	691a      	ldr	r2, [r3, #16]
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	430a      	orrs	r2, r1
 80047b8:	619a      	str	r2, [r3, #24]
      break;
 80047ba:	e0a5      	b.n	8004908 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	68b9      	ldr	r1, [r7, #8]
 80047c2:	4618      	mov	r0, r3
 80047c4:	f000 faae 	bl	8004d24 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	699a      	ldr	r2, [r3, #24]
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80047d6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	699a      	ldr	r2, [r3, #24]
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80047e6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	6999      	ldr	r1, [r3, #24]
 80047ee:	68bb      	ldr	r3, [r7, #8]
 80047f0:	691b      	ldr	r3, [r3, #16]
 80047f2:	021a      	lsls	r2, r3, #8
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	430a      	orrs	r2, r1
 80047fa:	619a      	str	r2, [r3, #24]
      break;
 80047fc:	e084      	b.n	8004908 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	68b9      	ldr	r1, [r7, #8]
 8004804:	4618      	mov	r0, r3
 8004806:	f000 fb05 	bl	8004e14 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	69da      	ldr	r2, [r3, #28]
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	f042 0208 	orr.w	r2, r2, #8
 8004818:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	69da      	ldr	r2, [r3, #28]
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	f022 0204 	bic.w	r2, r2, #4
 8004828:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	69d9      	ldr	r1, [r3, #28]
 8004830:	68bb      	ldr	r3, [r7, #8]
 8004832:	691a      	ldr	r2, [r3, #16]
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	430a      	orrs	r2, r1
 800483a:	61da      	str	r2, [r3, #28]
      break;
 800483c:	e064      	b.n	8004908 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	68b9      	ldr	r1, [r7, #8]
 8004844:	4618      	mov	r0, r3
 8004846:	f000 fb5b 	bl	8004f00 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	69da      	ldr	r2, [r3, #28]
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004858:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	69da      	ldr	r2, [r3, #28]
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004868:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	69d9      	ldr	r1, [r3, #28]
 8004870:	68bb      	ldr	r3, [r7, #8]
 8004872:	691b      	ldr	r3, [r3, #16]
 8004874:	021a      	lsls	r2, r3, #8
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	430a      	orrs	r2, r1
 800487c:	61da      	str	r2, [r3, #28]
      break;
 800487e:	e043      	b.n	8004908 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	68b9      	ldr	r1, [r7, #8]
 8004886:	4618      	mov	r0, r3
 8004888:	f000 fb92 	bl	8004fb0 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	f042 0208 	orr.w	r2, r2, #8
 800489a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	f022 0204 	bic.w	r2, r2, #4
 80048aa:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80048b2:	68bb      	ldr	r3, [r7, #8]
 80048b4:	691a      	ldr	r2, [r3, #16]
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	430a      	orrs	r2, r1
 80048bc:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80048be:	e023      	b.n	8004908 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	68b9      	ldr	r1, [r7, #8]
 80048c6:	4618      	mov	r0, r3
 80048c8:	f000 fbc4 	bl	8005054 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80048da:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80048ea:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80048f2:	68bb      	ldr	r3, [r7, #8]
 80048f4:	691b      	ldr	r3, [r3, #16]
 80048f6:	021a      	lsls	r2, r3, #8
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	430a      	orrs	r2, r1
 80048fe:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8004900:	e002      	b.n	8004908 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8004902:	2301      	movs	r3, #1
 8004904:	75fb      	strb	r3, [r7, #23]
      break;
 8004906:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	2200      	movs	r2, #0
 800490c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004910:	7dfb      	ldrb	r3, [r7, #23]
}
 8004912:	4618      	mov	r0, r3
 8004914:	3718      	adds	r7, #24
 8004916:	46bd      	mov	sp, r7
 8004918:	bd80      	pop	{r7, pc}
 800491a:	bf00      	nop

0800491c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800491c:	b580      	push	{r7, lr}
 800491e:	b084      	sub	sp, #16
 8004920:	af00      	add	r7, sp, #0
 8004922:	6078      	str	r0, [r7, #4]
 8004924:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004926:	2300      	movs	r3, #0
 8004928:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004930:	2b01      	cmp	r3, #1
 8004932:	d101      	bne.n	8004938 <HAL_TIM_ConfigClockSource+0x1c>
 8004934:	2302      	movs	r3, #2
 8004936:	e0b4      	b.n	8004aa2 <HAL_TIM_ConfigClockSource+0x186>
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	2201      	movs	r2, #1
 800493c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	2202      	movs	r2, #2
 8004944:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	689b      	ldr	r3, [r3, #8]
 800494e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004950:	68ba      	ldr	r2, [r7, #8]
 8004952:	4b56      	ldr	r3, [pc, #344]	; (8004aac <HAL_TIM_ConfigClockSource+0x190>)
 8004954:	4013      	ands	r3, r2
 8004956:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004958:	68bb      	ldr	r3, [r7, #8]
 800495a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800495e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	68ba      	ldr	r2, [r7, #8]
 8004966:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004968:	683b      	ldr	r3, [r7, #0]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004970:	d03e      	beq.n	80049f0 <HAL_TIM_ConfigClockSource+0xd4>
 8004972:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004976:	f200 8087 	bhi.w	8004a88 <HAL_TIM_ConfigClockSource+0x16c>
 800497a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800497e:	f000 8086 	beq.w	8004a8e <HAL_TIM_ConfigClockSource+0x172>
 8004982:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004986:	d87f      	bhi.n	8004a88 <HAL_TIM_ConfigClockSource+0x16c>
 8004988:	2b70      	cmp	r3, #112	; 0x70
 800498a:	d01a      	beq.n	80049c2 <HAL_TIM_ConfigClockSource+0xa6>
 800498c:	2b70      	cmp	r3, #112	; 0x70
 800498e:	d87b      	bhi.n	8004a88 <HAL_TIM_ConfigClockSource+0x16c>
 8004990:	2b60      	cmp	r3, #96	; 0x60
 8004992:	d050      	beq.n	8004a36 <HAL_TIM_ConfigClockSource+0x11a>
 8004994:	2b60      	cmp	r3, #96	; 0x60
 8004996:	d877      	bhi.n	8004a88 <HAL_TIM_ConfigClockSource+0x16c>
 8004998:	2b50      	cmp	r3, #80	; 0x50
 800499a:	d03c      	beq.n	8004a16 <HAL_TIM_ConfigClockSource+0xfa>
 800499c:	2b50      	cmp	r3, #80	; 0x50
 800499e:	d873      	bhi.n	8004a88 <HAL_TIM_ConfigClockSource+0x16c>
 80049a0:	2b40      	cmp	r3, #64	; 0x40
 80049a2:	d058      	beq.n	8004a56 <HAL_TIM_ConfigClockSource+0x13a>
 80049a4:	2b40      	cmp	r3, #64	; 0x40
 80049a6:	d86f      	bhi.n	8004a88 <HAL_TIM_ConfigClockSource+0x16c>
 80049a8:	2b30      	cmp	r3, #48	; 0x30
 80049aa:	d064      	beq.n	8004a76 <HAL_TIM_ConfigClockSource+0x15a>
 80049ac:	2b30      	cmp	r3, #48	; 0x30
 80049ae:	d86b      	bhi.n	8004a88 <HAL_TIM_ConfigClockSource+0x16c>
 80049b0:	2b20      	cmp	r3, #32
 80049b2:	d060      	beq.n	8004a76 <HAL_TIM_ConfigClockSource+0x15a>
 80049b4:	2b20      	cmp	r3, #32
 80049b6:	d867      	bhi.n	8004a88 <HAL_TIM_ConfigClockSource+0x16c>
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d05c      	beq.n	8004a76 <HAL_TIM_ConfigClockSource+0x15a>
 80049bc:	2b10      	cmp	r3, #16
 80049be:	d05a      	beq.n	8004a76 <HAL_TIM_ConfigClockSource+0x15a>
 80049c0:	e062      	b.n	8004a88 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	6818      	ldr	r0, [r3, #0]
 80049c6:	683b      	ldr	r3, [r7, #0]
 80049c8:	6899      	ldr	r1, [r3, #8]
 80049ca:	683b      	ldr	r3, [r7, #0]
 80049cc:	685a      	ldr	r2, [r3, #4]
 80049ce:	683b      	ldr	r3, [r7, #0]
 80049d0:	68db      	ldr	r3, [r3, #12]
 80049d2:	f000 fc0d 	bl	80051f0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	689b      	ldr	r3, [r3, #8]
 80049dc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80049de:	68bb      	ldr	r3, [r7, #8]
 80049e0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80049e4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	68ba      	ldr	r2, [r7, #8]
 80049ec:	609a      	str	r2, [r3, #8]
      break;
 80049ee:	e04f      	b.n	8004a90 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	6818      	ldr	r0, [r3, #0]
 80049f4:	683b      	ldr	r3, [r7, #0]
 80049f6:	6899      	ldr	r1, [r3, #8]
 80049f8:	683b      	ldr	r3, [r7, #0]
 80049fa:	685a      	ldr	r2, [r3, #4]
 80049fc:	683b      	ldr	r3, [r7, #0]
 80049fe:	68db      	ldr	r3, [r3, #12]
 8004a00:	f000 fbf6 	bl	80051f0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	689a      	ldr	r2, [r3, #8]
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004a12:	609a      	str	r2, [r3, #8]
      break;
 8004a14:	e03c      	b.n	8004a90 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	6818      	ldr	r0, [r3, #0]
 8004a1a:	683b      	ldr	r3, [r7, #0]
 8004a1c:	6859      	ldr	r1, [r3, #4]
 8004a1e:	683b      	ldr	r3, [r7, #0]
 8004a20:	68db      	ldr	r3, [r3, #12]
 8004a22:	461a      	mov	r2, r3
 8004a24:	f000 fb6a 	bl	80050fc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	2150      	movs	r1, #80	; 0x50
 8004a2e:	4618      	mov	r0, r3
 8004a30:	f000 fbc3 	bl	80051ba <TIM_ITRx_SetConfig>
      break;
 8004a34:	e02c      	b.n	8004a90 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	6818      	ldr	r0, [r3, #0]
 8004a3a:	683b      	ldr	r3, [r7, #0]
 8004a3c:	6859      	ldr	r1, [r3, #4]
 8004a3e:	683b      	ldr	r3, [r7, #0]
 8004a40:	68db      	ldr	r3, [r3, #12]
 8004a42:	461a      	mov	r2, r3
 8004a44:	f000 fb89 	bl	800515a <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	2160      	movs	r1, #96	; 0x60
 8004a4e:	4618      	mov	r0, r3
 8004a50:	f000 fbb3 	bl	80051ba <TIM_ITRx_SetConfig>
      break;
 8004a54:	e01c      	b.n	8004a90 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	6818      	ldr	r0, [r3, #0]
 8004a5a:	683b      	ldr	r3, [r7, #0]
 8004a5c:	6859      	ldr	r1, [r3, #4]
 8004a5e:	683b      	ldr	r3, [r7, #0]
 8004a60:	68db      	ldr	r3, [r3, #12]
 8004a62:	461a      	mov	r2, r3
 8004a64:	f000 fb4a 	bl	80050fc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	2140      	movs	r1, #64	; 0x40
 8004a6e:	4618      	mov	r0, r3
 8004a70:	f000 fba3 	bl	80051ba <TIM_ITRx_SetConfig>
      break;
 8004a74:	e00c      	b.n	8004a90 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681a      	ldr	r2, [r3, #0]
 8004a7a:	683b      	ldr	r3, [r7, #0]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	4619      	mov	r1, r3
 8004a80:	4610      	mov	r0, r2
 8004a82:	f000 fb9a 	bl	80051ba <TIM_ITRx_SetConfig>
      break;
 8004a86:	e003      	b.n	8004a90 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004a88:	2301      	movs	r3, #1
 8004a8a:	73fb      	strb	r3, [r7, #15]
      break;
 8004a8c:	e000      	b.n	8004a90 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004a8e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	2201      	movs	r2, #1
 8004a94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	2200      	movs	r2, #0
 8004a9c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004aa0:	7bfb      	ldrb	r3, [r7, #15]
}
 8004aa2:	4618      	mov	r0, r3
 8004aa4:	3710      	adds	r7, #16
 8004aa6:	46bd      	mov	sp, r7
 8004aa8:	bd80      	pop	{r7, pc}
 8004aaa:	bf00      	nop
 8004aac:	fffeff88 	.word	0xfffeff88

08004ab0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004ab0:	b480      	push	{r7}
 8004ab2:	b083      	sub	sp, #12
 8004ab4:	af00      	add	r7, sp, #0
 8004ab6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004ab8:	bf00      	nop
 8004aba:	370c      	adds	r7, #12
 8004abc:	46bd      	mov	sp, r7
 8004abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ac2:	4770      	bx	lr

08004ac4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004ac4:	b480      	push	{r7}
 8004ac6:	b083      	sub	sp, #12
 8004ac8:	af00      	add	r7, sp, #0
 8004aca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004acc:	bf00      	nop
 8004ace:	370c      	adds	r7, #12
 8004ad0:	46bd      	mov	sp, r7
 8004ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ad6:	4770      	bx	lr

08004ad8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004ad8:	b480      	push	{r7}
 8004ada:	b083      	sub	sp, #12
 8004adc:	af00      	add	r7, sp, #0
 8004ade:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004ae0:	bf00      	nop
 8004ae2:	370c      	adds	r7, #12
 8004ae4:	46bd      	mov	sp, r7
 8004ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aea:	4770      	bx	lr

08004aec <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004aec:	b480      	push	{r7}
 8004aee:	b083      	sub	sp, #12
 8004af0:	af00      	add	r7, sp, #0
 8004af2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004af4:	bf00      	nop
 8004af6:	370c      	adds	r7, #12
 8004af8:	46bd      	mov	sp, r7
 8004afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004afe:	4770      	bx	lr

08004b00 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004b00:	b480      	push	{r7}
 8004b02:	b085      	sub	sp, #20
 8004b04:	af00      	add	r7, sp, #0
 8004b06:	6078      	str	r0, [r7, #4]
 8004b08:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	4a40      	ldr	r2, [pc, #256]	; (8004c14 <TIM_Base_SetConfig+0x114>)
 8004b14:	4293      	cmp	r3, r2
 8004b16:	d013      	beq.n	8004b40 <TIM_Base_SetConfig+0x40>
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004b1e:	d00f      	beq.n	8004b40 <TIM_Base_SetConfig+0x40>
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	4a3d      	ldr	r2, [pc, #244]	; (8004c18 <TIM_Base_SetConfig+0x118>)
 8004b24:	4293      	cmp	r3, r2
 8004b26:	d00b      	beq.n	8004b40 <TIM_Base_SetConfig+0x40>
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	4a3c      	ldr	r2, [pc, #240]	; (8004c1c <TIM_Base_SetConfig+0x11c>)
 8004b2c:	4293      	cmp	r3, r2
 8004b2e:	d007      	beq.n	8004b40 <TIM_Base_SetConfig+0x40>
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	4a3b      	ldr	r2, [pc, #236]	; (8004c20 <TIM_Base_SetConfig+0x120>)
 8004b34:	4293      	cmp	r3, r2
 8004b36:	d003      	beq.n	8004b40 <TIM_Base_SetConfig+0x40>
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	4a3a      	ldr	r2, [pc, #232]	; (8004c24 <TIM_Base_SetConfig+0x124>)
 8004b3c:	4293      	cmp	r3, r2
 8004b3e:	d108      	bne.n	8004b52 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004b46:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004b48:	683b      	ldr	r3, [r7, #0]
 8004b4a:	685b      	ldr	r3, [r3, #4]
 8004b4c:	68fa      	ldr	r2, [r7, #12]
 8004b4e:	4313      	orrs	r3, r2
 8004b50:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	4a2f      	ldr	r2, [pc, #188]	; (8004c14 <TIM_Base_SetConfig+0x114>)
 8004b56:	4293      	cmp	r3, r2
 8004b58:	d02b      	beq.n	8004bb2 <TIM_Base_SetConfig+0xb2>
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004b60:	d027      	beq.n	8004bb2 <TIM_Base_SetConfig+0xb2>
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	4a2c      	ldr	r2, [pc, #176]	; (8004c18 <TIM_Base_SetConfig+0x118>)
 8004b66:	4293      	cmp	r3, r2
 8004b68:	d023      	beq.n	8004bb2 <TIM_Base_SetConfig+0xb2>
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	4a2b      	ldr	r2, [pc, #172]	; (8004c1c <TIM_Base_SetConfig+0x11c>)
 8004b6e:	4293      	cmp	r3, r2
 8004b70:	d01f      	beq.n	8004bb2 <TIM_Base_SetConfig+0xb2>
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	4a2a      	ldr	r2, [pc, #168]	; (8004c20 <TIM_Base_SetConfig+0x120>)
 8004b76:	4293      	cmp	r3, r2
 8004b78:	d01b      	beq.n	8004bb2 <TIM_Base_SetConfig+0xb2>
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	4a29      	ldr	r2, [pc, #164]	; (8004c24 <TIM_Base_SetConfig+0x124>)
 8004b7e:	4293      	cmp	r3, r2
 8004b80:	d017      	beq.n	8004bb2 <TIM_Base_SetConfig+0xb2>
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	4a28      	ldr	r2, [pc, #160]	; (8004c28 <TIM_Base_SetConfig+0x128>)
 8004b86:	4293      	cmp	r3, r2
 8004b88:	d013      	beq.n	8004bb2 <TIM_Base_SetConfig+0xb2>
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	4a27      	ldr	r2, [pc, #156]	; (8004c2c <TIM_Base_SetConfig+0x12c>)
 8004b8e:	4293      	cmp	r3, r2
 8004b90:	d00f      	beq.n	8004bb2 <TIM_Base_SetConfig+0xb2>
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	4a26      	ldr	r2, [pc, #152]	; (8004c30 <TIM_Base_SetConfig+0x130>)
 8004b96:	4293      	cmp	r3, r2
 8004b98:	d00b      	beq.n	8004bb2 <TIM_Base_SetConfig+0xb2>
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	4a25      	ldr	r2, [pc, #148]	; (8004c34 <TIM_Base_SetConfig+0x134>)
 8004b9e:	4293      	cmp	r3, r2
 8004ba0:	d007      	beq.n	8004bb2 <TIM_Base_SetConfig+0xb2>
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	4a24      	ldr	r2, [pc, #144]	; (8004c38 <TIM_Base_SetConfig+0x138>)
 8004ba6:	4293      	cmp	r3, r2
 8004ba8:	d003      	beq.n	8004bb2 <TIM_Base_SetConfig+0xb2>
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	4a23      	ldr	r2, [pc, #140]	; (8004c3c <TIM_Base_SetConfig+0x13c>)
 8004bae:	4293      	cmp	r3, r2
 8004bb0:	d108      	bne.n	8004bc4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004bb8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004bba:	683b      	ldr	r3, [r7, #0]
 8004bbc:	68db      	ldr	r3, [r3, #12]
 8004bbe:	68fa      	ldr	r2, [r7, #12]
 8004bc0:	4313      	orrs	r3, r2
 8004bc2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004bca:	683b      	ldr	r3, [r7, #0]
 8004bcc:	695b      	ldr	r3, [r3, #20]
 8004bce:	4313      	orrs	r3, r2
 8004bd0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	68fa      	ldr	r2, [r7, #12]
 8004bd6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004bd8:	683b      	ldr	r3, [r7, #0]
 8004bda:	689a      	ldr	r2, [r3, #8]
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004be0:	683b      	ldr	r3, [r7, #0]
 8004be2:	681a      	ldr	r2, [r3, #0]
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	4a0a      	ldr	r2, [pc, #40]	; (8004c14 <TIM_Base_SetConfig+0x114>)
 8004bec:	4293      	cmp	r3, r2
 8004bee:	d003      	beq.n	8004bf8 <TIM_Base_SetConfig+0xf8>
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	4a0c      	ldr	r2, [pc, #48]	; (8004c24 <TIM_Base_SetConfig+0x124>)
 8004bf4:	4293      	cmp	r3, r2
 8004bf6:	d103      	bne.n	8004c00 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004bf8:	683b      	ldr	r3, [r7, #0]
 8004bfa:	691a      	ldr	r2, [r3, #16]
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	2201      	movs	r2, #1
 8004c04:	615a      	str	r2, [r3, #20]
}
 8004c06:	bf00      	nop
 8004c08:	3714      	adds	r7, #20
 8004c0a:	46bd      	mov	sp, r7
 8004c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c10:	4770      	bx	lr
 8004c12:	bf00      	nop
 8004c14:	40010000 	.word	0x40010000
 8004c18:	40000400 	.word	0x40000400
 8004c1c:	40000800 	.word	0x40000800
 8004c20:	40000c00 	.word	0x40000c00
 8004c24:	40010400 	.word	0x40010400
 8004c28:	40014000 	.word	0x40014000
 8004c2c:	40014400 	.word	0x40014400
 8004c30:	40014800 	.word	0x40014800
 8004c34:	40001800 	.word	0x40001800
 8004c38:	40001c00 	.word	0x40001c00
 8004c3c:	40002000 	.word	0x40002000

08004c40 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004c40:	b480      	push	{r7}
 8004c42:	b087      	sub	sp, #28
 8004c44:	af00      	add	r7, sp, #0
 8004c46:	6078      	str	r0, [r7, #4]
 8004c48:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	6a1b      	ldr	r3, [r3, #32]
 8004c4e:	f023 0201 	bic.w	r2, r3, #1
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	6a1b      	ldr	r3, [r3, #32]
 8004c5a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	685b      	ldr	r3, [r3, #4]
 8004c60:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	699b      	ldr	r3, [r3, #24]
 8004c66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004c68:	68fa      	ldr	r2, [r7, #12]
 8004c6a:	4b2b      	ldr	r3, [pc, #172]	; (8004d18 <TIM_OC1_SetConfig+0xd8>)
 8004c6c:	4013      	ands	r3, r2
 8004c6e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	f023 0303 	bic.w	r3, r3, #3
 8004c76:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004c78:	683b      	ldr	r3, [r7, #0]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	68fa      	ldr	r2, [r7, #12]
 8004c7e:	4313      	orrs	r3, r2
 8004c80:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004c82:	697b      	ldr	r3, [r7, #20]
 8004c84:	f023 0302 	bic.w	r3, r3, #2
 8004c88:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004c8a:	683b      	ldr	r3, [r7, #0]
 8004c8c:	689b      	ldr	r3, [r3, #8]
 8004c8e:	697a      	ldr	r2, [r7, #20]
 8004c90:	4313      	orrs	r3, r2
 8004c92:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	4a21      	ldr	r2, [pc, #132]	; (8004d1c <TIM_OC1_SetConfig+0xdc>)
 8004c98:	4293      	cmp	r3, r2
 8004c9a:	d003      	beq.n	8004ca4 <TIM_OC1_SetConfig+0x64>
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	4a20      	ldr	r2, [pc, #128]	; (8004d20 <TIM_OC1_SetConfig+0xe0>)
 8004ca0:	4293      	cmp	r3, r2
 8004ca2:	d10c      	bne.n	8004cbe <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004ca4:	697b      	ldr	r3, [r7, #20]
 8004ca6:	f023 0308 	bic.w	r3, r3, #8
 8004caa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004cac:	683b      	ldr	r3, [r7, #0]
 8004cae:	68db      	ldr	r3, [r3, #12]
 8004cb0:	697a      	ldr	r2, [r7, #20]
 8004cb2:	4313      	orrs	r3, r2
 8004cb4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004cb6:	697b      	ldr	r3, [r7, #20]
 8004cb8:	f023 0304 	bic.w	r3, r3, #4
 8004cbc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	4a16      	ldr	r2, [pc, #88]	; (8004d1c <TIM_OC1_SetConfig+0xdc>)
 8004cc2:	4293      	cmp	r3, r2
 8004cc4:	d003      	beq.n	8004cce <TIM_OC1_SetConfig+0x8e>
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	4a15      	ldr	r2, [pc, #84]	; (8004d20 <TIM_OC1_SetConfig+0xe0>)
 8004cca:	4293      	cmp	r3, r2
 8004ccc:	d111      	bne.n	8004cf2 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004cce:	693b      	ldr	r3, [r7, #16]
 8004cd0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004cd4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004cd6:	693b      	ldr	r3, [r7, #16]
 8004cd8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004cdc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004cde:	683b      	ldr	r3, [r7, #0]
 8004ce0:	695b      	ldr	r3, [r3, #20]
 8004ce2:	693a      	ldr	r2, [r7, #16]
 8004ce4:	4313      	orrs	r3, r2
 8004ce6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004ce8:	683b      	ldr	r3, [r7, #0]
 8004cea:	699b      	ldr	r3, [r3, #24]
 8004cec:	693a      	ldr	r2, [r7, #16]
 8004cee:	4313      	orrs	r3, r2
 8004cf0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	693a      	ldr	r2, [r7, #16]
 8004cf6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	68fa      	ldr	r2, [r7, #12]
 8004cfc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004cfe:	683b      	ldr	r3, [r7, #0]
 8004d00:	685a      	ldr	r2, [r3, #4]
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	697a      	ldr	r2, [r7, #20]
 8004d0a:	621a      	str	r2, [r3, #32]
}
 8004d0c:	bf00      	nop
 8004d0e:	371c      	adds	r7, #28
 8004d10:	46bd      	mov	sp, r7
 8004d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d16:	4770      	bx	lr
 8004d18:	fffeff8f 	.word	0xfffeff8f
 8004d1c:	40010000 	.word	0x40010000
 8004d20:	40010400 	.word	0x40010400

08004d24 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004d24:	b480      	push	{r7}
 8004d26:	b087      	sub	sp, #28
 8004d28:	af00      	add	r7, sp, #0
 8004d2a:	6078      	str	r0, [r7, #4]
 8004d2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	6a1b      	ldr	r3, [r3, #32]
 8004d32:	f023 0210 	bic.w	r2, r3, #16
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	6a1b      	ldr	r3, [r3, #32]
 8004d3e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	685b      	ldr	r3, [r3, #4]
 8004d44:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	699b      	ldr	r3, [r3, #24]
 8004d4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004d4c:	68fa      	ldr	r2, [r7, #12]
 8004d4e:	4b2e      	ldr	r3, [pc, #184]	; (8004e08 <TIM_OC2_SetConfig+0xe4>)
 8004d50:	4013      	ands	r3, r2
 8004d52:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004d5a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004d5c:	683b      	ldr	r3, [r7, #0]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	021b      	lsls	r3, r3, #8
 8004d62:	68fa      	ldr	r2, [r7, #12]
 8004d64:	4313      	orrs	r3, r2
 8004d66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004d68:	697b      	ldr	r3, [r7, #20]
 8004d6a:	f023 0320 	bic.w	r3, r3, #32
 8004d6e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004d70:	683b      	ldr	r3, [r7, #0]
 8004d72:	689b      	ldr	r3, [r3, #8]
 8004d74:	011b      	lsls	r3, r3, #4
 8004d76:	697a      	ldr	r2, [r7, #20]
 8004d78:	4313      	orrs	r3, r2
 8004d7a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	4a23      	ldr	r2, [pc, #140]	; (8004e0c <TIM_OC2_SetConfig+0xe8>)
 8004d80:	4293      	cmp	r3, r2
 8004d82:	d003      	beq.n	8004d8c <TIM_OC2_SetConfig+0x68>
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	4a22      	ldr	r2, [pc, #136]	; (8004e10 <TIM_OC2_SetConfig+0xec>)
 8004d88:	4293      	cmp	r3, r2
 8004d8a:	d10d      	bne.n	8004da8 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004d8c:	697b      	ldr	r3, [r7, #20]
 8004d8e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004d92:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004d94:	683b      	ldr	r3, [r7, #0]
 8004d96:	68db      	ldr	r3, [r3, #12]
 8004d98:	011b      	lsls	r3, r3, #4
 8004d9a:	697a      	ldr	r2, [r7, #20]
 8004d9c:	4313      	orrs	r3, r2
 8004d9e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004da0:	697b      	ldr	r3, [r7, #20]
 8004da2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004da6:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	4a18      	ldr	r2, [pc, #96]	; (8004e0c <TIM_OC2_SetConfig+0xe8>)
 8004dac:	4293      	cmp	r3, r2
 8004dae:	d003      	beq.n	8004db8 <TIM_OC2_SetConfig+0x94>
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	4a17      	ldr	r2, [pc, #92]	; (8004e10 <TIM_OC2_SetConfig+0xec>)
 8004db4:	4293      	cmp	r3, r2
 8004db6:	d113      	bne.n	8004de0 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004db8:	693b      	ldr	r3, [r7, #16]
 8004dba:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004dbe:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004dc0:	693b      	ldr	r3, [r7, #16]
 8004dc2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004dc6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004dc8:	683b      	ldr	r3, [r7, #0]
 8004dca:	695b      	ldr	r3, [r3, #20]
 8004dcc:	009b      	lsls	r3, r3, #2
 8004dce:	693a      	ldr	r2, [r7, #16]
 8004dd0:	4313      	orrs	r3, r2
 8004dd2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004dd4:	683b      	ldr	r3, [r7, #0]
 8004dd6:	699b      	ldr	r3, [r3, #24]
 8004dd8:	009b      	lsls	r3, r3, #2
 8004dda:	693a      	ldr	r2, [r7, #16]
 8004ddc:	4313      	orrs	r3, r2
 8004dde:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	693a      	ldr	r2, [r7, #16]
 8004de4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	68fa      	ldr	r2, [r7, #12]
 8004dea:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004dec:	683b      	ldr	r3, [r7, #0]
 8004dee:	685a      	ldr	r2, [r3, #4]
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	697a      	ldr	r2, [r7, #20]
 8004df8:	621a      	str	r2, [r3, #32]
}
 8004dfa:	bf00      	nop
 8004dfc:	371c      	adds	r7, #28
 8004dfe:	46bd      	mov	sp, r7
 8004e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e04:	4770      	bx	lr
 8004e06:	bf00      	nop
 8004e08:	feff8fff 	.word	0xfeff8fff
 8004e0c:	40010000 	.word	0x40010000
 8004e10:	40010400 	.word	0x40010400

08004e14 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004e14:	b480      	push	{r7}
 8004e16:	b087      	sub	sp, #28
 8004e18:	af00      	add	r7, sp, #0
 8004e1a:	6078      	str	r0, [r7, #4]
 8004e1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	6a1b      	ldr	r3, [r3, #32]
 8004e22:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	6a1b      	ldr	r3, [r3, #32]
 8004e2e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	685b      	ldr	r3, [r3, #4]
 8004e34:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	69db      	ldr	r3, [r3, #28]
 8004e3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004e3c:	68fa      	ldr	r2, [r7, #12]
 8004e3e:	4b2d      	ldr	r3, [pc, #180]	; (8004ef4 <TIM_OC3_SetConfig+0xe0>)
 8004e40:	4013      	ands	r3, r2
 8004e42:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	f023 0303 	bic.w	r3, r3, #3
 8004e4a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004e4c:	683b      	ldr	r3, [r7, #0]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	68fa      	ldr	r2, [r7, #12]
 8004e52:	4313      	orrs	r3, r2
 8004e54:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004e56:	697b      	ldr	r3, [r7, #20]
 8004e58:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004e5c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004e5e:	683b      	ldr	r3, [r7, #0]
 8004e60:	689b      	ldr	r3, [r3, #8]
 8004e62:	021b      	lsls	r3, r3, #8
 8004e64:	697a      	ldr	r2, [r7, #20]
 8004e66:	4313      	orrs	r3, r2
 8004e68:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	4a22      	ldr	r2, [pc, #136]	; (8004ef8 <TIM_OC3_SetConfig+0xe4>)
 8004e6e:	4293      	cmp	r3, r2
 8004e70:	d003      	beq.n	8004e7a <TIM_OC3_SetConfig+0x66>
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	4a21      	ldr	r2, [pc, #132]	; (8004efc <TIM_OC3_SetConfig+0xe8>)
 8004e76:	4293      	cmp	r3, r2
 8004e78:	d10d      	bne.n	8004e96 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004e7a:	697b      	ldr	r3, [r7, #20]
 8004e7c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004e80:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004e82:	683b      	ldr	r3, [r7, #0]
 8004e84:	68db      	ldr	r3, [r3, #12]
 8004e86:	021b      	lsls	r3, r3, #8
 8004e88:	697a      	ldr	r2, [r7, #20]
 8004e8a:	4313      	orrs	r3, r2
 8004e8c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004e8e:	697b      	ldr	r3, [r7, #20]
 8004e90:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004e94:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	4a17      	ldr	r2, [pc, #92]	; (8004ef8 <TIM_OC3_SetConfig+0xe4>)
 8004e9a:	4293      	cmp	r3, r2
 8004e9c:	d003      	beq.n	8004ea6 <TIM_OC3_SetConfig+0x92>
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	4a16      	ldr	r2, [pc, #88]	; (8004efc <TIM_OC3_SetConfig+0xe8>)
 8004ea2:	4293      	cmp	r3, r2
 8004ea4:	d113      	bne.n	8004ece <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004ea6:	693b      	ldr	r3, [r7, #16]
 8004ea8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004eac:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004eae:	693b      	ldr	r3, [r7, #16]
 8004eb0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004eb4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004eb6:	683b      	ldr	r3, [r7, #0]
 8004eb8:	695b      	ldr	r3, [r3, #20]
 8004eba:	011b      	lsls	r3, r3, #4
 8004ebc:	693a      	ldr	r2, [r7, #16]
 8004ebe:	4313      	orrs	r3, r2
 8004ec0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004ec2:	683b      	ldr	r3, [r7, #0]
 8004ec4:	699b      	ldr	r3, [r3, #24]
 8004ec6:	011b      	lsls	r3, r3, #4
 8004ec8:	693a      	ldr	r2, [r7, #16]
 8004eca:	4313      	orrs	r3, r2
 8004ecc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	693a      	ldr	r2, [r7, #16]
 8004ed2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	68fa      	ldr	r2, [r7, #12]
 8004ed8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004eda:	683b      	ldr	r3, [r7, #0]
 8004edc:	685a      	ldr	r2, [r3, #4]
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	697a      	ldr	r2, [r7, #20]
 8004ee6:	621a      	str	r2, [r3, #32]
}
 8004ee8:	bf00      	nop
 8004eea:	371c      	adds	r7, #28
 8004eec:	46bd      	mov	sp, r7
 8004eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ef2:	4770      	bx	lr
 8004ef4:	fffeff8f 	.word	0xfffeff8f
 8004ef8:	40010000 	.word	0x40010000
 8004efc:	40010400 	.word	0x40010400

08004f00 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004f00:	b480      	push	{r7}
 8004f02:	b087      	sub	sp, #28
 8004f04:	af00      	add	r7, sp, #0
 8004f06:	6078      	str	r0, [r7, #4]
 8004f08:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	6a1b      	ldr	r3, [r3, #32]
 8004f0e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	6a1b      	ldr	r3, [r3, #32]
 8004f1a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	685b      	ldr	r3, [r3, #4]
 8004f20:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	69db      	ldr	r3, [r3, #28]
 8004f26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004f28:	68fa      	ldr	r2, [r7, #12]
 8004f2a:	4b1e      	ldr	r3, [pc, #120]	; (8004fa4 <TIM_OC4_SetConfig+0xa4>)
 8004f2c:	4013      	ands	r3, r2
 8004f2e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004f36:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004f38:	683b      	ldr	r3, [r7, #0]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	021b      	lsls	r3, r3, #8
 8004f3e:	68fa      	ldr	r2, [r7, #12]
 8004f40:	4313      	orrs	r3, r2
 8004f42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004f44:	693b      	ldr	r3, [r7, #16]
 8004f46:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004f4a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004f4c:	683b      	ldr	r3, [r7, #0]
 8004f4e:	689b      	ldr	r3, [r3, #8]
 8004f50:	031b      	lsls	r3, r3, #12
 8004f52:	693a      	ldr	r2, [r7, #16]
 8004f54:	4313      	orrs	r3, r2
 8004f56:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	4a13      	ldr	r2, [pc, #76]	; (8004fa8 <TIM_OC4_SetConfig+0xa8>)
 8004f5c:	4293      	cmp	r3, r2
 8004f5e:	d003      	beq.n	8004f68 <TIM_OC4_SetConfig+0x68>
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	4a12      	ldr	r2, [pc, #72]	; (8004fac <TIM_OC4_SetConfig+0xac>)
 8004f64:	4293      	cmp	r3, r2
 8004f66:	d109      	bne.n	8004f7c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004f68:	697b      	ldr	r3, [r7, #20]
 8004f6a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004f6e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004f70:	683b      	ldr	r3, [r7, #0]
 8004f72:	695b      	ldr	r3, [r3, #20]
 8004f74:	019b      	lsls	r3, r3, #6
 8004f76:	697a      	ldr	r2, [r7, #20]
 8004f78:	4313      	orrs	r3, r2
 8004f7a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	697a      	ldr	r2, [r7, #20]
 8004f80:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	68fa      	ldr	r2, [r7, #12]
 8004f86:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004f88:	683b      	ldr	r3, [r7, #0]
 8004f8a:	685a      	ldr	r2, [r3, #4]
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	693a      	ldr	r2, [r7, #16]
 8004f94:	621a      	str	r2, [r3, #32]
}
 8004f96:	bf00      	nop
 8004f98:	371c      	adds	r7, #28
 8004f9a:	46bd      	mov	sp, r7
 8004f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fa0:	4770      	bx	lr
 8004fa2:	bf00      	nop
 8004fa4:	feff8fff 	.word	0xfeff8fff
 8004fa8:	40010000 	.word	0x40010000
 8004fac:	40010400 	.word	0x40010400

08004fb0 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004fb0:	b480      	push	{r7}
 8004fb2:	b087      	sub	sp, #28
 8004fb4:	af00      	add	r7, sp, #0
 8004fb6:	6078      	str	r0, [r7, #4]
 8004fb8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	6a1b      	ldr	r3, [r3, #32]
 8004fbe:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	6a1b      	ldr	r3, [r3, #32]
 8004fca:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	685b      	ldr	r3, [r3, #4]
 8004fd0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004fd6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8004fd8:	68fa      	ldr	r2, [r7, #12]
 8004fda:	4b1b      	ldr	r3, [pc, #108]	; (8005048 <TIM_OC5_SetConfig+0x98>)
 8004fdc:	4013      	ands	r3, r2
 8004fde:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004fe0:	683b      	ldr	r3, [r7, #0]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	68fa      	ldr	r2, [r7, #12]
 8004fe6:	4313      	orrs	r3, r2
 8004fe8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8004fea:	693b      	ldr	r3, [r7, #16]
 8004fec:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8004ff0:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8004ff2:	683b      	ldr	r3, [r7, #0]
 8004ff4:	689b      	ldr	r3, [r3, #8]
 8004ff6:	041b      	lsls	r3, r3, #16
 8004ff8:	693a      	ldr	r2, [r7, #16]
 8004ffa:	4313      	orrs	r3, r2
 8004ffc:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	4a12      	ldr	r2, [pc, #72]	; (800504c <TIM_OC5_SetConfig+0x9c>)
 8005002:	4293      	cmp	r3, r2
 8005004:	d003      	beq.n	800500e <TIM_OC5_SetConfig+0x5e>
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	4a11      	ldr	r2, [pc, #68]	; (8005050 <TIM_OC5_SetConfig+0xa0>)
 800500a:	4293      	cmp	r3, r2
 800500c:	d109      	bne.n	8005022 <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800500e:	697b      	ldr	r3, [r7, #20]
 8005010:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005014:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8005016:	683b      	ldr	r3, [r7, #0]
 8005018:	695b      	ldr	r3, [r3, #20]
 800501a:	021b      	lsls	r3, r3, #8
 800501c:	697a      	ldr	r2, [r7, #20]
 800501e:	4313      	orrs	r3, r2
 8005020:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	697a      	ldr	r2, [r7, #20]
 8005026:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	68fa      	ldr	r2, [r7, #12]
 800502c:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800502e:	683b      	ldr	r3, [r7, #0]
 8005030:	685a      	ldr	r2, [r3, #4]
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	693a      	ldr	r2, [r7, #16]
 800503a:	621a      	str	r2, [r3, #32]
}
 800503c:	bf00      	nop
 800503e:	371c      	adds	r7, #28
 8005040:	46bd      	mov	sp, r7
 8005042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005046:	4770      	bx	lr
 8005048:	fffeff8f 	.word	0xfffeff8f
 800504c:	40010000 	.word	0x40010000
 8005050:	40010400 	.word	0x40010400

08005054 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005054:	b480      	push	{r7}
 8005056:	b087      	sub	sp, #28
 8005058:	af00      	add	r7, sp, #0
 800505a:	6078      	str	r0, [r7, #4]
 800505c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	6a1b      	ldr	r3, [r3, #32]
 8005062:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	6a1b      	ldr	r3, [r3, #32]
 800506e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	685b      	ldr	r3, [r3, #4]
 8005074:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800507a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800507c:	68fa      	ldr	r2, [r7, #12]
 800507e:	4b1c      	ldr	r3, [pc, #112]	; (80050f0 <TIM_OC6_SetConfig+0x9c>)
 8005080:	4013      	ands	r3, r2
 8005082:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005084:	683b      	ldr	r3, [r7, #0]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	021b      	lsls	r3, r3, #8
 800508a:	68fa      	ldr	r2, [r7, #12]
 800508c:	4313      	orrs	r3, r2
 800508e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005090:	693b      	ldr	r3, [r7, #16]
 8005092:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005096:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005098:	683b      	ldr	r3, [r7, #0]
 800509a:	689b      	ldr	r3, [r3, #8]
 800509c:	051b      	lsls	r3, r3, #20
 800509e:	693a      	ldr	r2, [r7, #16]
 80050a0:	4313      	orrs	r3, r2
 80050a2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	4a13      	ldr	r2, [pc, #76]	; (80050f4 <TIM_OC6_SetConfig+0xa0>)
 80050a8:	4293      	cmp	r3, r2
 80050aa:	d003      	beq.n	80050b4 <TIM_OC6_SetConfig+0x60>
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	4a12      	ldr	r2, [pc, #72]	; (80050f8 <TIM_OC6_SetConfig+0xa4>)
 80050b0:	4293      	cmp	r3, r2
 80050b2:	d109      	bne.n	80050c8 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80050b4:	697b      	ldr	r3, [r7, #20]
 80050b6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80050ba:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80050bc:	683b      	ldr	r3, [r7, #0]
 80050be:	695b      	ldr	r3, [r3, #20]
 80050c0:	029b      	lsls	r3, r3, #10
 80050c2:	697a      	ldr	r2, [r7, #20]
 80050c4:	4313      	orrs	r3, r2
 80050c6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	697a      	ldr	r2, [r7, #20]
 80050cc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	68fa      	ldr	r2, [r7, #12]
 80050d2:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80050d4:	683b      	ldr	r3, [r7, #0]
 80050d6:	685a      	ldr	r2, [r3, #4]
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	693a      	ldr	r2, [r7, #16]
 80050e0:	621a      	str	r2, [r3, #32]
}
 80050e2:	bf00      	nop
 80050e4:	371c      	adds	r7, #28
 80050e6:	46bd      	mov	sp, r7
 80050e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ec:	4770      	bx	lr
 80050ee:	bf00      	nop
 80050f0:	feff8fff 	.word	0xfeff8fff
 80050f4:	40010000 	.word	0x40010000
 80050f8:	40010400 	.word	0x40010400

080050fc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80050fc:	b480      	push	{r7}
 80050fe:	b087      	sub	sp, #28
 8005100:	af00      	add	r7, sp, #0
 8005102:	60f8      	str	r0, [r7, #12]
 8005104:	60b9      	str	r1, [r7, #8]
 8005106:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	6a1b      	ldr	r3, [r3, #32]
 800510c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	6a1b      	ldr	r3, [r3, #32]
 8005112:	f023 0201 	bic.w	r2, r3, #1
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	699b      	ldr	r3, [r3, #24]
 800511e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005120:	693b      	ldr	r3, [r7, #16]
 8005122:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005126:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	011b      	lsls	r3, r3, #4
 800512c:	693a      	ldr	r2, [r7, #16]
 800512e:	4313      	orrs	r3, r2
 8005130:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005132:	697b      	ldr	r3, [r7, #20]
 8005134:	f023 030a 	bic.w	r3, r3, #10
 8005138:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800513a:	697a      	ldr	r2, [r7, #20]
 800513c:	68bb      	ldr	r3, [r7, #8]
 800513e:	4313      	orrs	r3, r2
 8005140:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	693a      	ldr	r2, [r7, #16]
 8005146:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	697a      	ldr	r2, [r7, #20]
 800514c:	621a      	str	r2, [r3, #32]
}
 800514e:	bf00      	nop
 8005150:	371c      	adds	r7, #28
 8005152:	46bd      	mov	sp, r7
 8005154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005158:	4770      	bx	lr

0800515a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800515a:	b480      	push	{r7}
 800515c:	b087      	sub	sp, #28
 800515e:	af00      	add	r7, sp, #0
 8005160:	60f8      	str	r0, [r7, #12]
 8005162:	60b9      	str	r1, [r7, #8]
 8005164:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	6a1b      	ldr	r3, [r3, #32]
 800516a:	f023 0210 	bic.w	r2, r3, #16
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	699b      	ldr	r3, [r3, #24]
 8005176:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	6a1b      	ldr	r3, [r3, #32]
 800517c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800517e:	697b      	ldr	r3, [r7, #20]
 8005180:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005184:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	031b      	lsls	r3, r3, #12
 800518a:	697a      	ldr	r2, [r7, #20]
 800518c:	4313      	orrs	r3, r2
 800518e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005190:	693b      	ldr	r3, [r7, #16]
 8005192:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005196:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005198:	68bb      	ldr	r3, [r7, #8]
 800519a:	011b      	lsls	r3, r3, #4
 800519c:	693a      	ldr	r2, [r7, #16]
 800519e:	4313      	orrs	r3, r2
 80051a0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	697a      	ldr	r2, [r7, #20]
 80051a6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	693a      	ldr	r2, [r7, #16]
 80051ac:	621a      	str	r2, [r3, #32]
}
 80051ae:	bf00      	nop
 80051b0:	371c      	adds	r7, #28
 80051b2:	46bd      	mov	sp, r7
 80051b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051b8:	4770      	bx	lr

080051ba <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80051ba:	b480      	push	{r7}
 80051bc:	b085      	sub	sp, #20
 80051be:	af00      	add	r7, sp, #0
 80051c0:	6078      	str	r0, [r7, #4]
 80051c2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	689b      	ldr	r3, [r3, #8]
 80051c8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80051d0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80051d2:	683a      	ldr	r2, [r7, #0]
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	4313      	orrs	r3, r2
 80051d8:	f043 0307 	orr.w	r3, r3, #7
 80051dc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	68fa      	ldr	r2, [r7, #12]
 80051e2:	609a      	str	r2, [r3, #8]
}
 80051e4:	bf00      	nop
 80051e6:	3714      	adds	r7, #20
 80051e8:	46bd      	mov	sp, r7
 80051ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ee:	4770      	bx	lr

080051f0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80051f0:	b480      	push	{r7}
 80051f2:	b087      	sub	sp, #28
 80051f4:	af00      	add	r7, sp, #0
 80051f6:	60f8      	str	r0, [r7, #12]
 80051f8:	60b9      	str	r1, [r7, #8]
 80051fa:	607a      	str	r2, [r7, #4]
 80051fc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	689b      	ldr	r3, [r3, #8]
 8005202:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005204:	697b      	ldr	r3, [r7, #20]
 8005206:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800520a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800520c:	683b      	ldr	r3, [r7, #0]
 800520e:	021a      	lsls	r2, r3, #8
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	431a      	orrs	r2, r3
 8005214:	68bb      	ldr	r3, [r7, #8]
 8005216:	4313      	orrs	r3, r2
 8005218:	697a      	ldr	r2, [r7, #20]
 800521a:	4313      	orrs	r3, r2
 800521c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	697a      	ldr	r2, [r7, #20]
 8005222:	609a      	str	r2, [r3, #8]
}
 8005224:	bf00      	nop
 8005226:	371c      	adds	r7, #28
 8005228:	46bd      	mov	sp, r7
 800522a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800522e:	4770      	bx	lr

08005230 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005230:	b480      	push	{r7}
 8005232:	b087      	sub	sp, #28
 8005234:	af00      	add	r7, sp, #0
 8005236:	60f8      	str	r0, [r7, #12]
 8005238:	60b9      	str	r1, [r7, #8]
 800523a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800523c:	68bb      	ldr	r3, [r7, #8]
 800523e:	f003 031f 	and.w	r3, r3, #31
 8005242:	2201      	movs	r2, #1
 8005244:	fa02 f303 	lsl.w	r3, r2, r3
 8005248:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	6a1a      	ldr	r2, [r3, #32]
 800524e:	697b      	ldr	r3, [r7, #20]
 8005250:	43db      	mvns	r3, r3
 8005252:	401a      	ands	r2, r3
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	6a1a      	ldr	r2, [r3, #32]
 800525c:	68bb      	ldr	r3, [r7, #8]
 800525e:	f003 031f 	and.w	r3, r3, #31
 8005262:	6879      	ldr	r1, [r7, #4]
 8005264:	fa01 f303 	lsl.w	r3, r1, r3
 8005268:	431a      	orrs	r2, r3
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	621a      	str	r2, [r3, #32]
}
 800526e:	bf00      	nop
 8005270:	371c      	adds	r7, #28
 8005272:	46bd      	mov	sp, r7
 8005274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005278:	4770      	bx	lr
	...

0800527c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800527c:	b480      	push	{r7}
 800527e:	b085      	sub	sp, #20
 8005280:	af00      	add	r7, sp, #0
 8005282:	6078      	str	r0, [r7, #4]
 8005284:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800528c:	2b01      	cmp	r3, #1
 800528e:	d101      	bne.n	8005294 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005290:	2302      	movs	r3, #2
 8005292:	e06d      	b.n	8005370 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	2201      	movs	r2, #1
 8005298:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	2202      	movs	r2, #2
 80052a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	685b      	ldr	r3, [r3, #4]
 80052aa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	689b      	ldr	r3, [r3, #8]
 80052b2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	4a30      	ldr	r2, [pc, #192]	; (800537c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80052ba:	4293      	cmp	r3, r2
 80052bc:	d004      	beq.n	80052c8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	4a2f      	ldr	r2, [pc, #188]	; (8005380 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80052c4:	4293      	cmp	r3, r2
 80052c6:	d108      	bne.n	80052da <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80052ce:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80052d0:	683b      	ldr	r3, [r7, #0]
 80052d2:	685b      	ldr	r3, [r3, #4]
 80052d4:	68fa      	ldr	r2, [r7, #12]
 80052d6:	4313      	orrs	r3, r2
 80052d8:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80052e0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80052e2:	683b      	ldr	r3, [r7, #0]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	68fa      	ldr	r2, [r7, #12]
 80052e8:	4313      	orrs	r3, r2
 80052ea:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	68fa      	ldr	r2, [r7, #12]
 80052f2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	4a20      	ldr	r2, [pc, #128]	; (800537c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80052fa:	4293      	cmp	r3, r2
 80052fc:	d022      	beq.n	8005344 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005306:	d01d      	beq.n	8005344 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	4a1d      	ldr	r2, [pc, #116]	; (8005384 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800530e:	4293      	cmp	r3, r2
 8005310:	d018      	beq.n	8005344 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	4a1c      	ldr	r2, [pc, #112]	; (8005388 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8005318:	4293      	cmp	r3, r2
 800531a:	d013      	beq.n	8005344 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	4a1a      	ldr	r2, [pc, #104]	; (800538c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8005322:	4293      	cmp	r3, r2
 8005324:	d00e      	beq.n	8005344 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	4a15      	ldr	r2, [pc, #84]	; (8005380 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800532c:	4293      	cmp	r3, r2
 800532e:	d009      	beq.n	8005344 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	4a16      	ldr	r2, [pc, #88]	; (8005390 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8005336:	4293      	cmp	r3, r2
 8005338:	d004      	beq.n	8005344 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	4a15      	ldr	r2, [pc, #84]	; (8005394 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8005340:	4293      	cmp	r3, r2
 8005342:	d10c      	bne.n	800535e <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005344:	68bb      	ldr	r3, [r7, #8]
 8005346:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800534a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800534c:	683b      	ldr	r3, [r7, #0]
 800534e:	689b      	ldr	r3, [r3, #8]
 8005350:	68ba      	ldr	r2, [r7, #8]
 8005352:	4313      	orrs	r3, r2
 8005354:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	68ba      	ldr	r2, [r7, #8]
 800535c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	2201      	movs	r2, #1
 8005362:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	2200      	movs	r2, #0
 800536a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800536e:	2300      	movs	r3, #0
}
 8005370:	4618      	mov	r0, r3
 8005372:	3714      	adds	r7, #20
 8005374:	46bd      	mov	sp, r7
 8005376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800537a:	4770      	bx	lr
 800537c:	40010000 	.word	0x40010000
 8005380:	40010400 	.word	0x40010400
 8005384:	40000400 	.word	0x40000400
 8005388:	40000800 	.word	0x40000800
 800538c:	40000c00 	.word	0x40000c00
 8005390:	40014000 	.word	0x40014000
 8005394:	40001800 	.word	0x40001800

08005398 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005398:	b480      	push	{r7}
 800539a:	b083      	sub	sp, #12
 800539c:	af00      	add	r7, sp, #0
 800539e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80053a0:	bf00      	nop
 80053a2:	370c      	adds	r7, #12
 80053a4:	46bd      	mov	sp, r7
 80053a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053aa:	4770      	bx	lr

080053ac <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80053ac:	b480      	push	{r7}
 80053ae:	b083      	sub	sp, #12
 80053b0:	af00      	add	r7, sp, #0
 80053b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80053b4:	bf00      	nop
 80053b6:	370c      	adds	r7, #12
 80053b8:	46bd      	mov	sp, r7
 80053ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053be:	4770      	bx	lr

080053c0 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80053c0:	b480      	push	{r7}
 80053c2:	b083      	sub	sp, #12
 80053c4:	af00      	add	r7, sp, #0
 80053c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80053c8:	bf00      	nop
 80053ca:	370c      	adds	r7, #12
 80053cc:	46bd      	mov	sp, r7
 80053ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053d2:	4770      	bx	lr

080053d4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80053d4:	b580      	push	{r7, lr}
 80053d6:	b082      	sub	sp, #8
 80053d8:	af00      	add	r7, sp, #0
 80053da:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d101      	bne.n	80053e6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80053e2:	2301      	movs	r3, #1
 80053e4:	e040      	b.n	8005468 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d106      	bne.n	80053fc <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	2200      	movs	r2, #0
 80053f2:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80053f6:	6878      	ldr	r0, [r7, #4]
 80053f8:	f7fc f926 	bl	8001648 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	2224      	movs	r2, #36	; 0x24
 8005400:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	681a      	ldr	r2, [r3, #0]
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	f022 0201 	bic.w	r2, r2, #1
 8005410:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005412:	6878      	ldr	r0, [r7, #4]
 8005414:	f000 fbf0 	bl	8005bf8 <UART_SetConfig>
 8005418:	4603      	mov	r3, r0
 800541a:	2b01      	cmp	r3, #1
 800541c:	d101      	bne.n	8005422 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800541e:	2301      	movs	r3, #1
 8005420:	e022      	b.n	8005468 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005426:	2b00      	cmp	r3, #0
 8005428:	d002      	beq.n	8005430 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800542a:	6878      	ldr	r0, [r7, #4]
 800542c:	f000 fe48 	bl	80060c0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	685a      	ldr	r2, [r3, #4]
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800543e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	689a      	ldr	r2, [r3, #8]
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800544e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	681a      	ldr	r2, [r3, #0]
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	f042 0201 	orr.w	r2, r2, #1
 800545e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005460:	6878      	ldr	r0, [r7, #4]
 8005462:	f000 fecf 	bl	8006204 <UART_CheckIdleState>
 8005466:	4603      	mov	r3, r0
}
 8005468:	4618      	mov	r0, r3
 800546a:	3708      	adds	r7, #8
 800546c:	46bd      	mov	sp, r7
 800546e:	bd80      	pop	{r7, pc}

08005470 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005470:	b580      	push	{r7, lr}
 8005472:	b08a      	sub	sp, #40	; 0x28
 8005474:	af02      	add	r7, sp, #8
 8005476:	60f8      	str	r0, [r7, #12]
 8005478:	60b9      	str	r1, [r7, #8]
 800547a:	603b      	str	r3, [r7, #0]
 800547c:	4613      	mov	r3, r2
 800547e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005484:	2b20      	cmp	r3, #32
 8005486:	d171      	bne.n	800556c <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8005488:	68bb      	ldr	r3, [r7, #8]
 800548a:	2b00      	cmp	r3, #0
 800548c:	d002      	beq.n	8005494 <HAL_UART_Transmit+0x24>
 800548e:	88fb      	ldrh	r3, [r7, #6]
 8005490:	2b00      	cmp	r3, #0
 8005492:	d101      	bne.n	8005498 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8005494:	2301      	movs	r3, #1
 8005496:	e06a      	b.n	800556e <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	2200      	movs	r2, #0
 800549c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	2221      	movs	r2, #33	; 0x21
 80054a4:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80054a6:	f7fc fa59 	bl	800195c <HAL_GetTick>
 80054aa:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	88fa      	ldrh	r2, [r7, #6]
 80054b0:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	88fa      	ldrh	r2, [r7, #6]
 80054b8:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	689b      	ldr	r3, [r3, #8]
 80054c0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80054c4:	d108      	bne.n	80054d8 <HAL_UART_Transmit+0x68>
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	691b      	ldr	r3, [r3, #16]
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d104      	bne.n	80054d8 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80054ce:	2300      	movs	r3, #0
 80054d0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80054d2:	68bb      	ldr	r3, [r7, #8]
 80054d4:	61bb      	str	r3, [r7, #24]
 80054d6:	e003      	b.n	80054e0 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80054d8:	68bb      	ldr	r3, [r7, #8]
 80054da:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80054dc:	2300      	movs	r3, #0
 80054de:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80054e0:	e02c      	b.n	800553c <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80054e2:	683b      	ldr	r3, [r7, #0]
 80054e4:	9300      	str	r3, [sp, #0]
 80054e6:	697b      	ldr	r3, [r7, #20]
 80054e8:	2200      	movs	r2, #0
 80054ea:	2180      	movs	r1, #128	; 0x80
 80054ec:	68f8      	ldr	r0, [r7, #12]
 80054ee:	f000 fec0 	bl	8006272 <UART_WaitOnFlagUntilTimeout>
 80054f2:	4603      	mov	r3, r0
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	d001      	beq.n	80054fc <HAL_UART_Transmit+0x8c>
      {
        return HAL_TIMEOUT;
 80054f8:	2303      	movs	r3, #3
 80054fa:	e038      	b.n	800556e <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 80054fc:	69fb      	ldr	r3, [r7, #28]
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d10b      	bne.n	800551a <HAL_UART_Transmit+0xaa>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005502:	69bb      	ldr	r3, [r7, #24]
 8005504:	881b      	ldrh	r3, [r3, #0]
 8005506:	461a      	mov	r2, r3
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005510:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8005512:	69bb      	ldr	r3, [r7, #24]
 8005514:	3302      	adds	r3, #2
 8005516:	61bb      	str	r3, [r7, #24]
 8005518:	e007      	b.n	800552a <HAL_UART_Transmit+0xba>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800551a:	69fb      	ldr	r3, [r7, #28]
 800551c:	781a      	ldrb	r2, [r3, #0]
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8005524:	69fb      	ldr	r3, [r7, #28]
 8005526:	3301      	adds	r3, #1
 8005528:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005530:	b29b      	uxth	r3, r3
 8005532:	3b01      	subs	r3, #1
 8005534:	b29a      	uxth	r2, r3
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005542:	b29b      	uxth	r3, r3
 8005544:	2b00      	cmp	r3, #0
 8005546:	d1cc      	bne.n	80054e2 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005548:	683b      	ldr	r3, [r7, #0]
 800554a:	9300      	str	r3, [sp, #0]
 800554c:	697b      	ldr	r3, [r7, #20]
 800554e:	2200      	movs	r2, #0
 8005550:	2140      	movs	r1, #64	; 0x40
 8005552:	68f8      	ldr	r0, [r7, #12]
 8005554:	f000 fe8d 	bl	8006272 <UART_WaitOnFlagUntilTimeout>
 8005558:	4603      	mov	r3, r0
 800555a:	2b00      	cmp	r3, #0
 800555c:	d001      	beq.n	8005562 <HAL_UART_Transmit+0xf2>
    {
      return HAL_TIMEOUT;
 800555e:	2303      	movs	r3, #3
 8005560:	e005      	b.n	800556e <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	2220      	movs	r2, #32
 8005566:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8005568:	2300      	movs	r3, #0
 800556a:	e000      	b.n	800556e <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 800556c:	2302      	movs	r3, #2
  }
}
 800556e:	4618      	mov	r0, r3
 8005570:	3720      	adds	r7, #32
 8005572:	46bd      	mov	sp, r7
 8005574:	bd80      	pop	{r7, pc}

08005576 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005576:	b580      	push	{r7, lr}
 8005578:	b08a      	sub	sp, #40	; 0x28
 800557a:	af00      	add	r7, sp, #0
 800557c:	60f8      	str	r0, [r7, #12]
 800557e:	60b9      	str	r1, [r7, #8]
 8005580:	4613      	mov	r3, r2
 8005582:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800558a:	2b20      	cmp	r3, #32
 800558c:	d132      	bne.n	80055f4 <HAL_UART_Receive_IT+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 800558e:	68bb      	ldr	r3, [r7, #8]
 8005590:	2b00      	cmp	r3, #0
 8005592:	d002      	beq.n	800559a <HAL_UART_Receive_IT+0x24>
 8005594:	88fb      	ldrh	r3, [r7, #6]
 8005596:	2b00      	cmp	r3, #0
 8005598:	d101      	bne.n	800559e <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800559a:	2301      	movs	r3, #1
 800559c:	e02b      	b.n	80055f6 <HAL_UART_Receive_IT+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	2200      	movs	r2, #0
 80055a2:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	685b      	ldr	r3, [r3, #4]
 80055aa:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d018      	beq.n	80055e4 <HAL_UART_Receive_IT+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055b8:	697b      	ldr	r3, [r7, #20]
 80055ba:	e853 3f00 	ldrex	r3, [r3]
 80055be:	613b      	str	r3, [r7, #16]
   return(result);
 80055c0:	693b      	ldr	r3, [r7, #16]
 80055c2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80055c6:	627b      	str	r3, [r7, #36]	; 0x24
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	461a      	mov	r2, r3
 80055ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055d0:	623b      	str	r3, [r7, #32]
 80055d2:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055d4:	69f9      	ldr	r1, [r7, #28]
 80055d6:	6a3a      	ldr	r2, [r7, #32]
 80055d8:	e841 2300 	strex	r3, r2, [r1]
 80055dc:	61bb      	str	r3, [r7, #24]
   return(result);
 80055de:	69bb      	ldr	r3, [r7, #24]
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d1e6      	bne.n	80055b2 <HAL_UART_Receive_IT+0x3c>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 80055e4:	88fb      	ldrh	r3, [r7, #6]
 80055e6:	461a      	mov	r2, r3
 80055e8:	68b9      	ldr	r1, [r7, #8]
 80055ea:	68f8      	ldr	r0, [r7, #12]
 80055ec:	f000 ff08 	bl	8006400 <UART_Start_Receive_IT>
 80055f0:	4603      	mov	r3, r0
 80055f2:	e000      	b.n	80055f6 <HAL_UART_Receive_IT+0x80>
  }
  else
  {
    return HAL_BUSY;
 80055f4:	2302      	movs	r3, #2
  }
}
 80055f6:	4618      	mov	r0, r3
 80055f8:	3728      	adds	r7, #40	; 0x28
 80055fa:	46bd      	mov	sp, r7
 80055fc:	bd80      	pop	{r7, pc}
	...

08005600 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005600:	b580      	push	{r7, lr}
 8005602:	b0ba      	sub	sp, #232	; 0xe8
 8005604:	af00      	add	r7, sp, #0
 8005606:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	69db      	ldr	r3, [r3, #28]
 800560e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	689b      	ldr	r3, [r3, #8]
 8005622:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8005626:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800562a:	f640 030f 	movw	r3, #2063	; 0x80f
 800562e:	4013      	ands	r3, r2
 8005630:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8005634:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005638:	2b00      	cmp	r3, #0
 800563a:	d115      	bne.n	8005668 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800563c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005640:	f003 0320 	and.w	r3, r3, #32
 8005644:	2b00      	cmp	r3, #0
 8005646:	d00f      	beq.n	8005668 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005648:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800564c:	f003 0320 	and.w	r3, r3, #32
 8005650:	2b00      	cmp	r3, #0
 8005652:	d009      	beq.n	8005668 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005658:	2b00      	cmp	r3, #0
 800565a:	f000 8297 	beq.w	8005b8c <HAL_UART_IRQHandler+0x58c>
      {
        huart->RxISR(huart);
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005662:	6878      	ldr	r0, [r7, #4]
 8005664:	4798      	blx	r3
      }
      return;
 8005666:	e291      	b.n	8005b8c <HAL_UART_IRQHandler+0x58c>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8005668:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800566c:	2b00      	cmp	r3, #0
 800566e:	f000 8117 	beq.w	80058a0 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8005672:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005676:	f003 0301 	and.w	r3, r3, #1
 800567a:	2b00      	cmp	r3, #0
 800567c:	d106      	bne.n	800568c <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800567e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8005682:	4b85      	ldr	r3, [pc, #532]	; (8005898 <HAL_UART_IRQHandler+0x298>)
 8005684:	4013      	ands	r3, r2
 8005686:	2b00      	cmp	r3, #0
 8005688:	f000 810a 	beq.w	80058a0 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800568c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005690:	f003 0301 	and.w	r3, r3, #1
 8005694:	2b00      	cmp	r3, #0
 8005696:	d011      	beq.n	80056bc <HAL_UART_IRQHandler+0xbc>
 8005698:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800569c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d00b      	beq.n	80056bc <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	2201      	movs	r2, #1
 80056aa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80056b2:	f043 0201 	orr.w	r2, r3, #1
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80056bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80056c0:	f003 0302 	and.w	r3, r3, #2
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d011      	beq.n	80056ec <HAL_UART_IRQHandler+0xec>
 80056c8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80056cc:	f003 0301 	and.w	r3, r3, #1
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	d00b      	beq.n	80056ec <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	2202      	movs	r2, #2
 80056da:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80056e2:	f043 0204 	orr.w	r2, r3, #4
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80056ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80056f0:	f003 0304 	and.w	r3, r3, #4
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d011      	beq.n	800571c <HAL_UART_IRQHandler+0x11c>
 80056f8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80056fc:	f003 0301 	and.w	r3, r3, #1
 8005700:	2b00      	cmp	r3, #0
 8005702:	d00b      	beq.n	800571c <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	2204      	movs	r2, #4
 800570a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005712:	f043 0202 	orr.w	r2, r3, #2
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800571c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005720:	f003 0308 	and.w	r3, r3, #8
 8005724:	2b00      	cmp	r3, #0
 8005726:	d017      	beq.n	8005758 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005728:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800572c:	f003 0320 	and.w	r3, r3, #32
 8005730:	2b00      	cmp	r3, #0
 8005732:	d105      	bne.n	8005740 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8005734:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005738:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800573c:	2b00      	cmp	r3, #0
 800573e:	d00b      	beq.n	8005758 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	2208      	movs	r2, #8
 8005746:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800574e:	f043 0208 	orr.w	r2, r3, #8
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8005758:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800575c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005760:	2b00      	cmp	r3, #0
 8005762:	d012      	beq.n	800578a <HAL_UART_IRQHandler+0x18a>
 8005764:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005768:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800576c:	2b00      	cmp	r3, #0
 800576e:	d00c      	beq.n	800578a <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005778:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005780:	f043 0220 	orr.w	r2, r3, #32
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005790:	2b00      	cmp	r3, #0
 8005792:	f000 81fd 	beq.w	8005b90 <HAL_UART_IRQHandler+0x590>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8005796:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800579a:	f003 0320 	and.w	r3, r3, #32
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d00d      	beq.n	80057be <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80057a2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80057a6:	f003 0320 	and.w	r3, r3, #32
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d007      	beq.n	80057be <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d003      	beq.n	80057be <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80057ba:	6878      	ldr	r0, [r7, #4]
 80057bc:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80057c4:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	689b      	ldr	r3, [r3, #8]
 80057ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80057d2:	2b40      	cmp	r3, #64	; 0x40
 80057d4:	d005      	beq.n	80057e2 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80057d6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80057da:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d04f      	beq.n	8005882 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80057e2:	6878      	ldr	r0, [r7, #4]
 80057e4:	f000 fed2 	bl	800658c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	689b      	ldr	r3, [r3, #8]
 80057ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80057f2:	2b40      	cmp	r3, #64	; 0x40
 80057f4:	d141      	bne.n	800587a <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	3308      	adds	r3, #8
 80057fc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005800:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005804:	e853 3f00 	ldrex	r3, [r3]
 8005808:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800580c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005810:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005814:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	3308      	adds	r3, #8
 800581e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8005822:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8005826:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800582a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800582e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8005832:	e841 2300 	strex	r3, r2, [r1]
 8005836:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800583a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800583e:	2b00      	cmp	r3, #0
 8005840:	d1d9      	bne.n	80057f6 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005846:	2b00      	cmp	r3, #0
 8005848:	d013      	beq.n	8005872 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800584e:	4a13      	ldr	r2, [pc, #76]	; (800589c <HAL_UART_IRQHandler+0x29c>)
 8005850:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005856:	4618      	mov	r0, r3
 8005858:	f7fc fa31 	bl	8001cbe <HAL_DMA_Abort_IT>
 800585c:	4603      	mov	r3, r0
 800585e:	2b00      	cmp	r3, #0
 8005860:	d017      	beq.n	8005892 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005866:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005868:	687a      	ldr	r2, [r7, #4]
 800586a:	6f52      	ldr	r2, [r2, #116]	; 0x74
 800586c:	4610      	mov	r0, r2
 800586e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005870:	e00f      	b.n	8005892 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005872:	6878      	ldr	r0, [r7, #4]
 8005874:	f000 f9aa 	bl	8005bcc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005878:	e00b      	b.n	8005892 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800587a:	6878      	ldr	r0, [r7, #4]
 800587c:	f000 f9a6 	bl	8005bcc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005880:	e007      	b.n	8005892 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005882:	6878      	ldr	r0, [r7, #4]
 8005884:	f000 f9a2 	bl	8005bcc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	2200      	movs	r2, #0
 800588c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 8005890:	e17e      	b.n	8005b90 <HAL_UART_IRQHandler+0x590>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005892:	bf00      	nop
    return;
 8005894:	e17c      	b.n	8005b90 <HAL_UART_IRQHandler+0x590>
 8005896:	bf00      	nop
 8005898:	04000120 	.word	0x04000120
 800589c:	08006655 	.word	0x08006655

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80058a4:	2b01      	cmp	r3, #1
 80058a6:	f040 814c 	bne.w	8005b42 <HAL_UART_IRQHandler+0x542>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80058aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80058ae:	f003 0310 	and.w	r3, r3, #16
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	f000 8145 	beq.w	8005b42 <HAL_UART_IRQHandler+0x542>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80058b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80058bc:	f003 0310 	and.w	r3, r3, #16
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	f000 813e 	beq.w	8005b42 <HAL_UART_IRQHandler+0x542>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	2210      	movs	r2, #16
 80058cc:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	689b      	ldr	r3, [r3, #8]
 80058d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80058d8:	2b40      	cmp	r3, #64	; 0x40
 80058da:	f040 80b6 	bne.w	8005a4a <HAL_UART_IRQHandler+0x44a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	685b      	ldr	r3, [r3, #4]
 80058e6:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80058ea:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	f000 8150 	beq.w	8005b94 <HAL_UART_IRQHandler+0x594>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80058fa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80058fe:	429a      	cmp	r2, r3
 8005900:	f080 8148 	bcs.w	8005b94 <HAL_UART_IRQHandler+0x594>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800590a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005912:	69db      	ldr	r3, [r3, #28]
 8005914:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005918:	f000 8086 	beq.w	8005a28 <HAL_UART_IRQHandler+0x428>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005924:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005928:	e853 3f00 	ldrex	r3, [r3]
 800592c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8005930:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005934:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005938:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	461a      	mov	r2, r3
 8005942:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8005946:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800594a:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800594e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8005952:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8005956:	e841 2300 	strex	r3, r2, [r1]
 800595a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800595e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005962:	2b00      	cmp	r3, #0
 8005964:	d1da      	bne.n	800591c <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	3308      	adds	r3, #8
 800596c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800596e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005970:	e853 3f00 	ldrex	r3, [r3]
 8005974:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8005976:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005978:	f023 0301 	bic.w	r3, r3, #1
 800597c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	3308      	adds	r3, #8
 8005986:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800598a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800598e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005990:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8005992:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8005996:	e841 2300 	strex	r3, r2, [r1]
 800599a:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800599c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d1e1      	bne.n	8005966 <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	3308      	adds	r3, #8
 80059a8:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059aa:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80059ac:	e853 3f00 	ldrex	r3, [r3]
 80059b0:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80059b2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80059b4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80059b8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	3308      	adds	r3, #8
 80059c2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80059c6:	66fa      	str	r2, [r7, #108]	; 0x6c
 80059c8:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059ca:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80059cc:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80059ce:	e841 2300 	strex	r3, r2, [r1]
 80059d2:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80059d4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d1e3      	bne.n	80059a2 <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	2220      	movs	r2, #32
 80059de:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	2200      	movs	r2, #0
 80059e6:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059ee:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80059f0:	e853 3f00 	ldrex	r3, [r3]
 80059f4:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80059f6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80059f8:	f023 0310 	bic.w	r3, r3, #16
 80059fc:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	461a      	mov	r2, r3
 8005a06:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8005a0a:	65bb      	str	r3, [r7, #88]	; 0x58
 8005a0c:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a0e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8005a10:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005a12:	e841 2300 	strex	r3, r2, [r1]
 8005a16:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8005a18:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	d1e4      	bne.n	80059e8 <HAL_UART_IRQHandler+0x3e8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005a22:	4618      	mov	r0, r3
 8005a24:	f7fc f8db 	bl	8001bde <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	2202      	movs	r2, #2
 8005a2c:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005a3a:	b29b      	uxth	r3, r3
 8005a3c:	1ad3      	subs	r3, r2, r3
 8005a3e:	b29b      	uxth	r3, r3
 8005a40:	4619      	mov	r1, r3
 8005a42:	6878      	ldr	r0, [r7, #4]
 8005a44:	f000 f8cc 	bl	8005be0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005a48:	e0a4      	b.n	8005b94 <HAL_UART_IRQHandler+0x594>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005a56:	b29b      	uxth	r3, r3
 8005a58:	1ad3      	subs	r3, r2, r3
 8005a5a:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005a64:	b29b      	uxth	r3, r3
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	f000 8096 	beq.w	8005b98 <HAL_UART_IRQHandler+0x598>
          && (nb_rx_data > 0U))
 8005a6c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	f000 8091 	beq.w	8005b98 <HAL_UART_IRQHandler+0x598>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a7e:	e853 3f00 	ldrex	r3, [r3]
 8005a82:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005a84:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005a86:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005a8a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	461a      	mov	r2, r3
 8005a94:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8005a98:	647b      	str	r3, [r7, #68]	; 0x44
 8005a9a:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a9c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005a9e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005aa0:	e841 2300 	strex	r3, r2, [r1]
 8005aa4:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005aa6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d1e4      	bne.n	8005a76 <HAL_UART_IRQHandler+0x476>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	3308      	adds	r3, #8
 8005ab2:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ab4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ab6:	e853 3f00 	ldrex	r3, [r3]
 8005aba:	623b      	str	r3, [r7, #32]
   return(result);
 8005abc:	6a3b      	ldr	r3, [r7, #32]
 8005abe:	f023 0301 	bic.w	r3, r3, #1
 8005ac2:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	3308      	adds	r3, #8
 8005acc:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8005ad0:	633a      	str	r2, [r7, #48]	; 0x30
 8005ad2:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ad4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005ad6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005ad8:	e841 2300 	strex	r3, r2, [r1]
 8005adc:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005ade:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	d1e3      	bne.n	8005aac <HAL_UART_IRQHandler+0x4ac>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	2220      	movs	r2, #32
 8005ae8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	2200      	movs	r2, #0
 8005af0:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	2200      	movs	r2, #0
 8005af6:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005afe:	693b      	ldr	r3, [r7, #16]
 8005b00:	e853 3f00 	ldrex	r3, [r3]
 8005b04:	60fb      	str	r3, [r7, #12]
   return(result);
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	f023 0310 	bic.w	r3, r3, #16
 8005b0c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	461a      	mov	r2, r3
 8005b16:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8005b1a:	61fb      	str	r3, [r7, #28]
 8005b1c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b1e:	69b9      	ldr	r1, [r7, #24]
 8005b20:	69fa      	ldr	r2, [r7, #28]
 8005b22:	e841 2300 	strex	r3, r2, [r1]
 8005b26:	617b      	str	r3, [r7, #20]
   return(result);
 8005b28:	697b      	ldr	r3, [r7, #20]
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d1e4      	bne.n	8005af8 <HAL_UART_IRQHandler+0x4f8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	2202      	movs	r2, #2
 8005b32:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005b34:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005b38:	4619      	mov	r1, r3
 8005b3a:	6878      	ldr	r0, [r7, #4]
 8005b3c:	f000 f850 	bl	8005be0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005b40:	e02a      	b.n	8005b98 <HAL_UART_IRQHandler+0x598>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8005b42:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005b46:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d00e      	beq.n	8005b6c <HAL_UART_IRQHandler+0x56c>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8005b4e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005b52:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d008      	beq.n	8005b6c <HAL_UART_IRQHandler+0x56c>
  {
    if (huart->TxISR != NULL)
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	d01c      	beq.n	8005b9c <HAL_UART_IRQHandler+0x59c>
    {
      huart->TxISR(huart);
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005b66:	6878      	ldr	r0, [r7, #4]
 8005b68:	4798      	blx	r3
    }
    return;
 8005b6a:	e017      	b.n	8005b9c <HAL_UART_IRQHandler+0x59c>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8005b6c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005b70:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d012      	beq.n	8005b9e <HAL_UART_IRQHandler+0x59e>
 8005b78:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005b7c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	d00c      	beq.n	8005b9e <HAL_UART_IRQHandler+0x59e>
  {
    UART_EndTransmit_IT(huart);
 8005b84:	6878      	ldr	r0, [r7, #4]
 8005b86:	f000 fd7b 	bl	8006680 <UART_EndTransmit_IT>
    return;
 8005b8a:	e008      	b.n	8005b9e <HAL_UART_IRQHandler+0x59e>
      return;
 8005b8c:	bf00      	nop
 8005b8e:	e006      	b.n	8005b9e <HAL_UART_IRQHandler+0x59e>
    return;
 8005b90:	bf00      	nop
 8005b92:	e004      	b.n	8005b9e <HAL_UART_IRQHandler+0x59e>
      return;
 8005b94:	bf00      	nop
 8005b96:	e002      	b.n	8005b9e <HAL_UART_IRQHandler+0x59e>
      return;
 8005b98:	bf00      	nop
 8005b9a:	e000      	b.n	8005b9e <HAL_UART_IRQHandler+0x59e>
    return;
 8005b9c:	bf00      	nop
  }

}
 8005b9e:	37e8      	adds	r7, #232	; 0xe8
 8005ba0:	46bd      	mov	sp, r7
 8005ba2:	bd80      	pop	{r7, pc}

08005ba4 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005ba4:	b480      	push	{r7}
 8005ba6:	b083      	sub	sp, #12
 8005ba8:	af00      	add	r7, sp, #0
 8005baa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8005bac:	bf00      	nop
 8005bae:	370c      	adds	r7, #12
 8005bb0:	46bd      	mov	sp, r7
 8005bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bb6:	4770      	bx	lr

08005bb8 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005bb8:	b480      	push	{r7}
 8005bba:	b083      	sub	sp, #12
 8005bbc:	af00      	add	r7, sp, #0
 8005bbe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8005bc0:	bf00      	nop
 8005bc2:	370c      	adds	r7, #12
 8005bc4:	46bd      	mov	sp, r7
 8005bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bca:	4770      	bx	lr

08005bcc <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005bcc:	b480      	push	{r7}
 8005bce:	b083      	sub	sp, #12
 8005bd0:	af00      	add	r7, sp, #0
 8005bd2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8005bd4:	bf00      	nop
 8005bd6:	370c      	adds	r7, #12
 8005bd8:	46bd      	mov	sp, r7
 8005bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bde:	4770      	bx	lr

08005be0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005be0:	b480      	push	{r7}
 8005be2:	b083      	sub	sp, #12
 8005be4:	af00      	add	r7, sp, #0
 8005be6:	6078      	str	r0, [r7, #4]
 8005be8:	460b      	mov	r3, r1
 8005bea:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005bec:	bf00      	nop
 8005bee:	370c      	adds	r7, #12
 8005bf0:	46bd      	mov	sp, r7
 8005bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bf6:	4770      	bx	lr

08005bf8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005bf8:	b580      	push	{r7, lr}
 8005bfa:	b088      	sub	sp, #32
 8005bfc:	af00      	add	r7, sp, #0
 8005bfe:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005c00:	2300      	movs	r3, #0
 8005c02:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	689a      	ldr	r2, [r3, #8]
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	691b      	ldr	r3, [r3, #16]
 8005c0c:	431a      	orrs	r2, r3
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	695b      	ldr	r3, [r3, #20]
 8005c12:	431a      	orrs	r2, r3
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	69db      	ldr	r3, [r3, #28]
 8005c18:	4313      	orrs	r3, r2
 8005c1a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	681a      	ldr	r2, [r3, #0]
 8005c22:	4ba6      	ldr	r3, [pc, #664]	; (8005ebc <UART_SetConfig+0x2c4>)
 8005c24:	4013      	ands	r3, r2
 8005c26:	687a      	ldr	r2, [r7, #4]
 8005c28:	6812      	ldr	r2, [r2, #0]
 8005c2a:	6979      	ldr	r1, [r7, #20]
 8005c2c:	430b      	orrs	r3, r1
 8005c2e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	685b      	ldr	r3, [r3, #4]
 8005c36:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	68da      	ldr	r2, [r3, #12]
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	430a      	orrs	r2, r1
 8005c44:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	699b      	ldr	r3, [r3, #24]
 8005c4a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	6a1b      	ldr	r3, [r3, #32]
 8005c50:	697a      	ldr	r2, [r7, #20]
 8005c52:	4313      	orrs	r3, r2
 8005c54:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	689b      	ldr	r3, [r3, #8]
 8005c5c:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	697a      	ldr	r2, [r7, #20]
 8005c66:	430a      	orrs	r2, r1
 8005c68:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	4a94      	ldr	r2, [pc, #592]	; (8005ec0 <UART_SetConfig+0x2c8>)
 8005c70:	4293      	cmp	r3, r2
 8005c72:	d120      	bne.n	8005cb6 <UART_SetConfig+0xbe>
 8005c74:	4b93      	ldr	r3, [pc, #588]	; (8005ec4 <UART_SetConfig+0x2cc>)
 8005c76:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005c7a:	f003 0303 	and.w	r3, r3, #3
 8005c7e:	2b03      	cmp	r3, #3
 8005c80:	d816      	bhi.n	8005cb0 <UART_SetConfig+0xb8>
 8005c82:	a201      	add	r2, pc, #4	; (adr r2, 8005c88 <UART_SetConfig+0x90>)
 8005c84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c88:	08005c99 	.word	0x08005c99
 8005c8c:	08005ca5 	.word	0x08005ca5
 8005c90:	08005c9f 	.word	0x08005c9f
 8005c94:	08005cab 	.word	0x08005cab
 8005c98:	2301      	movs	r3, #1
 8005c9a:	77fb      	strb	r3, [r7, #31]
 8005c9c:	e150      	b.n	8005f40 <UART_SetConfig+0x348>
 8005c9e:	2302      	movs	r3, #2
 8005ca0:	77fb      	strb	r3, [r7, #31]
 8005ca2:	e14d      	b.n	8005f40 <UART_SetConfig+0x348>
 8005ca4:	2304      	movs	r3, #4
 8005ca6:	77fb      	strb	r3, [r7, #31]
 8005ca8:	e14a      	b.n	8005f40 <UART_SetConfig+0x348>
 8005caa:	2308      	movs	r3, #8
 8005cac:	77fb      	strb	r3, [r7, #31]
 8005cae:	e147      	b.n	8005f40 <UART_SetConfig+0x348>
 8005cb0:	2310      	movs	r3, #16
 8005cb2:	77fb      	strb	r3, [r7, #31]
 8005cb4:	e144      	b.n	8005f40 <UART_SetConfig+0x348>
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	4a83      	ldr	r2, [pc, #524]	; (8005ec8 <UART_SetConfig+0x2d0>)
 8005cbc:	4293      	cmp	r3, r2
 8005cbe:	d132      	bne.n	8005d26 <UART_SetConfig+0x12e>
 8005cc0:	4b80      	ldr	r3, [pc, #512]	; (8005ec4 <UART_SetConfig+0x2cc>)
 8005cc2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005cc6:	f003 030c 	and.w	r3, r3, #12
 8005cca:	2b0c      	cmp	r3, #12
 8005ccc:	d828      	bhi.n	8005d20 <UART_SetConfig+0x128>
 8005cce:	a201      	add	r2, pc, #4	; (adr r2, 8005cd4 <UART_SetConfig+0xdc>)
 8005cd0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005cd4:	08005d09 	.word	0x08005d09
 8005cd8:	08005d21 	.word	0x08005d21
 8005cdc:	08005d21 	.word	0x08005d21
 8005ce0:	08005d21 	.word	0x08005d21
 8005ce4:	08005d15 	.word	0x08005d15
 8005ce8:	08005d21 	.word	0x08005d21
 8005cec:	08005d21 	.word	0x08005d21
 8005cf0:	08005d21 	.word	0x08005d21
 8005cf4:	08005d0f 	.word	0x08005d0f
 8005cf8:	08005d21 	.word	0x08005d21
 8005cfc:	08005d21 	.word	0x08005d21
 8005d00:	08005d21 	.word	0x08005d21
 8005d04:	08005d1b 	.word	0x08005d1b
 8005d08:	2300      	movs	r3, #0
 8005d0a:	77fb      	strb	r3, [r7, #31]
 8005d0c:	e118      	b.n	8005f40 <UART_SetConfig+0x348>
 8005d0e:	2302      	movs	r3, #2
 8005d10:	77fb      	strb	r3, [r7, #31]
 8005d12:	e115      	b.n	8005f40 <UART_SetConfig+0x348>
 8005d14:	2304      	movs	r3, #4
 8005d16:	77fb      	strb	r3, [r7, #31]
 8005d18:	e112      	b.n	8005f40 <UART_SetConfig+0x348>
 8005d1a:	2308      	movs	r3, #8
 8005d1c:	77fb      	strb	r3, [r7, #31]
 8005d1e:	e10f      	b.n	8005f40 <UART_SetConfig+0x348>
 8005d20:	2310      	movs	r3, #16
 8005d22:	77fb      	strb	r3, [r7, #31]
 8005d24:	e10c      	b.n	8005f40 <UART_SetConfig+0x348>
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	4a68      	ldr	r2, [pc, #416]	; (8005ecc <UART_SetConfig+0x2d4>)
 8005d2c:	4293      	cmp	r3, r2
 8005d2e:	d120      	bne.n	8005d72 <UART_SetConfig+0x17a>
 8005d30:	4b64      	ldr	r3, [pc, #400]	; (8005ec4 <UART_SetConfig+0x2cc>)
 8005d32:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005d36:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8005d3a:	2b30      	cmp	r3, #48	; 0x30
 8005d3c:	d013      	beq.n	8005d66 <UART_SetConfig+0x16e>
 8005d3e:	2b30      	cmp	r3, #48	; 0x30
 8005d40:	d814      	bhi.n	8005d6c <UART_SetConfig+0x174>
 8005d42:	2b20      	cmp	r3, #32
 8005d44:	d009      	beq.n	8005d5a <UART_SetConfig+0x162>
 8005d46:	2b20      	cmp	r3, #32
 8005d48:	d810      	bhi.n	8005d6c <UART_SetConfig+0x174>
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d002      	beq.n	8005d54 <UART_SetConfig+0x15c>
 8005d4e:	2b10      	cmp	r3, #16
 8005d50:	d006      	beq.n	8005d60 <UART_SetConfig+0x168>
 8005d52:	e00b      	b.n	8005d6c <UART_SetConfig+0x174>
 8005d54:	2300      	movs	r3, #0
 8005d56:	77fb      	strb	r3, [r7, #31]
 8005d58:	e0f2      	b.n	8005f40 <UART_SetConfig+0x348>
 8005d5a:	2302      	movs	r3, #2
 8005d5c:	77fb      	strb	r3, [r7, #31]
 8005d5e:	e0ef      	b.n	8005f40 <UART_SetConfig+0x348>
 8005d60:	2304      	movs	r3, #4
 8005d62:	77fb      	strb	r3, [r7, #31]
 8005d64:	e0ec      	b.n	8005f40 <UART_SetConfig+0x348>
 8005d66:	2308      	movs	r3, #8
 8005d68:	77fb      	strb	r3, [r7, #31]
 8005d6a:	e0e9      	b.n	8005f40 <UART_SetConfig+0x348>
 8005d6c:	2310      	movs	r3, #16
 8005d6e:	77fb      	strb	r3, [r7, #31]
 8005d70:	e0e6      	b.n	8005f40 <UART_SetConfig+0x348>
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	4a56      	ldr	r2, [pc, #344]	; (8005ed0 <UART_SetConfig+0x2d8>)
 8005d78:	4293      	cmp	r3, r2
 8005d7a:	d120      	bne.n	8005dbe <UART_SetConfig+0x1c6>
 8005d7c:	4b51      	ldr	r3, [pc, #324]	; (8005ec4 <UART_SetConfig+0x2cc>)
 8005d7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005d82:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8005d86:	2bc0      	cmp	r3, #192	; 0xc0
 8005d88:	d013      	beq.n	8005db2 <UART_SetConfig+0x1ba>
 8005d8a:	2bc0      	cmp	r3, #192	; 0xc0
 8005d8c:	d814      	bhi.n	8005db8 <UART_SetConfig+0x1c0>
 8005d8e:	2b80      	cmp	r3, #128	; 0x80
 8005d90:	d009      	beq.n	8005da6 <UART_SetConfig+0x1ae>
 8005d92:	2b80      	cmp	r3, #128	; 0x80
 8005d94:	d810      	bhi.n	8005db8 <UART_SetConfig+0x1c0>
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	d002      	beq.n	8005da0 <UART_SetConfig+0x1a8>
 8005d9a:	2b40      	cmp	r3, #64	; 0x40
 8005d9c:	d006      	beq.n	8005dac <UART_SetConfig+0x1b4>
 8005d9e:	e00b      	b.n	8005db8 <UART_SetConfig+0x1c0>
 8005da0:	2300      	movs	r3, #0
 8005da2:	77fb      	strb	r3, [r7, #31]
 8005da4:	e0cc      	b.n	8005f40 <UART_SetConfig+0x348>
 8005da6:	2302      	movs	r3, #2
 8005da8:	77fb      	strb	r3, [r7, #31]
 8005daa:	e0c9      	b.n	8005f40 <UART_SetConfig+0x348>
 8005dac:	2304      	movs	r3, #4
 8005dae:	77fb      	strb	r3, [r7, #31]
 8005db0:	e0c6      	b.n	8005f40 <UART_SetConfig+0x348>
 8005db2:	2308      	movs	r3, #8
 8005db4:	77fb      	strb	r3, [r7, #31]
 8005db6:	e0c3      	b.n	8005f40 <UART_SetConfig+0x348>
 8005db8:	2310      	movs	r3, #16
 8005dba:	77fb      	strb	r3, [r7, #31]
 8005dbc:	e0c0      	b.n	8005f40 <UART_SetConfig+0x348>
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	4a44      	ldr	r2, [pc, #272]	; (8005ed4 <UART_SetConfig+0x2dc>)
 8005dc4:	4293      	cmp	r3, r2
 8005dc6:	d125      	bne.n	8005e14 <UART_SetConfig+0x21c>
 8005dc8:	4b3e      	ldr	r3, [pc, #248]	; (8005ec4 <UART_SetConfig+0x2cc>)
 8005dca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005dce:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005dd2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005dd6:	d017      	beq.n	8005e08 <UART_SetConfig+0x210>
 8005dd8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005ddc:	d817      	bhi.n	8005e0e <UART_SetConfig+0x216>
 8005dde:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005de2:	d00b      	beq.n	8005dfc <UART_SetConfig+0x204>
 8005de4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005de8:	d811      	bhi.n	8005e0e <UART_SetConfig+0x216>
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	d003      	beq.n	8005df6 <UART_SetConfig+0x1fe>
 8005dee:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005df2:	d006      	beq.n	8005e02 <UART_SetConfig+0x20a>
 8005df4:	e00b      	b.n	8005e0e <UART_SetConfig+0x216>
 8005df6:	2300      	movs	r3, #0
 8005df8:	77fb      	strb	r3, [r7, #31]
 8005dfa:	e0a1      	b.n	8005f40 <UART_SetConfig+0x348>
 8005dfc:	2302      	movs	r3, #2
 8005dfe:	77fb      	strb	r3, [r7, #31]
 8005e00:	e09e      	b.n	8005f40 <UART_SetConfig+0x348>
 8005e02:	2304      	movs	r3, #4
 8005e04:	77fb      	strb	r3, [r7, #31]
 8005e06:	e09b      	b.n	8005f40 <UART_SetConfig+0x348>
 8005e08:	2308      	movs	r3, #8
 8005e0a:	77fb      	strb	r3, [r7, #31]
 8005e0c:	e098      	b.n	8005f40 <UART_SetConfig+0x348>
 8005e0e:	2310      	movs	r3, #16
 8005e10:	77fb      	strb	r3, [r7, #31]
 8005e12:	e095      	b.n	8005f40 <UART_SetConfig+0x348>
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	4a2f      	ldr	r2, [pc, #188]	; (8005ed8 <UART_SetConfig+0x2e0>)
 8005e1a:	4293      	cmp	r3, r2
 8005e1c:	d125      	bne.n	8005e6a <UART_SetConfig+0x272>
 8005e1e:	4b29      	ldr	r3, [pc, #164]	; (8005ec4 <UART_SetConfig+0x2cc>)
 8005e20:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005e24:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8005e28:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005e2c:	d017      	beq.n	8005e5e <UART_SetConfig+0x266>
 8005e2e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005e32:	d817      	bhi.n	8005e64 <UART_SetConfig+0x26c>
 8005e34:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005e38:	d00b      	beq.n	8005e52 <UART_SetConfig+0x25a>
 8005e3a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005e3e:	d811      	bhi.n	8005e64 <UART_SetConfig+0x26c>
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	d003      	beq.n	8005e4c <UART_SetConfig+0x254>
 8005e44:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005e48:	d006      	beq.n	8005e58 <UART_SetConfig+0x260>
 8005e4a:	e00b      	b.n	8005e64 <UART_SetConfig+0x26c>
 8005e4c:	2301      	movs	r3, #1
 8005e4e:	77fb      	strb	r3, [r7, #31]
 8005e50:	e076      	b.n	8005f40 <UART_SetConfig+0x348>
 8005e52:	2302      	movs	r3, #2
 8005e54:	77fb      	strb	r3, [r7, #31]
 8005e56:	e073      	b.n	8005f40 <UART_SetConfig+0x348>
 8005e58:	2304      	movs	r3, #4
 8005e5a:	77fb      	strb	r3, [r7, #31]
 8005e5c:	e070      	b.n	8005f40 <UART_SetConfig+0x348>
 8005e5e:	2308      	movs	r3, #8
 8005e60:	77fb      	strb	r3, [r7, #31]
 8005e62:	e06d      	b.n	8005f40 <UART_SetConfig+0x348>
 8005e64:	2310      	movs	r3, #16
 8005e66:	77fb      	strb	r3, [r7, #31]
 8005e68:	e06a      	b.n	8005f40 <UART_SetConfig+0x348>
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	4a1b      	ldr	r2, [pc, #108]	; (8005edc <UART_SetConfig+0x2e4>)
 8005e70:	4293      	cmp	r3, r2
 8005e72:	d138      	bne.n	8005ee6 <UART_SetConfig+0x2ee>
 8005e74:	4b13      	ldr	r3, [pc, #76]	; (8005ec4 <UART_SetConfig+0x2cc>)
 8005e76:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005e7a:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8005e7e:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8005e82:	d017      	beq.n	8005eb4 <UART_SetConfig+0x2bc>
 8005e84:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8005e88:	d82a      	bhi.n	8005ee0 <UART_SetConfig+0x2e8>
 8005e8a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005e8e:	d00b      	beq.n	8005ea8 <UART_SetConfig+0x2b0>
 8005e90:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005e94:	d824      	bhi.n	8005ee0 <UART_SetConfig+0x2e8>
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	d003      	beq.n	8005ea2 <UART_SetConfig+0x2aa>
 8005e9a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005e9e:	d006      	beq.n	8005eae <UART_SetConfig+0x2b6>
 8005ea0:	e01e      	b.n	8005ee0 <UART_SetConfig+0x2e8>
 8005ea2:	2300      	movs	r3, #0
 8005ea4:	77fb      	strb	r3, [r7, #31]
 8005ea6:	e04b      	b.n	8005f40 <UART_SetConfig+0x348>
 8005ea8:	2302      	movs	r3, #2
 8005eaa:	77fb      	strb	r3, [r7, #31]
 8005eac:	e048      	b.n	8005f40 <UART_SetConfig+0x348>
 8005eae:	2304      	movs	r3, #4
 8005eb0:	77fb      	strb	r3, [r7, #31]
 8005eb2:	e045      	b.n	8005f40 <UART_SetConfig+0x348>
 8005eb4:	2308      	movs	r3, #8
 8005eb6:	77fb      	strb	r3, [r7, #31]
 8005eb8:	e042      	b.n	8005f40 <UART_SetConfig+0x348>
 8005eba:	bf00      	nop
 8005ebc:	efff69f3 	.word	0xefff69f3
 8005ec0:	40011000 	.word	0x40011000
 8005ec4:	40023800 	.word	0x40023800
 8005ec8:	40004400 	.word	0x40004400
 8005ecc:	40004800 	.word	0x40004800
 8005ed0:	40004c00 	.word	0x40004c00
 8005ed4:	40005000 	.word	0x40005000
 8005ed8:	40011400 	.word	0x40011400
 8005edc:	40007800 	.word	0x40007800
 8005ee0:	2310      	movs	r3, #16
 8005ee2:	77fb      	strb	r3, [r7, #31]
 8005ee4:	e02c      	b.n	8005f40 <UART_SetConfig+0x348>
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	4a72      	ldr	r2, [pc, #456]	; (80060b4 <UART_SetConfig+0x4bc>)
 8005eec:	4293      	cmp	r3, r2
 8005eee:	d125      	bne.n	8005f3c <UART_SetConfig+0x344>
 8005ef0:	4b71      	ldr	r3, [pc, #452]	; (80060b8 <UART_SetConfig+0x4c0>)
 8005ef2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005ef6:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8005efa:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8005efe:	d017      	beq.n	8005f30 <UART_SetConfig+0x338>
 8005f00:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8005f04:	d817      	bhi.n	8005f36 <UART_SetConfig+0x33e>
 8005f06:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005f0a:	d00b      	beq.n	8005f24 <UART_SetConfig+0x32c>
 8005f0c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005f10:	d811      	bhi.n	8005f36 <UART_SetConfig+0x33e>
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	d003      	beq.n	8005f1e <UART_SetConfig+0x326>
 8005f16:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005f1a:	d006      	beq.n	8005f2a <UART_SetConfig+0x332>
 8005f1c:	e00b      	b.n	8005f36 <UART_SetConfig+0x33e>
 8005f1e:	2300      	movs	r3, #0
 8005f20:	77fb      	strb	r3, [r7, #31]
 8005f22:	e00d      	b.n	8005f40 <UART_SetConfig+0x348>
 8005f24:	2302      	movs	r3, #2
 8005f26:	77fb      	strb	r3, [r7, #31]
 8005f28:	e00a      	b.n	8005f40 <UART_SetConfig+0x348>
 8005f2a:	2304      	movs	r3, #4
 8005f2c:	77fb      	strb	r3, [r7, #31]
 8005f2e:	e007      	b.n	8005f40 <UART_SetConfig+0x348>
 8005f30:	2308      	movs	r3, #8
 8005f32:	77fb      	strb	r3, [r7, #31]
 8005f34:	e004      	b.n	8005f40 <UART_SetConfig+0x348>
 8005f36:	2310      	movs	r3, #16
 8005f38:	77fb      	strb	r3, [r7, #31]
 8005f3a:	e001      	b.n	8005f40 <UART_SetConfig+0x348>
 8005f3c:	2310      	movs	r3, #16
 8005f3e:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	69db      	ldr	r3, [r3, #28]
 8005f44:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005f48:	d15b      	bne.n	8006002 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8005f4a:	7ffb      	ldrb	r3, [r7, #31]
 8005f4c:	2b08      	cmp	r3, #8
 8005f4e:	d828      	bhi.n	8005fa2 <UART_SetConfig+0x3aa>
 8005f50:	a201      	add	r2, pc, #4	; (adr r2, 8005f58 <UART_SetConfig+0x360>)
 8005f52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f56:	bf00      	nop
 8005f58:	08005f7d 	.word	0x08005f7d
 8005f5c:	08005f85 	.word	0x08005f85
 8005f60:	08005f8d 	.word	0x08005f8d
 8005f64:	08005fa3 	.word	0x08005fa3
 8005f68:	08005f93 	.word	0x08005f93
 8005f6c:	08005fa3 	.word	0x08005fa3
 8005f70:	08005fa3 	.word	0x08005fa3
 8005f74:	08005fa3 	.word	0x08005fa3
 8005f78:	08005f9b 	.word	0x08005f9b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005f7c:	f7fd fc56 	bl	800382c <HAL_RCC_GetPCLK1Freq>
 8005f80:	61b8      	str	r0, [r7, #24]
        break;
 8005f82:	e013      	b.n	8005fac <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005f84:	f7fd fc66 	bl	8003854 <HAL_RCC_GetPCLK2Freq>
 8005f88:	61b8      	str	r0, [r7, #24]
        break;
 8005f8a:	e00f      	b.n	8005fac <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005f8c:	4b4b      	ldr	r3, [pc, #300]	; (80060bc <UART_SetConfig+0x4c4>)
 8005f8e:	61bb      	str	r3, [r7, #24]
        break;
 8005f90:	e00c      	b.n	8005fac <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005f92:	f7fd fb39 	bl	8003608 <HAL_RCC_GetSysClockFreq>
 8005f96:	61b8      	str	r0, [r7, #24]
        break;
 8005f98:	e008      	b.n	8005fac <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005f9a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005f9e:	61bb      	str	r3, [r7, #24]
        break;
 8005fa0:	e004      	b.n	8005fac <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8005fa2:	2300      	movs	r3, #0
 8005fa4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8005fa6:	2301      	movs	r3, #1
 8005fa8:	77bb      	strb	r3, [r7, #30]
        break;
 8005faa:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005fac:	69bb      	ldr	r3, [r7, #24]
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	d074      	beq.n	800609c <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005fb2:	69bb      	ldr	r3, [r7, #24]
 8005fb4:	005a      	lsls	r2, r3, #1
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	685b      	ldr	r3, [r3, #4]
 8005fba:	085b      	lsrs	r3, r3, #1
 8005fbc:	441a      	add	r2, r3
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	685b      	ldr	r3, [r3, #4]
 8005fc2:	fbb2 f3f3 	udiv	r3, r2, r3
 8005fc6:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005fc8:	693b      	ldr	r3, [r7, #16]
 8005fca:	2b0f      	cmp	r3, #15
 8005fcc:	d916      	bls.n	8005ffc <UART_SetConfig+0x404>
 8005fce:	693b      	ldr	r3, [r7, #16]
 8005fd0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005fd4:	d212      	bcs.n	8005ffc <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005fd6:	693b      	ldr	r3, [r7, #16]
 8005fd8:	b29b      	uxth	r3, r3
 8005fda:	f023 030f 	bic.w	r3, r3, #15
 8005fde:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005fe0:	693b      	ldr	r3, [r7, #16]
 8005fe2:	085b      	lsrs	r3, r3, #1
 8005fe4:	b29b      	uxth	r3, r3
 8005fe6:	f003 0307 	and.w	r3, r3, #7
 8005fea:	b29a      	uxth	r2, r3
 8005fec:	89fb      	ldrh	r3, [r7, #14]
 8005fee:	4313      	orrs	r3, r2
 8005ff0:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	89fa      	ldrh	r2, [r7, #14]
 8005ff8:	60da      	str	r2, [r3, #12]
 8005ffa:	e04f      	b.n	800609c <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8005ffc:	2301      	movs	r3, #1
 8005ffe:	77bb      	strb	r3, [r7, #30]
 8006000:	e04c      	b.n	800609c <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006002:	7ffb      	ldrb	r3, [r7, #31]
 8006004:	2b08      	cmp	r3, #8
 8006006:	d828      	bhi.n	800605a <UART_SetConfig+0x462>
 8006008:	a201      	add	r2, pc, #4	; (adr r2, 8006010 <UART_SetConfig+0x418>)
 800600a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800600e:	bf00      	nop
 8006010:	08006035 	.word	0x08006035
 8006014:	0800603d 	.word	0x0800603d
 8006018:	08006045 	.word	0x08006045
 800601c:	0800605b 	.word	0x0800605b
 8006020:	0800604b 	.word	0x0800604b
 8006024:	0800605b 	.word	0x0800605b
 8006028:	0800605b 	.word	0x0800605b
 800602c:	0800605b 	.word	0x0800605b
 8006030:	08006053 	.word	0x08006053
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006034:	f7fd fbfa 	bl	800382c <HAL_RCC_GetPCLK1Freq>
 8006038:	61b8      	str	r0, [r7, #24]
        break;
 800603a:	e013      	b.n	8006064 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800603c:	f7fd fc0a 	bl	8003854 <HAL_RCC_GetPCLK2Freq>
 8006040:	61b8      	str	r0, [r7, #24]
        break;
 8006042:	e00f      	b.n	8006064 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006044:	4b1d      	ldr	r3, [pc, #116]	; (80060bc <UART_SetConfig+0x4c4>)
 8006046:	61bb      	str	r3, [r7, #24]
        break;
 8006048:	e00c      	b.n	8006064 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800604a:	f7fd fadd 	bl	8003608 <HAL_RCC_GetSysClockFreq>
 800604e:	61b8      	str	r0, [r7, #24]
        break;
 8006050:	e008      	b.n	8006064 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006052:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006056:	61bb      	str	r3, [r7, #24]
        break;
 8006058:	e004      	b.n	8006064 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 800605a:	2300      	movs	r3, #0
 800605c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800605e:	2301      	movs	r3, #1
 8006060:	77bb      	strb	r3, [r7, #30]
        break;
 8006062:	bf00      	nop
    }

    if (pclk != 0U)
 8006064:	69bb      	ldr	r3, [r7, #24]
 8006066:	2b00      	cmp	r3, #0
 8006068:	d018      	beq.n	800609c <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	685b      	ldr	r3, [r3, #4]
 800606e:	085a      	lsrs	r2, r3, #1
 8006070:	69bb      	ldr	r3, [r7, #24]
 8006072:	441a      	add	r2, r3
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	685b      	ldr	r3, [r3, #4]
 8006078:	fbb2 f3f3 	udiv	r3, r2, r3
 800607c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800607e:	693b      	ldr	r3, [r7, #16]
 8006080:	2b0f      	cmp	r3, #15
 8006082:	d909      	bls.n	8006098 <UART_SetConfig+0x4a0>
 8006084:	693b      	ldr	r3, [r7, #16]
 8006086:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800608a:	d205      	bcs.n	8006098 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800608c:	693b      	ldr	r3, [r7, #16]
 800608e:	b29a      	uxth	r2, r3
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	60da      	str	r2, [r3, #12]
 8006096:	e001      	b.n	800609c <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8006098:	2301      	movs	r3, #1
 800609a:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	2200      	movs	r2, #0
 80060a0:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	2200      	movs	r2, #0
 80060a6:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 80060a8:	7fbb      	ldrb	r3, [r7, #30]
}
 80060aa:	4618      	mov	r0, r3
 80060ac:	3720      	adds	r7, #32
 80060ae:	46bd      	mov	sp, r7
 80060b0:	bd80      	pop	{r7, pc}
 80060b2:	bf00      	nop
 80060b4:	40007c00 	.word	0x40007c00
 80060b8:	40023800 	.word	0x40023800
 80060bc:	00f42400 	.word	0x00f42400

080060c0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80060c0:	b480      	push	{r7}
 80060c2:	b083      	sub	sp, #12
 80060c4:	af00      	add	r7, sp, #0
 80060c6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060cc:	f003 0301 	and.w	r3, r3, #1
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d00a      	beq.n	80060ea <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	685b      	ldr	r3, [r3, #4]
 80060da:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	430a      	orrs	r2, r1
 80060e8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060ee:	f003 0302 	and.w	r3, r3, #2
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d00a      	beq.n	800610c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	685b      	ldr	r3, [r3, #4]
 80060fc:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	430a      	orrs	r2, r1
 800610a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006110:	f003 0304 	and.w	r3, r3, #4
 8006114:	2b00      	cmp	r3, #0
 8006116:	d00a      	beq.n	800612e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	685b      	ldr	r3, [r3, #4]
 800611e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	430a      	orrs	r2, r1
 800612c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006132:	f003 0308 	and.w	r3, r3, #8
 8006136:	2b00      	cmp	r3, #0
 8006138:	d00a      	beq.n	8006150 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	685b      	ldr	r3, [r3, #4]
 8006140:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	430a      	orrs	r2, r1
 800614e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006154:	f003 0310 	and.w	r3, r3, #16
 8006158:	2b00      	cmp	r3, #0
 800615a:	d00a      	beq.n	8006172 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	689b      	ldr	r3, [r3, #8]
 8006162:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	430a      	orrs	r2, r1
 8006170:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006176:	f003 0320 	and.w	r3, r3, #32
 800617a:	2b00      	cmp	r3, #0
 800617c:	d00a      	beq.n	8006194 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	689b      	ldr	r3, [r3, #8]
 8006184:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	430a      	orrs	r2, r1
 8006192:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006198:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800619c:	2b00      	cmp	r3, #0
 800619e:	d01a      	beq.n	80061d6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	685b      	ldr	r3, [r3, #4]
 80061a6:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	430a      	orrs	r2, r1
 80061b4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061ba:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80061be:	d10a      	bne.n	80061d6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	685b      	ldr	r3, [r3, #4]
 80061c6:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	430a      	orrs	r2, r1
 80061d4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80061de:	2b00      	cmp	r3, #0
 80061e0:	d00a      	beq.n	80061f8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	685b      	ldr	r3, [r3, #4]
 80061e8:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	430a      	orrs	r2, r1
 80061f6:	605a      	str	r2, [r3, #4]
  }
}
 80061f8:	bf00      	nop
 80061fa:	370c      	adds	r7, #12
 80061fc:	46bd      	mov	sp, r7
 80061fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006202:	4770      	bx	lr

08006204 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006204:	b580      	push	{r7, lr}
 8006206:	b086      	sub	sp, #24
 8006208:	af02      	add	r7, sp, #8
 800620a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	2200      	movs	r2, #0
 8006210:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006214:	f7fb fba2 	bl	800195c <HAL_GetTick>
 8006218:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	f003 0308 	and.w	r3, r3, #8
 8006224:	2b08      	cmp	r3, #8
 8006226:	d10e      	bne.n	8006246 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006228:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800622c:	9300      	str	r3, [sp, #0]
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	2200      	movs	r2, #0
 8006232:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8006236:	6878      	ldr	r0, [r7, #4]
 8006238:	f000 f81b 	bl	8006272 <UART_WaitOnFlagUntilTimeout>
 800623c:	4603      	mov	r3, r0
 800623e:	2b00      	cmp	r3, #0
 8006240:	d001      	beq.n	8006246 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006242:	2303      	movs	r3, #3
 8006244:	e011      	b.n	800626a <UART_CheckIdleState+0x66>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	2220      	movs	r2, #32
 800624a:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	2220      	movs	r2, #32
 8006250:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	2200      	movs	r2, #0
 8006258:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	2200      	movs	r2, #0
 800625e:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	2200      	movs	r2, #0
 8006264:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8006268:	2300      	movs	r3, #0
}
 800626a:	4618      	mov	r0, r3
 800626c:	3710      	adds	r7, #16
 800626e:	46bd      	mov	sp, r7
 8006270:	bd80      	pop	{r7, pc}

08006272 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006272:	b580      	push	{r7, lr}
 8006274:	b09c      	sub	sp, #112	; 0x70
 8006276:	af00      	add	r7, sp, #0
 8006278:	60f8      	str	r0, [r7, #12]
 800627a:	60b9      	str	r1, [r7, #8]
 800627c:	603b      	str	r3, [r7, #0]
 800627e:	4613      	mov	r3, r2
 8006280:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006282:	e0a7      	b.n	80063d4 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006284:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006286:	f1b3 3fff 	cmp.w	r3, #4294967295
 800628a:	f000 80a3 	beq.w	80063d4 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800628e:	f7fb fb65 	bl	800195c <HAL_GetTick>
 8006292:	4602      	mov	r2, r0
 8006294:	683b      	ldr	r3, [r7, #0]
 8006296:	1ad3      	subs	r3, r2, r3
 8006298:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800629a:	429a      	cmp	r2, r3
 800629c:	d302      	bcc.n	80062a4 <UART_WaitOnFlagUntilTimeout+0x32>
 800629e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	d13f      	bne.n	8006324 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062aa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80062ac:	e853 3f00 	ldrex	r3, [r3]
 80062b0:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80062b2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80062b4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80062b8:	667b      	str	r3, [r7, #100]	; 0x64
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	461a      	mov	r2, r3
 80062c0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80062c2:	65fb      	str	r3, [r7, #92]	; 0x5c
 80062c4:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062c6:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80062c8:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80062ca:	e841 2300 	strex	r3, r2, [r1]
 80062ce:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80062d0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	d1e6      	bne.n	80062a4 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	3308      	adds	r3, #8
 80062dc:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062de:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80062e0:	e853 3f00 	ldrex	r3, [r3]
 80062e4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80062e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80062e8:	f023 0301 	bic.w	r3, r3, #1
 80062ec:	663b      	str	r3, [r7, #96]	; 0x60
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	3308      	adds	r3, #8
 80062f4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80062f6:	64ba      	str	r2, [r7, #72]	; 0x48
 80062f8:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062fa:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80062fc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80062fe:	e841 2300 	strex	r3, r2, [r1]
 8006302:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8006304:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006306:	2b00      	cmp	r3, #0
 8006308:	d1e5      	bne.n	80062d6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	2220      	movs	r2, #32
 800630e:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	2220      	movs	r2, #32
 8006314:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        __HAL_UNLOCK(huart);
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	2200      	movs	r2, #0
 800631c:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

        return HAL_TIMEOUT;
 8006320:	2303      	movs	r3, #3
 8006322:	e068      	b.n	80063f6 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	f003 0304 	and.w	r3, r3, #4
 800632e:	2b00      	cmp	r3, #0
 8006330:	d050      	beq.n	80063d4 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	69db      	ldr	r3, [r3, #28]
 8006338:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800633c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006340:	d148      	bne.n	80063d4 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800634a:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006352:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006354:	e853 3f00 	ldrex	r3, [r3]
 8006358:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800635a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800635c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8006360:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	461a      	mov	r2, r3
 8006368:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800636a:	637b      	str	r3, [r7, #52]	; 0x34
 800636c:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800636e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006370:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006372:	e841 2300 	strex	r3, r2, [r1]
 8006376:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8006378:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800637a:	2b00      	cmp	r3, #0
 800637c:	d1e6      	bne.n	800634c <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	3308      	adds	r3, #8
 8006384:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006386:	697b      	ldr	r3, [r7, #20]
 8006388:	e853 3f00 	ldrex	r3, [r3]
 800638c:	613b      	str	r3, [r7, #16]
   return(result);
 800638e:	693b      	ldr	r3, [r7, #16]
 8006390:	f023 0301 	bic.w	r3, r3, #1
 8006394:	66bb      	str	r3, [r7, #104]	; 0x68
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	3308      	adds	r3, #8
 800639c:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800639e:	623a      	str	r2, [r7, #32]
 80063a0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063a2:	69f9      	ldr	r1, [r7, #28]
 80063a4:	6a3a      	ldr	r2, [r7, #32]
 80063a6:	e841 2300 	strex	r3, r2, [r1]
 80063aa:	61bb      	str	r3, [r7, #24]
   return(result);
 80063ac:	69bb      	ldr	r3, [r7, #24]
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	d1e5      	bne.n	800637e <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	2220      	movs	r2, #32
 80063b6:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	2220      	movs	r2, #32
 80063bc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	2220      	movs	r2, #32
 80063c4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	2200      	movs	r2, #0
 80063cc:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 80063d0:	2303      	movs	r3, #3
 80063d2:	e010      	b.n	80063f6 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	69da      	ldr	r2, [r3, #28]
 80063da:	68bb      	ldr	r3, [r7, #8]
 80063dc:	4013      	ands	r3, r2
 80063de:	68ba      	ldr	r2, [r7, #8]
 80063e0:	429a      	cmp	r2, r3
 80063e2:	bf0c      	ite	eq
 80063e4:	2301      	moveq	r3, #1
 80063e6:	2300      	movne	r3, #0
 80063e8:	b2db      	uxtb	r3, r3
 80063ea:	461a      	mov	r2, r3
 80063ec:	79fb      	ldrb	r3, [r7, #7]
 80063ee:	429a      	cmp	r2, r3
 80063f0:	f43f af48 	beq.w	8006284 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80063f4:	2300      	movs	r3, #0
}
 80063f6:	4618      	mov	r0, r3
 80063f8:	3770      	adds	r7, #112	; 0x70
 80063fa:	46bd      	mov	sp, r7
 80063fc:	bd80      	pop	{r7, pc}
	...

08006400 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006400:	b480      	push	{r7}
 8006402:	b097      	sub	sp, #92	; 0x5c
 8006404:	af00      	add	r7, sp, #0
 8006406:	60f8      	str	r0, [r7, #12]
 8006408:	60b9      	str	r1, [r7, #8]
 800640a:	4613      	mov	r3, r2
 800640c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	68ba      	ldr	r2, [r7, #8]
 8006412:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	88fa      	ldrh	r2, [r7, #6]
 8006418:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	88fa      	ldrh	r2, [r7, #6]
 8006420:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	2200      	movs	r2, #0
 8006428:	669a      	str	r2, [r3, #104]	; 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	689b      	ldr	r3, [r3, #8]
 800642e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006432:	d10e      	bne.n	8006452 <UART_Start_Receive_IT+0x52>
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	691b      	ldr	r3, [r3, #16]
 8006438:	2b00      	cmp	r3, #0
 800643a:	d105      	bne.n	8006448 <UART_Start_Receive_IT+0x48>
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	f240 12ff 	movw	r2, #511	; 0x1ff
 8006442:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006446:	e02d      	b.n	80064a4 <UART_Start_Receive_IT+0xa4>
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	22ff      	movs	r2, #255	; 0xff
 800644c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006450:	e028      	b.n	80064a4 <UART_Start_Receive_IT+0xa4>
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	689b      	ldr	r3, [r3, #8]
 8006456:	2b00      	cmp	r3, #0
 8006458:	d10d      	bne.n	8006476 <UART_Start_Receive_IT+0x76>
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	691b      	ldr	r3, [r3, #16]
 800645e:	2b00      	cmp	r3, #0
 8006460:	d104      	bne.n	800646c <UART_Start_Receive_IT+0x6c>
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	22ff      	movs	r2, #255	; 0xff
 8006466:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800646a:	e01b      	b.n	80064a4 <UART_Start_Receive_IT+0xa4>
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	227f      	movs	r2, #127	; 0x7f
 8006470:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006474:	e016      	b.n	80064a4 <UART_Start_Receive_IT+0xa4>
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	689b      	ldr	r3, [r3, #8]
 800647a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800647e:	d10d      	bne.n	800649c <UART_Start_Receive_IT+0x9c>
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	691b      	ldr	r3, [r3, #16]
 8006484:	2b00      	cmp	r3, #0
 8006486:	d104      	bne.n	8006492 <UART_Start_Receive_IT+0x92>
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	227f      	movs	r2, #127	; 0x7f
 800648c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006490:	e008      	b.n	80064a4 <UART_Start_Receive_IT+0xa4>
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	223f      	movs	r2, #63	; 0x3f
 8006496:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800649a:	e003      	b.n	80064a4 <UART_Start_Receive_IT+0xa4>
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	2200      	movs	r2, #0
 80064a0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	2200      	movs	r2, #0
 80064a8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	2222      	movs	r2, #34	; 0x22
 80064b0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	3308      	adds	r3, #8
 80064ba:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064bc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80064be:	e853 3f00 	ldrex	r3, [r3]
 80064c2:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80064c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80064c6:	f043 0301 	orr.w	r3, r3, #1
 80064ca:	657b      	str	r3, [r7, #84]	; 0x54
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	3308      	adds	r3, #8
 80064d2:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80064d4:	64ba      	str	r2, [r7, #72]	; 0x48
 80064d6:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064d8:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80064da:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80064dc:	e841 2300 	strex	r3, r2, [r1]
 80064e0:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80064e2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	d1e5      	bne.n	80064b4 <UART_Start_Receive_IT+0xb4>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	689b      	ldr	r3, [r3, #8]
 80064ec:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80064f0:	d107      	bne.n	8006502 <UART_Start_Receive_IT+0x102>
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	691b      	ldr	r3, [r3, #16]
 80064f6:	2b00      	cmp	r3, #0
 80064f8:	d103      	bne.n	8006502 <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	4a21      	ldr	r2, [pc, #132]	; (8006584 <UART_Start_Receive_IT+0x184>)
 80064fe:	669a      	str	r2, [r3, #104]	; 0x68
 8006500:	e002      	b.n	8006508 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	4a20      	ldr	r2, [pc, #128]	; (8006588 <UART_Start_Receive_IT+0x188>)
 8006506:	669a      	str	r2, [r3, #104]	; 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	691b      	ldr	r3, [r3, #16]
 800650c:	2b00      	cmp	r3, #0
 800650e:	d019      	beq.n	8006544 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006516:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006518:	e853 3f00 	ldrex	r3, [r3]
 800651c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800651e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006520:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 8006524:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	461a      	mov	r2, r3
 800652c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800652e:	637b      	str	r3, [r7, #52]	; 0x34
 8006530:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006532:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006534:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006536:	e841 2300 	strex	r3, r2, [r1]
 800653a:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800653c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800653e:	2b00      	cmp	r3, #0
 8006540:	d1e6      	bne.n	8006510 <UART_Start_Receive_IT+0x110>
 8006542:	e018      	b.n	8006576 <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800654a:	697b      	ldr	r3, [r7, #20]
 800654c:	e853 3f00 	ldrex	r3, [r3]
 8006550:	613b      	str	r3, [r7, #16]
   return(result);
 8006552:	693b      	ldr	r3, [r7, #16]
 8006554:	f043 0320 	orr.w	r3, r3, #32
 8006558:	653b      	str	r3, [r7, #80]	; 0x50
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	461a      	mov	r2, r3
 8006560:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006562:	623b      	str	r3, [r7, #32]
 8006564:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006566:	69f9      	ldr	r1, [r7, #28]
 8006568:	6a3a      	ldr	r2, [r7, #32]
 800656a:	e841 2300 	strex	r3, r2, [r1]
 800656e:	61bb      	str	r3, [r7, #24]
   return(result);
 8006570:	69bb      	ldr	r3, [r7, #24]
 8006572:	2b00      	cmp	r3, #0
 8006574:	d1e6      	bne.n	8006544 <UART_Start_Receive_IT+0x144>
  }
  return HAL_OK;
 8006576:	2300      	movs	r3, #0
}
 8006578:	4618      	mov	r0, r3
 800657a:	375c      	adds	r7, #92	; 0x5c
 800657c:	46bd      	mov	sp, r7
 800657e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006582:	4770      	bx	lr
 8006584:	0800683b 	.word	0x0800683b
 8006588:	080066d5 	.word	0x080066d5

0800658c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800658c:	b480      	push	{r7}
 800658e:	b095      	sub	sp, #84	; 0x54
 8006590:	af00      	add	r7, sp, #0
 8006592:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800659a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800659c:	e853 3f00 	ldrex	r3, [r3]
 80065a0:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80065a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065a4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80065a8:	64fb      	str	r3, [r7, #76]	; 0x4c
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	461a      	mov	r2, r3
 80065b0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80065b2:	643b      	str	r3, [r7, #64]	; 0x40
 80065b4:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065b6:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80065b8:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80065ba:	e841 2300 	strex	r3, r2, [r1]
 80065be:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80065c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d1e6      	bne.n	8006594 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	3308      	adds	r3, #8
 80065cc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065ce:	6a3b      	ldr	r3, [r7, #32]
 80065d0:	e853 3f00 	ldrex	r3, [r3]
 80065d4:	61fb      	str	r3, [r7, #28]
   return(result);
 80065d6:	69fb      	ldr	r3, [r7, #28]
 80065d8:	f023 0301 	bic.w	r3, r3, #1
 80065dc:	64bb      	str	r3, [r7, #72]	; 0x48
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	3308      	adds	r3, #8
 80065e4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80065e6:	62fa      	str	r2, [r7, #44]	; 0x2c
 80065e8:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065ea:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80065ec:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80065ee:	e841 2300 	strex	r3, r2, [r1]
 80065f2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80065f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	d1e5      	bne.n	80065c6 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80065fe:	2b01      	cmp	r3, #1
 8006600:	d118      	bne.n	8006634 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	e853 3f00 	ldrex	r3, [r3]
 800660e:	60bb      	str	r3, [r7, #8]
   return(result);
 8006610:	68bb      	ldr	r3, [r7, #8]
 8006612:	f023 0310 	bic.w	r3, r3, #16
 8006616:	647b      	str	r3, [r7, #68]	; 0x44
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	461a      	mov	r2, r3
 800661e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006620:	61bb      	str	r3, [r7, #24]
 8006622:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006624:	6979      	ldr	r1, [r7, #20]
 8006626:	69ba      	ldr	r2, [r7, #24]
 8006628:	e841 2300 	strex	r3, r2, [r1]
 800662c:	613b      	str	r3, [r7, #16]
   return(result);
 800662e:	693b      	ldr	r3, [r7, #16]
 8006630:	2b00      	cmp	r3, #0
 8006632:	d1e6      	bne.n	8006602 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	2220      	movs	r2, #32
 8006638:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	2200      	movs	r2, #0
 8006640:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	2200      	movs	r2, #0
 8006646:	669a      	str	r2, [r3, #104]	; 0x68
}
 8006648:	bf00      	nop
 800664a:	3754      	adds	r7, #84	; 0x54
 800664c:	46bd      	mov	sp, r7
 800664e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006652:	4770      	bx	lr

08006654 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006654:	b580      	push	{r7, lr}
 8006656:	b084      	sub	sp, #16
 8006658:	af00      	add	r7, sp, #0
 800665a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006660:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	2200      	movs	r2, #0
 8006666:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	2200      	movs	r2, #0
 800666e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006672:	68f8      	ldr	r0, [r7, #12]
 8006674:	f7ff faaa 	bl	8005bcc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006678:	bf00      	nop
 800667a:	3710      	adds	r7, #16
 800667c:	46bd      	mov	sp, r7
 800667e:	bd80      	pop	{r7, pc}

08006680 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006680:	b580      	push	{r7, lr}
 8006682:	b088      	sub	sp, #32
 8006684:	af00      	add	r7, sp, #0
 8006686:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	e853 3f00 	ldrex	r3, [r3]
 8006694:	60bb      	str	r3, [r7, #8]
   return(result);
 8006696:	68bb      	ldr	r3, [r7, #8]
 8006698:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800669c:	61fb      	str	r3, [r7, #28]
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	461a      	mov	r2, r3
 80066a4:	69fb      	ldr	r3, [r7, #28]
 80066a6:	61bb      	str	r3, [r7, #24]
 80066a8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066aa:	6979      	ldr	r1, [r7, #20]
 80066ac:	69ba      	ldr	r2, [r7, #24]
 80066ae:	e841 2300 	strex	r3, r2, [r1]
 80066b2:	613b      	str	r3, [r7, #16]
   return(result);
 80066b4:	693b      	ldr	r3, [r7, #16]
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	d1e6      	bne.n	8006688 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	2220      	movs	r2, #32
 80066be:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	2200      	movs	r2, #0
 80066c4:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80066c6:	6878      	ldr	r0, [r7, #4]
 80066c8:	f7ff fa6c 	bl	8005ba4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80066cc:	bf00      	nop
 80066ce:	3720      	adds	r7, #32
 80066d0:	46bd      	mov	sp, r7
 80066d2:	bd80      	pop	{r7, pc}

080066d4 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80066d4:	b580      	push	{r7, lr}
 80066d6:	b096      	sub	sp, #88	; 0x58
 80066d8:	af00      	add	r7, sp, #0
 80066da:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80066e2:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80066ec:	2b22      	cmp	r3, #34	; 0x22
 80066ee:	f040 8098 	bne.w	8006822 <UART_RxISR_8BIT+0x14e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066f8:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80066fc:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 8006700:	b2d9      	uxtb	r1, r3
 8006702:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8006706:	b2da      	uxtb	r2, r3
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800670c:	400a      	ands	r2, r1
 800670e:	b2d2      	uxtb	r2, r2
 8006710:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006716:	1c5a      	adds	r2, r3, #1
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006722:	b29b      	uxth	r3, r3
 8006724:	3b01      	subs	r3, #1
 8006726:	b29a      	uxth	r2, r3
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006734:	b29b      	uxth	r3, r3
 8006736:	2b00      	cmp	r3, #0
 8006738:	d17b      	bne.n	8006832 <UART_RxISR_8BIT+0x15e>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006740:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006742:	e853 3f00 	ldrex	r3, [r3]
 8006746:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006748:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800674a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800674e:	653b      	str	r3, [r7, #80]	; 0x50
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	461a      	mov	r2, r3
 8006756:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006758:	647b      	str	r3, [r7, #68]	; 0x44
 800675a:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800675c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800675e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006760:	e841 2300 	strex	r3, r2, [r1]
 8006764:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006766:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006768:	2b00      	cmp	r3, #0
 800676a:	d1e6      	bne.n	800673a <UART_RxISR_8BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	3308      	adds	r3, #8
 8006772:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006774:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006776:	e853 3f00 	ldrex	r3, [r3]
 800677a:	623b      	str	r3, [r7, #32]
   return(result);
 800677c:	6a3b      	ldr	r3, [r7, #32]
 800677e:	f023 0301 	bic.w	r3, r3, #1
 8006782:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	3308      	adds	r3, #8
 800678a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800678c:	633a      	str	r2, [r7, #48]	; 0x30
 800678e:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006790:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006792:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006794:	e841 2300 	strex	r3, r2, [r1]
 8006798:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800679a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800679c:	2b00      	cmp	r3, #0
 800679e:	d1e5      	bne.n	800676c <UART_RxISR_8BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	2220      	movs	r2, #32
 80067a4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	2200      	movs	r2, #0
 80067ac:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	2200      	movs	r2, #0
 80067b2:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80067b8:	2b01      	cmp	r3, #1
 80067ba:	d12e      	bne.n	800681a <UART_RxISR_8BIT+0x146>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	2200      	movs	r2, #0
 80067c0:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067c8:	693b      	ldr	r3, [r7, #16]
 80067ca:	e853 3f00 	ldrex	r3, [r3]
 80067ce:	60fb      	str	r3, [r7, #12]
   return(result);
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	f023 0310 	bic.w	r3, r3, #16
 80067d6:	64bb      	str	r3, [r7, #72]	; 0x48
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	461a      	mov	r2, r3
 80067de:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80067e0:	61fb      	str	r3, [r7, #28]
 80067e2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067e4:	69b9      	ldr	r1, [r7, #24]
 80067e6:	69fa      	ldr	r2, [r7, #28]
 80067e8:	e841 2300 	strex	r3, r2, [r1]
 80067ec:	617b      	str	r3, [r7, #20]
   return(result);
 80067ee:	697b      	ldr	r3, [r7, #20]
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	d1e6      	bne.n	80067c2 <UART_RxISR_8BIT+0xee>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	69db      	ldr	r3, [r3, #28]
 80067fa:	f003 0310 	and.w	r3, r3, #16
 80067fe:	2b10      	cmp	r3, #16
 8006800:	d103      	bne.n	800680a <UART_RxISR_8BIT+0x136>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	2210      	movs	r2, #16
 8006808:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8006810:	4619      	mov	r1, r3
 8006812:	6878      	ldr	r0, [r7, #4]
 8006814:	f7ff f9e4 	bl	8005be0 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006818:	e00b      	b.n	8006832 <UART_RxISR_8BIT+0x15e>
        HAL_UART_RxCpltCallback(huart);
 800681a:	6878      	ldr	r0, [r7, #4]
 800681c:	f7ff f9cc 	bl	8005bb8 <HAL_UART_RxCpltCallback>
}
 8006820:	e007      	b.n	8006832 <UART_RxISR_8BIT+0x15e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	699a      	ldr	r2, [r3, #24]
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	f042 0208 	orr.w	r2, r2, #8
 8006830:	619a      	str	r2, [r3, #24]
}
 8006832:	bf00      	nop
 8006834:	3758      	adds	r7, #88	; 0x58
 8006836:	46bd      	mov	sp, r7
 8006838:	bd80      	pop	{r7, pc}

0800683a <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800683a:	b580      	push	{r7, lr}
 800683c:	b096      	sub	sp, #88	; 0x58
 800683e:	af00      	add	r7, sp, #0
 8006840:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8006848:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006852:	2b22      	cmp	r3, #34	; 0x22
 8006854:	f040 8098 	bne.w	8006988 <UART_RxISR_16BIT+0x14e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800685e:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006866:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 8006868:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 800686c:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8006870:	4013      	ands	r3, r2
 8006872:	b29a      	uxth	r2, r3
 8006874:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006876:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800687c:	1c9a      	adds	r2, r3, #2
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006888:	b29b      	uxth	r3, r3
 800688a:	3b01      	subs	r3, #1
 800688c:	b29a      	uxth	r2, r3
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800689a:	b29b      	uxth	r3, r3
 800689c:	2b00      	cmp	r3, #0
 800689e:	d17b      	bne.n	8006998 <UART_RxISR_16BIT+0x15e>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80068a8:	e853 3f00 	ldrex	r3, [r3]
 80068ac:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80068ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80068b0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80068b4:	64fb      	str	r3, [r7, #76]	; 0x4c
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	461a      	mov	r2, r3
 80068bc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80068be:	643b      	str	r3, [r7, #64]	; 0x40
 80068c0:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068c2:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80068c4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80068c6:	e841 2300 	strex	r3, r2, [r1]
 80068ca:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80068cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	d1e6      	bne.n	80068a0 <UART_RxISR_16BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	3308      	adds	r3, #8
 80068d8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068da:	6a3b      	ldr	r3, [r7, #32]
 80068dc:	e853 3f00 	ldrex	r3, [r3]
 80068e0:	61fb      	str	r3, [r7, #28]
   return(result);
 80068e2:	69fb      	ldr	r3, [r7, #28]
 80068e4:	f023 0301 	bic.w	r3, r3, #1
 80068e8:	64bb      	str	r3, [r7, #72]	; 0x48
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	3308      	adds	r3, #8
 80068f0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80068f2:	62fa      	str	r2, [r7, #44]	; 0x2c
 80068f4:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068f6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80068f8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80068fa:	e841 2300 	strex	r3, r2, [r1]
 80068fe:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006900:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006902:	2b00      	cmp	r3, #0
 8006904:	d1e5      	bne.n	80068d2 <UART_RxISR_16BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	2220      	movs	r2, #32
 800690a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	2200      	movs	r2, #0
 8006912:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	2200      	movs	r2, #0
 8006918:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800691e:	2b01      	cmp	r3, #1
 8006920:	d12e      	bne.n	8006980 <UART_RxISR_16BIT+0x146>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	2200      	movs	r2, #0
 8006926:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	e853 3f00 	ldrex	r3, [r3]
 8006934:	60bb      	str	r3, [r7, #8]
   return(result);
 8006936:	68bb      	ldr	r3, [r7, #8]
 8006938:	f023 0310 	bic.w	r3, r3, #16
 800693c:	647b      	str	r3, [r7, #68]	; 0x44
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	461a      	mov	r2, r3
 8006944:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006946:	61bb      	str	r3, [r7, #24]
 8006948:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800694a:	6979      	ldr	r1, [r7, #20]
 800694c:	69ba      	ldr	r2, [r7, #24]
 800694e:	e841 2300 	strex	r3, r2, [r1]
 8006952:	613b      	str	r3, [r7, #16]
   return(result);
 8006954:	693b      	ldr	r3, [r7, #16]
 8006956:	2b00      	cmp	r3, #0
 8006958:	d1e6      	bne.n	8006928 <UART_RxISR_16BIT+0xee>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	69db      	ldr	r3, [r3, #28]
 8006960:	f003 0310 	and.w	r3, r3, #16
 8006964:	2b10      	cmp	r3, #16
 8006966:	d103      	bne.n	8006970 <UART_RxISR_16BIT+0x136>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	2210      	movs	r2, #16
 800696e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8006976:	4619      	mov	r1, r3
 8006978:	6878      	ldr	r0, [r7, #4]
 800697a:	f7ff f931 	bl	8005be0 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800697e:	e00b      	b.n	8006998 <UART_RxISR_16BIT+0x15e>
        HAL_UART_RxCpltCallback(huart);
 8006980:	6878      	ldr	r0, [r7, #4]
 8006982:	f7ff f919 	bl	8005bb8 <HAL_UART_RxCpltCallback>
}
 8006986:	e007      	b.n	8006998 <UART_RxISR_16BIT+0x15e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	699a      	ldr	r2, [r3, #24]
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	f042 0208 	orr.w	r2, r2, #8
 8006996:	619a      	str	r2, [r3, #24]
}
 8006998:	bf00      	nop
 800699a:	3758      	adds	r7, #88	; 0x58
 800699c:	46bd      	mov	sp, r7
 800699e:	bd80      	pop	{r7, pc}

080069a0 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80069a0:	b084      	sub	sp, #16
 80069a2:	b580      	push	{r7, lr}
 80069a4:	b084      	sub	sp, #16
 80069a6:	af00      	add	r7, sp, #0
 80069a8:	6078      	str	r0, [r7, #4]
 80069aa:	f107 001c 	add.w	r0, r7, #28
 80069ae:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80069b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069b4:	2b01      	cmp	r3, #1
 80069b6:	d120      	bne.n	80069fa <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80069bc:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	68da      	ldr	r2, [r3, #12]
 80069c8:	4b20      	ldr	r3, [pc, #128]	; (8006a4c <USB_CoreInit+0xac>)
 80069ca:	4013      	ands	r3, r2
 80069cc:	687a      	ldr	r2, [r7, #4]
 80069ce:	60d3      	str	r3, [r2, #12]
    /* Select ULPI Interface */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	68db      	ldr	r3, [r3, #12]
 80069d4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80069dc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80069de:	2b01      	cmp	r3, #1
 80069e0:	d105      	bne.n	80069ee <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	68db      	ldr	r3, [r3, #12]
 80069e6:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80069ee:	6878      	ldr	r0, [r7, #4]
 80069f0:	f000 fa96 	bl	8006f20 <USB_CoreReset>
 80069f4:	4603      	mov	r3, r0
 80069f6:	73fb      	strb	r3, [r7, #15]
 80069f8:	e010      	b.n	8006a1c <USB_CoreInit+0x7c>
  }
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	68db      	ldr	r3, [r3, #12]
 80069fe:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006a06:	6878      	ldr	r0, [r7, #4]
 8006a08:	f000 fa8a 	bl	8006f20 <USB_CoreReset>
 8006a0c:	4603      	mov	r3, r0
 8006a0e:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a14:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if (cfg.dma_enable == 1U)
 8006a1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a1e:	2b01      	cmp	r3, #1
 8006a20:	d10b      	bne.n	8006a3a <USB_CoreInit+0x9a>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	689b      	ldr	r3, [r3, #8]
 8006a26:	f043 0206 	orr.w	r2, r3, #6
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	689b      	ldr	r3, [r3, #8]
 8006a32:	f043 0220 	orr.w	r2, r3, #32
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8006a3a:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a3c:	4618      	mov	r0, r3
 8006a3e:	3710      	adds	r7, #16
 8006a40:	46bd      	mov	sp, r7
 8006a42:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006a46:	b004      	add	sp, #16
 8006a48:	4770      	bx	lr
 8006a4a:	bf00      	nop
 8006a4c:	ffbdffbf 	.word	0xffbdffbf

08006a50 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006a50:	b480      	push	{r7}
 8006a52:	b083      	sub	sp, #12
 8006a54:	af00      	add	r7, sp, #0
 8006a56:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	689b      	ldr	r3, [r3, #8]
 8006a5c:	f023 0201 	bic.w	r2, r3, #1
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006a64:	2300      	movs	r3, #0
}
 8006a66:	4618      	mov	r0, r3
 8006a68:	370c      	adds	r7, #12
 8006a6a:	46bd      	mov	sp, r7
 8006a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a70:	4770      	bx	lr

08006a72 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8006a72:	b580      	push	{r7, lr}
 8006a74:	b084      	sub	sp, #16
 8006a76:	af00      	add	r7, sp, #0
 8006a78:	6078      	str	r0, [r7, #4]
 8006a7a:	460b      	mov	r3, r1
 8006a7c:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8006a7e:	2300      	movs	r3, #0
 8006a80:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	68db      	ldr	r3, [r3, #12]
 8006a86:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8006a8e:	78fb      	ldrb	r3, [r7, #3]
 8006a90:	2b01      	cmp	r3, #1
 8006a92:	d115      	bne.n	8006ac0 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	68db      	ldr	r3, [r3, #12]
 8006a98:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8006aa0:	2001      	movs	r0, #1
 8006aa2:	f7fa ff67 	bl	8001974 <HAL_Delay>
      ms++;
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	3301      	adds	r3, #1
 8006aaa:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8006aac:	6878      	ldr	r0, [r7, #4]
 8006aae:	f000 fa29 	bl	8006f04 <USB_GetMode>
 8006ab2:	4603      	mov	r3, r0
 8006ab4:	2b01      	cmp	r3, #1
 8006ab6:	d01e      	beq.n	8006af6 <USB_SetCurrentMode+0x84>
 8006ab8:	68fb      	ldr	r3, [r7, #12]
 8006aba:	2b31      	cmp	r3, #49	; 0x31
 8006abc:	d9f0      	bls.n	8006aa0 <USB_SetCurrentMode+0x2e>
 8006abe:	e01a      	b.n	8006af6 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8006ac0:	78fb      	ldrb	r3, [r7, #3]
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d115      	bne.n	8006af2 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	68db      	ldr	r3, [r3, #12]
 8006aca:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8006ad2:	2001      	movs	r0, #1
 8006ad4:	f7fa ff4e 	bl	8001974 <HAL_Delay>
      ms++;
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	3301      	adds	r3, #1
 8006adc:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8006ade:	6878      	ldr	r0, [r7, #4]
 8006ae0:	f000 fa10 	bl	8006f04 <USB_GetMode>
 8006ae4:	4603      	mov	r3, r0
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	d005      	beq.n	8006af6 <USB_SetCurrentMode+0x84>
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	2b31      	cmp	r3, #49	; 0x31
 8006aee:	d9f0      	bls.n	8006ad2 <USB_SetCurrentMode+0x60>
 8006af0:	e001      	b.n	8006af6 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8006af2:	2301      	movs	r3, #1
 8006af4:	e005      	b.n	8006b02 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	2b32      	cmp	r3, #50	; 0x32
 8006afa:	d101      	bne.n	8006b00 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8006afc:	2301      	movs	r3, #1
 8006afe:	e000      	b.n	8006b02 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8006b00:	2300      	movs	r3, #0
}
 8006b02:	4618      	mov	r0, r3
 8006b04:	3710      	adds	r7, #16
 8006b06:	46bd      	mov	sp, r7
 8006b08:	bd80      	pop	{r7, pc}
	...

08006b0c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006b0c:	b084      	sub	sp, #16
 8006b0e:	b580      	push	{r7, lr}
 8006b10:	b086      	sub	sp, #24
 8006b12:	af00      	add	r7, sp, #0
 8006b14:	6078      	str	r0, [r7, #4]
 8006b16:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8006b1a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8006b1e:	2300      	movs	r3, #0
 8006b20:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8006b26:	2300      	movs	r3, #0
 8006b28:	613b      	str	r3, [r7, #16]
 8006b2a:	e009      	b.n	8006b40 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8006b2c:	687a      	ldr	r2, [r7, #4]
 8006b2e:	693b      	ldr	r3, [r7, #16]
 8006b30:	3340      	adds	r3, #64	; 0x40
 8006b32:	009b      	lsls	r3, r3, #2
 8006b34:	4413      	add	r3, r2
 8006b36:	2200      	movs	r2, #0
 8006b38:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8006b3a:	693b      	ldr	r3, [r7, #16]
 8006b3c:	3301      	adds	r3, #1
 8006b3e:	613b      	str	r3, [r7, #16]
 8006b40:	693b      	ldr	r3, [r7, #16]
 8006b42:	2b0e      	cmp	r3, #14
 8006b44:	d9f2      	bls.n	8006b2c <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8006b46:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	d11c      	bne.n	8006b86 <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006b52:	685b      	ldr	r3, [r3, #4]
 8006b54:	68fa      	ldr	r2, [r7, #12]
 8006b56:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006b5a:	f043 0302 	orr.w	r3, r3, #2
 8006b5e:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b64:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	601a      	str	r2, [r3, #0]
 8006b84:	e005      	b.n	8006b92 <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b8a:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8006b92:	68fb      	ldr	r3, [r7, #12]
 8006b94:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8006b98:	461a      	mov	r2, r3
 8006b9a:	2300      	movs	r3, #0
 8006b9c:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8006b9e:	68fb      	ldr	r3, [r7, #12]
 8006ba0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006ba4:	4619      	mov	r1, r3
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006bac:	461a      	mov	r2, r3
 8006bae:	680b      	ldr	r3, [r1, #0]
 8006bb0:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006bb2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006bb4:	2b01      	cmp	r3, #1
 8006bb6:	d10c      	bne.n	8006bd2 <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8006bb8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	d104      	bne.n	8006bc8 <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8006bbe:	2100      	movs	r1, #0
 8006bc0:	6878      	ldr	r0, [r7, #4]
 8006bc2:	f000 f965 	bl	8006e90 <USB_SetDevSpeed>
 8006bc6:	e008      	b.n	8006bda <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8006bc8:	2101      	movs	r1, #1
 8006bca:	6878      	ldr	r0, [r7, #4]
 8006bcc:	f000 f960 	bl	8006e90 <USB_SetDevSpeed>
 8006bd0:	e003      	b.n	8006bda <USB_DevInit+0xce>
  }
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8006bd2:	2103      	movs	r1, #3
 8006bd4:	6878      	ldr	r0, [r7, #4]
 8006bd6:	f000 f95b 	bl	8006e90 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8006bda:	2110      	movs	r1, #16
 8006bdc:	6878      	ldr	r0, [r7, #4]
 8006bde:	f000 f8f3 	bl	8006dc8 <USB_FlushTxFifo>
 8006be2:	4603      	mov	r3, r0
 8006be4:	2b00      	cmp	r3, #0
 8006be6:	d001      	beq.n	8006bec <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 8006be8:	2301      	movs	r3, #1
 8006bea:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8006bec:	6878      	ldr	r0, [r7, #4]
 8006bee:	f000 f91f 	bl	8006e30 <USB_FlushRxFifo>
 8006bf2:	4603      	mov	r3, r0
 8006bf4:	2b00      	cmp	r3, #0
 8006bf6:	d001      	beq.n	8006bfc <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 8006bf8:	2301      	movs	r3, #1
 8006bfa:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006c02:	461a      	mov	r2, r3
 8006c04:	2300      	movs	r3, #0
 8006c06:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006c0e:	461a      	mov	r2, r3
 8006c10:	2300      	movs	r3, #0
 8006c12:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006c1a:	461a      	mov	r2, r3
 8006c1c:	2300      	movs	r3, #0
 8006c1e:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006c20:	2300      	movs	r3, #0
 8006c22:	613b      	str	r3, [r7, #16]
 8006c24:	e043      	b.n	8006cae <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006c26:	693b      	ldr	r3, [r7, #16]
 8006c28:	015a      	lsls	r2, r3, #5
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	4413      	add	r3, r2
 8006c2e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006c38:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006c3c:	d118      	bne.n	8006c70 <USB_DevInit+0x164>
    {
      if (i == 0U)
 8006c3e:	693b      	ldr	r3, [r7, #16]
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	d10a      	bne.n	8006c5a <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8006c44:	693b      	ldr	r3, [r7, #16]
 8006c46:	015a      	lsls	r2, r3, #5
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	4413      	add	r3, r2
 8006c4c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006c50:	461a      	mov	r2, r3
 8006c52:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8006c56:	6013      	str	r3, [r2, #0]
 8006c58:	e013      	b.n	8006c82 <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8006c5a:	693b      	ldr	r3, [r7, #16]
 8006c5c:	015a      	lsls	r2, r3, #5
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	4413      	add	r3, r2
 8006c62:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006c66:	461a      	mov	r2, r3
 8006c68:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8006c6c:	6013      	str	r3, [r2, #0]
 8006c6e:	e008      	b.n	8006c82 <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8006c70:	693b      	ldr	r3, [r7, #16]
 8006c72:	015a      	lsls	r2, r3, #5
 8006c74:	68fb      	ldr	r3, [r7, #12]
 8006c76:	4413      	add	r3, r2
 8006c78:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006c7c:	461a      	mov	r2, r3
 8006c7e:	2300      	movs	r3, #0
 8006c80:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8006c82:	693b      	ldr	r3, [r7, #16]
 8006c84:	015a      	lsls	r2, r3, #5
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	4413      	add	r3, r2
 8006c8a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006c8e:	461a      	mov	r2, r3
 8006c90:	2300      	movs	r3, #0
 8006c92:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8006c94:	693b      	ldr	r3, [r7, #16]
 8006c96:	015a      	lsls	r2, r3, #5
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	4413      	add	r3, r2
 8006c9c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006ca0:	461a      	mov	r2, r3
 8006ca2:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8006ca6:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006ca8:	693b      	ldr	r3, [r7, #16]
 8006caa:	3301      	adds	r3, #1
 8006cac:	613b      	str	r3, [r7, #16]
 8006cae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cb0:	693a      	ldr	r2, [r7, #16]
 8006cb2:	429a      	cmp	r2, r3
 8006cb4:	d3b7      	bcc.n	8006c26 <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006cb6:	2300      	movs	r3, #0
 8006cb8:	613b      	str	r3, [r7, #16]
 8006cba:	e043      	b.n	8006d44 <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006cbc:	693b      	ldr	r3, [r7, #16]
 8006cbe:	015a      	lsls	r2, r3, #5
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	4413      	add	r3, r2
 8006cc4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006cce:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006cd2:	d118      	bne.n	8006d06 <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 8006cd4:	693b      	ldr	r3, [r7, #16]
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	d10a      	bne.n	8006cf0 <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8006cda:	693b      	ldr	r3, [r7, #16]
 8006cdc:	015a      	lsls	r2, r3, #5
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	4413      	add	r3, r2
 8006ce2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006ce6:	461a      	mov	r2, r3
 8006ce8:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8006cec:	6013      	str	r3, [r2, #0]
 8006cee:	e013      	b.n	8006d18 <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8006cf0:	693b      	ldr	r3, [r7, #16]
 8006cf2:	015a      	lsls	r2, r3, #5
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	4413      	add	r3, r2
 8006cf8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006cfc:	461a      	mov	r2, r3
 8006cfe:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8006d02:	6013      	str	r3, [r2, #0]
 8006d04:	e008      	b.n	8006d18 <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8006d06:	693b      	ldr	r3, [r7, #16]
 8006d08:	015a      	lsls	r2, r3, #5
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	4413      	add	r3, r2
 8006d0e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006d12:	461a      	mov	r2, r3
 8006d14:	2300      	movs	r3, #0
 8006d16:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8006d18:	693b      	ldr	r3, [r7, #16]
 8006d1a:	015a      	lsls	r2, r3, #5
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	4413      	add	r3, r2
 8006d20:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006d24:	461a      	mov	r2, r3
 8006d26:	2300      	movs	r3, #0
 8006d28:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8006d2a:	693b      	ldr	r3, [r7, #16]
 8006d2c:	015a      	lsls	r2, r3, #5
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	4413      	add	r3, r2
 8006d32:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006d36:	461a      	mov	r2, r3
 8006d38:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8006d3c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006d3e:	693b      	ldr	r3, [r7, #16]
 8006d40:	3301      	adds	r3, #1
 8006d42:	613b      	str	r3, [r7, #16]
 8006d44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d46:	693a      	ldr	r2, [r7, #16]
 8006d48:	429a      	cmp	r2, r3
 8006d4a:	d3b7      	bcc.n	8006cbc <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8006d4c:	68fb      	ldr	r3, [r7, #12]
 8006d4e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006d52:	691b      	ldr	r3, [r3, #16]
 8006d54:	68fa      	ldr	r2, [r7, #12]
 8006d56:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006d5a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006d5e:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	2200      	movs	r2, #0
 8006d64:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8006d6c:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8006d6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	d105      	bne.n	8006d80 <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	699b      	ldr	r3, [r3, #24]
 8006d78:	f043 0210 	orr.w	r2, r3, #16
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	699a      	ldr	r2, [r3, #24]
 8006d84:	4b0e      	ldr	r3, [pc, #56]	; (8006dc0 <USB_DevInit+0x2b4>)
 8006d86:	4313      	orrs	r3, r2
 8006d88:	687a      	ldr	r2, [r7, #4]
 8006d8a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8006d8c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006d8e:	2b00      	cmp	r3, #0
 8006d90:	d005      	beq.n	8006d9e <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	699b      	ldr	r3, [r3, #24]
 8006d96:	f043 0208 	orr.w	r2, r3, #8
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8006d9e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006da0:	2b01      	cmp	r3, #1
 8006da2:	d105      	bne.n	8006db0 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	699a      	ldr	r2, [r3, #24]
 8006da8:	4b06      	ldr	r3, [pc, #24]	; (8006dc4 <USB_DevInit+0x2b8>)
 8006daa:	4313      	orrs	r3, r2
 8006dac:	687a      	ldr	r2, [r7, #4]
 8006dae:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8006db0:	7dfb      	ldrb	r3, [r7, #23]
}
 8006db2:	4618      	mov	r0, r3
 8006db4:	3718      	adds	r7, #24
 8006db6:	46bd      	mov	sp, r7
 8006db8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006dbc:	b004      	add	sp, #16
 8006dbe:	4770      	bx	lr
 8006dc0:	803c3800 	.word	0x803c3800
 8006dc4:	40000004 	.word	0x40000004

08006dc8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8006dc8:	b480      	push	{r7}
 8006dca:	b085      	sub	sp, #20
 8006dcc:	af00      	add	r7, sp, #0
 8006dce:	6078      	str	r0, [r7, #4]
 8006dd0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8006dd2:	2300      	movs	r3, #0
 8006dd4:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	3301      	adds	r3, #1
 8006dda:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8006ddc:	68fb      	ldr	r3, [r7, #12]
 8006dde:	4a13      	ldr	r2, [pc, #76]	; (8006e2c <USB_FlushTxFifo+0x64>)
 8006de0:	4293      	cmp	r3, r2
 8006de2:	d901      	bls.n	8006de8 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8006de4:	2303      	movs	r3, #3
 8006de6:	e01b      	b.n	8006e20 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	691b      	ldr	r3, [r3, #16]
 8006dec:	2b00      	cmp	r3, #0
 8006dee:	daf2      	bge.n	8006dd6 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8006df0:	2300      	movs	r3, #0
 8006df2:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8006df4:	683b      	ldr	r3, [r7, #0]
 8006df6:	019b      	lsls	r3, r3, #6
 8006df8:	f043 0220 	orr.w	r2, r3, #32
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	3301      	adds	r3, #1
 8006e04:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8006e06:	68fb      	ldr	r3, [r7, #12]
 8006e08:	4a08      	ldr	r2, [pc, #32]	; (8006e2c <USB_FlushTxFifo+0x64>)
 8006e0a:	4293      	cmp	r3, r2
 8006e0c:	d901      	bls.n	8006e12 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8006e0e:	2303      	movs	r3, #3
 8006e10:	e006      	b.n	8006e20 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	691b      	ldr	r3, [r3, #16]
 8006e16:	f003 0320 	and.w	r3, r3, #32
 8006e1a:	2b20      	cmp	r3, #32
 8006e1c:	d0f0      	beq.n	8006e00 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8006e1e:	2300      	movs	r3, #0
}
 8006e20:	4618      	mov	r0, r3
 8006e22:	3714      	adds	r7, #20
 8006e24:	46bd      	mov	sp, r7
 8006e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e2a:	4770      	bx	lr
 8006e2c:	00030d40 	.word	0x00030d40

08006e30 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8006e30:	b480      	push	{r7}
 8006e32:	b085      	sub	sp, #20
 8006e34:	af00      	add	r7, sp, #0
 8006e36:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006e38:	2300      	movs	r3, #0
 8006e3a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	3301      	adds	r3, #1
 8006e40:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	4a11      	ldr	r2, [pc, #68]	; (8006e8c <USB_FlushRxFifo+0x5c>)
 8006e46:	4293      	cmp	r3, r2
 8006e48:	d901      	bls.n	8006e4e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8006e4a:	2303      	movs	r3, #3
 8006e4c:	e018      	b.n	8006e80 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	691b      	ldr	r3, [r3, #16]
 8006e52:	2b00      	cmp	r3, #0
 8006e54:	daf2      	bge.n	8006e3c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8006e56:	2300      	movs	r3, #0
 8006e58:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	2210      	movs	r2, #16
 8006e5e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	3301      	adds	r3, #1
 8006e64:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	4a08      	ldr	r2, [pc, #32]	; (8006e8c <USB_FlushRxFifo+0x5c>)
 8006e6a:	4293      	cmp	r3, r2
 8006e6c:	d901      	bls.n	8006e72 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8006e6e:	2303      	movs	r3, #3
 8006e70:	e006      	b.n	8006e80 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	691b      	ldr	r3, [r3, #16]
 8006e76:	f003 0310 	and.w	r3, r3, #16
 8006e7a:	2b10      	cmp	r3, #16
 8006e7c:	d0f0      	beq.n	8006e60 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8006e7e:	2300      	movs	r3, #0
}
 8006e80:	4618      	mov	r0, r3
 8006e82:	3714      	adds	r7, #20
 8006e84:	46bd      	mov	sp, r7
 8006e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e8a:	4770      	bx	lr
 8006e8c:	00030d40 	.word	0x00030d40

08006e90 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8006e90:	b480      	push	{r7}
 8006e92:	b085      	sub	sp, #20
 8006e94:	af00      	add	r7, sp, #0
 8006e96:	6078      	str	r0, [r7, #4]
 8006e98:	460b      	mov	r3, r1
 8006e9a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8006ea0:	68fb      	ldr	r3, [r7, #12]
 8006ea2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006ea6:	681a      	ldr	r2, [r3, #0]
 8006ea8:	78fb      	ldrb	r3, [r7, #3]
 8006eaa:	68f9      	ldr	r1, [r7, #12]
 8006eac:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006eb0:	4313      	orrs	r3, r2
 8006eb2:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8006eb4:	2300      	movs	r3, #0
}
 8006eb6:	4618      	mov	r0, r3
 8006eb8:	3714      	adds	r7, #20
 8006eba:	46bd      	mov	sp, r7
 8006ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ec0:	4770      	bx	lr

08006ec2 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8006ec2:	b480      	push	{r7}
 8006ec4:	b085      	sub	sp, #20
 8006ec6:	af00      	add	r7, sp, #0
 8006ec8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8006ece:	68fb      	ldr	r3, [r7, #12]
 8006ed0:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	68fa      	ldr	r2, [r7, #12]
 8006ed8:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8006edc:	f023 0303 	bic.w	r3, r3, #3
 8006ee0:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006ee8:	685b      	ldr	r3, [r3, #4]
 8006eea:	68fa      	ldr	r2, [r7, #12]
 8006eec:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006ef0:	f043 0302 	orr.w	r3, r3, #2
 8006ef4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006ef6:	2300      	movs	r3, #0
}
 8006ef8:	4618      	mov	r0, r3
 8006efa:	3714      	adds	r7, #20
 8006efc:	46bd      	mov	sp, r7
 8006efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f02:	4770      	bx	lr

08006f04 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8006f04:	b480      	push	{r7}
 8006f06:	b083      	sub	sp, #12
 8006f08:	af00      	add	r7, sp, #0
 8006f0a:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	695b      	ldr	r3, [r3, #20]
 8006f10:	f003 0301 	and.w	r3, r3, #1
}
 8006f14:	4618      	mov	r0, r3
 8006f16:	370c      	adds	r7, #12
 8006f18:	46bd      	mov	sp, r7
 8006f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f1e:	4770      	bx	lr

08006f20 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8006f20:	b480      	push	{r7}
 8006f22:	b085      	sub	sp, #20
 8006f24:	af00      	add	r7, sp, #0
 8006f26:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006f28:	2300      	movs	r3, #0
 8006f2a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	3301      	adds	r3, #1
 8006f30:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8006f32:	68fb      	ldr	r3, [r7, #12]
 8006f34:	4a13      	ldr	r2, [pc, #76]	; (8006f84 <USB_CoreReset+0x64>)
 8006f36:	4293      	cmp	r3, r2
 8006f38:	d901      	bls.n	8006f3e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8006f3a:	2303      	movs	r3, #3
 8006f3c:	e01b      	b.n	8006f76 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	691b      	ldr	r3, [r3, #16]
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	daf2      	bge.n	8006f2c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8006f46:	2300      	movs	r3, #0
 8006f48:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	691b      	ldr	r3, [r3, #16]
 8006f4e:	f043 0201 	orr.w	r2, r3, #1
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	3301      	adds	r3, #1
 8006f5a:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	4a09      	ldr	r2, [pc, #36]	; (8006f84 <USB_CoreReset+0x64>)
 8006f60:	4293      	cmp	r3, r2
 8006f62:	d901      	bls.n	8006f68 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8006f64:	2303      	movs	r3, #3
 8006f66:	e006      	b.n	8006f76 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	691b      	ldr	r3, [r3, #16]
 8006f6c:	f003 0301 	and.w	r3, r3, #1
 8006f70:	2b01      	cmp	r3, #1
 8006f72:	d0f0      	beq.n	8006f56 <USB_CoreReset+0x36>

  return HAL_OK;
 8006f74:	2300      	movs	r3, #0
}
 8006f76:	4618      	mov	r0, r3
 8006f78:	3714      	adds	r7, #20
 8006f7a:	46bd      	mov	sp, r7
 8006f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f80:	4770      	bx	lr
 8006f82:	bf00      	nop
 8006f84:	00030d40 	.word	0x00030d40

08006f88 <__errno>:
 8006f88:	4b01      	ldr	r3, [pc, #4]	; (8006f90 <__errno+0x8>)
 8006f8a:	6818      	ldr	r0, [r3, #0]
 8006f8c:	4770      	bx	lr
 8006f8e:	bf00      	nop
 8006f90:	20000050 	.word	0x20000050

08006f94 <__libc_init_array>:
 8006f94:	b570      	push	{r4, r5, r6, lr}
 8006f96:	4d0d      	ldr	r5, [pc, #52]	; (8006fcc <__libc_init_array+0x38>)
 8006f98:	4c0d      	ldr	r4, [pc, #52]	; (8006fd0 <__libc_init_array+0x3c>)
 8006f9a:	1b64      	subs	r4, r4, r5
 8006f9c:	10a4      	asrs	r4, r4, #2
 8006f9e:	2600      	movs	r6, #0
 8006fa0:	42a6      	cmp	r6, r4
 8006fa2:	d109      	bne.n	8006fb8 <__libc_init_array+0x24>
 8006fa4:	4d0b      	ldr	r5, [pc, #44]	; (8006fd4 <__libc_init_array+0x40>)
 8006fa6:	4c0c      	ldr	r4, [pc, #48]	; (8006fd8 <__libc_init_array+0x44>)
 8006fa8:	f001 f94a 	bl	8008240 <_init>
 8006fac:	1b64      	subs	r4, r4, r5
 8006fae:	10a4      	asrs	r4, r4, #2
 8006fb0:	2600      	movs	r6, #0
 8006fb2:	42a6      	cmp	r6, r4
 8006fb4:	d105      	bne.n	8006fc2 <__libc_init_array+0x2e>
 8006fb6:	bd70      	pop	{r4, r5, r6, pc}
 8006fb8:	f855 3b04 	ldr.w	r3, [r5], #4
 8006fbc:	4798      	blx	r3
 8006fbe:	3601      	adds	r6, #1
 8006fc0:	e7ee      	b.n	8006fa0 <__libc_init_array+0xc>
 8006fc2:	f855 3b04 	ldr.w	r3, [r5], #4
 8006fc6:	4798      	blx	r3
 8006fc8:	3601      	adds	r6, #1
 8006fca:	e7f2      	b.n	8006fb2 <__libc_init_array+0x1e>
 8006fcc:	08008478 	.word	0x08008478
 8006fd0:	08008478 	.word	0x08008478
 8006fd4:	08008478 	.word	0x08008478
 8006fd8:	0800847c 	.word	0x0800847c

08006fdc <memset>:
 8006fdc:	4402      	add	r2, r0
 8006fde:	4603      	mov	r3, r0
 8006fe0:	4293      	cmp	r3, r2
 8006fe2:	d100      	bne.n	8006fe6 <memset+0xa>
 8006fe4:	4770      	bx	lr
 8006fe6:	f803 1b01 	strb.w	r1, [r3], #1
 8006fea:	e7f9      	b.n	8006fe0 <memset+0x4>

08006fec <siprintf>:
 8006fec:	b40e      	push	{r1, r2, r3}
 8006fee:	b500      	push	{lr}
 8006ff0:	b09c      	sub	sp, #112	; 0x70
 8006ff2:	ab1d      	add	r3, sp, #116	; 0x74
 8006ff4:	9002      	str	r0, [sp, #8]
 8006ff6:	9006      	str	r0, [sp, #24]
 8006ff8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006ffc:	4809      	ldr	r0, [pc, #36]	; (8007024 <siprintf+0x38>)
 8006ffe:	9107      	str	r1, [sp, #28]
 8007000:	9104      	str	r1, [sp, #16]
 8007002:	4909      	ldr	r1, [pc, #36]	; (8007028 <siprintf+0x3c>)
 8007004:	f853 2b04 	ldr.w	r2, [r3], #4
 8007008:	9105      	str	r1, [sp, #20]
 800700a:	6800      	ldr	r0, [r0, #0]
 800700c:	9301      	str	r3, [sp, #4]
 800700e:	a902      	add	r1, sp, #8
 8007010:	f000 f9fc 	bl	800740c <_svfiprintf_r>
 8007014:	9b02      	ldr	r3, [sp, #8]
 8007016:	2200      	movs	r2, #0
 8007018:	701a      	strb	r2, [r3, #0]
 800701a:	b01c      	add	sp, #112	; 0x70
 800701c:	f85d eb04 	ldr.w	lr, [sp], #4
 8007020:	b003      	add	sp, #12
 8007022:	4770      	bx	lr
 8007024:	20000050 	.word	0x20000050
 8007028:	ffff0208 	.word	0xffff0208

0800702c <siscanf>:
 800702c:	b40e      	push	{r1, r2, r3}
 800702e:	b510      	push	{r4, lr}
 8007030:	b09f      	sub	sp, #124	; 0x7c
 8007032:	ac21      	add	r4, sp, #132	; 0x84
 8007034:	f44f 7101 	mov.w	r1, #516	; 0x204
 8007038:	f854 2b04 	ldr.w	r2, [r4], #4
 800703c:	9201      	str	r2, [sp, #4]
 800703e:	f8ad 101c 	strh.w	r1, [sp, #28]
 8007042:	9004      	str	r0, [sp, #16]
 8007044:	9008      	str	r0, [sp, #32]
 8007046:	f7f9 f8e3 	bl	8000210 <strlen>
 800704a:	4b0c      	ldr	r3, [pc, #48]	; (800707c <siscanf+0x50>)
 800704c:	9005      	str	r0, [sp, #20]
 800704e:	9009      	str	r0, [sp, #36]	; 0x24
 8007050:	930d      	str	r3, [sp, #52]	; 0x34
 8007052:	480b      	ldr	r0, [pc, #44]	; (8007080 <siscanf+0x54>)
 8007054:	9a01      	ldr	r2, [sp, #4]
 8007056:	6800      	ldr	r0, [r0, #0]
 8007058:	9403      	str	r4, [sp, #12]
 800705a:	2300      	movs	r3, #0
 800705c:	9311      	str	r3, [sp, #68]	; 0x44
 800705e:	9316      	str	r3, [sp, #88]	; 0x58
 8007060:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8007064:	f8ad 301e 	strh.w	r3, [sp, #30]
 8007068:	a904      	add	r1, sp, #16
 800706a:	4623      	mov	r3, r4
 800706c:	f000 fb28 	bl	80076c0 <__ssvfiscanf_r>
 8007070:	b01f      	add	sp, #124	; 0x7c
 8007072:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007076:	b003      	add	sp, #12
 8007078:	4770      	bx	lr
 800707a:	bf00      	nop
 800707c:	08007085 	.word	0x08007085
 8007080:	20000050 	.word	0x20000050

08007084 <__seofread>:
 8007084:	2000      	movs	r0, #0
 8007086:	4770      	bx	lr

08007088 <_strtol_l.constprop.0>:
 8007088:	2b01      	cmp	r3, #1
 800708a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800708e:	d001      	beq.n	8007094 <_strtol_l.constprop.0+0xc>
 8007090:	2b24      	cmp	r3, #36	; 0x24
 8007092:	d906      	bls.n	80070a2 <_strtol_l.constprop.0+0x1a>
 8007094:	f7ff ff78 	bl	8006f88 <__errno>
 8007098:	2316      	movs	r3, #22
 800709a:	6003      	str	r3, [r0, #0]
 800709c:	2000      	movs	r0, #0
 800709e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80070a2:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8007188 <_strtol_l.constprop.0+0x100>
 80070a6:	460d      	mov	r5, r1
 80070a8:	462e      	mov	r6, r5
 80070aa:	f815 4b01 	ldrb.w	r4, [r5], #1
 80070ae:	f814 700c 	ldrb.w	r7, [r4, ip]
 80070b2:	f017 0708 	ands.w	r7, r7, #8
 80070b6:	d1f7      	bne.n	80070a8 <_strtol_l.constprop.0+0x20>
 80070b8:	2c2d      	cmp	r4, #45	; 0x2d
 80070ba:	d132      	bne.n	8007122 <_strtol_l.constprop.0+0x9a>
 80070bc:	782c      	ldrb	r4, [r5, #0]
 80070be:	2701      	movs	r7, #1
 80070c0:	1cb5      	adds	r5, r6, #2
 80070c2:	2b00      	cmp	r3, #0
 80070c4:	d05b      	beq.n	800717e <_strtol_l.constprop.0+0xf6>
 80070c6:	2b10      	cmp	r3, #16
 80070c8:	d109      	bne.n	80070de <_strtol_l.constprop.0+0x56>
 80070ca:	2c30      	cmp	r4, #48	; 0x30
 80070cc:	d107      	bne.n	80070de <_strtol_l.constprop.0+0x56>
 80070ce:	782c      	ldrb	r4, [r5, #0]
 80070d0:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 80070d4:	2c58      	cmp	r4, #88	; 0x58
 80070d6:	d14d      	bne.n	8007174 <_strtol_l.constprop.0+0xec>
 80070d8:	786c      	ldrb	r4, [r5, #1]
 80070da:	2310      	movs	r3, #16
 80070dc:	3502      	adds	r5, #2
 80070de:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 80070e2:	f108 38ff 	add.w	r8, r8, #4294967295
 80070e6:	f04f 0c00 	mov.w	ip, #0
 80070ea:	fbb8 f9f3 	udiv	r9, r8, r3
 80070ee:	4666      	mov	r6, ip
 80070f0:	fb03 8a19 	mls	sl, r3, r9, r8
 80070f4:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 80070f8:	f1be 0f09 	cmp.w	lr, #9
 80070fc:	d816      	bhi.n	800712c <_strtol_l.constprop.0+0xa4>
 80070fe:	4674      	mov	r4, lr
 8007100:	42a3      	cmp	r3, r4
 8007102:	dd24      	ble.n	800714e <_strtol_l.constprop.0+0xc6>
 8007104:	f1bc 0f00 	cmp.w	ip, #0
 8007108:	db1e      	blt.n	8007148 <_strtol_l.constprop.0+0xc0>
 800710a:	45b1      	cmp	r9, r6
 800710c:	d31c      	bcc.n	8007148 <_strtol_l.constprop.0+0xc0>
 800710e:	d101      	bne.n	8007114 <_strtol_l.constprop.0+0x8c>
 8007110:	45a2      	cmp	sl, r4
 8007112:	db19      	blt.n	8007148 <_strtol_l.constprop.0+0xc0>
 8007114:	fb06 4603 	mla	r6, r6, r3, r4
 8007118:	f04f 0c01 	mov.w	ip, #1
 800711c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007120:	e7e8      	b.n	80070f4 <_strtol_l.constprop.0+0x6c>
 8007122:	2c2b      	cmp	r4, #43	; 0x2b
 8007124:	bf04      	itt	eq
 8007126:	782c      	ldrbeq	r4, [r5, #0]
 8007128:	1cb5      	addeq	r5, r6, #2
 800712a:	e7ca      	b.n	80070c2 <_strtol_l.constprop.0+0x3a>
 800712c:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8007130:	f1be 0f19 	cmp.w	lr, #25
 8007134:	d801      	bhi.n	800713a <_strtol_l.constprop.0+0xb2>
 8007136:	3c37      	subs	r4, #55	; 0x37
 8007138:	e7e2      	b.n	8007100 <_strtol_l.constprop.0+0x78>
 800713a:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800713e:	f1be 0f19 	cmp.w	lr, #25
 8007142:	d804      	bhi.n	800714e <_strtol_l.constprop.0+0xc6>
 8007144:	3c57      	subs	r4, #87	; 0x57
 8007146:	e7db      	b.n	8007100 <_strtol_l.constprop.0+0x78>
 8007148:	f04f 3cff 	mov.w	ip, #4294967295
 800714c:	e7e6      	b.n	800711c <_strtol_l.constprop.0+0x94>
 800714e:	f1bc 0f00 	cmp.w	ip, #0
 8007152:	da05      	bge.n	8007160 <_strtol_l.constprop.0+0xd8>
 8007154:	2322      	movs	r3, #34	; 0x22
 8007156:	6003      	str	r3, [r0, #0]
 8007158:	4646      	mov	r6, r8
 800715a:	b942      	cbnz	r2, 800716e <_strtol_l.constprop.0+0xe6>
 800715c:	4630      	mov	r0, r6
 800715e:	e79e      	b.n	800709e <_strtol_l.constprop.0+0x16>
 8007160:	b107      	cbz	r7, 8007164 <_strtol_l.constprop.0+0xdc>
 8007162:	4276      	negs	r6, r6
 8007164:	2a00      	cmp	r2, #0
 8007166:	d0f9      	beq.n	800715c <_strtol_l.constprop.0+0xd4>
 8007168:	f1bc 0f00 	cmp.w	ip, #0
 800716c:	d000      	beq.n	8007170 <_strtol_l.constprop.0+0xe8>
 800716e:	1e69      	subs	r1, r5, #1
 8007170:	6011      	str	r1, [r2, #0]
 8007172:	e7f3      	b.n	800715c <_strtol_l.constprop.0+0xd4>
 8007174:	2430      	movs	r4, #48	; 0x30
 8007176:	2b00      	cmp	r3, #0
 8007178:	d1b1      	bne.n	80070de <_strtol_l.constprop.0+0x56>
 800717a:	2308      	movs	r3, #8
 800717c:	e7af      	b.n	80070de <_strtol_l.constprop.0+0x56>
 800717e:	2c30      	cmp	r4, #48	; 0x30
 8007180:	d0a5      	beq.n	80070ce <_strtol_l.constprop.0+0x46>
 8007182:	230a      	movs	r3, #10
 8007184:	e7ab      	b.n	80070de <_strtol_l.constprop.0+0x56>
 8007186:	bf00      	nop
 8007188:	080082bd 	.word	0x080082bd

0800718c <_strtol_r>:
 800718c:	f7ff bf7c 	b.w	8007088 <_strtol_l.constprop.0>

08007190 <__retarget_lock_acquire_recursive>:
 8007190:	4770      	bx	lr

08007192 <__retarget_lock_release_recursive>:
 8007192:	4770      	bx	lr

08007194 <_free_r>:
 8007194:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007196:	2900      	cmp	r1, #0
 8007198:	d044      	beq.n	8007224 <_free_r+0x90>
 800719a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800719e:	9001      	str	r0, [sp, #4]
 80071a0:	2b00      	cmp	r3, #0
 80071a2:	f1a1 0404 	sub.w	r4, r1, #4
 80071a6:	bfb8      	it	lt
 80071a8:	18e4      	addlt	r4, r4, r3
 80071aa:	f001 f805 	bl	80081b8 <__malloc_lock>
 80071ae:	4a1e      	ldr	r2, [pc, #120]	; (8007228 <_free_r+0x94>)
 80071b0:	9801      	ldr	r0, [sp, #4]
 80071b2:	6813      	ldr	r3, [r2, #0]
 80071b4:	b933      	cbnz	r3, 80071c4 <_free_r+0x30>
 80071b6:	6063      	str	r3, [r4, #4]
 80071b8:	6014      	str	r4, [r2, #0]
 80071ba:	b003      	add	sp, #12
 80071bc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80071c0:	f001 b800 	b.w	80081c4 <__malloc_unlock>
 80071c4:	42a3      	cmp	r3, r4
 80071c6:	d908      	bls.n	80071da <_free_r+0x46>
 80071c8:	6825      	ldr	r5, [r4, #0]
 80071ca:	1961      	adds	r1, r4, r5
 80071cc:	428b      	cmp	r3, r1
 80071ce:	bf01      	itttt	eq
 80071d0:	6819      	ldreq	r1, [r3, #0]
 80071d2:	685b      	ldreq	r3, [r3, #4]
 80071d4:	1949      	addeq	r1, r1, r5
 80071d6:	6021      	streq	r1, [r4, #0]
 80071d8:	e7ed      	b.n	80071b6 <_free_r+0x22>
 80071da:	461a      	mov	r2, r3
 80071dc:	685b      	ldr	r3, [r3, #4]
 80071de:	b10b      	cbz	r3, 80071e4 <_free_r+0x50>
 80071e0:	42a3      	cmp	r3, r4
 80071e2:	d9fa      	bls.n	80071da <_free_r+0x46>
 80071e4:	6811      	ldr	r1, [r2, #0]
 80071e6:	1855      	adds	r5, r2, r1
 80071e8:	42a5      	cmp	r5, r4
 80071ea:	d10b      	bne.n	8007204 <_free_r+0x70>
 80071ec:	6824      	ldr	r4, [r4, #0]
 80071ee:	4421      	add	r1, r4
 80071f0:	1854      	adds	r4, r2, r1
 80071f2:	42a3      	cmp	r3, r4
 80071f4:	6011      	str	r1, [r2, #0]
 80071f6:	d1e0      	bne.n	80071ba <_free_r+0x26>
 80071f8:	681c      	ldr	r4, [r3, #0]
 80071fa:	685b      	ldr	r3, [r3, #4]
 80071fc:	6053      	str	r3, [r2, #4]
 80071fe:	4421      	add	r1, r4
 8007200:	6011      	str	r1, [r2, #0]
 8007202:	e7da      	b.n	80071ba <_free_r+0x26>
 8007204:	d902      	bls.n	800720c <_free_r+0x78>
 8007206:	230c      	movs	r3, #12
 8007208:	6003      	str	r3, [r0, #0]
 800720a:	e7d6      	b.n	80071ba <_free_r+0x26>
 800720c:	6825      	ldr	r5, [r4, #0]
 800720e:	1961      	adds	r1, r4, r5
 8007210:	428b      	cmp	r3, r1
 8007212:	bf04      	itt	eq
 8007214:	6819      	ldreq	r1, [r3, #0]
 8007216:	685b      	ldreq	r3, [r3, #4]
 8007218:	6063      	str	r3, [r4, #4]
 800721a:	bf04      	itt	eq
 800721c:	1949      	addeq	r1, r1, r5
 800721e:	6021      	streq	r1, [r4, #0]
 8007220:	6054      	str	r4, [r2, #4]
 8007222:	e7ca      	b.n	80071ba <_free_r+0x26>
 8007224:	b003      	add	sp, #12
 8007226:	bd30      	pop	{r4, r5, pc}
 8007228:	20000820 	.word	0x20000820

0800722c <sbrk_aligned>:
 800722c:	b570      	push	{r4, r5, r6, lr}
 800722e:	4e0e      	ldr	r6, [pc, #56]	; (8007268 <sbrk_aligned+0x3c>)
 8007230:	460c      	mov	r4, r1
 8007232:	6831      	ldr	r1, [r6, #0]
 8007234:	4605      	mov	r5, r0
 8007236:	b911      	cbnz	r1, 800723e <sbrk_aligned+0x12>
 8007238:	f000 fea0 	bl	8007f7c <_sbrk_r>
 800723c:	6030      	str	r0, [r6, #0]
 800723e:	4621      	mov	r1, r4
 8007240:	4628      	mov	r0, r5
 8007242:	f000 fe9b 	bl	8007f7c <_sbrk_r>
 8007246:	1c43      	adds	r3, r0, #1
 8007248:	d00a      	beq.n	8007260 <sbrk_aligned+0x34>
 800724a:	1cc4      	adds	r4, r0, #3
 800724c:	f024 0403 	bic.w	r4, r4, #3
 8007250:	42a0      	cmp	r0, r4
 8007252:	d007      	beq.n	8007264 <sbrk_aligned+0x38>
 8007254:	1a21      	subs	r1, r4, r0
 8007256:	4628      	mov	r0, r5
 8007258:	f000 fe90 	bl	8007f7c <_sbrk_r>
 800725c:	3001      	adds	r0, #1
 800725e:	d101      	bne.n	8007264 <sbrk_aligned+0x38>
 8007260:	f04f 34ff 	mov.w	r4, #4294967295
 8007264:	4620      	mov	r0, r4
 8007266:	bd70      	pop	{r4, r5, r6, pc}
 8007268:	20000824 	.word	0x20000824

0800726c <_malloc_r>:
 800726c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007270:	1ccd      	adds	r5, r1, #3
 8007272:	f025 0503 	bic.w	r5, r5, #3
 8007276:	3508      	adds	r5, #8
 8007278:	2d0c      	cmp	r5, #12
 800727a:	bf38      	it	cc
 800727c:	250c      	movcc	r5, #12
 800727e:	2d00      	cmp	r5, #0
 8007280:	4607      	mov	r7, r0
 8007282:	db01      	blt.n	8007288 <_malloc_r+0x1c>
 8007284:	42a9      	cmp	r1, r5
 8007286:	d905      	bls.n	8007294 <_malloc_r+0x28>
 8007288:	230c      	movs	r3, #12
 800728a:	603b      	str	r3, [r7, #0]
 800728c:	2600      	movs	r6, #0
 800728e:	4630      	mov	r0, r6
 8007290:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007294:	4e2e      	ldr	r6, [pc, #184]	; (8007350 <_malloc_r+0xe4>)
 8007296:	f000 ff8f 	bl	80081b8 <__malloc_lock>
 800729a:	6833      	ldr	r3, [r6, #0]
 800729c:	461c      	mov	r4, r3
 800729e:	bb34      	cbnz	r4, 80072ee <_malloc_r+0x82>
 80072a0:	4629      	mov	r1, r5
 80072a2:	4638      	mov	r0, r7
 80072a4:	f7ff ffc2 	bl	800722c <sbrk_aligned>
 80072a8:	1c43      	adds	r3, r0, #1
 80072aa:	4604      	mov	r4, r0
 80072ac:	d14d      	bne.n	800734a <_malloc_r+0xde>
 80072ae:	6834      	ldr	r4, [r6, #0]
 80072b0:	4626      	mov	r6, r4
 80072b2:	2e00      	cmp	r6, #0
 80072b4:	d140      	bne.n	8007338 <_malloc_r+0xcc>
 80072b6:	6823      	ldr	r3, [r4, #0]
 80072b8:	4631      	mov	r1, r6
 80072ba:	4638      	mov	r0, r7
 80072bc:	eb04 0803 	add.w	r8, r4, r3
 80072c0:	f000 fe5c 	bl	8007f7c <_sbrk_r>
 80072c4:	4580      	cmp	r8, r0
 80072c6:	d13a      	bne.n	800733e <_malloc_r+0xd2>
 80072c8:	6821      	ldr	r1, [r4, #0]
 80072ca:	3503      	adds	r5, #3
 80072cc:	1a6d      	subs	r5, r5, r1
 80072ce:	f025 0503 	bic.w	r5, r5, #3
 80072d2:	3508      	adds	r5, #8
 80072d4:	2d0c      	cmp	r5, #12
 80072d6:	bf38      	it	cc
 80072d8:	250c      	movcc	r5, #12
 80072da:	4629      	mov	r1, r5
 80072dc:	4638      	mov	r0, r7
 80072de:	f7ff ffa5 	bl	800722c <sbrk_aligned>
 80072e2:	3001      	adds	r0, #1
 80072e4:	d02b      	beq.n	800733e <_malloc_r+0xd2>
 80072e6:	6823      	ldr	r3, [r4, #0]
 80072e8:	442b      	add	r3, r5
 80072ea:	6023      	str	r3, [r4, #0]
 80072ec:	e00e      	b.n	800730c <_malloc_r+0xa0>
 80072ee:	6822      	ldr	r2, [r4, #0]
 80072f0:	1b52      	subs	r2, r2, r5
 80072f2:	d41e      	bmi.n	8007332 <_malloc_r+0xc6>
 80072f4:	2a0b      	cmp	r2, #11
 80072f6:	d916      	bls.n	8007326 <_malloc_r+0xba>
 80072f8:	1961      	adds	r1, r4, r5
 80072fa:	42a3      	cmp	r3, r4
 80072fc:	6025      	str	r5, [r4, #0]
 80072fe:	bf18      	it	ne
 8007300:	6059      	strne	r1, [r3, #4]
 8007302:	6863      	ldr	r3, [r4, #4]
 8007304:	bf08      	it	eq
 8007306:	6031      	streq	r1, [r6, #0]
 8007308:	5162      	str	r2, [r4, r5]
 800730a:	604b      	str	r3, [r1, #4]
 800730c:	4638      	mov	r0, r7
 800730e:	f104 060b 	add.w	r6, r4, #11
 8007312:	f000 ff57 	bl	80081c4 <__malloc_unlock>
 8007316:	f026 0607 	bic.w	r6, r6, #7
 800731a:	1d23      	adds	r3, r4, #4
 800731c:	1af2      	subs	r2, r6, r3
 800731e:	d0b6      	beq.n	800728e <_malloc_r+0x22>
 8007320:	1b9b      	subs	r3, r3, r6
 8007322:	50a3      	str	r3, [r4, r2]
 8007324:	e7b3      	b.n	800728e <_malloc_r+0x22>
 8007326:	6862      	ldr	r2, [r4, #4]
 8007328:	42a3      	cmp	r3, r4
 800732a:	bf0c      	ite	eq
 800732c:	6032      	streq	r2, [r6, #0]
 800732e:	605a      	strne	r2, [r3, #4]
 8007330:	e7ec      	b.n	800730c <_malloc_r+0xa0>
 8007332:	4623      	mov	r3, r4
 8007334:	6864      	ldr	r4, [r4, #4]
 8007336:	e7b2      	b.n	800729e <_malloc_r+0x32>
 8007338:	4634      	mov	r4, r6
 800733a:	6876      	ldr	r6, [r6, #4]
 800733c:	e7b9      	b.n	80072b2 <_malloc_r+0x46>
 800733e:	230c      	movs	r3, #12
 8007340:	603b      	str	r3, [r7, #0]
 8007342:	4638      	mov	r0, r7
 8007344:	f000 ff3e 	bl	80081c4 <__malloc_unlock>
 8007348:	e7a1      	b.n	800728e <_malloc_r+0x22>
 800734a:	6025      	str	r5, [r4, #0]
 800734c:	e7de      	b.n	800730c <_malloc_r+0xa0>
 800734e:	bf00      	nop
 8007350:	20000820 	.word	0x20000820

08007354 <__ssputs_r>:
 8007354:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007358:	688e      	ldr	r6, [r1, #8]
 800735a:	429e      	cmp	r6, r3
 800735c:	4682      	mov	sl, r0
 800735e:	460c      	mov	r4, r1
 8007360:	4690      	mov	r8, r2
 8007362:	461f      	mov	r7, r3
 8007364:	d838      	bhi.n	80073d8 <__ssputs_r+0x84>
 8007366:	898a      	ldrh	r2, [r1, #12]
 8007368:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800736c:	d032      	beq.n	80073d4 <__ssputs_r+0x80>
 800736e:	6825      	ldr	r5, [r4, #0]
 8007370:	6909      	ldr	r1, [r1, #16]
 8007372:	eba5 0901 	sub.w	r9, r5, r1
 8007376:	6965      	ldr	r5, [r4, #20]
 8007378:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800737c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007380:	3301      	adds	r3, #1
 8007382:	444b      	add	r3, r9
 8007384:	106d      	asrs	r5, r5, #1
 8007386:	429d      	cmp	r5, r3
 8007388:	bf38      	it	cc
 800738a:	461d      	movcc	r5, r3
 800738c:	0553      	lsls	r3, r2, #21
 800738e:	d531      	bpl.n	80073f4 <__ssputs_r+0xa0>
 8007390:	4629      	mov	r1, r5
 8007392:	f7ff ff6b 	bl	800726c <_malloc_r>
 8007396:	4606      	mov	r6, r0
 8007398:	b950      	cbnz	r0, 80073b0 <__ssputs_r+0x5c>
 800739a:	230c      	movs	r3, #12
 800739c:	f8ca 3000 	str.w	r3, [sl]
 80073a0:	89a3      	ldrh	r3, [r4, #12]
 80073a2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80073a6:	81a3      	strh	r3, [r4, #12]
 80073a8:	f04f 30ff 	mov.w	r0, #4294967295
 80073ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80073b0:	6921      	ldr	r1, [r4, #16]
 80073b2:	464a      	mov	r2, r9
 80073b4:	f000 fed8 	bl	8008168 <memcpy>
 80073b8:	89a3      	ldrh	r3, [r4, #12]
 80073ba:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80073be:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80073c2:	81a3      	strh	r3, [r4, #12]
 80073c4:	6126      	str	r6, [r4, #16]
 80073c6:	6165      	str	r5, [r4, #20]
 80073c8:	444e      	add	r6, r9
 80073ca:	eba5 0509 	sub.w	r5, r5, r9
 80073ce:	6026      	str	r6, [r4, #0]
 80073d0:	60a5      	str	r5, [r4, #8]
 80073d2:	463e      	mov	r6, r7
 80073d4:	42be      	cmp	r6, r7
 80073d6:	d900      	bls.n	80073da <__ssputs_r+0x86>
 80073d8:	463e      	mov	r6, r7
 80073da:	6820      	ldr	r0, [r4, #0]
 80073dc:	4632      	mov	r2, r6
 80073de:	4641      	mov	r1, r8
 80073e0:	f000 fed0 	bl	8008184 <memmove>
 80073e4:	68a3      	ldr	r3, [r4, #8]
 80073e6:	1b9b      	subs	r3, r3, r6
 80073e8:	60a3      	str	r3, [r4, #8]
 80073ea:	6823      	ldr	r3, [r4, #0]
 80073ec:	4433      	add	r3, r6
 80073ee:	6023      	str	r3, [r4, #0]
 80073f0:	2000      	movs	r0, #0
 80073f2:	e7db      	b.n	80073ac <__ssputs_r+0x58>
 80073f4:	462a      	mov	r2, r5
 80073f6:	f000 feeb 	bl	80081d0 <_realloc_r>
 80073fa:	4606      	mov	r6, r0
 80073fc:	2800      	cmp	r0, #0
 80073fe:	d1e1      	bne.n	80073c4 <__ssputs_r+0x70>
 8007400:	6921      	ldr	r1, [r4, #16]
 8007402:	4650      	mov	r0, sl
 8007404:	f7ff fec6 	bl	8007194 <_free_r>
 8007408:	e7c7      	b.n	800739a <__ssputs_r+0x46>
	...

0800740c <_svfiprintf_r>:
 800740c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007410:	4698      	mov	r8, r3
 8007412:	898b      	ldrh	r3, [r1, #12]
 8007414:	061b      	lsls	r3, r3, #24
 8007416:	b09d      	sub	sp, #116	; 0x74
 8007418:	4607      	mov	r7, r0
 800741a:	460d      	mov	r5, r1
 800741c:	4614      	mov	r4, r2
 800741e:	d50e      	bpl.n	800743e <_svfiprintf_r+0x32>
 8007420:	690b      	ldr	r3, [r1, #16]
 8007422:	b963      	cbnz	r3, 800743e <_svfiprintf_r+0x32>
 8007424:	2140      	movs	r1, #64	; 0x40
 8007426:	f7ff ff21 	bl	800726c <_malloc_r>
 800742a:	6028      	str	r0, [r5, #0]
 800742c:	6128      	str	r0, [r5, #16]
 800742e:	b920      	cbnz	r0, 800743a <_svfiprintf_r+0x2e>
 8007430:	230c      	movs	r3, #12
 8007432:	603b      	str	r3, [r7, #0]
 8007434:	f04f 30ff 	mov.w	r0, #4294967295
 8007438:	e0d1      	b.n	80075de <_svfiprintf_r+0x1d2>
 800743a:	2340      	movs	r3, #64	; 0x40
 800743c:	616b      	str	r3, [r5, #20]
 800743e:	2300      	movs	r3, #0
 8007440:	9309      	str	r3, [sp, #36]	; 0x24
 8007442:	2320      	movs	r3, #32
 8007444:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007448:	f8cd 800c 	str.w	r8, [sp, #12]
 800744c:	2330      	movs	r3, #48	; 0x30
 800744e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80075f8 <_svfiprintf_r+0x1ec>
 8007452:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007456:	f04f 0901 	mov.w	r9, #1
 800745a:	4623      	mov	r3, r4
 800745c:	469a      	mov	sl, r3
 800745e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007462:	b10a      	cbz	r2, 8007468 <_svfiprintf_r+0x5c>
 8007464:	2a25      	cmp	r2, #37	; 0x25
 8007466:	d1f9      	bne.n	800745c <_svfiprintf_r+0x50>
 8007468:	ebba 0b04 	subs.w	fp, sl, r4
 800746c:	d00b      	beq.n	8007486 <_svfiprintf_r+0x7a>
 800746e:	465b      	mov	r3, fp
 8007470:	4622      	mov	r2, r4
 8007472:	4629      	mov	r1, r5
 8007474:	4638      	mov	r0, r7
 8007476:	f7ff ff6d 	bl	8007354 <__ssputs_r>
 800747a:	3001      	adds	r0, #1
 800747c:	f000 80aa 	beq.w	80075d4 <_svfiprintf_r+0x1c8>
 8007480:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007482:	445a      	add	r2, fp
 8007484:	9209      	str	r2, [sp, #36]	; 0x24
 8007486:	f89a 3000 	ldrb.w	r3, [sl]
 800748a:	2b00      	cmp	r3, #0
 800748c:	f000 80a2 	beq.w	80075d4 <_svfiprintf_r+0x1c8>
 8007490:	2300      	movs	r3, #0
 8007492:	f04f 32ff 	mov.w	r2, #4294967295
 8007496:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800749a:	f10a 0a01 	add.w	sl, sl, #1
 800749e:	9304      	str	r3, [sp, #16]
 80074a0:	9307      	str	r3, [sp, #28]
 80074a2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80074a6:	931a      	str	r3, [sp, #104]	; 0x68
 80074a8:	4654      	mov	r4, sl
 80074aa:	2205      	movs	r2, #5
 80074ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 80074b0:	4851      	ldr	r0, [pc, #324]	; (80075f8 <_svfiprintf_r+0x1ec>)
 80074b2:	f7f8 feb5 	bl	8000220 <memchr>
 80074b6:	9a04      	ldr	r2, [sp, #16]
 80074b8:	b9d8      	cbnz	r0, 80074f2 <_svfiprintf_r+0xe6>
 80074ba:	06d0      	lsls	r0, r2, #27
 80074bc:	bf44      	itt	mi
 80074be:	2320      	movmi	r3, #32
 80074c0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80074c4:	0711      	lsls	r1, r2, #28
 80074c6:	bf44      	itt	mi
 80074c8:	232b      	movmi	r3, #43	; 0x2b
 80074ca:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80074ce:	f89a 3000 	ldrb.w	r3, [sl]
 80074d2:	2b2a      	cmp	r3, #42	; 0x2a
 80074d4:	d015      	beq.n	8007502 <_svfiprintf_r+0xf6>
 80074d6:	9a07      	ldr	r2, [sp, #28]
 80074d8:	4654      	mov	r4, sl
 80074da:	2000      	movs	r0, #0
 80074dc:	f04f 0c0a 	mov.w	ip, #10
 80074e0:	4621      	mov	r1, r4
 80074e2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80074e6:	3b30      	subs	r3, #48	; 0x30
 80074e8:	2b09      	cmp	r3, #9
 80074ea:	d94e      	bls.n	800758a <_svfiprintf_r+0x17e>
 80074ec:	b1b0      	cbz	r0, 800751c <_svfiprintf_r+0x110>
 80074ee:	9207      	str	r2, [sp, #28]
 80074f0:	e014      	b.n	800751c <_svfiprintf_r+0x110>
 80074f2:	eba0 0308 	sub.w	r3, r0, r8
 80074f6:	fa09 f303 	lsl.w	r3, r9, r3
 80074fa:	4313      	orrs	r3, r2
 80074fc:	9304      	str	r3, [sp, #16]
 80074fe:	46a2      	mov	sl, r4
 8007500:	e7d2      	b.n	80074a8 <_svfiprintf_r+0x9c>
 8007502:	9b03      	ldr	r3, [sp, #12]
 8007504:	1d19      	adds	r1, r3, #4
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	9103      	str	r1, [sp, #12]
 800750a:	2b00      	cmp	r3, #0
 800750c:	bfbb      	ittet	lt
 800750e:	425b      	neglt	r3, r3
 8007510:	f042 0202 	orrlt.w	r2, r2, #2
 8007514:	9307      	strge	r3, [sp, #28]
 8007516:	9307      	strlt	r3, [sp, #28]
 8007518:	bfb8      	it	lt
 800751a:	9204      	strlt	r2, [sp, #16]
 800751c:	7823      	ldrb	r3, [r4, #0]
 800751e:	2b2e      	cmp	r3, #46	; 0x2e
 8007520:	d10c      	bne.n	800753c <_svfiprintf_r+0x130>
 8007522:	7863      	ldrb	r3, [r4, #1]
 8007524:	2b2a      	cmp	r3, #42	; 0x2a
 8007526:	d135      	bne.n	8007594 <_svfiprintf_r+0x188>
 8007528:	9b03      	ldr	r3, [sp, #12]
 800752a:	1d1a      	adds	r2, r3, #4
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	9203      	str	r2, [sp, #12]
 8007530:	2b00      	cmp	r3, #0
 8007532:	bfb8      	it	lt
 8007534:	f04f 33ff 	movlt.w	r3, #4294967295
 8007538:	3402      	adds	r4, #2
 800753a:	9305      	str	r3, [sp, #20]
 800753c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8007608 <_svfiprintf_r+0x1fc>
 8007540:	7821      	ldrb	r1, [r4, #0]
 8007542:	2203      	movs	r2, #3
 8007544:	4650      	mov	r0, sl
 8007546:	f7f8 fe6b 	bl	8000220 <memchr>
 800754a:	b140      	cbz	r0, 800755e <_svfiprintf_r+0x152>
 800754c:	2340      	movs	r3, #64	; 0x40
 800754e:	eba0 000a 	sub.w	r0, r0, sl
 8007552:	fa03 f000 	lsl.w	r0, r3, r0
 8007556:	9b04      	ldr	r3, [sp, #16]
 8007558:	4303      	orrs	r3, r0
 800755a:	3401      	adds	r4, #1
 800755c:	9304      	str	r3, [sp, #16]
 800755e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007562:	4826      	ldr	r0, [pc, #152]	; (80075fc <_svfiprintf_r+0x1f0>)
 8007564:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007568:	2206      	movs	r2, #6
 800756a:	f7f8 fe59 	bl	8000220 <memchr>
 800756e:	2800      	cmp	r0, #0
 8007570:	d038      	beq.n	80075e4 <_svfiprintf_r+0x1d8>
 8007572:	4b23      	ldr	r3, [pc, #140]	; (8007600 <_svfiprintf_r+0x1f4>)
 8007574:	bb1b      	cbnz	r3, 80075be <_svfiprintf_r+0x1b2>
 8007576:	9b03      	ldr	r3, [sp, #12]
 8007578:	3307      	adds	r3, #7
 800757a:	f023 0307 	bic.w	r3, r3, #7
 800757e:	3308      	adds	r3, #8
 8007580:	9303      	str	r3, [sp, #12]
 8007582:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007584:	4433      	add	r3, r6
 8007586:	9309      	str	r3, [sp, #36]	; 0x24
 8007588:	e767      	b.n	800745a <_svfiprintf_r+0x4e>
 800758a:	fb0c 3202 	mla	r2, ip, r2, r3
 800758e:	460c      	mov	r4, r1
 8007590:	2001      	movs	r0, #1
 8007592:	e7a5      	b.n	80074e0 <_svfiprintf_r+0xd4>
 8007594:	2300      	movs	r3, #0
 8007596:	3401      	adds	r4, #1
 8007598:	9305      	str	r3, [sp, #20]
 800759a:	4619      	mov	r1, r3
 800759c:	f04f 0c0a 	mov.w	ip, #10
 80075a0:	4620      	mov	r0, r4
 80075a2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80075a6:	3a30      	subs	r2, #48	; 0x30
 80075a8:	2a09      	cmp	r2, #9
 80075aa:	d903      	bls.n	80075b4 <_svfiprintf_r+0x1a8>
 80075ac:	2b00      	cmp	r3, #0
 80075ae:	d0c5      	beq.n	800753c <_svfiprintf_r+0x130>
 80075b0:	9105      	str	r1, [sp, #20]
 80075b2:	e7c3      	b.n	800753c <_svfiprintf_r+0x130>
 80075b4:	fb0c 2101 	mla	r1, ip, r1, r2
 80075b8:	4604      	mov	r4, r0
 80075ba:	2301      	movs	r3, #1
 80075bc:	e7f0      	b.n	80075a0 <_svfiprintf_r+0x194>
 80075be:	ab03      	add	r3, sp, #12
 80075c0:	9300      	str	r3, [sp, #0]
 80075c2:	462a      	mov	r2, r5
 80075c4:	4b0f      	ldr	r3, [pc, #60]	; (8007604 <_svfiprintf_r+0x1f8>)
 80075c6:	a904      	add	r1, sp, #16
 80075c8:	4638      	mov	r0, r7
 80075ca:	f3af 8000 	nop.w
 80075ce:	1c42      	adds	r2, r0, #1
 80075d0:	4606      	mov	r6, r0
 80075d2:	d1d6      	bne.n	8007582 <_svfiprintf_r+0x176>
 80075d4:	89ab      	ldrh	r3, [r5, #12]
 80075d6:	065b      	lsls	r3, r3, #25
 80075d8:	f53f af2c 	bmi.w	8007434 <_svfiprintf_r+0x28>
 80075dc:	9809      	ldr	r0, [sp, #36]	; 0x24
 80075de:	b01d      	add	sp, #116	; 0x74
 80075e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80075e4:	ab03      	add	r3, sp, #12
 80075e6:	9300      	str	r3, [sp, #0]
 80075e8:	462a      	mov	r2, r5
 80075ea:	4b06      	ldr	r3, [pc, #24]	; (8007604 <_svfiprintf_r+0x1f8>)
 80075ec:	a904      	add	r1, sp, #16
 80075ee:	4638      	mov	r0, r7
 80075f0:	f000 fa4c 	bl	8007a8c <_printf_i>
 80075f4:	e7eb      	b.n	80075ce <_svfiprintf_r+0x1c2>
 80075f6:	bf00      	nop
 80075f8:	08008420 	.word	0x08008420
 80075fc:	0800842a 	.word	0x0800842a
 8007600:	00000000 	.word	0x00000000
 8007604:	08007355 	.word	0x08007355
 8007608:	08008426 	.word	0x08008426

0800760c <_sungetc_r>:
 800760c:	b538      	push	{r3, r4, r5, lr}
 800760e:	1c4b      	adds	r3, r1, #1
 8007610:	4614      	mov	r4, r2
 8007612:	d103      	bne.n	800761c <_sungetc_r+0x10>
 8007614:	f04f 35ff 	mov.w	r5, #4294967295
 8007618:	4628      	mov	r0, r5
 800761a:	bd38      	pop	{r3, r4, r5, pc}
 800761c:	8993      	ldrh	r3, [r2, #12]
 800761e:	f023 0320 	bic.w	r3, r3, #32
 8007622:	8193      	strh	r3, [r2, #12]
 8007624:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007626:	6852      	ldr	r2, [r2, #4]
 8007628:	b2cd      	uxtb	r5, r1
 800762a:	b18b      	cbz	r3, 8007650 <_sungetc_r+0x44>
 800762c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800762e:	4293      	cmp	r3, r2
 8007630:	dd08      	ble.n	8007644 <_sungetc_r+0x38>
 8007632:	6823      	ldr	r3, [r4, #0]
 8007634:	1e5a      	subs	r2, r3, #1
 8007636:	6022      	str	r2, [r4, #0]
 8007638:	f803 5c01 	strb.w	r5, [r3, #-1]
 800763c:	6863      	ldr	r3, [r4, #4]
 800763e:	3301      	adds	r3, #1
 8007640:	6063      	str	r3, [r4, #4]
 8007642:	e7e9      	b.n	8007618 <_sungetc_r+0xc>
 8007644:	4621      	mov	r1, r4
 8007646:	f000 fd55 	bl	80080f4 <__submore>
 800764a:	2800      	cmp	r0, #0
 800764c:	d0f1      	beq.n	8007632 <_sungetc_r+0x26>
 800764e:	e7e1      	b.n	8007614 <_sungetc_r+0x8>
 8007650:	6921      	ldr	r1, [r4, #16]
 8007652:	6823      	ldr	r3, [r4, #0]
 8007654:	b151      	cbz	r1, 800766c <_sungetc_r+0x60>
 8007656:	4299      	cmp	r1, r3
 8007658:	d208      	bcs.n	800766c <_sungetc_r+0x60>
 800765a:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800765e:	42a9      	cmp	r1, r5
 8007660:	d104      	bne.n	800766c <_sungetc_r+0x60>
 8007662:	3b01      	subs	r3, #1
 8007664:	3201      	adds	r2, #1
 8007666:	6023      	str	r3, [r4, #0]
 8007668:	6062      	str	r2, [r4, #4]
 800766a:	e7d5      	b.n	8007618 <_sungetc_r+0xc>
 800766c:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 8007670:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007674:	6363      	str	r3, [r4, #52]	; 0x34
 8007676:	2303      	movs	r3, #3
 8007678:	63a3      	str	r3, [r4, #56]	; 0x38
 800767a:	4623      	mov	r3, r4
 800767c:	f803 5f46 	strb.w	r5, [r3, #70]!
 8007680:	6023      	str	r3, [r4, #0]
 8007682:	2301      	movs	r3, #1
 8007684:	e7dc      	b.n	8007640 <_sungetc_r+0x34>

08007686 <__ssrefill_r>:
 8007686:	b510      	push	{r4, lr}
 8007688:	460c      	mov	r4, r1
 800768a:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800768c:	b169      	cbz	r1, 80076aa <__ssrefill_r+0x24>
 800768e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007692:	4299      	cmp	r1, r3
 8007694:	d001      	beq.n	800769a <__ssrefill_r+0x14>
 8007696:	f7ff fd7d 	bl	8007194 <_free_r>
 800769a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800769c:	6063      	str	r3, [r4, #4]
 800769e:	2000      	movs	r0, #0
 80076a0:	6360      	str	r0, [r4, #52]	; 0x34
 80076a2:	b113      	cbz	r3, 80076aa <__ssrefill_r+0x24>
 80076a4:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80076a6:	6023      	str	r3, [r4, #0]
 80076a8:	bd10      	pop	{r4, pc}
 80076aa:	6923      	ldr	r3, [r4, #16]
 80076ac:	6023      	str	r3, [r4, #0]
 80076ae:	2300      	movs	r3, #0
 80076b0:	6063      	str	r3, [r4, #4]
 80076b2:	89a3      	ldrh	r3, [r4, #12]
 80076b4:	f043 0320 	orr.w	r3, r3, #32
 80076b8:	81a3      	strh	r3, [r4, #12]
 80076ba:	f04f 30ff 	mov.w	r0, #4294967295
 80076be:	e7f3      	b.n	80076a8 <__ssrefill_r+0x22>

080076c0 <__ssvfiscanf_r>:
 80076c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80076c4:	460c      	mov	r4, r1
 80076c6:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 80076ca:	2100      	movs	r1, #0
 80076cc:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 80076d0:	49a6      	ldr	r1, [pc, #664]	; (800796c <__ssvfiscanf_r+0x2ac>)
 80076d2:	91a0      	str	r1, [sp, #640]	; 0x280
 80076d4:	f10d 0804 	add.w	r8, sp, #4
 80076d8:	49a5      	ldr	r1, [pc, #660]	; (8007970 <__ssvfiscanf_r+0x2b0>)
 80076da:	4fa6      	ldr	r7, [pc, #664]	; (8007974 <__ssvfiscanf_r+0x2b4>)
 80076dc:	f8df 9298 	ldr.w	r9, [pc, #664]	; 8007978 <__ssvfiscanf_r+0x2b8>
 80076e0:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 80076e4:	4606      	mov	r6, r0
 80076e6:	91a1      	str	r1, [sp, #644]	; 0x284
 80076e8:	9300      	str	r3, [sp, #0]
 80076ea:	7813      	ldrb	r3, [r2, #0]
 80076ec:	2b00      	cmp	r3, #0
 80076ee:	f000 815a 	beq.w	80079a6 <__ssvfiscanf_r+0x2e6>
 80076f2:	5dd9      	ldrb	r1, [r3, r7]
 80076f4:	f011 0108 	ands.w	r1, r1, #8
 80076f8:	f102 0501 	add.w	r5, r2, #1
 80076fc:	d019      	beq.n	8007732 <__ssvfiscanf_r+0x72>
 80076fe:	6863      	ldr	r3, [r4, #4]
 8007700:	2b00      	cmp	r3, #0
 8007702:	dd0f      	ble.n	8007724 <__ssvfiscanf_r+0x64>
 8007704:	6823      	ldr	r3, [r4, #0]
 8007706:	781a      	ldrb	r2, [r3, #0]
 8007708:	5cba      	ldrb	r2, [r7, r2]
 800770a:	0712      	lsls	r2, r2, #28
 800770c:	d401      	bmi.n	8007712 <__ssvfiscanf_r+0x52>
 800770e:	462a      	mov	r2, r5
 8007710:	e7eb      	b.n	80076ea <__ssvfiscanf_r+0x2a>
 8007712:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8007714:	3201      	adds	r2, #1
 8007716:	9245      	str	r2, [sp, #276]	; 0x114
 8007718:	6862      	ldr	r2, [r4, #4]
 800771a:	3301      	adds	r3, #1
 800771c:	3a01      	subs	r2, #1
 800771e:	6062      	str	r2, [r4, #4]
 8007720:	6023      	str	r3, [r4, #0]
 8007722:	e7ec      	b.n	80076fe <__ssvfiscanf_r+0x3e>
 8007724:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8007726:	4621      	mov	r1, r4
 8007728:	4630      	mov	r0, r6
 800772a:	4798      	blx	r3
 800772c:	2800      	cmp	r0, #0
 800772e:	d0e9      	beq.n	8007704 <__ssvfiscanf_r+0x44>
 8007730:	e7ed      	b.n	800770e <__ssvfiscanf_r+0x4e>
 8007732:	2b25      	cmp	r3, #37	; 0x25
 8007734:	d012      	beq.n	800775c <__ssvfiscanf_r+0x9c>
 8007736:	469a      	mov	sl, r3
 8007738:	6863      	ldr	r3, [r4, #4]
 800773a:	2b00      	cmp	r3, #0
 800773c:	f340 8091 	ble.w	8007862 <__ssvfiscanf_r+0x1a2>
 8007740:	6822      	ldr	r2, [r4, #0]
 8007742:	7813      	ldrb	r3, [r2, #0]
 8007744:	4553      	cmp	r3, sl
 8007746:	f040 812e 	bne.w	80079a6 <__ssvfiscanf_r+0x2e6>
 800774a:	6863      	ldr	r3, [r4, #4]
 800774c:	3b01      	subs	r3, #1
 800774e:	6063      	str	r3, [r4, #4]
 8007750:	9b45      	ldr	r3, [sp, #276]	; 0x114
 8007752:	3201      	adds	r2, #1
 8007754:	3301      	adds	r3, #1
 8007756:	6022      	str	r2, [r4, #0]
 8007758:	9345      	str	r3, [sp, #276]	; 0x114
 800775a:	e7d8      	b.n	800770e <__ssvfiscanf_r+0x4e>
 800775c:	9141      	str	r1, [sp, #260]	; 0x104
 800775e:	9143      	str	r1, [sp, #268]	; 0x10c
 8007760:	7853      	ldrb	r3, [r2, #1]
 8007762:	2b2a      	cmp	r3, #42	; 0x2a
 8007764:	bf02      	ittt	eq
 8007766:	2310      	moveq	r3, #16
 8007768:	1c95      	addeq	r5, r2, #2
 800776a:	9341      	streq	r3, [sp, #260]	; 0x104
 800776c:	220a      	movs	r2, #10
 800776e:	46aa      	mov	sl, r5
 8007770:	f81a 1b01 	ldrb.w	r1, [sl], #1
 8007774:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 8007778:	2b09      	cmp	r3, #9
 800777a:	d91d      	bls.n	80077b8 <__ssvfiscanf_r+0xf8>
 800777c:	487e      	ldr	r0, [pc, #504]	; (8007978 <__ssvfiscanf_r+0x2b8>)
 800777e:	2203      	movs	r2, #3
 8007780:	f7f8 fd4e 	bl	8000220 <memchr>
 8007784:	b140      	cbz	r0, 8007798 <__ssvfiscanf_r+0xd8>
 8007786:	2301      	movs	r3, #1
 8007788:	eba0 0009 	sub.w	r0, r0, r9
 800778c:	fa03 f000 	lsl.w	r0, r3, r0
 8007790:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8007792:	4318      	orrs	r0, r3
 8007794:	9041      	str	r0, [sp, #260]	; 0x104
 8007796:	4655      	mov	r5, sl
 8007798:	f815 3b01 	ldrb.w	r3, [r5], #1
 800779c:	2b78      	cmp	r3, #120	; 0x78
 800779e:	d806      	bhi.n	80077ae <__ssvfiscanf_r+0xee>
 80077a0:	2b57      	cmp	r3, #87	; 0x57
 80077a2:	d810      	bhi.n	80077c6 <__ssvfiscanf_r+0x106>
 80077a4:	2b25      	cmp	r3, #37	; 0x25
 80077a6:	d0c6      	beq.n	8007736 <__ssvfiscanf_r+0x76>
 80077a8:	d856      	bhi.n	8007858 <__ssvfiscanf_r+0x198>
 80077aa:	2b00      	cmp	r3, #0
 80077ac:	d064      	beq.n	8007878 <__ssvfiscanf_r+0x1b8>
 80077ae:	2303      	movs	r3, #3
 80077b0:	9347      	str	r3, [sp, #284]	; 0x11c
 80077b2:	230a      	movs	r3, #10
 80077b4:	9342      	str	r3, [sp, #264]	; 0x108
 80077b6:	e071      	b.n	800789c <__ssvfiscanf_r+0x1dc>
 80077b8:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 80077ba:	fb02 1103 	mla	r1, r2, r3, r1
 80077be:	3930      	subs	r1, #48	; 0x30
 80077c0:	9143      	str	r1, [sp, #268]	; 0x10c
 80077c2:	4655      	mov	r5, sl
 80077c4:	e7d3      	b.n	800776e <__ssvfiscanf_r+0xae>
 80077c6:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 80077ca:	2a20      	cmp	r2, #32
 80077cc:	d8ef      	bhi.n	80077ae <__ssvfiscanf_r+0xee>
 80077ce:	a101      	add	r1, pc, #4	; (adr r1, 80077d4 <__ssvfiscanf_r+0x114>)
 80077d0:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80077d4:	08007887 	.word	0x08007887
 80077d8:	080077af 	.word	0x080077af
 80077dc:	080077af 	.word	0x080077af
 80077e0:	080078e5 	.word	0x080078e5
 80077e4:	080077af 	.word	0x080077af
 80077e8:	080077af 	.word	0x080077af
 80077ec:	080077af 	.word	0x080077af
 80077f0:	080077af 	.word	0x080077af
 80077f4:	080077af 	.word	0x080077af
 80077f8:	080077af 	.word	0x080077af
 80077fc:	080077af 	.word	0x080077af
 8007800:	080078fb 	.word	0x080078fb
 8007804:	080078d1 	.word	0x080078d1
 8007808:	0800785f 	.word	0x0800785f
 800780c:	0800785f 	.word	0x0800785f
 8007810:	0800785f 	.word	0x0800785f
 8007814:	080077af 	.word	0x080077af
 8007818:	080078d5 	.word	0x080078d5
 800781c:	080077af 	.word	0x080077af
 8007820:	080077af 	.word	0x080077af
 8007824:	080077af 	.word	0x080077af
 8007828:	080077af 	.word	0x080077af
 800782c:	0800790b 	.word	0x0800790b
 8007830:	080078dd 	.word	0x080078dd
 8007834:	0800787f 	.word	0x0800787f
 8007838:	080077af 	.word	0x080077af
 800783c:	080077af 	.word	0x080077af
 8007840:	08007907 	.word	0x08007907
 8007844:	080077af 	.word	0x080077af
 8007848:	080078d1 	.word	0x080078d1
 800784c:	080077af 	.word	0x080077af
 8007850:	080077af 	.word	0x080077af
 8007854:	08007887 	.word	0x08007887
 8007858:	3b45      	subs	r3, #69	; 0x45
 800785a:	2b02      	cmp	r3, #2
 800785c:	d8a7      	bhi.n	80077ae <__ssvfiscanf_r+0xee>
 800785e:	2305      	movs	r3, #5
 8007860:	e01b      	b.n	800789a <__ssvfiscanf_r+0x1da>
 8007862:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8007864:	4621      	mov	r1, r4
 8007866:	4630      	mov	r0, r6
 8007868:	4798      	blx	r3
 800786a:	2800      	cmp	r0, #0
 800786c:	f43f af68 	beq.w	8007740 <__ssvfiscanf_r+0x80>
 8007870:	9844      	ldr	r0, [sp, #272]	; 0x110
 8007872:	2800      	cmp	r0, #0
 8007874:	f040 808d 	bne.w	8007992 <__ssvfiscanf_r+0x2d2>
 8007878:	f04f 30ff 	mov.w	r0, #4294967295
 800787c:	e08f      	b.n	800799e <__ssvfiscanf_r+0x2de>
 800787e:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8007880:	f042 0220 	orr.w	r2, r2, #32
 8007884:	9241      	str	r2, [sp, #260]	; 0x104
 8007886:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8007888:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800788c:	9241      	str	r2, [sp, #260]	; 0x104
 800788e:	2210      	movs	r2, #16
 8007890:	2b6f      	cmp	r3, #111	; 0x6f
 8007892:	9242      	str	r2, [sp, #264]	; 0x108
 8007894:	bf34      	ite	cc
 8007896:	2303      	movcc	r3, #3
 8007898:	2304      	movcs	r3, #4
 800789a:	9347      	str	r3, [sp, #284]	; 0x11c
 800789c:	6863      	ldr	r3, [r4, #4]
 800789e:	2b00      	cmp	r3, #0
 80078a0:	dd42      	ble.n	8007928 <__ssvfiscanf_r+0x268>
 80078a2:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80078a4:	0659      	lsls	r1, r3, #25
 80078a6:	d404      	bmi.n	80078b2 <__ssvfiscanf_r+0x1f2>
 80078a8:	6823      	ldr	r3, [r4, #0]
 80078aa:	781a      	ldrb	r2, [r3, #0]
 80078ac:	5cba      	ldrb	r2, [r7, r2]
 80078ae:	0712      	lsls	r2, r2, #28
 80078b0:	d441      	bmi.n	8007936 <__ssvfiscanf_r+0x276>
 80078b2:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 80078b4:	2b02      	cmp	r3, #2
 80078b6:	dc50      	bgt.n	800795a <__ssvfiscanf_r+0x29a>
 80078b8:	466b      	mov	r3, sp
 80078ba:	4622      	mov	r2, r4
 80078bc:	a941      	add	r1, sp, #260	; 0x104
 80078be:	4630      	mov	r0, r6
 80078c0:	f000 fa0a 	bl	8007cd8 <_scanf_chars>
 80078c4:	2801      	cmp	r0, #1
 80078c6:	d06e      	beq.n	80079a6 <__ssvfiscanf_r+0x2e6>
 80078c8:	2802      	cmp	r0, #2
 80078ca:	f47f af20 	bne.w	800770e <__ssvfiscanf_r+0x4e>
 80078ce:	e7cf      	b.n	8007870 <__ssvfiscanf_r+0x1b0>
 80078d0:	220a      	movs	r2, #10
 80078d2:	e7dd      	b.n	8007890 <__ssvfiscanf_r+0x1d0>
 80078d4:	2300      	movs	r3, #0
 80078d6:	9342      	str	r3, [sp, #264]	; 0x108
 80078d8:	2303      	movs	r3, #3
 80078da:	e7de      	b.n	800789a <__ssvfiscanf_r+0x1da>
 80078dc:	2308      	movs	r3, #8
 80078de:	9342      	str	r3, [sp, #264]	; 0x108
 80078e0:	2304      	movs	r3, #4
 80078e2:	e7da      	b.n	800789a <__ssvfiscanf_r+0x1da>
 80078e4:	4629      	mov	r1, r5
 80078e6:	4640      	mov	r0, r8
 80078e8:	f000 fb58 	bl	8007f9c <__sccl>
 80078ec:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80078ee:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80078f2:	9341      	str	r3, [sp, #260]	; 0x104
 80078f4:	4605      	mov	r5, r0
 80078f6:	2301      	movs	r3, #1
 80078f8:	e7cf      	b.n	800789a <__ssvfiscanf_r+0x1da>
 80078fa:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80078fc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007900:	9341      	str	r3, [sp, #260]	; 0x104
 8007902:	2300      	movs	r3, #0
 8007904:	e7c9      	b.n	800789a <__ssvfiscanf_r+0x1da>
 8007906:	2302      	movs	r3, #2
 8007908:	e7c7      	b.n	800789a <__ssvfiscanf_r+0x1da>
 800790a:	9841      	ldr	r0, [sp, #260]	; 0x104
 800790c:	06c3      	lsls	r3, r0, #27
 800790e:	f53f aefe 	bmi.w	800770e <__ssvfiscanf_r+0x4e>
 8007912:	9b00      	ldr	r3, [sp, #0]
 8007914:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8007916:	1d19      	adds	r1, r3, #4
 8007918:	9100      	str	r1, [sp, #0]
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	f010 0f01 	tst.w	r0, #1
 8007920:	bf14      	ite	ne
 8007922:	801a      	strhne	r2, [r3, #0]
 8007924:	601a      	streq	r2, [r3, #0]
 8007926:	e6f2      	b.n	800770e <__ssvfiscanf_r+0x4e>
 8007928:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800792a:	4621      	mov	r1, r4
 800792c:	4630      	mov	r0, r6
 800792e:	4798      	blx	r3
 8007930:	2800      	cmp	r0, #0
 8007932:	d0b6      	beq.n	80078a2 <__ssvfiscanf_r+0x1e2>
 8007934:	e79c      	b.n	8007870 <__ssvfiscanf_r+0x1b0>
 8007936:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8007938:	3201      	adds	r2, #1
 800793a:	9245      	str	r2, [sp, #276]	; 0x114
 800793c:	6862      	ldr	r2, [r4, #4]
 800793e:	3a01      	subs	r2, #1
 8007940:	2a00      	cmp	r2, #0
 8007942:	6062      	str	r2, [r4, #4]
 8007944:	dd02      	ble.n	800794c <__ssvfiscanf_r+0x28c>
 8007946:	3301      	adds	r3, #1
 8007948:	6023      	str	r3, [r4, #0]
 800794a:	e7ad      	b.n	80078a8 <__ssvfiscanf_r+0x1e8>
 800794c:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800794e:	4621      	mov	r1, r4
 8007950:	4630      	mov	r0, r6
 8007952:	4798      	blx	r3
 8007954:	2800      	cmp	r0, #0
 8007956:	d0a7      	beq.n	80078a8 <__ssvfiscanf_r+0x1e8>
 8007958:	e78a      	b.n	8007870 <__ssvfiscanf_r+0x1b0>
 800795a:	2b04      	cmp	r3, #4
 800795c:	dc0e      	bgt.n	800797c <__ssvfiscanf_r+0x2bc>
 800795e:	466b      	mov	r3, sp
 8007960:	4622      	mov	r2, r4
 8007962:	a941      	add	r1, sp, #260	; 0x104
 8007964:	4630      	mov	r0, r6
 8007966:	f000 fa11 	bl	8007d8c <_scanf_i>
 800796a:	e7ab      	b.n	80078c4 <__ssvfiscanf_r+0x204>
 800796c:	0800760d 	.word	0x0800760d
 8007970:	08007687 	.word	0x08007687
 8007974:	080082bd 	.word	0x080082bd
 8007978:	08008426 	.word	0x08008426
 800797c:	4b0b      	ldr	r3, [pc, #44]	; (80079ac <__ssvfiscanf_r+0x2ec>)
 800797e:	2b00      	cmp	r3, #0
 8007980:	f43f aec5 	beq.w	800770e <__ssvfiscanf_r+0x4e>
 8007984:	466b      	mov	r3, sp
 8007986:	4622      	mov	r2, r4
 8007988:	a941      	add	r1, sp, #260	; 0x104
 800798a:	4630      	mov	r0, r6
 800798c:	f3af 8000 	nop.w
 8007990:	e798      	b.n	80078c4 <__ssvfiscanf_r+0x204>
 8007992:	89a3      	ldrh	r3, [r4, #12]
 8007994:	f013 0f40 	tst.w	r3, #64	; 0x40
 8007998:	bf18      	it	ne
 800799a:	f04f 30ff 	movne.w	r0, #4294967295
 800799e:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 80079a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80079a6:	9844      	ldr	r0, [sp, #272]	; 0x110
 80079a8:	e7f9      	b.n	800799e <__ssvfiscanf_r+0x2de>
 80079aa:	bf00      	nop
 80079ac:	00000000 	.word	0x00000000

080079b0 <_printf_common>:
 80079b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80079b4:	4616      	mov	r6, r2
 80079b6:	4699      	mov	r9, r3
 80079b8:	688a      	ldr	r2, [r1, #8]
 80079ba:	690b      	ldr	r3, [r1, #16]
 80079bc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80079c0:	4293      	cmp	r3, r2
 80079c2:	bfb8      	it	lt
 80079c4:	4613      	movlt	r3, r2
 80079c6:	6033      	str	r3, [r6, #0]
 80079c8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80079cc:	4607      	mov	r7, r0
 80079ce:	460c      	mov	r4, r1
 80079d0:	b10a      	cbz	r2, 80079d6 <_printf_common+0x26>
 80079d2:	3301      	adds	r3, #1
 80079d4:	6033      	str	r3, [r6, #0]
 80079d6:	6823      	ldr	r3, [r4, #0]
 80079d8:	0699      	lsls	r1, r3, #26
 80079da:	bf42      	ittt	mi
 80079dc:	6833      	ldrmi	r3, [r6, #0]
 80079de:	3302      	addmi	r3, #2
 80079e0:	6033      	strmi	r3, [r6, #0]
 80079e2:	6825      	ldr	r5, [r4, #0]
 80079e4:	f015 0506 	ands.w	r5, r5, #6
 80079e8:	d106      	bne.n	80079f8 <_printf_common+0x48>
 80079ea:	f104 0a19 	add.w	sl, r4, #25
 80079ee:	68e3      	ldr	r3, [r4, #12]
 80079f0:	6832      	ldr	r2, [r6, #0]
 80079f2:	1a9b      	subs	r3, r3, r2
 80079f4:	42ab      	cmp	r3, r5
 80079f6:	dc26      	bgt.n	8007a46 <_printf_common+0x96>
 80079f8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80079fc:	1e13      	subs	r3, r2, #0
 80079fe:	6822      	ldr	r2, [r4, #0]
 8007a00:	bf18      	it	ne
 8007a02:	2301      	movne	r3, #1
 8007a04:	0692      	lsls	r2, r2, #26
 8007a06:	d42b      	bmi.n	8007a60 <_printf_common+0xb0>
 8007a08:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007a0c:	4649      	mov	r1, r9
 8007a0e:	4638      	mov	r0, r7
 8007a10:	47c0      	blx	r8
 8007a12:	3001      	adds	r0, #1
 8007a14:	d01e      	beq.n	8007a54 <_printf_common+0xa4>
 8007a16:	6823      	ldr	r3, [r4, #0]
 8007a18:	68e5      	ldr	r5, [r4, #12]
 8007a1a:	6832      	ldr	r2, [r6, #0]
 8007a1c:	f003 0306 	and.w	r3, r3, #6
 8007a20:	2b04      	cmp	r3, #4
 8007a22:	bf08      	it	eq
 8007a24:	1aad      	subeq	r5, r5, r2
 8007a26:	68a3      	ldr	r3, [r4, #8]
 8007a28:	6922      	ldr	r2, [r4, #16]
 8007a2a:	bf0c      	ite	eq
 8007a2c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007a30:	2500      	movne	r5, #0
 8007a32:	4293      	cmp	r3, r2
 8007a34:	bfc4      	itt	gt
 8007a36:	1a9b      	subgt	r3, r3, r2
 8007a38:	18ed      	addgt	r5, r5, r3
 8007a3a:	2600      	movs	r6, #0
 8007a3c:	341a      	adds	r4, #26
 8007a3e:	42b5      	cmp	r5, r6
 8007a40:	d11a      	bne.n	8007a78 <_printf_common+0xc8>
 8007a42:	2000      	movs	r0, #0
 8007a44:	e008      	b.n	8007a58 <_printf_common+0xa8>
 8007a46:	2301      	movs	r3, #1
 8007a48:	4652      	mov	r2, sl
 8007a4a:	4649      	mov	r1, r9
 8007a4c:	4638      	mov	r0, r7
 8007a4e:	47c0      	blx	r8
 8007a50:	3001      	adds	r0, #1
 8007a52:	d103      	bne.n	8007a5c <_printf_common+0xac>
 8007a54:	f04f 30ff 	mov.w	r0, #4294967295
 8007a58:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007a5c:	3501      	adds	r5, #1
 8007a5e:	e7c6      	b.n	80079ee <_printf_common+0x3e>
 8007a60:	18e1      	adds	r1, r4, r3
 8007a62:	1c5a      	adds	r2, r3, #1
 8007a64:	2030      	movs	r0, #48	; 0x30
 8007a66:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007a6a:	4422      	add	r2, r4
 8007a6c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007a70:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007a74:	3302      	adds	r3, #2
 8007a76:	e7c7      	b.n	8007a08 <_printf_common+0x58>
 8007a78:	2301      	movs	r3, #1
 8007a7a:	4622      	mov	r2, r4
 8007a7c:	4649      	mov	r1, r9
 8007a7e:	4638      	mov	r0, r7
 8007a80:	47c0      	blx	r8
 8007a82:	3001      	adds	r0, #1
 8007a84:	d0e6      	beq.n	8007a54 <_printf_common+0xa4>
 8007a86:	3601      	adds	r6, #1
 8007a88:	e7d9      	b.n	8007a3e <_printf_common+0x8e>
	...

08007a8c <_printf_i>:
 8007a8c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007a90:	7e0f      	ldrb	r7, [r1, #24]
 8007a92:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007a94:	2f78      	cmp	r7, #120	; 0x78
 8007a96:	4691      	mov	r9, r2
 8007a98:	4680      	mov	r8, r0
 8007a9a:	460c      	mov	r4, r1
 8007a9c:	469a      	mov	sl, r3
 8007a9e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8007aa2:	d807      	bhi.n	8007ab4 <_printf_i+0x28>
 8007aa4:	2f62      	cmp	r7, #98	; 0x62
 8007aa6:	d80a      	bhi.n	8007abe <_printf_i+0x32>
 8007aa8:	2f00      	cmp	r7, #0
 8007aaa:	f000 80d8 	beq.w	8007c5e <_printf_i+0x1d2>
 8007aae:	2f58      	cmp	r7, #88	; 0x58
 8007ab0:	f000 80a3 	beq.w	8007bfa <_printf_i+0x16e>
 8007ab4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007ab8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007abc:	e03a      	b.n	8007b34 <_printf_i+0xa8>
 8007abe:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007ac2:	2b15      	cmp	r3, #21
 8007ac4:	d8f6      	bhi.n	8007ab4 <_printf_i+0x28>
 8007ac6:	a101      	add	r1, pc, #4	; (adr r1, 8007acc <_printf_i+0x40>)
 8007ac8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007acc:	08007b25 	.word	0x08007b25
 8007ad0:	08007b39 	.word	0x08007b39
 8007ad4:	08007ab5 	.word	0x08007ab5
 8007ad8:	08007ab5 	.word	0x08007ab5
 8007adc:	08007ab5 	.word	0x08007ab5
 8007ae0:	08007ab5 	.word	0x08007ab5
 8007ae4:	08007b39 	.word	0x08007b39
 8007ae8:	08007ab5 	.word	0x08007ab5
 8007aec:	08007ab5 	.word	0x08007ab5
 8007af0:	08007ab5 	.word	0x08007ab5
 8007af4:	08007ab5 	.word	0x08007ab5
 8007af8:	08007c45 	.word	0x08007c45
 8007afc:	08007b69 	.word	0x08007b69
 8007b00:	08007c27 	.word	0x08007c27
 8007b04:	08007ab5 	.word	0x08007ab5
 8007b08:	08007ab5 	.word	0x08007ab5
 8007b0c:	08007c67 	.word	0x08007c67
 8007b10:	08007ab5 	.word	0x08007ab5
 8007b14:	08007b69 	.word	0x08007b69
 8007b18:	08007ab5 	.word	0x08007ab5
 8007b1c:	08007ab5 	.word	0x08007ab5
 8007b20:	08007c2f 	.word	0x08007c2f
 8007b24:	682b      	ldr	r3, [r5, #0]
 8007b26:	1d1a      	adds	r2, r3, #4
 8007b28:	681b      	ldr	r3, [r3, #0]
 8007b2a:	602a      	str	r2, [r5, #0]
 8007b2c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007b30:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007b34:	2301      	movs	r3, #1
 8007b36:	e0a3      	b.n	8007c80 <_printf_i+0x1f4>
 8007b38:	6820      	ldr	r0, [r4, #0]
 8007b3a:	6829      	ldr	r1, [r5, #0]
 8007b3c:	0606      	lsls	r6, r0, #24
 8007b3e:	f101 0304 	add.w	r3, r1, #4
 8007b42:	d50a      	bpl.n	8007b5a <_printf_i+0xce>
 8007b44:	680e      	ldr	r6, [r1, #0]
 8007b46:	602b      	str	r3, [r5, #0]
 8007b48:	2e00      	cmp	r6, #0
 8007b4a:	da03      	bge.n	8007b54 <_printf_i+0xc8>
 8007b4c:	232d      	movs	r3, #45	; 0x2d
 8007b4e:	4276      	negs	r6, r6
 8007b50:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007b54:	485e      	ldr	r0, [pc, #376]	; (8007cd0 <_printf_i+0x244>)
 8007b56:	230a      	movs	r3, #10
 8007b58:	e019      	b.n	8007b8e <_printf_i+0x102>
 8007b5a:	680e      	ldr	r6, [r1, #0]
 8007b5c:	602b      	str	r3, [r5, #0]
 8007b5e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007b62:	bf18      	it	ne
 8007b64:	b236      	sxthne	r6, r6
 8007b66:	e7ef      	b.n	8007b48 <_printf_i+0xbc>
 8007b68:	682b      	ldr	r3, [r5, #0]
 8007b6a:	6820      	ldr	r0, [r4, #0]
 8007b6c:	1d19      	adds	r1, r3, #4
 8007b6e:	6029      	str	r1, [r5, #0]
 8007b70:	0601      	lsls	r1, r0, #24
 8007b72:	d501      	bpl.n	8007b78 <_printf_i+0xec>
 8007b74:	681e      	ldr	r6, [r3, #0]
 8007b76:	e002      	b.n	8007b7e <_printf_i+0xf2>
 8007b78:	0646      	lsls	r6, r0, #25
 8007b7a:	d5fb      	bpl.n	8007b74 <_printf_i+0xe8>
 8007b7c:	881e      	ldrh	r6, [r3, #0]
 8007b7e:	4854      	ldr	r0, [pc, #336]	; (8007cd0 <_printf_i+0x244>)
 8007b80:	2f6f      	cmp	r7, #111	; 0x6f
 8007b82:	bf0c      	ite	eq
 8007b84:	2308      	moveq	r3, #8
 8007b86:	230a      	movne	r3, #10
 8007b88:	2100      	movs	r1, #0
 8007b8a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007b8e:	6865      	ldr	r5, [r4, #4]
 8007b90:	60a5      	str	r5, [r4, #8]
 8007b92:	2d00      	cmp	r5, #0
 8007b94:	bfa2      	ittt	ge
 8007b96:	6821      	ldrge	r1, [r4, #0]
 8007b98:	f021 0104 	bicge.w	r1, r1, #4
 8007b9c:	6021      	strge	r1, [r4, #0]
 8007b9e:	b90e      	cbnz	r6, 8007ba4 <_printf_i+0x118>
 8007ba0:	2d00      	cmp	r5, #0
 8007ba2:	d04d      	beq.n	8007c40 <_printf_i+0x1b4>
 8007ba4:	4615      	mov	r5, r2
 8007ba6:	fbb6 f1f3 	udiv	r1, r6, r3
 8007baa:	fb03 6711 	mls	r7, r3, r1, r6
 8007bae:	5dc7      	ldrb	r7, [r0, r7]
 8007bb0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8007bb4:	4637      	mov	r7, r6
 8007bb6:	42bb      	cmp	r3, r7
 8007bb8:	460e      	mov	r6, r1
 8007bba:	d9f4      	bls.n	8007ba6 <_printf_i+0x11a>
 8007bbc:	2b08      	cmp	r3, #8
 8007bbe:	d10b      	bne.n	8007bd8 <_printf_i+0x14c>
 8007bc0:	6823      	ldr	r3, [r4, #0]
 8007bc2:	07de      	lsls	r6, r3, #31
 8007bc4:	d508      	bpl.n	8007bd8 <_printf_i+0x14c>
 8007bc6:	6923      	ldr	r3, [r4, #16]
 8007bc8:	6861      	ldr	r1, [r4, #4]
 8007bca:	4299      	cmp	r1, r3
 8007bcc:	bfde      	ittt	le
 8007bce:	2330      	movle	r3, #48	; 0x30
 8007bd0:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007bd4:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007bd8:	1b52      	subs	r2, r2, r5
 8007bda:	6122      	str	r2, [r4, #16]
 8007bdc:	f8cd a000 	str.w	sl, [sp]
 8007be0:	464b      	mov	r3, r9
 8007be2:	aa03      	add	r2, sp, #12
 8007be4:	4621      	mov	r1, r4
 8007be6:	4640      	mov	r0, r8
 8007be8:	f7ff fee2 	bl	80079b0 <_printf_common>
 8007bec:	3001      	adds	r0, #1
 8007bee:	d14c      	bne.n	8007c8a <_printf_i+0x1fe>
 8007bf0:	f04f 30ff 	mov.w	r0, #4294967295
 8007bf4:	b004      	add	sp, #16
 8007bf6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007bfa:	4835      	ldr	r0, [pc, #212]	; (8007cd0 <_printf_i+0x244>)
 8007bfc:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8007c00:	6829      	ldr	r1, [r5, #0]
 8007c02:	6823      	ldr	r3, [r4, #0]
 8007c04:	f851 6b04 	ldr.w	r6, [r1], #4
 8007c08:	6029      	str	r1, [r5, #0]
 8007c0a:	061d      	lsls	r5, r3, #24
 8007c0c:	d514      	bpl.n	8007c38 <_printf_i+0x1ac>
 8007c0e:	07df      	lsls	r7, r3, #31
 8007c10:	bf44      	itt	mi
 8007c12:	f043 0320 	orrmi.w	r3, r3, #32
 8007c16:	6023      	strmi	r3, [r4, #0]
 8007c18:	b91e      	cbnz	r6, 8007c22 <_printf_i+0x196>
 8007c1a:	6823      	ldr	r3, [r4, #0]
 8007c1c:	f023 0320 	bic.w	r3, r3, #32
 8007c20:	6023      	str	r3, [r4, #0]
 8007c22:	2310      	movs	r3, #16
 8007c24:	e7b0      	b.n	8007b88 <_printf_i+0xfc>
 8007c26:	6823      	ldr	r3, [r4, #0]
 8007c28:	f043 0320 	orr.w	r3, r3, #32
 8007c2c:	6023      	str	r3, [r4, #0]
 8007c2e:	2378      	movs	r3, #120	; 0x78
 8007c30:	4828      	ldr	r0, [pc, #160]	; (8007cd4 <_printf_i+0x248>)
 8007c32:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007c36:	e7e3      	b.n	8007c00 <_printf_i+0x174>
 8007c38:	0659      	lsls	r1, r3, #25
 8007c3a:	bf48      	it	mi
 8007c3c:	b2b6      	uxthmi	r6, r6
 8007c3e:	e7e6      	b.n	8007c0e <_printf_i+0x182>
 8007c40:	4615      	mov	r5, r2
 8007c42:	e7bb      	b.n	8007bbc <_printf_i+0x130>
 8007c44:	682b      	ldr	r3, [r5, #0]
 8007c46:	6826      	ldr	r6, [r4, #0]
 8007c48:	6961      	ldr	r1, [r4, #20]
 8007c4a:	1d18      	adds	r0, r3, #4
 8007c4c:	6028      	str	r0, [r5, #0]
 8007c4e:	0635      	lsls	r5, r6, #24
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	d501      	bpl.n	8007c58 <_printf_i+0x1cc>
 8007c54:	6019      	str	r1, [r3, #0]
 8007c56:	e002      	b.n	8007c5e <_printf_i+0x1d2>
 8007c58:	0670      	lsls	r0, r6, #25
 8007c5a:	d5fb      	bpl.n	8007c54 <_printf_i+0x1c8>
 8007c5c:	8019      	strh	r1, [r3, #0]
 8007c5e:	2300      	movs	r3, #0
 8007c60:	6123      	str	r3, [r4, #16]
 8007c62:	4615      	mov	r5, r2
 8007c64:	e7ba      	b.n	8007bdc <_printf_i+0x150>
 8007c66:	682b      	ldr	r3, [r5, #0]
 8007c68:	1d1a      	adds	r2, r3, #4
 8007c6a:	602a      	str	r2, [r5, #0]
 8007c6c:	681d      	ldr	r5, [r3, #0]
 8007c6e:	6862      	ldr	r2, [r4, #4]
 8007c70:	2100      	movs	r1, #0
 8007c72:	4628      	mov	r0, r5
 8007c74:	f7f8 fad4 	bl	8000220 <memchr>
 8007c78:	b108      	cbz	r0, 8007c7e <_printf_i+0x1f2>
 8007c7a:	1b40      	subs	r0, r0, r5
 8007c7c:	6060      	str	r0, [r4, #4]
 8007c7e:	6863      	ldr	r3, [r4, #4]
 8007c80:	6123      	str	r3, [r4, #16]
 8007c82:	2300      	movs	r3, #0
 8007c84:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007c88:	e7a8      	b.n	8007bdc <_printf_i+0x150>
 8007c8a:	6923      	ldr	r3, [r4, #16]
 8007c8c:	462a      	mov	r2, r5
 8007c8e:	4649      	mov	r1, r9
 8007c90:	4640      	mov	r0, r8
 8007c92:	47d0      	blx	sl
 8007c94:	3001      	adds	r0, #1
 8007c96:	d0ab      	beq.n	8007bf0 <_printf_i+0x164>
 8007c98:	6823      	ldr	r3, [r4, #0]
 8007c9a:	079b      	lsls	r3, r3, #30
 8007c9c:	d413      	bmi.n	8007cc6 <_printf_i+0x23a>
 8007c9e:	68e0      	ldr	r0, [r4, #12]
 8007ca0:	9b03      	ldr	r3, [sp, #12]
 8007ca2:	4298      	cmp	r0, r3
 8007ca4:	bfb8      	it	lt
 8007ca6:	4618      	movlt	r0, r3
 8007ca8:	e7a4      	b.n	8007bf4 <_printf_i+0x168>
 8007caa:	2301      	movs	r3, #1
 8007cac:	4632      	mov	r2, r6
 8007cae:	4649      	mov	r1, r9
 8007cb0:	4640      	mov	r0, r8
 8007cb2:	47d0      	blx	sl
 8007cb4:	3001      	adds	r0, #1
 8007cb6:	d09b      	beq.n	8007bf0 <_printf_i+0x164>
 8007cb8:	3501      	adds	r5, #1
 8007cba:	68e3      	ldr	r3, [r4, #12]
 8007cbc:	9903      	ldr	r1, [sp, #12]
 8007cbe:	1a5b      	subs	r3, r3, r1
 8007cc0:	42ab      	cmp	r3, r5
 8007cc2:	dcf2      	bgt.n	8007caa <_printf_i+0x21e>
 8007cc4:	e7eb      	b.n	8007c9e <_printf_i+0x212>
 8007cc6:	2500      	movs	r5, #0
 8007cc8:	f104 0619 	add.w	r6, r4, #25
 8007ccc:	e7f5      	b.n	8007cba <_printf_i+0x22e>
 8007cce:	bf00      	nop
 8007cd0:	08008431 	.word	0x08008431
 8007cd4:	08008442 	.word	0x08008442

08007cd8 <_scanf_chars>:
 8007cd8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007cdc:	4615      	mov	r5, r2
 8007cde:	688a      	ldr	r2, [r1, #8]
 8007ce0:	4680      	mov	r8, r0
 8007ce2:	460c      	mov	r4, r1
 8007ce4:	b932      	cbnz	r2, 8007cf4 <_scanf_chars+0x1c>
 8007ce6:	698a      	ldr	r2, [r1, #24]
 8007ce8:	2a00      	cmp	r2, #0
 8007cea:	bf0c      	ite	eq
 8007cec:	2201      	moveq	r2, #1
 8007cee:	f04f 32ff 	movne.w	r2, #4294967295
 8007cf2:	608a      	str	r2, [r1, #8]
 8007cf4:	6822      	ldr	r2, [r4, #0]
 8007cf6:	f8df 9090 	ldr.w	r9, [pc, #144]	; 8007d88 <_scanf_chars+0xb0>
 8007cfa:	06d1      	lsls	r1, r2, #27
 8007cfc:	bf5f      	itttt	pl
 8007cfe:	681a      	ldrpl	r2, [r3, #0]
 8007d00:	1d11      	addpl	r1, r2, #4
 8007d02:	6019      	strpl	r1, [r3, #0]
 8007d04:	6816      	ldrpl	r6, [r2, #0]
 8007d06:	2700      	movs	r7, #0
 8007d08:	69a0      	ldr	r0, [r4, #24]
 8007d0a:	b188      	cbz	r0, 8007d30 <_scanf_chars+0x58>
 8007d0c:	2801      	cmp	r0, #1
 8007d0e:	d107      	bne.n	8007d20 <_scanf_chars+0x48>
 8007d10:	682a      	ldr	r2, [r5, #0]
 8007d12:	7811      	ldrb	r1, [r2, #0]
 8007d14:	6962      	ldr	r2, [r4, #20]
 8007d16:	5c52      	ldrb	r2, [r2, r1]
 8007d18:	b952      	cbnz	r2, 8007d30 <_scanf_chars+0x58>
 8007d1a:	2f00      	cmp	r7, #0
 8007d1c:	d031      	beq.n	8007d82 <_scanf_chars+0xaa>
 8007d1e:	e022      	b.n	8007d66 <_scanf_chars+0x8e>
 8007d20:	2802      	cmp	r0, #2
 8007d22:	d120      	bne.n	8007d66 <_scanf_chars+0x8e>
 8007d24:	682b      	ldr	r3, [r5, #0]
 8007d26:	781b      	ldrb	r3, [r3, #0]
 8007d28:	f813 3009 	ldrb.w	r3, [r3, r9]
 8007d2c:	071b      	lsls	r3, r3, #28
 8007d2e:	d41a      	bmi.n	8007d66 <_scanf_chars+0x8e>
 8007d30:	6823      	ldr	r3, [r4, #0]
 8007d32:	06da      	lsls	r2, r3, #27
 8007d34:	bf5e      	ittt	pl
 8007d36:	682b      	ldrpl	r3, [r5, #0]
 8007d38:	781b      	ldrbpl	r3, [r3, #0]
 8007d3a:	f806 3b01 	strbpl.w	r3, [r6], #1
 8007d3e:	682a      	ldr	r2, [r5, #0]
 8007d40:	686b      	ldr	r3, [r5, #4]
 8007d42:	3201      	adds	r2, #1
 8007d44:	602a      	str	r2, [r5, #0]
 8007d46:	68a2      	ldr	r2, [r4, #8]
 8007d48:	3b01      	subs	r3, #1
 8007d4a:	3a01      	subs	r2, #1
 8007d4c:	606b      	str	r3, [r5, #4]
 8007d4e:	3701      	adds	r7, #1
 8007d50:	60a2      	str	r2, [r4, #8]
 8007d52:	b142      	cbz	r2, 8007d66 <_scanf_chars+0x8e>
 8007d54:	2b00      	cmp	r3, #0
 8007d56:	dcd7      	bgt.n	8007d08 <_scanf_chars+0x30>
 8007d58:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8007d5c:	4629      	mov	r1, r5
 8007d5e:	4640      	mov	r0, r8
 8007d60:	4798      	blx	r3
 8007d62:	2800      	cmp	r0, #0
 8007d64:	d0d0      	beq.n	8007d08 <_scanf_chars+0x30>
 8007d66:	6823      	ldr	r3, [r4, #0]
 8007d68:	f013 0310 	ands.w	r3, r3, #16
 8007d6c:	d105      	bne.n	8007d7a <_scanf_chars+0xa2>
 8007d6e:	68e2      	ldr	r2, [r4, #12]
 8007d70:	3201      	adds	r2, #1
 8007d72:	60e2      	str	r2, [r4, #12]
 8007d74:	69a2      	ldr	r2, [r4, #24]
 8007d76:	b102      	cbz	r2, 8007d7a <_scanf_chars+0xa2>
 8007d78:	7033      	strb	r3, [r6, #0]
 8007d7a:	6923      	ldr	r3, [r4, #16]
 8007d7c:	443b      	add	r3, r7
 8007d7e:	6123      	str	r3, [r4, #16]
 8007d80:	2000      	movs	r0, #0
 8007d82:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007d86:	bf00      	nop
 8007d88:	080082bd 	.word	0x080082bd

08007d8c <_scanf_i>:
 8007d8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d90:	4698      	mov	r8, r3
 8007d92:	4b76      	ldr	r3, [pc, #472]	; (8007f6c <_scanf_i+0x1e0>)
 8007d94:	460c      	mov	r4, r1
 8007d96:	4682      	mov	sl, r0
 8007d98:	4616      	mov	r6, r2
 8007d9a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8007d9e:	b087      	sub	sp, #28
 8007da0:	ab03      	add	r3, sp, #12
 8007da2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8007da6:	4b72      	ldr	r3, [pc, #456]	; (8007f70 <_scanf_i+0x1e4>)
 8007da8:	69a1      	ldr	r1, [r4, #24]
 8007daa:	4a72      	ldr	r2, [pc, #456]	; (8007f74 <_scanf_i+0x1e8>)
 8007dac:	2903      	cmp	r1, #3
 8007dae:	bf18      	it	ne
 8007db0:	461a      	movne	r2, r3
 8007db2:	68a3      	ldr	r3, [r4, #8]
 8007db4:	9201      	str	r2, [sp, #4]
 8007db6:	1e5a      	subs	r2, r3, #1
 8007db8:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8007dbc:	bf88      	it	hi
 8007dbe:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8007dc2:	4627      	mov	r7, r4
 8007dc4:	bf82      	ittt	hi
 8007dc6:	eb03 0905 	addhi.w	r9, r3, r5
 8007dca:	f240 135d 	movwhi	r3, #349	; 0x15d
 8007dce:	60a3      	strhi	r3, [r4, #8]
 8007dd0:	f857 3b1c 	ldr.w	r3, [r7], #28
 8007dd4:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 8007dd8:	bf98      	it	ls
 8007dda:	f04f 0900 	movls.w	r9, #0
 8007dde:	6023      	str	r3, [r4, #0]
 8007de0:	463d      	mov	r5, r7
 8007de2:	f04f 0b00 	mov.w	fp, #0
 8007de6:	6831      	ldr	r1, [r6, #0]
 8007de8:	ab03      	add	r3, sp, #12
 8007dea:	7809      	ldrb	r1, [r1, #0]
 8007dec:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8007df0:	2202      	movs	r2, #2
 8007df2:	f7f8 fa15 	bl	8000220 <memchr>
 8007df6:	b328      	cbz	r0, 8007e44 <_scanf_i+0xb8>
 8007df8:	f1bb 0f01 	cmp.w	fp, #1
 8007dfc:	d159      	bne.n	8007eb2 <_scanf_i+0x126>
 8007dfe:	6862      	ldr	r2, [r4, #4]
 8007e00:	b92a      	cbnz	r2, 8007e0e <_scanf_i+0x82>
 8007e02:	6822      	ldr	r2, [r4, #0]
 8007e04:	2308      	movs	r3, #8
 8007e06:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007e0a:	6063      	str	r3, [r4, #4]
 8007e0c:	6022      	str	r2, [r4, #0]
 8007e0e:	6822      	ldr	r2, [r4, #0]
 8007e10:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 8007e14:	6022      	str	r2, [r4, #0]
 8007e16:	68a2      	ldr	r2, [r4, #8]
 8007e18:	1e51      	subs	r1, r2, #1
 8007e1a:	60a1      	str	r1, [r4, #8]
 8007e1c:	b192      	cbz	r2, 8007e44 <_scanf_i+0xb8>
 8007e1e:	6832      	ldr	r2, [r6, #0]
 8007e20:	1c51      	adds	r1, r2, #1
 8007e22:	6031      	str	r1, [r6, #0]
 8007e24:	7812      	ldrb	r2, [r2, #0]
 8007e26:	f805 2b01 	strb.w	r2, [r5], #1
 8007e2a:	6872      	ldr	r2, [r6, #4]
 8007e2c:	3a01      	subs	r2, #1
 8007e2e:	2a00      	cmp	r2, #0
 8007e30:	6072      	str	r2, [r6, #4]
 8007e32:	dc07      	bgt.n	8007e44 <_scanf_i+0xb8>
 8007e34:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 8007e38:	4631      	mov	r1, r6
 8007e3a:	4650      	mov	r0, sl
 8007e3c:	4790      	blx	r2
 8007e3e:	2800      	cmp	r0, #0
 8007e40:	f040 8085 	bne.w	8007f4e <_scanf_i+0x1c2>
 8007e44:	f10b 0b01 	add.w	fp, fp, #1
 8007e48:	f1bb 0f03 	cmp.w	fp, #3
 8007e4c:	d1cb      	bne.n	8007de6 <_scanf_i+0x5a>
 8007e4e:	6863      	ldr	r3, [r4, #4]
 8007e50:	b90b      	cbnz	r3, 8007e56 <_scanf_i+0xca>
 8007e52:	230a      	movs	r3, #10
 8007e54:	6063      	str	r3, [r4, #4]
 8007e56:	6863      	ldr	r3, [r4, #4]
 8007e58:	4947      	ldr	r1, [pc, #284]	; (8007f78 <_scanf_i+0x1ec>)
 8007e5a:	6960      	ldr	r0, [r4, #20]
 8007e5c:	1ac9      	subs	r1, r1, r3
 8007e5e:	f000 f89d 	bl	8007f9c <__sccl>
 8007e62:	f04f 0b00 	mov.w	fp, #0
 8007e66:	68a3      	ldr	r3, [r4, #8]
 8007e68:	6822      	ldr	r2, [r4, #0]
 8007e6a:	2b00      	cmp	r3, #0
 8007e6c:	d03d      	beq.n	8007eea <_scanf_i+0x15e>
 8007e6e:	6831      	ldr	r1, [r6, #0]
 8007e70:	6960      	ldr	r0, [r4, #20]
 8007e72:	f891 c000 	ldrb.w	ip, [r1]
 8007e76:	f810 000c 	ldrb.w	r0, [r0, ip]
 8007e7a:	2800      	cmp	r0, #0
 8007e7c:	d035      	beq.n	8007eea <_scanf_i+0x15e>
 8007e7e:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 8007e82:	d124      	bne.n	8007ece <_scanf_i+0x142>
 8007e84:	0510      	lsls	r0, r2, #20
 8007e86:	d522      	bpl.n	8007ece <_scanf_i+0x142>
 8007e88:	f10b 0b01 	add.w	fp, fp, #1
 8007e8c:	f1b9 0f00 	cmp.w	r9, #0
 8007e90:	d003      	beq.n	8007e9a <_scanf_i+0x10e>
 8007e92:	3301      	adds	r3, #1
 8007e94:	f109 39ff 	add.w	r9, r9, #4294967295
 8007e98:	60a3      	str	r3, [r4, #8]
 8007e9a:	6873      	ldr	r3, [r6, #4]
 8007e9c:	3b01      	subs	r3, #1
 8007e9e:	2b00      	cmp	r3, #0
 8007ea0:	6073      	str	r3, [r6, #4]
 8007ea2:	dd1b      	ble.n	8007edc <_scanf_i+0x150>
 8007ea4:	6833      	ldr	r3, [r6, #0]
 8007ea6:	3301      	adds	r3, #1
 8007ea8:	6033      	str	r3, [r6, #0]
 8007eaa:	68a3      	ldr	r3, [r4, #8]
 8007eac:	3b01      	subs	r3, #1
 8007eae:	60a3      	str	r3, [r4, #8]
 8007eb0:	e7d9      	b.n	8007e66 <_scanf_i+0xda>
 8007eb2:	f1bb 0f02 	cmp.w	fp, #2
 8007eb6:	d1ae      	bne.n	8007e16 <_scanf_i+0x8a>
 8007eb8:	6822      	ldr	r2, [r4, #0]
 8007eba:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 8007ebe:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8007ec2:	d1bf      	bne.n	8007e44 <_scanf_i+0xb8>
 8007ec4:	2310      	movs	r3, #16
 8007ec6:	6063      	str	r3, [r4, #4]
 8007ec8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007ecc:	e7a2      	b.n	8007e14 <_scanf_i+0x88>
 8007ece:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 8007ed2:	6022      	str	r2, [r4, #0]
 8007ed4:	780b      	ldrb	r3, [r1, #0]
 8007ed6:	f805 3b01 	strb.w	r3, [r5], #1
 8007eda:	e7de      	b.n	8007e9a <_scanf_i+0x10e>
 8007edc:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8007ee0:	4631      	mov	r1, r6
 8007ee2:	4650      	mov	r0, sl
 8007ee4:	4798      	blx	r3
 8007ee6:	2800      	cmp	r0, #0
 8007ee8:	d0df      	beq.n	8007eaa <_scanf_i+0x11e>
 8007eea:	6823      	ldr	r3, [r4, #0]
 8007eec:	05db      	lsls	r3, r3, #23
 8007eee:	d50d      	bpl.n	8007f0c <_scanf_i+0x180>
 8007ef0:	42bd      	cmp	r5, r7
 8007ef2:	d909      	bls.n	8007f08 <_scanf_i+0x17c>
 8007ef4:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8007ef8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007efc:	4632      	mov	r2, r6
 8007efe:	4650      	mov	r0, sl
 8007f00:	4798      	blx	r3
 8007f02:	f105 39ff 	add.w	r9, r5, #4294967295
 8007f06:	464d      	mov	r5, r9
 8007f08:	42bd      	cmp	r5, r7
 8007f0a:	d02d      	beq.n	8007f68 <_scanf_i+0x1dc>
 8007f0c:	6822      	ldr	r2, [r4, #0]
 8007f0e:	f012 0210 	ands.w	r2, r2, #16
 8007f12:	d113      	bne.n	8007f3c <_scanf_i+0x1b0>
 8007f14:	702a      	strb	r2, [r5, #0]
 8007f16:	6863      	ldr	r3, [r4, #4]
 8007f18:	9e01      	ldr	r6, [sp, #4]
 8007f1a:	4639      	mov	r1, r7
 8007f1c:	4650      	mov	r0, sl
 8007f1e:	47b0      	blx	r6
 8007f20:	6821      	ldr	r1, [r4, #0]
 8007f22:	f8d8 3000 	ldr.w	r3, [r8]
 8007f26:	f011 0f20 	tst.w	r1, #32
 8007f2a:	d013      	beq.n	8007f54 <_scanf_i+0x1c8>
 8007f2c:	1d1a      	adds	r2, r3, #4
 8007f2e:	f8c8 2000 	str.w	r2, [r8]
 8007f32:	681b      	ldr	r3, [r3, #0]
 8007f34:	6018      	str	r0, [r3, #0]
 8007f36:	68e3      	ldr	r3, [r4, #12]
 8007f38:	3301      	adds	r3, #1
 8007f3a:	60e3      	str	r3, [r4, #12]
 8007f3c:	1bed      	subs	r5, r5, r7
 8007f3e:	44ab      	add	fp, r5
 8007f40:	6925      	ldr	r5, [r4, #16]
 8007f42:	445d      	add	r5, fp
 8007f44:	6125      	str	r5, [r4, #16]
 8007f46:	2000      	movs	r0, #0
 8007f48:	b007      	add	sp, #28
 8007f4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f4e:	f04f 0b00 	mov.w	fp, #0
 8007f52:	e7ca      	b.n	8007eea <_scanf_i+0x15e>
 8007f54:	1d1a      	adds	r2, r3, #4
 8007f56:	f8c8 2000 	str.w	r2, [r8]
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	f011 0f01 	tst.w	r1, #1
 8007f60:	bf14      	ite	ne
 8007f62:	8018      	strhne	r0, [r3, #0]
 8007f64:	6018      	streq	r0, [r3, #0]
 8007f66:	e7e6      	b.n	8007f36 <_scanf_i+0x1aa>
 8007f68:	2001      	movs	r0, #1
 8007f6a:	e7ed      	b.n	8007f48 <_scanf_i+0x1bc>
 8007f6c:	08008298 	.word	0x08008298
 8007f70:	080080f1 	.word	0x080080f1
 8007f74:	0800718d 	.word	0x0800718d
 8007f78:	0800846c 	.word	0x0800846c

08007f7c <_sbrk_r>:
 8007f7c:	b538      	push	{r3, r4, r5, lr}
 8007f7e:	4d06      	ldr	r5, [pc, #24]	; (8007f98 <_sbrk_r+0x1c>)
 8007f80:	2300      	movs	r3, #0
 8007f82:	4604      	mov	r4, r0
 8007f84:	4608      	mov	r0, r1
 8007f86:	602b      	str	r3, [r5, #0]
 8007f88:	f7f9 f888 	bl	800109c <_sbrk>
 8007f8c:	1c43      	adds	r3, r0, #1
 8007f8e:	d102      	bne.n	8007f96 <_sbrk_r+0x1a>
 8007f90:	682b      	ldr	r3, [r5, #0]
 8007f92:	b103      	cbz	r3, 8007f96 <_sbrk_r+0x1a>
 8007f94:	6023      	str	r3, [r4, #0]
 8007f96:	bd38      	pop	{r3, r4, r5, pc}
 8007f98:	20000828 	.word	0x20000828

08007f9c <__sccl>:
 8007f9c:	b570      	push	{r4, r5, r6, lr}
 8007f9e:	780b      	ldrb	r3, [r1, #0]
 8007fa0:	4604      	mov	r4, r0
 8007fa2:	2b5e      	cmp	r3, #94	; 0x5e
 8007fa4:	bf0b      	itete	eq
 8007fa6:	784b      	ldrbeq	r3, [r1, #1]
 8007fa8:	1c48      	addne	r0, r1, #1
 8007faa:	1c88      	addeq	r0, r1, #2
 8007fac:	2200      	movne	r2, #0
 8007fae:	bf08      	it	eq
 8007fb0:	2201      	moveq	r2, #1
 8007fb2:	1e61      	subs	r1, r4, #1
 8007fb4:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 8007fb8:	f801 2f01 	strb.w	r2, [r1, #1]!
 8007fbc:	42a9      	cmp	r1, r5
 8007fbe:	d1fb      	bne.n	8007fb8 <__sccl+0x1c>
 8007fc0:	b90b      	cbnz	r3, 8007fc6 <__sccl+0x2a>
 8007fc2:	3801      	subs	r0, #1
 8007fc4:	bd70      	pop	{r4, r5, r6, pc}
 8007fc6:	f082 0201 	eor.w	r2, r2, #1
 8007fca:	54e2      	strb	r2, [r4, r3]
 8007fcc:	4605      	mov	r5, r0
 8007fce:	4628      	mov	r0, r5
 8007fd0:	f810 1b01 	ldrb.w	r1, [r0], #1
 8007fd4:	292d      	cmp	r1, #45	; 0x2d
 8007fd6:	d006      	beq.n	8007fe6 <__sccl+0x4a>
 8007fd8:	295d      	cmp	r1, #93	; 0x5d
 8007fda:	d0f3      	beq.n	8007fc4 <__sccl+0x28>
 8007fdc:	b909      	cbnz	r1, 8007fe2 <__sccl+0x46>
 8007fde:	4628      	mov	r0, r5
 8007fe0:	e7f0      	b.n	8007fc4 <__sccl+0x28>
 8007fe2:	460b      	mov	r3, r1
 8007fe4:	e7f1      	b.n	8007fca <__sccl+0x2e>
 8007fe6:	786e      	ldrb	r6, [r5, #1]
 8007fe8:	2e5d      	cmp	r6, #93	; 0x5d
 8007fea:	d0fa      	beq.n	8007fe2 <__sccl+0x46>
 8007fec:	42b3      	cmp	r3, r6
 8007fee:	dcf8      	bgt.n	8007fe2 <__sccl+0x46>
 8007ff0:	3502      	adds	r5, #2
 8007ff2:	4619      	mov	r1, r3
 8007ff4:	3101      	adds	r1, #1
 8007ff6:	428e      	cmp	r6, r1
 8007ff8:	5462      	strb	r2, [r4, r1]
 8007ffa:	dcfb      	bgt.n	8007ff4 <__sccl+0x58>
 8007ffc:	1af1      	subs	r1, r6, r3
 8007ffe:	3901      	subs	r1, #1
 8008000:	1c58      	adds	r0, r3, #1
 8008002:	42b3      	cmp	r3, r6
 8008004:	bfa8      	it	ge
 8008006:	2100      	movge	r1, #0
 8008008:	1843      	adds	r3, r0, r1
 800800a:	e7e0      	b.n	8007fce <__sccl+0x32>

0800800c <_strtoul_l.constprop.0>:
 800800c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008010:	4f36      	ldr	r7, [pc, #216]	; (80080ec <_strtoul_l.constprop.0+0xe0>)
 8008012:	4686      	mov	lr, r0
 8008014:	460d      	mov	r5, r1
 8008016:	4628      	mov	r0, r5
 8008018:	f815 4b01 	ldrb.w	r4, [r5], #1
 800801c:	5de6      	ldrb	r6, [r4, r7]
 800801e:	f016 0608 	ands.w	r6, r6, #8
 8008022:	d1f8      	bne.n	8008016 <_strtoul_l.constprop.0+0xa>
 8008024:	2c2d      	cmp	r4, #45	; 0x2d
 8008026:	d12f      	bne.n	8008088 <_strtoul_l.constprop.0+0x7c>
 8008028:	782c      	ldrb	r4, [r5, #0]
 800802a:	2601      	movs	r6, #1
 800802c:	1c85      	adds	r5, r0, #2
 800802e:	2b00      	cmp	r3, #0
 8008030:	d057      	beq.n	80080e2 <_strtoul_l.constprop.0+0xd6>
 8008032:	2b10      	cmp	r3, #16
 8008034:	d109      	bne.n	800804a <_strtoul_l.constprop.0+0x3e>
 8008036:	2c30      	cmp	r4, #48	; 0x30
 8008038:	d107      	bne.n	800804a <_strtoul_l.constprop.0+0x3e>
 800803a:	7828      	ldrb	r0, [r5, #0]
 800803c:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 8008040:	2858      	cmp	r0, #88	; 0x58
 8008042:	d149      	bne.n	80080d8 <_strtoul_l.constprop.0+0xcc>
 8008044:	786c      	ldrb	r4, [r5, #1]
 8008046:	2310      	movs	r3, #16
 8008048:	3502      	adds	r5, #2
 800804a:	f04f 38ff 	mov.w	r8, #4294967295
 800804e:	2700      	movs	r7, #0
 8008050:	fbb8 f8f3 	udiv	r8, r8, r3
 8008054:	fb03 f908 	mul.w	r9, r3, r8
 8008058:	ea6f 0909 	mvn.w	r9, r9
 800805c:	4638      	mov	r0, r7
 800805e:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8008062:	f1bc 0f09 	cmp.w	ip, #9
 8008066:	d814      	bhi.n	8008092 <_strtoul_l.constprop.0+0x86>
 8008068:	4664      	mov	r4, ip
 800806a:	42a3      	cmp	r3, r4
 800806c:	dd22      	ble.n	80080b4 <_strtoul_l.constprop.0+0xa8>
 800806e:	2f00      	cmp	r7, #0
 8008070:	db1d      	blt.n	80080ae <_strtoul_l.constprop.0+0xa2>
 8008072:	4580      	cmp	r8, r0
 8008074:	d31b      	bcc.n	80080ae <_strtoul_l.constprop.0+0xa2>
 8008076:	d101      	bne.n	800807c <_strtoul_l.constprop.0+0x70>
 8008078:	45a1      	cmp	r9, r4
 800807a:	db18      	blt.n	80080ae <_strtoul_l.constprop.0+0xa2>
 800807c:	fb00 4003 	mla	r0, r0, r3, r4
 8008080:	2701      	movs	r7, #1
 8008082:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008086:	e7ea      	b.n	800805e <_strtoul_l.constprop.0+0x52>
 8008088:	2c2b      	cmp	r4, #43	; 0x2b
 800808a:	bf04      	itt	eq
 800808c:	782c      	ldrbeq	r4, [r5, #0]
 800808e:	1c85      	addeq	r5, r0, #2
 8008090:	e7cd      	b.n	800802e <_strtoul_l.constprop.0+0x22>
 8008092:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8008096:	f1bc 0f19 	cmp.w	ip, #25
 800809a:	d801      	bhi.n	80080a0 <_strtoul_l.constprop.0+0x94>
 800809c:	3c37      	subs	r4, #55	; 0x37
 800809e:	e7e4      	b.n	800806a <_strtoul_l.constprop.0+0x5e>
 80080a0:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 80080a4:	f1bc 0f19 	cmp.w	ip, #25
 80080a8:	d804      	bhi.n	80080b4 <_strtoul_l.constprop.0+0xa8>
 80080aa:	3c57      	subs	r4, #87	; 0x57
 80080ac:	e7dd      	b.n	800806a <_strtoul_l.constprop.0+0x5e>
 80080ae:	f04f 37ff 	mov.w	r7, #4294967295
 80080b2:	e7e6      	b.n	8008082 <_strtoul_l.constprop.0+0x76>
 80080b4:	2f00      	cmp	r7, #0
 80080b6:	da07      	bge.n	80080c8 <_strtoul_l.constprop.0+0xbc>
 80080b8:	2322      	movs	r3, #34	; 0x22
 80080ba:	f8ce 3000 	str.w	r3, [lr]
 80080be:	f04f 30ff 	mov.w	r0, #4294967295
 80080c2:	b932      	cbnz	r2, 80080d2 <_strtoul_l.constprop.0+0xc6>
 80080c4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80080c8:	b106      	cbz	r6, 80080cc <_strtoul_l.constprop.0+0xc0>
 80080ca:	4240      	negs	r0, r0
 80080cc:	2a00      	cmp	r2, #0
 80080ce:	d0f9      	beq.n	80080c4 <_strtoul_l.constprop.0+0xb8>
 80080d0:	b107      	cbz	r7, 80080d4 <_strtoul_l.constprop.0+0xc8>
 80080d2:	1e69      	subs	r1, r5, #1
 80080d4:	6011      	str	r1, [r2, #0]
 80080d6:	e7f5      	b.n	80080c4 <_strtoul_l.constprop.0+0xb8>
 80080d8:	2430      	movs	r4, #48	; 0x30
 80080da:	2b00      	cmp	r3, #0
 80080dc:	d1b5      	bne.n	800804a <_strtoul_l.constprop.0+0x3e>
 80080de:	2308      	movs	r3, #8
 80080e0:	e7b3      	b.n	800804a <_strtoul_l.constprop.0+0x3e>
 80080e2:	2c30      	cmp	r4, #48	; 0x30
 80080e4:	d0a9      	beq.n	800803a <_strtoul_l.constprop.0+0x2e>
 80080e6:	230a      	movs	r3, #10
 80080e8:	e7af      	b.n	800804a <_strtoul_l.constprop.0+0x3e>
 80080ea:	bf00      	nop
 80080ec:	080082bd 	.word	0x080082bd

080080f0 <_strtoul_r>:
 80080f0:	f7ff bf8c 	b.w	800800c <_strtoul_l.constprop.0>

080080f4 <__submore>:
 80080f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80080f8:	460c      	mov	r4, r1
 80080fa:	6b49      	ldr	r1, [r1, #52]	; 0x34
 80080fc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008100:	4299      	cmp	r1, r3
 8008102:	d11d      	bne.n	8008140 <__submore+0x4c>
 8008104:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8008108:	f7ff f8b0 	bl	800726c <_malloc_r>
 800810c:	b918      	cbnz	r0, 8008116 <__submore+0x22>
 800810e:	f04f 30ff 	mov.w	r0, #4294967295
 8008112:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008116:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800811a:	63a3      	str	r3, [r4, #56]	; 0x38
 800811c:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8008120:	6360      	str	r0, [r4, #52]	; 0x34
 8008122:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 8008126:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800812a:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 800812e:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8008132:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 8008136:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 800813a:	6020      	str	r0, [r4, #0]
 800813c:	2000      	movs	r0, #0
 800813e:	e7e8      	b.n	8008112 <__submore+0x1e>
 8008140:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8008142:	0077      	lsls	r7, r6, #1
 8008144:	463a      	mov	r2, r7
 8008146:	f000 f843 	bl	80081d0 <_realloc_r>
 800814a:	4605      	mov	r5, r0
 800814c:	2800      	cmp	r0, #0
 800814e:	d0de      	beq.n	800810e <__submore+0x1a>
 8008150:	eb00 0806 	add.w	r8, r0, r6
 8008154:	4601      	mov	r1, r0
 8008156:	4632      	mov	r2, r6
 8008158:	4640      	mov	r0, r8
 800815a:	f000 f805 	bl	8008168 <memcpy>
 800815e:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 8008162:	f8c4 8000 	str.w	r8, [r4]
 8008166:	e7e9      	b.n	800813c <__submore+0x48>

08008168 <memcpy>:
 8008168:	440a      	add	r2, r1
 800816a:	4291      	cmp	r1, r2
 800816c:	f100 33ff 	add.w	r3, r0, #4294967295
 8008170:	d100      	bne.n	8008174 <memcpy+0xc>
 8008172:	4770      	bx	lr
 8008174:	b510      	push	{r4, lr}
 8008176:	f811 4b01 	ldrb.w	r4, [r1], #1
 800817a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800817e:	4291      	cmp	r1, r2
 8008180:	d1f9      	bne.n	8008176 <memcpy+0xe>
 8008182:	bd10      	pop	{r4, pc}

08008184 <memmove>:
 8008184:	4288      	cmp	r0, r1
 8008186:	b510      	push	{r4, lr}
 8008188:	eb01 0402 	add.w	r4, r1, r2
 800818c:	d902      	bls.n	8008194 <memmove+0x10>
 800818e:	4284      	cmp	r4, r0
 8008190:	4623      	mov	r3, r4
 8008192:	d807      	bhi.n	80081a4 <memmove+0x20>
 8008194:	1e43      	subs	r3, r0, #1
 8008196:	42a1      	cmp	r1, r4
 8008198:	d008      	beq.n	80081ac <memmove+0x28>
 800819a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800819e:	f803 2f01 	strb.w	r2, [r3, #1]!
 80081a2:	e7f8      	b.n	8008196 <memmove+0x12>
 80081a4:	4402      	add	r2, r0
 80081a6:	4601      	mov	r1, r0
 80081a8:	428a      	cmp	r2, r1
 80081aa:	d100      	bne.n	80081ae <memmove+0x2a>
 80081ac:	bd10      	pop	{r4, pc}
 80081ae:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80081b2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80081b6:	e7f7      	b.n	80081a8 <memmove+0x24>

080081b8 <__malloc_lock>:
 80081b8:	4801      	ldr	r0, [pc, #4]	; (80081c0 <__malloc_lock+0x8>)
 80081ba:	f7fe bfe9 	b.w	8007190 <__retarget_lock_acquire_recursive>
 80081be:	bf00      	nop
 80081c0:	2000081c 	.word	0x2000081c

080081c4 <__malloc_unlock>:
 80081c4:	4801      	ldr	r0, [pc, #4]	; (80081cc <__malloc_unlock+0x8>)
 80081c6:	f7fe bfe4 	b.w	8007192 <__retarget_lock_release_recursive>
 80081ca:	bf00      	nop
 80081cc:	2000081c 	.word	0x2000081c

080081d0 <_realloc_r>:
 80081d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80081d4:	4680      	mov	r8, r0
 80081d6:	4614      	mov	r4, r2
 80081d8:	460e      	mov	r6, r1
 80081da:	b921      	cbnz	r1, 80081e6 <_realloc_r+0x16>
 80081dc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80081e0:	4611      	mov	r1, r2
 80081e2:	f7ff b843 	b.w	800726c <_malloc_r>
 80081e6:	b92a      	cbnz	r2, 80081f4 <_realloc_r+0x24>
 80081e8:	f7fe ffd4 	bl	8007194 <_free_r>
 80081ec:	4625      	mov	r5, r4
 80081ee:	4628      	mov	r0, r5
 80081f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80081f4:	f000 f81b 	bl	800822e <_malloc_usable_size_r>
 80081f8:	4284      	cmp	r4, r0
 80081fa:	4607      	mov	r7, r0
 80081fc:	d802      	bhi.n	8008204 <_realloc_r+0x34>
 80081fe:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008202:	d812      	bhi.n	800822a <_realloc_r+0x5a>
 8008204:	4621      	mov	r1, r4
 8008206:	4640      	mov	r0, r8
 8008208:	f7ff f830 	bl	800726c <_malloc_r>
 800820c:	4605      	mov	r5, r0
 800820e:	2800      	cmp	r0, #0
 8008210:	d0ed      	beq.n	80081ee <_realloc_r+0x1e>
 8008212:	42bc      	cmp	r4, r7
 8008214:	4622      	mov	r2, r4
 8008216:	4631      	mov	r1, r6
 8008218:	bf28      	it	cs
 800821a:	463a      	movcs	r2, r7
 800821c:	f7ff ffa4 	bl	8008168 <memcpy>
 8008220:	4631      	mov	r1, r6
 8008222:	4640      	mov	r0, r8
 8008224:	f7fe ffb6 	bl	8007194 <_free_r>
 8008228:	e7e1      	b.n	80081ee <_realloc_r+0x1e>
 800822a:	4635      	mov	r5, r6
 800822c:	e7df      	b.n	80081ee <_realloc_r+0x1e>

0800822e <_malloc_usable_size_r>:
 800822e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008232:	1f18      	subs	r0, r3, #4
 8008234:	2b00      	cmp	r3, #0
 8008236:	bfbc      	itt	lt
 8008238:	580b      	ldrlt	r3, [r1, r0]
 800823a:	18c0      	addlt	r0, r0, r3
 800823c:	4770      	bx	lr
	...

08008240 <_init>:
 8008240:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008242:	bf00      	nop
 8008244:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008246:	bc08      	pop	{r3}
 8008248:	469e      	mov	lr, r3
 800824a:	4770      	bx	lr

0800824c <_fini>:
 800824c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800824e:	bf00      	nop
 8008250:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008252:	bc08      	pop	{r3}
 8008254:	469e      	mov	lr, r3
 8008256:	4770      	bx	lr
