// Seed: 1461085661
`define pp_2 0
module module_0 (
    input logic id_0,
    output id_1
);
  logic id_2;
  logic id_3;
  assign id_3 = 1;
  always @(1 or posedge id_2) begin
    id_1 = 1;
  end
endmodule
