// -------------------------------------------------------------
//
// Generated Architecture Declaration for rtl of inst_e_e
//
// Generated
//  by:  wig
//  on:  Wed Aug 18 12:44:01 2004
//  cmd: H:/work/mix_new/MIX/mix_0.pl -strip -nodelta ../../constant.xls
//
// !!! Do not edit this file! Autogenerated by MIX !!!
// $Author: wig $
// $Id: inst_e_e.v,v 1.3 2004/08/18 10:47:12 wig Exp $
// $Date: 2004/08/18 10:47:12 $
// $Log: inst_e_e.v,v $
// Revision 1.3  2004/08/18 10:47:12  wig
// reworked some testcases
//
//
// Based on Mix Verilog Architecture Template built into RCSfile: MixWriter.pm,v 
// Id: MixWriter.pm,v 1.45 2004/08/09 15:48:14 wig Exp 
//
// Generator: mix_0.pl Revision: 1.32 , wilfried.gaensheimer@micronas.com
// (C) 2003 Micronas GmbH
//
// --------------------------------------------------------------


`timescale 1ns / 1ps

//
//
// Start of Generated Module rtl of inst_e_e
//

`define const_06_c 7'b0001111  // __I_ConvConstant: 0xf
`define mix_const_0_c 6'b001111  // __I_ConvConstant: 0xf
`define mix_const_17_c 'b1010  // __I_VectorConv
`define mix_const_19_c 1'b0 
`define mix_const_20_c 1'b1 


module inst_e_e
	//
	// Generated module inst_e
	//
		(
		);
		// End of generated module header


    // Internal signals

		//
		// Generated Signal List
		//
			wire	[6:0]	const_06;
			wire	[5:0]	mix_const_0;
			wire	[7:0]	mix_const_17;
			wire		mix_const_19;
			wire		mix_const_20;
		//
		// End of Generated Signal List
		//


    // %COMPILER_OPTS%

	// Generated Signal Assignments
			assign const_06 = `const_06_c;
			assign mix_const_0 = `mix_const_0_c;
			assign mix_const_17 = `mix_const_17_c;
			assign mix_const_19 = `mix_const_19_c;
			assign mix_const_20 = `mix_const_20_c;


    //
    // Generated Instances
    // wiring ...

	// Generated Instances and Port Mappings
		// Generated Instance Port Map for inst_ea
		inst_ea_e inst_ea(
			.bad_width_p(mix_const_17), // #!Illegal
			.const_06_p(const_06), // Constant Wire, # take literally, but will not work!
			.const_07_p(mix_const_0), // Constant Wire, # take literally, but will not valid VHDL
			.zero_dup_e(mix_const_19), // #Illegal
			.zero_dup_e(mix_const_20) // #Illegal
		);
		// End of Generated Instance Port Map for inst_ea



endmodule
//
// End of Generated Module rtl of inst_e_e
//
//
//!End of Module/s
// --------------------------------------------------------------
