

================================================================
== Vitis HLS Report for 'Filter_horizontal_HW_stream'
================================================================
* Date:           Sun Oct 30 18:48:42 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        HW7
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.67 ns|  4.063 ns|     1.80 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   130951|   130951|  0.873 ms|  0.873 ms|  130951|  130951|     none|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_155_1   |   130950|   130950|       485|          -|          -|   270|        no|
        | + VITIS_LOOP_162_3  |      477|      477|         5|          1|          1|   474|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 13 10 
10 --> 11 
11 --> 12 
12 --> 8 
13 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %input_stream, void @empty_1, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %input_stream, void @empty_1, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %input_stream, void @empty_1, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %temp_stream, void @empty_1, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %temp_stream, void @empty_1, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %temp_stream, void @empty_1, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %temp_stream, void @empty_1, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %input_stream, void @empty_1, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.48ns)   --->   "%br_ln155 = br void" [Filter.cpp:155]   --->   Operation 22 'br' 'br_ln155' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 3.02>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%Y = phi i9 0, void %entry, i9 %Y_1, void"   --->   Operation 23 'phi' 'Y' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.92ns)   --->   "%Y_1 = add i9 %Y, i9 1" [Filter.cpp:155]   --->   Operation 24 'add' 'Y_1' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.85ns)   --->   "%icmp_ln155 = icmp_eq  i9 %Y, i9 270" [Filter.cpp:155]   --->   Operation 25 'icmp' 'icmp_ln155' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 270, i64 270, i64 270"   --->   Operation 26 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln155 = br i1 %icmp_ln155, void %.split2.i, void %Filter_horizontal_HW_stream.exit" [Filter.cpp:155]   --->   Operation 27 'br' 'br_ln155' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (2.16ns)   --->   "%tmp = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %input_stream" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 28 'read' 'tmp' <Predicate = (!icmp_ln155)> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 29 'ret' 'ret_ln0' <Predicate = (icmp_ln155)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.16>
ST_3 : Operation 30 [1/1] (2.16ns)   --->   "%tmp_1 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %input_stream" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 30 'read' 'tmp_1' <Predicate = true> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>

State 4 <SV = 3> <Delay = 2.16>
ST_4 : Operation 31 [1/1] (2.16ns)   --->   "%tmp_2 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %input_stream" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 31 'read' 'tmp_2' <Predicate = true> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>

State 5 <SV = 4> <Delay = 2.16>
ST_5 : Operation 32 [1/1] (2.16ns)   --->   "%tmp_3 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %input_stream" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 32 'read' 'tmp_3' <Predicate = true> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>

State 6 <SV = 5> <Delay = 2.16>
ST_6 : Operation 33 [1/1] (2.16ns)   --->   "%tmp_4 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %input_stream" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 33 'read' 'tmp_4' <Predicate = true> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>

State 7 <SV = 6> <Delay = 2.16>
ST_7 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln153 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [Filter.cpp:153]   --->   Operation 34 'specloopname' 'specloopname_ln153' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 35 [1/1] (2.16ns)   --->   "%tmp_5 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %input_stream" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 35 'read' 'tmp_5' <Predicate = true> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_7 : Operation 36 [1/1] (0.48ns)   --->   "%br_ln162 = br void" [Filter.cpp:162]   --->   Operation 36 'br' 'br_ln162' <Predicate = true> <Delay = 0.48>

State 8 <SV = 7> <Delay = 0.92>
ST_8 : Operation 37 [1/1] (0.00ns)   --->   "%X = phi i9 0, void %.split2.i, i9 %X_1, void %.split.i"   --->   Operation 37 'phi' 'X' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 38 [1/1] (0.92ns)   --->   "%X_1 = add i9 %X, i9 1" [Filter.cpp:162]   --->   Operation 38 'add' 'X_1' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 39 [1/1] (0.85ns)   --->   "%icmp_ln162 = icmp_eq  i9 %X, i9 474" [Filter.cpp:162]   --->   Operation 39 'icmp' 'icmp_ln162' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln162 = br i1 %icmp_ln162, void %.split.i, void" [Filter.cpp:162]   --->   Operation 40 'br' 'br_ln162' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 4.06>
ST_9 : Operation 41 [1/1] (0.00ns)   --->   "%temp_11 = phi i8 %tmp_5, void %.split2.i, i8 %tmp_6, void %.split.i"   --->   Operation 41 'phi' 'temp_11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 42 [1/1] (0.00ns)   --->   "%temp_10 = phi i8 %tmp_4, void %.split2.i, i8 %temp_11, void %.split.i"   --->   Operation 42 'phi' 'temp_10' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 43 [1/1] (0.00ns)   --->   "%temp_9 = phi i8 %tmp_3, void %.split2.i, i8 %temp_10, void %.split.i"   --->   Operation 43 'phi' 'temp_9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 44 [1/1] (0.00ns)   --->   "%temp_8 = phi i8 %tmp_2, void %.split2.i, i8 %temp_9, void %.split.i"   --->   Operation 44 'phi' 'temp_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 45 [1/1] (0.00ns)   --->   "%temp_7 = phi i8 %tmp_1, void %.split2.i, i8 %temp_8, void %.split.i"   --->   Operation 45 'phi' 'temp_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 46 [1/1] (0.00ns)   --->   "%temp_6 = phi i8 %tmp, void %.split2.i, i8 %temp_7, void %.split.i"   --->   Operation 46 'phi' 'temp_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 47 [1/1] (0.00ns)   --->   "%empty_57 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 474, i64 474, i64 474"   --->   Operation 47 'speclooptripcount' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 48 [1/1] (2.16ns)   --->   "%tmp_6 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %input_stream" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 48 'read' 'tmp_6' <Predicate = (!icmp_ln162)> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_9 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln170 = zext i8 %temp_7" [Filter.cpp:170]   --->   Operation 49 'zext' 'zext_ln170' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_9 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln170_1 = zext i8 %temp_8" [Filter.cpp:170]   --->   Operation 50 'zext' 'zext_ln170_1' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_9 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln170_2 = zext i8 %temp_9" [Filter.cpp:170]   --->   Operation 51 'zext' 'zext_ln170_2' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_9 : Operation 52 [3/3] (1.08ns) (grouped into DSP with root node add_ln170)   --->   "%mul_ln170 = mul i15 %zext_ln170_2, i15 98" [Filter.cpp:170]   --->   Operation 52 'mul' 'mul_ln170' <Predicate = (!icmp_ln162)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln166 = zext i8 %temp_10" [Filter.cpp:166]   --->   Operation 53 'zext' 'zext_ln166' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_9 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln166_1 = zext i8 %temp_11" [Filter.cpp:166]   --->   Operation 54 'zext' 'zext_ln166_1' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_9 : Operation 55 [1/1] (0.00ns)   --->   "%temp_6_cast_i = zext i8 %temp_6" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 55 'zext' 'temp_6_cast_i' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_9 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_7_cast_i = zext i8 %tmp_6" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 56 'zext' 'tmp_7_cast_i' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_9 : Operation 57 [1/1] (0.90ns)   --->   "%tmp6_i = add i9 %tmp_7_cast_i, i9 %temp_6_cast_i" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 57 'add' 'tmp6_i' <Predicate = (!icmp_ln162)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 58 [1/1] (0.00ns)   --->   "%tmp1_i = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %tmp6_i, i1 0" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 58 'bitconcatenate' 'tmp1_i' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_9 : Operation 59 [1/1] (0.00ns)   --->   "%tmp1_i_cast = zext i10 %tmp1_i" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 59 'zext' 'tmp1_i_cast' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_9 : Operation 60 [1/1] (0.90ns)   --->   "%tmp2_i = add i9 %zext_ln170_1, i9 %zext_ln166" [Filter.cpp:170]   --->   Operation 60 'add' 'tmp2_i' <Predicate = (!icmp_ln162)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 61 [1/1] (0.90ns)   --->   "%tmp4_i = add i9 %zext_ln170, i9 %zext_ln166_1" [Filter.cpp:170]   --->   Operation 61 'add' 'tmp4_i' <Predicate = (!icmp_ln162)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 62 [1/1] (0.00ns)   --->   "%tmp4_cast9_i = zext i9 %tmp4_i" [Filter.cpp:170]   --->   Operation 62 'zext' 'tmp4_cast9_i' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_9 : Operation 63 [1/1] (0.00ns)   --->   "%p_shl_i = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %tmp4_i, i4 0" [Filter.cpp:170]   --->   Operation 63 'bitconcatenate' 'p_shl_i' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_9 : Operation 64 [1/1] (0.00ns)   --->   "%p_shl_cast_i = zext i13 %p_shl_i" [Filter.cpp:170]   --->   Operation 64 'zext' 'p_shl_cast_i' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_9 : Operation 65 [1/1] (0.97ns)   --->   "%tmp5_i = sub i14 %p_shl_cast_i, i14 %tmp4_cast9_i" [Filter.cpp:170]   --->   Operation 65 'sub' 'tmp5_i' <Predicate = (!icmp_ln162)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln170 = sext i14 %tmp5_i" [Filter.cpp:170]   --->   Operation 66 'sext' 'sext_ln170' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_9 : Operation 67 [1/1] (0.98ns)   --->   "%add_ln170_1 = add i15 %sext_ln170, i15 %tmp1_i_cast" [Filter.cpp:170]   --->   Operation 67 'add' 'add_ln170_1' <Predicate = (!icmp_ln162)> <Delay = 0.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.08>
ST_10 : Operation 68 [2/3] (1.08ns) (grouped into DSP with root node add_ln170)   --->   "%mul_ln170 = mul i15 %zext_ln170_2, i15 98" [Filter.cpp:170]   --->   Operation 68 'mul' 'mul_ln170' <Predicate = (!icmp_ln162)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 1.83>
ST_11 : Operation 69 [1/3] (0.00ns) (grouped into DSP with root node add_ln170)   --->   "%mul_ln170 = mul i15 %zext_ln170_2, i15 98" [Filter.cpp:170]   --->   Operation 69 'mul' 'mul_ln170' <Predicate = (!icmp_ln162)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 70 [1/1] (0.00ns) (grouped into DSP with root node add_ln170)   --->   "%zext_ln170_3 = zext i15 %mul_ln170" [Filter.cpp:170]   --->   Operation 70 'zext' 'zext_ln170_3' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_11 : Operation 71 [1/1] (0.00ns)   --->   "%p_shl1_i = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %tmp2_i, i6 0" [Filter.cpp:170]   --->   Operation 71 'bitconcatenate' 'p_shl1_i' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_11 : Operation 72 [1/1] (0.00ns)   --->   "%p_shl1_cast_i = zext i15 %p_shl1_i" [Filter.cpp:170]   --->   Operation 72 'zext' 'p_shl1_cast_i' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_11 : Operation 73 [1/1] (0.00ns)   --->   "%p_shl2_i = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %tmp2_i, i1 0" [Filter.cpp:170]   --->   Operation 73 'bitconcatenate' 'p_shl2_i' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_11 : Operation 74 [1/1] (0.00ns)   --->   "%p_shl2_cast_i = zext i10 %p_shl2_i" [Filter.cpp:170]   --->   Operation 74 'zext' 'p_shl2_cast_i' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_11 : Operation 75 [1/1] (1.00ns)   --->   "%tmp3_i = sub i16 %p_shl1_cast_i, i16 %p_shl2_cast_i" [Filter.cpp:170]   --->   Operation 75 'sub' 'tmp3_i' <Predicate = (!icmp_ln162)> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 76 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln170 = add i16 %tmp3_i, i16 %zext_ln170_3" [Filter.cpp:170]   --->   Operation 76 'add' 'add_ln170' <Predicate = (!icmp_ln162)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 4.01>
ST_12 : Operation 77 [1/1] (0.00ns)   --->   "%specpipeline_ln152 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_6" [Filter.cpp:152]   --->   Operation 77 'specpipeline' 'specpipeline_ln152' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_12 : Operation 78 [1/1] (0.00ns)   --->   "%specloopname_ln152 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [Filter.cpp:152]   --->   Operation 78 'specloopname' 'specloopname_ln152' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_12 : Operation 79 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln170 = add i16 %tmp3_i, i16 %zext_ln170_3" [Filter.cpp:170]   --->   Operation 79 'add' 'add_ln170' <Predicate = (!icmp_ln162)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln170_1 = sext i15 %add_ln170_1" [Filter.cpp:170]   --->   Operation 80 'sext' 'sext_ln170_1' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_12 : Operation 81 [1/1] (1.01ns)   --->   "%Sum = add i16 %sext_ln170_1, i16 %add_ln170" [Filter.cpp:170]   --->   Operation 81 'add' 'Sum' <Predicate = (!icmp_ln162)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %Sum, i32 8, i32 15" [Filter.cpp:172]   --->   Operation 82 'partselect' 'trunc_ln' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_12 : Operation 83 [1/1] (2.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %temp_stream, i8 %trunc_ln" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 83 'write' 'write_ln174' <Predicate = (!icmp_ln162)> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_12 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 84 'br' 'br_ln0' <Predicate = (!icmp_ln162)> <Delay = 0.00>

State 13 <SV = 9> <Delay = 0.00>
ST_13 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 85 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ temp_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0  (specinterface    ) [ 00000000000000]
specinterface_ln0  (specinterface    ) [ 00000000000000]
specinterface_ln0  (specinterface    ) [ 00000000000000]
specinterface_ln0  (specinterface    ) [ 00000000000000]
specinterface_ln0  (specinterface    ) [ 00000000000000]
specinterface_ln0  (specinterface    ) [ 00000000000000]
specinterface_ln0  (specinterface    ) [ 00000000000000]
specinterface_ln0  (specinterface    ) [ 00000000000000]
br_ln155           (br               ) [ 01111111111111]
Y                  (phi              ) [ 00100000000000]
Y_1                (add              ) [ 01111111111111]
icmp_ln155         (icmp             ) [ 00111111111111]
empty              (speclooptripcount) [ 00000000000000]
br_ln155           (br               ) [ 00000000000000]
tmp                (read             ) [ 00011111111110]
ret_ln0            (ret              ) [ 00000000000000]
tmp_1              (read             ) [ 00001111111110]
tmp_2              (read             ) [ 00000111111110]
tmp_3              (read             ) [ 00000011111110]
tmp_4              (read             ) [ 00000001111110]
specloopname_ln153 (specloopname     ) [ 00000000000000]
tmp_5              (read             ) [ 00111111111111]
br_ln162           (br               ) [ 00111111111111]
X                  (phi              ) [ 00000000100000]
X_1                (add              ) [ 00111111111111]
icmp_ln162         (icmp             ) [ 00000000111110]
br_ln162           (br               ) [ 00000000000000]
temp_11            (phi              ) [ 00111111111111]
temp_10            (phi              ) [ 00000001111110]
temp_9             (phi              ) [ 00000011111110]
temp_8             (phi              ) [ 00000111111110]
temp_7             (phi              ) [ 00001111111110]
temp_6             (phi              ) [ 00000000110000]
empty_57           (speclooptripcount) [ 00000000000000]
tmp_6              (read             ) [ 00111111111111]
zext_ln170         (zext             ) [ 00000000000000]
zext_ln170_1       (zext             ) [ 00000000000000]
zext_ln170_2       (zext             ) [ 00000000101100]
zext_ln166         (zext             ) [ 00000000000000]
zext_ln166_1       (zext             ) [ 00000000000000]
temp_6_cast_i      (zext             ) [ 00000000000000]
tmp_7_cast_i       (zext             ) [ 00000000000000]
tmp6_i             (add              ) [ 00000000000000]
tmp1_i             (bitconcatenate   ) [ 00000000000000]
tmp1_i_cast        (zext             ) [ 00000000000000]
tmp2_i             (add              ) [ 00000000101100]
tmp4_i             (add              ) [ 00000000000000]
tmp4_cast9_i       (zext             ) [ 00000000000000]
p_shl_i            (bitconcatenate   ) [ 00000000000000]
p_shl_cast_i       (zext             ) [ 00000000000000]
tmp5_i             (sub              ) [ 00000000000000]
sext_ln170         (sext             ) [ 00000000000000]
add_ln170_1        (add              ) [ 00000000101110]
mul_ln170          (mul              ) [ 00000000000000]
zext_ln170_3       (zext             ) [ 00000000100010]
p_shl1_i           (bitconcatenate   ) [ 00000000000000]
p_shl1_cast_i      (zext             ) [ 00000000000000]
p_shl2_i           (bitconcatenate   ) [ 00000000000000]
p_shl2_cast_i      (zext             ) [ 00000000000000]
tmp3_i             (sub              ) [ 00000000100010]
specpipeline_ln152 (specpipeline     ) [ 00000000000000]
specloopname_ln152 (specloopname     ) [ 00000000000000]
add_ln170          (add              ) [ 00000000000000]
sext_ln170_1       (sext             ) [ 00000000000000]
Sum                (add              ) [ 00000000000000]
trunc_ln           (partselect       ) [ 00000000000000]
write_ln174        (write            ) [ 00000000000000]
br_ln0             (br               ) [ 00111111111111]
br_ln0             (br               ) [ 01111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_stream">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_stream"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="temp_stream">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_stream"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i9.i1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i9.i4"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i9.i6"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="grp_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="8" slack="0"/>
<pin id="62" dir="0" index="1" bw="8" slack="0"/>
<pin id="63" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/2 tmp_1/3 tmp_2/4 tmp_3/5 tmp_4/6 tmp_5/7 tmp_6/9 "/>
</bind>
</comp>

<comp id="66" class="1004" name="write_ln174_write_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="0" slack="0"/>
<pin id="68" dir="0" index="1" bw="8" slack="0"/>
<pin id="69" dir="0" index="2" bw="8" slack="0"/>
<pin id="70" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/12 "/>
</bind>
</comp>

<comp id="73" class="1005" name="Y_reg_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="9" slack="1"/>
<pin id="75" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="Y (phireg) "/>
</bind>
</comp>

<comp id="77" class="1004" name="Y_phi_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="1" slack="1"/>
<pin id="79" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="80" dir="0" index="2" bw="9" slack="0"/>
<pin id="81" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="82" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="Y/2 "/>
</bind>
</comp>

<comp id="84" class="1005" name="X_reg_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="9" slack="1"/>
<pin id="86" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="X (phireg) "/>
</bind>
</comp>

<comp id="88" class="1004" name="X_phi_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="1"/>
<pin id="90" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="91" dir="0" index="2" bw="9" slack="0"/>
<pin id="92" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="X/8 "/>
</bind>
</comp>

<comp id="95" class="1005" name="temp_11_reg_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="8" slack="0"/>
<pin id="97" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="temp_11 (phireg) "/>
</bind>
</comp>

<comp id="98" class="1004" name="temp_11_phi_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="8" slack="2"/>
<pin id="100" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="101" dir="0" index="2" bw="8" slack="0"/>
<pin id="102" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="103" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_11/9 "/>
</bind>
</comp>

<comp id="105" class="1005" name="temp_10_reg_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="8" slack="0"/>
<pin id="107" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="temp_10 (phireg) "/>
</bind>
</comp>

<comp id="108" class="1004" name="temp_10_phi_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="8" slack="3"/>
<pin id="110" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="111" dir="0" index="2" bw="8" slack="0"/>
<pin id="112" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_10/9 "/>
</bind>
</comp>

<comp id="116" class="1005" name="temp_9_reg_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="8" slack="0"/>
<pin id="118" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="temp_9 (phireg) "/>
</bind>
</comp>

<comp id="119" class="1004" name="temp_9_phi_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="8" slack="4"/>
<pin id="121" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="122" dir="0" index="2" bw="8" slack="0"/>
<pin id="123" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_9/9 "/>
</bind>
</comp>

<comp id="127" class="1005" name="temp_8_reg_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="8" slack="0"/>
<pin id="129" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="temp_8 (phireg) "/>
</bind>
</comp>

<comp id="130" class="1004" name="temp_8_phi_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="8" slack="5"/>
<pin id="132" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="8" slack="0"/>
<pin id="134" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_8/9 "/>
</bind>
</comp>

<comp id="138" class="1005" name="temp_7_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="8" slack="0"/>
<pin id="140" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="temp_7 (phireg) "/>
</bind>
</comp>

<comp id="141" class="1004" name="temp_7_phi_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="8" slack="6"/>
<pin id="143" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="8" slack="0"/>
<pin id="145" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_7/9 "/>
</bind>
</comp>

<comp id="149" class="1005" name="temp_6_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="151" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="temp_6 (phireg) "/>
</bind>
</comp>

<comp id="152" class="1004" name="temp_6_phi_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="8" slack="7"/>
<pin id="154" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="155" dir="0" index="2" bw="8" slack="0"/>
<pin id="156" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_6/9 "/>
</bind>
</comp>

<comp id="159" class="1004" name="Y_1_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="9" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="Y_1/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="icmp_ln155_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="9" slack="0"/>
<pin id="167" dir="0" index="1" bw="9" slack="0"/>
<pin id="168" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln155/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="X_1_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="9" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="X_1/8 "/>
</bind>
</comp>

<comp id="177" class="1004" name="icmp_ln162_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="9" slack="0"/>
<pin id="179" dir="0" index="1" bw="7" slack="0"/>
<pin id="180" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln162/8 "/>
</bind>
</comp>

<comp id="183" class="1004" name="zext_ln170_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="8" slack="0"/>
<pin id="185" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln170/9 "/>
</bind>
</comp>

<comp id="187" class="1004" name="zext_ln170_1_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="8" slack="0"/>
<pin id="189" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln170_1/9 "/>
</bind>
</comp>

<comp id="191" class="1004" name="zext_ln170_2_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="8" slack="0"/>
<pin id="193" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln170_2/9 "/>
</bind>
</comp>

<comp id="195" class="1004" name="zext_ln166_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="8" slack="0"/>
<pin id="197" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln166/9 "/>
</bind>
</comp>

<comp id="199" class="1004" name="zext_ln166_1_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="8" slack="0"/>
<pin id="201" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln166_1/9 "/>
</bind>
</comp>

<comp id="203" class="1004" name="temp_6_cast_i_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="8" slack="0"/>
<pin id="205" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="temp_6_cast_i/9 "/>
</bind>
</comp>

<comp id="207" class="1004" name="tmp_7_cast_i_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="8" slack="0"/>
<pin id="209" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7_cast_i/9 "/>
</bind>
</comp>

<comp id="211" class="1004" name="tmp6_i_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="8" slack="0"/>
<pin id="213" dir="0" index="1" bw="8" slack="0"/>
<pin id="214" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp6_i/9 "/>
</bind>
</comp>

<comp id="217" class="1004" name="tmp1_i_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="10" slack="0"/>
<pin id="219" dir="0" index="1" bw="9" slack="0"/>
<pin id="220" dir="0" index="2" bw="1" slack="0"/>
<pin id="221" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp1_i/9 "/>
</bind>
</comp>

<comp id="225" class="1004" name="tmp1_i_cast_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="10" slack="0"/>
<pin id="227" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp1_i_cast/9 "/>
</bind>
</comp>

<comp id="229" class="1004" name="tmp2_i_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="8" slack="0"/>
<pin id="231" dir="0" index="1" bw="8" slack="0"/>
<pin id="232" dir="1" index="2" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2_i/9 "/>
</bind>
</comp>

<comp id="235" class="1004" name="tmp4_i_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="8" slack="0"/>
<pin id="237" dir="0" index="1" bw="8" slack="0"/>
<pin id="238" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4_i/9 "/>
</bind>
</comp>

<comp id="241" class="1004" name="tmp4_cast9_i_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="9" slack="0"/>
<pin id="243" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp4_cast9_i/9 "/>
</bind>
</comp>

<comp id="245" class="1004" name="p_shl_i_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="13" slack="0"/>
<pin id="247" dir="0" index="1" bw="9" slack="0"/>
<pin id="248" dir="0" index="2" bw="1" slack="0"/>
<pin id="249" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_i/9 "/>
</bind>
</comp>

<comp id="253" class="1004" name="p_shl_cast_i_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="13" slack="0"/>
<pin id="255" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast_i/9 "/>
</bind>
</comp>

<comp id="257" class="1004" name="tmp5_i_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="13" slack="0"/>
<pin id="259" dir="0" index="1" bw="9" slack="0"/>
<pin id="260" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp5_i/9 "/>
</bind>
</comp>

<comp id="263" class="1004" name="sext_ln170_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="14" slack="0"/>
<pin id="265" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln170/9 "/>
</bind>
</comp>

<comp id="267" class="1004" name="add_ln170_1_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="14" slack="0"/>
<pin id="269" dir="0" index="1" bw="10" slack="0"/>
<pin id="270" dir="1" index="2" bw="15" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln170_1/9 "/>
</bind>
</comp>

<comp id="273" class="1004" name="p_shl1_i_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="15" slack="0"/>
<pin id="275" dir="0" index="1" bw="9" slack="2"/>
<pin id="276" dir="0" index="2" bw="1" slack="0"/>
<pin id="277" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1_i/11 "/>
</bind>
</comp>

<comp id="280" class="1004" name="p_shl1_cast_i_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="15" slack="0"/>
<pin id="282" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast_i/11 "/>
</bind>
</comp>

<comp id="284" class="1004" name="p_shl2_i_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="10" slack="0"/>
<pin id="286" dir="0" index="1" bw="9" slack="2"/>
<pin id="287" dir="0" index="2" bw="1" slack="0"/>
<pin id="288" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2_i/11 "/>
</bind>
</comp>

<comp id="291" class="1004" name="p_shl2_cast_i_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="10" slack="0"/>
<pin id="293" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast_i/11 "/>
</bind>
</comp>

<comp id="295" class="1004" name="tmp3_i_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="15" slack="0"/>
<pin id="297" dir="0" index="1" bw="10" slack="0"/>
<pin id="298" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp3_i/11 "/>
</bind>
</comp>

<comp id="301" class="1004" name="sext_ln170_1_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="15" slack="3"/>
<pin id="303" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln170_1/12 "/>
</bind>
</comp>

<comp id="304" class="1004" name="Sum_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="15" slack="0"/>
<pin id="306" dir="0" index="1" bw="16" slack="0"/>
<pin id="307" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="Sum/12 "/>
</bind>
</comp>

<comp id="309" class="1004" name="trunc_ln_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="8" slack="0"/>
<pin id="311" dir="0" index="1" bw="16" slack="0"/>
<pin id="312" dir="0" index="2" bw="5" slack="0"/>
<pin id="313" dir="0" index="3" bw="5" slack="0"/>
<pin id="314" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/12 "/>
</bind>
</comp>

<comp id="320" class="1007" name="grp_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="8" slack="0"/>
<pin id="322" dir="0" index="1" bw="15" slack="0"/>
<pin id="323" dir="0" index="2" bw="16" slack="0"/>
<pin id="324" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln170/9 zext_ln170_3/11 add_ln170/11 "/>
</bind>
</comp>

<comp id="329" class="1005" name="Y_1_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="9" slack="0"/>
<pin id="331" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="Y_1 "/>
</bind>
</comp>

<comp id="337" class="1005" name="tmp_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="8" slack="7"/>
<pin id="339" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="342" class="1005" name="tmp_1_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="8" slack="6"/>
<pin id="344" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="347" class="1005" name="tmp_2_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="8" slack="5"/>
<pin id="349" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="352" class="1005" name="tmp_3_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="8" slack="4"/>
<pin id="354" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="357" class="1005" name="tmp_4_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="8" slack="3"/>
<pin id="359" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="362" class="1005" name="tmp_5_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="8" slack="2"/>
<pin id="364" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="367" class="1005" name="X_1_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="9" slack="0"/>
<pin id="369" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="X_1 "/>
</bind>
</comp>

<comp id="372" class="1005" name="icmp_ln162_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="1"/>
<pin id="374" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln162 "/>
</bind>
</comp>

<comp id="376" class="1005" name="tmp_6_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="8" slack="0"/>
<pin id="378" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="381" class="1005" name="zext_ln170_2_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="15" slack="1"/>
<pin id="383" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln170_2 "/>
</bind>
</comp>

<comp id="386" class="1005" name="tmp2_i_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="9" slack="2"/>
<pin id="388" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="tmp2_i "/>
</bind>
</comp>

<comp id="392" class="1005" name="add_ln170_1_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="15" slack="3"/>
<pin id="394" dir="1" index="1" bw="15" slack="3"/>
</pin_list>
<bind>
<opset="add_ln170_1 "/>
</bind>
</comp>

<comp id="397" class="1005" name="tmp3_i_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="16" slack="1"/>
<pin id="399" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp3_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="64"><net_src comp="22" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="71"><net_src comp="58" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="2" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="12" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="83"><net_src comp="73" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="87"><net_src comp="12" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="94"><net_src comp="84" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="104"><net_src comp="98" pin="4"/><net_sink comp="95" pin=0"/></net>

<net id="114"><net_src comp="95" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="115"><net_src comp="108" pin="4"/><net_sink comp="105" pin=0"/></net>

<net id="125"><net_src comp="105" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="126"><net_src comp="119" pin="4"/><net_sink comp="116" pin=0"/></net>

<net id="136"><net_src comp="116" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="137"><net_src comp="130" pin="4"/><net_sink comp="127" pin=0"/></net>

<net id="147"><net_src comp="127" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="148"><net_src comp="141" pin="4"/><net_sink comp="138" pin=0"/></net>

<net id="158"><net_src comp="138" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="163"><net_src comp="77" pin="4"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="14" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="169"><net_src comp="77" pin="4"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="16" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="175"><net_src comp="88" pin="4"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="14" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="181"><net_src comp="88" pin="4"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="28" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="186"><net_src comp="141" pin="4"/><net_sink comp="183" pin=0"/></net>

<net id="190"><net_src comp="130" pin="4"/><net_sink comp="187" pin=0"/></net>

<net id="194"><net_src comp="119" pin="4"/><net_sink comp="191" pin=0"/></net>

<net id="198"><net_src comp="108" pin="4"/><net_sink comp="195" pin=0"/></net>

<net id="202"><net_src comp="98" pin="4"/><net_sink comp="199" pin=0"/></net>

<net id="206"><net_src comp="152" pin="4"/><net_sink comp="203" pin=0"/></net>

<net id="210"><net_src comp="60" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="215"><net_src comp="207" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="203" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="222"><net_src comp="34" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="211" pin="2"/><net_sink comp="217" pin=1"/></net>

<net id="224"><net_src comp="36" pin="0"/><net_sink comp="217" pin=2"/></net>

<net id="228"><net_src comp="217" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="233"><net_src comp="187" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="195" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="239"><net_src comp="183" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="199" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="244"><net_src comp="235" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="250"><net_src comp="38" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="235" pin="2"/><net_sink comp="245" pin=1"/></net>

<net id="252"><net_src comp="40" pin="0"/><net_sink comp="245" pin=2"/></net>

<net id="256"><net_src comp="245" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="261"><net_src comp="253" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="241" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="266"><net_src comp="257" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="271"><net_src comp="263" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="225" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="278"><net_src comp="42" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="279"><net_src comp="44" pin="0"/><net_sink comp="273" pin=2"/></net>

<net id="283"><net_src comp="273" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="289"><net_src comp="34" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="36" pin="0"/><net_sink comp="284" pin=2"/></net>

<net id="294"><net_src comp="284" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="299"><net_src comp="280" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="291" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="308"><net_src comp="301" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="315"><net_src comp="52" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="316"><net_src comp="304" pin="2"/><net_sink comp="309" pin=1"/></net>

<net id="317"><net_src comp="54" pin="0"/><net_sink comp="309" pin=2"/></net>

<net id="318"><net_src comp="56" pin="0"/><net_sink comp="309" pin=3"/></net>

<net id="319"><net_src comp="309" pin="4"/><net_sink comp="66" pin=2"/></net>

<net id="325"><net_src comp="191" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="326"><net_src comp="32" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="327"><net_src comp="295" pin="2"/><net_sink comp="320" pin=2"/></net>

<net id="328"><net_src comp="320" pin="3"/><net_sink comp="304" pin=1"/></net>

<net id="332"><net_src comp="159" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="340"><net_src comp="60" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="345"><net_src comp="60" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="350"><net_src comp="60" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="355"><net_src comp="60" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="360"><net_src comp="60" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="365"><net_src comp="60" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="370"><net_src comp="171" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="375"><net_src comp="177" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="379"><net_src comp="60" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="384"><net_src comp="191" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="389"><net_src comp="229" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="391"><net_src comp="386" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="395"><net_src comp="267" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="400"><net_src comp="295" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="320" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: temp_stream | {12 }
 - Input state : 
	Port: Filter_horizontal_HW_stream : input_stream | {2 3 4 5 6 7 9 }
  - Chain level:
	State 1
	State 2
		Y_1 : 1
		icmp_ln155 : 1
		br_ln155 : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
		X_1 : 1
		icmp_ln162 : 1
		br_ln162 : 2
	State 9
		zext_ln170 : 1
		zext_ln170_1 : 1
		zext_ln170_2 : 1
		mul_ln170 : 2
		zext_ln166 : 1
		zext_ln166_1 : 1
		temp_6_cast_i : 1
		tmp6_i : 1
		tmp1_i : 2
		tmp1_i_cast : 3
		tmp2_i : 2
		tmp4_i : 2
		tmp4_cast9_i : 3
		p_shl_i : 3
		p_shl_cast_i : 4
		tmp5_i : 5
		sext_ln170 : 6
		add_ln170_1 : 7
	State 10
	State 11
		zext_ln170_3 : 1
		p_shl1_cast_i : 1
		p_shl2_cast_i : 1
		tmp3_i : 2
		add_ln170 : 3
	State 12
		Sum : 1
		trunc_ln : 2
		write_ln174 : 3
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|          |        Y_1_fu_159       |    0    |    0    |    16   |
|          |        X_1_fu_171       |    0    |    0    |    16   |
|          |      tmp6_i_fu_211      |    0    |    0    |    15   |
|    add   |      tmp2_i_fu_229      |    0    |    0    |    15   |
|          |      tmp4_i_fu_235      |    0    |    0    |    15   |
|          |    add_ln170_1_fu_267   |    0    |    0    |    21   |
|          |        Sum_fu_304       |    0    |    0    |    23   |
|----------|-------------------------|---------|---------|---------|
|    sub   |      tmp5_i_fu_257      |    0    |    0    |    20   |
|          |      tmp3_i_fu_295      |    0    |    0    |    22   |
|----------|-------------------------|---------|---------|---------|
|   icmp   |    icmp_ln155_fu_165    |    0    |    0    |    11   |
|          |    icmp_ln162_fu_177    |    0    |    0    |    11   |
|----------|-------------------------|---------|---------|---------|
|  muladd  |        grp_fu_320       |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   read   |      grp_read_fu_60     |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   write  | write_ln174_write_fu_66 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    zext_ln170_fu_183    |    0    |    0    |    0    |
|          |   zext_ln170_1_fu_187   |    0    |    0    |    0    |
|          |   zext_ln170_2_fu_191   |    0    |    0    |    0    |
|          |    zext_ln166_fu_195    |    0    |    0    |    0    |
|          |   zext_ln166_1_fu_199   |    0    |    0    |    0    |
|   zext   |   temp_6_cast_i_fu_203  |    0    |    0    |    0    |
|          |   tmp_7_cast_i_fu_207   |    0    |    0    |    0    |
|          |    tmp1_i_cast_fu_225   |    0    |    0    |    0    |
|          |   tmp4_cast9_i_fu_241   |    0    |    0    |    0    |
|          |   p_shl_cast_i_fu_253   |    0    |    0    |    0    |
|          |   p_shl1_cast_i_fu_280  |    0    |    0    |    0    |
|          |   p_shl2_cast_i_fu_291  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |      tmp1_i_fu_217      |    0    |    0    |    0    |
|bitconcatenate|      p_shl_i_fu_245     |    0    |    0    |    0    |
|          |     p_shl1_i_fu_273     |    0    |    0    |    0    |
|          |     p_shl2_i_fu_284     |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   sext   |    sext_ln170_fu_263    |    0    |    0    |    0    |
|          |   sext_ln170_1_fu_301   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|partselect|     trunc_ln_fu_309     |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    1    |    0    |   185   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|     X_1_reg_367    |    9   |
|      X_reg_84      |    9   |
|     Y_1_reg_329    |    9   |
|      Y_reg_73      |    9   |
| add_ln170_1_reg_392|   15   |
| icmp_ln162_reg_372 |    1   |
|   temp_10_reg_105  |    8   |
|   temp_11_reg_95   |    8   |
|   temp_6_reg_149   |    8   |
|   temp_7_reg_138   |    8   |
|   temp_8_reg_127   |    8   |
|   temp_9_reg_116   |    8   |
|   tmp2_i_reg_386   |    9   |
|   tmp3_i_reg_397   |   16   |
|    tmp_1_reg_342   |    8   |
|    tmp_2_reg_347   |    8   |
|    tmp_3_reg_352   |    8   |
|    tmp_4_reg_357   |    8   |
|    tmp_5_reg_362   |    8   |
|    tmp_6_reg_376   |    8   |
|     tmp_reg_337    |    8   |
|zext_ln170_2_reg_381|   15   |
+--------------------+--------+
|        Total       |   196  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_320 |  p0  |   3  |   8  |   24   ||    14   |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   24   ||  0.547  ||    14   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   185  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |   14   |
|  Register |    -   |    -   |   196  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    0   |   196  |   199  |
+-----------+--------+--------+--------+--------+
