# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"tb_karekok_func_synth.v" \
"../../../../../Project_Final.srcs/sources_1/new/karekok.v" \
"../../../../../Project_Final.srcs/sim_1/new/tb_karekok.v" \

# Do not sort compile order
nosort
