# SPDX-License-Identifier: None
%YAML 1.2
---
$id: http://devicetree.org/schemas/Bindings/pwm/pwm-zx.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#
version: 1

title: ZTE ZX PWM controller

maintainers:
  - Shawn Guo <shawn.guo@linaro.org>
description: test

properties:
  compatible:
    items:
      - const: zte,zx296718-pwm
    minItems: 1
    maxItems: 1
    additionalItems: false
  reg:
    minItems: 1
    maxItems: 1
    additionalItems: false
  clocks: {}
  clock-names:
    items:
      - const: pclk
      - const: wclk
    minItems: 2
    maxItems: 2
    additionalItems: false
  '#pwm-cells':
    const: 0x3
  pinctrl-names:
    items:
      - const: default
    minItems: 1
    maxItems: 1
    additionalItems: false
  pinctrl-0: {}
examples:
  - |
    pwm: pwm@1439000 {
      compatible = "zte,zx296718-pwm";
      reg = <0x1439000 0x1000>;
      clocks = <&lsp1crm LSP1_PWM_PCLK>,
         <&lsp1crm LSP1_PWM_WCLK>;
      clock-names = "pclk", "wclk";
      #pwm-cells = <3>;
    };
historical: |+
  ZTE ZX PWM controller

  Required properties:
   - compatible: Should be "zte,zx296718-pwm".
   - reg: Physical base address and length of the controller's registers.
   - clocks : The phandle and specifier referencing the controller's clocks.
   - clock-names: "pclk" for PCLK, "wclk" for WCLK to the PWM controller.  The
     PCLK is for register access, while WCLK is the reference clock for
     calculating period and duty cycles.
   - #pwm-cells: Should be 3. See pwm.txt in this directory for a description of
     the cells format.

...
