{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1728474508796 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1728474508796 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct  9 16:48:28 2024 " "Processing started: Wed Oct  9 16:48:28 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1728474508796 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728474508796 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728474508796 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1728474508974 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1728474508974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-struct " "Found design unit 1: ALU-struct" {  } { { "ALU.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB3/INLAB/ALU.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728474514088 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB3/INLAB/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728474514088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728474514088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "halfadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file halfadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HalfAdder-df " "Found design unit 1: HalfAdder-df" {  } { { "HalfAdder.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB3/INLAB/HalfAdder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728474514088 ""} { "Info" "ISGN_ENTITY_NAME" "1 HalfAdder " "Found entity 1: HalfAdder" {  } { { "HalfAdder.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB3/INLAB/HalfAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728474514088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728474514088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FullAdder-df " "Found design unit 1: FullAdder-df" {  } { { "FullAdder.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB3/INLAB/FullAdder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728474514089 ""} { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "FullAdder.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB3/INLAB/FullAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728474514089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728474514089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components.vhd 1 0 " "Found 1 design units, including 0 entities, in source file components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 components " "Found design unit 1: components" {  } { { "components.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB3/INLAB/components.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728474514090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728474514090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbitadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fourbitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FourBitAdder-struct " "Found design unit 1: FourBitAdder-struct" {  } { { "FourBitAdder.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB3/INLAB/FourBitAdder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728474514091 ""} { "Info" "ISGN_ENTITY_NAME" "1 FourBitAdder " "Found entity 1: FourBitAdder" {  } { { "FourBitAdder.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB3/INLAB/FourBitAdder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728474514091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728474514091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbitand.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fourbitand.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FourBitAND-struct " "Found design unit 1: FourBitAND-struct" {  } { { "FourBitAND.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB3/INLAB/FourBitAND.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728474514091 ""} { "Info" "ISGN_ENTITY_NAME" "1 FourBitAND " "Found entity 1: FourBitAND" {  } { { "FourBitAND.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB3/INLAB/FourBitAND.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728474514091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728474514091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "halfsubractor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file halfsubractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HalfSubractor-Struct " "Found design unit 1: HalfSubractor-Struct" {  } { { "HalfSubractor.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB3/INLAB/HalfSubractor.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728474514092 ""} { "Info" "ISGN_ENTITY_NAME" "1 HalfSubractor " "Found entity 1: HalfSubractor" {  } { { "HalfSubractor.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB3/INLAB/HalfSubractor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728474514092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728474514092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fullsubractor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fullsubractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FullSubractor-Struct " "Found design unit 1: FullSubractor-Struct" {  } { { "FullSubractor.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB3/INLAB/FullSubractor.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728474514092 ""} { "Info" "ISGN_ENTITY_NAME" "1 FullSubractor " "Found entity 1: FullSubractor" {  } { { "FullSubractor.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB3/INLAB/FullSubractor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728474514092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728474514092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbitsubtractor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fourbitsubtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FourBitSubtractor-struct " "Found design unit 1: FourBitSubtractor-struct" {  } { { "FourBitSubtractor.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB3/INLAB/FourBitSubtractor.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728474514093 ""} { "Info" "ISGN_ENTITY_NAME" "1 FourBitSubtractor " "Found entity 1: FourBitSubtractor" {  } { { "FourBitSubtractor.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB3/INLAB/FourBitSubtractor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728474514093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728474514093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbitor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fourbitor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FourBitOR-struct " "Found design unit 1: FourBitOR-struct" {  } { { "FourBitOR.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB3/INLAB/FourBitOR.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728474514093 ""} { "Info" "ISGN_ENTITY_NAME" "1 FourBitOR " "Found entity 1: FourBitOR" {  } { { "FourBitOR.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB3/INLAB/FourBitOR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728474514093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728474514093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbitxor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fourbitxor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FourBitXOR-struct " "Found design unit 1: FourBitXOR-struct" {  } { { "FourBitXOR.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB3/INLAB/FourBitXOR.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728474514094 ""} { "Info" "ISGN_ENTITY_NAME" "1 FourBitXOR " "Found entity 1: FourBitXOR" {  } { { "FourBitXOR.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB3/INLAB/FourBitXOR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728474514094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728474514094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbitnot.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fourbitnot.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FourBitNOT-struct " "Found design unit 1: FourBitNOT-struct" {  } { { "FourBitNOT.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB3/INLAB/FourBitNOT.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728474514094 ""} { "Info" "ISGN_ENTITY_NAME" "1 FourBitNOT " "Found entity 1: FourBitNOT" {  } { { "FourBitNOT.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB3/INLAB/FourBitNOT.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728474514094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728474514094 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1728474514109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FourBitAdder FourBitAdder:U1 " "Elaborating entity \"FourBitAdder\" for hierarchy \"FourBitAdder:U1\"" {  } { { "ALU.vhd" "U1" { Text "D:/5th-Semester/COA LAB/LABS/LAB3/INLAB/ALU.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728474514118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HalfAdder FourBitAdder:U1\|HalfAdder:U1 " "Elaborating entity \"HalfAdder\" for hierarchy \"FourBitAdder:U1\|HalfAdder:U1\"" {  } { { "FourBitAdder.vhd" "U1" { Text "D:/5th-Semester/COA LAB/LABS/LAB3/INLAB/FourBitAdder.vhd" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728474514119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder FourBitAdder:U1\|FullAdder:U2 " "Elaborating entity \"FullAdder\" for hierarchy \"FourBitAdder:U1\|FullAdder:U2\"" {  } { { "FourBitAdder.vhd" "U2" { Text "D:/5th-Semester/COA LAB/LABS/LAB3/INLAB/FourBitAdder.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728474514119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FourBitAND FourBitAND:U2 " "Elaborating entity \"FourBitAND\" for hierarchy \"FourBitAND:U2\"" {  } { { "ALU.vhd" "U2" { Text "D:/5th-Semester/COA LAB/LABS/LAB3/INLAB/ALU.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728474514120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FourBitSubtractor FourBitSubtractor:U3 " "Elaborating entity \"FourBitSubtractor\" for hierarchy \"FourBitSubtractor:U3\"" {  } { { "ALU.vhd" "U3" { Text "D:/5th-Semester/COA LAB/LABS/LAB3/INLAB/ALU.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728474514120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HalfSubractor FourBitSubtractor:U3\|HalfSubractor:U1 " "Elaborating entity \"HalfSubractor\" for hierarchy \"FourBitSubtractor:U3\|HalfSubractor:U1\"" {  } { { "FourBitSubtractor.vhd" "U1" { Text "D:/5th-Semester/COA LAB/LABS/LAB3/INLAB/FourBitSubtractor.vhd" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728474514121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullSubractor FourBitSubtractor:U3\|FullSubractor:U2 " "Elaborating entity \"FullSubractor\" for hierarchy \"FourBitSubtractor:U3\|FullSubractor:U2\"" {  } { { "FourBitSubtractor.vhd" "U2" { Text "D:/5th-Semester/COA LAB/LABS/LAB3/INLAB/FourBitSubtractor.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728474514121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FourBitOR FourBitOR:U4 " "Elaborating entity \"FourBitOR\" for hierarchy \"FourBitOR:U4\"" {  } { { "ALU.vhd" "U4" { Text "D:/5th-Semester/COA LAB/LABS/LAB3/INLAB/ALU.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728474514122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FourBitXOR FourBitXOR:U5 " "Elaborating entity \"FourBitXOR\" for hierarchy \"FourBitXOR:U5\"" {  } { { "ALU.vhd" "U5" { Text "D:/5th-Semester/COA LAB/LABS/LAB3/INLAB/ALU.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728474514122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FourBitNOT FourBitNOT:U6 " "Elaborating entity \"FourBitNOT\" for hierarchy \"FourBitNOT:U6\"" {  } { { "ALU.vhd" "U6" { Text "D:/5th-Semester/COA LAB/LABS/LAB3/INLAB/ALU.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728474514123 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1728474514510 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1728474514982 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728474514982 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "37 " "Implemented 37 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1728474515003 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1728474515003 ""} { "Info" "ICUT_CUT_TM_LCELLS" "21 " "Implemented 21 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1728474515003 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1728474515003 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4825 " "Peak virtual memory: 4825 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1728474515021 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct  9 16:48:35 2024 " "Processing ended: Wed Oct  9 16:48:35 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1728474515021 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1728474515021 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1728474515021 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1728474515021 ""}
