@inproceedings{dessert,
  year = 2018,
  month = {aug},
  publisher = {{IEEE}},
  author = {Donggyu Kim and Christopher Celio and Sagar Karandikar and David Biancolin and Jonathan Bachrach and Krste Asanovic},
  title = {{DESSERT}: Debugging {RTL} Effectively with State Snapshotting for Error Replays across Trillions of Cycles},
  booktitle = {2018 28th International Conference on Field Programmable Logic and Applications ({FPL})}
}

@inproceedings{simmani,
  author    = {Donggyu Kim and
               Jerry Zhao and
               Jonathan Bachrach and
               Krste Asanovic},
  title     = {Simmani: Runtime Power Modeling for Arbitrary {RTL} with Automatic
               Signal Selection},
  booktitle = {Proceedings of the 52nd Annual {IEEE/ACM} International Symposium
               on Microarchitecture, {MICRO} 2019, Columbus, OH, USA, October 12-16,
               2019},
  pages     = {1050--1062},
  publisher = {{ACM}},
  year      = {2019}
}

@inproceedings{strober,
  author    = {Donggyu Kim and
               Adam M. Izraelevitz and
               Christopher Celio and
               Hokeun Kim and
               Brian Zimmer and
               Yunsup Lee and
               Jonathan Bachrach and
               Krste Asanovic},
  title     = {Strober: Fast and Accurate Sample-Based Energy Simulation for Arbitrary
               {RTL}},
  booktitle = {43rd {ACM/IEEE} Annual International Symposium on Computer Architecture,
               {ISCA} 2016, Seoul, South Korea, June 18-22, 2016},
  pages     = {128--139},
  publisher = {{IEEE} Computer Society},
  year      = {2016}
}

@inproceedings{fireperf,
author = {Karandikar, Sagar and Ou, Albert and Amid, Alon and Mao, Howard and Katz, Randy and Nikolic, Borivoje and Asanovic, Krste},
title = {FirePerf: FPGA-Accelerated Full-System Hardware/Software Performance Profiling and Co-Design},
year = {2020},
isbn = {9781450371025},
publisher = {Association for Computing Machinery},
booktitle = {Proceedings of the Twenty-Fifth International Conference on Architectural Support for Programming Languages and Operating Systems},
pages = {715â€“731},
numpages = {17},
keywords = {performance profiling, agile hardware, hardware/software co-design, fpga-accelerated simulation, network performance optimization},
location = {Lausanne, Switzerland},
series = {ASPLOS '20}
}

@ARTICLE{dramsim2,
author={P. {Rosenfeld} and E. {Cooper-Balis} and B. {Jacob}},
journal={IEEE Computer Architecture Letters},
title={DRAMSim2: A Cycle Accurate Memory System Simulator},
year={2011},
volume={10},
number={1},
pages={16-19},
ISSN={2473-2575},
month={Jan}
}

@misc{gemmini,
    title={Gemmini: An Agile Systolic Array Generator Enabling Systematic Evaluations of Deep-Learning Architectures},
    author={Hasan Genc and Ameer Haj-Ali and Vighnesh Iyer and Alon Amid and Howard Mao and John Wright and Colin Schmidt and Jerry Zhao and Albert Ou and Max Banister and Yakun Sophia Shao and Borivoje Nikolic and Ion Stoica and Krste Asanovic},
    year={2019},
    eprint={1911.09925},
    archivePrefix={arXiv},
    primaryClass={cs.DC}
}

@misc{nvdlafiresim,
    title={Integrating NVIDIA Deep Learning Accelerator (NVDLA) with RISC-V SoC on FireSim},
    author={Farzad Farshchi and Qijing Huang and Heechul Yun},
    year={2019},
    eprint={1903.06495},
    archivePrefix={arXiv},
    primaryClass={cs.DC}
}
