0.6
2018.3
Dec  7 2018
00:33:28
F:/project_set/vivado_projects/PCC/4_alu/adder.v,1461905924,verilog,,F:/project_set/vivado_projects/PCC/4_alu/alu.v,,adder,,,,,,,,
F:/project_set/vivado_projects/PCC/4_alu/alu.v,1660656853,verilog,,F:/project_set/vivado_projects/PCC/testbench.v,,alu,,,,,,,,
F:/project_set/vivado_projects/PCC/alu1/alu1.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
F:/project_set/vivado_projects/PCC/testbench.v,1660654241,verilog,,,,tb,,,,,,,,
