Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date              : Sat Nov 18 17:08:17 2023
| Host              : havarti running 64-bit Ubuntu 20.04.6 LTS
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.29 08-03-2020
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1026)
6. checking no_output_delay (1024)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1026)
---------------------------------
 There are 1026 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1024)
----------------------------------
 There are 1024 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.355        0.000                      0                61004        0.026        0.000                      0                61004        2.927        0.000                       0                 50121  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 1.355        0.000                      0                61004        0.026        0.000                      0                61004        2.927        0.000                       0                 50121  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.355ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.927ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.355ns  (required time - arrival time)
  Source:                 inst1/inst0/inst0/inst5/inst0/p1_twd_i_fraction__11_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/inst0/inst0/inst5/inst0/p2_fraction__16_reg/DSP_OUTPUT_INST/ALU_OUT[0]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.628ns  (logic 2.697ns (47.921%)  route 2.931ns (52.079%))
  Logic Levels:           7  (DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=50280, unset)        0.036     0.036    inst1/inst0/inst0/inst5/inst0/clk
    SLICE_X38Y43         FDRE                                         r  inst1/inst0/inst0/inst5/inst0/p1_twd_i_fraction__11_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y43         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.132 f  inst1/inst0/inst0/inst5/inst0/p1_twd_i_fraction__11_reg[19]/Q
                         net (fo=76, routed)          2.915     3.047    inst1/inst0/inst0/inst5/inst0/umul48b_24b_x_24b_return__0/A[16]
    DSP48E2_X0Y34        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[16]_A2_DATA[16])
                                                      0.241     3.288 r  inst1/inst0/inst0/inst5/inst0/umul48b_24b_x_24b_return__0/DSP_A_B_DATA_INST/A2_DATA[16]
                         net (fo=1, routed)           0.000     3.288    inst1/inst0/inst0/inst5/inst0/umul48b_24b_x_24b_return__0/DSP_A_B_DATA.A2_DATA<16>
    DSP48E2_X0Y34        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[16]_A2A1[16])
                                                      0.098     3.386 r  inst1/inst0/inst0/inst5/inst0/umul48b_24b_x_24b_return__0/DSP_PREADD_DATA_INST/A2A1[16]
                         net (fo=1, routed)           0.000     3.386    inst1/inst0/inst0/inst5/inst0/umul48b_24b_x_24b_return__0/DSP_PREADD_DATA.A2A1<16>
    DSP48E2_X0Y34        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[16]_U[36])
                                                      0.647     4.033 f  inst1/inst0/inst0/inst5/inst0/umul48b_24b_x_24b_return__0/DSP_MULTIPLIER_INST/U[36]
                         net (fo=1, routed)           0.000     4.033    inst1/inst0/inst0/inst5/inst0/umul48b_24b_x_24b_return__0/DSP_MULTIPLIER.U<36>
    DSP48E2_X0Y34        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[36]_U_DATA[36])
                                                      0.059     4.092 r  inst1/inst0/inst0/inst5/inst0/umul48b_24b_x_24b_return__0/DSP_M_DATA_INST/U_DATA[36]
                         net (fo=1, routed)           0.000     4.092    inst1/inst0/inst0/inst5/inst0/umul48b_24b_x_24b_return__0/DSP_M_DATA.U_DATA<36>
    DSP48E2_X0Y34        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[36]_ALU_OUT[47])
                                                      0.699     4.791 f  inst1/inst0/inst0/inst5/inst0/umul48b_24b_x_24b_return__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.791    inst1/inst0/inst0/inst5/inst0/umul48b_24b_x_24b_return__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y34        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     4.950 r  inst1/inst0/inst0/inst5/inst0/umul48b_24b_x_24b_return__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     4.966    inst1/inst0/inst0/inst5/inst0/p2_fraction__16_reg/PCIN[47]
    DSP48E2_X0Y35        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[0])
                                                      0.698     5.664 r  inst1/inst0/inst0/inst5/inst0/p2_fraction__16_reg/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     5.664    inst1/inst0/inst0/inst5/inst0/p2_fraction__16_reg/DSP_ALU.ALU_OUT<0>
    DSP48E2_X0Y35        DSP_OUTPUT                                   r  inst1/inst0/inst0/inst5/inst0/p2_fraction__16_reg/DSP_OUTPUT_INST/ALU_OUT[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=50280, unset)        0.044     7.044    inst1/inst0/inst0/inst5/inst0/p2_fraction__16_reg/CLK
    DSP48E2_X0Y35        DSP_OUTPUT                                   r  inst1/inst0/inst0/inst5/inst0/p2_fraction__16_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X0Y35        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[0])
                                                      0.010     7.019    inst1/inst0/inst0/inst5/inst0/p2_fraction__16_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          7.019    
                         arrival time                          -5.664    
  -------------------------------------------------------------------
                         slack                                  1.355    

Slack (MET) :             1.355ns  (required time - arrival time)
  Source:                 inst1/inst0/inst0/inst5/inst0/p1_twd_i_fraction__11_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/inst0/inst0/inst5/inst0/p2_fraction__16_reg/DSP_OUTPUT_INST/ALU_OUT[10]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.628ns  (logic 2.697ns (47.921%)  route 2.931ns (52.079%))
  Logic Levels:           7  (DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=50280, unset)        0.036     0.036    inst1/inst0/inst0/inst5/inst0/clk
    SLICE_X38Y43         FDRE                                         r  inst1/inst0/inst0/inst5/inst0/p1_twd_i_fraction__11_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y43         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.132 f  inst1/inst0/inst0/inst5/inst0/p1_twd_i_fraction__11_reg[19]/Q
                         net (fo=76, routed)          2.915     3.047    inst1/inst0/inst0/inst5/inst0/umul48b_24b_x_24b_return__0/A[16]
    DSP48E2_X0Y34        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[16]_A2_DATA[16])
                                                      0.241     3.288 r  inst1/inst0/inst0/inst5/inst0/umul48b_24b_x_24b_return__0/DSP_A_B_DATA_INST/A2_DATA[16]
                         net (fo=1, routed)           0.000     3.288    inst1/inst0/inst0/inst5/inst0/umul48b_24b_x_24b_return__0/DSP_A_B_DATA.A2_DATA<16>
    DSP48E2_X0Y34        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[16]_A2A1[16])
                                                      0.098     3.386 r  inst1/inst0/inst0/inst5/inst0/umul48b_24b_x_24b_return__0/DSP_PREADD_DATA_INST/A2A1[16]
                         net (fo=1, routed)           0.000     3.386    inst1/inst0/inst0/inst5/inst0/umul48b_24b_x_24b_return__0/DSP_PREADD_DATA.A2A1<16>
    DSP48E2_X0Y34        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[16]_U[36])
                                                      0.647     4.033 f  inst1/inst0/inst0/inst5/inst0/umul48b_24b_x_24b_return__0/DSP_MULTIPLIER_INST/U[36]
                         net (fo=1, routed)           0.000     4.033    inst1/inst0/inst0/inst5/inst0/umul48b_24b_x_24b_return__0/DSP_MULTIPLIER.U<36>
    DSP48E2_X0Y34        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[36]_U_DATA[36])
                                                      0.059     4.092 r  inst1/inst0/inst0/inst5/inst0/umul48b_24b_x_24b_return__0/DSP_M_DATA_INST/U_DATA[36]
                         net (fo=1, routed)           0.000     4.092    inst1/inst0/inst0/inst5/inst0/umul48b_24b_x_24b_return__0/DSP_M_DATA.U_DATA<36>
    DSP48E2_X0Y34        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[36]_ALU_OUT[47])
                                                      0.699     4.791 f  inst1/inst0/inst0/inst5/inst0/umul48b_24b_x_24b_return__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.791    inst1/inst0/inst0/inst5/inst0/umul48b_24b_x_24b_return__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y34        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     4.950 r  inst1/inst0/inst0/inst5/inst0/umul48b_24b_x_24b_return__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     4.966    inst1/inst0/inst0/inst5/inst0/p2_fraction__16_reg/PCIN[47]
    DSP48E2_X0Y35        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[10])
                                                      0.698     5.664 r  inst1/inst0/inst0/inst5/inst0/p2_fraction__16_reg/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     5.664    inst1/inst0/inst0/inst5/inst0/p2_fraction__16_reg/DSP_ALU.ALU_OUT<10>
    DSP48E2_X0Y35        DSP_OUTPUT                                   r  inst1/inst0/inst0/inst5/inst0/p2_fraction__16_reg/DSP_OUTPUT_INST/ALU_OUT[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=50280, unset)        0.044     7.044    inst1/inst0/inst0/inst5/inst0/p2_fraction__16_reg/CLK
    DSP48E2_X0Y35        DSP_OUTPUT                                   r  inst1/inst0/inst0/inst5/inst0/p2_fraction__16_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X0Y35        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[10])
                                                      0.010     7.019    inst1/inst0/inst0/inst5/inst0/p2_fraction__16_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          7.019    
                         arrival time                          -5.664    
  -------------------------------------------------------------------
                         slack                                  1.355    

Slack (MET) :             1.355ns  (required time - arrival time)
  Source:                 inst1/inst0/inst0/inst5/inst0/p1_twd_i_fraction__11_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/inst0/inst0/inst5/inst0/p2_fraction__16_reg/DSP_OUTPUT_INST/ALU_OUT[11]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.628ns  (logic 2.697ns (47.921%)  route 2.931ns (52.079%))
  Logic Levels:           7  (DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=50280, unset)        0.036     0.036    inst1/inst0/inst0/inst5/inst0/clk
    SLICE_X38Y43         FDRE                                         r  inst1/inst0/inst0/inst5/inst0/p1_twd_i_fraction__11_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y43         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.132 f  inst1/inst0/inst0/inst5/inst0/p1_twd_i_fraction__11_reg[19]/Q
                         net (fo=76, routed)          2.915     3.047    inst1/inst0/inst0/inst5/inst0/umul48b_24b_x_24b_return__0/A[16]
    DSP48E2_X0Y34        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[16]_A2_DATA[16])
                                                      0.241     3.288 r  inst1/inst0/inst0/inst5/inst0/umul48b_24b_x_24b_return__0/DSP_A_B_DATA_INST/A2_DATA[16]
                         net (fo=1, routed)           0.000     3.288    inst1/inst0/inst0/inst5/inst0/umul48b_24b_x_24b_return__0/DSP_A_B_DATA.A2_DATA<16>
    DSP48E2_X0Y34        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[16]_A2A1[16])
                                                      0.098     3.386 r  inst1/inst0/inst0/inst5/inst0/umul48b_24b_x_24b_return__0/DSP_PREADD_DATA_INST/A2A1[16]
                         net (fo=1, routed)           0.000     3.386    inst1/inst0/inst0/inst5/inst0/umul48b_24b_x_24b_return__0/DSP_PREADD_DATA.A2A1<16>
    DSP48E2_X0Y34        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[16]_U[36])
                                                      0.647     4.033 f  inst1/inst0/inst0/inst5/inst0/umul48b_24b_x_24b_return__0/DSP_MULTIPLIER_INST/U[36]
                         net (fo=1, routed)           0.000     4.033    inst1/inst0/inst0/inst5/inst0/umul48b_24b_x_24b_return__0/DSP_MULTIPLIER.U<36>
    DSP48E2_X0Y34        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[36]_U_DATA[36])
                                                      0.059     4.092 r  inst1/inst0/inst0/inst5/inst0/umul48b_24b_x_24b_return__0/DSP_M_DATA_INST/U_DATA[36]
                         net (fo=1, routed)           0.000     4.092    inst1/inst0/inst0/inst5/inst0/umul48b_24b_x_24b_return__0/DSP_M_DATA.U_DATA<36>
    DSP48E2_X0Y34        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[36]_ALU_OUT[47])
                                                      0.699     4.791 f  inst1/inst0/inst0/inst5/inst0/umul48b_24b_x_24b_return__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.791    inst1/inst0/inst0/inst5/inst0/umul48b_24b_x_24b_return__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y34        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     4.950 r  inst1/inst0/inst0/inst5/inst0/umul48b_24b_x_24b_return__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     4.966    inst1/inst0/inst0/inst5/inst0/p2_fraction__16_reg/PCIN[47]
    DSP48E2_X0Y35        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[11])
                                                      0.698     5.664 r  inst1/inst0/inst0/inst5/inst0/p2_fraction__16_reg/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000     5.664    inst1/inst0/inst0/inst5/inst0/p2_fraction__16_reg/DSP_ALU.ALU_OUT<11>
    DSP48E2_X0Y35        DSP_OUTPUT                                   r  inst1/inst0/inst0/inst5/inst0/p2_fraction__16_reg/DSP_OUTPUT_INST/ALU_OUT[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=50280, unset)        0.044     7.044    inst1/inst0/inst0/inst5/inst0/p2_fraction__16_reg/CLK
    DSP48E2_X0Y35        DSP_OUTPUT                                   r  inst1/inst0/inst0/inst5/inst0/p2_fraction__16_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X0Y35        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[11])
                                                      0.010     7.019    inst1/inst0/inst0/inst5/inst0/p2_fraction__16_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          7.019    
                         arrival time                          -5.664    
  -------------------------------------------------------------------
                         slack                                  1.355    

Slack (MET) :             1.355ns  (required time - arrival time)
  Source:                 inst1/inst0/inst0/inst5/inst0/p1_twd_i_fraction__11_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/inst0/inst0/inst5/inst0/p2_fraction__16_reg/DSP_OUTPUT_INST/ALU_OUT[12]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.628ns  (logic 2.697ns (47.921%)  route 2.931ns (52.079%))
  Logic Levels:           7  (DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=50280, unset)        0.036     0.036    inst1/inst0/inst0/inst5/inst0/clk
    SLICE_X38Y43         FDRE                                         r  inst1/inst0/inst0/inst5/inst0/p1_twd_i_fraction__11_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y43         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.132 f  inst1/inst0/inst0/inst5/inst0/p1_twd_i_fraction__11_reg[19]/Q
                         net (fo=76, routed)          2.915     3.047    inst1/inst0/inst0/inst5/inst0/umul48b_24b_x_24b_return__0/A[16]
    DSP48E2_X0Y34        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[16]_A2_DATA[16])
                                                      0.241     3.288 r  inst1/inst0/inst0/inst5/inst0/umul48b_24b_x_24b_return__0/DSP_A_B_DATA_INST/A2_DATA[16]
                         net (fo=1, routed)           0.000     3.288    inst1/inst0/inst0/inst5/inst0/umul48b_24b_x_24b_return__0/DSP_A_B_DATA.A2_DATA<16>
    DSP48E2_X0Y34        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[16]_A2A1[16])
                                                      0.098     3.386 r  inst1/inst0/inst0/inst5/inst0/umul48b_24b_x_24b_return__0/DSP_PREADD_DATA_INST/A2A1[16]
                         net (fo=1, routed)           0.000     3.386    inst1/inst0/inst0/inst5/inst0/umul48b_24b_x_24b_return__0/DSP_PREADD_DATA.A2A1<16>
    DSP48E2_X0Y34        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[16]_U[36])
                                                      0.647     4.033 f  inst1/inst0/inst0/inst5/inst0/umul48b_24b_x_24b_return__0/DSP_MULTIPLIER_INST/U[36]
                         net (fo=1, routed)           0.000     4.033    inst1/inst0/inst0/inst5/inst0/umul48b_24b_x_24b_return__0/DSP_MULTIPLIER.U<36>
    DSP48E2_X0Y34        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[36]_U_DATA[36])
                                                      0.059     4.092 r  inst1/inst0/inst0/inst5/inst0/umul48b_24b_x_24b_return__0/DSP_M_DATA_INST/U_DATA[36]
                         net (fo=1, routed)           0.000     4.092    inst1/inst0/inst0/inst5/inst0/umul48b_24b_x_24b_return__0/DSP_M_DATA.U_DATA<36>
    DSP48E2_X0Y34        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[36]_ALU_OUT[47])
                                                      0.699     4.791 f  inst1/inst0/inst0/inst5/inst0/umul48b_24b_x_24b_return__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.791    inst1/inst0/inst0/inst5/inst0/umul48b_24b_x_24b_return__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y34        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     4.950 r  inst1/inst0/inst0/inst5/inst0/umul48b_24b_x_24b_return__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     4.966    inst1/inst0/inst0/inst5/inst0/p2_fraction__16_reg/PCIN[47]
    DSP48E2_X0Y35        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[12])
                                                      0.698     5.664 r  inst1/inst0/inst0/inst5/inst0/p2_fraction__16_reg/DSP_ALU_INST/ALU_OUT[12]
                         net (fo=1, routed)           0.000     5.664    inst1/inst0/inst0/inst5/inst0/p2_fraction__16_reg/DSP_ALU.ALU_OUT<12>
    DSP48E2_X0Y35        DSP_OUTPUT                                   r  inst1/inst0/inst0/inst5/inst0/p2_fraction__16_reg/DSP_OUTPUT_INST/ALU_OUT[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=50280, unset)        0.044     7.044    inst1/inst0/inst0/inst5/inst0/p2_fraction__16_reg/CLK
    DSP48E2_X0Y35        DSP_OUTPUT                                   r  inst1/inst0/inst0/inst5/inst0/p2_fraction__16_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X0Y35        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[12])
                                                      0.010     7.019    inst1/inst0/inst0/inst5/inst0/p2_fraction__16_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          7.019    
                         arrival time                          -5.664    
  -------------------------------------------------------------------
                         slack                                  1.355    

Slack (MET) :             1.355ns  (required time - arrival time)
  Source:                 inst1/inst0/inst0/inst5/inst0/p1_twd_i_fraction__11_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/inst0/inst0/inst5/inst0/p2_fraction__16_reg/DSP_OUTPUT_INST/ALU_OUT[13]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.628ns  (logic 2.697ns (47.921%)  route 2.931ns (52.079%))
  Logic Levels:           7  (DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=50280, unset)        0.036     0.036    inst1/inst0/inst0/inst5/inst0/clk
    SLICE_X38Y43         FDRE                                         r  inst1/inst0/inst0/inst5/inst0/p1_twd_i_fraction__11_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y43         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.132 f  inst1/inst0/inst0/inst5/inst0/p1_twd_i_fraction__11_reg[19]/Q
                         net (fo=76, routed)          2.915     3.047    inst1/inst0/inst0/inst5/inst0/umul48b_24b_x_24b_return__0/A[16]
    DSP48E2_X0Y34        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[16]_A2_DATA[16])
                                                      0.241     3.288 r  inst1/inst0/inst0/inst5/inst0/umul48b_24b_x_24b_return__0/DSP_A_B_DATA_INST/A2_DATA[16]
                         net (fo=1, routed)           0.000     3.288    inst1/inst0/inst0/inst5/inst0/umul48b_24b_x_24b_return__0/DSP_A_B_DATA.A2_DATA<16>
    DSP48E2_X0Y34        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[16]_A2A1[16])
                                                      0.098     3.386 r  inst1/inst0/inst0/inst5/inst0/umul48b_24b_x_24b_return__0/DSP_PREADD_DATA_INST/A2A1[16]
                         net (fo=1, routed)           0.000     3.386    inst1/inst0/inst0/inst5/inst0/umul48b_24b_x_24b_return__0/DSP_PREADD_DATA.A2A1<16>
    DSP48E2_X0Y34        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[16]_U[36])
                                                      0.647     4.033 f  inst1/inst0/inst0/inst5/inst0/umul48b_24b_x_24b_return__0/DSP_MULTIPLIER_INST/U[36]
                         net (fo=1, routed)           0.000     4.033    inst1/inst0/inst0/inst5/inst0/umul48b_24b_x_24b_return__0/DSP_MULTIPLIER.U<36>
    DSP48E2_X0Y34        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[36]_U_DATA[36])
                                                      0.059     4.092 r  inst1/inst0/inst0/inst5/inst0/umul48b_24b_x_24b_return__0/DSP_M_DATA_INST/U_DATA[36]
                         net (fo=1, routed)           0.000     4.092    inst1/inst0/inst0/inst5/inst0/umul48b_24b_x_24b_return__0/DSP_M_DATA.U_DATA<36>
    DSP48E2_X0Y34        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[36]_ALU_OUT[47])
                                                      0.699     4.791 f  inst1/inst0/inst0/inst5/inst0/umul48b_24b_x_24b_return__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.791    inst1/inst0/inst0/inst5/inst0/umul48b_24b_x_24b_return__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y34        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     4.950 r  inst1/inst0/inst0/inst5/inst0/umul48b_24b_x_24b_return__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     4.966    inst1/inst0/inst0/inst5/inst0/p2_fraction__16_reg/PCIN[47]
    DSP48E2_X0Y35        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[13])
                                                      0.698     5.664 r  inst1/inst0/inst0/inst5/inst0/p2_fraction__16_reg/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     5.664    inst1/inst0/inst0/inst5/inst0/p2_fraction__16_reg/DSP_ALU.ALU_OUT<13>
    DSP48E2_X0Y35        DSP_OUTPUT                                   r  inst1/inst0/inst0/inst5/inst0/p2_fraction__16_reg/DSP_OUTPUT_INST/ALU_OUT[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=50280, unset)        0.044     7.044    inst1/inst0/inst0/inst5/inst0/p2_fraction__16_reg/CLK
    DSP48E2_X0Y35        DSP_OUTPUT                                   r  inst1/inst0/inst0/inst5/inst0/p2_fraction__16_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X0Y35        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[13])
                                                      0.010     7.019    inst1/inst0/inst0/inst5/inst0/p2_fraction__16_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          7.019    
                         arrival time                          -5.664    
  -------------------------------------------------------------------
                         slack                                  1.355    

Slack (MET) :             1.355ns  (required time - arrival time)
  Source:                 inst1/inst0/inst0/inst5/inst0/p1_twd_i_fraction__11_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/inst0/inst0/inst5/inst0/p2_fraction__16_reg/DSP_OUTPUT_INST/ALU_OUT[14]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.628ns  (logic 2.697ns (47.921%)  route 2.931ns (52.079%))
  Logic Levels:           7  (DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=50280, unset)        0.036     0.036    inst1/inst0/inst0/inst5/inst0/clk
    SLICE_X38Y43         FDRE                                         r  inst1/inst0/inst0/inst5/inst0/p1_twd_i_fraction__11_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y43         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.132 f  inst1/inst0/inst0/inst5/inst0/p1_twd_i_fraction__11_reg[19]/Q
                         net (fo=76, routed)          2.915     3.047    inst1/inst0/inst0/inst5/inst0/umul48b_24b_x_24b_return__0/A[16]
    DSP48E2_X0Y34        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[16]_A2_DATA[16])
                                                      0.241     3.288 r  inst1/inst0/inst0/inst5/inst0/umul48b_24b_x_24b_return__0/DSP_A_B_DATA_INST/A2_DATA[16]
                         net (fo=1, routed)           0.000     3.288    inst1/inst0/inst0/inst5/inst0/umul48b_24b_x_24b_return__0/DSP_A_B_DATA.A2_DATA<16>
    DSP48E2_X0Y34        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[16]_A2A1[16])
                                                      0.098     3.386 r  inst1/inst0/inst0/inst5/inst0/umul48b_24b_x_24b_return__0/DSP_PREADD_DATA_INST/A2A1[16]
                         net (fo=1, routed)           0.000     3.386    inst1/inst0/inst0/inst5/inst0/umul48b_24b_x_24b_return__0/DSP_PREADD_DATA.A2A1<16>
    DSP48E2_X0Y34        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[16]_U[36])
                                                      0.647     4.033 f  inst1/inst0/inst0/inst5/inst0/umul48b_24b_x_24b_return__0/DSP_MULTIPLIER_INST/U[36]
                         net (fo=1, routed)           0.000     4.033    inst1/inst0/inst0/inst5/inst0/umul48b_24b_x_24b_return__0/DSP_MULTIPLIER.U<36>
    DSP48E2_X0Y34        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[36]_U_DATA[36])
                                                      0.059     4.092 r  inst1/inst0/inst0/inst5/inst0/umul48b_24b_x_24b_return__0/DSP_M_DATA_INST/U_DATA[36]
                         net (fo=1, routed)           0.000     4.092    inst1/inst0/inst0/inst5/inst0/umul48b_24b_x_24b_return__0/DSP_M_DATA.U_DATA<36>
    DSP48E2_X0Y34        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[36]_ALU_OUT[47])
                                                      0.699     4.791 f  inst1/inst0/inst0/inst5/inst0/umul48b_24b_x_24b_return__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.791    inst1/inst0/inst0/inst5/inst0/umul48b_24b_x_24b_return__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y34        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     4.950 r  inst1/inst0/inst0/inst5/inst0/umul48b_24b_x_24b_return__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     4.966    inst1/inst0/inst0/inst5/inst0/p2_fraction__16_reg/PCIN[47]
    DSP48E2_X0Y35        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[14])
                                                      0.698     5.664 r  inst1/inst0/inst0/inst5/inst0/p2_fraction__16_reg/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     5.664    inst1/inst0/inst0/inst5/inst0/p2_fraction__16_reg/DSP_ALU.ALU_OUT<14>
    DSP48E2_X0Y35        DSP_OUTPUT                                   r  inst1/inst0/inst0/inst5/inst0/p2_fraction__16_reg/DSP_OUTPUT_INST/ALU_OUT[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=50280, unset)        0.044     7.044    inst1/inst0/inst0/inst5/inst0/p2_fraction__16_reg/CLK
    DSP48E2_X0Y35        DSP_OUTPUT                                   r  inst1/inst0/inst0/inst5/inst0/p2_fraction__16_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X0Y35        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[14])
                                                      0.010     7.019    inst1/inst0/inst0/inst5/inst0/p2_fraction__16_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          7.019    
                         arrival time                          -5.664    
  -------------------------------------------------------------------
                         slack                                  1.355    

Slack (MET) :             1.355ns  (required time - arrival time)
  Source:                 inst1/inst0/inst0/inst5/inst0/p1_twd_i_fraction__11_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/inst0/inst0/inst5/inst0/p2_fraction__16_reg/DSP_OUTPUT_INST/ALU_OUT[15]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.628ns  (logic 2.697ns (47.921%)  route 2.931ns (52.079%))
  Logic Levels:           7  (DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=50280, unset)        0.036     0.036    inst1/inst0/inst0/inst5/inst0/clk
    SLICE_X38Y43         FDRE                                         r  inst1/inst0/inst0/inst5/inst0/p1_twd_i_fraction__11_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y43         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.132 f  inst1/inst0/inst0/inst5/inst0/p1_twd_i_fraction__11_reg[19]/Q
                         net (fo=76, routed)          2.915     3.047    inst1/inst0/inst0/inst5/inst0/umul48b_24b_x_24b_return__0/A[16]
    DSP48E2_X0Y34        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[16]_A2_DATA[16])
                                                      0.241     3.288 r  inst1/inst0/inst0/inst5/inst0/umul48b_24b_x_24b_return__0/DSP_A_B_DATA_INST/A2_DATA[16]
                         net (fo=1, routed)           0.000     3.288    inst1/inst0/inst0/inst5/inst0/umul48b_24b_x_24b_return__0/DSP_A_B_DATA.A2_DATA<16>
    DSP48E2_X0Y34        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[16]_A2A1[16])
                                                      0.098     3.386 r  inst1/inst0/inst0/inst5/inst0/umul48b_24b_x_24b_return__0/DSP_PREADD_DATA_INST/A2A1[16]
                         net (fo=1, routed)           0.000     3.386    inst1/inst0/inst0/inst5/inst0/umul48b_24b_x_24b_return__0/DSP_PREADD_DATA.A2A1<16>
    DSP48E2_X0Y34        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[16]_U[36])
                                                      0.647     4.033 f  inst1/inst0/inst0/inst5/inst0/umul48b_24b_x_24b_return__0/DSP_MULTIPLIER_INST/U[36]
                         net (fo=1, routed)           0.000     4.033    inst1/inst0/inst0/inst5/inst0/umul48b_24b_x_24b_return__0/DSP_MULTIPLIER.U<36>
    DSP48E2_X0Y34        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[36]_U_DATA[36])
                                                      0.059     4.092 r  inst1/inst0/inst0/inst5/inst0/umul48b_24b_x_24b_return__0/DSP_M_DATA_INST/U_DATA[36]
                         net (fo=1, routed)           0.000     4.092    inst1/inst0/inst0/inst5/inst0/umul48b_24b_x_24b_return__0/DSP_M_DATA.U_DATA<36>
    DSP48E2_X0Y34        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[36]_ALU_OUT[47])
                                                      0.699     4.791 f  inst1/inst0/inst0/inst5/inst0/umul48b_24b_x_24b_return__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.791    inst1/inst0/inst0/inst5/inst0/umul48b_24b_x_24b_return__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y34        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     4.950 r  inst1/inst0/inst0/inst5/inst0/umul48b_24b_x_24b_return__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     4.966    inst1/inst0/inst0/inst5/inst0/p2_fraction__16_reg/PCIN[47]
    DSP48E2_X0Y35        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[15])
                                                      0.698     5.664 r  inst1/inst0/inst0/inst5/inst0/p2_fraction__16_reg/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, routed)           0.000     5.664    inst1/inst0/inst0/inst5/inst0/p2_fraction__16_reg/DSP_ALU.ALU_OUT<15>
    DSP48E2_X0Y35        DSP_OUTPUT                                   r  inst1/inst0/inst0/inst5/inst0/p2_fraction__16_reg/DSP_OUTPUT_INST/ALU_OUT[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=50280, unset)        0.044     7.044    inst1/inst0/inst0/inst5/inst0/p2_fraction__16_reg/CLK
    DSP48E2_X0Y35        DSP_OUTPUT                                   r  inst1/inst0/inst0/inst5/inst0/p2_fraction__16_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X0Y35        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[15])
                                                      0.010     7.019    inst1/inst0/inst0/inst5/inst0/p2_fraction__16_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          7.019    
                         arrival time                          -5.664    
  -------------------------------------------------------------------
                         slack                                  1.355    

Slack (MET) :             1.355ns  (required time - arrival time)
  Source:                 inst1/inst0/inst0/inst5/inst0/p1_twd_i_fraction__11_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/inst0/inst0/inst5/inst0/p2_fraction__16_reg/DSP_OUTPUT_INST/ALU_OUT[16]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.628ns  (logic 2.697ns (47.921%)  route 2.931ns (52.079%))
  Logic Levels:           7  (DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=50280, unset)        0.036     0.036    inst1/inst0/inst0/inst5/inst0/clk
    SLICE_X38Y43         FDRE                                         r  inst1/inst0/inst0/inst5/inst0/p1_twd_i_fraction__11_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y43         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.132 f  inst1/inst0/inst0/inst5/inst0/p1_twd_i_fraction__11_reg[19]/Q
                         net (fo=76, routed)          2.915     3.047    inst1/inst0/inst0/inst5/inst0/umul48b_24b_x_24b_return__0/A[16]
    DSP48E2_X0Y34        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[16]_A2_DATA[16])
                                                      0.241     3.288 r  inst1/inst0/inst0/inst5/inst0/umul48b_24b_x_24b_return__0/DSP_A_B_DATA_INST/A2_DATA[16]
                         net (fo=1, routed)           0.000     3.288    inst1/inst0/inst0/inst5/inst0/umul48b_24b_x_24b_return__0/DSP_A_B_DATA.A2_DATA<16>
    DSP48E2_X0Y34        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[16]_A2A1[16])
                                                      0.098     3.386 r  inst1/inst0/inst0/inst5/inst0/umul48b_24b_x_24b_return__0/DSP_PREADD_DATA_INST/A2A1[16]
                         net (fo=1, routed)           0.000     3.386    inst1/inst0/inst0/inst5/inst0/umul48b_24b_x_24b_return__0/DSP_PREADD_DATA.A2A1<16>
    DSP48E2_X0Y34        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[16]_U[36])
                                                      0.647     4.033 f  inst1/inst0/inst0/inst5/inst0/umul48b_24b_x_24b_return__0/DSP_MULTIPLIER_INST/U[36]
                         net (fo=1, routed)           0.000     4.033    inst1/inst0/inst0/inst5/inst0/umul48b_24b_x_24b_return__0/DSP_MULTIPLIER.U<36>
    DSP48E2_X0Y34        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[36]_U_DATA[36])
                                                      0.059     4.092 r  inst1/inst0/inst0/inst5/inst0/umul48b_24b_x_24b_return__0/DSP_M_DATA_INST/U_DATA[36]
                         net (fo=1, routed)           0.000     4.092    inst1/inst0/inst0/inst5/inst0/umul48b_24b_x_24b_return__0/DSP_M_DATA.U_DATA<36>
    DSP48E2_X0Y34        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[36]_ALU_OUT[47])
                                                      0.699     4.791 f  inst1/inst0/inst0/inst5/inst0/umul48b_24b_x_24b_return__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.791    inst1/inst0/inst0/inst5/inst0/umul48b_24b_x_24b_return__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y34        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     4.950 r  inst1/inst0/inst0/inst5/inst0/umul48b_24b_x_24b_return__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     4.966    inst1/inst0/inst0/inst5/inst0/p2_fraction__16_reg/PCIN[47]
    DSP48E2_X0Y35        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[16])
                                                      0.698     5.664 r  inst1/inst0/inst0/inst5/inst0/p2_fraction__16_reg/DSP_ALU_INST/ALU_OUT[16]
                         net (fo=1, routed)           0.000     5.664    inst1/inst0/inst0/inst5/inst0/p2_fraction__16_reg/DSP_ALU.ALU_OUT<16>
    DSP48E2_X0Y35        DSP_OUTPUT                                   r  inst1/inst0/inst0/inst5/inst0/p2_fraction__16_reg/DSP_OUTPUT_INST/ALU_OUT[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=50280, unset)        0.044     7.044    inst1/inst0/inst0/inst5/inst0/p2_fraction__16_reg/CLK
    DSP48E2_X0Y35        DSP_OUTPUT                                   r  inst1/inst0/inst0/inst5/inst0/p2_fraction__16_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X0Y35        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[16])
                                                      0.010     7.019    inst1/inst0/inst0/inst5/inst0/p2_fraction__16_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          7.019    
                         arrival time                          -5.664    
  -------------------------------------------------------------------
                         slack                                  1.355    

Slack (MET) :             1.355ns  (required time - arrival time)
  Source:                 inst1/inst0/inst0/inst5/inst0/p1_twd_i_fraction__11_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/inst0/inst0/inst5/inst0/p2_fraction__16_reg/DSP_OUTPUT_INST/ALU_OUT[17]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.628ns  (logic 2.697ns (47.921%)  route 2.931ns (52.079%))
  Logic Levels:           7  (DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=50280, unset)        0.036     0.036    inst1/inst0/inst0/inst5/inst0/clk
    SLICE_X38Y43         FDRE                                         r  inst1/inst0/inst0/inst5/inst0/p1_twd_i_fraction__11_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y43         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.132 f  inst1/inst0/inst0/inst5/inst0/p1_twd_i_fraction__11_reg[19]/Q
                         net (fo=76, routed)          2.915     3.047    inst1/inst0/inst0/inst5/inst0/umul48b_24b_x_24b_return__0/A[16]
    DSP48E2_X0Y34        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[16]_A2_DATA[16])
                                                      0.241     3.288 r  inst1/inst0/inst0/inst5/inst0/umul48b_24b_x_24b_return__0/DSP_A_B_DATA_INST/A2_DATA[16]
                         net (fo=1, routed)           0.000     3.288    inst1/inst0/inst0/inst5/inst0/umul48b_24b_x_24b_return__0/DSP_A_B_DATA.A2_DATA<16>
    DSP48E2_X0Y34        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[16]_A2A1[16])
                                                      0.098     3.386 r  inst1/inst0/inst0/inst5/inst0/umul48b_24b_x_24b_return__0/DSP_PREADD_DATA_INST/A2A1[16]
                         net (fo=1, routed)           0.000     3.386    inst1/inst0/inst0/inst5/inst0/umul48b_24b_x_24b_return__0/DSP_PREADD_DATA.A2A1<16>
    DSP48E2_X0Y34        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[16]_U[36])
                                                      0.647     4.033 f  inst1/inst0/inst0/inst5/inst0/umul48b_24b_x_24b_return__0/DSP_MULTIPLIER_INST/U[36]
                         net (fo=1, routed)           0.000     4.033    inst1/inst0/inst0/inst5/inst0/umul48b_24b_x_24b_return__0/DSP_MULTIPLIER.U<36>
    DSP48E2_X0Y34        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[36]_U_DATA[36])
                                                      0.059     4.092 r  inst1/inst0/inst0/inst5/inst0/umul48b_24b_x_24b_return__0/DSP_M_DATA_INST/U_DATA[36]
                         net (fo=1, routed)           0.000     4.092    inst1/inst0/inst0/inst5/inst0/umul48b_24b_x_24b_return__0/DSP_M_DATA.U_DATA<36>
    DSP48E2_X0Y34        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[36]_ALU_OUT[47])
                                                      0.699     4.791 f  inst1/inst0/inst0/inst5/inst0/umul48b_24b_x_24b_return__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.791    inst1/inst0/inst0/inst5/inst0/umul48b_24b_x_24b_return__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y34        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     4.950 r  inst1/inst0/inst0/inst5/inst0/umul48b_24b_x_24b_return__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     4.966    inst1/inst0/inst0/inst5/inst0/p2_fraction__16_reg/PCIN[47]
    DSP48E2_X0Y35        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[17])
                                                      0.698     5.664 r  inst1/inst0/inst0/inst5/inst0/p2_fraction__16_reg/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000     5.664    inst1/inst0/inst0/inst5/inst0/p2_fraction__16_reg/DSP_ALU.ALU_OUT<17>
    DSP48E2_X0Y35        DSP_OUTPUT                                   r  inst1/inst0/inst0/inst5/inst0/p2_fraction__16_reg/DSP_OUTPUT_INST/ALU_OUT[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=50280, unset)        0.044     7.044    inst1/inst0/inst0/inst5/inst0/p2_fraction__16_reg/CLK
    DSP48E2_X0Y35        DSP_OUTPUT                                   r  inst1/inst0/inst0/inst5/inst0/p2_fraction__16_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X0Y35        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[17])
                                                      0.010     7.019    inst1/inst0/inst0/inst5/inst0/p2_fraction__16_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          7.019    
                         arrival time                          -5.664    
  -------------------------------------------------------------------
                         slack                                  1.355    

Slack (MET) :             1.355ns  (required time - arrival time)
  Source:                 inst1/inst0/inst0/inst5/inst0/p1_twd_i_fraction__11_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/inst0/inst0/inst5/inst0/p2_fraction__16_reg/DSP_OUTPUT_INST/ALU_OUT[18]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.628ns  (logic 2.697ns (47.921%)  route 2.931ns (52.079%))
  Logic Levels:           7  (DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=50280, unset)        0.036     0.036    inst1/inst0/inst0/inst5/inst0/clk
    SLICE_X38Y43         FDRE                                         r  inst1/inst0/inst0/inst5/inst0/p1_twd_i_fraction__11_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y43         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.132 f  inst1/inst0/inst0/inst5/inst0/p1_twd_i_fraction__11_reg[19]/Q
                         net (fo=76, routed)          2.915     3.047    inst1/inst0/inst0/inst5/inst0/umul48b_24b_x_24b_return__0/A[16]
    DSP48E2_X0Y34        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[16]_A2_DATA[16])
                                                      0.241     3.288 r  inst1/inst0/inst0/inst5/inst0/umul48b_24b_x_24b_return__0/DSP_A_B_DATA_INST/A2_DATA[16]
                         net (fo=1, routed)           0.000     3.288    inst1/inst0/inst0/inst5/inst0/umul48b_24b_x_24b_return__0/DSP_A_B_DATA.A2_DATA<16>
    DSP48E2_X0Y34        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[16]_A2A1[16])
                                                      0.098     3.386 r  inst1/inst0/inst0/inst5/inst0/umul48b_24b_x_24b_return__0/DSP_PREADD_DATA_INST/A2A1[16]
                         net (fo=1, routed)           0.000     3.386    inst1/inst0/inst0/inst5/inst0/umul48b_24b_x_24b_return__0/DSP_PREADD_DATA.A2A1<16>
    DSP48E2_X0Y34        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[16]_U[36])
                                                      0.647     4.033 f  inst1/inst0/inst0/inst5/inst0/umul48b_24b_x_24b_return__0/DSP_MULTIPLIER_INST/U[36]
                         net (fo=1, routed)           0.000     4.033    inst1/inst0/inst0/inst5/inst0/umul48b_24b_x_24b_return__0/DSP_MULTIPLIER.U<36>
    DSP48E2_X0Y34        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[36]_U_DATA[36])
                                                      0.059     4.092 r  inst1/inst0/inst0/inst5/inst0/umul48b_24b_x_24b_return__0/DSP_M_DATA_INST/U_DATA[36]
                         net (fo=1, routed)           0.000     4.092    inst1/inst0/inst0/inst5/inst0/umul48b_24b_x_24b_return__0/DSP_M_DATA.U_DATA<36>
    DSP48E2_X0Y34        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[36]_ALU_OUT[47])
                                                      0.699     4.791 f  inst1/inst0/inst0/inst5/inst0/umul48b_24b_x_24b_return__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.791    inst1/inst0/inst0/inst5/inst0/umul48b_24b_x_24b_return__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y34        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     4.950 r  inst1/inst0/inst0/inst5/inst0/umul48b_24b_x_24b_return__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     4.966    inst1/inst0/inst0/inst5/inst0/p2_fraction__16_reg/PCIN[47]
    DSP48E2_X0Y35        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[18])
                                                      0.698     5.664 r  inst1/inst0/inst0/inst5/inst0/p2_fraction__16_reg/DSP_ALU_INST/ALU_OUT[18]
                         net (fo=1, routed)           0.000     5.664    inst1/inst0/inst0/inst5/inst0/p2_fraction__16_reg/DSP_ALU.ALU_OUT<18>
    DSP48E2_X0Y35        DSP_OUTPUT                                   r  inst1/inst0/inst0/inst5/inst0/p2_fraction__16_reg/DSP_OUTPUT_INST/ALU_OUT[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=50280, unset)        0.044     7.044    inst1/inst0/inst0/inst5/inst0/p2_fraction__16_reg/CLK
    DSP48E2_X0Y35        DSP_OUTPUT                                   r  inst1/inst0/inst0/inst5/inst0/p2_fraction__16_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X0Y35        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[18])
                                                      0.010     7.019    inst1/inst0/inst0/inst5/inst0/p2_fraction__16_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          7.019    
                         arrival time                          -5.664    
  -------------------------------------------------------------------
                         slack                                  1.355    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 inst1/inst0/inst0/inst4/inst0/p5_exp__6_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/inst0/inst0/inst4/inst0/p6_exp__6_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.079ns  (logic 0.039ns (49.367%)  route 0.040ns (50.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=50280, unset)        0.013     0.013    inst1/inst0/inst0/inst4/inst0/clk
    SLICE_X31Y28         FDRE                                         r  inst1/inst0/inst0/inst4/inst0/p5_exp__6_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y28         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.052 r  inst1/inst0/inst0/inst4/inst0/p5_exp__6_reg[8]/Q
                         net (fo=3, routed)           0.040     0.092    inst1/inst0/inst0/inst4/inst0/p5_exp__6_reg[9]_0[8]
    SLICE_X31Y28         FDRE                                         r  inst1/inst0/inst0/inst4/inst0/p6_exp__6_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=50280, unset)        0.019     0.019    inst1/inst0/inst0/inst4/inst0/clk
    SLICE_X31Y28         FDRE                                         r  inst1/inst0/inst0/inst4/inst0/p6_exp__6_reg[8]/C
                         clock pessimism              0.000     0.019    
    SLICE_X31Y28         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     0.066    inst1/inst0/inst0/inst4/inst0/p6_exp__6_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.092    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 inst1/inst0/inst0/inst5/inst0/p5_exp__6_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/inst0/inst0/inst5/inst0/p6_exp__6_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.080ns  (logic 0.038ns (47.500%)  route 0.042ns (52.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=50280, unset)        0.013     0.013    inst1/inst0/inst0/inst5/inst0/clk
    SLICE_X9Y87          FDRE                                         r  inst1/inst0/inst0/inst5/inst0/p5_exp__6_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.051 r  inst1/inst0/inst0/inst5/inst0/p5_exp__6_reg[4]/Q
                         net (fo=4, routed)           0.042     0.093    inst1/inst0/inst0/inst5/inst0/p5_exp__6_reg[9]_0[4]
    SLICE_X9Y87          FDRE                                         r  inst1/inst0/inst0/inst5/inst0/p6_exp__6_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=50280, unset)        0.019     0.019    inst1/inst0/inst0/inst5/inst0/clk
    SLICE_X9Y87          FDRE                                         r  inst1/inst0/inst0/inst5/inst0/p6_exp__6_reg[4]/C
                         clock pessimism              0.000     0.019    
    SLICE_X9Y87          FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     0.066    inst1/inst0/inst0/inst5/inst0/p6_exp__6_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.093    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 inst1/inst0/inst0/inst1/inst0/p18_abs_fraction_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/inst0/inst0/inst1/inst0/p19_bit_slice_9051_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.081ns  (logic 0.039ns (48.148%)  route 0.042ns (51.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=50280, unset)        0.012     0.012    inst1/inst0/inst0/inst1/inst0/clk
    SLICE_X35Y161        FDRE                                         r  inst1/inst0/inst0/inst1/inst0/p18_abs_fraction_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y161        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  inst1/inst0/inst0/inst1/inst0/p18_abs_fraction_reg[2]/Q
                         net (fo=1, routed)           0.042     0.093    inst1/inst0/inst0/inst1/inst0/p18_abs_fraction_reg_n_0_[2]
    SLICE_X35Y161        FDRE                                         r  inst1/inst0/inst0/inst1/inst0/p19_bit_slice_9051_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=50280, unset)        0.018     0.018    inst1/inst0/inst0/inst1/inst0/clk
    SLICE_X35Y161        FDRE                                         r  inst1/inst0/inst0/inst1/inst0/p19_bit_slice_9051_reg[2]/C
                         clock pessimism              0.000     0.018    
    SLICE_X35Y161        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    inst1/inst0/inst0/inst1/inst0/p19_bit_slice_9051_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.093    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 inst1/inst0/inst0/inst2/inst0/p3_exp__14_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/inst0/inst0/inst2/inst0/p4_exp__14_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.081ns  (logic 0.039ns (48.148%)  route 0.042ns (51.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=50280, unset)        0.013     0.013    inst1/inst0/inst0/inst2/inst0/clk
    SLICE_X11Y111        FDRE                                         r  inst1/inst0/inst0/inst2/inst0/p3_exp__14_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y111        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     0.052 r  inst1/inst0/inst0/inst2/inst0/p3_exp__14_reg[4]/Q
                         net (fo=2, routed)           0.042     0.094    inst1/inst0/inst0/inst2/inst0/p3_exp__14[4]
    SLICE_X11Y111        FDRE                                         r  inst1/inst0/inst0/inst2/inst0/p4_exp__14_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=50280, unset)        0.019     0.019    inst1/inst0/inst0/inst2/inst0/clk
    SLICE_X11Y111        FDRE                                         r  inst1/inst0/inst0/inst2/inst0/p4_exp__14_reg[4]/C
                         clock pessimism              0.000     0.019    
    SLICE_X11Y111        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     0.065    inst1/inst0/inst0/inst2/inst0/p4_exp__14_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.094    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 inst1/inst0/inst0/inst6/inst0/p4_exp__6_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/inst0/inst0/inst6/inst0/p5_exp__6_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.081ns  (logic 0.039ns (48.148%)  route 0.042ns (51.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=50280, unset)        0.012     0.012    inst1/inst0/inst0/inst6/inst0/clk
    SLICE_X41Y44         FDRE                                         r  inst1/inst0/inst0/inst6/inst0/p4_exp__6_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y44         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  inst1/inst0/inst0/inst6/inst0/p4_exp__6_reg[9]/Q
                         net (fo=1, routed)           0.042     0.093    inst1/inst0/inst0/inst6/inst0/p4_exp__6[9]
    SLICE_X41Y44         FDRE                                         r  inst1/inst0/inst0/inst6/inst0/p5_exp__6_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=50280, unset)        0.018     0.018    inst1/inst0/inst0/inst6/inst0/clk
    SLICE_X41Y44         FDRE                                         r  inst1/inst0/inst0/inst6/inst0/p5_exp__6_reg[9]/C
                         clock pessimism              0.000     0.018    
    SLICE_X41Y44         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    inst1/inst0/inst0/inst6/inst0/p5_exp__6_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.093    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 inst1/inst0/inst0/inst7/inst0/p0_in1_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/inst0/inst0/inst7/inst0/p1_in1_r_fraction__11_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.081ns  (logic 0.039ns (48.148%)  route 0.042ns (51.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=50280, unset)        0.012     0.012    inst1/inst0/inst0/inst7/inst0/clk
    SLICE_X8Y44          FDRE                                         r  inst1/inst0/inst0/inst7/inst0/p0_in1_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  inst1/inst0/inst0/inst7/inst0/p0_in1_r_reg[4]/Q
                         net (fo=2, routed)           0.042     0.093    inst1/inst0/inst0/inst7/inst0/p1_in1_r_fraction__11_comb[4]
    SLICE_X8Y44          FDRE                                         r  inst1/inst0/inst0/inst7/inst0/p1_in1_r_fraction__11_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=50280, unset)        0.018     0.018    inst1/inst0/inst0/inst7/inst0/clk
    SLICE_X8Y44          FDRE                                         r  inst1/inst0/inst0/inst7/inst0/p1_in1_r_fraction__11_reg[4]/C
                         clock pessimism              0.000     0.018    
    SLICE_X8Y44          FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    inst1/inst0/inst0/inst7/inst0/p1_in1_r_fraction__11_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.093    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 inst1/inst0/inst0/inst5/inst0/p11_or_8392_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/inst0/inst0/inst5/inst0/p12_wide_x__3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.081ns  (logic 0.039ns (48.148%)  route 0.042ns (51.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=50280, unset)        0.013     0.013    inst1/inst0/inst0/inst5/inst0/clk
    SLICE_X6Y92          FDRE                                         r  inst1/inst0/inst0/inst5/inst0/p11_or_8392_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.052 r  inst1/inst0/inst0/inst5/inst0/p11_or_8392_reg[0]/Q
                         net (fo=1, routed)           0.042     0.094    inst1/inst0/inst0/inst5/inst0/p12_wide_x__2_comb[3]
    SLICE_X6Y93          FDRE                                         r  inst1/inst0/inst0/inst5/inst0/p12_wide_x__3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=50280, unset)        0.018     0.018    inst1/inst0/inst0/inst5/inst0/clk
    SLICE_X6Y93          FDRE                                         r  inst1/inst0/inst0/inst5/inst0/p12_wide_x__3_reg[3]/C
                         clock pessimism              0.000     0.018    
    SLICE_X6Y93          FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    inst1/inst0/inst0/inst5/inst0/p12_wide_x__3_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.094    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 inst1/inst0/inst0/inst6/inst0/p3_exp__14_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/inst0/inst0/inst6/inst0/p4_exp__14_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.082ns  (logic 0.039ns (47.561%)  route 0.043ns (52.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=50280, unset)        0.013     0.013    inst1/inst0/inst0/inst6/inst0/clk
    SLICE_X41Y39         FDRE                                         r  inst1/inst0/inst0/inst6/inst0/p3_exp__14_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y39         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.052 r  inst1/inst0/inst0/inst6/inst0/p3_exp__14_reg[2]/Q
                         net (fo=2, routed)           0.043     0.095    inst1/inst0/inst0/inst6/inst0/p3_exp__14[2]
    SLICE_X41Y39         FDRE                                         r  inst1/inst0/inst0/inst6/inst0/p4_exp__14_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=50280, unset)        0.019     0.019    inst1/inst0/inst0/inst6/inst0/clk
    SLICE_X41Y39         FDRE                                         r  inst1/inst0/inst0/inst6/inst0/p4_exp__14_reg[2]/C
                         clock pessimism              0.000     0.019    
    SLICE_X41Y39         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     0.065    inst1/inst0/inst0/inst6/inst0/p4_exp__14_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.095    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 inst1/inst0/inst0/inst6/inst0/p4_fraction__11_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/inst0/inst0/inst6/inst0/p5_fraction__14_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.082ns  (logic 0.039ns (47.561%)  route 0.043ns (52.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=50280, unset)        0.013     0.013    inst1/inst0/inst0/inst6/inst0/clk
    SLICE_X38Y47         FDRE                                         r  inst1/inst0/inst0/inst6/inst0/p4_fraction__11_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.052 r  inst1/inst0/inst0/inst6/inst0/p4_fraction__11_reg[34]/Q
                         net (fo=1, routed)           0.043     0.095    inst1/inst0/inst0/inst6/inst0/p4_fraction__11[34]
    SLICE_X38Y47         FDRE                                         r  inst1/inst0/inst0/inst6/inst0/p5_fraction__14_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=50280, unset)        0.019     0.019    inst1/inst0/inst0/inst6/inst0/clk
    SLICE_X38Y47         FDRE                                         r  inst1/inst0/inst0/inst6/inst0/p5_fraction__14_reg[11]/C
                         clock pessimism              0.000     0.019    
    SLICE_X38Y47         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     0.065    inst1/inst0/inst0/inst6/inst0/p5_fraction__14_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.095    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 inst1/inst0/inst0/inst8/inst0/p7_result_exp__2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/inst0/inst0/inst8/inst0/p8_result_exp__3_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.081ns  (logic 0.039ns (48.148%)  route 0.042ns (51.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=50280, unset)        0.013     0.013    inst1/inst0/inst0/inst8/inst0/clk
    SLICE_X11Y6          FDRE                                         r  inst1/inst0/inst0/inst8/inst0/p7_result_exp__2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y6          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.052 r  inst1/inst0/inst0/inst8/inst0/p7_result_exp__2_reg[7]/Q
                         net (fo=1, routed)           0.042     0.094    inst1/inst0/inst0/inst8/inst0/p7_result_exp__2[7]
    SLICE_X11Y7          FDRE                                         r  inst1/inst0/inst0/inst8/inst0/p8_result_exp__3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=50280, unset)        0.018     0.018    inst1/inst0/inst0/inst8/inst0/clk
    SLICE_X11Y7          FDRE                                         r  inst1/inst0/inst0/inst8/inst0/p8_result_exp__3_reg[7]/C
                         clock pessimism              0.000     0.018    
    SLICE_X11Y7          FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    inst1/inst0/inst0/inst8/inst0/p8_result_exp__3_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.094    
  -------------------------------------------------------------------
                         slack                                  0.030    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     SRL16E/CLK  n/a            1.146         7.000       5.854      SLICE_X14Y8   inst1/inst0/inst0/inst8/inst0/p8_has_inf_arg__1_reg_srl7/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.146         7.000       5.854      SLICE_X9Y4    inst1/inst0/inst0/inst8/inst0/p8_has_inf_arg__2_reg_srl7/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.146         7.000       5.854      SLICE_X14Y8   inst1/inst0/inst0/inst8/inst0/p8_is_result_nan__1_reg_srl6/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.146         7.000       5.854      SLICE_X9Y4    inst1/inst0/inst0/inst8/inst0/p8_is_result_nan__2_reg_srl6/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.146         7.000       5.854      SLICE_X9Y3    inst1/inst0/inst0/inst8/inst0/p8_is_result_nan__3_reg_srl6/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.146         7.000       5.854      SLICE_X9Y3    inst1/inst0/inst0/inst8/inst0/p8_nor_7477_reg_srl7/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.146         7.000       5.854      SLICE_X14Y8   inst1/inst0/inst0/inst8/inst0/p8_nor_7479_reg_srl7/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.146         7.000       5.854      SLICE_X37Y57  inst1/inst0/inst0/inst6/inst0/p13_xor_8548_reg_srl2/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.146         7.000       5.854      SLICE_X37Y57  inst1/inst0/inst0/inst6/inst0/p13_xor_8549_reg_srl2/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.146         7.000       5.854      SLICE_X43Y48  inst1/inst0/inst0/inst6/inst0/p13_xor_8550_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.573         3.500       2.927      SLICE_X14Y8   inst1/inst0/inst0/inst8/inst0/p8_has_inf_arg__1_reg_srl7/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.573         3.500       2.927      SLICE_X9Y4    inst1/inst0/inst0/inst8/inst0/p8_has_inf_arg__2_reg_srl7/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.573         3.500       2.927      SLICE_X14Y8   inst1/inst0/inst0/inst8/inst0/p8_is_result_nan__1_reg_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.573         3.500       2.927      SLICE_X9Y4    inst1/inst0/inst0/inst8/inst0/p8_is_result_nan__2_reg_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.573         3.500       2.927      SLICE_X9Y3    inst1/inst0/inst0/inst8/inst0/p8_is_result_nan__3_reg_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.573         3.500       2.927      SLICE_X9Y3    inst1/inst0/inst0/inst8/inst0/p8_nor_7477_reg_srl7/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.573         3.500       2.927      SLICE_X14Y8   inst1/inst0/inst0/inst8/inst0/p8_nor_7479_reg_srl7/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.573         3.500       2.927      SLICE_X37Y57  inst1/inst0/inst0/inst6/inst0/p13_xor_8548_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.573         3.500       2.927      SLICE_X37Y57  inst1/inst0/inst0/inst6/inst0/p13_xor_8549_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.573         3.500       2.927      SLICE_X43Y48  inst1/inst0/inst0/inst6/inst0/p13_xor_8550_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.573         3.500       2.927      SLICE_X14Y8   inst1/inst0/inst0/inst8/inst0/p8_has_inf_arg__1_reg_srl7/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.573         3.500       2.927      SLICE_X14Y8   inst1/inst0/inst0/inst8/inst0/p8_has_inf_arg__1_reg_srl7/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.573         3.500       2.927      SLICE_X9Y4    inst1/inst0/inst0/inst8/inst0/p8_has_inf_arg__2_reg_srl7/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.573         3.500       2.927      SLICE_X9Y4    inst1/inst0/inst0/inst8/inst0/p8_has_inf_arg__2_reg_srl7/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.573         3.500       2.927      SLICE_X14Y8   inst1/inst0/inst0/inst8/inst0/p8_is_result_nan__1_reg_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.573         3.500       2.927      SLICE_X14Y8   inst1/inst0/inst0/inst8/inst0/p8_is_result_nan__1_reg_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.573         3.500       2.927      SLICE_X9Y4    inst1/inst0/inst0/inst8/inst0/p8_is_result_nan__2_reg_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.573         3.500       2.927      SLICE_X9Y4    inst1/inst0/inst0/inst8/inst0/p8_is_result_nan__2_reg_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.573         3.500       2.927      SLICE_X9Y3    inst1/inst0/inst0/inst8/inst0/p8_is_result_nan__3_reg_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.573         3.500       2.927      SLICE_X9Y3    inst1/inst0/inst0/inst8/inst0/p8_is_result_nan__3_reg_srl6/CLK



