================================================================
  Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
  Version 2014.2
  Build 932637 on Wed Jun 11 12:38:34 PM 2014
  Copyright (C) 2014 Xilinx Inc. All rights reserved.
================================================================
@I [LIC-101] Checked out feature [HLS]
@I [HLS-10] Running '/opt/xilinx/Vivado_HLS/2014.2/bin/unwrapped/lnx64.o/vivado_hls'
            for user 'cw444' on host 'amdpool-03' (Linux_x86_64 version 2.6.18-371.8.1.el5) on Sat Nov 22 14:29:02 EST 2014
            in directory '/home/student/cw444/Fall2014/ece5775/test'
@I [HLS-10] Opening project '/home/student/cw444/Fall2014/ece5775/test/hls.prj'.
@I [HLS-10] Adding design file 'black_scholes.c' to the project
@I [HLS-10] Adding design file 'gaussian.c' to the project
@I [HLS-10] Adding design file 'mt19937ar.c' to the project
@I [HLS-10] Opening solution '/home/student/cw444/Fall2014/ece5775/test/hls.prj/solution1'.
@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@I [HLS-10] Analyzing design file 'mt19937ar.c' ... 
@I [HLS-10] Analyzing design file 'gaussian.c' ... 
@I [HLS-10] Analyzing design file 'black_scholes.c' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Starting code transformations ...
@I [XFORM-603] Inlining function 'ap_fixed_base<136, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'hls::cast_IEEE754<int, double>' (/proj/buildscratch/builds/2014.2/continuous/20140611121610/src/products/hls/hls_lib/src/hls/hls_round.h:371).
@I [XFORM-603] Inlining function 'ap_fixed_base<1, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<84, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
@I [HLS-10] Checking synthesizability ...
@I [XFORM-102] Automatically partitioning small array 'mag01' completely based on array size.
@I [XFORM-102] Automatically partitioning small array 'init' completely based on array size.
@I [XFORM-101] Partitioning array 'mag01' in dimension 1 completely.
@I [XFORM-101] Partitioning array 'init' in dimension 1 completely.
@I [XFORM-602] Inlining function 'fp_struct<double>::mantissa' into 'hls::cast_IEEE754<int, double>' (/proj/buildscratch/builds/2014.2/continuous/20140611121610/src/products/hls/hls_lib/src/hls/hls_round.h:368) automatically.
@I [XFORM-602] Inlining function 'fp_struct<double>::expv' into 'hls::cast_IEEE754<int, double>' (/proj/buildscratch/builds/2014.2/continuous/20140611121610/src/products/hls/hls_lib/src/hls/hls_round.h:371) automatically.
@I [XFORM-602] Inlining function 'fp_struct<double>::__signbit' into 'hls::cast_IEEE754<int, double>' (/proj/buildscratch/builds/2014.2/continuous/20140611121610/src/products/hls/hls_lib/src/hls/hls_round.h:383) automatically.
@I [XFORM-602] Inlining function 'hls::cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (/proj/buildscratch/builds/2014.2/continuous/20140611121610/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43) automatically.
@I [XFORM-602] Inlining function 'init_genrand' into 'init_by_array' (mt19937ar.c:79) automatically.
@I [XFORM-602] Inlining function 'init_genrand' into 'genrand_int32' (mt19937ar.c:112) automatically.
@I [XFORM-602] Inlining function 'genrand_res53' into 'gaussrand2' (gaussian.c:35) automatically.
@I [XFORM-602] Inlining function '__hls_fptosi_double_i32' into 'black_scholes_iterate' (black_scholes.c:32) automatically.
@I [XFORM-602] Inlining function 'gaussrand2' into 'black_scholes_iterate' (black_scholes.c:76) automatically.
@I [XFORM-401] Performing if-conversion on hyperblock from (mt19937ar.c:83:9) to (mt19937ar.c:87:9) in function 'init_by_array'... converting 5 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock from (black_scholes.c:26:46) to (black_scholes.c:73:8) in function 'black_scholes_iterate'... converting 7 basic blocks.
@I [HLS-111] Elapsed time: 24.77 seconds; current memory usage: 80.3 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'black_scholes' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'black_scholes_init_by_array' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.41 seconds; current memory usage: 80.3 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'black_scholes_init_by_array' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.1 seconds; current memory usage: 80.3 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'black_scholes_genrand_int32' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.43 seconds; current memory usage: 80.3 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'black_scholes_genrand_int32' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.08 seconds; current memory usage: 80.3 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'black_scholes_black_scholes_iterate' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.64 seconds; current memory usage: 80.3 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'black_scholes_black_scholes_iterate' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 1.13 seconds; current memory usage: 80.3 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'black_scholes' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.39 seconds; current memory usage: 80.3 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'black_scholes' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.09 seconds; current memory usage: 80.3 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'black_scholes_init_by_array' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Generating core module 'black_scholes_mul_32s_31ns_32_6': 1 instance(s).
@I [RTGEN-100] Generating core module 'black_scholes_mul_64s_21ns_64_6': 1 instance(s).
@I [RTGEN-100] Generating core module 'black_scholes_mul_64s_31ns_64_6': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'black_scholes_init_by_array'.
@I [HLS-111] Elapsed time: 0.27 seconds; current memory usage: 80.3 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'black_scholes_genrand_int32' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Generating core module 'black_scholes_mul_32s_31ns_32_6': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'black_scholes_genrand_int32'.
@I [HLS-111] Elapsed time: 0.36 seconds; current memory usage: 80.3 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'black_scholes_black_scholes_iterate' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Generating core module 'black_scholes_dadd_64ns_64ns_64_5_full_dsp': 1 instance(s).
@I [RTGEN-100] Generating core module 'black_scholes_dadddsub_64ns_64ns_64_5_full_dsp': 1 instance(s).
@I [RTGEN-100] Generating core module 'black_scholes_dcmp_64ns_64ns_1_3': 2 instance(s).
@I [RTGEN-100] Generating core module 'black_scholes_ddiv_64ns_64ns_64_31': 1 instance(s).
@I [RTGEN-100] Generating core module 'black_scholes_dexp_64ns_64ns_64_18_full_dsp': 1 instance(s).
@I [RTGEN-100] Generating core module 'black_scholes_dlog_64ns_64ns_64_31_full_dsp': 1 instance(s).
@I [RTGEN-100] Generating core module 'black_scholes_dmul_64ns_64ns_64_6_max_dsp': 2 instance(s).
@I [RTGEN-100] Generating core module 'black_scholes_dsqrt_64ns_64ns_64_31': 1 instance(s).
@I [RTGEN-100] Generating core module 'black_scholes_sitodp_32ns_64_6': 2 instance(s).
@I [RTGEN-100] Generating core module 'black_scholes_uitodp_64ns_64_6': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'black_scholes_black_scholes_iterate'.
@I [HLS-111] Elapsed time: 0.53 seconds; current memory usage: 80.3 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'black_scholes' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'black_scholes/interval_min' to 'ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'black_scholes/interval_max' to 'ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'black_scholes/S' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'black_scholes/E' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'black_scholes/r' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'black_scholes/sigma' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'black_scholes/T' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'black_scholes/M' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on function 'black_scholes' to 'ap_ctrl_hs'.
@I [RTGEN-100] Generating core module 'black_scholes_dadd_64ns_64ns_64_5_full_dsp': 1 instance(s).
@I [RTGEN-100] Generating core module 'black_scholes_ddiv_64ns_64ns_64_31': 1 instance(s).
@I [RTGEN-100] Generating core module 'black_scholes_dmul_64ns_64ns_64_6_max_dsp': 1 instance(s).
@I [RTGEN-100] Generating core module 'black_scholes_dsqrt_64ns_64ns_64_31': 1 instance(s).
@I [RTGEN-100] Generating core module 'black_scholes_dsub_64ns_64ns_64_5_full_dsp': 1 instance(s).
@I [RTGEN-100] Generating core module 'black_scholes_sitodp_32ns_64_6': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'black_scholes'.
@I [HLS-111] Elapsed time: 0.64 seconds; current memory usage: 80.3 MB.
@I [RTMG-282] Generating pipelined core: 'black_scholes_mul_32s_31ns_32_6_MulnS_0'
@I [RTMG-282] Generating pipelined core: 'black_scholes_mul_64s_21ns_64_6_MulnS_1'
@I [RTMG-282] Generating pipelined core: 'black_scholes_mul_64s_31ns_64_6_Mul6S_0'
@I [RTMG-278] Implementing memory 'black_scholes_black_scholes_iterate_mt_ram' using block RAMs with power-on initialization.
@I [HLS-10] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'black_scholes'.
@I [WVHDL-304] Generating RTL VHDL for 'black_scholes'.
@I [WVLOG-307] Generating RTL Verilog for 'black_scholes'.
@I [HLS-112] Total elapsed time: 175.148 seconds; peak memory usage: 80.3 MB.
@I [LIC-101] Checked in feature [HLS]
