<?xml version="1.0" encoding="UTF-8"?>
<DiamondModule name="fifo64x8" module="fifo64x8" VendorName="Lattice Semiconductor Corporation" generator="IPexpress" date="2016 08 23 16:30:49.078" version="5.4" type="Module" synthesis="lse" source_format="Verilog HDL">
  <Package>
		<File name="fifo64x8.lpc" type="lpc" modified="2016 08 23 16:30:45.500"/>
		<File name="fifo64x8.v" type="top_level_verilog" modified="2016 08 23 16:30:45.828"/>
		<File name="fifo64x8_tmpl.v" type="template_verilog" modified="2016 08 23 16:30:45.843"/>
		<File name="tb_fifo64x8_tmpl.v" type="testbench_verilog" modified="2016 04 06 10:23:19.986"/>
  </Package>
</DiamondModule>
