# Reading C:/intelFPGA/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do braindrop_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA/17.0/Braindrop {C:/intelFPGA/17.0/Braindrop/braindrop.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:23:59 on Jul 28,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA/17.0/Braindrop" C:/intelFPGA/17.0/Braindrop/braindrop.v 
# -- Compiling module braindrop
# 
# Top level modules:
# 	braindrop
# End time: 11:23:59 on Jul 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.braindrop
# vsim work.braindrop 
# Start time: 11:24:08 on Jul 28,2017
# Loading work.braindrop
add wave -position insertpoint  \
sim:/braindrop/clk
force -freeze sim:/braindrop/clk 1 0, 0 {50 ps} -r 100
add wave -position end  sim:/braindrop/IN0
add wave -position end  sim:/braindrop/IN1
add wave -position end  sim:/braindrop/LEDG
add wave -position end  sim:/braindrop/LEDR
add wave -position end  sim:/braindrop/cnt
force -freeze sim:/braindrop/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/braindrop/IN0 1 0, 0 {50 ps} -r 100
force -freeze sim:/braindrop/IN1 1 0, 0 {50 ps} -r 100
run
force -freeze sim:/braindrop/IN1 1 0, 0 {50 ps} -r 100
run
run
run
run
run
run
run
run
force -freeze sim:/braindrop/IN1 1 0, 0 {25 ps} -r 100
restart
run
restart
force -freeze sim:/braindrop/IN0 1 0, 0 {50 ps} -r 100
force -freeze sim:/braindrop/IN1 1 0, 0 {25 ps} -r 100
force -freeze sim:/braindrop/clk 1 0, 0 {0 ps} -r 1
run
run
run
run
run
run
run
run
run
run
# End time: 11:44:01 on Jul 28,2017, Elapsed time: 0:19:53
# Errors: 0, Warnings: 0
