

================================================================
== Vivado HLS Report for 'conv2d'
================================================================
* Date:           Wed Dec 18 02:03:14 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        conv2d_pj
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.742|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  6435|  6435|  6435|  6435|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------+--------------------+------+------+------+------+---------+
        |                               |                    |   Latency   |   Interval  | Pipeline|
        |            Instance           |       Module       |  min |  max |  min |  max |   Type  |
        +-------------------------------+--------------------+------+------+------+------+---------+
        |grp_convolution_kernel_fu_206  |convolution_kernel  |  4505|  4505|  4505|  4505|   none  |
        +-------------------------------+--------------------+------+------+------+------+---------+

        * Loop: 
        +------------------+------+------+----------+-----------+-----------+------+----------+
        |                  |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+------+------+----------+-----------+-----------+------+----------+
        |- L_Inner_Loop    |  1024|  1024|         2|          1|          1|  1024|    yes   |
        |- L_W_Inner_Loop  |   901|   901|         3|          1|          1|   900|    yes   |
        +------------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    199|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      6|     407|    523|
|Memory           |        4|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    221|
|Register         |        -|      -|     150|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        4|      6|     557|    943|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        1|      2|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------------+--------------------+---------+-------+-----+-----+
    |            Instance           |       Module       | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------------+--------------------+---------+-------+-----+-----+
    |grp_convolution_kernel_fu_206  |convolution_kernel  |        0|      6|  407|  523|
    +-------------------------------+--------------------+---------+-------+-----+-----+
    |Total                          |                    |        0|      6|  407|  523|
    +-------------------------------+--------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +----------+---------------+---------+---+----+------+-----+------+-------------+
    |  Memory  |     Module    | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------+---------------+---------+---+----+------+-----+------+-------------+
    |buffer_U  |conv2d_buffer  |        2|  0|   0|  1024|   32|     1|        32768|
    |output_U  |conv2d_output  |        2|  0|   0|   900|   32|     1|        28800|
    +----------+---------------+---------+---+----+------+-----+------+-------------+
    |Total     |               |        4|  0|   0|  1924|   64|     2|        61568|
    +----------+---------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_299_p2                   |     +    |      0|  0|  15|           5|           1|
    |i_fu_226_p2                     |     +    |      0|  0|  15|           6|           1|
    |indvar_flatten_next7_fu_293_p2  |     +    |      0|  0|  14|          10|           1|
    |indvar_flatten_next_fu_220_p2   |     +    |      0|  0|  13|          11|           1|
    |j_2_fu_327_p2                   |     +    |      0|  0|  15|           5|           1|
    |j_fu_281_p2                     |     +    |      0|  0|  15|           6|           1|
    |tmp_24_fu_364_p2                |     +    |      0|  0|  11|          11|          11|
    |tmp_s_fu_270_p2                 |     +    |      0|  0|  12|          12|          12|
    |tmp_23_fu_355_p2                |     -    |      0|  0|  11|          11|          11|
    |exitcond_flatten8_fu_287_p2     |   icmp   |      0|  0|  13|          10|           8|
    |exitcond_flatten_fu_214_p2      |   icmp   |      0|  0|  13|          11|          12|
    |exitcond_i3_fu_232_p2           |   icmp   |      0|  0|  11|           6|           7|
    |exitcond_i_fu_305_p2            |   icmp   |      0|  0|  11|           5|           3|
    |j_i7_mid2_fu_311_p3             |  select  |      0|  0|   5|           1|           1|
    |j_i_mid2_fu_238_p3              |  select  |      0|  0|   6|           1|           1|
    |tmp_i5_mid2_v_fu_319_p3         |  select  |      0|  0|   5|           1|           5|
    |tmp_i_mid2_v_fu_246_p3          |  select  |      0|  0|   6|           1|           6|
    |ap_enable_pp0                   |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                   |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1         |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1         |    xor   |      0|  0|   2|           2|           1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0| 199|         119|          89|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  38|          7|    1|          7|
    |ap_enable_reg_pp0_iter1        |  15|          3|    1|          3|
    |ap_enable_reg_pp1_iter1        |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2        |   9|          2|    1|          2|
    |ap_phi_mux_i_i3_phi_fu_188_p4  |   9|          2|    5|         10|
    |ap_phi_mux_i_i_phi_fu_155_p4   |   9|          2|    6|         12|
    |buffer_address0                |  15|          3|   10|         30|
    |buffer_ce0                     |  15|          3|    1|          3|
    |buffer_ce1                     |   9|          2|    1|          2|
    |i_i3_reg_184                   |   9|          2|    5|         10|
    |i_i_reg_151                    |   9|          2|    6|         12|
    |indvar_flatten6_reg_173        |   9|          2|   10|         20|
    |indvar_flatten_reg_140         |   9|          2|   11|         22|
    |j_i7_reg_195                   |   9|          2|    5|         10|
    |j_i_reg_162                    |   9|          2|    6|         12|
    |output_address0                |  15|          3|   10|         30|
    |output_ce0                     |  15|          3|    1|          3|
    |output_we0                     |   9|          2|    1|          2|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 221|         46|   82|        192|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+----+----+-----+-----------+
    |                    Name                    | FF | LUT| Bits| Const Bits|
    +--------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                   |   6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                     |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                     |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                     |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2                     |   1|   0|    1|          0|
    |exitcond_flatten8_reg_404                   |   1|   0|    1|          0|
    |exitcond_flatten8_reg_404_pp1_iter1_reg     |   1|   0|    1|          0|
    |exitcond_flatten_reg_375                    |   1|   0|    1|          0|
    |grp_convolution_kernel_fu_206_ap_start_reg  |   1|   0|    1|          0|
    |i_i3_reg_184                                |   5|   0|    5|          0|
    |i_i_reg_151                                 |   6|   0|    6|          0|
    |indvar_flatten6_reg_173                     |  10|   0|   10|          0|
    |indvar_flatten_reg_140                      |  11|   0|   11|          0|
    |j_i7_mid2_reg_413                           |   5|   0|    5|          0|
    |j_i7_reg_195                                |   5|   0|    5|          0|
    |j_i_reg_162                                 |   6|   0|    6|          0|
    |tmp_22_cast_reg_389                         |  12|   0|   64|         52|
    |tmp_26_cast_reg_430                         |  64|   0|   64|          0|
    |tmp_i5_mid2_v_reg_418                       |   5|   0|    5|          0|
    |tmp_i_mid2_v_reg_384                        |   6|   0|    6|          0|
    +--------------------------------------------+----+----+-----+-----------+
    |Total                                       | 150|   0|  202|         52|
    +--------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs |    conv2d    | return value |
|ap_rst            |  in |    1| ap_ctrl_hs |    conv2d    | return value |
|ap_start          |  in |    1| ap_ctrl_hs |    conv2d    | return value |
|ap_done           | out |    1| ap_ctrl_hs |    conv2d    | return value |
|ap_idle           | out |    1| ap_ctrl_hs |    conv2d    | return value |
|ap_ready          | out |    1| ap_ctrl_hs |    conv2d    | return value |
|input_r_address0  | out |   10|  ap_memory |    input_r   |     array    |
|input_r_ce0       | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q0        |  in |   32|  ap_memory |    input_r   |     array    |
|kernel_address0   | out |    4|  ap_memory |    kernel    |     array    |
|kernel_ce0        | out |    1|  ap_memory |    kernel    |     array    |
|kernel_q0         |  in |   32|  ap_memory |    kernel    |     array    |
|kernel_address1   | out |    4|  ap_memory |    kernel    |     array    |
|kernel_ce1        | out |    1|  ap_memory |    kernel    |     array    |
|kernel_q1         |  in |   32|  ap_memory |    kernel    |     array    |
|result_address0   | out |   10|  ap_memory |    result    |     array    |
|result_ce0        | out |    1|  ap_memory |    result    |     array    |
|result_we0        | out |    1|  ap_memory |    result    |     array    |
|result_d0         | out |   32|  ap_memory |    result    |     array    |
+------------------+-----+-----+------------+--------------+--------------+

