
FOTA_UART1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000039f0  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000180  08003b78  08003b78  00004b78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003cf8  08003cf8  00005060  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08003cf8  08003cf8  00004cf8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003d00  08003d00  00005060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003d00  08003d00  00004d00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003d04  08003d04  00004d04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  08003d08  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00005060  2**0
                  CONTENTS
 10 .bss          000002ec  20000060  20000060  00005060  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000034c  2000034c  00005060  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00005060  2**0
                  CONTENTS, READONLY
 13 .debug_info   00008bb1  00000000  00000000  00005090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000280a  00000000  00000000  0000dc41  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000a30  00000000  00000000  00010450  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000765  00000000  00000000  00010e80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00021d87  00000000  00000000  000115e5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000c544  00000000  00000000  0003336c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cc7d2  00000000  00000000  0003f8b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0010c082  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000026b4  00000000  00000000  0010c0c8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000048  00000000  00000000  0010e77c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000060 	.word	0x20000060
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08003b60 	.word	0x08003b60

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000064 	.word	0x20000064
 80001c4:	08003b60 	.word	0x08003b60

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b988 	b.w	80004f0 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	468e      	mov	lr, r1
 8000200:	4604      	mov	r4, r0
 8000202:	4688      	mov	r8, r1
 8000204:	2b00      	cmp	r3, #0
 8000206:	d14a      	bne.n	800029e <__udivmoddi4+0xa6>
 8000208:	428a      	cmp	r2, r1
 800020a:	4617      	mov	r7, r2
 800020c:	d962      	bls.n	80002d4 <__udivmoddi4+0xdc>
 800020e:	fab2 f682 	clz	r6, r2
 8000212:	b14e      	cbz	r6, 8000228 <__udivmoddi4+0x30>
 8000214:	f1c6 0320 	rsb	r3, r6, #32
 8000218:	fa01 f806 	lsl.w	r8, r1, r6
 800021c:	fa20 f303 	lsr.w	r3, r0, r3
 8000220:	40b7      	lsls	r7, r6
 8000222:	ea43 0808 	orr.w	r8, r3, r8
 8000226:	40b4      	lsls	r4, r6
 8000228:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800022c:	fa1f fc87 	uxth.w	ip, r7
 8000230:	fbb8 f1fe 	udiv	r1, r8, lr
 8000234:	0c23      	lsrs	r3, r4, #16
 8000236:	fb0e 8811 	mls	r8, lr, r1, r8
 800023a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800023e:	fb01 f20c 	mul.w	r2, r1, ip
 8000242:	429a      	cmp	r2, r3
 8000244:	d909      	bls.n	800025a <__udivmoddi4+0x62>
 8000246:	18fb      	adds	r3, r7, r3
 8000248:	f101 30ff 	add.w	r0, r1, #4294967295
 800024c:	f080 80ea 	bcs.w	8000424 <__udivmoddi4+0x22c>
 8000250:	429a      	cmp	r2, r3
 8000252:	f240 80e7 	bls.w	8000424 <__udivmoddi4+0x22c>
 8000256:	3902      	subs	r1, #2
 8000258:	443b      	add	r3, r7
 800025a:	1a9a      	subs	r2, r3, r2
 800025c:	b2a3      	uxth	r3, r4
 800025e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000262:	fb0e 2210 	mls	r2, lr, r0, r2
 8000266:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800026a:	fb00 fc0c 	mul.w	ip, r0, ip
 800026e:	459c      	cmp	ip, r3
 8000270:	d909      	bls.n	8000286 <__udivmoddi4+0x8e>
 8000272:	18fb      	adds	r3, r7, r3
 8000274:	f100 32ff 	add.w	r2, r0, #4294967295
 8000278:	f080 80d6 	bcs.w	8000428 <__udivmoddi4+0x230>
 800027c:	459c      	cmp	ip, r3
 800027e:	f240 80d3 	bls.w	8000428 <__udivmoddi4+0x230>
 8000282:	443b      	add	r3, r7
 8000284:	3802      	subs	r0, #2
 8000286:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800028a:	eba3 030c 	sub.w	r3, r3, ip
 800028e:	2100      	movs	r1, #0
 8000290:	b11d      	cbz	r5, 800029a <__udivmoddi4+0xa2>
 8000292:	40f3      	lsrs	r3, r6
 8000294:	2200      	movs	r2, #0
 8000296:	e9c5 3200 	strd	r3, r2, [r5]
 800029a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029e:	428b      	cmp	r3, r1
 80002a0:	d905      	bls.n	80002ae <__udivmoddi4+0xb6>
 80002a2:	b10d      	cbz	r5, 80002a8 <__udivmoddi4+0xb0>
 80002a4:	e9c5 0100 	strd	r0, r1, [r5]
 80002a8:	2100      	movs	r1, #0
 80002aa:	4608      	mov	r0, r1
 80002ac:	e7f5      	b.n	800029a <__udivmoddi4+0xa2>
 80002ae:	fab3 f183 	clz	r1, r3
 80002b2:	2900      	cmp	r1, #0
 80002b4:	d146      	bne.n	8000344 <__udivmoddi4+0x14c>
 80002b6:	4573      	cmp	r3, lr
 80002b8:	d302      	bcc.n	80002c0 <__udivmoddi4+0xc8>
 80002ba:	4282      	cmp	r2, r0
 80002bc:	f200 8105 	bhi.w	80004ca <__udivmoddi4+0x2d2>
 80002c0:	1a84      	subs	r4, r0, r2
 80002c2:	eb6e 0203 	sbc.w	r2, lr, r3
 80002c6:	2001      	movs	r0, #1
 80002c8:	4690      	mov	r8, r2
 80002ca:	2d00      	cmp	r5, #0
 80002cc:	d0e5      	beq.n	800029a <__udivmoddi4+0xa2>
 80002ce:	e9c5 4800 	strd	r4, r8, [r5]
 80002d2:	e7e2      	b.n	800029a <__udivmoddi4+0xa2>
 80002d4:	2a00      	cmp	r2, #0
 80002d6:	f000 8090 	beq.w	80003fa <__udivmoddi4+0x202>
 80002da:	fab2 f682 	clz	r6, r2
 80002de:	2e00      	cmp	r6, #0
 80002e0:	f040 80a4 	bne.w	800042c <__udivmoddi4+0x234>
 80002e4:	1a8a      	subs	r2, r1, r2
 80002e6:	0c03      	lsrs	r3, r0, #16
 80002e8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002ec:	b280      	uxth	r0, r0
 80002ee:	b2bc      	uxth	r4, r7
 80002f0:	2101      	movs	r1, #1
 80002f2:	fbb2 fcfe 	udiv	ip, r2, lr
 80002f6:	fb0e 221c 	mls	r2, lr, ip, r2
 80002fa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002fe:	fb04 f20c 	mul.w	r2, r4, ip
 8000302:	429a      	cmp	r2, r3
 8000304:	d907      	bls.n	8000316 <__udivmoddi4+0x11e>
 8000306:	18fb      	adds	r3, r7, r3
 8000308:	f10c 38ff 	add.w	r8, ip, #4294967295
 800030c:	d202      	bcs.n	8000314 <__udivmoddi4+0x11c>
 800030e:	429a      	cmp	r2, r3
 8000310:	f200 80e0 	bhi.w	80004d4 <__udivmoddi4+0x2dc>
 8000314:	46c4      	mov	ip, r8
 8000316:	1a9b      	subs	r3, r3, r2
 8000318:	fbb3 f2fe 	udiv	r2, r3, lr
 800031c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000320:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000324:	fb02 f404 	mul.w	r4, r2, r4
 8000328:	429c      	cmp	r4, r3
 800032a:	d907      	bls.n	800033c <__udivmoddi4+0x144>
 800032c:	18fb      	adds	r3, r7, r3
 800032e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000332:	d202      	bcs.n	800033a <__udivmoddi4+0x142>
 8000334:	429c      	cmp	r4, r3
 8000336:	f200 80ca 	bhi.w	80004ce <__udivmoddi4+0x2d6>
 800033a:	4602      	mov	r2, r0
 800033c:	1b1b      	subs	r3, r3, r4
 800033e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000342:	e7a5      	b.n	8000290 <__udivmoddi4+0x98>
 8000344:	f1c1 0620 	rsb	r6, r1, #32
 8000348:	408b      	lsls	r3, r1
 800034a:	fa22 f706 	lsr.w	r7, r2, r6
 800034e:	431f      	orrs	r7, r3
 8000350:	fa0e f401 	lsl.w	r4, lr, r1
 8000354:	fa20 f306 	lsr.w	r3, r0, r6
 8000358:	fa2e fe06 	lsr.w	lr, lr, r6
 800035c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000360:	4323      	orrs	r3, r4
 8000362:	fa00 f801 	lsl.w	r8, r0, r1
 8000366:	fa1f fc87 	uxth.w	ip, r7
 800036a:	fbbe f0f9 	udiv	r0, lr, r9
 800036e:	0c1c      	lsrs	r4, r3, #16
 8000370:	fb09 ee10 	mls	lr, r9, r0, lr
 8000374:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000378:	fb00 fe0c 	mul.w	lr, r0, ip
 800037c:	45a6      	cmp	lr, r4
 800037e:	fa02 f201 	lsl.w	r2, r2, r1
 8000382:	d909      	bls.n	8000398 <__udivmoddi4+0x1a0>
 8000384:	193c      	adds	r4, r7, r4
 8000386:	f100 3aff 	add.w	sl, r0, #4294967295
 800038a:	f080 809c 	bcs.w	80004c6 <__udivmoddi4+0x2ce>
 800038e:	45a6      	cmp	lr, r4
 8000390:	f240 8099 	bls.w	80004c6 <__udivmoddi4+0x2ce>
 8000394:	3802      	subs	r0, #2
 8000396:	443c      	add	r4, r7
 8000398:	eba4 040e 	sub.w	r4, r4, lr
 800039c:	fa1f fe83 	uxth.w	lr, r3
 80003a0:	fbb4 f3f9 	udiv	r3, r4, r9
 80003a4:	fb09 4413 	mls	r4, r9, r3, r4
 80003a8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003ac:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b0:	45a4      	cmp	ip, r4
 80003b2:	d908      	bls.n	80003c6 <__udivmoddi4+0x1ce>
 80003b4:	193c      	adds	r4, r7, r4
 80003b6:	f103 3eff 	add.w	lr, r3, #4294967295
 80003ba:	f080 8082 	bcs.w	80004c2 <__udivmoddi4+0x2ca>
 80003be:	45a4      	cmp	ip, r4
 80003c0:	d97f      	bls.n	80004c2 <__udivmoddi4+0x2ca>
 80003c2:	3b02      	subs	r3, #2
 80003c4:	443c      	add	r4, r7
 80003c6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003ca:	eba4 040c 	sub.w	r4, r4, ip
 80003ce:	fba0 ec02 	umull	lr, ip, r0, r2
 80003d2:	4564      	cmp	r4, ip
 80003d4:	4673      	mov	r3, lr
 80003d6:	46e1      	mov	r9, ip
 80003d8:	d362      	bcc.n	80004a0 <__udivmoddi4+0x2a8>
 80003da:	d05f      	beq.n	800049c <__udivmoddi4+0x2a4>
 80003dc:	b15d      	cbz	r5, 80003f6 <__udivmoddi4+0x1fe>
 80003de:	ebb8 0203 	subs.w	r2, r8, r3
 80003e2:	eb64 0409 	sbc.w	r4, r4, r9
 80003e6:	fa04 f606 	lsl.w	r6, r4, r6
 80003ea:	fa22 f301 	lsr.w	r3, r2, r1
 80003ee:	431e      	orrs	r6, r3
 80003f0:	40cc      	lsrs	r4, r1
 80003f2:	e9c5 6400 	strd	r6, r4, [r5]
 80003f6:	2100      	movs	r1, #0
 80003f8:	e74f      	b.n	800029a <__udivmoddi4+0xa2>
 80003fa:	fbb1 fcf2 	udiv	ip, r1, r2
 80003fe:	0c01      	lsrs	r1, r0, #16
 8000400:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000404:	b280      	uxth	r0, r0
 8000406:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800040a:	463b      	mov	r3, r7
 800040c:	4638      	mov	r0, r7
 800040e:	463c      	mov	r4, r7
 8000410:	46b8      	mov	r8, r7
 8000412:	46be      	mov	lr, r7
 8000414:	2620      	movs	r6, #32
 8000416:	fbb1 f1f7 	udiv	r1, r1, r7
 800041a:	eba2 0208 	sub.w	r2, r2, r8
 800041e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000422:	e766      	b.n	80002f2 <__udivmoddi4+0xfa>
 8000424:	4601      	mov	r1, r0
 8000426:	e718      	b.n	800025a <__udivmoddi4+0x62>
 8000428:	4610      	mov	r0, r2
 800042a:	e72c      	b.n	8000286 <__udivmoddi4+0x8e>
 800042c:	f1c6 0220 	rsb	r2, r6, #32
 8000430:	fa2e f302 	lsr.w	r3, lr, r2
 8000434:	40b7      	lsls	r7, r6
 8000436:	40b1      	lsls	r1, r6
 8000438:	fa20 f202 	lsr.w	r2, r0, r2
 800043c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000440:	430a      	orrs	r2, r1
 8000442:	fbb3 f8fe 	udiv	r8, r3, lr
 8000446:	b2bc      	uxth	r4, r7
 8000448:	fb0e 3318 	mls	r3, lr, r8, r3
 800044c:	0c11      	lsrs	r1, r2, #16
 800044e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000452:	fb08 f904 	mul.w	r9, r8, r4
 8000456:	40b0      	lsls	r0, r6
 8000458:	4589      	cmp	r9, r1
 800045a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800045e:	b280      	uxth	r0, r0
 8000460:	d93e      	bls.n	80004e0 <__udivmoddi4+0x2e8>
 8000462:	1879      	adds	r1, r7, r1
 8000464:	f108 3cff 	add.w	ip, r8, #4294967295
 8000468:	d201      	bcs.n	800046e <__udivmoddi4+0x276>
 800046a:	4589      	cmp	r9, r1
 800046c:	d81f      	bhi.n	80004ae <__udivmoddi4+0x2b6>
 800046e:	eba1 0109 	sub.w	r1, r1, r9
 8000472:	fbb1 f9fe 	udiv	r9, r1, lr
 8000476:	fb09 f804 	mul.w	r8, r9, r4
 800047a:	fb0e 1119 	mls	r1, lr, r9, r1
 800047e:	b292      	uxth	r2, r2
 8000480:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000484:	4542      	cmp	r2, r8
 8000486:	d229      	bcs.n	80004dc <__udivmoddi4+0x2e4>
 8000488:	18ba      	adds	r2, r7, r2
 800048a:	f109 31ff 	add.w	r1, r9, #4294967295
 800048e:	d2c4      	bcs.n	800041a <__udivmoddi4+0x222>
 8000490:	4542      	cmp	r2, r8
 8000492:	d2c2      	bcs.n	800041a <__udivmoddi4+0x222>
 8000494:	f1a9 0102 	sub.w	r1, r9, #2
 8000498:	443a      	add	r2, r7
 800049a:	e7be      	b.n	800041a <__udivmoddi4+0x222>
 800049c:	45f0      	cmp	r8, lr
 800049e:	d29d      	bcs.n	80003dc <__udivmoddi4+0x1e4>
 80004a0:	ebbe 0302 	subs.w	r3, lr, r2
 80004a4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004a8:	3801      	subs	r0, #1
 80004aa:	46e1      	mov	r9, ip
 80004ac:	e796      	b.n	80003dc <__udivmoddi4+0x1e4>
 80004ae:	eba7 0909 	sub.w	r9, r7, r9
 80004b2:	4449      	add	r1, r9
 80004b4:	f1a8 0c02 	sub.w	ip, r8, #2
 80004b8:	fbb1 f9fe 	udiv	r9, r1, lr
 80004bc:	fb09 f804 	mul.w	r8, r9, r4
 80004c0:	e7db      	b.n	800047a <__udivmoddi4+0x282>
 80004c2:	4673      	mov	r3, lr
 80004c4:	e77f      	b.n	80003c6 <__udivmoddi4+0x1ce>
 80004c6:	4650      	mov	r0, sl
 80004c8:	e766      	b.n	8000398 <__udivmoddi4+0x1a0>
 80004ca:	4608      	mov	r0, r1
 80004cc:	e6fd      	b.n	80002ca <__udivmoddi4+0xd2>
 80004ce:	443b      	add	r3, r7
 80004d0:	3a02      	subs	r2, #2
 80004d2:	e733      	b.n	800033c <__udivmoddi4+0x144>
 80004d4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004d8:	443b      	add	r3, r7
 80004da:	e71c      	b.n	8000316 <__udivmoddi4+0x11e>
 80004dc:	4649      	mov	r1, r9
 80004de:	e79c      	b.n	800041a <__udivmoddi4+0x222>
 80004e0:	eba1 0109 	sub.w	r1, r1, r9
 80004e4:	46c4      	mov	ip, r8
 80004e6:	fbb1 f9fe 	udiv	r9, r1, lr
 80004ea:	fb09 f804 	mul.w	r8, r9, r4
 80004ee:	e7c4      	b.n	800047a <__udivmoddi4+0x282>

080004f0 <__aeabi_idiv0>:
 80004f0:	4770      	bx	lr
 80004f2:	bf00      	nop

080004f4 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 80004f4:	b480      	push	{r7}
 80004f6:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80004f8:	f3bf 8f4f 	dsb	sy
}
 80004fc:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80004fe:	4b06      	ldr	r3, [pc, #24]	@ (8000518 <__NVIC_SystemReset+0x24>)
 8000500:	68db      	ldr	r3, [r3, #12]
 8000502:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8000506:	4904      	ldr	r1, [pc, #16]	@ (8000518 <__NVIC_SystemReset+0x24>)
 8000508:	4b04      	ldr	r3, [pc, #16]	@ (800051c <__NVIC_SystemReset+0x28>)
 800050a:	4313      	orrs	r3, r2
 800050c:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800050e:	f3bf 8f4f 	dsb	sy
}
 8000512:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8000514:	bf00      	nop
 8000516:	e7fd      	b.n	8000514 <__NVIC_SystemReset+0x20>
 8000518:	e000ed00 	.word	0xe000ed00
 800051c:	05fa0004 	.word	0x05fa0004

08000520 <LL_APB2_GRP1_ForceReset>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_ForceReset(uint32_t Periphs)
{
 8000520:	b480      	push	{r7}
 8000522:	b083      	sub	sp, #12
 8000524:	af00      	add	r7, sp, #0
 8000526:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2RSTR, Periphs);
 8000528:	4b05      	ldr	r3, [pc, #20]	@ (8000540 <LL_APB2_GRP1_ForceReset+0x20>)
 800052a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800052c:	4904      	ldr	r1, [pc, #16]	@ (8000540 <LL_APB2_GRP1_ForceReset+0x20>)
 800052e:	687b      	ldr	r3, [r7, #4]
 8000530:	4313      	orrs	r3, r2
 8000532:	624b      	str	r3, [r1, #36]	@ 0x24
}
 8000534:	bf00      	nop
 8000536:	370c      	adds	r7, #12
 8000538:	46bd      	mov	sp, r7
 800053a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800053e:	4770      	bx	lr
 8000540:	40023800 	.word	0x40023800

08000544 <LL_APB2_GRP1_ReleaseReset>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_ReleaseReset(uint32_t Periphs)
{
 8000544:	b480      	push	{r7}
 8000546:	b083      	sub	sp, #12
 8000548:	af00      	add	r7, sp, #0
 800054a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB2RSTR, Periphs);
 800054c:	4b06      	ldr	r3, [pc, #24]	@ (8000568 <LL_APB2_GRP1_ReleaseReset+0x24>)
 800054e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000550:	687b      	ldr	r3, [r7, #4]
 8000552:	43db      	mvns	r3, r3
 8000554:	4904      	ldr	r1, [pc, #16]	@ (8000568 <LL_APB2_GRP1_ReleaseReset+0x24>)
 8000556:	4013      	ands	r3, r2
 8000558:	624b      	str	r3, [r1, #36]	@ 0x24
}
 800055a:	bf00      	nop
 800055c:	370c      	adds	r7, #12
 800055e:	46bd      	mov	sp, r7
 8000560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000564:	4770      	bx	lr
 8000566:	bf00      	nop
 8000568:	40023800 	.word	0x40023800

0800056c <BL_UART_Fetch_Host_Command>:
bool receiving_frame = false;
uint16_t frame_timeout = 0;
static uint8_t firmware_sel = 0xFF;

/************************************ Software Interfaces Implementations ************************************/
BL_Status BL_UART_Fetch_Host_Command(void) {
 800056c:	b580      	push	{r7, lr}
 800056e:	b084      	sub	sp, #16
 8000570:	af00      	add	r7, sp, #0
	uint8_t data;
	uint8_t byte_timeout = 200; // Timeout cho từng byte
 8000572:	23c8      	movs	r3, #200	@ 0xc8
 8000574:	73fb      	strb	r3, [r7, #15]
	BL_Status Status = BL_NACK;
 8000576:	2300      	movs	r3, #0
 8000578:	73bb      	strb	r3, [r7, #14]

	if(receiving_frame) {
 800057a:	4b67      	ldr	r3, [pc, #412]	@ (8000718 <BL_UART_Fetch_Host_Command+0x1ac>)
 800057c:	781b      	ldrb	r3, [r3, #0]
 800057e:	2b00      	cmp	r3, #0
 8000580:	f000 80b4 	beq.w	80006ec <BL_UART_Fetch_Host_Command+0x180>
		if(frame_timeout++ > 1000) {
 8000584:	4b65      	ldr	r3, [pc, #404]	@ (800071c <BL_UART_Fetch_Host_Command+0x1b0>)
 8000586:	881b      	ldrh	r3, [r3, #0]
 8000588:	1c5a      	adds	r2, r3, #1
 800058a:	b291      	uxth	r1, r2
 800058c:	4a63      	ldr	r2, [pc, #396]	@ (800071c <BL_UART_Fetch_Host_Command+0x1b0>)
 800058e:	8011      	strh	r1, [r2, #0]
 8000590:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000594:	f240 80aa 	bls.w	80006ec <BL_UART_Fetch_Host_Command+0x180>
			receiving_frame = false;
 8000598:	4b5f      	ldr	r3, [pc, #380]	@ (8000718 <BL_UART_Fetch_Host_Command+0x1ac>)
 800059a:	2200      	movs	r2, #0
 800059c:	701a      	strb	r2, [r3, #0]
			frame_length = 0;
 800059e:	4b60      	ldr	r3, [pc, #384]	@ (8000720 <BL_UART_Fetch_Host_Command+0x1b4>)
 80005a0:	2200      	movs	r2, #0
 80005a2:	701a      	strb	r2, [r3, #0]
			frame_index = 0;
 80005a4:	4b5f      	ldr	r3, [pc, #380]	@ (8000724 <BL_UART_Fetch_Host_Command+0x1b8>)
 80005a6:	2200      	movs	r2, #0
 80005a8:	701a      	strb	r2, [r3, #0]
			frame_timeout = 0;
 80005aa:	4b5c      	ldr	r3, [pc, #368]	@ (800071c <BL_UART_Fetch_Host_Command+0x1b0>)
 80005ac:	2200      	movs	r2, #0
 80005ae:	801a      	strh	r2, [r3, #0]
		}
	}
	while (byte_timeout-- && !rbuffer_empty(&p_UART1_meta->rb_rx)) {
 80005b0:	e09c      	b.n	80006ec <BL_UART_Fetch_Host_Command+0x180>
		data = rbuffer_remove(&p_UART1_meta->rb_rx);
 80005b2:	4b5d      	ldr	r3, [pc, #372]	@ (8000728 <BL_UART_Fetch_Host_Command+0x1bc>)
 80005b4:	681b      	ldr	r3, [r3, #0]
 80005b6:	4618      	mov	r0, r3
 80005b8:	f003 f897 	bl	80036ea <rbuffer_remove>
 80005bc:	4603      	mov	r3, r0
 80005be:	737b      	strb	r3, [r7, #13]
		if (!receiving_frame) {
 80005c0:	4b55      	ldr	r3, [pc, #340]	@ (8000718 <BL_UART_Fetch_Host_Command+0x1ac>)
 80005c2:	781b      	ldrb	r3, [r3, #0]
 80005c4:	f083 0301 	eor.w	r3, r3, #1
 80005c8:	b2db      	uxtb	r3, r3
 80005ca:	2b00      	cmp	r3, #0
 80005cc:	d01f      	beq.n	800060e <BL_UART_Fetch_Host_Command+0xa2>
			// Nhận byte đầu tiên (FRAME LENGTH)
			frame_timeout = 0;
 80005ce:	4b53      	ldr	r3, [pc, #332]	@ (800071c <BL_UART_Fetch_Host_Command+0x1b0>)
 80005d0:	2200      	movs	r2, #0
 80005d2:	801a      	strh	r2, [r3, #0]
			frame_length = data;
 80005d4:	4a52      	ldr	r2, [pc, #328]	@ (8000720 <BL_UART_Fetch_Host_Command+0x1b4>)
 80005d6:	7b7b      	ldrb	r3, [r7, #13]
 80005d8:	7013      	strb	r3, [r2, #0]
			if (frame_length > 0 && frame_length < 255) {
 80005da:	4b51      	ldr	r3, [pc, #324]	@ (8000720 <BL_UART_Fetch_Host_Command+0x1b4>)
 80005dc:	781b      	ldrb	r3, [r3, #0]
 80005de:	2b00      	cmp	r3, #0
 80005e0:	d00e      	beq.n	8000600 <BL_UART_Fetch_Host_Command+0x94>
 80005e2:	4b4f      	ldr	r3, [pc, #316]	@ (8000720 <BL_UART_Fetch_Host_Command+0x1b4>)
 80005e4:	781b      	ldrb	r3, [r3, #0]
 80005e6:	2bff      	cmp	r3, #255	@ 0xff
 80005e8:	d00a      	beq.n	8000600 <BL_UART_Fetch_Host_Command+0x94>
				BL_Host_Buffer[0] = frame_length;
 80005ea:	4b4d      	ldr	r3, [pc, #308]	@ (8000720 <BL_UART_Fetch_Host_Command+0x1b4>)
 80005ec:	781a      	ldrb	r2, [r3, #0]
 80005ee:	4b4f      	ldr	r3, [pc, #316]	@ (800072c <BL_UART_Fetch_Host_Command+0x1c0>)
 80005f0:	701a      	strb	r2, [r3, #0]
				frame_index = 1;
 80005f2:	4b4c      	ldr	r3, [pc, #304]	@ (8000724 <BL_UART_Fetch_Host_Command+0x1b8>)
 80005f4:	2201      	movs	r2, #1
 80005f6:	701a      	strb	r2, [r3, #0]
				receiving_frame = true;
 80005f8:	4b47      	ldr	r3, [pc, #284]	@ (8000718 <BL_UART_Fetch_Host_Command+0x1ac>)
 80005fa:	2201      	movs	r2, #1
 80005fc:	701a      	strb	r2, [r3, #0]
 80005fe:	e075      	b.n	80006ec <BL_UART_Fetch_Host_Command+0x180>
			} else {
				// Nếu frame_length không hợp lệ, reset trạng thái
				frame_index = 0;
 8000600:	4b48      	ldr	r3, [pc, #288]	@ (8000724 <BL_UART_Fetch_Host_Command+0x1b8>)
 8000602:	2200      	movs	r2, #0
 8000604:	701a      	strb	r2, [r3, #0]
				receiving_frame = false;
 8000606:	4b44      	ldr	r3, [pc, #272]	@ (8000718 <BL_UART_Fetch_Host_Command+0x1ac>)
 8000608:	2200      	movs	r2, #0
 800060a:	701a      	strb	r2, [r3, #0]
 800060c:	e06e      	b.n	80006ec <BL_UART_Fetch_Host_Command+0x180>
			}
		} else {
			BL_Host_Buffer[frame_index++] = data;
 800060e:	4b45      	ldr	r3, [pc, #276]	@ (8000724 <BL_UART_Fetch_Host_Command+0x1b8>)
 8000610:	781b      	ldrb	r3, [r3, #0]
 8000612:	1c5a      	adds	r2, r3, #1
 8000614:	b2d1      	uxtb	r1, r2
 8000616:	4a43      	ldr	r2, [pc, #268]	@ (8000724 <BL_UART_Fetch_Host_Command+0x1b8>)
 8000618:	7011      	strb	r1, [r2, #0]
 800061a:	4619      	mov	r1, r3
 800061c:	4a43      	ldr	r2, [pc, #268]	@ (800072c <BL_UART_Fetch_Host_Command+0x1c0>)
 800061e:	7b7b      	ldrb	r3, [r7, #13]
 8000620:	5453      	strb	r3, [r2, r1]

			if (frame_index >= frame_length + 1) {
 8000622:	4b3f      	ldr	r3, [pc, #252]	@ (8000720 <BL_UART_Fetch_Host_Command+0x1b4>)
 8000624:	781a      	ldrb	r2, [r3, #0]
 8000626:	4b3f      	ldr	r3, [pc, #252]	@ (8000724 <BL_UART_Fetch_Host_Command+0x1b8>)
 8000628:	781b      	ldrb	r3, [r3, #0]
 800062a:	429a      	cmp	r2, r3
 800062c:	d25e      	bcs.n	80006ec <BL_UART_Fetch_Host_Command+0x180>
				receiving_frame = false;
 800062e:	4b3a      	ldr	r3, [pc, #232]	@ (8000718 <BL_UART_Fetch_Host_Command+0x1ac>)
 8000630:	2200      	movs	r2, #0
 8000632:	701a      	strb	r2, [r3, #0]
				frame_length = 0;
 8000634:	4b3a      	ldr	r3, [pc, #232]	@ (8000720 <BL_UART_Fetch_Host_Command+0x1b4>)
 8000636:	2200      	movs	r2, #0
 8000638:	701a      	strb	r2, [r3, #0]
				uint16_t Host_CMD_Packet_Len = 0;
 800063a:	2300      	movs	r3, #0
 800063c:	817b      	strh	r3, [r7, #10]
				uint32_t Host_CRC32 = 0;
 800063e:	2300      	movs	r3, #0
 8000640:	607b      	str	r3, [r7, #4]
				/* Extract the CRC32 and packet length sent by the HOST */
				Host_CMD_Packet_Len = BL_Host_Buffer[0] + 1;
 8000642:	4b3a      	ldr	r3, [pc, #232]	@ (800072c <BL_UART_Fetch_Host_Command+0x1c0>)
 8000644:	781b      	ldrb	r3, [r3, #0]
 8000646:	3301      	adds	r3, #1
 8000648:	817b      	strh	r3, [r7, #10]
				Host_CRC32 = *((uint32_t*) ((BL_Host_Buffer
						+ Host_CMD_Packet_Len) - CRC_TYPE_SIZE_BYTE));
 800064a:	897b      	ldrh	r3, [r7, #10]
 800064c:	3b04      	subs	r3, #4
				Host_CRC32 = *((uint32_t*) ((BL_Host_Buffer
 800064e:	4a37      	ldr	r2, [pc, #220]	@ (800072c <BL_UART_Fetch_Host_Command+0x1c0>)
 8000650:	4413      	add	r3, r2
 8000652:	681b      	ldr	r3, [r3, #0]
 8000654:	607b      	str	r3, [r7, #4]
				if (CRC_VERIFICATION_FAILED
						== Bootloader_CRC_Verify((uint8_t*) &BL_Host_Buffer[0],
								Host_CMD_Packet_Len - 4, Host_CRC32)) {
 8000656:	897b      	ldrh	r3, [r7, #10]
 8000658:	3b04      	subs	r3, #4
						== Bootloader_CRC_Verify((uint8_t*) &BL_Host_Buffer[0],
 800065a:	687a      	ldr	r2, [r7, #4]
 800065c:	4619      	mov	r1, r3
 800065e:	4833      	ldr	r0, [pc, #204]	@ (800072c <BL_UART_Fetch_Host_Command+0x1c0>)
 8000660:	f000 faf6 	bl	8000c50 <Bootloader_CRC_Verify>
 8000664:	4603      	mov	r3, r0
				if (CRC_VERIFICATION_FAILED
 8000666:	2b00      	cmp	r3, #0
 8000668:	d103      	bne.n	8000672 <BL_UART_Fetch_Host_Command+0x106>
					Bootloader_Send_NACK();
 800066a:	f000 fb29 	bl	8000cc0 <Bootloader_Send_NACK>
					return BL_NACK;
 800066e:	2300      	movs	r3, #0
 8000670:	e04d      	b.n	800070e <BL_UART_Fetch_Host_Command+0x1a2>
				}
				switch (BL_Host_Buffer[1]) {
 8000672:	4b2e      	ldr	r3, [pc, #184]	@ (800072c <BL_UART_Fetch_Host_Command+0x1c0>)
 8000674:	785b      	ldrb	r3, [r3, #1]
 8000676:	3b10      	subs	r3, #16
 8000678:	2b05      	cmp	r3, #5
 800067a:	d832      	bhi.n	80006e2 <BL_UART_Fetch_Host_Command+0x176>
 800067c:	a201      	add	r2, pc, #4	@ (adr r2, 8000684 <BL_UART_Fetch_Host_Command+0x118>)
 800067e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000682:	bf00      	nop
 8000684:	0800069d 	.word	0x0800069d
 8000688:	080006a9 	.word	0x080006a9
 800068c:	080006b5 	.word	0x080006b5
 8000690:	080006c1 	.word	0x080006c1
 8000694:	080006cd 	.word	0x080006cd
 8000698:	080006d9 	.word	0x080006d9
				case CBL_GET_CID_CMD:
					Bootloader_Get_Chip_Identification_Number(BL_Host_Buffer);
 800069c:	4823      	ldr	r0, [pc, #140]	@ (800072c <BL_UART_Fetch_Host_Command+0x1c0>)
 800069e:	f000 f847 	bl	8000730 <Bootloader_Get_Chip_Identification_Number>
					Status = BL_OK;
 80006a2:	2301      	movs	r3, #1
 80006a4:	73bb      	strb	r3, [r7, #14]
					break;
 80006a6:	e01f      	b.n	80006e8 <BL_UART_Fetch_Host_Command+0x17c>
				case CBL_GET_RDP_STATUS_CMD:
					Bootloader_Read_Protection_Level(BL_Host_Buffer);
 80006a8:	4820      	ldr	r0, [pc, #128]	@ (800072c <BL_UART_Fetch_Host_Command+0x1c0>)
 80006aa:	f000 f868 	bl	800077e <Bootloader_Read_Protection_Level>
					Status = BL_OK;
 80006ae:	2301      	movs	r3, #1
 80006b0:	73bb      	strb	r3, [r7, #14]
					break;
 80006b2:	e019      	b.n	80006e8 <BL_UART_Fetch_Host_Command+0x17c>
				case CBL_GO_TO_ADDR_CMD:
					Bootloader_Jump_To_User_App(BL_Host_Buffer);
 80006b4:	481d      	ldr	r0, [pc, #116]	@ (800072c <BL_UART_Fetch_Host_Command+0x1c0>)
 80006b6:	f000 f903 	bl	80008c0 <Bootloader_Jump_To_User_App>
					Status = BL_OK;
 80006ba:	2301      	movs	r3, #1
 80006bc:	73bb      	strb	r3, [r7, #14]
					break;
 80006be:	e013      	b.n	80006e8 <BL_UART_Fetch_Host_Command+0x17c>
				case CBL_FLASH_ERASE_CMD:
					Bootloader_Erase_Flash(BL_Host_Buffer);
 80006c0:	481a      	ldr	r0, [pc, #104]	@ (800072c <BL_UART_Fetch_Host_Command+0x1c0>)
 80006c2:	f000 f985 	bl	80009d0 <Bootloader_Erase_Flash>
					Status = BL_OK;
 80006c6:	2301      	movs	r3, #1
 80006c8:	73bb      	strb	r3, [r7, #14]
					break;
 80006ca:	e00d      	b.n	80006e8 <BL_UART_Fetch_Host_Command+0x17c>
				case CBL_MEM_WRITE_CMD:
					Bootloader_Memory_Write(BL_Host_Buffer);
 80006cc:	4817      	ldr	r0, [pc, #92]	@ (800072c <BL_UART_Fetch_Host_Command+0x1c0>)
 80006ce:	f000 f9fd 	bl	8000acc <Bootloader_Memory_Write>
					Status = BL_OK;
 80006d2:	2301      	movs	r3, #1
 80006d4:	73bb      	strb	r3, [r7, #14]
					break;
 80006d6:	e007      	b.n	80006e8 <BL_UART_Fetch_Host_Command+0x17c>
				case CBL_RESET_CHIP:
					RESET_CHIP();
 80006d8:	f000 fb10 	bl	8000cfc <RESET_CHIP>
					Status = BL_OK;
 80006dc:	2301      	movs	r3, #1
 80006de:	73bb      	strb	r3, [r7, #14]
					break;
 80006e0:	e002      	b.n	80006e8 <BL_UART_Fetch_Host_Command+0x17c>
				default:
					Status = BL_NACK;
 80006e2:	2300      	movs	r3, #0
 80006e4:	73bb      	strb	r3, [r7, #14]
					break;
 80006e6:	bf00      	nop
				}

				return Status;
 80006e8:	7bbb      	ldrb	r3, [r7, #14]
 80006ea:	e010      	b.n	800070e <BL_UART_Fetch_Host_Command+0x1a2>
	while (byte_timeout-- && !rbuffer_empty(&p_UART1_meta->rb_rx)) {
 80006ec:	7bfb      	ldrb	r3, [r7, #15]
 80006ee:	1e5a      	subs	r2, r3, #1
 80006f0:	73fa      	strb	r2, [r7, #15]
 80006f2:	2b00      	cmp	r3, #0
 80006f4:	d00b      	beq.n	800070e <BL_UART_Fetch_Host_Command+0x1a2>
 80006f6:	4b0c      	ldr	r3, [pc, #48]	@ (8000728 <BL_UART_Fetch_Host_Command+0x1bc>)
 80006f8:	681b      	ldr	r3, [r3, #0]
 80006fa:	4618      	mov	r0, r3
 80006fc:	f002 ffb6 	bl	800366c <rbuffer_empty>
 8000700:	4603      	mov	r3, r0
 8000702:	f083 0301 	eor.w	r3, r3, #1
 8000706:	b2db      	uxtb	r3, r3
 8000708:	2b00      	cmp	r3, #0
 800070a:	f47f af52 	bne.w	80005b2 <BL_UART_Fetch_Host_Command+0x46>
			}
		}
	}
}
 800070e:	4618      	mov	r0, r3
 8000710:	3710      	adds	r7, #16
 8000712:	46bd      	mov	sp, r7
 8000714:	bd80      	pop	{r7, pc}
 8000716:	bf00      	nop
 8000718:	20000125 	.word	0x20000125
 800071c:	20000126 	.word	0x20000126
 8000720:	20000124 	.word	0x20000124
 8000724:	20000123 	.word	0x20000123
 8000728:	2000005c 	.word	0x2000005c
 800072c:	2000008c 	.word	0x2000008c

08000730 <Bootloader_Get_Chip_Identification_Number>:

/************************************    Static Functions Implementations  ************************************/
static void Bootloader_Get_Chip_Identification_Number(uint8_t *Host_Buffer) {
 8000730:	b580      	push	{r7, lr}
 8000732:	b084      	sub	sp, #16
 8000734:	af00      	add	r7, sp, #0
 8000736:	6078      	str	r0, [r7, #4]
	uint16_t MCU_Identification_Number = 0;
 8000738:	2300      	movs	r3, #0
 800073a:	81fb      	strh	r3, [r7, #14]

	/* Get the MCU chip identification number */
	MCU_Identification_Number = (uint16_t) ((DBGMCU->IDCODE) & 0x00000FFF);
 800073c:	4b08      	ldr	r3, [pc, #32]	@ (8000760 <Bootloader_Get_Chip_Identification_Number+0x30>)
 800073e:	681b      	ldr	r3, [r3, #0]
 8000740:	b29b      	uxth	r3, r3
 8000742:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000746:	b29b      	uxth	r3, r3
 8000748:	81fb      	strh	r3, [r7, #14]
	/* Report chip identification number to HOST */
	Bootloader_Send_Data_To_Host((uint8_t*) &MCU_Identification_Number, 2);
 800074a:	f107 030e 	add.w	r3, r7, #14
 800074e:	2102      	movs	r1, #2
 8000750:	4618      	mov	r0, r3
 8000752:	f000 fac3 	bl	8000cdc <Bootloader_Send_Data_To_Host>

}
 8000756:	bf00      	nop
 8000758:	3710      	adds	r7, #16
 800075a:	46bd      	mov	sp, r7
 800075c:	bd80      	pop	{r7, pc}
 800075e:	bf00      	nop
 8000760:	e0042000 	.word	0xe0042000

08000764 <CBL_STM32F401_Get_RDP_Level>:

static uint8_t CBL_STM32F401_Get_RDP_Level(void) {
 8000764:	b580      	push	{r7, lr}
 8000766:	b088      	sub	sp, #32
 8000768:	af00      	add	r7, sp, #0
	FLASH_OBProgramInitTypeDef FLASH_OBProgram;
	/* Get the Option byte configuration */
	HAL_FLASHEx_OBGetConfig(&FLASH_OBProgram);
 800076a:	1d3b      	adds	r3, r7, #4
 800076c:	4618      	mov	r0, r3
 800076e:	f001 fa30 	bl	8001bd2 <HAL_FLASHEx_OBGetConfig>

	return (uint8_t) (FLASH_OBProgram.RDPLevel);
 8000772:	697b      	ldr	r3, [r7, #20]
 8000774:	b2db      	uxtb	r3, r3
}
 8000776:	4618      	mov	r0, r3
 8000778:	3720      	adds	r7, #32
 800077a:	46bd      	mov	sp, r7
 800077c:	bd80      	pop	{r7, pc}

0800077e <Bootloader_Read_Protection_Level>:

static void Bootloader_Read_Protection_Level(uint8_t *Host_Buffer) {
 800077e:	b580      	push	{r7, lr}
 8000780:	b084      	sub	sp, #16
 8000782:	af00      	add	r7, sp, #0
 8000784:	6078      	str	r0, [r7, #4]
	uint8_t RDP_Level = 0;
 8000786:	2300      	movs	r3, #0
 8000788:	73fb      	strb	r3, [r7, #15]

	/* Read Protection Level */
	RDP_Level = CBL_STM32F401_Get_RDP_Level();
 800078a:	f7ff ffeb 	bl	8000764 <CBL_STM32F401_Get_RDP_Level>
 800078e:	4603      	mov	r3, r0
 8000790:	73fb      	strb	r3, [r7, #15]
	if (0xAA == RDP_Level)
 8000792:	7bfb      	ldrb	r3, [r7, #15]
 8000794:	2baa      	cmp	r3, #170	@ 0xaa
 8000796:	d102      	bne.n	800079e <Bootloader_Read_Protection_Level+0x20>
		RDP_Level = 0x00;
 8000798:	2300      	movs	r3, #0
 800079a:	73fb      	strb	r3, [r7, #15]
 800079c:	e004      	b.n	80007a8 <Bootloader_Read_Protection_Level+0x2a>
	else if (0x55 == RDP_Level)
 800079e:	7bfb      	ldrb	r3, [r7, #15]
 80007a0:	2b55      	cmp	r3, #85	@ 0x55
 80007a2:	d101      	bne.n	80007a8 <Bootloader_Read_Protection_Level+0x2a>
		RDP_Level = 0x01;
 80007a4:	2301      	movs	r3, #1
 80007a6:	73fb      	strb	r3, [r7, #15]
	/* Report Valid Protection Level */
	Bootloader_Send_Data_To_Host((uint8_t*) &RDP_Level, 1);
 80007a8:	f107 030f 	add.w	r3, r7, #15
 80007ac:	2101      	movs	r1, #1
 80007ae:	4618      	mov	r0, r3
 80007b0:	f000 fa94 	bl	8000cdc <Bootloader_Send_Data_To_Host>

}
 80007b4:	bf00      	nop
 80007b6:	3710      	adds	r7, #16
 80007b8:	46bd      	mov	sp, r7
 80007ba:	bd80      	pop	{r7, pc}

080007bc <Jump_To_App>:

_Bool Jump_To_App(uint32_t address) {
 80007bc:	b580      	push	{r7, lr}
 80007be:	b086      	sub	sp, #24
 80007c0:	af00      	add	r7, sp, #0
 80007c2:	6078      	str	r0, [r7, #4]
	if (0xFFFFFFFF != *((volatile uint32_t*) address)) {
 80007c4:	687b      	ldr	r3, [r7, #4]
 80007c6:	681b      	ldr	r3, [r3, #0]
 80007c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80007cc:	d068      	beq.n	80008a0 <Jump_To_App+0xe4>
		appExists = 1;
 80007ce:	4b37      	ldr	r3, [pc, #220]	@ (80008ac <Jump_To_App+0xf0>)
 80007d0:	2201      	movs	r2, #1
 80007d2:	701a      	strb	r2, [r3, #0]
		Bootloader_Send_Data_To_Host((uint8_t*) &appExists, 1);
 80007d4:	2101      	movs	r1, #1
 80007d6:	4835      	ldr	r0, [pc, #212]	@ (80008ac <Jump_To_App+0xf0>)
 80007d8:	f000 fa80 	bl	8000cdc <Bootloader_Send_Data_To_Host>
		HAL_Delay(1);
 80007dc:	2001      	movs	r0, #1
 80007de:	f001 f8d3 	bl	8001988 <HAL_Delay>
		while (!rbuffer_empty(&p_UART1_meta->rb_tx))
 80007e2:	bf00      	nop
 80007e4:	4b32      	ldr	r3, [pc, #200]	@ (80008b0 <Jump_To_App+0xf4>)
 80007e6:	681b      	ldr	r3, [r3, #0]
 80007e8:	f503 7383 	add.w	r3, r3, #262	@ 0x106
 80007ec:	4618      	mov	r0, r3
 80007ee:	f002 ff3d 	bl	800366c <rbuffer_empty>
 80007f2:	4603      	mov	r3, r0
 80007f4:	f083 0301 	eor.w	r3, r3, #1
 80007f8:	b2db      	uxtb	r3, r3
 80007fa:	2b00      	cmp	r3, #0
 80007fc:	d1f2      	bne.n	80007e4 <Jump_To_App+0x28>
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80007fe:	b672      	cpsid	i
}
 8000800:	bf00      	nop
			;
		__disable_irq();

		// Tắt tất cả các ngắt và xóa pending interrupts
		for (uint8_t i = 0; i < 8; i++) {
 8000802:	2300      	movs	r3, #0
 8000804:	75fb      	strb	r3, [r7, #23]
 8000806:	e010      	b.n	800082a <Jump_To_App+0x6e>
			NVIC->ICER[i] = 0xFFFFFFFF;  // Tắt tất cả các IRQ
 8000808:	4a2a      	ldr	r2, [pc, #168]	@ (80008b4 <Jump_To_App+0xf8>)
 800080a:	7dfb      	ldrb	r3, [r7, #23]
 800080c:	3320      	adds	r3, #32
 800080e:	f04f 31ff 	mov.w	r1, #4294967295
 8000812:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			NVIC->ICPR[i] = 0xFFFFFFFF;  // Xóa tất cả pending IRQ
 8000816:	4a27      	ldr	r2, [pc, #156]	@ (80008b4 <Jump_To_App+0xf8>)
 8000818:	7dfb      	ldrb	r3, [r7, #23]
 800081a:	3360      	adds	r3, #96	@ 0x60
 800081c:	f04f 31ff 	mov.w	r1, #4294967295
 8000820:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		for (uint8_t i = 0; i < 8; i++) {
 8000824:	7dfb      	ldrb	r3, [r7, #23]
 8000826:	3301      	adds	r3, #1
 8000828:	75fb      	strb	r3, [r7, #23]
 800082a:	7dfb      	ldrb	r3, [r7, #23]
 800082c:	2b07      	cmp	r3, #7
 800082e:	d9eb      	bls.n	8000808 <Jump_To_App+0x4c>
		}

		LL_APB2_GRP1_ForceReset(LL_APB2_GRP1_PERIPH_USART1);
 8000830:	2010      	movs	r0, #16
 8000832:	f7ff fe75 	bl	8000520 <LL_APB2_GRP1_ForceReset>
		LL_APB2_GRP1_ReleaseReset(LL_APB2_GRP1_PERIPH_USART1);
 8000836:	2010      	movs	r0, #16
 8000838:	f7ff fe84 	bl	8000544 <LL_APB2_GRP1_ReleaseReset>
		// Dừng tất cả các ngoại vi đang chạy (tùy vào ứng dụng)

		HAL_RCC_DeInit();
 800083c:	f002 f82c 	bl	8002898 <HAL_RCC_DeInit>
		HAL_DeInit();
 8000840:	f001 f81c 	bl	800187c <HAL_DeInit>

		// Xóa bộ nhớ vùng heap & stack (Optional nhưng khuyến khích)
		SCB->ICSR |= SCB_ICSR_PENDSVCLR_Msk; // Xóa pending SysTick & PendSV
 8000844:	4b1c      	ldr	r3, [pc, #112]	@ (80008b8 <Jump_To_App+0xfc>)
 8000846:	685b      	ldr	r3, [r3, #4]
 8000848:	4a1b      	ldr	r2, [pc, #108]	@ (80008b8 <Jump_To_App+0xfc>)
 800084a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800084e:	6053      	str	r3, [r2, #4]
		SCB->ICSR |= SCB_ICSR_PENDSTCLR_Msk; // Xóa pending SysTick
 8000850:	4b19      	ldr	r3, [pc, #100]	@ (80008b8 <Jump_To_App+0xfc>)
 8000852:	685b      	ldr	r3, [r3, #4]
 8000854:	4a18      	ldr	r2, [pc, #96]	@ (80008b8 <Jump_To_App+0xfc>)
 8000856:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800085a:	6053      	str	r3, [r2, #4]
  __ASM volatile ("dsb 0xF":::"memory");
 800085c:	f3bf 8f4f 	dsb	sy
}
 8000860:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000862:	f3bf 8f6f 	isb	sy
}
 8000866:	bf00      	nop
		__DSB();
		__ISB();

		// Đổi Vector Table sang firmware mới
//		__set_MSP(*((volatile uint32_t*) address));
		SCB->VTOR = address;
 8000868:	4a13      	ldr	r2, [pc, #76]	@ (80008b8 <Jump_To_App+0xfc>)
 800086a:	687b      	ldr	r3, [r7, #4]
 800086c:	6093      	str	r3, [r2, #8]
  __ASM volatile ("dsb 0xF":::"memory");
 800086e:	f3bf 8f4f 	dsb	sy
}
 8000872:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000874:	f3bf 8f6f 	isb	sy
}
 8000878:	bf00      	nop

		// Đảm bảo mọi thay đổi có hiệu lực trước khi nhảy
		__DSB();
		__ISB();

		SysTick->CTRL = 0;
 800087a:	4b10      	ldr	r3, [pc, #64]	@ (80008bc <Jump_To_App+0x100>)
 800087c:	2200      	movs	r2, #0
 800087e:	601a      	str	r2, [r3, #0]
		SysTick->LOAD = 0;
 8000880:	4b0e      	ldr	r3, [pc, #56]	@ (80008bc <Jump_To_App+0x100>)
 8000882:	2200      	movs	r2, #0
 8000884:	605a      	str	r2, [r3, #4]
		SysTick->VAL = 0;  // Đảm bảo bộ đếm cũng reset về 0
 8000886:	4b0d      	ldr	r3, [pc, #52]	@ (80008bc <Jump_To_App+0x100>)
 8000888:	2200      	movs	r2, #0
 800088a:	609a      	str	r2, [r3, #8]
  __ASM volatile ("cpsie i" : : : "memory");
 800088c:	b662      	cpsie	i
}
 800088e:	bf00      	nop

		__enable_irq();
		// Tắt SysTick

		// Nhảy vào firmware mới
		uint32_t MainAppAddr = *((volatile uint32_t*) (address + 4));
 8000890:	687b      	ldr	r3, [r7, #4]
 8000892:	3304      	adds	r3, #4
 8000894:	681b      	ldr	r3, [r3, #0]
 8000896:	613b      	str	r3, [r7, #16]
		void (*reset_handler)(void) = (void(*)(void))MainAppAddr;
 8000898:	693b      	ldr	r3, [r7, #16]
 800089a:	60fb      	str	r3, [r7, #12]
		reset_handler();
 800089c:	68fb      	ldr	r3, [r7, #12]
 800089e:	4798      	blx	r3
	}
	return false;
 80008a0:	2300      	movs	r3, #0
}
 80008a2:	4618      	mov	r0, r3
 80008a4:	3718      	adds	r7, #24
 80008a6:	46bd      	mov	sp, r7
 80008a8:	bd80      	pop	{r7, pc}
 80008aa:	bf00      	nop
 80008ac:	20000122 	.word	0x20000122
 80008b0:	2000005c 	.word	0x2000005c
 80008b4:	e000e100 	.word	0xe000e100
 80008b8:	e000ed00 	.word	0xe000ed00
 80008bc:	e000e010 	.word	0xe000e010

080008c0 <Bootloader_Jump_To_User_App>:

static void Bootloader_Jump_To_User_App(uint8_t *Host_Buffer) {
 80008c0:	b580      	push	{r7, lr}
 80008c2:	b084      	sub	sp, #16
 80008c4:	af00      	add	r7, sp, #0
 80008c6:	6078      	str	r0, [r7, #4]
	if (Host_Buffer == NULL) {
 80008c8:	687b      	ldr	r3, [r7, #4]
 80008ca:	2b00      	cmp	r3, #0
 80008cc:	d024      	beq.n	8000918 <Bootloader_Jump_To_User_App+0x58>
		return; // Tránh lỗi truy cập NULL
	}

	uint32_t app_address = ((uint32_t) Host_Buffer[2] << 24)
 80008ce:	687b      	ldr	r3, [r7, #4]
 80008d0:	3302      	adds	r3, #2
 80008d2:	781b      	ldrb	r3, [r3, #0]
 80008d4:	061a      	lsls	r2, r3, #24
			| ((uint32_t) Host_Buffer[3] << 16)
 80008d6:	687b      	ldr	r3, [r7, #4]
 80008d8:	3303      	adds	r3, #3
 80008da:	781b      	ldrb	r3, [r3, #0]
 80008dc:	041b      	lsls	r3, r3, #16
 80008de:	431a      	orrs	r2, r3
			| ((uint32_t) Host_Buffer[4] << 8) | ((uint32_t) Host_Buffer[5]);
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	3304      	adds	r3, #4
 80008e4:	781b      	ldrb	r3, [r3, #0]
 80008e6:	021b      	lsls	r3, r3, #8
 80008e8:	4313      	orrs	r3, r2
 80008ea:	687a      	ldr	r2, [r7, #4]
 80008ec:	3205      	adds	r2, #5
 80008ee:	7812      	ldrb	r2, [r2, #0]
	uint32_t app_address = ((uint32_t) Host_Buffer[2] << 24)
 80008f0:	4313      	orrs	r3, r2
 80008f2:	60fb      	str	r3, [r7, #12]

	if (!Jump_To_App(app_address)) {
 80008f4:	68f8      	ldr	r0, [r7, #12]
 80008f6:	f7ff ff61 	bl	80007bc <Jump_To_App>
 80008fa:	4603      	mov	r3, r0
 80008fc:	f083 0301 	eor.w	r3, r3, #1
 8000900:	b2db      	uxtb	r3, r3
 8000902:	2b00      	cmp	r3, #0
 8000904:	d009      	beq.n	800091a <Bootloader_Jump_To_User_App+0x5a>
		uint8_t appExists = 0;
 8000906:	2300      	movs	r3, #0
 8000908:	72fb      	strb	r3, [r7, #11]
		Bootloader_Send_Data_To_Host(&appExists, 1);
 800090a:	f107 030b 	add.w	r3, r7, #11
 800090e:	2101      	movs	r1, #1
 8000910:	4618      	mov	r0, r3
 8000912:	f000 f9e3 	bl	8000cdc <Bootloader_Send_Data_To_Host>
 8000916:	e000      	b.n	800091a <Bootloader_Jump_To_User_App+0x5a>
		return; // Tránh lỗi truy cập NULL
 8000918:	bf00      	nop
	}
}
 800091a:	3710      	adds	r7, #16
 800091c:	46bd      	mov	sp, r7
 800091e:	bd80      	pop	{r7, pc}

08000920 <Perform_Flash_Erase>:
static uint8_t Perform_Flash_Erase(uint8_t Sector_Number,
		uint8_t Number_Of_Sectors) {
 8000920:	b580      	push	{r7, lr}
 8000922:	b084      	sub	sp, #16
 8000924:	af00      	add	r7, sp, #0
 8000926:	4603      	mov	r3, r0
 8000928:	460a      	mov	r2, r1
 800092a:	71fb      	strb	r3, [r7, #7]
 800092c:	4613      	mov	r3, r2
 800092e:	71bb      	strb	r3, [r7, #6]
	if (Number_Of_Sectors > CBL_FLASH_MAX_SECTOR_NUMBER) {
 8000930:	79bb      	ldrb	r3, [r7, #6]
 8000932:	2b0b      	cmp	r3, #11
 8000934:	d901      	bls.n	800093a <Perform_Flash_Erase+0x1a>
		return INVALID_SECTOR_NUMBER;  // Quá số sector cho phép
 8000936:	2300      	movs	r3, #0
 8000938:	e044      	b.n	80009c4 <Perform_Flash_Erase+0xa4>
	}

	if (Sector_Number
 800093a:	79fb      	ldrb	r3, [r7, #7]
 800093c:	2b0a      	cmp	r3, #10
 800093e:	d904      	bls.n	800094a <Perform_Flash_Erase+0x2a>
			> (CBL_FLASH_MAX_SECTOR_NUMBER - 1)&& Sector_Number != CBL_FLASH_MASS_ERASE) {
 8000940:	79fb      	ldrb	r3, [r7, #7]
 8000942:	2bff      	cmp	r3, #255	@ 0xff
 8000944:	d001      	beq.n	800094a <Perform_Flash_Erase+0x2a>
		return UNSUCCESSFUL_ERASE;  // Sector không hợp lệ
 8000946:	2302      	movs	r3, #2
 8000948:	e03c      	b.n	80009c4 <Perform_Flash_Erase+0xa4>
	}

	FLASH_Unlock();
 800094a:	f000 fe5d 	bl	8001608 <FLASH_Unlock>

	if (Sector_Number == CBL_FLASH_MASS_ERASE) {
 800094e:	79fb      	ldrb	r3, [r7, #7]
 8000950:	2bff      	cmp	r3, #255	@ 0xff
 8000952:	d10c      	bne.n	800096e <Perform_Flash_Erase+0x4e>
		uint8_t result = (FLASH_Erase_All() == FLASH_OK) ?
 8000954:	f000 ff44 	bl	80017e0 <FLASH_Erase_All>
 8000958:	4603      	mov	r3, r0
 800095a:	2b00      	cmp	r3, #0
 800095c:	d101      	bne.n	8000962 <Perform_Flash_Erase+0x42>
 800095e:	2303      	movs	r3, #3
 8000960:	e000      	b.n	8000964 <Perform_Flash_Erase+0x44>
 8000962:	2302      	movs	r3, #2
 8000964:	73bb      	strb	r3, [r7, #14]
		SUCCESSFUL_ERASE :
															UNSUCCESSFUL_ERASE;
		FLASH_Lock();
 8000966:	f000 fe63 	bl	8001630 <FLASH_Lock>
		return result;
 800096a:	7bbb      	ldrb	r3, [r7, #14]
 800096c:	e02a      	b.n	80009c4 <Perform_Flash_Erase+0xa4>
	}

	// Đảm bảo không xóa quá giới hạn sector
	Number_Of_Sectors =
			(Sector_Number + Number_Of_Sectors > CBL_FLASH_MAX_SECTOR_NUMBER) ?
 800096e:	79fa      	ldrb	r2, [r7, #7]
 8000970:	79bb      	ldrb	r3, [r7, #6]
 8000972:	4413      	add	r3, r2
	Number_Of_Sectors =
 8000974:	2b0b      	cmp	r3, #11
 8000976:	dd04      	ble.n	8000982 <Perform_Flash_Erase+0x62>
 8000978:	79fb      	ldrb	r3, [r7, #7]
 800097a:	f1c3 030b 	rsb	r3, r3, #11
 800097e:	b2db      	uxtb	r3, r3
 8000980:	e000      	b.n	8000984 <Perform_Flash_Erase+0x64>
 8000982:	79bb      	ldrb	r3, [r7, #6]
 8000984:	71bb      	strb	r3, [r7, #6]
					CBL_FLASH_MAX_SECTOR_NUMBER - Sector_Number :
					Number_Of_Sectors;

	for (uint8_t i = 0; i < Number_Of_Sectors; i++) {
 8000986:	2300      	movs	r3, #0
 8000988:	73fb      	strb	r3, [r7, #15]
 800098a:	e014      	b.n	80009b6 <Perform_Flash_Erase+0x96>
		HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_1);
 800098c:	2102      	movs	r1, #2
 800098e:	480f      	ldr	r0, [pc, #60]	@ (80009cc <Perform_Flash_Erase+0xac>)
 8000990:	f001 fb43 	bl	800201a <HAL_GPIO_TogglePin>
		if (FLASH_Erase_Sectors(Sector_Number + i) != FLASH_OK) {
 8000994:	79fa      	ldrb	r2, [r7, #7]
 8000996:	7bfb      	ldrb	r3, [r7, #15]
 8000998:	4413      	add	r3, r2
 800099a:	b2db      	uxtb	r3, r3
 800099c:	4618      	mov	r0, r3
 800099e:	f000 fee5 	bl	800176c <FLASH_Erase_Sectors>
 80009a2:	4603      	mov	r3, r0
 80009a4:	2b00      	cmp	r3, #0
 80009a6:	d003      	beq.n	80009b0 <Perform_Flash_Erase+0x90>
			FLASH_Lock();
 80009a8:	f000 fe42 	bl	8001630 <FLASH_Lock>
			return UNSUCCESSFUL_ERASE;
 80009ac:	2302      	movs	r3, #2
 80009ae:	e009      	b.n	80009c4 <Perform_Flash_Erase+0xa4>
	for (uint8_t i = 0; i < Number_Of_Sectors; i++) {
 80009b0:	7bfb      	ldrb	r3, [r7, #15]
 80009b2:	3301      	adds	r3, #1
 80009b4:	73fb      	strb	r3, [r7, #15]
 80009b6:	7bfa      	ldrb	r2, [r7, #15]
 80009b8:	79bb      	ldrb	r3, [r7, #6]
 80009ba:	429a      	cmp	r2, r3
 80009bc:	d3e6      	bcc.n	800098c <Perform_Flash_Erase+0x6c>
		}
	}

	FLASH_Lock();
 80009be:	f000 fe37 	bl	8001630 <FLASH_Lock>
	return SUCCESSFUL_ERASE;
 80009c2:	2303      	movs	r3, #3
}
 80009c4:	4618      	mov	r0, r3
 80009c6:	3710      	adds	r7, #16
 80009c8:	46bd      	mov	sp, r7
 80009ca:	bd80      	pop	{r7, pc}
 80009cc:	40020000 	.word	0x40020000

080009d0 <Bootloader_Erase_Flash>:

static void Bootloader_Erase_Flash(uint8_t *Host_Buffer) {
 80009d0:	b580      	push	{r7, lr}
 80009d2:	b084      	sub	sp, #16
 80009d4:	af00      	add	r7, sp, #0
 80009d6:	6078      	str	r0, [r7, #4]
	uint8_t Erase_Status = 0;
 80009d8:	2300      	movs	r3, #0
 80009da:	73fb      	strb	r3, [r7, #15]

	/* Perform Mass erase or sector erase of the user flash */
	if (Host_Buffer[2] == 1) {
 80009dc:	687b      	ldr	r3, [r7, #4]
 80009de:	3302      	adds	r3, #2
 80009e0:	781b      	ldrb	r3, [r3, #0]
 80009e2:	2b01      	cmp	r3, #1
 80009e4:	d112      	bne.n	8000a0c <Bootloader_Erase_Flash+0x3c>
		Erase_Status = Perform_Flash_Erase(FIRMWARE1_SECTOR,
 80009e6:	2106      	movs	r1, #6
 80009e8:	2002      	movs	r0, #2
 80009ea:	f7ff ff99 	bl	8000920 <Perform_Flash_Erase>
 80009ee:	4603      	mov	r3, r0
 80009f0:	73fb      	strb	r3, [r7, #15]
		FW1_NUM_SECTORS);
		Firmware1.is_Available = false;
 80009f2:	4b1d      	ldr	r3, [pc, #116]	@ (8000a68 <Bootloader_Erase_Flash+0x98>)
 80009f4:	2200      	movs	r2, #0
 80009f6:	701a      	strb	r2, [r3, #0]
		Firmware1.address = 0;
 80009f8:	4b1b      	ldr	r3, [pc, #108]	@ (8000a68 <Bootloader_Erase_Flash+0x98>)
 80009fa:	2200      	movs	r2, #0
 80009fc:	605a      	str	r2, [r3, #4]
		Firmware1.length = 0;
 80009fe:	4b1a      	ldr	r3, [pc, #104]	@ (8000a68 <Bootloader_Erase_Flash+0x98>)
 8000a00:	2200      	movs	r2, #0
 8000a02:	609a      	str	r2, [r3, #8]
		Firmware1.crc = 0;
 8000a04:	4b18      	ldr	r3, [pc, #96]	@ (8000a68 <Bootloader_Erase_Flash+0x98>)
 8000a06:	2200      	movs	r2, #0
 8000a08:	60da      	str	r2, [r3, #12]
 8000a0a:	e016      	b.n	8000a3a <Bootloader_Erase_Flash+0x6a>
	} else if (Host_Buffer[2] == 2) {
 8000a0c:	687b      	ldr	r3, [r7, #4]
 8000a0e:	3302      	adds	r3, #2
 8000a10:	781b      	ldrb	r3, [r3, #0]
 8000a12:	2b02      	cmp	r3, #2
 8000a14:	d111      	bne.n	8000a3a <Bootloader_Erase_Flash+0x6a>
		Erase_Status = Perform_Flash_Erase(FIRMWARE2_SECTOR,
 8000a16:	2104      	movs	r1, #4
 8000a18:	2008      	movs	r0, #8
 8000a1a:	f7ff ff81 	bl	8000920 <Perform_Flash_Erase>
 8000a1e:	4603      	mov	r3, r0
 8000a20:	73fb      	strb	r3, [r7, #15]
		FW2_NUM_SECTORS);
		Firmware2.is_Available = false;
 8000a22:	4b12      	ldr	r3, [pc, #72]	@ (8000a6c <Bootloader_Erase_Flash+0x9c>)
 8000a24:	2200      	movs	r2, #0
 8000a26:	701a      	strb	r2, [r3, #0]
		Firmware2.address = 0;
 8000a28:	4b10      	ldr	r3, [pc, #64]	@ (8000a6c <Bootloader_Erase_Flash+0x9c>)
 8000a2a:	2200      	movs	r2, #0
 8000a2c:	605a      	str	r2, [r3, #4]
		Firmware2.length = 0;
 8000a2e:	4b0f      	ldr	r3, [pc, #60]	@ (8000a6c <Bootloader_Erase_Flash+0x9c>)
 8000a30:	2200      	movs	r2, #0
 8000a32:	609a      	str	r2, [r3, #8]
		Firmware2.crc = 0;
 8000a34:	4b0d      	ldr	r3, [pc, #52]	@ (8000a6c <Bootloader_Erase_Flash+0x9c>)
 8000a36:	2200      	movs	r2, #0
 8000a38:	60da      	str	r2, [r3, #12]
	}
	if (SUCCESSFUL_ERASE == Erase_Status) {
 8000a3a:	7bfb      	ldrb	r3, [r7, #15]
 8000a3c:	2b03      	cmp	r3, #3
 8000a3e:	d108      	bne.n	8000a52 <Bootloader_Erase_Flash+0x82>
		/* Report erase Passed */
		Flash_Write_Firmware_Info();
 8000a40:	f000 f998 	bl	8000d74 <Flash_Write_Firmware_Info>
		Bootloader_Send_Data_To_Host((uint8_t*) &Erase_Status, 1);
 8000a44:	f107 030f 	add.w	r3, r7, #15
 8000a48:	2101      	movs	r1, #1
 8000a4a:	4618      	mov	r0, r3
 8000a4c:	f000 f946 	bl	8000cdc <Bootloader_Send_Data_To_Host>
	} else {
		/* Report erase failed */
		Bootloader_Send_Data_To_Host((uint8_t*) &Erase_Status, 1);
	}
}
 8000a50:	e005      	b.n	8000a5e <Bootloader_Erase_Flash+0x8e>
		Bootloader_Send_Data_To_Host((uint8_t*) &Erase_Status, 1);
 8000a52:	f107 030f 	add.w	r3, r7, #15
 8000a56:	2101      	movs	r1, #1
 8000a58:	4618      	mov	r0, r3
 8000a5a:	f000 f93f 	bl	8000cdc <Bootloader_Send_Data_To_Host>
}
 8000a5e:	bf00      	nop
 8000a60:	3710      	adds	r7, #16
 8000a62:	46bd      	mov	sp, r7
 8000a64:	bd80      	pop	{r7, pc}
 8000a66:	bf00      	nop
 8000a68:	20000000 	.word	0x20000000
 8000a6c:	20000010 	.word	0x20000010

08000a70 <Flash_Memory_Write_Payload>:

static uint8_t Flash_Memory_Write_Payload(uint8_t *Host_Payload,
		uint32_t Payload_Start_Address, uint16_t Payload_Len) {
 8000a70:	b580      	push	{r7, lr}
 8000a72:	b086      	sub	sp, #24
 8000a74:	af00      	add	r7, sp, #0
 8000a76:	60f8      	str	r0, [r7, #12]
 8000a78:	60b9      	str	r1, [r7, #8]
 8000a7a:	4613      	mov	r3, r2
 8000a7c:	80fb      	strh	r3, [r7, #6]
	FLASH_StatusTypeDef Flash_Status;

	/* Unlock the FLASH control register access */
	FLASH_Unlock();
 8000a7e:	f000 fdc3 	bl	8001608 <FLASH_Unlock>

	for (uint16_t i = 0; i < Payload_Len; i++) {
 8000a82:	2300      	movs	r3, #0
 8000a84:	82fb      	strh	r3, [r7, #22]
 8000a86:	e015      	b.n	8000ab4 <Flash_Memory_Write_Payload+0x44>
		/* Program a byte at a specified address */
		Flash_Status = FLASH_Write_Byte(Payload_Start_Address + i,
 8000a88:	8afa      	ldrh	r2, [r7, #22]
 8000a8a:	68bb      	ldr	r3, [r7, #8]
 8000a8c:	18d0      	adds	r0, r2, r3
				Host_Payload[i]);
 8000a8e:	8afb      	ldrh	r3, [r7, #22]
 8000a90:	68fa      	ldr	r2, [r7, #12]
 8000a92:	4413      	add	r3, r2
		Flash_Status = FLASH_Write_Byte(Payload_Start_Address + i,
 8000a94:	781b      	ldrb	r3, [r3, #0]
 8000a96:	4619      	mov	r1, r3
 8000a98:	f000 fdf6 	bl	8001688 <FLASH_Write_Byte>
 8000a9c:	4603      	mov	r3, r0
 8000a9e:	757b      	strb	r3, [r7, #21]

		if (Flash_Status != FLASH_OK) {
 8000aa0:	7d7b      	ldrb	r3, [r7, #21]
 8000aa2:	2b00      	cmp	r3, #0
 8000aa4:	d003      	beq.n	8000aae <Flash_Memory_Write_Payload+0x3e>
			FLASH_Lock();  // Khóa Flash trước khi thoát
 8000aa6:	f000 fdc3 	bl	8001630 <FLASH_Lock>
			return FLASH_PAYLOAD_WRITE_FAILED;
 8000aaa:	2300      	movs	r3, #0
 8000aac:	e009      	b.n	8000ac2 <Flash_Memory_Write_Payload+0x52>
	for (uint16_t i = 0; i < Payload_Len; i++) {
 8000aae:	8afb      	ldrh	r3, [r7, #22]
 8000ab0:	3301      	adds	r3, #1
 8000ab2:	82fb      	strh	r3, [r7, #22]
 8000ab4:	8afa      	ldrh	r2, [r7, #22]
 8000ab6:	88fb      	ldrh	r3, [r7, #6]
 8000ab8:	429a      	cmp	r2, r3
 8000aba:	d3e5      	bcc.n	8000a88 <Flash_Memory_Write_Payload+0x18>
		}
	}

	/* Khóa Flash sau khi hoàn tất ghi */
	FLASH_Lock();
 8000abc:	f000 fdb8 	bl	8001630 <FLASH_Lock>
	return FLASH_PAYLOAD_WRITE_PASSED;
 8000ac0:	2301      	movs	r3, #1
}
 8000ac2:	4618      	mov	r0, r3
 8000ac4:	3718      	adds	r7, #24
 8000ac6:	46bd      	mov	sp, r7
 8000ac8:	bd80      	pop	{r7, pc}
	...

08000acc <Bootloader_Memory_Write>:

static void Bootloader_Memory_Write(uint8_t *Host_Buffer) {
 8000acc:	b590      	push	{r4, r7, lr}
 8000ace:	b087      	sub	sp, #28
 8000ad0:	af00      	add	r7, sp, #0
 8000ad2:	6078      	str	r0, [r7, #4]

	uint32_t HOST_Address = 0;
 8000ad4:	2300      	movs	r3, #0
 8000ad6:	617b      	str	r3, [r7, #20]
	uint8_t Payload_Len = 0;
 8000ad8:	2300      	movs	r3, #0
 8000ada:	74fb      	strb	r3, [r7, #19]
	uint8_t Address_Verification = ADDRESS_IS_INVALID;
 8000adc:	2300      	movs	r3, #0
 8000ade:	737b      	strb	r3, [r7, #13]
	uint8_t Flash_Payload_Write_Status = FLASH_PAYLOAD_WRITE_FAILED;
 8000ae0:	2300      	movs	r3, #0
 8000ae2:	733b      	strb	r3, [r7, #12]
	uint16_t Frame_Index = 0;
 8000ae4:	2300      	movs	r3, #0
 8000ae6:	823b      	strh	r3, [r7, #16]
	uint16_t Total_Frame = 0;
 8000ae8:	2300      	movs	r3, #0
 8000aea:	81fb      	strh	r3, [r7, #14]

	Frame_Index = *((uint16_t*) (&Host_Buffer[7]));
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	f8b3 3007 	ldrh.w	r3, [r3, #7]
 8000af2:	823b      	strh	r3, [r7, #16]
	Total_Frame = *((uint16_t*) (&Host_Buffer[9]));
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	f8b3 3009 	ldrh.w	r3, [r3, #9]
 8000afa:	81fb      	strh	r3, [r7, #14]

	/* Extract the CRC32 and packet length sent by the HOST */
	HOST_Address = *((uint32_t*) (&Host_Buffer[2]));
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	f8d3 3002 	ldr.w	r3, [r3, #2]
 8000b02:	617b      	str	r3, [r7, #20]
	if ((HOST_Address == FIRMWARE1_ADDRESS)
 8000b04:	697b      	ldr	r3, [r7, #20]
 8000b06:	4a39      	ldr	r2, [pc, #228]	@ (8000bec <Bootloader_Memory_Write+0x120>)
 8000b08:	4293      	cmp	r3, r2
 8000b0a:	d003      	beq.n	8000b14 <Bootloader_Memory_Write+0x48>
			|| (HOST_Address == FIRMWARE2_ADDRESS)) {
 8000b0c:	697b      	ldr	r3, [r7, #20]
 8000b0e:	4a38      	ldr	r2, [pc, #224]	@ (8000bf0 <Bootloader_Memory_Write+0x124>)
 8000b10:	4293      	cmp	r3, r2
 8000b12:	d108      	bne.n	8000b26 <Bootloader_Memory_Write+0x5a>
		Temp_Firmware.address = HOST_Address;
 8000b14:	4a37      	ldr	r2, [pc, #220]	@ (8000bf4 <Bootloader_Memory_Write+0x128>)
 8000b16:	697b      	ldr	r3, [r7, #20]
 8000b18:	6053      	str	r3, [r2, #4]
		Temp_Firmware.crc = 0;
 8000b1a:	4b36      	ldr	r3, [pc, #216]	@ (8000bf4 <Bootloader_Memory_Write+0x128>)
 8000b1c:	2200      	movs	r2, #0
 8000b1e:	60da      	str	r2, [r3, #12]
		Temp_Firmware.length = 0;
 8000b20:	4b34      	ldr	r3, [pc, #208]	@ (8000bf4 <Bootloader_Memory_Write+0x128>)
 8000b22:	2200      	movs	r2, #0
 8000b24:	609a      	str	r2, [r3, #8]
	}

	/* Extract the payload length from the Host packet */
	Payload_Len = Host_Buffer[6];
 8000b26:	687b      	ldr	r3, [r7, #4]
 8000b28:	799b      	ldrb	r3, [r3, #6]
 8000b2a:	74fb      	strb	r3, [r7, #19]
	/* Verify the Extracted address to be valid address */
	Address_Verification = Host_Address_Verification(HOST_Address);
 8000b2c:	6978      	ldr	r0, [r7, #20]
 8000b2e:	f000 f867 	bl	8000c00 <Host_Address_Verification>
 8000b32:	4603      	mov	r3, r0
 8000b34:	737b      	strb	r3, [r7, #13]
	if (ADDRESS_IS_VALID == Address_Verification) {
 8000b36:	7b7b      	ldrb	r3, [r7, #13]
 8000b38:	2b01      	cmp	r3, #1
 8000b3a:	d14b      	bne.n	8000bd4 <Bootloader_Memory_Write+0x108>
		/* Write the payload to the Flash memory */
		Flash_Payload_Write_Status = Flash_Memory_Write_Payload(
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	330b      	adds	r3, #11
 8000b40:	7cfa      	ldrb	r2, [r7, #19]
 8000b42:	b292      	uxth	r2, r2
 8000b44:	6979      	ldr	r1, [r7, #20]
 8000b46:	4618      	mov	r0, r3
 8000b48:	f7ff ff92 	bl	8000a70 <Flash_Memory_Write_Payload>
 8000b4c:	4603      	mov	r3, r0
 8000b4e:	733b      	strb	r3, [r7, #12]
				(uint8_t*) &Host_Buffer[11], HOST_Address, Payload_Len);
		if (FLASH_PAYLOAD_WRITE_PASSED == Flash_Payload_Write_Status) {
 8000b50:	7b3b      	ldrb	r3, [r7, #12]
 8000b52:	2b01      	cmp	r3, #1
 8000b54:	d137      	bne.n	8000bc6 <Bootloader_Memory_Write+0xfa>
			Temp_Firmware.length += Payload_Len;
 8000b56:	4b27      	ldr	r3, [pc, #156]	@ (8000bf4 <Bootloader_Memory_Write+0x128>)
 8000b58:	689a      	ldr	r2, [r3, #8]
 8000b5a:	7cfb      	ldrb	r3, [r7, #19]
 8000b5c:	4413      	add	r3, r2
 8000b5e:	4a25      	ldr	r2, [pc, #148]	@ (8000bf4 <Bootloader_Memory_Write+0x128>)
 8000b60:	6093      	str	r3, [r2, #8]
			if (Frame_Index == (Total_Frame - 1)) {
 8000b62:	8a3a      	ldrh	r2, [r7, #16]
 8000b64:	89fb      	ldrh	r3, [r7, #14]
 8000b66:	3b01      	subs	r3, #1
 8000b68:	429a      	cmp	r2, r3
 8000b6a:	d125      	bne.n	8000bb8 <Bootloader_Memory_Write+0xec>
				Temp_Firmware.crc = Firmware_CRC_Verification(Temp_Firmware);
 8000b6c:	4b21      	ldr	r3, [pc, #132]	@ (8000bf4 <Bootloader_Memory_Write+0x128>)
 8000b6e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000b70:	f000 f8d2 	bl	8000d18 <Firmware_CRC_Verification>
 8000b74:	4603      	mov	r3, r0
 8000b76:	4a1f      	ldr	r2, [pc, #124]	@ (8000bf4 <Bootloader_Memory_Write+0x128>)
 8000b78:	60d3      	str	r3, [r2, #12]
				if (Temp_Firmware.address == FIRMWARE1_ADDRESS) {
 8000b7a:	4b1e      	ldr	r3, [pc, #120]	@ (8000bf4 <Bootloader_Memory_Write+0x128>)
 8000b7c:	685b      	ldr	r3, [r3, #4]
 8000b7e:	4a1b      	ldr	r2, [pc, #108]	@ (8000bec <Bootloader_Memory_Write+0x120>)
 8000b80:	4293      	cmp	r3, r2
 8000b82:	d109      	bne.n	8000b98 <Bootloader_Memory_Write+0xcc>
					Firmware1 = Temp_Firmware;
 8000b84:	4a1c      	ldr	r2, [pc, #112]	@ (8000bf8 <Bootloader_Memory_Write+0x12c>)
 8000b86:	4b1b      	ldr	r3, [pc, #108]	@ (8000bf4 <Bootloader_Memory_Write+0x128>)
 8000b88:	4614      	mov	r4, r2
 8000b8a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000b8c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
					Firmware1.is_Available = true;
 8000b90:	4b19      	ldr	r3, [pc, #100]	@ (8000bf8 <Bootloader_Memory_Write+0x12c>)
 8000b92:	2201      	movs	r2, #1
 8000b94:	701a      	strb	r2, [r3, #0]
 8000b96:	e00d      	b.n	8000bb4 <Bootloader_Memory_Write+0xe8>
				} else if (Temp_Firmware.address == FIRMWARE2_ADDRESS) {
 8000b98:	4b16      	ldr	r3, [pc, #88]	@ (8000bf4 <Bootloader_Memory_Write+0x128>)
 8000b9a:	685b      	ldr	r3, [r3, #4]
 8000b9c:	4a14      	ldr	r2, [pc, #80]	@ (8000bf0 <Bootloader_Memory_Write+0x124>)
 8000b9e:	4293      	cmp	r3, r2
 8000ba0:	d108      	bne.n	8000bb4 <Bootloader_Memory_Write+0xe8>
					Firmware2 = Temp_Firmware;
 8000ba2:	4a16      	ldr	r2, [pc, #88]	@ (8000bfc <Bootloader_Memory_Write+0x130>)
 8000ba4:	4b13      	ldr	r3, [pc, #76]	@ (8000bf4 <Bootloader_Memory_Write+0x128>)
 8000ba6:	4614      	mov	r4, r2
 8000ba8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000baa:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
					Firmware2.is_Available = true;
 8000bae:	4b13      	ldr	r3, [pc, #76]	@ (8000bfc <Bootloader_Memory_Write+0x130>)
 8000bb0:	2201      	movs	r2, #1
 8000bb2:	701a      	strb	r2, [r3, #0]
				}
				Flash_Write_Firmware_Info();
 8000bb4:	f000 f8de 	bl	8000d74 <Flash_Write_Firmware_Info>
			}
			/* Report payload write passed */
			Bootloader_Send_Data_To_Host((uint8_t*) &Flash_Payload_Write_Status,
 8000bb8:	f107 030c 	add.w	r3, r7, #12
 8000bbc:	2101      	movs	r1, #1
 8000bbe:	4618      	mov	r0, r3
 8000bc0:	f000 f88c 	bl	8000cdc <Bootloader_Send_Data_To_Host>
		/* Report address verification failed */
		Address_Verification = ADDRESS_IS_INVALID;
		Bootloader_Send_Data_To_Host((uint8_t*) &Address_Verification, 1);
	}

}
 8000bc4:	e00e      	b.n	8000be4 <Bootloader_Memory_Write+0x118>
			Bootloader_Send_Data_To_Host((uint8_t*) &Flash_Payload_Write_Status,
 8000bc6:	f107 030c 	add.w	r3, r7, #12
 8000bca:	2101      	movs	r1, #1
 8000bcc:	4618      	mov	r0, r3
 8000bce:	f000 f885 	bl	8000cdc <Bootloader_Send_Data_To_Host>
}
 8000bd2:	e007      	b.n	8000be4 <Bootloader_Memory_Write+0x118>
		Address_Verification = ADDRESS_IS_INVALID;
 8000bd4:	2300      	movs	r3, #0
 8000bd6:	737b      	strb	r3, [r7, #13]
		Bootloader_Send_Data_To_Host((uint8_t*) &Address_Verification, 1);
 8000bd8:	f107 030d 	add.w	r3, r7, #13
 8000bdc:	2101      	movs	r1, #1
 8000bde:	4618      	mov	r0, r3
 8000be0:	f000 f87c 	bl	8000cdc <Bootloader_Send_Data_To_Host>
}
 8000be4:	bf00      	nop
 8000be6:	371c      	adds	r7, #28
 8000be8:	46bd      	mov	sp, r7
 8000bea:	bd90      	pop	{r4, r7, pc}
 8000bec:	08008000 	.word	0x08008000
 8000bf0:	08080000 	.word	0x08080000
 8000bf4:	2000007c 	.word	0x2000007c
 8000bf8:	20000000 	.word	0x20000000
 8000bfc:	20000010 	.word	0x20000010

08000c00 <Host_Address_Verification>:

static uint8_t Host_Address_Verification(uint32_t Jump_Address) {
 8000c00:	b480      	push	{r7}
 8000c02:	b085      	sub	sp, #20
 8000c04:	af00      	add	r7, sp, #0
 8000c06:	6078      	str	r0, [r7, #4]
	uint8_t Address_Verification = ADDRESS_IS_INVALID;
 8000c08:	2300      	movs	r3, #0
 8000c0a:	73fb      	strb	r3, [r7, #15]

	if ((Jump_Address >= SRAM1_BASE) && (Jump_Address <= STM32F407_SRAM_END)) {
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8000c12:	d306      	bcc.n	8000c22 <Host_Address_Verification+0x22>
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	4a0d      	ldr	r2, [pc, #52]	@ (8000c4c <Host_Address_Verification+0x4c>)
 8000c18:	4293      	cmp	r3, r2
 8000c1a:	d802      	bhi.n	8000c22 <Host_Address_Verification+0x22>
		Address_Verification = ADDRESS_IS_VALID;
 8000c1c:	2301      	movs	r3, #1
 8000c1e:	73fb      	strb	r3, [r7, #15]
 8000c20:	e00c      	b.n	8000c3c <Host_Address_Verification+0x3c>
	} else if ((Jump_Address >= FLASH_BASE)
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8000c28:	d306      	bcc.n	8000c38 <Host_Address_Verification+0x38>
			&& (Jump_Address <= STM32F407_FLASH_END)) {
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	f1b3 6f01 	cmp.w	r3, #135266304	@ 0x8100000
 8000c30:	d802      	bhi.n	8000c38 <Host_Address_Verification+0x38>
		Address_Verification = ADDRESS_IS_VALID;
 8000c32:	2301      	movs	r3, #1
 8000c34:	73fb      	strb	r3, [r7, #15]
 8000c36:	e001      	b.n	8000c3c <Host_Address_Verification+0x3c>
	} else {
		Address_Verification = ADDRESS_IS_INVALID;
 8000c38:	2300      	movs	r3, #0
 8000c3a:	73fb      	strb	r3, [r7, #15]
	}
	return Address_Verification;
 8000c3c:	7bfb      	ldrb	r3, [r7, #15]
}
 8000c3e:	4618      	mov	r0, r3
 8000c40:	3714      	adds	r7, #20
 8000c42:	46bd      	mov	sp, r7
 8000c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c48:	4770      	bx	lr
 8000c4a:	bf00      	nop
 8000c4c:	20030000 	.word	0x20030000

08000c50 <Bootloader_CRC_Verify>:

static uint8_t Bootloader_CRC_Verify(uint8_t *pData, uint32_t Data_Len,
		uint32_t Host_CRC) {
 8000c50:	b480      	push	{r7}
 8000c52:	b089      	sub	sp, #36	@ 0x24
 8000c54:	af00      	add	r7, sp, #0
 8000c56:	60f8      	str	r0, [r7, #12]
 8000c58:	60b9      	str	r1, [r7, #8]
 8000c5a:	607a      	str	r2, [r7, #4]
	uint8_t CRC_Status = CRC_VERIFICATION_FAILED;
 8000c5c:	2300      	movs	r3, #0
 8000c5e:	77fb      	strb	r3, [r7, #31]
	uint32_t MCU_CRC_Calculated = 0;
 8000c60:	2300      	movs	r3, #0
 8000c62:	617b      	str	r3, [r7, #20]
	if (Data_Len == 0xFFFFFFFF)
 8000c64:	68bb      	ldr	r3, [r7, #8]
 8000c66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000c6a:	d102      	bne.n	8000c72 <Bootloader_CRC_Verify+0x22>
		return MCU_CRC_Calculated;
 8000c6c:	697b      	ldr	r3, [r7, #20]
 8000c6e:	b2db      	uxtb	r3, r3
 8000c70:	e01d      	b.n	8000cae <Bootloader_CRC_Verify+0x5e>
	CRC->CR = CRC_CR_RESET;
 8000c72:	4b12      	ldr	r3, [pc, #72]	@ (8000cbc <Bootloader_CRC_Verify+0x6c>)
 8000c74:	2201      	movs	r2, #1
 8000c76:	609a      	str	r2, [r3, #8]
	for (unsigned int i = 0; i < Data_Len; i++) {
 8000c78:	2300      	movs	r3, #0
 8000c7a:	61bb      	str	r3, [r7, #24]
 8000c7c:	e008      	b.n	8000c90 <Bootloader_CRC_Verify+0x40>
		CRC->DR = (uint32_t) pData[i];
 8000c7e:	68fa      	ldr	r2, [r7, #12]
 8000c80:	69bb      	ldr	r3, [r7, #24]
 8000c82:	4413      	add	r3, r2
 8000c84:	781a      	ldrb	r2, [r3, #0]
 8000c86:	4b0d      	ldr	r3, [pc, #52]	@ (8000cbc <Bootloader_CRC_Verify+0x6c>)
 8000c88:	601a      	str	r2, [r3, #0]
	for (unsigned int i = 0; i < Data_Len; i++) {
 8000c8a:	69bb      	ldr	r3, [r7, #24]
 8000c8c:	3301      	adds	r3, #1
 8000c8e:	61bb      	str	r3, [r7, #24]
 8000c90:	69ba      	ldr	r2, [r7, #24]
 8000c92:	68bb      	ldr	r3, [r7, #8]
 8000c94:	429a      	cmp	r2, r3
 8000c96:	d3f2      	bcc.n	8000c7e <Bootloader_CRC_Verify+0x2e>
	}
	if (CRC->DR == Host_CRC) {
 8000c98:	4b08      	ldr	r3, [pc, #32]	@ (8000cbc <Bootloader_CRC_Verify+0x6c>)
 8000c9a:	681b      	ldr	r3, [r3, #0]
 8000c9c:	687a      	ldr	r2, [r7, #4]
 8000c9e:	429a      	cmp	r2, r3
 8000ca0:	d102      	bne.n	8000ca8 <Bootloader_CRC_Verify+0x58>
		CRC_Status = CRC_VERIFICATION_PASSED;
 8000ca2:	2301      	movs	r3, #1
 8000ca4:	77fb      	strb	r3, [r7, #31]
 8000ca6:	e001      	b.n	8000cac <Bootloader_CRC_Verify+0x5c>
	} else {
		CRC_Status = CRC_VERIFICATION_FAILED;
 8000ca8:	2300      	movs	r3, #0
 8000caa:	77fb      	strb	r3, [r7, #31]
	}

	return CRC_Status;
 8000cac:	7ffb      	ldrb	r3, [r7, #31]
}
 8000cae:	4618      	mov	r0, r3
 8000cb0:	3724      	adds	r7, #36	@ 0x24
 8000cb2:	46bd      	mov	sp, r7
 8000cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb8:	4770      	bx	lr
 8000cba:	bf00      	nop
 8000cbc:	40023000 	.word	0x40023000

08000cc0 <Bootloader_Send_NACK>:
		CRC->DR = (uint32_t) pData[i];
	}
	*InitVal = CRC->DR;
}

static void Bootloader_Send_NACK(void) {
 8000cc0:	b580      	push	{r7, lr}
 8000cc2:	b082      	sub	sp, #8
 8000cc4:	af00      	add	r7, sp, #0
	uint8_t Ack_Value = CBL_SEND_NACK;
 8000cc6:	23ab      	movs	r3, #171	@ 0xab
 8000cc8:	71fb      	strb	r3, [r7, #7]
	USART1_send_array((const char*) &Ack_Value, 1);
 8000cca:	1dfb      	adds	r3, r7, #7
 8000ccc:	2101      	movs	r1, #1
 8000cce:	4618      	mov	r0, r3
 8000cd0:	f002 fe95 	bl	80039fe <USART1_send_array>
}
 8000cd4:	bf00      	nop
 8000cd6:	3708      	adds	r7, #8
 8000cd8:	46bd      	mov	sp, r7
 8000cda:	bd80      	pop	{r7, pc}

08000cdc <Bootloader_Send_Data_To_Host>:

static void Bootloader_Send_Data_To_Host(uint8_t *Host_Buffer,
		uint32_t Data_Len) {
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	b082      	sub	sp, #8
 8000ce0:	af00      	add	r7, sp, #0
 8000ce2:	6078      	str	r0, [r7, #4]
 8000ce4:	6039      	str	r1, [r7, #0]
	USART1_send_array((const char*) Host_Buffer, (uint8_t) Data_Len);
 8000ce6:	683b      	ldr	r3, [r7, #0]
 8000ce8:	b2db      	uxtb	r3, r3
 8000cea:	4619      	mov	r1, r3
 8000cec:	6878      	ldr	r0, [r7, #4]
 8000cee:	f002 fe86 	bl	80039fe <USART1_send_array>
}
 8000cf2:	bf00      	nop
 8000cf4:	3708      	adds	r7, #8
 8000cf6:	46bd      	mov	sp, r7
 8000cf8:	bd80      	pop	{r7, pc}
	...

08000cfc <RESET_CHIP>:

static void RESET_CHIP(void) {
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000d00:	b672      	cpsid	i
}
 8000d02:	bf00      	nop
	__disable_irq();

	SysTick->CTRL = 0;
 8000d04:	4b03      	ldr	r3, [pc, #12]	@ (8000d14 <RESET_CHIP+0x18>)
 8000d06:	2200      	movs	r2, #0
 8000d08:	601a      	str	r2, [r3, #0]
	SysTick->LOAD = 0;
 8000d0a:	4b02      	ldr	r3, [pc, #8]	@ (8000d14 <RESET_CHIP+0x18>)
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	605a      	str	r2, [r3, #4]

	NVIC_SystemReset();
 8000d10:	f7ff fbf0 	bl	80004f4 <__NVIC_SystemReset>
 8000d14:	e000e010 	.word	0xe000e010

08000d18 <Firmware_CRC_Verification>:
}

static uint32_t Firmware_CRC_Verification(s_firmware_info fw) {
 8000d18:	b490      	push	{r4, r7}
 8000d1a:	b088      	sub	sp, #32
 8000d1c:	af00      	add	r7, sp, #0
 8000d1e:	463c      	mov	r4, r7
 8000d20:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	if (fw.length == 0)
 8000d24:	68bb      	ldr	r3, [r7, #8]
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	d101      	bne.n	8000d2e <Firmware_CRC_Verification+0x16>
		return 0;
 8000d2a:	2300      	movs	r3, #0
 8000d2c:	e01a      	b.n	8000d64 <Firmware_CRC_Verification+0x4c>

	uint32_t address = fw.address;
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	61fb      	str	r3, [r7, #28]
	uint32_t end_address = fw.address + fw.length;
 8000d32:	687a      	ldr	r2, [r7, #4]
 8000d34:	68bb      	ldr	r3, [r7, #8]
 8000d36:	4413      	add	r3, r2
 8000d38:	61bb      	str	r3, [r7, #24]
	uint8_t data = 0;
 8000d3a:	2300      	movs	r3, #0
 8000d3c:	75fb      	strb	r3, [r7, #23]

	CRC->CR = CRC_CR_RESET;
 8000d3e:	4b0c      	ldr	r3, [pc, #48]	@ (8000d70 <Firmware_CRC_Verification+0x58>)
 8000d40:	2201      	movs	r2, #1
 8000d42:	609a      	str	r2, [r3, #8]

	while (address < end_address) {
 8000d44:	e008      	b.n	8000d58 <Firmware_CRC_Verification+0x40>
		data = *(uint8_t*) address;
 8000d46:	69fb      	ldr	r3, [r7, #28]
 8000d48:	781b      	ldrb	r3, [r3, #0]
 8000d4a:	75fb      	strb	r3, [r7, #23]
		CRC->DR = (uint32_t) data;
 8000d4c:	4a08      	ldr	r2, [pc, #32]	@ (8000d70 <Firmware_CRC_Verification+0x58>)
 8000d4e:	7dfb      	ldrb	r3, [r7, #23]
 8000d50:	6013      	str	r3, [r2, #0]
		address++;
 8000d52:	69fb      	ldr	r3, [r7, #28]
 8000d54:	3301      	adds	r3, #1
 8000d56:	61fb      	str	r3, [r7, #28]
	while (address < end_address) {
 8000d58:	69fa      	ldr	r2, [r7, #28]
 8000d5a:	69bb      	ldr	r3, [r7, #24]
 8000d5c:	429a      	cmp	r2, r3
 8000d5e:	d3f2      	bcc.n	8000d46 <Firmware_CRC_Verification+0x2e>
	}

	return CRC->DR;
 8000d60:	4b03      	ldr	r3, [pc, #12]	@ (8000d70 <Firmware_CRC_Verification+0x58>)
 8000d62:	681b      	ldr	r3, [r3, #0]
}
 8000d64:	4618      	mov	r0, r3
 8000d66:	3720      	adds	r7, #32
 8000d68:	46bd      	mov	sp, r7
 8000d6a:	bc90      	pop	{r4, r7}
 8000d6c:	4770      	bx	lr
 8000d6e:	bf00      	nop
 8000d70:	40023000 	.word	0x40023000

08000d74 <Flash_Write_Firmware_Info>:

static uint8_t Flash_Write_Firmware_Info(void) {
 8000d74:	b580      	push	{r7, lr}
 8000d76:	b084      	sub	sp, #16
 8000d78:	af00      	add	r7, sp, #0
	FLASH_Unlock();
 8000d7a:	f000 fc45 	bl	8001608 <FLASH_Unlock>

	if (FLASH_Erase_Sectors(FIRMWARE_SAVE_SECTOR) != FLASH_OK) {
 8000d7e:	2001      	movs	r0, #1
 8000d80:	f000 fcf4 	bl	800176c <FLASH_Erase_Sectors>
 8000d84:	4603      	mov	r3, r0
 8000d86:	2b00      	cmp	r3, #0
 8000d88:	d003      	beq.n	8000d92 <Flash_Write_Firmware_Info+0x1e>
		FLASH_Lock();
 8000d8a:	f000 fc51 	bl	8001630 <FLASH_Lock>
		return FLASH_PAYLOAD_WRITE_FAILED;
 8000d8e:	2300      	movs	r3, #0
 8000d90:	e03e      	b.n	8000e10 <Flash_Write_Firmware_Info+0x9c>
	}

	uint8_t *data_ptr = (uint8_t*) &Firmware1;
 8000d92:	4b21      	ldr	r3, [pc, #132]	@ (8000e18 <Flash_Write_Firmware_Info+0xa4>)
 8000d94:	607b      	str	r3, [r7, #4]
	for (uint32_t i = 0; i < sizeof(s_firmware_info); i += 4) {
 8000d96:	2300      	movs	r3, #0
 8000d98:	60fb      	str	r3, [r7, #12]
 8000d9a:	e016      	b.n	8000dca <Flash_Write_Firmware_Info+0x56>
		if (FLASH_Write_Word(FIRMWARE_SAVE + i, *(uint32_t*) (data_ptr + i))
 8000d9c:	68fb      	ldr	r3, [r7, #12]
 8000d9e:	f103 6300 	add.w	r3, r3, #134217728	@ 0x8000000
 8000da2:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8000da6:	6879      	ldr	r1, [r7, #4]
 8000da8:	68fa      	ldr	r2, [r7, #12]
 8000daa:	440a      	add	r2, r1
 8000dac:	6812      	ldr	r2, [r2, #0]
 8000dae:	4611      	mov	r1, r2
 8000db0:	4618      	mov	r0, r3
 8000db2:	f000 fca1 	bl	80016f8 <FLASH_Write_Word>
 8000db6:	4603      	mov	r3, r0
 8000db8:	2b00      	cmp	r3, #0
 8000dba:	d003      	beq.n	8000dc4 <Flash_Write_Firmware_Info+0x50>
				!= FLASH_OK) {
			FLASH_Lock();
 8000dbc:	f000 fc38 	bl	8001630 <FLASH_Lock>
			return FLASH_PAYLOAD_WRITE_FAILED;
 8000dc0:	2300      	movs	r3, #0
 8000dc2:	e025      	b.n	8000e10 <Flash_Write_Firmware_Info+0x9c>
	for (uint32_t i = 0; i < sizeof(s_firmware_info); i += 4) {
 8000dc4:	68fb      	ldr	r3, [r7, #12]
 8000dc6:	3304      	adds	r3, #4
 8000dc8:	60fb      	str	r3, [r7, #12]
 8000dca:	68fb      	ldr	r3, [r7, #12]
 8000dcc:	2b0f      	cmp	r3, #15
 8000dce:	d9e5      	bls.n	8000d9c <Flash_Write_Firmware_Info+0x28>
		}
	}

	/* Ghi cả struct Firmware2 */
	data_ptr = (uint8_t*) &Firmware2;
 8000dd0:	4b12      	ldr	r3, [pc, #72]	@ (8000e1c <Flash_Write_Firmware_Info+0xa8>)
 8000dd2:	607b      	str	r3, [r7, #4]
	for (uint32_t i = 0; i < sizeof(s_firmware_info); i += 4) {
 8000dd4:	2300      	movs	r3, #0
 8000dd6:	60bb      	str	r3, [r7, #8]
 8000dd8:	e014      	b.n	8000e04 <Flash_Write_Firmware_Info+0x90>
		if (FLASH_Write_Word(FIRMWARE_SAVE + sizeof(s_firmware_info) + i,
 8000dda:	68ba      	ldr	r2, [r7, #8]
 8000ddc:	4b10      	ldr	r3, [pc, #64]	@ (8000e20 <Flash_Write_Firmware_Info+0xac>)
 8000dde:	4413      	add	r3, r2
				*(uint32_t*) (data_ptr + i)) != FLASH_OK) {
 8000de0:	6879      	ldr	r1, [r7, #4]
 8000de2:	68ba      	ldr	r2, [r7, #8]
 8000de4:	440a      	add	r2, r1
		if (FLASH_Write_Word(FIRMWARE_SAVE + sizeof(s_firmware_info) + i,
 8000de6:	6812      	ldr	r2, [r2, #0]
 8000de8:	4611      	mov	r1, r2
 8000dea:	4618      	mov	r0, r3
 8000dec:	f000 fc84 	bl	80016f8 <FLASH_Write_Word>
 8000df0:	4603      	mov	r3, r0
 8000df2:	2b00      	cmp	r3, #0
 8000df4:	d003      	beq.n	8000dfe <Flash_Write_Firmware_Info+0x8a>
			FLASH_Lock();
 8000df6:	f000 fc1b 	bl	8001630 <FLASH_Lock>
			return FLASH_PAYLOAD_WRITE_FAILED;
 8000dfa:	2300      	movs	r3, #0
 8000dfc:	e008      	b.n	8000e10 <Flash_Write_Firmware_Info+0x9c>
	for (uint32_t i = 0; i < sizeof(s_firmware_info); i += 4) {
 8000dfe:	68bb      	ldr	r3, [r7, #8]
 8000e00:	3304      	adds	r3, #4
 8000e02:	60bb      	str	r3, [r7, #8]
 8000e04:	68bb      	ldr	r3, [r7, #8]
 8000e06:	2b0f      	cmp	r3, #15
 8000e08:	d9e7      	bls.n	8000dda <Flash_Write_Firmware_Info+0x66>
		}
	}

	FLASH_Lock();
 8000e0a:	f000 fc11 	bl	8001630 <FLASH_Lock>
	return FLASH_PAYLOAD_WRITE_PASSED;
 8000e0e:	2301      	movs	r3, #1
}
 8000e10:	4618      	mov	r0, r3
 8000e12:	3710      	adds	r7, #16
 8000e14:	46bd      	mov	sp, r7
 8000e16:	bd80      	pop	{r7, pc}
 8000e18:	20000000 	.word	0x20000000
 8000e1c:	20000010 	.word	0x20000010
 8000e20:	08004010 	.word	0x08004010

08000e24 <Flash_Read_Firmware_Info>:

static void Flash_Read_Firmware_Info(void) {
 8000e24:	b490      	push	{r4, r7}
 8000e26:	af00      	add	r7, sp, #0
	memcpy(&Temp_Firmware, (void*) FIRMWARE_SAVE, sizeof(s_firmware_info));
 8000e28:	4a12      	ldr	r2, [pc, #72]	@ (8000e74 <Flash_Read_Firmware_Info+0x50>)
 8000e2a:	4b13      	ldr	r3, [pc, #76]	@ (8000e78 <Flash_Read_Firmware_Info+0x54>)
 8000e2c:	4614      	mov	r4, r2
 8000e2e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000e30:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	if (Temp_Firmware.address != 0xFFFFFFFF) {
 8000e34:	4b0f      	ldr	r3, [pc, #60]	@ (8000e74 <Flash_Read_Firmware_Info+0x50>)
 8000e36:	685b      	ldr	r3, [r3, #4]
 8000e38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000e3c:	d005      	beq.n	8000e4a <Flash_Read_Firmware_Info+0x26>
		memcpy(&Firmware1, &Temp_Firmware, sizeof(s_firmware_info));
 8000e3e:	4a0f      	ldr	r2, [pc, #60]	@ (8000e7c <Flash_Read_Firmware_Info+0x58>)
 8000e40:	4b0c      	ldr	r3, [pc, #48]	@ (8000e74 <Flash_Read_Firmware_Info+0x50>)
 8000e42:	4614      	mov	r4, r2
 8000e44:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000e46:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	}
	memcpy(&Temp_Firmware, (void*) (FIRMWARE_SAVE + sizeof(s_firmware_info)),
 8000e4a:	4a0a      	ldr	r2, [pc, #40]	@ (8000e74 <Flash_Read_Firmware_Info+0x50>)
 8000e4c:	4b0c      	ldr	r3, [pc, #48]	@ (8000e80 <Flash_Read_Firmware_Info+0x5c>)
 8000e4e:	4614      	mov	r4, r2
 8000e50:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000e52:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			sizeof(s_firmware_info));
	if (Temp_Firmware.address != 0xFFFFFFFF) {
 8000e56:	4b07      	ldr	r3, [pc, #28]	@ (8000e74 <Flash_Read_Firmware_Info+0x50>)
 8000e58:	685b      	ldr	r3, [r3, #4]
 8000e5a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000e5e:	d005      	beq.n	8000e6c <Flash_Read_Firmware_Info+0x48>
		memcpy(&Firmware2, &Temp_Firmware, sizeof(s_firmware_info));
 8000e60:	4a08      	ldr	r2, [pc, #32]	@ (8000e84 <Flash_Read_Firmware_Info+0x60>)
 8000e62:	4b04      	ldr	r3, [pc, #16]	@ (8000e74 <Flash_Read_Firmware_Info+0x50>)
 8000e64:	4614      	mov	r4, r2
 8000e66:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000e68:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	}
}
 8000e6c:	bf00      	nop
 8000e6e:	46bd      	mov	sp, r7
 8000e70:	bc90      	pop	{r4, r7}
 8000e72:	4770      	bx	lr
 8000e74:	2000007c 	.word	0x2000007c
 8000e78:	08004000 	.word	0x08004000
 8000e7c:	20000000 	.word	0x20000000
 8000e80:	08004010 	.word	0x08004010
 8000e84:	20000010 	.word	0x20000010

08000e88 <Firmware_Check_Available>:

void Firmware_Check_Available() {
 8000e88:	b580      	push	{r7, lr}
 8000e8a:	b082      	sub	sp, #8
 8000e8c:	af00      	add	r7, sp, #0
	uint32_t CRC_Result = 0;
 8000e8e:	2300      	movs	r3, #0
 8000e90:	607b      	str	r3, [r7, #4]
	Flash_Read_Firmware_Info();
 8000e92:	f7ff ffc7 	bl	8000e24 <Flash_Read_Firmware_Info>

	if (Firmware1.is_Available == true) {
 8000e96:	4b1e      	ldr	r3, [pc, #120]	@ (8000f10 <Firmware_Check_Available+0x88>)
 8000e98:	781b      	ldrb	r3, [r3, #0]
 8000e9a:	2b00      	cmp	r3, #0
 8000e9c:	d016      	beq.n	8000ecc <Firmware_Check_Available+0x44>
		USART1_send_string("Firmware 1 CRC checking...\n");
 8000e9e:	481d      	ldr	r0, [pc, #116]	@ (8000f14 <Firmware_Check_Available+0x8c>)
 8000ea0:	f002 fd98 	bl	80039d4 <USART1_send_string>
		CRC_Result = Firmware_CRC_Verification(Firmware1);
 8000ea4:	4b1a      	ldr	r3, [pc, #104]	@ (8000f10 <Firmware_Check_Available+0x88>)
 8000ea6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000ea8:	f7ff ff36 	bl	8000d18 <Firmware_CRC_Verification>
 8000eac:	6078      	str	r0, [r7, #4]
		if (CRC_Result == Firmware1.crc) {
 8000eae:	4b18      	ldr	r3, [pc, #96]	@ (8000f10 <Firmware_Check_Available+0x88>)
 8000eb0:	68db      	ldr	r3, [r3, #12]
 8000eb2:	687a      	ldr	r2, [r7, #4]
 8000eb4:	429a      	cmp	r2, r3
 8000eb6:	d109      	bne.n	8000ecc <Firmware_Check_Available+0x44>
			USART1_send_string("Firmware 1 CRC successfully checked\n");
 8000eb8:	4817      	ldr	r0, [pc, #92]	@ (8000f18 <Firmware_Check_Available+0x90>)
 8000eba:	f002 fd8b 	bl	80039d4 <USART1_send_string>
			USART1_send_string("Chosing Firmware 1 for auto boot\n");
 8000ebe:	4817      	ldr	r0, [pc, #92]	@ (8000f1c <Firmware_Check_Available+0x94>)
 8000ec0:	f002 fd88 	bl	80039d4 <USART1_send_string>
			firmware_sel = 1;
 8000ec4:	4b16      	ldr	r3, [pc, #88]	@ (8000f20 <Firmware_Check_Available+0x98>)
 8000ec6:	2201      	movs	r2, #1
 8000ec8:	701a      	strb	r2, [r3, #0]
			return;
 8000eca:	e01d      	b.n	8000f08 <Firmware_Check_Available+0x80>
		}
	}

	if (Firmware2.is_Available == true) {
 8000ecc:	4b15      	ldr	r3, [pc, #84]	@ (8000f24 <Firmware_Check_Available+0x9c>)
 8000ece:	781b      	ldrb	r3, [r3, #0]
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	d016      	beq.n	8000f02 <Firmware_Check_Available+0x7a>
		USART1_send_string("Firmware 2 CRC checking...\n");
 8000ed4:	4814      	ldr	r0, [pc, #80]	@ (8000f28 <Firmware_Check_Available+0xa0>)
 8000ed6:	f002 fd7d 	bl	80039d4 <USART1_send_string>
		CRC_Result = Firmware_CRC_Verification(Firmware2);
 8000eda:	4b12      	ldr	r3, [pc, #72]	@ (8000f24 <Firmware_Check_Available+0x9c>)
 8000edc:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000ede:	f7ff ff1b 	bl	8000d18 <Firmware_CRC_Verification>
 8000ee2:	6078      	str	r0, [r7, #4]
		if (CRC_Result == Firmware2.crc) {
 8000ee4:	4b0f      	ldr	r3, [pc, #60]	@ (8000f24 <Firmware_Check_Available+0x9c>)
 8000ee6:	68db      	ldr	r3, [r3, #12]
 8000ee8:	687a      	ldr	r2, [r7, #4]
 8000eea:	429a      	cmp	r2, r3
 8000eec:	d109      	bne.n	8000f02 <Firmware_Check_Available+0x7a>
			USART1_send_string("Firmware 2 CRC successfully checked\n");
 8000eee:	480f      	ldr	r0, [pc, #60]	@ (8000f2c <Firmware_Check_Available+0xa4>)
 8000ef0:	f002 fd70 	bl	80039d4 <USART1_send_string>
			USART1_send_string("Chosing Firmware 2 for auto boot\n");
 8000ef4:	480e      	ldr	r0, [pc, #56]	@ (8000f30 <Firmware_Check_Available+0xa8>)
 8000ef6:	f002 fd6d 	bl	80039d4 <USART1_send_string>
			firmware_sel = 2;
 8000efa:	4b09      	ldr	r3, [pc, #36]	@ (8000f20 <Firmware_Check_Available+0x98>)
 8000efc:	2202      	movs	r2, #2
 8000efe:	701a      	strb	r2, [r3, #0]
			return;
 8000f00:	e002      	b.n	8000f08 <Firmware_Check_Available+0x80>
		}
	}
	USART1_send_string("No firmware dectected");
 8000f02:	480c      	ldr	r0, [pc, #48]	@ (8000f34 <Firmware_Check_Available+0xac>)
 8000f04:	f002 fd66 	bl	80039d4 <USART1_send_string>
}
 8000f08:	3708      	adds	r7, #8
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	bd80      	pop	{r7, pc}
 8000f0e:	bf00      	nop
 8000f10:	20000000 	.word	0x20000000
 8000f14:	08003b78 	.word	0x08003b78
 8000f18:	08003b94 	.word	0x08003b94
 8000f1c:	08003bbc 	.word	0x08003bbc
 8000f20:	20000020 	.word	0x20000020
 8000f24:	20000010 	.word	0x20000010
 8000f28:	08003be0 	.word	0x08003be0
 8000f2c:	08003bfc 	.word	0x08003bfc
 8000f30:	08003c24 	.word	0x08003c24
 8000f34:	08003c48 	.word	0x08003c48

08000f38 <Wait_For_Request>:

void Wait_For_Request() {
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	b082      	sub	sp, #8
 8000f3c:	af00      	add	r7, sp, #0
	uint32_t tick = HAL_GetTick();
 8000f3e:	f000 fd17 	bl	8001970 <HAL_GetTick>
 8000f42:	6078      	str	r0, [r7, #4]
	USART1_send_string("Bootloader wait for command\n");
 8000f44:	481f      	ldr	r0, [pc, #124]	@ (8000fc4 <Wait_For_Request+0x8c>)
 8000f46:	f002 fd45 	bl	80039d4 <USART1_send_string>
	while (rbuffer_empty(&p_UART1_meta->rb_rx)) {
 8000f4a:	e02f      	b.n	8000fac <Wait_For_Request+0x74>
		HAL_GPIO_TogglePin(GPIOE, GPIO_PIN_11);
 8000f4c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000f50:	481d      	ldr	r0, [pc, #116]	@ (8000fc8 <Wait_For_Request+0x90>)
 8000f52:	f001 f862 	bl	800201a <HAL_GPIO_TogglePin>
		HAL_Delay(500);
 8000f56:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000f5a:	f000 fd15 	bl	8001988 <HAL_Delay>
		if (HAL_GetTick() - tick > 10000) {
 8000f5e:	f000 fd07 	bl	8001970 <HAL_GetTick>
 8000f62:	4602      	mov	r2, r0
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	1ad3      	subs	r3, r2, r3
 8000f68:	f242 7210 	movw	r2, #10000	@ 0x2710
 8000f6c:	4293      	cmp	r3, r2
 8000f6e:	d91d      	bls.n	8000fac <Wait_For_Request+0x74>
			if (firmware_sel == 1) {
 8000f70:	4b16      	ldr	r3, [pc, #88]	@ (8000fcc <Wait_For_Request+0x94>)
 8000f72:	781b      	ldrb	r3, [r3, #0]
 8000f74:	2b01      	cmp	r3, #1
 8000f76:	d108      	bne.n	8000f8a <Wait_For_Request+0x52>
				USART1_send_string("Timeout, jump to Firmware 1\n");
 8000f78:	4815      	ldr	r0, [pc, #84]	@ (8000fd0 <Wait_For_Request+0x98>)
 8000f7a:	f002 fd2b 	bl	80039d4 <USART1_send_string>
				Jump_To_App(Firmware1.address);
 8000f7e:	4b15      	ldr	r3, [pc, #84]	@ (8000fd4 <Wait_For_Request+0x9c>)
 8000f80:	685b      	ldr	r3, [r3, #4]
 8000f82:	4618      	mov	r0, r3
 8000f84:	f7ff fc1a 	bl	80007bc <Jump_To_App>
				return;
 8000f88:	e018      	b.n	8000fbc <Wait_For_Request+0x84>
			} else if (firmware_sel == 2) {
 8000f8a:	4b10      	ldr	r3, [pc, #64]	@ (8000fcc <Wait_For_Request+0x94>)
 8000f8c:	781b      	ldrb	r3, [r3, #0]
 8000f8e:	2b02      	cmp	r3, #2
 8000f90:	d108      	bne.n	8000fa4 <Wait_For_Request+0x6c>
				USART1_send_string("Timeout, jump to Firmware 2\n");
 8000f92:	4811      	ldr	r0, [pc, #68]	@ (8000fd8 <Wait_For_Request+0xa0>)
 8000f94:	f002 fd1e 	bl	80039d4 <USART1_send_string>
				Jump_To_App(Firmware2.address);
 8000f98:	4b10      	ldr	r3, [pc, #64]	@ (8000fdc <Wait_For_Request+0xa4>)
 8000f9a:	685b      	ldr	r3, [r3, #4]
 8000f9c:	4618      	mov	r0, r3
 8000f9e:	f7ff fc0d 	bl	80007bc <Jump_To_App>
				return;
 8000fa2:	e00b      	b.n	8000fbc <Wait_For_Request+0x84>
			} else {
				USART1_send_string("Timeout, no firmware dectected");
 8000fa4:	480e      	ldr	r0, [pc, #56]	@ (8000fe0 <Wait_For_Request+0xa8>)
 8000fa6:	f002 fd15 	bl	80039d4 <USART1_send_string>
				return;
 8000faa:	e007      	b.n	8000fbc <Wait_For_Request+0x84>
	while (rbuffer_empty(&p_UART1_meta->rb_rx)) {
 8000fac:	4b0d      	ldr	r3, [pc, #52]	@ (8000fe4 <Wait_For_Request+0xac>)
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	4618      	mov	r0, r3
 8000fb2:	f002 fb5b 	bl	800366c <rbuffer_empty>
 8000fb6:	4603      	mov	r3, r0
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	d1c7      	bne.n	8000f4c <Wait_For_Request+0x14>
			}
		}
	}
}
 8000fbc:	3708      	adds	r7, #8
 8000fbe:	46bd      	mov	sp, r7
 8000fc0:	bd80      	pop	{r7, pc}
 8000fc2:	bf00      	nop
 8000fc4:	08003c60 	.word	0x08003c60
 8000fc8:	40021000 	.word	0x40021000
 8000fcc:	20000020 	.word	0x20000020
 8000fd0:	08003c80 	.word	0x08003c80
 8000fd4:	20000000 	.word	0x20000000
 8000fd8:	08003ca0 	.word	0x08003ca0
 8000fdc:	20000010 	.word	0x20000010
 8000fe0:	08003cc0 	.word	0x08003cc0
 8000fe4:	2000005c 	.word	0x2000005c

08000fe8 <__NVIC_GetPriorityGrouping>:
{
 8000fe8:	b480      	push	{r7}
 8000fea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000fec:	4b04      	ldr	r3, [pc, #16]	@ (8001000 <__NVIC_GetPriorityGrouping+0x18>)
 8000fee:	68db      	ldr	r3, [r3, #12]
 8000ff0:	0a1b      	lsrs	r3, r3, #8
 8000ff2:	f003 0307 	and.w	r3, r3, #7
}
 8000ff6:	4618      	mov	r0, r3
 8000ff8:	46bd      	mov	sp, r7
 8000ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ffe:	4770      	bx	lr
 8001000:	e000ed00 	.word	0xe000ed00

08001004 <__NVIC_EnableIRQ>:
{
 8001004:	b480      	push	{r7}
 8001006:	b083      	sub	sp, #12
 8001008:	af00      	add	r7, sp, #0
 800100a:	4603      	mov	r3, r0
 800100c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800100e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001012:	2b00      	cmp	r3, #0
 8001014:	db0b      	blt.n	800102e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001016:	79fb      	ldrb	r3, [r7, #7]
 8001018:	f003 021f 	and.w	r2, r3, #31
 800101c:	4907      	ldr	r1, [pc, #28]	@ (800103c <__NVIC_EnableIRQ+0x38>)
 800101e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001022:	095b      	lsrs	r3, r3, #5
 8001024:	2001      	movs	r0, #1
 8001026:	fa00 f202 	lsl.w	r2, r0, r2
 800102a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800102e:	bf00      	nop
 8001030:	370c      	adds	r7, #12
 8001032:	46bd      	mov	sp, r7
 8001034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001038:	4770      	bx	lr
 800103a:	bf00      	nop
 800103c:	e000e100 	.word	0xe000e100

08001040 <__NVIC_SetPriority>:
{
 8001040:	b480      	push	{r7}
 8001042:	b083      	sub	sp, #12
 8001044:	af00      	add	r7, sp, #0
 8001046:	4603      	mov	r3, r0
 8001048:	6039      	str	r1, [r7, #0]
 800104a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800104c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001050:	2b00      	cmp	r3, #0
 8001052:	db0a      	blt.n	800106a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001054:	683b      	ldr	r3, [r7, #0]
 8001056:	b2da      	uxtb	r2, r3
 8001058:	490c      	ldr	r1, [pc, #48]	@ (800108c <__NVIC_SetPriority+0x4c>)
 800105a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800105e:	0112      	lsls	r2, r2, #4
 8001060:	b2d2      	uxtb	r2, r2
 8001062:	440b      	add	r3, r1
 8001064:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8001068:	e00a      	b.n	8001080 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800106a:	683b      	ldr	r3, [r7, #0]
 800106c:	b2da      	uxtb	r2, r3
 800106e:	4908      	ldr	r1, [pc, #32]	@ (8001090 <__NVIC_SetPriority+0x50>)
 8001070:	79fb      	ldrb	r3, [r7, #7]
 8001072:	f003 030f 	and.w	r3, r3, #15
 8001076:	3b04      	subs	r3, #4
 8001078:	0112      	lsls	r2, r2, #4
 800107a:	b2d2      	uxtb	r2, r2
 800107c:	440b      	add	r3, r1
 800107e:	761a      	strb	r2, [r3, #24]
}
 8001080:	bf00      	nop
 8001082:	370c      	adds	r7, #12
 8001084:	46bd      	mov	sp, r7
 8001086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800108a:	4770      	bx	lr
 800108c:	e000e100 	.word	0xe000e100
 8001090:	e000ed00 	.word	0xe000ed00

08001094 <NVIC_EncodePriority>:
{
 8001094:	b480      	push	{r7}
 8001096:	b089      	sub	sp, #36	@ 0x24
 8001098:	af00      	add	r7, sp, #0
 800109a:	60f8      	str	r0, [r7, #12]
 800109c:	60b9      	str	r1, [r7, #8]
 800109e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80010a0:	68fb      	ldr	r3, [r7, #12]
 80010a2:	f003 0307 	and.w	r3, r3, #7
 80010a6:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80010a8:	69fb      	ldr	r3, [r7, #28]
 80010aa:	f1c3 0307 	rsb	r3, r3, #7
 80010ae:	2b04      	cmp	r3, #4
 80010b0:	bf28      	it	cs
 80010b2:	2304      	movcs	r3, #4
 80010b4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80010b6:	69fb      	ldr	r3, [r7, #28]
 80010b8:	3304      	adds	r3, #4
 80010ba:	2b06      	cmp	r3, #6
 80010bc:	d902      	bls.n	80010c4 <NVIC_EncodePriority+0x30>
 80010be:	69fb      	ldr	r3, [r7, #28]
 80010c0:	3b03      	subs	r3, #3
 80010c2:	e000      	b.n	80010c6 <NVIC_EncodePriority+0x32>
 80010c4:	2300      	movs	r3, #0
 80010c6:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010c8:	f04f 32ff 	mov.w	r2, #4294967295
 80010cc:	69bb      	ldr	r3, [r7, #24]
 80010ce:	fa02 f303 	lsl.w	r3, r2, r3
 80010d2:	43da      	mvns	r2, r3
 80010d4:	68bb      	ldr	r3, [r7, #8]
 80010d6:	401a      	ands	r2, r3
 80010d8:	697b      	ldr	r3, [r7, #20]
 80010da:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80010dc:	f04f 31ff 	mov.w	r1, #4294967295
 80010e0:	697b      	ldr	r3, [r7, #20]
 80010e2:	fa01 f303 	lsl.w	r3, r1, r3
 80010e6:	43d9      	mvns	r1, r3
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010ec:	4313      	orrs	r3, r2
}
 80010ee:	4618      	mov	r0, r3
 80010f0:	3724      	adds	r7, #36	@ 0x24
 80010f2:	46bd      	mov	sp, r7
 80010f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f8:	4770      	bx	lr

080010fa <LL_USART_Enable>:
  * @rmtoll CR1          UE            LL_USART_Enable
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
{
 80010fa:	b480      	push	{r7}
 80010fc:	b083      	sub	sp, #12
 80010fe:	af00      	add	r7, sp, #0
 8001100:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	68db      	ldr	r3, [r3, #12]
 8001106:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	60da      	str	r2, [r3, #12]
}
 800110e:	bf00      	nop
 8001110:	370c      	adds	r7, #12
 8001112:	46bd      	mov	sp, r7
 8001114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001118:	4770      	bx	lr

0800111a <LL_USART_ConfigAsyncMode>:
  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
{
 800111a:	b480      	push	{r7}
 800111c:	b083      	sub	sp, #12
 800111e:	af00      	add	r7, sp, #0
 8001120:	6078      	str	r0, [r7, #4]
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.*/
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	691b      	ldr	r3, [r3, #16]
 8001126:	f423 4290 	bic.w	r2, r3, #18432	@ 0x4800
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	695b      	ldr	r3, [r3, #20]
 8001132:	f023 022a 	bic.w	r2, r3, #42	@ 0x2a
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	615a      	str	r2, [r3, #20]
}
 800113a:	bf00      	nop
 800113c:	370c      	adds	r7, #12
 800113e:	46bd      	mov	sp, r7
 8001140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001144:	4770      	bx	lr
	...

08001148 <LL_AHB1_GRP1_EnableClock>:
{
 8001148:	b480      	push	{r7}
 800114a:	b085      	sub	sp, #20
 800114c:	af00      	add	r7, sp, #0
 800114e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8001150:	4b08      	ldr	r3, [pc, #32]	@ (8001174 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001152:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001154:	4907      	ldr	r1, [pc, #28]	@ (8001174 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	4313      	orrs	r3, r2
 800115a:	630b      	str	r3, [r1, #48]	@ 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 800115c:	4b05      	ldr	r3, [pc, #20]	@ (8001174 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800115e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	4013      	ands	r3, r2
 8001164:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001166:	68fb      	ldr	r3, [r7, #12]
}
 8001168:	bf00      	nop
 800116a:	3714      	adds	r7, #20
 800116c:	46bd      	mov	sp, r7
 800116e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001172:	4770      	bx	lr
 8001174:	40023800 	.word	0x40023800

08001178 <LL_APB2_GRP1_EnableClock>:
{
 8001178:	b480      	push	{r7}
 800117a:	b085      	sub	sp, #20
 800117c:	af00      	add	r7, sp, #0
 800117e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8001180:	4b08      	ldr	r3, [pc, #32]	@ (80011a4 <LL_APB2_GRP1_EnableClock+0x2c>)
 8001182:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001184:	4907      	ldr	r1, [pc, #28]	@ (80011a4 <LL_APB2_GRP1_EnableClock+0x2c>)
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	4313      	orrs	r3, r2
 800118a:	644b      	str	r3, [r1, #68]	@ 0x44
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 800118c:	4b05      	ldr	r3, [pc, #20]	@ (80011a4 <LL_APB2_GRP1_EnableClock+0x2c>)
 800118e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	4013      	ands	r3, r2
 8001194:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001196:	68fb      	ldr	r3, [r7, #12]
}
 8001198:	bf00      	nop
 800119a:	3714      	adds	r7, #20
 800119c:	46bd      	mov	sp, r7
 800119e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a2:	4770      	bx	lr
 80011a4:	40023800 	.word	0x40023800

080011a8 <Status_Led>:
                            0,                          //count from start
                            true                        //is active
                    },
                };
static void Status_Led(void*)
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b082      	sub	sp, #8
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	6078      	str	r0, [r7, #4]
	HAL_GPIO_TogglePin(GPIOE, GPIO_PIN_11);
 80011b0:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80011b4:	4803      	ldr	r0, [pc, #12]	@ (80011c4 <Status_Led+0x1c>)
 80011b6:	f000 ff30 	bl	800201a <HAL_GPIO_TogglePin>

//	USART1_send_string("Bootloader Firmware\n");
 //   USART3_send_string("HELLO\r\n");
}
 80011ba:	bf00      	nop
 80011bc:	3708      	adds	r7, #8
 80011be:	46bd      	mov	sp, r7
 80011c0:	bd80      	pop	{r7, pc}
 80011c2:	bf00      	nop
 80011c4:	40021000 	.word	0x40021000

080011c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80011cc:	f000 fb34 	bl	8001838 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80011d0:	f000 f810 	bl	80011f4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */
//  Jump_To_App(0x0800C000);
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80011d4:	f000 f8e2 	bl	800139c <MX_GPIO_Init>
  MX_CRC_Init();
 80011d8:	f000 f86c 	bl	80012b4 <MX_CRC_Init>
  MX_USART1_UART_Init();
 80011dc:	f000 f87e 	bl	80012dc <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  USART1_init();
 80011e0:	f002 fbbc 	bl	800395c <USART1_init>
  Firmware_Check_Available();
 80011e4:	f7ff fe50 	bl	8000e88 <Firmware_Check_Available>
  Wait_For_Request();
 80011e8:	f7ff fea6 	bl	8000f38 <Wait_For_Request>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  SchedulerRun();
 80011ec:	f002 fc32 	bl	8003a54 <SchedulerRun>
 80011f0:	e7fc      	b.n	80011ec <main+0x24>
	...

080011f4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	b094      	sub	sp, #80	@ 0x50
 80011f8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011fa:	f107 0320 	add.w	r3, r7, #32
 80011fe:	2230      	movs	r2, #48	@ 0x30
 8001200:	2100      	movs	r1, #0
 8001202:	4618      	mov	r0, r3
 8001204:	f002 fc80 	bl	8003b08 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001208:	f107 030c 	add.w	r3, r7, #12
 800120c:	2200      	movs	r2, #0
 800120e:	601a      	str	r2, [r3, #0]
 8001210:	605a      	str	r2, [r3, #4]
 8001212:	609a      	str	r2, [r3, #8]
 8001214:	60da      	str	r2, [r3, #12]
 8001216:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001218:	2300      	movs	r3, #0
 800121a:	60bb      	str	r3, [r7, #8]
 800121c:	4b23      	ldr	r3, [pc, #140]	@ (80012ac <SystemClock_Config+0xb8>)
 800121e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001220:	4a22      	ldr	r2, [pc, #136]	@ (80012ac <SystemClock_Config+0xb8>)
 8001222:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001226:	6413      	str	r3, [r2, #64]	@ 0x40
 8001228:	4b20      	ldr	r3, [pc, #128]	@ (80012ac <SystemClock_Config+0xb8>)
 800122a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800122c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001230:	60bb      	str	r3, [r7, #8]
 8001232:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001234:	2300      	movs	r3, #0
 8001236:	607b      	str	r3, [r7, #4]
 8001238:	4b1d      	ldr	r3, [pc, #116]	@ (80012b0 <SystemClock_Config+0xbc>)
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	4a1c      	ldr	r2, [pc, #112]	@ (80012b0 <SystemClock_Config+0xbc>)
 800123e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001242:	6013      	str	r3, [r2, #0]
 8001244:	4b1a      	ldr	r3, [pc, #104]	@ (80012b0 <SystemClock_Config+0xbc>)
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800124c:	607b      	str	r3, [r7, #4]
 800124e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001250:	2302      	movs	r3, #2
 8001252:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001254:	2301      	movs	r3, #1
 8001256:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001258:	2310      	movs	r3, #16
 800125a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800125c:	2300      	movs	r3, #0
 800125e:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001260:	f107 0320 	add.w	r3, r7, #32
 8001264:	4618      	mov	r0, r3
 8001266:	f000 fef3 	bl	8002050 <HAL_RCC_OscConfig>
 800126a:	4603      	mov	r3, r0
 800126c:	2b00      	cmp	r3, #0
 800126e:	d001      	beq.n	8001274 <SystemClock_Config+0x80>
  {
    Error_Handler();
 8001270:	f000 f8ee 	bl	8001450 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001274:	230f      	movs	r3, #15
 8001276:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001278:	2300      	movs	r3, #0
 800127a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800127c:	2300      	movs	r3, #0
 800127e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001280:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001284:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001286:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800128a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800128c:	f107 030c 	add.w	r3, r7, #12
 8001290:	2100      	movs	r1, #0
 8001292:	4618      	mov	r0, r3
 8001294:	f001 f954 	bl	8002540 <HAL_RCC_ClockConfig>
 8001298:	4603      	mov	r3, r0
 800129a:	2b00      	cmp	r3, #0
 800129c:	d001      	beq.n	80012a2 <SystemClock_Config+0xae>
  {
    Error_Handler();
 800129e:	f000 f8d7 	bl	8001450 <Error_Handler>
  }
}
 80012a2:	bf00      	nop
 80012a4:	3750      	adds	r7, #80	@ 0x50
 80012a6:	46bd      	mov	sp, r7
 80012a8:	bd80      	pop	{r7, pc}
 80012aa:	bf00      	nop
 80012ac:	40023800 	.word	0x40023800
 80012b0:	40007000 	.word	0x40007000

080012b4 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 80012b8:	4b06      	ldr	r3, [pc, #24]	@ (80012d4 <MX_CRC_Init+0x20>)
 80012ba:	4a07      	ldr	r2, [pc, #28]	@ (80012d8 <MX_CRC_Init+0x24>)
 80012bc:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 80012be:	4805      	ldr	r0, [pc, #20]	@ (80012d4 <MX_CRC_Init+0x20>)
 80012c0:	f000 fc6b 	bl	8001b9a <HAL_CRC_Init>
 80012c4:	4603      	mov	r3, r0
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d001      	beq.n	80012ce <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 80012ca:	f000 f8c1 	bl	8001450 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 80012ce:	bf00      	nop
 80012d0:	bd80      	pop	{r7, pc}
 80012d2:	bf00      	nop
 80012d4:	20000128 	.word	0x20000128
 80012d8:	40023000 	.word	0x40023000

080012dc <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	b08e      	sub	sp, #56	@ 0x38
 80012e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART1_Init 0 */

  /* USER CODE END USART1_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 80012e2:	f107 031c 	add.w	r3, r7, #28
 80012e6:	2200      	movs	r2, #0
 80012e8:	601a      	str	r2, [r3, #0]
 80012ea:	605a      	str	r2, [r3, #4]
 80012ec:	609a      	str	r2, [r3, #8]
 80012ee:	60da      	str	r2, [r3, #12]
 80012f0:	611a      	str	r2, [r3, #16]
 80012f2:	615a      	str	r2, [r3, #20]
 80012f4:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012f6:	1d3b      	adds	r3, r7, #4
 80012f8:	2200      	movs	r2, #0
 80012fa:	601a      	str	r2, [r3, #0]
 80012fc:	605a      	str	r2, [r3, #4]
 80012fe:	609a      	str	r2, [r3, #8]
 8001300:	60da      	str	r2, [r3, #12]
 8001302:	611a      	str	r2, [r3, #16]
 8001304:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_USART1);
 8001306:	2010      	movs	r0, #16
 8001308:	f7ff ff36 	bl	8001178 <LL_APB2_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 800130c:	2001      	movs	r0, #1
 800130e:	f7ff ff1b 	bl	8001148 <LL_AHB1_GRP1_EnableClock>
  /**USART1 GPIO Configuration
  PA9   ------> USART1_TX
  PA10   ------> USART1_RX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_9|LL_GPIO_PIN_10;
 8001312:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001316:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001318:	2302      	movs	r3, #2
 800131a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800131c:	2303      	movs	r3, #3
 800131e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001320:	2300      	movs	r3, #0
 8001322:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001324:	2300      	movs	r3, #0
 8001326:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 8001328:	2307      	movs	r3, #7
 800132a:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800132c:	1d3b      	adds	r3, r7, #4
 800132e:	4619      	mov	r1, r3
 8001330:	4818      	ldr	r0, [pc, #96]	@ (8001394 <MX_USART1_UART_Init+0xb8>)
 8001332:	f001 fcca 	bl	8002cca <LL_GPIO_Init>

  /* USART1 interrupt Init */
  NVIC_SetPriority(USART1_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8001336:	f7ff fe57 	bl	8000fe8 <__NVIC_GetPriorityGrouping>
 800133a:	4603      	mov	r3, r0
 800133c:	2200      	movs	r2, #0
 800133e:	2100      	movs	r1, #0
 8001340:	4618      	mov	r0, r3
 8001342:	f7ff fea7 	bl	8001094 <NVIC_EncodePriority>
 8001346:	4603      	mov	r3, r0
 8001348:	4619      	mov	r1, r3
 800134a:	2025      	movs	r0, #37	@ 0x25
 800134c:	f7ff fe78 	bl	8001040 <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART1_IRQn);
 8001350:	2025      	movs	r0, #37	@ 0x25
 8001352:	f7ff fe57 	bl	8001004 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  USART_InitStruct.BaudRate = 115200;
 8001356:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 800135a:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 800135c:	2300      	movs	r3, #0
 800135e:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8001360:	2300      	movs	r3, #0
 8001362:	627b      	str	r3, [r7, #36]	@ 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8001364:	2300      	movs	r3, #0
 8001366:	62bb      	str	r3, [r7, #40]	@ 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8001368:	230c      	movs	r3, #12
 800136a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 800136c:	2300      	movs	r3, #0
 800136e:	633b      	str	r3, [r7, #48]	@ 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8001370:	2300      	movs	r3, #0
 8001372:	637b      	str	r3, [r7, #52]	@ 0x34
  LL_USART_Init(USART1, &USART_InitStruct);
 8001374:	f107 031c 	add.w	r3, r7, #28
 8001378:	4619      	mov	r1, r3
 800137a:	4807      	ldr	r0, [pc, #28]	@ (8001398 <MX_USART1_UART_Init+0xbc>)
 800137c:	f002 f8c8 	bl	8003510 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART1);
 8001380:	4805      	ldr	r0, [pc, #20]	@ (8001398 <MX_USART1_UART_Init+0xbc>)
 8001382:	f7ff feca 	bl	800111a <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART1);
 8001386:	4804      	ldr	r0, [pc, #16]	@ (8001398 <MX_USART1_UART_Init+0xbc>)
 8001388:	f7ff feb7 	bl	80010fa <LL_USART_Enable>
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800138c:	bf00      	nop
 800138e:	3738      	adds	r7, #56	@ 0x38
 8001390:	46bd      	mov	sp, r7
 8001392:	bd80      	pop	{r7, pc}
 8001394:	40020000 	.word	0x40020000
 8001398:	40011000 	.word	0x40011000

0800139c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800139c:	b580      	push	{r7, lr}
 800139e:	b088      	sub	sp, #32
 80013a0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013a2:	f107 030c 	add.w	r3, r7, #12
 80013a6:	2200      	movs	r2, #0
 80013a8:	601a      	str	r2, [r3, #0]
 80013aa:	605a      	str	r2, [r3, #4]
 80013ac:	609a      	str	r2, [r3, #8]
 80013ae:	60da      	str	r2, [r3, #12]
 80013b0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80013b2:	2300      	movs	r3, #0
 80013b4:	60bb      	str	r3, [r7, #8]
 80013b6:	4b23      	ldr	r3, [pc, #140]	@ (8001444 <MX_GPIO_Init+0xa8>)
 80013b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013ba:	4a22      	ldr	r2, [pc, #136]	@ (8001444 <MX_GPIO_Init+0xa8>)
 80013bc:	f043 0301 	orr.w	r3, r3, #1
 80013c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80013c2:	4b20      	ldr	r3, [pc, #128]	@ (8001444 <MX_GPIO_Init+0xa8>)
 80013c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013c6:	f003 0301 	and.w	r3, r3, #1
 80013ca:	60bb      	str	r3, [r7, #8]
 80013cc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80013ce:	2300      	movs	r3, #0
 80013d0:	607b      	str	r3, [r7, #4]
 80013d2:	4b1c      	ldr	r3, [pc, #112]	@ (8001444 <MX_GPIO_Init+0xa8>)
 80013d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013d6:	4a1b      	ldr	r2, [pc, #108]	@ (8001444 <MX_GPIO_Init+0xa8>)
 80013d8:	f043 0310 	orr.w	r3, r3, #16
 80013dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80013de:	4b19      	ldr	r3, [pc, #100]	@ (8001444 <MX_GPIO_Init+0xa8>)
 80013e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013e2:	f003 0310 	and.w	r3, r3, #16
 80013e6:	607b      	str	r3, [r7, #4]
 80013e8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET);
 80013ea:	2200      	movs	r2, #0
 80013ec:	2102      	movs	r1, #2
 80013ee:	4816      	ldr	r0, [pc, #88]	@ (8001448 <MX_GPIO_Init+0xac>)
 80013f0:	f000 fdfa 	bl	8001fe8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_11, GPIO_PIN_RESET);
 80013f4:	2200      	movs	r2, #0
 80013f6:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80013fa:	4814      	ldr	r0, [pc, #80]	@ (800144c <MX_GPIO_Init+0xb0>)
 80013fc:	f000 fdf4 	bl	8001fe8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001400:	2302      	movs	r3, #2
 8001402:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001404:	2301      	movs	r3, #1
 8001406:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001408:	2300      	movs	r3, #0
 800140a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800140c:	2300      	movs	r3, #0
 800140e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001410:	f107 030c 	add.w	r3, r7, #12
 8001414:	4619      	mov	r1, r3
 8001416:	480c      	ldr	r0, [pc, #48]	@ (8001448 <MX_GPIO_Init+0xac>)
 8001418:	f000 fc4a 	bl	8001cb0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 800141c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001420:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001422:	2301      	movs	r3, #1
 8001424:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001426:	2300      	movs	r3, #0
 8001428:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800142a:	2300      	movs	r3, #0
 800142c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800142e:	f107 030c 	add.w	r3, r7, #12
 8001432:	4619      	mov	r1, r3
 8001434:	4805      	ldr	r0, [pc, #20]	@ (800144c <MX_GPIO_Init+0xb0>)
 8001436:	f000 fc3b 	bl	8001cb0 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 800143a:	bf00      	nop
 800143c:	3720      	adds	r7, #32
 800143e:	46bd      	mov	sp, r7
 8001440:	bd80      	pop	{r7, pc}
 8001442:	bf00      	nop
 8001444:	40023800 	.word	0x40023800
 8001448:	40020000 	.word	0x40020000
 800144c:	40021000 	.word	0x40021000

08001450 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001450:	b480      	push	{r7}
 8001452:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001454:	b672      	cpsid	i
}
 8001456:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001458:	bf00      	nop
 800145a:	e7fd      	b.n	8001458 <Error_Handler+0x8>

0800145c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800145c:	b480      	push	{r7}
 800145e:	b083      	sub	sp, #12
 8001460:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001462:	2300      	movs	r3, #0
 8001464:	607b      	str	r3, [r7, #4]
 8001466:	4b10      	ldr	r3, [pc, #64]	@ (80014a8 <HAL_MspInit+0x4c>)
 8001468:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800146a:	4a0f      	ldr	r2, [pc, #60]	@ (80014a8 <HAL_MspInit+0x4c>)
 800146c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001470:	6453      	str	r3, [r2, #68]	@ 0x44
 8001472:	4b0d      	ldr	r3, [pc, #52]	@ (80014a8 <HAL_MspInit+0x4c>)
 8001474:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001476:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800147a:	607b      	str	r3, [r7, #4]
 800147c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800147e:	2300      	movs	r3, #0
 8001480:	603b      	str	r3, [r7, #0]
 8001482:	4b09      	ldr	r3, [pc, #36]	@ (80014a8 <HAL_MspInit+0x4c>)
 8001484:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001486:	4a08      	ldr	r2, [pc, #32]	@ (80014a8 <HAL_MspInit+0x4c>)
 8001488:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800148c:	6413      	str	r3, [r2, #64]	@ 0x40
 800148e:	4b06      	ldr	r3, [pc, #24]	@ (80014a8 <HAL_MspInit+0x4c>)
 8001490:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001492:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001496:	603b      	str	r3, [r7, #0]
 8001498:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800149a:	bf00      	nop
 800149c:	370c      	adds	r7, #12
 800149e:	46bd      	mov	sp, r7
 80014a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a4:	4770      	bx	lr
 80014a6:	bf00      	nop
 80014a8:	40023800 	.word	0x40023800

080014ac <HAL_CRC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcrc: CRC handle pointer
  * @retval None
  */
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 80014ac:	b480      	push	{r7}
 80014ae:	b085      	sub	sp, #20
 80014b0:	af00      	add	r7, sp, #0
 80014b2:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	4a0b      	ldr	r2, [pc, #44]	@ (80014e8 <HAL_CRC_MspInit+0x3c>)
 80014ba:	4293      	cmp	r3, r2
 80014bc:	d10d      	bne.n	80014da <HAL_CRC_MspInit+0x2e>
  {
    /* USER CODE BEGIN CRC_MspInit 0 */

    /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 80014be:	2300      	movs	r3, #0
 80014c0:	60fb      	str	r3, [r7, #12]
 80014c2:	4b0a      	ldr	r3, [pc, #40]	@ (80014ec <HAL_CRC_MspInit+0x40>)
 80014c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014c6:	4a09      	ldr	r2, [pc, #36]	@ (80014ec <HAL_CRC_MspInit+0x40>)
 80014c8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80014cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80014ce:	4b07      	ldr	r3, [pc, #28]	@ (80014ec <HAL_CRC_MspInit+0x40>)
 80014d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014d2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80014d6:	60fb      	str	r3, [r7, #12]
 80014d8:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END CRC_MspInit 1 */

  }

}
 80014da:	bf00      	nop
 80014dc:	3714      	adds	r7, #20
 80014de:	46bd      	mov	sp, r7
 80014e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e4:	4770      	bx	lr
 80014e6:	bf00      	nop
 80014e8:	40023000 	.word	0x40023000
 80014ec:	40023800 	.word	0x40023800

080014f0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80014f0:	b480      	push	{r7}
 80014f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80014f4:	bf00      	nop
 80014f6:	e7fd      	b.n	80014f4 <NMI_Handler+0x4>

080014f8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80014f8:	b480      	push	{r7}
 80014fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80014fc:	bf00      	nop
 80014fe:	e7fd      	b.n	80014fc <HardFault_Handler+0x4>

08001500 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001500:	b480      	push	{r7}
 8001502:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001504:	bf00      	nop
 8001506:	e7fd      	b.n	8001504 <MemManage_Handler+0x4>

08001508 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001508:	b480      	push	{r7}
 800150a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800150c:	bf00      	nop
 800150e:	e7fd      	b.n	800150c <BusFault_Handler+0x4>

08001510 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001510:	b480      	push	{r7}
 8001512:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001514:	bf00      	nop
 8001516:	e7fd      	b.n	8001514 <UsageFault_Handler+0x4>

08001518 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001518:	b480      	push	{r7}
 800151a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800151c:	bf00      	nop
 800151e:	46bd      	mov	sp, r7
 8001520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001524:	4770      	bx	lr

08001526 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001526:	b480      	push	{r7}
 8001528:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800152a:	bf00      	nop
 800152c:	46bd      	mov	sp, r7
 800152e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001532:	4770      	bx	lr

08001534 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001534:	b480      	push	{r7}
 8001536:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001538:	bf00      	nop
 800153a:	46bd      	mov	sp, r7
 800153c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001540:	4770      	bx	lr
	...

08001544 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001544:	b580      	push	{r7, lr}
 8001546:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
	if(tick++ > 199) {
 8001548:	4b0a      	ldr	r3, [pc, #40]	@ (8001574 <SysTick_Handler+0x30>)
 800154a:	781b      	ldrb	r3, [r3, #0]
 800154c:	1c5a      	adds	r2, r3, #1
 800154e:	b2d1      	uxtb	r1, r2
 8001550:	4a08      	ldr	r2, [pc, #32]	@ (8001574 <SysTick_Handler+0x30>)
 8001552:	7011      	strb	r1, [r2, #0]
 8001554:	2bc7      	cmp	r3, #199	@ 0xc7
 8001556:	d906      	bls.n	8001566 <SysTick_Handler+0x22>
		HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_1);
 8001558:	2102      	movs	r1, #2
 800155a:	4807      	ldr	r0, [pc, #28]	@ (8001578 <SysTick_Handler+0x34>)
 800155c:	f000 fd5d 	bl	800201a <HAL_GPIO_TogglePin>
		tick = 0;
 8001560:	4b04      	ldr	r3, [pc, #16]	@ (8001574 <SysTick_Handler+0x30>)
 8001562:	2200      	movs	r2, #0
 8001564:	701a      	strb	r2, [r3, #0]
	}
	SchedulerSysTickIntHandler();
 8001566:	f002 fa67 	bl	8003a38 <SchedulerSysTickIntHandler>

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800156a:	f000 f9ed 	bl	8001948 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800156e:	bf00      	nop
 8001570:	bd80      	pop	{r7, pc}
 8001572:	bf00      	nop
 8001574:	20000130 	.word	0x20000130
 8001578:	40020000 	.word	0x40020000

0800157c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800157c:	b580      	push	{r7, lr}
 800157e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  /* USER CODE BEGIN USART1_IRQn 1 */
	USART1_IRQ();
 8001580:	f002 f99a 	bl	80038b8 <USART1_IRQ>
  /* USER CODE END USART1_IRQn 1 */
}
 8001584:	bf00      	nop
 8001586:	bd80      	pop	{r7, pc}

08001588 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001588:	b480      	push	{r7}
 800158a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800158c:	4b08      	ldr	r3, [pc, #32]	@ (80015b0 <SystemInit+0x28>)
 800158e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001592:	4a07      	ldr	r2, [pc, #28]	@ (80015b0 <SystemInit+0x28>)
 8001594:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001598:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM || DATA_IN_ExtSDRAM */

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
 800159c:	4b04      	ldr	r3, [pc, #16]	@ (80015b0 <SystemInit+0x28>)
 800159e:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80015a2:	609a      	str	r2, [r3, #8]
#endif /* USER_VECT_TAB_ADDRESS */
}
 80015a4:	bf00      	nop
 80015a6:	46bd      	mov	sp, r7
 80015a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ac:	4770      	bx	lr
 80015ae:	bf00      	nop
 80015b0:	e000ed00 	.word	0xe000ed00

080015b4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80015b4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80015ec <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80015b8:	f7ff ffe6 	bl	8001588 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80015bc:	480c      	ldr	r0, [pc, #48]	@ (80015f0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80015be:	490d      	ldr	r1, [pc, #52]	@ (80015f4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80015c0:	4a0d      	ldr	r2, [pc, #52]	@ (80015f8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80015c2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80015c4:	e002      	b.n	80015cc <LoopCopyDataInit>

080015c6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80015c6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80015c8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80015ca:	3304      	adds	r3, #4

080015cc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80015cc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80015ce:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80015d0:	d3f9      	bcc.n	80015c6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80015d2:	4a0a      	ldr	r2, [pc, #40]	@ (80015fc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80015d4:	4c0a      	ldr	r4, [pc, #40]	@ (8001600 <LoopFillZerobss+0x22>)
  movs r3, #0
 80015d6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80015d8:	e001      	b.n	80015de <LoopFillZerobss>

080015da <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80015da:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80015dc:	3204      	adds	r2, #4

080015de <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80015de:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80015e0:	d3fb      	bcc.n	80015da <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80015e2:	f002 fa99 	bl	8003b18 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80015e6:	f7ff fdef 	bl	80011c8 <main>
  bx  lr    
 80015ea:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80015ec:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80015f0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80015f4:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 80015f8:	08003d08 	.word	0x08003d08
  ldr r2, =_sbss
 80015fc:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8001600:	2000034c 	.word	0x2000034c

08001604 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001604:	e7fe      	b.n	8001604 <ADC_IRQHandler>
	...

08001608 <FLASH_Unlock>:
#define FLASH_TIMEOUT_INT 50000  // Giới hạn vòng lặp chờ (tránh treo)
#define FLASH_BASE_ADDRESS FLASH_SECTOR1_BASE_ADDRESS  // Địa chỉ lưu firmware



void FLASH_Unlock() {
 8001608:	b480      	push	{r7}
 800160a:	af00      	add	r7, sp, #0
    FLASH->KEYR = 0x45670123;  // Mở khóa bước 1
 800160c:	4b05      	ldr	r3, [pc, #20]	@ (8001624 <FLASH_Unlock+0x1c>)
 800160e:	4a06      	ldr	r2, [pc, #24]	@ (8001628 <FLASH_Unlock+0x20>)
 8001610:	605a      	str	r2, [r3, #4]
    FLASH->KEYR = 0xCDEF89AB;  // Mở khóa bước 2
 8001612:	4b04      	ldr	r3, [pc, #16]	@ (8001624 <FLASH_Unlock+0x1c>)
 8001614:	4a05      	ldr	r2, [pc, #20]	@ (800162c <FLASH_Unlock+0x24>)
 8001616:	605a      	str	r2, [r3, #4]
}
 8001618:	bf00      	nop
 800161a:	46bd      	mov	sp, r7
 800161c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001620:	4770      	bx	lr
 8001622:	bf00      	nop
 8001624:	40023c00 	.word	0x40023c00
 8001628:	45670123 	.word	0x45670123
 800162c:	cdef89ab 	.word	0xcdef89ab

08001630 <FLASH_Lock>:

void FLASH_Lock() {
 8001630:	b480      	push	{r7}
 8001632:	af00      	add	r7, sp, #0
    FLASH->CR |= FLASH_CR_LOCK;  // Khóa lại Flash
 8001634:	4b05      	ldr	r3, [pc, #20]	@ (800164c <FLASH_Lock+0x1c>)
 8001636:	691b      	ldr	r3, [r3, #16]
 8001638:	4a04      	ldr	r2, [pc, #16]	@ (800164c <FLASH_Lock+0x1c>)
 800163a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800163e:	6113      	str	r3, [r2, #16]
}
 8001640:	bf00      	nop
 8001642:	46bd      	mov	sp, r7
 8001644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001648:	4770      	bx	lr
 800164a:	bf00      	nop
 800164c:	40023c00 	.word	0x40023c00

08001650 <FLASH_WaitForOperation>:

static FLASH_StatusTypeDef FLASH_WaitForOperation(uint32_t timeout) {
 8001650:	b580      	push	{r7, lr}
 8001652:	b082      	sub	sp, #8
 8001654:	af00      	add	r7, sp, #0
 8001656:	6078      	str	r0, [r7, #4]
    while (FLASH->SR & FLASH_SR_BSY) {
 8001658:	e009      	b.n	800166e <FLASH_WaitForOperation+0x1e>
        if (timeout-- == 0) return FLASH_TIMEOUT;
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	1e5a      	subs	r2, r3, #1
 800165e:	607a      	str	r2, [r7, #4]
 8001660:	2b00      	cmp	r3, #0
 8001662:	d101      	bne.n	8001668 <FLASH_WaitForOperation+0x18>
 8001664:	2303      	movs	r3, #3
 8001666:	e009      	b.n	800167c <FLASH_WaitForOperation+0x2c>
        HAL_Delay(1);
 8001668:	2001      	movs	r0, #1
 800166a:	f000 f98d 	bl	8001988 <HAL_Delay>
    while (FLASH->SR & FLASH_SR_BSY) {
 800166e:	4b05      	ldr	r3, [pc, #20]	@ (8001684 <FLASH_WaitForOperation+0x34>)
 8001670:	68db      	ldr	r3, [r3, #12]
 8001672:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001676:	2b00      	cmp	r3, #0
 8001678:	d1ef      	bne.n	800165a <FLASH_WaitForOperation+0xa>
    }
    return FLASH_OK;
 800167a:	2300      	movs	r3, #0
}
 800167c:	4618      	mov	r0, r3
 800167e:	3708      	adds	r7, #8
 8001680:	46bd      	mov	sp, r7
 8001682:	bd80      	pop	{r7, pc}
 8001684:	40023c00 	.word	0x40023c00

08001688 <FLASH_Write_Byte>:

// 🔹 Ghi 1 BYTE (8-bit)
FLASH_StatusTypeDef FLASH_Write_Byte(uint32_t address, uint8_t data) {
 8001688:	b580      	push	{r7, lr}
 800168a:	b082      	sub	sp, #8
 800168c:	af00      	add	r7, sp, #0
 800168e:	6078      	str	r0, [r7, #4]
 8001690:	460b      	mov	r3, r1
 8001692:	70fb      	strb	r3, [r7, #3]
    if (FLASH_WaitForOperation(FLASH_TIMEOUT_INT) != FLASH_OK) return FLASH_TIMEOUT;
 8001694:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8001698:	f7ff ffda 	bl	8001650 <FLASH_WaitForOperation>
 800169c:	4603      	mov	r3, r0
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d001      	beq.n	80016a6 <FLASH_Write_Byte+0x1e>
 80016a2:	2303      	movs	r3, #3
 80016a4:	e022      	b.n	80016ec <FLASH_Write_Byte+0x64>

    FLASH->CR &= ~FLASH_CR_PSIZE;
 80016a6:	4b13      	ldr	r3, [pc, #76]	@ (80016f4 <FLASH_Write_Byte+0x6c>)
 80016a8:	691b      	ldr	r3, [r3, #16]
 80016aa:	4a12      	ldr	r2, [pc, #72]	@ (80016f4 <FLASH_Write_Byte+0x6c>)
 80016ac:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80016b0:	6113      	str	r3, [r2, #16]
    FLASH->CR |= FLASH_PSIZE_BYTE;  // Chế độ ghi 1 byte
 80016b2:	4b10      	ldr	r3, [pc, #64]	@ (80016f4 <FLASH_Write_Byte+0x6c>)
 80016b4:	4a0f      	ldr	r2, [pc, #60]	@ (80016f4 <FLASH_Write_Byte+0x6c>)
 80016b6:	691b      	ldr	r3, [r3, #16]
 80016b8:	6113      	str	r3, [r2, #16]
    FLASH->CR |= FLASH_CR_PG;  // Cho phép ghi
 80016ba:	4b0e      	ldr	r3, [pc, #56]	@ (80016f4 <FLASH_Write_Byte+0x6c>)
 80016bc:	691b      	ldr	r3, [r3, #16]
 80016be:	4a0d      	ldr	r2, [pc, #52]	@ (80016f4 <FLASH_Write_Byte+0x6c>)
 80016c0:	f043 0301 	orr.w	r3, r3, #1
 80016c4:	6113      	str	r3, [r2, #16]

    *(volatile uint8_t*)address = data;
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	78fa      	ldrb	r2, [r7, #3]
 80016ca:	701a      	strb	r2, [r3, #0]

    if (FLASH_WaitForOperation(FLASH_TIMEOUT_INT) != FLASH_OK) return FLASH_TIMEOUT;
 80016cc:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80016d0:	f7ff ffbe 	bl	8001650 <FLASH_WaitForOperation>
 80016d4:	4603      	mov	r3, r0
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d001      	beq.n	80016de <FLASH_Write_Byte+0x56>
 80016da:	2303      	movs	r3, #3
 80016dc:	e006      	b.n	80016ec <FLASH_Write_Byte+0x64>

    FLASH->CR &= ~FLASH_CR_PG;  // Tắt chế độ ghi
 80016de:	4b05      	ldr	r3, [pc, #20]	@ (80016f4 <FLASH_Write_Byte+0x6c>)
 80016e0:	691b      	ldr	r3, [r3, #16]
 80016e2:	4a04      	ldr	r2, [pc, #16]	@ (80016f4 <FLASH_Write_Byte+0x6c>)
 80016e4:	f023 0301 	bic.w	r3, r3, #1
 80016e8:	6113      	str	r3, [r2, #16]
    return FLASH_OK;
 80016ea:	2300      	movs	r3, #0
}
 80016ec:	4618      	mov	r0, r3
 80016ee:	3708      	adds	r7, #8
 80016f0:	46bd      	mov	sp, r7
 80016f2:	bd80      	pop	{r7, pc}
 80016f4:	40023c00 	.word	0x40023c00

080016f8 <FLASH_Write_Word>:
    FLASH->CR &= ~FLASH_CR_PG;
    return FLASH_OK;
}

// 🔹 Ghi 4 BYTE (32-bit)
FLASH_StatusTypeDef FLASH_Write_Word(uint32_t address, uint32_t data) {
 80016f8:	b580      	push	{r7, lr}
 80016fa:	b082      	sub	sp, #8
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	6078      	str	r0, [r7, #4]
 8001700:	6039      	str	r1, [r7, #0]
    if (FLASH_WaitForOperation(FLASH_TIMEOUT_INT) != FLASH_OK) return FLASH_TIMEOUT;
 8001702:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8001706:	f7ff ffa3 	bl	8001650 <FLASH_WaitForOperation>
 800170a:	4603      	mov	r3, r0
 800170c:	2b00      	cmp	r3, #0
 800170e:	d001      	beq.n	8001714 <FLASH_Write_Word+0x1c>
 8001710:	2303      	movs	r3, #3
 8001712:	e024      	b.n	800175e <FLASH_Write_Word+0x66>

    FLASH->CR &= ~FLASH_CR_PSIZE;
 8001714:	4b14      	ldr	r3, [pc, #80]	@ (8001768 <FLASH_Write_Word+0x70>)
 8001716:	691b      	ldr	r3, [r3, #16]
 8001718:	4a13      	ldr	r2, [pc, #76]	@ (8001768 <FLASH_Write_Word+0x70>)
 800171a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800171e:	6113      	str	r3, [r2, #16]
    FLASH->CR |= FLASH_PSIZE_WORD;  // Chế độ ghi 4 byte
 8001720:	4b11      	ldr	r3, [pc, #68]	@ (8001768 <FLASH_Write_Word+0x70>)
 8001722:	691b      	ldr	r3, [r3, #16]
 8001724:	4a10      	ldr	r2, [pc, #64]	@ (8001768 <FLASH_Write_Word+0x70>)
 8001726:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800172a:	6113      	str	r3, [r2, #16]
    FLASH->CR |= FLASH_CR_PG;
 800172c:	4b0e      	ldr	r3, [pc, #56]	@ (8001768 <FLASH_Write_Word+0x70>)
 800172e:	691b      	ldr	r3, [r3, #16]
 8001730:	4a0d      	ldr	r2, [pc, #52]	@ (8001768 <FLASH_Write_Word+0x70>)
 8001732:	f043 0301 	orr.w	r3, r3, #1
 8001736:	6113      	str	r3, [r2, #16]

    *(volatile uint32_t*)address = data;
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	683a      	ldr	r2, [r7, #0]
 800173c:	601a      	str	r2, [r3, #0]

    if (FLASH_WaitForOperation(FLASH_TIMEOUT_INT) != FLASH_OK) return FLASH_TIMEOUT;
 800173e:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8001742:	f7ff ff85 	bl	8001650 <FLASH_WaitForOperation>
 8001746:	4603      	mov	r3, r0
 8001748:	2b00      	cmp	r3, #0
 800174a:	d001      	beq.n	8001750 <FLASH_Write_Word+0x58>
 800174c:	2303      	movs	r3, #3
 800174e:	e006      	b.n	800175e <FLASH_Write_Word+0x66>

    FLASH->CR &= ~FLASH_CR_PG;
 8001750:	4b05      	ldr	r3, [pc, #20]	@ (8001768 <FLASH_Write_Word+0x70>)
 8001752:	691b      	ldr	r3, [r3, #16]
 8001754:	4a04      	ldr	r2, [pc, #16]	@ (8001768 <FLASH_Write_Word+0x70>)
 8001756:	f023 0301 	bic.w	r3, r3, #1
 800175a:	6113      	str	r3, [r2, #16]
    return FLASH_OK;
 800175c:	2300      	movs	r3, #0
}
 800175e:	4618      	mov	r0, r3
 8001760:	3708      	adds	r7, #8
 8001762:	46bd      	mov	sp, r7
 8001764:	bd80      	pop	{r7, pc}
 8001766:	bf00      	nop
 8001768:	40023c00 	.word	0x40023c00

0800176c <FLASH_Erase_Sectors>:

FLASH_StatusTypeDef FLASH_Erase_Sectors(uint8_t sector) {
 800176c:	b580      	push	{r7, lr}
 800176e:	b082      	sub	sp, #8
 8001770:	af00      	add	r7, sp, #0
 8001772:	4603      	mov	r3, r0
 8001774:	71fb      	strb	r3, [r7, #7]

    if (FLASH_WaitForOperation(FLASH_TIMEOUT_INT) != FLASH_OK) return FLASH_TIMEOUT;
 8001776:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800177a:	f7ff ff69 	bl	8001650 <FLASH_WaitForOperation>
 800177e:	4603      	mov	r3, r0
 8001780:	2b00      	cmp	r3, #0
 8001782:	d001      	beq.n	8001788 <FLASH_Erase_Sectors+0x1c>
 8001784:	2303      	movs	r3, #3
 8001786:	e024      	b.n	80017d2 <FLASH_Erase_Sectors+0x66>

    FLASH->CR &= ~FLASH_CR_SNB;  // Xóa lựa chọn sector cũ
 8001788:	4b14      	ldr	r3, [pc, #80]	@ (80017dc <FLASH_Erase_Sectors+0x70>)
 800178a:	691b      	ldr	r3, [r3, #16]
 800178c:	4a13      	ldr	r2, [pc, #76]	@ (80017dc <FLASH_Erase_Sectors+0x70>)
 800178e:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8001792:	6113      	str	r3, [r2, #16]
    FLASH->CR |= FLASH_CR_SER | (sector << FLASH_CR_SNB_Pos);  // Chọn sector cần xóa
 8001794:	4b11      	ldr	r3, [pc, #68]	@ (80017dc <FLASH_Erase_Sectors+0x70>)
 8001796:	691a      	ldr	r2, [r3, #16]
 8001798:	79fb      	ldrb	r3, [r7, #7]
 800179a:	00db      	lsls	r3, r3, #3
 800179c:	4313      	orrs	r3, r2
 800179e:	4a0f      	ldr	r2, [pc, #60]	@ (80017dc <FLASH_Erase_Sectors+0x70>)
 80017a0:	f043 0302 	orr.w	r3, r3, #2
 80017a4:	6113      	str	r3, [r2, #16]
    FLASH->CR |= FLASH_CR_STRT;  // Bắt đầu xóa
 80017a6:	4b0d      	ldr	r3, [pc, #52]	@ (80017dc <FLASH_Erase_Sectors+0x70>)
 80017a8:	691b      	ldr	r3, [r3, #16]
 80017aa:	4a0c      	ldr	r2, [pc, #48]	@ (80017dc <FLASH_Erase_Sectors+0x70>)
 80017ac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80017b0:	6113      	str	r3, [r2, #16]

    if (FLASH_WaitForOperation(FLASH_TIMEOUT_INT) != FLASH_OK) return FLASH_TIMEOUT;
 80017b2:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80017b6:	f7ff ff4b 	bl	8001650 <FLASH_WaitForOperation>
 80017ba:	4603      	mov	r3, r0
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d001      	beq.n	80017c4 <FLASH_Erase_Sectors+0x58>
 80017c0:	2303      	movs	r3, #3
 80017c2:	e006      	b.n	80017d2 <FLASH_Erase_Sectors+0x66>

    FLASH->CR &= ~FLASH_CR_SER;  // Tắt chế độ xóa sector
 80017c4:	4b05      	ldr	r3, [pc, #20]	@ (80017dc <FLASH_Erase_Sectors+0x70>)
 80017c6:	691b      	ldr	r3, [r3, #16]
 80017c8:	4a04      	ldr	r2, [pc, #16]	@ (80017dc <FLASH_Erase_Sectors+0x70>)
 80017ca:	f023 0302 	bic.w	r3, r3, #2
 80017ce:	6113      	str	r3, [r2, #16]
    return FLASH_OK;
 80017d0:	2300      	movs	r3, #0
}
 80017d2:	4618      	mov	r0, r3
 80017d4:	3708      	adds	r7, #8
 80017d6:	46bd      	mov	sp, r7
 80017d8:	bd80      	pop	{r7, pc}
 80017da:	bf00      	nop
 80017dc:	40023c00 	.word	0x40023c00

080017e0 <FLASH_Erase_All>:

// 🔹 Xóa toàn bộ Flash (tùy chọn không xóa bootloader)
FLASH_StatusTypeDef FLASH_Erase_All(void) {
 80017e0:	b580      	push	{r7, lr}
 80017e2:	af00      	add	r7, sp, #0
    if (FLASH_WaitForOperation(FLASH_TIMEOUT_INT) != FLASH_OK) return FLASH_TIMEOUT;
 80017e4:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80017e8:	f7ff ff32 	bl	8001650 <FLASH_WaitForOperation>
 80017ec:	4603      	mov	r3, r0
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d001      	beq.n	80017f6 <FLASH_Erase_All+0x16>
 80017f2:	2303      	movs	r3, #3
 80017f4:	e01b      	b.n	800182e <FLASH_Erase_All+0x4e>

    FLASH->CR |= FLASH_CR_MER;  // Chế độ xóa toàn bộ
 80017f6:	4b0f      	ldr	r3, [pc, #60]	@ (8001834 <FLASH_Erase_All+0x54>)
 80017f8:	691b      	ldr	r3, [r3, #16]
 80017fa:	4a0e      	ldr	r2, [pc, #56]	@ (8001834 <FLASH_Erase_All+0x54>)
 80017fc:	f043 0304 	orr.w	r3, r3, #4
 8001800:	6113      	str	r3, [r2, #16]
    FLASH->CR |= FLASH_CR_STRT;  // Bắt đầu xóa
 8001802:	4b0c      	ldr	r3, [pc, #48]	@ (8001834 <FLASH_Erase_All+0x54>)
 8001804:	691b      	ldr	r3, [r3, #16]
 8001806:	4a0b      	ldr	r2, [pc, #44]	@ (8001834 <FLASH_Erase_All+0x54>)
 8001808:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800180c:	6113      	str	r3, [r2, #16]

    if (FLASH_WaitForOperation(FLASH_TIMEOUT_INT) != FLASH_OK) return FLASH_TIMEOUT;
 800180e:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8001812:	f7ff ff1d 	bl	8001650 <FLASH_WaitForOperation>
 8001816:	4603      	mov	r3, r0
 8001818:	2b00      	cmp	r3, #0
 800181a:	d001      	beq.n	8001820 <FLASH_Erase_All+0x40>
 800181c:	2303      	movs	r3, #3
 800181e:	e006      	b.n	800182e <FLASH_Erase_All+0x4e>

    FLASH->CR &= ~FLASH_CR_MER;  // Tắt chế độ xóa toàn bộ
 8001820:	4b04      	ldr	r3, [pc, #16]	@ (8001834 <FLASH_Erase_All+0x54>)
 8001822:	691b      	ldr	r3, [r3, #16]
 8001824:	4a03      	ldr	r2, [pc, #12]	@ (8001834 <FLASH_Erase_All+0x54>)
 8001826:	f023 0304 	bic.w	r3, r3, #4
 800182a:	6113      	str	r3, [r2, #16]
    return FLASH_OK;
 800182c:	2300      	movs	r3, #0
}
 800182e:	4618      	mov	r0, r3
 8001830:	bd80      	pop	{r7, pc}
 8001832:	bf00      	nop
 8001834:	40023c00 	.word	0x40023c00

08001838 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800183c:	4b0e      	ldr	r3, [pc, #56]	@ (8001878 <HAL_Init+0x40>)
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	4a0d      	ldr	r2, [pc, #52]	@ (8001878 <HAL_Init+0x40>)
 8001842:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001846:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001848:	4b0b      	ldr	r3, [pc, #44]	@ (8001878 <HAL_Init+0x40>)
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	4a0a      	ldr	r2, [pc, #40]	@ (8001878 <HAL_Init+0x40>)
 800184e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001852:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001854:	4b08      	ldr	r3, [pc, #32]	@ (8001878 <HAL_Init+0x40>)
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	4a07      	ldr	r2, [pc, #28]	@ (8001878 <HAL_Init+0x40>)
 800185a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800185e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001860:	2003      	movs	r0, #3
 8001862:	f000 f967 	bl	8001b34 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001866:	200f      	movs	r0, #15
 8001868:	f000 f83e 	bl	80018e8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800186c:	f7ff fdf6 	bl	800145c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001870:	2300      	movs	r3, #0
}
 8001872:	4618      	mov	r0, r3
 8001874:	bd80      	pop	{r7, pc}
 8001876:	bf00      	nop
 8001878:	40023c00 	.word	0x40023c00

0800187c <HAL_DeInit>:
  * @brief  This function de-Initializes common part of the HAL and stops the systick.
  *         This function is optional.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DeInit(void)
{
 800187c:	b580      	push	{r7, lr}
 800187e:	af00      	add	r7, sp, #0
  /* Reset of all peripherals */
  __HAL_RCC_APB1_FORCE_RESET();
 8001880:	4b11      	ldr	r3, [pc, #68]	@ (80018c8 <HAL_DeInit+0x4c>)
 8001882:	4a12      	ldr	r2, [pc, #72]	@ (80018cc <HAL_DeInit+0x50>)
 8001884:	621a      	str	r2, [r3, #32]
  __HAL_RCC_APB1_RELEASE_RESET();
 8001886:	4b10      	ldr	r3, [pc, #64]	@ (80018c8 <HAL_DeInit+0x4c>)
 8001888:	2200      	movs	r2, #0
 800188a:	621a      	str	r2, [r3, #32]

  __HAL_RCC_APB2_FORCE_RESET();
 800188c:	4b0e      	ldr	r3, [pc, #56]	@ (80018c8 <HAL_DeInit+0x4c>)
 800188e:	4a10      	ldr	r2, [pc, #64]	@ (80018d0 <HAL_DeInit+0x54>)
 8001890:	625a      	str	r2, [r3, #36]	@ 0x24
  __HAL_RCC_APB2_RELEASE_RESET();
 8001892:	4b0d      	ldr	r3, [pc, #52]	@ (80018c8 <HAL_DeInit+0x4c>)
 8001894:	2200      	movs	r2, #0
 8001896:	625a      	str	r2, [r3, #36]	@ 0x24

  __HAL_RCC_AHB1_FORCE_RESET();
 8001898:	4b0b      	ldr	r3, [pc, #44]	@ (80018c8 <HAL_DeInit+0x4c>)
 800189a:	4a0e      	ldr	r2, [pc, #56]	@ (80018d4 <HAL_DeInit+0x58>)
 800189c:	611a      	str	r2, [r3, #16]
  __HAL_RCC_AHB1_RELEASE_RESET();
 800189e:	4b0a      	ldr	r3, [pc, #40]	@ (80018c8 <HAL_DeInit+0x4c>)
 80018a0:	2200      	movs	r2, #0
 80018a2:	611a      	str	r2, [r3, #16]

  __HAL_RCC_AHB2_FORCE_RESET();
 80018a4:	4b08      	ldr	r3, [pc, #32]	@ (80018c8 <HAL_DeInit+0x4c>)
 80018a6:	22c1      	movs	r2, #193	@ 0xc1
 80018a8:	615a      	str	r2, [r3, #20]
  __HAL_RCC_AHB2_RELEASE_RESET();
 80018aa:	4b07      	ldr	r3, [pc, #28]	@ (80018c8 <HAL_DeInit+0x4c>)
 80018ac:	2200      	movs	r2, #0
 80018ae:	615a      	str	r2, [r3, #20]

  __HAL_RCC_AHB3_FORCE_RESET();
 80018b0:	4b05      	ldr	r3, [pc, #20]	@ (80018c8 <HAL_DeInit+0x4c>)
 80018b2:	2201      	movs	r2, #1
 80018b4:	619a      	str	r2, [r3, #24]
  __HAL_RCC_AHB3_RELEASE_RESET();
 80018b6:	4b04      	ldr	r3, [pc, #16]	@ (80018c8 <HAL_DeInit+0x4c>)
 80018b8:	2200      	movs	r2, #0
 80018ba:	619a      	str	r2, [r3, #24]

  /* De-Init the low level hardware */
  HAL_MspDeInit();
 80018bc:	f000 f80c 	bl	80018d8 <HAL_MspDeInit>
    
  /* Return function status */
  return HAL_OK;
 80018c0:	2300      	movs	r3, #0
}
 80018c2:	4618      	mov	r0, r3
 80018c4:	bd80      	pop	{r7, pc}
 80018c6:	bf00      	nop
 80018c8:	40023800 	.word	0x40023800
 80018cc:	f6fec9ff 	.word	0xf6fec9ff
 80018d0:	04777933 	.word	0x04777933
 80018d4:	226011ff 	.word	0x226011ff

080018d8 <HAL_MspDeInit>:
/**
  * @brief  DeInitializes the MSP.
  * @retval None
  */
__weak void HAL_MspDeInit(void)
{
 80018d8:	b480      	push	{r7}
 80018da:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspDeInit could be implemented in the user file
   */ 
}
 80018dc:	bf00      	nop
 80018de:	46bd      	mov	sp, r7
 80018e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e4:	4770      	bx	lr
	...

080018e8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80018e8:	b580      	push	{r7, lr}
 80018ea:	b082      	sub	sp, #8
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80018f0:	4b12      	ldr	r3, [pc, #72]	@ (800193c <HAL_InitTick+0x54>)
 80018f2:	681a      	ldr	r2, [r3, #0]
 80018f4:	4b12      	ldr	r3, [pc, #72]	@ (8001940 <HAL_InitTick+0x58>)
 80018f6:	781b      	ldrb	r3, [r3, #0]
 80018f8:	4619      	mov	r1, r3
 80018fa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80018fe:	fbb3 f3f1 	udiv	r3, r3, r1
 8001902:	fbb2 f3f3 	udiv	r3, r2, r3
 8001906:	4618      	mov	r0, r3
 8001908:	f000 f93b 	bl	8001b82 <HAL_SYSTICK_Config>
 800190c:	4603      	mov	r3, r0
 800190e:	2b00      	cmp	r3, #0
 8001910:	d001      	beq.n	8001916 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001912:	2301      	movs	r3, #1
 8001914:	e00e      	b.n	8001934 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	2b0f      	cmp	r3, #15
 800191a:	d80a      	bhi.n	8001932 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800191c:	2200      	movs	r2, #0
 800191e:	6879      	ldr	r1, [r7, #4]
 8001920:	f04f 30ff 	mov.w	r0, #4294967295
 8001924:	f000 f911 	bl	8001b4a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001928:	4a06      	ldr	r2, [pc, #24]	@ (8001944 <HAL_InitTick+0x5c>)
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800192e:	2300      	movs	r3, #0
 8001930:	e000      	b.n	8001934 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001932:	2301      	movs	r3, #1
}
 8001934:	4618      	mov	r0, r3
 8001936:	3708      	adds	r7, #8
 8001938:	46bd      	mov	sp, r7
 800193a:	bd80      	pop	{r7, pc}
 800193c:	20000050 	.word	0x20000050
 8001940:	20000058 	.word	0x20000058
 8001944:	20000054 	.word	0x20000054

08001948 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001948:	b480      	push	{r7}
 800194a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800194c:	4b06      	ldr	r3, [pc, #24]	@ (8001968 <HAL_IncTick+0x20>)
 800194e:	781b      	ldrb	r3, [r3, #0]
 8001950:	461a      	mov	r2, r3
 8001952:	4b06      	ldr	r3, [pc, #24]	@ (800196c <HAL_IncTick+0x24>)
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	4413      	add	r3, r2
 8001958:	4a04      	ldr	r2, [pc, #16]	@ (800196c <HAL_IncTick+0x24>)
 800195a:	6013      	str	r3, [r2, #0]
}
 800195c:	bf00      	nop
 800195e:	46bd      	mov	sp, r7
 8001960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001964:	4770      	bx	lr
 8001966:	bf00      	nop
 8001968:	20000058 	.word	0x20000058
 800196c:	20000134 	.word	0x20000134

08001970 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001970:	b480      	push	{r7}
 8001972:	af00      	add	r7, sp, #0
  return uwTick;
 8001974:	4b03      	ldr	r3, [pc, #12]	@ (8001984 <HAL_GetTick+0x14>)
 8001976:	681b      	ldr	r3, [r3, #0]
}
 8001978:	4618      	mov	r0, r3
 800197a:	46bd      	mov	sp, r7
 800197c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001980:	4770      	bx	lr
 8001982:	bf00      	nop
 8001984:	20000134 	.word	0x20000134

08001988 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001988:	b580      	push	{r7, lr}
 800198a:	b084      	sub	sp, #16
 800198c:	af00      	add	r7, sp, #0
 800198e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001990:	f7ff ffee 	bl	8001970 <HAL_GetTick>
 8001994:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800199a:	68fb      	ldr	r3, [r7, #12]
 800199c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80019a0:	d005      	beq.n	80019ae <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80019a2:	4b0a      	ldr	r3, [pc, #40]	@ (80019cc <HAL_Delay+0x44>)
 80019a4:	781b      	ldrb	r3, [r3, #0]
 80019a6:	461a      	mov	r2, r3
 80019a8:	68fb      	ldr	r3, [r7, #12]
 80019aa:	4413      	add	r3, r2
 80019ac:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80019ae:	bf00      	nop
 80019b0:	f7ff ffde 	bl	8001970 <HAL_GetTick>
 80019b4:	4602      	mov	r2, r0
 80019b6:	68bb      	ldr	r3, [r7, #8]
 80019b8:	1ad3      	subs	r3, r2, r3
 80019ba:	68fa      	ldr	r2, [r7, #12]
 80019bc:	429a      	cmp	r2, r3
 80019be:	d8f7      	bhi.n	80019b0 <HAL_Delay+0x28>
  {
  }
}
 80019c0:	bf00      	nop
 80019c2:	bf00      	nop
 80019c4:	3710      	adds	r7, #16
 80019c6:	46bd      	mov	sp, r7
 80019c8:	bd80      	pop	{r7, pc}
 80019ca:	bf00      	nop
 80019cc:	20000058 	.word	0x20000058

080019d0 <__NVIC_SetPriorityGrouping>:
{
 80019d0:	b480      	push	{r7}
 80019d2:	b085      	sub	sp, #20
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	f003 0307 	and.w	r3, r3, #7
 80019de:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80019e0:	4b0c      	ldr	r3, [pc, #48]	@ (8001a14 <__NVIC_SetPriorityGrouping+0x44>)
 80019e2:	68db      	ldr	r3, [r3, #12]
 80019e4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80019e6:	68ba      	ldr	r2, [r7, #8]
 80019e8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80019ec:	4013      	ands	r3, r2
 80019ee:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80019f0:	68fb      	ldr	r3, [r7, #12]
 80019f2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80019f4:	68bb      	ldr	r3, [r7, #8]
 80019f6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80019f8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80019fc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001a00:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001a02:	4a04      	ldr	r2, [pc, #16]	@ (8001a14 <__NVIC_SetPriorityGrouping+0x44>)
 8001a04:	68bb      	ldr	r3, [r7, #8]
 8001a06:	60d3      	str	r3, [r2, #12]
}
 8001a08:	bf00      	nop
 8001a0a:	3714      	adds	r7, #20
 8001a0c:	46bd      	mov	sp, r7
 8001a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a12:	4770      	bx	lr
 8001a14:	e000ed00 	.word	0xe000ed00

08001a18 <__NVIC_GetPriorityGrouping>:
{
 8001a18:	b480      	push	{r7}
 8001a1a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001a1c:	4b04      	ldr	r3, [pc, #16]	@ (8001a30 <__NVIC_GetPriorityGrouping+0x18>)
 8001a1e:	68db      	ldr	r3, [r3, #12]
 8001a20:	0a1b      	lsrs	r3, r3, #8
 8001a22:	f003 0307 	and.w	r3, r3, #7
}
 8001a26:	4618      	mov	r0, r3
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a2e:	4770      	bx	lr
 8001a30:	e000ed00 	.word	0xe000ed00

08001a34 <__NVIC_SetPriority>:
{
 8001a34:	b480      	push	{r7}
 8001a36:	b083      	sub	sp, #12
 8001a38:	af00      	add	r7, sp, #0
 8001a3a:	4603      	mov	r3, r0
 8001a3c:	6039      	str	r1, [r7, #0]
 8001a3e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a40:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	db0a      	blt.n	8001a5e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a48:	683b      	ldr	r3, [r7, #0]
 8001a4a:	b2da      	uxtb	r2, r3
 8001a4c:	490c      	ldr	r1, [pc, #48]	@ (8001a80 <__NVIC_SetPriority+0x4c>)
 8001a4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a52:	0112      	lsls	r2, r2, #4
 8001a54:	b2d2      	uxtb	r2, r2
 8001a56:	440b      	add	r3, r1
 8001a58:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8001a5c:	e00a      	b.n	8001a74 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a5e:	683b      	ldr	r3, [r7, #0]
 8001a60:	b2da      	uxtb	r2, r3
 8001a62:	4908      	ldr	r1, [pc, #32]	@ (8001a84 <__NVIC_SetPriority+0x50>)
 8001a64:	79fb      	ldrb	r3, [r7, #7]
 8001a66:	f003 030f 	and.w	r3, r3, #15
 8001a6a:	3b04      	subs	r3, #4
 8001a6c:	0112      	lsls	r2, r2, #4
 8001a6e:	b2d2      	uxtb	r2, r2
 8001a70:	440b      	add	r3, r1
 8001a72:	761a      	strb	r2, [r3, #24]
}
 8001a74:	bf00      	nop
 8001a76:	370c      	adds	r7, #12
 8001a78:	46bd      	mov	sp, r7
 8001a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a7e:	4770      	bx	lr
 8001a80:	e000e100 	.word	0xe000e100
 8001a84:	e000ed00 	.word	0xe000ed00

08001a88 <NVIC_EncodePriority>:
{
 8001a88:	b480      	push	{r7}
 8001a8a:	b089      	sub	sp, #36	@ 0x24
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	60f8      	str	r0, [r7, #12]
 8001a90:	60b9      	str	r1, [r7, #8]
 8001a92:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001a94:	68fb      	ldr	r3, [r7, #12]
 8001a96:	f003 0307 	and.w	r3, r3, #7
 8001a9a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001a9c:	69fb      	ldr	r3, [r7, #28]
 8001a9e:	f1c3 0307 	rsb	r3, r3, #7
 8001aa2:	2b04      	cmp	r3, #4
 8001aa4:	bf28      	it	cs
 8001aa6:	2304      	movcs	r3, #4
 8001aa8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001aaa:	69fb      	ldr	r3, [r7, #28]
 8001aac:	3304      	adds	r3, #4
 8001aae:	2b06      	cmp	r3, #6
 8001ab0:	d902      	bls.n	8001ab8 <NVIC_EncodePriority+0x30>
 8001ab2:	69fb      	ldr	r3, [r7, #28]
 8001ab4:	3b03      	subs	r3, #3
 8001ab6:	e000      	b.n	8001aba <NVIC_EncodePriority+0x32>
 8001ab8:	2300      	movs	r3, #0
 8001aba:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001abc:	f04f 32ff 	mov.w	r2, #4294967295
 8001ac0:	69bb      	ldr	r3, [r7, #24]
 8001ac2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ac6:	43da      	mvns	r2, r3
 8001ac8:	68bb      	ldr	r3, [r7, #8]
 8001aca:	401a      	ands	r2, r3
 8001acc:	697b      	ldr	r3, [r7, #20]
 8001ace:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001ad0:	f04f 31ff 	mov.w	r1, #4294967295
 8001ad4:	697b      	ldr	r3, [r7, #20]
 8001ad6:	fa01 f303 	lsl.w	r3, r1, r3
 8001ada:	43d9      	mvns	r1, r3
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ae0:	4313      	orrs	r3, r2
}
 8001ae2:	4618      	mov	r0, r3
 8001ae4:	3724      	adds	r7, #36	@ 0x24
 8001ae6:	46bd      	mov	sp, r7
 8001ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aec:	4770      	bx	lr
	...

08001af0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001af0:	b580      	push	{r7, lr}
 8001af2:	b082      	sub	sp, #8
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	3b01      	subs	r3, #1
 8001afc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001b00:	d301      	bcc.n	8001b06 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001b02:	2301      	movs	r3, #1
 8001b04:	e00f      	b.n	8001b26 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001b06:	4a0a      	ldr	r2, [pc, #40]	@ (8001b30 <SysTick_Config+0x40>)
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	3b01      	subs	r3, #1
 8001b0c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001b0e:	210f      	movs	r1, #15
 8001b10:	f04f 30ff 	mov.w	r0, #4294967295
 8001b14:	f7ff ff8e 	bl	8001a34 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001b18:	4b05      	ldr	r3, [pc, #20]	@ (8001b30 <SysTick_Config+0x40>)
 8001b1a:	2200      	movs	r2, #0
 8001b1c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001b1e:	4b04      	ldr	r3, [pc, #16]	@ (8001b30 <SysTick_Config+0x40>)
 8001b20:	2207      	movs	r2, #7
 8001b22:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001b24:	2300      	movs	r3, #0
}
 8001b26:	4618      	mov	r0, r3
 8001b28:	3708      	adds	r7, #8
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	bd80      	pop	{r7, pc}
 8001b2e:	bf00      	nop
 8001b30:	e000e010 	.word	0xe000e010

08001b34 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b34:	b580      	push	{r7, lr}
 8001b36:	b082      	sub	sp, #8
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001b3c:	6878      	ldr	r0, [r7, #4]
 8001b3e:	f7ff ff47 	bl	80019d0 <__NVIC_SetPriorityGrouping>
}
 8001b42:	bf00      	nop
 8001b44:	3708      	adds	r7, #8
 8001b46:	46bd      	mov	sp, r7
 8001b48:	bd80      	pop	{r7, pc}

08001b4a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001b4a:	b580      	push	{r7, lr}
 8001b4c:	b086      	sub	sp, #24
 8001b4e:	af00      	add	r7, sp, #0
 8001b50:	4603      	mov	r3, r0
 8001b52:	60b9      	str	r1, [r7, #8]
 8001b54:	607a      	str	r2, [r7, #4]
 8001b56:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001b58:	2300      	movs	r3, #0
 8001b5a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001b5c:	f7ff ff5c 	bl	8001a18 <__NVIC_GetPriorityGrouping>
 8001b60:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001b62:	687a      	ldr	r2, [r7, #4]
 8001b64:	68b9      	ldr	r1, [r7, #8]
 8001b66:	6978      	ldr	r0, [r7, #20]
 8001b68:	f7ff ff8e 	bl	8001a88 <NVIC_EncodePriority>
 8001b6c:	4602      	mov	r2, r0
 8001b6e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b72:	4611      	mov	r1, r2
 8001b74:	4618      	mov	r0, r3
 8001b76:	f7ff ff5d 	bl	8001a34 <__NVIC_SetPriority>
}
 8001b7a:	bf00      	nop
 8001b7c:	3718      	adds	r7, #24
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	bd80      	pop	{r7, pc}

08001b82 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001b82:	b580      	push	{r7, lr}
 8001b84:	b082      	sub	sp, #8
 8001b86:	af00      	add	r7, sp, #0
 8001b88:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001b8a:	6878      	ldr	r0, [r7, #4]
 8001b8c:	f7ff ffb0 	bl	8001af0 <SysTick_Config>
 8001b90:	4603      	mov	r3, r0
}
 8001b92:	4618      	mov	r0, r3
 8001b94:	3708      	adds	r7, #8
 8001b96:	46bd      	mov	sp, r7
 8001b98:	bd80      	pop	{r7, pc}

08001b9a <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8001b9a:	b580      	push	{r7, lr}
 8001b9c:	b082      	sub	sp, #8
 8001b9e:	af00      	add	r7, sp, #0
 8001ba0:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d101      	bne.n	8001bac <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8001ba8:	2301      	movs	r3, #1
 8001baa:	e00e      	b.n	8001bca <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	795b      	ldrb	r3, [r3, #5]
 8001bb0:	b2db      	uxtb	r3, r3
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d105      	bne.n	8001bc2 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	2200      	movs	r2, #0
 8001bba:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8001bbc:	6878      	ldr	r0, [r7, #4]
 8001bbe:	f7ff fc75 	bl	80014ac <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	2201      	movs	r2, #1
 8001bc6:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8001bc8:	2300      	movs	r3, #0
}
 8001bca:	4618      	mov	r0, r3
 8001bcc:	3708      	adds	r7, #8
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	bd80      	pop	{r7, pc}

08001bd2 <HAL_FLASHEx_OBGetConfig>:
  *         contains the configuration information for the programming.
  *
  * @retval None
  */
void HAL_FLASHEx_OBGetConfig(FLASH_OBProgramInitTypeDef *pOBInit)
{
 8001bd2:	b580      	push	{r7, lr}
 8001bd4:	b082      	sub	sp, #8
 8001bd6:	af00      	add	r7, sp, #0
 8001bd8:	6078      	str	r0, [r7, #4]
  pOBInit->OptionType = OPTIONBYTE_WRP | OPTIONBYTE_RDP | OPTIONBYTE_USER | OPTIONBYTE_BOR;
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	220f      	movs	r2, #15
 8001bde:	601a      	str	r2, [r3, #0]

  /*Get WRP*/
  pOBInit->WRPSector = (uint32_t)FLASH_OB_GetWRP();
 8001be0:	f000 f82a 	bl	8001c38 <FLASH_OB_GetWRP>
 8001be4:	4603      	mov	r3, r0
 8001be6:	461a      	mov	r2, r3
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	609a      	str	r2, [r3, #8]

  /*Get RDP Level*/
  pOBInit->RDPLevel = (uint32_t)FLASH_OB_GetRDP();
 8001bec:	f000 f830 	bl	8001c50 <FLASH_OB_GetRDP>
 8001bf0:	4603      	mov	r3, r0
 8001bf2:	461a      	mov	r2, r3
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	611a      	str	r2, [r3, #16]

  /*Get USER*/
  pOBInit->USERConfig = (uint8_t)FLASH_OB_GetUser();
 8001bf8:	f000 f80e 	bl	8001c18 <FLASH_OB_GetUser>
 8001bfc:	4603      	mov	r3, r0
 8001bfe:	461a      	mov	r2, r3
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	761a      	strb	r2, [r3, #24]

  /*Get BOR Level*/
  pOBInit->BORLevel = (uint32_t)FLASH_OB_GetBOR();
 8001c04:	f000 f844 	bl	8001c90 <FLASH_OB_GetBOR>
 8001c08:	4603      	mov	r3, r0
 8001c0a:	461a      	mov	r2, r3
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	615a      	str	r2, [r3, #20]
}
 8001c10:	bf00      	nop
 8001c12:	3708      	adds	r7, #8
 8001c14:	46bd      	mov	sp, r7
 8001c16:	bd80      	pop	{r7, pc}

08001c18 <FLASH_OB_GetUser>:
  * @brief  Return the FLASH User Option Byte value.
  * @retval uint8_t FLASH User Option Bytes values: IWDG_SW(Bit0), RST_STOP(Bit1)
  *         and RST_STDBY(Bit2).
  */
static uint8_t FLASH_OB_GetUser(void)
{
 8001c18:	b480      	push	{r7}
 8001c1a:	af00      	add	r7, sp, #0
  /* Return the User Option Byte */
  return ((uint8_t)(FLASH->OPTCR & 0xE0));
 8001c1c:	4b05      	ldr	r3, [pc, #20]	@ (8001c34 <FLASH_OB_GetUser+0x1c>)
 8001c1e:	695b      	ldr	r3, [r3, #20]
 8001c20:	b2db      	uxtb	r3, r3
 8001c22:	f023 031f 	bic.w	r3, r3, #31
 8001c26:	b2db      	uxtb	r3, r3
}
 8001c28:	4618      	mov	r0, r3
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c30:	4770      	bx	lr
 8001c32:	bf00      	nop
 8001c34:	40023c00 	.word	0x40023c00

08001c38 <FLASH_OB_GetWRP>:
/**
  * @brief  Return the FLASH Write Protection Option Bytes value.
  * @retval uint16_t FLASH Write Protection Option Bytes value
  */
static uint16_t FLASH_OB_GetWRP(void)
{
 8001c38:	b480      	push	{r7}
 8001c3a:	af00      	add	r7, sp, #0
  /* Return the FLASH write protection Register value */
  return (*(__IO uint16_t *)(OPTCR_BYTE2_ADDRESS));
 8001c3c:	4b03      	ldr	r3, [pc, #12]	@ (8001c4c <FLASH_OB_GetWRP+0x14>)
 8001c3e:	881b      	ldrh	r3, [r3, #0]
 8001c40:	b29b      	uxth	r3, r3
}
 8001c42:	4618      	mov	r0, r3
 8001c44:	46bd      	mov	sp, r7
 8001c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c4a:	4770      	bx	lr
 8001c4c:	40023c16 	.word	0x40023c16

08001c50 <FLASH_OB_GetRDP>:
  *            @arg OB_RDP_LEVEL_0: No protection
  *            @arg OB_RDP_LEVEL_1: Read protection of the memory
  *            @arg OB_RDP_LEVEL_2: Full chip protection
  */
static uint8_t FLASH_OB_GetRDP(void)
{
 8001c50:	b480      	push	{r7}
 8001c52:	b083      	sub	sp, #12
 8001c54:	af00      	add	r7, sp, #0
  uint8_t readstatus = OB_RDP_LEVEL_0;
 8001c56:	23aa      	movs	r3, #170	@ 0xaa
 8001c58:	71fb      	strb	r3, [r7, #7]

  if (*(__IO uint8_t *)(OPTCR_BYTE1_ADDRESS) == (uint8_t)OB_RDP_LEVEL_2)
 8001c5a:	4b0c      	ldr	r3, [pc, #48]	@ (8001c8c <FLASH_OB_GetRDP+0x3c>)
 8001c5c:	781b      	ldrb	r3, [r3, #0]
 8001c5e:	b2db      	uxtb	r3, r3
 8001c60:	2bcc      	cmp	r3, #204	@ 0xcc
 8001c62:	d102      	bne.n	8001c6a <FLASH_OB_GetRDP+0x1a>
  {
    readstatus = OB_RDP_LEVEL_2;
 8001c64:	23cc      	movs	r3, #204	@ 0xcc
 8001c66:	71fb      	strb	r3, [r7, #7]
 8001c68:	e009      	b.n	8001c7e <FLASH_OB_GetRDP+0x2e>
  }
  else if (*(__IO uint8_t *)(OPTCR_BYTE1_ADDRESS) == (uint8_t)OB_RDP_LEVEL_0)
 8001c6a:	4b08      	ldr	r3, [pc, #32]	@ (8001c8c <FLASH_OB_GetRDP+0x3c>)
 8001c6c:	781b      	ldrb	r3, [r3, #0]
 8001c6e:	b2db      	uxtb	r3, r3
 8001c70:	2baa      	cmp	r3, #170	@ 0xaa
 8001c72:	d102      	bne.n	8001c7a <FLASH_OB_GetRDP+0x2a>
  {
    readstatus = OB_RDP_LEVEL_0;
 8001c74:	23aa      	movs	r3, #170	@ 0xaa
 8001c76:	71fb      	strb	r3, [r7, #7]
 8001c78:	e001      	b.n	8001c7e <FLASH_OB_GetRDP+0x2e>
  }
  else
  {
    readstatus = OB_RDP_LEVEL_1;
 8001c7a:	2355      	movs	r3, #85	@ 0x55
 8001c7c:	71fb      	strb	r3, [r7, #7]
  }

  return readstatus;
 8001c7e:	79fb      	ldrb	r3, [r7, #7]
}
 8001c80:	4618      	mov	r0, r3
 8001c82:	370c      	adds	r7, #12
 8001c84:	46bd      	mov	sp, r7
 8001c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c8a:	4770      	bx	lr
 8001c8c:	40023c15 	.word	0x40023c15

08001c90 <FLASH_OB_GetBOR>:
  *           - OB_BOR_LEVEL2: Supply voltage ranges from 2.4 to 2.7 V
  *           - OB_BOR_LEVEL1: Supply voltage ranges from 2.1 to 2.4 V
  *           - OB_BOR_OFF   : Supply voltage ranges from 1.62 to 2.1 V
  */
static uint8_t FLASH_OB_GetBOR(void)
{
 8001c90:	b480      	push	{r7}
 8001c92:	af00      	add	r7, sp, #0
  /* Return the FLASH BOR level */
  return (uint8_t)(*(__IO uint8_t *)(OPTCR_BYTE0_ADDRESS) & (uint8_t)0x0C);
 8001c94:	4b05      	ldr	r3, [pc, #20]	@ (8001cac <FLASH_OB_GetBOR+0x1c>)
 8001c96:	781b      	ldrb	r3, [r3, #0]
 8001c98:	b2db      	uxtb	r3, r3
 8001c9a:	f003 030c 	and.w	r3, r3, #12
 8001c9e:	b2db      	uxtb	r3, r3
}
 8001ca0:	4618      	mov	r0, r3
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca8:	4770      	bx	lr
 8001caa:	bf00      	nop
 8001cac:	40023c14 	.word	0x40023c14

08001cb0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001cb0:	b480      	push	{r7}
 8001cb2:	b089      	sub	sp, #36	@ 0x24
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	6078      	str	r0, [r7, #4]
 8001cb8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001cba:	2300      	movs	r3, #0
 8001cbc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001cc2:	2300      	movs	r3, #0
 8001cc4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001cc6:	2300      	movs	r3, #0
 8001cc8:	61fb      	str	r3, [r7, #28]
 8001cca:	e16b      	b.n	8001fa4 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001ccc:	2201      	movs	r2, #1
 8001cce:	69fb      	ldr	r3, [r7, #28]
 8001cd0:	fa02 f303 	lsl.w	r3, r2, r3
 8001cd4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001cd6:	683b      	ldr	r3, [r7, #0]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	697a      	ldr	r2, [r7, #20]
 8001cdc:	4013      	ands	r3, r2
 8001cde:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001ce0:	693a      	ldr	r2, [r7, #16]
 8001ce2:	697b      	ldr	r3, [r7, #20]
 8001ce4:	429a      	cmp	r2, r3
 8001ce6:	f040 815a 	bne.w	8001f9e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001cea:	683b      	ldr	r3, [r7, #0]
 8001cec:	685b      	ldr	r3, [r3, #4]
 8001cee:	f003 0303 	and.w	r3, r3, #3
 8001cf2:	2b01      	cmp	r3, #1
 8001cf4:	d005      	beq.n	8001d02 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001cf6:	683b      	ldr	r3, [r7, #0]
 8001cf8:	685b      	ldr	r3, [r3, #4]
 8001cfa:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001cfe:	2b02      	cmp	r3, #2
 8001d00:	d130      	bne.n	8001d64 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	689b      	ldr	r3, [r3, #8]
 8001d06:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001d08:	69fb      	ldr	r3, [r7, #28]
 8001d0a:	005b      	lsls	r3, r3, #1
 8001d0c:	2203      	movs	r2, #3
 8001d0e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d12:	43db      	mvns	r3, r3
 8001d14:	69ba      	ldr	r2, [r7, #24]
 8001d16:	4013      	ands	r3, r2
 8001d18:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001d1a:	683b      	ldr	r3, [r7, #0]
 8001d1c:	68da      	ldr	r2, [r3, #12]
 8001d1e:	69fb      	ldr	r3, [r7, #28]
 8001d20:	005b      	lsls	r3, r3, #1
 8001d22:	fa02 f303 	lsl.w	r3, r2, r3
 8001d26:	69ba      	ldr	r2, [r7, #24]
 8001d28:	4313      	orrs	r3, r2
 8001d2a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	69ba      	ldr	r2, [r7, #24]
 8001d30:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	685b      	ldr	r3, [r3, #4]
 8001d36:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001d38:	2201      	movs	r2, #1
 8001d3a:	69fb      	ldr	r3, [r7, #28]
 8001d3c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d40:	43db      	mvns	r3, r3
 8001d42:	69ba      	ldr	r2, [r7, #24]
 8001d44:	4013      	ands	r3, r2
 8001d46:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001d48:	683b      	ldr	r3, [r7, #0]
 8001d4a:	685b      	ldr	r3, [r3, #4]
 8001d4c:	091b      	lsrs	r3, r3, #4
 8001d4e:	f003 0201 	and.w	r2, r3, #1
 8001d52:	69fb      	ldr	r3, [r7, #28]
 8001d54:	fa02 f303 	lsl.w	r3, r2, r3
 8001d58:	69ba      	ldr	r2, [r7, #24]
 8001d5a:	4313      	orrs	r3, r2
 8001d5c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	69ba      	ldr	r2, [r7, #24]
 8001d62:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001d64:	683b      	ldr	r3, [r7, #0]
 8001d66:	685b      	ldr	r3, [r3, #4]
 8001d68:	f003 0303 	and.w	r3, r3, #3
 8001d6c:	2b03      	cmp	r3, #3
 8001d6e:	d017      	beq.n	8001da0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	68db      	ldr	r3, [r3, #12]
 8001d74:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001d76:	69fb      	ldr	r3, [r7, #28]
 8001d78:	005b      	lsls	r3, r3, #1
 8001d7a:	2203      	movs	r2, #3
 8001d7c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d80:	43db      	mvns	r3, r3
 8001d82:	69ba      	ldr	r2, [r7, #24]
 8001d84:	4013      	ands	r3, r2
 8001d86:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001d88:	683b      	ldr	r3, [r7, #0]
 8001d8a:	689a      	ldr	r2, [r3, #8]
 8001d8c:	69fb      	ldr	r3, [r7, #28]
 8001d8e:	005b      	lsls	r3, r3, #1
 8001d90:	fa02 f303 	lsl.w	r3, r2, r3
 8001d94:	69ba      	ldr	r2, [r7, #24]
 8001d96:	4313      	orrs	r3, r2
 8001d98:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	69ba      	ldr	r2, [r7, #24]
 8001d9e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001da0:	683b      	ldr	r3, [r7, #0]
 8001da2:	685b      	ldr	r3, [r3, #4]
 8001da4:	f003 0303 	and.w	r3, r3, #3
 8001da8:	2b02      	cmp	r3, #2
 8001daa:	d123      	bne.n	8001df4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001dac:	69fb      	ldr	r3, [r7, #28]
 8001dae:	08da      	lsrs	r2, r3, #3
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	3208      	adds	r2, #8
 8001db4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001db8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001dba:	69fb      	ldr	r3, [r7, #28]
 8001dbc:	f003 0307 	and.w	r3, r3, #7
 8001dc0:	009b      	lsls	r3, r3, #2
 8001dc2:	220f      	movs	r2, #15
 8001dc4:	fa02 f303 	lsl.w	r3, r2, r3
 8001dc8:	43db      	mvns	r3, r3
 8001dca:	69ba      	ldr	r2, [r7, #24]
 8001dcc:	4013      	ands	r3, r2
 8001dce:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001dd0:	683b      	ldr	r3, [r7, #0]
 8001dd2:	691a      	ldr	r2, [r3, #16]
 8001dd4:	69fb      	ldr	r3, [r7, #28]
 8001dd6:	f003 0307 	and.w	r3, r3, #7
 8001dda:	009b      	lsls	r3, r3, #2
 8001ddc:	fa02 f303 	lsl.w	r3, r2, r3
 8001de0:	69ba      	ldr	r2, [r7, #24]
 8001de2:	4313      	orrs	r3, r2
 8001de4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001de6:	69fb      	ldr	r3, [r7, #28]
 8001de8:	08da      	lsrs	r2, r3, #3
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	3208      	adds	r2, #8
 8001dee:	69b9      	ldr	r1, [r7, #24]
 8001df0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001dfa:	69fb      	ldr	r3, [r7, #28]
 8001dfc:	005b      	lsls	r3, r3, #1
 8001dfe:	2203      	movs	r2, #3
 8001e00:	fa02 f303 	lsl.w	r3, r2, r3
 8001e04:	43db      	mvns	r3, r3
 8001e06:	69ba      	ldr	r2, [r7, #24]
 8001e08:	4013      	ands	r3, r2
 8001e0a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001e0c:	683b      	ldr	r3, [r7, #0]
 8001e0e:	685b      	ldr	r3, [r3, #4]
 8001e10:	f003 0203 	and.w	r2, r3, #3
 8001e14:	69fb      	ldr	r3, [r7, #28]
 8001e16:	005b      	lsls	r3, r3, #1
 8001e18:	fa02 f303 	lsl.w	r3, r2, r3
 8001e1c:	69ba      	ldr	r2, [r7, #24]
 8001e1e:	4313      	orrs	r3, r2
 8001e20:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	69ba      	ldr	r2, [r7, #24]
 8001e26:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001e28:	683b      	ldr	r3, [r7, #0]
 8001e2a:	685b      	ldr	r3, [r3, #4]
 8001e2c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	f000 80b4 	beq.w	8001f9e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e36:	2300      	movs	r3, #0
 8001e38:	60fb      	str	r3, [r7, #12]
 8001e3a:	4b60      	ldr	r3, [pc, #384]	@ (8001fbc <HAL_GPIO_Init+0x30c>)
 8001e3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e3e:	4a5f      	ldr	r2, [pc, #380]	@ (8001fbc <HAL_GPIO_Init+0x30c>)
 8001e40:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001e44:	6453      	str	r3, [r2, #68]	@ 0x44
 8001e46:	4b5d      	ldr	r3, [pc, #372]	@ (8001fbc <HAL_GPIO_Init+0x30c>)
 8001e48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e4a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001e4e:	60fb      	str	r3, [r7, #12]
 8001e50:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001e52:	4a5b      	ldr	r2, [pc, #364]	@ (8001fc0 <HAL_GPIO_Init+0x310>)
 8001e54:	69fb      	ldr	r3, [r7, #28]
 8001e56:	089b      	lsrs	r3, r3, #2
 8001e58:	3302      	adds	r3, #2
 8001e5a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e5e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001e60:	69fb      	ldr	r3, [r7, #28]
 8001e62:	f003 0303 	and.w	r3, r3, #3
 8001e66:	009b      	lsls	r3, r3, #2
 8001e68:	220f      	movs	r2, #15
 8001e6a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e6e:	43db      	mvns	r3, r3
 8001e70:	69ba      	ldr	r2, [r7, #24]
 8001e72:	4013      	ands	r3, r2
 8001e74:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	4a52      	ldr	r2, [pc, #328]	@ (8001fc4 <HAL_GPIO_Init+0x314>)
 8001e7a:	4293      	cmp	r3, r2
 8001e7c:	d02b      	beq.n	8001ed6 <HAL_GPIO_Init+0x226>
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	4a51      	ldr	r2, [pc, #324]	@ (8001fc8 <HAL_GPIO_Init+0x318>)
 8001e82:	4293      	cmp	r3, r2
 8001e84:	d025      	beq.n	8001ed2 <HAL_GPIO_Init+0x222>
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	4a50      	ldr	r2, [pc, #320]	@ (8001fcc <HAL_GPIO_Init+0x31c>)
 8001e8a:	4293      	cmp	r3, r2
 8001e8c:	d01f      	beq.n	8001ece <HAL_GPIO_Init+0x21e>
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	4a4f      	ldr	r2, [pc, #316]	@ (8001fd0 <HAL_GPIO_Init+0x320>)
 8001e92:	4293      	cmp	r3, r2
 8001e94:	d019      	beq.n	8001eca <HAL_GPIO_Init+0x21a>
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	4a4e      	ldr	r2, [pc, #312]	@ (8001fd4 <HAL_GPIO_Init+0x324>)
 8001e9a:	4293      	cmp	r3, r2
 8001e9c:	d013      	beq.n	8001ec6 <HAL_GPIO_Init+0x216>
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	4a4d      	ldr	r2, [pc, #308]	@ (8001fd8 <HAL_GPIO_Init+0x328>)
 8001ea2:	4293      	cmp	r3, r2
 8001ea4:	d00d      	beq.n	8001ec2 <HAL_GPIO_Init+0x212>
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	4a4c      	ldr	r2, [pc, #304]	@ (8001fdc <HAL_GPIO_Init+0x32c>)
 8001eaa:	4293      	cmp	r3, r2
 8001eac:	d007      	beq.n	8001ebe <HAL_GPIO_Init+0x20e>
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	4a4b      	ldr	r2, [pc, #300]	@ (8001fe0 <HAL_GPIO_Init+0x330>)
 8001eb2:	4293      	cmp	r3, r2
 8001eb4:	d101      	bne.n	8001eba <HAL_GPIO_Init+0x20a>
 8001eb6:	2307      	movs	r3, #7
 8001eb8:	e00e      	b.n	8001ed8 <HAL_GPIO_Init+0x228>
 8001eba:	2308      	movs	r3, #8
 8001ebc:	e00c      	b.n	8001ed8 <HAL_GPIO_Init+0x228>
 8001ebe:	2306      	movs	r3, #6
 8001ec0:	e00a      	b.n	8001ed8 <HAL_GPIO_Init+0x228>
 8001ec2:	2305      	movs	r3, #5
 8001ec4:	e008      	b.n	8001ed8 <HAL_GPIO_Init+0x228>
 8001ec6:	2304      	movs	r3, #4
 8001ec8:	e006      	b.n	8001ed8 <HAL_GPIO_Init+0x228>
 8001eca:	2303      	movs	r3, #3
 8001ecc:	e004      	b.n	8001ed8 <HAL_GPIO_Init+0x228>
 8001ece:	2302      	movs	r3, #2
 8001ed0:	e002      	b.n	8001ed8 <HAL_GPIO_Init+0x228>
 8001ed2:	2301      	movs	r3, #1
 8001ed4:	e000      	b.n	8001ed8 <HAL_GPIO_Init+0x228>
 8001ed6:	2300      	movs	r3, #0
 8001ed8:	69fa      	ldr	r2, [r7, #28]
 8001eda:	f002 0203 	and.w	r2, r2, #3
 8001ede:	0092      	lsls	r2, r2, #2
 8001ee0:	4093      	lsls	r3, r2
 8001ee2:	69ba      	ldr	r2, [r7, #24]
 8001ee4:	4313      	orrs	r3, r2
 8001ee6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001ee8:	4935      	ldr	r1, [pc, #212]	@ (8001fc0 <HAL_GPIO_Init+0x310>)
 8001eea:	69fb      	ldr	r3, [r7, #28]
 8001eec:	089b      	lsrs	r3, r3, #2
 8001eee:	3302      	adds	r3, #2
 8001ef0:	69ba      	ldr	r2, [r7, #24]
 8001ef2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001ef6:	4b3b      	ldr	r3, [pc, #236]	@ (8001fe4 <HAL_GPIO_Init+0x334>)
 8001ef8:	689b      	ldr	r3, [r3, #8]
 8001efa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001efc:	693b      	ldr	r3, [r7, #16]
 8001efe:	43db      	mvns	r3, r3
 8001f00:	69ba      	ldr	r2, [r7, #24]
 8001f02:	4013      	ands	r3, r2
 8001f04:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001f06:	683b      	ldr	r3, [r7, #0]
 8001f08:	685b      	ldr	r3, [r3, #4]
 8001f0a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d003      	beq.n	8001f1a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001f12:	69ba      	ldr	r2, [r7, #24]
 8001f14:	693b      	ldr	r3, [r7, #16]
 8001f16:	4313      	orrs	r3, r2
 8001f18:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001f1a:	4a32      	ldr	r2, [pc, #200]	@ (8001fe4 <HAL_GPIO_Init+0x334>)
 8001f1c:	69bb      	ldr	r3, [r7, #24]
 8001f1e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001f20:	4b30      	ldr	r3, [pc, #192]	@ (8001fe4 <HAL_GPIO_Init+0x334>)
 8001f22:	68db      	ldr	r3, [r3, #12]
 8001f24:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f26:	693b      	ldr	r3, [r7, #16]
 8001f28:	43db      	mvns	r3, r3
 8001f2a:	69ba      	ldr	r2, [r7, #24]
 8001f2c:	4013      	ands	r3, r2
 8001f2e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001f30:	683b      	ldr	r3, [r7, #0]
 8001f32:	685b      	ldr	r3, [r3, #4]
 8001f34:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d003      	beq.n	8001f44 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001f3c:	69ba      	ldr	r2, [r7, #24]
 8001f3e:	693b      	ldr	r3, [r7, #16]
 8001f40:	4313      	orrs	r3, r2
 8001f42:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001f44:	4a27      	ldr	r2, [pc, #156]	@ (8001fe4 <HAL_GPIO_Init+0x334>)
 8001f46:	69bb      	ldr	r3, [r7, #24]
 8001f48:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001f4a:	4b26      	ldr	r3, [pc, #152]	@ (8001fe4 <HAL_GPIO_Init+0x334>)
 8001f4c:	685b      	ldr	r3, [r3, #4]
 8001f4e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f50:	693b      	ldr	r3, [r7, #16]
 8001f52:	43db      	mvns	r3, r3
 8001f54:	69ba      	ldr	r2, [r7, #24]
 8001f56:	4013      	ands	r3, r2
 8001f58:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001f5a:	683b      	ldr	r3, [r7, #0]
 8001f5c:	685b      	ldr	r3, [r3, #4]
 8001f5e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d003      	beq.n	8001f6e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001f66:	69ba      	ldr	r2, [r7, #24]
 8001f68:	693b      	ldr	r3, [r7, #16]
 8001f6a:	4313      	orrs	r3, r2
 8001f6c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001f6e:	4a1d      	ldr	r2, [pc, #116]	@ (8001fe4 <HAL_GPIO_Init+0x334>)
 8001f70:	69bb      	ldr	r3, [r7, #24]
 8001f72:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001f74:	4b1b      	ldr	r3, [pc, #108]	@ (8001fe4 <HAL_GPIO_Init+0x334>)
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f7a:	693b      	ldr	r3, [r7, #16]
 8001f7c:	43db      	mvns	r3, r3
 8001f7e:	69ba      	ldr	r2, [r7, #24]
 8001f80:	4013      	ands	r3, r2
 8001f82:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001f84:	683b      	ldr	r3, [r7, #0]
 8001f86:	685b      	ldr	r3, [r3, #4]
 8001f88:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d003      	beq.n	8001f98 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001f90:	69ba      	ldr	r2, [r7, #24]
 8001f92:	693b      	ldr	r3, [r7, #16]
 8001f94:	4313      	orrs	r3, r2
 8001f96:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001f98:	4a12      	ldr	r2, [pc, #72]	@ (8001fe4 <HAL_GPIO_Init+0x334>)
 8001f9a:	69bb      	ldr	r3, [r7, #24]
 8001f9c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001f9e:	69fb      	ldr	r3, [r7, #28]
 8001fa0:	3301      	adds	r3, #1
 8001fa2:	61fb      	str	r3, [r7, #28]
 8001fa4:	69fb      	ldr	r3, [r7, #28]
 8001fa6:	2b0f      	cmp	r3, #15
 8001fa8:	f67f ae90 	bls.w	8001ccc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001fac:	bf00      	nop
 8001fae:	bf00      	nop
 8001fb0:	3724      	adds	r7, #36	@ 0x24
 8001fb2:	46bd      	mov	sp, r7
 8001fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb8:	4770      	bx	lr
 8001fba:	bf00      	nop
 8001fbc:	40023800 	.word	0x40023800
 8001fc0:	40013800 	.word	0x40013800
 8001fc4:	40020000 	.word	0x40020000
 8001fc8:	40020400 	.word	0x40020400
 8001fcc:	40020800 	.word	0x40020800
 8001fd0:	40020c00 	.word	0x40020c00
 8001fd4:	40021000 	.word	0x40021000
 8001fd8:	40021400 	.word	0x40021400
 8001fdc:	40021800 	.word	0x40021800
 8001fe0:	40021c00 	.word	0x40021c00
 8001fe4:	40013c00 	.word	0x40013c00

08001fe8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001fe8:	b480      	push	{r7}
 8001fea:	b083      	sub	sp, #12
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	6078      	str	r0, [r7, #4]
 8001ff0:	460b      	mov	r3, r1
 8001ff2:	807b      	strh	r3, [r7, #2]
 8001ff4:	4613      	mov	r3, r2
 8001ff6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001ff8:	787b      	ldrb	r3, [r7, #1]
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d003      	beq.n	8002006 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001ffe:	887a      	ldrh	r2, [r7, #2]
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002004:	e003      	b.n	800200e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002006:	887b      	ldrh	r3, [r7, #2]
 8002008:	041a      	lsls	r2, r3, #16
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	619a      	str	r2, [r3, #24]
}
 800200e:	bf00      	nop
 8002010:	370c      	adds	r7, #12
 8002012:	46bd      	mov	sp, r7
 8002014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002018:	4770      	bx	lr

0800201a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800201a:	b480      	push	{r7}
 800201c:	b085      	sub	sp, #20
 800201e:	af00      	add	r7, sp, #0
 8002020:	6078      	str	r0, [r7, #4]
 8002022:	460b      	mov	r3, r1
 8002024:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	695b      	ldr	r3, [r3, #20]
 800202a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800202c:	887a      	ldrh	r2, [r7, #2]
 800202e:	68fb      	ldr	r3, [r7, #12]
 8002030:	4013      	ands	r3, r2
 8002032:	041a      	lsls	r2, r3, #16
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	43d9      	mvns	r1, r3
 8002038:	887b      	ldrh	r3, [r7, #2]
 800203a:	400b      	ands	r3, r1
 800203c:	431a      	orrs	r2, r3
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	619a      	str	r2, [r3, #24]
}
 8002042:	bf00      	nop
 8002044:	3714      	adds	r7, #20
 8002046:	46bd      	mov	sp, r7
 8002048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800204c:	4770      	bx	lr
	...

08002050 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002050:	b580      	push	{r7, lr}
 8002052:	b086      	sub	sp, #24
 8002054:	af00      	add	r7, sp, #0
 8002056:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	2b00      	cmp	r3, #0
 800205c:	d101      	bne.n	8002062 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800205e:	2301      	movs	r3, #1
 8002060:	e267      	b.n	8002532 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	f003 0301 	and.w	r3, r3, #1
 800206a:	2b00      	cmp	r3, #0
 800206c:	d075      	beq.n	800215a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800206e:	4b88      	ldr	r3, [pc, #544]	@ (8002290 <HAL_RCC_OscConfig+0x240>)
 8002070:	689b      	ldr	r3, [r3, #8]
 8002072:	f003 030c 	and.w	r3, r3, #12
 8002076:	2b04      	cmp	r3, #4
 8002078:	d00c      	beq.n	8002094 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800207a:	4b85      	ldr	r3, [pc, #532]	@ (8002290 <HAL_RCC_OscConfig+0x240>)
 800207c:	689b      	ldr	r3, [r3, #8]
 800207e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002082:	2b08      	cmp	r3, #8
 8002084:	d112      	bne.n	80020ac <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002086:	4b82      	ldr	r3, [pc, #520]	@ (8002290 <HAL_RCC_OscConfig+0x240>)
 8002088:	685b      	ldr	r3, [r3, #4]
 800208a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800208e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002092:	d10b      	bne.n	80020ac <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002094:	4b7e      	ldr	r3, [pc, #504]	@ (8002290 <HAL_RCC_OscConfig+0x240>)
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800209c:	2b00      	cmp	r3, #0
 800209e:	d05b      	beq.n	8002158 <HAL_RCC_OscConfig+0x108>
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	685b      	ldr	r3, [r3, #4]
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d157      	bne.n	8002158 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80020a8:	2301      	movs	r3, #1
 80020aa:	e242      	b.n	8002532 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	685b      	ldr	r3, [r3, #4]
 80020b0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80020b4:	d106      	bne.n	80020c4 <HAL_RCC_OscConfig+0x74>
 80020b6:	4b76      	ldr	r3, [pc, #472]	@ (8002290 <HAL_RCC_OscConfig+0x240>)
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	4a75      	ldr	r2, [pc, #468]	@ (8002290 <HAL_RCC_OscConfig+0x240>)
 80020bc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80020c0:	6013      	str	r3, [r2, #0]
 80020c2:	e01d      	b.n	8002100 <HAL_RCC_OscConfig+0xb0>
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	685b      	ldr	r3, [r3, #4]
 80020c8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80020cc:	d10c      	bne.n	80020e8 <HAL_RCC_OscConfig+0x98>
 80020ce:	4b70      	ldr	r3, [pc, #448]	@ (8002290 <HAL_RCC_OscConfig+0x240>)
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	4a6f      	ldr	r2, [pc, #444]	@ (8002290 <HAL_RCC_OscConfig+0x240>)
 80020d4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80020d8:	6013      	str	r3, [r2, #0]
 80020da:	4b6d      	ldr	r3, [pc, #436]	@ (8002290 <HAL_RCC_OscConfig+0x240>)
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	4a6c      	ldr	r2, [pc, #432]	@ (8002290 <HAL_RCC_OscConfig+0x240>)
 80020e0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80020e4:	6013      	str	r3, [r2, #0]
 80020e6:	e00b      	b.n	8002100 <HAL_RCC_OscConfig+0xb0>
 80020e8:	4b69      	ldr	r3, [pc, #420]	@ (8002290 <HAL_RCC_OscConfig+0x240>)
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	4a68      	ldr	r2, [pc, #416]	@ (8002290 <HAL_RCC_OscConfig+0x240>)
 80020ee:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80020f2:	6013      	str	r3, [r2, #0]
 80020f4:	4b66      	ldr	r3, [pc, #408]	@ (8002290 <HAL_RCC_OscConfig+0x240>)
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	4a65      	ldr	r2, [pc, #404]	@ (8002290 <HAL_RCC_OscConfig+0x240>)
 80020fa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80020fe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	685b      	ldr	r3, [r3, #4]
 8002104:	2b00      	cmp	r3, #0
 8002106:	d013      	beq.n	8002130 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002108:	f7ff fc32 	bl	8001970 <HAL_GetTick>
 800210c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800210e:	e008      	b.n	8002122 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002110:	f7ff fc2e 	bl	8001970 <HAL_GetTick>
 8002114:	4602      	mov	r2, r0
 8002116:	693b      	ldr	r3, [r7, #16]
 8002118:	1ad3      	subs	r3, r2, r3
 800211a:	2b64      	cmp	r3, #100	@ 0x64
 800211c:	d901      	bls.n	8002122 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800211e:	2303      	movs	r3, #3
 8002120:	e207      	b.n	8002532 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002122:	4b5b      	ldr	r3, [pc, #364]	@ (8002290 <HAL_RCC_OscConfig+0x240>)
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800212a:	2b00      	cmp	r3, #0
 800212c:	d0f0      	beq.n	8002110 <HAL_RCC_OscConfig+0xc0>
 800212e:	e014      	b.n	800215a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002130:	f7ff fc1e 	bl	8001970 <HAL_GetTick>
 8002134:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002136:	e008      	b.n	800214a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002138:	f7ff fc1a 	bl	8001970 <HAL_GetTick>
 800213c:	4602      	mov	r2, r0
 800213e:	693b      	ldr	r3, [r7, #16]
 8002140:	1ad3      	subs	r3, r2, r3
 8002142:	2b64      	cmp	r3, #100	@ 0x64
 8002144:	d901      	bls.n	800214a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002146:	2303      	movs	r3, #3
 8002148:	e1f3      	b.n	8002532 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800214a:	4b51      	ldr	r3, [pc, #324]	@ (8002290 <HAL_RCC_OscConfig+0x240>)
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002152:	2b00      	cmp	r3, #0
 8002154:	d1f0      	bne.n	8002138 <HAL_RCC_OscConfig+0xe8>
 8002156:	e000      	b.n	800215a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002158:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	f003 0302 	and.w	r3, r3, #2
 8002162:	2b00      	cmp	r3, #0
 8002164:	d063      	beq.n	800222e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002166:	4b4a      	ldr	r3, [pc, #296]	@ (8002290 <HAL_RCC_OscConfig+0x240>)
 8002168:	689b      	ldr	r3, [r3, #8]
 800216a:	f003 030c 	and.w	r3, r3, #12
 800216e:	2b00      	cmp	r3, #0
 8002170:	d00b      	beq.n	800218a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002172:	4b47      	ldr	r3, [pc, #284]	@ (8002290 <HAL_RCC_OscConfig+0x240>)
 8002174:	689b      	ldr	r3, [r3, #8]
 8002176:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800217a:	2b08      	cmp	r3, #8
 800217c:	d11c      	bne.n	80021b8 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800217e:	4b44      	ldr	r3, [pc, #272]	@ (8002290 <HAL_RCC_OscConfig+0x240>)
 8002180:	685b      	ldr	r3, [r3, #4]
 8002182:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002186:	2b00      	cmp	r3, #0
 8002188:	d116      	bne.n	80021b8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800218a:	4b41      	ldr	r3, [pc, #260]	@ (8002290 <HAL_RCC_OscConfig+0x240>)
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	f003 0302 	and.w	r3, r3, #2
 8002192:	2b00      	cmp	r3, #0
 8002194:	d005      	beq.n	80021a2 <HAL_RCC_OscConfig+0x152>
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	68db      	ldr	r3, [r3, #12]
 800219a:	2b01      	cmp	r3, #1
 800219c:	d001      	beq.n	80021a2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800219e:	2301      	movs	r3, #1
 80021a0:	e1c7      	b.n	8002532 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80021a2:	4b3b      	ldr	r3, [pc, #236]	@ (8002290 <HAL_RCC_OscConfig+0x240>)
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	691b      	ldr	r3, [r3, #16]
 80021ae:	00db      	lsls	r3, r3, #3
 80021b0:	4937      	ldr	r1, [pc, #220]	@ (8002290 <HAL_RCC_OscConfig+0x240>)
 80021b2:	4313      	orrs	r3, r2
 80021b4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80021b6:	e03a      	b.n	800222e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	68db      	ldr	r3, [r3, #12]
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d020      	beq.n	8002202 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80021c0:	4b34      	ldr	r3, [pc, #208]	@ (8002294 <HAL_RCC_OscConfig+0x244>)
 80021c2:	2201      	movs	r2, #1
 80021c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021c6:	f7ff fbd3 	bl	8001970 <HAL_GetTick>
 80021ca:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80021cc:	e008      	b.n	80021e0 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80021ce:	f7ff fbcf 	bl	8001970 <HAL_GetTick>
 80021d2:	4602      	mov	r2, r0
 80021d4:	693b      	ldr	r3, [r7, #16]
 80021d6:	1ad3      	subs	r3, r2, r3
 80021d8:	2b02      	cmp	r3, #2
 80021da:	d901      	bls.n	80021e0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80021dc:	2303      	movs	r3, #3
 80021de:	e1a8      	b.n	8002532 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80021e0:	4b2b      	ldr	r3, [pc, #172]	@ (8002290 <HAL_RCC_OscConfig+0x240>)
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	f003 0302 	and.w	r3, r3, #2
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d0f0      	beq.n	80021ce <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80021ec:	4b28      	ldr	r3, [pc, #160]	@ (8002290 <HAL_RCC_OscConfig+0x240>)
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	691b      	ldr	r3, [r3, #16]
 80021f8:	00db      	lsls	r3, r3, #3
 80021fa:	4925      	ldr	r1, [pc, #148]	@ (8002290 <HAL_RCC_OscConfig+0x240>)
 80021fc:	4313      	orrs	r3, r2
 80021fe:	600b      	str	r3, [r1, #0]
 8002200:	e015      	b.n	800222e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002202:	4b24      	ldr	r3, [pc, #144]	@ (8002294 <HAL_RCC_OscConfig+0x244>)
 8002204:	2200      	movs	r2, #0
 8002206:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002208:	f7ff fbb2 	bl	8001970 <HAL_GetTick>
 800220c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800220e:	e008      	b.n	8002222 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002210:	f7ff fbae 	bl	8001970 <HAL_GetTick>
 8002214:	4602      	mov	r2, r0
 8002216:	693b      	ldr	r3, [r7, #16]
 8002218:	1ad3      	subs	r3, r2, r3
 800221a:	2b02      	cmp	r3, #2
 800221c:	d901      	bls.n	8002222 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800221e:	2303      	movs	r3, #3
 8002220:	e187      	b.n	8002532 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002222:	4b1b      	ldr	r3, [pc, #108]	@ (8002290 <HAL_RCC_OscConfig+0x240>)
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	f003 0302 	and.w	r3, r3, #2
 800222a:	2b00      	cmp	r3, #0
 800222c:	d1f0      	bne.n	8002210 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	f003 0308 	and.w	r3, r3, #8
 8002236:	2b00      	cmp	r3, #0
 8002238:	d036      	beq.n	80022a8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	695b      	ldr	r3, [r3, #20]
 800223e:	2b00      	cmp	r3, #0
 8002240:	d016      	beq.n	8002270 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002242:	4b15      	ldr	r3, [pc, #84]	@ (8002298 <HAL_RCC_OscConfig+0x248>)
 8002244:	2201      	movs	r2, #1
 8002246:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002248:	f7ff fb92 	bl	8001970 <HAL_GetTick>
 800224c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800224e:	e008      	b.n	8002262 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002250:	f7ff fb8e 	bl	8001970 <HAL_GetTick>
 8002254:	4602      	mov	r2, r0
 8002256:	693b      	ldr	r3, [r7, #16]
 8002258:	1ad3      	subs	r3, r2, r3
 800225a:	2b02      	cmp	r3, #2
 800225c:	d901      	bls.n	8002262 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800225e:	2303      	movs	r3, #3
 8002260:	e167      	b.n	8002532 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002262:	4b0b      	ldr	r3, [pc, #44]	@ (8002290 <HAL_RCC_OscConfig+0x240>)
 8002264:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002266:	f003 0302 	and.w	r3, r3, #2
 800226a:	2b00      	cmp	r3, #0
 800226c:	d0f0      	beq.n	8002250 <HAL_RCC_OscConfig+0x200>
 800226e:	e01b      	b.n	80022a8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002270:	4b09      	ldr	r3, [pc, #36]	@ (8002298 <HAL_RCC_OscConfig+0x248>)
 8002272:	2200      	movs	r2, #0
 8002274:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002276:	f7ff fb7b 	bl	8001970 <HAL_GetTick>
 800227a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800227c:	e00e      	b.n	800229c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800227e:	f7ff fb77 	bl	8001970 <HAL_GetTick>
 8002282:	4602      	mov	r2, r0
 8002284:	693b      	ldr	r3, [r7, #16]
 8002286:	1ad3      	subs	r3, r2, r3
 8002288:	2b02      	cmp	r3, #2
 800228a:	d907      	bls.n	800229c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800228c:	2303      	movs	r3, #3
 800228e:	e150      	b.n	8002532 <HAL_RCC_OscConfig+0x4e2>
 8002290:	40023800 	.word	0x40023800
 8002294:	42470000 	.word	0x42470000
 8002298:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800229c:	4b88      	ldr	r3, [pc, #544]	@ (80024c0 <HAL_RCC_OscConfig+0x470>)
 800229e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80022a0:	f003 0302 	and.w	r3, r3, #2
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d1ea      	bne.n	800227e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	f003 0304 	and.w	r3, r3, #4
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	f000 8097 	beq.w	80023e4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80022b6:	2300      	movs	r3, #0
 80022b8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80022ba:	4b81      	ldr	r3, [pc, #516]	@ (80024c0 <HAL_RCC_OscConfig+0x470>)
 80022bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022be:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d10f      	bne.n	80022e6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80022c6:	2300      	movs	r3, #0
 80022c8:	60bb      	str	r3, [r7, #8]
 80022ca:	4b7d      	ldr	r3, [pc, #500]	@ (80024c0 <HAL_RCC_OscConfig+0x470>)
 80022cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022ce:	4a7c      	ldr	r2, [pc, #496]	@ (80024c0 <HAL_RCC_OscConfig+0x470>)
 80022d0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80022d4:	6413      	str	r3, [r2, #64]	@ 0x40
 80022d6:	4b7a      	ldr	r3, [pc, #488]	@ (80024c0 <HAL_RCC_OscConfig+0x470>)
 80022d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022da:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80022de:	60bb      	str	r3, [r7, #8]
 80022e0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80022e2:	2301      	movs	r3, #1
 80022e4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80022e6:	4b77      	ldr	r3, [pc, #476]	@ (80024c4 <HAL_RCC_OscConfig+0x474>)
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d118      	bne.n	8002324 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80022f2:	4b74      	ldr	r3, [pc, #464]	@ (80024c4 <HAL_RCC_OscConfig+0x474>)
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	4a73      	ldr	r2, [pc, #460]	@ (80024c4 <HAL_RCC_OscConfig+0x474>)
 80022f8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80022fc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80022fe:	f7ff fb37 	bl	8001970 <HAL_GetTick>
 8002302:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002304:	e008      	b.n	8002318 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002306:	f7ff fb33 	bl	8001970 <HAL_GetTick>
 800230a:	4602      	mov	r2, r0
 800230c:	693b      	ldr	r3, [r7, #16]
 800230e:	1ad3      	subs	r3, r2, r3
 8002310:	2b02      	cmp	r3, #2
 8002312:	d901      	bls.n	8002318 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002314:	2303      	movs	r3, #3
 8002316:	e10c      	b.n	8002532 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002318:	4b6a      	ldr	r3, [pc, #424]	@ (80024c4 <HAL_RCC_OscConfig+0x474>)
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002320:	2b00      	cmp	r3, #0
 8002322:	d0f0      	beq.n	8002306 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	689b      	ldr	r3, [r3, #8]
 8002328:	2b01      	cmp	r3, #1
 800232a:	d106      	bne.n	800233a <HAL_RCC_OscConfig+0x2ea>
 800232c:	4b64      	ldr	r3, [pc, #400]	@ (80024c0 <HAL_RCC_OscConfig+0x470>)
 800232e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002330:	4a63      	ldr	r2, [pc, #396]	@ (80024c0 <HAL_RCC_OscConfig+0x470>)
 8002332:	f043 0301 	orr.w	r3, r3, #1
 8002336:	6713      	str	r3, [r2, #112]	@ 0x70
 8002338:	e01c      	b.n	8002374 <HAL_RCC_OscConfig+0x324>
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	689b      	ldr	r3, [r3, #8]
 800233e:	2b05      	cmp	r3, #5
 8002340:	d10c      	bne.n	800235c <HAL_RCC_OscConfig+0x30c>
 8002342:	4b5f      	ldr	r3, [pc, #380]	@ (80024c0 <HAL_RCC_OscConfig+0x470>)
 8002344:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002346:	4a5e      	ldr	r2, [pc, #376]	@ (80024c0 <HAL_RCC_OscConfig+0x470>)
 8002348:	f043 0304 	orr.w	r3, r3, #4
 800234c:	6713      	str	r3, [r2, #112]	@ 0x70
 800234e:	4b5c      	ldr	r3, [pc, #368]	@ (80024c0 <HAL_RCC_OscConfig+0x470>)
 8002350:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002352:	4a5b      	ldr	r2, [pc, #364]	@ (80024c0 <HAL_RCC_OscConfig+0x470>)
 8002354:	f043 0301 	orr.w	r3, r3, #1
 8002358:	6713      	str	r3, [r2, #112]	@ 0x70
 800235a:	e00b      	b.n	8002374 <HAL_RCC_OscConfig+0x324>
 800235c:	4b58      	ldr	r3, [pc, #352]	@ (80024c0 <HAL_RCC_OscConfig+0x470>)
 800235e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002360:	4a57      	ldr	r2, [pc, #348]	@ (80024c0 <HAL_RCC_OscConfig+0x470>)
 8002362:	f023 0301 	bic.w	r3, r3, #1
 8002366:	6713      	str	r3, [r2, #112]	@ 0x70
 8002368:	4b55      	ldr	r3, [pc, #340]	@ (80024c0 <HAL_RCC_OscConfig+0x470>)
 800236a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800236c:	4a54      	ldr	r2, [pc, #336]	@ (80024c0 <HAL_RCC_OscConfig+0x470>)
 800236e:	f023 0304 	bic.w	r3, r3, #4
 8002372:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	689b      	ldr	r3, [r3, #8]
 8002378:	2b00      	cmp	r3, #0
 800237a:	d015      	beq.n	80023a8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800237c:	f7ff faf8 	bl	8001970 <HAL_GetTick>
 8002380:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002382:	e00a      	b.n	800239a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002384:	f7ff faf4 	bl	8001970 <HAL_GetTick>
 8002388:	4602      	mov	r2, r0
 800238a:	693b      	ldr	r3, [r7, #16]
 800238c:	1ad3      	subs	r3, r2, r3
 800238e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002392:	4293      	cmp	r3, r2
 8002394:	d901      	bls.n	800239a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002396:	2303      	movs	r3, #3
 8002398:	e0cb      	b.n	8002532 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800239a:	4b49      	ldr	r3, [pc, #292]	@ (80024c0 <HAL_RCC_OscConfig+0x470>)
 800239c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800239e:	f003 0302 	and.w	r3, r3, #2
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d0ee      	beq.n	8002384 <HAL_RCC_OscConfig+0x334>
 80023a6:	e014      	b.n	80023d2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80023a8:	f7ff fae2 	bl	8001970 <HAL_GetTick>
 80023ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80023ae:	e00a      	b.n	80023c6 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80023b0:	f7ff fade 	bl	8001970 <HAL_GetTick>
 80023b4:	4602      	mov	r2, r0
 80023b6:	693b      	ldr	r3, [r7, #16]
 80023b8:	1ad3      	subs	r3, r2, r3
 80023ba:	f241 3288 	movw	r2, #5000	@ 0x1388
 80023be:	4293      	cmp	r3, r2
 80023c0:	d901      	bls.n	80023c6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80023c2:	2303      	movs	r3, #3
 80023c4:	e0b5      	b.n	8002532 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80023c6:	4b3e      	ldr	r3, [pc, #248]	@ (80024c0 <HAL_RCC_OscConfig+0x470>)
 80023c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80023ca:	f003 0302 	and.w	r3, r3, #2
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d1ee      	bne.n	80023b0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80023d2:	7dfb      	ldrb	r3, [r7, #23]
 80023d4:	2b01      	cmp	r3, #1
 80023d6:	d105      	bne.n	80023e4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80023d8:	4b39      	ldr	r3, [pc, #228]	@ (80024c0 <HAL_RCC_OscConfig+0x470>)
 80023da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023dc:	4a38      	ldr	r2, [pc, #224]	@ (80024c0 <HAL_RCC_OscConfig+0x470>)
 80023de:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80023e2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	699b      	ldr	r3, [r3, #24]
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	f000 80a1 	beq.w	8002530 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80023ee:	4b34      	ldr	r3, [pc, #208]	@ (80024c0 <HAL_RCC_OscConfig+0x470>)
 80023f0:	689b      	ldr	r3, [r3, #8]
 80023f2:	f003 030c 	and.w	r3, r3, #12
 80023f6:	2b08      	cmp	r3, #8
 80023f8:	d05c      	beq.n	80024b4 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	699b      	ldr	r3, [r3, #24]
 80023fe:	2b02      	cmp	r3, #2
 8002400:	d141      	bne.n	8002486 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002402:	4b31      	ldr	r3, [pc, #196]	@ (80024c8 <HAL_RCC_OscConfig+0x478>)
 8002404:	2200      	movs	r2, #0
 8002406:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002408:	f7ff fab2 	bl	8001970 <HAL_GetTick>
 800240c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800240e:	e008      	b.n	8002422 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002410:	f7ff faae 	bl	8001970 <HAL_GetTick>
 8002414:	4602      	mov	r2, r0
 8002416:	693b      	ldr	r3, [r7, #16]
 8002418:	1ad3      	subs	r3, r2, r3
 800241a:	2b02      	cmp	r3, #2
 800241c:	d901      	bls.n	8002422 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800241e:	2303      	movs	r3, #3
 8002420:	e087      	b.n	8002532 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002422:	4b27      	ldr	r3, [pc, #156]	@ (80024c0 <HAL_RCC_OscConfig+0x470>)
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800242a:	2b00      	cmp	r3, #0
 800242c:	d1f0      	bne.n	8002410 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	69da      	ldr	r2, [r3, #28]
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	6a1b      	ldr	r3, [r3, #32]
 8002436:	431a      	orrs	r2, r3
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800243c:	019b      	lsls	r3, r3, #6
 800243e:	431a      	orrs	r2, r3
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002444:	085b      	lsrs	r3, r3, #1
 8002446:	3b01      	subs	r3, #1
 8002448:	041b      	lsls	r3, r3, #16
 800244a:	431a      	orrs	r2, r3
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002450:	061b      	lsls	r3, r3, #24
 8002452:	491b      	ldr	r1, [pc, #108]	@ (80024c0 <HAL_RCC_OscConfig+0x470>)
 8002454:	4313      	orrs	r3, r2
 8002456:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002458:	4b1b      	ldr	r3, [pc, #108]	@ (80024c8 <HAL_RCC_OscConfig+0x478>)
 800245a:	2201      	movs	r2, #1
 800245c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800245e:	f7ff fa87 	bl	8001970 <HAL_GetTick>
 8002462:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002464:	e008      	b.n	8002478 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002466:	f7ff fa83 	bl	8001970 <HAL_GetTick>
 800246a:	4602      	mov	r2, r0
 800246c:	693b      	ldr	r3, [r7, #16]
 800246e:	1ad3      	subs	r3, r2, r3
 8002470:	2b02      	cmp	r3, #2
 8002472:	d901      	bls.n	8002478 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002474:	2303      	movs	r3, #3
 8002476:	e05c      	b.n	8002532 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002478:	4b11      	ldr	r3, [pc, #68]	@ (80024c0 <HAL_RCC_OscConfig+0x470>)
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002480:	2b00      	cmp	r3, #0
 8002482:	d0f0      	beq.n	8002466 <HAL_RCC_OscConfig+0x416>
 8002484:	e054      	b.n	8002530 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002486:	4b10      	ldr	r3, [pc, #64]	@ (80024c8 <HAL_RCC_OscConfig+0x478>)
 8002488:	2200      	movs	r2, #0
 800248a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800248c:	f7ff fa70 	bl	8001970 <HAL_GetTick>
 8002490:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002492:	e008      	b.n	80024a6 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002494:	f7ff fa6c 	bl	8001970 <HAL_GetTick>
 8002498:	4602      	mov	r2, r0
 800249a:	693b      	ldr	r3, [r7, #16]
 800249c:	1ad3      	subs	r3, r2, r3
 800249e:	2b02      	cmp	r3, #2
 80024a0:	d901      	bls.n	80024a6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80024a2:	2303      	movs	r3, #3
 80024a4:	e045      	b.n	8002532 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80024a6:	4b06      	ldr	r3, [pc, #24]	@ (80024c0 <HAL_RCC_OscConfig+0x470>)
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d1f0      	bne.n	8002494 <HAL_RCC_OscConfig+0x444>
 80024b2:	e03d      	b.n	8002530 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	699b      	ldr	r3, [r3, #24]
 80024b8:	2b01      	cmp	r3, #1
 80024ba:	d107      	bne.n	80024cc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80024bc:	2301      	movs	r3, #1
 80024be:	e038      	b.n	8002532 <HAL_RCC_OscConfig+0x4e2>
 80024c0:	40023800 	.word	0x40023800
 80024c4:	40007000 	.word	0x40007000
 80024c8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80024cc:	4b1b      	ldr	r3, [pc, #108]	@ (800253c <HAL_RCC_OscConfig+0x4ec>)
 80024ce:	685b      	ldr	r3, [r3, #4]
 80024d0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	699b      	ldr	r3, [r3, #24]
 80024d6:	2b01      	cmp	r3, #1
 80024d8:	d028      	beq.n	800252c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80024e4:	429a      	cmp	r2, r3
 80024e6:	d121      	bne.n	800252c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80024f2:	429a      	cmp	r2, r3
 80024f4:	d11a      	bne.n	800252c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80024f6:	68fa      	ldr	r2, [r7, #12]
 80024f8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80024fc:	4013      	ands	r3, r2
 80024fe:	687a      	ldr	r2, [r7, #4]
 8002500:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002502:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002504:	4293      	cmp	r3, r2
 8002506:	d111      	bne.n	800252c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002512:	085b      	lsrs	r3, r3, #1
 8002514:	3b01      	subs	r3, #1
 8002516:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002518:	429a      	cmp	r2, r3
 800251a:	d107      	bne.n	800252c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002526:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002528:	429a      	cmp	r2, r3
 800252a:	d001      	beq.n	8002530 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800252c:	2301      	movs	r3, #1
 800252e:	e000      	b.n	8002532 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002530:	2300      	movs	r3, #0
}
 8002532:	4618      	mov	r0, r3
 8002534:	3718      	adds	r7, #24
 8002536:	46bd      	mov	sp, r7
 8002538:	bd80      	pop	{r7, pc}
 800253a:	bf00      	nop
 800253c:	40023800 	.word	0x40023800

08002540 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002540:	b580      	push	{r7, lr}
 8002542:	b084      	sub	sp, #16
 8002544:	af00      	add	r7, sp, #0
 8002546:	6078      	str	r0, [r7, #4]
 8002548:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	2b00      	cmp	r3, #0
 800254e:	d101      	bne.n	8002554 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002550:	2301      	movs	r3, #1
 8002552:	e0cc      	b.n	80026ee <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002554:	4b68      	ldr	r3, [pc, #416]	@ (80026f8 <HAL_RCC_ClockConfig+0x1b8>)
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	f003 0307 	and.w	r3, r3, #7
 800255c:	683a      	ldr	r2, [r7, #0]
 800255e:	429a      	cmp	r2, r3
 8002560:	d90c      	bls.n	800257c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002562:	4b65      	ldr	r3, [pc, #404]	@ (80026f8 <HAL_RCC_ClockConfig+0x1b8>)
 8002564:	683a      	ldr	r2, [r7, #0]
 8002566:	b2d2      	uxtb	r2, r2
 8002568:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800256a:	4b63      	ldr	r3, [pc, #396]	@ (80026f8 <HAL_RCC_ClockConfig+0x1b8>)
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	f003 0307 	and.w	r3, r3, #7
 8002572:	683a      	ldr	r2, [r7, #0]
 8002574:	429a      	cmp	r2, r3
 8002576:	d001      	beq.n	800257c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002578:	2301      	movs	r3, #1
 800257a:	e0b8      	b.n	80026ee <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	f003 0302 	and.w	r3, r3, #2
 8002584:	2b00      	cmp	r3, #0
 8002586:	d020      	beq.n	80025ca <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	f003 0304 	and.w	r3, r3, #4
 8002590:	2b00      	cmp	r3, #0
 8002592:	d005      	beq.n	80025a0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002594:	4b59      	ldr	r3, [pc, #356]	@ (80026fc <HAL_RCC_ClockConfig+0x1bc>)
 8002596:	689b      	ldr	r3, [r3, #8]
 8002598:	4a58      	ldr	r2, [pc, #352]	@ (80026fc <HAL_RCC_ClockConfig+0x1bc>)
 800259a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800259e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	f003 0308 	and.w	r3, r3, #8
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d005      	beq.n	80025b8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80025ac:	4b53      	ldr	r3, [pc, #332]	@ (80026fc <HAL_RCC_ClockConfig+0x1bc>)
 80025ae:	689b      	ldr	r3, [r3, #8]
 80025b0:	4a52      	ldr	r2, [pc, #328]	@ (80026fc <HAL_RCC_ClockConfig+0x1bc>)
 80025b2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80025b6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80025b8:	4b50      	ldr	r3, [pc, #320]	@ (80026fc <HAL_RCC_ClockConfig+0x1bc>)
 80025ba:	689b      	ldr	r3, [r3, #8]
 80025bc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	689b      	ldr	r3, [r3, #8]
 80025c4:	494d      	ldr	r1, [pc, #308]	@ (80026fc <HAL_RCC_ClockConfig+0x1bc>)
 80025c6:	4313      	orrs	r3, r2
 80025c8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	f003 0301 	and.w	r3, r3, #1
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d044      	beq.n	8002660 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	685b      	ldr	r3, [r3, #4]
 80025da:	2b01      	cmp	r3, #1
 80025dc:	d107      	bne.n	80025ee <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80025de:	4b47      	ldr	r3, [pc, #284]	@ (80026fc <HAL_RCC_ClockConfig+0x1bc>)
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d119      	bne.n	800261e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80025ea:	2301      	movs	r3, #1
 80025ec:	e07f      	b.n	80026ee <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	685b      	ldr	r3, [r3, #4]
 80025f2:	2b02      	cmp	r3, #2
 80025f4:	d003      	beq.n	80025fe <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80025fa:	2b03      	cmp	r3, #3
 80025fc:	d107      	bne.n	800260e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80025fe:	4b3f      	ldr	r3, [pc, #252]	@ (80026fc <HAL_RCC_ClockConfig+0x1bc>)
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002606:	2b00      	cmp	r3, #0
 8002608:	d109      	bne.n	800261e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800260a:	2301      	movs	r3, #1
 800260c:	e06f      	b.n	80026ee <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800260e:	4b3b      	ldr	r3, [pc, #236]	@ (80026fc <HAL_RCC_ClockConfig+0x1bc>)
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	f003 0302 	and.w	r3, r3, #2
 8002616:	2b00      	cmp	r3, #0
 8002618:	d101      	bne.n	800261e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800261a:	2301      	movs	r3, #1
 800261c:	e067      	b.n	80026ee <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800261e:	4b37      	ldr	r3, [pc, #220]	@ (80026fc <HAL_RCC_ClockConfig+0x1bc>)
 8002620:	689b      	ldr	r3, [r3, #8]
 8002622:	f023 0203 	bic.w	r2, r3, #3
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	685b      	ldr	r3, [r3, #4]
 800262a:	4934      	ldr	r1, [pc, #208]	@ (80026fc <HAL_RCC_ClockConfig+0x1bc>)
 800262c:	4313      	orrs	r3, r2
 800262e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002630:	f7ff f99e 	bl	8001970 <HAL_GetTick>
 8002634:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002636:	e00a      	b.n	800264e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002638:	f7ff f99a 	bl	8001970 <HAL_GetTick>
 800263c:	4602      	mov	r2, r0
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	1ad3      	subs	r3, r2, r3
 8002642:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002646:	4293      	cmp	r3, r2
 8002648:	d901      	bls.n	800264e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800264a:	2303      	movs	r3, #3
 800264c:	e04f      	b.n	80026ee <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800264e:	4b2b      	ldr	r3, [pc, #172]	@ (80026fc <HAL_RCC_ClockConfig+0x1bc>)
 8002650:	689b      	ldr	r3, [r3, #8]
 8002652:	f003 020c 	and.w	r2, r3, #12
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	685b      	ldr	r3, [r3, #4]
 800265a:	009b      	lsls	r3, r3, #2
 800265c:	429a      	cmp	r2, r3
 800265e:	d1eb      	bne.n	8002638 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002660:	4b25      	ldr	r3, [pc, #148]	@ (80026f8 <HAL_RCC_ClockConfig+0x1b8>)
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	f003 0307 	and.w	r3, r3, #7
 8002668:	683a      	ldr	r2, [r7, #0]
 800266a:	429a      	cmp	r2, r3
 800266c:	d20c      	bcs.n	8002688 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800266e:	4b22      	ldr	r3, [pc, #136]	@ (80026f8 <HAL_RCC_ClockConfig+0x1b8>)
 8002670:	683a      	ldr	r2, [r7, #0]
 8002672:	b2d2      	uxtb	r2, r2
 8002674:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002676:	4b20      	ldr	r3, [pc, #128]	@ (80026f8 <HAL_RCC_ClockConfig+0x1b8>)
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	f003 0307 	and.w	r3, r3, #7
 800267e:	683a      	ldr	r2, [r7, #0]
 8002680:	429a      	cmp	r2, r3
 8002682:	d001      	beq.n	8002688 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002684:	2301      	movs	r3, #1
 8002686:	e032      	b.n	80026ee <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	f003 0304 	and.w	r3, r3, #4
 8002690:	2b00      	cmp	r3, #0
 8002692:	d008      	beq.n	80026a6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002694:	4b19      	ldr	r3, [pc, #100]	@ (80026fc <HAL_RCC_ClockConfig+0x1bc>)
 8002696:	689b      	ldr	r3, [r3, #8]
 8002698:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	68db      	ldr	r3, [r3, #12]
 80026a0:	4916      	ldr	r1, [pc, #88]	@ (80026fc <HAL_RCC_ClockConfig+0x1bc>)
 80026a2:	4313      	orrs	r3, r2
 80026a4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	f003 0308 	and.w	r3, r3, #8
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d009      	beq.n	80026c6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80026b2:	4b12      	ldr	r3, [pc, #72]	@ (80026fc <HAL_RCC_ClockConfig+0x1bc>)
 80026b4:	689b      	ldr	r3, [r3, #8]
 80026b6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	691b      	ldr	r3, [r3, #16]
 80026be:	00db      	lsls	r3, r3, #3
 80026c0:	490e      	ldr	r1, [pc, #56]	@ (80026fc <HAL_RCC_ClockConfig+0x1bc>)
 80026c2:	4313      	orrs	r3, r2
 80026c4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80026c6:	f000 f821 	bl	800270c <HAL_RCC_GetSysClockFreq>
 80026ca:	4602      	mov	r2, r0
 80026cc:	4b0b      	ldr	r3, [pc, #44]	@ (80026fc <HAL_RCC_ClockConfig+0x1bc>)
 80026ce:	689b      	ldr	r3, [r3, #8]
 80026d0:	091b      	lsrs	r3, r3, #4
 80026d2:	f003 030f 	and.w	r3, r3, #15
 80026d6:	490a      	ldr	r1, [pc, #40]	@ (8002700 <HAL_RCC_ClockConfig+0x1c0>)
 80026d8:	5ccb      	ldrb	r3, [r1, r3]
 80026da:	fa22 f303 	lsr.w	r3, r2, r3
 80026de:	4a09      	ldr	r2, [pc, #36]	@ (8002704 <HAL_RCC_ClockConfig+0x1c4>)
 80026e0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80026e2:	4b09      	ldr	r3, [pc, #36]	@ (8002708 <HAL_RCC_ClockConfig+0x1c8>)
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	4618      	mov	r0, r3
 80026e8:	f7ff f8fe 	bl	80018e8 <HAL_InitTick>

  return HAL_OK;
 80026ec:	2300      	movs	r3, #0
}
 80026ee:	4618      	mov	r0, r3
 80026f0:	3710      	adds	r7, #16
 80026f2:	46bd      	mov	sp, r7
 80026f4:	bd80      	pop	{r7, pc}
 80026f6:	bf00      	nop
 80026f8:	40023c00 	.word	0x40023c00
 80026fc:	40023800 	.word	0x40023800
 8002700:	08003ce0 	.word	0x08003ce0
 8002704:	20000050 	.word	0x20000050
 8002708:	20000054 	.word	0x20000054

0800270c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800270c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002710:	b090      	sub	sp, #64	@ 0x40
 8002712:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002714:	2300      	movs	r3, #0
 8002716:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8002718:	2300      	movs	r3, #0
 800271a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 800271c:	2300      	movs	r3, #0
 800271e:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8002720:	2300      	movs	r3, #0
 8002722:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002724:	4b59      	ldr	r3, [pc, #356]	@ (800288c <HAL_RCC_GetSysClockFreq+0x180>)
 8002726:	689b      	ldr	r3, [r3, #8]
 8002728:	f003 030c 	and.w	r3, r3, #12
 800272c:	2b08      	cmp	r3, #8
 800272e:	d00d      	beq.n	800274c <HAL_RCC_GetSysClockFreq+0x40>
 8002730:	2b08      	cmp	r3, #8
 8002732:	f200 80a1 	bhi.w	8002878 <HAL_RCC_GetSysClockFreq+0x16c>
 8002736:	2b00      	cmp	r3, #0
 8002738:	d002      	beq.n	8002740 <HAL_RCC_GetSysClockFreq+0x34>
 800273a:	2b04      	cmp	r3, #4
 800273c:	d003      	beq.n	8002746 <HAL_RCC_GetSysClockFreq+0x3a>
 800273e:	e09b      	b.n	8002878 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002740:	4b53      	ldr	r3, [pc, #332]	@ (8002890 <HAL_RCC_GetSysClockFreq+0x184>)
 8002742:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002744:	e09b      	b.n	800287e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002746:	4b53      	ldr	r3, [pc, #332]	@ (8002894 <HAL_RCC_GetSysClockFreq+0x188>)
 8002748:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800274a:	e098      	b.n	800287e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800274c:	4b4f      	ldr	r3, [pc, #316]	@ (800288c <HAL_RCC_GetSysClockFreq+0x180>)
 800274e:	685b      	ldr	r3, [r3, #4]
 8002750:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002754:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002756:	4b4d      	ldr	r3, [pc, #308]	@ (800288c <HAL_RCC_GetSysClockFreq+0x180>)
 8002758:	685b      	ldr	r3, [r3, #4]
 800275a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800275e:	2b00      	cmp	r3, #0
 8002760:	d028      	beq.n	80027b4 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002762:	4b4a      	ldr	r3, [pc, #296]	@ (800288c <HAL_RCC_GetSysClockFreq+0x180>)
 8002764:	685b      	ldr	r3, [r3, #4]
 8002766:	099b      	lsrs	r3, r3, #6
 8002768:	2200      	movs	r2, #0
 800276a:	623b      	str	r3, [r7, #32]
 800276c:	627a      	str	r2, [r7, #36]	@ 0x24
 800276e:	6a3b      	ldr	r3, [r7, #32]
 8002770:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8002774:	2100      	movs	r1, #0
 8002776:	4b47      	ldr	r3, [pc, #284]	@ (8002894 <HAL_RCC_GetSysClockFreq+0x188>)
 8002778:	fb03 f201 	mul.w	r2, r3, r1
 800277c:	2300      	movs	r3, #0
 800277e:	fb00 f303 	mul.w	r3, r0, r3
 8002782:	4413      	add	r3, r2
 8002784:	4a43      	ldr	r2, [pc, #268]	@ (8002894 <HAL_RCC_GetSysClockFreq+0x188>)
 8002786:	fba0 1202 	umull	r1, r2, r0, r2
 800278a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800278c:	460a      	mov	r2, r1
 800278e:	62ba      	str	r2, [r7, #40]	@ 0x28
 8002790:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002792:	4413      	add	r3, r2
 8002794:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002796:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002798:	2200      	movs	r2, #0
 800279a:	61bb      	str	r3, [r7, #24]
 800279c:	61fa      	str	r2, [r7, #28]
 800279e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80027a2:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80027a6:	f7fd fd0f 	bl	80001c8 <__aeabi_uldivmod>
 80027aa:	4602      	mov	r2, r0
 80027ac:	460b      	mov	r3, r1
 80027ae:	4613      	mov	r3, r2
 80027b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80027b2:	e053      	b.n	800285c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80027b4:	4b35      	ldr	r3, [pc, #212]	@ (800288c <HAL_RCC_GetSysClockFreq+0x180>)
 80027b6:	685b      	ldr	r3, [r3, #4]
 80027b8:	099b      	lsrs	r3, r3, #6
 80027ba:	2200      	movs	r2, #0
 80027bc:	613b      	str	r3, [r7, #16]
 80027be:	617a      	str	r2, [r7, #20]
 80027c0:	693b      	ldr	r3, [r7, #16]
 80027c2:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80027c6:	f04f 0b00 	mov.w	fp, #0
 80027ca:	4652      	mov	r2, sl
 80027cc:	465b      	mov	r3, fp
 80027ce:	f04f 0000 	mov.w	r0, #0
 80027d2:	f04f 0100 	mov.w	r1, #0
 80027d6:	0159      	lsls	r1, r3, #5
 80027d8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80027dc:	0150      	lsls	r0, r2, #5
 80027de:	4602      	mov	r2, r0
 80027e0:	460b      	mov	r3, r1
 80027e2:	ebb2 080a 	subs.w	r8, r2, sl
 80027e6:	eb63 090b 	sbc.w	r9, r3, fp
 80027ea:	f04f 0200 	mov.w	r2, #0
 80027ee:	f04f 0300 	mov.w	r3, #0
 80027f2:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80027f6:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80027fa:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80027fe:	ebb2 0408 	subs.w	r4, r2, r8
 8002802:	eb63 0509 	sbc.w	r5, r3, r9
 8002806:	f04f 0200 	mov.w	r2, #0
 800280a:	f04f 0300 	mov.w	r3, #0
 800280e:	00eb      	lsls	r3, r5, #3
 8002810:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002814:	00e2      	lsls	r2, r4, #3
 8002816:	4614      	mov	r4, r2
 8002818:	461d      	mov	r5, r3
 800281a:	eb14 030a 	adds.w	r3, r4, sl
 800281e:	603b      	str	r3, [r7, #0]
 8002820:	eb45 030b 	adc.w	r3, r5, fp
 8002824:	607b      	str	r3, [r7, #4]
 8002826:	f04f 0200 	mov.w	r2, #0
 800282a:	f04f 0300 	mov.w	r3, #0
 800282e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002832:	4629      	mov	r1, r5
 8002834:	028b      	lsls	r3, r1, #10
 8002836:	4621      	mov	r1, r4
 8002838:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800283c:	4621      	mov	r1, r4
 800283e:	028a      	lsls	r2, r1, #10
 8002840:	4610      	mov	r0, r2
 8002842:	4619      	mov	r1, r3
 8002844:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002846:	2200      	movs	r2, #0
 8002848:	60bb      	str	r3, [r7, #8]
 800284a:	60fa      	str	r2, [r7, #12]
 800284c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002850:	f7fd fcba 	bl	80001c8 <__aeabi_uldivmod>
 8002854:	4602      	mov	r2, r0
 8002856:	460b      	mov	r3, r1
 8002858:	4613      	mov	r3, r2
 800285a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800285c:	4b0b      	ldr	r3, [pc, #44]	@ (800288c <HAL_RCC_GetSysClockFreq+0x180>)
 800285e:	685b      	ldr	r3, [r3, #4]
 8002860:	0c1b      	lsrs	r3, r3, #16
 8002862:	f003 0303 	and.w	r3, r3, #3
 8002866:	3301      	adds	r3, #1
 8002868:	005b      	lsls	r3, r3, #1
 800286a:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 800286c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800286e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002870:	fbb2 f3f3 	udiv	r3, r2, r3
 8002874:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002876:	e002      	b.n	800287e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002878:	4b05      	ldr	r3, [pc, #20]	@ (8002890 <HAL_RCC_GetSysClockFreq+0x184>)
 800287a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800287c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800287e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8002880:	4618      	mov	r0, r3
 8002882:	3740      	adds	r7, #64	@ 0x40
 8002884:	46bd      	mov	sp, r7
 8002886:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800288a:	bf00      	nop
 800288c:	40023800 	.word	0x40023800
 8002890:	00f42400 	.word	0x00f42400
 8002894:	017d7840 	.word	0x017d7840

08002898 <HAL_RCC_DeInit>:
  *            - Peripheral clocks
  *            - LSI, LSE and RTC clocks
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_DeInit(void)
{
 8002898:	b580      	push	{r7, lr}
 800289a:	b082      	sub	sp, #8
 800289c:	af00      	add	r7, sp, #0
  uint32_t tickstart;

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 800289e:	f7ff f867 	bl	8001970 <HAL_GetTick>
 80028a2:	6078      	str	r0, [r7, #4]

  /* Set HSION bit to the reset value */
  SET_BIT(RCC->CR, RCC_CR_HSION);
 80028a4:	4b5d      	ldr	r3, [pc, #372]	@ (8002a1c <HAL_RCC_DeInit+0x184>)
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	4a5c      	ldr	r2, [pc, #368]	@ (8002a1c <HAL_RCC_DeInit+0x184>)
 80028aa:	f043 0301 	orr.w	r3, r3, #1
 80028ae:	6013      	str	r3, [r2, #0]

  /* Wait till HSI is ready */
  while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 80028b0:	e008      	b.n	80028c4 <HAL_RCC_DeInit+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80028b2:	f7ff f85d 	bl	8001970 <HAL_GetTick>
 80028b6:	4602      	mov	r2, r0
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	1ad3      	subs	r3, r2, r3
 80028bc:	2b02      	cmp	r3, #2
 80028be:	d901      	bls.n	80028c4 <HAL_RCC_DeInit+0x2c>
    {
      return HAL_TIMEOUT;
 80028c0:	2303      	movs	r3, #3
 80028c2:	e0a7      	b.n	8002a14 <HAL_RCC_DeInit+0x17c>
  while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 80028c4:	4b55      	ldr	r3, [pc, #340]	@ (8002a1c <HAL_RCC_DeInit+0x184>)
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	f003 0302 	and.w	r3, r3, #2
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d0f0      	beq.n	80028b2 <HAL_RCC_DeInit+0x1a>
    }
  }

  /* Set HSITRIM[4:0] bits to the reset value */
  SET_BIT(RCC->CR, RCC_CR_HSITRIM_4);
 80028d0:	4b52      	ldr	r3, [pc, #328]	@ (8002a1c <HAL_RCC_DeInit+0x184>)
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	4a51      	ldr	r2, [pc, #324]	@ (8002a1c <HAL_RCC_DeInit+0x184>)
 80028d6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80028da:	6013      	str	r3, [r2, #0]

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 80028dc:	f7ff f848 	bl	8001970 <HAL_GetTick>
 80028e0:	6078      	str	r0, [r7, #4]

  /* Reset CFGR register */
  CLEAR_REG(RCC->CFGR);
 80028e2:	4b4e      	ldr	r3, [pc, #312]	@ (8002a1c <HAL_RCC_DeInit+0x184>)
 80028e4:	2200      	movs	r2, #0
 80028e6:	609a      	str	r2, [r3, #8]

  /* Wait till clock switch is ready */
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RESET)
 80028e8:	e00a      	b.n	8002900 <HAL_RCC_DeInit+0x68>
  {
    if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80028ea:	f7ff f841 	bl	8001970 <HAL_GetTick>
 80028ee:	4602      	mov	r2, r0
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	1ad3      	subs	r3, r2, r3
 80028f4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80028f8:	4293      	cmp	r3, r2
 80028fa:	d901      	bls.n	8002900 <HAL_RCC_DeInit+0x68>
    {
      return HAL_TIMEOUT;
 80028fc:	2303      	movs	r3, #3
 80028fe:	e089      	b.n	8002a14 <HAL_RCC_DeInit+0x17c>
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RESET)
 8002900:	4b46      	ldr	r3, [pc, #280]	@ (8002a1c <HAL_RCC_DeInit+0x184>)
 8002902:	689b      	ldr	r3, [r3, #8]
 8002904:	f003 030c 	and.w	r3, r3, #12
 8002908:	2b00      	cmp	r3, #0
 800290a:	d1ee      	bne.n	80028ea <HAL_RCC_DeInit+0x52>
    }
  }

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 800290c:	f7ff f830 	bl	8001970 <HAL_GetTick>
 8002910:	6078      	str	r0, [r7, #4]

  /* Clear HSEON, HSEBYP and CSSON bits */
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON | RCC_CR_HSEBYP | RCC_CR_CSSON);
 8002912:	4b42      	ldr	r3, [pc, #264]	@ (8002a1c <HAL_RCC_DeInit+0x184>)
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	4a41      	ldr	r2, [pc, #260]	@ (8002a1c <HAL_RCC_DeInit+0x184>)
 8002918:	f423 2350 	bic.w	r3, r3, #851968	@ 0xd0000
 800291c:	6013      	str	r3, [r2, #0]

  /* Wait till HSE is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 800291e:	e008      	b.n	8002932 <HAL_RCC_DeInit+0x9a>
  {
    if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002920:	f7ff f826 	bl	8001970 <HAL_GetTick>
 8002924:	4602      	mov	r2, r0
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	1ad3      	subs	r3, r2, r3
 800292a:	2b64      	cmp	r3, #100	@ 0x64
 800292c:	d901      	bls.n	8002932 <HAL_RCC_DeInit+0x9a>
    {
      return HAL_TIMEOUT;
 800292e:	2303      	movs	r3, #3
 8002930:	e070      	b.n	8002a14 <HAL_RCC_DeInit+0x17c>
  while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 8002932:	4b3a      	ldr	r3, [pc, #232]	@ (8002a1c <HAL_RCC_DeInit+0x184>)
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800293a:	2b00      	cmp	r3, #0
 800293c:	d1f0      	bne.n	8002920 <HAL_RCC_DeInit+0x88>
    }
  }

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 800293e:	f7ff f817 	bl	8001970 <HAL_GetTick>
 8002942:	6078      	str	r0, [r7, #4]

  /* Clear PLLON bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8002944:	4b35      	ldr	r3, [pc, #212]	@ (8002a1c <HAL_RCC_DeInit+0x184>)
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	4a34      	ldr	r2, [pc, #208]	@ (8002a1c <HAL_RCC_DeInit+0x184>)
 800294a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800294e:	6013      	str	r3, [r2, #0]

  /* Wait till PLL is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 8002950:	e008      	b.n	8002964 <HAL_RCC_DeInit+0xcc>
  {
    if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002952:	f7ff f80d 	bl	8001970 <HAL_GetTick>
 8002956:	4602      	mov	r2, r0
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	1ad3      	subs	r3, r2, r3
 800295c:	2b02      	cmp	r3, #2
 800295e:	d901      	bls.n	8002964 <HAL_RCC_DeInit+0xcc>
    {
      return HAL_TIMEOUT;
 8002960:	2303      	movs	r3, #3
 8002962:	e057      	b.n	8002a14 <HAL_RCC_DeInit+0x17c>
  while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 8002964:	4b2d      	ldr	r3, [pc, #180]	@ (8002a1c <HAL_RCC_DeInit+0x184>)
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800296c:	2b00      	cmp	r3, #0
 800296e:	d1f0      	bne.n	8002952 <HAL_RCC_DeInit+0xba>
    }
  }

#if defined(RCC_PLLI2S_SUPPORT)
  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8002970:	f7fe fffe 	bl	8001970 <HAL_GetTick>
 8002974:	6078      	str	r0, [r7, #4]

  /* Reset PLLI2SON bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLLI2SON);
 8002976:	4b29      	ldr	r3, [pc, #164]	@ (8002a1c <HAL_RCC_DeInit+0x184>)
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	4a28      	ldr	r2, [pc, #160]	@ (8002a1c <HAL_RCC_DeInit+0x184>)
 800297c:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8002980:	6013      	str	r3, [r2, #0]

  /* Wait till PLLI2S is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLLI2SRDY) != RESET)
 8002982:	e008      	b.n	8002996 <HAL_RCC_DeInit+0xfe>
  {
    if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002984:	f7fe fff4 	bl	8001970 <HAL_GetTick>
 8002988:	4602      	mov	r2, r0
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	1ad3      	subs	r3, r2, r3
 800298e:	2b02      	cmp	r3, #2
 8002990:	d901      	bls.n	8002996 <HAL_RCC_DeInit+0xfe>
    {
      return HAL_TIMEOUT;
 8002992:	2303      	movs	r3, #3
 8002994:	e03e      	b.n	8002a14 <HAL_RCC_DeInit+0x17c>
  while (READ_BIT(RCC->CR, RCC_CR_PLLI2SRDY) != RESET)
 8002996:	4b21      	ldr	r3, [pc, #132]	@ (8002a1c <HAL_RCC_DeInit+0x184>)
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d1f0      	bne.n	8002984 <HAL_RCC_DeInit+0xec>
    defined(STM32F423xx) || defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx)
  RCC->PLLCFGR = RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLN_6 | RCC_PLLCFGR_PLLN_7 | RCC_PLLCFGR_PLLQ_2 | RCC_PLLCFGR_PLLR_1;
#elif defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx)
  RCC->PLLCFGR = RCC_PLLCFGR_PLLR_0 | RCC_PLLCFGR_PLLR_1 | RCC_PLLCFGR_PLLR_2 | RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLN_6 | RCC_PLLCFGR_PLLN_7 | RCC_PLLCFGR_PLLQ_0 | RCC_PLLCFGR_PLLQ_1 | RCC_PLLCFGR_PLLQ_2 | RCC_PLLCFGR_PLLQ_3;
#else
  RCC->PLLCFGR = RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLN_6 | RCC_PLLCFGR_PLLN_7 | RCC_PLLCFGR_PLLQ_2;
 80029a2:	4b1e      	ldr	r3, [pc, #120]	@ (8002a1c <HAL_RCC_DeInit+0x184>)
 80029a4:	4a1e      	ldr	r2, [pc, #120]	@ (8002a20 <HAL_RCC_DeInit+0x188>)
 80029a6:	605a      	str	r2, [r3, #4]
  /* Reset PLLI2SCFGR register to default value */
#if defined(STM32F412Cx) || defined(STM32F412Rx) || defined(STM32F412Vx) || defined(STM32F412Zx) || defined(STM32F413xx) || \
    defined(STM32F423xx) || defined(STM32F446xx)
  RCC->PLLI2SCFGR = RCC_PLLI2SCFGR_PLLI2SM_4 | RCC_PLLI2SCFGR_PLLI2SN_6 | RCC_PLLI2SCFGR_PLLI2SN_7 | RCC_PLLI2SCFGR_PLLI2SQ_2 | RCC_PLLI2SCFGR_PLLI2SR_1;
#elif defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)
  RCC->PLLI2SCFGR = RCC_PLLI2SCFGR_PLLI2SN_6 | RCC_PLLI2SCFGR_PLLI2SN_7 | RCC_PLLI2SCFGR_PLLI2SR_1;
 80029a8:	4b1c      	ldr	r3, [pc, #112]	@ (8002a1c <HAL_RCC_DeInit+0x184>)
 80029aa:	4a1e      	ldr	r2, [pc, #120]	@ (8002a24 <HAL_RCC_DeInit+0x18c>)
 80029ac:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#elif defined(STM32F446xx)
  RCC->PLLSAICFGR = RCC_PLLSAICFGR_PLLSAIM_4 | RCC_PLLSAICFGR_PLLSAIN_6 | RCC_PLLSAICFGR_PLLSAIN_7 | RCC_PLLSAICFGR_PLLSAIQ_2;
#endif /* STM32F427xx || STM32F429xx || STM32F437xx || STM32F439xx || STM32F469xx || STM32F479xx */

  /* Disable all interrupts */
  CLEAR_BIT(RCC->CIR, RCC_CIR_LSIRDYIE | RCC_CIR_LSERDYIE | RCC_CIR_HSIRDYIE | RCC_CIR_HSERDYIE | RCC_CIR_PLLRDYIE);
 80029b0:	4b1a      	ldr	r3, [pc, #104]	@ (8002a1c <HAL_RCC_DeInit+0x184>)
 80029b2:	68db      	ldr	r3, [r3, #12]
 80029b4:	4a19      	ldr	r2, [pc, #100]	@ (8002a1c <HAL_RCC_DeInit+0x184>)
 80029b6:	f423 53f8 	bic.w	r3, r3, #7936	@ 0x1f00
 80029ba:	60d3      	str	r3, [r2, #12]

#if defined(RCC_CIR_PLLI2SRDYIE)
  CLEAR_BIT(RCC->CIR, RCC_CIR_PLLI2SRDYIE);
 80029bc:	4b17      	ldr	r3, [pc, #92]	@ (8002a1c <HAL_RCC_DeInit+0x184>)
 80029be:	68db      	ldr	r3, [r3, #12]
 80029c0:	4a16      	ldr	r2, [pc, #88]	@ (8002a1c <HAL_RCC_DeInit+0x184>)
 80029c2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80029c6:	60d3      	str	r3, [r2, #12]
#if defined(RCC_CIR_PLLSAIRDYIE)
  CLEAR_BIT(RCC->CIR, RCC_CIR_PLLSAIRDYIE);
#endif /* RCC_CIR_PLLSAIRDYIE */

  /* Clear all interrupt flags */
  SET_BIT(RCC->CIR, RCC_CIR_LSIRDYC | RCC_CIR_LSERDYC | RCC_CIR_HSIRDYC | RCC_CIR_HSERDYC | RCC_CIR_PLLRDYC |
 80029c8:	4b14      	ldr	r3, [pc, #80]	@ (8002a1c <HAL_RCC_DeInit+0x184>)
 80029ca:	68db      	ldr	r3, [r3, #12]
 80029cc:	4a13      	ldr	r2, [pc, #76]	@ (8002a1c <HAL_RCC_DeInit+0x184>)
 80029ce:	f443 031f 	orr.w	r3, r3, #10420224	@ 0x9f0000
 80029d2:	60d3      	str	r3, [r2, #12]
          RCC_CIR_CSSC);

#if defined(RCC_CIR_PLLI2SRDYC)
  SET_BIT(RCC->CIR, RCC_CIR_PLLI2SRDYC);
 80029d4:	4b11      	ldr	r3, [pc, #68]	@ (8002a1c <HAL_RCC_DeInit+0x184>)
 80029d6:	68db      	ldr	r3, [r3, #12]
 80029d8:	4a10      	ldr	r2, [pc, #64]	@ (8002a1c <HAL_RCC_DeInit+0x184>)
 80029da:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80029de:	60d3      	str	r3, [r2, #12]
#if defined(RCC_CIR_PLLSAIRDYC)
  SET_BIT(RCC->CIR, RCC_CIR_PLLSAIRDYC);
#endif /* RCC_CIR_PLLSAIRDYC */

  /* Clear LSION bit */
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 80029e0:	4b0e      	ldr	r3, [pc, #56]	@ (8002a1c <HAL_RCC_DeInit+0x184>)
 80029e2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80029e4:	4a0d      	ldr	r2, [pc, #52]	@ (8002a1c <HAL_RCC_DeInit+0x184>)
 80029e6:	f023 0301 	bic.w	r3, r3, #1
 80029ea:	6753      	str	r3, [r2, #116]	@ 0x74

  /* Reset all CSR flags */
  SET_BIT(RCC->CSR, RCC_CSR_RMVF);
 80029ec:	4b0b      	ldr	r3, [pc, #44]	@ (8002a1c <HAL_RCC_DeInit+0x184>)
 80029ee:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80029f0:	4a0a      	ldr	r2, [pc, #40]	@ (8002a1c <HAL_RCC_DeInit+0x184>)
 80029f2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80029f6:	6753      	str	r3, [r2, #116]	@ 0x74

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HSI_VALUE;
 80029f8:	4b0b      	ldr	r3, [pc, #44]	@ (8002a28 <HAL_RCC_DeInit+0x190>)
 80029fa:	4a0c      	ldr	r2, [pc, #48]	@ (8002a2c <HAL_RCC_DeInit+0x194>)
 80029fc:	601a      	str	r2, [r3, #0]

  /* Adapt Systick interrupt period */
  if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80029fe:	4b0c      	ldr	r3, [pc, #48]	@ (8002a30 <HAL_RCC_DeInit+0x198>)
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	4618      	mov	r0, r3
 8002a04:	f7fe ff70 	bl	80018e8 <HAL_InitTick>
 8002a08:	4603      	mov	r3, r0
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d001      	beq.n	8002a12 <HAL_RCC_DeInit+0x17a>
  {
    return HAL_ERROR;
 8002a0e:	2301      	movs	r3, #1
 8002a10:	e000      	b.n	8002a14 <HAL_RCC_DeInit+0x17c>
  }
  else
  {
    return HAL_OK;
 8002a12:	2300      	movs	r3, #0
  }
}
 8002a14:	4618      	mov	r0, r3
 8002a16:	3708      	adds	r7, #8
 8002a18:	46bd      	mov	sp, r7
 8002a1a:	bd80      	pop	{r7, pc}
 8002a1c:	40023800 	.word	0x40023800
 8002a20:	04003010 	.word	0x04003010
 8002a24:	20003000 	.word	0x20003000
 8002a28:	20000050 	.word	0x20000050
 8002a2c:	00f42400 	.word	0x00f42400
 8002a30:	20000054 	.word	0x20000054

08002a34 <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 8002a34:	b480      	push	{r7}
 8002a36:	b08b      	sub	sp, #44	@ 0x2c
 8002a38:	af00      	add	r7, sp, #0
 8002a3a:	60f8      	str	r0, [r7, #12]
 8002a3c:	60b9      	str	r1, [r7, #8]
 8002a3e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	681a      	ldr	r2, [r3, #0]
 8002a44:	68bb      	ldr	r3, [r7, #8]
 8002a46:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a48:	697b      	ldr	r3, [r7, #20]
 8002a4a:	fa93 f3a3 	rbit	r3, r3
 8002a4e:	613b      	str	r3, [r7, #16]
  return result;
 8002a50:	693b      	ldr	r3, [r7, #16]
 8002a52:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002a54:	69bb      	ldr	r3, [r7, #24]
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d101      	bne.n	8002a5e <LL_GPIO_SetPinMode+0x2a>
    return 32U;
 8002a5a:	2320      	movs	r3, #32
 8002a5c:	e003      	b.n	8002a66 <LL_GPIO_SetPinMode+0x32>
  return __builtin_clz(value);
 8002a5e:	69bb      	ldr	r3, [r7, #24]
 8002a60:	fab3 f383 	clz	r3, r3
 8002a64:	b2db      	uxtb	r3, r3
 8002a66:	005b      	lsls	r3, r3, #1
 8002a68:	2103      	movs	r1, #3
 8002a6a:	fa01 f303 	lsl.w	r3, r1, r3
 8002a6e:	43db      	mvns	r3, r3
 8002a70:	401a      	ands	r2, r3
 8002a72:	68bb      	ldr	r3, [r7, #8]
 8002a74:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a76:	6a3b      	ldr	r3, [r7, #32]
 8002a78:	fa93 f3a3 	rbit	r3, r3
 8002a7c:	61fb      	str	r3, [r7, #28]
  return result;
 8002a7e:	69fb      	ldr	r3, [r7, #28]
 8002a80:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8002a82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d101      	bne.n	8002a8c <LL_GPIO_SetPinMode+0x58>
    return 32U;
 8002a88:	2320      	movs	r3, #32
 8002a8a:	e003      	b.n	8002a94 <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 8002a8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a8e:	fab3 f383 	clz	r3, r3
 8002a92:	b2db      	uxtb	r3, r3
 8002a94:	005b      	lsls	r3, r3, #1
 8002a96:	6879      	ldr	r1, [r7, #4]
 8002a98:	fa01 f303 	lsl.w	r3, r1, r3
 8002a9c:	431a      	orrs	r2, r3
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	601a      	str	r2, [r3, #0]
}
 8002aa2:	bf00      	nop
 8002aa4:	372c      	adds	r7, #44	@ 0x2c
 8002aa6:	46bd      	mov	sp, r7
 8002aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aac:	4770      	bx	lr

08002aae <LL_GPIO_SetPinOutputType>:
  *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
  *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t PinMask, uint32_t OutputType)
{
 8002aae:	b480      	push	{r7}
 8002ab0:	b085      	sub	sp, #20
 8002ab2:	af00      	add	r7, sp, #0
 8002ab4:	60f8      	str	r0, [r7, #12]
 8002ab6:	60b9      	str	r1, [r7, #8]
 8002ab8:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	685a      	ldr	r2, [r3, #4]
 8002abe:	68bb      	ldr	r3, [r7, #8]
 8002ac0:	43db      	mvns	r3, r3
 8002ac2:	401a      	ands	r2, r3
 8002ac4:	68bb      	ldr	r3, [r7, #8]
 8002ac6:	6879      	ldr	r1, [r7, #4]
 8002ac8:	fb01 f303 	mul.w	r3, r1, r3
 8002acc:	431a      	orrs	r2, r3
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	605a      	str	r2, [r3, #4]
}
 8002ad2:	bf00      	nop
 8002ad4:	3714      	adds	r7, #20
 8002ad6:	46bd      	mov	sp, r7
 8002ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002adc:	4770      	bx	lr

08002ade <LL_GPIO_SetPinSpeed>:
  *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
  *         @arg @ref LL_GPIO_SPEED_FREQ_VERY_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
{
 8002ade:	b480      	push	{r7}
 8002ae0:	b08b      	sub	sp, #44	@ 0x2c
 8002ae2:	af00      	add	r7, sp, #0
 8002ae4:	60f8      	str	r0, [r7, #12]
 8002ae6:	60b9      	str	r1, [r7, #8]
 8002ae8:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	689a      	ldr	r2, [r3, #8]
 8002aee:	68bb      	ldr	r3, [r7, #8]
 8002af0:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002af2:	697b      	ldr	r3, [r7, #20]
 8002af4:	fa93 f3a3 	rbit	r3, r3
 8002af8:	613b      	str	r3, [r7, #16]
  return result;
 8002afa:	693b      	ldr	r3, [r7, #16]
 8002afc:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002afe:	69bb      	ldr	r3, [r7, #24]
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d101      	bne.n	8002b08 <LL_GPIO_SetPinSpeed+0x2a>
    return 32U;
 8002b04:	2320      	movs	r3, #32
 8002b06:	e003      	b.n	8002b10 <LL_GPIO_SetPinSpeed+0x32>
  return __builtin_clz(value);
 8002b08:	69bb      	ldr	r3, [r7, #24]
 8002b0a:	fab3 f383 	clz	r3, r3
 8002b0e:	b2db      	uxtb	r3, r3
 8002b10:	005b      	lsls	r3, r3, #1
 8002b12:	2103      	movs	r1, #3
 8002b14:	fa01 f303 	lsl.w	r3, r1, r3
 8002b18:	43db      	mvns	r3, r3
 8002b1a:	401a      	ands	r2, r3
 8002b1c:	68bb      	ldr	r3, [r7, #8]
 8002b1e:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b20:	6a3b      	ldr	r3, [r7, #32]
 8002b22:	fa93 f3a3 	rbit	r3, r3
 8002b26:	61fb      	str	r3, [r7, #28]
  return result;
 8002b28:	69fb      	ldr	r3, [r7, #28]
 8002b2a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8002b2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d101      	bne.n	8002b36 <LL_GPIO_SetPinSpeed+0x58>
    return 32U;
 8002b32:	2320      	movs	r3, #32
 8002b34:	e003      	b.n	8002b3e <LL_GPIO_SetPinSpeed+0x60>
  return __builtin_clz(value);
 8002b36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b38:	fab3 f383 	clz	r3, r3
 8002b3c:	b2db      	uxtb	r3, r3
 8002b3e:	005b      	lsls	r3, r3, #1
 8002b40:	6879      	ldr	r1, [r7, #4]
 8002b42:	fa01 f303 	lsl.w	r3, r1, r3
 8002b46:	431a      	orrs	r2, r3
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	609a      	str	r2, [r3, #8]
             (Speed << (POSITION_VAL(Pin) * 2U)));
}
 8002b4c:	bf00      	nop
 8002b4e:	372c      	adds	r7, #44	@ 0x2c
 8002b50:	46bd      	mov	sp, r7
 8002b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b56:	4770      	bx	lr

08002b58 <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 8002b58:	b480      	push	{r7}
 8002b5a:	b08b      	sub	sp, #44	@ 0x2c
 8002b5c:	af00      	add	r7, sp, #0
 8002b5e:	60f8      	str	r0, [r7, #12]
 8002b60:	60b9      	str	r1, [r7, #8]
 8002b62:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	68da      	ldr	r2, [r3, #12]
 8002b68:	68bb      	ldr	r3, [r7, #8]
 8002b6a:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b6c:	697b      	ldr	r3, [r7, #20]
 8002b6e:	fa93 f3a3 	rbit	r3, r3
 8002b72:	613b      	str	r3, [r7, #16]
  return result;
 8002b74:	693b      	ldr	r3, [r7, #16]
 8002b76:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002b78:	69bb      	ldr	r3, [r7, #24]
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d101      	bne.n	8002b82 <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 8002b7e:	2320      	movs	r3, #32
 8002b80:	e003      	b.n	8002b8a <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 8002b82:	69bb      	ldr	r3, [r7, #24]
 8002b84:	fab3 f383 	clz	r3, r3
 8002b88:	b2db      	uxtb	r3, r3
 8002b8a:	005b      	lsls	r3, r3, #1
 8002b8c:	2103      	movs	r1, #3
 8002b8e:	fa01 f303 	lsl.w	r3, r1, r3
 8002b92:	43db      	mvns	r3, r3
 8002b94:	401a      	ands	r2, r3
 8002b96:	68bb      	ldr	r3, [r7, #8]
 8002b98:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b9a:	6a3b      	ldr	r3, [r7, #32]
 8002b9c:	fa93 f3a3 	rbit	r3, r3
 8002ba0:	61fb      	str	r3, [r7, #28]
  return result;
 8002ba2:	69fb      	ldr	r3, [r7, #28]
 8002ba4:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8002ba6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d101      	bne.n	8002bb0 <LL_GPIO_SetPinPull+0x58>
    return 32U;
 8002bac:	2320      	movs	r3, #32
 8002bae:	e003      	b.n	8002bb8 <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 8002bb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bb2:	fab3 f383 	clz	r3, r3
 8002bb6:	b2db      	uxtb	r3, r3
 8002bb8:	005b      	lsls	r3, r3, #1
 8002bba:	6879      	ldr	r1, [r7, #4]
 8002bbc:	fa01 f303 	lsl.w	r3, r1, r3
 8002bc0:	431a      	orrs	r2, r3
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	60da      	str	r2, [r3, #12]
}
 8002bc6:	bf00      	nop
 8002bc8:	372c      	adds	r7, #44	@ 0x2c
 8002bca:	46bd      	mov	sp, r7
 8002bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd0:	4770      	bx	lr

08002bd2 <LL_GPIO_SetAFPin_0_7>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 8002bd2:	b480      	push	{r7}
 8002bd4:	b08b      	sub	sp, #44	@ 0x2c
 8002bd6:	af00      	add	r7, sp, #0
 8002bd8:	60f8      	str	r0, [r7, #12]
 8002bda:	60b9      	str	r1, [r7, #8]
 8002bdc:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	6a1a      	ldr	r2, [r3, #32]
 8002be2:	68bb      	ldr	r3, [r7, #8]
 8002be4:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002be6:	697b      	ldr	r3, [r7, #20]
 8002be8:	fa93 f3a3 	rbit	r3, r3
 8002bec:	613b      	str	r3, [r7, #16]
  return result;
 8002bee:	693b      	ldr	r3, [r7, #16]
 8002bf0:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002bf2:	69bb      	ldr	r3, [r7, #24]
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d101      	bne.n	8002bfc <LL_GPIO_SetAFPin_0_7+0x2a>
    return 32U;
 8002bf8:	2320      	movs	r3, #32
 8002bfa:	e003      	b.n	8002c04 <LL_GPIO_SetAFPin_0_7+0x32>
  return __builtin_clz(value);
 8002bfc:	69bb      	ldr	r3, [r7, #24]
 8002bfe:	fab3 f383 	clz	r3, r3
 8002c02:	b2db      	uxtb	r3, r3
 8002c04:	009b      	lsls	r3, r3, #2
 8002c06:	210f      	movs	r1, #15
 8002c08:	fa01 f303 	lsl.w	r3, r1, r3
 8002c0c:	43db      	mvns	r3, r3
 8002c0e:	401a      	ands	r2, r3
 8002c10:	68bb      	ldr	r3, [r7, #8]
 8002c12:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c14:	6a3b      	ldr	r3, [r7, #32]
 8002c16:	fa93 f3a3 	rbit	r3, r3
 8002c1a:	61fb      	str	r3, [r7, #28]
  return result;
 8002c1c:	69fb      	ldr	r3, [r7, #28]
 8002c1e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8002c20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d101      	bne.n	8002c2a <LL_GPIO_SetAFPin_0_7+0x58>
    return 32U;
 8002c26:	2320      	movs	r3, #32
 8002c28:	e003      	b.n	8002c32 <LL_GPIO_SetAFPin_0_7+0x60>
  return __builtin_clz(value);
 8002c2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c2c:	fab3 f383 	clz	r3, r3
 8002c30:	b2db      	uxtb	r3, r3
 8002c32:	009b      	lsls	r3, r3, #2
 8002c34:	6879      	ldr	r1, [r7, #4]
 8002c36:	fa01 f303 	lsl.w	r3, r1, r3
 8002c3a:	431a      	orrs	r2, r3
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	621a      	str	r2, [r3, #32]
             (Alternate << (POSITION_VAL(Pin) * 4U)));
}
 8002c40:	bf00      	nop
 8002c42:	372c      	adds	r7, #44	@ 0x2c
 8002c44:	46bd      	mov	sp, r7
 8002c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c4a:	4770      	bx	lr

08002c4c <LL_GPIO_SetAFPin_8_15>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 8002c4c:	b480      	push	{r7}
 8002c4e:	b08b      	sub	sp, #44	@ 0x2c
 8002c50:	af00      	add	r7, sp, #0
 8002c52:	60f8      	str	r0, [r7, #12]
 8002c54:	60b9      	str	r1, [r7, #8]
 8002c56:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002c5c:	68bb      	ldr	r3, [r7, #8]
 8002c5e:	0a1b      	lsrs	r3, r3, #8
 8002c60:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c62:	697b      	ldr	r3, [r7, #20]
 8002c64:	fa93 f3a3 	rbit	r3, r3
 8002c68:	613b      	str	r3, [r7, #16]
  return result;
 8002c6a:	693b      	ldr	r3, [r7, #16]
 8002c6c:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002c6e:	69bb      	ldr	r3, [r7, #24]
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d101      	bne.n	8002c78 <LL_GPIO_SetAFPin_8_15+0x2c>
    return 32U;
 8002c74:	2320      	movs	r3, #32
 8002c76:	e003      	b.n	8002c80 <LL_GPIO_SetAFPin_8_15+0x34>
  return __builtin_clz(value);
 8002c78:	69bb      	ldr	r3, [r7, #24]
 8002c7a:	fab3 f383 	clz	r3, r3
 8002c7e:	b2db      	uxtb	r3, r3
 8002c80:	009b      	lsls	r3, r3, #2
 8002c82:	210f      	movs	r1, #15
 8002c84:	fa01 f303 	lsl.w	r3, r1, r3
 8002c88:	43db      	mvns	r3, r3
 8002c8a:	401a      	ands	r2, r3
 8002c8c:	68bb      	ldr	r3, [r7, #8]
 8002c8e:	0a1b      	lsrs	r3, r3, #8
 8002c90:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c92:	6a3b      	ldr	r3, [r7, #32]
 8002c94:	fa93 f3a3 	rbit	r3, r3
 8002c98:	61fb      	str	r3, [r7, #28]
  return result;
 8002c9a:	69fb      	ldr	r3, [r7, #28]
 8002c9c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8002c9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d101      	bne.n	8002ca8 <LL_GPIO_SetAFPin_8_15+0x5c>
    return 32U;
 8002ca4:	2320      	movs	r3, #32
 8002ca6:	e003      	b.n	8002cb0 <LL_GPIO_SetAFPin_8_15+0x64>
  return __builtin_clz(value);
 8002ca8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002caa:	fab3 f383 	clz	r3, r3
 8002cae:	b2db      	uxtb	r3, r3
 8002cb0:	009b      	lsls	r3, r3, #2
 8002cb2:	6879      	ldr	r1, [r7, #4]
 8002cb4:	fa01 f303 	lsl.w	r3, r1, r3
 8002cb8:	431a      	orrs	r2, r3
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	625a      	str	r2, [r3, #36]	@ 0x24
             (Alternate << (POSITION_VAL(Pin >> 8U) * 4U)));
}
 8002cbe:	bf00      	nop
 8002cc0:	372c      	adds	r7, #44	@ 0x2c
 8002cc2:	46bd      	mov	sp, r7
 8002cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc8:	4770      	bx	lr

08002cca <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8002cca:	b580      	push	{r7, lr}
 8002ccc:	b08a      	sub	sp, #40	@ 0x28
 8002cce:	af00      	add	r7, sp, #0
 8002cd0:	6078      	str	r0, [r7, #4]
 8002cd2:	6039      	str	r1, [r7, #0]
  uint32_t pinpos     = 0x00000000U;
 8002cd4:	2300      	movs	r3, #0
 8002cd6:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t currentpin = 0x00000000U;
 8002cd8:	2300      	movs	r3, #0
 8002cda:	623b      	str	r3, [r7, #32]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8002cdc:	683b      	ldr	r3, [r7, #0]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	61bb      	str	r3, [r7, #24]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ce2:	69bb      	ldr	r3, [r7, #24]
 8002ce4:	fa93 f3a3 	rbit	r3, r3
 8002ce8:	617b      	str	r3, [r7, #20]
  return result;
 8002cea:	697b      	ldr	r3, [r7, #20]
 8002cec:	61fb      	str	r3, [r7, #28]
  if (value == 0U)
 8002cee:	69fb      	ldr	r3, [r7, #28]
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d101      	bne.n	8002cf8 <LL_GPIO_Init+0x2e>
    return 32U;
 8002cf4:	2320      	movs	r3, #32
 8002cf6:	e003      	b.n	8002d00 <LL_GPIO_Init+0x36>
  return __builtin_clz(value);
 8002cf8:	69fb      	ldr	r3, [r7, #28]
 8002cfa:	fab3 f383 	clz	r3, r3
 8002cfe:	b2db      	uxtb	r3, r3
 8002d00:	627b      	str	r3, [r7, #36]	@ 0x24
  
  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8002d02:	e057      	b.n	8002db4 <LL_GPIO_Init+0xea>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 8002d04:	683b      	ldr	r3, [r7, #0]
 8002d06:	681a      	ldr	r2, [r3, #0]
 8002d08:	2101      	movs	r1, #1
 8002d0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d0c:	fa01 f303 	lsl.w	r3, r1, r3
 8002d10:	4013      	ands	r3, r2
 8002d12:	623b      	str	r3, [r7, #32]
    
    if (currentpin)
 8002d14:	6a3b      	ldr	r3, [r7, #32]
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d049      	beq.n	8002dae <LL_GPIO_Init+0xe4>
    {
      
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8002d1a:	683b      	ldr	r3, [r7, #0]
 8002d1c:	685b      	ldr	r3, [r3, #4]
 8002d1e:	2b01      	cmp	r3, #1
 8002d20:	d003      	beq.n	8002d2a <LL_GPIO_Init+0x60>
 8002d22:	683b      	ldr	r3, [r7, #0]
 8002d24:	685b      	ldr	r3, [r3, #4]
 8002d26:	2b02      	cmp	r3, #2
 8002d28:	d10d      	bne.n	8002d46 <LL_GPIO_Init+0x7c>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));
        
        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8002d2a:	683b      	ldr	r3, [r7, #0]
 8002d2c:	689b      	ldr	r3, [r3, #8]
 8002d2e:	461a      	mov	r2, r3
 8002d30:	6a39      	ldr	r1, [r7, #32]
 8002d32:	6878      	ldr	r0, [r7, #4]
 8002d34:	f7ff fed3 	bl	8002ade <LL_GPIO_SetPinSpeed>
        
        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));
        
        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 8002d38:	683b      	ldr	r3, [r7, #0]
 8002d3a:	68db      	ldr	r3, [r3, #12]
 8002d3c:	461a      	mov	r2, r3
 8002d3e:	6a39      	ldr	r1, [r7, #32]
 8002d40:	6878      	ldr	r0, [r7, #4]
 8002d42:	f7ff feb4 	bl	8002aae <LL_GPIO_SetPinOutputType>
      }
      
      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8002d46:	683b      	ldr	r3, [r7, #0]
 8002d48:	691b      	ldr	r3, [r3, #16]
 8002d4a:	461a      	mov	r2, r3
 8002d4c:	6a39      	ldr	r1, [r7, #32]
 8002d4e:	6878      	ldr	r0, [r7, #4]
 8002d50:	f7ff ff02 	bl	8002b58 <LL_GPIO_SetPinPull>
      
      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8002d54:	683b      	ldr	r3, [r7, #0]
 8002d56:	685b      	ldr	r3, [r3, #4]
 8002d58:	2b02      	cmp	r3, #2
 8002d5a:	d121      	bne.n	8002da0 <LL_GPIO_Init+0xd6>
 8002d5c:	6a3b      	ldr	r3, [r7, #32]
 8002d5e:	60fb      	str	r3, [r7, #12]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	fa93 f3a3 	rbit	r3, r3
 8002d66:	60bb      	str	r3, [r7, #8]
  return result;
 8002d68:	68bb      	ldr	r3, [r7, #8]
 8002d6a:	613b      	str	r3, [r7, #16]
  if (value == 0U)
 8002d6c:	693b      	ldr	r3, [r7, #16]
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d101      	bne.n	8002d76 <LL_GPIO_Init+0xac>
    return 32U;
 8002d72:	2320      	movs	r3, #32
 8002d74:	e003      	b.n	8002d7e <LL_GPIO_Init+0xb4>
  return __builtin_clz(value);
 8002d76:	693b      	ldr	r3, [r7, #16]
 8002d78:	fab3 f383 	clz	r3, r3
 8002d7c:	b2db      	uxtb	r3, r3
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));
        
        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 8002d7e:	2b07      	cmp	r3, #7
 8002d80:	d807      	bhi.n	8002d92 <LL_GPIO_Init+0xc8>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8002d82:	683b      	ldr	r3, [r7, #0]
 8002d84:	695b      	ldr	r3, [r3, #20]
 8002d86:	461a      	mov	r2, r3
 8002d88:	6a39      	ldr	r1, [r7, #32]
 8002d8a:	6878      	ldr	r0, [r7, #4]
 8002d8c:	f7ff ff21 	bl	8002bd2 <LL_GPIO_SetAFPin_0_7>
 8002d90:	e006      	b.n	8002da0 <LL_GPIO_Init+0xd6>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8002d92:	683b      	ldr	r3, [r7, #0]
 8002d94:	695b      	ldr	r3, [r3, #20]
 8002d96:	461a      	mov	r2, r3
 8002d98:	6a39      	ldr	r1, [r7, #32]
 8002d9a:	6878      	ldr	r0, [r7, #4]
 8002d9c:	f7ff ff56 	bl	8002c4c <LL_GPIO_SetAFPin_8_15>
        }
      }
      
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8002da0:	683b      	ldr	r3, [r7, #0]
 8002da2:	685b      	ldr	r3, [r3, #4]
 8002da4:	461a      	mov	r2, r3
 8002da6:	6a39      	ldr	r1, [r7, #32]
 8002da8:	6878      	ldr	r0, [r7, #4]
 8002daa:	f7ff fe43 	bl	8002a34 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 8002dae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002db0:	3301      	adds	r3, #1
 8002db2:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8002db4:	683b      	ldr	r3, [r7, #0]
 8002db6:	681a      	ldr	r2, [r3, #0]
 8002db8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dba:	fa22 f303 	lsr.w	r3, r2, r3
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d1a0      	bne.n	8002d04 <LL_GPIO_Init+0x3a>
  }

  return (SUCCESS);
 8002dc2:	2300      	movs	r3, #0
}
 8002dc4:	4618      	mov	r0, r3
 8002dc6:	3728      	adds	r7, #40	@ 0x28
 8002dc8:	46bd      	mov	sp, r7
 8002dca:	bd80      	pop	{r7, pc}

08002dcc <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLLR (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8002dcc:	b480      	push	{r7}
 8002dce:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8002dd0:	4b04      	ldr	r3, [pc, #16]	@ (8002de4 <LL_RCC_GetSysClkSource+0x18>)
 8002dd2:	689b      	ldr	r3, [r3, #8]
 8002dd4:	f003 030c 	and.w	r3, r3, #12
}
 8002dd8:	4618      	mov	r0, r3
 8002dda:	46bd      	mov	sp, r7
 8002ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de0:	4770      	bx	lr
 8002de2:	bf00      	nop
 8002de4:	40023800 	.word	0x40023800

08002de8 <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 8002de8:	b480      	push	{r7}
 8002dea:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8002dec:	4b04      	ldr	r3, [pc, #16]	@ (8002e00 <LL_RCC_GetAHBPrescaler+0x18>)
 8002dee:	689b      	ldr	r3, [r3, #8]
 8002df0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8002df4:	4618      	mov	r0, r3
 8002df6:	46bd      	mov	sp, r7
 8002df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dfc:	4770      	bx	lr
 8002dfe:	bf00      	nop
 8002e00:	40023800 	.word	0x40023800

08002e04 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8002e04:	b480      	push	{r7}
 8002e06:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8002e08:	4b04      	ldr	r3, [pc, #16]	@ (8002e1c <LL_RCC_GetAPB1Prescaler+0x18>)
 8002e0a:	689b      	ldr	r3, [r3, #8]
 8002e0c:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
}
 8002e10:	4618      	mov	r0, r3
 8002e12:	46bd      	mov	sp, r7
 8002e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e18:	4770      	bx	lr
 8002e1a:	bf00      	nop
 8002e1c:	40023800 	.word	0x40023800

08002e20 <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 8002e20:	b480      	push	{r7}
 8002e22:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8002e24:	4b04      	ldr	r3, [pc, #16]	@ (8002e38 <LL_RCC_GetAPB2Prescaler+0x18>)
 8002e26:	689b      	ldr	r3, [r3, #8]
 8002e28:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8002e2c:	4618      	mov	r0, r3
 8002e2e:	46bd      	mov	sp, r7
 8002e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e34:	4770      	bx	lr
 8002e36:	bf00      	nop
 8002e38:	40023800 	.word	0x40023800

08002e3c <LL_RCC_PLL_GetMainSource>:
  * @retval Returned value can be one of the following values:
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8002e3c:	b480      	push	{r7}
 8002e3e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8002e40:	4b04      	ldr	r3, [pc, #16]	@ (8002e54 <LL_RCC_PLL_GetMainSource+0x18>)
 8002e42:	685b      	ldr	r3, [r3, #4]
 8002e44:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
}
 8002e48:	4618      	mov	r0, r3
 8002e4a:	46bd      	mov	sp, r7
 8002e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e50:	4770      	bx	lr
 8002e52:	bf00      	nop
 8002e54:	40023800 	.word	0x40023800

08002e58 <LL_RCC_PLL_GetN>:
  * @retval Between 50/192(*) and 432
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8002e58:	b480      	push	{r7}
 8002e5a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8002e5c:	4b04      	ldr	r3, [pc, #16]	@ (8002e70 <LL_RCC_PLL_GetN+0x18>)
 8002e5e:	685b      	ldr	r3, [r3, #4]
 8002e60:	099b      	lsrs	r3, r3, #6
 8002e62:	f3c3 0308 	ubfx	r3, r3, #0, #9
}
 8002e66:	4618      	mov	r0, r3
 8002e68:	46bd      	mov	sp, r7
 8002e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e6e:	4770      	bx	lr
 8002e70:	40023800 	.word	0x40023800

08002e74 <LL_RCC_PLL_GetP>:
  *         @arg @ref LL_RCC_PLLP_DIV_4
  *         @arg @ref LL_RCC_PLLP_DIV_6
  *         @arg @ref LL_RCC_PLLP_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetP(void)
{
 8002e74:	b480      	push	{r7}
 8002e76:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP));
 8002e78:	4b04      	ldr	r3, [pc, #16]	@ (8002e8c <LL_RCC_PLL_GetP+0x18>)
 8002e7a:	685b      	ldr	r3, [r3, #4]
 8002e7c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
}
 8002e80:	4618      	mov	r0, r3
 8002e82:	46bd      	mov	sp, r7
 8002e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e88:	4770      	bx	lr
 8002e8a:	bf00      	nop
 8002e8c:	40023800 	.word	0x40023800

08002e90 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_61
  *         @arg @ref LL_RCC_PLLM_DIV_62
  *         @arg @ref LL_RCC_PLLM_DIV_63
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8002e90:	b480      	push	{r7}
 8002e92:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8002e94:	4b04      	ldr	r3, [pc, #16]	@ (8002ea8 <LL_RCC_PLL_GetDivider+0x18>)
 8002e96:	685b      	ldr	r3, [r3, #4]
 8002e98:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
}
 8002e9c:	4618      	mov	r0, r3
 8002e9e:	46bd      	mov	sp, r7
 8002ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea4:	4770      	bx	lr
 8002ea6:	bf00      	nop
 8002ea8:	40023800 	.word	0x40023800

08002eac <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 8002eac:	b580      	push	{r7, lr}
 8002eae:	b082      	sub	sp, #8
 8002eb0:	af00      	add	r7, sp, #0
 8002eb2:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 8002eb4:	f000 f820 	bl	8002ef8 <RCC_GetSystemClockFreq>
 8002eb8:	4602      	mov	r2, r0
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	4618      	mov	r0, r3
 8002ec4:	f000 f840 	bl	8002f48 <RCC_GetHCLKClockFreq>
 8002ec8:	4602      	mov	r2, r0
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	685b      	ldr	r3, [r3, #4]
 8002ed2:	4618      	mov	r0, r3
 8002ed4:	f000 f84e 	bl	8002f74 <RCC_GetPCLK1ClockFreq>
 8002ed8:	4602      	mov	r2, r0
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	609a      	str	r2, [r3, #8]

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	685b      	ldr	r3, [r3, #4]
 8002ee2:	4618      	mov	r0, r3
 8002ee4:	f000 f85a 	bl	8002f9c <RCC_GetPCLK2ClockFreq>
 8002ee8:	4602      	mov	r2, r0
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	60da      	str	r2, [r3, #12]
}
 8002eee:	bf00      	nop
 8002ef0:	3708      	adds	r7, #8
 8002ef2:	46bd      	mov	sp, r7
 8002ef4:	bd80      	pop	{r7, pc}
	...

08002ef8 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 8002ef8:	b580      	push	{r7, lr}
 8002efa:	b082      	sub	sp, #8
 8002efc:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 8002efe:	2300      	movs	r3, #0
 8002f00:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 8002f02:	f7ff ff63 	bl	8002dcc <LL_RCC_GetSysClkSource>
 8002f06:	4603      	mov	r3, r0
 8002f08:	2b08      	cmp	r3, #8
 8002f0a:	d00c      	beq.n	8002f26 <RCC_GetSystemClockFreq+0x2e>
 8002f0c:	2b08      	cmp	r3, #8
 8002f0e:	d80f      	bhi.n	8002f30 <RCC_GetSystemClockFreq+0x38>
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d002      	beq.n	8002f1a <RCC_GetSystemClockFreq+0x22>
 8002f14:	2b04      	cmp	r3, #4
 8002f16:	d003      	beq.n	8002f20 <RCC_GetSystemClockFreq+0x28>
 8002f18:	e00a      	b.n	8002f30 <RCC_GetSystemClockFreq+0x38>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 8002f1a:	4b09      	ldr	r3, [pc, #36]	@ (8002f40 <RCC_GetSystemClockFreq+0x48>)
 8002f1c:	607b      	str	r3, [r7, #4]
      break;
 8002f1e:	e00a      	b.n	8002f36 <RCC_GetSystemClockFreq+0x3e>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 8002f20:	4b08      	ldr	r3, [pc, #32]	@ (8002f44 <RCC_GetSystemClockFreq+0x4c>)
 8002f22:	607b      	str	r3, [r7, #4]
      break;
 8002f24:	e007      	b.n	8002f36 <RCC_GetSystemClockFreq+0x3e>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLL);
 8002f26:	2008      	movs	r0, #8
 8002f28:	f000 f84c 	bl	8002fc4 <RCC_PLL_GetFreqDomain_SYS>
 8002f2c:	6078      	str	r0, [r7, #4]
      break;
 8002f2e:	e002      	b.n	8002f36 <RCC_GetSystemClockFreq+0x3e>
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLLR);
      break;
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

    default:
      frequency = HSI_VALUE;
 8002f30:	4b03      	ldr	r3, [pc, #12]	@ (8002f40 <RCC_GetSystemClockFreq+0x48>)
 8002f32:	607b      	str	r3, [r7, #4]
      break;
 8002f34:	bf00      	nop
  }

  return frequency;
 8002f36:	687b      	ldr	r3, [r7, #4]
}
 8002f38:	4618      	mov	r0, r3
 8002f3a:	3708      	adds	r7, #8
 8002f3c:	46bd      	mov	sp, r7
 8002f3e:	bd80      	pop	{r7, pc}
 8002f40:	00f42400 	.word	0x00f42400
 8002f44:	017d7840 	.word	0x017d7840

08002f48 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 8002f48:	b580      	push	{r7, lr}
 8002f4a:	b082      	sub	sp, #8
 8002f4c:	af00      	add	r7, sp, #0
 8002f4e:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8002f50:	f7ff ff4a 	bl	8002de8 <LL_RCC_GetAHBPrescaler>
 8002f54:	4603      	mov	r3, r0
 8002f56:	091b      	lsrs	r3, r3, #4
 8002f58:	f003 030f 	and.w	r3, r3, #15
 8002f5c:	4a04      	ldr	r2, [pc, #16]	@ (8002f70 <RCC_GetHCLKClockFreq+0x28>)
 8002f5e:	5cd3      	ldrb	r3, [r2, r3]
 8002f60:	461a      	mov	r2, r3
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	40d3      	lsrs	r3, r2
}
 8002f66:	4618      	mov	r0, r3
 8002f68:	3708      	adds	r7, #8
 8002f6a:	46bd      	mov	sp, r7
 8002f6c:	bd80      	pop	{r7, pc}
 8002f6e:	bf00      	nop
 8002f70:	08003ce0 	.word	0x08003ce0

08002f74 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 8002f74:	b580      	push	{r7, lr}
 8002f76:	b082      	sub	sp, #8
 8002f78:	af00      	add	r7, sp, #0
 8002f7a:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8002f7c:	f7ff ff42 	bl	8002e04 <LL_RCC_GetAPB1Prescaler>
 8002f80:	4603      	mov	r3, r0
 8002f82:	0a9b      	lsrs	r3, r3, #10
 8002f84:	4a04      	ldr	r2, [pc, #16]	@ (8002f98 <RCC_GetPCLK1ClockFreq+0x24>)
 8002f86:	5cd3      	ldrb	r3, [r2, r3]
 8002f88:	461a      	mov	r2, r3
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	40d3      	lsrs	r3, r2
}
 8002f8e:	4618      	mov	r0, r3
 8002f90:	3708      	adds	r7, #8
 8002f92:	46bd      	mov	sp, r7
 8002f94:	bd80      	pop	{r7, pc}
 8002f96:	bf00      	nop
 8002f98:	08003cf0 	.word	0x08003cf0

08002f9c <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 8002f9c:	b580      	push	{r7, lr}
 8002f9e:	b082      	sub	sp, #8
 8002fa0:	af00      	add	r7, sp, #0
 8002fa2:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 8002fa4:	f7ff ff3c 	bl	8002e20 <LL_RCC_GetAPB2Prescaler>
 8002fa8:	4603      	mov	r3, r0
 8002faa:	0b5b      	lsrs	r3, r3, #13
 8002fac:	4a04      	ldr	r2, [pc, #16]	@ (8002fc0 <RCC_GetPCLK2ClockFreq+0x24>)
 8002fae:	5cd3      	ldrb	r3, [r2, r3]
 8002fb0:	461a      	mov	r2, r3
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	40d3      	lsrs	r3, r2
}
 8002fb6:	4618      	mov	r0, r3
 8002fb8:	3708      	adds	r7, #8
 8002fba:	46bd      	mov	sp, r7
 8002fbc:	bd80      	pop	{r7, pc}
 8002fbe:	bf00      	nop
 8002fc0:	08003cf0 	.word	0x08003cf0

08002fc4 <RCC_PLL_GetFreqDomain_SYS>:
  * @brief  Return PLL clock frequency used for system domain
  * @param  SYSCLK_Source System clock source
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(uint32_t SYSCLK_Source)
{
 8002fc4:	b590      	push	{r4, r7, lr}
 8002fc6:	b087      	sub	sp, #28
 8002fc8:	af00      	add	r7, sp, #0
 8002fca:	6078      	str	r0, [r7, #4]
  uint32_t pllinputfreq = 0U;
 8002fcc:	2300      	movs	r3, #0
 8002fce:	617b      	str	r3, [r7, #20]
  uint32_t pllsource = 0U;
 8002fd0:	2300      	movs	r3, #0
 8002fd2:	60fb      	str	r3, [r7, #12]
  uint32_t plloutputfreq = 0U;
 8002fd4:	2300      	movs	r3, #0
 8002fd6:	613b      	str	r3, [r7, #16]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
     SYSCLK = PLL_VCO / (PLLP or PLLR)
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 8002fd8:	f7ff ff30 	bl	8002e3c <LL_RCC_PLL_GetMainSource>
 8002fdc:	60f8      	str	r0, [r7, #12]

  switch (pllsource)
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d004      	beq.n	8002fee <RCC_PLL_GetFreqDomain_SYS+0x2a>
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002fea:	d003      	beq.n	8002ff4 <RCC_PLL_GetFreqDomain_SYS+0x30>
 8002fec:	e005      	b.n	8002ffa <RCC_PLL_GetFreqDomain_SYS+0x36>
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 8002fee:	4b12      	ldr	r3, [pc, #72]	@ (8003038 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 8002ff0:	617b      	str	r3, [r7, #20]
      break;
 8002ff2:	e005      	b.n	8003000 <RCC_PLL_GetFreqDomain_SYS+0x3c>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 8002ff4:	4b11      	ldr	r3, [pc, #68]	@ (800303c <RCC_PLL_GetFreqDomain_SYS+0x78>)
 8002ff6:	617b      	str	r3, [r7, #20]
      break;
 8002ff8:	e002      	b.n	8003000 <RCC_PLL_GetFreqDomain_SYS+0x3c>

    default:
      pllinputfreq = HSI_VALUE;
 8002ffa:	4b0f      	ldr	r3, [pc, #60]	@ (8003038 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 8002ffc:	617b      	str	r3, [r7, #20]
      break;
 8002ffe:	bf00      	nop
  }

  if (SYSCLK_Source == LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	2b08      	cmp	r3, #8
 8003004:	d113      	bne.n	800302e <RCC_PLL_GetFreqDomain_SYS+0x6a>
  {
    plloutputfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8003006:	f7ff ff43 	bl	8002e90 <LL_RCC_PLL_GetDivider>
 800300a:	4602      	mov	r2, r0
 800300c:	697b      	ldr	r3, [r7, #20]
 800300e:	fbb3 f4f2 	udiv	r4, r3, r2
 8003012:	f7ff ff21 	bl	8002e58 <LL_RCC_PLL_GetN>
 8003016:	4603      	mov	r3, r0
 8003018:	fb03 f404 	mul.w	r4, r3, r4
 800301c:	f7ff ff2a 	bl	8002e74 <LL_RCC_PLL_GetP>
 8003020:	4603      	mov	r3, r0
 8003022:	0c1b      	lsrs	r3, r3, #16
 8003024:	3301      	adds	r3, #1
 8003026:	005b      	lsls	r3, r3, #1
 8003028:	fbb4 f3f3 	udiv	r3, r4, r3
 800302c:	613b      	str	r3, [r7, #16]
    plloutputfreq = __LL_RCC_CALC_PLLRCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
                                               LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

  return plloutputfreq;
 800302e:	693b      	ldr	r3, [r7, #16]
}
 8003030:	4618      	mov	r0, r3
 8003032:	371c      	adds	r7, #28
 8003034:	46bd      	mov	sp, r7
 8003036:	bd90      	pop	{r4, r7, pc}
 8003038:	00f42400 	.word	0x00f42400
 800303c:	017d7840 	.word	0x017d7840

08003040 <LL_USART_IsEnabled>:
{
 8003040:	b480      	push	{r7}
 8003042:	b083      	sub	sp, #12
 8003044:	af00      	add	r7, sp, #0
 8003046:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	68db      	ldr	r3, [r3, #12]
 800304c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003050:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003054:	bf0c      	ite	eq
 8003056:	2301      	moveq	r3, #1
 8003058:	2300      	movne	r3, #0
 800305a:	b2db      	uxtb	r3, r3
}
 800305c:	4618      	mov	r0, r3
 800305e:	370c      	adds	r7, #12
 8003060:	46bd      	mov	sp, r7
 8003062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003066:	4770      	bx	lr

08003068 <LL_USART_SetStopBitsLength>:
{
 8003068:	b480      	push	{r7}
 800306a:	b083      	sub	sp, #12
 800306c:	af00      	add	r7, sp, #0
 800306e:	6078      	str	r0, [r7, #4]
 8003070:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	691b      	ldr	r3, [r3, #16]
 8003076:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800307a:	683b      	ldr	r3, [r7, #0]
 800307c:	431a      	orrs	r2, r3
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	611a      	str	r2, [r3, #16]
}
 8003082:	bf00      	nop
 8003084:	370c      	adds	r7, #12
 8003086:	46bd      	mov	sp, r7
 8003088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800308c:	4770      	bx	lr

0800308e <LL_USART_SetHWFlowCtrl>:
{
 800308e:	b480      	push	{r7}
 8003090:	b083      	sub	sp, #12
 8003092:	af00      	add	r7, sp, #0
 8003094:	6078      	str	r0, [r7, #4]
 8003096:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	695b      	ldr	r3, [r3, #20]
 800309c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80030a0:	683b      	ldr	r3, [r7, #0]
 80030a2:	431a      	orrs	r2, r3
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	615a      	str	r2, [r3, #20]
}
 80030a8:	bf00      	nop
 80030aa:	370c      	adds	r7, #12
 80030ac:	46bd      	mov	sp, r7
 80030ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b2:	4770      	bx	lr

080030b4 <LL_USART_SetBaudRate>:
{
 80030b4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80030b8:	b0c0      	sub	sp, #256	@ 0x100
 80030ba:	af00      	add	r7, sp, #0
 80030bc:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80030c0:	f8c7 10f8 	str.w	r1, [r7, #248]	@ 0xf8
 80030c4:	f8c7 20f4 	str.w	r2, [r7, #244]	@ 0xf4
 80030c8:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
  if (OverSampling == LL_USART_OVERSAMPLING_8)
 80030cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80030d0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80030d4:	f040 810c 	bne.w	80032f0 <LL_USART_SetBaudRate+0x23c>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 80030d8:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80030dc:	2200      	movs	r2, #0
 80030de:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80030e2:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80030e6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80030ea:	4622      	mov	r2, r4
 80030ec:	462b      	mov	r3, r5
 80030ee:	1891      	adds	r1, r2, r2
 80030f0:	6639      	str	r1, [r7, #96]	@ 0x60
 80030f2:	415b      	adcs	r3, r3
 80030f4:	667b      	str	r3, [r7, #100]	@ 0x64
 80030f6:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 80030fa:	4621      	mov	r1, r4
 80030fc:	eb12 0801 	adds.w	r8, r2, r1
 8003100:	4629      	mov	r1, r5
 8003102:	eb43 0901 	adc.w	r9, r3, r1
 8003106:	f04f 0200 	mov.w	r2, #0
 800310a:	f04f 0300 	mov.w	r3, #0
 800310e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003112:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003116:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800311a:	4690      	mov	r8, r2
 800311c:	4699      	mov	r9, r3
 800311e:	4623      	mov	r3, r4
 8003120:	eb18 0303 	adds.w	r3, r8, r3
 8003124:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003128:	462b      	mov	r3, r5
 800312a:	eb49 0303 	adc.w	r3, r9, r3
 800312e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003132:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8003136:	2200      	movs	r2, #0
 8003138:	469a      	mov	sl, r3
 800313a:	4693      	mov	fp, r2
 800313c:	eb1a 030a 	adds.w	r3, sl, sl
 8003140:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003142:	eb4b 030b 	adc.w	r3, fp, fp
 8003146:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003148:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800314c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8003150:	f7fd f83a 	bl	80001c8 <__aeabi_uldivmod>
 8003154:	4602      	mov	r2, r0
 8003156:	460b      	mov	r3, r1
 8003158:	4b64      	ldr	r3, [pc, #400]	@ (80032ec <LL_USART_SetBaudRate+0x238>)
 800315a:	fba3 2302 	umull	r2, r3, r3, r2
 800315e:	095b      	lsrs	r3, r3, #5
 8003160:	b29b      	uxth	r3, r3
 8003162:	011b      	lsls	r3, r3, #4
 8003164:	b29c      	uxth	r4, r3
 8003166:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800316a:	2200      	movs	r2, #0
 800316c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003170:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8003174:	e9d7 8936 	ldrd	r8, r9, [r7, #216]	@ 0xd8
 8003178:	4642      	mov	r2, r8
 800317a:	464b      	mov	r3, r9
 800317c:	1891      	adds	r1, r2, r2
 800317e:	6539      	str	r1, [r7, #80]	@ 0x50
 8003180:	415b      	adcs	r3, r3
 8003182:	657b      	str	r3, [r7, #84]	@ 0x54
 8003184:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8003188:	4641      	mov	r1, r8
 800318a:	1851      	adds	r1, r2, r1
 800318c:	64b9      	str	r1, [r7, #72]	@ 0x48
 800318e:	4649      	mov	r1, r9
 8003190:	414b      	adcs	r3, r1
 8003192:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003194:	f04f 0200 	mov.w	r2, #0
 8003198:	f04f 0300 	mov.w	r3, #0
 800319c:	e9d7 ab12 	ldrd	sl, fp, [r7, #72]	@ 0x48
 80031a0:	4659      	mov	r1, fp
 80031a2:	00cb      	lsls	r3, r1, #3
 80031a4:	4651      	mov	r1, sl
 80031a6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80031aa:	4651      	mov	r1, sl
 80031ac:	00ca      	lsls	r2, r1, #3
 80031ae:	4610      	mov	r0, r2
 80031b0:	4619      	mov	r1, r3
 80031b2:	4603      	mov	r3, r0
 80031b4:	4642      	mov	r2, r8
 80031b6:	189b      	adds	r3, r3, r2
 80031b8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80031bc:	464b      	mov	r3, r9
 80031be:	460a      	mov	r2, r1
 80031c0:	eb42 0303 	adc.w	r3, r2, r3
 80031c4:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80031c8:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 80031cc:	2200      	movs	r2, #0
 80031ce:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80031d2:	f8c7 20cc 	str.w	r2, [r7, #204]	@ 0xcc
 80031d6:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 80031da:	460b      	mov	r3, r1
 80031dc:	18db      	adds	r3, r3, r3
 80031de:	643b      	str	r3, [r7, #64]	@ 0x40
 80031e0:	4613      	mov	r3, r2
 80031e2:	eb42 0303 	adc.w	r3, r2, r3
 80031e6:	647b      	str	r3, [r7, #68]	@ 0x44
 80031e8:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80031ec:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	@ 0xd0
 80031f0:	f7fc ffea 	bl	80001c8 <__aeabi_uldivmod>
 80031f4:	4602      	mov	r2, r0
 80031f6:	460b      	mov	r3, r1
 80031f8:	4611      	mov	r1, r2
 80031fa:	4b3c      	ldr	r3, [pc, #240]	@ (80032ec <LL_USART_SetBaudRate+0x238>)
 80031fc:	fba3 2301 	umull	r2, r3, r3, r1
 8003200:	095b      	lsrs	r3, r3, #5
 8003202:	2264      	movs	r2, #100	@ 0x64
 8003204:	fb02 f303 	mul.w	r3, r2, r3
 8003208:	1acb      	subs	r3, r1, r3
 800320a:	00db      	lsls	r3, r3, #3
 800320c:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8003210:	4b36      	ldr	r3, [pc, #216]	@ (80032ec <LL_USART_SetBaudRate+0x238>)
 8003212:	fba3 2302 	umull	r2, r3, r3, r2
 8003216:	095b      	lsrs	r3, r3, #5
 8003218:	b29b      	uxth	r3, r3
 800321a:	005b      	lsls	r3, r3, #1
 800321c:	b29b      	uxth	r3, r3
 800321e:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003222:	b29b      	uxth	r3, r3
 8003224:	4423      	add	r3, r4
 8003226:	b29c      	uxth	r4, r3
 8003228:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800322c:	2200      	movs	r2, #0
 800322e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003232:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8003236:	e9d7 8930 	ldrd	r8, r9, [r7, #192]	@ 0xc0
 800323a:	4642      	mov	r2, r8
 800323c:	464b      	mov	r3, r9
 800323e:	1891      	adds	r1, r2, r2
 8003240:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003242:	415b      	adcs	r3, r3
 8003244:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003246:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800324a:	4641      	mov	r1, r8
 800324c:	1851      	adds	r1, r2, r1
 800324e:	6339      	str	r1, [r7, #48]	@ 0x30
 8003250:	4649      	mov	r1, r9
 8003252:	414b      	adcs	r3, r1
 8003254:	637b      	str	r3, [r7, #52]	@ 0x34
 8003256:	f04f 0200 	mov.w	r2, #0
 800325a:	f04f 0300 	mov.w	r3, #0
 800325e:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8003262:	4659      	mov	r1, fp
 8003264:	00cb      	lsls	r3, r1, #3
 8003266:	4651      	mov	r1, sl
 8003268:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800326c:	4651      	mov	r1, sl
 800326e:	00ca      	lsls	r2, r1, #3
 8003270:	4610      	mov	r0, r2
 8003272:	4619      	mov	r1, r3
 8003274:	4603      	mov	r3, r0
 8003276:	4642      	mov	r2, r8
 8003278:	189b      	adds	r3, r3, r2
 800327a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800327e:	464b      	mov	r3, r9
 8003280:	460a      	mov	r2, r1
 8003282:	eb42 0303 	adc.w	r3, r2, r3
 8003286:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800328a:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 800328e:	2200      	movs	r2, #0
 8003290:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003294:	f8c7 20b4 	str.w	r2, [r7, #180]	@ 0xb4
 8003298:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800329c:	460b      	mov	r3, r1
 800329e:	18db      	adds	r3, r3, r3
 80032a0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80032a2:	4613      	mov	r3, r2
 80032a4:	eb42 0303 	adc.w	r3, r2, r3
 80032a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80032aa:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80032ae:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	@ 0xb8
 80032b2:	f7fc ff89 	bl	80001c8 <__aeabi_uldivmod>
 80032b6:	4602      	mov	r2, r0
 80032b8:	460b      	mov	r3, r1
 80032ba:	4b0c      	ldr	r3, [pc, #48]	@ (80032ec <LL_USART_SetBaudRate+0x238>)
 80032bc:	fba3 1302 	umull	r1, r3, r3, r2
 80032c0:	095b      	lsrs	r3, r3, #5
 80032c2:	2164      	movs	r1, #100	@ 0x64
 80032c4:	fb01 f303 	mul.w	r3, r1, r3
 80032c8:	1ad3      	subs	r3, r2, r3
 80032ca:	00db      	lsls	r3, r3, #3
 80032cc:	3332      	adds	r3, #50	@ 0x32
 80032ce:	4a07      	ldr	r2, [pc, #28]	@ (80032ec <LL_USART_SetBaudRate+0x238>)
 80032d0:	fba2 2303 	umull	r2, r3, r2, r3
 80032d4:	095b      	lsrs	r3, r3, #5
 80032d6:	b29b      	uxth	r3, r3
 80032d8:	f003 0307 	and.w	r3, r3, #7
 80032dc:	b29b      	uxth	r3, r3
 80032de:	4423      	add	r3, r4
 80032e0:	b29b      	uxth	r3, r3
 80032e2:	461a      	mov	r2, r3
 80032e4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80032e8:	609a      	str	r2, [r3, #8]
}
 80032ea:	e108      	b.n	80034fe <LL_USART_SetBaudRate+0x44a>
 80032ec:	51eb851f 	.word	0x51eb851f
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 80032f0:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80032f4:	2200      	movs	r2, #0
 80032f6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80032fa:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80032fe:	e9d7 892a 	ldrd	r8, r9, [r7, #168]	@ 0xa8
 8003302:	4642      	mov	r2, r8
 8003304:	464b      	mov	r3, r9
 8003306:	1891      	adds	r1, r2, r2
 8003308:	6239      	str	r1, [r7, #32]
 800330a:	415b      	adcs	r3, r3
 800330c:	627b      	str	r3, [r7, #36]	@ 0x24
 800330e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003312:	4641      	mov	r1, r8
 8003314:	1854      	adds	r4, r2, r1
 8003316:	4649      	mov	r1, r9
 8003318:	eb43 0501 	adc.w	r5, r3, r1
 800331c:	f04f 0200 	mov.w	r2, #0
 8003320:	f04f 0300 	mov.w	r3, #0
 8003324:	00eb      	lsls	r3, r5, #3
 8003326:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800332a:	00e2      	lsls	r2, r4, #3
 800332c:	4614      	mov	r4, r2
 800332e:	461d      	mov	r5, r3
 8003330:	4643      	mov	r3, r8
 8003332:	18e3      	adds	r3, r4, r3
 8003334:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003338:	464b      	mov	r3, r9
 800333a:	eb45 0303 	adc.w	r3, r5, r3
 800333e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8003342:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8003346:	2200      	movs	r2, #0
 8003348:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800334c:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8003350:	f04f 0200 	mov.w	r2, #0
 8003354:	f04f 0300 	mov.w	r3, #0
 8003358:	e9d7 4526 	ldrd	r4, r5, [r7, #152]	@ 0x98
 800335c:	4629      	mov	r1, r5
 800335e:	008b      	lsls	r3, r1, #2
 8003360:	4621      	mov	r1, r4
 8003362:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003366:	4621      	mov	r1, r4
 8003368:	008a      	lsls	r2, r1, #2
 800336a:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	@ 0xa0
 800336e:	f7fc ff2b 	bl	80001c8 <__aeabi_uldivmod>
 8003372:	4602      	mov	r2, r0
 8003374:	460b      	mov	r3, r1
 8003376:	4b65      	ldr	r3, [pc, #404]	@ (800350c <LL_USART_SetBaudRate+0x458>)
 8003378:	fba3 2302 	umull	r2, r3, r3, r2
 800337c:	095b      	lsrs	r3, r3, #5
 800337e:	b29b      	uxth	r3, r3
 8003380:	011b      	lsls	r3, r3, #4
 8003382:	b29c      	uxth	r4, r3
 8003384:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8003388:	2200      	movs	r2, #0
 800338a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800338e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003392:	e9d7 8924 	ldrd	r8, r9, [r7, #144]	@ 0x90
 8003396:	4642      	mov	r2, r8
 8003398:	464b      	mov	r3, r9
 800339a:	1891      	adds	r1, r2, r2
 800339c:	61b9      	str	r1, [r7, #24]
 800339e:	415b      	adcs	r3, r3
 80033a0:	61fb      	str	r3, [r7, #28]
 80033a2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80033a6:	4641      	mov	r1, r8
 80033a8:	1851      	adds	r1, r2, r1
 80033aa:	6139      	str	r1, [r7, #16]
 80033ac:	4649      	mov	r1, r9
 80033ae:	414b      	adcs	r3, r1
 80033b0:	617b      	str	r3, [r7, #20]
 80033b2:	f04f 0200 	mov.w	r2, #0
 80033b6:	f04f 0300 	mov.w	r3, #0
 80033ba:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80033be:	4659      	mov	r1, fp
 80033c0:	00cb      	lsls	r3, r1, #3
 80033c2:	4651      	mov	r1, sl
 80033c4:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80033c8:	4651      	mov	r1, sl
 80033ca:	00ca      	lsls	r2, r1, #3
 80033cc:	4610      	mov	r0, r2
 80033ce:	4619      	mov	r1, r3
 80033d0:	4603      	mov	r3, r0
 80033d2:	4642      	mov	r2, r8
 80033d4:	189b      	adds	r3, r3, r2
 80033d6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80033da:	464b      	mov	r3, r9
 80033dc:	460a      	mov	r2, r1
 80033de:	eb42 0303 	adc.w	r3, r2, r3
 80033e2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80033e6:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 80033ea:	2200      	movs	r2, #0
 80033ec:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80033f0:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 80033f4:	f04f 0200 	mov.w	r2, #0
 80033f8:	f04f 0300 	mov.w	r3, #0
 80033fc:	e9d7 8920 	ldrd	r8, r9, [r7, #128]	@ 0x80
 8003400:	4649      	mov	r1, r9
 8003402:	008b      	lsls	r3, r1, #2
 8003404:	4641      	mov	r1, r8
 8003406:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800340a:	4641      	mov	r1, r8
 800340c:	008a      	lsls	r2, r1, #2
 800340e:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	@ 0x88
 8003412:	f7fc fed9 	bl	80001c8 <__aeabi_uldivmod>
 8003416:	4602      	mov	r2, r0
 8003418:	460b      	mov	r3, r1
 800341a:	4611      	mov	r1, r2
 800341c:	4b3b      	ldr	r3, [pc, #236]	@ (800350c <LL_USART_SetBaudRate+0x458>)
 800341e:	fba3 2301 	umull	r2, r3, r3, r1
 8003422:	095b      	lsrs	r3, r3, #5
 8003424:	2264      	movs	r2, #100	@ 0x64
 8003426:	fb02 f303 	mul.w	r3, r2, r3
 800342a:	1acb      	subs	r3, r1, r3
 800342c:	011b      	lsls	r3, r3, #4
 800342e:	3332      	adds	r3, #50	@ 0x32
 8003430:	4a36      	ldr	r2, [pc, #216]	@ (800350c <LL_USART_SetBaudRate+0x458>)
 8003432:	fba2 2303 	umull	r2, r3, r2, r3
 8003436:	095b      	lsrs	r3, r3, #5
 8003438:	b29b      	uxth	r3, r3
 800343a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800343e:	b29b      	uxth	r3, r3
 8003440:	4423      	add	r3, r4
 8003442:	b29c      	uxth	r4, r3
 8003444:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8003448:	2200      	movs	r2, #0
 800344a:	67bb      	str	r3, [r7, #120]	@ 0x78
 800344c:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800344e:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003452:	4642      	mov	r2, r8
 8003454:	464b      	mov	r3, r9
 8003456:	1891      	adds	r1, r2, r2
 8003458:	60b9      	str	r1, [r7, #8]
 800345a:	415b      	adcs	r3, r3
 800345c:	60fb      	str	r3, [r7, #12]
 800345e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003462:	4641      	mov	r1, r8
 8003464:	1851      	adds	r1, r2, r1
 8003466:	6039      	str	r1, [r7, #0]
 8003468:	4649      	mov	r1, r9
 800346a:	414b      	adcs	r3, r1
 800346c:	607b      	str	r3, [r7, #4]
 800346e:	f04f 0200 	mov.w	r2, #0
 8003472:	f04f 0300 	mov.w	r3, #0
 8003476:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800347a:	4659      	mov	r1, fp
 800347c:	00cb      	lsls	r3, r1, #3
 800347e:	4651      	mov	r1, sl
 8003480:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003484:	4651      	mov	r1, sl
 8003486:	00ca      	lsls	r2, r1, #3
 8003488:	4610      	mov	r0, r2
 800348a:	4619      	mov	r1, r3
 800348c:	4603      	mov	r3, r0
 800348e:	4642      	mov	r2, r8
 8003490:	189b      	adds	r3, r3, r2
 8003492:	673b      	str	r3, [r7, #112]	@ 0x70
 8003494:	464b      	mov	r3, r9
 8003496:	460a      	mov	r2, r1
 8003498:	eb42 0303 	adc.w	r3, r2, r3
 800349c:	677b      	str	r3, [r7, #116]	@ 0x74
 800349e:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 80034a2:	2200      	movs	r2, #0
 80034a4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80034a6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80034a8:	f04f 0200 	mov.w	r2, #0
 80034ac:	f04f 0300 	mov.w	r3, #0
 80034b0:	e9d7 891a 	ldrd	r8, r9, [r7, #104]	@ 0x68
 80034b4:	4649      	mov	r1, r9
 80034b6:	008b      	lsls	r3, r1, #2
 80034b8:	4641      	mov	r1, r8
 80034ba:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80034be:	4641      	mov	r1, r8
 80034c0:	008a      	lsls	r2, r1, #2
 80034c2:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 80034c6:	f7fc fe7f 	bl	80001c8 <__aeabi_uldivmod>
 80034ca:	4602      	mov	r2, r0
 80034cc:	460b      	mov	r3, r1
 80034ce:	4b0f      	ldr	r3, [pc, #60]	@ (800350c <LL_USART_SetBaudRate+0x458>)
 80034d0:	fba3 1302 	umull	r1, r3, r3, r2
 80034d4:	095b      	lsrs	r3, r3, #5
 80034d6:	2164      	movs	r1, #100	@ 0x64
 80034d8:	fb01 f303 	mul.w	r3, r1, r3
 80034dc:	1ad3      	subs	r3, r2, r3
 80034de:	011b      	lsls	r3, r3, #4
 80034e0:	3332      	adds	r3, #50	@ 0x32
 80034e2:	4a0a      	ldr	r2, [pc, #40]	@ (800350c <LL_USART_SetBaudRate+0x458>)
 80034e4:	fba2 2303 	umull	r2, r3, r2, r3
 80034e8:	095b      	lsrs	r3, r3, #5
 80034ea:	b29b      	uxth	r3, r3
 80034ec:	f003 030f 	and.w	r3, r3, #15
 80034f0:	b29b      	uxth	r3, r3
 80034f2:	4423      	add	r3, r4
 80034f4:	b29b      	uxth	r3, r3
 80034f6:	461a      	mov	r2, r3
 80034f8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80034fc:	609a      	str	r2, [r3, #8]
}
 80034fe:	bf00      	nop
 8003500:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8003504:	46bd      	mov	sp, r7
 8003506:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800350a:	bf00      	nop
 800350c:	51eb851f 	.word	0x51eb851f

08003510 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, const LL_USART_InitTypeDef *USART_InitStruct)
{
 8003510:	b580      	push	{r7, lr}
 8003512:	b088      	sub	sp, #32
 8003514:	af00      	add	r7, sp, #0
 8003516:	6078      	str	r0, [r7, #4]
 8003518:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 800351a:	2301      	movs	r3, #1
 800351c:	77fb      	strb	r3, [r7, #31]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 800351e:	2300      	movs	r3, #0
 8003520:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 8003522:	6878      	ldr	r0, [r7, #4]
 8003524:	f7ff fd8c 	bl	8003040 <LL_USART_IsEnabled>
 8003528:	4603      	mov	r3, r0
 800352a:	2b00      	cmp	r3, #0
 800352c:	d15e      	bne.n	80035ec <LL_USART_Init+0xdc>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	68db      	ldr	r3, [r3, #12]
 8003532:	f423 4316 	bic.w	r3, r3, #38400	@ 0x9600
 8003536:	f023 030c 	bic.w	r3, r3, #12
 800353a:	683a      	ldr	r2, [r7, #0]
 800353c:	6851      	ldr	r1, [r2, #4]
 800353e:	683a      	ldr	r2, [r7, #0]
 8003540:	68d2      	ldr	r2, [r2, #12]
 8003542:	4311      	orrs	r1, r2
 8003544:	683a      	ldr	r2, [r7, #0]
 8003546:	6912      	ldr	r2, [r2, #16]
 8003548:	4311      	orrs	r1, r2
 800354a:	683a      	ldr	r2, [r7, #0]
 800354c:	6992      	ldr	r2, [r2, #24]
 800354e:	430a      	orrs	r2, r1
 8003550:	431a      	orrs	r2, r3
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	60da      	str	r2, [r3, #12]
    /*---------------------------- USART CR2 Configuration -----------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 8003556:	683b      	ldr	r3, [r7, #0]
 8003558:	689b      	ldr	r3, [r3, #8]
 800355a:	4619      	mov	r1, r3
 800355c:	6878      	ldr	r0, [r7, #4]
 800355e:	f7ff fd83 	bl	8003068 <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration -----------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 8003562:	683b      	ldr	r3, [r7, #0]
 8003564:	695b      	ldr	r3, [r3, #20]
 8003566:	4619      	mov	r1, r3
 8003568:	6878      	ldr	r0, [r7, #4]
 800356a:	f7ff fd90 	bl	800308e <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration -----------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    LL_RCC_GetSystemClocksFreq(&rcc_clocks);
 800356e:	f107 0308 	add.w	r3, r7, #8
 8003572:	4618      	mov	r0, r3
 8003574:	f7ff fc9a 	bl	8002eac <LL_RCC_GetSystemClocksFreq>
    if (USARTx == USART1)
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	4a1f      	ldr	r2, [pc, #124]	@ (80035f8 <LL_USART_Init+0xe8>)
 800357c:	4293      	cmp	r3, r2
 800357e:	d102      	bne.n	8003586 <LL_USART_Init+0x76>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 8003580:	697b      	ldr	r3, [r7, #20]
 8003582:	61bb      	str	r3, [r7, #24]
 8003584:	e021      	b.n	80035ca <LL_USART_Init+0xba>
    }
    else if (USARTx == USART2)
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	4a1c      	ldr	r2, [pc, #112]	@ (80035fc <LL_USART_Init+0xec>)
 800358a:	4293      	cmp	r3, r2
 800358c:	d102      	bne.n	8003594 <LL_USART_Init+0x84>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 800358e:	693b      	ldr	r3, [r7, #16]
 8003590:	61bb      	str	r3, [r7, #24]
 8003592:	e01a      	b.n	80035ca <LL_USART_Init+0xba>
    }
#if defined(USART3)
    else if (USARTx == USART3)
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	4a1a      	ldr	r2, [pc, #104]	@ (8003600 <LL_USART_Init+0xf0>)
 8003598:	4293      	cmp	r3, r2
 800359a:	d102      	bne.n	80035a2 <LL_USART_Init+0x92>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 800359c:	693b      	ldr	r3, [r7, #16]
 800359e:	61bb      	str	r3, [r7, #24]
 80035a0:	e013      	b.n	80035ca <LL_USART_Init+0xba>
    }
#endif /* USART3 */
#if defined(USART6)
    else if (USARTx == USART6)
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	4a17      	ldr	r2, [pc, #92]	@ (8003604 <LL_USART_Init+0xf4>)
 80035a6:	4293      	cmp	r3, r2
 80035a8:	d102      	bne.n	80035b0 <LL_USART_Init+0xa0>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 80035aa:	697b      	ldr	r3, [r7, #20]
 80035ac:	61bb      	str	r3, [r7, #24]
 80035ae:	e00c      	b.n	80035ca <LL_USART_Init+0xba>
    }
#endif /* USART6 */
#if defined(UART4)
    else if (USARTx == UART4)
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	4a15      	ldr	r2, [pc, #84]	@ (8003608 <LL_USART_Init+0xf8>)
 80035b4:	4293      	cmp	r3, r2
 80035b6:	d102      	bne.n	80035be <LL_USART_Init+0xae>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 80035b8:	693b      	ldr	r3, [r7, #16]
 80035ba:	61bb      	str	r3, [r7, #24]
 80035bc:	e005      	b.n	80035ca <LL_USART_Init+0xba>
    }
#endif /* UART4 */
#if defined(UART5)
    else if (USARTx == UART5)
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	4a12      	ldr	r2, [pc, #72]	@ (800360c <LL_USART_Init+0xfc>)
 80035c2:	4293      	cmp	r3, r2
 80035c4:	d101      	bne.n	80035ca <LL_USART_Init+0xba>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 80035c6:	693b      	ldr	r3, [r7, #16]
 80035c8:	61bb      	str	r3, [r7, #24]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 80035ca:	69bb      	ldr	r3, [r7, #24]
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d00d      	beq.n	80035ec <LL_USART_Init+0xdc>
        && (USART_InitStruct->BaudRate != 0U))
 80035d0:	683b      	ldr	r3, [r7, #0]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d009      	beq.n	80035ec <LL_USART_Init+0xdc>
    {
      status = SUCCESS;
 80035d8:	2300      	movs	r3, #0
 80035da:	77fb      	strb	r3, [r7, #31]
      LL_USART_SetBaudRate(USARTx,
                           periphclk,
                           USART_InitStruct->OverSampling,
 80035dc:	683b      	ldr	r3, [r7, #0]
 80035de:	699a      	ldr	r2, [r3, #24]
                           USART_InitStruct->BaudRate);
 80035e0:	683b      	ldr	r3, [r7, #0]
 80035e2:	681b      	ldr	r3, [r3, #0]
      LL_USART_SetBaudRate(USARTx,
 80035e4:	69b9      	ldr	r1, [r7, #24]
 80035e6:	6878      	ldr	r0, [r7, #4]
 80035e8:	f7ff fd64 	bl	80030b4 <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MIN(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 80035ec:	7ffb      	ldrb	r3, [r7, #31]
}
 80035ee:	4618      	mov	r0, r3
 80035f0:	3720      	adds	r7, #32
 80035f2:	46bd      	mov	sp, r7
 80035f4:	bd80      	pop	{r7, pc}
 80035f6:	bf00      	nop
 80035f8:	40011000 	.word	0x40011000
 80035fc:	40004400 	.word	0x40004400
 8003600:	40004800 	.word	0x40004800
 8003604:	40011400 	.word	0x40011400
 8003608:	40004c00 	.word	0x40004c00
 800360c:	40005000 	.word	0x40005000

08003610 <rbuffer_init>:
 */

// RINGBUFFER FUNCTIONS
#include "RingBuffer.h"

void rbuffer_init(volatile ringbuffer_t *rb) {
 8003610:	b480      	push	{r7}
 8003612:	b083      	sub	sp, #12
 8003614:	af00      	add	r7, sp, #0
 8003616:	6078      	str	r0, [r7, #4]
  __ASM volatile ("cpsid i" : : : "memory");
 8003618:	b672      	cpsid	i
}
 800361a:	bf00      	nop
	__disable_irq();
	rb->in = 0;
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	2200      	movs	r2, #0
 8003620:	f8a3 2100 	strh.w	r2, [r3, #256]	@ 0x100
	rb->out = 0;
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	2200      	movs	r2, #0
 8003628:	f8a3 2102 	strh.w	r2, [r3, #258]	@ 0x102
	rb->count = 0;
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	2200      	movs	r2, #0
 8003630:	f8a3 2104 	strh.w	r2, [r3, #260]	@ 0x104
  __ASM volatile ("cpsie i" : : : "memory");
 8003634:	b662      	cpsie	i
}
 8003636:	bf00      	nop
	__enable_irq();
}
 8003638:	bf00      	nop
 800363a:	370c      	adds	r7, #12
 800363c:	46bd      	mov	sp, r7
 800363e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003642:	4770      	bx	lr

08003644 <rbuffer_full>:

uint8_t rbuffer_count(volatile ringbuffer_t *rb) {
	return rb->count;
}

bool rbuffer_full(volatile ringbuffer_t *rb) {
 8003644:	b480      	push	{r7}
 8003646:	b083      	sub	sp, #12
 8003648:	af00      	add	r7, sp, #0
 800364a:	6078      	str	r0, [r7, #4]
	return (rb->count == (uint16_t) RingBufferSize);
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	f8b3 3104 	ldrh.w	r3, [r3, #260]	@ 0x104
 8003652:	b29b      	uxth	r3, r3
 8003654:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003658:	bf0c      	ite	eq
 800365a:	2301      	moveq	r3, #1
 800365c:	2300      	movne	r3, #0
 800365e:	b2db      	uxtb	r3, r3
}
 8003660:	4618      	mov	r0, r3
 8003662:	370c      	adds	r7, #12
 8003664:	46bd      	mov	sp, r7
 8003666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800366a:	4770      	bx	lr

0800366c <rbuffer_empty>:

bool rbuffer_empty(volatile ringbuffer_t *rb) {
 800366c:	b480      	push	{r7}
 800366e:	b083      	sub	sp, #12
 8003670:	af00      	add	r7, sp, #0
 8003672:	6078      	str	r0, [r7, #4]
	return (rb->count == 0);
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	f8b3 3104 	ldrh.w	r3, [r3, #260]	@ 0x104
 800367a:	b29b      	uxth	r3, r3
 800367c:	2b00      	cmp	r3, #0
 800367e:	bf0c      	ite	eq
 8003680:	2301      	moveq	r3, #1
 8003682:	2300      	movne	r3, #0
 8003684:	b2db      	uxtb	r3, r3
}
 8003686:	4618      	mov	r0, r3
 8003688:	370c      	adds	r7, #12
 800368a:	46bd      	mov	sp, r7
 800368c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003690:	4770      	bx	lr

08003692 <rbuffer_insert>:

void rbuffer_insert(char data, volatile ringbuffer_t *rb) {
 8003692:	b480      	push	{r7}
 8003694:	b083      	sub	sp, #12
 8003696:	af00      	add	r7, sp, #0
 8003698:	4603      	mov	r3, r0
 800369a:	6039      	str	r1, [r7, #0]
 800369c:	71fb      	strb	r3, [r7, #7]
	*(rb->buffer + rb->in) = data;
 800369e:	683b      	ldr	r3, [r7, #0]
 80036a0:	683a      	ldr	r2, [r7, #0]
 80036a2:	f8b2 2100 	ldrh.w	r2, [r2, #256]	@ 0x100
 80036a6:	b292      	uxth	r2, r2
 80036a8:	4413      	add	r3, r2
 80036aa:	79fa      	ldrb	r2, [r7, #7]
 80036ac:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80036ae:	b672      	cpsid	i
}
 80036b0:	bf00      	nop
	__disable_irq();
	rb->in = (rb->in + 1) & ((uint16_t) RingBufferSize - 1);
 80036b2:	683b      	ldr	r3, [r7, #0]
 80036b4:	f8b3 3100 	ldrh.w	r3, [r3, #256]	@ 0x100
 80036b8:	b29b      	uxth	r3, r3
 80036ba:	3301      	adds	r3, #1
 80036bc:	b29b      	uxth	r3, r3
 80036be:	b2db      	uxtb	r3, r3
 80036c0:	b29a      	uxth	r2, r3
 80036c2:	683b      	ldr	r3, [r7, #0]
 80036c4:	f8a3 2100 	strh.w	r2, [r3, #256]	@ 0x100
	rb->count++;
 80036c8:	683b      	ldr	r3, [r7, #0]
 80036ca:	f8b3 3104 	ldrh.w	r3, [r3, #260]	@ 0x104
 80036ce:	b29b      	uxth	r3, r3
 80036d0:	3301      	adds	r3, #1
 80036d2:	b29a      	uxth	r2, r3
 80036d4:	683b      	ldr	r3, [r7, #0]
 80036d6:	f8a3 2104 	strh.w	r2, [r3, #260]	@ 0x104
  __ASM volatile ("cpsie i" : : : "memory");
 80036da:	b662      	cpsie	i
}
 80036dc:	bf00      	nop
	__enable_irq();
}
 80036de:	bf00      	nop
 80036e0:	370c      	adds	r7, #12
 80036e2:	46bd      	mov	sp, r7
 80036e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e8:	4770      	bx	lr

080036ea <rbuffer_remove>:

char rbuffer_remove(volatile ringbuffer_t *rb) {
 80036ea:	b480      	push	{r7}
 80036ec:	b085      	sub	sp, #20
 80036ee:	af00      	add	r7, sp, #0
 80036f0:	6078      	str	r0, [r7, #4]
	char data = *(rb->buffer + rb->out);
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	687a      	ldr	r2, [r7, #4]
 80036f6:	f8b2 2102 	ldrh.w	r2, [r2, #258]	@ 0x102
 80036fa:	b292      	uxth	r2, r2
 80036fc:	4413      	add	r3, r2
 80036fe:	781b      	ldrb	r3, [r3, #0]
 8003700:	73fb      	strb	r3, [r7, #15]
  __ASM volatile ("cpsid i" : : : "memory");
 8003702:	b672      	cpsid	i
}
 8003704:	bf00      	nop
	__disable_irq();
	rb->out = (rb->out + 1) & ((uint16_t) RingBufferSize - 1);
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	f8b3 3102 	ldrh.w	r3, [r3, #258]	@ 0x102
 800370c:	b29b      	uxth	r3, r3
 800370e:	3301      	adds	r3, #1
 8003710:	b29b      	uxth	r3, r3
 8003712:	b2db      	uxtb	r3, r3
 8003714:	b29a      	uxth	r2, r3
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	f8a3 2102 	strh.w	r2, [r3, #258]	@ 0x102
	rb->count--;
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	f8b3 3104 	ldrh.w	r3, [r3, #260]	@ 0x104
 8003722:	b29b      	uxth	r3, r3
 8003724:	3b01      	subs	r3, #1
 8003726:	b29a      	uxth	r2, r3
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	f8a3 2104 	strh.w	r2, [r3, #260]	@ 0x104
  __ASM volatile ("cpsie i" : : : "memory");
 800372e:	b662      	cpsie	i
}
 8003730:	bf00      	nop
	__enable_irq();
	return data;
 8003732:	7bfb      	ldrb	r3, [r7, #15]
}
 8003734:	4618      	mov	r0, r3
 8003736:	3714      	adds	r7, #20
 8003738:	46bd      	mov	sp, r7
 800373a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800373e:	4770      	bx	lr

08003740 <LL_USART_IsActiveFlag_RXNE>:
  * @rmtoll SR           RXNE          LL_USART_IsActiveFlag_RXNE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_RXNE(const USART_TypeDef *USARTx)
{
 8003740:	b480      	push	{r7}
 8003742:	b083      	sub	sp, #12
 8003744:	af00      	add	r7, sp, #0
 8003746:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_RXNE) == (USART_SR_RXNE));
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	f003 0320 	and.w	r3, r3, #32
 8003750:	2b20      	cmp	r3, #32
 8003752:	bf0c      	ite	eq
 8003754:	2301      	moveq	r3, #1
 8003756:	2300      	movne	r3, #0
 8003758:	b2db      	uxtb	r3, r3
}
 800375a:	4618      	mov	r0, r3
 800375c:	370c      	adds	r7, #12
 800375e:	46bd      	mov	sp, r7
 8003760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003764:	4770      	bx	lr

08003766 <LL_USART_IsActiveFlag_TXE>:
  * @rmtoll SR           TXE           LL_USART_IsActiveFlag_TXE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TXE(const USART_TypeDef *USARTx)
{
 8003766:	b480      	push	{r7}
 8003768:	b083      	sub	sp, #12
 800376a:	af00      	add	r7, sp, #0
 800376c:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_TXE) == (USART_SR_TXE));
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003776:	2b80      	cmp	r3, #128	@ 0x80
 8003778:	bf0c      	ite	eq
 800377a:	2301      	moveq	r3, #1
 800377c:	2300      	movne	r3, #0
 800377e:	b2db      	uxtb	r3, r3
}
 8003780:	4618      	mov	r0, r3
 8003782:	370c      	adds	r7, #12
 8003784:	46bd      	mov	sp, r7
 8003786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800378a:	4770      	bx	lr

0800378c <LL_USART_ClearFlag_RXNE>:
  * @rmtoll SR           RXNE          LL_USART_ClearFlag_RXNE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ClearFlag_RXNE(USART_TypeDef *USARTx)
{
 800378c:	b480      	push	{r7}
 800378e:	b083      	sub	sp, #12
 8003790:	af00      	add	r7, sp, #0
 8003792:	6078      	str	r0, [r7, #4]
  WRITE_REG(USARTx->SR, ~(USART_SR_RXNE));
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	f06f 0220 	mvn.w	r2, #32
 800379a:	601a      	str	r2, [r3, #0]
}
 800379c:	bf00      	nop
 800379e:	370c      	adds	r7, #12
 80037a0:	46bd      	mov	sp, r7
 80037a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a6:	4770      	bx	lr

080037a8 <LL_USART_EnableIT_RXNE>:
  * @rmtoll CR1          RXNEIE        LL_USART_EnableIT_RXNE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_RXNE(USART_TypeDef *USARTx)
{
 80037a8:	b480      	push	{r7}
 80037aa:	b089      	sub	sp, #36	@ 0x24
 80037ac:	af00      	add	r7, sp, #0
 80037ae:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_RXNEIE);
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	330c      	adds	r3, #12
 80037b4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	e853 3f00 	ldrex	r3, [r3]
 80037bc:	60bb      	str	r3, [r7, #8]
   return(result);
 80037be:	68bb      	ldr	r3, [r7, #8]
 80037c0:	f043 0320 	orr.w	r3, r3, #32
 80037c4:	61fb      	str	r3, [r7, #28]
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	330c      	adds	r3, #12
 80037ca:	69fa      	ldr	r2, [r7, #28]
 80037cc:	61ba      	str	r2, [r7, #24]
 80037ce:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037d0:	6979      	ldr	r1, [r7, #20]
 80037d2:	69ba      	ldr	r2, [r7, #24]
 80037d4:	e841 2300 	strex	r3, r2, [r1]
 80037d8:	613b      	str	r3, [r7, #16]
   return(result);
 80037da:	693b      	ldr	r3, [r7, #16]
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d1e7      	bne.n	80037b0 <LL_USART_EnableIT_RXNE+0x8>
}
 80037e0:	bf00      	nop
 80037e2:	bf00      	nop
 80037e4:	3724      	adds	r7, #36	@ 0x24
 80037e6:	46bd      	mov	sp, r7
 80037e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ec:	4770      	bx	lr

080037ee <LL_USART_EnableIT_TXE>:
  * @rmtoll CR1          TXEIE         LL_USART_EnableIT_TXE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_TXE(USART_TypeDef *USARTx)
{
 80037ee:	b480      	push	{r7}
 80037f0:	b089      	sub	sp, #36	@ 0x24
 80037f2:	af00      	add	r7, sp, #0
 80037f4:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_TXEIE);
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	330c      	adds	r3, #12
 80037fa:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	e853 3f00 	ldrex	r3, [r3]
 8003802:	60bb      	str	r3, [r7, #8]
   return(result);
 8003804:	68bb      	ldr	r3, [r7, #8]
 8003806:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800380a:	61fb      	str	r3, [r7, #28]
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	330c      	adds	r3, #12
 8003810:	69fa      	ldr	r2, [r7, #28]
 8003812:	61ba      	str	r2, [r7, #24]
 8003814:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003816:	6979      	ldr	r1, [r7, #20]
 8003818:	69ba      	ldr	r2, [r7, #24]
 800381a:	e841 2300 	strex	r3, r2, [r1]
 800381e:	613b      	str	r3, [r7, #16]
   return(result);
 8003820:	693b      	ldr	r3, [r7, #16]
 8003822:	2b00      	cmp	r3, #0
 8003824:	d1e7      	bne.n	80037f6 <LL_USART_EnableIT_TXE+0x8>
}
 8003826:	bf00      	nop
 8003828:	bf00      	nop
 800382a:	3724      	adds	r7, #36	@ 0x24
 800382c:	46bd      	mov	sp, r7
 800382e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003832:	4770      	bx	lr

08003834 <LL_USART_DisableIT_TXE>:
  * @rmtoll CR1          TXEIE         LL_USART_DisableIT_TXE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableIT_TXE(USART_TypeDef *USARTx)
{
 8003834:	b480      	push	{r7}
 8003836:	b089      	sub	sp, #36	@ 0x24
 8003838:	af00      	add	r7, sp, #0
 800383a:	6078      	str	r0, [r7, #4]
  ATOMIC_CLEAR_BIT(USARTx->CR1, USART_CR1_TXEIE);
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	330c      	adds	r3, #12
 8003840:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	e853 3f00 	ldrex	r3, [r3]
 8003848:	60bb      	str	r3, [r7, #8]
   return(result);
 800384a:	68bb      	ldr	r3, [r7, #8]
 800384c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003850:	61fb      	str	r3, [r7, #28]
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	330c      	adds	r3, #12
 8003856:	69fa      	ldr	r2, [r7, #28]
 8003858:	61ba      	str	r2, [r7, #24]
 800385a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800385c:	6979      	ldr	r1, [r7, #20]
 800385e:	69ba      	ldr	r2, [r7, #24]
 8003860:	e841 2300 	strex	r3, r2, [r1]
 8003864:	613b      	str	r3, [r7, #16]
   return(result);
 8003866:	693b      	ldr	r3, [r7, #16]
 8003868:	2b00      	cmp	r3, #0
 800386a:	d1e7      	bne.n	800383c <LL_USART_DisableIT_TXE+0x8>
}
 800386c:	bf00      	nop
 800386e:	bf00      	nop
 8003870:	3724      	adds	r7, #36	@ 0x24
 8003872:	46bd      	mov	sp, r7
 8003874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003878:	4770      	bx	lr

0800387a <LL_USART_ReceiveData8>:
  * @rmtoll DR           DR            LL_USART_ReceiveData8
  * @param  USARTx USART Instance
  * @retval Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_USART_ReceiveData8(const USART_TypeDef *USARTx)
{
 800387a:	b480      	push	{r7}
 800387c:	b083      	sub	sp, #12
 800387e:	af00      	add	r7, sp, #0
 8003880:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_BIT(USARTx->DR, USART_DR_DR));
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	685b      	ldr	r3, [r3, #4]
 8003886:	b2db      	uxtb	r3, r3
}
 8003888:	4618      	mov	r0, r3
 800388a:	370c      	adds	r7, #12
 800388c:	46bd      	mov	sp, r7
 800388e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003892:	4770      	bx	lr

08003894 <LL_USART_TransmitData9>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0x1FF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData9(USART_TypeDef *USARTx, uint16_t Value)
{
 8003894:	b480      	push	{r7}
 8003896:	b083      	sub	sp, #12
 8003898:	af00      	add	r7, sp, #0
 800389a:	6078      	str	r0, [r7, #4]
 800389c:	460b      	mov	r3, r1
 800389e:	807b      	strh	r3, [r7, #2]
  USARTx->DR = Value & 0x1FFU;
 80038a0:	887b      	ldrh	r3, [r7, #2]
 80038a2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	605a      	str	r2, [r3, #4]
}
 80038aa:	bf00      	nop
 80038ac:	370c      	adds	r7, #12
 80038ae:	46bd      	mov	sp, r7
 80038b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b4:	4770      	bx	lr
	...

080038b8 <USART1_IRQ>:
usart_meta_t *p_UART1_meta = &UART1_meta;

// ---- ---- ---- ---- ---- ---- ---- ---- ---- ---- ---- ---- ---- ----
// USART FUNCTIONS

void USART1_IRQ(void) {
 80038b8:	b580      	push	{r7, lr}
 80038ba:	b082      	sub	sp, #8
 80038bc:	af00      	add	r7, sp, #0
	uint8_t data;
	if (LL_USART_IsActiveFlag_TXE(USART1)) {
 80038be:	4825      	ldr	r0, [pc, #148]	@ (8003954 <USART1_IRQ+0x9c>)
 80038c0:	f7ff ff51 	bl	8003766 <LL_USART_IsActiveFlag_TXE>
 80038c4:	4603      	mov	r3, r0
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d01f      	beq.n	800390a <USART1_IRQ+0x52>
		if (!rbuffer_empty(&p_UART1_meta->rb_tx)) {
 80038ca:	4b23      	ldr	r3, [pc, #140]	@ (8003958 <USART1_IRQ+0xa0>)
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	f503 7383 	add.w	r3, r3, #262	@ 0x106
 80038d2:	4618      	mov	r0, r3
 80038d4:	f7ff feca 	bl	800366c <rbuffer_empty>
 80038d8:	4603      	mov	r3, r0
 80038da:	f083 0301 	eor.w	r3, r3, #1
 80038de:	b2db      	uxtb	r3, r3
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d00f      	beq.n	8003904 <USART1_IRQ+0x4c>
			data = rbuffer_remove(&p_UART1_meta->rb_tx);
 80038e4:	4b1c      	ldr	r3, [pc, #112]	@ (8003958 <USART1_IRQ+0xa0>)
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	f503 7383 	add.w	r3, r3, #262	@ 0x106
 80038ec:	4618      	mov	r0, r3
 80038ee:	f7ff fefc 	bl	80036ea <rbuffer_remove>
 80038f2:	4603      	mov	r3, r0
 80038f4:	71fb      	strb	r3, [r7, #7]
			LL_USART_TransmitData9(USART1, (uint16_t) data);
 80038f6:	79fb      	ldrb	r3, [r7, #7]
 80038f8:	b29b      	uxth	r3, r3
 80038fa:	4619      	mov	r1, r3
 80038fc:	4815      	ldr	r0, [pc, #84]	@ (8003954 <USART1_IRQ+0x9c>)
 80038fe:	f7ff ffc9 	bl	8003894 <LL_USART_TransmitData9>
 8003902:	e002      	b.n	800390a <USART1_IRQ+0x52>
		} else
			LL_USART_DisableIT_TXE(USART1);
 8003904:	4813      	ldr	r0, [pc, #76]	@ (8003954 <USART1_IRQ+0x9c>)
 8003906:	f7ff ff95 	bl	8003834 <LL_USART_DisableIT_TXE>
	}
	if (LL_USART_IsActiveFlag_RXNE(USART1)) {
 800390a:	4812      	ldr	r0, [pc, #72]	@ (8003954 <USART1_IRQ+0x9c>)
 800390c:	f7ff ff18 	bl	8003740 <LL_USART_IsActiveFlag_RXNE>
 8003910:	4603      	mov	r3, r0
 8003912:	2b00      	cmp	r3, #0
 8003914:	d01a      	beq.n	800394c <USART1_IRQ+0x94>
		data = LL_USART_ReceiveData8(USART1);
 8003916:	480f      	ldr	r0, [pc, #60]	@ (8003954 <USART1_IRQ+0x9c>)
 8003918:	f7ff ffaf 	bl	800387a <LL_USART_ReceiveData8>
 800391c:	4603      	mov	r3, r0
 800391e:	71fb      	strb	r3, [r7, #7]
		if (!rbuffer_full(&p_UART1_meta->rb_rx)) {
 8003920:	4b0d      	ldr	r3, [pc, #52]	@ (8003958 <USART1_IRQ+0xa0>)
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	4618      	mov	r0, r3
 8003926:	f7ff fe8d 	bl	8003644 <rbuffer_full>
 800392a:	4603      	mov	r3, r0
 800392c:	f083 0301 	eor.w	r3, r3, #1
 8003930:	b2db      	uxtb	r3, r3
 8003932:	2b00      	cmp	r3, #0
 8003934:	d007      	beq.n	8003946 <USART1_IRQ+0x8e>
			rbuffer_insert(data, &p_UART1_meta->rb_rx);
 8003936:	4b08      	ldr	r3, [pc, #32]	@ (8003958 <USART1_IRQ+0xa0>)
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	461a      	mov	r2, r3
 800393c:	79fb      	ldrb	r3, [r7, #7]
 800393e:	4611      	mov	r1, r2
 8003940:	4618      	mov	r0, r3
 8003942:	f7ff fea6 	bl	8003692 <rbuffer_insert>
		}
		LL_USART_ClearFlag_RXNE(USART1);
 8003946:	4803      	ldr	r0, [pc, #12]	@ (8003954 <USART1_IRQ+0x9c>)
 8003948:	f7ff ff20 	bl	800378c <LL_USART_ClearFlag_RXNE>
	}
}
 800394c:	bf00      	nop
 800394e:	3708      	adds	r7, #8
 8003950:	46bd      	mov	sp, r7
 8003952:	bd80      	pop	{r7, pc}
 8003954:	40011000 	.word	0x40011000
 8003958:	2000005c 	.word	0x2000005c

0800395c <USART1_init>:
void USART1_init(void) {
 800395c:	b580      	push	{r7, lr}
 800395e:	af00      	add	r7, sp, #0
	rbuffer_init(&p_UART1_meta->rb_tx);                        // Init Rx buffer
 8003960:	4b08      	ldr	r3, [pc, #32]	@ (8003984 <USART1_init+0x28>)
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	f503 7383 	add.w	r3, r3, #262	@ 0x106
 8003968:	4618      	mov	r0, r3
 800396a:	f7ff fe51 	bl	8003610 <rbuffer_init>
	rbuffer_init(&p_UART1_meta->rb_rx);                        // Init Tx buffer
 800396e:	4b05      	ldr	r3, [pc, #20]	@ (8003984 <USART1_init+0x28>)
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	4618      	mov	r0, r3
 8003974:	f7ff fe4c 	bl	8003610 <rbuffer_init>
	LL_USART_EnableIT_RXNE(USART1);
 8003978:	4803      	ldr	r0, [pc, #12]	@ (8003988 <USART1_init+0x2c>)
 800397a:	f7ff ff15 	bl	80037a8 <LL_USART_EnableIT_RXNE>
}
 800397e:	bf00      	nop
 8003980:	bd80      	pop	{r7, pc}
 8003982:	bf00      	nop
 8003984:	2000005c 	.word	0x2000005c
 8003988:	40011000 	.word	0x40011000

0800398c <USART1_send_char>:

void USART1_send_char(char c) {
 800398c:	b580      	push	{r7, lr}
 800398e:	b082      	sub	sp, #8
 8003990:	af00      	add	r7, sp, #0
 8003992:	4603      	mov	r3, r0
 8003994:	71fb      	strb	r3, [r7, #7]
	while (rbuffer_full(&p_UART1_meta->rb_tx))
 8003996:	bf00      	nop
 8003998:	4b0c      	ldr	r3, [pc, #48]	@ (80039cc <USART1_send_char+0x40>)
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	f503 7383 	add.w	r3, r3, #262	@ 0x106
 80039a0:	4618      	mov	r0, r3
 80039a2:	f7ff fe4f 	bl	8003644 <rbuffer_full>
 80039a6:	4603      	mov	r3, r0
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d1f5      	bne.n	8003998 <USART1_send_char+0xc>
		;
	rbuffer_insert(c, &p_UART1_meta->rb_tx);
 80039ac:	4b07      	ldr	r3, [pc, #28]	@ (80039cc <USART1_send_char+0x40>)
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	f503 7283 	add.w	r2, r3, #262	@ 0x106
 80039b4:	79fb      	ldrb	r3, [r7, #7]
 80039b6:	4611      	mov	r1, r2
 80039b8:	4618      	mov	r0, r3
 80039ba:	f7ff fe6a 	bl	8003692 <rbuffer_insert>
	LL_USART_EnableIT_TXE(USART1);
 80039be:	4804      	ldr	r0, [pc, #16]	@ (80039d0 <USART1_send_char+0x44>)
 80039c0:	f7ff ff15 	bl	80037ee <LL_USART_EnableIT_TXE>
}
 80039c4:	bf00      	nop
 80039c6:	3708      	adds	r7, #8
 80039c8:	46bd      	mov	sp, r7
 80039ca:	bd80      	pop	{r7, pc}
 80039cc:	2000005c 	.word	0x2000005c
 80039d0:	40011000 	.word	0x40011000

080039d4 <USART1_send_string>:

void USART1_send_string(const char *str) {
 80039d4:	b580      	push	{r7, lr}
 80039d6:	b082      	sub	sp, #8
 80039d8:	af00      	add	r7, sp, #0
 80039da:	6078      	str	r0, [r7, #4]
	while (*str) {
 80039dc:	e006      	b.n	80039ec <USART1_send_string+0x18>
		USART1_send_char(*str++);
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	1c5a      	adds	r2, r3, #1
 80039e2:	607a      	str	r2, [r7, #4]
 80039e4:	781b      	ldrb	r3, [r3, #0]
 80039e6:	4618      	mov	r0, r3
 80039e8:	f7ff ffd0 	bl	800398c <USART1_send_char>
	while (*str) {
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	781b      	ldrb	r3, [r3, #0]
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d1f4      	bne.n	80039de <USART1_send_string+0xa>
	}
}
 80039f4:	bf00      	nop
 80039f6:	bf00      	nop
 80039f8:	3708      	adds	r7, #8
 80039fa:	46bd      	mov	sp, r7
 80039fc:	bd80      	pop	{r7, pc}

080039fe <USART1_send_array>:

void USART1_send_array(const char *str, uint8_t len) {
 80039fe:	b580      	push	{r7, lr}
 8003a00:	b084      	sub	sp, #16
 8003a02:	af00      	add	r7, sp, #0
 8003a04:	6078      	str	r0, [r7, #4]
 8003a06:	460b      	mov	r3, r1
 8003a08:	70fb      	strb	r3, [r7, #3]
	uint8_t udx;
	for (udx = 0; udx < len; udx++)
 8003a0a:	2300      	movs	r3, #0
 8003a0c:	73fb      	strb	r3, [r7, #15]
 8003a0e:	e009      	b.n	8003a24 <USART1_send_array+0x26>
		USART1_send_char(*str++);
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	1c5a      	adds	r2, r3, #1
 8003a14:	607a      	str	r2, [r7, #4]
 8003a16:	781b      	ldrb	r3, [r3, #0]
 8003a18:	4618      	mov	r0, r3
 8003a1a:	f7ff ffb7 	bl	800398c <USART1_send_char>
	for (udx = 0; udx < len; udx++)
 8003a1e:	7bfb      	ldrb	r3, [r7, #15]
 8003a20:	3301      	adds	r3, #1
 8003a22:	73fb      	strb	r3, [r7, #15]
 8003a24:	7bfa      	ldrb	r2, [r7, #15]
 8003a26:	78fb      	ldrb	r3, [r7, #3]
 8003a28:	429a      	cmp	r2, r3
 8003a2a:	d3f1      	bcc.n	8003a10 <USART1_send_array+0x12>
}
 8003a2c:	bf00      	nop
 8003a2e:	bf00      	nop
 8003a30:	3710      	adds	r7, #16
 8003a32:	46bd      	mov	sp, r7
 8003a34:	bd80      	pop	{r7, pc}
	...

08003a38 <SchedulerSysTickIntHandler>:
//! \return None.
//
//*****************************************************************************
void
SchedulerSysTickIntHandler(void)
{
 8003a38:	b480      	push	{r7}
 8003a3a:	af00      	add	r7, sp, #0
    g_ui32SchedulerTickCount++;
 8003a3c:	4b04      	ldr	r3, [pc, #16]	@ (8003a50 <SchedulerSysTickIntHandler+0x18>)
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	3301      	adds	r3, #1
 8003a42:	4a03      	ldr	r2, [pc, #12]	@ (8003a50 <SchedulerSysTickIntHandler+0x18>)
 8003a44:	6013      	str	r3, [r2, #0]
}
 8003a46:	bf00      	nop
 8003a48:	46bd      	mov	sp, r7
 8003a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a4e:	4770      	bx	lr
 8003a50:	20000348 	.word	0x20000348

08003a54 <SchedulerRun>:
//! \return None.
//
//*****************************************************************************
void
SchedulerRun(void)
{
 8003a54:	b580      	push	{r7, lr}
 8003a56:	b082      	sub	sp, #8
 8003a58:	af00      	add	r7, sp, #0
    tSchedulerTask *pi16Task;

    //
    // Loop through each task in the task table.
    //
    for(ui32Loop = 0; ui32Loop < g_ui32SchedulerNumTasks; ui32Loop++)
 8003a5a:	2300      	movs	r3, #0
 8003a5c:	607b      	str	r3, [r7, #4]
 8003a5e:	e022      	b.n	8003aa6 <SchedulerRun+0x52>
    {
        //
        // Get a pointer to the task information.
        //
        pi16Task = &g_psSchedulerTable[ui32Loop];
 8003a60:	687a      	ldr	r2, [r7, #4]
 8003a62:	4613      	mov	r3, r2
 8003a64:	009b      	lsls	r3, r3, #2
 8003a66:	4413      	add	r3, r2
 8003a68:	009b      	lsls	r3, r3, #2
 8003a6a:	4a14      	ldr	r2, [pc, #80]	@ (8003abc <SchedulerRun+0x68>)
 8003a6c:	4413      	add	r3, r2
 8003a6e:	603b      	str	r3, [r7, #0]

        //
        // Is this task active and, if so, is it time to call it's function?
        //
        if(pi16Task->bActive &&
 8003a70:	683b      	ldr	r3, [r7, #0]
 8003a72:	7c1b      	ldrb	r3, [r3, #16]
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d013      	beq.n	8003aa0 <SchedulerRun+0x4c>
           (SchedulerElapsedTicksGet(pi16Task->ui32LastCall) >=
 8003a78:	683b      	ldr	r3, [r7, #0]
 8003a7a:	68db      	ldr	r3, [r3, #12]
 8003a7c:	4618      	mov	r0, r3
 8003a7e:	f000 f823 	bl	8003ac8 <SchedulerElapsedTicksGet>
 8003a82:	4602      	mov	r2, r0
            pi16Task->ui32FrequencyTicks))
 8003a84:	683b      	ldr	r3, [r7, #0]
 8003a86:	689b      	ldr	r3, [r3, #8]
        if(pi16Task->bActive &&
 8003a88:	429a      	cmp	r2, r3
 8003a8a:	d309      	bcc.n	8003aa0 <SchedulerRun+0x4c>
        {
            //
            // Remember the timestamp at which we make the function call.
            //
            pi16Task->ui32LastCall = g_ui32SchedulerTickCount;
 8003a8c:	4b0c      	ldr	r3, [pc, #48]	@ (8003ac0 <SchedulerRun+0x6c>)
 8003a8e:	681a      	ldr	r2, [r3, #0]
 8003a90:	683b      	ldr	r3, [r7, #0]
 8003a92:	60da      	str	r2, [r3, #12]

            //
            // Call the task function, passing the provided parameter.
            //
            pi16Task->pfnFunction(pi16Task->pvParam);
 8003a94:	683b      	ldr	r3, [r7, #0]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	683a      	ldr	r2, [r7, #0]
 8003a9a:	6852      	ldr	r2, [r2, #4]
 8003a9c:	4610      	mov	r0, r2
 8003a9e:	4798      	blx	r3
    for(ui32Loop = 0; ui32Loop < g_ui32SchedulerNumTasks; ui32Loop++)
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	3301      	adds	r3, #1
 8003aa4:	607b      	str	r3, [r7, #4]
 8003aa6:	4b07      	ldr	r3, [pc, #28]	@ (8003ac4 <SchedulerRun+0x70>)
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	687a      	ldr	r2, [r7, #4]
 8003aac:	429a      	cmp	r2, r3
 8003aae:	d3d7      	bcc.n	8003a60 <SchedulerRun+0xc>
        }
    }
}
 8003ab0:	bf00      	nop
 8003ab2:	bf00      	nop
 8003ab4:	3708      	adds	r7, #8
 8003ab6:	46bd      	mov	sp, r7
 8003ab8:	bd80      	pop	{r7, pc}
 8003aba:	bf00      	nop
 8003abc:	20000028 	.word	0x20000028
 8003ac0:	20000348 	.word	0x20000348
 8003ac4:	20000024 	.word	0x20000024

08003ac8 <SchedulerElapsedTicksGet>:
//! \return The number of ticks elapsed since the provided tick count.
//
//*****************************************************************************
uint32_t
SchedulerElapsedTicksGet(uint32_t ui32TickCount)
{
 8003ac8:	b580      	push	{r7, lr}
 8003aca:	b082      	sub	sp, #8
 8003acc:	af00      	add	r7, sp, #0
 8003ace:	6078      	str	r0, [r7, #4]
    //
    // Determine the calculation based upon whether the global tick count has
    // wrapped since the passed ui32TickCount.
    //
    return(SchedulerElapsedTicksCalc(ui32TickCount, g_ui32SchedulerTickCount));
 8003ad0:	4b05      	ldr	r3, [pc, #20]	@ (8003ae8 <SchedulerElapsedTicksGet+0x20>)
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	4619      	mov	r1, r3
 8003ad6:	6878      	ldr	r0, [r7, #4]
 8003ad8:	f000 f808 	bl	8003aec <SchedulerElapsedTicksCalc>
 8003adc:	4603      	mov	r3, r0
}
 8003ade:	4618      	mov	r0, r3
 8003ae0:	3708      	adds	r7, #8
 8003ae2:	46bd      	mov	sp, r7
 8003ae4:	bd80      	pop	{r7, pc}
 8003ae6:	bf00      	nop
 8003ae8:	20000348 	.word	0x20000348

08003aec <SchedulerElapsedTicksCalc>:
//! counts.
//
//*****************************************************************************
uint32_t
SchedulerElapsedTicksCalc(uint32_t ui32TickStart, uint32_t ui32TickEnd)
{
 8003aec:	b480      	push	{r7}
 8003aee:	b083      	sub	sp, #12
 8003af0:	af00      	add	r7, sp, #0
 8003af2:	6078      	str	r0, [r7, #4]
 8003af4:	6039      	str	r1, [r7, #0]
    return((ui32TickEnd > ui32TickStart) ? (ui32TickEnd - ui32TickStart) :
 8003af6:	683a      	ldr	r2, [r7, #0]
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	1ad3      	subs	r3, r2, r3
           ((0xFFFFFFFF - ui32TickStart) + ui32TickEnd + 1));
}
 8003afc:	4618      	mov	r0, r3
 8003afe:	370c      	adds	r7, #12
 8003b00:	46bd      	mov	sp, r7
 8003b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b06:	4770      	bx	lr

08003b08 <memset>:
 8003b08:	4402      	add	r2, r0
 8003b0a:	4603      	mov	r3, r0
 8003b0c:	4293      	cmp	r3, r2
 8003b0e:	d100      	bne.n	8003b12 <memset+0xa>
 8003b10:	4770      	bx	lr
 8003b12:	f803 1b01 	strb.w	r1, [r3], #1
 8003b16:	e7f9      	b.n	8003b0c <memset+0x4>

08003b18 <__libc_init_array>:
 8003b18:	b570      	push	{r4, r5, r6, lr}
 8003b1a:	4d0d      	ldr	r5, [pc, #52]	@ (8003b50 <__libc_init_array+0x38>)
 8003b1c:	4c0d      	ldr	r4, [pc, #52]	@ (8003b54 <__libc_init_array+0x3c>)
 8003b1e:	1b64      	subs	r4, r4, r5
 8003b20:	10a4      	asrs	r4, r4, #2
 8003b22:	2600      	movs	r6, #0
 8003b24:	42a6      	cmp	r6, r4
 8003b26:	d109      	bne.n	8003b3c <__libc_init_array+0x24>
 8003b28:	4d0b      	ldr	r5, [pc, #44]	@ (8003b58 <__libc_init_array+0x40>)
 8003b2a:	4c0c      	ldr	r4, [pc, #48]	@ (8003b5c <__libc_init_array+0x44>)
 8003b2c:	f000 f818 	bl	8003b60 <_init>
 8003b30:	1b64      	subs	r4, r4, r5
 8003b32:	10a4      	asrs	r4, r4, #2
 8003b34:	2600      	movs	r6, #0
 8003b36:	42a6      	cmp	r6, r4
 8003b38:	d105      	bne.n	8003b46 <__libc_init_array+0x2e>
 8003b3a:	bd70      	pop	{r4, r5, r6, pc}
 8003b3c:	f855 3b04 	ldr.w	r3, [r5], #4
 8003b40:	4798      	blx	r3
 8003b42:	3601      	adds	r6, #1
 8003b44:	e7ee      	b.n	8003b24 <__libc_init_array+0xc>
 8003b46:	f855 3b04 	ldr.w	r3, [r5], #4
 8003b4a:	4798      	blx	r3
 8003b4c:	3601      	adds	r6, #1
 8003b4e:	e7f2      	b.n	8003b36 <__libc_init_array+0x1e>
 8003b50:	08003d00 	.word	0x08003d00
 8003b54:	08003d00 	.word	0x08003d00
 8003b58:	08003d00 	.word	0x08003d00
 8003b5c:	08003d04 	.word	0x08003d04

08003b60 <_init>:
 8003b60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b62:	bf00      	nop
 8003b64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003b66:	bc08      	pop	{r3}
 8003b68:	469e      	mov	lr, r3
 8003b6a:	4770      	bx	lr

08003b6c <_fini>:
 8003b6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b6e:	bf00      	nop
 8003b70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003b72:	bc08      	pop	{r3}
 8003b74:	469e      	mov	lr, r3
 8003b76:	4770      	bx	lr
