Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat May  5 17:59:10 2018
| Host         : Vivien-HP running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file mse_mandelbrot_timing_summary_routed.rpt -rpx mse_mandelbrot_timing_summary_routed.rpx -warn_on_violation
| Design       : mse_mandelbrot
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.210        0.000                      0                 5092        0.109        0.000                      0                 5092        1.747        0.000                       0                   522  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                 ------------         ----------      --------------
HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC  {0.000 5.000}        10.000          100.000         
  ClkHdmixC_clk_vga_hdmi_1024x600                                     {0.000 1.951}        3.902           256.250         
  ClkVgaxC_clk_vga_hdmi_1024x600                                      {0.000 9.756}        19.512          51.250          
  clkfbout_clk_vga_hdmi_1024x600                                      {0.000 5.000}        10.000          100.000         
sys_clk_pin                                                           {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC                                                                                                                                                    3.000        0.000                       0                     1  
  ClkHdmixC_clk_vga_hdmi_1024x600                                                                                                                                                                                       1.747        0.000                       0                    10  
  ClkVgaxC_clk_vga_hdmi_1024x600                                            2.718        0.000                      0                 2408        0.219        0.000                      0                 2408        9.256        0.000                       0                   235  
  clkfbout_clk_vga_hdmi_1024x600                                                                                                                                                                                        7.845        0.000                       0                     3  
sys_clk_pin                                                                 0.210        0.000                      0                 2684        0.109        0.000                      0                 2684        4.500        0.000                       0                   273  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
  To Clock:  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  ClkHdmixC_clk_vga_hdmi_1024x600
  To Clock:  ClkHdmixC_clk_vga_hdmi_1024x600

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.747ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ClkHdmixC_clk_vga_hdmi_1024x600
Waveform(ns):       { 0.000 1.951 }
Period(ns):         3.902
Sources:            { HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         3.902       1.747      BUFGCTRL_X0Y1    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.902       2.235      OLOGIC_X1Y140    HdmixI/VgaToHdmixI/SerializerChannel0xI/MasterOSERDESE2xI/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.902       2.235      OLOGIC_X1Y139    HdmixI/VgaToHdmixI/SerializerChannel0xI/SlaveOSERDESE2xI/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.902       2.235      OLOGIC_X1Y136    HdmixI/VgaToHdmixI/SerializerChannel1xI/MasterOSERDESE2xI/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.902       2.235      OLOGIC_X1Y135    HdmixI/VgaToHdmixI/SerializerChannel1xI/SlaveOSERDESE2xI/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.902       2.235      OLOGIC_X1Y134    HdmixI/VgaToHdmixI/SerializerChannel2xI/MasterOSERDESE2xI/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.902       2.235      OLOGIC_X1Y133    HdmixI/VgaToHdmixI/SerializerChannel2xI/SlaveOSERDESE2xI/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.902       2.235      OLOGIC_X1Y148    HdmixI/VgaToHdmixI/SerializerChannel3xI/MasterOSERDESE2xI/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.902       2.235      OLOGIC_X1Y147    HdmixI/VgaToHdmixI/SerializerChannel3xI/SlaveOSERDESE2xI/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         3.902       2.653      MMCME2_ADV_X1Y0  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       3.902       209.458    MMCME2_ADV_X1Y0  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  ClkVgaxC_clk_vga_hdmi_1024x600
  To Clock:  ClkVgaxC_clk_vga_hdmi_1024x600

Setup :            0  Failing Endpoints,  Worst Slack        2.718ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.219ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.256ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.718ns  (required time - arrival time)
  Source:                 blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            HdmixI/VgaToHdmixI/TmdsEncoderC2xI/TmdsEncodedDataxDO_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxC_clk_vga_hdmi_1024x600
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.512ns  (ClkVgaxC_clk_vga_hdmi_1024x600 rise@19.512ns - ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        16.430ns  (logic 5.343ns (32.520%)  route 11.087ns (67.480%))
  Logic Levels:           10  (LUT4=4 LUT5=1 LUT6=3 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 21.221 - 19.512 ) 
    Source Clock Delay      (SCD):    1.797ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         1.797     1.797    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clkb
    RAMB36_X8Y22         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     4.669 r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.734    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X8Y23         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     5.159 r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           3.465     8.624    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_52[0]
    SLICE_X88Y156        LUT6 (Prop_lut6_I5_O)        0.124     8.748 r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.748    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_4_n_0
    SLICE_X88Y156        MUXF7 (Prop_muxf7_I1_O)      0.214     8.962 r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_2/O
                         net (fo=1, routed)           1.475    10.437    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_2_n_0
    SLICE_X122Y150       LUT6 (Prop_lut6_I5_O)        0.297    10.734 r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=9, routed)           2.158    12.892    HdmixI/VgaxI/VgaControlerxI/doutb[1]
    SLICE_X159Y139       LUT4 (Prop_lut4_I2_O)        0.150    13.042 r  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[3]_i_2/O
                         net (fo=10, routed)          0.720    13.762    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[3]_i_2_n_0
    SLICE_X158Y140       LUT5 (Prop_lut5_I4_O)        0.352    14.114 r  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[6]_i_2/O
                         net (fo=10, routed)          0.687    14.801    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[6]_i_2_n_0
    SLICE_X158Y139       LUT4 (Prop_lut4_I1_O)        0.340    15.141 r  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[7]_i_2/O
                         net (fo=3, routed)           0.460    15.601    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[7]_i_2_n_0
    SLICE_X160Y139       LUT6 (Prop_lut6_I4_O)        0.328    15.929 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[1]_i_3/O
                         net (fo=24, routed)          0.867    16.796    HdmixI/VgaxI/VgaControlerxI/DcBiasxD_reg[1]_1
    SLICE_X159Y137       LUT4 (Prop_lut4_I0_O)        0.124    16.920 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[3]_i_6/O
                         net (fo=13, routed)          0.666    17.586    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO_reg[4]_1
    SLICE_X162Y136       LUT4 (Prop_lut4_I1_O)        0.117    17.703 r  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[5]_i_1/O
                         net (fo=1, routed)           0.524    18.227    HdmixI/VgaToHdmixI/TmdsEncoderC2xI/VidOnxS_reg_9
    SLICE_X163Y136       FDRE                                         r  HdmixI/VgaToHdmixI/TmdsEncoderC2xI/TmdsEncodedDataxDO_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                     19.512    19.512 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    19.512 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    21.484    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    16.847 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    19.421    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.512 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         1.708    21.221    HdmixI/VgaToHdmixI/TmdsEncoderC2xI/ClkVgaxC
    SLICE_X163Y136       FDRE                                         r  HdmixI/VgaToHdmixI/TmdsEncoderC2xI/TmdsEncodedDataxDO_reg[5]/C
                         clock pessimism              0.075    21.296    
                         clock uncertainty           -0.082    21.214    
    SLICE_X163Y136       FDRE (Setup_fdre_C_D)       -0.269    20.945    HdmixI/VgaToHdmixI/TmdsEncoderC2xI/TmdsEncodedDataxDO_reg[5]
  -------------------------------------------------------------------
                         required time                         20.945    
                         arrival time                         -18.227    
  -------------------------------------------------------------------
                         slack                                  2.718    

Slack (MET) :             2.967ns  (required time - arrival time)
  Source:                 blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            HdmixI/VgaToHdmixI/TmdsEncoderC1xI/TmdsEncodedDataxDO_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxC_clk_vga_hdmi_1024x600
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.512ns  (ClkVgaxC_clk_vga_hdmi_1024x600 rise@19.512ns - ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        16.171ns  (logic 5.345ns (33.052%)  route 10.826ns (66.948%))
  Logic Levels:           10  (LUT4=4 LUT5=1 LUT6=3 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 21.221 - 19.512 ) 
    Source Clock Delay      (SCD):    1.797ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         1.797     1.797    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clkb
    RAMB36_X8Y22         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     4.669 r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.734    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X8Y23         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     5.159 r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           3.465     8.624    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_52[0]
    SLICE_X88Y156        LUT6 (Prop_lut6_I5_O)        0.124     8.748 r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.748    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_4_n_0
    SLICE_X88Y156        MUXF7 (Prop_muxf7_I1_O)      0.214     8.962 r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_2/O
                         net (fo=1, routed)           1.475    10.437    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_2_n_0
    SLICE_X122Y150       LUT6 (Prop_lut6_I5_O)        0.297    10.734 r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=9, routed)           2.158    12.892    HdmixI/VgaxI/VgaControlerxI/doutb[1]
    SLICE_X159Y139       LUT4 (Prop_lut4_I2_O)        0.150    13.042 r  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[3]_i_2/O
                         net (fo=10, routed)          0.720    13.762    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[3]_i_2_n_0
    SLICE_X158Y140       LUT5 (Prop_lut5_I4_O)        0.352    14.114 r  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[6]_i_2/O
                         net (fo=10, routed)          0.687    14.801    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[6]_i_2_n_0
    SLICE_X158Y139       LUT4 (Prop_lut4_I1_O)        0.340    15.141 f  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[7]_i_2/O
                         net (fo=3, routed)           0.690    15.832    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[7]_i_2_n_0
    SLICE_X159Y139       LUT6 (Prop_lut6_I1_O)        0.328    16.160 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[0]_i_2/O
                         net (fo=6, routed)           0.510    16.670    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO_reg[0]
    SLICE_X162Y138       LUT4 (Prop_lut4_I2_O)        0.124    16.794 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[3]_i_6__1/O
                         net (fo=13, routed)          0.484    17.278    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO_reg[4]_2
    SLICE_X162Y136       LUT4 (Prop_lut4_I1_O)        0.119    17.397 r  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[5]_i_1__1/O
                         net (fo=1, routed)           0.572    17.968    HdmixI/VgaToHdmixI/TmdsEncoderC1xI/VidOnxS_reg_8
    SLICE_X163Y136       FDRE                                         r  HdmixI/VgaToHdmixI/TmdsEncoderC1xI/TmdsEncodedDataxDO_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                     19.512    19.512 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    19.512 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    21.484    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    16.847 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    19.421    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.512 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         1.708    21.221    HdmixI/VgaToHdmixI/TmdsEncoderC1xI/ClkVgaxC
    SLICE_X163Y136       FDRE                                         r  HdmixI/VgaToHdmixI/TmdsEncoderC1xI/TmdsEncodedDataxDO_reg[5]/C
                         clock pessimism              0.075    21.296    
                         clock uncertainty           -0.082    21.214    
    SLICE_X163Y136       FDRE (Setup_fdre_C_D)       -0.278    20.936    HdmixI/VgaToHdmixI/TmdsEncoderC1xI/TmdsEncodedDataxDO_reg[5]
  -------------------------------------------------------------------
                         required time                         20.936    
                         arrival time                         -17.968    
  -------------------------------------------------------------------
                         slack                                  2.967    

Slack (MET) :             3.046ns  (required time - arrival time)
  Source:                 blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxC_clk_vga_hdmi_1024x600
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.512ns  (ClkVgaxC_clk_vga_hdmi_1024x600 rise@19.512ns - ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        16.325ns  (logic 5.350ns (32.773%)  route 10.975ns (67.227%))
  Logic Levels:           10  (LUT4=3 LUT5=2 LUT6=3 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.709ns = ( 21.222 - 19.512 ) 
    Source Clock Delay      (SCD):    1.797ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         1.797     1.797    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clkb
    RAMB36_X8Y22         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     4.669 r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.734    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X8Y23         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     5.159 r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           3.465     8.624    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_52[0]
    SLICE_X88Y156        LUT6 (Prop_lut6_I5_O)        0.124     8.748 r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.748    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_4_n_0
    SLICE_X88Y156        MUXF7 (Prop_muxf7_I1_O)      0.214     8.962 r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_2/O
                         net (fo=1, routed)           1.475    10.437    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_2_n_0
    SLICE_X122Y150       LUT6 (Prop_lut6_I5_O)        0.297    10.734 r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=9, routed)           2.158    12.892    HdmixI/VgaxI/VgaControlerxI/doutb[1]
    SLICE_X159Y139       LUT4 (Prop_lut4_I2_O)        0.150    13.042 r  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[3]_i_2/O
                         net (fo=10, routed)          0.720    13.762    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[3]_i_2_n_0
    SLICE_X158Y140       LUT5 (Prop_lut5_I4_O)        0.352    14.114 r  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[6]_i_2/O
                         net (fo=10, routed)          0.687    14.801    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[6]_i_2_n_0
    SLICE_X158Y139       LUT4 (Prop_lut4_I1_O)        0.340    15.141 f  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[7]_i_2/O
                         net (fo=3, routed)           0.690    15.832    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[7]_i_2_n_0
    SLICE_X159Y139       LUT6 (Prop_lut6_I1_O)        0.328    16.160 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[0]_i_2/O
                         net (fo=6, routed)           0.510    16.670    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO_reg[0]
    SLICE_X162Y138       LUT4 (Prop_lut4_I2_O)        0.124    16.794 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[3]_i_6__1/O
                         net (fo=13, routed)          0.635    17.429    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO_reg[4]_2
    SLICE_X160Y137       LUT5 (Prop_lut5_I2_O)        0.124    17.553 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[0]_i_1__1/O
                         net (fo=1, routed)           0.568    18.121    HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[1]_0[0]
    SLICE_X161Y137       FDRE                                         r  HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                     19.512    19.512 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    19.512 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    21.484    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    16.847 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    19.421    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.512 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         1.709    21.222    HdmixI/VgaToHdmixI/TmdsEncoderC1xI/ClkVgaxC
    SLICE_X161Y137       FDRE                                         r  HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[0]/C
                         clock pessimism              0.075    21.297    
                         clock uncertainty           -0.082    21.215    
    SLICE_X161Y137       FDRE (Setup_fdre_C_D)       -0.047    21.168    HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[0]
  -------------------------------------------------------------------
                         required time                         21.168    
                         arrival time                         -18.121    
  -------------------------------------------------------------------
                         slack                                  3.046    

Slack (MET) :             3.229ns  (required time - arrival time)
  Source:                 blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxC_clk_vga_hdmi_1024x600
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.512ns  (ClkVgaxC_clk_vga_hdmi_1024x600 rise@19.512ns - ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        16.218ns  (logic 5.584ns (34.430%)  route 10.634ns (65.570%))
  Logic Levels:           10  (LUT4=3 LUT5=1 LUT6=4 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.710ns = ( 21.223 - 19.512 ) 
    Source Clock Delay      (SCD):    1.797ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         1.797     1.797    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clkb
    RAMB36_X8Y22         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     4.669 r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.734    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X8Y23         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     5.159 r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           3.465     8.624    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_52[0]
    SLICE_X88Y156        LUT6 (Prop_lut6_I5_O)        0.124     8.748 r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.748    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_4_n_0
    SLICE_X88Y156        MUXF7 (Prop_muxf7_I1_O)      0.214     8.962 r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_2/O
                         net (fo=1, routed)           1.475    10.437    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_2_n_0
    SLICE_X122Y150       LUT6 (Prop_lut6_I5_O)        0.297    10.734 r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=9, routed)           2.158    12.892    HdmixI/VgaxI/VgaControlerxI/doutb[1]
    SLICE_X159Y139       LUT4 (Prop_lut4_I2_O)        0.150    13.042 r  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[3]_i_2/O
                         net (fo=10, routed)          0.720    13.762    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[3]_i_2_n_0
    SLICE_X158Y140       LUT5 (Prop_lut5_I4_O)        0.352    14.114 r  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[6]_i_2/O
                         net (fo=10, routed)          0.687    14.801    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[6]_i_2_n_0
    SLICE_X158Y139       LUT4 (Prop_lut4_I1_O)        0.340    15.141 r  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[7]_i_2/O
                         net (fo=3, routed)           0.460    15.601    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[7]_i_2_n_0
    SLICE_X160Y139       LUT6 (Prop_lut6_I4_O)        0.328    15.929 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[1]_i_3/O
                         net (fo=24, routed)          0.867    16.796    HdmixI/VgaxI/VgaControlerxI/DcBiasxD_reg[1]_1
    SLICE_X159Y137       LUT4 (Prop_lut4_I0_O)        0.150    16.946 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[3]_i_7__1/O
                         net (fo=14, routed)          0.737    17.683    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO_reg[1]_3
    SLICE_X160Y138       LUT6 (Prop_lut6_I2_O)        0.332    18.015 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[2]_i_1__0/O
                         net (fo=1, routed)           0.000    18.015    HdmixI/VgaToHdmixI/TmdsEncoderC0xI/D[2]
    SLICE_X160Y138       FDRE                                         r  HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                     19.512    19.512 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    19.512 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    21.484    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    16.847 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    19.421    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.512 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         1.710    21.223    HdmixI/VgaToHdmixI/TmdsEncoderC0xI/ClkVgaxC
    SLICE_X160Y138       FDRE                                         r  HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[2]/C
                         clock pessimism              0.075    21.298    
                         clock uncertainty           -0.082    21.216    
    SLICE_X160Y138       FDRE (Setup_fdre_C_D)        0.029    21.245    HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[2]
  -------------------------------------------------------------------
                         required time                         21.245    
                         arrival time                         -18.015    
  -------------------------------------------------------------------
                         slack                                  3.229    

Slack (MET) :             3.244ns  (required time - arrival time)
  Source:                 blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxC_clk_vga_hdmi_1024x600
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.512ns  (ClkVgaxC_clk_vga_hdmi_1024x600 rise@19.512ns - ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        16.207ns  (logic 5.584ns (34.455%)  route 10.623ns (65.545%))
  Logic Levels:           10  (LUT4=3 LUT5=1 LUT6=4 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.711ns = ( 21.224 - 19.512 ) 
    Source Clock Delay      (SCD):    1.797ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         1.797     1.797    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clkb
    RAMB36_X8Y22         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     4.669 r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.734    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X8Y23         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     5.159 r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           3.465     8.624    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_52[0]
    SLICE_X88Y156        LUT6 (Prop_lut6_I5_O)        0.124     8.748 r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.748    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_4_n_0
    SLICE_X88Y156        MUXF7 (Prop_muxf7_I1_O)      0.214     8.962 r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_2/O
                         net (fo=1, routed)           1.475    10.437    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_2_n_0
    SLICE_X122Y150       LUT6 (Prop_lut6_I5_O)        0.297    10.734 r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=9, routed)           2.158    12.892    HdmixI/VgaxI/VgaControlerxI/doutb[1]
    SLICE_X159Y139       LUT4 (Prop_lut4_I2_O)        0.150    13.042 r  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[3]_i_2/O
                         net (fo=10, routed)          0.720    13.762    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[3]_i_2_n_0
    SLICE_X158Y140       LUT5 (Prop_lut5_I4_O)        0.352    14.114 r  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[6]_i_2/O
                         net (fo=10, routed)          0.687    14.801    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[6]_i_2_n_0
    SLICE_X158Y139       LUT4 (Prop_lut4_I1_O)        0.340    15.141 r  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[7]_i_2/O
                         net (fo=3, routed)           0.460    15.601    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[7]_i_2_n_0
    SLICE_X160Y139       LUT6 (Prop_lut6_I4_O)        0.328    15.929 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[1]_i_3/O
                         net (fo=24, routed)          0.867    16.796    HdmixI/VgaxI/VgaControlerxI/DcBiasxD_reg[1]_1
    SLICE_X159Y137       LUT4 (Prop_lut4_I0_O)        0.150    16.946 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[3]_i_7__1/O
                         net (fo=14, routed)          0.725    17.672    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO_reg[1]_3
    SLICE_X160Y140       LUT6 (Prop_lut6_I3_O)        0.332    18.004 r  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[2]_i_1__0/O
                         net (fo=1, routed)           0.000    18.004    HdmixI/VgaToHdmixI/TmdsEncoderC0xI/VidOnxS_reg_7[2]
    SLICE_X160Y140       FDRE                                         r  HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                     19.512    19.512 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    19.512 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    21.484    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    16.847 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    19.421    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.512 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         1.711    21.224    HdmixI/VgaToHdmixI/TmdsEncoderC0xI/ClkVgaxC
    SLICE_X160Y140       FDRE                                         r  HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[2]/C
                         clock pessimism              0.075    21.299    
                         clock uncertainty           -0.082    21.217    
    SLICE_X160Y140       FDRE (Setup_fdre_C_D)        0.031    21.248    HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[2]
  -------------------------------------------------------------------
                         required time                         21.248    
                         arrival time                         -18.004    
  -------------------------------------------------------------------
                         slack                                  3.244    

Slack (MET) :             3.246ns  (required time - arrival time)
  Source:                 blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxC_clk_vga_hdmi_1024x600
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.512ns  (ClkVgaxC_clk_vga_hdmi_1024x600 rise@19.512ns - ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        16.202ns  (logic 5.584ns (34.464%)  route 10.618ns (65.536%))
  Logic Levels:           10  (LUT4=3 LUT5=1 LUT6=4 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.711ns = ( 21.224 - 19.512 ) 
    Source Clock Delay      (SCD):    1.797ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         1.797     1.797    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clkb
    RAMB36_X8Y22         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     4.669 r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.734    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X8Y23         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     5.159 r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           3.465     8.624    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_52[0]
    SLICE_X88Y156        LUT6 (Prop_lut6_I5_O)        0.124     8.748 r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.748    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_4_n_0
    SLICE_X88Y156        MUXF7 (Prop_muxf7_I1_O)      0.214     8.962 r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_2/O
                         net (fo=1, routed)           1.475    10.437    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_2_n_0
    SLICE_X122Y150       LUT6 (Prop_lut6_I5_O)        0.297    10.734 r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=9, routed)           2.158    12.892    HdmixI/VgaxI/VgaControlerxI/doutb[1]
    SLICE_X159Y139       LUT4 (Prop_lut4_I2_O)        0.150    13.042 r  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[3]_i_2/O
                         net (fo=10, routed)          0.720    13.762    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[3]_i_2_n_0
    SLICE_X158Y140       LUT5 (Prop_lut5_I4_O)        0.352    14.114 r  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[6]_i_2/O
                         net (fo=10, routed)          0.687    14.801    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[6]_i_2_n_0
    SLICE_X158Y139       LUT4 (Prop_lut4_I1_O)        0.340    15.141 r  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[7]_i_2/O
                         net (fo=3, routed)           0.460    15.601    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[7]_i_2_n_0
    SLICE_X160Y139       LUT6 (Prop_lut6_I4_O)        0.328    15.929 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[1]_i_3/O
                         net (fo=24, routed)          0.867    16.796    HdmixI/VgaxI/VgaControlerxI/DcBiasxD_reg[1]_1
    SLICE_X159Y137       LUT4 (Prop_lut4_I0_O)        0.150    16.946 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[3]_i_7__1/O
                         net (fo=14, routed)          0.721    17.667    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO_reg[1]_3
    SLICE_X161Y140       LUT6 (Prop_lut6_I3_O)        0.332    17.999 r  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[4]_i_1/O
                         net (fo=1, routed)           0.000    17.999    HdmixI/VgaToHdmixI/TmdsEncoderC0xI/VidOnxS_reg_7[4]
    SLICE_X161Y140       FDRE                                         r  HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                     19.512    19.512 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    19.512 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    21.484    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    16.847 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    19.421    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.512 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         1.711    21.224    HdmixI/VgaToHdmixI/TmdsEncoderC0xI/ClkVgaxC
    SLICE_X161Y140       FDRE                                         r  HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[4]/C
                         clock pessimism              0.075    21.299    
                         clock uncertainty           -0.082    21.217    
    SLICE_X161Y140       FDRE (Setup_fdre_C_D)        0.029    21.246    HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[4]
  -------------------------------------------------------------------
                         required time                         21.246    
                         arrival time                         -17.999    
  -------------------------------------------------------------------
                         slack                                  3.246    

Slack (MET) :             3.251ns  (required time - arrival time)
  Source:                 blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxC_clk_vga_hdmi_1024x600
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.512ns  (ClkVgaxC_clk_vga_hdmi_1024x600 rise@19.512ns - ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        16.199ns  (logic 5.584ns (34.471%)  route 10.615ns (65.529%))
  Logic Levels:           10  (LUT4=3 LUT5=1 LUT6=4 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.711ns = ( 21.224 - 19.512 ) 
    Source Clock Delay      (SCD):    1.797ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         1.797     1.797    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clkb
    RAMB36_X8Y22         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     4.669 r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.734    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X8Y23         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     5.159 r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           3.465     8.624    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_52[0]
    SLICE_X88Y156        LUT6 (Prop_lut6_I5_O)        0.124     8.748 r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.748    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_4_n_0
    SLICE_X88Y156        MUXF7 (Prop_muxf7_I1_O)      0.214     8.962 r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_2/O
                         net (fo=1, routed)           1.475    10.437    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_2_n_0
    SLICE_X122Y150       LUT6 (Prop_lut6_I5_O)        0.297    10.734 r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=9, routed)           2.158    12.892    HdmixI/VgaxI/VgaControlerxI/doutb[1]
    SLICE_X159Y139       LUT4 (Prop_lut4_I2_O)        0.150    13.042 r  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[3]_i_2/O
                         net (fo=10, routed)          0.720    13.762    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[3]_i_2_n_0
    SLICE_X158Y140       LUT5 (Prop_lut5_I4_O)        0.352    14.114 r  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[6]_i_2/O
                         net (fo=10, routed)          0.687    14.801    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[6]_i_2_n_0
    SLICE_X158Y139       LUT4 (Prop_lut4_I1_O)        0.340    15.141 r  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[7]_i_2/O
                         net (fo=3, routed)           0.460    15.601    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[7]_i_2_n_0
    SLICE_X160Y139       LUT6 (Prop_lut6_I4_O)        0.328    15.929 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[1]_i_3/O
                         net (fo=24, routed)          0.867    16.796    HdmixI/VgaxI/VgaControlerxI/DcBiasxD_reg[1]_1
    SLICE_X159Y137       LUT4 (Prop_lut4_I0_O)        0.150    16.946 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[3]_i_7__1/O
                         net (fo=14, routed)          0.718    17.664    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO_reg[1]_3
    SLICE_X161Y140       LUT6 (Prop_lut6_I2_O)        0.332    17.996 r  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[6]_i_1__0/O
                         net (fo=1, routed)           0.000    17.996    HdmixI/VgaToHdmixI/TmdsEncoderC0xI/VidOnxS_reg_7[6]
    SLICE_X161Y140       FDRE                                         r  HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                     19.512    19.512 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    19.512 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    21.484    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    16.847 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    19.421    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.512 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         1.711    21.224    HdmixI/VgaToHdmixI/TmdsEncoderC0xI/ClkVgaxC
    SLICE_X161Y140       FDRE                                         r  HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[6]/C
                         clock pessimism              0.075    21.299    
                         clock uncertainty           -0.082    21.217    
    SLICE_X161Y140       FDRE (Setup_fdre_C_D)        0.031    21.248    HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[6]
  -------------------------------------------------------------------
                         required time                         21.248    
                         arrival time                         -17.996    
  -------------------------------------------------------------------
                         slack                                  3.251    

Slack (MET) :             3.307ns  (required time - arrival time)
  Source:                 blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxC_clk_vga_hdmi_1024x600
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.512ns  (ClkVgaxC_clk_vga_hdmi_1024x600 rise@19.512ns - ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        16.144ns  (logic 5.584ns (34.589%)  route 10.560ns (65.411%))
  Logic Levels:           10  (LUT4=3 LUT5=1 LUT6=4 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.711ns = ( 21.224 - 19.512 ) 
    Source Clock Delay      (SCD):    1.797ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         1.797     1.797    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clkb
    RAMB36_X8Y22         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     4.669 r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.734    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X8Y23         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     5.159 r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           3.465     8.624    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_52[0]
    SLICE_X88Y156        LUT6 (Prop_lut6_I5_O)        0.124     8.748 r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.748    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_4_n_0
    SLICE_X88Y156        MUXF7 (Prop_muxf7_I1_O)      0.214     8.962 r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_2/O
                         net (fo=1, routed)           1.475    10.437    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_2_n_0
    SLICE_X122Y150       LUT6 (Prop_lut6_I5_O)        0.297    10.734 r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=9, routed)           2.158    12.892    HdmixI/VgaxI/VgaControlerxI/doutb[1]
    SLICE_X159Y139       LUT4 (Prop_lut4_I2_O)        0.150    13.042 r  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[3]_i_2/O
                         net (fo=10, routed)          0.720    13.762    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[3]_i_2_n_0
    SLICE_X158Y140       LUT5 (Prop_lut5_I4_O)        0.352    14.114 r  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[6]_i_2/O
                         net (fo=10, routed)          0.687    14.801    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[6]_i_2_n_0
    SLICE_X158Y139       LUT4 (Prop_lut4_I1_O)        0.340    15.141 r  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[7]_i_2/O
                         net (fo=3, routed)           0.460    15.601    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[7]_i_2_n_0
    SLICE_X160Y139       LUT6 (Prop_lut6_I4_O)        0.328    15.929 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[1]_i_3/O
                         net (fo=24, routed)          0.867    16.796    HdmixI/VgaxI/VgaControlerxI/DcBiasxD_reg[1]_1
    SLICE_X159Y137       LUT4 (Prop_lut4_I0_O)        0.150    16.946 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[3]_i_7__1/O
                         net (fo=14, routed)          0.663    17.609    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO_reg[1]_3
    SLICE_X161Y140       LUT6 (Prop_lut6_I2_O)        0.332    17.941 r  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[7]_i_1/O
                         net (fo=1, routed)           0.000    17.941    HdmixI/VgaToHdmixI/TmdsEncoderC0xI/VidOnxS_reg_7[7]
    SLICE_X161Y140       FDRE                                         r  HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                     19.512    19.512 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    19.512 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    21.484    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    16.847 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    19.421    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.512 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         1.711    21.224    HdmixI/VgaToHdmixI/TmdsEncoderC0xI/ClkVgaxC
    SLICE_X161Y140       FDRE                                         r  HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[7]/C
                         clock pessimism              0.075    21.299    
                         clock uncertainty           -0.082    21.217    
    SLICE_X161Y140       FDRE (Setup_fdre_C_D)        0.031    21.248    HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[7]
  -------------------------------------------------------------------
                         required time                         21.248    
                         arrival time                         -17.941    
  -------------------------------------------------------------------
                         slack                                  3.307    

Slack (MET) :             3.314ns  (required time - arrival time)
  Source:                 blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxC_clk_vga_hdmi_1024x600
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.512ns  (ClkVgaxC_clk_vga_hdmi_1024x600 rise@19.512ns - ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        16.182ns  (logic 5.584ns (34.507%)  route 10.598ns (65.493%))
  Logic Levels:           10  (LUT4=3 LUT5=1 LUT6=4 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.711ns = ( 21.224 - 19.512 ) 
    Source Clock Delay      (SCD):    1.797ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         1.797     1.797    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clkb
    RAMB36_X8Y22         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     4.669 r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.734    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X8Y23         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     5.159 r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           3.465     8.624    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_52[0]
    SLICE_X88Y156        LUT6 (Prop_lut6_I5_O)        0.124     8.748 r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.748    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_4_n_0
    SLICE_X88Y156        MUXF7 (Prop_muxf7_I1_O)      0.214     8.962 r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_2/O
                         net (fo=1, routed)           1.475    10.437    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_2_n_0
    SLICE_X122Y150       LUT6 (Prop_lut6_I5_O)        0.297    10.734 r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=9, routed)           2.158    12.892    HdmixI/VgaxI/VgaControlerxI/doutb[1]
    SLICE_X159Y139       LUT4 (Prop_lut4_I2_O)        0.150    13.042 r  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[3]_i_2/O
                         net (fo=10, routed)          0.720    13.762    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[3]_i_2_n_0
    SLICE_X158Y140       LUT5 (Prop_lut5_I4_O)        0.352    14.114 r  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[6]_i_2/O
                         net (fo=10, routed)          0.687    14.801    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[6]_i_2_n_0
    SLICE_X158Y139       LUT4 (Prop_lut4_I1_O)        0.340    15.141 r  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[7]_i_2/O
                         net (fo=3, routed)           0.460    15.601    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[7]_i_2_n_0
    SLICE_X160Y139       LUT6 (Prop_lut6_I4_O)        0.328    15.929 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[1]_i_3/O
                         net (fo=24, routed)          0.867    16.796    HdmixI/VgaxI/VgaControlerxI/DcBiasxD_reg[1]_1
    SLICE_X159Y137       LUT4 (Prop_lut4_I0_O)        0.150    16.946 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[3]_i_7__1/O
                         net (fo=14, routed)          0.701    17.647    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO_reg[1]_3
    SLICE_X162Y139       LUT6 (Prop_lut6_I2_O)        0.332    17.979 r  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[0]_i_1__0/O
                         net (fo=1, routed)           0.000    17.979    HdmixI/VgaToHdmixI/TmdsEncoderC0xI/VidOnxS_reg_7[0]
    SLICE_X162Y139       FDRE                                         r  HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                     19.512    19.512 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    19.512 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    21.484    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    16.847 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    19.421    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.512 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         1.711    21.224    HdmixI/VgaToHdmixI/TmdsEncoderC0xI/ClkVgaxC
    SLICE_X162Y139       FDRE                                         r  HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[0]/C
                         clock pessimism              0.075    21.299    
                         clock uncertainty           -0.082    21.217    
    SLICE_X162Y139       FDRE (Setup_fdre_C_D)        0.077    21.294    HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[0]
  -------------------------------------------------------------------
                         required time                         21.294    
                         arrival time                         -17.979    
  -------------------------------------------------------------------
                         slack                                  3.314    

Slack (MET) :             3.321ns  (required time - arrival time)
  Source:                 blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxC_clk_vga_hdmi_1024x600
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.512ns  (ClkVgaxC_clk_vga_hdmi_1024x600 rise@19.512ns - ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        16.179ns  (logic 5.584ns (34.513%)  route 10.595ns (65.487%))
  Logic Levels:           10  (LUT4=4 LUT5=1 LUT6=3 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.711ns = ( 21.224 - 19.512 ) 
    Source Clock Delay      (SCD):    1.797ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         1.797     1.797    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clkb
    RAMB36_X8Y22         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     4.669 r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.734    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X8Y23         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     5.159 r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           3.465     8.624    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_52[0]
    SLICE_X88Y156        LUT6 (Prop_lut6_I5_O)        0.124     8.748 r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.748    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_4_n_0
    SLICE_X88Y156        MUXF7 (Prop_muxf7_I1_O)      0.214     8.962 r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_2/O
                         net (fo=1, routed)           1.475    10.437    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_2_n_0
    SLICE_X122Y150       LUT6 (Prop_lut6_I5_O)        0.297    10.734 r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=9, routed)           2.158    12.892    HdmixI/VgaxI/VgaControlerxI/doutb[1]
    SLICE_X159Y139       LUT4 (Prop_lut4_I2_O)        0.150    13.042 r  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[3]_i_2/O
                         net (fo=10, routed)          0.720    13.762    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[3]_i_2_n_0
    SLICE_X158Y140       LUT5 (Prop_lut5_I4_O)        0.352    14.114 r  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[6]_i_2/O
                         net (fo=10, routed)          0.687    14.801    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[6]_i_2_n_0
    SLICE_X158Y139       LUT4 (Prop_lut4_I1_O)        0.340    15.141 r  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[7]_i_2/O
                         net (fo=3, routed)           0.460    15.601    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[7]_i_2_n_0
    SLICE_X160Y139       LUT6 (Prop_lut6_I4_O)        0.328    15.929 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[1]_i_3/O
                         net (fo=24, routed)          0.867    16.796    HdmixI/VgaxI/VgaControlerxI/DcBiasxD_reg[1]_1
    SLICE_X159Y137       LUT4 (Prop_lut4_I0_O)        0.150    16.946 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[3]_i_7__1/O
                         net (fo=14, routed)          0.698    17.644    HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[2]_1
    SLICE_X162Y139       LUT4 (Prop_lut4_I3_O)        0.332    17.976 r  HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO[8]_i_1/O
                         net (fo=1, routed)           0.000    17.976    HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO[8]_i_1_n_0
    SLICE_X162Y139       FDRE                                         r  HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                     19.512    19.512 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    19.512 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    21.484    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    16.847 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    19.421    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.512 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         1.711    21.224    HdmixI/VgaToHdmixI/TmdsEncoderC0xI/ClkVgaxC
    SLICE_X162Y139       FDRE                                         r  HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[8]/C
                         clock pessimism              0.075    21.299    
                         clock uncertainty           -0.082    21.217    
    SLICE_X162Y139       FDRE (Setup_fdre_C_D)        0.081    21.298    HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[8]
  -------------------------------------------------------------------
                         required time                         21.298    
                         arrival time                         -17.976    
  -------------------------------------------------------------------
                         slack                                  3.321    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxC_clk_vga_hdmi_1024x600
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns - ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.141ns (29.453%)  route 0.338ns (70.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.927ns
    Source Clock Delay      (SCD):    0.617ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         0.617     0.617    HdmixI/VgaxI/VgaControlerxI/ClkVgaxC
    SLICE_X149Y137       FDCE                                         r  HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y137       FDCE (Prop_fdce_C_Q)         0.141     0.758 r  HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[1]/Q
                         net (fo=138, routed)         0.338     1.095    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addrb[11]
    RAMB36_X7Y27         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         0.927     0.927    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X7Y27         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism             -0.234     0.693    
    RAMB36_X7Y27         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     0.876    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.876    
                         arrival time                           1.095    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxC_clk_vga_hdmi_1024x600
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns - ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.141ns (27.456%)  route 0.373ns (72.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.930ns
    Source Clock Delay      (SCD):    0.618ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         0.618     0.618    HdmixI/VgaxI/VgaControlerxI/ClkVgaxC
    SLICE_X149Y139       FDCE                                         r  HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y139       FDCE (Prop_fdce_C_Q)         0.141     0.759 r  HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[0]/Q
                         net (fo=139, routed)         0.373     1.131    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X8Y27         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         0.930     0.930    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/clkb
    RAMB36_X8Y27         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism             -0.234     0.696    
    RAMB36_X8Y27         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     0.879    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           1.131    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxC_clk_vga_hdmi_1024x600
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns - ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.128ns (18.172%)  route 0.576ns (81.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.931ns
    Source Clock Delay      (SCD):    0.618ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         0.618     0.618    HdmixI/VgaxI/VgaControlerxI/ClkVgaxC
    SLICE_X149Y139       FDCE                                         r  HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y139       FDCE (Prop_fdce_C_Q)         0.128     0.746 r  HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[2]/Q
                         net (fo=138, routed)         0.576     1.322    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/addrb[12]
    RAMB36_X7Y30         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         0.931     0.931    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/clkb
    RAMB36_X7Y30         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.000     0.931    
    RAMB36_X7Y30         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.130     1.061    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -1.061    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[VSyncxS]__0/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[VSyncxS]__0/D
                            (rising edge-triggered cell FDCE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxC_clk_vga_hdmi_1024x600
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns - ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.889ns
    Source Clock Delay      (SCD):    0.618ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         0.618     0.618    HdmixI/VgaxI/VgaControlerxI/ClkVgaxC
    SLICE_X153Y137       FDCE                                         r  HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[VSyncxS]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y137       FDCE (Prop_fdce_C_Q)         0.141     0.759 r  HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[VSyncxS]__0/Q
                         net (fo=2, routed)           0.168     0.927    HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[VSyncxS]
    SLICE_X153Y137       LUT6 (Prop_lut6_I5_O)        0.045     0.972 r  HdmixI/VgaxI/VgaControlerxI/VgaSyncxS[VSyncxS]_i_1/O
                         net (fo=1, routed)           0.000     0.972    HdmixI/VgaxI/VgaControlerxI/VgaSyncxS[VSyncxS]_i_1_n_0
    SLICE_X153Y137       FDCE                                         r  HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[VSyncxS]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         0.889     0.889    HdmixI/VgaxI/VgaControlerxI/ClkVgaxC
    SLICE_X153Y137       FDCE                                         r  HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[VSyncxS]__0/C
                         clock pessimism             -0.271     0.618    
    SLICE_X153Y137       FDCE (Hold_fdce_C_D)         0.091     0.709    HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[VSyncxS]__0
  -------------------------------------------------------------------
                         required time                         -0.709    
                         arrival time                           0.972    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[HSyncxS]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[HSyncxS]/D
                            (rising edge-triggered cell FDCE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxC_clk_vga_hdmi_1024x600
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns - ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.888ns
    Source Clock Delay      (SCD):    0.617ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         0.617     0.617    HdmixI/VgaxI/VgaControlerxI/ClkVgaxC
    SLICE_X155Y136       FDCE                                         r  HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[HSyncxS]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y136       FDCE (Prop_fdce_C_Q)         0.141     0.758 r  HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[HSyncxS]/Q
                         net (fo=11, routed)          0.168     0.926    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO_reg[1]
    SLICE_X155Y136       LUT6 (Prop_lut6_I5_O)        0.045     0.971 r  HdmixI/VgaxI/VgaControlerxI/VgaSyncxS[HSyncxS]_i_1/O
                         net (fo=1, routed)           0.000     0.971    HdmixI/VgaxI/VgaControlerxI/VgaSyncxS[HSyncxS]_i_1_n_0
    SLICE_X155Y136       FDCE                                         r  HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[HSyncxS]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         0.888     0.888    HdmixI/VgaxI/VgaControlerxI/ClkVgaxC
    SLICE_X155Y136       FDCE                                         r  HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[HSyncxS]/C
                         clock pessimism             -0.271     0.617    
    SLICE_X155Y136       FDCE (Hold_fdce_C_D)         0.091     0.708    HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[HSyncxS]
  -------------------------------------------------------------------
                         required time                         -0.708    
                         arrival time                           0.971    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxC_clk_vga_hdmi_1024x600
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns - ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.141ns (26.605%)  route 0.389ns (73.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.930ns
    Source Clock Delay      (SCD):    0.617ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         0.617     0.617    HdmixI/VgaxI/VgaControlerxI/ClkVgaxC
    SLICE_X149Y137       FDCE                                         r  HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y137       FDCE (Prop_fdce_C_Q)         0.141     0.758 r  HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[1]/Q
                         net (fo=138, routed)         0.389     1.147    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/addrb[11]
    RAMB36_X8Y27         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         0.930     0.930    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/clkb
    RAMB36_X8Y27         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism             -0.234     0.696    
    RAMB36_X8Y27         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     0.879    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           1.147    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 HdmixI/VgaToHdmixI/TmdsEncoderC1xI/TmdsEncodedDataxDO_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            HdmixI/VgaToHdmixI/SerializerChannel1xI/MasterOSERDESE2xI/D2
                            (rising edge-triggered cell OSERDESE2 clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxC_clk_vga_hdmi_1024x600
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns - ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.989%)  route 0.180ns (56.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         0.644     0.644    HdmixI/VgaToHdmixI/TmdsEncoderC1xI/ClkVgaxC
    SLICE_X163Y136       FDRE                                         r  HdmixI/VgaToHdmixI/TmdsEncoderC1xI/TmdsEncodedDataxDO_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y136       FDRE (Prop_fdre_C_Q)         0.141     0.785 r  HdmixI/VgaToHdmixI/TmdsEncoderC1xI/TmdsEncodedDataxDO_reg[1]/Q
                         net (fo=1, routed)           0.180     0.964    HdmixI/VgaToHdmixI/SerializerChannel1xI/TmdsDataxDI[1]
    OLOGIC_X1Y136        OSERDESE2                                    r  HdmixI/VgaToHdmixI/SerializerChannel1xI/MasterOSERDESE2xI/D2
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         0.912     0.912    HdmixI/VgaToHdmixI/SerializerChannel1xI/ClkVgaxC
    OLOGIC_X1Y136        OSERDESE2                                    r  HdmixI/VgaToHdmixI/SerializerChannel1xI/MasterOSERDESE2xI/CLKDIV
                         clock pessimism             -0.234     0.678    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     0.697    HdmixI/VgaToHdmixI/SerializerChannel1xI/MasterOSERDESE2xI
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           0.964    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 HdmixI/VgaToHdmixI/TmdsEncoderC1xI/TmdsEncodedDataxDO_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            HdmixI/VgaToHdmixI/SerializerChannel1xI/MasterOSERDESE2xI/D7
                            (rising edge-triggered cell OSERDESE2 clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxC_clk_vga_hdmi_1024x600
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns - ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.989%)  route 0.180ns (56.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         0.644     0.644    HdmixI/VgaToHdmixI/TmdsEncoderC1xI/ClkVgaxC
    SLICE_X163Y136       FDSE                                         r  HdmixI/VgaToHdmixI/TmdsEncoderC1xI/TmdsEncodedDataxDO_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y136       FDSE (Prop_fdse_C_Q)         0.141     0.785 r  HdmixI/VgaToHdmixI/TmdsEncoderC1xI/TmdsEncodedDataxDO_reg[6]/Q
                         net (fo=1, routed)           0.180     0.964    HdmixI/VgaToHdmixI/SerializerChannel1xI/TmdsDataxDI[6]
    OLOGIC_X1Y136        OSERDESE2                                    r  HdmixI/VgaToHdmixI/SerializerChannel1xI/MasterOSERDESE2xI/D7
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         0.912     0.912    HdmixI/VgaToHdmixI/SerializerChannel1xI/ClkVgaxC
    OLOGIC_X1Y136        OSERDESE2                                    r  HdmixI/VgaToHdmixI/SerializerChannel1xI/MasterOSERDESE2xI/CLKDIV
                         clock pessimism             -0.234     0.678    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                      0.019     0.697    HdmixI/VgaToHdmixI/SerializerChannel1xI/MasterOSERDESE2xI
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           0.964    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxC_clk_vga_hdmi_1024x600
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns - ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.645ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         0.645     0.645    HdmixI/VgaToHdmixI/TmdsEncoderC1xI/ClkVgaxC
    SLICE_X161Y137       FDRE                                         r  HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y137       FDRE (Prop_fdre_C_Q)         0.141     0.786 r  HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[2]/Q
                         net (fo=6, routed)           0.180     0.966    HdmixI/VgaxI/VgaControlerxI/DcBiasxD_reg[3]_3[2]
    SLICE_X161Y137       LUT6 (Prop_lut6_I5_O)        0.045     1.011 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[2]_i_1__1/O
                         net (fo=1, routed)           0.000     1.011    HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[1]_0[2]
    SLICE_X161Y137       FDRE                                         r  HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         0.917     0.917    HdmixI/VgaToHdmixI/TmdsEncoderC1xI/ClkVgaxC
    SLICE_X161Y137       FDRE                                         r  HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[2]/C
                         clock pessimism             -0.272     0.645    
    SLICE_X161Y137       FDRE (Hold_fdre_C_D)         0.091     0.736    HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.736    
                         arrival time                           1.011    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxC_clk_vga_hdmi_1024x600
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns - ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.128ns (25.997%)  route 0.364ns (74.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.931ns
    Source Clock Delay      (SCD):    0.618ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         0.618     0.618    HdmixI/VgaxI/VgaControlerxI/ClkVgaxC
    SLICE_X149Y139       FDCE                                         r  HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y139       FDCE (Prop_fdce_C_Q)         0.128     0.746 r  HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[2]/Q
                         net (fo=138, routed)         0.364     1.110    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addrb[12]
    RAMB36_X7Y28         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         0.931     0.931    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X7Y28         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.234     0.697    
    RAMB36_X7Y28         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.130     0.827    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.827    
                         arrival time                           1.110    
  -------------------------------------------------------------------
                         slack                                  0.283    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ClkVgaxC_clk_vga_hdmi_1024x600
Waveform(ns):       { 0.000 9.756 }
Period(ns):         19.512
Sources:            { HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         19.512      16.149     RAMB36_X3Y33     blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         19.512      16.149     RAMB36_X3Y37     blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         19.512      16.149     RAMB36_X4Y28     blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         19.512      16.149     RAMB36_X5Y37     blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         19.512      16.149     RAMB36_X5Y23     blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         19.512      16.149     RAMB36_X7Y21     blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         19.512      16.149     RAMB36_X6Y31     blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         19.512      16.149     RAMB36_X5Y27     blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         19.512      16.149     RAMB36_X4Y36     blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         19.512      16.149     RAMB36_X5Y29     blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       19.512      193.848    MMCME2_ADV_X1Y0  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         9.756       9.256      SLICE_X108Y138   blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_166_cooolDelFlop/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         9.756       9.256      SLICE_X160Y139   HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         9.756       9.256      SLICE_X160Y138   HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         9.756       9.256      SLICE_X159Y138   HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         9.756       9.256      SLICE_X162Y139   HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         9.756       9.256      SLICE_X162Y139   HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         9.756       9.256      SLICE_X160Y140   HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         9.756       9.256      SLICE_X162Y139   HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         9.756       9.256      SLICE_X161Y140   HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         9.756       9.256      SLICE_X161Y139   HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         9.756       9.256      SLICE_X108Y138   blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_166_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.756       9.256      SLICE_X160Y139   HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.756       9.256      SLICE_X158Y137   HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.756       9.256      SLICE_X160Y138   HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.756       9.256      SLICE_X162Y139   HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.756       9.256      SLICE_X162Y139   HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.756       9.256      SLICE_X160Y140   HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.756       9.256      SLICE_X162Y139   HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.756       9.256      SLICE_X161Y140   HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.756       9.256      SLICE_X161Y139   HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_vga_hdmi_1024x600
  To Clock:  clkfbout_clk_vga_hdmi_1024x600

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_vga_hdmi_1024x600
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.210ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.210ns  (required time - arrival time)
  Source:                 ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posx_i_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.204ns  (logic 0.456ns (4.954%)  route 8.748ns (95.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.175ns = ( 15.175 - 10.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.589    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.661     5.346    ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X97Y151        FDCE                                         r  ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posx_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y151        FDCE (Prop_fdce_C_Q)         0.456     5.802 r  ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posx_i_reg[3]/Q
                         net (fo=137, routed)         8.748    14.549    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X7Y20         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000    10.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.004    13.409    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.500 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.676    15.175    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/clka
    RAMB36_X7Y20         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.185    15.360    
                         clock uncertainty           -0.035    15.325    
    RAMB36_X7Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    14.759    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         14.759    
                         arrival time                         -14.549    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.409ns  (required time - arrival time)
  Source:                 ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posx_i_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.995ns  (logic 0.456ns (5.070%)  route 8.539ns (94.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.165ns = ( 15.165 - 10.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.589    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.661     5.346    ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X97Y151        FDCE                                         r  ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posx_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y151        FDCE (Prop_fdce_C_Q)         0.456     5.802 r  ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posx_i_reg[3]/Q
                         net (fo=137, routed)         8.539    14.340    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X7Y23         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000    10.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.004    13.409    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.500 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.666    15.165    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/clka
    RAMB36_X7Y23         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.185    15.350    
                         clock uncertainty           -0.035    15.315    
    RAMB36_X7Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    14.749    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         14.749    
                         arrival time                         -14.340    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.497ns  (required time - arrival time)
  Source:                 ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posx_i_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.081ns  (logic 0.518ns (5.704%)  route 8.563ns (94.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.340ns = ( 15.340 - 10.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.589    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.661     5.346    ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X96Y152        FDCE                                         r  ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posx_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y152        FDCE (Prop_fdce_C_Q)         0.518     5.864 r  ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posx_i_reg[0]/Q
                         net (fo=140, routed)         8.563    14.427    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X7Y18         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000    10.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.004    13.409    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.500 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.840    15.340    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/clka
    RAMB36_X7Y18         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.185    15.525    
                         clock uncertainty           -0.035    15.490    
    RAMB36_X7Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566    14.924    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         14.924    
                         arrival time                         -14.427    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.547ns  (required time - arrival time)
  Source:                 ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posx_i_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.866ns  (logic 0.456ns (5.143%)  route 8.410ns (94.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.174ns = ( 15.174 - 10.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.589    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.661     5.346    ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X97Y151        FDCE                                         r  ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posx_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y151        FDCE (Prop_fdce_C_Q)         0.456     5.802 r  ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posx_i_reg[3]/Q
                         net (fo=137, routed)         8.410    14.211    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X7Y21         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000    10.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.004    13.409    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.500 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.675    15.174    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/clka
    RAMB36_X7Y21         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.185    15.359    
                         clock uncertainty           -0.035    15.324    
    RAMB36_X7Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    14.758    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         14.758    
                         arrival time                         -14.211    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.582ns  (required time - arrival time)
  Source:                 ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posy_i_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.721ns  (logic 0.419ns (4.804%)  route 8.302ns (95.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.169ns = ( 15.169 - 10.000 ) 
    Source Clock Delay      (SCD):    5.355ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.589    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.670     5.355    ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X95Y147        FDCE                                         r  ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posy_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y147        FDCE (Prop_fdce_C_Q)         0.419     5.774 r  ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posy_i_reg[2]/Q
                         net (fo=140, routed)         8.302    14.076    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/addra[12]
    RAMB36_X8Y23         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000    10.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.004    13.409    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.500 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.670    15.169    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X8Y23         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.265    15.434    
                         clock uncertainty           -0.035    15.399    
    RAMB36_X8Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.741    14.658    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                         -14.076    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.584ns  (required time - arrival time)
  Source:                 ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posx_i_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.828ns  (logic 0.518ns (5.868%)  route 8.310ns (94.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.174ns = ( 15.174 - 10.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.589    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.661     5.346    ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X96Y152        FDCE                                         r  ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posx_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y152        FDCE (Prop_fdce_C_Q)         0.518     5.864 r  ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posx_i_reg[0]/Q
                         net (fo=140, routed)         8.310    14.174    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X7Y21         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000    10.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.004    13.409    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.500 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.675    15.174    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/clka
    RAMB36_X7Y21         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.185    15.359    
                         clock uncertainty           -0.035    15.324    
    RAMB36_X7Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566    14.758    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         14.758    
                         arrival time                         -14.174    
  -------------------------------------------------------------------
                         slack                                  0.584    

Slack (MET) :             0.586ns  (required time - arrival time)
  Source:                 ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posx_i_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.816ns  (logic 0.456ns (5.172%)  route 8.360ns (94.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.164ns = ( 15.164 - 10.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.589    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.661     5.346    ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X97Y151        FDCE                                         r  ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posx_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y151        FDCE (Prop_fdce_C_Q)         0.456     5.802 r  ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posx_i_reg[3]/Q
                         net (fo=137, routed)         8.360    14.162    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X8Y24         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000    10.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.004    13.409    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.500 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.665    15.164    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clka
    RAMB36_X8Y24         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.185    15.349    
                         clock uncertainty           -0.035    15.314    
    RAMB36_X8Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    14.748    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         14.748    
                         arrival time                         -14.162    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.645ns  (required time - arrival time)
  Source:                 ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posx_i_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.935ns  (logic 0.518ns (5.798%)  route 8.417ns (94.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.341ns = ( 15.341 - 10.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.589    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.661     5.346    ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X96Y152        FDCE                                         r  ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posx_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y152        FDCE (Prop_fdce_C_Q)         0.518     5.864 r  ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posx_i_reg[0]/Q
                         net (fo=140, routed)         8.417    14.280    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X7Y19         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000    10.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.004    13.409    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.500 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.841    15.341    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/clka
    RAMB36_X7Y19         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.185    15.526    
                         clock uncertainty           -0.035    15.491    
    RAMB36_X7Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566    14.925    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         14.925    
                         arrival time                         -14.280    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.727ns  (required time - arrival time)
  Source:                 ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posy_i_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.582ns  (logic 0.419ns (4.883%)  route 8.163ns (95.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.174ns = ( 15.174 - 10.000 ) 
    Source Clock Delay      (SCD):    5.355ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.589    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.670     5.355    ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X95Y147        FDCE                                         r  ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posy_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y147        FDCE (Prop_fdce_C_Q)         0.419     5.774 r  ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posy_i_reg[2]/Q
                         net (fo=140, routed)         8.163    13.937    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/addra[12]
    RAMB36_X8Y22         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000    10.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.004    13.409    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.500 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.675    15.174    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X8Y22         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.265    15.439    
                         clock uncertainty           -0.035    15.404    
    RAMB36_X8Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.741    14.663    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                         -13.937    
  -------------------------------------------------------------------
                         slack                                  0.727    

Slack (MET) :             0.727ns  (required time - arrival time)
  Source:                 ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posx_i_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.682ns  (logic 0.518ns (5.967%)  route 8.164ns (94.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.170ns = ( 15.170 - 10.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.589    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.661     5.346    ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X96Y152        FDCE                                         r  ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posx_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y152        FDCE (Prop_fdce_C_Q)         0.518     5.864 r  ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posx_i_reg[0]/Q
                         net (fo=140, routed)         8.164    14.027    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X7Y22         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000    10.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.004    13.409    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.500 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.671    15.170    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/clka
    RAMB36_X7Y22         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.185    15.355    
                         clock uncertainty           -0.035    15.320    
    RAMB36_X7Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566    14.754    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         14.754    
                         arrival time                         -14.027    
  -------------------------------------------------------------------
                         slack                                  0.727    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posx_i_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.141ns (23.060%)  route 0.470ns (76.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.093ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.580     1.525    ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X97Y151        FDCE                                         r  ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posx_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y151        FDCE (Prop_fdce_C_Q)         0.141     1.666 r  ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posx_i_reg[1]/Q
                         net (fo=139, routed)         0.470     2.136    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X6Y29         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.899     2.093    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/clka
    RAMB36_X6Y29         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.248     1.844    
    RAMB36_X6Y29         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183     2.027    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -2.027    
                         arrival time                           2.136    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posx_i_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.164ns (26.470%)  route 0.456ns (73.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.093ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.580     1.525    ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X96Y152        FDCE                                         r  ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posx_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y152        FDCE (Prop_fdce_C_Q)         0.164     1.689 r  ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posx_i_reg[5]/Q
                         net (fo=135, routed)         0.456     2.144    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/addra[5]
    RAMB36_X6Y29         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.899     2.093    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/clka
    RAMB36_X6Y29         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.248     1.844    
    RAMB36_X6Y29         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     2.027    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -2.027    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posx_i_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.141ns (22.562%)  route 0.484ns (77.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.093ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.580     1.525    ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X97Y151        FDCE                                         r  ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posx_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y151        FDCE (Prop_fdce_C_Q)         0.141     1.666 r  ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posx_i_reg[6]/Q
                         net (fo=138, routed)         0.484     2.150    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/addra[6]
    RAMB36_X6Y29         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.899     2.093    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/clka
    RAMB36_X6Y29         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.248     1.844    
    RAMB36_X6Y29         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     2.027    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -2.027    
                         arrival time                           2.150    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posx_i_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.128ns (22.092%)  route 0.451ns (77.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.093ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.580     1.525    ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X97Y151        FDCE                                         r  ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posx_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y151        FDCE (Prop_fdce_C_Q)         0.128     1.653 r  ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posx_i_reg[4]/Q
                         net (fo=136, routed)         0.451     2.104    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X6Y29         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.899     2.093    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/clka
    RAMB36_X6Y29         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.248     1.844    
    RAMB36_X6Y29         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.130     1.974    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -1.974    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posx_i_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.164ns (26.288%)  route 0.460ns (73.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.580     1.525    ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X96Y152        FDCE                                         r  ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posx_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y152        FDCE (Prop_fdce_C_Q)         0.164     1.689 r  ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posx_i_reg[5]/Q
                         net (fo=135, routed)         0.460     2.149    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/addra[5]
    RAMB36_X5Y29         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.887     2.081    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y29         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.248     1.832    
    RAMB36_X5Y29         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     2.015    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -2.015    
                         arrival time                           2.149    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posx_i_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.128ns (22.367%)  route 0.444ns (77.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.580     1.525    ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X97Y151        FDCE                                         r  ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posx_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y151        FDCE (Prop_fdce_C_Q)         0.128     1.653 r  ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posx_i_reg[2]/Q
                         net (fo=138, routed)         0.444     2.097    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X5Y29         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.887     2.081    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y29         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.248     1.832    
    RAMB36_X5Y29         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.129     1.961    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -1.961    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posx_i_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.141ns (22.408%)  route 0.488ns (77.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.580     1.525    ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X97Y151        FDCE                                         r  ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posx_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y151        FDCE (Prop_fdce_C_Q)         0.141     1.666 r  ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posx_i_reg[3]/Q
                         net (fo=137, routed)         0.488     2.154    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X5Y29         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.887     2.081    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y29         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.248     1.832    
    RAMB36_X5Y29         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     2.015    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -2.015    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posx_i_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.141ns (22.387%)  route 0.489ns (77.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.580     1.525    ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X97Y151        FDCE                                         r  ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posx_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y151        FDCE (Prop_fdce_C_Q)         0.141     1.666 r  ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posx_i_reg[8]/Q
                         net (fo=136, routed)         0.489     2.155    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X5Y29         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.887     2.081    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y29         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.248     1.832    
    RAMB36_X5Y29         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     2.015    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -2.015    
                         arrival time                           2.155    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posx_i_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.128ns (21.679%)  route 0.462ns (78.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.093ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.580     1.525    ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X97Y151        FDCE                                         r  ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posx_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y151        FDCE (Prop_fdce_C_Q)         0.128     1.653 r  ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posx_i_reg[9]/Q
                         net (fo=135, routed)         0.462     2.115    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X6Y29         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.899     2.093    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/clka
    RAMB36_X6Y29         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.248     1.844    
    RAMB36_X6Y29         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.130     1.974    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -1.974    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posy_i_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.141ns (22.165%)  route 0.495ns (77.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.581     1.526    ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X95Y147        FDCE                                         r  ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posy_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y147        FDCE (Prop_fdce_C_Q)         0.141     1.667 r  ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posy_i_reg[5]/Q
                         net (fo=196, routed)         0.495     2.162    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X5Y30         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.884     2.077    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y30         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.248     1.829    
    RAMB36_X5Y30         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                      0.180     2.009    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -2.009    
                         arrival time                           2.162    
  -------------------------------------------------------------------
                         slack                                  0.153    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ClkSys100MhzxC }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y33    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y37    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X4Y28    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X5Y37    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X5Y23    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X7Y21    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X6Y31    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X5Y27    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X4Y36    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X5Y29    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X100Y132  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag_s_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X101Y133  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag_s_reg[14]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X101Y133  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag_s_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X101Y133  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag_s_reg[8]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X95Y147   ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posy_i_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X95Y147   ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posy_i_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X95Y147   ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posy_i_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X95Y146   ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posy_i_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X95Y146   ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posy_i_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X95Y147   ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posy_i_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X99Y131   mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag_s_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X99Y131   mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag_s_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X99Y131   mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag_s_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X99Y131   mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag_s_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X93Y130   mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real_s_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X92Y132   mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real_s_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X93Y132   mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real_s_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X92Y133   mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real_s_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X92Y133   mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real_s_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X92Y133   mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real_s_reg[14]/C



