[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of XCZU9EG-2FFVB1156I4524 production of XILINX from the text:S u m m a r y\nThe Xilinx® Zynq® UltraScale+™ MPSoCs are available in -3, -2, -1 speed grades, with -3E devices having the\nhighest performance. The -2LE and -1LI devices can operate at a V CCINT  voltage at 0.85V or 0.72V and are\nscreened for lower maximum static  power. When operated at V CCINT  = 0.85V, using -2LE and -1LI devices, the\nspeed specification  for the L devices is the same as the -2I or -1I speed grades. When operated at\nVCCINT  = 0.72V, the -2LE and -1LI performance and static  and dynamic power is reduced.\nDC and AC char act eristics  are specified  in extended (E) and industrial (I) temperature ranges. Except the\noper ating  temperature range or unless otherwise noted, all the DC and AC electrical parameters are the same\nfor a particular  speed grade (that is, the timing  char act eristics  of a -1 speed grade extended device are the same\nas for a -1 speed grade industrial device). However, only selected speed grades and/or devices are available in\neach temperature range.\nAll supply voltage and junction  temperature specifications  are r epr esen tativ e  of worst-case c onditions.  The\nparameters included are common to popular designs and typical applications.\nThis data sheet, part of an overall set of documen tation  on the Zynq UltraScale+ MPSoCs, is available on the\nXilinx website at www .xilinx.c om/ documen tation .\nD C  C h a r a c t e r i s t i c s\nA b s o l u t e  M a x i m u m  R a t i n g s\nTable 1:   Absolute Maximum Ratings\nSymbol Description1Min Max Units\nPr ocessor System (PS)\nV C C_PSINTFP PS primary logic full-po wer domain supply voltage –0.500 1.000 V\nV C C_PSINTLP PS primary logic lo w-po wer domain supply voltage –0.500 1.000 V\nV C C_PSAUX PS auxiliary supply voltage –0.500 2.000 V\nV C C_PSINTFP_DDR PS DDR contr oller and PHY supply voltage –0.500 1.000 V\nV C C_PSADC PS SYSMON ADC supply voltage r elative to GND_PSADC –0.500 2.000 V\nV C C_PSPLL PS PLL supply voltage –0.500 1.320 VZ y n q  U l t r a S c a l e +  M P S o C  D a t a  S h e e t :\nD C  a n d  A C  S w i t c h i n g  C h a r a c t e r i s t i c s\nD S 9 2 5  ( v 1 . 1 2 )  J u n e  1 8 ,  2 0 1 8 P r e l i m i n a r y  P r o d u c t  S p e c i f i c a t i o n\n© Cop yright 2015-2018 Xilinx, Inc. Xilinx, the Xilinx logo, Artix, ISE, Kinte x, Spartan, Virte x, Vivado, Zynq, and other designated br ands included\nher ein ar e tr ademarks of Xilinx in the United States and other countries. AMB A, AMB A Designer, ARM, ARM1176JZ-S, Cor eSight, Corte x, and\nPrimeCell ar e tr ademarks of ARM in the EU and other countries. PCI, PCI Expr ess, PCIe, and PCI-X ar e tr ademarks of PCI-SIG. All other\ntr ademarks ar e the pr operty of their r espective o wners.\nDS925 (v1.12) June 18, 2018  www.xilinx.com  [placeholder placeholder place]\nPr eliminary Pr oduct Specification  1\nSend Feedback\nTable 1:   Absolute Maximum Ratings  (cont\'d)\nSymbol Description1Min Max Units\nV PS_MGTRA V C C PS-GTR supply voltage –0.500 1.000 V\nV PS_MGTRA VT T PS-GTR termination voltage –0.500 2.000 V\nV PS_MGTREFCLK PS-GTR r efer ence clock input voltage –0.500 1.100 V\nV PS_MGTRIN PS-GTR r eceiver input voltage –0.500 1.100 V\nV C C O_PSDDR PS DDR I/O supply voltage –0.500 1.650 V\nV C C_PSDDR_PLL PS DDR PLL supply voltage –0.500 2.000 V\nV C C O_PSIO PS I/O supply –0.500 3.630 V\nV PSIN2PS I/O input voltage –0.500 V C C O_PSIO  + 0.550 V\nPS DDR I/O input voltage –0.500 V C C O_PSDDR  + 0.550 V\nV C C_PSB A T T PS battery-back ed RAM and battery-back ed r eal-time clock (RT C)\nsupply voltage–0.500 2.000 V\nPr ogr ammable Logic (PL)\nV C CINT Internal supply voltage –0.500 1.000 V\nV C CINT_IO3Internal supply voltage for the I/O banks –0.500 1.000 V\nV C CAUX Auxiliary supply voltage –0.500 2.000 V\nV C CBRAM Supply voltage for the block RAM memories –0.500 1.000 V\nV C C O Output drivers supply voltage for HD I/O banks –0.500 3.400 V\nOutput drivers supply voltage for HP I/O banks –0.500 2.000 V\nV C CAUX_IO4Auxiliary supply voltage for the I/O banks –0.500 2.000 V\nV REF Input r efer ence voltage –0.500 2.000 V\nV IN2 , 5 , 6I/O input voltage for HD I/O banks –0.550 V C C O  + 0.550 V\nI/O input voltage for HP I/O banks –0.550 V C C O  + 0.550 V\nI DC Available output curr ent at the pad –20 20 mA\nI RMS Available RMS output curr ent at the pad –20 20 mA\nGTH or GTY T r ansceiver7\nV MGT A V C C Analog supply voltage for tr ansceiver cir cuits –0.500 1.000 V\nV MGT A VT T Analog supply voltage for tr ansceiver termination cir cuits –0.500 1.300 V\nV MGTV C CAUX Auxiliary analog Quad PLL (QPLL) voltage supply for tr ansceivers –0.500 1.900 V\nV MGTREFCLK T r ansceiver r efer ence clock absolute input voltage –0.500 1.300 V\nV MGT A VT TRCAL Analog supply voltage for the r esistor calibr ation cir cuit of the\ntr ansceiver column–0.500 1.300 V\nV IN Receiver (RXP/RXN) and tr ansmitter (TXP/TXN) absolute input\nvoltage–0.500 1.200 V\nI DCIN-FL O A T DC input curr ent for r eceiver input pins DC coupled RX\ntermination = floating8– 10 mA\nI DCIN-MGT A VT T DC input curr ent for r eceiver input pins DC coupled RX\ntermination = V MGT A VT T– 10 mA\nI DCIN-GND DC input curr ent for r eceiver input pins DC coupled RX\ntermination = GND9– 0 mA\nI DCIN-PROG DC input curr ent for r eceiver input pins DC coupled RX\ntermination = pr ogr ammable10– 0 mA\nI DC OUT-FL O A T DC output curr ent for tr ansmitter pins DC coupled RX\ntermination = floating– 6 mA\nI DC OUT-MGT A VT T DC output curr ent for tr ansmitter pins DC coupled RX\ntermination = V MGT A VT T– 6 mAZ y n q  U l t r a S c a l e +  M P S o C  D a t a  S h e e t :  D C  a n d  A C  S w i t c h i n g  C h a r a c t e r i s t i c s\nDS925 (v1.12) June 18, 2018  www.xilinx.com  [placeholder placeholder place]\nPr eliminary Pr oduct Specification  2\nSend Feedback\nTable 1:   Absolute Maximum Ratings  (cont\'d)\nSymbol Description1Min Max Units\nVideo Codec Unit\nV C CINT_V CU Internal supply voltage for the video codec unit –0.500 1.000 V\nPL System Monitor\nV C CADC PL System Monitor supply r elative to GND ADC –0.500 2.000 V\nV REFP PL System Monitor r efer ence input r elative to GND ADC –0.500 2.000 V\nT emper atur e11\nT ST G Stor age temper atur e (ambient) –65 150 °C\nT SOL Maximum dry r e work soldering temper atur e – 260 °C\nMaximum r eflo w soldering temper atur e for SB VB484, SFV A625,\nand SFV C784 packages– 250 °C\nMaximum r eflo w soldering temper atur e for FB VB900, FFV C900,\nFFVB1156, FFV C1156, FFVB1517, FFVF1517, FFV C1760, FFVD1760,\nand FFVE1924 packages– 245 °C\nT j Maximum junction temper atur e – 125 °C\nNotes:\n1. Str esses be yond those listed under Absolute Maximum Ratings might cause permanent damage to the de vice. These ar e str ess r atings\nonly, and functional oper ation of the de vice at these or any other conditions be yond those listed under Oper ating Conditions is not\nimplied. Exposur e to Absolute Maximum Ratings conditions for e xtended periods of time might affect de vice r eliability.\n2. When oper ating outside of the r ecommended oper ating conditions, r efer to T able 6 , T able 7 , and T able 8  for maximum o vershoot and\nundershoot specifications.\n3. V C CINT_IO  must be connected to V C CBRAM .\n4. V C CAUX_IO  must be connected to V C CAUX .\n5. The lo wer absolute voltage specification always applies.\n6. For I/O oper ation, see the UltraScale Architecture SelectIO Resources User Guide  ( UG571 )\n7. For mor e information on supported GTH or GTY tr ansceiver terminations see the UltraScale Architecture GTH Transceivers User Guide\n( UG576 ) or UltraScale Architecture GTY Transceivers User Guide  ( UG578 ) .\n8. A C coupled oper ation is not supported for RX termination = floating.\n9. For GTY tr ansceivers, DC coupled oper ation is not supported for RX termination = GND.\n10. DC coupled oper ation is not supported for RX termination = pr ogr ammable.\n11. For soldering guidelines and thermal consider ations, see the Zynq UltraScale+ Device Packaging and Pinouts Product Specification User\nGuide  ( UG1075 ).\nR e c o m m e n d e d  O p e r a t i n g  C o n d i t i o n s\nTable 2:   Recommended Oper ating Conditions\nSymbol Description1 , 2Min T yp Max Units\nPr ocessor System\nV C C_PSINTFP3PS full-po wer domain supply voltage 0.808 0.850 0.892 V\nFor -1LI and -2LE (V C CINT  = 0.72V) de vices: PS full-po wer domain\nsupply voltage0.808 0.850 0.892 V\nFor -3E de vices: PS full-po wer domain supply voltage 0.873 0.900 0.927 V\nV C C_PSINTLP PS lo w-po wer domain supply voltage 0.808 0.850 0.892 V\nFor -1LI and -2LE (V C CINT  = 0.72V) de vices: PS lo w-po wer domain\nsupply voltage0.808 0.850 0.892 V\nFor -3E de vices: PS lo w-po wer domain supply voltage 0.873 0.900 0.927 V\nV C C_PSAUX PS auxiliary supply voltage 1.710 1.800 1.890 VZ y n q  U l t r a S c a l e +  M P S o C  D a t a  S h e e t :  D C  a n d  A C  S w i t c h i n g  C h a r a c t e r i s t i c s\nDS925 (v1.12) June 18, 2018  www.xilinx.com  [placeholder placeholder place]\nPr eliminary Pr oduct Specification  3\nSend Feedback\nTable 2:   Recommended Oper ating Conditions  (cont\'d)\nSymbol Description1 , 2Min T yp Max Units\nV C C_PSINTFP_DDR3PS DDR contr oller and PHY supply voltage 0.808 0.850 0.892 V\nFor -1LI and -2LE (V C CINT  = 0.72V) de vices: PS DDR contr oller and\nPHY supply voltage0.808 0.850 0.892 V\nFor -3E de vices: PS DDR contr oller and PHY supply voltage 0.873 0.900 0.927 V\nV C C_PSADC PS SYSMON ADC supply voltage r elative to GND_PSADC 1.710 1.800 1.890 V\nV C C_PSPLL PS PLL supply voltage 1.164 1.200 1.236 V\nV PS_MGTRA V C C4PS-GTR supply voltage 0.825 0.850 0.875 V\nV PS_MGTRA VT T4PS-GTR termination voltage 1.746 1.800 1.854 V\nV C C O_PSDDR5PS DDR I/O supply voltage 1.06 – 1.575 V\nV C C_PSDDR_PLL PS DDR PLL supply voltage 1.710 1.800 1.890 V\nV C C O_PSIO6PS I/O supply 1.710 – 3.465 V\nV PSIN PS I/O input voltage –0.200 – V C C O_PSIO  + 0.200 V\nPS DDR I/O input voltage –0.200 – V C C O_PSDDR  + 0.200 V\nV C C_PSB A T T7PS battery-back ed RAM and battery-back ed r eal-time clock (RT C)\nsupply voltage1.200 – 1.500 V\nPr ogr ammable Logic\nV C CINT PL internal supply voltage 0.825 0.850 0.876 V\nFor -1LI and -2LE (V C CINT  = 0.72V) de vices: PL internal supply\nvoltage0.698 0.720 0.742 V\nFor -3E de vices: PL internal supply voltage 0.873 0.900 0.927 V\nV C CINT_IO8PL internal supply voltage for the I/O banks 0.825 0.850 0.876 V\nFor -1LI and -2LE (V C CINT  = 0.72V) de vices: PL internal supply\nvoltage for the I/O banks0.825 0.850 0.876 V\nFor -3E de vices: PL internal supply voltage for the I/O banks 0.873 0.900 0.927 V\nV C CBRAM Block RAM supply voltage 0.825 0.850 0.876 V\nFor -3E de vices: block RAM supply voltage 0.873 0.900 0.927 V\nV C CAUX Auxiliary supply voltage 1.746 1.800 1.854 V\nV C C O9Supply voltage for HD I/O banks 1.140 – 3.400 V\nSupply voltage for HP I/O banks 0.950 – 1.900 V\nV C CAUX_IO10Auxiliary I/O supply voltage 1.746 1.800 1.854 V\nV IN11I/O input voltage –0.200 – V C C O  + 0.200 V\nI IN12Maximum curr ent thr ough any PL or PS pin in a po wer ed or\nunpo wer ed bank when forwar d biasing the clamp diode– – 10 mA\nGTH or GTY T r ansceiver\nV MGT A V C C13Analog supply voltage for the GTH or GTY tr ansceiver 0.873 0.900 0.927 V\nV MGT A VT T13Analog supply voltage for the GTH or GTY tr ansmitter and\nr eceiver termination cir cuits1.164 1.200 1.236 V\nV MGTV C CAUX13Auxiliary analog QPLL voltage supply for the tr ansceivers 1.746 1.800 1.854 V\nV MGT A VT TRCAL13Analog supply voltage for the r esistor calibr ation cir cuit of the\nGTH or GTY tr ansceiver column1.164 1.200 1.236 V\nV CU\nV C CINT_V CU Internal supply voltage for the V CU 0.873 0.900 0.927 V\nPL System Monitor\nV C CADC PL System Monitor supply r elative to GND ADC 1.746 1.800 1.854 VZ y n q  U l t r a S c a l e +  M P S o C  D a t a  S h e e t :  D C  a n d  A C  S w i t c h i n g  C h a r a c t e r i s t i c s\nDS925 (v1.12) June 18, 2018  www.xilinx.com  [placeholder placeholder place]\nPr eliminary Pr oduct Specification  4\nSend Feedback\nTable 2:   Recommended Oper ating Conditions  (cont\'d)\nSymbol Description1 , 2Min T yp Max Units\nV REFP PL System Monitor e xternally supplied r efer ence voltage r elative\nto GND ADC1.200 1.250 1.300 V\nT emper atur e\nT j14Junction temper atur e oper ating r ange for e xtended (E)\ntemper atur e de vices150 – 100 °C\nJunction temper atur e oper ating r ange for industrial (I)\ntemper atur e de vices–40 – 100 °C\nJunction temper atur e oper ating r ange for automotive (Q)\ntemper atur e de vices–40 – 125 °C\nJunction temper atur e oper ating r ange for eFUSE pr ogr amming –40 – 125 °C\nNotes:\n1. All voltages ar e r elative to GND.\n2. For the design of the po wer distribution system consult the UltraScale Architecture PCB Design User Guide  ( UG583 ).\n3. V C C_PSINTFP_DDR  must be tied to V C C_PSINTFP .\n4. Each voltage listed r equir es filtering as described in the UltraScale Architecture PCB Design User Guide  ( UG583 ) .\n5. Includes V C C O_PSDDR  of 1.2V, 1.35V, 1.5V at ±5% and 1.1V +0.07V/–0.04V depending upon the toler ances r equir ed b y specific memory\nstandar ds.\n6. Applies to all PS I/O supply banks. Includes V C C O_PSIO  of 1.8V, 2.5V, and 3.3V at ±5%.\n7. If the battery-back ed RAM or RT C is not used, connect V C C_PSB A T T  to GND or V C C_PSAUX . The V C C_PSAUX  maximum of 1.89V is acceptable on\nan unused V C C_PSB A T T .\n8. V C CINT_IO  must be connected to V C CBRAM .\n9. Includes V C C O  of 1.0V (HP I/O only) , 1.2V, 1.35V, 1.5V, 1.8V , 2.5V (HD I/O only) at ±5%, and 3.3V (HD I/O only) at +3/–5% .\n10. V C CAUX_IO  must be connected to V C CAUX .\n11. The lo wer absolute voltage specification always applies.\n12. A total of 200 mA per bank should not be e x ceeded.\n13. Each voltage listed r equir es filtering as described in the UltraScale Architecture GTH Transceivers User Guide  ( UG576 )  or the UltraScale\nArchitecture GTY Transceivers User Guide  ( UG578 ) .\n14. Xilinx r ecommends measuring the T j  of a de vice using the system monitor as described in the UltraScale Architecture System Monitor User\nGuide  ( UG580 ) . The SYSMON temper atur e measur ement err ors (that ar e described in T able 69  and T able 126 ) must be accounted for in\nyour design. For e xample, when using the PL system monitor with an e xternal r efer ence of 1.25V, and when SYSMON  r eports 97°C, ther e\nis a measur ement err or ±3°C. A r eading of 97°C is consider ed the maximum adjusted T j  (100°C – 3°C = 97°C).\n15. De vices labeled with the speed/temper atur e gr ade of -2LE can oper ate for a limited time at a junction temper atur e between 100°C and\n110°C. Timing par ameters adher e to the same speed file at 110°C as the y do belo w 110°C, r egar dless of oper ating voltage (nominal\nvoltage of 0.85V or a lo w-voltage of 0.72V). Oper ation up to T j  = 110°C is limited to 1% of the de vice lifetime and can occur sequentially or\nat r egular intervals as long as the total time does not e x ceed 1% of the de vice lifetime.\nA v a i l a b l e  S p e e d  G r a d e s  a n d  O p e r a t i n g  V o l t a g e s\nTable 3  describes the speed grades per device and the V CCINT  oper ating  supply voltages for the full-power, low-\npower, and DDR domains. For more in f ormation  on selecting  devices and speed grades, see the UltraScale\nArchitecture and Product Data Sheet: Overview  (DS890 ).Z y n q  U l t r a S c a l e +  M P S o C  D a t a  S h e e t :  D C  a n d  A C  S w i t c h i n g  C h a r a c t e r i s t i c s\nDS925 (v1.12) June 18, 2018  www.xilinx.com  [placeholder placeholder place]\nPr eliminary Pr oduct Specification  5\nSend Feedback\nTable 3:   Available Speed Gr ades and Oper ating V oltages\nSpeed Gr ade V C CINT V C C_PSINTLP V C C_PSINTFP V C C_PSINTFP_DDR Units\n-3E 0.90 0.90 0.90 0.90 V\n-2E 0.85 0.85 0.85 0.85 V\n-2I 0.85 0.85 0.85 0.85 V\n-2LE 0.85 0.85 0.85 0.85 V\n-1E 0.85 0.85 0.85 0.85 V\n-1I 0.85 0.85 0.85 0.85 V\n-1Q 0.85 0.85 0.85 0.85 V\n-1LI 0.85 0.85 0.85 0.85 V\n-2LE 0.72 0.85 0.85 0.85 V\n-1LI 0.72 0.85 0.85 0.85 V\nD C  C h a r a c t e r i s t i c s  O v e r  R e c o m m e n d e d  O p e r a t i n g  C o n d i t i o n s\nTable 4:   DC Char acteristics Over Recommended Oper ating Conditions\nSymbol Description Min T yp1Max Units\nV DRINT Data r etention V C CINT  voltage (belo w which configur ation data\nmight be lost)0.68 – – V\nV DRAUX Data r etention V C CAUX  voltage (belo w which configur ation data\nmight be lost)1.5 – – V\nI REF V REF  leakage curr ent per pin – – 15 µA\nI L Input or output leakage curr ent per pin (sample-tested)2– – 15 µA\nC IN3Die input capacitance at the pad (HP I/O) – – 3.1 pF\nDie input capacitance at the pad (HD I/O) – – 4.75 pF\nI RPU Pad pull-up (when selected) at V IN  = 0V, V C C O  = 3.3V 75 – 190 µA\nPad pull-up (when selected) at V IN  = 0V, V C C O  = 2.5V 50 – 169 µA\nPad pull-up (when selected) at V IN  = 0V, V C C O  = 1.8V 60 – 120 µA\nPad pull-up (when selected) at V IN  = 0V, V C C O  = 1.5V 30 – 120 µA\nPad pull-up (when selected) at V IN  = 0V, V C C O  = 1.2V 10 – 100 µA\nI RPD Pad pull-do wn (when selected) at V IN  = 3.3V 60 – 200 µA\nPad pull-do wn (when selected) at V IN  = 1.8V 29 – 120 µA\nI C CADC ONPL Analog supply curr ent for the PL SYSMON cir cuits in the po wer-up\nstate– – 8 mA\nI C CADC ONPS Analog supply curr ent for the PS SYSMON cir cuits in the po wer-up\nstate– – 10 mA\nI C CADC OFFPL Analog supply curr ent for the PL SYSMON cir cuits in the po wer-\ndo wn state– – 1.5 mA\nI C CADC OFFPS Analog supply curr ent for the PS SYSMON cir cuits in the po wer-\ndo wn state– – 1.8 mA\nI C C_PSB A T T4 , 5Battery supply curr ent at V C C_PSB A T T  = 1.50V, RT C enabled – – 3650 nA\nBattery supply curr ent at V C C_PSB A T T  = 1.50V, RT C disabled – – 650 nA\nBattery supply curr ent at V C C_PSB A T T  = 1.20V, RT C enabled – – 3150 nA\nBattery supply curr ent at V C C_PSB A T T  = 1.20V, RT C disabled – – 150 nAZ y n q  U l t r a S c a l e +  M P S o C  D a t a  S h e e t :  D C  a n d  A C  S w i t c h i n g  C h a r a c t e r i s t i c s\nDS925 (v1.12) June 18, 2018  www.xilinx.com  [placeholder placeholder place]\nPr eliminary Pr oduct Specification  6\nSend Feedback\nTable 4:   DC Char acteristics Over Recommended Oper ating Conditions  (cont\'d)\nSymbol Description Min T yp1Max Units\nI PSFS6PS V C C_PSAUX  additional supply curr ent during eFUSE\npr ogr amming– – 115 mA\nCalibr ated pr ogr ammable on-die termination (DCI) in HP I/O banks7 (measur ed per JEDEC specification)\nR9The venin equivalent r esistance of pr ogr ammable input\ntermination to V C C O /2 wher e OD T = RT T_40–10%840 +10%8Ω\nThe venin equivalent r esistance of pr ogr ammable input\ntermination to V C C O /2 wher e OD T = RT T_48–10%848 +10%8Ω\nThe venin equivalent r esistance of pr ogr ammable input\ntermination to V C C O /2 wher e OD T = RT T_60–10%860 +10%8Ω\nPr ogr ammable input termination to V C C O  wher e OD T = RT T_40 –10%840 +10%8Ω\nPr ogr ammable input termination to V C C O  wher e OD T = RT T_48 –10%848 +10%8Ω\nPr ogr ammable input termination to V C C O  wher e OD T = RT T_60 –10%860 +10%8Ω\nPr ogr ammable input termination to V C C O  wher e OD T = RT T_120 –10%8120 +10%8Ω\nPr ogr ammable input termination to V C C O wher e OD T = RT T_240 –10%8240 +10%8Ω\nUncalibr ated pr ogr ammable on-die termination in HP I/Os banks (measur ed per JEDEC specification)\nR9The venin equivalent r esistance of pr ogr ammable input\ntermination to V C C O /2 wher e OD T = RT T_40–50% 40 +50% Ω\nThe venin equivalent r esistance of pr ogr ammable input\ntermination to V C C O /2 wher e OD T = RT T_48–50% 48 +50% Ω\nThe venin equivalent r esistance of pr ogr ammable input\ntermination to V C C O /2 wher e OD T = RT T_60–50% 60 +50% Ω\nPr ogr ammable input termination to V C C O  wher e OD T = RT T_40 –50% 40 +50% Ω\nPr ogr ammable input termination to V C C O  wher e OD T = RT T_48 –50% 48 +50% Ω\nPr ogr ammable input termination to V C C O  wher e OD T = RT T_60 –50% 60 +50% Ω\nPr ogr ammable input termination to V C C O  wher e OD T = RT T_120 –50% 120 +50% Ω\nPr ogr ammable input termination to V C C O  wher e OD T = RT T_240 –50% 240 +50% Ω\nUncalibr ated pr ogr ammable on-die termination in HD I/O banks (measur ed per JEDEC specification)\nR9The venin equivalent r esistance of pr ogr ammable input\ntermination to V C C O /2 wher e OD T = RT T_48–50% 48 +50% Ω\nInternal V REF 50% V C C O V C C O  x 0.49 V C C O  x 0.50 V C C O  x 0.51 V\n70% V C C O V C C O  x 0.69 V C C O  x 0.70 V C C O  x 0.71 V\nDiffer ential termination Pr ogr ammable differ ential termination (TERM_100) for HP I/O\nbanks–35% 100 +35% Ω\nn T emper atur e diode ideality factor – 1.026 – –\nr T emper atur e diode series r esistance – 2 – Ω\nNotes:\n1. T ypical values ar e specified at nominal voltage, 25°C.\n2. For the HP I/O banks with a V C C O  of 1.8V and separ ated V C C O  and V C CAUX_IO  po wer supplies, the I L  maximum curr ent is 70 µA.\n3. This measur ement r epr esents the die capacitance at the pad, not including the package.\n4. Maximum value specified for worst case pr ocess at 25°C.\n5. I C C_PSB A T T  is measur ed when the battery-back ed RAM (BBRAM) is enabled.\n6. Do not pr ogr am eFUSE during de vice configur ation (e.g., during configur ation, during configur ation r eadback, or when r eadback CRC is\nactive).\n7. VRP r esistor toler ance is (240 Ω ±1%)\n8. If VRP r esides at a differ ent bank (DCI cascade), the r ange incr eases to ±15%.\n9. On-die input termination r esistance, for mor e information see the UltraScale Architecture SelectIO Resources User Guide  ( UG571 ).Z y n q  U l t r a S c a l e +  M P S o C  D a t a  S h e e t :  D C  a n d  A C  S w i t c h i n g  C h a r a c t e r i s t i c s\nDS925 (v1.12) June 18, 2018  www.xilinx.com  [placeholder placeholder place]\nPr eliminary Pr oduct Specification  7\nSend Feedback\nTable 5:   PS MIO Pull-up and Pull-do wn Curr ent\nSymbol Description Min Max Units\nI RPU1Pad pull-up (when selected) at V IN  = 0V, V C C O_PSIO  = 3.3V 20 80 µA\nPad pull-up (when selected) at V IN  = 0V, V C C O_PSIO  = 2.5V 20 80 µA\nPad pull-up (when selected) at V IN  = 0V, V C C O_PSIO  = 1.8V 15 65 µA\nI RPD Pad pull-do wn (when selected) at V IN  = 3.3V 20 80 µA\nPad pull-do wn (when selected) at V IN  = 2.5V 20 80 µA\nPad pull-do wn (when selected) at V IN  = 1.8V 15 65 µA\nNotes:\n1. After po wer-on, the r eset values of the MIO pin configur ation r egisters enable and select the PS MIO pull-ups.\nV I N  M a x i m u m  A l l o w e d  A C  V o l t a g e  O v e r s h o o t  a n d  U n d e r s h o o t\nTable 6:   V IN  Maximum Allo wed A C V oltage Overshoot and Undershoot for HD I/O Banks\nA C V oltage Overshoot1% of UI2 at –40°C to 100°C3A C V oltage Undershoot1% of UI2 at –40°C to 100°C3\nV C C O  + 0.30 100% –0.30 100%\nV C C O  + 0.35 100% –0.35 90%\nV C C O  + 0.40 100% –0.40 78%\nV C C O  + 0.45 100% –0.45 40%\nV C C O  + 0.50 100% –0.50 24%\nV C C O  + 0.55 100% –0.55 18.0%\nV C C O  + 0.60 100% –0.60 13.0%\nV C C O  + 0.65 100% –0.65 10.8%\nV C C O  + 0.70 92% –0.70 9.0%\nV C C O  + 0.75 92% –0.75 7.0%\nV C C O  + 0.80 92% –0.80 6.0%\nV C C O  + 0.85 92% –0.85 5.0%\nV C C O  + 0.90 92% –0.90 4.0%\nV C C O  + 0.95 92% –0.95 2.5%\nNotes:\n1. A total of 200 mA per bank should not be e x ceeded.\n2. For UI smaller than 20 µs.\n3. For the -1Q de vices, the upper temper atur e limit is 125°C.Z y n q  U l t r a S c a l e +  M P S o C  D a t a  S h e e t :  D C  a n d  A C  S w i t c h i n g  C h a r a c t e r i s t i c s\nDS925 (v1.12) June 18, 2018  www.xilinx.com  [placeholder placeholder place]\nPr eliminary Pr oduct Specification  8\nSend Feedback\nTable 7:   V IN  Maximum Allo wed A C V oltage Overshoot and Undershoot for HP I/O Banks\nA C V oltage Overshoot1% of UI2 at –40°C to 100°C3A C V oltage Undershoot1% of UI2 at –40°C to 100°C3\nV C C O  + 0.30 100% –0.30 100%\nV C C O  + 0.35 100% –0.35 100%\nV C C O  + 0.40 92% –0.40 92%\nV C C O  + 0.45 50% –0.45 50%\nV C C O  + 0.50 20% –0.50 20%\nV C C O  + 0.55 10% –0.55 10%\nV C C O  + 0.60 6% –0.60 6%\nV C C O  + 0.65 2% –0.65 2%\nV C C O  + 0.70 2% –0.70 2%\nNotes:\n1. A total of 200 mA per bank should not be e x ceeded.\n2. For UI smaller than 20 µs.\n3. For the -1Q de vices, the upper temper atur e limit is 125°C.\nTable 8:   V PSIN  Maximum Allo wed A C V oltage Overshoot and Undershoot for PS I/O Banks\nA C V oltage Overshoot1% of UI2 at –40°C to 100°C3A C V oltage Undershoot1% of UI2 at –40°C to 100°C3\nV C C O_PSIO  + 0.30 100% –0.30 100%\nV C C O_PSIO  + 0.35 100% –0.35 75%\nV C C O_PSIO  + 0.40 100% –0.40 45%\nV C C O_PSIO  + 0.45 100% –0.45 40%\nV C C O_PSIO  + 0.50 75% –0.50 10%\nV C C O_PSIO  + 0.55 75% –0.55 6%\nV C C O_PSIO  + 0.60 60% –0.60 2%\nV C C O_PSIO  + 0.65 30% –0.65 0%\nV C C O_PSIO  + 0.70 20% –0.70 0%\nV C C O_PSIO  + 0.75 10% –0.75 0%\nV C C O_PSIO  + 0.80 10% –0.80 0%\nV C C O_PSIO  + 0.85 8% –0.85 0%\nV C C O_PSIO  + 0.90 6% –0.90 0%\nV C C O_PSIO  + 0.95 6% –0.95 0%\nNotes:\n1. A total of 200 mA per bank should not be e x ceeded.\n2. For UI smaller than 20 µs.\n3. For the -1Q de vices, the upper temper atur e limit is 125°C.Z y n q  U l t r a S c a l e +  M P S o C  D a t a  S h e e t :  D C  a n d  A C  S w i t c h i n g  C h a r a c t e r i s t i c s\nDS925 (v1.12) June 18, 2018  www.xilinx.com  [placeholder placeholder place]\nPr eliminary Pr oduct Specification  9\nSend Feedback\nQ u i e s c e n t  S u p p l y  C u r r e n t\nTable 9:   T ypical Quiescent Supply Curr ent\nSymbol Description1 , 2 , 3 , 4De viceSpeed Gr ade and V C CINT  Oper ating V oltages\nUnits 0.90V 0.85V 0.72V\n-3 -2 -1 -2 -1\nI C CINT Q Quiescent V C CINT  supply curr ent X CZU2 N/A 393 393 344 344 mA\nX CZU3 N/A 393 393 344 344 mA\nX CZU4 719 684 684 601 601 mA\nX CZU5 719 684 684 601 601 mA\nX CZU6 1629 1549 1549 1358 1358 mA\nX CZU7 1263 1201 1201 1055 1055 mA\nX CZU9 1629 1549 1549 1358 1358 mA\nX CZU11 1786 1699 1699 1491 1491 mA\nX CZU15 1987 1890 1890 1660 1660 mA\nX CZU17 2728 2594 2594 2275 2275 mA\nX CZU19 2728 2594 2594 2275 2275 mA\nXAZU2 N/A N/A 393 N/A 344 mA\nXAZU3 N/A N/A 393 N/A 344 mA\nXAZU4 N/A N/A 684 N/A 601 mA\nXAZU5 N/A N/A 684 N/A 601 mA\nI C CINT_IOQ Quiescent V C CINT_IO  supply curr ent X CZU2 N/A 44 44 44 44 mA\nX CZU3 N/A 44 44 44 44 mA\nX CZU4 61 59 59 59 59 mA\nX CZU5 61 59 59 59 59 mA\nX CZU6 61 59 59 59 59 mA\nX CZU7 120 115 115 115 115 mA\nX CZU9 61 59 59 59 59 mA\nX CZU11 120 115 115 115 115 mA\nX CZU15 61 59 59 59 59 mA\nX CZU17 164 158 158 158 158 mA\nX CZU19 164 158 158 158 158 mA\nXAZU2 N/A N/A 44 N/A 44 mA\nXAZU3 N/A N/A 44 N/A 44 mA\nXAZU4 N/A N/A 59 N/A 59 mA\nXAZU5 N/A N/A 59 N/A 59 mA\nI C C OQ Quiescent V C C O  supply curr ent All de vices 1 1 1 1 1 mAZ y n q  U l t r a S c a l e +  M P S o C  D a t a  S h e e t :  D C  a n d  A C  S w i t c h i n g  C h a r a c t e r i s t i c s\nDS925 (v1.12) June 18, 2018  www.xilinx.com  [placeholder placeholder place]\nPr eliminary Pr oduct Specification  10\nSend Feedback\nTable 9:   T ypical Quiescent Supply Curr ent  (cont\'d)\nSymbol Description1 , 2 , 3 , 4De viceSpeed Gr ade and V C CINT  Oper ating V oltages\nUnits 0.90V 0.85V 0.72V\n-3 -2 -1 -2 -1\nI C CAUX Q Quiescent V C CAUX  supply curr ent X CZU2 N/A 55 55 55 55 mA\nX CZU3 N/A 55 55 55 55 mA\nX CZU4 90 90 90 90 90 mA\nX CZU5 90 90 90 90 90 mA\nX CZU6 227 227 227 227 227 mA\nX CZU7 174 174 174 174 174 mA\nX CZU9 227 227 227 227 227 mA\nX CZU11 255 255 255 255 255 mA\nX CZU15 266 266 266 266 266 mA\nX CZU17 396 396 396 396 396 mA\nX CZU19 396 396 396 396 396 mA\nXAZU2 N/A N/A 55 N/A 55 mA\nXAZU3 N/A N/A 55 N/A 55 mA\nXAZU4 N/A N/A 90 N/A 90 mA\nXAZU5 N/A N/A 90 N/A 90 mA\nI C CAUX_IOQ Quiescent V C CAUX_IO  supply curr ent X CZU2 N/A 26 26 26 26 mA\nX CZU3 N/A 26 26 26 26 mA\nX CZU4 32 32 32 32 32 mA\nX CZU5 32 32 32 32 32 mA\nX CZU6 33 33 33 33 33 mA\nX CZU7 56 56 56 56 56 mA\nX CZU9 33 33 33 33 33 mA\nX CZU11 56 56 56 56 56 mA\nX CZU15 33 33 33 33 33 mA\nX CZU17 74 74 74 74 74 mA\nX CZU19 74 74 74 74 74 mA\nXAZU2 N/A N/A 26 N/A 26 mA\nXAZU3 N/A N/A 26 N/A 26 mA\nXAZU4 N/A N/A 32 N/A 32 mA\nXAZU5 N/A N/A 32 N/A 32 mAZ y n q  U l t r a S c a l e +  M P S o C  D a t a  S h e e t :  D C  a n d  A C  S w i t c h i n g  C h a r a c t e r i s t i c s\nDS925 (v1.12) June 18, 2018  www.xilinx.com  [placeholder placeholder place]\nPr eliminary Pr oduct Specification  11\nSend Feedback\nTable 9:   T ypical Quiescent Supply Curr ent  (cont\'d)\nSymbol Description1 , 2 , 3 , 4De viceSpeed Gr ade and V C CINT  Oper ating V oltages\nUnits 0.90V 0.85V 0.72V\n-3 -2 -1 -2 -1\nI C CBRAMQ Quiescent V C CBRAM  supply curr ent X CZU2 N/A 6 6 6 6 mA\nX CZU3 N/A 6 6 6 6 mA\nX CZU4 9 9 9 9 9 mA\nX CZU5 9 9 9 9 9 mA\nX CZU6 25 24 24 24 24 mA\nX CZU7 16 15 15 15 15 mA\nX CZU9 25 24 24 24 24 mA\nX CZU11 23 22 22 22 22 mA\nX CZU15 29 28 28 28 28 mA\nX CZU17 37 35 35 35 35 mA\nX CZU19 37 35 35 35 35 mA\nXAZU2 N/A N/A 6 N/A 6 mA\nXAZU3 N/A N/A 6 N/A 6 mA\nXAZU4 N/A N/A 9 N/A 9 mA\nXAZU5 N/A N/A 9 N/A 9 mA\nNotes:\n1. T ypical values ar e specified at nominal voltage, 85°C junction temper atur es (T j ) with single-ended SelectIO ™ r esour ces.\n2. T ypical values ar e for blank configur ed de vices with no output curr ent loads, no active input pull-up r esistors, all I/O pins ar e 3-state and\nfloating.\n3. Use the Xilinx Po wer Estimator (XPE) spr eadsheet tool (do wnload at www.xilinx.com/po wer ) to estimate static po wer consumption for\nconditions or supplies other than those specified.\n4. T ypical values depend upon your configur ation. T o accur ately estimate all PS supply curr ents, use the inter active XPE spr eadsheet tool.\nP o w e r  S u p p l y  S e q u e n c i n g\nP S  P o w e r - O n / O f f  P o w e r  S u p p l y  S e q u e n c i n g\nThe low-power domain (LPD) must operate before the full-power domain (FPD) can function.  The low-power\nand full-power domains can be powered simultaneously. The PS_POR_B input must be asserted to GND during\nthe power-on sequence (see Table 37 ). The FPD (when used) must be powered before PS_POR_B is released.\nTo achieve minimum current draw and ensure that the I/Os are 3-stated at power-on, the recommended power-\non sequence for the low-power domain (LPD) is listed. The recommended po w er -o ff  sequence is the reverse of\nthe power-on sequence.\n1. V CC_PSINTLP\n2. V CC_PSAUX , VCC_PSADC , and V CC_PSPLL  in any order or simultaneously.\n3. V CCO_PSIOZ y n q  U l t r a S c a l e +  M P S o C  D a t a  S h e e t :  D C  a n d  A C  S w i t c h i n g  C h a r a c t e r i s t i c s\nDS925 (v1.12) June 18, 2018  www.xilinx.com  [placeholder placeholder place]\nPr eliminary Pr oduct Specification  12\nSend Feedback\nTo achieve minimum current draw and ensure that the I/Os are 3-stated at power-on, the recommended power-\non sequence for the full-power domain (FPD) is listed. The recommended po w er -o ff  sequence is the reverse of\nthe power-on sequence.\n1. V CC_PSINTFP  and V CC_PSINTFP_DDR  driven from the same supply source.\n2. V PS_MGTRAVCC  and V CC_PSDDR_PLL  in any order or simultaneously.\n3. V PS_MGTRAVTT  and V CCO_PSDDR  in any order or simultaneously.\nP L  P o w e r - O n / O f f  P o w e r  S u p p l y  S e q u e n c i n g\nThe recommended power-on sequence is V CCINT , VCCINT_IO /VCCBRAM /VCCINT_VCU , VCCAUX /VCCAUX_IO , and V CCO\nto achieve minimum current draw and ensure that the I/Os are 3-stated at power-on. The recommended po w er -\no ff sequence is the reverse of the power-on sequence. If V CCINT  and V CCINT_IO /VCCBRAM  have the same\nrecommended voltage levels, they can be powered by the same supply and ramped simultaneously. V CCINT_IO\nmust be connected to V CCBRAM . If V CCAUX /VCCAUX_IO  and V CCO have the same recommended voltage levels,\nthey can be powered by the same supply and ramped simultaneously. V CCAUX  and V CCAUX_IO  must be connected\ntogether. V CCADC  and V REF can be powered at any time  and have no power-up sequencing requirements.\nThe recommended power-on sequence to achieve minimum current draw for the GTH or GTY transceivers is\nVCCINT , VMGTAVCC , VMGTAVTT  OR V MGTAVCC , VCCINT , VMGTAVTT . There is no recommended sequencing for\nVMGTVCCAUX . Both V MGTAVCC  and V CCINT  can be ramped simultaneously. The recommended po w er -o ff  sequence\nis the reverse of the power-on sequence to achieve minimum current draw. If these recommended sequences\nare not met, current drawn from V MGTAVTT  can be higher than specifications  during power-up and power-down.\nP S - P L  P o w e r  S e q u e n c i n g\nThe PS and PL power supplies are fully independent. All PS power supplies can be powered before or after  any\nPL power supplies. The PS and PL power regions are isolated to prevent damage.\nP o w e r  S u p p l y  R e q u i r e m e n t s\nTable 10  shows the minimum current, in addition  to I CCQ maximum, required by each Zynq UltraScale+ MPSoC\nfor proper power-on and c on figur ation.  If these current minimums are met, the device powers on after  all\nsupplies have passed through their power-on reset threshold voltages. The device must not be c on figur ed  un til\nafter  VCCINT  is applied. Once initializ ed  and c on figur ed,  use the Xilinx Power E stimat or  (XPE) tools to estimat e\ncurrent drain on these supplies. The XPE spreadsheet tool (download at h ttp:/ /www .xilinx.c om/ po w er ) is also\nused to estimat e  power-on current for all supplies.Z y n q  U l t r a S c a l e +  M P S o C  D a t a  S h e e t :  D C  a n d  A C  S w i t c h i n g  C h a r a c t e r i s t i c s\nDS925 (v1.12) June 18, 2018  www.xilinx.com  [placeholder placeholder place]\nPr eliminary Pr oduct Specification  13\nSend Feedback\nTable 10:   Po wer-on Curr ent b y De vice\nI C C  Min = I C CINTMIN I C CINT_IOMIN  + I C CBRAMMIN I C C OMIN I C CAUXMIN  + I C CAUX_IOMINUnits\nI C C Q  + I C CINT Q  + I C CBRAMQ  + I C CINT_IOQ  + I C C OQ  + I C CAUX Q  + I C CAUX_IOQ  +\nX CZU2\nXAZU2464 155 50 111 mA\nX CZU3\nXAZU3464 155 50 111 mA\nX CZU4\nXAZU4770 257 50 386 mA\nX CZU5\nXAZU5770 257 50 386 mA\nX CZU6 1800 600 50 650 mA\nX CZU7 1514 505 50 362 mA\nX CZU9 1800 600 50 650 mA\nX CZU11 1961 654 55 709 mA\nX CZU15 2242 748 63 810 mA\nX CZU17 3433 1145 96 1240 mA\nX CZU19 3433 1145 96 1240 mA\nTable 11:   Po wer Supply Ramp Time\nSymbol Description Min Max Units\nT V C CINT Ramp time fr om GND to 95% of V C CINT 0.2 40 ms\nT V C CINT_IO Ramp time fr om GND to 95% of V C CINT_IO 0.2 40 ms\nT V C CINT_V CU Ramp time fr om GND to 95% of V C CINT_V CU 0.2 40 ms\nT V C C O Ramp time fr om GND to 95% of V C C O 0.2 40 ms\nT V C CAUX Ramp time fr om GND to 95% of V C CAUX 0.2 40 ms\nT V C CBRAM Ramp time fr om GND to 95% of V C CBRAM 0.2 40 ms\nT MGT A V C C Ramp time fr om GND to 95% of V MGT A V C C 0.2 40 ms\nT MGT A VT T Ramp time fr om GND to 95% of V MGT A VT T 0.2 40 ms\nT MGTV C CAUX Ramp time fr om GND to 95% of V MGTV C CAUX 0.2 40 ms\nT V C C_PSINTFP Ramp time fr om GND to 95% of V C C_PSINTFP 0.2 40 ms\nT V C C_PSINTLP Ramp time fr om GND to 95% of V C C_PSINTLP 0.2 40 ms\nT V C C_PSAUX Ramp time fr om GND to 95% of V C C_PSAUX 0.2 40 ms\nT V C C_PSINTFP_DDR Ramp time fr om GND to 95% of V C C_PSINTFP_DDR 0.2 40 ms\nT V C C_PSADC Ramp time fr om GND to 95% of V C C_PSADC 0.2 40 ms\nT V C C_PSPLL Ramp time fr om GND to 95% of V C C_PSPLL 0.2 40 ms\nT PS_MGTRA V C C Ramp time fr om GND to 95% of V C C_MGTRA V C C 0.2 40 ms\nT PS_MGTRA VT T Ramp time fr om GND to 95% of V C C_MGTRA VT T 0.2 40 ms\nT V C C O_PSDDR Ramp time fr om GND to 95% of V C C O_PSDDR 0.2 40 ms\nT V C C_PSDDR_PLL Ramp time fr om GND to 95% of V C C_PSDDR_PLL 0.2 40 ms\nT V C C O_PSIO Ramp time fr om GND to 95% of V C C O_PSIO 0.2 40 msZ y n q  U l t r a S c a l e +  M P S o C  D a t a  S h e e t :  D C  a n d  A C  S w i t c h i n g  C h a r a c t e r i s t i c s\nDS925 (v1.12) June 18, 2018  www.xilinx.com  [placeholder placeholder place]\nPr eliminary Pr oduct Specification  14\nSend Feedback\nD C  I n p u t  a n d  O u t p u t  L e v e l s\nValues for V IL and V IH are recommended input voltages. Values for I OL and I OH are guaranteed over the\nrecommended oper ating  c onditions  at the V OL and V OH test points. Only selected standards are tested. These\nare chosen to ensure that all standards meet their specifications.  The selected standards are tested at a\nminimum V CCO with the r espectiv e  VOL and V OH voltage levels shown. Other standards are sample tested.\nP S  I / O  L e v e l s\nTable 12:   PS MIO and C ONFIG DC Input and Output Le vels\nI/O\nStandar d1V IL V IH V OL V OH I OL I OH\nV, Min V, Max V, Min V, Max V, Max V, Min mA mA\nL V CMOS33 –0.300 0.800 2.000 V C C O_PSIO 0.40 2.40 12 –12\nL V CMOS25 –0.300 0.700 1.700 V C C O_PSIO  + 0.30 0.70 1.70 12 –12\nL V CMOS18 –0.300 35% V C C O_PSIO 65% V C C O_PSIO V C C O_PSIO  + 0.30 0.45 V C C O_PSIO   – 0.45 12 –12\nNotes:\n1. T ested accor ding to r ele vant specifications.\nTable 13:   PS DDR DC Input and Output Le vels\nDDR\nStandar d1V IL V IH V OL2V OH2I OL I OH\nV, Min V, Max V, Min V, Max V, Max V, Min mA mA\nDDR4 0.000 V REF  – 0.100 V REF  + 0.100 V C C O_PSDDR 0.8 x V C C O_PSDDR  – 0.150 0.8 x V C C O_PSDDR  + 0.150 10 –0.1\nLPDDR4 0.000 V REF  – 0.100 V REF  + 0.100 V C C O_PSDDR 0.3 x V C C O_PSDDR  – 0.150 0.3 x V C C O_PSDDR  + 0.150 0.1 –10\nDDR3 –0.300 V REF  – 0.100 V REF  + 0.100 V C C O_PSDDR 0.5 x V C C O_PSDDR  – 0.175 0.5 x V C C O_PSDDR  + 0.175 8 –8\nLPDDR3 0.000 V REF  – 0.100 V REF  + 0.100 V C C O_PSDDR 0.5 x V C C O_PSDDR  – 0.150 0.5 x V C C O_PSDDR  + 0.150 8 –8\nDDR3L –0.300 V REF  – 0.090 V REF  + 0.090 V C C O_PSDDR 0.5 x V C C O_PSDDR  – 0.150 0.5 x V C C O_PSDDR  + 0.150 8 –8\nNotes:\n1. T ested accor ding to r ele vant specifications.\n2. DDR4 V OL /V OH  specifications ar e only applicable for DQ/DQS pins.Z y n q  U l t r a S c a l e +  M P S o C  D a t a  S h e e t :  D C  a n d  A C  S w i t c h i n g  C h a r a c t e r i s t i c s\nDS925 (v1.12) June 18, 2018  www.xilinx.com  [placeholder placeholder place]\nPr eliminary Pr oduct Specification  15\nSend Feedback\nP L  I / O  L e v e l s\nTable 14:   SelectIO DC Input and Output Le vels For HD I/O Banks\nI/O Standar d1 , 2V IL V IH V OL V OH I OL I OH\nV, Min V, Max V, Min V, Max V, Max V, Min mA mA\nHSTL_I –0.300 V REF  – 0.100 V REF  + 0.100 V C C O  + 0.300 0.400 V C C O  – 0.400 8.0 –8.0\nHSTL_I_18 –0.300 V REF  – 0.100 V REF  + 0.100 V C C O  + 0.300 0.400 V C C O  – 0.400 8.0 –8.0\nHSUL_12 –0.300 V REF  – 0.130 V REF  + 0.130 V C C O  + 0.300 20% V C C O 80% V C C O 0.1 –0.1\nL V CMOS12 –0.300 35% V C C O 65% V C C O V C C O  + 0.300 0.400 V C C O  – 0.400 Note 3 Note 3\nL V CMOS15 –0.300 35% V C C O 65% V C C O V C C O  + 0.300 0.450 V C C O  – 0.450 Note 4 Note 4\nL V CMOS18 –0.300 35% V C C O 65% V C C O V C C O  + 0.300 0.450 V C C O  – 0.450 Note 4 Note 4\nL V CMOS25 –0.300 0.700 1.700 V C C O  + 0.300 0.400 V C C O  – 0.400 Note 4 Note 4\nL V CMOS33 –0.300 0.800 2.000 3.400 0.400 V C C O  – 0.400 Note 4 Note 4\nL VT TL –0.300 0.800 2.000 3.400 0.400 2.400 Note 4 Note 4\nSSTL12 –0.300 V REF  – 0.100 V REF  + 0.100 V C C O  + 0.300 V C C O /2 – 0.150 V C C O /2 + 0.150 14.25 –14.25\nSSTL135 –0.300 V REF  – 0.090 V REF  + 0.090 V C C O  + 0.300 V C C O /2 – 0.150 V C C O /2 + 0.150 8.9 –8.9\nSSTL135_II –0.300 V REF  – 0.090 V REF  + 0.090 V C C O  + 0.300 V C C O /2 – 0.150 V C C O /2 + 0.150 13.0 –13.0\nSSTL15 –0.300 V REF  – 0.100 V REF  + 0.100 V C C O  + 0.300 V C C O /2 – 0.175 V C C O /2 + 0.175 8.9 –8.9\nSSTL15_II –0.300 V REF  – 0.100 V REF  + 0.100 V C C O  + 0.300 V C C O /2 – 0.175 V C C O /2 + 0.175 13.0 –13.0\nSSTL18_I –0.300 V REF  – 0.125 V REF  + 0.125 V C C O  + 0.300 V C C O /2 – 0.470 V C C O /2 + 0.470 8.0 –8.0\nSSTL18_II –0.300 V REF  – 0.125 V REF  + 0.125 V C C O  + 0.300 V C C O /2 – 0.600 V C C O /2 + 0.600 13.4 –13.4\nNotes:\n1. T ested accor ding to r ele vant specifications.\n2. Standar ds specified using the default I/O standar d configur ation. For details, see the UltraScale Architecture SelectIO Resources User Guide\n( UG571 ) .\n3. Supported drive str engths of 4, 8, or 12 mA in HD I/O banks.\n4. Supported drive str engths of 4, 8, 12, or 16 mA in HD I/O banks.Z y n q  U l t r a S c a l e +  M P S o C  D a t a  S h e e t :  D C  a n d  A C  S w i t c h i n g  C h a r a c t e r i s t i c s\nDS925 (v1.12) June 18, 2018  www.xilinx.com  [placeholder placeholder place]\nPr eliminary Pr oduct Specification  16\nSend Feedback\nTable 15:   SelectIO DC Input and Output Le vels for HP I/O Banks\nI/O Standar d1 , 2 , 3V IL V IH V OL V OH I OL I OH\nV, Min V, Max V, Min V, Max V, Max V, Min mA mA\nHSTL_I –0.300 V REF  – 0.100 V REF  + 0.100 V C C O  + 0.300 0.400 V C C O  – 0.400 5.8 –5.8\nHSTL_I_12 –0.300 V REF  – 0.080 V REF  + 0.080 V C C O  + 0.300 25% V C C O 75% V C C O 4.1 –4.1\nHSTL_I_18 –0.300 V REF  – 0.100 V REF  + 0.100 V C C O  + 0.300 0.400 V C C O  – 0.400 6.2 –6.2\nHSUL_12 –0.300 V REF  – 0.130 V REF  + 0.130 V C C O  + 0.300 20% V C C O 80% V C C O 0.1 –0.1\nL V CMOS12 –0.300 35% V C C O 65% V C C O V C C O  + 0.300 0.400 V C C O  – 0.400 Note 4 Note 4\nL V CMOS15 –0.300 35% V C C O 65% V C C O V C C O  + 0.300 0.450 V C C O  – 0.450 Note 5 Note 5\nL V CMOS18 –0.300 35% V C C O 65% V C C O V C C O  + 0.300 0.450 V C C O  – 0.450 Note 5 Note 5\nL VDCI_15 –0.300 35% V C C O 65% V C C O V C C O  + 0.300 0.450 V C C O  – 0.450 7.0 –7.0\nL VDCI_18 –0.300 35% V C C O 65% V C C O V C C O  + 0.300 0.450 V C C O  – 0.450 7.0 –7.0\nSSTL12 –0.300 V REF  – 0.100 V REF  + 0.100 V C C O  + 0.300 V C C O /2 – 0.150 V C C O /2 + 0.150 8.0 –8.0\nSSTL135 –0.300 V REF  – 0.090 V REF  + 0.090 V C C O  + 0.300 V C C O /2 – 0.150 V C C O /2 + 0.150 9.0 –9.0\nSSTL15 –0.300 V REF  – 0.100 V REF  + 0.100 V C C O  + 0.300 V C C O /2 – 0.175 V C C O /2 + 0.175 10.0 –10.0\nSSTL18_I –0.300 V REF  – 0.125 V REF  + 0.125 V C C O  + 0.300 V C C O /2 – 0.470 V C C O /2 + 0.470 7.0 –7.0\nMIPI_DPHY_ DCI_LP6–0.300 0.550 0.880 V C C O  + 0.300 0.050 1.100 0.01 –0.01\nNotes:\n1. T ested accor ding to r ele vant specifications.\n2. Standar ds specified using the default I/O standar d configur ation. For details, see the UltraScale Architecture SelectIO Resources User Guide\n( UG571 ).\n3. POD10 and POD12 DC input and output le vels ar e sho wn in T able 16 , T able 21 , and T able 22 .\n4. Supported drive str engths of 2, 4, 6, or 8 mA in HP I/O banks.\n5. Supported drive str engths of 2, 4, 6, 8, or 12 mA in HP I/O banks.\n6. Lo w-po wer option for MIPI_DPHY_DCI.\nTable 16:   DC Input Le vels for Single-ended POD10 and POD12 I/O Standar ds\nI/O Standar d1 , 2V IL V IH\nV, Min V, Max V, Min V, Max\nPOD10 –0.300 V REF  – 0.068 V REF  + 0.068 V C C O  + 0.300\nPOD12 –0.300 V REF  – 0.068 V REF  + 0.068 V C C O  + 0.300\nNotes:\n1. T ested accor ding to r ele vant specifications.\n2. Standar ds specified using the default I/O standar d configur ation. For details, see the UltraScale Architecture SelectIO Resources User Guide\n( UG571 ).Z y n q  U l t r a S c a l e +  M P S o C  D a t a  S h e e t :  D C  a n d  A C  S w i t c h i n g  C h a r a c t e r i s t i c s\nDS925 (v1.12) June 18, 2018  www.xilinx.com  [placeholder placeholder place]\nPr eliminary Pr oduct Specification  17\nSend Feedback\nTable 17:   Differ ential SelectIO DC Input and Output Le vels\nI/O Standar dV ICM (V)1V ID  (V)2V ILHS3V IHHS3V OCM  (V)4V OD  (V)5\nMin T yp Max Min T yp Max Min Max Min T yp Max Min T yp Max\nSUB_L VDS80.500 0.900 1.300 0.070 – – – – 0.700 0.900 1.100 0.100 0.150 0.200\nL VPECL 0.300 1.200 1.425 0.100 0.350 0.600 – – – – – – – –\nSL VS_400_18 0.070 0.200 0.330 0.140 – 0.450 – – – – – – – –\nSL VS_400_25 0.070 0.200 0.330 0.140 – 0.450 – – – – – – – –\nMIPI_DPHY_\nDCI_HS90.070 – 0.330 0.070 – – –0.040 0.460 0.150 0.200 0.250 0.140 0.200 0.270\nNotes:\n1. V ICM  is the input common mode voltage.\n2. V ID  is the input differ ential voltage (Q – Q).\n3. V IHHS  and V ILHS ar e the single-ended input high and lo w voltages, r espectively.\n4. V OCM  is the output common mode voltage.\n5. V OD  is the output differ ential voltage (Q – Q ).\n6. L VDS_25 is specified in T able 23 .\n7. L VDS is specified in T able 24 .\n8. Only the SUB_L VDS r eceiver is supported in HD I/O banks.\n9. High-speed option for MIPI_DPHY_DCI. The V ID  maximum is aligned with the standar d’s specification. A higher V ID  is acceptable as long\nas the V IN  specification is also met.\nTable 18:   Complementary Differ ential SelectIO DC Input and Output Le vels for HD I/O Banks\nI/O Standar dV ICM (V)1V ID  (V)2V OL (V)3V OH (V)4I OL I OH\nMin T yp Max Min Max Max Min mA mA\nDIFF_HSTL_I 0.300 0.750 1.125 0.100 – 0.400 V C C O  – 0.400 8.0 –8.0\nDIFF_HSTL_I_18 0.300 0.900 1.425 0.100 – 0.400 V C C O  – 0.400 8.0 –8.0\nDIFF_HSUL_12 0.300 0.600 0.850 0.100 – 20% V C C O 80% V C C O 0.1 –0.1\nDIFF_SSTL12 0.300 0.600 0.850 0.100 – (V C C O /2) – 0.150 (V C C O /2) + 0.150 14.25 –14.25\nDIFF_SSTL135 0.300 0.675 1.000 0.100 – (V C C O /2) – 0.150 (V C C O /2) + 0.150 8.9 –8.9\nDIFF_SSTL135_II 0.300 0.675 1.000 0.100 – (V C C O /2) – 0.150 (V C C O /2) + 0.150 13.0 –13.0\nDIFF_SSTL15 0.300 0.750 1.125 0.100 – (V C C O /2) – 0.175 (V C C O /2) + 0.175 8.9 –8.9\nDIFF_SSTL15_II 0.300 0.750 1.125 0.100 – (V C C O /2) – 0.175 (V C C O /2) + 0.175 13.0 –13.0\nDIFF_SSTL18_I 0.300 0.900 1.425 0.100 – (V C C O /2) – 0.470 (V C C O /2) + 0.470 8.0 –8.0\nDIFF_SSTL18_II 0.300 0.900 1.425 0.100 – (V C C O /2) – 0.600 (V C C O /2) + 0.600 13.4 –13.4\nNotes:\n1. V ICM  is the input common mode voltage.\n2. V ID  is the input differ ential voltage.\n3. V OL  is the single-ended lo w-output voltage.\n4. V OH  is the single-ended high-output voltage.Z y n q  U l t r a S c a l e +  M P S o C  D a t a  S h e e t :  D C  a n d  A C  S w i t c h i n g  C h a r a c t e r i s t i c s\nDS925 (v1.12) June 18, 2018  www.xilinx.com  [placeholder placeholder place]\nPr eliminary Pr oduct Specification  18\nSend Feedback\nTable 19:   Complementary Differ ential SelectIO DC Input and Output Le vels for HP I/O Banks\nI/O Standar d1V ICM  (V)2V ID  (V)3V OL (V)4V OH (V)5I OL I OH\nMin T yp Max Min Max Max Min mA mA\nDIFF_HSTL_I 0.680 V C C O /2 (V C C O /2) + 0.150 0.100 – 0.400 V C C O  – 0.400 5.8 –5.8\nDIFF_HSTL_I_12 0.400 x V C C O V C C O /2 0.600 x V C C O 0.100 – 0.250 x V C C O 0.750 x V C C O 4.1 –4.1\nDIFF_HSTL_I_18 (V C C O /2) – 0.175 V C C O /2 (V C C O /2) + 0.175 0.100 – 0.400 V C C O  – 0.400 6.2 –6.2\nDIFF_HSUL_12 (V C C O /2) – 0.120 V C C O /2 (V C C O /2) + 0.120 0.100 – 20% V C C O 80% V C C O 0.1 –0.1\nDIFF_SSTL12 (V C C O /2) – 0.150 V C C O /2 (V C C O /2) + 0.150 0.100 – (V C C O /2) – 0.150 (V C C O /2) + 0.150 8.0 –8.0\nDIFF_SSTL135 (V C C O /2) – 0.150 V C C O /2 (V C C O /2) + 0.150 0.100 – (V C C O /2) – 0.150 (V C C O /2) + 0.150 9.0 –9.0\nDIFF_SSTL15 (V C C O /2) – 0.175 V C C O /2 (V C C O /2) + 0.175 0.100 – (V C C O /2) – 0.175 (V C C O /2) + 0.175 10.0 –10.0\nDIFF_SSTL18_I (V C C O /2) – 0.175 V C C O /2 (V C C O /2) + 0.175 0.100 – (V C C O /2) – 0.470 (V C C O /2) + 0.470 7.0 –7.0\nNotes:\n1. DIFF_POD10 and DIFF_POD12 HP I/O bank specifications ar e sho wn in T able 20 , T able 21 , T able 22 .\n2. V ICM  is the input common mode voltage.\n3. V ID  is the input differ ential voltage.\n4. V OL is the single-ended lo w-output voltage.\n5. V OH  is the single-ended high-output voltage.\nTable 20:   DC Input Le vels for Differ ential POD10 and POD12 I/O Standar ds\nI/O Standar d1 , 2V ICM (V) V ID  (V)\nMin T yp Max Min Max\nDIFF_POD10 0.63 0.70 0.77 0.14 –\nDIFF_POD12 0.76 0.84 0.92 0.16 –\nNotes:\n1. T ested accor ding to r ele vant specifications.\n2. Standar ds specified using the default I/O standar d configur ation. For details, see the UltraScale Architecture SelectIO Resources User Guide\n( UG571 ) .\nTable 21:   DC Output Le vels for Single-ended and Differ ential POD10 and POD12 Standar ds\nSymbol Description1 , 2V OUT Min T yp Max Units\nR OL Pull-do wn r esistance V OM_DC  (as described in T able 22 ) 36 40 44 Ω\nR OH Pull-up r esistance V OM_DC  (as described in T able 22 ) 36 40 44 Ω\nNotes:\n1. T ested accor ding to r ele vant specifications.\n2. Standar ds specified using the default I/O standar d configur ation. For details, see the UltraScale Architecture SelectIO Resources User Guide\n( UG571 ) .\nTable 22:   Definitions for DC Output Le vels for Single-ended and Differ ential POD10 and POD12\nStandar ds\nSymbol Description All Speed Gr ades Units\nV OM_DC DC output Mid measur ement le vel (for IV curve linearity) 0.8 x V C C O VZ y n q  U l t r a S c a l e +  M P S o C  D a t a  S h e e t :  D C  a n d  A C  S w i t c h i n g  C h a r a c t e r i s t i c s\nDS925 (v1.12) June 18, 2018  www.xilinx.com  [placeholder placeholder place]\nPr eliminary Pr oduct Specification  19\nSend Feedback\nL V D S  D C  S p e c i f i c a t i o n s  ( L V D S _ 2 5 )\nThe LVDS_25 standard is available in the HD I/O banks. See the UltraScale Architecture SelectIO Resources User\nGuide  (UG571 ) for more in f ormation.\nTable 23:   L VDS_25 DC Specifications\nSymbol DC Par ameter Min T yp Max Units\nV C C O1Supply voltage 2.375 2.500 2.625 V\nV IDIFF Differ ential input voltage:\n(Q – Q), Q = High\n( Q – Q), Q = High100 350 6002mV\nV ICM Input common-mode voltage 0.300 1.200 1.425 V\nNotes:\n1. L VDS_25 in HD I/O banks supports inputs only. L VDS_25 inputs without internal termination have no V C C O  r equir ements. Any V C C O  can be\nchosen as long as the input voltage le vels do not violate the Recommended Operating Condition  ( T able 2 ) specification for the V IN  I/O pin\nvoltage.\n2. Maximum V IDIFF  value is specified for the maximum V ICM  specification. With a lo wer V ICM , a higher V DIFF  is toler ated only when the\nr ecommended oper ating conditions and o vershoot/undershoot V IN  specifications ar e maintained.\nL V D S  D C  S p e c i f i c a t i o n s  ( L V D S )\nThe LVDS standard is available in the HP I/O banks. See the UltraScale Architecture SelectIO Resources User Guide\n(UG571 ) for more in f ormation.\nTable 24:   L VDS DC Specifications\nSymbol DC Par ameter Conditions Min T yp Max Units\nV C C O1Supply voltage 1.710 1.800 1.890 V\nV ODIFF2Differ ential output voltage:\n(Q – Q), Q = High\n( Q  – Q), Q = HighR T  = 100Ω  acr oss Q and Q  signals 247 350 454 mV\nV OCM2Output common-mode voltage R T  = 100Ω  acr oss Q and Q  signals 1.000 1.250 1.425 V\nV IDIFF3Differ ential output voltage:\n(Q – Q), Q = High\n( Q  – Q), Q = High100 350 6003mV\nV ICM_DC4Input common-mode voltage (DC coupling) 0.300 1.200 1.425 V\nV ICM_A C5Input common-mode voltage (A C coupling) 0.600 – 1.100 V\nNotes:\n1. In HP I/O banks, when L VDS is used with input-only functionality, it can be placed in a bank wher e the V C C O  le vels ar e differ ent fr om the\nspecified le vel only if internal differ ential termination is not used. In this scenario, V C C O  must be chosen to ensur e the input pin voltage\nle vels do not violate the Recommended Oper ating Condition ( T able 2 ) specification for the V IN  I/O pin voltage.\n2. V OCM  and V ODIFF  values ar e for L VDS_PRE_EMPHASIS = F ALSE.\n3. Maximum V IDIFF  value is specified for the maximum V ICM  specification. With a lo wer V ICM , a higher V DIFF  is toler ated only when the\nr ecommended oper ating conditions and o vershoot/undershoot V IN  specifications ar e maintained.\n4. Input common mode voltage for DC coupled configur ations. EQU ALIZA TION = EQ_NONE (Default).\n5. External input common mode voltage specification for A C coupled configur ations. EQU ALIZA TION = EQ_LEVEL0, EQ_LEVEL1, EQ_LEVEL2,\nEQ_LEVEL3, EQ_LEVEL4.Z y n q  U l t r a S c a l e +  M P S o C  D a t a  S h e e t :  D C  a n d  A C  S w i t c h i n g  C h a r a c t e r i s t i c s\nDS925 (v1.12) June 18, 2018  www.xilinx.com  [placeholder placeholder place]\nPr eliminary Pr oduct Specification  20\nSend Feedback\nA C  S w i t c h i n g  C h a r a c t e r i s t i c s\nAll values represented in this data sheet are based on the speed specifications  in the Vivado® Design Suite as\noutlined in the following table.\nTable 25:   Speed Specification V ersion By De vice\n2018.2 De vice\n1.20 X CZU2C G, X CZU2EG, X CZU3C G, X CZU3EG, X CZU4C G, X CZU4EG, X CZU4EV, X CZU5C G, X CZU5EG, X CZU5EV, X CZU6C G,\nX CZU6EG, X CZU7C G, X CZU7EG, X CZU7EV, X CZU9C G, X CZU9EG, X CZU11EG, X CZU15EG, X CZU17EG, X CZU19EG\nXAZU2EG, XAZU3EG, XAZU4EV, XAZU5EV\nSwitching char act eristics  are specified  on a per-speed-grade basis and can be designated as Advance,\nPreliminary, or P r oduction.  Each designation  is de fined  as follows:\n•Advance Product S pecification:  These specifications  are based on simulations  only and are typically available\nsoon after  device design specifications  are frozen. Although speed grades with this designation  are\nconsidered r elativ ely  stable and c onserv ativ e,  some under -r eporting  might still occur.\n•Preliminary Product S pecification:  These specifications  are based on complete ES (engineering sample)\nsilicon char act erization.  Devices and speed grades with this designation  are intended to give a be tter\nindication  of the expected performance of pr oduction  silicon. The probability of under -r eporting  delays is\ngreatly reduced as compared to Advance data.\n•Product S pecification:  These specifications  are released once enough pr oduction  silicon of a particular\ndevice family member has been characterized to provide full c orr elation  between specifications  and devices\nover numerous pr oduction  lots. There is no under -r eporting  of delays, and customers receive formal\nno tification  of any subsequent changes. Typically, the slowest speed grades tr ansition  to pr oduction  before\nfaster speed grades.\nT e s t i n g  o f  A C  S w i t c h i n g  C h a r a c t e r i s t i c s\nInternal timing  parameters are derived from measuring internal test patterns.  All AC switching char act eristics\nare r epr esen tativ e  of worst-case supply voltage and junction  temperature c onditions.\nFor more specific,  more precise, and worst-case guaranteed data, use the values reported by the static  timing\nanalyzer and back-annotate to the simulation  net list. Unless otherwise noted, values apply to all Zynq\nUltraScale+ MPSoCs.\nS p e e d  G r a d e  D e s i g n a t i o n s\nSince individual family members are produced at differ en t  times,  the migr ation  from one category to another\ndepends completely on the status of the f abrication  process for each device. Table 26  correlates the current\nstatus of the Zynq UltraScale+ MPSoC on a per speed grade basis. See Table 3  for oper ating  voltages listed by\nspeed grade.Z y n q  U l t r a S c a l e +  M P S o C  D a t a  S h e e t :  D C  a n d  A C  S w i t c h i n g  C h a r a c t e r i s t i c s\nDS925 (v1.12) June 18, 2018  www.xilinx.com  [placeholder placeholder place]\nPr eliminary Pr oduct Specification  21\nSend Feedback\nTable 26:   Speed Gr ade Designations b y De vice\nDe viceSpeed Gr ade, T emper atur e Ranges, and V C CINT  Oper ating V oltages1\nAdvance Pr eliminary Pr oduction\nX CZU2C G -2E (V C CINT  = 0.85V), -2I (V C CINT  = 0.85V)\n-1E (V C CINT  = 0.85V), -1I (V C CINT  = 0.85V)\n-2LE (V C CINT  = 0.85V), -2LE (V C CINT  = 0.72V)1\n-1LI (V C CINT  = 0.85V), -1LI (V C CINT  = 0.72V)1\nX CZU2EG -2E (V C CINT  = 0.85V), -2I (V C CINT  = 0.85V)\n-1E (V C CINT  = 0.85V), -1I (V C CINT  = 0.85V)\n-2LE (V C CINT  = 0.85V), -2LE (V C CINT  = 0.72V)1\n-1LI (V C CINT  = 0.85V), -1LI (V C CINT  = 0.72V)1\nX CZU3C G -2E (V C CINT  = 0.85V), -2I (V C CINT  = 0.85V)\n-1E (V C CINT  = 0.85V), -1I (V C CINT  = 0.85V)\n-2LE (V C CINT  = 0.85V), -2LE (V C CINT  = 0.72V)1\n-1LI (V C CINT  = 0.85V), -1LI (V C CINT  = 0.72V)1\nX CZU3EG -2E (V C CINT  = 0.85V), -2I (V C CINT  = 0.85V)\n-1E (V C CINT  = 0.85V), -1I (V C CINT  = 0.85V)\n-2LE (V C CINT  = 0.85V), -2LE (V C CINT  = 0.72V)1\n-1LI (V C CINT  = 0.85V), -1LI (V C CINT  = 0.72V)1\nX CZU4C G -2E (V C CINT  = 0.85V), -2I (V C CINT  = 0.85V)\n-1E (V C CINT  = 0.85V), -1I (V C CINT  = 0.85V)\n-2LE (V C CINT  = 0.85V), -2LE (V C CINT  = 0.72V)1\n-1LI (V C CINT  = 0.85V), -1LI (V C CINT  = 0.72V)1\nX CZU4EG -3E (V C CINT  = 0.90V) -2E (V C CINT  = 0.85V), -2I (V C CINT  = 0.85V)\n-1E (V C CINT  = 0.85V), -1I (V C CINT  = 0.85V)\n-2LE (V C CINT  = 0.85V), -2LE (V C CINT  = 0.72V)1\n-1LI (V C CINT  = 0.85V), -1LI (V C CINT  = 0.72V)1\nX CZU4EV -3E (V C CINT  = 0.90V) -2E (V C CINT  = 0.85V), -2I (V C CINT  = 0.85V)\n-1E (V C CINT  = 0.85V), -1I (V C CINT  = 0.85V)\n-2LE (V C CINT  = 0.85V), -2LE (V C CINT  = 0.72V)1\n-1LI (V C CINT  = 0.85V), -1LI (V C CINT  = 0.72V)1\nX CZU5C G -2E (V C CINT  = 0.85V), -2I (V C CINT  = 0.85V)\n-1E (V C CINT  = 0.85V), -1I (V C CINT  = 0.85V)\n-2LE (V C CINT  = 0.85V), -2LE (V C CINT  = 0.72V)1\n-1LI (V C CINT  = 0.85V), -1LI (V C CINT  = 0.72V)1\nX CZU5EG -3E (V C CINT  = 0.90V) -2E (V C CINT  = 0.85V), -2I (V C CINT  = 0.85V)\n-1E (V C CINT  = 0.85V), -1I (V C CINT  = 0.85V)\n-2LE (V C CINT  = 0.85V), -2LE (V C CINT  = 0.72V)1\n-1LI (V C CINT  = 0.85V), -1LI (V C CINT  = 0.72V)1\nX CZU5EV -3E (V C CINT  = 0.90V) -2E (V C CINT  = 0.85V), -2I (V C CINT  = 0.85V)\n-1E (V C CINT  = 0.85V), -1I (V C CINT  = 0.85V)\n-2LE (V C CINT  = 0.85V), -2LE (V C CINT  = 0.72V)1\n-1LI (V C CINT  = 0.85V), -1LI (V C CINT  = 0.72V)1\nX CZU6C G -2E (V C CINT  = 0.85V), -2I (V C CINT  = 0.85V)\n-1E (V C CINT  = 0.85V), -1I (V C CINT  = 0.85V)\n-2LE (V C CINT  = 0.85V), -2LE (V C CINT  = 0.72V)1\n-1LI (V C CINT  = 0.85V), -1LI (V C CINT  = 0.72V)1\nX CZU6EG -3E (V C CINT  = 0.90V) -2E (V C CINT  = 0.85V), -2I (V C CINT  = 0.85V)\n-1E (V C CINT  = 0.85V), -1I (V C CINT  = 0.85V)\n-2LE (V C CINT  = 0.85V), -2LE (V C CINT  = 0.72V)1\n-1LI (V C CINT  = 0.85V), -1LI (V C CINT  = 0.72V)1Z y n q  U l t r a S c a l e +  M P S o C  D a t a  S h e e t :  D C  a n d  A C  S w i t c h i n g  C h a r a c t e r i s t i c s\nDS925 (v1.12) June 18, 2018  www.xilinx.com  [placeholder placeholder place]\nPr eliminary Pr oduct Specification  22\nSend Feedback\nTable 26:   Speed Gr ade Designations b y De vice  (cont\'d)\nDe viceSpeed Gr ade, T emper atur e Ranges, and V C CINT  Oper ating V oltages1\nAdvance Pr eliminary Pr oduction\nX CZU7C G -2E (V C CINT  = 0.85V), -2I (V C CINT  = 0.85V)\n-1E (V C CINT  = 0.85V), -1I (V C CINT  = 0.85V)\n-2LE (V C CINT  = 0.85V), -2LE (V C CINT  = 0.72V)1\n-1LI (V C CINT  = 0.85V), -1LI (V C CINT  = 0.72V)1\nX CZU7EG -3E (V C CINT  = 0.90V) -2E (V C CINT  = 0.85V), -2I (V C CINT  = 0.85V)\n-1E (V C CINT  = 0.85V), -1I (V C CINT  = 0.85V)\n-2LE (V C CINT  = 0.85V), -2LE (V C CINT  = 0.72V)1\n-1LI (V C CINT  = 0.85V), -1LI (V C CINT  = 0.72V)1\nX CZU7EV -3E (V C CINT  = 0.90V) -2E (V C CINT  = 0.85V), -2I (V C CINT  = 0.85V)\n-1E (V C CINT  = 0.85V), -1I (V C CINT  = 0.85V)\n-2LE (V C CINT  = 0.85V), -2LE (V C CINT  = 0.72V)1\n-1LI (V C CINT  = 0.85V), -1LI (V C CINT  = 0.72V)1\nX CZU9C G -2E (V C CINT  = 0.85V), -2I (V C CINT  = 0.85V)\n-1E (V C CINT  = 0.85V), -1I (V C CINT  = 0.85V)\n-2LE (V C CINT  = 0.85V), -2LE (V C CINT  = 0.72V)1\n-1LI (V C CINT  = 0.85V), -1LI (V C CINT  = 0.72V)1\nX CZU9EG -3E (V C CINT  = 0.90V) -2E (V C CINT  = 0.85V), -2I (V C CINT  = 0.85V)\n-1E (V C CINT  = 0.85V), -1I (V C CINT  = 0.85V)\n-2LE (V C CINT  = 0.85V), -2LE (V C CINT  = 0.72V)1\n-1LI (V C CINT  = 0.85V), -1LI (V C CINT  = 0.72V)1\nX CZU11EG -3E (V C CINT  = 0.90V)\n-2E (V C CINT  = 0.85V), -2I (V C CINT  = 0.85V)\n-1E (V C CINT  = 0.85V), -1I (V C CINT  = 0.85V)\n-2LE (V C CINT  = 0.85V), -2LE (V C CINT  = 0.72V)1\n-1LI (V C CINT  = 0.85V), -1LI (V C CINT  = 0.72V)1\nX CZU15EG -3E (V C CINT  = 0.90V)\n-2E (V C CINT  = 0.85V), -2I (V C CINT  = 0.85V)\n-1E (V C CINT  = 0.85V), -1I (V C CINT  = 0.85V)\n-2LE (V C CINT  = 0.85V), -2LE (V C CINT  = 0.72V)1\n-1LI (V C CINT  = 0.85V), -1LI (V C CINT  = 0.72V)1\nX CZU17EG -3E (V C CINT  = 0.90V)\n-2E (V C CINT  = 0.85V), -2I (V C CINT  = 0.85V)\n-1E (V C CINT  = 0.85V), -1I (V C CINT  = 0.85V)\n-2LE (V C CINT  = 0.85V), -2LE (V C CINT  = 0.72V)1\n-1LI (V C CINT  = 0.85V), -1LI (V C CINT  = 0.72V)1\nX CZU19EG -3E (V C CINT  = 0.90V)\n-2E (V C CINT  = 0.85V), -2I (V C CINT  = 0.85V)\n-1E (V C CINT  = 0.85V), -1I (V C CINT  = 0.85V)\n-2LE (V C CINT  = 0.85V), -2LE (V C CINT  = 0.72V)1\n-1LI (V C CINT  = 0.85V), -1LI (V C CINT  = 0.72V)1\nXAZU2EG -1I (V C CINT  = 0.85V)\n-1Q (V C CINT  = 0.85V)\n-1LI (V C CINT  = 0.72V)1\nXAZU3EG -1I (V C CINT  = 0.85V)\n-1Q (V C CINT  = 0.85V)\n-1LI (V C CINT  = 0.72V)1Z y n q  U l t r a S c a l e +  M P S o C  D a t a  S h e e t :  D C  a n d  A C  S w i t c h i n g  C h a r a c t e r i s t i c s\nDS925 (v1.12) June 18, 2018  www.xilinx.com  [placeholder placeholder place]\nPr eliminary Pr oduct Specification  23\nSend Feedback\nTable 26:   Speed Gr ade Designations b y De vice  (cont\'d)\nDe viceSpeed Gr ade, T emper atur e Ranges, and V C CINT  Oper ating V oltages1\nAdvance Pr eliminary Pr oduction\nXAZU4EV -1I (V C CINT  = 0.85V)\n-1Q (V C CINT  = 0.85V)\n-1LI (V C CINT  = 0.72V)1\nXAZU5EV -1I (V C CINT  = 0.85V)\n-1Q (V C CINT  = 0.85V)\n-1LI (V C CINT  = 0.72V)1\nNotes:\n1. The lo west po wer -1L and -2L de vices, wher e V C CINT  = 0.72V, ar e listed in the Vivado Design Suite as -1L V and -2L V r espectively.\nP r o d u c t i o n  S i l i c o n  a n d  S o f t w a r e  S t a t u s\nIn some cases, a particular  family member (and speed grade) is released to pr oduction  before a speed\nspecification  is released with the correct label (Advance, Preliminary, P r oduction ).  Any labeling discrepancies are\ncorrected in subsequent speed specification  releases.\nTable 27  lists the pr oduction  released Zynq UltraScale+ MPSoC, speed grade, and the minimum corresponding\nsupported speed specification  version and Vivado so ftw ar e  revisions. The Vivado so ftw ar e  and speed\nspecifications  listed are the minimum releases required for pr oduction.  All subsequent releases of so ftw ar e  and\nspeed specifications  are valid.Z y n q  U l t r a S c a l e +  M P S o C  D a t a  S h e e t :  D C  a n d  A C  S w i t c h i n g  C h a r a c t e r i s t i c s\nDS925 (v1.12) June 18, 2018  www.xilinx.com  [placeholder placeholder place]\nPr eliminary Pr oduct Specification  24\nSend Feedback\nTable 27:   Zynq Ultr aScale+ MPSoC De vice Pr oduction Softwar e and Speed Specification Release\nDe viceSpeed Gr ade and V C CINT  Oper ating V oltages\n0.90V 0.85V 0.72V\n-3 -2 -1 -1Q -2L -1L -2L -1L\nX CZU2C G N/A Vivado tools 2017.1 v1.10 N/A Vivado tools 2017.3.1 v1.16\nX CZU2EG N/A Vivado tools 2017.1 v1.10 N/A Vivado tools 2017.3.1 v1.16\nX CZU3C G N/A Vivado tools 2017.1 v1.10 N/A Vivado tools 2017.3.1 v1.16\nX CZU3EG N/A Vivado tools 2017.1 v1.10 N/A Vivado tools 2017.3.1 v1.16\nX CZU4C G N/A Vivado tools 2017.4 v1.17 N/A Vivado tools 2017.4.1 v1.18\nX CZU4EG Vivado tools 2017.4 v1.17 N/A Vivado tools 2017.4.1 v1.18\nX CZU4EV Vivado tools 2017.4 v1.17 N/A Vivado tools 2017.4.1 v1.18\nX CZU5C G N/A Vivado tools 2017.4 v1.17 N/A Vivado tools 2017.4.1 v1.18\nX CZU5EG Vivado tools 2017.4 v1.17 N/A Vivado tools 2017.4.1 v1.18\nX CZU5EV Vivado tools 2017.4 v1.17 N/A Vivado tools 2017.4.1 v1.18\nX CZU6C G N/A Vivado tools 2017.1 v1.10 N/A Vivado tools 2017.3.1 v1.16\nX CZU6EG Vivado tools 2017.1 v1.10 N/A Vivado tools 2017.3.1 v1.16\nX CZU7C G N/A Vivado tools 2017.4 v1.17 N/A Vivado tools 2017.4.1 v1.18\nX CZU7EG Vivado tools 2017.4 v1.17 N/A Vivado tools 2017.4.1 v1.18\nX CZU7EV Vivado tools 2017.4 v1.17 N/A Vivado tools 2017.4.1 v1.18\nX CZU9C G N/A Vivado tools 2017.1 v1.10 N/A Vivado tools 2017.3.1 v1.16\nX CZU9EG Vivado tools 2017.1 v1.10 N/A Vivado tools 2017.3.1 v1.16\nX CZU11EG Vivado tools\n2018.1 v1.19Vivado tools 2017.3 v1.15 N/A Vivado tools 2017.4.1 v1.18\nX CZU15EG Vivado tools\n2018.1 v1.19Vivado tools 2017.2 v1.12 N/A Vivado tools 2017.3.1 v1.16\nX CZU17EG Vivado tools\n2018.1 v1.19Vivado tools 2017.2.1 v1.13 N/A Vivado tools 2017.4 v1.17\nX CZU19EG Vivado tools\n2018.1 v1.19Vivado tools 2017.2.1 v1.13 N/A Vivado tools 2017.4 v1.17\nXAZU2EG N/A N/A Vivado tools 2017.3 v1.15 N/A N/A N/A Vivado tools\n2017.3.1\nv1.16\nXAZU3EG N/A N/A Vivado tools 2017.3 v1.15 N/A N/A N/A Vivado tools\n2017.3.1\nv1.16\nXAZU4EV N/A N/A Vivado tools\n2017.4 v1.17Vivado tools\n2018.2 v1.20N/A N/A N/A Vivado tools\n2017.4.1\nv1.18\nXAZU5EV N/A N/A Vivado tools\n2017.4 v1.17Vivado tools\n2018.2 v1.20N/A N/A N/A Vivado tools\n2017.4.1\nv1.18\nNotes:\n1. See T able 3  for the complete list of oper ating voltages b y speed gr ade.\n2. Blank entries indicate a de vice and/or speed gr ade in Advance or Pr eliminary status.Z y n q  U l t r a S c a l e +  M P S o C  D a t a  S h e e t :  D C  a n d  A C  S w i t c h i n g  C h a r a c t e r i s t i c s\nDS925 (v1.12) June 18, 2018  www.xilinx.com  [placeholder placeholder place]\nPr eliminary Pr oduct Specification  25\nSend Feedback\nP r o c e s s o r  S y s t e m  ( P S )  P e r f o r m a n c e  C h a r a c t e r i s t i c s\nTable 28:   Pr ocessor Performance\nSymbol DescriptionSpeed Gr ade\nUnits\n-3 -2 -1\nF APUMAX Maximum APU clock fr equency 1500 1333 1200 MHz\nF RPUMAX Maximum RPU clock fr equency 600 533 500 MHz\nF GPUMAX Maximum GPU clock fr equency 667 600 600 MHz\nTable 29:   Configur ation and Security Unit Performance\nSymbol DescriptionSpeed Gr ade\nUnits\n-3 -2 -1\nF CSUCIBMAX Maximum CSU crypto interface block fr equency 400 400 400 MHz\nTable 30:   PS DDR Performance\nMemory\nStandar dPackage DRAM T ypeSpeed Gr ade\nUnits -3 -2 -1\nMin Max Min Max Min Max\nDDR44All FFV packages, FB VB900,\nand SFV C784Single r ank component 664 2400 664 2400 664 2400 Mb/s\n1 r ank DIMM1 , 2664 2133 664 2133 664 2133 Mb/s\n2 r ank DIMM1 , 3664 1866 664 1866 664 1866 Mb/s\nSFV A625 Single r ank component 664 2133 664 2133 664 2133 Mb/s\n1 r ank DIMM1 , 2664 1866 664 1866 664 1866 Mb/s\n2 r ank DIMM1 , 3664 1600 664 1600 664 1600 Mb/s\nSB V A484 Single r ank component 664 1066 664 1066 664 1066 Mb/s\n1 r ank DIMM1 , 2664 1066 664 1066 664 1066 Mb/s\n2 r ank DIMM1 , 3664 1066 664 1066 664 1066 Mb/s\nLPDDR45All FFV packages, FB VB900\nand SFV C784Single die package7664 2400 664 2400 664 2400 Mb/s\nDual die package6 , 7664 2133 664 2133 664 2133 Mb/s\nSFV A625 Single die package7664 2133 664 2133 664 2133 Mb/s\nDual die package6 , 7664 1866 664 1866 664 1866 Mb/s\nSB V A484 Single die package7664 1066 664 1066 664 1066 Mb/s\nDual die package6 , 7664 1066 664 1066 664 1066 Mb/sZ y n q  U l t r a S c a l e +  M P S o C  D a t a  S h e e t :  D C  a n d  A C  S w i t c h i n g  C h a r a c t e r i s t i c s\nDS925 (v1.12) June 18, 2018  www.xilinx.com  [placeholder placeholder place]\nPr eliminary Pr oduct Specification  26\nSend Feedback\nTable 30:   PS DDR Performance  (cont\'d)\nMemory\nStandar dPackage DRAM T ypeSpeed Gr ade\nUnits -3 -2 -1\nMin Max Min Max Min Max\nDDR3 All FFV packages, FB VB900\nand SFV C784Single r ank component 664 2133 664 2133 664 2133 Mb/s\n1 r ank DIMM1 , 2664 1866 664 1866 664 1866 Mb/s\n2 r ank DIMM1 , 3664 1600 664 1600 664 1600 Mb/s\nSFV A625 Single r ank component 664 1866 664 1866 664 1866 Mb/s\n1 r ank DIMM1 , 2664 1600 664 1600 664 1600 Mb/s\n2 r ank DIMM1 , 3664 1333 664 1333 664 1333 Mb/s\nSB V A484 Single r ank component 664 1066 664 1066 664 1066 Mb/s\n1 r ank DIMM1 , 2664 1066 664 1066 664 1066 Mb/s\n2 r ank DIMM1 , 3664 1066 664 1066 664 1066 Mb/s\nDDR3L All FFV packages, FB VB900\nand SFV C784Single r ank component 664 1866 664 1866 664 1866 Mb/s\n1 r ank DIMM1 , 2664 1600 664 1600 664 1600 Mb/s\n2 r ank DIMM1 , 3664 1333 664 1333 664 1333 Mb/s\nSFV A625 Single r ank component 664 1600 664 1600 664 1600 Mb/s\n1 r ank DIMM1 , 2664 1333 664 1333 664 1333 Mb/s\n2 r ank DIMM1 , 3664 1066 664 1066 664 1066 Mb/s\nSB V A484 Single r ank component 664 1066 664 1066 664 1066 Mb/s\n1 r ank DIMM1 , 2664 1066 664 1066 664 1066 Mb/s\n2 r ank DIMM1 , 3664 1066 664 1066 664 1066 Mb/s\nLPDDR3 All FFV packages, FB VB900\nand SFV C784Single die package8664 1600 664 1600 664 1600 Mb/s\nDual die package8664 1333 664 1333 664 1333 Mb/s\nSFV A625 Single die package8664 1333 664 1333 664 1333 Mb/s\nDual die package8664 1066 664 1066 664 1066 Mb/s\nSB V A484 Single die package8664 1066 664 1066 664 1066 Mb/s\nDual die package8664 1066 664 1066 664 1066 Mb/s\nNotes:\n1. Dual in-line memory module (DIMM) includes RDIMM, SODIMM, and UDIMM.\n2. Includes: 1 r ank 1 slot, dual-die package 2 r ank.\n3. Includes: 2 r ank 1 slot.\n4. The JEDEC JESD79-4B standar d for DDR4 SDRAM limits the maximum t CK  to 1.6 ns. Because of this limitation, Xilinx r ecommends working\nwith your DRAM vendor to verify support for data r ates at or less than 1066 Mb/s.\n5. Byte-mode LPDDR4 de vices ar e not supported.\n6. Dual die package includes single die with EC C.\n7. LPDDR4 support is only available as a 32-bit interface.\n8. 64-bit LPDDR3 interface performance values ar e defined without EC C support.Z y n q  U l t r a S c a l e +  M P S o C  D a t a  S h e e t :  D C  a n d  A C  S w i t c h i n g  C h a r a c t e r i s t i c s\nDS925 (v1.12) June 18, 2018  www.xilinx.com  [placeholder placeholder place]\nPr eliminary Pr oduct Specification  27\nSend Feedback\nTable 31:   PS NAND NV-DDR Synchr onous Performance\nMemory Standar d ModeSpeed Gr ade\nUnits -3 -2 -1\nMax Max Max\nNV-DDR15 200 200 200 Mb/s\n4 166.6 166.6 166.6 Mb/s\n3 133.3 133.3 133.3 Mb/s\n2 100 100 100 Mb/s\n1 66.6 66.6 66.6 Mb/s\n0 40 40 40 Mb/s\nNotes:\n1. The PS NAND memory contr oller interface for NV-DDR switching char acteristics meets the r equir ements of the ONFI 3.1 specification.\nTable 32:   PS NAND SDR Asynchr onous Performance\nMemory Standar d ModeSpeed Gr ade\nUnits -3 -2 -1\nMax Max Max\nSDR1 , 25 50 50 50 Mb/s\n4 40 40 40 Mb/s\n3 33.3 33.3 33.3 Mb/s\n2 28.5 28.5 28.5 Mb/s\n1 20 20 20 Mb/s\n0 10 10 10 Mb/s\nNotes:\n1. The PS NAND memory contr oller interface for SDR switching char acteristics meets the r equir ements of the ONFI 3.1 specification.\n2. The NAND contr oller r efer ence clock fr equency maximum is 83 MHz.\nTable 33:   PS-PL Interface Performance\nSymbol Description Min Max Units\nF EMIOGEMCLK EMIO gigabit Ethernet contr oller maximum fr equency – 125 MHz\nF EMIOSDCLK EMIO SD contr oller maximum fr equency – 25 MHz\nF EMIOSPICLK EMIO SPI contr oller maximum fr equency – 25 MHz\nF EMIO TRA CECLK EMIO tr ace contr oller maximum fr equency – 125 MHz\nF FCIDMA CLK Flo w contr ol interface DMA maximum fr equency – 333 MHz\nF AXICLK Maximum AXI interface performance – 333 MHz\nF DPLIVEVIDEO DisplayPort contr oller live video interface maximum fr equency – 300 MHzZ y n q  U l t r a S c a l e +  M P S o C  D a t a  S h e e t :  D C  a n d  A C  S w i t c h i n g  C h a r a c t e r i s t i c s\nDS925 (v1.12) June 18, 2018  www.xilinx.com  [placeholder placeholder place]\nPr eliminary Pr oduct Specification  28\nSend Feedback\nP S  S w i t c h i n g  C h a r a c t e r i s t i c s\nP S  C l o c k s\nTable 34:   PS Refer ence Clock Requir ements\nSymbol Description1Min T yp Max Units\nT RMSJPSCLK PS_REF_CLK input RMS clock jitter – – 3 ps\nT PJPSCLK PS_REF_CLK input period jitter (peak-to-peak)\nNumber of clock cycles = 10,000– – 50 ps\nT DCPSCLK PS_REF_CLK duty cycle 45 – 55 %\nT RFPSCLK PS_REF_CLK rise time (20%–80%) and fall time (80%–20%) – – 2.22 ns\nF PSCLK PS_REF_CLK fr equency 27 – 60 MHz\nNotes:\n1. The values in this table ar e applicable to alternative PS r efer ence clock inputs AL T_REF_CLK, AUX_REF_CLK, and VIDEO_CLK.\nTable 35:   PS RT C Crystal Requir ements\nSymbol Description1Min T yp Max Units\nF XT AL Par allel r esonance crystal fr equency – 32.8 – KHz\nT FTXT AL Fr equency toler ance –20 – 20 ppm\nC XT AL Load capacitance for crystal par allel r esonance – 12.5 – pF\nR ESR Crystal ESR (16.8 and 19.2 MHz) – 70 – KΩ\nC SHUNT Crystal shunt capacitance – 1.4 – pF\nNotes:\n1. Requir ed boar d components: Feedback r esistor = 4.7 M Ω, PCB and pad capacitance = 1.5 pF, C 1  and C 2  capacitance = 21 pF.\nTable 36:   PS PLL Switching Char acteristics\nSymbol DescriptionSpeed Gr ade\nUnits\n-3 -2 -1\nT L OCKPSPLL PLL maximum lock time 100 100 100 µs\nF PSPLLMAX PLL maximum output fr equency 1600 1600 1600 MHz\nF PSPLLMIN PLL minimum output fr equency 750 750 750 MHz\nF PSPLL V C OMAX PLL maximum V C O fr equency 3000 3000 3000 MHz\nF PSPLL V C OMIN PLL minimum V C O fr equency 1500 1500 1500 MHzZ y n q  U l t r a S c a l e +  M P S o C  D a t a  S h e e t :  D C  a n d  A C  S w i t c h i n g  C h a r a c t e r i s t i c s\nDS925 (v1.12) June 18, 2018  www.xilinx.com  [placeholder placeholder place]\nPr eliminary Pr oduct Specification  29\nSend Feedback\nTable 37:   PS Reset Assertion Timing Requir ements\nSymbol Description Min T yp Max Units\nT PSPOR Requir ed PS_POR_B assertion time110 – – µs\nT PSRST Requir ed PS_SRST_B assertion time 3 – – PS_REF_CLK Clock Cycles\nNotes:\n1. PS_POR_B must be asserted Lo w at po wer-up and continue to be asserted for a dur ation of T PSPOR  after all the PS supply voltages r each\nminimum le vels. PS_POR_B must be asserted Lo w for the dur ation of T POR  when the PS and PL po wer-up at the same time and the\napplication uses both the PS and PL after po wer-up.\nTable 38:   PS Clocks Switching Char acteristics\nSymbol DescriptionSpeed Gr ade\nUnits\n-3 -2 -1\nF T OPSW_MAINMAX FPD AXI inter connect clock maximum fr equency 600 533 533 MHz\nF T OPSW_LSBUSMAX FPD APB bus clock maximum fr equency 100 100 100 MHz\nF GDMAMAX FPD-DMA contr oller clock maximum fr equency 600 600 600 MHz\nF DPDMAMAX DisplayPort contr oller clock maximum fr equency 600 600 600 MHz\nF LPD_SWIT CH_CTRLMAX LPD AXI inter connect clock maximum fr equency 600 500 500 MHz\nF LPD_LSBUS_CTRLMAX LPD APB bus clock maximum fr equency 100 100 100 MHz\nF ADMAMAX LPD-DMA maximum fr equency 600 500 500 MHz\nF APLL_T O_LPDMAX APLL_T O_LPD maximum fr equency 533 533 533 MHz\nF DPLL_T O_LPDMAX DPLL_T O_LPD maximum fr equency 533 533 533 MHz\nF VPLL_T O_LPDMAX VPLL_T O_LPD maximum fr equency 533 533 533 MHz\nF IOPLL_T O_LPDMAX IOPLL_T O_LPD maximum fr equency 533 533 533 MHz\nF RPLL_T O_FPDMAX RPLL_T O_FPD maximum fr equency 533 533 533 MHz\nP S  C o n f i g u r a t i o n\nTable 39:   Pr ocessor Configur ation Access Port Switching Char acteristics\nSymbol DescriptionSpeed Gr ade and V C CINT  Oper ating V oltages\nUnits 0.90V 0.85V 0.72V\n-3 -2 -1 -2 -1\nF PCAPCK Maximum pr ocessor configur ation access port (PCAP)\nfr equency200 200 200 150 150 MHzZ y n q  U l t r a S c a l e +  M P S o C  D a t a  S h e e t :  D C  a n d  A C  S w i t c h i n g  C h a r a c t e r i s t i c s\nDS925 (v1.12) June 18, 2018  www.xilinx.com  [placeholder placeholder place]\nPr eliminary Pr oduct Specification  30\nSend Feedback\nTable 40:   Boundary-Scan Port Switching Char acteristics\nSymbol DescriptionSpeed Gr ade and V C CINT  Oper ating V oltages\nUnits 0.90V 0.85V 0.72V\n-3 -2 -1 -2 -1\nF T CK JT A G clock maximum fr equency 25 25 25 15 15 MHz\nT T APT CK /T T CKT AP TMS and TDI setup and hold 4.0/2.0 4.0/2.0 4.0/2.0 5.0/2.0 5.0/2.0 ns, Min\nT T CKTDO T CK falling edge to TDO output 16.1 16.1 16.1 24 24 ns, Max\nNotes:\n1. The test conditions ar e configur ed to the L V CMOS 3.3V I/O standar d with a 12 mA drive str ength.\nP S  I n t e r f a c e  S p e c i f i c a t i o n s\nP S  Q u a d - S P I  C o n t r o l l e r  I n t e r f a c e\nTable 41:   Generic Quad-SPI Interface\nSymbol Description1Load Conditions2Min Max Units\nQuad-SPI de vice clock fr equency oper ating at 150 MHz. Loopback enabled. L V CMOS 1.8V or L V CMOS 3.3V I/O standar d.\nT DC QSPICLK1 Quad-SPI clock duty cycle 15 pF 45 55 %\nT QSPISSSCLK1 Slave select asserted to ne xt clock edge 15 pF 5.0 – ns\nT QSPISCLKSS1 Clock edge to slave select deasserted 15 pF 5.0 – ns\nT QSPICK O1 Clock to output delay, all outputs 15 pF 2.9 4.5 ns\nT QSPIDCK1 Setup time, all inputs 15 pF 0.9 – ns\nT QSPICKD1 Hold time, all inputs 15 pF 1.0 – ns\nF QSPICLK1 Quad-SPI de vice clock fr equency 15 pF – 150 MHz\nF QSPIREFCLK1 Quad-SPI r efer ence clock fr equency 15 pF – 300 MHz\nQuad-SPI de vice clock fr equency oper ating at 100 MHz. Loopback enabled. L V CMOS 1.8V or L V CMOS 3.3V I/O standar d.\nT DC QSPICLK2 Quad-SPI clock duty cycle 15 pF 45 55 %\n30 pF 45 55 %\nT QSPISSSCLK2 Slave select asserted to ne xt clock edge 15 pF 5.0 – ns\n30 pF 5.0 – ns\nT QSPISCLKSS2 Clock edge to slave select deasserted 15 pF 5.0 – ns\n30 pF 5.0 – ns\nT QSPICK O2 Clock to output delay, all outputs 15 pF 3.2 7.4 ns\n30 pF 3.2 7.4 ns\nT QSPIDCK2 Setup time, all inputs 15 pF 2.3 – ns\n30 pF 2.3 – ns\nT QSPICKD2 Hold time, all inputs 15 pF 0.0 – ns\n30 pF 0.0 – ns\nF QSPICLK2 Quad-SPI de vice clock fr equency 15 pF – 100 MHz\n30 pF – 100 MHzZ y n q  U l t r a S c a l e +  M P S o C  D a t a  S h e e t :  D C  a n d  A C  S w i t c h i n g  C h a r a c t e r i s t i c s\nDS925 (v1.12) June 18, 2018  www.xilinx.com  [placeholder placeholder place]\nPr eliminary Pr oduct Specification  31\nSend Feedback\nTable 41:   Generic Quad-SPI Interface  (cont\'d)\nSymbol Description1Load Conditions2Min Max Units\nF QSPIREFCLK2 Quad-SPI r efer ence clock fr equency 15 pF – 200 MHz\n30 pF – 200 MHz\nQuad-SPI de vice clock fr equency oper ating at 40 MHz. Loopback disabled. L V CMOS 1.8V I/O standar d.\nT DC QSPICLK3 Quad-SPI clock duty cycle 15 pF 45 55 %\n30 pF 45 55 %\nT QSPISSSCLK3 Slave select asserted to ne xt clock edge315 pF 7.0 – ns\n30 pF 7.0 – ns\nT QSPISCLKSS3 Clock edge to slave select deasserted 15 pF 7.0 – ns\n30 pF 7.0 – ns\nT QSPICK O3 Clock to output delay, all outputs 15 pF 5.2 14.8 ns\n30 pF 5.2 14.8 ns\nT QSPIDCK3 Setup time, all inputs 15 pF 13.4 – ns\n30 pF 14.1 – ns\nT QSPICKD3 Hold time, all inputs 15 pF 0.0 – ns\n30 pF 0.0 – ns\nF QSPIREFCLK3 Quad-SPI r efer ence clock fr equency 15 pF – 160 MHz\n30 pF – 160 MHz\nF QSPICLK3 Quad-SPI clock fr equency 15 pF – 40 MHz\n30 pF – 40 MHz\nQuad-SPI de vice clock fr equency oper ating at 40 MHz. Loopback disabled. L V CMOS 3.3V I/O standar d.\nT DC QSPICLK4 Quad-SPI clock duty cycle 15 pF 45 55 %\n30 pF 45 55 %\nT QSPISSSCLK4 Slave select asserted to ne xt clock edge315 pF 7.0 – ns\n30 pF 7.0 – ns\nT QSPISCLKSS4 Clock edge to slave select deasserted 15 pF 7.0 – ns\n30 pF 7.0 – ns\nT QSPICK O4 Clock to output delay, all outputs 15 pF 5.2 14.8 ns\n30 pF 5.2 14.8 ns\nT QSPIDCK4 Setup time, all inputs 15 pF 13.9 – ns\n30 pF 14.9 – ns\nT QSPICKD4 Hold time, all inputs 15 pF 0.0 – ns\n30 pF 0.0 – ns\nF QSPIREFCLK4 Quad-SPI r efer ence clock fr equency 15 pF – 160 MHz\n30 pF – 160 MHz\nF QSPICLK4 Quad-SPI clock fr equency 15 pF – 40 MHz\n30 pF – 40 MHz\nNotes:\n1. The test conditions ar e configur ed for the generic Quad-SPI interface at 150/100 MHz with a 12 mA drive str ength and fast sle w r ate.\n2. 30 pF loads ar e for dual-par allel stack ed or stack ed modes.\n3. T QSPISSSCLK3  and T QSPISSSCLK4  ar e only valid when two r efer ence clock cycles ar e pr ogr ammed between the chip select and clock.Z y n q  U l t r a S c a l e +  M P S o C  D a t a  S h e e t :  D C  a n d  A C  S w i t c h i n g  C h a r a c t e r i s t i c s\nDS925 (v1.12) June 18, 2018  www.xilinx.com  [placeholder placeholder place]\nPr eliminary Pr oduct Specification  32\nSend Feedback\nTable 42:   Linear Quad-SPI Interface\nSymbol Description1Load Conditions2Min Max Units\nQuad-SPI de vice clock fr equency oper ating at 100 MHz. Loopback enabled. L V CMOS 1.8V or L V CMOS 3.3V I/O standar d.\nT DC QSPICLK5 Quad-SPI clock duty cycle 15 pF 45 55 %\n30 pF 45 55 %\nT QSPISSSCLK5 Slave select asserted to ne xt clock edge315 pF 5.0 – ns\n30 pF 5.0 – ns\nT QSPISCLKSS5 Clock edge to slave select deasserted 15 pF 5.0 – ns\n30 pF 5.0 – ns\nT QSPICK O5 Clock to output delay, all outputs 15 pF 3.2 7.4 ns\n30 pF 3.2 7.4 ns\nT QSPIDCK5 Setup time, all inputs 15 pF 2.4 – ns\n30 pF 2.4 – ns\nT QSPICKD5 Hold time, all inputs 15 pF 0.0 – ns\n30 pF 0.0 – ns\nF QSPIREFCLK5 Quad-SPI r efer ence clock fr equency 15 pF – 200 MHz\n30 pF – 200 MHz\nF QSPICLK5 Quad-SPI de vice clock fr equency 15 pF – 100 MHz\n30 pF – 100 MHz\nQuad-SPI de vice clock fr equency oper ating at 40 MHz. Loopback disabled. L V CMOS 1.8V I/O standar d.\nT DC QSPICLK6 Quad-SPI clock duty cycle 15 pF 45 55 %\n30 pF 45 55 %\nT QSPISSSCLK6 Slave select asserted to ne xt clock edge 15 pF 7.0 – ns\n30 pF 7.0 – ns\nT QSPISCLKSS6 Clock edge to slave select deasserted 15 pF 7.0 – ns\n30 pF 7.0 – ns\nT QSPICK O6 Clock to output delay, all outputs 15 pF 5.2 14.8 ns\n30 pF 5.2 14.8 ns\nT QSPIDCK6 Setup time, all inputs 15 pF 13.4 – ns\n30 pF 13.4 – ns\nT QSPICKD6 Hold time, all inputs 15 pF 0.0 – ns\n30 pF 0.0 – ns\nF QSPIREFCLK6 Quad-SPI r efer ence clock fr equency 15 pF – 160 MHz\n30 pF – 160 MHz\nF QSPICLK6 Quad-SPI de vice clock fr equency 15 pF – 40 MHz\n30 pF – 40 MHz\nQuad-SPI de vice clock fr equency oper ating at 40 MHz. Loopback disabled. L V CMOS 3.3V I/O standar d.\nT DC QSPICLK7 Quad-SPI clock duty cycle 15 pF 45 55 %\n30 pF 45 55 %\nT QSPISSSCLK7 Slave select asserted to ne xt clock edge 15 pF 7.0 – ns\n30 pF 7.0 – ns\nT QSPISCLKSS7 Clock edge to slave select deasserted 15 pF 7.0 – ns\n30 pF 7.0 – nsZ y n q  U l t r a S c a l e +  M P S o C  D a t a  S h e e t :  D C  a n d  A C  S w i t c h i n g  C h a r a c t e r i s t i c s\nDS925 (v1.12) June 18, 2018  www.xilinx.com  [placeholder placeholder place]\nPr eliminary Pr oduct Specification  33\nSend Feedback\nTable 42:   Linear Quad-SPI Interface  (cont\'d)\nSymbol Description1Load Conditions2Min Max Units\nT QSPICK O7 Clock to output delay, all outputs 15 pF 5.2 14.8 ns\n30 pF 5.2 14.8 ns\nT QSPIDCK7 Setup time, all inputs 15 pF 14.0 – ns\n30 pF 14.0 – ns\nT QSPICKD7 Hold time, all inputs 15 pF 0.0 – ns\n30 pF 0.0 – ns\nF QSPIREFCLK7 Quad-SPI r efer ence clock fr equency 15 pF – 160 MHz\n30 pF – 160 MHz\nF QSPICLK7 Quad-SPI de vice clock fr equency 15 pF – 40 MHz\n30 pF – 40 MHz\nNotes:\n1. The test conditions ar e configur ed for the linear Quad-SPI interface at 100 MHz with a 12 mA drive str ength and fast sle w r ate.\n2. 30 pF loads ar e for stack ed modes.\n3. T QSPISSSCLK5  is only valid when two r efer ence clock cycles ar e pr ogr ammed between chip select and clock.\nP S  U S B  I n t e r f a c e\nTable 43:   ULPI Interface\nSymbol Description1Min Max Units\nT ULPIDCK Input setup to ULPI clock, all inputs 4.5 – ns\nT ULPICKD Input hold to ULPI clock, all inputs 0 – ns\nT ULPICK O ULPI clock to output valid, all outputs 2.0 8.86 ns\nF ULPICLK ULPI r efer ence clock fr equency – 60 MHz\nNotes:\n1. The test conditions ar e configur ed to the L V CMOS 3.3V I/O standar d with a 12 mA drive str ength, fast sle w r ate, and a 15 pF load.Z y n q  U l t r a S c a l e +  M P S o C  D a t a  S h e e t :  D C  a n d  A C  S w i t c h i n g  C h a r a c t e r i s t i c s\nDS925 (v1.12) June 18, 2018  www.xilinx.com  [placeholder placeholder place]\nPr eliminary Pr oduct Specification  34\nSend Feedback\nP S  G i g a b i t  E t h e r n e t  C o n t r o l l e r  I n t e r f a c e\nTable 44:   RGMII Interface\nSymbol Description1Min Max Units\nT DC GEMTX CLK T r ansmit clock duty cycle 45 55 %\nT GEMTX CK O TXD output clock to out time –0.5 0.5 ns\nT GEMRXDCK RXD input setup time 0.8 – ns\nT GEMRX CKD RXD input hold time 0.8 – ns\nT MDIOCLK MDC output clock period 400 – ns\nT MDIOCKL MDC lo w time 160 – ns\nT MDIOCKH MDC high time 160 – ns\nT MDIODCK MDIO input data setup time 80 – ns\nT MDIOCKD MDIO input data hold time 0.0 – ns\nT MDIOCK O MDIO output data delay time –1.0 15 ns\nF GETX CLK RGMII_TX_CLK tr ansmit clock fr equency – 125 MHz\nF GERX CLK RGMII_RX_CLK r eceive clock fr equency – 125 MHz\nF ENET_REF_CLK Ethernet r efer ence clock fr equency – 125 MHz\nNotes:\n1. The test conditions ar e configur ed to the L V CMOS 2.5V I/O standar d with a 12 mA drive str ength, fast sle w r ate, and a 15 pF load.\nP S  S D / S D I O  C o n t r o l l e r  I n t e r f a c e\nTable 45:   SD/SDIO Interface\nSymbol Description1Min Max Units\nSD/SDIO Interface DDR50 Mode\nT DCDDRCLK SD de vice clock duty cycle 45 55 %\nT SDDDRCK O1 Clock to output delay, data21.0 6.8 ns\nT SDDDRIVW Input valid data windo w33.5 – ns\nT SDDDRDCK2 Input setup time, command 4.7 – ns\nT SDDDRCKD2 Input hold time, command 1.5 – ns\nT SDDDRCK O2 Clock to output delay, command 1.0 13.8 ns\nF SDDDRCLK High-speed mode SD de vice clock fr equency – 50 MHz\nSD/SDIO Interface SDR104\nT DCSDHSCLK1 SD de vice clock duty cycle 40 60 %\nT SDSDRCK O1 Clock to output delay, all output21.0 3.2 ns\nT SDSDR1IVW Input valid data windo w30.5 – UI\nF SDSDRCLK1 SDR104 mode de vice clock fr equency – 200 MHz\nSD/SDIO Interface SDR50/25\nT DCSDHSCLK2 SD de vice clock duty cycle 40 60 %\nT SDSDRCK O2 Clock to output delay, all outputs21.0 6.8 ns\nT SDSDR2IVW Input valid data windo w30.3 – UIZ y n q  U l t r a S c a l e +  M P S o C  D a t a  S h e e t :  D C  a n d  A C  S w i t c h i n g  C h a r a c t e r i s t i c s\nDS925 (v1.12) June 18, 2018  www.xilinx.com  [placeholder placeholder place]\nPr eliminary Pr oduct Specification  35\nSend Feedback\nTable 45:   SD/SDIO Interface  (cont\'d)\nSymbol Description1Min Max Units\nF SDSDRCLK2 SDR50 mode de vice clock fr equency – 100 MHz\nSDR25 mode de vice clock fr equency – 50 MHz\nSD/SDIO Interface SDR12\nT DCSDHSCLK3 SD de vice clock duty cycle 40 60 %\nT SDSDRCK O3 Clock to output delay, all outputs 1.0 36.8 ns\nT SDSDRDCK3 Input setup time, all inputs 10.0 – ns\nT SDSDRCKD3 Input hold time, all inputs 1.5 – ns\nF SDSDRCLK3 SDR12 mode de vice clock fr equency – 25 MHz\nSD/SDIO Interface High-Speed Mode\nT DCSDHSCLK SD de vice clock duty cycle 47 53 %\nT SDHSCK O Clock to output delay, all outputs22.2 13.8 ns\nT SDHSDIVW Input valid data windo w30.35 – UI\nF SDHSCLK High-speed mode SD de vice clock fr equency – 50 MHz\nSD/SDIO Interface Standar d Mode\nT DCSDSCLK SD de vice clock duty cycle 45 55 %\nT SDSCK O Clock to output delay, all outputs –2.0 4.5 ns\nT SDSDCK Input setup time, all inputs 2.0 – ns\nT SDSCKD Input hold time, all inputs 2.0 – ns\nF SDIDCLK Clock fr equency in identification mode – 400 KHz\nF SDSCLK Standar d SD de vice clock fr equency – 19 MHz\nNotes:\n1. The test conditions SD/SDIO standar d mode (default speed mode) use an 8 mA drive str ength, fast sle w r ate, and a 30 pF load. For SD/\nSDIO high-speed mode, the test conditions use a 12 mA drive str ength, fast sle w r ate, and a 30 pF load. For other SD/SDIO modes, the\ntest conditions use a 12 mA drive str ength, fast sle w r ate, and a 15 pF load.\n2. This specification is achie ved using pr e-determined DLL tuning.\n3. This specification is r equir ed for capturing input data using DLL tuning.\nP S  e M M C  S t a n d a r d  I n t e r f a c e\nTable 46:   eMMC Standar d Interface\nSymbol Description1Min Max Units\neMMC Standar d Interface\nT DCEMMCHSCLK eMMC clock duty cycle 45 55 %\nT EMMCHSCK O Clock to output delay, all outputs –2.0 4.5 ns\nT EMMCHSDCK Input setup time, all inputs 2.0 – ns\nT EMMCHSCKD Input hold time, all inputs 2.0 – ns\nF EMMCHSCLK eMMC clock fr equency – 25 MHz\neMMC High-Speed SDR Interface\nT DCEMMCHSCLK eMMC high-speed SDR clock duty cycle 45 55 %\nT EMMCHSCK O Clock to output delay, all outputs23.2 16.8 ns\nT EMMCHSDIVW Input valid data windo w30.4 – UIZ y n q  U l t r a S c a l e +  M P S o C  D a t a  S h e e t :  D C  a n d  A C  S w i t c h i n g  C h a r a c t e r i s t i c s\nDS925 (v1.12) June 18, 2018  www.xilinx.com  [placeholder placeholder place]\nPr eliminary Pr oduct Specification  36\nSend Feedback\nTable 46:   eMMC Standar d Interface  (cont\'d)\nSymbol Description1Min Max Units\nF EMMCHSCLK eMMC high speed SDR clock fr equency – 50 MHz\neMMC High-Speed DDR Interface\nT DCEMMCDDRCLK eMMC high-speed DDR clock duty cycle 45 55 %\nT EMMCDDRSCK O1 Data clock to output delay22.7 7.3 ns\nT EMMCDDRIVW Input valid data windo w33.5 – ns\nT EMMCDDRSCK O2 Command clock to output delay 3.2 16 ns\nT EMMCDDRDCK2 Command input setup time 3.9 – ns\nT EMMCDDRCKD2 Command input hold time 2.5 – ns\nF EMMCDDRCLK eMMC high-speed DDR clock fr equency – 50 MHz\neMMC HS200 Interface\nT DCEMMCHS200CLK eMMC HS200 clock duty cycle 40 60 %\nT EMMCHS200CK O Clock to output delay, all outputs21.0 3.4 ns\nT EMMCSDR1IVW Input valid data windo w30.4 – UI\nF EMMCHS200CLK eMMC HS200 clock fr equency – 200 MHz\nNotes:\n1. The test conditions for eMMC standar d mode use an 8 mA drive str ength, fast sle w r ate, and a 30 pF load. For eMMC high-speed mode,\nthe test conditions use a 12 mA drive str ength, fast sle w r ate, and a 30 pF load. For other eMMC modes, the test conditions use a 12 mA\ndrive str ength, fast sle w r ate, and a 15 pF load.\n2. This specification is achie ved using pr e-determined DLL tuning.\n3. This specification is r equir ed for capturing input data using DLL tuning.\nP S  I 2 C  C o n t r o l l e r  I n t e r f a c e\nTable 47:   I2C Interface\nSymbol Description1Min Max Units\nI2C Fast-mode Interface\nT I2CFCKL SCL Lo w time 1.3 – µs\nT I2CFCKH SCL High time 0.6 – µs\nT I2CFCK O SD A clock to out delay – 900 ns\nT I2CFDCK SD A input setup time 100 – ns\nF I2CFCLK SCL clock fr equency – 400 KHz\nI2C Standar d-mode Interface\nT I2CSCKL SCL Lo w time 4.7 – µs\nT I2CSCKH SCL High time 4.0 – µs\nT I2CSCK O SD A clock to out delay – 3450 ns\nT I2CSDCK SD A input setup time 250 – ns\nF I2CSCLK SCL clock fr equency – 100 KHz\nNotes:\n1. The test conditions ar e configur ed to the L V CMOS 3.3V I/O standar d with a 12 mA drive str ength, fast sle w r ate, and a 15 pF load.Z y n q  U l t r a S c a l e +  M P S o C  D a t a  S h e e t :  D C  a n d  A C  S w i t c h i n g  C h a r a c t e r i s t i c s\nDS925 (v1.12) June 18, 2018  www.xilinx.com  [placeholder placeholder place]\nPr eliminary Pr oduct Specification  37\nSend Feedback\nP S  S P I  C o n t r o l l e r  I n t e r f a c e\nTable 48:   SPI Interfaces\nSymbol Description1Min Max Units\nSPI Master Interface\nT DCMSPICLK SPI master mode clock duty cycle 45 55 %\nT MSPISSSCLK Slave select asserted to first active clock edge 12– F SPI_REF_CLK  cycles\nT MSPISCLKSS Last active clock edge to slave select deasserted 12– F SPI_REF_CLK  cycles\nT MSPIDCK Input setup time for MISO –2.0 – ns\nT MSPICKD Input hold time for MISO 0.3 – F MSPICLK  cycles\nT MSPICK O MOSI and slave select clock to out delay –2.0 5.0 ns\nF MSPICLK SPI master de vice clock fr equency – 50 MHz\nF SPI_REF_CLK SPI r efer ence clock fr equency – 200 MHz\nSPI Slave Interface\nT SSPISSSCLK Slave select asserted to first active clock edge 2 – F SPI_REF_CLK  cycles\nT SSPISCLKSS Last active clock edge to slave select deasserted 2 – F SPI_REF_CLK  cycles\nT SSPIDCK Input setup time for MOSI 5.0 – ns\nT SSPICKD Input hold time for MOSI 1 – F SPI_REF_CLK  cycles\nT SSPICK O MISO clock to out delay 0.0 13.0 ns\nF SSPICLK SPI slave mode de vice clock fr equency – 25 MHz\nF SPI_REF_CLK SPI r efer ence clock fr equency – 200 MHz\nNotes:\n1. The test conditions ar e configur ed to the L V CMOS 3.3V I/O standar d with a 12 mA drive str ength, fast sle w r ate, and a 30 pF load.\n2. V alid when two SPI_REF_CLK delays ar e pr ogr ammed between CS and CLK for T MSPISSSCLK , and between CLK and CS for T MSPISCLKSS  in the\nSPI delay_r eg0 r egister.\nP S  C A N  C o n t r o l l e r  I n t e r f a c e\nTable 49:   CAN Interface\nSymbol Description1Min Max Units\nT PW CANRX Receive pulse width 1.0 – µs\nT PW CANTX T r ansmit pulse width 1.0 – µs\nF CAN_REF_CLK Internally sour ced CAN r efer ence clock fr equency – 100 MHz\nExternally sour ced CAN r efer ence clock fr equency – 40 MHz\nNotes:\n1. The test conditions ar e configur ed to the L V CMOS 3.3V I/O standar d with a 12 mA drive str ength, fast sle w r ate, and a 15 pF load.Z y n q  U l t r a S c a l e +  M P S o C  D a t a  S h e e t :  D C  a n d  A C  S w i t c h i n g  C h a r a c t e r i s t i c s\nDS925 (v1.12) June 18, 2018  www.xilinx.com  [placeholder placeholder place]\nPr eliminary Pr oduct Specification  38\nSend Feedback\nP S  D A P  I n t e r f a c e\nTable 50:   D AP Interface\nSymbol Description1 , 2Min Max Units\nT PD APDCK PS D AP input setup time 3.0 – ns\nT PD APCKD PS D AP input hold time 2.0 – ns\nT PD APCK O PS D AP clock to out delay – 10.86 ns\nF PD APCLK PS D AP clock fr equency – 44 MHz\nNotes:\n1. The test conditions ar e configur ed to the L V CMOS 3.3V I/O standar d with a 12 mA drive str ength, fast sle w r ate, and a 15 pF load.\n2. PS D AP interface signals connect to MIO pins.\nP S  U A R T  I n t e r f a c e\nTable 51:   U ART Interface\nSymbol Description1Min Max Units\nB AUD TXMAX T r ansmit baud r ate – 6.25 Mb/s\nB AUD RXMAX Receive baud r ate – 6.25 Mb/s\nF U ART_REF_CLK U ART r efer ence clock fr equency – 100 MHz\nNotes:\n1. The test conditions ar e configur ed to the L V CMOS 3.3V I/O standar d with a 12 mA drive str ength, fast sle w r ate, and a 15 pF load.\nP S  G e n e r a l  P u r p o s e  I / O  I n t e r f a c e\nTable 52:   Gener al Purpose I/O (GPIO) Interface\nSymbol Description Min Max Units\nT PW GPIOH Input High pulse width 10 x 1/F LPD_LSBUS_CTRLMAX – µs\nT PW GPIOL Input Lo w pulse width 10 x 1/F LPD_LSBUS_CTRLMAX – µs\nP S  T r a c e  I n t e r f a c e\nTable 53:   T r ace Interface\nSymbol Description1Min Max Units\nT T CECK O T r ace clock to output delay, all outputs –0.5 0.5 ns\nT DCT CECLK T r ace clock duty cycle 45 55 %\nF T CECLK T r ace clock fr equency – 125 MHz\nNotes:\n1. The test conditions ar e configur ed to the L V CMOS 3.3V I/O standar d with a 12 mA drive str ength, fast sle w r ate, and a 15 pF load.Z y n q  U l t r a S c a l e +  M P S o C  D a t a  S h e e t :  D C  a n d  A C  S w i t c h i n g  C h a r a c t e r i s t i c s\nDS925 (v1.12) June 18, 2018  www.xilinx.com  [placeholder placeholder place]\nPr eliminary Pr oduct Specification  39\nSend Feedback\nP S  T r i p l e - t i m e r  C o u n t e r  I n t e r f a c e\nTable 54:   T riple-timer Counter Interface\nSymbol Description Min Max Units\nT PWT T C OCLK T riple-timer counter output clock pulse width 60.4 – ns\nF T T C OCLK T riple-timer counter output clock fr equency – 16.5 MHz\nT T T CICLKL T riple-timer counter input clock high pulse width 1.5 x 1/F LPD_LSBUS_CTRLMAX – ns\nT T T CICLKH T riple-timer counter input clock lo w pulse width 1.5 x 1/F LPD_LSBUS_CTRLMAX – ns\nF T T CICLK T riple-timer counter input clock fr equency – F LPD_LSBUS_CTRLMAX /3 MHz\nNotes:\n1. All timing values assume an ideal e xternal input clock. Y our actual timing budget must account for additional e xternal clock jitter.\nP S  W a t c h d o g  T i m e r  I n t e r f a c e\nTable 55:   W atchdog Timer Interface\nSymbol Description Min Max Units\nF WD T CLK W atchdog timer input clock fr equency – 100 MHz\nP S - G T R  T r a n s c e i v e r\nTable 56:   PS-GTR T r ansceiver DC Specifications\nSymbol DC Par ameter Conditions Min T yp Max Units\nD V PPIN Differ ential peak-to-peak input voltage (e xternal A C coupled) 100 – 1200 mV\nV IN Single-ended input voltage. V oltage measur ed at the pin r efer enced to\nGND75 – V PS_MGTRA V C C mV\nV CMIN Common mode input voltage – 0 – mV\nD VPPOUT Differ ential peak-to-peak output voltage1T r ansmitter output swing is\nset to maximum value800 – – mV\nV CMOUT A C Common mode output voltage: A C coupled (equation based) V PS_MGTRA V C C  – D VPPOUT /2 mV\nR IN Differ ential input r esistance – 100 – Ω\nR OUT Differ ential output r esistance – 100 – Ω\nR MGTRREF Resistor value between calibr ation r esistor pin to GND 497.5 500 502.5 Ω\nT OSKEW T r ansmitter output pair (TXP and TXN) intr a-pair sk e w (All packages) – – 20 ps\nC EXT Recommended e xternal A C coupling capacitor2– 100 – nF\nNotes:\n1. The output swing and pr e-emphasis le vels ar e pr ogr ammable using the attributes discussed in the Zynq UltraScale+ Device Technical\nReference Manual  ( UG1085 ) , and can r esult in values lo wer than r eported in this table.\n2. Other values can be used as appr opriate to conform to specific pr otocols and standar ds.Z y n q  U l t r a S c a l e +  M P S o C  D a t a  S h e e t :  D C  a n d  A C  S w i t c h i n g  C h a r a c t e r i s t i c s\nDS925 (v1.12) June 18, 2018  www.xilinx.com  [placeholder placeholder place]\nPr eliminary Pr oduct Specification  40\nSend Feedback\nTable 57:   PS-GTR T r ansceiver Clock DC Input Le vel Specification\nSymbol DC Par ameter Min T yp Max Units\nV IDIFF Differ ential peak-to-peak input voltage 250 – 2000 mV\nR IN Differ ential input r esistance – 100 – Ω\nC EXT Requir ed e xternal A C coupling capacitor – 10 – nF\nTable 58:   PS-GTR T r ansceiver Performance\nSymbol DescriptionSpeed Gr ade\nUnits\n-3 -2 -1\nF GTRMAX PS-GTR maximum line r ate 6.0 6.0 6.0 Gb/s\nF GTRMIN PS-GTR minimum line r ate 1.25 1.25 1.25 Gb/s\nTable 59:   PS-GTR T r ansceiver PLL/Lock Time Adaptation\nSymbol Description Min T yp Max Units\nT L OCK Initial PLL lock – – 0.11 ms\nT DL OCK Clock r eco very phase acquisition and adaptation time – – 24 x 106UI\nTable 60:   PS-GTR T r ansceiver Refer ence Clock Switching Char acteristics\nSymbol Description ConditionsAll Speed Gr ades\nUnits\nMin T yp Max\nF GCLK Refer ence clock fr equencies supported PCI Expr ess 100 MHz\nSA T A 125 MHz or 150 MHz\nUSB 3.0 26 MHz, 52 MHz, or 100 MHz\nDisplayPort 27 MHz, 108 MHz, or 135 MHz\nSGMII 125 MHz\nT RCLK Refer ence clock rise time 20% – 80% – 200 – ps\nT FCLK Refer ence clock fall time 80% – 20% – 200 – ps\nT DCREF Refer ence clock duty cycle T r ansceiver PLL only. 40 – 60 %\nUSB 3.0 with r efer ence clock\n<40 MHz.47.5 – 52.5 %Z y n q  U l t r a S c a l e +  M P S o C  D a t a  S h e e t :  D C  a n d  A C  S w i t c h i n g  C h a r a c t e r i s t i c s\nDS925 (v1.12) June 18, 2018  www.xilinx.com  [placeholder placeholder place]\nPr eliminary Pr oduct Specification  41\nSend Feedback\nTable 61:   PS-GTR T r ansceiver Refer ence Clock Oscillator Selection Phase Noise Mask\nSymbol Description1 Offset\nFr equencyMin T yp Max Units\nPLL REFCLKMASK PLL r efer ence clock select phase noise mask at\nREFCLK fr equency = 25 MHz100 – – –102 dBc/Hz\n1 KHz – – –124\n10 KHz – – –132\n100 KHz – – –139\n1 MHz – – –152\n10 MHz – – –154\nPLL r efer ence clock select phase noise mask at\nREFCLK fr equency = 50 MHz100 – – –96 dBc/Hz\n1 KHz – – –118\n10 KHz – – –126\n100 KHz – – –133\n1 MHz – – –146\n10 MHz – – –148\nPLL r efer ence clock select phase noise mask at\nREFCLK fr equency = 100 MHz100 – – –90 dBc/Hz\n1 KHz – – –112\n10 KHz – – –120\n100 KHz – – –127\n1 MHz – – –140\n10 MHz – – –142\nPLL r efer ence clock select phase noise mask at\nREFCLK fr equency = 125 MHz100 – – –88 dBc/Hz\n1 KHz – – –110\n10 KHz – – –118\n100 KHz – – –125\n1 MHz – – –138\n10 MHz – – –140\nPLL r efer ence clock select phase noise mask at\nREFCLK fr equency = 150 MHz100 – – –86 dBc/Hz\n1 KHz – – –108\n10 KHz – – –116\n100 KHz – – –123\n1 MHz – – –136\n10 MHz – – –138\nNotes:\n1. For r efer ence clock fr equencies not in this table, use the phase noise mask for the near est r efer ence clock fr equency.\nTable 62:   PS-GTR T r ansceiver T r ansmitter Switching Char acteristics\nSymbol Description Condition Min T yp Max Units\nF GTRTX Serial data r ate r ange 1.25 – 6.0 Gb/s\nT RTX TX rise time 20%–80% – 65 – ps\nT FTX TX fall time 80%–20% – 65 – psZ y n q  U l t r a S c a l e +  M P S o C  D a t a  S h e e t :  D C  a n d  A C  S w i t c h i n g  C h a r a c t e r i s t i c s\nDS925 (v1.12) June 18, 2018  www.xilinx.com  [placeholder placeholder place]\nPr eliminary Pr oduct Specification  42\nSend Feedback\nTable 63:   PS-GTR T r ansceiver Receiver Switching Char acteristics\nSymbol Description Condition Min T yp Max Units\nF GTRRX Serial data r ate 1.25 – 6 Gb/s\nRX SST Receiver spr ead-spectrum\ntr ackingModulated at 33 KHz –5000 – 0 ppm\nRX PPMT OL Data/REFCLK PPM offset\ntoler anceAll data r ates –350 – 350 ppm\nTable 64:   PCI Expr ess Pr otocol Char acteristics (PS-GTR T r ansceivers)\nStandar d Description1Line Rate (Mb/s) Min Max Units\nPCI Expr ess T r ansmitter Jitter Gener ation\nPCI Expr ess Gen 1 T otal tr ansmitter jitter 2500 – 0.25 UI\nPCI Expr ess Gen 2 T otal tr ansmitter jitter 5000 – 0.25 UI\nPCI Expr ess Receiver High Fr equency Jitter T oler ance\nPCI Expr ess Gen 1 T otal r eceiver jitter toler ance 2500 0.65 – UI\nPCI Expr ess Gen 22Receiver inher ent timing err or 5000 0.4 – UI\nReceiver inher ent deterministic timing\nerr or5000 0.3 – UI\nNotes:\n1. T ested per car d electr omechanical (CEM) methodology.\n2. Between 1 MHz and 10 MHz the minimum sinusoidal jitter r oll-off with a slope of 20 dB/decade.\nTable 65:   Serial A T A (SA T A) Pr otocol Char acteristics (PS-GTR T r ansceivers)\nStandar d Description Line Rate (Mb/s) Min Max Units\nSerial A T A T r ansmitter Jitter Gener ation\nSA T A Gen 1 T otal tr ansmitter jitter 1500 – 0.37 UI\nSA T A Gen 2 T otal tr ansmitter jitter 3000 – 0.37 UI\nSA T A Gen 3 T otal tr ansmitter jitter 6000 – 0.52 UI\nSerial A T A Receiver High Fr equency Jitter T oler ance\nSA T A Gen 1 T otal r eceiver jitter toler ance 1500 0.27 – UI\nSA T A Gen 2 T otal r eceiver jitter toler ance 3000 0.27 – UI\nSA T A Gen 3 T otal r eceiver jitter toler ance 6000 0.16 – UIZ y n q  U l t r a S c a l e +  M P S o C  D a t a  S h e e t :  D C  a n d  A C  S w i t c h i n g  C h a r a c t e r i s t i c s\nDS925 (v1.12) June 18, 2018  www.xilinx.com  [placeholder placeholder place]\nPr eliminary Pr oduct Specification  43\nSend Feedback\nTable 66:   DisplayPort Pr otocol Char acteristics (PS-GTR T r ansceivers)\nStandar d Description1Line Rate (Mb/s) Min Max Units\nDisplayPort T r ansmitter Jitter Gener ation\nRBR T otal tr ansmitter jitter 1620 – 0.42 UI\nHBR T otal tr ansmitter jitter 2700 – 0.42 UI\nHBR2 D10.2 T otal tr ansmitter jitter 5400 – 0.40 UI\nHBR2 CP A T T otal tr ansmitter jitter 5400 – 0.58 UI\nNotes:\n1. Only the tr ansmitter is supported.\nTable 67:   USB 3.0 Pr otocol Char acteristics (PS-GTR T r ansceivers)\nStandar d Description Line Rate (Mb/s) Min Max Units\nUSB 3.0 T r ansmitter Jitter Gener ation\nUSB 3.0 T otal tr ansmitter jitter 5000 – 0.66 UI\nUSB 3.0 Receiver High Fr equency Jitter T oler ance\nUSB 3.0 T otal r eceiver jitter toler ance 5000 0.2 – UI\nTable 68:   Serial-GMII Pr otocol Char acteristics (PS-GTR T r ansceivers)\nStandar d Description Line Rate (Mb/s) Min Max Units\nSerial-GMII T r ansmitter Jitter Gener ation\nSGMII Deterministic tr ansmitter jitter 1250 – 0.25 UI\nSerial-GMII Receiver High Fr equency Jitter T oler ance\nSGMII T otal r eceiver jitter toler ance 1250 0.25 – UIZ y n q  U l t r a S c a l e +  M P S o C  D a t a  S h e e t :  D C  a n d  A C  S w i t c h i n g  C h a r a c t e r i s t i c s\nDS925 (v1.12) June 18, 2018  www.xilinx.com  [placeholder placeholder place]\nPr eliminary Pr oduct Specification  44\nSend Feedback\nP S  S y s t e m  M o n i t o r  S p e c i f i c a t i o n s\nTable 69:   PS SYSMON Specifications\nPar ameter Comments Conditions Min T yp Max Units\nV C C_PSADC  = 1.8V ±3%, T j  = –40°C to 100°C, typical values at T j  = 40°C\nADC Accur acy (T j  = –55°C to 125°C) 1\nResolution 10 – – Bits\nSample r ate – – 1 MS/s\nRMS code noise On-chip r efer ence – 1 – LSBs\nOn-Chip Sensor Accur acy\nT emper atur e sensor err or T j  = –55°C to 110°C – – ±3.5 °C\nT j  = 110°C to 125°C – – ±5 °C\nSupply sensor err or2Supply voltages less than or electrically\nconnected to V C C_PSADCT j  = –40°C to 125°C – – ±1 %\nSupply voltages nominally at 1.8V but with the\npotential to go abo ve V C C_PSADCT j  = –40°C to 125°C – – ±1.5 %\nSupply voltages nominally in the 2.0V to 3.3V\nr angeT j  = –40°C to 125°C – – ±2.5 %\nConversion Rate3\nConversion time—\ncontinuoust C ONV Number of ADC CLK\ncycles26 – 32 Cycles\nConversion time—e vent t C ONV Number of ADC CLK\ncycles– – 21 Cycles\nDRP clock fr equency DCLK AMS REFCLK\nfr equency8 – 250 MHz\nADC clock fr equency ADC CLK Derived fr om DCLK 1 – 26 MHz\nNotes:\n1. ADC offset err ors ar e r emo ved b y enabling the ADC automatic offset calibr ation featur e. The values ar e specified for when this featur e is\nenabled.\n2. Supply sensor offset and gain err ors ar e r emo ved b y enabling the automatic offset and gain calibr ation featur e. The values ar e specified\nfor when this featur e is enabled.\n3. See the Adjusting the Acquisition Settling Time section in the UltraScale Architecture System Monitor User Guide  ( UG580 ) .\nP r o g r a m m a b l e  L o g i c  ( P L )  P e r f o r m a n c e  C h a r a c t e r i s t i c s\nThis section  provides the performance char act eristics  of some common functions  and designs implemented in\nthe Zynq UltraScale+ MPSoCs. These values are subject to the same guidelines as the AC Switching\nChar act eristics  section.\nIn each of the following LVDS performance tables, the I/O bank type is either high performance (HP) or high\ndensity (HD).Z y n q  U l t r a S c a l e +  M P S o C  D a t a  S h e e t :  D C  a n d  A C  S w i t c h i n g  C h a r a c t e r i s t i c s\nDS925 (v1.12) June 18, 2018  www.xilinx.com  [placeholder placeholder place]\nPr eliminary Pr oduct Specification  45\nSend Feedback\nTable 70:   L VDS Component Mode Performance\nDescriptionI/O\nBank\nT ypeSpeed Gr ade and V C CINT  Oper ating V oltages\nUnits0.90V 0.85V 0.72V\n-3 -2 -1 -2 -1\nMin Max Min Max Min Max Min Max Min Max\nL VDS TX DDR (OSERDES 4:1, 8:1) HP 0 1250 0 1250 0 1250 0 1250 0 1250 Mb/s\nL VDS TX SDR (OSERDES 2:1, 4:1) HP 0 625 0 625 0 625 0 625 0 625 Mb/s\nL VDS RX DDR (ISERDES 1:4, 1:8)1HP 0 1250 0 1250 0 1250 0 1250 0 1250 Mb/s\nL VDS RX DDR HD 0 250 0 250 0 250 0 250 0 250 Mb/s\nL VDS RX SDR (ISERDES 1:2, 1:4)1HP 0 625 0 625 0 625 0 625 0 625 Mb/s\nL VDS RX SDR HD 0 125 0 125 0 125 0 125 0 125 Mb/s\nNotes:\n1. L VDS r eceivers ar e typically bounded with certain applications to achie ve maximum performance. Package sk e ws ar e not included and\nshould be r emo ved thr ough PCB r outing.\nTable 71:   L VDS Native Mode Performance\nDescription1 , 2D A T A_WID THI/O\nBank\nT ypeSpeed Gr ade and V C CINT Oper ating V oltages\nUnits0.90V 0.85V 0.72V\n-33-23-1 -23-1\nMin Max Min Max Min Max Min Max Min Max\nL VDS TX DDR\n(TX_BITSLICE)4 HP 375 1600 375 1600 375 1260 375 1400 375 1260 Mb/s\n8 375 1600 375 1600 375 1260 375 1600 375 1260 Mb/s\nL VDS TX SDR\n(TX_BITSLICE)4 HP 187.5 800 187.5 800 187.5 630 187.5 700 187.5 630 Mb/s\n8 187.5 800 187.5 800 187.5 630 187.5 800 187.5 630 Mb/s\nL VDS RX DDR\n(RX_BITSLICE)44 HP 375 1600 375 1600 375 1260 375 1400 375 1260 Mb/s\n8 375 1600 375 1600 375 1260 375 1600 375 1260 Mb/s\nL VDS RX SDR\n(RX_BITSLICE)44 HP 187.5 800 187.5 800 187.5 630 187.5 700 187.5 630 Mb/s\n8 187.5 800 187.5 800 187.5 630 187.5 800 187.5 630 Mb/s\nNotes:\n1. Native mode is supported thr ough the High-Speed SelectIO Interface Wizar d  available with the Vivado Design Suite. The performance\nvalues assume a sour ce-synchr onous interface.\n2. PLL settings can r estrict the minimum allo wable data r ate. For e xample, when using the PLL with CLK OUTPHY_MODE = V C O_HALF the\nminimum fr equency is PLL_F V C OMIN /2.\n3. In the SB V A484 package, the maximum data r ate is 1260 Mb/s for DDR interfaces and 630 Mb/s for SDR interfaces.\n4. L VDS r eceivers ar e typically bounded with certain applications to achie ve maximum performance. Package sk e ws ar e not included and\nshould be r emo ved thr ough PCB r outing.Z y n q  U l t r a S c a l e +  M P S o C  D a t a  S h e e t :  D C  a n d  A C  S w i t c h i n g  C h a r a c t e r i s t i c s\nDS925 (v1.12) June 18, 2018  www.xilinx.com  [placeholder placeholder place]\nPr eliminary Pr oduct Specification  46\nSend Feedback\nTable 72:   MIPI D-PHY Performance\nDescriptionI/O\nBank\nT ypeSpeed Gr ade and V C CINT  Oper ating V oltages\nUnits 0.90V 0.85V 0.72V\n-31-21-1 -2 -1\nMIPI D-PHY tr ansmitter or r eceiver HP 1500 1500 1260 1260 1260 Mb/s\nNotes:\n1. In the SB V A484 package, the data r ate is 1260 Mb/s.\nTable 73:   L VDS Native-Mode 1000B ASE-X Support\nDescription1I/O Bank T ypeSpeed Gr ade and V C CINT  Oper ating V oltages\n0.90V 0.85V 0.72V\n-3 -2 -1 -2 -1\n1000B ASE-X HP Y es\nNotes:\n1. 1000B ASE-X support is based on the IEEE Standard for CSMA/CD Access Method and Physical Layer Specifications  (IEEE Std 802.3-2008).\nThe following table provides the maximum data rates for applicable memory standards using the Zynq\nUltraScale+ MPSoC memory PHY. Refer to Memory Interfaces  for the complete list of memory interface\nstandards supported and detailed specifications.  The final performance of the memory interface is determined\nthrough a complete design implemented in the Vivado Design Suite, following guidelines in the UltraScale\nArchitecture PCB Design User Guide  (UG583 ), electrical analysis, and char act erization  of the system.\nTable 74:   Maximum Physical Interface (PHY) Rate for Memory Interfaces\nMemory\nStandar dPackage1DRAM T ypeSpeed Gr ade and V C CINT  Oper ating V oltages\nUnits 0.90V 0.85V 0.72V\n-3 -2 -1 -2 -1\nDDR4 All FFV packages\nand FB VB900Single r ank component 2666 2666 2400 2400 2133 Mb/s\n1 r ank DIMM2 , 3 , 42400 2400 2133 2133 1866 Mb/s\n2 r ank DIMM2 , 52133 2133 1866 1866 1600 Mb/s\n4 r ank DIMM2 , 61600 1600 1333 1333 N/A Mb/s\nSFV C784 Single r ank component 2400 2400 2133 2133 1866 Mb/s\n1 r ank DIMM2 , 32133 2133 1866 1866 1600 Mb/s\n2 r ank DIMM2 , 51866 1866 1600 1600 1600 Mb/sZ y n q  U l t r a S c a l e +  M P S o C  D a t a  S h e e t :  D C  a n d  A C  S w i t c h i n g  C h a r a c t e r i s t i c s\nDS925 (v1.12) June 18, 2018  www.xilinx.com  [placeholder placeholder place]\nPr eliminary Pr oduct Specification  47\nSend Feedback\nTable 74:   Maximum Physical Interface (PHY) Rate for Memory Interfaces  (cont\'d)\nMemory\nStandar dPackage1DRAM T ypeSpeed Gr ade and V C CINT  Oper ating V oltages\nUnits 0.90V 0.85V 0.72V\n-3 -2 -1 -2 -1\nDDR3 All FFV packages\nand FB VB900Single r ank component 2133 2133 2133 2133 1866 Mb/s\n1 r ank DIMM2 , 31866 1866 1866 1866 1600 Mb/s\n2 r ank DIMM2 , 51600 1600 1600 1600 1333 Mb/s\n4 r ank DIMM2 , 61066 1066 1066 1066 800 Mb/s\nSFV C784 Single r ank component 1866 1866 1866 1866 1600 Mb/s\n1 r ank DIMM2 , 31600 1600 1600 1600 1600 Mb/s\n2 r ank DIMM2 , 51600 1600 1600 1600 1333 Mb/s\n4 r ank DIMM2 , 61066 1066 1066 1066 800 Mb/s\nDDR3L All FFV packages\nand FB VB900Single r ank component 1866 1866 1866 1866 1600 Mb/s\n1 r ank DIMM2 , 31600 1600 1600 1600 1333 Mb/s\n2 r ank DIMM2 , 51333 1333 1333 1333 1066 Mb/s\n4 r ank DIMM2 , 6800 800 800 800 606 Mb/s\nSFV C784 Single r ank component 1600 1600 1600 1600 1600 Mb/s\n1 r ank DIMM2 , 31600 1600 1600 1600 1333 Mb/s\n2 r ank DIMM2 , 51333 1333 1333 1333 1066 Mb/s\n4 r ank DIMM2 , 6800 800 800 800 606 Mb/s\nQDR II+ All Single r ank component7633 633 600 600 550 MHz\nRLDRAM 3 All FFV packages\nand FB VB900Single r ank component 1200 1200 1066 1066 933 MHz\nSFV C784 Single r ank component 1066 1066 933 933 800 MHz\nQDR IV XP All Single r ank component 1066 1066 1066 933 933 MHz\nLPDDR3 All Single r ank component 1600 1600 1600 1600 1600 Mb/s\nNotes:\n1. The SB V A484 and SFV A625 packages do not support the PL memory interfaces.\n2. Dual in-line memory module (DIMM) includes RDIMM, SODIMM, UDIMM, and LRDIMM.\n3. Includes: 1 r ank 1 slot, DDP 2 r ank, LRDIMM 2 or 4 r ank 1 slot.\n4. For the DDR4 DDP components at -3 and -2 (V C CINT  = 0.85V) speed gr ades, the maximum data r ate is 2133 Mb/s for six or mor e DDP\nde vices. For five or less DDP de vices, use the single r ank DIMM data r ates for the -3 and -2 (V C CINT  = 0.85V) speed gr ades.\n5. Includes: 2 r ank 1 slot, 1 r ank 2 slot, LRDIMM 2 r ank 2 slot.\n6. Includes: 2 r ank 2 slot, 4 r ank 1 slot.\n7. The QDRII+ performance specifications ar e for burst-length 4 (BL = 4) implementations.\nP r o g r a m m a b l e  L o g i c  ( P L )  S w i t c h i n g  C h a r a c t e r i s t i c s\nThe following IOB high-density (HD) and IOB high-performance (HP) tables summarize the values of standar d-\nspecific  data input delay adjustments, output delays t erminating  at pads (based on standard) and 3-state delays.\n• T INBUF_DELAY_PAD_I  is the delay from IOB pad through the input buffer  to the I-pin of an IOB pad. The delay\nvaries depending on the capability of the SelectIO input buffer .Z y n q  U l t r a S c a l e +  M P S o C  D a t a  S h e e t :  D C  a n d  A C  S w i t c h i n g  C h a r a c t e r i s t i c s\nDS925 (v1.12) June 18, 2018  www.xilinx.com  [placeholder placeholder place]\nPr eliminary Pr oduct Specification  48\nSend Feedback\n• T OUTBUF_DELAY_O_PAD  is the delay from the O pin to the IOB pad through the output buffer  of an IOB pad.\nThe delay varies depending on the capability of the SelectIO output buffer .\n• T OUTBUF_DELAY_TD_PAD  is the delay from the T pin to the IOB pad through the output buffer  of an IOB pad,\nwhen 3-state is disabled. The delay varies depending on the SelectIO capability of the output buffer .  In HP\nI/O banks, the internal DCI t ermination  turn-on time  is always faster than T OUTBUF_DELAY_TD_PAD  when the\nDCITERMDISABLE pin is used. In HD I/O banks, the on-die t ermination  turn-on time  is always faster than\nTOUTBUF_DELAY_TD_PAD  when the INTERMDISABLE pin is used.\nI O B  H i g h  D e n s i t y  ( H D )  S w i t c h i n g  C h a r a c t e r i s t i c s\nTable 75:   IOB High Density (HD) Switching Char acteristics\nI/O Standar dsT INBUF_DELA Y_P AD_I T OUTBUF_DELA Y_O_P AD T OUTBUF_DELA Y_TD_P AD\nUnits 0.90V 0.85V 0.72V 0.90V 0.85V 0.72V 0.90V 0.85V 0.72V\n-3 -2 -1 -2 -1 -3 -2 -1 -2 -1 -3 -2 -1 -2 -1\nDIFF_HSTL_I_18_F 0.873 0.978 1.058 0.978 1.058 1.510 1.574 1.718 1.966 2.101 1.160 1.160 1.271 1.515 1.544 ns\nDIFF_HSTL_I_18_S 0.873 0.978 1.058 0.978 1.058 1.742 1.805 1.950 2.197 2.333 1.748 1.748 1.867 2.103 2.104 ns\nDIFF_HSTL_I_F 0.873 0.978 1.058 0.978 1.058 1.563 1.611 1.762 2.003 2.145 1.313 1.313 1.417 1.668 1.668 ns\nDIFF_HSTL_I_S 0.873 0.978 1.058 0.978 1.058 1.696 1.798 1.913 2.190 2.296 1.630 1.630 1.780 1.985 1.986 ns\nDIFF_HSUL_12_F 0.796 0.911 0.977 0.911 0.977 1.493 1.573 1.703 1.965 2.086 1.222 1.222 1.335 1.577 1.578 ns\nDIFF_HSUL_12_S 0.796 0.911 0.977 0.911 0.977 1.653 1.711 1.864 2.103 2.247 1.536 1.536 1.665 1.891 1.891 ns\nDIFF_SSTL12_F 0.796 0.906 0.977 0.906 0.977 1.577 1.643 1.792 2.035 2.175 1.285 1.285 1.423 1.640 1.640 ns\nDIFF_SSTL12_S 0.796 0.906 0.977 0.906 0.977 1.726 1.784 1.948 2.176 2.331 1.567 1.567 1.706 1.922 1.922 ns\nDIFF_SSTL135_F 0.807 0.927 0.995 0.927 0.995 1.558 1.625 1.765 2.017 2.148 1.341 1.341 1.458 1.696 1.696 ns\nDIFF_SSTL135_II_F 0.807 0.927 0.995 0.927 0.995 1.560 1.623 1.770 2.015 2.153 1.325 1.325 1.470 1.680 1.689 ns\nDIFF_SSTL135_II_S 0.807 0.927 0.995 0.927 0.995 1.694 1.768 1.916 2.160 2.299 1.722 1.722 1.911 2.077 2.078 ns\nDIFF_SSTL135_S 0.807 0.927 0.995 0.927 0.995 1.796 1.869 2.025 2.261 2.408 1.814 1.814 1.976 2.169 2.169 ns\nDIFF_SSTL15_F 0.840 0.928 1.020 0.928 1.020 1.559 1.628 1.771 2.020 2.154 1.374 1.374 1.483 1.729 1.729 ns\nDIFF_SSTL15_II_F 0.840 0.928 1.020 0.928 1.020 1.574 1.622 1.778 2.014 2.161 1.356 1.356 1.442 1.711 1.712 ns\nDIFF_SSTL15_II_S 0.840 0.928 1.020 0.928 1.020 1.769 1.821 1.987 2.213 2.370 1.895 1.895 2.047 2.250 2.250 ns\nDIFF_SSTL15_S 0.840 0.928 1.020 0.928 1.020 1.752 1.824 1.977 2.216 2.360 1.743 1.743 1.907 2.098 2.098 ns\nDIFF_SSTL18_II_F 0.873 0.961 1.038 0.961 1.038 1.672 1.729 1.880 2.121 2.263 1.377 1.377 1.492 1.732 1.732 ns\nDIFF_SSTL18_II_S 0.873 0.961 1.038 0.961 1.038 1.748 1.796 1.965 2.188 2.348 1.616 1.616 1.800 1.971 1.972 ns\nDIFF_SSTL18_I_F 0.873 0.961 1.038 0.961 1.038 1.539 1.609 1.755 2.001 2.138 1.220 1.220 1.313 1.575 1.575 ns\nDIFF_SSTL18_I_S 0.873 0.961 1.038 0.961 1.038 1.728 1.786 1.942 2.178 2.325 1.677 1.677 1.836 2.032 2.033 ns\nHSTL_I_18_F 0.854 0.947 1.021 0.947 1.021 1.510 1.574 1.718 1.966 2.101 1.160 1.160 1.271 1.515 1.544 ns\nHSTL_I_18_S 0.854 0.947 1.021 0.947 1.021 1.742 1.805 1.950 2.197 2.333 1.748 1.748 1.867 2.103 2.104 ns\nHSTL_I_F 0.748 0.856 0.900 0.856 0.900 1.563 1.611 1.762 2.003 2.145 1.313 1.313 1.417 1.668 1.668 ns\nHSTL_I_S 0.748 0.856 0.900 0.856 0.900 1.696 1.798 1.913 2.190 2.296 1.630 1.630 1.780 1.985 1.986 ns\nHSUL_12_F 0.712 0.780 0.867 0.780 0.867 1.493 1.573 1.703 1.965 2.086 1.222 1.222 1.335 1.577 1.578 ns\nHSUL_12_S 0.712 0.780 0.867 0.780 0.867 1.653 1.711 1.864 2.103 2.247 1.536 1.536 1.665 1.891 1.891 ns\nL V CMOS12_F_12 0.761 0.918 0.976 0.918 0.976 1.652 1.689 1.856 2.081 2.239 1.202 1.202 1.317 1.557 1.557 ns\nL V CMOS12_F_4 0.761 0.918 0.976 0.918 0.976 1.714 1.742 1.922 2.134 2.305 1.353 1.353 1.478 1.708 1.708 ns\nL V CMOS12_F_8 0.761 0.918 0.976 0.918 0.976 1.668 1.714 1.879 2.106 2.262 1.292 1.292 1.432 1.647 1.647 ns\nL V CMOS12_S_12 0.761 0.918 0.976 0.918 0.976 2.019 2.073 2.247 2.465 2.630 1.581 1.581 1.717 1.936 1.937 nsZ y n q  U l t r a S c a l e +  M P S o C  D a t a  S h e e t :  D C  a n d  A C  S w i t c h i n g  C h a r a c t e r i s t i c s\nDS925 (v1.12) June 18, 2018  www.xilinx.com  [placeholder placeholder place]\nPr eliminary Pr oduct Specification  49\nSend Feedback\nTable 75:   IOB High Density (HD) Switching Char acteristics  (cont\'d)\nI/O Standar dsT INBUF_DELA Y_P AD_I T OUTBUF_DELA Y_O_P AD T OUTBUF_DELA Y_TD_P AD\nUnits 0.90V 0.85V 0.72V 0.90V 0.85V 0.72V 0.90V 0.85V 0.72V\n-3 -2 -1 -2 -1 -3 -2 -1 -2 -1 -3 -2 -1 -2 -1\nL V CMOS12_S_4 0.761 0.918 0.976 0.918 0.976 1.979 1.979 2.182 2.371 2.565 1.633 1.633 1.772 1.988 1.989 ns\nL V CMOS12_S_8 0.761 0.918 0.976 0.918 0.976 2.132 2.205 2.406 2.597 2.789 1.767 1.767 1.928 2.122 2.123 ns\nL V CMOS15_F_12 0.775 0.905 0.958 0.905 0.958 1.691 1.713 1.892 2.105 2.275 1.275 1.275 1.428 1.630 1.630 ns\nL V CMOS15_F_16 0.775 0.905 0.958 0.905 0.958 1.665 1.722 1.881 2.114 2.264 1.260 1.260 1.407 1.615 1.615 ns\nL V CMOS15_F_4 0.775 0.905 0.958 0.905 0.958 1.747 1.825 1.959 2.217 2.342 1.453 1.453 1.557 1.808 1.809 ns\nL V CMOS15_F_8 0.775 0.905 0.958 0.905 0.958 1.721 1.778 1.930 2.170 2.313 1.378 1.378 1.458 1.733 1.733 ns\nL V CMOS15_S_12 0.775 0.905 0.958 0.905 0.958 1.936 1.991 2.139 2.383 2.522 1.516 1.516 1.648 1.871 1.871 ns\nL V CMOS15_S_16 0.775 0.905 0.958 0.905 0.958 2.172 2.172 2.389 2.564 2.772 1.707 1.707 1.888 2.062 2.062 ns\nL V CMOS15_S_4 0.775 0.905 0.958 0.905 0.958 2.274 2.313 2.483 2.705 2.866 1.952 1.952 2.123 2.307 2.307 ns\nL V CMOS15_S_8 0.775 0.905 0.958 0.905 0.958 2.170 2.170 2.400 2.562 2.783 1.817 1.817 1.984 2.172 2.173 ns\nL V CMOS18_F_12 0.810 0.915 0.958 0.915 0.958 1.741 1.805 1.962 2.197 2.345 1.383 1.383 1.471 1.738 1.738 ns\nL V CMOS18_F_16 0.810 0.915 0.958 0.915 0.958 1.698 1.785 1.917 2.177 2.300 1.338 1.338 1.446 1.693 1.693 ns\nL V CMOS18_F_4 0.810 0.915 0.958 0.915 0.958 1.815 1.868 2.013 2.260 2.396 1.472 1.472 1.599 1.827 1.832 ns\nL V CMOS18_F_8 0.810 0.915 0.958 0.915 0.958 1.785 1.797 1.979 2.189 2.362 1.384 1.384 1.487 1.739 1.739 ns\nL V CMOS18_S_12 0.810 0.915 0.958 0.915 0.958 2.163 2.201 2.408 2.593 2.791 1.762 1.762 1.894 2.117 2.118 ns\nL V CMOS18_S_16 0.810 0.915 0.958 0.915 0.958 2.102 2.173 2.362 2.565 2.745 1.702 1.702 1.834 2.057 2.057 ns\nL V CMOS18_S_4 0.810 0.915 0.958 0.915 0.958 2.342 2.346 2.567 2.738 2.950 1.951 1.951 2.092 2.306 2.306 ns\nL V CMOS18_S_8 0.810 0.915 0.958 0.915 0.958 2.275 2.292 2.511 2.684 2.894 1.848 1.848 2.008 2.203 2.204 ns\nL V CMOS25_F_12 0.963 0.988 1.042 0.988 1.042 2.153 2.153 2.453 2.545 2.836 1.692 1.692 1.856 2.047 2.047 ns\nL V CMOS25_F_16 0.963 0.988 1.042 0.988 1.042 2.105 2.105 2.406 2.497 2.789 1.623 1.623 1.786 1.978 1.979 ns\nL V CMOS25_F_4 0.963 0.988 1.042 0.988 1.042 2.317 2.344 2.554 2.736 2.937 1.842 1.842 2.039 2.197 2.197 ns\nL V CMOS25_F_8 0.963 0.988 1.042 0.988 1.042 2.184 2.184 2.516 2.576 2.899 1.726 1.726 1.910 2.081 2.081 ns\nL V CMOS25_S_12 0.963 0.988 1.042 0.988 1.042 2.550 2.558 2.840 2.950 3.223 1.971 1.971 2.194 2.326 2.327 ns\nL V CMOS25_S_16 0.963 0.988 1.042 0.988 1.042 2.449 2.449 2.740 2.841 3.123 1.852 1.852 2.063 2.207 2.207 ns\nL V CMOS25_S_4 0.963 0.988 1.042 0.988 1.042 2.770 2.770 3.066 3.162 3.449 2.224 2.224 2.458 2.579 2.579 ns\nL V CMOS25_S_8 0.963 0.988 1.042 0.988 1.042 2.663 2.663 2.963 3.055 3.346 2.091 2.091 2.373 2.446 2.446 ns\nL V CMOS33_F_12 1.154 1.154 1.213 1.154 1.213 2.415 2.415 2.651 2.807 3.034 1.754 1.754 1.915 2.109 2.109 ns\nL V CMOS33_F_16 1.154 1.154 1.213 1.154 1.213 2.381 2.383 2.603 2.775 2.986 1.734 1.734 1.869 2.089 2.089 ns\nL V CMOS33_F_4 1.154 1.154 1.213 1.154 1.213 2.541 2.541 2.765 2.933 3.148 1.932 1.932 2.135 2.287 2.287 ns\nL V CMOS33_F_8 1.154 1.154 1.213 1.154 1.213 2.603 2.603 2.822 2.995 3.205 1.937 1.937 2.130 2.292 2.294 ns\nL V CMOS33_S_12 1.154 1.154 1.213 1.154 1.213 2.705 2.705 3.047 3.097 3.430 2.049 2.049 2.318 2.404 2.404 ns\nL V CMOS33_S_16 1.154 1.154 1.213 1.154 1.213 2.714 2.714 3.024 3.106 3.407 2.028 2.028 2.232 2.383 2.383 ns\nL V CMOS33_S_4 1.154 1.154 1.213 1.154 1.213 2.999 2.999 3.340 3.391 3.723 2.320 2.320 2.610 2.675 2.675 ns\nL V CMOS33_S_8 1.154 1.154 1.213 1.154 1.213 2.929 2.929 3.260 3.321 3.643 2.260 2.260 2.532 2.615 2.616 ns\nL VDS_25 0.980 1.003 1.116 1.003 1.116 N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A ns\nL VPECL 0.980 1.003 1.116 1.003 1.116 N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A ns\nL VT TL_F_12 1.164 1.164 1.223 1.164 1.223 2.415 2.415 2.651 2.807 3.034 1.754 1.754 1.915 2.109 2.109 ns\nL VT TL_F_16 1.164 1.164 1.223 1.164 1.223 2.464 2.464 2.732 2.856 3.115 1.750 1.750 1.986 2.105 2.117 ns\nL VT TL_F_4 1.164 1.164 1.223 1.164 1.223 2.541 2.541 2.765 2.933 3.148 1.932 1.932 2.135 2.287 2.287 nsZ y n q  U l t r a S c a l e +  M P S o C  D a t a  S h e e t :  D C  a n d  A C  S w i t c h i n g  C h a r a c t e r i s t i c s\nDS925 (v1.12) June 18, 2018  www.xilinx.com  [placeholder placeholder place]\nPr eliminary Pr oduct Specification  50\nSend Feedback\nTable 75:   IOB High Density (HD) Switching Char acteristics  (cont\'d)\nI/O Standar dsT INBUF_DELA Y_P AD_I T OUTBUF_DELA Y_O_P AD T OUTBUF_DELA Y_TD_P AD\nUnits 0.90V 0.85V 0.72V 0.90V 0.85V 0.72V 0.90V 0.85V 0.72V\n-3 -2 -1 -2 -1 -3 -2 -1 -2 -1 -3 -2 -1 -2 -1\nL VT TL_F_8 1.164 1.164 1.223 1.164 1.223 2.582 2.582 2.787 2.974 3.170 1.910 1.910 2.063 2.265 2.265 ns\nL VT TL_S_12 1.164 1.164 1.223 1.164 1.223 2.731 2.731 3.075 3.123 3.458 2.072 2.072 2.343 2.427 2.427 ns\nL VT TL_S_16 1.164 1.164 1.223 1.164 1.223 2.714 2.714 3.024 3.106 3.407 2.028 2.028 2.232 2.383 2.383 ns\nL VT TL_S_4 1.164 1.164 1.223 1.164 1.223 2.999 2.999 3.340 3.391 3.723 2.320 2.320 2.610 2.675 2.675 ns\nL VT TL_S_8 1.164 1.164 1.223 1.164 1.223 2.929 2.929 3.260 3.321 3.643 2.260 2.260 2.532 2.615 2.616 ns\nSL VS_400_25 0.998 1.020 1.136 1.020 1.136 N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A ns\nSSTL12_F 0.712 0.780 0.867 0.780 0.867 1.577 1.643 1.792 2.035 2.175 1.285 1.285 1.423 1.640 1.640 ns\nSSTL12_S 0.712 0.780 0.867 0.780 0.867 1.726 1.784 1.948 2.176 2.331 1.567 1.567 1.706 1.922 1.922 ns\nSSTL135_F 0.731 0.798 0.881 0.798 0.881 1.558 1.625 1.765 2.017 2.148 1.341 1.341 1.458 1.696 1.696 ns\nSSTL135_II_F 0.731 0.798 0.881 0.798 0.881 1.574 1.623 1.770 2.015 2.153 1.325 1.325 1.470 1.680 1.689 ns\nSSTL135_II_S 0.731 0.798 0.881 0.798 0.881 1.694 1.768 1.916 2.160 2.299 1.722 1.722 1.911 2.077 2.078 ns\nSSTL135_S 0.731 0.798 0.881 0.798 0.881 1.796 1.869 2.025 2.261 2.408 1.814 1.814 1.976 2.169 2.169 ns\nSSTL15_F 0.731 0.838 0.880 0.838 0.880 1.544 1.612 1.754 2.004 2.137 1.357 1.357 1.464 1.712 1.713 ns\nSSTL15_II_F 0.731 0.838 0.880 0.838 0.880 1.588 1.622 1.778 2.014 2.161 1.356 1.356 1.442 1.711 1.712 ns\nSSTL15_II_S 0.731 0.838 0.880 0.838 0.880 1.769 1.821 1.987 2.213 2.370 1.895 1.895 2.047 2.250 2.250 ns\nSSTL15_S 0.731 0.838 0.880 0.838 0.880 1.752 1.824 1.977 2.216 2.360 1.743 1.743 1.907 2.098 2.098 ns\nSSTL18_II_F 0.854 0.947 1.021 0.947 1.021 1.699 1.729 1.880 2.121 2.263 1.377 1.377 1.492 1.732 1.732 ns\nSSTL18_II_S 0.854 0.947 1.021 0.947 1.021 1.748 1.796 1.965 2.188 2.348 1.616 1.616 1.800 1.971 1.972 ns\nSSTL18_I_F 0.854 0.947 1.021 0.947 1.021 1.566 1.609 1.755 2.001 2.138 1.220 1.220 1.313 1.575 1.575 ns\nSSTL18_I_S 0.854 0.947 1.021 0.947 1.021 1.745 1.786 1.942 2.178 2.325 1.677 1.677 1.836 2.032 2.033 ns\nSUB_L VDS 0.871 1.002 1.036 1.002 1.036 N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A ns\nI O B  H i g h  P e r f o r m a n c e  ( H P )  S w i t c h i n g  C h a r a c t e r i s t i c s\nTable 76:   IOB High Performance (HP) Switching Char acteristics\nI/O Standar dsT INBUF_DELA Y_P AD_I T OUTBUF_DELA Y_O_P AD T OUTBUF_DELA Y_TD_P AD\nUnits 0.90V 0.85V 0.72V 0.90V 0.85V 0.72V 0.90V 0.85V 0.72V\n-3 -2 -1 -2 -1 -3 -2 -1 -2 -1 -3 -2 -1 -2 -1\nDIFF_HSTL_I_12_F 0.288 0.394 0.402 0.394 0.402 0.410 0.423 0.443 0.423 0.443 0.514 0.553 0.582 0.553 0.582 ns\nDIFF_HSTL_I_12_M 0.288 0.394 0.402 0.394 0.402 0.552 0.552 0.583 0.552 0.583 0.632 0.641 0.679 0.641 0.679 ns\nDIFF_HSTL_I_12_S 0.288 0.394 0.402 0.394 0.402 0.752 0.752 0.800 0.752 0.800 0.813 0.813 0.868 0.813 0.868 ns\nDIFF_HSTL_I_18_F 0.259 0.319 0.339 0.319 0.339 0.439 0.456 0.474 0.456 0.474 0.549 0.576 0.606 0.576 0.606 ns\nDIFF_HSTL_I_18_M 0.259 0.319 0.339 0.319 0.339 0.563 0.570 0.603 0.570 0.603 0.636 0.653 0.692 0.653 0.692 ns\nDIFF_HSTL_I_18_S 0.259 0.319 0.339 0.319 0.339 0.782 0.782 0.834 0.782 0.834 0.816 0.816 0.871 0.816 0.871 ns\nDIFF_HSTL_I_DCI_12_F 0.288 0.394 0.402 0.394 0.402 0.393 0.406 0.429 0.406 0.429 0.502 0.534 0.564 0.534 0.564 ns\nDIFF_HSTL_I_DCI_12_M 0.288 0.394 0.402 0.394 0.402 0.546 0.557 0.587 0.557 0.587 0.636 0.653 0.694 0.653 0.694 ns\nDIFF_HSTL_I_DCI_12_S 0.288 0.394 0.402 0.394 0.402 0.755 0.755 0.806 0.755 0.806 0.842 0.842 0.907 0.842 0.907 ns\nDIFF_HSTL_I_DCI_18_F 0.259 0.323 0.339 0.323 0.339 0.422 0.445 0.461 0.445 0.461 0.509 0.566 0.595 0.566 0.595 nsZ y n q  U l t r a S c a l e +  M P S o C  D a t a  S h e e t :  D C  a n d  A C  S w i t c h i n g  C h a r a c t e r i s t i c s\nDS925 (v1.12) June 18, 2018  www.xilinx.com  [placeholder placeholder place]\nPr eliminary Pr oduct Specification  51\nSend Feedback\nTable 76:   IOB High Performance (HP) Switching Char acteristics  (cont\'d)\nI/O Standar dsT INBUF_DELA Y_P AD_I T OUTBUF_DELA Y_O_P AD T OUTBUF_DELA Y_TD_P AD\nUnits 0.90V 0.85V 0.72V 0.90V 0.85V 0.72V 0.90V 0.85V 0.72V\n-3 -2 -1 -2 -1 -3 -2 -1 -2 -1 -3 -2 -1 -2 -1\nDIFF_HSTL_I_DCI_18_M 0.259 0.323 0.339 0.323 0.339 0.546 0.555 0.586 0.555 0.586 0.626 0.643 0.684 0.643 0.684 ns\nDIFF_HSTL_I_DCI_18_S 0.259 0.323 0.339 0.323 0.339 0.762 0.762 0.818 0.762 0.818 0.836 0.836 0.900 0.836 0.900 ns\nDIFF_HSTL_I_DCI_F 0.335 0.397 0.417 0.397 0.417 0.407 0.431 0.445 0.431 0.445 0.517 0.555 0.575 0.555 0.575 ns\nDIFF_HSTL_I_DCI_M 0.335 0.397 0.417 0.397 0.417 0.549 0.553 0.583 0.553 0.583 0.634 0.644 0.684 0.644 0.684 ns\nDIFF_HSTL_I_DCI_S 0.335 0.397 0.417 0.397 0.417 0.767 0.767 0.823 0.767 0.823 0.848 0.848 0.912 0.848 0.912 ns\nDIFF_HSTL_I_F 0.304 0.404 0.417 0.404 0.417 0.409 0.423 0.443 0.423 0.443 0.514 0.549 0.581 0.549 0.581 ns\nDIFF_HSTL_I_M 0.304 0.404 0.417 0.404 0.417 0.549 0.555 0.586 0.555 0.586 0.624 0.640 0.677 0.640 0.677 ns\nDIFF_HSTL_I_S 0.304 0.404 0.417 0.404 0.417 0.767 0.767 0.818 0.767 0.818 0.811 0.811 0.866 0.811 0.866 ns\nDIFF_HSUL_12_DCI_F 0.320 0.381 0.400 0.381 0.400 0.411 0.425 0.443 0.425 0.443 0.520 0.558 0.586 0.558 0.586 ns\nDIFF_HSUL_12_DCI_M 0.320 0.381 0.400 0.381 0.400 0.546 0.557 0.587 0.557 0.587 0.636 0.653 0.694 0.653 0.694 ns\nDIFF_HSUL_12_DCI_S 0.320 0.381 0.400 0.381 0.400 0.737 0.737 0.787 0.737 0.787 0.822 0.822 0.885 0.822 0.885 ns\nDIFF_HSUL_12_F 0.322 0.394 0.402 0.394 0.402 0.394 0.412 0.430 0.412 0.430 0.494 0.538 0.566 0.538 0.566 ns\nDIFF_HSUL_12_M 0.322 0.394 0.402 0.394 0.402 0.552 0.552 0.583 0.552 0.583 0.632 0.641 0.679 0.641 0.679 ns\nDIFF_HSUL_12_S 0.322 0.394 0.402 0.394 0.402 0.752 0.752 0.800 0.752 0.800 0.813 0.813 0.868 0.813 0.868 ns\nDIFF_POD10_DCI_F 0.289 0.411 0.430 0.411 0.430 0.407 0.425 0.444 0.425 0.444 0.512 0.555 0.584 0.555 0.584 ns\nDIFF_POD10_DCI_M 0.289 0.411 0.430 0.411 0.430 0.533 0.542 0.571 0.542 0.571 0.618 0.640 0.681 0.640 0.681 ns\nDIFF_POD10_DCI_S 0.289 0.411 0.430 0.411 0.430 0.754 0.754 0.815 0.754 0.815 0.850 0.850 0.917 0.850 0.917 ns\nDIFF_POD10_F 0.288 0.411 0.433 0.411 0.433 0.425 0.438 0.459 0.438 0.459 0.531 0.569 0.601 0.569 0.601 ns\nDIFF_POD10_M 0.288 0.411 0.433 0.411 0.433 0.519 0.538 0.568 0.538 0.568 0.589 0.630 0.667 0.630 0.667 ns\nDIFF_POD10_S 0.288 0.411 0.433 0.411 0.433 0.752 0.766 0.821 0.766 0.821 0.821 0.836 0.894 0.836 0.894 ns\nDIFF_POD12_DCI_F 0.320 0.407 0.432 0.407 0.432 0.411 0.425 0.443 0.425 0.443 0.519 0.558 0.586 0.558 0.586 ns\nDIFF_POD12_DCI_M 0.320 0.407 0.432 0.407 0.432 0.516 0.543 0.572 0.543 0.572 0.602 0.638 0.678 0.638 0.678 ns\nDIFF_POD12_DCI_S 0.320 0.407 0.432 0.407 0.432 0.740 0.772 0.822 0.772 0.822 0.833 0.862 0.929 0.862 0.929 ns\nDIFF_POD12_F 0.305 0.409 0.430 0.409 0.430 0.438 0.455 0.476 0.455 0.476 0.549 0.595 0.626 0.595 0.626 ns\nDIFF_POD12_M 0.305 0.409 0.430 0.409 0.430 0.551 0.551 0.582 0.551 0.582 0.632 0.641 0.679 0.641 0.679 ns\nDIFF_POD12_S 0.305 0.409 0.430 0.409 0.430 0.749 0.767 0.817 0.767 0.817 0.818 0.832 0.889 0.832 0.889 ns\nDIFF_SSTL12_DCI_F 0.303 0.381 0.400 0.381 0.400 0.411 0.425 0.443 0.425 0.443 0.520 0.558 0.586 0.558 0.586 ns\nDIFF_SSTL12_DCI_M 0.303 0.381 0.400 0.381 0.400 0.549 0.557 0.587 0.557 0.587 0.643 0.654 0.694 0.654 0.694 ns\nDIFF_SSTL12_DCI_S 0.303 0.381 0.400 0.381 0.400 0.754 0.754 0.803 0.754 0.803 0.842 0.842 0.908 0.842 0.908 ns\nDIFF_SSTL12_F 0.288 0.394 0.402 0.394 0.402 0.394 0.412 0.430 0.412 0.430 0.494 0.538 0.566 0.538 0.566 ns\nDIFF_SSTL12_M 0.288 0.394 0.402 0.394 0.402 0.550 0.553 0.584 0.553 0.584 0.630 0.641 0.676 0.641 0.676 ns\nDIFF_SSTL12_S 0.288 0.394 0.402 0.394 0.402 0.758 0.758 0.808 0.758 0.808 0.823 0.823 0.879 0.823 0.879 ns\nDIFF_SSTL135_DCI_F 0.303 0.371 0.402 0.371 0.402 0.392 0.411 0.428 0.411 0.428 0.494 0.537 0.565 0.537 0.565 ns\nDIFF_SSTL135_DCI_M 0.303 0.371 0.402 0.371 0.402 0.551 0.551 0.582 0.551 0.582 0.643 0.645 0.685 0.645 0.685 ns\nDIFF_SSTL135_DCI_S 0.303 0.371 0.402 0.371 0.402 0.746 0.746 0.799 0.746 0.799 0.829 0.829 0.893 0.829 0.893 ns\nDIFF_SSTL135_F 0.289 0.375 0.402 0.375 0.402 0.393 0.408 0.428 0.408 0.428 0.491 0.528 0.561 0.528 0.561 ns\nDIFF_SSTL135_M 0.289 0.375 0.402 0.375 0.402 0.548 0.555 0.585 0.555 0.585 0.621 0.641 0.679 0.641 0.679 ns\nDIFF_SSTL135_S 0.289 0.375 0.402 0.375 0.402 0.772 0.772 0.823 0.772 0.823 0.827 0.827 0.878 0.827 0.878 ns\nDIFF_SSTL15_DCI_F 0.335 0.397 0.417 0.397 0.417 0.394 0.412 0.429 0.412 0.429 0.497 0.531 0.563 0.531 0.563 nsZ y n q  U l t r a S c a l e +  M P S o C  D a t a  S h e e t :  D C  a n d  A C  S w i t c h i n g  C h a r a c t e r i s t i c s\nDS925 (v1.12) June 18, 2018  www.xilinx.com  [placeholder placeholder place]\nPr eliminary Pr oduct Specification  52\nSend Feedback\nTable 76:   IOB High Performance (HP) Switching Char acteristics  (cont\'d)\nI/O Standar dsT INBUF_DELA Y_P AD_I T OUTBUF_DELA Y_O_P AD T OUTBUF_DELA Y_TD_P AD\nUnits 0.90V 0.85V 0.72V 0.90V 0.85V 0.72V 0.90V 0.85V 0.72V\n-3 -2 -1 -2 -1 -3 -2 -1 -2 -1 -3 -2 -1 -2 -1\nDIFF_SSTL15_DCI_M 0.335 0.397 0.417 0.397 0.417 0.549 0.553 0.583 0.553 0.583 0.632 0.645 0.685 0.645 0.685 ns\nDIFF_SSTL15_DCI_S 0.335 0.397 0.417 0.397 0.417 0.768 0.768 0.822 0.768 0.822 0.847 0.847 0.912 0.847 0.912 ns\nDIFF_SSTL15_F 0.304 0.404 0.417 0.404 0.417 0.409 0.424 0.445 0.424 0.445 0.513 0.551 0.577 0.551 0.577 ns\nDIFF_SSTL15_M 0.304 0.404 0.417 0.404 0.417 0.547 0.554 0.585 0.554 0.585 0.624 0.639 0.677 0.639 0.677 ns\nDIFF_SSTL15_S 0.304 0.404 0.417 0.404 0.417 0.767 0.767 0.817 0.767 0.817 0.813 0.813 0.867 0.813 0.867 ns\nDIFF_SSTL18_I_DCI_F 0.256 0.320 0.336 0.320 0.336 0.422 0.445 0.461 0.445 0.461 0.540 0.566 0.595 0.566 0.595 ns\nDIFF_SSTL18_I_DCI_M 0.256 0.320 0.336 0.320 0.336 0.552 0.554 0.585 0.554 0.585 0.629 0.644 0.683 0.644 0.683 ns\nDIFF_SSTL18_I_DCI_S 0.256 0.320 0.336 0.320 0.336 0.762 0.762 0.818 0.762 0.818 0.837 0.837 0.899 0.837 0.899 ns\nDIFF_SSTL18_I_F 0.256 0.316 0.336 0.316 0.336 0.439 0.454 0.476 0.454 0.476 0.549 0.578 0.608 0.578 0.608 ns\nDIFF_SSTL18_I_M 0.256 0.316 0.336 0.316 0.336 0.567 0.571 0.603 0.571 0.603 0.535 0.652 0.692 0.652 0.692 ns\nDIFF_SSTL18_I_S 0.256 0.316 0.336 0.316 0.336 0.782 0.782 0.835 0.782 0.835 0.816 0.816 0.870 0.816 0.870 ns\nHSL VDCI_15_F 0.336 0.393 0.415 0.393 0.415 0.407 0.425 0.443 0.425 0.443 0.513 0.548 0.579 0.548 0.579 ns\nHSL VDCI_15_M 0.336 0.393 0.415 0.393 0.415 0.548 0.552 0.581 0.552 0.581 0.635 0.644 0.684 0.644 0.684 ns\nHSL VDCI_15_S 0.336 0.393 0.415 0.393 0.415 0.748 0.748 0.802 0.748 0.802 0.827 0.827 0.890 0.827 0.890 ns\nHSL VDCI_18_F 0.367 0.424 0.447 0.424 0.447 0.424 0.445 0.461 0.445 0.461 0.541 0.566 0.595 0.566 0.595 ns\nHSL VDCI_18_M 0.367 0.424 0.447 0.424 0.447 0.563 0.567 0.598 0.567 0.598 0.647 0.658 0.699 0.658 0.699 ns\nHSL VDCI_18_S 0.367 0.424 0.447 0.424 0.447 0.761 0.761 0.817 0.761 0.817 0.836 0.836 0.900 0.836 0.900 ns\nHSTL_I_12_F 0.322 0.378 0.399 0.378 0.399 0.410 0.423 0.443 0.423 0.443 0.514 0.553 0.582 0.553 0.582 ns\nHSTL_I_12_M 0.322 0.378 0.399 0.378 0.399 0.551 0.551 0.582 0.551 0.582 0.632 0.642 0.679 0.642 0.679 ns\nHSTL_I_12_S 0.322 0.378 0.399 0.378 0.399 0.750 0.750 0.799 0.750 0.799 0.813 0.813 0.868 0.813 0.868 ns\nHSTL_I_18_F 0.258 0.322 0.339 0.322 0.339 0.439 0.456 0.474 0.456 0.474 0.549 0.576 0.606 0.576 0.606 ns\nHSTL_I_18_M 0.258 0.322 0.339 0.322 0.339 0.562 0.569 0.602 0.569 0.602 0.637 0.653 0.692 0.653 0.692 ns\nHSTL_I_18_S 0.258 0.322 0.339 0.322 0.339 0.781 0.781 0.833 0.781 0.833 0.816 0.816 0.871 0.816 0.871 ns\nHSTL_I_DCI_12_F 0.322 0.378 0.399 0.378 0.399 0.393 0.406 0.429 0.406 0.429 0.502 0.534 0.564 0.534 0.564 ns\nHSTL_I_DCI_12_M 0.322 0.378 0.399 0.378 0.399 0.551 0.556 0.586 0.556 0.586 0.644 0.654 0.694 0.654 0.694 ns\nHSTL_I_DCI_12_S 0.322 0.378 0.399 0.378 0.399 0.754 0.754 0.803 0.754 0.803 0.842 0.842 0.907 0.842 0.907 ns\nHSTL_I_DCI_18_F 0.258 0.321 0.339 0.321 0.339 0.422 0.445 0.461 0.445 0.461 0.509 0.566 0.595 0.566 0.595 ns\nHSTL_I_DCI_18_M 0.258 0.321 0.339 0.321 0.339 0.551 0.554 0.585 0.554 0.585 0.634 0.643 0.684 0.643 0.684 ns\nHSTL_I_DCI_18_S 0.258 0.321 0.339 0.321 0.339 0.761 0.761 0.817 0.761 0.817 0.836 0.836 0.900 0.836 0.900 ns\nHSTL_I_DCI_F 0.288 0.393 0.415 0.393 0.415 0.407 0.431 0.445 0.431 0.445 0.517 0.555 0.575 0.555 0.575 ns\nHSTL_I_DCI_M 0.288 0.393 0.415 0.393 0.415 0.548 0.552 0.581 0.552 0.581 0.635 0.644 0.684 0.644 0.684 ns\nHSTL_I_DCI_S 0.288 0.393 0.415 0.393 0.415 0.766 0.766 0.821 0.766 0.821 0.847 0.847 0.912 0.847 0.912 ns\nHSTL_I_F 0.322 0.378 0.399 0.378 0.399 0.409 0.423 0.443 0.423 0.443 0.514 0.549 0.581 0.549 0.581 ns\nHSTL_I_M 0.322 0.378 0.399 0.378 0.399 0.548 0.554 0.585 0.554 0.585 0.624 0.640 0.677 0.640 0.677 ns\nHSTL_I_S 0.322 0.378 0.399 0.378 0.399 0.766 0.766 0.816 0.766 0.816 0.811 0.811 0.866 0.811 0.866 ns\nHSUL_12_DCI_F 0.319 0.378 0.399 0.378 0.399 0.411 0.425 0.443 0.425 0.443 0.520 0.558 0.586 0.558 0.586 ns\nHSUL_12_DCI_M 0.319 0.378 0.399 0.378 0.399 0.551 0.556 0.586 0.556 0.586 0.644 0.654 0.694 0.654 0.694 ns\nHSUL_12_DCI_S 0.319 0.378 0.399 0.378 0.399 0.736 0.736 0.784 0.736 0.784 0.821 0.821 0.886 0.821 0.886 ns\nHSUL_12_F 0.305 0.378 0.399 0.378 0.399 0.394 0.412 0.430 0.412 0.430 0.494 0.538 0.566 0.538 0.566 nsZ y n q  U l t r a S c a l e +  M P S o C  D a t a  S h e e t :  D C  a n d  A C  S w i t c h i n g  C h a r a c t e r i s t i c s\nDS925 (v1.12) June 18, 2018  www.xilinx.com  [placeholder placeholder place]\nPr eliminary Pr oduct Specification  53\nSend Feedback\nTable 76:   IOB High Performance (HP) Switching Char acteristics  (cont\'d)\nI/O Standar dsT INBUF_DELA Y_P AD_I T OUTBUF_DELA Y_O_P AD T OUTBUF_DELA Y_TD_P AD\nUnits 0.90V 0.85V 0.72V 0.90V 0.85V 0.72V 0.90V 0.85V 0.72V\n-3 -2 -1 -2 -1 -3 -2 -1 -2 -1 -3 -2 -1 -2 -1\nHSUL_12_M 0.305 0.378 0.399 0.378 0.399 0.551 0.551 0.582 0.551 0.582 0.632 0.642 0.679 0.642 0.679 ns\nHSUL_12_S 0.305 0.378 0.399 0.378 0.399 0.750 0.750 0.799 0.750 0.799 0.813 0.813 0.868 0.813 0.868 ns\nL V CMOS12_F_2 0.443 0.512 0.555 0.512 0.555 0.657 0.672 0.692 0.672 0.692 0.862 0.898 0.922 0.898 0.922 ns\nL V CMOS12_F_4 0.443 0.512 0.555 0.512 0.555 0.486 0.504 0.521 0.504 0.521 0.645 0.664 0.693 0.664 0.693 ns\nL V CMOS12_F_6 0.443 0.512 0.555 0.512 0.555 0.469 0.485 0.507 0.485 0.507 0.585 0.634 0.669 0.634 0.669 ns\nL V CMOS12_F_8 0.443 0.512 0.555 0.512 0.555 0.457 0.465 0.489 0.465 0.489 0.592 0.611 0.666 0.611 0.666 ns\nL V CMOS12_M_2 0.443 0.512 0.555 0.512 0.555 0.687 0.708 0.727 0.708 0.727 0.889 0.916 0.945 0.916 0.945 ns\nL V CMOS12_M_4 0.443 0.512 0.555 0.512 0.555 0.533 0.550 0.573 0.550 0.573 0.629 0.664 0.690 0.664 0.690 ns\nL V CMOS12_M_6 0.443 0.512 0.555 0.512 0.555 0.520 0.527 0.554 0.527 0.554 0.608 0.622 0.652 0.622 0.652 ns\nL V CMOS12_M_8 0.443 0.512 0.555 0.512 0.555 0.532 0.540 0.571 0.540 0.571 0.606 0.614 0.649 0.614 0.649 ns\nL V CMOS12_S_2 0.443 0.512 0.555 0.512 0.555 0.767 0.767 0.803 0.767 0.803 0.981 0.990 1.024 0.990 1.024 ns\nL V CMOS12_S_4 0.443 0.512 0.555 0.512 0.555 0.666 0.666 0.704 0.666 0.704 0.803 0.803 0.848 0.803 0.848 ns\nL V CMOS12_S_6 0.443 0.512 0.555 0.512 0.555 0.657 0.657 0.695 0.657 0.695 0.732 0.732 0.774 0.732 0.774 ns\nL V CMOS12_S_8 0.443 0.512 0.555 0.512 0.555 0.708 0.708 0.761 0.708 0.761 0.745 0.745 0.790 0.745 0.790 ns\nL V CMOS15_F_12 0.368 0.414 0.445 0.414 0.445 0.485 0.500 0.522 0.500 0.522 0.584 0.647 0.682 0.647 0.682 ns\nL V CMOS15_F_2 0.368 0.414 0.445 0.414 0.445 0.686 0.702 0.722 0.702 0.722 0.893 0.919 0.940 0.919 0.940 ns\nL V CMOS15_F_4 0.368 0.414 0.445 0.414 0.445 0.567 0.579 0.601 0.579 0.601 0.727 0.755 0.781 0.755 0.781 ns\nL V CMOS15_F_6 0.368 0.414 0.445 0.414 0.445 0.533 0.547 0.569 0.547 0.569 0.684 0.711 0.742 0.711 0.742 ns\nL V CMOS15_F_8 0.368 0.414 0.445 0.414 0.445 0.500 0.518 0.538 0.518 0.538 0.635 0.686 0.703 0.686 0.703 ns\nL V CMOS15_M_12 0.368 0.414 0.445 0.414 0.445 0.607 0.607 0.644 0.607 0.644 0.637 0.637 0.676 0.637 0.676 ns\nL V CMOS15_M_2 0.368 0.414 0.445 0.414 0.445 0.736 0.741 0.770 0.741 0.770 0.929 0.938 0.962 0.938 0.962 ns\nL V CMOS15_M_4 0.368 0.414 0.445 0.414 0.445 0.610 0.625 0.651 0.625 0.651 0.733 0.754 0.786 0.754 0.786 ns\nL V CMOS15_M_6 0.368 0.414 0.445 0.414 0.445 0.564 0.576 0.604 0.576 0.604 0.655 0.674 0.710 0.674 0.710 ns\nL V CMOS15_M_8 0.368 0.414 0.445 0.414 0.445 0.565 0.568 0.601 0.568 0.601 0.634 0.639 0.681 0.639 0.681 ns\nL V CMOS15_S_12 0.368 0.414 0.445 0.414 0.445 0.788 0.788 0.855 0.788 0.855 0.695 0.695 0.733 0.695 0.733 ns\nL V CMOS15_S_2 0.368 0.414 0.445 0.414 0.445 0.829 0.829 0.864 0.829 0.864 1.038 1.039 1.079 1.039 1.079 ns\nL V CMOS15_S_4 0.368 0.414 0.445 0.414 0.445 0.687 0.687 0.725 0.687 0.725 0.813 0.813 0.851 0.813 0.851 ns\nL V CMOS15_S_6 0.368 0.414 0.445 0.414 0.445 0.671 0.671 0.710 0.671 0.710 0.726 0.726 0.763 0.726 0.763 ns\nL V CMOS15_S_8 0.368 0.414 0.445 0.414 0.445 0.704 0.704 0.755 0.704 0.755 0.721 0.721 0.758 0.721 0.758 ns\nL V CMOS18_F_12 0.352 0.418 0.445 0.418 0.445 0.564 0.573 0.601 0.573 0.601 0.696 0.731 0.769 0.731 0.769 ns\nL V CMOS18_F_2 0.352 0.418 0.445 0.418 0.445 0.723 0.739 0.760 0.739 0.760 0.918 0.945 0.971 0.945 0.971 ns\nL V CMOS18_F_4 0.352 0.418 0.445 0.418 0.445 0.598 0.609 0.630 0.609 0.630 0.749 0.778 0.802 0.778 0.802 ns\nL V CMOS18_F_6 0.352 0.418 0.445 0.418 0.445 0.598 0.603 0.633 0.603 0.633 0.781 0.781 0.808 0.781 0.808 ns\nL V CMOS18_F_8 0.352 0.418 0.445 0.418 0.445 0.567 0.573 0.600 0.573 0.600 0.712 0.733 0.767 0.733 0.767 ns\nL V CMOS18_M_12 0.352 0.418 0.445 0.418 0.445 0.640 0.640 0.678 0.640 0.678 0.670 0.670 0.709 0.670 0.709 ns\nL V CMOS18_M_2 0.352 0.418 0.445 0.418 0.445 0.785 0.798 0.822 0.798 0.822 0.986 0.991 1.016 0.991 1.016 ns\nL V CMOS18_M_4 0.352 0.418 0.445 0.418 0.445 0.658 0.664 0.693 0.664 0.693 0.786 0.798 0.836 0.798 0.836 ns\nL V CMOS18_M_6 0.352 0.418 0.445 0.418 0.445 0.625 0.629 0.663 0.629 0.663 0.727 0.735 0.775 0.735 0.775 ns\nL V CMOS18_M_8 0.352 0.418 0.445 0.418 0.445 0.626 0.626 0.661 0.626 0.661 0.705 0.705 0.746 0.705 0.746 nsZ y n q  U l t r a S c a l e +  M P S o C  D a t a  S h e e t :  D C  a n d  A C  S w i t c h i n g  C h a r a c t e r i s t i c s\nDS925 (v1.12) June 18, 2018  www.xilinx.com  [placeholder placeholder place]\nPr eliminary Pr oduct Specification  54\nSend Feedback\nTable 76:   IOB High Performance (HP) Switching Char acteristics  (cont\'d)\nI/O Standar dsT INBUF_DELA Y_P AD_I T OUTBUF_DELA Y_O_P AD T OUTBUF_DELA Y_TD_P AD\nUnits 0.90V 0.85V 0.72V 0.90V 0.85V 0.72V 0.90V 0.85V 0.72V\n-3 -2 -1 -2 -1 -3 -2 -1 -2 -1 -3 -2 -1 -2 -1\nL V CMOS18_S_12 0.352 0.418 0.445 0.418 0.445 0.795 0.795 0.861 0.795 0.861 0.683 0.683 0.721 0.683 0.721 ns\nL V CMOS18_S_2 0.352 0.418 0.445 0.418 0.445 0.861 0.862 0.897 0.862 0.897 1.061 1.076 1.098 1.076 1.098 ns\nL V CMOS18_S_4 0.352 0.418 0.445 0.418 0.445 0.716 0.716 0.758 0.716 0.758 0.829 0.829 0.872 0.829 0.872 ns\nL V CMOS18_S_6 0.352 0.418 0.445 0.418 0.445 0.682 0.682 0.724 0.682 0.724 0.724 0.724 0.762 0.724 0.762 ns\nL V CMOS18_S_8 0.352 0.418 0.445 0.418 0.445 0.707 0.707 0.760 0.707 0.760 0.709 0.709 0.745 0.709 0.745 ns\nL VDCI_15_F 0.369 0.425 0.462 0.425 0.462 0.407 0.426 0.443 0.426 0.443 0.514 0.548 0.581 0.548 0.581 ns\nL VDCI_15_M 0.369 0.425 0.462 0.425 0.462 0.549 0.553 0.582 0.553 0.582 0.632 0.645 0.685 0.645 0.685 ns\nL VDCI_15_S 0.369 0.425 0.462 0.425 0.462 0.749 0.749 0.803 0.749 0.803 0.821 0.821 0.890 0.821 0.890 ns\nL VDCI_18_F 0.367 0.414 0.447 0.414 0.447 0.422 0.441 0.459 0.441 0.459 0.541 0.560 0.589 0.560 0.589 ns\nL VDCI_18_M 0.367 0.414 0.447 0.414 0.447 0.546 0.554 0.585 0.554 0.585 0.622 0.644 0.683 0.644 0.683 ns\nL VDCI_18_S 0.367 0.414 0.447 0.414 0.447 0.760 0.760 0.818 0.760 0.818 0.837 0.837 0.899 0.837 0.899 ns\nL VDS 0.508 0.539 0.620 0.539 0.620 0.626 0.626 0.662 0.626 0.662 960.447 ns\nMIPI_DPHY_DCI_HS 0.305 0.386 0.415 0.386 0.415 0.489 0.502 0.522 0.502 0.522 N/A N/A N/A N/A N/A ns\nMIPI_DPHY_DCI_LP 8.438 8.438 8.792 8.438 8.792 0.895 0.914 0.937 0.914 0.937 N/A N/A N/A N/A N/A ns\nPOD10_DCI_F 0.336 0.408 0.430 0.408 0.430 0.407 0.425 0.444 0.425 0.444 0.512 0.555 0.584 0.555 0.584 ns\nPOD10_DCI_M 0.336 0.408 0.430 0.408 0.430 0.533 0.542 0.571 0.542 0.571 0.618 0.640 0.681 0.640 0.681 ns\nPOD10_DCI_S 0.336 0.408 0.430 0.408 0.430 0.724 0.754 0.815 0.754 0.815 0.815 0.850 0.917 0.850 0.917 ns\nPOD10_F 0.336 0.407 0.430 0.407 0.430 0.425 0.438 0.459 0.438 0.459 0.531 0.569 0.601 0.569 0.601 ns\nPOD10_M 0.336 0.407 0.430 0.407 0.430 0.519 0.538 0.568 0.538 0.568 0.589 0.630 0.667 0.630 0.667 ns\nPOD10_S 0.336 0.407 0.430 0.407 0.430 0.752 0.766 0.821 0.766 0.821 0.821 0.836 0.894 0.836 0.894 ns\nPOD12_DCI_F 0.336 0.409 0.431 0.409 0.431 0.411 0.425 0.443 0.425 0.443 0.519 0.558 0.586 0.558 0.586 ns\nPOD12_DCI_M 0.336 0.409 0.431 0.409 0.431 0.516 0.543 0.572 0.543 0.572 0.602 0.638 0.678 0.638 0.678 ns\nPOD12_DCI_S 0.336 0.409 0.431 0.409 0.431 0.740 0.772 0.822 0.772 0.822 0.833 0.862 0.929 0.862 0.929 ns\nPOD12_F 0.336 0.409 0.431 0.409 0.431 0.438 0.455 0.476 0.455 0.476 0.549 0.595 0.626 0.595 0.626 ns\nPOD12_M 0.336 0.409 0.431 0.409 0.431 0.551 0.551 0.582 0.551 0.582 0.632 0.641 0.679 0.641 0.679 ns\nPOD12_S 0.336 0.409 0.431 0.409 0.431 0.749 0.767 0.817 0.767 0.817 0.818 0.832 0.889 0.832 0.889 ns\nSL VS_400_18 0.492 0.539 0.620 0.539 0.620 N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A ns\nSSTL12_DCI_F 0.331 0.381 0.399 0.381 0.399 0.411 0.425 0.443 0.425 0.443 0.520 0.558 0.586 0.558 0.586 ns\nSSTL12_DCI_M 0.331 0.381 0.399 0.381 0.399 0.549 0.557 0.587 0.557 0.587 0.643 0.654 0.694 0.654 0.694 ns\nSSTL12_DCI_S 0.331 0.381 0.399 0.381 0.399 0.754 0.754 0.803 0.754 0.803 0.842 0.842 0.908 0.842 0.908 ns\nSSTL12_F 0.320 0.403 0.403 0.403 0.403 0.394 0.412 0.430 0.412 0.430 0.494 0.538 0.566 0.538 0.566 ns\nSSTL12_M 0.320 0.403 0.403 0.403 0.403 0.550 0.553 0.584 0.553 0.584 0.630 0.641 0.676 0.641 0.676 ns\nSSTL12_S 0.320 0.403 0.403 0.403 0.403 0.758 0.758 0.808 0.758 0.808 0.823 0.823 0.879 0.823 0.879 ns\nSSTL135_DCI_F 0.341 0.366 0.399 0.366 0.399 0.392 0.411 0.428 0.411 0.428 0.494 0.537 0.565 0.537 0.565 ns\nSSTL135_DCI_M 0.341 0.366 0.399 0.366 0.399 0.551 0.551 0.582 0.551 0.582 0.643 0.645 0.685 0.645 0.685 ns\nSSTL135_DCI_S 0.341 0.366 0.399 0.366 0.399 0.746 0.746 0.799 0.746 0.799 0.829 0.829 0.893 0.829 0.893 ns\nSSTL135_F 0.321 0.378 0.399 0.378 0.399 0.393 0.408 0.428 0.408 0.428 0.491 0.528 0.561 0.528 0.561 ns\nSSTL135_M 0.321 0.378 0.399 0.378 0.399 0.548 0.555 0.585 0.555 0.585 0.621 0.641 0.679 0.641 0.679 ns\nSSTL135_S 0.321 0.378 0.399 0.378 0.399 0.772 0.772 0.823 0.772 0.823 0.827 0.827 0.878 0.827 0.878 nsZ y n q  U l t r a S c a l e +  M P S o C  D a t a  S h e e t :  D C  a n d  A C  S w i t c h i n g  C h a r a c t e r i s t i c s\nDS925 (v1.12) June 18, 2018  www.xilinx.com  [placeholder placeholder place]\nPr eliminary Pr oduct Specification  55\nSend Feedback\nTable 76:   IOB High Performance (HP) Switching Char acteristics  (cont\'d)\nI/O Standar dsT INBUF_DELA Y_P AD_I T OUTBUF_DELA Y_O_P AD T OUTBUF_DELA Y_TD_P AD\nUnits 0.90V 0.85V 0.72V 0.90V 0.85V 0.72V 0.90V 0.85V 0.72V\n-3 -2 -1 -2 -1 -3 -2 -1 -2 -1 -3 -2 -1 -2 -1\nSSTL15_DCI_F 0.319 0.402 0.417 0.402 0.417 0.394 0.412 0.429 0.412 0.429 0.497 0.531 0.563 0.531 0.563 ns\nSSTL15_DCI_M 0.319 0.402 0.417 0.402 0.417 0.549 0.553 0.583 0.553 0.583 0.632 0.645 0.685 0.645 0.685 ns\nSSTL15_DCI_S 0.319 0.402 0.417 0.402 0.417 0.768 0.768 0.822 0.768 0.822 0.847 0.847 0.912 0.847 0.912 ns\nSSTL15_F 0.320 0.371 0.400 0.371 0.400 0.393 0.408 0.428 0.408 0.428 0.494 0.530 0.556 0.530 0.556 ns\nSSTL15_M 0.320 0.371 0.400 0.371 0.400 0.547 0.554 0.585 0.554 0.585 0.624 0.639 0.677 0.639 0.677 ns\nSSTL15_S 0.320 0.371 0.400 0.371 0.400 0.767 0.767 0.817 0.767 0.817 0.813 0.813 0.867 0.813 0.867 ns\nSSTL18_I_DCI_F 0.256 0.329 0.336 0.329 0.336 0.422 0.445 0.461 0.445 0.461 0.540 0.566 0.595 0.566 0.595 ns\nSSTL18_I_DCI_M 0.256 0.329 0.336 0.329 0.336 0.552 0.554 0.585 0.554 0.585 0.629 0.644 0.683 0.644 0.683 ns\nSSTL18_I_DCI_S 0.256 0.329 0.336 0.329 0.336 0.762 0.762 0.818 0.762 0.818 0.837 0.837 0.899 0.837 0.899 ns\nSSTL18_I_F 0.259 0.316 0.337 0.316 0.337 0.439 0.454 0.476 0.454 0.476 0.549 0.578 0.608 0.578 0.608 ns\nSSTL18_I_M 0.259 0.316 0.337 0.316 0.337 0.567 0.571 0.603 0.571 0.603 0.535 0.652 0.692 0.652 0.692 ns\nSSTL18_I_S 0.259 0.316 0.337 0.316 0.337 0.782 0.782 0.835 0.782 0.835 0.816 0.816 0.870 0.816 0.870 ns\nSUB_L VDS 0.508 0.539 0.620 0.539 0.620 0.658 0.660 0.692 0.660 0.692 907.4 969.863 ns\nI O B  3 - s t a t e  O u t p u t  S w i t c h i n g  C h a r a c t e r i s t i c s\nTable 77  specifies  the values of T OUTBUF_DELAY_TE_PAD  and T INBUF_DELAY_IBUFDIS_O .\n• T OUTBUF_DELAY_TE_PAD  is the delay from the T pin to the IOB pad through the output buffer  of an IOB pad,\nwhen 3-state is enabled (i.e., a high impedance state).\n• T INBUF_DELAY_IBUFDIS_O  is the IOB delay from IBUFDISABLE to O output.\n• In HP I/O banks, the internal DCI t ermination  turn-o ff  time  is always faster than T OUTBUF_DELAY_TE_PAD  when\nthe DCITERMDISABLE pin is used.\n• In HD I/O banks, the internal IN_TERM t ermination  turn-o ff  time  is always faster than T OUTBUF_DELAY_TE_PAD\nwhen the INTERMDISABLE pin is used.\nTable 77:   IOB 3-state Output Switching Char acteristics\nSymbol DescriptionSpeed Gr ade and V C CINT  Oper ating V oltages\nUnits 0.90V 0.85V 0.72V\n-3 -2 -1 -2 -1\nT OUTBUF_DELA Y_TE_P AD T input to pad high-impedance for HD I/O\nbanks6.167 6.318 6.369 6.699 6.752 ns\nT input to pad high-impedance for HP I/O\nbanks5.330 5.330 5.341 5.330 5.341 ns\nT INBUF_DELA Y_IBUFDIS_O IBUF turn-on time fr om IBUFDISABLE to O\noutput for HD I/O banks2.266 2.266 2.430 2.266 2.430 ns\nIBUF turn-on time fr om IBUFDISABLE to O\noutput for HP I/O banks0.873 0.936 1.037 0.936 1.037 nsZ y n q  U l t r a S c a l e +  M P S o C  D a t a  S h e e t :  D C  a n d  A C  S w i t c h i n g  C h a r a c t e r i s t i c s\nDS925 (v1.12) June 18, 2018  www.xilinx.com  [placeholder placeholder place]\nPr eliminary Pr oduct Specification  56\nSend Feedback\nI n p u t  D e l a y  M e a s u r e m e n t  M e t h o d o l o g y\nThe following table shows the test setup parameters used for measuring input delay.\nTable 78:   Input Delay Measur ement Methodology\nDescriptionI/O Standar d\nAttributeV L1 , 2V H1 , 2V MEAS 1 , 4V REF  1 , 3 , 5\nL V CMOS, 1.2V L V CMOS12 0.1 1.1 0.6 –\nL V CMOS, L VDCI, HSL VDCI, 1.5V L V CMOS15, L VDCI_15,\nHSL VDCI_150.1 1.4 0.75 –\nL V CMOS, L VDCI, HSL VDCI, 1.8V L V CMOS18, L VDCI_18,\nHSL VDCI_180.1 1.7 0.9 –\nL V CMOS, 2.5V L V CMOS25 0.1 2.4 1.25 –\nL V CMOS, 3.3V L V CMOS33 0.1 3.2 1.65 –\nL VT TL, 3.3V L VT TL 0.1 3.2 1.65 –\nHSTL (high-speed tr ansceiver logic), class I, 1.2V HSTL_I_12 V REF  – 0.25 V REF  + 0.25 V REF 0.6\nHSTL, class I, 1.5V HSTL_I V REF  – 0.325 V REF  + 0.325 V REF 0.75\nHSTL, class I, 1.8V HSTL_I_18 V REF  – 0.4 V REF  + 0.4 V REF 0.9\nHSUL (high-speed unterminated logic), 1.2V HSUL_12 V REF  – 0.25 V REF  + 0.25 V REF 0.6\nSSTL12 (stub series terminated logic), 1.2V SSTL12 V REF  – 0.25 V REF  + 0.25 V REF 0.6\nSSTL135  and SSTL135 class II , 1.35V SSTL135 , SSTL135_II V REF  – 0.2875 V REF  + 0.2875 V REF 0.675\nSSTL15  and SSTL15 class II , 1.5V SSTL15 , SSTL15_II V REF  – 0.325 V REF  + 0.325 V REF 0.75\nSSTL18, class I  and II, 1.8V SSTL18_I , SSTL18_II V REF  – 0.4 V REF  + 0.4 V REF 0.9\nPOD10, 1.0V POD10 V REF  – 0.2 V REF  + 0.2 V REF 0.7\nPOD12, 1.2V POD12 V REF  – 0.24 V REF  + 0.24 V REF 0.84\nDIFF_HSTL, class I, 1.2V DIFF_HSTL_I_12 0.6 – 0.25 0.6 + 0.25 06–\nDIFF_HSTL, class I, 1.5V DIFF_HSTL_I 0.75 – 0.325 0.75 + 0.325 06–\nDIFF_HSTL, class I, 1.8V DIFF_HSTL_I_18 0.9 – 0.4 0.9 + 0.4 06–\nDIFF_HSUL, 1.2V DIFF_HSUL_12 0.6 – 0.25 0.6 + 0.25 06–\nDIFF_SSTL, 1.2V DIFF_SSTL12 0.6 – 0.25 0.6 + 0.25 06–\nDIFF_SSTL135  and DIFF_SSTL135 class II , 1.35V DIFF_SSTL135 ,\nDIFF_SSTL135_II0.675 – 0.2875 0.675 + 0.2875 06–\nDIFF_SSTL15  and DIFF_SSTL15 class II , 1.5V DIFF_SSTL15 ,\nDIFF_SSTL15_II0.75 – 0.325 0.75 + 0.325 06–\nDIFF_SSTL18_I, DIFF_SSTL18_II, 1.8V DIFF_SSTL18_I ,\nDIFF_SSTL18_II0.9 – 0.4 0.9 + 0.4 06–\nDIFF_POD10, 1.0V DIFF_POD10 0.5 – 0.2 0.5 + 0.2 06–\nDIFF_POD12, 1.2V DIFF_POD12 0.6 – 0.25 0.6 + 0.25 06–\nL VDS (lo w-voltage differ ential signaling), 1.8V L VDS 0.9 – 0.125 0.9 + 0.125 06–\nL VDS_25, 2.5V L VDS_25 1.25 – 0.125 1.25 + 0.125 06–\nSUB_L VDS, 1.8V SUB_L VDS 0.9 – 0.125 0.9 + 0.125 06–\nSL VS, 1.8V SL VS_400_18 0.9 – 0.125 0.9 + 0.125 06–\nSL VS, 2.5V SL VS_400_25 1.25 – 0.125 1.25 + 0.125 06–\nL VPECL, 2.5V L VPECL 1.25 – 0.125 1.25 + 0.125 06–\nMIPI D-PHY (high speed) 1.2V MIPI_DPHY_DCI_HS 0.2 – 0.125 0.2 + 0.125 06–Z y n q  U l t r a S c a l e +  M P S o C  D a t a  S h e e t :  D C  a n d  A C  S w i t c h i n g  C h a r a c t e r i s t i c s\nDS925 (v1.12) June 18, 2018  www.xilinx.com  [placeholder placeholder place]\nPr eliminary Pr oduct Specification  57\nSend Feedback\nTable 78:   Input Delay Measur ement Methodology  (cont\'d)\nDescriptionI/O Standar d\nAttributeV L1 , 2V H1 , 2V MEAS 1 , 4V REF  1 , 3 , 5\nMIPI D-PHY (lo w po wer) 1.2V MIPI_DPHY_DCI_LP 0.715 – 0.2 0.715 + 0.2 06–\nNotes:\n1. The input delay measur ement methodology par ameters for L VDCI/HSL VDCI ar e the same for L V CMOS standar ds of the same voltage.\nPar ameters for all other DCI standar ds ar e the same for the corr esponding non-DCI standar ds.\n2. Input waveform switches between V L  and V H .\n3. Measur ements ar e made at typical, minimum, and maximum V REF  values. Reported delays r eflect worst case of these measur ements.\nV REF  values listed ar e typical.\n4. Input voltage le vel fr om which measur ement starts.\n5. This is an input voltage r efer ence that bears no r elation to the V REF /V MEAS  par ameters found in IBIS models and/or noted in Figur e 1 .\n6. The value given is the differ ential input voltage.\nO u t p u t  D e l a y  M e a s u r e m e n t  M e t h o d o l o g y\nOutput delays are measured with short output traces. Standard t ermination  was used for all t esting.  The\npr opagation  delay of the trace is characterized separately and subtracted from the final measurement, and is\ntherefore not included in the generalized test setups shown in Figure 1  and Figure 2 .\nFigure 1:   Single-Ended T est Setup\nVREF\nRREF\nVMEAS  (voltage level when taking delay measurement)\nCREF (probe capacitance)Output\nX16654-072117\nFigure 2:   Differ ential T est Setup\nRREF VMEAS+\n–CREFOutput\nX16640-072117Z y n q  U l t r a S c a l e +  M P S o C  D a t a  S h e e t :  D C  a n d  A C  S w i t c h i n g  C h a r a c t e r i s t i c s\nDS925 (v1.12) June 18, 2018  www.xilinx.com  [placeholder placeholder place]\nPr eliminary Pr oduct Specification  58\nSend Feedback\nParameters V REF, RREF, CREF, and V MEAS  fully describe the test c onditions  for each I/O standard. The most\naccurate pr ediction  of pr opagation  delay in any given application  can be obtained through IBIS simulation,  using\nthis method:\n1. Simulate the output driver of choice into the generalized test setup using values from Table 79 .\n2. Record the time  to V MEAS .\n3. Simulate the output driver of choice into the actual PCB trace and load using the appropriate IBIS model or\ncapacitance value to represent the load.\n4. Record the time  to V MEAS .\n5. Compare the results of step 2 and step 4. The increase or decrease in delay yields the actual pr opagation\ndelay of the PCB trace.\nTable 79:   Output Delay Measur ement Methodology\nDescription I/O Standar d AttributeR REF\n(Ω)C REF1\n(pF)V MEAS\n(V)V REF\n(V)\nL V CMOS, 1.2V L V CMOS12 1M 0 0.6 0\nL V CMOS, 1.5V L V CMOS15 1M 0 0.75 0\nL V CMOS, 1.8V L V CMOS18 1M 0 0.9 0\nL V CMOS, 2.5V L V CMOS25 1M 0 1.25 0\nL V CMOS, 3.3V L V CMOS33 1M 0 1.65 0\nL VT TL, 3.3V L VT TL 1M 0 1.65 0\nL VDCI, HSL VDCI, 1.5V L VDCI_15, HSL VDCI_15 50 0 V REF 0.75\nL VDCI, HSL VDCI, 1.8V L VDCI_15, HSL VDCI_18 50 0 V REF 0.9\nHSTL (high-speed tr ansceiver logic), class I, 1.2V HSTL_I_12 50 0 V REF 0.6\nHSTL, class I, 1.5V HSTL_I 50 0 V REF 0.75\nHSTL, class I, 1.8V HSTL_I_18 50 0 V REF 0.9\nHSUL (high-speed unterminated logic), 1.2V HSUL_12 50 0 V REF 0.6\nSSTL12 (stub series terminated logic), 1.2V SSTL12 50 0 V REF 0.6\nSSTL135  and SSTL135 class II , 1.35V SSTL135 , SSTL135_II 50 0 V REF 0.675\nSSTL15 and SSTL15 class II , 1.5V SSTL15, SSTL15_II 50 0 V REF 0.75\nSSTL18, class I  and class II , 1.8V SSTL18_I , SSTL18_II 50 0 V REF 0.9\nPOD10, 1.0V POD10 50 0 V REF 1.0\nPOD12, 1.2V POD12 50 0 V REF 1.2\nDIFF_HSTL, class I, 1.2V DIFF_HSTL_I_12 50 0 V REF 0.6\nDIFF_HSTL, class I, 1.5V DIFF_HSTL_I 50 0 V REF 0.75\nDIFF_HSTL, class I, 1.8V DIFF_HSTL_I_18 50 0 V REF 0.9\nDIFF_HSUL, 1.2V DIFF_HSUL_12 50 0 V REF 0.6\nDIFF_SSTL12, 1.2V DIFF_SSTL12 50 0 V REF 0.6\nDIFF_SSTL135 and DIFF_SSTL135 class II , 1.35V DIFF_SSTL135, DIFF_SSTL135_II 50 0 V REF 0.675\nDIFF_SSTL15  and DIFF_SSTL15 class II , 1.5V DIFF_SSTL15 , DIFF_SSTL15_II 50 0 V REF 0.75\nDIFF_SSTL18,  class I and II,  1.8V DIFF_SSTL18_I , DIFF_SSTL18_II 50 0 V REF 0.9\nDIFF_POD10, 1.0V DIFF_POD10 50 0 V REF 1.0\nDIFF_POD12, 1.2V DIFF_POD12 50 0 V REF 1.2\nL VDS (lo w-voltage differ ential signaling), 1.8V L VDS 100 0 020Z y n q  U l t r a S c a l e +  M P S o C  D a t a  S h e e t :  D C  a n d  A C  S w i t c h i n g  C h a r a c t e r i s t i c s\nDS925 (v1.12) June 18, 2018  www.xilinx.com  [placeholder placeholder place]\nPr eliminary Pr oduct Specification  59\nSend Feedback\nTable 79:   Output Delay Measur ement Methodology  (cont\'d)\nDescription I/O Standar d AttributeR REF\n(Ω)C REF1\n(pF)V MEAS\n(V)V REF\n(V)\nSUB_L VDS, 1.8V SUB_L VDS 100 0 020\nMIPI D-PHY (high speed) 1.2V MIPI_DPHY_DCI_HS 100 0 020\nMIPI D-PHY (lo w po wer) 1.2V MIPI_DPHY_DCI_LP 1M 0 0.6 0\nNotes:\n1. C REF  is the capacitance of the pr obe, nominally 0 pF.\n2. The value given is the differ ential output voltage.\nB l o c k  R A M  a n d  F I F O  S w i t c h i n g  C h a r a c t e r i s t i c s\nTable 80:   Block RAM and FIFO Switching Char acteristics\nSymbol DescriptionSpeed Gr ade and V C CINT  Oper ating V oltages\nUnits 0.90V 0.85V 0.72V\n-3 -2 -1 -2 -1\nMaximum Fr equency\nF MAX_WF_NC Block RAM (WRITE_FIRST and NO_CHANGE modes) 825 738 645 585 516 MHz\nF MAX_RF Block RAM (READ_FIRST mode) 718 637 575 510 460 MHz\nF MAX_FIFO FIFO in all modes without EC C 825 738 645 585 516 MHz\nF MAX_EC C Block RAM and FIFO in EC C configur ation without\nPIPELINE718 637 575 510 460 MHz\nBlock RAM and FIFO in EC C configur ation with\nPIPELINE and Block RAM in WRITE_FIRST or\nNO_CHANGE mode825 738 645 585 516 MHz\nT PW1Minimum pulse width 495 542 543 577 578 ps\nBlock RAM and FIFO Clock-to-Out Delays\nT RCK O_DO Clock CLK to DOUT output (without output r egister) 0.91 1.02 1.11 1.46 1.53 ns, Max\nT RCK O_DO_REG Clock CLK to DOUT output (with output r egister) 0.27 0.29 0.30 0.42 0.44 ns, Max\nNotes:\n1. The MMCM and PLL DUTY_CY CLE attribute should be set to 50% to meet the pulse-width r equir ements at the higher fr equencies.\nU l t r a R A M  S w i t c h i n g  C h a r a c t e r i s t i c s\nThe UltraScale Architecture and Product Data Sheet: Overview  (DS890 ) lists the Zynq UltraScale+ MPSoCs that\ninclude this memory.Z y n q  U l t r a S c a l e +  M P S o C  D a t a  S h e e t :  D C  a n d  A C  S w i t c h i n g  C h a r a c t e r i s t i c s\nDS925 (v1.12) June 18, 2018  www.xilinx.com  [placeholder placeholder place]\nPr eliminary Pr oduct Specification  60\nSend Feedback\nTable 81:   Ultr aRAM Switching Char acteristics\nSymbol DescriptionSpeed Gr ade and V C CINT  Oper ating V oltages\nUnits 0.90V 0.85V 0.72V\n-3 -2 -1 -2 -1\nMaximum Fr equency\nF MAX Ultr aRAM maximum fr equency with\nOREG_B = T rue650 600 575 500 481 MHz\nF MAX_EC C_NOPIPELINE Ultr aRAM maximum fr equency with\nOREG_B = False and EN_EC C_RD_B = T rue435 400 386 312 303 MHz\nF MAX_NOPIPELINE Ultr aRAM maximum fr equency with\nOREG_B = False and EN_EC C_RD_B = False528 500 478 404 389 MHz\nT PW1Minimum pulse width 650 700 730 800 832 ps\nT RSTPW Asynchr onous r eset minimum pulse width. One\ncycle r equir ed1 clock cycle\nNotes:\n1. The MMCM and PLL DUTY_CY CLE attribute should be set to 50% to meet the pulse-width r equir ements at the higher fr equencies.\nI n p u t / O u t p u t  D e l a y  S w i t c h i n g  C h a r a c t e r i s t i c s\nTable 82:   Input/Output Delay Switching Char acteristics\nSymbol DescriptionSpeed Gr ade and V C CINT  Oper ating V oltages\nUnits 0.90V 0.85V 0.72V\n-3 -2 -1 -2 -1\nF REFCLK Refer ence clock fr equency for IDELA Y CTRL\n(component mode)300 to 800 MHz\nRefer ence clock fr equency when using\nBITSLICE_C ONTROL with REFCLK (in native\nmode (for RX_BITSLICE only))300 to 800 MHz\nRefer ence clock fr equency for\nBITSLICE_C ONTROL with PLL_CLK (in native\nmode)1300 to\n2666.67300 to\n2666.67300 to\n2400300 to\n2400300 to\n2133MHz\nT MINPER_CLK Minimum period for IODELA Y clock 3.195 3.195 3.195 3.195 3.195 ns\nT MINPER_RST Minimum r eset pulse width 52.00 ns\nT IDELA Y_RESOL UTION /\nT ODELA Y_RESOL UTIONIDELA Y/ODELA Y chain r esolution 2.1 to 12 ps\nNotes:\n1. PLL settings could r estrict the minimum allo wable data r ate. For e xample, when using a PLL with CLK OUTPHY_MODE = V C O_HALF, the\nminimum fr equency is PLL_F V C OMIN /2.Z y n q  U l t r a S c a l e +  M P S o C  D a t a  S h e e t :  D C  a n d  A C  S w i t c h i n g  C h a r a c t e r i s t i c s\nDS925 (v1.12) June 18, 2018  www.xilinx.com  [placeholder placeholder place]\nPr eliminary Pr oduct Specification  61\nSend Feedback\nD S P 4 8  S l i c e  S w i t c h i n g  C h a r a c t e r i s t i c s\nTable 83:   DSP48 Slice Switching Char acteristics\nSymbol DescriptionSpeed Gr ade and V C CINT  Oper ating V oltages\nUnits 0.90V 0.85V 0.72V1\n-3 -2 -1 -2 -1\nMaximum Fr equency\nF MAX With all r egisters used 891 775 645 644 600 MHz\nF MAX_P A TDET With pattern detector 794 687 571 562 524 MHz\nF MAX_MUL T_NOMREG T wo r egister multiply without MREG 635 544 456 440 413 MHz\nF MAX_MUL T_NOMREG_P A TDET T wo r egister multiply without MREG\nwith pattern detect577 492 410 395 371 MHz\nF MAX_PREADD_NO ADREG Without ADREG 655 565 468 453 423 MHz\nF MAX_NOPIPELINEREG Without pipeline r egisters (MREG,\nADREG)483 410 338 323 304 MHz\nF MAX_NOPIPELINEREG_P A TDET Without pipeline r egisters (MREG,\nADREG) with pattern detect448 379 314 299 280 MHz\nNotes:\n1. For de vices oper ating at the lo wer po wer V C CINT  = 0.72V voltages, DSP cascades that cr oss the clock r egion center might oper ate belo w\nthe specified F MAX .\nC l o c k  B u f f e r s  a n d  N e t w o r k s\nTable 84:   Clock Buffers Switching Char acteristics\nSymbol DescriptionSpeed Gr ade and V C CINT  Oper ating V oltages\nUnits 0.90V 0.85V 0.72V\n-3 -2 -1 -2 -1\nGlobal Clock Switching Char acteristics (Including BUFGCTRL)\nF MAX Maximum fr equency of a global clock tr ee (BUFG) 891 775 667 725 667 MHz\nGlobal Clock Buffer with Input Divide Capability (BUFGCE_DIV)\nF MAX Maximum fr equency of a global clock buffer with input\ndivide capability (BUFGCE_DIV)891 775 667 725 667 MHz\nGlobal Clock Buffer with Clock Enable (BUFGCE)\nF MAX Maximum fr equency of a global clock buffer with clock\nenable (BUFGCE)891 775 667 725 667 MHz\nLeaf Clock Buffer with Clock Enable (BUFCE_LEAF)\nF MAX Maximum fr equency of a leaf clock buffer with clock\nenable (BUFCE_LEAF)891 775 667 725 667 MHz\nGTH or GTY Clock Buffer with Clock Enable and Clock Input Divide Capability (BUFG_GT)\nF MAX Maximum fr equency of a serial tr ansceiver clock buffer\nwith clock enable and clock input divide capability512 512 512 512 512 MHzZ y n q  U l t r a S c a l e +  M P S o C  D a t a  S h e e t :  D C  a n d  A C  S w i t c h i n g  C h a r a c t e r i s t i c s\nDS925 (v1.12) June 18, 2018  www.xilinx.com  [placeholder placeholder place]\nPr eliminary Pr oduct Specification  62\nSend Feedback\nM M C M  S w i t c h i n g  C h a r a c t e r i s t i c s\nTable 85:   MMCM Specification\nSymbol DescriptionSpeed Gr ade and V C CINT  Oper ating V oltages\nUnits 0.90V 0.85V 0.72V\n-3 -2 -1 -2 -1\nMMCM_F INMAX Maximum input clock fr equency 1066 933 800 933 800 MHz\nMMCM_F INMIN Minimum input clock fr equency 10 10 10 10 10 MHz\nMMCM_F INJIT TER Maximum input clock period jitter < 20% of clock input period or 1 ns Max\nMMCM_F INDUTY Input duty cycle r ange: 10–49 MHz 25–75 %\nInput duty cycle r ange: 50–199 MHz 30–70 %\nInput duty cycle r ange: 200–399 MHz 35–65 %\nInput duty cycle r ange: 400–499 MHz 40–60 %\nInput duty cycle r ange: >500 MHz 45–55 %\nMMCM_F MIN_PSCLK Minimum dynamic phase shift clock fr equency 0.01 0.01 0.01 0.01 0.01 MHz\nMMCM_F MAX_PSCLK Maximum dynamic phase shift clock\nfr equency550 500 450 500 450 MHz\nMMCM_F V C OMIN Minimum MMCM V C O fr equency 800 800 800 800 800 MHz\nMMCM_F V C OMAX Maximum MMCM V C O fr equency 1600 1600 1600 1600 1600 MHz\nMMCM_F B AND WID TH Lo w MMCM bandwidth at typical11.00 1.00 1.00 1.00 1.00 MHz\nHigh MMCM bandwidth at typical14.00 4.00 4.00 4.00 4.00 MHz\nMMCM_T ST A TPHA OFFSET Static phase offset of the MMCM outputs20.12 0.12 0.12 0.12 0.12 ns\nMMCM_T OUTJIT TER MMCM output jitter. Note 3\nMMCM_T OUTDUTY MMCM output clock duty cycle pr ecision40.165 0.20 0.20 0.20 0.20 ns\nMMCM_T L OCKMAX MMCM maximum lock time for\nMMCM_F PFDMIN100 100 100 100 100 µs\nMMCM_F OUTMAX MMCM maximum output fr equency 891 775 667 725 667 MHz\nMMCM_F OUTMIN MMCM minimum output fr equency4 , 56.25 6.25 6.25 6.25 6.25 MHz\nMMCM_T EXTFD V AR External clock feedback variation < 20% of clock input period or 1 ns Max\nMMCM_RST MINPULSE Minimum r eset pulse width 5.00 5.00 5.00 5.00 5.00 ns\nMMCM_F PFDMAX Maximum fr equency at the phase fr equency\ndetector550 500 450 500 450 MHz\nMMCM_F PFDMIN Minimum fr equency at the phase fr equency\ndetector10 10 10 10 10 MHz\nMMCM_T FBDELA Y Maximum delay in the feedback path 5 ns Max or one clock cycle\nMMCM_F DPRCLK_MAX Maximum DRP clock fr equency 250 250 250 250 250 MHz\nNotes:\n1. The MMCM does not filter typical spr ead-spectrum input clocks because the y ar e usually far belo w the bandwidth filter fr equencies.\n2. The static offset is measur ed between any MMCM outputs with identical phase.\n3. V alues for this par ameter ar e available in the Clocking Wizar d.\n4. Includes global clock buffer.\n5. Calculated as F V C O /128 assuming output duty cycle is 50%.Z y n q  U l t r a S c a l e +  M P S o C  D a t a  S h e e t :  D C  a n d  A C  S w i t c h i n g  C h a r a c t e r i s t i c s\nDS925 (v1.12) June 18, 2018  www.xilinx.com  [placeholder placeholder place]\nPr eliminary Pr oduct Specification  63\nSend Feedback\nP L L  S w i t c h i n g  C h a r a c t e r i s t i c s\nTable 86:   PLL Specification\nSymbol Description1Speed Gr ade and V C CINT  Oper ating V oltages\nUnits 0.90V 0.85V 0.72V\n-3 -2 -1 -2 -1\nPLL_F INMAX Maximum input clock fr equency 1066 933 800 933 800 MHz\nPLL_F INMIN Minimum input clock fr equency 70 70 70 70 70 MHz\nPLL_F INJIT TER Maximum input clock period jitter < 20% of clock input period or 1 ns Max\nPLL_F INDUTY Input duty cycle r ange: 70–399 MHz 35–65 %\nInput duty cycle r ange: 400–499 MHz 40–60 %\nInput duty cycle r ange: >500 MHz 45–55 %\nPLL_F V C OMIN Minimum PLL V C O fr equency 750 750 750 750 750 MHz\nPLL_F V C OMAX Maximum PLL V C O fr equency 1500 1500 1500 1500 1500 MHz\nPLL_T ST A TPHA OFFSET Static phase offset of the PLL outputs20.12 0.12 0.12 0.12 0.12 ns\nPLL_T OUTJIT TER PLL output jitter. Note 3\nPLL_T OUTDUTY PLL CLK OUT0, CLK OUT0B, CLK OUT1, CLK OUT1B\nduty-cycle pr ecision40.165 0.20 0.20 0.20 0.20 ns\nPLL_T L OCKMAX PLL maximum lock time 100 µs\nPLL_F OUTMAX PLL maximum output fr equency at CLK OUT0,\nCLK OUT0B, CLK OUT1, CLK OUT1B891 775 667 725 667 MHz\nPLL maximum output fr equency at CLK OUTPHY 2667 2667 2400 2400 2133 MHz\nPLL_F OUTMIN PLL minimum output fr equency at CLK OUT0,\nCLK OUT0B, CLK OUT1, CLK OUT1B55.86 5.86 5.86 5.86 5.86 MHz\nPLL minimum output fr equency at CLK OUTPHY 2 x V C O mode: 1500, 1 x V C O mode: 750, 0.5 x V C O mode:\n375MHz\nPLL_RST MINPULSE Minimum r eset pulse width 5.00 5.00 5.00 5.00 5.00 ns\nPLL_F PFDMAX Maximum fr equency at the phase fr equency\ndetector667.5 667.5 667.5 667.5 667.5 MHz\nPLL_F PFDMIN Minimum fr equency at the phase fr equency\ndetector70 70 70 70 70 MHz\nPLL_F B AND WID TH PLL bandwidth at typical 14 14 14 14 14 MHz\nPLL_F DPRCLK_MAX Maximum DRP clock fr equency 250 250 250 250 250 MHz\nNotes:\n1. The PLL does not filter typical spr ead-spectrum input clocks because the y ar e usually far belo w the loop filter fr equencies.\n2. The static offset is measur ed between any PLL outputs with identical phase.\n3. V alues for this par ameter ar e available in the Clocking Wizar d.\n4. Includes global clock buffer.\n5. Calculated as F V C O /128 assuming output duty cycle is 50%.Z y n q  U l t r a S c a l e +  M P S o C  D a t a  S h e e t :  D C  a n d  A C  S w i t c h i n g  C h a r a c t e r i s t i c s\nDS925 (v1.12) June 18, 2018  www.xilinx.com  [placeholder placeholder place]\nPr eliminary Pr oduct Specification  64\nSend Feedback\nD e v i c e  P i n - t o - P i n  O u t p u t  P a r a m e t e r  G u i d e l i n e s\nThe pin-to-pin numbers in the following tables are based on the clock root placement in the center of the\ndevice. The actual pin-to-pin values will vary if the root placement selected is differ en t.  Consult the Vivado\nDesign Suite timing  report for the actual pin-to-pin values.\nTable 87:   Global Clock Input to Output Delay Without MMCM (Near Clock Region)\nSymbol Description1De viceSpeed Gr ade and V C CINT  Oper ating\nV oltages\nUnits0.90V 0.85V 0.72V\n-3 -2 -1 -2 -1\nSSTL15 Global Clock Input to Output Delay using Output Flip-Flop, Fast Sle w Rate, without  MMCM\nT ICK OF Global clock input and output flip-flop\nwithout  MMCM (near clock r egion)X CZU2 N/A 4.90 5.28 6.08 6.51 ns\nX CZU3 N/A 4.90 5.28 6.08 6.51 ns\nX CZU4 5.05 5.53 5.95 6.90 7.49 ns\nX CZU5 5.05 5.53 5.95 6.90 7.49 ns\nX CZU6 5.42 5.91 6.35 7.48 8.03 ns\nX CZU7 5.96 6.54 7.01 8.17 8.76 ns\nX CZU9 5.42 5.91 6.35 7.48 8.03 ns\nX CZU11 5.92 6.49 6.96 8.16 8.91 ns\nX CZU15 5.58 6.09 6.55 7.75 8.33 ns\nX CZU17 6.29 6.90 7.40 8.68 9.32 ns\nX CZU19 6.29 6.90 7.40 8.68 9.32 ns\nXAZU2 N/A N/A 5.28 N/A 6.51 ns\nXAZU3 N/A N/A 5.28 N/A 6.51 ns\nXAZU4 N/A N/A 5.95 N/A 7.49 ns\nXAZU5 N/A N/A 5.95 N/A 7.49 ns\nNotes:\n1. This table lists r epr esentative values wher e one global clock input drives one vertical clock line in each accessible column, and wher e all\naccessible I/O and CLB flip-flops ar e clock ed b y the global clock net.Z y n q  U l t r a S c a l e +  M P S o C  D a t a  S h e e t :  D C  a n d  A C  S w i t c h i n g  C h a r a c t e r i s t i c s\nDS925 (v1.12) June 18, 2018  www.xilinx.com  [placeholder placeholder place]\nPr eliminary Pr oduct Specification  65\nSend Feedback\nTable 88:   Global Clock Input to Output Delay Without MMCM (Far Clock Region)\nSymbol Description1De viceSpeed Gr ade and V C CINT  Oper ating V oltages\nUnits 0.90V 0.85V 0.72V\n-3 -2 -1 -2 -1\nSSTL15 Global Clock Input to Output Delay using Output Flip-Flop, Fast Sle w Rate, without  MMCM\nT ICK OF_F AR Global clock input and output flip-flop\nwithout  MMCM (far clock r egion)X CZU2 N/A 5.27 5.68 6.59 7.06 ns\nX CZU3 N/A 5.27 5.68 6.59 7.06 ns\nX CZU4 5.24 5.73 6.17 7.17 7.79 ns\nX CZU5 5.24 5.73 6.17 7.17 7.79 ns\nX CZU6 5.91 6.49 6.97 8.16 8.76 ns\nX CZU7 5.96 6.54 7.01 8.17 8.76 ns\nX CZU9 5.91 6.49 6.97 8.16 8.76 ns\nX CZU11 6.29 6.91 7.41 8.72 9.52 ns\nX CZU15 5.90 6.49 6.96 8.16 8.77 ns\nX CZU17 6.84 7.53 8.07 9.52 10.23 ns\nX CZU19 6.84 7.53 8.07 9.52 10.23 ns\nXAZU2 N/A N/A 5.68 N/A 7.06 ns\nXAZU3 N/A N/A 5.68 N/A 7.06 ns\nXAZU4 N/A N/A 6.17 N/A 7.79 ns\nXAZU5 N/A N/A 6.17 N/A 7.79 ns\nNotes:\n1. This table lists r epr esentative values wher e one global clock input drives one vertical clock line in each accessible column, and wher e all\naccessible I/O and CLB flip-flops ar e clock ed b y the global clock net.Z y n q  U l t r a S c a l e +  M P S o C  D a t a  S h e e t :  D C  a n d  A C  S w i t c h i n g  C h a r a c t e r i s t i c s\nDS925 (v1.12) June 18, 2018  www.xilinx.com  [placeholder placeholder place]\nPr eliminary Pr oduct Specification  66\nSend Feedback\nTable 89:   Global Clock Input to Output Delay With MMCM\nSymbol Description1 , 2De viceSpeed Gr ade and V C CINT  Oper ating\nV oltages\nUnits0.90V 0.85V 0.72V\n-3 -2 -1 -2 -1\nSSTL15 Global Clock Input to Output Delay using Output Flip-Flop, Fast Sle w Rate, with  MMCM\nT ICK OFMMCMC C Global clock input and output flip-flop with\nMMCMX CZU2 N/A 2.22 2.43 2.87 3.00 ns\nX CZU3 N/A 2.22 2.43 2.87 3.00 ns\nX CZU4 1.90 2.24 2.47 2.90 3.08 ns\nX CZU5 1.90 2.24 2.47 2.90 3.08 ns\nX CZU6 1.83 2.15 2.36 2.80 2.95 ns\nX CZU7 1.98 2.32 2.55 3.00 3.15 ns\nX CZU9 1.83 2.15 2.36 2.80 2.95 ns\nX CZU11 1.96 2.30 2.51 2.99 3.20 ns\nX CZU15 1.85 2.18 2.38 2.82 2.98 ns\nX CZU17 2.08 2.44 2.66 3.15 3.33 ns\nX CZU19 2.08 2.44 2.66 3.15 3.33 ns\nXAZU2 N/A N/A 2.43 N/A 3.00 ns\nXAZU3 N/A N/A 2.43 N/A 3.00 ns\nXAZU4 N/A N/A 2.47 N/A 3.08 ns\nXAZU5 N/A N/A 2.47 N/A 3.08 ns\nNotes:\n1. This table lists r epr esentative values wher e one global clock input drives one vertical clock line in each accessible column, and wher e all\naccessible I/O and CLB flip-flops ar e clock ed b y the global clock net.\n2. MMCM output jitter is alr eady included in the timing calculation.\nTable 90:   Sour ce Synchr onous Output Char acteristics (Component Mode)\nDescriptionSpeed Gr ade and V C CINT  Oper ating V oltages\nUnits 0.90V 0.85V 0.72V\n-3 -2 -1 -2 -1\nT OUTPUT_L OGIC_DELA Y_V ARIA TION 180 ps\nNotes:\n1. Delay mismatch acr oss a tr ansmit bus when using component mode output logic (ODDRE1, OSERDESE3) within a bank.\nD e v i c e  P i n - t o - P i n  I n p u t  P a r a m e t e r  G u i d e l i n e s\nThe pin-to-pin numbers in the following tables are based on the clock root placement in the center of the\ndevice. The actual pin-to-pin values will vary if the root placement selected is differ en t.  Consult the Vivado\nDesign Suite timing  report for the actual pin-to-pin values.Z y n q  U l t r a S c a l e +  M P S o C  D a t a  S h e e t :  D C  a n d  A C  S w i t c h i n g  C h a r a c t e r i s t i c s\nDS925 (v1.12) June 18, 2018  www.xilinx.com  [placeholder placeholder place]\nPr eliminary Pr oduct Specification  67\nSend Feedback\nTable 91:   Global Clock Input Setup and Hold With 3.3V HD I/O Without MMCM\nSymbol Description De viceSpeed Gr ade and V C CINT  Oper ating\nV oltages\nUnits0.90V 0.85V 0.72V\n-3 -2 -1 -2 -1\nInput Setup and Hold Time Relative to Global Clock Input Signal using SSTL15 Standar d.1 , 2 , 3\nT PSFD_ZU2 Global clock input and input\nflip-flop (or latch) without\nMMCMSetup X CZU2 N/A 2.27 2.37 3.54 3.82 ns\nT PHFD_ZU2 Hold –0.36 –0.36 –1.03 –1.03 ns\nT PSFD_ZU3 Setup X CZU3 N/A 2.27 2.37 3.54 3.82 ns\nT PHFD_ZU3 Hold –0.36 –0.36 –1.03 –1.03 ns\nT PSFD_ZU4 Setup X CZU4 2.00 2.30 2.39 3.56 3.81 ns\nT PHFD_ZU4 Hold –0.37 –0.37 –0.37 –1.05 –1.05 ns\nT PSFD_ZU5 Setup X CZU5 2.00 2.30 2.39 3.56 3.81 ns\nT PHFD_ZU5 Hold –0.37 –0.37 –0.37 –1.05 –1.05 ns\nT PSFD_ZU6 Setup X CZU6 1.51 1.79 1.86 2.85 3.06 ns\nT PHFD_ZU6 Hold –0.05 –0.05 –0.05 –0.60 –0.60 ns\nT PSFD_ZU7 Setup X CZU7 2.02 2.32 2.42 3.59 3.87 ns\nT PHFD_ZU7 Hold –0.40 –0.40 –0.40 –1.10 –1.10 ns\nT PSFD_ZU9 Setup X CZU9 1.51 1.79 1.86 2.85 3.06 ns\nT PHFD_ZU9 Hold –0.05 –0.05 –0.05 –0.60 –0.60 ns\nT PSFD_ZU11 Setup X CZU11 1.99 2.28 2.38 3.54 3.79 ns\nT PHFD_ZU11 Hold –0.38 –0.38 –0.38 –1.05 –1.05 ns\nT PSFD_ZU15 Setup X CZU15 1.51 1.79 1.85 2.84 3.05 ns\nT PHFD_ZU15 Hold –0.04 –0.04 –0.04 –0.60 –0.60 ns\nT PSFD_ZU17 Setup X CZU17 2.00 2.29 2.38 3.56 3.83 ns\nT PHFD_ZU17 Hold –0.38 –0.38 –0.38 –1.08 –1.08 ns\nT PSFD_ZU19 Setup X CZU19 2.00 2.29 2.38 3.56 3.83 ns\nT PHFD_ZU19 Hold –0.38 –0.38 –0.38 –1.08 –1.08 ns\nT PSFD_XAZU2 Setup XAZU2 N/A N/A 2.37 N/A 3.82 ns\nT PHFD_XAZU2 Hold N/A N/A –0.36 N/A –1.03 ns\nT PSFD_XAZU3 Setup XAZU3 N/A N/A 2.37 N/A 3.82 ns\nT PHFD_XAZU3 Hold N/A N/A –0.36 N/A –1.03 ns\nT PSFD_XAZU4 Setup XAZU4 N/A N/A 2.39 N/A 3.81 ns\nT PHFD_XAZU4 Hold N/A N/A –0.37 N/A –1.05 ns\nT PSFD_XAZU5 Setup XAZU5 N/A N/A 2.39 N/A 3.81 ns\nT PHFD_XAZU5 Hold N/A N/A –0.37 N/A –1.05 ns\nNotes:\n1. Setup and hold times ar e measur ed o ver worst case conditions (pr ocess, voltage, temper atur e). Setup time is measur ed r elative to the\nglobal clock input signal using the slo west pr ocess, slo west temper atur e, and slo west voltage. Hold time is measur ed r elative to the\nglobal clock input signal using the fastest pr ocess, fastest temper atur e, and fastest voltage.\n2. This table lists r epr esentative values wher e one global clock input drives one vertical clock line in each accessible column, and wher e all\naccessible I/O and CLB flip-flops ar e clock ed b y the global clock net.\n3. Use IBIS to determine any duty-cycle distortion incurr ed using various standar ds.Z y n q  U l t r a S c a l e +  M P S o C  D a t a  S h e e t :  D C  a n d  A C  S w i t c h i n g  C h a r a c t e r i s t i c s\nDS925 (v1.12) June 18, 2018  www.xilinx.com  [placeholder placeholder place]\nPr eliminary Pr oduct Specification  68\nSend Feedback\nTable 92:   Global Clock Input Setup and Hold With MMCM\nSymbol Description De viceSpeed Gr ade and V C CINT  Oper ating\nV oltages\nUnits0.90V 0.85V 0.72V\n-3 -2 -1 -2 -1\nInput Setup and Hold Time Relative to Global Clock Input Signal using SSTL15 Standar d.1 , 2 , 3\nT PSMMCMC C_ZU2 Global clock input and input\nflip-flop (or latch) with MMCMSetup X CZU2 N/A 1.83 1.96 1.83 1.96 ns\nT PHMMCMC C_ZU2 Hold –0.19 –0.19 –0.24 –0.24 ns\nT PSMMCMC C_ZU3 Setup X CZU3 N/A 1.83 1.96 1.83 1.96 ns\nT PHMMCMC C_ZU3 Hold –0.19 –0.19 –0.24 –0.24 ns\nT PSMMCMC C_ZU4 Setup X CZU4 1.82 1.82 1.94 1.82 1.94 ns\nT PHMMCMC C_ZU4 Hold –0.16 –0.16 –0.16 –0.25 –0.25 ns\nT PSMMCMC C_ZU5 Setup X CZU5 1.82 1.82 1.94 1.82 1.94 ns\nT PHMMCMC C_ZU5 Hold –0.16 –0.16 –0.16 –0.25 –0.25 ns\nT PSMMCMC C_ZU6 Setup X CZU6 2.00 2.00 2.12 2.00 2.12 ns\nT PHMMCMC C_ZU6 Hold –0.11 –0.11 –0.11 –0.18 –0.18 ns\nT PSMMCMC C_ZU7 Setup X CZU7 1.89 1.91 2.02 1.91 2.02 ns\nT PHMMCMC C_ZU7 Hold –0.14 –0.14 –0.14 –0.18 –0.18 ns\nT PSMMCMC C_ZU9 Setup X CZU9 2.00 2.00 2.12 2.00 2.12 ns\nT PHMMCMC C_ZU9 Hold –0.11 –0.11 –0.11 –0.18 –0.18 ns\nT PSMMCMC C_ZU11 Setup X CZU11 1.89 1.89 2.02 1.89 2.02 ns\nT PHMMCMC C_ZU11 Hold –0.20 –0.20 –0.20 –0.25 –0.25 ns\nT PSMMCMC C_ZU15 Setup X CZU15 1.99 1.99 2.12 1.99 2.12 ns\nT PHMMCMC C_ZU15 Hold –0.10 –0.10 –0.10 –0.16 –0.16 ns\nT PSMMCMC C_ZU17 Setup X CZU17 1.89 1.89 2.03 1.89 2.03 ns\nT PHMMCMC C_ZU17 Hold –0.16 –0.16 –0.16 –0.23 –0.23 ns\nT PSMMCMC C_ZU19 Setup X CZU19 1.89 1.89 2.03 1.89 2.03 ns\nT PHMMCMC C_ZU19 Hold –0.16 –0.16 –0.16 –0.23 –0.23 ns\nT PSMMCMC C_XAZU2 Setup XAZU2 N/A N/A 1.96 N/A 1.96 ns\nT PHMMCMC C_XAZU2 Hold N/A N/A –0.19 N/A –0.24 ns\nT PSMMCMC C_XAZU3 Setup XAZU3 N/A N/A 1.96 N/A 1.96 ns\nT PHMMCMC C_XAZU3 Hold N/A N/A –0.19 N/A –0.24 ns\nT PSMMCMC C_XAZU4 Setup XAZU4 N/A N/A 1.94 N/A 1.94 ns\nT PHMMCMC C_XAZU4 Hold N/A N/A –0.16 N/A –0.25 ns\nT PSMMCMC C_XAZU5 Setup XAZU5 N/A N/A 1.94 N/A 1.94 ns\nT PHMMCMC C_XAZU5 Hold N/A N/A –0.16 N/A –0.25 ns\nNotes:\n1. Setup and hold times ar e measur ed o ver worst case conditions (pr ocess, voltage, temper atur e). Setup time is measur ed r elative to the\nglobal clock input signal using the slo west pr ocess, slo west temper atur e, and slo west voltage. Hold time is measur ed r elative to the\nglobal clock input signal using the fastest pr ocess, fastest temper atur e, and fastest voltage.\n2. This table lists r epr esentative values wher e one global clock input drives one vertical clock line in each accessible column, and wher e all\naccessible I/O and CLB flip-flops ar e clock ed b y the global clock net.\n3. Use IBIS to determine any duty-cycle distortion incurr ed using various standar ds.Z y n q  U l t r a S c a l e +  M P S o C  D a t a  S h e e t :  D C  a n d  A C  S w i t c h i n g  C h a r a c t e r i s t i c s\nDS925 (v1.12) June 18, 2018  www.xilinx.com  [placeholder placeholder place]\nPr eliminary Pr oduct Specification  69\nSend Feedback\nTable 93:   Sampling Windo w\nDescriptionSpeed Gr ade and V C CINT  Oper ating V oltages\nUnits 0.90V 0.85V 0.72V\n-3 -2 -1 -2 -1\nT SAMP_BUFG1510 610 610 610 610 ps\nT SAMP_NA TIVE_DP A2 100 100 125 125 150 ps\nT SAMP_NA TIVE_BISC360 60 85 85 110 ps\nNotes:\n1. This par ameter indicates the total sampling err or of the Zynq Ultr aScale+ MPSoC  DDR input r egisters, measur ed acr oss voltage,\ntemper atur e, and pr ocess. The char acterization methodology uses the MMCM to captur e the DDR input r egisters\' edges of oper ation.\nThese measur ements include: CLK0 MMCM jitter, MMCM accur acy (phase offset), and MMCM phase shift r esolution. These\nmeasur ements do not include package or clock tr ee sk e w.\n2. This par ameter is the r eceive sampling err or for RX_BITSLICE when using dynamic phase alignment.\n3. This par ameter is the r eceive sampling err or for RX_BITSLICE when using built-in self-calibr ation (BISC).\nTable 94:   Input Logic Char acteristics for Dynamic Phase Aligned Applications (Component Mode)\nDescriptionSpeed Gr ade and V C CINT  Oper ating V oltages\nUnits 0.90V 0.85V 0.72V\n-3 -2 -1 -2 -1\nT INPUT_L OGIC_UNCERT AINTY140 ps\nT CAL_ERROR224 ps\nNotes:\n1. Input_logic_uncertainty accounts for the setup/hold and any pattern dependent jitter for the input logic (input r egister, IDDRE1, or\nISERDESE3).\n2. Calibr ation err or associated with quantization effects based on the IDELA Y r esolution. Calibr ation must be performed for each input pin\nto ensur e optimal performance.\nP a c k a g e  P a r a m e t e r  G u i d e l i n e s\nThe parameters in this section  provide the necessary values for calculating  timing  budgets for clock tr ansmitter\nand receiver data-valid windows.Z y n q  U l t r a S c a l e +  M P S o C  D a t a  S h e e t :  D C  a n d  A C  S w i t c h i n g  C h a r a c t e r i s t i c s\nDS925 (v1.12) June 18, 2018  www.xilinx.com  [placeholder placeholder place]\nPr eliminary Pr oduct Specification  70\nSend Feedback\nTable 95:   Package Sk e w\nSymbol Description De vice Package V alue Units\nPK GSKEW Package Sk e w1 , 2X CZU2 SB V A484 105 ps\nSFV A625 108 ps\nSFV C784 93 ps\nX CZU3 SB V A484 105 ps\nSFV A625 108 ps\nSFV C784 93 ps\nX CZU4 SFV C784 133 ps\nFB VB900 159 ps\nX CZU5 SFV C784 133 ps\nFB VB900 159 ps\nX CZU6 FFV C900 119 ps\nFFVB1156 134 ps\nX CZU7 FB VB900 141 ps\nFFV C1156 175 ps\nFFVF1517 305 ps\nX CZU9 FFV C900 119 ps\nFFVB1156 134 ps\nX CZU11 FFV C1156 170 ps\nFFVB1517 176 ps\nFFVF1517 186 ps\nFFV C1760 215 ps\nX CZU15 FFV C900 118 ps\nFFVB1156 132 ps\nX CZU17 FFVB1517 221 ps\nFFV C1760 226 ps\nFFVD1760 178 ps\nFFVE1924 174 ps\nX CZU19 FFVB1517 221 ps\nFFV C1760 226 ps\nFFVD1760 178 ps\nFFVE1924 174 ps\nXAZU2EG SB V A484 105 ps\nSFV A625 108 ps\nSFV C784 93 ps\nXAZU3EG SB V A484 105 ps\nSFV A625 108 ps\nSFV C784 93 ps\nXAZU4EV SFV C784 133 ps\nXAZU5EV SFV C784 133 ps\nNotes:\n1. These values r epr esent the worst-case sk e w between any two SelectIO r esour ces in the package: shortest delay to longest delay fr om die\npad to ball.\n2. Package delay information is available for these de vice/package combinations. This information can be used to desk e w the package.Z y n q  U l t r a S c a l e +  M P S o C  D a t a  S h e e t :  D C  a n d  A C  S w i t c h i n g  C h a r a c t e r i s t i c s\nDS925 (v1.12) June 18, 2018  www.xilinx.com  [placeholder placeholder place]\nPr eliminary Pr oduct Specification  71\nSend Feedback\nG T H  T r a n s c e i v e r  S p e c i f i c a t i o n s\nThe UltraScale Architecture and Product Data Sheet: Overview  (DS890 ) lists the Zynq UltraScale+ MPSoCs that\ninclude the GTH transceivers.\nG T H  T r a n s c e i v e r  D C  I n p u t  a n d  O u t p u t  L e v e l s\nThe following table summarizes the DC specifications  of the GTH transceivers in Zynq UltraScale+ MPSoCs.\nConsult the UltraScale Architecture GTH Transceivers User Guide  (UG576 ) for further details.\nTable 96:   GTH T r ansceiver DC Specifications\nSymbol DC Par ameter Conditions Min T yp Max Units\nD V PPIN Differ ential peak-to-peak input voltage\n(e xternal A C coupled)>10.3125 Gb/s 150 – 1250 mV\n6.6 Gb/s to 10.3125 Gb/s 150 – 1250 mV\n≤ 6.6 Gb/s 150 – 2000 mV\nV IN Single-ended input voltage. V oltage\nmeasur ed at the pin r efer enced to\nGNDDC coupled V MGT A VT T  = 1.2V –400 – V MGT A VT T mV\nV CMIN Common mode input voltage DC coupled V MGT A VT T  = 1.2V – 2/3 V MGT A VT T – mV\nD VPPOUT Differ ential peak-to-peak output\nvoltage1T r ansmitter output swing is set to\n11111800 – – mV\nV CMOUTDC Common mode output voltage: DC\ncoupled (equation based)When r emote RX is terminated to\nGNDV MGT A VT T /2 – D VPPOUT /4 mV\nWhen r emote RX termination is\nfloatingV MGT A VT T  – D VPPOUT /2 mV\nWhen r emote RX is terminated to\nV RX_TERM2\nmV\nV CMOUT A C Common mode output voltage: A C coupled (equation based) V MGT A VT T  – D VPPOUT /2 mV\nR IN Differ ential input r esistance – 100 – Ω\nR OUT Differ ential output r esistance – 100 – Ω\nT OSKEW T r ansmitter output pair (TXP and TXN) intr a-pair sk e w (all packages) – – 10 ps\nC EXT Recommended e xternal A C coupling capacitor3– 100 – nF\nNotes:\n1. The output swing and pr e-emphasis le vels ar e pr ogr ammable using the attributes discussed in the UltraScale Architecture GTH\nTransceivers User Guide  ( UG576 ) , and can r esult in values lo wer than r eported in this table.\n2. V RX_TERM  is the r emote RX termination voltage.\n3. Other values can be used as appr opriate to conform to specific pr otocols and standar ds.\nFigure 3:   Single-Ended Peak-to-Peak V oltage\n0+V P\nNSingle-Ended \nPeak-to-Peak\nVoltage\nX16653-072117Z y n q  U l t r a S c a l e +  M P S o C  D a t a  S h e e t :  D C  a n d  A C  S w i t c h i n g  C h a r a c t e r i s t i c s\nDS925 (v1.12) June 18, 2018  www.xilinx.com  [placeholder placeholder place]\nPr eliminary Pr oduct Specification  72\nSend Feedback\nFigure 4:   Differ ential Peak-to-Peak V oltage\n0+V\n–V P–NDifferential \nPeak-to-Peak \nVoltage\nDifferential peak-to-peak voltage = (Single-ended peak-to-peak voltage) x 2\nX16639-072117\nTable 97  and Table 98  summarize the DC specifications  of the GTH transceivers input and output clocks in Zynq\nUltraScale+ MPSoCs. Consult the UltraScale Architecture GTH Transceivers User Guide  (UG576 ) for further details.\nTable 97:   GTH T r ansceiver Clock Input Le vel Specification\nSymbol DC Par ameter Min T yp Max Units\nV IDIFF Differ ential peak-to-peak input voltage 250 – 2000 mV\nR IN Differ ential input r esistance – 100 – Ω\nC EXT Requir ed e xternal A C coupling capacitor – 10 – nF\nTable 98:   GTH T r ansceiver Clock Output Le vel Specification\nSymbol Description Conditions Min T yp Max Units\nV OL Output Lo w voltage for P and N R T  = 100Ω  acr oss P and N signals 100 – 330 mV\nV OH Output High voltage for P and N R T  = 100Ω  acr oss P and N signals 500 – 700 mV\nV DDOUT Differ ential output voltage (P–N), P  = \nHigh (N–P), N = HighR T  = 100Ω  acr oss P and N signals 300 – 430 mV\nV CMOUT Common mode voltage R T  = 100Ω  acr oss P and N signals 300 – 500 mV\nG T H  T r a n s c e i v e r  S w i t c h i n g  C h a r a c t e r i s t i c s\nConsult the UltraScale Architecture GTH Transceivers User Guide  (UG576 ) for further in f ormation.\nTable 99:   GTH T r ansceiver Performance\nSymbol DescriptionOutput\nDividerSpeed Gr ade and V C CINT  Oper ating V oltages\nUnits 0.90V 0.85V 0.72V\n-3 -2 -1 -2 -1\nF GTHMAX GTH maximum line r ate 16.375116.375112.5 12.5 10.3125 Gb/s\nF GTHMIN GTH minimum line r ate 0.5 0.5 0.5 0.5 0.5 Gb/s\nMin Max Min Max Min Max Min Max Min Max\nF GTHCRANGE CPLL line r ate\nr ange21 4 12.5 4 12.5 4 8.5 4 8.5 4 8.5 Gb/s\n2 2 6.25 2 6.25 2 4.25 2 4.25 2 4.25 Gb/s\n4 1 3.125 1 3.125 1 2.125 1 2.125 1 2.125 Gb/s\n8 0.5 1.5625 0.5 1.5625 0.5 1.0625 0.5 1.0625 0.5 1.0625 Gb/s\n16 N/A Gb/sZ y n q  U l t r a S c a l e +  M P S o C  D a t a  S h e e t :  D C  a n d  A C  S w i t c h i n g  C h a r a c t e r i s t i c s\nDS925 (v1.12) June 18, 2018  www.xilinx.com  [placeholder placeholder place]\nPr eliminary Pr oduct Specification  73\nSend Feedback\nTable 99:   GTH T r ansceiver Performance  (cont\'d)\nSymbol DescriptionOutput\nDividerSpeed Gr ade and V C CINT  Oper ating V oltages\nUnits 0.90V 0.85V 0.72V\n-3 -2 -1 -2 -1\nMin Max Min Max Min Max Min Max Min Max\nF GTHQRANGE1 QPLL0 line r ate\nr ange31 9.8 16.375 9.8 16.375 9.8 12.5 9.8 12.5 9.8 10.3125 Gb/s\n2 4.9 8.1875 4.9 8.1875 4.9 8.15 4.9 8.1875 4.9 8.15 Gb/s\n4 2.45 4.0938 2.45 4.0938 2.45 4.075 2.45 4.0938 2.45 4.075 Gb/s\n8 1.225 2.0469 1.225 2.0469 1.225 2.0375 1.225 2.0469 1.225 2.0375 Gb/s\n16 0.6125 1.0234 0.6125 1.0234 0.6125 1.0188 0.6125 1.0234 0.6125 1.0188 Gb/s\nMin Max Min Max Min Max Min Max Min Max\nF GTHQRANGE2 QPLL1 line r ate\nr ange41 8.0 13.0 8.0 13.0 8.0 12.5 8.0 12.5 8.0 10.3125 Gb/s\n2 4.0 6.5 4.0 6.5 4.0 6.5 4.0 6.5 4.0 6.5 Gb/s\n4 2.0 3.25 2.0 3.25 2.0 3.25 2.0 3.25 2.0 3.25 Gb/s\n8 1.0 1.625 1.0 1.625 1.0 1.625 1.0 1.625 1.0 1.625 Gb/s\n16 0.5 0.8125 0.5 0.8125 0.5 0.8125 0.5 0.8125 0.5 0.8125 Gb/s\nMin Max Min Max Min Max Min Max Min Max\nF CPLLRANGE CPLL fr equency r ange 2 6.25 2 6.25 2 4.25 2 4.25 2 4.25 GHz\nF QPLL0RANGE QPLL0 fr equency r ange 9.8 16.375 9.8 16.375 9.8 16.375 9.8 16.375 9.8 16.375 GHz\nF QPLL1RANGE QPLL1 fr equency r ange 8 13 8 13 8 13 8 13 8 13 GHz\nNotes:\n1. GTH tr ansceiver line r ates in the SFV C784 package support data r ates up to 12.5 Gb/s.\n2. The values listed ar e the r ounded r esults of the calculated equation (2 × CPLL_Fr equency)/Output_Divider.\n3. The values listed ar e the r ounded r esults of the calculated equation (QPLL0_Fr equency)/Output_Divider.\n4. The values listed ar e the r ounded r esults of the calculated equation (QPLL1_Fr equency)/Output_Divider.\nTable 100:   GTH T r ansceiver Dynamic Reconfigur ation Port (DRP) Switching Char acteristics\nSymbol Description All Speed Gr ades Units\nF GTHDRPCLK GTHDRPCLK maximum fr equency 250 MHz\nTable 101:   GTH T r ansceiver Refer ence Clock Switching Char acteristics\nSymbol Description ConditionsAll Speed Gr ades\nUnits\nMin T yp Max\nF GCLK Refer ence clock fr equency r ange 60 – 820 MHz\nT RCLK Refer ence clock rise time 20% – 80% – 200 – ps\nT FCLK Refer ence clock fall time 80% – 20% – 200 – ps\nT DCREF Refer ence clock duty cycle T r ansceiver PLL only 40 50 60 %Z y n q  U l t r a S c a l e +  M P S o C  D a t a  S h e e t :  D C  a n d  A C  S w i t c h i n g  C h a r a c t e r i s t i c s\nDS925 (v1.12) June 18, 2018  www.xilinx.com  [placeholder placeholder place]\nPr eliminary Pr oduct Specification  74\nSend Feedback\nTable 102:   GTH T r ansceiver Refer ence Clock Oscillator Selection Phase Noise Mask\nSymbol DescriptionOffset\nFr equencyMin T yp Max Units\nQPLL REFCLKMASK1 , 2QPLL0/QPLL1 r efer ence clock select phase noise\nmask at REFCLK fr equency = 312.5 MHz10 kHz – – –105 dBc/Hz\n100 kHz – – –124\n1 MHz – – –130\nCPLL REFCLKMASK1 , 2CPLL r efer ence clock select phase noise mask at\nREFCLK fr equency = 312.5 MHz10 kHz – – –105 dBc/Hz\n100 kHz – – –124\n1 MHz – – –130\n50 MHz – – –140\nNotes:\n1. For r efer ence clock fr equencies other than 312.5 MHz, adjust the phase-noise mask values b y 20 × Log(N/312.5) wher e N is the ne w\nr efer ence clock fr equency in MHz.\n2. This r efer ence clock phase-noise mask is superseded b y any r efer ence clock phase-noise mask that is specified in a supported pr otocol,\ne.g., PCIe.\nTable 103:   GTH T r ansceiver PLL/Lock Time Adaptation\nSymbol Description ConditionsAll Speed Gr ades\nUnits\nMin T yp Max\nT L OCK Initial PLL lock – – 1 ms\nT DL OCK Clock r eco very phase acquisition and\nadaptation time for decision feedback\nequalizer (DFE)After the PLL is lock ed to the\nr efer ence clock, this is the time\nit tak es to lock the clock data\nr eco very (CDR) to the data\npr esent at the input.– 50,000 37 x 106UI\nClock r eco very phase acquisition and\nadaptation time for lo w-po wer mode (LPM)\nwhen the DFE is disabled– 50,000 2.3 x 106UI\nTable 104:   GTH T r ansceiver User Clock Switching Char acteristics\nSymbol Description1Data Width Conditions\n(Bit)Speed Gr ade and V C CINT  Oper ating V oltages\nUnits0.90V 0.85V 0.72V\nInternal\nLogicInter connect\nLogic-32-22 , 3-14 , 5-23-15\nF TX OUTPMA TX OUT CLK maximum fr equency sour ced fr om\nOUT CLKPMA511.719 511.719 390.625 390.625 322.266 MHz\nF RX OUTPMA RX OUT CLK maximum fr equency sour ced fr om\nOUT CLKPMA511.719 511.719 390.625 390.625 322.266 MHz\nF TX OUTPROGDIV TX OUT CLK maximum fr equency sour ced fr om\nTXPROGDIV CLK511.719 511.719 511.719 511.719 511.719 MHz\nF RX OUTPROGDIV RX OUT CLK maximum fr equency sour ced fr om\nRXPROGDIV CLK511.719 511.719 511.719 511.719 511.719 MHz\nF TXIN TXUSRCLK6\nmaximum\nfr equency16 16, 32 511.719 511.719 390.625 390.625 322.266 MHz\n32 32, 64 511.719 511.719 390.625 390.625 322.266 MHz\n20 20, 40 409.375 409.375 312.500 312.500 257.813 MHz\n40 40, 80 409.375 409.375 312.500 312.500 257.813 MHzZ y n q  U l t r a S c a l e +  M P S o C  D a t a  S h e e t :  D C  a n d  A C  S w i t c h i n g  C h a r a c t e r i s t i c s\nDS925 (v1.12) June 18, 2018  www.xilinx.com  [placeholder placeholder place]\nPr eliminary Pr oduct Specification  75\nSend Feedback\nTable 104:   GTH T r ansceiver User Clock Switching Char acteristics  (cont\'d)\nSymbol Description1Data Width Conditions\n(Bit)Speed Gr ade and V C CINT  Oper ating V oltages\nUnits0.90V 0.85V 0.72V\nInternal\nLogicInter connect\nLogic-32-22 , 3-14 , 5-23-15\nF RXIN RXUSRCLK6\nmaximum\nfr equency16 16, 32 511.719 511.719 390.625 390.625 322.266 MHz\n32 32, 64 511.719 511.719 390.625 390.625 322.266 MHz\n20 20, 40 409.375 409.375 312.500 312.500 257.813 MHz\n40 40, 80 409.375 409.375 312.500 312.500 257.813 MHz\nF TXIN2 TXUSRCLK26\nmaximum\nfr equency16 16 511.719 511.719 390.625 390.625 322.266 MHz\n16 32 255.859 255.859 195.313 195.313 161.133 MHz\n32 32 511.719 511.719 390.625 390.625 322.266 MHz\n32 64 255.859 255.859 195.313 195.313 161.133 MHz\n20 20 409.375 409.375 312.500 312.500 257.813 MHz\n20 40 204.688 204.688 156.250 156.250 128.906 MHz\n40 40 409.375 409.375 312.500 312.500 257.813 MHz\n40 80 204.688 204.688 156.250 156.250 128.906 MHz\nF RXIN2 RXUSRCLK26\nmaximum\nfr equency16 16 511.719 511.719 390.625 390.625 322.266 MHz\n16 32 255.859 255.859 195.313 195.313 161.133 MHz\n32 32 511.719 511.719 390.625 390.625 322.266 MHz\n32 64 255.859 255.859 195.313 195.313 161.133 MHz\n20 20 409.375 409.375 312.500 312.500 257.813 MHz\n20 40 204.688 204.688 156.250 156.250 128.906 MHz\n40 40 409.375 409.375 312.500 312.500 257.813 MHz\n40 80 204.688 204.688 156.250 156.250 128.906 MHz\nNotes:\n1. Clocking must be implemented as described in UltraScale Architecture GTH Transceivers User Guide  ( UG576 ) .\n2. For speed gr ades -3E, -2E, and -2I, a 16-bit and 20-bit internal data path can only be used for line r ates less than 8.1875 Gb/s.\n3. For speed gr ade -2LE, a 16-bit and 20-bit internal data path can only be used for line r ates less than 8.1875 Gb/s when V C CINT  = 0.85V or\n6.25 Gb/s when V C CINT  = 0.72V.\n4. For speed gr ades -1E and -1I, a 16-bit and 20-bit internal data path can only be used for line r ates less than 6.25 Gb/s.\n5. For speed gr ade -1LI, a 16-bit and 20-bit internal data path can only be used for line r ates less than 6.25 Gb/s when V C CINT  = 0.85V or\n5.15625 Gb/s when V C CINT  = 0.72V.\n6. When the gearbo x is used, these maximums r efer to the X CLK. For mor e information, see the UltraScale Architecture GTH Transceivers User\nGuide  ( UG576 ) .\nTable 105:   GTH T r ansceiver T r ansmitter Switching Char acteristics\nSymbol Description Condition Min T yp Max Units\nF GTHTX Serial data r ate r ange 0.500 – F GTHMAX Gb/s\nT RTX TX rise time 20%–80% – 21 – ps\nT FTX TX fall time 80%–20% – 21 – ps\nT LLSKEW TX lane-to-lane sk e w1– – 500.00 ps\nT J16.375 T otal jitter2 , 416.375 Gb/s – – 0.28 UI\nD J16.375 Deterministic jitter2 , 4– – 0.17 UIZ y n q  U l t r a S c a l e +  M P S o C  D a t a  S h e e t :  D C  a n d  A C  S w i t c h i n g  C h a r a c t e r i s t i c s\nDS925 (v1.12) June 18, 2018  www.xilinx.com  [placeholder placeholder place]\nPr eliminary Pr oduct Specification  76\nSend Feedback\nTable 105:   GTH T r ansceiver T r ansmitter Switching Char acteristics  (cont\'d)\nSymbol Description Condition Min T yp Max Units\nT J15.0 T otal jitter2 , 415.0 Gb/s – – 0.28 UI\nD J15.0 Deterministic jitter2 , 4– – 0.17 UI\nT J14.1 T otal jitter2 , 414.1 Gb/s – – 0.28 UI\nD J14.1 Deterministic jitter2 , 4– – 0.17 UI\nT J14.1 T otal jitter2 , 414.025 Gb/s – – 0.28 UI\nD J14.1 Deterministic jitter2 , 4– – 0.17 UI\nT J13.1 T otal jitter2 , 413.1 Gb/s – – 0.28 UI\nD J13.1 Deterministic jitter2 , 4– – 0.17 UI\nT J12.5_QPLL T otal jitter2 , 412.5 Gb/s – – 0.28 UI\nD J12.5_QPLL Deterministic jitter2 , 4– – 0.17 UI\nT J12.5_CPLL T otal jitter3 , 412.5 Gb/s – – 0.33 UI\nD J12.5_CPLL Deterministic jitter3 , 4– – 0.17 UI\nT J11.3_QPLL T otal jitter2 , 411.3 Gb/s – – 0.28 UI\nD J11.3_QPLL Deterministic jitter2 , 4– – 0.17 UI\nT J10.3125_QPLL T otal jitter2 , 410.3125 Gb/s – – 0.28 UI\nD J10.3125_QPLL Deterministic jitter2 , 4– – 0.17 UI\nT J10.3125_CPLL T otal jitter3 , 410.3125 Gb/s – – 0.33 UI\nD J10.3125_CPLL Deterministic jitter3 , 4– – 0.17 UI\nT J9.953_QPLL T otal jitter2 , 49.953 Gb/s – – 0.28 UI\nD J9.953_QPLL Deterministic jitter2 , 4– – 0.17 UI\nT J9.953_CPLL T otal jitter3 , 49.953 Gb/s – – 0.33 UI\nD J9.953_CPLL Deterministic jitter3 , 4– – 0.17 UI\nT J8.0 T otal jitter3 , 48.0 Gb/s – – 0.32 UI\nD J8.0 Deterministic jitter3 , 4– – 0.17 UI\nT J6.6 T otal jitter3 , 46.6 Gb/s – – 0.30 UI\nD J6.6 Deterministic jitter3 , 4– – 0.15 UI\nT J5.0 T otal jitter3 , 45.0 Gb/s – – 0.30 UI\nD J5.0 Deterministic jitter3 , 4– – 0.15 UI\nT J4.25 T otal jitter3 , 44.25 Gb/s – – 0.30 UI\nD J4.25 Deterministic jitter3 , 4– – 0.15 UI\nT J4.0 T otal jitter3 , 44.0 Gb/s – – 0.32 UI\nD J4.0 Deterministic jitter3 , 4– – 0.16 UI\nT J3.20 T otal jitter3 , 43.20 Gb/s5– – 0.20 UI\nD J3.20 Deterministic jitter3 , 4– – 0.10 UI\nT J2.5 T otal jitter3 , 42.5 Gb/s6– – 0.20 UI\nD J2.5 Deterministic jitter3 , 4– – 0.10 UI\nT J1.25 T otal jitter3 , 41.25 Gb/s 7 – – 0.15 UI\nD J1.25 Deterministic jitter3 , 4– – 0.06 UIZ y n q  U l t r a S c a l e +  M P S o C  D a t a  S h e e t :  D C  a n d  A C  S w i t c h i n g  C h a r a c t e r i s t i c s\nDS925 (v1.12) June 18, 2018  www.xilinx.com  [placeholder placeholder place]\nPr eliminary Pr oduct Specification  77\nSend Feedback\nTable 105:   GTH T r ansceiver T r ansmitter Switching Char acteristics  (cont\'d)\nSymbol Description Condition Min T yp Max Units\nT J500 T otal jitter3 , 4500 Mb/s8– – 0.10 UI\nD J500 Deterministic jitter3 , 4– – 0.03 UI\nNotes:\n1. Using same REFCLK input with TX phase alignment enabled for up to four consecutive tr ansmitters (one fully populated GTH Quad) at\nthe maximum line r ate.\n2. Using QPLL_FBDIV = 40, 20-bit internal data width. These values ar e NO T intended for pr otocol specific compliance determinations.\n3. Using CPLL_FBDIV = 2, 20-bit internal data width. These values ar e NO T intended for pr otocol specific compliance determinations.\n4. All jitter values ar e based on a bit-err or r atio of 10–12.\n5. CPLL fr equency at 3.2 GHz and TX OUT_DIV = 2.\n6. CPLL fr equency at 2.5 GHz and TX OUT_DIV = 2.\n7. CPLL fr equency at 2.5 GHz and TX OUT_DIV = 4.\n8. CPLL fr equency at 2.0 GHz and TX OUT_DIV = 8.\nTable 106:   GTH T r ansceiver Receiver Switching Char acteristics\nSymbol Description Condition Min T yp Max Units\nF GTHRX Serial data r ate 0.500 – F GTHMAX Gb/s\nR XSST Receiver spr ead-spectrum tr acking1Modulated at 33 kHz –5000 – 0 ppm\nR XRL Run length (CID) – – 256 UI\nR XPPMT OL Data/REFCLK PPM offset toler ance Bit r ates ≤ 6.6 Gb/s –1250 – 1250 ppm\nBit r ates > 6.6 Gb/s and\n≤  8.0 Gb/s–700 – 700 ppm\nBit r ates > 8.0 Gb/s –200 – 200 ppm\nSJ Jitter T oler ance2\nJ T_SJ16.375 Sinusoidal jitter (QPLL)316.375 Gb/s 0.30 – – UI\nJ T_SJ15.0 Sinusoidal jitter (QPLL)315.0 Gb/s 0.30 – – UI\nJ T_SJ14.1 Sinusoidal jitter (QPLL)314.1 Gb/s 0.30 – – UI\nJ T_SJ13.1 Sinusoidal jitter (QPLL)313.1 Gb/s 0.30 – – UI\nJ T_SJ12.5 Sinusoidal jitter (QPLL)312.5 Gb/s 0.30 – – UI\nJ T_SJ11.3 Sinusoidal jitter (QPLL)311.3 Gb/s 0.30 – – UI\nJ T_SJ10.32_QPLL Sinusoidal jitter (QPLL)310.32 Gb/s 0.30 – – UI\nJ T_SJ10.32_CPLL Sinusoidal jitter (CPLL)310.32 Gb/s 0.30 – – UI\nJ T_SJ9.953_QPLL Sinusoidal jitter (QPLL)39.953 Gb/s 0.30 – – UI\nJ T_SJ9.953_CPLL Sinusoidal jitter (CPLL)39.953 Gb/s 0.30 – – UI\nJ T_SJ8.0 Sinusoidal jitter (QPLL)38.0 Gb/s 0.42 – – UI\nJ T_SJ6.6_CPLL Sinusoidal jitter (CPLL)36.6 Gb/s 0.44 – – UI\nJ T_SJ5.0 Sinusoidal jitter (CPLL)35.0 Gb/s 0.44 – – UI\nJ T_SJ4.25 Sinusoidal jitter (CPLL)34.25 Gb/s 0.44 – – UI\nJ T_SJ3.2 Sinusoidal jitter (CPLL)33.2 Gb/s40.45 – – UI\nJ T_SJ2.5 Sinusoidal jitter (CPLL)32.5 Gb/s50.30 – – UI\nJ T_SJ1.25 Sinusoidal jitter (CPLL)31.25 Gb/s60.30 – – UI\nJ T_SJ500 Sinusoidal jitter (CPLL)3500 Mb/s70.30 – – UIZ y n q  U l t r a S c a l e +  M P S o C  D a t a  S h e e t :  D C  a n d  A C  S w i t c h i n g  C h a r a c t e r i s t i c s\nDS925 (v1.12) June 18, 2018  www.xilinx.com  [placeholder placeholder place]\nPr eliminary Pr oduct Specification  78\nSend Feedback\nTable 106:   GTH T r ansceiver Receiver Switching Char acteristics  (cont\'d)\nSymbol Description Condition Min T yp Max Units\nSJ Jitter T oler ance with Str essed Eye2\nJ T_TJSE3.2 T otal jitter with str essed e ye83.2 Gb/s 0.70 – – UI\nJ T_TJSE6.6 6.6 Gb/s 0.70 – – UI\nJ T_SJSE3.2 Sinusoidal jitter with str essed e ye83.2 Gb/s 0.10 – – UI\nJ T_SJSE6.6 6.6 Gb/s 0.10 – – UI\nNotes:\n1. Using RX OUT_DIV = 1, 2, and 4.\n2. All jitter values ar e based on a bit err or r atio of 10–12.\n3. The fr equency of the injected sinusoidal jitter is 80 MHz.\n4. CPLL fr equency at 3.2 GHz and RX OUT_DIV = 2.\n5. CPLL fr equency at 2.5 GHz and RX OUT_DIV = 2.\n6. CPLL fr equency at 2.5 GHz and RX OUT_DIV = 4.\n7. CPLL fr equency at 2.0 GHz and RX OUT_DIV = 8.\n8. Composite jitter with RX equalizer enabled. DFE disabled.\nG T H  T r a n s c e i v e r  E l e c t r i c a l  C o m p l i a n c e\nThe UltraScale Architecture GTH Transceivers User Guide  (UG576 )) contains recommended use modes that ensure\ncompliance for the protocols listed in the following table. The transceiver wizard provides the recommended\nse ttings  for those use cases and for protocol specific  char act eristics.\nTable 107:   GTH T r ansceiver Pr otocol List\nPr otocol Specification Serial Rate (Gb/s)Electrical\nCompliance\nCAUI-10 IEEE 802.3-2012 10.3125 Compliant\nnPPI IEEE 802.3-2012 10.3125 Compliant\n10GB ASE-KR1IEEE 802.3-2012 10.3125 Compliant\n40GB ASE-KR IEEE 802.3-2012 10.3125 Compliant\nSFP+ SFF-8431 (SR and LR) 9.95328–11.10 Compliant\nXFP INF-8077i, r e vision 4.5 10.3125 Compliant\nRXAUI CEI-6G-SR 6.25 Compliant\nXAUI IEEE 802.3-2012 3.125 Compliant\n1000B ASE-X IEEE 802.3-2012 1.25 Compliant\n5.0G Ethernet IEEE 802.3b x (P AR) 5 Compliant\n2.5G Ethernet IEEE 802.3b x (P AR) 2.5 Compliant\nHiGig, HiGig+, HiGig2 IEEE 802.3-2012 3.74, 6.6 Compliant\nO TU2 ITU G.8251 10.709225 Compliant\nO TU4 (O TL4.10) OIF-CEI-11G-SR 11.180997 Compliant\nOC-3/12/48/192 GR-253-C ORE 0.1555–9.956 Compliant\nTFI-5 OIF-TFI5-0.1.0 2.488 Compliant\nInterlak en OIF-CEI-6G, OIF-CEI-11G-SR 4.25–12.5 Compliant\nPCIe Gen1, 2, 3 PCI Expr ess base 3.0 2.5, 5.0, and 8.0 CompliantZ y n q  U l t r a S c a l e +  M P S o C  D a t a  S h e e t :  D C  a n d  A C  S w i t c h i n g  C h a r a c t e r i s t i c s\nDS925 (v1.12) June 18, 2018  www.xilinx.com  [placeholder placeholder place]\nPr eliminary Pr oduct Specification  79\nSend Feedback\nTable 107:   GTH T r ansceiver Pr otocol List  (cont\'d)\nPr otocol Specification Serial Rate (Gb/s)Electrical\nCompliance\nSDI2SMPTE 424M-2006 0.27–2.97 Compliant\nUHD-SDI2SMPTE ST-2081 6G, SMPTE ST-2082 12G 6 and 12 Compliant\nHybrid memory cube (HMC) HMC-15G-SR 10, 12.5, and 15.0 Compliant\nMoSys Bandwidth Engine CEI-11-SR and CEI-11-SR (o ver clock ed) 10.3125, 15.5 Compliant\nCPRI CPRI_v_6_1_2014-07-01 0.6144–12.165 Compliant\nHDMI2HDMI 2.0 All Compliant\nPassive optical network (PON) 10G-EPON, 1G-EPON, NG-PON2, X G-PON, and 2.5G-\nPON0.155–10.3125 Compliant\nJESD204a/b OIF-CEI-6G, OIF-CEI-11G 3.125–12.5 Compliant\nSerial RapidIO RapidIO specification 3.1 1.25–10.3125 Compliant\nDisplayPort2DP 1.2B CTS 1.62–5.4 Compliant\nFibr e channel FC-PI-4 1.0625–14.025 Compliant\nSA T A Gen1, 2, 3 Serial A T A r e vision 3.0 specification 1.5, 3.0, and 6.0 Compliant\nSAS Gen1, 2, 3 T10/BSR INCITS 519 3.0, 6.0, and 12.0 Compliant\nSFI-5 OIF-SFI5-01.0 0.625–12.5 Compliant\nAur or a CEI-6G, CEI-11G-LR up to 11.180997 Compliant\nNotes:\n1. The tr ansition time of the tr ansmitter is faster than the IEEE Std 802.3-2012 specification.\n2. This pr otocol r equir es e xternal cir cuitry to achie ve compliance.\nG T Y  T r a n s c e i v e r  S p e c i f i c a t i o n s\nThe UltraScale Architecture and Product Data Sheet: Overview  (DS890 ) lists the Zynq UltraScale+ MPSoCs that\ninclude the GTY transceivers.\nG T Y  T r a n s c e i v e r  D C  I n p u t  a n d  O u t p u t  L e v e l s\nTable 108  summarizes the DC specifications  of the GTY transceivers in Zynq UltraScale+ MPSoCs. Consult the\nUltraScale Architecture GTY Transceivers User Guide  (UG578 ) for further details.\nTable 108:   GTY T r ansceiver DC Specifications\nSymbol DC Par ameter Conditions Min T yp Max Units\nD V PPIN Differ ential peak-to-peak input voltage\n(e xternal A C coupled)>10.3125 Gb/s 150 – 1250 mV\n6.6 Gb/s to 10.3125 Gb/s 150 – 1250 mV\n≤ 6.6 Gb/s 150 – 2000 mV\nV IN Single-ended input voltage. V oltage\nmeasur ed at the pin r efer enced to\nGND.DC coupled V MGT A VT T  = 1.2V –400 – V MGT A VT T mV\nV CMIN Common mode input voltage DC coupled V MGT A VT T  = 1.2V – 2/3 V MGT A VT T – mV\nD VPPOUT Differ ential peak-to-peak output\nvoltage1T r ansmitter output swing is set\nto 11111800 – – mVZ y n q  U l t r a S c a l e +  M P S o C  D a t a  S h e e t :  D C  a n d  A C  S w i t c h i n g  C h a r a c t e r i s t i c s\nDS925 (v1.12) June 18, 2018  www.xilinx.com  [placeholder placeholder place]\nPr eliminary Pr oduct Specification  80\nSend Feedback\nTable 108:   GTY T r ansceiver DC Specifications  (cont\'d)\nSymbol DC Par ameter Conditions Min T yp Max Units\nV CMOUTDC Common mode output voltage: DC\ncoupled (equation based)When r emote RX is terminated to\nGNDV MGT A VT T /2 – D VPPOUT /4 mV\nWhen r emote RX termination is\nfloatingV MGT A VT T  – D VPPOUT /2 mV\nWhen r emote RX is terminated to\nV RX_TERM2\nmV\nV CMOUT A C Common mode output voltage: A C\ncoupledEquation based V MGT A VT T  – D VPPOUT /2 mV\nR IN Differ ential input r esistance – 100 – Ω\nR OUT Differ ential output r esistance – 100 – Ω\nT OSKEW T r ansmitter output pair (TXP and TXN) intr a-pair sk e w – – 10 ps\nC EXT Recommended e xternal A C coupling capacitor3– 100 – nF\nNotes:\n1. The output swing and pr e-emphasis le vels ar e pr ogr ammable using the GTY tr ansceiver attributes discussed in the UltraScale Architecture\nGTY Transceivers User Guide  ( UG578 ) and can r esult in values lo wer than r eported in this table.\n2. V RX_TERM  is the r emote RX termination voltage.\n3. Other values can be used as appr opriate to conform to specific pr otocols and standar ds.\nFigure 5:   Single-Ended Peak-to-Peak V oltage\n0+V P\nNSingle-Ended \nPeak-to-Peak\nVoltage\nX16653-072117\nFigure 6:   Differ ential Peak-to-Peak V oltage\n0+V\n–V P–NDifferential \nPeak-to-Peak \nVoltage\nDifferential peak-to-peak voltage = (Single-ended peak-to-peak voltage) x 2\nX16639-072117\nThe following tables summarize the DC specifications  of the clock input/output levels of the GTY transceivers in\nZynq UltraScale+ MPSoCs. Consult the UltraScale Architecture GTY Transceivers User Guide  (UG578 ) for further\ndetails.Z y n q  U l t r a S c a l e +  M P S o C  D a t a  S h e e t :  D C  a n d  A C  S w i t c h i n g  C h a r a c t e r i s t i c s\nDS925 (v1.12) June 18, 2018  www.xilinx.com  [placeholder placeholder place]\nPr eliminary Pr oduct Specification  81\nSend Feedback\nTable 109:   GTY T r ansceiver Clock DC Input Le vel Specification\nSymbol DC Par ameter Min T yp Max Units\nV IDIFF Differ ential peak-to-peak input voltage 250 – 2000 mV\nR IN Differ ential input r esistance – 100 – Ω\nC EXT Requir ed e xternal A C coupling capacitor – 10 – nF\nTable 110:   GTY T r ansceiver Clock Output Le vel Specification\nSymbol Description Conditions Min T yp Max Units\nV OL Output Lo w voltage for P and N R T  = 100Ω  acr oss P and N signals 100 – 330 mV\nV OH Output High voltage for P and N R T  = 100Ω  acr oss P and N signals 500 – 700 mV\nV DDOUT Differ ential output voltage (P–N), P  = \nHigh (N–P), N = HighR T  = 100Ω  acr oss P and N signals 300 – 430 mV\nV CMOUT Common mode voltage R T  = 100Ω  acr oss P and N signals 300 – 500 mV\nG T Y  T r a n s c e i v e r  S w i t c h i n g  C h a r a c t e r i s t i c s\nConsult the UltraScale Architecture GTY Transceivers User Guide  (UG578 ) for further in f ormation.\nTable 111:   GTY T r ansceiver Performance\nSymbol DescriptionOutput\nDividerSpeed Gr ade and V C CINT  Oper ating V oltages\nUnits 0.90V 0.85V 0.72V\n-3 -2 -1 -2 -1\nF GTYMAX GTY maximum line r ate 32.75 28.21 25.785 28.21 12.5 Gb/s\nF GTYMIN GTY minimum line r ate 0.5 0.5 0.5 0.5 0.5 Gb/s\nMin Max Min Max Min Max Min Max Min Max\nF GTY CRANGE CPLL line r ate\nr ange11 4.0 12.5 4.0 12.5 4.0 8.5 4.0 12.5 4.0 8.5 Gb/s\n2 2.0 6.25 2.0 6.25 2.0 4.25 2.0 6.25 2.0 4.25 Gb/s\n4 1.0 3.125 1.0 3.125 1.0 2.125 1.0 3.125 1.0 2.125 Gb/s\n8 0.5 1.5625 0.5 1.5625 0.5 1.0625 0.5 1.5625 0.5 1.0625 Gb/s\n16 N/A Gb/s\n32 N/A Gb/s\nMin Max Min Max Min Max Min Max Min Max\nF GTY QRANGE1 QPLL0 line r ate\nr ange21 19.6 32.75 19.6 28.21 19.6 25.785 19.6 28.21 N/A Gb/s\n1 9.8 16.375 9.8 16.375 9.8 12.5 9.8 16.375 9.8 12.5 Gb/s\n2 4.9 8.1875 4.9 8.1875 4.9 8.1875 4.9 8.1875 4.9 8.1875 Gb/s\n4 2.45 4.0938 2.45 4.0938 2.45 4.0938 2.45 4.0938 2.45 4.0938 Gb/s\n8 1.225 2.0469 1.225 2.0469 1.225 2.0469 1.225 2.0469 1.225 2.0469 Gb/s\n16 0.6125 1.0234 0.6125 1.0234 0.6125 1.0234 0.6125 1.0234 0.6125 1.0234 Gb/sZ y n q  U l t r a S c a l e +  M P S o C  D a t a  S h e e t :  D C  a n d  A C  S w i t c h i n g  C h a r a c t e r i s t i c s\nDS925 (v1.12) June 18, 2018  www.xilinx.com  [placeholder placeholder place]\nPr eliminary Pr oduct Specification  82\nSend Feedback\nTable 111:   GTY T r ansceiver Performance  (cont\'d)\nSymbol DescriptionOutput\nDividerSpeed Gr ade and V C CINT  Oper ating V oltages\nUnits 0.90V 0.85V 0.72V\n-3 -2 -1 -2 -1\nMin Max Min Max Min Max Min Max Min Max\nF GTY QRANGE2 QPLL1 line r ate\nr ange31 16.0 26.0 16.0 26.0 16.0 25.785 16.0 26.0 N/A Gb/s\n1 8.0 13.0 8.0 13.0 8.0 12.5 8.0 13.0 8.0 12.5 Gb/s\n2 4.0 6.5 4.0 6.5 4.0 6.5 4.0 6.5 4.0 6.5 Gb/s\n4 2.0 3.25 2.0 3.25 2.0 3.25 2.0 3.25 2.0 3.25 Gb/s\n8 1.0 1.625 1.0 1.625 1.0 1.625 1.0 1.625 1.0 1.625 Gb/s\n16 0.5 0.8125 0.5 0.8125 0.5 0.8125 0.5 0.8125 0.5 0.8125 Gb/s\nMin Max Min Max Min Max Min Max Min Max\nF CPLLRANGE CPLL fr equency r ange 2.0 6.25 2.0 6.25 2.0 4.25 2.0 6.25 2.0 4.25 GHz\nF QPLL0RANGE QPLL0 fr equency r ange 9.8 16.375 9.8 16.375 9.8 16.375 9.8 16.375 9.8 16.375 GHz\nF QPLL1RANGE QPLL1 fr equency r ange 8.0 13.0 8.0 13.0 8.0 13.0 8.0 13.0 8.0 13.0 GHz\nNotes:\n1. The values listed ar e the r ounded r esults of the calculated equation (2 × CPLL_Fr equency)/Output_Divider.\n2. The values listed ar e the r ounded r esults of the calculated equation (2 × QPLL0_Fr equency)/Output_Divider.\n3. The values listed ar e the r ounded r esults of the calculated equation (2 × QPLL1_Fr equency)/Output_Divider.\nTable 112:   GTY T r ansceiver Dynamic Reconfigur ation Port (DRP) Switching Char acteristics\nSymbol Description All Speed Gr ades Units\nF GTYDRPCLK GTYDRPCLK maximum fr equency 250 MHz\nTable 113:   GTY T r ansceiver Refer ence Clock Switching Char acteristics\nSymbol Description ConditionsAll Speed Gr ades\nUnits\nMin T yp Max\nF GCLK Refer ence clock fr equency r ange 60 – 820 MHz\nT RCLK Refer ence clock rise time 20% – 80% – 200 – ps\nT FCLK Refer ence clock fall time 80% – 20% – 200 – ps\nT DCREF Refer ence clock duty cycle T r ansceiver PLL only 40 50 60 %Z y n q  U l t r a S c a l e +  M P S o C  D a t a  S h e e t :  D C  a n d  A C  S w i t c h i n g  C h a r a c t e r i s t i c s\nDS925 (v1.12) June 18, 2018  www.xilinx.com  [placeholder placeholder place]\nPr eliminary Pr oduct Specification  83\nSend Feedback\nTable 114:   GTY T r ansceiver Refer ence Clock Oscillator Selection Phase Noise Mask\nSymbol Description1 , 2 Offset\nFr equencyMin T yp Max Units\nQPLL REFCLKMASK QPLL0/QPLL1 r efer ence clock select phase noise\nmask at REFCLK fr equency = 156.25 MHz10 kHz – – –112 dBc/Hz\n100 kHz – – –128\n1 MHz – – –145\nQPLL0/QPLL1 r efer ence clock select phase noise\nmask at REFCLK fr equency = 312.5 MHz10 kHz – – –103 dBc/Hz\n100 kHz – – –123\n1 MHz – – –143\nQPLL0/QPLL1 r efer ence clock select phase noise\nmask at REFCLK fr equency = 625 MHz10 kHz – – –98 dBc/Hz\n100 kHz – – –117\n1 MHz – – –140\nCPLL REFCLKMASK CPLL r efer ence clock select phase noise mask at\nREFCLK fr equency = 156.25 MHz10 kHz – – –112 dBc/Hz\n100 kHz – – –128\n1 MHz – – –145\n50 MHz – – –145\nCPLL r efer ence clock select phase noise mask at\nREFCLK fr equency = 312.5 MHz10 kHz – – –103 dBc/Hz\n100 kHz – – –123\n1 MHz – – –143\n50 MHz – – –145\nCPLL r efer ence clock select phase noise mask at\nREFCLK fr equency = 625 MHz10 kHz – – –98 dBc/Hz\n100 kHz – – –117\n1 MHz – – –140\n50 MHz – – –144\nNotes:\n1. For r efer ence clock fr equencies not in this table, use the phase-noise mask for the near est r efer ence clock fr equency.\n2. This r efer ence clock phase-noise mask is superseded b y any r efer ence clock phase-noise mask that is specified in a supported pr otocol,\ne.g., PCIe.\nTable 115:   GTY T r ansceiver PLL/Lock Time Adaptation\nSymbol Description ConditionsAll Speed Gr ades\nUnits\nMin T yp Max\nT L OCK Initial PLL lock. – – 1 ms\nT DL OCK Clock r eco very phase acquisition and\nadaptation time for decision feedback\nequalizer (DFE)After the PLL is lock ed to the\nr efer ence clock, this is the\ntime it tak es to lock the clock\ndata r eco very (CDR) to the\ndata pr esent at the input.– 50,000 37 x 106UI\nClock r eco very phase acquisition and\nadaptation time for lo w-po wer mode (LPM)\nwhen the DFE is disabled– 50,000 2.3 x 106UIZ y n q  U l t r a S c a l e +  M P S o C  D a t a  S h e e t :  D C  a n d  A C  S w i t c h i n g  C h a r a c t e r i s t i c s\nDS925 (v1.12) June 18, 2018  www.xilinx.com  [placeholder placeholder place]\nPr eliminary Pr oduct Specification  84\nSend Feedback\nTable 116:   GTY T r ansceiver User Clock Switching Char acteristics\nSymbol Description1Data Width Conditions\n(Bit)Speed Gr ade and V C CINT  Oper ating V oltages\nUnits0.90V 0.85V 0.72V\nInternal\nLogicInter connect\nLogic-32-22 , 3-14 , 5 , 6-23-15\nF TX OUTPMA TX OUT CLK maximum fr equency sour ced fr om\nOUT CLKPMA511.719 511.719 402.891 402.832 322.266 MHz\nF RX OUTPMA RX OUT CLK maximum fr equency sour ced fr om\nOUT CLKPMA511.719 511.719 402.891 402.832 322.266 MHz\nF TX OUTPROGDIV TX OUT CLK maximum fr equency sour ced fr om\nTXPROGDIV CLK511.719 511.719 511.719 511.719 511.719 MHz\nF RX OUTPROGDIV RX OUT CLK maximum fr equency sour ced fr om\nRXPROGDIV CLK511.719 511.719 511.719 511.719 511.719 MHz\nF TXIN TXUSRCLK7\nmaximum\nfr equency16 16, 32 511.719 511.719 390.625 390.625 322.266 MHz\n32 32, 64 511.719 511.719 390.625 390.625 322.266 MHz\n64 64, 128 511.719 440.781 402.891 402.832 195.313 MHz\n20 20, 40 409.375 409.375 312.500 312.500 257.813 MHz\n40 40, 80 409.375 409.375 312.500 350.000 257.813 MHz\n80 80, 160 409.375 352.625 322.313 352.625 156.250 MHz\nF RXIN RXUSRCLK7\nmaximum\nfr equency16 16, 32 511.719 511.719 390.625 390.625 322.266 MHz\n32 32, 64 511.719 511.719 390.625 390.625 322.266 MHz\n64 64, 128 511.719 440.781 402.891 402.832 195.313 MHz\n20 20, 40 409.375 409.375 312.500 312.500 257.813 MHz\n40 40, 80 409.375 409.375 312.500 350.000 257.813 MHz\n80 80, 160 409.375 352.625 322.313 352.625 156.250 MHz\nF TXIN2 TXUSRCLK27\nmaximum\nfr equency16 16 511.719 511.719 390.625 390.625 322.266 MHz\n16 32 255.859 255.859 195.313 195.313 161.133 MHz\n32 32 511.719 511.719 390.625 390.625 322.266 MHz\n32 64 255.859 255.859 195.313 195.313 161.133 MHz\n64 64 511.719 440.781 402.891 402.832 195.313 MHz\n64 128 255.859 220.391 201.445 201.416 97.656 MHz\n20 20 409.375 409.375 312.500 312.500 257.813 MHz\n20 40 204.688 204.688 156.250 156.250 128.906 MHz\n40 40 409.375 409.375 312.500 350.000 257.813 MHz\n40 80 204.688 204.688 156.250 175.000 128.906 MHz\n80 80 409.375 352.625 322.313 352.625 156.250 MHz\n80 160 204.688 176.313 161.156 176.313 78.125 MHzZ y n q  U l t r a S c a l e +  M P S o C  D a t a  S h e e t :  D C  a n d  A C  S w i t c h i n g  C h a r a c t e r i s t i c s\nDS925 (v1.12) June 18, 2018  www.xilinx.com  [placeholder placeholder place]\nPr eliminary Pr oduct Specification  85\nSend Feedback\nTable 116:   GTY T r ansceiver User Clock Switching Char acteristics  (cont\'d)\nSymbol Description1Data Width Conditions\n(Bit)Speed Gr ade and V C CINT  Oper ating V oltages\nUnits0.90V 0.85V 0.72V\nInternal\nLogicInter connect\nLogic-32-22 , 3-14 , 5 , 6-23-15\nF RXIN2 RXUSRCLK27\nmaximum\nfr equency16 16 511.719 511.719 390.625 390.625 322.266 MHz\n16 32 255.859 255.859 195.313 195.313 161.133 MHz\n32 32 511.719 511.719 390.625 390.625 322.266 MHz\n32 64 255.859 255.859 195.313 195.313 161.133 MHz\n64 64 511.719 440.781 402.891 402.832 195.313 MHz\n64 128 255.859 220.391 201.445 201.416 97.656 MHz\n20 20 409.375 409.375 312.500 312.500 257.813 MHz\n20 40 204.688 204.688 156.250 156.250 128.906 MHz\n40 40 409.375 409.375 312.500 350.000 257.813 MHz\n40 80 204.688 204.688 156.250 175.000 128.906 MHz\n80 80 409.375 352.625 322.313 352.625 156.250 MHz\n80 160 204.688 176.313 161.156 176.313 78.125 MHz\nNotes:\n1. Clocking must be implemented as described in the UltraScale Architecture GTY Transceivers User Guide  ( UG578 ).\n2. For speed gr ades -3E, -2E, and -2I, a 16-bit and 20-bit internal data path can only be used for line r ates less than 8.1875 Gb/s.\n3. For speed gr ade -2LE, a 16-bit and 20-bit internal data path can only be used for line r ates less than 8.1875 Gb/s when V C CINT  = 0.85V or\n6.25 Gb/s when V C CINT  = 0.72V.\n4. For speed gr ades -1E and -1I, a 16-bit and 20-bit internal data path can only be used for line r ates less than 6.25 Gb/s.\n5. For speed gr ade -1LI, a 16-bit and 20-bit internal data path can only be used for line r ates less than 6.25 Gb/s when V C CINT  = 0.85V or\n5.15625 Gb/s when V C CINT  = 0.72V.\n6. For the speed gr ades -1E and -1I, only a 64- or 80-bit internal data path can be used for line r ates abo ve 12.5 Gb/s.\n7. When the gearbo x is used, these maximums r efer to the X CLK. For mor e information, see the V alid Data Width Combinations for TX\nAsynchr onous Gearbo x table in the UltraScale Architecture GTY Transceivers User Guide  ( UG578 ).\nTable 117:   GTY T r ansceiver T r ansmitter Switching Char acteristics\nSymbol Description Condition Min T yp Max Units\nF GTYTX Serial data r ate r ange 0.500 – F GTYMAX Gb/s\nT RTX TX rise time 20%–80% – 21 – ps\nT FTX TX fall time 80%–20% – 21 – ps\nT LLSKEW TX lane-to-lane sk e w1– – 500.00 ps\nT J32.75 T otal jitter2 , 432.75 Gb/s – – 0.35 UI\nD J32.75 Deterministic jitter2 , 4– – 0.19 UI\nT J28.21 T otal jitter2 , 428.21 Gb/s – – 0.28 UI\nD J28.21 Deterministic jitter2 , 4– – 0.17 UI\nT J16.375 T otal jitter2 , 416.375 Gb/s – – 0.28 UI\nD J16.375 Deterministic jitter2 , 4– – 0.17 UI\nT J15.0 T otal jitter2 , 415.0 Gb/s – – 0.28 UI\nD J15.0 Deterministic jitter2 , 4– – 0.17 UIZ y n q  U l t r a S c a l e +  M P S o C  D a t a  S h e e t :  D C  a n d  A C  S w i t c h i n g  C h a r a c t e r i s t i c s\nDS925 (v1.12) June 18, 2018  www.xilinx.com  [placeholder placeholder place]\nPr eliminary Pr oduct Specification  86\nSend Feedback\nTable 117:   GTY T r ansceiver T r ansmitter Switching Char acteristics  (cont\'d)\nSymbol Description Condition Min T yp Max Units\nT J14.1 T otal jitter2 , 414.1 Gb/s – – 0.28 UI\nD J14.1 Deterministic jitter2 , 4– – 0.17 UI\nT J14.1 T otal jitter2 , 414.025 Gb/s – – 0.28 UI\nD J14.1 Deterministic jitter2 , 4– – 0.17 UI\nT J13.1 T otal jitter2 , 413.1 Gb/s – – 0.28 UI\nD J13.1 Deterministic jitter2 , 4– – 0.17 UI\nT J12.5_QPLL T otal jitter2 , 412.5 Gb/s – – 0.28 UI\nD J12.5_QPLL Deterministic jitter2 , 4– – 0.17 UI\nT J12.5_CPLL T otal jitter3 , 412.5 Gb/s – – 0.33 UI\nD J12.5_CPLL Deterministic jitter3 , 4– – 0.17 UI\nT J11.3_QPLL T otal jitter2 , 411.3 Gb/s – – 0.28 UI\nD J11.3_QPLL Deterministic jitter2 , 4– – 0.17 UI\nT J10.3125_QPLL T otal jitter2 , 410.3125 Gb/s – – 0.28 UI\nD J10.3125_QPLL Deterministic jitter2 , 4– – 0.17 UI\nT J10.3125_CPLL T otal jitter3 , 410.3125 Gb/s – – 0.33 UI\nD J10.3125_CPLL Deterministic jitter3 , 4– – 0.17 UI\nT J9.953_QPLL T otal jitter2 , 49.953 Gb/s – – 0.28 UI\nD J9.953_QPLL Deterministic jitter2 , 4– – 0.17 UI\nT J9.953_CPLL T otal jitter3 , 49.953 Gb/s – – 0.33 UI\nD J9.953_CPLL Deterministic jitter3 , 4– – 0.17 UI\nT J8.0 T otal jitter3 , 48.0 Gb/s – – 0.32 UI\nD J8.0 Deterministic jitter3 , 4– – 0.17 UI\nT J6.6 T otal jitter3 , 46.6 Gb/s – – 0.30 UI\nD J6.6 Deterministic jitter3 , 4– – 0.15 UI\nT J5.0 T otal jitter3 , 45.0 Gb/s – – 0.30 UI\nD J5.0 Deterministic jitter3 , 4– – 0.15 UI\nT J4.25 T otal jitter3 , 44.25 Gb/s – – 0.30 UI\nD J4.25 Deterministic jitter3 , 4– – 0.15 UI\nT J3.20 T otal jitter3 , 43.20 Gb/s5– – 0.20 UI\nD J3.20 Deterministic jitter3 , 4– – 0.10 UI\nT J2.5 T otal jitter3 , 42.5 Gb/s6– – 0.20 UI\nD J2.5 Deterministic jitter3 , 4– – 0.10 UI\nT J1.25 T otal jitter3 , 41.25 Gb/s7– – 0.15 UI\nD J1.25 Deterministic jitter3 , 4– – 0.06 UIZ y n q  U l t r a S c a l e +  M P S o C  D a t a  S h e e t :  D C  a n d  A C  S w i t c h i n g  C h a r a c t e r i s t i c s\nDS925 (v1.12) June 18, 2018  www.xilinx.com  [placeholder placeholder place]\nPr eliminary Pr oduct Specification  87\nSend Feedback\nTable 117:   GTY T r ansceiver T r ansmitter Switching Char acteristics  (cont\'d)\nSymbol Description Condition Min T yp Max Units\nT J500 T otal jitter3 , 4500 Mb/s8– – 0.10 UI\nD J500 Deterministic jitter3 , 4– – 0.03 UI\nNotes:\n1. Using same REFCLK input with TX phase alignment enabled for up to four consecutive tr ansmitters (one fully populated GTY Quad) at\nmaximum line r ate.\n2. Using QPLL_FBDIV = 40, 20-bit internal data width. These values ar e NO T intended for pr otocol specific compliance determinations.\n3. Using CPLL_FBDIV = 2, 20-bit internal data width. These values ar e NO T intended for pr otocol specific compliance determinations.\n4. All jitter values ar e based on a bit-err or r atio of 10–12.\n5. CPLL fr equency at 3.2 GHz and TX OUT_DIV = 2.\n6. CPLL fr equency at 2.5 GHz and TX OUT_DIV = 2.\n7. CPLL fr equency at 2.5 GHz and TX OUT_DIV = 4.\n8. CPLL fr equency at 2.0 GHz and TX OUT_DIV = 8.\nTable 118:   GTY T r ansceiver Receiver Switching Char acteristics\nSymbol Description Condition Min T yp Max Units\nF GTYRX Serial data r ate 0.500 – F GTYMAX Gb/s\nR XSST Receiver spr ead-spectrum tr acking1Modulated at 33 kHz –5000 – 0 ppm\nR XRL Run length (CID) – – 256 UI\nR XPPMT OL Data/REFCLK PPM offset toler ance Bit r ates ≤ 6.6 Gb/s –1250 – 1250 ppm\nBit r ates > 6.6 Gb/s and\n≤  8.0 Gb/s–700 – 700 ppm\nBit r ates > 8.0 Gb/s –200 – 200 ppm\nSJ Jitter T oler ance2\nJ T_SJ32.75 Sinusoidal jitter (QPLL)332.75 Gb/s 0.25 – – UI\nJ T_SJ28.21 Sinusoidal jitter (QPLL)328.21 Gb/s 0.30 – – UI\nJ T_SJ16.375 Sinusoidal jitter (QPLL)316.375 Gb/s 0.30 – – UI\nJ T_SJ15.0 Sinusoidal jitter (QPLL)315.0 Gb/s 0.30 – – UI\nJ T_SJ14.1 Sinusoidal jitter (QPLL)314.1 Gb/s 0.30 – – UI\nJ T_SJ13.1 Sinusoidal jitter (QPLL)313.1 Gb/s 0.30 – – UI\nJ T_SJ12.5 Sinusoidal jitter (QPLL)312.5 Gb/s 0.30 – – UI\nJ T_SJ11.3 Sinusoidal jitter (QPLL)311.3 Gb/s 0.30 – – UI\nJ T_SJ10.32_QPLL Sinusoidal jitter (QPLL)310.32 Gb/s 0.30 – – UI\nJ T_SJ10.32_CPLL Sinusoidal jitter (CPLL)310.32 Gb/s 0.30 – – UI\nJ T_SJ9.953_QPLL Sinusoidal jitter (QPLL)39.953 Gb/s 0.30 – – UI\nJ T_SJ9.953_CPLL Sinusoidal jitter (CPLL)39.953 Gb/s 0.30 – – UI\nJ T_SJ8.0 Sinusoidal jitter (CPLL)38.0 Gb/s 0.42 – – UI\nJ T_SJ6.6 Sinusoidal jitter (CPLL)36.6 Gb/s 0.44 – – UI\nJ T_SJ5.0 Sinusoidal jitter (CPLL)35.0 Gb/s 0.44 – – UI\nJ T_SJ4.25 Sinusoidal jitter (CPLL)34.25 Gb/s 0.44 – – UI\nJ T_SJ3.2 Sinusoidal jitter (CPLL)33.2 Gb/s40.45 – – UI\nJ T_SJ2.5 Sinusoidal jitter (CPLL)32.5 Gb/s50.30 – – UI\nJ T_SJ1.25 Sinusoidal jitter (CPLL)31.25 Gb/s60.30 – – UI\nJ T_SJ500 Sinusoidal jitter (CPLL)3500 Mb/s70.30 – – UIZ y n q  U l t r a S c a l e +  M P S o C  D a t a  S h e e t :  D C  a n d  A C  S w i t c h i n g  C h a r a c t e r i s t i c s\nDS925 (v1.12) June 18, 2018  www.xilinx.com  [placeholder placeholder place]\nPr eliminary Pr oduct Specification  88\nSend Feedback\nTable 118:   GTY T r ansceiver Receiver Switching Char acteristics  (cont\'d)\nSymbol Description Condition Min T yp Max Units\nSJ Jitter T oler ance with Str essed Eye2\nJ T_TJSE3.2 T otal jitter with str essed e ye83.2 Gb/s 0.70 – – UI\nJ T_TJSE6.6 6.6 Gb/s 0.70 – – UI\nJ T_SJSE3.2 Sinusoidal jitter with str essed e ye83.2 Gb/s 0.10 – – UI\nJ T_SJSE6.6 6.6 Gb/s 0.10 – – UI\nNotes:\n1. Using RX OUT_DIV = 1, 2, and 4.\n2. All jitter values ar e based on a bit err or r atio of 10–12.\n3. The fr equency of the injected sinusoidal jitter is 80 MHz.\n4. CPLL fr equency at 3.2 GHz and RX OUT_DIV = 2.\n5. CPLL fr equency at 2.5 GHz and RX OUT_DIV = 2.\n6. CPLL fr equency at 2.5 GHz and RX OUT_DIV = 4.\n7. CPLL fr equency at 2.0 GHz and RX OUT_DIV = 8.\n8. Composite jitter with RX equalizer enabled. DFE disabled.\nG T Y  T r a n s c e i v e r  E l e c t r i c a l  C o m p l i a n c e\nThe UltraScale Architecture GTY Transceivers User Guide  (UG578 ) contains recommended use modes that ensure\ncompliance for the protocols listed in the following table. The transceiver wizard provides the recommended\nse ttings  for those use cases and for protocol specific  char act eristics.\nTable 119:   GTY T r ansceiver Pr otocol List\nPr otocol Specification Serial Rate (Gb/s)Electrical\nCompliance\nCAUI-4 IEEE 802.3-2012 25.78125 Compliant\n28 Gb/s backplane CEI-25G-LR 25–28.05 Compliant\nInterlak en OIF-CEI-6G, OIF-CEI-11GSR, OIF-CEI-28G-MR 4.25–25.78125 Compliant\n100GB ASE-KR4 IEEE 802.3bj-2014, CEI-25G-LR 25.78125 Compliant1\n100GB ASE-CR4 IEEE 802.3bj-2014, CEI-25G-LR 25.78125 Compliant1\n50GB ASE-KR4 IEEE 802.3b y-2014, CEI-25G-LR 25.78125 Compliant1\n50GB ASE-CR4 IEEE 802.3b y-2014, CEI-25G-LR 25.78125 Compliant1\n25GB ASE-KR4 IEEE 802.3b y-2014, CEI-25G-LR 25.78125 Compliant1\n25GB ASE-CR4 IEEE 802.3b y-2014, CEI-25G-LR 25.78125 Compliant1\nO TU4 (O TL4.4) CFP2 OIF-CEI-28G-VSR 27.952493–32.75 Compliant\nO TU4 (O TL4.4) CFP OIF-CEI-11G-MR 11.18–13.1 Compliant\nCAUI-10 IEEE 802.3-2012 10.3125 Compliant\nnPPI IEEE 802.3-2012 10.3125 Compliant\n10GB ASE-KR2IEEE 802.3-2012 10.3125 Compliant\nSFP+ SFF-8431 (SR and LR) 9.95328–11.10 Compliant\nXFP INF-8077i, r e vision 4.5 10.3125 Compliant\nRXAUI CEI-6G-SR 6.25 Compliant\nXAUI IEEE 802.3-2012 3.125 CompliantZ y n q  U l t r a S c a l e +  M P S o C  D a t a  S h e e t :  D C  a n d  A C  S w i t c h i n g  C h a r a c t e r i s t i c s\nDS925 (v1.12) June 18, 2018  www.xilinx.com  [placeholder placeholder place]\nPr eliminary Pr oduct Specification  89\nSend Feedback\nTable 119:   GTY T r ansceiver Pr otocol List  (cont\'d)\nPr otocol Specification Serial Rate (Gb/s)Electrical\nCompliance\n1000B ASE-X IEEE 802.3-2012 1.25 Compliant\n5.0G Ethernet IEEE 802.3b x (P AR) 5 Compliant\n2.5G Ethernet IEEE 802.3b x (P AR) 2.5 Compliant\nHiGig, HiGig+, HiGig2 IEEE 802.3-2012 3.74, 6.6 Compliant\nQSGMII QSGMII v1.2 (Cisco System, ENG-46158) 5 Compliant\nO TU2 ITU G.8251 10.709225 Compliant\nO TU4 (O TL4.10) OIF-CEI-11G-SR 11.180997 Compliant\nOC-3/12/48/192 GR-253-C ORE 0.1555–9.956 Compliant\nPCIe Gen1, 2, 3 PCI Expr ess base 3.0 2.5, 5.0, and 8.0 Compliant\nSDI3SMPTE 424M-2006 0.27–2.97 Compliant\nUHD-SDI3SMPTE ST-2081 6G, SMPTE ST-2082 12G 6 and 12 Compliant\nHybrid memory cube (HMC) HMC-15G-SR 10, 12.5, and 15.0 Compliant\nMoSys bandwidth engine CEI-11-SR and CEI-11-SR (o ver clock ed) 10.3125, 15.5 Compliant\nCPRI CPRI_v_6_1_2014-07-01 0.6144–12.165 Compliant\nPassive optical network (PON) 10G-EPON, 1G-EPON, NG-PON2, X G-PON, and 2.5G-PON 0.155–10.3125 Compliant\nJESD204a/b OIF-CEI-6G, OIF-CEI-11G 3.125–12.5 Compliant\nSerial RapidIO RapidIO specification 3.1 1.25–10.3125 Compliant\nDisplayPort DP 1.2B CTS 1.62–5.4 Compliant3\nFibr e channel FC-PI-4 1.0625–14.025 Compliant\nSA T A Gen1, 2, 3 Serial A T A r e vision 3.0 specification 1.5, 3.0, and 6.0 Compliant\nSAS Gen1, 2, 3 T10/BSR INCITS 519 3.0, 6.0, and 12.0 Compliant\nSFI-5 OIF-SFI5-01.0 0.625 - 12.5 Compliant\nAur or a CEI-6G, CEI-11G-LR All r ates Compliant\nNotes:\n1. 25 dB loss at Nyquist without FEC.\n2. The tr ansition time of the tr ansmitter is faster than the IEEE Std 802.3-2012 specification.\n3. This pr otocol r equir es e xternal cir cuitry to achie ve compliance.\nI n t e g r a t e d  I n t e r f a c e  B l o c k  f o r  I n t e r l a k e n\nMore in f ormation  and documen tation  on solutions  using the integrated interface block for Interlaken can be\nfound at UltraScale+ Interlaken . The UltraScale Architecture and Product Data Sheet: Overview  (DS890 ) lists how\nmany blocks are in each Zynq UltraScale+ MPSoC. This section  describes the following Interlaken\nc on figur ations.\n• 12 x 12.5 Gb/s protocol and lane logic mode ( Table 120 ).\n• 6 x 25.78125 Gb/s and 6 x 28.21 Gb/s protocol and lane logic mode ( Table 121 ).\n• 12 x 25.78125 Gb/s lane logic only mode ( Table 122 ).\nZynq UltraScale+ MPSoCs in the SFVC784 package are only supported using the 12 x 12.5 Gb/s Interlaken\nc on figur ation.  See the FGTYMAX  maximum line rates.Z y n q  U l t r a S c a l e +  M P S o C  D a t a  S h e e t :  D C  a n d  A C  S w i t c h i n g  C h a r a c t e r i s t i c s\nDS925 (v1.12) June 18, 2018  www.xilinx.com  [placeholder placeholder place]\nPr eliminary Pr oduct Specification  90\nSend Feedback\nTable 120:   Maximum Performance for Interlak en 12 x 12.5 Gb/s Pr otocol and Lane Logic Mode\nDesigns\nSymbol DescriptionSpeed Gr ade and V C CINT  Oper ating V oltages\nUnits 0.90V 0.85V 0.72V\n-3 -2 -1 -2 -1\nF RX_SERDES_CLK Receive serializer/\ndeserializer clock195.32 195.32 195.32 195.32 195.32 MHz\nF TX_SERDES_CLK T r ansmit serializer/\ndeserializer clock195.32 195.32 195.32 195.32 195.32 MHz\nF DRP_CLK Dynamic r econfigur ation\nport clock250.00 250.00 250.00 250.00 250.00 MHz\nMin1Max Min1Max Min1Max Min1Max Min1Max\nF C ORE_CLK Interlak en cor e clock 300.00 322.27 300.00 322.27 300.00 322.27 300.00 322.27 300.00 322.27 MHz\nF LBUS_CLK Interlak en local bus\nclock300.00 322.27 300.00 322.27 300.00 322.27 300.00 322.27 300.00 322.27 MHz\nNotes:\n1. These ar e the minimum clock fr equencies at the maximum lane performance.\nTable 121:   Maximum Performance for Interlak en 6 x 25.78125 Gb/s and 6 x 28.21 Gb/s Pr otocol and\nLane Logic Mode Designs\nSymbol DescriptionSpeed Gr ade and V C CINT  Oper ating V oltages\nUnits 0.90V 0.85V 0.72V\n-31-21-1 -2 -1\nF RX_SERDES_CLK Receive serializer/\ndeserializer clock440.79 440.79 N/A 402.84 N/A MHz\nF TX_SERDES_CLK T r ansmit serializer/\ndeserializer clock440.79 440.79 N/A 402.84 N/A MHz\nF DRP_CLK Dynamic r econfigur ation\nport clock250.00 250.00 N/A 250.00 N/A MHz\nMin2Max Min2Max Min Max Min2Max Min Max\nF C ORE_CLK Interlak en cor e clock 412.503479.20 412.503479.20 N/A 412.50 429.69 N/A MHz\nF LBUS_CLK Interlak en local bus clock 300.004349.52 300.004349.52 N/A 300.00 349.52 N/A MHz\nNotes:\n1. 6 x 28.21 mode is only supported in the -2 (V C CINT  = 0.85V) and -3 (V C CINT  = 0.90V) speed gr ades.\n2. These ar e the minimum clock fr equencies at the maximum lane performance.\n3. The minimum value for C ORE_CLK is 451.36 MHz for the 6 x 28.21 Gb/s pr otocol.\n4. The minimum value for LBUS_CLK is 330.00 MHz for the 6 x 28.21 Gb/s pr otocol.Z y n q  U l t r a S c a l e +  M P S o C  D a t a  S h e e t :  D C  a n d  A C  S w i t c h i n g  C h a r a c t e r i s t i c s\nDS925 (v1.12) June 18, 2018  www.xilinx.com  [placeholder placeholder place]\nPr eliminary Pr oduct Specification  91\nSend Feedback\nTable 122:   Maximum Performance for Interlak en 12 x 25.78125 Gb/s Lane Logic Only Mode\nDesigns\nSymbol DescriptionSpeed Gr ade and V C CINT  Oper ating V oltages\nUnits 0.90V 0.85V 0.72V\n-3 -2 -1 -2 -1\nF RX_SERDES_CLK Receive serializer/\ndeserializer clock402.84 402.84 N/A N/A N/A MHz\nF TX_SERDES_CLK T r ansmit serializer/\ndeserializer clock402.84 402.84 N/A N/A N/A MHz\nF DRP_CLK Dynamic r econfigur ation port\nclock250.00 250.00 N/A N/A N/A MHz\nF C ORE_CLK Interlak en cor e clock 412.50 412.50 N/A N/A N/A MHz\nF LBUS_CLK Interlak en local bus clock 349.52 349.52 N/A N/A N/A MHz\nI n t e g r a t e d  I n t e r f a c e  B l o c k  f o r  1 0 0 G  E t h e r n e t  M A C  a n d\nP C S\nMore in f ormation  and documen tation  on solutions  using the integrated 100 Gb/s Ethernet block can be found\nat UltraScale+ Integrated 100G Ethernet MAC/PCS . The UltraScale Architecture and Product Data Sheet:\nOverview  (DS890 ) lists how many blocks are in each Zynq UltraScale+ MPSoC.\nTable 123:   Maximum Performance for 100G Ethernet Designs\nSymbol DescriptionSpeed Gr ade and V C CINT  Oper ating V oltages\nUnits 0.90V 0.85V 0.72V\n-3 -2 -1 -2 -1\nCAUI-10 Mode\nF TX_CLK T r ansmit clock 390.625 390.625 322.223 322.223 322.223 MHz\nF RX_CLK Receive clock 390.625 390.625 322.223 322.223 322.223 MHz\nF RX_SERDES_CLK Receive serializer/deserializer clock 390.625 390.625 322.223 322.223 322.223 MHz\nF DRP_CLK Dynamic r econfigur ation port clock 250.00 250.00 250.00 250.00 250.00 MHz\nCAUI-4, CAUI-4 + RS-FEC, and RS-FEC T r anscode Bypass Modes\nF TX_CLK T r ansmit clock 390.625 322.223 322.223 322.223 N/A MHz\nF RX_CLK Receive clock 390.625 322.223 322.223 322.223 N/A MHz\nF RX_SERDES_CLK Receive serializer/deserializer clock 390.625 322.223 322.223 322.223 N/A MHz\nF DRP_CLK Dynamic r econfigur ation port clock 250.00 250.00 250.00 250.00 N/A MHz\nI n t e g r a t e d  I n t e r f a c e  B l o c k  f o r  P C I  E x p r e s s  D e s i g n s\nMore in f ormation  and documen tation  on solutions  for PCI Express designs can be found at PCI Express . The\nUltraScale Architecture and Product Data Sheet: Overview  (DS890 ) lists how many blocks are in each Zynq\nUltraScale+ MPSoC.Z y n q  U l t r a S c a l e +  M P S o C  D a t a  S h e e t :  D C  a n d  A C  S w i t c h i n g  C h a r a c t e r i s t i c s\nDS925 (v1.12) June 18, 2018  www.xilinx.com  [placeholder placeholder place]\nPr eliminary Pr oduct Specification  92\nSend Feedback\nTable 124:   Maximum Performance for PCI Expr ess Designs\nSymbol Description1 , 2Speed Gr ade and V C CINT  Oper ating V oltages\nUnits 0.90V 0.85V 0.72V3\n-3 -2 -1 -2 -1\nF PIPECLK Pipe clock maximum fr equency 250.00 250.00 250.00 250.00 250.00 MHz\nF C ORECLK Cor e clock maximum fr equency 500.00 500.00 500.00 250.00 250.00 MHz\nF DRPCLK DRP clock maximum fr equency 250.00 250.00 250.00 250.00 250.00 MHz\nF MCAPCLK MCAP clock maximum fr equency 125.00 125.00 125.00 125.00 125.00 MHz\nNotes:\n1. PCI Expr ess Gen4 oper ation is supported for x1, x2, x4, and x8 widths.\n2. PCI Expr ess Gen4 oper ation is supported in -3E, -2E, and -2I speed gr ades.\n3. PCI Expr ess Gen3 x16 oper ation is not supported when V C CINT  = 0.72V.\nV i d e o  C o d e c  P e r f o r m a n c e\nThe UltraScale Architecture and Product Data Sheet: Overview  (DS890 ) lists the Zynq UltraScale+ MPSoC EV\ndevices that include the Video Codec unit (VCU).\nTable 125:   V CU Performance\nDescriptionSpeed Gr ade and V C CINT  Oper ating V oltages1\nUnits 0.90V 0.85V 0.72V\n-3 -2 -1 -2 -1\nVideo Codec decoder block maximum fr equency\n(H.264/5 10-bit 4:2:2)667 667 667 667 667 MHz\nNotes:\n1. The supply voltage for the V CU (V C CINT_V CU ) is specified in T able 2 .\nP L  S y s t e m  M o n i t o r  S p e c i f i c a t i o n s\nTable 126:   PL SYSMON Specifications\nPar ameter Symbol Comments/Conditions Min T yp Max Units\nV C CADC  = 1.8V ±3%, V REFP  = 1.25V, V REFN  = 0V, ADC CLK = 5.2 MHz, T j  = –40°C to 100°C, typical values at T j  = 40°C\nADC Accur acy1\nResolution 10 – – Bits\nIntegr al nonlinearity2INL – – ±1.5 LSBs\nDiffer ential nonlinearity DNL No missing codes, guar anteed monotonic – – ±1 LSBs\nOffset err or Offset calibr ation enabled – – ±2 LSBs\nGain err or – – ±0.4 %\nSample r ate – – 0.2 MS/sZ y n q  U l t r a S c a l e +  M P S o C  D a t a  S h e e t :  D C  a n d  A C  S w i t c h i n g  C h a r a c t e r i s t i c s\nDS925 (v1.12) June 18, 2018  www.xilinx.com  [placeholder placeholder place]\nPr eliminary Pr oduct Specification  93\nSend Feedback\nTable 126:   PL SYSMON Specifications  (cont\'d)\nPar ameter Symbol Comments/Conditions Min T yp Max Units\nRMS code noise External 1.25V r efer ence – – 1 LSBs\nOn-chip r efer ence – 1 – LSBs\nADC Accur acy at Extended T emper atur es\nResolution T j  = –55°C to 125°C 10 – – Bits\nIntegr al nonlinearity2INL T j  = –55°C to 125°C – – ±1.5 LSBs\nDiffer ential nonlinearity DNL No missing codes, guar anteed monotonic\nT j  = –55°C to 125°C– – ±1\nAnalog Inputs2\nADC input r anges Unipolar oper ation 0 – 1 V\nBipolar oper ation –0.5 – +0.5 V\nUnipolar common mode r ange (FS input) 0 – +0.5 V\nBipolar common mode r ange (FS input) +0.5 – +0.6 V\nMaximum e xternal channel input r anges Adjacent channels set within these r anges should\nnot corrupt measur ements on adjacent channels–0.1 – V C CADC V\nOn-Chip Sensor Accur acy\nT emper atur e sensor err or1 , 3T j  = –55°C to 125°C (with e xternal REF) – – ±3 °C\nT j  = –55°C to 110°C (with internal REF) – – ±3.5 °C\nT j  = 110°C to 125°C (with internal REF) – – ±5 °C\nSupply sensor err or4Supply voltages 0.72V to 1.2V,\nT j  = –40°C to 100°C (with e xternal REF)– – ±0.5 %\nSupply voltages 0.72V to 1.2V,\nT j  = –55°C to 125°C (with e xternal REF)– – ±1.0 %\nAll other supply voltages,\nT j  = –40°C to 100°C (with e xternal REF)– – ±1.0 %\nAll other supply voltages,\nT j  = –55°C to 125°C (with e xternal REF)– – ±2.0 %\nSupply voltages 0.72V to 1.2V,\nT j  = –40°C to 100°C (with internal REF)– – ±1.0 %\nSupply voltages 0.72V to 1.2V,\nT j  = –55°C to 125°C (with internal REF)– – ±2.0 %\nAll other supply voltages,\nT j  = –40°C to 100°C (with internal REF)– – ±1.5 %\nAll other supply voltages,\nT j  = –55°C to 125°C (with internal REF)– – ±2.5 %\nConversion Rate5\nConversion time—continuous t C ONV Number of ADC CLK cycles 26 – 32 Cycles\nConversion time—e vent t C ONV Number of ADC CLK cycles – – 21 Cycles\nDRP clock fr equency DCLK DRP clock fr equency 8 – 250 MHz\nADC clock fr equency ADC CLK Derived fr om DCLK 1 – 5.2 MHz\nDCLK duty cycle 40 – 60 %\nSYSMON Refer ence6\nExternal r efer ence V REFP Externally supplied r efer ence voltage 1.20 1.25 1.30 VZ y n q  U l t r a S c a l e +  M P S o C  D a t a  S h e e t :  D C  a n d  A C  S w i t c h i n g  C h a r a c t e r i s t i c s\nDS925 (v1.12) June 18, 2018  www.xilinx.com  [placeholder placeholder place]\nPr eliminary Pr oduct Specification  94\nSend Feedback\nTable 126:   PL SYSMON Specifications  (cont\'d)\nPar ameter Symbol Comments/Conditions Min T yp Max Units\nOn-chip r efer ence Gr ound V REFP  pin to A GND, T j  = –40°C to 100°C 1.2375 1.25 1.2625 V\nGr ound V REFP  pin to A GND, T j  = –55°C to 125°C 1.225 1.25 1.275 V\nNotes:\n1. ADC offset err ors ar e r emo ved b y enabling the ADC automatic offset calibr ation featur e. The values ar e specified for when this featur e is\nenabled.\n2. See the Analog Input section in the UltraScale Architecture System Monitor User Guide  ( UG580 ).\n3. When r eading temper atur e values dir ectly fr om the PMBus interface, the SYSMON has a +4°C offset due to the tr ansfer function used b y\nthe PMBus application. For e xample, the e xternal REF temper atur e sensor err or’s r ange of ±3°C becomes +1°C to +7°C when the\ntemper atur e is r ead thr ough the PMBus interface.\n4. Supply sensor offset and gain err ors ar e r emo ved b y enabling the automatic offset and gain calibr ation featur e. The values ar e specified\nfor when this featur e is enabled.\n5. See the Adjusting the Acquisition Settling Time section in the UltraScale Architecture System Monitor User Guide  ( UG580 ) .\n6. Any variation in the r efer ence voltage fr om the nominal V REFP  = 1.25V and V REFN  = 0V will r esult in a de viation fr om the ideal tr ansfer\nfunction. This also impacts the accur acy of the internal sensor measur ements (i.e., temper atur e and po wer supply). Ho we ver, for\ne xternal r atiometric type applications allo wing r efer ence to vary b y ±4% is permitted.\nP L  S Y S M O N  I 2 C / P M B u s  I n t e r f a c e s\nTable 127:   PL SYSMON I2C Fast Mode Interface Switching Char acteristics\nSymbol Description1Min Max Units\nT SMFCKL SCL Lo w time 1.3 – µs\nT SMFCKH SCL High time 0.6 – µs\nT SMFCK O SD A O clock-to-out delay – 900 ns\nT SMFDCK SD AI setup time 100 – ns\nF SMFCLK SCL clock fr equency – 400 kHz\nNotes:\n1. The test conditions ar e configur ed to the L V CMOS 1.8V I/O standar d.\nTable 128:   PL SYSMON I2C Standar d Mode Interface Switching Char acteristics\nSymbol Description1Min Max Units\nT SMSCKL SCL Lo w time 4.7 – µs\nT SMSCKH SCL High time 4.0 – µs\nT SMSCK O SD A O clock-to-out delay – 3450 ns\nT SMSDCK SD AI setup time 250 – ns\nF SMSCLK SCL clock fr equency – 100 kHz\nNotes:\n1. The test conditions ar e configur ed to the L V CMOS 1.8V I/O standar d.Z y n q  U l t r a S c a l e +  M P S o C  D a t a  S h e e t :  D C  a n d  A C  S w i t c h i n g  C h a r a c t e r i s t i c s\nDS925 (v1.12) June 18, 2018  www.xilinx.com  [placeholder placeholder place]\nPr eliminary Pr oduct Specification  95\nSend Feedback\nC o n f i g u r a t i o n  S w i t c h i n g  C h a r a c t e r i s t i c s\nTable 129:   Configur ation Switching Char acteristics\nSymbol DescriptionSpeed Gr ade and V C CINT  Oper ating\nV oltages\nUnits0.90V 0.85V 0.72V\n-3 -2 -1 -2 -1\nPL Po wer-up Timing Char acteristics\nT PL PS_PROG_B PL latency 7.5 7.5 7.5 7.5 7.5 ms, Max\nT POR Po wer-on r eset fr om PL po wer-on to PL r eady to\nconfigur e (40 ms r amp r ate time)65 65 65 65 65 ms, Max\n0 0 0 0 0 ms, Min\nPo wer-on r eset fr om PL po wer-on to PL r eady to\nconfigur e with POR o verride (2 ms r amp r ate\ntime)15 15 15 15 15 ms, Max\n5 5 5 5 5 ms, Min\nT PS_PROG_B PL pr ogr am pulse width 250 250 250 250 250 ns, Min\nInternal Configur ation Access Port\nF ICAPCK Internal configur ation access port (ICAPE3) 200 200 200 150 150 MHz, Max\nDNA Port Switching\nF DNA CK DNA port fr equency (DNA_PORT) 200 200 200 175 175 MHz, Max\nST ARTUPE3 Ports\nF CFGMCLK ST ARTUPE3 CFGMCLK output fr equency 50.00 50.00 50.00 50.00 50.00 MHz, T yp\nF CFGMCLKT OL ST ARTUPE3 CFGMCLK output fr equency\ntoler ance±15 ±15 ±15 ±15 ±15 %, Max\nT DCI_MA T CH Specifies a stall in the startup cycle until the\ndigitally contr olled impedance (DCI) match\nsignals ar e asserted4 4 4 4 4 ms, Max\nR e v i s i o n  H i s t o r y\nDate V ersion Description of Re visions\n06/18/2018 1.12 Updated T able 25 , T able 26 , and T able 27  to pr oduction r elease the XAZU4EV and XAZU5EV de vices in the\n-1Q speed/temper atur e gr ade in Vivado Design Suite  2018.2 v1.20.\nIn DC Char acteristics Over Recommended Oper ating Conditions , clarified the descriptions. Re vised the\nspeed gr ade -1 (V C CINT  = 0.85) F GTYMAX  in T able 111 , which also r e vised values in T able 116  and added\nNote 6 .\n04/09/2018 1.11 Updated T able 25 , T able 26 , and T able 27  to pr oduction r elease the X CZU11EG,X CZU15EG, X CZU17EG,\nand X CZU19EG de vices in the -3E speed/temper atur e gr ade in Vivado Design Suite  2018.1 v1.19.\nAdded the Conversion Rate section to T able 69 . Added T able 90  and T able 94 . Added Note 2  and 3  to \nT able 93 . Re vised T able 123  to add specifc mode specifications and r emo ve Notes 1 and 2.Z y n q  U l t r a S c a l e +  M P S o C  D a t a  S h e e t :  D C  a n d  A C  S w i t c h i n g  C h a r a c t e r i s t i c s\nDS925 (v1.12) June 18, 2018  www.xilinx.com  [placeholder placeholder place]\nPr eliminary Pr oduct Specification  96\nSend Feedback\nDate V ersion Description of Re visions\n02/07/2018 1.10 Added the XAZU4EV and XAZU5EV de vices to many tables.\nIn T able 2 , r e vised the V C CINT_V CU  specifications, added automotive (Q) temper atur e to T J , and updated\nNote 5 .\nAdded the -1Q note to T able 6 , T able 7 , and T able 8\nUpdated T able 25 , T able 26 , and T able 27  to pr oduction for the follo wing de vices/speed/temper atur e\ngr ades in Vivado Design Suite  2017.4.1 v1.18.\nX CZU4C G/X CZU4EG/X CZU4EV: -2LE and -1LI\nX CZU5C G/X CZU5EG/X CZU5EV: -2LE and -1LI\nX CZU7C G/X CZU7EG/X CZU7EV: -2LE and -1LI\nX CZU11EG: -2LE and -1LI\nX CZU4EV and XAZU5EV: -1LI\nIn Vivado Design Suite 2017.4 v1.17, the XAZU4EV and XAZU5EV de vices in the -1I speed/temper atur e\ngr ade wer e pr oduction r eleased.\nRe vised some of the -3E speed files in T able 75 , T able 87 , T able 88 , T able 89 , T able 91 , and T able 92 .\n11/28/2017 1.9 Updated T able 25 , T able 26 , and T able 27  to pr oduction for the follo wing de vices/speed/temper atur e\ngr ades in Vivado Design Suite  2017.4 v1.17.\nX CZU4C G/X CZU4EG/X CZU4EV: -2E, -2I, -1E, -1I\nX CZU5C G/X CZU5EG/X CZU5EV: -2E, -2I, -1E, -1I\nX CZU7C G/X CZU7EG/X CZU7EV: -2E, -2I, -1E, -1I\nX CZU17EG: -2LE and -1LI\nX CZU19EG: -2LE and -1LI\nRe vised the F REFCLK  descriptions in T able 82 . Added values to T able 95 . Re vised the F GTY QRANGE2  -1 speed\ngr ade minimum in T able 111 .\n10/26/2017 1.8 In T able 1 , corr ected the minimum voltage for the PL System Monitor section. Added Note 4 to T able 2 .\nAdded Note 1 to T able 5 .\nUpdated T able 25 , T able 26 , and T able 27  to pr oduction for the follo wing de vices/speed/temper atur e\ngr ades in Vivado Design Suite  2017.3.1 v1.16.\nX CZU2C G/X CZU2EG: -2LE and -1LI\nX CZU3C G/X CZU3EG: -2LE and -1LI\nX CZU6C G/X CZU6EG: -2LE and -1LI\nX CZU9C G/X CZU9EG: -2LE and -1LI\nX CZU15EG: -2LE and -1LI\nXAZU2EG/XAZU3EG: -1LI\nAlso updated speed file data for this r elease in T able 87 , T able 88 , T able 89 , T able 91 , and T able 92 .\nAdded specifications for Quad-SPI de vice clock fr equency oper ating at 40 MHz with loopback disabled to \nT able 41  and T able 42 .\n10/05/2017 1.7 Corr ected the speed file version in T able 25  and T able 27  for pr oduction r elease of XAZU2EG and\nXAZU3EG with -1I and -1Q speed/temper atur e r anges and the X CZU11EG: -2E, -2I, -1E, -1I to Vivado\nDesign Suite  2017.3 v1.15.\n10/03/2017 1.6 In T able 1 , because the voltages ar e co ver ed in T able 6 , r emo ved the note on V IN  for I/O input voltage for\nHD I/O banks. Updated T SOL  b y package in T able 1 . In T able 2 , updated V C CINT_V CU . Added Note 2 to T able\n6  and T able 8 .\nAdded the XAZU2EG and XAZU3EG pr oduction de vices in -1I and -1Q speed/temper atur e r anges using\nVivado Design Suite  2017.3 v1.14.\nIn T able 25 , T able 26 , and T able 27 , updated the X CZU11EG: -2E, -2I, -1E, -1I to pr oduction in Vivado\nDesign Suite  2017.3 v1.14. Also updated speed file data for this r elease in T able 87 , T able 88 , T able 89 , \nT able 91 , and T able 92 .Z y n q  U l t r a S c a l e +  M P S o C  D a t a  S h e e t :  D C  a n d  A C  S w i t c h i n g  C h a r a c t e r i s t i c s\nDS925 (v1.12) June 18, 2018  www.xilinx.com  [placeholder placeholder place]\nPr eliminary Pr oduct Specification  97\nSend Feedback\nDate V ersion Description of Re visions\n09/01/2017 1.5 Updated T able 25 , T able 26 , and T able 27  to pr oduction r elease for the follo wing de vices/speed/\ntemper atur e gr ades in Vivado Design Suite  2017.2.1.\nX CZU17EG: -2E, -2I, -1E, -1I\nX CZU19EG: -2E, -2I, -1E, -1I\nIn T able 45 , r e vised the minimum T SDSDRDCK3  value. In T able 76 , r e vised the T OUTBUF_DELA Y_O_P AD  -2 (V C CINT\n= 0.85V) values for DIFF_SSTL135_S, DIFF_SSTL15_DCI_S, DIFF_SSTL15_S, DIFF_SSTL18_I_DCI_S, and\nDIFF_SSTL18_I_S.\nRe vised some of the -3E and -1LI/-2LE (V C CINT  = 0.72V) speed files in T able 75 , T able 76 , T able 77 , T able 87 , \nT able 88 , T able 89 , T able 91 , and T able 92 .\nRe vised the Integr ated Interface Block for Interlak en  section.\n06/28/2017 1.4 Updated T able 25 , T able 26 , and T able 27  to pr oduction r elease for the follo wing de vices/speed/\ntemper atur e gr ades in Vivado Design Suite 2017.2.\nX CZU15EG: -2E, -2I, -1E, -1I\nUpdated Note 15 in T able 2  for clarity. Updated T able 14  to r emo ve Note 3, Note 6, and the\nMIPI_DPHY_DCI_LP r o w. These changes ar e because the DCI and POD standar ds ar e not supported in\nHD I/O banks.\nAdded Note 5 to T able 30 . Updated descriptions in T able 38 . Re vised the -3E and -1LI/-2LE (V C CINT  = 0.72V)\nspeed files in T able 75 , T able 76 , T able 77 , T able 87 , T able 88 , T able 89 , T able 91 , and T able 92 . Updated\nthe F MAX  symbol names and values in T able 81 . Added Note 1 to T able 83 . Added Note 3 to T able 124 .\n04/20/2017 1.3 Updated T able 25 , T able 26 , and T able 27  to pr oduction r elease for the follo wing\nde vices/speed/temper atur e gr ades in Vivado Design Suite 2017.1.\nX CZU2C G and X CZU2EG: –2E, -2I, -1E, -1I\nX CZU3C G and X CZU3EG: –2E, -2I, -1E, -1I\nX CZU6C G and X CZU6EG: –2E, -2I, -1E, -1I\nX CZU9C G and X CZU9EG: –2E, -2I, -1E, -1I\nAdded -2E (V C CINT  = 0.85V) speed gr ade wher e applicable. Remo ved -3E speed gr ade fr om the X CZU2 and\nX CZU3 de vices in T able 26  and wher e applicable.\nIn T able 1 , updated values and Note 2. In T able 2 , added or updated many of the notes. Updated T able 4\nincluding the notes and added Note 6. Mo ved and updated T able 5 . Added T able 8 . Updated T able 9  and\nadded Note 4. Updated T able 10  and added Note 1.\nRe vised V ICM  in T able 23 . Updated T able 30  and r emo ved Note 1. Added T able 31  and T able 32 . Updated \nT able 33  and r emo ved F FTMCLK . Updated T RFPSCLK  in T able 34 . Updated Note 1 in T able 37 . Updated T able\n39 . Remo ved the PS NAND Memory Contr oller Interface section. Significant changes to T able 41  and\nr emo ved Note 3. Significant changes to T able 42  and updated Note 1. Remo ved F TSU_REF_CLK  fr om T able\n44 . Re vised T able 45  and added Note 2 and Note 3. Re vised T able 46  and added Note 2 and Note 3.\nUpdated T able 48 . Updated T able 51  and r emo ved Note 2. Re vised T able 52 . Re vised many of the tables\nin the PS-GTR T r ansceiver  section. Re vised T able 70  and T able 71 . Remo ved Note 8 fr om T able 74 .\nUpdated the values in T able 75 , T able 76 , T able 77 , T able 80  T able 87 , T able 88 , T able 89 , T able 91 , and \nT able 92  to the Vivado Design Suite 2017.1 speed specifications.\nUpdated the values in T able 81  and T able 82 . Added values to T able 93 . Updated T able 95 . Re vised\nD VPPOUT  in T able 96 . Update the values in T able 98 . Added Note 6 to T able 104 . Updated T able 105  and \nT able 106 . Re vised D VPPOUT  in T able 108 . Updated the values in T able 110 . In T able 111  updated the -1\n(0.85V) specifications and r emo ved Note 1. In T able 116  updated the -1 (0.85V) specifications and added\nNote 6. In T able 117  and T able 118 , added the 28.21 jitter toler ance values and r e vised the notes. Re vised\nthe Integr ated Interface Block for Interlak en  and Integr ated Interface Block for 100G Ethernet MA C and\nPCS  sections. Re vised the Configur ation Switching Char acteristics  section. Remo ved the eFUSE\nPr ogr amming Conditions table and added the specifications to T able 2  and T able 3 .Z y n q  U l t r a S c a l e +  M P S o C  D a t a  S h e e t :  D C  a n d  A C  S w i t c h i n g  C h a r a c t e r i s t i c s\nDS925 (v1.12) June 18, 2018  www.xilinx.com  [placeholder placeholder place]\nPr eliminary Pr oduct Specification  98\nSend Feedback\nDate V ersion Description of Re visions\n02/10/2017 1.2 Updated some of the maximum voltages in the Pr ocessor System (PS) section and other specifications in\nthe Pr ogr ammable Logic (PL) and GTH or GTY T r ansceiver sections of T able 1 . Updated T able 2 , T able 4 , \nT able 6 , T able 8 , and T able 9 . Re vised the Po wer Supply Sequencing section including T able 10 . Added PS\nand V CU r amp times to T able 11 . Re vised V ODIFF  in T able 24 . Updated T able 25 . Added Note 1 to T able 26 . \nT able 27  r eplaces the pr e vious thr ee PS memory performance tables. Added values to T able 34 , T able 37 ,\nand T able 38 . Deleted the waveforms in the PS Switching Char acteristics section (Figur es 1-16 and\nFigur es 25-26). Re vised values in the PS NAND Memory Contr oller Interface section. Added and updated\ndata in T able 40 . Added Note 3 to T able 41 . Added Note 3 to T able 42 . Added Note 1 to T able 45 . Updated \nT able 48  and r emo ved Note 3. Added data to T able 56 . Updated T able 60 . Added T able 61 . Updated T able\n63 . Re vised T able 69 . Added data to T able 70 . Added Note 2 to T able 71 . Updated T able 74  and added\nNote 4. Updated V L  and V H  values in T able 78 . Added T MINPER_CLK , r e vised F REFCLK , and Note 1 to T able 82 .\nAdded MMCM_F DPRCLK_MAX  to T able 85  and PLL_F DPRCLK_MAX  to T able 86 . Added data to T able 96 , T able 98 , \nT able 100 , T able 103 , and updated the note r efer ences in T able 104 . Updated T able 105  and added Note\n8. Updated T able 106  and added Note 7. Added mor e pr otocols, Note 1 and Note 2 to T able 107 .\nRemo ved the GTH T r ansceiver Pr otocol Jitter Char acteristics section because it is co ver ed in T able 107 .\nAdded Note 1 to T able 111 . Added data to T able 108 , T able 110 , T able 112 , T able 115 . Added Note 2 to \nT able 114 . Added note r efer ences in T able 116 . Updated T able 117  and added Note 8. Updated T able 118\nand added Note 7. Added mor e pr otocols and Note 3 to T able 119 . Remo ved the GTY T r ansceiver\nPr otocol Jitter Char acteristics section because it is co ver ed in T able 119 . Re vised T able 126 . Added T POR\nand updated F ICAPCK  in T able 129 . Updated the Automotive Applications Disclaimer.\n06/20/2016 1.1 Updated the Summary  description. In T able 1 , r e vised V IN  for HP I/O banks and added clarifications to\nsome descriptions and symbols. Added I RPU , I RPD , and Note 4 to T able 2  and updated V PS_MGTRA V C C , the PL\nSystem Monitor section, and Note 3 and Note 5. Updated Note 5 in T able 4 . Updated the PS Po wer-\nOn/Off Po wer Supply Sequencing  section including all the voltage supply names. Added MIPI_DPHY_DCI\nto T able 14 , T able 15 , and T able 17 . Updated T able 23 , including r emo ving the V C C O  specification and\nadding Note 1. Added Note 1 to T able 24 . Updated T able 25  speed specifications for Vivado Design Suite\n2016.1. Added values to T able 28 . Updated the -2 value in T able 29 . Added F DPLIVEVIDEO  and updated\nF FCIDMA CLK  in T able 33 . Added V C O fr equencies to T able 36 . Added the T PSPOR  minimum to T able 37  and\nupdated Note 1. Added T able 38 . Added value delineation o ver V C CINT  oper ating voltages in T able 39 .\nRe vised values for F T CK  and T T APT CK /T T CKT AP  in T able 40  and added value delineation o ver V C CINT  oper ating\nvoltages. Updated the PS NAND Memory Contr oller Interface section. Re vised some units and Note 1 in \nT able 41  and T able 42 . Remo ved Figur e 6: Quad-SPI Interface (Feedback Clock Disabled) Timing.\nUpdated Note 1 of T able 43 . Added F TSI_REF_CLK  to T able 44  and updated Note 1. In T able 45 , r e vised\nT DCSDHSCLK1 , T DCSDHSCLK2 , and T DCSDHSCLK3  and Note 1. In T able 46 , r e vised Note 1. In T able 47 , r e vised\nNote 1. Re vised T able 48 , including Note 1, and added Note 2 and Note 3. In T able 50 , T able 49 , T able 51 ,\nand T able 53 , r e vised Note 1. Updated T able 71 . Replaced T able 74 . Updated T able 75  and T able 76 .\nUpdated T able 78  and T able 79 . In T able 80 , added the Block RAM and FIFO Clock-to-Out Delays section.\nUpdated the R IN  and C EXT  values in T able 57  and T able 97 . Updated the -2 (0.72V) and -1 (0.72V) values\nand added Note 1 to T able 99 . Added T able 102  and T able 114 . Added Note 2 to T able 108 . Re vised data in \nT able 111 . Re vised T able 116 . Re vised data and added notes in the Integr ated Interface Block for\nInterlak en  section and T able 123 . Mo ved T able 125 . Re vised INL in T able 126 . Added notes to T able 127\nand T able 128 . In the eFUSE and Pr ogr amming Conditions table, updated the I PSFS  description.\n11/24/2015 1.0 Initial Xilinx r elease.Z y n q  U l t r a S c a l e +  M P S o C  D a t a  S h e e t :  D C  a n d  A C  S w i t c h i n g  C h a r a c t e r i s t i c s\nDS925 (v1.12) June 18, 2018  www.xilinx.com  [placeholder placeholder place]\nPr eliminary Pr oduct Specification  99\nSend Feedback\nP l e a s e  R e a d :  I m p o r t a n t  L e g a l  N o t i c e s\nThe in f ormation  disclosed to you hereunder (the "Materials") is provided solely for the selection  and use of\nXilinx products. To the maximum extent permitted  by applicable law: (1) Materials are made available "AS IS" and\nwith all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR\nSTATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-\nINFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in\ncontract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind\nor nature related to, arising under, or in c onnection  with, the Materials (including your use of the Materials),\nincluding for any direct, indirect, special, incidental, or c onsequen tial  loss or damage (including loss of data,\npr o fits,  goodwill, or any type of loss or damage suffer ed  as a result of any action  brought by a third party) even if\nsuch damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx\nassumes no obligation  to correct any errors contained in the Materials or to no tify  you of updates to the\nMaterials or to product specifications.  You may not reproduce, modify, distribute, or publicly display the\nMaterials without prior written  consent. Certain products are subject to the terms and c onditions  of Xilinx\'s\nlimited warranty, please refer to Xilinx\'s Terms of Sale which can be viewed at h ttps:/ /www .xilinx.c om/\nlegal.h tm#t os ; IP cores may be subject to warranty and support terms contained in a license issued to you by\nXilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application  requiring fail-safe\nperformance; you assume sole risk and liability for use of Xilinx products in such critical  applications,  please\nrefer to Xilinx\'s Terms of Sale which can be viewed at h ttps:/ /www .xilinx.c om/legal.h tm#t os .\nAUT OMO TIVE APPLICA TIONS DISCLAIMER\nAUTOMOTIVE PRODUCTS (IDENTIFIED AS "XA" IN THE PART NUMBER) ARE NOT WARRANTED FOR USE\nIN THE DEPLOYMENT OF AIRBAGS OR FOR USE IN APPLICATIONS THAT AFFECT CONTROL OF A\nVEHICLE ("SAFETY APPLICATION") UNLESS THERE IS A SAFETY CONCEPT OR REDUNDANCY FEATURE\nCONSISTENT WITH THE ISO 26262 AUTOMOTIVE SAFETY STANDARD ("SAFETY DESIGN"). CUSTOMER\nSHALL, PRIOR TO USING OR DISTRIBUTING ANY SYSTEMS THAT INCORPORATE PRODUCTS,\nTHOROUGHLY TEST SUCH SYSTEMS FOR SAFETY PURPOSES. USE OF PRODUCTS IN A SAFETY\nAPPLICATION WITHOUT A SAFETY DESIGN IS FULLY AT THE RISK OF CUSTOMER, SUBJECT ONLY TO\nAPPLICABLE LAWS AND REGULATIONS GOVERNING LIMITATIONS ON PRODUCT LIABILITY.Z y n q  U l t r a S c a l e +  M P S o C  D a t a  S h e e t :  D C  a n d  A C  S w i t c h i n g  C h a r a c t e r i s t i c s\nDS925 (v1.12) June 18, 2018  www.xilinx.com  [placeholder placeholder place]\nPr eliminary Pr oduct Specification  100\nSend Feedback\n'}]
!==============================================================================!
### Component Summary: XCZU9EG-2FFVB1156I

#### Key Characteristics and Specifications:
- **Voltage Ratings:**
  - VCCINT (Internal Supply Voltage): 0.72V (low-power), 0.85V (standard), 0.90V (high-performance)
  - VCCO (Output Drivers Supply Voltage): 1.8V, 2.5V, 3.3V (depending on I/O bank)
  - VCC_AUX (Auxiliary Supply Voltage): 1.8V
  - VCC_DDR (DDR I/O Supply Voltage): 1.35V

- **Current Ratings:**
  - Maximum output current at the pad: ±20 mA
  - Quiescent current (typical): 1629 mA at VCCINT = 0.85V for -2 speed grade

- **Power Consumption:**
  - Static power consumption varies based on operating voltage and speed grade.
  - Dynamic power consumption is influenced by the application and configuration.

- **Operating Temperature Range:**
  - Extended temperature range: -40°C to +100°C
  - Industrial temperature range: -40°C to +125°C

- **Package Type:**
  - FFVB1156 (FCLGA package)

- **Special Features or Notes:**
  - Supports various speed grades (-3, -2, -1) with corresponding performance characteristics.
  - Integrated ARM Cortex-A53 and programmable logic (PL) for flexible applications.
  - Supports advanced features like GTH/GTY transceivers for high-speed data communication.

- **Moisture Sensitive Level (MSL):**
  - MSL rating according to JEDEC J-STD-020E: Level 2

#### Description:
The **XCZU9EG-2FFVB1156I** is a member of the Xilinx Zynq UltraScale+ MPSoC family, which integrates a powerful ARM Cortex-A53 application processor with programmable logic (FPGA) capabilities. This device is designed for high-performance applications requiring both processing power and flexibility in hardware configuration.

#### Typical Applications:
- **Data Processing:** Ideal for applications in data centers, networking, and high-performance computing.
- **Embedded Systems:** Suitable for automotive, industrial automation, and IoT applications where real-time processing is critical.
- **Signal Processing:** Used in applications requiring high-speed data transfer and processing, such as video processing, image processing, and communications.
- **Machine Learning:** Supports AI and machine learning applications by leveraging its programmable logic for custom processing algorithms.

This component is particularly well-suited for applications that demand a combination of high processing power, flexibility, and the ability to handle complex data streams efficiently.