description: Confirm check_design report has no issue.
input_files:
- ${CHECKLIST_ROOT}/IP_project_folder/reports/10.0/check_design_func.rpt
requirements:
  pattern_items:
  - 'Floating Ports: 0'
  - 'Annotation to Verilog Netlist: 100%'
  - 'Cells with missing Timing data: 0'
  value: 3
waivers:
  value: 0
  waive_items:
  - 'Explanation: This check is informational only during early design phases'
