

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-3860d9b353b66e89e1a9ca14f6569fffcf247a15_modified_0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                            1GB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                        0 # Select page eviction policy
-reserve_accessed_page_percent                    0 # Percentage of accessed pages reserved from eviction in hope that they will be accessed in next iteration.
-percentage_of_free_page_buffer                    0 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwith                   16.0GB/s # PCI-e bandwith per direction, in GB/s.
-enable_nvlink                          0 # Enable nvlink 2.0, 150.0GB/s
-enable_rdma                            0 # Enable remote direct memory access
-migrate_threshold                     10 # Access counter threshold for migrating the page from cpu to gpu
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      3 # Select gpgpu-sim hardware prefetcher
-hwprefetch_oversub                     0 # Select gpgpu-sim hardware prefetcher under over-subscription
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
586531ee639d7fe16d2e358ced7cd07f  /home/gpuser/Desktop/gpgpu-sim_UVMSmart/benchmarks/Managed/stencil/main
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/gpuser/Desktop/gpgpu-sim_UVMSmart/benchmarks/Managed/stencil/main
Running md5sum using "md5sum /home/gpuser/Desktop/gpgpu-sim_UVMSmart/benchmarks/Managed/stencil/main "
Parsing file _cuobjdump_complete_output_Mjl9JH
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z24block2D_hybrid_coarsen_xffPfS_iii : hostFun 0x0x401496, fat_cubin_handle = 2
GPGPU-Sim PTX: allocating shared region for "sh_A0" from 0x0 to 0x0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z24block2D_hybrid_coarsen_xffPfS_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z24block2D_hybrid_coarsen_xffPfS_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z24block2D_hybrid_coarsen_xffPfS_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z24block2D_hybrid_coarsen_xffPfS_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z24block2D_hybrid_coarsen_xffPfS_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z24block2D_hybrid_coarsen_xffPfS_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z24block2D_hybrid_coarsen_xffPfS_iii'...
GPGPU-Sim PTX: reconvergence points for _Z24block2D_hybrid_coarsen_xffPfS_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x170 (_2.ptx:82) @!%p13 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x200 (_2.ptx:104) mov.f32 %f64, %f69;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x178 (_2.ptx:83) bra.uni BB0_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x180 (_2.ptx:86) mad.lo.s32 %r33, %r3, %r6, %r1;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x228 (_2.ptx:109) @!%p16 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b0 (_2.ptx:130) mov.f32 %f67, %f68;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x230 (_2.ptx:110) bra.uni BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x238 (_2.ptx:113) mad.lo.s32 %r58, %r3, %r6, %r2;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x2d0 (_2.ptx:134) @%p17 bra BB0_33;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x868 (_2.ptx:370) ret;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x300 (_2.ptx:143) @!%p13 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x348 (_2.ptx:156) @!%p5 bra BB0_19;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x308 (_2.ptx:144) bra.uni BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x310 (_2.ptx:147) add.s32 %r75, %r273, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x348 (_2.ptx:156) @!%p5 bra BB0_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x590 (_2.ptx:251) @!%p16 bra BB0_21;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x350 (_2.ptx:157) bra.uni BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x358 (_2.ptx:160) add.s32 %r89, %r13, -1;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x368 (_2.ptx:162) @%p21 bra BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e8 (_2.ptx:184) setp.eq.s32%p22, %r15, 0;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x370 (_2.ptx:163) bra.uni BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b8 (_2.ptx:176) shl.b32 %r92, %r11, 1;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x3b0 (_2.ptx:173) bra.uni BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e8 (_2.ptx:184) setp.eq.s32%p22, %r15, 0;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x3f0 (_2.ptx:185) @%p22 bra BB0_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x470 (_2.ptx:207) setp.eq.s32%p23, %r12, 0;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x3f8 (_2.ptx:186) bra.uni BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x440 (_2.ptx:199) shl.b32 %r111, %r11, 1;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x438 (_2.ptx:196) bra.uni BB0_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x470 (_2.ptx:207) setp.eq.s32%p23, %r12, 0;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x478 (_2.ptx:208) @%p23 bra BB0_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4f0 (_2.ptx:229) mad.lo.s32 %r149, %r273, %r7, %r3;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x480 (_2.ptx:209) bra.uni BB0_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4c8 (_2.ptx:222) shl.b32 %r129, %r11, 1;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x4c0 (_2.ptx:219) bra.uni BB0_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4f0 (_2.ptx:229) mad.lo.s32 %r149, %r273, %r7, %r3;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x590 (_2.ptx:251) @!%p16 bra BB0_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5d8 (_2.ptx:264) @!%p4 bra BB0_32;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x598 (_2.ptx:252) bra.uni BB0_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5a0 (_2.ptx:255) add.s32 %r168, %r273, 1;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x5d8 (_2.ptx:264) @!%p4 bra BB0_32;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x820 (_2.ptx:359) bar.sync 0;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x5e0 (_2.ptx:265) bra.uni BB0_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5e8 (_2.ptx:268) add.s32 %r183, %r13, -1;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x5f8 (_2.ptx:270) @%p27 bra BB0_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x678 (_2.ptx:292) setp.eq.s32%p28, %r15, 0;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x600 (_2.ptx:271) bra.uni BB0_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x648 (_2.ptx:284) shl.b32 %r186, %r11, 1;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x640 (_2.ptx:281) bra.uni BB0_25;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x678 (_2.ptx:292) setp.eq.s32%p28, %r15, 0;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x680 (_2.ptx:293) @%p28 bra BB0_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x700 (_2.ptx:315) shl.b32 %r228, %r11, 1;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x688 (_2.ptx:294) bra.uni BB0_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6d0 (_2.ptx:307) shl.b32 %r207, %r11, 1;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x6c8 (_2.ptx:304) bra.uni BB0_28;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x700 (_2.ptx:315) shl.b32 %r228, %r11, 1;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x718 (_2.ptx:318) @%p29 bra BB0_30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x788 (_2.ptx:338) mad.lo.s32 %r253, %r273, %r7, %r3;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x720 (_2.ptx:319) bra.uni BB0_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x768 (_2.ptx:332) mad.lo.s32 %r235, %r228, %r15, %r19;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x760 (_2.ptx:329) bra.uni BB0_31;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x788 (_2.ptx:338) mad.lo.s32 %r253, %r273, %r7, %r3;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x860 (_2.ptx:367) @%p30 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x868 (_2.ptx:370) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z24block2D_hybrid_coarsen_xffPfS_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z24block2D_hybrid_coarsen_xffPfS_iii'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _2.ptx
Adding _cuobjdump_1.ptx with cubin handle 2
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_zwgj6Y"
Running: cat _ptx_zwgj6Y | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_i5Exsg
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_i5Exsg --output-file  /dev/null 2> _ptx_zwgj6Yinfo"
GPGPU-Sim PTX: Kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' : regs=20, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_zwgj6Y _ptx2_i5Exsg _ptx_zwgj6Yinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
CUDA accelerated 7 points stencil codes****
Original version by Li-Wen Chang <lchang20@illinois.edu> and I-Jui Sung<sung10@illinois.edu>
This version maintained by Chris Rodrigues  ***********

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: CTA/core = 16, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 1: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 1 
gpu_sim_cycle = 2619712
gpu_sim_insn = 28848876
gpu_ipc =      11.0122
gpu_tot_sim_cycle = 2841862
gpu_tot_sim_insn = 28848876
gpu_tot_ipc =      10.1514
gpu_tot_issued_cta = 64
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 614
partiton_reqs_in_parallel = 57633664
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      20.2802
partiton_reqs_in_parallel_util = 57633664
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 2619712
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 47008
partiton_replys_in_parallel_total    = 0
L2_BW  =       1.7008 GB/Sec
L2_BW_total  =       1.5678 GB/Sec
gpu_total_sim_rate=4812

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 579228
	L1I_total_cache_misses = 2440
	L1I_total_cache_miss_rate = 0.0042
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1792
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.9107
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 160
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 576788
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2440
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1792
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 579228
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
4828, 4669, 4648, 4805, 4827, 4656, 4647, 4814, 
gpgpu_n_tot_thrd_icount = 33319424
gpgpu_n_tot_w_icount = 1041232
gpgpu_n_stall_shd_mem = 13447
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 31384
gpgpu_n_mem_write_global = 15120
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 766208
gpgpu_n_store_insn = 476280
gpgpu_n_shmem_insn = 3155288
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 57344
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 12003
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:23503	W0_Idle:2452158	W0_Scoreboard:141558720	W1:60480	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:408180	W32:572572
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 251072 {8:31384,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2056320 {136:15120,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3542464 {40:7560,136:23824,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 120960 {8:15120,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 48 
maxdqlatency = 0 
maxmflatency = 171210 
averagemflatency = 35289 
max_icnt2mem_latency = 170961 
max_icnt2sh_latency = 2841861 
mrq_lat_table:26510 	6065 	1059 	6965 	4781 	1262 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	22443 	7390 	1 	14 	28 	78 	99 	631 	2110 	9971 	3767 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	24527 	23 	16 	0 	5742 	1 	1 	0 	14 	42 	64 	103 	650 	2101 	9970 	3754 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	24809 	6580 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	252 	2016 	6004 	6848 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1040 	94 	0 	1 	2 	3 	6 	28 	131 	453 	134 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        28        28        18        18        28        30        28        28        32        32        32        32 
dram[1]:        32        32        32        32        28        28        16        16        28        28        28        28        32        32        32        32 
dram[2]:        32        32        32        32        26        26        16        16        26        26        30        30        32        32        32        32 
dram[3]:        32        32        32        32        26        30        16        16        26        26        28        28        32        32        30        32 
dram[4]:        32        32        32        32        24        28        18        18        26        26        28        28        32        32        30        32 
dram[5]:        30        30        32        32        28        28        20        20        24        24        28        28        32        32        30        30 
dram[6]:        30        30        32        32        28        28        18        18        24        24        28        28        32        32        32        32 
dram[7]:        30        30        32        32        28        28        20        20        28        28        30        30        32        32        32        32 
dram[8]:        30        30        32        32        26        26        18        18        28        28        28        28        32        32        32        32 
dram[9]:        32        32        32        32        26        26        18        18        28        28        28        28        32        32        32        32 
dram[10]:        32        32        32        32        26        26        16        16        28        30        28        28        32        32        32        32 
maximum service time to same row:
dram[0]:    325633    325265    350478    350014    291247    291356    336053    335594    418343    417887    307915    307794    363622    363158    321496    321957 
dram[1]:    325633    325277    350598    350132    291237    291228    336047    335589    418330    417764    307906    307781    363625    363160    321481    321947 
dram[2]:    325625    325266    350479    350016    291246    291354    336050    335587    418338    417880    307915    307794    363629    363051    360542    361005 
dram[3]:    325627    325265    350590    350125    291238    291237    336047    335590    418222    417760    307915    307795    363625    363161    321492    360978 
dram[4]:    325636    325270    350476    350012    291245    291354    336046    335584    418338    417870    308016    308027    363516    363047    321608    360996 
dram[5]:    325625    325263    350597    350133    291246    291451    336046    335589    418211    417756    307798    307679    363635    363172    321483    321944 
dram[6]:    325625    325263    350590    350019    291244    291355    336051    335592    418326    417873    308022    308031    363509    363040    321605    322072 
dram[7]:    325628    325262    350590    350122    291244    291354    336049    335586    418215    417762    307786    307679    363633    363169    321484    321946 
dram[8]:    325627    325262    350601    350133    291247    291465    336056    335596    418339    417881    308012    308016    363513    363051    321601    322056 
dram[9]:    325627    325263    350598    350029    291245    291355    336053    335597    418339    417886    307792    307671    363628    363164    321490    321946 
dram[10]:    325631    325263    350590    350127    291245    291237    336045    335584    418323    417860    307905    307800    363627    363163    321489    321946 
average row accesses per activate:
dram[0]:  4.879310  4.862069  4.689655  4.459016  5.681818  5.813953  4.237288  4.464286  4.555555  4.730769  5.148936  5.377778  5.877551  5.760000  5.557693  5.557693 
dram[1]:  4.622951  4.862069  4.433333  4.222222  5.953488  5.953488  3.968254  4.166667  4.555555  4.555555  4.584906  4.418182  6.127660  6.400000  5.666667  6.000000 
dram[2]:  4.645161  4.881356  4.666667  4.360656  5.953488  5.953488  3.906250  3.846154  4.472727  4.641510  4.584906  4.584906  6.127660  6.260870  5.755102  6.000000 
dram[3]:  4.645161  4.645161  4.586207  4.290323  5.688889  5.953488  4.032258  3.846154  4.641510  4.823529  4.418182  4.500000  5.760000  5.877551  5.222222  5.423077 
dram[4]:  4.645161  4.800000  4.433333  4.290323  5.250000  5.250000  4.266667  4.266667  4.641510  4.823529  4.500000  4.500000  5.877551  6.000000  5.442307  5.660000 
dram[5]:  4.147059  4.548387  4.426229  4.426229  6.000000  5.727273  4.491228  4.491228  4.315790  4.169491  4.673077  4.339286  5.877551  6.000000  5.895833  6.152174 
dram[6]:  4.208955  4.476191  4.576271  4.576271  5.727273  5.727273  4.491228  4.491228  4.169491  4.032787  4.584906  4.418182  5.640000  5.320755  5.780000  6.148936 
dram[7]:  4.208955  4.208955  4.285714  4.576271  5.727273  5.361702  4.571429  4.571429  4.101695  4.245614  4.882353  5.081633  5.423077  5.320755  6.020833  6.020833 
dram[8]:  4.272727  4.147059  4.090909  4.576271  5.434783  5.208333  4.740741  4.740741  4.481482  4.481482  4.882353  4.882353  5.640000  5.640000  6.020833  6.020833 
dram[9]:  4.500000  4.430769  4.090909  4.354839  5.434783  5.434783  4.830189  4.830189  4.462963  4.084746  4.882353  5.081633  5.875000  5.875000  5.549020  5.549020 
dram[10]:  4.645161  4.721312  4.426229  4.500000  5.681818  5.813953  4.740741  4.923077  4.303571  4.084746  4.622642  4.803922  5.877551  5.877551  5.339622  5.442307 
average row locality = 46642/9514 = 4.902460
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       190       189       184       184       173       173       173       173       166       166       162       162       192       192       193       193 
dram[1]:       189       189       181       181       176       176       173       173       166       166       163       163       192       192       193       192 
dram[2]:       192       192       181       181       176       176       173       173       166       166       163       163       192       192       189       189 
dram[3]:       192       192       181       181       176       176       173       173       166       166       163       163       192       192       189       189 
dram[4]:       192       192       181       181       174       174       176       176       166       166       163       163       192       192       190       190 
dram[5]:       189       189       183       183       174       174       176       176       166       166       163       163       192       192       190       190 
dram[6]:       189       189       183       183       174       174       176       176       166       166       163       163       189       189       193       193 
dram[7]:       189       189       183       183       174       174       176       176       164       164       166       166       189       189       193       193 
dram[8]:       189       189       183       183       173       173       176       176       164       164       166       166       189       189       193       193 
dram[9]:       192       192       183       183       173       173       176       176       163       163       166       166       189       189       190       190 
dram[10]:       192       192       183       183       173       173       176       176       163       163       164       164       192       192       190       190 
total reads: 31522
bank skew: 193/162 = 1.19
chip skew: 2868/2864 = 1.00
number of total write accesses:
dram[0]:        93        93        88        88        77        77        77        77        80        80        80        80        96        96        96        96 
dram[1]:        93        93        85        85        80        80        77        77        80        80        80        80        96        96        96        96 
dram[2]:        96        96        85        85        80        80        77        77        80        80        80        80        96        96        93        93 
dram[3]:        96        96        85        85        80        80        77        77        80        80        80        80        96        96        93        93 
dram[4]:        96        96        85        85        78        78        80        80        80        80        80        80        96        96        93        93 
dram[5]:        93        93        87        87        78        78        80        80        80        80        80        80        96        96        93        93 
dram[6]:        93        93        87        87        78        78        80        80        80        80        80        80        93        93        96        96 
dram[7]:        93        93        87        87        78        78        80        80        78        78        83        83        93        93        96        96 
dram[8]:        93        93        87        87        77        77        80        80        78        78        83        83        93        93        96        96 
dram[9]:        96        96        87        87        77        77        80        80        78        78        83        83        93        93        93        93 
dram[10]:        96        96        87        87        77        77        80        80        78        78        81        81        96        96        93        93 
total reads: 15120
bank skew: 96/77 = 1.25
chip skew: 1376/1374 = 1.00
average mf latency per bank:
dram[0]:      51344     24540     52781     21255     45449     20885     44946     19369     46990     23263     45007     19167     44211     21119     50887     23439
dram[1]:      48296     22853     49737     22177     47354     20865     47715     19859     50480     24409     45018     18776     45805     21840     48224     22965
dram[2]:      51422     23392     50088     22309     50447     21936     46194     18720     48895     23580     44932     19391     43868     21394     46850     22976
dram[3]:      53349     24038     51187     21983     49755     21408     44778     18557     46171     23102     41336     19219     44590     21765     48011     23119
dram[4]:      52994     24542     48190     20900     47769     22275     44159     18496     49552     23651     42046     19854     48642     22416     48440     23884
dram[5]:      48860     24069     47357     21275     48549     22137     46580     19008     52229     24393     43556     21575     50586     22347     48257     23674
dram[6]:      49943     24813     51357     22850     48550     21298     47018     19230     50017     23512     43046     21263     48500     23234     51803     24063
dram[7]:      48600     24480     52615     22825     45926     20734     45416     19053     49573     24098     45162     20630     47165     22711     54597     24705
dram[8]:      49359     24396     48691     21738     44485     20680     47570     19993     51299     24148     48450     21042     47819     22690     53109     23760
dram[9]:      48806     23852     51492     22559     47718     21965     48610     20000     50572     24286     49087     20018     44406     22336     50305     24169
dram[10]:      50036     23260     55525     22941     47386     21404     48698     19927     46490     23660     44876     18971     42428     21199     51339     24634
maximum mf latency per bank:
dram[0]:     169875    147891    171195    145304    166569    165999    161366    160933    166560    166127    152968    137340    171083    142682    165994    147913
dram[1]:     170110    147905    145735    145290    166570    166119    161361    160930    166558    165992    152971    137490    171209    142553    165992    147894
dram[2]:     170112    147911    145732    145300    166569    166011    161357    160934    166560    166127    152969    137469    171203    142676    165995    147894
dram[3]:     170112    147905    145738    145285    166586    166133    161366    160909    166557    165994    152975    152799    171201    142547    165989    147890
dram[4]:     170119    147911    171084    145287    166598    166139    161358    160943    166557    166108    152966    152912    171210    142665    165996    147765
dram[5]:     170110    147904    171196    145284    166583    166154    161350    160904    166560    166008    160139    159602    171210    142549    165876    147890
dram[6]:     170112    147911    171082    145285    166583    166138    161348    160782    166573    166127    160251    159805    171206    147589    165993    147763
dram[7]:     169874    147893    171197    145305    166579    166139    161349    160916    166573    166130    160136    159573    171084    147704    165872    147915
dram[8]:     170113    147892    171084    145300    166569    166134    161350    160783    166568    166142    160251    159795    171201    165819    165990    147876
dram[9]:     169874    147904    171198    145305    166569    166010    161347    160905    166560    166131    160139    159578    171085    165947    165872    147904
dram[10]:     170112    147900    171082    145303    166569    166134    161348    160786    166558    165989    160252    159796    171202    142685    165991    147905
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents
MSHR: tag=0xc03ed180, atomic=0 1 entries : 0x7fde946f52d0 :  mf: uid=644085, sid26:w04, part=0, addr=0xc03ed180, load , size=128, unknown  status = IN_PARTITION_DRAM (2841861), 

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4864420 n_nop=4845803 n_act=839 n_pre=823 n_req=4239 n_rd=11459 n_write=5496 bw_util=0.006971
n_activity=87576 dram_eff=0.3872
bk0: 760a 4859742i bk1: 756a 4859254i bk2: 736a 4859823i bk3: 735a 4859273i bk4: 692a 4860528i bk5: 692a 4860145i bk6: 692a 4860176i bk7: 692a 4859928i bk8: 664a 4860200i bk9: 664a 4859750i bk10: 648a 4860457i bk11: 648a 4860166i bk12: 768a 4859801i bk13: 768a 4859447i bk14: 772a 4859703i bk15: 772a 4859202i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00877206
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc03edd80, atomic=0 1 entries : 0x7fde946f8350 :  mf: uid=644078, sid00:w06, part=1, addr=0xc03edd80, load , size=128, unknown  status = IN_PARTITION_DRAM (2841861), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4864420 n_nop=4845765 n_act=858 n_pre=842 n_req=4239 n_rd=11459 n_write=5496 bw_util=0.006971
n_activity=88069 dram_eff=0.385
bk0: 756a 4859739i bk1: 756a 4859365i bk2: 724a 4859918i bk3: 723a 4859341i bk4: 704a 4860346i bk5: 704a 4860026i bk6: 692a 4860149i bk7: 692a 4859865i bk8: 664a 4860267i bk9: 664a 4859725i bk10: 652a 4860350i bk11: 652a 4860015i bk12: 768a 4859854i bk13: 768a 4859476i bk14: 772a 4859734i bk15: 768a 4859298i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00886807
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents
MSHR: tag=0xc03ede80, atomic=0 1 entries : 0x7fdea61b5a40 :  mf: uid=644081, sid27:w07, part=2, addr=0xc03ede80, load , size=128, unknown  status = IN_PARTITION_DRAM (2841861), 

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4864420 n_nop=4845771 n_act=857 n_pre=841 n_req=4238 n_rd=11455 n_write=5496 bw_util=0.006969
n_activity=88036 dram_eff=0.3851
bk0: 768a 4859554i bk1: 768a 4859110i bk2: 724a 4859962i bk3: 723a 4859505i bk4: 704a 4860333i bk5: 704a 4860023i bk6: 692a 4860092i bk7: 692a 4859738i bk8: 664a 4860204i bk9: 664a 4859728i bk10: 652a 4860321i bk11: 652a 4859947i bk12: 768a 4859839i bk13: 768a 4859466i bk14: 756a 4859881i bk15: 756a 4859482i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00875685
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents
MSHR: tag=0xc03edf80, atomic=0 1 entries : 0x7fde9d758250 :  mf: uid=644082, sid00:w07, part=3, addr=0xc03edf80, load , size=128, unknown  status = IN_PARTITION_DRAM (2841861), 

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4864420 n_nop=4845731 n_act=877 n_pre=861 n_req=4238 n_rd=11455 n_write=5496 bw_util=0.006969
n_activity=88377 dram_eff=0.3836
bk0: 768a 4859548i bk1: 768a 4858977i bk2: 724a 4859973i bk3: 723a 4859457i bk4: 704a 4860310i bk5: 704a 4860021i bk6: 692a 4860096i bk7: 692a 4859760i bk8: 664a 4860203i bk9: 664a 4859886i bk10: 652a 4860375i bk11: 652a 4859936i bk12: 768a 4859804i bk13: 768a 4859344i bk14: 756a 4859808i bk15: 756a 4859324i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00887362
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4864420 n_nop=4845718 n_act=871 n_pre=855 n_req=4244 n_rd=11472 n_write=5504 bw_util=0.00698
n_activity=88467 dram_eff=0.3838
bk0: 768a 4859560i bk1: 768a 4858999i bk2: 724a 4859947i bk3: 724a 4859469i bk4: 696a 4860300i bk5: 696a 4859938i bk6: 704a 4860028i bk7: 704a 4859594i bk8: 664a 4860253i bk9: 664a 4859792i bk10: 652a 4860302i bk11: 652a 4859957i bk12: 768a 4859831i bk13: 768a 4859320i bk14: 760a 4859876i bk15: 760a 4859322i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0091828
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4864420 n_nop=4845742 n_act=867 n_pre=851 n_req=4240 n_rd=11464 n_write=5496 bw_util=0.006973
n_activity=87841 dram_eff=0.3862
bk0: 756a 4859507i bk1: 756a 4859082i bk2: 732a 4859727i bk3: 732a 4859320i bk4: 696a 4860443i bk5: 696a 4860010i bk6: 704a 4860062i bk7: 704a 4859665i bk8: 664a 4860100i bk9: 664a 4859639i bk10: 652a 4860247i bk11: 652a 4859839i bk12: 768a 4859750i bk13: 768a 4859363i bk14: 760a 4859921i bk15: 760a 4859493i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00918342
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4864420 n_nop=4845720 n_act=878 n_pre=862 n_req=4240 n_rd=11464 n_write=5496 bw_util=0.006973
n_activity=88445 dram_eff=0.3835
bk0: 756a 4859567i bk1: 756a 4859006i bk2: 732a 4859777i bk3: 732a 4859301i bk4: 696a 4860405i bk5: 696a 4860099i bk6: 704a 4860090i bk7: 704a 4859738i bk8: 664a 4860058i bk9: 664a 4859623i bk10: 652a 4860309i bk11: 652a 4859815i bk12: 756a 4859825i bk13: 756a 4859358i bk14: 772a 4859643i bk15: 772a 4859313i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00922022
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4864420 n_nop=4845708 n_act=876 n_pre=860 n_req=4244 n_rd=11472 n_write=5504 bw_util=0.00698
n_activity=88276 dram_eff=0.3846
bk0: 756a 4859554i bk1: 756a 4858966i bk2: 732a 4859635i bk3: 732a 4859273i bk4: 696a 4860428i bk5: 696a 4860075i bk6: 704a 4860145i bk7: 704a 4859734i bk8: 656a 4860156i bk9: 656a 4859745i bk10: 664a 4860267i bk11: 664a 4859845i bk12: 756a 4859860i bk13: 756a 4859324i bk14: 772a 4859783i bk15: 772a 4859190i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00924447
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4864420 n_nop=4845742 n_act=867 n_pre=851 n_req=4240 n_rd=11464 n_write=5496 bw_util=0.006973
n_activity=88140 dram_eff=0.3848
bk0: 756a 4859620i bk1: 756a 4858991i bk2: 732a 4859644i bk3: 732a 4859354i bk4: 692a 4860352i bk5: 692a 4860015i bk6: 704a 4860184i bk7: 704a 4859755i bk8: 656a 4860241i bk9: 656a 4859849i bk10: 664a 4860257i bk11: 664a 4859825i bk12: 756a 4859903i bk13: 756a 4859426i bk14: 772a 4859761i bk15: 772a 4859254i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00902266
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4864420 n_nop=4845752 n_act=866 n_pre=850 n_req=4238 n_rd=11456 n_write=5496 bw_util=0.00697
n_activity=87918 dram_eff=0.3856
bk0: 768a 4859493i bk1: 768a 4858962i bk2: 732a 4859622i bk3: 732a 4859218i bk4: 692a 4860362i bk5: 692a 4860009i bk6: 704a 4860128i bk7: 704a 4859813i bk8: 652a 4860249i bk9: 652a 4859691i bk10: 664a 4860231i bk11: 664a 4859965i bk12: 756a 4859937i bk13: 756a 4859506i bk14: 760a 4859782i bk15: 760a 4859349i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00900128
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc03ed080, atomic=0 1 entries : 0x7fde9ff2aac0 :  mf: uid=644088, sid25:w04, part=10, addr=0xc03ed080, load , size=128, unknown  status = IN_PARTITION_DRAM (2841859), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4864420 n_nop=4845750 n_act=859 n_pre=843 n_req=4242 n_rd=11464 n_write=5504 bw_util=0.006976
n_activity=88029 dram_eff=0.3855
bk0: 768a 4859520i bk1: 768a 4859139i bk2: 732a 4859775i bk3: 732a 4859236i bk4: 692a 4860470i bk5: 692a 4860166i bk6: 704a 4860176i bk7: 704a 4859827i bk8: 652a 4860221i bk9: 652a 4859711i bk10: 656a 4860358i bk11: 656a 4860040i bk12: 768a 4859790i bk13: 768a 4859363i bk14: 760a 4859835i bk15: 760a 4859187i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00894598

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2169, Miss = 1433, Miss_rate = 0.661, Pending_hits = 111, Reservation_fails = 0
L2_cache_bank[1]: Access = 2140, Miss = 1432, Miss_rate = 0.669, Pending_hits = 33, Reservation_fails = 0
L2_cache_bank[2]: Access = 2141, Miss = 1433, Miss_rate = 0.669, Pending_hits = 75, Reservation_fails = 0
L2_cache_bank[3]: Access = 2114, Miss = 1432, Miss_rate = 0.677, Pending_hits = 32, Reservation_fails = 0
L2_cache_bank[4]: Access = 2115, Miss = 1432, Miss_rate = 0.677, Pending_hits = 78, Reservation_fails = 0
L2_cache_bank[5]: Access = 2115, Miss = 1432, Miss_rate = 0.677, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[6]: Access = 2113, Miss = 1432, Miss_rate = 0.678, Pending_hits = 86, Reservation_fails = 0
L2_cache_bank[7]: Access = 2112, Miss = 1432, Miss_rate = 0.678, Pending_hits = 28, Reservation_fails = 0
L2_cache_bank[8]: Access = 2142, Miss = 1434, Miss_rate = 0.669, Pending_hits = 108, Reservation_fails = 0
L2_cache_bank[9]: Access = 2143, Miss = 1434, Miss_rate = 0.669, Pending_hits = 48, Reservation_fails = 0
L2_cache_bank[10]: Access = 2142, Miss = 1433, Miss_rate = 0.669, Pending_hits = 99, Reservation_fails = 0
L2_cache_bank[11]: Access = 2141, Miss = 1433, Miss_rate = 0.669, Pending_hits = 55, Reservation_fails = 0
L2_cache_bank[12]: Access = 2140, Miss = 1433, Miss_rate = 0.670, Pending_hits = 77, Reservation_fails = 0
L2_cache_bank[13]: Access = 2141, Miss = 1433, Miss_rate = 0.669, Pending_hits = 32, Reservation_fails = 0
L2_cache_bank[14]: Access = 2144, Miss = 1434, Miss_rate = 0.669, Pending_hits = 85, Reservation_fails = 0
L2_cache_bank[15]: Access = 2144, Miss = 1434, Miss_rate = 0.669, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[16]: Access = 2142, Miss = 1433, Miss_rate = 0.669, Pending_hits = 80, Reservation_fails = 0
L2_cache_bank[17]: Access = 2141, Miss = 1433, Miss_rate = 0.669, Pending_hits = 37, Reservation_fails = 0
L2_cache_bank[18]: Access = 2140, Miss = 1432, Miss_rate = 0.669, Pending_hits = 78, Reservation_fails = 0
L2_cache_bank[19]: Access = 2141, Miss = 1432, Miss_rate = 0.669, Pending_hits = 38, Reservation_fails = 0
L2_cache_bank[20]: Access = 2144, Miss = 1433, Miss_rate = 0.668, Pending_hits = 85, Reservation_fails = 0
L2_cache_bank[21]: Access = 2144, Miss = 1433, Miss_rate = 0.668, Pending_hits = 34, Reservation_fails = 0
L2_total_cache_accesses = 47008
L2_total_cache_misses = 31522
L2_total_cache_miss_rate = 0.6706
L2_total_cache_pending_hits = 1360
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 13808
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1192
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16384
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15120
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 141
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 31384
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15120
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=151824
icnt_total_pkts_simt_to_mem=107488
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.19841
	minimum = 6
	maximum = 60
Network latency average = 8.747
	minimum = 6
	maximum = 60
Slowest packet = 27
Flit latency average = 7.57002
	minimum = 6
	maximum = 60
Slowest flit = 27
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000358879
	minimum = 0.000284383 (at node 0)
	maximum = 0.000424856 (at node 3)
Accepted packet rate average = 0.000358879
	minimum = 0.000284383 (at node 0)
	maximum = 0.000424856 (at node 3)
Injected flit rate average = 0.00098985
	minimum = 0.000650835 (at node 0)
	maximum = 0.00133774 (at node 28)
Accepted flit rate average= 0.00098985
	minimum = 0.000917658 (at node 0)
	maximum = 0.00136809 (at node 3)
Injected packet length average = 2.75817
Accepted packet length average = 2.75817
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.19841 (1 samples)
	minimum = 6 (1 samples)
	maximum = 60 (1 samples)
Network latency average = 8.747 (1 samples)
	minimum = 6 (1 samples)
	maximum = 60 (1 samples)
Flit latency average = 7.57002 (1 samples)
	minimum = 6 (1 samples)
	maximum = 60 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.000358879 (1 samples)
	minimum = 0.000284383 (1 samples)
	maximum = 0.000424856 (1 samples)
Accepted packet rate average = 0.000358879 (1 samples)
	minimum = 0.000284383 (1 samples)
	maximum = 0.000424856 (1 samples)
Injected flit rate average = 0.00098985 (1 samples)
	minimum = 0.000650835 (1 samples)
	maximum = 0.00133774 (1 samples)
Accepted flit rate average = 0.00098985 (1 samples)
	minimum = 0.000917658 (1 samples)
	maximum = 0.00136809 (1 samples)
Injected packet size average = 2.75817 (1 samples)
Accepted packet size average = 2.75817 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 39 min, 55 sec (5995 sec)
gpgpu_simulation_rate = 4812 (inst/sec)
gpgpu_simulation_rate = 474 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 2: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 2 
gpu_sim_cycle = 65990
gpu_sim_insn = 28848876
gpu_ipc =     437.1704
gpu_tot_sim_cycle = 3130002
gpu_tot_sim_insn = 57697752
gpu_tot_ipc =      18.4338
gpu_tot_issued_cta = 128
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 787
partiton_reqs_in_parallel = 1451780
partiton_reqs_in_parallel_total    = 57633664
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      18.8771
partiton_reqs_in_parallel_util = 1451780
partiton_reqs_in_parallel_util_total    = 57633664
gpu_sim_cycle_parition_util = 65990
gpu_tot_sim_cycle_parition_util    = 2619712
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 47008
L2_BW  =      66.7955 GB/Sec
L2_BW_total  =       2.8318 GB/Sec
gpu_total_sim_rate=9295

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1158456
	L1I_total_cache_misses = 2440
	L1I_total_cache_miss_rate = 0.0021
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 3584
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.4554
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1952
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1156016
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2440
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 3584
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1158456
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
9654, 9313, 9294, 9653, 9653, 9298, 9293, 9625, 
gpgpu_n_tot_thrd_icount = 66638848
gpgpu_n_tot_w_icount = 2082464
gpgpu_n_stall_shd_mem = 13469
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 62768
gpgpu_n_mem_write_global = 30240
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1532416
gpgpu_n_store_insn = 952560
gpgpu_n_shmem_insn = 6310576
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 114688
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 12018
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:50027	W0_Idle:2485035	W0_Scoreboard:143872993	W1:120960	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:816360	W32:1145144
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 502144 {8:62768,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4112640 {136:30240,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7084928 {40:15120,136:47648,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 241920 {8:30240,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 152 
maxdqlatency = 0 
maxmflatency = 171210 
averagemflatency = 17806 
max_icnt2mem_latency = 170961 
max_icnt2sh_latency = 3130001 
mrq_lat_table:53152 	7646 	1900 	14866 	10302 	2431 	76 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	46649 	29396 	5 	18 	104 	162 	159 	695 	2110 	9971 	3767 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	53959 	539 	16 	0 	22006 	1 	1 	4 	38 	98 	152 	159 	714 	2101 	9970 	3754 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	52257 	10470 	69 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	252 	2016 	6004 	21968 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1126 	121 	14 	1 	3 	3 	7 	28 	131 	453 	134 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        28        28        18        18        28        30        28        28        32        32        32        32 
dram[1]:        32        32        32        32        28        28        16        16        28        28        28        28        32        32        32        32 
dram[2]:        32        32        32        32        26        26        16        16        26        26        30        30        32        32        32        32 
dram[3]:        32        32        32        32        26        30        16        16        26        26        28        28        32        32        30        32 
dram[4]:        32        32        32        32        24        28        18        18        26        26        28        28        32        32        30        32 
dram[5]:        30        30        32        32        28        28        20        20        24        24        28        28        32        32        30        30 
dram[6]:        30        30        32        32        28        28        18        18        24        24        28        28        32        32        32        32 
dram[7]:        30        30        32        32        28        28        20        20        28        28        30        30        32        32        32        32 
dram[8]:        30        30        32        32        26        26        18        18        28        28        28        28        32        32        32        32 
dram[9]:        32        32        32        32        26        26        18        18        28        28        28        28        32        32        32        32 
dram[10]:        32        32        32        32        26        26        16        16        28        30        28        28        32        32        32        32 
maximum service time to same row:
dram[0]:    325633    325265    350478    350014    291247    291356    336053    335594    418343    417887    307915    307794    363622    363158    321496    321957 
dram[1]:    325633    325277    350598    350132    291237    291228    336047    335589    418330    417764    307906    307781    363625    363160    321481    321947 
dram[2]:    325625    325266    350479    350016    291246    291354    336050    335587    418338    417880    307915    307794    363629    363051    360542    361005 
dram[3]:    325627    325265    350590    350125    291238    291237    336047    335590    418222    417760    307915    307795    363625    363161    321492    360978 
dram[4]:    325636    325270    350476    350012    291245    291354    336046    335584    418338    417870    308016    308027    363516    363047    321608    360996 
dram[5]:    325625    325263    350597    350133    291246    291451    336046    335589    418211    417756    307798    307679    363635    363172    321483    321944 
dram[6]:    325625    325263    350590    350019    291244    291355    336051    335592    418326    417873    308022    308031    363509    363040    321605    322072 
dram[7]:    325628    325262    350590    350122    291244    291354    336049    335586    418215    417762    307786    307679    363633    363169    321484    321946 
dram[8]:    325627    325262    350601    350133    291247    291465    336056    335596    418339    417881    308012    308016    363513    363051    321601    322056 
dram[9]:    325627    325263    350598    350029    291245    291355    336053    335597    418339    417886    307792    307671    363628    363164    321490    321946 
dram[10]:    325631    325263    350590    350127    291245    291237    336045    335584    418323    417860    307905    307800    363627    363163    321489    321946 
average row accesses per activate:
dram[0]:  2.821429  2.807106  2.500000  2.506912  2.988166  3.005917  2.559783  2.587912  2.700565  2.670391  2.925926  2.827381  2.854839  2.798942  2.962162  3.010989 
dram[1]:  2.746269  2.746269  2.570732  2.533654  3.028902  3.144578  2.573771  2.661017  2.625000  2.591398  2.783626  2.646409  3.051724  2.988701  3.005465  2.946237 
dram[2]:  2.801980  2.897436  2.514286  2.502370  3.076023  2.994318  2.537634  2.500000  2.675978  2.711864  2.758621  2.711864  2.966480  2.869565  2.977654  2.994382 
dram[3]:  2.722488  2.739130  2.563107  2.528846  2.854054  2.916667  2.543011  2.518717  2.691011  2.675978  2.789474  2.731429  2.972067  2.955307  2.928177  2.896175 
dram[4]:  2.716346  2.729469  2.573529  2.476415  2.839779  2.855556  2.598931  2.563158  2.751445  2.694915  2.679775  2.725714  2.875676  2.798942  2.955555  2.994350 
dram[5]:  2.604762  2.655340  2.639024  2.608696  2.948276  2.887006  2.618279  2.549738  2.631868  2.575269  2.801170  2.742857  2.869565  2.768421  2.988764  2.988764 
dram[6]:  2.678049  2.691176  2.561321  2.608696  2.865922  2.827778  2.646739  2.590425  2.603261  2.534392  2.735632  2.683616  2.861111  2.705263  3.016484  2.983696 
dram[7]:  2.560748  2.509174  2.596154  2.639024  3.023669  2.849162  2.681319  2.623656  2.632768  2.662857  2.827586  2.843931  2.925287  2.649485  3.005495  2.962366 
dram[8]:  2.616114  2.614286  2.559242  2.637255  3.047619  2.976608  2.881657  2.798851  2.638418  2.659091  2.905325  2.888235  2.920455  2.813187  3.112994  3.095506 
dram[9]:  2.711539  2.703349  2.525822  2.594203  2.964706  2.982353  2.652174  2.623656  2.653409  2.594445  2.821839  2.758427  2.926136  2.748663  2.923497  3.005618 
dram[10]:  2.605505  2.605505  2.647059  2.621359  3.029762  3.023809  2.618279  2.612903  2.649718  2.614525  2.828402  2.796512  3.034483  2.895028  3.011236  2.988827 
average row locality = 90374/32758 = 2.758837
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       369       369       363       362       340       342       319       319       321       321       319       320       356       354       363       363 
dram[1]:       367       367       352       352       352       350       318       318       325       324       320       323       357       355       366       364 
dram[2]:       376       375       352       352       353       354       319       318       323       324       324       324       356       353       355       355 
dram[3]:       378       376       352       351       355       353       320       319       322       322       321       322       358       355       352       352 
dram[4]:       375       375       351       350       346       346       328       329       319       320       323       322       357       355       354       353 
dram[5]:       363       363       360       359       346       344       328       328       321       321       324       325       355       353       354       354 
dram[6]:       364       364       362       359       346       343       329       329       322       322       321       320       347       346       365       365 
dram[7]:       363       363       360       361       345       344       329       329       314       314       331       331       343       346       363       366 
dram[8]:       367       365       359       357       345       342       329       329       314       314       330       330       346       345       367       367 
dram[9]:       374       375       357       356       340       341       329       329       314       314       330       330       347       346       357       357 
dram[10]:       377       377       358       358       344       343       329       328       315       314       321       324       354       350       357       356 
total reads: 60545
bank skew: 378/314 = 1.20
chip skew: 5513/5496 = 1.00
number of total write accesses:
dram[0]:       184       184       182       182       165       166       152       152       157       157       155       155       175       175       185       185 
dram[1]:       185       185       175       175       172       172       153       153       158       158       156       156       174       174       184       184 
dram[2]:       190       190       176       176       173       173       153       152       156       156       156       156       175       175       178       178 
dram[3]:       191       191       176       175       173       172       153       152       157       157       156       156       174       174       178       178 
dram[4]:       190       190       174       175       168       168       158       158       157       157       154       155       175       174       178       177 
dram[5]:       184       184       181       181       167       167       159       159       158       158       155       155       173       173       178       178 
dram[6]:       185       185       181       181       167       166       158       158       157       157       155       155       168       168       184       184 
dram[7]:       185       184       180       180       166       166       159       159       152       152       161       161       166       168       184       185 
dram[8]:       185       184       181       181       167       167       158       158       153       154       161       161       168       167       184       184 
dram[9]:       190       190       181       181       164       166       159       159       153       153       161       161       168       168       178       178 
dram[10]:       191       191       182       182       165       165       158       158       154       154       157       157       174       174       179       179 
total reads: 29829
bank skew: 191/152 = 1.26
chip skew: 2720/2708 = 1.00
average mf latency per bank:
dram[0]:      26420     12626     26525     10740     22714     10390     23997     10388     24452     12086     23445      9881     24121     11608     26980     12471
dram[1]:      24817     11786     25280     11306     23350     10346     25464     10649     25959     12571     23450      9641     24988     12001     25483     12180
dram[2]:      26311     12035     25401     11351     24756     10768     24608     10066     25367     12199     23171      9931     23936     11779     24934     12267
dram[3]:      27147     12320     25968     11238     24328     10552     23804      9958     24013     11977     21493      9886     24283     11959     25689     12412
dram[4]:      27157     12621     24595     10710     23621     11045     23402      9832     25910     12312     21858     10230     26475     12313     25914     12863
dram[5]:      25335     12519     23814     10750     24051     11044     24624     10100     27122     12641     22534     11038     27736     12345     25814     12704
dram[6]:      25798     12857     25717     11537     24036     10657     24855     10218     26007     12188     22414     10991     26702     12856     27415     12778
dram[7]:      25155     12731     26499     11505     22849     10357     23963     10102     26077     12628     23287     10556     26273     12570     28990     13068
dram[8]:      25359     12642     24539     11021     21929     10270     25146     10618     26874     12601     25005     10785     26380     12608     28000     12573
dram[9]:      25068     12269     26033     11455     23879     10944     25639     10599     26393     12648     25302     10267     24457     12363     26754     12894
dram[10]:      25515     11906     27956     11582     23488     10647     25739     10605     24179     12297     23469      9777     23288     11761     27250     13141
maximum mf latency per bank:
dram[0]:     169875    147891    171195    145304    166569    165999    161366    160933    166560    166127    152968    137340    171083    142682    165994    147913
dram[1]:     170110    147905    145735    145290    166570    166119    161361    160930    166558    165992    152971    137490    171209    142553    165992    147894
dram[2]:     170112    147911    145732    145300    166569    166011    161357    160934    166560    166127    152969    137469    171203    142676    165995    147894
dram[3]:     170112    147905    145738    145285    166586    166133    161366    160909    166557    165994    152975    152799    171201    142547    165989    147890
dram[4]:     170119    147911    171084    145287    166598    166139    161358    160943    166557    166108    152966    152912    171210    142665    165996    147765
dram[5]:     170110    147904    171196    145284    166583    166154    161350    160904    166560    166008    160139    159602    171210    142549    165876    147890
dram[6]:     170112    147911    171082    145285    166583    166138    161348    160782    166573    166127    160251    159805    171206    147589    165993    147763
dram[7]:     169874    147893    171197    145305    166579    166139    161349    160916    166573    166130    160136    159573    171084    147704    165872    147915
dram[8]:     170113    147892    171084    145300    166569    166134    161350    160783    166568    166142    160251    159795    171201    165819    165990    147876
dram[9]:     169874    147904    171198    145305    166569    166010    161347    160905    166560    166131    160139    159578    171085    165947    165872    147904
dram[10]:     170112    147900    171082    145303    166569    166134    161348    160786    166558    165989    160252    159796    171202    142685    165991    147905
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4986952 n_nop=4948202 n_act=2961 n_pre=2945 n_req=8211 n_rd=22000 n_write=10844 bw_util=0.01317
n_activity=163203 dram_eff=0.4025
bk0: 1476a 4974572i bk1: 1476a 4973960i bk2: 1452a 4974083i bk3: 1448a 4973604i bk4: 1360a 4976067i bk5: 1368a 4975620i bk6: 1276a 4976075i bk7: 1276a 4975848i bk8: 1284a 4976038i bk9: 1284a 4975419i bk10: 1276a 4976456i bk11: 1280a 4976112i bk12: 1424a 4974978i bk13: 1416a 4974667i bk14: 1452a 4974840i bk15: 1452a 4974197i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0180327
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4986952 n_nop=4948160 n_act=2956 n_pre=2940 n_req=8224 n_rd=22040 n_write=10856 bw_util=0.01319
n_activity=164544 dram_eff=0.3998
bk0: 1468a 4974319i bk1: 1468a 4973830i bk2: 1408a 4974640i bk3: 1408a 4974121i bk4: 1408a 4975308i bk5: 1400a 4975181i bk6: 1272a 4976117i bk7: 1272a 4975853i bk8: 1300a 4975769i bk9: 1296a 4975101i bk10: 1280a 4976267i bk11: 1292a 4976049i bk12: 1428a 4975343i bk13: 1420a 4974955i bk14: 1464a 4974716i bk15: 1456a 4973953i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0183124
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4986952 n_nop=4948132 n_act=2966 n_pre=2950 n_req=8226 n_rd=22052 n_write=10852 bw_util=0.0132
n_activity=165160 dram_eff=0.3984
bk0: 1504a 4974194i bk1: 1500a 4973853i bk2: 1408a 4974629i bk3: 1408a 4974397i bk4: 1412a 4975381i bk5: 1416a 4975018i bk6: 1276a 4975869i bk7: 1272a 4975839i bk8: 1292a 4975941i bk9: 1296a 4975613i bk10: 1296a 4976260i bk11: 1296a 4975941i bk12: 1424a 4975289i bk13: 1412a 4974880i bk14: 1420a 4975074i bk15: 1420a 4975066i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0179424
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4986952 n_nop=4948098 n_act=2993 n_pre=2977 n_req=8221 n_rd=22032 n_write=10852 bw_util=0.01319
n_activity=164620 dram_eff=0.3995
bk0: 1512a 4973759i bk1: 1504a 4973497i bk2: 1408a 4974646i bk3: 1404a 4974122i bk4: 1420a 4974978i bk5: 1412a 4974921i bk6: 1280a 4975746i bk7: 1276a 4975286i bk8: 1288a 4975630i bk9: 1288a 4975653i bk10: 1284a 4976370i bk11: 1288a 4975913i bk12: 1432a 4975161i bk13: 1420a 4974914i bk14: 1408a 4975566i bk15: 1408a 4975040i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0184576
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ea680, atomic=0 1 entries : 0x7fde8501ab40 :  mf: uid=1286318, sid21:w07, part=4, addr=0xc01ea680, load , size=128, unknown  status = IN_PARTITION_DRAM (3130001), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4986952 n_nop=4948119 n_act=3003 n_pre=2987 n_req=8211 n_rd=22011 n_write=10832 bw_util=0.01317
n_activity=165546 dram_eff=0.3968
bk0: 1500a 4974164i bk1: 1500a 4973602i bk2: 1404a 4974876i bk3: 1400a 4974304i bk4: 1384a 4975561i bk5: 1383a 4975433i bk6: 1312a 4975507i bk7: 1316a 4975324i bk8: 1276a 4976204i bk9: 1280a 4975350i bk10: 1292a 4976105i bk11: 1288a 4975837i bk12: 1428a 4975379i bk13: 1420a 4974812i bk14: 1416a 4975419i bk15: 1412a 4974955i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0182631
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4986952 n_nop=4948136 n_act=3000 n_pre=2984 n_req=8208 n_rd=21992 n_write=10840 bw_util=0.01317
n_activity=164212 dram_eff=0.3999
bk0: 1452a 4974170i bk1: 1452a 4973924i bk2: 1440a 4974173i bk3: 1436a 4974089i bk4: 1384a 4975452i bk5: 1376a 4975317i bk6: 1312a 4975710i bk7: 1312a 4975318i bk8: 1284a 4975906i bk9: 1284a 4975700i bk10: 1296a 4976145i bk11: 1300a 4975632i bk12: 1420a 4975369i bk13: 1412a 4974802i bk14: 1416a 4975679i bk15: 1416a 4974985i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0182801
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4986952 n_nop=4948078 n_act=3019 n_pre=3003 n_req=8213 n_rd=22016 n_write=10836 bw_util=0.01318
n_activity=165550 dram_eff=0.3969
bk0: 1456a 4974436i bk1: 1456a 4973988i bk2: 1448a 4974229i bk3: 1436a 4974089i bk4: 1384a 4975601i bk5: 1372a 4975465i bk6: 1316a 4975723i bk7: 1316a 4975179i bk8: 1288a 4976134i bk9: 1288a 4975133i bk10: 1284a 4975934i bk11: 1280a 4975968i bk12: 1388a 4975368i bk13: 1384a 4975159i bk14: 1460a 4975206i bk15: 1460a 4974594i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0183168
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4986952 n_nop=4948136 n_act=2996 n_pre=2980 n_req=8210 n_rd=22008 n_write=10832 bw_util=0.01317
n_activity=165271 dram_eff=0.3974
bk0: 1452a 4974190i bk1: 1452a 4974039i bk2: 1440a 4974395i bk3: 1444a 4973949i bk4: 1380a 4976061i bk5: 1376a 4975484i bk6: 1316a 4976120i bk7: 1316a 4975534i bk8: 1256a 4976387i bk9: 1256a 4976140i bk10: 1324a 4976138i bk11: 1324a 4975712i bk12: 1372a 4976024i bk13: 1384a 4974791i bk14: 1452a 4974945i bk15: 1464a 4974482i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0182992
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents
MSHR: tag=0xc01eaa80, atomic=0 1 entries : 0x7fde84d51df0 :  mf: uid=1286317, sid23:w05, part=8, addr=0xc01eaa80, load , size=128, unknown  status = IN_PARTITION_DRAM (3130000), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4986952 n_nop=4948246 n_act=2923 n_pre=2907 n_req=8219 n_rd=22024 n_write=10852 bw_util=0.01318
n_activity=164001 dram_eff=0.4009
bk0: 1468a 4974480i bk1: 1460a 4974087i bk2: 1436a 4974008i bk3: 1428a 4974123i bk4: 1380a 4975938i bk5: 1368a 4975431i bk6: 1316a 4975768i bk7: 1316a 4975536i bk8: 1256a 4976102i bk9: 1256a 4975690i bk10: 1320a 4975634i bk11: 1320a 4975510i bk12: 1384a 4975678i bk13: 1380a 4975445i bk14: 1468a 4974738i bk15: 1468a 4974486i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0182492
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc01ea080, atomic=0 1 entries : 0x7fde8402bd60 :  mf: uid=1286320, sid21:w04, part=9, addr=0xc01ea080, load , size=128, unknown  status = IN_PARTITION_DRAM (3129997), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4986952 n_nop=4948186 n_act=2979 n_pre=2963 n_req=8206 n_rd=21984 n_write=10840 bw_util=0.01316
n_activity=163683 dram_eff=0.4011
bk0: 1496a 4974417i bk1: 1500a 4973828i bk2: 1428a 4974312i bk3: 1424a 4973840i bk4: 1360a 4975940i bk5: 1364a 4975389i bk6: 1316a 4975774i bk7: 1316a 4975602i bk8: 1256a 4976297i bk9: 1256a 4975784i bk10: 1320a 4975926i bk11: 1320a 4975721i bk12: 1388a 4975646i bk13: 1384a 4975172i bk14: 1428a 4975018i bk15: 1428a 4974897i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0181243
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eac80, atomic=0 1 entries : 0x7fde85887680 :  mf: uid=1286321, sid23:w06, part=10, addr=0xc01eac80, load , size=128, unknown  status = IN_PARTITION_DRAM (3129999), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4986952 n_nop=4948142 n_act=2963 n_pre=2947 n_req=8225 n_rd=22020 n_write=10880 bw_util=0.01319
n_activity=163658 dram_eff=0.4021
bk0: 1508a 4973855i bk1: 1508a 4973298i bk2: 1432a 4974313i bk3: 1432a 4973988i bk4: 1376a 4976179i bk5: 1372a 4975497i bk6: 1316a 4975724i bk7: 1312a 4975511i bk8: 1260a 4976217i bk9: 1256a 4975572i bk10: 1284a 4976181i bk11: 1296a 4976078i bk12: 1416a 4975567i bk13: 1400a 4975087i bk14: 1428a 4974983i bk15: 1424a 4974334i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0185267

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4282, Miss = 2750, Miss_rate = 0.642, Pending_hits = 127, Reservation_fails = 0
L2_cache_bank[1]: Access = 4252, Miss = 2750, Miss_rate = 0.647, Pending_hits = 182, Reservation_fails = 0
L2_cache_bank[2]: Access = 4254, Miss = 2757, Miss_rate = 0.648, Pending_hits = 93, Reservation_fails = 0
L2_cache_bank[3]: Access = 4228, Miss = 2753, Miss_rate = 0.651, Pending_hits = 184, Reservation_fails = 0
L2_cache_bank[4]: Access = 4230, Miss = 2758, Miss_rate = 0.652, Pending_hits = 95, Reservation_fails = 0
L2_cache_bank[5]: Access = 4229, Miss = 2755, Miss_rate = 0.651, Pending_hits = 180, Reservation_fails = 0
L2_cache_bank[6]: Access = 4225, Miss = 2758, Miss_rate = 0.653, Pending_hits = 105, Reservation_fails = 0
L2_cache_bank[7]: Access = 4225, Miss = 2750, Miss_rate = 0.651, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[8]: Access = 4257, Miss = 2753, Miss_rate = 0.647, Pending_hits = 125, Reservation_fails = 0
L2_cache_bank[9]: Access = 4258, Miss = 2750, Miss_rate = 0.646, Pending_hits = 199, Reservation_fails = 0
L2_cache_bank[10]: Access = 4256, Miss = 2751, Miss_rate = 0.646, Pending_hits = 116, Reservation_fails = 0
L2_cache_bank[11]: Access = 4254, Miss = 2747, Miss_rate = 0.646, Pending_hits = 206, Reservation_fails = 0
L2_cache_bank[12]: Access = 4252, Miss = 2756, Miss_rate = 0.648, Pending_hits = 95, Reservation_fails = 0
L2_cache_bank[13]: Access = 4254, Miss = 2748, Miss_rate = 0.646, Pending_hits = 187, Reservation_fails = 0
L2_cache_bank[14]: Access = 4260, Miss = 2748, Miss_rate = 0.645, Pending_hits = 102, Reservation_fails = 0
L2_cache_bank[15]: Access = 4260, Miss = 2754, Miss_rate = 0.646, Pending_hits = 181, Reservation_fails = 0
L2_cache_bank[16]: Access = 4255, Miss = 2757, Miss_rate = 0.648, Pending_hits = 96, Reservation_fails = 0
L2_cache_bank[17]: Access = 4253, Miss = 2749, Miss_rate = 0.646, Pending_hits = 189, Reservation_fails = 0
L2_cache_bank[18]: Access = 4253, Miss = 2748, Miss_rate = 0.646, Pending_hits = 97, Reservation_fails = 0
L2_cache_bank[19]: Access = 4255, Miss = 2748, Miss_rate = 0.646, Pending_hits = 187, Reservation_fails = 0
L2_cache_bank[20]: Access = 4260, Miss = 2755, Miss_rate = 0.647, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[21]: Access = 4260, Miss = 2750, Miss_rate = 0.646, Pending_hits = 184, Reservation_fails = 0
L2_total_cache_accesses = 93512
L2_total_cache_misses = 60545
L2_total_cache_miss_rate = 0.6475
L2_total_cache_pending_hits = 3210
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 28821
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3042
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 30905
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 618
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 29622
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 141
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 62768
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 30240
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=301184
icnt_total_pkts_simt_to_mem=214472
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.39668
	minimum = 6
	maximum = 41
Network latency average = 8.27369
	minimum = 6
	maximum = 38
Slowest packet = 94547
Flit latency average = 6.65139
	minimum = 6
	maximum = 34
Slowest flit = 260559
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0140944
	minimum = 0.0111533 (at node 0)
	maximum = 0.0167299 (at node 11)
Accepted packet rate average = 0.0140944
	minimum = 0.0111533 (at node 0)
	maximum = 0.0167299 (at node 11)
Injected flit rate average = 0.0388462
	minimum = 0.0257011 (at node 0)
	maximum = 0.051493 (at node 42)
Accepted flit rate average= 0.0388462
	minimum = 0.0357633 (at node 0)
	maximum = 0.0536449 (at node 11)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.79754 (2 samples)
	minimum = 6 (2 samples)
	maximum = 50.5 (2 samples)
Network latency average = 8.51034 (2 samples)
	minimum = 6 (2 samples)
	maximum = 49 (2 samples)
Flit latency average = 7.1107 (2 samples)
	minimum = 6 (2 samples)
	maximum = 47 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.00722662 (2 samples)
	minimum = 0.00571884 (2 samples)
	maximum = 0.0085774 (2 samples)
Accepted packet rate average = 0.00722662 (2 samples)
	minimum = 0.00571884 (2 samples)
	maximum = 0.0085774 (2 samples)
Injected flit rate average = 0.019918 (2 samples)
	minimum = 0.0131759 (2 samples)
	maximum = 0.0264154 (2 samples)
Accepted flit rate average = 0.019918 (2 samples)
	minimum = 0.0183405 (2 samples)
	maximum = 0.0275065 (2 samples)
Injected packet size average = 2.7562 (2 samples)
Accepted packet size average = 2.7562 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 43 min, 27 sec (6207 sec)
gpgpu_simulation_rate = 9295 (inst/sec)
gpgpu_simulation_rate = 504 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 3: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 3 
gpu_sim_cycle = 41463
gpu_sim_insn = 28848876
gpu_ipc =     695.7740
gpu_tot_sim_cycle = 3393615
gpu_tot_sim_insn = 86546628
gpu_tot_ipc =      25.5028
gpu_tot_issued_cta = 192
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 1112
partiton_reqs_in_parallel = 912186
partiton_reqs_in_parallel_total    = 59085444
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      17.6796
partiton_reqs_in_parallel_util = 912186
partiton_reqs_in_parallel_util_total    = 59085444
gpu_sim_cycle_parition_util = 41463
gpu_tot_sim_cycle_parition_util    = 2685702
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 93512
L2_BW  =     106.3077 GB/Sec
L2_BW_total  =       3.9107 GB/Sec
gpu_total_sim_rate=13567

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1737684
	L1I_total_cache_misses = 2440
	L1I_total_cache_miss_rate = 0.0014
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 5376
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.3036
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3744
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1735244
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2440
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 5376
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1737684
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
14481, 13953, 13941, 14467, 14480, 13947, 13940, 14431, 
gpgpu_n_tot_thrd_icount = 99958272
gpgpu_n_tot_w_icount = 3123696
gpgpu_n_stall_shd_mem = 13556
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 94152
gpgpu_n_mem_write_global = 45360
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2298624
gpgpu_n_store_insn = 1428840
gpgpu_n_shmem_insn = 9465864
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 172032
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 34
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 12078
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:80012	W0_Idle:2500679	W0_Scoreboard:145129831	W1:181440	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:1224540	W32:1717716
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 753216 {8:94152,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6168960 {136:45360,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 10627392 {40:22680,136:71472,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 362880 {8:45360,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 347 
maxdqlatency = 0 
maxmflatency = 171210 
averagemflatency = 11951 
max_icnt2mem_latency = 170961 
max_icnt2sh_latency = 3393614 
mrq_lat_table:76908 	12277 	4232 	18999 	14820 	4991 	565 	224 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	74571 	47897 	86 	18 	104 	162 	159 	695 	2110 	9971 	3767 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	82244 	1286 	16 	0 	39478 	1 	1 	4 	38 	98 	152 	159 	714 	2101 	9970 	3754 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	78829 	15205 	146 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	252 	2016 	6004 	37088 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1193 	136 	14 	1 	3 	3 	7 	28 	131 	453 	134 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        30        30        28        28        28        30        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        28        28        28        28        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        28        28        28        28        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        26        26        30        30        30        30        32        32        30        32 
dram[4]:        32        32        32        32        32        32        26        26        30        30        28        28        32        32        30        32 
dram[5]:        30        30        32        32        32        32        26        26        30        30        30        28        32        32        30        30 
dram[6]:        30        30        32        32        32        32        26        26        30        30        30        30        32        32        32        32 
dram[7]:        30        30        32        32        28        28        26        26        28        28        32        32        32        32        32        32 
dram[8]:        30        30        32        32        30        30        26        24        28        28        32        32        32        32        32        32 
dram[9]:        32        32        32        32        30        30        26        26        28        30        32        32        32        32        32        32 
dram[10]:        32        32        32        32        30        30        26        26        28        30        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    325633    325265    350478    350014    291247    291356    336053    335594    418343    417887    307915    307794    363622    363158    321496    321957 
dram[1]:    325633    325277    350598    350132    291237    291228    336047    335589    418330    417764    307906    307781    363625    363160    321481    321947 
dram[2]:    325625    325266    350479    350016    291246    291354    336050    335587    418338    417880    307915    307794    363629    363051    360542    361005 
dram[3]:    325627    325265    350590    350125    291238    291237    336047    335590    418222    417760    307915    307795    363625    363161    321492    360978 
dram[4]:    325636    325270    350476    350012    291245    291354    336046    335584    418338    417870    308016    308027    363516    363047    321608    360996 
dram[5]:    325625    325263    350597    350133    291246    291451    336046    335589    418211    417756    307798    307679    363635    363172    321483    321944 
dram[6]:    325625    325263    350590    350019    291244    291355    336051    335592    418326    417873    308022    308031    363509    363040    321605    322072 
dram[7]:    325628    325262    350590    350122    291244    291354    336049    335586    418215    417762    307786    307679    363633    363169    321484    321946 
dram[8]:    325627    325262    350601    350133    291247    291465    336056    335596    418339    417881    308012    308016    363513    363051    321601    322056 
dram[9]:    325627    325263    350598    350029    291245    291355    336053    335597    418339    417886    307792    307671    363628    363164    321490    321946 
dram[10]:    325631    325263    350590    350127    291245    291237    336045    335584    418323    417860    307905    307800    363627    363163    321489    321946 
average row accesses per activate:
dram[0]:  3.630631  3.456897  3.181452  3.168675  3.886598  3.921875  3.364078  3.359223  3.423645  3.397059  3.856354  3.762162  3.822967  3.668203  3.951691  3.966019 
dram[1]:  3.572687  3.559471  3.273504  3.188285  4.041667  4.155914  3.298077  3.357843  3.339713  3.247663  3.698413  3.571429  3.931707  3.846154  3.813953  3.735160 
dram[2]:  3.613044  3.659292  3.184100  3.119342  4.052083  3.949239  3.328502  3.215962  3.388350  3.378641  3.689474  3.651042  3.902439  3.706977  3.892683  3.887805 
dram[3]:  3.540426  3.514894  3.251064  3.216102  3.866337  3.904523  3.220657  3.186047  3.455882  3.396135  3.732620  3.702128  3.861244  3.765258  3.735849  3.713615 
dram[4]:  3.476987  3.485232  3.237288  3.102041  3.848485  3.868020  3.361905  3.294393  3.535353  3.482587  3.505050  3.614583  3.804762  3.597285  3.777251  3.776191 
dram[5]:  3.423729  3.459228  3.329060  3.302128  3.953368  3.882653  3.349282  3.216590  3.396135  3.306604  3.689474  3.608248  3.747663  3.594594  3.781991  3.800000 
dram[6]:  3.431624  3.486957  3.277311  3.275424  3.843434  3.761194  3.366667  3.265116  3.295775  3.205479  3.673684  3.589744  3.827586  3.522727  3.877358  3.872642 
dram[7]:  3.350000  3.243902  3.254167  3.273109  3.942708  3.790000  3.482759  3.366667  3.330097  3.369458  3.770833  3.785340  3.822660  3.468750  3.800000  3.774194 
dram[8]:  3.336100  3.333333  3.357447  3.417391  4.114754  4.016129  3.649485  3.500000  3.315534  3.338235  3.849462  3.793651  3.919598  3.716346  3.971014  3.942308 
dram[9]:  3.483051  3.435146  3.212245  3.280335  3.870466  3.947090  3.470588  3.382775  3.330097  3.288461  3.735751  3.671795  3.813725  3.552511  3.787736  3.855769 
dram[10]:  3.311741  3.233202  3.466960  3.398268  3.968421  3.880829  3.376190  3.350711  3.379310  3.341463  3.794595  3.764706  4.081633  3.802885  3.893204  3.846154 
average row locality = 133023/37260 = 3.570129
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       534       529       523       523       509       508       470       469       463       461       467       466       532       527       540       539 
dram[1]:       537       534       509       505       522       519       464       463       467       464       468       470       537       530       542       540 
dram[2]:       548       544       506       503       524       523       467       463       467       465       471       471       533       528       528       527 
dram[3]:       549       543       508       504       528       524       465       464       471       469       468       467       538       532       523       522 
dram[4]:       548       544       508       504       516       516       476       475       466       466       466       465       533       527       526       523 
dram[5]:       534       532       516       513       516       514       472       470       469       467       471       470       535       530       527       527 
dram[6]:       530       529       519       512       516       511       477       474       468       468       469       469       520       517       542       541 
dram[7]:       531       526       519       517       512       513       477       477       458       456       484       483       518       518       538       540 
dram[8]:       531       528       524       521       511       505       478       477       456       454       479       479       522       515       543       541 
dram[9]:       541       539       522       519       506       505       478       477       458       456       482       479       520       519       532       531 
dram[10]:       538       537       522       520       511       506       479       477       458       457       470       472       532       522       531       529 
total reads: 88714
bank skew: 549/454 = 1.21
chip skew: 8075/8059 = 1.00
number of total write accesses:
dram[0]:       272       273       266       266       245       245       223       223       232       232       231       230       267       269       278       278 
dram[1]:       274       274       257       257       254       254       222       222       231       231       231       230       269       270       278       278 
dram[2]:       283       283       255       255       254       255       222       222       231       231       230       230       267       269       270       270 
dram[3]:       283       283       256       255       253       253       221       221       234       234       230       229       269       270       269       269 
dram[4]:       283       282       256       256       246       246       230       230       234       234       228       229       266       268       271       270 
dram[5]:       274       274       263       263       247       247       228       228       234       234       230       230       267       268       271       271 
dram[6]:       273       273       261       261       245       245       230       228       234       234       229       231       257       258       280       280 
dram[7]:       273       272       262       262       245       245       230       230       228       228       240       240       258       259       279       279 
dram[8]:       273       272       265       265       242       242       230       230       227       227       237       238       258       258       279       279 
dram[9]:       281       282       265       265       241       241       230       230       228       228       239       237       258       259       271       271 
dram[10]:       280       281       265       265       243       243       230       230       228       228       232       232       268       269       271       271 
total reads: 44309
bank skew: 283/221 = 1.28
chip skew: 4036/4019 = 1.00
average mf latency per bank:
dram[0]:      18225      8779     18420      7478     15312      7085     16411      7146     16915      8411     16018      6817     16131      7789     18175      8440
dram[1]:      16989      8126     17491      7894     15866      7061     17584      7399     18061      8792     16066      6671     16562      8010     17192      8235
dram[2]:      18018      8295     17722      7981     16835      7369     16958      6982     17506      8487     15963      6874     15988      7878     16754      8279
dram[3]:      18663      8531     18046      7863     16545      7205     16514      6924     16413      8235     14784      6863     16108      7962     17291      8393
dram[4]:      18562      8707     17000      7474     16032      7526     16211      6867     17717      8463     15120      7105     17729      8267     17398      8672
dram[5]:      17250      8570     16637      7555     16269      7491     17233      7122     18578      8713     15494      7641     18360      8212     17309      8545
dram[6]:      17735      8874     18001      8134     16302      7251     17223      7164     17843      8391     15382      7533     17799      8601     18410      8619
dram[7]:      17243      8800     18420      8065     15523      7044     16641      7049     17812      8679     15921      7256     17334      8391     19509      8866
dram[8]:      17508      8749     16893      7619     15009      7073     17398      7390     18473      8734     17244      7459     17485      8426     18868      8523
dram[9]:      17297      8516     17895      7920     16210      7514     17773      7392     18065      8710     17327      7114     16291      8244     17925      8676
dram[10]:      17813      8339     19281      8042     15955      7296     17781      7366     16628      8476     16077      6754     15471      7866     18311      8864
maximum mf latency per bank:
dram[0]:     169875    147891    171195    145304    166569    165999    161366    160933    166560    166127    152968    137340    171083    142682    165994    147913
dram[1]:     170110    147905    145735    145290    166570    166119    161361    160930    166558    165992    152971    137490    171209    142553    165992    147894
dram[2]:     170112    147911    145732    145300    166569    166011    161357    160934    166560    166127    152969    137469    171203    142676    165995    147894
dram[3]:     170112    147905    145738    145285    166586    166133    161366    160909    166557    165994    152975    152799    171201    142547    165989    147890
dram[4]:     170119    147911    171084    145287    166598    166139    161358    160943    166557    166108    152966    152912    171210    142665    165996    147765
dram[5]:     170110    147904    171196    145284    166583    166154    161350    160904    166560    166008    160139    159602    171210    142549    165876    147890
dram[6]:     170112    147911    171082    145285    166583    166138    161348    160782    166573    166127    160251    159805    171206    147589    165993    147763
dram[7]:     169874    147893    171197    145305    166579    166139    161349    160916    166573    166130    160136    159573    171084    147704    165872    147915
dram[8]:     170113    147892    171084    145300    166569    166134    161350    160783    166568    166142    160251    159795    171201    165819    165990    147876
dram[9]:     169874    147904    171198    145305    166569    166010    161347    160905    166560    166131    160139    159578    171085    165947    165872    147904
dram[10]:     170112    147900    171082    145303    166569    166134    161348    160786    166558    165989    160252    159796    171202    142685    165991    147905
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5063941 n_nop=5008873 n_act=3362 n_pre=3346 n_req=12090 n_rd=32240 n_write=16120 bw_util=0.0191
n_activity=218268 dram_eff=0.4431
bk0: 2136a 5046179i bk1: 2116a 5045381i bk2: 2092a 5045381i bk3: 2092a 5045418i bk4: 2036a 5047749i bk5: 2032a 5047432i bk6: 1880a 5047831i bk7: 1876a 5048082i bk8: 1852a 5048184i bk9: 1844a 5047451i bk10: 1868a 5048616i bk11: 1864a 5048326i bk12: 2128a 5045770i bk13: 2108a 5045587i bk14: 2160a 5045398i bk15: 2156a 5045788i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0306621
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc03ee880, atomic=0 1 entries : 0x7fde864c15b0 :  mf: uid=1928325, sid19:w08, part=1, addr=0xc03ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (3393614), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5063941 n_nop=5008803 n_act=3372 n_pre=3356 n_req=12103 n_rd=32282 n_write=16128 bw_util=0.01912
n_activity=219231 dram_eff=0.4416
bk0: 2148a 5045411i bk1: 2136a 5045269i bk2: 2036a 5046160i bk3: 2018a 5045864i bk4: 2088a 5046704i bk5: 2076a 5046952i bk6: 1856a 5048427i bk7: 1852a 5047835i bk8: 1868a 5047776i bk9: 1856a 5047209i bk10: 1872a 5048423i bk11: 1880a 5048275i bk12: 2148a 5046050i bk13: 2120a 5045858i bk14: 2168a 5045194i bk15: 2160a 5044953i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0302075
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5063941 n_nop=5008835 n_act=3371 n_pre=3355 n_req=12095 n_rd=32272 n_write=16108 bw_util=0.01911
n_activity=219936 dram_eff=0.4399
bk0: 2192a 5045390i bk1: 2176a 5044971i bk2: 2024a 5046009i bk3: 2012a 5046475i bk4: 2096a 5046880i bk5: 2092a 5046885i bk6: 1868a 5048358i bk7: 1852a 5047742i bk8: 1868a 5048275i bk9: 1860a 5047318i bk10: 1884a 5048617i bk11: 1884a 5047862i bk12: 2132a 5045934i bk13: 2112a 5045826i bk14: 2112a 5046144i bk15: 2108a 5046199i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.0296042
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5063941 n_nop=5008735 n_act=3403 n_pre=3387 n_req=12104 n_rd=32300 n_write=16116 bw_util=0.01912
n_activity=219337 dram_eff=0.4415
bk0: 2196a 5044794i bk1: 2172a 5044931i bk2: 2032a 5046227i bk3: 2016a 5045547i bk4: 2112a 5046843i bk5: 2096a 5046746i bk6: 1860a 5047665i bk7: 1856a 5047608i bk8: 1884a 5047640i bk9: 1876a 5047271i bk10: 1872a 5048853i bk11: 1868a 5048202i bk12: 2152a 5045975i bk13: 2128a 5046071i bk14: 2092a 5046364i bk15: 2088a 5046128i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.0305855
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5063941 n_nop=5008771 n_act=3417 n_pre=3401 n_req=12088 n_rd=32236 n_write=16116 bw_util=0.0191
n_activity=220287 dram_eff=0.439
bk0: 2192a 5045049i bk1: 2176a 5044751i bk2: 2032a 5046531i bk3: 2016a 5046105i bk4: 2064a 5047543i bk5: 2064a 5047598i bk6: 1904a 5047869i bk7: 1900a 5047540i bk8: 1864a 5048516i bk9: 1864a 5047428i bk10: 1864a 5048374i bk11: 1860a 5048395i bk12: 2132a 5046343i bk13: 2108a 5046043i bk14: 2104a 5046511i bk15: 2092a 5046154i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.0301532
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5063941 n_nop=5008763 n_act=3413 n_pre=3397 n_req=12092 n_rd=32252 n_write=16116 bw_util=0.0191
n_activity=219327 dram_eff=0.4411
bk0: 2136a 5045103i bk1: 2128a 5045195i bk2: 2064a 5046142i bk3: 2052a 5045972i bk4: 2064a 5047406i bk5: 2056a 5047039i bk6: 1888a 5047711i bk7: 1880a 5047637i bk8: 1876a 5047918i bk9: 1868a 5047430i bk10: 1884a 5048537i bk11: 1880a 5048206i bk12: 2140a 5046252i bk13: 2120a 5045621i bk14: 2108a 5046322i bk15: 2108a 5046274i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.0305539
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5063941 n_nop=5008781 n_act=3426 n_pre=3410 n_req=12081 n_rd=32248 n_write=16076 bw_util=0.01909
n_activity=220270 dram_eff=0.4388
bk0: 2120a 5045455i bk1: 2116a 5045692i bk2: 2076a 5046007i bk3: 2048a 5045892i bk4: 2064a 5047210i bk5: 2044a 5047492i bk6: 1908a 5047633i bk7: 1896a 5047380i bk8: 1872a 5047910i bk9: 1872a 5047146i bk10: 1876a 5048075i bk11: 1876a 5048217i bk12: 2080a 5046677i bk13: 2068a 5046799i bk14: 2168a 5045839i bk15: 2164a 5045535i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.0300215
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5063941 n_nop=5008729 n_act=3420 n_pre=3404 n_req=12097 n_rd=32268 n_write=16120 bw_util=0.01911
n_activity=220800 dram_eff=0.4383
bk0: 2124a 5045728i bk1: 2104a 5045539i bk2: 2076a 5046113i bk3: 2068a 5045702i bk4: 2048a 5047826i bk5: 2052a 5047418i bk6: 1908a 5048117i bk7: 1908a 5047547i bk8: 1832a 5048470i bk9: 1824a 5048241i bk10: 1936a 5048264i bk11: 1932a 5048124i bk12: 2072a 5047094i bk13: 2072a 5045762i bk14: 2152a 5045698i bk15: 2160a 5045682i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0293445
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5063941 n_nop=5008977 n_act=3318 n_pre=3302 n_req=12086 n_rd=32256 n_write=16088 bw_util=0.01909
n_activity=218287 dram_eff=0.4429
bk0: 2124a 5045632i bk1: 2112a 5045742i bk2: 2096a 5045522i bk3: 2084a 5045662i bk4: 2044a 5048110i bk5: 2020a 5047415i bk6: 1912a 5047930i bk7: 1908a 5047435i bk8: 1824a 5048040i bk9: 1816a 5047572i bk10: 1916a 5047537i bk11: 1916a 5047543i bk12: 2088a 5046568i bk13: 2060a 5046491i bk14: 2172a 5045745i bk15: 2164a 5045722i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.0295823
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5063941 n_nop=5008799 n_act=3399 n_pre=3383 n_req=12090 n_rd=32256 n_write=16104 bw_util=0.0191
n_activity=218667 dram_eff=0.4423
bk0: 2164a 5045818i bk1: 2156a 5045261i bk2: 2088a 5045493i bk3: 2076a 5045633i bk4: 2024a 5048006i bk5: 2020a 5047212i bk6: 1912a 5047891i bk7: 1908a 5047811i bk8: 1832a 5048414i bk9: 1824a 5047609i bk10: 1928a 5048005i bk11: 1916a 5047822i bk12: 2080a 5046210i bk13: 2076a 5046233i bk14: 2128a 5045712i bk15: 2124a 5046039i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0298528
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5063941 n_nop=5008849 n_act=3360 n_pre=3344 n_req=12097 n_rd=32244 n_write=16144 bw_util=0.01911
n_activity=217925 dram_eff=0.4441
bk0: 2152a 5045287i bk1: 2148a 5044725i bk2: 2088a 5045974i bk3: 2080a 5045490i bk4: 2044a 5048024i bk5: 2024a 5047435i bk6: 1916a 5047889i bk7: 1908a 5047666i bk8: 1832a 5048465i bk9: 1828a 5047781i bk10: 1880a 5048073i bk11: 1888a 5048448i bk12: 2128a 5046400i bk13: 2088a 5046105i bk14: 2124a 5046054i bk15: 2116a 5045519i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.0296929

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6395, Miss = 4038, Miss_rate = 0.631, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[1]: Access = 6364, Miss = 4022, Miss_rate = 0.632, Pending_hits = 369, Reservation_fails = 0
L2_cache_bank[2]: Access = 6367, Miss = 4046, Miss_rate = 0.635, Pending_hits = 96, Reservation_fails = 0
L2_cache_bank[3]: Access = 6342, Miss = 4025, Miss_rate = 0.635, Pending_hits = 377, Reservation_fails = 0
L2_cache_bank[4]: Access = 6345, Miss = 4044, Miss_rate = 0.637, Pending_hits = 98, Reservation_fails = 0
L2_cache_bank[5]: Access = 6344, Miss = 4024, Miss_rate = 0.634, Pending_hits = 369, Reservation_fails = 0
L2_cache_bank[6]: Access = 6338, Miss = 4050, Miss_rate = 0.639, Pending_hits = 109, Reservation_fails = 0
L2_cache_bank[7]: Access = 6337, Miss = 4025, Miss_rate = 0.635, Pending_hits = 365, Reservation_fails = 0
L2_cache_bank[8]: Access = 6371, Miss = 4039, Miss_rate = 0.634, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[9]: Access = 6373, Miss = 4020, Miss_rate = 0.631, Pending_hits = 387, Reservation_fails = 0
L2_cache_bank[10]: Access = 6370, Miss = 4040, Miss_rate = 0.634, Pending_hits = 119, Reservation_fails = 0
L2_cache_bank[11]: Access = 6367, Miss = 4023, Miss_rate = 0.632, Pending_hits = 396, Reservation_fails = 0
L2_cache_bank[12]: Access = 6364, Miss = 4041, Miss_rate = 0.635, Pending_hits = 99, Reservation_fails = 0
L2_cache_bank[13]: Access = 6367, Miss = 4021, Miss_rate = 0.632, Pending_hits = 381, Reservation_fails = 0
L2_cache_bank[14]: Access = 6376, Miss = 4037, Miss_rate = 0.633, Pending_hits = 106, Reservation_fails = 0
L2_cache_bank[15]: Access = 6376, Miss = 4030, Miss_rate = 0.632, Pending_hits = 371, Reservation_fails = 0
L2_cache_bank[16]: Access = 6369, Miss = 4044, Miss_rate = 0.635, Pending_hits = 99, Reservation_fails = 0
L2_cache_bank[17]: Access = 6366, Miss = 4020, Miss_rate = 0.631, Pending_hits = 379, Reservation_fails = 0
L2_cache_bank[18]: Access = 6365, Miss = 4039, Miss_rate = 0.635, Pending_hits = 100, Reservation_fails = 0
L2_cache_bank[19]: Access = 6368, Miss = 4025, Miss_rate = 0.632, Pending_hits = 381, Reservation_fails = 0
L2_cache_bank[20]: Access = 6376, Miss = 4041, Miss_rate = 0.634, Pending_hits = 107, Reservation_fails = 0
L2_cache_bank[21]: Access = 6376, Miss = 4020, Miss_rate = 0.630, Pending_hits = 371, Reservation_fails = 0
L2_total_cache_accesses = 140016
L2_total_cache_misses = 88714
L2_total_cache_miss_rate = 0.6336
L2_total_cache_pending_hits = 5339
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 43373
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5171
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 45608
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2272
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 43088
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 141
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 94152
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 45360
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=450544
icnt_total_pkts_simt_to_mem=321456
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.5795
	minimum = 6
	maximum = 44
Network latency average = 8.43106
	minimum = 6
	maximum = 43
Slowest packet = 187991
Flit latency average = 6.85768
	minimum = 6
	maximum = 39
Slowest flit = 656087
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0224321
	minimum = 0.0177512 (at node 0)
	maximum = 0.0266268 (at node 19)
Accepted packet rate average = 0.0224321
	minimum = 0.0177512 (at node 0)
	maximum = 0.0266268 (at node 19)
Injected flit rate average = 0.0618263
	minimum = 0.0409049 (at node 0)
	maximum = 0.0819546 (at node 42)
Accepted flit rate average= 0.0618263
	minimum = 0.0569196 (at node 0)
	maximum = 0.0853794 (at node 19)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.72486 (3 samples)
	minimum = 6 (3 samples)
	maximum = 48.3333 (3 samples)
Network latency average = 8.48392 (3 samples)
	minimum = 6 (3 samples)
	maximum = 47 (3 samples)
Flit latency average = 7.02636 (3 samples)
	minimum = 6 (3 samples)
	maximum = 44.3333 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.0122951 (3 samples)
	minimum = 0.00972962 (3 samples)
	maximum = 0.0145939 (3 samples)
Accepted packet rate average = 0.0122951 (3 samples)
	minimum = 0.00972962 (3 samples)
	maximum = 0.0145939 (3 samples)
Injected flit rate average = 0.0338874 (3 samples)
	minimum = 0.0224189 (3 samples)
	maximum = 0.0449284 (3 samples)
Accepted flit rate average = 0.0338874 (3 samples)
	minimum = 0.0312002 (3 samples)
	maximum = 0.0467975 (3 samples)
Injected packet size average = 2.75617 (3 samples)
Accepted packet size average = 2.75617 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 46 min, 19 sec (6379 sec)
gpgpu_simulation_rate = 13567 (inst/sec)
gpgpu_simulation_rate = 531 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 4: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 4 
gpu_sim_cycle = 41557
gpu_sim_insn = 28848876
gpu_ipc =     694.2001
gpu_tot_sim_cycle = 3657322
gpu_tot_sim_insn = 115395504
gpu_tot_ipc =      31.5519
gpu_tot_issued_cta = 256
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 1448
partiton_reqs_in_parallel = 914254
partiton_reqs_in_parallel_total    = 59997630
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      16.6548
partiton_reqs_in_parallel_util = 914254
partiton_reqs_in_parallel_util_total    = 59997630
gpu_sim_cycle_parition_util = 41557
gpu_tot_sim_cycle_parition_util    = 2727165
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 140016
L2_BW  =     106.0672 GB/Sec
L2_BW_total  =       4.8339 GB/Sec
gpu_total_sim_rate=17652

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2316912
	L1I_total_cache_misses = 2440
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 7168
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.2277
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5536
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2314472
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2440
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 7168
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2316912
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
19309, 18588, 18588, 19285, 19314, 18584, 18593, 19256, 4827, 4638, 4656, 4825, 
gpgpu_n_tot_thrd_icount = 133277696
gpgpu_n_tot_w_icount = 4164928
gpgpu_n_stall_shd_mem = 13607
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 125536
gpgpu_n_mem_write_global = 60480
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 3064832
gpgpu_n_store_insn = 1905120
gpgpu_n_shmem_insn = 12621152
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 229376
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 55
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 12108
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:108985	W0_Idle:2515431	W0_Scoreboard:146415642	W1:241920	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:1632720	W32:2290288
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1004288 {8:125536,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8225280 {136:60480,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 14169856 {40:30240,136:95296,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 483840 {8:60480,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 347 
maxdqlatency = 0 
maxmflatency = 171210 
averagemflatency = 9026 
max_icnt2mem_latency = 170961 
max_icnt2sh_latency = 3657321 
mrq_lat_table:98339 	15380 	6524 	25040 	22161 	10065 	2249 	912 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	98362 	70443 	253 	18 	104 	162 	159 	695 	2110 	9971 	3767 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	3 	114304 	2534 	23 	0 	52664 	1 	1 	4 	38 	98 	152 	159 	714 	2101 	9970 	3754 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	105671 	19703 	190 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	252 	2016 	6004 	52208 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1241 	171 	14 	1 	3 	3 	7 	28 	131 	453 	134 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        30        30        28        28        28        30        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        28        28        28        28        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        28        28        28        28        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        26        26        30        30        30        30        32        32        30        32 
dram[4]:        32        32        32        32        32        32        26        26        30        30        28        28        32        32        30        32 
dram[5]:        30        30        32        32        32        32        26        26        30        30        30        28        32        32        30        30 
dram[6]:        30        30        32        32        32        32        26        26        30        30        30        30        32        32        32        32 
dram[7]:        30        30        32        32        28        28        26        26        28        28        32        32        32        32        32        32 
dram[8]:        30        30        32        32        30        30        26        24        28        28        32        32        32        32        32        32 
dram[9]:        32        32        32        32        30        30        26        26        28        30        32        32        32        32        32        32 
dram[10]:        32        32        32        32        30        30        26        26        28        30        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    325633    325265    350478    350014    291247    291356    336053    335594    418343    417887    307915    307794    363622    363158    321496    321957 
dram[1]:    325633    325277    350598    350132    291237    291228    336047    335589    418330    417764    307906    307781    363625    363160    321481    321947 
dram[2]:    325625    325266    350479    350016    291246    291354    336050    335587    418338    417880    307915    307794    363629    363051    360542    361005 
dram[3]:    325627    325265    350590    350125    291238    291237    336047    335590    418222    417760    307915    307795    363625    363161    321492    360978 
dram[4]:    325636    325270    350476    350012    291245    291354    336046    335584    418338    417870    308016    308027    363516    363047    321608    360996 
dram[5]:    325625    325263    350597    350133    291246    291451    336046    335589    418211    417756    307798    307679    363635    363172    321483    321944 
dram[6]:    325625    325263    350590    350019    291244    291355    336051    335592    418326    417873    308022    308031    363509    363040    321605    322072 
dram[7]:    325628    325262    350590    350122    291244    291354    336049    335586    418215    417762    307786    307679    363633    363169    321484    321946 
dram[8]:    325627    325262    350601    350133    291247    291465    336056    335596    418339    417881    308012    308016    363513    363051    321601    322056 
dram[9]:    325627    325263    350598    350029    291245    291355    336053    335597    418339    417886    307792    307671    363628    363164    321490    321946 
dram[10]:    325631    325263    350590    350127    291245    291237    336045    335584    418323    417860    307905    307800    363627    363163    321489    321946 
average row accesses per activate:
dram[0]:  3.842105  3.707483  3.363354  3.460064  4.186235  4.182186  3.515038  3.662745  3.516605  3.729412  4.037975  4.085470  3.854545  3.878676  4.062731  4.198473 
dram[1]:  3.734694  3.762887  3.444444  3.523490  4.231076  4.185771  3.600775  3.697211  3.442446  3.546468  3.862903  3.794466  4.049430  4.007576  4.070111  3.849650 
dram[2]:  3.836178  3.943662  3.480132  3.493333  4.239044  4.201581  3.530303  3.528517  3.625000  3.631179  3.739300  3.710425  3.872263  3.955056  3.860215  4.106870 
dram[3]:  3.725166  3.871972  3.475248  3.531986  4.030189  4.030303  3.496241  3.492481  3.572491  3.717054  3.759843  3.816000  4.007519  3.970037  4.060606  3.981413 
dram[4]:  3.734219  3.745819  3.396774  3.372990  4.027027  4.011539  3.593985  3.576779  3.763780  3.824000  3.637405  3.661538  3.775801  3.754448  3.909091  4.000000 
dram[5]:  3.662207  3.756014  3.640678  3.581940  4.205645  4.082353  3.633588  3.544776  3.591760  3.652672  3.786561  3.828000  3.823741  3.699301  3.970480  4.060377 
dram[6]:  3.685811  3.784722  3.440895  3.508197  3.917293  3.898496  3.570895  3.586466  3.601504  3.522059  3.719844  3.793651  3.811808  3.652482  4.007246  4.047619 
dram[7]:  3.557003  3.611296  3.496753  3.595318  4.119048  3.848148  3.652672  3.611321  3.486989  3.685039  3.821705  3.971774  3.890566  3.630282  3.880282  3.985559 
dram[8]:  3.545455  3.642140  3.535948  3.670068  4.079051  4.039370  3.816733  3.843374  3.642023  3.662745  4.037037  3.987805  3.905660  3.850187  4.225191  4.092593 
dram[9]:  3.626623  3.704319  3.417722  3.531147  4.108000  4.120482  3.698842  3.694981  3.516854  3.603846  3.874016  3.832031  3.854478  3.698925  3.945256  4.044944 
dram[10]:  3.570513  3.578778  3.612040  3.641892  3.984556  3.890152  3.632576  3.694981  3.490706  3.553030  4.008333  3.983471  4.156863  4.022988  4.060150  4.037453 
average row locality = 180698/47876 = 3.774292
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       723       718       715       715       696       695       627       626       633       631       641       640       708       703       727       726 
dram[1]:       726       723       698       694       712       709       621       620       637       634       642       644       713       706       729       727 
dram[2]:       740       736       695       692       714       713       624       620       637       635       645       645       709       704       713       712 
dram[3]:       741       735       697       693       718       714       622       621       641       639       641       640       714       708       708       707 
dram[4]:       740       736       697       693       703       703       636       635       636       636       639       638       709       703       711       708 
dram[5]:       723       721       708       705       703       701       632       630       639       637       644       643       711       706       712       712 
dram[6]:       719       718       711       704       702       697       637       634       638       638       642       642       693       690       730       729 
dram[7]:       720       715       711       709       698       699       637       637       626       624       660       659       691       691       726       728 
dram[8]:       720       717       716       713       696       690       638       637       624       622       655       655       695       688       731       729 
dram[9]:       733       731       714       711       691       690       638       637       627       625       658       655       693       692       717       716 
dram[10]:       730       729       714       712       696       691       639       637       627       626       644       646       708       698       716       714 
total reads: 120218
bank skew: 741/620 = 1.20
chip skew: 10939/10923 = 1.00
number of total write accesses:
dram[0]:       372       372       368       368       338       338       308       308       320       320       316       316       352       352       374       374 
dram[1]:       372       372       356       356       350       350       308       308       320       320       316       316       352       352       374       374 
dram[2]:       384       384       356       356       350       350       308       308       320       320       316       316       352       352       364       364 
dram[3]:       384       384       356       356       350       350       308       308       320       320       314       314       352       352       364       364 
dram[4]:       384       384       356       356       340       340       320       320       320       320       314       314       352       352       364       364 
dram[5]:       372       372       366       366       340       340       320       320       320       320       314       314       352       352       364       364 
dram[6]:       372       372       366       366       340       340       320       320       320       320       314       314       340       340       376       376 
dram[7]:       372       372       366       366       340       340       320       320       312       312       326       326       340       340       376       376 
dram[8]:       372       372       366       366       336       336       320       320       312       312       326       326       340       340       376       376 
dram[9]:       384       384       366       366       336       336       320       320       312       312       326       326       340       340       364       364 
dram[10]:       384       384       366       366       336       336       320       320       312       312       318       318       352       352       364       364 
total reads: 60480
bank skew: 384/308 = 1.25
chip skew: 5504/5496 = 1.00
average mf latency per bank:
dram[0]:      13487      6518     13493      5509     11236      5223     12232      5352     12409      6190     11756      5024     12230      5936     13575      6326
dram[1]:      12619      6055     12786      5788     11664      5213     13053      5520     13246      6466     11796      4924     12604      6116     12852      6177
dram[2]:      13393      6185     12905      5834     12381      5452     12606      5211     12840      6246     11717      5076     12125      6004     12486      6191
dram[3]:      13874      6356     13167      5749     12170      5320     12249      5165     12112      6097     10879      5067     12264      6083     12847      6258
dram[4]:      13795      6481     12407      5476     11784      5557     12041      5126     13045      6258     11084      5241     13421      6288     12971      6473
dram[5]:      12801      6379     12141      5534     11972      5536     12740      5291     13691      6443     11411      5649     13922      6253     12908      6396
dram[6]:      13125      6590     13111      5937     11977      5345     12792      5329     13147      6209     11303      5576     13459      6530     13754      6462
dram[7]:      12768      6520     13432      5904     11391      5199     12361      5264     13100      6403     11763      5386     13117      6385     14535      6635
dram[8]:      12962      6488     12391      5609     11023      5209     12926      5518     13552      6428     12660      5512     13248      6394     14082      6383
dram[9]:      12801      6329     13113      5826     11861      5522     13203      5518     13271      6419     12770      5253     12339      6275     13386      6501
dram[10]:      13153      6190     14124      5915     11728      5381     13214      5499     12220      6251     11805      4992     11747      5984     13669      6638
maximum mf latency per bank:
dram[0]:     169875    147891    171195    145304    166569    165999    161366    160933    166560    166127    152968    137340    171083    142682    165994    147913
dram[1]:     170110    147905    145735    145290    166570    166119    161361    160930    166558    165992    152971    137490    171209    142553    165992    147894
dram[2]:     170112    147911    145732    145300    166569    166011    161357    160934    166560    166127    152969    137469    171203    142676    165995    147894
dram[3]:     170112    147905    145738    145285    166586    166133    161366    160909    166557    165994    152975    152799    171201    142547    165989    147890
dram[4]:     170119    147911    171084    145287    166598    166139    161358    160943    166557    166108    152966    152912    171210    142665    165996    147765
dram[5]:     170110    147904    171196    145284    166583    166154    161350    160904    166560    166008    160139    159602    171210    142549    165876    147890
dram[6]:     170112    147911    171082    145285    166583    166138    161348    160782    166573    166127    160251    159805    171206    147589    165993    147763
dram[7]:     169874    147893    171197    145305    166579    166139    161349    160916    166573    166130    160136    159573    171084    147704    165872    147915
dram[8]:     170113    147892    171084    145300    166569    166134    161350    160783    166568    166142    160251    159795    171201    165819    165990    147876
dram[9]:     169874    147904    171198    145305    166569    166010    161347    160905    166560    166131    160139    159578    171085    165947    165872    147904
dram[10]:     170112    147900    171082    145303    166569    166134    161348    160786    166558    165989    160252    159796    171202    142685    165991    147905
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5141105 n_nop=5066827 n_act=4307 n_pre=4291 n_req=16420 n_rd=43696 n_write=21984 bw_util=0.02555
n_activity=280117 dram_eff=0.4689
bk0: 2892a 5115827i bk1: 2872a 5115335i bk2: 2860a 5115075i bk3: 2860a 5115118i bk4: 2784a 5118185i bk5: 2780a 5117897i bk6: 2508a 5118729i bk7: 2504a 5119176i bk8: 2532a 5118627i bk9: 2524a 5118273i bk10: 2564a 5119562i bk11: 2560a 5119482i bk12: 2832a 5116388i bk13: 2812a 5116383i bk14: 2908a 5114993i bk15: 2904a 5115819i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.0543712
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5141105 n_nop=5066729 n_act=4334 n_pre=4318 n_req=16431 n_rd=43740 n_write=21984 bw_util=0.02557
n_activity=281884 dram_eff=0.4663
bk0: 2904a 5115406i bk1: 2892a 5114988i bk2: 2792a 5115953i bk3: 2776a 5115871i bk4: 2848a 5116585i bk5: 2836a 5116913i bk6: 2484a 5119707i bk7: 2480a 5119030i bk8: 2548a 5118214i bk9: 2536a 5117841i bk10: 2568a 5119503i bk11: 2576a 5119226i bk12: 2852a 5117152i bk13: 2824a 5116663i bk14: 2916a 5114958i bk15: 2908a 5114578i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.0533366
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5141105 n_nop=5066715 n_act=4335 n_pre=4319 n_req=16434 n_rd=43736 n_write=22000 bw_util=0.02557
n_activity=282390 dram_eff=0.4656
bk0: 2960a 5114866i bk1: 2944a 5114349i bk2: 2780a 5115649i bk3: 2768a 5116315i bk4: 2856a 5116793i bk5: 2852a 5117237i bk6: 2496a 5119209i bk7: 2480a 5118652i bk8: 2548a 5119175i bk9: 2540a 5118303i bk10: 2580a 5119545i bk11: 2580a 5118368i bk12: 2836a 5116680i bk13: 2816a 5116603i bk14: 2852a 5115793i bk15: 2848a 5116375i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.0538627
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5141105 n_nop=5066683 n_act=4349 n_pre=4333 n_req=16435 n_rd=43756 n_write=21984 bw_util=0.02557
n_activity=281452 dram_eff=0.4671
bk0: 2964a 5114556i bk1: 2940a 5114559i bk2: 2788a 5115781i bk3: 2772a 5114839i bk4: 2872a 5116117i bk5: 2856a 5116774i bk6: 2488a 5118925i bk7: 2484a 5118314i bk8: 2564a 5118383i bk9: 2556a 5117951i bk10: 2564a 5119910i bk11: 2560a 5118977i bk12: 2856a 5117061i bk13: 2832a 5116690i bk14: 2832a 5116320i bk15: 2828a 5115994i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.0544416
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7fde86faf030 :  mf: uid=2572019, sid27:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (3657317), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5141105 n_nop=5066621 n_act=4404 n_pre=4388 n_req=16423 n_rd=43692 n_write=22000 bw_util=0.02556
n_activity=282567 dram_eff=0.465
bk0: 2960a 5115139i bk1: 2944a 5114332i bk2: 2788a 5116342i bk3: 2772a 5115805i bk4: 2812a 5117492i bk5: 2812a 5117911i bk6: 2544a 5118486i bk7: 2540a 5118307i bk8: 2544a 5119168i bk9: 2544a 5118346i bk10: 2556a 5119210i bk11: 2552a 5118740i bk12: 2836a 5117039i bk13: 2812a 5116537i bk14: 2844a 5116327i bk15: 2832a 5116417i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.0543527
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5141105 n_nop=5066731 n_act=4349 n_pre=4333 n_req=16423 n_rd=43708 n_write=21984 bw_util=0.02556
n_activity=281405 dram_eff=0.4669
bk0: 2892a 5114755i bk1: 2884a 5115100i bk2: 2832a 5116125i bk3: 2820a 5115696i bk4: 2812a 5117521i bk5: 2804a 5116712i bk6: 2528a 5118378i bk7: 2520a 5118188i bk8: 2556a 5118463i bk9: 2548a 5118013i bk10: 2576a 5119088i bk11: 2572a 5119117i bk12: 2844a 5116857i bk13: 2824a 5116193i bk14: 2848a 5116553i bk15: 2848a 5116488i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.0543086
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5141105 n_nop=5066607 n_act=4417 n_pre=4401 n_req=16420 n_rd=43696 n_write=21984 bw_util=0.02555
n_activity=282649 dram_eff=0.4647
bk0: 2876a 5115484i bk1: 2872a 5115454i bk2: 2844a 5115243i bk3: 2816a 5115699i bk4: 2808a 5116566i bk5: 2788a 5117694i bk6: 2548a 5118288i bk7: 2536a 5118162i bk8: 2552a 5118915i bk9: 2552a 5118169i bk10: 2568a 5119163i bk11: 2568a 5119023i bk12: 2772a 5117449i bk13: 2760a 5117334i bk14: 2920a 5115592i bk15: 2916a 5115536i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.0540493
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5141105 n_nop=5066575 n_act=4403 n_pre=4387 n_req=16435 n_rd=43724 n_write=22016 bw_util=0.02557
n_activity=282742 dram_eff=0.465
bk0: 2880a 5115455i bk1: 2860a 5115218i bk2: 2844a 5115231i bk3: 2836a 5115474i bk4: 2792a 5117798i bk5: 2796a 5117434i bk6: 2548a 5119050i bk7: 2548a 5118127i bk8: 2504a 5119098i bk9: 2496a 5118966i bk10: 2640a 5118725i bk11: 2636a 5118927i bk12: 2764a 5117962i bk13: 2764a 5116345i bk14: 2904a 5115682i bk15: 2912a 5115528i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.0536128
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5141105 n_nop=5066875 n_act=4279 n_pre=4263 n_req=16422 n_rd=43704 n_write=21984 bw_util=0.02555
n_activity=280492 dram_eff=0.4684
bk0: 2880a 5115684i bk1: 2868a 5115634i bk2: 2864a 5115283i bk3: 2852a 5115611i bk4: 2784a 5118225i bk5: 2760a 5117162i bk6: 2552a 5118658i bk7: 2548a 5118208i bk8: 2496a 5119257i bk9: 2488a 5118895i bk10: 2620a 5118170i bk11: 2620a 5118382i bk12: 2780a 5117171i bk13: 2752a 5117058i bk14: 2924a 5115514i bk15: 2916a 5115657i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.0543482
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5141105 n_nop=5066681 n_act=4372 n_pre=4356 n_req=16424 n_rd=43712 n_write=21984 bw_util=0.02556
n_activity=280988 dram_eff=0.4676
bk0: 2932a 5115364i bk1: 2924a 5115096i bk2: 2856a 5115232i bk3: 2844a 5115238i bk4: 2764a 5118543i bk5: 2760a 5117700i bk6: 2552a 5118561i bk7: 2548a 5118241i bk8: 2508a 5118940i bk9: 2500a 5118490i bk10: 2632a 5118542i bk11: 2620a 5118667i bk12: 2772a 5116810i bk13: 2768a 5116628i bk14: 2868a 5116169i bk15: 2864a 5116083i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.052622
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7fde86e293c0 :  mf: uid=2572020, sid27:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (3657321), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5141105 n_nop=5066743 n_act=4328 n_pre=4312 n_req=16431 n_rd=43706 n_write=22016 bw_util=0.02557
n_activity=280809 dram_eff=0.4681
bk0: 2920a 5115089i bk1: 2916a 5114023i bk2: 2856a 5115342i bk3: 2848a 5115503i bk4: 2784a 5118192i bk5: 2762a 5117712i bk6: 2556a 5118840i bk7: 2548a 5118820i bk8: 2508a 5119550i bk9: 2504a 5118743i bk10: 2576a 5119256i bk11: 2584a 5119375i bk12: 2832a 5117097i bk13: 2792a 5116792i bk14: 2864a 5116040i bk15: 2856a 5115782i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.0542442

========= L2 cache stats =========
L2_cache_bank[0]: Access = 8508, Miss = 5470, Miss_rate = 0.643, Pending_hits = 134, Reservation_fails = 0
L2_cache_bank[1]: Access = 8476, Miss = 5454, Miss_rate = 0.643, Pending_hits = 594, Reservation_fails = 0
L2_cache_bank[2]: Access = 8480, Miss = 5478, Miss_rate = 0.646, Pending_hits = 98, Reservation_fails = 0
L2_cache_bank[3]: Access = 8456, Miss = 5457, Miss_rate = 0.645, Pending_hits = 607, Reservation_fails = 0
L2_cache_bank[4]: Access = 8460, Miss = 5477, Miss_rate = 0.647, Pending_hits = 101, Reservation_fails = 0
L2_cache_bank[5]: Access = 8458, Miss = 5457, Miss_rate = 0.645, Pending_hits = 595, Reservation_fails = 0
L2_cache_bank[6]: Access = 8450, Miss = 5482, Miss_rate = 0.649, Pending_hits = 111, Reservation_fails = 0
L2_cache_bank[7]: Access = 8450, Miss = 5457, Miss_rate = 0.646, Pending_hits = 597, Reservation_fails = 0
L2_cache_bank[8]: Access = 8486, Miss = 5471, Miss_rate = 0.645, Pending_hits = 132, Reservation_fails = 0
L2_cache_bank[9]: Access = 8488, Miss = 5452, Miss_rate = 0.642, Pending_hits = 609, Reservation_fails = 0
L2_cache_bank[10]: Access = 8484, Miss = 5472, Miss_rate = 0.645, Pending_hits = 122, Reservation_fails = 0
L2_cache_bank[11]: Access = 8480, Miss = 5455, Miss_rate = 0.643, Pending_hits = 626, Reservation_fails = 0
L2_cache_bank[12]: Access = 8476, Miss = 5472, Miss_rate = 0.646, Pending_hits = 101, Reservation_fails = 0
L2_cache_bank[13]: Access = 8480, Miss = 5452, Miss_rate = 0.643, Pending_hits = 609, Reservation_fails = 0
L2_cache_bank[14]: Access = 8492, Miss = 5469, Miss_rate = 0.644, Pending_hits = 108, Reservation_fails = 0
L2_cache_bank[15]: Access = 8492, Miss = 5462, Miss_rate = 0.643, Pending_hits = 600, Reservation_fails = 0
L2_cache_bank[16]: Access = 8482, Miss = 5475, Miss_rate = 0.645, Pending_hits = 101, Reservation_fails = 0
L2_cache_bank[17]: Access = 8478, Miss = 5451, Miss_rate = 0.643, Pending_hits = 607, Reservation_fails = 0
L2_cache_bank[18]: Access = 8478, Miss = 5471, Miss_rate = 0.645, Pending_hits = 102, Reservation_fails = 0
L2_cache_bank[19]: Access = 8482, Miss = 5457, Miss_rate = 0.643, Pending_hits = 607, Reservation_fails = 0
L2_cache_bank[20]: Access = 8492, Miss = 5474, Miss_rate = 0.645, Pending_hits = 110, Reservation_fails = 0
L2_cache_bank[21]: Access = 8492, Miss = 5453, Miss_rate = 0.642, Pending_hits = 604, Reservation_fails = 0
L2_total_cache_accesses = 186520
L2_total_cache_misses = 120218
L2_total_cache_miss_rate = 0.6445
L2_total_cache_pending_hits = 7875
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 55837
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7707
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 61992
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2272
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 58208
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 141
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 125536
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 60480
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=599904
icnt_total_pkts_simt_to_mem=428440
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.55045
	minimum = 6
	maximum = 44
Network latency average = 8.40807
	minimum = 6
	maximum = 36
Slowest packet = 280766
Flit latency average = 6.82181
	minimum = 6
	maximum = 32
Slowest flit = 773622
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0223814
	minimum = 0.017711 (at node 5)
	maximum = 0.0265666 (at node 0)
Accepted packet rate average = 0.0223814
	minimum = 0.017711 (at node 5)
	maximum = 0.0265666 (at node 0)
Injected flit rate average = 0.0616864
	minimum = 0.0408124 (at node 5)
	maximum = 0.0817692 (at node 42)
Accepted flit rate average= 0.0616864
	minimum = 0.0567908 (at node 5)
	maximum = 0.0851863 (at node 0)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.68126 (4 samples)
	minimum = 6 (4 samples)
	maximum = 47.25 (4 samples)
Network latency average = 8.46495 (4 samples)
	minimum = 6 (4 samples)
	maximum = 44.25 (4 samples)
Flit latency average = 6.97522 (4 samples)
	minimum = 6 (4 samples)
	maximum = 41.25 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.0148167 (4 samples)
	minimum = 0.011725 (4 samples)
	maximum = 0.017587 (4 samples)
Accepted packet rate average = 0.0148167 (4 samples)
	minimum = 0.011725 (4 samples)
	maximum = 0.017587 (4 samples)
Injected flit rate average = 0.0408372 (4 samples)
	minimum = 0.0270173 (4 samples)
	maximum = 0.0541386 (4 samples)
Accepted flit rate average = 0.0408372 (4 samples)
	minimum = 0.0375978 (4 samples)
	maximum = 0.0563947 (4 samples)
Injected packet size average = 2.75616 (4 samples)
Accepted packet size average = 2.75616 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 48 min, 57 sec (6537 sec)
gpgpu_simulation_rate = 17652 (inst/sec)
gpgpu_simulation_rate = 559 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 5: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 5 
gpu_sim_cycle = 41490
gpu_sim_insn = 28848876
gpu_ipc =     695.3212
gpu_tot_sim_cycle = 3920962
gpu_tot_sim_insn = 144244380
gpu_tot_ipc =      36.7880
gpu_tot_issued_cta = 320
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 2151
partiton_reqs_in_parallel = 912780
partiton_reqs_in_parallel_total    = 60911884
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      15.7677
partiton_reqs_in_parallel_util = 912780
partiton_reqs_in_parallel_util_total    = 60911884
gpu_sim_cycle_parition_util = 41490
gpu_tot_sim_cycle_parition_util    = 2768722
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 186520
L2_BW  =     106.2385 GB/Sec
L2_BW_total  =       5.6330 GB/Sec
gpu_total_sim_rate=21674

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2896140
	L1I_total_cache_misses = 2440
	L1I_total_cache_miss_rate = 0.0008
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 8960
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.1821
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7328
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2893700
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2440
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 8960
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2896140
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
24136, 23227, 23235, 24105, 24141, 23226, 23240, 24068, 4827, 4638, 4656, 4825, 
gpgpu_n_tot_thrd_icount = 166597120
gpgpu_n_tot_w_icount = 5206160
gpgpu_n_stall_shd_mem = 13647
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 156920
gpgpu_n_mem_write_global = 75600
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 3831040
gpgpu_n_store_insn = 2381400
gpgpu_n_shmem_insn = 15776440
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 286720
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 80
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 12123
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:138566	W0_Idle:2530558	W0_Scoreboard:147650202	W1:302400	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:2040900	W32:2862860
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1255360 {8:156920,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10281600 {136:75600,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 17712320 {40:37800,136:119120,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 604800 {8:75600,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 347 
maxdqlatency = 0 
maxmflatency = 171210 
averagemflatency = 7270 
max_icnt2mem_latency = 170961 
max_icnt2sh_latency = 3920961 
mrq_lat_table:124117 	19868 	9008 	29334 	27009 	13196 	3426 	1315 	49 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	128201 	87049 	312 	18 	104 	162 	159 	695 	2110 	9971 	3767 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	3 	151219 	3776 	27 	0 	61007 	1 	1 	4 	38 	98 	152 	159 	714 	2101 	9970 	3754 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	131313 	25346 	289 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	252 	2016 	6004 	67328 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1321 	173 	14 	1 	3 	3 	7 	28 	131 	453 	134 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    325633    325265    350478    350014    291247    291356    336053    335594    418343    417887    307915    307794    363622    363158    321496    321957 
dram[1]:    325633    325277    350598    350132    291237    291228    336047    335589    418330    417764    307906    307781    363625    363160    321481    321947 
dram[2]:    325625    325266    350479    350016    291246    291354    336050    335587    418338    417880    307915    307794    363629    363051    360542    361005 
dram[3]:    325627    325265    350590    350125    291238    291237    336047    335590    418222    417760    307915    307795    363625    363161    321492    360978 
dram[4]:    325636    325270    350476    350012    291245    291354    336046    335584    418338    417870    308016    308027    363516    363047    321608    360996 
dram[5]:    325625    325263    350597    350133    291246    291451    336046    335589    418211    417756    307798    307679    363635    363172    321483    321944 
dram[6]:    325625    325263    350590    350019    291244    291355    336051    335592    418326    417873    308022    308031    363509    363040    321605    322072 
dram[7]:    325628    325262    350590    350122    291244    291354    336049    335586    418215    417762    307786    307679    363633    363169    321484    321946 
dram[8]:    325627    325262    350601    350133    291247    291465    336056    335596    418339    417881    308012    308016    363513    363051    321601    322056 
dram[9]:    325627    325263    350598    350029    291245    291355    336053    335597    418339    417886    307792    307671    363628    363164    321490    321946 
dram[10]:    325631    325263    350590    350127    291245    291237    336045    335584    418323    417860    307905    307800    363627    363163    321489    321946 
average row accesses per activate:
dram[0]:  4.544554  4.397436  3.916185  4.044776  4.863636  4.859848  4.157895  4.289855  4.192307  4.433333  4.629344  4.643411  4.569491  4.599315  4.773196  4.921986 
dram[1]:  4.367089  4.399361  4.024390  4.112500  4.881482  4.834559  4.256318  4.299270  4.077966  4.166667  4.481343  4.406593  4.814947  4.773050  4.621263  4.395570 
dram[2]:  4.540193  4.631579  4.015244  4.080745  4.888889  4.849265  4.206406  4.207143  4.311828  4.320144  4.315412  4.254417  4.619863  4.715789  4.545150  4.781690 
dram[3]:  4.361111  4.524116  4.083591  4.122257  4.629371  4.664311  4.111498  4.108014  4.133562  4.288256  4.372263  4.400735  4.767606  4.729825  4.605442  4.555555 
dram[4]:  4.398754  4.386293  3.925595  3.902077  4.658273  4.641577  4.282685  4.264084  4.435424  4.501873  4.271429  4.267857  4.511706  4.491639  4.631399  4.701389 
dram[5]:  4.316615  4.421222  4.266667  4.203762  4.743590  4.585106  4.298933  4.144330  4.126712  4.191638  4.431734  4.444445  4.533557  4.398693  4.541806  4.634812 
dram[6]:  4.344937  4.425807  4.045045  4.123077  4.604982  4.522807  4.256140  4.275619  4.166090  4.081356  4.360000  4.408088  4.550173  4.315790  4.646667  4.722034 
dram[7]:  4.227692  4.291536  4.106707  4.216301  4.690909  4.376271  4.316726  4.271127  3.986486  4.192171  4.474638  4.604477  4.574913  4.290850  4.426752  4.563934 
dram[8]:  4.163636  4.271028  4.147239  4.296178  4.783582  4.673993  4.529851  4.560150  4.207143  4.230216  4.712644  4.659091  4.653710  4.564460  4.877623  4.770548 
dram[9]:  4.309816  4.398119  4.066265  4.196262  4.712177  4.761194  4.366907  4.363309  4.154930  4.252707  4.500000  4.456522  4.534483  4.365448  4.604730  4.712803 
dram[10]:  4.222891  4.258358  4.258675  4.265823  4.644928  4.544484  4.293286  4.332143  4.041096  4.108014  4.642308  4.579545  4.937729  4.795699  4.696552  4.673540 
average row locality = 227322/51484 = 4.415391
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       912       907       899       899       869       868       800       799       799       797       803       802       900       895       919       918 
dram[1]:       915       912       879       875       888       885       794       793       803       800       805       807       905       898       921       919 
dram[2]:       932       928       876       873       890       889       797       793       803       801       808       808       901       896       902       901 
dram[3]:       933       927       878       874       894       890       795       794       807       805       804       803       906       900       897       896 
dram[4]:       932       928       878       874       877       877       812       811       802       802       802       801       901       895       900       897 
dram[5]:       912       910       891       888       877       875       808       806       805       803       807       806       903       898       901       901 
dram[6]:       908       907       894       887       876       871       813       810       804       804       805       805       882       879       922       921 
dram[7]:       909       904       894       892       872       873       813       813       790       788       826       825       880       880       918       920 
dram[8]:       909       906       899       896       869       863       814       813       788       786       821       821       884       877       923       921 
dram[9]:       925       923       897       894       864       863       814       813       790       788       824       821       882       881       906       905 
dram[10]:       922       921       897       895       869       864       815       813       790       789       808       810       900       890       905       903 
total reads: 151722
bank skew: 933/786 = 1.19
chip skew: 13803/13786 = 1.00
number of total write accesses:
dram[0]:       465       465       456       456       415       415       385       385       400       400       396       396       448       448       470       470 
dram[1]:       465       465       441       441       430       430       385       385       400       400       396       396       448       448       470       470 
dram[2]:       480       480       441       441       430       430       385       385       400       400       396       396       448       448       457       457 
dram[3]:       480       480       441       441       430       430       385       385       400       400       394       394       448       448       457       457 
dram[4]:       480       480       441       441       418       418       400       400       400       400       394       394       448       448       457       457 
dram[5]:       465       465       453       453       418       418       400       400       400       400       394       394       448       448       457       457 
dram[6]:       465       465       453       453       418       418       400       400       400       400       394       394       433       433       472       472 
dram[7]:       465       465       453       453       418       418       400       400       390       390       409       409       433       433       472       472 
dram[8]:       465       465       453       453       413       413       400       400       390       390       409       409       433       433       472       472 
dram[9]:       480       480       453       453       413       413       400       400       390       390       409       409       433       433       457       457 
dram[10]:       480       480       453       453       413       413       400       400       390       390       399       399       448       448       457       457 
total reads: 75600
bank skew: 480/385 = 1.25
chip skew: 6880/6870 = 1.00
average mf latency per bank:
dram[0]:      10777      5224     10836      4448      9099      4251      9706      4268      9915      4964      9434      4054      9671      4710     10812      5059
dram[1]:      10092      4860     10261      4663      9450      4243     10339      4397     10588      5186      9461      3974      9976      4853     10243      4942
dram[2]:      10713      4965     10351      4699     10030      4438      9994      4153     10266      5012      9403      4096      9590      4763      9948      4951
dram[3]:      11098      5100     10563      4631      9867      4333      9708      4117      9695      4898      8724      4083      9710      4830     10223      5000
dram[4]:      11033      5200      9957      4414      9542      4520      9552      4090     10427      5023      8883      4220     10609      4986     10328      5171
dram[5]:      10232      5116      9754      4465      9694      4503     10094      4215     10948      5171      9153      4550     11008      4962     10279      5113
dram[6]:      10482      5281     10534      4787      9696      4345     10146      4249     10513      4985      9063      4491     10627      5173     10965      5172
dram[7]:      10200      5222     10791      4764      9217      4229      9806      4200     10465      5134      9442      4343     10355      5060     11575      5307
dram[8]:      10353      5199      9968      4531      8926      4234     10254      4400     10820      5152     10147      4440     10466      5064     11226      5109
dram[9]:      10229      5075     10542      4703      9590      4485     10473      4400     10612      5151     10242      4234      9747      4975     10669      5200
dram[10]:      10503      4962     11350      4776      9493      4372     10484      4385      9776      5019      9460      4025      9292      4743     10891      5307
maximum mf latency per bank:
dram[0]:     169875    147891    171195    145304    166569    165999    161366    160933    166560    166127    152968    137340    171083    142682    165994    147913
dram[1]:     170110    147905    145735    145290    166570    166119    161361    160930    166558    165992    152971    137490    171209    142553    165992    147894
dram[2]:     170112    147911    145732    145300    166569    166011    161357    160934    166560    166127    152969    137469    171203    142676    165995    147894
dram[3]:     170112    147905    145738    145285    166586    166133    161366    160909    166557    165994    152975    152799    171201    142547    165989    147890
dram[4]:     170119    147911    171084    145287    166598    166139    161358    160943    166557    166108    152966    152912    171210    142665    165996    147765
dram[5]:     170110    147904    171196    145284    166583    166154    161350    160904    166560    166008    160139    159602    171210    142549    165876    147890
dram[6]:     170112    147911    171082    145285    166583    166138    161348    160782    166573    166127    160251    159805    171206    147589    165993    147763
dram[7]:     169874    147893    171197    145305    166579    166139    161349    160916    166573    166130    160136    159573    171084    147704    165872    147915
dram[8]:     170113    147892    171084    145300    166569    166134    161350    160783    166568    166142    160251    159795    171201    165819    165990    147876
dram[9]:     169874    147904    171198    145305    166569    166010    161347    160905    166560    166131    160139    159578    171085    165947    165872    147904
dram[10]:     170112    147900    171082    145303    166569    166134    161348    160786    166558    165989    160252    159796    171202    142685    165991    147905
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5218144 n_nop=5126298 n_act=4619 n_pre=4603 n_req=20656 n_rd=55144 n_write=27480 bw_util=0.03167
n_activity=336630 dram_eff=0.4909
bk0: 3648a 5186307i bk1: 3628a 5186017i bk2: 3596a 5185467i bk3: 3596a 5185834i bk4: 3476a 5189323i bk5: 3472a 5189265i bk6: 3200a 5189956i bk7: 3196a 5190748i bk8: 3196a 5189495i bk9: 3188a 5189055i bk10: 3212a 5190461i bk11: 3208a 5191019i bk12: 3600a 5186311i bk13: 3580a 5186513i bk14: 3676a 5184918i bk15: 3672a 5185967i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.0691489
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5218144 n_nop=5126136 n_act=4674 n_pre=4658 n_req=20669 n_rd=55196 n_write=27480 bw_util=0.03169
n_activity=339176 dram_eff=0.4875
bk0: 3660a 5186004i bk1: 3648a 5185850i bk2: 3516a 5186912i bk3: 3500a 5186988i bk4: 3552a 5187536i bk5: 3540a 5188119i bk6: 3176a 5190699i bk7: 3172a 5190244i bk8: 3212a 5189188i bk9: 3200a 5189129i bk10: 3220a 5190726i bk11: 3228a 5190425i bk12: 3620a 5186760i bk13: 3592a 5187320i bk14: 3684a 5184519i bk15: 3676a 5184762i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.0684699
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents
MSHR: tag=0xc03ef480, atomic=0 1 entries : 0x7fde87777a00 :  mf: uid=3214662, sid09:w10, part=2, addr=0xc03ef480, load , size=128, unknown  status = IN_PARTITION_DRAM (3920956), 

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5218144 n_nop=5126178 n_act=4647 n_pre=4631 n_req=20672 n_rd=55192 n_write=27496 bw_util=0.03169
n_activity=339133 dram_eff=0.4876
bk0: 3728a 5185140i bk1: 3712a 5184908i bk2: 3504a 5186299i bk3: 3492a 5187139i bk4: 3560a 5187680i bk5: 3556a 5188175i bk6: 3188a 5190233i bk7: 3172a 5189577i bk8: 3212a 5190395i bk9: 3204a 5189531i bk10: 3232a 5190775i bk11: 3232a 5189578i bk12: 3604a 5186852i bk13: 3584a 5186981i bk14: 3608a 5186001i bk15: 3604a 5186607i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.0692442
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5218144 n_nop=5126070 n_act=4699 n_pre=4683 n_req=20673 n_rd=55212 n_write=27480 bw_util=0.03169
n_activity=338211 dram_eff=0.489
bk0: 3732a 5184436i bk1: 3708a 5184683i bk2: 3512a 5186744i bk3: 3496a 5185633i bk4: 3576a 5187207i bk5: 3560a 5187765i bk6: 3180a 5189914i bk7: 3176a 5189204i bk8: 3228a 5189667i bk9: 3220a 5189174i bk10: 3216a 5190649i bk11: 3212a 5190370i bk12: 3624a 5186749i bk13: 3600a 5186700i bk14: 3588a 5186397i bk15: 3584a 5186160i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.0699316
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc03ef680, atomic=0 1 entries : 0x7fde8774b730 :  mf: uid=3214663, sid09:w11, part=4, addr=0xc03ef680, load , size=128, unknown  status = IN_PARTITION_DRAM (3920960), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5218144 n_nop=5126068 n_act=4716 n_pre=4700 n_req=20665 n_rd=55156 n_write=27504 bw_util=0.03168
n_activity=339565 dram_eff=0.4869
bk0: 3728a 5185204i bk1: 3712a 5184669i bk2: 3512a 5187282i bk3: 3496a 5186477i bk4: 3508a 5188396i bk5: 3508a 5189212i bk6: 3248a 5189489i bk7: 3244a 5189366i bk8: 3208a 5190139i bk9: 3208a 5189392i bk10: 3208a 5190298i bk11: 3204a 5190515i bk12: 3604a 5187274i bk13: 3580a 5186427i bk14: 3600a 5186528i bk15: 3588a 5186821i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.0700579
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5218144 n_nop=5126102 n_act=4707 n_pre=4691 n_req=20661 n_rd=55164 n_write=27480 bw_util=0.03168
n_activity=338240 dram_eff=0.4887
bk0: 3648a 5185103i bk1: 3640a 5185577i bk2: 3564a 5186789i bk3: 3552a 5186500i bk4: 3508a 5188520i bk5: 3500a 5187638i bk6: 3232a 5189117i bk7: 3224a 5189532i bk8: 3220a 5189605i bk9: 3212a 5188655i bk10: 3228a 5189992i bk11: 3224a 5189889i bk12: 3612a 5186884i bk13: 3592a 5186588i bk14: 3604a 5186406i bk15: 3604a 5187076i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.0694201
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5218144 n_nop=5126054 n_act=4737 n_pre=4721 n_req=20658 n_rd=55152 n_write=27480 bw_util=0.03167
n_activity=339265 dram_eff=0.4871
bk0: 3632a 5185776i bk1: 3628a 5186163i bk2: 3576a 5185810i bk3: 3548a 5186559i bk4: 3504a 5187255i bk5: 3484a 5188915i bk6: 3252a 5189089i bk7: 3240a 5189330i bk8: 3216a 5189635i bk9: 3216a 5189581i bk10: 3220a 5190192i bk11: 3220a 5190522i bk12: 3528a 5187755i bk13: 3516a 5187874i bk14: 3688a 5185877i bk15: 3684a 5185685i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.0690857
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5218144 n_nop=5125934 n_act=4759 n_pre=4743 n_req=20677 n_rd=55188 n_write=27520 bw_util=0.0317
n_activity=339742 dram_eff=0.4869
bk0: 3636a 5185525i bk1: 3616a 5185917i bk2: 3576a 5185459i bk3: 3568a 5186436i bk4: 3488a 5189033i bk5: 3492a 5188514i bk6: 3252a 5189918i bk7: 3252a 5189575i bk8: 3160a 5190354i bk9: 3152a 5189664i bk10: 3304a 5189805i bk11: 3300a 5190116i bk12: 3520a 5187968i bk13: 3520a 5187152i bk14: 3672a 5186190i bk15: 3680a 5186102i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.0683185
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5218144 n_nop=5126326 n_act=4597 n_pre=4581 n_req=20660 n_rd=55160 n_write=27480 bw_util=0.03167
n_activity=337951 dram_eff=0.4891
bk0: 3636a 5186015i bk1: 3624a 5186555i bk2: 3596a 5186140i bk3: 3584a 5186523i bk4: 3476a 5189025i bk5: 3452a 5188616i bk6: 3256a 5189448i bk7: 3252a 5189209i bk8: 3152a 5190446i bk9: 3144a 5190033i bk10: 3284a 5189152i bk11: 3284a 5189791i bk12: 3536a 5187846i bk13: 3508a 5187653i bk14: 3692a 5185793i bk15: 3684a 5186182i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.0691777
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7fdea5704a70 :  mf: uid=3214664, sid09:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (3920961), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5218144 n_nop=5126162 n_act=4680 n_pre=4664 n_req=20660 n_rd=55158 n_write=27480 bw_util=0.03167
n_activity=337887 dram_eff=0.4891
bk0: 3700a 5185932i bk1: 3692a 5185609i bk2: 3588a 5185810i bk3: 3574a 5186216i bk4: 3456a 5189917i bk5: 3452a 5188913i bk6: 3256a 5189038i bk7: 3252a 5188963i bk8: 3160a 5190204i bk9: 3152a 5189619i bk10: 3296a 5189138i bk11: 3284a 5189742i bk12: 3528a 5186866i bk13: 3524a 5187236i bk14: 3624a 5186501i bk15: 3620a 5186885i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.0674533
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5218144 n_nop=5126176 n_act=4650 n_pre=4634 n_req=20671 n_rd=55164 n_write=27520 bw_util=0.03169
n_activity=337894 dram_eff=0.4894
bk0: 3688a 5185425i bk1: 3684a 5184862i bk2: 3588a 5186517i bk3: 3580a 5186275i bk4: 3476a 5189041i bk5: 3456a 5189506i bk6: 3260a 5189571i bk7: 3252a 5189862i bk8: 3160a 5190710i bk9: 3156a 5189698i bk10: 3232a 5190206i bk11: 3240a 5190733i bk12: 3600a 5186883i bk13: 3560a 5187060i bk14: 3620a 5186533i bk15: 3612a 5186261i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.0697648

========= L2 cache stats =========
L2_cache_bank[0]: Access = 10621, Miss = 6901, Miss_rate = 0.650, Pending_hits = 182, Reservation_fails = 0
L2_cache_bank[1]: Access = 10588, Miss = 6885, Miss_rate = 0.650, Pending_hits = 783, Reservation_fails = 0
L2_cache_bank[2]: Access = 10593, Miss = 6910, Miss_rate = 0.652, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[3]: Access = 10570, Miss = 6889, Miss_rate = 0.652, Pending_hits = 796, Reservation_fails = 0
L2_cache_bank[4]: Access = 10575, Miss = 6909, Miss_rate = 0.653, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[5]: Access = 10573, Miss = 6889, Miss_rate = 0.652, Pending_hits = 782, Reservation_fails = 0
L2_cache_bank[6]: Access = 10563, Miss = 6914, Miss_rate = 0.655, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[7]: Access = 10562, Miss = 6889, Miss_rate = 0.652, Pending_hits = 783, Reservation_fails = 0
L2_cache_bank[8]: Access = 10600, Miss = 6904, Miss_rate = 0.651, Pending_hits = 180, Reservation_fails = 0
L2_cache_bank[9]: Access = 10603, Miss = 6885, Miss_rate = 0.649, Pending_hits = 800, Reservation_fails = 0
L2_cache_bank[10]: Access = 10598, Miss = 6904, Miss_rate = 0.651, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[11]: Access = 10593, Miss = 6887, Miss_rate = 0.650, Pending_hits = 814, Reservation_fails = 0
L2_cache_bank[12]: Access = 10588, Miss = 6904, Miss_rate = 0.652, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[13]: Access = 10593, Miss = 6884, Miss_rate = 0.650, Pending_hits = 800, Reservation_fails = 0
L2_cache_bank[14]: Access = 10608, Miss = 6902, Miss_rate = 0.651, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[15]: Access = 10608, Miss = 6895, Miss_rate = 0.650, Pending_hits = 798, Reservation_fails = 0
L2_cache_bank[16]: Access = 10596, Miss = 6907, Miss_rate = 0.652, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[17]: Access = 10591, Miss = 6883, Miss_rate = 0.650, Pending_hits = 793, Reservation_fails = 0
L2_cache_bank[18]: Access = 10590, Miss = 6902, Miss_rate = 0.652, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[19]: Access = 10595, Miss = 6888, Miss_rate = 0.650, Pending_hits = 798, Reservation_fails = 0
L2_cache_bank[20]: Access = 10608, Miss = 6906, Miss_rate = 0.651, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[21]: Access = 10608, Miss = 6885, Miss_rate = 0.649, Pending_hits = 792, Reservation_fails = 0
L2_total_cache_accesses = 233024
L2_total_cache_misses = 151722
L2_total_cache_miss_rate = 0.6511
L2_total_cache_pending_hits = 10481
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 68231
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 10313
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 78376
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2272
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73328
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 141
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 156920
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 75600
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=749264
icnt_total_pkts_simt_to_mem=535424
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.63017
	minimum = 6
	maximum = 60
Network latency average = 8.44189
	minimum = 6
	maximum = 59
Slowest packet = 374978
Flit latency average = 6.88591
	minimum = 6
	maximum = 55
Slowest flit = 1033934
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0224175
	minimum = 0.0177396 (at node 0)
	maximum = 0.0266095 (at node 7)
Accepted packet rate average = 0.0224175
	minimum = 0.0177396 (at node 0)
	maximum = 0.0266095 (at node 7)
Injected flit rate average = 0.061786
	minimum = 0.0408783 (at node 0)
	maximum = 0.0819012 (at node 42)
Accepted flit rate average= 0.061786
	minimum = 0.0568825 (at node 0)
	maximum = 0.0853238 (at node 7)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.67104 (5 samples)
	minimum = 6 (5 samples)
	maximum = 49.8 (5 samples)
Network latency average = 8.46034 (5 samples)
	minimum = 6 (5 samples)
	maximum = 47.2 (5 samples)
Flit latency average = 6.95736 (5 samples)
	minimum = 6 (5 samples)
	maximum = 44 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.0163368 (5 samples)
	minimum = 0.0129279 (5 samples)
	maximum = 0.0193915 (5 samples)
Accepted packet rate average = 0.0163368 (5 samples)
	minimum = 0.0129279 (5 samples)
	maximum = 0.0193915 (5 samples)
Injected flit rate average = 0.0450269 (5 samples)
	minimum = 0.0297895 (5 samples)
	maximum = 0.0596912 (5 samples)
Accepted flit rate average = 0.0450269 (5 samples)
	minimum = 0.0414548 (5 samples)
	maximum = 0.0621805 (5 samples)
Injected packet size average = 2.75616 (5 samples)
Accepted packet size average = 2.75616 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 50 min, 55 sec (6655 sec)
gpgpu_simulation_rate = 21674 (inst/sec)
gpgpu_simulation_rate = 589 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 6: size 0

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 6 
gpu_sim_cycle = 41739
gpu_sim_insn = 28848876
gpu_ipc =     691.1732
gpu_tot_sim_cycle = 4184851
gpu_tot_sim_insn = 173093256
gpu_tot_ipc =      41.3619
gpu_tot_issued_cta = 384
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 3434
partiton_reqs_in_parallel = 918258
partiton_reqs_in_parallel_total    = 61824664
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      14.9929
partiton_reqs_in_parallel_util = 918258
partiton_reqs_in_parallel_util_total    = 61824664
gpu_sim_cycle_parition_util = 41739
gpu_tot_sim_cycle_parition_util    = 2810212
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 233024
L2_BW  =     105.6047 GB/Sec
L2_BW_total  =       6.3311 GB/Sec
gpu_total_sim_rate=25548

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3475368
	L1I_total_cache_misses = 2440
	L1I_total_cache_miss_rate = 0.0007
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 10752
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.1518
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 9120
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3472928
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2440
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 10752
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3475368
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
28963, 27872, 27882, 28923, 28968, 27860, 27887, 28886, 4827, 4638, 4656, 4825, 
gpgpu_n_tot_thrd_icount = 199916544
gpgpu_n_tot_w_icount = 6247392
gpgpu_n_stall_shd_mem = 13672
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 188304
gpgpu_n_mem_write_global = 90720
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 4597248
gpgpu_n_store_insn = 2857680
gpgpu_n_shmem_insn = 18931728
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 344064
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 90
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 12138
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:167390	W0_Idle:2546307	W0_Scoreboard:148898902	W1:362880	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:2449080	W32:3435432
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1506432 {8:188304,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12337920 {136:90720,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 21254784 {40:45360,136:142944,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 725760 {8:90720,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 347 
maxdqlatency = 0 
maxmflatency = 171210 
averagemflatency = 6098 
max_icnt2mem_latency = 170961 
max_icnt2sh_latency = 4184850 
mrq_lat_table:147065 	22498 	10857 	35213 	34202 	17361 	4950 	1749 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	153668 	108037 	361 	18 	104 	162 	159 	695 	2110 	9971 	3767 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	3 	188290 	4869 	28 	0 	69346 	1 	1 	4 	38 	98 	152 	159 	714 	2101 	9970 	3754 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	157146 	30832 	354 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	252 	2016 	6004 	82448 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1400 	177 	14 	1 	3 	3 	7 	28 	131 	453 	134 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    325633    325265    350478    350014    291247    291356    336053    335594    418343    417887    307915    307794    363622    363158    321496    321957 
dram[1]:    325633    325277    350598    350132    291237    291228    336047    335589    418330    417764    307906    307781    363625    363160    321481    321947 
dram[2]:    325625    325266    350479    350016    291246    291354    336050    335587    418338    417880    307915    307794    363629    363051    360542    361005 
dram[3]:    325627    325265    350590    350125    291238    291237    336047    335590    418222    417760    307915    307795    363625    363161    321492    360978 
dram[4]:    325636    325270    350476    350012    291245    291354    336046    335584    418338    417870    308016    308027    363516    363047    321608    360996 
dram[5]:    325625    325263    350597    350133    291246    291451    336046    335589    418211    417756    307798    307679    363635    363172    321483    321944 
dram[6]:    325625    325263    350590    350019    291244    291355    336051    335592    418326    417873    308022    308031    363509    363040    321605    322072 
dram[7]:    325628    325262    350590    350122    291244    291354    336049    335586    418215    417762    307786    307679    363633    363169    321484    321946 
dram[8]:    325627    325262    350601    350133    291247    291465    336056    335596    418339    417881    308012    308016    363513    363051    321601    322056 
dram[9]:    325627    325263    350598    350029    291245    291355    336053    335597    418339    417886    307792    307671    363628    363164    321490    321946 
dram[10]:    325631    325263    350590    350127    291245    291237    336045    335584    418323    417860    307905    307800    363627    363163    321489    321946 
average row accesses per activate:
dram[0]:  4.331593  4.241025  3.803241  3.884161  4.517341  4.567252  4.113043  4.195266  4.187861  4.438650  4.396970  4.407295  4.288770  4.309973  4.592287  4.679775 
dram[1]:  4.283505  4.242967  3.945813  4.055838  4.606322  4.624278  4.192878  4.128655  4.047354  4.119318  4.363363  4.279412  4.571023  4.590258  4.450667  4.274359 
dram[2]:  4.438643  4.371134  3.881068  3.931035  4.612069  4.582857  4.080692  4.104651  4.260997  4.218023  4.208093  4.112994  4.349594  4.371585  4.378016  4.508287 
dram[3]:  4.273870  4.402597  3.972705  3.982544  4.420330  4.445983  4.074928  3.935933  3.959239  4.098591  4.172911  4.194203  4.509804  4.430939  4.376344  4.338666 
dram[4]:  4.370180  4.337596  3.943350  3.885645  4.446328  4.360111  4.067227  4.030556  4.308605  4.386707  4.143267  4.140401  4.314516  4.417127  4.444142  4.522222 
dram[5]:  4.242967  4.303896  4.217054  4.166240  4.408964  4.248649  4.172911  3.940054  3.975410  4.070028  4.242690  4.227405  4.355013  4.204724  4.328912  4.520776 
dram[6]:  4.265464  4.329843  4.037037  4.163683  4.453258  4.340720  4.092958  4.084507  4.095775  4.142450  4.261765  4.351351  4.275956  4.099738  4.500000  4.634349 
dram[7]:  4.171285  4.201018  4.027093  4.092732  4.416902  4.139842  4.139601  4.104520  3.812834  4.011268  4.321739  4.421365  4.293956  3.997442  4.282051  4.388452 
dram[8]:  4.058824  4.142857  4.120603  4.219072  4.529070  4.347339  4.379518  4.350299  4.115607  4.157895  4.586420  4.462462  4.426554  4.285714  4.705056  4.521622 
dram[9]:  4.253769  4.281013  3.975728  4.037037  4.449857  4.459770  4.327381  4.273530  4.124278  4.154519  4.418397  4.332362  4.264305  4.181818  4.522099  4.582633 
dram[10]:  4.082126  4.129584  4.189258  4.131313  4.451428  4.350140  4.266862  4.248538  4.008427  3.994398  4.355224  4.440730  4.662791  4.452514  4.421622  4.334218 
average row locality = 273946/64282 = 4.261629
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1101      1096      1091      1091      1056      1055       957       956       969       967       977       976      1076      1071      1106      1105 
dram[1]:      1104      1101      1068      1064      1078      1075       951       950       973       970       979       981      1081      1074      1108      1106 
dram[2]:      1124      1120      1065      1062      1080      1079       954       950       973       971       982       982      1077      1072      1087      1086 
dram[3]:      1125      1119      1067      1063      1084      1080       952       951       977       975       977       976      1082      1076      1082      1081 
dram[4]:      1124      1120      1067      1063      1064      1064       972       971       972       972       975       974      1077      1071      1085      1082 
dram[5]:      1101      1099      1083      1080      1064      1062       968       966       975       973       980       979      1079      1074      1086      1086 
dram[6]:      1097      1096      1086      1079      1062      1057       973       970       974       974       978       978      1055      1052      1110      1109 
dram[7]:      1098      1093      1086      1084      1058      1059       973       973       958       956      1002      1001      1053      1053      1106      1108 
dram[8]:      1098      1095      1091      1088      1054      1048       974       973       956       954       997       997      1057      1050      1111      1109 
dram[9]:      1117      1115      1089      1086      1049      1048       974       973       959       957      1000       997      1055      1054      1091      1090 
dram[10]:      1114      1113      1089      1087      1054      1049       975       973       959       958       982       984      1076      1066      1090      1088 
total reads: 183226
bank skew: 1125/950 = 1.18
chip skew: 16667/16650 = 1.00
number of total write accesses:
dram[0]:       558       558       552       552       507       507       462       462       480       480       474       474       528       528       561       561 
dram[1]:       558       558       534       534       525       525       462       462       480       480       474       474       528       528       561       561 
dram[2]:       576       576       534       534       525       525       462       462       480       480       474       474       528       528       546       546 
dram[3]:       576       576       534       534       525       525       462       462       480       480       471       471       528       528       546       546 
dram[4]:       576       576       534       534       510       510       480       480       480       480       471       471       528       528       546       546 
dram[5]:       558       558       549       549       510       510       480       480       480       480       471       471       528       528       546       546 
dram[6]:       558       558       549       549       510       510       480       480       480       480       471       471       510       510       564       564 
dram[7]:       558       558       549       549       510       510       480       480       468       468       489       489       510       510       564       564 
dram[8]:       558       558       549       549       504       504       480       480       468       468       489       489       510       510       564       564 
dram[9]:       576       576       549       549       504       504       480       480       468       468       489       489       510       510       546       546 
dram[10]:       576       576       549       549       504       504       480       480       468       468       477       477       528       528       546       546 
total reads: 90720
bank skew: 576/462 = 1.25
chip skew: 8256/8244 = 1.00
average mf latency per bank:
dram[0]:       8988      4372      8981      3707      7519      3530      8148      3601      8249      4145      7842      3390      8170      3993      9053      4253
dram[1]:       8424      4073      8500      3880      7815      3526      8669      3705      8811      4331      7866      3325      8431      4115      8581      4155
dram[2]:       8942      4160      8571      3908      8293      3687      8386      3502      8544      4188      7821      3427      8103      4039      8323      4158
dram[3]:       9263      4273      8748      3853      8163      3602      8144      3472      8076      4095      7263      3417      8209      4097      8547      4196
dram[4]:       9208      4356      8248      3674      7895      3757      8015      3451      8676      4197      7393      3530      8960      4226      8636      4339
dram[5]:       8536      4284      8078      3714      8020      3742      8463      3552      9111      4321      7621      3804      9298      4206      8597      4293
dram[6]:       8739      4420      8723      3979      8026      3612      8512      3582      8750      4167      7545      3756      8972      4383      9175      4344
dram[7]:       8507      4369      8935      3963      7628      3518      8228      3543      8705      4286      7866      3637      8741      4289      9678      4457
dram[8]:       8634      4351      8262      3774      7390      3519      8604      3710      8995      4300      8444      3715      8839      4291      9393      4292
dram[9]:       8533      4250      8734      3913      7930      3726      8787      3710      8820      4297      8526      3544      8234      4218      8927      4367
dram[10]:       8756      4155      9399      3974      7855      3633      8797      3698      8129      4189      7872      3370      7852      4019      9111      4456
maximum mf latency per bank:
dram[0]:     169875    147891    171195    145304    166569    165999    161366    160933    166560    166127    152968    137340    171083    142682    165994    147913
dram[1]:     170110    147905    145735    145290    166570    166119    161361    160930    166558    165992    152971    137490    171209    142553    165992    147894
dram[2]:     170112    147911    145732    145300    166569    166011    161357    160934    166560    166127    152969    137469    171203    142676    165995    147894
dram[3]:     170112    147905    145738    145285    166586    166133    161366    160909    166557    165994    152975    152799    171201    142547    165989    147890
dram[4]:     170119    147911    171084    145287    166598    166139    161358    160943    166557    166108    152966    152912    171210    142665    165996    147765
dram[5]:     170110    147904    171196    145284    166583    166154    161350    160904    166560    166008    160139    159602    171210    142549    165876    147890
dram[6]:     170112    147911    171082    145285    166583    166138    161348    160782    166573    166127    160251    159805    171206    147589    165993    147763
dram[7]:     169874    147893    171197    145305    166579    166139    161349    160916    166573    166130    160136    159573    171084    147704    165872    147915
dram[8]:     170113    147892    171084    145300    166569    166134    161350    160783    166568    166142    160251    159795    171201    165819    165990    147876
dram[9]:     169874    147904    171198    145305    166569    166010    161347    160905    166560    166131    160139    159578    171085    165947    165872    147904
dram[10]:     170112    147900    171082    145303    166569    166134    161348    160786    166558    165989    160252    159796    171202    142685    165991    147905
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5295646 n_nop=5184496 n_act=5795 n_pre=5779 n_req=24894 n_rd=66600 n_write=32976 bw_util=0.03761
n_activity=398898 dram_eff=0.4993
bk0: 4404a 5255797i bk1: 4384a 5255612i bk2: 4364a 5254747i bk3: 4364a 5255611i bk4: 4224a 5259498i bk5: 4220a 5259373i bk6: 3828a 5261086i bk7: 3824a 5262019i bk8: 3876a 5260478i bk9: 3868a 5260416i bk10: 3908a 5260985i bk11: 3904a 5261868i bk12: 4304a 5256562i bk13: 4284a 5256836i bk14: 4424a 5254465i bk15: 4420a 5256190i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.0873939
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc01ef080, atomic=0 1 entries : 0x7fde87e31140 :  mf: uid=3857304, sid17:w08, part=1, addr=0xc01ef080, load , size=128, unknown  status = IN_PARTITION_L2_FILL_QUEUE (4184850), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5295646 n_nop=5184430 n_act=5802 n_pre=5786 n_req=24907 n_rd=66652 n_write=32976 bw_util=0.03763
n_activity=400957 dram_eff=0.497
bk0: 4416a 5256087i bk1: 4404a 5255267i bk2: 4272a 5256424i bk3: 4256a 5257091i bk4: 4312a 5257417i bk5: 4300a 5258256i bk6: 3804a 5261630i bk7: 3800a 5261596i bk8: 3892a 5260077i bk9: 3880a 5259874i bk10: 3916a 5261429i bk11: 3924a 5260889i bk12: 4324a 5257156i bk13: 4296a 5257618i bk14: 4432a 5254211i bk15: 4424a 5254830i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.0883316
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5295646 n_nop=5184340 n_act=5833 n_pre=5817 n_req=24914 n_rd=66656 n_write=33000 bw_util=0.03764
n_activity=401142 dram_eff=0.4969
bk0: 4496a 5255185i bk1: 4480a 5254382i bk2: 4260a 5255988i bk3: 4248a 5257023i bk4: 4320a 5257423i bk5: 4316a 5258452i bk6: 3816a 5260498i bk7: 3800a 5260627i bk8: 3892a 5261506i bk9: 3884a 5260365i bk10: 3928a 5261833i bk11: 3928a 5260390i bk12: 4308a 5257122i bk13: 4288a 5257305i bk14: 4348a 5255792i bk15: 4344a 5256514i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.0895237
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5295646 n_nop=5184220 n_act=5899 n_pre=5883 n_req=24911 n_rd=66668 n_write=32976 bw_util=0.03763
n_activity=400158 dram_eff=0.498
bk0: 4500a 5254019i bk1: 4476a 5254085i bk2: 4268a 5256299i bk3: 4252a 5255244i bk4: 4336a 5257013i bk5: 4320a 5257739i bk6: 3808a 5261161i bk7: 3804a 5260392i bk8: 3908a 5260386i bk9: 3900a 5260038i bk10: 3908a 5261483i bk11: 3904a 5261327i bk12: 4328a 5257307i bk13: 4304a 5256880i bk14: 4328a 5256193i bk15: 4324a 5256036i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.0891125
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7fde87f79d70 :  mf: uid=3857307, sid15:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (4184849), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5295646 n_nop=5184338 n_act=5856 n_pre=5840 n_req=24903 n_rd=66612 n_write=33000 bw_util=0.03762
n_activity=401735 dram_eff=0.4959
bk0: 4496a 5254960i bk1: 4480a 5254452i bk2: 4268a 5257292i bk3: 4252a 5256836i bk4: 4256a 5258268i bk5: 4256a 5259406i bk6: 3888a 5260416i bk7: 3884a 5259904i bk8: 3888a 5260920i bk9: 3888a 5260548i bk10: 3900a 5260817i bk11: 3896a 5261554i bk12: 4308a 5257802i bk13: 4284a 5256810i bk14: 4340a 5256250i bk15: 4328a 5256860i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.0891804
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5295646 n_nop=5184284 n_act=5891 n_pre=5875 n_req=24899 n_rd=66620 n_write=32976 bw_util=0.03761
n_activity=400018 dram_eff=0.498
bk0: 4404a 5255137i bk1: 4396a 5255370i bk2: 4332a 5256671i bk3: 4320a 5256214i bk4: 4256a 5258485i bk5: 4248a 5257681i bk6: 3872a 5259929i bk7: 3864a 5260346i bk8: 3900a 5260206i bk9: 3892a 5259312i bk10: 3920a 5260997i bk11: 3916a 5260775i bk12: 4316a 5257329i bk13: 4296a 5257264i bk14: 4344a 5256037i bk15: 4344a 5257307i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.0870749
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents
MSHR: tag=0xc01eea80, atomic=0 1 entries : 0x7fdea7034af0 :  mf: uid=3857305, sid15:w09, part=6, addr=0xc01eea80, load , size=128, unknown  status = IN_PARTITION_L2_FILL_QUEUE (4184850), 

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5295646 n_nop=5184388 n_act=5849 n_pre=5833 n_req=24894 n_rd=66600 n_write=32976 bw_util=0.03761
n_activity=401173 dram_eff=0.4964
bk0: 4388a 5255623i bk1: 4384a 5256181i bk2: 4344a 5255610i bk3: 4316a 5256551i bk4: 4248a 5257233i bk5: 4228a 5259006i bk6: 3892a 5260101i bk7: 3880a 5260356i bk8: 3896a 5260445i bk9: 3896a 5261067i bk10: 3912a 5261379i bk11: 3912a 5261693i bk12: 4220a 5258385i bk13: 4208a 5258593i bk14: 4440a 5255801i bk15: 4436a 5255784i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.0878945
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5295646 n_nop=5184052 n_act=5971 n_pre=5955 n_req=24917 n_rd=66644 n_write=33024 bw_util=0.03764
n_activity=401841 dram_eff=0.4961
bk0: 4392a 5255370i bk1: 4372a 5255482i bk2: 4344a 5255004i bk3: 4336a 5256137i bk4: 4232a 5258847i bk5: 4236a 5258632i bk6: 3892a 5260686i bk7: 3892a 5260219i bk8: 3832a 5261032i bk9: 3824a 5260396i bk10: 4008a 5260278i bk11: 4004a 5260919i bk12: 4212a 5258707i bk13: 4212a 5257793i bk14: 4424a 5255766i bk15: 4432a 5255968i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.0865796
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents
MSHR: tag=0xc01eec80, atomic=0 1 entries : 0x7fdea79605e0 :  mf: uid=3857308, sid15:w10, part=8, addr=0xc01eec80, load , size=128, unknown  status = IN_PARTITION_DRAM (4184850), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5295646 n_nop=5184582 n_act=5749 n_pre=5733 n_req=24896 n_rd=66606 n_write=32976 bw_util=0.03761
n_activity=400092 dram_eff=0.4978
bk0: 4392a 5255761i bk1: 4380a 5256490i bk2: 4364a 5255992i bk3: 4352a 5256253i bk4: 4216a 5259088i bk5: 4190a 5258869i bk6: 3896a 5260528i bk7: 3892a 5260333i bk8: 3824a 5261410i bk9: 3816a 5261058i bk10: 3988a 5259989i bk11: 3988a 5260646i bk12: 4228a 5258389i bk13: 4200a 5257995i bk14: 4444a 5255437i bk15: 4436a 5255993i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.0882971
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5295646 n_nop=5184446 n_act=5812 n_pre=5796 n_req=24898 n_rd=66616 n_write=32976 bw_util=0.03761
n_activity=399584 dram_eff=0.4985
bk0: 4468a 5255525i bk1: 4460a 5255212i bk2: 4356a 5255228i bk3: 4344a 5255551i bk4: 4196a 5260179i bk5: 4192a 5259107i bk6: 3896a 5259838i bk7: 3892a 5260254i bk8: 3836a 5261026i bk9: 3828a 5260577i bk10: 4000a 5259874i bk11: 3988a 5260694i bk12: 4220a 5257268i bk13: 4216a 5257705i bk14: 4364a 5256461i bk15: 4360a 5257234i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.0873759
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7fde87fc1290 :  mf: uid=3857306, sid15:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (4184846), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5295646 n_nop=5184358 n_act=5826 n_pre=5810 n_req=24913 n_rd=66628 n_write=33024 bw_util=0.03764
n_activity=399959 dram_eff=0.4983
bk0: 4456a 5255418i bk1: 4452a 5254509i bk2: 4356a 5255720i bk3: 4348a 5256006i bk4: 4216a 5259145i bk5: 4196a 5259854i bk6: 3900a 5260522i bk7: 3892a 5260817i bk8: 3836a 5261524i bk9: 3832a 5260911i bk10: 3928a 5261035i bk11: 3936a 5261613i bk12: 4304a 5257481i bk13: 4264a 5257465i bk14: 4360a 5256405i bk15: 4352a 5256043i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.0880049

========= L2 cache stats =========
L2_cache_bank[0]: Access = 12734, Miss = 8333, Miss_rate = 0.654, Pending_hits = 246, Reservation_fails = 0
L2_cache_bank[1]: Access = 12700, Miss = 8317, Miss_rate = 0.655, Pending_hits = 997, Reservation_fails = 0
L2_cache_bank[2]: Access = 12706, Miss = 8342, Miss_rate = 0.657, Pending_hits = 203, Reservation_fails = 0
L2_cache_bank[3]: Access = 12684, Miss = 8321, Miss_rate = 0.656, Pending_hits = 996, Reservation_fails = 0
L2_cache_bank[4]: Access = 12690, Miss = 8342, Miss_rate = 0.657, Pending_hits = 215, Reservation_fails = 0
L2_cache_bank[5]: Access = 12687, Miss = 8322, Miss_rate = 0.656, Pending_hits = 988, Reservation_fails = 0
L2_cache_bank[6]: Access = 12675, Miss = 8346, Miss_rate = 0.658, Pending_hits = 223, Reservation_fails = 0
L2_cache_bank[7]: Access = 12675, Miss = 8321, Miss_rate = 0.656, Pending_hits = 995, Reservation_fails = 0
L2_cache_bank[8]: Access = 12715, Miss = 8336, Miss_rate = 0.656, Pending_hits = 240, Reservation_fails = 0
L2_cache_bank[9]: Access = 12718, Miss = 8317, Miss_rate = 0.654, Pending_hits = 1014, Reservation_fails = 0
L2_cache_bank[10]: Access = 12712, Miss = 8336, Miss_rate = 0.656, Pending_hits = 232, Reservation_fails = 0
L2_cache_bank[11]: Access = 12706, Miss = 8319, Miss_rate = 0.655, Pending_hits = 1024, Reservation_fails = 0
L2_cache_bank[12]: Access = 12700, Miss = 8335, Miss_rate = 0.656, Pending_hits = 211, Reservation_fails = 0
L2_cache_bank[13]: Access = 12706, Miss = 8315, Miss_rate = 0.654, Pending_hits = 1018, Reservation_fails = 0
L2_cache_bank[14]: Access = 12724, Miss = 8334, Miss_rate = 0.655, Pending_hits = 213, Reservation_fails = 0
L2_cache_bank[15]: Access = 12724, Miss = 8327, Miss_rate = 0.654, Pending_hits = 1008, Reservation_fails = 0
L2_cache_bank[16]: Access = 12709, Miss = 8338, Miss_rate = 0.656, Pending_hits = 214, Reservation_fails = 0
L2_cache_bank[17]: Access = 12703, Miss = 8314, Miss_rate = 0.654, Pending_hits = 1009, Reservation_fails = 0
L2_cache_bank[18]: Access = 12703, Miss = 8334, Miss_rate = 0.656, Pending_hits = 215, Reservation_fails = 0
L2_cache_bank[19]: Access = 12709, Miss = 8320, Miss_rate = 0.655, Pending_hits = 1015, Reservation_fails = 0
L2_cache_bank[20]: Access = 12724, Miss = 8339, Miss_rate = 0.655, Pending_hits = 217, Reservation_fails = 0
L2_cache_bank[21]: Access = 12724, Miss = 8318, Miss_rate = 0.654, Pending_hits = 995, Reservation_fails = 0
L2_total_cache_accesses = 279528
L2_total_cache_misses = 183226
L2_total_cache_miss_rate = 0.6555
L2_total_cache_pending_hits = 13488
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 80224
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 13320
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 94760
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2272
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 88448
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 141
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 188304
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 90720
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.004
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=898624
icnt_total_pkts_simt_to_mem=642408
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.57686
	minimum = 6
	maximum = 46
Network latency average = 8.36254
	minimum = 6
	maximum = 46
Slowest packet = 466943
Flit latency average = 6.76634
	minimum = 6
	maximum = 42
Slowest flit = 1286995
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0222838
	minimum = 0.0176338 (at node 0)
	maximum = 0.0264507 (at node 15)
Accepted packet rate average = 0.0222838
	minimum = 0.0176338 (at node 0)
	maximum = 0.0264507 (at node 15)
Injected flit rate average = 0.0614174
	minimum = 0.0406344 (at node 0)
	maximum = 0.0814126 (at node 42)
Accepted flit rate average= 0.0614174
	minimum = 0.0565432 (at node 0)
	maximum = 0.0848148 (at node 15)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.65535 (6 samples)
	minimum = 6 (6 samples)
	maximum = 49.1667 (6 samples)
Network latency average = 8.44404 (6 samples)
	minimum = 6 (6 samples)
	maximum = 47 (6 samples)
Flit latency average = 6.92552 (6 samples)
	minimum = 6 (6 samples)
	maximum = 43.6667 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.017328 (6 samples)
	minimum = 0.0137122 (6 samples)
	maximum = 0.0205681 (6 samples)
Accepted packet rate average = 0.017328 (6 samples)
	minimum = 0.0137122 (6 samples)
	maximum = 0.0205681 (6 samples)
Injected flit rate average = 0.0477587 (6 samples)
	minimum = 0.031597 (6 samples)
	maximum = 0.0633114 (6 samples)
Accepted flit rate average = 0.0477587 (6 samples)
	minimum = 0.0439695 (6 samples)
	maximum = 0.0659529 (6 samples)
Injected packet size average = 2.75616 (6 samples)
Accepted packet size average = 2.75616 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 52 min, 55 sec (6775 sec)
gpgpu_simulation_rate = 25548 (inst/sec)
gpgpu_simulation_rate = 617 (cycle/sec)
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 7: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 7 
gpu_sim_cycle = 41618
gpu_sim_insn = 28848876
gpu_ipc =     693.1827
gpu_tot_sim_cycle = 4448619
gpu_tot_sim_insn = 201942132
gpu_tot_ipc =      45.3943
gpu_tot_issued_cta = 448
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 4445
partiton_reqs_in_parallel = 915596
partiton_reqs_in_parallel_total    = 62742922
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      14.3097
partiton_reqs_in_parallel_util = 915596
partiton_reqs_in_parallel_util_total    = 62742922
gpu_sim_cycle_parition_util = 41618
gpu_tot_sim_cycle_parition_util    = 2851951
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 279528
L2_BW  =     105.9117 GB/Sec
L2_BW_total  =       6.9466 GB/Sec
gpu_total_sim_rate=29296

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4054596
	L1I_total_cache_misses = 2440
	L1I_total_cache_miss_rate = 0.0006
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 12544
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.1301
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 10912
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4052156
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2440
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 12544
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4054596
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
33790, 32505, 32529, 33739, 33801, 32508, 32537, 33713, 9662, 9278, 9313, 6023, 
gpgpu_n_tot_thrd_icount = 233235968
gpgpu_n_tot_w_icount = 7288624
gpgpu_n_stall_shd_mem = 13709
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 219688
gpgpu_n_mem_write_global = 105840
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 5363456
gpgpu_n_store_insn = 3333960
gpgpu_n_shmem_insn = 22087016
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 401408
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 114
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 12151
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:196975	W0_Idle:2561485	W0_Scoreboard:150133940	W1:423360	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:2857260	W32:4008004
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1757504 {8:219688,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 14394240 {136:105840,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 24797248 {40:52920,136:166768,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 846720 {8:105840,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 347 
maxdqlatency = 0 
maxmflatency = 171210 
averagemflatency = 5261 
max_icnt2mem_latency = 170961 
max_icnt2sh_latency = 4448618 
mrq_lat_table:172846 	26929 	13348 	39604 	38982 	20552 	6107 	2114 	88 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	183331 	124824 	415 	18 	104 	162 	159 	695 	2110 	9971 	3767 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	3 	225225 	6106 	32 	0 	77674 	1 	1 	4 	38 	98 	152 	159 	714 	2101 	9970 	3754 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	182829 	36455 	432 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	252 	2016 	6004 	82448 	15120 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1481 	179 	14 	1 	3 	3 	7 	28 	131 	453 	134 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    325633    325265    350478    350014    291247    291356    336053    335594    418343    417887    307915    307794    363622    363158    321496    321957 
dram[1]:    325633    325277    350598    350132    291237    291228    336047    335589    418330    417764    307906    307781    363625    363160    321481    321947 
dram[2]:    325625    325266    350479    350016    291246    291354    336050    335587    418338    417880    307915    307794    363629    363051    360542    361005 
dram[3]:    325627    325265    350590    350125    291238    291237    336047    335590    418222    417760    307915    307795    363625    363161    321492    360978 
dram[4]:    325636    325270    350476    350012    291245    291354    336046    335584    418338    417870    308016    308027    363516    363047    321608    360996 
dram[5]:    325625    325263    350597    350133    291246    291451    336046    335589    418211    417756    307798    307679    363635    363172    321483    321944 
dram[6]:    325625    325263    350590    350019    291244    291355    336051    335592    418326    417873    308022    308031    363509    363040    321605    322072 
dram[7]:    325628    325262    350590    350122    291244    291354    336049    335586    418215    417762    307786    307679    363633    363169    321484    321946 
dram[8]:    325627    325262    350601    350133    291247    291465    336056    335596    418339    417881    308012    308016    363513    363051    321601    322056 
dram[9]:    325627    325263    350598    350029    291245    291355    336053    335597    418339    417886    307792    307671    363628    363164    321490    321946 
dram[10]:    325631    325263    350590    350127    291245    291237    336045    335584    418323    417860    307905    307800    363627    363163    321489    321946 
average row accesses per activate:
dram[0]:  4.840399  4.721951  4.199562  4.284116  4.967124  4.991735  4.585165  4.620499  4.695291  4.964809  4.809659  4.820513  4.802031  4.826087  5.104439  5.196808 
dram[1]:  4.764706  4.722628  4.384976  4.502416  5.065395  5.057221  4.671348  4.528610  4.518617  4.596206  4.804533  4.716667  5.154891  5.149864  4.856080  4.677033 
dram[2]:  4.957606  4.862745  4.277523  4.330233  5.098630  5.040650  4.576923  4.578512  4.799435  4.727019  4.616848  4.494709  4.891473  4.916667  4.872774  4.984375 
dram[3]:  4.735714  4.896297  4.434680  4.425178  4.844156  4.846354  4.521739  4.353403  4.355499  4.500000  4.607629  4.630137  5.061333  4.978947  4.775000  4.736973 
dram[4]:  4.836983  4.827250  4.341860  4.282759  4.921833  4.805263  4.566845  4.527852  4.796610  4.879310  4.577236  4.599455  4.853846  4.965789  4.968831  5.052910 
dram[5]:  4.722628  4.787654  4.673219  4.620438  4.755208  4.594459  4.630435  4.386598  4.372751  4.447644  4.679558  4.663912  4.846547  4.666667  4.749380  4.895141 
dram[6]:  4.724390  4.768473  4.503546  4.640587  4.983606  4.786842  4.594086  4.586021  4.497355  4.545455  4.726257  4.793201  4.809896  4.598504  4.954545  5.093506 
dram[7]:  4.669879  4.703163  4.492925  4.563549  4.764398  4.485222  4.644022  4.606469  4.180451  4.384211  4.767123  4.871149  4.779793  4.467312  4.684210  4.792176 
dram[8]:  4.506977  4.596200  4.613526  4.720297  5.036211  4.818182  4.899714  4.868946  4.514905  4.558904  5.073100  4.943020  4.997297  4.796875  5.165790  4.977158 
dram[9]:  4.762019  4.791768  4.437209  4.503546  4.899457  4.910082  4.844193  4.787115  4.595041  4.627778  4.868347  4.779614  4.723785  4.685279  4.997396  5.060686 
dram[10]:  4.578704  4.608392  4.665037  4.581731  4.953424  4.820856  4.752778  4.707989  4.401055  4.386842  4.800000  4.888252  5.255556  5.005319  4.843434  4.754343 
average row locality = 320570/67860 = 4.723990
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1290      1285      1275      1275      1229      1228      1130      1129      1135      1133      1139      1138      1268      1263      1298      1297 
dram[1]:      1293      1290      1249      1245      1254      1251      1124      1123      1139      1136      1142      1144      1273      1266      1300      1298 
dram[2]:      1316      1312      1246      1243      1256      1255      1127      1123      1139      1137      1145      1145      1269      1264      1276      1275 
dram[3]:      1317      1311      1248      1244      1260      1256      1125      1124      1143      1141      1140      1139      1274      1268      1271      1270 
dram[4]:      1316      1312      1248      1244      1238      1238      1148      1147      1138      1138      1138      1137      1269      1263      1274      1271 
dram[5]:      1290      1288      1266      1263      1238      1236      1144      1142      1141      1139      1143      1142      1271      1266      1275      1275 
dram[6]:      1286      1285      1269      1262      1236      1231      1149      1146      1140      1140      1141      1141      1244      1241      1302      1301 
dram[7]:      1287      1282      1269      1267      1232      1233      1149      1149      1122      1120      1168      1167      1242      1242      1298      1300 
dram[8]:      1287      1284      1274      1271      1227      1221      1150      1149      1120      1118      1163      1163      1246      1239      1303      1301 
dram[9]:      1309      1307      1272      1269      1222      1221      1150      1149      1122      1120      1166      1163      1244      1243      1280      1279 
dram[10]:      1306      1305      1272      1270      1227      1222      1151      1149      1122      1121      1146      1148      1268      1258      1279      1277 
total reads: 214730
bank skew: 1317/1118 = 1.18
chip skew: 19531/19512 = 1.00
number of total write accesses:
dram[0]:       651       651       640       640       584       584       539       539       560       560       554       554       624       624       657       657 
dram[1]:       651       651       619       619       605       605       539       539       560       560       554       554       624       624       657       657 
dram[2]:       672       672       619       619       605       605       539       539       560       560       554       554       624       624       639       639 
dram[3]:       672       672       619       619       605       605       539       539       560       560       551       551       624       624       639       639 
dram[4]:       672       672       619       619       588       588       560       560       560       560       551       551       624       624       639       639 
dram[5]:       651       651       636       636       588       588       560       560       560       560       551       551       624       624       639       639 
dram[6]:       651       651       636       636       588       588       560       560       560       560       551       551       603       603       660       660 
dram[7]:       651       651       636       636       588       588       560       560       546       546       572       572       603       603       660       660 
dram[8]:       651       651       636       636       581       581       560       560       546       546       572       572       603       603       660       660 
dram[9]:       672       672       636       636       581       581       560       560       546       546       572       572       603       603       639       639 
dram[10]:       672       672       636       636       581       581       560       560       546       546       558       558       624       624       639       639 
total reads: 105840
bank skew: 672/539 = 1.25
chip skew: 9632/9618 = 1.00
average mf latency per bank:
dram[0]:       7719      3767      7742      3212      6518      3075      6966      3094      7088      3575      6757      2937      6964      3417      7757      3658
dram[1]:       7238      3513      7326      3358      6775      3071      7405      3182      7571      3735      6775      2880      7189      3521      7356      3575
dram[2]:       7684      3589      7385      3382      7188      3211      7166      3009      7343      3613      6739      2969      6909      3456      7135      3577
dram[3]:       7958      3684      7538      3335      7079      3139      6959      2984      6945      3535      6255      2957      7002      3506      7321      3609
dram[4]:       7910      3756      7110      3182      6842      3270      6852      2967      7456      3621      6366      3053      7635      3614      7400      3730
dram[5]:       7332      3692      6968      3219      6949      3257      7230      3052      7830      3727      6564      3289      7923      3598      7368      3693
dram[6]:       7504      3809      7522      3445      6954      3144      7275      3079      7520      3596      6497      3248      7641      3746      7865      3738
dram[7]:       7306      3764      7705      3433      6608      3063      7034      3046      7479      3696      6777      3147      7444      3667      8291      3834
dram[8]:       7415      3749      7130      3271      6405      3063      7354      3188      7725      3707      7268      3213      7530      3667      8052      3694
dram[9]:       7329      3664      7535      3391      6867      3241      7510      3188      7582      3708      7340      3067      7016      3607      7652      3756
dram[10]:       7518      3581      8105      3443      6806      3161      7519      3178      6991      3615      6776      2917      6695      3437      7808      3833
maximum mf latency per bank:
dram[0]:     169875    147891    171195    145304    166569    165999    161366    160933    166560    166127    152968    137340    171083    142682    165994    147913
dram[1]:     170110    147905    145735    145290    166570    166119    161361    160930    166558    165992    152971    137490    171209    142553    165992    147894
dram[2]:     170112    147911    145732    145300    166569    166011    161357    160934    166560    166127    152969    137469    171203    142676    165995    147894
dram[3]:     170112    147905    145738    145285    166586    166133    161366    160909    166557    165994    152975    152799    171201    142547    165989    147890
dram[4]:     170119    147911    171084    145287    166598    166139    161358    160943    166557    166108    152966    152912    171210    142665    165996    147765
dram[5]:     170110    147904    171196    145284    166583    166154    161350    160904    166560    166008    160139    159602    171210    142549    165876    147890
dram[6]:     170112    147911    171082    145285    166583    166138    161348    160782    166573    166127    160251    159805    171206    147589    165993    147763
dram[7]:     169874    147893    171197    145305    166579    166139    161349    160916    166573    166130    160136    159573    171084    147704    165872    147915
dram[8]:     170113    147892    171084    145300    166569    166134    161350    160783    166568    166142    160251    159795    171201    165819    165990    147876
dram[9]:     169874    147904    171198    145305    166569    166010    161347    160905    166560    166131    160139    159578    171085    165947    165872    147904
dram[10]:     170112    147900    171082    145303    166569    166134    161348    160786    166558    165989    160252    159796    171202    142685    165991    147905
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5372923 n_nop=5244185 n_act=6117 n_pre=6101 n_req=29130 n_rd=78048 n_write=38472 bw_util=0.04337
n_activity=455707 dram_eff=0.5114
bk0: 5160a 5326752i bk1: 5140a 5326424i bk2: 5100a 5325431i bk3: 5100a 5326088i bk4: 4916a 5330619i bk5: 4912a 5330867i bk6: 4520a 5332431i bk7: 4516a 5333398i bk8: 4540a 5331609i bk9: 4532a 5331583i bk10: 4556a 5332349i bk11: 4552a 5333650i bk12: 5072a 5326811i bk13: 5052a 5327484i bk14: 5192a 5324763i bk15: 5188a 5327359i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.101633
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5372923 n_nop=5244099 n_act=6130 n_pre=6114 n_req=29145 n_rd=78108 n_write=38472 bw_util=0.0434
n_activity=458479 dram_eff=0.5086
bk0: 5172a 5326212i bk1: 5160a 5326041i bk2: 4996a 5327498i bk3: 4980a 5328386i bk4: 5016a 5328643i bk5: 5004a 5329344i bk6: 4496a 5332673i bk7: 4492a 5332779i bk8: 4556a 5331271i bk9: 4544a 5331364i bk10: 4568a 5333022i bk11: 4576a 5332351i bk12: 5092a 5327111i bk13: 5064a 5328267i bk14: 5200a 5323947i bk15: 5192a 5325264i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.103023
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5372923 n_nop=5244045 n_act=6143 n_pre=6127 n_req=29152 n_rd=78112 n_write=38496 bw_util=0.04341
n_activity=458040 dram_eff=0.5092
bk0: 5264a 5325493i bk1: 5248a 5324848i bk2: 4984a 5326892i bk3: 4972a 5327595i bk4: 5024a 5328660i bk5: 5020a 5329888i bk6: 4508a 5331989i bk7: 4492a 5331634i bk8: 4556a 5333047i bk9: 4548a 5332045i bk10: 4580a 5332813i bk11: 4580a 5331689i bk12: 5076a 5327239i bk13: 5056a 5327888i bk14: 5104a 5326420i bk15: 5100a 5327274i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.103516
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5372923 n_nop=5243853 n_act=6245 n_pre=6229 n_req=29149 n_rd=78124 n_write=38472 bw_util=0.0434
n_activity=457040 dram_eff=0.5102
bk0: 5268a 5324366i bk1: 5244a 5324754i bk2: 4992a 5327445i bk3: 4976a 5326296i bk4: 5040a 5328056i bk5: 5024a 5328589i bk6: 4500a 5331936i bk7: 4496a 5331269i bk8: 4572a 5331354i bk9: 4564a 5330920i bk10: 4560a 5332883i bk11: 4556a 5332689i bk12: 5096a 5327244i bk13: 5072a 5327201i bk14: 5084a 5326595i bk15: 5080a 5326473i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.1031
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5372923 n_nop=5244039 n_act=6160 n_pre=6144 n_req=29145 n_rd=78076 n_write=38504 bw_util=0.0434
n_activity=458421 dram_eff=0.5086
bk0: 5264a 5325385i bk1: 5248a 5325021i bk2: 4992a 5328212i bk3: 4976a 5327887i bk4: 4952a 5329182i bk5: 4952a 5330781i bk6: 4592a 5331681i bk7: 4588a 5331077i bk8: 4552a 5331704i bk9: 4552a 5331690i bk10: 4552a 5331796i bk11: 4548a 5333421i bk12: 5076a 5328037i bk13: 5052a 5327540i bk14: 5096a 5326594i bk15: 5084a 5327174i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.103097
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5372923 n_nop=5243877 n_act=6257 n_pre=6241 n_req=29137 n_rd=78076 n_write=38472 bw_util=0.04338
n_activity=457208 dram_eff=0.5098
bk0: 5160a 5325948i bk1: 5152a 5326316i bk2: 5064a 5327541i bk3: 5052a 5327144i bk4: 4952a 5329379i bk5: 4944a 5328645i bk6: 4576a 5330925i bk7: 4568a 5331149i bk8: 4564a 5331003i bk9: 4556a 5330617i bk10: 4572a 5332692i bk11: 4568a 5332514i bk12: 5084a 5327301i bk13: 5064a 5327087i bk14: 5100a 5326201i bk15: 5100a 5327684i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.10135
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5372923 n_nop=5244077 n_act=6167 n_pre=6151 n_req=29132 n_rd=78056 n_write=38472 bw_util=0.04338
n_activity=458067 dram_eff=0.5088
bk0: 5144a 5325564i bk1: 5140a 5326833i bk2: 5076a 5326748i bk3: 5048a 5327571i bk4: 4944a 5328970i bk5: 4924a 5330335i bk6: 4596a 5331344i bk7: 4584a 5331315i bk8: 4560a 5331531i bk9: 4560a 5332686i bk10: 4564a 5332560i bk11: 4564a 5333081i bk12: 4976a 5328870i bk13: 4964a 5328996i bk14: 5208a 5325594i bk15: 5204a 5325872i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.102143
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5372923 n_nop=5243661 n_act=6321 n_pre=6305 n_req=29159 n_rd=78108 n_write=38528 bw_util=0.04342
n_activity=458731 dram_eff=0.5085
bk0: 5148a 5325749i bk1: 5128a 5326450i bk2: 5076a 5325906i bk3: 5068a 5327270i bk4: 4928a 5329941i bk5: 4932a 5329828i bk6: 4596a 5331446i bk7: 4596a 5330931i bk8: 4488a 5331769i bk9: 4480a 5331525i bk10: 4672a 5331468i bk11: 4668a 5332416i bk12: 4968a 5328357i bk13: 4968a 5327750i bk14: 5192a 5325840i bk15: 5200a 5326488i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.101189
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5372923 n_nop=5244289 n_act=6057 n_pre=6041 n_req=29134 n_rd=78064 n_write=38472 bw_util=0.04338
n_activity=457328 dram_eff=0.5096
bk0: 5148a 5326340i bk1: 5136a 5327642i bk2: 5096a 5327098i bk3: 5084a 5327688i bk4: 4908a 5330577i bk5: 4884a 5330990i bk6: 4600a 5331899i bk7: 4596a 5331544i bk8: 4480a 5332523i bk9: 4472a 5332796i bk10: 4652a 5331021i bk11: 4652a 5332233i bk12: 4984a 5328905i bk13: 4956a 5328786i bk14: 5212a 5325736i bk15: 5204a 5326412i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.101873
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7fde7c6b9c40 :  mf: uid=4499952, sid25:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (4448618), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5372923 n_nop=5244169 n_act=6118 n_pre=6102 n_req=29134 n_rd=78062 n_write=38472 bw_util=0.04338
n_activity=456437 dram_eff=0.5106
bk0: 5236a 5325848i bk1: 5228a 5326125i bk2: 5088a 5325915i bk3: 5074a 5326608i bk4: 4888a 5331492i bk5: 4884a 5330578i bk6: 4600a 5330543i bk7: 4596a 5331862i bk8: 4488a 5332518i bk9: 4480a 5331959i bk10: 4664a 5330625i bk11: 4652a 5332109i bk12: 4976a 5327127i bk13: 4972a 5328465i bk14: 5120a 5326533i bk15: 5116a 5328324i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.102117
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5372923 n_nop=5244035 n_act=6146 n_pre=6130 n_req=29153 n_rd=78084 n_write=38528 bw_util=0.04341
n_activity=457122 dram_eff=0.5102
bk0: 5224a 5326289i bk1: 5220a 5325452i bk2: 5088a 5326691i bk3: 5080a 5327099i bk4: 4908a 5330437i bk5: 4888a 5331691i bk6: 4604a 5331495i bk7: 4596a 5331772i bk8: 4488a 5332832i bk9: 4484a 5332596i bk10: 4584a 5332472i bk11: 4592a 5333255i bk12: 5072a 5327800i bk13: 5032a 5327617i bk14: 5116a 5326900i bk15: 5108a 5326348i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.10193

========= L2 cache stats =========
L2_cache_bank[0]: Access = 14847, Miss = 9764, Miss_rate = 0.658, Pending_hits = 299, Reservation_fails = 0
L2_cache_bank[1]: Access = 14812, Miss = 9748, Miss_rate = 0.658, Pending_hits = 1194, Reservation_fails = 0
L2_cache_bank[2]: Access = 14819, Miss = 9774, Miss_rate = 0.660, Pending_hits = 256, Reservation_fails = 0
L2_cache_bank[3]: Access = 14798, Miss = 9753, Miss_rate = 0.659, Pending_hits = 1189, Reservation_fails = 0
L2_cache_bank[4]: Access = 14805, Miss = 9774, Miss_rate = 0.660, Pending_hits = 263, Reservation_fails = 0
L2_cache_bank[5]: Access = 14802, Miss = 9754, Miss_rate = 0.659, Pending_hits = 1182, Reservation_fails = 0
L2_cache_bank[6]: Access = 14788, Miss = 9778, Miss_rate = 0.661, Pending_hits = 276, Reservation_fails = 0
L2_cache_bank[7]: Access = 14787, Miss = 9753, Miss_rate = 0.660, Pending_hits = 1186, Reservation_fails = 0
L2_cache_bank[8]: Access = 14829, Miss = 9769, Miss_rate = 0.659, Pending_hits = 290, Reservation_fails = 0
L2_cache_bank[9]: Access = 14833, Miss = 9750, Miss_rate = 0.657, Pending_hits = 1206, Reservation_fails = 0
L2_cache_bank[10]: Access = 14826, Miss = 9768, Miss_rate = 0.659, Pending_hits = 281, Reservation_fails = 0
L2_cache_bank[11]: Access = 14819, Miss = 9751, Miss_rate = 0.658, Pending_hits = 1220, Reservation_fails = 0
L2_cache_bank[12]: Access = 14812, Miss = 9767, Miss_rate = 0.659, Pending_hits = 267, Reservation_fails = 0
L2_cache_bank[13]: Access = 14819, Miss = 9747, Miss_rate = 0.658, Pending_hits = 1213, Reservation_fails = 0
L2_cache_bank[14]: Access = 14840, Miss = 9767, Miss_rate = 0.658, Pending_hits = 264, Reservation_fails = 0
L2_cache_bank[15]: Access = 14840, Miss = 9760, Miss_rate = 0.658, Pending_hits = 1207, Reservation_fails = 0
L2_cache_bank[16]: Access = 14823, Miss = 9770, Miss_rate = 0.659, Pending_hits = 267, Reservation_fails = 0
L2_cache_bank[17]: Access = 14816, Miss = 9746, Miss_rate = 0.658, Pending_hits = 1197, Reservation_fails = 0
L2_cache_bank[18]: Access = 14815, Miss = 9765, Miss_rate = 0.659, Pending_hits = 270, Reservation_fails = 0
L2_cache_bank[19]: Access = 14822, Miss = 9751, Miss_rate = 0.658, Pending_hits = 1210, Reservation_fails = 0
L2_cache_bank[20]: Access = 14840, Miss = 9771, Miss_rate = 0.658, Pending_hits = 265, Reservation_fails = 0
L2_cache_bank[21]: Access = 14840, Miss = 9750, Miss_rate = 0.657, Pending_hits = 1188, Reservation_fails = 0
L2_total_cache_accesses = 326032
L2_total_cache_misses = 214730
L2_total_cache_miss_rate = 0.6586
L2_total_cache_pending_hits = 16190
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 92522
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16022
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 111144
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2272
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 103568
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 141
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 219688
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 105840
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.004
L2_cache_fill_port_util = 0.013

icnt_total_pkts_mem_to_simt=1047984
icnt_total_pkts_simt_to_mem=749392
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.61976
	minimum = 6
	maximum = 50
Network latency average = 8.42349
	minimum = 6
	maximum = 42
Slowest packet = 559994
Flit latency average = 6.85762
	minimum = 6
	maximum = 40
Slowest flit = 1693245
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0223486
	minimum = 0.0176851 (at node 1)
	maximum = 0.0265276 (at node 23)
Accepted packet rate average = 0.0223486
	minimum = 0.0176851 (at node 1)
	maximum = 0.0265276 (at node 23)
Injected flit rate average = 0.061596
	minimum = 0.0407526 (at node 1)
	maximum = 0.0816493 (at node 42)
Accepted flit rate average= 0.061596
	minimum = 0.0567076 (at node 1)
	maximum = 0.0850614 (at node 23)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.65026 (7 samples)
	minimum = 6 (7 samples)
	maximum = 49.2857 (7 samples)
Network latency average = 8.4411 (7 samples)
	minimum = 6 (7 samples)
	maximum = 46.2857 (7 samples)
Flit latency average = 6.91582 (7 samples)
	minimum = 6 (7 samples)
	maximum = 43.1429 (7 samples)
Fragmentation average = 0 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0 (7 samples)
Injected packet rate average = 0.0180452 (7 samples)
	minimum = 0.0142798 (7 samples)
	maximum = 0.0214194 (7 samples)
Accepted packet rate average = 0.0180452 (7 samples)
	minimum = 0.0142798 (7 samples)
	maximum = 0.0214194 (7 samples)
Injected flit rate average = 0.0497354 (7 samples)
	minimum = 0.0329049 (7 samples)
	maximum = 0.0659311 (7 samples)
Accepted flit rate average = 0.0497354 (7 samples)
	minimum = 0.0457892 (7 samples)
	maximum = 0.0686827 (7 samples)
Injected packet size average = 2.75616 (7 samples)
Accepted packet size average = 2.75616 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 54 min, 53 sec (6893 sec)
gpgpu_simulation_rate = 29296 (inst/sec)
gpgpu_simulation_rate = 645 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 8: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 8 
gpu_sim_cycle = 39343
gpu_sim_insn = 28848876
gpu_ipc =     733.2658
gpu_tot_sim_cycle = 4710112
gpu_tot_sim_insn = 230791008
gpu_tot_ipc =      48.9991
gpu_tot_issued_cta = 512
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 4640
partiton_reqs_in_parallel = 865546
partiton_reqs_in_parallel_total    = 63658518
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      13.6991
partiton_reqs_in_parallel_util = 865546
partiton_reqs_in_parallel_util_total    = 63658518
gpu_sim_cycle_parition_util = 39343
gpu_tot_sim_cycle_parition_util    = 2893569
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 326032
L2_BW  =     112.0361 GB/Sec
L2_BW_total  =       7.4967 GB/Sec
gpu_total_sim_rate=32927

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4633824
	L1I_total_cache_misses = 2440
	L1I_total_cache_miss_rate = 0.0005
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 14336
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.1138
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 12704
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4631384
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2440
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 14336
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4633824
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
38616, 37143, 37175, 38550, 38627, 37151, 37184, 38527, 9662, 9278, 9313, 6023, 
gpgpu_n_tot_thrd_icount = 266555392
gpgpu_n_tot_w_icount = 8329856
gpgpu_n_stall_shd_mem = 13742
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 251072
gpgpu_n_mem_write_global = 120960
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 6129664
gpgpu_n_store_insn = 3810240
gpgpu_n_shmem_insn = 25242304
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 458752
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 147
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 12151
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:226883	W0_Idle:2576905	W0_Scoreboard:151280589	W1:483840	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:3265440	W32:4580576
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2008576 {8:251072,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16450560 {136:120960,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 28339712 {40:60480,136:190592,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 967680 {8:120960,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 412 
maxdqlatency = 0 
maxmflatency = 171210 
averagemflatency = 4632 
max_icnt2mem_latency = 170961 
max_icnt2sh_latency = 4710111 
mrq_lat_table:192878 	29490 	15523 	45357 	46179 	25602 	8766 	3300 	99 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	212317 	142333 	424 	18 	104 	162 	159 	695 	2110 	9971 	3767 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	3 	269266 	8042 	43 	0 	78190 	1 	1 	4 	38 	98 	152 	159 	714 	2101 	9970 	3754 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	209573 	41028 	499 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	252 	2016 	6004 	82448 	30240 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1558 	180 	14 	1 	3 	3 	7 	28 	131 	453 	134 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    325633    325265    350478    350014    291247    291356    336053    335594    418343    417887    307915    307794    363622    363158    321496    321957 
dram[1]:    325633    325277    350598    350132    291237    291228    336047    335589    418330    417764    307906    307781    363625    363160    321481    321947 
dram[2]:    325625    325266    350479    350016    291246    291354    336050    335587    418338    417880    307915    307794    363629    363051    360542    361005 
dram[3]:    325627    325265    350590    350125    291238    291237    336047    335590    418222    417760    307915    307795    363625    363161    321492    360978 
dram[4]:    325636    325270    350476    350012    291245    291354    336046    335584    418338    417870    308016    308027    363516    363047    321608    360996 
dram[5]:    325625    325263    350597    350133    291246    291451    336046    335589    418211    417756    307798    307679    363635    363172    321483    321944 
dram[6]:    325625    325263    350590    350019    291244    291355    336051    335592    418326    417873    308022    308031    363509    363040    321605    322072 
dram[7]:    325628    325262    350590    350122    291244    291354    336049    335586    418215    417762    307786    307679    363633    363169    321484    321946 
dram[8]:    325627    325262    350601    350133    291247    291465    336056    335596    418339    417881    308012    308016    363513    363051    321601    322056 
dram[9]:    325627    325263    350598    350029    291245    291355    336053    335597    418339    417886    307792    307671    363628    363164    321490    321946 
dram[10]:    325631    325263    350590    350127    291245    291237    336045    335584    418323    417860    307905    307800    363627    363163    321489    321946 
average row accesses per activate:
dram[0]:  4.929047  4.739316  4.353755  4.414830  4.876457  4.966746  4.574519  4.627737  4.732360  4.944020  4.850374  4.835821  4.937931  4.937788  5.063492  5.095891 
dram[1]:  4.818182  4.760171  4.387755  4.489540  4.861678  4.832957  4.864102  4.704715  4.707729  4.781327  4.751220  4.653938  5.089835  5.109524  5.022472  4.791845 
dram[2]:  5.024282  4.896552  4.529536  4.581197  5.025761  4.976798  4.545455  4.503563  4.971939  4.807407  4.701205  4.612293  4.974537  4.951501  4.832230  4.905829 
dram[3]:  4.824152  4.947712  4.467775  4.459459  4.875283  4.833333  4.674877  4.495261  4.510393  4.689904  4.621428  4.553991  5.080189  5.030445  4.810573  4.694623 
dram[4]:  4.894624  4.844350  4.591880  4.496855  4.839080  4.657080  4.551402  4.517401  4.969388  4.994872  4.752451  4.750000  4.807606  4.949192  4.827815  4.918919 
dram[5]:  4.739872  4.755888  4.689507  4.723542  4.805936  4.704698  4.718447  4.495370  4.464531  4.553738  4.729927  4.648325  4.933486  4.747787  4.746204  4.873051 
dram[6]:  4.844978  4.800866  4.716129  4.847007  4.799087  4.578603  4.640476  4.633333  4.642857  4.620853  4.771499  4.928934  4.712359  4.592105  4.895196  4.968958 
dram[7]:  4.673684  4.663158  4.607143  4.651804  4.901869  4.603070  4.753659  4.629454  4.206594  4.365297  4.868293  4.865854  4.929412  4.614537  4.721519  4.838013 
dram[8]:  4.586777  4.687104  4.757576  4.856194  4.880562  4.638393  4.936709  4.934177  4.674817  4.692875  5.040506  4.952736  4.870070  4.765376  5.168203  4.957964 
dram[9]:  4.707469  4.752621  4.575000  4.716129  4.997596  4.935867  4.862843  4.836228  4.570406  4.598557  4.863415  4.718009  4.876744  4.796339  4.939189  5.016018 
dram[10]:  4.662551  4.689441  4.682303  4.648305  4.747153  4.620000  4.926768  4.860349  4.527187  4.471962  4.841584  4.846535  5.102138  4.937644  4.914798  4.792122 
average row locality = 367194/77090 = 4.763186
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1479      1474      1467      1467      1416      1415      1287      1286      1305      1303      1313      1312      1444      1439      1485      1484 
dram[1]:      1482      1479      1438      1434      1444      1441      1281      1280      1309      1306      1316      1318      1449      1442      1487      1485 
dram[2]:      1508      1504      1435      1432      1446      1445      1284      1280      1309      1307      1319      1319      1445      1440      1461      1460 
dram[3]:      1509      1503      1437      1433      1450      1446      1282      1281      1313      1311      1313      1312      1450      1444      1456      1455 
dram[4]:      1508      1504      1437      1433      1425      1425      1308      1307      1308      1308      1311      1310      1445      1439      1459      1456 
dram[5]:      1479      1477      1458      1455      1425      1423      1304      1302      1311      1309      1316      1315      1447      1442      1460      1460 
dram[6]:      1475      1474      1461      1454      1422      1417      1309      1306      1310      1310      1314      1314      1417      1414      1490      1489 
dram[7]:      1476      1471      1461      1459      1418      1419      1309      1309      1290      1288      1344      1343      1415      1415      1486      1488 
dram[8]:      1476      1473      1466      1463      1412      1406      1310      1309      1288      1286      1339      1339      1419      1412      1491      1489 
dram[9]:      1501      1499      1464      1461      1407      1406      1310      1309      1291      1289      1342      1339      1417      1416      1465      1464 
dram[10]:      1498      1497      1464      1462      1412      1407      1311      1309      1291      1290      1320      1322      1444      1434      1464      1462 
total reads: 246234
bank skew: 1509/1280 = 1.18
chip skew: 22395/22376 = 1.00
number of total write accesses:
dram[0]:       744       744       736       736       676       676       616       616       640       640       632       632       704       704       748       748 
dram[1]:       744       744       712       712       700       700       616       616       640       640       632       632       704       704       748       748 
dram[2]:       768       768       712       712       700       700       616       616       640       640       632       632       704       704       728       728 
dram[3]:       768       768       712       712       700       700       616       616       640       640       628       628       704       704       728       728 
dram[4]:       768       768       712       712       680       680       640       640       640       640       628       628       704       704       728       728 
dram[5]:       744       744       732       732       680       680       640       640       640       640       628       628       704       704       728       728 
dram[6]:       744       744       732       732       680       680       640       640       640       640       628       628       680       680       752       752 
dram[7]:       744       744       732       732       680       680       640       640       624       624       652       652       680       680       752       752 
dram[8]:       744       744       732       732       672       672       640       640       624       624       652       652       680       680       752       752 
dram[9]:       768       768       732       732       672       672       640       640       624       624       652       652       680       680       728       728 
dram[10]:       768       768       732       732       672       672       640       640       624       624       636       636       704       704       728       728 
total reads: 120960
bank skew: 768/616 = 1.25
chip skew: 11008/10992 = 1.00
average mf latency per bank:
dram[0]:       6768      3316      6760      2821      5679      2693      6137      2740      6207      3143      5912      2585      6162      3036      6819      3230
dram[1]:       6350      3096      6395      2945      5904      2691      6519      2817      6630      3283      5929      2537      6362      3128      6469      3158
dram[2]:       6740      3162      6444      2966      6263      2813      6311      2664      6430      3177      5899      2614      6113      3071      6270      3157
dram[3]:       6980      3245      6579      2924      6169      2750      6128      2643      6086      3111      5479      2604      6198      3116      6431      3184
dram[4]:       6938      3308      6206      2792      5964      2864      6035      2628      6528      3186      5575      2688      6753      3210      6501      3290
dram[5]:       6430      3252      6081      2823      6058      2853      6364      2702      6857      3277      5749      2894      7008      3197      6473      3258
dram[6]:       6579      3353      6563      3020      6063      2755      6406      2726      6586      3163      5691      2859      6758      3326      6911      3299
dram[7]:       6406      3313      6723      3010      5761      2686      6195      2698      6547      3248      5937      2772      6584      3257      7282      3382
dram[8]:       6501      3300      6225      2871      5585      2684      6477      2822      6761      3258      6363      2828      6661      3256      7075      3261
dram[9]:       6427      3227      6576      2974      5984      2839      6613      2822      6633      3257      6428      2702      6208      3204      6725      3314
dram[10]:       6591      3154      7072      3020      5933      2769      6622      2813      6119      3177      5933      2570      5925      3054      6860      3381
maximum mf latency per bank:
dram[0]:     169875    147891    171195    145304    166569    165999    161366    160933    166560    166127    152968    137340    171083    142682    165994    147913
dram[1]:     170110    147905    145735    145290    166570    166119    161361    160930    166558    165992    152971    137490    171209    142553    165992    147894
dram[2]:     170112    147911    145732    145300    166569    166011    161357    160934    166560    166127    152969    137469    171203    142676    165995    147894
dram[3]:     170112    147905    145738    145285    166586    166133    161366    160909    166557    165994    152975    152799    171201    142547    165989    147890
dram[4]:     170119    147911    171084    145287    166598    166139    161358    160943    166557    166108    152966    152912    171210    142665    165996    147765
dram[5]:     170110    147904    171196    145284    166583    166154    161350    160904    166560    166008    160139    159602    171210    142549    165876    147890
dram[6]:     170112    147911    171082    145285    166583    166138    161348    160782    166573    166127    160251    159805    171206    147589    165993    147763
dram[7]:     169874    147893    171197    145305    166579    166139    161349    160916    166573    166130    160136    159573    171084    147704    165872    147915
dram[8]:     170113    147892    171084    145300    166569    166134    161350    160783    166568    166142    160251    159795    171201    165819    165990    147876
dram[9]:     169874    147904    171198    145305    166569    166010    161347    160905    166560    166131    160139    159578    171085    165947    165872    147904
dram[10]:     170112    147900    171082    145303    166569    166134    161348    160786    166558    165989    160252    159796    171202    142685    165991    147905
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5445976 n_nop=5298606 n_act=6957 n_pre=6941 n_req=33368 n_rd=89504 n_write=43968 bw_util=0.04902
n_activity=515206 dram_eff=0.5181
bk0: 5916a 5392556i bk1: 5896a 5392291i bk2: 5868a 5390791i bk3: 5868a 5392120i bk4: 5664a 5396425i bk5: 5660a 5397143i bk6: 5148a 5399039i bk7: 5144a 5400357i bk8: 5220a 5397998i bk9: 5212a 5398214i bk10: 5252a 5398785i bk11: 5248a 5400268i bk12: 5776a 5393177i bk13: 5756a 5393923i bk14: 5940a 5390846i bk15: 5936a 5393214i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.129098
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5445976 n_nop=5298504 n_act=6978 n_pre=6962 n_req=33383 n_rd=89564 n_write=43968 bw_util=0.04904
n_activity=518231 dram_eff=0.5153
bk0: 5928a 5392081i bk1: 5916a 5392104i bk2: 5752a 5392974i bk3: 5736a 5394443i bk4: 5776a 5393969i bk5: 5764a 5394863i bk6: 5124a 5399283i bk7: 5120a 5399986i bk8: 5236a 5398321i bk9: 5224a 5398044i bk10: 5264a 5399518i bk11: 5272a 5399264i bk12: 5796a 5393010i bk13: 5768a 5394733i bk14: 5948a 5389661i bk15: 5940a 5391108i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.130766
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5445976 n_nop=5298506 n_act=6955 n_pre=6939 n_req=33394 n_rd=89576 n_write=44000 bw_util=0.04905
n_activity=517270 dram_eff=0.5165
bk0: 6032a 5390945i bk1: 6016a 5390535i bk2: 5740a 5393075i bk3: 5728a 5393858i bk4: 5784a 5394583i bk5: 5780a 5395975i bk6: 5136a 5398581i bk7: 5120a 5398555i bk8: 5236a 5399720i bk9: 5228a 5398816i bk10: 5276a 5398868i bk11: 5276a 5398361i bk12: 5780a 5393646i bk13: 5760a 5394396i bk14: 5844a 5392029i bk15: 5840a 5392894i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.129786
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5445976 n_nop=5298302 n_act=7071 n_pre=7055 n_req=33387 n_rd=89580 n_write=43968 bw_util=0.04904
n_activity=516321 dram_eff=0.5173
bk0: 6036a 5390000i bk1: 6012a 5390344i bk2: 5748a 5393117i bk3: 5732a 5392413i bk4: 5800a 5393930i bk5: 5784a 5394576i bk6: 5128a 5398696i bk7: 5124a 5398415i bk8: 5252a 5398005i bk9: 5244a 5397649i bk10: 5252a 5399448i bk11: 5248a 5399307i bk12: 5800a 5393096i bk13: 5776a 5393511i bk14: 5824a 5392118i bk15: 5820a 5392487i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.129965
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7fdea6022980 :  mf: uid=5142595, sid03:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (4710109), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5445976 n_nop=5298460 n_act=7000 n_pre=6984 n_req=33383 n_rd=89532 n_write=44000 bw_util=0.04904
n_activity=517806 dram_eff=0.5158
bk0: 6032a 5390585i bk1: 6016a 5390580i bk2: 5748a 5394128i bk3: 5732a 5394305i bk4: 5700a 5394671i bk5: 5700a 5396731i bk6: 5232a 5398071i bk7: 5228a 5397930i bk8: 5232a 5398265i bk9: 5232a 5398172i bk10: 5244a 5398540i bk11: 5240a 5400574i bk12: 5780a 5394119i bk13: 5756a 5393888i bk14: 5836a 5391927i bk15: 5824a 5392587i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.129994
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5445976 n_nop=5298318 n_act=7087 n_pre=7071 n_req=33375 n_rd=89532 n_write=43968 bw_util=0.04903
n_activity=516888 dram_eff=0.5166
bk0: 5916a 5391554i bk1: 5908a 5391932i bk2: 5832a 5392945i bk3: 5820a 5393312i bk4: 5700a 5395372i bk5: 5692a 5394971i bk6: 5216a 5398069i bk7: 5208a 5398015i bk8: 5244a 5397651i bk9: 5236a 5397848i bk10: 5264a 5399165i bk11: 5260a 5399673i bk12: 5788a 5393425i bk13: 5768a 5393596i bk14: 5840a 5392134i bk15: 5840a 5393838i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.127767
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5445976 n_nop=5298470 n_act=7025 n_pre=7009 n_req=33368 n_rd=89504 n_write=43968 bw_util=0.04902
n_activity=517839 dram_eff=0.5155
bk0: 5900a 5391288i bk1: 5896a 5392559i bk2: 5844a 5392627i bk3: 5816a 5393551i bk4: 5688a 5394616i bk5: 5668a 5396539i bk6: 5236a 5397973i bk7: 5224a 5398229i bk8: 5240a 5398259i bk9: 5240a 5399680i bk10: 5256a 5399213i bk11: 5256a 5400220i bk12: 5668a 5394875i bk13: 5656a 5395611i bk14: 5960a 5390977i bk15: 5956a 5391399i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.128781
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5445976 n_nop=5298114 n_act=7141 n_pre=7125 n_req=33399 n_rd=89564 n_write=44032 bw_util=0.04906
n_activity=518107 dram_eff=0.5157
bk0: 5904a 5390999i bk1: 5884a 5392062i bk2: 5844a 5391461i bk3: 5836a 5393160i bk4: 5672a 5395937i bk5: 5676a 5396294i bk6: 5236a 5398550i bk7: 5236a 5397637i bk8: 5160a 5398022i bk9: 5152a 5398459i bk10: 5376a 5397682i bk11: 5372a 5399075i bk12: 5660a 5394591i bk13: 5660a 5394745i bk14: 5944a 5391434i bk15: 5952a 5392340i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.12616
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents
MSHR: tag=0xc01eec80, atomic=0 1 entries : 0x7fde7cd59840 :  mf: uid=5142596, sid03:w10, part=8, addr=0xc01eec80, load , size=128, unknown  status = IN_PARTITION_DRAM (4710111), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5445976 n_nop=5298704 n_act=6905 n_pre=6889 n_req=33370 n_rd=89510 n_write=43968 bw_util=0.04902
n_activity=516725 dram_eff=0.5166
bk0: 5904a 5391918i bk1: 5892a 5393936i bk2: 5864a 5392550i bk3: 5852a 5393503i bk4: 5648a 5396156i bk5: 5622a 5396936i bk6: 5240a 5398322i bk7: 5236a 5398565i bk8: 5152a 5399316i bk9: 5144a 5399873i bk10: 5356a 5397578i bk11: 5356a 5399039i bk12: 5676a 5394639i bk13: 5648a 5395336i bk14: 5964a 5391114i bk15: 5956a 5391719i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.128468
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5445976 n_nop=5298584 n_act=6960 n_pre=6944 n_req=33372 n_rd=89520 n_write=43968 bw_util=0.04902
n_activity=515708 dram_eff=0.5177
bk0: 6004a 5391275i bk1: 5996a 5391606i bk2: 5856a 5391501i bk3: 5844a 5393079i bk4: 5628a 5397713i bk5: 5624a 5397338i bk6: 5240a 5397573i bk7: 5236a 5398846i bk8: 5164a 5398852i bk9: 5156a 5398950i bk10: 5368a 5396776i bk11: 5356a 5398290i bk12: 5668a 5393555i bk13: 5664a 5395513i bk14: 5860a 5392347i bk15: 5856a 5394506i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.129507
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7fde7ccf9930 :  mf: uid=5142594, sid03:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (4710106), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5445976 n_nop=5298388 n_act=7012 n_pre=6996 n_req=33395 n_rd=89548 n_write=44032 bw_util=0.04906
n_activity=516872 dram_eff=0.5169
bk0: 5992a 5391847i bk1: 5988a 5391218i bk2: 5856a 5392280i bk3: 5848a 5393066i bk4: 5648a 5395899i bk5: 5628a 5397258i bk6: 5244a 5398290i bk7: 5236a 5398821i bk8: 5164a 5399699i bk9: 5160a 5399795i bk10: 5280a 5398962i bk11: 5288a 5400137i bk12: 5776a 5393473i bk13: 5736a 5393840i bk14: 5856a 5392814i bk15: 5848a 5392233i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.128811

========= L2 cache stats =========
L2_cache_bank[0]: Access = 16960, Miss = 11196, Miss_rate = 0.660, Pending_hits = 304, Reservation_fails = 0
L2_cache_bank[1]: Access = 16924, Miss = 11180, Miss_rate = 0.661, Pending_hits = 1205, Reservation_fails = 0
L2_cache_bank[2]: Access = 16932, Miss = 11206, Miss_rate = 0.662, Pending_hits = 261, Reservation_fails = 0
L2_cache_bank[3]: Access = 16912, Miss = 11185, Miss_rate = 0.661, Pending_hits = 1201, Reservation_fails = 0
L2_cache_bank[4]: Access = 16920, Miss = 11207, Miss_rate = 0.662, Pending_hits = 267, Reservation_fails = 0
L2_cache_bank[5]: Access = 16916, Miss = 11187, Miss_rate = 0.661, Pending_hits = 1188, Reservation_fails = 0
L2_cache_bank[6]: Access = 16900, Miss = 11210, Miss_rate = 0.663, Pending_hits = 280, Reservation_fails = 0
L2_cache_bank[7]: Access = 16900, Miss = 11185, Miss_rate = 0.662, Pending_hits = 1197, Reservation_fails = 0
L2_cache_bank[8]: Access = 16944, Miss = 11201, Miss_rate = 0.661, Pending_hits = 296, Reservation_fails = 0
L2_cache_bank[9]: Access = 16948, Miss = 11182, Miss_rate = 0.660, Pending_hits = 1219, Reservation_fails = 0
L2_cache_bank[10]: Access = 16940, Miss = 11200, Miss_rate = 0.661, Pending_hits = 284, Reservation_fails = 0
L2_cache_bank[11]: Access = 16932, Miss = 11183, Miss_rate = 0.660, Pending_hits = 1225, Reservation_fails = 0
L2_cache_bank[12]: Access = 16924, Miss = 11198, Miss_rate = 0.662, Pending_hits = 271, Reservation_fails = 0
L2_cache_bank[13]: Access = 16932, Miss = 11178, Miss_rate = 0.660, Pending_hits = 1225, Reservation_fails = 0
L2_cache_bank[14]: Access = 16956, Miss = 11199, Miss_rate = 0.660, Pending_hits = 270, Reservation_fails = 0
L2_cache_bank[15]: Access = 16956, Miss = 11192, Miss_rate = 0.660, Pending_hits = 1217, Reservation_fails = 0
L2_cache_bank[16]: Access = 16936, Miss = 11201, Miss_rate = 0.661, Pending_hits = 272, Reservation_fails = 0
L2_cache_bank[17]: Access = 16928, Miss = 11177, Miss_rate = 0.660, Pending_hits = 1203, Reservation_fails = 0
L2_cache_bank[18]: Access = 16928, Miss = 11197, Miss_rate = 0.661, Pending_hits = 275, Reservation_fails = 0
L2_cache_bank[19]: Access = 16936, Miss = 11183, Miss_rate = 0.660, Pending_hits = 1220, Reservation_fails = 0
L2_cache_bank[20]: Access = 16956, Miss = 11204, Miss_rate = 0.661, Pending_hits = 270, Reservation_fails = 0
L2_cache_bank[21]: Access = 16956, Miss = 11183, Miss_rate = 0.660, Pending_hits = 1196, Reservation_fails = 0
L2_total_cache_accesses = 372536
L2_total_cache_misses = 246234
L2_total_cache_miss_rate = 0.6610
L2_total_cache_pending_hits = 16346
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 107366
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16178
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 127528
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2272
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 118688
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 141
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 251072
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 120960
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.005
L2_cache_fill_port_util = 0.015

icnt_total_pkts_mem_to_simt=1197344
icnt_total_pkts_simt_to_mem=856376
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.50059
	minimum = 6
	maximum = 48
Network latency average = 8.37827
	minimum = 6
	maximum = 44
Slowest packet = 653187
Flit latency average = 6.82321
	minimum = 6
	maximum = 40
Slowest flit = 1800423
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0236409
	minimum = 0.0187077 (at node 0)
	maximum = 0.0280616 (at node 3)
Accepted packet rate average = 0.0236409
	minimum = 0.0187077 (at node 0)
	maximum = 0.0280616 (at node 3)
Injected flit rate average = 0.0651578
	minimum = 0.0431091 (at node 0)
	maximum = 0.0863708 (at node 42)
Accepted flit rate average= 0.0651578
	minimum = 0.0599868 (at node 0)
	maximum = 0.0899802 (at node 3)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.63155 (8 samples)
	minimum = 6 (8 samples)
	maximum = 49.125 (8 samples)
Network latency average = 8.43325 (8 samples)
	minimum = 6 (8 samples)
	maximum = 46 (8 samples)
Flit latency average = 6.90425 (8 samples)
	minimum = 6 (8 samples)
	maximum = 42.75 (8 samples)
Fragmentation average = 0 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0 (8 samples)
Injected packet rate average = 0.0187447 (8 samples)
	minimum = 0.0148333 (8 samples)
	maximum = 0.0222497 (8 samples)
Accepted packet rate average = 0.0187447 (8 samples)
	minimum = 0.0148333 (8 samples)
	maximum = 0.0222497 (8 samples)
Injected flit rate average = 0.0516632 (8 samples)
	minimum = 0.0341805 (8 samples)
	maximum = 0.0684861 (8 samples)
Accepted flit rate average = 0.0516632 (8 samples)
	minimum = 0.0475639 (8 samples)
	maximum = 0.0713449 (8 samples)
Injected packet size average = 2.75615 (8 samples)
Accepted packet size average = 2.75615 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 56 min, 49 sec (7009 sec)
gpgpu_simulation_rate = 32927 (inst/sec)
gpgpu_simulation_rate = 672 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 9: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 9 
gpu_sim_cycle = 38890
gpu_sim_insn = 28848876
gpu_ipc =     741.8071
gpu_tot_sim_cycle = 4971152
gpu_tot_sim_insn = 259639884
gpu_tot_ipc =      52.2293
gpu_tot_issued_cta = 576
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 5065
partiton_reqs_in_parallel = 855580
partiton_reqs_in_parallel_total    = 64524064
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      13.1518
partiton_reqs_in_parallel_util = 855580
partiton_reqs_in_parallel_util_total    = 64524064
gpu_sim_cycle_parition_util = 38890
gpu_tot_sim_cycle_parition_util    = 2932912
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 372536
L2_BW  =     113.3411 GB/Sec
L2_BW_total  =       7.9898 GB/Sec
gpu_total_sim_rate=36440

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5213052
	L1I_total_cache_misses = 2440
	L1I_total_cache_miss_rate = 0.0005
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 16128
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.1012
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 14496
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5210612
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2440
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 16128
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5213052
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
43442, 41781, 41821, 43365, 43453, 41793, 41831, 43337, 9662, 9278, 9313, 6023, 
gpgpu_n_tot_thrd_icount = 299874816
gpgpu_n_tot_w_icount = 9371088
gpgpu_n_stall_shd_mem = 13769
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 282456
gpgpu_n_mem_write_global = 136080
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 6895872
gpgpu_n_store_insn = 4286520
gpgpu_n_shmem_insn = 28397592
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 516096
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 174
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 12151
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:257354	W0_Idle:2591794	W0_Scoreboard:152409143	W1:544320	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:3673620	W32:5153148
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2259648 {8:282456,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 18506880 {136:136080,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 31882176 {40:68040,136:214416,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1088640 {8:136080,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 412 
maxdqlatency = 0 
maxmflatency = 171210 
averagemflatency = 4142 
max_icnt2mem_latency = 170961 
max_icnt2sh_latency = 4971151 
mrq_lat_table:214619 	33580 	18100 	49739 	51520 	30101 	11608 	4345 	206 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	245181 	155934 	463 	18 	104 	162 	159 	695 	2110 	9971 	3767 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	3 	313170 	10123 	46 	0 	78706 	1 	1 	4 	38 	98 	152 	159 	714 	2101 	9970 	3754 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	236003 	45885 	594 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	252 	2016 	6004 	82448 	45360 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1633 	182 	14 	1 	3 	3 	7 	28 	131 	453 	134 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    325633    325265    350478    350014    291247    291356    336053    335594    418343    417887    307915    307794    363622    363158    321496    321957 
dram[1]:    325633    325277    350598    350132    291237    291228    336047    335589    418330    417764    307906    307781    363625    363160    321481    321947 
dram[2]:    325625    325266    350479    350016    291246    291354    336050    335587    418338    417880    307915    307794    363629    363051    360542    361005 
dram[3]:    325627    325265    350590    350125    291238    291237    336047    335590    418222    417760    307915    307795    363625    363161    321492    360978 
dram[4]:    325636    325270    350476    350012    291245    291354    336046    335584    418338    417870    308016    308027    363516    363047    321608    360996 
dram[5]:    325625    325263    350597    350133    291246    291451    336046    335589    418211    417756    307798    307679    363635    363172    321483    321944 
dram[6]:    325625    325263    350590    350019    291244    291355    336051    335592    418326    417873    308022    308031    363509    363040    321605    322072 
dram[7]:    325628    325262    350590    350122    291244    291354    336049    335586    418215    417762    307786    307679    363633    363169    321484    321946 
dram[8]:    325627    325262    350601    350133    291247    291465    336056    335596    418339    417881    308012    308016    363513    363051    321601    322056 
dram[9]:    325627    325263    350598    350029    291245    291355    336053    335597    418339    417886    307792    307671    363628    363164    321490    321946 
dram[10]:    325631    325263    350590    350127    291245    291237    336045    335584    418323    417860    307905    307800    363627    363163    321489    321946 
average row accesses per activate:
dram[0]:  5.410367  5.208333  4.759615  4.824562  5.322727  5.418982  5.042155  5.099526  5.191943  5.418317  5.295400  5.280193  5.449665  5.450673  5.516411  5.575221 
dram[1]:  5.291139  5.229645  4.793651  4.902439  5.309734  5.279736  5.354115  5.183575  5.140515  5.219048  5.191943  5.088167  5.585813  5.608295  5.449244  5.230290 
dram[2]:  5.513978  5.378151  4.944672  5.000000  5.484018  5.432127  5.011655  4.967593  5.446650  5.271635  5.138173  5.043678  5.488739  5.440716  5.291221  5.369565 
dram[3]:  5.299587  5.433121  4.878788  4.870707  5.323009  5.279121  5.151079  4.958429  4.930493  5.097448  5.055555  4.984018  5.575343  5.523809  5.246809  5.124740 
dram[4]:  5.375262  5.322245  4.989669  4.910387  5.284753  5.090713  5.020501  4.984163  5.417284  5.444169  5.195238  5.192857  5.309368  5.462921  5.286938  5.384279 
dram[5]:  5.207900  5.225470  5.114345  5.150943  5.249443  5.141922  5.200946  4.961625  4.882222  4.954853  5.170213  5.083721  5.420000  5.223176  5.178197  5.311828 
dram[6]:  5.321277  5.274261  5.141963  5.281721  5.242762  5.008529  5.116009  5.109049  5.071594  5.048276  5.214797  5.381773  5.183007  5.055319  5.360169  5.438710 
dram[7]:  5.137577  5.127310  5.026531  5.074227  5.353075  5.034261  5.237530  5.104167  4.606838  4.754967  5.319905  5.317535  5.414578  5.079060  5.134146  5.277662 
dram[8]:  5.044355  5.152577  5.184874  5.289700  5.328767  5.071896  5.433497  5.431035  5.080189  5.099526  5.503685  5.410628  5.350562  5.240618  5.649554  5.427039 
dram[9]:  5.176113  5.224949  4.991903  5.141963  5.454332  5.388889  5.354369  5.326087  4.967742  4.997680  5.315166  5.161290  5.382353  5.272727  5.357143  5.485588 
dram[10]:  5.128514  5.157576  5.105590  5.069959  5.186666  5.052061  5.422605  5.351942  4.922374  4.864560  5.290865  5.295673  5.600000  5.427293  5.354979  5.226216 
average row locality = 413818/79342 = 5.215623
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1668      1663      1651      1651      1589      1588      1460      1459      1471      1469      1475      1474      1636      1631      1677      1676 
dram[1]:      1671      1668      1619      1615      1620      1617      1454      1453      1475      1472      1479      1481      1641      1634      1679      1677 
dram[2]:      1700      1696      1616      1613      1622      1621      1457      1453      1475      1473      1482      1482      1637      1632      1650      1649 
dram[3]:      1701      1695      1618      1614      1626      1622      1455      1454      1479      1477      1476      1475      1642      1636      1645      1644 
dram[4]:      1700      1696      1618      1614      1599      1599      1484      1483      1474      1474      1474      1473      1637      1631      1648      1645 
dram[5]:      1668      1666      1641      1638      1599      1597      1480      1478      1477      1475      1479      1478      1639      1634      1649      1649 
dram[6]:      1664      1663      1644      1637      1596      1591      1485      1482      1476      1476      1477      1477      1606      1603      1682      1681 
dram[7]:      1665      1660      1644      1642      1592      1593      1485      1485      1454      1452      1510      1509      1604      1604      1678      1680 
dram[8]:      1665      1662      1649      1646      1585      1579      1486      1485      1452      1450      1505      1505      1608      1601      1683      1681 
dram[9]:      1693      1691      1647      1644      1580      1579      1486      1485      1454      1452      1508      1505      1606      1605      1654      1653 
dram[10]:      1690      1689      1647      1645      1585      1580      1487      1485      1454      1453      1484      1486      1636      1626      1653      1651 
total reads: 277738
bank skew: 1701/1450 = 1.17
chip skew: 25259/25238 = 1.00
number of total write accesses:
dram[0]:       837       837       824       824       753       753       693       693       720       720       712       712       800       800       844       844 
dram[1]:       837       837       797       797       780       780       693       693       720       720       712       712       800       800       844       844 
dram[2]:       864       864       797       797       780       780       693       693       720       720       712       712       800       800       821       821 
dram[3]:       864       864       797       797       780       780       693       693       720       720       708       708       800       800       821       821 
dram[4]:       864       864       797       797       758       758       720       720       720       720       708       708       800       800       821       821 
dram[5]:       837       837       819       819       758       758       720       720       720       720       708       708       800       800       821       821 
dram[6]:       837       837       819       819       758       758       720       720       720       720       708       708       773       773       848       848 
dram[7]:       837       837       819       819       758       758       720       720       702       702       735       735       773       773       848       848 
dram[8]:       837       837       819       819       749       749       720       720       702       702       735       735       773       773       848       848 
dram[9]:       864       864       819       819       749       749       720       720       702       702       735       735       773       773       821       821 
dram[10]:       864       864       819       819       749       749       720       720       702       702       717       717       800       800       821       821 
total reads: 136080
bank skew: 864/693 = 1.25
chip skew: 12384/12366 = 1.00
average mf latency per bank:
dram[0]:       6031      2967      6041      2535      5097      2430      5451      2447      5535      2815      5282      2322      5461      2702      6065      2885
dram[1]:       5661      2772      5716      2645      5298      2427      5786      2514      5912      2939      5296      2279      5638      2784      5756      2822
dram[2]:       6008      2831      5759      2663      5619      2537      5604      2379      5734      2845      5269      2348      5418      2733      5580      2821
dram[3]:       6221      2905      5879      2626      5537      2480      5441      2361      5430      2787      4894      2338      5494      2773      5721      2845
dram[4]:       6184      2961      5547      2509      5351      2582      5361      2348      5821      2853      4978      2412      5982      2855      5784      2939
dram[5]:       5732      2910      5438      2537      5435      2572      5650      2412      6114      2934      5135      2596      6207      2844      5759      2911
dram[6]:       5863      2999      5869      2712      5439      2483      5689      2434      5873      2833      5082      2564      5984      2957      6149      2948
dram[7]:       5710      2963      6010      2704      5168      2422      5502      2410      5837      2908      5303      2488      5830      2896      6477      3021
dram[8]:       5794      2952      5569      2581      5012      2420      5751      2520      6026      2916      5680      2537      5899      2895      6294      2914
dram[9]:       5728      2888      5881      2672      5366      2558      5872      2520      5917      2917      5738      2425      5498      2850      5984      2961
dram[10]:       5873      2823      6322      2713      5322      2496      5880      2512      5460      2846      5296      2308      5251      2716      6104      3020
maximum mf latency per bank:
dram[0]:     169875    147891    171195    145304    166569    165999    161366    160933    166560    166127    152968    137340    171083    142682    165994    147913
dram[1]:     170110    147905    145735    145290    166570    166119    161361    160930    166558    165992    152971    137490    171209    142553    165992    147894
dram[2]:     170112    147911    145732    145300    166569    166011    161357    160934    166560    166127    152969    137469    171203    142676    165995    147894
dram[3]:     170112    147905    145738    145285    166586    166133    161366    160909    166557    165994    152975    152799    171201    142547    165989    147890
dram[4]:     170119    147911    171084    145287    166598    166139    161358    160943    166557    166108    152966    152912    171210    142665    165996    147765
dram[5]:     170110    147904    171196    145284    166583    166154    161350    160904    166560    166008    160139    159602    171210    142549    165876    147890
dram[6]:     170112    147911    171082    145285    166583    166138    161348    160782    166573    166127    160251    159805    171206    147589    165993    147763
dram[7]:     169874    147893    171197    145305    166579    166139    161349    160916    166573    166130    160136    159573    171084    147704    165872    147915
dram[8]:     170113    147892    171084    145300    166569    166134    161350    160783    166568    166142    160251    159795    171201    165819    165990    147876
dram[9]:     169874    147904    171198    145305    166569    166010    161347    160905    166560    166131    160139    159578    171085    165947    165872    147904
dram[10]:     170112    147900    171082    145303    166569    166134    161348    160786    166558    165989    160252    159796    171202    142685    165991    147905
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5518188 n_nop=5353482 n_act=7153 n_pre=7137 n_req=37604 n_rd=100952 n_write=49464 bw_util=0.05452
n_activity=571122 dram_eff=0.5267
bk0: 6672a 5458251i bk1: 6652a 5458928i bk2: 6604a 5456964i bk3: 6604a 5458279i bk4: 6356a 5462525i bk5: 6352a 5463225i bk6: 5840a 5465341i bk7: 5836a 5467457i bk8: 5884a 5464353i bk9: 5876a 5464663i bk10: 5900a 5465560i bk11: 5896a 5467246i bk12: 6544a 5458691i bk13: 6524a 5459396i bk14: 6708a 5456127i bk15: 6704a 5458592i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.153656
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc03ee880, atomic=0 1 entries : 0x7fde7d4dba70 :  mf: uid=5785239, sid11:w08, part=1, addr=0xc03ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (4971150), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5518188 n_nop=5353348 n_act=7186 n_pre=7170 n_req=37621 n_rd=101020 n_write=49464 bw_util=0.05454
n_activity=574345 dram_eff=0.524
bk0: 6684a 5457775i bk1: 6672a 5457910i bk2: 6476a 5458685i bk3: 6460a 5460630i bk4: 6480a 5460616i bk5: 6468a 5461457i bk6: 5816a 5465932i bk7: 5812a 5466594i bk8: 5900a 5464765i bk9: 5888a 5464680i bk10: 5916a 5466338i bk11: 5924a 5466228i bk12: 6564a 5458569i bk13: 6536a 5460471i bk14: 6716a 5454744i bk15: 6708a 5456480i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.156149
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents
MSHR: tag=0xc03ef480, atomic=0 1 entries : 0x7fde7d574e40 :  mf: uid=5785238, sid13:w10, part=2, addr=0xc03ef480, load , size=128, unknown  status = IN_PARTITION_DRAM (4971149), 

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5518188 n_nop=5353374 n_act=7151 n_pre=7135 n_req=37632 n_rd=101032 n_write=49496 bw_util=0.05456
n_activity=573061 dram_eff=0.5253
bk0: 6800a 5456472i bk1: 6784a 5456341i bk2: 6464a 5459082i bk3: 6452a 5460242i bk4: 6488a 5461143i bk5: 6484a 5462419i bk6: 5828a 5464898i bk7: 5812a 5465458i bk8: 5900a 5466409i bk9: 5892a 5465523i bk10: 5928a 5465469i bk11: 5928a 5465600i bk12: 6548a 5458850i bk13: 6528a 5460295i bk14: 6600a 5457257i bk15: 6596a 5458555i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.152835
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5518188 n_nop=5353146 n_act=7279 n_pre=7263 n_req=37625 n_rd=101036 n_write=49464 bw_util=0.05455
n_activity=572256 dram_eff=0.526
bk0: 6804a 5455059i bk1: 6780a 5455989i bk2: 6472a 5459145i bk3: 6456a 5458533i bk4: 6504a 5460726i bk5: 6488a 5460976i bk6: 5820a 5465371i bk7: 5816a 5465322i bk8: 5916a 5464081i bk9: 5908a 5464129i bk10: 5904a 5466215i bk11: 5900a 5466121i bk12: 6568a 5458494i bk13: 6544a 5459080i bk14: 6580a 5457424i bk15: 6576a 5458084i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.15383
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc03ef680, atomic=0 1 entries : 0x7fde7d5fc530 :  mf: uid=5785237, sid13:w11, part=4, addr=0xc03ef680, load , size=128, unknown  status = IN_PARTITION_DRAM (4971145), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5518188 n_nop=5353304 n_act=7200 n_pre=7184 n_req=37625 n_rd=100996 n_write=49504 bw_util=0.05455
n_activity=573694 dram_eff=0.5247
bk0: 6800a 5455863i bk1: 6784a 5456717i bk2: 6472a 5460116i bk3: 6456a 5460519i bk4: 6396a 5461048i bk5: 6396a 5463085i bk6: 5936a 5464321i bk7: 5932a 5464787i bk8: 5896a 5464869i bk9: 5896a 5464799i bk10: 5896a 5465082i bk11: 5892a 5467552i bk12: 6548a 5459243i bk13: 6524a 5459572i bk14: 6592a 5456997i bk15: 6580a 5457820i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.153853
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5518188 n_nop=5353162 n_act=7295 n_pre=7279 n_req=37613 n_rd=100988 n_write=49464 bw_util=0.05453
n_activity=573195 dram_eff=0.525
bk0: 6672a 5456543i bk1: 6664a 5457714i bk2: 6564a 5459106i bk3: 6552a 5459304i bk4: 6396a 5461822i bk5: 6388a 5461415i bk6: 5920a 5464557i bk7: 5912a 5464915i bk8: 5908a 5463867i bk9: 5900a 5463964i bk10: 5916a 5465828i bk11: 5912a 5466863i bk12: 6556a 5458938i bk13: 6536a 5459654i bk14: 6596a 5457573i bk15: 6596a 5459766i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.152499
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5518188 n_nop=5353326 n_act=7227 n_pre=7211 n_req=37606 n_rd=100960 n_write=49464 bw_util=0.05452
n_activity=573598 dram_eff=0.5245
bk0: 6656a 5456617i bk1: 6652a 5458389i bk2: 6576a 5458177i bk3: 6548a 5459529i bk4: 6384a 5460967i bk5: 6364a 5463147i bk6: 5940a 5464391i bk7: 5928a 5464854i bk8: 5904a 5464936i bk9: 5904a 5466241i bk10: 5908a 5465743i bk11: 5908a 5467193i bk12: 6424a 5460426i bk13: 6412a 5461344i bk14: 6728a 5456340i bk15: 6724a 5456516i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.153774
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5518188 n_nop=5352938 n_act=7351 n_pre=7335 n_req=37641 n_rd=101028 n_write=49536 bw_util=0.05457
n_activity=574123 dram_eff=0.5245
bk0: 6660a 5456166i bk1: 6640a 5458321i bk2: 6576a 5457735i bk3: 6568a 5459523i bk4: 6368a 5462390i bk5: 6372a 5462846i bk6: 5940a 5464813i bk7: 5940a 5464536i bk8: 5816a 5464417i bk9: 5808a 5464948i bk10: 6040a 5463971i bk11: 6036a 5465933i bk12: 6416a 5460189i bk13: 6416a 5460868i bk14: 6712a 5456427i bk15: 6720a 5457855i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.150837
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5518188 n_nop=5353550 n_act=7111 n_pre=7095 n_req=37608 n_rd=100968 n_write=49464 bw_util=0.05452
n_activity=572576 dram_eff=0.5255
bk0: 6660a 5457532i bk1: 6648a 5459991i bk2: 6596a 5458394i bk3: 6584a 5459561i bk4: 6340a 5462697i bk5: 6316a 5463487i bk6: 5944a 5464538i bk7: 5940a 5464969i bk8: 5808a 5465705i bk9: 5800a 5466705i bk10: 6020a 5463678i bk11: 6020a 5465676i bk12: 6432a 5459910i bk13: 6404a 5460994i bk14: 6732a 5456081i bk15: 6724a 5457193i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.152694
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7fde7d564b40 :  mf: uid=5785240, sid13:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (4971151), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5518188 n_nop=5353437 n_act=7168 n_pre=7152 n_req=37608 n_rd=100967 n_write=49464 bw_util=0.05452
n_activity=571824 dram_eff=0.5261
bk0: 6772a 5456534i bk1: 6764a 5457445i bk2: 6588a 5457497i bk3: 6575a 5459182i bk4: 6320a 5464580i bk5: 6316a 5463910i bk6: 5944a 5463810i bk7: 5940a 5465919i bk8: 5816a 5465202i bk9: 5808a 5465443i bk10: 6032a 5463268i bk11: 6020a 5464783i bk12: 6424a 5459072i bk13: 6420a 5461401i bk14: 6616a 5457148i bk15: 6612a 5460151i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.154441
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5518188 n_nop=5353220 n_act=7222 n_pre=7206 n_req=37635 n_rd=101004 n_write=49536 bw_util=0.05456
n_activity=572898 dram_eff=0.5255
bk0: 6760a 5457324i bk1: 6756a 5457015i bk2: 6588a 5458039i bk3: 6580a 5459066i bk4: 6340a 5462720i bk5: 6320a 5463912i bk6: 5948a 5464597i bk7: 5940a 5465653i bk8: 5816a 5466054i bk9: 5812a 5466357i bk10: 5936a 5465458i bk11: 5944a 5467092i bk12: 6544a 5458558i bk13: 6504a 5459375i bk14: 6612a 5458286i bk15: 6604a 5457763i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.15223

========= L2 cache stats =========
L2_cache_bank[0]: Access = 19073, Miss = 12627, Miss_rate = 0.662, Pending_hits = 305, Reservation_fails = 0
L2_cache_bank[1]: Access = 19036, Miss = 12611, Miss_rate = 0.662, Pending_hits = 1208, Reservation_fails = 0
L2_cache_bank[2]: Access = 19045, Miss = 12638, Miss_rate = 0.664, Pending_hits = 263, Reservation_fails = 0
L2_cache_bank[3]: Access = 19026, Miss = 12617, Miss_rate = 0.663, Pending_hits = 1203, Reservation_fails = 0
L2_cache_bank[4]: Access = 19035, Miss = 12639, Miss_rate = 0.664, Pending_hits = 271, Reservation_fails = 0
L2_cache_bank[5]: Access = 19031, Miss = 12619, Miss_rate = 0.663, Pending_hits = 1191, Reservation_fails = 0
L2_cache_bank[6]: Access = 19013, Miss = 12642, Miss_rate = 0.665, Pending_hits = 282, Reservation_fails = 0
L2_cache_bank[7]: Access = 19012, Miss = 12617, Miss_rate = 0.664, Pending_hits = 1199, Reservation_fails = 0
L2_cache_bank[8]: Access = 19058, Miss = 12634, Miss_rate = 0.663, Pending_hits = 298, Reservation_fails = 0
L2_cache_bank[9]: Access = 19063, Miss = 12615, Miss_rate = 0.662, Pending_hits = 1221, Reservation_fails = 0
L2_cache_bank[10]: Access = 19054, Miss = 12632, Miss_rate = 0.663, Pending_hits = 287, Reservation_fails = 0
L2_cache_bank[11]: Access = 19045, Miss = 12615, Miss_rate = 0.662, Pending_hits = 1228, Reservation_fails = 0
L2_cache_bank[12]: Access = 19036, Miss = 12630, Miss_rate = 0.663, Pending_hits = 275, Reservation_fails = 0
L2_cache_bank[13]: Access = 19045, Miss = 12610, Miss_rate = 0.662, Pending_hits = 1228, Reservation_fails = 0
L2_cache_bank[14]: Access = 19072, Miss = 12632, Miss_rate = 0.662, Pending_hits = 272, Reservation_fails = 0
L2_cache_bank[15]: Access = 19072, Miss = 12625, Miss_rate = 0.662, Pending_hits = 1220, Reservation_fails = 0
L2_cache_bank[16]: Access = 19050, Miss = 12633, Miss_rate = 0.663, Pending_hits = 273, Reservation_fails = 0
L2_cache_bank[17]: Access = 19041, Miss = 12609, Miss_rate = 0.662, Pending_hits = 1205, Reservation_fails = 0
L2_cache_bank[18]: Access = 19040, Miss = 12628, Miss_rate = 0.663, Pending_hits = 277, Reservation_fails = 0
L2_cache_bank[19]: Access = 19049, Miss = 12614, Miss_rate = 0.662, Pending_hits = 1222, Reservation_fails = 0
L2_cache_bank[20]: Access = 19072, Miss = 12636, Miss_rate = 0.663, Pending_hits = 274, Reservation_fails = 0
L2_cache_bank[21]: Access = 19072, Miss = 12615, Miss_rate = 0.661, Pending_hits = 1199, Reservation_fails = 0
L2_total_cache_accesses = 419040
L2_total_cache_misses = 277738
L2_total_cache_miss_rate = 0.6628
L2_total_cache_pending_hits = 16401
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 122311
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16233
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 143912
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2272
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 133808
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 141
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 282456
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 136080
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.005
L2_cache_fill_port_util = 0.017

icnt_total_pkts_mem_to_simt=1346704
icnt_total_pkts_simt_to_mem=963360
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.56195
	minimum = 6
	maximum = 66
Network latency average = 8.43712
	minimum = 6
	maximum = 62
Slowest packet = 746109
Flit latency average = 6.90074
	minimum = 6
	maximum = 58
Slowest flit = 2191597
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0239163
	minimum = 0.0189257 (at node 0)
	maximum = 0.0283885 (at node 11)
Accepted packet rate average = 0.0239163
	minimum = 0.0189257 (at node 0)
	maximum = 0.0283885 (at node 11)
Injected flit rate average = 0.0659168
	minimum = 0.0436113 (at node 0)
	maximum = 0.0873769 (at node 42)
Accepted flit rate average= 0.0659168
	minimum = 0.0606855 (at node 0)
	maximum = 0.0910283 (at node 11)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.62382 (9 samples)
	minimum = 6 (9 samples)
	maximum = 51 (9 samples)
Network latency average = 8.43368 (9 samples)
	minimum = 6 (9 samples)
	maximum = 47.7778 (9 samples)
Flit latency average = 6.90386 (9 samples)
	minimum = 6 (9 samples)
	maximum = 44.4444 (9 samples)
Fragmentation average = 0 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0 (9 samples)
Injected packet rate average = 0.0193193 (9 samples)
	minimum = 0.015288 (9 samples)
	maximum = 0.0229318 (9 samples)
Accepted packet rate average = 0.0193193 (9 samples)
	minimum = 0.015288 (9 samples)
	maximum = 0.0229318 (9 samples)
Injected flit rate average = 0.053247 (9 samples)
	minimum = 0.0352283 (9 samples)
	maximum = 0.070585 (9 samples)
Accepted flit rate average = 0.053247 (9 samples)
	minimum = 0.0490219 (9 samples)
	maximum = 0.0735319 (9 samples)
Injected packet size average = 2.75615 (9 samples)
Accepted packet size average = 2.75615 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 58 min, 45 sec (7125 sec)
gpgpu_simulation_rate = 36440 (inst/sec)
gpgpu_simulation_rate = 697 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 10: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 10 
gpu_sim_cycle = 39493
gpu_sim_insn = 28848876
gpu_ipc =     730.4808
gpu_tot_sim_cycle = 5232795
gpu_tot_sim_insn = 288488760
gpu_tot_ipc =      55.1309
gpu_tot_issued_cta = 640
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 5499
partiton_reqs_in_parallel = 868846
partiton_reqs_in_parallel_total    = 65379644
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      12.6602
partiton_reqs_in_parallel_util = 868846
partiton_reqs_in_parallel_util_total    = 65379644
gpu_sim_cycle_parition_util = 39493
gpu_tot_sim_cycle_parition_util    = 2971802
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 419040
L2_BW  =     111.6105 GB/Sec
L2_BW_total  =       8.4326 GB/Sec
gpu_total_sim_rate=39830

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5792280
	L1I_total_cache_misses = 2440
	L1I_total_cache_miss_rate = 0.0004
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 17920
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0911
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 16288
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5789840
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2440
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 17920
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5792280
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
48268, 46417, 46467, 48181, 48279, 46433, 46478, 48149, 9662, 9278, 9313, 6023, 
gpgpu_n_tot_thrd_icount = 333194240
gpgpu_n_tot_w_icount = 10412320
gpgpu_n_stall_shd_mem = 13800
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 313840
gpgpu_n_mem_write_global = 151200
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 7662080
gpgpu_n_store_insn = 4762800
gpgpu_n_shmem_insn = 31552880
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 573440
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 205
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 12151
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:287374	W0_Idle:2606931	W0_Scoreboard:153553821	W1:604800	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:4081800	W32:5725720
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2510720 {8:313840,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 20563200 {136:151200,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 35424640 {40:75600,136:238240,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1209600 {8:151200,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 413 
maxdqlatency = 0 
maxmflatency = 171210 
averagemflatency = 3750 
max_icnt2mem_latency = 170961 
max_icnt2sh_latency = 5232794 
mrq_lat_table:234314 	36081 	20248 	55363 	58632 	35372 	14532 	5685 	215 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	273849 	173758 	475 	18 	104 	162 	159 	695 	2110 	9971 	3767 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4 	357031 	12237 	58 	0 	79222 	1 	1 	4 	38 	98 	152 	159 	714 	2101 	9970 	3754 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	262547 	50635 	684 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	252 	2016 	6004 	82448 	60480 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1710 	183 	14 	1 	3 	3 	7 	28 	131 	453 	134 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    325633    325265    350478    350014    291247    291356    336053    335594    418343    417887    307915    307794    363622    363158    321496    321957 
dram[1]:    325633    325277    350598    350132    291237    291228    336047    335589    418330    417764    307906    307781    363625    363160    321481    321947 
dram[2]:    325625    325266    350479    350016    291246    291354    336050    335587    418338    417880    307915    307794    363629    363051    360542    361005 
dram[3]:    325627    325265    350590    350125    291238    291237    336047    335590    418222    417760    307915    307795    363625    363161    321492    360978 
dram[4]:    325636    325270    350476    350012    291245    291354    336046    335584    418338    417870    308016    308027    363516    363047    321608    360996 
dram[5]:    325625    325263    350597    350133    291246    291451    336046    335589    418211    417756    307798    307679    363635    363172    321483    321944 
dram[6]:    325625    325263    350590    350019    291244    291355    336051    335592    418326    417873    308022    308031    363509    363040    321605    322072 
dram[7]:    325628    325262    350590    350122    291244    291354    336049    335586    418215    417762    307786    307679    363633    363169    321484    321946 
dram[8]:    325627    325262    350601    350133    291247    291465    336056    335596    418339    417881    308012    308016    363513    363051    321601    322056 
dram[9]:    325627    325263    350598    350029    291245    291355    336053    335597    418339    417886    307792    307671    363628    363164    321490    321946 
dram[10]:    325631    325263    350590    350127    291245    291237    336045    335584    418323    417860    307905    307800    363627    363163    321489    321946 
average row accesses per activate:
dram[0]:  5.369942  5.171004  4.847368  4.978378  5.305668  5.390946  5.089552  5.209607  5.260776  5.420000  5.189362  5.198294  5.471545  5.450304  5.413927  5.401545 
dram[1]:  5.344828  5.248588  4.870036  4.952206  5.285433  5.197674  5.326622  5.085470  5.191083  5.355263  5.121593  5.030864  5.572314  5.569358  5.396917  5.183333 
dram[2]:  5.432381  5.293680  5.065790  5.098485  5.439271  5.415323  5.061571  5.021097  5.544218  5.334061  5.138656  5.012295  5.529774  5.419355  5.228571  5.236641 
dram[3]:  5.283333  5.402277  4.912568  4.834829  5.276471  5.217476  5.167028  4.950104  5.039094  5.173361  5.081419  5.037267  5.494908  5.449393  5.289575  5.138837 
dram[4]:  5.350844  5.303538  5.069549  4.996289  5.148438  4.964219  5.102296  5.026749  5.443207  5.492135  5.207709  5.250540  5.322134  5.439271  5.204934  5.269231 
dram[5]:  5.228893  5.264650  5.117319  5.111732  5.040153  4.988636  5.247312  5.047619  4.874502  4.959432  5.141350  5.022680  5.357853  5.163148  5.148218  5.266795 
dram[6]:  5.270833  5.209738  5.220114  5.348928  5.090909  4.910280  5.191083  5.141053  5.193206  5.127882  5.202991  5.375276  5.237052  5.118908  5.342206  5.350476 
dram[7]:  5.108257  5.099082  5.132463  5.157598  5.245509  4.988615  5.303688  5.158228  4.673152  4.752475  5.287527  5.263158  5.405350  5.061657  5.120438  5.229050 
dram[8]:  5.025271  5.102752  5.259542  5.398039  5.283401  5.017341  5.411504  5.338428  5.172414  5.190476  5.473684  5.390929  5.347561  5.227092  5.577381  5.381226 
dram[9]:  5.172727  5.255083  5.025548  5.142056  5.393375  5.336066  5.317391  5.338428  4.924181  4.950515  5.261053  5.232705  5.420619  5.298387  5.286539  5.335922 
dram[10]:  5.129964  5.156080  5.147664  5.134328  5.117647  4.943074  5.425721  5.269397  4.985477  4.932238  5.298056  5.279570  5.585062  5.407258  5.244275  5.113594 
average row locality = 460442/88408 = 5.208148
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1857      1852      1843      1843      1776      1775      1617      1616      1641      1639      1649      1648      1812      1807      1864      1863 
dram[1]:      1860      1857      1808      1804      1810      1807      1611      1610      1645      1642      1653      1655      1817      1810      1866      1864 
dram[2]:      1892      1888      1805      1802      1812      1811      1614      1610      1645      1643      1656      1656      1813      1808      1835      1834 
dram[3]:      1893      1887      1807      1803      1816      1812      1612      1611      1649      1647      1649      1648      1818      1812      1830      1829 
dram[4]:      1892      1888      1807      1803      1786      1786      1644      1643      1644      1644      1647      1646      1813      1807      1833      1830 
dram[5]:      1857      1855      1833      1830      1786      1784      1640      1638      1647      1645      1652      1651      1815      1810      1834      1834 
dram[6]:      1853      1852      1836      1829      1782      1777      1645      1642      1646      1646      1650      1650      1779      1776      1870      1869 
dram[7]:      1854      1849      1836      1834      1778      1779      1645      1645      1622      1620      1686      1685      1777      1777      1866      1868 
dram[8]:      1854      1851      1841      1838      1770      1764      1646      1645      1620      1618      1681      1681      1781      1774      1871      1869 
dram[9]:      1885      1883      1839      1836      1765      1764      1646      1645      1623      1621      1684      1681      1779      1778      1839      1838 
dram[10]:      1882      1881      1839      1837      1770      1765      1647      1645      1623      1622      1658      1660      1812      1802      1838      1836 
total reads: 309242
bank skew: 1893/1610 = 1.18
chip skew: 28124/28102 = 1.00
number of total write accesses:
dram[0]:       930       930       920       920       845       845       770       770       800       800       790       790       880       880       935       935 
dram[1]:       930       930       890       890       875       875       770       770       800       800       790       790       880       880       935       935 
dram[2]:       960       960       890       890       875       875       770       770       800       800       790       790       880       880       910       910 
dram[3]:       960       960       890       890       875       875       770       770       800       800       785       785       880       880       910       910 
dram[4]:       960       960       890       890       850       850       800       800       800       800       785       785       880       880       910       910 
dram[5]:       930       930       915       915       850       850       800       800       800       800       785       785       880       880       910       910 
dram[6]:       930       930       915       915       850       850       800       800       800       800       785       785       850       850       940       940 
dram[7]:       930       930       915       915       850       850       800       800       780       780       815       815       850       850       940       940 
dram[8]:       930       930       915       915       840       840       800       800       780       780       815       815       850       850       940       940 
dram[9]:       960       960       915       915       840       840       800       800       780       780       815       815       850       850       910       910 
dram[10]:       960       960       915       915       840       840       800       800       780       780       795       795       880       880       910       910 
total reads: 151200
bank skew: 960/770 = 1.25
chip skew: 13760/13740 = 1.00
average mf latency per bank:
dram[0]:       5444      2688      5435      2293      4578      2193      4938      2229      4991      2549      4760      2105      4964      2467      5485      2621
dram[1]:       5111      2514      5142      2391      4759      2192      5239      2288      5331      2660      4774      2067      5125      2541      5207      2564
dram[2]:       5424      2567      5180      2407      5047      2290      5076      2167      5171      2577      4750      2129      4925      2494      5045      2562
dram[3]:       5616      2633      5288      2374      4974      2239      4928      2150      4899      2525      4416      2121      4995      2531      5171      2583
dram[4]:       5582      2684      4991      2269      4808      2331      4856      2139      5249      2583      4491      2187      5436      2605      5229      2667
dram[5]:       5175      2638      4892      2294      4883      2322      5116      2196      5513      2657      4632      2352      5640      2595      5207      2642
dram[6]:       5291      2718      5279      2451      4887      2243      5152      2216      5296      2566      4584      2324      5437      2697      5559      2677
dram[7]:       5155      2685      5405      2444      4645      2188      4984      2195      5263      2632      4785      2256      5297      2642      5853      2742
dram[8]:       5230      2676      5011      2334      4505      2186      5209      2295      5432      2639      5121      2300      5361      2641      5690      2645
dram[9]:       5171      2617      5290      2415      4821      2309      5317      2294      5332      2640      5175      2199      4998      2601      5410      2688
dram[10]:       5301      2559      5684      2452      4783      2254      5325      2287      4922      2576      4776      2093      4774      2479      5518      2741
maximum mf latency per bank:
dram[0]:     169875    147891    171195    145304    166569    165999    161366    160933    166560    166127    152968    137340    171083    142682    165994    147913
dram[1]:     170110    147905    145735    145290    166570    166119    161361    160930    166558    165992    152971    137490    171209    142553    165992    147894
dram[2]:     170112    147911    145732    145300    166569    166011    161357    160934    166560    166127    152969    137469    171203    142676    165995    147894
dram[3]:     170112    147905    145738    145285    166586    166133    161366    160909    166557    165994    152975    152799    171201    142547    165989    147890
dram[4]:     170119    147911    171084    145287    166598    166139    161358    160943    166557    166108    152966    152912    171210    142665    165996    147765
dram[5]:     170110    147904    171196    145284    166583    166154    161350    160904    166560    166008    160139    159602    171210    142549    165876    147890
dram[6]:     170112    147911    171082    145285    166583    166138    161348    160782    166573    166127    160251    159805    171206    147589    165993    147763
dram[7]:     169874    147893    171197    145305    166579    166139    161349    160916    166573    166130    160136    159573    171084    147704    165872    147915
dram[8]:     170113    147892    171084    145300    166569    166134    161350    160783    166568    166142    160251    159795    171201    165819    165990    147876
dram[9]:     169874    147904    171198    145305    166569    166010    161347    160905    166560    166131    160139    159578    171085    165947    165872    147904
dram[10]:     170112    147900    171082    145303    166569    166134    161348    160786    166558    165989    160252    159796    171202    142685    165991    147905
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5591519 n_nop=5408241 n_act=7963 n_pre=7947 n_req=41842 n_rd=112408 n_write=54960 bw_util=0.05986
n_activity=630200 dram_eff=0.5312
bk0: 7428a 5524036i bk1: 7408a 5525110i bk2: 7372a 5522607i bk3: 7372a 5524359i bk4: 7104a 5528649i bk5: 7100a 5529511i bk6: 6468a 5532614i bk7: 6464a 5534867i bk8: 6564a 5531110i bk9: 6556a 5531592i bk10: 6596a 5532361i bk11: 6592a 5534221i bk12: 7248a 5525234i bk13: 7228a 5526488i bk14: 7456a 5521597i bk15: 7452a 5524096i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.179698
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc01ef080, atomic=0 1 entries : 0x7fde7dd4c140 :  mf: uid=6427883, sid21:w08, part=1, addr=0xc01ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (5232792), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5591519 n_nop=5408087 n_act=8006 n_pre=7990 n_req=41859 n_rd=112476 n_write=54960 bw_util=0.05989
n_activity=633555 dram_eff=0.5286
bk0: 7440a 5523971i bk1: 7428a 5524048i bk2: 7232a 5524474i bk3: 7216a 5526896i bk4: 7240a 5526531i bk5: 7228a 5527702i bk6: 6444a 5533125i bk7: 6440a 5533553i bk8: 6580a 5531914i bk9: 6568a 5532399i bk10: 6612a 5533154i bk11: 6620a 5533341i bk12: 7268a 5524731i bk13: 7240a 5527206i bk14: 7464a 5520597i bk15: 7456a 5522571i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.182676
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5591519 n_nop=5408133 n_act=7953 n_pre=7937 n_req=41874 n_rd=112496 n_write=55000 bw_util=0.05991
n_activity=631951 dram_eff=0.5301
bk0: 7568a 5522102i bk1: 7552a 5522028i bk2: 7220a 5524565i bk3: 7208a 5526325i bk4: 7248a 5526964i bk5: 7244a 5528831i bk6: 6456a 5532271i bk7: 6440a 5532960i bk8: 6580a 5533471i bk9: 6572a 5532703i bk10: 6624a 5532454i bk11: 6624a 5532638i bk12: 7252a 5525496i bk13: 7232a 5527252i bk14: 7340a 5522955i bk15: 7336a 5524190i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.179588
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents
MSHR: tag=0xc01ef280, atomic=0 1 entries : 0x7fde7dc1f220 :  mf: uid=6427882, sid21:w09, part=3, addr=0xc01ef280, load , size=128, unknown  status = IN_PARTITION_DRAM (5232788), 

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5591519 n_nop=5407889 n_act=8097 n_pre=8081 n_req=41863 n_rd=112492 n_write=54960 bw_util=0.05989
n_activity=631578 dram_eff=0.5303
bk0: 7572a 5520724i bk1: 7548a 5522150i bk2: 7228a 5525038i bk3: 7212a 5524399i bk4: 7264a 5526215i bk5: 7248a 5527150i bk6: 6448a 5532126i bk7: 6444a 5532642i bk8: 6596a 5531233i bk9: 6588a 5531176i bk10: 6596a 5533229i bk11: 6592a 5533332i bk12: 7272a 5524722i bk13: 7248a 5525638i bk14: 7320a 5523530i bk15: 7316a 5524842i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.181487
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5591519 n_nop=5408043 n_act=8020 n_pre=8004 n_req=41863 n_rd=112452 n_write=55000 bw_util=0.05989
n_activity=632845 dram_eff=0.5292
bk0: 7568a 5521517i bk1: 7552a 5522759i bk2: 7228a 5525737i bk3: 7212a 5526825i bk4: 7144a 5526889i bk5: 7144a 5529020i bk6: 6576a 5531060i bk7: 6572a 5531801i bk8: 6576a 5531934i bk9: 6576a 5532007i bk10: 6588a 5531945i bk11: 6584a 5534944i bk12: 7252a 5526003i bk13: 7228a 5526407i bk14: 7332a 5523139i bk15: 7320a 5523845i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.180734
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5591519 n_nop=5407797 n_act=8167 n_pre=8151 n_req=41851 n_rd=112444 n_write=54960 bw_util=0.05988
n_activity=632729 dram_eff=0.5291
bk0: 7428a 5521993i bk1: 7420a 5523952i bk2: 7332a 5524850i bk3: 7320a 5524872i bk4: 7144a 5527266i bk5: 7136a 5527304i bk6: 6560a 5531307i bk7: 6552a 5532218i bk8: 6588a 5530498i bk9: 6580a 5531002i bk10: 6608a 5532632i bk11: 6604a 5534289i bk12: 7260a 5525218i bk13: 7240a 5526269i bk14: 7336a 5523381i bk15: 7336a 5525827i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.179269
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5591519 n_nop=5408097 n_act=8035 n_pre=8019 n_req=41842 n_rd=112408 n_write=54960 bw_util=0.05986
n_activity=632808 dram_eff=0.529
bk0: 7412a 5522465i bk1: 7408a 5524321i bk2: 7344a 5523878i bk3: 7316a 5525625i bk4: 7128a 5526674i bk5: 7108a 5529434i bk6: 6580a 5531445i bk7: 6568a 5532250i bk8: 6584a 5531640i bk9: 6584a 5533190i bk10: 6600a 5532524i bk11: 6600a 5534346i bk12: 7116a 5526857i bk13: 7104a 5528588i bk14: 7480a 5521975i bk15: 7476a 5522226i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.181048
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents
MSHR: tag=0xc01ef680, atomic=0 1 entries : 0x7fde7dccaa40 :  mf: uid=6427884, sid21:w11, part=7, addr=0xc01ef680, load , size=128, unknown  status = IN_PARTITION_DRAM (5232794), 

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5591519 n_nop=5407654 n_act=8179 n_pre=8163 n_req=41881 n_rd=112483 n_write=55040 bw_util=0.05992
n_activity=632924 dram_eff=0.5294
bk0: 7416a 5521808i bk1: 7396a 5524593i bk2: 7344a 5523312i bk3: 7336a 5525290i bk4: 7112a 5528308i bk5: 7115a 5529001i bk6: 6580a 5531352i bk7: 6580a 5531755i bk8: 6488a 5531061i bk9: 6480a 5531672i bk10: 6744a 5530099i bk11: 6740a 5532925i bk12: 7108a 5526801i bk13: 7108a 5527628i bk14: 7464a 5522215i bk15: 7472a 5524042i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.178909
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5591519 n_nop=5408317 n_act=7921 n_pre=7905 n_req=41844 n_rd=112416 n_write=54960 bw_util=0.05987
n_activity=631345 dram_eff=0.5302
bk0: 7416a 5523251i bk1: 7404a 5525612i bk2: 7364a 5524085i bk3: 7352a 5526110i bk4: 7080a 5528592i bk5: 7056a 5529647i bk6: 6584a 5531535i bk7: 6580a 5531272i bk8: 6480a 5532389i bk9: 6472a 5534042i bk10: 6724a 5530466i bk11: 6724a 5532860i bk12: 7124a 5526756i bk13: 7096a 5527791i bk14: 7484a 5521962i bk15: 7476a 5523168i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.179937
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5591519 n_nop=5408143 n_act=8004 n_pre=7988 n_req=41846 n_rd=112424 n_write=54960 bw_util=0.05987
n_activity=630590 dram_eff=0.5309
bk0: 7540a 5521922i bk1: 7532a 5523578i bk2: 7356a 5523295i bk3: 7344a 5524939i bk4: 7060a 5530508i bk5: 7056a 5530339i bk6: 6584a 5530862i bk7: 6580a 5533281i bk8: 6492a 5532021i bk9: 6484a 5532342i bk10: 6736a 5529473i bk11: 6724a 5532179i bk12: 7116a 5526009i bk13: 7112a 5528298i bk14: 7356a 5523373i bk15: 7352a 5525999i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.180531
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5591519 n_nop=5407899 n_act=8064 n_pre=8048 n_req=41877 n_rd=112468 n_write=55040 bw_util=0.05992
n_activity=632213 dram_eff=0.5299
bk0: 7528a 5522529i bk1: 7524a 5522791i bk2: 7356a 5523872i bk3: 7348a 5525277i bk4: 7080a 5528765i bk5: 7060a 5530186i bk6: 6588a 5531609i bk7: 6580a 5532461i bk8: 6492a 5533093i bk9: 6488a 5533731i bk10: 6632a 5532543i bk11: 6640a 5534387i bk12: 7248a 5524972i bk13: 7208a 5526492i bk14: 7352a 5524336i bk15: 7344a 5523374i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.178977

========= L2 cache stats =========
L2_cache_bank[0]: Access = 21186, Miss = 14059, Miss_rate = 0.664, Pending_hits = 312, Reservation_fails = 0
L2_cache_bank[1]: Access = 21148, Miss = 14043, Miss_rate = 0.664, Pending_hits = 1217, Reservation_fails = 0
L2_cache_bank[2]: Access = 21158, Miss = 14070, Miss_rate = 0.665, Pending_hits = 269, Reservation_fails = 0
L2_cache_bank[3]: Access = 21140, Miss = 14049, Miss_rate = 0.665, Pending_hits = 1213, Reservation_fails = 0
L2_cache_bank[4]: Access = 21150, Miss = 14072, Miss_rate = 0.665, Pending_hits = 278, Reservation_fails = 0
L2_cache_bank[5]: Access = 21145, Miss = 14052, Miss_rate = 0.665, Pending_hits = 1201, Reservation_fails = 0
L2_cache_bank[6]: Access = 21125, Miss = 14074, Miss_rate = 0.666, Pending_hits = 287, Reservation_fails = 0
L2_cache_bank[7]: Access = 21125, Miss = 14049, Miss_rate = 0.665, Pending_hits = 1207, Reservation_fails = 0
L2_cache_bank[8]: Access = 21173, Miss = 14066, Miss_rate = 0.664, Pending_hits = 304, Reservation_fails = 0
L2_cache_bank[9]: Access = 21178, Miss = 14047, Miss_rate = 0.663, Pending_hits = 1231, Reservation_fails = 0
L2_cache_bank[10]: Access = 21168, Miss = 14064, Miss_rate = 0.664, Pending_hits = 294, Reservation_fails = 0
L2_cache_bank[11]: Access = 21158, Miss = 14047, Miss_rate = 0.664, Pending_hits = 1241, Reservation_fails = 0
L2_cache_bank[12]: Access = 21148, Miss = 14061, Miss_rate = 0.665, Pending_hits = 279, Reservation_fails = 0
L2_cache_bank[13]: Access = 21158, Miss = 14041, Miss_rate = 0.664, Pending_hits = 1238, Reservation_fails = 0
L2_cache_bank[14]: Access = 21188, Miss = 14064, Miss_rate = 0.664, Pending_hits = 279, Reservation_fails = 0
L2_cache_bank[15]: Access = 21188, Miss = 14057, Miss_rate = 0.663, Pending_hits = 1230, Reservation_fails = 0
L2_cache_bank[16]: Access = 21163, Miss = 14064, Miss_rate = 0.665, Pending_hits = 280, Reservation_fails = 0
L2_cache_bank[17]: Access = 21153, Miss = 14040, Miss_rate = 0.664, Pending_hits = 1218, Reservation_fails = 0
L2_cache_bank[18]: Access = 21153, Miss = 14060, Miss_rate = 0.665, Pending_hits = 282, Reservation_fails = 0
L2_cache_bank[19]: Access = 21163, Miss = 14046, Miss_rate = 0.664, Pending_hits = 1228, Reservation_fails = 0
L2_cache_bank[20]: Access = 21188, Miss = 14069, Miss_rate = 0.664, Pending_hits = 282, Reservation_fails = 0
L2_cache_bank[21]: Access = 21188, Miss = 14048, Miss_rate = 0.663, Pending_hits = 1209, Reservation_fails = 0
L2_total_cache_accesses = 465544
L2_total_cache_misses = 309242
L2_total_cache_miss_rate = 0.6643
L2_total_cache_pending_hits = 16579
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 137133
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16411
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 160296
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2272
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 148928
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 141
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 313840
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 151200
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.019

icnt_total_pkts_mem_to_simt=1496064
icnt_total_pkts_simt_to_mem=1070344
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.54855
	minimum = 6
	maximum = 50
Network latency average = 8.42061
	minimum = 6
	maximum = 50
Slowest packet = 918869
Flit latency average = 6.8793
	minimum = 6
	maximum = 46
Slowest flit = 2532708
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0235511
	minimum = 0.0186367 (at node 0)
	maximum = 0.027955 (at node 19)
Accepted packet rate average = 0.0235511
	minimum = 0.0186367 (at node 0)
	maximum = 0.027955 (at node 19)
Injected flit rate average = 0.0649104
	minimum = 0.0429454 (at node 0)
	maximum = 0.0860427 (at node 42)
Accepted flit rate average= 0.0649104
	minimum = 0.0597589 (at node 0)
	maximum = 0.0896384 (at node 19)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.61629 (10 samples)
	minimum = 6 (10 samples)
	maximum = 50.9 (10 samples)
Network latency average = 8.43237 (10 samples)
	minimum = 6 (10 samples)
	maximum = 48 (10 samples)
Flit latency average = 6.9014 (10 samples)
	minimum = 6 (10 samples)
	maximum = 44.6 (10 samples)
Fragmentation average = 0 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0 (10 samples)
Injected packet rate average = 0.0197425 (10 samples)
	minimum = 0.0156229 (10 samples)
	maximum = 0.0234341 (10 samples)
Accepted packet rate average = 0.0197425 (10 samples)
	minimum = 0.0156229 (10 samples)
	maximum = 0.0234341 (10 samples)
Injected flit rate average = 0.0544133 (10 samples)
	minimum = 0.036 (10 samples)
	maximum = 0.0721308 (10 samples)
Accepted flit rate average = 0.0544133 (10 samples)
	minimum = 0.0500956 (10 samples)
	maximum = 0.0751426 (10 samples)
Injected packet size average = 2.75615 (10 samples)
Accepted packet size average = 2.75615 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 0 min, 43 sec (7243 sec)
gpgpu_simulation_rate = 39830 (inst/sec)
gpgpu_simulation_rate = 722 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 11: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 11 
gpu_sim_cycle = 38921
gpu_sim_insn = 28848876
gpu_ipc =     741.2162
gpu_tot_sim_cycle = 5493866
gpu_tot_sim_insn = 317337636
gpu_tot_ipc =      57.7622
gpu_tot_issued_cta = 704
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 6081
partiton_reqs_in_parallel = 856262
partiton_reqs_in_parallel_total    = 66248490
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      12.2145
partiton_reqs_in_parallel_util = 856262
partiton_reqs_in_parallel_util_total    = 66248490
gpu_sim_cycle_parition_util = 38921
gpu_tot_sim_cycle_parition_util    = 3011295
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 465544
L2_BW  =     113.2508 GB/Sec
L2_BW_total  =       8.8342 GB/Sec
gpu_total_sim_rate=43134

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6371508
	L1I_total_cache_misses = 2440
	L1I_total_cache_miss_rate = 0.0004
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 19712
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0828
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 18080
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6369068
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2440
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 19712
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 6371508
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
53096, 51052, 51113, 53000, 53108, 51074, 51135, 52974, 14505, 13917, 13977, 10851, 
gpgpu_n_tot_thrd_icount = 366513664
gpgpu_n_tot_w_icount = 11453552
gpgpu_n_stall_shd_mem = 13842
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 345224
gpgpu_n_mem_write_global = 166320
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 8428288
gpgpu_n_store_insn = 5239080
gpgpu_n_shmem_insn = 34708168
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 630784
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 247
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 12151
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:317714	W0_Idle:2622234	W0_Scoreboard:154682334	W1:665280	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:4489980	W32:6298292
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2761792 {8:345224,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 22619520 {136:166320,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 38967104 {40:83160,136:262064,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1330560 {8:166320,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 413 
maxdqlatency = 0 
maxmflatency = 171210 
averagemflatency = 3429 
max_icnt2mem_latency = 170961 
max_icnt2sh_latency = 5493865 
mrq_lat_table:255969 	40207 	22811 	59876 	64017 	39768 	17348 	6755 	315 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	306691 	187379 	516 	18 	104 	162 	159 	695 	2110 	9971 	3767 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	5 	400887 	14350 	76 	0 	79738 	1 	1 	4 	38 	98 	152 	159 	714 	2101 	9970 	3754 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	288841 	55620 	789 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	252 	2016 	6004 	82448 	75600 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1785 	185 	14 	1 	3 	3 	7 	28 	131 	453 	134 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    325633    325265    350478    350014    291247    291356    336053    335594    418343    417887    307915    307794    363622    363158    321496    321957 
dram[1]:    325633    325277    350598    350132    291237    291228    336047    335589    418330    417764    307906    307781    363625    363160    321481    321947 
dram[2]:    325625    325266    350479    350016    291246    291354    336050    335587    418338    417880    307915    307794    363629    363051    360542    361005 
dram[3]:    325627    325265    350590    350125    291238    291237    336047    335590    418222    417760    307915    307795    363625    363161    321492    360978 
dram[4]:    325636    325270    350476    350012    291245    291354    336046    335584    418338    417870    308016    308027    363516    363047    321608    360996 
dram[5]:    325625    325263    350597    350133    291246    291451    336046    335589    418211    417756    307798    307679    363635    363172    321483    321944 
dram[6]:    325625    325263    350590    350019    291244    291355    336051    335592    418326    417873    308022    308031    363509    363040    321605    322072 
dram[7]:    325628    325262    350590    350122    291244    291354    336049    335586    418215    417762    307786    307679    363633    363169    321484    321946 
dram[8]:    325627    325262    350601    350133    291247    291465    336056    335596    418339    417881    308012    308016    363513    363051    321601    322056 
dram[9]:    325627    325263    350598    350029    291245    291355    336053    335597    418339    417886    307792    307671    363628    363164    321490    321946 
dram[10]:    325631    325263    350590    350127    291245    291237    336045    335584    418323    417860    307905    307800    363627    363163    321489    321946 
average row accesses per activate:
dram[0]:  5.779661  5.570909  5.196918  5.333919  5.685149  5.774648  5.493750  5.620469  5.656842  5.824295  5.562241  5.571725  5.912698  5.891089  5.791745  5.779026 
dram[1]:  5.752809  5.651934  5.218310  5.304659  5.666667  5.574953  5.744542  5.490605  5.559917  5.731343  5.492843  5.397590  5.993976  5.991952  5.752328  5.552158 
dram[2]:  5.847300  5.701818  5.423077  5.457564  5.827723  5.802762  5.464730  5.422680  5.953540  5.733476  5.510246  5.378000  5.973948  5.858268  5.595194  5.603703 
dram[3]:  5.690217  5.816327  5.262877  5.182137  5.656430  5.595057  5.576271  5.347561  5.400802  5.541152  5.452138  5.406061  5.936382  5.866142  5.680451  5.522852 
dram[4]:  5.761468  5.712204  5.426740  5.350814  5.521988  5.328413  5.510204  5.430583  5.822511  5.873363  5.584551  5.629474  5.754826  5.879447  5.591497  5.659176 
dram[5]:  5.631193  5.669131  5.477314  5.471869  5.408240  5.354360  5.663866  5.453441  5.229126  5.318182  5.514403  5.390342  5.792233  5.566355  5.531993  5.656075 
dram[6]:  5.675926  5.611722  5.584104  5.719165  5.462121  5.272894  5.603734  5.551440  5.561984  5.471545  5.579167  5.759140  5.663424  5.539048  5.737037  5.745826 
dram[7]:  5.504488  5.495512  5.492727  5.519196  5.625000  5.355019  5.722457  5.569072  5.017078  5.100386  5.670103  5.644764  5.841365  5.457786  5.505338  5.618875 
dram[8]:  5.416961  5.499102  5.645523  5.769084  5.663366  5.384906  5.835853  5.759062  5.515657  5.557895  5.865385  5.778947  5.779762  5.653697  5.982625  5.777985 
dram[9]:  5.574733  5.661844  5.380783  5.502732  5.779352  5.719439  5.736731  5.759062  5.277445  5.284000  5.642711  5.613497  5.857143  5.728346  5.654851  5.706215 
dram[10]:  5.530035  5.557726  5.528337  5.514598  5.489443  5.306692  5.850649  5.686316  5.319920  5.264940  5.680000  5.660378  6.032389  5.846457  5.611111  5.495463 
average row locality = 507066/90612 = 5.596014
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2046      2041      2027      2027      1949      1948      1790      1789      1807      1805      1811      1810      2004      1999      2056      2055 
dram[1]:      2049      2046      1989      1985      1986      1983      1784      1783      1811      1808      1816      1818      2009      2002      2058      2056 
dram[2]:      2084      2080      1986      1983      1988      1987      1787      1783      1811      1809      1819      1819      2005      2000      2024      2023 
dram[3]:      2085      2079      1988      1984      1992      1988      1785      1784      1815      1813      1812      1811      2010      2004      2019      2018 
dram[4]:      2084      2080      1988      1984      1960      1960      1820      1819      1810      1810      1810      1809      2005      1999      2022      2019 
dram[5]:      2046      2044      2016      2013      1960      1958      1816      1814      1813      1811      1815      1814      2007      2002      2023      2023 
dram[6]:      2042      2041      2019      2012      1956      1951      1821      1818      1812      1812      1813      1813      1968      1965      2062      2061 
dram[7]:      2043      2038      2019      2017      1952      1953      1821      1821      1786      1784      1852      1851      1966      1966      2058      2060 
dram[8]:      2043      2040      2024      2021      1943      1937      1822      1821      1784      1782      1847      1847      1970      1963      2063      2061 
dram[9]:      2077      2075      2022      2019      1938      1937      1822      1821      1786      1784      1850      1847      1968      1967      2028      2027 
dram[10]:      2074      2073      2022      2020      1943      1938      1823      1821      1786      1785      1822      1824      2004      1994      2027      2025 
total reads: 340746
bank skew: 2085/1782 = 1.17
chip skew: 30988/30964 = 1.00
number of total write accesses:
dram[0]:      1023      1023      1008      1008       922       922       847       847       880       880       870       870       976       976      1031      1031 
dram[1]:      1023      1023       975       975       955       955       847       847       880       880       870       870       976       976      1031      1031 
dram[2]:      1056      1056       975       975       955       955       847       847       880       880       870       870       976       976      1003      1003 
dram[3]:      1056      1056       975       975       955       955       847       847       880       880       865       865       976       976      1003      1003 
dram[4]:      1056      1056       975       975       928       928       880       880       880       880       865       865       976       976      1003      1003 
dram[5]:      1023      1023      1002      1002       928       928       880       880       880       880       865       865       976       976      1003      1003 
dram[6]:      1023      1023      1002      1002       928       928       880       880       880       880       865       865       943       943      1036      1036 
dram[7]:      1023      1023      1002      1002       928       928       880       880       858       858       898       898       943       943      1036      1036 
dram[8]:      1023      1023      1002      1002       917       917       880       880       858       858       898       898       943       943      1036      1036 
dram[9]:      1056      1056      1002      1002       917       917       880       880       858       858       898       898       943       943      1003      1003 
dram[10]:      1056      1056      1002      1002       917       917       880       880       858       858       876       876       976       976      1003      1003 
total reads: 166320
bank skew: 1056/847 = 1.25
chip skew: 15136/15114 = 1.00
average mf latency per bank:
dram[0]:       4964      2461      4968      2108      4199      2022      4492      2038      4554      2335      4350      1934      4505      2249      4994      2396
dram[1]:       4663      2304      4701      2196      4365      2020      4763      2092      4864      2437      4362      1899      4652      2316      4742      2345
dram[2]:       4947      2352      4736      2211      4628      2110      4616      1982      4718      2361      4341      1955      4471      2274      4595      2343
dram[3]:       5122      2412      4833      2181      4562      2064      4482      1967      4473      2314      4035      1947      4535      2307      4709      2361
dram[4]:       5090      2457      4564      2085      4408      2147      4417      1957      4789      2367      4102      2007      4932      2373      4762      2438
dram[5]:       4720      2415      4474      2109      4477      2139      4652      2008      5029      2434      4232      2158      5117      2365      4742      2416
dram[6]:       4825      2488      4827      2251      4480      2066      4685      2027      4832      2351      4188      2132      4932      2456      5063      2448
dram[7]:       4701      2458      4942      2245      4258      2017      4533      2008      4801      2411      4371      2071      4806      2407      5328      2507
dram[8]:       4769      2449      4584      2145      4131      2014      4737      2098      4955      2417      4676      2110      4863      2406      5182      2419
dram[9]:       4716      2397      4838      2220      4419      2127      4835      2097      4866      2418      4726      2019      4535      2370      4927      2458
dram[10]:       4834      2344      5197      2253      4385      2076      4842      2091      4494      2361      4362      1923      4334      2259      5025      2506
maximum mf latency per bank:
dram[0]:     169875    147891    171195    145304    166569    165999    161366    160933    166560    166127    152968    137340    171083    142682    165994    147913
dram[1]:     170110    147905    145735    145290    166570    166119    161361    160930    166558    165992    152971    137490    171209    142553    165992    147894
dram[2]:     170112    147911    145732    145300    166569    166011    161357    160934    166560    166127    152969    137469    171203    142676    165995    147894
dram[3]:     170112    147905    145738    145285    166586    166133    161366    160909    166557    165994    152975    152799    171201    142547    165989    147890
dram[4]:     170119    147911    171084    145287    166598    166139    161358    160943    166557    166108    152966    152912    171210    142665    165996    147765
dram[5]:     170110    147904    171196    145284    166583    166154    161350    160904    166560    166008    160139    159602    171210    142549    165876    147890
dram[6]:     170112    147911    171082    145285    166583    166138    161348    160782    166573    166127    160251    159805    171206    147589    165993    147763
dram[7]:     169874    147893    171197    145305    166579    166139    161349    160916    166573    166130    160136    159573    171084    147704    165872    147915
dram[8]:     170113    147892    171084    145300    166569    166134    161350    160783    166568    166142    160251    159795    171201    165819    165990    147876
dram[9]:     169874    147904    171198    145305    166569    166010    161347    160905    166560    166131    160139    159578    171085    165947    165872    147904
dram[10]:     170112    147900    171082    145303    166569    166134    161348    160786    166558    165989    160252    159796    171202    142685    165991    147905
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5663788 n_nop=5463170 n_act=8161 n_pre=8145 n_req=46078 n_rd=123856 n_write=60456 bw_util=0.06508
n_activity=685318 dram_eff=0.5379
bk0: 8184a 5589741i bk1: 8164a 5591111i bk2: 8108a 5588215i bk3: 8108a 5590357i bk4: 7796a 5595026i bk5: 7792a 5595879i bk6: 7160a 5599110i bk7: 7156a 5601519i bk8: 7228a 5597499i bk9: 7220a 5598288i bk10: 7244a 5598934i bk11: 7240a 5601021i bk12: 8016a 5590796i bk13: 7996a 5592034i bk14: 8224a 5586258i bk15: 8220a 5589465i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.202562
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc03ee880, atomic=0 1 entries : 0x7fde7e450f10 :  mf: uid=7070527, sid27:w08, part=1, addr=0xc03ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (5493861), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5663788 n_nop=5462988 n_act=8214 n_pre=8198 n_req=46097 n_rd=123932 n_write=60456 bw_util=0.06511
n_activity=689177 dram_eff=0.5351
bk0: 8196a 5589509i bk1: 8184a 5589994i bk2: 7956a 5590708i bk3: 7940a 5593215i bk4: 7944a 5592868i bk5: 7932a 5594229i bk6: 7136a 5599395i bk7: 7132a 5600095i bk8: 7244a 5598207i bk9: 7232a 5599041i bk10: 7264a 5600024i bk11: 7272a 5600275i bk12: 8036a 5590630i bk13: 8008a 5592931i bk14: 8232a 5585703i bk15: 8224a 5587944i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.205917
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5663788 n_nop=5463054 n_act=8151 n_pre=8135 n_req=46112 n_rd=123952 n_write=60496 bw_util=0.06513
n_activity=687927 dram_eff=0.5362
bk0: 8336a 5587753i bk1: 8320a 5587702i bk2: 7944a 5590396i bk3: 7932a 5592763i bk4: 7952a 5593194i bk5: 7948a 5595610i bk6: 7148a 5598628i bk7: 7132a 5599944i bk8: 7244a 5599934i bk9: 7236a 5599429i bk10: 7276a 5599029i bk11: 7276a 5599500i bk12: 8020a 5590938i bk13: 8000a 5593182i bk14: 8096a 5588120i bk15: 8092a 5590059i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.202553
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5663788 n_nop=5462806 n_act=8297 n_pre=8281 n_req=46101 n_rd=123948 n_write=60456 bw_util=0.06512
n_activity=687467 dram_eff=0.5365
bk0: 8340a 5586094i bk1: 8316a 5588427i bk2: 7952a 5591122i bk3: 7936a 5590664i bk4: 7968a 5592378i bk5: 7952a 5594124i bk6: 7140a 5598855i bk7: 7136a 5598849i bk8: 7260a 5597583i bk9: 7252a 5597236i bk10: 7248a 5599498i bk11: 7244a 5600242i bk12: 8040a 5590079i bk13: 8016a 5591352i bk14: 8076a 5588797i bk15: 8072a 5590400i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.204429
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5663788 n_nop=5462948 n_act=8218 n_pre=8202 n_req=46105 n_rd=123916 n_write=60504 bw_util=0.06512
n_activity=688844 dram_eff=0.5354
bk0: 8336a 5587092i bk1: 8320a 5588507i bk2: 7952a 5591625i bk3: 7936a 5593131i bk4: 7840a 5593498i bk5: 7840a 5595962i bk6: 7280a 5597168i bk7: 7276a 5598634i bk8: 7240a 5598235i bk9: 7240a 5598627i bk10: 7240a 5598592i bk11: 7236a 5601696i bk12: 8020a 5591442i bk13: 7996a 5592233i bk14: 8088a 5588374i bk15: 8076a 5589709i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.202477
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5663788 n_nop=5462714 n_act=8367 n_pre=8351 n_req=46089 n_rd=123900 n_write=60456 bw_util=0.0651
n_activity=687889 dram_eff=0.536
bk0: 8184a 5587401i bk1: 8176a 5590039i bk2: 8064a 5590565i bk3: 8052a 5590883i bk4: 7840a 5593734i bk5: 7832a 5593940i bk6: 7264a 5597630i bk7: 7256a 5598915i bk8: 7252a 5596844i bk9: 7244a 5597162i bk10: 7260a 5598844i bk11: 7256a 5601338i bk12: 8028a 5590498i bk13: 8008a 5591981i bk14: 8092a 5588379i bk15: 8092a 5591372i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.203251
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5663788 n_nop=5463014 n_act=8235 n_pre=8219 n_req=46080 n_rd=123864 n_write=60456 bw_util=0.06509
n_activity=688394 dram_eff=0.5355
bk0: 8168a 5588231i bk1: 8164a 5590487i bk2: 8076a 5589897i bk3: 8048a 5591756i bk4: 7824a 5593144i bk5: 7804a 5596265i bk6: 7284a 5597664i bk7: 7272a 5598706i bk8: 7248a 5598214i bk9: 7248a 5599604i bk10: 7252a 5598923i bk11: 7252a 5600916i bk12: 7872a 5592111i bk13: 7860a 5594838i bk14: 8248a 5587088i bk15: 8244a 5587666i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.203026
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents
MSHR: tag=0xc03eee80, atomic=0 1 entries : 0x7fde9ebcbb20 :  mf: uid=7070528, sid27:w11, part=7, addr=0xc03eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (5493865), 

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5663788 n_nop=5462556 n_act=8379 n_pre=8363 n_req=46123 n_rd=123946 n_write=60544 bw_util=0.06515
n_activity=688457 dram_eff=0.536
bk0: 8172a 5587399i bk1: 8152a 5590749i bk2: 8076a 5589528i bk3: 8066a 5591353i bk4: 7808a 5594962i bk5: 7812a 5595667i bk6: 7284a 5597960i bk7: 7284a 5598090i bk8: 7144a 5597664i bk9: 7136a 5598212i bk10: 7408a 5596620i bk11: 7404a 5599195i bk12: 7864a 5592495i bk13: 7864a 5593506i bk14: 8232a 5587621i bk15: 8240a 5589888i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.202627
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5663788 n_nop=5463238 n_act=8119 n_pre=8103 n_req=46082 n_rd=123872 n_write=60456 bw_util=0.06509
n_activity=686895 dram_eff=0.5367
bk0: 8172a 5589058i bk1: 8160a 5591741i bk2: 8096a 5590215i bk3: 8084a 5592294i bk4: 7772a 5595291i bk5: 7748a 5596700i bk6: 7288a 5597738i bk7: 7284a 5597482i bk8: 7136a 5598660i bk9: 7128a 5600746i bk10: 7388a 5597060i bk11: 7388a 5599716i bk12: 7880a 5592273i bk13: 7852a 5593795i bk14: 8252a 5587230i bk15: 8244a 5588581i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.202518
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5663788 n_nop=5463060 n_act=8208 n_pre=8192 n_req=46082 n_rd=123872 n_write=60456 bw_util=0.06509
n_activity=686209 dram_eff=0.5372
bk0: 8308a 5587334i bk1: 8300a 5589756i bk2: 8088a 5589662i bk3: 8076a 5590965i bk4: 7752a 5597314i bk5: 7748a 5597099i bk6: 7288a 5596729i bk7: 7284a 5599781i bk8: 7144a 5599012i bk9: 7136a 5599253i bk10: 7400a 5595862i bk11: 7388a 5599148i bk12: 7872a 5591638i bk13: 7868a 5594425i bk14: 8112a 5588417i bk15: 8108a 5591776i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.203556
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5663788 n_nop=5462808 n_act=8264 n_pre=8248 n_req=46117 n_rd=123924 n_write=60544 bw_util=0.06514
n_activity=688045 dram_eff=0.5362
bk0: 8296a 5587798i bk1: 8292a 5588435i bk2: 8088a 5589912i bk3: 8080a 5591633i bk4: 7772a 5595508i bk5: 7752a 5597098i bk6: 7292a 5597647i bk7: 7284a 5598781i bk8: 7144a 5599433i bk9: 7140a 5600166i bk10: 7288a 5599063i bk11: 7296a 5601428i bk12: 8016a 5590506i bk13: 7976a 5592149i bk14: 8108a 5590021i bk15: 8100a 5588996i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.203145

========= L2 cache stats =========
L2_cache_bank[0]: Access = 23299, Miss = 15490, Miss_rate = 0.665, Pending_hits = 314, Reservation_fails = 0
L2_cache_bank[1]: Access = 23260, Miss = 15474, Miss_rate = 0.665, Pending_hits = 1220, Reservation_fails = 0
L2_cache_bank[2]: Access = 23271, Miss = 15502, Miss_rate = 0.666, Pending_hits = 272, Reservation_fails = 0
L2_cache_bank[3]: Access = 23254, Miss = 15481, Miss_rate = 0.666, Pending_hits = 1217, Reservation_fails = 0
L2_cache_bank[4]: Access = 23265, Miss = 15504, Miss_rate = 0.666, Pending_hits = 282, Reservation_fails = 0
L2_cache_bank[5]: Access = 23260, Miss = 15484, Miss_rate = 0.666, Pending_hits = 1205, Reservation_fails = 0
L2_cache_bank[6]: Access = 23238, Miss = 15506, Miss_rate = 0.667, Pending_hits = 291, Reservation_fails = 0
L2_cache_bank[7]: Access = 23237, Miss = 15481, Miss_rate = 0.666, Pending_hits = 1212, Reservation_fails = 0
L2_cache_bank[8]: Access = 23287, Miss = 15499, Miss_rate = 0.666, Pending_hits = 307, Reservation_fails = 0
L2_cache_bank[9]: Access = 23293, Miss = 15480, Miss_rate = 0.665, Pending_hits = 1234, Reservation_fails = 0
L2_cache_bank[10]: Access = 23282, Miss = 15496, Miss_rate = 0.666, Pending_hits = 298, Reservation_fails = 0
L2_cache_bank[11]: Access = 23271, Miss = 15479, Miss_rate = 0.665, Pending_hits = 1246, Reservation_fails = 0
L2_cache_bank[12]: Access = 23260, Miss = 15493, Miss_rate = 0.666, Pending_hits = 283, Reservation_fails = 0
L2_cache_bank[13]: Access = 23271, Miss = 15473, Miss_rate = 0.665, Pending_hits = 1243, Reservation_fails = 0
L2_cache_bank[14]: Access = 23304, Miss = 15497, Miss_rate = 0.665, Pending_hits = 282, Reservation_fails = 0
L2_cache_bank[15]: Access = 23304, Miss = 15490, Miss_rate = 0.665, Pending_hits = 1234, Reservation_fails = 0
L2_cache_bank[16]: Access = 23277, Miss = 15496, Miss_rate = 0.666, Pending_hits = 283, Reservation_fails = 0
L2_cache_bank[17]: Access = 23266, Miss = 15472, Miss_rate = 0.665, Pending_hits = 1221, Reservation_fails = 0
L2_cache_bank[18]: Access = 23265, Miss = 15491, Miss_rate = 0.666, Pending_hits = 285, Reservation_fails = 0
L2_cache_bank[19]: Access = 23276, Miss = 15477, Miss_rate = 0.665, Pending_hits = 1231, Reservation_fails = 0
L2_cache_bank[20]: Access = 23304, Miss = 15501, Miss_rate = 0.665, Pending_hits = 285, Reservation_fails = 0
L2_cache_bank[21]: Access = 23304, Miss = 15480, Miss_rate = 0.664, Pending_hits = 1212, Reservation_fails = 0
L2_total_cache_accesses = 512048
L2_total_cache_misses = 340746
L2_total_cache_miss_rate = 0.6655
L2_total_cache_pending_hits = 16657
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 152055
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16489
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 176680
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2272
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 164048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 141
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 345224
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 166320
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=1645424
icnt_total_pkts_simt_to_mem=1177328
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.57601
	minimum = 6
	maximum = 46
Network latency average = 8.44902
	minimum = 6
	maximum = 42
Slowest packet = 933726
Flit latency average = 6.92031
	minimum = 6
	maximum = 38
Slowest flit = 2573786
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0238972
	minimum = 0.0189106 (at node 5)
	maximum = 0.0283659 (at node 0)
Accepted packet rate average = 0.0238972
	minimum = 0.0189106 (at node 5)
	maximum = 0.0283659 (at node 0)
Injected flit rate average = 0.0658643
	minimum = 0.0435766 (at node 5)
	maximum = 0.0873073 (at node 42)
Accepted flit rate average= 0.0658643
	minimum = 0.0606372 (at node 5)
	maximum = 0.0909558 (at node 0)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.61263 (11 samples)
	minimum = 6 (11 samples)
	maximum = 50.4545 (11 samples)
Network latency average = 8.43389 (11 samples)
	minimum = 6 (11 samples)
	maximum = 47.4545 (11 samples)
Flit latency average = 6.90312 (11 samples)
	minimum = 6 (11 samples)
	maximum = 44 (11 samples)
Fragmentation average = 0 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0 (11 samples)
Injected packet rate average = 0.0201202 (11 samples)
	minimum = 0.0159217 (11 samples)
	maximum = 0.0238825 (11 samples)
Accepted packet rate average = 0.0201202 (11 samples)
	minimum = 0.0159217 (11 samples)
	maximum = 0.0238825 (11 samples)
Injected flit rate average = 0.0554543 (11 samples)
	minimum = 0.0366888 (11 samples)
	maximum = 0.0735105 (11 samples)
Accepted flit rate average = 0.0554543 (11 samples)
	minimum = 0.0510539 (11 samples)
	maximum = 0.0765801 (11 samples)
Injected packet size average = 2.75615 (11 samples)
Accepted packet size average = 2.75615 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 2 min, 37 sec (7357 sec)
gpgpu_simulation_rate = 43134 (inst/sec)
gpgpu_simulation_rate = 746 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 12: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 12 
gpu_sim_cycle = 39301
gpu_sim_insn = 28848876
gpu_ipc =     734.0494
gpu_tot_sim_cycle = 5755317
gpu_tot_sim_insn = 346186512
gpu_tot_ipc =      60.1507
gpu_tot_issued_cta = 768
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 6347
partiton_reqs_in_parallel = 864622
partiton_reqs_in_parallel_total    = 67104752
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      11.8098
partiton_reqs_in_parallel_util = 864622
partiton_reqs_in_parallel_util_total    = 67104752
gpu_sim_cycle_parition_util = 39301
gpu_tot_sim_cycle_parition_util    = 3050216
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 512048
L2_BW  =     112.1558 GB/Sec
L2_BW_total  =       9.1988 GB/Sec
gpu_total_sim_rate=46337

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6950736
	L1I_total_cache_misses = 2440
	L1I_total_cache_miss_rate = 0.0004
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 21504
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0759
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 19872
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6948296
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2440
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 21504
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 6950736
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
57922, 55694, 55759, 57815, 57934, 55715, 55781, 57795, 14505, 13917, 13977, 10851, 
gpgpu_n_tot_thrd_icount = 399833088
gpgpu_n_tot_w_icount = 12494784
gpgpu_n_stall_shd_mem = 13863
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 376608
gpgpu_n_mem_write_global = 181440
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 9194496
gpgpu_n_store_insn = 5715360
gpgpu_n_shmem_insn = 37863456
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 688128
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 268
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 12151
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:347494	W0_Idle:2638120	W0_Scoreboard:155829696	W1:725760	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:4898160	W32:6870864
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3012864 {8:376608,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 24675840 {136:181440,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 42509568 {40:90720,136:285888,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1451520 {8:181440,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 417 
maxdqlatency = 0 
maxmflatency = 171210 
averagemflatency = 3162 
max_icnt2mem_latency = 170961 
max_icnt2sh_latency = 5755316 
mrq_lat_table:275412 	42699 	24999 	65531 	71166 	45122 	20303 	8124 	334 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	335355 	205203 	532 	18 	104 	162 	159 	695 	2110 	9971 	3767 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	6 	444800 	16418 	82 	0 	80254 	1 	1 	4 	38 	98 	152 	159 	714 	2101 	9970 	3754 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	315391 	60391 	852 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	252 	2016 	6004 	82448 	90720 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1862 	186 	14 	1 	3 	3 	7 	28 	131 	453 	134 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    325633    325265    350478    350014    291247    291356    336053    335594    418343    417887    307915    307794    363622    363158    321496    321957 
dram[1]:    325633    325277    350598    350132    291237    291228    336047    335589    418330    417764    307906    307781    363625    363160    321481    321947 
dram[2]:    325625    325266    350479    350016    291246    291354    336050    335587    418338    417880    307915    307794    363629    363051    360542    361005 
dram[3]:    325627    325265    350590    350125    291238    291237    336047    335590    418222    417760    307915    307795    363625    363161    321492    360978 
dram[4]:    325636    325270    350476    350012    291245    291354    336046    335584    418338    417870    308016    308027    363516    363047    321608    360996 
dram[5]:    325625    325263    350597    350133    291246    291451    336046    335589    418211    417756    307798    307679    363635    363172    321483    321944 
dram[6]:    325625    325263    350590    350019    291244    291355    336051    335592    418326    417873    308022    308031    363509    363040    321605    322072 
dram[7]:    325628    325262    350590    350122    291244    291354    336049    335586    418215    417762    307786    307679    363633    363169    321484    321946 
dram[8]:    325627    325262    350601    350133    291247    291465    336056    335596    418339    417881    308012    308016    363513    363051    321601    322056 
dram[9]:    325627    325263    350598    350029    291245    291355    336053    335597    418339    417886    307792    307671    363628    363164    321490    321946 
dram[10]:    325631    325263    350590    350127    291245    291237    336045    335584    418323    417860    307905    307800    363627    363163    321489    321946 
average row accesses per activate:
dram[0]:  5.708688  5.485246  5.257911  5.368336  5.635063  5.653501  5.437500  5.529865  5.615679  5.788955  5.502814  5.553030  5.894353  5.853261  5.713073  5.701695 
dram[1]:  5.684746  5.650928  5.269481  5.297386  5.514530  5.471986  5.799595  5.497121  5.549057  5.704854  5.440741  5.316456  5.946789  5.858696  5.775300  5.534540 
dram[2]:  5.820034  5.706666  5.496610  5.529010  5.713274  5.731794  5.452471  5.413989  5.929435  5.706796  5.497196  5.299099  5.928571  5.802514  5.474295  5.445545 
dram[3]:  5.639802  5.772344  5.310966  5.219002  5.582038  5.565517  5.619608  5.345149  5.383912  5.511236  5.400369  5.418519  5.894546  5.788909  5.682759  5.464345 
dram[4]:  5.780776  5.697171  5.481419  5.374793  5.395230  5.226073  5.485075  5.412523  5.787402  5.810277  5.582061  5.558935  5.708995  5.759358  5.489185  5.511706 
dram[5]:  5.613065  5.590985  5.500832  5.495840  5.386055  5.355330  5.667953  5.453532  5.227354  5.347273  5.476635  5.404059  5.825540  5.614583  5.509182  5.602716 
dram[6]:  5.750859  5.632997  5.561345  5.702936  5.341216  5.226821  5.634099  5.564394  5.614504  5.509363  5.534972  5.696498  5.535902  5.444828  5.648829  5.581818 
dram[7]:  5.443902  5.453507  5.460396  5.430213  5.639286  5.390785  5.744141  5.580645  4.991364  5.120567  5.608209  5.606343  5.882681  5.542105  5.372612  5.525368 
dram[8]:  5.435065  5.492611  5.616949  5.728374  5.492119  5.287162  5.802762  5.755382  5.564547  5.603883  5.827185  5.727099  5.719711  5.605684  5.928070  5.666107 
dram[9]:  5.535599  5.559350  5.359223  5.469421  5.734432  5.639640  5.668593  5.710680  5.265938  5.310662  5.689394  5.619850  5.897388  5.776965  5.508333  5.571670 
dram[10]:  5.530745  5.574225  5.492537  5.462046  5.397590  5.235786  5.933468  5.732944  5.324125  5.254546  5.608365  5.612167  5.915905  5.771019  5.657534  5.439868 
average row locality = 553690/99518 = 5.563717
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2235      2230      2219      2219      2136      2135      1947      1946      1977      1975      1985      1984      2180      2175      2243      2242 
dram[1]:      2238      2235      2178      2174      2176      2173      1941      1940      1981      1978      1990      1992      2185      2178      2245      2243 
dram[2]:      2276      2272      2175      2172      2178      2177      1944      1940      1981      1979      1993      1993      2181      2176      2209      2208 
dram[3]:      2277      2271      2177      2173      2182      2178      1942      1941      1985      1983      1985      1984      2186      2180      2204      2203 
dram[4]:      2276      2272      2177      2173      2147      2147      1980      1979      1980      1980      1983      1982      2181      2175      2207      2204 
dram[5]:      2235      2233      2208      2205      2147      2145      1976      1974      1983      1981      1988      1987      2183      2178      2208      2208 
dram[6]:      2231      2230      2211      2204      2142      2137      1981      1978      1982      1982      1986      1986      2141      2138      2250      2249 
dram[7]:      2232      2227      2211      2209      2138      2139      1981      1981      1954      1952      2028      2027      2139      2139      2246      2248 
dram[8]:      2232      2229      2216      2213      2128      2122      1982      1981      1952      1950      2023      2023      2143      2136      2251      2249 
dram[9]:      2269      2267      2214      2211      2123      2122      1982      1981      1955      1953      2026      2023      2141      2140      2213      2212 
dram[10]:      2266      2265      2214      2212      2128      2123      1983      1981      1955      1954      1996      1998      2180      2170      2212      2210 
total reads: 372250
bank skew: 2277/1940 = 1.17
chip skew: 33854/33828 = 1.00
number of total write accesses:
dram[0]:      1116      1116      1104      1104      1014      1014       924       924       960       960       948       948      1056      1056      1122      1122 
dram[1]:      1116      1116      1068      1068      1050      1050       924       924       960       960       948       948      1056      1056      1122      1122 
dram[2]:      1152      1152      1068      1068      1050      1050       924       924       960       960       948       948      1056      1056      1092      1092 
dram[3]:      1152      1152      1068      1068      1050      1050       924       924       960       960       942       942      1056      1056      1092      1092 
dram[4]:      1152      1152      1068      1068      1020      1020       960       960       960       960       942       942      1056      1056      1092      1092 
dram[5]:      1116      1116      1098      1098      1020      1020       960       960       960       960       942       942      1056      1056      1092      1092 
dram[6]:      1116      1116      1098      1098      1020      1020       960       960       960       960       942       942      1020      1020      1128      1128 
dram[7]:      1116      1116      1098      1098      1020      1020       960       960       936       936       978       978      1020      1020      1128      1128 
dram[8]:      1116      1116      1098      1098      1008      1008       960       960       936       936       978       978      1020      1020      1128      1128 
dram[9]:      1152      1152      1098      1098      1008      1008       960       960       936       936       978       978      1020      1020      1092      1092 
dram[10]:      1152      1152      1098      1098      1008      1008       960       960       936       936       954       954      1056      1056      1092      1092 
total reads: 181440
bank skew: 1152/924 = 1.25
chip skew: 16512/16488 = 1.00
average mf latency per bank:
dram[0]:       4565      2272      4557      1944      3847      1862      4144      1890      4186      2155      3997      1787      4168      2089      4600      2217
dram[1]:       4289      2128      4313      2024      3999      1861      4392      1939      4470      2248      4007      1755      4303      2151      4369      2170
dram[2]:       4550      2173      4343      2037      4238      1942      4257      1838      4337      2179      3989      1807      4136      2112      4233      2167
dram[3]:       4710      2228      4433      2010      4179      1901      4134      1824      4113      2136      3710      1800      4195      2143      4336      2184
dram[4]:       4682      2269      4186      1923      4039      1977      4075      1815      4402      2185      3772      1855      4561      2204      4385      2254
dram[5]:       4341      2231      4104      1944      4102      1969      4290      1862      4622      2246      3891      1992      4731      2196      4367      2234
dram[6]:       4437      2297      4427      2074      4106      1903      4321      1879      4441      2170      3850      1969      4561      2280      4662      2264
dram[7]:       4324      2269      4532      2069      3903      1858      4181      1862      4412      2224      4019      1913      4444      2235      4905      2318
dram[8]:       4386      2262      4205      1978      3787      1855      4369      1945      4553      2230      4297      1949      4498      2233      4771      2237
dram[9]:       4338      2214      4437      2045      4049      1958      4459      1944      4470      2230      4343      1866      4195      2200      4537      2272
dram[10]:       4446      2165      4765      2076      4018      1912      4465      1938      4130      2178      4010      1778      4010      2098      4626      2317
maximum mf latency per bank:
dram[0]:     169875    147891    171195    145304    166569    165999    161366    160933    166560    166127    152968    137340    171083    142682    165994    147913
dram[1]:     170110    147905    145735    145290    166570    166119    161361    160930    166558    165992    152971    137490    171209    142553    165992    147894
dram[2]:     170112    147911    145732    145300    166569    166011    161357    160934    166560    166127    152969    137469    171203    142676    165995    147894
dram[3]:     170112    147905    145738    145285    166586    166133    161366    160909    166557    165994    152975    152799    171201    142547    165989    147890
dram[4]:     170119    147911    171084    145287    166598    166139    161358    160943    166557    166108    152966    152912    171210    142665    165996    147765
dram[5]:     170110    147904    171196    145284    166583    166154    161350    160904    166560    166008    160139    159602    171210    142549    165876    147890
dram[6]:     170112    147911    171082    145285    166583    166138    161348    160782    166573    166127    160251    159805    171206    147589    165993    147763
dram[7]:     169874    147893    171197    145305    166579    166139    161349    160916    166573    166130    160136    159573    171084    147704    165872    147915
dram[8]:     170113    147892    171084    145300    166569    166134    161350    160783    166568    166142    160251    159795    171201    165819    165990    147876
dram[9]:     169874    147904    171198    145305    166569    166010    161347    160905    166560    166131    160139    159578    171085    165947    165872    147904
dram[10]:     170112    147900    171082    145303    166569    166134    161348    160786    166558    165989    160252    159796    171202    142685    165991    147905
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5736763 n_nop=5517549 n_act=8983 n_pre=8967 n_req=50316 n_rd=135312 n_write=65952 bw_util=0.07017
n_activity=744612 dram_eff=0.5406
bk0: 8940a 5655557i bk1: 8920a 5656807i bk2: 8876a 5653561i bk3: 8876a 5656178i bk4: 8544a 5661043i bk5: 8540a 5662030i bk6: 7788a 5665817i bk7: 7784a 5668338i bk8: 7908a 5663879i bk9: 7900a 5665062i bk10: 7940a 5665305i bk11: 7936a 5667570i bk12: 8720a 5657285i bk13: 8700a 5658652i bk14: 8972a 5651962i bk15: 8968a 5655213i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.228845
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5736763 n_nop=5517387 n_act=9026 n_pre=9010 n_req=50335 n_rd=135388 n_write=65952 bw_util=0.07019
n_activity=748556 dram_eff=0.5379
bk0: 8952a 5655106i bk1: 8940a 5656104i bk2: 8712a 5655918i bk3: 8696a 5659117i bk4: 8704a 5658275i bk5: 8692a 5660000i bk6: 7764a 5666106i bk7: 7760a 5667177i bk8: 7924a 5664941i bk9: 7912a 5665679i bk10: 7960a 5666534i bk11: 7968a 5666961i bk12: 8740a 5656611i bk13: 8712a 5659281i bk14: 8980a 5651755i bk15: 8972a 5654051i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.233055
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5736763 n_nop=5517441 n_act=8961 n_pre=8945 n_req=50354 n_rd=135416 n_write=66000 bw_util=0.07022
n_activity=746774 dram_eff=0.5394
bk0: 9104a 5653135i bk1: 9088a 5653528i bk2: 8700a 5656254i bk3: 8688a 5658691i bk4: 8712a 5658983i bk5: 8708a 5661576i bk6: 7776a 5665274i bk7: 7760a 5667048i bk8: 7924a 5666669i bk9: 7916a 5666360i bk10: 7972a 5665334i bk11: 7972a 5665818i bk12: 8724a 5657168i bk13: 8704a 5659660i bk14: 8836a 5653606i bk15: 8832a 5655593i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.229367
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5736763 n_nop=5517237 n_act=9093 n_pre=9077 n_req=50339 n_rd=135404 n_write=65952 bw_util=0.0702
n_activity=746042 dram_eff=0.5398
bk0: 9108a 5651652i bk1: 9084a 5653826i bk2: 8708a 5656773i bk3: 8692a 5656421i bk4: 8728a 5657837i bk5: 8712a 5660132i bk6: 7768a 5665497i bk7: 7764a 5665839i bk8: 7940a 5663826i bk9: 7932a 5663695i bk10: 7940a 5665960i bk11: 7936a 5667123i bk12: 8744a 5656067i bk13: 8720a 5657459i bk14: 8816a 5654617i bk15: 8812a 5656422i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.231827
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7fde7e4d02c0 :  mf: uid=7713172, sid07:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (5755316), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5736763 n_nop=5517305 n_act=9052 n_pre=9036 n_req=50343 n_rd=135370 n_write=66000 bw_util=0.0702
n_activity=748188 dram_eff=0.5383
bk0: 9104a 5652544i bk1: 9088a 5654057i bk2: 8708a 5657373i bk3: 8692a 5659277i bk4: 8588a 5659004i bk5: 8586a 5661631i bk6: 7920a 5663554i bk7: 7916a 5665546i bk8: 7920a 5664620i bk9: 7920a 5665260i bk10: 7932a 5665060i bk11: 7928a 5668493i bk12: 8724a 5657541i bk13: 8700a 5658588i bk14: 8828a 5654102i bk15: 8816a 5655281i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.228865
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5736763 n_nop=5517185 n_act=9143 n_pre=9127 n_req=50327 n_rd=135356 n_write=65952 bw_util=0.07018
n_activity=747200 dram_eff=0.5388
bk0: 8940a 5652987i bk1: 8932a 5655569i bk2: 8832a 5655859i bk3: 8820a 5656522i bk4: 8588a 5659474i bk5: 8580a 5660154i bk6: 7904a 5664322i bk7: 7896a 5665746i bk8: 7932a 5662775i bk9: 7924a 5663836i bk10: 7952a 5665418i bk11: 7948a 5668636i bk12: 8732a 5656757i bk13: 8712a 5658813i bk14: 8832a 5654320i bk15: 8832a 5657576i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.228979
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5736763 n_nop=5517413 n_act=9051 n_pre=9035 n_req=50316 n_rd=135312 n_write=65952 bw_util=0.07017
n_activity=747360 dram_eff=0.5386
bk0: 8924a 5653580i bk1: 8920a 5656178i bk2: 8844a 5655303i bk3: 8816a 5657703i bk4: 8568a 5658676i bk5: 8548a 5662210i bk6: 7924a 5664222i bk7: 7912a 5665845i bk8: 7928a 5665230i bk9: 7928a 5666449i bk10: 7944a 5665422i bk11: 7944a 5667876i bk12: 8564a 5658059i bk13: 8552a 5661220i bk14: 9000a 5652703i bk15: 8996a 5652897i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.228583
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5736763 n_nop=5516949 n_act=9189 n_pre=9173 n_req=50363 n_rd=135404 n_write=66048 bw_util=0.07023
n_activity=747730 dram_eff=0.5388
bk0: 8928a 5652701i bk1: 8908a 5656458i bk2: 8844a 5654515i bk3: 8836a 5656876i bk4: 8552a 5660929i bk5: 8556a 5661915i bk6: 7924a 5664685i bk7: 7924a 5664883i bk8: 7816a 5663894i bk9: 7808a 5664983i bk10: 8112a 5663069i bk11: 8108a 5666259i bk12: 8556a 5658783i bk13: 8556a 5660364i bk14: 8984a 5652887i bk15: 8992a 5655474i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.228724
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents
MSHR: tag=0xc01eec80, atomic=0 1 entries : 0x7fde7ebe48e0 :  mf: uid=7713171, sid07:w10, part=8, addr=0xc01eec80, load , size=128, unknown  status = IN_PARTITION_DRAM (5755315), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5736763 n_nop=5517649 n_act=8929 n_pre=8913 n_req=50318 n_rd=135320 n_write=65952 bw_util=0.07017
n_activity=746071 dram_eff=0.5396
bk0: 8928a 5654712i bk1: 8916a 5657748i bk2: 8864a 5655899i bk3: 8852a 5658227i bk4: 8512a 5661195i bk5: 8488a 5662533i bk6: 7928a 5664189i bk7: 7924a 5664151i bk8: 7808a 5665638i bk9: 7800a 5667616i bk10: 8092a 5663485i bk11: 8092a 5666392i bk12: 8572a 5658264i bk13: 8544a 5660350i bk14: 9004a 5652751i bk15: 8996a 5654066i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.228482
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5736763 n_nop=5517455 n_act=9022 n_pre=9006 n_req=50320 n_rd=135328 n_write=65952 bw_util=0.07017
n_activity=745546 dram_eff=0.54
bk0: 9076a 5652658i bk1: 9068a 5654983i bk2: 8856a 5655012i bk3: 8844a 5656589i bk4: 8492a 5663582i bk5: 8488a 5663740i bk6: 7928a 5663158i bk7: 7924a 5666672i bk8: 7820a 5665375i bk9: 7812a 5666162i bk10: 8104a 5662510i bk11: 8092a 5665744i bk12: 8564a 5657785i bk13: 8560a 5661399i bk14: 8852a 5654101i bk15: 8848a 5657300i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.229146
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7fde844dc3d0 :  mf: uid=7713170, sid07:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (5755312), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5736763 n_nop=5517203 n_act=9070 n_pre=9054 n_req=50359 n_rd=135388 n_write=66048 bw_util=0.07023
n_activity=747826 dram_eff=0.5387
bk0: 9064a 5653482i bk1: 9060a 5654206i bk2: 8856a 5655629i bk3: 8848a 5657252i bk4: 8512a 5661165i bk5: 8492a 5663365i bk6: 7932a 5664494i bk7: 7924a 5665981i bk8: 7820a 5666391i bk9: 7816a 5666803i bk10: 7984a 5665550i bk11: 7992a 5668220i bk12: 8720a 5656386i bk13: 8680a 5658706i bk14: 8848a 5656093i bk15: 8840a 5654835i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.228541

========= L2 cache stats =========
L2_cache_bank[0]: Access = 25412, Miss = 16922, Miss_rate = 0.666, Pending_hits = 320, Reservation_fails = 0
L2_cache_bank[1]: Access = 25372, Miss = 16906, Miss_rate = 0.666, Pending_hits = 1229, Reservation_fails = 0
L2_cache_bank[2]: Access = 25384, Miss = 16934, Miss_rate = 0.667, Pending_hits = 276, Reservation_fails = 0
L2_cache_bank[3]: Access = 25368, Miss = 16913, Miss_rate = 0.667, Pending_hits = 1222, Reservation_fails = 0
L2_cache_bank[4]: Access = 25380, Miss = 16937, Miss_rate = 0.667, Pending_hits = 289, Reservation_fails = 0
L2_cache_bank[5]: Access = 25374, Miss = 16917, Miss_rate = 0.667, Pending_hits = 1215, Reservation_fails = 0
L2_cache_bank[6]: Access = 25350, Miss = 16938, Miss_rate = 0.668, Pending_hits = 296, Reservation_fails = 0
L2_cache_bank[7]: Access = 25350, Miss = 16913, Miss_rate = 0.667, Pending_hits = 1220, Reservation_fails = 0
L2_cache_bank[8]: Access = 25402, Miss = 16931, Miss_rate = 0.667, Pending_hits = 311, Reservation_fails = 0
L2_cache_bank[9]: Access = 25408, Miss = 16912, Miss_rate = 0.666, Pending_hits = 1241, Reservation_fails = 0
L2_cache_bank[10]: Access = 25396, Miss = 16928, Miss_rate = 0.667, Pending_hits = 304, Reservation_fails = 0
L2_cache_bank[11]: Access = 25384, Miss = 16911, Miss_rate = 0.666, Pending_hits = 1254, Reservation_fails = 0
L2_cache_bank[12]: Access = 25372, Miss = 16924, Miss_rate = 0.667, Pending_hits = 285, Reservation_fails = 0
L2_cache_bank[13]: Access = 25384, Miss = 16904, Miss_rate = 0.666, Pending_hits = 1246, Reservation_fails = 0
L2_cache_bank[14]: Access = 25420, Miss = 16929, Miss_rate = 0.666, Pending_hits = 286, Reservation_fails = 0
L2_cache_bank[15]: Access = 25420, Miss = 16922, Miss_rate = 0.666, Pending_hits = 1242, Reservation_fails = 0
L2_cache_bank[16]: Access = 25390, Miss = 16927, Miss_rate = 0.667, Pending_hits = 287, Reservation_fails = 0
L2_cache_bank[17]: Access = 25378, Miss = 16903, Miss_rate = 0.666, Pending_hits = 1226, Reservation_fails = 0
L2_cache_bank[18]: Access = 25378, Miss = 16923, Miss_rate = 0.667, Pending_hits = 289, Reservation_fails = 0
L2_cache_bank[19]: Access = 25390, Miss = 16909, Miss_rate = 0.666, Pending_hits = 1236, Reservation_fails = 0
L2_cache_bank[20]: Access = 25420, Miss = 16934, Miss_rate = 0.666, Pending_hits = 291, Reservation_fails = 0
L2_cache_bank[21]: Access = 25420, Miss = 16913, Miss_rate = 0.665, Pending_hits = 1219, Reservation_fails = 0
L2_total_cache_accesses = 558552
L2_total_cache_misses = 372250
L2_total_cache_miss_rate = 0.6665
L2_total_cache_pending_hits = 16784
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 166928
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16616
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 193064
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2272
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 179168
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 141
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 376608
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 181440
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.022

icnt_total_pkts_mem_to_simt=1794784
icnt_total_pkts_simt_to_mem=1284312
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.52672
	minimum = 6
	maximum = 47
Network latency average = 8.40192
	minimum = 6
	maximum = 43
Slowest packet = 1025142
Flit latency average = 6.85886
	minimum = 6
	maximum = 39
Slowest flit = 2825723
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0236662
	minimum = 0.0187277 (at node 0)
	maximum = 0.0280916 (at node 7)
Accepted packet rate average = 0.0236662
	minimum = 0.0187277 (at node 0)
	maximum = 0.0280916 (at node 7)
Injected flit rate average = 0.0652275
	minimum = 0.0431552 (at node 0)
	maximum = 0.0864631 (at node 42)
Accepted flit rate average= 0.0652275
	minimum = 0.0600509 (at node 0)
	maximum = 0.0900763 (at node 7)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.60547 (12 samples)
	minimum = 6 (12 samples)
	maximum = 50.1667 (12 samples)
Network latency average = 8.43122 (12 samples)
	minimum = 6 (12 samples)
	maximum = 47.0833 (12 samples)
Flit latency average = 6.89943 (12 samples)
	minimum = 6 (12 samples)
	maximum = 43.5833 (12 samples)
Fragmentation average = 0 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0 (12 samples)
Injected packet rate average = 0.0204157 (12 samples)
	minimum = 0.0161556 (12 samples)
	maximum = 0.0242332 (12 samples)
Accepted packet rate average = 0.0204157 (12 samples)
	minimum = 0.0161556 (12 samples)
	maximum = 0.0242332 (12 samples)
Injected flit rate average = 0.0562687 (12 samples)
	minimum = 0.0372277 (12 samples)
	maximum = 0.0745899 (12 samples)
Accepted flit rate average = 0.0562687 (12 samples)
	minimum = 0.0518037 (12 samples)
	maximum = 0.0777048 (12 samples)
Injected packet size average = 2.75615 (12 samples)
Accepted packet size average = 2.75615 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 4 min, 31 sec (7471 sec)
gpgpu_simulation_rate = 46337 (inst/sec)
gpgpu_simulation_rate = 770 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 13: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 13 
gpu_sim_cycle = 38963
gpu_sim_insn = 28848876
gpu_ipc =     740.4172
gpu_tot_sim_cycle = 6016430
gpu_tot_sim_insn = 375035388
gpu_tot_ipc =      62.3352
gpu_tot_issued_cta = 832
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 7087
partiton_reqs_in_parallel = 857186
partiton_reqs_in_parallel_total    = 67969374
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      11.4398
partiton_reqs_in_parallel_util = 857186
partiton_reqs_in_parallel_util_total    = 67969374
gpu_sim_cycle_parition_util = 38963
gpu_tot_sim_cycle_parition_util    = 3089517
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 558552
L2_BW  =     113.1287 GB/Sec
L2_BW_total  =       9.5322 GB/Sec
gpu_total_sim_rate=49444

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 7529964
	L1I_total_cache_misses = 2440
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 23296
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0701
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 21664
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 7527524
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2440
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 23296
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 7529964
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
62748, 60335, 60405, 62627, 62760, 60355, 60427, 62607, 14505, 13917, 13977, 10851, 
gpgpu_n_tot_thrd_icount = 433152512
gpgpu_n_tot_w_icount = 13536016
gpgpu_n_stall_shd_mem = 13897
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 407992
gpgpu_n_mem_write_global = 196560
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 9960704
gpgpu_n_store_insn = 6191640
gpgpu_n_shmem_insn = 41018744
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 745472
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 302
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 12151
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:377729	W0_Idle:2653251	W0_Scoreboard:156959647	W1:786240	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:5306340	W32:7443436
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3263936 {8:407992,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26732160 {136:196560,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 46052032 {40:98280,136:309712,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1572480 {8:196560,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 417 
maxdqlatency = 0 
maxmflatency = 171210 
averagemflatency = 2936 
max_icnt2mem_latency = 170961 
max_icnt2sh_latency = 6016429 
mrq_lat_table:297242 	46756 	27577 	70027 	76575 	49405 	23088 	9238 	406 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	368185 	218857 	552 	18 	104 	162 	159 	695 	2110 	9971 	3767 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	8 	488684 	18510 	92 	0 	80770 	1 	1 	4 	38 	98 	152 	159 	714 	2101 	9970 	3754 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	341718 	65346 	954 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	252 	2016 	6004 	82448 	105840 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1937 	188 	14 	1 	3 	3 	7 	28 	131 	453 	134 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    325633    325265    350478    350014    291247    291356    336053    335594    418343    417887    307915    307794    363622    363158    321496    321957 
dram[1]:    325633    325277    350598    350132    291237    291228    336047    335589    418330    417764    307906    307781    363625    363160    321481    321947 
dram[2]:    325625    325266    350479    350016    291246    291354    336050    335587    418338    417880    307915    307794    363629    363051    360542    361005 
dram[3]:    325627    325265    350590    350125    291238    291237    336047    335590    418222    417760    307915    307795    363625    363161    321492    360978 
dram[4]:    325636    325270    350476    350012    291245    291354    336046    335584    418338    417870    308016    308027    363516    363047    321608    360996 
dram[5]:    325625    325263    350597    350133    291246    291451    336046    335589    418211    417756    307798    307679    363635    363172    321483    321944 
dram[6]:    325625    325263    350590    350019    291244    291355    336051    335592    418326    417873    308022    308031    363509    363040    321605    322072 
dram[7]:    325628    325262    350590    350122    291244    291354    336049    335586    418215    417762    307786    307679    363633    363169    321484    321946 
dram[8]:    325627    325262    350601    350133    291247    291465    336056    335596    418339    417881    308012    308016    363513    363051    321601    322056 
dram[9]:    325627    325263    350598    350029    291245    291355    336053    335597    418339    417886    307792    307671    363628    363164    321490    321946 
dram[10]:    325631    325263    350590    350127    291245    291237    336045    335584    418323    417860    307905    307800    363627    363163    321489    321946 
average row accesses per activate:
dram[0]:  6.065108  5.832798  5.565015  5.679305  5.964912  5.984155  5.790352  5.886793  5.960674  6.140927  5.825688  5.877778  6.281640  6.239362  6.038016  6.026402 
dram[1]:  6.039867  6.004959  5.574603  5.603834  5.842282  5.798333  6.168317  5.853384  5.869245  6.030303  5.762681  5.633628  6.335727  6.222615  6.081531  5.835463 
dram[2]:  6.183028  6.065360  5.809603  5.843333  6.048611  6.067944  5.806332  5.766667  6.285996  6.055133  5.820841  5.615520  6.317204  6.186292  5.788368  5.758842 
dram[3]:  5.995161  6.133884  5.617600  5.522835  5.911864  5.895093  5.980806  5.694698  5.698214  5.829982  5.722022  5.740942  6.258865  6.150087  6.003356  5.778675 
dram[4]:  6.142149  6.055465  5.793729  5.683955  5.717391  5.541329  5.842779  5.767148  6.115163  6.138728  5.910448  5.886617  6.088083  6.141361  5.822764  5.827362 
dram[5]:  5.965517  5.942717  5.814634  5.809756  5.707847  5.676080  6.034027  5.810565  5.536458  5.660746  5.800731  5.725632  6.187719  5.969491  5.824390  5.920661 
dram[6]:  6.109427  5.986799  5.896211  6.043993  5.661692  5.543089  5.998124  5.925788  5.936685  5.806921  5.861368  6.028517  5.905660  5.810811  5.990196  5.920840 
dram[7]:  5.789474  5.800000  5.772581  5.741573  5.971979  5.713568  6.112811  5.942379  5.290541  5.424610  5.939781  5.937956  6.245009  5.892123  5.686336  5.843700 
dram[8]:  5.780255  5.840580  5.953488  6.069491  5.817869  5.605307  6.173745  6.124521  5.883459  5.924242  6.166983  6.063433  6.097345  5.979130  6.279109  5.988562 
dram[9]:  5.887301  5.912281  5.667722  5.781906  6.070018  5.971732  6.033962  6.077947  5.572954  5.619390  6.024074  5.952381  6.260000  6.135472  5.804207  5.888341 
dram[10]:  5.882540  5.928000  5.824390  5.792880  5.719594  5.551724  6.309665  6.101145  5.633093  5.541593  5.938662  5.942379  6.304114  6.132635  5.976666  5.752809 
average row locality = 600314/101742 = 5.900356
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2424      2419      2403      2403      2309      2308      2120      2119      2143      2141      2147      2146      2372      2367      2435      2434 
dram[1]:      2427      2424      2359      2355      2352      2349      2114      2113      2147      2144      2153      2155      2377      2370      2437      2435 
dram[2]:      2468      2464      2356      2353      2354      2353      2117      2113      2147      2145      2156      2156      2373      2368      2398      2397 
dram[3]:      2469      2463      2358      2354      2358      2354      2115      2114      2151      2149      2148      2147      2378      2372      2393      2392 
dram[4]:      2468      2464      2358      2354      2321      2321      2156      2155      2146      2146      2146      2145      2373      2367      2396      2393 
dram[5]:      2424      2422      2391      2388      2321      2319      2152      2150      2149      2147      2151      2150      2375      2370      2397      2397 
dram[6]:      2420      2419      2394      2387      2316      2311      2157      2154      2148      2148      2149      2149      2330      2327      2442      2441 
dram[7]:      2421      2416      2394      2392      2312      2313      2157      2157      2118      2116      2194      2193      2328      2328      2438      2440 
dram[8]:      2421      2418      2399      2396      2301      2295      2158      2157      2116      2114      2189      2189      2332      2325      2443      2441 
dram[9]:      2461      2459      2397      2394      2296      2295      2158      2157      2118      2116      2192      2189      2330      2329      2402      2401 
dram[10]:      2458      2457      2397      2395      2301      2296      2159      2157      2118      2117      2160      2162      2372      2362      2401      2399 
total reads: 403754
bank skew: 2469/2113 = 1.17
chip skew: 36718/36690 = 1.00
number of total write accesses:
dram[0]:      1209      1209      1192      1192      1091      1091      1001      1001      1040      1040      1028      1028      1152      1152      1218      1218 
dram[1]:      1209      1209      1153      1153      1130      1130      1001      1001      1040      1040      1028      1028      1152      1152      1218      1218 
dram[2]:      1248      1248      1153      1153      1130      1130      1001      1001      1040      1040      1028      1028      1152      1152      1185      1185 
dram[3]:      1248      1248      1153      1153      1130      1130      1001      1001      1040      1040      1022      1022      1152      1152      1185      1185 
dram[4]:      1248      1248      1153      1153      1098      1098      1040      1040      1040      1040      1022      1022      1152      1152      1185      1185 
dram[5]:      1209      1209      1185      1185      1098      1098      1040      1040      1040      1040      1022      1022      1152      1152      1185      1185 
dram[6]:      1209      1209      1185      1185      1098      1098      1040      1040      1040      1040      1022      1022      1113      1113      1224      1224 
dram[7]:      1209      1209      1185      1185      1098      1098      1040      1040      1014      1014      1061      1061      1113      1113      1224      1224 
dram[8]:      1209      1209      1185      1185      1085      1085      1040      1040      1014      1014      1061      1061      1113      1113      1224      1224 
dram[9]:      1248      1248      1185      1185      1085      1085      1040      1040      1014      1014      1061      1061      1113      1113      1185      1185 
dram[10]:      1248      1248      1185      1185      1085      1085      1040      1040      1014      1014      1035      1035      1152      1152      1185      1185 
total reads: 196560
bank skew: 1248/1001 = 1.25
chip skew: 17888/17862 = 1.00
average mf latency per bank:
dram[0]:       4228      2113      4230      1814      3581      1741      3830      1755      3880      2005      3709      1667      3845      1936      4255      2059
dram[1]:       3974      1980      4003      1887      3722      1740      4058      1801      4142      2091      3718      1638      3971      1993      4042      2016
dram[2]:       4215      2021      4031      1900      3944      1816      3934      1707      4019      2027      3701      1686      3816      1957      3917      2013
dram[3]:       4363      2072      4114      1874      3889      1777      3821      1696      3813      1988      3442      1678      3871      1986      4012      2029
dram[4]:       4336      2110      3886      1794      3758      1848      3767      1687      4079      2033      3499      1729      4206      2041      4057      2094
dram[5]:       4022      2074      3812      1814      3817      1840      3964      1730      4283      2089      3610      1856      4363      2034      4040      2075
dram[6]:       4110      2136      4110      1934      3820      1779      3993      1746      4115      2019      3572      1835      4206      2110      4313      2103
dram[7]:       4005      2110      4207      1929      3631      1737      3865      1730      4089      2069      3728      1783      4098      2069      4537      2152
dram[8]:       4062      2103      3906      1845      3524      1734      4037      1806      4218      2075      3984      1816      4148      2068      4413      2078
dram[9]:       4018      2059      4120      1908      3766      1829      4120      1806      4143      2075      4027      1739      3870      2038      4198      2111
dram[10]:       4118      2014      4423      1936      3738      1787      4126      1800      3829      2027      3719      1657      3701      1944      4280      2152
maximum mf latency per bank:
dram[0]:     169875    147891    171195    145304    166569    165999    161366    160933    166560    166127    152968    137340    171083    142682    165994    147913
dram[1]:     170110    147905    145735    145290    166570    166119    161361    160930    166558    165992    152971    137490    171209    142553    165992    147894
dram[2]:     170112    147911    145732    145300    166569    166011    161357    160934    166560    166127    152969    137469    171203    142676    165995    147894
dram[3]:     170112    147905    145738    145285    166586    166133    161366    160909    166557    165994    152975    152799    171201    142547    165989    147890
dram[4]:     170119    147911    171084    145287    166598    166139    161358    160943    166557    166108    152966    152912    171210    142665    165996    147765
dram[5]:     170110    147904    171196    145284    166583    166154    161350    160904    166560    166008    160139    159602    171210    142549    165876    147890
dram[6]:     170112    147911    171082    145285    166583    166138    161348    160782    166573    166127    160251    159805    171206    147589    165993    147763
dram[7]:     169874    147893    171197    145305    166579    166139    161349    160916    166573    166130    160136    159573    171084    147704    165872    147915
dram[8]:     170113    147892    171084    145300    166569    166134    161350    160783    166568    166142    160251    159795    171201    165819    165990    147876
dram[9]:     169874    147904    171198    145305    166569    166010    161347    160905    166560    166131    160139    159578    171085    165947    165872    147904
dram[10]:     170112    147900    171082    145303    166569    166134    161348    160786    166558    165989    160252    159796    171202    142685    165991    147905
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5809110 n_nop=5572556 n_act=9181 n_pre=9165 n_req=54552 n_rd=146760 n_write=71448 bw_util=0.07513
n_activity=800370 dram_eff=0.5453
bk0: 9696a 5721156i bk1: 9676a 5723185i bk2: 9612a 5719417i bk3: 9612a 5722338i bk4: 9236a 5727254i bk5: 9232a 5728934i bk6: 8480a 5731859i bk7: 8476a 5735591i bk8: 8572a 5730530i bk9: 8564a 5731838i bk10: 8588a 5732000i bk11: 8584a 5734417i bk12: 9488a 5722856i bk13: 9468a 5724849i bk14: 9740a 5717456i bk15: 9736a 5720900i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.250464
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5809110 n_nop=5572366 n_act=9234 n_pre=9218 n_req=54573 n_rd=146844 n_write=71448 bw_util=0.07516
n_activity=804281 dram_eff=0.5428
bk0: 9708a 5720759i bk1: 9696a 5722206i bk2: 9436a 5722100i bk3: 9420a 5725103i bk4: 9408a 5724827i bk5: 9396a 5726534i bk6: 8456a 5732722i bk7: 8452a 5734126i bk8: 8588a 5731483i bk9: 8576a 5732091i bk10: 8612a 5733389i bk11: 8620a 5733990i bk12: 9508a 5722509i bk13: 9480a 5725318i bk14: 9748a 5717098i bk15: 9740a 5719685i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.256166
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5809110 n_nop=5572440 n_act=9159 n_pre=9143 n_req=54592 n_rd=146872 n_write=71496 bw_util=0.07518
n_activity=802339 dram_eff=0.5443
bk0: 9872a 5718349i bk1: 9856a 5719377i bk2: 9424a 5722456i bk3: 9412a 5725229i bk4: 9416a 5725620i bk5: 9412a 5728045i bk6: 8468a 5731849i bk7: 8452a 5733973i bk8: 8588a 5733287i bk9: 8580a 5732812i bk10: 8624a 5731744i bk11: 8624a 5732690i bk12: 9492a 5722508i bk13: 9472a 5725387i bk14: 9592a 5718778i bk15: 9588a 5721216i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.250571
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5809110 n_nop=5572220 n_act=9299 n_pre=9283 n_req=54577 n_rd=146860 n_write=71448 bw_util=0.07516
n_activity=801552 dram_eff=0.5447
bk0: 9876a 5716866i bk1: 9852a 5719880i bk2: 9432a 5723087i bk3: 9416a 5722627i bk4: 9432a 5724587i bk5: 9416a 5726981i bk6: 8460a 5731915i bk7: 8456a 5732640i bk8: 8604a 5730136i bk9: 8596a 5730533i bk10: 8592a 5733074i bk11: 8588a 5734166i bk12: 9512a 5721494i bk13: 9488a 5722988i bk14: 9572a 5720049i bk15: 9568a 5722246i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.253964
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc03ef680, atomic=0 1 entries : 0x7fde7f3aa2b0 :  mf: uid=8355816, sid17:w11, part=4, addr=0xc03ef680, load , size=128, unknown  status = IN_PARTITION_DRAM (6016429), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5809110 n_nop=5572284 n_act=9252 n_pre=9236 n_req=54585 n_rd=146834 n_write=71504 bw_util=0.07517
n_activity=803967 dram_eff=0.5432
bk0: 9872a 5718373i bk1: 9856a 5719782i bk2: 9432a 5723295i bk3: 9414a 5725847i bk4: 9284a 5725706i bk5: 9284a 5728785i bk6: 8624a 5729954i bk7: 8620a 5732252i bk8: 8584a 5731318i bk9: 8584a 5731835i bk10: 8584a 5731634i bk11: 8580a 5735436i bk12: 9492a 5722951i bk13: 9468a 5724689i bk14: 9584a 5719723i bk15: 9572a 5720981i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.250133
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5809110 n_nop=5572168 n_act=9349 n_pre=9333 n_req=54565 n_rd=146812 n_write=71448 bw_util=0.07514
n_activity=803102 dram_eff=0.5435
bk0: 9696a 5718504i bk1: 9688a 5721682i bk2: 9564a 5721931i bk3: 9552a 5722580i bk4: 9284a 5726149i bk5: 9276a 5726966i bk6: 8608a 5730896i bk7: 8600a 5732656i bk8: 8596a 5729360i bk9: 8588a 5730413i bk10: 8604a 5732299i bk11: 8600a 5735791i bk12: 9500a 5722293i bk13: 9480a 5724588i bk14: 9588a 5720026i bk15: 9588a 5723167i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.25044
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5809110 n_nop=5572416 n_act=9247 n_pre=9231 n_req=54554 n_rd=146768 n_write=71448 bw_util=0.07513
n_activity=803275 dram_eff=0.5433
bk0: 9680a 5718750i bk1: 9676a 5722227i bk2: 9576a 5721544i bk3: 9548a 5723827i bk4: 9264a 5725471i bk5: 9244a 5728831i bk6: 8628a 5730745i bk7: 8616a 5732437i bk8: 8592a 5731961i bk9: 8592a 5732711i bk10: 8596a 5731986i bk11: 8596a 5734887i bk12: 9320a 5723498i bk13: 9308a 5727454i bk14: 9768a 5718377i bk15: 9764a 5718816i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.250948
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5809110 n_nop=5571916 n_act=9395 n_pre=9379 n_req=54605 n_rd=146868 n_write=71552 bw_util=0.0752
n_activity=803323 dram_eff=0.5438
bk0: 9684a 5717976i bk1: 9664a 5722787i bk2: 9576a 5720867i bk3: 9568a 5723148i bk4: 9248a 5727534i bk5: 9252a 5728684i bk6: 8628a 5731241i bk7: 8628a 5731902i bk8: 8472a 5730178i bk9: 8464a 5731630i bk10: 8776a 5729473i bk11: 8772a 5732679i bk12: 9312a 5724599i bk13: 9312a 5726121i bk14: 9752a 5718086i bk15: 9760a 5721345i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.249511
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5809110 n_nop=5572652 n_act=9125 n_pre=9109 n_req=54556 n_rd=146776 n_write=71448 bw_util=0.07513
n_activity=801716 dram_eff=0.5444
bk0: 9684a 5720181i bk1: 9672a 5723820i bk2: 9596a 5721906i bk3: 9584a 5724833i bk4: 9204a 5727873i bk5: 9180a 5729238i bk6: 8632a 5730353i bk7: 8628a 5730661i bk8: 8464a 5732188i bk9: 8456a 5734299i bk10: 8756a 5729929i bk11: 8756a 5733037i bk12: 9328a 5723494i bk13: 9300a 5726542i bk14: 9772a 5717886i bk15: 9764a 5719664i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.249828
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7fde848d1c90 :  mf: uid=8355815, sid17:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (6016424), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5809110 n_nop=5572442 n_act=9230 n_pre=9214 n_req=54556 n_rd=146776 n_write=71448 bw_util=0.07513
n_activity=801560 dram_eff=0.5445
bk0: 9844a 5718229i bk1: 9836a 5720969i bk2: 9588a 5721030i bk3: 9576a 5722858i bk4: 9184a 5730249i bk5: 9180a 5731054i bk6: 8632a 5729463i bk7: 8628a 5733383i bk8: 8472a 5731884i bk9: 8464a 5733053i bk10: 8768a 5729184i bk11: 8756a 5732775i bk12: 9320a 5723232i bk13: 9316a 5727331i bk14: 9608a 5719676i bk15: 9604a 5723029i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.250418
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5809110 n_nop=5572186 n_act=9272 n_pre=9256 n_req=54599 n_rd=146844 n_write=71552 bw_util=0.07519
n_activity=803715 dram_eff=0.5435
bk0: 9832a 5719168i bk1: 9828a 5720389i bk2: 9588a 5721824i bk3: 9580a 5723651i bk4: 9204a 5727953i bk5: 9184a 5730259i bk6: 8636a 5731397i bk7: 8628a 5732936i bk8: 8472a 5733104i bk9: 8468a 5733663i bk10: 8640a 5731816i bk11: 8648a 5735278i bk12: 9488a 5721660i bk13: 9448a 5724518i bk14: 9604a 5721586i bk15: 9596a 5720594i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.249587

========= L2 cache stats =========
L2_cache_bank[0]: Access = 27525, Miss = 18353, Miss_rate = 0.667, Pending_hits = 322, Reservation_fails = 0
L2_cache_bank[1]: Access = 27484, Miss = 18337, Miss_rate = 0.667, Pending_hits = 1231, Reservation_fails = 0
L2_cache_bank[2]: Access = 27497, Miss = 18366, Miss_rate = 0.668, Pending_hits = 279, Reservation_fails = 0
L2_cache_bank[3]: Access = 27482, Miss = 18345, Miss_rate = 0.668, Pending_hits = 1225, Reservation_fails = 0
L2_cache_bank[4]: Access = 27495, Miss = 18369, Miss_rate = 0.668, Pending_hits = 293, Reservation_fails = 0
L2_cache_bank[5]: Access = 27489, Miss = 18349, Miss_rate = 0.668, Pending_hits = 1219, Reservation_fails = 0
L2_cache_bank[6]: Access = 27463, Miss = 18370, Miss_rate = 0.669, Pending_hits = 298, Reservation_fails = 0
L2_cache_bank[7]: Access = 27462, Miss = 18345, Miss_rate = 0.668, Pending_hits = 1223, Reservation_fails = 0
L2_cache_bank[8]: Access = 27516, Miss = 18364, Miss_rate = 0.667, Pending_hits = 314, Reservation_fails = 0
L2_cache_bank[9]: Access = 27523, Miss = 18345, Miss_rate = 0.667, Pending_hits = 1244, Reservation_fails = 0
L2_cache_bank[10]: Access = 27510, Miss = 18360, Miss_rate = 0.667, Pending_hits = 308, Reservation_fails = 0
L2_cache_bank[11]: Access = 27497, Miss = 18343, Miss_rate = 0.667, Pending_hits = 1257, Reservation_fails = 0
L2_cache_bank[12]: Access = 27484, Miss = 18356, Miss_rate = 0.668, Pending_hits = 287, Reservation_fails = 0
L2_cache_bank[13]: Access = 27497, Miss = 18336, Miss_rate = 0.667, Pending_hits = 1250, Reservation_fails = 0
L2_cache_bank[14]: Access = 27536, Miss = 18362, Miss_rate = 0.667, Pending_hits = 290, Reservation_fails = 0
L2_cache_bank[15]: Access = 27536, Miss = 18355, Miss_rate = 0.667, Pending_hits = 1246, Reservation_fails = 0
L2_cache_bank[16]: Access = 27504, Miss = 18359, Miss_rate = 0.668, Pending_hits = 289, Reservation_fails = 0
L2_cache_bank[17]: Access = 27491, Miss = 18335, Miss_rate = 0.667, Pending_hits = 1228, Reservation_fails = 0
L2_cache_bank[18]: Access = 27490, Miss = 18354, Miss_rate = 0.668, Pending_hits = 291, Reservation_fails = 0
L2_cache_bank[19]: Access = 27503, Miss = 18340, Miss_rate = 0.667, Pending_hits = 1239, Reservation_fails = 0
L2_cache_bank[20]: Access = 27536, Miss = 18366, Miss_rate = 0.667, Pending_hits = 295, Reservation_fails = 0
L2_cache_bank[21]: Access = 27536, Miss = 18345, Miss_rate = 0.666, Pending_hits = 1223, Reservation_fails = 0
L2_total_cache_accesses = 605056
L2_total_cache_misses = 403754
L2_total_cache_miss_rate = 0.6673
L2_total_cache_pending_hits = 16851
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 181861
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16683
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 209448
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2272
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 194288
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 141
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 407992
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 196560
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.023

icnt_total_pkts_mem_to_simt=1944144
icnt_total_pkts_simt_to_mem=1391296
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.58293
	minimum = 6
	maximum = 46
Network latency average = 8.45478
	minimum = 6
	maximum = 42
Slowest packet = 1118081
Flit latency average = 6.93168
	minimum = 6
	maximum = 38
Slowest flit = 3084135
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0238715
	minimum = 0.0188902 (at node 0)
	maximum = 0.0283353 (at node 15)
Accepted packet rate average = 0.0238715
	minimum = 0.0188902 (at node 0)
	maximum = 0.0283353 (at node 15)
Injected flit rate average = 0.0657933
	minimum = 0.0435296 (at node 0)
	maximum = 0.0872132 (at node 42)
Accepted flit rate average= 0.0657933
	minimum = 0.0605718 (at node 0)
	maximum = 0.0908578 (at node 15)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.60374 (13 samples)
	minimum = 6 (13 samples)
	maximum = 49.8462 (13 samples)
Network latency average = 8.43303 (13 samples)
	minimum = 6 (13 samples)
	maximum = 46.6923 (13 samples)
Flit latency average = 6.90191 (13 samples)
	minimum = 6 (13 samples)
	maximum = 43.1538 (13 samples)
Fragmentation average = 0 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0 (13 samples)
Injected packet rate average = 0.0206815 (13 samples)
	minimum = 0.0163659 (13 samples)
	maximum = 0.0245488 (13 samples)
Accepted packet rate average = 0.0206815 (13 samples)
	minimum = 0.0163659 (13 samples)
	maximum = 0.0245488 (13 samples)
Injected flit rate average = 0.0570014 (13 samples)
	minimum = 0.0377124 (13 samples)
	maximum = 0.0755609 (13 samples)
Accepted flit rate average = 0.0570014 (13 samples)
	minimum = 0.0524781 (13 samples)
	maximum = 0.0787166 (13 samples)
Injected packet size average = 2.75615 (13 samples)
Accepted packet size average = 2.75615 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 6 min, 25 sec (7585 sec)
gpgpu_simulation_rate = 49444 (inst/sec)
gpgpu_simulation_rate = 793 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 14: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 14 
gpu_sim_cycle = 39315
gpu_sim_insn = 28848876
gpu_ipc =     733.7880
gpu_tot_sim_cycle = 6277895
gpu_tot_sim_insn = 403884264
gpu_tot_ipc =      64.3343
gpu_tot_issued_cta = 896
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 7425
partiton_reqs_in_parallel = 864930
partiton_reqs_in_parallel_total    = 68826560
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      11.1011
partiton_reqs_in_parallel_util = 864930
partiton_reqs_in_parallel_util_total    = 68826560
gpu_sim_cycle_parition_util = 39315
gpu_tot_sim_cycle_parition_util    = 3128480
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 605056
L2_BW  =     112.1159 GB/Sec
L2_BW_total  =       9.8373 GB/Sec
gpu_total_sim_rate=52452

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 8109192
	L1I_total_cache_misses = 2440
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 25088
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0651
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 23456
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 8106752
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2440
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 25088
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 8109192
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
67577, 64969, 65051, 67439, 67592, 64986, 65077, 67417, 19337, 18557, 18632, 12050, 
gpgpu_n_tot_thrd_icount = 466471936
gpgpu_n_tot_w_icount = 14577248
gpgpu_n_stall_shd_mem = 13933
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 439376
gpgpu_n_mem_write_global = 211680
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10726912
gpgpu_n_store_insn = 6667920
gpgpu_n_shmem_insn = 44174032
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 802816
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 338
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 12151
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:407753	W0_Idle:2669304	W0_Scoreboard:158108579	W1:846720	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:5714520	W32:8016008
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3515008 {8:439376,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 28788480 {136:211680,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 49594496 {40:105840,136:333536,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1693440 {8:211680,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 417 
maxdqlatency = 0 
maxmflatency = 171210 
averagemflatency = 2742 
max_icnt2mem_latency = 170961 
max_icnt2sh_latency = 6277894 
mrq_lat_table:316176 	49142 	29717 	75502 	83827 	55102 	26281 	10767 	424 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	396251 	237278 	569 	18 	104 	162 	159 	695 	2110 	9971 	3767 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	9 	532398 	20769 	106 	0 	81286 	1 	1 	4 	38 	98 	152 	159 	714 	2101 	9970 	3754 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	368141 	70212 	1049 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	252 	2016 	6004 	82448 	120960 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2014 	189 	14 	1 	3 	3 	7 	28 	131 	453 	134 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    325633    325265    350478    350014    291247    291356    336053    335594    418343    417887    307915    307794    363622    363158    321496    321957 
dram[1]:    325633    325277    350598    350132    291237    291228    336047    335589    418330    417764    307906    307781    363625    363160    321481    321947 
dram[2]:    325625    325266    350479    350016    291246    291354    336050    335587    418338    417880    307915    307794    363629    363051    360542    361005 
dram[3]:    325627    325265    350590    350125    291238    291237    336047    335590    418222    417760    307915    307795    363625    363161    321492    360978 
dram[4]:    325636    325270    350476    350012    291245    291354    336046    335584    418338    417870    308016    308027    363516    363047    321608    360996 
dram[5]:    325625    325263    350597    350133    291246    291451    336046    335589    418211    417756    307798    307679    363635    363172    321483    321944 
dram[6]:    325625    325263    350590    350019    291244    291355    336051    335592    418326    417873    308022    308031    363509    363040    321605    322072 
dram[7]:    325628    325262    350590    350122    291244    291354    336049    335586    418215    417762    307786    307679    363633    363169    321484    321946 
dram[8]:    325627    325262    350601    350133    291247    291465    336056    335596    418339    417881    308012    308016    363513    363051    321601    322056 
dram[9]:    325627    325263    350598    350029    291245    291355    336053    335597    418339    417886    307792    307671    363628    363164    321490    321946 
dram[10]:    325631    325263    350590    350127    291245    291237    336045    335584    418323    417860    307905    307800    363627    363163    321489    321946 
average row accesses per activate:
dram[0]:  5.977099  5.716374  5.611272  5.735598  5.933871  5.932258  5.774527  5.863636  5.918965  6.019298  5.769360  5.700499  6.258278  6.198687  5.929110  5.918674 
dram[1]:  6.027692  5.977099  5.595870  5.623146  5.707576  5.617910  6.167587  5.832753  5.855196  5.982578  5.712146  5.558252  6.204918  6.143089  6.078825  5.832344 
dram[2]:  6.075872  5.934718  5.796636  5.827693  5.926101  5.962025  5.829565  5.732877  6.215190  5.942906  5.745820  5.524116  6.291182  6.149837  5.731055  5.588406 
dram[3]:  5.942136  6.068285  5.635958  5.531387  5.699396  5.719272  6.014363  5.685908  5.697020  5.818951  5.671642  5.726968  6.116317  5.981013  5.907976  5.671576 
dram[4]:  6.094368  5.997002  5.835385  5.732224  5.671779  5.462334  5.794266  5.725000  6.038664  6.059965  5.822828  5.821125  6.020700  6.030352  5.762332  5.749254 
dram[5]:  5.940819  5.884211  5.758569  5.788606  5.594553  5.549550  6.031634  5.803722  5.546774  5.680992  5.782094  5.674959  6.111470  5.930926  5.729569  5.798496 
dram[6]:  6.072981  5.888554  5.885845  6.059655  5.585476  5.446085  5.956673  5.910499  6.000000  5.856899  5.837884  5.928943  5.880573  5.792778  5.942771  5.844444 
dram[7]:  5.761414  5.788148  5.703540  5.675477  5.863275  5.597876  6.040422  5.946367  5.311321  5.384370  5.841930  5.820896  6.213805  5.924559  5.583570  5.691198 
dram[8]:  5.804154  5.860569  5.938650  6.083333  5.739812  5.547800  6.117438  6.029825  5.902098  5.898602  6.024055  5.932318  6.037582  5.967638  6.109907  5.818584 
dram[9]:  5.843567  5.815138  5.641399  5.745914  6.024712  5.858974  5.989547  6.029825  5.521242  5.545156  5.977853  5.795041  6.269949  6.215488  5.677941  5.718519 
dram[10]:  5.890855  5.933135  5.854765  5.807808  5.633846  5.466368  6.287020  6.072438  5.669463  5.528642  5.912521  5.835871  6.176471  6.003185  5.813253  5.615721 
average row locality = 646938/110690 = 5.844593
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2613      2608      2595      2595      2496      2495      2277      2276      2313      2311      2321      2320      2548      2543      2622      2621 
dram[1]:      2616      2613      2548      2544      2542      2539      2271      2270      2317      2314      2327      2329      2553      2546      2624      2622 
dram[2]:      2660      2656      2545      2542      2544      2543      2274      2270      2317      2315      2330      2330      2549      2544      2583      2582 
dram[3]:      2661      2655      2547      2543      2548      2544      2272      2271      2321      2319      2321      2320      2554      2548      2578      2577 
dram[4]:      2660      2656      2547      2543      2508      2508      2316      2315      2316      2316      2319      2318      2549      2543      2581      2578 
dram[5]:      2613      2611      2583      2580      2508      2506      2312      2310      2319      2317      2324      2323      2551      2546      2582      2582 
dram[6]:      2609      2608      2586      2579      2502      2497      2317      2314      2318      2318      2322      2322      2503      2500      2630      2629 
dram[7]:      2610      2605      2586      2584      2498      2499      2317      2317      2286      2284      2370      2369      2501      2501      2626      2628 
dram[8]:      2610      2607      2591      2588      2486      2480      2318      2317      2284      2282      2365      2365      2505      2498      2631      2629 
dram[9]:      2653      2651      2589      2586      2481      2480      2318      2317      2287      2285      2368      2365      2503      2502      2587      2586 
dram[10]:      2650      2649      2589      2587      2486      2481      2319      2317      2287      2286      2334      2336      2548      2538      2586      2584 
total reads: 435258
bank skew: 2661/2270 = 1.17
chip skew: 39584/39554 = 1.00
number of total write accesses:
dram[0]:      1302      1302      1288      1288      1183      1183      1078      1078      1120      1120      1106      1106      1232      1232      1309      1309 
dram[1]:      1302      1302      1246      1246      1225      1225      1078      1078      1120      1120      1106      1106      1232      1232      1309      1309 
dram[2]:      1344      1344      1246      1246      1225      1225      1078      1078      1120      1120      1106      1106      1232      1232      1274      1274 
dram[3]:      1344      1344      1246      1246      1225      1225      1078      1078      1120      1120      1099      1099      1232      1232      1274      1274 
dram[4]:      1344      1344      1246      1246      1190      1190      1120      1120      1120      1120      1099      1099      1232      1232      1274      1274 
dram[5]:      1302      1302      1281      1281      1190      1190      1120      1120      1120      1120      1099      1099      1232      1232      1274      1274 
dram[6]:      1302      1302      1281      1281      1190      1190      1120      1120      1120      1120      1099      1099      1190      1190      1316      1316 
dram[7]:      1302      1302      1281      1281      1190      1190      1120      1120      1092      1092      1141      1141      1190      1190      1316      1316 
dram[8]:      1302      1302      1281      1281      1176      1176      1120      1120      1092      1092      1141      1141      1190      1190      1316      1316 
dram[9]:      1344      1344      1281      1281      1176      1176      1120      1120      1092      1092      1141      1141      1190      1190      1274      1274 
dram[10]:      1344      1344      1281      1281      1176      1176      1120      1120      1092      1092      1113      1113      1232      1232      1274      1274 
total reads: 211680
bank skew: 1344/1078 = 1.25
chip skew: 19264/19236 = 1.00
average mf latency per bank:
dram[0]:       3940      1976      3933      1695      3326      1625      3579      1648      3614      1875      3453      1561      3601      1820      3970      1929
dram[1]:       3704      1854      3723      1763      3457      1624      3790      1690      3858      1955      3463      1534      3718      1873      3773      1889
dram[2]:       3928      1892      3748      1775      3662      1695      3676      1603      3743      1896      3447      1579      3574      1840      3655      1886
dram[3]:       4065      1939      3825      1751      3612      1659      3570      1593      3553      1860      3208      1571      3626      1867      3743      1900
dram[4]:       4040      1975      3614      1677      3491      1724      3520      1584      3799      1901      3260      1618      3938      1918      3785      1961
dram[5]:       3748      1941      3544      1695      3546      1718      3703      1625      3988      1953      3363      1736      4084      1912      3769      1944
dram[6]:       3830      1998      3820      1806      3549      1661      3730      1639      3833      1889      3328      1717      3937      1983      4023      1970
dram[7]:       3733      1974      3910      1802      3374      1622      3611      1625      3808      1934      3474      1669      3836      1945      4230      2016
dram[8]:       3786      1967      3632      1724      3275      1619      3771      1696      3928      1939      3711      1700      3883      1943      4116      1947
dram[9]:       3745      1926      3830      1782      3498      1707      3848      1695      3857      1940      3750      1628      3624      1915      3916      1977
dram[10]:       3837      1884      4110      1808      3473      1668      3854      1690      3566      1895      3464      1553      3466      1828      3992      2015
maximum mf latency per bank:
dram[0]:     169875    147891    171195    145304    166569    165999    161366    160933    166560    166127    152968    137340    171083    142682    165994    147913
dram[1]:     170110    147905    145735    145290    166570    166119    161361    160930    166558    165992    152971    137490    171209    142553    165992    147894
dram[2]:     170112    147911    145732    145300    166569    166011    161357    160934    166560    166127    152969    137469    171203    142676    165995    147894
dram[3]:     170112    147905    145738    145285    166586    166133    161366    160909    166557    165994    152975    152799    171201    142547    165989    147890
dram[4]:     170119    147911    171084    145287    166598    166139    161358    160943    166557    166108    152966    152912    171210    142665    165996    147765
dram[5]:     170110    147904    171196    145284    166583    166154    161350    160904    166560    166008    160139    159602    171210    142549    165876    147890
dram[6]:     170112    147911    171082    145285    166583    166138    161348    160782    166573    166127    160251    159805    171206    147589    165993    147763
dram[7]:     169874    147893    171197    145305    166579    166139    161349    160916    166573    166130    160136    159573    171084    147704    165872    147915
dram[8]:     170113    147892    171084    145300    166569    166134    161350    160783    166568    166142    160251    159795    171201    165819    165990    147876
dram[9]:     169874    147904    171198    145305    166569    166010    161347    160905    166560    166131    160139    159578    171085    165947    165872    147904
dram[10]:     170112    147900    171082    145303    166569    166134    161348    160786    166558    165989    160252    159796    171202    142685    165991    147905
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5882111 n_nop=5626993 n_act=9987 n_pre=9971 n_req=58790 n_rd=158216 n_write=76944 bw_util=0.07996
n_activity=859164 dram_eff=0.5474
bk0: 10452a 5786421i bk1: 10432a 5788440i bk2: 10380a 5784890i bk3: 10380a 5788314i bk4: 9984a 5792962i bk5: 9980a 5795375i bk6: 9108a 5798554i bk7: 9104a 5802768i bk8: 9252a 5797187i bk9: 9244a 5798632i bk10: 9284a 5798029i bk11: 9280a 5800941i bk12: 10192a 5788804i bk13: 10172a 5791552i bk14: 10488a 5783128i bk15: 10484a 5786254i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.277513
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5882111 n_nop=5626823 n_act=10030 n_pre=10014 n_req=58811 n_rd=158300 n_write=76944 bw_util=0.07999
n_activity=863457 dram_eff=0.5449
bk0: 10464a 5786361i bk1: 10452a 5787991i bk2: 10192a 5787305i bk3: 10176a 5790840i bk4: 10168a 5790564i bk5: 10156a 5792208i bk6: 9084a 5799425i bk7: 9080a 5801045i bk8: 9268a 5798023i bk9: 9256a 5799010i bk10: 9308a 5799629i bk11: 9316a 5800795i bk12: 10212a 5788574i bk13: 10184a 5791852i bk14: 10496a 5782648i bk15: 10488a 5785243i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.282834
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5882111 n_nop=5626805 n_act=9993 n_pre=9977 n_req=58834 n_rd=158336 n_write=77000 bw_util=0.08002
n_activity=861327 dram_eff=0.5464
bk0: 10640a 5783500i bk1: 10624a 5784799i bk2: 10180a 5788060i bk3: 10168a 5791194i bk4: 10176a 5790933i bk5: 10172a 5794200i bk6: 9096a 5798645i bk7: 9080a 5801147i bk8: 9268a 5800209i bk9: 9260a 5799332i bk10: 9320a 5798199i bk11: 9320a 5799218i bk12: 10196a 5788369i bk13: 10176a 5791622i bk14: 10332a 5784224i bk15: 10328a 5786639i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.277831
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5882111 n_nop=5626597 n_act=10135 n_pre=10119 n_req=58815 n_rd=158316 n_write=76944 bw_util=0.07999
n_activity=859963 dram_eff=0.5471
bk0: 10644a 5782299i bk1: 10620a 5785280i bk2: 10188a 5788248i bk3: 10172a 5788196i bk4: 10192a 5789774i bk5: 10176a 5792739i bk6: 9088a 5798498i bk7: 9084a 5799457i bk8: 9284a 5796372i bk9: 9276a 5797109i bk10: 9284a 5799096i bk11: 9280a 5800723i bk12: 10216a 5787330i bk13: 10192a 5788822i bk14: 10312a 5785314i bk15: 10308a 5787957i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.280695
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7fde7fa8c150 :  mf: uid=8998460, sid23:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (6277894), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5882111 n_nop=5626717 n_act=10060 n_pre=10044 n_req=58823 n_rd=158290 n_write=77000 bw_util=0.08
n_activity=862383 dram_eff=0.5457
bk0: 10640a 5783856i bk1: 10624a 5784998i bk2: 10188a 5789082i bk3: 10172a 5791636i bk4: 10032a 5791134i bk5: 10030a 5794514i bk6: 9264a 5796418i bk7: 9260a 5799087i bk8: 9264a 5797581i bk9: 9264a 5798753i bk10: 9276a 5797582i bk11: 9272a 5802659i bk12: 10196a 5788603i bk13: 10172a 5790735i bk14: 10324a 5785411i bk15: 10312a 5786546i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.277424
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5882111 n_nop=5626589 n_act=10163 n_pre=10147 n_req=58803 n_rd=158268 n_write=76944 bw_util=0.07998
n_activity=861437 dram_eff=0.5461
bk0: 10452a 5783866i bk1: 10444a 5787493i bk2: 10332a 5786983i bk3: 10320a 5787952i bk4: 10032a 5791839i bk5: 10024a 5792542i bk6: 9248a 5797264i bk7: 9240a 5799466i bk8: 9276a 5795591i bk9: 9268a 5797069i bk10: 9296a 5798922i bk11: 9292a 5802562i bk12: 10204a 5788293i bk13: 10184a 5790909i bk14: 10328a 5785391i bk15: 10328a 5788991i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.276851
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5882111 n_nop=5626917 n_act=10025 n_pre=10009 n_req=58790 n_rd=158216 n_write=76944 bw_util=0.07996
n_activity=861840 dram_eff=0.5457
bk0: 10436a 5783555i bk1: 10432a 5787875i bk2: 10344a 5786679i bk3: 10316a 5789330i bk4: 10008a 5791049i bk5: 9988a 5794680i bk6: 9268a 5797288i bk7: 9256a 5798945i bk8: 9272a 5798421i bk9: 9272a 5799522i bk10: 9288a 5798612i bk11: 9288a 5801787i bk12: 10012a 5789220i bk13: 10000a 5794359i bk14: 10520a 5783302i bk15: 10516a 5784161i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.27816
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5882111 n_nop=5626285 n_act=10231 n_pre=10215 n_req=58845 n_rd=158324 n_write=77056 bw_util=0.08003
n_activity=861916 dram_eff=0.5462
bk0: 10440a 5783666i bk1: 10420a 5788429i bk2: 10344a 5785961i bk3: 10336a 5788466i bk4: 9992a 5793466i bk5: 9996a 5794581i bk6: 9268a 5797540i bk7: 9268a 5798479i bk8: 9144a 5796626i bk9: 9136a 5798281i bk10: 9480a 5795651i bk11: 9476a 5799088i bk12: 10004a 5790986i bk13: 10004a 5792646i bk14: 10504a 5783310i bk15: 10512a 5786422i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.275963
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5882111 n_nop=5627101 n_act=9929 n_pre=9913 n_req=58792 n_rd=158224 n_write=76944 bw_util=0.07996
n_activity=860762 dram_eff=0.5464
bk0: 10440a 5785740i bk1: 10428a 5789574i bk2: 10364a 5786880i bk3: 10352a 5790494i bk4: 9944a 5793663i bk5: 9920a 5795172i bk6: 9272a 5796856i bk7: 9268a 5797138i bk8: 9136a 5798534i bk9: 9128a 5801224i bk10: 9460a 5796468i bk11: 9460a 5799601i bk12: 10020a 5789619i bk13: 9992a 5793198i bk14: 10524a 5782927i bk15: 10516a 5784565i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.27648
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5882111 n_nop=5626839 n_act=10056 n_pre=10040 n_req=58794 n_rd=158232 n_write=76944 bw_util=0.07996
n_activity=860418 dram_eff=0.5467
bk0: 10612a 5783257i bk1: 10604a 5786307i bk2: 10356a 5786513i bk3: 10344a 5788700i bk4: 9924a 5796276i bk5: 9920a 5797341i bk6: 9272a 5796068i bk7: 9268a 5800460i bk8: 9148a 5798314i bk9: 9140a 5799306i bk10: 9472a 5795449i bk11: 9460a 5799254i bk12: 10012a 5789277i bk13: 10008a 5794576i bk14: 10348a 5785442i bk15: 10344a 5788388i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.276016
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7fde7f839e20 :  mf: uid=8998459, sid23:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_L2_FILL_QUEUE (6277894), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5882111 n_nop=5626599 n_act=10082 n_pre=10066 n_req=58841 n_rd=158308 n_write=77056 bw_util=0.08003
n_activity=862766 dram_eff=0.5456
bk0: 10600a 5784558i bk1: 10596a 5786210i bk2: 10356a 5787268i bk3: 10348a 5789040i bk4: 9944a 5793637i bk5: 9924a 5796145i bk6: 9276a 5798223i bk7: 9268a 5799783i bk8: 9148a 5800079i bk9: 9144a 5800429i bk10: 9336a 5798071i bk11: 9344a 5801972i bk12: 10192a 5787657i bk13: 10152a 5790879i bk14: 10344a 5787020i bk15: 10336a 5786280i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.275247

========= L2 cache stats =========
L2_cache_bank[0]: Access = 29638, Miss = 19785, Miss_rate = 0.668, Pending_hits = 328, Reservation_fails = 0
L2_cache_bank[1]: Access = 29596, Miss = 19769, Miss_rate = 0.668, Pending_hits = 1246, Reservation_fails = 0
L2_cache_bank[2]: Access = 29610, Miss = 19798, Miss_rate = 0.669, Pending_hits = 283, Reservation_fails = 0
L2_cache_bank[3]: Access = 29596, Miss = 19777, Miss_rate = 0.668, Pending_hits = 1240, Reservation_fails = 0
L2_cache_bank[4]: Access = 29610, Miss = 19802, Miss_rate = 0.669, Pending_hits = 297, Reservation_fails = 0
L2_cache_bank[5]: Access = 29603, Miss = 19782, Miss_rate = 0.668, Pending_hits = 1235, Reservation_fails = 0
L2_cache_bank[6]: Access = 29575, Miss = 19802, Miss_rate = 0.670, Pending_hits = 303, Reservation_fails = 0
L2_cache_bank[7]: Access = 29575, Miss = 19777, Miss_rate = 0.669, Pending_hits = 1239, Reservation_fails = 0
L2_cache_bank[8]: Access = 29631, Miss = 19796, Miss_rate = 0.668, Pending_hits = 318, Reservation_fails = 0
L2_cache_bank[9]: Access = 29638, Miss = 19777, Miss_rate = 0.667, Pending_hits = 1257, Reservation_fails = 0
L2_cache_bank[10]: Access = 29624, Miss = 19792, Miss_rate = 0.668, Pending_hits = 315, Reservation_fails = 0
L2_cache_bank[11]: Access = 29610, Miss = 19775, Miss_rate = 0.668, Pending_hits = 1276, Reservation_fails = 0
L2_cache_bank[12]: Access = 29596, Miss = 19787, Miss_rate = 0.669, Pending_hits = 291, Reservation_fails = 0
L2_cache_bank[13]: Access = 29610, Miss = 19767, Miss_rate = 0.668, Pending_hits = 1262, Reservation_fails = 0
L2_cache_bank[14]: Access = 29652, Miss = 19794, Miss_rate = 0.668, Pending_hits = 294, Reservation_fails = 0
L2_cache_bank[15]: Access = 29652, Miss = 19787, Miss_rate = 0.667, Pending_hits = 1259, Reservation_fails = 0
L2_cache_bank[16]: Access = 29617, Miss = 19790, Miss_rate = 0.668, Pending_hits = 296, Reservation_fails = 0
L2_cache_bank[17]: Access = 29603, Miss = 19766, Miss_rate = 0.668, Pending_hits = 1239, Reservation_fails = 0
L2_cache_bank[18]: Access = 29603, Miss = 19786, Miss_rate = 0.668, Pending_hits = 295, Reservation_fails = 0
L2_cache_bank[19]: Access = 29617, Miss = 19772, Miss_rate = 0.668, Pending_hits = 1253, Reservation_fails = 0
L2_cache_bank[20]: Access = 29652, Miss = 19799, Miss_rate = 0.668, Pending_hits = 301, Reservation_fails = 0
L2_cache_bank[21]: Access = 29652, Miss = 19778, Miss_rate = 0.667, Pending_hits = 1237, Reservation_fails = 0
L2_total_cache_accesses = 651560
L2_total_cache_misses = 435258
L2_total_cache_miss_rate = 0.6680
L2_total_cache_pending_hits = 17064
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 196648
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16896
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 225832
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2272
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 209408
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 141
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 439376
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 211680
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.025

icnt_total_pkts_mem_to_simt=2093504
icnt_total_pkts_simt_to_mem=1498280
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.56149
	minimum = 6
	maximum = 57
Network latency average = 8.42747
	minimum = 6
	maximum = 48
Slowest packet = 1211236
Flit latency average = 6.89723
	minimum = 6
	maximum = 44
Slowest flit = 3426741
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0236577
	minimum = 0.0187211 (at node 1)
	maximum = 0.0280816 (at node 23)
Accepted packet rate average = 0.0236577
	minimum = 0.0187211 (at node 1)
	maximum = 0.0280816 (at node 23)
Injected flit rate average = 0.0652043
	minimum = 0.0431398 (at node 1)
	maximum = 0.0864323 (at node 42)
Accepted flit rate average= 0.0652043
	minimum = 0.0600295 (at node 1)
	maximum = 0.0900443 (at node 23)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.60072 (14 samples)
	minimum = 6 (14 samples)
	maximum = 50.3571 (14 samples)
Network latency average = 8.43264 (14 samples)
	minimum = 6 (14 samples)
	maximum = 46.7857 (14 samples)
Flit latency average = 6.90158 (14 samples)
	minimum = 6 (14 samples)
	maximum = 43.2143 (14 samples)
Fragmentation average = 0 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0 (14 samples)
Injected packet rate average = 0.0208941 (14 samples)
	minimum = 0.0165342 (14 samples)
	maximum = 0.0248011 (14 samples)
Accepted packet rate average = 0.0208941 (14 samples)
	minimum = 0.0165342 (14 samples)
	maximum = 0.0248011 (14 samples)
Injected flit rate average = 0.0575873 (14 samples)
	minimum = 0.0381001 (14 samples)
	maximum = 0.0763374 (14 samples)
Accepted flit rate average = 0.0575873 (14 samples)
	minimum = 0.0530175 (14 samples)
	maximum = 0.0795257 (14 samples)
Injected packet size average = 2.75615 (14 samples)
Accepted packet size average = 2.75615 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 8 min, 20 sec (7700 sec)
gpgpu_simulation_rate = 52452 (inst/sec)
gpgpu_simulation_rate = 815 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 15: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 15 
gpu_sim_cycle = 39009
gpu_sim_insn = 28848876
gpu_ipc =     739.5441
gpu_tot_sim_cycle = 6539054
gpu_tot_sim_insn = 432733140
gpu_tot_ipc =      66.1767
gpu_tot_issued_cta = 960
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 7887
partiton_reqs_in_parallel = 858198
partiton_reqs_in_parallel_total    = 69691490
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      10.7890
partiton_reqs_in_parallel_util = 858198
partiton_reqs_in_parallel_util_total    = 69691490
gpu_sim_cycle_parition_util = 39009
gpu_tot_sim_cycle_parition_util    = 3167795
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 651560
L2_BW  =     112.9953 GB/Sec
L2_BW_total  =      10.1185 GB/Sec
gpu_total_sim_rate=55386

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 8688420
	L1I_total_cache_misses = 2440
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 26880
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0607
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 25248
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 8685980
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2440
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 26880
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 8688420
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
72404, 69605, 69698, 72249, 72419, 69629, 69724, 72234, 19337, 18557, 18632, 12050, 
gpgpu_n_tot_thrd_icount = 499791360
gpgpu_n_tot_w_icount = 15618480
gpgpu_n_stall_shd_mem = 13973
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 470760
gpgpu_n_mem_write_global = 226800
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 11493120
gpgpu_n_store_insn = 7144200
gpgpu_n_shmem_insn = 47329320
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 860160
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 378
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 12151
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:438019	W0_Idle:2684582	W0_Scoreboard:159233553	W1:907200	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:6122700	W32:8588580
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3766080 {8:470760,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 30844800 {136:226800,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 53136960 {40:113400,136:357360,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1814400 {8:226800,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 417 
maxdqlatency = 0 
maxmflatency = 171210 
averagemflatency = 2574 
max_icnt2mem_latency = 170961 
max_icnt2sh_latency = 6539053 
mrq_lat_table:337249 	53095 	32223 	79889 	89397 	59758 	29438 	11991 	522 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	428595 	251400 	607 	18 	104 	162 	159 	695 	2110 	9971 	3767 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	11 	576644 	22996 	135 	0 	81286 	1 	1 	4 	38 	98 	152 	159 	714 	2101 	9970 	3754 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	394347 	75281 	1158 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	252 	2016 	6004 	82448 	136080 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2090 	191 	14 	1 	3 	3 	7 	28 	131 	453 	134 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    325633    325265    350478    350014    291247    291356    336053    335594    418343    417887    307915    307794    363622    363158    321496    321957 
dram[1]:    325633    325277    350598    350132    291237    291228    336047    335589    418330    417764    307906    307781    363625    363160    321481    321947 
dram[2]:    325625    325266    350479    350016    291246    291354    336050    335587    418338    417880    307915    307794    363629    363051    360542    361005 
dram[3]:    325627    325265    350590    350125    291238    291237    336047    335590    418222    417760    307915    307795    363625    363161    321492    360978 
dram[4]:    325636    325270    350476    350012    291245    291354    336046    335584    418338    417870    308016    308027    363516    363047    321608    360996 
dram[5]:    325625    325263    350597    350133    291246    291451    336046    335589    418211    417756    307798    307679    363635    363172    321483    321944 
dram[6]:    325625    325263    350590    350019    291244    291355    336051    335592    418326    417873    308022    308031    363509    363040    321605    322072 
dram[7]:    325628    325262    350590    350122    291244    291354    336049    335586    418215    417762    307786    307679    363633    363169    321484    321946 
dram[8]:    325627    325262    350601    350133    291247    291465    336056    335596    418339    417881    308012    308016    363513    363051    321601    322056 
dram[9]:    325627    325263    350598    350029    291245    291355    336053    335597    418339    417886    307792    307671    363628    363164    321490    321946 
dram[10]:    325631    325263    350590    350127    291245    291237    336045    335584    418323    417860    307905    307800    363627    363163    321489    321946 
average row accesses per activate:
dram[0]:  6.292354  6.022988  5.885269  6.013025  6.226624  6.225039  6.089527  6.181818  6.225042  6.328743  6.054455  5.983687  6.603896  6.542673  6.213549  6.202941 
dram[1]:  6.344411  6.292354  5.867052  5.895349  5.995529  5.903084  6.473022  6.129472  6.158863  6.269165  5.996737  5.838095  6.527244  6.464229  6.366516  6.114493 
dram[2]:  6.396423  6.250729  6.055224  6.105422  6.221020  6.258165  6.146758  6.047059  6.530142  6.249576  6.031147  5.802839  6.637846  6.492013  6.007257  5.861190 
dram[3]:  6.258018  6.388972  5.908297  5.801145  5.986627  6.007463  6.315790  5.978405  5.956381  6.080858  5.956098  6.013136  6.436019  6.297214  6.188623  5.946763 
dram[4]:  6.415545  6.315169  6.094594  5.989660  5.957767  5.741279  6.112583  6.040916  6.326460  6.348276  6.111853  6.110184  6.357812  6.368339  6.057101  6.026239 
dram[5]:  6.254844  6.196455  6.035037  6.066079  5.877976  5.831610  6.358621  6.122923  5.803150  5.940322  6.069536  5.959350  6.431280  6.245776  6.005805  6.076358 
dram[6]:  6.391768  6.201183  6.165425  6.344086  5.869048  5.725291  6.280612  6.233108  6.286689  6.140000  6.127090  6.220713  6.191589  6.101382  6.244838  6.125905 
dram[7]:  6.069465  6.097526  5.978324  5.949640  6.156250  5.882090  6.367241  6.269949  5.560676  5.635514  6.133769  6.112195  6.534540  6.237049  5.858726  5.968970 
dram[8]:  6.113703  6.172312  6.219219  6.367692  6.027735  5.829851  6.446771  6.334477  6.184616  6.181197  6.321549  6.227197  6.353035  6.281646  6.416667  6.099423 
dram[9]:  6.156609  6.127325  5.914286  6.021834  6.322007  6.151181  6.314530  6.356282  5.773525  5.798077  6.273790  6.085899  6.592040  6.536184  5.952586  5.994211 
dram[10]:  6.205797  6.249635  6.151560  6.085294  5.918305  5.745588  6.598214  6.378238  5.944171  5.799679  6.205042  6.126037  6.498403  6.320872  6.091177  5.889047 
average row locality = 693562/112962 = 6.139781
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2802      2797      2779      2779      2669      2668      2450      2449      2479      2477      2483      2482      2740      2735      2814      2813 
dram[1]:      2805      2802      2729      2725      2718      2715      2444      2443      2483      2480      2490      2492      2745      2738      2816      2814 
dram[2]:      2852      2848      2726      2723      2720      2719      2447      2443      2483      2481      2493      2493      2741      2736      2772      2771 
dram[3]:      2853      2847      2728      2724      2724      2720      2445      2444      2487      2485      2484      2483      2746      2740      2767      2766 
dram[4]:      2852      2848      2728      2724      2682      2682      2492      2491      2482      2482      2482      2481      2741      2735      2770      2767 
dram[5]:      2802      2800      2766      2763      2682      2680      2488      2486      2485      2483      2487      2486      2743      2738      2771      2771 
dram[6]:      2798      2797      2769      2762      2676      2671      2493      2490      2484      2484      2485      2485      2692      2689      2822      2821 
dram[7]:      2799      2794      2769      2767      2672      2673      2493      2493      2450      2448      2536      2535      2690      2690      2818      2820 
dram[8]:      2799      2796      2774      2771      2659      2653      2494      2493      2448      2446      2531      2531      2694      2687      2823      2821 
dram[9]:      2845      2843      2772      2769      2654      2653      2494      2493      2450      2448      2534      2531      2692      2691      2776      2775 
dram[10]:      2842      2841      2772      2770      2659      2654      2495      2493      2450      2449      2498      2500      2740      2730      2775      2773 
total reads: 466762
bank skew: 2853/2443 = 1.17
chip skew: 42448/42416 = 1.00
number of total write accesses:
dram[0]:      1395      1395      1376      1376      1260      1260      1155      1155      1200      1200      1186      1186      1328      1328      1405      1405 
dram[1]:      1395      1395      1331      1331      1305      1305      1155      1155      1200      1200      1186      1186      1328      1328      1405      1405 
dram[2]:      1440      1440      1331      1331      1305      1305      1155      1155      1200      1200      1186      1186      1328      1328      1367      1367 
dram[3]:      1440      1440      1331      1331      1305      1305      1155      1155      1200      1200      1179      1179      1328      1328      1367      1367 
dram[4]:      1440      1440      1331      1331      1268      1268      1200      1200      1200      1200      1179      1179      1328      1328      1367      1367 
dram[5]:      1395      1395      1368      1368      1268      1268      1200      1200      1200      1200      1179      1179      1328      1328      1367      1367 
dram[6]:      1395      1395      1368      1368      1268      1268      1200      1200      1200      1200      1179      1179      1283      1283      1412      1412 
dram[7]:      1395      1395      1368      1368      1268      1268      1200      1200      1170      1170      1224      1224      1283      1283      1412      1412 
dram[8]:      1395      1395      1368      1368      1253      1253      1200      1200      1170      1170      1224      1224      1283      1283      1412      1412 
dram[9]:      1440      1440      1368      1368      1253      1253      1200      1200      1170      1170      1224      1224      1283      1283      1367      1367 
dram[10]:      1440      1440      1368      1368      1253      1253      1200      1200      1170      1170      1194      1194      1328      1328      1367      1367 
total reads: 226800
bank skew: 1440/1155 = 1.25
chip skew: 20640/20610 = 1.00
average mf latency per bank:
dram[0]:       3690      1858      3690      1599      3129      1536      3346      1549      3387      1764      3240      1472      3361      1706      3714      1812
dram[1]:       3471      1744      3494      1662      3251      1535      3542      1588      3615      1839      3248      1447      3471      1756      3530      1775
dram[2]:       3679      1779      3517      1673      3443      1601      3436      1507      3508      1784      3233      1489      3337      1725      3421      1772
dram[3]:       3808      1823      3590      1651      3397      1567      3337      1497      3330      1750      3009      1481      3385      1750      3502      1786
dram[4]:       3784      1857      3392      1581      3283      1629      3291      1489      3560      1789      3058      1525      3674      1797      3542      1842
dram[5]:       3512      1825      3328      1599      3334      1622      3461      1527      3737      1838      3155      1635      3811      1792      3528      1826
dram[6]:       3588      1878      3586      1702      3337      1569      3487      1541      3592      1777      3122      1617      3673      1858      3764      1850
dram[7]:       3497      1856      3670      1699      3173      1533      3376      1527      3568      1819      3258      1573      3580      1822      3958      1893
dram[8]:       3546      1850      3410      1627      3080      1530      3525      1593      3680      1824      3479      1601      3624      1821      3851      1829
dram[9]:       3508      1811      3595      1680      3289      1612      3597      1593      3615      1825      3516      1534      3383      1795      3665      1857
dram[10]:       3594      1772      3857      1705      3266      1575      3602      1588      3343      1783      3249      1464      3236      1713      3735      1893
maximum mf latency per bank:
dram[0]:     169875    147891    171195    145304    166569    165999    161366    160933    166560    166127    152968    137340    171083    142682    165994    147913
dram[1]:     170110    147905    145735    145290    166570    166119    161361    160930    166558    165992    152971    137490    171209    142553    165992    147894
dram[2]:     170112    147911    145732    145300    166569    166011    161357    160934    166560    166127    152969    137469    171203    142676    165995    147894
dram[3]:     170112    147905    145738    145285    166586    166133    161366    160909    166557    165994    152975    152799    171201    142547    165989    147890
dram[4]:     170119    147911    171084    145287    166598    166139    161358    160943    166557    166108    152966    152912    171210    142665    165996    147765
dram[5]:     170110    147904    171196    145284    166583    166154    161350    160904    166560    166008    160139    159602    171210    142549    165876    147890
dram[6]:     170112    147911    171082    145285    166583    166138    161348    160782    166573    166127    160251    159805    171206    147589    165993    147763
dram[7]:     169874    147893    171197    145305    166579    166139    161349    160916    166573    166130    160136    159573    171084    147704    165872    147915
dram[8]:     170113    147892    171084    145300    166569    166134    161350    160783    166568    166142    160251    159795    171201    165819    165990    147876
dram[9]:     169874    147904    171198    145305    166569    166010    161347    160905    166560    166131    160139    159578    171085    165947    165872    147904
dram[10]:     170112    147900    171082    145303    166569    166134    161348    160786    166558    165989    160252    159796    171202    142685    165991    147905
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5954544 n_nop=5682086 n_act=10185 n_pre=10169 n_req=63026 n_rd=169664 n_write=82440 bw_util=0.08468
n_activity=914804 dram_eff=0.5512
bk0: 11208a 5852130i bk1: 11188a 5854549i bk2: 11116a 5850792i bk3: 11116a 5854562i bk4: 10676a 5860187i bk5: 10672a 5861837i bk6: 9800a 5864728i bk7: 9796a 5869501i bk8: 9916a 5863717i bk9: 9908a 5865249i bk10: 9932a 5864954i bk11: 9928a 5868164i bk12: 10960a 5854485i bk13: 10940a 5857868i bk14: 11256a 5848502i bk15: 11252a 5851808i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.300203
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5954544 n_nop=5681888 n_act=10238 n_pre=10222 n_req=63049 n_rd=169756 n_write=82440 bw_util=0.08471
n_activity=919415 dram_eff=0.5486
bk0: 11220a 5852363i bk1: 11208a 5854103i bk2: 10916a 5852881i bk3: 10900a 5857256i bk4: 10872a 5857102i bk5: 10860a 5858903i bk6: 9776a 5866060i bk7: 9772a 5867981i bk8: 9932a 5864793i bk9: 9920a 5865669i bk10: 9960a 5866354i bk11: 9968a 5867989i bk12: 10980a 5853895i bk13: 10952a 5857627i bk14: 11264a 5847882i bk15: 11256a 5850952i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.30585
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5954544 n_nop=5681886 n_act=10193 n_pre=10177 n_req=63072 n_rd=169792 n_write=82496 bw_util=0.08474
n_activity=917099 dram_eff=0.5502
bk0: 11408a 5849105i bk1: 11392a 5850674i bk2: 10904a 5854158i bk3: 10892a 5857691i bk4: 10880a 5857813i bk5: 10876a 5861110i bk6: 9788a 5865117i bk7: 9772a 5867785i bk8: 9932a 5866464i bk9: 9924a 5865929i bk10: 9972a 5865304i bk11: 9972a 5866245i bk12: 10964a 5853705i bk13: 10944a 5857823i bk14: 11088a 5849638i bk15: 11084a 5852505i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.299479
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5954544 n_nop=5681650 n_act=10349 n_pre=10333 n_req=63053 n_rd=169772 n_write=82440 bw_util=0.08471
n_activity=915506 dram_eff=0.551
bk0: 11412a 5847909i bk1: 11388a 5851379i bk2: 10912a 5853967i bk3: 10896a 5854223i bk4: 10896a 5856055i bk5: 10880a 5859473i bk6: 9780a 5865092i bk7: 9776a 5866390i bk8: 9948a 5863063i bk9: 9940a 5863869i bk10: 9936a 5865796i bk11: 9932a 5867711i bk12: 10984a 5852857i bk13: 10960a 5854133i bk14: 11068a 5850692i bk15: 11064a 5853827i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.302597
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc03ef680, atomic=0 1 entries : 0x7fde86f09b30 :  mf: uid=9641103, sid05:w11, part=4, addr=0xc03ef680, load , size=128, unknown  status = IN_PARTITION_DRAM (6539048), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5954544 n_nop=5681772 n_act=10264 n_pre=10248 n_req=63065 n_rd=169756 n_write=82504 bw_util=0.08473
n_activity=918146 dram_eff=0.5495
bk0: 11408a 5849393i bk1: 11392a 5850781i bk2: 10912a 5855025i bk3: 10896a 5858107i bk4: 10728a 5857947i bk5: 10728a 5860874i bk6: 9968a 5862400i bk7: 9964a 5865926i bk8: 9928a 5863734i bk9: 9928a 5865548i bk10: 9928a 5864523i bk11: 9924a 5869687i bk12: 10964a 5854382i bk13: 10940a 5856714i bk14: 11080a 5851121i bk15: 11068a 5852370i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.300168
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5954544 n_nop=5681650 n_act=10373 n_pre=10357 n_req=63041 n_rd=169724 n_write=82440 bw_util=0.0847
n_activity=917098 dram_eff=0.5499
bk0: 11208a 5849445i bk1: 11200a 5853472i bk2: 11064a 5852613i bk3: 11052a 5854183i bk4: 10728a 5858567i bk5: 10720a 5858912i bk6: 9952a 5863450i bk7: 9944a 5866270i bk8: 9940a 5862064i bk9: 9932a 5863769i bk10: 9948a 5865773i bk11: 9944a 5869718i bk12: 10972a 5854101i bk13: 10952a 5856645i bk14: 11084a 5851264i bk15: 11084a 5855163i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.299932
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5954544 n_nop=5681990 n_act=10229 n_pre=10213 n_req=63028 n_rd=169672 n_write=82440 bw_util=0.08468
n_activity=917164 dram_eff=0.5498
bk0: 11192a 5849272i bk1: 11188a 5854392i bk2: 11076a 5852549i bk3: 11048a 5855477i bk4: 10704a 5857756i bk5: 10684a 5861278i bk6: 9972a 5863598i bk7: 9960a 5865947i bk8: 9936a 5864760i bk9: 9936a 5866198i bk10: 9940a 5865581i bk11: 9940a 5868645i bk12: 10768a 5854924i bk13: 10756a 5860653i bk14: 11288a 5848566i bk15: 11284a 5849565i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.300665
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5954544 n_nop=5681330 n_act=10441 n_pre=10425 n_req=63087 n_rd=169788 n_write=82560 bw_util=0.08476
n_activity=917547 dram_eff=0.55
bk0: 11196a 5849435i bk1: 11176a 5854524i bk2: 11076a 5852084i bk3: 11068a 5854790i bk4: 10688a 5860185i bk5: 10692a 5861431i bk6: 9972a 5863787i bk7: 9972a 5865561i bk8: 9800a 5863404i bk9: 9792a 5865008i bk10: 10144a 5862135i bk11: 10140a 5866046i bk12: 10760a 5856470i bk13: 10760a 5858752i bk14: 11272a 5848426i bk15: 11280a 5852332i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.298058
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5954544 n_nop=5682170 n_act=10135 n_pre=10119 n_req=63030 n_rd=169680 n_write=82440 bw_util=0.08468
n_activity=916019 dram_eff=0.5505
bk0: 11196a 5851460i bk1: 11184a 5855854i bk2: 11096a 5852781i bk3: 11084a 5856795i bk4: 10636a 5860498i bk5: 10612a 5861705i bk6: 9976a 5863165i bk7: 9972a 5863815i bk8: 9792a 5865044i bk9: 9784a 5868123i bk10: 10124a 5863202i bk11: 10124a 5866460i bk12: 10776a 5854978i bk13: 10748a 5858958i bk14: 11292a 5848203i bk15: 11284a 5850213i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.299779
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7fde7ffdd5b0 :  mf: uid=9641104, sid05:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (6539053), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5954544 n_nop=5681909 n_act=10266 n_pre=10250 n_req=63030 n_rd=169679 n_write=82440 bw_util=0.08468
n_activity=915973 dram_eff=0.5505
bk0: 11380a 5848786i bk1: 11372a 5852196i bk2: 11088a 5852386i bk3: 11075a 5855051i bk4: 10616a 5863422i bk5: 10612a 5864218i bk6: 9976a 5862337i bk7: 9972a 5867282i bk8: 9800a 5864789i bk9: 9792a 5866195i bk10: 10136a 5861995i bk11: 10124a 5865964i bk12: 10768a 5855236i bk13: 10764a 5860713i bk14: 11104a 5850663i bk15: 11100a 5854085i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.298734
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5954544 n_nop=5681656 n_act=10290 n_pre=10274 n_req=63081 n_rd=169764 n_write=82560 bw_util=0.08475
n_activity=918348 dram_eff=0.5495
bk0: 11368a 5850377i bk1: 11364a 5852447i bk2: 11088a 5853172i bk3: 11080a 5855181i bk4: 10636a 5860442i bk5: 10616a 5862534i bk6: 9980a 5864862i bk7: 9972a 5866163i bk8: 9800a 5866571i bk9: 9796a 5867351i bk10: 9992a 5864640i bk11: 10000a 5868807i bk12: 10960a 5852853i bk13: 10920a 5856836i bk14: 11100a 5852651i bk15: 11092a 5852098i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.299075

========= L2 cache stats =========
L2_cache_bank[0]: Access = 31751, Miss = 21216, Miss_rate = 0.668, Pending_hits = 331, Reservation_fails = 0
L2_cache_bank[1]: Access = 31708, Miss = 21200, Miss_rate = 0.669, Pending_hits = 1250, Reservation_fails = 0
L2_cache_bank[2]: Access = 31723, Miss = 21230, Miss_rate = 0.669, Pending_hits = 286, Reservation_fails = 0
L2_cache_bank[3]: Access = 31710, Miss = 21209, Miss_rate = 0.669, Pending_hits = 1243, Reservation_fails = 0
L2_cache_bank[4]: Access = 31725, Miss = 21234, Miss_rate = 0.669, Pending_hits = 300, Reservation_fails = 0
L2_cache_bank[5]: Access = 31718, Miss = 21214, Miss_rate = 0.669, Pending_hits = 1238, Reservation_fails = 0
L2_cache_bank[6]: Access = 31688, Miss = 21234, Miss_rate = 0.670, Pending_hits = 307, Reservation_fails = 0
L2_cache_bank[7]: Access = 31687, Miss = 21209, Miss_rate = 0.669, Pending_hits = 1243, Reservation_fails = 0
L2_cache_bank[8]: Access = 31745, Miss = 21229, Miss_rate = 0.669, Pending_hits = 321, Reservation_fails = 0
L2_cache_bank[9]: Access = 31753, Miss = 21210, Miss_rate = 0.668, Pending_hits = 1260, Reservation_fails = 0
L2_cache_bank[10]: Access = 31738, Miss = 21224, Miss_rate = 0.669, Pending_hits = 318, Reservation_fails = 0
L2_cache_bank[11]: Access = 31723, Miss = 21207, Miss_rate = 0.669, Pending_hits = 1279, Reservation_fails = 0
L2_cache_bank[12]: Access = 31708, Miss = 21219, Miss_rate = 0.669, Pending_hits = 294, Reservation_fails = 0
L2_cache_bank[13]: Access = 31723, Miss = 21199, Miss_rate = 0.668, Pending_hits = 1264, Reservation_fails = 0
L2_cache_bank[14]: Access = 31768, Miss = 21227, Miss_rate = 0.668, Pending_hits = 298, Reservation_fails = 0
L2_cache_bank[15]: Access = 31768, Miss = 21220, Miss_rate = 0.668, Pending_hits = 1263, Reservation_fails = 0
L2_cache_bank[16]: Access = 31731, Miss = 21222, Miss_rate = 0.669, Pending_hits = 299, Reservation_fails = 0
L2_cache_bank[17]: Access = 31716, Miss = 21198, Miss_rate = 0.668, Pending_hits = 1242, Reservation_fails = 0
L2_cache_bank[18]: Access = 31715, Miss = 21217, Miss_rate = 0.669, Pending_hits = 296, Reservation_fails = 0
L2_cache_bank[19]: Access = 31730, Miss = 21203, Miss_rate = 0.668, Pending_hits = 1255, Reservation_fails = 0
L2_cache_bank[20]: Access = 31768, Miss = 21231, Miss_rate = 0.668, Pending_hits = 305, Reservation_fails = 0
L2_cache_bank[21]: Access = 31768, Miss = 21210, Miss_rate = 0.668, Pending_hits = 1241, Reservation_fails = 0
L2_total_cache_accesses = 698064
L2_total_cache_misses = 466762
L2_total_cache_miss_rate = 0.6687
L2_total_cache_pending_hits = 17133
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 211579
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16965
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 242216
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2272
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 224528
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 141
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 470760
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 226800
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.008
L2_cache_fill_port_util = 0.026

icnt_total_pkts_mem_to_simt=2242864
icnt_total_pkts_simt_to_mem=1605264
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.6031
	minimum = 6
	maximum = 54
Network latency average = 8.47638
	minimum = 6
	maximum = 53
Slowest packet = 1362990
Flit latency average = 6.966
	minimum = 6
	maximum = 49
Slowest flit = 3756767
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0238433
	minimum = 0.0188679 (at node 0)
	maximum = 0.0283019 (at node 3)
Accepted packet rate average = 0.0238433
	minimum = 0.0188679 (at node 0)
	maximum = 0.0283019 (at node 3)
Injected flit rate average = 0.0657158
	minimum = 0.0434783 (at node 0)
	maximum = 0.0871103 (at node 42)
Accepted flit rate average= 0.0657158
	minimum = 0.0605004 (at node 0)
	maximum = 0.0907506 (at node 3)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.60088 (15 samples)
	minimum = 6 (15 samples)
	maximum = 50.6 (15 samples)
Network latency average = 8.43555 (15 samples)
	minimum = 6 (15 samples)
	maximum = 47.2 (15 samples)
Flit latency average = 6.90587 (15 samples)
	minimum = 6 (15 samples)
	maximum = 43.6 (15 samples)
Fragmentation average = 0 (15 samples)
	minimum = 0 (15 samples)
	maximum = 0 (15 samples)
Injected packet rate average = 0.0210907 (15 samples)
	minimum = 0.0166897 (15 samples)
	maximum = 0.0250345 (15 samples)
Accepted packet rate average = 0.0210907 (15 samples)
	minimum = 0.0166897 (15 samples)
	maximum = 0.0250345 (15 samples)
Injected flit rate average = 0.0581292 (15 samples)
	minimum = 0.0384587 (15 samples)
	maximum = 0.0770556 (15 samples)
Accepted flit rate average = 0.0581292 (15 samples)
	minimum = 0.0535164 (15 samples)
	maximum = 0.080274 (15 samples)
Injected packet size average = 2.75615 (15 samples)
Accepted packet size average = 2.75615 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 10 min, 13 sec (7813 sec)
gpgpu_simulation_rate = 55386 (inst/sec)
gpgpu_simulation_rate = 836 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 16: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 16 
gpu_sim_cycle = 39392
gpu_sim_insn = 28848876
gpu_ipc =     732.3537
gpu_tot_sim_cycle = 6800596
gpu_tot_sim_insn = 461582016
gpu_tot_ipc =      67.8738
gpu_tot_issued_cta = 1024
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 8130
partiton_reqs_in_parallel = 866624
partiton_reqs_in_parallel_total    = 70549688
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      10.5015
partiton_reqs_in_parallel_util = 866624
partiton_reqs_in_parallel_util_total    = 70549688
gpu_sim_cycle_parition_util = 39392
gpu_tot_sim_cycle_parition_util    = 3206804
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 698064
L2_BW  =     111.8967 GB/Sec
L2_BW_total  =      10.3775 GB/Sec
gpu_total_sim_rate=58229

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 9267648
	L1I_total_cache_misses = 2440
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 28672
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0569
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 27040
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 9265208
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2440
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28672
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 9267648
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
77231, 74242, 74345, 77065, 77247, 74264, 74371, 77051, 19337, 18557, 18632, 12050, 
gpgpu_n_tot_thrd_icount = 533110784
gpgpu_n_tot_w_icount = 16659712
gpgpu_n_stall_shd_mem = 13999
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 502144
gpgpu_n_mem_write_global = 241920
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 12259328
gpgpu_n_store_insn = 7620480
gpgpu_n_shmem_insn = 50484608
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 917504
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 404
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 12151
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:467932	W0_Idle:2700297	W0_Scoreboard:160379044	W1:967680	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:6530880	W32:9161152
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4017152 {8:502144,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 32901120 {136:241920,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 56679424 {40:120960,136:381184,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1935360 {8:241920,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 417 
maxdqlatency = 0 
maxmflatency = 171210 
averagemflatency = 2427 
max_icnt2mem_latency = 170961 
max_icnt2sh_latency = 6800595 
mrq_lat_table:355906 	55493 	34238 	85454 	96437 	65463 	32917 	13730 	548 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	456924 	269553 	629 	18 	104 	162 	159 	695 	2110 	9971 	3767 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	11 	620937 	25200 	142 	0 	81286 	1 	1 	4 	38 	98 	152 	159 	714 	2101 	9970 	3754 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	420796 	80171 	1203 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	252 	2016 	6004 	82448 	151200 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2166 	193 	14 	1 	3 	3 	7 	28 	131 	453 	134 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    325633    325265    350478    350014    291247    291356    336053    335594    418343    417887    307915    307794    363622    363158    321496    321957 
dram[1]:    325633    325277    350598    350132    291237    291228    336047    335589    418330    417764    307906    307781    363625    363160    321481    321947 
dram[2]:    325625    325266    350479    350016    291246    291354    336050    335587    418338    417880    307915    307794    363629    363051    360542    361005 
dram[3]:    325627    325265    350590    350125    291238    291237    336047    335590    418222    417760    307915    307795    363625    363161    321492    360978 
dram[4]:    325636    325270    350476    350012    291245    291354    336046    335584    418338    417870    308016    308027    363516    363047    321608    360996 
dram[5]:    325625    325263    350597    350133    291246    291451    336046    335589    418211    417756    307798    307679    363635    363172    321483    321944 
dram[6]:    325625    325263    350590    350019    291244    291355    336051    335592    418326    417873    308022    308031    363509    363040    321605    322072 
dram[7]:    325628    325262    350590    350122    291244    291354    336049    335586    418215    417762    307786    307679    363633    363169    321484    321946 
dram[8]:    325627    325262    350601    350133    291247    291465    336056    335596    418339    417881    308012    308016    363513    363051    321601    322056 
dram[9]:    325627    325263    350598    350029    291245    291355    336053    335597    418339    417886    307792    307671    363628    363164    321490    321946 
dram[10]:    325631    325263    350590    350127    291245    291237    336045    335584    418323    417860    307905    307800    363627    363163    321489    321946 
average row accesses per activate:
dram[0]:  6.246862  5.949468  5.955764  6.028494  6.143066  6.177680  6.036163  6.025118  6.187402  6.243243  6.004594  5.885886  6.581431  6.524169  6.118367  6.059299 
dram[1]:  6.259777  6.246862  5.836021  5.862162  5.877217  5.778523  6.474662  6.190630  6.164577  6.267942  5.915663  5.720524  6.394387  6.337244  6.399715  6.143443 
dram[2]:  6.387727  6.251366  6.111268  6.124294  6.113475  6.200000  6.088889  5.904469  6.490099  6.229794  6.019908  5.738686  6.572948  6.419019  5.939435  5.790026 
dram[3]:  6.157258  6.345354  5.858300  5.744371  5.821862  5.887978  6.305921  5.970405  5.938160  6.016819  5.893072  5.963415  6.367647  6.239538  6.191011  5.883845 
dram[4]:  6.387727  6.259918  6.166193  6.048814  5.849239  5.653743  6.067901  5.965099  6.301282  6.301282  6.035494  6.015385  6.277214  6.286754  5.968877  5.861702 
dram[5]:  6.212205  6.074627  6.032742  5.979702  5.761580  5.751020  6.315113  6.096273  5.761347  5.905406  6.033898  5.896084  6.344575  6.174286  5.986432  6.035568 
dram[6]:  6.466763  6.213889  6.188811  6.338594  5.752044  5.637701  6.262739  6.179245  6.324759  6.166144  6.087092  6.173501  6.114327  6.031428  6.133152  5.993360 
dram[7]:  6.056834  6.001342  5.931635  5.858278  6.148688  5.876045  6.343548  6.232964  5.514978  5.583815  6.103343  6.083333  6.527048  6.228613  5.796915  5.852140 
dram[8]:  6.131507  6.102319  6.187151  6.324286  5.890296  5.666667  6.438625  6.313002  6.202247  6.179200  6.237947  6.151841  6.280832  6.178624  6.288301  5.985411 
dram[9]:  6.163073  6.070385  5.935657  6.004071  6.224702  6.052098  6.234549  6.272727  5.711965  5.734421  6.194445  6.022522  6.580997  6.528594  5.873670  5.864542 
dram[10]:  6.175676  6.182679  6.090784  6.046448  5.824757  5.652703  6.646959  6.415987  6.013997  5.787425  6.162500  6.033639  6.387002  6.189383  6.032787  5.861886 
average row locality = 740186/121604 = 6.086856
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2991      2986      2971      2971      2856      2855      2607      2606      2649      2647      2657      2656      2916      2911      3001      3000 
dram[1]:      2994      2991      2918      2914      2908      2905      2601      2600      2653      2650      2664      2666      2921      2914      3003      3001 
dram[2]:      3044      3040      2915      2912      2910      2909      2604      2600      2653      2651      2667      2667      2917      2912      2957      2956 
dram[3]:      3045      3039      2917      2913      2914      2910      2602      2601      2657      2655      2657      2656      2922      2916      2952      2951 
dram[4]:      3044      3040      2917      2913      2869      2869      2652      2651      2652      2652      2655      2654      2917      2911      2955      2952 
dram[5]:      2991      2989      2958      2955      2869      2867      2648      2646      2655      2653      2660      2659      2919      2914      2956      2956 
dram[6]:      2987      2986      2961      2954      2862      2857      2653      2650      2654      2654      2658      2658      2865      2862      3010      3009 
dram[7]:      2988      2983      2961      2959      2858      2859      2653      2653      2618      2616      2712      2711      2863      2863      3006      3008 
dram[8]:      2988      2985      2966      2963      2844      2838      2654      2653      2616      2614      2707      2707      2867      2860      3011      3009 
dram[9]:      3037      3035      2964      2961      2839      2838      2654      2653      2619      2617      2710      2707      2865      2864      2961      2960 
dram[10]:      3034      3033      2964      2962      2844      2839      2655      2653      2619      2618      2672      2674      2916      2906      2960      2958 
total reads: 498266
bank skew: 3045/2600 = 1.17
chip skew: 45314/45280 = 1.00
number of total write accesses:
dram[0]:      1488      1488      1472      1472      1352      1352      1232      1232      1280      1280      1264      1264      1408      1408      1496      1496 
dram[1]:      1488      1488      1424      1424      1400      1400      1232      1232      1280      1280      1264      1264      1408      1408      1496      1496 
dram[2]:      1536      1536      1424      1424      1400      1400      1232      1232      1280      1280      1264      1264      1408      1408      1456      1456 
dram[3]:      1536      1536      1424      1424      1400      1400      1232      1232      1280      1280      1256      1256      1408      1408      1456      1456 
dram[4]:      1536      1536      1424      1424      1360      1360      1280      1280      1280      1280      1256      1256      1408      1408      1456      1456 
dram[5]:      1488      1488      1464      1464      1360      1360      1280      1280      1280      1280      1256      1256      1408      1408      1456      1456 
dram[6]:      1488      1488      1464      1464      1360      1360      1280      1280      1280      1280      1256      1256      1360      1360      1504      1504 
dram[7]:      1488      1488      1464      1464      1360      1360      1280      1280      1248      1248      1304      1304      1360      1360      1504      1504 
dram[8]:      1488      1488      1464      1464      1344      1344      1280      1280      1248      1248      1304      1304      1360      1360      1504      1504 
dram[9]:      1536      1536      1464      1464      1344      1344      1280      1280      1248      1248      1304      1304      1360      1360      1456      1456 
dram[10]:      1536      1536      1464      1464      1344      1344      1280      1280      1248      1248      1272      1272      1408      1408      1456      1456 
total reads: 241920
bank skew: 1536/1232 = 1.25
chip skew: 22016/21984 = 1.00
average mf latency per bank:
dram[0]:       3472      1755      3466      1510      2936      1448      3156      1468      3186      1666      3047      1392      3176      1619      3499      1714
dram[1]:       3267      1648      3282      1569      3051      1448      3340      1505      3399      1736      3054      1368      3279      1666      3326      1679
dram[2]:       3462      1682      3304      1578      3230      1509      3240      1429      3300      1684      3041      1408      3153      1636      3222      1676
dram[3]:       3583      1723      3371      1558      3187      1478      3147      1419      3133      1653      2831      1401      3199      1660      3298      1689
dram[4]:       3560      1754      3186      1493      3081      1535      3104      1412      3348      1689      2877      1442      3471      1705      3336      1741
dram[5]:       3305      1724      3126      1509      3128      1530      3264      1447      3514      1735      2968      1545      3599      1699      3322      1727
dram[6]:       3376      1774      3367      1606      3131      1479      3288      1460      3378      1678      2937      1528      3470      1761      3545      1750
dram[7]:       3292      1753      3445      1602      2978      1446      3183      1447      3355      1718      3065      1487      3382      1728      3726      1789
dram[8]:       3337      1747      3203      1535      2892      1443      3323      1509      3460      1723      3272      1513      3423      1727      3627      1730
dram[9]:       3302      1711      3376      1585      3086      1520      3391      1509      3399      1722      3307      1451      3197      1702      3452      1755
dram[10]:       3382      1675      3621      1608      3065      1485      3396      1504      3144      1684      3056      1385      3059      1625      3518      1789
maximum mf latency per bank:
dram[0]:     169875    147891    171195    145304    166569    165999    161366    160933    166560    166127    152968    137340    171083    142682    165994    147913
dram[1]:     170110    147905    145735    145290    166570    166119    161361    160930    166558    165992    152971    137490    171209    142553    165992    147894
dram[2]:     170112    147911    145732    145300    166569    166011    161357    160934    166560    166127    152969    137469    171203    142676    165995    147894
dram[3]:     170112    147905    145738    145285    166586    166133    161366    160909    166557    165994    152975    152799    171201    142547    165989    147890
dram[4]:     170119    147911    171084    145287    166598    166139    161358    160943    166557    166108    152966    152912    171210    142665    165996    147765
dram[5]:     170110    147904    171196    145284    166583    166154    161350    160904    166560    166008    160139    159602    171210    142549    165876    147890
dram[6]:     170112    147911    171082    145285    166583    166138    161348    160782    166573    166127    160251    159805    171206    147589    165993    147763
dram[7]:     169874    147893    171197    145305    166579    166139    161349    160916    166573    166130    160136    159573    171084    147704    165872    147915
dram[8]:     170113    147892    171084    145300    166569    166134    161350    160783    166568    166142    160251    159795    171201    165819    165990    147876
dram[9]:     169874    147904    171198    145305    166569    166010    161347    160905    166560    166131    160139    159578    171085    165947    165872    147904
dram[10]:     170112    147900    171082    145303    166569    166134    161348    160786    166558    165989    160252    159796    171202    142685    165991    147905
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6027688 n_nop=5736706 n_act=10971 n_pre=10955 n_req=67264 n_rd=181120 n_write=87936 bw_util=0.08927
n_activity=973873 dram_eff=0.5525
bk0: 11964a 5918203i bk1: 11944a 5920683i bk2: 11884a 5916721i bk3: 11884a 5920540i bk4: 11424a 5926090i bk5: 11420a 5927970i bk6: 10428a 5931415i bk7: 10424a 5936349i bk8: 10596a 5930584i bk9: 10588a 5932125i bk10: 10628a 5931089i bk11: 10624a 5934984i bk12: 11664a 5921094i bk13: 11644a 5924289i bk14: 12004a 5914121i bk15: 12000a 5917609i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.327381
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6027688 n_nop=5736524 n_act=11016 n_pre=11000 n_req=67287 n_rd=181212 n_write=87936 bw_util=0.0893
n_activity=978177 dram_eff=0.5503
bk0: 11976a 5917739i bk1: 11964a 5920216i bk2: 11672a 5918529i bk3: 11656a 5923001i bk4: 11632a 5922752i bk5: 11620a 5924548i bk6: 10404a 5933078i bk7: 10400a 5935153i bk8: 10612a 5931331i bk9: 10600a 5933075i bk10: 10656a 5932932i bk11: 10664a 5934680i bk12: 11684a 5920350i bk13: 11656a 5924279i bk14: 12012a 5913723i bk15: 12004a 5917132i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.332422
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6027688 n_nop=5736534 n_act=10957 n_pre=10941 n_req=67314 n_rd=181256 n_write=88000 bw_util=0.08934
n_activity=975803 dram_eff=0.5519
bk0: 12176a 5914638i bk1: 12160a 5916807i bk2: 11660a 5919941i bk3: 11648a 5923602i bk4: 11640a 5923507i bk5: 11636a 5927349i bk6: 10416a 5931965i bk7: 10400a 5934756i bk8: 10612a 5933271i bk9: 10604a 5932793i bk10: 10668a 5932056i bk11: 10668a 5932780i bk12: 11668a 5920019i bk13: 11648a 5924604i bk14: 11828a 5915619i bk15: 11824a 5918318i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.327296
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6027688 n_nop=5736230 n_act=11155 n_pre=11139 n_req=67291 n_rd=181228 n_write=87936 bw_util=0.08931
n_activity=974673 dram_eff=0.5523
bk0: 12180a 5912960i bk1: 12156a 5917006i bk2: 11668a 5919741i bk3: 11652a 5920034i bk4: 11656a 5921613i bk5: 11640a 5925480i bk6: 10408a 5932292i bk7: 10404a 5933490i bk8: 10628a 5929854i bk9: 10620a 5930831i bk10: 10628a 5932886i bk11: 10624a 5934776i bk12: 11688a 5919231i bk13: 11664a 5920719i bk14: 11808a 5916413i bk15: 11804a 5919728i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.329533
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7fde84faba20 :  mf: uid=10283748, sid11:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (6800595), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6027688 n_nop=5736374 n_act=11060 n_pre=11044 n_req=67303 n_rd=181210 n_write=88000 bw_util=0.08932
n_activity=977222 dram_eff=0.551
bk0: 12176a 5915210i bk1: 12160a 5916508i bk2: 11668a 5920852i bk3: 11652a 5924097i bk4: 11476a 5923361i bk5: 11474a 5926846i bk6: 10608a 5928853i bk7: 10604a 5932561i bk8: 10608a 5930077i bk9: 10608a 5932411i bk10: 10620a 5931242i bk11: 10616a 5936629i bk12: 11668a 5920879i bk13: 11644a 5923257i bk14: 11820a 5916958i bk15: 11808a 5918025i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.328463
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6027688 n_nop=5736234 n_act=11177 n_pre=11161 n_req=67279 n_rd=181180 n_write=87936 bw_util=0.08929
n_activity=975775 dram_eff=0.5516
bk0: 11964a 5914966i bk1: 11956a 5919104i bk2: 11832a 5917959i bk3: 11820a 5919786i bk4: 11476a 5924102i bk5: 11468a 5924557i bk6: 10592a 5930096i bk7: 10584a 5933096i bk8: 10620a 5928661i bk9: 10612a 5930734i bk10: 10640a 5932791i bk11: 10636a 5936935i bk12: 11676a 5920539i bk13: 11656a 5923248i bk14: 11824a 5917234i bk15: 11824a 5921078i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.326581
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6027688 n_nop=5736674 n_act=10987 n_pre=10971 n_req=67264 n_rd=181120 n_write=87936 bw_util=0.08927
n_activity=975650 dram_eff=0.5515
bk0: 11948a 5915226i bk1: 11944a 5920174i bk2: 11844a 5918350i bk3: 11816a 5921068i bk4: 11448a 5923242i bk5: 11428a 5927690i bk6: 10612a 5930227i bk7: 10600a 5932900i bk8: 10616a 5931307i bk9: 10616a 5933063i bk10: 10632a 5932352i bk11: 10632a 5935833i bk12: 11460a 5921770i bk13: 11448a 5927603i bk14: 12040a 5913927i bk15: 12036a 5914961i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.329462
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6027688 n_nop=5735946 n_act=11225 n_pre=11209 n_req=67327 n_rd=181244 n_write=88064 bw_util=0.08936
n_activity=976216 dram_eff=0.5517
bk0: 11952a 5915162i bk1: 11932a 5920439i bk2: 11844a 5917808i bk3: 11836a 5920353i bk4: 11432a 5926089i bk5: 11436a 5927534i bk6: 10612a 5930492i bk7: 10612a 5932380i bk8: 10472a 5929970i bk9: 10464a 5931874i bk10: 10848a 5928583i bk11: 10844a 5932903i bk12: 11452a 5923107i bk13: 11452a 5925239i bk14: 12024a 5914249i bk15: 12032a 5918025i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.32512
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents
MSHR: tag=0xc01eec80, atomic=0 1 entries : 0x7fde9d5250f0 :  mf: uid=10283747, sid11:w10, part=8, addr=0xc01eec80, load , size=128, unknown  status = IN_PARTITION_DRAM (6800593), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6027688 n_nop=5736774 n_act=10933 n_pre=10917 n_req=67266 n_rd=181128 n_write=87936 bw_util=0.08928
n_activity=974579 dram_eff=0.5522
bk0: 11952a 5917176i bk1: 11940a 5921563i bk2: 11864a 5918501i bk3: 11852a 5922411i bk4: 11376a 5926157i bk5: 11352a 5927759i bk6: 10616a 5930042i bk7: 10612a 5931046i bk8: 10464a 5931664i bk9: 10456a 5934446i bk10: 10828a 5929600i bk11: 10828a 5933258i bk12: 11468a 5921692i bk13: 11440a 5925609i bk14: 12044a 5913562i bk15: 12036a 5915799i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.326373
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6027688 n_nop=5736516 n_act=11058 n_pre=11042 n_req=67268 n_rd=181136 n_write=87936 bw_util=0.08928
n_activity=974825 dram_eff=0.552
bk0: 12148a 5914333i bk1: 12140a 5918237i bk2: 11856a 5918154i bk3: 11844a 5920574i bk4: 11356a 5929382i bk5: 11352a 5930535i bk6: 10616a 5928903i bk7: 10612a 5933768i bk8: 10476a 5931287i bk9: 10468a 5933050i bk10: 10840a 5928216i bk11: 10828a 5932511i bk12: 11460a 5921548i bk13: 11456a 5927847i bk14: 11844a 5916622i bk15: 11840a 5920209i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.32625
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7fde9de6fd30 :  mf: uid=10283746, sid11:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (6800590), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6027688 n_nop=5736280 n_act=11066 n_pre=11050 n_req=67323 n_rd=181228 n_write=88064 bw_util=0.08935
n_activity=977151 dram_eff=0.5512
bk0: 12136a 5916186i bk1: 12132a 5918108i bk2: 11856a 5918605i bk3: 11848a 5921082i bk4: 11376a 5926436i bk5: 11356a 5928887i bk6: 10620a 5931787i bk7: 10612a 5933459i bk8: 10476a 5933305i bk9: 10472a 5933937i bk10: 10688a 5931285i bk11: 10696a 5935404i bk12: 11664a 5919149i bk13: 11624a 5923430i bk14: 11840a 5918021i bk15: 11832a 5918201i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.326318

========= L2 cache stats =========
L2_cache_bank[0]: Access = 33864, Miss = 22648, Miss_rate = 0.669, Pending_hits = 336, Reservation_fails = 0
L2_cache_bank[1]: Access = 33820, Miss = 22632, Miss_rate = 0.669, Pending_hits = 1257, Reservation_fails = 0
L2_cache_bank[2]: Access = 33836, Miss = 22662, Miss_rate = 0.670, Pending_hits = 292, Reservation_fails = 0
L2_cache_bank[3]: Access = 33824, Miss = 22641, Miss_rate = 0.669, Pending_hits = 1252, Reservation_fails = 0
L2_cache_bank[4]: Access = 33840, Miss = 22667, Miss_rate = 0.670, Pending_hits = 306, Reservation_fails = 0
L2_cache_bank[5]: Access = 33832, Miss = 22647, Miss_rate = 0.669, Pending_hits = 1248, Reservation_fails = 0
L2_cache_bank[6]: Access = 33800, Miss = 22666, Miss_rate = 0.671, Pending_hits = 311, Reservation_fails = 0
L2_cache_bank[7]: Access = 33800, Miss = 22641, Miss_rate = 0.670, Pending_hits = 1249, Reservation_fails = 0
L2_cache_bank[8]: Access = 33860, Miss = 22661, Miss_rate = 0.669, Pending_hits = 328, Reservation_fails = 0
L2_cache_bank[9]: Access = 33868, Miss = 22642, Miss_rate = 0.669, Pending_hits = 1272, Reservation_fails = 0
L2_cache_bank[10]: Access = 33852, Miss = 22656, Miss_rate = 0.669, Pending_hits = 324, Reservation_fails = 0
L2_cache_bank[11]: Access = 33836, Miss = 22639, Miss_rate = 0.669, Pending_hits = 1287, Reservation_fails = 0
L2_cache_bank[12]: Access = 33820, Miss = 22650, Miss_rate = 0.670, Pending_hits = 297, Reservation_fails = 0
L2_cache_bank[13]: Access = 33836, Miss = 22630, Miss_rate = 0.669, Pending_hits = 1270, Reservation_fails = 0
L2_cache_bank[14]: Access = 33884, Miss = 22659, Miss_rate = 0.669, Pending_hits = 303, Reservation_fails = 0
L2_cache_bank[15]: Access = 33884, Miss = 22652, Miss_rate = 0.669, Pending_hits = 1271, Reservation_fails = 0
L2_cache_bank[16]: Access = 33844, Miss = 22653, Miss_rate = 0.669, Pending_hits = 304, Reservation_fails = 0
L2_cache_bank[17]: Access = 33828, Miss = 22629, Miss_rate = 0.669, Pending_hits = 1249, Reservation_fails = 0
L2_cache_bank[18]: Access = 33828, Miss = 22649, Miss_rate = 0.670, Pending_hits = 302, Reservation_fails = 0
L2_cache_bank[19]: Access = 33844, Miss = 22635, Miss_rate = 0.669, Pending_hits = 1263, Reservation_fails = 0
L2_cache_bank[20]: Access = 33884, Miss = 22664, Miss_rate = 0.669, Pending_hits = 310, Reservation_fails = 0
L2_cache_bank[21]: Access = 33884, Miss = 22643, Miss_rate = 0.668, Pending_hits = 1251, Reservation_fails = 0
L2_total_cache_accesses = 744568
L2_total_cache_misses = 498266
L2_total_cache_miss_rate = 0.6692
L2_total_cache_pending_hits = 17282
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 226430
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17114
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 258600
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2272
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 239648
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 141
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 502144
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 241920
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.008
L2_cache_fill_port_util = 0.028

icnt_total_pkts_mem_to_simt=2392224
icnt_total_pkts_simt_to_mem=1712248
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.53865
	minimum = 6
	maximum = 46
Network latency average = 8.41719
	minimum = 6
	maximum = 46
Slowest packet = 1480746
Flit latency average = 6.88876
	minimum = 6
	maximum = 42
Slowest flit = 4081356
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0236115
	minimum = 0.0186845 (at node 0)
	maximum = 0.0280267 (at node 11)
Accepted packet rate average = 0.0236115
	minimum = 0.0186845 (at node 0)
	maximum = 0.0280267 (at node 11)
Injected flit rate average = 0.0650768
	minimum = 0.0430555 (at node 0)
	maximum = 0.0862634 (at node 42)
Accepted flit rate average= 0.0650768
	minimum = 0.0599122 (at node 0)
	maximum = 0.0898682 (at node 11)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.59699 (16 samples)
	minimum = 6 (16 samples)
	maximum = 50.3125 (16 samples)
Network latency average = 8.43441 (16 samples)
	minimum = 6 (16 samples)
	maximum = 47.125 (16 samples)
Flit latency average = 6.9048 (16 samples)
	minimum = 6 (16 samples)
	maximum = 43.5 (16 samples)
Fragmentation average = 0 (16 samples)
	minimum = 0 (16 samples)
	maximum = 0 (16 samples)
Injected packet rate average = 0.0212483 (16 samples)
	minimum = 0.0168144 (16 samples)
	maximum = 0.0252215 (16 samples)
Accepted packet rate average = 0.0212483 (16 samples)
	minimum = 0.0168144 (16 samples)
	maximum = 0.0252215 (16 samples)
Injected flit rate average = 0.0585634 (16 samples)
	minimum = 0.038746 (16 samples)
	maximum = 0.0776311 (16 samples)
Accepted flit rate average = 0.0585634 (16 samples)
	minimum = 0.0539161 (16 samples)
	maximum = 0.0808737 (16 samples)
Injected packet size average = 2.75615 (16 samples)
Accepted packet size average = 2.75615 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 12 min, 7 sec (7927 sec)
gpgpu_simulation_rate = 58229 (inst/sec)
gpgpu_simulation_rate = 857 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 17: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 17 
gpu_sim_cycle = 38766
gpu_sim_insn = 28848876
gpu_ipc =     744.1799
gpu_tot_sim_cycle = 7061512
gpu_tot_sim_insn = 490430892
gpu_tot_ipc =      69.4513
gpu_tot_issued_cta = 1088
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 8916
partiton_reqs_in_parallel = 852852
partiton_reqs_in_parallel_total    = 71416312
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      10.2342
partiton_reqs_in_parallel_util = 852852
partiton_reqs_in_parallel_util_total    = 71416312
gpu_sim_cycle_parition_util = 38766
gpu_tot_sim_cycle_parition_util    = 3246196
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 744568
L2_BW  =     113.7036 GB/Sec
L2_BW_total  =      10.6183 GB/Sec
gpu_total_sim_rate=60998

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 9846876
	L1I_total_cache_misses = 2440
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 30464
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0536
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 28832
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 9844436
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2440
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30464
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 9846876
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
82058, 78882, 78992, 81883, 82074, 78913, 79018, 81859, 19337, 18557, 18632, 12050, 
gpgpu_n_tot_thrd_icount = 566430208
gpgpu_n_tot_w_icount = 17700944
gpgpu_n_stall_shd_mem = 14028
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 533528
gpgpu_n_mem_write_global = 257040
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 13025536
gpgpu_n_store_insn = 8096760
gpgpu_n_shmem_insn = 53639896
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 974848
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 433
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 12151
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:497975	W0_Idle:2715412	W0_Scoreboard:161504018	W1:1028160	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:6939060	W32:9733724
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4268224 {8:533528,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 34957440 {136:257040,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 60221888 {40:128520,136:405008,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2056320 {8:257040,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 417 
maxdqlatency = 0 
maxmflatency = 171210 
averagemflatency = 2298 
max_icnt2mem_latency = 170961 
max_icnt2sh_latency = 7061511 
mrq_lat_table:377429 	59662 	36838 	89834 	101886 	69832 	35747 	14939 	643 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	490033 	282914 	663 	18 	104 	162 	159 	695 	2110 	9971 	3767 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	13 	665165 	27452 	164 	0 	81286 	1 	1 	4 	38 	98 	152 	159 	714 	2101 	9970 	3754 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	446895 	85347 	1312 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	252 	2016 	6004 	82448 	166320 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2241 	195 	14 	1 	3 	3 	7 	28 	131 	453 	134 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    325633    325265    350478    350014    291247    291356    336053    335594    418343    417887    307915    307794    363622    363158    321496    321957 
dram[1]:    325633    325277    350598    350132    291237    291228    336047    335589    418330    417764    307906    307781    363625    363160    321481    321947 
dram[2]:    325625    325266    350479    350016    291246    291354    336050    335587    418338    417880    307915    307794    363629    363051    360542    361005 
dram[3]:    325627    325265    350590    350125    291238    291237    336047    335590    418222    417760    307915    307795    363625    363161    321492    360978 
dram[4]:    325636    325270    350476    350012    291245    291354    336046    335584    418338    417870    308016    308027    363516    363047    321608    360996 
dram[5]:    325625    325263    350597    350133    291246    291451    336046    335589    418211    417756    307798    307679    363635    363172    321483    321944 
dram[6]:    325625    325263    350590    350019    291244    291355    336051    335592    418326    417873    308022    308031    363509    363040    321605    322072 
dram[7]:    325628    325262    350590    350122    291244    291354    336049    335586    418215    417762    307786    307679    363633    363169    321484    321946 
dram[8]:    325627    325262    350601    350133    291247    291465    336056    335596    418339    417881    308012    308016    363513    363051    321601    322056 
dram[9]:    325627    325263    350598    350029    291245    291355    336053    335597    418339    417886    307792    307671    363628    363164    321490    321946 
dram[10]:    325631    325263    350590    350127    291245    291237    336045    335584    418323    417860    307905    307800    363627    363163    321489    321946 
average row accesses per activate:
dram[0]:  6.530864  6.225131  6.203948  6.278296  6.405172  6.440752  6.319938  6.308642  6.462848  6.520312  6.260150  6.138643  6.893871  6.835311  6.388518  6.311346 
dram[1]:  6.543956  6.530864  6.079155  6.106101  6.134408  6.033069  6.771144  6.479365  6.419355  6.525000  6.170118  5.969957  6.701016  6.642651  6.639390  6.380000 
dram[2]:  6.677640  6.537634  6.360497  6.373961  6.377095  6.466006  6.374415  6.184848  6.773096  6.506230  6.276692  5.988522  6.885075  6.727007  6.202114  6.033419 
dram[3]:  6.440476  6.634379  6.101987  5.985696  6.077127  6.145357  6.597738  6.252680  6.187870  6.268366  6.147929  6.220060  6.673410  6.541844  6.442307  6.129412 
dram[4]:  6.677640  6.546433  6.416435  6.296854  6.104905  5.903821  6.355083  6.249254  6.558870  6.558870  6.293940  6.273414  6.580599  6.590844  6.232404  6.106771 
dram[5]:  6.495225  6.353805  6.281125  6.227092  6.014765  6.004022  6.609795  6.384733  6.007184  6.154639  6.291982  6.150887  6.649856  6.456583  6.233732  6.267023 
dram[6]:  6.757102  6.497268  6.458047  6.593530  6.005369  5.888011  6.555555  6.469861  6.582677  6.420891  6.346565  6.434985  6.411095  6.325843  6.402667  6.243173 
dram[7]:  6.335553  6.278732  6.177631  6.102731  6.413199  6.133059  6.638669  6.524922  5.753501  5.824113  6.365672  6.345238  6.836115  6.510116  6.042821  6.099111 
dram[8]:  6.412399  6.382550  6.456044  6.578432  6.146814  5.917223  6.736334  6.607255  6.435737  6.412500  6.503817  6.415663  6.582482  6.477698  6.561475  6.235065 
dram[9]:  6.446949  6.351634  6.181579  6.251665  6.490483  6.313390  6.526480  6.565831  5.953623  5.976710  6.459091  6.283186  6.891438  6.816944  6.118490  6.109233 
dram[10]:  6.460106  6.467377  6.357240  6.294906  6.079452  5.902796  6.950249  6.713141  6.262195  6.013177  6.424847  6.292793  6.693759  6.490832  6.280749  6.106632 
average row locality = 786810/123820 = 6.354466
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3180      3175      3155      3155      3029      3028      2780      2779      2815      2813      2819      2818      3108      3103      3193      3192 
dram[1]:      3183      3180      3099      3095      3084      3081      2774      2773      2819      2816      2827      2829      3113      3106      3195      3193 
dram[2]:      3236      3232      3096      3093      3086      3085      2777      2773      2819      2817      2830      2830      3109      3104      3146      3145 
dram[3]:      3237      3231      3098      3094      3090      3086      2775      2774      2823      2821      2820      2819      3114      3108      3141      3140 
dram[4]:      3236      3232      3098      3094      3043      3043      2828      2827      2818      2818      2818      2817      3109      3103      3144      3141 
dram[5]:      3180      3178      3141      3138      3043      3041      2824      2822      2821      2819      2823      2822      3111      3106      3145      3145 
dram[6]:      3176      3175      3144      3137      3036      3031      2829      2826      2820      2820      2821      2821      3054      3051      3202      3201 
dram[7]:      3177      3172      3144      3142      3032      3033      2829      2829      2782      2780      2878      2877      3052      3052      3198      3200 
dram[8]:      3177      3174      3149      3146      3017      3011      2830      2829      2780      2778      2873      2873      3056      3049      3203      3201 
dram[9]:      3229      3227      3147      3144      3012      3011      2830      2829      2782      2780      2876      2873      3054      3053      3150      3149 
dram[10]:      3226      3225      3147      3145      3017      3012      2831      2829      2782      2781      2836      2838      3108      3098      3149      3147 
total reads: 529770
bank skew: 3237/2773 = 1.17
chip skew: 48178/48142 = 1.00
number of total write accesses:
dram[0]:      1581      1581      1560      1560      1429      1429      1309      1309      1360      1360      1344      1344      1504      1504      1592      1592 
dram[1]:      1581      1581      1509      1509      1480      1480      1309      1309      1360      1360      1344      1344      1504      1504      1592      1592 
dram[2]:      1632      1632      1509      1509      1480      1480      1309      1309      1360      1360      1344      1344      1504      1504      1549      1549 
dram[3]:      1632      1632      1509      1509      1480      1480      1309      1309      1360      1360      1336      1336      1504      1504      1549      1549 
dram[4]:      1632      1632      1509      1509      1438      1438      1360      1360      1360      1360      1336      1336      1504      1504      1549      1549 
dram[5]:      1581      1581      1551      1551      1438      1438      1360      1360      1360      1360      1336      1336      1504      1504      1549      1549 
dram[6]:      1581      1581      1551      1551      1438      1438      1360      1360      1360      1360      1336      1336      1453      1453      1600      1600 
dram[7]:      1581      1581      1551      1551      1438      1438      1360      1360      1326      1326      1387      1387      1453      1453      1600      1600 
dram[8]:      1581      1581      1551      1551      1421      1421      1360      1360      1326      1326      1387      1387      1453      1453      1600      1600 
dram[9]:      1632      1632      1551      1551      1421      1421      1360      1360      1326      1326      1387      1387      1453      1453      1549      1549 
dram[10]:      1632      1632      1551      1551      1421      1421      1360      1360      1326      1326      1353      1353      1504      1504      1549      1549 
total reads: 257040
bank skew: 1632/1309 = 1.25
chip skew: 23392/23358 = 1.00
average mf latency per bank:
dram[0]:       3280      1664      3279      1435      2784      1380      2977      1391      3011      1581      2882      1323      2992      1531      3301      1624
dram[1]:       3086      1564      3105      1491      2892      1379      3149      1426      3212      1646      2889      1301      3089      1575      3139      1591
dram[2]:       3271      1595      3126      1500      3062      1437      3056      1354      3118      1598      2876      1338      2970      1547      3042      1588
dram[3]:       3384      1634      3190      1481      3021      1408      2968      1346      2962      1568      2679      1331      3013      1570      3113      1600
dram[4]:       3363      1663      3016      1419      2920      1461      2928      1339      3164      1603      2722      1370      3268      1611      3149      1649
dram[5]:       3122      1635      2959      1435      2965      1456      3077      1372      3320      1646      2807      1467      3388      1607      3136      1636
dram[6]:       3189      1682      3187      1526      2968      1409      3100      1384      3192      1592      2778      1451      3266      1664      3345      1658
dram[7]:       3110      1662      3260      1523      2823      1377      3002      1372      3171      1629      2899      1413      3184      1633      3515      1695
dram[8]:       3152      1657      3032      1460      2742      1374      3134      1430      3269      1634      3093      1437      3223      1632      3422      1639
dram[9]:       3120      1623      3195      1507      2925      1447      3198      1430      3212      1634      3126      1378      3010      1609      3258      1663
dram[10]:       3195      1589      3426      1529      2905      1414      3202      1425      2973      1598      2890      1316      2881      1537      3320      1695
maximum mf latency per bank:
dram[0]:     169875    147891    171195    145304    166569    165999    161366    160933    166560    166127    152968    137340    171083    142682    165994    147913
dram[1]:     170110    147905    145735    145290    166570    166119    161361    160930    166558    165992    152971    137490    171209    142553    165992    147894
dram[2]:     170112    147911    145732    145300    166569    166011    161357    160934    166560    166127    152969    137469    171203    142676    165995    147894
dram[3]:     170112    147905    145738    145285    166586    166133    161366    160909    166557    165994    152975    152799    171201    142547    165989    147890
dram[4]:     170119    147911    171084    145287    166598    166139    161358    160943    166557    166108    152966    152912    171210    142665    165996    147765
dram[5]:     170110    147904    171196    145284    166583    166154    161350    160904    166560    166008    160139    159602    171210    142549    165876    147890
dram[6]:     170112    147911    171082    145285    166583    166138    161348    160782    166573    166127    160251    159805    171206    147589    165993    147763
dram[7]:     169874    147893    171197    145305    166579    166139    161349    160916    166573    166130    160136    159573    171084    147704    165872    147915
dram[8]:     170113    147892    171084    145300    166569    166134    161350    160783    166568    166142    160251    159795    171201    165819    165990    147876
dram[9]:     169874    147904    171198    145305    166569    166010    161347    160905    166560    166131    160139    159578    171085    165947    165872    147904
dram[10]:     170112    147900    171082    145303    166569    166134    161348    160786    166558    165989    160252    159796    171202    142685    165991    147905
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6099669 n_nop=5791351 n_act=11167 n_pre=11151 n_req=71500 n_rd=192568 n_write=93432 bw_util=0.09378
n_activity=1029534 dram_eff=0.5556
bk0: 12720a 5983395i bk1: 12700a 5986806i bk2: 12620a 5982124i bk3: 12620a 5986699i bk4: 12116a 5992264i bk5: 12112a 5994278i bk6: 11120a 5997502i bk7: 11116a 6003216i bk8: 11260a 5996976i bk9: 11252a 5998112i bk10: 11276a 5997175i bk11: 11272a 6002149i bk12: 12432a 5986227i bk13: 12412a 5990159i bk14: 12772a 5979110i bk15: 12768a 5982558i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.348939
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6099669 n_nop=5791141 n_act=11222 n_pre=11206 n_req=71525 n_rd=192668 n_write=93432 bw_util=0.09381
n_activity=1034036 dram_eff=0.5534
bk0: 12732a 5983369i bk1: 12720a 5986099i bk2: 12396a 5984259i bk3: 12380a 5989037i bk4: 12336a 5989328i bk5: 12324a 5990874i bk6: 11096a 5999528i bk7: 11092a 6001609i bk8: 11276a 5997648i bk9: 11264a 5999531i bk10: 11308a 5999155i bk11: 11316a 6001328i bk12: 12452a 5985612i bk13: 12424a 5989832i bk14: 12780a 5979018i bk15: 12772a 5982418i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.352841
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6099669 n_nop=5791171 n_act=11153 n_pre=11137 n_req=71552 n_rd=192712 n_write=93496 bw_util=0.09384
n_activity=1031492 dram_eff=0.5549
bk0: 12944a 5979995i bk1: 12928a 5982493i bk2: 12384a 5985390i bk3: 12372a 5989529i bk4: 12344a 5989728i bk5: 12340a 5993458i bk6: 11108a 5998194i bk7: 11092a 6001502i bk8: 11276a 5999707i bk9: 11268a 5999050i bk10: 11320a 5998448i bk11: 11320a 5999452i bk12: 12436a 5985240i bk13: 12416a 5990493i bk14: 12584a 5980794i bk15: 12580a 5983758i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.346994
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6099669 n_nop=5790855 n_act=11357 n_pre=11341 n_req=71529 n_rd=192684 n_write=93432 bw_util=0.09381
n_activity=1030449 dram_eff=0.5553
bk0: 12948a 5978277i bk1: 12924a 5982195i bk2: 12392a 5985329i bk3: 12376a 5985808i bk4: 12360a 5987765i bk5: 12344a 5991748i bk6: 11100a 5998598i bk7: 11096a 5999716i bk8: 11292a 5995832i bk9: 11284a 5997080i bk10: 11280a 5999188i bk11: 11276a 6001323i bk12: 12456a 5984652i bk13: 12432a 5986252i bk14: 12564a 5981720i bk15: 12560a 5985120i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.349811
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6099669 n_nop=5790985 n_act=11260 n_pre=11244 n_req=71545 n_rd=192676 n_write=93504 bw_util=0.09383
n_activity=1033113 dram_eff=0.554
bk0: 12944a 5980421i bk1: 12928a 5981956i bk2: 12392a 5986706i bk3: 12376a 5990162i bk4: 12172a 5989813i bk5: 12172a 5993743i bk6: 11312a 5994899i bk7: 11308a 5999509i bk8: 11272a 5996486i bk9: 11272a 5998697i bk10: 11272a 5997883i bk11: 11268a 6003284i bk12: 12436a 5986092i bk13: 12412a 5988997i bk14: 12576a 5982397i bk15: 12564a 5983586i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.347928
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6099669 n_nop=5790851 n_act=11383 n_pre=11367 n_req=71517 n_rd=192636 n_write=93432 bw_util=0.0938
n_activity=1031714 dram_eff=0.5545
bk0: 12720a 5980169i bk1: 12712a 5984871i bk2: 12564a 5983697i bk3: 12552a 5985499i bk4: 12172a 5990386i bk5: 12164a 5991487i bk6: 11296a 5996527i bk7: 11288a 5999284i bk8: 11284a 5994823i bk9: 11276a 5996791i bk10: 11292a 5999135i bk11: 11288a 6003642i bk12: 12444a 5986178i bk13: 12424a 5988696i bk14: 12580a 5982288i bk15: 12580a 5986723i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.346609
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6099669 n_nop=5791307 n_act=11185 n_pre=11169 n_req=71502 n_rd=192576 n_write=93432 bw_util=0.09378
n_activity=1031178 dram_eff=0.5547
bk0: 12704a 5980455i bk1: 12700a 5986107i bk2: 12576a 5984105i bk3: 12548a 5986938i bk4: 12144a 5989449i bk5: 12124a 5994184i bk6: 11316a 5996549i bk7: 11304a 5999619i bk8: 11280a 5997493i bk9: 11280a 5998922i bk10: 11284a 5998539i bk11: 11284a 6002373i bk12: 12216a 5987065i bk13: 12204a 5993750i bk14: 12808a 5979368i bk15: 12804a 5980460i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.348999
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6099669 n_nop=5790551 n_act=11429 n_pre=11413 n_req=71569 n_rd=192708 n_write=93568 bw_util=0.09387
n_activity=1031954 dram_eff=0.5548
bk0: 12708a 5980493i bk1: 12688a 5986101i bk2: 12576a 5983818i bk3: 12568a 5986235i bk4: 12128a 5992105i bk5: 12132a 5994085i bk6: 11316a 5996397i bk7: 11316a 5998684i bk8: 11128a 5995955i bk9: 11120a 5998414i bk10: 11512a 5994528i bk11: 11508a 5999216i bk12: 12208a 5988568i bk13: 12208a 5990670i bk14: 12792a 5979607i bk15: 12800a 5982815i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.344704
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6099669 n_nop=5791399 n_act=11135 n_pre=11119 n_req=71504 n_rd=192584 n_write=93432 bw_util=0.09378
n_activity=1030016 dram_eff=0.5554
bk0: 12708a 5982907i bk1: 12696a 5987387i bk2: 12596a 5984089i bk3: 12584a 5988449i bk4: 12068a 5992244i bk5: 12044a 5994171i bk6: 11320a 5996107i bk7: 11316a 5997580i bk8: 11120a 5997921i bk9: 11112a 6000908i bk10: 11492a 5995772i bk11: 11492a 5999387i bk12: 12224a 5986824i bk13: 12196a 5991077i bk14: 12812a 5978314i bk15: 12804a 5980623i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.347041
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7fde74eede70 :  mf: uid=10926392, sid21:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (7061511), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6099669 n_nop=5791147 n_act=11262 n_pre=11246 n_req=71504 n_rd=192582 n_write=93432 bw_util=0.09378
n_activity=1030609 dram_eff=0.555
bk0: 12916a 5979207i bk1: 12908a 5984169i bk2: 12588a 5984032i bk3: 12574a 5986594i bk4: 12048a 5995693i bk5: 12044a 5996921i bk6: 11320a 5994582i bk7: 11316a 6000396i bk8: 11128a 5997500i bk9: 11120a 5999670i bk10: 11504a 5994459i bk11: 11492a 5999273i bk12: 12216a 5986934i bk13: 12212a 5993754i bk14: 12600a 5981700i bk15: 12596a 5985319i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.347104
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6099669 n_nop=5790897 n_act=11268 n_pre=11252 n_req=71563 n_rd=192684 n_write=93568 bw_util=0.09386
n_activity=1033192 dram_eff=0.5541
bk0: 12904a 5981578i bk1: 12900a 5983550i bk2: 12588a 5984443i bk3: 12580a 5987389i bk4: 12068a 5992762i bk5: 12048a 5995241i bk6: 11324a 5997978i bk7: 11316a 5999709i bk8: 11128a 5999844i bk9: 11124a 6000703i bk10: 11344a 5997547i bk11: 11352a 6002150i bk12: 12432a 5984285i bk13: 12392a 5988939i bk14: 12596a 5983417i bk15: 12588a 5983662i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.346595

========= L2 cache stats =========
L2_cache_bank[0]: Access = 35977, Miss = 24079, Miss_rate = 0.669, Pending_hits = 339, Reservation_fails = 0
L2_cache_bank[1]: Access = 35932, Miss = 24063, Miss_rate = 0.670, Pending_hits = 1260, Reservation_fails = 0
L2_cache_bank[2]: Access = 35949, Miss = 24094, Miss_rate = 0.670, Pending_hits = 294, Reservation_fails = 0
L2_cache_bank[3]: Access = 35938, Miss = 24073, Miss_rate = 0.670, Pending_hits = 1254, Reservation_fails = 0
L2_cache_bank[4]: Access = 35955, Miss = 24099, Miss_rate = 0.670, Pending_hits = 310, Reservation_fails = 0
L2_cache_bank[5]: Access = 35947, Miss = 24079, Miss_rate = 0.670, Pending_hits = 1252, Reservation_fails = 0
L2_cache_bank[6]: Access = 35913, Miss = 24098, Miss_rate = 0.671, Pending_hits = 313, Reservation_fails = 0
L2_cache_bank[7]: Access = 35912, Miss = 24073, Miss_rate = 0.670, Pending_hits = 1252, Reservation_fails = 0
L2_cache_bank[8]: Access = 35974, Miss = 24094, Miss_rate = 0.670, Pending_hits = 331, Reservation_fails = 0
L2_cache_bank[9]: Access = 35983, Miss = 24075, Miss_rate = 0.669, Pending_hits = 1275, Reservation_fails = 0
L2_cache_bank[10]: Access = 35966, Miss = 24088, Miss_rate = 0.670, Pending_hits = 328, Reservation_fails = 0
L2_cache_bank[11]: Access = 35949, Miss = 24071, Miss_rate = 0.670, Pending_hits = 1291, Reservation_fails = 0
L2_cache_bank[12]: Access = 35932, Miss = 24082, Miss_rate = 0.670, Pending_hits = 300, Reservation_fails = 0
L2_cache_bank[13]: Access = 35949, Miss = 24062, Miss_rate = 0.669, Pending_hits = 1274, Reservation_fails = 0
L2_cache_bank[14]: Access = 36000, Miss = 24092, Miss_rate = 0.669, Pending_hits = 306, Reservation_fails = 0
L2_cache_bank[15]: Access = 36000, Miss = 24085, Miss_rate = 0.669, Pending_hits = 1274, Reservation_fails = 0
L2_cache_bank[16]: Access = 35958, Miss = 24085, Miss_rate = 0.670, Pending_hits = 307, Reservation_fails = 0
L2_cache_bank[17]: Access = 35941, Miss = 24061, Miss_rate = 0.669, Pending_hits = 1252, Reservation_fails = 0
L2_cache_bank[18]: Access = 35940, Miss = 24080, Miss_rate = 0.670, Pending_hits = 305, Reservation_fails = 0
L2_cache_bank[19]: Access = 35957, Miss = 24066, Miss_rate = 0.669, Pending_hits = 1266, Reservation_fails = 0
L2_cache_bank[20]: Access = 36000, Miss = 24096, Miss_rate = 0.669, Pending_hits = 315, Reservation_fails = 0
L2_cache_bank[21]: Access = 36000, Miss = 24075, Miss_rate = 0.669, Pending_hits = 1255, Reservation_fails = 0
L2_total_cache_accesses = 791072
L2_total_cache_misses = 529770
L2_total_cache_miss_rate = 0.6697
L2_total_cache_pending_hits = 17353
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 241359
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17185
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 274984
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2272
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 254768
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 141
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 533528
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 257040
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.029

icnt_total_pkts_mem_to_simt=2541584
icnt_total_pkts_simt_to_mem=1819232
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.61243
	minimum = 6
	maximum = 54
Network latency average = 8.47926
	minimum = 6
	maximum = 49
Slowest packet = 1491758
Flit latency average = 6.96137
	minimum = 6
	maximum = 45
Slowest flit = 4111786
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0239928
	minimum = 0.0189862 (at node 0)
	maximum = 0.0284793 (at node 19)
Accepted packet rate average = 0.0239928
	minimum = 0.0189862 (at node 0)
	maximum = 0.0284793 (at node 19)
Injected flit rate average = 0.0661277
	minimum = 0.0437508 (at node 0)
	maximum = 0.0876564 (at node 42)
Accepted flit rate average= 0.0661277
	minimum = 0.0608797 (at node 0)
	maximum = 0.0913195 (at node 19)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.5979 (17 samples)
	minimum = 6 (17 samples)
	maximum = 50.5294 (17 samples)
Network latency average = 8.43704 (17 samples)
	minimum = 6 (17 samples)
	maximum = 47.2353 (17 samples)
Flit latency average = 6.90813 (17 samples)
	minimum = 6 (17 samples)
	maximum = 43.5882 (17 samples)
Fragmentation average = 0 (17 samples)
	minimum = 0 (17 samples)
	maximum = 0 (17 samples)
Injected packet rate average = 0.0214097 (17 samples)
	minimum = 0.0169422 (17 samples)
	maximum = 0.0254131 (17 samples)
Accepted packet rate average = 0.0214097 (17 samples)
	minimum = 0.0169422 (17 samples)
	maximum = 0.0254131 (17 samples)
Injected flit rate average = 0.0590084 (17 samples)
	minimum = 0.0390404 (17 samples)
	maximum = 0.0782208 (17 samples)
Accepted flit rate average = 0.0590084 (17 samples)
	minimum = 0.0543257 (17 samples)
	maximum = 0.0814881 (17 samples)
Injected packet size average = 2.75615 (17 samples)
Accepted packet size average = 2.75615 (17 samples)
Hops average = 1 (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 14 min, 0 sec (8040 sec)
gpgpu_simulation_rate = 60998 (inst/sec)
gpgpu_simulation_rate = 878 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 18: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 18 
gpu_sim_cycle = 39114
gpu_sim_insn = 28848876
gpu_ipc =     737.5588
gpu_tot_sim_cycle = 7322776
gpu_tot_sim_insn = 519279768
gpu_tot_ipc =      70.9130
gpu_tot_issued_cta = 1152
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 9324
partiton_reqs_in_parallel = 860508
partiton_reqs_in_parallel_total    = 72269164
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       9.9866
partiton_reqs_in_parallel_util = 860508
partiton_reqs_in_parallel_util_total    = 72269164
gpu_sim_cycle_parition_util = 39114
gpu_tot_sim_cycle_parition_util    = 3284962
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 791072
L2_BW  =     112.6920 GB/Sec
L2_BW_total  =      10.8414 GB/Sec
gpu_total_sim_rate=63691

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 10426104
	L1I_total_cache_misses = 2440
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 32256
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0506
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 30624
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 10423664
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2440
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 32256
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 10426104
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
86886, 83513, 83639, 86698, 86903, 83546, 83669, 86668, 24168, 23186, 23291, 16878, 
gpgpu_n_tot_thrd_icount = 599749632
gpgpu_n_tot_w_icount = 18742176
gpgpu_n_stall_shd_mem = 14063
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 564912
gpgpu_n_mem_write_global = 272160
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 13791744
gpgpu_n_store_insn = 8573040
gpgpu_n_shmem_insn = 56795184
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1032192
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 468
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 12151
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:527830	W0_Idle:2730992	W0_Scoreboard:162646043	W1:1088640	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:7347240	W32:10306296
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4519296 {8:564912,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 37013760 {136:272160,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 63764352 {40:136080,136:428832,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2177280 {8:272160,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 417 
maxdqlatency = 0 
maxmflatency = 171210 
averagemflatency = 2182 
max_icnt2mem_latency = 170961 
max_icnt2sh_latency = 7322775 
mrq_lat_table:396387 	62227 	38915 	95501 	109033 	75331 	38887 	16494 	659 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	518554 	300885 	675 	18 	104 	162 	159 	695 	2110 	9971 	3767 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	15 	709512 	29601 	170 	0 	81286 	1 	1 	4 	38 	98 	152 	159 	714 	2101 	9970 	3754 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	473425 	90150 	1363 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	252 	2016 	6004 	82448 	181440 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2317 	197 	14 	1 	3 	3 	7 	28 	131 	453 	134 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    325633    325265    350478    350014    291247    291356    336053    335594    418343    417887    307915    307794    363622    363158    321496    321957 
dram[1]:    325633    325277    350598    350132    291237    291228    336047    335589    418330    417764    307906    307781    363625    363160    321481    321947 
dram[2]:    325625    325266    350479    350016    291246    291354    336050    335587    418338    417880    307915    307794    363629    363051    360542    361005 
dram[3]:    325627    325265    350590    350125    291238    291237    336047    335590    418222    417760    307915    307795    363625    363161    321492    360978 
dram[4]:    325636    325270    350476    350012    291245    291354    336046    335584    418338    417870    308016    308027    363516    363047    321608    360996 
dram[5]:    325625    325263    350597    350133    291246    291451    336046    335589    418211    417756    307798    307679    363635    363172    321483    321944 
dram[6]:    325625    325263    350590    350019    291244    291355    336051    335592    418326    417873    308022    308031    363509    363040    321605    322072 
dram[7]:    325628    325262    350590    350122    291244    291354    336049    335586    418215    417762    307786    307679    363633    363169    321484    321946 
dram[8]:    325627    325262    350601    350133    291247    291465    336056    335596    418339    417881    308012    308016    363513    363051    321601    322056 
dram[9]:    325627    325263    350598    350029    291245    291355    336053    335597    418339    417886    307792    307671    363628    363164    321490    321946 
dram[10]:    325631    325263    350590    350127    291245    291237    336045    335584    418323    417860    307905    307800    363627    363163    321489    321946 
average row accesses per activate:
dram[0]:  6.424204  6.128954  6.176543  6.199504  6.316000  6.365592  6.256151  6.227666  6.376081  6.447522  6.218310  6.071527  6.875706  6.782427  6.289441  6.218673 
dram[1]:  6.502577  6.540856  6.007371  6.047029  6.046134  5.909756  6.755868  6.500000  6.372662  6.470760  6.083907  5.900000  6.620924  6.549125  6.586476  6.312968 
dram[2]:  6.618742  6.456141  6.396597  6.409449  6.203325  6.364830  6.362298  6.130682  6.660151  6.397399  6.216292  5.981081  6.809790  6.663014  6.142151  5.942584 
dram[3]:  6.414179  6.595390  6.058240  5.950061  5.949755  6.011152  6.592366  6.283843  6.174095  6.232068  6.077241  6.126565  6.595399  6.439154  6.396907  6.074664 
dram[4]:  6.601792  6.448060  6.416010  6.254802  5.964912  5.811966  6.298720  6.200280  6.464233  6.445415  6.229137  6.192687  6.526810  6.553908  6.170187  6.024272 
dram[5]:  6.457106  6.324969  6.279950  6.213483  5.913043  5.874074  6.593144  6.362590  5.987838  6.142857  6.192416  6.013643  6.503338  6.344198  6.186800  6.217772 
dram[6]:  6.647757  6.426021  6.479844  6.555995  5.873919  5.767922  6.465693  6.405210  6.505139  6.374101  6.277778  6.359307  6.325798  6.296689  6.336658  6.173755 
dram[7]:  6.323714  6.254658  6.136700  6.052248  6.356091  6.034307  6.660151  6.513235  5.684073  5.733860  6.253112  6.234483  6.792857  6.504788  5.918415  6.011834 
dram[8]:  6.412214  6.384030  6.427835  6.559210  6.043590  5.848447  6.651652  6.532448  6.418879  6.397059  6.414773  6.369534  6.537088  6.404313  6.466921  6.136474 
dram[9]:  6.420199  6.299878  6.140394  6.205480  6.389417  6.244032  6.495601  6.494135  5.885135  5.922449  6.409929  6.211830  6.844604  6.813754  5.991566  5.954491 
dram[10]:  6.432500  6.423221  6.303413  6.261307  5.997456  5.763770  6.869768  6.670181  6.257184  5.956224  6.299291  6.196653  6.614130  6.375328  6.199501  6.009674 
average row locality = 833434/132502 = 6.289973
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3369      3364      3347      3347      3216      3215      2937      2936      2985      2983      2993      2992      3284      3279      3380      3379 
dram[1]:      3372      3369      3288      3284      3274      3271      2931      2930      2989      2986      3001      3003      3289      3282      3382      3380 
dram[2]:      3428      3424      3285      3282      3276      3275      2934      2930      2989      2987      3004      3004      3285      3280      3331      3330 
dram[3]:      3429      3423      3287      3283      3280      3276      2932      2931      2993      2991      2993      2992      3290      3284      3326      3325 
dram[4]:      3428      3424      3287      3283      3230      3230      2988      2987      2988      2988      2991      2990      3285      3279      3329      3326 
dram[5]:      3369      3367      3333      3330      3230      3228      2984      2982      2991      2989      2996      2995      3287      3282      3330      3330 
dram[6]:      3365      3364      3336      3329      3222      3217      2989      2986      2990      2990      2994      2994      3227      3224      3390      3389 
dram[7]:      3366      3361      3336      3334      3218      3219      2989      2989      2950      2948      3054      3053      3225      3225      3386      3388 
dram[8]:      3366      3363      3341      3338      3202      3196      2990      2989      2948      2946      3049      3049      3229      3222      3391      3389 
dram[9]:      3421      3419      3339      3336      3197      3196      2990      2989      2951      2949      3052      3049      3227      3226      3335      3334 
dram[10]:      3418      3417      3339      3337      3202      3197      2991      2989      2951      2950      3010      3012      3284      3274      3334      3332 
total reads: 561274
bank skew: 3429/2930 = 1.17
chip skew: 51044/51006 = 1.00
number of total write accesses:
dram[0]:      1674      1674      1656      1656      1521      1521      1386      1386      1440      1440      1422      1422      1584      1584      1683      1683 
dram[1]:      1674      1674      1602      1602      1575      1575      1386      1386      1440      1440      1422      1422      1584      1584      1683      1683 
dram[2]:      1728      1728      1602      1602      1575      1575      1386      1386      1440      1440      1422      1422      1584      1584      1638      1638 
dram[3]:      1728      1728      1602      1602      1575      1575      1386      1386      1440      1440      1413      1413      1584      1584      1638      1638 
dram[4]:      1728      1728      1602      1602      1530      1530      1440      1440      1440      1440      1413      1413      1584      1584      1638      1638 
dram[5]:      1674      1674      1647      1647      1530      1530      1440      1440      1440      1440      1413      1413      1584      1584      1638      1638 
dram[6]:      1674      1674      1647      1647      1530      1530      1440      1440      1440      1440      1413      1413      1530      1530      1692      1692 
dram[7]:      1674      1674      1647      1647      1530      1530      1440      1440      1404      1404      1467      1467      1530      1530      1692      1692 
dram[8]:      1674      1674      1647      1647      1512      1512      1440      1440      1404      1404      1467      1467      1530      1530      1692      1692 
dram[9]:      1728      1728      1647      1647      1512      1512      1440      1440      1404      1404      1467      1467      1530      1530      1638      1638 
dram[10]:      1728      1728      1647      1647      1512      1512      1440      1440      1404      1404      1431      1431      1584      1584      1638      1638 
total reads: 272160
bank skew: 1728/1386 = 1.25
chip skew: 24768/24732 = 1.00
average mf latency per bank:
dram[0]:       3109      1583      3103      1365      2633      1311      2828      1328      2854      1504      2730      1260      2847      1463      3132      1547
dram[1]:       2927      1489      2939      1417      2735      1311      2990      1361      3044      1566      2738      1240      2939      1504      2979      1516
dram[2]:       3101      1519      2958      1426      2894      1365      2902      1293      2955      1520      2725      1275      2826      1478      2887      1513
dram[3]:       3208      1555      3019      1408      2856      1337      2819      1285      2808      1492      2540      1268      2867      1500      2954      1524
dram[4]:       3188      1583      2854      1350      2762      1388      2781      1278      2999      1525      2580      1305      3108      1539      2988      1571
dram[5]:       2961      1556      2801      1365      2804      1383      2922      1309      3145      1565      2661      1396      3223      1534      2975      1558
dram[6]:       3023      1600      3016      1451      2807      1339      2945      1321      3025      1515      2634      1381      3107      1589      3173      1579
dram[7]:       2949      1581      3085      1448      2670      1309      2852      1310      3004      1550      2748      1345      3029      1560      3334      1614
dram[8]:       2989      1576      2870      1388      2594      1306      2976      1365      3097      1554      2931      1369      3066      1558      3246      1561
dram[9]:       2958      1545      3023      1432      2766      1374      3036      1364      3043      1554      2962      1313      2864      1537      3091      1584
dram[10]:       3028      1512      3241      1453      2748      1344      3041      1360      2817      1519      2739      1254      2742      1469      3149      1614
maximum mf latency per bank:
dram[0]:     169875    147891    171195    145304    166569    165999    161366    160933    166560    166127    152968    137340    171083    142682    165994    147913
dram[1]:     170110    147905    145735    145290    166570    166119    161361    160930    166558    165992    152971    137490    171209    142553    165992    147894
dram[2]:     170112    147911    145732    145300    166569    166011    161357    160934    166560    166127    152969    137469    171203    142676    165995    147894
dram[3]:     170112    147905    145738    145285    166586    166133    161366    160909    166557    165994    152975    152799    171201    142547    165989    147890
dram[4]:     170119    147911    171084    145287    166598    166139    161358    160943    166557    166108    152966    152912    171210    142665    165996    147765
dram[5]:     170110    147904    171196    145284    166583    166154    161350    160904    166560    166008    160139    159602    171210    142549    165876    147890
dram[6]:     170112    147911    171082    145285    166583    166138    161348    160782    166573    166127    160251    159805    171206    147589    165993    147763
dram[7]:     169874    147893    171197    145305    166579    166139    161349    160916    166573    166130    160136    159573    171084    147704    165872    147915
dram[8]:     170113    147892    171084    145300    166569    166134    161350    160783    166568    166142    160251    159795    171201    165819    165990    147876
dram[9]:     169874    147904    171198    145305    166569    166010    161347    160905    166560    166131    160139    159578    171085    165947    165872    147904
dram[10]:     170112    147900    171082    145303    166569    166134    161348    160786    166558    165989    160252    159796    171202    142685    165991    147905
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6172297 n_nop=5845431 n_act=11965 n_pre=11949 n_req=75738 n_rd=204024 n_write=98928 bw_util=0.09817
n_activity=1088544 dram_eff=0.5566
bk0: 13476a 6048522i bk1: 13456a 6052560i bk2: 13388a 6047221i bk3: 13388a 6052244i bk4: 12864a 6057543i bk5: 12860a 6060233i bk6: 11748a 6064072i bk7: 11744a 6069616i bk8: 11940a 6062910i bk9: 11932a 6063975i bk10: 11972a 6063281i bk11: 11968a 6068653i bk12: 13136a 6052571i bk13: 13116a 6056166i bk14: 13520a 6044621i bk15: 13516a 6047923i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.372022
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc01ef080, atomic=0 1 entries : 0x7fde75663a80 :  mf: uid=11569036, sid01:w08, part=1, addr=0xc01ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (7322775), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6172297 n_nop=5845262 n_act=12000 n_pre=11984 n_req=75763 n_rd=204123 n_write=98928 bw_util=0.0982
n_activity=1092507 dram_eff=0.5548
bk0: 13488a 6048700i bk1: 13476a 6051636i bk2: 13152a 6049307i bk3: 13136a 6054527i bk4: 13096a 6054544i bk5: 13083a 6056237i bk6: 11724a 6065788i bk7: 11720a 6068507i bk8: 11956a 6064013i bk9: 11944a 6065868i bk10: 12004a 6065357i bk11: 12012a 6067303i bk12: 13156a 6051375i bk13: 13128a 6055924i bk14: 13528a 6044113i bk15: 13520a 6048144i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.378609
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6172297 n_nop=5845279 n_act=11929 n_pre=11913 n_req=75794 n_rd=204176 n_write=99000 bw_util=0.09824
n_activity=1090065 dram_eff=0.5563
bk0: 13712a 6044643i bk1: 13696a 6047943i bk2: 13140a 6050930i bk3: 13128a 6055356i bk4: 13104a 6054883i bk5: 13100a 6059038i bk6: 11736a 6064911i bk7: 11720a 6068372i bk8: 11956a 6065924i bk9: 11948a 6065560i bk10: 12016a 6064288i bk11: 12016a 6065775i bk12: 13140a 6051321i bk13: 13120a 6056772i bk14: 13324a 6045886i bk15: 13320a 6048762i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.3716
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6172297 n_nop=5844967 n_act=12139 n_pre=12123 n_req=75767 n_rd=204140 n_write=98928 bw_util=0.0982
n_activity=1088933 dram_eff=0.5566
bk0: 13716a 6043621i bk1: 13692a 6047696i bk2: 13148a 6050520i bk3: 13132a 6051107i bk4: 13120a 6053138i bk5: 13104a 6057175i bk6: 11728a 6065047i bk7: 11724a 6066372i bk8: 11972a 6061946i bk9: 11964a 6063636i bk10: 11972a 6065292i bk11: 11968a 6067833i bk12: 13160a 6050492i bk13: 13136a 6052053i bk14: 13304a 6046962i bk15: 13300a 6050915i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.374942
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6172297 n_nop=5845053 n_act=12064 n_pre=12048 n_req=75783 n_rd=204132 n_write=99000 bw_util=0.09822
n_activity=1091441 dram_eff=0.5555
bk0: 13712a 6045337i bk1: 13696a 6047248i bk2: 13148a 6051837i bk3: 13132a 6055713i bk4: 12920a 6055026i bk5: 12920a 6059501i bk6: 11952a 6060995i bk7: 11948a 6066128i bk8: 11952a 6062559i bk9: 11952a 6064923i bk10: 11964a 6064366i bk11: 11960a 6069729i bk12: 13140a 6052055i bk13: 13116a 6055193i bk14: 13316a 6047785i bk15: 13304a 6048795i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.371958
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6172297 n_nop=5844939 n_act=12177 n_pre=12161 n_req=75755 n_rd=204092 n_write=98928 bw_util=0.09819
n_activity=1090297 dram_eff=0.5558
bk0: 13476a 6045260i bk1: 13468a 6050116i bk2: 13332a 6049044i bk3: 13320a 6050989i bk4: 12920a 6055408i bk5: 12912a 6056933i bk6: 11936a 6062898i bk7: 11928a 6065687i bk8: 11964a 6061146i bk9: 11956a 6063456i bk10: 11984a 6065380i bk11: 11980a 6070051i bk12: 13148a 6051747i bk13: 13128a 6054608i bk14: 13320a 6047534i bk15: 13320a 6052272i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.369469
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6172297 n_nop=5845399 n_act=11981 n_pre=11965 n_req=75738 n_rd=204024 n_write=98928 bw_util=0.09817
n_activity=1089688 dram_eff=0.556
bk0: 13460a 6045450i bk1: 13456a 6051743i bk2: 13344a 6049217i bk3: 13316a 6052395i bk4: 12888a 6054362i bk5: 12868a 6059771i bk6: 11956a 6062557i bk7: 11944a 6066166i bk8: 11960a 6063742i bk9: 11960a 6065131i bk10: 11976a 6064558i bk11: 11976a 6068656i bk12: 12908a 6053278i bk13: 12896a 6059990i bk14: 13560a 6044292i bk15: 13556a 6045598i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.374294
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6172297 n_nop=5844631 n_act=12223 n_pre=12207 n_req=75809 n_rd=204164 n_write=99072 bw_util=0.09826
n_activity=1090392 dram_eff=0.5562
bk0: 13464a 6045620i bk1: 13444a 6051800i bk2: 13344a 6048779i bk3: 13336a 6051285i bk4: 12872a 6057462i bk5: 12876a 6059343i bk6: 11956a 6063010i bk7: 11956a 6065209i bk8: 11800a 6061813i bk9: 11792a 6064652i bk10: 12216a 6060550i bk11: 12212a 6065706i bk12: 12900a 6054470i bk13: 12900a 6057079i bk14: 13544a 6044709i bk15: 13552a 6048506i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.36765
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6172297 n_nop=5845563 n_act=11895 n_pre=11879 n_req=75740 n_rd=204032 n_write=98928 bw_util=0.09817
n_activity=1088811 dram_eff=0.5565
bk0: 13464a 6047968i bk1: 13452a 6052921i bk2: 13364a 6049349i bk3: 13352a 6054315i bk4: 12808a 6057894i bk5: 12784a 6060183i bk6: 11960a 6062109i bk7: 11956a 6064173i bk8: 11792a 6064271i bk9: 11784a 6067533i bk10: 12196a 6061732i bk11: 12196a 6065509i bk12: 12916a 6052857i bk13: 12888a 6057435i bk14: 13564a 6043540i bk15: 13556a 6045873i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.371687
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6172297 n_nop=5845237 n_act=12054 n_pre=12038 n_req=75742 n_rd=204040 n_write=98928 bw_util=0.09817
n_activity=1089340 dram_eff=0.5562
bk0: 13684a 6044236i bk1: 13676a 6049511i bk2: 13356a 6049006i bk3: 13344a 6052064i bk4: 12788a 6060910i bk5: 12784a 6062654i bk6: 11960a 6061063i bk7: 11956a 6066876i bk8: 11804a 6063544i bk9: 11796a 6065932i bk10: 12208a 6060590i bk11: 12196a 6065843i bk12: 12908a 6052956i bk13: 12904a 6060351i bk14: 13340a 6046915i bk15: 13336a 6050429i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.370485
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6172297 n_nop=5844941 n_act=12076 n_pre=12060 n_req=75805 n_rd=204148 n_write=99072 bw_util=0.09825
n_activity=1091924 dram_eff=0.5554
bk0: 13672a 6046672i bk1: 13668a 6049150i bk2: 13356a 6050020i bk3: 13348a 6052880i bk4: 12808a 6058233i bk5: 12788a 6060819i bk6: 11964a 6063920i bk7: 11956a 6066356i bk8: 11804a 6066346i bk9: 11800a 6067159i bk10: 12040a 6063673i bk11: 12048a 6068127i bk12: 13136a 6050317i bk13: 13096a 6054725i bk14: 13336a 6048835i bk15: 13328a 6049123i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.371426

========= L2 cache stats =========
L2_cache_bank[0]: Access = 38090, Miss = 25511, Miss_rate = 0.670, Pending_hits = 345, Reservation_fails = 0
L2_cache_bank[1]: Access = 38044, Miss = 25495, Miss_rate = 0.670, Pending_hits = 1268, Reservation_fails = 0
L2_cache_bank[2]: Access = 38062, Miss = 25526, Miss_rate = 0.671, Pending_hits = 298, Reservation_fails = 0
L2_cache_bank[3]: Access = 38052, Miss = 25505, Miss_rate = 0.670, Pending_hits = 1262, Reservation_fails = 0
L2_cache_bank[4]: Access = 38070, Miss = 25532, Miss_rate = 0.671, Pending_hits = 318, Reservation_fails = 0
L2_cache_bank[5]: Access = 38061, Miss = 25512, Miss_rate = 0.670, Pending_hits = 1261, Reservation_fails = 0
L2_cache_bank[6]: Access = 38025, Miss = 25530, Miss_rate = 0.671, Pending_hits = 318, Reservation_fails = 0
L2_cache_bank[7]: Access = 38025, Miss = 25505, Miss_rate = 0.671, Pending_hits = 1260, Reservation_fails = 0
L2_cache_bank[8]: Access = 38089, Miss = 25526, Miss_rate = 0.670, Pending_hits = 337, Reservation_fails = 0
L2_cache_bank[9]: Access = 38098, Miss = 25507, Miss_rate = 0.670, Pending_hits = 1284, Reservation_fails = 0
L2_cache_bank[10]: Access = 38080, Miss = 25520, Miss_rate = 0.670, Pending_hits = 334, Reservation_fails = 0
L2_cache_bank[11]: Access = 38062, Miss = 25503, Miss_rate = 0.670, Pending_hits = 1298, Reservation_fails = 0
L2_cache_bank[12]: Access = 38044, Miss = 25513, Miss_rate = 0.671, Pending_hits = 304, Reservation_fails = 0
L2_cache_bank[13]: Access = 38062, Miss = 25493, Miss_rate = 0.670, Pending_hits = 1283, Reservation_fails = 0
L2_cache_bank[14]: Access = 38116, Miss = 25524, Miss_rate = 0.670, Pending_hits = 312, Reservation_fails = 0
L2_cache_bank[15]: Access = 38116, Miss = 25517, Miss_rate = 0.669, Pending_hits = 1281, Reservation_fails = 0
L2_cache_bank[16]: Access = 38071, Miss = 25516, Miss_rate = 0.670, Pending_hits = 314, Reservation_fails = 0
L2_cache_bank[17]: Access = 38053, Miss = 25492, Miss_rate = 0.670, Pending_hits = 1260, Reservation_fails = 0
L2_cache_bank[18]: Access = 38053, Miss = 25512, Miss_rate = 0.670, Pending_hits = 309, Reservation_fails = 0
L2_cache_bank[19]: Access = 38071, Miss = 25498, Miss_rate = 0.670, Pending_hits = 1272, Reservation_fails = 0
L2_cache_bank[20]: Access = 38116, Miss = 25529, Miss_rate = 0.670, Pending_hits = 321, Reservation_fails = 0
L2_cache_bank[21]: Access = 38116, Miss = 25508, Miss_rate = 0.669, Pending_hits = 1263, Reservation_fails = 0
L2_total_cache_accesses = 837576
L2_total_cache_misses = 561274
L2_total_cache_miss_rate = 0.6701
L2_total_cache_pending_hits = 17502
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 256210
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17334
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 291368
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2272
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 269888
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 141
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 564912
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 272160
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.031

icnt_total_pkts_mem_to_simt=2690944
icnt_total_pkts_simt_to_mem=1926216
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.52774
	minimum = 6
	maximum = 38
Network latency average = 8.4034
	minimum = 6
	maximum = 38
Slowest packet = 1582924
Flit latency average = 6.8665
	minimum = 6
	maximum = 34
Slowest flit = 4505029
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0237793
	minimum = 0.0188173 (at node 5)
	maximum = 0.0282259 (at node 0)
Accepted packet rate average = 0.0237793
	minimum = 0.0188173 (at node 5)
	maximum = 0.0282259 (at node 0)
Injected flit rate average = 0.0655393
	minimum = 0.0433615 (at node 5)
	maximum = 0.0868765 (at node 42)
Accepted flit rate average= 0.0655393
	minimum = 0.060338 (at node 5)
	maximum = 0.090507 (at node 0)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.594 (18 samples)
	minimum = 6 (18 samples)
	maximum = 49.8333 (18 samples)
Network latency average = 8.43517 (18 samples)
	minimum = 6 (18 samples)
	maximum = 46.7222 (18 samples)
Flit latency average = 6.90582 (18 samples)
	minimum = 6 (18 samples)
	maximum = 43.0556 (18 samples)
Fragmentation average = 0 (18 samples)
	minimum = 0 (18 samples)
	maximum = 0 (18 samples)
Injected packet rate average = 0.0215413 (18 samples)
	minimum = 0.0170463 (18 samples)
	maximum = 0.0255694 (18 samples)
Accepted packet rate average = 0.0215413 (18 samples)
	minimum = 0.0170463 (18 samples)
	maximum = 0.0255694 (18 samples)
Injected flit rate average = 0.0593712 (18 samples)
	minimum = 0.0392804 (18 samples)
	maximum = 0.0787017 (18 samples)
Accepted flit rate average = 0.0593712 (18 samples)
	minimum = 0.0546598 (18 samples)
	maximum = 0.0819892 (18 samples)
Injected packet size average = 2.75615 (18 samples)
Accepted packet size average = 2.75615 (18 samples)
Hops average = 1 (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 15 min, 53 sec (8153 sec)
gpgpu_simulation_rate = 63691 (inst/sec)
gpgpu_simulation_rate = 898 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 19: size 0

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 19 
gpu_sim_cycle = 38855
gpu_sim_insn = 28848876
gpu_ipc =     742.4753
gpu_tot_sim_cycle = 7583781
gpu_tot_sim_insn = 548128644
gpu_tot_ipc =      72.2764
gpu_tot_issued_cta = 1216
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 9835
partiton_reqs_in_parallel = 854810
partiton_reqs_in_parallel_total    = 73129672
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       9.7556
partiton_reqs_in_parallel_util = 854810
partiton_reqs_in_parallel_util_total    = 73129672
gpu_sim_cycle_parition_util = 38855
gpu_tot_sim_cycle_parition_util    = 3324076
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 837576
L2_BW  =     113.4432 GB/Sec
L2_BW_total  =      11.0495 GB/Sec
gpu_total_sim_rate=66319

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 11005332
	L1I_total_cache_misses = 2440
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 34048
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0479
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 32416
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 11002892
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2440
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 34048
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 11005332
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
91713, 88154, 88286, 91518, 91730, 88187, 88316, 91490, 24168, 23186, 23291, 16878, 
gpgpu_n_tot_thrd_icount = 633069056
gpgpu_n_tot_w_icount = 19783408
gpgpu_n_stall_shd_mem = 14114
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 596296
gpgpu_n_mem_write_global = 287280
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 14557952
gpgpu_n_store_insn = 9049320
gpgpu_n_shmem_insn = 59950472
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1089536
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 519
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 12151
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:558246	W0_Idle:2745934	W0_Scoreboard:163771390	W1:1149120	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:7755420	W32:10878868
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4770368 {8:596296,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 39070080 {136:287280,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 67306816 {40:143640,136:452656,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2298240 {8:287280,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 417 
maxdqlatency = 0 
maxmflatency = 171210 
averagemflatency = 2079 
max_icnt2mem_latency = 170961 
max_icnt2sh_latency = 7583780 
mrq_lat_table:417593 	66127 	41478 	100006 	114546 	80006 	41743 	17805 	754 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	551128 	314781 	709 	18 	104 	162 	159 	695 	2110 	9971 	3767 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	17 	753754 	31823 	208 	0 	81286 	1 	1 	4 	38 	98 	152 	159 	714 	2101 	9970 	3754 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	499622 	95255 	1445 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	252 	2016 	6004 	82448 	196560 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2392 	199 	14 	1 	3 	3 	7 	28 	131 	453 	134 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    325633    325265    350478    350014    291247    291356    336053    335594    418343    417887    307915    307794    363622    363158    321496    321957 
dram[1]:    325633    325277    350598    350132    291237    291228    336047    335589    418330    417764    307906    307781    363625    363160    321481    321947 
dram[2]:    325625    325266    350479    350016    291246    291354    336050    335587    418338    417880    307915    307794    363629    363051    360542    361005 
dram[3]:    325627    325265    350590    350125    291238    291237    336047    335590    418222    417760    307915    307795    363625    363161    321492    360978 
dram[4]:    325636    325270    350476    350012    291245    291354    336046    335584    418338    417870    308016    308027    363516    363047    321608    360996 
dram[5]:    325625    325263    350597    350133    291246    291451    336046    335589    418211    417756    307798    307679    363635    363172    321483    321944 
dram[6]:    325625    325263    350590    350019    291244    291355    336051    335592    418326    417873    308022    308031    363509    363040    321605    322072 
dram[7]:    325628    325262    350590    350122    291244    291354    336049    335586    418215    417762    307786    307679    363633    363169    321484    321946 
dram[8]:    325627    325262    350601    350133    291247    291465    336056    335596    418339    417881    308012    308016    363513    363051    321601    322056 
dram[9]:    325627    325263    350598    350029    291245    291355    336053    335597    418339    417886    307792    307671    363628    363164    321490    321946 
dram[10]:    325631    325263    350590    350127    291245    291237    336045    335584    418323    417860    307905    307800    363627    363163    321489    321946 
average row accesses per activate:
dram[0]:  6.681305  6.378897  6.401699  6.425091  6.553219  6.603973  6.514245  6.485106  6.625532  6.698709  6.450139  6.300406  7.161111  7.065844  6.517662  6.445783 
dram[1]:  6.761421  6.800766  6.227053  6.267640  6.279213  6.139591  7.026154  6.764444  6.621813  6.722302  6.313938  6.125984  6.881333  6.808455  6.819108  6.541565 
dram[2]:  6.882427  6.716049  6.623394  6.636598  6.440101  6.605433  6.623188  6.386014  6.915680  6.647226  6.448895  6.208776  7.093535  6.943396  6.364849  6.161972 
dram[3]:  6.672794  6.858764  6.278928  6.168862  6.180169  6.243276  6.858859  6.542980  6.383356  6.442149  6.308005  6.358413  6.873502  6.713542  6.623737  6.296519 
dram[4]:  6.865069  6.707768  6.643041  6.479245  6.195303  6.038554  6.560224  6.459311  6.696275  6.677143  6.463143  6.426003  6.803430  6.831565  6.409035  6.245238 
dram[5]:  6.715006  6.579728  6.505576  6.422276  6.142157  6.102314  6.862170  6.626062  6.194702  6.351902  6.425415  6.242953  6.779238  6.616175  6.410256  6.441718 
dram[6]:  6.910389  6.683417  6.708812  6.786546  6.102439  5.994005  6.731322  6.669516  6.737752  6.604520  6.512605  6.595745  6.578329  6.548765  6.580883  6.399285 
dram[7]:  6.578492  6.507956  6.359564  6.273596  6.596306  6.266917  6.930473  6.780029  5.884763  5.935400  6.489796  6.470828  7.074438  6.779273  6.139588  6.234611 
dram[8]:  6.669173  6.640450  6.655696  6.789406  6.275600  6.075980  6.921713  6.799710  6.648336  6.626263  6.655028  6.608877  6.793800  6.658730  6.713750  6.361374 
dram[9]:  6.679361  6.556092  6.363196  6.429621  6.629679  6.481046  6.761905  6.760462  6.087417  6.125333  6.649930  6.447903  7.127298  7.095775  6.196934  6.173913 
dram[10]:  6.692118  6.682657  6.545455  6.486420  6.228356  5.989130  7.144817  6.940741  6.482369  6.176075  6.535565  6.430727  6.874667  6.631444  6.422983  6.230131 
average row locality = 880058/134740 = 6.531528
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3558      3553      3531      3531      3389      3388      3110      3109      3151      3149      3155      3154      3476      3471      3572      3571 
dram[1]:      3561      3558      3469      3465      3450      3447      3104      3103      3155      3152      3164      3166      3481      3474      3574      3572 
dram[2]:      3620      3616      3466      3463      3452      3451      3107      3103      3155      3153      3167      3167      3477      3472      3520      3519 
dram[3]:      3621      3615      3468      3464      3456      3452      3105      3104      3159      3157      3156      3155      3482      3476      3515      3514 
dram[4]:      3620      3616      3468      3464      3404      3404      3164      3163      3154      3154      3154      3153      3477      3471      3518      3515 
dram[5]:      3558      3556      3516      3513      3404      3402      3160      3158      3157      3155      3159      3158      3479      3474      3519      3519 
dram[6]:      3554      3553      3519      3512      3396      3391      3165      3162      3156      3156      3157      3157      3416      3413      3582      3581 
dram[7]:      3555      3550      3519      3517      3392      3393      3165      3165      3114      3112      3220      3219      3414      3414      3578      3580 
dram[8]:      3555      3552      3524      3521      3375      3369      3166      3165      3112      3110      3215      3215      3418      3411      3583      3581 
dram[9]:      3613      3611      3522      3519      3370      3369      3166      3165      3114      3112      3218      3215      3416      3415      3524      3523 
dram[10]:      3610      3609      3522      3520      3375      3370      3167      3165      3114      3113      3174      3176      3476      3466      3523      3521 
total reads: 592778
bank skew: 3621/3103 = 1.17
chip skew: 53908/53868 = 1.00
number of total write accesses:
dram[0]:      1767      1767      1744      1744      1598      1598      1463      1463      1520      1520      1502      1502      1680      1680      1779      1779 
dram[1]:      1767      1767      1687      1687      1655      1655      1463      1463      1520      1520      1502      1502      1680      1680      1779      1779 
dram[2]:      1824      1824      1687      1687      1655      1655      1463      1463      1520      1520      1502      1502      1680      1680      1731      1731 
dram[3]:      1824      1824      1687      1687      1655      1655      1463      1463      1520      1520      1493      1493      1680      1680      1731      1731 
dram[4]:      1824      1824      1687      1687      1608      1608      1520      1520      1520      1520      1493      1493      1680      1680      1731      1731 
dram[5]:      1767      1767      1734      1734      1608      1608      1520      1520      1520      1520      1493      1493      1680      1680      1731      1731 
dram[6]:      1767      1767      1734      1734      1608      1608      1520      1520      1520      1520      1493      1493      1623      1623      1788      1788 
dram[7]:      1767      1767      1734      1734      1608      1608      1520      1520      1482      1482      1550      1550      1623      1623      1788      1788 
dram[8]:      1767      1767      1734      1734      1589      1589      1520      1520      1482      1482      1550      1550      1623      1623      1788      1788 
dram[9]:      1824      1824      1734      1734      1589      1589      1520      1520      1482      1482      1550      1550      1623      1623      1731      1731 
dram[10]:      1824      1824      1734      1734      1589      1589      1520      1520      1482      1482      1512      1512      1680      1680      1731      1731 
total reads: 287280
bank skew: 1824/1463 = 1.25
chip skew: 26144/26106 = 1.00
average mf latency per bank:
dram[0]:       2956      1511      2954      1306      2512      1257      2685      1267      2715      1436      2600      1206      2700      1393      2976      1476
dram[1]:       2784      1421      2799      1356      2609      1256      2839      1298      2895      1495      2606      1186      2787      1432      2831      1446
dram[2]:       2949      1450      2817      1364      2761      1308      2756      1234      2811      1452      2595      1220      2680      1407      2744      1444
dram[3]:       3050      1484      2875      1347      2724      1281      2677      1227      2672      1425      2418      1213      2720      1428      2807      1454
dram[4]:       3031      1511      2719      1292      2634      1330      2641      1220      2852      1456      2456      1248      2947      1465      2839      1498
dram[5]:       2816      1485      2668      1306      2675      1325      2775      1250      2991      1494      2533      1335      3055      1461      2827      1486
dram[6]:       2874      1527      2872      1388      2677      1282      2796      1261      2877      1447      2507      1320      2946      1512      3015      1506
dram[7]:       2804      1509      2938      1385      2547      1255      2708      1250      2858      1479      2615      1286      2871      1485      3167      1539
dram[8]:       2842      1504      2735      1328      2475      1251      2826      1302      2946      1483      2789      1308      2907      1483      3084      1489
dram[9]:       2813      1474      2880      1370      2638      1317      2883      1302      2895      1484      2819      1255      2716      1463      2937      1510
dram[10]:       2880      1444      3086      1390      2621      1287      2886      1298      2681      1451      2607      1200      2601      1398      2992      1539
maximum mf latency per bank:
dram[0]:     169875    147891    171195    145304    166569    165999    161366    160933    166560    166127    152968    137340    171083    142682    165994    147913
dram[1]:     170110    147905    145735    145290    166570    166119    161361    160930    166558    165992    152971    137490    171209    142553    165992    147894
dram[2]:     170112    147911    145732    145300    166569    166011    161357    160934    166560    166127    152969    137469    171203    142676    165995    147894
dram[3]:     170112    147905    145738    145285    166586    166133    161366    160909    166557    165994    152975    152799    171201    142547    165989    147890
dram[4]:     170119    147911    171084    145287    166598    166139    161358    160943    166557    166108    152966    152912    171210    142665    165996    147765
dram[5]:     170110    147904    171196    145284    166583    166154    161350    160904    166560    166008    160139    159602    171210    142549    165876    147890
dram[6]:     170112    147911    171082    145285    166583    166138    161348    160782    166573    166127    160251    159805    171206    147589    165993    147763
dram[7]:     169874    147893    171197    145305    166579    166139    161349    160916    166573    166130    160136    159573    171084    147704    165872    147915
dram[8]:     170113    147892    171084    145300    166569    166134    161350    160783    166568    166142    160251    159795    171201    165819    165990    147876
dram[9]:     169874    147904    171198    145305    166569    166010    161347    160905    166560    166131    160139    159578    171085    165947    165872    147904
dram[10]:     170112    147900    171082    145303    166569    166134    161348    160786    166558    165989    160252    159796    171202    142685    165991    147905
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6244444 n_nop=5900238 n_act=12163 n_pre=12147 n_req=79974 n_rd=215472 n_write=104424 bw_util=0.1025
n_activity=1144183 dram_eff=0.5592
bk0: 14232a 6113997i bk1: 14212a 6118666i bk2: 14124a 6113329i bk3: 14124a 6118103i bk4: 13556a 6123907i bk5: 13552a 6126603i bk6: 12440a 6130408i bk7: 12436a 6136210i bk8: 12604a 6129842i bk9: 12596a 6130330i bk10: 12620a 6129668i bk11: 12616a 6135545i bk12: 13904a 6117855i bk13: 13884a 6121660i bk14: 14288a 6109443i bk15: 14284a 6113037i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.392304
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc03ee880, atomic=0 1 entries : 0x7fde75efe380 :  mf: uid=12211680, sid07:w08, part=1, addr=0xc03ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (7583780), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6244444 n_nop=5900053 n_act=12202 n_pre=12186 n_req=80001 n_rd=215579 n_write=104424 bw_util=0.1025
n_activity=1148152 dram_eff=0.5574
bk0: 14244a 6114050i bk1: 14232a 6117418i bk2: 13876a 6115227i bk3: 13859a 6120833i bk4: 13800a 6121179i bk5: 13788a 6122672i bk6: 12416a 6132026i bk7: 12412a 6135183i bk8: 12620a 6130568i bk9: 12608a 6132437i bk10: 12656a 6131782i bk11: 12664a 6134388i bk12: 13924a 6116857i bk13: 13896a 6121349i bk14: 14296a 6109399i bk15: 14288a 6113111i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.399061
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6244444 n_nop=5900078 n_act=12127 n_pre=12111 n_req=80032 n_rd=215632 n_write=104496 bw_util=0.1025
n_activity=1145572 dram_eff=0.5589
bk0: 14480a 6109991i bk1: 14464a 6113961i bk2: 13864a 6116684i bk3: 13852a 6121493i bk4: 13808a 6121240i bk5: 13804a 6125682i bk6: 12428a 6130982i bk7: 12412a 6135288i bk8: 12620a 6132118i bk9: 12612a 6132030i bk10: 12668a 6130788i bk11: 12668a 6132383i bk12: 13908a 6116740i bk13: 13888a 6122597i bk14: 14080a 6110911i bk15: 14076a 6114059i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.391705
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6244444 n_nop=5899750 n_act=12345 n_pre=12329 n_req=80005 n_rd=215596 n_write=104424 bw_util=0.1025
n_activity=1144925 dram_eff=0.559
bk0: 14484a 6108999i bk1: 14460a 6113374i bk2: 13872a 6116506i bk3: 13856a 6117538i bk4: 13824a 6119405i bk5: 13808a 6123853i bk6: 12420a 6131486i bk7: 12416a 6132945i bk8: 12636a 6128204i bk9: 12628a 6130245i bk10: 12624a 6132077i bk11: 12620a 6134468i bk12: 13928a 6115873i bk13: 13904a 6117451i bk14: 14060a 6111986i bk15: 14056a 6116577i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.394855
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6244444 n_nop=5899832 n_act=12264 n_pre=12248 n_req=80025 n_rd=215596 n_write=104504 bw_util=0.1025
n_activity=1147093 dram_eff=0.5581
bk0: 14480a 6110938i bk1: 14464a 6113165i bk2: 13872a 6117591i bk3: 13856a 6121975i bk4: 13616a 6121760i bk5: 13616a 6125990i bk6: 12656a 6126998i bk7: 12652a 6132673i bk8: 12616a 6128983i bk9: 12616a 6131841i bk10: 12616a 6130726i bk11: 12612a 6136541i bk12: 13908a 6117440i bk13: 13884a 6121106i bk14: 14072a 6113103i bk15: 14060a 6114468i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.391121
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6244444 n_nop=5899718 n_act=12385 n_pre=12369 n_req=79993 n_rd=215548 n_write=104424 bw_util=0.1025
n_activity=1146331 dram_eff=0.5583
bk0: 14232a 6110846i bk1: 14224a 6115835i bk2: 14064a 6115341i bk3: 14052a 6116946i bk4: 13616a 6121692i bk5: 13608a 6123331i bk6: 12640a 6129152i bk7: 12632a 6132268i bk8: 12628a 6127629i bk9: 12620a 6129995i bk10: 12636a 6131736i bk11: 12632a 6136924i bk12: 13916a 6117193i bk13: 13896a 6120443i bk14: 14076a 6112790i bk15: 14076a 6117934i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.389865
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6244444 n_nop=5900186 n_act=12185 n_pre=12169 n_req=79976 n_rd=215480 n_write=104424 bw_util=0.1025
n_activity=1145626 dram_eff=0.5585
bk0: 14216a 6111093i bk1: 14212a 6117686i bk2: 14076a 6115123i bk3: 14048a 6118294i bk4: 13584a 6120788i bk5: 13564a 6126466i bk6: 12660a 6128603i bk7: 12648a 6132757i bk8: 12624a 6130270i bk9: 12624a 6131430i bk10: 12628a 6130865i bk11: 12628a 6135335i bk12: 13664a 6118520i bk13: 13652a 6125833i bk14: 14328a 6109692i bk15: 14324a 6110699i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.39463
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6244444 n_nop=5899398 n_act=12429 n_pre=12413 n_req=80051 n_rd=215628 n_write=104576 bw_util=0.1026
n_activity=1146234 dram_eff=0.5587
bk0: 14220a 6111054i bk1: 14200a 6117778i bk2: 14076a 6115025i bk3: 14068a 6117281i bk4: 13568a 6123913i bk5: 13572a 6125873i bk6: 12660a 6129533i bk7: 12660a 6131971i bk8: 12456a 6127995i bk9: 12448a 6131053i bk10: 12880a 6126956i bk11: 12876a 6132310i bk12: 13656a 6120256i bk13: 13656a 6122813i bk14: 14312a 6110205i bk15: 14320a 6114288i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.387205
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6244444 n_nop=5900350 n_act=12099 n_pre=12083 n_req=79978 n_rd=215488 n_write=104424 bw_util=0.1025
n_activity=1144906 dram_eff=0.5588
bk0: 14220a 6113501i bk1: 14208a 6119119i bk2: 14096a 6115095i bk3: 14084a 6120109i bk4: 13500a 6124201i bk5: 13476a 6126871i bk6: 12664a 6128324i bk7: 12660a 6130855i bk8: 12448a 6130579i bk9: 12440a 6134122i bk10: 12860a 6127815i bk11: 12860a 6132199i bk12: 13672a 6118487i bk13: 13644a 6123344i bk14: 14332a 6108839i bk15: 14324a 6111033i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.393058
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6244444 n_nop=5900024 n_act=12262 n_pre=12246 n_req=79978 n_rd=215488 n_write=104424 bw_util=0.1025
n_activity=1145165 dram_eff=0.5587
bk0: 14452a 6109739i bk1: 14444a 6115573i bk2: 14088a 6115179i bk3: 14076a 6117920i bk4: 13480a 6127402i bk5: 13476a 6129052i bk6: 12664a 6127178i bk7: 12660a 6133373i bk8: 12456a 6130090i bk9: 12448a 6132295i bk10: 12872a 6126921i bk11: 12860a 6132043i bk12: 13664a 6118535i bk13: 13660a 6126371i bk14: 14096a 6112082i bk15: 14092a 6116089i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.39062
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6244444 n_nop=5899720 n_act=12280 n_pre=12264 n_req=80045 n_rd=215604 n_write=104576 bw_util=0.1025
n_activity=1147919 dram_eff=0.5578
bk0: 14440a 6112156i bk1: 14436a 6115015i bk2: 14088a 6116113i bk3: 14080a 6119150i bk4: 13500a 6124747i bk5: 13480a 6127330i bk6: 12668a 6130354i bk7: 12660a 6132382i bk8: 12456a 6132719i bk9: 12452a 6133958i bk10: 12696a 6130061i bk11: 12704a 6134705i bk12: 13904a 6115725i bk13: 13864a 6120398i bk14: 14092a 6114713i bk15: 14084a 6114458i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.391403

========= L2 cache stats =========
L2_cache_bank[0]: Access = 40203, Miss = 26942, Miss_rate = 0.670, Pending_hits = 347, Reservation_fails = 0
L2_cache_bank[1]: Access = 40156, Miss = 26926, Miss_rate = 0.671, Pending_hits = 1270, Reservation_fails = 0
L2_cache_bank[2]: Access = 40175, Miss = 26958, Miss_rate = 0.671, Pending_hits = 301, Reservation_fails = 0
L2_cache_bank[3]: Access = 40166, Miss = 26937, Miss_rate = 0.671, Pending_hits = 1266, Reservation_fails = 0
L2_cache_bank[4]: Access = 40185, Miss = 26964, Miss_rate = 0.671, Pending_hits = 321, Reservation_fails = 0
L2_cache_bank[5]: Access = 40176, Miss = 26944, Miss_rate = 0.671, Pending_hits = 1264, Reservation_fails = 0
L2_cache_bank[6]: Access = 40138, Miss = 26962, Miss_rate = 0.672, Pending_hits = 320, Reservation_fails = 0
L2_cache_bank[7]: Access = 40137, Miss = 26937, Miss_rate = 0.671, Pending_hits = 1264, Reservation_fails = 0
L2_cache_bank[8]: Access = 40203, Miss = 26959, Miss_rate = 0.671, Pending_hits = 340, Reservation_fails = 0
L2_cache_bank[9]: Access = 40213, Miss = 26940, Miss_rate = 0.670, Pending_hits = 1287, Reservation_fails = 0
L2_cache_bank[10]: Access = 40194, Miss = 26952, Miss_rate = 0.671, Pending_hits = 337, Reservation_fails = 0
L2_cache_bank[11]: Access = 40175, Miss = 26935, Miss_rate = 0.670, Pending_hits = 1301, Reservation_fails = 0
L2_cache_bank[12]: Access = 40156, Miss = 26945, Miss_rate = 0.671, Pending_hits = 307, Reservation_fails = 0
L2_cache_bank[13]: Access = 40175, Miss = 26925, Miss_rate = 0.670, Pending_hits = 1288, Reservation_fails = 0
L2_cache_bank[14]: Access = 40232, Miss = 26957, Miss_rate = 0.670, Pending_hits = 314, Reservation_fails = 0
L2_cache_bank[15]: Access = 40232, Miss = 26950, Miss_rate = 0.670, Pending_hits = 1284, Reservation_fails = 0
L2_cache_bank[16]: Access = 40185, Miss = 26948, Miss_rate = 0.671, Pending_hits = 316, Reservation_fails = 0
L2_cache_bank[17]: Access = 40166, Miss = 26924, Miss_rate = 0.670, Pending_hits = 1262, Reservation_fails = 0
L2_cache_bank[18]: Access = 40165, Miss = 26943, Miss_rate = 0.671, Pending_hits = 312, Reservation_fails = 0
L2_cache_bank[19]: Access = 40184, Miss = 26929, Miss_rate = 0.670, Pending_hits = 1276, Reservation_fails = 0
L2_cache_bank[20]: Access = 40232, Miss = 26961, Miss_rate = 0.670, Pending_hits = 323, Reservation_fails = 0
L2_cache_bank[21]: Access = 40232, Miss = 26940, Miss_rate = 0.670, Pending_hits = 1265, Reservation_fails = 0
L2_total_cache_accesses = 884080
L2_total_cache_misses = 592778
L2_total_cache_miss_rate = 0.6705
L2_total_cache_pending_hits = 17565
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 271147
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17397
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 307752
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2272
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 285008
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 141
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 596296
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 287280
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.010
L2_cache_fill_port_util = 0.032

icnt_total_pkts_mem_to_simt=2840304
icnt_total_pkts_simt_to_mem=2033200
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.59838
	minimum = 6
	maximum = 48
Network latency average = 8.46702
	minimum = 6
	maximum = 43
Slowest packet = 1681306
Flit latency average = 6.9505
	minimum = 6
	maximum = 39
Slowest flit = 4634597
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0239378
	minimum = 0.0189427 (at node 0)
	maximum = 0.0284141 (at node 7)
Accepted packet rate average = 0.0239378
	minimum = 0.0189427 (at node 0)
	maximum = 0.0284141 (at node 7)
Injected flit rate average = 0.0659762
	minimum = 0.0436506 (at node 0)
	maximum = 0.0874556 (at node 42)
Accepted flit rate average= 0.0659762
	minimum = 0.0607402 (at node 0)
	maximum = 0.0911103 (at node 7)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.59423 (19 samples)
	minimum = 6 (19 samples)
	maximum = 49.7368 (19 samples)
Network latency average = 8.43685 (19 samples)
	minimum = 6 (19 samples)
	maximum = 46.5263 (19 samples)
Flit latency average = 6.90817 (19 samples)
	minimum = 6 (19 samples)
	maximum = 42.8421 (19 samples)
Fragmentation average = 0 (19 samples)
	minimum = 0 (19 samples)
	maximum = 0 (19 samples)
Injected packet rate average = 0.0216675 (19 samples)
	minimum = 0.0171461 (19 samples)
	maximum = 0.0257191 (19 samples)
Accepted packet rate average = 0.0216675 (19 samples)
	minimum = 0.0171461 (19 samples)
	maximum = 0.0257191 (19 samples)
Injected flit rate average = 0.0597189 (19 samples)
	minimum = 0.0395104 (19 samples)
	maximum = 0.0791624 (19 samples)
Accepted flit rate average = 0.0597189 (19 samples)
	minimum = 0.0549798 (19 samples)
	maximum = 0.0824692 (19 samples)
Injected packet size average = 2.75615 (19 samples)
Accepted packet size average = 2.75615 (19 samples)
Hops average = 1 (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 17 min, 45 sec (8265 sec)
gpgpu_simulation_rate = 66319 (inst/sec)
gpgpu_simulation_rate = 917 (cycle/sec)
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 20: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 20 
gpu_sim_cycle = 39018
gpu_sim_insn = 28848876
gpu_ipc =     739.3735
gpu_tot_sim_cycle = 7844949
gpu_tot_sim_insn = 576977520
gpu_tot_ipc =      73.5476
gpu_tot_issued_cta = 1280
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 10296
partiton_reqs_in_parallel = 858396
partiton_reqs_in_parallel_total    = 73984482
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       9.5403
partiton_reqs_in_parallel_util = 858396
partiton_reqs_in_parallel_util_total    = 73984482
gpu_sim_cycle_parition_util = 39018
gpu_tot_sim_cycle_parition_util    = 3362931
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 884080
L2_BW  =     112.9693 GB/Sec
L2_BW_total  =      11.2435 GB/Sec
gpu_total_sim_rate=68876

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 11584560
	L1I_total_cache_misses = 2440
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 35840
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0455
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 34208
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 11582120
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2440
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 35840
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 11584560
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
96540, 92791, 92933, 96333, 96557, 92825, 92963, 96304, 24168, 23186, 23291, 16878, 
gpgpu_n_tot_thrd_icount = 666388480
gpgpu_n_tot_w_icount = 20824640
gpgpu_n_stall_shd_mem = 14146
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 627680
gpgpu_n_mem_write_global = 302400
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 15324160
gpgpu_n_store_insn = 9525600
gpgpu_n_shmem_insn = 63105760
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1146880
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 551
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 12151
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:588134	W0_Idle:2761284	W0_Scoreboard:164915889	W1:1209600	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:8163600	W32:11451440
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5021440 {8:627680,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 41126400 {136:302400,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 70849280 {40:151200,136:476480,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2419200 {8:302400,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 421 
maxdqlatency = 0 
maxmflatency = 171210 
averagemflatency = 1987 
max_icnt2mem_latency = 170961 
max_icnt2sh_latency = 7844948 
mrq_lat_table:436363 	68617 	43475 	105539 	121517 	85717 	45315 	19362 	777 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	579608 	332790 	724 	18 	104 	162 	159 	695 	2110 	9971 	3767 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	18 	798045 	34019 	224 	0 	81286 	1 	1 	4 	38 	98 	152 	159 	714 	2101 	9970 	3754 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	526195 	99999 	1512 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	252 	2016 	6004 	82448 	211680 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2468 	201 	14 	1 	3 	3 	7 	28 	131 	453 	134 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    325633    325265    350478    350014    291247    291356    336053    335594    418343    417887    307915    307794    363622    363158    321496    321957 
dram[1]:    325633    325277    350598    350132    291237    291228    336047    335589    418330    417764    307906    307781    363625    363160    321481    321947 
dram[2]:    325625    325266    350479    350016    291246    291354    336050    335587    418338    417880    307915    307794    363629    363051    360542    361005 
dram[3]:    325627    325265    350590    350125    291238    291237    336047    335590    418222    417760    307915    307795    363625    363161    321492    360978 
dram[4]:    325636    325270    350476    350012    291245    291354    336046    335584    418338    417870    308016    308027    363516    363047    321608    360996 
dram[5]:    325625    325263    350597    350133    291246    291451    336046    335589    418211    417756    307798    307679    363635    363172    321483    321944 
dram[6]:    325625    325263    350590    350019    291244    291355    336051    335592    418326    417873    308022    308031    363509    363040    321605    322072 
dram[7]:    325628    325262    350590    350122    291244    291354    336049    335586    418215    417762    307786    307679    363633    363169    321484    321946 
dram[8]:    325627    325262    350601    350133    291247    291465    336056    335596    418339    417881    308012    308016    363513    363051    321601    322056 
dram[9]:    325627    325263    350598    350029    291245    291355    336053    335597    418339    417886    307792    307671    363628    363164    321490    321946 
dram[10]:    325631    325263    350590    350127    291245    291237    336045    335584    418323    417860    307905    307800    363627    363163    321489    321946 
average row accesses per activate:
dram[0]:  6.651246  6.322799  6.408986  6.416378  6.445532  6.428571  6.478436  6.382470  6.570094  6.602684  6.416994  6.244275  7.037711  6.949872  6.433143  6.352144 
dram[1]:  6.694511  6.731092  6.207763  6.231651  6.188289  6.032475  7.019006  6.751055  6.584225  6.678426  6.178392  6.051661  6.796738  6.712159  6.727599  6.455275 
dram[2]:  6.848268  6.645011  6.595874  6.576271  6.321219  6.456287  6.617080  6.307490  6.897759  6.643725  6.399220  6.128269  6.975515  6.836915  6.228861  6.043764 
dram[3]:  6.604839  6.777515  6.271049  6.152888  6.124858  6.141230  6.821023  6.452957  6.409623  6.415365  6.217005  6.263427  6.772500  6.608058  6.524823  6.222097 
dram[4]:  6.783432  6.652730  6.582325  6.414404  6.046857  5.944944  6.513227  6.385214  6.672087  6.636118  6.426509  6.358441  6.674476  6.700124  6.312000  6.146993 
dram[5]:  6.619835  6.494786  6.447031  6.384083  6.123843  6.030787  6.776859  6.557333  6.181932  6.297954  6.391134  6.188131  6.768750  6.549637  6.342135  6.356732 
dram[6]:  6.883292  6.590588  6.635928  6.707879  5.988662  5.902685  6.728142  6.597855  6.729508  6.603217  6.472919  6.498674  6.521578  6.446342  6.479358  6.269701 
dram[7]:  6.448792  6.428243  6.325343  6.230596  6.500000  6.124130  6.878491  6.700680  5.854897  5.888078  6.410714  6.376904  7.058745  6.709391  6.057940  6.132465 
dram[8]:  6.687351  6.550877  6.602381  6.776284  6.128655  5.974886  6.908836  6.755830  6.621067  6.600273  6.563399  6.487080  6.740128  6.580324  6.663915  6.290646 
dram[9]:  6.595622  6.496027  6.285714  6.303754  6.543750  6.390720  6.683854  6.628533  6.046192  6.066416  6.593176  6.371828  7.033245  6.985469  6.143333  6.108287 
dram[10]:  6.715962  6.629200  6.514688  6.504695  6.128655  5.935374  7.119942  6.907434  6.448735  6.160306  6.396373  6.333333  6.756554  6.500602  6.398148  6.174302 
average row locality = 926682/143396 = 6.462398
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3747      3742      3723      3723      3576      3575      3267      3266      3321      3319      3329      3328      3652      3647      3759      3758 
dram[1]:      3750      3747      3658      3654      3640      3637      3261      3260      3325      3322      3338      3340      3657      3650      3761      3759 
dram[2]:      3812      3808      3655      3652      3642      3641      3264      3260      3325      3323      3341      3341      3653      3648      3705      3704 
dram[3]:      3813      3807      3657      3653      3646      3642      3262      3261      3329      3327      3329      3328      3658      3652      3700      3699 
dram[4]:      3812      3808      3657      3653      3591      3591      3324      3323      3324      3324      3327      3326      3653      3647      3703      3700 
dram[5]:      3747      3745      3708      3705      3591      3589      3320      3318      3327      3325      3332      3331      3655      3650      3704      3704 
dram[6]:      3743      3742      3711      3704      3582      3577      3325      3322      3326      3326      3330      3330      3589      3586      3770      3769 
dram[7]:      3744      3739      3711      3709      3578      3579      3325      3325      3282      3280      3396      3395      3587      3587      3766      3768 
dram[8]:      3744      3741      3716      3713      3560      3554      3326      3325      3280      3278      3391      3391      3591      3584      3771      3769 
dram[9]:      3805      3803      3714      3711      3555      3554      3326      3325      3283      3281      3394      3391      3589      3588      3709      3708 
dram[10]:      3802      3801      3714      3712      3560      3555      3327      3325      3283      3282      3348      3350      3652      3642      3708      3706 
total reads: 624282
bank skew: 3813/3260 = 1.17
chip skew: 56774/56732 = 1.00
number of total write accesses:
dram[0]:      1860      1860      1840      1840      1690      1690      1540      1540      1600      1600      1580      1580      1760      1760      1870      1870 
dram[1]:      1860      1860      1780      1780      1750      1750      1540      1540      1600      1600      1580      1580      1760      1760      1870      1870 
dram[2]:      1920      1920      1780      1780      1750      1750      1540      1540      1600      1600      1580      1580      1760      1760      1820      1820 
dram[3]:      1920      1920      1780      1780      1750      1750      1540      1540      1600      1600      1570      1570      1760      1760      1820      1820 
dram[4]:      1920      1920      1780      1780      1700      1700      1600      1600      1600      1600      1570      1570      1760      1760      1820      1820 
dram[5]:      1860      1860      1830      1830      1700      1700      1600      1600      1600      1600      1570      1570      1760      1760      1820      1820 
dram[6]:      1860      1860      1830      1830      1700      1700      1600      1600      1600      1600      1570      1570      1700      1700      1880      1880 
dram[7]:      1860      1860      1830      1830      1700      1700      1600      1600      1560      1560      1630      1630      1700      1700      1880      1880 
dram[8]:      1860      1860      1830      1830      1680      1680      1600      1600      1560      1560      1630      1630      1700      1700      1880      1880 
dram[9]:      1920      1920      1830      1830      1680      1680      1600      1600      1560      1560      1630      1630      1700      1700      1820      1820 
dram[10]:      1920      1920      1830      1830      1680      1680      1600      1600      1560      1560      1590      1590      1760      1760      1820      1820 
total reads: 302400
bank skew: 1920/1540 = 1.25
chip skew: 27520/27480 = 1.00
average mf latency per bank:
dram[0]:       2819      1446      2813      1250      2390      1201      2566      1216      2589      1375      2478      1156      2583      1338      2840      1414
dram[1]:       2655      1361      2666      1297      2483      1201      2711      1246      2760      1430      2484      1137      2667      1376      2702      1386
dram[2]:       2812      1388      2683      1305      2626      1250      2633      1185      2680      1389      2474      1168      2565      1351      2619      1383
dram[3]:       2908      1421      2737      1288      2592      1225      2557      1178      2548      1364      2306      1163      2602      1371      2679      1393
dram[4]:       2890      1446      2589      1236      2507      1271      2523      1171      2719      1393      2343      1195      2819      1406      2710      1435
dram[5]:       2686      1422      2541      1250      2545      1266      2650      1199      2851      1430      2416      1278      2921      1402      2698      1423
dram[6]:       2741      1461      2735      1327      2548      1226      2670      1210      2743      1385      2391      1264      2817      1452      2877      1442
dram[7]:       2675      1444      2797      1324      2424      1200      2587      1200      2724      1415      2494      1232      2747      1425      3021      1474
dram[8]:       2710      1440      2604      1271      2356      1196      2699      1250      2807      1419      2658      1253      2781      1424      2942      1426
dram[9]:       2683      1411      2742      1311      2510      1258      2753      1249      2759      1419      2687      1203      2599      1405      2803      1446
dram[10]:       2746      1382      2937      1329      2495      1231      2757      1245      2556      1388      2486      1150      2490      1343      2855      1474
maximum mf latency per bank:
dram[0]:     169875    147891    171195    145304    166569    165999    161366    160933    166560    166127    152968    137340    171083    142682    165994    147913
dram[1]:     170110    147905    145735    145290    166570    166119    161361    160930    166558    165992    152971    137490    171209    142553    165992    147894
dram[2]:     170112    147911    145732    145300    166569    166011    161357    160934    166560    166127    152969    137469    171203    142676    165995    147894
dram[3]:     170112    147905    145738    145285    166586    166133    161366    160909    166557    165994    152975    152799    171201    142547    165989    147890
dram[4]:     170119    147911    171084    145287    166598    166139    161358    160943    166557    166108    152966    152912    171210    142665    165996    147765
dram[5]:     170110    147904    171196    145284    166583    166154    161350    160904    166560    166008    160139    159602    171210    142549    165876    147890
dram[6]:     170112    147911    171082    145285    166583    166138    161348    160782    166573    166127    160251    159805    171206    147589    165993    147763
dram[7]:     169874    147893    171197    145305    166579    166139    161349    160916    166573    166130    160136    159573    171084    147704    165872    147915
dram[8]:     170113    147892    171084    145300    166569    166134    161350    160783    166568    166142    160251    159795    171201    165819    165990    147876
dram[9]:     169874    147904    171198    145305    166569    166010    161347    160905    166560    166131    160139    159578    171085    165947    165872    147904
dram[10]:     170112    147900    171082    145303    166569    166134    161348    160786    166558    165989    160252    159796    171202    142685    165991    147905
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6316893 n_nop=5954163 n_act=12949 n_pre=12933 n_req=84212 n_rd=226928 n_write=109920 bw_util=0.1066
n_activity=1202693 dram_eff=0.5602
bk0: 14988a 6179165i bk1: 14968a 6183918i bk2: 14892a 6178110i bk3: 14892a 6183093i bk4: 14304a 6189086i bk5: 14300a 6191941i bk6: 13068a 6196479i bk7: 13064a 6202681i bk8: 13284a 6195854i bk9: 13276a 6196634i bk10: 13316a 6195685i bk11: 13312a 6201839i bk12: 14608a 6183154i bk13: 14588a 6187518i bk14: 15036a 6174707i bk15: 15032a 6178237i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.416952
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6316893 n_nop=5953985 n_act=12984 n_pre=12968 n_req=84239 n_rd=227036 n_write=109920 bw_util=0.1067
n_activity=1207017 dram_eff=0.5583
bk0: 15000a 6179351i bk1: 14988a 6182852i bk2: 14632a 6180104i bk3: 14616a 6186431i bk4: 14560a 6186032i bk5: 14548a 6187813i bk6: 13044a 6198304i bk7: 13040a 6201555i bk8: 13300a 6196552i bk9: 13288a 6198991i bk10: 13352a 6197965i bk11: 13360a 6200806i bk12: 14628a 6182339i bk13: 14600a 6187045i bk14: 15044a 6174169i bk15: 15036a 6178146i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.422867
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6316893 n_nop=5953975 n_act=12919 n_pre=12903 n_req=84274 n_rd=227096 n_write=110000 bw_util=0.1067
n_activity=1204382 dram_eff=0.5598
bk0: 15248a 6174791i bk1: 15232a 6179397i bk2: 14620a 6181473i bk3: 14608a 6186790i bk4: 14568a 6186051i bk5: 14564a 6190978i bk6: 13056a 6197187i bk7: 13040a 6201615i bk8: 13300a 6198191i bk9: 13292a 6198066i bk10: 13364a 6196762i bk11: 13364a 6198664i bk12: 14612a 6182715i bk13: 14592a 6188679i bk14: 14820a 6175607i bk15: 14816a 6179138i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.416093
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6316893 n_nop=5953679 n_act=13129 n_pre=13113 n_req=84243 n_rd=227052 n_write=109920 bw_util=0.1067
n_activity=1204059 dram_eff=0.5597
bk0: 15252a 6173918i bk1: 15228a 6178558i bk2: 14628a 6181706i bk3: 14612a 6182906i bk4: 14584a 6184804i bk5: 14568a 6189250i bk6: 13048a 6197853i bk7: 13044a 6198877i bk8: 13316a 6194148i bk9: 13308a 6196778i bk10: 13316a 6198363i bk11: 13312a 6200505i bk12: 14632a 6181426i bk13: 14608a 6183057i bk14: 14800a 6177204i bk15: 14796a 6181598i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.418962
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7fde7633ebf0 :  mf: uid=12854324, sid15:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (7844946), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6316893 n_nop=5953709 n_act=13074 n_pre=13058 n_req=84263 n_rd=227052 n_write=110000 bw_util=0.1067
n_activity=1206104 dram_eff=0.5589
bk0: 15248a 6175703i bk1: 15232a 6178500i bk2: 14628a 6182336i bk3: 14612a 6187351i bk4: 14364a 6186925i bk5: 14364a 6191556i bk6: 13296a 6193132i bk7: 13292a 6198681i bk8: 13296a 6194964i bk9: 13296a 6197710i bk10: 13308a 6196499i bk11: 13304a 6202982i bk12: 14612a 6183143i bk13: 14588a 6186544i bk14: 14812a 6178218i bk15: 14800a 6179580i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.415168
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6316893 n_nop=5953671 n_act=13157 n_pre=13141 n_req=84231 n_rd=227004 n_write=109920 bw_util=0.1067
n_activity=1205256 dram_eff=0.5591
bk0: 14988a 6175644i bk1: 14980a 6181196i bk2: 14832a 6180052i bk3: 14820a 6181846i bk4: 14364a 6187472i bk5: 14356a 6188628i bk6: 13280a 6195185i bk7: 13272a 6198596i bk8: 13308a 6193760i bk9: 13300a 6196259i bk10: 13328a 6198148i bk11: 13324a 6203162i bk12: 14620a 6183196i bk13: 14600a 6186289i bk14: 14816a 6177861i bk15: 14816a 6182942i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.414024
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6316893 n_nop=5954119 n_act=12971 n_pre=12955 n_req=84212 n_rd=226928 n_write=109920 bw_util=0.1066
n_activity=1204043 dram_eff=0.5595
bk0: 14972a 6175943i bk1: 14968a 6182838i bk2: 14844a 6179509i bk3: 14816a 6183376i bk4: 14328a 6185891i bk5: 14308a 6191924i bk6: 13300a 6194725i bk7: 13288a 6199053i bk8: 13304a 6196484i bk9: 13304a 6197546i bk10: 13320a 6196995i bk11: 13320a 6201579i bk12: 14356a 6184572i bk13: 14344a 6191682i bk14: 15080a 6174565i bk15: 15076a 6175617i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.418967
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6316893 n_nop=5953263 n_act=13241 n_pre=13225 n_req=84291 n_rd=227084 n_write=110080 bw_util=0.1067
n_activity=1205767 dram_eff=0.5593
bk0: 14976a 6175910i bk1: 14956a 6182804i bk2: 14844a 6179664i bk3: 14836a 6182387i bk4: 14312a 6189115i bk5: 14316a 6191289i bk6: 13300a 6195532i bk7: 13300a 6198171i bk8: 13128a 6194106i bk9: 13120a 6197344i bk10: 13584a 6192888i bk11: 13580a 6198164i bk12: 14348a 6186317i bk13: 14348a 6188963i bk14: 15064a 6174959i bk15: 15072a 6179041i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.412711
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6316893 n_nop=5954331 n_act=12861 n_pre=12845 n_req=84214 n_rd=226936 n_write=109920 bw_util=0.1067
n_activity=1203582 dram_eff=0.5598
bk0: 14976a 6178159i bk1: 14964a 6184513i bk2: 14864a 6179993i bk3: 14852a 6185537i bk4: 14240a 6189325i bk5: 14216a 6192506i bk6: 13304a 6194391i bk7: 13300a 6197201i bk8: 13120a 6196638i bk9: 13112a 6200458i bk10: 13564a 6193681i bk11: 13564a 6198139i bk12: 14364a 6184141i bk13: 14336a 6189246i bk14: 15084a 6174114i bk15: 15076a 6176053i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.417402
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6316893 n_nop=5953901 n_act=13072 n_pre=13056 n_req=84216 n_rd=226944 n_write=109920 bw_util=0.1067
n_activity=1203807 dram_eff=0.5597
bk0: 15220a 6174022i bk1: 15212a 6180255i bk2: 14856a 6179595i bk3: 14844a 6182557i bk4: 14220a 6192666i bk5: 14216a 6194787i bk6: 13304a 6193307i bk7: 13300a 6199602i bk8: 13132a 6196305i bk9: 13124a 6198789i bk10: 13576a 6193010i bk11: 13564a 6198042i bk12: 14356a 6184441i bk13: 14352a 6192356i bk14: 14836a 6177084i bk15: 14832a 6180842i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.415706
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7fde76327bd0 :  mf: uid=12854323, sid15:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (7844948), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6316893 n_nop=5953682 n_act=13040 n_pre=13024 n_req=84287 n_rd=227067 n_write=110080 bw_util=0.1067
n_activity=1206605 dram_eff=0.5588
bk0: 15208a 6177017i bk1: 15204a 6180140i bk2: 14856a 6180743i bk3: 14848a 6183993i bk4: 14240a 6190141i bk5: 14219a 6193093i bk6: 13308a 6196622i bk7: 13300a 6198929i bk8: 13132a 6198743i bk9: 13128a 6200540i bk10: 13392a 6196073i bk11: 13400a 6200848i bk12: 14608a 6181221i bk13: 14568a 6186217i bk14: 14832a 6180002i bk15: 14824a 6179498i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.415668

========= L2 cache stats =========
L2_cache_bank[0]: Access = 42316, Miss = 28374, Miss_rate = 0.671, Pending_hits = 352, Reservation_fails = 0
L2_cache_bank[1]: Access = 42268, Miss = 28358, Miss_rate = 0.671, Pending_hits = 1280, Reservation_fails = 0
L2_cache_bank[2]: Access = 42288, Miss = 28390, Miss_rate = 0.671, Pending_hits = 305, Reservation_fails = 0
L2_cache_bank[3]: Access = 42280, Miss = 28369, Miss_rate = 0.671, Pending_hits = 1274, Reservation_fails = 0
L2_cache_bank[4]: Access = 42300, Miss = 28397, Miss_rate = 0.671, Pending_hits = 328, Reservation_fails = 0
L2_cache_bank[5]: Access = 42290, Miss = 28377, Miss_rate = 0.671, Pending_hits = 1275, Reservation_fails = 0
L2_cache_bank[6]: Access = 42250, Miss = 28394, Miss_rate = 0.672, Pending_hits = 326, Reservation_fails = 0
L2_cache_bank[7]: Access = 42250, Miss = 28369, Miss_rate = 0.671, Pending_hits = 1270, Reservation_fails = 0
L2_cache_bank[8]: Access = 42318, Miss = 28391, Miss_rate = 0.671, Pending_hits = 347, Reservation_fails = 1
L2_cache_bank[9]: Access = 42328, Miss = 28372, Miss_rate = 0.670, Pending_hits = 1297, Reservation_fails = 0
L2_cache_bank[10]: Access = 42308, Miss = 28384, Miss_rate = 0.671, Pending_hits = 342, Reservation_fails = 0
L2_cache_bank[11]: Access = 42288, Miss = 28367, Miss_rate = 0.671, Pending_hits = 1307, Reservation_fails = 0
L2_cache_bank[12]: Access = 42268, Miss = 28376, Miss_rate = 0.671, Pending_hits = 311, Reservation_fails = 0
L2_cache_bank[13]: Access = 42288, Miss = 28356, Miss_rate = 0.671, Pending_hits = 1296, Reservation_fails = 0
L2_cache_bank[14]: Access = 42348, Miss = 28389, Miss_rate = 0.670, Pending_hits = 320, Reservation_fails = 0
L2_cache_bank[15]: Access = 42348, Miss = 28382, Miss_rate = 0.670, Pending_hits = 1292, Reservation_fails = 0
L2_cache_bank[16]: Access = 42298, Miss = 28379, Miss_rate = 0.671, Pending_hits = 321, Reservation_fails = 0
L2_cache_bank[17]: Access = 42278, Miss = 28355, Miss_rate = 0.671, Pending_hits = 1272, Reservation_fails = 0
L2_cache_bank[18]: Access = 42278, Miss = 28375, Miss_rate = 0.671, Pending_hits = 316, Reservation_fails = 0
L2_cache_bank[19]: Access = 42298, Miss = 28361, Miss_rate = 0.671, Pending_hits = 1280, Reservation_fails = 0
L2_cache_bank[20]: Access = 42348, Miss = 28394, Miss_rate = 0.670, Pending_hits = 330, Reservation_fails = 0
L2_cache_bank[21]: Access = 42348, Miss = 28373, Miss_rate = 0.670, Pending_hits = 1275, Reservation_fails = 0
L2_total_cache_accesses = 930584
L2_total_cache_misses = 624282
L2_total_cache_miss_rate = 0.6708
L2_total_cache_pending_hits = 17716
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 285996
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17548
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 324136
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2272
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 300128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 141
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 627680
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 302400
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.010
L2_cache_fill_port_util = 0.033

icnt_total_pkts_mem_to_simt=2989664
icnt_total_pkts_simt_to_mem=2140184
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.5266
	minimum = 6
	maximum = 46
Network latency average = 8.40078
	minimum = 6
	maximum = 42
Slowest packet = 1768905
Flit latency average = 6.86623
	minimum = 6
	maximum = 38
Slowest flit = 4875181
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0238378
	minimum = 0.0188636 (at node 0)
	maximum = 0.0282954 (at node 15)
Accepted packet rate average = 0.0238378
	minimum = 0.0188636 (at node 0)
	maximum = 0.0282954 (at node 15)
Injected flit rate average = 0.0657006
	minimum = 0.0434682 (at node 0)
	maximum = 0.0870902 (at node 42)
Accepted flit rate average= 0.0657006
	minimum = 0.0604865 (at node 0)
	maximum = 0.0907297 (at node 15)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.59085 (20 samples)
	minimum = 6 (20 samples)
	maximum = 49.55 (20 samples)
Network latency average = 8.43505 (20 samples)
	minimum = 6 (20 samples)
	maximum = 46.3 (20 samples)
Flit latency average = 6.90607 (20 samples)
	minimum = 6 (20 samples)
	maximum = 42.6 (20 samples)
Fragmentation average = 0 (20 samples)
	minimum = 0 (20 samples)
	maximum = 0 (20 samples)
Injected packet rate average = 0.021776 (20 samples)
	minimum = 0.017232 (20 samples)
	maximum = 0.0258479 (20 samples)
Accepted packet rate average = 0.021776 (20 samples)
	minimum = 0.017232 (20 samples)
	maximum = 0.0258479 (20 samples)
Injected flit rate average = 0.0600179 (20 samples)
	minimum = 0.0397083 (20 samples)
	maximum = 0.0795588 (20 samples)
Accepted flit rate average = 0.0600179 (20 samples)
	minimum = 0.0552551 (20 samples)
	maximum = 0.0828823 (20 samples)
Injected packet size average = 2.75615 (20 samples)
Accepted packet size average = 2.75615 (20 samples)
Hops average = 1 (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 19 min, 37 sec (8377 sec)
gpgpu_simulation_rate = 68876 (inst/sec)
gpgpu_simulation_rate = 936 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 21: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 21 
gpu_sim_cycle = 38822
gpu_sim_insn = 28848876
gpu_ipc =     743.1064
gpu_tot_sim_cycle = 8105921
gpu_tot_sim_insn = 605826396
gpu_tot_ipc =      74.7387
gpu_tot_issued_cta = 1344
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 10935
partiton_reqs_in_parallel = 854084
partiton_reqs_in_parallel_total    = 74842878
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       9.3385
partiton_reqs_in_parallel_util = 854084
partiton_reqs_in_parallel_util_total    = 74842878
gpu_sim_cycle_parition_util = 38822
gpu_tot_sim_cycle_parition_util    = 3401949
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 930584
L2_BW  =     113.5396 GB/Sec
L2_BW_total  =      11.4253 GB/Sec
gpu_total_sim_rate=71382

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 12163788
	L1I_total_cache_misses = 2440
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 37632
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0434
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 36000
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 12161348
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2440
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 37632
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 12163788
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
101367, 97425, 97580, 101144, 101388, 97467, 97614, 101120, 29004, 27829, 27954, 18078, 
gpgpu_n_tot_thrd_icount = 699707904
gpgpu_n_tot_w_icount = 21865872
gpgpu_n_stall_shd_mem = 14174
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 659064
gpgpu_n_mem_write_global = 317520
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 16090368
gpgpu_n_store_insn = 10001880
gpgpu_n_shmem_insn = 66261048
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1204224
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 579
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 12151
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:618171	W0_Idle:2776321	W0_Scoreboard:166040140	W1:1270080	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:8571780	W32:12024012
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5272512 {8:659064,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 43182720 {136:317520,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 74391744 {40:158760,136:500304,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2540160 {8:317520,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 421 
maxdqlatency = 0 
maxmflatency = 171210 
averagemflatency = 1902 
max_icnt2mem_latency = 170961 
max_icnt2sh_latency = 8105920 
mrq_lat_table:457491 	72584 	45993 	109982 	126963 	90502 	48326 	20597 	868 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	612283 	346586 	757 	18 	104 	162 	159 	695 	2110 	9971 	3767 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	18 	842276 	36284 	232 	0 	81286 	1 	1 	4 	38 	98 	152 	159 	714 	2101 	9970 	3754 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	552295 	105217 	1578 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	252 	2016 	6004 	82448 	226800 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2543 	203 	14 	1 	3 	3 	7 	28 	131 	453 	134 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    325633    325265    350478    350014    291247    291356    336053    335594    418343    417887    307915    307794    363622    363158    321496    321957 
dram[1]:    325633    325277    350598    350132    291237    291228    336047    335589    418330    417764    307906    307781    363625    363160    321481    321947 
dram[2]:    325625    325266    350479    350016    291246    291354    336050    335587    418338    417880    307915    307794    363629    363051    360542    361005 
dram[3]:    325627    325265    350590    350125    291238    291237    336047    335590    418222    417760    307915    307795    363625    363161    321492    360978 
dram[4]:    325636    325270    350476    350012    291245    291354    336046    335584    418338    417870    308016    308027    363516    363047    321608    360996 
dram[5]:    325625    325263    350597    350133    291246    291451    336046    335589    418211    417756    307798    307679    363635    363172    321483    321944 
dram[6]:    325625    325263    350590    350019    291244    291355    336051    335592    418326    417873    308022    308031    363509    363040    321605    322072 
dram[7]:    325628    325262    350590    350122    291244    291354    336049    335586    418215    417762    307786    307679    363633    363169    321484    321946 
dram[8]:    325627    325262    350601    350133    291247    291465    336056    335596    418339    417881    308012    308016    363513    363051    321601    322056 
dram[9]:    325627    325263    350598    350029    291245    291355    336053    335597    418339    417886    307792    307671    363628    363164    321490    321946 
dram[10]:    325631    325263    350590    350127    291245    291237    336045    335584    418323    417860    307905    307800    363627    363163    321489    321946 
average row accesses per activate:
dram[0]:  6.887719  6.552339  6.615646  6.623156  6.661836  6.644578  6.715804  6.600522  6.798684  6.832011  6.629344  6.453634  7.298336  7.208861  6.640853  6.558758 
dram[1]:  6.931765  6.969231  6.408989  6.433409  6.401361  6.242257  7.267626  6.994460  6.795007  6.890666  6.387376  6.258182  7.034525  6.948781  6.939039  6.663288 
dram[2]:  7.090695  6.883295  6.803102  6.767221  6.537037  6.674941  6.857531  6.524548  7.132414  6.873670  6.612036  6.336196  7.234772  7.093400  6.430786  6.243011 
dram[3]:  6.842045  7.018670  6.473326  6.353400  6.336323  6.353206  7.065734  6.690066  6.600765  6.606641  6.427500  6.474811  7.009828  6.842737  6.730858  6.424142 
dram[4]:  7.024504  6.891180  6.789286  6.603708  6.256207  6.152053  6.753585  6.622762  6.902537  6.847682  6.640827  6.571611  6.927096  6.953602  6.529809  6.347921 
dram[5]:  6.855646  6.728000  6.652921  6.589103  6.334857  6.239865  7.023067  6.798949  6.370690  6.488081  6.604621  6.398010  7.006143  6.783333  6.545660  6.560452 
dram[6]:  7.124697  6.825986  6.860685  6.934289  6.197088  6.109392  6.973082  6.822134  6.942282  6.814229  6.687906  6.714099  6.752728  6.676259  6.702032  6.474373 
dram[7]:  6.681044  6.660249  6.529213  6.433001  6.719319  6.335624  7.126547  6.945040  6.038005  6.071684  6.626884  6.592500  7.298820  6.943890  6.272727  6.335112 
dram[8]:  6.924706  6.785467  6.826291  7.003614  6.339492  6.182638  7.157459  7.001351  6.830645  6.809651  6.782497  6.704834  6.974969  6.812729  6.889791  6.495624 
dram[9]:  6.832954  6.731243  6.488839  6.507279  6.763255  6.607229  6.927807  6.871353  6.230392  6.250923  6.812662  6.587500  7.272846  7.224384  6.343886  6.322089 
dram[10]:  6.956018  6.867429  6.736964  6.711317  6.339492  6.142217  7.372688  7.156077  6.654450  6.361702  6.610970  6.546717  6.993865  6.733728  6.602273  6.375412 
average row locality = 973306/145646 = 6.682683
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3936      3931      3907      3907      3749      3748      3440      3439      3487      3485      3491      3490      3844      3839      3951      3950 
dram[1]:      3939      3936      3839      3835      3816      3813      3434      3433      3491      3488      3501      3503      3849      3842      3953      3951 
dram[2]:      4004      4000      3836      3833      3818      3817      3437      3433      3491      3489      3504      3504      3845      3840      3894      3893 
dram[3]:      4005      3999      3838      3834      3822      3818      3435      3434      3495      3493      3492      3491      3850      3844      3889      3888 
dram[4]:      4004      4000      3838      3834      3765      3765      3500      3499      3490      3490      3490      3489      3845      3839      3892      3889 
dram[5]:      3936      3934      3891      3888      3765      3763      3496      3494      3493      3491      3495      3494      3847      3842      3893      3893 
dram[6]:      3932      3931      3894      3887      3756      3751      3501      3498      3492      3492      3493      3493      3778      3775      3962      3961 
dram[7]:      3933      3928      3894      3892      3752      3753      3501      3501      3446      3444      3562      3561      3776      3776      3958      3960 
dram[8]:      3933      3930      3899      3896      3733      3727      3502      3501      3444      3442      3557      3557      3780      3773      3963      3961 
dram[9]:      3997      3995      3897      3894      3728      3727      3502      3501      3446      3444      3560      3557      3778      3777      3898      3897 
dram[10]:      3994      3993      3897      3895      3733      3728      3503      3501      3446      3445      3512      3514      3844      3834      3897      3895 
total reads: 655786
bank skew: 4005/3433 = 1.17
chip skew: 59638/59594 = 1.00
number of total write accesses:
dram[0]:      1953      1953      1928      1928      1767      1767      1617      1617      1680      1680      1660      1660      1856      1856      1966      1966 
dram[1]:      1953      1953      1865      1865      1830      1830      1617      1617      1680      1680      1660      1660      1856      1856      1966      1966 
dram[2]:      2016      2016      1865      1865      1830      1830      1617      1617      1680      1680      1660      1660      1856      1856      1913      1913 
dram[3]:      2016      2016      1865      1865      1830      1830      1617      1617      1680      1680      1650      1650      1856      1856      1913      1913 
dram[4]:      2016      2016      1865      1865      1778      1778      1680      1680      1680      1680      1650      1650      1856      1856      1913      1913 
dram[5]:      1953      1953      1917      1917      1778      1778      1680      1680      1680      1680      1650      1650      1856      1856      1913      1913 
dram[6]:      1953      1953      1917      1917      1778      1778      1680      1680      1680      1680      1650      1650      1793      1793      1976      1976 
dram[7]:      1953      1953      1917      1917      1778      1778      1680      1680      1638      1638      1713      1713      1793      1793      1976      1976 
dram[8]:      1953      1953      1917      1917      1757      1757      1680      1680      1638      1638      1713      1713      1793      1793      1976      1976 
dram[9]:      2016      2016      1917      1917      1757      1757      1680      1680      1638      1638      1713      1713      1793      1793      1913      1913 
dram[10]:      2016      2016      1917      1917      1757      1757      1680      1680      1638      1638      1671      1671      1856      1856      1913      1913 
total reads: 317520
bank skew: 2016/1617 = 1.25
chip skew: 28896/28854 = 1.00
average mf latency per bank:
dram[0]:       2695      1387      2693      1202      2292      1157      2450      1167      2476      1320      2372      1111      2464      1281      2712      1356
dram[1]:       2539      1307      2552      1246      2380      1157      2588      1195      2639      1372      2378      1093      2543      1317      2582      1329
dram[2]:       2688      1332      2568      1254      2518      1204      2513      1137      2563      1333      2367      1124      2446      1294      2502      1326
dram[3]:       2780      1363      2620      1238      2485      1180      2442      1130      2438      1310      2207      1118      2482      1313      2559      1336
dram[4]:       2763      1387      2479      1189      2403      1223      2410      1124      2600      1337      2242      1149      2687      1346      2589      1375
dram[5]:       2568      1364      2433      1202      2440      1219      2530      1151      2726      1372      2312      1228      2785      1342      2578      1365
dram[6]:       2620      1402      2618      1276      2442      1180      2549      1161      2623      1329      2288      1215      2686      1389      2748      1383
dram[7]:       2558      1385      2677      1273      2324      1155      2470      1151      2605      1358      2386      1184      2619      1364      2885      1413
dram[8]:       2591      1382      2494      1222      2259      1152      2577      1199      2684      1362      2543      1204      2651      1363      2810      1368
dram[9]:       2565      1354      2625      1260      2406      1211      2628      1198      2639      1362      2570      1156      2478      1345      2677      1387
dram[10]:       2625      1326      2811      1278      2391      1185      2632      1195      2445      1333      2379      1106      2375      1286      2727      1413
maximum mf latency per bank:
dram[0]:     169875    147891    171195    145304    166569    165999    161366    160933    166560    166127    152968    137340    171083    142682    165994    147913
dram[1]:     170110    147905    145735    145290    166570    166119    161361    160930    166558    165992    152971    137490    171209    142553    165992    147894
dram[2]:     170112    147911    145732    145300    166569    166011    161357    160934    166560    166127    152969    137469    171203    142676    165995    147894
dram[3]:     170112    147905    145738    145285    166586    166133    161366    160909    166557    165994    152975    152799    171201    142547    165989    147890
dram[4]:     170119    147911    171084    145287    166598    166139    161358    160943    166557    166108    152966    152912    171210    142665    165996    147765
dram[5]:     170110    147904    171196    145284    166583    166154    161350    160904    166560    166008    160139    159602    171210    142549    165876    147890
dram[6]:     170112    147911    171082    145285    166583    166138    161348    160782    166573    166127    160251    159805    171206    147589    165993    147763
dram[7]:     169874    147893    171197    145305    166579    166139    161349    160916    166573    166130    160136    159573    171084    147704    165872    147915
dram[8]:     170113    147892    171084    145300    166569    166134    161350    160783    166568    166142    160251    159795    171201    165819    165990    147876
dram[9]:     169874    147904    171198    145305    166569    166010    161347    160905    166560    166131    160139    159578    171085    165947    165872    147904
dram[10]:     170112    147900    171082    145303    166569    166134    161348    160786    166558    165989    160252    159796    171202    142685    165991    147905
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6388978 n_nop=6008904 n_act=13149 n_pre=13133 n_req=88448 n_rd=238376 n_write=115416 bw_util=0.1108
n_activity=1258404 dram_eff=0.5623
bk0: 15744a 6244644i bk1: 15724a 6249674i bk2: 15628a 6243681i bk3: 15628a 6249192i bk4: 14996a 6255450i bk5: 14992a 6258483i bk6: 13760a 6262814i bk7: 13756a 6269306i bk8: 13948a 6262307i bk9: 13940a 6262858i bk10: 13964a 6262232i bk11: 13960a 6268414i bk12: 15376a 6248563i bk13: 15356a 6252740i bk14: 15804a 6239707i bk15: 15800a 6243722i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.437138
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc03ee880, atomic=0 1 entries : 0x7fde9fd7e630 :  mf: uid=13496968, sid23:w08, part=1, addr=0xc03ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (8105920), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6388978 n_nop=6008708 n_act=13190 n_pre=13174 n_req=88477 n_rd=238490 n_write=115416 bw_util=0.1108
n_activity=1262894 dram_eff=0.5605
bk0: 15756a 6244818i bk1: 15744a 6249052i bk2: 15356a 6245726i bk3: 15338a 6252489i bk4: 15264a 6252695i bk5: 15252a 6254094i bk6: 13736a 6264657i bk7: 13732a 6268339i bk8: 13964a 6262894i bk9: 13952a 6265308i bk10: 14004a 6264556i bk11: 14012a 6267249i bk12: 15396a 6247453i bk13: 15368a 6252692i bk14: 15812a 6239385i bk15: 15804a 6243214i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.443019
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6388978 n_nop=6008704 n_act=13121 n_pre=13105 n_req=88512 n_rd=238552 n_write=115496 bw_util=0.1108
n_activity=1260205 dram_eff=0.5619
bk0: 16016a 6240089i bk1: 16000a 6245333i bk2: 15344a 6247107i bk3: 15332a 6252934i bk4: 15272a 6252320i bk5: 15268a 6257084i bk6: 13748a 6263392i bk7: 13732a 6268355i bk8: 13964a 6264481i bk9: 13956a 6264253i bk10: 14016a 6263488i bk11: 14016a 6265410i bk12: 15380a 6247910i bk13: 15360a 6254541i bk14: 15576a 6240893i bk15: 15572a 6244600i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.434351
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6388978 n_nop=6008392 n_act=13339 n_pre=13323 n_req=88481 n_rd=238508 n_write=115416 bw_util=0.1108
n_activity=1259767 dram_eff=0.5619
bk0: 16020a 6239359i bk1: 15996a 6243935i bk2: 15352a 6247519i bk3: 15336a 6249112i bk4: 15288a 6251346i bk5: 15272a 6255671i bk6: 13740a 6263907i bk7: 13736a 6265146i bk8: 13980a 6260169i bk9: 13972a 6262902i bk10: 13968a 6265101i bk11: 13964a 6267221i bk12: 15400a 6246477i bk13: 15376a 6248494i bk14: 15556a 6242314i bk15: 15552a 6247094i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.438351
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6388978 n_nop=6008426 n_act=13274 n_pre=13258 n_req=88505 n_rd=238516 n_write=115504 bw_util=0.1108
n_activity=1262029 dram_eff=0.561
bk0: 16016a 6240935i bk1: 16000a 6244225i bk2: 15352a 6248115i bk3: 15336a 6253344i bk4: 15060a 6253282i bk5: 15060a 6258165i bk6: 14000a 6259169i bk7: 13996a 6265280i bk8: 13960a 6261252i bk9: 13960a 6263941i bk10: 13960a 6263281i bk11: 13956a 6269787i bk12: 15380a 6248403i bk13: 15356a 6252500i bk14: 15568a 6243582i bk15: 15556a 6244866i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.433834
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6388978 n_nop=6008384 n_act=13367 n_pre=13351 n_req=88469 n_rd=238460 n_write=115416 bw_util=0.1108
n_activity=1261268 dram_eff=0.5611
bk0: 15744a 6241118i bk1: 15736a 6247194i bk2: 15564a 6246082i bk3: 15552a 6247481i bk4: 15060a 6253792i bk5: 15052a 6255186i bk6: 13984a 6261533i bk7: 13976a 6265101i bk8: 13972a 6259958i bk9: 13964a 6262768i bk10: 13980a 6264705i bk11: 13976a 6270220i bk12: 15388a 6248389i bk13: 15368a 6251975i bk14: 15572a 6243230i bk15: 15572a 6248882i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.433278
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6388978 n_nop=6008848 n_act=13173 n_pre=13157 n_req=88450 n_rd=238384 n_write=115416 bw_util=0.1108
n_activity=1259792 dram_eff=0.5617
bk0: 15728a 6241437i bk1: 15724a 6248407i bk2: 15576a 6245103i bk3: 15548a 6249414i bk4: 15024a 6252449i bk5: 15004a 6258707i bk6: 14004a 6260967i bk7: 13992a 6265468i bk8: 13968a 6262970i bk9: 13968a 6264146i bk10: 13972a 6263346i bk11: 13972a 6268071i bk12: 15112a 6249688i bk13: 15100a 6257498i bk14: 15848a 6239694i bk15: 15844a 6240477i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.438167
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6388978 n_nop=6007964 n_act=13449 n_pre=13433 n_req=88533 n_rd=238548 n_write=115584 bw_util=0.1109
n_activity=1261768 dram_eff=0.5613
bk0: 15732a 6241302i bk1: 15712a 6248834i bk2: 15576a 6245480i bk3: 15568a 6248361i bk4: 15008a 6255206i bk5: 15012a 6257782i bk6: 14004a 6261557i bk7: 14004a 6264343i bk8: 13784a 6260408i bk9: 13776a 6263542i bk10: 14248a 6259316i bk11: 14244a 6264663i bk12: 15104a 6251625i bk13: 15104a 6254835i bk14: 15832a 6240435i bk15: 15840a 6244634i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.431572
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6388978 n_nop=6009064 n_act=13061 n_pre=13045 n_req=88452 n_rd=238392 n_write=115416 bw_util=0.1108
n_activity=1259447 dram_eff=0.5618
bk0: 15732a 6243688i bk1: 15720a 6250268i bk2: 15596a 6245786i bk3: 15584a 6251412i bk4: 14932a 6255794i bk5: 14908a 6259003i bk6: 14008a 6260441i bk7: 14004a 6263609i bk8: 13776a 6263305i bk9: 13768a 6267635i bk10: 14228a 6259991i bk11: 14228a 6264486i bk12: 15120a 6249285i bk13: 15092a 6254994i bk14: 15852a 6239338i bk15: 15844a 6241617i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.437742
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6388978 n_nop=6008626 n_act=13280 n_pre=13264 n_req=88452 n_rd=238392 n_write=115416 bw_util=0.1108
n_activity=1259862 dram_eff=0.5617
bk0: 15988a 6239273i bk1: 15980a 6246079i bk2: 15588a 6245603i bk3: 15576a 6248604i bk4: 14912a 6259566i bk5: 14908a 6261390i bk6: 14008a 6259432i bk7: 14004a 6265822i bk8: 13784a 6262792i bk9: 13776a 6265275i bk10: 14240a 6259434i bk11: 14228a 6264889i bk12: 15112a 6249900i bk13: 15108a 6257862i bk14: 15592a 6242194i bk15: 15588a 6246374i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.434416
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6388978 n_nop=6008398 n_act=13244 n_pre=13228 n_req=88527 n_rd=238524 n_write=115584 bw_util=0.1108
n_activity=1262591 dram_eff=0.5609
bk0: 15976a 6242443i bk1: 15972a 6245335i bk2: 15588a 6246707i bk3: 15580a 6249934i bk4: 14932a 6256564i bk5: 14912a 6259484i bk6: 14012a 6262828i bk7: 14004a 6265667i bk8: 13784a 6265128i bk9: 13780a 6267003i bk10: 14048a 6262717i bk11: 14056a 6267430i bk12: 15376a 6246467i bk13: 15336a 6251751i bk14: 15588a 6245294i bk15: 15580a 6244799i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.435496

========= L2 cache stats =========
L2_cache_bank[0]: Access = 44429, Miss = 29805, Miss_rate = 0.671, Pending_hits = 354, Reservation_fails = 0
L2_cache_bank[1]: Access = 44380, Miss = 29789, Miss_rate = 0.671, Pending_hits = 1282, Reservation_fails = 0
L2_cache_bank[2]: Access = 44401, Miss = 29822, Miss_rate = 0.672, Pending_hits = 308, Reservation_fails = 0
L2_cache_bank[3]: Access = 44394, Miss = 29801, Miss_rate = 0.671, Pending_hits = 1277, Reservation_fails = 0
L2_cache_bank[4]: Access = 44415, Miss = 29829, Miss_rate = 0.672, Pending_hits = 331, Reservation_fails = 0
L2_cache_bank[5]: Access = 44405, Miss = 29809, Miss_rate = 0.671, Pending_hits = 1278, Reservation_fails = 0
L2_cache_bank[6]: Access = 44363, Miss = 29826, Miss_rate = 0.672, Pending_hits = 328, Reservation_fails = 0
L2_cache_bank[7]: Access = 44362, Miss = 29801, Miss_rate = 0.672, Pending_hits = 1272, Reservation_fails = 0
L2_cache_bank[8]: Access = 44432, Miss = 29824, Miss_rate = 0.671, Pending_hits = 350, Reservation_fails = 1
L2_cache_bank[9]: Access = 44443, Miss = 29805, Miss_rate = 0.671, Pending_hits = 1300, Reservation_fails = 0
L2_cache_bank[10]: Access = 44422, Miss = 29816, Miss_rate = 0.671, Pending_hits = 345, Reservation_fails = 0
L2_cache_bank[11]: Access = 44401, Miss = 29799, Miss_rate = 0.671, Pending_hits = 1311, Reservation_fails = 0
L2_cache_bank[12]: Access = 44380, Miss = 29808, Miss_rate = 0.672, Pending_hits = 314, Reservation_fails = 0
L2_cache_bank[13]: Access = 44401, Miss = 29788, Miss_rate = 0.671, Pending_hits = 1300, Reservation_fails = 0
L2_cache_bank[14]: Access = 44464, Miss = 29822, Miss_rate = 0.671, Pending_hits = 322, Reservation_fails = 0
L2_cache_bank[15]: Access = 44464, Miss = 29815, Miss_rate = 0.671, Pending_hits = 1295, Reservation_fails = 0
L2_cache_bank[16]: Access = 44412, Miss = 29811, Miss_rate = 0.671, Pending_hits = 323, Reservation_fails = 0
L2_cache_bank[17]: Access = 44391, Miss = 29787, Miss_rate = 0.671, Pending_hits = 1275, Reservation_fails = 0
L2_cache_bank[18]: Access = 44390, Miss = 29806, Miss_rate = 0.671, Pending_hits = 319, Reservation_fails = 0
L2_cache_bank[19]: Access = 44411, Miss = 29792, Miss_rate = 0.671, Pending_hits = 1283, Reservation_fails = 0
L2_cache_bank[20]: Access = 44464, Miss = 29826, Miss_rate = 0.671, Pending_hits = 333, Reservation_fails = 0
L2_cache_bank[21]: Access = 44464, Miss = 29805, Miss_rate = 0.670, Pending_hits = 1278, Reservation_fails = 0
L2_total_cache_accesses = 977088
L2_total_cache_misses = 655786
L2_total_cache_miss_rate = 0.6712
L2_total_cache_pending_hits = 17778
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 300934
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17610
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 340520
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2272
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 315248
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 141
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 659064
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 317520
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.010
L2_cache_fill_port_util = 0.035

icnt_total_pkts_mem_to_simt=3139024
icnt_total_pkts_simt_to_mem=2247168
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.59625
	minimum = 6
	maximum = 40
Network latency average = 8.46653
	minimum = 6
	maximum = 40
Slowest packet = 1863039
Flit latency average = 6.95219
	minimum = 6
	maximum = 36
Slowest flit = 5135107
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0239582
	minimum = 0.0189588 (at node 1)
	maximum = 0.0284382 (at node 23)
Accepted packet rate average = 0.0239582
	minimum = 0.0189588 (at node 1)
	maximum = 0.0284382 (at node 23)
Injected flit rate average = 0.0660323
	minimum = 0.0436877 (at node 1)
	maximum = 0.0875299 (at node 42)
Accepted flit rate average= 0.0660323
	minimum = 0.0607918 (at node 1)
	maximum = 0.0911878 (at node 23)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.59111 (21 samples)
	minimum = 6 (21 samples)
	maximum = 49.0952 (21 samples)
Network latency average = 8.43655 (21 samples)
	minimum = 6 (21 samples)
	maximum = 46 (21 samples)
Flit latency average = 6.90827 (21 samples)
	minimum = 6 (21 samples)
	maximum = 42.2857 (21 samples)
Fragmentation average = 0 (21 samples)
	minimum = 0 (21 samples)
	maximum = 0 (21 samples)
Injected packet rate average = 0.0218799 (21 samples)
	minimum = 0.0173142 (21 samples)
	maximum = 0.0259713 (21 samples)
Accepted packet rate average = 0.0218799 (21 samples)
	minimum = 0.0173142 (21 samples)
	maximum = 0.0259713 (21 samples)
Injected flit rate average = 0.0603043 (21 samples)
	minimum = 0.0398978 (21 samples)
	maximum = 0.0799384 (21 samples)
Accepted flit rate average = 0.0603043 (21 samples)
	minimum = 0.0555188 (21 samples)
	maximum = 0.0832778 (21 samples)
Injected packet size average = 2.75615 (21 samples)
Accepted packet size average = 2.75615 (21 samples)
Hops average = 1 (21 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 21 min, 27 sec (8487 sec)
gpgpu_simulation_rate = 71382 (inst/sec)
gpgpu_simulation_rate = 955 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 22: size 0

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 22 
gpu_sim_cycle = 39180
gpu_sim_insn = 28848876
gpu_ipc =     736.3164
gpu_tot_sim_cycle = 8367251
gpu_tot_sim_insn = 634675272
gpu_tot_ipc =      75.8523
gpu_tot_issued_cta = 1408
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 11335
partiton_reqs_in_parallel = 861960
partiton_reqs_in_parallel_total    = 75696962
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       9.1498
partiton_reqs_in_parallel_util = 861960
partiton_reqs_in_parallel_util_total    = 75696962
gpu_sim_cycle_parition_util = 39180
gpu_tot_sim_cycle_parition_util    = 3440771
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 977088
L2_BW  =     112.5022 GB/Sec
L2_BW_total  =      11.5952 GB/Sec
gpu_total_sim_rate=73833

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 12743016
	L1I_total_cache_misses = 2440
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 39424
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0414
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 37792
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 12740576
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2440
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 39424
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 12743016
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
106194, 102069, 102227, 105956, 106215, 102111, 102261, 105935, 29004, 27829, 27954, 18078, 
gpgpu_n_tot_thrd_icount = 733027328
gpgpu_n_tot_w_icount = 22907104
gpgpu_n_stall_shd_mem = 14212
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 690448
gpgpu_n_mem_write_global = 332640
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 16856576
gpgpu_n_store_insn = 10478160
gpgpu_n_shmem_insn = 69416336
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1261568
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 617
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 12151
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:648182	W0_Idle:2792091	W0_Scoreboard:167184612	W1:1330560	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:8979960	W32:12596584
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5523584 {8:690448,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 45239040 {136:332640,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 77934208 {40:166320,136:524128,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2661120 {8:332640,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 421 
maxdqlatency = 0 
maxmflatency = 171210 
averagemflatency = 1826 
max_icnt2mem_latency = 170961 
max_icnt2sh_latency = 8367250 
mrq_lat_table:476738 	75038 	48027 	115623 	134105 	95999 	51405 	22086 	909 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	640706 	364642 	782 	18 	104 	162 	159 	695 	2110 	9971 	3767 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	20 	886618 	38431 	245 	0 	81286 	1 	1 	4 	38 	98 	152 	159 	714 	2101 	9970 	3754 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	578833 	110001 	1640 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	252 	2016 	6004 	82448 	241920 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2619 	205 	14 	1 	3 	3 	7 	28 	131 	453 	134 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    325633    325265    350478    350014    291247    291356    336053    335594    418343    417887    307915    307794    363622    363158    321496    321957 
dram[1]:    325633    325277    350598    350132    291237    291228    336047    335589    418330    417764    307906    307781    363625    363160    321481    321947 
dram[2]:    325625    325266    350479    350016    291246    291354    336050    335587    418338    417880    307915    307794    363629    363051    360542    361005 
dram[3]:    325627    325265    350590    350125    291238    291237    336047    335590    418222    417760    307915    307795    363625    363161    321492    360978 
dram[4]:    325636    325270    350476    350012    291245    291354    336046    335584    418338    417870    308016    308027    363516    363047    321608    360996 
dram[5]:    325625    325263    350597    350133    291246    291451    336046    335589    418211    417756    307798    307679    363635    363172    321483    321944 
dram[6]:    325625    325263    350590    350019    291244    291355    336051    335592    418326    417873    308022    308031    363509    363040    321605    322072 
dram[7]:    325628    325262    350590    350122    291244    291354    336049    335586    418215    417762    307786    307679    363633    363169    321484    321946 
dram[8]:    325627    325262    350601    350133    291247    291465    336056    335596    418339    417881    308012    308016    363513    363051    321601    322056 
dram[9]:    325627    325263    350598    350029    291245    291355    336053    335597    418339    417886    307792    307671    363628    363164    321490    321946 
dram[10]:    325631    325263    350590    350127    291245    291237    336045    335584    418323    417860    307905    307800    363627    363163    321489    321946 
average row accesses per activate:
dram[0]:  6.773875  6.476891  6.569743  6.548663  6.570295  6.539504  6.589041  6.514778  6.720844  6.718362  6.525362  6.377804  7.193237  7.092968  6.514195  6.438669 
dram[1]:  6.829646  6.910414  6.314346  6.310127  6.269556  6.123967  7.170963  6.952631  6.750934  6.806533  6.316219  6.195652  6.851724  6.804572  6.908584  6.618590 
dram[2]:  6.970166  6.793103  6.798863  6.719101  6.379570  6.518682  6.753512  6.428224  7.067797  6.756858  6.541063  6.254042  7.117085  6.969555  6.340980  6.141414 
dram[3]:  6.754818  6.964641  6.387407  6.275970  6.184375  6.225604  6.982827  6.647799  6.551932  6.573333  6.321219  6.364817  6.892486  6.692135  6.691630  6.388012 
dram[4]:  6.970166  6.815135  6.770362  6.536612  6.102726  5.971282  6.634027  6.482058  6.834805  6.749689  6.613497  6.547995  6.784738  6.824541  6.378804  6.200000 
dram[5]:  6.759036  6.640474  6.576052  6.475027  6.240086  6.152220  6.952503  6.708798  6.291183  6.415385  6.547330  6.338425  6.953326  6.727684  6.488794  6.474973 
dram[6]:  7.072248  6.731441  6.769145  6.852643  6.073145  5.980433  6.818868  6.680641  6.924649  6.785983  6.625307  6.649815  6.599773  6.544432  6.545263  6.324517 
dram[7]:  6.582711  6.535525  6.447146  6.344433  6.668198  6.226152  7.031128  6.844697  5.935412  5.966405  6.561091  6.483001  7.219603  6.837838  6.164682  6.234704 
dram[8]:  6.823009  6.723010  6.782222  6.980549  6.213362  6.031414  7.023316  6.914541  6.795918  6.741772  6.706311  6.633853  6.818501  6.685058  6.730519  6.330957 
dram[9]:  6.717484  6.637513  6.409664  6.399790  6.706635  6.545455  6.828715  6.776250  6.170139  6.174971  6.734470  6.508834  7.159902  7.114914  6.209184  6.151669 
dram[10]:  6.875546  6.807568  6.654307  6.644880  6.213362  6.032461  7.318489  7.077024  6.597772  6.307693  6.524610  6.434319  6.861751  6.577434  6.513918  6.289556 
average row locality = 1019930/154820 = 6.587844
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4125      4120      4099      4099      3936      3935      3597      3596      3657      3655      3665      3664      4020      4015      4138      4137 
dram[1]:      4128      4125      4028      4024      4006      4003      3591      3590      3661      3658      3675      3677      4025      4018      4140      4138 
dram[2]:      4196      4192      4025      4022      4008      4007      3594      3590      3661      3659      3678      3678      4021      4016      4079      4078 
dram[3]:      4197      4191      4027      4023      4012      4008      3592      3591      3665      3663      3665      3664      4026      4020      4074      4073 
dram[4]:      4196      4192      4027      4023      3952      3952      3660      3659      3660      3660      3663      3662      4021      4015      4077      4074 
dram[5]:      4125      4123      4083      4080      3952      3950      3656      3654      3663      3661      3668      3667      4023      4018      4078      4078 
dram[6]:      4121      4120      4086      4079      3942      3937      3661      3658      3662      3662      3666      3666      3951      3948      4150      4149 
dram[7]:      4122      4117      4086      4084      3938      3939      3661      3661      3614      3612      3738      3737      3949      3949      4146      4148 
dram[8]:      4122      4119      4091      4088      3918      3912      3662      3661      3612      3610      3733      3733      3953      3946      4151      4149 
dram[9]:      4189      4187      4089      4086      3913      3912      3662      3661      3615      3613      3736      3733      3951      3950      4083      4082 
dram[10]:      4186      4185      4089      4087      3918      3913      3663      3661      3615      3614      3686      3688      4020      4010      4082      4080 
total reads: 687290
bank skew: 4197/3590 = 1.17
chip skew: 62504/62458 = 1.00
number of total write accesses:
dram[0]:      2046      2046      2024      2024      1859      1859      1694      1694      1760      1760      1738      1738      1936      1936      2057      2057 
dram[1]:      2046      2046      1958      1958      1925      1925      1694      1694      1760      1760      1738      1738      1936      1936      2057      2057 
dram[2]:      2112      2112      1958      1958      1925      1925      1694      1694      1760      1760      1738      1738      1936      1936      2002      2002 
dram[3]:      2112      2112      1958      1958      1925      1925      1694      1694      1760      1760      1727      1727      1936      1936      2002      2002 
dram[4]:      2112      2112      1958      1958      1870      1870      1760      1760      1760      1760      1727      1727      1936      1936      2002      2002 
dram[5]:      2046      2046      2013      2013      1870      1870      1760      1760      1760      1760      1727      1727      1936      1936      2002      2002 
dram[6]:      2046      2046      2013      2013      1870      1870      1760      1760      1760      1760      1727      1727      1870      1870      2068      2068 
dram[7]:      2046      2046      2013      2013      1870      1870      1760      1760      1716      1716      1793      1793      1870      1870      2068      2068 
dram[8]:      2046      2046      2013      2013      1848      1848      1760      1760      1716      1716      1793      1793      1870      1870      2068      2068 
dram[9]:      2112      2112      2013      2013      1848      1848      1760      1760      1716      1716      1793      1793      1870      1870      2002      2002 
dram[10]:      2112      2112      2013      2013      1848      1848      1760      1760      1716      1716      1749      1749      1936      1936      2002      2002 
total reads: 332640
bank skew: 2112/1694 = 1.25
chip skew: 30272/30228 = 1.00
average mf latency per bank:
dram[0]:       2582      1334      2576      1156      2193      1111      2351      1125      2372      1269      2272      1070      2368      1236      2601      1305
dram[1]:       2433      1257      2443      1198      2276      1111      2483      1152      2528      1319      2278      1053      2444      1270      2476      1280
dram[2]:       2576      1282      2458      1206      2407      1156      2412      1096      2455      1282      2268      1082      2351      1248      2400      1277
dram[3]:       2663      1311      2507      1190      2376      1133      2343      1090      2336      1260      2116      1076      2386      1267      2454      1286
dram[4]:       2647      1334      2373      1144      2299      1174      2313      1084      2491      1286      2149      1106      2582      1298      2482      1323
dram[5]:       2461      1312      2329      1156      2333      1171      2428      1110      2611      1319      2215      1181      2676      1294      2472      1313
dram[6]:       2511      1348      2505      1226      2336      1134      2446      1119      2512      1278      2193      1169      2581      1339      2634      1331
dram[7]:       2451      1332      2562      1223      2223      1110      2371      1110      2495      1306      2286      1139      2516      1315      2765      1359
dram[8]:       2483      1329      2387      1175      2161      1107      2472      1156      2570      1309      2436      1158      2548      1314      2694      1316
dram[9]:       2458      1303      2512      1211      2301      1163      2521      1155      2527      1309      2461      1113      2382      1297      2567      1334
dram[10]:       2516      1276      2689      1228      2287      1138      2525      1151      2342      1281      2279      1065      2283      1241      2615      1359
maximum mf latency per bank:
dram[0]:     169875    147891    171195    145304    166569    165999    161366    160933    166560    166127    152968    137340    171083    142682    165994    147913
dram[1]:     170110    147905    145735    145290    166570    166119    161361    160930    166558    165992    152971    137490    171209    142553    165992    147894
dram[2]:     170112    147911    145732    145300    166569    166011    161357    160934    166560    166127    152969    137469    171203    142676    165995    147894
dram[3]:     170112    147905    145738    145285    166586    166133    161366    160909    166557    165994    152975    152799    171201    142547    165989    147890
dram[4]:     170119    147911    171084    145287    166598    166139    161358    160943    166557    166108    152966    152912    171210    142665    165996    147765
dram[5]:     170110    147904    171196    145284    166583    166154    161350    160904    166560    166008    160139    159602    171210    142549    165876    147890
dram[6]:     170112    147911    171082    145285    166583    166138    161348    160782    166573    166127    160251    159805    171206    147589    165993    147763
dram[7]:     169874    147893    171197    145305    166579    166139    161349    160916    166573    166130    160136    159573    171084    147704    165872    147915
dram[8]:     170113    147892    171084    145300    166569    166134    161350    160783    166568    166142    160251    159795    171201    165819    165990    147876
dram[9]:     169874    147904    171198    145305    166569    166010    161347    160905    166560    166131    160139    159578    171085    165947    165872    147904
dram[10]:     170112    147900    171082    145303    166569    166134    161348    160786    166558    165989    160252    159796    171202    142685    165991    147905
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6461728 n_nop=6063038 n_act=13981 n_pre=13965 n_req=92686 n_rd=249832 n_write=120912 bw_util=0.1148
n_activity=1318323 dram_eff=0.5624
bk0: 16500a 6309944i bk1: 16480a 6315675i bk2: 16396a 6309162i bk3: 16396a 6314585i bk4: 15744a 6320910i bk5: 15740a 6323829i bk6: 14388a 6329185i bk7: 14384a 6336119i bk8: 14628a 6328563i bk9: 14620a 6329117i bk10: 14660a 6328471i bk11: 14656a 6334804i bk12: 16080a 6314695i bk13: 16060a 6319407i bk14: 16552a 6305015i bk15: 16548a 6309231i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.459488
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6461728 n_nop=6062860 n_act=14012 n_pre=13996 n_req=92715 n_rd=249948 n_write=120912 bw_util=0.1148
n_activity=1322263 dram_eff=0.5609
bk0: 16512a 6310050i bk1: 16500a 6314441i bk2: 16112a 6311054i bk3: 16096a 6317789i bk4: 16024a 6318221i bk5: 16012a 6319606i bk6: 14364a 6331387i bk7: 14360a 6335196i bk8: 14644a 6329356i bk9: 14632a 6331691i bk10: 14700a 6331288i bk11: 14708a 6333911i bk12: 16100a 6313454i bk13: 16072a 6318868i bk14: 16560a 6305059i bk15: 16552a 6308997i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.464754
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6461728 n_nop=6062826 n_act=13951 n_pre=13935 n_req=92754 n_rd=250016 n_write=121000 bw_util=0.1148
n_activity=1319459 dram_eff=0.5624
bk0: 16784a 6305239i bk1: 16768a 6310824i bk2: 16100a 6312547i bk3: 16088a 6318669i bk4: 16032a 6317494i bk5: 16028a 6322383i bk6: 14376a 6329728i bk7: 14360a 6335261i bk8: 14644a 6330684i bk9: 14636a 6330499i bk10: 14712a 6329376i bk11: 14712a 6331407i bk12: 16084a 6313970i bk13: 16064a 6320775i bk14: 16316a 6306212i bk15: 16312a 6310052i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.456597
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6461728 n_nop=6062546 n_act=14161 n_pre=14145 n_req=92719 n_rd=249964 n_write=120912 bw_util=0.1148
n_activity=1319160 dram_eff=0.5623
bk0: 16788a 6304701i bk1: 16764a 6309898i bk2: 16108a 6312955i bk3: 16092a 6314877i bk4: 16048a 6316886i bk5: 16032a 6321187i bk6: 14368a 6330479i bk7: 14364a 6332017i bk8: 14660a 6326429i bk9: 14652a 6329228i bk10: 14660a 6331184i bk11: 14656a 6333612i bk12: 16104a 6312403i bk13: 16080a 6314589i bk14: 16296a 6307859i bk15: 16292a 6312853i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.460691
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7fde772fb090 :  mf: uid=14139612, sid03:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (8367250), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6461728 n_nop=6062518 n_act=14128 n_pre=14112 n_req=92743 n_rd=249970 n_write=121000 bw_util=0.1148
n_activity=1321088 dram_eff=0.5616
bk0: 16784a 6306005i bk1: 16768a 6309577i bk2: 16108a 6313485i bk3: 16092a 6318830i bk4: 15808a 6318714i bk5: 15806a 6323455i bk6: 14640a 6325290i bk7: 14636a 6331678i bk8: 14640a 6327316i bk9: 14640a 6330376i bk10: 14652a 6329653i bk11: 14648a 6336348i bk12: 16084a 6314034i bk13: 16060a 6318576i bk14: 16308a 6308983i bk15: 16296a 6310055i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.456553
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6461728 n_nop=6062566 n_act=14175 n_pre=14159 n_req=92707 n_rd=249916 n_write=120912 bw_util=0.1148
n_activity=1320447 dram_eff=0.5617
bk0: 16500a 6306839i bk1: 16492a 6312796i bk2: 16332a 6311324i bk3: 16320a 6312609i bk4: 15808a 6319057i bk5: 15800a 6320610i bk6: 14624a 6327821i bk7: 14616a 6331702i bk8: 14652a 6326357i bk9: 14644a 6329440i bk10: 14672a 6331564i bk11: 14668a 6337143i bk12: 16092a 6314488i bk13: 16072a 6318539i bk14: 16312a 6308609i bk15: 16312a 6314563i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.454796
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6461728 n_nop=6062954 n_act=14023 n_pre=14007 n_req=92686 n_rd=249832 n_write=120912 bw_util=0.1148
n_activity=1319231 dram_eff=0.5621
bk0: 16484a 6306898i bk1: 16480a 6313890i bk2: 16344a 6310496i bk3: 16316a 6314997i bk4: 15768a 6317915i bk5: 15748a 6324351i bk6: 14644a 6327458i bk7: 14632a 6331944i bk8: 14648a 6329277i bk9: 14648a 6330581i bk10: 14664a 6329678i bk11: 14664a 6334432i bk12: 15804a 6315443i bk13: 15792a 6323739i bk14: 16600a 6304938i bk15: 16596a 6305889i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.459538
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6461728 n_nop=6062046 n_act=14303 n_pre=14287 n_req=92773 n_rd=250004 n_write=121088 bw_util=0.1149
n_activity=1320747 dram_eff=0.5619
bk0: 16488a 6306439i bk1: 16468a 6314516i bk2: 16344a 6310527i bk3: 16336a 6313439i bk4: 15752a 6320908i bk5: 15756a 6323227i bk6: 14644a 6328057i bk7: 14644a 6330528i bk8: 14456a 6326635i bk9: 14448a 6329733i bk10: 14952a 6325588i bk11: 14948a 6331137i bk12: 15796a 6317812i bk13: 15796a 6321202i bk14: 16584a 6305686i bk15: 16592a 6310372i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.452742
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents
MSHR: tag=0xc01eec80, atomic=0 1 entries : 0x7fde7749fdd0 :  mf: uid=14139611, sid03:w10, part=8, addr=0xc01eec80, load , size=128, unknown  status = IN_PARTITION_DRAM (8367247), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6461728 n_nop=6063202 n_act=13895 n_pre=13879 n_req=92688 n_rd=249840 n_write=120912 bw_util=0.1148
n_activity=1319257 dram_eff=0.5621
bk0: 16488a 6309003i bk1: 16476a 6315821i bk2: 16364a 6310989i bk3: 16352a 6317336i bk4: 15672a 6321554i bk5: 15648a 6324753i bk6: 14648a 6326733i bk7: 14644a 6330180i bk8: 14448a 6329777i bk9: 14440a 6334010i bk10: 14932a 6326579i bk11: 14932a 6331010i bk12: 15812a 6315320i bk13: 15784a 6321375i bk14: 16604a 6304769i bk15: 16596a 6306469i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.459811
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6461728 n_nop=6062740 n_act=14122 n_pre=14106 n_req=92690 n_rd=249848 n_write=120912 bw_util=0.1148
n_activity=1319020 dram_eff=0.5622
bk0: 16756a 6304535i bk1: 16748a 6311577i bk2: 16356a 6310990i bk3: 16344a 6313903i bk4: 15652a 6325046i bk5: 15648a 6327286i bk6: 14648a 6325889i bk7: 14644a 6332133i bk8: 14460a 6329205i bk9: 14452a 6331868i bk10: 14944a 6326066i bk11: 14932a 6330802i bk12: 15804a 6316018i bk13: 15800a 6324164i bk14: 16332a 6307526i bk15: 16328a 6311833i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.45708
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6461728 n_nop=6062528 n_act=14070 n_pre=14054 n_req=92769 n_rd=249988 n_write=121088 bw_util=0.1149
n_activity=1321862 dram_eff=0.5614
bk0: 16744a 6307670i bk1: 16740a 6310538i bk2: 16356a 6311750i bk3: 16348a 6315377i bk4: 15672a 6321900i bk5: 15652a 6325186i bk6: 14652a 6328921i bk7: 14644a 6332360i bk8: 14460a 6331591i bk9: 14456a 6333050i bk10: 14744a 6328996i bk11: 14752a 6333928i bk12: 16080a 6312600i bk13: 16040a 6317676i bk14: 16328a 6311122i bk15: 16320a 6310215i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.457129

========= L2 cache stats =========
L2_cache_bank[0]: Access = 46542, Miss = 31237, Miss_rate = 0.671, Pending_hits = 359, Reservation_fails = 0
L2_cache_bank[1]: Access = 46492, Miss = 31221, Miss_rate = 0.672, Pending_hits = 1296, Reservation_fails = 0
L2_cache_bank[2]: Access = 46514, Miss = 31254, Miss_rate = 0.672, Pending_hits = 313, Reservation_fails = 0
L2_cache_bank[3]: Access = 46508, Miss = 31233, Miss_rate = 0.672, Pending_hits = 1290, Reservation_fails = 0
L2_cache_bank[4]: Access = 46530, Miss = 31262, Miss_rate = 0.672, Pending_hits = 338, Reservation_fails = 0
L2_cache_bank[5]: Access = 46519, Miss = 31242, Miss_rate = 0.672, Pending_hits = 1291, Reservation_fails = 0
L2_cache_bank[6]: Access = 46475, Miss = 31258, Miss_rate = 0.673, Pending_hits = 333, Reservation_fails = 0
L2_cache_bank[7]: Access = 46475, Miss = 31233, Miss_rate = 0.672, Pending_hits = 1283, Reservation_fails = 0
L2_cache_bank[8]: Access = 46547, Miss = 31256, Miss_rate = 0.671, Pending_hits = 356, Reservation_fails = 1
L2_cache_bank[9]: Access = 46558, Miss = 31237, Miss_rate = 0.671, Pending_hits = 1314, Reservation_fails = 0
L2_cache_bank[10]: Access = 46536, Miss = 31248, Miss_rate = 0.671, Pending_hits = 350, Reservation_fails = 0
L2_cache_bank[11]: Access = 46514, Miss = 31231, Miss_rate = 0.671, Pending_hits = 1321, Reservation_fails = 0
L2_cache_bank[12]: Access = 46492, Miss = 31239, Miss_rate = 0.672, Pending_hits = 319, Reservation_fails = 0
L2_cache_bank[13]: Access = 46514, Miss = 31219, Miss_rate = 0.671, Pending_hits = 1311, Reservation_fails = 0
L2_cache_bank[14]: Access = 46580, Miss = 31254, Miss_rate = 0.671, Pending_hits = 329, Reservation_fails = 0
L2_cache_bank[15]: Access = 46580, Miss = 31247, Miss_rate = 0.671, Pending_hits = 1312, Reservation_fails = 0
L2_cache_bank[16]: Access = 46525, Miss = 31242, Miss_rate = 0.672, Pending_hits = 327, Reservation_fails = 0
L2_cache_bank[17]: Access = 46503, Miss = 31218, Miss_rate = 0.671, Pending_hits = 1285, Reservation_fails = 0
L2_cache_bank[18]: Access = 46503, Miss = 31238, Miss_rate = 0.672, Pending_hits = 324, Reservation_fails = 0
L2_cache_bank[19]: Access = 46525, Miss = 31224, Miss_rate = 0.671, Pending_hits = 1294, Reservation_fails = 0
L2_cache_bank[20]: Access = 46580, Miss = 31259, Miss_rate = 0.671, Pending_hits = 340, Reservation_fails = 0
L2_cache_bank[21]: Access = 46580, Miss = 31238, Miss_rate = 0.671, Pending_hits = 1291, Reservation_fails = 0
L2_total_cache_accesses = 1023592
L2_total_cache_misses = 687290
L2_total_cache_miss_rate = 0.6714
L2_total_cache_pending_hits = 17976
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 315736
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17808
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 356904
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2272
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 330368
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 141
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 690448
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 332640
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.011
L2_cache_fill_port_util = 0.036

icnt_total_pkts_mem_to_simt=3288384
icnt_total_pkts_simt_to_mem=2354152
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.52852
	minimum = 6
	maximum = 44
Network latency average = 8.40075
	minimum = 6
	maximum = 44
Slowest packet = 1956219
Flit latency average = 6.8612
	minimum = 6
	maximum = 40
Slowest flit = 5475536
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0237392
	minimum = 0.0187856 (at node 0)
	maximum = 0.0281784 (at node 3)
Accepted packet rate average = 0.0237392
	minimum = 0.0187856 (at node 0)
	maximum = 0.0281784 (at node 3)
Injected flit rate average = 0.0654289
	minimum = 0.0432885 (at node 0)
	maximum = 0.0867301 (at node 42)
Accepted flit rate average= 0.0654289
	minimum = 0.0602364 (at node 0)
	maximum = 0.0903545 (at node 3)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.58826 (22 samples)
	minimum = 6 (22 samples)
	maximum = 48.8636 (22 samples)
Network latency average = 8.43492 (22 samples)
	minimum = 6 (22 samples)
	maximum = 45.9091 (22 samples)
Flit latency average = 6.90613 (22 samples)
	minimum = 6 (22 samples)
	maximum = 42.1818 (22 samples)
Fragmentation average = 0 (22 samples)
	minimum = 0 (22 samples)
	maximum = 0 (22 samples)
Injected packet rate average = 0.0219644 (22 samples)
	minimum = 0.0173811 (22 samples)
	maximum = 0.0260716 (22 samples)
Accepted packet rate average = 0.0219644 (22 samples)
	minimum = 0.0173811 (22 samples)
	maximum = 0.0260716 (22 samples)
Injected flit rate average = 0.0605373 (22 samples)
	minimum = 0.0400519 (22 samples)
	maximum = 0.0802471 (22 samples)
Accepted flit rate average = 0.0605373 (22 samples)
	minimum = 0.0557332 (22 samples)
	maximum = 0.0835994 (22 samples)
Injected packet size average = 2.75615 (22 samples)
Accepted packet size average = 2.75615 (22 samples)
Hops average = 1 (22 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 23 min, 16 sec (8596 sec)
gpgpu_simulation_rate = 73833 (inst/sec)
gpgpu_simulation_rate = 973 (cycle/sec)
GPGPU-Sim uArch: Shader 9 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 23: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 23 
gpu_sim_cycle = 38819
gpu_sim_insn = 28848876
gpu_ipc =     743.1638
gpu_tot_sim_cycle = 8628220
gpu_tot_sim_insn = 663524148
gpu_tot_ipc =      76.9016
gpu_tot_issued_cta = 1472
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 11957
partiton_reqs_in_parallel = 854018
partiton_reqs_in_parallel_total    = 76558922
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       8.9721
partiton_reqs_in_parallel_util = 854018
partiton_reqs_in_parallel_util_total    = 76558922
gpu_sim_cycle_parition_util = 38819
gpu_tot_sim_cycle_parition_util    = 3479951
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1023592
L2_BW  =     113.5484 GB/Sec
L2_BW_total  =      11.7554 GB/Sec
gpu_total_sim_rate=76232

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 13322244
	L1I_total_cache_misses = 2440
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 41216
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0396
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 39584
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 13319804
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2440
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 41216
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 13322244
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
111021, 106715, 106874, 110770, 111042, 106757, 106908, 110747, 29004, 27829, 27954, 18078, 
gpgpu_n_tot_thrd_icount = 766346752
gpgpu_n_tot_w_icount = 23948336
gpgpu_n_stall_shd_mem = 14270
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 721832
gpgpu_n_mem_write_global = 347760
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 17622784
gpgpu_n_store_insn = 10954440
gpgpu_n_shmem_insn = 72571624
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1318912
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 675
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 12151
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:678616	W0_Idle:2807225	W0_Scoreboard:168307722	W1:1391040	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:9388140	W32:13169156
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5774656 {8:721832,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 47295360 {136:347760,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 81476672 {40:173880,136:547952,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2782080 {8:347760,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 421 
maxdqlatency = 0 
maxmflatency = 171210 
averagemflatency = 1756 
max_icnt2mem_latency = 170961 
max_icnt2sh_latency = 8628219 
mrq_lat_table:498355 	79149 	50607 	120035 	139683 	100265 	54243 	23201 	1016 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	673768 	378054 	812 	18 	104 	162 	159 	695 	2110 	9971 	3767 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	21 	930852 	40682 	263 	0 	81286 	1 	1 	4 	38 	98 	152 	159 	714 	2101 	9970 	3754 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	605123 	115014 	1721 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	252 	2016 	6004 	82448 	241920 	15120 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2694 	207 	14 	1 	3 	3 	7 	28 	131 	453 	134 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    325633    325265    350478    350014    291247    291356    336053    335594    418343    417887    307915    307794    363622    363158    321496    321957 
dram[1]:    325633    325277    350598    350132    291237    291228    336047    335589    418330    417764    307906    307781    363625    363160    321481    321947 
dram[2]:    325625    325266    350479    350016    291246    291354    336050    335587    418338    417880    307915    307794    363629    363051    360542    361005 
dram[3]:    325627    325265    350590    350125    291238    291237    336047    335590    418222    417760    307915    307795    363625    363161    321492    360978 
dram[4]:    325636    325270    350476    350012    291245    291354    336046    335584    418338    417870    308016    308027    363516    363047    321608    360996 
dram[5]:    325625    325263    350597    350133    291246    291451    336046    335589    418211    417756    307798    307679    363635    363172    321483    321944 
dram[6]:    325625    325263    350590    350019    291244    291355    336051    335592    418326    417873    308022    308031    363509    363040    321605    322072 
dram[7]:    325628    325262    350590    350122    291244    291354    336049    335586    418215    417762    307786    307679    363633    363169    321484    321946 
dram[8]:    325627    325262    350601    350133    291247    291465    336056    335596    418339    417881    308012    308016    363513    363051    321601    322056 
dram[9]:    325627    325263    350598    350029    291245    291355    336053    335597    418339    417886    307792    307671    363628    363164    321490    321946 
dram[10]:    325631    325263    350590    350127    291245    291237    336045    335584    418323    417860    307905    307800    363627    363163    321489    321946 
average row accesses per activate:
dram[0]:  6.991333  6.688797  6.760042  6.738672  6.769317  6.738016  6.807125  6.731470  6.931457  6.929008  6.720238  6.570431  7.433333  7.331375  6.704240  6.627812 
dram[1]:  7.048035  7.130387  6.498960  6.481328  6.464995  6.316649  7.399733  7.177691  6.944853  7.001236  6.508631  6.386004  7.085034  7.021372  7.087432  6.795598 
dram[2]:  7.193021  7.012766  6.989933  6.909292  6.577046  6.718784  6.974811  6.643457  7.284062  6.968019  6.736905  6.445330  7.355712  7.205543  6.526154  6.324056 
dram[3]:  6.973573  7.187568  6.573081  6.446852  6.377961  6.420125  7.208333  6.867246  6.743163  6.748809  6.514451  6.558789  7.126568  6.907080  6.880952  6.573940 
dram[4]:  7.193021  7.035219  6.961024  6.724435  6.294301  6.160244  6.855072  6.700118  7.029777  6.943627  6.811367  6.744910  7.016854  7.057693  6.578076  6.396378 
dram[5]:  6.976216  6.855473  6.765143  6.662827  6.434322  6.344828  7.179747  6.931540  6.478857  6.604895  6.744019  6.531866  7.172216  6.943270  6.675761  6.661780 
dram[6]:  7.295249  6.948276  6.975904  7.045404  6.264463  6.170061  7.043424  6.902677  7.120603  6.980296  6.823245  6.848117  6.826622  6.755260  6.748963  6.524574 
dram[7]:  6.796628  6.748691  6.634375  6.530256  6.870749  6.420551  7.259591  7.069738  6.116355  6.147903  6.760234  6.680925  7.440244  7.053179  6.349609  6.420533 
dram[8]:  7.041485  6.939720  6.989035  7.190745  6.406816  6.221532  7.251596  7.140881  6.988708  6.933998  6.907895  6.834320  7.049654  6.913832  6.937100  6.531125 
dram[9]:  6.935790  6.854319  6.596273  6.586349  6.909195  6.745230  7.053416  7.000000  6.353478  6.358448  6.936375  6.707317  7.379685  7.334135  6.379759  6.334328 
dram[10]:  7.096983  7.027748  6.858988  6.849463  6.406816  6.222567  7.551862  7.306306  6.786845  6.493007  6.721893  6.630105  7.095455  6.805677  6.701053  6.474059 
average row locality = 1066554/157042 = 6.791521
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4314      4309      4283      4283      4109      4108      3770      3769      3823      3821      3827      3826      4212      4207      4330      4329 
dram[1]:      4317      4314      4209      4205      4182      4179      3764      3763      3827      3824      3838      3840      4217      4210      4332      4330 
dram[2]:      4388      4384      4206      4203      4184      4183      3767      3763      3827      3825      3841      3841      4213      4208      4268      4267 
dram[3]:      4389      4383      4208      4204      4188      4184      3765      3764      3831      3829      3828      3827      4218      4212      4263      4262 
dram[4]:      4388      4384      4208      4204      4126      4126      3836      3835      3826      3826      3826      3825      4213      4207      4266      4263 
dram[5]:      4314      4312      4266      4263      4126      4124      3832      3830      3829      3827      3831      3830      4215      4210      4267      4267 
dram[6]:      4310      4309      4269      4262      4116      4111      3837      3834      3828      3828      3829      3829      4140      4137      4342      4341 
dram[7]:      4311      4306      4269      4267      4112      4113      3837      3837      3778      3776      3904      3903      4138      4138      4338      4340 
dram[8]:      4311      4308      4274      4271      4091      4085      3838      3837      3776      3774      3899      3899      4142      4135      4343      4341 
dram[9]:      4381      4379      4272      4269      4086      4085      3838      3837      3778      3776      3902      3899      4140      4139      4272      4271 
dram[10]:      4378      4377      4272      4270      4091      4086      3839      3837      3778      3777      3850      3852      4212      4202      4271      4269 
total reads: 718794
bank skew: 4389/3763 = 1.17
chip skew: 65368/65320 = 1.00
number of total write accesses:
dram[0]:      2139      2139      2112      2112      1936      1936      1771      1771      1840      1840      1818      1818      2032      2032      2153      2153 
dram[1]:      2139      2139      2043      2043      2005      2005      1771      1771      1840      1840      1818      1818      2032      2032      2153      2153 
dram[2]:      2208      2208      2043      2043      2005      2005      1771      1771      1840      1840      1818      1818      2032      2032      2095      2095 
dram[3]:      2208      2208      2043      2043      2005      2005      1771      1771      1840      1840      1807      1807      2032      2032      2095      2095 
dram[4]:      2208      2208      2043      2043      1948      1948      1840      1840      1840      1840      1807      1807      2032      2032      2095      2095 
dram[5]:      2139      2139      2100      2100      1948      1948      1840      1840      1840      1840      1807      1807      2032      2032      2095      2095 
dram[6]:      2139      2139      2100      2100      1948      1948      1840      1840      1840      1840      1807      1807      1963      1963      2164      2164 
dram[7]:      2139      2139      2100      2100      1948      1948      1840      1840      1794      1794      1876      1876      1963      1963      2164      2164 
dram[8]:      2139      2139      2100      2100      1925      1925      1840      1840      1794      1794      1876      1876      1963      1963      2164      2164 
dram[9]:      2208      2208      2100      2100      1925      1925      1840      1840      1794      1794      1876      1876      1963      1963      2095      2095 
dram[10]:      2208      2208      2100      2100      1925      1925      1840      1840      1794      1794      1830      1830      2032      2032      2095      2095 
total reads: 347760
bank skew: 2208/1771 = 1.25
chip skew: 31648/31602 = 1.00
average mf latency per bank:
dram[0]:       2479      1285      2477      1116      2111      1075      2255      1084      2279      1223      2184      1033      2269      1189      2495      1256
dram[1]:       2336      1212      2348      1157      2191      1074      2381      1110      2428      1271      2189      1017      2341      1222      2376      1232
dram[2]:       2473      1235      2363      1164      2317      1117      2313      1057      2358      1236      2180      1044      2253      1200      2303      1230
dram[3]:       2557      1264      2410      1149      2287      1096      2248      1051      2244      1214      2034      1039      2286      1218      2355      1238
dram[4]:       2541      1285      2282      1104      2213      1135      2218      1045      2392      1240      2065      1067      2473      1248      2382      1274
dram[5]:       2363      1264      2240      1116      2246      1132      2328      1069      2507      1271      2129      1139      2562      1245      2372      1264
dram[6]:       2411      1298      2409      1183      2248      1096      2346      1079      2413      1232      2107      1127      2472      1287      2527      1281
dram[7]:       2354      1284      2463      1181      2140      1073      2274      1070      2396      1259      2197      1099      2410      1264      2652      1308
dram[8]:       2384      1280      2296      1134      2081      1070      2371      1113      2468      1262      2340      1118      2440      1264      2584      1268
dram[9]:       2360      1255      2415      1169      2215      1124      2418      1113      2427      1262      2365      1074      2282      1247      2463      1285
dram[10]:       2415      1230      2585      1185      2202      1100      2421      1109      2250      1235      2190      1028      2188      1193      2508      1309
maximum mf latency per bank:
dram[0]:     169875    147891    171195    145304    166569    165999    161366    160933    166560    166127    152968    137340    171083    142682    165994    147913
dram[1]:     170110    147905    145735    145290    166570    166119    161361    160930    166558    165992    152971    137490    171209    142553    165992    147894
dram[2]:     170112    147911    145732    145300    166569    166011    161357    160934    166560    166127    152969    137469    171203    142676    165995    147894
dram[3]:     170112    147905    145738    145285    166586    166133    161366    160909    166557    165994    152975    152799    171201    142547    165989    147890
dram[4]:     170119    147911    171084    145287    166598    166139    161358    160943    166557    166108    152966    152912    171210    142665    165996    147765
dram[5]:     170110    147904    171196    145284    166583    166154    161350    160904    166560    166008    160139    159602    171210    142549    165876    147890
dram[6]:     170112    147911    171082    145285    166583    166138    161348    160782    166573    166127    160251    159805    171206    147589    165993    147763
dram[7]:     169874    147893    171197    145305    166579    166139    161349    160916    166573    166130    160136    159573    171084    147704    165872    147915
dram[8]:     170113    147892    171084    145300    166569    166134    161350    160783    166568    166142    160251    159795    171201    165819    165990    147876
dram[9]:     169874    147904    171198    145305    166569    166010    161347    160905    166560    166131    160139    159578    171085    165947    165872    147904
dram[10]:     170112    147900    171082    145303    166569    166134    161348    160786    166558    165989    160252    159796    171202    142685    165991    147905
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6533808 n_nop=6117778 n_act=14179 n_pre=14163 n_req=96922 n_rd=261280 n_write=126408 bw_util=0.1187
n_activity=1374261 dram_eff=0.5642
bk0: 17256a 6375472i bk1: 17236a 6382099i bk2: 17132a 6374709i bk3: 17132a 6380360i bk4: 16436a 6387327i bk5: 16432a 6390104i bk6: 15080a 6395212i bk7: 15076a 6402534i bk8: 15292a 6394771i bk9: 15284a 6395799i bk10: 15308a 6394988i bk11: 15304a 6401369i bk12: 16848a 6380145i bk13: 16828a 6385281i bk14: 17320a 6369952i bk15: 17316a 6374858i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.476835
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6533808 n_nop=6117568 n_act=14222 n_pre=14206 n_req=96953 n_rd=261404 n_write=126408 bw_util=0.1187
n_activity=1378014 dram_eff=0.5629
bk0: 17268a 6375308i bk1: 17256a 6380458i bk2: 16836a 6376682i bk3: 16820a 6383820i bk4: 16728a 6384594i bk5: 16716a 6386180i bk6: 15056a 6397428i bk7: 15052a 6401950i bk8: 15308a 6395569i bk9: 15296a 6398182i bk10: 15352a 6397898i bk11: 15360a 6400609i bk12: 16868a 6378458i bk13: 16840a 6384717i bk14: 17328a 6370342i bk15: 17320a 6374356i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.482877
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents
MSHR: tag=0xc03ef480, atomic=0 1 entries : 0x7fde77a62820 :  mf: uid=14782254, sid13:w10, part=2, addr=0xc03ef480, load , size=128, unknown  status = IN_PARTITION_L2_FILL_QUEUE (8628219), 

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6533808 n_nop=6117558 n_act=14149 n_pre=14133 n_req=96992 n_rd=261472 n_write=126496 bw_util=0.1188
n_activity=1375062 dram_eff=0.5643
bk0: 17552a 6370145i bk1: 17536a 6376650i bk2: 16824a 6378343i bk3: 16812a 6384902i bk4: 16736a 6383919i bk5: 16732a 6388384i bk6: 15068a 6395781i bk7: 15052a 6401419i bk8: 15308a 6397061i bk9: 15300a 6397174i bk10: 15364a 6395900i bk11: 15364a 6398129i bk12: 16852a 6378942i bk13: 16832a 6386461i bk14: 17072a 6371218i bk15: 17068a 6375450i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.472895
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6533808 n_nop=6117258 n_act=14369 n_pre=14353 n_req=96957 n_rd=261420 n_write=126408 bw_util=0.1187
n_activity=1374974 dram_eff=0.5641
bk0: 17556a 6369811i bk1: 17532a 6375530i bk2: 16832a 6378594i bk3: 16816a 6381114i bk4: 16752a 6382887i bk5: 16736a 6387990i bk6: 15060a 6396980i bk7: 15056a 6398437i bk8: 15324a 6392379i bk9: 15316a 6395709i bk10: 15312a 6397524i bk11: 15308a 6400308i bk12: 16872a 6377941i bk13: 16848a 6380220i bk14: 17052a 6372948i bk15: 17048a 6378774i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.477796
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc03ef680, atomic=0 1 entries : 0x7fde77a169a0 :  mf: uid=14782255, sid13:w11, part=4, addr=0xc03ef680, load , size=128, unknown  status = IN_PARTITION_DRAM (8628214), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6533808 n_nop=6117232 n_act=14326 n_pre=14310 n_req=96985 n_rd=261436 n_write=126504 bw_util=0.1187
n_activity=1376926 dram_eff=0.5635
bk0: 17552a 6371132i bk1: 17536a 6375397i bk2: 16832a 6379162i bk3: 16816a 6384983i bk4: 16504a 6385151i bk5: 16504a 6389461i bk6: 15344a 6391276i bk7: 15340a 6397896i bk8: 15304a 6393788i bk9: 15304a 6396954i bk10: 15304a 6396285i bk11: 15300a 6403305i bk12: 16852a 6379476i bk13: 16828a 6384263i bk14: 17064a 6374284i bk15: 17052a 6375725i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.472891
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6533808 n_nop=6117282 n_act=14381 n_pre=14365 n_req=96945 n_rd=261372 n_write=126408 bw_util=0.1187
n_activity=1376329 dram_eff=0.5635
bk0: 17256a 6372317i bk1: 17248a 6378852i bk2: 17064a 6376869i bk3: 17052a 6378682i bk4: 16504a 6385938i bk5: 16496a 6387434i bk6: 15328a 6394382i bk7: 15320a 6398273i bk8: 15316a 6392556i bk9: 15308a 6395584i bk10: 15324a 6397945i bk11: 15320a 6404227i bk12: 16860a 6379612i bk13: 16840a 6384280i bk14: 17068a 6373661i bk15: 17068a 6380354i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.47196
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6533808 n_nop=6117686 n_act=14221 n_pre=14205 n_req=96924 n_rd=261288 n_write=126408 bw_util=0.1187
n_activity=1374910 dram_eff=0.564
bk0: 17240a 6372178i bk1: 17236a 6380001i bk2: 17076a 6376264i bk3: 17048a 6380996i bk4: 16464a 6384034i bk5: 16444a 6390888i bk6: 15348a 6393552i bk7: 15336a 6398201i bk8: 15312a 6395787i bk9: 15312a 6396930i bk10: 15316a 6396247i bk11: 15316a 6401323i bk12: 16560a 6380809i bk13: 16548a 6389482i bk14: 17368a 6370076i bk15: 17364a 6371219i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.476758
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6533808 n_nop=6116746 n_act=14509 n_pre=14493 n_req=97015 n_rd=261468 n_write=126592 bw_util=0.1188
n_activity=1376656 dram_eff=0.5638
bk0: 17244a 6371737i bk1: 17224a 6380424i bk2: 17076a 6376392i bk3: 17068a 6379988i bk4: 16448a 6387486i bk5: 16452a 6390177i bk6: 15348a 6394292i bk7: 15348a 6396931i bk8: 15112a 6393042i bk9: 15104a 6396212i bk10: 15616a 6391708i bk11: 15612a 6397953i bk12: 16552a 6383384i bk13: 16552a 6386823i bk14: 17352a 6370713i bk15: 17360a 6375769i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.469922
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6533808 n_nop=6117942 n_act=14089 n_pre=14073 n_req=96926 n_rd=261296 n_write=126408 bw_util=0.1187
n_activity=1374952 dram_eff=0.564
bk0: 17244a 6374388i bk1: 17232a 6381888i bk2: 17096a 6376696i bk3: 17084a 6383620i bk4: 16364a 6387769i bk5: 16340a 6391201i bk6: 15352a 6392750i bk7: 15348a 6396302i bk8: 15104a 6396170i bk9: 15096a 6400659i bk10: 15596a 6392852i bk11: 15596a 6397246i bk12: 16568a 6380549i bk13: 16540a 6387481i bk14: 17372a 6370240i bk15: 17364a 6371502i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.477165
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7fde77b8f9b0 :  mf: uid=14782256, sid13:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (8628219), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6533808 n_nop=6117462 n_act=14330 n_pre=14314 n_req=96926 n_rd=261294 n_write=126408 bw_util=0.1187
n_activity=1374876 dram_eff=0.564
bk0: 17524a 6370232i bk1: 17516a 6377605i bk2: 17088a 6376633i bk3: 17074a 6380240i bk4: 16344a 6391484i bk5: 16340a 6393937i bk6: 15352a 6392048i bk7: 15348a 6398642i bk8: 15112a 6395538i bk9: 15104a 6398585i bk10: 15608a 6392381i bk11: 15596a 6397224i bk12: 16560a 6381651i bk13: 16556a 6389698i bk14: 17088a 6372680i bk15: 17084a 6377463i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.474162
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6533808 n_nop=6117252 n_act=14268 n_pre=14252 n_req=97009 n_rd=261444 n_write=126592 bw_util=0.1188
n_activity=1377641 dram_eff=0.5633
bk0: 17512a 6373185i bk1: 17508a 6376275i bk2: 17088a 6377492i bk3: 17080a 6381211i bk4: 16364a 6388475i bk5: 16344a 6391862i bk6: 15356a 6395189i bk7: 15348a 6398644i bk8: 15112a 6398107i bk9: 15108a 6399633i bk10: 15400a 6395074i bk11: 15408a 6400613i bk12: 16848a 6377708i bk13: 16808a 6383372i bk14: 17084a 6376679i bk15: 17076a 6375708i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.474182

========= L2 cache stats =========
L2_cache_bank[0]: Access = 48655, Miss = 32668, Miss_rate = 0.671, Pending_hits = 361, Reservation_fails = 0
L2_cache_bank[1]: Access = 48604, Miss = 32652, Miss_rate = 0.672, Pending_hits = 1298, Reservation_fails = 0
L2_cache_bank[2]: Access = 48627, Miss = 32686, Miss_rate = 0.672, Pending_hits = 315, Reservation_fails = 0
L2_cache_bank[3]: Access = 48622, Miss = 32665, Miss_rate = 0.672, Pending_hits = 1293, Reservation_fails = 0
L2_cache_bank[4]: Access = 48645, Miss = 32694, Miss_rate = 0.672, Pending_hits = 342, Reservation_fails = 0
L2_cache_bank[5]: Access = 48634, Miss = 32674, Miss_rate = 0.672, Pending_hits = 1294, Reservation_fails = 0
L2_cache_bank[6]: Access = 48588, Miss = 32690, Miss_rate = 0.673, Pending_hits = 336, Reservation_fails = 0
L2_cache_bank[7]: Access = 48587, Miss = 32665, Miss_rate = 0.672, Pending_hits = 1286, Reservation_fails = 0
L2_cache_bank[8]: Access = 48661, Miss = 32689, Miss_rate = 0.672, Pending_hits = 358, Reservation_fails = 1
L2_cache_bank[9]: Access = 48673, Miss = 32670, Miss_rate = 0.671, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[10]: Access = 48650, Miss = 32680, Miss_rate = 0.672, Pending_hits = 354, Reservation_fails = 0
L2_cache_bank[11]: Access = 48627, Miss = 32663, Miss_rate = 0.672, Pending_hits = 1324, Reservation_fails = 0
L2_cache_bank[12]: Access = 48604, Miss = 32671, Miss_rate = 0.672, Pending_hits = 322, Reservation_fails = 0
L2_cache_bank[13]: Access = 48627, Miss = 32651, Miss_rate = 0.671, Pending_hits = 1314, Reservation_fails = 0
L2_cache_bank[14]: Access = 48696, Miss = 32687, Miss_rate = 0.671, Pending_hits = 331, Reservation_fails = 0
L2_cache_bank[15]: Access = 48696, Miss = 32680, Miss_rate = 0.671, Pending_hits = 1314, Reservation_fails = 0
L2_cache_bank[16]: Access = 48639, Miss = 32674, Miss_rate = 0.672, Pending_hits = 329, Reservation_fails = 0
L2_cache_bank[17]: Access = 48616, Miss = 32650, Miss_rate = 0.672, Pending_hits = 1287, Reservation_fails = 0
L2_cache_bank[18]: Access = 48615, Miss = 32669, Miss_rate = 0.672, Pending_hits = 326, Reservation_fails = 0
L2_cache_bank[19]: Access = 48638, Miss = 32655, Miss_rate = 0.671, Pending_hits = 1296, Reservation_fails = 0
L2_cache_bank[20]: Access = 48696, Miss = 32691, Miss_rate = 0.671, Pending_hits = 343, Reservation_fails = 0
L2_cache_bank[21]: Access = 48696, Miss = 32670, Miss_rate = 0.671, Pending_hits = 1294, Reservation_fails = 0
L2_total_cache_accesses = 1070096
L2_total_cache_misses = 718794
L2_total_cache_miss_rate = 0.6717
L2_total_cache_pending_hits = 18033
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 330679
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17865
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 373288
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2272
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 345488
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 141
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 721832
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 347760
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.011
L2_cache_fill_port_util = 0.037

icnt_total_pkts_mem_to_simt=3437744
icnt_total_pkts_simt_to_mem=2461136
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.56917
	minimum = 6
	maximum = 40
Network latency average = 8.43991
	minimum = 6
	maximum = 40
Slowest packet = 2051892
Flit latency average = 6.91656
	minimum = 6
	maximum = 36
Slowest flit = 5779677
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.02396
	minimum = 0.0189603 (at node 0)
	maximum = 0.0284404 (at node 11)
Accepted packet rate average = 0.02396
	minimum = 0.0189603 (at node 0)
	maximum = 0.0284404 (at node 11)
Injected flit rate average = 0.0660374
	minimum = 0.0436911 (at node 0)
	maximum = 0.0875367 (at node 42)
Accepted flit rate average= 0.0660374
	minimum = 0.0607965 (at node 0)
	maximum = 0.0911948 (at node 11)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.58743 (23 samples)
	minimum = 6 (23 samples)
	maximum = 48.4783 (23 samples)
Network latency average = 8.43514 (23 samples)
	minimum = 6 (23 samples)
	maximum = 45.6522 (23 samples)
Flit latency average = 6.90658 (23 samples)
	minimum = 6 (23 samples)
	maximum = 41.913 (23 samples)
Fragmentation average = 0 (23 samples)
	minimum = 0 (23 samples)
	maximum = 0 (23 samples)
Injected packet rate average = 0.0220512 (23 samples)
	minimum = 0.0174498 (23 samples)
	maximum = 0.0261746 (23 samples)
Accepted packet rate average = 0.0220512 (23 samples)
	minimum = 0.0174498 (23 samples)
	maximum = 0.0261746 (23 samples)
Injected flit rate average = 0.0607764 (23 samples)
	minimum = 0.0402102 (23 samples)
	maximum = 0.0805641 (23 samples)
Accepted flit rate average = 0.0607764 (23 samples)
	minimum = 0.0559533 (23 samples)
	maximum = 0.0839297 (23 samples)
Injected packet size average = 2.75615 (23 samples)
Accepted packet size average = 2.75615 (23 samples)
Hops average = 1 (23 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 25 min, 4 sec (8704 sec)
gpgpu_simulation_rate = 76232 (inst/sec)
gpgpu_simulation_rate = 991 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 24: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 24 
gpu_sim_cycle = 39277
gpu_sim_insn = 28848876
gpu_ipc =     734.4979
gpu_tot_sim_cycle = 8889647
gpu_tot_sim_insn = 692373024
gpu_tot_ipc =      77.8853
gpu_tot_issued_cta = 1536
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 12452
partiton_reqs_in_parallel = 864094
partiton_reqs_in_parallel_total    = 77412940
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       8.8054
partiton_reqs_in_parallel_util = 864094
partiton_reqs_in_parallel_util_total    = 77412940
gpu_sim_cycle_parition_util = 39277
gpu_tot_sim_cycle_parition_util    = 3518770
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1070096
L2_BW  =     112.2243 GB/Sec
L2_BW_total  =      11.9055 GB/Sec
gpu_total_sim_rate=78571

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 13901472
	L1I_total_cache_misses = 2440
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 43008
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0379
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 41376
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 13899032
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2440
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 43008
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 13901472
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
115848, 111358, 111521, 115586, 115869, 111394, 111556, 115559, 29004, 27829, 27954, 18078, 
gpgpu_n_tot_thrd_icount = 799666176
gpgpu_n_tot_w_icount = 24989568
gpgpu_n_stall_shd_mem = 14301
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 753216
gpgpu_n_mem_write_global = 362880
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 18388992
gpgpu_n_store_insn = 11430720
gpgpu_n_shmem_insn = 75726912
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1376256
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 706
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 12151
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:708325	W0_Idle:2822586	W0_Scoreboard:169445811	W1:1451520	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:9796320	W32:13741728
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6025728 {8:753216,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 49351680 {136:362880,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 85019136 {40:181440,136:571776,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2903040 {8:362880,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 421 
maxdqlatency = 0 
maxmflatency = 171210 
averagemflatency = 1693 
max_icnt2mem_latency = 170961 
max_icnt2sh_latency = 8889646 
mrq_lat_table:517364 	81552 	52671 	125640 	146709 	105917 	57503 	24766 	1056 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	702091 	396209 	838 	18 	104 	162 	159 	695 	2110 	9971 	3767 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	21 	975212 	42811 	278 	0 	81286 	1 	1 	4 	38 	98 	152 	159 	714 	2101 	9970 	3754 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	631642 	119805 	1795 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	252 	2016 	6004 	82448 	241920 	30240 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2770 	209 	14 	1 	3 	3 	7 	28 	131 	453 	134 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    325633    325265    350478    350014    291247    291356    336053    335594    418343    417887    307915    307794    363622    363158    321496    321957 
dram[1]:    325633    325277    350598    350132    291237    291228    336047    335589    418330    417764    307906    307781    363625    363160    321481    321947 
dram[2]:    325625    325266    350479    350016    291246    291354    336050    335587    418338    417880    307915    307794    363629    363051    360542    361005 
dram[3]:    325627    325265    350590    350125    291238    291237    336047    335590    418222    417760    307915    307795    363625    363161    321492    360978 
dram[4]:    325636    325270    350476    350012    291245    291354    336046    335584    418338    417870    308016    308027    363516    363047    321608    360996 
dram[5]:    325625    325263    350597    350133    291246    291451    336046    335589    418211    417756    307798    307679    363635    363172    321483    321944 
dram[6]:    325625    325263    350590    350019    291244    291355    336051    335592    418326    417873    308022    308031    363509    363040    321605    322072 
dram[7]:    325628    325262    350590    350122    291244    291354    336049    335586    418215    417762    307786    307679    363633    363169    321484    321946 
dram[8]:    325627    325262    350601    350133    291247    291465    336056    335596    418339    417881    308012    308016    363513    363051    321601    322056 
dram[9]:    325627    325263    350598    350029    291245    291355    336053    335597    418339    417886    307792    307671    363628    363164    321490    321946 
dram[10]:    325631    325263    350590    350127    291245    291237    336045    335584    418323    417860    307905    307800    363627    363163    321489    321946 
average row accesses per activate:
dram[0]:  6.921891  6.624016  6.709839  6.716583  6.594369  6.579605  6.730769  6.629162  6.851680  6.849363  6.693530  6.507726  7.344633  7.232739  6.570457  6.512524 
dram[1]:  6.960744  7.037618  6.431102  6.401961  6.338883  6.143400  7.321066  7.112207  6.961176  6.982290  6.366379  6.307364  7.002153  6.957173  6.993795  6.707341 
dram[2]:  7.133679  6.963563  6.933121  6.857143  6.416254  6.531786  6.904306  6.592000  7.180825  6.838151  6.664036  6.404117  7.271812  7.099453  6.400193  6.213483 
dram[3]:  6.898798  7.069887  6.449161  6.357351  6.295433  6.309941  7.141089  6.803066  6.736063  6.695701  6.410676  6.437637  7.041126  6.849315  6.767347  6.469268 
dram[4]:  7.133679  6.970618  6.950000  6.682702  6.138164  6.027514  6.768879  6.653543  6.943662  6.831409  6.715754  6.653846  6.908608  6.961415  6.423040  6.244821 
dram[5]:  6.865443  6.699502  6.674022  6.604767  6.340319  6.208211  7.105769  6.856149  6.440696  6.530905  6.668177  6.440919  7.083878  6.868922  6.563798  6.525074 
dram[6]:  7.253233  6.853361  6.898446  6.977964  6.109827  6.046756  6.961176  6.813364  7.062053  6.929742  6.773303  6.765517  6.737010  6.670168  6.588349  6.394910 
dram[7]:  6.711864  6.680238  6.500977  6.417551  6.771368  6.313745  7.180825  7.002367  6.041537  6.033195  6.691796  6.631868  7.376307  6.994493  6.279630  6.334267 
dram[8]:  6.968944  6.859327  6.825819  7.054026  6.273180  6.114786  7.190765  7.035672  6.882840  6.848056  6.814689  6.731027  6.915125  6.803859  6.800601  6.400943 
dram[9]:  6.849602  6.746810  6.503906  6.507331  6.789417  6.609884  6.937866  6.888242  6.236870  6.254839  6.872437  6.701111  7.285551  7.259429  6.276937  6.211412 
dram[10]:  7.057495  6.963526  6.775178  6.738866  6.310933  6.115759  7.454660  7.242350  6.711649  6.393406  6.620536  6.506579  6.937033  6.697627  6.587302  6.364334 
average row locality = 1113178/166202 = 6.697742
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4503      4498      4475      4475      4296      4295      3927      3926      3993      3991      4001      4000      4388      4383      4517      4516 
dram[1]:      4506      4503      4398      4394      4372      4369      3921      3920      3997      3994      4012      4014      4393      4386      4519      4517 
dram[2]:      4580      4576      4395      4392      4374      4373      3924      3920      3997      3995      4015      4015      4389      4384      4453      4452 
dram[3]:      4581      4575      4397      4393      4378      4374      3922      3921      4001      3999      4001      4000      4394      4388      4448      4447 
dram[4]:      4580      4576      4397      4393      4313      4313      3996      3995      3996      3996      3999      3998      4389      4383      4451      4448 
dram[5]:      4503      4501      4458      4455      4313      4311      3992      3990      3999      3997      4004      4003      4391      4386      4452      4452 
dram[6]:      4499      4498      4461      4454      4302      4297      3997      3994      3998      3998      4002      4002      4313      4310      4530      4529 
dram[7]:      4500      4495      4461      4459      4298      4299      3997      3997      3946      3944      4080      4079      4311      4311      4526      4528 
dram[8]:      4500      4497      4466      4463      4276      4270      3998      3997      3944      3942      4075      4075      4315      4308      4531      4529 
dram[9]:      4573      4571      4464      4461      4271      4270      3998      3997      3947      3945      4078      4075      4313      4312      4457      4456 
dram[10]:      4570      4569      4464      4462      4276      4271      3999      3997      3947      3946      4024      4026      4388      4378      4456      4454 
total reads: 750298
bank skew: 4581/3920 = 1.17
chip skew: 68234/68184 = 1.00
number of total write accesses:
dram[0]:      2232      2232      2208      2208      2028      2028      1848      1848      1920      1920      1896      1896      2112      2112      2244      2244 
dram[1]:      2232      2232      2136      2136      2100      2100      1848      1848      1920      1920      1896      1896      2112      2112      2244      2244 
dram[2]:      2304      2304      2136      2136      2100      2100      1848      1848      1920      1920      1896      1896      2112      2112      2184      2184 
dram[3]:      2304      2304      2136      2136      2100      2100      1848      1848      1920      1920      1884      1884      2112      2112      2184      2184 
dram[4]:      2304      2304      2136      2136      2040      2040      1920      1920      1920      1920      1884      1884      2112      2112      2184      2184 
dram[5]:      2232      2232      2196      2196      2040      2040      1920      1920      1920      1920      1884      1884      2112      2112      2184      2184 
dram[6]:      2232      2232      2196      2196      2040      2040      1920      1920      1920      1920      1884      1884      2040      2040      2256      2256 
dram[7]:      2232      2232      2196      2196      2040      2040      1920      1920      1872      1872      1956      1956      2040      2040      2256      2256 
dram[8]:      2232      2232      2196      2196      2016      2016      1920      1920      1872      1872      1956      1956      2040      2040      2256      2256 
dram[9]:      2304      2304      2196      2196      2016      2016      1920      1920      1872      1872      1956      1956      2040      2040      2184      2184 
dram[10]:      2304      2304      2196      2196      2016      2016      1920      1920      1872      1872      1908      1908      2112      2112      2184      2184 
total reads: 362880
bank skew: 2304/1848 = 1.25
chip skew: 33024/32976 = 1.00
average mf latency per bank:
dram[0]:       2385      1241      2379      1078      2028      1037      2173      1049      2192      1181      2100       998      2189      1151      2402      1214
dram[1]:       2248      1170      2257      1116      2104      1036      2294      1074      2335      1227      2105       983      2259      1183      2287      1191
dram[2]:       2379      1193      2270      1123      2224      1078      2228      1023      2268      1193      2097      1009      2174      1162      2217      1188
dram[3]:       2459      1220      2316      1109      2196      1057      2165      1017      2159      1173      1957      1004      2205      1179      2267      1196
dram[4]:       2444      1241      2193      1066      2125      1094      2137      1012      2301      1197      1987      1031      2385      1208      2293      1231
dram[5]:       2274      1220      2153      1077      2157      1091      2243      1035      2411      1227      2048      1100      2471      1205      2283      1221
dram[6]:       2319      1253      2314      1142      2159      1057      2260      1044      2320      1189      2028      1089      2384      1246      2432      1238
dram[7]:       2265      1239      2366      1139      2056      1036      2191      1035      2304      1215      2114      1062      2324      1224      2552      1264
dram[8]:       2294      1236      2206      1095      1999      1033      2284      1077      2373      1218      2251      1080      2354      1223      2487      1224
dram[9]:       2271      1212      2320      1128      2127      1084      2329      1076      2334      1218      2274      1038      2201      1207      2371      1241
dram[10]:       2324      1187      2483      1144      2115      1061      2332      1073      2164      1192      2107       994      2111      1155      2414      1264
maximum mf latency per bank:
dram[0]:     169875    147891    171195    145304    166569    165999    161366    160933    166560    166127    152968    137340    171083    142682    165994    147913
dram[1]:     170110    147905    145735    145290    166570    166119    161361    160930    166558    165992    152971    137490    171209    142553    165992    147894
dram[2]:     170112    147911    145732    145300    166569    166011    161357    160934    166560    166127    152969    137469    171203    142676    165995    147894
dram[3]:     170112    147905    145738    145285    166586    166133    161366    160909    166557    165994    152975    152799    171201    142547    165989    147890
dram[4]:     170119    147911    171084    145287    166598    166139    161358    160943    166557    166108    152966    152912    171210    142665    165996    147765
dram[5]:     170110    147904    171196    145284    166583    166154    161350    160904    166560    166008    160139    159602    171210    142549    165876    147890
dram[6]:     170112    147911    171082    145285    166583    166138    161348    160782    166573    166127    160251    159805    171206    147589    165993    147763
dram[7]:     169874    147893    171197    145305    166579    166139    161349    160916    166573    166130    160136    159573    171084    147704    165872    147915
dram[8]:     170113    147892    171084    145300    166569    166134    161350    160783    166568    166142    160251    159795    171201    165819    165990    147876
dram[9]:     169874    147904    171198    145305    166569    166010    161347    160905    166560    166131    160139    159578    171085    165947    165872    147904
dram[10]:     170112    147900    171082    145303    166569    166134    161348    160786    166558    165989    160252    159796    171202    142685    165991    147905
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6606738 n_nop=6172128 n_act=14993 n_pre=14977 n_req=101160 n_rd=272736 n_write=131904 bw_util=0.1225
n_activity=1433632 dram_eff=0.5645
bk0: 18012a 6441273i bk1: 17992a 6447912i bk2: 17900a 6440139i bk3: 17900a 6446346i bk4: 17184a 6452897i bk5: 17180a 6455612i bk6: 15708a 6462078i bk7: 15704a 6469409i bk8: 15972a 6461471i bk9: 15964a 6462681i bk10: 16004a 6461769i bk11: 16000a 6467995i bk12: 17552a 6446275i bk13: 17532a 6451909i bk14: 18068a 6435644i bk15: 18064a 6440592i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.498846
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6606738 n_nop=6171922 n_act=15034 n_pre=15018 n_req=101191 n_rd=272860 n_write=131904 bw_util=0.1225
n_activity=1437416 dram_eff=0.5632
bk0: 18024a 6440734i bk1: 18012a 6446576i bk2: 17592a 6442105i bk3: 17576a 6449553i bk4: 17488a 6450083i bk5: 17476a 6451765i bk6: 15684a 6464191i bk7: 15680a 6469028i bk8: 15988a 6462383i bk9: 15976a 6465234i bk10: 16048a 6464143i bk11: 16056a 6467206i bk12: 17572a 6444703i bk13: 17544a 6451030i bk14: 18076a 6435935i bk15: 18068a 6440031i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.503498
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6606738 n_nop=6171876 n_act=14971 n_pre=14955 n_req=101234 n_rd=272936 n_write=132000 bw_util=0.1226
n_activity=1434204 dram_eff=0.5647
bk0: 18320a 6435885i bk1: 18304a 6442431i bk2: 17580a 6444143i bk3: 17568a 6450813i bk4: 17496a 6449061i bk5: 17492a 6454155i bk6: 15696a 6462690i bk7: 15680a 6468263i bk8: 15988a 6463706i bk9: 15980a 6464116i bk10: 16060a 6462339i bk11: 16060a 6464855i bk12: 17556a 6445072i bk13: 17536a 6452852i bk14: 17812a 6436672i bk15: 17808a 6440974i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.495582
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6606738 n_nop=6171584 n_act=15195 n_pre=15179 n_req=101195 n_rd=272876 n_write=131904 bw_util=0.1225
n_activity=1434295 dram_eff=0.5644
bk0: 18324a 6435083i bk1: 18300a 6441369i bk2: 17588a 6444057i bk3: 17572a 6446638i bk4: 17512a 6448408i bk5: 17496a 6453829i bk6: 15688a 6463577i bk7: 15684a 6465542i bk8: 16004a 6459125i bk9: 15996a 6462501i bk10: 16004a 6463991i bk11: 16000a 6466884i bk12: 17576a 6444418i bk13: 17552a 6446650i bk14: 17792a 6438656i bk15: 17788a 6444643i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.499152
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7fde6c223710 :  mf: uid=15424899, sid19:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (8889643), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6606738 n_nop=6171526 n_act=15168 n_pre=15152 n_req=101223 n_rd=272892 n_write=132000 bw_util=0.1226
n_activity=1436934 dram_eff=0.5635
bk0: 18320a 6436801i bk1: 18304a 6441467i bk2: 17588a 6444731i bk3: 17572a 6450799i bk4: 17252a 6450239i bk5: 17252a 6455086i bk6: 15984a 6457855i bk7: 15980a 6464877i bk8: 15984a 6460515i bk9: 15984a 6463573i bk10: 15996a 6462999i bk11: 15992a 6470215i bk12: 17556a 6445634i bk13: 17532a 6450738i bk14: 17804a 6440075i bk15: 17792a 6441177i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.495071
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6606738 n_nop=6171576 n_act=15223 n_pre=15207 n_req=101183 n_rd=272828 n_write=131904 bw_util=0.1225
n_activity=1435682 dram_eff=0.5638
bk0: 18012a 6437772i bk1: 18004a 6444544i bk2: 17832a 6442313i bk3: 17820a 6444436i bk4: 17252a 6451590i bk5: 17244a 6453233i bk6: 15968a 6460806i bk7: 15960a 6464925i bk8: 15996a 6458866i bk9: 15988a 6462298i bk10: 16016a 6464882i bk11: 16012a 6471311i bk12: 17564a 6445897i bk13: 17544a 6450906i bk14: 17808a 6439456i bk15: 17808a 6446107i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.493781
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents
MSHR: tag=0xc01eea80, atomic=0 1 entries : 0x7fde6c2f9b60 :  mf: uid=15424898, sid19:w09, part=6, addr=0xc01eea80, load , size=128, unknown  status = IN_PARTITION_DRAM (8889640), 

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6606738 n_nop=6172016 n_act=15049 n_pre=15033 n_req=101160 n_rd=272736 n_write=131904 bw_util=0.1225
n_activity=1434057 dram_eff=0.5643
bk0: 17996a 6438058i bk1: 17992a 6445983i bk2: 17844a 6441801i bk3: 17816a 6447162i bk4: 17208a 6449572i bk5: 17188a 6456493i bk6: 15988a 6460248i bk7: 15976a 6465090i bk8: 15992a 6462652i bk9: 15992a 6463663i bk10: 16008a 6463045i bk11: 16008a 6468049i bk12: 17252a 6447167i bk13: 17240a 6455694i bk14: 18120a 6435375i bk15: 18116a 6436343i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.499333
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6606738 n_nop=6171056 n_act=15339 n_pre=15323 n_req=101255 n_rd=272924 n_write=132096 bw_util=0.1226
n_activity=1435869 dram_eff=0.5641
bk0: 18000a 6437363i bk1: 17980a 6446063i bk2: 17844a 6441484i bk3: 17836a 6445717i bk4: 17192a 6453189i bk5: 17196a 6455945i bk6: 15988a 6460507i bk7: 15988a 6463689i bk8: 15784a 6459551i bk9: 15776a 6462774i bk10: 16320a 6458188i bk11: 16316a 6464592i bk12: 17244a 6449777i bk13: 17244a 6453566i bk14: 18104a 6436424i bk15: 18112a 6441364i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.492489
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents
MSHR: tag=0xc01eec80, atomic=0 1 entries : 0x7fde6c102050 :  mf: uid=15424900, sid19:w10, part=8, addr=0xc01eec80, load , size=128, unknown  status = IN_PARTITION_DRAM (8889646), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6606738 n_nop=6172213 n_act=14947 n_pre=14931 n_req=101162 n_rd=272743 n_write=131904 bw_util=0.1225
n_activity=1434241 dram_eff=0.5643
bk0: 18000a 6440055i bk1: 17988a 6447730i bk2: 17864a 6442167i bk3: 17852a 6449437i bk4: 17104a 6453441i bk5: 17079a 6456934i bk6: 15992a 6459421i bk7: 15988a 6462765i bk8: 15776a 6462854i bk9: 15768a 6467204i bk10: 16300a 6459347i bk11: 16300a 6463581i bk12: 17260a 6446866i bk13: 17232a 6454256i bk14: 18124a 6435978i bk15: 18116a 6437094i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.498829
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6606738 n_nop=6171750 n_act=15174 n_pre=15158 n_req=101164 n_rd=272752 n_write=131904 bw_util=0.1225
n_activity=1434043 dram_eff=0.5644
bk0: 18292a 6435801i bk1: 18284a 6442951i bk2: 17856a 6441955i bk3: 17844a 6445825i bk4: 17084a 6456882i bk5: 17080a 6460073i bk6: 15992a 6458621i bk7: 15988a 6465181i bk8: 15788a 6462071i bk9: 15780a 6465098i bk10: 16312a 6459080i bk11: 16300a 6464268i bk12: 17252a 6447756i bk13: 17248a 6456644i bk14: 17828a 6438509i bk15: 17824a 6443023i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.495857
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6606738 n_nop=6171530 n_act=15110 n_pre=15094 n_req=101251 n_rd=272908 n_write=132096 bw_util=0.1226
n_activity=1436498 dram_eff=0.5639
bk0: 18280a 6438523i bk1: 18276a 6441843i bk2: 17856a 6443160i bk3: 17848a 6446850i bk4: 17104a 6454198i bk5: 17084a 6457612i bk6: 15996a 6461643i bk7: 15988a 6465338i bk8: 15788a 6464696i bk9: 15784a 6465910i bk10: 16096a 6461467i bk11: 16104a 6466735i bk12: 17552a 6443590i bk13: 17512a 6449774i bk14: 17824a 6442352i bk15: 17816a 6441623i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.49569

========= L2 cache stats =========
L2_cache_bank[0]: Access = 50768, Miss = 34100, Miss_rate = 0.672, Pending_hits = 366, Reservation_fails = 0
L2_cache_bank[1]: Access = 50716, Miss = 34084, Miss_rate = 0.672, Pending_hits = 1310, Reservation_fails = 0
L2_cache_bank[2]: Access = 50740, Miss = 34118, Miss_rate = 0.672, Pending_hits = 321, Reservation_fails = 0
L2_cache_bank[3]: Access = 50736, Miss = 34097, Miss_rate = 0.672, Pending_hits = 1302, Reservation_fails = 0
L2_cache_bank[4]: Access = 50760, Miss = 34127, Miss_rate = 0.672, Pending_hits = 349, Reservation_fails = 0
L2_cache_bank[5]: Access = 50748, Miss = 34107, Miss_rate = 0.672, Pending_hits = 1302, Reservation_fails = 0
L2_cache_bank[6]: Access = 50700, Miss = 34122, Miss_rate = 0.673, Pending_hits = 341, Reservation_fails = 0
L2_cache_bank[7]: Access = 50700, Miss = 34097, Miss_rate = 0.673, Pending_hits = 1296, Reservation_fails = 0
L2_cache_bank[8]: Access = 50776, Miss = 34121, Miss_rate = 0.672, Pending_hits = 364, Reservation_fails = 1
L2_cache_bank[9]: Access = 50788, Miss = 34102, Miss_rate = 0.671, Pending_hits = 1325, Reservation_fails = 0
L2_cache_bank[10]: Access = 50764, Miss = 34112, Miss_rate = 0.672, Pending_hits = 359, Reservation_fails = 0
L2_cache_bank[11]: Access = 50740, Miss = 34095, Miss_rate = 0.672, Pending_hits = 1335, Reservation_fails = 0
L2_cache_bank[12]: Access = 50716, Miss = 34102, Miss_rate = 0.672, Pending_hits = 327, Reservation_fails = 0
L2_cache_bank[13]: Access = 50740, Miss = 34082, Miss_rate = 0.672, Pending_hits = 1322, Reservation_fails = 0
L2_cache_bank[14]: Access = 50812, Miss = 34119, Miss_rate = 0.671, Pending_hits = 338, Reservation_fails = 0
L2_cache_bank[15]: Access = 50812, Miss = 34112, Miss_rate = 0.671, Pending_hits = 1326, Reservation_fails = 0
L2_cache_bank[16]: Access = 50752, Miss = 34105, Miss_rate = 0.672, Pending_hits = 335, Reservation_fails = 0
L2_cache_bank[17]: Access = 50728, Miss = 34081, Miss_rate = 0.672, Pending_hits = 1297, Reservation_fails = 0
L2_cache_bank[18]: Access = 50728, Miss = 34101, Miss_rate = 0.672, Pending_hits = 333, Reservation_fails = 0
L2_cache_bank[19]: Access = 50752, Miss = 34087, Miss_rate = 0.672, Pending_hits = 1309, Reservation_fails = 0
L2_cache_bank[20]: Access = 50812, Miss = 34124, Miss_rate = 0.672, Pending_hits = 350, Reservation_fails = 0
L2_cache_bank[21]: Access = 50812, Miss = 34103, Miss_rate = 0.671, Pending_hits = 1304, Reservation_fails = 0
L2_total_cache_accesses = 1116600
L2_total_cache_misses = 750298
L2_total_cache_miss_rate = 0.6719
L2_total_cache_pending_hits = 18211
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 345501
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18043
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 389672
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2272
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 360608
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 141
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 753216
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 362880
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.011
L2_cache_fill_port_util = 0.038

icnt_total_pkts_mem_to_simt=3587104
icnt_total_pkts_simt_to_mem=2568120
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.53333
	minimum = 6
	maximum = 50
Network latency average = 8.40433
	minimum = 6
	maximum = 39
Slowest packet = 2140895
Flit latency average = 6.87271
	minimum = 6
	maximum = 35
Slowest flit = 5900607
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0236806
	minimum = 0.0187392 (at node 0)
	maximum = 0.0281088 (at node 19)
Accepted packet rate average = 0.0236806
	minimum = 0.0187392 (at node 0)
	maximum = 0.0281088 (at node 19)
Injected flit rate average = 0.0652673
	minimum = 0.0431816 (at node 0)
	maximum = 0.0865159 (at node 42)
Accepted flit rate average= 0.0652673
	minimum = 0.0600876 (at node 0)
	maximum = 0.0901314 (at node 19)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.58518 (24 samples)
	minimum = 6 (24 samples)
	maximum = 48.5417 (24 samples)
Network latency average = 8.43385 (24 samples)
	minimum = 6 (24 samples)
	maximum = 45.375 (24 samples)
Flit latency average = 6.90517 (24 samples)
	minimum = 6 (24 samples)
	maximum = 41.625 (24 samples)
Fragmentation average = 0 (24 samples)
	minimum = 0 (24 samples)
	maximum = 0 (24 samples)
Injected packet rate average = 0.0221191 (24 samples)
	minimum = 0.0175035 (24 samples)
	maximum = 0.0262552 (24 samples)
Accepted packet rate average = 0.0221191 (24 samples)
	minimum = 0.0175035 (24 samples)
	maximum = 0.0262552 (24 samples)
Injected flit rate average = 0.0609635 (24 samples)
	minimum = 0.040334 (24 samples)
	maximum = 0.080812 (24 samples)
Accepted flit rate average = 0.0609635 (24 samples)
	minimum = 0.0561256 (24 samples)
	maximum = 0.0841881 (24 samples)
Injected packet size average = 2.75615 (24 samples)
Accepted packet size average = 2.75615 (24 samples)
Hops average = 1 (24 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 26 min, 52 sec (8812 sec)
gpgpu_simulation_rate = 78571 (inst/sec)
gpgpu_simulation_rate = 1008 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 25: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 25 
gpu_sim_cycle = 38998
gpu_sim_insn = 28848876
gpu_ipc =     739.7527
gpu_tot_sim_cycle = 9150795
gpu_tot_sim_insn = 721221900
gpu_tot_ipc =      78.8152
gpu_tot_issued_cta = 1600
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 13188
partiton_reqs_in_parallel = 857956
partiton_reqs_in_parallel_total    = 78277034
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       8.6479
partiton_reqs_in_parallel_util = 857956
partiton_reqs_in_parallel_util_total    = 78277034
gpu_sim_cycle_parition_util = 38998
gpu_tot_sim_cycle_parition_util    = 3558047
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1116600
L2_BW  =     113.0272 GB/Sec
L2_BW_total  =      12.0474 GB/Sec
gpu_total_sim_rate=80917

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 14480700
	L1I_total_cache_misses = 2440
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 44800
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0364
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 43168
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 14478260
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2440
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 44800
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 14480700
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
120676, 115994, 116168, 120400, 120698, 116024, 116206, 120384, 33841, 32473, 32612, 22905, 
gpgpu_n_tot_thrd_icount = 832985600
gpgpu_n_tot_w_icount = 26030800
gpgpu_n_stall_shd_mem = 14334
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 784600
gpgpu_n_mem_write_global = 378000
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 19155200
gpgpu_n_store_insn = 11907000
gpgpu_n_shmem_insn = 78882200
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1433600
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 739
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 12151
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:738391	W0_Idle:2838013	W0_Scoreboard:170571360	W1:1512000	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:10204500	W32:14314300
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6276800 {8:784600,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 51408000 {136:378000,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 88561600 {40:189000,136:595600,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3024000 {8:378000,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 421 
maxdqlatency = 0 
maxmflatency = 171210 
averagemflatency = 1634 
max_icnt2mem_latency = 170961 
max_icnt2sh_latency = 9150794 
mrq_lat_table:538277 	85498 	55114 	130183 	152464 	110632 	60610 	25885 	1139 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	734388 	410389 	865 	18 	104 	162 	159 	695 	2110 	9971 	3767 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	23 	1019493 	45023 	287 	0 	81286 	1 	1 	4 	38 	98 	152 	159 	714 	2101 	9970 	3754 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	657762 	124980 	1884 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	252 	2016 	6004 	82448 	241920 	45360 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2845 	211 	14 	1 	3 	3 	7 	28 	131 	453 	134 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    325633    325265    350478    350014    291247    291356    336053    335594    418343    417887    307915    307794    363622    363158    321496    321957 
dram[1]:    325633    325277    350598    350132    291237    291228    336047    335589    418330    417764    307906    307781    363625    363160    321481    321947 
dram[2]:    325625    325266    350479    350016    291246    291354    336050    335587    418338    417880    307915    307794    363629    363051    360542    361005 
dram[3]:    325627    325265    350590    350125    291238    291237    336047    335590    418222    417760    307915    307795    363625    363161    321492    360978 
dram[4]:    325636    325270    350476    350012    291245    291354    336046    335584    418338    417870    308016    308027    363516    363047    321608    360996 
dram[5]:    325625    325263    350597    350133    291246    291451    336046    335589    418211    417756    307798    307679    363635    363172    321483    321944 
dram[6]:    325625    325263    350590    350019    291244    291355    336051    335592    418326    417873    308022    308031    363509    363040    321605    322072 
dram[7]:    325628    325262    350590    350122    291244    291354    336049    335586    418215    417762    307786    307679    363633    363169    321484    321946 
dram[8]:    325627    325262    350601    350133    291247    291465    336056    335596    418339    417881    308012    308016    363513    363051    321601    322056 
dram[9]:    325627    325263    350598    350029    291245    291355    336053    335597    418339    417886    307792    307671    363628    363164    321490    321946 
dram[10]:    325631    325263    350590    350127    291245    291237    336045    335584    418323    417860    307905    307800    363627    363163    321489    321946 
average row accesses per activate:
dram[0]:  7.123858  6.821012  6.886138  6.892963  6.777319  6.762346  6.933257  6.829932  7.046911  7.044622  6.874580  6.686275  7.567447  7.453846  6.745454  6.686907 
dram[1]:  7.163265  7.241486  6.601942  6.572534  6.519380  6.320489  7.533166  7.321168  7.141367  7.162791  6.543617  6.483667  7.218916  7.173361  7.158376  6.883789 
dram[2]:  7.340839  7.168000  7.094990  7.018595  6.598039  6.715569  7.109799  6.792325  7.380838  7.033105  6.845384  6.581818  7.493378  7.318231  6.583254  6.393715 
dram[3]:  7.101980  7.276142  6.620253  6.527378  6.475000  6.489875  7.350427  6.990708  6.913677  6.872910  6.589247  6.616631  7.243070  7.048806  6.955734  6.640730 
dram[4]:  7.340839  7.175175  7.111925  6.842900  6.314531  6.201878  6.974011  6.856667  7.123699  7.010239  6.898649  6.835938  7.123819  7.177778  6.606495  6.425651 
dram[5]:  7.066465  6.897738  6.848665  6.778648  6.520237  6.385880  7.316726  7.063001  6.614807  6.706203  6.850279  6.619870  7.286481  7.068750  6.749268  6.696999 
dram[6]:  7.460639  7.054326  7.075587  7.156153  6.285986  6.221908  7.169570  7.019340  7.243243  7.093211  6.956867  6.948979  6.947644  6.879668  6.775862  6.579535 
dram[7]:  6.910345  6.878312  6.673410  6.588963  6.958817  6.493596  7.392814  7.211449  6.209016  6.200614  6.876368  6.815618  7.580572  7.194143  6.462523  6.517972 
dram[8]:  7.171779  7.060423  7.002020  7.232777  6.451676  6.290664  7.402878  7.228337  7.060606  7.009259  7.001115  6.916299  7.128894  7.015873  6.991107  6.573420 
dram[9]:  7.052166  6.947624  6.676301  6.679846  6.976521  6.794179  7.145833  7.095402  6.405920  6.424178  7.059551  6.885965  7.488713  7.462317  6.458023  6.379724 
dram[10]:  7.263692  7.168168  6.964824  6.928000  6.490079  6.291626  7.651797  7.437349  6.886364  6.550270  6.802864  6.687230  7.152792  6.909276  6.759766  6.546831 
average row locality = 1159802/168426 = 6.886122
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4692      4687      4659      4659      4469      4468      4100      4099      4159      4157      4163      4162      4580      4575      4709      4708 
dram[1]:      4695      4692      4579      4575      4548      4545      4094      4093      4163      4160      4175      4177      4585      4578      4711      4709 
dram[2]:      4772      4768      4576      4573      4550      4549      4097      4093      4163      4161      4178      4178      4581      4576      4642      4641 
dram[3]:      4773      4767      4578      4574      4554      4550      4095      4094      4167      4165      4164      4163      4586      4580      4637      4636 
dram[4]:      4772      4768      4578      4574      4487      4487      4172      4171      4162      4162      4162      4161      4581      4575      4640      4637 
dram[5]:      4692      4690      4641      4638      4487      4485      4168      4166      4165      4163      4167      4166      4583      4578      4641      4641 
dram[6]:      4688      4687      4644      4637      4476      4471      4173      4170      4164      4164      4165      4165      4502      4499      4722      4721 
dram[7]:      4689      4684      4644      4642      4472      4473      4173      4173      4110      4108      4246      4245      4500      4500      4718      4720 
dram[8]:      4689      4686      4649      4646      4449      4443      4174      4173      4108      4106      4241      4241      4504      4497      4723      4721 
dram[9]:      4765      4763      4647      4644      4444      4443      4174      4173      4110      4108      4244      4241      4502      4501      4646      4645 
dram[10]:      4762      4761      4647      4645      4449      4444      4175      4173      4110      4109      4188      4190      4580      4570      4645      4643 
total reads: 781802
bank skew: 4773/4093 = 1.17
chip skew: 71098/71046 = 1.00
number of total write accesses:
dram[0]:      2325      2325      2296      2296      2105      2105      1925      1925      2000      2000      1976      1976      2208      2208      2340      2340 
dram[1]:      2325      2325      2221      2221      2180      2180      1925      1925      2000      2000      1976      1976      2208      2208      2340      2340 
dram[2]:      2400      2400      2221      2221      2180      2180      1925      1925      2000      2000      1976      1976      2208      2208      2277      2277 
dram[3]:      2400      2400      2221      2221      2180      2180      1925      1925      2000      2000      1964      1964      2208      2208      2277      2277 
dram[4]:      2400      2400      2221      2221      2118      2118      2000      2000      2000      2000      1964      1964      2208      2208      2277      2277 
dram[5]:      2325      2325      2283      2283      2118      2118      2000      2000      2000      2000      1964      1964      2208      2208      2277      2277 
dram[6]:      2325      2325      2283      2283      2118      2118      2000      2000      2000      2000      1964      1964      2133      2133      2352      2352 
dram[7]:      2325      2325      2283      2283      2118      2118      2000      2000      1950      1950      2039      2039      2133      2133      2352      2352 
dram[8]:      2325      2325      2283      2283      2093      2093      2000      2000      1950      1950      2039      2039      2133      2133      2352      2352 
dram[9]:      2400      2400      2283      2283      2093      2093      2000      2000      1950      1950      2039      2039      2133      2133      2277      2277 
dram[10]:      2400      2400      2283      2283      2093      2093      2000      2000      1950      1950      1989      1989      2208      2208      2277      2277 
total reads: 378000
bank skew: 2400/1925 = 1.25
chip skew: 34400/34350 = 1.00
average mf latency per bank:
dram[0]:       2298      1200      2295      1044      1959      1006      2092      1014      2113      1142      2026       968      2105      1112      2312      1173
dram[1]:       2167      1132      2177      1081      2033      1006      2208      1038      2250      1187      2031       952      2172      1142      2203      1151
dram[2]:       2293      1154      2190      1088      2148      1045      2145       989      2186      1154      2022       978      2091      1122      2136      1148
dram[3]:       2370      1180      2234      1074      2121      1025      2085       984      2082      1134      1888       973      2121      1138      2183      1156
dram[4]:       2355      1200      2116      1033      2053      1061      2058       979      2218      1157      1917       999      2293      1166      2208      1189
dram[5]:       2191      1180      2078      1044      2083      1058      2159      1001      2324      1187      1976      1065      2375      1163      2199      1180
dram[6]:       2235      1212      2233      1106      2085      1026      2175      1010      2236      1151      1956      1054      2292      1202      2342      1196
dram[7]:       2183      1198      2283      1103      1986      1005      2109      1002      2221      1175      2039      1029      2235      1181      2457      1221
dram[8]:       2210      1195      2129      1061      1931      1002      2199      1042      2287      1178      2170      1045      2263      1180      2395      1183
dram[9]:       2189      1172      2239      1093      2055      1051      2241      1041      2250      1178      2193      1005      2117      1165      2283      1199
dram[10]:       2239      1148      2395      1108      2043      1029      2244      1038      2087      1153      2032       963      2031      1115      2325      1221
maximum mf latency per bank:
dram[0]:     169875    147891    171195    145304    166569    165999    161366    160933    166560    166127    152968    137340    171083    142682    165994    147913
dram[1]:     170110    147905    145735    145290    166570    166119    161361    160930    166558    165992    152971    137490    171209    142553    165992    147894
dram[2]:     170112    147911    145732    145300    166569    166011    161357    160934    166560    166127    152969    137469    171203    142676    165995    147894
dram[3]:     170112    147905    145738    145285    166586    166133    161366    160909    166557    165994    152975    152799    171201    142547    165989    147890
dram[4]:     170119    147911    171084    145287    166598    166139    161358    160943    166557    166108    152966    152912    171210    142665    165996    147765
dram[5]:     170110    147904    171196    145284    166583    166154    161350    160904    166560    166008    160139    159602    171210    142549    165876    147890
dram[6]:     170112    147911    171082    145285    166583    166138    161348    160782    166573    166127    160251    159805    171206    147589    165993    147763
dram[7]:     169874    147893    171197    145305    166579    166139    161349    160916    166573    166130    160136    159573    171084    147704    165872    147915
dram[8]:     170113    147892    171084    145300    166569    166134    161350    160783    166568    166142    160251    159795    171201    165819    165990    147876
dram[9]:     169874    147904    171198    145305    166569    166010    161347    160905    166560    166131    160139    159578    171085    165947    165872    147904
dram[10]:     170112    147900    171082    145303    166569    166134    161348    160786    166558    165989    160252    159796    171202    142685    165991    147905
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6679150 n_nop=6227200 n_act=15191 n_pre=15175 n_req=105396 n_rd=284184 n_write=137400 bw_util=0.1262
n_activity=1489184 dram_eff=0.5662
bk0: 18768a 6506932i bk1: 18748a 6514218i bk2: 18636a 6505864i bk3: 18636a 6512732i bk4: 17876a 6519567i bk5: 17872a 6522232i bk6: 16400a 6528534i bk7: 16396a 6536382i bk8: 16636a 6528222i bk9: 16628a 6529158i bk10: 16652a 6528692i bk11: 16648a 6535373i bk12: 18320a 6511972i bk13: 18300a 6517544i bk14: 18836a 6500715i bk15: 18832a 6505996i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.516657
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6679150 n_nop=6226974 n_act=15238 n_pre=15222 n_req=105429 n_rd=284316 n_write=137400 bw_util=0.1263
n_activity=1493028 dram_eff=0.5649
bk0: 18780a 6505951i bk1: 18768a 6512580i bk2: 18316a 6507960i bk3: 18300a 6515770i bk4: 18192a 6516451i bk5: 18180a 6518407i bk6: 16376a 6530651i bk7: 16372a 6535838i bk8: 16652a 6528978i bk9: 16640a 6532197i bk10: 16700a 6530611i bk11: 16708a 6534413i bk12: 18340a 6510121i bk13: 18312a 6516855i bk14: 18844a 6501474i bk15: 18836a 6505705i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.521317
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents
MSHR: tag=0xc03ef480, atomic=0 1 entries : 0x7fde6c88c110 :  mf: uid=16067542, sid01:w10, part=2, addr=0xc03ef480, load , size=128, unknown  status = IN_PARTITION_L2_FILL_QUEUE (9150794), 

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6679150 n_nop=6226940 n_act=15169 n_pre=15153 n_req=105472 n_rd=284392 n_write=137496 bw_util=0.1263
n_activity=1489575 dram_eff=0.5665
bk0: 19088a 6501267i bk1: 19072a 6508223i bk2: 18304a 6510158i bk3: 18292a 6517143i bk4: 18200a 6515848i bk5: 18196a 6520688i bk6: 16388a 6529092i bk7: 16372a 6534710i bk8: 16652a 6530359i bk9: 16644a 6530973i bk10: 16712a 6529079i bk11: 16712a 6532158i bk12: 18324a 6510567i bk13: 18304a 6518808i bk14: 18568a 6502189i bk15: 18564a 6506668i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.51271
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6679150 n_nop=6226632 n_act=15401 n_pre=15385 n_req=105433 n_rd=284332 n_write=137400 bw_util=0.1263
n_activity=1489475 dram_eff=0.5663
bk0: 19092a 6500485i bk1: 19068a 6507343i bk2: 18312a 6510060i bk3: 18296a 6512507i bk4: 18216a 6515193i bk5: 18200a 6520009i bk6: 16380a 6530156i bk7: 16376a 6532045i bk8: 16668a 6525483i bk9: 16660a 6528964i bk10: 16656a 6530838i bk11: 16652a 6533818i bk12: 18344a 6509992i bk13: 18320a 6512226i bk14: 18548a 6503802i bk15: 18544a 6510461i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.515824
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc03ef680, atomic=0 1 entries : 0x7fde6c946d50 :  mf: uid=16067543, sid01:w11, part=4, addr=0xc03ef680, load , size=128, unknown  status = IN_PARTITION_DRAM (9150790), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6679150 n_nop=6226566 n_act=15370 n_pre=15354 n_req=105465 n_rd=284356 n_write=137504 bw_util=0.1263
n_activity=1492349 dram_eff=0.5654
bk0: 19088a 6502326i bk1: 19072a 6507205i bk2: 18312a 6510802i bk3: 18296a 6517064i bk4: 17948a 6517269i bk5: 17948a 6521897i bk6: 16688a 6524079i bk7: 16684a 6531212i bk8: 16648a 6526743i bk9: 16648a 6530315i bk10: 16648a 6530016i bk11: 16644a 6537204i bk12: 18324a 6511063i bk13: 18300a 6516746i bk14: 18560a 6505595i bk15: 18548a 6507050i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.51151
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6679150 n_nop=6226628 n_act=15427 n_pre=15411 n_req=105421 n_rd=284284 n_write=137400 bw_util=0.1263
n_activity=1491219 dram_eff=0.5656
bk0: 18768a 6503105i bk1: 18760a 6510565i bk2: 18564a 6508453i bk3: 18552a 6510609i bk4: 17948a 6518336i bk5: 17940a 6519868i bk6: 16672a 6527290i bk7: 16664a 6531778i bk8: 16660a 6525527i bk9: 16652a 6528917i bk10: 16668a 6531711i bk11: 16664a 6538220i bk12: 18332a 6511373i bk13: 18312a 6516702i bk14: 18564a 6504655i bk15: 18564a 6511918i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.511329
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6679150 n_nop=6227076 n_act=15249 n_pre=15233 n_req=105398 n_rd=284192 n_write=137400 bw_util=0.1262
n_activity=1489736 dram_eff=0.566
bk0: 18752a 6503471i bk1: 18748a 6511664i bk2: 18576a 6507480i bk3: 18548a 6513031i bk4: 17904a 6515732i bk5: 17884a 6523150i bk6: 16692a 6526966i bk7: 16680a 6531783i bk8: 16656a 6529250i bk9: 16656a 6530101i bk10: 16660a 6529482i bk11: 16660a 6535052i bk12: 18008a 6512551i bk13: 17996a 6521903i bk14: 18888a 6500551i bk15: 18884a 6501513i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.51727
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6679150 n_nop=6226096 n_act=15541 n_pre=15525 n_req=105497 n_rd=284388 n_write=137600 bw_util=0.1264
n_activity=1491463 dram_eff=0.5659
bk0: 18756a 6502676i bk1: 18736a 6512206i bk2: 18576a 6507775i bk3: 18568a 6511775i bk4: 17888a 6519583i bk5: 17892a 6522627i bk6: 16692a 6527105i bk7: 16692a 6530337i bk8: 16440a 6526291i bk9: 16432a 6529669i bk10: 16984a 6524661i bk11: 16980a 6531204i bk12: 18000a 6515626i bk13: 18000a 6519554i bk14: 18872a 6501719i bk15: 18880a 6507222i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.509754
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6679150 n_nop=6227264 n_act=15151 n_pre=15135 n_req=105400 n_rd=284200 n_write=137400 bw_util=0.1262
n_activity=1489672 dram_eff=0.566
bk0: 18756a 6505486i bk1: 18744a 6513756i bk2: 18596a 6507961i bk3: 18584a 6515610i bk4: 17796a 6519982i bk5: 17772a 6523582i bk6: 16696a 6525463i bk7: 16692a 6529276i bk8: 16432a 6529418i bk9: 16424a 6534048i bk10: 16964a 6525760i bk11: 16964a 6530428i bk12: 18016a 6512575i bk13: 17988a 6520426i bk14: 18892a 6501111i bk15: 18884a 6502560i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.516376
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7fde6c975f50 :  mf: uid=16067544, sid01:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (9150794), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6679150 n_nop=6226812 n_act=15378 n_pre=15362 n_req=105400 n_rd=284198 n_write=137400 bw_util=0.1262
n_activity=1489746 dram_eff=0.566
bk0: 19060a 6501142i bk1: 19052a 6508792i bk2: 18588a 6507837i bk3: 18574a 6511900i bk4: 17776a 6523858i bk5: 17772a 6526863i bk6: 16696a 6524754i bk7: 16692a 6531833i bk8: 16440a 6528700i bk9: 16432a 6532172i bk10: 16976a 6525794i bk11: 16964a 6530896i bk12: 18008a 6513284i bk13: 18004a 6522708i bk14: 18584a 6503562i bk15: 18580a 6508786i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.513293
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6679150 n_nop=6226578 n_act=15312 n_pre=15296 n_req=105491 n_rd=284364 n_write=137600 bw_util=0.1264
n_activity=1491936 dram_eff=0.5657
bk0: 19048a 6503936i bk1: 19044a 6507493i bk2: 18588a 6509022i bk3: 18580a 6512888i bk4: 17796a 6521215i bk5: 17776a 6523918i bk6: 16700a 6527805i bk7: 16692a 6531681i bk8: 16440a 6531366i bk9: 16436a 6532568i bk10: 16752a 6528149i bk11: 16760a 6533676i bk12: 18320a 6508705i bk13: 18280a 6515440i bk14: 18580a 6507752i bk15: 18572a 6507029i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.51309

========= L2 cache stats =========
L2_cache_bank[0]: Access = 52881, Miss = 35531, Miss_rate = 0.672, Pending_hits = 368, Reservation_fails = 0
L2_cache_bank[1]: Access = 52828, Miss = 35515, Miss_rate = 0.672, Pending_hits = 1314, Reservation_fails = 0
L2_cache_bank[2]: Access = 52853, Miss = 35550, Miss_rate = 0.673, Pending_hits = 323, Reservation_fails = 0
L2_cache_bank[3]: Access = 52850, Miss = 35529, Miss_rate = 0.672, Pending_hits = 1305, Reservation_fails = 0
L2_cache_bank[4]: Access = 52875, Miss = 35559, Miss_rate = 0.673, Pending_hits = 353, Reservation_fails = 0
L2_cache_bank[5]: Access = 52863, Miss = 35539, Miss_rate = 0.672, Pending_hits = 1305, Reservation_fails = 0
L2_cache_bank[6]: Access = 52813, Miss = 35554, Miss_rate = 0.673, Pending_hits = 344, Reservation_fails = 0
L2_cache_bank[7]: Access = 52812, Miss = 35529, Miss_rate = 0.673, Pending_hits = 1300, Reservation_fails = 0
L2_cache_bank[8]: Access = 52890, Miss = 35554, Miss_rate = 0.672, Pending_hits = 367, Reservation_fails = 1
L2_cache_bank[9]: Access = 52903, Miss = 35535, Miss_rate = 0.672, Pending_hits = 1327, Reservation_fails = 0
L2_cache_bank[10]: Access = 52878, Miss = 35544, Miss_rate = 0.672, Pending_hits = 362, Reservation_fails = 0
L2_cache_bank[11]: Access = 52853, Miss = 35527, Miss_rate = 0.672, Pending_hits = 1340, Reservation_fails = 0
L2_cache_bank[12]: Access = 52828, Miss = 35534, Miss_rate = 0.673, Pending_hits = 330, Reservation_fails = 0
L2_cache_bank[13]: Access = 52853, Miss = 35514, Miss_rate = 0.672, Pending_hits = 1326, Reservation_fails = 0
L2_cache_bank[14]: Access = 52928, Miss = 35552, Miss_rate = 0.672, Pending_hits = 341, Reservation_fails = 0
L2_cache_bank[15]: Access = 52928, Miss = 35545, Miss_rate = 0.672, Pending_hits = 1330, Reservation_fails = 0
L2_cache_bank[16]: Access = 52866, Miss = 35537, Miss_rate = 0.672, Pending_hits = 337, Reservation_fails = 0
L2_cache_bank[17]: Access = 52841, Miss = 35513, Miss_rate = 0.672, Pending_hits = 1299, Reservation_fails = 0
L2_cache_bank[18]: Access = 52840, Miss = 35532, Miss_rate = 0.672, Pending_hits = 335, Reservation_fails = 0
L2_cache_bank[19]: Access = 52865, Miss = 35518, Miss_rate = 0.672, Pending_hits = 1310, Reservation_fails = 0
L2_cache_bank[20]: Access = 52928, Miss = 35556, Miss_rate = 0.672, Pending_hits = 354, Reservation_fails = 0
L2_cache_bank[21]: Access = 52928, Miss = 35535, Miss_rate = 0.671, Pending_hits = 1307, Reservation_fails = 0
L2_total_cache_accesses = 1163104
L2_total_cache_misses = 781802
L2_total_cache_miss_rate = 0.6722
L2_total_cache_pending_hits = 18277
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 360435
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18109
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 406056
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2272
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 375728
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 141
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 784600
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 378000
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.012
L2_cache_fill_port_util = 0.040

icnt_total_pkts_mem_to_simt=3736464
icnt_total_pkts_simt_to_mem=2675104
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.60052
	minimum = 6
	maximum = 52
Network latency average = 8.46752
	minimum = 6
	maximum = 47
Slowest packet = 2234058
Flit latency average = 6.95614
	minimum = 6
	maximum = 43
Slowest flit = 6160468
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.02385
	minimum = 0.0188732 (at node 5)
	maximum = 0.0283099 (at node 0)
Accepted packet rate average = 0.02385
	minimum = 0.0188732 (at node 5)
	maximum = 0.0283099 (at node 0)
Injected flit rate average = 0.0657343
	minimum = 0.0434905 (at node 5)
	maximum = 0.0871349 (at node 42)
Accepted flit rate average= 0.0657343
	minimum = 0.0605175 (at node 5)
	maximum = 0.0907762 (at node 0)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.58579 (25 samples)
	minimum = 6 (25 samples)
	maximum = 48.68 (25 samples)
Network latency average = 8.4352 (25 samples)
	minimum = 6 (25 samples)
	maximum = 45.44 (25 samples)
Flit latency average = 6.90721 (25 samples)
	minimum = 6 (25 samples)
	maximum = 41.68 (25 samples)
Fragmentation average = 0 (25 samples)
	minimum = 0 (25 samples)
	maximum = 0 (25 samples)
Injected packet rate average = 0.0221883 (25 samples)
	minimum = 0.0175583 (25 samples)
	maximum = 0.0263374 (25 samples)
Accepted packet rate average = 0.0221883 (25 samples)
	minimum = 0.0175583 (25 samples)
	maximum = 0.0263374 (25 samples)
Injected flit rate average = 0.0611544 (25 samples)
	minimum = 0.0404602 (25 samples)
	maximum = 0.081065 (25 samples)
Accepted flit rate average = 0.0611544 (25 samples)
	minimum = 0.0563013 (25 samples)
	maximum = 0.0844516 (25 samples)
Injected packet size average = 2.75615 (25 samples)
Accepted packet size average = 2.75615 (25 samples)
Hops average = 1 (25 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 28 min, 33 sec (8913 sec)
gpgpu_simulation_rate = 80917 (inst/sec)
gpgpu_simulation_rate = 1026 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 26: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 26 
gpu_sim_cycle = 38966
gpu_sim_insn = 28848876
gpu_ipc =     740.3602
gpu_tot_sim_cycle = 9411911
gpu_tot_sim_insn = 750070776
gpu_tot_ipc =      79.6938
gpu_tot_issued_cta = 1664
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 13634
partiton_reqs_in_parallel = 857252
partiton_reqs_in_parallel_total    = 79134990
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       8.4990
partiton_reqs_in_parallel_util = 857252
partiton_reqs_in_parallel_util_total    = 79134990
gpu_sim_cycle_parition_util = 38966
gpu_tot_sim_cycle_parition_util    = 3597045
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1163104
L2_BW  =     113.1200 GB/Sec
L2_BW_total  =      12.1815 GB/Sec
gpu_total_sim_rate=83211

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 15059928
	L1I_total_cache_misses = 2440
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 46592
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0350
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 44960
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 15057488
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2440
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 46592
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 15059928
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
125503, 120635, 120815, 125213, 125525, 120667, 120853, 125200, 33841, 32473, 32612, 22905, 
gpgpu_n_tot_thrd_icount = 866305024
gpgpu_n_tot_w_icount = 27072032
gpgpu_n_stall_shd_mem = 14365
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 815984
gpgpu_n_mem_write_global = 393120
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 19921408
gpgpu_n_store_insn = 12383280
gpgpu_n_shmem_insn = 82037488
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1490944
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 770
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 12151
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:768239	W0_Idle:2853455	W0_Scoreboard:171710871	W1:1572480	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:10612680	W32:14886872
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6527872 {8:815984,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 53464320 {136:393120,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 92104064 {40:196560,136:619424,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3144960 {8:393120,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 421 
maxdqlatency = 0 
maxmflatency = 171210 
averagemflatency = 1579 
max_icnt2mem_latency = 170961 
max_icnt2sh_latency = 9411910 
mrq_lat_table:557751 	88025 	57194 	135860 	159528 	116027 	63595 	27278 	1168 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	763245 	428020 	881 	18 	104 	162 	159 	695 	2110 	9971 	3767 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	23 	1063885 	47125 	297 	0 	81286 	1 	1 	4 	38 	98 	152 	159 	714 	2101 	9970 	3754 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	684422 	129630 	1958 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	252 	2016 	6004 	82448 	241920 	60480 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2920 	213 	14 	1 	3 	3 	7 	28 	131 	453 	134 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    325633    325265    350478    350014    291247    291356    336053    335594    418343    417887    307915    307794    363622    363158    321496    321957 
dram[1]:    325633    325277    350598    350132    291237    291228    336047    335589    418330    417764    307906    307781    363625    363160    321481    321947 
dram[2]:    325625    325266    350479    350016    291246    291354    336050    335587    418338    417880    307915    307794    363629    363051    360542    361005 
dram[3]:    325627    325265    350590    350125    291238    291237    336047    335590    418222    417760    307915    307795    363625    363161    321492    360978 
dram[4]:    325636    325270    350476    350012    291245    291354    336046    335584    418338    417870    308016    308027    363516    363047    321608    360996 
dram[5]:    325625    325263    350597    350133    291246    291451    336046    335589    418211    417756    307798    307679    363635    363172    321483    321944 
dram[6]:    325625    325263    350590    350019    291244    291355    336051    335592    418326    417873    308022    308031    363509    363040    321605    322072 
dram[7]:    325628    325262    350590    350122    291244    291354    336049    335586    418215    417762    307786    307679    363633    363169    321484    321946 
dram[8]:    325627    325262    350601    350133    291247    291465    336056    335596    418339    417881    308012    308016    363513    363051    321601    322056 
dram[9]:    325627    325263    350598    350029    291245    291355    336053    335597    418339    417886    307792    307671    363628    363164    321490    321946 
dram[10]:    325631    325263    350590    350127    291245    291237    336045    335584    418323    417860    307905    307800    363627    363163    321489    321946 
average row accesses per activate:
dram[0]:  6.998083  6.704044  6.820151  6.826579  6.666342  6.639535  6.855422  6.729032  6.936147  6.933983  6.784501  6.621762  7.493617  7.355277  6.666970  6.611913 
dram[1]:  7.061895  7.162905  6.545287  6.517496  6.445772  6.247772  7.488623  7.252900  7.086188  7.122222  6.461150  6.405000  7.134615  7.063190  7.053898  6.809480 
dram[2]:  7.278049  7.087452  7.050797  6.978304  6.471402  6.542911  7.037120  6.679487  7.262741  6.893548  6.786017  6.523422  7.423604  7.227926  6.462713  6.297723 
dram[3]:  6.999062  7.175169  6.611578  6.510580  6.392532  6.394713  7.331770  6.971014  6.855769  6.831736  6.501529  6.487284  7.186544  6.988095  6.871893  6.599633 
dram[4]:  7.249757  7.067298  7.066866  6.785235  6.269581  6.119111  6.916936  6.820213  7.053905  6.887218  6.848550  6.789137  7.059118  7.110101  6.495935  6.349823 
dram[5]:  6.918483  6.762743  6.771831  6.706047  6.476011  6.313761  7.240678  7.001093  6.532587  6.659398  6.773885  6.503568  7.257466  7.034965  6.677809  6.616375 
dram[6]:  7.413618  7.026975  6.984511  7.073602  6.185419  6.169811  7.101882  6.959826  7.182531  7.025192  6.859140  6.881338  6.830357  6.740450  6.637184  6.455663 
dram[7]:  6.825070  6.794967  6.595064  6.515809  6.874875  6.389768  7.312429  7.157366  6.134241  6.150244  6.820646  6.721480  7.530634  7.132642  6.369151  6.432196 
dram[8]:  7.097276  6.978947  6.928983  7.173956  6.348231  6.175884  7.355505  7.189462  7.004445  6.971239  6.865546  6.801249  7.056353  6.907630  6.925612  6.495583 
dram[9]:  6.926580  6.829514  6.585766  6.613199  6.888777  6.665362  7.079470  7.016411  6.345070  6.349446  6.993583  6.815433  7.443243  7.370450  6.391652  6.284716 
dram[10]:  7.218992  7.114613  6.893983  6.846300  6.383895  6.154471  7.555948  7.371264  6.840564  6.494336  6.731937  6.636739  7.029940  6.802708  6.700186  6.463612 
average row locality = 1206426/177258 = 6.806046
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4881      4876      4851      4851      4656      4655      4257      4256      4329      4327      4337      4336      4756      4751      4896      4895 
dram[1]:      4884      4881      4768      4764      4738      4735      4251      4250      4333      4330      4349      4351      4761      4754      4898      4896 
dram[2]:      4964      4960      4765      4762      4740      4739      4254      4250      4333      4331      4352      4352      4757      4752      4827      4826 
dram[3]:      4965      4959      4767      4763      4744      4740      4252      4251      4337      4335      4337      4336      4762      4756      4822      4821 
dram[4]:      4964      4960      4767      4763      4674      4674      4332      4331      4332      4332      4335      4334      4757      4751      4825      4822 
dram[5]:      4881      4879      4833      4830      4674      4672      4328      4326      4335      4333      4340      4339      4759      4754      4826      4826 
dram[6]:      4877      4876      4836      4829      4662      4657      4333      4330      4334      4334      4338      4338      4675      4672      4910      4909 
dram[7]:      4878      4873      4836      4834      4658      4659      4333      4333      4278      4276      4422      4421      4673      4673      4906      4908 
dram[8]:      4878      4875      4841      4838      4634      4628      4334      4333      4276      4274      4417      4417      4677      4670      4911      4909 
dram[9]:      4957      4955      4839      4836      4629      4628      4334      4333      4279      4277      4420      4417      4675      4674      4831      4830 
dram[10]:      4954      4953      4839      4837      4634      4629      4335      4333      4279      4278      4362      4364      4756      4746      4830      4828 
total reads: 813306
bank skew: 4965/4250 = 1.17
chip skew: 73964/73910 = 1.00
number of total write accesses:
dram[0]:      2418      2418      2392      2392      2197      2197      2002      2002      2080      2080      2054      2054      2288      2288      2431      2431 
dram[1]:      2418      2418      2314      2314      2275      2275      2002      2002      2080      2080      2054      2054      2288      2288      2431      2431 
dram[2]:      2496      2496      2314      2314      2275      2275      2002      2002      2080      2080      2054      2054      2288      2288      2366      2366 
dram[3]:      2496      2496      2314      2314      2275      2275      2002      2002      2080      2080      2041      2041      2288      2288      2366      2366 
dram[4]:      2496      2496      2314      2314      2210      2210      2080      2080      2080      2080      2041      2041      2288      2288      2366      2366 
dram[5]:      2418      2418      2379      2379      2210      2210      2080      2080      2080      2080      2041      2041      2288      2288      2366      2366 
dram[6]:      2418      2418      2379      2379      2210      2210      2080      2080      2080      2080      2041      2041      2210      2210      2444      2444 
dram[7]:      2418      2418      2379      2379      2210      2210      2080      2080      2028      2028      2119      2119      2210      2210      2444      2444 
dram[8]:      2418      2418      2379      2379      2184      2184      2080      2080      2028      2028      2119      2119      2210      2210      2444      2444 
dram[9]:      2496      2496      2379      2379      2184      2184      2080      2080      2028      2028      2119      2119      2210      2210      2366      2366 
dram[10]:      2496      2496      2379      2379      2184      2184      2080      2080      2028      2028      2067      2067      2288      2288      2366      2366 
total reads: 393120
bank skew: 2496/2002 = 1.25
chip skew: 35776/35724 = 1.00
average mf latency per bank:
dram[0]:       2218      1162      2213      1012      1888       974      2022       984      2040      1107      1955       938      2037      1080      2233      1137
dram[1]:       2092      1097      2100      1047      1959       973      2133      1008      2171      1149      1960       924      2102      1108      2128      1116
dram[2]:       2213      1118      2112      1053      2070      1011      2073       960      2110      1118      1952       948      2023      1090      2063      1113
dram[3]:       2287      1143      2154      1040      2044       992      2015       956      2009      1099      1823       943      2052      1105      2109      1121
dram[4]:       2273      1162      2040      1001      1978      1027      1989       950      2140      1121      1851       969      2218      1132      2133      1152
dram[5]:       2115      1143      2003      1011      2008      1024      2086       972      2242      1149      1907      1032      2297      1129      2124      1144
dram[6]:       2158      1174      2153      1070      2010       993      2102       980      2158      1114      1888      1022      2217      1167      2262      1159
dram[7]:       2107      1161      2200      1068      1914       973      2038       972      2143      1138      1968       997      2162      1147      2372      1183
dram[8]:       2134      1157      2053      1027      1862       970      2125      1011      2207      1140      2094      1013      2189      1146      2312      1147
dram[9]:       2113      1136      2158      1058      1980      1017      2166      1010      2170      1140      2116       975      2049      1131      2205      1162
dram[10]:       2161      1113      2308      1072      1969       996      2169      1007      2014      1117      1961       934      1965      1083      2245      1183
maximum mf latency per bank:
dram[0]:     169875    147891    171195    145304    166569    165999    161366    160933    166560    166127    152968    137340    171083    142682    165994    147913
dram[1]:     170110    147905    145735    145290    166570    166119    161361    160930    166558    165992    152971    137490    171209    142553    165992    147894
dram[2]:     170112    147911    145732    145300    166569    166011    161357    160934    166560    166127    152969    137469    171203    142676    165995    147894
dram[3]:     170112    147905    145738    145285    166586    166133    161366    160909    166557    165994    152975    152799    171201    142547    165989    147890
dram[4]:     170119    147911    171084    145287    166598    166139    161358    160943    166557    166108    152966    152912    171210    142665    165996    147765
dram[5]:     170110    147904    171196    145284    166583    166154    161350    160904    166560    166008    160139    159602    171210    142549    165876    147890
dram[6]:     170112    147911    171082    145285    166583    166138    161348    160782    166573    166127    160251    159805    171206    147589    165993    147763
dram[7]:     169874    147893    171197    145305    166579    166139    161349    160916    166573    166130    160136    159573    171084    147704    165872    147915
dram[8]:     170113    147892    171084    145300    166569    166134    161350    160783    166568    166142    160251    159795    171201    165819    165990    147876
dram[9]:     169874    147904    171198    145305    166569    166010    161347    160905    166560    166131    160139    159578    171085    165947    165872    147904
dram[10]:     170112    147900    171082    145303    166569    166134    161348    160786    166558    165989    160252    159796    171202    142685    165991    147905
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6751503 n_nop=6280949 n_act=16017 n_pre=16001 n_req=109634 n_rd=295640 n_write=142896 bw_util=0.1299
n_activity=1548702 dram_eff=0.5663
bk0: 19524a 6571898i bk1: 19504a 6579177i bk2: 19404a 6570679i bk3: 19404a 6577927i bk4: 18624a 6584833i bk5: 18620a 6587800i bk6: 17028a 6594987i bk7: 17024a 6602888i bk8: 17316a 6594313i bk9: 17308a 6595092i bk10: 17348a 6594776i bk11: 17344a 6601776i bk12: 19024a 6578078i bk13: 19004a 6583738i bk14: 19584a 6565687i bk15: 19580a 6570837i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.536494
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6751503 n_nop=6280803 n_act=16024 n_pre=16008 n_req=109667 n_rd=295772 n_write=142896 bw_util=0.1299
n_activity=1552278 dram_eff=0.5652
bk0: 19536a 6571131i bk1: 19524a 6577996i bk2: 19072a 6573060i bk3: 19056a 6581285i bk4: 18952a 6581658i bk5: 18940a 6583714i bk6: 17004a 6596727i bk7: 17000a 6602378i bk8: 17332a 6595305i bk9: 17320a 6598561i bk10: 17396a 6596899i bk11: 17404a 6600538i bk12: 19044a 6575678i bk13: 19016a 6582706i bk14: 19592a 6566268i bk15: 19584a 6571039i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.539886
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6751503 n_nop=6280677 n_act=15993 n_pre=15977 n_req=109714 n_rd=295856 n_write=143000 bw_util=0.13
n_activity=1549150 dram_eff=0.5666
bk0: 19856a 6566192i bk1: 19840a 6573310i bk2: 19060a 6575017i bk3: 19048a 6582618i bk4: 18960a 6580784i bk5: 18956a 6585609i bk6: 17016a 6595032i bk7: 17000a 6600951i bk8: 17332a 6596580i bk9: 17324a 6597185i bk10: 17408a 6595310i bk11: 17408a 6598344i bk12: 19028a 6576264i bk13: 19008a 6584800i bk14: 19308a 6567112i bk15: 19304a 6571766i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.532513
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6751503 n_nop=6280493 n_act=16171 n_pre=16155 n_req=109671 n_rd=295788 n_write=142896 bw_util=0.13
n_activity=1548614 dram_eff=0.5666
bk0: 19860a 6565516i bk1: 19836a 6572537i bk2: 19068a 6574862i bk3: 19052a 6577901i bk4: 18976a 6580380i bk5: 18960a 6585465i bk6: 17008a 6596215i bk7: 17004a 6598508i bk8: 17348a 6591718i bk9: 17340a 6595141i bk10: 17348a 6596850i bk11: 17344a 6599931i bk12: 19048a 6575794i bk13: 19024a 6578158i bk14: 19288a 6569025i bk15: 19284a 6576028i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.5341
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7fde6ceeaf20 :  mf: uid=16710188, sid07:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (9411910), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6751503 n_nop=6280397 n_act=16156 n_pre=16140 n_req=109703 n_rd=295810 n_write=143000 bw_util=0.13
n_activity=1551057 dram_eff=0.5658
bk0: 19856a 6567535i bk1: 19840a 6572147i bk2: 19068a 6576137i bk3: 19052a 6582204i bk4: 18696a 6582771i bk5: 18694a 6587326i bk6: 17328a 6590112i bk7: 17324a 6597603i bk8: 17328a 6592597i bk9: 17328a 6596157i bk10: 17340a 6595791i bk11: 17336a 6603235i bk12: 19028a 6576896i bk13: 19004a 6583086i bk14: 19300a 6570427i bk15: 19288a 6572253i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.53158
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6751503 n_nop=6280421 n_act=16231 n_pre=16215 n_req=109659 n_rd=295740 n_write=142896 bw_util=0.1299
n_activity=1550418 dram_eff=0.5658
bk0: 19524a 6567735i bk1: 19516a 6575602i bk2: 19332a 6573402i bk3: 19320a 6575708i bk4: 18696a 6583700i bk5: 18688a 6585365i bk6: 17312a 6593285i bk7: 17304a 6597795i bk8: 17340a 6591496i bk9: 17332a 6595396i bk10: 17360a 6597618i bk11: 17356a 6604400i bk12: 19036a 6577506i bk13: 19016a 6582752i bk14: 19304a 6569770i bk15: 19304a 6577154i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.529702
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6751503 n_nop=6280861 n_act=16061 n_pre=16045 n_req=109634 n_rd=295640 n_write=142896 bw_util=0.1299
n_activity=1548298 dram_eff=0.5665
bk0: 19508a 6568697i bk1: 19504a 6576757i bk2: 19344a 6572311i bk3: 19316a 6578005i bk4: 18648a 6580678i bk5: 18628a 6588488i bk6: 17332a 6592823i bk7: 17320a 6597974i bk8: 17336a 6595355i bk9: 17336a 6596056i bk10: 17352a 6595281i bk11: 17352a 6600603i bk12: 18700a 6578200i bk13: 18688a 6587684i bk14: 19640a 6565102i bk15: 19636a 6566313i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.538355
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6751503 n_nop=6279869 n_act=16351 n_pre=16335 n_req=109737 n_rd=295844 n_write=143104 bw_util=0.13
n_activity=1550615 dram_eff=0.5662
bk0: 19512a 6567725i bk1: 19492a 6577156i bk2: 19344a 6572723i bk3: 19336a 6576367i bk4: 18632a 6584929i bk5: 18636a 6587886i bk6: 17332a 6593231i bk7: 17332a 6596779i bk8: 17112a 6592406i bk9: 17104a 6596048i bk10: 17688a 6590834i bk11: 17684a 6597567i bk12: 18692a 6581737i bk13: 18692a 6585312i bk14: 19624a 6566231i bk15: 19632a 6572115i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.529254
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6751503 n_nop=6281085 n_act=15945 n_pre=15929 n_req=109636 n_rd=295648 n_write=142896 bw_util=0.1299
n_activity=1548459 dram_eff=0.5664
bk0: 19512a 6570671i bk1: 19500a 6579189i bk2: 19364a 6572731i bk3: 19352a 6580852i bk4: 18536a 6585222i bk5: 18512a 6589106i bk6: 17336a 6591347i bk7: 17332a 6595490i bk8: 17104a 6595579i bk9: 17096a 6600125i bk10: 17668a 6591818i bk11: 17668a 6596294i bk12: 18708a 6578142i bk13: 18680a 6586288i bk14: 19644a 6566150i bk15: 19636a 6568047i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.535445
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6751503 n_nop=6280575 n_act=16196 n_pre=16180 n_req=109638 n_rd=295656 n_write=142896 bw_util=0.1299
n_activity=1548686 dram_eff=0.5664
bk0: 19828a 6565823i bk1: 19820a 6573659i bk2: 19356a 6572442i bk3: 19344a 6577014i bk4: 18516a 6589312i bk5: 18512a 6592257i bk6: 17336a 6590986i bk7: 17332a 6597696i bk8: 17116a 6595001i bk9: 17108a 6598224i bk10: 17680a 6591660i bk11: 17668a 6597159i bk12: 18700a 6579324i bk13: 18696a 6588849i bk14: 19324a 6568513i bk15: 19320a 6573954i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.532611
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6751503 n_nop=6280359 n_act=16114 n_pre=16098 n_req=109733 n_rd=295828 n_write=143104 bw_util=0.13
n_activity=1551357 dram_eff=0.5659
bk0: 19816a 6568987i bk1: 19812a 6572813i bk2: 19356a 6574177i bk3: 19348a 6578170i bk4: 18536a 6586540i bk5: 18516a 6589267i bk6: 17340a 6594117i bk7: 17332a 6598032i bk8: 17116a 6597642i bk9: 17112a 6598832i bk10: 17448a 6594029i bk11: 17456a 6600153i bk12: 19024a 6573895i bk13: 18984a 6581433i bk14: 19320a 6572990i bk15: 19312a 6572406i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.531563

========= L2 cache stats =========
L2_cache_bank[0]: Access = 54994, Miss = 36963, Miss_rate = 0.672, Pending_hits = 373, Reservation_fails = 0
L2_cache_bank[1]: Access = 54940, Miss = 36947, Miss_rate = 0.672, Pending_hits = 1321, Reservation_fails = 0
L2_cache_bank[2]: Access = 54966, Miss = 36982, Miss_rate = 0.673, Pending_hits = 329, Reservation_fails = 0
L2_cache_bank[3]: Access = 54964, Miss = 36961, Miss_rate = 0.672, Pending_hits = 1314, Reservation_fails = 0
L2_cache_bank[4]: Access = 54990, Miss = 36992, Miss_rate = 0.673, Pending_hits = 361, Reservation_fails = 0
L2_cache_bank[5]: Access = 54977, Miss = 36972, Miss_rate = 0.672, Pending_hits = 1315, Reservation_fails = 0
L2_cache_bank[6]: Access = 54925, Miss = 36986, Miss_rate = 0.673, Pending_hits = 347, Reservation_fails = 0
L2_cache_bank[7]: Access = 54925, Miss = 36961, Miss_rate = 0.673, Pending_hits = 1308, Reservation_fails = 0
L2_cache_bank[8]: Access = 55005, Miss = 36986, Miss_rate = 0.672, Pending_hits = 373, Reservation_fails = 1
L2_cache_bank[9]: Access = 55018, Miss = 36967, Miss_rate = 0.672, Pending_hits = 1336, Reservation_fails = 0
L2_cache_bank[10]: Access = 54992, Miss = 36976, Miss_rate = 0.672, Pending_hits = 370, Reservation_fails = 0
L2_cache_bank[11]: Access = 54966, Miss = 36959, Miss_rate = 0.672, Pending_hits = 1349, Reservation_fails = 0
L2_cache_bank[12]: Access = 54940, Miss = 36965, Miss_rate = 0.673, Pending_hits = 334, Reservation_fails = 0
L2_cache_bank[13]: Access = 54966, Miss = 36945, Miss_rate = 0.672, Pending_hits = 1335, Reservation_fails = 0
L2_cache_bank[14]: Access = 55044, Miss = 36984, Miss_rate = 0.672, Pending_hits = 346, Reservation_fails = 0
L2_cache_bank[15]: Access = 55044, Miss = 36977, Miss_rate = 0.672, Pending_hits = 1342, Reservation_fails = 0
L2_cache_bank[16]: Access = 54979, Miss = 36968, Miss_rate = 0.672, Pending_hits = 344, Reservation_fails = 0
L2_cache_bank[17]: Access = 54953, Miss = 36944, Miss_rate = 0.672, Pending_hits = 1309, Reservation_fails = 0
L2_cache_bank[18]: Access = 54953, Miss = 36964, Miss_rate = 0.673, Pending_hits = 340, Reservation_fails = 0
L2_cache_bank[19]: Access = 54979, Miss = 36950, Miss_rate = 0.672, Pending_hits = 1319, Reservation_fails = 0
L2_cache_bank[20]: Access = 55044, Miss = 36989, Miss_rate = 0.672, Pending_hits = 361, Reservation_fails = 0
L2_cache_bank[21]: Access = 55044, Miss = 36968, Miss_rate = 0.672, Pending_hits = 1317, Reservation_fails = 0
L2_total_cache_accesses = 1209608
L2_total_cache_misses = 813306
L2_total_cache_miss_rate = 0.6724
L2_total_cache_pending_hits = 18443
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 375269
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18275
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 422440
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2272
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 390848
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 141
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 815984
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 393120
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.012
L2_cache_fill_port_util = 0.041

icnt_total_pkts_mem_to_simt=3885824
icnt_total_pkts_simt_to_mem=2782088
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.52053
	minimum = 6
	maximum = 50
Network latency average = 8.39694
	minimum = 6
	maximum = 50
Slowest packet = 2373258
Flit latency average = 6.85772
	minimum = 6
	maximum = 46
Slowest flit = 6541381
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0238696
	minimum = 0.0188887 (at node 0)
	maximum = 0.0283331 (at node 7)
Accepted packet rate average = 0.0238696
	minimum = 0.0188887 (at node 0)
	maximum = 0.0283331 (at node 7)
Injected flit rate average = 0.0657883
	minimum = 0.0435262 (at node 0)
	maximum = 0.0872065 (at node 42)
Accepted flit rate average= 0.0657883
	minimum = 0.0605672 (at node 0)
	maximum = 0.0908508 (at node 7)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.58328 (26 samples)
	minimum = 6 (26 samples)
	maximum = 48.7308 (26 samples)
Network latency average = 8.43373 (26 samples)
	minimum = 6 (26 samples)
	maximum = 45.6154 (26 samples)
Flit latency average = 6.90531 (26 samples)
	minimum = 6 (26 samples)
	maximum = 41.8462 (26 samples)
Fragmentation average = 0 (26 samples)
	minimum = 0 (26 samples)
	maximum = 0 (26 samples)
Injected packet rate average = 0.022253 (26 samples)
	minimum = 0.0176095 (26 samples)
	maximum = 0.0264141 (26 samples)
Accepted packet rate average = 0.022253 (26 samples)
	minimum = 0.0176095 (26 samples)
	maximum = 0.0264141 (26 samples)
Injected flit rate average = 0.0613326 (26 samples)
	minimum = 0.0405782 (26 samples)
	maximum = 0.0813012 (26 samples)
Accepted flit rate average = 0.0613326 (26 samples)
	minimum = 0.0564654 (26 samples)
	maximum = 0.0846977 (26 samples)
Injected packet size average = 2.75615 (26 samples)
Accepted packet size average = 2.75615 (26 samples)
Hops average = 1 (26 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 30 min, 14 sec (9014 sec)
gpgpu_simulation_rate = 83211 (inst/sec)
gpgpu_simulation_rate = 1044 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 27: size 0

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 27 
gpu_sim_cycle = 38770
gpu_sim_insn = 28848876
gpu_ipc =     744.1031
gpu_tot_sim_cycle = 9672831
gpu_tot_sim_insn = 778919652
gpu_tot_ipc =      80.5266
gpu_tot_issued_cta = 1728
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 14218
partiton_reqs_in_parallel = 852940
partiton_reqs_in_parallel_total    = 79992242
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       8.3580
partiton_reqs_in_parallel_util = 852940
partiton_reqs_in_parallel_util_total    = 79992242
gpu_sim_cycle_parition_util = 38770
gpu_tot_sim_cycle_parition_util    = 3636011
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1209608
L2_BW  =     113.6919 GB/Sec
L2_BW_total  =      12.3086 GB/Sec
gpu_total_sim_rate=85464

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 15639156
	L1I_total_cache_misses = 2440
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 48384
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0337
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 46752
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 15636716
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2440
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 48384
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 15639156
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
130330, 125280, 125462, 130032, 130352, 125308, 125500, 130016, 33841, 32473, 32612, 22905, 
gpgpu_n_tot_thrd_icount = 899624448
gpgpu_n_tot_w_icount = 28113264
gpgpu_n_stall_shd_mem = 14407
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 847368
gpgpu_n_mem_write_global = 408240
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 20687616
gpgpu_n_store_insn = 12859560
gpgpu_n_shmem_insn = 85192776
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1548288
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 812
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 12151
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:798884	W0_Idle:2868325	W0_Scoreboard:172835624	W1:1632960	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:11020860	W32:15459444
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6778944 {8:847368,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 55520640 {136:408240,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 95646528 {40:204120,136:643248,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3265920 {8:408240,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 421 
maxdqlatency = 0 
maxmflatency = 171210 
averagemflatency = 1529 
max_icnt2mem_latency = 170961 
max_icnt2sh_latency = 9672830 
mrq_lat_table:578948 	91936 	59690 	140496 	165279 	120620 	66478 	28350 	1253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	796035 	441702 	913 	18 	104 	162 	159 	695 	2110 	9971 	3767 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	27 	1108214 	49289 	304 	0 	81286 	1 	1 	4 	38 	98 	152 	159 	714 	2101 	9970 	3754 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	710654 	134668 	2072 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	252 	2016 	6004 	82448 	241920 	75600 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2995 	215 	14 	1 	3 	3 	7 	28 	131 	453 	134 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    325633    325265    350478    350014    291247    291356    336053    335594    418343    417887    307915    307794    363622    363158    321496    321957 
dram[1]:    325633    325277    350598    350132    291237    291228    336047    335589    418330    417764    307906    307781    363625    363160    321481    321947 
dram[2]:    325625    325266    350479    350016    291246    291354    336050    335587    418338    417880    307915    307794    363629    363051    360542    361005 
dram[3]:    325627    325265    350590    350125    291238    291237    336047    335590    418222    417760    307915    307795    363625    363161    321492    360978 
dram[4]:    325636    325270    350476    350012    291245    291354    336046    335584    418338    417870    308016    308027    363516    363047    321608    360996 
dram[5]:    325625    325263    350597    350133    291246    291451    336046    335589    418211    417756    307798    307679    363635    363172    321483    321944 
dram[6]:    325625    325263    350590    350019    291244    291355    336051    335592    418326    417873    308022    308031    363509    363040    321605    322072 
dram[7]:    325628    325262    350590    350122    291244    291354    336049    335586    418215    417762    307786    307679    363633    363169    321484    321946 
dram[8]:    325627    325262    350601    350133    291247    291465    336056    335596    418339    417881    308012    308016    363513    363051    321601    322056 
dram[9]:    325627    325263    350598    350029    291245    291355    336053    335597    418339    417886    307792    307671    363628    363164    321490    321946 
dram[10]:    325631    325263    350590    350127    291245    291237    336045    335584    418323    417860    307905    307800    363627    363163    321489    321946 
average row accesses per activate:
dram[0]:  7.185782  6.887273  6.984201  6.990698  6.836381  6.809204  7.044372  6.916047  7.117647  7.115508  6.952830  6.788127  7.701681  7.545829  6.829597  6.786096 
dram[1]:  7.250478  7.353055  6.704380  6.676363  6.614195  6.413063  7.686761  7.447881  7.269650  7.306257  6.626122  6.569170  7.337000  7.264618  7.219905  6.973443 
dram[2]:  7.471552  7.278195  7.215127  7.142024  6.640182  6.712835  7.228889  6.865892  7.448546  7.074389  6.955021  6.689135  7.630593  7.417004  6.620903  6.465398 
dram[3]:  7.188312  7.367269  6.771429  6.669392  6.559964  6.562274  7.527778  7.161894  7.021075  6.982180  6.667674  6.653266  7.389728  7.188235  7.033898  6.759276 
dram[4]:  7.442843  7.257732  7.231299  6.947020  6.434626  6.281690  7.108742  7.010515  7.221258  7.052966  7.019088  6.958991  7.260396  7.312375  6.666369  6.506968 
dram[5]:  7.104967  6.946838  6.934198  6.867769  6.644320  6.479564  7.437500  7.194385  6.694472  6.808794  6.943396  6.669688  7.461852  7.235933  6.838060  6.776065 
dram[6]:  7.607430  7.215238  7.148997  7.239110  6.349376  6.333630  7.296499  7.152360  7.350993  7.192225  7.029724  7.052183  7.026471  6.935140  6.811052  6.615584 
dram[7]:  7.010176  6.979723  6.755415  6.675290  7.049505  6.557090  7.510135  7.352811  6.290106  6.306358  6.992791  6.892386  7.737581  7.318693  6.528205  6.591889 
dram[8]:  7.286539  7.166509  7.092803  7.340196  6.514286  6.339318  7.553794  7.385382  7.169770  7.136314  7.038382  6.973279  7.256073  7.105159  7.103160  6.655923 
dram[9]:  7.114890  7.016319  6.745946  6.773756  7.063000  6.836399  7.273719  7.209730  6.502482  6.506958  7.167899  6.987642  7.648880  7.559072  6.549037  6.452114 
dram[10]:  7.411878  7.305949  7.057493  7.009363  6.550510  6.317531  7.756977  7.569807  7.003209  6.653455  6.901758  6.805301  7.230769  7.000000  6.873162  6.633540 
average row locality = 1253050/179464 = 6.982180
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5070      5065      5035      5035      4829      4828      4430      4429      4495      4493      4499      4498      4948      4943      5088      5087 
dram[1]:      5073      5070      4949      4945      4914      4911      4424      4423      4499      4496      4512      4514      4953      4946      5090      5088 
dram[2]:      5156      5152      4946      4943      4916      4915      4427      4423      4499      4497      4515      4515      4949      4944      5016      5015 
dram[3]:      5157      5151      4948      4944      4920      4916      4425      4424      4503      4501      4500      4499      4954      4948      5011      5010 
dram[4]:      5156      5152      4948      4944      4848      4848      4508      4507      4498      4498      4498      4497      4949      4943      5014      5011 
dram[5]:      5070      5068      5016      5013      4848      4846      4504      4502      4501      4499      4503      4502      4951      4946      5015      5015 
dram[6]:      5066      5065      5019      5012      4836      4831      4509      4506      4500      4500      4501      4501      4864      4861      5102      5101 
dram[7]:      5067      5062      5019      5017      4832      4833      4509      4509      4442      4440      4588      4587      4862      4862      5098      5100 
dram[8]:      5067      5064      5024      5021      4807      4801      4510      4509      4440      4438      4583      4583      4866      4859      5103      5101 
dram[9]:      5149      5147      5022      5019      4802      4801      4510      4509      4442      4440      4586      4583      4864      4863      5020      5019 
dram[10]:      5146      5145      5022      5020      4807      4802      4511      4509      4442      4441      4526      4528      4948      4938      5019      5017 
total reads: 844810
bank skew: 5157/4423 = 1.17
chip skew: 76828/76772 = 1.00
number of total write accesses:
dram[0]:      2511      2511      2480      2480      2274      2274      2079      2079      2160      2160      2134      2134      2384      2384      2527      2527 
dram[1]:      2511      2511      2399      2399      2355      2355      2079      2079      2160      2160      2134      2134      2384      2384      2527      2527 
dram[2]:      2592      2592      2399      2399      2355      2355      2079      2079      2160      2160      2134      2134      2384      2384      2459      2459 
dram[3]:      2592      2592      2399      2399      2355      2355      2079      2079      2160      2160      2121      2121      2384      2384      2459      2459 
dram[4]:      2592      2592      2399      2399      2288      2288      2160      2160      2160      2160      2121      2121      2384      2384      2459      2459 
dram[5]:      2511      2511      2466      2466      2288      2288      2160      2160      2160      2160      2121      2121      2384      2384      2459      2459 
dram[6]:      2511      2511      2466      2466      2288      2288      2160      2160      2160      2160      2121      2121      2303      2303      2540      2540 
dram[7]:      2511      2511      2466      2466      2288      2288      2160      2160      2106      2106      2202      2202      2303      2303      2540      2540 
dram[8]:      2511      2511      2466      2466      2261      2261      2160      2160      2106      2106      2202      2202      2303      2303      2540      2540 
dram[9]:      2592      2592      2466      2466      2261      2261      2160      2160      2106      2106      2202      2202      2303      2303      2459      2459 
dram[10]:      2592      2592      2466      2466      2261      2261      2160      2160      2106      2106      2148      2148      2384      2384      2459      2459 
total reads: 408240
bank skew: 2592/2079 = 1.25
chip skew: 37152/37098 = 1.00
average mf latency per bank:
dram[0]:       2144      1127      2141       983      1830       947      1953       955      1972      1074      1891       912      1966      1046      2157      1102
dram[1]:       2022      1064      2032      1017      1898       947      2060       977      2099      1115      1896       898      2028      1073      2056      1082
dram[2]:       2139      1085      2044      1023      2005       984      2002       932      2040      1084      1888       921      1952      1055      1994      1079
dram[3]:       2210      1108      2084      1010      1980       965      1946       927      1944      1066      1764       916      1980      1070      2037      1086
dram[4]:       2197      1127      1975       973      1916       998      1921       922      2069      1088      1791       941      2140      1096      2061      1117
dram[5]:       2045      1109      1939       983      1945       996      2015       943      2167      1115      1845      1002      2216      1093      2052      1109
dram[6]:       2086      1138      2083      1040      1947       965      2030       951      2086      1081      1827       992      2138      1129      2185      1124
dram[7]:       2037      1125      2129      1038      1855       946      1969       943      2072      1103      1903       968      2086      1110      2291      1147
dram[8]:       2062      1123      1987       998      1804       943      2051       980      2133      1106      2025       984      2112      1109      2233      1112
dram[9]:       2043      1102      2089      1028      1918       989      2091       980      2098      1106      2046       947      1977      1095      2130      1126
dram[10]:       2089      1079      2233      1042      1907       969      2094       977      1948      1084      1897       907      1897      1049      2169      1147
maximum mf latency per bank:
dram[0]:     169875    147891    171195    145304    166569    165999    161366    160933    166560    166127    152968    137340    171083    142682    165994    147913
dram[1]:     170110    147905    145735    145290    166570    166119    161361    160930    166558    165992    152971    137490    171209    142553    165992    147894
dram[2]:     170112    147911    145732    145300    166569    166011    161357    160934    166560    166127    152969    137469    171203    142676    165995    147894
dram[3]:     170112    147905    145738    145285    166586    166133    161366    160909    166557    165994    152975    152799    171201    142547    165989    147890
dram[4]:     170119    147911    171084    145287    166598    166139    161358    160943    166557    166108    152966    152912    171210    142665    165996    147765
dram[5]:     170110    147904    171196    145284    166583    166154    161350    160904    166560    166008    160139    159602    171210    142549    165876    147890
dram[6]:     170112    147911    171082    145285    166583    166138    161348    160782    166573    166127    160251    159805    171206    147589    165993    147763
dram[7]:     169874    147893    171197    145305    166579    166139    161349    160916    166573    166130    160136    159573    171084    147704    165872    147915
dram[8]:     170113    147892    171084    145300    166569    166134    161350    160783    166568    166142    160251    159795    171201    165819    165990    147876
dram[9]:     169874    147904    171198    145305    166569    166010    161347    160905    166560    166131    160139    159578    171085    165947    165872    147904
dram[10]:     170112    147900    171082    145303    166569    166134    161348    160786    166558    165989    160252    159796    171202    142685    165991    147905
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6823492 n_nop=6335598 n_act=16215 n_pre=16199 n_req=113870 n_rd=307088 n_write=148392 bw_util=0.1335
n_activity=1604329 dram_eff=0.5678
bk0: 20280a 6637110i bk1: 20260a 6644810i bk2: 20140a 6636194i bk3: 20140a 6643948i bk4: 19316a 6651120i bk5: 19312a 6654283i bk6: 17720a 6661235i bk7: 17716a 6669431i bk8: 17980a 6660605i bk9: 17972a 6661769i bk10: 17996a 6661060i bk11: 17992a 6668446i bk12: 19792a 6643521i bk13: 19772a 6649221i bk14: 20352a 6630515i bk15: 20348a 6636161i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.553125
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6823492 n_nop=6335444 n_act=16222 n_pre=16206 n_req=113905 n_rd=307228 n_write=148392 bw_util=0.1335
n_activity=1608220 dram_eff=0.5666
bk0: 20292a 6636712i bk1: 20280a 6643644i bk2: 19796a 6638906i bk3: 19780a 6647292i bk4: 19656a 6647802i bk5: 19644a 6650208i bk6: 17696a 6662890i bk7: 17692a 6668691i bk8: 17996a 6661689i bk9: 17984a 6665079i bk10: 18048a 6663271i bk11: 18056a 6667373i bk12: 19812a 6641035i bk13: 19784a 6648261i bk14: 20360a 6631544i bk15: 20352a 6636023i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.55549
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6823492 n_nop=6335318 n_act=16191 n_pre=16175 n_req=113952 n_rd=307312 n_write=148496 bw_util=0.1336
n_activity=1604336 dram_eff=0.5682
bk0: 20624a 6631357i bk1: 20608a 6638902i bk2: 19784a 6640599i bk3: 19772a 6648175i bk4: 19664a 6646889i bk5: 19660a 6651774i bk6: 17708a 6661646i bk7: 17692a 6667245i bk8: 17996a 6662969i bk9: 17988a 6663793i bk10: 18060a 6661748i bk11: 18060a 6665073i bk12: 19796a 6641915i bk13: 19776a 6650135i bk14: 20064a 6632280i bk15: 20060a 6636860i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.54754
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6823492 n_nop=6335122 n_act=16375 n_pre=16359 n_req=113909 n_rd=307244 n_write=148392 bw_util=0.1335
n_activity=1604249 dram_eff=0.568
bk0: 20628a 6630691i bk1: 20604a 6638275i bk2: 19792a 6640871i bk3: 19776a 6644012i bk4: 19680a 6646503i bk5: 19664a 6652071i bk6: 17700a 6662621i bk7: 17696a 6664635i bk8: 18012a 6657864i bk9: 18004a 6661529i bk10: 18000a 6663057i bk11: 17996a 6666681i bk12: 19816a 6641129i bk13: 19792a 6643859i bk14: 20044a 6634019i bk15: 20040a 6641336i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.549903
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6823492 n_nop=6335016 n_act=16356 n_pre=16340 n_req=113945 n_rd=307276 n_write=148504 bw_util=0.1336
n_activity=1606815 dram_eff=0.5673
bk0: 20624a 6632648i bk1: 20608a 6637490i bk2: 19792a 6642074i bk3: 19776a 6648416i bk4: 19392a 6649165i bk5: 19392a 6653626i bk6: 18032a 6656511i bk7: 18028a 6663860i bk8: 17992a 6658489i bk9: 17992a 6662256i bk10: 17992a 6662251i bk11: 17988a 6669915i bk12: 19796a 6642203i bk13: 19772a 6648746i bk14: 20056a 6636034i bk15: 20044a 6637586i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.546605
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6823492 n_nop=6335050 n_act=16435 n_pre=16419 n_req=113897 n_rd=307196 n_write=148392 bw_util=0.1335
n_activity=1606223 dram_eff=0.5673
bk0: 20280a 6633030i bk1: 20272a 6641614i bk2: 20064a 6639075i bk3: 20052a 6641339i bk4: 19392a 6649620i bk5: 19384a 6651928i bk6: 18016a 6659724i bk7: 18008a 6664301i bk8: 18004a 6657708i bk9: 17996a 6661314i bk10: 18012a 6664089i bk11: 18008a 6671035i bk12: 19804a 6642926i bk13: 19784a 6648160i bk14: 20060a 6634896i bk15: 20060a 6642730i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.545964
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6823492 n_nop=6335498 n_act=16261 n_pre=16245 n_req=113872 n_rd=307096 n_write=148392 bw_util=0.1335
n_activity=1603706 dram_eff=0.568
bk0: 20264a 6633638i bk1: 20260a 6642569i bk2: 20076a 6637689i bk3: 20048a 6643720i bk4: 19344a 6647163i bk5: 19324a 6654722i bk6: 18036a 6659108i bk7: 18024a 6664244i bk8: 18000a 6661162i bk9: 18000a 6662643i bk10: 18004a 6661149i bk11: 18004a 6667256i bk12: 19456a 6643478i bk13: 19444a 6653498i bk14: 20408a 6630201i bk15: 20404a 6631057i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.554466
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6823492 n_nop=6334482 n_act=16555 n_pre=16539 n_req=113979 n_rd=307308 n_write=148608 bw_util=0.1336
n_activity=1606677 dram_eff=0.5675
bk0: 20268a 6632704i bk1: 20248a 6643165i bk2: 20076a 6638461i bk3: 20068a 6642372i bk4: 19328a 6651067i bk5: 19332a 6654140i bk6: 18036a 6659403i bk7: 18036a 6663276i bk8: 17768a 6658819i bk9: 17760a 6662730i bk10: 18352a 6657031i bk11: 18348a 6663531i bk12: 19448a 6647147i bk13: 19448a 6651008i bk14: 20392a 6631452i bk15: 20400a 6637401i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.544914
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6823492 n_nop=6335722 n_act=16145 n_pre=16129 n_req=113874 n_rd=307104 n_write=148392 bw_util=0.1335
n_activity=1604216 dram_eff=0.5679
bk0: 20268a 6636044i bk1: 20256a 6644639i bk2: 20096a 6638355i bk3: 20084a 6647118i bk4: 19228a 6651605i bk5: 19204a 6655749i bk6: 18040a 6657435i bk7: 18036a 6661800i bk8: 17760a 6662264i bk9: 17752a 6666816i bk10: 18332a 6657883i bk11: 18332a 6662538i bk12: 19464a 6643623i bk13: 19436a 6652069i bk14: 20412a 6631211i bk15: 20404a 6632746i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.551476
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7fdea5b5de70 :  mf: uid=17352832, sid17:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (9672830), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6823492 n_nop=6335218 n_act=16398 n_pre=16382 n_req=113874 n_rd=307102 n_write=148392 bw_util=0.1335
n_activity=1604480 dram_eff=0.5678
bk0: 20596a 6630740i bk1: 20588a 6639316i bk2: 20088a 6638204i bk3: 20074a 6643013i bk4: 19208a 6655662i bk5: 19204a 6658740i bk6: 18040a 6657101i bk7: 18036a 6664074i bk8: 17768a 6661268i bk9: 17760a 6665066i bk10: 18344a 6657896i bk11: 18332a 6663730i bk12: 19456a 6644749i bk13: 19452a 6654678i bk14: 20080a 6633594i bk15: 20076a 6639296i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.548182
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6823492 n_nop=6334992 n_act=16312 n_pre=16296 n_req=113973 n_rd=307284 n_write=148608 bw_util=0.1336
n_activity=1607101 dram_eff=0.5673
bk0: 20584a 6633976i bk1: 20580a 6638529i bk2: 20088a 6639799i bk3: 20080a 6644280i bk4: 19228a 6652868i bk5: 19208a 6655923i bk6: 18044a 6660561i bk7: 18036a 6664304i bk8: 17768a 6664134i bk9: 17764a 6665583i bk10: 18104a 6660186i bk11: 18112a 6666780i bk12: 19792a 6639399i bk13: 19752a 6646871i bk14: 20076a 6638312i bk15: 20068a 6637409i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.547734

========= L2 cache stats =========
L2_cache_bank[0]: Access = 57107, Miss = 38394, Miss_rate = 0.672, Pending_hits = 376, Reservation_fails = 0
L2_cache_bank[1]: Access = 57052, Miss = 38378, Miss_rate = 0.673, Pending_hits = 1324, Reservation_fails = 0
L2_cache_bank[2]: Access = 57079, Miss = 38414, Miss_rate = 0.673, Pending_hits = 333, Reservation_fails = 0
L2_cache_bank[3]: Access = 57078, Miss = 38393, Miss_rate = 0.673, Pending_hits = 1318, Reservation_fails = 0
L2_cache_bank[4]: Access = 57105, Miss = 38424, Miss_rate = 0.673, Pending_hits = 364, Reservation_fails = 0
L2_cache_bank[5]: Access = 57092, Miss = 38404, Miss_rate = 0.673, Pending_hits = 1318, Reservation_fails = 0
L2_cache_bank[6]: Access = 57038, Miss = 38418, Miss_rate = 0.674, Pending_hits = 350, Reservation_fails = 0
L2_cache_bank[7]: Access = 57037, Miss = 38393, Miss_rate = 0.673, Pending_hits = 1312, Reservation_fails = 0
L2_cache_bank[8]: Access = 57119, Miss = 38419, Miss_rate = 0.673, Pending_hits = 376, Reservation_fails = 1
L2_cache_bank[9]: Access = 57133, Miss = 38400, Miss_rate = 0.672, Pending_hits = 1340, Reservation_fails = 0
L2_cache_bank[10]: Access = 57106, Miss = 38408, Miss_rate = 0.673, Pending_hits = 374, Reservation_fails = 0
L2_cache_bank[11]: Access = 57079, Miss = 38391, Miss_rate = 0.673, Pending_hits = 1353, Reservation_fails = 0
L2_cache_bank[12]: Access = 57052, Miss = 38397, Miss_rate = 0.673, Pending_hits = 337, Reservation_fails = 0
L2_cache_bank[13]: Access = 57079, Miss = 38377, Miss_rate = 0.672, Pending_hits = 1339, Reservation_fails = 0
L2_cache_bank[14]: Access = 57160, Miss = 38417, Miss_rate = 0.672, Pending_hits = 349, Reservation_fails = 0
L2_cache_bank[15]: Access = 57160, Miss = 38410, Miss_rate = 0.672, Pending_hits = 1345, Reservation_fails = 0
L2_cache_bank[16]: Access = 57093, Miss = 38400, Miss_rate = 0.673, Pending_hits = 347, Reservation_fails = 0
L2_cache_bank[17]: Access = 57066, Miss = 38376, Miss_rate = 0.672, Pending_hits = 1312, Reservation_fails = 0
L2_cache_bank[18]: Access = 57065, Miss = 38395, Miss_rate = 0.673, Pending_hits = 341, Reservation_fails = 0
L2_cache_bank[19]: Access = 57092, Miss = 38381, Miss_rate = 0.672, Pending_hits = 1321, Reservation_fails = 0
L2_cache_bank[20]: Access = 57160, Miss = 38421, Miss_rate = 0.672, Pending_hits = 364, Reservation_fails = 0
L2_cache_bank[21]: Access = 57160, Miss = 38400, Miss_rate = 0.672, Pending_hits = 1320, Reservation_fails = 0
L2_total_cache_accesses = 1256112
L2_total_cache_misses = 844810
L2_total_cache_miss_rate = 0.6726
L2_total_cache_pending_hits = 18513
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 390199
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18345
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 438824
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2272
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 405968
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 141
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 847368
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 408240
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.012
L2_cache_fill_port_util = 0.042

icnt_total_pkts_mem_to_simt=4035184
icnt_total_pkts_simt_to_mem=2889072
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.597
	minimum = 6
	maximum = 48
Network latency average = 8.46488
	minimum = 6
	maximum = 48
Slowest packet = 2422139
Flit latency average = 6.94334
	minimum = 6
	maximum = 44
Slowest flit = 6898013
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0239903
	minimum = 0.0189842 (at node 0)
	maximum = 0.0284764 (at node 15)
Accepted packet rate average = 0.0239903
	minimum = 0.0189842 (at node 0)
	maximum = 0.0284764 (at node 15)
Injected flit rate average = 0.0661209
	minimum = 0.0437463 (at node 0)
	maximum = 0.0876473 (at node 42)
Accepted flit rate average= 0.0661209
	minimum = 0.0608734 (at node 0)
	maximum = 0.0913101 (at node 15)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.58379 (27 samples)
	minimum = 6 (27 samples)
	maximum = 48.7037 (27 samples)
Network latency average = 8.43488 (27 samples)
	minimum = 6 (27 samples)
	maximum = 45.7037 (27 samples)
Flit latency average = 6.90672 (27 samples)
	minimum = 6 (27 samples)
	maximum = 41.9259 (27 samples)
Fragmentation average = 0 (27 samples)
	minimum = 0 (27 samples)
	maximum = 0 (27 samples)
Injected packet rate average = 0.0223173 (27 samples)
	minimum = 0.0176604 (27 samples)
	maximum = 0.0264905 (27 samples)
Accepted packet rate average = 0.0223173 (27 samples)
	minimum = 0.0176604 (27 samples)
	maximum = 0.0264905 (27 samples)
Injected flit rate average = 0.0615099 (27 samples)
	minimum = 0.0406955 (27 samples)
	maximum = 0.0815362 (27 samples)
Accepted flit rate average = 0.0615099 (27 samples)
	minimum = 0.0566286 (27 samples)
	maximum = 0.0849426 (27 samples)
Injected packet size average = 2.75615 (27 samples)
Accepted packet size average = 2.75615 (27 samples)
Hops average = 1 (27 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 31 min, 54 sec (9114 sec)
gpgpu_simulation_rate = 85464 (inst/sec)
gpgpu_simulation_rate = 1061 (cycle/sec)
GPGPU-Sim uArch: Shader 21 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 28: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 28 
gpu_sim_cycle = 39325
gpu_sim_insn = 28848876
gpu_ipc =     733.6014
gpu_tot_sim_cycle = 9934306
gpu_tot_sim_insn = 807768528
gpu_tot_ipc =      81.3110
gpu_tot_issued_cta = 1792
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 14796
partiton_reqs_in_parallel = 865150
partiton_reqs_in_parallel_total    = 80845182
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       8.2251
partiton_reqs_in_parallel_util = 865150
partiton_reqs_in_parallel_util_total    = 80845182
gpu_sim_cycle_parition_util = 39325
gpu_tot_sim_cycle_parition_util    = 3674781
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1256112
L2_BW  =     112.0874 GB/Sec
L2_BW_total  =      12.4284 GB/Sec
gpu_total_sim_rate=87648

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 16218384
	L1I_total_cache_misses = 2440
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 50176
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0325
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 48544
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 16215944
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2440
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 50176
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 16218384
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
135157, 129918, 130109, 134838, 135182, 129940, 130148, 134825, 38679, 37109, 37270, 24104, 
gpgpu_n_tot_thrd_icount = 932943872
gpgpu_n_tot_w_icount = 29154496
gpgpu_n_stall_shd_mem = 14449
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 878752
gpgpu_n_mem_write_global = 423360
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 21453824
gpgpu_n_store_insn = 13335840
gpgpu_n_shmem_insn = 88348064
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1605632
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 854
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 12151
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:828904	W0_Idle:2884171	W0_Scoreboard:173978728	W1:1693440	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:11429040	W32:16032016
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7030016 {8:878752,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 57576960 {136:423360,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 99188992 {40:211680,136:667072,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3386880 {8:423360,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 446 
maxdqlatency = 0 
maxmflatency = 171210 
averagemflatency = 1483 
max_icnt2mem_latency = 170961 
max_icnt2sh_latency = 9934305 
mrq_lat_table:598030 	94380 	61777 	145968 	172215 	126372 	69856 	29794 	1282 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	824470 	459751 	933 	18 	104 	162 	159 	695 	2110 	9971 	3767 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	28 	1152590 	51404 	316 	0 	81286 	1 	1 	4 	38 	98 	152 	159 	714 	2101 	9970 	3754 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	737154 	139463 	2161 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	252 	2016 	6004 	82448 	241920 	90720 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3071 	217 	14 	1 	3 	3 	7 	28 	131 	453 	134 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    325633    325265    350478    350014    291247    291356    336053    335594    418343    417887    307915    307794    363622    363158    321496    321957 
dram[1]:    325633    325277    350598    350132    291237    291228    336047    335589    418330    417764    307906    307781    363625    363160    321481    321947 
dram[2]:    325625    325266    350479    350016    291246    291354    336050    335587    418338    417880    307915    307794    363629    363051    360542    361005 
dram[3]:    325627    325265    350590    350125    291238    291237    336047    335590    418222    417760    307915    307795    363625    363161    321492    360978 
dram[4]:    325636    325270    350476    350012    291245    291354    336046    335584    418338    417870    308016    308027    363516    363047    321608    360996 
dram[5]:    325625    325263    350597    350133    291246    291451    336046    335589    418211    417756    307798    307679    363635    363172    321483    321944 
dram[6]:    325625    325263    350590    350019    291244    291355    336051    335592    418326    417873    308022    308031    363509    363040    321605    322072 
dram[7]:    325628    325262    350590    350122    291244    291354    336049    335586    418215    417762    307786    307679    363633    363169    321484    321946 
dram[8]:    325627    325262    350601    350133    291247    291465    336056    335596    418339    417881    308012    308016    363513    363051    321601    322056 
dram[9]:    325627    325263    350598    350029    291245    291355    336053    335597    418339    417886    307792    307671    363628    363164    321490    321946 
dram[10]:    325631    325263    350590    350127    291245    291237    336045    335584    418323    417860    307905    307800    363627    363163    321489    321946 
average row accesses per activate:
dram[0]:  7.077408  6.785838  6.942171  6.948353  6.753889  6.740639  6.980331  6.803229  6.995947  6.993921  6.878122  6.735812  7.656912  7.507921  6.740393  6.699491 
dram[1]:  7.150909  7.314419  6.646341  6.608319  6.506460  6.297748  7.638322  7.377875  7.211900  7.277134  6.569524  6.491063  7.197156  7.129699  7.170754  6.875435 
dram[2]:  7.365719  7.197133  7.208885  7.072356  6.564726  6.598253  7.124736  6.729271  7.334395  6.969728  6.825915  6.603828  7.528770  7.313404  6.528223  6.382207 
dram[3]:  7.099823  7.320875  6.721586  6.590320  6.478149  6.447099  7.520089  7.151804  6.975782  6.924850  6.632239  6.618497  7.273946  7.098223  6.964029  6.669250 
dram[4]:  7.352242  7.203588  7.224432  6.925522  6.332195  6.210218  7.034623  6.927783  7.165975  6.949698  6.896586  6.854291  7.152686  7.174078  6.537553  6.368421 
dram[5]:  7.014273  6.865502  6.882196  6.831135  6.573582  6.418182  7.423656  7.159751  6.613397  6.720817  6.894684  6.621387  7.384241  7.183712  6.778653  6.673557 
dram[6]:  7.571291  7.143636  7.111619  7.184089  6.251689  6.236931  7.211900  7.075819  7.319915  7.138430  6.920443  6.955466  6.873957  6.826888  6.690878  6.497949 
dram[7]:  6.912929  6.872266  6.677835  6.591179  6.966102  6.467658  7.493493  7.311111  6.238751  6.242647  6.962451  6.839806  7.668046  7.283890  6.490164  6.529266 
dram[8]:  7.237569  7.110407  7.058076  7.279963  6.413974  6.239796  7.470270  7.326617  7.157007  7.065557  6.950642  6.889432  7.113135  6.999056  6.999116  6.546281 
dram[9]:  6.993902  6.890129  6.703448  6.695090  6.936673  6.713632  7.235602  7.159585  6.416430  6.420605  7.086519  6.902941  7.614990  7.544252  6.482441  6.401321 
dram[10]:  7.322993  7.262444  6.999100  6.965950  6.402790  6.198480  7.678889  7.501629  6.969231  6.570600  6.816929  6.739300  7.124883  6.907931  6.800000  6.562235 
average row locality = 1299674/188250 = 6.903979
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5259      5254      5227      5227      5016      5015      4587      4586      4665      4663      4673      4672      5124      5119      5275      5274 
dram[1]:      5262      5259      5138      5134      5104      5101      4581      4580      4669      4666      4686      4688      5129      5122      5277      5275 
dram[2]:      5348      5344      5135      5132      5106      5105      4584      4580      4669      4667      4689      4689      5125      5120      5201      5200 
dram[3]:      5349      5343      5137      5133      5110      5106      4582      4581      4673      4671      4673      4672      5130      5124      5196      5195 
dram[4]:      5348      5344      5137      5133      5035      5035      4668      4667      4668      4668      4671      4670      5125      5119      5199      5196 
dram[5]:      5259      5257      5208      5205      5035      5033      4664      4662      4671      4669      4676      4675      5127      5122      5200      5200 
dram[6]:      5255      5254      5211      5204      5022      5017      4669      4666      4670      4670      4674      4674      5037      5034      5290      5289 
dram[7]:      5256      5251      5211      5209      5018      5019      4669      4669      4610      4608      4764      4763      5035      5035      5286      5288 
dram[8]:      5256      5253      5216      5213      4992      4986      4670      4669      4608      4606      4759      4759      5039      5032      5291      5289 
dram[9]:      5341      5339      5214      5211      4987      4986      4670      4669      4611      4609      4762      4759      5037      5036      5205      5204 
dram[10]:      5338      5337      5214      5212      4992      4987      4671      4669      4611      4610      4700      4702      5124      5114      5204      5202 
total reads: 876314
bank skew: 5349/4580 = 1.17
chip skew: 79694/79636 = 1.00
number of total write accesses:
dram[0]:      2604      2604      2576      2576      2366      2366      2156      2156      2240      2240      2212      2212      2464      2464      2618      2618 
dram[1]:      2604      2604      2492      2492      2450      2450      2156      2156      2240      2240      2212      2212      2464      2464      2618      2618 
dram[2]:      2688      2688      2492      2492      2450      2450      2156      2156      2240      2240      2212      2212      2464      2464      2548      2548 
dram[3]:      2688      2688      2492      2492      2450      2450      2156      2156      2240      2240      2198      2198      2464      2464      2548      2548 
dram[4]:      2688      2688      2492      2492      2380      2380      2240      2240      2240      2240      2198      2198      2464      2464      2548      2548 
dram[5]:      2604      2604      2562      2562      2380      2380      2240      2240      2240      2240      2198      2198      2464      2464      2548      2548 
dram[6]:      2604      2604      2562      2562      2380      2380      2240      2240      2240      2240      2198      2198      2380      2380      2632      2632 
dram[7]:      2604      2604      2562      2562      2380      2380      2240      2240      2184      2184      2282      2282      2380      2380      2632      2632 
dram[8]:      2604      2604      2562      2562      2352      2352      2240      2240      2184      2184      2282      2282      2380      2380      2632      2632 
dram[9]:      2688      2688      2562      2562      2352      2352      2240      2240      2184      2184      2282      2282      2380      2380      2548      2548 
dram[10]:      2688      2688      2562      2562      2352      2352      2240      2240      2184      2184      2226      2226      2464      2464      2548      2548 
total reads: 423360
bank skew: 2688/2156 = 1.25
chip skew: 38528/38472 = 1.00
average mf latency per bank:
dram[0]:       2075      1094      2070       955      1769       920      1893       930      1909      1043      1831       886      1907      1018      2089      1072
dram[1]:       1958      1034      1965       987      1835       919      1996       951      2031      1082      1835       873      1967      1045      1991      1052
dram[2]:       2071      1054      1976       993      1937       955      1940       907      1974      1053      1828       896      1895      1028      1931      1049
dram[3]:       2139      1077      2016       981      1913       936      1886       903      1881      1036      1708       891      1922      1042      1973      1056
dram[4]:       2126      1095      1910       945      1852       969      1862       898      2002      1056      1734       915      2076      1067      1996      1085
dram[5]:       1980      1077      1876       954      1880       966      1952       917      2097      1082      1786       973      2149      1064      1988      1078
dram[6]:       2019      1105      2014      1010      1882       937      1967       925      2019      1050      1769       964      2074      1099      2115      1092
dram[7]:       1972      1093      2059      1007      1793       919      1908       918      2005      1071      1842       941      2023      1080      2218      1114
dram[8]:       1997      1090      1922       970      1745       916      1988       954      2064      1074      1959       956      2049      1080      2162      1080
dram[9]:       1977      1070      2020       998      1854       960      2026       953      2030      1074      1980       920      1918      1066      2063      1094
dram[10]:       2022      1049      2159      1011      1844       940      2029       950      1885      1052      1836       882      1841      1022      2100      1114
maximum mf latency per bank:
dram[0]:     169875    147891    171195    145304    166569    165999    161366    160933    166560    166127    152968    137340    171083    142682    165994    147913
dram[1]:     170110    147905    145735    145290    166570    166119    161361    160930    166558    165992    152971    137490    171209    142553    165992    147894
dram[2]:     170112    147911    145732    145300    166569    166011    161357    160934    166560    166127    152969    137469    171203    142676    165995    147894
dram[3]:     170112    147905    145738    145285    166586    166133    161366    160909    166557    165994    152975    152799    171201    142547    165989    147890
dram[4]:     170119    147911    171084    145287    166598    166139    161358    160943    166557    166108    152966    152912    171210    142665    165996    147765
dram[5]:     170110    147904    171196    145284    166583    166154    161350    160904    166560    166008    160139    159602    171210    142549    165876    147890
dram[6]:     170112    147911    171082    145285    166583    166138    161348    160782    166573    166127    160251    159805    171206    147589    165993    147763
dram[7]:     169874    147893    171197    145305    166579    166139    161349    160916    166573    166130    160136    159573    171084    147704    165872    147915
dram[8]:     170113    147892    171084    145300    166569    166134    161350    160783    166568    166142    160251    159795    171201    165819    165990    147876
dram[9]:     169874    147904    171198    145305    166569    166010    161347    160905    166560    166131    160139    159578    171085    165947    165872    147904
dram[10]:     170112    147900    171082    145303    166569    166134    161348    160786    166558    165989    160252    159796    171202    142685    165991    147905
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6896511 n_nop=6390077 n_act=17009 n_pre=16993 n_req=118108 n_rd=318544 n_write=153888 bw_util=0.137
n_activity=1663483 dram_eff=0.568
bk0: 21036a 6702662i bk1: 21016a 6710799i bk2: 20908a 6701464i bk3: 20908a 6709428i bk4: 20064a 6716700i bk5: 20060a 6720352i bk6: 18348a 6727834i bk7: 18344a 6736150i bk8: 18660a 6727012i bk9: 18652a 6728158i bk10: 18692a 6727745i bk11: 18688a 6735368i bk12: 20496a 6710045i bk13: 20476a 6715945i bk14: 21100a 6696162i bk15: 21096a 6701766i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.573401
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6896511 n_nop=6389915 n_act=17020 n_pre=17004 n_req=118143 n_rd=318684 n_write=153888 bw_util=0.137
n_activity=1667664 dram_eff=0.5667
bk0: 21048a 6702122i bk1: 21036a 6709940i bk2: 20552a 6704307i bk3: 20536a 6713248i bk4: 20416a 6713102i bk5: 20404a 6715758i bk6: 18324a 6729656i bk7: 18320a 6735656i bk8: 18676a 6728586i bk9: 18664a 6731942i bk10: 18744a 6730007i bk11: 18752a 6734311i bk12: 20516a 6707033i bk13: 20488a 6714869i bk14: 21108a 6697586i bk15: 21100a 6701538i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.574677
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6896511 n_nop=6389709 n_act=17021 n_pre=17005 n_req=118194 n_rd=318776 n_write=154000 bw_util=0.1371
n_activity=1663535 dram_eff=0.5684
bk0: 21392a 6696945i bk1: 21376a 6704703i bk2: 20540a 6706271i bk3: 20528a 6714267i bk4: 20424a 6712444i bk5: 20420a 6717425i bk6: 18336a 6728413i bk7: 18320a 6733718i bk8: 18676a 6729739i bk9: 18668a 6730331i bk10: 18756a 6728099i bk11: 18756a 6731387i bk12: 20500a 6708002i bk13: 20480a 6716634i bk14: 20804a 6697681i bk15: 20800a 6702676i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.567449
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6896511 n_nop=6389645 n_act=17147 n_pre=17131 n_req=118147 n_rd=318700 n_write=153888 bw_util=0.1371
n_activity=1663170 dram_eff=0.5683
bk0: 21396a 6696123i bk1: 21372a 6704131i bk2: 20548a 6706399i bk3: 20532a 6709755i bk4: 20440a 6712003i bk5: 20424a 6717738i bk6: 18328a 6729555i bk7: 18324a 6731666i bk8: 18692a 6724405i bk9: 18684a 6727943i bk10: 18692a 6729777i bk11: 18688a 6733374i bk12: 20520a 6707325i bk13: 20496a 6710238i bk14: 20784a 6699892i bk15: 20780a 6706756i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.569715
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7fde6de75ee0 :  mf: uid=17995475, sid23:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (9934299), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6896511 n_nop=6389427 n_act=17184 n_pre=17168 n_req=118183 n_rd=318732 n_write=154000 bw_util=0.1371
n_activity=1665577 dram_eff=0.5676
bk0: 21392a 6698197i bk1: 21376a 6703061i bk2: 20548a 6707750i bk3: 20532a 6714496i bk4: 20140a 6714763i bk5: 20140a 6719452i bk6: 18672a 6723227i bk7: 18668a 6730794i bk8: 18672a 6725146i bk9: 18672a 6728772i bk10: 18684a 6728756i bk11: 18680a 6736310i bk12: 20500a 6708336i bk13: 20476a 6714883i bk14: 20796a 6701295i bk15: 20784a 6702966i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.567043
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6896511 n_nop=6389577 n_act=17205 n_pre=17189 n_req=118135 n_rd=318652 n_write=153888 bw_util=0.137
n_activity=1664925 dram_eff=0.5676
bk0: 21036a 6698108i bk1: 21028a 6707276i bk2: 20832a 6704832i bk3: 20820a 6707360i bk4: 20140a 6715564i bk5: 20132a 6717981i bk6: 18656a 6726486i bk7: 18648a 6731060i bk8: 18684a 6724304i bk9: 18676a 6727837i bk10: 18704a 6731043i bk11: 18700a 6738063i bk12: 20508a 6709571i bk13: 20488a 6714580i bk14: 20800a 6700939i bk15: 20800a 6708487i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.566385
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6896511 n_nop=6389941 n_act=17077 n_pre=17061 n_req=118108 n_rd=318544 n_write=153888 bw_util=0.137
n_activity=1663309 dram_eff=0.5681
bk0: 21020a 6699193i bk1: 21016a 6708659i bk2: 20844a 6702968i bk3: 20816a 6709456i bk4: 20088a 6712848i bk5: 20068a 6720629i bk6: 18676a 6725902i bk7: 18664a 6731084i bk8: 18680a 6728277i bk9: 18680a 6729112i bk10: 18696a 6727482i bk11: 18696a 6734179i bk12: 20148a 6709492i bk13: 20136a 6719821i bk14: 21160a 6695796i bk15: 21156a 6696716i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.573944
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6896511 n_nop=6388985 n_act=17333 n_pre=17317 n_req=118219 n_rd=318764 n_write=154112 bw_util=0.1371
n_activity=1665370 dram_eff=0.5679
bk0: 21024a 6698165i bk1: 21004a 6708845i bk2: 20844a 6703724i bk3: 20836a 6707975i bk4: 20072a 6716586i bk5: 20076a 6719949i bk6: 18676a 6726137i bk7: 18676a 6729970i bk8: 18440a 6725164i bk9: 18432a 6729631i bk10: 19056a 6723841i bk11: 19052a 6730230i bk12: 20140a 6713565i bk13: 20140a 6717420i bk14: 21144a 6697189i bk15: 21152a 6702925i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.564745
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6896511 n_nop=6390209 n_act=16939 n_pre=16923 n_req=118110 n_rd=318552 n_write=153888 bw_util=0.137
n_activity=1663092 dram_eff=0.5681
bk0: 21024a 6701414i bk1: 21012a 6710747i bk2: 20864a 6703905i bk3: 20852a 6712746i bk4: 19968a 6717249i bk5: 19944a 6721446i bk6: 18680a 6724242i bk7: 18676a 6728939i bk8: 18432a 6728965i bk9: 18424a 6733577i bk10: 19036a 6724418i bk11: 19036a 6729034i bk12: 20156a 6709719i bk13: 20128a 6718495i bk14: 21164a 6696653i bk15: 21156a 6698096i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.571383
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6896511 n_nop=6389679 n_act=17200 n_pre=17184 n_req=118112 n_rd=318560 n_write=153888 bw_util=0.137
n_activity=1663810 dram_eff=0.5679
bk0: 21364a 6696028i bk1: 21356a 6705016i bk2: 20856a 6703467i bk3: 20844a 6708420i bk4: 19948a 6721411i bk5: 19944a 6724669i bk6: 18680a 6723686i bk7: 18676a 6731135i bk8: 18444a 6727948i bk9: 18436a 6731790i bk10: 19048a 6724551i bk11: 19036a 6730181i bk12: 20148a 6711354i bk13: 20144a 6722028i bk14: 20820a 6699095i bk15: 20816a 6704986i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.567605
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7fde6dd126c0 :  mf: uid=17995476, sid23:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (9934305), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6896511 n_nop=6389436 n_act=17116 n_pre=17100 n_req=118215 n_rd=318747 n_write=154112 bw_util=0.1371
n_activity=1665698 dram_eff=0.5678
bk0: 21352a 6699260i bk1: 21348a 6704098i bk2: 20856a 6705365i bk3: 20848a 6710249i bk4: 19968a 6718131i bk5: 19947a 6721636i bk6: 18684a 6727138i bk7: 18676a 6731049i bk8: 18444a 6731012i bk9: 18440a 6732264i bk10: 18800a 6726527i bk11: 18808a 6733487i bk12: 20496a 6705351i bk13: 20456a 6713485i bk14: 20816a 6703960i bk15: 20808a 6703220i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.568086

========= L2 cache stats =========
L2_cache_bank[0]: Access = 59220, Miss = 39826, Miss_rate = 0.673, Pending_hits = 381, Reservation_fails = 0
L2_cache_bank[1]: Access = 59164, Miss = 39810, Miss_rate = 0.673, Pending_hits = 1331, Reservation_fails = 0
L2_cache_bank[2]: Access = 59192, Miss = 39846, Miss_rate = 0.673, Pending_hits = 336, Reservation_fails = 0
L2_cache_bank[3]: Access = 59192, Miss = 39825, Miss_rate = 0.673, Pending_hits = 1326, Reservation_fails = 0
L2_cache_bank[4]: Access = 59220, Miss = 39857, Miss_rate = 0.673, Pending_hits = 369, Reservation_fails = 0
L2_cache_bank[5]: Access = 59206, Miss = 39837, Miss_rate = 0.673, Pending_hits = 1325, Reservation_fails = 0
L2_cache_bank[6]: Access = 59150, Miss = 39850, Miss_rate = 0.674, Pending_hits = 355, Reservation_fails = 0
L2_cache_bank[7]: Access = 59150, Miss = 39825, Miss_rate = 0.673, Pending_hits = 1320, Reservation_fails = 0
L2_cache_bank[8]: Access = 59234, Miss = 39851, Miss_rate = 0.673, Pending_hits = 382, Reservation_fails = 1
L2_cache_bank[9]: Access = 59248, Miss = 39832, Miss_rate = 0.672, Pending_hits = 1347, Reservation_fails = 0
L2_cache_bank[10]: Access = 59220, Miss = 39840, Miss_rate = 0.673, Pending_hits = 377, Reservation_fails = 0
L2_cache_bank[11]: Access = 59192, Miss = 39823, Miss_rate = 0.673, Pending_hits = 1360, Reservation_fails = 0
L2_cache_bank[12]: Access = 59164, Miss = 39828, Miss_rate = 0.673, Pending_hits = 340, Reservation_fails = 0
L2_cache_bank[13]: Access = 59192, Miss = 39808, Miss_rate = 0.673, Pending_hits = 1345, Reservation_fails = 0
L2_cache_bank[14]: Access = 59276, Miss = 39849, Miss_rate = 0.672, Pending_hits = 353, Reservation_fails = 0
L2_cache_bank[15]: Access = 59276, Miss = 39842, Miss_rate = 0.672, Pending_hits = 1349, Reservation_fails = 0
L2_cache_bank[16]: Access = 59206, Miss = 39831, Miss_rate = 0.673, Pending_hits = 353, Reservation_fails = 0
L2_cache_bank[17]: Access = 59178, Miss = 39807, Miss_rate = 0.673, Pending_hits = 1319, Reservation_fails = 0
L2_cache_bank[18]: Access = 59178, Miss = 39827, Miss_rate = 0.673, Pending_hits = 343, Reservation_fails = 0
L2_cache_bank[19]: Access = 59206, Miss = 39813, Miss_rate = 0.672, Pending_hits = 1325, Reservation_fails = 0
L2_cache_bank[20]: Access = 59276, Miss = 39854, Miss_rate = 0.672, Pending_hits = 368, Reservation_fails = 0
L2_cache_bank[21]: Access = 59276, Miss = 39833, Miss_rate = 0.672, Pending_hits = 1325, Reservation_fails = 0
L2_total_cache_accesses = 1302616
L2_total_cache_misses = 876314
L2_total_cache_miss_rate = 0.6727
L2_total_cache_pending_hits = 18629
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 405083
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18461
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 455208
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2272
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 421088
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 141
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 878752
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 423360
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.013
L2_cache_fill_port_util = 0.043

icnt_total_pkts_mem_to_simt=4184544
icnt_total_pkts_simt_to_mem=2996056
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.54209
	minimum = 6
	maximum = 48
Network latency average = 8.41095
	minimum = 6
	maximum = 41
Slowest packet = 2513101
Flit latency average = 6.87587
	minimum = 6
	maximum = 37
Slowest flit = 7151001
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0236517
	minimum = 0.0187163 (at node 1)
	maximum = 0.0280745 (at node 23)
Accepted packet rate average = 0.0236517
	minimum = 0.0187163 (at node 1)
	maximum = 0.0280745 (at node 23)
Injected flit rate average = 0.0651877
	minimum = 0.0431289 (at node 1)
	maximum = 0.0864103 (at node 42)
Accepted flit rate average= 0.0651877
	minimum = 0.0600142 (at node 1)
	maximum = 0.0900214 (at node 23)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.5823 (28 samples)
	minimum = 6 (28 samples)
	maximum = 48.6786 (28 samples)
Network latency average = 8.43403 (28 samples)
	minimum = 6 (28 samples)
	maximum = 45.5357 (28 samples)
Flit latency average = 6.90561 (28 samples)
	minimum = 6 (28 samples)
	maximum = 41.75 (28 samples)
Fragmentation average = 0 (28 samples)
	minimum = 0 (28 samples)
	maximum = 0 (28 samples)
Injected packet rate average = 0.022365 (28 samples)
	minimum = 0.0176981 (28 samples)
	maximum = 0.0265471 (28 samples)
Accepted packet rate average = 0.022365 (28 samples)
	minimum = 0.0176981 (28 samples)
	maximum = 0.0265471 (28 samples)
Injected flit rate average = 0.0616413 (28 samples)
	minimum = 0.0407824 (28 samples)
	maximum = 0.0817103 (28 samples)
Accepted flit rate average = 0.0616413 (28 samples)
	minimum = 0.0567495 (28 samples)
	maximum = 0.085124 (28 samples)
Injected packet size average = 2.75615 (28 samples)
Accepted packet size average = 2.75615 (28 samples)
Hops average = 1 (28 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 33 min, 36 sec (9216 sec)
gpgpu_simulation_rate = 87648 (inst/sec)
gpgpu_simulation_rate = 1077 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 29: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 29 
gpu_sim_cycle = 38818
gpu_sim_insn = 28848876
gpu_ipc =     743.1830
gpu_tot_sim_cycle = 10195274
gpu_tot_sim_insn = 836617404
gpu_tot_ipc =      82.0593
gpu_tot_issued_cta = 1856
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 15362
partiton_reqs_in_parallel = 853996
partiton_reqs_in_parallel_total    = 81710332
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       8.0983
partiton_reqs_in_parallel_util = 853996
partiton_reqs_in_parallel_util_total    = 81710332
gpu_sim_cycle_parition_util = 38818
gpu_tot_sim_cycle_parition_util    = 3714106
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1302616
L2_BW  =     113.5513 GB/Sec
L2_BW_total  =      12.5426 GB/Sec
gpu_total_sim_rate=89794

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 16797612
	L1I_total_cache_misses = 2440
	L1I_total_cache_miss_rate = 0.0001
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 51968
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0314
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 50336
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 16795172
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2440
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 51968
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 16797612
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
139984, 134561, 134756, 139650, 140009, 134581, 134795, 139636, 38679, 37109, 37270, 24104, 
gpgpu_n_tot_thrd_icount = 966263296
gpgpu_n_tot_w_icount = 30195728
gpgpu_n_stall_shd_mem = 14487
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 910136
gpgpu_n_mem_write_global = 438480
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 22220032
gpgpu_n_store_insn = 13812120
gpgpu_n_shmem_insn = 91503352
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1662976
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 892
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 12151
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:859253	W0_Idle:2898974	W0_Scoreboard:175102343	W1:1753920	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:11837220	W32:16604588
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7281088 {8:910136,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 59633280 {136:438480,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 102731456 {40:219240,136:690896,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3507840 {8:438480,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 446 
maxdqlatency = 0 
maxmflatency = 171210 
averagemflatency = 1439 
max_icnt2mem_latency = 170961 
max_icnt2sh_latency = 10195273 
mrq_lat_table:619834 	98527 	64336 	150447 	177750 	130635 	72571 	30823 	1375 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	857666 	473027 	965 	18 	104 	162 	159 	695 	2110 	9971 	3767 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	29 	1196968 	53514 	331 	0 	81286 	1 	1 	4 	38 	98 	152 	159 	714 	2101 	9970 	3754 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	763454 	144466 	2242 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	252 	2016 	6004 	82448 	241920 	105840 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3146 	219 	14 	1 	3 	3 	7 	28 	131 	453 	134 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    325633    325265    350478    350014    291247    291356    336053    335594    418343    417887    307915    307794    363622    363158    321496    321957 
dram[1]:    325633    325277    350598    350132    291237    291228    336047    335589    418330    417764    307906    307781    363625    363160    321481    321947 
dram[2]:    325625    325266    350479    350016    291246    291354    336050    335587    418338    417880    307915    307794    363629    363051    360542    361005 
dram[3]:    325627    325265    350590    350125    291238    291237    336047    335590    418222    417760    307915    307795    363625    363161    321492    360978 
dram[4]:    325636    325270    350476    350012    291245    291354    336046    335584    418338    417870    308016    308027    363516    363047    321608    360996 
dram[5]:    325625    325263    350597    350133    291246    291451    336046    335589    418211    417756    307798    307679    363635    363172    321483    321944 
dram[6]:    325625    325263    350590    350019    291244    291355    336051    335592    418326    417873    308022    308031    363509    363040    321605    322072 
dram[7]:    325628    325262    350590    350122    291244    291354    336049    335586    418215    417762    307786    307679    363633    363169    321484    321946 
dram[8]:    325627    325262    350601    350133    291247    291465    336056    335596    418339    417881    308012    308016    363513    363051    321601    322056 
dram[9]:    325627    325263    350598    350029    291245    291355    336053    335597    418339    417886    307792    307671    363628    363164    321490    321946 
dram[10]:    325631    325263    350590    350127    291245    291237    336045    335584    418323    417860    307905    307800    363627    363163    321489    321946 
average row accesses per activate:
dram[0]:  7.252894  6.957265  7.095782  7.102023  6.913043  6.899638  7.157625  6.978044  7.165331  7.163327  7.035538  6.891683  7.852443  7.701566  6.892165  6.850921 
dram[1]:  7.327338  7.493100  6.795181  6.756849  6.663823  6.452066  7.824188  7.560606  7.368692  7.434512  6.724105  6.644651  7.386129  7.317844  7.312779  7.016295 
dram[2]:  7.546691  7.375886  7.362873  7.212066  6.722891  6.756920  7.304075  6.903162  7.507870  7.138722  6.983382  6.758751  7.722549  7.504290  6.675810  6.539088 
dram[3]:  7.277098  7.501353  6.871192  6.738685  6.634974  6.603550  7.704520  7.331584  7.130478  7.079130  6.788168  6.774286  7.449905  7.272391  7.115248  6.818182 
dram[4]:  7.533031  7.382431  7.378505  7.064458  6.486464  6.362656  7.214501  7.106151  7.322415  7.104270  7.055555  7.012821  7.341100  7.362956  6.696414  6.525203 
dram[5]:  7.188879  7.038029  7.034121  6.982624  6.731343  6.573756  7.608927  7.341538  6.764650  6.873199  7.053518  6.777143  7.561420  7.358879  6.928387  6.822430 
dram[6]:  7.753334  7.320144  7.278733  7.352242  6.405021  6.390142  7.394221  7.256332  7.477534  7.294597  7.079602  7.115000  7.056828  7.009108  6.853088  6.657745 
dram[7]:  7.086162  7.045022  6.827674  6.740151  7.129543  6.624242  7.679528  7.494770  6.384755  6.388738  7.124023  7.000000  7.846076  7.458333  6.639159  6.678600 
dram[8]:  7.415300  7.286482  7.224417  7.449074  6.569204  6.392586  7.655983  7.510482  7.311851  7.219713  7.112195  7.050290  7.299526  7.183940  7.164921  6.706699 
dram[9]:  7.169827  7.064571  6.853492  6.845107  7.099158  6.873188  7.418220  7.341188  6.563433  6.567694  7.249503  7.063953  7.792510  7.721163  6.618616  6.547677 
dram[10]:  7.503610  7.442256  7.152000  7.118584  6.557858  6.350627  7.867179  7.687768  7.121458  6.719198  6.975681  6.897115  7.312906  7.092876  6.949827  6.710109 
average row locality = 1346298/190468 = 7.068368
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5448      5443      5411      5411      5189      5188      4760      4759      4831      4829      4835      4834      5316      5311      5467      5466 
dram[1]:      5451      5448      5319      5315      5280      5277      4754      4753      4835      4832      4849      4851      5321      5314      5469      5467 
dram[2]:      5540      5536      5316      5313      5282      5281      4757      4753      4835      4833      4852      4852      5317      5312      5390      5389 
dram[3]:      5541      5535      5318      5314      5286      5282      4755      4754      4839      4837      4836      4835      5322      5316      5385      5384 
dram[4]:      5540      5536      5318      5314      5209      5209      4844      4843      4834      4834      4834      4833      5317      5311      5388      5385 
dram[5]:      5448      5446      5391      5388      5209      5207      4840      4838      4837      4835      4839      4838      5319      5314      5389      5389 
dram[6]:      5444      5443      5394      5387      5196      5191      4845      4842      4836      4836      4837      4837      5226      5223      5482      5481 
dram[7]:      5445      5440      5394      5392      5192      5193      4845      4845      4774      4772      4930      4929      5224      5224      5478      5480 
dram[8]:      5445      5442      5399      5396      5165      5159      4846      4845      4772      4770      4925      4925      5228      5221      5483      5481 
dram[9]:      5533      5531      5397      5394      5160      5159      4846      4845      4774      4772      4928      4925      5226      5225      5394      5393 
dram[10]:      5530      5529      5397      5395      5165      5160      4847      4845      4774      4773      4864      4866      5316      5306      5393      5391 
total reads: 907818
bank skew: 5541/4753 = 1.17
chip skew: 82558/82498 = 1.00
number of total write accesses:
dram[0]:      2697      2697      2664      2664      2443      2443      2233      2233      2320      2320      2292      2292      2560      2560      2714      2714 
dram[1]:      2697      2697      2577      2577      2530      2530      2233      2233      2320      2320      2292      2292      2560      2560      2714      2714 
dram[2]:      2784      2784      2577      2577      2530      2530      2233      2233      2320      2320      2292      2292      2560      2560      2641      2641 
dram[3]:      2784      2784      2577      2577      2530      2530      2233      2233      2320      2320      2278      2278      2560      2560      2641      2641 
dram[4]:      2784      2784      2577      2577      2458      2458      2320      2320      2320      2320      2278      2278      2560      2560      2641      2641 
dram[5]:      2697      2697      2649      2649      2458      2458      2320      2320      2320      2320      2278      2278      2560      2560      2641      2641 
dram[6]:      2697      2697      2649      2649      2458      2458      2320      2320      2320      2320      2278      2278      2473      2473      2728      2728 
dram[7]:      2697      2697      2649      2649      2458      2458      2320      2320      2262      2262      2365      2365      2473      2473      2728      2728 
dram[8]:      2697      2697      2649      2649      2429      2429      2320      2320      2262      2262      2365      2365      2473      2473      2728      2728 
dram[9]:      2784      2784      2649      2649      2429      2429      2320      2320      2262      2262      2365      2365      2473      2473      2641      2641 
dram[10]:      2784      2784      2649      2649      2429      2429      2320      2320      2262      2262      2307      2307      2560      2560      2641      2641 
total reads: 438480
bank skew: 2784/2233 = 1.25
chip skew: 39904/39846 = 1.00
average mf latency per bank:
dram[0]:       2011      1064      2008       930      1718       897      1833       904      1851      1014      1776       864      1846       989      2023      1041
dram[1]:       1898      1006      1906       961      1782       896      1932       925      1969      1052      1780       851      1903      1015      1929      1022
dram[2]:       2007      1025      1917       967      1881       931      1879       883      1914      1024      1773       873      1833       998      1871      1020
dram[3]:       2073      1047      1955       956      1858       913      1826       878      1824      1008      1657       868      1859      1012      1911      1027
dram[4]:       2060      1064      1853       921      1799       944      1804       873      1941      1027      1682       891      2008      1036      1934      1055
dram[5]:       1919      1047      1820       930      1825       942      1890       892      2033      1053      1733       947      2078      1033      1926      1047
dram[6]:       1957      1075      1954       983      1827       914      1905       900      1957      1021      1716       938      2006      1067      2049      1061
dram[7]:       1912      1063      1997       981      1742       896      1848       893      1944      1042      1787       916      1957      1049      2148      1082
dram[8]:       1935      1060      1865       945      1695       893      1925       928      2001      1045      1900       931      1982      1048      2094      1050
dram[9]:       1916      1040      1960       972      1801       936      1962       927      1968      1045      1920       896      1856      1035      1998      1064
dram[10]:       1960      1020      2094       985      1791       917      1964       924      1828      1024      1781       859      1781       992      2034      1083
maximum mf latency per bank:
dram[0]:     169875    147891    171195    145304    166569    165999    161366    160933    166560    166127    152968    137340    171083    142682    165994    147913
dram[1]:     170110    147905    145735    145290    166570    166119    161361    160930    166558    165992    152971    137490    171209    142553    165992    147894
dram[2]:     170112    147911    145732    145300    166569    166011    161357    160934    166560    166127    152969    137469    171203    142676    165995    147894
dram[3]:     170112    147905    145738    145285    166586    166133    161366    160909    166557    165994    152975    152799    171201    142547    165989    147890
dram[4]:     170119    147911    171084    145287    166598    166139    161358    160943    166557    166108    152966    152912    171210    142665    165996    147765
dram[5]:     170110    147904    171196    145284    166583    166154    161350    160904    166560    166008    160139    159602    171210    142549    165876    147890
dram[6]:     170112    147911    171082    145285    166583    166138    161348    160782    166573    166127    160251    159805    171206    147589    165993    147763
dram[7]:     169874    147893    171197    145305    166579    166139    161349    160916    166573    166130    160136    159573    171084    147704    165872    147915
dram[8]:     170113    147892    171084    145300    166569    166134    161350    160783    166568    166142    160251    159795    171201    165819    165990    147876
dram[9]:     169874    147904    171198    145305    166569    166010    161347    160905    166560    166131    160139    159578    171085    165947    165872    147904
dram[10]:     170112    147900    171082    145303    166569    166134    161348    160786    166558    165989    160252    159796    171202    142685    165991    147905
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6968589 n_nop=6444815 n_act=17207 n_pre=17191 n_req=122344 n_rd=329992 n_write=159384 bw_util=0.1405
n_activity=1719522 dram_eff=0.5692
bk0: 21792a 6768002i bk1: 21772a 6776946i bk2: 21644a 6767491i bk3: 21644a 6775323i bk4: 20756a 6782837i bk5: 20752a 6786624i bk6: 19040a 6794045i bk7: 19036a 6802704i bk8: 19324a 6793354i bk9: 19316a 6794634i bk10: 19340a 6794197i bk11: 19336a 6802169i bk12: 21264a 6775557i bk13: 21244a 6781592i bk14: 21868a 6761258i bk15: 21864a 6767047i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.587877
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6968589 n_nop=6444629 n_act=17226 n_pre=17210 n_req=122381 n_rd=330140 n_write=159384 bw_util=0.1405
n_activity=1723611 dram_eff=0.568
bk0: 21804a 6767850i bk1: 21792a 6775835i bk2: 21276a 6770299i bk3: 21260a 6779596i bk4: 21120a 6779274i bk5: 21108a 6782403i bk6: 19016a 6796427i bk7: 19012a 6802276i bk8: 19340a 6794951i bk9: 19328a 6798334i bk10: 19396a 6796301i bk11: 19404a 6801119i bk12: 21284a 6772713i bk13: 21256a 6780472i bk14: 21876a 6762943i bk15: 21868a 6767163i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.58892
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6968589 n_nop=6444439 n_act=17219 n_pre=17203 n_req=122432 n_rd=330232 n_write=159496 bw_util=0.1406
n_activity=1719561 dram_eff=0.5696
bk0: 22160a 6762301i bk1: 22144a 6770734i bk2: 21264a 6772362i bk3: 21252a 6780436i bk4: 21128a 6779055i bk5: 21124a 6783368i bk6: 19028a 6794745i bk7: 19012a 6800450i bk8: 19340a 6796379i bk9: 19332a 6796759i bk10: 19408a 6794322i bk11: 19408a 6798346i bk12: 21268a 6773720i bk13: 21248a 6782153i bk14: 21560a 6762799i bk15: 21556a 6768258i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.580456
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6968589 n_nop=6444359 n_act=17353 n_pre=17337 n_req=122385 n_rd=330156 n_write=159384 bw_util=0.1405
n_activity=1718923 dram_eff=0.5696
bk0: 22164a 6761578i bk1: 22140a 6770011i bk2: 21272a 6772237i bk3: 21256a 6775835i bk4: 21144a 6778296i bk5: 21128a 6784067i bk6: 19020a 6795887i bk7: 19016a 6797829i bk8: 19356a 6790344i bk9: 19348a 6794561i bk10: 19344a 6795922i bk11: 19340a 6800063i bk12: 21288a 6772542i bk13: 21264a 6775841i bk14: 21540a 6765137i bk15: 21536a 6772635i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.583895
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc03ef680, atomic=0 1 entries : 0x7fde6e61c770 :  mf: uid=18638119, sid05:w11, part=4, addr=0xc03ef680, load , size=128, unknown  status = IN_PARTITION_L2_FILL_QUEUE (10195273), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6968589 n_nop=6444137 n_act=17384 n_pre=17368 n_req=122425 n_rd=330196 n_write=159504 bw_util=0.1405
n_activity=1721625 dram_eff=0.5689
bk0: 22160a 6763292i bk1: 22144a 6768707i bk2: 21272a 6773993i bk3: 21256a 6780635i bk4: 20836a 6780987i bk5: 20836a 6785885i bk6: 19376a 6789414i bk7: 19372a 6797180i bk8: 19336a 6791396i bk9: 19336a 6795123i bk10: 19336a 6795290i bk11: 19332a 6802948i bk12: 21268a 6773930i bk13: 21244a 6780499i bk14: 21552a 6766640i bk15: 21540a 6768672i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.580865
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6968589 n_nop=6444291 n_act=17411 n_pre=17395 n_req=122373 n_rd=330108 n_write=159384 bw_util=0.1405
n_activity=1720508 dram_eff=0.569
bk0: 21792a 6763385i bk1: 21784a 6773270i bk2: 21564a 6770340i bk3: 21552a 6773453i bk4: 20836a 6782013i bk5: 20828a 6784595i bk6: 19360a 6792837i bk7: 19352a 6797108i bk8: 19348a 6790580i bk9: 19340a 6794000i bk10: 19356a 6797244i bk11: 19352a 6804863i bk12: 21276a 6775069i bk13: 21256a 6780038i bk14: 21556a 6766413i bk15: 21556a 6774057i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.581309
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6968589 n_nop=6444679 n_act=17271 n_pre=17255 n_req=122346 n_rd=330000 n_write=159384 bw_util=0.1405
n_activity=1719020 dram_eff=0.5694
bk0: 21776a 6764527i bk1: 21772a 6774572i bk2: 21576a 6768824i bk3: 21548a 6775346i bk4: 20784a 6779363i bk5: 20764a 6787244i bk6: 19380a 6792273i bk7: 19368a 6797602i bk8: 19344a 6794622i bk9: 19344a 6795608i bk10: 19348a 6793711i bk11: 19348a 6800893i bk12: 20904a 6774968i bk13: 20892a 6785766i bk14: 21928a 6761370i bk15: 21924a 6762119i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.587602
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6968589 n_nop=6443683 n_act=17539 n_pre=17523 n_req=122461 n_rd=330228 n_write=159616 bw_util=0.1406
n_activity=1721166 dram_eff=0.5692
bk0: 21780a 6763644i bk1: 21760a 6774703i bk2: 21576a 6769268i bk3: 21568a 6774306i bk4: 20768a 6783236i bk5: 20772a 6786624i bk6: 19380a 6792552i bk7: 19380a 6796307i bk8: 19096a 6791413i bk9: 19088a 6796120i bk10: 19720a 6790040i bk11: 19716a 6796928i bk12: 20896a 6779243i bk13: 20896a 6783139i bk14: 21912a 6762290i bk15: 21920a 6768334i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.578769
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6968589 n_nop=6444947 n_act=17133 n_pre=17117 n_req=122348 n_rd=330008 n_write=159384 bw_util=0.1405
n_activity=1718650 dram_eff=0.5695
bk0: 21780a 6767070i bk1: 21768a 6776350i bk2: 21596a 6769833i bk3: 21584a 6778875i bk4: 20660a 6783788i bk5: 20636a 6788179i bk6: 19384a 6790422i bk7: 19380a 6795210i bk8: 19088a 6795353i bk9: 19080a 6799903i bk10: 19700a 6790394i bk11: 19700a 6795477i bk12: 20912a 6775301i bk13: 20884a 6784157i bk14: 21932a 6761556i bk15: 21924a 6763551i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.585481
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7fde6e4a1920 :  mf: uid=18638120, sid05:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (10195273), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6968589 n_nop=6444399 n_act=17408 n_pre=17392 n_req=122348 n_rd=330006 n_write=159384 bw_util=0.1405
n_activity=1719789 dram_eff=0.5691
bk0: 22132a 6761253i bk1: 22124a 6770696i bk2: 21588a 6769705i bk3: 21574a 6774325i bk4: 20640a 6788235i bk5: 20636a 6791061i bk6: 19384a 6789710i bk7: 19380a 6797142i bk8: 19096a 6794239i bk9: 19088a 6798199i bk10: 19712a 6790510i bk11: 19700a 6796861i bk12: 20904a 6776735i bk13: 20900a 6787671i bk14: 21576a 6764496i bk15: 21572a 6770632i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.58287
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6968589 n_nop=6444149 n_act=17318 n_pre=17302 n_req=122455 n_rd=330204 n_write=159616 bw_util=0.1406
n_activity=1721960 dram_eff=0.5689
bk0: 22120a 6765012i bk1: 22116a 6769613i bk2: 21588a 6771353i bk3: 21580a 6776310i bk4: 20660a 6784362i bk5: 20640a 6788293i bk6: 19388a 6793608i bk7: 19380a 6797598i bk8: 19096a 6797572i bk9: 19092a 6798850i bk10: 19456a 6792957i bk11: 19464a 6800298i bk12: 21264a 6770922i bk13: 21224a 6779184i bk14: 21572a 6769632i bk15: 21564a 6768643i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.581737

========= L2 cache stats =========
L2_cache_bank[0]: Access = 61333, Miss = 41257, Miss_rate = 0.673, Pending_hits = 384, Reservation_fails = 0
L2_cache_bank[1]: Access = 61276, Miss = 41241, Miss_rate = 0.673, Pending_hits = 1334, Reservation_fails = 0
L2_cache_bank[2]: Access = 61305, Miss = 41278, Miss_rate = 0.673, Pending_hits = 339, Reservation_fails = 0
L2_cache_bank[3]: Access = 61306, Miss = 41257, Miss_rate = 0.673, Pending_hits = 1329, Reservation_fails = 0
L2_cache_bank[4]: Access = 61335, Miss = 41289, Miss_rate = 0.673, Pending_hits = 374, Reservation_fails = 0
L2_cache_bank[5]: Access = 61321, Miss = 41269, Miss_rate = 0.673, Pending_hits = 1330, Reservation_fails = 0
L2_cache_bank[6]: Access = 61263, Miss = 41282, Miss_rate = 0.674, Pending_hits = 358, Reservation_fails = 0
L2_cache_bank[7]: Access = 61262, Miss = 41257, Miss_rate = 0.673, Pending_hits = 1324, Reservation_fails = 0
L2_cache_bank[8]: Access = 61348, Miss = 41284, Miss_rate = 0.673, Pending_hits = 384, Reservation_fails = 1
L2_cache_bank[9]: Access = 61363, Miss = 41265, Miss_rate = 0.672, Pending_hits = 1349, Reservation_fails = 0
L2_cache_bank[10]: Access = 61334, Miss = 41272, Miss_rate = 0.673, Pending_hits = 382, Reservation_fails = 0
L2_cache_bank[11]: Access = 61305, Miss = 41255, Miss_rate = 0.673, Pending_hits = 1364, Reservation_fails = 0
L2_cache_bank[12]: Access = 61276, Miss = 41260, Miss_rate = 0.673, Pending_hits = 343, Reservation_fails = 0
L2_cache_bank[13]: Access = 61305, Miss = 41240, Miss_rate = 0.673, Pending_hits = 1349, Reservation_fails = 0
L2_cache_bank[14]: Access = 61392, Miss = 41282, Miss_rate = 0.672, Pending_hits = 356, Reservation_fails = 0
L2_cache_bank[15]: Access = 61392, Miss = 41275, Miss_rate = 0.672, Pending_hits = 1351, Reservation_fails = 0
L2_cache_bank[16]: Access = 61320, Miss = 41263, Miss_rate = 0.673, Pending_hits = 356, Reservation_fails = 0
L2_cache_bank[17]: Access = 61291, Miss = 41239, Miss_rate = 0.673, Pending_hits = 1322, Reservation_fails = 0
L2_cache_bank[18]: Access = 61290, Miss = 41258, Miss_rate = 0.673, Pending_hits = 346, Reservation_fails = 0
L2_cache_bank[19]: Access = 61319, Miss = 41244, Miss_rate = 0.673, Pending_hits = 1328, Reservation_fails = 0
L2_cache_bank[20]: Access = 61392, Miss = 41286, Miss_rate = 0.672, Pending_hits = 370, Reservation_fails = 0
L2_cache_bank[21]: Access = 61392, Miss = 41265, Miss_rate = 0.672, Pending_hits = 1327, Reservation_fails = 0
L2_total_cache_accesses = 1349120
L2_total_cache_misses = 907818
L2_total_cache_miss_rate = 0.6729
L2_total_cache_pending_hits = 18699
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 420013
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18531
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 471592
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2272
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 436208
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 141
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 910136
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 438480
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.013
L2_cache_fill_port_util = 0.044

icnt_total_pkts_mem_to_simt=4333904
icnt_total_pkts_simt_to_mem=3103040
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.57769
	minimum = 6
	maximum = 48
Network latency average = 8.44892
	minimum = 6
	maximum = 48
Slowest packet = 2629584
Flit latency average = 6.92558
	minimum = 6
	maximum = 44
Slowest flit = 7247955
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0239606
	minimum = 0.0189608 (at node 0)
	maximum = 0.0284411 (at node 3)
Accepted packet rate average = 0.0239606
	minimum = 0.0189608 (at node 0)
	maximum = 0.0284411 (at node 3)
Injected flit rate average = 0.0660391
	minimum = 0.0436922 (at node 0)
	maximum = 0.087539 (at node 42)
Accepted flit rate average= 0.0660391
	minimum = 0.0607981 (at node 0)
	maximum = 0.0911972 (at node 3)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.58214 (29 samples)
	minimum = 6 (29 samples)
	maximum = 48.6552 (29 samples)
Network latency average = 8.43454 (29 samples)
	minimum = 6 (29 samples)
	maximum = 45.6207 (29 samples)
Flit latency average = 6.9063 (29 samples)
	minimum = 6 (29 samples)
	maximum = 41.8276 (29 samples)
Fragmentation average = 0 (29 samples)
	minimum = 0 (29 samples)
	maximum = 0 (29 samples)
Injected packet rate average = 0.02242 (29 samples)
	minimum = 0.0177416 (29 samples)
	maximum = 0.0266124 (29 samples)
Accepted packet rate average = 0.02242 (29 samples)
	minimum = 0.0177416 (29 samples)
	maximum = 0.0266124 (29 samples)
Injected flit rate average = 0.0617929 (29 samples)
	minimum = 0.0408827 (29 samples)
	maximum = 0.0819113 (29 samples)
Accepted flit rate average = 0.0617929 (29 samples)
	minimum = 0.0568891 (29 samples)
	maximum = 0.0853334 (29 samples)
Injected packet size average = 2.75615 (29 samples)
Accepted packet size average = 2.75615 (29 samples)
Hops average = 1 (29 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 35 min, 17 sec (9317 sec)
gpgpu_simulation_rate = 89794 (inst/sec)
gpgpu_simulation_rate = 1094 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 30: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 30 
gpu_sim_cycle = 39202
gpu_sim_insn = 28848876
gpu_ipc =     735.9032
gpu_tot_sim_cycle = 10456626
gpu_tot_sim_insn = 865466280
gpu_tot_ipc =      82.7673
gpu_tot_issued_cta = 1920
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 15668
partiton_reqs_in_parallel = 862444
partiton_reqs_in_parallel_total    = 82564328
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       7.9784
partiton_reqs_in_parallel_util = 862444
partiton_reqs_in_parallel_util_total    = 82564328
gpu_sim_cycle_parition_util = 39202
gpu_tot_sim_cycle_parition_util    = 3752924
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1349120
L2_BW  =     112.4390 GB/Sec
L2_BW_total  =      12.6506 GB/Sec
gpu_total_sim_rate=91885

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 17376840
	L1I_total_cache_misses = 2440
	L1I_total_cache_miss_rate = 0.0001
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 53760
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0304
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 52128
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 17374400
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2440
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 53760
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 17376840
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
144811, 139198, 139403, 144461, 144836, 139218, 139442, 144455, 38679, 37109, 37270, 24104, 
gpgpu_n_tot_thrd_icount = 999582720
gpgpu_n_tot_w_icount = 31236960
gpgpu_n_stall_shd_mem = 14548
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 941520
gpgpu_n_mem_write_global = 453600
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 22986240
gpgpu_n_store_insn = 14288400
gpgpu_n_shmem_insn = 94658640
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1720320
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 953
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 12151
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:889287	W0_Idle:2914891	W0_Scoreboard:176246896	W1:1814400	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:12245400	W32:17177160
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7532160 {8:941520,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 61689600 {136:453600,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 106273920 {40:226800,136:714720,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3628800 {8:453600,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 446 
maxdqlatency = 0 
maxmflatency = 171210 
averagemflatency = 1399 
max_icnt2mem_latency = 170961 
max_icnt2sh_latency = 10456625 
mrq_lat_table:638124 	100821 	66312 	155892 	184957 	136723 	76297 	32400 	1396 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	885628 	491553 	981 	18 	104 	162 	159 	695 	2110 	9971 	3767 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	31 	1241114 	55851 	350 	0 	81286 	1 	1 	4 	38 	98 	152 	159 	714 	2101 	9970 	3754 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	789730 	149508 	2308 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	252 	2016 	6004 	82448 	241920 	120960 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3222 	221 	14 	1 	3 	3 	7 	28 	131 	453 	134 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    325633    325265    350478    350014    291247    291356    336053    335594    418343    417887    307915    307794    363622    363158    321496    321957 
dram[1]:    325633    325277    350598    350132    291237    291228    336047    335589    418330    417764    307906    307781    363625    363160    321481    321947 
dram[2]:    325625    325266    350479    350016    291246    291354    336050    335587    418338    417880    307915    307794    363629    363051    360542    361005 
dram[3]:    325627    325265    350590    350125    291238    291237    336047    335590    418222    417760    307915    307795    363625    363161    321492    360978 
dram[4]:    325636    325270    350476    350012    291245    291354    336046    335584    418338    417870    308016    308027    363516    363047    321608    360996 
dram[5]:    325625    325263    350597    350133    291246    291451    336046    335589    418211    417756    307798    307679    363635    363172    321483    321944 
dram[6]:    325625    325263    350590    350019    291244    291355    336051    335592    418326    417873    308022    308031    363509    363040    321605    322072 
dram[7]:    325628    325262    350590    350122    291244    291354    336049    335586    418215    417762    307786    307679    363633    363169    321484    321946 
dram[8]:    325627    325262    350601    350133    291247    291465    336056    335596    418339    417881    308012    308016    363513    363051    321601    322056 
dram[9]:    325627    325263    350598    350029    291245    291355    336053    335597    418339    417886    307792    307671    363628    363164    321490    321946 
dram[10]:    325631    325263    350590    350127    291245    291237    336045    335584    418323    417860    307905    307800    363627    363163    321489    321946 
average row accesses per activate:
dram[0]:  7.184143  6.858306  7.111394  7.105352  6.808090  6.818965  7.037001  6.855787  7.089080  7.114423  6.961321  6.837813  7.774379  7.602432  6.849393  6.788122 
dram[1]:  7.317708  7.464128  6.703279  6.667211  6.549353  6.341693  7.806487  7.536534  7.309970  7.416834  6.654366  6.602679  7.304309  7.213842  7.250214  6.967875 
dram[2]:  7.443388  7.270270  7.378159  7.181019  6.669687  6.713101  7.202393  6.824197  7.457201  7.050476  6.951128  6.639138  7.665410  7.443223  6.586043  6.457232 
dram[3]:  7.237815  7.464874  6.819850  6.693694  6.533064  6.493184  7.691161  7.301314  7.056190  7.034188  6.700637  6.663348  7.378060  7.222025  7.045840  6.752645 
dram[4]:  7.443388  7.325957  7.366667  7.015450  6.428802  6.311358  7.098753  6.983962  7.237536  7.018010  7.031518  6.977251  7.274598  7.295332  6.594917  6.444099 
dram[5]:  7.147583  6.991701  6.957394  6.908714  6.605154  6.469055  7.589744  7.303060  6.721416  6.824885  6.963138  6.678151  7.511542  7.304582  6.879868  6.756713 
dram[6]:  7.699269  7.260345  7.225499  7.295355  6.340528  6.316335  7.338950  7.207400  7.428285  7.267910  7.027672  7.088547  6.948427  6.903562  6.759554  6.575523 
dram[7]:  7.037594  6.963606  6.773171  6.668535  7.047111  6.558313  7.673575  7.479798  6.321180  6.313963  7.063611  6.932966  7.806483  7.406337  6.609034  6.636435 
dram[8]:  7.350785  7.215938  7.161512  7.374336  6.461412  6.296237  7.603696  7.449698  7.265469  7.121331  7.078799  7.032619  7.228182  7.105546  7.052326  6.632031 
dram[9]:  7.076480  6.965992  6.831148  6.778682  7.003562  6.802768  7.347222  7.302762  6.502678  6.518353  7.169041  6.980574  7.709991  7.642308  6.583993  6.485558 
dram[10]:  7.480000  7.433881  7.092766  7.061017  6.472040  6.276936  7.871413  7.697505  7.084630  6.686869  6.930906  6.843318  7.222025  7.013817  6.877483  6.650120 
average row locality = 1392922/198888 = 7.003550
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5637      5632      5603      5603      5376      5375      4917      4916      5001      4999      5009      5008      5492      5487      5654      5653 
dram[1]:      5640      5637      5508      5504      5470      5467      4911      4910      5005      5002      5023      5025      5497      5490      5656      5654 
dram[2]:      5732      5728      5505      5502      5472      5471      4914      4910      5005      5003      5026      5026      5493      5488      5575      5574 
dram[3]:      5733      5727      5507      5503      5476      5472      4912      4911      5009      5007      5009      5008      5498      5492      5570      5569 
dram[4]:      5732      5728      5507      5503      5396      5396      5004      5003      5004      5004      5007      5006      5493      5487      5573      5570 
dram[5]:      5637      5635      5583      5580      5396      5394      5000      4998      5007      5005      5012      5011      5495      5490      5574      5574 
dram[6]:      5633      5632      5586      5579      5382      5377      5005      5002      5006      5006      5010      5010      5399      5396      5670      5669 
dram[7]:      5634      5629      5586      5584      5378      5379      5005      5005      4942      4940      5106      5105      5397      5397      5666      5668 
dram[8]:      5634      5631      5591      5588      5350      5344      5006      5005      4940      4938      5101      5101      5401      5394      5671      5669 
dram[9]:      5725      5723      5589      5586      5345      5344      5006      5005      4943      4941      5104      5101      5399      5398      5579      5578 
dram[10]:      5722      5721      5589      5587      5350      5345      5007      5005      4943      4942      5038      5040      5492      5482      5578      5576 
total reads: 939322
bank skew: 5733/4910 = 1.17
chip skew: 85424/85362 = 1.00
number of total write accesses:
dram[0]:      2790      2790      2760      2760      2535      2535      2310      2310      2400      2400      2370      2370      2640      2640      2805      2805 
dram[1]:      2790      2790      2670      2670      2625      2625      2310      2310      2400      2400      2370      2370      2640      2640      2805      2805 
dram[2]:      2880      2880      2670      2670      2625      2625      2310      2310      2400      2400      2370      2370      2640      2640      2730      2730 
dram[3]:      2880      2880      2670      2670      2625      2625      2310      2310      2400      2400      2355      2355      2640      2640      2730      2730 
dram[4]:      2880      2880      2670      2670      2550      2550      2400      2400      2400      2400      2355      2355      2640      2640      2730      2730 
dram[5]:      2790      2790      2745      2745      2550      2550      2400      2400      2400      2400      2355      2355      2640      2640      2730      2730 
dram[6]:      2790      2790      2745      2745      2550      2550      2400      2400      2400      2400      2355      2355      2550      2550      2820      2820 
dram[7]:      2790      2790      2745      2745      2550      2550      2400      2400      2340      2340      2445      2445      2550      2550      2820      2820 
dram[8]:      2790      2790      2745      2745      2520      2520      2400      2400      2340      2340      2445      2445      2550      2550      2820      2820 
dram[9]:      2880      2880      2745      2745      2520      2520      2400      2400      2340      2340      2445      2445      2550      2550      2730      2730 
dram[10]:      2880      2880      2745      2745      2520      2520      2400      2400      2340      2340      2385      2385      2640      2640      2730      2730 
total reads: 453600
bank skew: 2880/2310 = 1.25
chip skew: 41280/41220 = 1.00
average mf latency per bank:
dram[0]:       1952      1036      1947       906      1665       873      1781       882      1796       988      1723       842      1795       965      1964      1015
dram[1]:       1842       980      1849       936      1727       872      1877       902      1910      1024      1727       829      1851       990      1873       996
dram[2]:       1948       998      1859       942      1823       905      1825       861      1857       997      1720       851      1783       974      1817       994
dram[3]:       2011      1020      1896       930      1800       888      1774       857      1770       981      1608       846      1808       987      1856      1000
dram[4]:       1999      1036      1797       896      1743       919      1752       852      1883      1000      1632       868      1952      1011      1877      1027
dram[5]:       1863      1020      1765       905      1769       916      1836       871      1972      1025      1682       922      2020      1008      1870      1020
dram[6]:       1899      1046      1894       957      1771       889      1850       878      1899       994      1665       914      1951      1040      1989      1034
dram[7]:       1855      1035      1936       955      1688       872      1795       871      1886      1014      1734       893      1903      1023      2084      1054
dram[8]:       1878      1032      1809       920      1643       869      1870       905      1941      1017      1843       907      1927      1022      2032      1023
dram[9]:       1860      1013      1900       946      1745       910      1905       904      1909      1017      1862       873      1805      1010      1940      1036
dram[10]:       1902       993      2029       958      1735       892      1908       901      1774       997      1728       838      1733       968      1974      1055
maximum mf latency per bank:
dram[0]:     169875    147891    171195    145304    166569    165999    161366    160933    166560    166127    152968    137340    171083    142682    165994    147913
dram[1]:     170110    147905    145735    145290    166570    166119    161361    160930    166558    165992    152971    137490    171209    142553    165992    147894
dram[2]:     170112    147911    145732    145300    166569    166011    161357    160934    166560    166127    152969    137469    171203    142676    165995    147894
dram[3]:     170112    147905    145738    145285    166586    166133    161366    160909    166557    165994    152975    152799    171201    142547    165989    147890
dram[4]:     170119    147911    171084    145287    166598    166139    161358    160943    166557    166108    152966    152912    171210    142665    165996    147765
dram[5]:     170110    147904    171196    145284    166583    166154    161350    160904    166560    166008    160139    159602    171210    142549    165876    147890
dram[6]:     170112    147911    171082    145285    166583    166138    161348    160782    166573    166127    160251    159805    171206    147589    165993    147763
dram[7]:     169874    147893    171197    145305    166579    166139    161349    160916    166573    166130    160136    159573    171084    147704    165872    147915
dram[8]:     170113    147892    171084    145300    166569    166134    161350    160783    166568    166142    160251    159795    171201    165819    165990    147876
dram[9]:     169874    147904    171198    145305    166569    166010    161347    160905    166560    166131    160139    159578    171085    165947    165872    147904
dram[10]:     170112    147900    171082    145303    166569    166134    161348    160786    166558    165989    160252    159796    171202    142685    165991    147905
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7041380 n_nop=6499114 n_act=17977 n_pre=17961 n_req=126582 n_rd=341448 n_write=164880 bw_util=0.1438
n_activity=1778396 dram_eff=0.5694
bk0: 22548a 6833156i bk1: 22528a 6842674i bk2: 22412a 6833209i bk3: 22412a 6840943i bk4: 21504a 6848196i bk5: 21500a 6852670i bk6: 19668a 6860451i bk7: 19664a 6869357i bk8: 20004a 6859545i bk9: 19996a 6860873i bk10: 20036a 6860114i bk11: 20032a 6868423i bk12: 21968a 6841453i bk13: 21948a 6847876i bk14: 22616a 6826558i bk15: 22612a 6832341i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.608841
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7041380 n_nop=6498948 n_act=17986 n_pre=17970 n_req=126619 n_rd=341596 n_write=164880 bw_util=0.1439
n_activity=1782068 dram_eff=0.5684
bk0: 22560a 6833370i bk1: 22548a 6841734i bk2: 22032a 6835061i bk3: 22016a 6844677i bk4: 21880a 6844171i bk5: 21868a 6847791i bk6: 19644a 6862656i bk7: 19640a 6868680i bk8: 20020a 6861001i bk9: 20008a 6864573i bk10: 20092a 6862676i bk11: 20100a 6867670i bk12: 21988a 6838849i bk13: 21960a 6846410i bk14: 22624a 6828512i bk15: 22616a 6832790i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.609464
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7041380 n_nop=6498722 n_act=17989 n_pre=17973 n_req=126674 n_rd=341696 n_write=165000 bw_util=0.1439
n_activity=1778362 dram_eff=0.5698
bk0: 22928a 6827443i bk1: 22912a 6835881i bk2: 22020a 6837916i bk3: 22008a 6846003i bk4: 21888a 6844430i bk5: 21884a 6849231i bk6: 19656a 6861125i bk7: 19640a 6867066i bk8: 20020a 6862905i bk9: 20012a 6863457i bk10: 20104a 6860785i bk11: 20104a 6864627i bk12: 21972a 6839833i bk13: 21952a 6848803i bk14: 22300a 6828333i bk15: 22296a 6833641i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.601506
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7041380 n_nop=6498662 n_act=18121 n_pre=18105 n_req=126623 n_rd=341612 n_write=164880 bw_util=0.1439
n_activity=1777306 dram_eff=0.57
bk0: 22932a 6826536i bk1: 22908a 6835969i bk2: 22028a 6837476i bk3: 22012a 6841395i bk4: 21904a 6843600i bk5: 21888a 6849635i bk6: 19648a 6862126i bk7: 19644a 6864336i bk8: 20036a 6856538i bk9: 20028a 6861149i bk10: 20036a 6862227i bk11: 20032a 6866478i bk12: 21992a 6838644i bk13: 21968a 6842127i bk14: 22280a 6830226i bk15: 22276a 6838423i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.604962
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7fde942e2f90 :  mf: uid=19280764, sid11:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (10456625), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7041380 n_nop=6498418 n_act=18164 n_pre=18148 n_req=126663 n_rd=341650 n_write=165000 bw_util=0.1439
n_activity=1779770 dram_eff=0.5693
bk0: 22928a 6828600i bk1: 22912a 6834305i bk2: 22028a 6839241i bk3: 22012a 6846503i bk4: 21584a 6846529i bk5: 21582a 6851883i bk6: 20016a 6855736i bk7: 20012a 6863601i bk8: 20016a 6857482i bk9: 20016a 6861601i bk10: 20028a 6861506i bk11: 20024a 6869166i bk12: 21972a 6839798i bk13: 21948a 6846622i bk14: 22292a 6831829i bk15: 22280a 6834117i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.60301
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7041380 n_nop=6498582 n_act=18185 n_pre=18169 n_req=126611 n_rd=341564 n_write=164880 bw_util=0.1438
n_activity=1779057 dram_eff=0.5693
bk0: 22548a 6828871i bk1: 22540a 6839137i bk2: 22332a 6835480i bk3: 22320a 6839008i bk4: 21584a 6847544i bk5: 21576a 6850089i bk6: 20000a 6858945i bk7: 19992a 6863794i bk8: 20028a 6856529i bk9: 20020a 6860610i bk10: 20048a 6863794i bk11: 20044a 6871504i bk12: 21980a 6841263i bk13: 21960a 6846166i bk14: 22296a 6831937i bk15: 22296a 6840019i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.601481
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7041380 n_nop=6498998 n_act=18035 n_pre=18019 n_req=126582 n_rd=341448 n_write=164880 bw_util=0.1438
n_activity=1776809 dram_eff=0.5699
bk0: 22532a 6829788i bk1: 22528a 6840173i bk2: 22344a 6833979i bk3: 22316a 6840903i bk4: 21528a 6844804i bk5: 21508a 6853156i bk6: 20020a 6858654i bk7: 20008a 6864120i bk8: 20024a 6860902i bk9: 20024a 6862101i bk10: 20040a 6859959i bk11: 20040a 6867074i bk12: 21596a 6840877i bk13: 21584a 6852073i bk14: 22680a 6826462i bk15: 22676a 6827117i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.608925
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7041380 n_nop=6498010 n_act=18291 n_pre=18275 n_req=126701 n_rd=341684 n_write=165120 bw_util=0.144
n_activity=1779352 dram_eff=0.5697
bk0: 22536a 6828831i bk1: 22516a 6840415i bk2: 22344a 6834083i bk3: 22336a 6839471i bk4: 21512a 6848577i bk5: 21516a 6852268i bk6: 20020a 6858834i bk7: 20020a 6863104i bk8: 19768a 6857838i bk9: 19760a 6862488i bk10: 20424a 6856285i bk11: 20420a 6863522i bk12: 21588a 6845225i bk13: 21588a 6849188i bk14: 22664a 6827737i bk15: 22672a 6833742i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.59959
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents
MSHR: tag=0xc01eec80, atomic=0 1 entries : 0x7fde6ed3eb10 :  mf: uid=19280762, sid11:w10, part=8, addr=0xc01eec80, load , size=128, unknown  status = IN_PARTITION_DRAM (10456620), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7041380 n_nop=6499246 n_act=17907 n_pre=17891 n_req=126584 n_rd=341456 n_write=164880 bw_util=0.1438
n_activity=1777189 dram_eff=0.5698
bk0: 22536a 6832283i bk1: 22524a 6842128i bk2: 22364a 6835178i bk3: 22352a 6844324i bk4: 21400a 6849276i bk5: 21376a 6853933i bk6: 20024a 6856637i bk7: 20020a 6861380i bk8: 19760a 6861939i bk9: 19752a 6866040i bk10: 20404a 6856309i bk11: 20404a 6861643i bk12: 21604a 6841771i bk13: 21576a 6850873i bk14: 22684a 6827043i bk15: 22676a 6829036i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.606078
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7041380 n_nop=6498680 n_act=18186 n_pre=18170 n_req=126586 n_rd=341464 n_write=164880 bw_util=0.1438
n_activity=1778707 dram_eff=0.5693
bk0: 22900a 6826504i bk1: 22892a 6836556i bk2: 22356a 6834945i bk3: 22344a 6839880i bk4: 21380a 6853859i bk5: 21376a 6856897i bk6: 20024a 6856176i bk7: 20020a 6864161i bk8: 19772a 6860501i bk9: 19764a 6864452i bk10: 20416a 6856770i bk11: 20404a 6863296i bk12: 21596a 6842859i bk13: 21592a 6853871i bk14: 22316a 6830002i bk15: 22312a 6836315i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.603119
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7fde6eb71d70 :  mf: uid=19280763, sid11:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (10456624), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7041380 n_nop=6498512 n_act=18048 n_pre=18032 n_req=126697 n_rd=341668 n_write=165120 bw_util=0.1439
n_activity=1780282 dram_eff=0.5693
bk0: 22888a 6830308i bk1: 22884a 6835407i bk2: 22356a 6836500i bk3: 22348a 6841530i bk4: 21400a 6850155i bk5: 21380a 6853978i bk6: 20028a 6859951i bk7: 20020a 6864416i bk8: 19772a 6863970i bk9: 19768a 6865199i bk10: 20152a 6859175i bk11: 20160a 6866873i bk12: 21968a 6836846i bk13: 21928a 6845467i bk14: 22312a 6834974i bk15: 22304a 6834445i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.601415

========= L2 cache stats =========
L2_cache_bank[0]: Access = 63446, Miss = 42689, Miss_rate = 0.673, Pending_hits = 390, Reservation_fails = 0
L2_cache_bank[1]: Access = 63388, Miss = 42673, Miss_rate = 0.673, Pending_hits = 1342, Reservation_fails = 0
L2_cache_bank[2]: Access = 63418, Miss = 42710, Miss_rate = 0.673, Pending_hits = 344, Reservation_fails = 0
L2_cache_bank[3]: Access = 63420, Miss = 42689, Miss_rate = 0.673, Pending_hits = 1336, Reservation_fails = 0
L2_cache_bank[4]: Access = 63450, Miss = 42722, Miss_rate = 0.673, Pending_hits = 381, Reservation_fails = 0
L2_cache_bank[5]: Access = 63435, Miss = 42702, Miss_rate = 0.673, Pending_hits = 1338, Reservation_fails = 0
L2_cache_bank[6]: Access = 63375, Miss = 42714, Miss_rate = 0.674, Pending_hits = 363, Reservation_fails = 0
L2_cache_bank[7]: Access = 63375, Miss = 42689, Miss_rate = 0.674, Pending_hits = 1330, Reservation_fails = 0
L2_cache_bank[8]: Access = 63463, Miss = 42716, Miss_rate = 0.673, Pending_hits = 390, Reservation_fails = 1
L2_cache_bank[9]: Access = 63478, Miss = 42697, Miss_rate = 0.673, Pending_hits = 1356, Reservation_fails = 0
L2_cache_bank[10]: Access = 63448, Miss = 42704, Miss_rate = 0.673, Pending_hits = 389, Reservation_fails = 0
L2_cache_bank[11]: Access = 63418, Miss = 42687, Miss_rate = 0.673, Pending_hits = 1373, Reservation_fails = 0
L2_cache_bank[12]: Access = 63388, Miss = 42691, Miss_rate = 0.673, Pending_hits = 346, Reservation_fails = 0
L2_cache_bank[13]: Access = 63418, Miss = 42671, Miss_rate = 0.673, Pending_hits = 1353, Reservation_fails = 0
L2_cache_bank[14]: Access = 63508, Miss = 42714, Miss_rate = 0.673, Pending_hits = 362, Reservation_fails = 0
L2_cache_bank[15]: Access = 63508, Miss = 42707, Miss_rate = 0.672, Pending_hits = 1361, Reservation_fails = 0
L2_cache_bank[16]: Access = 63433, Miss = 42694, Miss_rate = 0.673, Pending_hits = 362, Reservation_fails = 0
L2_cache_bank[17]: Access = 63403, Miss = 42670, Miss_rate = 0.673, Pending_hits = 1331, Reservation_fails = 0
L2_cache_bank[18]: Access = 63403, Miss = 42690, Miss_rate = 0.673, Pending_hits = 351, Reservation_fails = 0
L2_cache_bank[19]: Access = 63433, Miss = 42676, Miss_rate = 0.673, Pending_hits = 1336, Reservation_fails = 0
L2_cache_bank[20]: Access = 63508, Miss = 42719, Miss_rate = 0.673, Pending_hits = 377, Reservation_fails = 0
L2_cache_bank[21]: Access = 63508, Miss = 42698, Miss_rate = 0.672, Pending_hits = 1336, Reservation_fails = 0
L2_total_cache_accesses = 1395624
L2_total_cache_misses = 939322
L2_total_cache_miss_rate = 0.6730
L2_total_cache_pending_hits = 18847
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 434865
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18679
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 487976
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2272
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 451328
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 141
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 941520
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 453600
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.013
L2_cache_fill_port_util = 0.045

icnt_total_pkts_mem_to_simt=4483264
icnt_total_pkts_simt_to_mem=3210024
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.5796
	minimum = 6
	maximum = 44
Network latency average = 8.4504
	minimum = 6
	maximum = 41
Slowest packet = 2699021
Flit latency average = 6.93419
	minimum = 6
	maximum = 37
Slowest flit = 7637098
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0237259
	minimum = 0.018775 (at node 0)
	maximum = 0.0281625 (at node 11)
Accepted packet rate average = 0.0237259
	minimum = 0.018775 (at node 0)
	maximum = 0.0281625 (at node 11)
Injected flit rate average = 0.0653922
	minimum = 0.0432642 (at node 0)
	maximum = 0.0866815 (at node 42)
Accepted flit rate average= 0.0653922
	minimum = 0.0602025 (at node 0)
	maximum = 0.0903038 (at node 11)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.58206 (30 samples)
	minimum = 6 (30 samples)
	maximum = 48.5 (30 samples)
Network latency average = 8.43507 (30 samples)
	minimum = 6 (30 samples)
	maximum = 45.4667 (30 samples)
Flit latency average = 6.90723 (30 samples)
	minimum = 6 (30 samples)
	maximum = 41.6667 (30 samples)
Fragmentation average = 0 (30 samples)
	minimum = 0 (30 samples)
	maximum = 0 (30 samples)
Injected packet rate average = 0.0224635 (30 samples)
	minimum = 0.0177761 (30 samples)
	maximum = 0.0266641 (30 samples)
Accepted packet rate average = 0.0224635 (30 samples)
	minimum = 0.0177761 (30 samples)
	maximum = 0.0266641 (30 samples)
Injected flit rate average = 0.0619129 (30 samples)
	minimum = 0.0409621 (30 samples)
	maximum = 0.0820703 (30 samples)
Accepted flit rate average = 0.0619129 (30 samples)
	minimum = 0.0569996 (30 samples)
	maximum = 0.0854991 (30 samples)
Injected packet size average = 2.75615 (30 samples)
Accepted packet size average = 2.75615 (30 samples)
Hops average = 1 (30 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 36 min, 59 sec (9419 sec)
gpgpu_simulation_rate = 91885 (inst/sec)
gpgpu_simulation_rate = 1110 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 31: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 31 
gpu_sim_cycle = 38893
gpu_sim_insn = 28848876
gpu_ipc =     741.7498
gpu_tot_sim_cycle = 10717669
gpu_tot_sim_insn = 894315156
gpu_tot_ipc =      83.4431
gpu_tot_issued_cta = 1984
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 16280
partiton_reqs_in_parallel = 855646
partiton_reqs_in_parallel_total    = 83426772
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       7.8639
partiton_reqs_in_parallel_util = 855646
partiton_reqs_in_parallel_util_total    = 83426772
gpu_sim_cycle_parition_util = 38893
gpu_tot_sim_cycle_parition_util    = 3792126
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1395624
L2_BW  =     113.3324 GB/Sec
L2_BW_total  =      12.7538 GB/Sec
gpu_total_sim_rate=93980

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 17956068
	L1I_total_cache_misses = 2440
	L1I_total_cache_miss_rate = 0.0001
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 55552
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0294
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 53920
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 17953628
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2440
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 55552
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 17956068
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
149638, 143835, 144050, 149277, 149663, 143866, 144089, 149271, 38679, 37109, 37270, 24104, 
gpgpu_n_tot_thrd_icount = 1032902144
gpgpu_n_tot_w_icount = 32278192
gpgpu_n_stall_shd_mem = 14589
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 972904
gpgpu_n_mem_write_global = 468720
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 23752448
gpgpu_n_store_insn = 14764680
gpgpu_n_shmem_insn = 97813928
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1777664
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 994
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 12151
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:919975	W0_Idle:2930128	W0_Scoreboard:177370966	W1:1874880	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:12653580	W32:17749732
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7783232 {8:972904,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 63745920 {136:468720,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 109816384 {40:234360,136:738544,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3749760 {8:468720,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 446 
maxdqlatency = 0 
maxmflatency = 171210 
averagemflatency = 1361 
max_icnt2mem_latency = 170961 
max_icnt2sh_latency = 10717668 
mrq_lat_table:659458 	104821 	68840 	160438 	190468 	141419 	79186 	33459 	1457 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	918472 	505195 	999 	18 	104 	162 	159 	695 	2110 	9971 	3767 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	32 	1285523 	57930 	365 	0 	81286 	1 	1 	4 	38 	98 	152 	159 	714 	2101 	9970 	3754 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	816030 	154509 	2391 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	252 	2016 	6004 	82448 	241920 	136080 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3298 	222 	14 	1 	3 	3 	7 	28 	131 	453 	134 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    325633    325265    350478    350014    291247    291356    336053    335594    418343    417887    307915    307794    363622    363158    321496    321957 
dram[1]:    325633    325277    350598    350132    291237    291228    336047    335589    418330    417764    307906    307781    363625    363160    321481    321947 
dram[2]:    325625    325266    350479    350016    291246    291354    336050    335587    418338    417880    307915    307794    363629    363051    360542    361005 
dram[3]:    325627    325265    350590    350125    291238    291237    336047    335590    418222    417760    307915    307795    363625    363161    321492    360978 
dram[4]:    325636    325270    350476    350012    291245    291354    336046    335584    418338    417870    308016    308027    363516    363047    321608    360996 
dram[5]:    325625    325263    350597    350133    291246    291451    336046    335589    418211    417756    307798    307679    363635    363172    321483    321944 
dram[6]:    325625    325263    350590    350019    291244    291355    336051    335592    418326    417873    308022    308031    363509    363040    321605    322072 
dram[7]:    325628    325262    350590    350122    291244    291354    336049    335586    418215    417762    307786    307679    363633    363169    321484    321946 
dram[8]:    325627    325262    350601    350133    291247    291465    336056    335596    418339    417881    308012    308016    363513    363051    321601    322056 
dram[9]:    325627    325263    350598    350029    291245    291355    336053    335597    418339    417886    307792    307671    363628    363164    321490    321946 
dram[10]:    325631    325263    350590    350127    291245    291237    336045    335584    418323    417860    307905    307800    363627    363163    321489    321946 
average row accesses per activate:
dram[0]:  7.349367  7.019355  7.256302  7.250210  6.957374  6.968403  7.203276  7.019718  7.248341  7.274025  7.109142  6.984418  7.958412  7.770083  6.992006  6.930269 
dram[1]:  7.484536  7.632778  6.842788  6.806452  6.696873  6.486403  7.964819  7.693100  7.457115  7.564787  6.799644  6.747350  7.468972  7.377739  7.395605  7.111382 
dram[2]:  7.613345  7.438127  7.523173  7.324653  6.818776  6.862777  7.370809  6.987839  7.620518  7.209237  7.099442  6.784192  7.848090  7.609403  6.724354  6.594470 
dram[3]:  7.405158  7.635193  6.960429  6.833199  6.680256  6.639904  7.848740  7.456088  7.187793  7.165730  6.846985  6.809310  7.543420  7.385965  7.187605  6.892369 
dram[4]:  7.613345  7.494524  7.511566  7.157761  6.574178  6.455118  7.267552  7.151260  7.384170  7.162921  7.181303  7.126523  7.452212  7.473357  6.743912  6.591398 
dram[5]:  7.312343  7.154478  7.099917  7.050861  6.752883  6.615012  7.764706  7.474609  6.851388  6.955454  7.112150  6.824215  7.678213  7.469388  7.020442  6.896386 
dram[6]:  7.870705  7.426621  7.370180  7.440692  6.484944  6.460505  7.510784  7.377649  7.576238  7.414729  7.177359  7.238820  7.107945  7.062661  6.911811  6.725670 
dram[7]:  7.200993  7.126126  6.913987  6.808393  7.200704  6.705738  7.849385  7.653347  6.447301  6.440069  7.215541  7.083560  7.973837  7.570377  6.759630  6.787316 
dram[8]:  7.518135  7.381680  7.305603  7.520105  6.606997  6.439682  7.762918  7.607746  7.396264  7.251688  7.230983  7.184332  7.390485  7.266785  7.207717  6.782844 
dram[9]:  7.241857  7.129912  6.972447  6.919549  7.156085  6.952871  7.519136  7.474146  6.629075  6.644876  7.322066  7.131747  7.876555  7.808349  6.722222  6.622976 
dram[10]:  7.650602  7.603935  7.248526  7.204355  6.617767  6.420095  8.032495  7.857436  7.213806  6.814312  7.080332  6.991796  7.385965  7.175768  7.029460  6.799683 
average row locality = 1439546/201156 = 7.156366
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5826      5821      5787      5787      5549      5548      5090      5089      5167      5165      5171      5170      5684      5679      5846      5845 
dram[1]:      5829      5826      5689      5685      5646      5643      5084      5083      5171      5168      5186      5188      5689      5682      5848      5846 
dram[2]:      5924      5920      5686      5683      5648      5647      5087      5083      5171      5169      5189      5189      5685      5680      5764      5763 
dram[3]:      5925      5919      5688      5684      5652      5648      5085      5084      5175      5173      5172      5171      5690      5684      5759      5758 
dram[4]:      5924      5920      5688      5684      5570      5570      5180      5179      5170      5170      5170      5169      5685      5679      5762      5759 
dram[5]:      5826      5824      5766      5763      5570      5568      5176      5174      5173      5171      5175      5174      5687      5682      5763      5763 
dram[6]:      5822      5821      5769      5762      5556      5551      5181      5178      5172      5172      5173      5173      5588      5585      5862      5861 
dram[7]:      5823      5818      5769      5767      5552      5553      5181      5181      5106      5104      5272      5271      5586      5586      5858      5860 
dram[8]:      5823      5820      5774      5771      5523      5517      5182      5181      5104      5102      5267      5267      5590      5583      5863      5861 
dram[9]:      5917      5915      5772      5769      5518      5517      5182      5181      5106      5104      5270      5267      5588      5587      5768      5767 
dram[10]:      5914      5913      5772      5770      5523      5518      5183      5181      5106      5105      5202      5204      5684      5674      5767      5765 
total reads: 970826
bank skew: 5925/5083 = 1.17
chip skew: 88288/88224 = 1.00
number of total write accesses:
dram[0]:      2883      2883      2848      2848      2612      2612      2387      2387      2480      2480      2450      2450      2736      2736      2901      2901 
dram[1]:      2883      2883      2755      2755      2705      2705      2387      2387      2480      2480      2450      2450      2736      2736      2901      2901 
dram[2]:      2976      2976      2755      2755      2705      2705      2387      2387      2480      2480      2450      2450      2736      2736      2823      2823 
dram[3]:      2976      2976      2755      2755      2705      2705      2387      2387      2480      2480      2435      2435      2736      2736      2823      2823 
dram[4]:      2976      2976      2755      2755      2628      2628      2480      2480      2480      2480      2435      2435      2736      2736      2823      2823 
dram[5]:      2883      2883      2832      2832      2628      2628      2480      2480      2480      2480      2435      2435      2736      2736      2823      2823 
dram[6]:      2883      2883      2832      2832      2628      2628      2480      2480      2480      2480      2435      2435      2643      2643      2916      2916 
dram[7]:      2883      2883      2832      2832      2628      2628      2480      2480      2418      2418      2528      2528      2643      2643      2916      2916 
dram[8]:      2883      2883      2832      2832      2597      2597      2480      2480      2418      2418      2528      2528      2643      2643      2916      2916 
dram[9]:      2976      2976      2832      2832      2597      2597      2480      2480      2418      2418      2528      2528      2643      2643      2823      2823 
dram[10]:      2976      2976      2832      2832      2597      2597      2480      2480      2418      2418      2466      2466      2736      2736      2823      2823 
total reads: 468720
bank skew: 2976/2387 = 1.25
chip skew: 42656/42594 = 1.00
average mf latency per bank:
dram[0]:       1896      1009      1892       884      1621       853      1729       860      1745       963      1675       822      1741       939      1907       988
dram[1]:       1790       955      1797       913      1681       852      1822       879      1856       998      1679       810      1795       963      1818       971
dram[2]:       1892       973      1807       919      1774       885      1772       840      1804       972      1672       830      1729       948      1764       968
dram[3]:       1954       994      1843       908      1752       868      1722       836      1721       957      1564       826      1754       961      1802       974
dram[4]:       1941      1010      1747       875      1697       897      1701       831      1830       975      1587       847      1893       983      1823      1001
dram[5]:       1810       994      1717       884      1722       895      1782       849      1915       999      1635       900      1959       980      1815       994
dram[6]:       1845      1019      1842       934      1723       869      1796       856      1845       969      1619       892      1892      1012      1930      1007
dram[7]:       1802      1008      1882       932      1643       852      1743       850      1832       989      1686       871      1845       996      2023      1027
dram[8]:       1824      1006      1759       898      1599       849      1815       882      1885       991      1791       885      1868       995      1973       996
dram[9]:       1807       987      1847       923      1698       889      1849       881      1855       991      1810       852      1750       983      1884      1009
dram[10]:       1848       968      1973       935      1689       871      1852       879      1724       972      1680       818      1681       942      1917      1027
maximum mf latency per bank:
dram[0]:     169875    147891    171195    145304    166569    165999    161366    160933    166560    166127    152968    137340    171083    142682    165994    147913
dram[1]:     170110    147905    145735    145290    166570    166119    161361    160930    166558    165992    152971    137490    171209    142553    165992    147894
dram[2]:     170112    147911    145732    145300    166569    166011    161357    160934    166560    166127    152969    137469    171203    142676    165995    147894
dram[3]:     170112    147905    145738    145285    166586    166133    161366    160909    166557    165994    152975    152799    171201    142547    165989    147890
dram[4]:     170119    147911    171084    145287    166598    166139    161358    160943    166557    166108    152966    152912    171210    142665    165996    147765
dram[5]:     170110    147904    171196    145284    166583    166154    161350    160904    166560    166008    160139    159602    171210    142549    165876    147890
dram[6]:     170112    147911    171082    145285    166583    166138    161348    160782    166573    166127    160251    159805    171206    147589    165993    147763
dram[7]:     169874    147893    171197    145305    166579    166139    161349    160916    166573    166130    160136    159573    171084    147704    165872    147915
dram[8]:     170113    147892    171084    145300    166569    166134    161350    160783    166568    166142    160251    159795    171201    165819    165990    147876
dram[9]:     169874    147904    171198    145305    166569    166010    161347    160905    166560    166131    160139    159578    171085    165947    165872    147904
dram[10]:     170112    147900    171082    145303    166569    166134    161348    160786    166558    165989    160252    159796    171202    142685    165991    147905
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7113597 n_nop=6553987 n_act=18177 n_pre=18161 n_req=130818 n_rd=352896 n_write=170376 bw_util=0.1471
n_activity=1834205 dram_eff=0.5706
bk0: 23304a 6898817i bk1: 23284a 6908914i bk2: 23148a 6899018i bk3: 23148a 6907033i bk4: 22196a 6914755i bk5: 22192a 6918705i bk6: 20360a 6926639i bk7: 20356a 6935685i bk8: 20668a 6925725i bk9: 20660a 6927448i bk10: 20684a 6926999i bk11: 20680a 6935496i bk12: 22736a 6906818i bk13: 22716a 6913111i bk14: 23384a 6891434i bk15: 23380a 6897636i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.622971
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc03ee880, atomic=0 1 entries : 0x7fde6f4e5150 :  mf: uid=19923408, sid19:w08, part=1, addr=0xc03ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (10717668), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7113597 n_nop=6553795 n_act=18196 n_pre=18180 n_req=130857 n_rd=353050 n_write=170376 bw_util=0.1472
n_activity=1838311 dram_eff=0.5695
bk0: 23316a 6899053i bk1: 23304a 6907638i bk2: 22756a 6901375i bk3: 22738a 6911017i bk4: 22584a 6910809i bk5: 22572a 6914237i bk6: 20336a 6928696i bk7: 20332a 6935180i bk8: 20684a 6927472i bk9: 20672a 6930955i bk10: 20744a 6929358i bk11: 20752a 6934535i bk12: 22756a 6904208i bk13: 22728a 6912291i bk14: 23392a 6893825i bk15: 23384a 6898329i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.624966
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7113597 n_nop=6553587 n_act=18189 n_pre=18173 n_req=130912 n_rd=353152 n_write=170496 bw_util=0.1472
n_activity=1834204 dram_eff=0.571
bk0: 23696a 6893120i bk1: 23680a 6901741i bk2: 22744a 6903791i bk3: 22732a 6912200i bk4: 22592a 6911005i bk5: 22588a 6915430i bk6: 20348a 6927411i bk7: 20332a 6933666i bk8: 20684a 6929372i bk9: 20676a 6929938i bk10: 20756a 6927059i bk11: 20756a 6931459i bk12: 22740a 6905533i bk13: 22720a 6914542i bk14: 23056a 6893877i bk15: 23052a 6898979i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.615197
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7113597 n_nop=6553499 n_act=18335 n_pre=18319 n_req=130861 n_rd=353068 n_write=170376 bw_util=0.1472
n_activity=1833317 dram_eff=0.571
bk0: 23700a 6892015i bk1: 23676a 6901690i bk2: 22752a 6903487i bk3: 22736a 6907664i bk4: 22608a 6910114i bk5: 22592a 6916135i bk6: 20340a 6928653i bk7: 20336a 6930716i bk8: 20700a 6922855i bk9: 20692a 6927582i bk10: 20688a 6928958i bk11: 20684a 6933216i bk12: 22760a 6904424i bk13: 22736a 6908075i bk14: 23036a 6895560i bk15: 23032a 6904055i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.619948
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7113597 n_nop=6553269 n_act=18362 n_pre=18346 n_req=130905 n_rd=353116 n_write=170504 bw_util=0.1472
n_activity=1835794 dram_eff=0.5705
bk0: 23696a 6894244i bk1: 23680a 6900098i bk2: 22752a 6905275i bk3: 22736a 6912561i bk4: 22280a 6913108i bk5: 22280a 6918423i bk6: 20720a 6922054i bk7: 20716a 6930283i bk8: 20680a 6923588i bk9: 20680a 6928384i bk10: 20680a 6928472i bk11: 20676a 6936102i bk12: 22740a 6905468i bk13: 22716a 6912413i bk14: 23048a 6897441i bk15: 23036a 6899920i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.616172
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents
MSHR: tag=0xc03eec80, atomic=0 1 entries : 0x7fde6f5221c0 :  mf: uid=19923406, sid19:w10, part=5, addr=0xc03eec80, load , size=128, unknown  status = IN_PARTITION_MC_RETURNQ (10717668), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7113597 n_nop=6553427 n_act=18395 n_pre=18379 n_req=130849 n_rd=353020 n_write=170376 bw_util=0.1472
n_activity=1835201 dram_eff=0.5704
bk0: 23304a 6893976i bk1: 23296a 6904806i bk2: 23064a 6901332i bk3: 23052a 6904852i bk4: 22280a 6914047i bk5: 22272a 6916731i bk6: 20704a 6925476i bk7: 20696a 6930336i bk8: 20692a 6923094i bk9: 20684a 6927368i bk10: 20700a 6930753i bk11: 20696a 6938253i bk12: 22748a 6906522i bk13: 22728a 6911695i bk14: 23052a 6897182i bk15: 23052a 6905912i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.615678
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7113597 n_nop=6553859 n_act=18237 n_pre=18221 n_req=130820 n_rd=352904 n_write=170376 bw_util=0.1471
n_activity=1832870 dram_eff=0.571
bk0: 23288a 6895484i bk1: 23284a 6906009i bk2: 23076a 6899735i bk3: 23048a 6906619i bk4: 22224a 6911130i bk5: 22204a 6919592i bk6: 20724a 6924970i bk7: 20712a 6930636i bk8: 20688a 6927426i bk9: 20688a 6928515i bk10: 20692a 6926419i bk11: 20692a 6934229i bk12: 22352a 6906061i bk13: 22340a 6918154i bk14: 23448a 6891994i bk15: 23444a 6892722i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.622024
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents
MSHR: tag=0xc03eee80, atomic=0 1 entries : 0x7fde6f53bf60 :  mf: uid=19923407, sid19:w11, part=7, addr=0xc03eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (10717665), 

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7113597 n_nop=6552847 n_act=18497 n_pre=18481 n_req=130943 n_rd=353148 n_write=170624 bw_util=0.1473
n_activity=1835014 dram_eff=0.5709
bk0: 23292a 6894041i bk1: 23272a 6906466i bk2: 23076a 6900213i bk3: 23068a 6905443i bk4: 22208a 6915137i bk5: 22212a 6918762i bk6: 20724a 6925080i bk7: 20724a 6929681i bk8: 20424a 6924507i bk9: 20416a 6929279i bk10: 21088a 6922723i bk11: 21084a 6930010i bk12: 22344a 6910856i bk13: 22344a 6914927i bk14: 23432a 6892829i bk15: 23440a 6899065i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.613282
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7113597 n_nop=6554091 n_act=18117 n_pre=18101 n_req=130822 n_rd=352912 n_write=170376 bw_util=0.1471
n_activity=1833097 dram_eff=0.5709
bk0: 23292a 6898099i bk1: 23280a 6907920i bk2: 23096a 6901257i bk3: 23084a 6910445i bk4: 22092a 6915891i bk5: 22068a 6920294i bk6: 20728a 6922911i bk7: 20724a 6927786i bk8: 20416a 6928322i bk9: 20408a 6932444i bk10: 21068a 6922681i bk11: 21068a 6927861i bk12: 22360a 6906780i bk13: 22332a 6916480i bk14: 23452a 6891942i bk15: 23444a 6894632i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.620397
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7113597 n_nop=6553533 n_act=18396 n_pre=18380 n_req=130822 n_rd=352912 n_write=170376 bw_util=0.1471
n_activity=1834544 dram_eff=0.5705
bk0: 23668a 6891972i bk1: 23660a 6902861i bk2: 23088a 6900869i bk3: 23076a 6905794i bk4: 22072a 6920430i bk5: 22068a 6923242i bk6: 20728a 6922574i bk7: 20724a 6930923i bk8: 20424a 6926946i bk9: 20416a 6931677i bk10: 21080a 6923366i bk11: 21068a 6929759i bk12: 22352a 6908327i bk13: 22348a 6919438i bk14: 23072a 6895042i bk15: 23068a 6902061i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.617668
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7113597 n_nop=6553353 n_act=18256 n_pre=18240 n_req=130937 n_rd=353124 n_write=170624 bw_util=0.1473
n_activity=1836118 dram_eff=0.5705
bk0: 23656a 6895882i bk1: 23652a 6900880i bk2: 23088a 6902372i bk3: 23080a 6907743i bk4: 22092a 6916763i bk5: 22072a 6920551i bk6: 20732a 6926504i bk7: 20724a 6930694i bk8: 20424a 6930158i bk9: 20420a 6931727i bk10: 20808a 6925808i bk11: 20816a 6933333i bk12: 22736a 6902176i bk13: 22696a 6910878i bk14: 23068a 6900468i bk15: 23060a 6899895i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.615693

========= L2 cache stats =========
L2_cache_bank[0]: Access = 65559, Miss = 44120, Miss_rate = 0.673, Pending_hits = 394, Reservation_fails = 0
L2_cache_bank[1]: Access = 65500, Miss = 44104, Miss_rate = 0.673, Pending_hits = 1346, Reservation_fails = 0
L2_cache_bank[2]: Access = 65531, Miss = 44142, Miss_rate = 0.674, Pending_hits = 348, Reservation_fails = 0
L2_cache_bank[3]: Access = 65534, Miss = 44121, Miss_rate = 0.673, Pending_hits = 1340, Reservation_fails = 0
L2_cache_bank[4]: Access = 65565, Miss = 44154, Miss_rate = 0.673, Pending_hits = 385, Reservation_fails = 0
L2_cache_bank[5]: Access = 65550, Miss = 44134, Miss_rate = 0.673, Pending_hits = 1341, Reservation_fails = 0
L2_cache_bank[6]: Access = 65488, Miss = 44146, Miss_rate = 0.674, Pending_hits = 366, Reservation_fails = 0
L2_cache_bank[7]: Access = 65487, Miss = 44121, Miss_rate = 0.674, Pending_hits = 1334, Reservation_fails = 0
L2_cache_bank[8]: Access = 65577, Miss = 44149, Miss_rate = 0.673, Pending_hits = 393, Reservation_fails = 1
L2_cache_bank[9]: Access = 65593, Miss = 44130, Miss_rate = 0.673, Pending_hits = 1360, Reservation_fails = 0
L2_cache_bank[10]: Access = 65562, Miss = 44136, Miss_rate = 0.673, Pending_hits = 392, Reservation_fails = 0
L2_cache_bank[11]: Access = 65531, Miss = 44119, Miss_rate = 0.673, Pending_hits = 1376, Reservation_fails = 0
L2_cache_bank[12]: Access = 65500, Miss = 44123, Miss_rate = 0.674, Pending_hits = 349, Reservation_fails = 0
L2_cache_bank[13]: Access = 65531, Miss = 44103, Miss_rate = 0.673, Pending_hits = 1357, Reservation_fails = 0
L2_cache_bank[14]: Access = 65624, Miss = 44147, Miss_rate = 0.673, Pending_hits = 365, Reservation_fails = 0
L2_cache_bank[15]: Access = 65624, Miss = 44140, Miss_rate = 0.673, Pending_hits = 1365, Reservation_fails = 0
L2_cache_bank[16]: Access = 65547, Miss = 44126, Miss_rate = 0.673, Pending_hits = 365, Reservation_fails = 0
L2_cache_bank[17]: Access = 65516, Miss = 44102, Miss_rate = 0.673, Pending_hits = 1334, Reservation_fails = 0
L2_cache_bank[18]: Access = 65515, Miss = 44121, Miss_rate = 0.673, Pending_hits = 354, Reservation_fails = 0
L2_cache_bank[19]: Access = 65546, Miss = 44107, Miss_rate = 0.673, Pending_hits = 1339, Reservation_fails = 0
L2_cache_bank[20]: Access = 65624, Miss = 44151, Miss_rate = 0.673, Pending_hits = 381, Reservation_fails = 0
L2_cache_bank[21]: Access = 65624, Miss = 44130, Miss_rate = 0.672, Pending_hits = 1340, Reservation_fails = 0
L2_total_cache_accesses = 1442128
L2_total_cache_misses = 970826
L2_total_cache_miss_rate = 0.6732
L2_total_cache_pending_hits = 18924
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 449788
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18756
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 504360
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2272
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 466448
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 141
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 972904
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 468720
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.014
L2_cache_fill_port_util = 0.046

icnt_total_pkts_mem_to_simt=4632624
icnt_total_pkts_simt_to_mem=3317008
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.56584
	minimum = 6
	maximum = 50
Network latency average = 8.44111
	minimum = 6
	maximum = 50
Slowest packet = 2792144
Flit latency average = 6.9154
	minimum = 6
	maximum = 46
Slowest flit = 7695700
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0239144
	minimum = 0.0189242 (at node 0)
	maximum = 0.0283863 (at node 19)
Accepted packet rate average = 0.0239144
	minimum = 0.0189242 (at node 0)
	maximum = 0.0283863 (at node 19)
Injected flit rate average = 0.0659118
	minimum = 0.0436079 (at node 0)
	maximum = 0.0873702 (at node 42)
Accepted flit rate average= 0.0659118
	minimum = 0.0606809 (at node 0)
	maximum = 0.0910213 (at node 19)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.58153 (31 samples)
	minimum = 6 (31 samples)
	maximum = 48.5484 (31 samples)
Network latency average = 8.43526 (31 samples)
	minimum = 6 (31 samples)
	maximum = 45.6129 (31 samples)
Flit latency average = 6.9075 (31 samples)
	minimum = 6 (31 samples)
	maximum = 41.8065 (31 samples)
Fragmentation average = 0 (31 samples)
	minimum = 0 (31 samples)
	maximum = 0 (31 samples)
Injected packet rate average = 0.0225103 (31 samples)
	minimum = 0.0178131 (31 samples)
	maximum = 0.0267196 (31 samples)
Accepted packet rate average = 0.0225103 (31 samples)
	minimum = 0.0178131 (31 samples)
	maximum = 0.0267196 (31 samples)
Injected flit rate average = 0.0620419 (31 samples)
	minimum = 0.0410475 (31 samples)
	maximum = 0.0822413 (31 samples)
Accepted flit rate average = 0.0620419 (31 samples)
	minimum = 0.0571183 (31 samples)
	maximum = 0.0856772 (31 samples)
Injected packet size average = 2.75615 (31 samples)
Accepted packet size average = 2.75615 (31 samples)
Hops average = 1 (31 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 38 min, 36 sec (9516 sec)
gpgpu_simulation_rate = 93980 (inst/sec)
gpgpu_simulation_rate = 1126 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 32: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 32 
gpu_sim_cycle = 38951
gpu_sim_insn = 28848876
gpu_ipc =     740.6453
gpu_tot_sim_cycle = 10978770
gpu_tot_sim_insn = 923164032
gpu_tot_ipc =      84.0863
gpu_tot_issued_cta = 2048
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 16638
partiton_reqs_in_parallel = 856922
partiton_reqs_in_parallel_total    = 84282418
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       7.7549
partiton_reqs_in_parallel_util = 856922
partiton_reqs_in_parallel_util_total    = 84282418
gpu_sim_cycle_parition_util = 38951
gpu_tot_sim_cycle_parition_util    = 3831019
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1442128
L2_BW  =     113.1636 GB/Sec
L2_BW_total  =      12.8519 GB/Sec
gpu_total_sim_rate=96022

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 18535296
	L1I_total_cache_misses = 2440
	L1I_total_cache_miss_rate = 0.0001
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 57344
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0285
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 55712
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 18532856
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2440
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 57344
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 18535296
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
154466, 148474, 148698, 154088, 154493, 148507, 148738, 154077, 43511, 41746, 41919, 28924, 
gpgpu_n_tot_thrd_icount = 1066221568
gpgpu_n_tot_w_icount = 33319424
gpgpu_n_stall_shd_mem = 14616
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1004288
gpgpu_n_mem_write_global = 483840
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 24518656
gpgpu_n_store_insn = 15240960
gpgpu_n_shmem_insn = 100969216
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1835008
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1021
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 12151
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:949965	W0_Idle:2945814	W0_Scoreboard:178512841	W1:1935360	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:13061760	W32:18322304
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8034304 {8:1004288,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 65802240 {136:483840,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 113358848 {40:241920,136:762368,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3870720 {8:483840,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 446 
maxdqlatency = 0 
maxmflatency = 171210 
averagemflatency = 1325 
max_icnt2mem_latency = 170961 
max_icnt2sh_latency = 10978769 
mrq_lat_table:678260 	107294 	70889 	165953 	197549 	147023 	82497 	35213 	1492 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	946774 	523375 	1021 	18 	104 	162 	159 	695 	2110 	9971 	3767 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	32 	1329782 	60158 	382 	0 	81286 	1 	1 	4 	38 	98 	152 	159 	714 	2101 	9970 	3754 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	842424 	159426 	2464 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	252 	2016 	6004 	82448 	241920 	151200 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3373 	224 	14 	1 	3 	3 	7 	28 	131 	453 	134 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    325633    325265    350478    350014    291247    291356    336053    335594    418343    417887    307915    307794    363622    363158    321496    321957 
dram[1]:    325633    325277    350598    350132    291237    291228    336047    335589    418330    417764    307906    307781    363625    363160    321481    321947 
dram[2]:    325625    325266    350479    350016    291246    291354    336050    335587    418338    417880    307915    307794    363629    363051    360542    361005 
dram[3]:    325627    325265    350590    350125    291238    291237    336047    335590    418222    417760    307915    307795    363625    363161    321492    360978 
dram[4]:    325636    325270    350476    350012    291245    291354    336046    335584    418338    417870    308016    308027    363516    363047    321608    360996 
dram[5]:    325625    325263    350597    350133    291246    291451    336046    335589    418211    417756    307798    307679    363635    363172    321483    321944 
dram[6]:    325625    325263    350590    350019    291244    291355    336051    335592    418326    417873    308022    308031    363509    363040    321605    322072 
dram[7]:    325628    325262    350590    350122    291244    291354    336049    335586    418215    417762    307786    307679    363633    363169    321484    321946 
dram[8]:    325627    325262    350601    350133    291247    291465    336056    335596    418339    417881    308012    308016    363513    363051    321601    322056 
dram[9]:    325627    325263    350598    350029    291245    291355    336053    335597    418339    417886    307792    307671    363628    363164    321490    321946 
dram[10]:    325631    325263    350590    350127    291245    291237    336045    335584    418323    417860    307905    307800    363627    363163    321489    321946 
average row accesses per activate:
dram[0]:  7.268391  6.955108  7.242695  7.201776  6.856215  6.888979  7.061355  6.865539  7.172570  7.183804  7.035746  6.905263  7.865820  7.673451  6.915709  6.878049 
dram[1]:  7.396381  7.549119  6.733025  6.709231  6.607498  6.380636  7.910677  7.650447  7.329314  7.443921  6.662162  6.635828  7.388085  7.276845  7.333063  7.017885 
dram[2]:  7.524980  7.394525  7.519827  7.290970  6.711733  6.774117  7.258004  6.872435  7.582533  7.148417  7.051832  6.738685  7.706039  7.495246  6.667419  6.514706 
dram[3]:  7.339457  7.545604  6.864674  6.765710  6.612089  6.543940  7.783838  7.394434  7.076992  7.068873  6.715384  6.714530  7.497409  7.321519  7.130435  6.816782 
dram[4]:  7.537326  7.424414  7.444539  7.084484  6.466056  6.354573  7.168784  7.058981  7.355680  7.117117  7.153916  7.101266  7.322363  7.367035  6.675961  6.502203 
dram[5]:  7.221687  7.061273  7.013418  6.978005  6.727778  6.564679  7.680934  7.391386  6.760479  6.894415  7.011597  6.717094  7.626538  7.401024  6.949019  6.810146 
dram[6]:  7.842059  7.377668  7.256327  7.346568  6.400908  6.349099  7.411820  7.299446  7.511407  7.343866  7.124207  7.182816  6.991756  6.915171  6.831071  6.635165 
dram[7]:  7.116390  7.034456  6.880031  6.727479  7.119529  6.650157  7.730920  7.546323  6.374077  6.398682  7.167260  7.004348  7.931712  7.543594  6.676991  6.663723 
dram[8]:  7.465117  7.334694  7.207456  7.409167  6.533852  6.336858  7.724340  7.575264  7.363033  7.197405  7.156445  7.112191  7.281545  7.152742  7.121855  6.718843 
dram[9]:  7.139191  7.022954  6.957747  6.885360  7.086993  6.860180  7.419718  7.349767  6.580017  6.583898  7.255856  7.062281  7.809392  7.730173  6.635479  6.532056 
dram[10]:  7.585124  7.528302  7.142169  7.089314  6.564504  6.376140  7.950704  7.784236  7.083865  6.709845  6.984127  6.924825  7.296888  7.109106  6.979527  6.728930 
average row locality = 1486170/210008 = 7.076730
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6015      6010      5979      5979      5736      5735      5247      5246      5337      5335      5345      5344      5860      5855      6033      6032 
dram[1]:      6018      6015      5878      5874      5836      5833      5241      5240      5341      5338      5360      5362      5865      5858      6035      6033 
dram[2]:      6116      6112      5875      5872      5838      5837      5244      5240      5341      5339      5363      5363      5861      5856      5949      5948 
dram[3]:      6117      6111      5877      5873      5842      5838      5242      5241      5345      5343      5345      5344      5866      5860      5944      5943 
dram[4]:      6116      6112      5877      5873      5757      5757      5340      5339      5340      5340      5343      5342      5861      5855      5947      5944 
dram[5]:      6015      6013      5958      5955      5757      5755      5336      5334      5343      5341      5348      5347      5863      5858      5948      5948 
dram[6]:      6011      6010      5961      5954      5742      5737      5341      5338      5342      5342      5346      5346      5761      5758      6050      6049 
dram[7]:      6012      6007      5961      5959      5738      5739      5341      5341      5274      5272      5448      5447      5759      5759      6046      6048 
dram[8]:      6012      6009      5966      5963      5708      5702      5342      5341      5272      5270      5443      5443      5763      5756      6051      6049 
dram[9]:      6109      6107      5964      5961      5703      5702      5342      5341      5275      5273      5446      5443      5761      5760      5953      5952 
dram[10]:      6106      6105      5964      5962      5708      5703      5343      5341      5275      5274      5376      5378      5860      5850      5952      5950 
total reads: 1002330
bank skew: 6117/5240 = 1.17
chip skew: 91154/91088 = 1.00
number of total write accesses:
dram[0]:      2976      2976      2944      2944      2704      2704      2464      2464      2560      2560      2528      2528      2816      2816      2992      2992 
dram[1]:      2976      2976      2848      2848      2800      2800      2464      2464      2560      2560      2528      2528      2816      2816      2992      2992 
dram[2]:      3072      3072      2848      2848      2800      2800      2464      2464      2560      2560      2528      2528      2816      2816      2912      2912 
dram[3]:      3072      3072      2848      2848      2800      2800      2464      2464      2560      2560      2512      2512      2816      2816      2912      2912 
dram[4]:      3072      3072      2848      2848      2720      2720      2560      2560      2560      2560      2512      2512      2816      2816      2912      2912 
dram[5]:      2976      2976      2928      2928      2720      2720      2560      2560      2560      2560      2512      2512      2816      2816      2912      2912 
dram[6]:      2976      2976      2928      2928      2720      2720      2560      2560      2560      2560      2512      2512      2720      2720      3008      3008 
dram[7]:      2976      2976      2928      2928      2720      2720      2560      2560      2496      2496      2608      2608      2720      2720      3008      3008 
dram[8]:      2976      2976      2928      2928      2688      2688      2560      2560      2496      2496      2608      2608      2720      2720      3008      3008 
dram[9]:      3072      3072      2928      2928      2688      2688      2560      2560      2496      2496      2608      2608      2720      2720      2912      2912 
dram[10]:      3072      3072      2928      2928      2688      2688      2560      2560      2496      2496      2544      2544      2816      2816      2912      2912 
total reads: 483840
bank skew: 3072/2464 = 1.25
chip skew: 44032/43968 = 1.00
average mf latency per bank:
dram[0]:       1843       985      1838       863      1575       832      1683       840      1697       940      1629       803      1697       918      1855       965
dram[1]:       1741       932      1747       891      1633       831      1773       859      1804       974      1633       791      1749       942      1769       948
dram[2]:       1840       949      1756       896      1722       862      1725       821      1754       948      1626       811      1685       926      1717       945
dram[3]:       1900       969      1791       886      1701       846      1677       817      1673       933      1522       807      1709       939      1753       951
dram[4]:       1888       985      1698       854      1648       875      1656       813      1779       951      1544       827      1844       961      1774       977
dram[5]:       1760       970      1668       862      1672       873      1735       830      1862       974      1590       878      1908       958      1766       970
dram[6]:       1794       994      1790       911      1674       847      1748       837      1793       946      1575       871      1843       989      1878       983
dram[7]:       1753       984      1828       909      1596       831      1696       830      1781       964      1639       851      1798       973      1968      1002
dram[8]:       1774       981      1709       876      1554       828      1766       862      1833       967      1742       864      1820       972      1919       972
dram[9]:       1757       963      1795       901      1649       867      1800       861      1804       966      1759       832      1706       961      1833       985
dram[10]:       1797       945      1916       912      1641       850      1802       859      1677       948      1634       799      1638       921      1864      1002
maximum mf latency per bank:
dram[0]:     169875    147891    171195    145304    166569    165999    161366    160933    166560    166127    152968    137340    171083    142682    165994    147913
dram[1]:     170110    147905    145735    145290    166570    166119    161361    160930    166558    165992    152971    137490    171209    142553    165992    147894
dram[2]:     170112    147911    145732    145300    166569    166011    161357    160934    166560    166127    152969    137469    171203    142676    165995    147894
dram[3]:     170112    147905    145738    145285    166586    166133    161366    160909    166557    165994    152975    152799    171201    142547    165989    147890
dram[4]:     170119    147911    171084    145287    166598    166139    161358    160943    166557    166108    152966    152912    171210    142665    165996    147765
dram[5]:     170110    147904    171196    145284    166583    166154    161350    160904    166560    166008    160139    159602    171210    142549    165876    147890
dram[6]:     170112    147911    171082    145285    166583    166138    161348    160782    166573    166127    160251    159805    171206    147589    165993    147763
dram[7]:     169874    147893    171197    145305    166579    166139    161349    160916    166573    166130    160136    159573    171084    147704    165872    147915
dram[8]:     170113    147892    171084    145300    166569    166134    161350    160783    166568    166142    160251    159795    171201    165819    165990    147876
dram[9]:     169874    147904    171198    145305    166569    166010    161347    160905    166560    166131    160139    159578    171085    165947    165872    147904
dram[10]:     170112    147900    171082    145303    166569    166134    161348    160786    166558    165989    160252    159796    171202    142685    165991    147905
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7185922 n_nop=6607752 n_act=18981 n_pre=18965 n_req=135056 n_rd=364352 n_write=175872 bw_util=0.1504
n_activity=1893397 dram_eff=0.5706
bk0: 24060a 6964091i bk1: 24040a 6974133i bk2: 23916a 6963856i bk3: 23916a 6972082i bk4: 22944a 6979927i bk5: 22940a 6984263i bk6: 20988a 6992837i bk7: 20984a 7001809i bk8: 21348a 6991539i bk9: 21340a 6993315i bk10: 21380a 6992854i bk11: 21376a 7001351i bk12: 23440a 6972568i bk13: 23420a 6978985i bk14: 24132a 6956053i bk15: 24128a 6962448i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.643103
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc01ef080, atomic=0 1 entries : 0x7fde6faa5fd0 :  mf: uid=20566051, sid01:w08, part=1, addr=0xc01ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (10978766), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7185922 n_nop=6607478 n_act=19040 n_pre=19024 n_req=135095 n_rd=364508 n_write=175872 bw_util=0.1504
n_activity=1898344 dram_eff=0.5693
bk0: 24072a 6963974i bk1: 24060a 6972851i bk2: 23512a 6966119i bk3: 23496a 6976081i bk4: 23344a 6975454i bk5: 23332a 6979078i bk6: 20964a 6994643i bk7: 20960a 7001490i bk8: 21364a 6993365i bk9: 21352a 6997167i bk10: 21440a 6995460i bk11: 21448a 7000919i bk12: 23460a 6969942i bk13: 23432a 6978052i bk14: 24140a 6958825i bk15: 24132a 6963326i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.643026
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7185922 n_nop=6607376 n_act=18973 n_pre=18957 n_req=135154 n_rd=364616 n_write=176000 bw_util=0.1505
n_activity=1893252 dram_eff=0.5711
bk0: 24464a 6957945i bk1: 24448a 6966772i bk2: 23500a 6968511i bk3: 23488a 6977601i bk4: 23352a 6975830i bk5: 23348a 6980518i bk6: 20976a 6993481i bk7: 20960a 7000042i bk8: 21364a 6995411i bk9: 21356a 6996326i bk10: 21452a 6992833i bk11: 21452a 6997574i bk12: 23444a 6971232i bk13: 23424a 6980660i bk14: 23796a 6958505i bk15: 23792a 6964008i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.63436
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents
MSHR: tag=0xc01ef280, atomic=0 1 entries : 0x7fde6fc7dbb0 :  mf: uid=20566052, sid01:w09, part=3, addr=0xc01ef280, load , size=128, unknown  status = IN_PARTITION_DRAM (10978769), 

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7185922 n_nop=6607250 n_act=19147 n_pre=19131 n_req=135099 n_rd=364522 n_write=175872 bw_util=0.1504
n_activity=1892577 dram_eff=0.5711
bk0: 24468a 6956544i bk1: 24444a 6966824i bk2: 23508a 6968219i bk3: 23492a 6972734i bk4: 23368a 6975051i bk5: 23350a 6981118i bk6: 20968a 6994598i bk7: 20964a 6997071i bk8: 21380a 6988547i bk9: 21372a 6993566i bk10: 21380a 6995060i bk11: 21376a 6999285i bk12: 23464a 6969766i bk13: 23440a 6973748i bk14: 23776a 6960647i bk15: 23772a 6969008i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.639595
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7185922 n_nop=6607038 n_act=19164 n_pre=19148 n_req=135143 n_rd=364572 n_write=176000 bw_util=0.1505
n_activity=1894844 dram_eff=0.5706
bk0: 24464a 6959371i bk1: 24448a 6965381i bk2: 23508a 6970333i bk3: 23492a 6977605i bk4: 23028a 6978211i bk5: 23028a 6983566i bk6: 21360a 6987866i bk7: 21356a 6996273i bk8: 21360a 6989510i bk9: 21360a 6994682i bk10: 21372a 6994677i bk11: 21368a 7002674i bk12: 23444a 6971186i bk13: 23420a 6978248i bk14: 23788a 6962475i bk15: 23776a 6964925i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.634198
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7185922 n_nop=6607196 n_act=19197 n_pre=19181 n_req=135087 n_rd=364476 n_write=175872 bw_util=0.1504
n_activity=1894379 dram_eff=0.5705
bk0: 24060a 6958964i bk1: 24052a 6969970i bk2: 23832a 6965909i bk3: 23820a 6970012i bk4: 23028a 6979546i bk5: 23020a 6981898i bk6: 21344a 6991169i bk7: 21336a 6996260i bk8: 21372a 6989054i bk9: 21364a 6993656i bk10: 21392a 6996884i bk11: 21388a 7004601i bk12: 23452a 6972287i bk13: 23432a 6977860i bk14: 23792a 6962665i bk15: 23792a 6971047i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.635146
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7185922 n_nop=6607604 n_act=19055 n_pre=19039 n_req=135056 n_rd=364352 n_write=175872 bw_util=0.1504
n_activity=1891538 dram_eff=0.5712
bk0: 24044a 6960204i bk1: 24040a 6971315i bk2: 23844a 6964086i bk3: 23816a 6971255i bk4: 22968a 6976287i bk5: 22948a 6984670i bk6: 21364a 6991055i bk7: 21352a 6996848i bk8: 21368a 6993210i bk9: 21368a 6994514i bk10: 21384a 6992374i bk11: 21384a 7000364i bk12: 23044a 6972074i bk13: 23032a 6983803i bk14: 24200a 6956967i bk15: 24196a 6957494i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.642852
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7185922 n_nop=6606612 n_act=19297 n_pre=19281 n_req=135183 n_rd=364604 n_write=176128 bw_util=0.1505
n_activity=1894338 dram_eff=0.5709
bk0: 24048a 6959023i bk1: 24028a 6971635i bk2: 23844a 6965210i bk3: 23836a 6970172i bk4: 22952a 6979985i bk5: 22956a 6984283i bk6: 21364a 6990876i bk7: 21364a 6995782i bk8: 21096a 6990397i bk9: 21088a 6995346i bk10: 21792a 6988784i bk11: 21788a 6996127i bk12: 23036a 6976867i bk13: 23036a 6981324i bk14: 24184a 6957989i bk15: 24192a 6963927i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.633232
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7185922 n_nop=6607908 n_act=18899 n_pre=18883 n_req=135058 n_rd=364360 n_write=175872 bw_util=0.1504
n_activity=1891934 dram_eff=0.5711
bk0: 24048a 6963272i bk1: 24036a 6973103i bk2: 23864a 6966021i bk3: 23852a 6975553i bk4: 22832a 6981008i bk5: 22808a 6985234i bk6: 21368a 6989140i bk7: 21364a 6994098i bk8: 21088a 6994250i bk9: 21080a 6998696i bk10: 21772a 6988547i bk11: 21772a 6993790i bk12: 23052a 6972368i bk13: 23024a 6982379i bk14: 24204a 6956826i bk15: 24196a 6959542i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.639832
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7185922 n_nop=6607306 n_act=19196 n_pre=19180 n_req=135060 n_rd=364368 n_write=175872 bw_util=0.1504
n_activity=1893059 dram_eff=0.5708
bk0: 24436a 6956479i bk1: 24428a 6967970i bk2: 23856a 6965372i bk3: 23844a 6970463i bk4: 22812a 6985916i bk5: 22808a 6988198i bk6: 21368a 6988514i bk7: 21364a 6996754i bk8: 21100a 6992921i bk9: 21092a 6998084i bk10: 21784a 6989165i bk11: 21772a 6996161i bk12: 23044a 6974219i bk13: 23040a 6985552i bk14: 23812a 6959859i bk15: 23808a 6967079i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.637194
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7185922 n_nop=6607102 n_act=19060 n_pre=19044 n_req=135179 n_rd=364588 n_write=176128 bw_util=0.1505
n_activity=1895508 dram_eff=0.5705
bk0: 24424a 6960686i bk1: 24420a 6965952i bk2: 23856a 6967141i bk3: 23848a 6972822i bk4: 22832a 6982035i bk5: 22812a 6986202i bk6: 21372a 6992608i bk7: 21364a 6996845i bk8: 21100a 6996160i bk9: 21096a 6997826i bk10: 21504a 6991690i bk11: 21512a 6999388i bk12: 23440a 6967504i bk13: 23400a 6976532i bk14: 23808a 6965459i bk15: 23800a 6964874i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.635357

========= L2 cache stats =========
L2_cache_bank[0]: Access = 67672, Miss = 45552, Miss_rate = 0.673, Pending_hits = 398, Reservation_fails = 0
L2_cache_bank[1]: Access = 67612, Miss = 45536, Miss_rate = 0.673, Pending_hits = 1354, Reservation_fails = 0
L2_cache_bank[2]: Access = 67644, Miss = 45574, Miss_rate = 0.674, Pending_hits = 353, Reservation_fails = 0
L2_cache_bank[3]: Access = 67648, Miss = 45553, Miss_rate = 0.673, Pending_hits = 1346, Reservation_fails = 0
L2_cache_bank[4]: Access = 67680, Miss = 45587, Miss_rate = 0.674, Pending_hits = 392, Reservation_fails = 0
L2_cache_bank[5]: Access = 67664, Miss = 45567, Miss_rate = 0.673, Pending_hits = 1351, Reservation_fails = 0
L2_cache_bank[6]: Access = 67600, Miss = 45578, Miss_rate = 0.674, Pending_hits = 370, Reservation_fails = 0
L2_cache_bank[7]: Access = 67600, Miss = 45553, Miss_rate = 0.674, Pending_hits = 1342, Reservation_fails = 0
L2_cache_bank[8]: Access = 67692, Miss = 45581, Miss_rate = 0.673, Pending_hits = 399, Reservation_fails = 1
L2_cache_bank[9]: Access = 67708, Miss = 45562, Miss_rate = 0.673, Pending_hits = 1369, Reservation_fails = 0
L2_cache_bank[10]: Access = 67676, Miss = 45568, Miss_rate = 0.673, Pending_hits = 398, Reservation_fails = 0
L2_cache_bank[11]: Access = 67644, Miss = 45551, Miss_rate = 0.673, Pending_hits = 1386, Reservation_fails = 0
L2_cache_bank[12]: Access = 67612, Miss = 45554, Miss_rate = 0.674, Pending_hits = 352, Reservation_fails = 0
L2_cache_bank[13]: Access = 67644, Miss = 45534, Miss_rate = 0.673, Pending_hits = 1364, Reservation_fails = 0
L2_cache_bank[14]: Access = 67740, Miss = 45579, Miss_rate = 0.673, Pending_hits = 372, Reservation_fails = 0
L2_cache_bank[15]: Access = 67740, Miss = 45572, Miss_rate = 0.673, Pending_hits = 1374, Reservation_fails = 0
L2_cache_bank[16]: Access = 67660, Miss = 45557, Miss_rate = 0.673, Pending_hits = 371, Reservation_fails = 0
L2_cache_bank[17]: Access = 67628, Miss = 45533, Miss_rate = 0.673, Pending_hits = 1345, Reservation_fails = 0
L2_cache_bank[18]: Access = 67628, Miss = 45553, Miss_rate = 0.674, Pending_hits = 357, Reservation_fails = 0
L2_cache_bank[19]: Access = 67660, Miss = 45539, Miss_rate = 0.673, Pending_hits = 1344, Reservation_fails = 0
L2_cache_bank[20]: Access = 67740, Miss = 45584, Miss_rate = 0.673, Pending_hits = 387, Reservation_fails = 0
L2_cache_bank[21]: Access = 67740, Miss = 45563, Miss_rate = 0.673, Pending_hits = 1351, Reservation_fails = 0
L2_total_cache_accesses = 1488632
L2_total_cache_misses = 1002330
L2_total_cache_miss_rate = 0.6733
L2_total_cache_pending_hits = 19075
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 464637
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18907
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 520744
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2272
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 481568
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 141
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1004288
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 483840
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.014
L2_cache_fill_port_util = 0.047

icnt_total_pkts_mem_to_simt=4781984
icnt_total_pkts_simt_to_mem=3423992
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.54687
	minimum = 6
	maximum = 44
Network latency average = 8.41639
	minimum = 6
	maximum = 40
Slowest packet = 2884944
Flit latency average = 6.88732
	minimum = 6
	maximum = 40
Slowest flit = 7999505
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0238788
	minimum = 0.018896 (at node 5)
	maximum = 0.028344 (at node 0)
Accepted packet rate average = 0.0238788
	minimum = 0.018896 (at node 5)
	maximum = 0.028344 (at node 0)
Injected flit rate average = 0.0658136
	minimum = 0.043543 (at node 5)
	maximum = 0.0872401 (at node 42)
Accepted flit rate average= 0.0658136
	minimum = 0.0605905 (at node 5)
	maximum = 0.0908858 (at node 0)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.58045 (32 samples)
	minimum = 6 (32 samples)
	maximum = 48.4062 (32 samples)
Network latency average = 8.43467 (32 samples)
	minimum = 6 (32 samples)
	maximum = 45.4375 (32 samples)
Flit latency average = 6.90687 (32 samples)
	minimum = 6 (32 samples)
	maximum = 41.75 (32 samples)
Fragmentation average = 0 (32 samples)
	minimum = 0 (32 samples)
	maximum = 0 (32 samples)
Injected packet rate average = 0.0225531 (32 samples)
	minimum = 0.017847 (32 samples)
	maximum = 0.0267704 (32 samples)
Accepted packet rate average = 0.0225531 (32 samples)
	minimum = 0.017847 (32 samples)
	maximum = 0.0267704 (32 samples)
Injected flit rate average = 0.0621598 (32 samples)
	minimum = 0.0411255 (32 samples)
	maximum = 0.0823975 (32 samples)
Accepted flit rate average = 0.0621598 (32 samples)
	minimum = 0.0572268 (32 samples)
	maximum = 0.08584 (32 samples)
Injected packet size average = 2.75615 (32 samples)
Accepted packet size average = 2.75615 (32 samples)
Hops average = 1 (32 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 40 min, 14 sec (9614 sec)
gpgpu_simulation_rate = 96022 (inst/sec)
gpgpu_simulation_rate = 1141 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 33: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 33 
gpu_sim_cycle = 38721
gpu_sim_insn = 28848876
gpu_ipc =     745.0447
gpu_tot_sim_cycle = 11239641
gpu_tot_sim_insn = 952012908
gpu_tot_ipc =      84.7014
gpu_tot_issued_cta = 2112
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 17142
partiton_reqs_in_parallel = 851862
partiton_reqs_in_parallel_total    = 85139340
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       7.6507
partiton_reqs_in_parallel_util = 851862
partiton_reqs_in_parallel_util_total    = 85139340
gpu_sim_cycle_parition_util = 38721
gpu_tot_sim_cycle_parition_util    = 3869970
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1488632
L2_BW  =     113.8358 GB/Sec
L2_BW_total  =      12.9458 GB/Sec
gpu_total_sim_rate=97994

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 19114524
	L1I_total_cache_misses = 2440
	L1I_total_cache_miss_rate = 0.0001
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 59136
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0276
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 57504
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 19112084
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2440
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 59136
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 19114524
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
159293, 153112, 153345, 158905, 159320, 153146, 153385, 158889, 43511, 41746, 41919, 28924, 
gpgpu_n_tot_thrd_icount = 1099540992
gpgpu_n_tot_w_icount = 34360656
gpgpu_n_stall_shd_mem = 14649
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1035672
gpgpu_n_mem_write_global = 498960
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 25284864
gpgpu_n_store_insn = 15717240
gpgpu_n_shmem_insn = 104124504
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1892352
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1054
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 12151
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:980104	W0_Idle:2960759	W0_Scoreboard:179636698	W1:1995840	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:13469940	W32:18894876
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8285376 {8:1035672,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 67858560 {136:498960,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 116901312 {40:249480,136:786192,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3991680 {8:498960,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 446 
maxdqlatency = 0 
maxmflatency = 171210 
averagemflatency = 1292 
max_icnt2mem_latency = 170961 
max_icnt2sh_latency = 11239640 
mrq_lat_table:699888 	111252 	73483 	170439 	202970 	151506 	85442 	36221 	1593 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	979725 	536895 	1054 	18 	104 	162 	159 	695 	2110 	9971 	3767 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	34 	1374243 	62196 	385 	0 	81286 	1 	1 	4 	38 	98 	152 	159 	714 	2101 	9970 	3754 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	868746 	164392 	2560 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	252 	2016 	6004 	82448 	241920 	166320 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3448 	226 	14 	1 	3 	3 	7 	28 	131 	453 	134 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    325633    325265    350478    350014    291247    291356    336053    335594    418343    417887    307915    307794    363622    363158    321496    321957 
dram[1]:    325633    325277    350598    350132    291237    291228    336047    335589    418330    417764    307906    307781    363625    363160    321481    321947 
dram[2]:    325625    325266    350479    350016    291246    291354    336050    335587    418338    417880    307915    307794    363629    363051    360542    361005 
dram[3]:    325627    325265    350590    350125    291238    291237    336047    335590    418222    417760    307915    307795    363625    363161    321492    360978 
dram[4]:    325636    325270    350476    350012    291245    291354    336046    335584    418338    417870    308016    308027    363516    363047    321608    360996 
dram[5]:    325625    325263    350597    350133    291246    291451    336046    335589    418211    417756    307798    307679    363635    363172    321483    321944 
dram[6]:    325625    325263    350590    350019    291244    291355    336051    335592    418326    417873    308022    308031    363509    363040    321605    322072 
dram[7]:    325628    325262    350590    350122    291244    291354    336049    335586    418215    417762    307786    307679    363633    363169    321484    321946 
dram[8]:    325627    325262    350601    350133    291247    291465    336056    335596    418339    417881    308012    308016    363513    363051    321601    322056 
dram[9]:    325627    325263    350598    350029    291245    291355    336053    335597    418339    417886    307792    307671    363628    363164    321490    321946 
dram[10]:    325631    325263    350590    350127    291245    291237    336045    335584    418323    417860    307905    307800    363627    363163    321489    321946 
average row accesses per activate:
dram[0]:  7.424339  7.107362  7.379615  7.338388  6.996779  7.029935  7.217588  7.019400  7.322842  7.334234  7.175066  7.043403  8.039462  7.845009  7.049962  7.022624 
dram[1]:  7.553746  7.708230  6.864122  6.840183  6.746586  6.516862  8.076142  7.813360  7.467461  7.582868  6.798495  6.771857  7.556024  7.443521  7.469928  7.152842 
dram[2]:  7.685320  7.553429  7.656729  7.426446  6.852080  6.915241  7.416589  7.026502  7.736942  7.298387  7.191865  6.875740  7.877856  7.664670  6.797770  6.643895 
dram[3]:  7.497627  7.706265  6.996887  6.897161  6.751138  6.682194  7.948052  7.554606  7.213274  7.205128  6.852792  6.851946  7.666667  7.488722  7.263911  6.948289 
dram[4]:  7.697807  7.583667  7.580945  7.206897  6.602874  6.489963  7.327942  7.216814  7.494020  7.253785  7.295496  7.242397  7.489557  7.534903  6.816555  6.631350 
dram[5]:  7.377088  7.214786  7.147541  7.111888  6.867821  6.702765  7.846006  7.553290  6.894247  7.029335  7.151809  6.854484  7.797391  7.569257  7.081332  6.941534 
dram[6]:  8.004318  7.534959  7.404204  7.495495  6.537134  6.484735  7.573816  7.460201  7.650704  7.468378  7.265471  7.324593  7.153470  7.075929  6.974627  6.766836 
dram[7]:  7.270588  7.187742  7.013017  6.859176  7.264387  6.789556  7.896418  7.709830  6.503247  6.528117  7.310740  7.146299  8.104533  7.712148  6.809038  6.785766 
dram[8]:  7.623355  7.491512  7.354735  7.546128  6.671296  6.471910  7.889749  7.739089  7.500000  7.319927  7.299912  7.255245  7.446899  7.316625  7.268274  6.851173 
dram[9]:  7.295069  7.177407  7.091331  7.018391  7.230962  7.001621  7.581784  7.511050  6.710218  6.702929  7.400178  7.204861  7.980875  7.900812  6.755539  6.661325 
dram[10]:  7.746317  7.688871  7.288783  7.223975  6.702325  6.511681  8.118408  7.950293  7.218018  6.829497  7.124782  7.064879  7.463780  7.273761  7.123053  6.870023 
average row locality = 1532794/212216 = 7.222801
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6204      6199      6163      6163      5909      5908      5420      5419      5503      5501      5507      5506      6052      6047      6225      6224 
dram[1]:      6207      6204      6059      6055      6012      6009      5414      5413      5507      5504      5523      5525      6057      6050      6227      6225 
dram[2]:      6308      6304      6056      6053      6014      6013      5417      5413      5507      5505      5526      5526      6053      6048      6138      6137 
dram[3]:      6309      6303      6058      6054      6018      6014      5415      5414      5511      5509      5508      5507      6058      6052      6133      6132 
dram[4]:      6308      6304      6058      6054      5931      5931      5516      5515      5506      5506      5506      5505      6053      6047      6136      6133 
dram[5]:      6204      6202      6141      6138      5931      5929      5512      5510      5509      5507      5511      5510      6055      6050      6137      6137 
dram[6]:      6200      6199      6144      6137      5916      5911      5517      5514      5508      5508      5509      5509      5950      5947      6242      6241 
dram[7]:      6201      6196      6144      6142      5912      5913      5517      5517      5438      5436      5614      5613      5948      5948      6238      6240 
dram[8]:      6201      6198      6149      6146      5881      5875      5518      5517      5436      5434      5609      5609      5952      5945      6243      6241 
dram[9]:      6301      6299      6147      6144      5876      5875      5518      5517      5438      5436      5612      5609      5950      5949      6142      6141 
dram[10]:      6298      6297      6147      6145      5881      5876      5519      5517      5438      5437      5540      5542      6052      6042      6141      6139 
total reads: 1033834
bank skew: 6309/5413 = 1.17
chip skew: 94018/93950 = 1.00
number of total write accesses:
dram[0]:      3069      3069      3032      3032      2781      2781      2541      2541      2640      2640      2608      2608      2912      2912      3088      3088 
dram[1]:      3069      3069      2933      2933      2880      2880      2541      2541      2640      2640      2608      2608      2912      2912      3088      3088 
dram[2]:      3168      3168      2933      2933      2880      2880      2541      2541      2640      2640      2608      2608      2912      2912      3005      3005 
dram[3]:      3168      3168      2933      2933      2880      2880      2541      2541      2640      2640      2592      2592      2912      2912      3005      3005 
dram[4]:      3168      3168      2933      2933      2798      2798      2640      2640      2640      2640      2592      2592      2912      2912      3005      3005 
dram[5]:      3069      3069      3015      3015      2798      2798      2640      2640      2640      2640      2592      2592      2912      2912      3005      3005 
dram[6]:      3069      3069      3015      3015      2798      2798      2640      2640      2640      2640      2592      2592      2813      2813      3104      3104 
dram[7]:      3069      3069      3015      3015      2798      2798      2640      2640      2574      2574      2691      2691      2813      2813      3104      3104 
dram[8]:      3069      3069      3015      3015      2765      2765      2640      2640      2574      2574      2691      2691      2813      2813      3104      3104 
dram[9]:      3168      3168      3015      3015      2765      2765      2640      2640      2574      2574      2691      2691      2813      2813      3005      3005 
dram[10]:      3168      3168      3015      3015      2765      2765      2640      2640      2574      2574      2625      2625      2912      2912      3005      3005 
total reads: 498960
bank skew: 3168/2541 = 1.25
chip skew: 45408/45342 = 1.00
average mf latency per bank:
dram[0]:       1794       961      1791       844      1536       814      1637       821      1653       918      1587       785      1649       896      1805       942
dram[1]:       1695       911      1702       871      1592       814      1724       839      1757       951      1590       774      1700       919      1721       925
dram[2]:       1790       927      1711       877      1679       844      1678       802      1708       926      1584       793      1638       904      1671       922
dram[3]:       1849       947      1745       866      1659       829      1631       799      1630       912      1482       789      1661       916      1706       928
dram[4]:       1837       962      1654       835      1607       856      1611       794      1732       929      1504       809      1792       937      1726       953
dram[5]:       1713       947      1626       843      1630       854      1688       811      1812       951      1549       858      1854       934      1718       947
dram[6]:       1746       971      1744       890      1632       829      1700       817      1746       924      1534       851      1790       964      1827       959
dram[7]:       1707       960      1781       888      1557       814      1650       811      1734       942      1597       832      1747       949      1914       978
dram[8]:       1727       958      1666       857      1515       811      1718       842      1784       944      1696       844      1769       948      1867       949
dram[9]:       1711       941      1749       881      1608       849      1750       841      1756       944      1713       813      1658       937      1783       961
dram[10]:       1749       923      1866       892      1600       832      1753       839      1633       926      1591       781      1593       899      1814       978
maximum mf latency per bank:
dram[0]:     169875    147891    171195    145304    166569    165999    161366    160933    166560    166127    152968    137340    171083    142682    165994    147913
dram[1]:     170110    147905    145735    145290    166570    166119    161361    160930    166558    165992    152971    137490    171209    142553    165992    147894
dram[2]:     170112    147911    145732    145300    166569    166011    161357    160934    166560    166127    152969    137469    171203    142676    165995    147894
dram[3]:     170112    147905    145738    145285    166586    166133    161366    160909    166557    165994    152975    152799    171201    142547    165989    147890
dram[4]:     170119    147911    171084    145287    166598    166139    161358    160943    166557    166108    152966    152912    171210    142665    165996    147765
dram[5]:     170110    147904    171196    145284    166583    166154    161350    160904    166560    166008    160139    159602    171210    142549    165876    147890
dram[6]:     170112    147911    171082    145285    166583    166138    161348    160782    166573    166127    160251    159805    171206    147589    165993    147763
dram[7]:     169874    147893    171197    145305    166579    166139    161349    160916    166573    166130    160136    159573    171084    147704    165872    147915
dram[8]:     170113    147892    171084    145300    166569    166134    161350    160783    166568    166142    160251    159795    171201    165819    165990    147876
dram[9]:     169874    147904    171198    145305    166569    166010    161347    160905    166560    166131    160139    159578    171085    165947    165872    147904
dram[10]:     170112    147900    171082    145303    166569    166134    161348    160786    166558    165989    160252    159796    171202    142685    165991    147905
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7257820 n_nop=6662314 n_act=19177 n_pre=19161 n_req=139292 n_rd=375800 n_write=181368 bw_util=0.1535
n_activity=1949176 dram_eff=0.5717
bk0: 24816a 7029622i bk1: 24796a 7040271i bk2: 24652a 7029314i bk3: 24652a 7037926i bk4: 23636a 7046164i bk5: 23632a 7050208i bk6: 21680a 7059093i bk7: 21676a 7068297i bk8: 22012a 7057997i bk9: 22004a 7059533i bk10: 22028a 7059136i bk11: 22024a 7067989i bk12: 24208a 7037671i bk13: 24188a 7044377i bk14: 24900a 7021302i bk15: 24896a 7027579i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.657666
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc03ee880, atomic=0 1 entries : 0x7fde642a8c10 :  mf: uid=21208696, sid07:w08, part=1, addr=0xc03ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (11239640), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7257820 n_nop=6662022 n_act=19242 n_pre=19226 n_req=139333 n_rd=375962 n_write=181368 bw_util=0.1536
n_activity=1954010 dram_eff=0.5704
bk0: 24828a 7029194i bk1: 24816a 7038804i bk2: 24236a 7031503i bk3: 24218a 7041973i bk4: 24048a 7041656i bk5: 24036a 7045284i bk6: 21656a 7060726i bk7: 21652a 7067538i bk8: 22028a 7059446i bk9: 22016a 7062965i bk10: 22092a 7061839i bk11: 22100a 7067537i bk12: 24228a 7034912i bk13: 24200a 7043158i bk14: 24908a 7023790i bk15: 24900a 7028327i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.657122
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7257820 n_nop=6661926 n_act=19171 n_pre=19155 n_req=139392 n_rd=376072 n_write=181496 bw_util=0.1536
n_activity=1948886 dram_eff=0.5722
bk0: 25232a 7023010i bk1: 25216a 7032150i bk2: 24224a 7033878i bk3: 24212a 7043608i bk4: 24056a 7041968i bk5: 24052a 7046964i bk6: 21668a 7059837i bk7: 21652a 7066660i bk8: 22028a 7061661i bk9: 22020a 7062359i bk10: 22104a 7059039i bk11: 22104a 7063979i bk12: 24212a 7036401i bk13: 24192a 7046283i bk14: 24552a 7023384i bk15: 24548a 7029441i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.647337
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7257820 n_nop=6661790 n_act=19349 n_pre=19333 n_req=139337 n_rd=375980 n_write=181368 bw_util=0.1536
n_activity=1948155 dram_eff=0.5722
bk0: 25236a 7022104i bk1: 25212a 7032457i bk2: 24232a 7033758i bk3: 24216a 7038589i bk4: 24072a 7041085i bk5: 24056a 7047347i bk6: 21660a 7060773i bk7: 21656a 7062995i bk8: 22044a 7054351i bk9: 22036a 7059282i bk10: 22032a 7061636i bk11: 22028a 7065718i bk12: 24232a 7034843i bk13: 24208a 7039012i bk14: 24532a 7025799i bk15: 24528a 7034339i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.653043
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7257820 n_nop=6661564 n_act=19366 n_pre=19350 n_req=139385 n_rd=376036 n_write=181504 bw_util=0.1536
n_activity=1950407 dram_eff=0.5717
bk0: 25232a 7024534i bk1: 25216a 7030836i bk2: 24232a 7035676i bk3: 24216a 7043279i bk4: 23724a 7044341i bk5: 23724a 7049803i bk6: 22064a 7054068i bk7: 22060a 7062605i bk8: 22024a 7055623i bk9: 22024a 7061153i bk10: 22024a 7060677i bk11: 22020a 7069304i bk12: 24212a 7036272i bk13: 24188a 7043466i bk14: 24544a 7027839i bk15: 24532a 7030279i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.647647
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents
MSHR: tag=0xc03eec80, atomic=0 1 entries : 0x7fde6423e900 :  mf: uid=21208694, sid07:w10, part=5, addr=0xc03eec80, load , size=128, unknown  status = IN_PARTITION_L2_FILL_QUEUE (11239640), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7257820 n_nop=6661738 n_act=19399 n_pre=19383 n_req=139325 n_rd=375932 n_write=181368 bw_util=0.1536
n_activity=1950008 dram_eff=0.5716
bk0: 24816a 7024318i bk1: 24808a 7036172i bk2: 24564a 7031373i bk3: 24552a 7035659i bk4: 23724a 7045499i bk5: 23716a 7048106i bk6: 22048a 7057160i bk7: 22040a 7062603i bk8: 22036a 7054935i bk9: 22028a 7059476i bk10: 22044a 7063114i bk11: 22040a 7071288i bk12: 24220a 7037228i bk13: 24200a 7042944i bk14: 24548a 7027675i bk15: 24548a 7036247i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.648364
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7257820 n_nop=6662154 n_act=19253 n_pre=19237 n_req=139294 n_rd=375808 n_write=181368 bw_util=0.1535
n_activity=1946755 dram_eff=0.5724
bk0: 24800a 7025264i bk1: 24796a 7037027i bk2: 24576a 7029556i bk3: 24548a 7037060i bk4: 23664a 7042234i bk5: 23644a 7051045i bk6: 22068a 7057062i bk7: 22056a 7063060i bk8: 22032a 7059075i bk9: 22032a 7060507i bk10: 22036a 7058572i bk11: 22036a 7066730i bk12: 23800a 7037344i bk13: 23788a 7049204i bk14: 24968a 7022053i bk15: 24964a 7022833i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.656135
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents
MSHR: tag=0xc03eee80, atomic=0 1 entries : 0x7fde642a1570 :  mf: uid=21208695, sid07:w11, part=7, addr=0xc03eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (11239635), 

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7257820 n_nop=6661134 n_act=19501 n_pre=19485 n_req=139425 n_rd=376068 n_write=181632 bw_util=0.1537
n_activity=1950247 dram_eff=0.5719
bk0: 24804a 7024250i bk1: 24784a 7037357i bk2: 24576a 7030939i bk3: 24568a 7036246i bk4: 23648a 7046451i bk5: 23652a 7050384i bk6: 22068a 7056787i bk7: 22068a 7061736i bk8: 21752a 7056748i bk9: 21744a 7061805i bk10: 22456a 7054593i bk11: 22452a 7062603i bk12: 23792a 7042254i bk13: 23792a 7046930i bk14: 24952a 7022840i bk15: 24960a 7028925i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.645984
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7257820 n_nop=6662454 n_act=19099 n_pre=19083 n_req=139296 n_rd=375816 n_write=181368 bw_util=0.1535
n_activity=1947294 dram_eff=0.5723
bk0: 24804a 7028389i bk1: 24792a 7039189i bk2: 24596a 7031642i bk3: 24584a 7041464i bk4: 23524a 7047555i bk5: 23500a 7051607i bk6: 22072a 7054634i bk7: 22068a 7060159i bk8: 21744a 7060493i bk9: 21736a 7065145i bk10: 22436a 7054327i bk11: 22436a 7059802i bk12: 23808a 7037190i bk13: 23780a 7047845i bk14: 24972a 7021794i bk15: 24964a 7024602i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.653253
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7257820 n_nop=6661848 n_act=19402 n_pre=19386 n_req=139296 n_rd=375816 n_write=181368 bw_util=0.1535
n_activity=1948749 dram_eff=0.5718
bk0: 25204a 7021579i bk1: 25196a 7034035i bk2: 24588a 7030985i bk3: 24576a 7036366i bk4: 23504a 7052059i bk5: 23500a 7054427i bk6: 22072a 7054543i bk7: 22068a 7063228i bk8: 21752a 7059114i bk9: 21744a 7064139i bk10: 22448a 7055137i bk11: 22436a 7062587i bk12: 23800a 7039395i bk13: 23796a 7050918i bk14: 24568a 7024462i bk15: 24564a 7032177i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.650662
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7257820 n_nop=6661644 n_act=19258 n_pre=19242 n_req=139419 n_rd=376044 n_write=181632 bw_util=0.1537
n_activity=1951024 dram_eff=0.5717
bk0: 25192a 7025792i bk1: 25188a 7031527i bk2: 24588a 7032578i bk3: 24580a 7038464i bk4: 23524a 7048645i bk5: 23504a 7052316i bk6: 22076a 7058463i bk7: 22068a 7062685i bk8: 21752a 7062341i bk9: 21748a 7064205i bk10: 22160a 7057805i bk11: 22168a 7065711i bk12: 24208a 7032361i bk13: 24168a 7042062i bk14: 24564a 7030674i bk15: 24556a 7030128i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.649456

========= L2 cache stats =========
L2_cache_bank[0]: Access = 69785, Miss = 46983, Miss_rate = 0.673, Pending_hits = 400, Reservation_fails = 0
L2_cache_bank[1]: Access = 69724, Miss = 46967, Miss_rate = 0.674, Pending_hits = 1358, Reservation_fails = 0
L2_cache_bank[2]: Access = 69757, Miss = 47006, Miss_rate = 0.674, Pending_hits = 355, Reservation_fails = 0
L2_cache_bank[3]: Access = 69762, Miss = 46985, Miss_rate = 0.674, Pending_hits = 1348, Reservation_fails = 0
L2_cache_bank[4]: Access = 69795, Miss = 47019, Miss_rate = 0.674, Pending_hits = 395, Reservation_fails = 0
L2_cache_bank[5]: Access = 69779, Miss = 46999, Miss_rate = 0.674, Pending_hits = 1354, Reservation_fails = 0
L2_cache_bank[6]: Access = 69713, Miss = 47010, Miss_rate = 0.674, Pending_hits = 373, Reservation_fails = 0
L2_cache_bank[7]: Access = 69712, Miss = 46985, Miss_rate = 0.674, Pending_hits = 1345, Reservation_fails = 0
L2_cache_bank[8]: Access = 69806, Miss = 47014, Miss_rate = 0.673, Pending_hits = 401, Reservation_fails = 1
L2_cache_bank[9]: Access = 69823, Miss = 46995, Miss_rate = 0.673, Pending_hits = 1371, Reservation_fails = 0
L2_cache_bank[10]: Access = 69790, Miss = 47000, Miss_rate = 0.673, Pending_hits = 402, Reservation_fails = 0
L2_cache_bank[11]: Access = 69757, Miss = 46983, Miss_rate = 0.674, Pending_hits = 1390, Reservation_fails = 0
L2_cache_bank[12]: Access = 69724, Miss = 46986, Miss_rate = 0.674, Pending_hits = 356, Reservation_fails = 0
L2_cache_bank[13]: Access = 69757, Miss = 46966, Miss_rate = 0.673, Pending_hits = 1369, Reservation_fails = 0
L2_cache_bank[14]: Access = 69856, Miss = 47012, Miss_rate = 0.673, Pending_hits = 374, Reservation_fails = 0
L2_cache_bank[15]: Access = 69856, Miss = 47005, Miss_rate = 0.673, Pending_hits = 1376, Reservation_fails = 0
L2_cache_bank[16]: Access = 69774, Miss = 46989, Miss_rate = 0.673, Pending_hits = 374, Reservation_fails = 0
L2_cache_bank[17]: Access = 69741, Miss = 46965, Miss_rate = 0.673, Pending_hits = 1348, Reservation_fails = 0
L2_cache_bank[18]: Access = 69740, Miss = 46984, Miss_rate = 0.674, Pending_hits = 359, Reservation_fails = 0
L2_cache_bank[19]: Access = 69773, Miss = 46970, Miss_rate = 0.673, Pending_hits = 1346, Reservation_fails = 0
L2_cache_bank[20]: Access = 69856, Miss = 47016, Miss_rate = 0.673, Pending_hits = 390, Reservation_fails = 0
L2_cache_bank[21]: Access = 69856, Miss = 46995, Miss_rate = 0.673, Pending_hits = 1354, Reservation_fails = 0
L2_total_cache_accesses = 1535136
L2_total_cache_misses = 1033834
L2_total_cache_miss_rate = 0.6734
L2_total_cache_pending_hits = 19138
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 479574
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18970
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 537128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2272
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 496688
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 141
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1035672
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 498960
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.014
L2_cache_fill_port_util = 0.048

icnt_total_pkts_mem_to_simt=4931344
icnt_total_pkts_simt_to_mem=3530976
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.55853
	minimum = 6
	maximum = 42
Network latency average = 8.43138
	minimum = 6
	maximum = 42
Slowest packet = 3019120
Flit latency average = 6.9004
	minimum = 6
	maximum = 38
Slowest flit = 8321399
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0240207
	minimum = 0.0190083 (at node 0)
	maximum = 0.0285124 (at node 7)
Accepted packet rate average = 0.0240207
	minimum = 0.0190083 (at node 0)
	maximum = 0.0285124 (at node 7)
Injected flit rate average = 0.0662045
	minimum = 0.0438017 (at node 0)
	maximum = 0.0877583 (at node 42)
Accepted flit rate average= 0.0662045
	minimum = 0.0609504 (at node 0)
	maximum = 0.0914256 (at node 7)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.57979 (33 samples)
	minimum = 6 (33 samples)
	maximum = 48.2121 (33 samples)
Network latency average = 8.43458 (33 samples)
	minimum = 6 (33 samples)
	maximum = 45.3333 (33 samples)
Flit latency average = 6.90667 (33 samples)
	minimum = 6 (33 samples)
	maximum = 41.6364 (33 samples)
Fragmentation average = 0 (33 samples)
	minimum = 0 (33 samples)
	maximum = 0 (33 samples)
Injected packet rate average = 0.0225976 (33 samples)
	minimum = 0.0178821 (33 samples)
	maximum = 0.0268232 (33 samples)
Accepted packet rate average = 0.0225976 (33 samples)
	minimum = 0.0178821 (33 samples)
	maximum = 0.0268232 (33 samples)
Injected flit rate average = 0.0622823 (33 samples)
	minimum = 0.0412066 (33 samples)
	maximum = 0.0825599 (33 samples)
Accepted flit rate average = 0.0622823 (33 samples)
	minimum = 0.0573397 (33 samples)
	maximum = 0.0860093 (33 samples)
Injected packet size average = 2.75615 (33 samples)
Accepted packet size average = 2.75615 (33 samples)
Hops average = 1 (33 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 41 min, 55 sec (9715 sec)
gpgpu_simulation_rate = 97994 (inst/sec)
gpgpu_simulation_rate = 1156 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 34: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 34 
gpu_sim_cycle = 39142
gpu_sim_insn = 28848876
gpu_ipc =     737.0312
gpu_tot_sim_cycle = 11500933
gpu_tot_sim_insn = 980861784
gpu_tot_ipc =      85.2854
gpu_tot_issued_cta = 2176
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 17504
partiton_reqs_in_parallel = 861124
partiton_reqs_in_parallel_total    = 85991202
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       7.5518
partiton_reqs_in_parallel_util = 861124
partiton_reqs_in_parallel_util_total    = 85991202
gpu_sim_cycle_parition_util = 39142
gpu_tot_sim_cycle_parition_util    = 3908691
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1535136
L2_BW  =     112.6114 GB/Sec
L2_BW_total  =      13.0350 GB/Sec
gpu_total_sim_rate=99914

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 19693752
	L1I_total_cache_misses = 2440
	L1I_total_cache_miss_rate = 0.0001
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 60928
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0268
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 59296
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 19691312
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2440
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 60928
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 19693752
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
164120, 157754, 157992, 163725, 164147, 157786, 158032, 163712, 43511, 41746, 41919, 28924, 
gpgpu_n_tot_thrd_icount = 1132860416
gpgpu_n_tot_w_icount = 35401888
gpgpu_n_stall_shd_mem = 14688
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1067056
gpgpu_n_mem_write_global = 514080
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 26051072
gpgpu_n_store_insn = 16193520
gpgpu_n_shmem_insn = 107279792
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1949696
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1093
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 12151
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1010142	W0_Idle:2977021	W0_Scoreboard:180785435	W1:2056320	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:13878120	W32:19467448
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8536448 {8:1067056,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 69914880 {136:514080,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 120443776 {40:257040,136:810016,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4112640 {8:514080,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 446 
maxdqlatency = 0 
maxmflatency = 171210 
averagemflatency = 1260 
max_icnt2mem_latency = 170961 
max_icnt2sh_latency = 11500932 
mrq_lat_table:718329 	113724 	75477 	176016 	210117 	157350 	89016 	37781 	1608 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1007909 	555203 	1066 	18 	104 	162 	159 	695 	2110 	9971 	3767 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	36 	1418555 	64377 	394 	0 	81286 	1 	1 	4 	38 	98 	152 	159 	714 	2101 	9970 	3754 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	895228 	169230 	2624 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	252 	2016 	6004 	82448 	241920 	181440 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3524 	228 	14 	1 	3 	3 	7 	28 	131 	453 	134 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    325633    325265    350478    350014    291247    291356    336053    335594    418343    417887    307915    307794    363622    363158    321496    321957 
dram[1]:    325633    325277    350598    350132    291237    291228    336047    335589    418330    417764    307906    307781    363625    363160    321481    321947 
dram[2]:    325625    325266    350479    350016    291246    291354    336050    335587    418338    417880    307915    307794    363629    363051    360542    361005 
dram[3]:    325627    325265    350590    350125    291238    291237    336047    335590    418222    417760    307915    307795    363625    363161    321492    360978 
dram[4]:    325636    325270    350476    350012    291245    291354    336046    335584    418338    417870    308016    308027    363516    363047    321608    360996 
dram[5]:    325625    325263    350597    350133    291246    291451    336046    335589    418211    417756    307798    307679    363635    363172    321483    321944 
dram[6]:    325625    325263    350590    350019    291244    291355    336051    335592    418326    417873    308022    308031    363509    363040    321605    322072 
dram[7]:    325628    325262    350590    350122    291244    291354    336049    335586    418215    417762    307786    307679    363633    363169    321484    321946 
dram[8]:    325627    325262    350601    350133    291247    291465    336056    335596    418339    417881    308012    308016    363513    363051    321601    322056 
dram[9]:    325627    325263    350598    350029    291245    291355    336053    335597    418339    417886    307792    307671    363628    363164    321490    321946 
dram[10]:    325631    325263    350590    350127    291245    291237    336045    335584    418323    417860    307905    307800    363627    363163    321489    321946 
average row accesses per activate:
dram[0]:  7.367001  7.032401  7.328439  7.277821  6.952713  6.984424  7.157205  6.955857  7.260381  7.258650  7.139079  6.977481  7.962003  7.763269  6.975273  6.949275 
dram[1]:  7.455538  7.625698  6.809104  6.786237  6.659652  6.433380  8.004888  7.768501  7.411297  7.535009  6.722534  6.675955  7.463592  7.368505  7.407722  7.093935 
dram[2]:  7.634089  7.473201  7.624177  7.402556  6.719619  6.808605  7.373538  6.962585  7.710744  7.262111  7.130952  6.795786  7.821035  7.591433  6.712046  6.557103 
dram[3]:  7.408953  7.594553  6.946067  6.871016  6.673692  6.570508  7.913043  7.519743  7.180342  7.160273  6.772100  6.782291  7.593416  7.411576  7.173780  6.864333 
dram[4]:  7.598444  7.478927  7.563622  7.179706  6.518090  6.402274  7.256698  7.138606  7.476402  7.219261  7.190353  7.189492  7.424315  7.455502  6.758794  6.572626 
dram[5]:  7.299465  7.113180  7.084771  7.029784  6.808768  6.631812  7.806511  7.538185  6.817370  7.003336  7.102891  6.795769  7.717992  7.476075  6.990349  6.848000 
dram[6]:  7.959167  7.437695  7.328937  7.427223  6.483057  6.423874  7.517457  7.408649  7.600000  7.425287  7.174398  7.242845  7.085692  7.000777  6.885551  6.688673 
dram[7]:  7.187359  7.108712  6.946323  6.790079  7.207698  6.703207  7.869728  7.689560  6.431464  6.465153  7.236686  7.068538  8.031195  7.682012  6.719274  6.697286 
dram[8]:  7.545024  7.419580  7.270769  7.487322  6.589365  6.428262  7.804833  7.661496  7.464738  7.265845  7.177852  7.159832  7.401478  7.252818  7.184329  6.768636 
dram[9]:  7.216716  7.115244  7.052239  6.961680  7.127898  6.911628  7.552158  7.444149  6.639068  6.621491  7.309137  7.076923  7.940969  7.850174  6.691051  6.592022 
dram[10]:  7.668239  7.601715  7.186312  7.146748  6.648286  6.456915  8.006673  7.833023  7.194251  6.807914  7.043515  6.963606  7.376000  7.206573  7.093373  6.839506 
average row locality = 1579418/220780 = 7.153809
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6393      6388      6355      6355      6096      6095      5577      5576      5673      5671      5681      5680      6228      6223      6412      6411 
dram[1]:      6396      6393      6248      6244      6202      6199      5571      5570      5677      5674      5697      5699      6233      6226      6414      6412 
dram[2]:      6500      6496      6245      6242      6204      6203      5574      5570      5677      5675      5700      5700      6229      6224      6323      6322 
dram[3]:      6501      6495      6247      6243      6208      6204      5572      5571      5681      5679      5681      5680      6234      6228      6318      6317 
dram[4]:      6500      6496      6247      6243      6118      6118      5676      5675      5676      5676      5679      5678      6229      6223      6321      6318 
dram[5]:      6393      6391      6333      6330      6118      6116      5672      5670      5679      5677      5684      5683      6231      6226      6322      6322 
dram[6]:      6389      6388      6336      6329      6102      6097      5677      5674      5678      5678      5682      5682      6123      6120      6430      6429 
dram[7]:      6390      6385      6336      6334      6098      6099      5677      5677      5606      5604      5790      5789      6121      6121      6426      6428 
dram[8]:      6390      6387      6341      6338      6066      6060      5678      5677      5604      5602      5785      5785      6125      6118      6431      6429 
dram[9]:      6493      6491      6339      6336      6061      6060      5678      5677      5607      5605      5788      5785      6123      6122      6327      6326 
dram[10]:      6490      6489      6339      6337      6066      6061      5679      5677      5607      5606      5714      5716      6228      6218      6326      6324 
total reads: 1065338
bank skew: 6501/5570 = 1.17
chip skew: 96884/96814 = 1.00
number of total write accesses:
dram[0]:      3162      3162      3128      3128      2873      2873      2618      2618      2720      2720      2686      2686      2992      2992      3179      3179 
dram[1]:      3162      3162      3026      3026      2975      2975      2618      2618      2720      2720      2686      2686      2992      2992      3179      3179 
dram[2]:      3264      3264      3026      3026      2975      2975      2618      2618      2720      2720      2686      2686      2992      2992      3094      3094 
dram[3]:      3264      3264      3026      3026      2975      2975      2618      2618      2720      2720      2669      2669      2992      2992      3094      3094 
dram[4]:      3264      3264      3026      3026      2890      2890      2720      2720      2720      2720      2669      2669      2992      2992      3094      3094 
dram[5]:      3162      3162      3111      3111      2890      2890      2720      2720      2720      2720      2669      2669      2992      2992      3094      3094 
dram[6]:      3162      3162      3111      3111      2890      2890      2720      2720      2720      2720      2669      2669      2890      2890      3196      3196 
dram[7]:      3162      3162      3111      3111      2890      2890      2720      2720      2652      2652      2771      2771      2890      2890      3196      3196 
dram[8]:      3162      3162      3111      3111      2856      2856      2720      2720      2652      2652      2771      2771      2890      2890      3196      3196 
dram[9]:      3264      3264      3111      3111      2856      2856      2720      2720      2652      2652      2771      2771      2890      2890      3094      3094 
dram[10]:      3264      3264      3111      3111      2856      2856      2720      2720      2652      2652      2703      2703      2992      2992      3094      3094 
total reads: 514080
bank skew: 3264/2618 = 1.25
chip skew: 46784/46716 = 1.00
average mf latency per bank:
dram[0]:       1748       940      1743       825      1495       795      1597       803      1610       897      1546       768      1610       877      1759       921
dram[1]:       1651       890      1657       851      1549       795      1681       821      1711       929      1549       757      1660       900      1678       905
dram[2]:       1744       907      1666       857      1634       824      1636       785      1664       905      1543       776      1599       885      1629       902
dram[3]:       1801       925      1698       846      1614       809      1591       782      1588       891      1445       772      1622       897      1663       908
dram[4]:       1790       940      1611       817      1564       836      1572       778      1687       908      1466       791      1749       918      1682       932
dram[5]:       1670       925      1583       824      1587       834      1646       794      1765       929      1509       839      1809       915      1675       926
dram[6]:       1701       949      1697       870      1588       810      1658       800      1701       903      1495       832      1747       944      1780       938
dram[7]:       1663       939      1734       868      1515       795      1610       794      1689       920      1556       813      1705       929      1865       956
dram[8]:       1682       937      1622       837      1475       792      1675       824      1738       923      1652       826      1726       928      1819       928
dram[9]:       1667       919      1702       860      1565       829      1706       823      1710       922      1669       796      1618       918      1738       939
dram[10]:       1704       902      1816       871      1557       812      1709       821      1591       905      1551       765      1555       880      1768       956
maximum mf latency per bank:
dram[0]:     169875    147891    171195    145304    166569    165999    161366    160933    166560    166127    152968    137340    171083    142682    165994    147913
dram[1]:     170110    147905    145735    145290    166570    166119    161361    160930    166558    165992    152971    137490    171209    142553    165992    147894
dram[2]:     170112    147911    145732    145300    166569    166011    161357    160934    166560    166127    152969    137469    171203    142676    165995    147894
dram[3]:     170112    147905    145738    145285    166586    166133    161366    160909    166557    165994    152975    152799    171201    142547    165989    147890
dram[4]:     170119    147911    171084    145287    166598    166139    161358    160943    166557    166108    152966    152912    171210    142665    165996    147765
dram[5]:     170110    147904    171196    145284    166583    166154    161350    160904    166560    166008    160139    159602    171210    142549    165876    147890
dram[6]:     170112    147911    171082    145285    166583    166138    161348    160782    166573    166127    160251    159805    171206    147589    165993    147763
dram[7]:     169874    147893    171197    145305    166579    166139    161349    160916    166573    166130    160136    159573    171084    147704    165872    147915
dram[8]:     170113    147892    171084    145300    166569    166134    161350    160783    166568    166142    160251    159795    171201    165819    165990    147876
dram[9]:     169874    147904    171198    145305    166569    166010    161347    160905    166560    166131    160139    159578    171085    165947    165872    147904
dram[10]:     170112    147900    171082    145303    166569    166134    161348    160786    166558    165989    160252    159796    171202    142685    165991    147905
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7330500 n_nop=6716530 n_act=19933 n_pre=19917 n_req=143530 n_rd=387256 n_write=186864 bw_util=0.1566
n_activity=2007898 dram_eff=0.5719
bk0: 25572a 7095191i bk1: 25552a 7105710i bk2: 25420a 7094538i bk3: 25420a 7102992i bk4: 24384a 7111591i bk5: 24380a 7115911i bk6: 22308a 7125978i bk7: 22304a 7135174i bk8: 22692a 7124015i bk9: 22684a 7125401i bk10: 22724a 7124957i bk11: 22720a 7134292i bk12: 24912a 7103624i bk13: 24892a 7110351i bk14: 25648a 7086038i bk15: 25644a 7093081i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.676017
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc01ef080, atomic=0 1 entries : 0x7fde647fabb0 :  mf: uid=21851340, sid17:w08, part=1, addr=0xc01ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (11500932), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7330500 n_nop=6716177 n_act=20028 n_pre=20012 n_req=143571 n_rd=387419 n_write=186864 bw_util=0.1567
n_activity=2012862 dram_eff=0.5706
bk0: 25584a 7093805i bk1: 25572a 7104150i bk2: 24992a 7096542i bk3: 24976a 7107230i bk4: 24808a 7107216i bk5: 24795a 7110625i bk6: 22284a 7127366i bk7: 22280a 7134187i bk8: 22708a 7125809i bk9: 22696a 7129258i bk10: 22788a 7128184i bk11: 22796a 7133708i bk12: 24932a 7100443i bk13: 24904a 7109239i bk14: 25656a 7088818i bk15: 25648a 7093927i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.67593
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7330500 n_nop=6716098 n_act=19941 n_pre=19925 n_req=143634 n_rd=387536 n_write=187000 bw_util=0.1568
n_activity=2007177 dram_eff=0.5725
bk0: 26000a 7088458i bk1: 25984a 7097734i bk2: 24980a 7098863i bk3: 24968a 7109002i bk4: 24816a 7106897i bk5: 24812a 7112255i bk6: 22296a 7126090i bk7: 22280a 7133266i bk8: 22708a 7127805i bk9: 22700a 7128766i bk10: 22800a 7125089i bk11: 22800a 7130532i bk12: 24916a 7102344i bk13: 24896a 7112296i bk14: 25292a 7088336i bk15: 25288a 7094805i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.666164
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7330500 n_nop=6715950 n_act=20133 n_pre=20117 n_req=143575 n_rd=387436 n_write=186864 bw_util=0.1567
n_activity=2006720 dram_eff=0.5724
bk0: 26004a 7086669i bk1: 25980a 7097457i bk2: 24988a 7099227i bk3: 24972a 7104158i bk4: 24832a 7106319i bk5: 24816a 7113117i bk6: 22288a 7127544i bk7: 22284a 7129883i bk8: 22724a 7120721i bk9: 22716a 7125631i bk10: 22724a 7128093i bk11: 22720a 7131978i bk12: 24936a 7100875i bk13: 24912a 7104714i bk14: 25272a 7090708i bk15: 25268a 7099632i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.671818
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7330500 n_nop=6715744 n_act=20140 n_pre=20124 n_req=143623 n_rd=387492 n_write=187000 bw_util=0.1567
n_activity=2009140 dram_eff=0.5719
bk0: 26000a 7090009i bk1: 25984a 7096207i bk2: 24988a 7100734i bk3: 24972a 7108841i bk4: 24472a 7109253i bk5: 24472a 7115427i bk6: 22704a 7120374i bk7: 22700a 7128988i bk8: 22704a 7122067i bk9: 22704a 7127841i bk10: 22716a 7126504i bk11: 22712a 7135888i bk12: 24916a 7102596i bk13: 24892a 7109649i bk14: 25284a 7092791i bk15: 25272a 7095360i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.667077
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7330500 n_nop=6715898 n_act=20183 n_pre=20167 n_req=143563 n_rd=387388 n_write=186864 bw_util=0.1567
n_activity=2008738 dram_eff=0.5718
bk0: 25572a 7089419i bk1: 25564a 7100957i bk2: 25332a 7096161i bk3: 25320a 7100879i bk4: 24472a 7110900i bk5: 24464a 7113930i bk6: 22688a 7123445i bk7: 22680a 7129484i bk8: 22716a 7121133i bk9: 22708a 7125759i bk10: 22736a 7129714i bk11: 22732a 7137967i bk12: 24924a 7103231i bk13: 24904a 7109086i bk14: 25288a 7092671i bk15: 25288a 7101332i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.667184
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7330500 n_nop=6716338 n_act=20029 n_pre=20013 n_req=143530 n_rd=387256 n_write=186864 bw_util=0.1566
n_activity=2004995 dram_eff=0.5727
bk0: 25556a 7090524i bk1: 25552a 7102473i bk2: 25344a 7094340i bk3: 25316a 7102549i bk4: 24408a 7107746i bk5: 24388a 7117168i bk6: 22708a 7123104i bk7: 22696a 7129531i bk8: 22712a 7125187i bk9: 22712a 7127027i bk10: 22728a 7124420i bk11: 22728a 7133127i bk12: 24492a 7103497i bk13: 24480a 7115606i bk14: 25720a 7086971i bk15: 25716a 7088059i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.674362
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7330500 n_nop=6715278 n_act=20289 n_pre=20273 n_req=143665 n_rd=387524 n_write=187136 bw_util=0.1568
n_activity=2009168 dram_eff=0.572
bk0: 25560a 7089515i bk1: 25540a 7102770i bk2: 25344a 7096196i bk3: 25336a 7101312i bk4: 24392a 7111672i bk5: 24396a 7115657i bk6: 22708a 7123300i bk7: 22708a 7128378i bk8: 22424a 7122886i bk9: 22416a 7128301i bk10: 23160a 7120763i bk11: 23156a 7129180i bk12: 24484a 7108252i bk13: 24484a 7113190i bk14: 25704a 7087891i bk15: 25712a 7094744i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.66451
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7330500 n_nop=6716630 n_act=19879 n_pre=19863 n_req=143532 n_rd=387264 n_write=186864 bw_util=0.1566
n_activity=2005114 dram_eff=0.5727
bk0: 25560a 7093404i bk1: 25548a 7104371i bk2: 25364a 7096277i bk3: 25352a 7106596i bk4: 24264a 7112968i bk5: 24240a 7117405i bk6: 22712a 7120766i bk7: 22708a 7126518i bk8: 22416a 7126852i bk9: 22408a 7131551i bk10: 23140a 7120165i bk11: 23140a 7126055i bk12: 24500a 7103615i bk13: 24472a 7114453i bk14: 25724a 7086618i bk15: 25716a 7089726i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.671819
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7330500 n_nop=6715996 n_act=20192 n_pre=20176 n_req=143534 n_rd=387272 n_write=186864 bw_util=0.1566
n_activity=2007368 dram_eff=0.572
bk0: 25972a 7086568i bk1: 25964a 7099234i bk2: 25356a 7096344i bk3: 25344a 7101782i bk4: 24244a 7117586i bk5: 24240a 7120107i bk6: 22712a 7120985i bk7: 22708a 7129793i bk8: 22428a 7125176i bk9: 22420a 7130396i bk10: 23152a 7121000i bk11: 23140a 7128487i bk12: 24492a 7105269i bk13: 24488a 7117008i bk14: 25308a 7089193i bk15: 25304a 7097409i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.668375
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7330500 n_nop=6715804 n_act=20034 n_pre=20018 n_req=143661 n_rd=387508 n_write=187136 bw_util=0.1568
n_activity=2009690 dram_eff=0.5719
bk0: 25960a 7090886i bk1: 25956a 7096590i bk2: 25356a 7097422i bk3: 25348a 7103760i bk4: 24264a 7114046i bk5: 24244a 7118228i bk6: 22716a 7124800i bk7: 22708a 7129100i bk8: 22428a 7128898i bk9: 22424a 7130402i bk10: 22856a 7123802i bk11: 22864a 7131767i bk12: 24912a 7098068i bk13: 24872a 7108039i bk14: 25304a 7095595i bk15: 25296a 7095792i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.668792

========= L2 cache stats =========
L2_cache_bank[0]: Access = 71898, Miss = 48415, Miss_rate = 0.673, Pending_hits = 405, Reservation_fails = 0
L2_cache_bank[1]: Access = 71836, Miss = 48399, Miss_rate = 0.674, Pending_hits = 1366, Reservation_fails = 0
L2_cache_bank[2]: Access = 71870, Miss = 48438, Miss_rate = 0.674, Pending_hits = 361, Reservation_fails = 0
L2_cache_bank[3]: Access = 71876, Miss = 48417, Miss_rate = 0.674, Pending_hits = 1360, Reservation_fails = 0
L2_cache_bank[4]: Access = 71910, Miss = 48452, Miss_rate = 0.674, Pending_hits = 401, Reservation_fails = 0
L2_cache_bank[5]: Access = 71893, Miss = 48432, Miss_rate = 0.674, Pending_hits = 1365, Reservation_fails = 0
L2_cache_bank[6]: Access = 71825, Miss = 48442, Miss_rate = 0.674, Pending_hits = 376, Reservation_fails = 0
L2_cache_bank[7]: Access = 71825, Miss = 48417, Miss_rate = 0.674, Pending_hits = 1355, Reservation_fails = 0
L2_cache_bank[8]: Access = 71921, Miss = 48446, Miss_rate = 0.674, Pending_hits = 408, Reservation_fails = 1
L2_cache_bank[9]: Access = 71938, Miss = 48427, Miss_rate = 0.673, Pending_hits = 1384, Reservation_fails = 0
L2_cache_bank[10]: Access = 71904, Miss = 48432, Miss_rate = 0.674, Pending_hits = 407, Reservation_fails = 0
L2_cache_bank[11]: Access = 71870, Miss = 48415, Miss_rate = 0.674, Pending_hits = 1399, Reservation_fails = 0
L2_cache_bank[12]: Access = 71836, Miss = 48417, Miss_rate = 0.674, Pending_hits = 359, Reservation_fails = 0
L2_cache_bank[13]: Access = 71870, Miss = 48397, Miss_rate = 0.673, Pending_hits = 1378, Reservation_fails = 0
L2_cache_bank[14]: Access = 71972, Miss = 48444, Miss_rate = 0.673, Pending_hits = 380, Reservation_fails = 0
L2_cache_bank[15]: Access = 71972, Miss = 48437, Miss_rate = 0.673, Pending_hits = 1387, Reservation_fails = 0
L2_cache_bank[16]: Access = 71887, Miss = 48420, Miss_rate = 0.674, Pending_hits = 378, Reservation_fails = 0
L2_cache_bank[17]: Access = 71853, Miss = 48396, Miss_rate = 0.674, Pending_hits = 1360, Reservation_fails = 0
L2_cache_bank[18]: Access = 71853, Miss = 48416, Miss_rate = 0.674, Pending_hits = 364, Reservation_fails = 0
L2_cache_bank[19]: Access = 71887, Miss = 48402, Miss_rate = 0.673, Pending_hits = 1352, Reservation_fails = 0
L2_cache_bank[20]: Access = 71972, Miss = 48449, Miss_rate = 0.673, Pending_hits = 396, Reservation_fails = 0
L2_cache_bank[21]: Access = 71972, Miss = 48428, Miss_rate = 0.673, Pending_hits = 1367, Reservation_fails = 0
L2_total_cache_accesses = 1581640
L2_total_cache_misses = 1065338
L2_total_cache_miss_rate = 0.6736
L2_total_cache_pending_hits = 19308
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 494404
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19140
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 553512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2272
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 511808
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 141
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1067056
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 514080
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.014
L2_cache_fill_port_util = 0.049

icnt_total_pkts_mem_to_simt=5080704
icnt_total_pkts_simt_to_mem=3637960
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.54715
	minimum = 6
	maximum = 44
Network latency average = 8.41746
	minimum = 6
	maximum = 42
Slowest packet = 3071012
Flit latency average = 6.87702
	minimum = 6
	maximum = 38
Slowest flit = 8463972
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0237623
	minimum = 0.0188038 (at node 0)
	maximum = 0.0282057 (at node 15)
Accepted packet rate average = 0.0237623
	minimum = 0.0188038 (at node 0)
	maximum = 0.0282057 (at node 15)
Injected flit rate average = 0.0654925
	minimum = 0.0433305 (at node 0)
	maximum = 0.0868143 (at node 42)
Accepted flit rate average= 0.0654925
	minimum = 0.0602948 (at node 0)
	maximum = 0.0904422 (at node 15)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.57883 (34 samples)
	minimum = 6 (34 samples)
	maximum = 48.0882 (34 samples)
Network latency average = 8.43407 (34 samples)
	minimum = 6 (34 samples)
	maximum = 45.2353 (34 samples)
Flit latency average = 6.9058 (34 samples)
	minimum = 6 (34 samples)
	maximum = 41.5294 (34 samples)
Fragmentation average = 0 (34 samples)
	minimum = 0 (34 samples)
	maximum = 0 (34 samples)
Injected packet rate average = 0.0226318 (34 samples)
	minimum = 0.0179093 (34 samples)
	maximum = 0.0268638 (34 samples)
Accepted packet rate average = 0.0226318 (34 samples)
	minimum = 0.0179093 (34 samples)
	maximum = 0.0268638 (34 samples)
Injected flit rate average = 0.0623768 (34 samples)
	minimum = 0.041269 (34 samples)
	maximum = 0.082685 (34 samples)
Accepted flit rate average = 0.0623768 (34 samples)
	minimum = 0.0574266 (34 samples)
	maximum = 0.0861396 (34 samples)
Injected packet size average = 2.75615 (34 samples)
Accepted packet size average = 2.75615 (34 samples)
Hops average = 1 (34 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 43 min, 37 sec (9817 sec)
gpgpu_simulation_rate = 99914 (inst/sec)
gpgpu_simulation_rate = 1171 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 35: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 35 
gpu_sim_cycle = 38890
gpu_sim_insn = 28848876
gpu_ipc =     741.8071
gpu_tot_sim_cycle = 11761973
gpu_tot_sim_insn = 1009710660
gpu_tot_ipc =      85.8453
gpu_tot_issued_cta = 2240
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 18018
partiton_reqs_in_parallel = 855580
partiton_reqs_in_parallel_total    = 86852326
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       7.4569
partiton_reqs_in_parallel_util = 855580
partiton_reqs_in_parallel_util_total    = 86852326
gpu_sim_cycle_parition_util = 38890
gpu_tot_sim_cycle_parition_util    = 3947833
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1581640
L2_BW  =     113.3411 GB/Sec
L2_BW_total  =      13.1204 GB/Sec
gpu_total_sim_rate=101795

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 20272980
	L1I_total_cache_misses = 2440
	L1I_total_cache_miss_rate = 0.0001
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 62720
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0260
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 61088
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 20270540
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2440
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 62720
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 20272980
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
168948, 162389, 162639, 168538, 168978, 162426, 162682, 168529, 48351, 46388, 46579, 30123, 
gpgpu_n_tot_thrd_icount = 1166179840
gpgpu_n_tot_w_icount = 36443120
gpgpu_n_stall_shd_mem = 14739
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1098440
gpgpu_n_mem_write_global = 529200
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 26817280
gpgpu_n_store_insn = 16669800
gpgpu_n_shmem_insn = 110435080
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2007040
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1144
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 12151
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1040053	W0_Idle:2991930	W0_Scoreboard:181910291	W1:2116800	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:14286300	W32:20040020
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8787520 {8:1098440,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 71971200 {136:529200,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 123986240 {40:264600,136:833840,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4233600 {8:529200,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 446 
maxdqlatency = 0 
maxmflatency = 171210 
averagemflatency = 1231 
max_icnt2mem_latency = 170961 
max_icnt2sh_latency = 11761972 
mrq_lat_table:739744 	117752 	77964 	180531 	215613 	161906 	91947 	38895 	1690 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1040690 	568903 	1089 	18 	104 	162 	159 	695 	2110 	9971 	3767 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	39 	1462992 	66429 	406 	0 	81286 	1 	1 	4 	38 	98 	152 	159 	714 	2101 	9970 	3754 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	921493 	174252 	2721 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	252 	2016 	6004 	82448 	241920 	196560 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3599 	230 	14 	1 	3 	3 	7 	28 	131 	453 	134 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    325633    325265    350478    350014    291247    291356    336053    335594    418343    417887    307915    307794    363622    363158    321496    321957 
dram[1]:    325633    325277    350598    350132    291237    291228    336047    335589    418330    417764    307906    307781    363625    363160    321481    321947 
dram[2]:    325625    325266    350479    350016    291246    291354    336050    335587    418338    417880    307915    307794    363629    363051    360542    361005 
dram[3]:    325627    325265    350590    350125    291238    291237    336047    335590    418222    417760    307915    307795    363625    363161    321492    360978 
dram[4]:    325636    325270    350476    350012    291245    291354    336046    335584    418338    417870    308016    308027    363516    363047    321608    360996 
dram[5]:    325625    325263    350597    350133    291246    291451    336046    335589    418211    417756    307798    307679    363635    363172    321483    321944 
dram[6]:    325625    325263    350590    350019    291244    291355    336051    335592    418326    417873    308022    308031    363509    363040    321605    322072 
dram[7]:    325628    325262    350590    350122    291244    291354    336049    335586    418215    417762    307786    307679    363633    363169    321484    321946 
dram[8]:    325627    325262    350601    350133    291247    291465    336056    335596    418339    417881    308012    308016    363513    363051    321601    322056 
dram[9]:    325627    325263    350598    350029    291245    291355    336053    335597    418339    417886    307792    307671    363628    363164    321490    321946 
dram[10]:    325631    325263    350590    350127    291245    291237    336045    335584    418323    417860    307905    307800    363627    363163    321489    321946 
average row accesses per activate:
dram[0]:  7.514897  7.176642  7.457951  7.406986  7.086088  7.118147  7.305363  7.101766  7.402742  7.401028  7.271115  7.108175  8.126495  7.925772  7.102085  7.075931 
dram[1]:  7.604328  7.776285  6.933139  6.910145  6.791217  6.562283  8.161509  7.923005  7.555070  7.666371  6.851470  6.804416  7.622596  7.514625  7.536994  7.210949 
dram[2]:  7.786212  7.623672  7.753659  7.530806  6.851852  6.941869  7.524064  7.108677  7.857273  7.404456  7.263468  6.925361  7.984047  7.752039  6.835095  6.679063 
dram[3]:  7.558647  7.746338  7.071164  6.995598  6.805335  6.700994  8.068833  7.671818  7.309383  7.276936  6.902008  6.912309  7.741253  7.558029  7.299699  6.988464 
dram[4]:  7.750193  7.629461  7.692742  7.306513  6.647523  6.530324  7.407534  7.288121  7.607394  7.348639  7.323956  7.323103  7.582934  7.614583  6.891969  6.704011 
dram[5]:  7.446631  7.258303  7.211581  7.156227  6.941529  6.762600  7.963168  7.692171  6.943775  7.119440  7.235690  6.925866  7.866832  7.623096  7.115187  6.971962 
dram[6]:  8.113036  7.586420  7.468870  7.568200  6.612303  6.552482  7.671099  7.561189  7.731664  7.555944  7.307823  7.376824  7.239097  7.142198  7.021246  6.822436 
dram[7]:  7.333333  7.253874  7.072052  6.914591  7.344992  6.835059  8.026901  7.844968  6.553585  6.577399  7.372385  7.202780  8.180458  7.828980  6.843923  6.821748 
dram[8]:  7.694836  7.568130  7.410061  7.628728  6.719414  6.556509  7.961361  7.816621  7.580731  7.394256  7.313123  7.294946  7.558537  7.408293  7.322747  6.903203 
dram[9]:  7.364369  7.261750  7.178730  7.087527  7.263867  7.045350  7.706144  7.597015  6.762132  6.744444  7.445477  7.211302  8.089643  7.998279  6.804348  6.714187 
dram[10]:  7.820872  7.753668  7.324793  7.273952  6.779010  6.585488  8.165094  7.989843  7.308684  6.932300  7.176471  7.095823  7.534073  7.362791  7.218750  6.963388 
average row locality = 1626042/223004 = 7.291537
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6582      6577      6539      6539      6269      6268      5750      5749      5839      5837      5843      5842      6420      6415      6604      6603 
dram[1]:      6585      6582      6429      6425      6378      6375      5744      5743      5843      5840      5860      5862      6425      6418      6606      6604 
dram[2]:      6692      6688      6426      6423      6380      6379      5747      5743      5843      5841      5863      5863      6421      6416      6512      6511 
dram[3]:      6693      6687      6428      6424      6384      6380      5745      5744      5847      5845      5844      5843      6426      6420      6507      6506 
dram[4]:      6692      6688      6428      6424      6292      6292      5852      5851      5842      5842      5842      5841      6421      6415      6510      6507 
dram[5]:      6582      6580      6516      6513      6292      6290      5848      5846      5845      5843      5847      5846      6423      6418      6511      6511 
dram[6]:      6578      6577      6519      6512      6276      6271      5853      5850      5844      5844      5845      5845      6312      6309      6622      6621 
dram[7]:      6579      6574      6519      6517      6272      6273      5853      5853      5770      5768      5956      5955      6310      6310      6618      6620 
dram[8]:      6579      6576      6524      6521      6239      6233      5854      5853      5768      5766      5951      5951      6314      6307      6623      6621 
dram[9]:      6685      6683      6522      6519      6234      6233      5854      5853      5770      5768      5954      5951      6312      6311      6516      6515 
dram[10]:      6682      6681      6522      6520      6239      6234      5855      5853      5770      5769      5878      5880      6420      6410      6515      6513 
total reads: 1096842
bank skew: 6693/5743 = 1.17
chip skew: 99748/99676 = 1.00
number of total write accesses:
dram[0]:      3255      3255      3216      3216      2950      2950      2695      2695      2800      2800      2766      2766      3088      3088      3275      3275 
dram[1]:      3255      3255      3111      3111      3055      3055      2695      2695      2800      2800      2766      2766      3088      3088      3275      3275 
dram[2]:      3360      3360      3111      3111      3055      3055      2695      2695      2800      2800      2766      2766      3088      3088      3187      3187 
dram[3]:      3360      3360      3111      3111      3055      3055      2695      2695      2800      2800      2749      2749      3088      3088      3187      3187 
dram[4]:      3360      3360      3111      3111      2968      2968      2800      2800      2800      2800      2749      2749      3088      3088      3187      3187 
dram[5]:      3255      3255      3198      3198      2968      2968      2800      2800      2800      2800      2749      2749      3088      3088      3187      3187 
dram[6]:      3255      3255      3198      3198      2968      2968      2800      2800      2800      2800      2749      2749      2983      2983      3292      3292 
dram[7]:      3255      3255      3198      3198      2968      2968      2800      2800      2730      2730      2854      2854      2983      2983      3292      3292 
dram[8]:      3255      3255      3198      3198      2933      2933      2800      2800      2730      2730      2854      2854      2983      2983      3292      3292 
dram[9]:      3360      3360      3198      3198      2933      2933      2800      2800      2730      2730      2854      2854      2983      2983      3187      3187 
dram[10]:      3360      3360      3198      3198      2933      2933      2800      2800      2730      2730      2784      2784      3088      3088      3187      3187 
total reads: 529200
bank skew: 3360/2695 = 1.25
chip skew: 48160/48090 = 1.00
average mf latency per bank:
dram[0]:       1704       919      1701       808      1461       780      1556       786      1571       878      1509       753      1568       857      1714       900
dram[1]:       1611       871      1617       834      1513       780      1638       804      1669       909      1512       742      1616       879      1636       885
dram[2]:       1701       887      1626       839      1596       808      1594       768      1623       886      1506       760      1557       865      1588       882
dram[3]:       1756       905      1657       829      1576       793      1550       766      1549       872      1410       756      1579       877      1621       888
dram[4]:       1745       919      1572       800      1528       819      1532       761      1646       888      1431       775      1702       896      1640       911
dram[5]:       1628       905      1545       808      1550       818      1604       777      1721       909      1473       821      1761       894      1633       905
dram[6]:       1659       928      1657       852      1551       794      1616       783      1659       883      1459       814      1701       921      1735       917
dram[7]:       1622       918      1692       850      1480       780      1569       777      1647       900      1518       796      1660       907      1817       934
dram[8]:       1641       916      1583       820      1441       777      1632       806      1694       903      1611       808      1681       906      1772       907
dram[9]:       1625       899      1661       843      1529       812      1662       805      1668       902      1627       779      1576       896      1694       918
dram[10]:       1662       882      1772       853      1521       796      1665       803      1552       885      1513       749      1515       860      1723       935
maximum mf latency per bank:
dram[0]:     169875    147891    171195    145304    166569    165999    161366    160933    166560    166127    152968    137340    171083    142682    165994    147913
dram[1]:     170110    147905    145735    145290    166570    166119    161361    160930    166558    165992    152971    137490    171209    142553    165992    147894
dram[2]:     170112    147911    145732    145300    166569    166011    161357    160934    166560    166127    152969    137469    171203    142676    165995    147894
dram[3]:     170112    147905    145738    145285    166586    166133    161366    160909    166557    165994    152975    152799    171201    142547    165989    147890
dram[4]:     170119    147911    171084    145287    166598    166139    161358    160943    166557    166108    152966    152912    171210    142665    165996    147765
dram[5]:     170110    147904    171196    145284    166583    166154    161350    160904    166560    166008    160139    159602    171210    142549    165876    147890
dram[6]:     170112    147911    171082    145285    166583    166138    161348    160782    166573    166127    160251    159805    171206    147589    165993    147763
dram[7]:     169874    147893    171197    145305    166579    166139    161349    160916    166573    166130    160136    159573    171084    147704    165872    147915
dram[8]:     170113    147892    171084    145300    166569    166134    161350    160783    166568    166142    160251    159795    171201    165819    165990    147876
dram[9]:     169874    147904    171198    145305    166569    166010    161347    160905    166560    166131    160139    159578    171085    165947    165872    147904
dram[10]:     170112    147900    171082    145303    166569    166134    161348    160786    166558    165989    160252    159796    171202    142685    165991    147905
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7402712 n_nop=6771402 n_act=20131 n_pre=20115 n_req=147766 n_rd=398704 n_write=192360 bw_util=0.1597
n_activity=2063823 dram_eff=0.5728
bk0: 26328a 7160674i bk1: 26308a 7172198i bk2: 26156a 7160114i bk3: 26156a 7168679i bk4: 25076a 7177997i bk5: 25072a 7182058i bk6: 23000a 7192325i bk7: 22996a 7201935i bk8: 23356a 7190539i bk9: 23348a 7191977i bk10: 23372a 7191433i bk11: 23368a 7201310i bk12: 25680a 7169422i bk13: 25660a 7176070i bk14: 26416a 7151214i bk15: 26412a 7158500i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.689087
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7402712 n_nop=6771028 n_act=20232 n_pre=20216 n_req=147809 n_rd=398876 n_write=192360 bw_util=0.1597
n_activity=2068980 dram_eff=0.5715
bk0: 26340a 7159194i bk1: 26328a 7170450i bk2: 25716a 7162352i bk3: 25700a 7173397i bk4: 25512a 7173988i bk5: 25500a 7177483i bk6: 22976a 7193518i bk7: 22972a 7200810i bk8: 23372a 7192128i bk9: 23360a 7196111i bk10: 23440a 7194965i bk11: 23448a 7200554i bk12: 25700a 7166016i bk13: 25672a 7174853i bk14: 26424a 7154412i bk15: 26416a 7159389i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.689592
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7402712 n_nop=6770962 n_act=20139 n_pre=20123 n_req=147872 n_rd=398992 n_write=192496 bw_util=0.1598
n_activity=2062767 dram_eff=0.5735
bk0: 26768a 7153700i bk1: 26752a 7163823i bk2: 25704a 7164869i bk3: 25692a 7175350i bk4: 25520a 7173678i bk5: 25516a 7178509i bk6: 22988a 7192261i bk7: 22972a 7199728i bk8: 23372a 7194318i bk9: 23364a 7195308i bk10: 23452a 7191351i bk11: 23452a 7197688i bk12: 25684a 7167768i bk13: 25664a 7178063i bk14: 26048a 7153370i bk15: 26044a 7160470i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.67989
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7402712 n_nop=6770794 n_act=20341 n_pre=20325 n_req=147813 n_rd=398892 n_write=192360 bw_util=0.1597
n_activity=2062149 dram_eff=0.5734
bk0: 26772a 7152099i bk1: 26748a 7163543i bk2: 25712a 7165035i bk3: 25696a 7170051i bk4: 25536a 7172500i bk5: 25520a 7180117i bk6: 22980a 7193566i bk7: 22976a 7196090i bk8: 23388a 7187027i bk9: 23380a 7192031i bk10: 23376a 7194743i bk11: 23372a 7198876i bk12: 25704a 7166099i bk13: 25680a 7169940i bk14: 26028a 7156366i bk15: 26024a 7165288i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.685051
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7402712 n_nop=6770592 n_act=20338 n_pre=20322 n_req=147865 n_rd=398956 n_write=192504 bw_util=0.1598
n_activity=2064830 dram_eff=0.5729
bk0: 26768a 7155377i bk1: 26752a 7162109i bk2: 25712a 7166591i bk3: 25696a 7175366i bk4: 25168a 7175569i bk5: 25168a 7182174i bk6: 23408a 7186590i bk7: 23404a 7195081i bk8: 23368a 7187924i bk9: 23368a 7194413i bk10: 23368a 7193340i bk11: 23364a 7203123i bk12: 25684a 7168026i bk13: 25660a 7175601i bk14: 26040a 7158079i bk15: 26028a 7160685i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.679433
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7402712 n_nop=6770742 n_act=20391 n_pre=20375 n_req=147801 n_rd=398844 n_write=192360 bw_util=0.1597
n_activity=2064606 dram_eff=0.5727
bk0: 26328a 7155051i bk1: 26320a 7167470i bk2: 26064a 7162288i bk3: 26052a 7166681i bk4: 25168a 7177514i bk5: 25160a 7180705i bk6: 23392a 7189832i bk7: 23384a 7196158i bk8: 23380a 7187491i bk9: 23372a 7192274i bk10: 23388a 7196495i bk11: 23384a 7205004i bk12: 25692a 7168489i bk13: 25672a 7174340i bk14: 26044a 7157754i bk15: 26044a 7166872i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.680939
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7402712 n_nop=6771206 n_act=20225 n_pre=20209 n_req=147768 n_rd=398712 n_write=192360 bw_util=0.1597
n_activity=2060503 dram_eff=0.5737
bk0: 26312a 7156019i bk1: 26308a 7168500i bk2: 26076a 7160538i bk3: 26048a 7168365i bk4: 25104a 7174342i bk5: 25084a 7183646i bk6: 23412a 7189508i bk7: 23400a 7195871i bk8: 23376a 7191198i bk9: 23376a 7193565i bk10: 23380a 7190800i bk11: 23380a 7199863i bk12: 25248a 7168650i bk13: 25236a 7181807i bk14: 26488a 7152449i bk15: 26484a 7153487i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.687984
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7402712 n_nop=6770106 n_act=20497 n_pre=20481 n_req=147907 n_rd=398988 n_write=192640 bw_util=0.1598
n_activity=2065095 dram_eff=0.573
bk0: 26316a 7155108i bk1: 26296a 7168902i bk2: 26076a 7161995i bk3: 26068a 7167366i bk4: 25088a 7178219i bk5: 25092a 7182423i bk6: 23412a 7189632i bk7: 23412a 7195395i bk8: 23080a 7189514i bk9: 23072a 7195034i bk10: 23824a 7187128i bk11: 23820a 7195900i bk12: 25240a 7173818i bk13: 25240a 7178906i bk14: 26472a 7153028i bk15: 26480a 7160255i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.678383
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7402712 n_nop=6771498 n_act=20075 n_pre=20059 n_req=147770 n_rd=398720 n_write=192360 bw_util=0.1597
n_activity=2060681 dram_eff=0.5737
bk0: 26316a 7159045i bk1: 26304a 7170216i bk2: 26096a 7162167i bk3: 26084a 7172496i bk4: 24956a 7179711i bk5: 24932a 7184181i bk6: 23416a 7186867i bk7: 23412a 7192836i bk8: 23072a 7193179i bk9: 23064a 7198011i bk10: 23804a 7186416i bk11: 23804a 7192883i bk12: 25256a 7168991i bk13: 25228a 7180459i bk14: 26492a 7152170i bk15: 26484a 7154733i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.684428
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7fde6d696b80 :  mf: uid=22493984, sid25:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (11761972), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7402712 n_nop=6770849 n_act=20400 n_pre=20384 n_req=147770 n_rd=398719 n_write=192360 bw_util=0.1597
n_activity=2063050 dram_eff=0.573
bk0: 26740a 7151938i bk1: 26732a 7165479i bk2: 26088a 7162167i bk3: 26075a 7168018i bk4: 24936a 7184416i bk5: 24932a 7186362i bk6: 23416a 7187328i bk7: 23412a 7196322i bk8: 23080a 7192031i bk9: 23072a 7196942i bk10: 23816a 7186841i bk11: 23804a 7195173i bk12: 25248a 7170635i bk13: 25244a 7182559i bk14: 26064a 7154282i bk15: 26060a 7163242i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.681554
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7402712 n_nop=6770652 n_act=20236 n_pre=20220 n_req=147901 n_rd=398964 n_write=192640 bw_util=0.1598
n_activity=2065344 dram_eff=0.5729
bk0: 26728a 7156249i bk1: 26724a 7162439i bk2: 26088a 7163460i bk3: 26080a 7169660i bk4: 24956a 7180575i bk5: 24936a 7185010i bk6: 23420a 7190595i bk7: 23412a 7195517i bk8: 23080a 7195306i bk9: 23076a 7197169i bk10: 23512a 7190165i bk11: 23520a 7198564i bk12: 25680a 7163145i bk13: 25640a 7173407i bk14: 26060a 7160853i bk15: 26052a 7161050i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.682523

========= L2 cache stats =========
L2_cache_bank[0]: Access = 74011, Miss = 49846, Miss_rate = 0.673, Pending_hits = 408, Reservation_fails = 0
L2_cache_bank[1]: Access = 73948, Miss = 49830, Miss_rate = 0.674, Pending_hits = 1370, Reservation_fails = 0
L2_cache_bank[2]: Access = 73983, Miss = 49870, Miss_rate = 0.674, Pending_hits = 364, Reservation_fails = 0
L2_cache_bank[3]: Access = 73990, Miss = 49849, Miss_rate = 0.674, Pending_hits = 1363, Reservation_fails = 0
L2_cache_bank[4]: Access = 74025, Miss = 49884, Miss_rate = 0.674, Pending_hits = 405, Reservation_fails = 0
L2_cache_bank[5]: Access = 74008, Miss = 49864, Miss_rate = 0.674, Pending_hits = 1368, Reservation_fails = 0
L2_cache_bank[6]: Access = 73938, Miss = 49874, Miss_rate = 0.675, Pending_hits = 379, Reservation_fails = 0
L2_cache_bank[7]: Access = 73937, Miss = 49849, Miss_rate = 0.674, Pending_hits = 1358, Reservation_fails = 0
L2_cache_bank[8]: Access = 74035, Miss = 49879, Miss_rate = 0.674, Pending_hits = 411, Reservation_fails = 1
L2_cache_bank[9]: Access = 74053, Miss = 49860, Miss_rate = 0.673, Pending_hits = 1387, Reservation_fails = 0
L2_cache_bank[10]: Access = 74018, Miss = 49864, Miss_rate = 0.674, Pending_hits = 410, Reservation_fails = 0
L2_cache_bank[11]: Access = 73983, Miss = 49847, Miss_rate = 0.674, Pending_hits = 1402, Reservation_fails = 0
L2_cache_bank[12]: Access = 73948, Miss = 49849, Miss_rate = 0.674, Pending_hits = 362, Reservation_fails = 0
L2_cache_bank[13]: Access = 73983, Miss = 49829, Miss_rate = 0.674, Pending_hits = 1381, Reservation_fails = 0
L2_cache_bank[14]: Access = 74088, Miss = 49877, Miss_rate = 0.673, Pending_hits = 383, Reservation_fails = 0
L2_cache_bank[15]: Access = 74088, Miss = 49870, Miss_rate = 0.673, Pending_hits = 1390, Reservation_fails = 0
L2_cache_bank[16]: Access = 74001, Miss = 49852, Miss_rate = 0.674, Pending_hits = 380, Reservation_fails = 0
L2_cache_bank[17]: Access = 73966, Miss = 49828, Miss_rate = 0.674, Pending_hits = 1362, Reservation_fails = 0
L2_cache_bank[18]: Access = 73965, Miss = 49847, Miss_rate = 0.674, Pending_hits = 366, Reservation_fails = 0
L2_cache_bank[19]: Access = 74000, Miss = 49833, Miss_rate = 0.673, Pending_hits = 1354, Reservation_fails = 0
L2_cache_bank[20]: Access = 74088, Miss = 49881, Miss_rate = 0.673, Pending_hits = 400, Reservation_fails = 0
L2_cache_bank[21]: Access = 74088, Miss = 49860, Miss_rate = 0.673, Pending_hits = 1370, Reservation_fails = 0
L2_total_cache_accesses = 1628144
L2_total_cache_misses = 1096842
L2_total_cache_miss_rate = 0.6737
L2_total_cache_pending_hits = 19373
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 509339
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19205
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 569896
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2272
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 526928
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 141
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1098440
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 529200
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.015
L2_cache_fill_port_util = 0.050

icnt_total_pkts_mem_to_simt=5230064
icnt_total_pkts_simt_to_mem=3744944
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.58555
	minimum = 6
	maximum = 56
Network latency average = 8.4598
	minimum = 6
	maximum = 51
Slowest packet = 3164179
Flit latency average = 6.94265
	minimum = 6
	maximum = 47
Slowest flit = 8721087
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0239163
	minimum = 0.0189257 (at node 1)
	maximum = 0.0283885 (at node 23)
Accepted packet rate average = 0.0239163
	minimum = 0.0189257 (at node 1)
	maximum = 0.0283885 (at node 23)
Injected flit rate average = 0.0659168
	minimum = 0.0436113 (at node 1)
	maximum = 0.0873769 (at node 42)
Accepted flit rate average= 0.0659168
	minimum = 0.0606855 (at node 1)
	maximum = 0.0910283 (at node 23)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.57902 (35 samples)
	minimum = 6 (35 samples)
	maximum = 48.3143 (35 samples)
Network latency average = 8.43481 (35 samples)
	minimum = 6 (35 samples)
	maximum = 45.4 (35 samples)
Flit latency average = 6.90685 (35 samples)
	minimum = 6 (35 samples)
	maximum = 41.6857 (35 samples)
Fragmentation average = 0 (35 samples)
	minimum = 0 (35 samples)
	maximum = 0 (35 samples)
Injected packet rate average = 0.0226685 (35 samples)
	minimum = 0.0179383 (35 samples)
	maximum = 0.0269074 (35 samples)
Accepted packet rate average = 0.0226685 (35 samples)
	minimum = 0.0179383 (35 samples)
	maximum = 0.0269074 (35 samples)
Injected flit rate average = 0.0624779 (35 samples)
	minimum = 0.0413359 (35 samples)
	maximum = 0.0828191 (35 samples)
Accepted flit rate average = 0.0624779 (35 samples)
	minimum = 0.0575197 (35 samples)
	maximum = 0.0862793 (35 samples)
Injected packet size average = 2.75615 (35 samples)
Accepted packet size average = 2.75615 (35 samples)
Hops average = 1 (35 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 45 min, 19 sec (9919 sec)
gpgpu_simulation_rate = 101795 (inst/sec)
gpgpu_simulation_rate = 1185 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 36: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 36 
gpu_sim_cycle = 39027
gpu_sim_insn = 28848876
gpu_ipc =     739.2030
gpu_tot_sim_cycle = 12023150
gpu_tot_sim_insn = 1038559536
gpu_tot_ipc =      86.3800
gpu_tot_issued_cta = 2304
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 18513
partiton_reqs_in_parallel = 858594
partiton_reqs_in_parallel_total    = 87707906
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       7.3663
partiton_reqs_in_parallel_util = 858594
partiton_reqs_in_parallel_util_total    = 87707906
gpu_sim_cycle_parition_util = 39027
gpu_tot_sim_cycle_parition_util    = 3986723
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1628144
L2_BW  =     112.9432 GB/Sec
L2_BW_total  =      13.2020 GB/Sec
gpu_total_sim_rate=103638

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 20852208
	L1I_total_cache_misses = 2440
	L1I_total_cache_miss_rate = 0.0001
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 64512
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0253
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 62880
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 20849768
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2440
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 64512
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 20852208
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
173775, 167024, 167286, 173357, 173805, 167066, 167329, 173341, 48351, 46388, 46579, 30123, 
gpgpu_n_tot_thrd_icount = 1199499264
gpgpu_n_tot_w_icount = 37484352
gpgpu_n_stall_shd_mem = 14772
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1129824
gpgpu_n_mem_write_global = 544320
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 27583488
gpgpu_n_store_insn = 17146080
gpgpu_n_shmem_insn = 113590368
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2064384
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1177
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 12151
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1069760	W0_Idle:3007686	W0_Scoreboard:183054256	W1:2177280	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:14694480	W32:20612592
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9038592 {8:1129824,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 74027520 {136:544320,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 127528704 {40:272160,136:857664,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4354560 {8:544320,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 446 
maxdqlatency = 0 
maxmflatency = 171210 
averagemflatency = 1203 
max_icnt2mem_latency = 170961 
max_icnt2sh_latency = 12023149 
mrq_lat_table:758122 	120184 	79912 	186067 	222784 	167769 	95610 	40500 	1718 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1068875 	587202 	1109 	18 	104 	162 	159 	695 	2110 	9971 	3767 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	40 	1507287 	68622 	421 	0 	81286 	1 	1 	4 	38 	98 	152 	159 	714 	2101 	9970 	3754 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	948001 	179058 	2791 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	252 	2016 	6004 	82448 	241920 	211680 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3675 	232 	14 	1 	3 	3 	7 	28 	131 	453 	134 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    325633    325265    350478    350014    291247    291356    336053    335594    418343    417887    307915    307794    363622    363158    321496    321957 
dram[1]:    325633    325277    350598    350132    291237    291228    336047    335589    418330    417764    307906    307781    363625    363160    321481    321947 
dram[2]:    325625    325266    350479    350016    291246    291354    336050    335587    418338    417880    307915    307794    363629    363051    360542    361005 
dram[3]:    325627    325265    350590    350125    291238    291237    336047    335590    418222    417760    307915    307795    363625    363161    321492    360978 
dram[4]:    325636    325270    350476    350012    291245    291354    336046    335584    418338    417870    308016    308027    363516    363047    321608    360996 
dram[5]:    325625    325263    350597    350133    291246    291451    336046    335589    418211    417756    307798    307679    363635    363172    321483    321944 
dram[6]:    325625    325263    350590    350019    291244    291355    336051    335592    418326    417873    308022    308031    363509    363040    321605    322072 
dram[7]:    325628    325262    350590    350122    291244    291354    336049    335586    418215    417762    307786    307679    363633    363169    321484    321946 
dram[8]:    325627    325262    350601    350133    291247    291465    336056    335596    418339    417881    308012    308016    363513    363051    321601    322056 
dram[9]:    325627    325263    350598    350029    291245    291355    336053    335597    418339    417886    307792    307671    363628    363164    321490    321946 
dram[10]:    325631    325263    350590    350127    291245    291237    336045    335584    418323    417860    307905    307800    363627    363163    321489    321946 
average row accesses per activate:
dram[0]:  7.467896  7.132581  7.395434  7.357509  7.030348  7.060966  7.244574  7.038118  7.328112  7.338563  7.221679  7.042925  8.076096  7.857488  7.068198  7.023513 
dram[1]:  7.553731  7.742157  6.878151  6.856145  6.715964  6.498328  8.136023  7.862194  7.536441  7.630901  6.818740  6.794185  7.543629  7.395454  7.464365  7.142756 
dram[2]:  7.768595  7.588840  7.707222  7.470320  6.773519  6.897800  7.466437  7.056143  7.760035  7.329761  7.214460  6.857915  7.939024  7.691095  6.788972  6.639148 
dram[3]:  7.526201  7.753188  7.030065  6.967353  6.720110  6.603261  8.001845  7.594571  7.274734  7.231707  6.833848  6.854264  7.656740  7.459129  7.244186  6.935978 
dram[4]:  7.699181  7.572161  7.648754  7.255728  6.574087  6.471506  7.336634  7.199190  7.535593  7.264706  7.294554  7.257800  7.540541  7.535907  6.834133  6.672021 
dram[5]:  7.424065  7.252330  7.159628  7.096522  6.852730  6.702038  7.907473  7.660345  6.911422  7.091707  7.174371  6.899376  7.788676  7.567442  7.037403  6.881988 
dram[6]:  8.053344  7.536513  7.416605  7.534288  6.539835  6.500683  7.587884  7.470588  7.667242  7.511824  7.243243  7.345515  7.160540  7.078635  6.953615  6.772758 
dram[7]:  7.293439  7.227305  7.006302  6.837321  7.243531  6.760653  7.968638  7.807726  6.512286  6.535127  7.311290  7.149054  8.094148  7.733387  6.802403  6.763105 
dram[8]:  7.617470  7.496664  7.371134  7.581060  6.658210  6.484890  7.891748  7.753269  7.531438  7.327745  7.277912  7.272070  7.476116  7.344111  7.261396  6.831769 
dram[9]:  7.307638  7.199303  7.097872  7.021053  7.186453  6.968266  7.687122  7.542833  6.712970  6.716590  7.417348  7.179873  8.021008  7.881090  6.759485  6.663995 
dram[10]:  7.743628  7.713965  7.278545  7.250725  6.695961  6.521409  8.101093  7.947274  7.283097  6.897476  7.131200  7.076190  7.436405  7.262845  7.156384  6.883368 
average row locality = 1672666/231216 = 7.234214
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6771      6766      6731      6731      6456      6455      5907      5906      6009      6007      6017      6016      6596      6591      6791      6790 
dram[1]:      6774      6771      6618      6614      6568      6565      5901      5900      6013      6010      6034      6036      6601      6594      6793      6791 
dram[2]:      6884      6880      6615      6612      6570      6569      5904      5900      6013      6011      6037      6037      6597      6592      6697      6696 
dram[3]:      6885      6879      6617      6613      6574      6570      5902      5901      6017      6015      6017      6016      6602      6596      6692      6691 
dram[4]:      6884      6880      6617      6613      6479      6479      6012      6011      6012      6012      6015      6014      6597      6591      6695      6692 
dram[5]:      6771      6769      6708      6705      6479      6477      6008      6006      6015      6013      6020      6019      6599      6594      6696      6696 
dram[6]:      6767      6766      6711      6704      6462      6457      6013      6010      6014      6014      6018      6018      6485      6482      6810      6809 
dram[7]:      6768      6763      6711      6709      6458      6459      6013      6013      5938      5936      6132      6131      6483      6483      6806      6808 
dram[8]:      6768      6765      6716      6713      6424      6418      6014      6013      5936      5934      6127      6127      6487      6480      6811      6809 
dram[9]:      6877      6875      6714      6711      6419      6418      6014      6013      5939      5937      6130      6127      6485      6484      6701      6700 
dram[10]:      6874      6873      6714      6712      6424      6419      6015      6013      5939      5938      6052      6054      6596      6586      6700      6698 
total reads: 1128346
bank skew: 6885/5900 = 1.17
chip skew: 102614/102540 = 1.00
number of total write accesses:
dram[0]:      3348      3348      3312      3312      3042      3042      2772      2772      2880      2880      2844      2844      3168      3168      3366      3366 
dram[1]:      3348      3348      3204      3204      3150      3150      2772      2772      2880      2880      2844      2844      3168      3168      3366      3366 
dram[2]:      3456      3456      3204      3204      3150      3150      2772      2772      2880      2880      2844      2844      3168      3168      3276      3276 
dram[3]:      3456      3456      3204      3204      3150      3150      2772      2772      2880      2880      2826      2826      3168      3168      3276      3276 
dram[4]:      3456      3456      3204      3204      3060      3060      2880      2880      2880      2880      2826      2826      3168      3168      3276      3276 
dram[5]:      3348      3348      3294      3294      3060      3060      2880      2880      2880      2880      2826      2826      3168      3168      3276      3276 
dram[6]:      3348      3348      3294      3294      3060      3060      2880      2880      2880      2880      2826      2826      3060      3060      3384      3384 
dram[7]:      3348      3348      3294      3294      3060      3060      2880      2880      2808      2808      2934      2934      3060      3060      3384      3384 
dram[8]:      3348      3348      3294      3294      3024      3024      2880      2880      2808      2808      2934      2934      3060      3060      3384      3384 
dram[9]:      3456      3456      3294      3294      3024      3024      2880      2880      2808      2808      2934      2934      3060      3060      3276      3276 
dram[10]:      3456      3456      3294      3294      3024      3024      2880      2880      2808      2808      2862      2862      3168      3168      3276      3276 
total reads: 544320
bank skew: 3456/2772 = 1.25
chip skew: 49536/49464 = 1.00
average mf latency per bank:
dram[0]:       1663       900      1659       791      1424       763      1520       771      1533       859      1472       737      1533       841      1673       882
dram[1]:       1572       853      1577       816      1475       763      1600       788      1628       890      1475       727      1580       862      1597       867
dram[2]:       1660       868      1585       821      1555       791      1557       754      1583       867      1470       745      1523       848      1551       864
dram[3]:       1713       886      1616       811      1536       776      1515       751      1512       854      1376       741      1544       860      1583       870
dram[4]:       1702       900      1534       784      1489       802      1496       746      1606       870      1397       759      1664       879      1601       892
dram[5]:       1589       886      1507       791      1511       800      1566       762      1679       890      1438       804      1721       876      1594       886
dram[6]:       1619       908      1615       834      1512       777      1578       768      1618       865      1424       798      1663       904      1693       897
dram[7]:       1583       898      1650       832      1443       763      1532       762      1607       881      1481       780      1623       890      1773       915
dram[8]:       1601       897      1544       803      1405       760      1594       790      1653       884      1572       792      1643       889      1730       889
dram[9]:       1586       881      1620       825      1490       795      1624       790      1627       883      1588       764      1541       879      1654       899
dram[10]:       1622       864      1727       835      1482       779      1626       787      1515       867      1477       734      1481       844      1682       915
maximum mf latency per bank:
dram[0]:     169875    147891    171195    145304    166569    165999    161366    160933    166560    166127    152968    137340    171083    142682    165994    147913
dram[1]:     170110    147905    145735    145290    166570    166119    161361    160930    166558    165992    152971    137490    171209    142553    165992    147894
dram[2]:     170112    147911    145732    145300    166569    166011    161357    160934    166560    166127    152969    137469    171203    142676    165995    147894
dram[3]:     170112    147905    145738    145285    166586    166133    161366    160909    166557    165994    152975    152799    171201    142547    165989    147890
dram[4]:     170119    147911    171084    145287    166598    166139    161358    160943    166557    166108    152966    152912    171210    142665    165996    147765
dram[5]:     170110    147904    171196    145284    166583    166154    161350    160904    166560    166008    160139    159602    171210    142549    165876    147890
dram[6]:     170112    147911    171082    145285    166583    166138    161348    160782    166573    166127    160251    159805    171206    147589    165993    147763
dram[7]:     169874    147893    171197    145305    166579    166139    161349    160916    166573    166130    160136    159573    171084    147704    165872    147915
dram[8]:     170113    147892    171084    145300    166569    166134    161350    160783    166568    166142    160251    159795    171201    165819    165990    147876
dram[9]:     169874    147904    171198    145305    166569    166010    161347    160905    166560    166131    160139    159578    171085    165947    165872    147904
dram[10]:     170112    147900    171082    145303    166569    166134    161348    160786    166558    165989    160252    159796    171202    142685    165991    147905
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7475178 n_nop=6825444 n_act=20867 n_pre=20851 n_req=152004 n_rd=410160 n_write=197856 bw_util=0.1627
n_activity=2122384 dram_eff=0.573
bk0: 27084a 7225825i bk1: 27064a 7237900i bk2: 26924a 7225099i bk3: 26924a 7234201i bk4: 25824a 7243657i bk5: 25820a 7248029i bk6: 23628a 7258910i bk7: 23624a 7268409i bk8: 24036a 7256592i bk9: 24028a 7258439i bk10: 24068a 7257311i bk11: 24064a 7267431i bk12: 26384a 7235029i bk13: 26364a 7242078i bk14: 27164a 7216292i bk15: 27160a 7223287i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.7065
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc01ef080, atomic=0 1 entries : 0x7fde657db530 :  mf: uid=23136627, sid05:w08, part=1, addr=0xc01ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (12023148), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7475178 n_nop=6825066 n_act=20970 n_pre=20954 n_req=152047 n_rd=410332 n_write=197856 bw_util=0.1627
n_activity=2127487 dram_eff=0.5717
bk0: 27096a 7224249i bk1: 27084a 7235623i bk2: 26472a 7227507i bk3: 26456a 7238375i bk4: 26272a 7238991i bk5: 26260a 7242734i bk6: 23604a 7259764i bk7: 23600a 7267365i bk8: 24052a 7258680i bk9: 24040a 7262632i bk10: 24136a 7261197i bk11: 24144a 7266826i bk12: 26404a 7231732i bk13: 26376a 7240560i bk14: 27172a 7219370i bk15: 27164a 7224627i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.707303
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7475178 n_nop=6824996 n_act=20871 n_pre=20855 n_req=152114 n_rd=410456 n_write=198000 bw_util=0.1628
n_activity=2121224 dram_eff=0.5737
bk0: 27536a 7218787i bk1: 27520a 7229168i bk2: 26460a 7229983i bk3: 26448a 7240722i bk4: 26280a 7238702i bk5: 26276a 7244001i bk6: 23616a 7258801i bk7: 23600a 7266056i bk8: 24052a 7260444i bk9: 24044a 7261153i bk10: 24148a 7256967i bk11: 24148a 7263789i bk12: 26388a 7233390i bk13: 26368a 7243948i bk14: 26788a 7218139i bk15: 26784a 7225325i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.698599
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents
MSHR: tag=0xc01ef280, atomic=0 1 entries : 0x7fde6593ce10 :  mf: uid=23136628, sid05:w09, part=3, addr=0xc01ef280, load , size=128, unknown  status = IN_PARTITION_DRAM (12023149), 

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7475178 n_nop=6824806 n_act=21093 n_pre=21077 n_req=152051 n_rd=410346 n_write=197856 bw_util=0.1627
n_activity=2120853 dram_eff=0.5735
bk0: 27540a 7217300i bk1: 27516a 7229169i bk2: 26468a 7230096i bk3: 26452a 7235379i bk4: 26296a 7237227i bk5: 26278a 7245078i bk6: 23608a 7259790i bk7: 23604a 7262704i bk8: 24068a 7252733i bk9: 24060a 7258551i bk10: 24068a 7260971i bk11: 24064a 7265118i bk12: 26408a 7231787i bk13: 26384a 7235673i bk14: 26768a 7221177i bk15: 26764a 7230699i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.703511
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7475178 n_nop=6824594 n_act=21094 n_pre=21078 n_req=152103 n_rd=410412 n_write=198000 bw_util=0.1628
n_activity=2123420 dram_eff=0.573
bk0: 27536a 7220475i bk1: 27520a 7227757i bk2: 26468a 7231729i bk3: 26452a 7240670i bk4: 25916a 7240648i bk5: 25916a 7247521i bk6: 24048a 7252625i bk7: 24044a 7261281i bk8: 24048a 7253862i bk9: 24048a 7260320i bk10: 24060a 7259081i bk11: 24056a 7269503i bk12: 26388a 7233647i bk13: 26364a 7241014i bk14: 26780a 7223110i bk15: 26768a 7226216i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.697857
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7475178 n_nop=6824780 n_act=21129 n_pre=21113 n_req=152039 n_rd=410300 n_write=197856 bw_util=0.1627
n_activity=2122923 dram_eff=0.5729
bk0: 27084a 7220086i bk1: 27076a 7232445i bk2: 26832a 7227088i bk3: 26820a 7231822i bk4: 25916a 7242141i bk5: 25908a 7246003i bk6: 24032a 7255836i bk7: 24024a 7262420i bk8: 24060a 7253646i bk9: 24052a 7258640i bk10: 24080a 7262929i bk11: 24076a 7271747i bk12: 26396a 7234550i bk13: 26376a 7240174i bk14: 26784a 7223157i bk15: 26784a 7231728i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.700031
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7475178 n_nop=6825224 n_act=20977 n_pre=20961 n_req=152004 n_rd=410160 n_write=197856 bw_util=0.1627
n_activity=2118856 dram_eff=0.5739
bk0: 27068a 7221205i bk1: 27064a 7234166i bk2: 26844a 7225083i bk3: 26816a 7233879i bk4: 25848a 7239576i bk5: 25828a 7249089i bk6: 24052a 7255380i bk7: 24040a 7262110i bk8: 24056a 7257102i bk9: 24056a 7259510i bk10: 24072a 7256498i bk11: 24072a 7266219i bk12: 25940a 7234190i bk13: 25928a 7247427i bk14: 27240a 7217820i bk15: 27236a 7218828i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.706004
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7475178 n_nop=6824084 n_act=21261 n_pre=21245 n_req=152147 n_rd=410444 n_write=198144 bw_util=0.1628
n_activity=2123464 dram_eff=0.5732
bk0: 27072a 7219886i bk1: 27052a 7234527i bk2: 26844a 7226533i bk3: 26836a 7232380i bk4: 25832a 7243312i bk5: 25836a 7247549i bk6: 24052a 7255775i bk7: 24052a 7261385i bk8: 23752a 7255505i bk9: 23744a 7261248i bk10: 24528a 7253052i bk11: 24524a 7261931i bk12: 25932a 7239550i bk13: 25932a 7245101i bk14: 27224a 7218000i bk15: 27232a 7225343i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.697017
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7475178 n_nop=6825528 n_act=20821 n_pre=20805 n_req=152006 n_rd=410168 n_write=197856 bw_util=0.1627
n_activity=2119118 dram_eff=0.5738
bk0: 27072a 7224278i bk1: 27060a 7235789i bk2: 26864a 7227238i bk3: 26852a 7237752i bk4: 25696a 7245338i bk5: 25672a 7249669i bk6: 24056a 7252966i bk7: 24052a 7259360i bk8: 23744a 7259290i bk9: 23736a 7264356i bk10: 24508a 7252550i bk11: 24508a 7259298i bk12: 25948a 7234574i bk13: 25920a 7246299i bk14: 27244a 7217437i bk15: 27236a 7220088i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.703508
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7475178 n_nop=6824858 n_act=21152 n_pre=21136 n_req=152008 n_rd=410176 n_write=197856 bw_util=0.1627
n_activity=2121042 dram_eff=0.5733
bk0: 27508a 7216974i bk1: 27500a 7230426i bk2: 26856a 7226651i bk3: 26844a 7232916i bk4: 25676a 7249790i bk5: 25672a 7251703i bk6: 24056a 7253438i bk7: 24052a 7262376i bk8: 23756a 7258271i bk9: 23748a 7263244i bk10: 24520a 7252969i bk11: 24508a 7261276i bk12: 25940a 7236256i bk13: 25936a 7248693i bk14: 26804a 7219114i bk15: 26800a 7228307i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.701413
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7475178 n_nop=6824658 n_act=20982 n_pre=20966 n_req=152143 n_rd=410428 n_write=198144 bw_util=0.1628
n_activity=2123808 dram_eff=0.5731
bk0: 27496a 7221187i bk1: 27492a 7227761i bk2: 26856a 7228489i bk3: 26848a 7234857i bk4: 25696a 7246020i bk5: 25676a 7250649i bk6: 24060a 7256862i bk7: 24052a 7262171i bk8: 23756a 7261558i bk9: 23752a 7263325i bk10: 24208a 7256239i bk11: 24216a 7264581i bk12: 26384a 7228732i bk13: 26344a 7239176i bk14: 26800a 7225998i bk15: 26792a 7226036i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.701069

========= L2 cache stats =========
L2_cache_bank[0]: Access = 76124, Miss = 51278, Miss_rate = 0.674, Pending_hits = 412, Reservation_fails = 0
L2_cache_bank[1]: Access = 76060, Miss = 51262, Miss_rate = 0.674, Pending_hits = 1380, Reservation_fails = 0
L2_cache_bank[2]: Access = 76096, Miss = 51302, Miss_rate = 0.674, Pending_hits = 366, Reservation_fails = 0
L2_cache_bank[3]: Access = 76104, Miss = 51281, Miss_rate = 0.674, Pending_hits = 1372, Reservation_fails = 0
L2_cache_bank[4]: Access = 76140, Miss = 51317, Miss_rate = 0.674, Pending_hits = 410, Reservation_fails = 0
L2_cache_bank[5]: Access = 76122, Miss = 51297, Miss_rate = 0.674, Pending_hits = 1377, Reservation_fails = 0
L2_cache_bank[6]: Access = 76050, Miss = 51306, Miss_rate = 0.675, Pending_hits = 384, Reservation_fails = 0
L2_cache_bank[7]: Access = 76050, Miss = 51281, Miss_rate = 0.674, Pending_hits = 1367, Reservation_fails = 0
L2_cache_bank[8]: Access = 76150, Miss = 51311, Miss_rate = 0.674, Pending_hits = 417, Reservation_fails = 1
L2_cache_bank[9]: Access = 76168, Miss = 51292, Miss_rate = 0.673, Pending_hits = 1398, Reservation_fails = 0
L2_cache_bank[10]: Access = 76132, Miss = 51296, Miss_rate = 0.674, Pending_hits = 413, Reservation_fails = 0
L2_cache_bank[11]: Access = 76096, Miss = 51279, Miss_rate = 0.674, Pending_hits = 1410, Reservation_fails = 0
L2_cache_bank[12]: Access = 76060, Miss = 51280, Miss_rate = 0.674, Pending_hits = 366, Reservation_fails = 0
L2_cache_bank[13]: Access = 76096, Miss = 51260, Miss_rate = 0.674, Pending_hits = 1390, Reservation_fails = 0
L2_cache_bank[14]: Access = 76204, Miss = 51309, Miss_rate = 0.673, Pending_hits = 388, Reservation_fails = 0
L2_cache_bank[15]: Access = 76204, Miss = 51302, Miss_rate = 0.673, Pending_hits = 1400, Reservation_fails = 0
L2_cache_bank[16]: Access = 76114, Miss = 51283, Miss_rate = 0.674, Pending_hits = 383, Reservation_fails = 0
L2_cache_bank[17]: Access = 76078, Miss = 51259, Miss_rate = 0.674, Pending_hits = 1370, Reservation_fails = 0
L2_cache_bank[18]: Access = 76078, Miss = 51279, Miss_rate = 0.674, Pending_hits = 369, Reservation_fails = 0
L2_cache_bank[19]: Access = 76114, Miss = 51265, Miss_rate = 0.674, Pending_hits = 1366, Reservation_fails = 0
L2_cache_bank[20]: Access = 76204, Miss = 51314, Miss_rate = 0.673, Pending_hits = 404, Reservation_fails = 1
L2_cache_bank[21]: Access = 76204, Miss = 51293, Miss_rate = 0.673, Pending_hits = 1378, Reservation_fails = 0
L2_total_cache_accesses = 1674648
L2_total_cache_misses = 1128346
L2_total_cache_miss_rate = 0.6738
L2_total_cache_pending_hits = 19520
L2_total_cache_reservation_fails = 2
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 524192
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19352
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 586280
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2272
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 542048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 141
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1129824
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 544320
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.015
L2_cache_fill_port_util = 0.051

icnt_total_pkts_mem_to_simt=5379424
icnt_total_pkts_simt_to_mem=3851928
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.54525
	minimum = 6
	maximum = 44
Network latency average = 8.41522
	minimum = 6
	maximum = 44
Slowest packet = 3258893
Flit latency average = 6.8814
	minimum = 6
	maximum = 40
Slowest flit = 9074386
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0238323
	minimum = 0.0188592 (at node 0)
	maximum = 0.0282888 (at node 3)
Accepted packet rate average = 0.0238323
	minimum = 0.0188592 (at node 0)
	maximum = 0.0282888 (at node 3)
Injected flit rate average = 0.0656854
	minimum = 0.0434582 (at node 0)
	maximum = 0.0870702 (at node 42)
Accepted flit rate average= 0.0656854
	minimum = 0.0604725 (at node 0)
	maximum = 0.0907088 (at node 3)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.57808 (36 samples)
	minimum = 6 (36 samples)
	maximum = 48.1944 (36 samples)
Network latency average = 8.43426 (36 samples)
	minimum = 6 (36 samples)
	maximum = 45.3611 (36 samples)
Flit latency average = 6.90614 (36 samples)
	minimum = 6 (36 samples)
	maximum = 41.6389 (36 samples)
Fragmentation average = 0 (36 samples)
	minimum = 0 (36 samples)
	maximum = 0 (36 samples)
Injected packet rate average = 0.0227009 (36 samples)
	minimum = 0.0179639 (36 samples)
	maximum = 0.0269458 (36 samples)
Accepted packet rate average = 0.0227009 (36 samples)
	minimum = 0.0179639 (36 samples)
	maximum = 0.0269458 (36 samples)
Injected flit rate average = 0.062567 (36 samples)
	minimum = 0.0413949 (36 samples)
	maximum = 0.0829372 (36 samples)
Accepted flit rate average = 0.062567 (36 samples)
	minimum = 0.0576017 (36 samples)
	maximum = 0.0864024 (36 samples)
Injected packet size average = 2.75615 (36 samples)
Accepted packet size average = 2.75615 (36 samples)
Hops average = 1 (36 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 47 min, 1 sec (10021 sec)
gpgpu_simulation_rate = 103638 (inst/sec)
gpgpu_simulation_rate = 1199 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 37: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 37 
gpu_sim_cycle = 38819
gpu_sim_insn = 28848876
gpu_ipc =     743.1638
gpu_tot_sim_cycle = 12284119
gpu_tot_sim_insn = 1067408412
gpu_tot_ipc =      86.8934
gpu_tot_issued_cta = 2368
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 19153
partiton_reqs_in_parallel = 854018
partiton_reqs_in_parallel_total    = 88566500
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       7.2794
partiton_reqs_in_parallel_util = 854018
partiton_reqs_in_parallel_util_total    = 88566500
gpu_sim_cycle_parition_util = 38819
gpu_tot_sim_cycle_parition_util    = 4025750
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1674648
L2_BW  =     113.5484 GB/Sec
L2_BW_total  =      13.2804 GB/Sec
gpu_total_sim_rate=105443

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 21431436
	L1I_total_cache_misses = 2440
	L1I_total_cache_miss_rate = 0.0001
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 66304
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0246
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 64672
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 21428996
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2440
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 66304
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 21431436
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
178602, 171667, 171933, 178177, 178632, 171705, 171976, 178149, 48351, 46388, 46579, 30123, 
gpgpu_n_tot_thrd_icount = 1232818688
gpgpu_n_tot_w_icount = 38525584
gpgpu_n_stall_shd_mem = 14797
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1161208
gpgpu_n_mem_write_global = 559440
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 28349696
gpgpu_n_store_insn = 17622360
gpgpu_n_shmem_insn = 116745656
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2121728
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1202
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 12151
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1100058	W0_Idle:3022858	W0_Scoreboard:184178398	W1:2237760	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:15102660	W32:21185164
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9289664 {8:1161208,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 76083840 {136:559440,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 131071168 {40:279720,136:881488,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4475520 {8:559440,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 446 
maxdqlatency = 0 
maxmflatency = 171210 
averagemflatency = 1176 
max_icnt2mem_latency = 170961 
max_icnt2sh_latency = 12284118 
mrq_lat_table:780277 	124353 	82482 	190448 	227915 	172175 	98370 	41488 	1782 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1102164 	600399 	1127 	18 	104 	162 	159 	695 	2110 	9971 	3767 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	43 	1551711 	70689 	431 	0 	81286 	1 	1 	4 	38 	98 	152 	159 	714 	2101 	9970 	3754 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	974450 	183899 	2885 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	252 	2016 	6004 	82448 	241920 	226800 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3750 	234 	14 	1 	3 	3 	7 	28 	131 	453 	134 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    325633    325265    350478    350014    291247    291356    336053    335594    418343    417887    307915    307794    363622    363158    321496    321957 
dram[1]:    325633    325277    350598    350132    291237    291228    336047    335589    418330    417764    307906    307781    363625    363160    321481    321947 
dram[2]:    325625    325266    350479    350016    291246    291354    336050    335587    418338    417880    307915    307794    363629    363051    360542    361005 
dram[3]:    325627    325265    350590    350125    291238    291237    336047    335590    418222    417760    307915    307795    363625    363161    321492    360978 
dram[4]:    325636    325270    350476    350012    291245    291354    336046    335584    418338    417870    308016    308027    363516    363047    321608    360996 
dram[5]:    325625    325263    350597    350133    291246    291451    336046    335589    418211    417756    307798    307679    363635    363172    321483    321944 
dram[6]:    325625    325263    350590    350019    291244    291355    336051    335592    418326    417873    308022    308031    363509    363040    321605    322072 
dram[7]:    325628    325262    350590    350122    291244    291354    336049    335586    418215    417762    307786    307679    363633    363169    321484    321946 
dram[8]:    325627    325262    350601    350133    291247    291465    336056    335596    418339    417881    308012    308016    363513    363051    321601    322056 
dram[9]:    325627    325263    350598    350029    291245    291355    336053    335597    418339    417886    307792    307671    363628    363164    321490    321946 
dram[10]:    325631    325263    350590    350127    291245    291237    336045    335584    418323    417860    307905    307800    363627    363163    321489    321946 
average row accesses per activate:
dram[0]:  7.608632  7.269930  7.518221  7.480058  7.157122  7.188053  7.385443  7.176849  7.463235  7.473814  7.347054  7.166929  8.232596  8.011962  7.188575  7.143639 
dram[1]:  7.695266  7.885520  6.995839  6.973721  6.840878  6.620850  8.285051  8.008977  7.660520  7.755518  6.941401  6.916604  7.694721  7.545045  7.586783  7.263560 
dram[2]:  7.913626  7.732169  7.817830  7.591867  6.899032  7.024648  7.609548  7.195161  7.898876  7.464869  7.340306  6.980872  8.094203  7.843872  6.905724  6.754941 
dram[3]:  7.668831  7.898141  7.148830  7.085734  6.844993  6.726905  8.149772  7.738942  7.397249  7.353982  6.957121  6.977726  7.796899  7.597884  7.374101  7.043986 
dram[4]:  7.843543  7.715323  7.771186  7.376006  6.696990  6.593266  7.479967  7.341092  7.659681  7.387227  7.421568  7.384553  7.691660  7.687069  6.960625  6.788079 
dram[5]:  7.564363  7.390903  7.279943  7.216444  6.978617  6.826360  8.056388  7.807003  7.031538  7.213102  7.300402  7.023184  7.929811  7.707055  7.155618  6.989775 
dram[6]:  8.199527  7.677991  7.549596  7.656972  6.662577  6.623051  7.733728  7.615321  7.791986  7.635756  7.369830  7.472862  7.306320  7.223529  7.072875  6.890862 
dram[7]:  7.432452  7.365698  7.125520  6.955315  7.373585  6.885835  8.118012  7.955652  6.628319  6.641537  7.440096  7.276563  8.235540  7.872596  6.920740  6.872131 
dram[8]:  7.759702  7.637766  7.492712  7.703898  6.781818  6.606680  8.040421  7.900691  7.654174  7.437086  7.406524  7.400636  7.625291  7.491991  7.392807  6.950265 
dram[9]:  7.448107  7.338632  7.217697  7.140375  7.315472  7.095169  7.833904  7.688235  6.829787  6.833460  7.547002  7.307693  8.161961  8.021224  6.876005  6.779908 
dram[10]:  7.888559  7.858623  7.410238  7.371593  6.819972  6.643591  8.251578  8.096460  7.403625  7.015613  7.257528  7.202044  7.586415  7.411070  7.275177  7.000683 
average row locality = 1719290/233448 = 7.364767
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6960      6955      6915      6915      6629      6628      6080      6079      6175      6173      6179      6178      6788      6783      6983      6982 
dram[1]:      6963      6960      6799      6795      6744      6741      6074      6073      6179      6176      6197      6199      6793      6786      6985      6983 
dram[2]:      7076      7072      6796      6793      6746      6745      6077      6073      6179      6177      6200      6200      6789      6784      6886      6885 
dram[3]:      7077      7071      6798      6794      6750      6746      6075      6074      6183      6181      6180      6179      6794      6788      6881      6880 
dram[4]:      7076      7072      6798      6794      6653      6653      6188      6187      6178      6178      6178      6177      6789      6783      6884      6881 
dram[5]:      6960      6958      6891      6888      6653      6651      6184      6182      6181      6179      6183      6182      6791      6786      6885      6885 
dram[6]:      6956      6955      6894      6887      6636      6631      6189      6186      6180      6180      6181      6181      6674      6671      7002      7001 
dram[7]:      6957      6952      6894      6892      6632      6633      6189      6189      6102      6100      6298      6297      6672      6672      6998      7000 
dram[8]:      6957      6954      6899      6896      6597      6591      6190      6189      6100      6098      6293      6293      6676      6669      7003      7001 
dram[9]:      7069      7067      6897      6894      6592      6591      6190      6189      6102      6100      6296      6293      6674      6673      6890      6889 
dram[10]:      7066      7065      6897      6895      6597      6592      6191      6189      6102      6101      6216      6218      6788      6778      6889      6887 
total reads: 1159850
bank skew: 7077/6073 = 1.17
chip skew: 105478/105402 = 1.00
number of total write accesses:
dram[0]:      3441      3441      3400      3400      3119      3119      2849      2849      2960      2960      2924      2924      3264      3264      3462      3462 
dram[1]:      3441      3441      3289      3289      3230      3230      2849      2849      2960      2960      2924      2924      3264      3264      3462      3462 
dram[2]:      3552      3552      3289      3289      3230      3230      2849      2849      2960      2960      2924      2924      3264      3264      3369      3369 
dram[3]:      3552      3552      3289      3289      3230      3230      2849      2849      2960      2960      2906      2906      3264      3264      3369      3369 
dram[4]:      3552      3552      3289      3289      3138      3138      2960      2960      2960      2960      2906      2906      3264      3264      3369      3369 
dram[5]:      3441      3441      3381      3381      3138      3138      2960      2960      2960      2960      2906      2906      3264      3264      3369      3369 
dram[6]:      3441      3441      3381      3381      3138      3138      2960      2960      2960      2960      2906      2906      3153      3153      3480      3480 
dram[7]:      3441      3441      3381      3381      3138      3138      2960      2960      2886      2886      3017      3017      3153      3153      3480      3480 
dram[8]:      3441      3441      3381      3381      3101      3101      2960      2960      2886      2886      3017      3017      3153      3153      3480      3480 
dram[9]:      3552      3552      3381      3381      3101      3101      2960      2960      2886      2886      3017      3017      3153      3153      3369      3369 
dram[10]:      3552      3552      3381      3381      3101      3101      2960      2960      2886      2886      2943      2943      3264      3264      3369      3369 
total reads: 559440
bank skew: 3552/2849 = 1.25
chip skew: 50912/50838 = 1.00
average mf latency per bank:
dram[0]:       1624       881      1621       776      1394       750      1484       755      1497       842      1439       723      1495       823      1633       864
dram[1]:       1535       836      1541       800      1443       749      1562       772      1590       871      1442       713      1541       843      1559       849
dram[2]:       1621       851      1550       805      1521       776      1520       739      1547       850      1436       731      1485       830      1514       846
dram[3]:       1673       868      1580       796      1503       762      1478       736      1477       837      1345       727      1506       841      1545       852
dram[4]:       1662       882      1499       769      1457       787      1461       732      1568       852      1365       745      1622       860      1563       874
dram[5]:       1552       868      1474       776      1478       785      1529       746      1640       872      1405       789      1678       857      1556       868
dram[6]:       1581       889      1579       818      1479       763      1540       752      1581       847      1392       782      1621       884      1653       879
dram[7]:       1546       880      1612       816      1412       749      1496       747      1570       863      1448       765      1582       870      1731       895
dram[8]:       1564       878      1509       788      1375       746      1556       774      1614       866      1536       776      1602       869      1689       870
dram[9]:       1549       863      1583       809      1458       780      1584       774      1589       865      1551       749      1503       860      1614       881
dram[10]:       1584       846      1688       819      1450       765      1587       771      1480       849      1443       720      1445       826      1641       896
maximum mf latency per bank:
dram[0]:     169875    147891    171195    145304    166569    165999    161366    160933    166560    166127    152968    137340    171083    142682    165994    147913
dram[1]:     170110    147905    145735    145290    166570    166119    161361    160930    166558    165992    152971    137490    171209    142553    165992    147894
dram[2]:     170112    147911    145732    145300    166569    166011    161357    160934    166560    166127    152969    137469    171203    142676    165995    147894
dram[3]:     170112    147905    145738    145285    166586    166133    161366    160909    166557    165994    152975    152799    171201    142547    165989    147890
dram[4]:     170119    147911    171084    145287    166598    166139    161358    160943    166557    166108    152966    152912    171210    142665    165996    147765
dram[5]:     170110    147904    171196    145284    166583    166154    161350    160904    166560    166008    160139    159602    171210    142549    165876    147890
dram[6]:     170112    147911    171082    145285    166583    166138    161348    160782    166573    166127    160251    159805    171206    147589    165993    147763
dram[7]:     169874    147893    171197    145305    166579    166139    161349    160916    166573    166130    160136    159573    171084    147704    165872    147915
dram[8]:     170113    147892    171084    145300    166569    166134    161350    160783    166568    166142    160251    159795    171201    165819    165990    147876
dram[9]:     169874    147904    171198    145305    166569    166010    161347    160905    166560    166131    160139    159578    171085    165947    165872    147904
dram[10]:     170112    147900    171082    145303    166569    166134    161348    160786    166558    165989    160252    159796    171202    142685    165991    147905
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7547258 n_nop=6880184 n_act=21065 n_pre=21049 n_req=156240 n_rd=421608 n_write=203352 bw_util=0.1656
n_activity=2177717 dram_eff=0.574
bk0: 27840a 7291136i bk1: 27820a 7303828i bk2: 27660a 7290852i bk3: 27660a 7300142i bk4: 26516a 7310025i bk5: 26512a 7314648i bk6: 24320a 7325323i bk7: 24316a 7334712i bk8: 24700a 7322895i bk9: 24692a 7324616i bk10: 24716a 7323717i bk11: 24712a 7334215i bk12: 27152a 7300180i bk13: 27132a 7307625i bk14: 27932a 7281134i bk15: 27928a 7288680i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.718609
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7547258 n_nop=6879790 n_act=21172 n_pre=21156 n_req=156285 n_rd=421788 n_write=203352 bw_util=0.1657
n_activity=2183260 dram_eff=0.5727
bk0: 27852a 7289827i bk1: 27840a 7301771i bk2: 27196a 7293041i bk3: 27180a 7304314i bk4: 26976a 7305063i bk5: 26964a 7308789i bk6: 24296a 7326219i bk7: 24292a 7333499i bk8: 24716a 7324965i bk9: 24704a 7328839i bk10: 24788a 7327835i bk11: 24796a 7333708i bk12: 27172a 7297072i bk13: 27144a 7306017i bk14: 27940a 7284593i bk15: 27932a 7290139i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.718247
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7547258 n_nop=6879724 n_act=21071 n_pre=21055 n_req=156352 n_rd=421912 n_write=203496 bw_util=0.1657
n_activity=2176949 dram_eff=0.5746
bk0: 28304a 7284050i bk1: 28288a 7295226i bk2: 27184a 7296166i bk3: 27172a 7307020i bk4: 26984a 7305399i bk5: 26980a 7310051i bk6: 24308a 7324848i bk7: 24292a 7332282i bk8: 24716a 7326425i bk9: 24708a 7327586i bk10: 24800a 7323348i bk11: 24800a 7330589i bk12: 27156a 7298774i bk13: 27136a 7309491i bk14: 27544a 7283554i bk15: 27540a 7290659i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.709126
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7547258 n_nop=6879520 n_act=21299 n_pre=21283 n_req=156289 n_rd=421804 n_write=203352 bw_util=0.1657
n_activity=2176515 dram_eff=0.5745
bk0: 28308a 7282071i bk1: 28284a 7294550i bk2: 27192a 7296310i bk3: 27176a 7301513i bk4: 27000a 7303630i bk5: 26984a 7311375i bk6: 24300a 7325867i bk7: 24296a 7328196i bk8: 24732a 7318552i bk9: 24724a 7324700i bk10: 24720a 7327319i bk11: 24716a 7331440i bk12: 27176a 7296535i bk13: 27152a 7300481i bk14: 27524a 7286483i bk15: 27520a 7296028i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.71531
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7547258 n_nop=6879306 n_act=21294 n_pre=21278 n_req=156345 n_rd=421876 n_write=203504 bw_util=0.1657
n_activity=2178930 dram_eff=0.574
bk0: 28304a 7285945i bk1: 28288a 7293654i bk2: 27192a 7297273i bk3: 27176a 7306623i bk4: 26612a 7307463i bk5: 26612a 7313876i bk6: 24752a 7318288i bk7: 24748a 7327203i bk8: 24712a 7320030i bk9: 24712a 7326602i bk10: 24712a 7325390i bk11: 24708a 7336191i bk12: 27156a 7298939i bk13: 27132a 7306190i bk14: 27536a 7288254i bk15: 27524a 7291544i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.709328
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7547258 n_nop=6879492 n_act=21337 n_pre=21321 n_req=156277 n_rd=421756 n_write=203352 bw_util=0.1657
n_activity=2178783 dram_eff=0.5738
bk0: 27840a 7285203i bk1: 27832a 7298191i bk2: 27564a 7293122i bk3: 27552a 7297480i bk4: 26612a 7308639i bk5: 26604a 7312458i bk6: 24736a 7322054i bk7: 24728a 7329038i bk8: 24724a 7319639i bk9: 24716a 7324776i bk10: 24732a 7329386i bk11: 24728a 7338310i bk12: 27164a 7299729i bk13: 27144a 7305629i bk14: 27540a 7288650i bk15: 27540a 7297687i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.712034
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7547258 n_nop=6879952 n_act=21177 n_pre=21161 n_req=156242 n_rd=421616 n_write=203352 bw_util=0.1656
n_activity=2174188 dram_eff=0.5749
bk0: 27824a 7286634i bk1: 27820a 7299917i bk2: 27576a 7290944i bk3: 27548a 7299333i bk4: 26544a 7305961i bk5: 26524a 7315288i bk6: 24756a 7321235i bk7: 24744a 7328244i bk8: 24720a 7323212i bk9: 24720a 7325268i bk10: 24724a 7322483i bk11: 24724a 7332772i bk12: 26696a 7299901i bk13: 26684a 7312913i bk14: 28008a 7282947i bk15: 28004a 7283866i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.7182
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7547258 n_nop=6878776 n_act=21471 n_pre=21455 n_req=156389 n_rd=421908 n_write=203648 bw_util=0.1658
n_activity=2179172 dram_eff=0.5741
bk0: 27828a 7285200i bk1: 27808a 7300420i bk2: 27576a 7292443i bk3: 27568a 7298029i bk4: 26528a 7309594i bk5: 26532a 7313749i bk6: 24756a 7322020i bk7: 24756a 7327488i bk8: 24408a 7321625i bk9: 24400a 7327548i bk10: 25192a 7319045i bk11: 25188a 7328343i bk12: 26688a 7304931i bk13: 26688a 7310845i bk14: 27992a 7283167i bk15: 28000a 7290314i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.707806
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7547258 n_nop=6880252 n_act=21023 n_pre=21007 n_req=156244 n_rd=421624 n_write=203352 bw_util=0.1656
n_activity=2174730 dram_eff=0.5748
bk0: 27828a 7289840i bk1: 27816a 7301988i bk2: 27596a 7292803i bk3: 27584a 7303516i bk4: 26388a 7311795i bk5: 26364a 7316282i bk6: 24760a 7318994i bk7: 24756a 7325455i bk8: 24400a 7325536i bk9: 24392a 7330315i bk10: 25172a 7318934i bk11: 25172a 7325477i bk12: 26704a 7299665i bk13: 26676a 7311741i bk14: 28012a 7282370i bk15: 28004a 7285189i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.715211
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7fde6602d6b0 :  mf: uid=23779272, sid13:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (12284118), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7547258 n_nop=6879584 n_act=21358 n_pre=21342 n_req=156244 n_rd=421622 n_write=203352 bw_util=0.1656
n_activity=2176797 dram_eff=0.5742
bk0: 28276a 7282033i bk1: 28268a 7295911i bk2: 27588a 7292399i bk3: 27574a 7298390i bk4: 26368a 7316454i bk5: 26364a 7317893i bk6: 24760a 7319653i bk7: 24756a 7328799i bk8: 24408a 7324627i bk9: 24400a 7329629i bk10: 25184a 7319023i bk11: 25172a 7327535i bk12: 26696a 7301692i bk13: 26692a 7314058i bk14: 27560a 7284483i bk15: 27556a 7293646i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.713303
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7547258 n_nop=6879378 n_act=21182 n_pre=21166 n_req=156383 n_rd=421884 n_write=203648 bw_util=0.1658
n_activity=2179886 dram_eff=0.5739
bk0: 28264a 7286629i bk1: 28260a 7293725i bk2: 27588a 7294463i bk3: 27580a 7300735i bk4: 26388a 7312655i bk5: 26368a 7317195i bk6: 24764a 7322819i bk7: 24756a 7328525i bk8: 24408a 7327912i bk9: 24404a 7329999i bk10: 24864a 7322703i bk11: 24872a 7331496i bk12: 27152a 7293759i bk13: 27112a 7304623i bk14: 27556a 7291526i bk15: 27548a 7291400i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.712041

========= L2 cache stats =========
L2_cache_bank[0]: Access = 78237, Miss = 52709, Miss_rate = 0.674, Pending_hits = 415, Reservation_fails = 0
L2_cache_bank[1]: Access = 78172, Miss = 52693, Miss_rate = 0.674, Pending_hits = 1383, Reservation_fails = 0
L2_cache_bank[2]: Access = 78209, Miss = 52734, Miss_rate = 0.674, Pending_hits = 369, Reservation_fails = 0
L2_cache_bank[3]: Access = 78218, Miss = 52713, Miss_rate = 0.674, Pending_hits = 1375, Reservation_fails = 0
L2_cache_bank[4]: Access = 78255, Miss = 52749, Miss_rate = 0.674, Pending_hits = 414, Reservation_fails = 0
L2_cache_bank[5]: Access = 78237, Miss = 52729, Miss_rate = 0.674, Pending_hits = 1381, Reservation_fails = 0
L2_cache_bank[6]: Access = 78163, Miss = 52738, Miss_rate = 0.675, Pending_hits = 387, Reservation_fails = 0
L2_cache_bank[7]: Access = 78162, Miss = 52713, Miss_rate = 0.674, Pending_hits = 1371, Reservation_fails = 0
L2_cache_bank[8]: Access = 78264, Miss = 52744, Miss_rate = 0.674, Pending_hits = 419, Reservation_fails = 1
L2_cache_bank[9]: Access = 78283, Miss = 52725, Miss_rate = 0.674, Pending_hits = 1401, Reservation_fails = 0
L2_cache_bank[10]: Access = 78246, Miss = 52728, Miss_rate = 0.674, Pending_hits = 417, Reservation_fails = 0
L2_cache_bank[11]: Access = 78209, Miss = 52711, Miss_rate = 0.674, Pending_hits = 1414, Reservation_fails = 0
L2_cache_bank[12]: Access = 78172, Miss = 52712, Miss_rate = 0.674, Pending_hits = 371, Reservation_fails = 0
L2_cache_bank[13]: Access = 78209, Miss = 52692, Miss_rate = 0.674, Pending_hits = 1395, Reservation_fails = 0
L2_cache_bank[14]: Access = 78320, Miss = 52742, Miss_rate = 0.673, Pending_hits = 391, Reservation_fails = 0
L2_cache_bank[15]: Access = 78320, Miss = 52735, Miss_rate = 0.673, Pending_hits = 1403, Reservation_fails = 0
L2_cache_bank[16]: Access = 78228, Miss = 52715, Miss_rate = 0.674, Pending_hits = 386, Reservation_fails = 0
L2_cache_bank[17]: Access = 78191, Miss = 52691, Miss_rate = 0.674, Pending_hits = 1373, Reservation_fails = 0
L2_cache_bank[18]: Access = 78190, Miss = 52710, Miss_rate = 0.674, Pending_hits = 372, Reservation_fails = 0
L2_cache_bank[19]: Access = 78227, Miss = 52696, Miss_rate = 0.674, Pending_hits = 1369, Reservation_fails = 0
L2_cache_bank[20]: Access = 78320, Miss = 52746, Miss_rate = 0.673, Pending_hits = 407, Reservation_fails = 1
L2_cache_bank[21]: Access = 78320, Miss = 52725, Miss_rate = 0.673, Pending_hits = 1381, Reservation_fails = 0
L2_total_cache_accesses = 1721152
L2_total_cache_misses = 1159850
L2_total_cache_miss_rate = 0.6739
L2_total_cache_pending_hits = 19594
L2_total_cache_reservation_fails = 2
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 539118
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19426
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 602664
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2272
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 557168
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 141
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1161208
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 559440
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.015
L2_cache_fill_port_util = 0.052

icnt_total_pkts_mem_to_simt=5528784
icnt_total_pkts_simt_to_mem=3958912
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.55437
	minimum = 6
	maximum = 42
Network latency average = 8.43115
	minimum = 6
	maximum = 42
Slowest packet = 3350187
Flit latency average = 6.89438
	minimum = 6
	maximum = 38
Slowest flit = 9251361
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.02396
	minimum = 0.0189603 (at node 0)
	maximum = 0.0284404 (at node 11)
Accepted packet rate average = 0.02396
	minimum = 0.0189603 (at node 0)
	maximum = 0.0284404 (at node 11)
Injected flit rate average = 0.0660374
	minimum = 0.0436911 (at node 0)
	maximum = 0.0875367 (at node 42)
Accepted flit rate average= 0.0660374
	minimum = 0.0607965 (at node 0)
	maximum = 0.0911948 (at node 11)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.57744 (37 samples)
	minimum = 6 (37 samples)
	maximum = 48.027 (37 samples)
Network latency average = 8.43418 (37 samples)
	minimum = 6 (37 samples)
	maximum = 45.2703 (37 samples)
Flit latency average = 6.90583 (37 samples)
	minimum = 6 (37 samples)
	maximum = 41.5405 (37 samples)
Fragmentation average = 0 (37 samples)
	minimum = 0 (37 samples)
	maximum = 0 (37 samples)
Injected packet rate average = 0.0227349 (37 samples)
	minimum = 0.0179908 (37 samples)
	maximum = 0.0269862 (37 samples)
Accepted packet rate average = 0.0227349 (37 samples)
	minimum = 0.0179908 (37 samples)
	maximum = 0.0269862 (37 samples)
Injected flit rate average = 0.0626608 (37 samples)
	minimum = 0.041457 (37 samples)
	maximum = 0.0830615 (37 samples)
Accepted flit rate average = 0.0626608 (37 samples)
	minimum = 0.0576881 (37 samples)
	maximum = 0.0865319 (37 samples)
Injected packet size average = 2.75615 (37 samples)
Accepted packet size average = 2.75615 (37 samples)
Hops average = 1 (37 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 48 min, 43 sec (10123 sec)
gpgpu_simulation_rate = 105443 (inst/sec)
gpgpu_simulation_rate = 1213 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 38: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 38 
gpu_sim_cycle = 39118
gpu_sim_insn = 28848876
gpu_ipc =     737.4834
gpu_tot_sim_cycle = 12545387
gpu_tot_sim_insn = 1096257288
gpu_tot_ipc =      87.3833
gpu_tot_issued_cta = 2432
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 19706
partiton_reqs_in_parallel = 860596
partiton_reqs_in_parallel_total    = 89420518
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       7.1964
partiton_reqs_in_parallel_util = 860596
partiton_reqs_in_parallel_util_total    = 89420518
gpu_sim_cycle_parition_util = 39118
gpu_tot_sim_cycle_parition_util    = 4064569
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1721152
L2_BW  =     112.6805 GB/Sec
L2_BW_total  =      13.3551 GB/Sec
gpu_total_sim_rate=107202

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 22010664
	L1I_total_cache_misses = 2440
	L1I_total_cache_miss_rate = 0.0001
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 68096
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0240
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 66464
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 22008224
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2440
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 68096
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 22010664
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
183429, 176311, 176580, 182990, 183460, 176346, 176623, 182963, 48351, 46388, 46579, 30123, 
gpgpu_n_tot_thrd_icount = 1266138112
gpgpu_n_tot_w_icount = 39566816
gpgpu_n_stall_shd_mem = 14821
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1192592
gpgpu_n_mem_write_global = 574560
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 29115904
gpgpu_n_store_insn = 18098640
gpgpu_n_shmem_insn = 119900944
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2179072
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1226
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 12151
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1129853	W0_Idle:3038708	W0_Scoreboard:185321499	W1:2298240	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:15510840	W32:21757736
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9540736 {8:1192592,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 78140160 {136:574560,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 134613632 {40:287280,136:905312,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4596480 {8:574560,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 446 
maxdqlatency = 0 
maxmflatency = 171210 
averagemflatency = 1151 
max_icnt2mem_latency = 170961 
max_icnt2sh_latency = 12545386 
mrq_lat_table:798977 	126736 	84454 	195846 	235048 	177998 	101833 	43185 	1837 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1130285 	618751 	1158 	18 	104 	162 	159 	695 	2110 	9971 	3767 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	44 	1596104 	72788 	442 	0 	81286 	1 	1 	4 	38 	98 	152 	159 	714 	2101 	9970 	3754 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1000971 	188690 	2957 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	252 	2016 	6004 	82448 	241920 	241920 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3826 	236 	14 	1 	3 	3 	7 	28 	131 	453 	134 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    325633    325265    350478    350014    291247    291356    336053    335594    418343    417887    307915    307794    363622    363158    321496    321957 
dram[1]:    325633    325277    350598    350132    291237    291228    336047    335589    418330    417764    307906    307781    363625    363160    321481    321947 
dram[2]:    325625    325266    350479    350016    291246    291354    336050    335587    418338    417880    307915    307794    363629    363051    360542    361005 
dram[3]:    325627    325265    350590    350125    291238    291237    336047    335590    418222    417760    307915    307795    363625    363161    321492    360978 
dram[4]:    325636    325270    350476    350012    291245    291354    336046    335584    418338    417870    308016    308027    363516    363047    321608    360996 
dram[5]:    325625    325263    350597    350133    291246    291451    336046    335589    418211    417756    307798    307679    363635    363172    321483    321944 
dram[6]:    325625    325263    350590    350019    291244    291355    336051    335592    418326    417873    308022    308031    363509    363040    321605    322072 
dram[7]:    325628    325262    350590    350122    291244    291354    336049    335586    418215    417762    307786    307679    363633    363169    321484    321946 
dram[8]:    325627    325262    350601    350133    291247    291465    336056    335596    418339    417881    308012    308016    363513    363051    321601    322056 
dram[9]:    325627    325263    350598    350029    291245    291355    336053    335597    418339    417886    307792    307671    363628    363164    321490    321946 
dram[10]:    325631    325263    350590    350127    291245    291237    336045    335584    418323    417860    307905    307800    363627    363163    321489    321946 
average row accesses per activate:
dram[0]:  7.517945  7.195418  7.519858  7.461647  7.091230  7.100566  7.254949  7.102325  7.401420  7.388189  7.240712  7.048983  8.193958  7.955985  7.087244  7.044678 
dram[1]:  7.621969  7.814923  6.931818  6.910666  6.740473  6.507614  8.227314  7.947917  7.614761  7.680851  6.836616  6.823144  7.627959  7.484386  7.558139  7.225741 
dram[2]:  7.791577  7.620112  7.759730  7.553936  6.786376  6.904441  7.526705  7.164319  7.817652  7.379717  7.245749  6.894118  8.047619  7.782477  6.814887  6.671736 
dram[3]:  7.591794  7.799142  7.106923  7.055820  6.744415  6.650033  8.125998  7.701430  7.372841  7.308171  6.859662  6.889299  7.714286  7.502183  7.328691  6.973492 
dram[4]:  7.813887  7.700776  7.726528  7.356281  6.625000  6.509373  7.397951  7.276744  7.589329  7.305837  7.367009  7.343037  7.625000  7.609306  6.866928  6.703185 
dram[5]:  7.465409  7.290785  7.237834  7.176751  6.864349  6.729947  7.986383  7.772991  6.976969  7.150800  7.228328  6.973861  7.877006  7.651076  7.089562  6.903606 
dram[6]:  8.139482  7.605413  7.496806  7.588785  6.565643  6.519793  7.651997  7.563255  7.753922  7.590946  7.305947  7.404441  7.249640  7.170107  6.952197  6.772184 
dram[7]:  7.320082  7.286689  7.089262  6.916175  7.275887  6.812881  8.045416  7.889916  6.567567  6.589579  7.356649  7.190083  8.125000  7.816136  6.852229  6.797220 
dram[8]:  7.683453  7.566974  7.452750  7.655797  6.711978  6.510777  7.984694  7.824167  7.642384  7.407705  7.324656  7.319051  7.555472  7.416790  7.292006  6.871647 
dram[9]:  7.301874  7.218399  7.187755  7.084507  7.271335  7.049505  7.709360  7.584006  6.780470  6.783982  7.458301  7.230536  8.106999  7.958926  6.813066  6.686984 
dram[10]:  7.790000  7.772630  7.342599  7.305671  6.748309  6.554241  8.173194  8.052316  7.388000  6.948081  7.167555  7.147305  7.502183  7.366238  7.184175  6.941331 
average row locality = 1765914/242148 = 7.292705
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      7149      7144      7107      7107      6816      6815      6237      6236      6345      6343      6353      6352      6964      6959      7170      7169 
dram[1]:      7152      7149      6988      6984      6934      6931      6231      6230      6349      6346      6371      6373      6969      6962      7172      7170 
dram[2]:      7268      7264      6985      6982      6936      6935      6234      6230      6349      6347      6374      6374      6965      6960      7071      7070 
dram[3]:      7269      7263      6987      6983      6940      6936      6232      6231      6353      6351      6353      6352      6970      6964      7066      7065 
dram[4]:      7268      7264      6987      6983      6840      6840      6348      6347      6348      6348      6351      6350      6965      6959      7069      7066 
dram[5]:      7149      7147      7083      7080      6840      6838      6344      6342      6351      6349      6356      6355      6967      6962      7070      7070 
dram[6]:      7145      7144      7086      7079      6822      6817      6349      6346      6350      6350      6354      6354      6847      6844      7190      7189 
dram[7]:      7146      7141      7086      7084      6818      6819      6349      6349      6270      6268      6474      6473      6845      6845      7186      7188 
dram[8]:      7146      7143      7091      7088      6782      6776      6350      6349      6268      6266      6469      6469      6849      6842      7191      7189 
dram[9]:      7261      7259      7089      7086      6777      6776      6350      6349      6271      6269      6472      6469      6847      6846      7075      7074 
dram[10]:      7258      7257      7089      7087      6782      6777      6351      6349      6271      6270      6390      6392      6964      6954      7074      7072 
total reads: 1191354
bank skew: 7269/6230 = 1.17
chip skew: 108344/108266 = 1.00
number of total write accesses:
dram[0]:      3534      3534      3496      3496      3211      3211      2926      2926      3040      3040      3002      3002      3344      3344      3553      3553 
dram[1]:      3534      3534      3382      3382      3325      3325      2926      2926      3040      3040      3002      3002      3344      3344      3553      3553 
dram[2]:      3648      3648      3382      3382      3325      3325      2926      2926      3040      3040      3002      3002      3344      3344      3458      3458 
dram[3]:      3648      3648      3382      3382      3325      3325      2926      2926      3040      3040      2983      2983      3344      3344      3458      3458 
dram[4]:      3648      3648      3382      3382      3230      3230      3040      3040      3040      3040      2983      2983      3344      3344      3458      3458 
dram[5]:      3534      3534      3477      3477      3230      3230      3040      3040      3040      3040      2983      2983      3344      3344      3458      3458 
dram[6]:      3534      3534      3477      3477      3230      3230      3040      3040      3040      3040      2983      2983      3230      3230      3572      3572 
dram[7]:      3534      3534      3477      3477      3230      3230      3040      3040      2964      2964      3097      3097      3230      3230      3572      3572 
dram[8]:      3534      3534      3477      3477      3192      3192      3040      3040      2964      2964      3097      3097      3230      3230      3572      3572 
dram[9]:      3648      3648      3477      3477      3192      3192      3040      3040      2964      2964      3097      3097      3230      3230      3458      3458 
dram[10]:      3648      3648      3477      3477      3192      3192      3040      3040      2964      2964      3021      3021      3344      3344      3458      3458 
total reads: 574560
bank skew: 3648/2926 = 1.25
chip skew: 52288/52212 = 1.00
average mf latency per bank:
dram[0]:       1587       864      1583       761      1361       735      1452       742      1464       825      1406       710      1464       808      1597       847
dram[1]:       1501       820      1506       784      1409       734      1528       758      1554       854      1409       700      1508       828      1524       832
dram[2]:       1584       834      1513       789      1485       761      1487       725      1512       833      1404       717      1454       815      1480       830
dram[3]:       1635       851      1543       780      1467       747      1446       723      1444       820      1316       713      1475       826      1511       835
dram[4]:       1624       864      1464       754      1422       771      1429       719      1533       835      1334       731      1588       844      1528       857
dram[5]:       1517       851      1440       761      1443       769      1495       733      1602       854      1373       773      1642       842      1522       851
dram[6]:       1545       872      1542       802      1444       748      1506       739      1545       831      1361       767      1587       868      1616       862
dram[7]:       1511       863      1574       800      1379       734      1463       734      1534       846      1415       751      1549       854      1691       878
dram[8]:       1528       861      1474       772      1343       732      1522       760      1577       848      1501       761      1568       853      1651       853
dram[9]:       1514       846      1546       793      1423       764      1550       759      1553       848      1516       735      1471       844      1578       863
dram[10]:       1548       830      1648       803      1416       750      1552       757      1446       832      1411       707      1415       811      1605       879
maximum mf latency per bank:
dram[0]:     169875    147891    171195    145304    166569    165999    161366    160933    166560    166127    152968    137340    171083    142682    165994    147913
dram[1]:     170110    147905    145735    145290    166570    166119    161361    160930    166558    165992    152971    137490    171209    142553    165992    147894
dram[2]:     170112    147911    145732    145300    166569    166011    161357    160934    166560    166127    152969    137469    171203    142676    165995    147894
dram[3]:     170112    147905    145738    145285    166586    166133    161366    160909    166557    165994    152975    152799    171201    142547    165989    147890
dram[4]:     170119    147911    171084    145287    166598    166139    161358    160943    166557    166108    152966    152912    171210    142665    165996    147765
dram[5]:     170110    147904    171196    145284    166583    166154    161350    160904    166560    166008    160139    159602    171210    142549    165876    147890
dram[6]:     170112    147911    171082    145285    166583    166138    161348    160782    166573    166127    160251    159805    171206    147589    165993    147763
dram[7]:     169874    147893    171197    145305    166579    166139    161349    160916    166573    166130    160136    159573    171084    147704    165872    147915
dram[8]:     170113    147892    171084    145300    166569    166134    161350    160783    166568    166142    160251    159795    171201    165819    165990    147876
dram[9]:     169874    147904    171198    145305    166569    166010    161347    160905    166560    166131    160139    159578    171085    165947    165872    147904
dram[10]:     170112    147900    171082    145303    166569    166134    161348    160786    166558    165989    160252    159796    171202    142685    165991    147905
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7619893 n_nop=6934275 n_act=21861 n_pre=21845 n_req=160478 n_rd=433064 n_write=208848 bw_util=0.1685
n_activity=2236783 dram_eff=0.574
bk0: 28596a 7356472i bk1: 28576a 7369313i bk2: 28428a 7356346i bk3: 28428a 7365726i bk4: 27264a 7375730i bk5: 27260a 7379992i bk6: 24948a 7391240i bk7: 24944a 7401138i bk8: 25380a 7389170i bk9: 25372a 7391045i bk10: 25412a 7389916i bk11: 25408a 7400515i bk12: 27856a 7366297i bk13: 27836a 7374045i bk14: 28680a 7346213i bk15: 28676a 7354158i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.735487
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc01ef080, atomic=0 1 entries : 0x7fde66348b70 :  mf: uid=24421916, sid21:w08, part=1, addr=0xc01ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (12545386), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7619893 n_nop=6933899 n_act=21960 n_pre=21944 n_req=160523 n_rd=433242 n_write=208848 bw_util=0.1685
n_activity=2242202 dram_eff=0.5727
bk0: 28608a 7355236i bk1: 28596a 7367697i bk2: 27952a 7358228i bk3: 27936a 7369884i bk4: 27736a 7370056i bk5: 27722a 7374034i bk6: 24924a 7392340i bk7: 24920a 7400239i bk8: 25396a 7391036i bk9: 25384a 7395230i bk10: 25484a 7393715i bk11: 25492a 7400012i bk12: 27876a 7362807i bk13: 27848a 7372058i bk14: 28688a 7349669i bk15: 28680a 7355397i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.736423
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7619893 n_nop=6933755 n_act=21889 n_pre=21873 n_req=160594 n_rd=433376 n_write=209000 bw_util=0.1686
n_activity=2235980 dram_eff=0.5746
bk0: 29072a 7349131i bk1: 29056a 7360497i bk2: 27940a 7361663i bk3: 27928a 7372795i bk4: 27744a 7370651i bk5: 27740a 7375273i bk6: 24936a 7391045i bk7: 24920a 7399142i bk8: 25396a 7392520i bk9: 25388a 7394285i bk10: 25496a 7389269i bk11: 25496a 7397130i bk12: 27860a 7364631i bk13: 27840a 7375471i bk14: 28284a 7348826i bk15: 28280a 7355994i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.725867
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7619893 n_nop=6933647 n_act=22077 n_pre=22061 n_req=160527 n_rd=433260 n_write=208848 bw_util=0.1685
n_activity=2235754 dram_eff=0.5744
bk0: 29076a 7347203i bk1: 29052a 7359995i bk2: 27948a 7361466i bk3: 27932a 7367064i bk4: 27760a 7369058i bk5: 27744a 7376597i bk6: 24928a 7392085i bk7: 24924a 7394639i bk8: 25412a 7384942i bk9: 25404a 7391306i bk10: 25412a 7393708i bk11: 25408a 7397828i bk12: 27880a 7362118i bk13: 27856a 7366717i bk14: 28264a 7351760i bk15: 28260a 7361074i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.734368
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7619893 n_nop=6933457 n_act=22060 n_pre=22044 n_req=160583 n_rd=433332 n_write=209000 bw_util=0.1686
n_activity=2237944 dram_eff=0.574
bk0: 29072a 7350933i bk1: 29056a 7359137i bk2: 27948a 7362479i bk3: 27932a 7372333i bk4: 27360a 7372854i bk5: 27360a 7379467i bk6: 25392a 7384697i bk7: 25388a 7393766i bk8: 25392a 7386061i bk9: 25392a 7392873i bk10: 25404a 7391555i bk11: 25400a 7402428i bk12: 27860a 7364552i bk13: 27836a 7372298i bk14: 28276a 7353245i bk15: 28264a 7356715i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.726741
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7619893 n_nop=6933595 n_act=22127 n_pre=22111 n_req=160515 n_rd=433212 n_write=208848 bw_util=0.1685
n_activity=2237514 dram_eff=0.5739
bk0: 28596a 7350081i bk1: 28588a 7363459i bk2: 28332a 7358406i bk3: 28320a 7363146i bk4: 27360a 7373616i bk5: 27352a 7377772i bk6: 25376a 7387964i bk7: 25368a 7395679i bk8: 25404a 7385661i bk9: 25396a 7391315i bk10: 25424a 7395739i bk11: 25420a 7405023i bk12: 27868a 7365697i bk13: 27848a 7371745i bk14: 28280a 7354257i bk15: 28280a 7363021i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.729675
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7619893 n_nop=6934047 n_act=21975 n_pre=21959 n_req=160478 n_rd=433064 n_write=208848 bw_util=0.1685
n_activity=2232857 dram_eff=0.575
bk0: 28580a 7351446i bk1: 28576a 7365082i bk2: 28344a 7356116i bk3: 28316a 7364587i bk4: 27288a 7371104i bk5: 27268a 7380680i bk6: 25396a 7387576i bk7: 25384a 7394646i bk8: 25400a 7389431i bk9: 25400a 7391726i bk10: 25416a 7388904i bk11: 25416a 7399214i bk12: 27388a 7365776i bk13: 27376a 7379311i bk14: 28760a 7348066i bk15: 28756a 7348951i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.736261
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7619893 n_nop=6932843 n_act=22275 n_pre=22259 n_req=160629 n_rd=433364 n_write=209152 bw_util=0.1686
n_activity=2237776 dram_eff=0.5742
bk0: 28584a 7350151i bk1: 28564a 7365889i bk2: 28344a 7357477i bk3: 28336a 7363504i bk4: 27272a 7374905i bk5: 27276a 7379052i bk6: 25396a 7387736i bk7: 25396a 7393587i bk8: 25080a 7387893i bk9: 25072a 7394139i bk10: 25896a 7385040i bk11: 25892a 7394566i bk12: 27380a 7370629i bk13: 27380a 7376990i bk14: 28744a 7348570i bk15: 28752a 7355850i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.726458
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7619893 n_nop=6934403 n_act=21793 n_pre=21777 n_req=160480 n_rd=433072 n_write=208848 bw_util=0.1685
n_activity=2233856 dram_eff=0.5747
bk0: 28584a 7355141i bk1: 28572a 7367499i bk2: 28364a 7358066i bk3: 28352a 7369010i bk4: 27128a 7376950i bk5: 27104a 7381891i bk6: 25400a 7384974i bk7: 25396a 7391745i bk8: 25072a 7392097i bk9: 25064a 7396882i bk10: 25876a 7384944i bk11: 25876a 7391987i bk12: 27396a 7365875i bk13: 27368a 7378222i bk14: 28764a 7347426i bk15: 28756a 7350253i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.732924
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7619893 n_nop=6933649 n_act=22166 n_pre=22150 n_req=160482 n_rd=433080 n_write=208848 bw_util=0.1685
n_activity=2235457 dram_eff=0.5743
bk0: 29044a 7346975i bk1: 29036a 7360909i bk2: 28356a 7357403i bk3: 28344a 7363704i bk4: 27108a 7381497i bk5: 27104a 7383343i bk6: 25400a 7385444i bk7: 25396a 7395149i bk8: 25084a 7390649i bk9: 25076a 7396167i bk10: 25888a 7384966i bk11: 25876a 7393704i bk12: 27388a 7367780i bk13: 27384a 7380270i bk14: 28300a 7350023i bk15: 28296a 7358896i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.731482
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7619893 n_nop=6933477 n_act=21966 n_pre=21950 n_req=160625 n_rd=433348 n_write=209152 bw_util=0.1686
n_activity=2239315 dram_eff=0.5738
bk0: 29032a 7351998i bk1: 29028a 7359073i bk2: 28356a 7359650i bk3: 28348a 7365966i bk4: 27128a 7377967i bk5: 27108a 7382674i bk6: 25404a 7388962i bk7: 25396a 7395014i bk8: 25084a 7394167i bk9: 25080a 7396264i bk10: 25560a 7388606i bk11: 25568a 7397724i bk12: 27856a 7359753i bk13: 27816a 7370901i bk14: 28296a 7356900i bk15: 28288a 7356839i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.7303

========= L2 cache stats =========
L2_cache_bank[0]: Access = 80350, Miss = 54141, Miss_rate = 0.674, Pending_hits = 421, Reservation_fails = 0
L2_cache_bank[1]: Access = 80284, Miss = 54125, Miss_rate = 0.674, Pending_hits = 1391, Reservation_fails = 0
L2_cache_bank[2]: Access = 80322, Miss = 54166, Miss_rate = 0.674, Pending_hits = 376, Reservation_fails = 0
L2_cache_bank[3]: Access = 80332, Miss = 54145, Miss_rate = 0.674, Pending_hits = 1386, Reservation_fails = 0
L2_cache_bank[4]: Access = 80370, Miss = 54182, Miss_rate = 0.674, Pending_hits = 419, Reservation_fails = 0
L2_cache_bank[5]: Access = 80351, Miss = 54162, Miss_rate = 0.674, Pending_hits = 1392, Reservation_fails = 0
L2_cache_bank[6]: Access = 80275, Miss = 54170, Miss_rate = 0.675, Pending_hits = 392, Reservation_fails = 0
L2_cache_bank[7]: Access = 80275, Miss = 54145, Miss_rate = 0.674, Pending_hits = 1383, Reservation_fails = 0
L2_cache_bank[8]: Access = 80379, Miss = 54176, Miss_rate = 0.674, Pending_hits = 426, Reservation_fails = 1
L2_cache_bank[9]: Access = 80398, Miss = 54157, Miss_rate = 0.674, Pending_hits = 1414, Reservation_fails = 0
L2_cache_bank[10]: Access = 80360, Miss = 54160, Miss_rate = 0.674, Pending_hits = 421, Reservation_fails = 0
L2_cache_bank[11]: Access = 80322, Miss = 54143, Miss_rate = 0.674, Pending_hits = 1423, Reservation_fails = 0
L2_cache_bank[12]: Access = 80284, Miss = 54143, Miss_rate = 0.674, Pending_hits = 375, Reservation_fails = 0
L2_cache_bank[13]: Access = 80322, Miss = 54123, Miss_rate = 0.674, Pending_hits = 1406, Reservation_fails = 0
L2_cache_bank[14]: Access = 80436, Miss = 54174, Miss_rate = 0.674, Pending_hits = 397, Reservation_fails = 0
L2_cache_bank[15]: Access = 80436, Miss = 54167, Miss_rate = 0.673, Pending_hits = 1414, Reservation_fails = 0
L2_cache_bank[16]: Access = 80341, Miss = 54146, Miss_rate = 0.674, Pending_hits = 392, Reservation_fails = 0
L2_cache_bank[17]: Access = 80303, Miss = 54122, Miss_rate = 0.674, Pending_hits = 1382, Reservation_fails = 1
L2_cache_bank[18]: Access = 80303, Miss = 54142, Miss_rate = 0.674, Pending_hits = 378, Reservation_fails = 0
L2_cache_bank[19]: Access = 80341, Miss = 54128, Miss_rate = 0.674, Pending_hits = 1379, Reservation_fails = 0
L2_cache_bank[20]: Access = 80436, Miss = 54179, Miss_rate = 0.674, Pending_hits = 412, Reservation_fails = 1
L2_cache_bank[21]: Access = 80436, Miss = 54158, Miss_rate = 0.673, Pending_hits = 1389, Reservation_fails = 0
L2_total_cache_accesses = 1767656
L2_total_cache_misses = 1191354
L2_total_cache_miss_rate = 0.6740
L2_total_cache_pending_hits = 19768
L2_total_cache_reservation_fails = 3
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 553944
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19600
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 619048
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2272
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 572288
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 141
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1192592
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 574560
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.053

icnt_total_pkts_mem_to_simt=5678144
icnt_total_pkts_simt_to_mem=4065896
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.53001
	minimum = 6
	maximum = 44
Network latency average = 8.40398
	minimum = 6
	maximum = 42
Slowest packet = 3443064
Flit latency average = 6.8649
	minimum = 6
	maximum = 38
Slowest flit = 9631076
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0237769
	minimum = 0.0188153 (at node 0)
	maximum = 0.028223 (at node 19)
Accepted packet rate average = 0.0237769
	minimum = 0.0188153 (at node 0)
	maximum = 0.028223 (at node 19)
Injected flit rate average = 0.0655326
	minimum = 0.0433571 (at node 0)
	maximum = 0.0868676 (at node 42)
Accepted flit rate average= 0.0655326
	minimum = 0.0603318 (at node 0)
	maximum = 0.0904977 (at node 19)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.57619 (38 samples)
	minimum = 6 (38 samples)
	maximum = 47.9211 (38 samples)
Network latency average = 8.43338 (38 samples)
	minimum = 6 (38 samples)
	maximum = 45.1842 (38 samples)
Flit latency average = 6.90475 (38 samples)
	minimum = 6 (38 samples)
	maximum = 41.4474 (38 samples)
Fragmentation average = 0 (38 samples)
	minimum = 0 (38 samples)
	maximum = 0 (38 samples)
Injected packet rate average = 0.0227623 (38 samples)
	minimum = 0.0180125 (38 samples)
	maximum = 0.0270187 (38 samples)
Accepted packet rate average = 0.0227623 (38 samples)
	minimum = 0.0180125 (38 samples)
	maximum = 0.0270187 (38 samples)
Injected flit rate average = 0.0627364 (38 samples)
	minimum = 0.041507 (38 samples)
	maximum = 0.0831617 (38 samples)
Accepted flit rate average = 0.0627364 (38 samples)
	minimum = 0.0577576 (38 samples)
	maximum = 0.0866362 (38 samples)
Injected packet size average = 2.75615 (38 samples)
Accepted packet size average = 2.75615 (38 samples)
Hops average = 1 (38 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 50 min, 26 sec (10226 sec)
gpgpu_simulation_rate = 107202 (inst/sec)
gpgpu_simulation_rate = 1226 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 39: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 39 
gpu_sim_cycle = 38853
gpu_sim_insn = 28848876
gpu_ipc =     742.5135
gpu_tot_sim_cycle = 12806390
gpu_tot_sim_insn = 1125106164
gpu_tot_ipc =      87.8551
gpu_tot_issued_cta = 2496
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 20124
partiton_reqs_in_parallel = 854766
partiton_reqs_in_parallel_total    = 90281114
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       7.1164
partiton_reqs_in_parallel_util = 854766
partiton_reqs_in_parallel_util_total    = 90281114
gpu_sim_cycle_parition_util = 38853
gpu_tot_sim_cycle_parition_util    = 4103687
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1767656
L2_BW  =     113.4490 GB/Sec
L2_BW_total  =      13.4272 GB/Sec
gpu_total_sim_rate=108926

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 22589892
	L1I_total_cache_misses = 2440
	L1I_total_cache_miss_rate = 0.0001
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 69888
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0234
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 68256
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 22587452
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2440
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 69888
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 22589892
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
188258, 180948, 181228, 187799, 188292, 180981, 181273, 187784, 53187, 51030, 51239, 34952, 
gpgpu_n_tot_thrd_icount = 1299457536
gpgpu_n_tot_w_icount = 40608048
gpgpu_n_stall_shd_mem = 14850
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1223976
gpgpu_n_mem_write_global = 589680
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 29882112
gpgpu_n_store_insn = 18574920
gpgpu_n_shmem_insn = 123056232
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2236416
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1255
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 12151
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1160169	W0_Idle:3053863	W0_Scoreboard:186445885	W1:2358720	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:15919020	W32:22330308
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9791808 {8:1223976,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 80196480 {136:589680,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 138156096 {40:294840,136:929136,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4717440 {8:589680,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 446 
maxdqlatency = 0 
maxmflatency = 171210 
averagemflatency = 1127 
max_icnt2mem_latency = 170961 
max_icnt2sh_latency = 12806389 
mrq_lat_table:820505 	130796 	87009 	200182 	240389 	182521 	104848 	44366 	1922 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1163160 	632350 	1188 	18 	104 	162 	159 	695 	2110 	9971 	3767 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	45 	1640465 	74908 	464 	0 	81286 	1 	1 	4 	38 	98 	152 	159 	714 	2101 	9970 	3754 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1027118 	193842 	3042 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	252 	2016 	6004 	82448 	241920 	257040 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3902 	237 	14 	1 	3 	3 	7 	28 	131 	453 	134 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    325633    325265    350478    350014    291247    291356    336053    335594    418343    417887    307915    307794    363622    363158    321496    321957 
dram[1]:    325633    325277    350598    350132    291237    291228    336047    335589    418330    417764    307906    307781    363625    363160    321481    321947 
dram[2]:    325625    325266    350479    350016    291246    291354    336050    335587    418338    417880    307915    307794    363629    363051    360542    361005 
dram[3]:    325627    325265    350590    350125    291238    291237    336047    335590    418222    417760    307915    307795    363625    363161    321492    360978 
dram[4]:    325636    325270    350476    350012    291245    291354    336046    335584    418338    417870    308016    308027    363516    363047    321608    360996 
dram[5]:    325625    325263    350597    350133    291246    291451    336046    335589    418211    417756    307798    307679    363635    363172    321483    321944 
dram[6]:    325625    325263    350590    350019    291244    291355    336051    335592    418326    417873    308022    308031    363509    363040    321605    322072 
dram[7]:    325628    325262    350590    350122    291244    291354    336049    335586    418215    417762    307786    307679    363633    363169    321484    321946 
dram[8]:    325627    325262    350601    350133    291247    291465    336056    335596    418339    417881    308012    308016    363513    363051    321601    322056 
dram[9]:    325627    325263    350598    350029    291245    291355    336053    335597    418339    417886    307792    307671    363628    363164    321490    321946 
dram[10]:    325631    325263    350590    350127    291245    291237    336045    335584    418323    417860    307905    307800    363627    363163    321489    321946 
average row accesses per activate:
dram[0]:  7.651780  7.326203  7.636938  7.578397  7.211930  7.221364  7.388540  7.234435  7.530102  7.516784  7.359663  7.166542  8.343307  8.103290  7.201439  7.158648 
dram[1]:  7.756719  7.951414  7.043709  7.022457  6.859100  6.623818  8.369217  8.087705  7.745177  7.811841  6.953001  6.939394  7.771994  7.627070  7.674564  7.330892 
dram[2]:  7.929229  7.756233  7.876297  7.669553  6.905450  7.024716  7.662867  7.297130  7.949670  7.508184  7.365237  7.010933  8.195669  7.928144  6.925689  6.781682 
dram[3]:  7.727586  7.936924  7.219959  7.168577  6.863014  6.767696  8.267136  7.839167  7.489511  7.424499  6.976693  7.006584  7.847520  7.634006  7.442149  7.085246 
dram[4]:  7.951739  7.837649  7.842920  7.470836  6.741999  6.625161  7.534375  7.411991  7.707200  7.422188  7.487881  7.463757  7.769062  7.753294  6.987072  6.813367 
dram[5]:  7.598752  7.422478  7.352342  7.290909  6.983762  6.848042  8.128161  7.912972  7.091244  7.266214  7.348159  7.091784  8.011338  7.783982  7.201865  7.014925 
dram[6]:  8.278701  7.740113  7.623505  7.705338  6.682231  6.635953  7.790792  7.701278  7.872549  7.708800  7.426357  7.525530  7.388731  7.298097  7.074264  6.884112 
dram[7]:  7.452074  7.418416  7.202793  7.028553  7.399426  6.932032  8.187606  8.030807  6.677942  6.700141  7.479055  7.311244  8.259171  7.948580  6.964691  6.909318 
dram[8]:  7.818830  7.701335  7.579021  7.772597  6.829659  6.626459  8.126369  7.964492  7.759214  7.523431  7.446889  7.441243  7.697623  7.546647  7.416779  6.984197 
dram[9]:  7.434927  7.350624  7.301887  7.198007  7.394356  7.170527  7.848658  7.722178  6.891636  6.895196  7.581467  7.352060  8.241050  8.092188  6.923816  6.796983 
dram[10]:  7.927762  7.910247  7.467953  7.430727  6.866353  6.670365  8.316380  8.194563  7.502771  7.060358  7.287547  7.267118  7.645021  7.507802  7.296896  7.052837 
average row locality = 1812538/244366 = 7.417308
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      7338      7333      7291      7291      6989      6988      6410      6409      6511      6509      6515      6514      7156      7151      7362      7361 
dram[1]:      7341      7338      7169      7165      7110      7107      6404      6403      6515      6512      6534      6536      7161      7154      7364      7362 
dram[2]:      7460      7456      7166      7163      7112      7111      6407      6403      6515      6513      6537      6537      7157      7152      7260      7259 
dram[3]:      7461      7455      7168      7164      7116      7112      6405      6404      6519      6517      6516      6515      7162      7156      7255      7254 
dram[4]:      7460      7456      7168      7164      7014      7014      6524      6523      6514      6514      6514      6513      7157      7151      7258      7255 
dram[5]:      7338      7336      7266      7263      7014      7012      6520      6518      6517      6515      6519      6518      7159      7154      7259      7259 
dram[6]:      7334      7333      7269      7262      6996      6991      6525      6522      6516      6516      6517      6517      7036      7033      7382      7381 
dram[7]:      7335      7330      7269      7267      6992      6993      6525      6525      6434      6432      6640      6639      7034      7034      7378      7380 
dram[8]:      7335      7332      7274      7271      6955      6949      6526      6525      6432      6430      6635      6635      7038      7031      7383      7381 
dram[9]:      7453      7451      7272      7269      6950      6949      6526      6525      6434      6432      6638      6635      7036      7035      7264      7263 
dram[10]:      7450      7449      7272      7270      6955      6950      6527      6525      6434      6433      6554      6556      7156      7146      7263      7261 
total reads: 1222858
bank skew: 7461/6403 = 1.17
chip skew: 111208/111128 = 1.00
number of total write accesses:
dram[0]:      3627      3627      3584      3584      3288      3288      3003      3003      3120      3120      3082      3082      3440      3440      3649      3649 
dram[1]:      3627      3627      3467      3467      3405      3405      3003      3003      3120      3120      3082      3082      3440      3440      3649      3649 
dram[2]:      3744      3744      3467      3467      3405      3405      3003      3003      3120      3120      3082      3082      3440      3440      3551      3551 
dram[3]:      3744      3744      3467      3467      3405      3405      3003      3003      3120      3120      3063      3063      3440      3440      3551      3551 
dram[4]:      3744      3744      3467      3467      3308      3308      3120      3120      3120      3120      3063      3063      3440      3440      3551      3551 
dram[5]:      3627      3627      3564      3564      3308      3308      3120      3120      3120      3120      3063      3063      3440      3440      3551      3551 
dram[6]:      3627      3627      3564      3564      3308      3308      3120      3120      3120      3120      3063      3063      3323      3323      3668      3668 
dram[7]:      3627      3627      3564      3564      3308      3308      3120      3120      3042      3042      3180      3180      3323      3323      3668      3668 
dram[8]:      3627      3627      3564      3564      3269      3269      3120      3120      3042      3042      3180      3180      3323      3323      3668      3668 
dram[9]:      3744      3744      3564      3564      3269      3269      3120      3120      3042      3042      3180      3180      3323      3323      3551      3551 
dram[10]:      3744      3744      3564      3564      3269      3269      3120      3120      3042      3042      3102      3102      3440      3440      3551      3551 
total reads: 589680
bank skew: 3744/3003 = 1.25
chip skew: 53664/53586 = 1.00
average mf latency per bank:
dram[0]:       1552       847      1549       748      1333       722      1419       728      1432       810      1376       697      1430       792      1561       830
dram[1]:       1468       804      1474       770      1380       722      1493       744      1520       838      1379       688      1473       811      1490       816
dram[2]:       1549       818      1481       775      1454       747      1453       712      1479       817      1374       704      1421       799      1448       814
dram[3]:       1599       835      1510       766      1437       734      1414       710      1413       805      1288       700      1441       809      1477       819
dram[4]:       1588       848      1434       741      1393       757      1397       705      1499       820      1306       718      1551       827      1494       840
dram[5]:       1484       835      1409       747      1413       756      1461       719      1567       838      1344       759      1603       825      1488       835
dram[6]:       1511       855      1509       787      1415       735      1472       725      1511       815      1332       753      1550       850      1579       845
dram[7]:       1478       846      1541       785      1351       722      1430       720      1501       830      1385       737      1513       837      1653       861
dram[8]:       1495       844      1443       759      1316       719      1487       746      1543       832      1468       748      1531       836      1613       837
dram[9]:       1481       830      1513       779      1394       751      1514       745      1519       832      1483       722      1437       827      1543       847
dram[10]:       1514       814      1613       788      1387       737      1517       743      1415       817      1380       695      1382       795      1569       862
maximum mf latency per bank:
dram[0]:     169875    147891    171195    145304    166569    165999    161366    160933    166560    166127    152968    137340    171083    142682    165994    147913
dram[1]:     170110    147905    145735    145290    166570    166119    161361    160930    166558    165992    152971    137490    171209    142553    165992    147894
dram[2]:     170112    147911    145732    145300    166569    166011    161357    160934    166560    166127    152969    137469    171203    142676    165995    147894
dram[3]:     170112    147905    145738    145285    166586    166133    161366    160909    166557    165994    152975    152799    171201    142547    165989    147890
dram[4]:     170119    147911    171084    145287    166598    166139    161358    160943    166557    166108    152966    152912    171210    142665    165996    147765
dram[5]:     170110    147904    171196    145284    166583    166154    161350    160904    166560    166008    160139    159602    171210    142549    165876    147890
dram[6]:     170112    147911    171082    145285    166583    166138    161348    160782    166573    166127    160251    159805    171206    147589    165993    147763
dram[7]:     169874    147893    171197    145305    166579    166139    161349    160916    166573    166130    160136    159573    171084    147704    165872    147915
dram[8]:     170113    147892    171084    145300    166569    166134    161350    160783    166568    166142    160251    159795    171201    165819    165990    147876
dram[9]:     169874    147904    171198    145305    166569    166010    161347    160905    166560    166131    160139    159578    171085    165947    165872    147904
dram[10]:     170112    147900    171082    145303    166569    166134    161348    160786    166558    165989    160252    159796    171202    142685    165991    147905
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7692036 n_nop=6989078 n_act=22059 n_pre=22043 n_req=164714 n_rd=444512 n_write=214344 bw_util=0.1713
n_activity=2292530 dram_eff=0.5748
bk0: 29352a 7421831i bk1: 29332a 7435105i bk2: 29164a 7421991i bk3: 29164a 7431702i bk4: 27956a 7442223i bk5: 27952a 7446017i bk6: 25640a 7457334i bk7: 25636a 7468042i bk8: 26044a 7455592i bk9: 26036a 7457232i bk10: 26060a 7456508i bk11: 26056a 7467187i bk12: 28624a 7431237i bk13: 28604a 7439722i bk14: 29448a 7411062i bk15: 29444a 7419627i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.747887
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7692036 n_nop=6988688 n_act=22160 n_pre=22144 n_req=164761 n_rd=444700 n_write=214344 bw_util=0.1714
n_activity=2297895 dram_eff=0.5736
bk0: 29364a 7420654i bk1: 29352a 7433645i bk2: 28676a 7423907i bk3: 28660a 7435937i bk4: 28440a 7436068i bk5: 28428a 7440442i bk6: 25616a 7458644i bk7: 25612a 7466881i bk8: 26060a 7457030i bk9: 26048a 7461580i bk10: 26136a 7460432i bk11: 26144a 7466837i bk12: 28644a 7428051i bk13: 28616a 7437410i bk14: 29456a 7414785i bk15: 29448a 7420689i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.749237
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7692036 n_nop=6988550 n_act=22087 n_pre=22071 n_req=164832 n_rd=444832 n_write=214496 bw_util=0.1714
n_activity=2291726 dram_eff=0.5754
bk0: 29840a 7414519i bk1: 29824a 7426715i bk2: 28664a 7427344i bk3: 28652a 7439006i bk4: 28448a 7436993i bk5: 28444a 7441759i bk6: 25628a 7456920i bk7: 25612a 7465854i bk8: 26060a 7458849i bk9: 26052a 7460431i bk10: 26148a 7455545i bk11: 26148a 7464281i bk12: 28628a 7430094i bk13: 28608a 7441248i bk14: 29040a 7414359i bk15: 29036a 7421738i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.738092
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7692036 n_nop=6988426 n_act=22283 n_pre=22267 n_req=164765 n_rd=444716 n_write=214344 bw_util=0.1714
n_activity=2291280 dram_eff=0.5753
bk0: 29844a 7412534i bk1: 29820a 7425972i bk2: 28672a 7427273i bk3: 28656a 7433109i bk4: 28464a 7435416i bk5: 28448a 7442919i bk6: 25620a 7458474i bk7: 25616a 7461112i bk8: 26076a 7451258i bk9: 26068a 7457556i bk10: 26064a 7459810i bk11: 26060a 7464405i bk12: 28648a 7427484i bk13: 28624a 7431975i bk14: 29020a 7417093i bk15: 29016a 7426356i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.74653
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7692036 n_nop=6988232 n_act=22260 n_pre=22244 n_req=164825 n_rd=444796 n_write=214504 bw_util=0.1714
n_activity=2293889 dram_eff=0.5748
bk0: 29840a 7416528i bk1: 29824a 7424928i bk2: 28672a 7428005i bk3: 28656a 7438545i bk4: 28056a 7439315i bk5: 28056a 7446188i bk6: 26096a 7450993i bk7: 26092a 7459880i bk8: 26056a 7451836i bk9: 26056a 7459417i bk10: 26056a 7458375i bk11: 26052a 7469588i bk12: 28628a 7429931i bk13: 28604a 7438246i bk14: 29032a 7418828i bk15: 29020a 7422253i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.738595
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7692036 n_nop=6988374 n_act=22333 n_pre=22317 n_req=164753 n_rd=444668 n_write=214344 bw_util=0.1713
n_activity=2293223 dram_eff=0.5747
bk0: 29352a 7415544i bk1: 29344a 7429438i bk2: 29064a 7424435i bk3: 29052a 7428895i bk4: 28056a 7439836i bk5: 28048a 7444402i bk6: 26080a 7454471i bk7: 26072a 7462243i bk8: 26068a 7451969i bk9: 26060a 7457474i bk10: 26076a 7462329i bk11: 26072a 7471852i bk12: 28636a 7430694i bk13: 28616a 7437070i bk14: 29036a 7419644i bk15: 29036a 7428568i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.742586
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7692036 n_nop=6988838 n_act=22175 n_pre=22159 n_req=164716 n_rd=444520 n_write=214344 bw_util=0.1713
n_activity=2288555 dram_eff=0.5758
bk0: 29336a 7416565i bk1: 29332a 7430938i bk2: 29076a 7421889i bk3: 29048a 7430585i bk4: 27984a 7437647i bk5: 27964a 7447641i bk6: 26100a 7453604i bk7: 26088a 7461263i bk8: 26064a 7455873i bk9: 26064a 7457963i bk10: 26068a 7455255i bk11: 26068a 7466066i bk12: 28144a 7431214i bk13: 28132a 7445257i bk14: 29528a 7413213i bk15: 29524a 7414575i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.748567
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7692036 n_nop=6987606 n_act=22481 n_pre=22465 n_req=164871 n_rd=444828 n_write=214656 bw_util=0.1715
n_activity=2293416 dram_eff=0.5751
bk0: 29340a 7416015i bk1: 29320a 7431815i bk2: 29076a 7423467i bk3: 29068a 7429268i bk4: 27968a 7441089i bk5: 27972a 7445507i bk6: 26100a 7454447i bk7: 26100a 7460412i bk8: 25736a 7454241i bk9: 25728a 7460526i bk10: 26560a 7451311i bk11: 26556a 7461386i bk12: 28136a 7435942i bk13: 28136a 7442667i bk14: 29512a 7413911i bk15: 29520a 7421580i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.738808
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7692036 n_nop=6989194 n_act=21993 n_pre=21977 n_req=164718 n_rd=444528 n_write=214344 bw_util=0.1713
n_activity=2289297 dram_eff=0.5756
bk0: 29340a 7420757i bk1: 29328a 7433569i bk2: 29096a 7423392i bk3: 29084a 7435334i bk4: 27820a 7443325i bk5: 27796a 7448559i bk6: 26104a 7450838i bk7: 26100a 7457994i bk8: 25728a 7458403i bk9: 25720a 7463417i bk10: 26540a 7451203i bk11: 26540a 7457555i bk12: 28152a 7431210i bk13: 28124a 7444004i bk14: 29532a 7412669i bk15: 29524a 7415580i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.745225
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7fde66dabc20 :  mf: uid=25064560, sid01:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (12806389), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7692036 n_nop=6988438 n_act=22372 n_pre=22356 n_req=164718 n_rd=444526 n_write=214344 bw_util=0.1713
n_activity=2291112 dram_eff=0.5752
bk0: 29812a 7412386i bk1: 29804a 7426760i bk2: 29088a 7422998i bk3: 29074a 7430110i bk4: 27800a 7448104i bk5: 27796a 7450084i bk6: 26104a 7451342i bk7: 26100a 7461703i bk8: 25736a 7456782i bk9: 25728a 7462683i bk10: 26552a 7451229i bk11: 26540a 7460349i bk12: 28144a 7433360i bk13: 28140a 7445875i bk14: 29056a 7414871i bk15: 29052a 7424051i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.744229
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7692036 n_nop=6988264 n_act=22164 n_pre=22148 n_req=164865 n_rd=444804 n_write=214656 bw_util=0.1715
n_activity=2295016 dram_eff=0.5747
bk0: 29800a 7417397i bk1: 29796a 7424819i bk2: 29088a 7425477i bk3: 29080a 7432102i bk4: 27820a 7444023i bk5: 27800a 7449263i bk6: 26108a 7454898i bk7: 26100a 7461164i bk8: 25736a 7460797i bk9: 25732a 7462938i bk10: 26216a 7454890i bk11: 26224a 7464433i bk12: 28624a 7424636i bk13: 28584a 7436292i bk14: 29052a 7422128i bk15: 29044a 7422690i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.743734

========= L2 cache stats =========
L2_cache_bank[0]: Access = 82463, Miss = 55572, Miss_rate = 0.674, Pending_hits = 424, Reservation_fails = 0
L2_cache_bank[1]: Access = 82396, Miss = 55556, Miss_rate = 0.674, Pending_hits = 1394, Reservation_fails = 0
L2_cache_bank[2]: Access = 82435, Miss = 55598, Miss_rate = 0.674, Pending_hits = 379, Reservation_fails = 0
L2_cache_bank[3]: Access = 82446, Miss = 55577, Miss_rate = 0.674, Pending_hits = 1389, Reservation_fails = 0
L2_cache_bank[4]: Access = 82485, Miss = 55614, Miss_rate = 0.674, Pending_hits = 423, Reservation_fails = 0
L2_cache_bank[5]: Access = 82466, Miss = 55594, Miss_rate = 0.674, Pending_hits = 1396, Reservation_fails = 0
L2_cache_bank[6]: Access = 82388, Miss = 55602, Miss_rate = 0.675, Pending_hits = 395, Reservation_fails = 0
L2_cache_bank[7]: Access = 82387, Miss = 55577, Miss_rate = 0.675, Pending_hits = 1387, Reservation_fails = 0
L2_cache_bank[8]: Access = 82493, Miss = 55609, Miss_rate = 0.674, Pending_hits = 430, Reservation_fails = 1
L2_cache_bank[9]: Access = 82513, Miss = 55590, Miss_rate = 0.674, Pending_hits = 1418, Reservation_fails = 0
L2_cache_bank[10]: Access = 82474, Miss = 55592, Miss_rate = 0.674, Pending_hits = 425, Reservation_fails = 0
L2_cache_bank[11]: Access = 82435, Miss = 55575, Miss_rate = 0.674, Pending_hits = 1426, Reservation_fails = 0
L2_cache_bank[12]: Access = 82396, Miss = 55575, Miss_rate = 0.674, Pending_hits = 377, Reservation_fails = 0
L2_cache_bank[13]: Access = 82435, Miss = 55555, Miss_rate = 0.674, Pending_hits = 1410, Reservation_fails = 0
L2_cache_bank[14]: Access = 82552, Miss = 55607, Miss_rate = 0.674, Pending_hits = 400, Reservation_fails = 0
L2_cache_bank[15]: Access = 82552, Miss = 55600, Miss_rate = 0.674, Pending_hits = 1418, Reservation_fails = 0
L2_cache_bank[16]: Access = 82455, Miss = 55578, Miss_rate = 0.674, Pending_hits = 395, Reservation_fails = 0
L2_cache_bank[17]: Access = 82416, Miss = 55554, Miss_rate = 0.674, Pending_hits = 1385, Reservation_fails = 1
L2_cache_bank[18]: Access = 82415, Miss = 55573, Miss_rate = 0.674, Pending_hits = 381, Reservation_fails = 0
L2_cache_bank[19]: Access = 82454, Miss = 55559, Miss_rate = 0.674, Pending_hits = 1382, Reservation_fails = 0
L2_cache_bank[20]: Access = 82552, Miss = 55611, Miss_rate = 0.674, Pending_hits = 416, Reservation_fails = 1
L2_cache_bank[21]: Access = 82552, Miss = 55590, Miss_rate = 0.673, Pending_hits = 1393, Reservation_fails = 0
L2_total_cache_accesses = 1814160
L2_total_cache_misses = 1222858
L2_total_cache_miss_rate = 0.6741
L2_total_cache_pending_hits = 19843
L2_total_cache_reservation_fails = 3
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 568869
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19675
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 635432
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2272
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 587408
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 141
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1223976
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 589680
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.054

icnt_total_pkts_mem_to_simt=5827504
icnt_total_pkts_simt_to_mem=4172880
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.59497
	minimum = 6
	maximum = 53
Network latency average = 8.46658
	minimum = 6
	maximum = 48
Slowest packet = 3541003
Flit latency average = 6.94431
	minimum = 6
	maximum = 44
Slowest flit = 9828330
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0239391
	minimum = 0.0189437 (at node 5)
	maximum = 0.0284155 (at node 0)
Accepted packet rate average = 0.0239391
	minimum = 0.0189437 (at node 5)
	maximum = 0.0284155 (at node 0)
Injected flit rate average = 0.0659796
	minimum = 0.0436528 (at node 5)
	maximum = 0.0874601 (at node 42)
Accepted flit rate average= 0.0659796
	minimum = 0.0607433 (at node 5)
	maximum = 0.091115 (at node 0)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.57667 (39 samples)
	minimum = 6 (39 samples)
	maximum = 48.0513 (39 samples)
Network latency average = 8.43424 (39 samples)
	minimum = 6 (39 samples)
	maximum = 45.2564 (39 samples)
Flit latency average = 6.90576 (39 samples)
	minimum = 6 (39 samples)
	maximum = 41.5128 (39 samples)
Fragmentation average = 0 (39 samples)
	minimum = 0 (39 samples)
	maximum = 0 (39 samples)
Injected packet rate average = 0.0227925 (39 samples)
	minimum = 0.0180364 (39 samples)
	maximum = 0.0270545 (39 samples)
Accepted packet rate average = 0.0227925 (39 samples)
	minimum = 0.0180364 (39 samples)
	maximum = 0.0270545 (39 samples)
Injected flit rate average = 0.0628195 (39 samples)
	minimum = 0.041562 (39 samples)
	maximum = 0.0832719 (39 samples)
Accepted flit rate average = 0.0628195 (39 samples)
	minimum = 0.0578342 (39 samples)
	maximum = 0.0867511 (39 samples)
Injected packet size average = 2.75615 (39 samples)
Accepted packet size average = 2.75615 (39 samples)
Hops average = 1 (39 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 52 min, 9 sec (10329 sec)
gpgpu_simulation_rate = 108926 (inst/sec)
gpgpu_simulation_rate = 1239 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 40: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 40 
gpu_sim_cycle = 39079
gpu_sim_insn = 28848876
gpu_ipc =     738.2194
gpu_tot_sim_cycle = 13067619
gpu_tot_sim_insn = 1153955040
gpu_tot_ipc =      88.3064
gpu_tot_issued_cta = 2560
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 20803
partiton_reqs_in_parallel = 859738
partiton_reqs_in_parallel_total    = 91135880
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       7.0400
partiton_reqs_in_parallel_util = 859738
partiton_reqs_in_parallel_util_total    = 91135880
gpu_sim_cycle_parition_util = 39079
gpu_tot_sim_cycle_parition_util    = 4142540
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1814160
L2_BW  =     112.7929 GB/Sec
L2_BW_total  =      13.4960 GB/Sec
gpu_total_sim_rate=110616

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 23169120
	L1I_total_cache_misses = 2440
	L1I_total_cache_miss_rate = 0.0001
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 71680
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0228
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 70048
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 23166680
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2440
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 71680
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 23169120
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
193085, 185594, 185875, 192610, 193119, 185620, 185920, 192600, 53187, 51030, 51239, 34952, 
gpgpu_n_tot_thrd_icount = 1332776960
gpgpu_n_tot_w_icount = 41649280
gpgpu_n_stall_shd_mem = 14882
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1255360
gpgpu_n_mem_write_global = 604800
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 30648320
gpgpu_n_store_insn = 19051200
gpgpu_n_shmem_insn = 126211520
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2293760
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1287
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 12151
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1190345	W0_Idle:3069156	W0_Scoreboard:187584659	W1:2419200	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:16327200	W32:22902880
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 10042880 {8:1255360,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 82252800 {136:604800,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 141698560 {40:302400,136:952960,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4838400 {8:604800,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 446 
maxdqlatency = 0 
maxmflatency = 171210 
averagemflatency = 1105 
max_icnt2mem_latency = 170961 
max_icnt2sh_latency = 13067618 
mrq_lat_table:839838 	133378 	89147 	205866 	247471 	187771 	107857 	45885 	1949 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1192095 	649903 	1204 	18 	104 	162 	159 	695 	2110 	9971 	3767 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	46 	1684775 	77075 	490 	0 	81286 	1 	1 	4 	38 	98 	152 	159 	714 	2101 	9970 	3754 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1053563 	198695 	3127 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	252 	2016 	6004 	82448 	241920 	272160 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3978 	239 	14 	1 	3 	3 	7 	28 	131 	453 	134 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    325633    325265    350478    350014    291247    291356    336053    335594    418343    417887    307915    307794    363622    363158    321496    321957 
dram[1]:    325633    325277    350598    350132    291237    291228    336047    335589    418330    417764    307906    307781    363625    363160    321481    321947 
dram[2]:    325625    325266    350479    350016    291246    291354    336050    335587    418338    417880    307915    307794    363629    363051    360542    361005 
dram[3]:    325627    325265    350590    350125    291238    291237    336047    335590    418222    417760    307915    307795    363625    363161    321492    360978 
dram[4]:    325636    325270    350476    350012    291245    291354    336046    335584    418338    417870    308016    308027    363516    363047    321608    360996 
dram[5]:    325625    325263    350597    350133    291246    291451    336046    335589    418211    417756    307798    307679    363635    363172    321483    321944 
dram[6]:    325625    325263    350590    350019    291244    291355    336051    335592    418326    417873    308022    308031    363509    363040    321605    322072 
dram[7]:    325628    325262    350590    350122    291244    291354    336049    335586    418215    417762    307786    307679    363633    363169    321484    321946 
dram[8]:    325627    325262    350601    350133    291247    291465    336056    335596    418339    417881    308012    308016    363513    363051    321601    322056 
dram[9]:    325627    325263    350598    350029    291245    291355    336053    335597    418339    417886    307792    307671    363628    363164    321490    321946 
dram[10]:    325631    325263    350590    350127    291245    291237    336045    335584    418323    417860    307905    307800    363627    363163    321489    321946 
average row accesses per activate:
dram[0]:  7.553391  7.243556  7.604223  7.547668  7.127616  7.146243  7.308333  7.161099  7.457358  7.444612  7.268635  7.064562  8.252472  8.011078  7.140418  7.099371 
dram[1]:  7.653061  7.859539  6.980818  6.969348  6.796728  6.571516  8.325562  8.040033  7.662791  7.738450  6.891061  6.849410  7.705465  7.566248  7.603367  7.255141 
dram[2]:  7.791186  7.658667  7.829986  7.630769  6.841039  6.954926  7.605678  7.242675  7.895368  7.447626  7.295640  6.917309  8.123503  7.843818  6.838371  6.717576 
dram[3]:  7.641623  7.862423  7.168089  7.109446  6.783428  6.700993  8.226962  7.787560  7.407491  7.345468  6.941384  6.901685  7.755714  7.583508  7.367021  6.998736 
dram[4]:  7.855092  7.767410  7.775641  7.408690  6.688328  6.560025  7.453997  7.337045  7.650155  7.376120  7.422205  7.399096  7.702626  7.676575  6.905296  6.747869 
dram[5]:  7.523077  7.344872  7.261920  7.231620  6.919713  6.781190  8.098361  7.877193  7.027008  7.225877  7.288362  7.022143  7.958211  7.727920  7.127975  6.923173 
dram[6]:  8.206570  7.678962  7.560163  7.638488  6.613750  6.553284  7.698598  7.625000  7.833598  7.687403  7.374343  7.480974  7.321601  7.195387  6.968019  6.804204 
dram[7]:  7.402238  7.350556  7.137998  6.988687  7.315353  6.851684  8.155941  7.978208  6.618107  6.621253  7.419735  7.217049  8.228860  7.915672  6.914530  6.836452 
dram[8]:  7.722528  7.631364  7.507422  7.681630  6.735086  6.558750  8.030869  7.876494  7.695962  7.458173  7.367228  7.361842  7.606452  7.472868  7.329237  6.916361 
dram[9]:  7.343350  7.253948  7.261096  7.160979  7.328911  7.085753  7.765907  7.645011  6.842364  6.836146  7.517910  7.266234  8.160769  7.993971  6.862005  6.724075 
dram[10]:  7.842896  7.815521  7.391362  7.375331  6.778567  6.600629  8.252921  8.149217  7.427807  6.994245  7.221574  7.181159  7.562369  7.431117  7.247059  6.994322 
average row locality = 1859162/253058 = 7.346782
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      7527      7522      7483      7483      7176      7175      6567      6566      6681      6679      6689      6688      7332      7327      7549      7548 
dram[1]:      7530      7527      7358      7354      7300      7297      6561      6560      6685      6682      6708      6710      7337      7330      7551      7549 
dram[2]:      7652      7648      7355      7352      7302      7301      6564      6560      6685      6683      6711      6711      7333      7328      7445      7444 
dram[3]:      7653      7647      7357      7353      7306      7302      6562      6561      6689      6687      6689      6688      7338      7332      7440      7439 
dram[4]:      7652      7648      7357      7353      7201      7201      6684      6683      6684      6684      6687      6686      7333      7327      7443      7440 
dram[5]:      7527      7525      7458      7455      7201      7199      6680      6678      6687      6685      6692      6691      7335      7330      7444      7444 
dram[6]:      7523      7522      7461      7454      7182      7177      6685      6682      6686      6686      6690      6690      7209      7206      7570      7569 
dram[7]:      7524      7519      7461      7459      7178      7179      6685      6685      6602      6600      6816      6815      7207      7207      7566      7568 
dram[8]:      7524      7521      7466      7463      7140      7134      6686      6685      6600      6598      6811      6811      7211      7204      7571      7569 
dram[9]:      7645      7643      7464      7461      7135      7134      6686      6685      6603      6601      6814      6811      7209      7208      7449      7448 
dram[10]:      7642      7641      7464      7462      7140      7135      6687      6685      6603      6602      6728      6730      7332      7322      7448      7446 
total reads: 1254362
bank skew: 7653/6560 = 1.17
chip skew: 114074/113992 = 1.00
number of total write accesses:
dram[0]:      3720      3720      3680      3680      3380      3380      3080      3080      3200      3200      3160      3160      3520      3520      3740      3740 
dram[1]:      3720      3720      3560      3560      3500      3500      3080      3080      3200      3200      3160      3160      3520      3520      3740      3740 
dram[2]:      3840      3840      3560      3560      3500      3500      3080      3080      3200      3200      3160      3160      3520      3520      3640      3640 
dram[3]:      3840      3840      3560      3560      3500      3500      3080      3080      3200      3200      3140      3140      3520      3520      3640      3640 
dram[4]:      3840      3840      3560      3560      3400      3400      3200      3200      3200      3200      3140      3140      3520      3520      3640      3640 
dram[5]:      3720      3720      3660      3660      3400      3400      3200      3200      3200      3200      3140      3140      3520      3520      3640      3640 
dram[6]:      3720      3720      3660      3660      3400      3400      3200      3200      3200      3200      3140      3140      3400      3400      3760      3760 
dram[7]:      3720      3720      3660      3660      3400      3400      3200      3200      3120      3120      3260      3260      3400      3400      3760      3760 
dram[8]:      3720      3720      3660      3660      3360      3360      3200      3200      3120      3120      3260      3260      3400      3400      3760      3760 
dram[9]:      3840      3840      3660      3660      3360      3360      3200      3200      3120      3120      3260      3260      3400      3400      3640      3640 
dram[10]:      3840      3840      3660      3660      3360      3360      3200      3200      3120      3120      3180      3180      3520      3520      3640      3640 
total reads: 604800
bank skew: 3840/3080 = 1.25
chip skew: 55040/54960 = 1.00
average mf latency per bank:
dram[0]:       1519       831      1515       734      1304       709      1390       715      1401       795      1347       685      1402       779      1528       816
dram[1]:       1437       790      1441       756      1350       708      1462       731      1487       822      1350       676      1444       798      1459       802
dram[2]:       1516       803      1449       761      1421       733      1424       700      1447       802      1344       692      1393       785      1417       799
dram[3]:       1564       820      1477       752      1405       720      1385       698      1383       790      1261       688      1412       796      1446       804
dram[4]:       1554       832      1402       727      1362       743      1368       694      1467       804      1279       705      1520       813      1463       825
dram[5]:       1453       819      1379       734      1382       742      1431       707      1533       823      1316       746      1571       811      1456       819
dram[6]:       1479       839      1476       772      1383       721      1442       713      1478       800      1304       740      1519       835      1546       829
dram[7]:       1447       831      1506       771      1321       709      1401       708      1469       814      1355       724      1483       823      1618       845
dram[8]:       1463       829      1412       745      1287       706      1457       733      1509       817      1437       734      1501       822      1579       822
dram[9]:       1450       814      1480       764      1363       737      1483       732      1486       816      1451       709      1409       813      1510       831
dram[10]:       1482       799      1577       774      1356       723      1485       730      1385       802      1351       683      1355       781      1535       846
maximum mf latency per bank:
dram[0]:     169875    147891    171195    145304    166569    165999    161366    160933    166560    166127    152968    137340    171083    142682    165994    147913
dram[1]:     170110    147905    145735    145290    166570    166119    161361    160930    166558    165992    152971    137490    171209    142553    165992    147894
dram[2]:     170112    147911    145732    145300    166569    166011    161357    160934    166560    166127    152969    137469    171203    142676    165995    147894
dram[3]:     170112    147905    145738    145285    166586    166133    161366    160909    166557    165994    152975    152799    171201    142547    165989    147890
dram[4]:     170119    147911    171084    145287    166598    166139    161358    160943    166557    166108    152966    152912    171210    142665    165996    147765
dram[5]:     170110    147904    171196    145284    166583    166154    161350    160904    166560    166008    160139    159602    171210    142549    165876    147890
dram[6]:     170112    147911    171082    145285    166583    166138    161348    160782    166573    166127    160251    159805    171206    147589    165993    147763
dram[7]:     169874    147893    171197    145305    166579    166139    161349    160916    166573    166130    160136    159573    171084    147704    165872    147915
dram[8]:     170113    147892    171084    145300    166569    166134    161350    160783    166568    166142    160251    159795    171201    165819    165990    147876
dram[9]:     169874    147904    171198    145305    166569    166010    161347    160905    166560    166131    160139    159578    171085    165947    165872    147904
dram[10]:     170112    147900    171082    145303    166569    166134    161348    160786    166558    165989    160252    159796    171202    142685    165991    147905
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7764599 n_nop=7043097 n_act=22855 n_pre=22839 n_req=168952 n_rd=455968 n_write=219840 bw_util=0.1741
n_activity=2352453 dram_eff=0.5746
bk0: 30108a 7487267i bk1: 30088a 7500747i bk2: 29932a 7487042i bk3: 29932a 7497374i bk4: 28704a 7507800i bk5: 28700a 7511749i bk6: 26268a 7524015i bk7: 26264a 7535110i bk8: 26724a 7521925i bk9: 26716a 7523608i bk10: 26756a 7522855i bk11: 26752a 7533701i bk12: 29328a 7497125i bk13: 29308a 7505629i bk14: 30196a 7476394i bk15: 30192a 7484792i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.762581
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc01ef080, atomic=0 1 entries : 0x7fde675bd6c0 :  mf: uid=25707204, sid09:w08, part=1, addr=0xc01ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (13067618), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7764599 n_nop=7042732 n_act=22944 n_pre=22928 n_req=168999 n_rd=456155 n_write=219840 bw_util=0.1741
n_activity=2357500 dram_eff=0.5735
bk0: 30120a 7485883i bk1: 30108a 7499079i bk2: 29432a 7489143i bk3: 29416a 7501439i bk4: 29200a 7501333i bk5: 29187a 7506129i bk6: 26244a 7525172i bk7: 26240a 7533791i bk8: 26740a 7523445i bk9: 26728a 7528063i bk10: 26832a 7526581i bk11: 26840a 7533102i bk12: 29348a 7493815i bk13: 29320a 7503375i bk14: 30204a 7479864i bk15: 30196a 7486151i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.764589
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7764599 n_nop=7042561 n_act=22879 n_pre=22863 n_req=169074 n_rd=456296 n_write=220000 bw_util=0.1742
n_activity=2351010 dram_eff=0.5753
bk0: 30608a 7479825i bk1: 30592a 7491689i bk2: 29420a 7492981i bk3: 29408a 7504559i bk4: 29208a 7502414i bk5: 29204a 7507468i bk6: 26256a 7523325i bk7: 26240a 7532618i bk8: 26740a 7525136i bk9: 26732a 7527537i bk10: 26844a 7521885i bk11: 26844a 7530607i bk12: 29332a 7495756i bk13: 29312a 7507188i bk14: 29780a 7479428i bk15: 29776a 7487133i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.753334
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents
MSHR: tag=0xc01ef280, atomic=0 1 entries : 0x7fde66d331f0 :  mf: uid=25707203, sid09:w09, part=3, addr=0xc01ef280, load , size=128, unknown  status = IN_PARTITION_DRAM (13067613), 

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7764599 n_nop=7042449 n_act=23077 n_pre=23061 n_req=169003 n_rd=456172 n_write=219840 bw_util=0.1741
n_activity=2350891 dram_eff=0.5751
bk0: 30612a 7477776i bk1: 30588a 7491378i bk2: 29428a 7492818i bk3: 29412a 7498588i bk4: 29224a 7500885i bk5: 29208a 7508650i bk6: 26248a 7524763i bk7: 26244a 7528108i bk8: 26756a 7517564i bk9: 26748a 7524180i bk10: 26756a 7526452i bk11: 26752a 7530990i bk12: 29352a 7492812i bk13: 29328a 7498404i bk14: 29760a 7482390i bk15: 29756a 7491637i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.76217
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7764599 n_nop=7042271 n_act=23046 n_pre=23030 n_req=169063 n_rd=456252 n_write=220000 bw_util=0.1742
n_activity=2352830 dram_eff=0.5748
bk0: 30608a 7481705i bk1: 30592a 7490524i bk2: 29428a 7492835i bk3: 29412a 7504271i bk4: 28804a 7504799i bk5: 28804a 7511608i bk6: 26736a 7516990i bk7: 26732a 7526299i bk8: 26736a 7518181i bk9: 26736a 7525964i bk10: 26748a 7524615i bk11: 26744a 7536003i bk12: 29332a 7495761i bk13: 29308a 7504630i bk14: 29772a 7483949i bk15: 29760a 7487726i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.7546
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7764599 n_nop=7042429 n_act=23111 n_pre=23095 n_req=168991 n_rd=456124 n_write=219840 bw_util=0.1741
n_activity=2352571 dram_eff=0.5747
bk0: 30108a 7480942i bk1: 30100a 7494671i bk2: 29832a 7489517i bk3: 29820a 7494339i bk4: 28804a 7505342i bk5: 28796a 7509860i bk6: 26720a 7520789i bk7: 26712a 7528697i bk8: 26748a 7518165i bk9: 26740a 7523813i bk10: 26768a 7528967i bk11: 26764a 7538433i bk12: 29340a 7496754i bk13: 29320a 7503436i bk14: 29776a 7485027i bk15: 29776a 7494138i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.757587
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7764599 n_nop=7042881 n_act=22963 n_pre=22947 n_req=168952 n_rd=455968 n_write=219840 bw_util=0.1741
n_activity=2347531 dram_eff=0.5758
bk0: 30092a 7481934i bk1: 30088a 7496653i bk2: 29844a 7487283i bk3: 29816a 7496290i bk4: 28728a 7503203i bk5: 28708a 7513652i bk6: 26740a 7519769i bk7: 26728a 7527772i bk8: 26744a 7521698i bk9: 26744a 7524693i bk10: 26760a 7521761i bk11: 26760a 7532771i bk12: 28836a 7497282i bk13: 28824a 7511310i bk14: 30280a 7478004i bk15: 30276a 7480155i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.762998
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7764599 n_nop=7041665 n_act=23253 n_pre=23237 n_req=169111 n_rd=456284 n_write=220160 bw_util=0.1742
n_activity=2352930 dram_eff=0.575
bk0: 30096a 7481512i bk1: 30076a 7497402i bk2: 29844a 7488818i bk3: 29836a 7494894i bk4: 28712a 7506756i bk5: 28716a 7511370i bk6: 26740a 7521139i bk7: 26740a 7527107i bk8: 26408a 7520674i bk9: 26400a 7526933i bk10: 27264a 7517681i bk11: 27260a 7527630i bk12: 28828a 7501583i bk13: 28828a 7508972i bk14: 30264a 7478899i bk15: 30272a 7487021i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.754094
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7764599 n_nop=7043193 n_act=22803 n_pre=22787 n_req=168954 n_rd=455976 n_write=219840 bw_util=0.1741
n_activity=2348824 dram_eff=0.5755
bk0: 30096a 7485802i bk1: 30084a 7499389i bk2: 29864a 7488801i bk3: 29852a 7500746i bk4: 28560a 7509055i bk5: 28536a 7514654i bk6: 26744a 7517135i bk7: 26740a 7524241i bk8: 26400a 7524924i bk9: 26392a 7530189i bk10: 27244a 7517551i bk11: 27244a 7523633i bk12: 28844a 7497304i bk13: 28816a 7510204i bk14: 30284a 7478046i bk15: 30276a 7480906i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.759312
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7764599 n_nop=7042447 n_act=23172 n_pre=23156 n_req=168956 n_rd=455984 n_write=219840 bw_util=0.1741
n_activity=2350655 dram_eff=0.575
bk0: 30580a 7477176i bk1: 30572a 7491973i bk2: 29856a 7488226i bk3: 29844a 7495605i bk4: 28540a 7513873i bk5: 28536a 7515612i bk6: 26744a 7517658i bk7: 26740a 7528304i bk8: 26412a 7522986i bk9: 26404a 7529152i bk10: 27256a 7517508i bk11: 27244a 7526870i bk12: 28836a 7499243i bk13: 28832a 7512171i bk14: 29796a 7480415i bk15: 29792a 7489278i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.759348
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7764599 n_nop=7042275 n_act=22956 n_pre=22940 n_req=169107 n_rd=456268 n_write=220160 bw_util=0.1742
n_activity=2354441 dram_eff=0.5746
bk0: 30568a 7482342i bk1: 30564a 7490145i bk2: 29856a 7490722i bk3: 29848a 7497607i bk4: 28560a 7509955i bk5: 28540a 7515517i bk6: 26748a 7521513i bk7: 26740a 7528038i bk8: 26412a 7526990i bk9: 26408a 7529375i bk10: 26912a 7521173i bk11: 26920a 7530842i bk12: 29328a 7490580i bk13: 29288a 7502362i bk14: 29792a 7487953i bk15: 29784a 7487960i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.758551

========= L2 cache stats =========
L2_cache_bank[0]: Access = 84576, Miss = 57004, Miss_rate = 0.674, Pending_hits = 429, Reservation_fails = 0
L2_cache_bank[1]: Access = 84508, Miss = 56988, Miss_rate = 0.674, Pending_hits = 1401, Reservation_fails = 0
L2_cache_bank[2]: Access = 84548, Miss = 57030, Miss_rate = 0.675, Pending_hits = 387, Reservation_fails = 0
L2_cache_bank[3]: Access = 84560, Miss = 57009, Miss_rate = 0.674, Pending_hits = 1398, Reservation_fails = 0
L2_cache_bank[4]: Access = 84600, Miss = 57047, Miss_rate = 0.674, Pending_hits = 430, Reservation_fails = 0
L2_cache_bank[5]: Access = 84580, Miss = 57027, Miss_rate = 0.674, Pending_hits = 1405, Reservation_fails = 0
L2_cache_bank[6]: Access = 84500, Miss = 57034, Miss_rate = 0.675, Pending_hits = 400, Reservation_fails = 0
L2_cache_bank[7]: Access = 84500, Miss = 57009, Miss_rate = 0.675, Pending_hits = 1394, Reservation_fails = 0
L2_cache_bank[8]: Access = 84608, Miss = 57041, Miss_rate = 0.674, Pending_hits = 437, Reservation_fails = 1
L2_cache_bank[9]: Access = 84628, Miss = 57022, Miss_rate = 0.674, Pending_hits = 1426, Reservation_fails = 0
L2_cache_bank[10]: Access = 84588, Miss = 57024, Miss_rate = 0.674, Pending_hits = 430, Reservation_fails = 0
L2_cache_bank[11]: Access = 84548, Miss = 57007, Miss_rate = 0.674, Pending_hits = 1432, Reservation_fails = 0
L2_cache_bank[12]: Access = 84508, Miss = 57006, Miss_rate = 0.675, Pending_hits = 381, Reservation_fails = 0
L2_cache_bank[13]: Access = 84548, Miss = 56986, Miss_rate = 0.674, Pending_hits = 1416, Reservation_fails = 0
L2_cache_bank[14]: Access = 84668, Miss = 57039, Miss_rate = 0.674, Pending_hits = 406, Reservation_fails = 0
L2_cache_bank[15]: Access = 84668, Miss = 57032, Miss_rate = 0.674, Pending_hits = 1423, Reservation_fails = 0
L2_cache_bank[16]: Access = 84568, Miss = 57009, Miss_rate = 0.674, Pending_hits = 398, Reservation_fails = 0
L2_cache_bank[17]: Access = 84528, Miss = 56985, Miss_rate = 0.674, Pending_hits = 1389, Reservation_fails = 1
L2_cache_bank[18]: Access = 84528, Miss = 57005, Miss_rate = 0.674, Pending_hits = 387, Reservation_fails = 0
L2_cache_bank[19]: Access = 84568, Miss = 56991, Miss_rate = 0.674, Pending_hits = 1388, Reservation_fails = 0
L2_cache_bank[20]: Access = 84668, Miss = 57044, Miss_rate = 0.674, Pending_hits = 422, Reservation_fails = 1
L2_cache_bank[21]: Access = 84668, Miss = 57023, Miss_rate = 0.673, Pending_hits = 1402, Reservation_fails = 0
L2_total_cache_accesses = 1860664
L2_total_cache_misses = 1254362
L2_total_cache_miss_rate = 0.6741
L2_total_cache_pending_hits = 19981
L2_total_cache_reservation_fails = 3
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 583731
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19813
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 651816
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2272
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 602528
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 141
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1255360
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 604800
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.055

icnt_total_pkts_mem_to_simt=5976864
icnt_total_pkts_simt_to_mem=4279864
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.55096
	minimum = 6
	maximum = 62
Network latency average = 8.41649
	minimum = 6
	maximum = 59
Slowest packet = 3693694
Flit latency average = 6.88574
	minimum = 6
	maximum = 55
Slowest flit = 10180534
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0238006
	minimum = 0.0188341 (at node 0)
	maximum = 0.0282512 (at node 7)
Accepted packet rate average = 0.0238006
	minimum = 0.0188341 (at node 0)
	maximum = 0.0282512 (at node 7)
Injected flit rate average = 0.065598
	minimum = 0.0434004 (at node 0)
	maximum = 0.0869543 (at node 42)
Accepted flit rate average= 0.065598
	minimum = 0.060392 (at node 0)
	maximum = 0.0905881 (at node 7)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.57603 (40 samples)
	minimum = 6 (40 samples)
	maximum = 48.4 (40 samples)
Network latency average = 8.43379 (40 samples)
	minimum = 6 (40 samples)
	maximum = 45.6 (40 samples)
Flit latency average = 6.90526 (40 samples)
	minimum = 6 (40 samples)
	maximum = 41.85 (40 samples)
Fragmentation average = 0 (40 samples)
	minimum = 0 (40 samples)
	maximum = 0 (40 samples)
Injected packet rate average = 0.0228177 (40 samples)
	minimum = 0.0180563 (40 samples)
	maximum = 0.0270844 (40 samples)
Accepted packet rate average = 0.0228177 (40 samples)
	minimum = 0.0180563 (40 samples)
	maximum = 0.0270844 (40 samples)
Injected flit rate average = 0.062889 (40 samples)
	minimum = 0.0416079 (40 samples)
	maximum = 0.0833639 (40 samples)
Accepted flit rate average = 0.062889 (40 samples)
	minimum = 0.0578981 (40 samples)
	maximum = 0.086847 (40 samples)
Injected packet size average = 2.75615 (40 samples)
Accepted packet size average = 2.75615 (40 samples)
Hops average = 1 (40 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 53 min, 52 sec (10432 sec)
gpgpu_simulation_rate = 110616 (inst/sec)
gpgpu_simulation_rate = 1252 (cycle/sec)
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 66226 Tlb_hit: 62802 Tlb_miss: 3424 Tlb_hit_rate: 0.948298
Shader1: Tlb_access: 66812 Tlb_hit: 63163 Tlb_miss: 3649 Tlb_hit_rate: 0.945384
Shader2: Tlb_access: 66812 Tlb_hit: 63099 Tlb_miss: 3713 Tlb_hit_rate: 0.944426
Shader3: Tlb_access: 66812 Tlb_hit: 63273 Tlb_miss: 3539 Tlb_hit_rate: 0.947030
Shader4: Tlb_access: 66812 Tlb_hit: 63248 Tlb_miss: 3564 Tlb_hit_rate: 0.946656
Shader5: Tlb_access: 66812 Tlb_hit: 63234 Tlb_miss: 3578 Tlb_hit_rate: 0.946447
Shader6: Tlb_access: 66812 Tlb_hit: 63262 Tlb_miss: 3550 Tlb_hit_rate: 0.946866
Shader7: Tlb_access: 66812 Tlb_hit: 63239 Tlb_miss: 3573 Tlb_hit_rate: 0.946522
Shader8: Tlb_access: 66812 Tlb_hit: 63326 Tlb_miss: 3486 Tlb_hit_rate: 0.947824
Shader9: Tlb_access: 66812 Tlb_hit: 63375 Tlb_miss: 3437 Tlb_hit_rate: 0.948557
Shader10: Tlb_access: 66812 Tlb_hit: 63216 Tlb_miss: 3596 Tlb_hit_rate: 0.946177
Shader11: Tlb_access: 66812 Tlb_hit: 63382 Tlb_miss: 3430 Tlb_hit_rate: 0.948662
Shader12: Tlb_access: 66812 Tlb_hit: 63356 Tlb_miss: 3456 Tlb_hit_rate: 0.948273
Shader13: Tlb_access: 66226 Tlb_hit: 62743 Tlb_miss: 3483 Tlb_hit_rate: 0.947407
Shader14: Tlb_access: 66226 Tlb_hit: 62763 Tlb_miss: 3463 Tlb_hit_rate: 0.947709
Shader15: Tlb_access: 66076 Tlb_hit: 62656 Tlb_miss: 3420 Tlb_hit_rate: 0.948241
Shader16: Tlb_access: 66076 Tlb_hit: 62707 Tlb_miss: 3369 Tlb_hit_rate: 0.949013
Shader17: Tlb_access: 66076 Tlb_hit: 62509 Tlb_miss: 3567 Tlb_hit_rate: 0.946017
Shader18: Tlb_access: 66076 Tlb_hit: 62511 Tlb_miss: 3565 Tlb_hit_rate: 0.946047
Shader19: Tlb_access: 66226 Tlb_hit: 62823 Tlb_miss: 3403 Tlb_hit_rate: 0.948615
Shader20: Tlb_access: 66226 Tlb_hit: 62809 Tlb_miss: 3417 Tlb_hit_rate: 0.948404
Shader21: Tlb_access: 66226 Tlb_hit: 62736 Tlb_miss: 3490 Tlb_hit_rate: 0.947302
Shader22: Tlb_access: 66226 Tlb_hit: 62712 Tlb_miss: 3514 Tlb_hit_rate: 0.946939
Shader23: Tlb_access: 66076 Tlb_hit: 62594 Tlb_miss: 3482 Tlb_hit_rate: 0.947303
Shader24: Tlb_access: 66076 Tlb_hit: 62657 Tlb_miss: 3419 Tlb_hit_rate: 0.948257
Shader25: Tlb_access: 66076 Tlb_hit: 62484 Tlb_miss: 3592 Tlb_hit_rate: 0.945638
Shader26: Tlb_access: 66076 Tlb_hit: 62443 Tlb_miss: 3633 Tlb_hit_rate: 0.945018
Shader27: Tlb_access: 66226 Tlb_hit: 62760 Tlb_miss: 3466 Tlb_hit_rate: 0.947664
Tlb_tot_access: 1860160 Tlb_tot_hit: 1761882, Tlb_tot_miss: 98278, Tlb_tot_hit_rate: 0.947167
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader1: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader2: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader3: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader4: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader5: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader6: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader7: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader8: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader9: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader10: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader11: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader12: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader13: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader14: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader15: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader16: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader17: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader18: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader19: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader20: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader21: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader22: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader23: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader24: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader25: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader26: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader27: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Tlb_tot_valiate: 28672 Tlb_invalidate: 26880, Tlb_tot_evict: 0, Tlb_tot_evict page: 26880
========================================TLB statistics(threshing)==============================
Shader0: Total 0
Shader1: Total 0
Shader2: Total 0
Shader3: Total 0
Shader4: Total 0
Shader5: Total 0
Shader6: Total 0
Shader7: Total 0
Shader8: Total 0
Shader9: Total 0
Shader10: Total 0
Shader11: Total 0
Shader12: Total 0
Shader13: Total 0
Shader14: Total 0
Shader15: Total 0
Shader16: Total 0
Shader17: Total 0
Shader18: Total 0
Shader19: Total 0
Shader20: Total 0
Shader21: Total 0
Shader22: Total 0
Shader23: Total 0
Shader24: Total 0
Shader25: Total 0
Shader26: Total 0
Shader27: Total 0
Tlb_tot_thresh: 0
========================================Page fault statistics==============================
Shader0: Page_table_access:3424 Page_hit: 2839 Page_miss: 585 Page_hit_rate: 0.829147
Shader1: Page_table_access:3649 Page_hit: 2783 Page_miss: 866 Page_hit_rate: 0.762675
Shader2: Page_table_access:3713 Page_hit: 2847 Page_miss: 866 Page_hit_rate: 0.766765
Shader3: Page_table_access:3539 Page_hit: 2633 Page_miss: 906 Page_hit_rate: 0.743995
Shader4: Page_table_access:3564 Page_hit: 2658 Page_miss: 906 Page_hit_rate: 0.745791
Shader5: Page_table_access:3578 Page_hit: 2736 Page_miss: 842 Page_hit_rate: 0.764673
Shader6: Page_table_access:3550 Page_hit: 2708 Page_miss: 842 Page_hit_rate: 0.762817
Shader7: Page_table_access:3573 Page_hit: 2759 Page_miss: 814 Page_hit_rate: 0.772180
Shader8: Page_table_access:3486 Page_hit: 2672 Page_miss: 814 Page_hit_rate: 0.766495
Shader9: Page_table_access:3437 Page_hit: 2968 Page_miss: 469 Page_hit_rate: 0.863544
Shader10: Page_table_access:3596 Page_hit: 3127 Page_miss: 469 Page_hit_rate: 0.869577
Shader11: Page_table_access:3430 Page_hit: 2844 Page_miss: 586 Page_hit_rate: 0.829154
Shader12: Page_table_access:3456 Page_hit: 2870 Page_miss: 586 Page_hit_rate: 0.830440
Shader13: Page_table_access:3483 Page_hit: 2975 Page_miss: 508 Page_hit_rate: 0.854149
Shader14: Page_table_access:3463 Page_hit: 2955 Page_miss: 508 Page_hit_rate: 0.853306
Shader15: Page_table_access:3420 Page_hit: 3047 Page_miss: 373 Page_hit_rate: 0.890936
Shader16: Page_table_access:3369 Page_hit: 2996 Page_miss: 373 Page_hit_rate: 0.889285
Shader17: Page_table_access:3567 Page_hit: 3087 Page_miss: 480 Page_hit_rate: 0.865433
Shader18: Page_table_access:3565 Page_hit: 3085 Page_miss: 480 Page_hit_rate: 0.865358
Shader19: Page_table_access:3403 Page_hit: 2964 Page_miss: 439 Page_hit_rate: 0.870996
Shader20: Page_table_access:3417 Page_hit: 2978 Page_miss: 439 Page_hit_rate: 0.871525
Shader21: Page_table_access:3490 Page_hit: 2988 Page_miss: 502 Page_hit_rate: 0.856160
Shader22: Page_table_access:3514 Page_hit: 3012 Page_miss: 502 Page_hit_rate: 0.857143
Shader23: Page_table_access:3482 Page_hit: 2937 Page_miss: 545 Page_hit_rate: 0.843481
Shader24: Page_table_access:3419 Page_hit: 2874 Page_miss: 545 Page_hit_rate: 0.840597
Shader25: Page_table_access:3592 Page_hit: 3011 Page_miss: 581 Page_hit_rate: 0.838252
Shader26: Page_table_access:3633 Page_hit: 3052 Page_miss: 581 Page_hit_rate: 0.840077
Shader27: Page_table_access:3466 Page_hit: 2881 Page_miss: 585 Page_hit_rate: 0.831218
Page_talbe_tot_access: 98278 Page_tot_hit: 81286, Page_tot_miss 16992, Page_tot_hit_rate: 0.827103 Page_tot_fault: 717 Page_tot_pending: 16275
Total_memory_access_page_fault: 717, Average_latency: 1710670.250000
========================================Page threshing statistics==============================
Page_validate: 1024 Page_evict_diry: 0 Page_evict_not_diry: 0
Page_tot_thresh: 0
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================Rdma statistics==============================
Rdma_read: 0
Rdma_migration_read 0
Rdma_migration_write 0
========================================PCI-e statistics==============================
Pcie_read_utilization: 0.132989
[0-25]: 1.000000, [26-50]: 0.000000, [51-75]: 0.000000, [76-100]: 0.000000
Pcie_write_utilization: 0.000000
[0-25]: -nan, [26-50]: -nan, [51-75]: -nan, [76-100]: -nan
F:   222150----T:  2841862 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(1768.880493)
F:   223546----T:   226151 	 St: c0006000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   226151----T:   228756 	 St: c0167000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   228756----T:   231361 	 St: c0002000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   231361----T:   233966 	 St: c03c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   233966----T:   236571 	 St: c000d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   236571----T:   239176 	 St: c0069000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   239176----T:   241781 	 St: c0000000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   241781----T:   244386 	 St: c0073000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   244386----T:   246991 	 St: c0009000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   246991----T:   249596 	 St: c0051000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   249596----T:   252201 	 St: c0007000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   252201----T:   254806 	 St: c00ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   254806----T:   257411 	 St: c000e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   257411----T:   260016 	 St: c004a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   260016----T:   262621 	 St: c0003000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   262621----T:   265226 	 St: c00ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   265226----T:   267831 	 St: c0001000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   267831----T:   270436 	 St: c0329000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   270436----T:   273041 	 St: c000a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   273041----T:   275646 	 St: c00cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   275646----T:   278251 	 St: c0008000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   278251----T:   280856 	 St: c00ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   280856----T:   283461 	 St: c0016000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   283461----T:   286066 	 St: c03ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   286066----T:   288671 	 St: c0004000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   288671----T:   291276 	 St: c01f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   291276----T:   293881 	 St: c000f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   293881----T:   296486 	 St: c02fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   296486----T:   299091 	 St: c0012000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   299091----T:   301696 	 St: c01e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   301696----T:   304301 	 St: c000b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   304301----T:   306906 	 St: c0146000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   306906----T:   309511 	 St: c001d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   309511----T:   312116 	 St: c007c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   312116----T:   314721 	 St: c0010000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   314721----T:   317326 	 St: c02c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   317326----T:   319931 	 St: c0019000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   319931----T:   322536 	 St: c0054000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   322536----T:   325141 	 St: c0005000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   325141----T:   327746 	 St: c03f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   327746----T:   330351 	 St: c000c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   330351----T:   332956 	 St: c031b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   332956----T:   335561 	 St: c0017000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   335561----T:   338166 	 St: c01e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   338166----T:   340771 	 St: c0013000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   340771----T:   343376 	 St: c01e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   343376----T:   345981 	 St: c0011000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   345981----T:   348586 	 St: c038d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   348586----T:   351191 	 St: c001e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   351191----T:   353796 	 St: c0376000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   353796----T:   356401 	 St: c001a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   356401----T:   359006 	 St: c015a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   359006----T:   361611 	 St: c0014000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   361611----T:   364216 	 St: c012e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   364216----T:   366821 	 St: c0018000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   366821----T:   369426 	 St: c0263000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   369426----T:   372031 	 St: c001b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   372031----T:   374636 	 St: c0233000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   374636----T:   377241 	 St: c001f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   377241----T:   379846 	 St: c039f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   379846----T:   382451 	 St: c0015000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   382451----T:   385056 	 St: c00c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   385056----T:   387661 	 St: c001c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   387661----T:   390266 	 St: c039a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   390266----T:   392871 	 St: c0026000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   392871----T:   395476 	 St: c0366000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   395476----T:   398081 	 St: c0022000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   398081----T:   400686 	 St: c0132000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   400686----T:   403291 	 St: c002d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   403291----T:   405896 	 St: c0020000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   405896----T:   408501 	 St: c03b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   408501----T:   411106 	 St: c0029000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   411106----T:   413711 	 St: c0231000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   413711----T:   416316 	 St: c0027000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   416316----T:   418921 	 St: c0058000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   418921----T:   421526 	 St: c0023000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   421526----T:   424131 	 St: c00a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   424131----T:   426736 	 St: c0021000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   426736----T:   429341 	 St: c002e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   429341----T:   431946 	 St: c0125000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   431946----T:   434551 	 St: c002a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   434551----T:   437156 	 St: c015d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   437156----T:   439761 	 St: c0024000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   439761----T:   442366 	 St: c0105000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   442366----T:   444971 	 St: c0028000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   444971----T:   447576 	 St: c0317000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   447576----T:   450181 	 St: c002b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   450181----T:   452786 	 St: c002f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   452786----T:   455391 	 St: c02e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   455391----T:   457996 	 St: c0025000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   457996----T:   460601 	 St: c005e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   460601----T:   463206 	 St: c002c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   463206----T:   465811 	 St: c00d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   465811----T:   468416 	 St: c0216000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   468416----T:   471021 	 St: c01ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   471021----T:   473626 	 St: c0036000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   473626----T:   476231 	 St: c00b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   476231----T:   478836 	 St: c0212000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   478836----T:   481441 	 St: c0032000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   481441----T:   484046 	 St: c00c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   484046----T:   486651 	 St: c021d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   486651----T:   489256 	 St: c029b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   489256----T:   491861 	 St: c003d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   491861----T:   494466 	 St: c02b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   494466----T:   497071 	 St: c0210000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   497071----T:   499676 	 St: c0030000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   499676----T:   502281 	 St: c0211000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   502281----T:   504886 	 St: c0219000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   504886----T:   507491 	 St: c0039000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   507491----T:   510096 	 St: c0182000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   510096----T:   512701 	 St: c0217000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   512701----T:   515306 	 St: c0074000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   515306----T:   517911 	 St: c0037000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   517911----T:   520516 	 St: c0241000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   520516----T:   523121 	 St: c0213000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   523121----T:   525726 	 St: c0121000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   525726----T:   528331 	 St: c0033000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   528331----T:   530936 	 St: c013d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   530936----T:   533541 	 St: c0031000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   533541----T:   536146 	 St: c01dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   536146----T:   538751 	 St: c021e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   538751----T:   541356 	 St: c0087000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   541356----T:   543961 	 St: c003e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   543961----T:   546566 	 St: c0270000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   546566----T:   549171 	 St: c021a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   549171----T:   551776 	 St: c01e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   551776----T:   554381 	 St: c003a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   554381----T:   556986 	 St: c0214000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   556986----T:   559591 	 St: c00a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   559591----T:   562196 	 St: c0034000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   562196----T:   564801 	 St: c0218000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   564801----T:   567406 	 St: c00e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   567406----T:   570011 	 St: c0038000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   570011----T:   572616 	 St: c01fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   572616----T:   575221 	 St: c021b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   575221----T:   577826 	 St: c0367000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   577826----T:   580431 	 St: c003b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   580431----T:   583036 	 St: c023e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   583036----T:   585641 	 St: c021f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   585641----T:   588246 	 St: c0301000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   588246----T:   590851 	 St: c003f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   590851----T:   593456 	 St: c027e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   593456----T:   596061 	 St: c0215000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   596061----T:   598666 	 St: c0297000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   598666----T:   601271 	 St: c0035000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   601271----T:   603876 	 St: c01ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   603876----T:   606481 	 St: c021c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   606481----T:   609086 	 St: c02dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   609086----T:   611691 	 St: c003c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   611691----T:   614296 	 St: c036b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   614296----T:   616901 	 St: c0226000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   616901----T:   619506 	 St: c0396000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   619506----T:   622111 	 St: c0046000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   622111----T:   624716 	 St: c038f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   624716----T:   627321 	 St: c0222000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   627321----T:   629926 	 St: c0042000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   629926----T:   632531 	 St: c005c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   632531----T:   635136 	 St: c022d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   635136----T:   637741 	 St: c022a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   637741----T:   640346 	 St: c004d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   640346----T:   642951 	 St: c02ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   642951----T:   645556 	 St: c0220000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   645556----T:   648161 	 St: c00b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   648161----T:   650766 	 St: c0040000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   650766----T:   653371 	 St: c0229000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   653371----T:   655976 	 St: c0049000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   655976----T:   658581 	 St: c0232000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   658581----T:   661186 	 St: c0227000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   661186----T:   663791 	 St: c00af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   663791----T:   666396 	 St: c0047000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   666396----T:   669001 	 St: c013c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   669001----T:   671606 	 St: c0223000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   671606----T:   674211 	 St: c0354000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   674211----T:   676816 	 St: c0043000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   676816----T:   679421 	 St: c01ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   679421----T:   682026 	 St: c0221000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   682026----T:   684631 	 St: c0318000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   684631----T:   687236 	 St: c0041000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   687236----T:   689841 	 St: c03db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   689841----T:   692446 	 St: c022e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   692446----T:   695051 	 St: c004e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   695051----T:   697656 	 St: c0102000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   697656----T:   700261 	 St: c023a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   700261----T:   702866 	 St: c005a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   702866----T:   705471 	 St: c00fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   705471----T:   708076 	 St: c0224000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   708076----T:   710681 	 St: c0343000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   710681----T:   713286 	 St: c0044000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   713286----T:   715891 	 St: c00fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   715891----T:   718496 	 St: c0228000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   718496----T:   721101 	 St: c02fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   721101----T:   723706 	 St: c0048000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   723706----T:   726311 	 St: c02aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   726311----T:   728916 	 St: c022b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   728916----T:   731521 	 St: c033a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   731521----T:   734126 	 St: c004b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   734126----T:   736731 	 St: c01fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   736731----T:   739336 	 St: c022f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   739336----T:   741941 	 St: c0129000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   741941----T:   744546 	 St: c004f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   744546----T:   747151 	 St: c01d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   747151----T:   749756 	 St: c0225000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   749756----T:   752361 	 St: c03e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   752361----T:   754966 	 St: c0045000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   754966----T:   757571 	 St: c022c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   757571----T:   760176 	 St: c004c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   760176----T:   762781 	 St: c037c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   762781----T:   765386 	 St: c0236000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   765386----T:   767991 	 St: c0394000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   767991----T:   770596 	 St: c0056000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   770596----T:   773201 	 St: c0175000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   773201----T:   775806 	 St: c0052000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   775806----T:   778411 	 St: c03d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   778411----T:   781016 	 St: c023d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   781016----T:   783621 	 St: c01be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   783621----T:   786226 	 St: c005d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   786226----T:   788831 	 St: c0061000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   788831----T:   791436 	 St: c0230000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   791436----T:   794041 	 St: c0089000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   794041----T:   796646 	 St: c0050000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   796646----T:   799251 	 St: c01f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   799251----T:   801856 	 St: c0239000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   801856----T:   804461 	 St: c035c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   804461----T:   807066 	 St: c0059000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   807066----T:   809671 	 St: c02bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   809671----T:   812276 	 St: c0237000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   812276----T:   814881 	 St: c02a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   814881----T:   817486 	 St: c0057000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   817486----T:   820091 	 St: c0099000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   820091----T:   822696 	 St: c0053000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   822696----T:   825301 	 St: c020f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   825301----T:   827906 	 St: c024e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   827906----T:   830511 	 St: c0095000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   830511----T:   833116 	 St: c006e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   833116----T:   835721 	 St: c03b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   835721----T:   838326 	 St: c024a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   838326----T:   840931 	 St: c01eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   840931----T:   843536 	 St: c006a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   843536----T:   846141 	 St: c00f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   846141----T:   848746 	 St: c0234000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   848746----T:   851351 	 St: c00b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   851351----T:   853956 	 St: c0244000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   853956----T:   856561 	 St: c0205000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   856561----T:   859166 	 St: c0064000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   859166----T:   861771 	 St: c01ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   861771----T:   864376 	 St: c0238000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   864376----T:   866981 	 St: c03f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   866981----T:   869586 	 St: c0248000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   869586----T:   872191 	 St: c0300000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   872191----T:   874796 	 St: c0068000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   874796----T:   877401 	 St: c00e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   877401----T:   880006 	 St: c023b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   880006----T:   882611 	 St: c02a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   882611----T:   885216 	 St: c005b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   885216----T:   887821 	 St: c023f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   887821----T:   890426 	 St: c02e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   890426----T:   893031 	 St: c005f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   893031----T:   895636 	 St: c03ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   895636----T:   898241 	 St: c0235000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   898241----T:   900846 	 St: c0055000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   900846----T:   903451 	 St: c02cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   903451----T:   906056 	 St: c023c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   906056----T:   908661 	 St: c03d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   908661----T:   911266 	 St: c024c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   911266----T:   913871 	 St: c0148000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   913871----T:   916476 	 St: c006c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   916476----T:   919081 	 St: c0247000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   919081----T:   921686 	 St: c0246000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   921686----T:   924291 	 St: c0364000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   924291----T:   926896 	 St: c0066000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   926896----T:   929501 	 St: c02bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   929501----T:   932106 	 St: c0242000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   932106----T:   934711 	 St: c0062000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   934711----T:   937316 	 St: c0123000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   937316----T:   939921 	 St: c024d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   939921----T:   942526 	 St: c031e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   942526----T:   945131 	 St: c006d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   945131----T:   947736 	 St: c0251000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   947736----T:   950341 	 St: c031c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   950341----T:   952946 	 St: c0071000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   952946----T:   955551 	 St: c027b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   955551----T:   958156 	 St: c0240000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   958156----T:   960761 	 St: c0164000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   960761----T:   963366 	 St: c0060000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   963366----T:   965971 	 St: c01c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   965971----T:   968576 	 St: c0249000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   968576----T:   971181 	 St: c0314000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   971181----T:   973786 	 St: c0259000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   973786----T:   976391 	 St: c0373000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   976391----T:   978996 	 St: c0079000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   978996----T:   981601 	 St: c025a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   981601----T:   984206 	 St: c0067000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   984206----T:   986811 	 St: c02c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   986811----T:   989416 	 St: c0243000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   989416----T:   992021 	 St: c015e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   992021----T:   994626 	 St: c0063000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   994626----T:   997231 	 St: c034b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   997231----T:   999836 	 St: c025e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   999836----T:  1002441 	 St: c0379000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1002441----T:  1005046 	 St: c007e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1005046----T:  1007651 	 St: c0363000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1007651----T:  1010256 	 St: c007a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1010256----T:  1012861 	 St: c013b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1012861----T:  1015466 	 St: c0254000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1015466----T:  1018071 	 St: c0370000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1018071----T:  1020676 	 St: c0264000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1020676----T:  1023281 	 St: c0258000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1023281----T:  1025886 	 St: c0078000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1025886----T:  1028491 	 St: c024b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1028491----T:  1031096 	 St: c009e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1031096----T:  1033701 	 St: c006b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1033701----T:  1036306 	 St: c0109000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1036306----T:  1038911 	 St: c024f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1038911----T:  1041516 	 St: c006f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1041516----T:  1044121 	 St: c00aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1044121----T:  1046726 	 St: c0245000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1046726----T:  1049331 	 St: c03d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1049331----T:  1051936 	 St: c0065000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1051936----T:  1054541 	 St: c01ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1054541----T:  1057146 	 St: c025c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1057146----T:  1059751 	 St: c026c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1059751----T:  1062356 	 St: c0256000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1062356----T:  1064961 	 St: c0110000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1064961----T:  1067566 	 St: c0076000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1067566----T:  1070171 	 St: c0252000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1070171----T:  1072776 	 St: c0072000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1072776----T:  1075381 	 St: c025d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1075381----T:  1077986 	 St: c03cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1077986----T:  1080591 	 St: c008c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1080591----T:  1083196 	 St: c02e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1083196----T:  1085801 	 St: c007d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1085801----T:  1088406 	 St: c0150000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1088406----T:  1091011 	 St: c0261000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1091011----T:  1093616 	 St: c0081000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1093616----T:  1096221 	 St: c0250000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1096221----T:  1098826 	 St: c0315000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1098826----T:  1101431 	 St: c0070000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1101431----T:  1104036 	 St: c015c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1104036----T:  1106641 	 St: c0269000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1106641----T:  1109246 	 St: c03bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1109246----T:  1111851 	 St: c0279000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1111851----T:  1114456 	 St: c016f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1114456----T:  1117061 	 St: c0257000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1117061----T:  1119666 	 St: c0077000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1119666----T:  1122271 	 St: c0119000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1122271----T:  1124876 	 St: c0253000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1124876----T:  1127481 	 St: c0084000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1127481----T:  1130086 	 St: c039b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1130086----T:  1132691 	 St: c0083000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1132691----T:  1135296 	 St: c026e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1135296----T:  1137901 	 St: c01f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1137901----T:  1140506 	 St: c008e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1140506----T:  1143111 	 St: c030b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1143111----T:  1145716 	 St: c026a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1145716----T:  1148321 	 St: c02e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1148321----T:  1150926 	 St: c008a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1150926----T:  1153531 	 St: c0289000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1153531----T:  1156136 	 St: c011c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1156136----T:  1158741 	 St: c0268000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1158741----T:  1161346 	 St: c037f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1161346----T:  1163951 	 St: c0088000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1163951----T:  1166556 	 St: c025b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1166556----T:  1169161 	 St: c02f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1169161----T:  1171766 	 St: c007b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1171766----T:  1174371 	 St: c025f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1174371----T:  1176976 	 St: c00f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1176976----T:  1179581 	 St: c007f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1179581----T:  1182186 	 St: c00a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1182186----T:  1184791 	 St: c0255000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1184791----T:  1187396 	 St: c0075000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1187396----T:  1190001 	 St: c0313000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1190001----T:  1192606 	 St: c0266000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1192606----T:  1195211 	 St: c01b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1195211----T:  1197816 	 St: c0086000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1197816----T:  1200421 	 St: c02ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1200421----T:  1203026 	 St: c0262000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1203026----T:  1205631 	 St: c034e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1205631----T:  1208236 	 St: c0082000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1208236----T:  1210841 	 St: c03e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1210841----T:  1213446 	 St: c027c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1213446----T:  1216051 	 St: c0298000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1216051----T:  1218656 	 St: c026d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1218656----T:  1221261 	 St: c009c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1221261----T:  1223866 	 St: c0138000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1223866----T:  1226471 	 St: c008d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1226471----T:  1229076 	 St: c00e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1229076----T:  1231681 	 St: c0271000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1231681----T:  1234286 	 St: c0091000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1234286----T:  1236891 	 St: c0260000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1236891----T:  1239496 	 St: c0080000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1239496----T:  1242101 	 St: c0267000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1242101----T:  1244706 	 St: c01bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1244706----T:  1247311 	 St: c0277000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1247311----T:  1249916 	 St: c0097000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1249916----T:  1252521 	 St: c0274000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1252521----T:  1255126 	 St: c0094000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1255126----T:  1257731 	 St: c01fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1257731----T:  1260336 	 St: c0273000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1260336----T:  1262941 	 St: c03cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1262941----T:  1265546 	 St: c0093000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1265546----T:  1268151 	 St: c028e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1268151----T:  1270756 	 St: c027a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1270756----T:  1273361 	 St: c02ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1273361----T:  1275966 	 St: c00a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1275966----T:  1278571 	 St: c009a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1278571----T:  1281176 	 St: c0278000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1281176----T:  1283781 	 St: c0098000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1283781----T:  1286386 	 St: c01aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1286386----T:  1288991 	 St: c026b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1288991----T:  1291596 	 St: c011a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1291596----T:  1294201 	 St: c008b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1294201----T:  1296806 	 St: c026f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1296806----T:  1299411 	 St: c02a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1299411----T:  1302016 	 St: c008f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1302016----T:  1304621 	 St: c0265000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1304621----T:  1307226 	 St: c0085000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1307226----T:  1309831 	 St: c0276000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1309831----T:  1312436 	 St: c0096000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1312436----T:  1315041 	 St: c033b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1315041----T:  1317646 	 St: c0272000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1317646----T:  1320251 	 St: c0104000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1320251----T:  1322856 	 St: c0092000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1322856----T:  1325461 	 St: c028c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1325461----T:  1328066 	 St: c01d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1328066----T:  1330671 	 St: c027d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1330671----T:  1333276 	 St: c0336000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1333276----T:  1335881 	 St: c00ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1335881----T:  1338486 	 St: c00ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1338486----T:  1341091 	 St: c02b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1341091----T:  1343696 	 St: c009d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1343696----T:  1346301 	 St: c01af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1346301----T:  1348906 	 St: c0281000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1348906----T:  1351511 	 St: c00e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1351511----T:  1354116 	 St: c0291000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1354116----T:  1356721 	 St: c00f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1356721----T:  1359326 	 St: c0090000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1359326----T:  1361931 	 St: c03e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1361931----T:  1364536 	 St: c0287000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1364536----T:  1367141 	 St: c029e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1367141----T:  1369746 	 St: c00a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1369746----T:  1372351 	 St: c034f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1372351----T:  1374956 	 St: c0284000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1374956----T:  1377561 	 St: c0332000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1377561----T:  1380166 	 St: c0294000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1380166----T:  1382771 	 St: c0115000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1382771----T:  1385376 	 St: c0283000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1385376----T:  1387981 	 St: c0149000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1387981----T:  1390586 	 St: c00b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1390586----T:  1393191 	 St: c02fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1393191----T:  1395796 	 St: c0293000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1395796----T:  1398401 	 St: c02a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1398401----T:  1401006 	 St: c00c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1401006----T:  1403611 	 St: c01a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1403611----T:  1406216 	 St: c0299000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1406216----T:  1408821 	 St: c0208000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1408821----T:  1411426 	 St: c028a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1411426----T:  1414031 	 St: c00b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1414031----T:  1416636 	 St: c029a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1416636----T:  1419241 	 St: c03b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1419241----T:  1421846 	 St: c00ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1421846----T:  1424451 	 St: c018a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1424451----T:  1427056 	 St: c0288000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1427056----T:  1429661 	 St: c00a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1429661----T:  1432266 	 St: c009b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1432266----T:  1434871 	 St: c0348000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1434871----T:  1437476 	 St: c027f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1437476----T:  1440081 	 St: c009f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1440081----T:  1442686 	 St: c0275000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1442686----T:  1445291 	 St: c02bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1445291----T:  1447896 	 St: c0285000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1447896----T:  1450501 	 St: c01d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1450501----T:  1453106 	 St: c00a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1453106----T:  1455711 	 St: c010e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1455711----T:  1458316 	 St: c0286000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1458316----T:  1460921 	 St: c00a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1460921----T:  1463526 	 St: c03a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1463526----T:  1466131 	 St: c0282000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1466131----T:  1468736 	 St: c00b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1468736----T:  1471341 	 St: c00a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1471341----T:  1473946 	 St: c029c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1473946----T:  1476551 	 St: c01f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1476551----T:  1479156 	 St: c028d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1479156----T:  1481761 	 St: c038e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1481761----T:  1484366 	 St: c00be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1484366----T:  1486971 	 St: c034c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1486971----T:  1489576 	 St: c00bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1489576----T:  1492181 	 St: c01d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1492181----T:  1494786 	 St: c00ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1494786----T:  1497391 	 St: c0280000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1497391----T:  1499996 	 St: c00a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1499996----T:  1502601 	 St: c00b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1502601----T:  1505206 	 St: c0342000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1505206----T:  1507811 	 St: c02a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1507811----T:  1510416 	 St: c03e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1510416----T:  1513021 	 St: c00c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1513021----T:  1515626 	 St: c00d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1515626----T:  1518231 	 St: c02a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1518231----T:  1520836 	 St: c02b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1520836----T:  1523441 	 St: c00d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1523441----T:  1526046 	 St: c02cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1526046----T:  1528651 	 St: c02ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1528651----T:  1531256 	 St: c00da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1531256----T:  1533861 	 St: c0184000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1533861----T:  1536466 	 St: c00b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1536466----T:  1539071 	 St: c028b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1539071----T:  1541676 	 St: c00ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1541676----T:  1544281 	 St: c03ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1544281----T:  1546886 	 St: c028f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1546886----T:  1549491 	 St: c029f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1549491----T:  1552096 	 St: c00bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1552096----T:  1554701 	 St: c0295000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1554701----T:  1557306 	 St: c00de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1557306----T:  1559911 	 St: c00b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1559911----T:  1562516 	 St: c0296000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1562516----T:  1565121 	 St: c00b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1565121----T:  1567726 	 St: c0292000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1567726----T:  1570331 	 St: c00c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1570331----T:  1572936 	 St: c03c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1572936----T:  1575541 	 St: c00c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1575541----T:  1578146 	 St: c02ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1578146----T:  1580751 	 St: c02f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1580751----T:  1583356 	 St: c00ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1583356----T:  1585961 	 St: c029d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1585961----T:  1588566 	 St: c00cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1588566----T:  1591171 	 St: c00bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1591171----T:  1593776 	 St: c016c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1593776----T:  1596381 	 St: c0290000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1596381----T:  1598986 	 St: c02a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1598986----T:  1601591 	 St: c00c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1601591----T:  1604196 	 St: c02a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1604196----T:  1606801 	 St: c0304000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1606801----T:  1609406 	 St: c00c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1609406----T:  1612011 	 St: c03f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1612011----T:  1614616 	 St: c02c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1614616----T:  1617221 	 St: c03ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1617221----T:  1619826 	 St: c00e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1619826----T:  1622431 	 St: c02c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1622431----T:  1625036 	 St: c00e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1625036----T:  1627641 	 St: c02c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1627641----T:  1630246 	 St: c02d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1630246----T:  1632851 	 St: c0386000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1632851----T:  1635456 	 St: c00f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1635456----T:  1638061 	 St: c00ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1638061----T:  1640666 	 St: c00c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1640666----T:  1643271 	 St: c00bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1643271----T:  1645876 	 St: c02af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1645876----T:  1648481 	 St: c00cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1648481----T:  1651086 	 St: c02a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1651086----T:  1653691 	 St: c00c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1653691----T:  1656296 	 St: c02a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1656296----T:  1658901 	 St: c02b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1658901----T:  1661506 	 St: c00d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1661506----T:  1664111 	 St: c02b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1664111----T:  1666716 	 St: c01a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1666716----T:  1669321 	 St: c00d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1669321----T:  1671926 	 St: c02b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1671926----T:  1674531 	 St: c00d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1674531----T:  1677136 	 St: c03d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1677136----T:  1679741 	 St: c02be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1679741----T:  1682346 	 St: c01d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1682346----T:  1684951 	 St: c02ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1684951----T:  1687556 	 St: c02ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1687556----T:  1690161 	 St: c00dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1690161----T:  1692766 	 St: c00ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1692766----T:  1695371 	 St: c03a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1695371----T:  1697976 	 St: c00dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1697976----T:  1700581 	 St: c02b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1700581----T:  1703186 	 St: c00d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1703186----T:  1705791 	 St: c02b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1705791----T:  1708396 	 St: c00f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1708396----T:  1711001 	 St: c00d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1711001----T:  1713606 	 St: c02d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1713606----T:  1716211 	 St: c00f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1716211----T:  1718816 	 St: c02d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1718816----T:  1721421 	 St: c00f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1721421----T:  1724026 	 St: c01b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1724026----T:  1726631 	 St: c02da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1726631----T:  1729236 	 St: c00fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1729236----T:  1731841 	 St: c0144000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1731841----T:  1734446 	 St: c02f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1734446----T:  1737051 	 St: c02b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1737051----T:  1739656 	 St: c00d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1739656----T:  1742261 	 St: c0349000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1742261----T:  1744866 	 St: c02ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1744866----T:  1747471 	 St: c0369000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1747471----T:  1750076 	 St: c00cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1750076----T:  1752681 	 St: c00e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1752681----T:  1755286 	 St: c02bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1755286----T:  1757891 	 St: c00df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1757891----T:  1760496 	 St: c02b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1760496----T:  1763101 	 St: c00d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1763101----T:  1765706 	 St: c01da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1765706----T:  1768311 	 St: c02c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1768311----T:  1770916 	 St: c02c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1770916----T:  1773521 	 St: c016a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1773521----T:  1776126 	 St: c02d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1776126----T:  1778731 	 St: c037e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1778731----T:  1781336 	 St: c02d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1781336----T:  1783941 	 St: c014c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1783941----T:  1786546 	 St: c0101000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1786546----T:  1789151 	 St: c017e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1789151----T:  1791756 	 St: c00f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1791756----T:  1794361 	 St: c0351000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1794361----T:  1796966 	 St: c02cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1796966----T:  1799571 	 St: c0325000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1799571----T:  1802176 	 St: c02de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1802176----T:  1804781 	 St: c03b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1804781----T:  1807386 	 St: c00fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1807386----T:  1809991 	 St: c00ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1809991----T:  1812596 	 St: c0384000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1812596----T:  1815201 	 St: c02ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1815201----T:  1817806 	 St: c0353000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1817806----T:  1820411 	 St: c02c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1820411----T:  1823016 	 St: c013a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1823016----T:  1825621 	 St: c02d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1825621----T:  1828226 	 St: c02e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1828226----T:  1830831 	 St: c0100000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1830831----T:  1833436 	 St: c02c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1833436----T:  1836041 	 St: c0199000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1836041----T:  1838646 	 St: c00e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1838646----T:  1841251 	 St: c02e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1841251----T:  1843856 	 St: c02f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1843856----T:  1846461 	 St: c0357000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1846461----T:  1849066 	 St: c0114000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1849066----T:  1851671 	 St: c0103000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1851671----T:  1854276 	 St: c02ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1854276----T:  1856881 	 St: c010a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1856881----T:  1859486 	 St: c0309000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1859486----T:  1862091 	 St: c02c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1862091----T:  1864696 	 St: c00e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1864696----T:  1867301 	 St: c00db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1867301----T:  1869906 	 St: c02cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1869906----T:  1872511 	 St: c02d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1872511----T:  1875116 	 St: c02e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1875116----T:  1877721 	 St: c00ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1877721----T:  1880326 	 St: c03e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1880326----T:  1882931 	 St: c00e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1882931----T:  1885536 	 St: c03e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1885536----T:  1888141 	 St: c02f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1888141----T:  1890746 	 St: c0111000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1890746----T:  1893351 	 St: c0153000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1893351----T:  1895956 	 St: c02e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1895956----T:  1898561 	 St: c0360000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1898561----T:  1901166 	 St: c02f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1901166----T:  1903771 	 St: c0112000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1903771----T:  1906376 	 St: c02dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1906376----T:  1908981 	 St: c010c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1908981----T:  1911586 	 St: c00fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1911586----T:  1914191 	 St: c02fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1914191----T:  1916796 	 St: c02f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1916796----T:  1919401 	 St: c0120000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1919401----T:  1922006 	 St: c01d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1922006----T:  1924611 	 St: c02d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1924611----T:  1927216 	 St: c0335000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1927216----T:  1929821 	 St: c0106000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1929821----T:  1932426 	 St: c00f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1932426----T:  1935031 	 St: c02f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1935031----T:  1937636 	 St: c0166000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1937636----T:  1940241 	 St: c0124000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1940241----T:  1942846 	 St: c0113000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1942846----T:  1945451 	 St: c0319000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1945451----T:  1948056 	 St: c0398000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1948056----T:  1950661 	 St: c030a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1950661----T:  1953266 	 St: c0139000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1953266----T:  1955871 	 St: c012a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1955871----T:  1958476 	 St: c02d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1958476----T:  1961081 	 St: c02e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1961081----T:  1963686 	 St: c0108000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1963686----T:  1966291 	 St: c00eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1966291----T:  1968896 	 St: c02df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1968896----T:  1971501 	 St: c02ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1971501----T:  1974106 	 St: c033f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1974106----T:  1976711 	 St: c010f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1976711----T:  1979316 	 St: c011e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1979316----T:  1981921 	 St: c02d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1981921----T:  1984526 	 St: c00f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1984526----T:  1987131 	 St: c0311000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1987131----T:  1989736 	 St: c0131000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1989736----T:  1992341 	 St: c0302000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1992341----T:  1994946 	 St: c03a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1994946----T:  1997551 	 St: c0122000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1997551----T:  2000156 	 St: c02fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2000156----T:  2002761 	 St: c02ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2002761----T:  2005366 	 St: c010d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2005366----T:  2007971 	 St: c0159000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2007971----T:  2010576 	 St: c030c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2010576----T:  2013181 	 St: c0310000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2013181----T:  2015786 	 St: c0130000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2015786----T:  2018391 	 St: c01ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2018391----T:  2020996 	 St: c02e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2020996----T:  2023601 	 St: c03ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2023601----T:  2026206 	 St: c0116000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2026206----T:  2028811 	 St: c0107000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2028811----T:  2031416 	 St: c0303000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2031416----T:  2034021 	 St: c0134000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2034021----T:  2036626 	 St: c0133000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2036626----T:  2039231 	 St: c0117000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2039231----T:  2041836 	 St: c031a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2041836----T:  2044441 	 St: c0339000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2044441----T:  2047046 	 St: c032a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2047046----T:  2049651 	 St: c014a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2049651----T:  2052256 	 St: c038c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2052256----T:  2054861 	 St: c0118000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2054861----T:  2057466 	 St: c02db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2057466----T:  2060071 	 St: c02eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2060071----T:  2062676 	 St: c01f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2062676----T:  2065281 	 St: c010b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2065281----T:  2067886 	 St: c02ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2067886----T:  2070491 	 St: c03c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2070491----T:  2073096 	 St: c011f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2073096----T:  2075701 	 St: c030e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2075701----T:  2078306 	 St: c02f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2078306----T:  2080911 	 St: c0305000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2080911----T:  2083516 	 St: c0135000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2083516----T:  2086121 	 St: c01e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2086121----T:  2088726 	 St: c0321000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2088726----T:  2091331 	 St: c0141000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2091331----T:  2093936 	 St: c03da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2093936----T:  2096541 	 St: c0312000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2096541----T:  2099146 	 St: c0322000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2099146----T:  2101751 	 St: c0142000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2101751----T:  2104356 	 St: c012c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2104356----T:  2106961 	 St: c011d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2106961----T:  2109566 	 St: c0320000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2109566----T:  2112171 	 St: c0140000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2112171----T:  2114776 	 St: c0383000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2114776----T:  2117381 	 St: c0306000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2117381----T:  2119986 	 St: c0126000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2119986----T:  2122591 	 St: c02f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2122591----T:  2125196 	 St: c032f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2125196----T:  2127801 	 St: c0324000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2127801----T:  2130406 	 St: c0334000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2130406----T:  2133011 	 St: c01ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2133011----T:  2135616 	 St: c0323000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2135616----T:  2138221 	 St: c03af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2138221----T:  2140826 	 St: c0154000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2140826----T:  2143431 	 St: c0327000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2143431----T:  2146036 	 St: c0143000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2146036----T:  2148641 	 St: c0316000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2148641----T:  2151246 	 St: c0307000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2151246----T:  2153851 	 St: c0393000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2153851----T:  2156456 	 St: c0127000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2156456----T:  2159061 	 St: c0169000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2159061----T:  2161666 	 St: c0207000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2161666----T:  2164271 	 St: c034a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2164271----T:  2166876 	 St: c031f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2166876----T:  2169481 	 St: c035a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2169481----T:  2172086 	 St: c017a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2172086----T:  2174691 	 St: c036d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2174691----T:  2177296 	 St: c0308000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2177296----T:  2179901 	 St: c0128000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2179901----T:  2182506 	 St: c011b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2182506----T:  2185111 	 St: c032d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2185111----T:  2187716 	 St: c030f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2187716----T:  2190321 	 St: c013e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2190321----T:  2192926 	 St: c012f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2192926----T:  2195531 	 St: c0145000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2195531----T:  2198136 	 St: c0331000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2198136----T:  2200741 	 St: c0151000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2200741----T:  2203346 	 St: c03b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2203346----T:  2205951 	 St: c0152000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2205951----T:  2208556 	 St: c030d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2208556----T:  2211161 	 St: c012d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2211161----T:  2213766 	 St: c03c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2213766----T:  2216371 	 St: c032c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2216371----T:  2218976 	 St: c0330000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2218976----T:  2221581 	 St: c0340000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2221581----T:  2224186 	 St: c0160000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2224186----T:  2226791 	 St: c0136000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2226791----T:  2229396 	 St: c0344000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2229396----T:  2232001 	 St: c0333000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2232001----T:  2234606 	 St: c01ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2234606----T:  2237211 	 St: c0174000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2237211----T:  2239816 	 St: c0196000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2239816----T:  2242421 	 St: c0163000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2242421----T:  2245026 	 St: c0137000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2245026----T:  2247631 	 St: c0359000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2247631----T:  2250236 	 St: c0179000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2250236----T:  2252841 	 St: c036a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2252841----T:  2255446 	 St: c037a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2255446----T:  2258051 	 St: c0328000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2258051----T:  2260656 	 St: c01e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2260656----T:  2263261 	 St: c0338000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2263261----T:  2265866 	 St: c0158000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2265866----T:  2268471 	 St: c012b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2268471----T:  2271076 	 St: c032e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2271076----T:  2273681 	 St: c014e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2273681----T:  2276286 	 St: c013f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2276286----T:  2278891 	 St: c0155000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2278891----T:  2281496 	 St: c0341000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2281496----T:  2284101 	 St: c0161000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2284101----T:  2286706 	 St: c0162000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2286706----T:  2289311 	 St: c031d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2289311----T:  2291916 	 St: c033c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2291916----T:  2294521 	 St: c014d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2294521----T:  2297126 	 St: c0350000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2297126----T:  2299731 	 St: c0170000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2299731----T:  2302336 	 St: c0326000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2302336----T:  2304941 	 St: c0156000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2304941----T:  2307546 	 St: c0173000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2307546----T:  2310151 	 St: c0374000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2310151----T:  2312756 	 St: c0147000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2312756----T:  2315361 	 St: c019a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2315361----T:  2317966 	 St: c0189000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2317966----T:  2320571 	 St: c0168000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2320571----T:  2323176 	 St: c032b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2323176----T:  2325781 	 St: c014b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2325781----T:  2328386 	 St: c033e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2328386----T:  2330991 	 St: c014f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2330991----T:  2333596 	 St: c0345000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2333596----T:  2336201 	 St: c03f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2336201----T:  2338806 	 St: c0165000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2338806----T:  2341411 	 St: c0171000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2341411----T:  2344016 	 St: c01a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2344016----T:  2346621 	 St: c0352000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2346621----T:  2349226 	 St: c0172000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2349226----T:  2351831 	 St: c033d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2351831----T:  2354436 	 St: c016e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2354436----T:  2357041 	 St: c034d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2357041----T:  2359646 	 St: c016d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2359646----T:  2362251 	 St: c017c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2362251----T:  2364856 	 St: c01cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2364856----T:  2367461 	 St: c0180000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2367461----T:  2370066 	 St: c0346000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2370066----T:  2372671 	 St: c0356000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2372671----T:  2375276 	 St: c0176000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2375276----T:  2377881 	 St: c03c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2377881----T:  2380486 	 St: c0194000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2380486----T:  2383091 	 St: c01c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2383091----T:  2385696 	 St: c0183000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2385696----T:  2388301 	 St: c0380000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2388301----T:  2390906 	 St: c0337000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2390906----T:  2393511 	 St: c0157000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2393511----T:  2396116 	 St: c038a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2396116----T:  2398721 	 St: c0389000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2398721----T:  2401326 	 St: c01ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2401326----T:  2403931 	 St: c0399000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2403931----T:  2406536 	 St: c0358000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2406536----T:  2409141 	 St: c01b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2409141----T:  2411746 	 St: c0178000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2411746----T:  2414351 	 St: c015b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2414351----T:  2416956 	 St: c015f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2416956----T:  2419561 	 St: c0355000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2419561----T:  2422166 	 St: c0365000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2422166----T:  2424771 	 St: c0185000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2424771----T:  2427376 	 St: c0361000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2427376----T:  2429981 	 St: c0181000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2429981----T:  2432586 	 St: c0362000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2432586----T:  2435191 	 St: c0372000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2435191----T:  2437796 	 St: c0192000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2437796----T:  2440401 	 St: c035e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2440401----T:  2443006 	 St: c036e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2443006----T:  2445611 	 St: c01d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2445611----T:  2448216 	 St: c035d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2448216----T:  2450821 	 St: c018e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2450821----T:  2453426 	 St: c017d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2453426----T:  2456031 	 St: c036c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2456031----T:  2458636 	 St: c018c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2458636----T:  2461241 	 St: c0190000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2461241----T:  2463846 	 St: c0186000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2463846----T:  2466451 	 St: c01a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2466451----T:  2469056 	 St: c0193000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2469056----T:  2471661 	 St: c0191000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2471661----T:  2474266 	 St: c0347000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2474266----T:  2476871 	 St: c01c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2476871----T:  2479476 	 St: c0177000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2479476----T:  2482081 	 St: c03aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2482081----T:  2484686 	 St: c01ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2484686----T:  2487291 	 St: c03a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2487291----T:  2489896 	 St: c01c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2489896----T:  2492501 	 St: c0368000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2492501----T:  2495106 	 St: c0188000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2495106----T:  2497711 	 St: c016b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2497711----T:  2500316 	 St: c035f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2500316----T:  2502921 	 St: c017f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2502921----T:  2505526 	 St: c0375000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2505526----T:  2508131 	 St: c0195000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2508131----T:  2510736 	 St: c0371000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2510736----T:  2513341 	 St: c0187000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2513341----T:  2515946 	 St: c0382000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2515946----T:  2518551 	 St: c01a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2518551----T:  2521156 	 St: c019e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2521156----T:  2523761 	 St: c018d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2523761----T:  2526366 	 St: c019c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2526366----T:  2528971 	 St: c01a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2528971----T:  2531576 	 St: c01a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2531576----T:  2534181 	 St: c03a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2534181----T:  2536786 	 St: c01c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2536786----T:  2539391 	 St: c01b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2539391----T:  2541996 	 St: c0381000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2541996----T:  2544601 	 St: c01a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2544601----T:  2547206 	 St: c03ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2547206----T:  2549811 	 St: c03b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2549811----T:  2552416 	 St: c03ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2552416----T:  2555021 	 St: c03d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2555021----T:  2557626 	 St: c0378000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2557626----T:  2560231 	 St: c01cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2560231----T:  2562836 	 St: c0198000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2562836----T:  2565441 	 St: c035b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2565441----T:  2568046 	 St: c017b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2568046----T:  2570651 	 St: c03ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2570651----T:  2573256 	 St: c036f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2573256----T:  2575861 	 St: c018f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2575861----T:  2578466 	 St: c0385000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2578466----T:  2581071 	 St: c01a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2581071----T:  2583676 	 St: c0377000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2583676----T:  2586281 	 St: c0197000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2586281----T:  2588886 	 St: c0392000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2588886----T:  2591491 	 St: c01b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2591491----T:  2594096 	 St: c037d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2594096----T:  2596701 	 St: c01ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2596701----T:  2599306 	 St: c019d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2599306----T:  2601911 	 St: c03eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2601911----T:  2604516 	 St: c039c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2604516----T:  2607121 	 St: c0390000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2607121----T:  2609726 	 St: c03fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2609726----T:  2612331 	 St: c01b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2612331----T:  2614936 	 St: c01fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2614936----T:  2617541 	 St: c01b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2617541----T:  2620146 	 St: c03b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2620146----T:  2622751 	 St: c019b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2622751----T:  2625356 	 St: c03a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2625356----T:  2627961 	 St: c03c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2627961----T:  2630566 	 St: c01bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2630566----T:  2633171 	 St: c01f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2633171----T:  2635776 	 St: c03e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2635776----T:  2638381 	 St: c0391000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2638381----T:  2640986 	 St: c01b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2640986----T:  2643591 	 St: c0388000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2643591----T:  2646196 	 St: c01b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2646196----T:  2648801 	 St: c018b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2648801----T:  2651406 	 St: c01bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2651406----T:  2654011 	 St: c019f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2654011----T:  2656616 	 St: c03f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2656616----T:  2659221 	 St: c0395000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2659221----T:  2661826 	 St: c03b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2661826----T:  2664431 	 St: c03c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2664431----T:  2667036 	 St: c03d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2667036----T:  2669641 	 St: c01c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2669641----T:  2672246 	 St: c0387000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2672246----T:  2674851 	 St: c01a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2674851----T:  2677456 	 St: c03a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2677456----T:  2680061 	 St: c01c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2680061----T:  2682666 	 St: c039e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2682666----T:  2685271 	 St: c03ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2685271----T:  2687876 	 St: c039d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2687876----T:  2690481 	 St: c01ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2690481----T:  2693086 	 St: c01cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2693086----T:  2695691 	 St: c01c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2695691----T:  2698296 	 St: c03a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2698296----T:  2700901 	 St: c01d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2700901----T:  2703506 	 St: c03a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2703506----T:  2706111 	 St: c01c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2706111----T:  2708716 	 St: c01f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2708716----T:  2711321 	 St: c01c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2711321----T:  2713926 	 St: c0200000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2713926----T:  2716531 	 St: c037b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2716531----T:  2719136 	 St: c038b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2719136----T:  2721741 	 St: c01bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2721741----T:  2724346 	 St: c01cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2724346----T:  2726951 	 St: c03cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2726951----T:  2729556 	 St: c03bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2729556----T:  2732161 	 St: c01df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2732161----T:  2734766 	 St: c0397000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2734766----T:  2737371 	 St: c01b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2737371----T:  2739976 	 St: c01d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2739976----T:  2742581 	 St: c03be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2742581----T:  2745186 	 St: c01de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2745186----T:  2747791 	 St: c03bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2747791----T:  2750396 	 St: c03cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2750396----T:  2753001 	 St: c03b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2753001----T:  2755606 	 St: c01d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2755606----T:  2758211 	 St: c01e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2758211----T:  2760816 	 St: c01e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2760816----T:  2763421 	 St: c03b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2763421----T:  2766026 	 St: c03c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2766026----T:  2768631 	 St: c01f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2768631----T:  2771236 	 St: c01db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2771236----T:  2773841 	 St: c03dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2773841----T:  2776446 	 St: c03bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2776446----T:  2779051 	 St: c01dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2779051----T:  2781656 	 St: c020e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2781656----T:  2784261 	 St: c03df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2784261----T:  2786866 	 St: c03ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2786866----T:  2789471 	 St: c03a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2789471----T:  2792076 	 St: c03c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2792076----T:  2794681 	 St: c03c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2794681----T:  2797286 	 St: c01e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2797286----T:  2799891 	 St: c03d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2799891----T:  2802496 	 St: c01f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2802496----T:  2805101 	 St: c03f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2805101----T:  2807706 	 St: c01ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2807706----T:  2810311 	 St: c01e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2810311----T:  2812916 	 St: c03d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2812916----T:  2815521 	 St: c01f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2815521----T:  2818126 	 St: c03d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2818126----T:  2820731 	 St: c03e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2820731----T:  2823336 	 St: c03dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2823336----T:  2825941 	 St: c01fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2825941----T:  2828546 	 St: c03d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2828546----T:  2831151 	 St: c03e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2831151----T:  2833756 	 St: c03de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2833756----T:  2836361 	 St: c03ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2836361----T:  2838966 	 St: c03e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2838966----T:  2841571 	 St: c03ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3064012----T:  3130002 	 	 	 Kl: 2 	 Sm: 0 	 T: kernel_launch(44.557732)
F:  3064396----T:  3067001 	 St: c0202000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3067001----T:  3069606 	 St: c0203000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3069606----T:  3072211 	 St: c0204000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3072211----T:  3074816 	 St: c0206000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3074816----T:  3077421 	 St: c020b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3077421----T:  3080026 	 St: c020c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3080026----T:  3082631 	 St: c020d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3082631----T:  3085236 	 St: c0201000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3085236----T:  3087841 	 St: c0209000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3087841----T:  3090446 	 St: c020a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3100481----T:  3103086 	 St: c03f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3103086----T:  3105691 	 St: c03f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3105691----T:  3108296 	 St: c03ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3108296----T:  3110901 	 St: c03fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3110901----T:  3113506 	 St: c03f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3115476----T:  3118081 	 St: c03fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3118081----T:  3120686 	 St: c03fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3121168----T:  3123773 	 St: c03f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3126141----T:  3128746 	 St: c03fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3352152----T:  3393615 	 	 	 Kl: 3 	 Sm: 0 	 T: kernel_launch(27.996624)
F:  3615765----T:  3657322 	 	 	 Kl: 4 	 Sm: 0 	 T: kernel_launch(28.060095)
F:  3879472----T:  3920962 	 	 	 Kl: 5 	 Sm: 0 	 T: kernel_launch(28.014854)
F:  4143112----T:  4184851 	 	 	 Kl: 6 	 Sm: 0 	 T: kernel_launch(28.182985)
F:  4407001----T:  4448619 	 	 	 Kl: 7 	 Sm: 0 	 T: kernel_launch(28.101282)
F:  4670769----T:  4710112 	 	 	 Kl: 8 	 Sm: 0 	 T: kernel_launch(26.565159)
F:  4932262----T:  4971152 	 	 	 Kl: 9 	 Sm: 0 	 T: kernel_launch(26.259285)
F:  5193302----T:  5232795 	 	 	 Kl: 10 	 Sm: 0 	 T: kernel_launch(26.666441)
F:  5454945----T:  5493866 	 	 	 Kl: 11 	 Sm: 0 	 T: kernel_launch(26.280216)
F:  5716016----T:  5755317 	 	 	 Kl: 12 	 Sm: 0 	 T: kernel_launch(26.536800)
F:  5977467----T:  6016430 	 	 	 Kl: 13 	 Sm: 0 	 T: kernel_launch(26.308575)
F:  6238580----T:  6277895 	 	 	 Kl: 14 	 Sm: 0 	 T: kernel_launch(26.546253)
F:  6500045----T:  6539054 	 	 	 Kl: 15 	 Sm: 0 	 T: kernel_launch(26.339636)
F:  6761204----T:  6800596 	 	 	 Kl: 16 	 Sm: 0 	 T: kernel_launch(26.598244)
F:  7022746----T:  7061512 	 	 	 Kl: 17 	 Sm: 0 	 T: kernel_launch(26.175556)
F:  7283662----T:  7322776 	 	 	 Kl: 18 	 Sm: 0 	 T: kernel_launch(26.410534)
F:  7544926----T:  7583781 	 	 	 Kl: 19 	 Sm: 0 	 T: kernel_launch(26.235651)
F:  7805931----T:  7844949 	 	 	 Kl: 20 	 Sm: 0 	 T: kernel_launch(26.345713)
F:  8067099----T:  8105921 	 	 	 Kl: 21 	 Sm: 0 	 T: kernel_launch(26.213369)
F:  8328071----T:  8367251 	 	 	 Kl: 22 	 Sm: 0 	 T: kernel_launch(26.455097)
F:  8589401----T:  8628220 	 	 	 Kl: 23 	 Sm: 0 	 T: kernel_launch(26.211344)
F:  8850370----T:  8889647 	 	 	 Kl: 24 	 Sm: 0 	 T: kernel_launch(26.520594)
F:  9111797----T:  9150795 	 	 	 Kl: 25 	 Sm: 0 	 T: kernel_launch(26.332209)
F:  9372945----T:  9411911 	 	 	 Kl: 26 	 Sm: 0 	 T: kernel_launch(26.310600)
F:  9634061----T:  9672831 	 	 	 Kl: 27 	 Sm: 0 	 T: kernel_launch(26.178257)
F:  9894981----T:  9934306 	 	 	 Kl: 28 	 Sm: 0 	 T: kernel_launch(26.553005)
F: 10156456----T: 10195274 	 	 	 Kl: 29 	 Sm: 0 	 T: kernel_launch(26.210669)
F: 10417424----T: 10456626 	 	 	 Kl: 30 	 Sm: 0 	 T: kernel_launch(26.469954)
F: 10678776----T: 10717669 	 	 	 Kl: 31 	 Sm: 0 	 T: kernel_launch(26.261311)
F: 10939819----T: 10978770 	 	 	 Kl: 32 	 Sm: 0 	 T: kernel_launch(26.300472)
F: 11200920----T: 11239641 	 	 	 Kl: 33 	 Sm: 0 	 T: kernel_launch(26.145172)
F: 11461791----T: 11500933 	 	 	 Kl: 34 	 Sm: 0 	 T: kernel_launch(26.429440)
F: 11723083----T: 11761973 	 	 	 Kl: 35 	 Sm: 0 	 T: kernel_launch(26.259285)
F: 11984123----T: 12023150 	 	 	 Kl: 36 	 Sm: 0 	 T: kernel_launch(26.351789)
F: 12245300----T: 12284119 	 	 	 Kl: 37 	 Sm: 0 	 T: kernel_launch(26.211344)
F: 12506269----T: 12545387 	 	 	 Kl: 38 	 Sm: 0 	 T: kernel_launch(26.413235)
F: 12767537----T: 12806390 	 	 	 Kl: 39 	 Sm: 0 	 T: kernel_launch(26.234301)
F: 13028540----T: 13067619 	 	 	 Kl: 40 	 Sm: 0 	 T: kernel_launch(26.386900)
F: 13067619----T: 13070224 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 13067619----T: 13075859 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 13078464----T: 13081069 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 13078464----T: 13086704 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 13089309----T: 13091914 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 13089309----T: 13105004 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F: 13107609----T: 13110214 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 13107609----T: 13138332 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F: 13140937----T: 13143542 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 13140937----T: 13201773 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F: 13204378----T: 13206983 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 13204378----T: 13325467 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F: 13328072----T: 13330677 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 13328072----T: 13336312 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 13338917----T: 13341522 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 13338917----T: 13347157 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 13349762----T: 13352367 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 13349762----T: 13365457 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F: 13368062----T: 13370667 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 13368062----T: 13398785 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F: 13401390----T: 13403995 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 13401390----T: 13462226 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F: 13464831----T: 13467436 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 13464831----T: 13555792 	 St: 0 Sz: 782336 	 Sm: 0 	 T: device_sync(61.418636)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 4181619(cycle), 2823.510498(us)
Tot_kernel_exec_time_and_fault_time: 51966084(cycle), 35088.511719(us)
Tot_memcpy_h2d_time: 2667520(cycle), 1801.161377(us)
Tot_memcpy_d2h_time: 0(cycle), 0.000000(us)
Tot_memcpy_time: 2667520(cycle), 1801.161377(us)
Tot_devicesync_time: 490778(cycle), 331.382843(us)
Tot_writeback_time: 0(cycle), 0.000000(us)
Tot_rdma_time: 0(cycle), 0.000000(us)
Tot_memcpy_d2h_sync_wb_time: 490778(cycle), 331.382843(us)
GPGPU-Sim: *** exit detected ***
