{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651946249665 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651946249665 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 07 23:27:29 2022 " "Processing started: Sat May 07 23:27:29 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651946249665 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651946249665 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off digital_project -c digital_project " "Command: quartus_map --read_settings_files=on --write_settings_files=off digital_project -c digital_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651946249665 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1651946249986 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651946249986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file_vhdl.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file register_file_vhdl.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file_VHDL-Behavioral " "Found design unit 1: register_file_VHDL-Behavioral" {  } { { "register_file_VHDL.vhdl" "" { Text "C:/Users/91702/Desktop/Project1/IITB_Processor/register_file_VHDL.vhdl" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651946259771 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file_VHDL " "Found entity 1: register_file_VHDL" {  } { { "register_file_VHDL.vhdl" "" { Text "C:/Users/91702/Desktop/Project1/IITB_Processor/register_file_VHDL.vhdl" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651946259771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651946259771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file control_unit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit-Behave " "Found design unit 1: control_unit-Behave" {  } { { "control_unit.vhdl" "" { Text "C:/Users/91702/Desktop/Project1/IITB_Processor/control_unit.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651946259780 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.vhdl" "" { Text "C:/Users/91702/Desktop/Project1/IITB_Processor/control_unit.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651946259780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651946259780 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "control_unit " "Elaborating entity \"control_unit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651946259928 ""}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "Carry control_unit.vhdl(69) " "VHDL warning at control_unit.vhdl(69): sensitivity list already contains Carry" {  } { { "control_unit.vhdl" "" { Text "C:/Users/91702/Desktop/Project1/IITB_Processor/control_unit.vhdl" 69 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651946259961 "|control_unit"}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "Zero control_unit.vhdl(69) " "VHDL warning at control_unit.vhdl(69): sensitivity list already contains Zero" {  } { { "control_unit.vhdl" "" { Text "C:/Users/91702/Desktop/Project1/IITB_Processor/control_unit.vhdl" 69 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651946259961 "|control_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_data control_unit.vhdl(114) " "VHDL Process Statement warning at control_unit.vhdl(114): signal \"mem_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit.vhdl" "" { Text "C:/Users/91702/Desktop/Project1/IITB_Processor/control_unit.vhdl" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651946259961 "|control_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode control_unit.vhdl(119) " "VHDL Process Statement warning at control_unit.vhdl(119): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit.vhdl" "" { Text "C:/Users/91702/Desktop/Project1/IITB_Processor/control_unit.vhdl" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651946259966 "|control_unit"}
{ "Error" "EVRFX_VHDL_CHOICE_ALREADY_COVERED" "\"0001\" control_unit.vhdl(121) " "VHDL error at control_unit.vhdl(121): choice \"\"0001\"\" overlaps with a previous choice" {  } { { "control_unit.vhdl" "" { Text "C:/Users/91702/Desktop/Project1/IITB_Processor/control_unit.vhdl" 121 0 0 } }  } 0 10321 "VHDL error at %2!s!: choice \"%1!s!\" overlaps with a previous choice" 0 0 "Analysis & Synthesis" 0 -1 1651946259966 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651946259971 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4750 " "Peak virtual memory: 4750 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651946260132 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat May 07 23:27:40 2022 " "Processing ended: Sat May 07 23:27:40 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651946260132 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651946260132 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651946260132 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651946260132 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 5 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 5 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651946260810 ""}
