<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>UART_test</name><vendor/><library/><version/><fileSets><fileSet fileSetId="OTHER_FILESET"><file fileid="0"><name>./UART_test.sdb</name><userFileType>SDB</userFileType></file><file fileid="1"><name>./UART_test_DRC.xml</name><userFileType>log</userFileType></file><file fileid="2"><name>./UART_test_DataSheet.xml</name><userFileType>log</userFileType></file><file fileid="3"><name>./UART_test_manifest.txt</name><userFileType>LOG</userFileType></file></fileSet><fileSet fileSetId="COMPONENT_FILESET"><file fileid="4"><name>../../Actel/DirectCore/COREUART/5.6.102/COREUART.cxf</name><userFileType>CXF</userFileType></file><file fileid="5"><name>./COREUART_0/UART_test_COREUART_0_COREUART.cxf</name><userFileType>CXF</userFileType></file><file fileid="6"><name>./COREUART_1/UART_test_COREUART_1_COREUART.cxf</name><userFileType>CXF</userFileType></file></fileSet><fileSet fileSetId="HDL_FILESET"><file fileid="7"><name>./UART_test.v</name><fileType>verilogSource</fileType></file></fileSet></fileSets><hwModel><views><view><fileSetRef>OTHER_FILESET</fileSetRef><fileSetRef>COMPONENT_FILESET</fileSetRef><name>OTHER</name></view><view><fileSetRef>HDL_FILESET</fileSetRef><name>HDL</name></view></views></hwModel><category>SmartCoreDesign</category><function>SmartDesign</function><variation>SmartDesign</variation><vendor>Actel</vendor><version>1.0</version><vendorExtension><type>SmartCoreDesign</type></vendorExtension><vendorExtension><state value="GENERATED"/></vendorExtension><vendorExtensions><previousType/><preDesignInGoodState>false</preDesignInGoodState><componentRef library="" name="" vendor="" version=""/><dependentModules><module id_library="DirectCore" id_name="COREUART" id_vendor="Actel" id_version="5.6.102" module_class="SpiritModule" name="COREUART" state="GOOD" type="3"/><module id_library="DirectCore" id_name="COREUART" id_vendor="Actel" id_version="5.6.102" module_class="SpiritModule" name="COREUART" state="GOOD" type="3"/><module file="hdl\UART_control.v" module_class="HdlModule" name="UART_control" state="GOOD" type="2"/></dependentModules></vendorExtensions><model><signals><signal><name>clk</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>rst</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>TX_0</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>TX_1</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>TXRDY</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>RXRDY</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>TX_data_0</name><direction>in</direction><left>7</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>TX_data_1</name><direction>in</direction><left>7</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>DATA_OUT</name><direction>out</direction><left>7</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal></signals></model></Component>