$date
	Sat Feb 27 21:13:18 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module halfadd_t $end
$var wire 1 ! carry $end
$var wire 1 " sum $end
$var reg 1 # a $end
$var reg 1 $ b $end
$scope module h $end
$var wire 1 % a $end
$var wire 1 & b $end
$var wire 1 ! carry $end
$var wire 1 " sum $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0&
0%
0$
0#
0"
0!
$end
#5
1"
1$
1&
#15
0$
0&
1#
1%
#30
1!
1$
1&
