`timescale 1ns / 1ps

module snapshot_mux #(
    parameter int WIDTH = 1
) (
    input  logic clk,
    input  logic hold,
    input  logic [WIDTH-1:0] d,
    output logic [WIDTH-1:0] q
);

  logic [WIDTH-1:0] snapshot = '0;

  // Keep recording d while not holding.
  // Once hold goes high, snapshot remains the value captured
  // on the last rising clock edge before hold became high.
  always_ff @(posedge clk) begin
    if (!hold)
      snapshot <= d;
  end

  // Transparent when hold is low; frozen when hold is high.
  assign q = hold ? snapshot : d;

endmodule
