$date
	Mon Apr 10 10:24:24 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module NextPClogicTest_v $end
$var wire 64 ! NextPC [63:0] $end
$var reg 1 " ALUZero $end
$var reg 1 # Branch $end
$var reg 64 $ CurrentPC [63:0] $end
$var reg 64 % SignExtImm64 [63:0] $end
$var reg 1 & Uncondbranch $end
$var reg 8 ' passed [7:0] $end
$scope module uut $end
$var wire 1 " ALUZero $end
$var wire 1 # Branch $end
$var wire 64 ( CurrentPC [63:0] $end
$var wire 64 ) SignExtImm64 [63:0] $end
$var wire 1 & Uncondbranch $end
$var reg 64 * NextPC [63:0] $end
$upscope $end
$scope task allPassed $end
$var reg 8 + numTests [7:0] $end
$var reg 8 , passed [7:0] $end
$upscope $end
$scope task passTest $end
$var reg 64 - actualOut [63:0] $end
$var reg 64 . expectedOut [63:0] $end
$var reg 8 / passed [7:0] $end
$var reg 257 0 testType [256:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx 0
bx /
bx .
bx -
bx ,
bx +
b100 *
b0 )
b0 (
b0 '
0&
b0 %
b0 $
0#
0"
b100 !
$end
#10
b10 !
b10 *
b1 $
b1 (
b1 %
b1 )
1#
1"
#20
b11 !
b11 *
b10 $
b10 (
0#
0"
1&
b1 '
b1 /
b100001001110010011000010110111001100011011010000010000001100001011011100110010000100000010000010100110001010101010110100110010101110010011011110010000001110100011001010111001101110100 0
b10 .
b10 -
#30
b100 !
b100 *
b0 $
b0 (
b0 %
b0 )
0&
b10 '
b10 /
b101010101101110011000110110111101101110011001000110001001110010011000010110111001100011011010000010000001110100011001010111001101110100 0
b11 .
b11 -
#40
b11 +
b11 ,
b11 '
b11 /
b11001010110110001110011011001010010000001110100011001010111001101110100 0
b100 .
b100 -
