Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Jul 14 15:48:40 2025
| Host         : UOS4CD717A76674 running 64-bit major release  (build 9200)
| Command      : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
| Design       : design_1_wrapper
| Device       : xczu48dr-ffvg1517-2-e
| Speed File   : -2
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+--------+-------+------------+-----------+-------+
|          Site Type         |  Used  | Fixed | Prohibited | Available | Util% |
+----------------------------+--------+-------+------------+-----------+-------+
| CLB LUTs                   |  91653 |     0 |          0 |    425280 | 21.55 |
|   LUT as Logic             |  86334 |     0 |          0 |    425280 | 20.30 |
|   LUT as Memory            |   5319 |     0 |          0 |    213600 |  2.49 |
|     LUT as Distributed RAM |    208 |     0 |            |           |       |
|     LUT as Shift Register  |   5111 |     0 |            |           |       |
| CLB Registers              | 113549 |     0 |          0 |    850560 | 13.35 |
|   Register as Flip Flop    | 113549 |     0 |          0 |    850560 | 13.35 |
|   Register as Latch        |      0 |     0 |          0 |    850560 |  0.00 |
| CARRY8                     |   1432 |     0 |          0 |     53160 |  2.69 |
| F7 Muxes                   |   1326 |     0 |          0 |    212640 |  0.62 |
| F8 Muxes                   |      0 |     0 |          0 |    106320 |  0.00 |
| F9 Muxes                   |      0 |     0 |          0 |     53160 |  0.00 |
+----------------------------+--------+-------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+--------+--------------+-------------+--------------+
|  Total | Clock Enable | Synchronous | Asynchronous |
+--------+--------------+-------------+--------------+
| 0      |            _ |           - |            - |
| 0      |            _ |           - |          Set |
| 0      |            _ |           - |        Reset |
| 0      |            _ |         Set |            - |
| 0      |            _ |       Reset |            - |
| 0      |          Yes |           - |            - |
| 0      |          Yes |           - |          Set |
| 1062   |          Yes |           - |        Reset |
| 2969   |          Yes |         Set |            - |
| 109518 |          Yes |       Reset |            - |
+--------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+--------+-------+------------+-----------+-------+
|                  Site Type                 |  Used  | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+--------+-------+------------+-----------+-------+
| CLB                                        |  18286 |     0 |          0 |     53160 | 34.40 |
|   CLBL                                     |   9070 |     0 |            |           |       |
|   CLBM                                     |   9216 |     0 |            |           |       |
| LUT as Logic                               |  86334 |     0 |          0 |    425280 | 20.30 |
|   using O5 output only                     |   3258 |       |            |           |       |
|   using O6 output only                     |  57384 |       |            |           |       |
|   using O5 and O6                          |  25692 |       |            |           |       |
| LUT as Memory                              |   5319 |     0 |          0 |    213600 |  2.49 |
|   LUT as Distributed RAM                   |    208 |     0 |            |           |       |
|     using O5 output only                   |      0 |       |            |           |       |
|     using O6 output only                   |      0 |       |            |           |       |
|     using O5 and O6                        |    208 |       |            |           |       |
|   LUT as Shift Register                    |   5111 |     0 |            |           |       |
|     using O5 output only                   |      0 |       |            |           |       |
|     using O6 output only                   |   3517 |       |            |           |       |
|     using O5 and O6                        |   1594 |       |            |           |       |
| CLB Registers                              | 113549 |     0 |          0 |    850560 | 13.35 |
|   Register driven from within the CLB      |  62631 |       |            |           |       |
|   Register driven from outside the CLB     |  50918 |       |            |           |       |
|     LUT in front of the register is unused |  36094 |       |            |           |       |
|     LUT in front of the register is used   |  14824 |       |            |           |       |
| Unique Control Sets                        |   6746 |       |          0 |    106320 |  6.34 |
+--------------------------------------------+--------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    |  322 |     0 |          0 |      1080 | 29.81 |
|   RAMB36/FIFO*    |  220 |     0 |          0 |      1080 | 20.37 |
|     RAMB36E2 only |  220 |       |            |           |       |
|   RAMB18          |  204 |     0 |          0 |      2160 |  9.44 |
|     RAMB18E2 only |  204 |       |            |           |       |
| URAM              |    0 |     0 |          0 |        80 |  0.00 |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| DSPs           |  360 |     0 |          0 |      4272 |  8.43 |
|   DSP48E2 only |  360 |       |            |           |       |
+----------------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |    0 |     0 |          0 |       347 |  0.00 |
| HPIOB_M          |    0 |     0 |          0 |       138 |  0.00 |
| HPIOB_S          |    0 |     0 |          0 |       138 |  0.00 |
| HDIOB_M          |    0 |     0 |          0 |        24 |  0.00 |
| HDIOB_S          |    0 |     0 |          0 |        24 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |          0 |        23 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |          0 |       192 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |       192 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        72 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        64 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |      2496 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        64 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        32 |  0.00 |
| RF_ADC           |    0 |     0 |          4 |         4 |  0.00 |
| RF_DAC           |    0 |     0 |          4 |         4 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| BUFGCE     |    1 |     0 |          0 |       216 |  0.46 |
| BUFGCE_DIV |    0 |     0 |          0 |        32 |  0.00 |
| BUFG_GT    |    0 |     0 |          0 |       312 |  0.00 |
| BUFG_PS    |    1 |     0 |          0 |        72 |  1.39 |
| BUFGCTRL*  |    0 |     0 |          0 |        64 |  0.00 |
| PLL        |    0 |     0 |          0 |        16 |  0.00 |
| MMCM       |    0 |     0 |          0 |         8 |  0.00 |
+------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+--------+
|    Site Type    | Used | Fixed | Prohibited | Available |  Util% |
+-----------------+------+-------+------------+-----------+--------+
| CMACE4          |    0 |     0 |          0 |         2 |   0.00 |
| FE              |    0 |     0 |          0 |         8 |   0.00 |
| GTYE4_CHANNEL   |    0 |     0 |          0 |        16 |   0.00 |
| GTYE4_COMMON    |    0 |     0 |          0 |         4 |   0.00 |
| ILKNE4          |    0 |     0 |          0 |         1 |   0.00 |
| OBUFDS_GTE4     |    0 |     0 |          0 |         8 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |         8 |   0.00 |
| PCIE4CE4        |    0 |     0 |          0 |         2 |   0.00 |
| PS8             |    1 |     0 |          0 |         1 | 100.00 |
| RFADC           |    0 |     0 |          0 |         4 |   0.00 |
| RFDAC           |    0 |     0 |          0 |         4 |   0.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |   0.00 |
| RFADC_13B4W_M0  |    0 |     0 |          0 |         4 |   0.00 |
+-----------------+------+-------+------------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+----------+--------+---------------------+
| Ref Name |  Used  | Functional Category |
+----------+--------+---------------------+
| FDRE     | 109518 |            Register |
| LUT3     |  31985 |                 CLB |
| LUT6     |  25514 |                 CLB |
| LUT4     |  20309 |                 CLB |
| LUT5     |  15738 |                 CLB |
| LUT2     |  15175 |                 CLB |
| SRL16E   |   5405 |                 CLB |
| LUT1     |   3305 |                 CLB |
| FDSE     |   2969 |            Register |
| CARRY8   |   1432 |                 CLB |
| MUXF7    |   1326 |                 CLB |
| SRLC32E  |   1300 |                 CLB |
| FDCE     |   1062 |            Register |
| RAMD32   |    364 |                 CLB |
| DSP48E2  |    360 |          Arithmetic |
| RAMB36E2 |    220 |            BLOCKRAM |
| RAMB18E2 |    204 |            BLOCKRAM |
| RAMS32   |     52 |                 CLB |
| PS8      |      1 |            Advanced |
| BUFG_PS  |      1 |               Clock |
| BUFGCE   |      1 |               Clock |
+----------+--------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+------------------------------+------+
|           Ref Name           | Used |
+------------------------------+------+
| design_1_zynq_ultra_ps_e_0_0 |    1 |
| design_1_xbar_6              |    1 |
| design_1_xbar_5              |    1 |
| design_1_xbar_4              |    1 |
| design_1_xbar_3              |    1 |
| design_1_xbar_2              |    1 |
| design_1_xbar_1              |    1 |
| design_1_xbar_0              |    1 |
| design_1_rst_ps8_0_96M_0     |    1 |
| design_1_blk_mem_gen_1_4     |    1 |
| design_1_blk_mem_gen_1_3     |    1 |
| design_1_blk_mem_gen_1_2     |    1 |
| design_1_blk_mem_gen_1_1     |    1 |
| design_1_blk_mem_gen_1_0     |    1 |
| design_1_blk_mem_gen_0_7     |    1 |
| design_1_blk_mem_gen_0_6     |    1 |
| design_1_blk_mem_gen_0_5     |    1 |
| design_1_blk_mem_gen_0_4     |    1 |
| design_1_blk_mem_gen_0_3     |    1 |
| design_1_blk_mem_gen_0_1     |    1 |
| design_1_blk_mem_gen_0_0     |    1 |
| design_1_axi_smc_0           |    1 |
| design_1_axi_dma_3_4         |    1 |
| design_1_axi_dma_3_3         |    1 |
| design_1_axi_dma_3_2         |    1 |
| design_1_axi_dma_3_1         |    1 |
| design_1_axi_dma_3_0         |    1 |
| design_1_axi_dma_2_4         |    1 |
| design_1_axi_dma_2_3         |    1 |
| design_1_axi_dma_2_2         |    1 |
| design_1_axi_dma_2_1         |    1 |
| design_1_axi_dma_2_0         |    1 |
| design_1_axi_dma_1_7         |    1 |
| design_1_axi_dma_1_6         |    1 |
| design_1_axi_dma_1_5         |    1 |
| design_1_axi_dma_1_4         |    1 |
| design_1_axi_dma_1_3         |    1 |
| design_1_axi_dma_1_2         |    1 |
| design_1_axi_dma_1_0         |    1 |
| design_1_axi_dma_0_9         |    1 |
| design_1_axi_dma_0_8         |    1 |
| design_1_axi_dma_0_7         |    1 |
| design_1_axi_dma_0_6         |    1 |
| design_1_axi_dma_0_5         |    1 |
| design_1_axi_dma_0_4         |    1 |
| design_1_axi_dma_0_2         |    1 |
| design_1_axi_dma_0_1         |    1 |
| design_1_axi_dma_0_0         |    1 |
| design_1_axi_bram_ctrl_1_4   |    1 |
| design_1_axi_bram_ctrl_1_3   |    1 |
| design_1_axi_bram_ctrl_1_2   |    1 |
| design_1_axi_bram_ctrl_1_1   |    1 |
| design_1_axi_bram_ctrl_1_0   |    1 |
| design_1_axi_bram_ctrl_0_7   |    1 |
| design_1_axi_bram_ctrl_0_6   |    1 |
| design_1_axi_bram_ctrl_0_5   |    1 |
| design_1_axi_bram_ctrl_0_4   |    1 |
| design_1_axi_bram_ctrl_0_3   |    1 |
| design_1_axi_bram_ctrl_0_1   |    1 |
| design_1_axi_bram_ctrl_0_0   |    1 |
| design_1_auto_us_9           |    1 |
| design_1_auto_us_8           |    1 |
| design_1_auto_us_7           |    1 |
| design_1_auto_us_6           |    1 |
| design_1_auto_us_51          |    1 |
| design_1_auto_us_50          |    1 |
| design_1_auto_us_5           |    1 |
| design_1_auto_us_49          |    1 |
| design_1_auto_us_48          |    1 |
| design_1_auto_us_47          |    1 |
| design_1_auto_us_46          |    1 |
| design_1_auto_us_45          |    1 |
| design_1_auto_us_44          |    1 |
| design_1_auto_us_43          |    1 |
| design_1_auto_us_42          |    1 |
| design_1_auto_us_41          |    1 |
| design_1_auto_us_40          |    1 |
| design_1_auto_us_4           |    1 |
| design_1_auto_us_39          |    1 |
| design_1_auto_us_38          |    1 |
| design_1_auto_us_37          |    1 |
| design_1_auto_us_36          |    1 |
| design_1_auto_us_35          |    1 |
| design_1_auto_us_34          |    1 |
| design_1_auto_us_33          |    1 |
| design_1_auto_us_32          |    1 |
| design_1_auto_us_31          |    1 |
| design_1_auto_us_30          |    1 |
| design_1_auto_us_3           |    1 |
| design_1_auto_us_29          |    1 |
| design_1_auto_us_28          |    1 |
| design_1_auto_us_27          |    1 |
| design_1_auto_us_26          |    1 |
| design_1_auto_us_25          |    1 |
| design_1_auto_us_24          |    1 |
| design_1_auto_us_23          |    1 |
| design_1_auto_us_22          |    1 |
| design_1_auto_us_21          |    1 |
| design_1_auto_us_20          |    1 |
| design_1_auto_us_2           |    1 |
| design_1_auto_us_19          |    1 |
| design_1_auto_us_18          |    1 |
| design_1_auto_us_17          |    1 |
| design_1_auto_us_16          |    1 |
| design_1_auto_us_15          |    1 |
| design_1_auto_us_14          |    1 |
| design_1_auto_us_13          |    1 |
| design_1_auto_us_12          |    1 |
| design_1_auto_us_11          |    1 |
| design_1_auto_us_10          |    1 |
| design_1_auto_us_1           |    1 |
| design_1_auto_us_0           |    1 |
| design_1_CAMC_1_4            |    1 |
| design_1_CAMC_1_3            |    1 |
| design_1_CAMC_1_2            |    1 |
| design_1_CAMC_1_1            |    1 |
| design_1_CAMC_1_0            |    1 |
| design_1_CAMC_0_8            |    1 |
| design_1_CAMC_0_7            |    1 |
| design_1_CAMC_0_6            |    1 |
| design_1_CAMC_0_5            |    1 |
| design_1_CAMC_0_4            |    1 |
| design_1_CAMC_0_3            |    1 |
| design_1_CAMC_0_1            |    1 |
| design_1_CAMC_0_0            |    1 |
+------------------------------+------+


