{
  "module_name": "sun8i-r40-ccu.h",
  "hash_id": "74cce819cf512ab1a121636209ad11691fda2d85693deb091824a56df603da79",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/sun8i-r40-ccu.h",
  "human_readable_source": " \n\n#ifndef _DT_BINDINGS_CLK_SUN8I_R40_H_\n#define _DT_BINDINGS_CLK_SUN8I_R40_H_\n\n#define CLK_PLL_VIDEO0\t\t7\n\n#define CLK_PLL_VIDEO1\t\t16\n\n#define CLK_CPU\t\t\t24\n\n#define CLK_BUS_MIPI_DSI\t29\n#define CLK_BUS_CE\t\t30\n#define CLK_BUS_DMA\t\t31\n#define CLK_BUS_MMC0\t\t32\n#define CLK_BUS_MMC1\t\t33\n#define CLK_BUS_MMC2\t\t34\n#define CLK_BUS_MMC3\t\t35\n#define CLK_BUS_NAND\t\t36\n#define CLK_BUS_DRAM\t\t37\n#define CLK_BUS_EMAC\t\t38\n#define CLK_BUS_TS\t\t39\n#define CLK_BUS_HSTIMER\t\t40\n#define CLK_BUS_SPI0\t\t41\n#define CLK_BUS_SPI1\t\t42\n#define CLK_BUS_SPI2\t\t43\n#define CLK_BUS_SPI3\t\t44\n#define CLK_BUS_SATA\t\t45\n#define CLK_BUS_OTG\t\t46\n#define CLK_BUS_EHCI0\t\t47\n#define CLK_BUS_EHCI1\t\t48\n#define CLK_BUS_EHCI2\t\t49\n#define CLK_BUS_OHCI0\t\t50\n#define CLK_BUS_OHCI1\t\t51\n#define CLK_BUS_OHCI2\t\t52\n#define CLK_BUS_VE\t\t53\n#define CLK_BUS_MP\t\t54\n#define CLK_BUS_DEINTERLACE\t55\n#define CLK_BUS_CSI0\t\t56\n#define CLK_BUS_CSI1\t\t57\n#define CLK_BUS_HDMI1\t\t58\n#define CLK_BUS_HDMI0\t\t59\n#define CLK_BUS_DE\t\t60\n#define CLK_BUS_TVE0\t\t61\n#define CLK_BUS_TVE1\t\t62\n#define CLK_BUS_TVE_TOP\t\t63\n#define CLK_BUS_GMAC\t\t64\n#define CLK_BUS_GPU\t\t65\n#define CLK_BUS_TVD0\t\t66\n#define CLK_BUS_TVD1\t\t67\n#define CLK_BUS_TVD2\t\t68\n#define CLK_BUS_TVD3\t\t69\n#define CLK_BUS_TVD_TOP\t\t70\n#define CLK_BUS_TCON_LCD0\t71\n#define CLK_BUS_TCON_LCD1\t72\n#define CLK_BUS_TCON_TV0\t73\n#define CLK_BUS_TCON_TV1\t74\n#define CLK_BUS_TCON_TOP\t75\n#define CLK_BUS_CODEC\t\t76\n#define CLK_BUS_SPDIF\t\t77\n#define CLK_BUS_AC97\t\t78\n#define CLK_BUS_PIO\t\t79\n#define CLK_BUS_IR0\t\t80\n#define CLK_BUS_IR1\t\t81\n#define CLK_BUS_THS\t\t82\n#define CLK_BUS_KEYPAD\t\t83\n#define CLK_BUS_I2S0\t\t84\n#define CLK_BUS_I2S1\t\t85\n#define CLK_BUS_I2S2\t\t86\n#define CLK_BUS_I2C0\t\t87\n#define CLK_BUS_I2C1\t\t88\n#define CLK_BUS_I2C2\t\t89\n#define CLK_BUS_I2C3\t\t90\n#define CLK_BUS_CAN\t\t91\n#define CLK_BUS_SCR\t\t92\n#define CLK_BUS_PS20\t\t93\n#define CLK_BUS_PS21\t\t94\n#define CLK_BUS_I2C4\t\t95\n#define CLK_BUS_UART0\t\t96\n#define CLK_BUS_UART1\t\t97\n#define CLK_BUS_UART2\t\t98\n#define CLK_BUS_UART3\t\t99\n#define CLK_BUS_UART4\t\t100\n#define CLK_BUS_UART5\t\t101\n#define CLK_BUS_UART6\t\t102\n#define CLK_BUS_UART7\t\t103\n#define CLK_BUS_DBG\t\t104\n\n#define CLK_THS\t\t\t105\n#define CLK_NAND\t\t106\n#define CLK_MMC0\t\t107\n#define CLK_MMC1\t\t108\n#define CLK_MMC2\t\t109\n#define CLK_MMC3\t\t110\n#define CLK_TS\t\t\t111\n#define CLK_CE\t\t\t112\n#define CLK_SPI0\t\t113\n#define CLK_SPI1\t\t114\n#define CLK_SPI2\t\t115\n#define CLK_SPI3\t\t116\n#define CLK_I2S0\t\t117\n#define CLK_I2S1\t\t118\n#define CLK_I2S2\t\t119\n#define CLK_AC97\t\t120\n#define CLK_SPDIF\t\t121\n#define CLK_KEYPAD\t\t122\n#define CLK_SATA\t\t123\n#define CLK_USB_PHY0\t\t124\n#define CLK_USB_PHY1\t\t125\n#define CLK_USB_PHY2\t\t126\n#define CLK_USB_OHCI0\t\t127\n#define CLK_USB_OHCI1\t\t128\n#define CLK_USB_OHCI2\t\t129\n#define CLK_IR0\t\t\t130\n#define CLK_IR1\t\t\t131\n\n#define CLK_DRAM_VE\t\t133\n#define CLK_DRAM_CSI0\t\t134\n#define CLK_DRAM_CSI1\t\t135\n#define CLK_DRAM_TS\t\t136\n#define CLK_DRAM_TVD\t\t137\n#define CLK_DRAM_MP\t\t138\n#define CLK_DRAM_DEINTERLACE\t139\n#define CLK_DE\t\t\t140\n#define CLK_MP\t\t\t141\n#define CLK_TCON_LCD0\t\t142\n#define CLK_TCON_LCD1\t\t143\n#define CLK_TCON_TV0\t\t144\n#define CLK_TCON_TV1\t\t145\n#define CLK_DEINTERLACE\t\t146\n#define CLK_CSI1_MCLK\t\t147\n#define CLK_CSI_SCLK\t\t148\n#define CLK_CSI0_MCLK\t\t149\n#define CLK_VE\t\t\t150\n#define CLK_CODEC\t\t151\n#define CLK_AVS\t\t\t152\n#define CLK_HDMI\t\t153\n#define CLK_HDMI_SLOW\t\t154\n#define CLK_MBUS\t\t155\n#define CLK_DSI_DPHY\t\t156\n#define CLK_TVE0\t\t157\n#define CLK_TVE1\t\t158\n#define CLK_TVD0\t\t159\n#define CLK_TVD1\t\t160\n#define CLK_TVD2\t\t161\n#define CLK_TVD3\t\t162\n#define CLK_GPU\t\t\t163\n#define CLK_OUTA\t\t164\n#define CLK_OUTB\t\t165\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}