
Angle_PWM_Detection.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000196  00800100  00003298  0000332c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00003298  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000020  00800296  00800296  000034c2  2**0
                  ALLOC
  3 .stab         000026b8  00000000  00000000  000034c4  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00001900  00000000  00000000  00005b7c  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000160  00000000  00000000  0000747c  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 000001b6  00000000  00000000  000075dc  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00001f0d  00000000  00000000  00007792  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000010d2  00000000  00000000  0000969f  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00001030  00000000  00000000  0000a771  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000180  00000000  00000000  0000b7a4  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    000002e7  00000000  00000000  0000b924  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000008f6  00000000  00000000  0000bc0b  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  0000c501  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 46 00 	jmp	0x8c	; 0x8c <__ctors_end>
       4:	0c 94 0c 0b 	jmp	0x1618	; 0x1618 <__vector_1>
       8:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
       c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      10:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      14:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      18:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      1c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      20:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      24:	0c 94 ec 0b 	jmp	0x17d8	; 0x17d8 <__vector_9>
      28:	0c 94 25 0c 	jmp	0x184a	; 0x184a <__vector_10>
      2c:	0c 94 2e 09 	jmp	0x125c	; 0x125c <__vector_11>
      30:	0c 94 5e 0c 	jmp	0x18bc	; 0x18bc <__vector_12>
      34:	0c 94 97 0c 	jmp	0x192e	; 0x192e <__vector_13>
      38:	0c 94 09 0d 	jmp	0x1a12	; 0x1a12 <__vector_14>
      3c:	0c 94 7a 0b 	jmp	0x16f4	; 0x16f4 <__vector_15>
      40:	0c 94 b3 0b 	jmp	0x1766	; 0x1766 <__vector_16>
      44:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      48:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      4c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      50:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      54:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      58:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      5c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      60:	0c 94 d0 0c 	jmp	0x19a0	; 0x19a0 <__vector_24>
      64:	0c 94 67 09 	jmp	0x12ce	; 0x12ce <__vector_25>
      68:	0c 94 42 0d 	jmp	0x1a84	; 0x1a84 <__vector_26>
      6c:	0c 94 7b 0d 	jmp	0x1af6	; 0x1af6 <__vector_27>
      70:	0c 94 b4 0d 	jmp	0x1b68	; 0x1b68 <__vector_28>
      74:	0c 94 ed 0d 	jmp	0x1bda	; 0x1bda <__vector_29>
      78:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      7c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      80:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      84:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      88:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>

0000008c <__ctors_end>:
      8c:	11 24       	eor	r1, r1
      8e:	1f be       	out	0x3f, r1	; 63
      90:	cf ef       	ldi	r28, 0xFF	; 255
      92:	d0 e1       	ldi	r29, 0x10	; 16
      94:	de bf       	out	0x3e, r29	; 62
      96:	cd bf       	out	0x3d, r28	; 61

00000098 <__do_copy_data>:
      98:	12 e0       	ldi	r17, 0x02	; 2
      9a:	a0 e0       	ldi	r26, 0x00	; 0
      9c:	b1 e0       	ldi	r27, 0x01	; 1
      9e:	e8 e9       	ldi	r30, 0x98	; 152
      a0:	f2 e3       	ldi	r31, 0x32	; 50
      a2:	00 e0       	ldi	r16, 0x00	; 0
      a4:	0b bf       	out	0x3b, r16	; 59
      a6:	02 c0       	rjmp	.+4      	; 0xac <__do_copy_data+0x14>
      a8:	07 90       	elpm	r0, Z+
      aa:	0d 92       	st	X+, r0
      ac:	a6 39       	cpi	r26, 0x96	; 150
      ae:	b1 07       	cpc	r27, r17
      b0:	d9 f7       	brne	.-10     	; 0xa8 <__do_copy_data+0x10>

000000b2 <__do_clear_bss>:
      b2:	12 e0       	ldi	r17, 0x02	; 2
      b4:	a6 e9       	ldi	r26, 0x96	; 150
      b6:	b2 e0       	ldi	r27, 0x02	; 2
      b8:	01 c0       	rjmp	.+2      	; 0xbc <.do_clear_bss_start>

000000ba <.do_clear_bss_loop>:
      ba:	1d 92       	st	X+, r1

000000bc <.do_clear_bss_start>:
      bc:	a6 3b       	cpi	r26, 0xB6	; 182
      be:	b1 07       	cpc	r27, r17
      c0:	e1 f7       	brne	.-8      	; 0xba <.do_clear_bss_loop>
      c2:	0e 94 c1 08 	call	0x1182	; 0x1182 <main>
      c6:	0c 94 4a 19 	jmp	0x3294	; 0x3294 <_exit>

000000ca <__bad_interrupt>:
      ca:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000ce <__fixunssfsi>:
      ce:	ef 92       	push	r14
      d0:	ff 92       	push	r15
      d2:	0f 93       	push	r16
      d4:	1f 93       	push	r17
      d6:	7b 01       	movw	r14, r22
      d8:	8c 01       	movw	r16, r24
      da:	20 e0       	ldi	r18, 0x00	; 0
      dc:	30 e0       	ldi	r19, 0x00	; 0
      de:	40 e0       	ldi	r20, 0x00	; 0
      e0:	5f e4       	ldi	r21, 0x4F	; 79
      e2:	0e 94 e3 03 	call	0x7c6	; 0x7c6 <__gesf2>
      e6:	88 23       	and	r24, r24
      e8:	8c f0       	brlt	.+34     	; 0x10c <__fixunssfsi+0x3e>
      ea:	c8 01       	movw	r24, r16
      ec:	b7 01       	movw	r22, r14
      ee:	20 e0       	ldi	r18, 0x00	; 0
      f0:	30 e0       	ldi	r19, 0x00	; 0
      f2:	40 e0       	ldi	r20, 0x00	; 0
      f4:	5f e4       	ldi	r21, 0x4F	; 79
      f6:	0e 94 df 01 	call	0x3be	; 0x3be <__subsf3>
      fa:	0e 94 13 04 	call	0x826	; 0x826 <__fixsfsi>
      fe:	9b 01       	movw	r18, r22
     100:	ac 01       	movw	r20, r24
     102:	20 50       	subi	r18, 0x00	; 0
     104:	30 40       	sbci	r19, 0x00	; 0
     106:	40 40       	sbci	r20, 0x00	; 0
     108:	50 48       	sbci	r21, 0x80	; 128
     10a:	06 c0       	rjmp	.+12     	; 0x118 <__fixunssfsi+0x4a>
     10c:	c8 01       	movw	r24, r16
     10e:	b7 01       	movw	r22, r14
     110:	0e 94 13 04 	call	0x826	; 0x826 <__fixsfsi>
     114:	9b 01       	movw	r18, r22
     116:	ac 01       	movw	r20, r24
     118:	b9 01       	movw	r22, r18
     11a:	ca 01       	movw	r24, r20
     11c:	1f 91       	pop	r17
     11e:	0f 91       	pop	r16
     120:	ff 90       	pop	r15
     122:	ef 90       	pop	r14
     124:	08 95       	ret

00000126 <_fpadd_parts>:
     126:	a0 e0       	ldi	r26, 0x00	; 0
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	e9 e9       	ldi	r30, 0x99	; 153
     12c:	f0 e0       	ldi	r31, 0x00	; 0
     12e:	0c 94 3c 16 	jmp	0x2c78	; 0x2c78 <__prologue_saves__>
     132:	dc 01       	movw	r26, r24
     134:	2b 01       	movw	r4, r22
     136:	fa 01       	movw	r30, r20
     138:	9c 91       	ld	r25, X
     13a:	92 30       	cpi	r25, 0x02	; 2
     13c:	08 f4       	brcc	.+2      	; 0x140 <_fpadd_parts+0x1a>
     13e:	39 c1       	rjmp	.+626    	; 0x3b2 <_fpadd_parts+0x28c>
     140:	eb 01       	movw	r28, r22
     142:	88 81       	ld	r24, Y
     144:	82 30       	cpi	r24, 0x02	; 2
     146:	08 f4       	brcc	.+2      	; 0x14a <_fpadd_parts+0x24>
     148:	33 c1       	rjmp	.+614    	; 0x3b0 <_fpadd_parts+0x28a>
     14a:	94 30       	cpi	r25, 0x04	; 4
     14c:	69 f4       	brne	.+26     	; 0x168 <_fpadd_parts+0x42>
     14e:	84 30       	cpi	r24, 0x04	; 4
     150:	09 f0       	breq	.+2      	; 0x154 <_fpadd_parts+0x2e>
     152:	2f c1       	rjmp	.+606    	; 0x3b2 <_fpadd_parts+0x28c>
     154:	11 96       	adiw	r26, 0x01	; 1
     156:	9c 91       	ld	r25, X
     158:	11 97       	sbiw	r26, 0x01	; 1
     15a:	89 81       	ldd	r24, Y+1	; 0x01
     15c:	98 17       	cp	r25, r24
     15e:	09 f4       	brne	.+2      	; 0x162 <_fpadd_parts+0x3c>
     160:	28 c1       	rjmp	.+592    	; 0x3b2 <_fpadd_parts+0x28c>
     162:	a6 e8       	ldi	r26, 0x86	; 134
     164:	b1 e0       	ldi	r27, 0x01	; 1
     166:	25 c1       	rjmp	.+586    	; 0x3b2 <_fpadd_parts+0x28c>
     168:	84 30       	cpi	r24, 0x04	; 4
     16a:	09 f4       	brne	.+2      	; 0x16e <_fpadd_parts+0x48>
     16c:	21 c1       	rjmp	.+578    	; 0x3b0 <_fpadd_parts+0x28a>
     16e:	82 30       	cpi	r24, 0x02	; 2
     170:	a9 f4       	brne	.+42     	; 0x19c <_fpadd_parts+0x76>
     172:	92 30       	cpi	r25, 0x02	; 2
     174:	09 f0       	breq	.+2      	; 0x178 <_fpadd_parts+0x52>
     176:	1d c1       	rjmp	.+570    	; 0x3b2 <_fpadd_parts+0x28c>
     178:	9a 01       	movw	r18, r20
     17a:	ad 01       	movw	r20, r26
     17c:	88 e0       	ldi	r24, 0x08	; 8
     17e:	ea 01       	movw	r28, r20
     180:	09 90       	ld	r0, Y+
     182:	ae 01       	movw	r20, r28
     184:	e9 01       	movw	r28, r18
     186:	09 92       	st	Y+, r0
     188:	9e 01       	movw	r18, r28
     18a:	81 50       	subi	r24, 0x01	; 1
     18c:	c1 f7       	brne	.-16     	; 0x17e <_fpadd_parts+0x58>
     18e:	e2 01       	movw	r28, r4
     190:	89 81       	ldd	r24, Y+1	; 0x01
     192:	11 96       	adiw	r26, 0x01	; 1
     194:	9c 91       	ld	r25, X
     196:	89 23       	and	r24, r25
     198:	81 83       	std	Z+1, r24	; 0x01
     19a:	08 c1       	rjmp	.+528    	; 0x3ac <_fpadd_parts+0x286>
     19c:	92 30       	cpi	r25, 0x02	; 2
     19e:	09 f4       	brne	.+2      	; 0x1a2 <_fpadd_parts+0x7c>
     1a0:	07 c1       	rjmp	.+526    	; 0x3b0 <_fpadd_parts+0x28a>
     1a2:	12 96       	adiw	r26, 0x02	; 2
     1a4:	2d 90       	ld	r2, X+
     1a6:	3c 90       	ld	r3, X
     1a8:	13 97       	sbiw	r26, 0x03	; 3
     1aa:	eb 01       	movw	r28, r22
     1ac:	8a 81       	ldd	r24, Y+2	; 0x02
     1ae:	9b 81       	ldd	r25, Y+3	; 0x03
     1b0:	14 96       	adiw	r26, 0x04	; 4
     1b2:	ad 90       	ld	r10, X+
     1b4:	bd 90       	ld	r11, X+
     1b6:	cd 90       	ld	r12, X+
     1b8:	dc 90       	ld	r13, X
     1ba:	17 97       	sbiw	r26, 0x07	; 7
     1bc:	ec 80       	ldd	r14, Y+4	; 0x04
     1be:	fd 80       	ldd	r15, Y+5	; 0x05
     1c0:	0e 81       	ldd	r16, Y+6	; 0x06
     1c2:	1f 81       	ldd	r17, Y+7	; 0x07
     1c4:	91 01       	movw	r18, r2
     1c6:	28 1b       	sub	r18, r24
     1c8:	39 0b       	sbc	r19, r25
     1ca:	b9 01       	movw	r22, r18
     1cc:	37 ff       	sbrs	r19, 7
     1ce:	04 c0       	rjmp	.+8      	; 0x1d8 <_fpadd_parts+0xb2>
     1d0:	66 27       	eor	r22, r22
     1d2:	77 27       	eor	r23, r23
     1d4:	62 1b       	sub	r22, r18
     1d6:	73 0b       	sbc	r23, r19
     1d8:	60 32       	cpi	r22, 0x20	; 32
     1da:	71 05       	cpc	r23, r1
     1dc:	0c f0       	brlt	.+2      	; 0x1e0 <_fpadd_parts+0xba>
     1de:	61 c0       	rjmp	.+194    	; 0x2a2 <_fpadd_parts+0x17c>
     1e0:	12 16       	cp	r1, r18
     1e2:	13 06       	cpc	r1, r19
     1e4:	6c f5       	brge	.+90     	; 0x240 <_fpadd_parts+0x11a>
     1e6:	37 01       	movw	r6, r14
     1e8:	48 01       	movw	r8, r16
     1ea:	06 2e       	mov	r0, r22
     1ec:	04 c0       	rjmp	.+8      	; 0x1f6 <_fpadd_parts+0xd0>
     1ee:	96 94       	lsr	r9
     1f0:	87 94       	ror	r8
     1f2:	77 94       	ror	r7
     1f4:	67 94       	ror	r6
     1f6:	0a 94       	dec	r0
     1f8:	d2 f7       	brpl	.-12     	; 0x1ee <_fpadd_parts+0xc8>
     1fa:	21 e0       	ldi	r18, 0x01	; 1
     1fc:	30 e0       	ldi	r19, 0x00	; 0
     1fe:	40 e0       	ldi	r20, 0x00	; 0
     200:	50 e0       	ldi	r21, 0x00	; 0
     202:	04 c0       	rjmp	.+8      	; 0x20c <_fpadd_parts+0xe6>
     204:	22 0f       	add	r18, r18
     206:	33 1f       	adc	r19, r19
     208:	44 1f       	adc	r20, r20
     20a:	55 1f       	adc	r21, r21
     20c:	6a 95       	dec	r22
     20e:	d2 f7       	brpl	.-12     	; 0x204 <_fpadd_parts+0xde>
     210:	21 50       	subi	r18, 0x01	; 1
     212:	30 40       	sbci	r19, 0x00	; 0
     214:	40 40       	sbci	r20, 0x00	; 0
     216:	50 40       	sbci	r21, 0x00	; 0
     218:	2e 21       	and	r18, r14
     21a:	3f 21       	and	r19, r15
     21c:	40 23       	and	r20, r16
     21e:	51 23       	and	r21, r17
     220:	21 15       	cp	r18, r1
     222:	31 05       	cpc	r19, r1
     224:	41 05       	cpc	r20, r1
     226:	51 05       	cpc	r21, r1
     228:	21 f0       	breq	.+8      	; 0x232 <_fpadd_parts+0x10c>
     22a:	21 e0       	ldi	r18, 0x01	; 1
     22c:	30 e0       	ldi	r19, 0x00	; 0
     22e:	40 e0       	ldi	r20, 0x00	; 0
     230:	50 e0       	ldi	r21, 0x00	; 0
     232:	79 01       	movw	r14, r18
     234:	8a 01       	movw	r16, r20
     236:	e6 28       	or	r14, r6
     238:	f7 28       	or	r15, r7
     23a:	08 29       	or	r16, r8
     23c:	19 29       	or	r17, r9
     23e:	3c c0       	rjmp	.+120    	; 0x2b8 <_fpadd_parts+0x192>
     240:	23 2b       	or	r18, r19
     242:	d1 f1       	breq	.+116    	; 0x2b8 <_fpadd_parts+0x192>
     244:	26 0e       	add	r2, r22
     246:	37 1e       	adc	r3, r23
     248:	35 01       	movw	r6, r10
     24a:	46 01       	movw	r8, r12
     24c:	06 2e       	mov	r0, r22
     24e:	04 c0       	rjmp	.+8      	; 0x258 <_fpadd_parts+0x132>
     250:	96 94       	lsr	r9
     252:	87 94       	ror	r8
     254:	77 94       	ror	r7
     256:	67 94       	ror	r6
     258:	0a 94       	dec	r0
     25a:	d2 f7       	brpl	.-12     	; 0x250 <_fpadd_parts+0x12a>
     25c:	21 e0       	ldi	r18, 0x01	; 1
     25e:	30 e0       	ldi	r19, 0x00	; 0
     260:	40 e0       	ldi	r20, 0x00	; 0
     262:	50 e0       	ldi	r21, 0x00	; 0
     264:	04 c0       	rjmp	.+8      	; 0x26e <_fpadd_parts+0x148>
     266:	22 0f       	add	r18, r18
     268:	33 1f       	adc	r19, r19
     26a:	44 1f       	adc	r20, r20
     26c:	55 1f       	adc	r21, r21
     26e:	6a 95       	dec	r22
     270:	d2 f7       	brpl	.-12     	; 0x266 <_fpadd_parts+0x140>
     272:	21 50       	subi	r18, 0x01	; 1
     274:	30 40       	sbci	r19, 0x00	; 0
     276:	40 40       	sbci	r20, 0x00	; 0
     278:	50 40       	sbci	r21, 0x00	; 0
     27a:	2a 21       	and	r18, r10
     27c:	3b 21       	and	r19, r11
     27e:	4c 21       	and	r20, r12
     280:	5d 21       	and	r21, r13
     282:	21 15       	cp	r18, r1
     284:	31 05       	cpc	r19, r1
     286:	41 05       	cpc	r20, r1
     288:	51 05       	cpc	r21, r1
     28a:	21 f0       	breq	.+8      	; 0x294 <_fpadd_parts+0x16e>
     28c:	21 e0       	ldi	r18, 0x01	; 1
     28e:	30 e0       	ldi	r19, 0x00	; 0
     290:	40 e0       	ldi	r20, 0x00	; 0
     292:	50 e0       	ldi	r21, 0x00	; 0
     294:	59 01       	movw	r10, r18
     296:	6a 01       	movw	r12, r20
     298:	a6 28       	or	r10, r6
     29a:	b7 28       	or	r11, r7
     29c:	c8 28       	or	r12, r8
     29e:	d9 28       	or	r13, r9
     2a0:	0b c0       	rjmp	.+22     	; 0x2b8 <_fpadd_parts+0x192>
     2a2:	82 15       	cp	r24, r2
     2a4:	93 05       	cpc	r25, r3
     2a6:	2c f0       	brlt	.+10     	; 0x2b2 <_fpadd_parts+0x18c>
     2a8:	1c 01       	movw	r2, r24
     2aa:	aa 24       	eor	r10, r10
     2ac:	bb 24       	eor	r11, r11
     2ae:	65 01       	movw	r12, r10
     2b0:	03 c0       	rjmp	.+6      	; 0x2b8 <_fpadd_parts+0x192>
     2b2:	ee 24       	eor	r14, r14
     2b4:	ff 24       	eor	r15, r15
     2b6:	87 01       	movw	r16, r14
     2b8:	11 96       	adiw	r26, 0x01	; 1
     2ba:	9c 91       	ld	r25, X
     2bc:	d2 01       	movw	r26, r4
     2be:	11 96       	adiw	r26, 0x01	; 1
     2c0:	8c 91       	ld	r24, X
     2c2:	98 17       	cp	r25, r24
     2c4:	09 f4       	brne	.+2      	; 0x2c8 <_fpadd_parts+0x1a2>
     2c6:	45 c0       	rjmp	.+138    	; 0x352 <_fpadd_parts+0x22c>
     2c8:	99 23       	and	r25, r25
     2ca:	39 f0       	breq	.+14     	; 0x2da <_fpadd_parts+0x1b4>
     2cc:	a8 01       	movw	r20, r16
     2ce:	97 01       	movw	r18, r14
     2d0:	2a 19       	sub	r18, r10
     2d2:	3b 09       	sbc	r19, r11
     2d4:	4c 09       	sbc	r20, r12
     2d6:	5d 09       	sbc	r21, r13
     2d8:	06 c0       	rjmp	.+12     	; 0x2e6 <_fpadd_parts+0x1c0>
     2da:	a6 01       	movw	r20, r12
     2dc:	95 01       	movw	r18, r10
     2de:	2e 19       	sub	r18, r14
     2e0:	3f 09       	sbc	r19, r15
     2e2:	40 0b       	sbc	r20, r16
     2e4:	51 0b       	sbc	r21, r17
     2e6:	57 fd       	sbrc	r21, 7
     2e8:	08 c0       	rjmp	.+16     	; 0x2fa <_fpadd_parts+0x1d4>
     2ea:	11 82       	std	Z+1, r1	; 0x01
     2ec:	33 82       	std	Z+3, r3	; 0x03
     2ee:	22 82       	std	Z+2, r2	; 0x02
     2f0:	24 83       	std	Z+4, r18	; 0x04
     2f2:	35 83       	std	Z+5, r19	; 0x05
     2f4:	46 83       	std	Z+6, r20	; 0x06
     2f6:	57 83       	std	Z+7, r21	; 0x07
     2f8:	1d c0       	rjmp	.+58     	; 0x334 <_fpadd_parts+0x20e>
     2fa:	81 e0       	ldi	r24, 0x01	; 1
     2fc:	81 83       	std	Z+1, r24	; 0x01
     2fe:	33 82       	std	Z+3, r3	; 0x03
     300:	22 82       	std	Z+2, r2	; 0x02
     302:	88 27       	eor	r24, r24
     304:	99 27       	eor	r25, r25
     306:	dc 01       	movw	r26, r24
     308:	82 1b       	sub	r24, r18
     30a:	93 0b       	sbc	r25, r19
     30c:	a4 0b       	sbc	r26, r20
     30e:	b5 0b       	sbc	r27, r21
     310:	84 83       	std	Z+4, r24	; 0x04
     312:	95 83       	std	Z+5, r25	; 0x05
     314:	a6 83       	std	Z+6, r26	; 0x06
     316:	b7 83       	std	Z+7, r27	; 0x07
     318:	0d c0       	rjmp	.+26     	; 0x334 <_fpadd_parts+0x20e>
     31a:	22 0f       	add	r18, r18
     31c:	33 1f       	adc	r19, r19
     31e:	44 1f       	adc	r20, r20
     320:	55 1f       	adc	r21, r21
     322:	24 83       	std	Z+4, r18	; 0x04
     324:	35 83       	std	Z+5, r19	; 0x05
     326:	46 83       	std	Z+6, r20	; 0x06
     328:	57 83       	std	Z+7, r21	; 0x07
     32a:	82 81       	ldd	r24, Z+2	; 0x02
     32c:	93 81       	ldd	r25, Z+3	; 0x03
     32e:	01 97       	sbiw	r24, 0x01	; 1
     330:	93 83       	std	Z+3, r25	; 0x03
     332:	82 83       	std	Z+2, r24	; 0x02
     334:	24 81       	ldd	r18, Z+4	; 0x04
     336:	35 81       	ldd	r19, Z+5	; 0x05
     338:	46 81       	ldd	r20, Z+6	; 0x06
     33a:	57 81       	ldd	r21, Z+7	; 0x07
     33c:	da 01       	movw	r26, r20
     33e:	c9 01       	movw	r24, r18
     340:	01 97       	sbiw	r24, 0x01	; 1
     342:	a1 09       	sbc	r26, r1
     344:	b1 09       	sbc	r27, r1
     346:	8f 5f       	subi	r24, 0xFF	; 255
     348:	9f 4f       	sbci	r25, 0xFF	; 255
     34a:	af 4f       	sbci	r26, 0xFF	; 255
     34c:	bf 43       	sbci	r27, 0x3F	; 63
     34e:	28 f3       	brcs	.-54     	; 0x31a <_fpadd_parts+0x1f4>
     350:	0b c0       	rjmp	.+22     	; 0x368 <_fpadd_parts+0x242>
     352:	91 83       	std	Z+1, r25	; 0x01
     354:	33 82       	std	Z+3, r3	; 0x03
     356:	22 82       	std	Z+2, r2	; 0x02
     358:	ea 0c       	add	r14, r10
     35a:	fb 1c       	adc	r15, r11
     35c:	0c 1d       	adc	r16, r12
     35e:	1d 1d       	adc	r17, r13
     360:	e4 82       	std	Z+4, r14	; 0x04
     362:	f5 82       	std	Z+5, r15	; 0x05
     364:	06 83       	std	Z+6, r16	; 0x06
     366:	17 83       	std	Z+7, r17	; 0x07
     368:	83 e0       	ldi	r24, 0x03	; 3
     36a:	80 83       	st	Z, r24
     36c:	24 81       	ldd	r18, Z+4	; 0x04
     36e:	35 81       	ldd	r19, Z+5	; 0x05
     370:	46 81       	ldd	r20, Z+6	; 0x06
     372:	57 81       	ldd	r21, Z+7	; 0x07
     374:	57 ff       	sbrs	r21, 7
     376:	1a c0       	rjmp	.+52     	; 0x3ac <_fpadd_parts+0x286>
     378:	c9 01       	movw	r24, r18
     37a:	aa 27       	eor	r26, r26
     37c:	97 fd       	sbrc	r25, 7
     37e:	a0 95       	com	r26
     380:	ba 2f       	mov	r27, r26
     382:	81 70       	andi	r24, 0x01	; 1
     384:	90 70       	andi	r25, 0x00	; 0
     386:	a0 70       	andi	r26, 0x00	; 0
     388:	b0 70       	andi	r27, 0x00	; 0
     38a:	56 95       	lsr	r21
     38c:	47 95       	ror	r20
     38e:	37 95       	ror	r19
     390:	27 95       	ror	r18
     392:	82 2b       	or	r24, r18
     394:	93 2b       	or	r25, r19
     396:	a4 2b       	or	r26, r20
     398:	b5 2b       	or	r27, r21
     39a:	84 83       	std	Z+4, r24	; 0x04
     39c:	95 83       	std	Z+5, r25	; 0x05
     39e:	a6 83       	std	Z+6, r26	; 0x06
     3a0:	b7 83       	std	Z+7, r27	; 0x07
     3a2:	82 81       	ldd	r24, Z+2	; 0x02
     3a4:	93 81       	ldd	r25, Z+3	; 0x03
     3a6:	01 96       	adiw	r24, 0x01	; 1
     3a8:	93 83       	std	Z+3, r25	; 0x03
     3aa:	82 83       	std	Z+2, r24	; 0x02
     3ac:	df 01       	movw	r26, r30
     3ae:	01 c0       	rjmp	.+2      	; 0x3b2 <_fpadd_parts+0x28c>
     3b0:	d2 01       	movw	r26, r4
     3b2:	cd 01       	movw	r24, r26
     3b4:	cd b7       	in	r28, 0x3d	; 61
     3b6:	de b7       	in	r29, 0x3e	; 62
     3b8:	e2 e1       	ldi	r30, 0x12	; 18
     3ba:	0c 94 58 16 	jmp	0x2cb0	; 0x2cb0 <__epilogue_restores__>

000003be <__subsf3>:
     3be:	a0 e2       	ldi	r26, 0x20	; 32
     3c0:	b0 e0       	ldi	r27, 0x00	; 0
     3c2:	e5 ee       	ldi	r30, 0xE5	; 229
     3c4:	f1 e0       	ldi	r31, 0x01	; 1
     3c6:	0c 94 48 16 	jmp	0x2c90	; 0x2c90 <__prologue_saves__+0x18>
     3ca:	69 83       	std	Y+1, r22	; 0x01
     3cc:	7a 83       	std	Y+2, r23	; 0x02
     3ce:	8b 83       	std	Y+3, r24	; 0x03
     3d0:	9c 83       	std	Y+4, r25	; 0x04
     3d2:	2d 83       	std	Y+5, r18	; 0x05
     3d4:	3e 83       	std	Y+6, r19	; 0x06
     3d6:	4f 83       	std	Y+7, r20	; 0x07
     3d8:	58 87       	std	Y+8, r21	; 0x08
     3da:	e9 e0       	ldi	r30, 0x09	; 9
     3dc:	ee 2e       	mov	r14, r30
     3de:	f1 2c       	mov	r15, r1
     3e0:	ec 0e       	add	r14, r28
     3e2:	fd 1e       	adc	r15, r29
     3e4:	ce 01       	movw	r24, r28
     3e6:	01 96       	adiw	r24, 0x01	; 1
     3e8:	b7 01       	movw	r22, r14
     3ea:	0e 94 04 06 	call	0xc08	; 0xc08 <__unpack_f>
     3ee:	8e 01       	movw	r16, r28
     3f0:	0f 5e       	subi	r16, 0xEF	; 239
     3f2:	1f 4f       	sbci	r17, 0xFF	; 255
     3f4:	ce 01       	movw	r24, r28
     3f6:	05 96       	adiw	r24, 0x05	; 5
     3f8:	b8 01       	movw	r22, r16
     3fa:	0e 94 04 06 	call	0xc08	; 0xc08 <__unpack_f>
     3fe:	8a 89       	ldd	r24, Y+18	; 0x12
     400:	91 e0       	ldi	r25, 0x01	; 1
     402:	89 27       	eor	r24, r25
     404:	8a 8b       	std	Y+18, r24	; 0x12
     406:	c7 01       	movw	r24, r14
     408:	b8 01       	movw	r22, r16
     40a:	ae 01       	movw	r20, r28
     40c:	47 5e       	subi	r20, 0xE7	; 231
     40e:	5f 4f       	sbci	r21, 0xFF	; 255
     410:	0e 94 93 00 	call	0x126	; 0x126 <_fpadd_parts>
     414:	0e 94 2f 05 	call	0xa5e	; 0xa5e <__pack_f>
     418:	a0 96       	adiw	r28, 0x20	; 32
     41a:	e6 e0       	ldi	r30, 0x06	; 6
     41c:	0c 94 64 16 	jmp	0x2cc8	; 0x2cc8 <__epilogue_restores__+0x18>

00000420 <__addsf3>:
     420:	a0 e2       	ldi	r26, 0x20	; 32
     422:	b0 e0       	ldi	r27, 0x00	; 0
     424:	e6 e1       	ldi	r30, 0x16	; 22
     426:	f2 e0       	ldi	r31, 0x02	; 2
     428:	0c 94 48 16 	jmp	0x2c90	; 0x2c90 <__prologue_saves__+0x18>
     42c:	69 83       	std	Y+1, r22	; 0x01
     42e:	7a 83       	std	Y+2, r23	; 0x02
     430:	8b 83       	std	Y+3, r24	; 0x03
     432:	9c 83       	std	Y+4, r25	; 0x04
     434:	2d 83       	std	Y+5, r18	; 0x05
     436:	3e 83       	std	Y+6, r19	; 0x06
     438:	4f 83       	std	Y+7, r20	; 0x07
     43a:	58 87       	std	Y+8, r21	; 0x08
     43c:	f9 e0       	ldi	r31, 0x09	; 9
     43e:	ef 2e       	mov	r14, r31
     440:	f1 2c       	mov	r15, r1
     442:	ec 0e       	add	r14, r28
     444:	fd 1e       	adc	r15, r29
     446:	ce 01       	movw	r24, r28
     448:	01 96       	adiw	r24, 0x01	; 1
     44a:	b7 01       	movw	r22, r14
     44c:	0e 94 04 06 	call	0xc08	; 0xc08 <__unpack_f>
     450:	8e 01       	movw	r16, r28
     452:	0f 5e       	subi	r16, 0xEF	; 239
     454:	1f 4f       	sbci	r17, 0xFF	; 255
     456:	ce 01       	movw	r24, r28
     458:	05 96       	adiw	r24, 0x05	; 5
     45a:	b8 01       	movw	r22, r16
     45c:	0e 94 04 06 	call	0xc08	; 0xc08 <__unpack_f>
     460:	c7 01       	movw	r24, r14
     462:	b8 01       	movw	r22, r16
     464:	ae 01       	movw	r20, r28
     466:	47 5e       	subi	r20, 0xE7	; 231
     468:	5f 4f       	sbci	r21, 0xFF	; 255
     46a:	0e 94 93 00 	call	0x126	; 0x126 <_fpadd_parts>
     46e:	0e 94 2f 05 	call	0xa5e	; 0xa5e <__pack_f>
     472:	a0 96       	adiw	r28, 0x20	; 32
     474:	e6 e0       	ldi	r30, 0x06	; 6
     476:	0c 94 64 16 	jmp	0x2cc8	; 0x2cc8 <__epilogue_restores__+0x18>

0000047a <__mulsf3>:
     47a:	a0 e2       	ldi	r26, 0x20	; 32
     47c:	b0 e0       	ldi	r27, 0x00	; 0
     47e:	e3 e4       	ldi	r30, 0x43	; 67
     480:	f2 e0       	ldi	r31, 0x02	; 2
     482:	0c 94 3c 16 	jmp	0x2c78	; 0x2c78 <__prologue_saves__>
     486:	69 83       	std	Y+1, r22	; 0x01
     488:	7a 83       	std	Y+2, r23	; 0x02
     48a:	8b 83       	std	Y+3, r24	; 0x03
     48c:	9c 83       	std	Y+4, r25	; 0x04
     48e:	2d 83       	std	Y+5, r18	; 0x05
     490:	3e 83       	std	Y+6, r19	; 0x06
     492:	4f 83       	std	Y+7, r20	; 0x07
     494:	58 87       	std	Y+8, r21	; 0x08
     496:	ce 01       	movw	r24, r28
     498:	01 96       	adiw	r24, 0x01	; 1
     49a:	be 01       	movw	r22, r28
     49c:	67 5f       	subi	r22, 0xF7	; 247
     49e:	7f 4f       	sbci	r23, 0xFF	; 255
     4a0:	0e 94 04 06 	call	0xc08	; 0xc08 <__unpack_f>
     4a4:	ce 01       	movw	r24, r28
     4a6:	05 96       	adiw	r24, 0x05	; 5
     4a8:	be 01       	movw	r22, r28
     4aa:	6f 5e       	subi	r22, 0xEF	; 239
     4ac:	7f 4f       	sbci	r23, 0xFF	; 255
     4ae:	0e 94 04 06 	call	0xc08	; 0xc08 <__unpack_f>
     4b2:	99 85       	ldd	r25, Y+9	; 0x09
     4b4:	92 30       	cpi	r25, 0x02	; 2
     4b6:	88 f0       	brcs	.+34     	; 0x4da <__mulsf3+0x60>
     4b8:	89 89       	ldd	r24, Y+17	; 0x11
     4ba:	82 30       	cpi	r24, 0x02	; 2
     4bc:	c8 f0       	brcs	.+50     	; 0x4f0 <__mulsf3+0x76>
     4be:	94 30       	cpi	r25, 0x04	; 4
     4c0:	19 f4       	brne	.+6      	; 0x4c8 <__mulsf3+0x4e>
     4c2:	82 30       	cpi	r24, 0x02	; 2
     4c4:	51 f4       	brne	.+20     	; 0x4da <__mulsf3+0x60>
     4c6:	04 c0       	rjmp	.+8      	; 0x4d0 <__mulsf3+0x56>
     4c8:	84 30       	cpi	r24, 0x04	; 4
     4ca:	29 f4       	brne	.+10     	; 0x4d6 <__mulsf3+0x5c>
     4cc:	92 30       	cpi	r25, 0x02	; 2
     4ce:	81 f4       	brne	.+32     	; 0x4f0 <__mulsf3+0x76>
     4d0:	86 e8       	ldi	r24, 0x86	; 134
     4d2:	91 e0       	ldi	r25, 0x01	; 1
     4d4:	c6 c0       	rjmp	.+396    	; 0x662 <__mulsf3+0x1e8>
     4d6:	92 30       	cpi	r25, 0x02	; 2
     4d8:	49 f4       	brne	.+18     	; 0x4ec <__mulsf3+0x72>
     4da:	20 e0       	ldi	r18, 0x00	; 0
     4dc:	9a 85       	ldd	r25, Y+10	; 0x0a
     4de:	8a 89       	ldd	r24, Y+18	; 0x12
     4e0:	98 13       	cpse	r25, r24
     4e2:	21 e0       	ldi	r18, 0x01	; 1
     4e4:	2a 87       	std	Y+10, r18	; 0x0a
     4e6:	ce 01       	movw	r24, r28
     4e8:	09 96       	adiw	r24, 0x09	; 9
     4ea:	bb c0       	rjmp	.+374    	; 0x662 <__mulsf3+0x1e8>
     4ec:	82 30       	cpi	r24, 0x02	; 2
     4ee:	49 f4       	brne	.+18     	; 0x502 <__mulsf3+0x88>
     4f0:	20 e0       	ldi	r18, 0x00	; 0
     4f2:	9a 85       	ldd	r25, Y+10	; 0x0a
     4f4:	8a 89       	ldd	r24, Y+18	; 0x12
     4f6:	98 13       	cpse	r25, r24
     4f8:	21 e0       	ldi	r18, 0x01	; 1
     4fa:	2a 8b       	std	Y+18, r18	; 0x12
     4fc:	ce 01       	movw	r24, r28
     4fe:	41 96       	adiw	r24, 0x11	; 17
     500:	b0 c0       	rjmp	.+352    	; 0x662 <__mulsf3+0x1e8>
     502:	2d 84       	ldd	r2, Y+13	; 0x0d
     504:	3e 84       	ldd	r3, Y+14	; 0x0e
     506:	4f 84       	ldd	r4, Y+15	; 0x0f
     508:	58 88       	ldd	r5, Y+16	; 0x10
     50a:	6d 88       	ldd	r6, Y+21	; 0x15
     50c:	7e 88       	ldd	r7, Y+22	; 0x16
     50e:	8f 88       	ldd	r8, Y+23	; 0x17
     510:	98 8c       	ldd	r9, Y+24	; 0x18
     512:	ee 24       	eor	r14, r14
     514:	ff 24       	eor	r15, r15
     516:	87 01       	movw	r16, r14
     518:	aa 24       	eor	r10, r10
     51a:	bb 24       	eor	r11, r11
     51c:	65 01       	movw	r12, r10
     51e:	40 e0       	ldi	r20, 0x00	; 0
     520:	50 e0       	ldi	r21, 0x00	; 0
     522:	60 e0       	ldi	r22, 0x00	; 0
     524:	70 e0       	ldi	r23, 0x00	; 0
     526:	e0 e0       	ldi	r30, 0x00	; 0
     528:	f0 e0       	ldi	r31, 0x00	; 0
     52a:	c1 01       	movw	r24, r2
     52c:	81 70       	andi	r24, 0x01	; 1
     52e:	90 70       	andi	r25, 0x00	; 0
     530:	89 2b       	or	r24, r25
     532:	e9 f0       	breq	.+58     	; 0x56e <__mulsf3+0xf4>
     534:	e6 0c       	add	r14, r6
     536:	f7 1c       	adc	r15, r7
     538:	08 1d       	adc	r16, r8
     53a:	19 1d       	adc	r17, r9
     53c:	9a 01       	movw	r18, r20
     53e:	ab 01       	movw	r20, r22
     540:	2a 0d       	add	r18, r10
     542:	3b 1d       	adc	r19, r11
     544:	4c 1d       	adc	r20, r12
     546:	5d 1d       	adc	r21, r13
     548:	80 e0       	ldi	r24, 0x00	; 0
     54a:	90 e0       	ldi	r25, 0x00	; 0
     54c:	a0 e0       	ldi	r26, 0x00	; 0
     54e:	b0 e0       	ldi	r27, 0x00	; 0
     550:	e6 14       	cp	r14, r6
     552:	f7 04       	cpc	r15, r7
     554:	08 05       	cpc	r16, r8
     556:	19 05       	cpc	r17, r9
     558:	20 f4       	brcc	.+8      	; 0x562 <__mulsf3+0xe8>
     55a:	81 e0       	ldi	r24, 0x01	; 1
     55c:	90 e0       	ldi	r25, 0x00	; 0
     55e:	a0 e0       	ldi	r26, 0x00	; 0
     560:	b0 e0       	ldi	r27, 0x00	; 0
     562:	ba 01       	movw	r22, r20
     564:	a9 01       	movw	r20, r18
     566:	48 0f       	add	r20, r24
     568:	59 1f       	adc	r21, r25
     56a:	6a 1f       	adc	r22, r26
     56c:	7b 1f       	adc	r23, r27
     56e:	aa 0c       	add	r10, r10
     570:	bb 1c       	adc	r11, r11
     572:	cc 1c       	adc	r12, r12
     574:	dd 1c       	adc	r13, r13
     576:	97 fe       	sbrs	r9, 7
     578:	08 c0       	rjmp	.+16     	; 0x58a <__mulsf3+0x110>
     57a:	81 e0       	ldi	r24, 0x01	; 1
     57c:	90 e0       	ldi	r25, 0x00	; 0
     57e:	a0 e0       	ldi	r26, 0x00	; 0
     580:	b0 e0       	ldi	r27, 0x00	; 0
     582:	a8 2a       	or	r10, r24
     584:	b9 2a       	or	r11, r25
     586:	ca 2a       	or	r12, r26
     588:	db 2a       	or	r13, r27
     58a:	31 96       	adiw	r30, 0x01	; 1
     58c:	e0 32       	cpi	r30, 0x20	; 32
     58e:	f1 05       	cpc	r31, r1
     590:	49 f0       	breq	.+18     	; 0x5a4 <__mulsf3+0x12a>
     592:	66 0c       	add	r6, r6
     594:	77 1c       	adc	r7, r7
     596:	88 1c       	adc	r8, r8
     598:	99 1c       	adc	r9, r9
     59a:	56 94       	lsr	r5
     59c:	47 94       	ror	r4
     59e:	37 94       	ror	r3
     5a0:	27 94       	ror	r2
     5a2:	c3 cf       	rjmp	.-122    	; 0x52a <__mulsf3+0xb0>
     5a4:	fa 85       	ldd	r31, Y+10	; 0x0a
     5a6:	ea 89       	ldd	r30, Y+18	; 0x12
     5a8:	2b 89       	ldd	r18, Y+19	; 0x13
     5aa:	3c 89       	ldd	r19, Y+20	; 0x14
     5ac:	8b 85       	ldd	r24, Y+11	; 0x0b
     5ae:	9c 85       	ldd	r25, Y+12	; 0x0c
     5b0:	28 0f       	add	r18, r24
     5b2:	39 1f       	adc	r19, r25
     5b4:	2e 5f       	subi	r18, 0xFE	; 254
     5b6:	3f 4f       	sbci	r19, 0xFF	; 255
     5b8:	17 c0       	rjmp	.+46     	; 0x5e8 <__mulsf3+0x16e>
     5ba:	ca 01       	movw	r24, r20
     5bc:	81 70       	andi	r24, 0x01	; 1
     5be:	90 70       	andi	r25, 0x00	; 0
     5c0:	89 2b       	or	r24, r25
     5c2:	61 f0       	breq	.+24     	; 0x5dc <__mulsf3+0x162>
     5c4:	16 95       	lsr	r17
     5c6:	07 95       	ror	r16
     5c8:	f7 94       	ror	r15
     5ca:	e7 94       	ror	r14
     5cc:	80 e0       	ldi	r24, 0x00	; 0
     5ce:	90 e0       	ldi	r25, 0x00	; 0
     5d0:	a0 e0       	ldi	r26, 0x00	; 0
     5d2:	b0 e8       	ldi	r27, 0x80	; 128
     5d4:	e8 2a       	or	r14, r24
     5d6:	f9 2a       	or	r15, r25
     5d8:	0a 2b       	or	r16, r26
     5da:	1b 2b       	or	r17, r27
     5dc:	76 95       	lsr	r23
     5de:	67 95       	ror	r22
     5e0:	57 95       	ror	r21
     5e2:	47 95       	ror	r20
     5e4:	2f 5f       	subi	r18, 0xFF	; 255
     5e6:	3f 4f       	sbci	r19, 0xFF	; 255
     5e8:	77 fd       	sbrc	r23, 7
     5ea:	e7 cf       	rjmp	.-50     	; 0x5ba <__mulsf3+0x140>
     5ec:	0c c0       	rjmp	.+24     	; 0x606 <__mulsf3+0x18c>
     5ee:	44 0f       	add	r20, r20
     5f0:	55 1f       	adc	r21, r21
     5f2:	66 1f       	adc	r22, r22
     5f4:	77 1f       	adc	r23, r23
     5f6:	17 fd       	sbrc	r17, 7
     5f8:	41 60       	ori	r20, 0x01	; 1
     5fa:	ee 0c       	add	r14, r14
     5fc:	ff 1c       	adc	r15, r15
     5fe:	00 1f       	adc	r16, r16
     600:	11 1f       	adc	r17, r17
     602:	21 50       	subi	r18, 0x01	; 1
     604:	30 40       	sbci	r19, 0x00	; 0
     606:	40 30       	cpi	r20, 0x00	; 0
     608:	90 e0       	ldi	r25, 0x00	; 0
     60a:	59 07       	cpc	r21, r25
     60c:	90 e0       	ldi	r25, 0x00	; 0
     60e:	69 07       	cpc	r22, r25
     610:	90 e4       	ldi	r25, 0x40	; 64
     612:	79 07       	cpc	r23, r25
     614:	60 f3       	brcs	.-40     	; 0x5ee <__mulsf3+0x174>
     616:	2b 8f       	std	Y+27, r18	; 0x1b
     618:	3c 8f       	std	Y+28, r19	; 0x1c
     61a:	db 01       	movw	r26, r22
     61c:	ca 01       	movw	r24, r20
     61e:	8f 77       	andi	r24, 0x7F	; 127
     620:	90 70       	andi	r25, 0x00	; 0
     622:	a0 70       	andi	r26, 0x00	; 0
     624:	b0 70       	andi	r27, 0x00	; 0
     626:	80 34       	cpi	r24, 0x40	; 64
     628:	91 05       	cpc	r25, r1
     62a:	a1 05       	cpc	r26, r1
     62c:	b1 05       	cpc	r27, r1
     62e:	61 f4       	brne	.+24     	; 0x648 <__mulsf3+0x1ce>
     630:	47 fd       	sbrc	r20, 7
     632:	0a c0       	rjmp	.+20     	; 0x648 <__mulsf3+0x1ce>
     634:	e1 14       	cp	r14, r1
     636:	f1 04       	cpc	r15, r1
     638:	01 05       	cpc	r16, r1
     63a:	11 05       	cpc	r17, r1
     63c:	29 f0       	breq	.+10     	; 0x648 <__mulsf3+0x1ce>
     63e:	40 5c       	subi	r20, 0xC0	; 192
     640:	5f 4f       	sbci	r21, 0xFF	; 255
     642:	6f 4f       	sbci	r22, 0xFF	; 255
     644:	7f 4f       	sbci	r23, 0xFF	; 255
     646:	40 78       	andi	r20, 0x80	; 128
     648:	1a 8e       	std	Y+26, r1	; 0x1a
     64a:	fe 17       	cp	r31, r30
     64c:	11 f0       	breq	.+4      	; 0x652 <__mulsf3+0x1d8>
     64e:	81 e0       	ldi	r24, 0x01	; 1
     650:	8a 8f       	std	Y+26, r24	; 0x1a
     652:	4d 8f       	std	Y+29, r20	; 0x1d
     654:	5e 8f       	std	Y+30, r21	; 0x1e
     656:	6f 8f       	std	Y+31, r22	; 0x1f
     658:	78 a3       	std	Y+32, r23	; 0x20
     65a:	83 e0       	ldi	r24, 0x03	; 3
     65c:	89 8f       	std	Y+25, r24	; 0x19
     65e:	ce 01       	movw	r24, r28
     660:	49 96       	adiw	r24, 0x19	; 25
     662:	0e 94 2f 05 	call	0xa5e	; 0xa5e <__pack_f>
     666:	a0 96       	adiw	r28, 0x20	; 32
     668:	e2 e1       	ldi	r30, 0x12	; 18
     66a:	0c 94 58 16 	jmp	0x2cb0	; 0x2cb0 <__epilogue_restores__>

0000066e <__divsf3>:
     66e:	a8 e1       	ldi	r26, 0x18	; 24
     670:	b0 e0       	ldi	r27, 0x00	; 0
     672:	ed e3       	ldi	r30, 0x3D	; 61
     674:	f3 e0       	ldi	r31, 0x03	; 3
     676:	0c 94 44 16 	jmp	0x2c88	; 0x2c88 <__prologue_saves__+0x10>
     67a:	69 83       	std	Y+1, r22	; 0x01
     67c:	7a 83       	std	Y+2, r23	; 0x02
     67e:	8b 83       	std	Y+3, r24	; 0x03
     680:	9c 83       	std	Y+4, r25	; 0x04
     682:	2d 83       	std	Y+5, r18	; 0x05
     684:	3e 83       	std	Y+6, r19	; 0x06
     686:	4f 83       	std	Y+7, r20	; 0x07
     688:	58 87       	std	Y+8, r21	; 0x08
     68a:	b9 e0       	ldi	r27, 0x09	; 9
     68c:	eb 2e       	mov	r14, r27
     68e:	f1 2c       	mov	r15, r1
     690:	ec 0e       	add	r14, r28
     692:	fd 1e       	adc	r15, r29
     694:	ce 01       	movw	r24, r28
     696:	01 96       	adiw	r24, 0x01	; 1
     698:	b7 01       	movw	r22, r14
     69a:	0e 94 04 06 	call	0xc08	; 0xc08 <__unpack_f>
     69e:	8e 01       	movw	r16, r28
     6a0:	0f 5e       	subi	r16, 0xEF	; 239
     6a2:	1f 4f       	sbci	r17, 0xFF	; 255
     6a4:	ce 01       	movw	r24, r28
     6a6:	05 96       	adiw	r24, 0x05	; 5
     6a8:	b8 01       	movw	r22, r16
     6aa:	0e 94 04 06 	call	0xc08	; 0xc08 <__unpack_f>
     6ae:	29 85       	ldd	r18, Y+9	; 0x09
     6b0:	22 30       	cpi	r18, 0x02	; 2
     6b2:	08 f4       	brcc	.+2      	; 0x6b6 <__divsf3+0x48>
     6b4:	7e c0       	rjmp	.+252    	; 0x7b2 <__divsf3+0x144>
     6b6:	39 89       	ldd	r19, Y+17	; 0x11
     6b8:	32 30       	cpi	r19, 0x02	; 2
     6ba:	10 f4       	brcc	.+4      	; 0x6c0 <__divsf3+0x52>
     6bc:	b8 01       	movw	r22, r16
     6be:	7c c0       	rjmp	.+248    	; 0x7b8 <__divsf3+0x14a>
     6c0:	8a 85       	ldd	r24, Y+10	; 0x0a
     6c2:	9a 89       	ldd	r25, Y+18	; 0x12
     6c4:	89 27       	eor	r24, r25
     6c6:	8a 87       	std	Y+10, r24	; 0x0a
     6c8:	24 30       	cpi	r18, 0x04	; 4
     6ca:	11 f0       	breq	.+4      	; 0x6d0 <__divsf3+0x62>
     6cc:	22 30       	cpi	r18, 0x02	; 2
     6ce:	31 f4       	brne	.+12     	; 0x6dc <__divsf3+0x6e>
     6d0:	23 17       	cp	r18, r19
     6d2:	09 f0       	breq	.+2      	; 0x6d6 <__divsf3+0x68>
     6d4:	6e c0       	rjmp	.+220    	; 0x7b2 <__divsf3+0x144>
     6d6:	66 e8       	ldi	r22, 0x86	; 134
     6d8:	71 e0       	ldi	r23, 0x01	; 1
     6da:	6e c0       	rjmp	.+220    	; 0x7b8 <__divsf3+0x14a>
     6dc:	34 30       	cpi	r19, 0x04	; 4
     6de:	39 f4       	brne	.+14     	; 0x6ee <__divsf3+0x80>
     6e0:	1d 86       	std	Y+13, r1	; 0x0d
     6e2:	1e 86       	std	Y+14, r1	; 0x0e
     6e4:	1f 86       	std	Y+15, r1	; 0x0f
     6e6:	18 8a       	std	Y+16, r1	; 0x10
     6e8:	1c 86       	std	Y+12, r1	; 0x0c
     6ea:	1b 86       	std	Y+11, r1	; 0x0b
     6ec:	04 c0       	rjmp	.+8      	; 0x6f6 <__divsf3+0x88>
     6ee:	32 30       	cpi	r19, 0x02	; 2
     6f0:	21 f4       	brne	.+8      	; 0x6fa <__divsf3+0x8c>
     6f2:	84 e0       	ldi	r24, 0x04	; 4
     6f4:	89 87       	std	Y+9, r24	; 0x09
     6f6:	b7 01       	movw	r22, r14
     6f8:	5f c0       	rjmp	.+190    	; 0x7b8 <__divsf3+0x14a>
     6fa:	2b 85       	ldd	r18, Y+11	; 0x0b
     6fc:	3c 85       	ldd	r19, Y+12	; 0x0c
     6fe:	8b 89       	ldd	r24, Y+19	; 0x13
     700:	9c 89       	ldd	r25, Y+20	; 0x14
     702:	28 1b       	sub	r18, r24
     704:	39 0b       	sbc	r19, r25
     706:	3c 87       	std	Y+12, r19	; 0x0c
     708:	2b 87       	std	Y+11, r18	; 0x0b
     70a:	ed 84       	ldd	r14, Y+13	; 0x0d
     70c:	fe 84       	ldd	r15, Y+14	; 0x0e
     70e:	0f 85       	ldd	r16, Y+15	; 0x0f
     710:	18 89       	ldd	r17, Y+16	; 0x10
     712:	ad 88       	ldd	r10, Y+21	; 0x15
     714:	be 88       	ldd	r11, Y+22	; 0x16
     716:	cf 88       	ldd	r12, Y+23	; 0x17
     718:	d8 8c       	ldd	r13, Y+24	; 0x18
     71a:	ea 14       	cp	r14, r10
     71c:	fb 04       	cpc	r15, r11
     71e:	0c 05       	cpc	r16, r12
     720:	1d 05       	cpc	r17, r13
     722:	40 f4       	brcc	.+16     	; 0x734 <__divsf3+0xc6>
     724:	ee 0c       	add	r14, r14
     726:	ff 1c       	adc	r15, r15
     728:	00 1f       	adc	r16, r16
     72a:	11 1f       	adc	r17, r17
     72c:	21 50       	subi	r18, 0x01	; 1
     72e:	30 40       	sbci	r19, 0x00	; 0
     730:	3c 87       	std	Y+12, r19	; 0x0c
     732:	2b 87       	std	Y+11, r18	; 0x0b
     734:	20 e0       	ldi	r18, 0x00	; 0
     736:	30 e0       	ldi	r19, 0x00	; 0
     738:	40 e0       	ldi	r20, 0x00	; 0
     73a:	50 e0       	ldi	r21, 0x00	; 0
     73c:	80 e0       	ldi	r24, 0x00	; 0
     73e:	90 e0       	ldi	r25, 0x00	; 0
     740:	a0 e0       	ldi	r26, 0x00	; 0
     742:	b0 e4       	ldi	r27, 0x40	; 64
     744:	60 e0       	ldi	r22, 0x00	; 0
     746:	70 e0       	ldi	r23, 0x00	; 0
     748:	ea 14       	cp	r14, r10
     74a:	fb 04       	cpc	r15, r11
     74c:	0c 05       	cpc	r16, r12
     74e:	1d 05       	cpc	r17, r13
     750:	40 f0       	brcs	.+16     	; 0x762 <__divsf3+0xf4>
     752:	28 2b       	or	r18, r24
     754:	39 2b       	or	r19, r25
     756:	4a 2b       	or	r20, r26
     758:	5b 2b       	or	r21, r27
     75a:	ea 18       	sub	r14, r10
     75c:	fb 08       	sbc	r15, r11
     75e:	0c 09       	sbc	r16, r12
     760:	1d 09       	sbc	r17, r13
     762:	b6 95       	lsr	r27
     764:	a7 95       	ror	r26
     766:	97 95       	ror	r25
     768:	87 95       	ror	r24
     76a:	ee 0c       	add	r14, r14
     76c:	ff 1c       	adc	r15, r15
     76e:	00 1f       	adc	r16, r16
     770:	11 1f       	adc	r17, r17
     772:	6f 5f       	subi	r22, 0xFF	; 255
     774:	7f 4f       	sbci	r23, 0xFF	; 255
     776:	6f 31       	cpi	r22, 0x1F	; 31
     778:	71 05       	cpc	r23, r1
     77a:	31 f7       	brne	.-52     	; 0x748 <__divsf3+0xda>
     77c:	da 01       	movw	r26, r20
     77e:	c9 01       	movw	r24, r18
     780:	8f 77       	andi	r24, 0x7F	; 127
     782:	90 70       	andi	r25, 0x00	; 0
     784:	a0 70       	andi	r26, 0x00	; 0
     786:	b0 70       	andi	r27, 0x00	; 0
     788:	80 34       	cpi	r24, 0x40	; 64
     78a:	91 05       	cpc	r25, r1
     78c:	a1 05       	cpc	r26, r1
     78e:	b1 05       	cpc	r27, r1
     790:	61 f4       	brne	.+24     	; 0x7aa <__divsf3+0x13c>
     792:	27 fd       	sbrc	r18, 7
     794:	0a c0       	rjmp	.+20     	; 0x7aa <__divsf3+0x13c>
     796:	e1 14       	cp	r14, r1
     798:	f1 04       	cpc	r15, r1
     79a:	01 05       	cpc	r16, r1
     79c:	11 05       	cpc	r17, r1
     79e:	29 f0       	breq	.+10     	; 0x7aa <__divsf3+0x13c>
     7a0:	20 5c       	subi	r18, 0xC0	; 192
     7a2:	3f 4f       	sbci	r19, 0xFF	; 255
     7a4:	4f 4f       	sbci	r20, 0xFF	; 255
     7a6:	5f 4f       	sbci	r21, 0xFF	; 255
     7a8:	20 78       	andi	r18, 0x80	; 128
     7aa:	2d 87       	std	Y+13, r18	; 0x0d
     7ac:	3e 87       	std	Y+14, r19	; 0x0e
     7ae:	4f 87       	std	Y+15, r20	; 0x0f
     7b0:	58 8b       	std	Y+16, r21	; 0x10
     7b2:	be 01       	movw	r22, r28
     7b4:	67 5f       	subi	r22, 0xF7	; 247
     7b6:	7f 4f       	sbci	r23, 0xFF	; 255
     7b8:	cb 01       	movw	r24, r22
     7ba:	0e 94 2f 05 	call	0xa5e	; 0xa5e <__pack_f>
     7be:	68 96       	adiw	r28, 0x18	; 24
     7c0:	ea e0       	ldi	r30, 0x0A	; 10
     7c2:	0c 94 60 16 	jmp	0x2cc0	; 0x2cc0 <__epilogue_restores__+0x10>

000007c6 <__gesf2>:
     7c6:	a8 e1       	ldi	r26, 0x18	; 24
     7c8:	b0 e0       	ldi	r27, 0x00	; 0
     7ca:	e9 ee       	ldi	r30, 0xE9	; 233
     7cc:	f3 e0       	ldi	r31, 0x03	; 3
     7ce:	0c 94 48 16 	jmp	0x2c90	; 0x2c90 <__prologue_saves__+0x18>
     7d2:	69 83       	std	Y+1, r22	; 0x01
     7d4:	7a 83       	std	Y+2, r23	; 0x02
     7d6:	8b 83       	std	Y+3, r24	; 0x03
     7d8:	9c 83       	std	Y+4, r25	; 0x04
     7da:	2d 83       	std	Y+5, r18	; 0x05
     7dc:	3e 83       	std	Y+6, r19	; 0x06
     7de:	4f 83       	std	Y+7, r20	; 0x07
     7e0:	58 87       	std	Y+8, r21	; 0x08
     7e2:	89 e0       	ldi	r24, 0x09	; 9
     7e4:	e8 2e       	mov	r14, r24
     7e6:	f1 2c       	mov	r15, r1
     7e8:	ec 0e       	add	r14, r28
     7ea:	fd 1e       	adc	r15, r29
     7ec:	ce 01       	movw	r24, r28
     7ee:	01 96       	adiw	r24, 0x01	; 1
     7f0:	b7 01       	movw	r22, r14
     7f2:	0e 94 04 06 	call	0xc08	; 0xc08 <__unpack_f>
     7f6:	8e 01       	movw	r16, r28
     7f8:	0f 5e       	subi	r16, 0xEF	; 239
     7fa:	1f 4f       	sbci	r17, 0xFF	; 255
     7fc:	ce 01       	movw	r24, r28
     7fe:	05 96       	adiw	r24, 0x05	; 5
     800:	b8 01       	movw	r22, r16
     802:	0e 94 04 06 	call	0xc08	; 0xc08 <__unpack_f>
     806:	89 85       	ldd	r24, Y+9	; 0x09
     808:	82 30       	cpi	r24, 0x02	; 2
     80a:	40 f0       	brcs	.+16     	; 0x81c <__gesf2+0x56>
     80c:	89 89       	ldd	r24, Y+17	; 0x11
     80e:	82 30       	cpi	r24, 0x02	; 2
     810:	28 f0       	brcs	.+10     	; 0x81c <__gesf2+0x56>
     812:	c7 01       	movw	r24, r14
     814:	b8 01       	movw	r22, r16
     816:	0e 94 7c 06 	call	0xcf8	; 0xcf8 <__fpcmp_parts_f>
     81a:	01 c0       	rjmp	.+2      	; 0x81e <__gesf2+0x58>
     81c:	8f ef       	ldi	r24, 0xFF	; 255
     81e:	68 96       	adiw	r28, 0x18	; 24
     820:	e6 e0       	ldi	r30, 0x06	; 6
     822:	0c 94 64 16 	jmp	0x2cc8	; 0x2cc8 <__epilogue_restores__+0x18>

00000826 <__fixsfsi>:
     826:	ac e0       	ldi	r26, 0x0C	; 12
     828:	b0 e0       	ldi	r27, 0x00	; 0
     82a:	e9 e1       	ldi	r30, 0x19	; 25
     82c:	f4 e0       	ldi	r31, 0x04	; 4
     82e:	0c 94 4c 16 	jmp	0x2c98	; 0x2c98 <__prologue_saves__+0x20>
     832:	69 83       	std	Y+1, r22	; 0x01
     834:	7a 83       	std	Y+2, r23	; 0x02
     836:	8b 83       	std	Y+3, r24	; 0x03
     838:	9c 83       	std	Y+4, r25	; 0x04
     83a:	ce 01       	movw	r24, r28
     83c:	01 96       	adiw	r24, 0x01	; 1
     83e:	be 01       	movw	r22, r28
     840:	6b 5f       	subi	r22, 0xFB	; 251
     842:	7f 4f       	sbci	r23, 0xFF	; 255
     844:	0e 94 04 06 	call	0xc08	; 0xc08 <__unpack_f>
     848:	8d 81       	ldd	r24, Y+5	; 0x05
     84a:	82 30       	cpi	r24, 0x02	; 2
     84c:	61 f1       	breq	.+88     	; 0x8a6 <__fixsfsi+0x80>
     84e:	82 30       	cpi	r24, 0x02	; 2
     850:	50 f1       	brcs	.+84     	; 0x8a6 <__fixsfsi+0x80>
     852:	84 30       	cpi	r24, 0x04	; 4
     854:	21 f4       	brne	.+8      	; 0x85e <__fixsfsi+0x38>
     856:	8e 81       	ldd	r24, Y+6	; 0x06
     858:	88 23       	and	r24, r24
     85a:	51 f1       	breq	.+84     	; 0x8b0 <__fixsfsi+0x8a>
     85c:	2e c0       	rjmp	.+92     	; 0x8ba <__fixsfsi+0x94>
     85e:	2f 81       	ldd	r18, Y+7	; 0x07
     860:	38 85       	ldd	r19, Y+8	; 0x08
     862:	37 fd       	sbrc	r19, 7
     864:	20 c0       	rjmp	.+64     	; 0x8a6 <__fixsfsi+0x80>
     866:	6e 81       	ldd	r22, Y+6	; 0x06
     868:	2f 31       	cpi	r18, 0x1F	; 31
     86a:	31 05       	cpc	r19, r1
     86c:	1c f0       	brlt	.+6      	; 0x874 <__fixsfsi+0x4e>
     86e:	66 23       	and	r22, r22
     870:	f9 f0       	breq	.+62     	; 0x8b0 <__fixsfsi+0x8a>
     872:	23 c0       	rjmp	.+70     	; 0x8ba <__fixsfsi+0x94>
     874:	8e e1       	ldi	r24, 0x1E	; 30
     876:	90 e0       	ldi	r25, 0x00	; 0
     878:	82 1b       	sub	r24, r18
     87a:	93 0b       	sbc	r25, r19
     87c:	29 85       	ldd	r18, Y+9	; 0x09
     87e:	3a 85       	ldd	r19, Y+10	; 0x0a
     880:	4b 85       	ldd	r20, Y+11	; 0x0b
     882:	5c 85       	ldd	r21, Y+12	; 0x0c
     884:	04 c0       	rjmp	.+8      	; 0x88e <__fixsfsi+0x68>
     886:	56 95       	lsr	r21
     888:	47 95       	ror	r20
     88a:	37 95       	ror	r19
     88c:	27 95       	ror	r18
     88e:	8a 95       	dec	r24
     890:	d2 f7       	brpl	.-12     	; 0x886 <__fixsfsi+0x60>
     892:	66 23       	and	r22, r22
     894:	b1 f0       	breq	.+44     	; 0x8c2 <__fixsfsi+0x9c>
     896:	50 95       	com	r21
     898:	40 95       	com	r20
     89a:	30 95       	com	r19
     89c:	21 95       	neg	r18
     89e:	3f 4f       	sbci	r19, 0xFF	; 255
     8a0:	4f 4f       	sbci	r20, 0xFF	; 255
     8a2:	5f 4f       	sbci	r21, 0xFF	; 255
     8a4:	0e c0       	rjmp	.+28     	; 0x8c2 <__fixsfsi+0x9c>
     8a6:	20 e0       	ldi	r18, 0x00	; 0
     8a8:	30 e0       	ldi	r19, 0x00	; 0
     8aa:	40 e0       	ldi	r20, 0x00	; 0
     8ac:	50 e0       	ldi	r21, 0x00	; 0
     8ae:	09 c0       	rjmp	.+18     	; 0x8c2 <__fixsfsi+0x9c>
     8b0:	2f ef       	ldi	r18, 0xFF	; 255
     8b2:	3f ef       	ldi	r19, 0xFF	; 255
     8b4:	4f ef       	ldi	r20, 0xFF	; 255
     8b6:	5f e7       	ldi	r21, 0x7F	; 127
     8b8:	04 c0       	rjmp	.+8      	; 0x8c2 <__fixsfsi+0x9c>
     8ba:	20 e0       	ldi	r18, 0x00	; 0
     8bc:	30 e0       	ldi	r19, 0x00	; 0
     8be:	40 e0       	ldi	r20, 0x00	; 0
     8c0:	50 e8       	ldi	r21, 0x80	; 128
     8c2:	b9 01       	movw	r22, r18
     8c4:	ca 01       	movw	r24, r20
     8c6:	2c 96       	adiw	r28, 0x0c	; 12
     8c8:	e2 e0       	ldi	r30, 0x02	; 2
     8ca:	0c 94 68 16 	jmp	0x2cd0	; 0x2cd0 <__epilogue_restores__+0x20>

000008ce <__floatunsisf>:
     8ce:	a8 e0       	ldi	r26, 0x08	; 8
     8d0:	b0 e0       	ldi	r27, 0x00	; 0
     8d2:	ed e6       	ldi	r30, 0x6D	; 109
     8d4:	f4 e0       	ldi	r31, 0x04	; 4
     8d6:	0c 94 44 16 	jmp	0x2c88	; 0x2c88 <__prologue_saves__+0x10>
     8da:	7b 01       	movw	r14, r22
     8dc:	8c 01       	movw	r16, r24
     8de:	61 15       	cp	r22, r1
     8e0:	71 05       	cpc	r23, r1
     8e2:	81 05       	cpc	r24, r1
     8e4:	91 05       	cpc	r25, r1
     8e6:	19 f4       	brne	.+6      	; 0x8ee <__floatunsisf+0x20>
     8e8:	82 e0       	ldi	r24, 0x02	; 2
     8ea:	89 83       	std	Y+1, r24	; 0x01
     8ec:	60 c0       	rjmp	.+192    	; 0x9ae <__floatunsisf+0xe0>
     8ee:	83 e0       	ldi	r24, 0x03	; 3
     8f0:	89 83       	std	Y+1, r24	; 0x01
     8f2:	8e e1       	ldi	r24, 0x1E	; 30
     8f4:	c8 2e       	mov	r12, r24
     8f6:	d1 2c       	mov	r13, r1
     8f8:	dc 82       	std	Y+4, r13	; 0x04
     8fa:	cb 82       	std	Y+3, r12	; 0x03
     8fc:	ed 82       	std	Y+5, r14	; 0x05
     8fe:	fe 82       	std	Y+6, r15	; 0x06
     900:	0f 83       	std	Y+7, r16	; 0x07
     902:	18 87       	std	Y+8, r17	; 0x08
     904:	c8 01       	movw	r24, r16
     906:	b7 01       	movw	r22, r14
     908:	0e 94 e0 04 	call	0x9c0	; 0x9c0 <__clzsi2>
     90c:	fc 01       	movw	r30, r24
     90e:	31 97       	sbiw	r30, 0x01	; 1
     910:	f7 ff       	sbrs	r31, 7
     912:	3b c0       	rjmp	.+118    	; 0x98a <__floatunsisf+0xbc>
     914:	22 27       	eor	r18, r18
     916:	33 27       	eor	r19, r19
     918:	2e 1b       	sub	r18, r30
     91a:	3f 0b       	sbc	r19, r31
     91c:	57 01       	movw	r10, r14
     91e:	68 01       	movw	r12, r16
     920:	02 2e       	mov	r0, r18
     922:	04 c0       	rjmp	.+8      	; 0x92c <__floatunsisf+0x5e>
     924:	d6 94       	lsr	r13
     926:	c7 94       	ror	r12
     928:	b7 94       	ror	r11
     92a:	a7 94       	ror	r10
     92c:	0a 94       	dec	r0
     92e:	d2 f7       	brpl	.-12     	; 0x924 <__floatunsisf+0x56>
     930:	40 e0       	ldi	r20, 0x00	; 0
     932:	50 e0       	ldi	r21, 0x00	; 0
     934:	60 e0       	ldi	r22, 0x00	; 0
     936:	70 e0       	ldi	r23, 0x00	; 0
     938:	81 e0       	ldi	r24, 0x01	; 1
     93a:	90 e0       	ldi	r25, 0x00	; 0
     93c:	a0 e0       	ldi	r26, 0x00	; 0
     93e:	b0 e0       	ldi	r27, 0x00	; 0
     940:	04 c0       	rjmp	.+8      	; 0x94a <__floatunsisf+0x7c>
     942:	88 0f       	add	r24, r24
     944:	99 1f       	adc	r25, r25
     946:	aa 1f       	adc	r26, r26
     948:	bb 1f       	adc	r27, r27
     94a:	2a 95       	dec	r18
     94c:	d2 f7       	brpl	.-12     	; 0x942 <__floatunsisf+0x74>
     94e:	01 97       	sbiw	r24, 0x01	; 1
     950:	a1 09       	sbc	r26, r1
     952:	b1 09       	sbc	r27, r1
     954:	8e 21       	and	r24, r14
     956:	9f 21       	and	r25, r15
     958:	a0 23       	and	r26, r16
     95a:	b1 23       	and	r27, r17
     95c:	00 97       	sbiw	r24, 0x00	; 0
     95e:	a1 05       	cpc	r26, r1
     960:	b1 05       	cpc	r27, r1
     962:	21 f0       	breq	.+8      	; 0x96c <__floatunsisf+0x9e>
     964:	41 e0       	ldi	r20, 0x01	; 1
     966:	50 e0       	ldi	r21, 0x00	; 0
     968:	60 e0       	ldi	r22, 0x00	; 0
     96a:	70 e0       	ldi	r23, 0x00	; 0
     96c:	4a 29       	or	r20, r10
     96e:	5b 29       	or	r21, r11
     970:	6c 29       	or	r22, r12
     972:	7d 29       	or	r23, r13
     974:	4d 83       	std	Y+5, r20	; 0x05
     976:	5e 83       	std	Y+6, r21	; 0x06
     978:	6f 83       	std	Y+7, r22	; 0x07
     97a:	78 87       	std	Y+8, r23	; 0x08
     97c:	8e e1       	ldi	r24, 0x1E	; 30
     97e:	90 e0       	ldi	r25, 0x00	; 0
     980:	8e 1b       	sub	r24, r30
     982:	9f 0b       	sbc	r25, r31
     984:	9c 83       	std	Y+4, r25	; 0x04
     986:	8b 83       	std	Y+3, r24	; 0x03
     988:	12 c0       	rjmp	.+36     	; 0x9ae <__floatunsisf+0xe0>
     98a:	30 97       	sbiw	r30, 0x00	; 0
     98c:	81 f0       	breq	.+32     	; 0x9ae <__floatunsisf+0xe0>
     98e:	0e 2e       	mov	r0, r30
     990:	04 c0       	rjmp	.+8      	; 0x99a <__floatunsisf+0xcc>
     992:	ee 0c       	add	r14, r14
     994:	ff 1c       	adc	r15, r15
     996:	00 1f       	adc	r16, r16
     998:	11 1f       	adc	r17, r17
     99a:	0a 94       	dec	r0
     99c:	d2 f7       	brpl	.-12     	; 0x992 <__floatunsisf+0xc4>
     99e:	ed 82       	std	Y+5, r14	; 0x05
     9a0:	fe 82       	std	Y+6, r15	; 0x06
     9a2:	0f 83       	std	Y+7, r16	; 0x07
     9a4:	18 87       	std	Y+8, r17	; 0x08
     9a6:	ce 1a       	sub	r12, r30
     9a8:	df 0a       	sbc	r13, r31
     9aa:	dc 82       	std	Y+4, r13	; 0x04
     9ac:	cb 82       	std	Y+3, r12	; 0x03
     9ae:	1a 82       	std	Y+2, r1	; 0x02
     9b0:	ce 01       	movw	r24, r28
     9b2:	01 96       	adiw	r24, 0x01	; 1
     9b4:	0e 94 2f 05 	call	0xa5e	; 0xa5e <__pack_f>
     9b8:	28 96       	adiw	r28, 0x08	; 8
     9ba:	ea e0       	ldi	r30, 0x0A	; 10
     9bc:	0c 94 60 16 	jmp	0x2cc0	; 0x2cc0 <__epilogue_restores__+0x10>

000009c0 <__clzsi2>:
     9c0:	ef 92       	push	r14
     9c2:	ff 92       	push	r15
     9c4:	0f 93       	push	r16
     9c6:	1f 93       	push	r17
     9c8:	7b 01       	movw	r14, r22
     9ca:	8c 01       	movw	r16, r24
     9cc:	80 e0       	ldi	r24, 0x00	; 0
     9ce:	e8 16       	cp	r14, r24
     9d0:	80 e0       	ldi	r24, 0x00	; 0
     9d2:	f8 06       	cpc	r15, r24
     9d4:	81 e0       	ldi	r24, 0x01	; 1
     9d6:	08 07       	cpc	r16, r24
     9d8:	80 e0       	ldi	r24, 0x00	; 0
     9da:	18 07       	cpc	r17, r24
     9dc:	88 f4       	brcc	.+34     	; 0xa00 <__clzsi2+0x40>
     9de:	8f ef       	ldi	r24, 0xFF	; 255
     9e0:	e8 16       	cp	r14, r24
     9e2:	f1 04       	cpc	r15, r1
     9e4:	01 05       	cpc	r16, r1
     9e6:	11 05       	cpc	r17, r1
     9e8:	31 f0       	breq	.+12     	; 0x9f6 <__clzsi2+0x36>
     9ea:	28 f0       	brcs	.+10     	; 0x9f6 <__clzsi2+0x36>
     9ec:	88 e0       	ldi	r24, 0x08	; 8
     9ee:	90 e0       	ldi	r25, 0x00	; 0
     9f0:	a0 e0       	ldi	r26, 0x00	; 0
     9f2:	b0 e0       	ldi	r27, 0x00	; 0
     9f4:	17 c0       	rjmp	.+46     	; 0xa24 <__clzsi2+0x64>
     9f6:	80 e0       	ldi	r24, 0x00	; 0
     9f8:	90 e0       	ldi	r25, 0x00	; 0
     9fa:	a0 e0       	ldi	r26, 0x00	; 0
     9fc:	b0 e0       	ldi	r27, 0x00	; 0
     9fe:	12 c0       	rjmp	.+36     	; 0xa24 <__clzsi2+0x64>
     a00:	80 e0       	ldi	r24, 0x00	; 0
     a02:	e8 16       	cp	r14, r24
     a04:	80 e0       	ldi	r24, 0x00	; 0
     a06:	f8 06       	cpc	r15, r24
     a08:	80 e0       	ldi	r24, 0x00	; 0
     a0a:	08 07       	cpc	r16, r24
     a0c:	81 e0       	ldi	r24, 0x01	; 1
     a0e:	18 07       	cpc	r17, r24
     a10:	28 f0       	brcs	.+10     	; 0xa1c <__clzsi2+0x5c>
     a12:	88 e1       	ldi	r24, 0x18	; 24
     a14:	90 e0       	ldi	r25, 0x00	; 0
     a16:	a0 e0       	ldi	r26, 0x00	; 0
     a18:	b0 e0       	ldi	r27, 0x00	; 0
     a1a:	04 c0       	rjmp	.+8      	; 0xa24 <__clzsi2+0x64>
     a1c:	80 e1       	ldi	r24, 0x10	; 16
     a1e:	90 e0       	ldi	r25, 0x00	; 0
     a20:	a0 e0       	ldi	r26, 0x00	; 0
     a22:	b0 e0       	ldi	r27, 0x00	; 0
     a24:	20 e2       	ldi	r18, 0x20	; 32
     a26:	30 e0       	ldi	r19, 0x00	; 0
     a28:	40 e0       	ldi	r20, 0x00	; 0
     a2a:	50 e0       	ldi	r21, 0x00	; 0
     a2c:	28 1b       	sub	r18, r24
     a2e:	39 0b       	sbc	r19, r25
     a30:	4a 0b       	sbc	r20, r26
     a32:	5b 0b       	sbc	r21, r27
     a34:	04 c0       	rjmp	.+8      	; 0xa3e <__clzsi2+0x7e>
     a36:	16 95       	lsr	r17
     a38:	07 95       	ror	r16
     a3a:	f7 94       	ror	r15
     a3c:	e7 94       	ror	r14
     a3e:	8a 95       	dec	r24
     a40:	d2 f7       	brpl	.-12     	; 0xa36 <__clzsi2+0x76>
     a42:	f7 01       	movw	r30, r14
     a44:	e2 57       	subi	r30, 0x72	; 114
     a46:	fe 4f       	sbci	r31, 0xFE	; 254
     a48:	80 81       	ld	r24, Z
     a4a:	28 1b       	sub	r18, r24
     a4c:	31 09       	sbc	r19, r1
     a4e:	41 09       	sbc	r20, r1
     a50:	51 09       	sbc	r21, r1
     a52:	c9 01       	movw	r24, r18
     a54:	1f 91       	pop	r17
     a56:	0f 91       	pop	r16
     a58:	ff 90       	pop	r15
     a5a:	ef 90       	pop	r14
     a5c:	08 95       	ret

00000a5e <__pack_f>:
     a5e:	df 92       	push	r13
     a60:	ef 92       	push	r14
     a62:	ff 92       	push	r15
     a64:	0f 93       	push	r16
     a66:	1f 93       	push	r17
     a68:	fc 01       	movw	r30, r24
     a6a:	e4 80       	ldd	r14, Z+4	; 0x04
     a6c:	f5 80       	ldd	r15, Z+5	; 0x05
     a6e:	06 81       	ldd	r16, Z+6	; 0x06
     a70:	17 81       	ldd	r17, Z+7	; 0x07
     a72:	d1 80       	ldd	r13, Z+1	; 0x01
     a74:	80 81       	ld	r24, Z
     a76:	82 30       	cpi	r24, 0x02	; 2
     a78:	48 f4       	brcc	.+18     	; 0xa8c <__pack_f+0x2e>
     a7a:	80 e0       	ldi	r24, 0x00	; 0
     a7c:	90 e0       	ldi	r25, 0x00	; 0
     a7e:	a0 e1       	ldi	r26, 0x10	; 16
     a80:	b0 e0       	ldi	r27, 0x00	; 0
     a82:	e8 2a       	or	r14, r24
     a84:	f9 2a       	or	r15, r25
     a86:	0a 2b       	or	r16, r26
     a88:	1b 2b       	or	r17, r27
     a8a:	a5 c0       	rjmp	.+330    	; 0xbd6 <__pack_f+0x178>
     a8c:	84 30       	cpi	r24, 0x04	; 4
     a8e:	09 f4       	brne	.+2      	; 0xa92 <__pack_f+0x34>
     a90:	9f c0       	rjmp	.+318    	; 0xbd0 <__pack_f+0x172>
     a92:	82 30       	cpi	r24, 0x02	; 2
     a94:	21 f4       	brne	.+8      	; 0xa9e <__pack_f+0x40>
     a96:	ee 24       	eor	r14, r14
     a98:	ff 24       	eor	r15, r15
     a9a:	87 01       	movw	r16, r14
     a9c:	05 c0       	rjmp	.+10     	; 0xaa8 <__pack_f+0x4a>
     a9e:	e1 14       	cp	r14, r1
     aa0:	f1 04       	cpc	r15, r1
     aa2:	01 05       	cpc	r16, r1
     aa4:	11 05       	cpc	r17, r1
     aa6:	19 f4       	brne	.+6      	; 0xaae <__pack_f+0x50>
     aa8:	e0 e0       	ldi	r30, 0x00	; 0
     aaa:	f0 e0       	ldi	r31, 0x00	; 0
     aac:	96 c0       	rjmp	.+300    	; 0xbda <__pack_f+0x17c>
     aae:	62 81       	ldd	r22, Z+2	; 0x02
     ab0:	73 81       	ldd	r23, Z+3	; 0x03
     ab2:	9f ef       	ldi	r25, 0xFF	; 255
     ab4:	62 38       	cpi	r22, 0x82	; 130
     ab6:	79 07       	cpc	r23, r25
     ab8:	0c f0       	brlt	.+2      	; 0xabc <__pack_f+0x5e>
     aba:	5b c0       	rjmp	.+182    	; 0xb72 <__pack_f+0x114>
     abc:	22 e8       	ldi	r18, 0x82	; 130
     abe:	3f ef       	ldi	r19, 0xFF	; 255
     ac0:	26 1b       	sub	r18, r22
     ac2:	37 0b       	sbc	r19, r23
     ac4:	2a 31       	cpi	r18, 0x1A	; 26
     ac6:	31 05       	cpc	r19, r1
     ac8:	2c f0       	brlt	.+10     	; 0xad4 <__pack_f+0x76>
     aca:	20 e0       	ldi	r18, 0x00	; 0
     acc:	30 e0       	ldi	r19, 0x00	; 0
     ace:	40 e0       	ldi	r20, 0x00	; 0
     ad0:	50 e0       	ldi	r21, 0x00	; 0
     ad2:	2a c0       	rjmp	.+84     	; 0xb28 <__pack_f+0xca>
     ad4:	b8 01       	movw	r22, r16
     ad6:	a7 01       	movw	r20, r14
     ad8:	02 2e       	mov	r0, r18
     ada:	04 c0       	rjmp	.+8      	; 0xae4 <__pack_f+0x86>
     adc:	76 95       	lsr	r23
     ade:	67 95       	ror	r22
     ae0:	57 95       	ror	r21
     ae2:	47 95       	ror	r20
     ae4:	0a 94       	dec	r0
     ae6:	d2 f7       	brpl	.-12     	; 0xadc <__pack_f+0x7e>
     ae8:	81 e0       	ldi	r24, 0x01	; 1
     aea:	90 e0       	ldi	r25, 0x00	; 0
     aec:	a0 e0       	ldi	r26, 0x00	; 0
     aee:	b0 e0       	ldi	r27, 0x00	; 0
     af0:	04 c0       	rjmp	.+8      	; 0xafa <__pack_f+0x9c>
     af2:	88 0f       	add	r24, r24
     af4:	99 1f       	adc	r25, r25
     af6:	aa 1f       	adc	r26, r26
     af8:	bb 1f       	adc	r27, r27
     afa:	2a 95       	dec	r18
     afc:	d2 f7       	brpl	.-12     	; 0xaf2 <__pack_f+0x94>
     afe:	01 97       	sbiw	r24, 0x01	; 1
     b00:	a1 09       	sbc	r26, r1
     b02:	b1 09       	sbc	r27, r1
     b04:	8e 21       	and	r24, r14
     b06:	9f 21       	and	r25, r15
     b08:	a0 23       	and	r26, r16
     b0a:	b1 23       	and	r27, r17
     b0c:	00 97       	sbiw	r24, 0x00	; 0
     b0e:	a1 05       	cpc	r26, r1
     b10:	b1 05       	cpc	r27, r1
     b12:	21 f0       	breq	.+8      	; 0xb1c <__pack_f+0xbe>
     b14:	81 e0       	ldi	r24, 0x01	; 1
     b16:	90 e0       	ldi	r25, 0x00	; 0
     b18:	a0 e0       	ldi	r26, 0x00	; 0
     b1a:	b0 e0       	ldi	r27, 0x00	; 0
     b1c:	9a 01       	movw	r18, r20
     b1e:	ab 01       	movw	r20, r22
     b20:	28 2b       	or	r18, r24
     b22:	39 2b       	or	r19, r25
     b24:	4a 2b       	or	r20, r26
     b26:	5b 2b       	or	r21, r27
     b28:	da 01       	movw	r26, r20
     b2a:	c9 01       	movw	r24, r18
     b2c:	8f 77       	andi	r24, 0x7F	; 127
     b2e:	90 70       	andi	r25, 0x00	; 0
     b30:	a0 70       	andi	r26, 0x00	; 0
     b32:	b0 70       	andi	r27, 0x00	; 0
     b34:	80 34       	cpi	r24, 0x40	; 64
     b36:	91 05       	cpc	r25, r1
     b38:	a1 05       	cpc	r26, r1
     b3a:	b1 05       	cpc	r27, r1
     b3c:	39 f4       	brne	.+14     	; 0xb4c <__pack_f+0xee>
     b3e:	27 ff       	sbrs	r18, 7
     b40:	09 c0       	rjmp	.+18     	; 0xb54 <__pack_f+0xf6>
     b42:	20 5c       	subi	r18, 0xC0	; 192
     b44:	3f 4f       	sbci	r19, 0xFF	; 255
     b46:	4f 4f       	sbci	r20, 0xFF	; 255
     b48:	5f 4f       	sbci	r21, 0xFF	; 255
     b4a:	04 c0       	rjmp	.+8      	; 0xb54 <__pack_f+0xf6>
     b4c:	21 5c       	subi	r18, 0xC1	; 193
     b4e:	3f 4f       	sbci	r19, 0xFF	; 255
     b50:	4f 4f       	sbci	r20, 0xFF	; 255
     b52:	5f 4f       	sbci	r21, 0xFF	; 255
     b54:	e0 e0       	ldi	r30, 0x00	; 0
     b56:	f0 e0       	ldi	r31, 0x00	; 0
     b58:	20 30       	cpi	r18, 0x00	; 0
     b5a:	a0 e0       	ldi	r26, 0x00	; 0
     b5c:	3a 07       	cpc	r19, r26
     b5e:	a0 e0       	ldi	r26, 0x00	; 0
     b60:	4a 07       	cpc	r20, r26
     b62:	a0 e4       	ldi	r26, 0x40	; 64
     b64:	5a 07       	cpc	r21, r26
     b66:	10 f0       	brcs	.+4      	; 0xb6c <__pack_f+0x10e>
     b68:	e1 e0       	ldi	r30, 0x01	; 1
     b6a:	f0 e0       	ldi	r31, 0x00	; 0
     b6c:	79 01       	movw	r14, r18
     b6e:	8a 01       	movw	r16, r20
     b70:	27 c0       	rjmp	.+78     	; 0xbc0 <__pack_f+0x162>
     b72:	60 38       	cpi	r22, 0x80	; 128
     b74:	71 05       	cpc	r23, r1
     b76:	64 f5       	brge	.+88     	; 0xbd0 <__pack_f+0x172>
     b78:	fb 01       	movw	r30, r22
     b7a:	e1 58       	subi	r30, 0x81	; 129
     b7c:	ff 4f       	sbci	r31, 0xFF	; 255
     b7e:	d8 01       	movw	r26, r16
     b80:	c7 01       	movw	r24, r14
     b82:	8f 77       	andi	r24, 0x7F	; 127
     b84:	90 70       	andi	r25, 0x00	; 0
     b86:	a0 70       	andi	r26, 0x00	; 0
     b88:	b0 70       	andi	r27, 0x00	; 0
     b8a:	80 34       	cpi	r24, 0x40	; 64
     b8c:	91 05       	cpc	r25, r1
     b8e:	a1 05       	cpc	r26, r1
     b90:	b1 05       	cpc	r27, r1
     b92:	39 f4       	brne	.+14     	; 0xba2 <__pack_f+0x144>
     b94:	e7 fe       	sbrs	r14, 7
     b96:	0d c0       	rjmp	.+26     	; 0xbb2 <__pack_f+0x154>
     b98:	80 e4       	ldi	r24, 0x40	; 64
     b9a:	90 e0       	ldi	r25, 0x00	; 0
     b9c:	a0 e0       	ldi	r26, 0x00	; 0
     b9e:	b0 e0       	ldi	r27, 0x00	; 0
     ba0:	04 c0       	rjmp	.+8      	; 0xbaa <__pack_f+0x14c>
     ba2:	8f e3       	ldi	r24, 0x3F	; 63
     ba4:	90 e0       	ldi	r25, 0x00	; 0
     ba6:	a0 e0       	ldi	r26, 0x00	; 0
     ba8:	b0 e0       	ldi	r27, 0x00	; 0
     baa:	e8 0e       	add	r14, r24
     bac:	f9 1e       	adc	r15, r25
     bae:	0a 1f       	adc	r16, r26
     bb0:	1b 1f       	adc	r17, r27
     bb2:	17 ff       	sbrs	r17, 7
     bb4:	05 c0       	rjmp	.+10     	; 0xbc0 <__pack_f+0x162>
     bb6:	16 95       	lsr	r17
     bb8:	07 95       	ror	r16
     bba:	f7 94       	ror	r15
     bbc:	e7 94       	ror	r14
     bbe:	31 96       	adiw	r30, 0x01	; 1
     bc0:	87 e0       	ldi	r24, 0x07	; 7
     bc2:	16 95       	lsr	r17
     bc4:	07 95       	ror	r16
     bc6:	f7 94       	ror	r15
     bc8:	e7 94       	ror	r14
     bca:	8a 95       	dec	r24
     bcc:	d1 f7       	brne	.-12     	; 0xbc2 <__pack_f+0x164>
     bce:	05 c0       	rjmp	.+10     	; 0xbda <__pack_f+0x17c>
     bd0:	ee 24       	eor	r14, r14
     bd2:	ff 24       	eor	r15, r15
     bd4:	87 01       	movw	r16, r14
     bd6:	ef ef       	ldi	r30, 0xFF	; 255
     bd8:	f0 e0       	ldi	r31, 0x00	; 0
     bda:	6e 2f       	mov	r22, r30
     bdc:	67 95       	ror	r22
     bde:	66 27       	eor	r22, r22
     be0:	67 95       	ror	r22
     be2:	90 2f       	mov	r25, r16
     be4:	9f 77       	andi	r25, 0x7F	; 127
     be6:	d7 94       	ror	r13
     be8:	dd 24       	eor	r13, r13
     bea:	d7 94       	ror	r13
     bec:	8e 2f       	mov	r24, r30
     bee:	86 95       	lsr	r24
     bf0:	49 2f       	mov	r20, r25
     bf2:	46 2b       	or	r20, r22
     bf4:	58 2f       	mov	r21, r24
     bf6:	5d 29       	or	r21, r13
     bf8:	b7 01       	movw	r22, r14
     bfa:	ca 01       	movw	r24, r20
     bfc:	1f 91       	pop	r17
     bfe:	0f 91       	pop	r16
     c00:	ff 90       	pop	r15
     c02:	ef 90       	pop	r14
     c04:	df 90       	pop	r13
     c06:	08 95       	ret

00000c08 <__unpack_f>:
     c08:	fc 01       	movw	r30, r24
     c0a:	db 01       	movw	r26, r22
     c0c:	40 81       	ld	r20, Z
     c0e:	51 81       	ldd	r21, Z+1	; 0x01
     c10:	22 81       	ldd	r18, Z+2	; 0x02
     c12:	62 2f       	mov	r22, r18
     c14:	6f 77       	andi	r22, 0x7F	; 127
     c16:	70 e0       	ldi	r23, 0x00	; 0
     c18:	22 1f       	adc	r18, r18
     c1a:	22 27       	eor	r18, r18
     c1c:	22 1f       	adc	r18, r18
     c1e:	93 81       	ldd	r25, Z+3	; 0x03
     c20:	89 2f       	mov	r24, r25
     c22:	88 0f       	add	r24, r24
     c24:	82 2b       	or	r24, r18
     c26:	28 2f       	mov	r18, r24
     c28:	30 e0       	ldi	r19, 0x00	; 0
     c2a:	99 1f       	adc	r25, r25
     c2c:	99 27       	eor	r25, r25
     c2e:	99 1f       	adc	r25, r25
     c30:	11 96       	adiw	r26, 0x01	; 1
     c32:	9c 93       	st	X, r25
     c34:	11 97       	sbiw	r26, 0x01	; 1
     c36:	21 15       	cp	r18, r1
     c38:	31 05       	cpc	r19, r1
     c3a:	a9 f5       	brne	.+106    	; 0xca6 <__unpack_f+0x9e>
     c3c:	41 15       	cp	r20, r1
     c3e:	51 05       	cpc	r21, r1
     c40:	61 05       	cpc	r22, r1
     c42:	71 05       	cpc	r23, r1
     c44:	11 f4       	brne	.+4      	; 0xc4a <__unpack_f+0x42>
     c46:	82 e0       	ldi	r24, 0x02	; 2
     c48:	37 c0       	rjmp	.+110    	; 0xcb8 <__unpack_f+0xb0>
     c4a:	82 e8       	ldi	r24, 0x82	; 130
     c4c:	9f ef       	ldi	r25, 0xFF	; 255
     c4e:	13 96       	adiw	r26, 0x03	; 3
     c50:	9c 93       	st	X, r25
     c52:	8e 93       	st	-X, r24
     c54:	12 97       	sbiw	r26, 0x02	; 2
     c56:	9a 01       	movw	r18, r20
     c58:	ab 01       	movw	r20, r22
     c5a:	67 e0       	ldi	r22, 0x07	; 7
     c5c:	22 0f       	add	r18, r18
     c5e:	33 1f       	adc	r19, r19
     c60:	44 1f       	adc	r20, r20
     c62:	55 1f       	adc	r21, r21
     c64:	6a 95       	dec	r22
     c66:	d1 f7       	brne	.-12     	; 0xc5c <__unpack_f+0x54>
     c68:	83 e0       	ldi	r24, 0x03	; 3
     c6a:	8c 93       	st	X, r24
     c6c:	0d c0       	rjmp	.+26     	; 0xc88 <__unpack_f+0x80>
     c6e:	22 0f       	add	r18, r18
     c70:	33 1f       	adc	r19, r19
     c72:	44 1f       	adc	r20, r20
     c74:	55 1f       	adc	r21, r21
     c76:	12 96       	adiw	r26, 0x02	; 2
     c78:	8d 91       	ld	r24, X+
     c7a:	9c 91       	ld	r25, X
     c7c:	13 97       	sbiw	r26, 0x03	; 3
     c7e:	01 97       	sbiw	r24, 0x01	; 1
     c80:	13 96       	adiw	r26, 0x03	; 3
     c82:	9c 93       	st	X, r25
     c84:	8e 93       	st	-X, r24
     c86:	12 97       	sbiw	r26, 0x02	; 2
     c88:	20 30       	cpi	r18, 0x00	; 0
     c8a:	80 e0       	ldi	r24, 0x00	; 0
     c8c:	38 07       	cpc	r19, r24
     c8e:	80 e0       	ldi	r24, 0x00	; 0
     c90:	48 07       	cpc	r20, r24
     c92:	80 e4       	ldi	r24, 0x40	; 64
     c94:	58 07       	cpc	r21, r24
     c96:	58 f3       	brcs	.-42     	; 0xc6e <__unpack_f+0x66>
     c98:	14 96       	adiw	r26, 0x04	; 4
     c9a:	2d 93       	st	X+, r18
     c9c:	3d 93       	st	X+, r19
     c9e:	4d 93       	st	X+, r20
     ca0:	5c 93       	st	X, r21
     ca2:	17 97       	sbiw	r26, 0x07	; 7
     ca4:	08 95       	ret
     ca6:	2f 3f       	cpi	r18, 0xFF	; 255
     ca8:	31 05       	cpc	r19, r1
     caa:	79 f4       	brne	.+30     	; 0xcca <__unpack_f+0xc2>
     cac:	41 15       	cp	r20, r1
     cae:	51 05       	cpc	r21, r1
     cb0:	61 05       	cpc	r22, r1
     cb2:	71 05       	cpc	r23, r1
     cb4:	19 f4       	brne	.+6      	; 0xcbc <__unpack_f+0xb4>
     cb6:	84 e0       	ldi	r24, 0x04	; 4
     cb8:	8c 93       	st	X, r24
     cba:	08 95       	ret
     cbc:	64 ff       	sbrs	r22, 4
     cbe:	03 c0       	rjmp	.+6      	; 0xcc6 <__unpack_f+0xbe>
     cc0:	81 e0       	ldi	r24, 0x01	; 1
     cc2:	8c 93       	st	X, r24
     cc4:	12 c0       	rjmp	.+36     	; 0xcea <__unpack_f+0xe2>
     cc6:	1c 92       	st	X, r1
     cc8:	10 c0       	rjmp	.+32     	; 0xcea <__unpack_f+0xe2>
     cca:	2f 57       	subi	r18, 0x7F	; 127
     ccc:	30 40       	sbci	r19, 0x00	; 0
     cce:	13 96       	adiw	r26, 0x03	; 3
     cd0:	3c 93       	st	X, r19
     cd2:	2e 93       	st	-X, r18
     cd4:	12 97       	sbiw	r26, 0x02	; 2
     cd6:	83 e0       	ldi	r24, 0x03	; 3
     cd8:	8c 93       	st	X, r24
     cda:	87 e0       	ldi	r24, 0x07	; 7
     cdc:	44 0f       	add	r20, r20
     cde:	55 1f       	adc	r21, r21
     ce0:	66 1f       	adc	r22, r22
     ce2:	77 1f       	adc	r23, r23
     ce4:	8a 95       	dec	r24
     ce6:	d1 f7       	brne	.-12     	; 0xcdc <__unpack_f+0xd4>
     ce8:	70 64       	ori	r23, 0x40	; 64
     cea:	14 96       	adiw	r26, 0x04	; 4
     cec:	4d 93       	st	X+, r20
     cee:	5d 93       	st	X+, r21
     cf0:	6d 93       	st	X+, r22
     cf2:	7c 93       	st	X, r23
     cf4:	17 97       	sbiw	r26, 0x07	; 7
     cf6:	08 95       	ret

00000cf8 <__fpcmp_parts_f>:
     cf8:	1f 93       	push	r17
     cfa:	dc 01       	movw	r26, r24
     cfc:	fb 01       	movw	r30, r22
     cfe:	9c 91       	ld	r25, X
     d00:	92 30       	cpi	r25, 0x02	; 2
     d02:	08 f4       	brcc	.+2      	; 0xd06 <__fpcmp_parts_f+0xe>
     d04:	47 c0       	rjmp	.+142    	; 0xd94 <__fpcmp_parts_f+0x9c>
     d06:	80 81       	ld	r24, Z
     d08:	82 30       	cpi	r24, 0x02	; 2
     d0a:	08 f4       	brcc	.+2      	; 0xd0e <__fpcmp_parts_f+0x16>
     d0c:	43 c0       	rjmp	.+134    	; 0xd94 <__fpcmp_parts_f+0x9c>
     d0e:	94 30       	cpi	r25, 0x04	; 4
     d10:	51 f4       	brne	.+20     	; 0xd26 <__fpcmp_parts_f+0x2e>
     d12:	11 96       	adiw	r26, 0x01	; 1
     d14:	1c 91       	ld	r17, X
     d16:	84 30       	cpi	r24, 0x04	; 4
     d18:	99 f5       	brne	.+102    	; 0xd80 <__fpcmp_parts_f+0x88>
     d1a:	81 81       	ldd	r24, Z+1	; 0x01
     d1c:	68 2f       	mov	r22, r24
     d1e:	70 e0       	ldi	r23, 0x00	; 0
     d20:	61 1b       	sub	r22, r17
     d22:	71 09       	sbc	r23, r1
     d24:	3f c0       	rjmp	.+126    	; 0xda4 <__fpcmp_parts_f+0xac>
     d26:	84 30       	cpi	r24, 0x04	; 4
     d28:	21 f0       	breq	.+8      	; 0xd32 <__fpcmp_parts_f+0x3a>
     d2a:	92 30       	cpi	r25, 0x02	; 2
     d2c:	31 f4       	brne	.+12     	; 0xd3a <__fpcmp_parts_f+0x42>
     d2e:	82 30       	cpi	r24, 0x02	; 2
     d30:	b9 f1       	breq	.+110    	; 0xda0 <__fpcmp_parts_f+0xa8>
     d32:	81 81       	ldd	r24, Z+1	; 0x01
     d34:	88 23       	and	r24, r24
     d36:	89 f1       	breq	.+98     	; 0xd9a <__fpcmp_parts_f+0xa2>
     d38:	2d c0       	rjmp	.+90     	; 0xd94 <__fpcmp_parts_f+0x9c>
     d3a:	11 96       	adiw	r26, 0x01	; 1
     d3c:	1c 91       	ld	r17, X
     d3e:	11 97       	sbiw	r26, 0x01	; 1
     d40:	82 30       	cpi	r24, 0x02	; 2
     d42:	f1 f0       	breq	.+60     	; 0xd80 <__fpcmp_parts_f+0x88>
     d44:	81 81       	ldd	r24, Z+1	; 0x01
     d46:	18 17       	cp	r17, r24
     d48:	d9 f4       	brne	.+54     	; 0xd80 <__fpcmp_parts_f+0x88>
     d4a:	12 96       	adiw	r26, 0x02	; 2
     d4c:	2d 91       	ld	r18, X+
     d4e:	3c 91       	ld	r19, X
     d50:	13 97       	sbiw	r26, 0x03	; 3
     d52:	82 81       	ldd	r24, Z+2	; 0x02
     d54:	93 81       	ldd	r25, Z+3	; 0x03
     d56:	82 17       	cp	r24, r18
     d58:	93 07       	cpc	r25, r19
     d5a:	94 f0       	brlt	.+36     	; 0xd80 <__fpcmp_parts_f+0x88>
     d5c:	28 17       	cp	r18, r24
     d5e:	39 07       	cpc	r19, r25
     d60:	bc f0       	brlt	.+46     	; 0xd90 <__fpcmp_parts_f+0x98>
     d62:	14 96       	adiw	r26, 0x04	; 4
     d64:	8d 91       	ld	r24, X+
     d66:	9d 91       	ld	r25, X+
     d68:	0d 90       	ld	r0, X+
     d6a:	bc 91       	ld	r27, X
     d6c:	a0 2d       	mov	r26, r0
     d6e:	24 81       	ldd	r18, Z+4	; 0x04
     d70:	35 81       	ldd	r19, Z+5	; 0x05
     d72:	46 81       	ldd	r20, Z+6	; 0x06
     d74:	57 81       	ldd	r21, Z+7	; 0x07
     d76:	28 17       	cp	r18, r24
     d78:	39 07       	cpc	r19, r25
     d7a:	4a 07       	cpc	r20, r26
     d7c:	5b 07       	cpc	r21, r27
     d7e:	18 f4       	brcc	.+6      	; 0xd86 <__fpcmp_parts_f+0x8e>
     d80:	11 23       	and	r17, r17
     d82:	41 f0       	breq	.+16     	; 0xd94 <__fpcmp_parts_f+0x9c>
     d84:	0a c0       	rjmp	.+20     	; 0xd9a <__fpcmp_parts_f+0xa2>
     d86:	82 17       	cp	r24, r18
     d88:	93 07       	cpc	r25, r19
     d8a:	a4 07       	cpc	r26, r20
     d8c:	b5 07       	cpc	r27, r21
     d8e:	40 f4       	brcc	.+16     	; 0xda0 <__fpcmp_parts_f+0xa8>
     d90:	11 23       	and	r17, r17
     d92:	19 f0       	breq	.+6      	; 0xd9a <__fpcmp_parts_f+0xa2>
     d94:	61 e0       	ldi	r22, 0x01	; 1
     d96:	70 e0       	ldi	r23, 0x00	; 0
     d98:	05 c0       	rjmp	.+10     	; 0xda4 <__fpcmp_parts_f+0xac>
     d9a:	6f ef       	ldi	r22, 0xFF	; 255
     d9c:	7f ef       	ldi	r23, 0xFF	; 255
     d9e:	02 c0       	rjmp	.+4      	; 0xda4 <__fpcmp_parts_f+0xac>
     da0:	60 e0       	ldi	r22, 0x00	; 0
     da2:	70 e0       	ldi	r23, 0x00	; 0
     da4:	cb 01       	movw	r24, r22
     da6:	1f 91       	pop	r17
     da8:	08 95       	ret

00000daa <PulseMeasure>:
volatile uint8  g_timeHigh = 0;
volatile uint8  g_timePeriodPlusHigh = 0;
volatile uint8  g_timePeriod = 0;

void PulseMeasure(void)
{
     daa:	df 93       	push	r29
     dac:	cf 93       	push	r28
     dae:	00 d0       	rcall	.+0      	; 0xdb0 <PulseMeasure+0x6>
     db0:	cd b7       	in	r28, 0x3d	; 61
     db2:	de b7       	in	r29, 0x3e	; 62

	PulseState++;
     db4:	80 91 9e 02 	lds	r24, 0x029E
     db8:	8f 5f       	subi	r24, 0xFF	; 255
     dba:	80 93 9e 02 	sts	0x029E, r24

	switch (PulseState)
     dbe:	80 91 9e 02 	lds	r24, 0x029E
     dc2:	28 2f       	mov	r18, r24
     dc4:	30 e0       	ldi	r19, 0x00	; 0
     dc6:	3a 83       	std	Y+2, r19	; 0x02
     dc8:	29 83       	std	Y+1, r18	; 0x01
     dca:	89 81       	ldd	r24, Y+1	; 0x01
     dcc:	9a 81       	ldd	r25, Y+2	; 0x02
     dce:	82 30       	cpi	r24, 0x02	; 2
     dd0:	91 05       	cpc	r25, r1
     dd2:	e1 f0       	breq	.+56     	; 0xe0c <PulseMeasure+0x62>
     dd4:	29 81       	ldd	r18, Y+1	; 0x01
     dd6:	3a 81       	ldd	r19, Y+2	; 0x02
     dd8:	23 30       	cpi	r18, 0x03	; 3
     dda:	31 05       	cpc	r19, r1
     ddc:	34 f4       	brge	.+12     	; 0xdea <PulseMeasure+0x40>
     dde:	89 81       	ldd	r24, Y+1	; 0x01
     de0:	9a 81       	ldd	r25, Y+2	; 0x02
     de2:	81 30       	cpi	r24, 0x01	; 1
     de4:	91 05       	cpc	r25, r1
     de6:	61 f0       	breq	.+24     	; 0xe00 <PulseMeasure+0x56>
     de8:	30 c0       	rjmp	.+96     	; 0xe4a <PulseMeasure+0xa0>
     dea:	29 81       	ldd	r18, Y+1	; 0x01
     dec:	3a 81       	ldd	r19, Y+2	; 0x02
     dee:	23 30       	cpi	r18, 0x03	; 3
     df0:	31 05       	cpc	r19, r1
     df2:	c1 f0       	breq	.+48     	; 0xe24 <PulseMeasure+0x7a>
     df4:	89 81       	ldd	r24, Y+1	; 0x01
     df6:	9a 81       	ldd	r25, Y+2	; 0x02
     df8:	84 30       	cpi	r24, 0x04	; 4
     dfa:	91 05       	cpc	r25, r1
     dfc:	f9 f0       	breq	.+62     	; 0xe3c <PulseMeasure+0x92>
     dfe:	25 c0       	rjmp	.+74     	; 0xe4a <PulseMeasure+0xa0>
	{
	case 1:
		ICU3_setEdgeDetectionType(RISING);
     e00:	81 e0       	ldi	r24, 0x01	; 1
     e02:	0e 94 b8 0a 	call	0x1570	; 0x1570 <ICU3_setEdgeDetectionType>
		ICU3_clearTimerValue();
     e06:	0e 94 e2 0a 	call	0x15c4	; 0x15c4 <ICU3_clearTimerValue>
     e0a:	1f c0       	rjmp	.+62     	; 0xe4a <PulseMeasure+0xa0>

		break;

	case 2:
		T_ON = ICU3_getInputCaptureValue();
     e0c:	0e 94 d7 0a 	call	0x15ae	; 0x15ae <ICU3_getInputCaptureValue>
     e10:	90 93 99 02 	sts	0x0299, r25
     e14:	80 93 98 02 	sts	0x0298, r24
		ICU3_setEdgeDetectionType(FALLING);
     e18:	80 e0       	ldi	r24, 0x00	; 0
     e1a:	0e 94 b8 0a 	call	0x1570	; 0x1570 <ICU3_setEdgeDetectionType>
		ICU3_clearTimerValue();
     e1e:	0e 94 e2 0a 	call	0x15c4	; 0x15c4 <ICU3_clearTimerValue>
     e22:	13 c0       	rjmp	.+38     	; 0xe4a <PulseMeasure+0xa0>

		break;

	case 3:
		T_OFF = ICU3_getInputCaptureValue();
     e24:	0e 94 d7 0a 	call	0x15ae	; 0x15ae <ICU3_getInputCaptureValue>
     e28:	90 93 9b 02 	sts	0x029B, r25
     e2c:	80 93 9a 02 	sts	0x029A, r24
		ICU3_setEdgeDetectionType(RISING);
     e30:	81 e0       	ldi	r24, 0x01	; 1
     e32:	0e 94 b8 0a 	call	0x1570	; 0x1570 <ICU3_setEdgeDetectionType>
		ICU3_clearTimerValue();
     e36:	0e 94 e2 0a 	call	0x15c4	; 0x15c4 <ICU3_clearTimerValue>
     e3a:	07 c0       	rjmp	.+14     	; 0xe4a <PulseMeasure+0xa0>


		break;

	case 4:
		ICU3_setEdgeDetectionType(FALLING);
     e3c:	80 e0       	ldi	r24, 0x00	; 0
     e3e:	0e 94 b8 0a 	call	0x1570	; 0x1570 <ICU3_setEdgeDetectionType>
		ICU3_clearTimerValue();
     e42:	0e 94 e2 0a 	call	0x15c4	; 0x15c4 <ICU3_clearTimerValue>
		PulseState = 0;
     e46:	10 92 9e 02 	sts	0x029E, r1

	default:
		/* Do Nothing */
		break;
	}
}
     e4a:	0f 90       	pop	r0
     e4c:	0f 90       	pop	r0
     e4e:	cf 91       	pop	r28
     e50:	df 91       	pop	r29
     e52:	08 95       	ret

00000e54 <periodMeasure>:

void periodMeasure (void)
{
     e54:	df 93       	push	r29
     e56:	cf 93       	push	r28
     e58:	00 d0       	rcall	.+0      	; 0xe5a <periodMeasure+0x6>
     e5a:	00 d0       	rcall	.+0      	; 0xe5c <periodMeasure+0x8>
     e5c:	0f 92       	push	r0
     e5e:	cd b7       	in	r28, 0x3d	; 61
     e60:	de b7       	in	r29, 0x3e	; 62
	uint8 arr[4];
	uint8 period = 0;
     e62:	19 82       	std	Y+1, r1	; 0x01
	g_edgeCount++;
     e64:	80 91 a0 02 	lds	r24, 0x02A0
     e68:	8f 5f       	subi	r24, 0xFF	; 255
     e6a:	80 93 a0 02 	sts	0x02A0, r24
	if(g_edgeCount == 1)
     e6e:	80 91 a0 02 	lds	r24, 0x02A0
     e72:	81 30       	cpi	r24, 0x01	; 1
     e74:	31 f4       	brne	.+12     	; 0xe82 <periodMeasure+0x2e>
	{
		/*
		 * Clear the timer counter register to start measurements from the
		 * first detected rising edge
		 */
		ICU1_clearTimerValue();
     e76:	0e 94 2c 0a 	call	0x1458	; 0x1458 <ICU1_clearTimerValue>
		/* Detect falling edge */
		ICU1_setEdgeDetectionType(FALLING);
     e7a:	80 e0       	ldi	r24, 0x00	; 0
     e7c:	0e 94 02 0a 	call	0x1404	; 0x1404 <ICU1_setEdgeDetectionType>
     e80:	3a c0       	rjmp	.+116    	; 0xef6 <periodMeasure+0xa2>
	}
	else if(g_edgeCount == 2)
     e82:	80 91 a0 02 	lds	r24, 0x02A0
     e86:	82 30       	cpi	r24, 0x02	; 2
     e88:	41 f4       	brne	.+16     	; 0xe9a <periodMeasure+0x46>
	{
		/* Store the High time value */
		g_timeHigh = ICU1_getInputCaptureValue();
     e8a:	0e 94 21 0a 	call	0x1442	; 0x1442 <ICU1_getInputCaptureValue>
     e8e:	80 93 a1 02 	sts	0x02A1, r24
		/* Detect rising edge */
		ICU1_setEdgeDetectionType(RISING);
     e92:	81 e0       	ldi	r24, 0x01	; 1
     e94:	0e 94 02 0a 	call	0x1404	; 0x1404 <ICU1_setEdgeDetectionType>
     e98:	2e c0       	rjmp	.+92     	; 0xef6 <periodMeasure+0xa2>
	}
	else if(g_edgeCount == 3)
     e9a:	80 91 a0 02 	lds	r24, 0x02A0
     e9e:	83 30       	cpi	r24, 0x03	; 3
     ea0:	41 f4       	brne	.+16     	; 0xeb2 <periodMeasure+0x5e>
	{
		/* Store the Period time value */
		g_timePeriod = ICU1_getInputCaptureValue();
     ea2:	0e 94 21 0a 	call	0x1442	; 0x1442 <ICU1_getInputCaptureValue>
     ea6:	80 93 a3 02 	sts	0x02A3, r24
		/* Detect falling edge */
		ICU1_setEdgeDetectionType(FALLING);
     eaa:	80 e0       	ldi	r24, 0x00	; 0
     eac:	0e 94 02 0a 	call	0x1404	; 0x1404 <ICU1_setEdgeDetectionType>
     eb0:	22 c0       	rjmp	.+68     	; 0xef6 <periodMeasure+0xa2>
	}
	else if(g_edgeCount == 4)
     eb2:	80 91 a0 02 	lds	r24, 0x02A0
     eb6:	84 30       	cpi	r24, 0x04	; 4
     eb8:	f1 f4       	brne	.+60     	; 0xef6 <periodMeasure+0xa2>
	{
		/* Store the Period time value + High time value */
		g_timePeriodPlusHigh = ICU1_getInputCaptureValue();
     eba:	0e 94 21 0a 	call	0x1442	; 0x1442 <ICU1_getInputCaptureValue>
     ebe:	80 93 a2 02 	sts	0x02A2, r24
		/* Clear the timer counter register to start measurements again */
		ICU1_clearTimerValue();
     ec2:	0e 94 2c 0a 	call	0x1458	; 0x1458 <ICU1_clearTimerValue>
		/* Detect rising edge */
		ICU1_setEdgeDetectionType(RISING);
     ec6:	81 e0       	ldi	r24, 0x01	; 1
     ec8:	0e 94 02 0a 	call	0x1404	; 0x1404 <ICU1_setEdgeDetectionType>
		g_edgeCount = 0;
     ecc:	10 92 a0 02 	sts	0x02A0, r1
		/* calculate the period */
		period = ((g_timePeriodPlusHigh - g_timeHigh) / 1000);
     ed0:	80 91 a2 02 	lds	r24, 0x02A2
     ed4:	28 2f       	mov	r18, r24
     ed6:	30 e0       	ldi	r19, 0x00	; 0
     ed8:	80 91 a1 02 	lds	r24, 0x02A1
     edc:	88 2f       	mov	r24, r24
     ede:	90 e0       	ldi	r25, 0x00	; 0
     ee0:	a9 01       	movw	r20, r18
     ee2:	48 1b       	sub	r20, r24
     ee4:	59 0b       	sbc	r21, r25
     ee6:	ca 01       	movw	r24, r20
     ee8:	28 ee       	ldi	r18, 0xE8	; 232
     eea:	33 e0       	ldi	r19, 0x03	; 3
     eec:	b9 01       	movw	r22, r18
     eee:	0e 94 f3 15 	call	0x2be6	; 0x2be6 <__divmodhi4>
     ef2:	cb 01       	movw	r24, r22
     ef4:	89 83       	std	Y+1, r24	; 0x01
	}

	sprintf(arr, "%d", (uint8)period);
     ef6:	89 81       	ldd	r24, Y+1	; 0x01
     ef8:	28 2f       	mov	r18, r24
     efa:	30 e0       	ldi	r19, 0x00	; 0
     efc:	00 d0       	rcall	.+0      	; 0xefe <periodMeasure+0xaa>
     efe:	00 d0       	rcall	.+0      	; 0xf00 <periodMeasure+0xac>
     f00:	00 d0       	rcall	.+0      	; 0xf02 <periodMeasure+0xae>
     f02:	ed b7       	in	r30, 0x3d	; 61
     f04:	fe b7       	in	r31, 0x3e	; 62
     f06:	31 96       	adiw	r30, 0x01	; 1
     f08:	ce 01       	movw	r24, r28
     f0a:	02 96       	adiw	r24, 0x02	; 2
     f0c:	91 83       	std	Z+1, r25	; 0x01
     f0e:	80 83       	st	Z, r24
     f10:	80 e0       	ldi	r24, 0x00	; 0
     f12:	91 e0       	ldi	r25, 0x01	; 1
     f14:	93 83       	std	Z+3, r25	; 0x03
     f16:	82 83       	std	Z+2, r24	; 0x02
     f18:	35 83       	std	Z+5, r19	; 0x05
     f1a:	24 83       	std	Z+4, r18	; 0x04
     f1c:	0e 94 73 16 	call	0x2ce6	; 0x2ce6 <sprintf>
     f20:	8d b7       	in	r24, 0x3d	; 61
     f22:	9e b7       	in	r25, 0x3e	; 62
     f24:	06 96       	adiw	r24, 0x06	; 6
     f26:	0f b6       	in	r0, 0x3f	; 63
     f28:	f8 94       	cli
     f2a:	9e bf       	out	0x3e, r25	; 62
     f2c:	0f be       	out	0x3f, r0	; 63
     f2e:	8d bf       	out	0x3d, r24	; 61
	UART0_sendString("Period of each crank tooth : ");
     f30:	83 e0       	ldi	r24, 0x03	; 3
     f32:	91 e0       	ldi	r25, 0x01	; 1
     f34:	0e 94 be 14 	call	0x297c	; 0x297c <UART0_sendString>
	UART0_sendString(arr);
     f38:	ce 01       	movw	r24, r28
     f3a:	02 96       	adiw	r24, 0x02	; 2
     f3c:	0e 94 be 14 	call	0x297c	; 0x297c <UART0_sendString>
	UART0_sendString(" %");
     f40:	81 e2       	ldi	r24, 0x21	; 33
     f42:	91 e0       	ldi	r25, 0x01	; 1
     f44:	0e 94 be 14 	call	0x297c	; 0x297c <UART0_sendString>
	UART0_sendByte('\r');
     f48:	8d e0       	ldi	r24, 0x0D	; 13
     f4a:	0e 94 98 14 	call	0x2930	; 0x2930 <UART0_sendByte>
}
     f4e:	0f 90       	pop	r0
     f50:	0f 90       	pop	r0
     f52:	0f 90       	pop	r0
     f54:	0f 90       	pop	r0
     f56:	0f 90       	pop	r0
     f58:	cf 91       	pop	r28
     f5a:	df 91       	pop	r29
     f5c:	08 95       	ret

00000f5e <angleDetection_INT0>:
void angleDetection_INT0(void)
{
     f5e:	df 93       	push	r29
     f60:	cf 93       	push	r28
     f62:	00 d0       	rcall	.+0      	; 0xf64 <angleDetection_INT0+0x6>
     f64:	00 d0       	rcall	.+0      	; 0xf66 <angleDetection_INT0+0x8>
     f66:	00 d0       	rcall	.+0      	; 0xf68 <angleDetection_INT0+0xa>
     f68:	cd b7       	in	r28, 0x3d	; 61
     f6a:	de b7       	in	r29, 0x3e	; 62
	uint8 arr1[3];
	uint8 arr2[3];
	ticks = TCNT2;
     f6c:	e4 e4       	ldi	r30, 0x44	; 68
     f6e:	f0 e0       	ldi	r31, 0x00	; 0
     f70:	80 81       	ld	r24, Z
     f72:	80 93 97 02 	sts	0x0297, r24

	UART0_sendByte('\r');
     f76:	8d e0       	ldi	r24, 0x0D	; 13
     f78:	0e 94 98 14 	call	0x2930	; 0x2930 <UART0_sendByte>
	dutyCycle_Calc();
     f7c:	0e 94 1d 08 	call	0x103a	; 0x103a <dutyCycle_Calc>
	periodMeasure();
     f80:	0e 94 2a 07 	call	0xe54	; 0xe54 <periodMeasure>


	UART0_sendString("Number of ticks = ");
     f84:	84 e2       	ldi	r24, 0x24	; 36
     f86:	91 e0       	ldi	r25, 0x01	; 1
     f88:	0e 94 be 14 	call	0x297c	; 0x297c <UART0_sendString>
	sprintf(arr1, "%d", ticks);
     f8c:	80 91 97 02 	lds	r24, 0x0297
     f90:	28 2f       	mov	r18, r24
     f92:	30 e0       	ldi	r19, 0x00	; 0
     f94:	00 d0       	rcall	.+0      	; 0xf96 <angleDetection_INT0+0x38>
     f96:	00 d0       	rcall	.+0      	; 0xf98 <angleDetection_INT0+0x3a>
     f98:	00 d0       	rcall	.+0      	; 0xf9a <angleDetection_INT0+0x3c>
     f9a:	ed b7       	in	r30, 0x3d	; 61
     f9c:	fe b7       	in	r31, 0x3e	; 62
     f9e:	31 96       	adiw	r30, 0x01	; 1
     fa0:	ce 01       	movw	r24, r28
     fa2:	01 96       	adiw	r24, 0x01	; 1
     fa4:	91 83       	std	Z+1, r25	; 0x01
     fa6:	80 83       	st	Z, r24
     fa8:	80 e0       	ldi	r24, 0x00	; 0
     faa:	91 e0       	ldi	r25, 0x01	; 1
     fac:	93 83       	std	Z+3, r25	; 0x03
     fae:	82 83       	std	Z+2, r24	; 0x02
     fb0:	35 83       	std	Z+5, r19	; 0x05
     fb2:	24 83       	std	Z+4, r18	; 0x04
     fb4:	0e 94 73 16 	call	0x2ce6	; 0x2ce6 <sprintf>
     fb8:	8d b7       	in	r24, 0x3d	; 61
     fba:	9e b7       	in	r25, 0x3e	; 62
     fbc:	06 96       	adiw	r24, 0x06	; 6
     fbe:	0f b6       	in	r0, 0x3f	; 63
     fc0:	f8 94       	cli
     fc2:	9e bf       	out	0x3e, r25	; 62
     fc4:	0f be       	out	0x3f, r0	; 63
     fc6:	8d bf       	out	0x3d, r24	; 61
	UART0_sendString(arr1);
     fc8:	ce 01       	movw	r24, r28
     fca:	01 96       	adiw	r24, 0x01	; 1
     fcc:	0e 94 be 14 	call	0x297c	; 0x297c <UART0_sendString>
	UART0_sendByte('\r');
     fd0:	8d e0       	ldi	r24, 0x0D	; 13
     fd2:	0e 94 98 14 	call	0x2930	; 0x2930 <UART0_sendByte>

	UART0_sendString("Revolution number = ");
     fd6:	87 e3       	ldi	r24, 0x37	; 55
     fd8:	91 e0       	ldi	r25, 0x01	; 1
     fda:	0e 94 be 14 	call	0x297c	; 0x297c <UART0_sendString>
	sprintf(arr2, "%d", rev);
     fde:	80 91 96 02 	lds	r24, 0x0296
     fe2:	28 2f       	mov	r18, r24
     fe4:	30 e0       	ldi	r19, 0x00	; 0
     fe6:	00 d0       	rcall	.+0      	; 0xfe8 <angleDetection_INT0+0x8a>
     fe8:	00 d0       	rcall	.+0      	; 0xfea <angleDetection_INT0+0x8c>
     fea:	00 d0       	rcall	.+0      	; 0xfec <angleDetection_INT0+0x8e>
     fec:	ed b7       	in	r30, 0x3d	; 61
     fee:	fe b7       	in	r31, 0x3e	; 62
     ff0:	31 96       	adiw	r30, 0x01	; 1
     ff2:	ce 01       	movw	r24, r28
     ff4:	04 96       	adiw	r24, 0x04	; 4
     ff6:	91 83       	std	Z+1, r25	; 0x01
     ff8:	80 83       	st	Z, r24
     ffa:	80 e0       	ldi	r24, 0x00	; 0
     ffc:	91 e0       	ldi	r25, 0x01	; 1
     ffe:	93 83       	std	Z+3, r25	; 0x03
    1000:	82 83       	std	Z+2, r24	; 0x02
    1002:	35 83       	std	Z+5, r19	; 0x05
    1004:	24 83       	std	Z+4, r18	; 0x04
    1006:	0e 94 73 16 	call	0x2ce6	; 0x2ce6 <sprintf>
    100a:	8d b7       	in	r24, 0x3d	; 61
    100c:	9e b7       	in	r25, 0x3e	; 62
    100e:	06 96       	adiw	r24, 0x06	; 6
    1010:	0f b6       	in	r0, 0x3f	; 63
    1012:	f8 94       	cli
    1014:	9e bf       	out	0x3e, r25	; 62
    1016:	0f be       	out	0x3f, r0	; 63
    1018:	8d bf       	out	0x3d, r24	; 61
	UART0_sendString(arr2);
    101a:	ce 01       	movw	r24, r28
    101c:	04 96       	adiw	r24, 0x04	; 4
    101e:	0e 94 be 14 	call	0x297c	; 0x297c <UART0_sendString>
	UART0_sendByte('\r');
    1022:	8d e0       	ldi	r24, 0x0D	; 13
    1024:	0e 94 98 14 	call	0x2930	; 0x2930 <UART0_sendByte>


}
    1028:	26 96       	adiw	r28, 0x06	; 6
    102a:	0f b6       	in	r0, 0x3f	; 63
    102c:	f8 94       	cli
    102e:	de bf       	out	0x3e, r29	; 62
    1030:	0f be       	out	0x3f, r0	; 63
    1032:	cd bf       	out	0x3d, r28	; 61
    1034:	cf 91       	pop	r28
    1036:	df 91       	pop	r29
    1038:	08 95       	ret

0000103a <dutyCycle_Calc>:

void dutyCycle_Calc(void)
{
    103a:	af 92       	push	r10
    103c:	bf 92       	push	r11
    103e:	cf 92       	push	r12
    1040:	df 92       	push	r13
    1042:	ef 92       	push	r14
    1044:	ff 92       	push	r15
    1046:	0f 93       	push	r16
    1048:	1f 93       	push	r17
    104a:	df 93       	push	r29
    104c:	cf 93       	push	r28
    104e:	00 d0       	rcall	.+0      	; 0x1050 <dutyCycle_Calc+0x16>
    1050:	00 d0       	rcall	.+0      	; 0x1052 <dutyCycle_Calc+0x18>
    1052:	cd b7       	in	r28, 0x3d	; 61
    1054:	de b7       	in	r29, 0x3e	; 62
	uint8 arr[4];

	DutyCycle = (((float) (T_ON) / ((float) T_ON + (float) T_OFF)) * 100.00);
    1056:	80 91 98 02 	lds	r24, 0x0298
    105a:	90 91 99 02 	lds	r25, 0x0299
    105e:	cc 01       	movw	r24, r24
    1060:	a0 e0       	ldi	r26, 0x00	; 0
    1062:	b0 e0       	ldi	r27, 0x00	; 0
    1064:	bc 01       	movw	r22, r24
    1066:	cd 01       	movw	r24, r26
    1068:	0e 94 67 04 	call	0x8ce	; 0x8ce <__floatunsisf>
    106c:	5b 01       	movw	r10, r22
    106e:	6c 01       	movw	r12, r24
    1070:	80 91 98 02 	lds	r24, 0x0298
    1074:	90 91 99 02 	lds	r25, 0x0299
    1078:	cc 01       	movw	r24, r24
    107a:	a0 e0       	ldi	r26, 0x00	; 0
    107c:	b0 e0       	ldi	r27, 0x00	; 0
    107e:	bc 01       	movw	r22, r24
    1080:	cd 01       	movw	r24, r26
    1082:	0e 94 67 04 	call	0x8ce	; 0x8ce <__floatunsisf>
    1086:	7b 01       	movw	r14, r22
    1088:	8c 01       	movw	r16, r24
    108a:	80 91 9a 02 	lds	r24, 0x029A
    108e:	90 91 9b 02 	lds	r25, 0x029B
    1092:	cc 01       	movw	r24, r24
    1094:	a0 e0       	ldi	r26, 0x00	; 0
    1096:	b0 e0       	ldi	r27, 0x00	; 0
    1098:	bc 01       	movw	r22, r24
    109a:	cd 01       	movw	r24, r26
    109c:	0e 94 67 04 	call	0x8ce	; 0x8ce <__floatunsisf>
    10a0:	9b 01       	movw	r18, r22
    10a2:	ac 01       	movw	r20, r24
    10a4:	c8 01       	movw	r24, r16
    10a6:	b7 01       	movw	r22, r14
    10a8:	0e 94 10 02 	call	0x420	; 0x420 <__addsf3>
    10ac:	dc 01       	movw	r26, r24
    10ae:	cb 01       	movw	r24, r22
    10b0:	9c 01       	movw	r18, r24
    10b2:	ad 01       	movw	r20, r26
    10b4:	c6 01       	movw	r24, r12
    10b6:	b5 01       	movw	r22, r10
    10b8:	0e 94 37 03 	call	0x66e	; 0x66e <__divsf3>
    10bc:	dc 01       	movw	r26, r24
    10be:	cb 01       	movw	r24, r22
    10c0:	bc 01       	movw	r22, r24
    10c2:	cd 01       	movw	r24, r26
    10c4:	20 e0       	ldi	r18, 0x00	; 0
    10c6:	30 e0       	ldi	r19, 0x00	; 0
    10c8:	48 ec       	ldi	r20, 0xC8	; 200
    10ca:	52 e4       	ldi	r21, 0x42	; 66
    10cc:	0e 94 3d 02 	call	0x47a	; 0x47a <__mulsf3>
    10d0:	dc 01       	movw	r26, r24
    10d2:	cb 01       	movw	r24, r22
    10d4:	bc 01       	movw	r22, r24
    10d6:	cd 01       	movw	r24, r26
    10d8:	0e 94 67 00 	call	0xce	; 0xce <__fixunssfsi>
    10dc:	dc 01       	movw	r26, r24
    10de:	cb 01       	movw	r24, r22
    10e0:	80 93 9f 02 	sts	0x029F, r24
	sprintf(arr, "%d", (uint8)DutyCycle);
    10e4:	80 91 9f 02 	lds	r24, 0x029F
    10e8:	28 2f       	mov	r18, r24
    10ea:	30 e0       	ldi	r19, 0x00	; 0
    10ec:	00 d0       	rcall	.+0      	; 0x10ee <dutyCycle_Calc+0xb4>
    10ee:	00 d0       	rcall	.+0      	; 0x10f0 <dutyCycle_Calc+0xb6>
    10f0:	00 d0       	rcall	.+0      	; 0x10f2 <dutyCycle_Calc+0xb8>
    10f2:	ed b7       	in	r30, 0x3d	; 61
    10f4:	fe b7       	in	r31, 0x3e	; 62
    10f6:	31 96       	adiw	r30, 0x01	; 1
    10f8:	ce 01       	movw	r24, r28
    10fa:	01 96       	adiw	r24, 0x01	; 1
    10fc:	91 83       	std	Z+1, r25	; 0x01
    10fe:	80 83       	st	Z, r24
    1100:	80 e0       	ldi	r24, 0x00	; 0
    1102:	91 e0       	ldi	r25, 0x01	; 1
    1104:	93 83       	std	Z+3, r25	; 0x03
    1106:	82 83       	std	Z+2, r24	; 0x02
    1108:	35 83       	std	Z+5, r19	; 0x05
    110a:	24 83       	std	Z+4, r18	; 0x04
    110c:	0e 94 73 16 	call	0x2ce6	; 0x2ce6 <sprintf>
    1110:	8d b7       	in	r24, 0x3d	; 61
    1112:	9e b7       	in	r25, 0x3e	; 62
    1114:	06 96       	adiw	r24, 0x06	; 6
    1116:	0f b6       	in	r0, 0x3f	; 63
    1118:	f8 94       	cli
    111a:	9e bf       	out	0x3e, r25	; 62
    111c:	0f be       	out	0x3f, r0	; 63
    111e:	8d bf       	out	0x3d, r24	; 61
	UART0_sendString("Duty Cycle is : ");
    1120:	8c e4       	ldi	r24, 0x4C	; 76
    1122:	91 e0       	ldi	r25, 0x01	; 1
    1124:	0e 94 be 14 	call	0x297c	; 0x297c <UART0_sendString>
	UART0_sendString(arr);
    1128:	ce 01       	movw	r24, r28
    112a:	01 96       	adiw	r24, 0x01	; 1
    112c:	0e 94 be 14 	call	0x297c	; 0x297c <UART0_sendString>
	UART0_sendString(" %");
    1130:	81 e2       	ldi	r24, 0x21	; 33
    1132:	91 e0       	ldi	r25, 0x01	; 1
    1134:	0e 94 be 14 	call	0x297c	; 0x297c <UART0_sendString>
	UART0_sendByte('\r');
    1138:	8d e0       	ldi	r24, 0x0D	; 13
    113a:	0e 94 98 14 	call	0x2930	; 0x2930 <UART0_sendByte>
}
    113e:	0f 90       	pop	r0
    1140:	0f 90       	pop	r0
    1142:	0f 90       	pop	r0
    1144:	0f 90       	pop	r0
    1146:	cf 91       	pop	r28
    1148:	df 91       	pop	r29
    114a:	1f 91       	pop	r17
    114c:	0f 91       	pop	r16
    114e:	ff 90       	pop	r15
    1150:	ef 90       	pop	r14
    1152:	df 90       	pop	r13
    1154:	cf 90       	pop	r12
    1156:	bf 90       	pop	r11
    1158:	af 90       	pop	r10
    115a:	08 95       	ret

0000115c <revCounter_TIMER2>:

void revCounter_TIMER2 (void)
{
    115c:	df 93       	push	r29
    115e:	cf 93       	push	r28
    1160:	cd b7       	in	r28, 0x3d	; 61
    1162:	de b7       	in	r29, 0x3e	; 62
	rev++;
    1164:	80 91 96 02 	lds	r24, 0x0296
    1168:	8f 5f       	subi	r24, 0xFF	; 255
    116a:	80 93 96 02 	sts	0x0296, r24
	if (rev == 3)
    116e:	80 91 96 02 	lds	r24, 0x0296
    1172:	83 30       	cpi	r24, 0x03	; 3
    1174:	19 f4       	brne	.+6      	; 0x117c <revCounter_TIMER2+0x20>
		rev = 1;
    1176:	81 e0       	ldi	r24, 0x01	; 1
    1178:	80 93 96 02 	sts	0x0296, r24
}
    117c:	cf 91       	pop	r28
    117e:	df 91       	pop	r29
    1180:	08 95       	ret

00001182 <main>:


int main(void)
{
    1182:	df 93       	push	r29
    1184:	cf 93       	push	r28
    1186:	cd b7       	in	r28, 0x3d	; 61
    1188:	de b7       	in	r29, 0x3e	; 62
    118a:	6d 97       	sbiw	r28, 0x1d	; 29
    118c:	0f b6       	in	r0, 0x3f	; 63
    118e:	f8 94       	cli
    1190:	de bf       	out	0x3e, r29	; 62
    1192:	0f be       	out	0x3f, r0	; 63
    1194:	cd bf       	out	0x3d, r28	; 61
	sei();
    1196:	78 94       	sei


	ICU_ConfigType ICU1_Config = { .clock = ICU_F_CPU_8, .edge = RISING };
    1198:	82 e0       	ldi	r24, 0x02	; 2
    119a:	89 83       	std	Y+1, r24	; 0x01
    119c:	81 e0       	ldi	r24, 0x01	; 1
    119e:	8a 83       	std	Y+2, r24	; 0x02
	ICU1_init(&ICU1_Config);
    11a0:	ce 01       	movw	r24, r28
    11a2:	01 96       	adiw	r24, 0x01	; 1
    11a4:	0e 94 a0 09 	call	0x1340	; 0x1340 <ICU1_init>
	ICU1_clearTimerValue();
    11a8:	0e 94 2c 0a 	call	0x1458	; 0x1458 <ICU1_clearTimerValue>
	ICU1_setCallBack(periodMeasure);
    11ac:	8a e2       	ldi	r24, 0x2A	; 42
    11ae:	97 e0       	ldi	r25, 0x07	; 7
    11b0:	0e 94 f0 09 	call	0x13e0	; 0x13e0 <ICU1_setCallBack>

	ICU_ConfigType ICU3_Config = { .clock = ICU_F_CPU_8, .edge = FALLING };
    11b4:	82 e0       	ldi	r24, 0x02	; 2
    11b6:	8b 83       	std	Y+3, r24	; 0x03
    11b8:	1c 82       	std	Y+4, r1	; 0x04
	ICU3_init(&ICU3_Config);
    11ba:	ce 01       	movw	r24, r28
    11bc:	03 96       	adiw	r24, 0x03	; 3
    11be:	0e 94 56 0a 	call	0x14ac	; 0x14ac <ICU3_init>
	ICU3_clearTimerValue();
    11c2:	0e 94 e2 0a 	call	0x15c4	; 0x15c4 <ICU3_clearTimerValue>
	ICU3_setCallBack(PulseMeasure);
    11c6:	85 ed       	ldi	r24, 0xD5	; 213
    11c8:	96 e0       	ldi	r25, 0x06	; 6
    11ca:	0e 94 a6 0a 	call	0x154c	; 0x154c <ICU3_setCallBack>


	TIMER_ConfigType TIMER2_Config ={.clock=EXTERNAL_RISING_EDGE, .mode=COMP, .OCRValue=60 };
    11ce:	8d e0       	ldi	r24, 0x0D	; 13
    11d0:	fe 01       	movw	r30, r28
    11d2:	35 96       	adiw	r30, 0x05	; 5
    11d4:	df 01       	movw	r26, r30
    11d6:	98 2f       	mov	r25, r24
    11d8:	1d 92       	st	X+, r1
    11da:	9a 95       	dec	r25
    11dc:	e9 f7       	brne	.-6      	; 0x11d8 <main+0x56>
    11de:	87 e0       	ldi	r24, 0x07	; 7
    11e0:	8d 83       	std	Y+5, r24	; 0x05
    11e2:	82 e0       	ldi	r24, 0x02	; 2
    11e4:	8e 83       	std	Y+6, r24	; 0x06
    11e6:	8c e3       	ldi	r24, 0x3C	; 60
    11e8:	90 e0       	ldi	r25, 0x00	; 0
    11ea:	98 87       	std	Y+8, r25	; 0x08
    11ec:	8f 83       	std	Y+7, r24	; 0x07
	TIMER2_init(&TIMER2_Config);
    11ee:	ce 01       	movw	r24, r28
    11f0:	05 96       	adiw	r24, 0x05	; 5
    11f2:	0e 94 2f 0f 	call	0x1e5e	; 0x1e5e <TIMER2_init>
	TIMER2_callBack(revCounter_TIMER2);
    11f6:	8e ea       	ldi	r24, 0xAE	; 174
    11f8:	98 e0       	ldi	r25, 0x08	; 8
    11fa:	0e 94 f5 0f 	call	0x1fea	; 0x1fea <TIMER2_callBack>


	UART_ConfigType UART_Config ={.parity_mode=EVEN_PARITY,.stop_bit=_1_bit,.baud_rate=BR57600,
			.data_size=_8_bit};
    11fe:	de 01       	movw	r26, r28
    1200:	52 96       	adiw	r26, 0x12	; 18
    1202:	ba 8f       	std	Y+26, r27	; 0x1a
    1204:	a9 8f       	std	Y+25, r26	; 0x19
    1206:	ee e8       	ldi	r30, 0x8E	; 142
    1208:	f2 e0       	ldi	r31, 0x02	; 2
    120a:	fc 8f       	std	Y+28, r31	; 0x1c
    120c:	eb 8f       	std	Y+27, r30	; 0x1b
    120e:	f7 e0       	ldi	r31, 0x07	; 7
    1210:	fd 8f       	std	Y+29, r31	; 0x1d
    1212:	ab 8d       	ldd	r26, Y+27	; 0x1b
    1214:	bc 8d       	ldd	r27, Y+28	; 0x1c
    1216:	0c 90       	ld	r0, X
    1218:	eb 8d       	ldd	r30, Y+27	; 0x1b
    121a:	fc 8d       	ldd	r31, Y+28	; 0x1c
    121c:	31 96       	adiw	r30, 0x01	; 1
    121e:	fc 8f       	std	Y+28, r31	; 0x1c
    1220:	eb 8f       	std	Y+27, r30	; 0x1b
    1222:	a9 8d       	ldd	r26, Y+25	; 0x19
    1224:	ba 8d       	ldd	r27, Y+26	; 0x1a
    1226:	0c 92       	st	X, r0
    1228:	e9 8d       	ldd	r30, Y+25	; 0x19
    122a:	fa 8d       	ldd	r31, Y+26	; 0x1a
    122c:	31 96       	adiw	r30, 0x01	; 1
    122e:	fa 8f       	std	Y+26, r31	; 0x1a
    1230:	e9 8f       	std	Y+25, r30	; 0x19
    1232:	fd 8d       	ldd	r31, Y+29	; 0x1d
    1234:	f1 50       	subi	r31, 0x01	; 1
    1236:	fd 8f       	std	Y+29, r31	; 0x1d
    1238:	8d 8d       	ldd	r24, Y+29	; 0x1d
    123a:	88 23       	and	r24, r24
    123c:	51 f7       	brne	.-44     	; 0x1212 <main+0x90>
	UART0_init(&UART_Config);
    123e:	ce 01       	movw	r24, r28
    1240:	42 96       	adiw	r24, 0x12	; 18
    1242:	0e 94 03 14 	call	0x2806	; 0x2806 <UART0_init>
	UART0_sendString(" Graduation Project --> Signal from ECU ");
    1246:	8d e5       	ldi	r24, 0x5D	; 93
    1248:	91 e0       	ldi	r25, 0x01	; 1
    124a:	0e 94 be 14 	call	0x297c	; 0x297c <UART0_sendString>


	INT0_init();
    124e:	0e 94 45 0b 	call	0x168a	; 0x168a <INT0_init>
	INT0_setCallBack(angleDetection_INT0);
    1252:	8f ea       	ldi	r24, 0xAF	; 175
    1254:	97 e0       	ldi	r25, 0x07	; 7
    1256:	0e 94 68 0b 	call	0x16d0	; 0x16d0 <INT0_setCallBack>
    125a:	ff cf       	rjmp	.-2      	; 0x125a <main+0xd8>

0000125c <__vector_11>:
/*******************************************************************************
 *                       Interrupt Service Routines                            *
 *******************************************************************************/

ISR(TIMER1_CAPT_vect)
{
    125c:	1f 92       	push	r1
    125e:	0f 92       	push	r0
    1260:	0f b6       	in	r0, 0x3f	; 63
    1262:	0f 92       	push	r0
    1264:	00 90 5b 00 	lds	r0, 0x005B
    1268:	0f 92       	push	r0
    126a:	11 24       	eor	r1, r1
    126c:	2f 93       	push	r18
    126e:	3f 93       	push	r19
    1270:	4f 93       	push	r20
    1272:	5f 93       	push	r21
    1274:	6f 93       	push	r22
    1276:	7f 93       	push	r23
    1278:	8f 93       	push	r24
    127a:	9f 93       	push	r25
    127c:	af 93       	push	r26
    127e:	bf 93       	push	r27
    1280:	ef 93       	push	r30
    1282:	ff 93       	push	r31
    1284:	df 93       	push	r29
    1286:	cf 93       	push	r28
    1288:	cd b7       	in	r28, 0x3d	; 61
    128a:	de b7       	in	r29, 0x3e	; 62
	if(g_ICU1_callBackPtr != NULL_PTR)
    128c:	80 91 a4 02 	lds	r24, 0x02A4
    1290:	90 91 a5 02 	lds	r25, 0x02A5
    1294:	00 97       	sbiw	r24, 0x00	; 0
    1296:	29 f0       	breq	.+10     	; 0x12a2 <__vector_11+0x46>
	{
		/* Call the Call Back function in the application after the edge is detected */
		(*g_ICU1_callBackPtr)(); /* another method to call the function using pointer to function g_callBackPtr(); */
    1298:	e0 91 a4 02 	lds	r30, 0x02A4
    129c:	f0 91 a5 02 	lds	r31, 0x02A5
    12a0:	09 95       	icall
	}
}
    12a2:	cf 91       	pop	r28
    12a4:	df 91       	pop	r29
    12a6:	ff 91       	pop	r31
    12a8:	ef 91       	pop	r30
    12aa:	bf 91       	pop	r27
    12ac:	af 91       	pop	r26
    12ae:	9f 91       	pop	r25
    12b0:	8f 91       	pop	r24
    12b2:	7f 91       	pop	r23
    12b4:	6f 91       	pop	r22
    12b6:	5f 91       	pop	r21
    12b8:	4f 91       	pop	r20
    12ba:	3f 91       	pop	r19
    12bc:	2f 91       	pop	r18
    12be:	0f 90       	pop	r0
    12c0:	00 92 5b 00 	sts	0x005B, r0
    12c4:	0f 90       	pop	r0
    12c6:	0f be       	out	0x3f, r0	; 63
    12c8:	0f 90       	pop	r0
    12ca:	1f 90       	pop	r1
    12cc:	18 95       	reti

000012ce <__vector_25>:

ISR(TIMER3_CAPT_vect)
{
    12ce:	1f 92       	push	r1
    12d0:	0f 92       	push	r0
    12d2:	0f b6       	in	r0, 0x3f	; 63
    12d4:	0f 92       	push	r0
    12d6:	00 90 5b 00 	lds	r0, 0x005B
    12da:	0f 92       	push	r0
    12dc:	11 24       	eor	r1, r1
    12de:	2f 93       	push	r18
    12e0:	3f 93       	push	r19
    12e2:	4f 93       	push	r20
    12e4:	5f 93       	push	r21
    12e6:	6f 93       	push	r22
    12e8:	7f 93       	push	r23
    12ea:	8f 93       	push	r24
    12ec:	9f 93       	push	r25
    12ee:	af 93       	push	r26
    12f0:	bf 93       	push	r27
    12f2:	ef 93       	push	r30
    12f4:	ff 93       	push	r31
    12f6:	df 93       	push	r29
    12f8:	cf 93       	push	r28
    12fa:	cd b7       	in	r28, 0x3d	; 61
    12fc:	de b7       	in	r29, 0x3e	; 62
	if(g_ICU3_callBackPtr != NULL_PTR)
    12fe:	80 91 a6 02 	lds	r24, 0x02A6
    1302:	90 91 a7 02 	lds	r25, 0x02A7
    1306:	00 97       	sbiw	r24, 0x00	; 0
    1308:	29 f0       	breq	.+10     	; 0x1314 <__vector_25+0x46>
	{
		/* Call the Call Back function in the application after the edge is detected */
		(*g_ICU3_callBackPtr)(); /* another method to call the function using pointer to function g_callBackPtr(); */
    130a:	e0 91 a6 02 	lds	r30, 0x02A6
    130e:	f0 91 a7 02 	lds	r31, 0x02A7
    1312:	09 95       	icall
	}
}
    1314:	cf 91       	pop	r28
    1316:	df 91       	pop	r29
    1318:	ff 91       	pop	r31
    131a:	ef 91       	pop	r30
    131c:	bf 91       	pop	r27
    131e:	af 91       	pop	r26
    1320:	9f 91       	pop	r25
    1322:	8f 91       	pop	r24
    1324:	7f 91       	pop	r23
    1326:	6f 91       	pop	r22
    1328:	5f 91       	pop	r21
    132a:	4f 91       	pop	r20
    132c:	3f 91       	pop	r19
    132e:	2f 91       	pop	r18
    1330:	0f 90       	pop	r0
    1332:	00 92 5b 00 	sts	0x005B, r0
    1336:	0f 90       	pop	r0
    1338:	0f be       	out	0x3f, r0	; 63
    133a:	0f 90       	pop	r0
    133c:	1f 90       	pop	r1
    133e:	18 95       	reti

00001340 <ICU1_init>:
 * 	2. Set the required edge detection.
 * 	3. Enable the Input Capture Interrupt.
 * 	4. Initialize Timer1 Registers
 */
void ICU1_init(const ICU_ConfigType * Config_Ptr)
{
    1340:	df 93       	push	r29
    1342:	cf 93       	push	r28
    1344:	00 d0       	rcall	.+0      	; 0x1346 <ICU1_init+0x6>
    1346:	cd b7       	in	r28, 0x3d	; 61
    1348:	de b7       	in	r29, 0x3e	; 62
    134a:	9a 83       	std	Y+2, r25	; 0x02
    134c:	89 83       	std	Y+1, r24	; 0x01
	/* Configure ICP3/PE3 as i/p pin */
	CLEAR_BIT(DDRE,PE7);
    134e:	a2 e2       	ldi	r26, 0x22	; 34
    1350:	b0 e0       	ldi	r27, 0x00	; 0
    1352:	e2 e2       	ldi	r30, 0x22	; 34
    1354:	f0 e0       	ldi	r31, 0x00	; 0
    1356:	80 81       	ld	r24, Z
    1358:	8f 77       	andi	r24, 0x7F	; 127
    135a:	8c 93       	st	X, r24
	SET_BIT(PORTE,PE7);
    135c:	a3 e2       	ldi	r26, 0x23	; 35
    135e:	b0 e0       	ldi	r27, 0x00	; 0
    1360:	e3 e2       	ldi	r30, 0x23	; 35
    1362:	f0 e0       	ldi	r31, 0x00	; 0
    1364:	80 81       	ld	r24, Z
    1366:	80 68       	ori	r24, 0x80	; 128
    1368:	8c 93       	st	X, r24

	/* Timer1 always operates in Normal Mode */
	TCCR1C = (1<<FOC1A) | (1<<FOC1B) | (1<<FOC1C);
    136a:	ea e7       	ldi	r30, 0x7A	; 122
    136c:	f0 e0       	ldi	r31, 0x00	; 0
    136e:	80 ee       	ldi	r24, 0xE0	; 224
    1370:	80 83       	st	Z, r24

	/*
	 * insert the required clock value in the first three bits (CS30, CS31 and CS32)
	 * of TCCR1B Register
	 */
	TCCR1B = (TCCR1B & 0xF8) | (Config_Ptr->clock);
    1372:	ae e4       	ldi	r26, 0x4E	; 78
    1374:	b0 e0       	ldi	r27, 0x00	; 0
    1376:	ee e4       	ldi	r30, 0x4E	; 78
    1378:	f0 e0       	ldi	r31, 0x00	; 0
    137a:	80 81       	ld	r24, Z
    137c:	98 2f       	mov	r25, r24
    137e:	98 7f       	andi	r25, 0xF8	; 248
    1380:	e9 81       	ldd	r30, Y+1	; 0x01
    1382:	fa 81       	ldd	r31, Y+2	; 0x02
    1384:	80 81       	ld	r24, Z
    1386:	89 2b       	or	r24, r25
    1388:	8c 93       	st	X, r24
	/*
     * insert the required edge type in ICES3 bit in TCCR3B Register
	 */
	TCCR1B = (TCCR1B & 0xBF) | ((Config_Ptr->edge)<<6);
    138a:	ae e4       	ldi	r26, 0x4E	; 78
    138c:	b0 e0       	ldi	r27, 0x00	; 0
    138e:	ee e4       	ldi	r30, 0x4E	; 78
    1390:	f0 e0       	ldi	r31, 0x00	; 0
    1392:	80 81       	ld	r24, Z
    1394:	28 2f       	mov	r18, r24
    1396:	2f 7b       	andi	r18, 0xBF	; 191
    1398:	e9 81       	ldd	r30, Y+1	; 0x01
    139a:	fa 81       	ldd	r31, Y+2	; 0x02
    139c:	81 81       	ldd	r24, Z+1	; 0x01
    139e:	88 2f       	mov	r24, r24
    13a0:	90 e0       	ldi	r25, 0x00	; 0
    13a2:	00 24       	eor	r0, r0
    13a4:	96 95       	lsr	r25
    13a6:	87 95       	ror	r24
    13a8:	07 94       	ror	r0
    13aa:	96 95       	lsr	r25
    13ac:	87 95       	ror	r24
    13ae:	07 94       	ror	r0
    13b0:	98 2f       	mov	r25, r24
    13b2:	80 2d       	mov	r24, r0
    13b4:	82 2b       	or	r24, r18
    13b6:	8c 93       	st	X, r24

	/* Initial Value for Timer1 */
	TCNT1 = 0;
    13b8:	ec e4       	ldi	r30, 0x4C	; 76
    13ba:	f0 e0       	ldi	r31, 0x00	; 0
    13bc:	11 82       	std	Z+1, r1	; 0x01
    13be:	10 82       	st	Z, r1

	/* Initial Value for the input capture register */
	ICR1 = 0;
    13c0:	e6 e4       	ldi	r30, 0x46	; 70
    13c2:	f0 e0       	ldi	r31, 0x00	; 0
    13c4:	11 82       	std	Z+1, r1	; 0x01
    13c6:	10 82       	st	Z, r1

	/* Enable the Input Capture interrupt to generate an interrupt when edge is detected on ICP1/PD6 pin */
	ETIMSK |= (1<<TICIE1);
    13c8:	ad e7       	ldi	r26, 0x7D	; 125
    13ca:	b0 e0       	ldi	r27, 0x00	; 0
    13cc:	ed e7       	ldi	r30, 0x7D	; 125
    13ce:	f0 e0       	ldi	r31, 0x00	; 0
    13d0:	80 81       	ld	r24, Z
    13d2:	80 62       	ori	r24, 0x20	; 32
    13d4:	8c 93       	st	X, r24
}
    13d6:	0f 90       	pop	r0
    13d8:	0f 90       	pop	r0
    13da:	cf 91       	pop	r28
    13dc:	df 91       	pop	r29
    13de:	08 95       	ret

000013e0 <ICU1_setCallBack>:

/*
 * Description: Function to set the Call Back function address.
 */
void ICU1_setCallBack(void(*a_ptr)(void))
{
    13e0:	df 93       	push	r29
    13e2:	cf 93       	push	r28
    13e4:	00 d0       	rcall	.+0      	; 0x13e6 <ICU1_setCallBack+0x6>
    13e6:	cd b7       	in	r28, 0x3d	; 61
    13e8:	de b7       	in	r29, 0x3e	; 62
    13ea:	9a 83       	std	Y+2, r25	; 0x02
    13ec:	89 83       	std	Y+1, r24	; 0x01
	/* Save the address of the Call back function in a global variable */
	g_ICU1_callBackPtr = a_ptr;
    13ee:	89 81       	ldd	r24, Y+1	; 0x01
    13f0:	9a 81       	ldd	r25, Y+2	; 0x02
    13f2:	90 93 a5 02 	sts	0x02A5, r25
    13f6:	80 93 a4 02 	sts	0x02A4, r24
}
    13fa:	0f 90       	pop	r0
    13fc:	0f 90       	pop	r0
    13fe:	cf 91       	pop	r28
    1400:	df 91       	pop	r29
    1402:	08 95       	ret

00001404 <ICU1_setEdgeDetectionType>:

/*
 * Description: Function to set the required edge detection.
 */
void ICU1_setEdgeDetectionType(const Icu_EdgeType a_edgeType)
{
    1404:	df 93       	push	r29
    1406:	cf 93       	push	r28
    1408:	0f 92       	push	r0
    140a:	cd b7       	in	r28, 0x3d	; 61
    140c:	de b7       	in	r29, 0x3e	; 62
    140e:	89 83       	std	Y+1, r24	; 0x01
	/*
	 * insert the required edge type in ICES1 bit in TCCR1B Register
	 */
	TCCR1B = (TCCR1B & 0xBF) | (a_edgeType<<6);
    1410:	ae e4       	ldi	r26, 0x4E	; 78
    1412:	b0 e0       	ldi	r27, 0x00	; 0
    1414:	ee e4       	ldi	r30, 0x4E	; 78
    1416:	f0 e0       	ldi	r31, 0x00	; 0
    1418:	80 81       	ld	r24, Z
    141a:	28 2f       	mov	r18, r24
    141c:	2f 7b       	andi	r18, 0xBF	; 191
    141e:	89 81       	ldd	r24, Y+1	; 0x01
    1420:	88 2f       	mov	r24, r24
    1422:	90 e0       	ldi	r25, 0x00	; 0
    1424:	00 24       	eor	r0, r0
    1426:	96 95       	lsr	r25
    1428:	87 95       	ror	r24
    142a:	07 94       	ror	r0
    142c:	96 95       	lsr	r25
    142e:	87 95       	ror	r24
    1430:	07 94       	ror	r0
    1432:	98 2f       	mov	r25, r24
    1434:	80 2d       	mov	r24, r0
    1436:	82 2b       	or	r24, r18
    1438:	8c 93       	st	X, r24
}
    143a:	0f 90       	pop	r0
    143c:	cf 91       	pop	r28
    143e:	df 91       	pop	r29
    1440:	08 95       	ret

00001442 <ICU1_getInputCaptureValue>:
/*
 * Description: Function to get the Timer1 Value when the input is captured
 *              The value stored at Input Capture Register ICR1
 */
uint16 ICU1_getInputCaptureValue(void)
{
    1442:	df 93       	push	r29
    1444:	cf 93       	push	r28
    1446:	cd b7       	in	r28, 0x3d	; 61
    1448:	de b7       	in	r29, 0x3e	; 62
	return ICR1;
    144a:	e6 e4       	ldi	r30, 0x46	; 70
    144c:	f0 e0       	ldi	r31, 0x00	; 0
    144e:	80 81       	ld	r24, Z
    1450:	91 81       	ldd	r25, Z+1	; 0x01
}
    1452:	cf 91       	pop	r28
    1454:	df 91       	pop	r29
    1456:	08 95       	ret

00001458 <ICU1_clearTimerValue>:

/*
 * Description: Function to clear the Timer1 Value to start count from ZERO
 */
void ICU1_clearTimerValue(void)
{
    1458:	df 93       	push	r29
    145a:	cf 93       	push	r28
    145c:	cd b7       	in	r28, 0x3d	; 61
    145e:	de b7       	in	r29, 0x3e	; 62
	TCNT1 = 0;
    1460:	ec e4       	ldi	r30, 0x4C	; 76
    1462:	f0 e0       	ldi	r31, 0x00	; 0
    1464:	11 82       	std	Z+1, r1	; 0x01
    1466:	10 82       	st	Z, r1
}
    1468:	cf 91       	pop	r28
    146a:	df 91       	pop	r29
    146c:	08 95       	ret

0000146e <ICU1_DeInit>:

/*
 * Description: Function to disable the Timer1 to stop the ICU Driver
 */
void ICU1_DeInit(void)
{
    146e:	df 93       	push	r29
    1470:	cf 93       	push	r28
    1472:	cd b7       	in	r28, 0x3d	; 61
    1474:	de b7       	in	r29, 0x3e	; 62
	/* Clear All Timer1 Registers */
	TCCR1A = 0;
    1476:	ef e4       	ldi	r30, 0x4F	; 79
    1478:	f0 e0       	ldi	r31, 0x00	; 0
    147a:	10 82       	st	Z, r1
	TCCR1B = 0;
    147c:	ee e4       	ldi	r30, 0x4E	; 78
    147e:	f0 e0       	ldi	r31, 0x00	; 0
    1480:	10 82       	st	Z, r1
	TCCR1C = 0;
    1482:	ea e7       	ldi	r30, 0x7A	; 122
    1484:	f0 e0       	ldi	r31, 0x00	; 0
    1486:	10 82       	st	Z, r1
	TCNT1 = 0;
    1488:	ec e4       	ldi	r30, 0x4C	; 76
    148a:	f0 e0       	ldi	r31, 0x00	; 0
    148c:	11 82       	std	Z+1, r1	; 0x01
    148e:	10 82       	st	Z, r1
	ICR1 = 0;
    1490:	e6 e4       	ldi	r30, 0x46	; 70
    1492:	f0 e0       	ldi	r31, 0x00	; 0
    1494:	11 82       	std	Z+1, r1	; 0x01
    1496:	10 82       	st	Z, r1

	/* Disable the Input Capture interrupt */
	ETIMSK &= ~(1<<TICIE1);
    1498:	ad e7       	ldi	r26, 0x7D	; 125
    149a:	b0 e0       	ldi	r27, 0x00	; 0
    149c:	ed e7       	ldi	r30, 0x7D	; 125
    149e:	f0 e0       	ldi	r31, 0x00	; 0
    14a0:	80 81       	ld	r24, Z
    14a2:	8f 7d       	andi	r24, 0xDF	; 223
    14a4:	8c 93       	st	X, r24
}
    14a6:	cf 91       	pop	r28
    14a8:	df 91       	pop	r29
    14aa:	08 95       	ret

000014ac <ICU3_init>:
* 	2. Set the required edge detection.
* 	3. Enable the Input Capture Interrupt.
* 	4. Initialize Timer1 Registers
*/
void ICU3_init(const ICU_ConfigType * Config_Ptr)
{
    14ac:	df 93       	push	r29
    14ae:	cf 93       	push	r28
    14b0:	00 d0       	rcall	.+0      	; 0x14b2 <ICU3_init+0x6>
    14b2:	cd b7       	in	r28, 0x3d	; 61
    14b4:	de b7       	in	r29, 0x3e	; 62
    14b6:	9a 83       	std	Y+2, r25	; 0x02
    14b8:	89 83       	std	Y+1, r24	; 0x01
	/* Configure ICP3/PE3 as i/p pin */
	CLEAR_BIT(DDRE,PE7);
    14ba:	a2 e2       	ldi	r26, 0x22	; 34
    14bc:	b0 e0       	ldi	r27, 0x00	; 0
    14be:	e2 e2       	ldi	r30, 0x22	; 34
    14c0:	f0 e0       	ldi	r31, 0x00	; 0
    14c2:	80 81       	ld	r24, Z
    14c4:	8f 77       	andi	r24, 0x7F	; 127
    14c6:	8c 93       	st	X, r24
	SET_BIT(PORTE,PE7);
    14c8:	a3 e2       	ldi	r26, 0x23	; 35
    14ca:	b0 e0       	ldi	r27, 0x00	; 0
    14cc:	e3 e2       	ldi	r30, 0x23	; 35
    14ce:	f0 e0       	ldi	r31, 0x00	; 0
    14d0:	80 81       	ld	r24, Z
    14d2:	80 68       	ori	r24, 0x80	; 128
    14d4:	8c 93       	st	X, r24

	/* Timer1 always operates in Normal Mode */
	TCCR3C = (1<<FOC3A) | (1<<FOC3B) | (1<<FOC3C);
    14d6:	ec e8       	ldi	r30, 0x8C	; 140
    14d8:	f0 e0       	ldi	r31, 0x00	; 0
    14da:	80 ee       	ldi	r24, 0xE0	; 224
    14dc:	80 83       	st	Z, r24

	/*
	 * insert the required clock value in the first three bits (CS30, CS31 and CS32)
	 * of TCCR1B Register
	 */
	TCCR3B = (TCCR3B & 0xF8) | (Config_Ptr->clock);
    14de:	aa e8       	ldi	r26, 0x8A	; 138
    14e0:	b0 e0       	ldi	r27, 0x00	; 0
    14e2:	ea e8       	ldi	r30, 0x8A	; 138
    14e4:	f0 e0       	ldi	r31, 0x00	; 0
    14e6:	80 81       	ld	r24, Z
    14e8:	98 2f       	mov	r25, r24
    14ea:	98 7f       	andi	r25, 0xF8	; 248
    14ec:	e9 81       	ldd	r30, Y+1	; 0x01
    14ee:	fa 81       	ldd	r31, Y+2	; 0x02
    14f0:	80 81       	ld	r24, Z
    14f2:	89 2b       	or	r24, r25
    14f4:	8c 93       	st	X, r24
	/*
    * insert the required edge type in ICES3 bit in TCCR3B Register
	 */
	TCCR3B = (TCCR3B & 0xBF) | ((Config_Ptr->edge)<<6);
    14f6:	aa e8       	ldi	r26, 0x8A	; 138
    14f8:	b0 e0       	ldi	r27, 0x00	; 0
    14fa:	ea e8       	ldi	r30, 0x8A	; 138
    14fc:	f0 e0       	ldi	r31, 0x00	; 0
    14fe:	80 81       	ld	r24, Z
    1500:	28 2f       	mov	r18, r24
    1502:	2f 7b       	andi	r18, 0xBF	; 191
    1504:	e9 81       	ldd	r30, Y+1	; 0x01
    1506:	fa 81       	ldd	r31, Y+2	; 0x02
    1508:	81 81       	ldd	r24, Z+1	; 0x01
    150a:	88 2f       	mov	r24, r24
    150c:	90 e0       	ldi	r25, 0x00	; 0
    150e:	00 24       	eor	r0, r0
    1510:	96 95       	lsr	r25
    1512:	87 95       	ror	r24
    1514:	07 94       	ror	r0
    1516:	96 95       	lsr	r25
    1518:	87 95       	ror	r24
    151a:	07 94       	ror	r0
    151c:	98 2f       	mov	r25, r24
    151e:	80 2d       	mov	r24, r0
    1520:	82 2b       	or	r24, r18
    1522:	8c 93       	st	X, r24

	/* Initial Value for Timer1 */
	TCNT3 = 0;
    1524:	e8 e8       	ldi	r30, 0x88	; 136
    1526:	f0 e0       	ldi	r31, 0x00	; 0
    1528:	11 82       	std	Z+1, r1	; 0x01
    152a:	10 82       	st	Z, r1

	/* Initial Value for the input capture register */
	ICR3 = 0;
    152c:	e0 e8       	ldi	r30, 0x80	; 128
    152e:	f0 e0       	ldi	r31, 0x00	; 0
    1530:	11 82       	std	Z+1, r1	; 0x01
    1532:	10 82       	st	Z, r1

	/* Enable the Input Capture interrupt to generate an interrupt when edge is detected on ICP1/PD6 pin */
	ETIMSK |= (1<<TICIE3);
    1534:	ad e7       	ldi	r26, 0x7D	; 125
    1536:	b0 e0       	ldi	r27, 0x00	; 0
    1538:	ed e7       	ldi	r30, 0x7D	; 125
    153a:	f0 e0       	ldi	r31, 0x00	; 0
    153c:	80 81       	ld	r24, Z
    153e:	80 62       	ori	r24, 0x20	; 32
    1540:	8c 93       	st	X, r24
}
    1542:	0f 90       	pop	r0
    1544:	0f 90       	pop	r0
    1546:	cf 91       	pop	r28
    1548:	df 91       	pop	r29
    154a:	08 95       	ret

0000154c <ICU3_setCallBack>:

/*
* Description: Function to set the Call Back function address.
*/
void ICU3_setCallBack(void(*a_ptr)(void))
{
    154c:	df 93       	push	r29
    154e:	cf 93       	push	r28
    1550:	00 d0       	rcall	.+0      	; 0x1552 <ICU3_setCallBack+0x6>
    1552:	cd b7       	in	r28, 0x3d	; 61
    1554:	de b7       	in	r29, 0x3e	; 62
    1556:	9a 83       	std	Y+2, r25	; 0x02
    1558:	89 83       	std	Y+1, r24	; 0x01
	/* Save the address of the Call back function in a global variable */
	g_ICU3_callBackPtr = a_ptr;
    155a:	89 81       	ldd	r24, Y+1	; 0x01
    155c:	9a 81       	ldd	r25, Y+2	; 0x02
    155e:	90 93 a7 02 	sts	0x02A7, r25
    1562:	80 93 a6 02 	sts	0x02A6, r24
}
    1566:	0f 90       	pop	r0
    1568:	0f 90       	pop	r0
    156a:	cf 91       	pop	r28
    156c:	df 91       	pop	r29
    156e:	08 95       	ret

00001570 <ICU3_setEdgeDetectionType>:

/*
* Description: Function to set the required edge detection.
*/
void ICU3_setEdgeDetectionType(const Icu_EdgeType a_edgeType)
{
    1570:	df 93       	push	r29
    1572:	cf 93       	push	r28
    1574:	0f 92       	push	r0
    1576:	cd b7       	in	r28, 0x3d	; 61
    1578:	de b7       	in	r29, 0x3e	; 62
    157a:	89 83       	std	Y+1, r24	; 0x01
	/*
	 * insert the required edge type in ICES1 bit in TCCR1B Register
	 */
	TCCR3B = (TCCR3B & 0xBF) | (a_edgeType<<6);
    157c:	aa e8       	ldi	r26, 0x8A	; 138
    157e:	b0 e0       	ldi	r27, 0x00	; 0
    1580:	ea e8       	ldi	r30, 0x8A	; 138
    1582:	f0 e0       	ldi	r31, 0x00	; 0
    1584:	80 81       	ld	r24, Z
    1586:	28 2f       	mov	r18, r24
    1588:	2f 7b       	andi	r18, 0xBF	; 191
    158a:	89 81       	ldd	r24, Y+1	; 0x01
    158c:	88 2f       	mov	r24, r24
    158e:	90 e0       	ldi	r25, 0x00	; 0
    1590:	00 24       	eor	r0, r0
    1592:	96 95       	lsr	r25
    1594:	87 95       	ror	r24
    1596:	07 94       	ror	r0
    1598:	96 95       	lsr	r25
    159a:	87 95       	ror	r24
    159c:	07 94       	ror	r0
    159e:	98 2f       	mov	r25, r24
    15a0:	80 2d       	mov	r24, r0
    15a2:	82 2b       	or	r24, r18
    15a4:	8c 93       	st	X, r24
}
    15a6:	0f 90       	pop	r0
    15a8:	cf 91       	pop	r28
    15aa:	df 91       	pop	r29
    15ac:	08 95       	ret

000015ae <ICU3_getInputCaptureValue>:
/*
* Description: Function to get the Timer1 Value when the input is captured
*              The value stored at Input Capture Register ICR1
*/
uint16 ICU3_getInputCaptureValue(void)
{
    15ae:	df 93       	push	r29
    15b0:	cf 93       	push	r28
    15b2:	cd b7       	in	r28, 0x3d	; 61
    15b4:	de b7       	in	r29, 0x3e	; 62
	return ICR3;
    15b6:	e0 e8       	ldi	r30, 0x80	; 128
    15b8:	f0 e0       	ldi	r31, 0x00	; 0
    15ba:	80 81       	ld	r24, Z
    15bc:	91 81       	ldd	r25, Z+1	; 0x01
}
    15be:	cf 91       	pop	r28
    15c0:	df 91       	pop	r29
    15c2:	08 95       	ret

000015c4 <ICU3_clearTimerValue>:

/*
* Description: Function to clear the Timer1 Value to start count from ZERO
*/
void ICU3_clearTimerValue(void)
{
    15c4:	df 93       	push	r29
    15c6:	cf 93       	push	r28
    15c8:	cd b7       	in	r28, 0x3d	; 61
    15ca:	de b7       	in	r29, 0x3e	; 62
	TCNT3 = 0;
    15cc:	e8 e8       	ldi	r30, 0x88	; 136
    15ce:	f0 e0       	ldi	r31, 0x00	; 0
    15d0:	11 82       	std	Z+1, r1	; 0x01
    15d2:	10 82       	st	Z, r1
}
    15d4:	cf 91       	pop	r28
    15d6:	df 91       	pop	r29
    15d8:	08 95       	ret

000015da <ICU3_DeInit>:

/*
* Description: Function to disable the Timer1 to stop the ICU Driver
*/
void ICU3_DeInit(void)
{
    15da:	df 93       	push	r29
    15dc:	cf 93       	push	r28
    15de:	cd b7       	in	r28, 0x3d	; 61
    15e0:	de b7       	in	r29, 0x3e	; 62
	/* Clear All Timer1 Registers */
	TCCR3A = 0;
    15e2:	eb e8       	ldi	r30, 0x8B	; 139
    15e4:	f0 e0       	ldi	r31, 0x00	; 0
    15e6:	10 82       	st	Z, r1
	TCCR3B = 0;
    15e8:	ea e8       	ldi	r30, 0x8A	; 138
    15ea:	f0 e0       	ldi	r31, 0x00	; 0
    15ec:	10 82       	st	Z, r1
	TCCR3C = 0;
    15ee:	ec e8       	ldi	r30, 0x8C	; 140
    15f0:	f0 e0       	ldi	r31, 0x00	; 0
    15f2:	10 82       	st	Z, r1
	TCNT3 = 0;
    15f4:	e8 e8       	ldi	r30, 0x88	; 136
    15f6:	f0 e0       	ldi	r31, 0x00	; 0
    15f8:	11 82       	std	Z+1, r1	; 0x01
    15fa:	10 82       	st	Z, r1
	ICR3 = 0;
    15fc:	e0 e8       	ldi	r30, 0x80	; 128
    15fe:	f0 e0       	ldi	r31, 0x00	; 0
    1600:	11 82       	std	Z+1, r1	; 0x01
    1602:	10 82       	st	Z, r1

	/* Disable the Input Capture interrupt */
	ETIMSK &= ~(1<<TICIE3);
    1604:	ad e7       	ldi	r26, 0x7D	; 125
    1606:	b0 e0       	ldi	r27, 0x00	; 0
    1608:	ed e7       	ldi	r30, 0x7D	; 125
    160a:	f0 e0       	ldi	r31, 0x00	; 0
    160c:	80 81       	ld	r24, Z
    160e:	8f 7d       	andi	r24, 0xDF	; 223
    1610:	8c 93       	st	X, r24
}
    1612:	cf 91       	pop	r28
    1614:	df 91       	pop	r29
    1616:	08 95       	ret

00001618 <__vector_1>:
#include "INT.h"

static void (*g_INT_callBackPtr)(void) = NULL_PTR;

ISR(INT0_vect)
{
    1618:	1f 92       	push	r1
    161a:	0f 92       	push	r0
    161c:	0f b6       	in	r0, 0x3f	; 63
    161e:	0f 92       	push	r0
    1620:	00 90 5b 00 	lds	r0, 0x005B
    1624:	0f 92       	push	r0
    1626:	11 24       	eor	r1, r1
    1628:	2f 93       	push	r18
    162a:	3f 93       	push	r19
    162c:	4f 93       	push	r20
    162e:	5f 93       	push	r21
    1630:	6f 93       	push	r22
    1632:	7f 93       	push	r23
    1634:	8f 93       	push	r24
    1636:	9f 93       	push	r25
    1638:	af 93       	push	r26
    163a:	bf 93       	push	r27
    163c:	ef 93       	push	r30
    163e:	ff 93       	push	r31
    1640:	df 93       	push	r29
    1642:	cf 93       	push	r28
    1644:	cd b7       	in	r28, 0x3d	; 61
    1646:	de b7       	in	r29, 0x3e	; 62
	if(g_INT_callBackPtr != NULL_PTR)
    1648:	80 91 a8 02 	lds	r24, 0x02A8
    164c:	90 91 a9 02 	lds	r25, 0x02A9
    1650:	00 97       	sbiw	r24, 0x00	; 0
    1652:	29 f0       	breq	.+10     	; 0x165e <__vector_1+0x46>
		{
			/* Call The Call Back function in the application after the timer value = OCR0 Value*/
			(*g_INT_callBackPtr)() ;
    1654:	e0 91 a8 02 	lds	r30, 0x02A8
    1658:	f0 91 a9 02 	lds	r31, 0x02A9
    165c:	09 95       	icall
		}
}
    165e:	cf 91       	pop	r28
    1660:	df 91       	pop	r29
    1662:	ff 91       	pop	r31
    1664:	ef 91       	pop	r30
    1666:	bf 91       	pop	r27
    1668:	af 91       	pop	r26
    166a:	9f 91       	pop	r25
    166c:	8f 91       	pop	r24
    166e:	7f 91       	pop	r23
    1670:	6f 91       	pop	r22
    1672:	5f 91       	pop	r21
    1674:	4f 91       	pop	r20
    1676:	3f 91       	pop	r19
    1678:	2f 91       	pop	r18
    167a:	0f 90       	pop	r0
    167c:	00 92 5b 00 	sts	0x005B, r0
    1680:	0f 90       	pop	r0
    1682:	0f be       	out	0x3f, r0	; 63
    1684:	0f 90       	pop	r0
    1686:	1f 90       	pop	r1
    1688:	18 95       	reti

0000168a <INT0_init>:

void INT0_init(void)
{
    168a:	df 93       	push	r29
    168c:	cf 93       	push	r28
    168e:	cd b7       	in	r28, 0x3d	; 61
    1690:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(EICRA,ISC00);
    1692:	aa e6       	ldi	r26, 0x6A	; 106
    1694:	b0 e0       	ldi	r27, 0x00	; 0
    1696:	ea e6       	ldi	r30, 0x6A	; 106
    1698:	f0 e0       	ldi	r31, 0x00	; 0
    169a:	80 81       	ld	r24, Z
    169c:	81 60       	ori	r24, 0x01	; 1
    169e:	8c 93       	st	X, r24
	SET_BIT(EICRA,ISC01);
    16a0:	aa e6       	ldi	r26, 0x6A	; 106
    16a2:	b0 e0       	ldi	r27, 0x00	; 0
    16a4:	ea e6       	ldi	r30, 0x6A	; 106
    16a6:	f0 e0       	ldi	r31, 0x00	; 0
    16a8:	80 81       	ld	r24, Z
    16aa:	82 60       	ori	r24, 0x02	; 2
    16ac:	8c 93       	st	X, r24
	SET_BIT(EIMSK,INT0);
    16ae:	a9 e5       	ldi	r26, 0x59	; 89
    16b0:	b0 e0       	ldi	r27, 0x00	; 0
    16b2:	e9 e5       	ldi	r30, 0x59	; 89
    16b4:	f0 e0       	ldi	r31, 0x00	; 0
    16b6:	80 81       	ld	r24, Z
    16b8:	81 60       	ori	r24, 0x01	; 1
    16ba:	8c 93       	st	X, r24
	SET_BIT(PORTD,PD0);
    16bc:	a2 e3       	ldi	r26, 0x32	; 50
    16be:	b0 e0       	ldi	r27, 0x00	; 0
    16c0:	e2 e3       	ldi	r30, 0x32	; 50
    16c2:	f0 e0       	ldi	r31, 0x00	; 0
    16c4:	80 81       	ld	r24, Z
    16c6:	81 60       	ori	r24, 0x01	; 1
    16c8:	8c 93       	st	X, r24

}
    16ca:	cf 91       	pop	r28
    16cc:	df 91       	pop	r29
    16ce:	08 95       	ret

000016d0 <INT0_setCallBack>:



void INT0_setCallBack(void (*ptr)(void))
{
    16d0:	df 93       	push	r29
    16d2:	cf 93       	push	r28
    16d4:	00 d0       	rcall	.+0      	; 0x16d6 <INT0_setCallBack+0x6>
    16d6:	cd b7       	in	r28, 0x3d	; 61
    16d8:	de b7       	in	r29, 0x3e	; 62
    16da:	9a 83       	std	Y+2, r25	; 0x02
    16dc:	89 83       	std	Y+1, r24	; 0x01
	g_INT_callBackPtr= ptr;
    16de:	89 81       	ldd	r24, Y+1	; 0x01
    16e0:	9a 81       	ldd	r25, Y+2	; 0x02
    16e2:	90 93 a9 02 	sts	0x02A9, r25
    16e6:	80 93 a8 02 	sts	0x02A8, r24
}
    16ea:	0f 90       	pop	r0
    16ec:	0f 90       	pop	r0
    16ee:	cf 91       	pop	r28
    16f0:	df 91       	pop	r29
    16f2:	08 95       	ret

000016f4 <__vector_15>:

/*
 *  Description : Interrupt Service Routine for TIMER0 CTC Mode
 */
ISR(TIMER0_COMP_vect)
{
    16f4:	1f 92       	push	r1
    16f6:	0f 92       	push	r0
    16f8:	0f b6       	in	r0, 0x3f	; 63
    16fa:	0f 92       	push	r0
    16fc:	00 90 5b 00 	lds	r0, 0x005B
    1700:	0f 92       	push	r0
    1702:	11 24       	eor	r1, r1
    1704:	2f 93       	push	r18
    1706:	3f 93       	push	r19
    1708:	4f 93       	push	r20
    170a:	5f 93       	push	r21
    170c:	6f 93       	push	r22
    170e:	7f 93       	push	r23
    1710:	8f 93       	push	r24
    1712:	9f 93       	push	r25
    1714:	af 93       	push	r26
    1716:	bf 93       	push	r27
    1718:	ef 93       	push	r30
    171a:	ff 93       	push	r31
    171c:	df 93       	push	r29
    171e:	cf 93       	push	r28
    1720:	cd b7       	in	r28, 0x3d	; 61
    1722:	de b7       	in	r29, 0x3e	; 62
	if(g_TIMER0_callBackPtr != NULL_PTR)
    1724:	80 91 aa 02 	lds	r24, 0x02AA
    1728:	90 91 ab 02 	lds	r25, 0x02AB
    172c:	00 97       	sbiw	r24, 0x00	; 0
    172e:	29 f0       	breq	.+10     	; 0x173a <__vector_15+0x46>
	{
		/* Call The Call Back function in the application after the timer value = OCR0 Value*/
		(*g_TIMER0_callBackPtr)() ;
    1730:	e0 91 aa 02 	lds	r30, 0x02AA
    1734:	f0 91 ab 02 	lds	r31, 0x02AB
    1738:	09 95       	icall
	}
}
    173a:	cf 91       	pop	r28
    173c:	df 91       	pop	r29
    173e:	ff 91       	pop	r31
    1740:	ef 91       	pop	r30
    1742:	bf 91       	pop	r27
    1744:	af 91       	pop	r26
    1746:	9f 91       	pop	r25
    1748:	8f 91       	pop	r24
    174a:	7f 91       	pop	r23
    174c:	6f 91       	pop	r22
    174e:	5f 91       	pop	r21
    1750:	4f 91       	pop	r20
    1752:	3f 91       	pop	r19
    1754:	2f 91       	pop	r18
    1756:	0f 90       	pop	r0
    1758:	00 92 5b 00 	sts	0x005B, r0
    175c:	0f 90       	pop	r0
    175e:	0f be       	out	0x3f, r0	; 63
    1760:	0f 90       	pop	r0
    1762:	1f 90       	pop	r1
    1764:	18 95       	reti

00001766 <__vector_16>:

/*
 *  Description : Interrupt Service Routine for TIMER0 OverFlow(Normal) Mode
 */
ISR(TIMER0_OVF_vect)
{
    1766:	1f 92       	push	r1
    1768:	0f 92       	push	r0
    176a:	0f b6       	in	r0, 0x3f	; 63
    176c:	0f 92       	push	r0
    176e:	00 90 5b 00 	lds	r0, 0x005B
    1772:	0f 92       	push	r0
    1774:	11 24       	eor	r1, r1
    1776:	2f 93       	push	r18
    1778:	3f 93       	push	r19
    177a:	4f 93       	push	r20
    177c:	5f 93       	push	r21
    177e:	6f 93       	push	r22
    1780:	7f 93       	push	r23
    1782:	8f 93       	push	r24
    1784:	9f 93       	push	r25
    1786:	af 93       	push	r26
    1788:	bf 93       	push	r27
    178a:	ef 93       	push	r30
    178c:	ff 93       	push	r31
    178e:	df 93       	push	r29
    1790:	cf 93       	push	r28
    1792:	cd b7       	in	r28, 0x3d	; 61
    1794:	de b7       	in	r29, 0x3e	; 62
	if(g_TIMER0_callBackPtr != NULL_PTR)
    1796:	80 91 aa 02 	lds	r24, 0x02AA
    179a:	90 91 ab 02 	lds	r25, 0x02AB
    179e:	00 97       	sbiw	r24, 0x00	; 0
    17a0:	29 f0       	breq	.+10     	; 0x17ac <__vector_16+0x46>
	{
		/* Call The Call Back function in the application after the timer value = 1023 */
		(*g_TIMER0_callBackPtr)() ;
    17a2:	e0 91 aa 02 	lds	r30, 0x02AA
    17a6:	f0 91 ab 02 	lds	r31, 0x02AB
    17aa:	09 95       	icall
	}
}
    17ac:	cf 91       	pop	r28
    17ae:	df 91       	pop	r29
    17b0:	ff 91       	pop	r31
    17b2:	ef 91       	pop	r30
    17b4:	bf 91       	pop	r27
    17b6:	af 91       	pop	r26
    17b8:	9f 91       	pop	r25
    17ba:	8f 91       	pop	r24
    17bc:	7f 91       	pop	r23
    17be:	6f 91       	pop	r22
    17c0:	5f 91       	pop	r21
    17c2:	4f 91       	pop	r20
    17c4:	3f 91       	pop	r19
    17c6:	2f 91       	pop	r18
    17c8:	0f 90       	pop	r0
    17ca:	00 92 5b 00 	sts	0x005B, r0
    17ce:	0f 90       	pop	r0
    17d0:	0f be       	out	0x3f, r0	; 63
    17d2:	0f 90       	pop	r0
    17d4:	1f 90       	pop	r1
    17d6:	18 95       	reti

000017d8 <__vector_9>:

/*
 *  Description : Interrupt Service Routine for TIMER2 CTC Mode
 */
ISR(TIMER2_COMP_vect)
{
    17d8:	1f 92       	push	r1
    17da:	0f 92       	push	r0
    17dc:	0f b6       	in	r0, 0x3f	; 63
    17de:	0f 92       	push	r0
    17e0:	00 90 5b 00 	lds	r0, 0x005B
    17e4:	0f 92       	push	r0
    17e6:	11 24       	eor	r1, r1
    17e8:	2f 93       	push	r18
    17ea:	3f 93       	push	r19
    17ec:	4f 93       	push	r20
    17ee:	5f 93       	push	r21
    17f0:	6f 93       	push	r22
    17f2:	7f 93       	push	r23
    17f4:	8f 93       	push	r24
    17f6:	9f 93       	push	r25
    17f8:	af 93       	push	r26
    17fa:	bf 93       	push	r27
    17fc:	ef 93       	push	r30
    17fe:	ff 93       	push	r31
    1800:	df 93       	push	r29
    1802:	cf 93       	push	r28
    1804:	cd b7       	in	r28, 0x3d	; 61
    1806:	de b7       	in	r29, 0x3e	; 62
	if(g_TIMER2_callBackPtr != NULL_PTR)
    1808:	80 91 ac 02 	lds	r24, 0x02AC
    180c:	90 91 ad 02 	lds	r25, 0x02AD
    1810:	00 97       	sbiw	r24, 0x00	; 0
    1812:	29 f0       	breq	.+10     	; 0x181e <__vector_9+0x46>
	{
		/* Call The Call Back function in the application after the timer value = OCR0 Value*/
		(*g_TIMER2_callBackPtr)() ;
    1814:	e0 91 ac 02 	lds	r30, 0x02AC
    1818:	f0 91 ad 02 	lds	r31, 0x02AD
    181c:	09 95       	icall
	}
}
    181e:	cf 91       	pop	r28
    1820:	df 91       	pop	r29
    1822:	ff 91       	pop	r31
    1824:	ef 91       	pop	r30
    1826:	bf 91       	pop	r27
    1828:	af 91       	pop	r26
    182a:	9f 91       	pop	r25
    182c:	8f 91       	pop	r24
    182e:	7f 91       	pop	r23
    1830:	6f 91       	pop	r22
    1832:	5f 91       	pop	r21
    1834:	4f 91       	pop	r20
    1836:	3f 91       	pop	r19
    1838:	2f 91       	pop	r18
    183a:	0f 90       	pop	r0
    183c:	00 92 5b 00 	sts	0x005B, r0
    1840:	0f 90       	pop	r0
    1842:	0f be       	out	0x3f, r0	; 63
    1844:	0f 90       	pop	r0
    1846:	1f 90       	pop	r1
    1848:	18 95       	reti

0000184a <__vector_10>:

/*
 *  Description : Interrupt Service Routine for TIMER2 OverFlow(Normal) Mode
 */
ISR(TIMER2_OVF_vect)
{
    184a:	1f 92       	push	r1
    184c:	0f 92       	push	r0
    184e:	0f b6       	in	r0, 0x3f	; 63
    1850:	0f 92       	push	r0
    1852:	00 90 5b 00 	lds	r0, 0x005B
    1856:	0f 92       	push	r0
    1858:	11 24       	eor	r1, r1
    185a:	2f 93       	push	r18
    185c:	3f 93       	push	r19
    185e:	4f 93       	push	r20
    1860:	5f 93       	push	r21
    1862:	6f 93       	push	r22
    1864:	7f 93       	push	r23
    1866:	8f 93       	push	r24
    1868:	9f 93       	push	r25
    186a:	af 93       	push	r26
    186c:	bf 93       	push	r27
    186e:	ef 93       	push	r30
    1870:	ff 93       	push	r31
    1872:	df 93       	push	r29
    1874:	cf 93       	push	r28
    1876:	cd b7       	in	r28, 0x3d	; 61
    1878:	de b7       	in	r29, 0x3e	; 62
	if(g_TIMER2_callBackPtr != NULL_PTR)
    187a:	80 91 ac 02 	lds	r24, 0x02AC
    187e:	90 91 ad 02 	lds	r25, 0x02AD
    1882:	00 97       	sbiw	r24, 0x00	; 0
    1884:	29 f0       	breq	.+10     	; 0x1890 <__vector_10+0x46>
	{
		/* Call The Call Back function in the application after the timer value = 1023 */
		(*g_TIMER2_callBackPtr)() ;
    1886:	e0 91 ac 02 	lds	r30, 0x02AC
    188a:	f0 91 ad 02 	lds	r31, 0x02AD
    188e:	09 95       	icall
	}
}
    1890:	cf 91       	pop	r28
    1892:	df 91       	pop	r29
    1894:	ff 91       	pop	r31
    1896:	ef 91       	pop	r30
    1898:	bf 91       	pop	r27
    189a:	af 91       	pop	r26
    189c:	9f 91       	pop	r25
    189e:	8f 91       	pop	r24
    18a0:	7f 91       	pop	r23
    18a2:	6f 91       	pop	r22
    18a4:	5f 91       	pop	r21
    18a6:	4f 91       	pop	r20
    18a8:	3f 91       	pop	r19
    18aa:	2f 91       	pop	r18
    18ac:	0f 90       	pop	r0
    18ae:	00 92 5b 00 	sts	0x005B, r0
    18b2:	0f 90       	pop	r0
    18b4:	0f be       	out	0x3f, r0	; 63
    18b6:	0f 90       	pop	r0
    18b8:	1f 90       	pop	r1
    18ba:	18 95       	reti

000018bc <__vector_12>:

/*
 *  Description : Interrupt Service Routine for TIMER1 CTC Mode
 */
ISR(TIMER1_COMPA_vect)
{
    18bc:	1f 92       	push	r1
    18be:	0f 92       	push	r0
    18c0:	0f b6       	in	r0, 0x3f	; 63
    18c2:	0f 92       	push	r0
    18c4:	00 90 5b 00 	lds	r0, 0x005B
    18c8:	0f 92       	push	r0
    18ca:	11 24       	eor	r1, r1
    18cc:	2f 93       	push	r18
    18ce:	3f 93       	push	r19
    18d0:	4f 93       	push	r20
    18d2:	5f 93       	push	r21
    18d4:	6f 93       	push	r22
    18d6:	7f 93       	push	r23
    18d8:	8f 93       	push	r24
    18da:	9f 93       	push	r25
    18dc:	af 93       	push	r26
    18de:	bf 93       	push	r27
    18e0:	ef 93       	push	r30
    18e2:	ff 93       	push	r31
    18e4:	df 93       	push	r29
    18e6:	cf 93       	push	r28
    18e8:	cd b7       	in	r28, 0x3d	; 61
    18ea:	de b7       	in	r29, 0x3e	; 62
	if(g_TIMER1_callBackPtr != NULL_PTR)
    18ec:	80 91 ae 02 	lds	r24, 0x02AE
    18f0:	90 91 af 02 	lds	r25, 0x02AF
    18f4:	00 97       	sbiw	r24, 0x00	; 0
    18f6:	29 f0       	breq	.+10     	; 0x1902 <__vector_12+0x46>
	{
		/* Call The Call Back function in the application after the timer value = OCR1A Value*/
		(*g_TIMER1_callBackPtr)() ;
    18f8:	e0 91 ae 02 	lds	r30, 0x02AE
    18fc:	f0 91 af 02 	lds	r31, 0x02AF
    1900:	09 95       	icall
	}
}
    1902:	cf 91       	pop	r28
    1904:	df 91       	pop	r29
    1906:	ff 91       	pop	r31
    1908:	ef 91       	pop	r30
    190a:	bf 91       	pop	r27
    190c:	af 91       	pop	r26
    190e:	9f 91       	pop	r25
    1910:	8f 91       	pop	r24
    1912:	7f 91       	pop	r23
    1914:	6f 91       	pop	r22
    1916:	5f 91       	pop	r21
    1918:	4f 91       	pop	r20
    191a:	3f 91       	pop	r19
    191c:	2f 91       	pop	r18
    191e:	0f 90       	pop	r0
    1920:	00 92 5b 00 	sts	0x005B, r0
    1924:	0f 90       	pop	r0
    1926:	0f be       	out	0x3f, r0	; 63
    1928:	0f 90       	pop	r0
    192a:	1f 90       	pop	r1
    192c:	18 95       	reti

0000192e <__vector_13>:
/*
 *  Description : Interrupt Service Routine for TIMER1 CTC Mode
 */
ISR(TIMER1_COMPB_vect)
{
    192e:	1f 92       	push	r1
    1930:	0f 92       	push	r0
    1932:	0f b6       	in	r0, 0x3f	; 63
    1934:	0f 92       	push	r0
    1936:	00 90 5b 00 	lds	r0, 0x005B
    193a:	0f 92       	push	r0
    193c:	11 24       	eor	r1, r1
    193e:	2f 93       	push	r18
    1940:	3f 93       	push	r19
    1942:	4f 93       	push	r20
    1944:	5f 93       	push	r21
    1946:	6f 93       	push	r22
    1948:	7f 93       	push	r23
    194a:	8f 93       	push	r24
    194c:	9f 93       	push	r25
    194e:	af 93       	push	r26
    1950:	bf 93       	push	r27
    1952:	ef 93       	push	r30
    1954:	ff 93       	push	r31
    1956:	df 93       	push	r29
    1958:	cf 93       	push	r28
    195a:	cd b7       	in	r28, 0x3d	; 61
    195c:	de b7       	in	r29, 0x3e	; 62
	if(g_TIMER1_callBackPtr != NULL_PTR)
    195e:	80 91 ae 02 	lds	r24, 0x02AE
    1962:	90 91 af 02 	lds	r25, 0x02AF
    1966:	00 97       	sbiw	r24, 0x00	; 0
    1968:	29 f0       	breq	.+10     	; 0x1974 <__vector_13+0x46>
	{
		/* Call The Call Back function in the application after the timer value = OCR1B Value*/
		(*g_TIMER1_callBackPtr)() ;
    196a:	e0 91 ae 02 	lds	r30, 0x02AE
    196e:	f0 91 af 02 	lds	r31, 0x02AF
    1972:	09 95       	icall
	}
}
    1974:	cf 91       	pop	r28
    1976:	df 91       	pop	r29
    1978:	ff 91       	pop	r31
    197a:	ef 91       	pop	r30
    197c:	bf 91       	pop	r27
    197e:	af 91       	pop	r26
    1980:	9f 91       	pop	r25
    1982:	8f 91       	pop	r24
    1984:	7f 91       	pop	r23
    1986:	6f 91       	pop	r22
    1988:	5f 91       	pop	r21
    198a:	4f 91       	pop	r20
    198c:	3f 91       	pop	r19
    198e:	2f 91       	pop	r18
    1990:	0f 90       	pop	r0
    1992:	00 92 5b 00 	sts	0x005B, r0
    1996:	0f 90       	pop	r0
    1998:	0f be       	out	0x3f, r0	; 63
    199a:	0f 90       	pop	r0
    199c:	1f 90       	pop	r1
    199e:	18 95       	reti

000019a0 <__vector_24>:
/*
 *  Description : Interrupt Service Routine for TIMER1 CTC Mode
 */
ISR(TIMER1_COMPC_vect)
{
    19a0:	1f 92       	push	r1
    19a2:	0f 92       	push	r0
    19a4:	0f b6       	in	r0, 0x3f	; 63
    19a6:	0f 92       	push	r0
    19a8:	00 90 5b 00 	lds	r0, 0x005B
    19ac:	0f 92       	push	r0
    19ae:	11 24       	eor	r1, r1
    19b0:	2f 93       	push	r18
    19b2:	3f 93       	push	r19
    19b4:	4f 93       	push	r20
    19b6:	5f 93       	push	r21
    19b8:	6f 93       	push	r22
    19ba:	7f 93       	push	r23
    19bc:	8f 93       	push	r24
    19be:	9f 93       	push	r25
    19c0:	af 93       	push	r26
    19c2:	bf 93       	push	r27
    19c4:	ef 93       	push	r30
    19c6:	ff 93       	push	r31
    19c8:	df 93       	push	r29
    19ca:	cf 93       	push	r28
    19cc:	cd b7       	in	r28, 0x3d	; 61
    19ce:	de b7       	in	r29, 0x3e	; 62
	if(g_TIMER1_callBackPtr != NULL_PTR)
    19d0:	80 91 ae 02 	lds	r24, 0x02AE
    19d4:	90 91 af 02 	lds	r25, 0x02AF
    19d8:	00 97       	sbiw	r24, 0x00	; 0
    19da:	29 f0       	breq	.+10     	; 0x19e6 <__vector_24+0x46>
	{
		/* Call The Call Back function in the application after the timer value = OCR1C Value*/
		(*g_TIMER1_callBackPtr)() ;
    19dc:	e0 91 ae 02 	lds	r30, 0x02AE
    19e0:	f0 91 af 02 	lds	r31, 0x02AF
    19e4:	09 95       	icall
	}
}
    19e6:	cf 91       	pop	r28
    19e8:	df 91       	pop	r29
    19ea:	ff 91       	pop	r31
    19ec:	ef 91       	pop	r30
    19ee:	bf 91       	pop	r27
    19f0:	af 91       	pop	r26
    19f2:	9f 91       	pop	r25
    19f4:	8f 91       	pop	r24
    19f6:	7f 91       	pop	r23
    19f8:	6f 91       	pop	r22
    19fa:	5f 91       	pop	r21
    19fc:	4f 91       	pop	r20
    19fe:	3f 91       	pop	r19
    1a00:	2f 91       	pop	r18
    1a02:	0f 90       	pop	r0
    1a04:	00 92 5b 00 	sts	0x005B, r0
    1a08:	0f 90       	pop	r0
    1a0a:	0f be       	out	0x3f, r0	; 63
    1a0c:	0f 90       	pop	r0
    1a0e:	1f 90       	pop	r1
    1a10:	18 95       	reti

00001a12 <__vector_14>:

/*
 *  Description : Interrupt Service Routine for TIMER1 OverFlow(Normal) Mode
 */
ISR(TIMER1_OVF_vect)
{
    1a12:	1f 92       	push	r1
    1a14:	0f 92       	push	r0
    1a16:	0f b6       	in	r0, 0x3f	; 63
    1a18:	0f 92       	push	r0
    1a1a:	00 90 5b 00 	lds	r0, 0x005B
    1a1e:	0f 92       	push	r0
    1a20:	11 24       	eor	r1, r1
    1a22:	2f 93       	push	r18
    1a24:	3f 93       	push	r19
    1a26:	4f 93       	push	r20
    1a28:	5f 93       	push	r21
    1a2a:	6f 93       	push	r22
    1a2c:	7f 93       	push	r23
    1a2e:	8f 93       	push	r24
    1a30:	9f 93       	push	r25
    1a32:	af 93       	push	r26
    1a34:	bf 93       	push	r27
    1a36:	ef 93       	push	r30
    1a38:	ff 93       	push	r31
    1a3a:	df 93       	push	r29
    1a3c:	cf 93       	push	r28
    1a3e:	cd b7       	in	r28, 0x3d	; 61
    1a40:	de b7       	in	r29, 0x3e	; 62
	if(g_TIMER1_callBackPtr != NULL_PTR)
    1a42:	80 91 ae 02 	lds	r24, 0x02AE
    1a46:	90 91 af 02 	lds	r25, 0x02AF
    1a4a:	00 97       	sbiw	r24, 0x00	; 0
    1a4c:	29 f0       	breq	.+10     	; 0x1a58 <__vector_14+0x46>
	{
		/* Call The Call Back function in the application after the timer value = 65,535 */
		(*g_TIMER1_callBackPtr)() ;
    1a4e:	e0 91 ae 02 	lds	r30, 0x02AE
    1a52:	f0 91 af 02 	lds	r31, 0x02AF
    1a56:	09 95       	icall
	}
}
    1a58:	cf 91       	pop	r28
    1a5a:	df 91       	pop	r29
    1a5c:	ff 91       	pop	r31
    1a5e:	ef 91       	pop	r30
    1a60:	bf 91       	pop	r27
    1a62:	af 91       	pop	r26
    1a64:	9f 91       	pop	r25
    1a66:	8f 91       	pop	r24
    1a68:	7f 91       	pop	r23
    1a6a:	6f 91       	pop	r22
    1a6c:	5f 91       	pop	r21
    1a6e:	4f 91       	pop	r20
    1a70:	3f 91       	pop	r19
    1a72:	2f 91       	pop	r18
    1a74:	0f 90       	pop	r0
    1a76:	00 92 5b 00 	sts	0x005B, r0
    1a7a:	0f 90       	pop	r0
    1a7c:	0f be       	out	0x3f, r0	; 63
    1a7e:	0f 90       	pop	r0
    1a80:	1f 90       	pop	r1
    1a82:	18 95       	reti

00001a84 <__vector_26>:

ISR(TIMER3_COMPA_vect)
{
    1a84:	1f 92       	push	r1
    1a86:	0f 92       	push	r0
    1a88:	0f b6       	in	r0, 0x3f	; 63
    1a8a:	0f 92       	push	r0
    1a8c:	00 90 5b 00 	lds	r0, 0x005B
    1a90:	0f 92       	push	r0
    1a92:	11 24       	eor	r1, r1
    1a94:	2f 93       	push	r18
    1a96:	3f 93       	push	r19
    1a98:	4f 93       	push	r20
    1a9a:	5f 93       	push	r21
    1a9c:	6f 93       	push	r22
    1a9e:	7f 93       	push	r23
    1aa0:	8f 93       	push	r24
    1aa2:	9f 93       	push	r25
    1aa4:	af 93       	push	r26
    1aa6:	bf 93       	push	r27
    1aa8:	ef 93       	push	r30
    1aaa:	ff 93       	push	r31
    1aac:	df 93       	push	r29
    1aae:	cf 93       	push	r28
    1ab0:	cd b7       	in	r28, 0x3d	; 61
    1ab2:	de b7       	in	r29, 0x3e	; 62
	if(g_TIMER3_callBackPtr != NULL_PTR)
    1ab4:	80 91 b0 02 	lds	r24, 0x02B0
    1ab8:	90 91 b1 02 	lds	r25, 0x02B1
    1abc:	00 97       	sbiw	r24, 0x00	; 0
    1abe:	29 f0       	breq	.+10     	; 0x1aca <__vector_26+0x46>
	{
		/* Call The Call Back function in the application after the timer value = OCR3A Value*/
		(*g_TIMER3_callBackPtr)() ;
    1ac0:	e0 91 b0 02 	lds	r30, 0x02B0
    1ac4:	f0 91 b1 02 	lds	r31, 0x02B1
    1ac8:	09 95       	icall
	}
}
    1aca:	cf 91       	pop	r28
    1acc:	df 91       	pop	r29
    1ace:	ff 91       	pop	r31
    1ad0:	ef 91       	pop	r30
    1ad2:	bf 91       	pop	r27
    1ad4:	af 91       	pop	r26
    1ad6:	9f 91       	pop	r25
    1ad8:	8f 91       	pop	r24
    1ada:	7f 91       	pop	r23
    1adc:	6f 91       	pop	r22
    1ade:	5f 91       	pop	r21
    1ae0:	4f 91       	pop	r20
    1ae2:	3f 91       	pop	r19
    1ae4:	2f 91       	pop	r18
    1ae6:	0f 90       	pop	r0
    1ae8:	00 92 5b 00 	sts	0x005B, r0
    1aec:	0f 90       	pop	r0
    1aee:	0f be       	out	0x3f, r0	; 63
    1af0:	0f 90       	pop	r0
    1af2:	1f 90       	pop	r1
    1af4:	18 95       	reti

00001af6 <__vector_27>:
ISR(TIMER3_COMPB_vect)
{
    1af6:	1f 92       	push	r1
    1af8:	0f 92       	push	r0
    1afa:	0f b6       	in	r0, 0x3f	; 63
    1afc:	0f 92       	push	r0
    1afe:	00 90 5b 00 	lds	r0, 0x005B
    1b02:	0f 92       	push	r0
    1b04:	11 24       	eor	r1, r1
    1b06:	2f 93       	push	r18
    1b08:	3f 93       	push	r19
    1b0a:	4f 93       	push	r20
    1b0c:	5f 93       	push	r21
    1b0e:	6f 93       	push	r22
    1b10:	7f 93       	push	r23
    1b12:	8f 93       	push	r24
    1b14:	9f 93       	push	r25
    1b16:	af 93       	push	r26
    1b18:	bf 93       	push	r27
    1b1a:	ef 93       	push	r30
    1b1c:	ff 93       	push	r31
    1b1e:	df 93       	push	r29
    1b20:	cf 93       	push	r28
    1b22:	cd b7       	in	r28, 0x3d	; 61
    1b24:	de b7       	in	r29, 0x3e	; 62
	if(g_TIMER3_callBackPtr != NULL_PTR)
    1b26:	80 91 b0 02 	lds	r24, 0x02B0
    1b2a:	90 91 b1 02 	lds	r25, 0x02B1
    1b2e:	00 97       	sbiw	r24, 0x00	; 0
    1b30:	29 f0       	breq	.+10     	; 0x1b3c <__vector_27+0x46>
	{
		/* Call The Call Back function in the application after the timer value = OCR3B Value*/
		(*g_TIMER3_callBackPtr)() ;
    1b32:	e0 91 b0 02 	lds	r30, 0x02B0
    1b36:	f0 91 b1 02 	lds	r31, 0x02B1
    1b3a:	09 95       	icall
	}
}
    1b3c:	cf 91       	pop	r28
    1b3e:	df 91       	pop	r29
    1b40:	ff 91       	pop	r31
    1b42:	ef 91       	pop	r30
    1b44:	bf 91       	pop	r27
    1b46:	af 91       	pop	r26
    1b48:	9f 91       	pop	r25
    1b4a:	8f 91       	pop	r24
    1b4c:	7f 91       	pop	r23
    1b4e:	6f 91       	pop	r22
    1b50:	5f 91       	pop	r21
    1b52:	4f 91       	pop	r20
    1b54:	3f 91       	pop	r19
    1b56:	2f 91       	pop	r18
    1b58:	0f 90       	pop	r0
    1b5a:	00 92 5b 00 	sts	0x005B, r0
    1b5e:	0f 90       	pop	r0
    1b60:	0f be       	out	0x3f, r0	; 63
    1b62:	0f 90       	pop	r0
    1b64:	1f 90       	pop	r1
    1b66:	18 95       	reti

00001b68 <__vector_28>:
ISR(TIMER3_COMPC_vect)
{
    1b68:	1f 92       	push	r1
    1b6a:	0f 92       	push	r0
    1b6c:	0f b6       	in	r0, 0x3f	; 63
    1b6e:	0f 92       	push	r0
    1b70:	00 90 5b 00 	lds	r0, 0x005B
    1b74:	0f 92       	push	r0
    1b76:	11 24       	eor	r1, r1
    1b78:	2f 93       	push	r18
    1b7a:	3f 93       	push	r19
    1b7c:	4f 93       	push	r20
    1b7e:	5f 93       	push	r21
    1b80:	6f 93       	push	r22
    1b82:	7f 93       	push	r23
    1b84:	8f 93       	push	r24
    1b86:	9f 93       	push	r25
    1b88:	af 93       	push	r26
    1b8a:	bf 93       	push	r27
    1b8c:	ef 93       	push	r30
    1b8e:	ff 93       	push	r31
    1b90:	df 93       	push	r29
    1b92:	cf 93       	push	r28
    1b94:	cd b7       	in	r28, 0x3d	; 61
    1b96:	de b7       	in	r29, 0x3e	; 62
	if(g_TIMER3_callBackPtr != NULL_PTR)
    1b98:	80 91 b0 02 	lds	r24, 0x02B0
    1b9c:	90 91 b1 02 	lds	r25, 0x02B1
    1ba0:	00 97       	sbiw	r24, 0x00	; 0
    1ba2:	29 f0       	breq	.+10     	; 0x1bae <__vector_28+0x46>
	{
		/* Call The Call Back function in the application after the timer value = OCR3C Value*/
		(*g_TIMER3_callBackPtr)() ;
    1ba4:	e0 91 b0 02 	lds	r30, 0x02B0
    1ba8:	f0 91 b1 02 	lds	r31, 0x02B1
    1bac:	09 95       	icall
	}
}
    1bae:	cf 91       	pop	r28
    1bb0:	df 91       	pop	r29
    1bb2:	ff 91       	pop	r31
    1bb4:	ef 91       	pop	r30
    1bb6:	bf 91       	pop	r27
    1bb8:	af 91       	pop	r26
    1bba:	9f 91       	pop	r25
    1bbc:	8f 91       	pop	r24
    1bbe:	7f 91       	pop	r23
    1bc0:	6f 91       	pop	r22
    1bc2:	5f 91       	pop	r21
    1bc4:	4f 91       	pop	r20
    1bc6:	3f 91       	pop	r19
    1bc8:	2f 91       	pop	r18
    1bca:	0f 90       	pop	r0
    1bcc:	00 92 5b 00 	sts	0x005B, r0
    1bd0:	0f 90       	pop	r0
    1bd2:	0f be       	out	0x3f, r0	; 63
    1bd4:	0f 90       	pop	r0
    1bd6:	1f 90       	pop	r1
    1bd8:	18 95       	reti

00001bda <__vector_29>:

/*
 *  Description : Interrupt Service Routine for TIMER3 OverFlow(Normal) Mode
 */
ISR(TIMER3_OVF_vect)
{
    1bda:	1f 92       	push	r1
    1bdc:	0f 92       	push	r0
    1bde:	0f b6       	in	r0, 0x3f	; 63
    1be0:	0f 92       	push	r0
    1be2:	00 90 5b 00 	lds	r0, 0x005B
    1be6:	0f 92       	push	r0
    1be8:	11 24       	eor	r1, r1
    1bea:	2f 93       	push	r18
    1bec:	3f 93       	push	r19
    1bee:	4f 93       	push	r20
    1bf0:	5f 93       	push	r21
    1bf2:	6f 93       	push	r22
    1bf4:	7f 93       	push	r23
    1bf6:	8f 93       	push	r24
    1bf8:	9f 93       	push	r25
    1bfa:	af 93       	push	r26
    1bfc:	bf 93       	push	r27
    1bfe:	ef 93       	push	r30
    1c00:	ff 93       	push	r31
    1c02:	df 93       	push	r29
    1c04:	cf 93       	push	r28
    1c06:	cd b7       	in	r28, 0x3d	; 61
    1c08:	de b7       	in	r29, 0x3e	; 62
	if(g_TIMER3_callBackPtr != NULL_PTR)
    1c0a:	80 91 b0 02 	lds	r24, 0x02B0
    1c0e:	90 91 b1 02 	lds	r25, 0x02B1
    1c12:	00 97       	sbiw	r24, 0x00	; 0
    1c14:	29 f0       	breq	.+10     	; 0x1c20 <__vector_29+0x46>
	{
		/* Call The Call Back function in the application after the timer value = 65,535 */
		(*g_TIMER3_callBackPtr)() ;
    1c16:	e0 91 b0 02 	lds	r30, 0x02B0
    1c1a:	f0 91 b1 02 	lds	r31, 0x02B1
    1c1e:	09 95       	icall
	}
}
    1c20:	cf 91       	pop	r28
    1c22:	df 91       	pop	r29
    1c24:	ff 91       	pop	r31
    1c26:	ef 91       	pop	r30
    1c28:	bf 91       	pop	r27
    1c2a:	af 91       	pop	r26
    1c2c:	9f 91       	pop	r25
    1c2e:	8f 91       	pop	r24
    1c30:	7f 91       	pop	r23
    1c32:	6f 91       	pop	r22
    1c34:	5f 91       	pop	r21
    1c36:	4f 91       	pop	r20
    1c38:	3f 91       	pop	r19
    1c3a:	2f 91       	pop	r18
    1c3c:	0f 90       	pop	r0
    1c3e:	00 92 5b 00 	sts	0x005B, r0
    1c42:	0f 90       	pop	r0
    1c44:	0f be       	out	0x3f, r0	; 63
    1c46:	0f 90       	pop	r0
    1c48:	1f 90       	pop	r1
    1c4a:	18 95       	reti

00001c4c <TIMER0_init>:
          -  2. Configure Control Register TCCR0 depending on
                desired configurations
          -  3. Enable Interrupts depending on selected mode
          ----------------------------------------------------*/
void TIMER0_init (TIMER_ConfigType *config_ptr)
{
    1c4c:	df 93       	push	r29
    1c4e:	cf 93       	push	r28
    1c50:	00 d0       	rcall	.+0      	; 0x1c52 <TIMER0_init+0x6>
    1c52:	00 d0       	rcall	.+0      	; 0x1c54 <TIMER0_init+0x8>
    1c54:	cd b7       	in	r28, 0x3d	; 61
    1c56:	de b7       	in	r29, 0x3e	; 62
    1c58:	9a 83       	std	Y+2, r25	; 0x02
    1c5a:	89 83       	std	Y+1, r24	; 0x01
	g_T0clock = (config_ptr ->clock);
    1c5c:	e9 81       	ldd	r30, Y+1	; 0x01
    1c5e:	fa 81       	ldd	r31, Y+2	; 0x02
    1c60:	80 81       	ld	r24, Z
    1c62:	80 93 b2 02 	sts	0x02B2, r24

	/* Set Timer initial value to 0 */
	TCNT0 = 0;
    1c66:	e2 e5       	ldi	r30, 0x52	; 82
    1c68:	f0 e0       	ldi	r31, 0x00	; 0
    1c6a:	10 82       	st	Z, r1
-  1. FOC0 = 1 in non-PWM modes so mask it with selected mode
-  2. WGM01:0(bit3,6) Waveform generation mode
-  3. COM01:0 Compare match output mode (OC)
-  3. CS02:0 Clock Select
----------------------------------------------------*/
	TCCR0 = (((config_ptr ->mode)<<FOC0)& 0x80) | (((config_ptr ->mode)<<WGM00)& 0x40)
    1c6c:	a3 e5       	ldi	r26, 0x53	; 83
    1c6e:	b0 e0       	ldi	r27, 0x00	; 0
    1c70:	e9 81       	ldd	r30, Y+1	; 0x01
    1c72:	fa 81       	ldd	r31, Y+2	; 0x02
    1c74:	81 81       	ldd	r24, Z+1	; 0x01
    1c76:	88 2f       	mov	r24, r24
    1c78:	90 e0       	ldi	r25, 0x00	; 0
    1c7a:	96 95       	lsr	r25
    1c7c:	98 2f       	mov	r25, r24
    1c7e:	88 27       	eor	r24, r24
    1c80:	97 95       	ror	r25
    1c82:	87 95       	ror	r24
    1c84:	28 2f       	mov	r18, r24
    1c86:	e9 81       	ldd	r30, Y+1	; 0x01
    1c88:	fa 81       	ldd	r31, Y+2	; 0x02
    1c8a:	81 81       	ldd	r24, Z+1	; 0x01
    1c8c:	88 2f       	mov	r24, r24
    1c8e:	90 e0       	ldi	r25, 0x00	; 0
    1c90:	00 24       	eor	r0, r0
    1c92:	96 95       	lsr	r25
    1c94:	87 95       	ror	r24
    1c96:	07 94       	ror	r0
    1c98:	96 95       	lsr	r25
    1c9a:	87 95       	ror	r24
    1c9c:	07 94       	ror	r0
    1c9e:	98 2f       	mov	r25, r24
    1ca0:	80 2d       	mov	r24, r0
    1ca2:	80 74       	andi	r24, 0x40	; 64
    1ca4:	28 2b       	or	r18, r24
    1ca6:	e9 81       	ldd	r30, Y+1	; 0x01
    1ca8:	fa 81       	ldd	r31, Y+2	; 0x02
    1caa:	81 81       	ldd	r24, Z+1	; 0x01
    1cac:	88 2f       	mov	r24, r24
    1cae:	90 e0       	ldi	r25, 0x00	; 0
    1cb0:	88 0f       	add	r24, r24
    1cb2:	99 1f       	adc	r25, r25
    1cb4:	88 0f       	add	r24, r24
    1cb6:	99 1f       	adc	r25, r25
    1cb8:	88 70       	andi	r24, 0x08	; 8
    1cba:	28 2b       	or	r18, r24
    1cbc:	e9 81       	ldd	r30, Y+1	; 0x01
    1cbe:	fa 81       	ldd	r31, Y+2	; 0x02
    1cc0:	84 81       	ldd	r24, Z+4	; 0x04
    1cc2:	88 2f       	mov	r24, r24
    1cc4:	90 e0       	ldi	r25, 0x00	; 0
    1cc6:	82 95       	swap	r24
    1cc8:	92 95       	swap	r25
    1cca:	90 7f       	andi	r25, 0xF0	; 240
    1ccc:	98 27       	eor	r25, r24
    1cce:	80 7f       	andi	r24, 0xF0	; 240
    1cd0:	98 27       	eor	r25, r24
    1cd2:	92 2f       	mov	r25, r18
    1cd4:	98 2b       	or	r25, r24
    1cd6:	e9 81       	ldd	r30, Y+1	; 0x01
    1cd8:	fa 81       	ldd	r31, Y+2	; 0x02
    1cda:	80 81       	ld	r24, Z
    1cdc:	89 2b       	or	r24, r25
    1cde:	8c 93       	st	X, r24
			| (((config_ptr ->mode)<<(WGM01-1)) & 0x08)
			| ((config_ptr ->OC)<<COM00) | ((config_ptr ->clock)<<CS00);

	/* Enable Timer overflow Interrupt if NORMAL mode selected */
	if (config_ptr ->mode == NORMAL)
    1ce0:	e9 81       	ldd	r30, Y+1	; 0x01
    1ce2:	fa 81       	ldd	r31, Y+2	; 0x02
    1ce4:	81 81       	ldd	r24, Z+1	; 0x01
    1ce6:	88 23       	and	r24, r24
    1ce8:	41 f4       	brne	.+16     	; 0x1cfa <TIMER0_init+0xae>
	{
		SET_BIT (TIMSK,TOIE0);                  /* Timer overflow Interrupt Enable */
    1cea:	a7 e5       	ldi	r26, 0x57	; 87
    1cec:	b0 e0       	ldi	r27, 0x00	; 0
    1cee:	e7 e5       	ldi	r30, 0x57	; 87
    1cf0:	f0 e0       	ldi	r31, 0x00	; 0
    1cf2:	80 81       	ld	r24, Z
    1cf4:	81 60       	ori	r24, 0x01	; 1
    1cf6:	8c 93       	st	X, r24
    1cf8:	52 c0       	rjmp	.+164    	; 0x1d9e <TIMER0_init+0x152>
	}

	/* Enable Compare match Interrupt if Compare mode selected */
	else if (config_ptr ->mode == COMP)
    1cfa:	e9 81       	ldd	r30, Y+1	; 0x01
    1cfc:	fa 81       	ldd	r31, Y+2	; 0x02
    1cfe:	81 81       	ldd	r24, Z+1	; 0x01
    1d00:	82 30       	cpi	r24, 0x02	; 2
    1d02:	79 f4       	brne	.+30     	; 0x1d22 <TIMER0_init+0xd6>
	{
		SET_BIT (TIMSK,OCIE0);                  /* Compare match Interrupt Enable */
    1d04:	a7 e5       	ldi	r26, 0x57	; 87
    1d06:	b0 e0       	ldi	r27, 0x00	; 0
    1d08:	e7 e5       	ldi	r30, 0x57	; 87
    1d0a:	f0 e0       	ldi	r31, 0x00	; 0
    1d0c:	80 81       	ld	r24, Z
    1d0e:	82 60       	ori	r24, 0x02	; 2
    1d10:	8c 93       	st	X, r24
		OCR0 = (uint8)(config_ptr ->OCRValue); /* Compare Value */
    1d12:	a1 e5       	ldi	r26, 0x51	; 81
    1d14:	b0 e0       	ldi	r27, 0x00	; 0
    1d16:	e9 81       	ldd	r30, Y+1	; 0x01
    1d18:	fa 81       	ldd	r31, Y+2	; 0x02
    1d1a:	82 81       	ldd	r24, Z+2	; 0x02
    1d1c:	93 81       	ldd	r25, Z+3	; 0x03
    1d1e:	8c 93       	st	X, r24
    1d20:	3e c0       	rjmp	.+124    	; 0x1d9e <TIMER0_init+0x152>
	}

	/* Square wave generator (Toggle) */
	else if ((config_ptr ->mode == COMP) & (config_ptr ->OC == TOGGLE))
    1d22:	e9 81       	ldd	r30, Y+1	; 0x01
    1d24:	fa 81       	ldd	r31, Y+2	; 0x02
    1d26:	81 81       	ldd	r24, Z+1	; 0x01
    1d28:	1c 82       	std	Y+4, r1	; 0x04
    1d2a:	82 30       	cpi	r24, 0x02	; 2
    1d2c:	11 f4       	brne	.+4      	; 0x1d32 <TIMER0_init+0xe6>
    1d2e:	81 e0       	ldi	r24, 0x01	; 1
    1d30:	8c 83       	std	Y+4, r24	; 0x04
    1d32:	e9 81       	ldd	r30, Y+1	; 0x01
    1d34:	fa 81       	ldd	r31, Y+2	; 0x02
    1d36:	84 81       	ldd	r24, Z+4	; 0x04
    1d38:	1b 82       	std	Y+3, r1	; 0x03
    1d3a:	81 30       	cpi	r24, 0x01	; 1
    1d3c:	11 f4       	brne	.+4      	; 0x1d42 <TIMER0_init+0xf6>
    1d3e:	91 e0       	ldi	r25, 0x01	; 1
    1d40:	9b 83       	std	Y+3, r25	; 0x03
    1d42:	8c 81       	ldd	r24, Y+4	; 0x04
    1d44:	9b 81       	ldd	r25, Y+3	; 0x03
    1d46:	89 23       	and	r24, r25
    1d48:	88 23       	and	r24, r24
    1d4a:	b1 f0       	breq	.+44     	; 0x1d78 <TIMER0_init+0x12c>
	{
		SET_BIT (TIMSK,OCIE0);                  /* Compare match Interrupt Enable */
    1d4c:	a7 e5       	ldi	r26, 0x57	; 87
    1d4e:	b0 e0       	ldi	r27, 0x00	; 0
    1d50:	e7 e5       	ldi	r30, 0x57	; 87
    1d52:	f0 e0       	ldi	r31, 0x00	; 0
    1d54:	80 81       	ld	r24, Z
    1d56:	82 60       	ori	r24, 0x02	; 2
    1d58:	8c 93       	st	X, r24
		SET_BIT (DDRB,PB4);                     /* Configure PB4/OC0 Pin as output pin */
    1d5a:	a7 e3       	ldi	r26, 0x37	; 55
    1d5c:	b0 e0       	ldi	r27, 0x00	; 0
    1d5e:	e7 e3       	ldi	r30, 0x37	; 55
    1d60:	f0 e0       	ldi	r31, 0x00	; 0
    1d62:	80 81       	ld	r24, Z
    1d64:	80 61       	ori	r24, 0x10	; 16
    1d66:	8c 93       	st	X, r24
		OCR0 = (uint8)(config_ptr ->OCRValue); /* Compare Value */
    1d68:	a1 e5       	ldi	r26, 0x51	; 81
    1d6a:	b0 e0       	ldi	r27, 0x00	; 0
    1d6c:	e9 81       	ldd	r30, Y+1	; 0x01
    1d6e:	fa 81       	ldd	r31, Y+2	; 0x02
    1d70:	82 81       	ldd	r24, Z+2	; 0x02
    1d72:	93 81       	ldd	r25, Z+3	; 0x03
    1d74:	8c 93       	st	X, r24
    1d76:	13 c0       	rjmp	.+38     	; 0x1d9e <TIMER0_init+0x152>
	}

	/* PWM mode specials */
	else if (config_ptr ->mode == PWM)
    1d78:	e9 81       	ldd	r30, Y+1	; 0x01
    1d7a:	fa 81       	ldd	r31, Y+2	; 0x02
    1d7c:	81 81       	ldd	r24, Z+1	; 0x01
    1d7e:	83 30       	cpi	r24, 0x03	; 3
    1d80:	71 f4       	brne	.+28     	; 0x1d9e <TIMER0_init+0x152>
	{
		SET_BIT (DDRB,PB4);                     /* Configure PB4/OC0 Pin as output pin */
    1d82:	a7 e3       	ldi	r26, 0x37	; 55
    1d84:	b0 e0       	ldi	r27, 0x00	; 0
    1d86:	e7 e3       	ldi	r30, 0x37	; 55
    1d88:	f0 e0       	ldi	r31, 0x00	; 0
    1d8a:	80 81       	ld	r24, Z
    1d8c:	80 61       	ori	r24, 0x10	; 16
    1d8e:	8c 93       	st	X, r24
		OCR0 = (uint8)(config_ptr ->OCRValue); /* Duty Cycle Value */
    1d90:	a1 e5       	ldi	r26, 0x51	; 81
    1d92:	b0 e0       	ldi	r27, 0x00	; 0
    1d94:	e9 81       	ldd	r30, Y+1	; 0x01
    1d96:	fa 81       	ldd	r31, Y+2	; 0x02
    1d98:	82 81       	ldd	r24, Z+2	; 0x02
    1d9a:	93 81       	ldd	r25, Z+3	; 0x03
    1d9c:	8c 93       	st	X, r24
	}
}
    1d9e:	0f 90       	pop	r0
    1da0:	0f 90       	pop	r0
    1da2:	0f 90       	pop	r0
    1da4:	0f 90       	pop	r0
    1da6:	cf 91       	pop	r28
    1da8:	df 91       	pop	r29
    1daa:	08 95       	ret

00001dac <TIMER0_resetTimer>:

         /*------------------- Description --------------------
                  Function to reset timer to 0 again
          ----------------------------------------------------*/
void TIMER0_resetTimer(void)
{
    1dac:	df 93       	push	r29
    1dae:	cf 93       	push	r28
    1db0:	cd b7       	in	r28, 0x3d	; 61
    1db2:	de b7       	in	r29, 0x3e	; 62
	TCNT0 = 0;
    1db4:	e2 e5       	ldi	r30, 0x52	; 82
    1db6:	f0 e0       	ldi	r31, 0x00	; 0
    1db8:	10 82       	st	Z, r1
}
    1dba:	cf 91       	pop	r28
    1dbc:	df 91       	pop	r29
    1dbe:	08 95       	ret

00001dc0 <TIMER0_stopTimer>:

         /*------------------- Description --------------------
              Function to stop timer (Set Clock to NO_CLOCK)
          ----------------------------------------------------*/
void TIMER0_stopTimer(void)
{
    1dc0:	df 93       	push	r29
    1dc2:	cf 93       	push	r28
    1dc4:	cd b7       	in	r28, 0x3d	; 61
    1dc6:	de b7       	in	r29, 0x3e	; 62
	/* Clear Clock Bits */
	TCCR0 &= 0xF8;
    1dc8:	a3 e5       	ldi	r26, 0x53	; 83
    1dca:	b0 e0       	ldi	r27, 0x00	; 0
    1dcc:	e3 e5       	ldi	r30, 0x53	; 83
    1dce:	f0 e0       	ldi	r31, 0x00	; 0
    1dd0:	80 81       	ld	r24, Z
    1dd2:	88 7f       	andi	r24, 0xF8	; 248
    1dd4:	8c 93       	st	X, r24
}
    1dd6:	cf 91       	pop	r28
    1dd8:	df 91       	pop	r29
    1dda:	08 95       	ret

00001ddc <TIMER0_restartTimer>:

         /*------------------- Description --------------------
          Function to start timer (Set Clock to g_TIMER0_Clock)
          ----------------------------------------------------*/
void TIMER0_restartTimer(void)
{
    1ddc:	df 93       	push	r29
    1dde:	cf 93       	push	r28
    1de0:	cd b7       	in	r28, 0x3d	; 61
    1de2:	de b7       	in	r29, 0x3e	; 62
	/* Clear Clock Bits */
	TCCR0 &= 0xF8 ;
    1de4:	a3 e5       	ldi	r26, 0x53	; 83
    1de6:	b0 e0       	ldi	r27, 0x00	; 0
    1de8:	e3 e5       	ldi	r30, 0x53	; 83
    1dea:	f0 e0       	ldi	r31, 0x00	; 0
    1dec:	80 81       	ld	r24, Z
    1dee:	88 7f       	andi	r24, 0xF8	; 248
    1df0:	8c 93       	st	X, r24

	/* Set Clock Bits */
	TCCR0 |= (g_T0clock << CS00 ) ;
    1df2:	a3 e5       	ldi	r26, 0x53	; 83
    1df4:	b0 e0       	ldi	r27, 0x00	; 0
    1df6:	e3 e5       	ldi	r30, 0x53	; 83
    1df8:	f0 e0       	ldi	r31, 0x00	; 0
    1dfa:	90 81       	ld	r25, Z
    1dfc:	80 91 b2 02 	lds	r24, 0x02B2
    1e00:	89 2b       	or	r24, r25
    1e02:	8c 93       	st	X, r24
}
    1e04:	cf 91       	pop	r28
    1e06:	df 91       	pop	r29
    1e08:	08 95       	ret

00001e0a <TIMER0_ticks>:

         /*------------------- Description --------------------
              Function to change compare value/duty cycle
          ----------------------------------------------------*/
void TIMER0_ticks(const uint8 Ticks)
{
    1e0a:	df 93       	push	r29
    1e0c:	cf 93       	push	r28
    1e0e:	0f 92       	push	r0
    1e10:	cd b7       	in	r28, 0x3d	; 61
    1e12:	de b7       	in	r29, 0x3e	; 62
    1e14:	89 83       	std	Y+1, r24	; 0x01
	OCR0 = Ticks;
    1e16:	e1 e5       	ldi	r30, 0x51	; 81
    1e18:	f0 e0       	ldi	r31, 0x00	; 0
    1e1a:	89 81       	ldd	r24, Y+1	; 0x01
    1e1c:	80 83       	st	Z, r24
}
    1e1e:	0f 90       	pop	r0
    1e20:	cf 91       	pop	r28
    1e22:	df 91       	pop	r29
    1e24:	08 95       	ret

00001e26 <TIMER0_callBack>:

         /*------------------- Description --------------------
             Function to call back function to be use in ISR
          ----------------------------------------------------*/
void TIMER0_callBack (void (*ptr)(void))
{
    1e26:	df 93       	push	r29
    1e28:	cf 93       	push	r28
    1e2a:	00 d0       	rcall	.+0      	; 0x1e2c <TIMER0_callBack+0x6>
    1e2c:	cd b7       	in	r28, 0x3d	; 61
    1e2e:	de b7       	in	r29, 0x3e	; 62
    1e30:	9a 83       	std	Y+2, r25	; 0x02
    1e32:	89 83       	std	Y+1, r24	; 0x01
	/* Save the address of the function to be Called back  in a global variable */
	g_TIMER0_callBackPtr = ptr;
    1e34:	89 81       	ldd	r24, Y+1	; 0x01
    1e36:	9a 81       	ldd	r25, Y+2	; 0x02
    1e38:	90 93 ab 02 	sts	0x02AB, r25
    1e3c:	80 93 aa 02 	sts	0x02AA, r24
}
    1e40:	0f 90       	pop	r0
    1e42:	0f 90       	pop	r0
    1e44:	cf 91       	pop	r28
    1e46:	df 91       	pop	r29
    1e48:	08 95       	ret

00001e4a <TIMER0_deinit>:

         /*------------------- Description --------------------
             Function to call back function to be use in ISR
          ----------------------------------------------------*/
void TIMER0_deinit (void)
{
    1e4a:	df 93       	push	r29
    1e4c:	cf 93       	push	r28
    1e4e:	cd b7       	in	r28, 0x3d	; 61
    1e50:	de b7       	in	r29, 0x3e	; 62
	TCCR0 = 0x00;
    1e52:	e3 e5       	ldi	r30, 0x53	; 83
    1e54:	f0 e0       	ldi	r31, 0x00	; 0
    1e56:	10 82       	st	Z, r1
}
    1e58:	cf 91       	pop	r28
    1e5a:	df 91       	pop	r29
    1e5c:	08 95       	ret

00001e5e <TIMER2_init>:
          -  2. Configure Control Register TCCR2 depending on
                desired configurations
          -  3. Enable Interrupts depending on selected mode
          ----------------------------------------------------*/
void TIMER2_init (TIMER_ConfigType *config_ptr)
{
    1e5e:	df 93       	push	r29
    1e60:	cf 93       	push	r28
    1e62:	00 d0       	rcall	.+0      	; 0x1e64 <TIMER2_init+0x6>
    1e64:	cd b7       	in	r28, 0x3d	; 61
    1e66:	de b7       	in	r29, 0x3e	; 62
    1e68:	9a 83       	std	Y+2, r25	; 0x02
    1e6a:	89 83       	std	Y+1, r24	; 0x01
	g_T2clock = (config_ptr ->clock);
    1e6c:	e9 81       	ldd	r30, Y+1	; 0x01
    1e6e:	fa 81       	ldd	r31, Y+2	; 0x02
    1e70:	80 81       	ld	r24, Z
    1e72:	80 93 b4 02 	sts	0x02B4, r24
	/* Set Timer initial value to 0 */
	TCNT2 = 0;
    1e76:	e4 e4       	ldi	r30, 0x44	; 68
    1e78:	f0 e0       	ldi	r31, 0x00	; 0
    1e7a:	10 82       	st	Z, r1
-  1. FOC2 = 1 in non-PWM modes so mask it with selected mode
-  2. WGM21:0(bit3,6) Waveform generation mode
-  3. COM21:0 Compare match output mode (OC)
-  3. CS22:0 Clock Select
----------------------------------------------------*/
	TCCR2 = (((config_ptr ->mode)<<FOC2)& 0x80) | (((config_ptr ->mode)<<WGM20)& 0x40)
    1e7c:	a5 e4       	ldi	r26, 0x45	; 69
    1e7e:	b0 e0       	ldi	r27, 0x00	; 0
    1e80:	e9 81       	ldd	r30, Y+1	; 0x01
    1e82:	fa 81       	ldd	r31, Y+2	; 0x02
    1e84:	81 81       	ldd	r24, Z+1	; 0x01
    1e86:	88 2f       	mov	r24, r24
    1e88:	90 e0       	ldi	r25, 0x00	; 0
    1e8a:	96 95       	lsr	r25
    1e8c:	98 2f       	mov	r25, r24
    1e8e:	88 27       	eor	r24, r24
    1e90:	97 95       	ror	r25
    1e92:	87 95       	ror	r24
    1e94:	28 2f       	mov	r18, r24
    1e96:	e9 81       	ldd	r30, Y+1	; 0x01
    1e98:	fa 81       	ldd	r31, Y+2	; 0x02
    1e9a:	81 81       	ldd	r24, Z+1	; 0x01
    1e9c:	88 2f       	mov	r24, r24
    1e9e:	90 e0       	ldi	r25, 0x00	; 0
    1ea0:	00 24       	eor	r0, r0
    1ea2:	96 95       	lsr	r25
    1ea4:	87 95       	ror	r24
    1ea6:	07 94       	ror	r0
    1ea8:	96 95       	lsr	r25
    1eaa:	87 95       	ror	r24
    1eac:	07 94       	ror	r0
    1eae:	98 2f       	mov	r25, r24
    1eb0:	80 2d       	mov	r24, r0
    1eb2:	80 74       	andi	r24, 0x40	; 64
    1eb4:	28 2b       	or	r18, r24
    1eb6:	e9 81       	ldd	r30, Y+1	; 0x01
    1eb8:	fa 81       	ldd	r31, Y+2	; 0x02
    1eba:	81 81       	ldd	r24, Z+1	; 0x01
    1ebc:	88 2f       	mov	r24, r24
    1ebe:	90 e0       	ldi	r25, 0x00	; 0
    1ec0:	88 0f       	add	r24, r24
    1ec2:	99 1f       	adc	r25, r25
    1ec4:	88 0f       	add	r24, r24
    1ec6:	99 1f       	adc	r25, r25
    1ec8:	88 70       	andi	r24, 0x08	; 8
    1eca:	28 2b       	or	r18, r24
    1ecc:	e9 81       	ldd	r30, Y+1	; 0x01
    1ece:	fa 81       	ldd	r31, Y+2	; 0x02
    1ed0:	84 81       	ldd	r24, Z+4	; 0x04
    1ed2:	88 2f       	mov	r24, r24
    1ed4:	90 e0       	ldi	r25, 0x00	; 0
    1ed6:	82 95       	swap	r24
    1ed8:	92 95       	swap	r25
    1eda:	90 7f       	andi	r25, 0xF0	; 240
    1edc:	98 27       	eor	r25, r24
    1ede:	80 7f       	andi	r24, 0xF0	; 240
    1ee0:	98 27       	eor	r25, r24
    1ee2:	92 2f       	mov	r25, r18
    1ee4:	98 2b       	or	r25, r24
    1ee6:	e9 81       	ldd	r30, Y+1	; 0x01
    1ee8:	fa 81       	ldd	r31, Y+2	; 0x02
    1eea:	80 81       	ld	r24, Z
    1eec:	89 2b       	or	r24, r25
    1eee:	8c 93       	st	X, r24
			| (((config_ptr ->mode)<<(WGM21-1)) & 0x08)
			| ((config_ptr ->OC)<<COM20) | ((config_ptr ->clock)<<CS20);

	/* Enable Timer overflow Interrupt if NORMAL mode selected */
	if (config_ptr ->mode == NORMAL)
    1ef0:	e9 81       	ldd	r30, Y+1	; 0x01
    1ef2:	fa 81       	ldd	r31, Y+2	; 0x02
    1ef4:	81 81       	ldd	r24, Z+1	; 0x01
    1ef6:	88 23       	and	r24, r24
    1ef8:	41 f4       	brne	.+16     	; 0x1f0a <TIMER2_init+0xac>
	{
		SET_BIT (TIMSK,TOIE2);                  /* Timer overflow Interrupt Enable */
    1efa:	a7 e5       	ldi	r26, 0x57	; 87
    1efc:	b0 e0       	ldi	r27, 0x00	; 0
    1efe:	e7 e5       	ldi	r30, 0x57	; 87
    1f00:	f0 e0       	ldi	r31, 0x00	; 0
    1f02:	80 81       	ld	r24, Z
    1f04:	80 64       	ori	r24, 0x40	; 64
    1f06:	8c 93       	st	X, r24
    1f08:	2e c0       	rjmp	.+92     	; 0x1f66 <TIMER2_init+0x108>
	}

	/* Enable Compare match Interrupt if Compare mode selected */
	else if (config_ptr ->mode == COMP)
    1f0a:	e9 81       	ldd	r30, Y+1	; 0x01
    1f0c:	fa 81       	ldd	r31, Y+2	; 0x02
    1f0e:	81 81       	ldd	r24, Z+1	; 0x01
    1f10:	82 30       	cpi	r24, 0x02	; 2
    1f12:	b1 f4       	brne	.+44     	; 0x1f40 <TIMER2_init+0xe2>
	{
		SET_BIT (TIMSK,OCIE2);
    1f14:	a7 e5       	ldi	r26, 0x57	; 87
    1f16:	b0 e0       	ldi	r27, 0x00	; 0
    1f18:	e7 e5       	ldi	r30, 0x57	; 87
    1f1a:	f0 e0       	ldi	r31, 0x00	; 0
    1f1c:	80 81       	ld	r24, Z
    1f1e:	80 68       	ori	r24, 0x80	; 128
    1f20:	8c 93       	st	X, r24
		SET_BIT (DDRB,PB7);                    /* Compare match Interrupt Enable */
    1f22:	a7 e3       	ldi	r26, 0x37	; 55
    1f24:	b0 e0       	ldi	r27, 0x00	; 0
    1f26:	e7 e3       	ldi	r30, 0x37	; 55
    1f28:	f0 e0       	ldi	r31, 0x00	; 0
    1f2a:	80 81       	ld	r24, Z
    1f2c:	80 68       	ori	r24, 0x80	; 128
    1f2e:	8c 93       	st	X, r24
		OCR2 = (uint8)(config_ptr ->OCRValue); /* Compare Value */
    1f30:	a3 e4       	ldi	r26, 0x43	; 67
    1f32:	b0 e0       	ldi	r27, 0x00	; 0
    1f34:	e9 81       	ldd	r30, Y+1	; 0x01
    1f36:	fa 81       	ldd	r31, Y+2	; 0x02
    1f38:	82 81       	ldd	r24, Z+2	; 0x02
    1f3a:	93 81       	ldd	r25, Z+3	; 0x03
    1f3c:	8c 93       	st	X, r24
    1f3e:	13 c0       	rjmp	.+38     	; 0x1f66 <TIMER2_init+0x108>
	}

	/* PWM mode specials */
	else if (config_ptr ->mode == PWM)
    1f40:	e9 81       	ldd	r30, Y+1	; 0x01
    1f42:	fa 81       	ldd	r31, Y+2	; 0x02
    1f44:	81 81       	ldd	r24, Z+1	; 0x01
    1f46:	83 30       	cpi	r24, 0x03	; 3
    1f48:	71 f4       	brne	.+28     	; 0x1f66 <TIMER2_init+0x108>
	{
		SET_BIT (DDRB,PB7);                     /* Configure PB7/OC2 Pin as output pin */
    1f4a:	a7 e3       	ldi	r26, 0x37	; 55
    1f4c:	b0 e0       	ldi	r27, 0x00	; 0
    1f4e:	e7 e3       	ldi	r30, 0x37	; 55
    1f50:	f0 e0       	ldi	r31, 0x00	; 0
    1f52:	80 81       	ld	r24, Z
    1f54:	80 68       	ori	r24, 0x80	; 128
    1f56:	8c 93       	st	X, r24
		OCR2 = (uint8)(config_ptr ->OCRValue); /* Duty Cycle Value */
    1f58:	a3 e4       	ldi	r26, 0x43	; 67
    1f5a:	b0 e0       	ldi	r27, 0x00	; 0
    1f5c:	e9 81       	ldd	r30, Y+1	; 0x01
    1f5e:	fa 81       	ldd	r31, Y+2	; 0x02
    1f60:	82 81       	ldd	r24, Z+2	; 0x02
    1f62:	93 81       	ldd	r25, Z+3	; 0x03
    1f64:	8c 93       	st	X, r24
	}
}
    1f66:	0f 90       	pop	r0
    1f68:	0f 90       	pop	r0
    1f6a:	cf 91       	pop	r28
    1f6c:	df 91       	pop	r29
    1f6e:	08 95       	ret

00001f70 <TIMER2_resetTimer>:

         /*------------------- Description --------------------
                  Function to reset timer to 0 again
          ----------------------------------------------------*/
void TIMER2_resetTimer(void)
{
    1f70:	df 93       	push	r29
    1f72:	cf 93       	push	r28
    1f74:	cd b7       	in	r28, 0x3d	; 61
    1f76:	de b7       	in	r29, 0x3e	; 62
	TCNT2 = 0;
    1f78:	e4 e4       	ldi	r30, 0x44	; 68
    1f7a:	f0 e0       	ldi	r31, 0x00	; 0
    1f7c:	10 82       	st	Z, r1
}
    1f7e:	cf 91       	pop	r28
    1f80:	df 91       	pop	r29
    1f82:	08 95       	ret

00001f84 <TIMER2_stopTimer>:

         /*------------------- Description --------------------
              Function to stop timer (Set Clock to NO_CLOCK)
          ----------------------------------------------------*/
void TIMER2_stopTimer(void)
{
    1f84:	df 93       	push	r29
    1f86:	cf 93       	push	r28
    1f88:	cd b7       	in	r28, 0x3d	; 61
    1f8a:	de b7       	in	r29, 0x3e	; 62
	/* Clear Clock Bits */
	TCCR2 &= 0xF8;
    1f8c:	a5 e4       	ldi	r26, 0x45	; 69
    1f8e:	b0 e0       	ldi	r27, 0x00	; 0
    1f90:	e5 e4       	ldi	r30, 0x45	; 69
    1f92:	f0 e0       	ldi	r31, 0x00	; 0
    1f94:	80 81       	ld	r24, Z
    1f96:	88 7f       	andi	r24, 0xF8	; 248
    1f98:	8c 93       	st	X, r24
}
    1f9a:	cf 91       	pop	r28
    1f9c:	df 91       	pop	r29
    1f9e:	08 95       	ret

00001fa0 <TIMER2_restartTimer>:

         /*------------------- Description --------------------
          Function to start timer (Set Clock to g_TIMER2_Clock)
          ----------------------------------------------------*/
void TIMER2_restartTimer(void)
{
    1fa0:	df 93       	push	r29
    1fa2:	cf 93       	push	r28
    1fa4:	cd b7       	in	r28, 0x3d	; 61
    1fa6:	de b7       	in	r29, 0x3e	; 62
	/* Clear Clock Bits */
	TCCR2 &= 0xF8 ;
    1fa8:	a5 e4       	ldi	r26, 0x45	; 69
    1faa:	b0 e0       	ldi	r27, 0x00	; 0
    1fac:	e5 e4       	ldi	r30, 0x45	; 69
    1fae:	f0 e0       	ldi	r31, 0x00	; 0
    1fb0:	80 81       	ld	r24, Z
    1fb2:	88 7f       	andi	r24, 0xF8	; 248
    1fb4:	8c 93       	st	X, r24

	/* Set Clock Bits */
	TCCR2 |= (g_T2clock << CS00 ) ;
    1fb6:	a5 e4       	ldi	r26, 0x45	; 69
    1fb8:	b0 e0       	ldi	r27, 0x00	; 0
    1fba:	e5 e4       	ldi	r30, 0x45	; 69
    1fbc:	f0 e0       	ldi	r31, 0x00	; 0
    1fbe:	90 81       	ld	r25, Z
    1fc0:	80 91 b4 02 	lds	r24, 0x02B4
    1fc4:	89 2b       	or	r24, r25
    1fc6:	8c 93       	st	X, r24
}
    1fc8:	cf 91       	pop	r28
    1fca:	df 91       	pop	r29
    1fcc:	08 95       	ret

00001fce <TIMER2_ticks>:

         /*------------------- Description --------------------
              Function to change compare value/duty cycle
          ----------------------------------------------------*/
void TIMER2_ticks(const uint8 Ticks)
{
    1fce:	df 93       	push	r29
    1fd0:	cf 93       	push	r28
    1fd2:	0f 92       	push	r0
    1fd4:	cd b7       	in	r28, 0x3d	; 61
    1fd6:	de b7       	in	r29, 0x3e	; 62
    1fd8:	89 83       	std	Y+1, r24	; 0x01
	OCR2 = Ticks;
    1fda:	e3 e4       	ldi	r30, 0x43	; 67
    1fdc:	f0 e0       	ldi	r31, 0x00	; 0
    1fde:	89 81       	ldd	r24, Y+1	; 0x01
    1fe0:	80 83       	st	Z, r24
}
    1fe2:	0f 90       	pop	r0
    1fe4:	cf 91       	pop	r28
    1fe6:	df 91       	pop	r29
    1fe8:	08 95       	ret

00001fea <TIMER2_callBack>:

         /*------------------- Description --------------------
             Function to call back function to be use in ISR
          ----------------------------------------------------*/
void TIMER2_callBack (void (*ptr)(void))
{
    1fea:	df 93       	push	r29
    1fec:	cf 93       	push	r28
    1fee:	00 d0       	rcall	.+0      	; 0x1ff0 <TIMER2_callBack+0x6>
    1ff0:	cd b7       	in	r28, 0x3d	; 61
    1ff2:	de b7       	in	r29, 0x3e	; 62
    1ff4:	9a 83       	std	Y+2, r25	; 0x02
    1ff6:	89 83       	std	Y+1, r24	; 0x01
	/* Save the address of the function to be Called back  in a global variable */
	g_TIMER2_callBackPtr = ptr;
    1ff8:	89 81       	ldd	r24, Y+1	; 0x01
    1ffa:	9a 81       	ldd	r25, Y+2	; 0x02
    1ffc:	90 93 ad 02 	sts	0x02AD, r25
    2000:	80 93 ac 02 	sts	0x02AC, r24
}
    2004:	0f 90       	pop	r0
    2006:	0f 90       	pop	r0
    2008:	cf 91       	pop	r28
    200a:	df 91       	pop	r29
    200c:	08 95       	ret

0000200e <TIMER2_deinit>:

         /*------------------- Description --------------------
             Function to call back function to be use in ISR
          ----------------------------------------------------*/
void TIMER2_deinit (void)
{
    200e:	df 93       	push	r29
    2010:	cf 93       	push	r28
    2012:	cd b7       	in	r28, 0x3d	; 61
    2014:	de b7       	in	r29, 0x3e	; 62
	TCCR2 = 0x00;
    2016:	e5 e4       	ldi	r30, 0x45	; 69
    2018:	f0 e0       	ldi	r31, 0x00	; 0
    201a:	10 82       	st	Z, r1
}
    201c:	cf 91       	pop	r28
    201e:	df 91       	pop	r29
    2020:	08 95       	ret

00002022 <TIMER1_init>:
 * 	4. Set OC1A/OC1B Pin Mode in Square Mode
 * 	5. Enable the Timer Normal-Compare Interrupt.
 * 	6. Initialize TIMER1 Registers
 */
void TIMER1_init(TIMER_ConfigType *Config_ptr)
{
    2022:	df 93       	push	r29
    2024:	cf 93       	push	r28
    2026:	00 d0       	rcall	.+0      	; 0x2028 <TIMER1_init+0x6>
    2028:	cd b7       	in	r28, 0x3d	; 61
    202a:	de b7       	in	r29, 0x3e	; 62
    202c:	9a 83       	std	Y+2, r25	; 0x02
    202e:	89 83       	std	Y+1, r24	; 0x01
	/* set a global variable for clock to use it in
	 * restart timer function */
	g_T1clock = Config_ptr->clock ;
    2030:	e9 81       	ldd	r30, Y+1	; 0x01
    2032:	fa 81       	ldd	r31, Y+2	; 0x02
    2034:	80 81       	ld	r24, Z
    2036:	80 93 b3 02 	sts	0x02B3, r24

	/* Set TIMER1 In Normal Mode */
	if (Config_ptr->mode == NORMAL)
    203a:	e9 81       	ldd	r30, Y+1	; 0x01
    203c:	fa 81       	ldd	r31, Y+2	; 0x02
    203e:	81 81       	ldd	r24, Z+1	; 0x01
    2040:	88 23       	and	r24, r24
    2042:	b1 f4       	brne	.+44     	; 0x2070 <TIMER1_init+0x4e>
	{
		/* Set Timer initial value to 0 */
		TCNT1 = 0;
    2044:	ec e4       	ldi	r30, 0x4C	; 76
    2046:	f0 e0       	ldi	r31, 0x00	; 0
    2048:	11 82       	std	Z+1, r1	; 0x01
    204a:	10 82       	st	Z, r1

		/*  Enable TIMER1 Overflow Interrupt */
		TIMSK |= (1<<TOIE1);
    204c:	a7 e5       	ldi	r26, 0x57	; 87
    204e:	b0 e0       	ldi	r27, 0x00	; 0
    2050:	e7 e5       	ldi	r30, 0x57	; 87
    2052:	f0 e0       	ldi	r31, 0x00	; 0
    2054:	80 81       	ld	r24, Z
    2056:	84 60       	ori	r24, 0x04	; 4
    2058:	8c 93       	st	X, r24
		 * 4. clock 		=> CS12 & CS11 & CS10
		 * TCCR1A => COM1A1 COM1A0 COM1B1 COM1B0 FOC1A FOC1B WGM11 WGM10
		 * TCCR1B => ICNC1 ICES1  WGM13 WGM12 CS12 CS11 CS10
		 */

		TCCR1C = (1<<FOC1A) | (1<<FOC1B) | (1<<FOC1C) ;
    205a:	ea e7       	ldi	r30, 0x7A	; 122
    205c:	f0 e0       	ldi	r31, 0x00	; 0
    205e:	80 ee       	ldi	r24, 0xE0	; 224
    2060:	80 83       	st	Z, r24
		TCCR1B = ((Config_ptr->clock) << CS10) ;
    2062:	ae e4       	ldi	r26, 0x4E	; 78
    2064:	b0 e0       	ldi	r27, 0x00	; 0
    2066:	e9 81       	ldd	r30, Y+1	; 0x01
    2068:	fa 81       	ldd	r31, Y+2	; 0x02
    206a:	80 81       	ld	r24, Z
    206c:	8c 93       	st	X, r24
    206e:	58 c1       	rjmp	.+688    	; 0x2320 <TIMER1_init+0x2fe>
	}

	/* Set TIMER1 In Compare Mode with OCR1A Value */
	else if (Config_ptr->mode == COMP)
    2070:	e9 81       	ldd	r30, Y+1	; 0x01
    2072:	fa 81       	ldd	r31, Y+2	; 0x02
    2074:	81 81       	ldd	r24, Z+1	; 0x01
    2076:	82 30       	cpi	r24, 0x02	; 2
    2078:	09 f0       	breq	.+2      	; 0x207c <TIMER1_init+0x5a>
    207a:	63 c0       	rjmp	.+198    	; 0x2142 <TIMER1_init+0x120>
	{

		/* Channels interrupt Enable */
		TIMSK |= (1 << OCIE1A) | (1 << OCIE1B) | (1 << OCIE1C);
    207c:	a7 e5       	ldi	r26, 0x57	; 87
    207e:	b0 e0       	ldi	r27, 0x00	; 0
    2080:	e7 e5       	ldi	r30, 0x57	; 87
    2082:	f0 e0       	ldi	r31, 0x00	; 0
    2084:	80 81       	ld	r24, Z
    2086:	89 61       	ori	r24, 0x19	; 25
    2088:	8c 93       	st	X, r24

		/* Initial Value of The Timer TCNT*/
		TCNT1 = 0;
    208a:	ec e4       	ldi	r30, 0x4C	; 76
    208c:	f0 e0       	ldi	r31, 0x00	; 0
    208e:	11 82       	std	Z+1, r1	; 0x01
    2090:	10 82       	st	Z, r1

		/* Compare Value for Channel A */
		OCR1A = Config_ptr->OCRValue;
    2092:	aa e4       	ldi	r26, 0x4A	; 74
    2094:	b0 e0       	ldi	r27, 0x00	; 0
    2096:	e9 81       	ldd	r30, Y+1	; 0x01
    2098:	fa 81       	ldd	r31, Y+2	; 0x02
    209a:	82 81       	ldd	r24, Z+2	; 0x02
    209c:	93 81       	ldd	r25, Z+3	; 0x03
    209e:	11 96       	adiw	r26, 0x01	; 1
    20a0:	9c 93       	st	X, r25
    20a2:	8e 93       	st	-X, r24
		/* Compare Value for Channel B */
		OCR1B = Config_ptr->OCR1BValue;
    20a4:	a8 e4       	ldi	r26, 0x48	; 72
    20a6:	b0 e0       	ldi	r27, 0x00	; 0
    20a8:	e9 81       	ldd	r30, Y+1	; 0x01
    20aa:	fa 81       	ldd	r31, Y+2	; 0x02
    20ac:	85 81       	ldd	r24, Z+5	; 0x05
    20ae:	96 81       	ldd	r25, Z+6	; 0x06
    20b0:	11 96       	adiw	r26, 0x01	; 1
    20b2:	9c 93       	st	X, r25
    20b4:	8e 93       	st	-X, r24
		/* Compare Value for Channel C */
		OCR1C = Config_ptr->OCR1CValue;
    20b6:	a8 e7       	ldi	r26, 0x78	; 120
    20b8:	b0 e0       	ldi	r27, 0x00	; 0
    20ba:	e9 81       	ldd	r30, Y+1	; 0x01
    20bc:	fa 81       	ldd	r31, Y+2	; 0x02
    20be:	80 85       	ldd	r24, Z+8	; 0x08
    20c0:	91 85       	ldd	r25, Z+9	; 0x09
    20c2:	11 96       	adiw	r26, 0x01	; 1
    20c4:	9c 93       	st	X, r25
    20c6:	8e 93       	st	-X, r24
		/* using ICR1 as Top Value for Duty Cycle for all Channels
		 * Duty Cycle for PWM Mode = OCR1x/ICR1 */
		ICR1 = Config_ptr->ICR1Value;
    20c8:	a6 e4       	ldi	r26, 0x46	; 70
    20ca:	b0 e0       	ldi	r27, 0x00	; 0
    20cc:	e9 81       	ldd	r30, Y+1	; 0x01
    20ce:	fa 81       	ldd	r31, Y+2	; 0x02
    20d0:	83 85       	ldd	r24, Z+11	; 0x0b
    20d2:	94 85       	ldd	r25, Z+12	; 0x0c
    20d4:	11 96       	adiw	r26, 0x01	; 1
    20d6:	9c 93       	st	X, r25
    20d8:	8e 93       	st	-X, r24
		 * TCCR1A => COM1A1 COM1A0 COM1B1 COM1B0 COM1C1 COM1C0 WGM11 WGM10
		 * TCCR1B => ICNC1 ICES1  WGM13 WGM12 CS12 CS11 CS10
		 * TCCR1C => FOC1A FOC1B FOC1C
		 */

		TCCR1A = ((Config_ptr->OC) << COM1A0) | ((Config_ptr->OC1B) << COM1B0)
    20da:	af e4       	ldi	r26, 0x4F	; 79
    20dc:	b0 e0       	ldi	r27, 0x00	; 0
    20de:	e9 81       	ldd	r30, Y+1	; 0x01
    20e0:	fa 81       	ldd	r31, Y+2	; 0x02
    20e2:	84 81       	ldd	r24, Z+4	; 0x04
    20e4:	88 2f       	mov	r24, r24
    20e6:	90 e0       	ldi	r25, 0x00	; 0
    20e8:	00 24       	eor	r0, r0
    20ea:	96 95       	lsr	r25
    20ec:	87 95       	ror	r24
    20ee:	07 94       	ror	r0
    20f0:	96 95       	lsr	r25
    20f2:	87 95       	ror	r24
    20f4:	07 94       	ror	r0
    20f6:	98 2f       	mov	r25, r24
    20f8:	80 2d       	mov	r24, r0
    20fa:	28 2f       	mov	r18, r24
    20fc:	e9 81       	ldd	r30, Y+1	; 0x01
    20fe:	fa 81       	ldd	r31, Y+2	; 0x02
    2100:	87 81       	ldd	r24, Z+7	; 0x07
    2102:	88 2f       	mov	r24, r24
    2104:	90 e0       	ldi	r25, 0x00	; 0
    2106:	82 95       	swap	r24
    2108:	92 95       	swap	r25
    210a:	90 7f       	andi	r25, 0xF0	; 240
    210c:	98 27       	eor	r25, r24
    210e:	80 7f       	andi	r24, 0xF0	; 240
    2110:	98 27       	eor	r25, r24
    2112:	28 2b       	or	r18, r24
    2114:	e9 81       	ldd	r30, Y+1	; 0x01
    2116:	fa 81       	ldd	r31, Y+2	; 0x02
    2118:	82 85       	ldd	r24, Z+10	; 0x0a
    211a:	88 2f       	mov	r24, r24
    211c:	90 e0       	ldi	r25, 0x00	; 0
    211e:	88 0f       	add	r24, r24
    2120:	99 1f       	adc	r25, r25
    2122:	88 0f       	add	r24, r24
    2124:	99 1f       	adc	r25, r25
    2126:	82 2b       	or	r24, r18
    2128:	8c 93       	st	X, r24
				| ((Config_ptr->OC1C) << COM1C0);
		TCCR1B = (1 << WGM12) | ((Config_ptr->clock) << CS10);
    212a:	ae e4       	ldi	r26, 0x4E	; 78
    212c:	b0 e0       	ldi	r27, 0x00	; 0
    212e:	e9 81       	ldd	r30, Y+1	; 0x01
    2130:	fa 81       	ldd	r31, Y+2	; 0x02
    2132:	80 81       	ld	r24, Z
    2134:	88 60       	ori	r24, 0x08	; 8
    2136:	8c 93       	st	X, r24
		TCCR1C = (1 << FOC1A) | (1 << FOC1B) | (1 << FOC1C);
    2138:	ea e7       	ldi	r30, 0x7A	; 122
    213a:	f0 e0       	ldi	r31, 0x00	; 0
    213c:	80 ee       	ldi	r24, 0xE0	; 224
    213e:	80 83       	st	Z, r24
    2140:	ef c0       	rjmp	.+478    	; 0x2320 <TIMER1_init+0x2fe>
	}

	/* Set TIMER1 In CTC Square Wave Mode */
	else if (Config_ptr->mode == CTC)
    2142:	e9 81       	ldd	r30, Y+1	; 0x01
    2144:	fa 81       	ldd	r31, Y+2	; 0x02
    2146:	81 81       	ldd	r24, Z+1	; 0x01
    2148:	81 30       	cpi	r24, 0x01	; 1
    214a:	09 f0       	breq	.+2      	; 0x214e <TIMER1_init+0x12c>
    214c:	6f c0       	rjmp	.+222    	; 0x222c <TIMER1_init+0x20a>
	{
		/* Set pin PB5/OC1A as output pin */
		SET_BIT (DDRB,PB5);
    214e:	a7 e3       	ldi	r26, 0x37	; 55
    2150:	b0 e0       	ldi	r27, 0x00	; 0
    2152:	e7 e3       	ldi	r30, 0x37	; 55
    2154:	f0 e0       	ldi	r31, 0x00	; 0
    2156:	80 81       	ld	r24, Z
    2158:	80 62       	ori	r24, 0x20	; 32
    215a:	8c 93       	st	X, r24
		/* Set pin PB6/OC1B as output pin */
		SET_BIT (DDRB,PB6);
    215c:	a7 e3       	ldi	r26, 0x37	; 55
    215e:	b0 e0       	ldi	r27, 0x00	; 0
    2160:	e7 e3       	ldi	r30, 0x37	; 55
    2162:	f0 e0       	ldi	r31, 0x00	; 0
    2164:	80 81       	ld	r24, Z
    2166:	80 64       	ori	r24, 0x40	; 64
    2168:	8c 93       	st	X, r24
		/* Set pin PB7/OC1A/OC2 as output pin */
		SET_BIT (DDRB,PB7);
    216a:	a7 e3       	ldi	r26, 0x37	; 55
    216c:	b0 e0       	ldi	r27, 0x00	; 0
    216e:	e7 e3       	ldi	r30, 0x37	; 55
    2170:	f0 e0       	ldi	r31, 0x00	; 0
    2172:	80 81       	ld	r24, Z
    2174:	80 68       	ori	r24, 0x80	; 128
    2176:	8c 93       	st	X, r24

		/* Channels interrupt Enable */
		TIMSK |= (1<<OCIE1A) | (1<<OCIE1B) | (1<<OCIE1C);
    2178:	a7 e5       	ldi	r26, 0x57	; 87
    217a:	b0 e0       	ldi	r27, 0x00	; 0
    217c:	e7 e5       	ldi	r30, 0x57	; 87
    217e:	f0 e0       	ldi	r31, 0x00	; 0
    2180:	80 81       	ld	r24, Z
    2182:	89 61       	ori	r24, 0x19	; 25
    2184:	8c 93       	st	X, r24

		/* Initial Value of The Timer TCNT*/
		TCNT1 = 0 ;
    2186:	ec e4       	ldi	r30, 0x4C	; 76
    2188:	f0 e0       	ldi	r31, 0x00	; 0
    218a:	11 82       	std	Z+1, r1	; 0x01
    218c:	10 82       	st	Z, r1

		/* Compare Value for Channel A */
		OCR1A = Config_ptr->OCRValue ;
    218e:	aa e4       	ldi	r26, 0x4A	; 74
    2190:	b0 e0       	ldi	r27, 0x00	; 0
    2192:	e9 81       	ldd	r30, Y+1	; 0x01
    2194:	fa 81       	ldd	r31, Y+2	; 0x02
    2196:	82 81       	ldd	r24, Z+2	; 0x02
    2198:	93 81       	ldd	r25, Z+3	; 0x03
    219a:	11 96       	adiw	r26, 0x01	; 1
    219c:	9c 93       	st	X, r25
    219e:	8e 93       	st	-X, r24
		/* Compare Value for Channel B */
		OCR1B = Config_ptr->OCR1BValue;
    21a0:	a8 e4       	ldi	r26, 0x48	; 72
    21a2:	b0 e0       	ldi	r27, 0x00	; 0
    21a4:	e9 81       	ldd	r30, Y+1	; 0x01
    21a6:	fa 81       	ldd	r31, Y+2	; 0x02
    21a8:	85 81       	ldd	r24, Z+5	; 0x05
    21aa:	96 81       	ldd	r25, Z+6	; 0x06
    21ac:	11 96       	adiw	r26, 0x01	; 1
    21ae:	9c 93       	st	X, r25
    21b0:	8e 93       	st	-X, r24
		/* Compare Value for Channel C */
		OCR1C = Config_ptr->OCR1CValue;
    21b2:	a8 e7       	ldi	r26, 0x78	; 120
    21b4:	b0 e0       	ldi	r27, 0x00	; 0
    21b6:	e9 81       	ldd	r30, Y+1	; 0x01
    21b8:	fa 81       	ldd	r31, Y+2	; 0x02
    21ba:	80 85       	ldd	r24, Z+8	; 0x08
    21bc:	91 85       	ldd	r25, Z+9	; 0x09
    21be:	11 96       	adiw	r26, 0x01	; 1
    21c0:	9c 93       	st	X, r25
    21c2:	8e 93       	st	-X, r24
		 * TCCR1A => COM1A1 COM1A0 COM1B1 COM1B0 COM1C1 COM1C0 WGM11 WGM10
		 * TCCR1B => ICNC1 ICES1  WGM13 WGM12 CS12 CS11 CS10
		 * TCCR1C => FOC1A FOC1B FOC1C
		 */

		TCCR1A = ((Config_ptr->OC) << COM1A0) | ((Config_ptr->OC1B) << COM1B0) | ((Config_ptr->OC1C) << COM1C0);
    21c4:	af e4       	ldi	r26, 0x4F	; 79
    21c6:	b0 e0       	ldi	r27, 0x00	; 0
    21c8:	e9 81       	ldd	r30, Y+1	; 0x01
    21ca:	fa 81       	ldd	r31, Y+2	; 0x02
    21cc:	84 81       	ldd	r24, Z+4	; 0x04
    21ce:	88 2f       	mov	r24, r24
    21d0:	90 e0       	ldi	r25, 0x00	; 0
    21d2:	00 24       	eor	r0, r0
    21d4:	96 95       	lsr	r25
    21d6:	87 95       	ror	r24
    21d8:	07 94       	ror	r0
    21da:	96 95       	lsr	r25
    21dc:	87 95       	ror	r24
    21de:	07 94       	ror	r0
    21e0:	98 2f       	mov	r25, r24
    21e2:	80 2d       	mov	r24, r0
    21e4:	28 2f       	mov	r18, r24
    21e6:	e9 81       	ldd	r30, Y+1	; 0x01
    21e8:	fa 81       	ldd	r31, Y+2	; 0x02
    21ea:	87 81       	ldd	r24, Z+7	; 0x07
    21ec:	88 2f       	mov	r24, r24
    21ee:	90 e0       	ldi	r25, 0x00	; 0
    21f0:	82 95       	swap	r24
    21f2:	92 95       	swap	r25
    21f4:	90 7f       	andi	r25, 0xF0	; 240
    21f6:	98 27       	eor	r25, r24
    21f8:	80 7f       	andi	r24, 0xF0	; 240
    21fa:	98 27       	eor	r25, r24
    21fc:	28 2b       	or	r18, r24
    21fe:	e9 81       	ldd	r30, Y+1	; 0x01
    2200:	fa 81       	ldd	r31, Y+2	; 0x02
    2202:	82 85       	ldd	r24, Z+10	; 0x0a
    2204:	88 2f       	mov	r24, r24
    2206:	90 e0       	ldi	r25, 0x00	; 0
    2208:	88 0f       	add	r24, r24
    220a:	99 1f       	adc	r25, r25
    220c:	88 0f       	add	r24, r24
    220e:	99 1f       	adc	r25, r25
    2210:	82 2b       	or	r24, r18
    2212:	8c 93       	st	X, r24
		TCCR1B = (1<<WGM12) | ((Config_ptr->clock) << CS10) ;
    2214:	ae e4       	ldi	r26, 0x4E	; 78
    2216:	b0 e0       	ldi	r27, 0x00	; 0
    2218:	e9 81       	ldd	r30, Y+1	; 0x01
    221a:	fa 81       	ldd	r31, Y+2	; 0x02
    221c:	80 81       	ld	r24, Z
    221e:	88 60       	ori	r24, 0x08	; 8
    2220:	8c 93       	st	X, r24
		TCCR1C = (1<<FOC1A) | (1<<FOC1B) | (1<<FOC1C);
    2222:	ea e7       	ldi	r30, 0x7A	; 122
    2224:	f0 e0       	ldi	r31, 0x00	; 0
    2226:	80 ee       	ldi	r24, 0xE0	; 224
    2228:	80 83       	st	Z, r24
    222a:	7a c0       	rjmp	.+244    	; 0x2320 <TIMER1_init+0x2fe>
	}

	/* Set TIMER1 In PWM Mode with Duty Cycle */
	else if (Config_ptr->mode == PWM)
    222c:	e9 81       	ldd	r30, Y+1	; 0x01
    222e:	fa 81       	ldd	r31, Y+2	; 0x02
    2230:	81 81       	ldd	r24, Z+1	; 0x01
    2232:	83 30       	cpi	r24, 0x03	; 3
    2234:	09 f0       	breq	.+2      	; 0x2238 <TIMER1_init+0x216>
    2236:	74 c0       	rjmp	.+232    	; 0x2320 <TIMER1_init+0x2fe>
	{
		/* Set pin PB5/OC1A as output pin */
		SET_BIT (DDRB,PB5);
    2238:	a7 e3       	ldi	r26, 0x37	; 55
    223a:	b0 e0       	ldi	r27, 0x00	; 0
    223c:	e7 e3       	ldi	r30, 0x37	; 55
    223e:	f0 e0       	ldi	r31, 0x00	; 0
    2240:	80 81       	ld	r24, Z
    2242:	80 62       	ori	r24, 0x20	; 32
    2244:	8c 93       	st	X, r24
		/* Set pin PB6/OC1B as output pin */
		SET_BIT (DDRB,PB6);
    2246:	a7 e3       	ldi	r26, 0x37	; 55
    2248:	b0 e0       	ldi	r27, 0x00	; 0
    224a:	e7 e3       	ldi	r30, 0x37	; 55
    224c:	f0 e0       	ldi	r31, 0x00	; 0
    224e:	80 81       	ld	r24, Z
    2250:	80 64       	ori	r24, 0x40	; 64
    2252:	8c 93       	st	X, r24
		/* Set pin PB7/OC1A/OC2 as output pin */
		SET_BIT (DDRB,PB7);
    2254:	a7 e3       	ldi	r26, 0x37	; 55
    2256:	b0 e0       	ldi	r27, 0x00	; 0
    2258:	e7 e3       	ldi	r30, 0x37	; 55
    225a:	f0 e0       	ldi	r31, 0x00	; 0
    225c:	80 81       	ld	r24, Z
    225e:	80 68       	ori	r24, 0x80	; 128
    2260:	8c 93       	st	X, r24

		/* Initial Value of The Timer TCNT*/
		TCNT1 = 0 ;
    2262:	ec e4       	ldi	r30, 0x4C	; 76
    2264:	f0 e0       	ldi	r31, 0x00	; 0
    2266:	11 82       	std	Z+1, r1	; 0x01
    2268:	10 82       	st	Z, r1

		TIMSK |= (1<<OCIE1A) | (1<<OCIE1B) | (1<<OCIE1C);
    226a:	a7 e5       	ldi	r26, 0x57	; 87
    226c:	b0 e0       	ldi	r27, 0x00	; 0
    226e:	e7 e5       	ldi	r30, 0x57	; 87
    2270:	f0 e0       	ldi	r31, 0x00	; 0
    2272:	80 81       	ld	r24, Z
    2274:	89 61       	ori	r24, 0x19	; 25
    2276:	8c 93       	st	X, r24

		/* Duty Cycle Value for Channel A */
		OCR1A = Config_ptr->OCRValue;
    2278:	aa e4       	ldi	r26, 0x4A	; 74
    227a:	b0 e0       	ldi	r27, 0x00	; 0
    227c:	e9 81       	ldd	r30, Y+1	; 0x01
    227e:	fa 81       	ldd	r31, Y+2	; 0x02
    2280:	82 81       	ldd	r24, Z+2	; 0x02
    2282:	93 81       	ldd	r25, Z+3	; 0x03
    2284:	11 96       	adiw	r26, 0x01	; 1
    2286:	9c 93       	st	X, r25
    2288:	8e 93       	st	-X, r24
		/* Duty Cycle Value for Channel B */
		OCR1B = Config_ptr->OCR1BValue;
    228a:	a8 e4       	ldi	r26, 0x48	; 72
    228c:	b0 e0       	ldi	r27, 0x00	; 0
    228e:	e9 81       	ldd	r30, Y+1	; 0x01
    2290:	fa 81       	ldd	r31, Y+2	; 0x02
    2292:	85 81       	ldd	r24, Z+5	; 0x05
    2294:	96 81       	ldd	r25, Z+6	; 0x06
    2296:	11 96       	adiw	r26, 0x01	; 1
    2298:	9c 93       	st	X, r25
    229a:	8e 93       	st	-X, r24
		/* Duty Cycle Value for Channel C */
		OCR1C = Config_ptr->OCR1CValue;
    229c:	a8 e7       	ldi	r26, 0x78	; 120
    229e:	b0 e0       	ldi	r27, 0x00	; 0
    22a0:	e9 81       	ldd	r30, Y+1	; 0x01
    22a2:	fa 81       	ldd	r31, Y+2	; 0x02
    22a4:	80 85       	ldd	r24, Z+8	; 0x08
    22a6:	91 85       	ldd	r25, Z+9	; 0x09
    22a8:	11 96       	adiw	r26, 0x01	; 1
    22aa:	9c 93       	st	X, r25
    22ac:	8e 93       	st	-X, r24

		/* using ICR1 as Top Value for Duty Cycle for all Channels
		 * Duty Cycle for PWM Mode = OCR1x/ICR1 */
		ICR1 = Config_ptr->ICR1Value;
    22ae:	a6 e4       	ldi	r26, 0x46	; 70
    22b0:	b0 e0       	ldi	r27, 0x00	; 0
    22b2:	e9 81       	ldd	r30, Y+1	; 0x01
    22b4:	fa 81       	ldd	r31, Y+2	; 0x02
    22b6:	83 85       	ldd	r24, Z+11	; 0x0b
    22b8:	94 85       	ldd	r25, Z+12	; 0x0c
    22ba:	11 96       	adiw	r26, 0x01	; 1
    22bc:	9c 93       	st	X, r25
    22be:	8e 93       	st	-X, r24
		 * 4. clock 		=> CS12 & CS11 & CS10
		 * TCCR1A => COM1A1 COM1A0 COM1B1 COM1B0 COM1C1 COM1C0 WGM11 WGM10
		 * TCCR1B => ICNC1 ICES1  WGM13 WGM12 CS12 CS11 CS10
		 *
		 */
		TCCR1A = ((Config_ptr->OC) << COM1A0) | ((Config_ptr->OC1B) << COM1B0)
    22c0:	af e4       	ldi	r26, 0x4F	; 79
    22c2:	b0 e0       	ldi	r27, 0x00	; 0
    22c4:	e9 81       	ldd	r30, Y+1	; 0x01
    22c6:	fa 81       	ldd	r31, Y+2	; 0x02
    22c8:	84 81       	ldd	r24, Z+4	; 0x04
    22ca:	88 2f       	mov	r24, r24
    22cc:	90 e0       	ldi	r25, 0x00	; 0
    22ce:	00 24       	eor	r0, r0
    22d0:	96 95       	lsr	r25
    22d2:	87 95       	ror	r24
    22d4:	07 94       	ror	r0
    22d6:	96 95       	lsr	r25
    22d8:	87 95       	ror	r24
    22da:	07 94       	ror	r0
    22dc:	98 2f       	mov	r25, r24
    22de:	80 2d       	mov	r24, r0
    22e0:	28 2f       	mov	r18, r24
    22e2:	e9 81       	ldd	r30, Y+1	; 0x01
    22e4:	fa 81       	ldd	r31, Y+2	; 0x02
    22e6:	87 81       	ldd	r24, Z+7	; 0x07
    22e8:	88 2f       	mov	r24, r24
    22ea:	90 e0       	ldi	r25, 0x00	; 0
    22ec:	82 95       	swap	r24
    22ee:	92 95       	swap	r25
    22f0:	90 7f       	andi	r25, 0xF0	; 240
    22f2:	98 27       	eor	r25, r24
    22f4:	80 7f       	andi	r24, 0xF0	; 240
    22f6:	98 27       	eor	r25, r24
    22f8:	28 2b       	or	r18, r24
    22fa:	e9 81       	ldd	r30, Y+1	; 0x01
    22fc:	fa 81       	ldd	r31, Y+2	; 0x02
    22fe:	82 85       	ldd	r24, Z+10	; 0x0a
    2300:	88 2f       	mov	r24, r24
    2302:	90 e0       	ldi	r25, 0x00	; 0
    2304:	88 0f       	add	r24, r24
    2306:	99 1f       	adc	r25, r25
    2308:	88 0f       	add	r24, r24
    230a:	99 1f       	adc	r25, r25
    230c:	82 2b       	or	r24, r18
    230e:	82 60       	ori	r24, 0x02	; 2
    2310:	8c 93       	st	X, r24
				|((Config_ptr->OC1C) << COM1C0) | (1<<WGM11);

		TCCR1B = (1<<WGM13) | (1<<WGM12) | ((Config_ptr->clock) << CS10) ;
    2312:	ae e4       	ldi	r26, 0x4E	; 78
    2314:	b0 e0       	ldi	r27, 0x00	; 0
    2316:	e9 81       	ldd	r30, Y+1	; 0x01
    2318:	fa 81       	ldd	r31, Y+2	; 0x02
    231a:	80 81       	ld	r24, Z
    231c:	88 61       	ori	r24, 0x18	; 24
    231e:	8c 93       	st	X, r24
	}
}
    2320:	0f 90       	pop	r0
    2322:	0f 90       	pop	r0
    2324:	cf 91       	pop	r28
    2326:	df 91       	pop	r29
    2328:	08 95       	ret

0000232a <TIMER1_resetTimer>:

/*
 * Description: Function to clear the TIMER1 Value to start count from ZERO
 */
void TIMER1_resetTimer(void)
{
    232a:	df 93       	push	r29
    232c:	cf 93       	push	r28
    232e:	cd b7       	in	r28, 0x3d	; 61
    2330:	de b7       	in	r29, 0x3e	; 62
	TCNT1 = 0;
    2332:	ec e4       	ldi	r30, 0x4C	; 76
    2334:	f0 e0       	ldi	r31, 0x00	; 0
    2336:	11 82       	std	Z+1, r1	; 0x01
    2338:	10 82       	st	Z, r1
}
    233a:	cf 91       	pop	r28
    233c:	df 91       	pop	r29
    233e:	08 95       	ret

00002340 <TIMER1_stopTimer>:
 * Description: Function to Stop the TIMER1
 * CLEAR CS12 CS11 CS10
 * TCCR1B => ICNC1 ICES1  WGM13 WGM12 CS12 CS11 CS10
 */
void TIMER1_stopTimer(void)
{
    2340:	df 93       	push	r29
    2342:	cf 93       	push	r28
    2344:	cd b7       	in	r28, 0x3d	; 61
    2346:	de b7       	in	r29, 0x3e	; 62
	/* Clear Clock Bits */
	TCCR1B &= 0xF8 ;
    2348:	ae e4       	ldi	r26, 0x4E	; 78
    234a:	b0 e0       	ldi	r27, 0x00	; 0
    234c:	ee e4       	ldi	r30, 0x4E	; 78
    234e:	f0 e0       	ldi	r31, 0x00	; 0
    2350:	80 81       	ld	r24, Z
    2352:	88 7f       	andi	r24, 0xF8	; 248
    2354:	8c 93       	st	X, r24
}
    2356:	cf 91       	pop	r28
    2358:	df 91       	pop	r29
    235a:	08 95       	ret

0000235c <TIMER1_restartTimer>:
 * Description: Function to Restart the TIMER1
 * CLEAR CS12 CS11 CS10
 * TCCR1B => ICNC1 ICES1  WGM13 WGM12 CS12 CS11 CS10
 */
void TIMER1_restartTimer(void)
{
    235c:	df 93       	push	r29
    235e:	cf 93       	push	r28
    2360:	cd b7       	in	r28, 0x3d	; 61
    2362:	de b7       	in	r29, 0x3e	; 62
	/* Clear Clock Bits */
	TCCR1B &= 0xF8 ;
    2364:	ae e4       	ldi	r26, 0x4E	; 78
    2366:	b0 e0       	ldi	r27, 0x00	; 0
    2368:	ee e4       	ldi	r30, 0x4E	; 78
    236a:	f0 e0       	ldi	r31, 0x00	; 0
    236c:	80 81       	ld	r24, Z
    236e:	88 7f       	andi	r24, 0xF8	; 248
    2370:	8c 93       	st	X, r24

	/* Set Clock Bits */
	TCCR1B |= ( g_T1clock << CS10) ;
    2372:	ae e4       	ldi	r26, 0x4E	; 78
    2374:	b0 e0       	ldi	r27, 0x00	; 0
    2376:	ee e4       	ldi	r30, 0x4E	; 78
    2378:	f0 e0       	ldi	r31, 0x00	; 0
    237a:	90 81       	ld	r25, Z
    237c:	80 91 b3 02 	lds	r24, 0x02B3
    2380:	89 2b       	or	r24, r25
    2382:	8c 93       	st	X, r24
}
    2384:	cf 91       	pop	r28
    2386:	df 91       	pop	r29
    2388:	08 95       	ret

0000238a <TIMER1_Ticks>:
/*
 * Description: Function to Change Ticks (Compare Value) of Timer
 * 				using also to Change Duty Cycle in PWM Mode
 */
void TIMER1_Ticks(const uint16 Ticks1A, const uint16 Ticks1B)
{
    238a:	df 93       	push	r29
    238c:	cf 93       	push	r28
    238e:	00 d0       	rcall	.+0      	; 0x2390 <TIMER1_Ticks+0x6>
    2390:	00 d0       	rcall	.+0      	; 0x2392 <TIMER1_Ticks+0x8>
    2392:	cd b7       	in	r28, 0x3d	; 61
    2394:	de b7       	in	r29, 0x3e	; 62
    2396:	9a 83       	std	Y+2, r25	; 0x02
    2398:	89 83       	std	Y+1, r24	; 0x01
    239a:	7c 83       	std	Y+4, r23	; 0x04
    239c:	6b 83       	std	Y+3, r22	; 0x03
	OCR1A = Ticks1A;
    239e:	ea e4       	ldi	r30, 0x4A	; 74
    23a0:	f0 e0       	ldi	r31, 0x00	; 0
    23a2:	89 81       	ldd	r24, Y+1	; 0x01
    23a4:	9a 81       	ldd	r25, Y+2	; 0x02
    23a6:	91 83       	std	Z+1, r25	; 0x01
    23a8:	80 83       	st	Z, r24
	OCR1B = Ticks1B;
    23aa:	e8 e4       	ldi	r30, 0x48	; 72
    23ac:	f0 e0       	ldi	r31, 0x00	; 0
    23ae:	8b 81       	ldd	r24, Y+3	; 0x03
    23b0:	9c 81       	ldd	r25, Y+4	; 0x04
    23b2:	91 83       	std	Z+1, r25	; 0x01
    23b4:	80 83       	st	Z, r24
}
    23b6:	0f 90       	pop	r0
    23b8:	0f 90       	pop	r0
    23ba:	0f 90       	pop	r0
    23bc:	0f 90       	pop	r0
    23be:	cf 91       	pop	r28
    23c0:	df 91       	pop	r29
    23c2:	08 95       	ret

000023c4 <TIMER1_setCallBack>:

/*
 * Description: Function to set the Call Back function address for TIMER2 .
 */
void TIMER1_setCallBack(void(*a_ptr)(void))
{
    23c4:	df 93       	push	r29
    23c6:	cf 93       	push	r28
    23c8:	00 d0       	rcall	.+0      	; 0x23ca <TIMER1_setCallBack+0x6>
    23ca:	cd b7       	in	r28, 0x3d	; 61
    23cc:	de b7       	in	r29, 0x3e	; 62
    23ce:	9a 83       	std	Y+2, r25	; 0x02
    23d0:	89 83       	std	Y+1, r24	; 0x01
	/* Save the address of the Call back function in a global variable */
	g_TIMER1_callBackPtr = a_ptr;
    23d2:	89 81       	ldd	r24, Y+1	; 0x01
    23d4:	9a 81       	ldd	r25, Y+2	; 0x02
    23d6:	90 93 af 02 	sts	0x02AF, r25
    23da:	80 93 ae 02 	sts	0x02AE, r24
}
    23de:	0f 90       	pop	r0
    23e0:	0f 90       	pop	r0
    23e2:	cf 91       	pop	r28
    23e4:	df 91       	pop	r29
    23e6:	08 95       	ret

000023e8 <TIMER1_deinit>:

         /*------------------- Description --------------------
           Function to cancel the initializations of the timer
          ----------------------------------------------------*/
void TIMER1_deinit (void)
{
    23e8:	df 93       	push	r29
    23ea:	cf 93       	push	r28
    23ec:	cd b7       	in	r28, 0x3d	; 61
    23ee:	de b7       	in	r29, 0x3e	; 62
	TCCR1A = 0x00;
    23f0:	ef e4       	ldi	r30, 0x4F	; 79
    23f2:	f0 e0       	ldi	r31, 0x00	; 0
    23f4:	10 82       	st	Z, r1
	TCCR1B = 0x00;
    23f6:	ee e4       	ldi	r30, 0x4E	; 78
    23f8:	f0 e0       	ldi	r31, 0x00	; 0
    23fa:	10 82       	st	Z, r1
	TCCR1C = 0x00;
    23fc:	ea e7       	ldi	r30, 0x7A	; 122
    23fe:	f0 e0       	ldi	r31, 0x00	; 0
    2400:	10 82       	st	Z, r1
}
    2402:	cf 91       	pop	r28
    2404:	df 91       	pop	r29
    2406:	08 95       	ret

00002408 <TIMER3_init>:
 * 	4. Set OC1A/OC1B Pin Mode in Square Mode
 * 	5. Enable the Timer Normal-Compare Interrupt.
 * 	6. Initialize TIMER1 Registers
 */
void TIMER3_init(TIMER_ConfigType *Config_ptr)
{
    2408:	df 93       	push	r29
    240a:	cf 93       	push	r28
    240c:	00 d0       	rcall	.+0      	; 0x240e <TIMER3_init+0x6>
    240e:	cd b7       	in	r28, 0x3d	; 61
    2410:	de b7       	in	r29, 0x3e	; 62
    2412:	9a 83       	std	Y+2, r25	; 0x02
    2414:	89 83       	std	Y+1, r24	; 0x01
	/* set a global variable for clock to use it in
	 * restart timer function */
	g_T3clock = Config_ptr->clock ;
    2416:	e9 81       	ldd	r30, Y+1	; 0x01
    2418:	fa 81       	ldd	r31, Y+2	; 0x02
    241a:	80 81       	ld	r24, Z
    241c:	80 93 b5 02 	sts	0x02B5, r24

	/* Set TIMER1 In Normal Mode */
	if (Config_ptr->mode == NORMAL)
    2420:	e9 81       	ldd	r30, Y+1	; 0x01
    2422:	fa 81       	ldd	r31, Y+2	; 0x02
    2424:	81 81       	ldd	r24, Z+1	; 0x01
    2426:	88 23       	and	r24, r24
    2428:	b1 f4       	brne	.+44     	; 0x2456 <TIMER3_init+0x4e>
	{
		/* Set Timer initial value to 0 */
		TCNT3 = 0;
    242a:	e8 e8       	ldi	r30, 0x88	; 136
    242c:	f0 e0       	ldi	r31, 0x00	; 0
    242e:	11 82       	std	Z+1, r1	; 0x01
    2430:	10 82       	st	Z, r1

		/*  Enable TIMER3 Overflow Interrupt */
		TIMSK |= (1<<TOIE3);
    2432:	a7 e5       	ldi	r26, 0x57	; 87
    2434:	b0 e0       	ldi	r27, 0x00	; 0
    2436:	e7 e5       	ldi	r30, 0x57	; 87
    2438:	f0 e0       	ldi	r31, 0x00	; 0
    243a:	80 81       	ld	r24, Z
    243c:	84 60       	ori	r24, 0x04	; 4
    243e:	8c 93       	st	X, r24
		 * 4. clock 		=> CS32 & CS31 & CS30
		 * TCCR3A => COM3A1 COM3A0 COM3B1 COM3B0 FOC3A FOC3B WGM31 WGM30
		 * TCCR3B => ICNC3 ICES3  WGM33 WGM32 CS32 CS31 CS30
		 */

		TCCR3C = (1<<FOC3A) | (1<<FOC3B) | (1<<FOC3C) ;
    2440:	ec e8       	ldi	r30, 0x8C	; 140
    2442:	f0 e0       	ldi	r31, 0x00	; 0
    2444:	80 ee       	ldi	r24, 0xE0	; 224
    2446:	80 83       	st	Z, r24
		TCCR3B = ((Config_ptr->clock) << CS30) ;
    2448:	aa e8       	ldi	r26, 0x8A	; 138
    244a:	b0 e0       	ldi	r27, 0x00	; 0
    244c:	e9 81       	ldd	r30, Y+1	; 0x01
    244e:	fa 81       	ldd	r31, Y+2	; 0x02
    2450:	80 81       	ld	r24, Z
    2452:	8c 93       	st	X, r24
    2454:	64 c1       	rjmp	.+712    	; 0x271e <TIMER3_init+0x316>
	}

	/* Set TIMER3 In Compare Mode with OCR1A Value */
	else if (Config_ptr->mode == COMP)
    2456:	e9 81       	ldd	r30, Y+1	; 0x01
    2458:	fa 81       	ldd	r31, Y+2	; 0x02
    245a:	81 81       	ldd	r24, Z+1	; 0x01
    245c:	82 30       	cpi	r24, 0x02	; 2
    245e:	09 f0       	breq	.+2      	; 0x2462 <TIMER3_init+0x5a>
    2460:	6f c0       	rjmp	.+222    	; 0x2540 <TIMER3_init+0x138>
	{
		/* Set pin PE3/OC3A as output pin */
		SET_BIT (DDRE,PE3);
    2462:	a2 e2       	ldi	r26, 0x22	; 34
    2464:	b0 e0       	ldi	r27, 0x00	; 0
    2466:	e2 e2       	ldi	r30, 0x22	; 34
    2468:	f0 e0       	ldi	r31, 0x00	; 0
    246a:	80 81       	ld	r24, Z
    246c:	88 60       	ori	r24, 0x08	; 8
    246e:	8c 93       	st	X, r24
		/* Set pin PE4/OC3B/INT4 as output pin */
		SET_BIT (DDRE,PE4);
    2470:	a2 e2       	ldi	r26, 0x22	; 34
    2472:	b0 e0       	ldi	r27, 0x00	; 0
    2474:	e2 e2       	ldi	r30, 0x22	; 34
    2476:	f0 e0       	ldi	r31, 0x00	; 0
    2478:	80 81       	ld	r24, Z
    247a:	80 61       	ori	r24, 0x10	; 16
    247c:	8c 93       	st	X, r24
		/* Set pin PE5/OC3C/INT5 as output pin */
		SET_BIT (DDRE,PE5);
    247e:	a2 e2       	ldi	r26, 0x22	; 34
    2480:	b0 e0       	ldi	r27, 0x00	; 0
    2482:	e2 e2       	ldi	r30, 0x22	; 34
    2484:	f0 e0       	ldi	r31, 0x00	; 0
    2486:	80 81       	ld	r24, Z
    2488:	80 62       	ori	r24, 0x20	; 32
    248a:	8c 93       	st	X, r24

		/* Channels interrupt Enable */
		TIMSK |= (1<<OCIE3A) | (1<<OCIE3B) | (1<<OCIE3C);
    248c:	a7 e5       	ldi	r26, 0x57	; 87
    248e:	b0 e0       	ldi	r27, 0x00	; 0
    2490:	e7 e5       	ldi	r30, 0x57	; 87
    2492:	f0 e0       	ldi	r31, 0x00	; 0
    2494:	80 81       	ld	r24, Z
    2496:	8a 61       	ori	r24, 0x1A	; 26
    2498:	8c 93       	st	X, r24

		/* Initial Value of The Timer TCNT*/
		TCNT3 = 0 ;
    249a:	e8 e8       	ldi	r30, 0x88	; 136
    249c:	f0 e0       	ldi	r31, 0x00	; 0
    249e:	11 82       	std	Z+1, r1	; 0x01
    24a0:	10 82       	st	Z, r1

		/* Compare Value for Channel A */
		OCR3A = Config_ptr->OCRValue ;
    24a2:	a6 e8       	ldi	r26, 0x86	; 134
    24a4:	b0 e0       	ldi	r27, 0x00	; 0
    24a6:	e9 81       	ldd	r30, Y+1	; 0x01
    24a8:	fa 81       	ldd	r31, Y+2	; 0x02
    24aa:	82 81       	ldd	r24, Z+2	; 0x02
    24ac:	93 81       	ldd	r25, Z+3	; 0x03
    24ae:	11 96       	adiw	r26, 0x01	; 1
    24b0:	9c 93       	st	X, r25
    24b2:	8e 93       	st	-X, r24
		/* Compare Value for Channel B */
		OCR3B = Config_ptr->OCR1BValue;
    24b4:	a4 e8       	ldi	r26, 0x84	; 132
    24b6:	b0 e0       	ldi	r27, 0x00	; 0
    24b8:	e9 81       	ldd	r30, Y+1	; 0x01
    24ba:	fa 81       	ldd	r31, Y+2	; 0x02
    24bc:	85 81       	ldd	r24, Z+5	; 0x05
    24be:	96 81       	ldd	r25, Z+6	; 0x06
    24c0:	11 96       	adiw	r26, 0x01	; 1
    24c2:	9c 93       	st	X, r25
    24c4:	8e 93       	st	-X, r24
		/* Compare Value for Channel C */
		OCR3C = Config_ptr->OCR1CValue;
    24c6:	a2 e8       	ldi	r26, 0x82	; 130
    24c8:	b0 e0       	ldi	r27, 0x00	; 0
    24ca:	e9 81       	ldd	r30, Y+1	; 0x01
    24cc:	fa 81       	ldd	r31, Y+2	; 0x02
    24ce:	80 85       	ldd	r24, Z+8	; 0x08
    24d0:	91 85       	ldd	r25, Z+9	; 0x09
    24d2:	11 96       	adiw	r26, 0x01	; 1
    24d4:	9c 93       	st	X, r25
    24d6:	8e 93       	st	-X, r24
		 * TCCR3A => COM3A1 COM3A0 COM3B1 COM3B0 COM3C1 COM3C0 WGM31 WGM30
		 * TCCR3B => ICNC3 ICES3  WGM33 WGM32 CS32 CS31 CS30
		 * TCCR3C => FOC3A FOC3B FOC3C
		 */

		TCCR3A = ((Config_ptr->OC) << COM3A0) | ((Config_ptr->OC1B) << COM3B0) | ((Config_ptr->OC1C) << COM3C0);
    24d8:	ab e8       	ldi	r26, 0x8B	; 139
    24da:	b0 e0       	ldi	r27, 0x00	; 0
    24dc:	e9 81       	ldd	r30, Y+1	; 0x01
    24de:	fa 81       	ldd	r31, Y+2	; 0x02
    24e0:	84 81       	ldd	r24, Z+4	; 0x04
    24e2:	88 2f       	mov	r24, r24
    24e4:	90 e0       	ldi	r25, 0x00	; 0
    24e6:	00 24       	eor	r0, r0
    24e8:	96 95       	lsr	r25
    24ea:	87 95       	ror	r24
    24ec:	07 94       	ror	r0
    24ee:	96 95       	lsr	r25
    24f0:	87 95       	ror	r24
    24f2:	07 94       	ror	r0
    24f4:	98 2f       	mov	r25, r24
    24f6:	80 2d       	mov	r24, r0
    24f8:	28 2f       	mov	r18, r24
    24fa:	e9 81       	ldd	r30, Y+1	; 0x01
    24fc:	fa 81       	ldd	r31, Y+2	; 0x02
    24fe:	87 81       	ldd	r24, Z+7	; 0x07
    2500:	88 2f       	mov	r24, r24
    2502:	90 e0       	ldi	r25, 0x00	; 0
    2504:	82 95       	swap	r24
    2506:	92 95       	swap	r25
    2508:	90 7f       	andi	r25, 0xF0	; 240
    250a:	98 27       	eor	r25, r24
    250c:	80 7f       	andi	r24, 0xF0	; 240
    250e:	98 27       	eor	r25, r24
    2510:	28 2b       	or	r18, r24
    2512:	e9 81       	ldd	r30, Y+1	; 0x01
    2514:	fa 81       	ldd	r31, Y+2	; 0x02
    2516:	82 85       	ldd	r24, Z+10	; 0x0a
    2518:	88 2f       	mov	r24, r24
    251a:	90 e0       	ldi	r25, 0x00	; 0
    251c:	88 0f       	add	r24, r24
    251e:	99 1f       	adc	r25, r25
    2520:	88 0f       	add	r24, r24
    2522:	99 1f       	adc	r25, r25
    2524:	82 2b       	or	r24, r18
    2526:	8c 93       	st	X, r24
		TCCR3B = (1<<WGM33) | (1<<WGM32) | ((Config_ptr->clock) << CS30) ;
    2528:	aa e8       	ldi	r26, 0x8A	; 138
    252a:	b0 e0       	ldi	r27, 0x00	; 0
    252c:	e9 81       	ldd	r30, Y+1	; 0x01
    252e:	fa 81       	ldd	r31, Y+2	; 0x02
    2530:	80 81       	ld	r24, Z
    2532:	88 61       	ori	r24, 0x18	; 24
    2534:	8c 93       	st	X, r24
		TCCR3C = (1<<FOC3A) | (1<<FOC3B) | (1<<FOC3C);
    2536:	ec e8       	ldi	r30, 0x8C	; 140
    2538:	f0 e0       	ldi	r31, 0x00	; 0
    253a:	80 ee       	ldi	r24, 0xE0	; 224
    253c:	80 83       	st	Z, r24
    253e:	ef c0       	rjmp	.+478    	; 0x271e <TIMER3_init+0x316>
	}

	/* Set TIMER3 In CTC Square Wave Mode */
	else if (Config_ptr->mode == CTC)
    2540:	e9 81       	ldd	r30, Y+1	; 0x01
    2542:	fa 81       	ldd	r31, Y+2	; 0x02
    2544:	81 81       	ldd	r24, Z+1	; 0x01
    2546:	81 30       	cpi	r24, 0x01	; 1
    2548:	09 f0       	breq	.+2      	; 0x254c <TIMER3_init+0x144>
    254a:	6f c0       	rjmp	.+222    	; 0x262a <TIMER3_init+0x222>
	{
		/* Set pin PE3/OC3A as output pin */
		SET_BIT (DDRE,PE3);
    254c:	a2 e2       	ldi	r26, 0x22	; 34
    254e:	b0 e0       	ldi	r27, 0x00	; 0
    2550:	e2 e2       	ldi	r30, 0x22	; 34
    2552:	f0 e0       	ldi	r31, 0x00	; 0
    2554:	80 81       	ld	r24, Z
    2556:	88 60       	ori	r24, 0x08	; 8
    2558:	8c 93       	st	X, r24
		/* Set pin PE4/OC3B/INT4 as output pin */
		SET_BIT (DDRE,PE4);
    255a:	a2 e2       	ldi	r26, 0x22	; 34
    255c:	b0 e0       	ldi	r27, 0x00	; 0
    255e:	e2 e2       	ldi	r30, 0x22	; 34
    2560:	f0 e0       	ldi	r31, 0x00	; 0
    2562:	80 81       	ld	r24, Z
    2564:	80 61       	ori	r24, 0x10	; 16
    2566:	8c 93       	st	X, r24
		/* Set pin PE5/OC3C/INT5 as output pin */
		SET_BIT (DDRE,PE5);
    2568:	a2 e2       	ldi	r26, 0x22	; 34
    256a:	b0 e0       	ldi	r27, 0x00	; 0
    256c:	e2 e2       	ldi	r30, 0x22	; 34
    256e:	f0 e0       	ldi	r31, 0x00	; 0
    2570:	80 81       	ld	r24, Z
    2572:	80 62       	ori	r24, 0x20	; 32
    2574:	8c 93       	st	X, r24

		/* Channels interrupt Enable */
		TIMSK |= (1<<OCIE3A) | (1<<OCIE3B) | (1<<OCIE3C);
    2576:	a7 e5       	ldi	r26, 0x57	; 87
    2578:	b0 e0       	ldi	r27, 0x00	; 0
    257a:	e7 e5       	ldi	r30, 0x57	; 87
    257c:	f0 e0       	ldi	r31, 0x00	; 0
    257e:	80 81       	ld	r24, Z
    2580:	8a 61       	ori	r24, 0x1A	; 26
    2582:	8c 93       	st	X, r24

		/* Initial Value of The Timer TCNT*/
		TCNT3 = 0 ;
    2584:	e8 e8       	ldi	r30, 0x88	; 136
    2586:	f0 e0       	ldi	r31, 0x00	; 0
    2588:	11 82       	std	Z+1, r1	; 0x01
    258a:	10 82       	st	Z, r1

		/* Compare Value for Channel A */
		OCR3A = Config_ptr->OCRValue ;
    258c:	a6 e8       	ldi	r26, 0x86	; 134
    258e:	b0 e0       	ldi	r27, 0x00	; 0
    2590:	e9 81       	ldd	r30, Y+1	; 0x01
    2592:	fa 81       	ldd	r31, Y+2	; 0x02
    2594:	82 81       	ldd	r24, Z+2	; 0x02
    2596:	93 81       	ldd	r25, Z+3	; 0x03
    2598:	11 96       	adiw	r26, 0x01	; 1
    259a:	9c 93       	st	X, r25
    259c:	8e 93       	st	-X, r24
		/* Compare Value for Channel B */
		OCR3B = Config_ptr->OCR1BValue;
    259e:	a4 e8       	ldi	r26, 0x84	; 132
    25a0:	b0 e0       	ldi	r27, 0x00	; 0
    25a2:	e9 81       	ldd	r30, Y+1	; 0x01
    25a4:	fa 81       	ldd	r31, Y+2	; 0x02
    25a6:	85 81       	ldd	r24, Z+5	; 0x05
    25a8:	96 81       	ldd	r25, Z+6	; 0x06
    25aa:	11 96       	adiw	r26, 0x01	; 1
    25ac:	9c 93       	st	X, r25
    25ae:	8e 93       	st	-X, r24
		/* Compare Value for Channel C */
		OCR3C = Config_ptr->OCR1CValue;
    25b0:	a2 e8       	ldi	r26, 0x82	; 130
    25b2:	b0 e0       	ldi	r27, 0x00	; 0
    25b4:	e9 81       	ldd	r30, Y+1	; 0x01
    25b6:	fa 81       	ldd	r31, Y+2	; 0x02
    25b8:	80 85       	ldd	r24, Z+8	; 0x08
    25ba:	91 85       	ldd	r25, Z+9	; 0x09
    25bc:	11 96       	adiw	r26, 0x01	; 1
    25be:	9c 93       	st	X, r25
    25c0:	8e 93       	st	-X, r24
		 * TCCR3A => COM3A1 COM3A0 COM3B1 COM3B0 COM3C1 COM3C0 WGM31 WGM30
		 * TCCR3B => ICNC3 ICES3  WGM33 WGM32 CS32 CS31 CS30
		 * TCCR3C => FOC3A FOC3B FOC3C
		 */

		TCCR3A = ((Config_ptr->OC) << COM3A0) | ((Config_ptr->OC1B) << COM3B0) | ((Config_ptr->OC1C) << COM3C0);
    25c2:	ab e8       	ldi	r26, 0x8B	; 139
    25c4:	b0 e0       	ldi	r27, 0x00	; 0
    25c6:	e9 81       	ldd	r30, Y+1	; 0x01
    25c8:	fa 81       	ldd	r31, Y+2	; 0x02
    25ca:	84 81       	ldd	r24, Z+4	; 0x04
    25cc:	88 2f       	mov	r24, r24
    25ce:	90 e0       	ldi	r25, 0x00	; 0
    25d0:	00 24       	eor	r0, r0
    25d2:	96 95       	lsr	r25
    25d4:	87 95       	ror	r24
    25d6:	07 94       	ror	r0
    25d8:	96 95       	lsr	r25
    25da:	87 95       	ror	r24
    25dc:	07 94       	ror	r0
    25de:	98 2f       	mov	r25, r24
    25e0:	80 2d       	mov	r24, r0
    25e2:	28 2f       	mov	r18, r24
    25e4:	e9 81       	ldd	r30, Y+1	; 0x01
    25e6:	fa 81       	ldd	r31, Y+2	; 0x02
    25e8:	87 81       	ldd	r24, Z+7	; 0x07
    25ea:	88 2f       	mov	r24, r24
    25ec:	90 e0       	ldi	r25, 0x00	; 0
    25ee:	82 95       	swap	r24
    25f0:	92 95       	swap	r25
    25f2:	90 7f       	andi	r25, 0xF0	; 240
    25f4:	98 27       	eor	r25, r24
    25f6:	80 7f       	andi	r24, 0xF0	; 240
    25f8:	98 27       	eor	r25, r24
    25fa:	28 2b       	or	r18, r24
    25fc:	e9 81       	ldd	r30, Y+1	; 0x01
    25fe:	fa 81       	ldd	r31, Y+2	; 0x02
    2600:	82 85       	ldd	r24, Z+10	; 0x0a
    2602:	88 2f       	mov	r24, r24
    2604:	90 e0       	ldi	r25, 0x00	; 0
    2606:	88 0f       	add	r24, r24
    2608:	99 1f       	adc	r25, r25
    260a:	88 0f       	add	r24, r24
    260c:	99 1f       	adc	r25, r25
    260e:	82 2b       	or	r24, r18
    2610:	8c 93       	st	X, r24
		TCCR3B = (1<<WGM32) | ((Config_ptr->clock) << CS30) ;
    2612:	aa e8       	ldi	r26, 0x8A	; 138
    2614:	b0 e0       	ldi	r27, 0x00	; 0
    2616:	e9 81       	ldd	r30, Y+1	; 0x01
    2618:	fa 81       	ldd	r31, Y+2	; 0x02
    261a:	80 81       	ld	r24, Z
    261c:	88 60       	ori	r24, 0x08	; 8
    261e:	8c 93       	st	X, r24
		TCCR3C = (1<<FOC3A) | (1<<FOC3B) | (1<<FOC3C);
    2620:	ec e8       	ldi	r30, 0x8C	; 140
    2622:	f0 e0       	ldi	r31, 0x00	; 0
    2624:	80 ee       	ldi	r24, 0xE0	; 224
    2626:	80 83       	st	Z, r24
    2628:	7a c0       	rjmp	.+244    	; 0x271e <TIMER3_init+0x316>
	}

	/* Set TIMER1 In PWM Mode with Duty Cycle */
	else if (Config_ptr->mode == PWM)
    262a:	e9 81       	ldd	r30, Y+1	; 0x01
    262c:	fa 81       	ldd	r31, Y+2	; 0x02
    262e:	81 81       	ldd	r24, Z+1	; 0x01
    2630:	83 30       	cpi	r24, 0x03	; 3
    2632:	09 f0       	breq	.+2      	; 0x2636 <TIMER3_init+0x22e>
    2634:	74 c0       	rjmp	.+232    	; 0x271e <TIMER3_init+0x316>
	{
		/* Set pin PE3/OC3A as output pin */
		SET_BIT (DDRE,PE3);
    2636:	a2 e2       	ldi	r26, 0x22	; 34
    2638:	b0 e0       	ldi	r27, 0x00	; 0
    263a:	e2 e2       	ldi	r30, 0x22	; 34
    263c:	f0 e0       	ldi	r31, 0x00	; 0
    263e:	80 81       	ld	r24, Z
    2640:	88 60       	ori	r24, 0x08	; 8
    2642:	8c 93       	st	X, r24
		/* Set pin PE4/OC3B/INT4 as output pin */
		SET_BIT (DDRE,PE4);
    2644:	a2 e2       	ldi	r26, 0x22	; 34
    2646:	b0 e0       	ldi	r27, 0x00	; 0
    2648:	e2 e2       	ldi	r30, 0x22	; 34
    264a:	f0 e0       	ldi	r31, 0x00	; 0
    264c:	80 81       	ld	r24, Z
    264e:	80 61       	ori	r24, 0x10	; 16
    2650:	8c 93       	st	X, r24
		/* Set pin PE5/OC3C/INT5 as output pin */
		SET_BIT (DDRE,PE5);
    2652:	a2 e2       	ldi	r26, 0x22	; 34
    2654:	b0 e0       	ldi	r27, 0x00	; 0
    2656:	e2 e2       	ldi	r30, 0x22	; 34
    2658:	f0 e0       	ldi	r31, 0x00	; 0
    265a:	80 81       	ld	r24, Z
    265c:	80 62       	ori	r24, 0x20	; 32
    265e:	8c 93       	st	X, r24

		/* Channels interrupt Enable */
		TIMSK |= (1<<OCIE3A) | (1<<OCIE3B) | (1<<OCIE3C);
    2660:	a7 e5       	ldi	r26, 0x57	; 87
    2662:	b0 e0       	ldi	r27, 0x00	; 0
    2664:	e7 e5       	ldi	r30, 0x57	; 87
    2666:	f0 e0       	ldi	r31, 0x00	; 0
    2668:	80 81       	ld	r24, Z
    266a:	8a 61       	ori	r24, 0x1A	; 26
    266c:	8c 93       	st	X, r24

		/* Initial Value of The Timer TCNT*/
		TCNT3 = 0 ;
    266e:	e8 e8       	ldi	r30, 0x88	; 136
    2670:	f0 e0       	ldi	r31, 0x00	; 0
    2672:	11 82       	std	Z+1, r1	; 0x01
    2674:	10 82       	st	Z, r1

		/* Duty Cycle Value for Channel A */
		OCR3A = Config_ptr->OCRValue;
    2676:	a6 e8       	ldi	r26, 0x86	; 134
    2678:	b0 e0       	ldi	r27, 0x00	; 0
    267a:	e9 81       	ldd	r30, Y+1	; 0x01
    267c:	fa 81       	ldd	r31, Y+2	; 0x02
    267e:	82 81       	ldd	r24, Z+2	; 0x02
    2680:	93 81       	ldd	r25, Z+3	; 0x03
    2682:	11 96       	adiw	r26, 0x01	; 1
    2684:	9c 93       	st	X, r25
    2686:	8e 93       	st	-X, r24
		/* Duty Cycle Value for Channel B */
		OCR3B = Config_ptr->OCR1BValue;
    2688:	a4 e8       	ldi	r26, 0x84	; 132
    268a:	b0 e0       	ldi	r27, 0x00	; 0
    268c:	e9 81       	ldd	r30, Y+1	; 0x01
    268e:	fa 81       	ldd	r31, Y+2	; 0x02
    2690:	85 81       	ldd	r24, Z+5	; 0x05
    2692:	96 81       	ldd	r25, Z+6	; 0x06
    2694:	11 96       	adiw	r26, 0x01	; 1
    2696:	9c 93       	st	X, r25
    2698:	8e 93       	st	-X, r24
		/* Duty Cycle Value for Channel C */
		OCR3C = Config_ptr->OCR1CValue;
    269a:	a2 e8       	ldi	r26, 0x82	; 130
    269c:	b0 e0       	ldi	r27, 0x00	; 0
    269e:	e9 81       	ldd	r30, Y+1	; 0x01
    26a0:	fa 81       	ldd	r31, Y+2	; 0x02
    26a2:	80 85       	ldd	r24, Z+8	; 0x08
    26a4:	91 85       	ldd	r25, Z+9	; 0x09
    26a6:	11 96       	adiw	r26, 0x01	; 1
    26a8:	9c 93       	st	X, r25
    26aa:	8e 93       	st	-X, r24

		/* using ICR1 as Top Value for Duty Cycle for all Channels
		 * Duty Cycle for PWM Mode = OCR1x/ICR1 */
		ICR3 = Config_ptr->ICR1Value;
    26ac:	a0 e8       	ldi	r26, 0x80	; 128
    26ae:	b0 e0       	ldi	r27, 0x00	; 0
    26b0:	e9 81       	ldd	r30, Y+1	; 0x01
    26b2:	fa 81       	ldd	r31, Y+2	; 0x02
    26b4:	83 85       	ldd	r24, Z+11	; 0x0b
    26b6:	94 85       	ldd	r25, Z+12	; 0x0c
    26b8:	11 96       	adiw	r26, 0x01	; 1
    26ba:	9c 93       	st	X, r25
    26bc:	8e 93       	st	-X, r24
		 * 4. clock 		=> CS32 & CS31 & CS30
		 * TCCR3A => COM3A1 COM3A0 COM3B1 COM3B0 COM3C1 COM3C0 WGM31 WGM30
		 * TCCR3B => ICNC3 ICES3  WGM33 WGM32 CS32 CS31 CS30
		 *
		 */
		TCCR3A = ((Config_ptr->OC) << COM3A0) | ((Config_ptr->OC1B) << COM3B0)
    26be:	ab e8       	ldi	r26, 0x8B	; 139
    26c0:	b0 e0       	ldi	r27, 0x00	; 0
    26c2:	e9 81       	ldd	r30, Y+1	; 0x01
    26c4:	fa 81       	ldd	r31, Y+2	; 0x02
    26c6:	84 81       	ldd	r24, Z+4	; 0x04
    26c8:	88 2f       	mov	r24, r24
    26ca:	90 e0       	ldi	r25, 0x00	; 0
    26cc:	00 24       	eor	r0, r0
    26ce:	96 95       	lsr	r25
    26d0:	87 95       	ror	r24
    26d2:	07 94       	ror	r0
    26d4:	96 95       	lsr	r25
    26d6:	87 95       	ror	r24
    26d8:	07 94       	ror	r0
    26da:	98 2f       	mov	r25, r24
    26dc:	80 2d       	mov	r24, r0
    26de:	28 2f       	mov	r18, r24
    26e0:	e9 81       	ldd	r30, Y+1	; 0x01
    26e2:	fa 81       	ldd	r31, Y+2	; 0x02
    26e4:	87 81       	ldd	r24, Z+7	; 0x07
    26e6:	88 2f       	mov	r24, r24
    26e8:	90 e0       	ldi	r25, 0x00	; 0
    26ea:	82 95       	swap	r24
    26ec:	92 95       	swap	r25
    26ee:	90 7f       	andi	r25, 0xF0	; 240
    26f0:	98 27       	eor	r25, r24
    26f2:	80 7f       	andi	r24, 0xF0	; 240
    26f4:	98 27       	eor	r25, r24
    26f6:	28 2b       	or	r18, r24
    26f8:	e9 81       	ldd	r30, Y+1	; 0x01
    26fa:	fa 81       	ldd	r31, Y+2	; 0x02
    26fc:	82 85       	ldd	r24, Z+10	; 0x0a
    26fe:	88 2f       	mov	r24, r24
    2700:	90 e0       	ldi	r25, 0x00	; 0
    2702:	88 0f       	add	r24, r24
    2704:	99 1f       	adc	r25, r25
    2706:	88 0f       	add	r24, r24
    2708:	99 1f       	adc	r25, r25
    270a:	82 2b       	or	r24, r18
    270c:	82 60       	ori	r24, 0x02	; 2
    270e:	8c 93       	st	X, r24
				|((Config_ptr->OC1C) << COM3C0) | (1<<WGM31);

		TCCR3B = (1<<WGM33) | (1<<WGM32) | ((Config_ptr->clock) << CS30) ;
    2710:	aa e8       	ldi	r26, 0x8A	; 138
    2712:	b0 e0       	ldi	r27, 0x00	; 0
    2714:	e9 81       	ldd	r30, Y+1	; 0x01
    2716:	fa 81       	ldd	r31, Y+2	; 0x02
    2718:	80 81       	ld	r24, Z
    271a:	88 61       	ori	r24, 0x18	; 24
    271c:	8c 93       	st	X, r24
	}
}
    271e:	0f 90       	pop	r0
    2720:	0f 90       	pop	r0
    2722:	cf 91       	pop	r28
    2724:	df 91       	pop	r29
    2726:	08 95       	ret

00002728 <TIMER3_resetTimer>:
/*
 * Description: Function to clear the TIMER1 Value to start count from ZERO
 */
void TIMER3_resetTimer(void)
{
    2728:	df 93       	push	r29
    272a:	cf 93       	push	r28
    272c:	cd b7       	in	r28, 0x3d	; 61
    272e:	de b7       	in	r29, 0x3e	; 62
	TCNT3 = 0;
    2730:	e8 e8       	ldi	r30, 0x88	; 136
    2732:	f0 e0       	ldi	r31, 0x00	; 0
    2734:	11 82       	std	Z+1, r1	; 0x01
    2736:	10 82       	st	Z, r1
}
    2738:	cf 91       	pop	r28
    273a:	df 91       	pop	r29
    273c:	08 95       	ret

0000273e <TIMER3_stopTimer>:
 * Description: Function to Stop the TIMER1
 * CLEAR CS12 CS11 CS10
 * TCCR1B => ICNC1 ICES1  WGM13 WGM12 CS12 CS11 CS10
 */
void TIMER3_stopTimer(void)
{
    273e:	df 93       	push	r29
    2740:	cf 93       	push	r28
    2742:	cd b7       	in	r28, 0x3d	; 61
    2744:	de b7       	in	r29, 0x3e	; 62
	/* Clear Clock Bits */
	TCCR3B &= 0xF8 ;
    2746:	aa e8       	ldi	r26, 0x8A	; 138
    2748:	b0 e0       	ldi	r27, 0x00	; 0
    274a:	ea e8       	ldi	r30, 0x8A	; 138
    274c:	f0 e0       	ldi	r31, 0x00	; 0
    274e:	80 81       	ld	r24, Z
    2750:	88 7f       	andi	r24, 0xF8	; 248
    2752:	8c 93       	st	X, r24
}
    2754:	cf 91       	pop	r28
    2756:	df 91       	pop	r29
    2758:	08 95       	ret

0000275a <TIMER3_restartTimer>:
 * Description: Function to Restart the TIMER1
 * CLEAR CS12 CS11 CS10
 * TCCR1B => ICNC1 ICES1  WGM13 WGM12 CS12 CS11 CS10
 */
void TIMER3_restartTimer(void)
{
    275a:	df 93       	push	r29
    275c:	cf 93       	push	r28
    275e:	cd b7       	in	r28, 0x3d	; 61
    2760:	de b7       	in	r29, 0x3e	; 62
	/* Clear Clock Bits */
	TCCR3B &= 0xF8 ;
    2762:	aa e8       	ldi	r26, 0x8A	; 138
    2764:	b0 e0       	ldi	r27, 0x00	; 0
    2766:	ea e8       	ldi	r30, 0x8A	; 138
    2768:	f0 e0       	ldi	r31, 0x00	; 0
    276a:	80 81       	ld	r24, Z
    276c:	88 7f       	andi	r24, 0xF8	; 248
    276e:	8c 93       	st	X, r24

	/* Set Clock Bits */
	TCCR3B |= ( g_T3clock << CS30) ;
    2770:	aa e8       	ldi	r26, 0x8A	; 138
    2772:	b0 e0       	ldi	r27, 0x00	; 0
    2774:	ea e8       	ldi	r30, 0x8A	; 138
    2776:	f0 e0       	ldi	r31, 0x00	; 0
    2778:	90 81       	ld	r25, Z
    277a:	80 91 b5 02 	lds	r24, 0x02B5
    277e:	89 2b       	or	r24, r25
    2780:	8c 93       	st	X, r24
}
    2782:	cf 91       	pop	r28
    2784:	df 91       	pop	r29
    2786:	08 95       	ret

00002788 <TIMER3_Ticks>:
/*
 * Description: Function to Change Ticks (Compare Value) of Timer
 * 				using also to Change Duty Cycle in PWM Mode
 */
void TIMER3_Ticks(const uint16 Ticks3A, const uint16 Ticks3B)
{
    2788:	df 93       	push	r29
    278a:	cf 93       	push	r28
    278c:	00 d0       	rcall	.+0      	; 0x278e <TIMER3_Ticks+0x6>
    278e:	00 d0       	rcall	.+0      	; 0x2790 <TIMER3_Ticks+0x8>
    2790:	cd b7       	in	r28, 0x3d	; 61
    2792:	de b7       	in	r29, 0x3e	; 62
    2794:	9a 83       	std	Y+2, r25	; 0x02
    2796:	89 83       	std	Y+1, r24	; 0x01
    2798:	7c 83       	std	Y+4, r23	; 0x04
    279a:	6b 83       	std	Y+3, r22	; 0x03
	OCR3A = Ticks3A;
    279c:	e6 e8       	ldi	r30, 0x86	; 134
    279e:	f0 e0       	ldi	r31, 0x00	; 0
    27a0:	89 81       	ldd	r24, Y+1	; 0x01
    27a2:	9a 81       	ldd	r25, Y+2	; 0x02
    27a4:	91 83       	std	Z+1, r25	; 0x01
    27a6:	80 83       	st	Z, r24
	OCR3B = Ticks3B;
    27a8:	e4 e8       	ldi	r30, 0x84	; 132
    27aa:	f0 e0       	ldi	r31, 0x00	; 0
    27ac:	8b 81       	ldd	r24, Y+3	; 0x03
    27ae:	9c 81       	ldd	r25, Y+4	; 0x04
    27b0:	91 83       	std	Z+1, r25	; 0x01
    27b2:	80 83       	st	Z, r24
}
    27b4:	0f 90       	pop	r0
    27b6:	0f 90       	pop	r0
    27b8:	0f 90       	pop	r0
    27ba:	0f 90       	pop	r0
    27bc:	cf 91       	pop	r28
    27be:	df 91       	pop	r29
    27c0:	08 95       	ret

000027c2 <TIMER3_setCallBack>:

/*
 * Description: Function to set the Call Back function address for TIMER2 .
 */
void TIMER3_setCallBack(void(*a_ptr)(void))
{
    27c2:	df 93       	push	r29
    27c4:	cf 93       	push	r28
    27c6:	00 d0       	rcall	.+0      	; 0x27c8 <TIMER3_setCallBack+0x6>
    27c8:	cd b7       	in	r28, 0x3d	; 61
    27ca:	de b7       	in	r29, 0x3e	; 62
    27cc:	9a 83       	std	Y+2, r25	; 0x02
    27ce:	89 83       	std	Y+1, r24	; 0x01
	/* Save the address of the Call back function in a global variable */
	g_TIMER3_callBackPtr = a_ptr;
    27d0:	89 81       	ldd	r24, Y+1	; 0x01
    27d2:	9a 81       	ldd	r25, Y+2	; 0x02
    27d4:	90 93 b1 02 	sts	0x02B1, r25
    27d8:	80 93 b0 02 	sts	0x02B0, r24
}
    27dc:	0f 90       	pop	r0
    27de:	0f 90       	pop	r0
    27e0:	cf 91       	pop	r28
    27e2:	df 91       	pop	r29
    27e4:	08 95       	ret

000027e6 <TIMER3_deinit>:

         /*------------------- Description --------------------
           Function to cancel the initializations of the timer
          ----------------------------------------------------*/
void TIMER3_deinit (void)
{
    27e6:	df 93       	push	r29
    27e8:	cf 93       	push	r28
    27ea:	cd b7       	in	r28, 0x3d	; 61
    27ec:	de b7       	in	r29, 0x3e	; 62
	TCCR1A = 0x00;
    27ee:	ef e4       	ldi	r30, 0x4F	; 79
    27f0:	f0 e0       	ldi	r31, 0x00	; 0
    27f2:	10 82       	st	Z, r1
	TCCR1B = 0x00;
    27f4:	ee e4       	ldi	r30, 0x4E	; 78
    27f6:	f0 e0       	ldi	r31, 0x00	; 0
    27f8:	10 82       	st	Z, r1
	TCCR1C = 0x00;
    27fa:	ea e7       	ldi	r30, 0x7A	; 122
    27fc:	f0 e0       	ldi	r31, 0x00	; 0
    27fe:	10 82       	st	Z, r1
}
    2800:	cf 91       	pop	r28
    2802:	df 91       	pop	r29
    2804:	08 95       	ret

00002806 <UART0_init>:
          -  2. Select stop bit.
          -  3. Select data size.
          -  4. Set baud rate.
          ----------------------------------------------------*/
void UART0_init (const UART_ConfigType *config_ptr)
{
    2806:	0f 93       	push	r16
    2808:	1f 93       	push	r17
    280a:	df 93       	push	r29
    280c:	cf 93       	push	r28
    280e:	00 d0       	rcall	.+0      	; 0x2810 <UART0_init+0xa>
    2810:	cd b7       	in	r28, 0x3d	; 61
    2812:	de b7       	in	r29, 0x3e	; 62
    2814:	9a 83       	std	Y+2, r25	; 0x02
    2816:	89 83       	std	Y+1, r24	; 0x01
	/* U2X0 = 1 for double transmission speed for Asynchronous */
	UCSR0A = (1<<U2X0);
    2818:	eb e2       	ldi	r30, 0x2B	; 43
    281a:	f0 e0       	ldi	r31, 0x00	; 0
    281c:	82 e0       	ldi	r24, 0x02	; 2
    281e:	80 83       	st	Z, r24
	 - UDRIE0 = 0 Disable Data Register Empty Interrupt Enable
	 - RXEN0  = 1 Receiver Enable
	 - TXEN0  = 1 Transmitter Enable
	 - UCSZ02 & RXB80 & TXB80 Used for 9-bit data mode
     ----------------------------------------------------------*/
	UCSR0B = (1<<RXEN0) | (1<<TXEN0);
    2820:	ea e2       	ldi	r30, 0x2A	; 42
    2822:	f0 e0       	ldi	r31, 0x00	; 0
    2824:	88 e1       	ldi	r24, 0x18	; 24
    2826:	80 83       	st	Z, r24

	if ((config_ptr -> data_size) == 7)
    2828:	e9 81       	ldd	r30, Y+1	; 0x01
    282a:	fa 81       	ldd	r31, Y+2	; 0x02
    282c:	82 81       	ldd	r24, Z+2	; 0x02
    282e:	87 30       	cpi	r24, 0x07	; 7
    2830:	39 f4       	brne	.+14     	; 0x2840 <UART0_init+0x3a>
	{
	UCSR0B |= (1<<UCSZ02) | (1<<RXB80) | (1<<TXB80);
    2832:	aa e2       	ldi	r26, 0x2A	; 42
    2834:	b0 e0       	ldi	r27, 0x00	; 0
    2836:	ea e2       	ldi	r30, 0x2A	; 42
    2838:	f0 e0       	ldi	r31, 0x00	; 0
    283a:	80 81       	ld	r24, Z
    283c:	87 60       	ori	r24, 0x07	; 7
    283e:	8c 93       	st	X, r24
	 - UPM01:0    Parity Mode Selected
	 - USB0S      Stop Bit Selected
	 - UCPOL0   = 0 (Used with the Synchronous operation only)
	 - UCSZ01:0   Data Size Selected
     ----------------------------------------------------------*/
	UCSR0C = ((config_ptr -> parity_mode)  <<UPM00) |
    2840:	a5 e9       	ldi	r26, 0x95	; 149
    2842:	b0 e0       	ldi	r27, 0x00	; 0
    2844:	e9 81       	ldd	r30, Y+1	; 0x01
    2846:	fa 81       	ldd	r31, Y+2	; 0x02
    2848:	80 81       	ld	r24, Z
    284a:	88 2f       	mov	r24, r24
    284c:	90 e0       	ldi	r25, 0x00	; 0
    284e:	82 95       	swap	r24
    2850:	92 95       	swap	r25
    2852:	90 7f       	andi	r25, 0xF0	; 240
    2854:	98 27       	eor	r25, r24
    2856:	80 7f       	andi	r24, 0xF0	; 240
    2858:	98 27       	eor	r25, r24
    285a:	28 2f       	mov	r18, r24
    285c:	e9 81       	ldd	r30, Y+1	; 0x01
    285e:	fa 81       	ldd	r31, Y+2	; 0x02
    2860:	81 81       	ldd	r24, Z+1	; 0x01
    2862:	88 2f       	mov	r24, r24
    2864:	90 e0       	ldi	r25, 0x00	; 0
    2866:	88 0f       	add	r24, r24
    2868:	99 1f       	adc	r25, r25
    286a:	88 0f       	add	r24, r24
    286c:	99 1f       	adc	r25, r25
    286e:	88 0f       	add	r24, r24
    2870:	99 1f       	adc	r25, r25
    2872:	28 2b       	or	r18, r24
    2874:	e9 81       	ldd	r30, Y+1	; 0x01
    2876:	fa 81       	ldd	r31, Y+2	; 0x02
    2878:	82 81       	ldd	r24, Z+2	; 0x02
    287a:	88 2f       	mov	r24, r24
    287c:	90 e0       	ldi	r25, 0x00	; 0
    287e:	83 70       	andi	r24, 0x03	; 3
    2880:	90 70       	andi	r25, 0x00	; 0
    2882:	88 0f       	add	r24, r24
    2884:	99 1f       	adc	r25, r25
    2886:	82 2b       	or	r24, r18
    2888:	8c 93       	st	X, r24

	/*Equation for calculating UBRR depending on baud rate
	 - UBRR0L for the least 8-bits
	 - UBBR0H for the most 4-bits
	 */
	UBRR0L = (((F_CPU/((config_ptr -> baud_rate) * 8))-1));
    288a:	09 e2       	ldi	r16, 0x29	; 41
    288c:	10 e0       	ldi	r17, 0x00	; 0
    288e:	e9 81       	ldd	r30, Y+1	; 0x01
    2890:	fa 81       	ldd	r31, Y+2	; 0x02
    2892:	83 81       	ldd	r24, Z+3	; 0x03
    2894:	94 81       	ldd	r25, Z+4	; 0x04
    2896:	a5 81       	ldd	r26, Z+5	; 0x05
    2898:	b6 81       	ldd	r27, Z+6	; 0x06
    289a:	88 0f       	add	r24, r24
    289c:	99 1f       	adc	r25, r25
    289e:	aa 1f       	adc	r26, r26
    28a0:	bb 1f       	adc	r27, r27
    28a2:	88 0f       	add	r24, r24
    28a4:	99 1f       	adc	r25, r25
    28a6:	aa 1f       	adc	r26, r26
    28a8:	bb 1f       	adc	r27, r27
    28aa:	88 0f       	add	r24, r24
    28ac:	99 1f       	adc	r25, r25
    28ae:	aa 1f       	adc	r26, r26
    28b0:	bb 1f       	adc	r27, r27
    28b2:	9c 01       	movw	r18, r24
    28b4:	ad 01       	movw	r20, r26
    28b6:	80 e0       	ldi	r24, 0x00	; 0
    28b8:	92 e1       	ldi	r25, 0x12	; 18
    28ba:	aa e7       	ldi	r26, 0x7A	; 122
    28bc:	b0 e0       	ldi	r27, 0x00	; 0
    28be:	bc 01       	movw	r22, r24
    28c0:	cd 01       	movw	r24, r26
    28c2:	0e 94 06 16 	call	0x2c0c	; 0x2c0c <__udivmodsi4>
    28c6:	da 01       	movw	r26, r20
    28c8:	c9 01       	movw	r24, r18
    28ca:	81 50       	subi	r24, 0x01	; 1
    28cc:	f8 01       	movw	r30, r16
    28ce:	80 83       	st	Z, r24
	UBRR0H = ((((F_CPU/((config_ptr -> baud_rate) * 8))-1)) >> 8);
    28d0:	00 e9       	ldi	r16, 0x90	; 144
    28d2:	10 e0       	ldi	r17, 0x00	; 0
    28d4:	e9 81       	ldd	r30, Y+1	; 0x01
    28d6:	fa 81       	ldd	r31, Y+2	; 0x02
    28d8:	83 81       	ldd	r24, Z+3	; 0x03
    28da:	94 81       	ldd	r25, Z+4	; 0x04
    28dc:	a5 81       	ldd	r26, Z+5	; 0x05
    28de:	b6 81       	ldd	r27, Z+6	; 0x06
    28e0:	88 0f       	add	r24, r24
    28e2:	99 1f       	adc	r25, r25
    28e4:	aa 1f       	adc	r26, r26
    28e6:	bb 1f       	adc	r27, r27
    28e8:	88 0f       	add	r24, r24
    28ea:	99 1f       	adc	r25, r25
    28ec:	aa 1f       	adc	r26, r26
    28ee:	bb 1f       	adc	r27, r27
    28f0:	88 0f       	add	r24, r24
    28f2:	99 1f       	adc	r25, r25
    28f4:	aa 1f       	adc	r26, r26
    28f6:	bb 1f       	adc	r27, r27
    28f8:	9c 01       	movw	r18, r24
    28fa:	ad 01       	movw	r20, r26
    28fc:	80 e0       	ldi	r24, 0x00	; 0
    28fe:	92 e1       	ldi	r25, 0x12	; 18
    2900:	aa e7       	ldi	r26, 0x7A	; 122
    2902:	b0 e0       	ldi	r27, 0x00	; 0
    2904:	bc 01       	movw	r22, r24
    2906:	cd 01       	movw	r24, r26
    2908:	0e 94 06 16 	call	0x2c0c	; 0x2c0c <__udivmodsi4>
    290c:	da 01       	movw	r26, r20
    290e:	c9 01       	movw	r24, r18
    2910:	01 97       	sbiw	r24, 0x01	; 1
    2912:	a1 09       	sbc	r26, r1
    2914:	b1 09       	sbc	r27, r1
    2916:	89 2f       	mov	r24, r25
    2918:	9a 2f       	mov	r25, r26
    291a:	ab 2f       	mov	r26, r27
    291c:	bb 27       	eor	r27, r27
    291e:	f8 01       	movw	r30, r16
    2920:	80 83       	st	Z, r24
}
    2922:	0f 90       	pop	r0
    2924:	0f 90       	pop	r0
    2926:	cf 91       	pop	r28
    2928:	df 91       	pop	r29
    292a:	1f 91       	pop	r17
    292c:	0f 91       	pop	r16
    292e:	08 95       	ret

00002930 <UART0_sendByte>:
          -  Function to send a byte
          -  1. Receive desired byte to be sent
          -  2. Use Polling method
          ----------------------------------------------------*/
void UART0_sendByte (const uint8 data)
{
    2930:	df 93       	push	r29
    2932:	cf 93       	push	r28
    2934:	0f 92       	push	r0
    2936:	cd b7       	in	r28, 0x3d	; 61
    2938:	de b7       	in	r29, 0x3e	; 62
    293a:	89 83       	std	Y+1, r24	; 0x01
	/* UDRE0 is 1 when the buffer is empty and ready to receive
	 * new data, So wait until the flag is 1*/
	while (CHECK_CLEAR(UCSR0A,UDRE0)){}
    293c:	eb e2       	ldi	r30, 0x2B	; 43
    293e:	f0 e0       	ldi	r31, 0x00	; 0
    2940:	80 81       	ld	r24, Z
    2942:	88 2f       	mov	r24, r24
    2944:	90 e0       	ldi	r25, 0x00	; 0
    2946:	80 72       	andi	r24, 0x20	; 32
    2948:	90 70       	andi	r25, 0x00	; 0
    294a:	00 97       	sbiw	r24, 0x00	; 0
    294c:	b9 f3       	breq	.-18     	; 0x293c <UART0_sendByte+0xc>
	/* Write data into UDR register */
	UDR0 = data;
    294e:	ec e2       	ldi	r30, 0x2C	; 44
    2950:	f0 e0       	ldi	r31, 0x00	; 0
    2952:	89 81       	ldd	r24, Y+1	; 0x01
    2954:	80 83       	st	Z, r24
}
    2956:	0f 90       	pop	r0
    2958:	cf 91       	pop	r28
    295a:	df 91       	pop	r29
    295c:	08 95       	ret

0000295e <UART0_receiveByte>:
          -  Function to receive a byte
          -  1. Return data into UDR
          -  2. Use Polling method
          ----------------------------------------------------*/
uint8 UART0_receiveByte (void)
{
    295e:	df 93       	push	r29
    2960:	cf 93       	push	r28
    2962:	cd b7       	in	r28, 0x3d	; 61
    2964:	de b7       	in	r29, 0x3e	; 62
	/* RXC0 is 1 when there are unread in a receive buffer
	 * (Receive Completed), So wait until the flag is 1*/
	while (CHECK_CLEAR(UCSR0A,RXC0)){}
    2966:	eb e2       	ldi	r30, 0x2B	; 43
    2968:	f0 e0       	ldi	r31, 0x00	; 0
    296a:	80 81       	ld	r24, Z
    296c:	88 23       	and	r24, r24
    296e:	dc f7       	brge	.-10     	; 0x2966 <UART0_receiveByte+0x8>
	/* return data from UDR register */
	return UDR0;
    2970:	ec e2       	ldi	r30, 0x2C	; 44
    2972:	f0 e0       	ldi	r31, 0x00	; 0
    2974:	80 81       	ld	r24, Z
}
    2976:	cf 91       	pop	r28
    2978:	df 91       	pop	r29
    297a:	08 95       	ret

0000297c <UART0_sendString>:
         /*------------------- Description --------------------
           -  Function to send a String
           -  1. Receive desired string to be sent into pointer
           ----------------------------------------------------*/
void UART0_sendString (const uint8 *str)
{
    297c:	df 93       	push	r29
    297e:	cf 93       	push	r28
    2980:	00 d0       	rcall	.+0      	; 0x2982 <UART0_sendString+0x6>
    2982:	cd b7       	in	r28, 0x3d	; 61
    2984:	de b7       	in	r29, 0x3e	; 62
    2986:	9a 83       	std	Y+2, r25	; 0x02
    2988:	89 83       	std	Y+1, r24	; 0x01
    298a:	0a c0       	rjmp	.+20     	; 0x29a0 <UART0_sendString+0x24>
	while (*str != '\0')
	{
		UART0_sendByte(*str);
    298c:	e9 81       	ldd	r30, Y+1	; 0x01
    298e:	fa 81       	ldd	r31, Y+2	; 0x02
    2990:	80 81       	ld	r24, Z
    2992:	0e 94 98 14 	call	0x2930	; 0x2930 <UART0_sendByte>
		str++;
    2996:	89 81       	ldd	r24, Y+1	; 0x01
    2998:	9a 81       	ldd	r25, Y+2	; 0x02
    299a:	01 96       	adiw	r24, 0x01	; 1
    299c:	9a 83       	std	Y+2, r25	; 0x02
    299e:	89 83       	std	Y+1, r24	; 0x01
           -  Function to send a String
           -  1. Receive desired string to be sent into pointer
           ----------------------------------------------------*/
void UART0_sendString (const uint8 *str)
{
	while (*str != '\0')
    29a0:	e9 81       	ldd	r30, Y+1	; 0x01
    29a2:	fa 81       	ldd	r31, Y+2	; 0x02
    29a4:	80 81       	ld	r24, Z
    29a6:	88 23       	and	r24, r24
    29a8:	89 f7       	brne	.-30     	; 0x298c <UART0_sendString+0x10>
	{
		UART0_sendByte(*str);
		str++;
	}
}
    29aa:	0f 90       	pop	r0
    29ac:	0f 90       	pop	r0
    29ae:	cf 91       	pop	r28
    29b0:	df 91       	pop	r29
    29b2:	08 95       	ret

000029b4 <UART0_receiveString>:
         -  Function to receive a String
         -  1. Receive desired string to be sent into pointer
         -  2. Use Polling method
         ----------------------------------------------------*/
void UART0_receiveString (uint8 *str)
{
    29b4:	df 93       	push	r29
    29b6:	cf 93       	push	r28
    29b8:	00 d0       	rcall	.+0      	; 0x29ba <UART0_receiveString+0x6>
    29ba:	cd b7       	in	r28, 0x3d	; 61
    29bc:	de b7       	in	r29, 0x3e	; 62
    29be:	9a 83       	std	Y+2, r25	; 0x02
    29c0:	89 83       	std	Y+1, r24	; 0x01
	str = UART0_receiveByte;
    29c2:	8f ea       	ldi	r24, 0xAF	; 175
    29c4:	94 e1       	ldi	r25, 0x14	; 20
    29c6:	9a 83       	std	Y+2, r25	; 0x02
    29c8:	89 83       	std	Y+1, r24	; 0x01
    29ca:	09 c0       	rjmp	.+18     	; 0x29de <UART0_receiveString+0x2a>
	while (*str != '#')
	{
		str++;
    29cc:	89 81       	ldd	r24, Y+1	; 0x01
    29ce:	9a 81       	ldd	r25, Y+2	; 0x02
    29d0:	01 96       	adiw	r24, 0x01	; 1
    29d2:	9a 83       	std	Y+2, r25	; 0x02
    29d4:	89 83       	std	Y+1, r24	; 0x01
		str = UART0_receiveByte;
    29d6:	8f ea       	ldi	r24, 0xAF	; 175
    29d8:	94 e1       	ldi	r25, 0x14	; 20
    29da:	9a 83       	std	Y+2, r25	; 0x02
    29dc:	89 83       	std	Y+1, r24	; 0x01
         -  2. Use Polling method
         ----------------------------------------------------*/
void UART0_receiveString (uint8 *str)
{
	str = UART0_receiveByte;
	while (*str != '#')
    29de:	e9 81       	ldd	r30, Y+1	; 0x01
    29e0:	fa 81       	ldd	r31, Y+2	; 0x02
    29e2:	80 81       	ld	r24, Z
    29e4:	83 32       	cpi	r24, 0x23	; 35
    29e6:	91 f7       	brne	.-28     	; 0x29cc <UART0_receiveString+0x18>
	{
		str++;
		str = UART0_receiveByte;
	}
	str = '\0';
    29e8:	1a 82       	std	Y+2, r1	; 0x02
    29ea:	19 82       	std	Y+1, r1	; 0x01
}
    29ec:	0f 90       	pop	r0
    29ee:	0f 90       	pop	r0
    29f0:	cf 91       	pop	r28
    29f2:	df 91       	pop	r29
    29f4:	08 95       	ret

000029f6 <UART1_init>:
          -  2. Select stop bit.
          -  3. Select data size.
          -  4. Set baud rate.
          ----------------------------------------------------*/
void UART1_init (const UART_ConfigType *config_ptr)
{
    29f6:	0f 93       	push	r16
    29f8:	1f 93       	push	r17
    29fa:	df 93       	push	r29
    29fc:	cf 93       	push	r28
    29fe:	00 d0       	rcall	.+0      	; 0x2a00 <UART1_init+0xa>
    2a00:	cd b7       	in	r28, 0x3d	; 61
    2a02:	de b7       	in	r29, 0x3e	; 62
    2a04:	9a 83       	std	Y+2, r25	; 0x02
    2a06:	89 83       	std	Y+1, r24	; 0x01
	/* U2X1 = 1 for double transmission speed for Asynchronous */
	UCSR1A = (1<<U2X1);
    2a08:	eb e9       	ldi	r30, 0x9B	; 155
    2a0a:	f0 e0       	ldi	r31, 0x00	; 0
    2a0c:	82 e0       	ldi	r24, 0x02	; 2
    2a0e:	80 83       	st	Z, r24
	 - UDRIE1 = 0 Disable Data Register Empty Interrupt Enable
	 - RXEN1  = 1 Receiver Enable
	 - TXEN1  = 1 Transmitter Enable
	 - UCSZ12 & RXB81 & TXB81 Used for 9-bit data mode
     ----------------------------------------------------------*/
	UCSR1B = (1<<RXEN1) | (1<<TXEN1);
    2a10:	ea e9       	ldi	r30, 0x9A	; 154
    2a12:	f0 e0       	ldi	r31, 0x00	; 0
    2a14:	88 e1       	ldi	r24, 0x18	; 24
    2a16:	80 83       	st	Z, r24

	if ((config_ptr -> data_size) == 7)
    2a18:	e9 81       	ldd	r30, Y+1	; 0x01
    2a1a:	fa 81       	ldd	r31, Y+2	; 0x02
    2a1c:	82 81       	ldd	r24, Z+2	; 0x02
    2a1e:	87 30       	cpi	r24, 0x07	; 7
    2a20:	39 f4       	brne	.+14     	; 0x2a30 <UART1_init+0x3a>
	{
	UCSR1B |= (1<<UCSZ12) | (1<<RXB81) | (1<<TXB81);
    2a22:	aa e9       	ldi	r26, 0x9A	; 154
    2a24:	b0 e0       	ldi	r27, 0x00	; 0
    2a26:	ea e9       	ldi	r30, 0x9A	; 154
    2a28:	f0 e0       	ldi	r31, 0x00	; 0
    2a2a:	80 81       	ld	r24, Z
    2a2c:	87 60       	ori	r24, 0x07	; 7
    2a2e:	8c 93       	st	X, r24
	 - UPM11:0    Parity Mode Selected
	 - USB1S      Stop Bit Selected
	 - UCPOL1   = 0 (Used with the Synchronous operation only)
	 - UCSZ11:0   Data Size Selected
     ----------------------------------------------------------*/
	UCSR0C = ((config_ptr -> parity_mode)  <<UPM10) |
    2a30:	a5 e9       	ldi	r26, 0x95	; 149
    2a32:	b0 e0       	ldi	r27, 0x00	; 0
    2a34:	e9 81       	ldd	r30, Y+1	; 0x01
    2a36:	fa 81       	ldd	r31, Y+2	; 0x02
    2a38:	80 81       	ld	r24, Z
    2a3a:	88 2f       	mov	r24, r24
    2a3c:	90 e0       	ldi	r25, 0x00	; 0
    2a3e:	82 95       	swap	r24
    2a40:	92 95       	swap	r25
    2a42:	90 7f       	andi	r25, 0xF0	; 240
    2a44:	98 27       	eor	r25, r24
    2a46:	80 7f       	andi	r24, 0xF0	; 240
    2a48:	98 27       	eor	r25, r24
    2a4a:	28 2f       	mov	r18, r24
    2a4c:	e9 81       	ldd	r30, Y+1	; 0x01
    2a4e:	fa 81       	ldd	r31, Y+2	; 0x02
    2a50:	81 81       	ldd	r24, Z+1	; 0x01
    2a52:	88 2f       	mov	r24, r24
    2a54:	90 e0       	ldi	r25, 0x00	; 0
    2a56:	88 0f       	add	r24, r24
    2a58:	99 1f       	adc	r25, r25
    2a5a:	88 0f       	add	r24, r24
    2a5c:	99 1f       	adc	r25, r25
    2a5e:	88 0f       	add	r24, r24
    2a60:	99 1f       	adc	r25, r25
    2a62:	28 2b       	or	r18, r24
    2a64:	e9 81       	ldd	r30, Y+1	; 0x01
    2a66:	fa 81       	ldd	r31, Y+2	; 0x02
    2a68:	82 81       	ldd	r24, Z+2	; 0x02
    2a6a:	88 2f       	mov	r24, r24
    2a6c:	90 e0       	ldi	r25, 0x00	; 0
    2a6e:	83 70       	andi	r24, 0x03	; 3
    2a70:	90 70       	andi	r25, 0x00	; 0
    2a72:	88 0f       	add	r24, r24
    2a74:	99 1f       	adc	r25, r25
    2a76:	82 2b       	or	r24, r18
    2a78:	8c 93       	st	X, r24

	/*Equation for calculating UBRR depending on baud rate
	 - UBRR1L for the least 8-bits
	 - UBBR1H for the most 4-bits
	 */
	UBRR1L = (((F_CPU/((config_ptr -> baud_rate) * 8))-1));
    2a7a:	09 e9       	ldi	r16, 0x99	; 153
    2a7c:	10 e0       	ldi	r17, 0x00	; 0
    2a7e:	e9 81       	ldd	r30, Y+1	; 0x01
    2a80:	fa 81       	ldd	r31, Y+2	; 0x02
    2a82:	83 81       	ldd	r24, Z+3	; 0x03
    2a84:	94 81       	ldd	r25, Z+4	; 0x04
    2a86:	a5 81       	ldd	r26, Z+5	; 0x05
    2a88:	b6 81       	ldd	r27, Z+6	; 0x06
    2a8a:	88 0f       	add	r24, r24
    2a8c:	99 1f       	adc	r25, r25
    2a8e:	aa 1f       	adc	r26, r26
    2a90:	bb 1f       	adc	r27, r27
    2a92:	88 0f       	add	r24, r24
    2a94:	99 1f       	adc	r25, r25
    2a96:	aa 1f       	adc	r26, r26
    2a98:	bb 1f       	adc	r27, r27
    2a9a:	88 0f       	add	r24, r24
    2a9c:	99 1f       	adc	r25, r25
    2a9e:	aa 1f       	adc	r26, r26
    2aa0:	bb 1f       	adc	r27, r27
    2aa2:	9c 01       	movw	r18, r24
    2aa4:	ad 01       	movw	r20, r26
    2aa6:	80 e0       	ldi	r24, 0x00	; 0
    2aa8:	92 e1       	ldi	r25, 0x12	; 18
    2aaa:	aa e7       	ldi	r26, 0x7A	; 122
    2aac:	b0 e0       	ldi	r27, 0x00	; 0
    2aae:	bc 01       	movw	r22, r24
    2ab0:	cd 01       	movw	r24, r26
    2ab2:	0e 94 06 16 	call	0x2c0c	; 0x2c0c <__udivmodsi4>
    2ab6:	da 01       	movw	r26, r20
    2ab8:	c9 01       	movw	r24, r18
    2aba:	81 50       	subi	r24, 0x01	; 1
    2abc:	f8 01       	movw	r30, r16
    2abe:	80 83       	st	Z, r24
	UBRR1H = ((((F_CPU/((config_ptr -> baud_rate) * 8))-1)) >> 8);
    2ac0:	08 e9       	ldi	r16, 0x98	; 152
    2ac2:	10 e0       	ldi	r17, 0x00	; 0
    2ac4:	e9 81       	ldd	r30, Y+1	; 0x01
    2ac6:	fa 81       	ldd	r31, Y+2	; 0x02
    2ac8:	83 81       	ldd	r24, Z+3	; 0x03
    2aca:	94 81       	ldd	r25, Z+4	; 0x04
    2acc:	a5 81       	ldd	r26, Z+5	; 0x05
    2ace:	b6 81       	ldd	r27, Z+6	; 0x06
    2ad0:	88 0f       	add	r24, r24
    2ad2:	99 1f       	adc	r25, r25
    2ad4:	aa 1f       	adc	r26, r26
    2ad6:	bb 1f       	adc	r27, r27
    2ad8:	88 0f       	add	r24, r24
    2ada:	99 1f       	adc	r25, r25
    2adc:	aa 1f       	adc	r26, r26
    2ade:	bb 1f       	adc	r27, r27
    2ae0:	88 0f       	add	r24, r24
    2ae2:	99 1f       	adc	r25, r25
    2ae4:	aa 1f       	adc	r26, r26
    2ae6:	bb 1f       	adc	r27, r27
    2ae8:	9c 01       	movw	r18, r24
    2aea:	ad 01       	movw	r20, r26
    2aec:	80 e0       	ldi	r24, 0x00	; 0
    2aee:	92 e1       	ldi	r25, 0x12	; 18
    2af0:	aa e7       	ldi	r26, 0x7A	; 122
    2af2:	b0 e0       	ldi	r27, 0x00	; 0
    2af4:	bc 01       	movw	r22, r24
    2af6:	cd 01       	movw	r24, r26
    2af8:	0e 94 06 16 	call	0x2c0c	; 0x2c0c <__udivmodsi4>
    2afc:	da 01       	movw	r26, r20
    2afe:	c9 01       	movw	r24, r18
    2b00:	01 97       	sbiw	r24, 0x01	; 1
    2b02:	a1 09       	sbc	r26, r1
    2b04:	b1 09       	sbc	r27, r1
    2b06:	89 2f       	mov	r24, r25
    2b08:	9a 2f       	mov	r25, r26
    2b0a:	ab 2f       	mov	r26, r27
    2b0c:	bb 27       	eor	r27, r27
    2b0e:	f8 01       	movw	r30, r16
    2b10:	80 83       	st	Z, r24
}
    2b12:	0f 90       	pop	r0
    2b14:	0f 90       	pop	r0
    2b16:	cf 91       	pop	r28
    2b18:	df 91       	pop	r29
    2b1a:	1f 91       	pop	r17
    2b1c:	0f 91       	pop	r16
    2b1e:	08 95       	ret

00002b20 <UART1_sendByte>:
          -  Function to send a byte
          -  1. Receive desired byte to be sent
          -  2. Use Polling method
          ----------------------------------------------------*/
void UART1_sendByte (const uint8 data)
{
    2b20:	df 93       	push	r29
    2b22:	cf 93       	push	r28
    2b24:	0f 92       	push	r0
    2b26:	cd b7       	in	r28, 0x3d	; 61
    2b28:	de b7       	in	r29, 0x3e	; 62
    2b2a:	89 83       	std	Y+1, r24	; 0x01
	/* UDRE1 is 1 when the buffer is empty and ready to receive
	 * new data, So wait until the flag is 1*/
	while (CHECK_CLEAR(UCSR1A,UDRE1)){}
    2b2c:	eb e9       	ldi	r30, 0x9B	; 155
    2b2e:	f0 e0       	ldi	r31, 0x00	; 0
    2b30:	80 81       	ld	r24, Z
    2b32:	88 2f       	mov	r24, r24
    2b34:	90 e0       	ldi	r25, 0x00	; 0
    2b36:	80 72       	andi	r24, 0x20	; 32
    2b38:	90 70       	andi	r25, 0x00	; 0
    2b3a:	00 97       	sbiw	r24, 0x00	; 0
    2b3c:	b9 f3       	breq	.-18     	; 0x2b2c <UART1_sendByte+0xc>
	/* Write data into UDR register */
	UDR1 = data;
    2b3e:	ec e9       	ldi	r30, 0x9C	; 156
    2b40:	f0 e0       	ldi	r31, 0x00	; 0
    2b42:	89 81       	ldd	r24, Y+1	; 0x01
    2b44:	80 83       	st	Z, r24
}
    2b46:	0f 90       	pop	r0
    2b48:	cf 91       	pop	r28
    2b4a:	df 91       	pop	r29
    2b4c:	08 95       	ret

00002b4e <UART1_receiveByte>:
          -  Function to receive a byte
          -  1. Return data into UDR
          -  2. Use Polling method
          ----------------------------------------------------*/
uint8 UART1_receiveByte (void)
{
    2b4e:	df 93       	push	r29
    2b50:	cf 93       	push	r28
    2b52:	cd b7       	in	r28, 0x3d	; 61
    2b54:	de b7       	in	r29, 0x3e	; 62
	/* RXC1 is 1 when there are unread in a receive buffer
	 * (Receive Completed), So wait until the flag is 1*/
	while (CHECK_CLEAR(UCSR1A,RXC1)){}
    2b56:	eb e9       	ldi	r30, 0x9B	; 155
    2b58:	f0 e0       	ldi	r31, 0x00	; 0
    2b5a:	80 81       	ld	r24, Z
    2b5c:	88 23       	and	r24, r24
    2b5e:	dc f7       	brge	.-10     	; 0x2b56 <UART1_receiveByte+0x8>
	/* return data from UDR register */
	return UDR1;
    2b60:	ec e9       	ldi	r30, 0x9C	; 156
    2b62:	f0 e0       	ldi	r31, 0x00	; 0
    2b64:	80 81       	ld	r24, Z
}
    2b66:	cf 91       	pop	r28
    2b68:	df 91       	pop	r29
    2b6a:	08 95       	ret

00002b6c <UART1_sendString>:
         /*------------------- Description --------------------
           -  Function to send a String
           -  1. Receive desired string to be sent into pointer
           ----------------------------------------------------*/
void UART1_sendString (const uint8 *str)
{
    2b6c:	df 93       	push	r29
    2b6e:	cf 93       	push	r28
    2b70:	00 d0       	rcall	.+0      	; 0x2b72 <UART1_sendString+0x6>
    2b72:	cd b7       	in	r28, 0x3d	; 61
    2b74:	de b7       	in	r29, 0x3e	; 62
    2b76:	9a 83       	std	Y+2, r25	; 0x02
    2b78:	89 83       	std	Y+1, r24	; 0x01
    2b7a:	0a c0       	rjmp	.+20     	; 0x2b90 <UART1_sendString+0x24>
	while (*str != '\0')
	{
		UART1_sendByte(*str);
    2b7c:	e9 81       	ldd	r30, Y+1	; 0x01
    2b7e:	fa 81       	ldd	r31, Y+2	; 0x02
    2b80:	80 81       	ld	r24, Z
    2b82:	0e 94 90 15 	call	0x2b20	; 0x2b20 <UART1_sendByte>
		str++;
    2b86:	89 81       	ldd	r24, Y+1	; 0x01
    2b88:	9a 81       	ldd	r25, Y+2	; 0x02
    2b8a:	01 96       	adiw	r24, 0x01	; 1
    2b8c:	9a 83       	std	Y+2, r25	; 0x02
    2b8e:	89 83       	std	Y+1, r24	; 0x01
           -  Function to send a String
           -  1. Receive desired string to be sent into pointer
           ----------------------------------------------------*/
void UART1_sendString (const uint8 *str)
{
	while (*str != '\0')
    2b90:	e9 81       	ldd	r30, Y+1	; 0x01
    2b92:	fa 81       	ldd	r31, Y+2	; 0x02
    2b94:	80 81       	ld	r24, Z
    2b96:	88 23       	and	r24, r24
    2b98:	89 f7       	brne	.-30     	; 0x2b7c <UART1_sendString+0x10>
	{
		UART1_sendByte(*str);
		str++;
	}
}
    2b9a:	0f 90       	pop	r0
    2b9c:	0f 90       	pop	r0
    2b9e:	cf 91       	pop	r28
    2ba0:	df 91       	pop	r29
    2ba2:	08 95       	ret

00002ba4 <UART1_receiveString>:
         -  Function to receive a String
         -  1. Receive desired string to be sent into pointer
         -  2. Use Polling method
         ----------------------------------------------------*/
void UART1_receiveString (uint8 *str)
{
    2ba4:	df 93       	push	r29
    2ba6:	cf 93       	push	r28
    2ba8:	00 d0       	rcall	.+0      	; 0x2baa <UART1_receiveString+0x6>
    2baa:	cd b7       	in	r28, 0x3d	; 61
    2bac:	de b7       	in	r29, 0x3e	; 62
    2bae:	9a 83       	std	Y+2, r25	; 0x02
    2bb0:	89 83       	std	Y+1, r24	; 0x01
	str = UART1_receiveByte;
    2bb2:	87 ea       	ldi	r24, 0xA7	; 167
    2bb4:	95 e1       	ldi	r25, 0x15	; 21
    2bb6:	9a 83       	std	Y+2, r25	; 0x02
    2bb8:	89 83       	std	Y+1, r24	; 0x01
    2bba:	09 c0       	rjmp	.+18     	; 0x2bce <UART1_receiveString+0x2a>
	while (*str != '#')
	{
		str++;
    2bbc:	89 81       	ldd	r24, Y+1	; 0x01
    2bbe:	9a 81       	ldd	r25, Y+2	; 0x02
    2bc0:	01 96       	adiw	r24, 0x01	; 1
    2bc2:	9a 83       	std	Y+2, r25	; 0x02
    2bc4:	89 83       	std	Y+1, r24	; 0x01
		str = UART1_receiveByte;
    2bc6:	87 ea       	ldi	r24, 0xA7	; 167
    2bc8:	95 e1       	ldi	r25, 0x15	; 21
    2bca:	9a 83       	std	Y+2, r25	; 0x02
    2bcc:	89 83       	std	Y+1, r24	; 0x01
         -  2. Use Polling method
         ----------------------------------------------------*/
void UART1_receiveString (uint8 *str)
{
	str = UART1_receiveByte;
	while (*str != '#')
    2bce:	e9 81       	ldd	r30, Y+1	; 0x01
    2bd0:	fa 81       	ldd	r31, Y+2	; 0x02
    2bd2:	80 81       	ld	r24, Z
    2bd4:	83 32       	cpi	r24, 0x23	; 35
    2bd6:	91 f7       	brne	.-28     	; 0x2bbc <UART1_receiveString+0x18>
	{
		str++;
		str = UART1_receiveByte;
	}
	str = '\0';
    2bd8:	1a 82       	std	Y+2, r1	; 0x02
    2bda:	19 82       	std	Y+1, r1	; 0x01
}
    2bdc:	0f 90       	pop	r0
    2bde:	0f 90       	pop	r0
    2be0:	cf 91       	pop	r28
    2be2:	df 91       	pop	r29
    2be4:	08 95       	ret

00002be6 <__divmodhi4>:
    2be6:	97 fb       	bst	r25, 7
    2be8:	09 2e       	mov	r0, r25
    2bea:	07 26       	eor	r0, r23
    2bec:	0a d0       	rcall	.+20     	; 0x2c02 <__divmodhi4_neg1>
    2bee:	77 fd       	sbrc	r23, 7
    2bf0:	04 d0       	rcall	.+8      	; 0x2bfa <__divmodhi4_neg2>
    2bf2:	2e d0       	rcall	.+92     	; 0x2c50 <__udivmodhi4>
    2bf4:	06 d0       	rcall	.+12     	; 0x2c02 <__divmodhi4_neg1>
    2bf6:	00 20       	and	r0, r0
    2bf8:	1a f4       	brpl	.+6      	; 0x2c00 <__divmodhi4_exit>

00002bfa <__divmodhi4_neg2>:
    2bfa:	70 95       	com	r23
    2bfc:	61 95       	neg	r22
    2bfe:	7f 4f       	sbci	r23, 0xFF	; 255

00002c00 <__divmodhi4_exit>:
    2c00:	08 95       	ret

00002c02 <__divmodhi4_neg1>:
    2c02:	f6 f7       	brtc	.-4      	; 0x2c00 <__divmodhi4_exit>
    2c04:	90 95       	com	r25
    2c06:	81 95       	neg	r24
    2c08:	9f 4f       	sbci	r25, 0xFF	; 255
    2c0a:	08 95       	ret

00002c0c <__udivmodsi4>:
    2c0c:	a1 e2       	ldi	r26, 0x21	; 33
    2c0e:	1a 2e       	mov	r1, r26
    2c10:	aa 1b       	sub	r26, r26
    2c12:	bb 1b       	sub	r27, r27
    2c14:	fd 01       	movw	r30, r26
    2c16:	0d c0       	rjmp	.+26     	; 0x2c32 <__udivmodsi4_ep>

00002c18 <__udivmodsi4_loop>:
    2c18:	aa 1f       	adc	r26, r26
    2c1a:	bb 1f       	adc	r27, r27
    2c1c:	ee 1f       	adc	r30, r30
    2c1e:	ff 1f       	adc	r31, r31
    2c20:	a2 17       	cp	r26, r18
    2c22:	b3 07       	cpc	r27, r19
    2c24:	e4 07       	cpc	r30, r20
    2c26:	f5 07       	cpc	r31, r21
    2c28:	20 f0       	brcs	.+8      	; 0x2c32 <__udivmodsi4_ep>
    2c2a:	a2 1b       	sub	r26, r18
    2c2c:	b3 0b       	sbc	r27, r19
    2c2e:	e4 0b       	sbc	r30, r20
    2c30:	f5 0b       	sbc	r31, r21

00002c32 <__udivmodsi4_ep>:
    2c32:	66 1f       	adc	r22, r22
    2c34:	77 1f       	adc	r23, r23
    2c36:	88 1f       	adc	r24, r24
    2c38:	99 1f       	adc	r25, r25
    2c3a:	1a 94       	dec	r1
    2c3c:	69 f7       	brne	.-38     	; 0x2c18 <__udivmodsi4_loop>
    2c3e:	60 95       	com	r22
    2c40:	70 95       	com	r23
    2c42:	80 95       	com	r24
    2c44:	90 95       	com	r25
    2c46:	9b 01       	movw	r18, r22
    2c48:	ac 01       	movw	r20, r24
    2c4a:	bd 01       	movw	r22, r26
    2c4c:	cf 01       	movw	r24, r30
    2c4e:	08 95       	ret

00002c50 <__udivmodhi4>:
    2c50:	aa 1b       	sub	r26, r26
    2c52:	bb 1b       	sub	r27, r27
    2c54:	51 e1       	ldi	r21, 0x11	; 17
    2c56:	07 c0       	rjmp	.+14     	; 0x2c66 <__udivmodhi4_ep>

00002c58 <__udivmodhi4_loop>:
    2c58:	aa 1f       	adc	r26, r26
    2c5a:	bb 1f       	adc	r27, r27
    2c5c:	a6 17       	cp	r26, r22
    2c5e:	b7 07       	cpc	r27, r23
    2c60:	10 f0       	brcs	.+4      	; 0x2c66 <__udivmodhi4_ep>
    2c62:	a6 1b       	sub	r26, r22
    2c64:	b7 0b       	sbc	r27, r23

00002c66 <__udivmodhi4_ep>:
    2c66:	88 1f       	adc	r24, r24
    2c68:	99 1f       	adc	r25, r25
    2c6a:	5a 95       	dec	r21
    2c6c:	a9 f7       	brne	.-22     	; 0x2c58 <__udivmodhi4_loop>
    2c6e:	80 95       	com	r24
    2c70:	90 95       	com	r25
    2c72:	bc 01       	movw	r22, r24
    2c74:	cd 01       	movw	r24, r26
    2c76:	08 95       	ret

00002c78 <__prologue_saves__>:
    2c78:	2f 92       	push	r2
    2c7a:	3f 92       	push	r3
    2c7c:	4f 92       	push	r4
    2c7e:	5f 92       	push	r5
    2c80:	6f 92       	push	r6
    2c82:	7f 92       	push	r7
    2c84:	8f 92       	push	r8
    2c86:	9f 92       	push	r9
    2c88:	af 92       	push	r10
    2c8a:	bf 92       	push	r11
    2c8c:	cf 92       	push	r12
    2c8e:	df 92       	push	r13
    2c90:	ef 92       	push	r14
    2c92:	ff 92       	push	r15
    2c94:	0f 93       	push	r16
    2c96:	1f 93       	push	r17
    2c98:	cf 93       	push	r28
    2c9a:	df 93       	push	r29
    2c9c:	cd b7       	in	r28, 0x3d	; 61
    2c9e:	de b7       	in	r29, 0x3e	; 62
    2ca0:	ca 1b       	sub	r28, r26
    2ca2:	db 0b       	sbc	r29, r27
    2ca4:	0f b6       	in	r0, 0x3f	; 63
    2ca6:	f8 94       	cli
    2ca8:	de bf       	out	0x3e, r29	; 62
    2caa:	0f be       	out	0x3f, r0	; 63
    2cac:	cd bf       	out	0x3d, r28	; 61
    2cae:	09 94       	ijmp

00002cb0 <__epilogue_restores__>:
    2cb0:	2a 88       	ldd	r2, Y+18	; 0x12
    2cb2:	39 88       	ldd	r3, Y+17	; 0x11
    2cb4:	48 88       	ldd	r4, Y+16	; 0x10
    2cb6:	5f 84       	ldd	r5, Y+15	; 0x0f
    2cb8:	6e 84       	ldd	r6, Y+14	; 0x0e
    2cba:	7d 84       	ldd	r7, Y+13	; 0x0d
    2cbc:	8c 84       	ldd	r8, Y+12	; 0x0c
    2cbe:	9b 84       	ldd	r9, Y+11	; 0x0b
    2cc0:	aa 84       	ldd	r10, Y+10	; 0x0a
    2cc2:	b9 84       	ldd	r11, Y+9	; 0x09
    2cc4:	c8 84       	ldd	r12, Y+8	; 0x08
    2cc6:	df 80       	ldd	r13, Y+7	; 0x07
    2cc8:	ee 80       	ldd	r14, Y+6	; 0x06
    2cca:	fd 80       	ldd	r15, Y+5	; 0x05
    2ccc:	0c 81       	ldd	r16, Y+4	; 0x04
    2cce:	1b 81       	ldd	r17, Y+3	; 0x03
    2cd0:	aa 81       	ldd	r26, Y+2	; 0x02
    2cd2:	b9 81       	ldd	r27, Y+1	; 0x01
    2cd4:	ce 0f       	add	r28, r30
    2cd6:	d1 1d       	adc	r29, r1
    2cd8:	0f b6       	in	r0, 0x3f	; 63
    2cda:	f8 94       	cli
    2cdc:	de bf       	out	0x3e, r29	; 62
    2cde:	0f be       	out	0x3f, r0	; 63
    2ce0:	cd bf       	out	0x3d, r28	; 61
    2ce2:	ed 01       	movw	r28, r26
    2ce4:	08 95       	ret

00002ce6 <sprintf>:
    2ce6:	0f 93       	push	r16
    2ce8:	1f 93       	push	r17
    2cea:	df 93       	push	r29
    2cec:	cf 93       	push	r28
    2cee:	cd b7       	in	r28, 0x3d	; 61
    2cf0:	de b7       	in	r29, 0x3e	; 62
    2cf2:	2e 97       	sbiw	r28, 0x0e	; 14
    2cf4:	0f b6       	in	r0, 0x3f	; 63
    2cf6:	f8 94       	cli
    2cf8:	de bf       	out	0x3e, r29	; 62
    2cfa:	0f be       	out	0x3f, r0	; 63
    2cfc:	cd bf       	out	0x3d, r28	; 61
    2cfe:	0d 89       	ldd	r16, Y+21	; 0x15
    2d00:	1e 89       	ldd	r17, Y+22	; 0x16
    2d02:	86 e0       	ldi	r24, 0x06	; 6
    2d04:	8c 83       	std	Y+4, r24	; 0x04
    2d06:	1a 83       	std	Y+2, r17	; 0x02
    2d08:	09 83       	std	Y+1, r16	; 0x01
    2d0a:	8f ef       	ldi	r24, 0xFF	; 255
    2d0c:	9f e7       	ldi	r25, 0x7F	; 127
    2d0e:	9e 83       	std	Y+6, r25	; 0x06
    2d10:	8d 83       	std	Y+5, r24	; 0x05
    2d12:	9e 01       	movw	r18, r28
    2d14:	27 5e       	subi	r18, 0xE7	; 231
    2d16:	3f 4f       	sbci	r19, 0xFF	; 255
    2d18:	ce 01       	movw	r24, r28
    2d1a:	01 96       	adiw	r24, 0x01	; 1
    2d1c:	6f 89       	ldd	r22, Y+23	; 0x17
    2d1e:	78 8d       	ldd	r23, Y+24	; 0x18
    2d20:	a9 01       	movw	r20, r18
    2d22:	0e 94 a4 16 	call	0x2d48	; 0x2d48 <vfprintf>
    2d26:	2f 81       	ldd	r18, Y+7	; 0x07
    2d28:	38 85       	ldd	r19, Y+8	; 0x08
    2d2a:	02 0f       	add	r16, r18
    2d2c:	13 1f       	adc	r17, r19
    2d2e:	f8 01       	movw	r30, r16
    2d30:	10 82       	st	Z, r1
    2d32:	2e 96       	adiw	r28, 0x0e	; 14
    2d34:	0f b6       	in	r0, 0x3f	; 63
    2d36:	f8 94       	cli
    2d38:	de bf       	out	0x3e, r29	; 62
    2d3a:	0f be       	out	0x3f, r0	; 63
    2d3c:	cd bf       	out	0x3d, r28	; 61
    2d3e:	cf 91       	pop	r28
    2d40:	df 91       	pop	r29
    2d42:	1f 91       	pop	r17
    2d44:	0f 91       	pop	r16
    2d46:	08 95       	ret

00002d48 <vfprintf>:
    2d48:	2f 92       	push	r2
    2d4a:	3f 92       	push	r3
    2d4c:	4f 92       	push	r4
    2d4e:	5f 92       	push	r5
    2d50:	6f 92       	push	r6
    2d52:	7f 92       	push	r7
    2d54:	8f 92       	push	r8
    2d56:	9f 92       	push	r9
    2d58:	af 92       	push	r10
    2d5a:	bf 92       	push	r11
    2d5c:	cf 92       	push	r12
    2d5e:	df 92       	push	r13
    2d60:	ef 92       	push	r14
    2d62:	ff 92       	push	r15
    2d64:	0f 93       	push	r16
    2d66:	1f 93       	push	r17
    2d68:	df 93       	push	r29
    2d6a:	cf 93       	push	r28
    2d6c:	cd b7       	in	r28, 0x3d	; 61
    2d6e:	de b7       	in	r29, 0x3e	; 62
    2d70:	2b 97       	sbiw	r28, 0x0b	; 11
    2d72:	0f b6       	in	r0, 0x3f	; 63
    2d74:	f8 94       	cli
    2d76:	de bf       	out	0x3e, r29	; 62
    2d78:	0f be       	out	0x3f, r0	; 63
    2d7a:	cd bf       	out	0x3d, r28	; 61
    2d7c:	3c 01       	movw	r6, r24
    2d7e:	2b 01       	movw	r4, r22
    2d80:	5a 01       	movw	r10, r20
    2d82:	fc 01       	movw	r30, r24
    2d84:	17 82       	std	Z+7, r1	; 0x07
    2d86:	16 82       	std	Z+6, r1	; 0x06
    2d88:	83 81       	ldd	r24, Z+3	; 0x03
    2d8a:	81 fd       	sbrc	r24, 1
    2d8c:	03 c0       	rjmp	.+6      	; 0x2d94 <vfprintf+0x4c>
    2d8e:	6f ef       	ldi	r22, 0xFF	; 255
    2d90:	7f ef       	ldi	r23, 0xFF	; 255
    2d92:	c6 c1       	rjmp	.+908    	; 0x3120 <vfprintf+0x3d8>
    2d94:	9a e0       	ldi	r25, 0x0A	; 10
    2d96:	89 2e       	mov	r8, r25
    2d98:	1e 01       	movw	r2, r28
    2d9a:	08 94       	sec
    2d9c:	21 1c       	adc	r2, r1
    2d9e:	31 1c       	adc	r3, r1
    2da0:	f3 01       	movw	r30, r6
    2da2:	23 81       	ldd	r18, Z+3	; 0x03
    2da4:	f2 01       	movw	r30, r4
    2da6:	23 fd       	sbrc	r18, 3
    2da8:	85 91       	lpm	r24, Z+
    2daa:	23 ff       	sbrs	r18, 3
    2dac:	81 91       	ld	r24, Z+
    2dae:	2f 01       	movw	r4, r30
    2db0:	88 23       	and	r24, r24
    2db2:	09 f4       	brne	.+2      	; 0x2db6 <vfprintf+0x6e>
    2db4:	b2 c1       	rjmp	.+868    	; 0x311a <vfprintf+0x3d2>
    2db6:	85 32       	cpi	r24, 0x25	; 37
    2db8:	39 f4       	brne	.+14     	; 0x2dc8 <vfprintf+0x80>
    2dba:	23 fd       	sbrc	r18, 3
    2dbc:	85 91       	lpm	r24, Z+
    2dbe:	23 ff       	sbrs	r18, 3
    2dc0:	81 91       	ld	r24, Z+
    2dc2:	2f 01       	movw	r4, r30
    2dc4:	85 32       	cpi	r24, 0x25	; 37
    2dc6:	29 f4       	brne	.+10     	; 0x2dd2 <vfprintf+0x8a>
    2dc8:	90 e0       	ldi	r25, 0x00	; 0
    2dca:	b3 01       	movw	r22, r6
    2dcc:	0e 94 c0 18 	call	0x3180	; 0x3180 <fputc>
    2dd0:	e7 cf       	rjmp	.-50     	; 0x2da0 <vfprintf+0x58>
    2dd2:	98 2f       	mov	r25, r24
    2dd4:	ff 24       	eor	r15, r15
    2dd6:	ee 24       	eor	r14, r14
    2dd8:	99 24       	eor	r9, r9
    2dda:	ff e1       	ldi	r31, 0x1F	; 31
    2ddc:	ff 15       	cp	r31, r15
    2dde:	d0 f0       	brcs	.+52     	; 0x2e14 <vfprintf+0xcc>
    2de0:	9b 32       	cpi	r25, 0x2B	; 43
    2de2:	69 f0       	breq	.+26     	; 0x2dfe <vfprintf+0xb6>
    2de4:	9c 32       	cpi	r25, 0x2C	; 44
    2de6:	28 f4       	brcc	.+10     	; 0x2df2 <vfprintf+0xaa>
    2de8:	90 32       	cpi	r25, 0x20	; 32
    2dea:	59 f0       	breq	.+22     	; 0x2e02 <vfprintf+0xba>
    2dec:	93 32       	cpi	r25, 0x23	; 35
    2dee:	91 f4       	brne	.+36     	; 0x2e14 <vfprintf+0xcc>
    2df0:	0e c0       	rjmp	.+28     	; 0x2e0e <vfprintf+0xc6>
    2df2:	9d 32       	cpi	r25, 0x2D	; 45
    2df4:	49 f0       	breq	.+18     	; 0x2e08 <vfprintf+0xc0>
    2df6:	90 33       	cpi	r25, 0x30	; 48
    2df8:	69 f4       	brne	.+26     	; 0x2e14 <vfprintf+0xcc>
    2dfa:	41 e0       	ldi	r20, 0x01	; 1
    2dfc:	24 c0       	rjmp	.+72     	; 0x2e46 <vfprintf+0xfe>
    2dfe:	52 e0       	ldi	r21, 0x02	; 2
    2e00:	f5 2a       	or	r15, r21
    2e02:	84 e0       	ldi	r24, 0x04	; 4
    2e04:	f8 2a       	or	r15, r24
    2e06:	28 c0       	rjmp	.+80     	; 0x2e58 <vfprintf+0x110>
    2e08:	98 e0       	ldi	r25, 0x08	; 8
    2e0a:	f9 2a       	or	r15, r25
    2e0c:	25 c0       	rjmp	.+74     	; 0x2e58 <vfprintf+0x110>
    2e0e:	e0 e1       	ldi	r30, 0x10	; 16
    2e10:	fe 2a       	or	r15, r30
    2e12:	22 c0       	rjmp	.+68     	; 0x2e58 <vfprintf+0x110>
    2e14:	f7 fc       	sbrc	r15, 7
    2e16:	29 c0       	rjmp	.+82     	; 0x2e6a <vfprintf+0x122>
    2e18:	89 2f       	mov	r24, r25
    2e1a:	80 53       	subi	r24, 0x30	; 48
    2e1c:	8a 30       	cpi	r24, 0x0A	; 10
    2e1e:	70 f4       	brcc	.+28     	; 0x2e3c <vfprintf+0xf4>
    2e20:	f6 fe       	sbrs	r15, 6
    2e22:	05 c0       	rjmp	.+10     	; 0x2e2e <vfprintf+0xe6>
    2e24:	98 9c       	mul	r9, r8
    2e26:	90 2c       	mov	r9, r0
    2e28:	11 24       	eor	r1, r1
    2e2a:	98 0e       	add	r9, r24
    2e2c:	15 c0       	rjmp	.+42     	; 0x2e58 <vfprintf+0x110>
    2e2e:	e8 9c       	mul	r14, r8
    2e30:	e0 2c       	mov	r14, r0
    2e32:	11 24       	eor	r1, r1
    2e34:	e8 0e       	add	r14, r24
    2e36:	f0 e2       	ldi	r31, 0x20	; 32
    2e38:	ff 2a       	or	r15, r31
    2e3a:	0e c0       	rjmp	.+28     	; 0x2e58 <vfprintf+0x110>
    2e3c:	9e 32       	cpi	r25, 0x2E	; 46
    2e3e:	29 f4       	brne	.+10     	; 0x2e4a <vfprintf+0x102>
    2e40:	f6 fc       	sbrc	r15, 6
    2e42:	6b c1       	rjmp	.+726    	; 0x311a <vfprintf+0x3d2>
    2e44:	40 e4       	ldi	r20, 0x40	; 64
    2e46:	f4 2a       	or	r15, r20
    2e48:	07 c0       	rjmp	.+14     	; 0x2e58 <vfprintf+0x110>
    2e4a:	9c 36       	cpi	r25, 0x6C	; 108
    2e4c:	19 f4       	brne	.+6      	; 0x2e54 <vfprintf+0x10c>
    2e4e:	50 e8       	ldi	r21, 0x80	; 128
    2e50:	f5 2a       	or	r15, r21
    2e52:	02 c0       	rjmp	.+4      	; 0x2e58 <vfprintf+0x110>
    2e54:	98 36       	cpi	r25, 0x68	; 104
    2e56:	49 f4       	brne	.+18     	; 0x2e6a <vfprintf+0x122>
    2e58:	f2 01       	movw	r30, r4
    2e5a:	23 fd       	sbrc	r18, 3
    2e5c:	95 91       	lpm	r25, Z+
    2e5e:	23 ff       	sbrs	r18, 3
    2e60:	91 91       	ld	r25, Z+
    2e62:	2f 01       	movw	r4, r30
    2e64:	99 23       	and	r25, r25
    2e66:	09 f0       	breq	.+2      	; 0x2e6a <vfprintf+0x122>
    2e68:	b8 cf       	rjmp	.-144    	; 0x2dda <vfprintf+0x92>
    2e6a:	89 2f       	mov	r24, r25
    2e6c:	85 54       	subi	r24, 0x45	; 69
    2e6e:	83 30       	cpi	r24, 0x03	; 3
    2e70:	18 f0       	brcs	.+6      	; 0x2e78 <vfprintf+0x130>
    2e72:	80 52       	subi	r24, 0x20	; 32
    2e74:	83 30       	cpi	r24, 0x03	; 3
    2e76:	38 f4       	brcc	.+14     	; 0x2e86 <vfprintf+0x13e>
    2e78:	44 e0       	ldi	r20, 0x04	; 4
    2e7a:	50 e0       	ldi	r21, 0x00	; 0
    2e7c:	a4 0e       	add	r10, r20
    2e7e:	b5 1e       	adc	r11, r21
    2e80:	5f e3       	ldi	r21, 0x3F	; 63
    2e82:	59 83       	std	Y+1, r21	; 0x01
    2e84:	0f c0       	rjmp	.+30     	; 0x2ea4 <vfprintf+0x15c>
    2e86:	93 36       	cpi	r25, 0x63	; 99
    2e88:	31 f0       	breq	.+12     	; 0x2e96 <vfprintf+0x14e>
    2e8a:	93 37       	cpi	r25, 0x73	; 115
    2e8c:	79 f0       	breq	.+30     	; 0x2eac <vfprintf+0x164>
    2e8e:	93 35       	cpi	r25, 0x53	; 83
    2e90:	09 f0       	breq	.+2      	; 0x2e94 <vfprintf+0x14c>
    2e92:	56 c0       	rjmp	.+172    	; 0x2f40 <vfprintf+0x1f8>
    2e94:	20 c0       	rjmp	.+64     	; 0x2ed6 <vfprintf+0x18e>
    2e96:	f5 01       	movw	r30, r10
    2e98:	80 81       	ld	r24, Z
    2e9a:	89 83       	std	Y+1, r24	; 0x01
    2e9c:	42 e0       	ldi	r20, 0x02	; 2
    2e9e:	50 e0       	ldi	r21, 0x00	; 0
    2ea0:	a4 0e       	add	r10, r20
    2ea2:	b5 1e       	adc	r11, r21
    2ea4:	61 01       	movw	r12, r2
    2ea6:	01 e0       	ldi	r16, 0x01	; 1
    2ea8:	10 e0       	ldi	r17, 0x00	; 0
    2eaa:	12 c0       	rjmp	.+36     	; 0x2ed0 <vfprintf+0x188>
    2eac:	f5 01       	movw	r30, r10
    2eae:	c0 80       	ld	r12, Z
    2eb0:	d1 80       	ldd	r13, Z+1	; 0x01
    2eb2:	f6 fc       	sbrc	r15, 6
    2eb4:	03 c0       	rjmp	.+6      	; 0x2ebc <vfprintf+0x174>
    2eb6:	6f ef       	ldi	r22, 0xFF	; 255
    2eb8:	7f ef       	ldi	r23, 0xFF	; 255
    2eba:	02 c0       	rjmp	.+4      	; 0x2ec0 <vfprintf+0x178>
    2ebc:	69 2d       	mov	r22, r9
    2ebe:	70 e0       	ldi	r23, 0x00	; 0
    2ec0:	42 e0       	ldi	r20, 0x02	; 2
    2ec2:	50 e0       	ldi	r21, 0x00	; 0
    2ec4:	a4 0e       	add	r10, r20
    2ec6:	b5 1e       	adc	r11, r21
    2ec8:	c6 01       	movw	r24, r12
    2eca:	0e 94 b5 18 	call	0x316a	; 0x316a <strnlen>
    2ece:	8c 01       	movw	r16, r24
    2ed0:	5f e7       	ldi	r21, 0x7F	; 127
    2ed2:	f5 22       	and	r15, r21
    2ed4:	14 c0       	rjmp	.+40     	; 0x2efe <vfprintf+0x1b6>
    2ed6:	f5 01       	movw	r30, r10
    2ed8:	c0 80       	ld	r12, Z
    2eda:	d1 80       	ldd	r13, Z+1	; 0x01
    2edc:	f6 fc       	sbrc	r15, 6
    2ede:	03 c0       	rjmp	.+6      	; 0x2ee6 <vfprintf+0x19e>
    2ee0:	6f ef       	ldi	r22, 0xFF	; 255
    2ee2:	7f ef       	ldi	r23, 0xFF	; 255
    2ee4:	02 c0       	rjmp	.+4      	; 0x2eea <vfprintf+0x1a2>
    2ee6:	69 2d       	mov	r22, r9
    2ee8:	70 e0       	ldi	r23, 0x00	; 0
    2eea:	42 e0       	ldi	r20, 0x02	; 2
    2eec:	50 e0       	ldi	r21, 0x00	; 0
    2eee:	a4 0e       	add	r10, r20
    2ef0:	b5 1e       	adc	r11, r21
    2ef2:	c6 01       	movw	r24, r12
    2ef4:	0e 94 aa 18 	call	0x3154	; 0x3154 <strnlen_P>
    2ef8:	8c 01       	movw	r16, r24
    2efa:	50 e8       	ldi	r21, 0x80	; 128
    2efc:	f5 2a       	or	r15, r21
    2efe:	f3 fe       	sbrs	r15, 3
    2f00:	07 c0       	rjmp	.+14     	; 0x2f10 <vfprintf+0x1c8>
    2f02:	1a c0       	rjmp	.+52     	; 0x2f38 <vfprintf+0x1f0>
    2f04:	80 e2       	ldi	r24, 0x20	; 32
    2f06:	90 e0       	ldi	r25, 0x00	; 0
    2f08:	b3 01       	movw	r22, r6
    2f0a:	0e 94 c0 18 	call	0x3180	; 0x3180 <fputc>
    2f0e:	ea 94       	dec	r14
    2f10:	8e 2d       	mov	r24, r14
    2f12:	90 e0       	ldi	r25, 0x00	; 0
    2f14:	08 17       	cp	r16, r24
    2f16:	19 07       	cpc	r17, r25
    2f18:	a8 f3       	brcs	.-22     	; 0x2f04 <vfprintf+0x1bc>
    2f1a:	0e c0       	rjmp	.+28     	; 0x2f38 <vfprintf+0x1f0>
    2f1c:	f6 01       	movw	r30, r12
    2f1e:	f7 fc       	sbrc	r15, 7
    2f20:	85 91       	lpm	r24, Z+
    2f22:	f7 fe       	sbrs	r15, 7
    2f24:	81 91       	ld	r24, Z+
    2f26:	6f 01       	movw	r12, r30
    2f28:	90 e0       	ldi	r25, 0x00	; 0
    2f2a:	b3 01       	movw	r22, r6
    2f2c:	0e 94 c0 18 	call	0x3180	; 0x3180 <fputc>
    2f30:	e1 10       	cpse	r14, r1
    2f32:	ea 94       	dec	r14
    2f34:	01 50       	subi	r16, 0x01	; 1
    2f36:	10 40       	sbci	r17, 0x00	; 0
    2f38:	01 15       	cp	r16, r1
    2f3a:	11 05       	cpc	r17, r1
    2f3c:	79 f7       	brne	.-34     	; 0x2f1c <vfprintf+0x1d4>
    2f3e:	ea c0       	rjmp	.+468    	; 0x3114 <vfprintf+0x3cc>
    2f40:	94 36       	cpi	r25, 0x64	; 100
    2f42:	11 f0       	breq	.+4      	; 0x2f48 <vfprintf+0x200>
    2f44:	99 36       	cpi	r25, 0x69	; 105
    2f46:	69 f5       	brne	.+90     	; 0x2fa2 <vfprintf+0x25a>
    2f48:	f7 fe       	sbrs	r15, 7
    2f4a:	08 c0       	rjmp	.+16     	; 0x2f5c <vfprintf+0x214>
    2f4c:	f5 01       	movw	r30, r10
    2f4e:	20 81       	ld	r18, Z
    2f50:	31 81       	ldd	r19, Z+1	; 0x01
    2f52:	42 81       	ldd	r20, Z+2	; 0x02
    2f54:	53 81       	ldd	r21, Z+3	; 0x03
    2f56:	84 e0       	ldi	r24, 0x04	; 4
    2f58:	90 e0       	ldi	r25, 0x00	; 0
    2f5a:	0a c0       	rjmp	.+20     	; 0x2f70 <vfprintf+0x228>
    2f5c:	f5 01       	movw	r30, r10
    2f5e:	80 81       	ld	r24, Z
    2f60:	91 81       	ldd	r25, Z+1	; 0x01
    2f62:	9c 01       	movw	r18, r24
    2f64:	44 27       	eor	r20, r20
    2f66:	37 fd       	sbrc	r19, 7
    2f68:	40 95       	com	r20
    2f6a:	54 2f       	mov	r21, r20
    2f6c:	82 e0       	ldi	r24, 0x02	; 2
    2f6e:	90 e0       	ldi	r25, 0x00	; 0
    2f70:	a8 0e       	add	r10, r24
    2f72:	b9 1e       	adc	r11, r25
    2f74:	9f e6       	ldi	r25, 0x6F	; 111
    2f76:	f9 22       	and	r15, r25
    2f78:	57 ff       	sbrs	r21, 7
    2f7a:	09 c0       	rjmp	.+18     	; 0x2f8e <vfprintf+0x246>
    2f7c:	50 95       	com	r21
    2f7e:	40 95       	com	r20
    2f80:	30 95       	com	r19
    2f82:	21 95       	neg	r18
    2f84:	3f 4f       	sbci	r19, 0xFF	; 255
    2f86:	4f 4f       	sbci	r20, 0xFF	; 255
    2f88:	5f 4f       	sbci	r21, 0xFF	; 255
    2f8a:	e0 e8       	ldi	r30, 0x80	; 128
    2f8c:	fe 2a       	or	r15, r30
    2f8e:	ca 01       	movw	r24, r20
    2f90:	b9 01       	movw	r22, r18
    2f92:	a1 01       	movw	r20, r2
    2f94:	2a e0       	ldi	r18, 0x0A	; 10
    2f96:	30 e0       	ldi	r19, 0x00	; 0
    2f98:	0e 94 ec 18 	call	0x31d8	; 0x31d8 <__ultoa_invert>
    2f9c:	d8 2e       	mov	r13, r24
    2f9e:	d2 18       	sub	r13, r2
    2fa0:	40 c0       	rjmp	.+128    	; 0x3022 <vfprintf+0x2da>
    2fa2:	95 37       	cpi	r25, 0x75	; 117
    2fa4:	29 f4       	brne	.+10     	; 0x2fb0 <vfprintf+0x268>
    2fa6:	1f 2d       	mov	r17, r15
    2fa8:	1f 7e       	andi	r17, 0xEF	; 239
    2faa:	2a e0       	ldi	r18, 0x0A	; 10
    2fac:	30 e0       	ldi	r19, 0x00	; 0
    2fae:	1d c0       	rjmp	.+58     	; 0x2fea <vfprintf+0x2a2>
    2fb0:	1f 2d       	mov	r17, r15
    2fb2:	19 7f       	andi	r17, 0xF9	; 249
    2fb4:	9f 36       	cpi	r25, 0x6F	; 111
    2fb6:	61 f0       	breq	.+24     	; 0x2fd0 <vfprintf+0x288>
    2fb8:	90 37       	cpi	r25, 0x70	; 112
    2fba:	20 f4       	brcc	.+8      	; 0x2fc4 <vfprintf+0x27c>
    2fbc:	98 35       	cpi	r25, 0x58	; 88
    2fbe:	09 f0       	breq	.+2      	; 0x2fc2 <vfprintf+0x27a>
    2fc0:	ac c0       	rjmp	.+344    	; 0x311a <vfprintf+0x3d2>
    2fc2:	0f c0       	rjmp	.+30     	; 0x2fe2 <vfprintf+0x29a>
    2fc4:	90 37       	cpi	r25, 0x70	; 112
    2fc6:	39 f0       	breq	.+14     	; 0x2fd6 <vfprintf+0x28e>
    2fc8:	98 37       	cpi	r25, 0x78	; 120
    2fca:	09 f0       	breq	.+2      	; 0x2fce <vfprintf+0x286>
    2fcc:	a6 c0       	rjmp	.+332    	; 0x311a <vfprintf+0x3d2>
    2fce:	04 c0       	rjmp	.+8      	; 0x2fd8 <vfprintf+0x290>
    2fd0:	28 e0       	ldi	r18, 0x08	; 8
    2fd2:	30 e0       	ldi	r19, 0x00	; 0
    2fd4:	0a c0       	rjmp	.+20     	; 0x2fea <vfprintf+0x2a2>
    2fd6:	10 61       	ori	r17, 0x10	; 16
    2fd8:	14 fd       	sbrc	r17, 4
    2fda:	14 60       	ori	r17, 0x04	; 4
    2fdc:	20 e1       	ldi	r18, 0x10	; 16
    2fde:	30 e0       	ldi	r19, 0x00	; 0
    2fe0:	04 c0       	rjmp	.+8      	; 0x2fea <vfprintf+0x2a2>
    2fe2:	14 fd       	sbrc	r17, 4
    2fe4:	16 60       	ori	r17, 0x06	; 6
    2fe6:	20 e1       	ldi	r18, 0x10	; 16
    2fe8:	32 e0       	ldi	r19, 0x02	; 2
    2fea:	17 ff       	sbrs	r17, 7
    2fec:	08 c0       	rjmp	.+16     	; 0x2ffe <vfprintf+0x2b6>
    2fee:	f5 01       	movw	r30, r10
    2ff0:	60 81       	ld	r22, Z
    2ff2:	71 81       	ldd	r23, Z+1	; 0x01
    2ff4:	82 81       	ldd	r24, Z+2	; 0x02
    2ff6:	93 81       	ldd	r25, Z+3	; 0x03
    2ff8:	44 e0       	ldi	r20, 0x04	; 4
    2ffa:	50 e0       	ldi	r21, 0x00	; 0
    2ffc:	08 c0       	rjmp	.+16     	; 0x300e <vfprintf+0x2c6>
    2ffe:	f5 01       	movw	r30, r10
    3000:	80 81       	ld	r24, Z
    3002:	91 81       	ldd	r25, Z+1	; 0x01
    3004:	bc 01       	movw	r22, r24
    3006:	80 e0       	ldi	r24, 0x00	; 0
    3008:	90 e0       	ldi	r25, 0x00	; 0
    300a:	42 e0       	ldi	r20, 0x02	; 2
    300c:	50 e0       	ldi	r21, 0x00	; 0
    300e:	a4 0e       	add	r10, r20
    3010:	b5 1e       	adc	r11, r21
    3012:	a1 01       	movw	r20, r2
    3014:	0e 94 ec 18 	call	0x31d8	; 0x31d8 <__ultoa_invert>
    3018:	d8 2e       	mov	r13, r24
    301a:	d2 18       	sub	r13, r2
    301c:	8f e7       	ldi	r24, 0x7F	; 127
    301e:	f8 2e       	mov	r15, r24
    3020:	f1 22       	and	r15, r17
    3022:	f6 fe       	sbrs	r15, 6
    3024:	0b c0       	rjmp	.+22     	; 0x303c <vfprintf+0x2f4>
    3026:	5e ef       	ldi	r21, 0xFE	; 254
    3028:	f5 22       	and	r15, r21
    302a:	d9 14       	cp	r13, r9
    302c:	38 f4       	brcc	.+14     	; 0x303c <vfprintf+0x2f4>
    302e:	f4 fe       	sbrs	r15, 4
    3030:	07 c0       	rjmp	.+14     	; 0x3040 <vfprintf+0x2f8>
    3032:	f2 fc       	sbrc	r15, 2
    3034:	05 c0       	rjmp	.+10     	; 0x3040 <vfprintf+0x2f8>
    3036:	8f ee       	ldi	r24, 0xEF	; 239
    3038:	f8 22       	and	r15, r24
    303a:	02 c0       	rjmp	.+4      	; 0x3040 <vfprintf+0x2f8>
    303c:	1d 2d       	mov	r17, r13
    303e:	01 c0       	rjmp	.+2      	; 0x3042 <vfprintf+0x2fa>
    3040:	19 2d       	mov	r17, r9
    3042:	f4 fe       	sbrs	r15, 4
    3044:	0d c0       	rjmp	.+26     	; 0x3060 <vfprintf+0x318>
    3046:	fe 01       	movw	r30, r28
    3048:	ed 0d       	add	r30, r13
    304a:	f1 1d       	adc	r31, r1
    304c:	80 81       	ld	r24, Z
    304e:	80 33       	cpi	r24, 0x30	; 48
    3050:	19 f4       	brne	.+6      	; 0x3058 <vfprintf+0x310>
    3052:	99 ee       	ldi	r25, 0xE9	; 233
    3054:	f9 22       	and	r15, r25
    3056:	08 c0       	rjmp	.+16     	; 0x3068 <vfprintf+0x320>
    3058:	1f 5f       	subi	r17, 0xFF	; 255
    305a:	f2 fe       	sbrs	r15, 2
    305c:	05 c0       	rjmp	.+10     	; 0x3068 <vfprintf+0x320>
    305e:	03 c0       	rjmp	.+6      	; 0x3066 <vfprintf+0x31e>
    3060:	8f 2d       	mov	r24, r15
    3062:	86 78       	andi	r24, 0x86	; 134
    3064:	09 f0       	breq	.+2      	; 0x3068 <vfprintf+0x320>
    3066:	1f 5f       	subi	r17, 0xFF	; 255
    3068:	0f 2d       	mov	r16, r15
    306a:	f3 fc       	sbrc	r15, 3
    306c:	14 c0       	rjmp	.+40     	; 0x3096 <vfprintf+0x34e>
    306e:	f0 fe       	sbrs	r15, 0
    3070:	0f c0       	rjmp	.+30     	; 0x3090 <vfprintf+0x348>
    3072:	1e 15       	cp	r17, r14
    3074:	10 f0       	brcs	.+4      	; 0x307a <vfprintf+0x332>
    3076:	9d 2c       	mov	r9, r13
    3078:	0b c0       	rjmp	.+22     	; 0x3090 <vfprintf+0x348>
    307a:	9d 2c       	mov	r9, r13
    307c:	9e 0c       	add	r9, r14
    307e:	91 1a       	sub	r9, r17
    3080:	1e 2d       	mov	r17, r14
    3082:	06 c0       	rjmp	.+12     	; 0x3090 <vfprintf+0x348>
    3084:	80 e2       	ldi	r24, 0x20	; 32
    3086:	90 e0       	ldi	r25, 0x00	; 0
    3088:	b3 01       	movw	r22, r6
    308a:	0e 94 c0 18 	call	0x3180	; 0x3180 <fputc>
    308e:	1f 5f       	subi	r17, 0xFF	; 255
    3090:	1e 15       	cp	r17, r14
    3092:	c0 f3       	brcs	.-16     	; 0x3084 <vfprintf+0x33c>
    3094:	04 c0       	rjmp	.+8      	; 0x309e <vfprintf+0x356>
    3096:	1e 15       	cp	r17, r14
    3098:	10 f4       	brcc	.+4      	; 0x309e <vfprintf+0x356>
    309a:	e1 1a       	sub	r14, r17
    309c:	01 c0       	rjmp	.+2      	; 0x30a0 <vfprintf+0x358>
    309e:	ee 24       	eor	r14, r14
    30a0:	04 ff       	sbrs	r16, 4
    30a2:	0f c0       	rjmp	.+30     	; 0x30c2 <vfprintf+0x37a>
    30a4:	80 e3       	ldi	r24, 0x30	; 48
    30a6:	90 e0       	ldi	r25, 0x00	; 0
    30a8:	b3 01       	movw	r22, r6
    30aa:	0e 94 c0 18 	call	0x3180	; 0x3180 <fputc>
    30ae:	02 ff       	sbrs	r16, 2
    30b0:	1d c0       	rjmp	.+58     	; 0x30ec <vfprintf+0x3a4>
    30b2:	01 fd       	sbrc	r16, 1
    30b4:	03 c0       	rjmp	.+6      	; 0x30bc <vfprintf+0x374>
    30b6:	88 e7       	ldi	r24, 0x78	; 120
    30b8:	90 e0       	ldi	r25, 0x00	; 0
    30ba:	0e c0       	rjmp	.+28     	; 0x30d8 <vfprintf+0x390>
    30bc:	88 e5       	ldi	r24, 0x58	; 88
    30be:	90 e0       	ldi	r25, 0x00	; 0
    30c0:	0b c0       	rjmp	.+22     	; 0x30d8 <vfprintf+0x390>
    30c2:	80 2f       	mov	r24, r16
    30c4:	86 78       	andi	r24, 0x86	; 134
    30c6:	91 f0       	breq	.+36     	; 0x30ec <vfprintf+0x3a4>
    30c8:	01 ff       	sbrs	r16, 1
    30ca:	02 c0       	rjmp	.+4      	; 0x30d0 <vfprintf+0x388>
    30cc:	8b e2       	ldi	r24, 0x2B	; 43
    30ce:	01 c0       	rjmp	.+2      	; 0x30d2 <vfprintf+0x38a>
    30d0:	80 e2       	ldi	r24, 0x20	; 32
    30d2:	f7 fc       	sbrc	r15, 7
    30d4:	8d e2       	ldi	r24, 0x2D	; 45
    30d6:	90 e0       	ldi	r25, 0x00	; 0
    30d8:	b3 01       	movw	r22, r6
    30da:	0e 94 c0 18 	call	0x3180	; 0x3180 <fputc>
    30de:	06 c0       	rjmp	.+12     	; 0x30ec <vfprintf+0x3a4>
    30e0:	80 e3       	ldi	r24, 0x30	; 48
    30e2:	90 e0       	ldi	r25, 0x00	; 0
    30e4:	b3 01       	movw	r22, r6
    30e6:	0e 94 c0 18 	call	0x3180	; 0x3180 <fputc>
    30ea:	9a 94       	dec	r9
    30ec:	d9 14       	cp	r13, r9
    30ee:	c0 f3       	brcs	.-16     	; 0x30e0 <vfprintf+0x398>
    30f0:	da 94       	dec	r13
    30f2:	f1 01       	movw	r30, r2
    30f4:	ed 0d       	add	r30, r13
    30f6:	f1 1d       	adc	r31, r1
    30f8:	80 81       	ld	r24, Z
    30fa:	90 e0       	ldi	r25, 0x00	; 0
    30fc:	b3 01       	movw	r22, r6
    30fe:	0e 94 c0 18 	call	0x3180	; 0x3180 <fputc>
    3102:	dd 20       	and	r13, r13
    3104:	a9 f7       	brne	.-22     	; 0x30f0 <vfprintf+0x3a8>
    3106:	06 c0       	rjmp	.+12     	; 0x3114 <vfprintf+0x3cc>
    3108:	80 e2       	ldi	r24, 0x20	; 32
    310a:	90 e0       	ldi	r25, 0x00	; 0
    310c:	b3 01       	movw	r22, r6
    310e:	0e 94 c0 18 	call	0x3180	; 0x3180 <fputc>
    3112:	ea 94       	dec	r14
    3114:	ee 20       	and	r14, r14
    3116:	c1 f7       	brne	.-16     	; 0x3108 <vfprintf+0x3c0>
    3118:	43 ce       	rjmp	.-890    	; 0x2da0 <vfprintf+0x58>
    311a:	f3 01       	movw	r30, r6
    311c:	66 81       	ldd	r22, Z+6	; 0x06
    311e:	77 81       	ldd	r23, Z+7	; 0x07
    3120:	cb 01       	movw	r24, r22
    3122:	2b 96       	adiw	r28, 0x0b	; 11
    3124:	0f b6       	in	r0, 0x3f	; 63
    3126:	f8 94       	cli
    3128:	de bf       	out	0x3e, r29	; 62
    312a:	0f be       	out	0x3f, r0	; 63
    312c:	cd bf       	out	0x3d, r28	; 61
    312e:	cf 91       	pop	r28
    3130:	df 91       	pop	r29
    3132:	1f 91       	pop	r17
    3134:	0f 91       	pop	r16
    3136:	ff 90       	pop	r15
    3138:	ef 90       	pop	r14
    313a:	df 90       	pop	r13
    313c:	cf 90       	pop	r12
    313e:	bf 90       	pop	r11
    3140:	af 90       	pop	r10
    3142:	9f 90       	pop	r9
    3144:	8f 90       	pop	r8
    3146:	7f 90       	pop	r7
    3148:	6f 90       	pop	r6
    314a:	5f 90       	pop	r5
    314c:	4f 90       	pop	r4
    314e:	3f 90       	pop	r3
    3150:	2f 90       	pop	r2
    3152:	08 95       	ret

00003154 <strnlen_P>:
    3154:	fc 01       	movw	r30, r24
    3156:	05 90       	lpm	r0, Z+
    3158:	61 50       	subi	r22, 0x01	; 1
    315a:	70 40       	sbci	r23, 0x00	; 0
    315c:	01 10       	cpse	r0, r1
    315e:	d8 f7       	brcc	.-10     	; 0x3156 <strnlen_P+0x2>
    3160:	80 95       	com	r24
    3162:	90 95       	com	r25
    3164:	8e 0f       	add	r24, r30
    3166:	9f 1f       	adc	r25, r31
    3168:	08 95       	ret

0000316a <strnlen>:
    316a:	fc 01       	movw	r30, r24
    316c:	61 50       	subi	r22, 0x01	; 1
    316e:	70 40       	sbci	r23, 0x00	; 0
    3170:	01 90       	ld	r0, Z+
    3172:	01 10       	cpse	r0, r1
    3174:	d8 f7       	brcc	.-10     	; 0x316c <strnlen+0x2>
    3176:	80 95       	com	r24
    3178:	90 95       	com	r25
    317a:	8e 0f       	add	r24, r30
    317c:	9f 1f       	adc	r25, r31
    317e:	08 95       	ret

00003180 <fputc>:
    3180:	0f 93       	push	r16
    3182:	1f 93       	push	r17
    3184:	cf 93       	push	r28
    3186:	df 93       	push	r29
    3188:	8c 01       	movw	r16, r24
    318a:	eb 01       	movw	r28, r22
    318c:	8b 81       	ldd	r24, Y+3	; 0x03
    318e:	81 ff       	sbrs	r24, 1
    3190:	1b c0       	rjmp	.+54     	; 0x31c8 <fputc+0x48>
    3192:	82 ff       	sbrs	r24, 2
    3194:	0d c0       	rjmp	.+26     	; 0x31b0 <fputc+0x30>
    3196:	2e 81       	ldd	r18, Y+6	; 0x06
    3198:	3f 81       	ldd	r19, Y+7	; 0x07
    319a:	8c 81       	ldd	r24, Y+4	; 0x04
    319c:	9d 81       	ldd	r25, Y+5	; 0x05
    319e:	28 17       	cp	r18, r24
    31a0:	39 07       	cpc	r19, r25
    31a2:	64 f4       	brge	.+24     	; 0x31bc <fputc+0x3c>
    31a4:	e8 81       	ld	r30, Y
    31a6:	f9 81       	ldd	r31, Y+1	; 0x01
    31a8:	01 93       	st	Z+, r16
    31aa:	f9 83       	std	Y+1, r31	; 0x01
    31ac:	e8 83       	st	Y, r30
    31ae:	06 c0       	rjmp	.+12     	; 0x31bc <fputc+0x3c>
    31b0:	e8 85       	ldd	r30, Y+8	; 0x08
    31b2:	f9 85       	ldd	r31, Y+9	; 0x09
    31b4:	80 2f       	mov	r24, r16
    31b6:	09 95       	icall
    31b8:	89 2b       	or	r24, r25
    31ba:	31 f4       	brne	.+12     	; 0x31c8 <fputc+0x48>
    31bc:	8e 81       	ldd	r24, Y+6	; 0x06
    31be:	9f 81       	ldd	r25, Y+7	; 0x07
    31c0:	01 96       	adiw	r24, 0x01	; 1
    31c2:	9f 83       	std	Y+7, r25	; 0x07
    31c4:	8e 83       	std	Y+6, r24	; 0x06
    31c6:	02 c0       	rjmp	.+4      	; 0x31cc <fputc+0x4c>
    31c8:	0f ef       	ldi	r16, 0xFF	; 255
    31ca:	1f ef       	ldi	r17, 0xFF	; 255
    31cc:	c8 01       	movw	r24, r16
    31ce:	df 91       	pop	r29
    31d0:	cf 91       	pop	r28
    31d2:	1f 91       	pop	r17
    31d4:	0f 91       	pop	r16
    31d6:	08 95       	ret

000031d8 <__ultoa_invert>:
    31d8:	fa 01       	movw	r30, r20
    31da:	aa 27       	eor	r26, r26
    31dc:	28 30       	cpi	r18, 0x08	; 8
    31de:	51 f1       	breq	.+84     	; 0x3234 <__ultoa_invert+0x5c>
    31e0:	20 31       	cpi	r18, 0x10	; 16
    31e2:	81 f1       	breq	.+96     	; 0x3244 <__ultoa_invert+0x6c>
    31e4:	e8 94       	clt
    31e6:	6f 93       	push	r22
    31e8:	6e 7f       	andi	r22, 0xFE	; 254
    31ea:	6e 5f       	subi	r22, 0xFE	; 254
    31ec:	7f 4f       	sbci	r23, 0xFF	; 255
    31ee:	8f 4f       	sbci	r24, 0xFF	; 255
    31f0:	9f 4f       	sbci	r25, 0xFF	; 255
    31f2:	af 4f       	sbci	r26, 0xFF	; 255
    31f4:	b1 e0       	ldi	r27, 0x01	; 1
    31f6:	3e d0       	rcall	.+124    	; 0x3274 <__ultoa_invert+0x9c>
    31f8:	b4 e0       	ldi	r27, 0x04	; 4
    31fa:	3c d0       	rcall	.+120    	; 0x3274 <__ultoa_invert+0x9c>
    31fc:	67 0f       	add	r22, r23
    31fe:	78 1f       	adc	r23, r24
    3200:	89 1f       	adc	r24, r25
    3202:	9a 1f       	adc	r25, r26
    3204:	a1 1d       	adc	r26, r1
    3206:	68 0f       	add	r22, r24
    3208:	79 1f       	adc	r23, r25
    320a:	8a 1f       	adc	r24, r26
    320c:	91 1d       	adc	r25, r1
    320e:	a1 1d       	adc	r26, r1
    3210:	6a 0f       	add	r22, r26
    3212:	71 1d       	adc	r23, r1
    3214:	81 1d       	adc	r24, r1
    3216:	91 1d       	adc	r25, r1
    3218:	a1 1d       	adc	r26, r1
    321a:	20 d0       	rcall	.+64     	; 0x325c <__ultoa_invert+0x84>
    321c:	09 f4       	brne	.+2      	; 0x3220 <__ultoa_invert+0x48>
    321e:	68 94       	set
    3220:	3f 91       	pop	r19
    3222:	2a e0       	ldi	r18, 0x0A	; 10
    3224:	26 9f       	mul	r18, r22
    3226:	11 24       	eor	r1, r1
    3228:	30 19       	sub	r19, r0
    322a:	30 5d       	subi	r19, 0xD0	; 208
    322c:	31 93       	st	Z+, r19
    322e:	de f6       	brtc	.-74     	; 0x31e6 <__ultoa_invert+0xe>
    3230:	cf 01       	movw	r24, r30
    3232:	08 95       	ret
    3234:	46 2f       	mov	r20, r22
    3236:	47 70       	andi	r20, 0x07	; 7
    3238:	40 5d       	subi	r20, 0xD0	; 208
    323a:	41 93       	st	Z+, r20
    323c:	b3 e0       	ldi	r27, 0x03	; 3
    323e:	0f d0       	rcall	.+30     	; 0x325e <__ultoa_invert+0x86>
    3240:	c9 f7       	brne	.-14     	; 0x3234 <__ultoa_invert+0x5c>
    3242:	f6 cf       	rjmp	.-20     	; 0x3230 <__ultoa_invert+0x58>
    3244:	46 2f       	mov	r20, r22
    3246:	4f 70       	andi	r20, 0x0F	; 15
    3248:	40 5d       	subi	r20, 0xD0	; 208
    324a:	4a 33       	cpi	r20, 0x3A	; 58
    324c:	18 f0       	brcs	.+6      	; 0x3254 <__ultoa_invert+0x7c>
    324e:	49 5d       	subi	r20, 0xD9	; 217
    3250:	31 fd       	sbrc	r19, 1
    3252:	40 52       	subi	r20, 0x20	; 32
    3254:	41 93       	st	Z+, r20
    3256:	02 d0       	rcall	.+4      	; 0x325c <__ultoa_invert+0x84>
    3258:	a9 f7       	brne	.-22     	; 0x3244 <__ultoa_invert+0x6c>
    325a:	ea cf       	rjmp	.-44     	; 0x3230 <__ultoa_invert+0x58>
    325c:	b4 e0       	ldi	r27, 0x04	; 4
    325e:	a6 95       	lsr	r26
    3260:	97 95       	ror	r25
    3262:	87 95       	ror	r24
    3264:	77 95       	ror	r23
    3266:	67 95       	ror	r22
    3268:	ba 95       	dec	r27
    326a:	c9 f7       	brne	.-14     	; 0x325e <__ultoa_invert+0x86>
    326c:	00 97       	sbiw	r24, 0x00	; 0
    326e:	61 05       	cpc	r22, r1
    3270:	71 05       	cpc	r23, r1
    3272:	08 95       	ret
    3274:	9b 01       	movw	r18, r22
    3276:	ac 01       	movw	r20, r24
    3278:	0a 2e       	mov	r0, r26
    327a:	06 94       	lsr	r0
    327c:	57 95       	ror	r21
    327e:	47 95       	ror	r20
    3280:	37 95       	ror	r19
    3282:	27 95       	ror	r18
    3284:	ba 95       	dec	r27
    3286:	c9 f7       	brne	.-14     	; 0x327a <__ultoa_invert+0xa2>
    3288:	62 0f       	add	r22, r18
    328a:	73 1f       	adc	r23, r19
    328c:	84 1f       	adc	r24, r20
    328e:	95 1f       	adc	r25, r21
    3290:	a0 1d       	adc	r26, r0
    3292:	08 95       	ret

00003294 <_exit>:
    3294:	f8 94       	cli

00003296 <__stop_program>:
    3296:	ff cf       	rjmp	.-2      	; 0x3296 <__stop_program>
