$date
	Sat Oct 22 21:54:55 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#304183
b1001 !
1"
#304186
b1001 &
b1001 %
1$
#304187
0"
#304190
b11100 &
b11100 %
#304194
b1110 &
b1110 %
#304198
b111 &
b111 %
#304202
b10110 &
b10110 %
#304206
b1011 &
b1011 %
#304210
b100010 &
b100010 %
#304214
b10001 &
b10001 %
#304218
b110100 &
b110100 %
#304222
b11010 &
b11010 %
#304226
b1101 &
b1101 %
#304230
b101000 &
b101000 %
#304234
b10100 &
b10100 %
#304238
b1010 &
b1010 %
#304242
b101 &
b101 %
#304246
b10000 &
b10000 %
#304250
b1000 &
b1000 %
#304254
b100 &
b100 %
#304258
b10 &
b10 %
#304262
b1 &
1#
b1 %
#304266
b0 &
b0 %
0#
0$
#1219524
b10100 !
1"
#1219526
b10100 &
b10100 %
1$
#1219527
0"
#1219530
b1010 &
b1010 %
#1219534
b101 &
b101 %
#1219538
b10000 &
b10000 %
#1219542
b1000 &
b1000 %
#1219546
b100 &
b100 %
#1219550
b10 &
b10 %
#1219554
b1 &
b1 %
1#
#1219558
b0 &
0#
b0 %
0$
#2310239
b10 !
1"
#2310242
b10 &
b10 %
1$
#2310243
0"
#2310246
b1 &
1#
b1 %
#2310250
b0 &
b0 %
0#
0$
#4500012
