================================================================
== Vivado RTL Synthesis Results
================================================================
+ General Information:
    * Date:            Fri Feb 20 22:42:03 +0530 2026
    * Version:         2024.1 (Build 5069499 on May 21 2024)
    * Project:         CNN_MNIST_TOP
    * Solution:        hls (Vivado IP Flow Target)
    * Product family:  zynq
    * Target device:   xc7z020-clg400-1


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * RTL Synthesis target clock:  10 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== RTL Synthesis Resource Summary
================================================================
LUT:              26873
FF:               21510
DSP:              212
BRAM:             190
URAM:             0
SRL:              1270


================================================================
== RTL Synthesis Timing Summary
================================================================
* Timing was NOT met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 10.000      |
| Post-Synthesis | 14.162      |
+----------------+-------------+


================================================================
== RTL Synthesis Resources
================================================================
+-----------------------------------------------------------------------+-------+-------+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                                                                  | LUT   | FF    | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+-----------------------------------------------------------------------+-------+-------+-----+------+------+-----+--------+------+---------+----------+--------+
| inst                                                                  | 26873 | 21510 | 212 | 190  |      |     |        |      |         |          |        |
|   (inst)                                                              | 6     | 130   |     |      |      |     |        |      |         |          |        |
|   B1_10_U                                                             | 17    | 38    |     |      |      |     |        |      |         |          |        |
|   B1_11_U                                                             | 17    | 38    |     |      |      |     |        |      |         |          |        |
|   B1_12_U                                                             | 18    | 38    |     |      |      |     |        |      |         |          |        |
|   B1_13_U                                                             | 19    | 38    |     |      |      |     |        |      |         |          |        |
|   B1_14_U                                                             | 18    | 38    |     |      |      |     |        |      |         |          |        |
|   B1_8_U                                                              | 18    | 38    |     |      |      |     |        |      |         |          |        |
|   B1_9_U                                                              | 19    | 38    |     |      |      |     |        |      |         |          |        |
|   B1_U                                                                | 17    | 38    |     |      |      |     |        |      |         |          |        |
|   B2_U                                                                | 7     | 6     |     | 1    |      |     |        |      |         |          |        |
|   B3_10_U                                                             | 29    | 9     |     |      |      |     |        |      |         |          |        |
|   B3_11_U                                                             | 31    | 9     |     |      |      |     |        |      |         |          |        |
|   B3_12_U                                                             | 29    | 9     |     |      |      |     |        |      |         |          |        |
|   B3_13_U                                                             | 29    | 9     |     |      |      |     |        |      |         |          |        |
|   B3_14_U                                                             | 29    | 9     |     |      |      |     |        |      |         |          |        |
|   B3_15_U                                                             | 31    | 9     |     |      |      |     |        |      |         |          |        |
|   B3_16_U                                                             | 30    | 9     |     |      |      |     |        |      |         |          |        |
|   B3_17_U                                                             | 31    | 9     |     |      |      |     |        |      |         |          |        |
|   B3_18_U                                                             | 29    | 9     |     |      |      |     |        |      |         |          |        |
|   B3_U                                                                | 32    | 9     |     |      |      |     |        |      |         |          |        |
|   Block_entry_split_split_split_split_split_split_split_split_proc_U0 | 26    | 78    |     |      |      |     |        |      |         |          |        |
|   W1_1_U                                                              | 157   | 103   |     |      |      |     |        |      |         |          |        |
|   W1_2_U                                                              | 158   | 104   |     |      |      |     |        |      |         |          |        |
|   W1_3_U                                                              | 142   | 103   |     |      |      |     |        |      |         |          |        |
|   W1_4_U                                                              | 142   | 103   |     |      |      |     |        |      |         |          |        |
|   W1_5_U                                                              | 141   | 103   |     |      |      |     |        |      |         |          |        |
|   W1_6_U                                                              | 141   | 103   |     |      |      |     |        |      |         |          |        |
|   W1_7_U                                                              | 157   | 103   |     |      |      |     |        |      |         |          |        |
|   W1_8_U                                                              | 158   | 103   |     |      |      |     |        |      |         |          |        |
|   W1_U                                                                | 141   | 103   |     |      |      |     |        |      |         |          |        |
|   W2_10_U                                                             | 6     | 6     |     | 1    |      |     |        |      |         |          |        |
|   W2_11_U                                                             | 7     | 6     |     | 1    |      |     |        |      |         |          |        |
|   W2_12_U                                                             | 8     | 6     |     | 1    |      |     |        |      |         |          |        |
|   W2_13_U                                                             | 6     | 6     |     | 1    |      |     |        |      |         |          |        |
|   W2_14_U                                                             | 6     | 6     |     | 1    |      |     |        |      |         |          |        |
|   W2_15_U                                                             | 6     | 6     |     | 1    |      |     |        |      |         |          |        |
|   W2_16_U                                                             | 6     | 6     |     | 1    |      |     |        |      |         |          |        |
|   W2_17_U                                                             | 8     | 6     |     | 1    |      |     |        |      |         |          |        |
|   W2_18_U                                                             | 6     | 6     |     | 1    |      |     |        |      |         |          |        |
|   W2_19_U                                                             | 7     | 6     |     | 1    |      |     |        |      |         |          |        |
|   W2_1_U                                                              | 8     | 6     |     | 1    |      |     |        |      |         |          |        |
|   W2_20_U                                                             | 7     | 6     |     | 1    |      |     |        |      |         |          |        |
|   W2_21_U                                                             | 6     | 6     |     | 1    |      |     |        |      |         |          |        |
|   W2_22_U                                                             | 6     | 6     |     | 1    |      |     |        |      |         |          |        |
|   W2_23_U                                                             | 7     | 6     |     | 1    |      |     |        |      |         |          |        |
|   W2_24_U                                                             | 7     | 6     |     | 1    |      |     |        |      |         |          |        |
|   W2_25_U                                                             | 6     | 6     |     | 1    |      |     |        |      |         |          |        |
|   W2_26_U                                                             | 6     | 6     |     | 1    |      |     |        |      |         |          |        |
|   W2_27_U                                                             | 7     | 6     |     | 1    |      |     |        |      |         |          |        |
|   W2_28_U                                                             | 7     | 6     |     | 1    |      |     |        |      |         |          |        |
|   W2_29_U                                                             | 6     | 6     |     | 1    |      |     |        |      |         |          |        |
|   W2_2_U                                                              | 6     | 6     |     | 1    |      |     |        |      |         |          |        |
|   W2_30_U                                                             | 7     | 6     |     | 1    |      |     |        |      |         |          |        |
|   W2_31_U                                                             | 8     | 6     |     | 1    |      |     |        |      |         |          |        |
|   W2_32_U                                                             | 7     | 6     |     | 1    |      |     |        |      |         |          |        |
|   W2_33_U                                                             | 9     | 6     |     | 1    |      |     |        |      |         |          |        |
|   W2_34_U                                                             | 6     | 6     |     | 1    |      |     |        |      |         |          |        |
|   W2_35_U                                                             | 8     | 6     |     | 1    |      |     |        |      |         |          |        |
|   W2_36_U                                                             | 6     | 6     |     | 1    |      |     |        |      |         |          |        |
|   W2_37_U                                                             | 6     | 6     |     | 1    |      |     |        |      |         |          |        |
|   W2_38_U                                                             | 6     | 6     |     | 1    |      |     |        |      |         |          |        |
|   W2_39_U                                                             | 8     | 6     |     | 1    |      |     |        |      |         |          |        |
|   W2_3_U                                                              | 7     | 6     |     | 1    |      |     |        |      |         |          |        |
|   W2_40_U                                                             | 6     | 6     |     | 1    |      |     |        |      |         |          |        |
|   W2_41_U                                                             | 8     | 6     |     | 1    |      |     |        |      |         |          |        |
|   W2_42_U                                                             | 7     | 6     |     | 1    |      |     |        |      |         |          |        |
|   W2_43_U                                                             | 6     | 6     |     | 1    |      |     |        |      |         |          |        |
|   W2_44_U                                                             | 6     | 6     |     | 1    |      |     |        |      |         |          |        |
|   W2_45_U                                                             | 6     | 6     |     | 1    |      |     |        |      |         |          |        |
|   W2_46_U                                                             | 7     | 6     |     | 1    |      |     |        |      |         |          |        |
|   W2_47_U                                                             | 6     | 6     |     | 1    |      |     |        |      |         |          |        |
|   W2_48_U                                                             | 7     | 6     |     | 1    |      |     |        |      |         |          |        |
|   W2_49_U                                                             | 7     | 6     |     | 1    |      |     |        |      |         |          |        |
|   W2_4_U                                                              | 7     | 6     |     | 1    |      |     |        |      |         |          |        |
|   W2_50_U                                                             | 6     | 6     |     | 1    |      |     |        |      |         |          |        |
|   W2_51_U                                                             | 9     | 6     |     | 1    |      |     |        |      |         |          |        |
|   W2_52_U                                                             | 6     | 6     |     | 1    |      |     |        |      |         |          |        |
|   W2_53_U                                                             | 6     | 6     |     | 1    |      |     |        |      |         |          |        |
|   W2_54_U                                                             | 6     | 6     |     | 1    |      |     |        |      |         |          |        |
|   W2_55_U                                                             | 8     | 6     |     | 1    |      |     |        |      |         |          |        |
|   W2_56_U                                                             | 8     | 6     |     | 1    |      |     |        |      |         |          |        |
|   W2_57_U                                                             | 6     | 6     |     | 1    |      |     |        |      |         |          |        |
|   W2_58_U                                                             | 6     | 6     |     | 1    |      |     |        |      |         |          |        |
|   W2_59_U                                                             | 7     | 6     |     | 1    |      |     |        |      |         |          |        |
|   W2_5_U                                                              | 6     | 6     |     | 1    |      |     |        |      |         |          |        |
|   W2_60_U                                                             | 7     | 6     |     | 1    |      |     |        |      |         |          |        |
|   W2_61_U                                                             | 6     | 6     |     | 1    |      |     |        |      |         |          |        |
|   W2_62_U                                                             | 6     | 6     |     | 1    |      |     |        |      |         |          |        |
|   W2_63_U                                                             | 8     | 6     |     | 1    |      |     |        |      |         |          |        |
|   W2_64_U                                                             | 7     | 6     |     | 1    |      |     |        |      |         |          |        |
|   W2_65_U                                                             | 6     | 6     |     | 1    |      |     |        |      |         |          |        |
|   W2_66_U                                                             | 6     | 6     |     | 1    |      |     |        |      |         |          |        |
|   W2_67_U                                                             | 7     | 6     |     | 1    |      |     |        |      |         |          |        |
|   W2_68_U                                                             | 8     | 6     |     | 1    |      |     |        |      |         |          |        |
|   W2_69_U                                                             | 6     | 6     |     | 1    |      |     |        |      |         |          |        |
|   W2_6_U                                                              | 6     | 6     |     | 1    |      |     |        |      |         |          |        |
|   W2_70_U                                                             | 6     | 6     |     | 1    |      |     |        |      |         |          |        |
|   W2_71_U                                                             | 39    | 6     |     | 1    |      |     |        |      |         |          |        |
|   W2_7_U                                                              | 7     | 6     |     | 1    |      |     |        |      |         |          |        |
|   W2_8_U                                                              | 6     | 6     |     | 1    |      |     |        |      |         |          |        |
|   W2_9_U                                                              | 7     | 6     |     | 1    |      |     |        |      |         |          |        |
|   W2_U                                                                | 10    | 6     |     | 1    |      |     |        |      |         |          |        |
|   W3_10_U                                                             | 96    | 39    |     | 2    |      |     |        |      |         |          |        |
|   W3_11_U                                                             | 97    | 39    |     | 2    |      |     |        |      |         |          |        |
|   W3_12_U                                                             | 105   | 39    |     | 2    |      |     |        |      |         |          |        |
|   W3_13_U                                                             | 96    | 39    |     | 2    |      |     |        |      |         |          |        |
|   W3_14_U                                                             | 104   | 39    |     | 2    |      |     |        |      |         |          |        |
|   W3_15_U                                                             | 105   | 39    |     | 2    |      |     |        |      |         |          |        |
|   W3_1_U                                                              | 97    | 39    |     | 2    |      |     |        |      |         |          |        |
|   W3_2_U                                                              | 97    | 39    |     | 2    |      |     |        |      |         |          |        |
|   W3_3_U                                                              | 96    | 39    |     | 2    |      |     |        |      |         |          |        |
|   W3_4_U                                                              | 98    | 40    |     | 2    |      |     |        |      |         |          |        |
|   W3_5_U                                                              | 97    | 39    |     | 2    |      |     |        |      |         |          |        |
|   W3_6_U                                                              | 96    | 39    |     | 2    |      |     |        |      |         |          |        |
|   W3_7_U                                                              | 97    | 39    |     | 2    |      |     |        |      |         |          |        |
|   W3_8_U                                                              | 97    | 39    |     | 2    |      |     |        |      |         |          |        |
|   W3_9_U                                                              | 97    | 39    |     | 2    |      |     |        |      |         |          |        |
|   W3_U                                                                | 97    | 39    |     | 2    |      |     |        |      |         |          |        |
|   control_s_axi_U                                                     | 628   | 566   |     |      |      |     |        |      |         |          |        |
|   conv1_U0                                                            | 1108  | 1484  | 72  |      |      |     |        |      |         |          |        |
|     (conv1_U0)                                                        | 55    | 777   |     |      |      |     |        |      |         |          |        |
|       mac_muladd_16s_16s_24s_32_4_1_U277                              |       |       | 1   |      |      |     |        |      |         |          |        |
|       mac_muladd_16s_16s_24s_32_4_1_U278                              |       |       | 1   |      |      |     |        |      |         |          |        |
|       mac_muladd_16s_16s_24s_32_4_1_U279                              |       |       | 1   |      |      |     |        |      |         |          |        |
|       mac_muladd_16s_16s_24s_32_4_1_U280                              |       |       | 1   |      |      |     |        |      |         |          |        |
|       mac_muladd_16s_16s_24s_32_4_1_U281                              |       |       | 1   |      |      |     |        |      |         |          |        |
|       mac_muladd_16s_16s_24s_32_4_1_U282                              |       |       | 1   |      |      |     |        |      |         |          |        |
|       mac_muladd_16s_16s_24s_32_4_1_U283                              |       |       | 1   |      |      |     |        |      |         |          |        |
|       mac_muladd_16s_16s_24s_32_4_1_U284                              |       |       | 1   |      |      |     |        |      |         |          |        |
|       mac_muladd_16s_16s_32ns_32_4_1_U309                             | 1     | 27    | 1   |      |      |     |        |      |         |          |        |
|       mac_muladd_16s_16s_32ns_32_4_1_U311                             |       |       | 1   |      |      |     |        |      |         |          |        |
|       mac_muladd_16s_16s_32ns_32_4_1_U313                             |       |       | 1   |      |      |     |        |      |         |          |        |
|       mac_muladd_16s_16s_32ns_32_4_1_U315                             |       |       | 1   |      |      |     |        |      |         |          |        |
|       mac_muladd_16s_16s_32ns_32_4_1_U317                             |       |       | 1   |      |      |     |        |      |         |          |        |
|       mac_muladd_16s_16s_32ns_32_4_1_U319                             |       |       | 1   |      |      |     |        |      |         |          |        |
|       mac_muladd_16s_16s_32ns_32_4_1_U321                             |       |       | 1   |      |      |     |        |      |         |          |        |
|       mac_muladd_16s_16s_32ns_32_4_1_U323                             |       |       | 1   |      |      |     |        |      |         |          |        |
|       mac_muladd_16s_16s_32s_32_4_1_U285                              |       |       | 1   |      |      |     |        |      |         |          |        |
|       mac_muladd_16s_16s_32s_32_4_1_U286                              | 1     | 27    | 2   |      |      |     |        |      |         |          |        |
|       mac_muladd_16s_16s_32s_32_4_1_U287                              |       | 27    | 2   |      |      |     |        |      |         |          |        |
|       mac_muladd_16s_16s_32s_32_4_1_U288                              |       |       | 1   |      |      |     |        |      |         |          |        |
|       mac_muladd_16s_16s_32s_32_4_1_U289                              |       |       | 2   |      |      |     |        |      |         |          |        |
|       mac_muladd_16s_16s_32s_32_4_1_U290                              |       |       | 2   |      |      |     |        |      |         |          |        |
|       mac_muladd_16s_16s_32s_32_4_1_U291                              |       |       | 1   |      |      |     |        |      |         |          |        |
|       mac_muladd_16s_16s_32s_32_4_1_U292                              |       |       | 2   |      |      |     |        |      |         |          |        |
|       mac_muladd_16s_16s_32s_32_4_1_U293                              |       |       | 2   |      |      |     |        |      |         |          |        |
|       mac_muladd_16s_16s_32s_32_4_1_U294                              |       |       | 1   |      |      |     |        |      |         |          |        |
|       mac_muladd_16s_16s_32s_32_4_1_U295                              |       |       | 2   |      |      |     |        |      |         |          |        |
|       mac_muladd_16s_16s_32s_32_4_1_U296                              |       |       | 2   |      |      |     |        |      |         |          |        |
|       mac_muladd_16s_16s_32s_32_4_1_U297                              |       |       | 1   |      |      |     |        |      |         |          |        |
|       mac_muladd_16s_16s_32s_32_4_1_U298                              |       |       | 2   |      |      |     |        |      |         |          |        |
|       mac_muladd_16s_16s_32s_32_4_1_U299                              |       |       | 2   |      |      |     |        |      |         |          |        |
|       mac_muladd_16s_16s_32s_32_4_1_U300                              |       |       | 1   |      |      |     |        |      |         |          |        |
|       mac_muladd_16s_16s_32s_32_4_1_U301                              |       |       | 2   |      |      |     |        |      |         |          |        |
|       mac_muladd_16s_16s_32s_32_4_1_U302                              |       |       | 2   |      |      |     |        |      |         |          |        |
|       mac_muladd_16s_16s_32s_32_4_1_U303                              |       |       | 1   |      |      |     |        |      |         |          |        |
|       mac_muladd_16s_16s_32s_32_4_1_U304                              |       |       | 2   |      |      |     |        |      |         |          |        |
|       mac_muladd_16s_16s_32s_32_4_1_U305                              |       |       | 2   |      |      |     |        |      |         |          |        |
|       mac_muladd_16s_16s_32s_32_4_1_U306                              |       |       | 1   |      |      |     |        |      |         |          |        |
|       mac_muladd_16s_16s_32s_32_4_1_U307                              |       |       | 2   |      |      |     |        |      |         |          |        |
|       mac_muladd_16s_16s_32s_32_4_1_U308                              |       |       | 2   |      |      |     |        |      |         |          |        |
|       mac_muladd_16s_16s_32s_32_4_1_U310                              |       |       | 2   |      |      |     |        |      |         |          |        |
|       mac_muladd_16s_16s_32s_32_4_1_U312                              |       |       | 2   |      |      |     |        |      |         |          |        |
|       mac_muladd_16s_16s_32s_32_4_1_U314                              |       |       | 2   |      |      |     |        |      |         |          |        |
|       mac_muladd_16s_16s_32s_32_4_1_U316                              |       |       | 2   |      |      |     |        |      |         |          |        |
|       mac_muladd_16s_16s_32s_32_4_1_U318                              |       |       | 2   |      |      |     |        |      |         |          |        |
|       mac_muladd_16s_16s_32s_32_4_1_U320                              |       |       | 2   |      |      |     |        |      |         |          |        |
|       mac_muladd_16s_16s_32s_32_4_1_U322                              |       |       | 2   |      |      |     |        |      |         |          |        |
|       mac_muladd_16s_16s_32s_32_4_1_U324                              |       |       | 2   |      |      |     |        |      |         |          |        |
|       pf_s_conv1_U                                                    | 279   | 10    |     |      |      |     |        |      |         |          |        |
|     prev_row_buffer1_U                                                | 52    | 28    |     |      |      |     |        |      |         |          |        |
|     prev_row_buffer2_U                                                | 28    | 16    |     |      |      |     |        |      |         |          |        |
|   conv2_U0                                                            | 1170  | 1761  | 47  |      |      |     |        |      |         |          |        |
|     (conv2_U0)                                                        | 26    | 809   |     |      |      |     |        |      |         |          |        |
|     grp_conv2_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_925         | 33    | 17    |     |      |      |     |        |      |         |          |        |
|       (grp_conv2_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_925)     | 23    | 15    |     |      |      |     |        |      |         |          |        |
|       flow_control_loop_pipe_sequential_init_U                        | 10    | 2     |     |      |      |     |        |      |         |          |        |
|     grp_conv2_Pipeline_VITIS_LOOP_32_3_fu_961                         | 13    | 6     |     |      |      |     |        |      |         |          |        |
|       (grp_conv2_Pipeline_VITIS_LOOP_32_3_fu_961)                     |       | 4     |     |      |      |     |        |      |         |          |        |
|       flow_control_loop_pipe_sequential_init_U                        | 13    | 2     |     |      |      |     |        |      |         |          |        |
|     grp_conv2_Pipeline_VITIS_LOOP_76_12_fu_971                        | 714   | 673   | 47  |      |      |     |        |      |         |          |        |
|       (grp_conv2_Pipeline_VITIS_LOOP_76_12_fu_971)                    | 359   | 575   |     |      |      |     |        |      |         |          |        |
|       am_addmul_16s_16s_16s_32_4_1_U503                               |       |       | 1   |      |      |     |        |      |         |          |        |
|       am_addmul_16s_16s_16s_32_4_1_U504                               |       |       | 1   |      |      |     |        |      |         |          |        |
|       am_addmul_16s_16s_16s_32_4_1_U505                               |       |       | 1   |      |      |     |        |      |         |          |        |
|       am_addmul_16s_16s_16s_32_4_1_U506                               |       |       | 1   |      |      |     |        |      |         |          |        |
|       am_addmul_16s_16s_16s_32_4_1_U507                               |       |       | 1   |      |      |     |        |      |         |          |        |
|       am_addmul_16s_16s_16s_32_4_1_U513                               |       |       | 1   |      |      |     |        |      |         |          |        |
|       ama_addmuladd_16s_16s_16s_32ns_32_4_1_U516                      |       |       | 1   |      |      |     |        |      |         |          |        |
|       ama_addmuladd_16s_16s_16s_32ns_32_4_1_U529                      |       |       | 1   |      |      |     |        |      |         |          |        |
|       ama_addmuladd_16s_16s_16s_32ns_32_4_1_U531                      |       |       | 1   |      |      |     |        |      |         |          |        |
|       ama_addmuladd_16s_16s_16s_32ns_32_4_1_U533                      |       |       | 1   |      |      |     |        |      |         |          |        |
|       ama_addmuladd_16s_16s_16s_32ns_32_4_1_U534                      |       |       | 1   |      |      |     |        |      |         |          |        |
|       ama_addmuladd_16s_16s_16s_32ns_32_4_1_U535                      |       |       | 1   |      |      |     |        |      |         |          |        |
|       ama_addmuladd_16s_16s_16s_32ns_32_4_1_U537                      |       |       | 1   |      |      |     |        |      |         |          |        |
|       ama_addmuladd_16s_16s_16s_32ns_32_4_1_U538                      |       |       | 1   |      |      |     |        |      |         |          |        |
|       ama_addmuladd_16s_16s_16s_32ns_32_4_1_U539                      |       |       | 1   |      |      |     |        |      |         |          |        |
|       ama_addmuladd_16s_16s_16s_32s_32_4_1_U514                       |       |       | 1   |      |      |     |        |      |         |          |        |
|       ama_addmuladd_16s_16s_16s_32s_32_4_1_U515                       |       |       | 2   |      |      |     |        |      |         |          |        |
|       ama_addmuladd_16s_16s_16s_32s_32_4_1_U517                       |       |       | 1   |      |      |     |        |      |         |          |        |
|       ama_addmuladd_16s_16s_16s_32s_32_4_1_U518                       |       |       | 1   |      |      |     |        |      |         |          |        |
|       ama_addmuladd_16s_16s_16s_32s_32_4_1_U519                       |       |       | 1   |      |      |     |        |      |         |          |        |
|       ama_addmuladd_16s_16s_16s_32s_32_4_1_U520                       |       |       | 1   |      |      |     |        |      |         |          |        |
|       ama_addmuladd_16s_16s_16s_32s_32_4_1_U528                       |       |       | 2   |      |      |     |        |      |         |          |        |
|       ama_addmuladd_16s_16s_16s_32s_32_4_1_U530                       |       |       | 2   |      |      |     |        |      |         |          |        |
|       ama_addmuladd_16s_16s_16s_32s_32_4_1_U532                       |       |       | 1   |      |      |     |        |      |         |          |        |
|       flow_control_loop_pipe_sequential_init_U                        | 14    | 2     |     |      |      |     |        |      |         |          |        |
|       mac_muladd_16s_16s_24s_32_4_1_U521                              | 341   | 96    |     |      |      |     |        |      |         |          |        |
|       mac_muladd_16s_16s_32ns_32_4_1_U522                             |       |       | 1   |      |      |     |        |      |         |          |        |
|       mac_muladd_16s_16s_32ns_32_4_1_U524                             |       |       | 1   |      |      |     |        |      |         |          |        |
|       mac_muladd_16s_16s_32ns_32_4_1_U525                             |       |       | 1   |      |      |     |        |      |         |          |        |
|       mac_muladd_16s_16s_32ns_32_4_1_U526                             |       |       | 1   |      |      |     |        |      |         |          |        |
|       mac_muladd_16s_16s_32ns_32_4_1_U527                             |       |       | 1   |      |      |     |        |      |         |          |        |
|       mac_muladd_16s_16s_32ns_32_4_1_U536                             |       |       | 1   |      |      |     |        |      |         |          |        |
|       mac_muladd_16s_16s_32s_32_4_1_U502                              |       |       | 2   |      |      |     |        |      |         |          |        |
|       mac_muladd_16s_16s_32s_32_4_1_U508                              |       |       | 2   |      |      |     |        |      |         |          |        |
|       mac_muladd_16s_16s_32s_32_4_1_U509                              |       |       | 2   |      |      |     |        |      |         |          |        |
|       mac_muladd_16s_16s_32s_32_4_1_U510                              |       |       | 2   |      |      |     |        |      |         |          |        |
|       mac_muladd_16s_16s_32s_32_4_1_U511                              |       |       | 2   |      |      |     |        |      |         |          |        |
|       mac_muladd_16s_16s_32s_32_4_1_U512                              |       |       | 2   |      |      |     |        |      |         |          |        |
|       mac_muladd_16s_16s_32s_32_4_1_U523                              |       |       | 2   |      |      |     |        |      |         |          |        |
|     prev_row_buffer1_1_U                                              | 16    | 16    |     |      |      |     |        |      |         |          |        |
|     prev_row_buffer1_2_U                                              | 16    | 16    |     |      |      |     |        |      |         |          |        |
|     prev_row_buffer1_3_U                                              | 16    | 16    |     |      |      |     |        |      |         |          |        |
|     prev_row_buffer1_4_U                                              | 16    | 16    |     |      |      |     |        |      |         |          |        |
|     prev_row_buffer1_5_U                                              | 16    | 16    |     |      |      |     |        |      |         |          |        |
|     prev_row_buffer1_6_U                                              | 16    | 16    |     |      |      |     |        |      |         |          |        |
|     prev_row_buffer1_7_U                                              | 16    | 16    |     |      |      |     |        |      |         |          |        |
|     prev_row_buffer1_U                                                | 16    | 16    |     |      |      |     |        |      |         |          |        |
|     prev_row_buffer2_1_U                                              | 32    | 16    |     |      |      |     |        |      |         |          |        |
|     prev_row_buffer2_2_U                                              | 32    | 16    |     |      |      |     |        |      |         |          |        |
|     prev_row_buffer2_3_U                                              | 32    | 16    |     |      |      |     |        |      |         |          |        |
|     prev_row_buffer2_4_U                                              | 32    | 16    |     |      |      |     |        |      |         |          |        |
|     prev_row_buffer2_5_U                                              | 32    | 16    |     |      |      |     |        |      |         |          |        |
|     prev_row_buffer2_6_U                                              | 32    | 16    |     |      |      |     |        |      |         |          |        |
|     prev_row_buffer2_7_U                                              | 32    | 16    |     |      |      |     |        |      |         |          |        |
|     prev_row_buffer2_U                                                | 32    | 16    |     |      |      |     |        |      |         |          |        |
|   dense3_U0                                                           | 10987 | 3738  | 93  |      |      |     |        |      |         |          |        |
|     (dense3_U0)                                                       | 3460  | 3737  | 88  |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_U                                          | 473   | 1     |     |      |      |     |        |      |         |          |        |
|     mul_24s_16s_40_1_1_U817                                           | 327   |       |     |      |      |     |        |      |         |          |        |
|     mul_24s_16s_40_1_1_U821                                           | 406   |       |     |      |      |     |        |      |         |          |        |
|     mul_24s_16s_40_1_1_U823                                           | 326   |       |     |      |      |     |        |      |         |          |        |
|     mul_24s_16s_40_1_1_U824                                           | 32    |       | 1   |      |      |     |        |      |         |          |        |
|     mul_24s_16s_40_1_1_U826                                           | 442   |       |     |      |      |     |        |      |         |          |        |
|     mul_24s_16s_40_1_1_U827                                           | 343   |       |     |      |      |     |        |      |         |          |        |
|     mul_24s_16s_40_1_1_U829                                           | 32    |       | 1   |      |      |     |        |      |         |          |        |
|     mul_24s_16s_40_1_1_U830                                           | 357   |       |     |      |      |     |        |      |         |          |        |
|     mul_24s_16s_40_1_1_U835                                           | 32    |       | 1   |      |      |     |        |      |         |          |        |
|     mul_24s_16s_40_1_1_U836                                           | 389   |       |     |      |      |     |        |      |         |          |        |
|     mul_24s_16s_40_1_1_U837                                           | 417   |       |     |      |      |     |        |      |         |          |        |
|     mul_24s_16s_40_1_1_U838                                           | 386   |       |     |      |      |     |        |      |         |          |        |
|     mul_24s_16s_40_1_1_U842                                           | 417   |       |     |      |      |     |        |      |         |          |        |
|     mul_24s_16s_40_1_1_U843                                           | 390   |       |     |      |      |     |        |      |         |          |        |
|     mul_24s_16s_40_1_1_U848                                           | 49    |       | 1   |      |      |     |        |      |         |          |        |
|     mul_24s_16s_40_1_1_U851                                           | 326   |       |     |      |      |     |        |      |         |          |        |
|     mul_24s_16s_40_1_1_U852                                           | 326   |       |     |      |      |     |        |      |         |          |        |
|     mul_24s_16s_40_1_1_U855                                           | 83    |       | 1   |      |      |     |        |      |         |          |        |
|     mul_24s_16s_40_1_1_U856                                           | 391   |       |     |      |      |     |        |      |         |          |        |
|     mul_24s_16s_40_1_1_U857                                           | 376   |       |     |      |      |     |        |      |         |          |        |
|     mul_24s_16s_40_1_1_U860                                           | 374   |       |     |      |      |     |        |      |         |          |        |
|     mul_24s_16s_40_1_1_U862                                           | 385   |       |     |      |      |     |        |      |         |          |        |
|     mul_24s_16s_40_1_1_U864                                           | 458   |       |     |      |      |     |        |      |         |          |        |
|   gmem0_m_axi_U                                                       | 682   | 1004  |     | 8    |      |     |        |      |         |          |        |
|   gmem1_m_axi_U                                                       | 681   | 1004  |     | 8    |      |     |        |      |         |          |        |
|   gmem2_m_axi_U                                                       | 681   | 1004  |     | 8    |      |     |        |      |         |          |        |
|   gmem3_m_axi_U                                                       | 682   | 1004  |     | 8    |      |     |        |      |         |          |        |
|   gmem4_m_axi_U                                                       | 593   | 887   |     | 8    |      |     |        |      |         |          |        |
|   gmem5_m_axi_U                                                       | 683   | 1005  |     | 8    |      |     |        |      |         |          |        |
|   gmem6_m_axi_U                                                       | 683   | 1005  |     | 8    |      |     |        |      |         |          |        |
|   gmem7_m_axi_U                                                       | 931   | 1270  |     | 1    |      |     |        |      |         |          |        |
|   input_buffer_1_U                                                    | 125   | 24    |     | 2    |      |     |        |      |         |          |        |
|   input_buffer_U                                                      | 96    | 23    |     | 2    |      |     |        |      |         |          |        |
|   load_input_U0                                                       | 775   | 811   |     |      |      |     |        |      |         |          |        |
|     (load_input_U0)                                                   | 354   | 30    |     |      |      |     |        |      |         |          |        |
|       mac_muladd_5ns_4ns_5ns_8_4_1_U105                               | 15    | 20    |     |      |      |     |        |      |         |          |        |
|     grp_load_input_Pipeline_VITIS_LOOP_72_14_fu_725                   | 22    | 171   |     |      |      |     |        |      |         |          |        |
|       (grp_load_input_Pipeline_VITIS_LOOP_72_14_fu_725)               | 11    | 169   |     |      |      |     |        |      |         |          |        |
|       flow_control_loop_pipe_sequential_init_U                        | 11    | 2     |     |      |      |     |        |      |         |          |        |
|   output_buffer_1_U                                                   | 24    | 38    |     |      |      |     |        |      |         |          |        |
|   output_buffer_2_U                                                   | 23    | 38    |     |      |      |     |        |      |         |          |        |
|   output_buffer_3_U                                                   | 25    | 38    |     |      |      |     |        |      |         |          |        |
|   output_buffer_4_U                                                   | 24    | 38    |     |      |      |     |        |      |         |          |        |
|   output_buffer_5_U                                                   | 23    | 38    |     |      |      |     |        |      |         |          |        |
|   output_buffer_6_U                                                   | 23    | 38    |     |      |      |     |        |      |         |          |        |
|   output_buffer_7_U                                                   | 24    | 38    |     |      |      |     |        |      |         |          |        |
|   output_buffer_8_U                                                   | 23    | 38    |     |      |      |     |        |      |         |          |        |
|   output_buffer_9_U                                                   | 23    | 38    |     |      |      |     |        |      |         |          |        |
|   output_buffer_U                                                     | 15    | 38    |     |      |      |     |        |      |         |          |        |
|   output_r_c_U                                                        | 77    | 9     |     |      |      |     |        |      |         |          |        |
|   pool1_U0                                                            | 888   | 652   |     |      |      |     |        |      |         |          |        |
|     (pool1_U0)                                                        | 27    | 40    |     |      |      |     |        |      |         |          |        |
|     prev_row_buffer_1_U                                               | 80    | 32    |     |      |      |     |        |      |         |          |        |
|     prev_row_buffer_2_U                                               | 80    | 32    |     |      |      |     |        |      |         |          |        |
|     prev_row_buffer_3_U                                               | 80    | 32    |     |      |      |     |        |      |         |          |        |
|     prev_row_buffer_4_U                                               | 80    | 32    |     |      |      |     |        |      |         |          |        |
|     prev_row_buffer_5_U                                               | 80    | 32    |     |      |      |     |        |      |         |          |        |
|     prev_row_buffer_6_U                                               | 80    | 32    |     |      |      |     |        |      |         |          |        |
|     prev_row_buffer_7_U                                               | 80    | 32    |     |      |      |     |        |      |         |          |        |
|     prev_row_buffer_U                                                 | 80    | 32    |     |      |      |     |        |      |         |          |        |
|   pool2_U0                                                            | 868   | 1146  |     |      |      |     |        |      |         |          |        |
|     (pool2_U0)                                                        | 27    | 38    |     |      |      |     |        |      |         |          |        |
|     grp_pool2_Pipeline_VITIS_LOOP_25_3_fu_263                         | 329   | 596   |     |      |      |     |        |      |         |          |        |
|       (grp_pool2_Pipeline_VITIS_LOOP_25_3_fu_263)                     | 265   | 594   |     |      |      |     |        |      |         |          |        |
|       flow_control_loop_pipe_sequential_init_U                        | 64    | 2     |     |      |      |     |        |      |         |          |        |
|     prev_row_buffer_10_U                                              | 32    | 32    |     |      |      |     |        |      |         |          |        |
|     prev_row_buffer_11_U                                              | 32    | 32    |     |      |      |     |        |      |         |          |        |
|     prev_row_buffer_12_U                                              | 32    | 32    |     |      |      |     |        |      |         |          |        |
|     prev_row_buffer_13_U                                              | 32    | 32    |     |      |      |     |        |      |         |          |        |
|     prev_row_buffer_14_U                                              | 32    | 32    |     |      |      |     |        |      |         |          |        |
|     prev_row_buffer_15_U                                              | 32    | 32    |     |      |      |     |        |      |         |          |        |
|     prev_row_buffer_1_U                                               | 32    | 32    |     |      |      |     |        |      |         |          |        |
|     prev_row_buffer_2_U                                               | 32    | 32    |     |      |      |     |        |      |         |          |        |
|     prev_row_buffer_3_U                                               | 32    | 32    |     |      |      |     |        |      |         |          |        |
|     prev_row_buffer_4_U                                               | 32    | 32    |     |      |      |     |        |      |         |          |        |
|     prev_row_buffer_5_U                                               | 32    | 32    |     |      |      |     |        |      |         |          |        |
|     prev_row_buffer_6_U                                               | 32    | 32    |     |      |      |     |        |      |         |          |        |
|     prev_row_buffer_7_U                                               | 32    | 32    |     |      |      |     |        |      |         |          |        |
|     prev_row_buffer_8_U                                               | 32    | 32    |     |      |      |     |        |      |         |          |        |
|     prev_row_buffer_9_U                                               | 32    | 32    |     |      |      |     |        |      |         |          |        |
|     prev_row_buffer_U                                                 | 32    | 32    |     |      |      |     |        |      |         |          |        |
|   s_conv1_U                                                           | 74    | 33    |     | 4    |      |     |        |      |         |          |        |
|   s_conv2_U                                                           | 106   | 33    |     | 8    |      |     |        |      |         |          |        |
|   s_pool1_U                                                           | 172   | 33    |     | 4    |      |     |        |      |         |          |        |
|   s_pool2_U                                                           | 43    | 33    |     | 8    |      |     |        |      |         |          |        |
|   start_for_pool1_U0_U                                                | 4     | 4     |     |      |      |     |        |      |         |          |        |
|   start_for_pool2_U0_U                                                | 4     | 4     |     |      |      |     |        |      |         |          |        |
+-----------------------------------------------------------------------+-------+-------+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== RTL Synthesis Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 50.51% | OK     |
| FD                                                        | 50%       | 20.22% | OK     |
| LUTRAM+SRL                                                | 25%       | 18.22% | OK     |
| MUXF7                                                     | 15%       | 0.85%  | OK     |
| LUT Combining                                             | 20%       | 32.13% | REVIEW |
| DSP                                                       | 80%       | 96.36% | REVIEW |
| RAMB/FIFO                                                 | 80%       | 67.86% | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 82.11% | REVIEW |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 998       | 640    | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 2.73   | OK     |
| Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== RTL Synthesis Timing Paths
================================================================
* Timing was NOT met
+--------+--------+-----------------------+------------------------------+--------------+------------+----------------+----------------+--------------+
| Path   |  SLACK | STARTPOINT PIN        | ENDPOINT PIN                 | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|        |        |                       |                              |              |            |                |          DELAY |        DELAY |
+--------+--------+-----------------------+------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1  | -4.162 | W3_11_U/empty_n_reg/C | dense3_U0/reg_6502_reg/C[37] |           13 |         68 |         12.198 |          4.401 |        7.797 |
| Path2  | -4.159 | W3_11_U/empty_n_reg/C | dense3_U0/reg_6502_reg/C[39] |           13 |         68 |         12.192 |          4.395 |        7.797 |
| Path3  | -4.080 | W3_11_U/empty_n_reg/C | dense3_U0/reg_6502_reg/C[38] |           13 |         68 |         12.117 |          4.320 |        7.797 |
| Path4  | -4.053 | W3_11_U/empty_n_reg/C | dense3_U0/reg_6502_reg/C[36] |           13 |         68 |         12.093 |          4.296 |        7.797 |
| Path5  | -4.020 | W3_11_U/empty_n_reg/C | dense3_U0/reg_6502_reg/C[33] |           13 |         68 |         12.056 |          4.260 |        7.796 |
| Path6  | -4.017 | W3_11_U/empty_n_reg/C | dense3_U0/reg_6502_reg/C[35] |           13 |         68 |         12.050 |          4.254 |        7.796 |
| Path7  | -4.008 | W3_11_U/empty_n_reg/C | dense3_U0/reg_6530_reg/C[39] |           12 |        793 |         12.041 |          4.032 |        8.009 |
| Path8  | -4.008 | W3_11_U/empty_n_reg/C | dense3_U0/reg_8349_reg/C[39] |           12 |        793 |         12.041 |          4.032 |        8.009 |
| Path9  | -3.962 | W3_11_U/empty_n_reg/C | dense3_U0/reg_6530_reg/C[37] |           13 |        793 |         11.998 |          4.260 |        7.738 |
| Path10 | -3.962 | W3_11_U/empty_n_reg/C | dense3_U0/reg_8349_reg/C[37] |           13 |        793 |         11.998 |          4.260 |        7.738 |
+--------+--------+-----------------------+------------------------------+--------------+------------+----------------+----------------+--------------+

    +---------------------------------------------------------------+----------------------+
    | Path1 Cells                                                   | Primitive Type       |
    +---------------------------------------------------------------+----------------------+
    | W3_11_U/empty_n_reg                                           | FLOP_LATCH.flop.FDRE |
    | W3_12_U/add_ln44_67_fu_13500_p2_i_77                          | LUT.others.LUT4      |
    | B3_U/add_ln44_67_fu_13500_p2_i_43                             | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__269_i_15__6    | LUT.others.LUT5      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__269_i_11__4    | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__302_i_3__0     | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__302            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__303            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__333_i_3__0     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__333            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__334            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__345_i_4__0     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__345            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__346            | CARRY.others.CARRY4  |
    | dense3_U0/reg_6502_reg                                        | MULT.dsp.DSP48E1     |
    | W3_11_U/empty_n_reg                                           | FLOP_LATCH.flop.FDRE |
    | W3_12_U/add_ln44_67_fu_13500_p2_i_77                          | LUT.others.LUT4      |
    | B3_U/add_ln44_67_fu_13500_p2_i_43                             | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__269_i_15__6    | LUT.others.LUT5      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__269_i_11__4    | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__302_i_3__0     | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__302            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__303            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__333_i_3__0     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__333            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__334            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__345_i_4__0     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__345            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__346            | CARRY.others.CARRY4  |
    | dense3_U0/reg_6502_reg                                        | MULT.dsp.DSP48E1     |
    | W3_11_U/empty_n_reg                                           | FLOP_LATCH.flop.FDRE |
    | W3_12_U/add_ln44_67_fu_13500_p2_i_77                          | LUT.others.LUT4      |
    | B3_U/add_ln44_67_fu_13500_p2_i_43                             | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__269_i_15__6    | LUT.others.LUT5      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__269_i_11__4    | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__302_i_3__0     | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__302            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__303            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__333_i_3__0     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__333            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__334            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__345_i_4__0     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__345            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__346            | CARRY.others.CARRY4  |
    | dense3_U0/reg_6502_reg                                        | MULT.dsp.DSP48E1     |
    | W3_11_U/empty_n_reg                                           | FLOP_LATCH.flop.FDRE |
    | W3_12_U/add_ln44_67_fu_13500_p2_i_77                          | LUT.others.LUT4      |
    | B3_U/add_ln44_67_fu_13500_p2_i_43                             | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__269_i_15__6    | LUT.others.LUT5      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__269_i_11__4    | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__302_i_3__0     | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__302            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__303            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__333_i_3__0     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__333            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__334            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__345_i_4__0     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__345            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__346            | CARRY.others.CARRY4  |
    | dense3_U0/reg_6502_reg                                        | MULT.dsp.DSP48E1     |
    | W3_11_U/empty_n_reg                                           | FLOP_LATCH.flop.FDRE |
    | W3_12_U/add_ln44_67_fu_13500_p2_i_77                          | LUT.others.LUT4      |
    | B3_U/add_ln44_67_fu_13500_p2_i_43                             | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__269_i_15__6    | LUT.others.LUT5      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__269_i_11__4    | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__302_i_3__0     | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__302            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__303            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__333_i_3__0     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__333            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__334            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__344_i_3__0     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__344            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__345            | CARRY.others.CARRY4  |
    | dense3_U0/reg_6502_reg                                        | MULT.dsp.DSP48E1     |
    | W3_11_U/empty_n_reg                                           | FLOP_LATCH.flop.FDRE |
    | W3_12_U/add_ln44_67_fu_13500_p2_i_77                          | LUT.others.LUT4      |
    | B3_U/add_ln44_67_fu_13500_p2_i_43                             | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__269_i_15__6    | LUT.others.LUT5      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__269_i_11__4    | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__302_i_3__0     | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__302            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__303            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__333_i_3__0     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__333            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__334            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__344_i_3__0     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__344            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__345            | CARRY.others.CARRY4  |
    | dense3_U0/reg_6502_reg                                        | MULT.dsp.DSP48E1     |
    | W3_11_U/empty_n_reg                                           | FLOP_LATCH.flop.FDRE |
    | W3_12_U/add_ln44_67_fu_13500_p2_i_77                          | LUT.others.LUT4      |
    | B3_U/add_ln44_67_fu_13500_p2_i_43                             | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U826/add_ln44_65_fu_13124_p2_i_1 | LUT.others.LUT4      |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__271_i_10__1    | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__304_i_3__2     | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__304            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__305            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__335_i_3__1     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__335            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__336            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__346_i_2__1     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__346            | CARRY.others.CARRY4  |
    | dense3_U0/reg_6530_reg                                        | MULT.dsp.DSP48E1     |
    | W3_11_U/empty_n_reg                                           | FLOP_LATCH.flop.FDRE |
    | W3_12_U/add_ln44_67_fu_13500_p2_i_77                          | LUT.others.LUT4      |
    | B3_U/add_ln44_67_fu_13500_p2_i_43                             | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U826/add_ln44_65_fu_13124_p2_i_1 | LUT.others.LUT4      |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__271_i_10__0    | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__304_i_3        | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__304            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__305            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__335_i_3        | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__335            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__336            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__346_i_2        | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__346            | CARRY.others.CARRY4  |
    | dense3_U0/reg_8349_reg                                        | MULT.dsp.DSP48E1     |
    | W3_11_U/empty_n_reg                                           | FLOP_LATCH.flop.FDRE |
    | W3_12_U/add_ln44_67_fu_13500_p2_i_77                          | LUT.others.LUT4      |
    | B3_U/add_ln44_67_fu_13500_p2_i_43                             | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U826/add_ln44_65_fu_13124_p2_i_1 | LUT.others.LUT4      |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__271_i_9__1     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__293_i_3__2     | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__293            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__294            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__334_i_3__1     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__334            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__335            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__345_i_3__1     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__345            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__346            | CARRY.others.CARRY4  |
    | dense3_U0/reg_6530_reg                                        | MULT.dsp.DSP48E1     |
    | W3_11_U/empty_n_reg                                           | FLOP_LATCH.flop.FDRE |
    | W3_12_U/add_ln44_67_fu_13500_p2_i_77                          | LUT.others.LUT4      |
    | B3_U/add_ln44_67_fu_13500_p2_i_43                             | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U826/add_ln44_65_fu_13124_p2_i_1 | LUT.others.LUT4      |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__271_i_9__0     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__293_i_3        | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__293            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__294            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__334_i_3        | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__334            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__335            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__345_i_3        | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__345            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__346            | CARRY.others.CARRY4  |
    | dense3_U0/reg_8349_reg                                        | MULT.dsp.DSP48E1     |
    +---------------------------------------------------------------+----------------------+

    +---------------------------------------------------------------+----------------------+
    | Path2 Cells                                                   | Primitive Type       |
    +---------------------------------------------------------------+----------------------+
    | W3_11_U/empty_n_reg                                           | FLOP_LATCH.flop.FDRE |
    | W3_12_U/add_ln44_67_fu_13500_p2_i_77                          | LUT.others.LUT4      |
    | B3_U/add_ln44_67_fu_13500_p2_i_43                             | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__269_i_15__6    | LUT.others.LUT5      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__269_i_11__4    | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__302_i_3__0     | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__302            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__303            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__333_i_3__0     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__333            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__334            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__345_i_4__0     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__345            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__346            | CARRY.others.CARRY4  |
    | dense3_U0/reg_6502_reg                                        | MULT.dsp.DSP48E1     |
    | W3_11_U/empty_n_reg                                           | FLOP_LATCH.flop.FDRE |
    | W3_12_U/add_ln44_67_fu_13500_p2_i_77                          | LUT.others.LUT4      |
    | B3_U/add_ln44_67_fu_13500_p2_i_43                             | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__269_i_15__6    | LUT.others.LUT5      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__269_i_11__4    | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__302_i_3__0     | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__302            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__303            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__333_i_3__0     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__333            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__334            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__345_i_4__0     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__345            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__346            | CARRY.others.CARRY4  |
    | dense3_U0/reg_6502_reg                                        | MULT.dsp.DSP48E1     |
    | W3_11_U/empty_n_reg                                           | FLOP_LATCH.flop.FDRE |
    | W3_12_U/add_ln44_67_fu_13500_p2_i_77                          | LUT.others.LUT4      |
    | B3_U/add_ln44_67_fu_13500_p2_i_43                             | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__269_i_15__6    | LUT.others.LUT5      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__269_i_11__4    | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__302_i_3__0     | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__302            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__303            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__333_i_3__0     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__333            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__334            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__345_i_4__0     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__345            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__346            | CARRY.others.CARRY4  |
    | dense3_U0/reg_6502_reg                                        | MULT.dsp.DSP48E1     |
    | W3_11_U/empty_n_reg                                           | FLOP_LATCH.flop.FDRE |
    | W3_12_U/add_ln44_67_fu_13500_p2_i_77                          | LUT.others.LUT4      |
    | B3_U/add_ln44_67_fu_13500_p2_i_43                             | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__269_i_15__6    | LUT.others.LUT5      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__269_i_11__4    | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__302_i_3__0     | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__302            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__303            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__333_i_3__0     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__333            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__334            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__345_i_4__0     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__345            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__346            | CARRY.others.CARRY4  |
    | dense3_U0/reg_6502_reg                                        | MULT.dsp.DSP48E1     |
    | W3_11_U/empty_n_reg                                           | FLOP_LATCH.flop.FDRE |
    | W3_12_U/add_ln44_67_fu_13500_p2_i_77                          | LUT.others.LUT4      |
    | B3_U/add_ln44_67_fu_13500_p2_i_43                             | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__269_i_15__6    | LUT.others.LUT5      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__269_i_11__4    | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__302_i_3__0     | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__302            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__303            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__333_i_3__0     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__333            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__334            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__344_i_3__0     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__344            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__345            | CARRY.others.CARRY4  |
    | dense3_U0/reg_6502_reg                                        | MULT.dsp.DSP48E1     |
    | W3_11_U/empty_n_reg                                           | FLOP_LATCH.flop.FDRE |
    | W3_12_U/add_ln44_67_fu_13500_p2_i_77                          | LUT.others.LUT4      |
    | B3_U/add_ln44_67_fu_13500_p2_i_43                             | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__269_i_15__6    | LUT.others.LUT5      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__269_i_11__4    | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__302_i_3__0     | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__302            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__303            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__333_i_3__0     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__333            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__334            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__344_i_3__0     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__344            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__345            | CARRY.others.CARRY4  |
    | dense3_U0/reg_6502_reg                                        | MULT.dsp.DSP48E1     |
    | W3_11_U/empty_n_reg                                           | FLOP_LATCH.flop.FDRE |
    | W3_12_U/add_ln44_67_fu_13500_p2_i_77                          | LUT.others.LUT4      |
    | B3_U/add_ln44_67_fu_13500_p2_i_43                             | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U826/add_ln44_65_fu_13124_p2_i_1 | LUT.others.LUT4      |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__271_i_10__1    | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__304_i_3__2     | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__304            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__305            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__335_i_3__1     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__335            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__336            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__346_i_2__1     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__346            | CARRY.others.CARRY4  |
    | dense3_U0/reg_6530_reg                                        | MULT.dsp.DSP48E1     |
    | W3_11_U/empty_n_reg                                           | FLOP_LATCH.flop.FDRE |
    | W3_12_U/add_ln44_67_fu_13500_p2_i_77                          | LUT.others.LUT4      |
    | B3_U/add_ln44_67_fu_13500_p2_i_43                             | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U826/add_ln44_65_fu_13124_p2_i_1 | LUT.others.LUT4      |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__271_i_10__0    | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__304_i_3        | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__304            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__305            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__335_i_3        | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__335            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__336            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__346_i_2        | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__346            | CARRY.others.CARRY4  |
    | dense3_U0/reg_8349_reg                                        | MULT.dsp.DSP48E1     |
    | W3_11_U/empty_n_reg                                           | FLOP_LATCH.flop.FDRE |
    | W3_12_U/add_ln44_67_fu_13500_p2_i_77                          | LUT.others.LUT4      |
    | B3_U/add_ln44_67_fu_13500_p2_i_43                             | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U826/add_ln44_65_fu_13124_p2_i_1 | LUT.others.LUT4      |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__271_i_9__1     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__293_i_3__2     | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__293            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__294            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__334_i_3__1     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__334            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__335            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__345_i_3__1     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__345            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__346            | CARRY.others.CARRY4  |
    | dense3_U0/reg_6530_reg                                        | MULT.dsp.DSP48E1     |
    | W3_11_U/empty_n_reg                                           | FLOP_LATCH.flop.FDRE |
    | W3_12_U/add_ln44_67_fu_13500_p2_i_77                          | LUT.others.LUT4      |
    | B3_U/add_ln44_67_fu_13500_p2_i_43                             | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U826/add_ln44_65_fu_13124_p2_i_1 | LUT.others.LUT4      |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__271_i_9__0     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__293_i_3        | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__293            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__294            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__334_i_3        | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__334            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__335            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__345_i_3        | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__345            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__346            | CARRY.others.CARRY4  |
    | dense3_U0/reg_8349_reg                                        | MULT.dsp.DSP48E1     |
    +---------------------------------------------------------------+----------------------+

    +---------------------------------------------------------------+----------------------+
    | Path3 Cells                                                   | Primitive Type       |
    +---------------------------------------------------------------+----------------------+
    | W3_11_U/empty_n_reg                                           | FLOP_LATCH.flop.FDRE |
    | W3_12_U/add_ln44_67_fu_13500_p2_i_77                          | LUT.others.LUT4      |
    | B3_U/add_ln44_67_fu_13500_p2_i_43                             | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__269_i_15__6    | LUT.others.LUT5      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__269_i_11__4    | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__302_i_3__0     | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__302            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__303            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__333_i_3__0     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__333            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__334            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__345_i_4__0     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__345            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__346            | CARRY.others.CARRY4  |
    | dense3_U0/reg_6502_reg                                        | MULT.dsp.DSP48E1     |
    | W3_11_U/empty_n_reg                                           | FLOP_LATCH.flop.FDRE |
    | W3_12_U/add_ln44_67_fu_13500_p2_i_77                          | LUT.others.LUT4      |
    | B3_U/add_ln44_67_fu_13500_p2_i_43                             | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__269_i_15__6    | LUT.others.LUT5      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__269_i_11__4    | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__302_i_3__0     | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__302            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__303            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__333_i_3__0     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__333            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__334            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__345_i_4__0     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__345            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__346            | CARRY.others.CARRY4  |
    | dense3_U0/reg_6502_reg                                        | MULT.dsp.DSP48E1     |
    | W3_11_U/empty_n_reg                                           | FLOP_LATCH.flop.FDRE |
    | W3_12_U/add_ln44_67_fu_13500_p2_i_77                          | LUT.others.LUT4      |
    | B3_U/add_ln44_67_fu_13500_p2_i_43                             | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__269_i_15__6    | LUT.others.LUT5      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__269_i_11__4    | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__302_i_3__0     | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__302            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__303            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__333_i_3__0     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__333            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__334            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__345_i_4__0     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__345            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__346            | CARRY.others.CARRY4  |
    | dense3_U0/reg_6502_reg                                        | MULT.dsp.DSP48E1     |
    | W3_11_U/empty_n_reg                                           | FLOP_LATCH.flop.FDRE |
    | W3_12_U/add_ln44_67_fu_13500_p2_i_77                          | LUT.others.LUT4      |
    | B3_U/add_ln44_67_fu_13500_p2_i_43                             | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__269_i_15__6    | LUT.others.LUT5      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__269_i_11__4    | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__302_i_3__0     | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__302            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__303            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__333_i_3__0     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__333            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__334            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__345_i_4__0     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__345            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__346            | CARRY.others.CARRY4  |
    | dense3_U0/reg_6502_reg                                        | MULT.dsp.DSP48E1     |
    | W3_11_U/empty_n_reg                                           | FLOP_LATCH.flop.FDRE |
    | W3_12_U/add_ln44_67_fu_13500_p2_i_77                          | LUT.others.LUT4      |
    | B3_U/add_ln44_67_fu_13500_p2_i_43                             | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__269_i_15__6    | LUT.others.LUT5      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__269_i_11__4    | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__302_i_3__0     | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__302            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__303            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__333_i_3__0     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__333            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__334            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__344_i_3__0     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__344            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__345            | CARRY.others.CARRY4  |
    | dense3_U0/reg_6502_reg                                        | MULT.dsp.DSP48E1     |
    | W3_11_U/empty_n_reg                                           | FLOP_LATCH.flop.FDRE |
    | W3_12_U/add_ln44_67_fu_13500_p2_i_77                          | LUT.others.LUT4      |
    | B3_U/add_ln44_67_fu_13500_p2_i_43                             | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__269_i_15__6    | LUT.others.LUT5      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__269_i_11__4    | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__302_i_3__0     | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__302            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__303            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__333_i_3__0     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__333            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__334            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__344_i_3__0     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__344            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__345            | CARRY.others.CARRY4  |
    | dense3_U0/reg_6502_reg                                        | MULT.dsp.DSP48E1     |
    | W3_11_U/empty_n_reg                                           | FLOP_LATCH.flop.FDRE |
    | W3_12_U/add_ln44_67_fu_13500_p2_i_77                          | LUT.others.LUT4      |
    | B3_U/add_ln44_67_fu_13500_p2_i_43                             | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U826/add_ln44_65_fu_13124_p2_i_1 | LUT.others.LUT4      |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__271_i_10__1    | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__304_i_3__2     | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__304            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__305            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__335_i_3__1     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__335            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__336            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__346_i_2__1     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__346            | CARRY.others.CARRY4  |
    | dense3_U0/reg_6530_reg                                        | MULT.dsp.DSP48E1     |
    | W3_11_U/empty_n_reg                                           | FLOP_LATCH.flop.FDRE |
    | W3_12_U/add_ln44_67_fu_13500_p2_i_77                          | LUT.others.LUT4      |
    | B3_U/add_ln44_67_fu_13500_p2_i_43                             | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U826/add_ln44_65_fu_13124_p2_i_1 | LUT.others.LUT4      |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__271_i_10__0    | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__304_i_3        | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__304            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__305            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__335_i_3        | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__335            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__336            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__346_i_2        | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__346            | CARRY.others.CARRY4  |
    | dense3_U0/reg_8349_reg                                        | MULT.dsp.DSP48E1     |
    | W3_11_U/empty_n_reg                                           | FLOP_LATCH.flop.FDRE |
    | W3_12_U/add_ln44_67_fu_13500_p2_i_77                          | LUT.others.LUT4      |
    | B3_U/add_ln44_67_fu_13500_p2_i_43                             | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U826/add_ln44_65_fu_13124_p2_i_1 | LUT.others.LUT4      |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__271_i_9__1     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__293_i_3__2     | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__293            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__294            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__334_i_3__1     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__334            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__335            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__345_i_3__1     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__345            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__346            | CARRY.others.CARRY4  |
    | dense3_U0/reg_6530_reg                                        | MULT.dsp.DSP48E1     |
    | W3_11_U/empty_n_reg                                           | FLOP_LATCH.flop.FDRE |
    | W3_12_U/add_ln44_67_fu_13500_p2_i_77                          | LUT.others.LUT4      |
    | B3_U/add_ln44_67_fu_13500_p2_i_43                             | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U826/add_ln44_65_fu_13124_p2_i_1 | LUT.others.LUT4      |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__271_i_9__0     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__293_i_3        | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__293            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__294            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__334_i_3        | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__334            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__335            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__345_i_3        | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__345            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__346            | CARRY.others.CARRY4  |
    | dense3_U0/reg_8349_reg                                        | MULT.dsp.DSP48E1     |
    +---------------------------------------------------------------+----------------------+

    +---------------------------------------------------------------+----------------------+
    | Path4 Cells                                                   | Primitive Type       |
    +---------------------------------------------------------------+----------------------+
    | W3_11_U/empty_n_reg                                           | FLOP_LATCH.flop.FDRE |
    | W3_12_U/add_ln44_67_fu_13500_p2_i_77                          | LUT.others.LUT4      |
    | B3_U/add_ln44_67_fu_13500_p2_i_43                             | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__269_i_15__6    | LUT.others.LUT5      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__269_i_11__4    | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__302_i_3__0     | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__302            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__303            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__333_i_3__0     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__333            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__334            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__345_i_4__0     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__345            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__346            | CARRY.others.CARRY4  |
    | dense3_U0/reg_6502_reg                                        | MULT.dsp.DSP48E1     |
    | W3_11_U/empty_n_reg                                           | FLOP_LATCH.flop.FDRE |
    | W3_12_U/add_ln44_67_fu_13500_p2_i_77                          | LUT.others.LUT4      |
    | B3_U/add_ln44_67_fu_13500_p2_i_43                             | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__269_i_15__6    | LUT.others.LUT5      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__269_i_11__4    | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__302_i_3__0     | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__302            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__303            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__333_i_3__0     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__333            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__334            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__345_i_4__0     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__345            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__346            | CARRY.others.CARRY4  |
    | dense3_U0/reg_6502_reg                                        | MULT.dsp.DSP48E1     |
    | W3_11_U/empty_n_reg                                           | FLOP_LATCH.flop.FDRE |
    | W3_12_U/add_ln44_67_fu_13500_p2_i_77                          | LUT.others.LUT4      |
    | B3_U/add_ln44_67_fu_13500_p2_i_43                             | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__269_i_15__6    | LUT.others.LUT5      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__269_i_11__4    | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__302_i_3__0     | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__302            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__303            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__333_i_3__0     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__333            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__334            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__345_i_4__0     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__345            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__346            | CARRY.others.CARRY4  |
    | dense3_U0/reg_6502_reg                                        | MULT.dsp.DSP48E1     |
    | W3_11_U/empty_n_reg                                           | FLOP_LATCH.flop.FDRE |
    | W3_12_U/add_ln44_67_fu_13500_p2_i_77                          | LUT.others.LUT4      |
    | B3_U/add_ln44_67_fu_13500_p2_i_43                             | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__269_i_15__6    | LUT.others.LUT5      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__269_i_11__4    | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__302_i_3__0     | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__302            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__303            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__333_i_3__0     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__333            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__334            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__345_i_4__0     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__345            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__346            | CARRY.others.CARRY4  |
    | dense3_U0/reg_6502_reg                                        | MULT.dsp.DSP48E1     |
    | W3_11_U/empty_n_reg                                           | FLOP_LATCH.flop.FDRE |
    | W3_12_U/add_ln44_67_fu_13500_p2_i_77                          | LUT.others.LUT4      |
    | B3_U/add_ln44_67_fu_13500_p2_i_43                             | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__269_i_15__6    | LUT.others.LUT5      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__269_i_11__4    | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__302_i_3__0     | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__302            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__303            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__333_i_3__0     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__333            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__334            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__344_i_3__0     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__344            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__345            | CARRY.others.CARRY4  |
    | dense3_U0/reg_6502_reg                                        | MULT.dsp.DSP48E1     |
    | W3_11_U/empty_n_reg                                           | FLOP_LATCH.flop.FDRE |
    | W3_12_U/add_ln44_67_fu_13500_p2_i_77                          | LUT.others.LUT4      |
    | B3_U/add_ln44_67_fu_13500_p2_i_43                             | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__269_i_15__6    | LUT.others.LUT5      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__269_i_11__4    | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__302_i_3__0     | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__302            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__303            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__333_i_3__0     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__333            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__334            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__344_i_3__0     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__344            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__345            | CARRY.others.CARRY4  |
    | dense3_U0/reg_6502_reg                                        | MULT.dsp.DSP48E1     |
    | W3_11_U/empty_n_reg                                           | FLOP_LATCH.flop.FDRE |
    | W3_12_U/add_ln44_67_fu_13500_p2_i_77                          | LUT.others.LUT4      |
    | B3_U/add_ln44_67_fu_13500_p2_i_43                             | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U826/add_ln44_65_fu_13124_p2_i_1 | LUT.others.LUT4      |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__271_i_10__1    | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__304_i_3__2     | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__304            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__305            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__335_i_3__1     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__335            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__336            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__346_i_2__1     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__346            | CARRY.others.CARRY4  |
    | dense3_U0/reg_6530_reg                                        | MULT.dsp.DSP48E1     |
    | W3_11_U/empty_n_reg                                           | FLOP_LATCH.flop.FDRE |
    | W3_12_U/add_ln44_67_fu_13500_p2_i_77                          | LUT.others.LUT4      |
    | B3_U/add_ln44_67_fu_13500_p2_i_43                             | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U826/add_ln44_65_fu_13124_p2_i_1 | LUT.others.LUT4      |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__271_i_10__0    | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__304_i_3        | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__304            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__305            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__335_i_3        | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__335            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__336            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__346_i_2        | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__346            | CARRY.others.CARRY4  |
    | dense3_U0/reg_8349_reg                                        | MULT.dsp.DSP48E1     |
    | W3_11_U/empty_n_reg                                           | FLOP_LATCH.flop.FDRE |
    | W3_12_U/add_ln44_67_fu_13500_p2_i_77                          | LUT.others.LUT4      |
    | B3_U/add_ln44_67_fu_13500_p2_i_43                             | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U826/add_ln44_65_fu_13124_p2_i_1 | LUT.others.LUT4      |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__271_i_9__1     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__293_i_3__2     | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__293            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__294            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__334_i_3__1     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__334            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__335            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__345_i_3__1     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__345            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__346            | CARRY.others.CARRY4  |
    | dense3_U0/reg_6530_reg                                        | MULT.dsp.DSP48E1     |
    | W3_11_U/empty_n_reg                                           | FLOP_LATCH.flop.FDRE |
    | W3_12_U/add_ln44_67_fu_13500_p2_i_77                          | LUT.others.LUT4      |
    | B3_U/add_ln44_67_fu_13500_p2_i_43                             | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U826/add_ln44_65_fu_13124_p2_i_1 | LUT.others.LUT4      |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__271_i_9__0     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__293_i_3        | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__293            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__294            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__334_i_3        | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__334            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__335            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__345_i_3        | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__345            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__346            | CARRY.others.CARRY4  |
    | dense3_U0/reg_8349_reg                                        | MULT.dsp.DSP48E1     |
    +---------------------------------------------------------------+----------------------+

    +---------------------------------------------------------------+----------------------+
    | Path5 Cells                                                   | Primitive Type       |
    +---------------------------------------------------------------+----------------------+
    | W3_11_U/empty_n_reg                                           | FLOP_LATCH.flop.FDRE |
    | W3_12_U/add_ln44_67_fu_13500_p2_i_77                          | LUT.others.LUT4      |
    | B3_U/add_ln44_67_fu_13500_p2_i_43                             | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__269_i_15__6    | LUT.others.LUT5      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__269_i_11__4    | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__302_i_3__0     | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__302            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__303            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__333_i_3__0     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__333            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__334            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__345_i_4__0     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__345            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__346            | CARRY.others.CARRY4  |
    | dense3_U0/reg_6502_reg                                        | MULT.dsp.DSP48E1     |
    | W3_11_U/empty_n_reg                                           | FLOP_LATCH.flop.FDRE |
    | W3_12_U/add_ln44_67_fu_13500_p2_i_77                          | LUT.others.LUT4      |
    | B3_U/add_ln44_67_fu_13500_p2_i_43                             | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__269_i_15__6    | LUT.others.LUT5      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__269_i_11__4    | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__302_i_3__0     | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__302            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__303            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__333_i_3__0     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__333            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__334            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__345_i_4__0     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__345            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__346            | CARRY.others.CARRY4  |
    | dense3_U0/reg_6502_reg                                        | MULT.dsp.DSP48E1     |
    | W3_11_U/empty_n_reg                                           | FLOP_LATCH.flop.FDRE |
    | W3_12_U/add_ln44_67_fu_13500_p2_i_77                          | LUT.others.LUT4      |
    | B3_U/add_ln44_67_fu_13500_p2_i_43                             | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__269_i_15__6    | LUT.others.LUT5      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__269_i_11__4    | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__302_i_3__0     | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__302            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__303            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__333_i_3__0     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__333            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__334            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__345_i_4__0     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__345            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__346            | CARRY.others.CARRY4  |
    | dense3_U0/reg_6502_reg                                        | MULT.dsp.DSP48E1     |
    | W3_11_U/empty_n_reg                                           | FLOP_LATCH.flop.FDRE |
    | W3_12_U/add_ln44_67_fu_13500_p2_i_77                          | LUT.others.LUT4      |
    | B3_U/add_ln44_67_fu_13500_p2_i_43                             | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__269_i_15__6    | LUT.others.LUT5      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__269_i_11__4    | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__302_i_3__0     | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__302            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__303            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__333_i_3__0     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__333            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__334            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__345_i_4__0     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__345            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__346            | CARRY.others.CARRY4  |
    | dense3_U0/reg_6502_reg                                        | MULT.dsp.DSP48E1     |
    | W3_11_U/empty_n_reg                                           | FLOP_LATCH.flop.FDRE |
    | W3_12_U/add_ln44_67_fu_13500_p2_i_77                          | LUT.others.LUT4      |
    | B3_U/add_ln44_67_fu_13500_p2_i_43                             | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__269_i_15__6    | LUT.others.LUT5      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__269_i_11__4    | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__302_i_3__0     | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__302            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__303            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__333_i_3__0     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__333            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__334            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__344_i_3__0     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__344            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__345            | CARRY.others.CARRY4  |
    | dense3_U0/reg_6502_reg                                        | MULT.dsp.DSP48E1     |
    | W3_11_U/empty_n_reg                                           | FLOP_LATCH.flop.FDRE |
    | W3_12_U/add_ln44_67_fu_13500_p2_i_77                          | LUT.others.LUT4      |
    | B3_U/add_ln44_67_fu_13500_p2_i_43                             | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__269_i_15__6    | LUT.others.LUT5      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__269_i_11__4    | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__302_i_3__0     | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__302            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__303            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__333_i_3__0     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__333            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__334            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__344_i_3__0     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__344            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__345            | CARRY.others.CARRY4  |
    | dense3_U0/reg_6502_reg                                        | MULT.dsp.DSP48E1     |
    | W3_11_U/empty_n_reg                                           | FLOP_LATCH.flop.FDRE |
    | W3_12_U/add_ln44_67_fu_13500_p2_i_77                          | LUT.others.LUT4      |
    | B3_U/add_ln44_67_fu_13500_p2_i_43                             | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U826/add_ln44_65_fu_13124_p2_i_1 | LUT.others.LUT4      |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__271_i_10__1    | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__304_i_3__2     | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__304            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__305            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__335_i_3__1     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__335            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__336            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__346_i_2__1     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__346            | CARRY.others.CARRY4  |
    | dense3_U0/reg_6530_reg                                        | MULT.dsp.DSP48E1     |
    | W3_11_U/empty_n_reg                                           | FLOP_LATCH.flop.FDRE |
    | W3_12_U/add_ln44_67_fu_13500_p2_i_77                          | LUT.others.LUT4      |
    | B3_U/add_ln44_67_fu_13500_p2_i_43                             | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U826/add_ln44_65_fu_13124_p2_i_1 | LUT.others.LUT4      |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__271_i_10__0    | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__304_i_3        | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__304            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__305            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__335_i_3        | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__335            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__336            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__346_i_2        | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__346            | CARRY.others.CARRY4  |
    | dense3_U0/reg_8349_reg                                        | MULT.dsp.DSP48E1     |
    | W3_11_U/empty_n_reg                                           | FLOP_LATCH.flop.FDRE |
    | W3_12_U/add_ln44_67_fu_13500_p2_i_77                          | LUT.others.LUT4      |
    | B3_U/add_ln44_67_fu_13500_p2_i_43                             | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U826/add_ln44_65_fu_13124_p2_i_1 | LUT.others.LUT4      |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__271_i_9__1     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__293_i_3__2     | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__293            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__294            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__334_i_3__1     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__334            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__335            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__345_i_3__1     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__345            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__346            | CARRY.others.CARRY4  |
    | dense3_U0/reg_6530_reg                                        | MULT.dsp.DSP48E1     |
    | W3_11_U/empty_n_reg                                           | FLOP_LATCH.flop.FDRE |
    | W3_12_U/add_ln44_67_fu_13500_p2_i_77                          | LUT.others.LUT4      |
    | B3_U/add_ln44_67_fu_13500_p2_i_43                             | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U826/add_ln44_65_fu_13124_p2_i_1 | LUT.others.LUT4      |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__271_i_9__0     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__293_i_3        | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__293            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__294            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__334_i_3        | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__334            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__335            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__345_i_3        | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__345            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__346            | CARRY.others.CARRY4  |
    | dense3_U0/reg_8349_reg                                        | MULT.dsp.DSP48E1     |
    +---------------------------------------------------------------+----------------------+

    +---------------------------------------------------------------+----------------------+
    | Path6 Cells                                                   | Primitive Type       |
    +---------------------------------------------------------------+----------------------+
    | W3_11_U/empty_n_reg                                           | FLOP_LATCH.flop.FDRE |
    | W3_12_U/add_ln44_67_fu_13500_p2_i_77                          | LUT.others.LUT4      |
    | B3_U/add_ln44_67_fu_13500_p2_i_43                             | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__269_i_15__6    | LUT.others.LUT5      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__269_i_11__4    | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__302_i_3__0     | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__302            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__303            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__333_i_3__0     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__333            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__334            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__345_i_4__0     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__345            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__346            | CARRY.others.CARRY4  |
    | dense3_U0/reg_6502_reg                                        | MULT.dsp.DSP48E1     |
    | W3_11_U/empty_n_reg                                           | FLOP_LATCH.flop.FDRE |
    | W3_12_U/add_ln44_67_fu_13500_p2_i_77                          | LUT.others.LUT4      |
    | B3_U/add_ln44_67_fu_13500_p2_i_43                             | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__269_i_15__6    | LUT.others.LUT5      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__269_i_11__4    | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__302_i_3__0     | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__302            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__303            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__333_i_3__0     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__333            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__334            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__345_i_4__0     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__345            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__346            | CARRY.others.CARRY4  |
    | dense3_U0/reg_6502_reg                                        | MULT.dsp.DSP48E1     |
    | W3_11_U/empty_n_reg                                           | FLOP_LATCH.flop.FDRE |
    | W3_12_U/add_ln44_67_fu_13500_p2_i_77                          | LUT.others.LUT4      |
    | B3_U/add_ln44_67_fu_13500_p2_i_43                             | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__269_i_15__6    | LUT.others.LUT5      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__269_i_11__4    | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__302_i_3__0     | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__302            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__303            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__333_i_3__0     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__333            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__334            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__345_i_4__0     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__345            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__346            | CARRY.others.CARRY4  |
    | dense3_U0/reg_6502_reg                                        | MULT.dsp.DSP48E1     |
    | W3_11_U/empty_n_reg                                           | FLOP_LATCH.flop.FDRE |
    | W3_12_U/add_ln44_67_fu_13500_p2_i_77                          | LUT.others.LUT4      |
    | B3_U/add_ln44_67_fu_13500_p2_i_43                             | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__269_i_15__6    | LUT.others.LUT5      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__269_i_11__4    | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__302_i_3__0     | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__302            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__303            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__333_i_3__0     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__333            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__334            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__345_i_4__0     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__345            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__346            | CARRY.others.CARRY4  |
    | dense3_U0/reg_6502_reg                                        | MULT.dsp.DSP48E1     |
    | W3_11_U/empty_n_reg                                           | FLOP_LATCH.flop.FDRE |
    | W3_12_U/add_ln44_67_fu_13500_p2_i_77                          | LUT.others.LUT4      |
    | B3_U/add_ln44_67_fu_13500_p2_i_43                             | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__269_i_15__6    | LUT.others.LUT5      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__269_i_11__4    | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__302_i_3__0     | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__302            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__303            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__333_i_3__0     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__333            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__334            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__344_i_3__0     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__344            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__345            | CARRY.others.CARRY4  |
    | dense3_U0/reg_6502_reg                                        | MULT.dsp.DSP48E1     |
    | W3_11_U/empty_n_reg                                           | FLOP_LATCH.flop.FDRE |
    | W3_12_U/add_ln44_67_fu_13500_p2_i_77                          | LUT.others.LUT4      |
    | B3_U/add_ln44_67_fu_13500_p2_i_43                             | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__269_i_15__6    | LUT.others.LUT5      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__269_i_11__4    | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__302_i_3__0     | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__302            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__303            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__333_i_3__0     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__333            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__334            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__344_i_3__0     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__344            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__345            | CARRY.others.CARRY4  |
    | dense3_U0/reg_6502_reg                                        | MULT.dsp.DSP48E1     |
    | W3_11_U/empty_n_reg                                           | FLOP_LATCH.flop.FDRE |
    | W3_12_U/add_ln44_67_fu_13500_p2_i_77                          | LUT.others.LUT4      |
    | B3_U/add_ln44_67_fu_13500_p2_i_43                             | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U826/add_ln44_65_fu_13124_p2_i_1 | LUT.others.LUT4      |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__271_i_10__1    | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__304_i_3__2     | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__304            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__305            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__335_i_3__1     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__335            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__336            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__346_i_2__1     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__346            | CARRY.others.CARRY4  |
    | dense3_U0/reg_6530_reg                                        | MULT.dsp.DSP48E1     |
    | W3_11_U/empty_n_reg                                           | FLOP_LATCH.flop.FDRE |
    | W3_12_U/add_ln44_67_fu_13500_p2_i_77                          | LUT.others.LUT4      |
    | B3_U/add_ln44_67_fu_13500_p2_i_43                             | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U826/add_ln44_65_fu_13124_p2_i_1 | LUT.others.LUT4      |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__271_i_10__0    | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__304_i_3        | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__304            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__305            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__335_i_3        | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__335            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__336            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__346_i_2        | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__346            | CARRY.others.CARRY4  |
    | dense3_U0/reg_8349_reg                                        | MULT.dsp.DSP48E1     |
    | W3_11_U/empty_n_reg                                           | FLOP_LATCH.flop.FDRE |
    | W3_12_U/add_ln44_67_fu_13500_p2_i_77                          | LUT.others.LUT4      |
    | B3_U/add_ln44_67_fu_13500_p2_i_43                             | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U826/add_ln44_65_fu_13124_p2_i_1 | LUT.others.LUT4      |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__271_i_9__1     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__293_i_3__2     | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__293            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__294            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__334_i_3__1     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__334            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__335            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__345_i_3__1     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__345            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__346            | CARRY.others.CARRY4  |
    | dense3_U0/reg_6530_reg                                        | MULT.dsp.DSP48E1     |
    | W3_11_U/empty_n_reg                                           | FLOP_LATCH.flop.FDRE |
    | W3_12_U/add_ln44_67_fu_13500_p2_i_77                          | LUT.others.LUT4      |
    | B3_U/add_ln44_67_fu_13500_p2_i_43                             | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U826/add_ln44_65_fu_13124_p2_i_1 | LUT.others.LUT4      |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__271_i_9__0     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__293_i_3        | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__293            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__294            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__334_i_3        | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__334            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__335            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__345_i_3        | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__345            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__346            | CARRY.others.CARRY4  |
    | dense3_U0/reg_8349_reg                                        | MULT.dsp.DSP48E1     |
    +---------------------------------------------------------------+----------------------+

    +---------------------------------------------------------------+----------------------+
    | Path7 Cells                                                   | Primitive Type       |
    +---------------------------------------------------------------+----------------------+
    | W3_11_U/empty_n_reg                                           | FLOP_LATCH.flop.FDRE |
    | W3_12_U/add_ln44_67_fu_13500_p2_i_77                          | LUT.others.LUT4      |
    | B3_U/add_ln44_67_fu_13500_p2_i_43                             | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__269_i_15__6    | LUT.others.LUT5      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__269_i_11__4    | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__302_i_3__0     | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__302            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__303            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__333_i_3__0     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__333            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__334            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__345_i_4__0     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__345            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__346            | CARRY.others.CARRY4  |
    | dense3_U0/reg_6502_reg                                        | MULT.dsp.DSP48E1     |
    | W3_11_U/empty_n_reg                                           | FLOP_LATCH.flop.FDRE |
    | W3_12_U/add_ln44_67_fu_13500_p2_i_77                          | LUT.others.LUT4      |
    | B3_U/add_ln44_67_fu_13500_p2_i_43                             | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__269_i_15__6    | LUT.others.LUT5      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__269_i_11__4    | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__302_i_3__0     | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__302            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__303            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__333_i_3__0     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__333            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__334            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__345_i_4__0     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__345            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__346            | CARRY.others.CARRY4  |
    | dense3_U0/reg_6502_reg                                        | MULT.dsp.DSP48E1     |
    | W3_11_U/empty_n_reg                                           | FLOP_LATCH.flop.FDRE |
    | W3_12_U/add_ln44_67_fu_13500_p2_i_77                          | LUT.others.LUT4      |
    | B3_U/add_ln44_67_fu_13500_p2_i_43                             | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__269_i_15__6    | LUT.others.LUT5      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__269_i_11__4    | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__302_i_3__0     | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__302            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__303            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__333_i_3__0     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__333            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__334            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__345_i_4__0     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__345            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__346            | CARRY.others.CARRY4  |
    | dense3_U0/reg_6502_reg                                        | MULT.dsp.DSP48E1     |
    | W3_11_U/empty_n_reg                                           | FLOP_LATCH.flop.FDRE |
    | W3_12_U/add_ln44_67_fu_13500_p2_i_77                          | LUT.others.LUT4      |
    | B3_U/add_ln44_67_fu_13500_p2_i_43                             | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__269_i_15__6    | LUT.others.LUT5      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__269_i_11__4    | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__302_i_3__0     | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__302            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__303            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__333_i_3__0     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__333            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__334            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__345_i_4__0     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__345            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__346            | CARRY.others.CARRY4  |
    | dense3_U0/reg_6502_reg                                        | MULT.dsp.DSP48E1     |
    | W3_11_U/empty_n_reg                                           | FLOP_LATCH.flop.FDRE |
    | W3_12_U/add_ln44_67_fu_13500_p2_i_77                          | LUT.others.LUT4      |
    | B3_U/add_ln44_67_fu_13500_p2_i_43                             | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__269_i_15__6    | LUT.others.LUT5      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__269_i_11__4    | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__302_i_3__0     | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__302            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__303            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__333_i_3__0     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__333            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__334            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__344_i_3__0     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__344            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__345            | CARRY.others.CARRY4  |
    | dense3_U0/reg_6502_reg                                        | MULT.dsp.DSP48E1     |
    | W3_11_U/empty_n_reg                                           | FLOP_LATCH.flop.FDRE |
    | W3_12_U/add_ln44_67_fu_13500_p2_i_77                          | LUT.others.LUT4      |
    | B3_U/add_ln44_67_fu_13500_p2_i_43                             | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__269_i_15__6    | LUT.others.LUT5      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__269_i_11__4    | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__302_i_3__0     | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__302            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__303            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__333_i_3__0     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__333            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__334            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__344_i_3__0     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__344            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__345            | CARRY.others.CARRY4  |
    | dense3_U0/reg_6502_reg                                        | MULT.dsp.DSP48E1     |
    | W3_11_U/empty_n_reg                                           | FLOP_LATCH.flop.FDRE |
    | W3_12_U/add_ln44_67_fu_13500_p2_i_77                          | LUT.others.LUT4      |
    | B3_U/add_ln44_67_fu_13500_p2_i_43                             | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U826/add_ln44_65_fu_13124_p2_i_1 | LUT.others.LUT4      |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__271_i_10__1    | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__304_i_3__2     | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__304            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__305            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__335_i_3__1     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__335            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__336            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__346_i_2__1     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__346            | CARRY.others.CARRY4  |
    | dense3_U0/reg_6530_reg                                        | MULT.dsp.DSP48E1     |
    | W3_11_U/empty_n_reg                                           | FLOP_LATCH.flop.FDRE |
    | W3_12_U/add_ln44_67_fu_13500_p2_i_77                          | LUT.others.LUT4      |
    | B3_U/add_ln44_67_fu_13500_p2_i_43                             | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U826/add_ln44_65_fu_13124_p2_i_1 | LUT.others.LUT4      |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__271_i_10__0    | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__304_i_3        | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__304            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__305            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__335_i_3        | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__335            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__336            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__346_i_2        | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__346            | CARRY.others.CARRY4  |
    | dense3_U0/reg_8349_reg                                        | MULT.dsp.DSP48E1     |
    | W3_11_U/empty_n_reg                                           | FLOP_LATCH.flop.FDRE |
    | W3_12_U/add_ln44_67_fu_13500_p2_i_77                          | LUT.others.LUT4      |
    | B3_U/add_ln44_67_fu_13500_p2_i_43                             | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U826/add_ln44_65_fu_13124_p2_i_1 | LUT.others.LUT4      |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__271_i_9__1     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__293_i_3__2     | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__293            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__294            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__334_i_3__1     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__334            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__335            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__345_i_3__1     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__345            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__346            | CARRY.others.CARRY4  |
    | dense3_U0/reg_6530_reg                                        | MULT.dsp.DSP48E1     |
    | W3_11_U/empty_n_reg                                           | FLOP_LATCH.flop.FDRE |
    | W3_12_U/add_ln44_67_fu_13500_p2_i_77                          | LUT.others.LUT4      |
    | B3_U/add_ln44_67_fu_13500_p2_i_43                             | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U826/add_ln44_65_fu_13124_p2_i_1 | LUT.others.LUT4      |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__271_i_9__0     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__293_i_3        | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__293            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__294            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__334_i_3        | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__334            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__335            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__345_i_3        | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__345            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__346            | CARRY.others.CARRY4  |
    | dense3_U0/reg_8349_reg                                        | MULT.dsp.DSP48E1     |
    +---------------------------------------------------------------+----------------------+

    +---------------------------------------------------------------+----------------------+
    | Path8 Cells                                                   | Primitive Type       |
    +---------------------------------------------------------------+----------------------+
    | W3_11_U/empty_n_reg                                           | FLOP_LATCH.flop.FDRE |
    | W3_12_U/add_ln44_67_fu_13500_p2_i_77                          | LUT.others.LUT4      |
    | B3_U/add_ln44_67_fu_13500_p2_i_43                             | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__269_i_15__6    | LUT.others.LUT5      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__269_i_11__4    | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__302_i_3__0     | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__302            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__303            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__333_i_3__0     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__333            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__334            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__345_i_4__0     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__345            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__346            | CARRY.others.CARRY4  |
    | dense3_U0/reg_6502_reg                                        | MULT.dsp.DSP48E1     |
    | W3_11_U/empty_n_reg                                           | FLOP_LATCH.flop.FDRE |
    | W3_12_U/add_ln44_67_fu_13500_p2_i_77                          | LUT.others.LUT4      |
    | B3_U/add_ln44_67_fu_13500_p2_i_43                             | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__269_i_15__6    | LUT.others.LUT5      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__269_i_11__4    | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__302_i_3__0     | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__302            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__303            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__333_i_3__0     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__333            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__334            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__345_i_4__0     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__345            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__346            | CARRY.others.CARRY4  |
    | dense3_U0/reg_6502_reg                                        | MULT.dsp.DSP48E1     |
    | W3_11_U/empty_n_reg                                           | FLOP_LATCH.flop.FDRE |
    | W3_12_U/add_ln44_67_fu_13500_p2_i_77                          | LUT.others.LUT4      |
    | B3_U/add_ln44_67_fu_13500_p2_i_43                             | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__269_i_15__6    | LUT.others.LUT5      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__269_i_11__4    | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__302_i_3__0     | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__302            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__303            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__333_i_3__0     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__333            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__334            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__345_i_4__0     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__345            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__346            | CARRY.others.CARRY4  |
    | dense3_U0/reg_6502_reg                                        | MULT.dsp.DSP48E1     |
    | W3_11_U/empty_n_reg                                           | FLOP_LATCH.flop.FDRE |
    | W3_12_U/add_ln44_67_fu_13500_p2_i_77                          | LUT.others.LUT4      |
    | B3_U/add_ln44_67_fu_13500_p2_i_43                             | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__269_i_15__6    | LUT.others.LUT5      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__269_i_11__4    | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__302_i_3__0     | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__302            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__303            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__333_i_3__0     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__333            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__334            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__345_i_4__0     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__345            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__346            | CARRY.others.CARRY4  |
    | dense3_U0/reg_6502_reg                                        | MULT.dsp.DSP48E1     |
    | W3_11_U/empty_n_reg                                           | FLOP_LATCH.flop.FDRE |
    | W3_12_U/add_ln44_67_fu_13500_p2_i_77                          | LUT.others.LUT4      |
    | B3_U/add_ln44_67_fu_13500_p2_i_43                             | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__269_i_15__6    | LUT.others.LUT5      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__269_i_11__4    | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__302_i_3__0     | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__302            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__303            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__333_i_3__0     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__333            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__334            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__344_i_3__0     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__344            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__345            | CARRY.others.CARRY4  |
    | dense3_U0/reg_6502_reg                                        | MULT.dsp.DSP48E1     |
    | W3_11_U/empty_n_reg                                           | FLOP_LATCH.flop.FDRE |
    | W3_12_U/add_ln44_67_fu_13500_p2_i_77                          | LUT.others.LUT4      |
    | B3_U/add_ln44_67_fu_13500_p2_i_43                             | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__269_i_15__6    | LUT.others.LUT5      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__269_i_11__4    | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__302_i_3__0     | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__302            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__303            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__333_i_3__0     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__333            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__334            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__344_i_3__0     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__344            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__345            | CARRY.others.CARRY4  |
    | dense3_U0/reg_6502_reg                                        | MULT.dsp.DSP48E1     |
    | W3_11_U/empty_n_reg                                           | FLOP_LATCH.flop.FDRE |
    | W3_12_U/add_ln44_67_fu_13500_p2_i_77                          | LUT.others.LUT4      |
    | B3_U/add_ln44_67_fu_13500_p2_i_43                             | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U826/add_ln44_65_fu_13124_p2_i_1 | LUT.others.LUT4      |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__271_i_10__1    | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__304_i_3__2     | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__304            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__305            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__335_i_3__1     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__335            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__336            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__346_i_2__1     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__346            | CARRY.others.CARRY4  |
    | dense3_U0/reg_6530_reg                                        | MULT.dsp.DSP48E1     |
    | W3_11_U/empty_n_reg                                           | FLOP_LATCH.flop.FDRE |
    | W3_12_U/add_ln44_67_fu_13500_p2_i_77                          | LUT.others.LUT4      |
    | B3_U/add_ln44_67_fu_13500_p2_i_43                             | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U826/add_ln44_65_fu_13124_p2_i_1 | LUT.others.LUT4      |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__271_i_10__0    | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__304_i_3        | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__304            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__305            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__335_i_3        | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__335            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__336            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__346_i_2        | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__346            | CARRY.others.CARRY4  |
    | dense3_U0/reg_8349_reg                                        | MULT.dsp.DSP48E1     |
    | W3_11_U/empty_n_reg                                           | FLOP_LATCH.flop.FDRE |
    | W3_12_U/add_ln44_67_fu_13500_p2_i_77                          | LUT.others.LUT4      |
    | B3_U/add_ln44_67_fu_13500_p2_i_43                             | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U826/add_ln44_65_fu_13124_p2_i_1 | LUT.others.LUT4      |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__271_i_9__1     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__293_i_3__2     | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__293            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__294            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__334_i_3__1     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__334            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__335            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__345_i_3__1     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__345            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__346            | CARRY.others.CARRY4  |
    | dense3_U0/reg_6530_reg                                        | MULT.dsp.DSP48E1     |
    | W3_11_U/empty_n_reg                                           | FLOP_LATCH.flop.FDRE |
    | W3_12_U/add_ln44_67_fu_13500_p2_i_77                          | LUT.others.LUT4      |
    | B3_U/add_ln44_67_fu_13500_p2_i_43                             | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U826/add_ln44_65_fu_13124_p2_i_1 | LUT.others.LUT4      |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__271_i_9__0     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__293_i_3        | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__293            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__294            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__334_i_3        | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__334            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__335            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__345_i_3        | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__345            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__346            | CARRY.others.CARRY4  |
    | dense3_U0/reg_8349_reg                                        | MULT.dsp.DSP48E1     |
    +---------------------------------------------------------------+----------------------+

    +---------------------------------------------------------------+----------------------+
    | Path9 Cells                                                   | Primitive Type       |
    +---------------------------------------------------------------+----------------------+
    | W3_11_U/empty_n_reg                                           | FLOP_LATCH.flop.FDRE |
    | W3_12_U/add_ln44_67_fu_13500_p2_i_77                          | LUT.others.LUT4      |
    | B3_U/add_ln44_67_fu_13500_p2_i_43                             | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__269_i_15__6    | LUT.others.LUT5      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__269_i_11__4    | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__302_i_3__0     | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__302            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__303            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__333_i_3__0     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__333            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__334            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__345_i_4__0     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__345            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__346            | CARRY.others.CARRY4  |
    | dense3_U0/reg_6502_reg                                        | MULT.dsp.DSP48E1     |
    | W3_11_U/empty_n_reg                                           | FLOP_LATCH.flop.FDRE |
    | W3_12_U/add_ln44_67_fu_13500_p2_i_77                          | LUT.others.LUT4      |
    | B3_U/add_ln44_67_fu_13500_p2_i_43                             | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__269_i_15__6    | LUT.others.LUT5      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__269_i_11__4    | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__302_i_3__0     | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__302            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__303            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__333_i_3__0     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__333            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__334            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__345_i_4__0     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__345            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__346            | CARRY.others.CARRY4  |
    | dense3_U0/reg_6502_reg                                        | MULT.dsp.DSP48E1     |
    | W3_11_U/empty_n_reg                                           | FLOP_LATCH.flop.FDRE |
    | W3_12_U/add_ln44_67_fu_13500_p2_i_77                          | LUT.others.LUT4      |
    | B3_U/add_ln44_67_fu_13500_p2_i_43                             | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__269_i_15__6    | LUT.others.LUT5      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__269_i_11__4    | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__302_i_3__0     | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__302            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__303            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__333_i_3__0     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__333            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__334            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__345_i_4__0     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__345            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__346            | CARRY.others.CARRY4  |
    | dense3_U0/reg_6502_reg                                        | MULT.dsp.DSP48E1     |
    | W3_11_U/empty_n_reg                                           | FLOP_LATCH.flop.FDRE |
    | W3_12_U/add_ln44_67_fu_13500_p2_i_77                          | LUT.others.LUT4      |
    | B3_U/add_ln44_67_fu_13500_p2_i_43                             | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__269_i_15__6    | LUT.others.LUT5      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__269_i_11__4    | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__302_i_3__0     | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__302            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__303            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__333_i_3__0     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__333            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__334            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__345_i_4__0     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__345            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__346            | CARRY.others.CARRY4  |
    | dense3_U0/reg_6502_reg                                        | MULT.dsp.DSP48E1     |
    | W3_11_U/empty_n_reg                                           | FLOP_LATCH.flop.FDRE |
    | W3_12_U/add_ln44_67_fu_13500_p2_i_77                          | LUT.others.LUT4      |
    | B3_U/add_ln44_67_fu_13500_p2_i_43                             | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__269_i_15__6    | LUT.others.LUT5      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__269_i_11__4    | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__302_i_3__0     | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__302            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__303            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__333_i_3__0     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__333            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__334            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__344_i_3__0     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__344            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__345            | CARRY.others.CARRY4  |
    | dense3_U0/reg_6502_reg                                        | MULT.dsp.DSP48E1     |
    | W3_11_U/empty_n_reg                                           | FLOP_LATCH.flop.FDRE |
    | W3_12_U/add_ln44_67_fu_13500_p2_i_77                          | LUT.others.LUT4      |
    | B3_U/add_ln44_67_fu_13500_p2_i_43                             | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__269_i_15__6    | LUT.others.LUT5      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__269_i_11__4    | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__302_i_3__0     | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__302            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__303            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__333_i_3__0     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__333            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__334            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__344_i_3__0     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__344            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__345            | CARRY.others.CARRY4  |
    | dense3_U0/reg_6502_reg                                        | MULT.dsp.DSP48E1     |
    | W3_11_U/empty_n_reg                                           | FLOP_LATCH.flop.FDRE |
    | W3_12_U/add_ln44_67_fu_13500_p2_i_77                          | LUT.others.LUT4      |
    | B3_U/add_ln44_67_fu_13500_p2_i_43                             | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U826/add_ln44_65_fu_13124_p2_i_1 | LUT.others.LUT4      |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__271_i_10__1    | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__304_i_3__2     | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__304            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__305            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__335_i_3__1     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__335            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__336            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__346_i_2__1     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__346            | CARRY.others.CARRY4  |
    | dense3_U0/reg_6530_reg                                        | MULT.dsp.DSP48E1     |
    | W3_11_U/empty_n_reg                                           | FLOP_LATCH.flop.FDRE |
    | W3_12_U/add_ln44_67_fu_13500_p2_i_77                          | LUT.others.LUT4      |
    | B3_U/add_ln44_67_fu_13500_p2_i_43                             | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U826/add_ln44_65_fu_13124_p2_i_1 | LUT.others.LUT4      |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__271_i_10__0    | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__304_i_3        | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__304            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__305            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__335_i_3        | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__335            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__336            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__346_i_2        | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__346            | CARRY.others.CARRY4  |
    | dense3_U0/reg_8349_reg                                        | MULT.dsp.DSP48E1     |
    | W3_11_U/empty_n_reg                                           | FLOP_LATCH.flop.FDRE |
    | W3_12_U/add_ln44_67_fu_13500_p2_i_77                          | LUT.others.LUT4      |
    | B3_U/add_ln44_67_fu_13500_p2_i_43                             | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U826/add_ln44_65_fu_13124_p2_i_1 | LUT.others.LUT4      |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__271_i_9__1     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__293_i_3__2     | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__293            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__294            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__334_i_3__1     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__334            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__335            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__345_i_3__1     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__345            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__346            | CARRY.others.CARRY4  |
    | dense3_U0/reg_6530_reg                                        | MULT.dsp.DSP48E1     |
    | W3_11_U/empty_n_reg                                           | FLOP_LATCH.flop.FDRE |
    | W3_12_U/add_ln44_67_fu_13500_p2_i_77                          | LUT.others.LUT4      |
    | B3_U/add_ln44_67_fu_13500_p2_i_43                             | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U826/add_ln44_65_fu_13124_p2_i_1 | LUT.others.LUT4      |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__271_i_9__0     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__293_i_3        | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__293            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__294            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__334_i_3        | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__334            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__335            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__345_i_3        | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__345            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__346            | CARRY.others.CARRY4  |
    | dense3_U0/reg_8349_reg                                        | MULT.dsp.DSP48E1     |
    +---------------------------------------------------------------+----------------------+

    +---------------------------------------------------------------+----------------------+
    | Path10 Cells                                                  | Primitive Type       |
    +---------------------------------------------------------------+----------------------+
    | W3_11_U/empty_n_reg                                           | FLOP_LATCH.flop.FDRE |
    | W3_12_U/add_ln44_67_fu_13500_p2_i_77                          | LUT.others.LUT4      |
    | B3_U/add_ln44_67_fu_13500_p2_i_43                             | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__269_i_15__6    | LUT.others.LUT5      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__269_i_11__4    | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__302_i_3__0     | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__302            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__303            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__333_i_3__0     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__333            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__334            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__345_i_4__0     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__345            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__346            | CARRY.others.CARRY4  |
    | dense3_U0/reg_6502_reg                                        | MULT.dsp.DSP48E1     |
    | W3_11_U/empty_n_reg                                           | FLOP_LATCH.flop.FDRE |
    | W3_12_U/add_ln44_67_fu_13500_p2_i_77                          | LUT.others.LUT4      |
    | B3_U/add_ln44_67_fu_13500_p2_i_43                             | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__269_i_15__6    | LUT.others.LUT5      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__269_i_11__4    | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__302_i_3__0     | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__302            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__303            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__333_i_3__0     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__333            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__334            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__345_i_4__0     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__345            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__346            | CARRY.others.CARRY4  |
    | dense3_U0/reg_6502_reg                                        | MULT.dsp.DSP48E1     |
    | W3_11_U/empty_n_reg                                           | FLOP_LATCH.flop.FDRE |
    | W3_12_U/add_ln44_67_fu_13500_p2_i_77                          | LUT.others.LUT4      |
    | B3_U/add_ln44_67_fu_13500_p2_i_43                             | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__269_i_15__6    | LUT.others.LUT5      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__269_i_11__4    | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__302_i_3__0     | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__302            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__303            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__333_i_3__0     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__333            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__334            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__345_i_4__0     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__345            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__346            | CARRY.others.CARRY4  |
    | dense3_U0/reg_6502_reg                                        | MULT.dsp.DSP48E1     |
    | W3_11_U/empty_n_reg                                           | FLOP_LATCH.flop.FDRE |
    | W3_12_U/add_ln44_67_fu_13500_p2_i_77                          | LUT.others.LUT4      |
    | B3_U/add_ln44_67_fu_13500_p2_i_43                             | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__269_i_15__6    | LUT.others.LUT5      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__269_i_11__4    | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__302_i_3__0     | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__302            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__303            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__333_i_3__0     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__333            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__334            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__345_i_4__0     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__345            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__346            | CARRY.others.CARRY4  |
    | dense3_U0/reg_6502_reg                                        | MULT.dsp.DSP48E1     |
    | W3_11_U/empty_n_reg                                           | FLOP_LATCH.flop.FDRE |
    | W3_12_U/add_ln44_67_fu_13500_p2_i_77                          | LUT.others.LUT4      |
    | B3_U/add_ln44_67_fu_13500_p2_i_43                             | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__269_i_15__6    | LUT.others.LUT5      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__269_i_11__4    | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__302_i_3__0     | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__302            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__303            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__333_i_3__0     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__333            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__334            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__344_i_3__0     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__344            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__345            | CARRY.others.CARRY4  |
    | dense3_U0/reg_6502_reg                                        | MULT.dsp.DSP48E1     |
    | W3_11_U/empty_n_reg                                           | FLOP_LATCH.flop.FDRE |
    | W3_12_U/add_ln44_67_fu_13500_p2_i_77                          | LUT.others.LUT4      |
    | B3_U/add_ln44_67_fu_13500_p2_i_43                             | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__269_i_15__6    | LUT.others.LUT5      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__269_i_11__4    | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__302_i_3__0     | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__302            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__303            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__333_i_3__0     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__333            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__334            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__344_i_3__0     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__344            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U864/tmp_product__345            | CARRY.others.CARRY4  |
    | dense3_U0/reg_6502_reg                                        | MULT.dsp.DSP48E1     |
    | W3_11_U/empty_n_reg                                           | FLOP_LATCH.flop.FDRE |
    | W3_12_U/add_ln44_67_fu_13500_p2_i_77                          | LUT.others.LUT4      |
    | B3_U/add_ln44_67_fu_13500_p2_i_43                             | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U826/add_ln44_65_fu_13124_p2_i_1 | LUT.others.LUT4      |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__271_i_10__1    | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__304_i_3__2     | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__304            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__305            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__335_i_3__1     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__335            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__336            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__346_i_2__1     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__346            | CARRY.others.CARRY4  |
    | dense3_U0/reg_6530_reg                                        | MULT.dsp.DSP48E1     |
    | W3_11_U/empty_n_reg                                           | FLOP_LATCH.flop.FDRE |
    | W3_12_U/add_ln44_67_fu_13500_p2_i_77                          | LUT.others.LUT4      |
    | B3_U/add_ln44_67_fu_13500_p2_i_43                             | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U826/add_ln44_65_fu_13124_p2_i_1 | LUT.others.LUT4      |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__271_i_10__0    | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__304_i_3        | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__304            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__305            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__335_i_3        | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__335            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__336            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__346_i_2        | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__346            | CARRY.others.CARRY4  |
    | dense3_U0/reg_8349_reg                                        | MULT.dsp.DSP48E1     |
    | W3_11_U/empty_n_reg                                           | FLOP_LATCH.flop.FDRE |
    | W3_12_U/add_ln44_67_fu_13500_p2_i_77                          | LUT.others.LUT4      |
    | B3_U/add_ln44_67_fu_13500_p2_i_43                             | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U826/add_ln44_65_fu_13124_p2_i_1 | LUT.others.LUT4      |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__271_i_9__1     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__293_i_3__2     | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__293            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__294            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__334_i_3__1     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__334            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__335            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__345_i_3__1     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__345            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U837/tmp_product__346            | CARRY.others.CARRY4  |
    | dense3_U0/reg_6530_reg                                        | MULT.dsp.DSP48E1     |
    | W3_11_U/empty_n_reg                                           | FLOP_LATCH.flop.FDRE |
    | W3_12_U/add_ln44_67_fu_13500_p2_i_77                          | LUT.others.LUT4      |
    | B3_U/add_ln44_67_fu_13500_p2_i_43                             | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U826/add_ln44_65_fu_13124_p2_i_1 | LUT.others.LUT4      |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__271_i_9__0     | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__293_i_3        | LUT.others.LUT6      |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__293            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__294            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__334_i_3        | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__334            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__335            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__345_i_3        | LUT.others.LUT3      |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__345            | CARRY.others.CARRY4  |
    | dense3_U0/mul_24s_16s_40_1_1_U842/tmp_product__346            | CARRY.others.CARRY4  |
    | dense3_U0/reg_8349_reg                                        | MULT.dsp.DSP48E1     |
    +---------------------------------------------------------------+----------------------+


================================================================
== RTL Synthesis Vivado Reports
================================================================
+--------------------------+----------------------------------------------------------------------+
| Report Type              | Report Location                                                      |
+--------------------------+----------------------------------------------------------------------+
| design_analysis          | impl/verilog/report/CNN_MNIST_TOP_design_analysis_synth.rpt          |
| failfast                 | impl/verilog/report/CNN_MNIST_TOP_failfast_synth.rpt                 |
| timing                   | impl/verilog/report/CNN_MNIST_TOP_timing_synth.rpt                   |
| timing_paths             | impl/verilog/report/CNN_MNIST_TOP_timing_paths_synth.rpt             |
| utilization              | impl/verilog/report/CNN_MNIST_TOP_utilization_synth.rpt              |
| utilization_hierarchical | impl/verilog/report/CNN_MNIST_TOP_utilization_hierarchical_synth.rpt |
+--------------------------+----------------------------------------------------------------------+


