{
  "paper_id": "2405.07061v1",
  "title": "LLMs and the Future of Chip Design: Unveiling Security Risks and Building Trust",
  "abstract": "Abstract\nChip design is about to be revolutionized by the integration of large language, multimodal, and circuit models (collectively LxMs). While exploring this exciting frontier with\ntremendous potential, the community must also carefully consider the related security risks and the need for building trust into using LxMs for chip design.\nFirst, we review the recent surge of using LxMs for chip design in general. We cover state-of-the-art works for the automation of hardware description language code generation and for scripting and guidance of\nessential but cumbersome tasks for electronic design automation tools, e.g., design-space exploration, tuning, or designer training.\nSecond,\nwe raise and provide initial answers to novel research questions\non critical issues for security and trustworthiness of LxM-powered chip design from both the attack and defense perspectives.",
  "reference_labels": [
    {
      "index": 0,
      "title": "MLCAD: A Survey of Research in Machine Learning for CAD Keynote Paper",
      "abstract": "",
      "year": "2021",
      "venue": "IEEE TCAD",
      "authors": "M. Rapp et al."
    },
    {
      "index": 1,
      "title": "GPT-4 Technical Report",
      "abstract": "",
      "year": "2023",
      "venue": "",
      "authors": "OpenAI",
      "orig_title": "GPT-4 Technical Report",
      "paper_id": "2303.08774v6"
    },
    {
      "index": 2,
      "title": "Llama 2: Open Foundation and Fine-Tuned Chat Models",
      "abstract": "",
      "year": "",
      "venue": "arXiv:2307.09288",
      "authors": "H. Touvron et al.",
      "orig_title": "LLAMA 2: Open Foundation and Fine-Tuned Chat Models",
      "paper_id": "2307.09288v2"
    },
    {
      "index": 3,
      "title": "Synopsys Showcases",
      "abstract": "",
      "year": "",
      "venue": "",
      "authors": ""
    },
    {
      "index": 4,
      "title": "ChipNeMo: Domain-Adapted LLMs for Chip Design",
      "abstract": "",
      "year": "",
      "venue": "arXiv:2311.00176",
      "authors": "M. Liu et al.",
      "orig_title": "ChipNeMo: Domain-Adapted LLMs for Chip Design",
      "paper_id": "2311.00176v5"
    },
    {
      "index": 5,
      "title": "Finetuned Language Models Are Zero-Shot Learners",
      "abstract": "",
      "year": "",
      "venue": "arXiv:2109.01652",
      "authors": "J. Wei et al.",
      "orig_title": "Finetuned Language Models Are Zero-Shot Learners",
      "paper_id": "2109.01652v5"
    },
    {
      "index": 6,
      "title": "Instruction Tuning for Large Language Models: A Survey",
      "abstract": "",
      "year": "",
      "venue": "arXiv:2308.10792",
      "authors": "S. Zhang et al.",
      "orig_title": "Instruction tuning for large language models: A survey",
      "paper_id": "2308.10792v8"
    },
    {
      "index": 7,
      "title": "Retrieval-Augmented Generation for Knowledge-Intensive NLP Tasks",
      "abstract": "",
      "year": "2020",
      "venue": "Advances in NeurIPS",
      "authors": "P. Lewis et al.",
      "orig_title": "Retrieval-Augmented Generation for Knowledge-Intensive NLP Tasks",
      "paper_id": "2005.11401v4"
    },
    {
      "index": 8,
      "title": "ReAct: Synergizing Reasoning and Acting in Language Models",
      "abstract": "",
      "year": "",
      "venue": "arXiv:2210.03629",
      "authors": "S. Yao et al."
    },
    {
      "index": 9,
      "title": "Multimodal Large Language Models: A Survey",
      "abstract": "",
      "year": "2023",
      "venue": "IEEE BigData",
      "authors": "J. Wu et al.",
      "orig_title": "Multimodal Large Language Models: A Survey",
      "paper_id": "2311.13165v1"
    },
    {
      "index": 10,
      "title": "The Dawn of AI-Native EDA: Promises and Challenges of Large Circuit Models",
      "abstract": "",
      "year": "",
      "venue": "arXiv:2403.07257",
      "authors": "L. Chen et al.",
      "orig_title": "The Dawn of AI-Native EDA: Promises and Challenges of Large Circuit Models",
      "paper_id": "2403.07257v2"
    },
    {
      "index": 11,
      "title": "VLSI Physical Design: From Graph Partitioning to Timing Closure",
      "abstract": "",
      "year": "2011",
      "venue": "Springer",
      "authors": "A. B. Kahng et al."
    },
    {
      "index": 12,
      "title": "Towards Secure Composition of Integrated Circuits and Electronic Systems: On the Role of EDA",
      "abstract": "",
      "year": "2020",
      "venue": "DATE",
      "authors": "J. Knechtel et al.",
      "orig_title": "Towards Secure Composition of Integrated Circuits and Electronic Systems: On the Role of EDA",
      "paper_id": "2001.09672v1"
    },
    {
      "index": 13,
      "title": "A Primer on Hardware Security: Models, Methods, and Metrics",
      "abstract": "",
      "year": "2014",
      "venue": "IEEE",
      "authors": "M. Rostami et al."
    },
    {
      "index": 14,
      "title": "Hardware security for and beyond CMOS technology: An overview on fundamentals, applications, challenges, and prospects",
      "abstract": "",
      "year": "2020",
      "venue": "ISPD",
      "authors": "J. Knechtel"
    },
    {
      "index": 15,
      "title": "Spectre Attacks: Exploiting Speculative Execution",
      "abstract": "",
      "year": "2019",
      "venue": "IEEE S&P",
      "authors": "P. Kocher et al."
    },
    {
      "index": 16,
      "title": "Meltdown: Reading Kernel Memory from User Space",
      "abstract": "",
      "year": "2018",
      "venue": "USENIX Security",
      "authors": "M. Lipp et al."
    },
    {
      "index": 17,
      "title": "Fuzzing Hardware Like Software",
      "abstract": "",
      "year": "2022",
      "venue": "USENIX Security Symposium",
      "authors": "T. Trippel et al."
    },
    {
      "index": 18,
      "title": "Register Transfer Level Information Flow Tracking for Provably Secure Hardware Design",
      "abstract": "",
      "year": "2017",
      "venue": "DATE",
      "authors": "A. Ardeshiricham et al."
    },
    {
      "index": 19,
      "title": "Formal Verification In Hardware Design: A Survey",
      "abstract": "",
      "year": "1999",
      "venue": "ACM TODAES",
      "authors": "C. Kern and M. R. Greenstreet"
    },
    {
      "index": 20,
      "title": "A Survey on Assertion-based Hardware Verification",
      "abstract": "",
      "year": "2022",
      "venue": "ACM Comput. Surv.",
      "authors": "H. Witharana et al."
    },
    {
      "index": 21,
      "title": "SpecLLM: Exploring Generation and Review of VLSI Design Specification with Large Language Model",
      "abstract": "",
      "year": "",
      "venue": "arXiv:2401.13266",
      "authors": "M. Li et al.",
      "orig_title": "SpecLLM: Exploring Generation and Review of VLSI Design Specification with Large Language Model",
      "paper_id": "2401.13266v1"
    },
    {
      "index": 22,
      "title": "RTLFixer: Automatically Fixing RTL Syntax Errors with Large Language Models",
      "abstract": "",
      "year": "",
      "venue": "arXiv:2311.16543",
      "authors": "Y. Tsai et al."
    },
    {
      "index": 23,
      "title": "New Interaction Paradigm for Complex EDA Software Leveraging GPT",
      "abstract": "",
      "year": "",
      "venue": "arXiv:2307.14740",
      "authors": "B. Han et al.",
      "orig_title": "New Interaction Paradigm for Complex EDA Software Leveraging GPT",
      "paper_id": "2307.14740v1"
    },
    {
      "index": 24,
      "title": "ChatEDA: A Large Language Model Powered Autonomous Agent for EDA",
      "abstract": "",
      "year": "2024",
      "venue": "IEEE TCAD",
      "authors": "H. Wu et al.",
      "orig_title": "ChatEDA: A Large Language Model Powered Autonomous Agent for EDA",
      "paper_id": "2308.10204v4"
    },
    {
      "index": 25,
      "title": "DAVE: Deriving Automatically Verilog from English",
      "abstract": "",
      "year": "2020",
      "venue": "ACM/IEEE Workshop on MLCAD",
      "authors": "H. Pearce et al."
    },
    {
      "index": 26,
      "title": "VeriGen: A Large Language Model for Verilog Code Generation",
      "abstract": "",
      "year": "2023",
      "venue": "ACM TODAES",
      "authors": "S. Thakur et al.",
      "orig_title": "VeriGen: A Large Language Model for Verilog Code Generation",
      "paper_id": "2308.00708v1"
    },
    {
      "index": 27,
      "title": "VeriGen",
      "abstract": "",
      "year": "",
      "venue": "",
      "authors": ""
    },
    {
      "index": 28,
      "title": "VerilogEval: Evaluating Large Language Models for Verilog Code Generation",
      "abstract": "",
      "year": "2023",
      "venue": "IEEE/ACM ICCAD",
      "authors": "M. Liu et al.",
      "orig_title": "VerilogEval: Evaluating Large Language Models for Verilog Code Generation",
      "paper_id": "2309.07544v2"
    },
    {
      "index": 29,
      "title": "VerilogEval",
      "abstract": "",
      "year": "",
      "venue": "",
      "authors": ""
    },
    {
      "index": 30,
      "title": "RTLCoder: Outperforming GPT-3.5 in Design RTL Generation with Our Open-Source Dataset and Lightweight Solution",
      "abstract": "",
      "year": "",
      "venue": "arXiv:2312.08617",
      "authors": "S. Liu et al.",
      "orig_title": "RTLCoder: Outperforming GPT-3.5 in Design RTL Generation with Our Open-Source Dataset and Lightweight Solution",
      "paper_id": "2312.08617v4"
    },
    {
      "index": 31,
      "title": "RTLCoder",
      "abstract": "",
      "year": "",
      "venue": "",
      "authors": ""
    },
    {
      "index": 32,
      "title": "Chip-Chat: Challenges and Opportunities in Conversational Hardware Design",
      "abstract": "",
      "year": "2023",
      "venue": "ACM/IEEE 5th MLCAD Workshop",
      "authors": "J. Blocklove et al.",
      "orig_title": "Chip-Chat: Challenges and Opportunities in Conversational Hardware Design",
      "paper_id": "2305.13243v2"
    },
    {
      "index": 33,
      "title": "Chip-Chat",
      "abstract": "",
      "year": "",
      "venue": "",
      "authors": ""
    },
    {
      "index": 34,
      "title": "AutoChip: Automating HDL Generation Using LLM Feedback",
      "abstract": "",
      "year": "",
      "venue": "arXiv:2311.04887",
      "authors": "S. Thakur et al.",
      "orig_title": "AutoChip: Automating HDL Generation Using LLM Feedback",
      "paper_id": "2311.04887v2"
    },
    {
      "index": 35,
      "title": "AutoChip",
      "abstract": "",
      "year": "",
      "venue": "",
      "authors": ""
    },
    {
      "index": 36,
      "title": "RTLLM: An Open-Source Benchmark for Design RTL Generation with Large Language Model",
      "abstract": "",
      "year": "2024",
      "venue": "ASP-DAC",
      "authors": "Y. Lu et al.",
      "orig_title": "RTLLM: An Open-Source Benchmark for Design RTL Generation with Large Language Model",
      "paper_id": "2308.05345v3"
    },
    {
      "index": 37,
      "title": "RTLLM",
      "abstract": "",
      "year": "",
      "venue": "",
      "authors": ""
    },
    {
      "index": 38,
      "title": "ChipGPT: How far are we from natural language hardware design",
      "abstract": "",
      "year": "",
      "venue": "arXiv:2305.14019",
      "authors": "K. Chang et al.",
      "orig_title": "ChipGPT: How far are we from natural language hardware design",
      "paper_id": "2305.14019v3"
    },
    {
      "index": 39,
      "title": "BetterV: Controlled Verilog Generation with Discriminative Guidance",
      "abstract": "",
      "year": "",
      "venue": "arXiv:2402.03375",
      "authors": "Z. Pei et al.",
      "orig_title": "BetterV: Controlled Verilog Generation with Discriminative Guidance",
      "paper_id": "2402.03375v3"
    },
    {
      "index": 40,
      "title": "Make Every Move Count: LLM-based High-Quality RTL Code Generation Using MCTS",
      "abstract": "",
      "year": "",
      "venue": "arXiv:2402.03289",
      "authors": "M. DeLorenzo et al.",
      "orig_title": "Make Every Move Count: LLM-based High-Quality RTL Code Generation Using MCTS",
      "paper_id": "2402.03289v1"
    },
    {
      "index": 41,
      "title": "GPT4AIGChip: Towards Next-Generation AI Accelerator Design Automation via Large Language Models",
      "abstract": "",
      "year": "2023",
      "venue": "ICCAD",
      "authors": "Y. Fu et al.",
      "orig_title": "GPT4AIGChip: Towards Next-Generation AI Accelerator Design Automation via Large Language Models",
      "paper_id": "2309.10730v2"
    },
    {
      "index": 42,
      "title": "Software/hardware co-design for llm and its application for design verification",
      "abstract": "",
      "year": "2024",
      "venue": "ASP-DAC",
      "authors": "L. J. Wan et al."
    },
    {
      "index": 43,
      "title": "Chrysalis",
      "abstract": "",
      "year": "",
      "venue": "",
      "authors": ""
    },
    {
      "index": 44,
      "title": "HDLdebugger: Streamlining HDL debugging with Large Language Models",
      "abstract": "",
      "year": "",
      "venue": "arXiv:2403.11671",
      "authors": "X. Yao et al.",
      "orig_title": "HDLdebugger: Streamlining HDL debugging with Large Language Models",
      "paper_id": "2403.11671v1"
    },
    {
      "index": 45,
      "title": "LLM4SecHW: Leveraging domain-specific large language model for hardware debugging",
      "abstract": "",
      "year": "2023",
      "venue": "AsianHOST",
      "authors": "W. Fu et al."
    },
    {
      "index": 46,
      "title": "LLM4SecHW",
      "abstract": "",
      "year": "",
      "venue": "",
      "authors": ""
    },
    {
      "index": 47,
      "title": "Examining Zero-Shot Vulnerability Repair with Large Language Models",
      "abstract": "",
      "year": "2023",
      "venue": "IEEE S&P",
      "authors": "H. Pearce et al.",
      "orig_title": "Examining Zero-Shot Vulnerability Repair with Large Language Models",
      "paper_id": "2112.02125v3"
    },
    {
      "index": 48,
      "title": "인공지능 기반 공격 그래프 생성",
      "abstract": "",
      "year": "",
      "venue": "",
      "authors": "",
      "orig_title": "",
      "paper_id": "2311.14342v2"
    },
    {
      "index": 49,
      "title": "Generating Secure Hardware using ChatGPT Resistant to CWEs",
      "abstract": "",
      "year": "2023",
      "venue": "Cryptology ePrint Archive",
      "authors": "M. Nair et al."
    },
    {
      "index": 50,
      "title": "On Hardware Security Bug Code Fixes By Prompting Large Language Models",
      "abstract": "",
      "year": "2024",
      "venue": "IEEE TIFS",
      "authors": "B. Ahmad et al."
    },
    {
      "index": 51,
      "title": "인공지능 기반 공격 그래프 생성",
      "abstract": "",
      "year": "",
      "venue": "",
      "authors": "",
      "orig_title": "",
      "paper_id": "2311.14342v2"
    },
    {
      "index": 52,
      "title": "Unlocking Hardware Security Assurance: The Potential of LLMs",
      "abstract": "",
      "year": "",
      "venue": "arXiv:2308.11042",
      "authors": "X. Meng et al.",
      "orig_title": "Unlocking Hardware Security Assurance: The Potential of LLMs",
      "paper_id": "2308.11042v1"
    },
    {
      "index": 53,
      "title": "DIVAS: An LLM-based End-to-End Framework for SoC Security Analysis and Policy-based Protection",
      "abstract": "",
      "year": "",
      "venue": "arXiv:2308.06932",
      "authors": "S. Paria et al."
    },
    {
      "index": 54,
      "title": "From RTL to SVA: LLM-assisted generation of Formal Verification Testbenches",
      "abstract": "",
      "year": "",
      "venue": "arXiv:2309.09437",
      "authors": "M. Orenes-Vera et al."
    },
    {
      "index": 55,
      "title": "AutoSVA2",
      "abstract": "",
      "year": "",
      "venue": "",
      "authors": ""
    },
    {
      "index": 56,
      "title": "(Security) Assertions by Large Language Models",
      "abstract": "",
      "year": "2024",
      "venue": "IEEE TIFS",
      "authors": "R. Kande et al."
    },
    {
      "index": 57,
      "title": "ChIRAAG: ChatGPT Informed Rapid and Automated Assertion Generation",
      "abstract": "",
      "year": "",
      "venue": "arXiv:2402.00093",
      "authors": "B. Mali et al.",
      "orig_title": "ChIRAAG: ChatGPT Informed Rapid and Automated Assertion Generation",
      "paper_id": "2402.00093v3"
    },
    {
      "index": 58,
      "title": "AssertLLM: Generating and Evaluating Hardware Verification Assertions from Design Specifications via Multi-LLMs",
      "abstract": "",
      "year": "",
      "venue": "arXiv:2402.00386",
      "authors": "W. Fang et al."
    },
    {
      "index": 59,
      "title": "AssertLLM",
      "abstract": "",
      "year": "",
      "venue": "",
      "authors": ""
    },
    {
      "index": 60,
      "title": "Harnessing the power of general-purpose llms in hardware trojan design",
      "abstract": "",
      "year": "2024",
      "venue": "AIHWS | ACNS Workshop",
      "authors": "G. Kokolakis et al."
    },
    {
      "index": 61,
      "title": "Netlist Whisperer: AI and NLP Fight Circuit Leakage!",
      "abstract": "",
      "year": "2023",
      "venue": "ASHES",
      "authors": "M. Nair et al."
    },
    {
      "index": 62,
      "title": "SCAR: Power Side-Channel Analysis at RTL-Level",
      "abstract": "",
      "year": "2024",
      "venue": "IEEE TVLSI",
      "authors": "A. Srivastava et al.",
      "orig_title": "SCAR: Power Side-Channel Analysis at RTL Level",
      "paper_id": "2310.06257v1"
    },
    {
      "index": 63,
      "title": "CodeGen: An Open Large Language Model for Code with Multi-Turn Program Synthesis",
      "abstract": "",
      "year": "",
      "venue": "arXiv:2203.13474",
      "authors": "E. Nijkamp et al.",
      "orig_title": "CodeGen: An Open Large Language Model for Code with Multi-Turn Program Synthesis",
      "paper_id": "2203.13474v5"
    },
    {
      "index": 64,
      "title": "CWE-1194: CWE VIEW: Hardware Design",
      "abstract": "",
      "year": "2021",
      "venue": "",
      "authors": "The MITRE Corporation"
    },
    {
      "index": 65,
      "title": "BERT: Pre-training of Deep Bidirectional Transformers for Language Understanding",
      "abstract": "",
      "year": "",
      "venue": "arXiv:1810.04805",
      "authors": "J. Devlin et al.",
      "orig_title": "Bert: Pre-training of deep bidirectional transformers for language understanding",
      "paper_id": "1810.04805v2"
    },
    {
      "index": 66,
      "title": "Privacy risks of general-purpose language models",
      "abstract": "",
      "year": "2020",
      "venue": "IEEE S&P",
      "authors": "X. Pan et al."
    },
    {
      "index": 67,
      "title": "Managing your Private and Public Data: Bringing down Inference Attacks against your Privacy",
      "abstract": "",
      "year": "2015",
      "venue": "IEEE J-STSP",
      "authors": "S. Salamatian et al.",
      "orig_title": "Managing your private and public data: Bringing down inference attacks against your privacy",
      "paper_id": "1408.3698v1"
    }
  ]
}