
**** 10/10/19 11:40:03 ********* PSpice 9.2 (Mar 2000) ******** ID# 1 ********

 * C:\Users\Lapunik\Dropbox\PSpice\Schematics\Chyby_Druhy_Schematic.sch


 ****     CIRCUIT DESCRIPTION


******************************************************************************




* Schematics Version 9.2
* Thu Oct 10 11:39:57 2019



** Analysis setup **
.tran 10ms 10ms 0 10u
.OP 


* From [PSPICE NETLIST] section of C:\Program Files\Orcad\PSpice\PSpice.ini:
.lib "nom.lib"

.INC "Chyby_Druhy_Schematic.net"



**** INCLUDING Chyby_Druhy_Schematic.net ****
* Schematics Netlist *



V_V1         $N_0001 0 10V
V_V2         $N_0002 0 15V
R_R1         $N_0001 $N_0002  1m  
L_L1         0 $N_0003  10uH  
R_R3         $N_0004 $N_0003  10m  
V_V3         $N_0004 0 8V
I_I1         0 $N_0005 DC 1A  
I_I2         $N_0005 0 DC 1A  
R_R5         0 $N_0005  10MEG  
R_R6         0 $N_0006  1k  
V_V6         $N_0007 0 10
V_V7         $N_0007 0 5V
C_C2         $N_0007 $N_0006  0.5n  
R_R7         0 $N_0008  1k  
V_V9         $N_0009 0 5V
C_C3         $N_0010 $N_0008  1n  
C_C4         $N_0009 $N_0010  1n  
R_R8         0 $N_0010  10MEG  
V_V8         $N_0009 0 6V

**** RESUMING Chyby_Druhy_Schematic.cir ****
.PROBE V(*) I(*) W(*) D(*) NOISE(*) 


.END

ERROR -- Voltage source and/or inductor loop involving V_V7
You may break the loop by adding a series resistance