<interfaceDefinition version='1.1' language='vhdl' kind='component' name='ptlogic'>
  <useClause path='work.pt_utility.all' />
  <useClause path='ieee_proposed.fixed_pkg.all' />
  <useClause path='ieee_proposed.math_utility_pkg.all' />
  <useClause path='ieee.numeric_std.all' />
  <useClause path='ieee.std_logic_1164.all' />
    <macroList>

      <macro name='width' type='integer' initializer='15' />
      <macro name='logicop' type='logictype' initializer='pt_and' />
      <macro name='reset_active_value' type='std_logic' initializer='&apos;0&apos;' />
      <macro name='latency' type='integer' initializer='3' />

    </macroList>
    <portList>

      <port name='clk' direction='in' type='std_logic' />
      <port name='reset' direction='in' type='std_logic' />
      <port name='a' direction='in' type='std_logic_vector (width - 1 downto 0)' />
      <port name='b' direction='in' type='std_logic_vector (width - 1 downto 0)' />
      <port name='output' direction='out' type='std_logic_vector (width - 1 downto 0)' />

    </portList>
</interfaceDefinition>
