<?xml version="1.0" ?><html><head><link href="analysis.css" rel="stylesheet" type="text/css"/></head><title>Global Macrostation I Variables for BL08J-MO-STEP-01</title><body><h1>Global Macrostation I Variables for BL08J-MO-STEP-01</h1><table><tr><th>MS I-Variable</th><th>Node</th><th>Value</th><th>Description</th></tr><tr><td>i0</td><td>0</td><td></td><td>Software firmware version</td></tr><tr><td>i0</td><td>16</td><td></td><td>Software firmware version</td></tr><tr><td>i0</td><td>32</td><td></td><td>Software firmware version</td></tr><tr><td>i0</td><td>64</td><td></td><td>Software firmware version</td></tr><tr><td>i2</td><td>0</td><td></td><td>Station ID and user configutation word</td></tr><tr><td>i2</td><td>16</td><td></td><td>Station ID and user configutation word</td></tr><tr><td>i2</td><td>32</td><td></td><td>Station ID and user configutation word</td></tr><tr><td>i2</td><td>64</td><td></td><td>Station ID and user configutation word</td></tr><tr><td>i3</td><td>0</td><td></td><td>Station rotary switch setting</td></tr><tr><td>i3</td><td>16</td><td></td><td>Station rotary switch setting</td></tr><tr><td>i3</td><td>32</td><td></td><td>Station rotary switch setting</td></tr><tr><td>i3</td><td>64</td><td></td><td>Station rotary switch setting</td></tr><tr><td>i6</td><td>0</td><td></td><td>Maximum permitted ring errors in one second</td></tr><tr><td>i6</td><td>16</td><td></td><td>Maximum permitted ring errors in one second</td></tr><tr><td>i6</td><td>32</td><td></td><td>Maximum permitted ring errors in one second</td></tr><tr><td>i6</td><td>64</td><td></td><td>Maximum permitted ring errors in one second</td></tr><tr><td>i8</td><td>0</td><td></td><td>Macro ring check period</td></tr><tr><td>i8</td><td>16</td><td></td><td>Macro ring check period</td></tr><tr><td>i8</td><td>32</td><td></td><td>Macro ring check period</td></tr><tr><td>i8</td><td>64</td><td></td><td>Macro ring check period</td></tr><tr><td>i9</td><td>0</td><td></td><td>Macro ring error shutdown count</td></tr><tr><td>i9</td><td>16</td><td></td><td>Macro ring error shutdown count</td></tr><tr><td>i9</td><td>32</td><td></td><td>Macro ring error shutdown count</td></tr><tr><td>i9</td><td>64</td><td></td><td>Macro ring error shutdown count</td></tr><tr><td>i10</td><td>0</td><td></td><td>Macro ring sync packet shutdown dount</td></tr><tr><td>i10</td><td>16</td><td></td><td>Macro ring sync packet shutdown dount</td></tr><tr><td>i10</td><td>32</td><td></td><td>Macro ring sync packet shutdown dount</td></tr><tr><td>i10</td><td>64</td><td></td><td>Macro ring sync packet shutdown dount</td></tr><tr><td>i11</td><td>0</td><td></td><td>Station order number</td></tr><tr><td>i11</td><td>16</td><td></td><td>Station order number</td></tr><tr><td>i11</td><td>32</td><td></td><td>Station order number</td></tr><tr><td>i11</td><td>64</td><td></td><td>Station order number</td></tr><tr><td>i14</td><td>0</td><td></td><td>Macro IC source of phase clock</td></tr><tr><td>i14</td><td>16</td><td></td><td>Macro IC source of phase clock</td></tr><tr><td>i14</td><td>32</td><td></td><td>Macro IC source of phase clock</td></tr><tr><td>i14</td><td>64</td><td></td><td>Macro IC source of phase clock</td></tr><tr><td>i15</td><td>0</td><td></td><td>Enable macro PLCC</td></tr><tr><td>i15</td><td>16</td><td></td><td>Enable macro PLCC</td></tr><tr><td>i15</td><td>32</td><td></td><td>Enable macro PLCC</td></tr><tr><td>i15</td><td>64</td><td></td><td>Enable macro PLCC</td></tr><tr><td>i16</td><td>0</td><td></td><td>Encoder fault reporting control</td></tr><tr><td>i16</td><td>16</td><td></td><td>Encoder fault reporting control</td></tr><tr><td>i16</td><td>32</td><td></td><td>Encoder fault reporting control</td></tr><tr><td>i16</td><td>64</td><td></td><td>Encoder fault reporting control</td></tr><tr><td>i17</td><td>0</td><td></td><td>Amplifier fault disable control</td></tr><tr><td>i17</td><td>16</td><td></td><td>Amplifier fault disable control</td></tr><tr><td>i17</td><td>32</td><td></td><td>Amplifier fault disable control</td></tr><tr><td>i17</td><td>64</td><td></td><td>Amplifier fault disable control</td></tr><tr><td>i18</td><td>0</td><td></td><td>Amplifier fault polarity</td></tr><tr><td>i18</td><td>16</td><td></td><td>Amplifier fault polarity</td></tr><tr><td>i18</td><td>32</td><td></td><td>Amplifier fault polarity</td></tr><tr><td>i18</td><td>64</td><td></td><td>Amplifier fault polarity</td></tr><tr><td>i19</td><td>0</td><td></td><td>I/O data transfer period</td></tr><tr><td>i19</td><td>16</td><td></td><td>I/O data transfer period</td></tr><tr><td>i19</td><td>32</td><td></td><td>I/O data transfer period</td></tr><tr><td>i19</td><td>64</td><td></td><td>I/O data transfer period</td></tr><tr><td>i20</td><td>0</td><td></td><td>Data transfer enable mask</td></tr><tr><td>i20</td><td>16</td><td></td><td>Data transfer enable mask</td></tr><tr><td>i20</td><td>32</td><td></td><td>Data transfer enable mask</td></tr><tr><td>i20</td><td>64</td><td></td><td>Data transfer enable mask</td></tr><tr><td>i21</td><td>0</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i21</td><td>16</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i21</td><td>32</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i21</td><td>64</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i22</td><td>0</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i22</td><td>16</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i22</td><td>32</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i22</td><td>64</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i23</td><td>0</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i23</td><td>16</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i23</td><td>32</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i23</td><td>64</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i24</td><td>0</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i24</td><td>16</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i24</td><td>32</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i24</td><td>64</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i25</td><td>0</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i25</td><td>16</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i25</td><td>32</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i25</td><td>64</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i26</td><td>0</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i26</td><td>16</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i26</td><td>32</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i26</td><td>64</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i27</td><td>0</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i27</td><td>16</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i27</td><td>32</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i27</td><td>64</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i28</td><td>0</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i28</td><td>16</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i28</td><td>32</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i28</td><td>64</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i29</td><td>0</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i29</td><td>16</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i29</td><td>32</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i29</td><td>64</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i30</td><td>0</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i30</td><td>16</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i30</td><td>32</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i30</td><td>64</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i31</td><td>0</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i31</td><td>16</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i31</td><td>32</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i31</td><td>64</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i32</td><td>0</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i32</td><td>16</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i32</td><td>32</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i32</td><td>64</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i33</td><td>0</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i33</td><td>16</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i33</td><td>32</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i33</td><td>64</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i34</td><td>0</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i34</td><td>16</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i34</td><td>32</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i34</td><td>64</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i35</td><td>0</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i35</td><td>16</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i35</td><td>32</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i35</td><td>64</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i36</td><td>0</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i36</td><td>16</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i36</td><td>32</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i36</td><td>64</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i37</td><td>0</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i37</td><td>16</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i37</td><td>32</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i37</td><td>64</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i38</td><td>0</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i38</td><td>16</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i38</td><td>32</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i38</td><td>64</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i39</td><td>0</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i39</td><td>16</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i39</td><td>32</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i39</td><td>64</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i40</td><td>0</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i40</td><td>16</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i40</td><td>32</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i40</td><td>64</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i41</td><td>0</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i41</td><td>16</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i41</td><td>32</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i41</td><td>64</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i42</td><td>0</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i42</td><td>16</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i42</td><td>32</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i42</td><td>64</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i43</td><td>0</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i43</td><td>16</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i43</td><td>32</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i43</td><td>64</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i44</td><td>0</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i44</td><td>16</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i44</td><td>32</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i44</td><td>64</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i45</td><td>0</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i45</td><td>16</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i45</td><td>32</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i45</td><td>64</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i46</td><td>0</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i46</td><td>16</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i46</td><td>32</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i46</td><td>64</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i47</td><td>0</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i47</td><td>16</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i47</td><td>32</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i47</td><td>64</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i48</td><td>0</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i48</td><td>16</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i48</td><td>32</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i48</td><td>64</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i49</td><td>0</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i49</td><td>16</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i49</td><td>32</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i49</td><td>64</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i50</td><td>0</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i50</td><td>16</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i50</td><td>32</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i50</td><td>64</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i51</td><td>0</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i51</td><td>16</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i51</td><td>32</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i51</td><td>64</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i52</td><td>0</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i52</td><td>16</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i52</td><td>32</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i52</td><td>64</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i53</td><td>0</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i53</td><td>16</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i53</td><td>32</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i53</td><td>64</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i54</td><td>0</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i54</td><td>16</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i54</td><td>32</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i54</td><td>64</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i55</td><td>0</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i55</td><td>16</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i55</td><td>32</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i55</td><td>64</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i56</td><td>0</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i56</td><td>16</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i56</td><td>32</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i56</td><td>64</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i57</td><td>0</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i57</td><td>16</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i57</td><td>32</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i57</td><td>64</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i58</td><td>0</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i58</td><td>16</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i58</td><td>32</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i58</td><td>64</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i59</td><td>0</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i59</td><td>16</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i59</td><td>32</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i59</td><td>64</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i60</td><td>0</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i60</td><td>16</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i60</td><td>32</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i60</td><td>64</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i61</td><td>0</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i61</td><td>16</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i61</td><td>32</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i61</td><td>64</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i62</td><td>0</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i62</td><td>16</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i62</td><td>32</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i62</td><td>64</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i63</td><td>0</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i63</td><td>16</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i63</td><td>32</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i63</td><td>64</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i64</td><td>0</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i64</td><td>16</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i64</td><td>32</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i64</td><td>64</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i65</td><td>0</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i65</td><td>16</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i65</td><td>32</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i65</td><td>64</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i66</td><td>0</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i66</td><td>16</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i66</td><td>32</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i66</td><td>64</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i67</td><td>0</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i67</td><td>16</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i67</td><td>32</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i67</td><td>64</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i68</td><td>0</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i68</td><td>16</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i68</td><td>32</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i68</td><td>64</td><td></td><td>Data transfer source and destination address</td></tr><tr><td>i69</td><td>0</td><td></td><td>I/O board 16 bit transfer control</td></tr><tr><td>i69</td><td>16</td><td></td><td>I/O board 16 bit transfer control</td></tr><tr><td>i69</td><td>32</td><td></td><td>I/O board 16 bit transfer control</td></tr><tr><td>i69</td><td>64</td><td></td><td>I/O board 16 bit transfer control</td></tr><tr><td>i70</td><td>0</td><td></td><td>I/O board 16 bit transfer control</td></tr><tr><td>i70</td><td>16</td><td></td><td>I/O board 16 bit transfer control</td></tr><tr><td>i70</td><td>32</td><td></td><td>I/O board 16 bit transfer control</td></tr><tr><td>i70</td><td>64</td><td></td><td>I/O board 16 bit transfer control</td></tr><tr><td>i71</td><td>0</td><td></td><td>I/O board 24 bit transfer control</td></tr><tr><td>i71</td><td>16</td><td></td><td>I/O board 24 bit transfer control</td></tr><tr><td>i71</td><td>32</td><td></td><td>I/O board 24 bit transfer control</td></tr><tr><td>i71</td><td>64</td><td></td><td>I/O board 24 bit transfer control</td></tr><tr><td>i72</td><td>0</td><td></td><td>Output power-on/shutdown state</td></tr><tr><td>i72</td><td>16</td><td></td><td>Output power-on/shutdown state</td></tr><tr><td>i72</td><td>32</td><td></td><td>Output power-on/shutdown state</td></tr><tr><td>i72</td><td>64</td><td></td><td>Output power-on/shutdown state</td></tr><tr><td>i73</td><td>0</td><td></td><td>Output power-on/shutdown state</td></tr><tr><td>i73</td><td>16</td><td></td><td>Output power-on/shutdown state</td></tr><tr><td>i73</td><td>32</td><td></td><td>Output power-on/shutdown state</td></tr><tr><td>i73</td><td>64</td><td></td><td>Output power-on/shutdown state</td></tr><tr><td>i74</td><td>0</td><td></td><td>Output power-on/shutdown state</td></tr><tr><td>i74</td><td>16</td><td></td><td>Output power-on/shutdown state</td></tr><tr><td>i74</td><td>32</td><td></td><td>Output power-on/shutdown state</td></tr><tr><td>i74</td><td>64</td><td></td><td>Output power-on/shutdown state</td></tr><tr><td>i75</td><td>0</td><td></td><td>Output power-on/shutdown state</td></tr><tr><td>i75</td><td>16</td><td></td><td>Output power-on/shutdown state</td></tr><tr><td>i75</td><td>32</td><td></td><td>Output power-on/shutdown state</td></tr><tr><td>i75</td><td>64</td><td></td><td>Output power-on/shutdown state</td></tr><tr><td>i76</td><td>0</td><td></td><td>Output power-on/shutdown state</td></tr><tr><td>i76</td><td>16</td><td></td><td>Output power-on/shutdown state</td></tr><tr><td>i76</td><td>32</td><td></td><td>Output power-on/shutdown state</td></tr><tr><td>i76</td><td>64</td><td></td><td>Output power-on/shutdown state</td></tr><tr><td>i77</td><td>0</td><td></td><td>Output power-on/shutdown state</td></tr><tr><td>i77</td><td>16</td><td></td><td>Output power-on/shutdown state</td></tr><tr><td>i77</td><td>32</td><td></td><td>Output power-on/shutdown state</td></tr><tr><td>i77</td><td>64</td><td></td><td>Output power-on/shutdown state</td></tr><tr><td>i78</td><td>0</td><td></td><td>Output power-on/shutdown state</td></tr><tr><td>i78</td><td>16</td><td></td><td>Output power-on/shutdown state</td></tr><tr><td>i78</td><td>32</td><td></td><td>Output power-on/shutdown state</td></tr><tr><td>i78</td><td>64</td><td></td><td>Output power-on/shutdown state</td></tr><tr><td>i79</td><td>0</td><td></td><td>Output power-on/shutdown state</td></tr><tr><td>i79</td><td>16</td><td></td><td>Output power-on/shutdown state</td></tr><tr><td>i79</td><td>32</td><td></td><td>Output power-on/shutdown state</td></tr><tr><td>i79</td><td>64</td><td></td><td>Output power-on/shutdown state</td></tr><tr><td>i80</td><td>0</td><td></td><td>Output power-on/shutdown state</td></tr><tr><td>i80</td><td>16</td><td></td><td>Output power-on/shutdown state</td></tr><tr><td>i80</td><td>32</td><td></td><td>Output power-on/shutdown state</td></tr><tr><td>i80</td><td>64</td><td></td><td>Output power-on/shutdown state</td></tr><tr><td>i81</td><td>0</td><td></td><td>Output power-on/shutdown state</td></tr><tr><td>i81</td><td>16</td><td></td><td>Output power-on/shutdown state</td></tr><tr><td>i81</td><td>32</td><td></td><td>Output power-on/shutdown state</td></tr><tr><td>i81</td><td>64</td><td></td><td>Output power-on/shutdown state</td></tr><tr><td>i82</td><td>0</td><td></td><td>Output power-on/shutdown state</td></tr><tr><td>i82</td><td>16</td><td></td><td>Output power-on/shutdown state</td></tr><tr><td>i82</td><td>32</td><td></td><td>Output power-on/shutdown state</td></tr><tr><td>i82</td><td>64</td><td></td><td>Output power-on/shutdown state</td></tr><tr><td>i83</td><td>0</td><td></td><td>Output power-on/shutdown state</td></tr><tr><td>i83</td><td>16</td><td></td><td>Output power-on/shutdown state</td></tr><tr><td>i83</td><td>32</td><td></td><td>Output power-on/shutdown state</td></tr><tr><td>i83</td><td>64</td><td></td><td>Output power-on/shutdown state</td></tr><tr><td>i84</td><td>0</td><td></td><td>Output power-on/shutdown state</td></tr><tr><td>i84</td><td>16</td><td></td><td>Output power-on/shutdown state</td></tr><tr><td>i84</td><td>32</td><td></td><td>Output power-on/shutdown state</td></tr><tr><td>i84</td><td>64</td><td></td><td>Output power-on/shutdown state</td></tr><tr><td>i85</td><td>0</td><td></td><td>Output power-on/shutdown state</td></tr><tr><td>i85</td><td>16</td><td></td><td>Output power-on/shutdown state</td></tr><tr><td>i85</td><td>32</td><td></td><td>Output power-on/shutdown state</td></tr><tr><td>i85</td><td>64</td><td></td><td>Output power-on/shutdown state</td></tr><tr><td>i86</td><td>0</td><td></td><td>Output power-on/shutdown state</td></tr><tr><td>i86</td><td>16</td><td></td><td>Output power-on/shutdown state</td></tr><tr><td>i86</td><td>32</td><td></td><td>Output power-on/shutdown state</td></tr><tr><td>i86</td><td>64</td><td></td><td>Output power-on/shutdown state</td></tr><tr><td>i87</td><td>0</td><td></td><td>Output power-on/shutdown state</td></tr><tr><td>i87</td><td>16</td><td></td><td>Output power-on/shutdown state</td></tr><tr><td>i87</td><td>32</td><td></td><td>Output power-on/shutdown state</td></tr><tr><td>i87</td><td>64</td><td></td><td>Output power-on/shutdown state</td></tr><tr><td>i88</td><td>0</td><td></td><td>Output power-on/shutdown state</td></tr><tr><td>i88</td><td>16</td><td></td><td>Output power-on/shutdown state</td></tr><tr><td>i88</td><td>32</td><td></td><td>Output power-on/shutdown state</td></tr><tr><td>i88</td><td>64</td><td></td><td>Output power-on/shutdown state</td></tr><tr><td>i89</td><td>0</td><td></td><td>Output power-on/shutdown state</td></tr><tr><td>i89</td><td>16</td><td></td><td>Output power-on/shutdown state</td></tr><tr><td>i89</td><td>32</td><td></td><td>Output power-on/shutdown state</td></tr><tr><td>i89</td><td>64</td><td></td><td>Output power-on/shutdown state</td></tr><tr><td>i90</td><td>0</td><td></td><td>Y:MTR servo channel disanle and MI996 enable</td></tr><tr><td>i90</td><td>16</td><td></td><td>Y:MTR servo channel disanle and MI996 enable</td></tr><tr><td>i90</td><td>32</td><td></td><td>Y:MTR servo channel disanle and MI996 enable</td></tr><tr><td>i90</td><td>64</td><td></td><td>Y:MTR servo channel disanle and MI996 enable</td></tr><tr><td>i91</td><td>0</td><td></td><td>Phase interrupt 24 bit data copy</td></tr><tr><td>i91</td><td>16</td><td></td><td>Phase interrupt 24 bit data copy</td></tr><tr><td>i91</td><td>32</td><td></td><td>Phase interrupt 24 bit data copy</td></tr><tr><td>i91</td><td>64</td><td></td><td>Phase interrupt 24 bit data copy</td></tr><tr><td>i92</td><td>0</td><td></td><td>Phase interrupt 24 bit data copy</td></tr><tr><td>i92</td><td>16</td><td></td><td>Phase interrupt 24 bit data copy</td></tr><tr><td>i92</td><td>32</td><td></td><td>Phase interrupt 24 bit data copy</td></tr><tr><td>i92</td><td>64</td><td></td><td>Phase interrupt 24 bit data copy</td></tr><tr><td>i93</td><td>0</td><td></td><td>Phase interrupt 24 bit data copy</td></tr><tr><td>i93</td><td>16</td><td></td><td>Phase interrupt 24 bit data copy</td></tr><tr><td>i93</td><td>32</td><td></td><td>Phase interrupt 24 bit data copy</td></tr><tr><td>i93</td><td>64</td><td></td><td>Phase interrupt 24 bit data copy</td></tr><tr><td>i94</td><td>0</td><td></td><td>Phase interrupt 24 bit data copy</td></tr><tr><td>i94</td><td>16</td><td></td><td>Phase interrupt 24 bit data copy</td></tr><tr><td>i94</td><td>32</td><td></td><td>Phase interrupt 24 bit data copy</td></tr><tr><td>i94</td><td>64</td><td></td><td>Phase interrupt 24 bit data copy</td></tr><tr><td>i95</td><td>0</td><td></td><td>Phase interrupt 24 bit data copy</td></tr><tr><td>i95</td><td>16</td><td></td><td>Phase interrupt 24 bit data copy</td></tr><tr><td>i95</td><td>32</td><td></td><td>Phase interrupt 24 bit data copy</td></tr><tr><td>i95</td><td>64</td><td></td><td>Phase interrupt 24 bit data copy</td></tr><tr><td>i96</td><td>0</td><td></td><td>Phase interrupt 24 bit data copy</td></tr><tr><td>i96</td><td>16</td><td></td><td>Phase interrupt 24 bit data copy</td></tr><tr><td>i96</td><td>32</td><td></td><td>Phase interrupt 24 bit data copy</td></tr><tr><td>i96</td><td>64</td><td></td><td>Phase interrupt 24 bit data copy</td></tr><tr><td>i97</td><td>0</td><td></td><td>Phase interrupt 24 bit data copy</td></tr><tr><td>i97</td><td>16</td><td></td><td>Phase interrupt 24 bit data copy</td></tr><tr><td>i97</td><td>32</td><td></td><td>Phase interrupt 24 bit data copy</td></tr><tr><td>i97</td><td>64</td><td></td><td>Phase interrupt 24 bit data copy</td></tr><tr><td>i98</td><td>0</td><td></td><td>Phase interrupt 24 bit data copy</td></tr><tr><td>i98</td><td>16</td><td></td><td>Phase interrupt 24 bit data copy</td></tr><tr><td>i98</td><td>32</td><td></td><td>Phase interrupt 24 bit data copy</td></tr><tr><td>i98</td><td>64</td><td></td><td>Phase interrupt 24 bit data copy</td></tr><tr><td>i99</td><td>0</td><td></td><td>Reserved</td></tr><tr><td>i99</td><td>16</td><td></td><td>Reserved</td></tr><tr><td>i99</td><td>32</td><td></td><td>Reserved</td></tr><tr><td>i99</td><td>64</td><td></td><td>Reserved</td></tr><tr><td>i101</td><td>0</td><td></td><td>Ongoing position source address</td></tr><tr><td>i101</td><td>16</td><td></td><td>Ongoing position source address</td></tr><tr><td>i101</td><td>32</td><td></td><td>Ongoing position source address</td></tr><tr><td>i101</td><td>64</td><td></td><td>Ongoing position source address</td></tr><tr><td>i102</td><td>0</td><td></td><td>Ongoing position source address</td></tr><tr><td>i102</td><td>16</td><td></td><td>Ongoing position source address</td></tr><tr><td>i102</td><td>32</td><td></td><td>Ongoing position source address</td></tr><tr><td>i102</td><td>64</td><td></td><td>Ongoing position source address</td></tr><tr><td>i103</td><td>0</td><td></td><td>Ongoing position source address</td></tr><tr><td>i103</td><td>16</td><td></td><td>Ongoing position source address</td></tr><tr><td>i103</td><td>32</td><td></td><td>Ongoing position source address</td></tr><tr><td>i103</td><td>64</td><td></td><td>Ongoing position source address</td></tr><tr><td>i104</td><td>0</td><td></td><td>Ongoing position source address</td></tr><tr><td>i104</td><td>16</td><td></td><td>Ongoing position source address</td></tr><tr><td>i104</td><td>32</td><td></td><td>Ongoing position source address</td></tr><tr><td>i104</td><td>64</td><td></td><td>Ongoing position source address</td></tr><tr><td>i105</td><td>0</td><td></td><td>Ongoing position source address</td></tr><tr><td>i105</td><td>16</td><td></td><td>Ongoing position source address</td></tr><tr><td>i105</td><td>32</td><td></td><td>Ongoing position source address</td></tr><tr><td>i105</td><td>64</td><td></td><td>Ongoing position source address</td></tr><tr><td>i106</td><td>0</td><td></td><td>Ongoing position source address</td></tr><tr><td>i106</td><td>16</td><td></td><td>Ongoing position source address</td></tr><tr><td>i106</td><td>32</td><td></td><td>Ongoing position source address</td></tr><tr><td>i106</td><td>64</td><td></td><td>Ongoing position source address</td></tr><tr><td>i107</td><td>0</td><td></td><td>Ongoing position source address</td></tr><tr><td>i107</td><td>16</td><td></td><td>Ongoing position source address</td></tr><tr><td>i107</td><td>32</td><td></td><td>Ongoing position source address</td></tr><tr><td>i107</td><td>64</td><td></td><td>Ongoing position source address</td></tr><tr><td>i108</td><td>0</td><td></td><td>Ongoing position source address</td></tr><tr><td>i108</td><td>16</td><td></td><td>Ongoing position source address</td></tr><tr><td>i108</td><td>32</td><td></td><td>Ongoing position source address</td></tr><tr><td>i108</td><td>64</td><td></td><td>Ongoing position source address</td></tr><tr><td>i111</td><td>0</td><td></td><td>Power-up position source address</td></tr><tr><td>i111</td><td>16</td><td></td><td>Power-up position source address</td></tr><tr><td>i111</td><td>32</td><td></td><td>Power-up position source address</td></tr><tr><td>i111</td><td>64</td><td></td><td>Power-up position source address</td></tr><tr><td>i112</td><td>0</td><td></td><td>Power-up position source address</td></tr><tr><td>i112</td><td>16</td><td></td><td>Power-up position source address</td></tr><tr><td>i112</td><td>32</td><td></td><td>Power-up position source address</td></tr><tr><td>i112</td><td>64</td><td></td><td>Power-up position source address</td></tr><tr><td>i113</td><td>0</td><td></td><td>Power-up position source address</td></tr><tr><td>i113</td><td>16</td><td></td><td>Power-up position source address</td></tr><tr><td>i113</td><td>32</td><td></td><td>Power-up position source address</td></tr><tr><td>i113</td><td>64</td><td></td><td>Power-up position source address</td></tr><tr><td>i114</td><td>0</td><td></td><td>Power-up position source address</td></tr><tr><td>i114</td><td>16</td><td></td><td>Power-up position source address</td></tr><tr><td>i114</td><td>32</td><td></td><td>Power-up position source address</td></tr><tr><td>i114</td><td>64</td><td></td><td>Power-up position source address</td></tr><tr><td>i115</td><td>0</td><td></td><td>Power-up position source address</td></tr><tr><td>i115</td><td>16</td><td></td><td>Power-up position source address</td></tr><tr><td>i115</td><td>32</td><td></td><td>Power-up position source address</td></tr><tr><td>i115</td><td>64</td><td></td><td>Power-up position source address</td></tr><tr><td>i116</td><td>0</td><td></td><td>Power-up position source address</td></tr><tr><td>i116</td><td>16</td><td></td><td>Power-up position source address</td></tr><tr><td>i116</td><td>32</td><td></td><td>Power-up position source address</td></tr><tr><td>i116</td><td>64</td><td></td><td>Power-up position source address</td></tr><tr><td>i117</td><td>0</td><td></td><td>Power-up position source address</td></tr><tr><td>i117</td><td>16</td><td></td><td>Power-up position source address</td></tr><tr><td>i117</td><td>32</td><td></td><td>Power-up position source address</td></tr><tr><td>i117</td><td>64</td><td></td><td>Power-up position source address</td></tr><tr><td>i118</td><td>0</td><td></td><td>Power-up position source address</td></tr><tr><td>i118</td><td>16</td><td></td><td>Power-up position source address</td></tr><tr><td>i118</td><td>32</td><td></td><td>Power-up position source address</td></tr><tr><td>i118</td><td>64</td><td></td><td>Power-up position source address</td></tr><tr><td>i120</td><td>0</td><td></td><td>Encoder conversion table entries</td></tr><tr><td>i120</td><td>16</td><td></td><td>Encoder conversion table entries</td></tr><tr><td>i120</td><td>32</td><td></td><td>Encoder conversion table entries</td></tr><tr><td>i120</td><td>64</td><td></td><td>Encoder conversion table entries</td></tr><tr><td>i121</td><td>0</td><td></td><td>Encoder conversion table entries</td></tr><tr><td>i121</td><td>16</td><td></td><td>Encoder conversion table entries</td></tr><tr><td>i121</td><td>32</td><td></td><td>Encoder conversion table entries</td></tr><tr><td>i121</td><td>64</td><td></td><td>Encoder conversion table entries</td></tr><tr><td>i122</td><td>0</td><td></td><td>Encoder conversion table entries</td></tr><tr><td>i122</td><td>16</td><td></td><td>Encoder conversion table entries</td></tr><tr><td>i122</td><td>32</td><td></td><td>Encoder conversion table entries</td></tr><tr><td>i122</td><td>64</td><td></td><td>Encoder conversion table entries</td></tr><tr><td>i123</td><td>0</td><td></td><td>Encoder conversion table entries</td></tr><tr><td>i123</td><td>16</td><td></td><td>Encoder conversion table entries</td></tr><tr><td>i123</td><td>32</td><td></td><td>Encoder conversion table entries</td></tr><tr><td>i123</td><td>64</td><td></td><td>Encoder conversion table entries</td></tr><tr><td>i124</td><td>0</td><td></td><td>Encoder conversion table entries</td></tr><tr><td>i124</td><td>16</td><td></td><td>Encoder conversion table entries</td></tr><tr><td>i124</td><td>32</td><td></td><td>Encoder conversion table entries</td></tr><tr><td>i124</td><td>64</td><td></td><td>Encoder conversion table entries</td></tr><tr><td>i125</td><td>0</td><td></td><td>Encoder conversion table entries</td></tr><tr><td>i125</td><td>16</td><td></td><td>Encoder conversion table entries</td></tr><tr><td>i125</td><td>32</td><td></td><td>Encoder conversion table entries</td></tr><tr><td>i125</td><td>64</td><td></td><td>Encoder conversion table entries</td></tr><tr><td>i126</td><td>0</td><td></td><td>Encoder conversion table entries</td></tr><tr><td>i126</td><td>16</td><td></td><td>Encoder conversion table entries</td></tr><tr><td>i126</td><td>32</td><td></td><td>Encoder conversion table entries</td></tr><tr><td>i126</td><td>64</td><td></td><td>Encoder conversion table entries</td></tr><tr><td>i127</td><td>0</td><td></td><td>Encoder conversion table entries</td></tr><tr><td>i127</td><td>16</td><td></td><td>Encoder conversion table entries</td></tr><tr><td>i127</td><td>32</td><td></td><td>Encoder conversion table entries</td></tr><tr><td>i127</td><td>64</td><td></td><td>Encoder conversion table entries</td></tr><tr><td>i128</td><td>0</td><td></td><td>Encoder conversion table entries</td></tr><tr><td>i128</td><td>16</td><td></td><td>Encoder conversion table entries</td></tr><tr><td>i128</td><td>32</td><td></td><td>Encoder conversion table entries</td></tr><tr><td>i128</td><td>64</td><td></td><td>Encoder conversion table entries</td></tr><tr><td>i129</td><td>0</td><td></td><td>Encoder conversion table entries</td></tr><tr><td>i129</td><td>16</td><td></td><td>Encoder conversion table entries</td></tr><tr><td>i129</td><td>32</td><td></td><td>Encoder conversion table entries</td></tr><tr><td>i129</td><td>64</td><td></td><td>Encoder conversion table entries</td></tr><tr><td>i130</td><td>0</td><td></td><td>Encoder conversion table entries</td></tr><tr><td>i130</td><td>16</td><td></td><td>Encoder conversion table entries</td></tr><tr><td>i130</td><td>32</td><td></td><td>Encoder conversion table entries</td></tr><tr><td>i130</td><td>64</td><td></td><td>Encoder conversion table entries</td></tr><tr><td>i131</td><td>0</td><td></td><td>Encoder conversion table entries</td></tr><tr><td>i131</td><td>16</td><td></td><td>Encoder conversion table entries</td></tr><tr><td>i131</td><td>32</td><td></td><td>Encoder conversion table entries</td></tr><tr><td>i131</td><td>64</td><td></td><td>Encoder conversion table entries</td></tr><tr><td>i132</td><td>0</td><td></td><td>Encoder conversion table entries</td></tr><tr><td>i132</td><td>16</td><td></td><td>Encoder conversion table entries</td></tr><tr><td>i132</td><td>32</td><td></td><td>Encoder conversion table entries</td></tr><tr><td>i132</td><td>64</td><td></td><td>Encoder conversion table entries</td></tr><tr><td>i133</td><td>0</td><td></td><td>Encoder conversion table entries</td></tr><tr><td>i133</td><td>16</td><td></td><td>Encoder conversion table entries</td></tr><tr><td>i133</td><td>32</td><td></td><td>Encoder conversion table entries</td></tr><tr><td>i133</td><td>64</td><td></td><td>Encoder conversion table entries</td></tr><tr><td>i134</td><td>0</td><td></td><td>Encoder conversion table entries</td></tr><tr><td>i134</td><td>16</td><td></td><td>Encoder conversion table entries</td></tr><tr><td>i134</td><td>32</td><td></td><td>Encoder conversion table entries</td></tr><tr><td>i134</td><td>64</td><td></td><td>Encoder conversion table entries</td></tr><tr><td>i135</td><td>0</td><td></td><td>Encoder conversion table entries</td></tr><tr><td>i135</td><td>16</td><td></td><td>Encoder conversion table entries</td></tr><tr><td>i135</td><td>32</td><td></td><td>Encoder conversion table entries</td></tr><tr><td>i135</td><td>64</td><td></td><td>Encoder conversion table entries</td></tr><tr><td>i136</td><td>0</td><td></td><td>Encoder conversion table entries</td></tr><tr><td>i136</td><td>16</td><td></td><td>Encoder conversion table entries</td></tr><tr><td>i136</td><td>32</td><td></td><td>Encoder conversion table entries</td></tr><tr><td>i136</td><td>64</td><td></td><td>Encoder conversion table entries</td></tr><tr><td>i137</td><td>0</td><td></td><td>Encoder conversion table entries</td></tr><tr><td>i137</td><td>16</td><td></td><td>Encoder conversion table entries</td></tr><tr><td>i137</td><td>32</td><td></td><td>Encoder conversion table entries</td></tr><tr><td>i137</td><td>64</td><td></td><td>Encoder conversion table entries</td></tr><tr><td>i138</td><td>0</td><td></td><td>Encoder conversion table entries</td></tr><tr><td>i138</td><td>16</td><td></td><td>Encoder conversion table entries</td></tr><tr><td>i138</td><td>32</td><td></td><td>Encoder conversion table entries</td></tr><tr><td>i138</td><td>64</td><td></td><td>Encoder conversion table entries</td></tr><tr><td>i139</td><td>0</td><td></td><td>Encoder conversion table entries</td></tr><tr><td>i139</td><td>16</td><td></td><td>Encoder conversion table entries</td></tr><tr><td>i139</td><td>32</td><td></td><td>Encoder conversion table entries</td></tr><tr><td>i139</td><td>64</td><td></td><td>Encoder conversion table entries</td></tr><tr><td>i140</td><td>0</td><td></td><td>Encoder conversion table entries</td></tr><tr><td>i140</td><td>16</td><td></td><td>Encoder conversion table entries</td></tr><tr><td>i140</td><td>32</td><td></td><td>Encoder conversion table entries</td></tr><tr><td>i140</td><td>64</td><td></td><td>Encoder conversion table entries</td></tr><tr><td>i141</td><td>0</td><td></td><td>Encoder conversion table entries</td></tr><tr><td>i141</td><td>16</td><td></td><td>Encoder conversion table entries</td></tr><tr><td>i141</td><td>32</td><td></td><td>Encoder conversion table entries</td></tr><tr><td>i141</td><td>64</td><td></td><td>Encoder conversion table entries</td></tr><tr><td>i142</td><td>0</td><td></td><td>Encoder conversion table entries</td></tr><tr><td>i142</td><td>16</td><td></td><td>Encoder conversion table entries</td></tr><tr><td>i142</td><td>32</td><td></td><td>Encoder conversion table entries</td></tr><tr><td>i142</td><td>64</td><td></td><td>Encoder conversion table entries</td></tr><tr><td>i143</td><td>0</td><td></td><td>Encoder conversion table entries</td></tr><tr><td>i143</td><td>16</td><td></td><td>Encoder conversion table entries</td></tr><tr><td>i143</td><td>32</td><td></td><td>Encoder conversion table entries</td></tr><tr><td>i143</td><td>64</td><td></td><td>Encoder conversion table entries</td></tr><tr><td>i144</td><td>0</td><td></td><td>Encoder conversion table entries</td></tr><tr><td>i144</td><td>16</td><td></td><td>Encoder conversion table entries</td></tr><tr><td>i144</td><td>32</td><td></td><td>Encoder conversion table entries</td></tr><tr><td>i144</td><td>64</td><td></td><td>Encoder conversion table entries</td></tr><tr><td>i145</td><td>0</td><td></td><td>Encoder conversion table entries</td></tr><tr><td>i145</td><td>16</td><td></td><td>Encoder conversion table entries</td></tr><tr><td>i145</td><td>32</td><td></td><td>Encoder conversion table entries</td></tr><tr><td>i145</td><td>64</td><td></td><td>Encoder conversion table entries</td></tr><tr><td>i146</td><td>0</td><td></td><td>Encoder conversion table entries</td></tr><tr><td>i146</td><td>16</td><td></td><td>Encoder conversion table entries</td></tr><tr><td>i146</td><td>32</td><td></td><td>Encoder conversion table entries</td></tr><tr><td>i146</td><td>64</td><td></td><td>Encoder conversion table entries</td></tr><tr><td>i147</td><td>0</td><td></td><td>Encoder conversion table entries</td></tr><tr><td>i147</td><td>16</td><td></td><td>Encoder conversion table entries</td></tr><tr><td>i147</td><td>32</td><td></td><td>Encoder conversion table entries</td></tr><tr><td>i147</td><td>64</td><td></td><td>Encoder conversion table entries</td></tr><tr><td>i148</td><td>0</td><td></td><td>Encoder conversion table entries</td></tr><tr><td>i148</td><td>16</td><td></td><td>Encoder conversion table entries</td></tr><tr><td>i148</td><td>32</td><td></td><td>Encoder conversion table entries</td></tr><tr><td>i148</td><td>64</td><td></td><td>Encoder conversion table entries</td></tr><tr><td>i149</td><td>0</td><td></td><td>Encoder conversion table entries</td></tr><tr><td>i149</td><td>16</td><td></td><td>Encoder conversion table entries</td></tr><tr><td>i149</td><td>32</td><td></td><td>Encoder conversion table entries</td></tr><tr><td>i149</td><td>64</td><td></td><td>Encoder conversion table entries</td></tr><tr><td>i150</td><td>0</td><td></td><td>Encoder conversion table entries</td></tr><tr><td>i150</td><td>16</td><td></td><td>Encoder conversion table entries</td></tr><tr><td>i150</td><td>32</td><td></td><td>Encoder conversion table entries</td></tr><tr><td>i150</td><td>64</td><td></td><td>Encoder conversion table entries</td></tr><tr><td>i151</td><td>0</td><td></td><td>Encoder conversion table entries</td></tr><tr><td>i151</td><td>16</td><td></td><td>Encoder conversion table entries</td></tr><tr><td>i151</td><td>32</td><td></td><td>Encoder conversion table entries</td></tr><tr><td>i151</td><td>64</td><td></td><td>Encoder conversion table entries</td></tr><tr><td>i152</td><td>0</td><td></td><td>Phase-clock latched I/O</td></tr><tr><td>i152</td><td>16</td><td></td><td>Phase-clock latched I/O</td></tr><tr><td>i152</td><td>32</td><td></td><td>Phase-clock latched I/O</td></tr><tr><td>i152</td><td>64</td><td></td><td>Phase-clock latched I/O</td></tr><tr><td>i153</td><td>0</td><td></td><td>Phase-clock latched I/O</td></tr><tr><td>i153</td><td>16</td><td></td><td>Phase-clock latched I/O</td></tr><tr><td>i153</td><td>32</td><td></td><td>Phase-clock latched I/O</td></tr><tr><td>i153</td><td>64</td><td></td><td>Phase-clock latched I/O</td></tr><tr><td>i161</td><td>0</td><td></td><td>MLDT frequency control</td></tr><tr><td>i161</td><td>16</td><td></td><td>MLDT frequency control</td></tr><tr><td>i161</td><td>32</td><td></td><td>MLDT frequency control</td></tr><tr><td>i161</td><td>64</td><td></td><td>MLDT frequency control</td></tr><tr><td>i162</td><td>0</td><td></td><td>MLDT frequency control</td></tr><tr><td>i162</td><td>16</td><td></td><td>MLDT frequency control</td></tr><tr><td>i162</td><td>32</td><td></td><td>MLDT frequency control</td></tr><tr><td>i162</td><td>64</td><td></td><td>MLDT frequency control</td></tr><tr><td>i163</td><td>0</td><td></td><td>MLDT frequency control</td></tr><tr><td>i163</td><td>16</td><td></td><td>MLDT frequency control</td></tr><tr><td>i163</td><td>32</td><td></td><td>MLDT frequency control</td></tr><tr><td>i163</td><td>64</td><td></td><td>MLDT frequency control</td></tr><tr><td>i164</td><td>0</td><td></td><td>MLDT frequency control</td></tr><tr><td>i164</td><td>16</td><td></td><td>MLDT frequency control</td></tr><tr><td>i164</td><td>32</td><td></td><td>MLDT frequency control</td></tr><tr><td>i164</td><td>64</td><td></td><td>MLDT frequency control</td></tr><tr><td>i165</td><td>0</td><td></td><td>MLDT frequency control</td></tr><tr><td>i165</td><td>16</td><td></td><td>MLDT frequency control</td></tr><tr><td>i165</td><td>32</td><td></td><td>MLDT frequency control</td></tr><tr><td>i165</td><td>64</td><td></td><td>MLDT frequency control</td></tr><tr><td>i166</td><td>0</td><td></td><td>MLDT frequency control</td></tr><tr><td>i166</td><td>16</td><td></td><td>MLDT frequency control</td></tr><tr><td>i166</td><td>32</td><td></td><td>MLDT frequency control</td></tr><tr><td>i166</td><td>64</td><td></td><td>MLDT frequency control</td></tr><tr><td>i167</td><td>0</td><td></td><td>MLDT frequency control</td></tr><tr><td>i167</td><td>16</td><td></td><td>MLDT frequency control</td></tr><tr><td>i167</td><td>32</td><td></td><td>MLDT frequency control</td></tr><tr><td>i167</td><td>64</td><td></td><td>MLDT frequency control</td></tr><tr><td>i168</td><td>0</td><td></td><td>MLDT frequency control</td></tr><tr><td>i168</td><td>16</td><td></td><td>MLDT frequency control</td></tr><tr><td>i168</td><td>32</td><td></td><td>MLDT frequency control</td></tr><tr><td>i168</td><td>64</td><td></td><td>MLDT frequency control</td></tr><tr><td>i169</td><td>0</td><td></td><td>I/O board 72 bit transfer control</td></tr><tr><td>i169</td><td>16</td><td></td><td>I/O board 72 bit transfer control</td></tr><tr><td>i169</td><td>32</td><td></td><td>I/O board 72 bit transfer control</td></tr><tr><td>i169</td><td>64</td><td></td><td>I/O board 72 bit transfer control</td></tr><tr><td>i170</td><td>0</td><td></td><td>I/O board 72 bit transfer control</td></tr><tr><td>i170</td><td>16</td><td></td><td>I/O board 72 bit transfer control</td></tr><tr><td>i170</td><td>32</td><td></td><td>I/O board 72 bit transfer control</td></tr><tr><td>i170</td><td>64</td><td></td><td>I/O board 72 bit transfer control</td></tr><tr><td>i171</td><td>0</td><td></td><td>I/O board 144 bit transfer control</td></tr><tr><td>i171</td><td>16</td><td></td><td>I/O board 144 bit transfer control</td></tr><tr><td>i171</td><td>32</td><td></td><td>I/O board 144 bit transfer control</td></tr><tr><td>i171</td><td>64</td><td></td><td>I/O board 144 bit transfer control</td></tr><tr><td>i172</td><td>0</td><td></td><td>I/O board 144 bit transfer control</td></tr><tr><td>i172</td><td>16</td><td></td><td>I/O board 144 bit transfer control</td></tr><tr><td>i172</td><td>32</td><td></td><td>I/O board 144 bit transfer control</td></tr><tr><td>i172</td><td>64</td><td></td><td>I/O board 144 bit transfer control</td></tr><tr><td>i173</td><td>0</td><td></td><td>I/O board 144 bit transfer control</td></tr><tr><td>i173</td><td>16</td><td></td><td>I/O board 144 bit transfer control</td></tr><tr><td>i173</td><td>32</td><td></td><td>I/O board 144 bit transfer control</td></tr><tr><td>i173</td><td>64</td><td></td><td>I/O board 144 bit transfer control</td></tr><tr><td>i174</td><td>0</td><td></td><td>12 bit A/D transfer</td></tr><tr><td>i174</td><td>16</td><td></td><td>12 bit A/D transfer</td></tr><tr><td>i174</td><td>32</td><td></td><td>12 bit A/D transfer</td></tr><tr><td>i174</td><td>64</td><td></td><td>12 bit A/D transfer</td></tr><tr><td>i175</td><td>0</td><td></td><td>12 bit A/D transfer</td></tr><tr><td>i175</td><td>16</td><td></td><td>12 bit A/D transfer</td></tr><tr><td>i175</td><td>32</td><td></td><td>12 bit A/D transfer</td></tr><tr><td>i175</td><td>64</td><td></td><td>12 bit A/D transfer</td></tr><tr><td>i176</td><td>0</td><td></td><td>Macro IC base address</td></tr><tr><td>i176</td><td>16</td><td></td><td>Macro IC base address</td></tr><tr><td>i176</td><td>32</td><td></td><td>Macro IC base address</td></tr><tr><td>i176</td><td>64</td><td></td><td>Macro IC base address</td></tr><tr><td>i177</td><td>0</td><td></td><td>Macro IC address for node 14</td></tr><tr><td>i177</td><td>16</td><td></td><td>Macro IC address for node 14</td></tr><tr><td>i177</td><td>32</td><td></td><td>Macro IC address for node 14</td></tr><tr><td>i177</td><td>64</td><td></td><td>Macro IC address for node 14</td></tr><tr><td>i178</td><td>0</td><td></td><td>Macro IC address for node 15</td></tr><tr><td>i178</td><td>16</td><td></td><td>Macro IC address for node 15</td></tr><tr><td>i178</td><td>32</td><td></td><td>Macro IC address for node 15</td></tr><tr><td>i178</td><td>64</td><td></td><td>Macro IC address for node 15</td></tr><tr><td>i179</td><td>0</td><td></td><td>Macro/servo IC #1 base address</td></tr><tr><td>i179</td><td>16</td><td></td><td>Macro/servo IC #1 base address</td></tr><tr><td>i179</td><td>32</td><td></td><td>Macro/servo IC #1 base address</td></tr><tr><td>i179</td><td>64</td><td></td><td>Macro/servo IC #1 base address</td></tr><tr><td>i180</td><td>0</td><td></td><td>Macro/servo IC #2 base address</td></tr><tr><td>i180</td><td>16</td><td></td><td>Macro/servo IC #2 base address</td></tr><tr><td>i180</td><td>32</td><td></td><td>Macro/servo IC #2 base address</td></tr><tr><td>i180</td><td>64</td><td></td><td>Macro/servo IC #2 base address</td></tr><tr><td>i181</td><td>0</td><td></td><td>Macro/servo channels 1-8 address</td></tr><tr><td>i181</td><td>16</td><td></td><td>Macro/servo channels 1-8 address</td></tr><tr><td>i181</td><td>32</td><td></td><td>Macro/servo channels 1-8 address</td></tr><tr><td>i181</td><td>64</td><td></td><td>Macro/servo channels 1-8 address</td></tr><tr><td>i182</td><td>0</td><td></td><td>Macro/servo channels 1-8 address</td></tr><tr><td>i182</td><td>16</td><td></td><td>Macro/servo channels 1-8 address</td></tr><tr><td>i182</td><td>32</td><td></td><td>Macro/servo channels 1-8 address</td></tr><tr><td>i182</td><td>64</td><td></td><td>Macro/servo channels 1-8 address</td></tr><tr><td>i183</td><td>0</td><td></td><td>Macro/servo channels 1-8 address</td></tr><tr><td>i183</td><td>16</td><td></td><td>Macro/servo channels 1-8 address</td></tr><tr><td>i183</td><td>32</td><td></td><td>Macro/servo channels 1-8 address</td></tr><tr><td>i183</td><td>64</td><td></td><td>Macro/servo channels 1-8 address</td></tr><tr><td>i184</td><td>0</td><td></td><td>Macro/servo channels 1-8 address</td></tr><tr><td>i184</td><td>16</td><td></td><td>Macro/servo channels 1-8 address</td></tr><tr><td>i184</td><td>32</td><td></td><td>Macro/servo channels 1-8 address</td></tr><tr><td>i184</td><td>64</td><td></td><td>Macro/servo channels 1-8 address</td></tr><tr><td>i185</td><td>0</td><td></td><td>Macro/servo channels 1-8 address</td></tr><tr><td>i185</td><td>16</td><td></td><td>Macro/servo channels 1-8 address</td></tr><tr><td>i185</td><td>32</td><td></td><td>Macro/servo channels 1-8 address</td></tr><tr><td>i185</td><td>64</td><td></td><td>Macro/servo channels 1-8 address</td></tr><tr><td>i186</td><td>0</td><td></td><td>Macro/servo channels 1-8 address</td></tr><tr><td>i186</td><td>16</td><td></td><td>Macro/servo channels 1-8 address</td></tr><tr><td>i186</td><td>32</td><td></td><td>Macro/servo channels 1-8 address</td></tr><tr><td>i186</td><td>64</td><td></td><td>Macro/servo channels 1-8 address</td></tr><tr><td>i187</td><td>0</td><td></td><td>Macro/servo channels 1-8 address</td></tr><tr><td>i187</td><td>16</td><td></td><td>Macro/servo channels 1-8 address</td></tr><tr><td>i187</td><td>32</td><td></td><td>Macro/servo channels 1-8 address</td></tr><tr><td>i187</td><td>64</td><td></td><td>Macro/servo channels 1-8 address</td></tr><tr><td>i188</td><td>0</td><td></td><td>Macro/servo channels 1-8 address</td></tr><tr><td>i188</td><td>16</td><td></td><td>Macro/servo channels 1-8 address</td></tr><tr><td>i188</td><td>32</td><td></td><td>Macro/servo channels 1-8 address</td></tr><tr><td>i188</td><td>64</td><td></td><td>Macro/servo channels 1-8 address</td></tr><tr><td>i189</td><td>0</td><td></td><td>Macro/encoder IC #3 base address</td></tr><tr><td>i189</td><td>16</td><td></td><td>Macro/encoder IC #3 base address</td></tr><tr><td>i189</td><td>32</td><td></td><td>Macro/encoder IC #3 base address</td></tr><tr><td>i189</td><td>64</td><td></td><td>Macro/encoder IC #3 base address</td></tr><tr><td>i190</td><td>0</td><td></td><td>Macro/encoder IC #4 base address</td></tr><tr><td>i190</td><td>16</td><td></td><td>Macro/encoder IC #4 base address</td></tr><tr><td>i190</td><td>32</td><td></td><td>Macro/encoder IC #4 base address</td></tr><tr><td>i190</td><td>64</td><td></td><td>Macro/encoder IC #4 base address</td></tr><tr><td>i191</td><td>0</td><td></td><td>Encoder channels 9-14 base address</td></tr><tr><td>i191</td><td>16</td><td></td><td>Encoder channels 9-14 base address</td></tr><tr><td>i191</td><td>32</td><td></td><td>Encoder channels 9-14 base address</td></tr><tr><td>i191</td><td>64</td><td></td><td>Encoder channels 9-14 base address</td></tr><tr><td>i192</td><td>0</td><td></td><td>Encoder channels 9-14 base address</td></tr><tr><td>i192</td><td>16</td><td></td><td>Encoder channels 9-14 base address</td></tr><tr><td>i192</td><td>32</td><td></td><td>Encoder channels 9-14 base address</td></tr><tr><td>i192</td><td>64</td><td></td><td>Encoder channels 9-14 base address</td></tr><tr><td>i193</td><td>0</td><td></td><td>Encoder channels 9-14 base address</td></tr><tr><td>i193</td><td>16</td><td></td><td>Encoder channels 9-14 base address</td></tr><tr><td>i193</td><td>32</td><td></td><td>Encoder channels 9-14 base address</td></tr><tr><td>i193</td><td>64</td><td></td><td>Encoder channels 9-14 base address</td></tr><tr><td>i194</td><td>0</td><td></td><td>Encoder channels 9-14 base address</td></tr><tr><td>i194</td><td>16</td><td></td><td>Encoder channels 9-14 base address</td></tr><tr><td>i194</td><td>32</td><td></td><td>Encoder channels 9-14 base address</td></tr><tr><td>i194</td><td>64</td><td></td><td>Encoder channels 9-14 base address</td></tr><tr><td>i195</td><td>0</td><td></td><td>Encoder channels 9-14 base address</td></tr><tr><td>i195</td><td>16</td><td></td><td>Encoder channels 9-14 base address</td></tr><tr><td>i195</td><td>32</td><td></td><td>Encoder channels 9-14 base address</td></tr><tr><td>i195</td><td>64</td><td></td><td>Encoder channels 9-14 base address</td></tr><tr><td>i196</td><td>0</td><td></td><td>Encoder channels 9-14 base address</td></tr><tr><td>i196</td><td>16</td><td></td><td>Encoder channels 9-14 base address</td></tr><tr><td>i196</td><td>32</td><td></td><td>Encoder channels 9-14 base address</td></tr><tr><td>i196</td><td>64</td><td></td><td>Encoder channels 9-14 base address</td></tr><tr><td>i198</td><td>0</td><td></td><td>Direct read/write format and address</td></tr><tr><td>i198</td><td>16</td><td></td><td>Direct read/write format and address</td></tr><tr><td>i198</td><td>32</td><td></td><td>Direct read/write format and address</td></tr><tr><td>i198</td><td>64</td><td></td><td>Direct read/write format and address</td></tr><tr><td>i199</td><td>0</td><td></td><td>Direct read/write variable</td></tr><tr><td>i199</td><td>16</td><td></td><td>Direct read/write variable</td></tr><tr><td>i199</td><td>32</td><td></td><td>Direct read/write variable</td></tr><tr><td>i199</td><td>64</td><td></td><td>Direct read/write variable</td></tr><tr><td>i200</td><td>0</td><td></td><td>Macro/servo ICs detected and saved</td></tr><tr><td>i200</td><td>16</td><td></td><td>Macro/servo ICs detected and saved</td></tr><tr><td>i200</td><td>32</td><td></td><td>Macro/servo ICs detected and saved</td></tr><tr><td>i200</td><td>64</td><td></td><td>Macro/servo ICs detected and saved</td></tr><tr><td>i203</td><td>0</td><td></td><td>Phase period</td></tr><tr><td>i203</td><td>16</td><td></td><td>Phase period</td></tr><tr><td>i203</td><td>32</td><td></td><td>Phase period</td></tr><tr><td>i203</td><td>64</td><td></td><td>Phase period</td></tr><tr><td>i204</td><td>0</td><td></td><td>Phase execution time</td></tr><tr><td>i204</td><td>16</td><td></td><td>Phase execution time</td></tr><tr><td>i204</td><td>32</td><td></td><td>Phase execution time</td></tr><tr><td>i204</td><td>64</td><td></td><td>Phase execution time</td></tr><tr><td>i205</td><td>0</td><td></td><td>Background cycle time</td></tr><tr><td>i205</td><td>16</td><td></td><td>Background cycle time</td></tr><tr><td>i205</td><td>32</td><td></td><td>Background cycle time</td></tr><tr><td>i205</td><td>64</td><td></td><td>Background cycle time</td></tr><tr><td>i206</td><td>0</td><td></td><td>Maximum background cycle time</td></tr><tr><td>i206</td><td>16</td><td></td><td>Maximum background cycle time</td></tr><tr><td>i206</td><td>32</td><td></td><td>Maximum background cycle time</td></tr><tr><td>i206</td><td>64</td><td></td><td>Maximum background cycle time</td></tr><tr><td>i207</td><td>0</td><td></td><td>Identification break down</td></tr><tr><td>i207</td><td>16</td><td></td><td>Identification break down</td></tr><tr><td>i207</td><td>32</td><td></td><td>Identification break down</td></tr><tr><td>i207</td><td>64</td><td></td><td>Identification break down</td></tr><tr><td>i208</td><td>0</td><td></td><td>User RAM start</td></tr><tr><td>i208</td><td>16</td><td></td><td>User RAM start</td></tr><tr><td>i208</td><td>32</td><td></td><td>User RAM start</td></tr><tr><td>i208</td><td>64</td><td></td><td>User RAM start</td></tr><tr><td>i210</td><td>0</td><td></td><td>Servo IC identification variables</td></tr><tr><td>i210</td><td>16</td><td></td><td>Servo IC identification variables</td></tr><tr><td>i210</td><td>32</td><td></td><td>Servo IC identification variables</td></tr><tr><td>i210</td><td>64</td><td></td><td>Servo IC identification variables</td></tr><tr><td>i211</td><td>0</td><td></td><td>Servo IC identification variables</td></tr><tr><td>i211</td><td>16</td><td></td><td>Servo IC identification variables</td></tr><tr><td>i211</td><td>32</td><td></td><td>Servo IC identification variables</td></tr><tr><td>i211</td><td>64</td><td></td><td>Servo IC identification variables</td></tr><tr><td>i212</td><td>0</td><td></td><td>Servo IC identification variables</td></tr><tr><td>i212</td><td>16</td><td></td><td>Servo IC identification variables</td></tr><tr><td>i212</td><td>32</td><td></td><td>Servo IC identification variables</td></tr><tr><td>i212</td><td>64</td><td></td><td>Servo IC identification variables</td></tr><tr><td>i213</td><td>0</td><td></td><td>Servo IC identification variables</td></tr><tr><td>i213</td><td>16</td><td></td><td>Servo IC identification variables</td></tr><tr><td>i213</td><td>32</td><td></td><td>Servo IC identification variables</td></tr><tr><td>i213</td><td>64</td><td></td><td>Servo IC identification variables</td></tr><tr><td>i214</td><td>0</td><td></td><td>Servo IC identification variables</td></tr><tr><td>i214</td><td>16</td><td></td><td>Servo IC identification variables</td></tr><tr><td>i214</td><td>32</td><td></td><td>Servo IC identification variables</td></tr><tr><td>i214</td><td>64</td><td></td><td>Servo IC identification variables</td></tr><tr><td>i215</td><td>0</td><td></td><td>Servo IC identification variables</td></tr><tr><td>i215</td><td>16</td><td></td><td>Servo IC identification variables</td></tr><tr><td>i215</td><td>32</td><td></td><td>Servo IC identification variables</td></tr><tr><td>i215</td><td>64</td><td></td><td>Servo IC identification variables</td></tr><tr><td>i216</td><td>0</td><td></td><td>Servo IC identification variables</td></tr><tr><td>i216</td><td>16</td><td></td><td>Servo IC identification variables</td></tr><tr><td>i216</td><td>32</td><td></td><td>Servo IC identification variables</td></tr><tr><td>i216</td><td>64</td><td></td><td>Servo IC identification variables</td></tr><tr><td>i217</td><td>0</td><td></td><td>Servo IC identification variables</td></tr><tr><td>i217</td><td>16</td><td></td><td>Servo IC identification variables</td></tr><tr><td>i217</td><td>32</td><td></td><td>Servo IC identification variables</td></tr><tr><td>i217</td><td>64</td><td></td><td>Servo IC identification variables</td></tr><tr><td>i218</td><td>0</td><td></td><td>Servo IC identification variables</td></tr><tr><td>i218</td><td>16</td><td></td><td>Servo IC identification variables</td></tr><tr><td>i218</td><td>32</td><td></td><td>Servo IC identification variables</td></tr><tr><td>i218</td><td>64</td><td></td><td>Servo IC identification variables</td></tr><tr><td>i219</td><td>0</td><td></td><td>Servo IC identification variables</td></tr><tr><td>i219</td><td>16</td><td></td><td>Servo IC identification variables</td></tr><tr><td>i219</td><td>32</td><td></td><td>Servo IC identification variables</td></tr><tr><td>i219</td><td>64</td><td></td><td>Servo IC identification variables</td></tr><tr><td>i220</td><td>0</td><td></td><td>Servo IC identification variables</td></tr><tr><td>i220</td><td>16</td><td></td><td>Servo IC identification variables</td></tr><tr><td>i220</td><td>32</td><td></td><td>Servo IC identification variables</td></tr><tr><td>i220</td><td>64</td><td></td><td>Servo IC identification variables</td></tr><tr><td>i221</td><td>0</td><td></td><td>Servo IC identification variables</td></tr><tr><td>i221</td><td>16</td><td></td><td>Servo IC identification variables</td></tr><tr><td>i221</td><td>32</td><td></td><td>Servo IC identification variables</td></tr><tr><td>i221</td><td>64</td><td></td><td>Servo IC identification variables</td></tr><tr><td>i222</td><td>0</td><td></td><td>Servo IC identification variables</td></tr><tr><td>i222</td><td>16</td><td></td><td>Servo IC identification variables</td></tr><tr><td>i222</td><td>32</td><td></td><td>Servo IC identification variables</td></tr><tr><td>i222</td><td>64</td><td></td><td>Servo IC identification variables</td></tr><tr><td>i223</td><td>0</td><td></td><td>Servo IC identification variables</td></tr><tr><td>i223</td><td>16</td><td></td><td>Servo IC identification variables</td></tr><tr><td>i223</td><td>32</td><td></td><td>Servo IC identification variables</td></tr><tr><td>i223</td><td>64</td><td></td><td>Servo IC identification variables</td></tr><tr><td>i224</td><td>0</td><td></td><td>Servo IC identification variables</td></tr><tr><td>i224</td><td>16</td><td></td><td>Servo IC identification variables</td></tr><tr><td>i224</td><td>32</td><td></td><td>Servo IC identification variables</td></tr><tr><td>i224</td><td>64</td><td></td><td>Servo IC identification variables</td></tr><tr><td>i225</td><td>0</td><td></td><td>Servo IC identification variables</td></tr><tr><td>i225</td><td>16</td><td></td><td>Servo IC identification variables</td></tr><tr><td>i225</td><td>32</td><td></td><td>Servo IC identification variables</td></tr><tr><td>i225</td><td>64</td><td></td><td>Servo IC identification variables</td></tr><tr><td>i250</td><td>0</td><td></td><td>I/O card identification variables</td></tr><tr><td>i250</td><td>16</td><td></td><td>I/O card identification variables</td></tr><tr><td>i250</td><td>32</td><td></td><td>I/O card identification variables</td></tr><tr><td>i250</td><td>64</td><td></td><td>I/O card identification variables</td></tr><tr><td>i251</td><td>0</td><td></td><td>I/O card identification variables</td></tr><tr><td>i251</td><td>16</td><td></td><td>I/O card identification variables</td></tr><tr><td>i251</td><td>32</td><td></td><td>I/O card identification variables</td></tr><tr><td>i251</td><td>64</td><td></td><td>I/O card identification variables</td></tr><tr><td>i252</td><td>0</td><td></td><td>I/O card identification variables</td></tr><tr><td>i252</td><td>16</td><td></td><td>I/O card identification variables</td></tr><tr><td>i252</td><td>32</td><td></td><td>I/O card identification variables</td></tr><tr><td>i252</td><td>64</td><td></td><td>I/O card identification variables</td></tr><tr><td>i253</td><td>0</td><td></td><td>I/O card identification variables</td></tr><tr><td>i253</td><td>16</td><td></td><td>I/O card identification variables</td></tr><tr><td>i253</td><td>32</td><td></td><td>I/O card identification variables</td></tr><tr><td>i253</td><td>64</td><td></td><td>I/O card identification variables</td></tr><tr><td>i254</td><td>0</td><td></td><td>I/O card identification variables</td></tr><tr><td>i254</td><td>16</td><td></td><td>I/O card identification variables</td></tr><tr><td>i254</td><td>32</td><td></td><td>I/O card identification variables</td></tr><tr><td>i254</td><td>64</td><td></td><td>I/O card identification variables</td></tr><tr><td>i255</td><td>0</td><td></td><td>I/O card identification variables</td></tr><tr><td>i255</td><td>16</td><td></td><td>I/O card identification variables</td></tr><tr><td>i255</td><td>32</td><td></td><td>I/O card identification variables</td></tr><tr><td>i255</td><td>64</td><td></td><td>I/O card identification variables</td></tr><tr><td>i256</td><td>0</td><td></td><td>I/O card identification variables</td></tr><tr><td>i256</td><td>16</td><td></td><td>I/O card identification variables</td></tr><tr><td>i256</td><td>32</td><td></td><td>I/O card identification variables</td></tr><tr><td>i256</td><td>64</td><td></td><td>I/O card identification variables</td></tr><tr><td>i257</td><td>0</td><td></td><td>I/O card identification variables</td></tr><tr><td>i257</td><td>16</td><td></td><td>I/O card identification variables</td></tr><tr><td>i257</td><td>32</td><td></td><td>I/O card identification variables</td></tr><tr><td>i257</td><td>64</td><td></td><td>I/O card identification variables</td></tr><tr><td>i258</td><td>0</td><td></td><td>I/O card identification variables</td></tr><tr><td>i258</td><td>16</td><td></td><td>I/O card identification variables</td></tr><tr><td>i258</td><td>32</td><td></td><td>I/O card identification variables</td></tr><tr><td>i258</td><td>64</td><td></td><td>I/O card identification variables</td></tr><tr><td>i259</td><td>0</td><td></td><td>I/O card identification variables</td></tr><tr><td>i259</td><td>16</td><td></td><td>I/O card identification variables</td></tr><tr><td>i259</td><td>32</td><td></td><td>I/O card identification variables</td></tr><tr><td>i259</td><td>64</td><td></td><td>I/O card identification variables</td></tr><tr><td>i260</td><td>0</td><td></td><td>I/O card identification variables</td></tr><tr><td>i260</td><td>16</td><td></td><td>I/O card identification variables</td></tr><tr><td>i260</td><td>32</td><td></td><td>I/O card identification variables</td></tr><tr><td>i260</td><td>64</td><td></td><td>I/O card identification variables</td></tr><tr><td>i261</td><td>0</td><td></td><td>I/O card identification variables</td></tr><tr><td>i261</td><td>16</td><td></td><td>I/O card identification variables</td></tr><tr><td>i261</td><td>32</td><td></td><td>I/O card identification variables</td></tr><tr><td>i261</td><td>64</td><td></td><td>I/O card identification variables</td></tr><tr><td>i262</td><td>0</td><td></td><td>I/O card identification variables</td></tr><tr><td>i262</td><td>16</td><td></td><td>I/O card identification variables</td></tr><tr><td>i262</td><td>32</td><td></td><td>I/O card identification variables</td></tr><tr><td>i262</td><td>64</td><td></td><td>I/O card identification variables</td></tr><tr><td>i263</td><td>0</td><td></td><td>I/O card identification variables</td></tr><tr><td>i263</td><td>16</td><td></td><td>I/O card identification variables</td></tr><tr><td>i263</td><td>32</td><td></td><td>I/O card identification variables</td></tr><tr><td>i263</td><td>64</td><td></td><td>I/O card identification variables</td></tr><tr><td>i264</td><td>0</td><td></td><td>I/O card identification variables</td></tr><tr><td>i264</td><td>16</td><td></td><td>I/O card identification variables</td></tr><tr><td>i264</td><td>32</td><td></td><td>I/O card identification variables</td></tr><tr><td>i264</td><td>64</td><td></td><td>I/O card identification variables</td></tr><tr><td>i265</td><td>0</td><td></td><td>I/O card identification variables</td></tr><tr><td>i265</td><td>16</td><td></td><td>I/O card identification variables</td></tr><tr><td>i265</td><td>32</td><td></td><td>I/O card identification variables</td></tr><tr><td>i265</td><td>64</td><td></td><td>I/O card identification variables</td></tr><tr><td>i900</td><td>0</td><td></td><td>PWM 1-4 frequency control</td></tr><tr><td>i900</td><td>16</td><td></td><td>PWM 1-4 frequency control</td></tr><tr><td>i900</td><td>32</td><td></td><td>PWM 1-4 frequency control</td></tr><tr><td>i900</td><td>64</td><td></td><td>PWM 1-4 frequency control</td></tr><tr><td>i903</td><td>0</td><td></td><td>Hardware clock control channels 1-4</td></tr><tr><td>i903</td><td>16</td><td></td><td>Hardware clock control channels 1-4</td></tr><tr><td>i903</td><td>32</td><td></td><td>Hardware clock control channels 1-4</td></tr><tr><td>i903</td><td>64</td><td></td><td>Hardware clock control channels 1-4</td></tr><tr><td>i904</td><td>0</td><td></td><td>PWM 1-4 deadtime / PFM 1-4 pluse width control</td></tr><tr><td>i904</td><td>16</td><td></td><td>PWM 1-4 deadtime / PFM 1-4 pluse width control</td></tr><tr><td>i904</td><td>32</td><td></td><td>PWM 1-4 deadtime / PFM 1-4 pluse width control</td></tr><tr><td>i904</td><td>64</td><td></td><td>PWM 1-4 deadtime / PFM 1-4 pluse width control</td></tr><tr><td>i905</td><td>0</td><td></td><td>DAC 1-4 strobe word</td></tr><tr><td>i905</td><td>16</td><td></td><td>DAC 1-4 strobe word</td></tr><tr><td>i905</td><td>32</td><td></td><td>DAC 1-4 strobe word</td></tr><tr><td>i905</td><td>64</td><td></td><td>DAC 1-4 strobe word</td></tr><tr><td>i906</td><td>0</td><td></td><td>PWM 5-8 frequency control</td></tr><tr><td>i906</td><td>16</td><td></td><td>PWM 5-8 frequency control</td></tr><tr><td>i906</td><td>32</td><td></td><td>PWM 5-8 frequency control</td></tr><tr><td>i906</td><td>64</td><td></td><td>PWM 5-8 frequency control</td></tr><tr><td>i907</td><td>0</td><td></td><td>Hardware clock control channels 5-8</td></tr><tr><td>i907</td><td>16</td><td></td><td>Hardware clock control channels 5-8</td></tr><tr><td>i907</td><td>32</td><td></td><td>Hardware clock control channels 5-8</td></tr><tr><td>i907</td><td>64</td><td></td><td>Hardware clock control channels 5-8</td></tr><tr><td>i908</td><td>0</td><td></td><td>PWM 5-8 deadtime / PFM 5-8 pulse width control</td></tr><tr><td>i908</td><td>16</td><td></td><td>PWM 5-8 deadtime / PFM 5-8 pulse width control</td></tr><tr><td>i908</td><td>32</td><td></td><td>PWM 5-8 deadtime / PFM 5-8 pulse width control</td></tr><tr><td>i908</td><td>64</td><td></td><td>PWM 5-8 deadtime / PFM 5-8 pulse width control</td></tr><tr><td>i909</td><td>0</td><td></td><td>DAC 5-8 strobe word</td></tr><tr><td>i909</td><td>16</td><td></td><td>DAC 5-8 strobe word</td></tr><tr><td>i909</td><td>32</td><td></td><td>DAC 5-8 strobe word</td></tr><tr><td>i909</td><td>64</td><td></td><td>DAC 5-8 strobe word</td></tr><tr><td>i940</td><td>0</td><td></td><td>ADC 1-4 strobe word</td></tr><tr><td>i940</td><td>16</td><td></td><td>ADC 1-4 strobe word</td></tr><tr><td>i940</td><td>32</td><td></td><td>ADC 1-4 strobe word</td></tr><tr><td>i940</td><td>64</td><td></td><td>ADC 1-4 strobe word</td></tr><tr><td>i941</td><td>0</td><td></td><td>ADC 5-8 strobe word</td></tr><tr><td>i941</td><td>16</td><td></td><td>ADC 5-8 strobe word</td></tr><tr><td>i941</td><td>32</td><td></td><td>ADC 5-8 strobe word</td></tr><tr><td>i941</td><td>64</td><td></td><td>ADC 5-8 strobe word</td></tr><tr><td>i942</td><td>0</td><td></td><td>ADC strobe word channel 1* &amp; 2*</td></tr><tr><td>i942</td><td>16</td><td></td><td>ADC strobe word channel 1* &amp; 2*</td></tr><tr><td>i942</td><td>32</td><td></td><td>ADC strobe word channel 1* &amp; 2*</td></tr><tr><td>i942</td><td>64</td><td></td><td>ADC strobe word channel 1* &amp; 2*</td></tr><tr><td>i943</td><td>0</td><td></td><td>Phase and servo direction</td></tr><tr><td>i943</td><td>16</td><td></td><td>Phase and servo direction</td></tr><tr><td>i943</td><td>32</td><td></td><td>Phase and servo direction</td></tr><tr><td>i943</td><td>64</td><td></td><td>Phase and servo direction</td></tr><tr><td>i975</td><td>0</td><td></td><td>Macro IC 0 I/O node enable</td></tr><tr><td>i975</td><td>16</td><td></td><td>Macro IC 0 I/O node enable</td></tr><tr><td>i975</td><td>32</td><td></td><td>Macro IC 0 I/O node enable</td></tr><tr><td>i975</td><td>64</td><td></td><td>Macro IC 0 I/O node enable</td></tr><tr><td>i976</td><td>0</td><td></td><td>Macro IC 0 motor node disable</td></tr><tr><td>i976</td><td>16</td><td></td><td>Macro IC 0 motor node disable</td></tr><tr><td>i976</td><td>32</td><td></td><td>Macro IC 0 motor node disable</td></tr><tr><td>i976</td><td>64</td><td></td><td>Macro IC 0 motor node disable</td></tr><tr><td>i977</td><td>0</td><td></td><td>Motor nodes reporting ring break</td></tr><tr><td>i977</td><td>16</td><td></td><td>Motor nodes reporting ring break</td></tr><tr><td>i977</td><td>32</td><td></td><td>Motor nodes reporting ring break</td></tr><tr><td>i977</td><td>64</td><td></td><td>Motor nodes reporting ring break</td></tr><tr><td>i987</td><td>0</td><td></td><td>A/D input enable</td></tr><tr><td>i987</td><td>16</td><td></td><td>A/D input enable</td></tr><tr><td>i987</td><td>32</td><td></td><td>A/D input enable</td></tr><tr><td>i987</td><td>64</td><td></td><td>A/D input enable</td></tr><tr><td>i988</td><td>0</td><td></td><td>A/D unipolar/bipolar control</td></tr><tr><td>i988</td><td>16</td><td></td><td>A/D unipolar/bipolar control</td></tr><tr><td>i988</td><td>32</td><td></td><td>A/D unipolar/bipolar control</td></tr><tr><td>i988</td><td>64</td><td></td><td>A/D unipolar/bipolar control</td></tr><tr><td>i989</td><td>0</td><td></td><td>A/D source address</td></tr><tr><td>i989</td><td>16</td><td></td><td>A/D source address</td></tr><tr><td>i989</td><td>32</td><td></td><td>A/D source address</td></tr><tr><td>i989</td><td>64</td><td></td><td>A/D source address</td></tr><tr><td>i992</td><td>0</td><td></td><td>Max phase frequence control</td></tr><tr><td>i992</td><td>16</td><td></td><td>Max phase frequence control</td></tr><tr><td>i992</td><td>32</td><td></td><td>Max phase frequence control</td></tr><tr><td>i992</td><td>64</td><td></td><td>Max phase frequence control</td></tr><tr><td>i993</td><td>0</td><td></td><td>Hardware clock control handwheel channels</td></tr><tr><td>i993</td><td>16</td><td></td><td>Hardware clock control handwheel channels</td></tr><tr><td>i993</td><td>32</td><td></td><td>Hardware clock control handwheel channels</td></tr><tr><td>i993</td><td>64</td><td></td><td>Hardware clock control handwheel channels</td></tr><tr><td>i994</td><td>0</td><td></td><td>PWM deadtime / PFM pulse width control for handwheel</td></tr><tr><td>i994</td><td>16</td><td></td><td>PWM deadtime / PFM pulse width control for handwheel</td></tr><tr><td>i994</td><td>32</td><td></td><td>PWM deadtime / PFM pulse width control for handwheel</td></tr><tr><td>i994</td><td>64</td><td></td><td>PWM deadtime / PFM pulse width control for handwheel</td></tr><tr><td>i995</td><td>0</td><td></td><td>Macro ring configuration/status</td></tr><tr><td>i995</td><td>16</td><td></td><td>Macro ring configuration/status</td></tr><tr><td>i995</td><td>32</td><td></td><td>Macro ring configuration/status</td></tr><tr><td>i995</td><td>64</td><td></td><td>Macro ring configuration/status</td></tr><tr><td>i996</td><td>0</td><td></td><td>Macro node activate control</td></tr><tr><td>i996</td><td>16</td><td></td><td>Macro node activate control</td></tr><tr><td>i996</td><td>32</td><td></td><td>Macro node activate control</td></tr><tr><td>i996</td><td>64</td><td></td><td>Macro node activate control</td></tr><tr><td>i997</td><td>0</td><td></td><td>Phase clock frequency control</td></tr><tr><td>i997</td><td>16</td><td></td><td>Phase clock frequency control</td></tr><tr><td>i997</td><td>32</td><td></td><td>Phase clock frequency control</td></tr><tr><td>i997</td><td>64</td><td></td><td>Phase clock frequency control</td></tr><tr><td>i998</td><td>0</td><td></td><td>Servo clock frequency control</td></tr><tr><td>i998</td><td>16</td><td></td><td>Servo clock frequency control</td></tr><tr><td>i998</td><td>32</td><td></td><td>Servo clock frequency control</td></tr><tr><td>i998</td><td>64</td><td></td><td>Servo clock frequency control</td></tr><tr><td>i999</td><td>0</td><td></td><td>Handwheel DAC strobe word</td></tr><tr><td>i999</td><td>16</td><td></td><td>Handwheel DAC strobe word</td></tr><tr><td>i999</td><td>32</td><td></td><td>Handwheel DAC strobe word</td></tr><tr><td>i999</td><td>64</td><td></td><td>Handwheel DAC strobe word</td></tr></table></body></html>