

================================================================
== Vitis HLS Report for 'conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29'
================================================================
* Date:           Thu Mar 13 13:04:00 2025

* Version:        2024.1.2 (Build 5096458 on Sep  5 2024)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                        Loop Name                        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29  |        ?|        ?|         9|          1|          1|     ?|       yes|
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%c = alloca i32 1" [merged_conv_top.cpp:194]   --->   Operation 12 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%r = alloca i32 1" [merged_conv_top.cpp:193]   --->   Operation 13 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten231 = alloca i32 1"   --->   Operation 14 'alloca' 'indvar_flatten231' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%oc2 = alloca i32 1" [merged_conv_top.cpp:192]   --->   Operation 15 'alloca' 'oc2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten282 = alloca i32 1"   --->   Operation 16 'alloca' 'indvar_flatten282' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%select_ln91_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %select_ln91"   --->   Operation 17 'read' 'select_ln91_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_cast_mid1257_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %tmp_cast_mid1257"   --->   Operation 18 'read' 'tmp_cast_mid1257_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%mul_ln91_3_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %mul_ln91_3"   --->   Operation 19 'read' 'mul_ln91_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln102_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %zext_ln102"   --->   Operation 20 'read' 'zext_ln102_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%mul_ln192_read = read i96 @_ssdm_op_Read.ap_auto.i96, i96 %mul_ln192"   --->   Operation 21 'read' 'mul_ln192_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%xor_ln91_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %xor_ln91"   --->   Operation 22 'read' 'xor_ln91_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%output_r_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_r"   --->   Operation 23 'read' 'output_r_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln91_2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %zext_ln91_2"   --->   Operation 24 'read' 'zext_ln91_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln75_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln75"   --->   Operation 25 'read' 'sext_ln75_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%mul_ln90_2_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %mul_ln90_2"   --->   Operation 26 'read' 'mul_ln90_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln104_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %zext_ln104"   --->   Operation 27 'read' 'zext_ln104_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_cast_mid1257_cast = zext i31 %tmp_cast_mid1257_read"   --->   Operation 28 'zext' 'tmp_cast_mid1257_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln102_cast = zext i32 %zext_ln102_read"   --->   Operation 29 'zext' 'zext_ln102_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln91_2_cast = zext i32 %zext_ln91_2_read"   --->   Operation 30 'zext' 'zext_ln91_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln75_cast = sext i32 %sext_ln75_read"   --->   Operation 31 'sext' 'sext_ln75_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln104_cast = zext i32 %zext_ln104_read"   --->   Operation 32 'zext' 'zext_ln104_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mem2, void @empty_15, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_22, void @empty_16, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.42ns)   --->   "%store_ln0 = store i96 0, i96 %indvar_flatten282"   --->   Operation 34 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 35 [1/1] (0.42ns)   --->   "%store_ln192 = store i31 0, i31 %oc2" [merged_conv_top.cpp:192]   --->   Operation 35 'store' 'store_ln192' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 36 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 0, i64 %indvar_flatten231"   --->   Operation 36 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 37 [1/1] (0.42ns)   --->   "%store_ln193 = store i3 0, i3 %r" [merged_conv_top.cpp:193]   --->   Operation 37 'store' 'store_ln193' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 38 [1/1] (0.42ns)   --->   "%store_ln194 = store i3 0, i3 %c" [merged_conv_top.cpp:194]   --->   Operation 38 'store' 'store_ln194' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc310"   --->   Operation 39 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.16>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%c_1 = load i3 %c" [merged_conv_top.cpp:194]   --->   Operation 40 'load' 'c_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%r_1 = load i3 %r" [merged_conv_top.cpp:193]   --->   Operation 41 'load' 'r_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%indvar_flatten231_load = load i64 %indvar_flatten231" [merged_conv_top.cpp:193]   --->   Operation 42 'load' 'indvar_flatten231_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%indvar_flatten282_load = load i96 %indvar_flatten282" [merged_conv_top.cpp:192]   --->   Operation 43 'load' 'indvar_flatten282_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln194 = zext i3 %c_1" [merged_conv_top.cpp:194]   --->   Operation 44 'zext' 'zext_ln194' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.01ns)   --->   "%icmp_ln194 = icmp_slt  i32 %zext_ln194, i32 %xor_ln91_read" [merged_conv_top.cpp:194]   --->   Operation 45 'icmp' 'icmp_ln194' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (1.33ns)   --->   "%icmp_ln192 = icmp_eq  i96 %indvar_flatten282_load, i96 %mul_ln192_read" [merged_conv_top.cpp:192]   --->   Operation 46 'icmp' 'icmp_ln192' <Predicate = true> <Delay = 1.33> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (1.33ns)   --->   "%add_ln192_1 = add i96 %indvar_flatten282_load, i96 1" [merged_conv_top.cpp:192]   --->   Operation 47 'add' 'add_ln192_1' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln192 = br i1 %icmp_ln192, void %for.inc316.loopexit, void %for.inc319.loopexit.exitStub" [merged_conv_top.cpp:192]   --->   Operation 48 'br' 'br_ln192' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.08ns)   --->   "%icmp_ln193 = icmp_eq  i64 %indvar_flatten231_load, i64 %mul_ln91_3_read" [merged_conv_top.cpp:193]   --->   Operation 49 'icmp' 'icmp_ln193' <Predicate = (!icmp_ln192)> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.20ns)   --->   "%select_ln192 = select i1 %icmp_ln193, i3 0, i3 %r_1" [merged_conv_top.cpp:192]   --->   Operation 50 'select' 'select_ln192' <Predicate = (!icmp_ln192)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node select_ln193)   --->   "%select_ln192_1 = select i1 %icmp_ln193, i3 0, i3 %c_1" [merged_conv_top.cpp:192]   --->   Operation 51 'select' 'select_ln192_1' <Predicate = (!icmp_ln192)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (1.01ns)   --->   "%icmp_ln194_1 = icmp_slt  i32 %select_ln91_read, i32 4294967295" [merged_conv_top.cpp:194]   --->   Operation 52 'icmp' 'icmp_ln194_1' <Predicate = (!icmp_ln192)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.17ns)   --->   "%select_ln192_3 = select i1 %icmp_ln193, i1 %icmp_ln194_1, i1 %icmp_ln194" [merged_conv_top.cpp:192]   --->   Operation 53 'select' 'select_ln192_3' <Predicate = (!icmp_ln192)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.67ns)   --->   "%add_ln193 = add i3 %select_ln192, i3 1" [merged_conv_top.cpp:193]   --->   Operation 54 'add' 'add_ln193' <Predicate = (!icmp_ln192)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.20ns) (out node of the LUT)   --->   "%select_ln193 = select i1 %select_ln192_3, i3 %select_ln192_1, i3 0" [merged_conv_top.cpp:193]   --->   Operation 55 'select' 'select_ln193' <Predicate = (!icmp_ln192)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.20ns)   --->   "%select_ln193_2 = select i1 %select_ln192_3, i3 %select_ln192, i3 %add_ln193" [merged_conv_top.cpp:193]   --->   Operation 56 'select' 'select_ln193_2' <Predicate = (!icmp_ln192)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.67ns)   --->   "%first_iter_15 = icmp_eq  i3 %select_ln193, i3 0" [merged_conv_top.cpp:193]   --->   Operation 57 'icmp' 'first_iter_15' <Predicate = (!icmp_ln192)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln194 = br i1 %first_iter_15, void %for.inc310.split, void %new.body.VITIS_LOOP_194_29" [merged_conv_top.cpp:194]   --->   Operation 58 'br' 'br_ln194' <Predicate = (!icmp_ln192)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.67ns)   --->   "%add_ln194 = add i3 %select_ln193, i3 1" [merged_conv_top.cpp:194]   --->   Operation 59 'add' 'add_ln194' <Predicate = (!icmp_ln192)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln194_1 = zext i3 %add_ln194" [merged_conv_top.cpp:194]   --->   Operation 60 'zext' 'zext_ln194_1' <Predicate = (!icmp_ln192)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (1.01ns)   --->   "%icmp_ln194_2 = icmp_slt  i32 %zext_ln194_1, i32 %xor_ln91_read" [merged_conv_top.cpp:194]   --->   Operation 61 'icmp' 'icmp_ln194_2' <Predicate = (!icmp_ln192)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln194 = br i1 %icmp_ln194_2, void %last.iter.for.inc310.split, void %new.latch.for.inc310.split" [merged_conv_top.cpp:194]   --->   Operation 62 'br' 'br_ln194' <Predicate = (!icmp_ln192)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (1.08ns)   --->   "%add_ln193_1 = add i64 %indvar_flatten231_load, i64 1" [merged_conv_top.cpp:193]   --->   Operation 63 'add' 'add_ln193_1' <Predicate = (!icmp_ln192)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.42ns)   --->   "%select_ln193_3 = select i1 %icmp_ln193, i64 1, i64 %add_ln193_1" [merged_conv_top.cpp:193]   --->   Operation 64 'select' 'select_ln193_3' <Predicate = (!icmp_ln192)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.42ns)   --->   "%store_ln192 = store i96 %add_ln192_1, i96 %indvar_flatten282" [merged_conv_top.cpp:192]   --->   Operation 65 'store' 'store_ln192' <Predicate = (!icmp_ln192)> <Delay = 0.42>
ST_2 : Operation 66 [1/1] (0.42ns)   --->   "%store_ln193 = store i64 %select_ln193_3, i64 %indvar_flatten231" [merged_conv_top.cpp:193]   --->   Operation 66 'store' 'store_ln193' <Predicate = (!icmp_ln192)> <Delay = 0.42>
ST_2 : Operation 67 [1/1] (0.42ns)   --->   "%store_ln193 = store i3 %select_ln193_2, i3 %r" [merged_conv_top.cpp:193]   --->   Operation 67 'store' 'store_ln193' <Predicate = (!icmp_ln192)> <Delay = 0.42>
ST_2 : Operation 68 [1/1] (0.42ns)   --->   "%store_ln194 = store i3 %add_ln194, i3 %c" [merged_conv_top.cpp:194]   --->   Operation 68 'store' 'store_ln194' <Predicate = (!icmp_ln192)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 6.74>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%oc2_1 = load i31 %oc2" [merged_conv_top.cpp:192]   --->   Operation 69 'load' 'oc2_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %mem2"   --->   Operation 70 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%oc2_1_cast18 = zext i31 %oc2_1" [merged_conv_top.cpp:192]   --->   Operation 71 'zext' 'oc2_1_cast18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (1.01ns)   --->   "%empty = add i33 %oc2_1_cast18, i33 %zext_ln104_cast" [merged_conv_top.cpp:192]   --->   Operation 72 'add' 'empty' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i43 @_ssdm_op_BitConcatenate.i43.i33.i10, i33 %empty, i10 0" [merged_conv_top.cpp:192]   --->   Operation 73 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln193 = zext i43 %tmp_s" [merged_conv_top.cpp:193]   --->   Operation 74 'zext' 'zext_ln193' <Predicate = (select_ln192_3 & !icmp_ln193)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln193_1 = zext i3 %r_1" [merged_conv_top.cpp:193]   --->   Operation 75 'zext' 'zext_ln193_1' <Predicate = (select_ln192_3 & !icmp_ln193)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (1.00ns)   --->   "%tmp = add i31 %zext_ln193_1, i31 %mul_ln90_2_read" [merged_conv_top.cpp:193]   --->   Operation 76 'add' 'tmp' <Predicate = (select_ln192_3 & !icmp_ln193)> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_cast = zext i31 %tmp" [merged_conv_top.cpp:193]   --->   Operation 77 'zext' 'tmp_cast' <Predicate = (select_ln192_3 & !icmp_ln193)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (3.42ns)   --->   "%tmp1 = mul i62 %tmp_cast, i62 %sext_ln75_cast" [merged_conv_top.cpp:193]   --->   Operation 78 'mul' 'tmp1' <Predicate = (select_ln192_3 & !icmp_ln193)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (1.08ns)   --->   "%empty_42 = add i62 %tmp1, i62 %zext_ln91_2_cast" [merged_conv_top.cpp:193]   --->   Operation 79 'add' 'empty_42' <Predicate = (select_ln192_3 & !icmp_ln193)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %empty_42, i2 0" [merged_conv_top.cpp:193]   --->   Operation 80 'bitconcatenate' 'tmp_1' <Predicate = (select_ln192_3 & !icmp_ln193)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp10 = add i64 %tmp_1, i64 %output_r_read" [merged_conv_top.cpp:193]   --->   Operation 81 'add' 'tmp10' <Predicate = (select_ln192_3 & !icmp_ln193)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 82 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%empty_43 = add i64 %tmp10, i64 %zext_ln193" [merged_conv_top.cpp:193]   --->   Operation 82 'add' 'empty_43' <Predicate = (select_ln192_3 & !icmp_ln193)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 83 [1/1] (1.00ns)   --->   "%add_ln192 = add i31 %oc2_1, i31 1" [merged_conv_top.cpp:192]   --->   Operation 83 'add' 'add_ln192' <Predicate = (!icmp_ln192)> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%oc2_1_cast18_mid1 = zext i31 %add_ln192" [merged_conv_top.cpp:192]   --->   Operation 84 'zext' 'oc2_1_cast18_mid1' <Predicate = (!icmp_ln192)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (1.01ns)   --->   "%p_mid1245 = add i33 %oc2_1_cast18_mid1, i33 %zext_ln104_cast" [merged_conv_top.cpp:192]   --->   Operation 85 'add' 'p_mid1245' <Predicate = (!icmp_ln192)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%p_mid = bitconcatenate i43 @_ssdm_op_BitConcatenate.i43.i33.i10, i33 %p_mid1245, i10 0" [merged_conv_top.cpp:192]   --->   Operation 86 'bitconcatenate' 'p_mid' <Predicate = (!icmp_ln192)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln193_2 = zext i43 %p_mid" [merged_conv_top.cpp:193]   --->   Operation 87 'zext' 'zext_ln193_2' <Predicate = (!icmp_ln192 & select_ln192_3 & icmp_ln193)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.39ns)   --->   "%select_ln192_2 = select i1 %icmp_ln193, i43 %p_mid, i43 %tmp_s" [merged_conv_top.cpp:192]   --->   Operation 88 'select' 'select_ln192_2' <Predicate = (!icmp_ln192 & !select_ln192_3)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln192 = zext i43 %select_ln192_2" [merged_conv_top.cpp:192]   --->   Operation 89 'zext' 'zext_ln192' <Predicate = (!icmp_ln192 & !select_ln192_3)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (3.42ns)   --->   "%tmp1_mid1259 = mul i62 %tmp_cast_mid1257_cast, i62 %sext_ln75_cast"   --->   Operation 90 'mul' 'tmp1_mid1259' <Predicate = (!icmp_ln192 & select_ln192_3 & icmp_ln193)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (1.08ns)   --->   "%p_mid1261 = add i62 %tmp1_mid1259, i62 %zext_ln91_2_cast"   --->   Operation 91 'add' 'p_mid1261' <Predicate = (!icmp_ln192 & select_ln192_3 & icmp_ln193)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%p_mid1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %p_mid1261, i2 0"   --->   Operation 92 'bitconcatenate' 'p_mid1' <Predicate = (!icmp_ln192 & select_ln192_3 & icmp_ln193)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp10_mid1267 = add i64 %p_mid1, i64 %output_r_read"   --->   Operation 93 'add' 'tmp10_mid1267' <Predicate = (!icmp_ln192 & select_ln192_3 & icmp_ln193)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 94 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%p_mid1269 = add i64 %tmp10_mid1267, i64 %zext_ln193_2" [merged_conv_top.cpp:193]   --->   Operation 94 'add' 'p_mid1269' <Predicate = (!icmp_ln192 & select_ln192_3 & icmp_ln193)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 95 [1/1] (0.41ns)   --->   "%select_ln192_4 = select i1 %icmp_ln193, i31 %add_ln192, i31 %oc2_1" [merged_conv_top.cpp:192]   --->   Operation 95 'select' 'select_ln192_4' <Predicate = (!icmp_ln192)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln193_3 = zext i3 %add_ln193" [merged_conv_top.cpp:193]   --->   Operation 96 'zext' 'zext_ln193_3' <Predicate = (!icmp_ln192 & !select_ln192_3)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (1.00ns)   --->   "%tmp_mid1 = add i31 %zext_ln193_3, i31 %mul_ln90_2_read" [merged_conv_top.cpp:193]   --->   Operation 97 'add' 'tmp_mid1' <Predicate = (!icmp_ln192 & !select_ln192_3)> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_cast_mid1 = zext i31 %tmp_mid1" [merged_conv_top.cpp:193]   --->   Operation 98 'zext' 'tmp_cast_mid1' <Predicate = (!icmp_ln192 & !select_ln192_3)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (3.42ns)   --->   "%tmp1_mid1 = mul i62 %tmp_cast_mid1, i62 %sext_ln75_cast" [merged_conv_top.cpp:193]   --->   Operation 99 'mul' 'tmp1_mid1' <Predicate = (!icmp_ln192 & !select_ln192_3)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (1.08ns)   --->   "%p_mid1225 = add i62 %tmp1_mid1, i62 %zext_ln91_2_cast" [merged_conv_top.cpp:193]   --->   Operation 100 'add' 'p_mid1225' <Predicate = (!icmp_ln192 & !select_ln192_3)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%p_mid2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %p_mid1225, i2 0" [merged_conv_top.cpp:193]   --->   Operation 101 'bitconcatenate' 'p_mid2' <Predicate = (!icmp_ln192 & !select_ln192_3)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp10_mid1 = add i64 %p_mid2, i64 %output_r_read" [merged_conv_top.cpp:193]   --->   Operation 102 'add' 'tmp10_mid1' <Predicate = (!icmp_ln192 & !select_ln192_3)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 103 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%p_mid1229 = add i64 %tmp10_mid1, i64 %zext_ln192" [merged_conv_top.cpp:193]   --->   Operation 103 'add' 'p_mid1229' <Predicate = (!icmp_ln192 & !select_ln192_3)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node select_ln193_1)   --->   "%tmp_2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %p_mid1269, i32 2, i32 63" [merged_conv_top.cpp:193]   --->   Operation 104 'partselect' 'tmp_2' <Predicate = (!icmp_ln192 & select_ln192_3 & icmp_ln193)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node select_ln193_1)   --->   "%tmp_3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_43, i32 2, i32 63" [merged_conv_top.cpp:193]   --->   Operation 105 'partselect' 'tmp_3' <Predicate = (!icmp_ln192 & select_ln192_3 & !icmp_ln193)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node select_ln193_1)   --->   "%select_ln192_5 = select i1 %icmp_ln193, i62 %tmp_2, i62 %tmp_3" [merged_conv_top.cpp:192]   --->   Operation 106 'select' 'select_ln192_5' <Predicate = (!icmp_ln192 & select_ln192_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node select_ln193_1)   --->   "%tmp_4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %p_mid1229, i32 2, i32 63" [merged_conv_top.cpp:193]   --->   Operation 107 'partselect' 'tmp_4' <Predicate = (!icmp_ln192 & !select_ln192_3)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.40ns) (out node of the LUT)   --->   "%select_ln193_1 = select i1 %select_ln192_3, i62 %select_ln192_5, i62 %tmp_4" [merged_conv_top.cpp:193]   --->   Operation 108 'select' 'select_ln193_1' <Predicate = (!icmp_ln192)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%trunc_ln196 = trunc i31 %select_ln192_4" [merged_conv_top.cpp:196]   --->   Operation 109 'trunc' 'trunc_ln196' <Predicate = (!icmp_ln192)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln196_1 = trunc i31 %select_ln192_4" [merged_conv_top.cpp:196]   --->   Operation 110 'trunc' 'trunc_ln196_1' <Predicate = (!icmp_ln192)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %trunc_ln196_1, i3 0" [merged_conv_top.cpp:196]   --->   Operation 111 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln192)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln196 = sub i12 %p_shl, i12 %trunc_ln196" [merged_conv_top.cpp:196]   --->   Operation 112 'sub' 'sub_ln196' <Predicate = (!icmp_ln192)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln196 = zext i3 %select_ln193_2" [merged_conv_top.cpp:196]   --->   Operation 113 'zext' 'zext_ln196' <Predicate = (!icmp_ln192)> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%add_ln196 = add i12 %sub_ln196, i12 %zext_ln196" [merged_conv_top.cpp:196]   --->   Operation 114 'add' 'add_ln196' <Predicate = (!icmp_ln192)> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%shl_ln196 = shl i12 %add_ln196, i12 3" [merged_conv_top.cpp:196]   --->   Operation 115 'shl' 'shl_ln196' <Predicate = (!icmp_ln192)> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln196_1 = sub i12 %shl_ln196, i12 %add_ln196" [merged_conv_top.cpp:196]   --->   Operation 116 'sub' 'sub_ln196_1' <Predicate = (!icmp_ln192)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln196_1 = zext i3 %select_ln193" [merged_conv_top.cpp:196]   --->   Operation 117 'zext' 'zext_ln196_1' <Predicate = (!icmp_ln192)> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%add_ln196_1 = add i12 %sub_ln196_1, i12 %zext_ln196_1" [merged_conv_top.cpp:196]   --->   Operation 118 'add' 'add_ln196_1' <Predicate = (!icmp_ln192)> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln196_2 = zext i12 %add_ln196_1" [merged_conv_top.cpp:196]   --->   Operation 119 'zext' 'zext_ln196_2' <Predicate = (!icmp_ln192)> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%localOut_addr = getelementptr i32 %localOut, i64 0, i64 %zext_ln196_2" [merged_conv_top.cpp:196]   --->   Operation 120 'getelementptr' 'localOut_addr' <Predicate = (!icmp_ln192)> <Delay = 0.00>
ST_3 : Operation 121 [2/2] (1.23ns)   --->   "%localOut_load = load i12 %localOut_addr" [merged_conv_top.cpp:196]   --->   Operation 121 'load' 'localOut_load' <Predicate = (!icmp_ln192)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3136> <RAM>
ST_3 : Operation 122 [1/1] (0.42ns)   --->   "%store_ln192 = store i31 %select_ln192_4, i31 %oc2" [merged_conv_top.cpp:192]   --->   Operation 122 'store' 'store_ln192' <Predicate = (!icmp_ln192)> <Delay = 0.42>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln194 = br void %for.inc310" [merged_conv_top.cpp:194]   --->   Operation 123 'br' 'br_ln194' <Predicate = (!icmp_ln192)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29_str"   --->   Operation 124 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%sext_ln193 = sext i62 %select_ln193_1" [merged_conv_top.cpp:193]   --->   Operation 125 'sext' 'sext_ln193' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%mem2_addr = getelementptr i32 %mem2, i64 %sext_ln193" [merged_conv_top.cpp:194]   --->   Operation 126 'getelementptr' 'mem2_addr' <Predicate = (first_iter_15)> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (7.30ns)   --->   "%empty_45 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %mem2_addr, i64 %zext_ln102_cast" [merged_conv_top.cpp:194]   --->   Operation 127 'writereq' 'empty_45' <Predicate = (first_iter_15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln194 = br void %for.inc310.split" [merged_conv_top.cpp:194]   --->   Operation 128 'br' 'br_ln194' <Predicate = (first_iter_15)> <Delay = 0.00>
ST_4 : Operation 129 [1/2] (1.23ns)   --->   "%localOut_load = load i12 %localOut_addr" [merged_conv_top.cpp:196]   --->   Operation 129 'load' 'localOut_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3136> <RAM>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%mem2_addr_2 = getelementptr i32 %mem2, i64 %sext_ln193" [merged_conv_top.cpp:194]   --->   Operation 130 'getelementptr' 'mem2_addr_2' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%specpipeline_ln194 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_12" [merged_conv_top.cpp:194]   --->   Operation 131 'specpipeline' 'specpipeline_ln194' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%bitcast_ln195 = bitcast i32 %localOut_load" [merged_conv_top.cpp:195]   --->   Operation 132 'bitcast' 'bitcast_ln195' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (7.30ns)   --->   "%write_ln195 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %mem2_addr_2, i32 %bitcast_ln195, i4 15" [merged_conv_top.cpp:195]   --->   Operation 133 'write' 'write_ln195' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 134 [5/5] (7.30ns)   --->   "%empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem2_addr_2" [merged_conv_top.cpp:193]   --->   Operation 134 'writeresp' 'empty_44' <Predicate = (!icmp_ln194_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 135 [4/5] (7.30ns)   --->   "%empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem2_addr_2" [merged_conv_top.cpp:193]   --->   Operation 135 'writeresp' 'empty_44' <Predicate = (!icmp_ln194_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 136 [3/5] (7.30ns)   --->   "%empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem2_addr_2" [merged_conv_top.cpp:193]   --->   Operation 136 'writeresp' 'empty_44' <Predicate = (!icmp_ln194_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 137 [2/5] (7.30ns)   --->   "%empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem2_addr_2" [merged_conv_top.cpp:193]   --->   Operation 137 'writeresp' 'empty_44' <Predicate = (!icmp_ln194_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 140 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 140 'ret' 'ret_ln0' <Predicate = (icmp_ln192)> <Delay = 0.42>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 138 [1/5] (7.30ns)   --->   "%empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem2_addr_2" [merged_conv_top.cpp:193]   --->   Operation 138 'writeresp' 'empty_44' <Predicate = (!icmp_ln194_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln194 = br void %new.latch.for.inc310.split" [merged_conv_top.cpp:194]   --->   Operation 139 'br' 'br_ln194' <Predicate = (!icmp_ln194_2)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation 96 bit ('indvar_flatten282') [18]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten282' [36]  (0.427 ns)

 <State 2>: 3.160ns
The critical path consists of the following:
	'load' operation 64 bit ('indvar_flatten231_load', merged_conv_top.cpp:193) on local variable 'indvar_flatten231' [45]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln193', merged_conv_top.cpp:193) [69]  (1.085 ns)
	'select' operation 1 bit ('select_ln192_3', merged_conv_top.cpp:192) [84]  (0.179 ns)
	'select' operation 3 bit ('select_ln193', merged_conv_top.cpp:193) [87]  (0.208 ns)
	'add' operation 3 bit ('add_ln194', merged_conv_top.cpp:194) [127]  (0.673 ns)
	'icmp' operation 1 bit ('icmp_ln194_2', merged_conv_top.cpp:194) [129]  (1.016 ns)

 <State 3>: 6.742ns
The critical path consists of the following:
	'add' operation 31 bit ('tmp', merged_conv_top.cpp:193) [54]  (1.006 ns)
	'mul' operation 62 bit ('tmp1', merged_conv_top.cpp:193) [56]  (3.420 ns)
	'add' operation 62 bit ('empty_42', merged_conv_top.cpp:193) [57]  (1.088 ns)
	'add' operation 64 bit ('tmp10', merged_conv_top.cpp:193) [59]  (0.000 ns)
	'add' operation 64 bit ('empty_43', merged_conv_top.cpp:193) [60]  (0.819 ns)
	'select' operation 62 bit ('select_ln192_5', merged_conv_top.cpp:192) [98]  (0.000 ns)
	'select' operation 62 bit ('select_ln193_1', merged_conv_top.cpp:193) [100]  (0.409 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation 32 bit ('mem2_addr', merged_conv_top.cpp:194) [106]  (0.000 ns)
	bus request operation ('empty_45', merged_conv_top.cpp:194) on port 'mem2' (merged_conv_top.cpp:194) [107]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln195', merged_conv_top.cpp:195) on port 'mem2' (merged_conv_top.cpp:195) [126]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_44', merged_conv_top.cpp:193) on port 'mem2' (merged_conv_top.cpp:193) [132]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_44', merged_conv_top.cpp:193) on port 'mem2' (merged_conv_top.cpp:193) [132]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_44', merged_conv_top.cpp:193) on port 'mem2' (merged_conv_top.cpp:193) [132]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_44', merged_conv_top.cpp:193) on port 'mem2' (merged_conv_top.cpp:193) [132]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_44', merged_conv_top.cpp:193) on port 'mem2' (merged_conv_top.cpp:193) [132]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
