/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [4:0] celloutsig_0_0z;
  wire celloutsig_0_14z;
  wire [22:0] celloutsig_0_15z;
  wire [13:0] celloutsig_0_2z;
  wire [7:0] celloutsig_0_4z;
  wire [2:0] celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  reg [12:0] celloutsig_0_9z;
  wire [6:0] celloutsig_1_0z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  reg [6:0] celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_4z = ~(celloutsig_1_0z[4] ^ in_data[139]);
  assign celloutsig_1_18z = { in_data[179], celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_14z } === in_data[126:117];
  assign celloutsig_0_7z = { in_data[10:9], celloutsig_0_2z[2], 1'h1, celloutsig_0_5z } === { in_data[58:53], 1'h1 };
  assign celloutsig_1_14z = { celloutsig_1_6z, celloutsig_1_2z } === { celloutsig_1_5z[4], celloutsig_1_1z[6:2] };
  assign celloutsig_0_5z = celloutsig_0_4z[6:4] * celloutsig_0_0z[2:0];
  assign celloutsig_0_15z = { celloutsig_0_9z[10:2], celloutsig_0_2z } * { in_data[42:32], celloutsig_0_4z, celloutsig_0_8z };
  assign celloutsig_1_0z = in_data[170:164] * in_data[132:126];
  assign celloutsig_0_2z = { in_data[26:25], celloutsig_0_0z, celloutsig_0_0z, 2'h3 } * { in_data[64:52], 1'h1 };
  assign celloutsig_0_8z = in_data[66] ? celloutsig_0_2z[6:3] : celloutsig_0_2z[13:10];
  assign celloutsig_0_14z = ~^ in_data[52:47];
  assign celloutsig_1_3z = ~^ celloutsig_1_2z;
  assign celloutsig_1_6z = ~^ { in_data[170], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_0z };
  assign celloutsig_1_8z = ~^ { celloutsig_1_0z[5:4], celloutsig_1_2z, celloutsig_1_4z };
  assign celloutsig_0_4z = celloutsig_0_2z[9:2] ~^ { in_data[54:52], celloutsig_0_0z };
  assign celloutsig_1_2z = celloutsig_1_0z[6:2] ~^ celloutsig_1_1z[6:2];
  assign celloutsig_1_5z = in_data[184:178] ~^ celloutsig_1_0z;
  assign celloutsig_0_0z = in_data[24:20] ^ in_data[68:64];
  always_latch
    if (!clkin_data[32]) celloutsig_0_9z = 13'h0000;
    else if (celloutsig_1_18z) celloutsig_0_9z = { celloutsig_0_4z[7:6], celloutsig_0_7z, in_data[42], celloutsig_0_4z, in_data[42] };
  always_latch
    if (clkin_data[64]) celloutsig_1_1z = 7'h00;
    else if (!clkin_data[0]) celloutsig_1_1z = celloutsig_1_0z;
  assign { out_data[128], out_data[98:96], out_data[32], out_data[22:0] } = { celloutsig_1_18z, 3'h0, celloutsig_0_14z, celloutsig_0_15z };
endmodule
