# RISC-V-RegisterSet-32-bit-_ScanTestable_VHDL
A set of 32 Registers (32-bit wide) according to RISC-V architecture --> 1 write, 2 reads. Implemented in VHDL. This RegisterSet can be ScanTestable using a TAP controller.
