{
  "classification": "timing_diagram",
  "title": "I2C Data Validity Timing",
  "summary": "Timing diagram showing that SDA must be stable while SCL is high and may change when SCL is low.",
  "structured_data": {
    "signals": [
      {
        "name": "SCL",
        "transitions": "High periods define data valid windows; low periods allow SDA transitions."
      },
      {
        "name": "SDA",
        "transitions": "Data held stable during SCL high; data changes occur near/within SCL low."
      }
    ],
    "wavedrom": "{\"signal\":[{\"name\":\"SCL\",\"wave\":\"0.1.0.1.0\"},{\"name\":\"SDA\",\"wave\":\"x.=x.=x\"}],\"config\":{\"hscale\":1}}"
  },
  "component_references": [
    "SDA",
    "SCL"
  ],
  "key_values": {
    "rule": "Data line stable when clock line high"
  },
  "confidence": 0.97
}
