

================================================================
== Vitis HLS Report for 'point_add_2_Pipeline_VITIS_LOOP_25_16'
================================================================
* Date:           Thu Dec 26 19:55:00 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        haidiem
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.576 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_25_1  |        ?|        ?|         1|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    830|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     27|    -|
|Register         |        -|    -|      18|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      18|    857|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+-----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+-----+------------+------------+
    |i_17_fu_78_p2        |         +|   0|  0|   23|          16|           2|
    |and_ln820_fu_66_p2   |       and|   0|  0|  166|         166|         166|
    |p_Result_s_fu_72_p2  |      icmp|   0|  0|   62|         166|           1|
    |shl_ln820_fu_60_p2   |       shl|   0|  0|  579|           1|         166|
    +---------------------+----------+----+---+-----+------------+------------+
    |Total                |          |   0|  0|  830|         349|         335|
    +---------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_done_int            |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_16  |   9|          2|   16|         32|
    |i_fu_30                |   9|          2|   16|         32|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  27|          6|   33|         66|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+----+----+-----+-----------+
    |     Name    | FF | LUT| Bits| Const Bits|
    +-------------+----+----+-----+-----------+
    |ap_CS_fsm    |   1|   0|    1|          0|
    |ap_done_reg  |   1|   0|    1|          0|
    |i_fu_30      |  16|   0|   16|          0|
    +-------------+----+----+-----+-----------+
    |Total        |  18|   0|   18|          0|
    +-------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+---------------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+-----------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  point_add.2_Pipeline_VITIS_LOOP_25_16|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  point_add.2_Pipeline_VITIS_LOOP_25_16|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  point_add.2_Pipeline_VITIS_LOOP_25_16|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  point_add.2_Pipeline_VITIS_LOOP_25_16|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  point_add.2_Pipeline_VITIS_LOOP_25_16|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  point_add.2_Pipeline_VITIS_LOOP_25_16|  return value|
|v_V_6            |   in|  166|     ap_none|                                  v_V_6|        scalar|
|i_18_out         |  out|   16|      ap_vld|                               i_18_out|       pointer|
|i_18_out_ap_vld  |  out|    1|      ap_vld|                               i_18_out|       pointer|
+-----------------+-----+-----+------------+---------------------------------------+--------------+

