Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Sat Mar 21 07:54:55 2015
| Host         : artois running 64-bit Ubuntu 12.04.4 LTS
| Design       : system
| Device       : 7vx330t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-03-13
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 ifetch/pc_reg/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            ifetch/imem_replace/mem_reg_14/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.128ns (25.498%)  route 0.374ns (74.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.458ns
    Source Clock Delay      (SCD):    1.880ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X15Y125        net (fo=341, unset)          0.625     1.880    ifetch/pc_reg/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y125        FDRE (Prop_fdre_C_Q)         0.100     1.980    ifetch/pc_reg/q_reg[5]/Q
    SLICE_X15Y123        net (fo=7, unset)            0.088     2.068    pipereg/Q[5]
    SLICE_X15Y123        LUT3 (Prop_lut3_I1_O)        0.028     2.096    pipereg/mem_reg_0_i_9/O
    RAMB36_X0Y19         net (fo=16, unset)           0.286     2.382    ifetch/imem_replace/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    RAMB36_X0Y19         net (fo=341, unset)          0.961     2.458    ifetch/imem_replace/clk_IBUF_BUFG
                         clock pessimism             -0.269     2.188    
    RAMB36_X0Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     2.371    ifetch/imem_replace/mem_reg_14
  -------------------------------------------------------------------
                         required time                         -2.371    
                         arrival time                           2.382    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 ctrl_mux3to1_ifetch_load_data_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            ifetch/imem_replace/mem_reg_0/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.128ns (27.119%)  route 0.344ns (72.881%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.455ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X17Y121        net (fo=341, unset)          0.627     1.882    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y121        FDRE (Prop_fdre_C_Q)         0.100     1.982    ctrl_mux3to1_ifetch_load_data_sel_reg[1]/Q
    SLICE_X22Y120        net (fo=32, unset)           0.127     2.109    reg_file/inst1/Q[1]
    SLICE_X22Y120        LUT3 (Prop_lut3_I2_O)        0.028     2.137    reg_file/inst1/mem_reg_0_i_16__0/O
    RAMB36_X1Y19         net (fo=1, unset)            0.217     2.354    ifetch/imem_replace/I1[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    RAMB36_X1Y19         net (fo=341, unset)          0.958     2.455    ifetch/imem_replace/clk_IBUF_BUFG
                         clock pessimism             -0.269     2.185    
    RAMB36_X1Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.155     2.340    ifetch/imem_replace/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -2.340    
                         arrival time                           2.354    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 ifetch/pc_reg/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            ifetch/imem_replace/mem_reg_0/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.128ns (24.335%)  route 0.398ns (75.665%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.455ns
    Source Clock Delay      (SCD):    1.880ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X15Y125        net (fo=341, unset)          0.625     1.880    ifetch/pc_reg/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y125        FDRE (Prop_fdre_C_Q)         0.100     1.980    ifetch/pc_reg/q_reg[5]/Q
    SLICE_X15Y123        net (fo=7, unset)            0.088     2.068    pipereg/Q[5]
    SLICE_X15Y123        LUT3 (Prop_lut3_I1_O)        0.028     2.096    pipereg/mem_reg_0_i_9/O
    RAMB36_X1Y19         net (fo=16, unset)           0.310     2.406    ifetch/imem_replace/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    RAMB36_X1Y19         net (fo=341, unset)          0.958     2.455    ifetch/imem_replace/clk_IBUF_BUFG
                         clock pessimism             -0.269     2.185    
    RAMB36_X1Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     2.368    ifetch/imem_replace/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -2.368    
                         arrival time                           2.406    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 ifetch/pc_reg/q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            ifetch/imem_replace/mem_reg_4/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.128ns (39.628%)  route 0.195ns (60.372%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.373ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X11Y127        net (fo=341, unset)          0.627     1.882    ifetch/pc_reg/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y127        FDRE (Prop_fdre_C_Q)         0.100     1.982    ifetch/pc_reg/q_reg[11]/Q
    SLICE_X10Y127        net (fo=7, unset)            0.069     2.051    pipereg/Q[7]
    SLICE_X10Y127        LUT3 (Prop_lut3_I1_O)        0.028     2.079    pipereg/mem_reg_0_i_3/O
    RAMB36_X0Y25         net (fo=16, unset)           0.126     2.205    ifetch/imem_replace/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    RAMB36_X0Y25         net (fo=341, unset)          0.876     2.373    ifetch/imem_replace/clk_IBUF_BUFG
                         clock pessimism             -0.429     1.943    
    RAMB36_X0Y25         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     2.126    ifetch/imem_replace/mem_reg_4
  -------------------------------------------------------------------
                         required time                         -2.126    
                         arrival time                           2.205    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 ifetch/pc_reg/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            ifetch/imem_replace/mem_reg_14/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.128ns (22.417%)  route 0.443ns (77.583%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.458ns
    Source Clock Delay      (SCD):    1.881ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X15Y126        net (fo=341, unset)          0.626     1.881    ifetch/pc_reg/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y126        FDRE (Prop_fdre_C_Q)         0.100     1.981    ifetch/pc_reg/q_reg[6]/Q
    SLICE_X15Y125        net (fo=5, unset)            0.091     2.072    ifetch/imem_replace/Q[0]
    SLICE_X15Y125        LUT3 (Prop_lut3_I1_O)        0.028     2.100    ifetch/imem_replace/mem_reg_0_i_8/O
    RAMB36_X0Y19         net (fo=16, unset)           0.352     2.452    ifetch/imem_replace/n_0_mem_reg_0_i_8
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    RAMB36_X0Y19         net (fo=341, unset)          0.961     2.458    ifetch/imem_replace/clk_IBUF_BUFG
                         clock pessimism             -0.269     2.188    
    RAMB36_X0Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     2.371    ifetch/imem_replace/mem_reg_14
  -------------------------------------------------------------------
                         required time                         -2.371    
                         arrival time                           2.452    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 ifetch/pc_reg/q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pipereg3/q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.100ns (60.241%)  route 0.066ns (39.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.345ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X11Y127        net (fo=341, unset)          0.627     1.882    ifetch/pc_reg/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y127        FDRE (Prop_fdre_C_Q)         0.100     1.982    ifetch/pc_reg/q_reg[13]/Q
    SLICE_X13Y127        net (fo=7, unset)            0.066     2.048    pipereg3/D[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X13Y127        net (fo=341, unset)          0.848     2.345    pipereg3/clk_IBUF_BUFG
                         clock pessimism             -0.429     1.915    
    SLICE_X13Y127        FDRE (Hold_fdre_C_D)         0.041     1.956    pipereg3/q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.956    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 ifetch/pc_reg/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pipereg3/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.500%)  route 0.060ns (37.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.342ns
    Source Clock Delay      (SCD):    1.880ns
    Clock Pessimism Removal (CPR):    0.449ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X15Y125        net (fo=341, unset)          0.625     1.880    ifetch/pc_reg/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y125        FDRE (Prop_fdre_C_Q)         0.100     1.980    ifetch/pc_reg/q_reg[5]/Q
    SLICE_X13Y125        net (fo=7, unset)            0.060     2.040    pipereg3/D[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X13Y125        net (fo=341, unset)          0.845     2.342    pipereg3/clk_IBUF_BUFG
                         clock pessimism             -0.449     1.892    
    SLICE_X13Y125        FDRE (Hold_fdre_C_D)         0.041     1.933    pipereg3/q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 ifetch/sync_pcs_up/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            ifetch/pc_reg/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.128ns (56.140%)  route 0.100ns (43.860%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.342ns
    Source Clock Delay      (SCD):    1.880ns
    Clock Pessimism Removal (CPR):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X17Y123        net (fo=341, unset)          0.625     1.880    ifetch/sync_pcs_up/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y123        FDRE (Prop_fdre_C_Q)         0.100     1.980    ifetch/sync_pcs_up/q_reg/Q
    SLICE_X12Y125        net (fo=32, unset)           0.100     2.080    pipereg14/out_of_sync
    SLICE_X12Y125        LUT5 (Prop_lut5_I1_O)        0.028     2.108    pipereg14/q[4]_i_1__0/O
    SLICE_X12Y125        net (fo=1, routed)           0.000     2.108    ifetch/pc_reg/D[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X12Y125        net (fo=341, unset)          0.845     2.342    ifetch/pc_reg/clk_IBUF_BUFG
                         clock pessimism             -0.429     1.912    
    SLICE_X12Y125        FDRE (Hold_fdre_C_D)         0.087     1.999    ifetch/pc_reg/q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.999    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 ifetch/sync_pcs_up/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            ifetch/pc_reg/q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.128ns (55.895%)  route 0.101ns (44.105%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.343ns
    Source Clock Delay      (SCD):    1.880ns
    Clock Pessimism Removal (CPR):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X17Y123        net (fo=341, unset)          0.625     1.880    ifetch/sync_pcs_up/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y123        FDRE (Prop_fdre_C_Q)         0.100     1.980    ifetch/sync_pcs_up/q_reg/Q
    SLICE_X14Y126        net (fo=32, unset)           0.101     2.081    ifetch/sync_pcs_up/O1
    SLICE_X14Y126        LUT5 (Prop_lut5_I1_O)        0.028     2.109    ifetch/sync_pcs_up/q[8]_i_1/O
    SLICE_X14Y126        net (fo=1, routed)           0.000     2.109    ifetch/pc_reg/D[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X14Y126        net (fo=341, unset)          0.846     2.343    ifetch/pc_reg/clk_IBUF_BUFG
                         clock pessimism             -0.429     1.913    
    SLICE_X14Y126        FDRE (Hold_fdre_C_D)         0.087     2.000    ifetch/pc_reg/q_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.000    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 ifetch/sync_pcs_up/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            ifetch/pc_reg/q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.128ns (55.895%)  route 0.101ns (44.105%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.343ns
    Source Clock Delay      (SCD):    1.880ns
    Clock Pessimism Removal (CPR):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X17Y123        net (fo=341, unset)          0.625     1.880    ifetch/sync_pcs_up/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y123        FDRE (Prop_fdre_C_Q)         0.100     1.980    ifetch/sync_pcs_up/q_reg/Q
    SLICE_X14Y126        net (fo=32, unset)           0.101     2.081    ifetch/sync_pcs_up/O1
    SLICE_X14Y126        LUT5 (Prop_lut5_I1_O)        0.028     2.109    ifetch/sync_pcs_up/q[9]_i_1/O
    SLICE_X14Y126        net (fo=1, routed)           0.000     2.109    ifetch/pc_reg/D[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X14Y126        net (fo=341, unset)          0.846     2.343    ifetch/pc_reg/clk_IBUF_BUFG
                         clock pessimism             -0.429     1.913    
    SLICE_X14Y126        FDRE (Hold_fdre_C_D)         0.087     2.000    ifetch/pc_reg/q_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.000    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 ifetch/sync_pcs_up/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            ifetch/pc_reg/q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.128ns (55.895%)  route 0.101ns (44.105%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.342ns
    Source Clock Delay      (SCD):    1.880ns
    Clock Pessimism Removal (CPR):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X17Y123        net (fo=341, unset)          0.625     1.880    ifetch/sync_pcs_up/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y123        FDRE (Prop_fdre_C_Q)         0.100     1.980    ifetch/sync_pcs_up/q_reg/Q
    SLICE_X12Y125        net (fo=32, unset)           0.101     2.081    pipereg14/out_of_sync
    SLICE_X12Y125        LUT5 (Prop_lut5_I1_O)        0.028     2.109    pipereg14/q[10]_i_1/O
    SLICE_X12Y125        net (fo=1, routed)           0.000     2.109    ifetch/pc_reg/D[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X12Y125        net (fo=341, unset)          0.845     2.342    ifetch/pc_reg/clk_IBUF_BUFG
                         clock pessimism             -0.429     1.912    
    SLICE_X12Y125        FDRE (Hold_fdre_C_D)         0.087     1.999    ifetch/pc_reg/q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.999    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 ifetch/sync_pcs_up/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            ifetch/pc_reg/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.128ns (55.895%)  route 0.101ns (44.105%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.341ns
    Source Clock Delay      (SCD):    1.880ns
    Clock Pessimism Removal (CPR):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X17Y123        net (fo=341, unset)          0.625     1.880    ifetch/sync_pcs_up/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y123        FDRE (Prop_fdre_C_Q)         0.100     1.980    ifetch/sync_pcs_up/q_reg/Q
    SLICE_X20Y124        net (fo=32, unset)           0.101     2.081    pipereg14/out_of_sync
    SLICE_X20Y124        LUT5 (Prop_lut5_I1_O)        0.028     2.109    pipereg14/q[1]_i_1__0/O
    SLICE_X20Y124        net (fo=1, routed)           0.000     2.109    ifetch/pc_reg/D[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X20Y124        net (fo=341, unset)          0.844     2.341    ifetch/pc_reg/clk_IBUF_BUFG
                         clock pessimism             -0.429     1.911    
    SLICE_X20Y124        FDRE (Hold_fdre_C_D)         0.087     1.998    ifetch/pc_reg/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.998    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 ifetch/pc_reg/q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pipereg3/q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.100ns (60.606%)  route 0.065ns (39.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.348ns
    Source Clock Delay      (SCD):    1.887ns
    Clock Pessimism Removal (CPR):    0.449ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X13Y132        net (fo=341, unset)          0.632     1.887    ifetch/pc_reg/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y132        FDRE (Prop_fdre_C_Q)         0.100     1.987    ifetch/pc_reg/q_reg[23]/Q
    SLICE_X13Y130        net (fo=3, unset)            0.065     2.052    pipereg3/D[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X13Y130        net (fo=341, unset)          0.851     2.348    pipereg3/clk_IBUF_BUFG
                         clock pessimism             -0.449     1.898    
    SLICE_X13Y130        FDRE (Hold_fdre_C_D)         0.040     1.938    pipereg3/q_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 data_mem/staller/T_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            data_mem/staller/T_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.146ns (67.907%)  route 0.069ns (32.093%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.346ns
    Source Clock Delay      (SCD):    1.883ns
    Clock Pessimism Removal (CPR):    0.449ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X14Y121        net (fo=341, unset)          0.628     1.883    data_mem/staller/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y121        FDRE (Prop_fdre_C_Q)         0.118     2.001    data_mem/staller/T_reg/Q
    SLICE_X14Y121        net (fo=4, unset)            0.069     2.070    data_mem/staller/T
    SLICE_X14Y121        LUT3 (Prop_lut3_I1_O)        0.028     2.098    data_mem/staller/T_i_1__0/O
    SLICE_X14Y121        net (fo=1, routed)           0.000     2.098    data_mem/staller/n_0_T_i_1__0
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X14Y121        net (fo=341, unset)          0.849     2.346    data_mem/staller/clk_IBUF_BUFG
                         clock pessimism             -0.449     1.896    
    SLICE_X14Y121        FDRE (Hold_fdre_C_D)         0.087     1.983    data_mem/staller/T_reg
  -------------------------------------------------------------------
                         required time                         -1.983    
                         arrival time                           2.098    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 ctrl_addersub_op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            ctrl_addersub_op_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.128ns (67.725%)  route 0.061ns (32.275%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.344ns
    Source Clock Delay      (SCD):    1.880ns
    Clock Pessimism Removal (CPR):    0.450ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X21Y122        net (fo=341, unset)          0.625     1.880    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y122        FDRE (Prop_fdre_C_Q)         0.100     1.980    ctrl_addersub_op_reg[0]/Q
    SLICE_X21Y122        net (fo=4, unset)            0.061     2.041    pipereg11/I23
    SLICE_X21Y122        LUT6 (Prop_lut6_I5_O)        0.028     2.069    pipereg11/ctrl_addersub_op[0]_i_1/O
    SLICE_X21Y122        net (fo=1, routed)           0.000     2.069    n_28_pipereg11
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X21Y122        net (fo=341, unset)          0.847     2.344    clk_IBUF_BUFG
                         clock pessimism             -0.450     1.893    
    SLICE_X21Y122        FDRE (Hold_fdre_C_D)         0.060     1.953    ctrl_addersub_op_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.953    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 ctrl_hi_reg_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            ctrl_hi_reg_en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.128ns (67.725%)  route 0.061ns (32.275%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.346ns
    Source Clock Delay      (SCD):    1.883ns
    Clock Pessimism Removal (CPR):    0.449ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X15Y121        net (fo=341, unset)          0.628     1.883    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y121        FDRE (Prop_fdre_C_Q)         0.100     1.983    ctrl_hi_reg_en_reg/Q
    SLICE_X15Y121        net (fo=17, unset)           0.061     2.044    pipereg5/E[0]
    SLICE_X15Y121        LUT5 (Prop_lut5_I4_O)        0.028     2.072    pipereg5/ctrl_hi_reg_en_i_1/O
    SLICE_X15Y121        net (fo=1, routed)           0.000     2.072    n_14_pipereg5
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X15Y121        net (fo=341, unset)          0.849     2.346    clk_IBUF_BUFG
                         clock pessimism             -0.449     1.896    
    SLICE_X15Y121        FDRE (Hold_fdre_C_D)         0.060     1.956    ctrl_hi_reg_en_reg
  -------------------------------------------------------------------
                         required time                         -1.956    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 ctrl_mux3to1_zeroer4_d_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            ctrl_mux3to1_zeroer4_d_sel_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.146ns (67.907%)  route 0.069ns (32.093%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.349ns
    Source Clock Delay      (SCD):    1.887ns
    Clock Pessimism Removal (CPR):    0.449ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X12Y117        net (fo=341, unset)          0.632     1.887    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y117        FDRE (Prop_fdre_C_Q)         0.118     2.005    ctrl_mux3to1_zeroer4_d_sel_reg[1]/Q
    SLICE_X12Y117        net (fo=6, unset)            0.069     2.074    ifetch/imem_replace/I11
    SLICE_X12Y117        LUT6 (Prop_lut6_I5_O)        0.028     2.102    ifetch/imem_replace/ctrl_mux3to1_zeroer4_d_sel[1]_i_1/O
    SLICE_X12Y117        net (fo=1, routed)           0.000     2.102    n_127_ifetch
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X12Y117        net (fo=341, unset)          0.852     2.349    clk_IBUF_BUFG
                         clock pessimism             -0.449     1.899    
    SLICE_X12Y117        FDRE (Hold_fdre_C_D)         0.087     1.986    ctrl_mux3to1_zeroer4_d_sel_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.986    
                         arrival time                           2.102    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 ctrl_branchresolve_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            ctrl_branchresolve_en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.128ns (67.725%)  route 0.061ns (32.275%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.345ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.449ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X13Y122        net (fo=341, unset)          0.627     1.882    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y122        FDRE (Prop_fdre_C_Q)         0.100     1.982    ctrl_branchresolve_en_reg/Q
    SLICE_X13Y122        net (fo=4, unset)            0.061     2.043    pipereg5/I4
    SLICE_X13Y122        LUT5 (Prop_lut5_I4_O)        0.028     2.071    pipereg5/ctrl_branchresolve_en_i_1/O
    SLICE_X13Y122        net (fo=1, routed)           0.000     2.071    n_13_pipereg5
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X13Y122        net (fo=341, unset)          0.848     2.345    clk_IBUF_BUFG
                         clock pessimism             -0.449     1.895    
    SLICE_X13Y122        FDRE (Hold_fdre_C_D)         0.060     1.955    ctrl_branchresolve_en_reg
  -------------------------------------------------------------------
                         required time                         -1.955    
                         arrival time                           2.071    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 ctrl_data_mem_op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            ctrl_data_mem_op_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.128ns (67.725%)  route 0.061ns (32.275%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.345ns
    Source Clock Delay      (SCD):    1.881ns
    Clock Pessimism Removal (CPR):    0.450ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X17Y122        net (fo=341, unset)          0.626     1.881    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y122        FDRE (Prop_fdre_C_Q)         0.100     1.981    ctrl_data_mem_op_reg[0]/Q
    SLICE_X17Y122        net (fo=26, unset)           0.061     2.042    pipereg11/ctrl_data_mem_op[0]
    SLICE_X17Y122        LUT3 (Prop_lut3_I2_O)        0.028     2.070    pipereg11/ctrl_data_mem_op[0]_i_1/O
    SLICE_X17Y122        net (fo=1, routed)           0.000     2.070    n_12_pipereg11
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X17Y122        net (fo=341, unset)          0.848     2.345    clk_IBUF_BUFG
                         clock pessimism             -0.450     1.894    
    SLICE_X17Y122        FDRE (Hold_fdre_C_D)         0.060     1.954    ctrl_data_mem_op_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.954    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 ctrl_logic_unit_op_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            ctrl_logic_unit_op_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.128ns (67.725%)  route 0.061ns (32.275%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.345ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.449ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X15Y122        net (fo=341, unset)          0.627     1.882    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y122        FDRE (Prop_fdre_C_Q)         0.100     1.982    ctrl_logic_unit_op_reg[1]/Q
    SLICE_X15Y122        net (fo=33, unset)           0.061     2.043    pipereg11/I12
    SLICE_X15Y122        LUT5 (Prop_lut5_I4_O)        0.028     2.071    pipereg11/ctrl_logic_unit_op[1]_i_1/O
    SLICE_X15Y122        net (fo=1, routed)           0.000     2.071    n_18_pipereg11
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X15Y122        net (fo=341, unset)          0.848     2.345    clk_IBUF_BUFG
                         clock pessimism             -0.449     1.895    
    SLICE_X15Y122        FDRE (Hold_fdre_C_D)         0.060     1.955    ctrl_logic_unit_op_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.955    
                         arrival time                           2.071    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 ifetch/pc_reg/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            ifetch/imem_replace/mem_reg_4/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.128ns (35.359%)  route 0.234ns (64.641%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.373ns
    Source Clock Delay      (SCD):    1.881ns
    Clock Pessimism Removal (CPR):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X15Y126        net (fo=341, unset)          0.626     1.881    ifetch/pc_reg/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y126        FDRE (Prop_fdre_C_Q)         0.100     1.981    ifetch/pc_reg/q_reg[7]/Q
    SLICE_X16Y126        net (fo=7, unset)            0.095     2.076    ifetch/imem_replace/Q[1]
    SLICE_X16Y126        LUT3 (Prop_lut3_I1_O)        0.028     2.104    ifetch/imem_replace/mem_reg_0_i_7/O
    RAMB36_X0Y25         net (fo=16, unset)           0.139     2.243    ifetch/imem_replace/n_0_mem_reg_0_i_7
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    RAMB36_X0Y25         net (fo=341, unset)          0.876     2.373    ifetch/imem_replace/clk_IBUF_BUFG
                         clock pessimism             -0.429     1.943    
    RAMB36_X0Y25         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     2.126    ifetch/imem_replace/mem_reg_4
  -------------------------------------------------------------------
                         required time                         -2.126    
                         arrival time                           2.243    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 pipereg/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            ctrl_mux2to1_mul_opA_sel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.126ns (50.602%)  route 0.123ns (49.398%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.346ns
    Source Clock Delay      (SCD):    1.881ns
    Clock Pessimism Removal (CPR):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X21Y121        net (fo=341, unset)          0.626     1.881    pipereg/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y121        FDRE (Prop_fdre_C_Q)         0.100     1.981    pipereg/q_reg[5]/Q
    SLICE_X14Y121        net (fo=17, unset)           0.123     2.104    pipereg11/pipereg_q[3]
    SLICE_X14Y121        LUT4 (Prop_lut4_I0_O)        0.026     2.130    pipereg11/ctrl_mux2to1_mul_opA_sel_i_1/O
    SLICE_X14Y121        net (fo=1, routed)           0.000     2.130    n_26_pipereg11
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X14Y121        net (fo=341, unset)          0.849     2.346    clk_IBUF_BUFG
                         clock pessimism             -0.429     1.916    
    SLICE_X14Y121        FDRE (Hold_fdre_C_D)         0.096     2.012    ctrl_mux2to1_mul_opA_sel_reg
  -------------------------------------------------------------------
                         required time                         -2.012    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 ifetch/pc_reg/q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pipereg3/q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.100ns (52.356%)  route 0.091ns (47.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.346ns
    Source Clock Delay      (SCD):    1.884ns
    Clock Pessimism Removal (CPR):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X11Y129        net (fo=341, unset)          0.629     1.884    ifetch/pc_reg/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y129        FDRE (Prop_fdre_C_Q)         0.100     1.984    ifetch/pc_reg/q_reg[15]/Q
    SLICE_X13Y128        net (fo=6, unset)            0.091     2.075    pipereg3/D[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X13Y128        net (fo=341, unset)          0.849     2.346    pipereg3/clk_IBUF_BUFG
                         clock pessimism             -0.429     1.916    
    SLICE_X13Y128        FDRE (Hold_fdre_C_D)         0.041     1.957    pipereg3/q_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.957    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 ctrl_mux7to1_nop10_d_sel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            reg_file/inst1/mem_reg/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.128ns (38.671%)  route 0.203ns (61.329%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X19Y121        net (fo=341, unset)          0.627     1.882    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y121        FDRE (Prop_fdre_C_Q)         0.100     1.982    ctrl_mux7to1_nop10_d_sel_reg[0]/Q
    SLICE_X22Y125        net (fo=106, unset)          0.139     2.121    pipereg14/I19[0]
    SLICE_X22Y125        LUT6 (Prop_lut6_I1_O)        0.028     2.149    pipereg14/mem_reg_i_29/O
    RAMB36_X1Y25         net (fo=2, unset)            0.064     2.213    reg_file/inst1/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    RAMB36_X1Y25         net (fo=341, unset)          0.873     2.370    reg_file/inst1/clk_IBUF_BUFG
                         clock pessimism             -0.429     1.940    
    RAMB36_X1Y25         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[8])
                                                      0.155     2.095    reg_file/inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         -2.095    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 ctrl_mux3to1_nop6_d_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            ctrl_mux3to1_nop6_d_sel_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.128ns (65.979%)  route 0.066ns (34.021%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.344ns
    Source Clock Delay      (SCD):    1.880ns
    Clock Pessimism Removal (CPR):    0.450ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X21Y122        net (fo=341, unset)          0.625     1.880    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y122        FDRE (Prop_fdre_C_Q)         0.100     1.980    ctrl_mux3to1_nop6_d_sel_reg[1]/Q
    SLICE_X21Y122        net (fo=38, unset)           0.066     2.046    pipereg11/I3
    SLICE_X21Y122        LUT6 (Prop_lut6_I0_O)        0.028     2.074    pipereg11/ctrl_mux3to1_nop6_d_sel[1]_i_1/O
    SLICE_X21Y122        net (fo=1, routed)           0.000     2.074    n_6_pipereg11
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X21Y122        net (fo=341, unset)          0.847     2.344    clk_IBUF_BUFG
                         clock pessimism             -0.450     1.893    
    SLICE_X21Y122        FDRE (Hold_fdre_C_D)         0.061     1.954    ctrl_mux3to1_nop6_d_sel_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.954    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 ifetch/sync_pcs_up/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            ifetch/pc_reg/q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.245%)  route 0.117ns (47.755%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.348ns
    Source Clock Delay      (SCD):    1.880ns
    Clock Pessimism Removal (CPR):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X17Y123        net (fo=341, unset)          0.625     1.880    ifetch/sync_pcs_up/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y123        FDRE (Prop_fdre_C_Q)         0.100     1.980    ifetch/sync_pcs_up/q_reg/Q
    SLICE_X14Y130        net (fo=32, unset)           0.117     2.097    pipereg14/out_of_sync
    SLICE_X14Y130        LUT5 (Prop_lut5_I1_O)        0.028     2.125    pipereg14/q[19]_i_1/O
    SLICE_X14Y130        net (fo=1, routed)           0.000     2.125    ifetch/pc_reg/D[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X14Y130        net (fo=341, unset)          0.851     2.348    ifetch/pc_reg/clk_IBUF_BUFG
                         clock pessimism             -0.429     1.918    
    SLICE_X14Y130        FDRE (Hold_fdre_C_D)         0.087     2.005    ifetch/pc_reg/q_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.005    
                         arrival time                           2.125    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 ifetch/pc_reg/q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pipereg3/q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.100ns (51.546%)  route 0.094ns (48.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.345ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X11Y127        net (fo=341, unset)          0.627     1.882    ifetch/pc_reg/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y127        FDRE (Prop_fdre_C_Q)         0.100     1.982    ifetch/pc_reg/q_reg[11]/Q
    SLICE_X13Y127        net (fo=7, unset)            0.094     2.076    pipereg3/D[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X13Y127        net (fo=341, unset)          0.848     2.345    pipereg3/clk_IBUF_BUFG
                         clock pessimism             -0.429     1.915    
    SLICE_X13Y127        FDRE (Hold_fdre_C_D)         0.041     1.956    pipereg3/q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.956    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 ifetch/pc_reg/q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pipereg3/q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.100ns (51.546%)  route 0.094ns (48.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.347ns
    Source Clock Delay      (SCD):    1.887ns
    Clock Pessimism Removal (CPR):    0.449ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X13Y132        net (fo=341, unset)          0.632     1.887    ifetch/pc_reg/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y132        FDRE (Prop_fdre_C_Q)         0.100     1.987    ifetch/pc_reg/q_reg[22]/Q
    SLICE_X12Y129        net (fo=4, unset)            0.094     2.081    pipereg3/D[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X12Y129        net (fo=341, unset)          0.850     2.347    pipereg3/clk_IBUF_BUFG
                         clock pessimism             -0.449     1.897    
    SLICE_X12Y129        FDRE (Hold_fdre_C_D)         0.064     1.961    pipereg3/q_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.961    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 ctrl_logic_unit_op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            ctrl_logic_unit_op_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.128ns (65.979%)  route 0.066ns (34.021%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.345ns
    Source Clock Delay      (SCD):    1.881ns
    Clock Pessimism Removal (CPR):    0.450ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X17Y122        net (fo=341, unset)          0.626     1.881    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y122        FDRE (Prop_fdre_C_Q)         0.100     1.981    ctrl_logic_unit_op_reg[0]/Q
    SLICE_X17Y122        net (fo=33, unset)           0.066     2.047    pipereg11/I11
    SLICE_X17Y122        LUT5 (Prop_lut5_I0_O)        0.028     2.075    pipereg11/ctrl_logic_unit_op[0]_i_1/O
    SLICE_X17Y122        net (fo=1, routed)           0.000     2.075    n_17_pipereg11
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X17Y122        net (fo=341, unset)          0.848     2.345    clk_IBUF_BUFG
                         clock pessimism             -0.450     1.894    
    SLICE_X17Y122        FDRE (Hold_fdre_C_D)         0.061     1.955    ctrl_logic_unit_op_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.955    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 ctrl_mux6to1_ifetch_load_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            ctrl_mux6to1_ifetch_load_sel_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.128ns (65.979%)  route 0.066ns (34.021%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.345ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.449ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X13Y122        net (fo=341, unset)          0.627     1.882    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y122        FDRE (Prop_fdre_C_Q)         0.100     1.982    ctrl_mux6to1_ifetch_load_sel_reg[1]/Q
    SLICE_X13Y122        net (fo=4, unset)            0.066     2.048    pipereg11/I10
    SLICE_X13Y122        LUT6 (Prop_lut6_I5_O)        0.028     2.076    pipereg11/ctrl_mux6to1_ifetch_load_sel[1]_i_1/O
    SLICE_X13Y122        net (fo=1, routed)           0.000     2.076    n_16_pipereg11
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X13Y122        net (fo=341, unset)          0.848     2.345    clk_IBUF_BUFG
                         clock pessimism             -0.449     1.895    
    SLICE_X13Y122        FDRE (Hold_fdre_C_D)         0.061     1.956    ctrl_mux6to1_ifetch_load_sel_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.956    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.120    




