#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Nov 27 13:32:36 2022
# Process ID: 43700
# Current directory: D:/FPGA_study/projects/0001_project_beep
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent50160 D:\FPGA_study\projects\0001_project_beep\0001_project_beep.xpr
# Log file: D:/FPGA_study/projects/0001_project_beep/vivado.log
# Journal file: D:/FPGA_study/projects/0001_project_beep\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FPGA_study/projects/0001_project_beep/0001_project_beep.xpr
update_compile_order -fileset sources_1
file mkdir D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sim_1/new/tb_beep.v w ]
add_files -fileset sim_1 D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sim_1/new/tb_beep.v
update_compile_order -fileset sim_1
launch_simulation
source beep.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_beep [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
synth_design -rtl -name rtl_1
launch_simulation
launch_simulation
source tb_beep.tcl
current_wave_config {Untitled 2}
add_wave {{/tb_beep/u_beep/key_pulse}} 
current_wave_config {Untitled 2}
add_wave {{/tb_beep/u_beep/signal_pwm}} 
current_wave_config {Untitled 2}
add_wave {{/tb_beep/u_beep/beep_flag}} 
current_wave_config {Untitled 2}
add_wave {{/tb_beep/u_beep/duty_cycle}} 
current_wave_config {Untitled 2}
add_wave {{/tb_beep/u_beep/freq_div}} 
current_wave_config {Untitled 2}
add_wave {{/tb_beep/u_beep/TIMEOUT}} 
close_sim
launch_simulation
source tb_beep.tcl
run 20 us
current_wave_config {Untitled 3}
add_wave {{/tb_beep/u_beep/key_pulse}} 
current_wave_config {Untitled 3}
add_wave {{/tb_beep/u_beep/signal_pwm}} 
current_wave_config {Untitled 3}
add_wave {{/tb_beep/u_beep/beep_flag}} 
current_wave_config {Untitled 3}
add_wave {{/tb_beep/u_beep/duty_cycle}} 
current_wave_config {Untitled 3}
add_wave {{/tb_beep/u_beep/freq_div}} 
current_wave_config {Untitled 3}
add_wave {{/tb_beep/u_beep/TIMEOUT}} 
relaunch_sim
run 20 us
current_wave_config {Untitled 3}
add_wave {{/tb_beep/u_beep/u_keypress_1/key_cnt}} 
run all
relaunch_sim
run 20 us
relaunch_sim
run 20 us
relaunch_sim
run 20 us
relaunch_sim
run 20 us
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
run 20 us
run 20 us
run 20 us
relaunch_sim
relaunch_sim
relaunch_sim
run 20 us
run 20 us
run 20 us
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {D:/FPGA_study/projects/0001_project_beep/0001_project_beep.runs/impl_1/beep.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/FPGA_study/projects/0001_project_beep/0001_project_beep.runs/impl_1/beep.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
close_hw
open_hw
close_hw
refresh_design
refresh_design
refresh_design
refresh_design
refresh_design
launch_simulation
launch_simulation
set_property target_simulator ModelSim [current_project]
launch_simulation
set_property compxlib.modelsim_compiled_library_dir D:/Xilinx/Vivado/2018.3/lib [current_project]
launch_simulation
compile_simlib -simulator modelsim -simulator_exec_path {d:/modeltech64_10.4/win64} -family all -language all -library all -dir {D:/Xilinx/Vivado/2018.3/lib}
launch_simulation
launch_simulation
set_property target_simulator XSim [current_project]
launch_simulation
refresh_design
launch_simulation
source tb_beep.tcl
run 20 us
run 20 us
run 20 us
run 20 us
run 20 us
set_property target_simulator ModelSim [current_project]
close_sim
launch_simulation
launch_simulation
relaunch_sim
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
update_compile_order -fileset sources_1
relaunch_sim
export_ip_user_files -of_objects  [get_files D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sources_1/new/pwm.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sources_1/new/keypress.v] -no_script -reset -force -quiet
remove_files  {D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sources_1/new/pwm.v D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sources_1/new/keypress.v}
add_files -norecurse {D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sources_1/new/pwm_gen.v D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sources_1/new/key_press.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
launch_simulation
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {D:/FPGA_study/projects/0001_project_beep/0001_project_beep.runs/impl_1/beep.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/FPGA_study/projects/0001_project_beep/0001_project_beep.runs/impl_1/beep.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
close_hw
relaunch_sim
relaunch_sim
relaunch_sim
launch_simulation
launch_simulation
close_sim
