

================================================================
== Vitis HLS Report for 'sisd'
================================================================
* Date:           Sat Jun 22 22:09:47 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        sisd
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        1|       35|  10.000 ns|  0.350 us|    2|   36|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 40
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 36 37 40 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 
37 --> 38 
38 --> 39 
39 --> 36 
40 --> 36 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.13>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%spectopmodule_ln6 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_7" [sisd/core.cpp:6]   --->   Operation 42 'spectopmodule' 'spectopmodule_ln6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %a"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %a, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %a, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %b"   --->   Operation 46 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_4, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %op"   --->   Operation 49 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %op, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %op, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_6, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (1.00ns)   --->   "%op_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %op"   --->   Operation 53 'read' 'op_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 54 [1/1] (1.00ns)   --->   "%b_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %b"   --->   Operation 54 'read' 'b_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 55 [1/1] (1.00ns)   --->   "%a_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %a"   --->   Operation 55 'read' 'a_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%a_assign = alloca i64 1"   --->   Operation 56 'alloca' 'a_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%b_assign = alloca i64 1"   --->   Operation 57 'alloca' 'b_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%op_assign = alloca i64 1"   --->   Operation 58 'alloca' 'op_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %a_read, i32 %a_assign"   --->   Operation 59 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %b_read, i32 %b_assign"   --->   Operation 60 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %op_read, i32 %op_assign"   --->   Operation 61 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%data_a = load i32 %a_assign" [sisd/core.cpp:24]   --->   Operation 62 'load' 'data_a' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%data_b = load i32 %b_assign" [sisd/core.cpp:25]   --->   Operation 63 'load' 'data_b' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%ALU_operation = load i32 %op_assign" [sisd/core.cpp:27]   --->   Operation 64 'load' 'ALU_operation' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (2.23ns)   --->   "%switch_ln32 = switch i32 %ALU_operation, void %if.end11, i32 0, void %if.then, i32 1, void %if.then2, i32 3, void %if.then5, i32 2, void %if.then8" [sisd/core.cpp:32]   --->   Operation 65 'switch' 'switch_ln32' <Predicate = true> <Delay = 2.23>
ST_1 : Operation 66 [36/36] (4.13ns)   --->   "%data_result_4 = sdiv i32 %data_a, i32 %data_b" [sisd/core.cpp:46]   --->   Operation 66 'sdiv' 'data_result_4' <Predicate = (ALU_operation == 2)> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 4.13>
ST_2 : Operation 67 [35/36] (4.13ns)   --->   "%data_result_4 = sdiv i32 %data_a, i32 %data_b" [sisd/core.cpp:46]   --->   Operation 67 'sdiv' 'data_result_4' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.13>
ST_3 : Operation 68 [34/36] (4.13ns)   --->   "%data_result_4 = sdiv i32 %data_a, i32 %data_b" [sisd/core.cpp:46]   --->   Operation 68 'sdiv' 'data_result_4' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.13>
ST_4 : Operation 69 [33/36] (4.13ns)   --->   "%data_result_4 = sdiv i32 %data_a, i32 %data_b" [sisd/core.cpp:46]   --->   Operation 69 'sdiv' 'data_result_4' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.13>
ST_5 : Operation 70 [32/36] (4.13ns)   --->   "%data_result_4 = sdiv i32 %data_a, i32 %data_b" [sisd/core.cpp:46]   --->   Operation 70 'sdiv' 'data_result_4' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.13>
ST_6 : Operation 71 [31/36] (4.13ns)   --->   "%data_result_4 = sdiv i32 %data_a, i32 %data_b" [sisd/core.cpp:46]   --->   Operation 71 'sdiv' 'data_result_4' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.13>
ST_7 : Operation 72 [30/36] (4.13ns)   --->   "%data_result_4 = sdiv i32 %data_a, i32 %data_b" [sisd/core.cpp:46]   --->   Operation 72 'sdiv' 'data_result_4' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.13>
ST_8 : Operation 73 [29/36] (4.13ns)   --->   "%data_result_4 = sdiv i32 %data_a, i32 %data_b" [sisd/core.cpp:46]   --->   Operation 73 'sdiv' 'data_result_4' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.13>
ST_9 : Operation 74 [28/36] (4.13ns)   --->   "%data_result_4 = sdiv i32 %data_a, i32 %data_b" [sisd/core.cpp:46]   --->   Operation 74 'sdiv' 'data_result_4' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.13>
ST_10 : Operation 75 [27/36] (4.13ns)   --->   "%data_result_4 = sdiv i32 %data_a, i32 %data_b" [sisd/core.cpp:46]   --->   Operation 75 'sdiv' 'data_result_4' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.13>
ST_11 : Operation 76 [26/36] (4.13ns)   --->   "%data_result_4 = sdiv i32 %data_a, i32 %data_b" [sisd/core.cpp:46]   --->   Operation 76 'sdiv' 'data_result_4' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.13>
ST_12 : Operation 77 [25/36] (4.13ns)   --->   "%data_result_4 = sdiv i32 %data_a, i32 %data_b" [sisd/core.cpp:46]   --->   Operation 77 'sdiv' 'data_result_4' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.13>
ST_13 : Operation 78 [24/36] (4.13ns)   --->   "%data_result_4 = sdiv i32 %data_a, i32 %data_b" [sisd/core.cpp:46]   --->   Operation 78 'sdiv' 'data_result_4' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.13>
ST_14 : Operation 79 [23/36] (4.13ns)   --->   "%data_result_4 = sdiv i32 %data_a, i32 %data_b" [sisd/core.cpp:46]   --->   Operation 79 'sdiv' 'data_result_4' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.13>
ST_15 : Operation 80 [22/36] (4.13ns)   --->   "%data_result_4 = sdiv i32 %data_a, i32 %data_b" [sisd/core.cpp:46]   --->   Operation 80 'sdiv' 'data_result_4' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.13>
ST_16 : Operation 81 [21/36] (4.13ns)   --->   "%data_result_4 = sdiv i32 %data_a, i32 %data_b" [sisd/core.cpp:46]   --->   Operation 81 'sdiv' 'data_result_4' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 4.13>
ST_17 : Operation 82 [20/36] (4.13ns)   --->   "%data_result_4 = sdiv i32 %data_a, i32 %data_b" [sisd/core.cpp:46]   --->   Operation 82 'sdiv' 'data_result_4' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 4.13>
ST_18 : Operation 83 [19/36] (4.13ns)   --->   "%data_result_4 = sdiv i32 %data_a, i32 %data_b" [sisd/core.cpp:46]   --->   Operation 83 'sdiv' 'data_result_4' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 4.13>
ST_19 : Operation 84 [18/36] (4.13ns)   --->   "%data_result_4 = sdiv i32 %data_a, i32 %data_b" [sisd/core.cpp:46]   --->   Operation 84 'sdiv' 'data_result_4' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 4.13>
ST_20 : Operation 85 [17/36] (4.13ns)   --->   "%data_result_4 = sdiv i32 %data_a, i32 %data_b" [sisd/core.cpp:46]   --->   Operation 85 'sdiv' 'data_result_4' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 4.13>
ST_21 : Operation 86 [16/36] (4.13ns)   --->   "%data_result_4 = sdiv i32 %data_a, i32 %data_b" [sisd/core.cpp:46]   --->   Operation 86 'sdiv' 'data_result_4' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 4.13>
ST_22 : Operation 87 [15/36] (4.13ns)   --->   "%data_result_4 = sdiv i32 %data_a, i32 %data_b" [sisd/core.cpp:46]   --->   Operation 87 'sdiv' 'data_result_4' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 4.13>
ST_23 : Operation 88 [14/36] (4.13ns)   --->   "%data_result_4 = sdiv i32 %data_a, i32 %data_b" [sisd/core.cpp:46]   --->   Operation 88 'sdiv' 'data_result_4' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 4.13>
ST_24 : Operation 89 [13/36] (4.13ns)   --->   "%data_result_4 = sdiv i32 %data_a, i32 %data_b" [sisd/core.cpp:46]   --->   Operation 89 'sdiv' 'data_result_4' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 4.13>
ST_25 : Operation 90 [12/36] (4.13ns)   --->   "%data_result_4 = sdiv i32 %data_a, i32 %data_b" [sisd/core.cpp:46]   --->   Operation 90 'sdiv' 'data_result_4' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 4.13>
ST_26 : Operation 91 [11/36] (4.13ns)   --->   "%data_result_4 = sdiv i32 %data_a, i32 %data_b" [sisd/core.cpp:46]   --->   Operation 91 'sdiv' 'data_result_4' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 4.13>
ST_27 : Operation 92 [10/36] (4.13ns)   --->   "%data_result_4 = sdiv i32 %data_a, i32 %data_b" [sisd/core.cpp:46]   --->   Operation 92 'sdiv' 'data_result_4' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 4.13>
ST_28 : Operation 93 [9/36] (4.13ns)   --->   "%data_result_4 = sdiv i32 %data_a, i32 %data_b" [sisd/core.cpp:46]   --->   Operation 93 'sdiv' 'data_result_4' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 4.13>
ST_29 : Operation 94 [8/36] (4.13ns)   --->   "%data_result_4 = sdiv i32 %data_a, i32 %data_b" [sisd/core.cpp:46]   --->   Operation 94 'sdiv' 'data_result_4' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 4.13>
ST_30 : Operation 95 [7/36] (4.13ns)   --->   "%data_result_4 = sdiv i32 %data_a, i32 %data_b" [sisd/core.cpp:46]   --->   Operation 95 'sdiv' 'data_result_4' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 4.13>
ST_31 : Operation 96 [6/36] (4.13ns)   --->   "%data_result_4 = sdiv i32 %data_a, i32 %data_b" [sisd/core.cpp:46]   --->   Operation 96 'sdiv' 'data_result_4' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 4.13>
ST_32 : Operation 97 [5/36] (4.13ns)   --->   "%data_result_4 = sdiv i32 %data_a, i32 %data_b" [sisd/core.cpp:46]   --->   Operation 97 'sdiv' 'data_result_4' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 4.13>
ST_33 : Operation 98 [4/36] (4.13ns)   --->   "%data_result_4 = sdiv i32 %data_a, i32 %data_b" [sisd/core.cpp:46]   --->   Operation 98 'sdiv' 'data_result_4' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 4.13>
ST_34 : Operation 99 [3/36] (4.13ns)   --->   "%data_result_4 = sdiv i32 %data_a, i32 %data_b" [sisd/core.cpp:46]   --->   Operation 99 'sdiv' 'data_result_4' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 4.13>
ST_35 : Operation 100 [2/36] (4.13ns)   --->   "%data_result_4 = sdiv i32 %data_a, i32 %data_b" [sisd/core.cpp:46]   --->   Operation 100 'sdiv' 'data_result_4' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 5.96>
ST_36 : Operation 101 [1/36] (4.13ns)   --->   "%data_result_4 = sdiv i32 %data_a, i32 %data_b" [sisd/core.cpp:46]   --->   Operation 101 'sdiv' 'data_result_4' <Predicate = (ALU_operation == 2)> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 102 [1/1] (1.82ns)   --->   "%br_ln46 = br void %if.end11" [sisd/core.cpp:46]   --->   Operation 102 'br' 'br_ln46' <Predicate = (ALU_operation == 2)> <Delay = 1.82>
ST_36 : Operation 103 [1/1] (0.00ns)   --->   "%data_result_3 = phi i32 %data_result, void %if.then, i32 %data_result_1, void %if.then2, i32 %data_result_2, void %if.then5, i32 %data_result_4, void %if.then8, i32 0, void %entry"   --->   Operation 103 'phi' 'data_result_3' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 104 [1/1] (0.00ns)   --->   "%ret_ln52 = ret i32 %data_result_3" [sisd/core.cpp:52]   --->   Operation 104 'ret' 'ret_ln52' <Predicate = true> <Delay = 0.00>

State 37 <SV = 32> <Delay = 6.91>
ST_37 : Operation 105 [2/2] (6.91ns)   --->   "%data_result_2 = mul i32 %data_b, i32 %data_a" [sisd/core.cpp:42]   --->   Operation 105 'mul' 'data_result_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 33> <Delay = 6.91>
ST_38 : Operation 106 [1/2] (6.91ns)   --->   "%data_result_2 = mul i32 %data_b, i32 %data_a" [sisd/core.cpp:42]   --->   Operation 106 'mul' 'data_result_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 34> <Delay = 1.82>
ST_39 : Operation 107 [1/1] (1.82ns)   --->   "%br_ln42 = br void %if.end11" [sisd/core.cpp:42]   --->   Operation 107 'br' 'br_ln42' <Predicate = true> <Delay = 1.82>

State 40 <SV = 32> <Delay = 4.37>
ST_40 : Operation 108 [1/1] (2.55ns)   --->   "%data_result_1 = sub i32 %data_a, i32 %data_b" [sisd/core.cpp:38]   --->   Operation 108 'sub' 'data_result_1' <Predicate = (ALU_operation == 1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 109 [1/1] (1.82ns)   --->   "%br_ln38 = br void %if.end11" [sisd/core.cpp:38]   --->   Operation 109 'br' 'br_ln38' <Predicate = (ALU_operation == 1)> <Delay = 1.82>
ST_40 : Operation 110 [1/1] (2.55ns)   --->   "%data_result = add i32 %data_b, i32 %data_a" [sisd/core.cpp:34]   --->   Operation 110 'add' 'data_result' <Predicate = (ALU_operation == 0)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 111 [1/1] (1.82ns)   --->   "%br_ln34 = br void %if.end11" [sisd/core.cpp:34]   --->   Operation 111 'br' 'br_ln34' <Predicate = (ALU_operation == 0)> <Delay = 1.82>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.135ns
The critical path consists of the following:
	s_axi read operation ('b') on port 'b' [17]  (1.000 ns)
	'store' operation 0 bit ('store_ln0') of variable 'b' on local variable 'b' [23]  (0.000 ns)
	'load' operation 32 bit ('data_b', sisd/core.cpp:25) on local variable 'b' [26]  (0.000 ns)
	'sdiv' operation 32 bit ('data_result', sisd/core.cpp:46) [30]  (4.135 ns)

 <State 2>: 4.135ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('data_result', sisd/core.cpp:46) [30]  (4.135 ns)

 <State 3>: 4.135ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('data_result', sisd/core.cpp:46) [30]  (4.135 ns)

 <State 4>: 4.135ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('data_result', sisd/core.cpp:46) [30]  (4.135 ns)

 <State 5>: 4.135ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('data_result', sisd/core.cpp:46) [30]  (4.135 ns)

 <State 6>: 4.135ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('data_result', sisd/core.cpp:46) [30]  (4.135 ns)

 <State 7>: 4.135ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('data_result', sisd/core.cpp:46) [30]  (4.135 ns)

 <State 8>: 4.135ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('data_result', sisd/core.cpp:46) [30]  (4.135 ns)

 <State 9>: 4.135ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('data_result', sisd/core.cpp:46) [30]  (4.135 ns)

 <State 10>: 4.135ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('data_result', sisd/core.cpp:46) [30]  (4.135 ns)

 <State 11>: 4.135ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('data_result', sisd/core.cpp:46) [30]  (4.135 ns)

 <State 12>: 4.135ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('data_result', sisd/core.cpp:46) [30]  (4.135 ns)

 <State 13>: 4.135ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('data_result', sisd/core.cpp:46) [30]  (4.135 ns)

 <State 14>: 4.135ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('data_result', sisd/core.cpp:46) [30]  (4.135 ns)

 <State 15>: 4.135ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('data_result', sisd/core.cpp:46) [30]  (4.135 ns)

 <State 16>: 4.135ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('data_result', sisd/core.cpp:46) [30]  (4.135 ns)

 <State 17>: 4.135ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('data_result', sisd/core.cpp:46) [30]  (4.135 ns)

 <State 18>: 4.135ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('data_result', sisd/core.cpp:46) [30]  (4.135 ns)

 <State 19>: 4.135ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('data_result', sisd/core.cpp:46) [30]  (4.135 ns)

 <State 20>: 4.135ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('data_result', sisd/core.cpp:46) [30]  (4.135 ns)

 <State 21>: 4.135ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('data_result', sisd/core.cpp:46) [30]  (4.135 ns)

 <State 22>: 4.135ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('data_result', sisd/core.cpp:46) [30]  (4.135 ns)

 <State 23>: 4.135ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('data_result', sisd/core.cpp:46) [30]  (4.135 ns)

 <State 24>: 4.135ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('data_result', sisd/core.cpp:46) [30]  (4.135 ns)

 <State 25>: 4.135ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('data_result', sisd/core.cpp:46) [30]  (4.135 ns)

 <State 26>: 4.135ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('data_result', sisd/core.cpp:46) [30]  (4.135 ns)

 <State 27>: 4.135ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('data_result', sisd/core.cpp:46) [30]  (4.135 ns)

 <State 28>: 4.135ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('data_result', sisd/core.cpp:46) [30]  (4.135 ns)

 <State 29>: 4.135ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('data_result', sisd/core.cpp:46) [30]  (4.135 ns)

 <State 30>: 4.135ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('data_result', sisd/core.cpp:46) [30]  (4.135 ns)

 <State 31>: 4.135ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('data_result', sisd/core.cpp:46) [30]  (4.135 ns)

 <State 32>: 4.135ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('data_result', sisd/core.cpp:46) [30]  (4.135 ns)

 <State 33>: 4.135ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('data_result', sisd/core.cpp:46) [30]  (4.135 ns)

 <State 34>: 4.135ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('data_result', sisd/core.cpp:46) [30]  (4.135 ns)

 <State 35>: 4.135ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('data_result', sisd/core.cpp:46) [30]  (4.135 ns)

 <State 36>: 5.962ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('data_result', sisd/core.cpp:46) [30]  (4.135 ns)
	multiplexor before 'phi' operation 32 bit ('data_result') with incoming values : ('data_result', sisd/core.cpp:46) ('data_result', sisd/core.cpp:42) ('data_result', sisd/core.cpp:38) ('data_result', sisd/core.cpp:34) [42]  (1.827 ns)
	'phi' operation 32 bit ('data_result') with incoming values : ('data_result', sisd/core.cpp:46) ('data_result', sisd/core.cpp:42) ('data_result', sisd/core.cpp:38) ('data_result', sisd/core.cpp:34) [42]  (0.000 ns)

 <State 37>: 6.912ns
The critical path consists of the following:
	'mul' operation 32 bit ('data_result', sisd/core.cpp:42) [33]  (6.912 ns)

 <State 38>: 6.912ns
The critical path consists of the following:
	'mul' operation 32 bit ('data_result', sisd/core.cpp:42) [33]  (6.912 ns)

 <State 39>: 1.827ns
The critical path consists of the following:
	multiplexor before 'phi' operation 32 bit ('data_result') with incoming values : ('data_result', sisd/core.cpp:46) ('data_result', sisd/core.cpp:42) ('data_result', sisd/core.cpp:38) ('data_result', sisd/core.cpp:34) [42]  (1.827 ns)

 <State 40>: 4.379ns
The critical path consists of the following:
	'sub' operation 32 bit ('data_result', sisd/core.cpp:38) [36]  (2.552 ns)
	multiplexor before 'phi' operation 32 bit ('data_result') with incoming values : ('data_result', sisd/core.cpp:46) ('data_result', sisd/core.cpp:42) ('data_result', sisd/core.cpp:38) ('data_result', sisd/core.cpp:34) [42]  (1.827 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
