From 7c35a5ac276070b0d6e6d809839db59c3a5b1aeb Mon Sep 17 00:00:00 2001
From: Wyon Bi <bivvy.bi@rock-chips.com>
Date: Tue, 5 Jan 2021 07:21:46 +0000
Subject: [PATCH] clk/rockchip/regmap: rk628: Add CLK_SET_RATE_PARENT flag to
 clk_hdmirx_aud

Change-Id: I368512b92f5c5068a4f1b9b3c03e82cd5702a05b
Signed-off-by: Wyon Bi <bivvy.bi@rock-chips.com>
---
 drivers/clk/rockchip/regmap/clk-rk628.c | 4 ++--
 1 file changed, 2 insertions(+), 2 deletions(-)

diff --git a/drivers/clk/rockchip/regmap/clk-rk628.c b/drivers/clk/rockchip/regmap/clk-rk628.c
index 46fed12ca385..4c3a9eac0e0c 100644
--- a/drivers/clk/rockchip/regmap/clk-rk628.c
+++ b/drivers/clk/rockchip/regmap/clk-rk628.c
@@ -97,7 +97,7 @@ static const struct clk_mux_data rk628_clk_muxes[] = {
 	    0),
 	MUX(CGU_CLK_GPLL_MUX, CNAME("clk_gpll_mux"), mux_gpll_osc_p,
 	    CRU_MODE_CON, 2, 1,
-	    0),
+	    CLK_SET_RATE_NO_REPARENT | CLK_SET_RATE_PARENT),
 };
 
 static const struct clk_gate_data rk628_clk_gates[] = {
@@ -174,7 +174,7 @@ static const struct clk_composite_data rk628_clk_composites[] = {
 		  CRU_CLKSEL_CON05, 15, 1,
 		  CRU_CLKSEL_CON05, 6, 8,
 		  CRU_GATE_CON02, 10,
-		  0),
+		  CLK_SET_RATE_NO_REPARENT | CLK_SET_RATE_PARENT),
 	COMPOSITE_FRAC_NOMUX(CGU_CLK_HDMIRX_CEC, CNAME("clk_hdmirx_cec"), "xin_osc0_func",
 			     CRU_CLKSEL_CON12,
 			     CRU_GATE_CON01, 15,
-- 
2.35.3

