{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1650157293893 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650157293903 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 16 20:01:33 2022 " "Processing started: Sat Apr 16 20:01:33 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650157293903 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157293903 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 385_acc -c 385_acc " "Command: quartus_map --read_settings_files=on --write_settings_files=off 385_acc -c 385_acc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157293903 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1650157295234 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1650157295234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "385_code/corruptedl_ball.sv 1 1 " "Found 1 design units, including 1 entities, in source file 385_code/corruptedl_ball.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ball_two " "Found entity 1: ball_two" {  } { { "385_code/corruptedl_ball.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/corruptedl_ball.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157304595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157304595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "385_code/extra/ball.sv 1 1 " "Found 1 design units, including 1 entities, in source file 385_code/extra/ball.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ball " "Found entity 1: ball" {  } { { "385_code/extra/ball.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/extra/ball.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157304601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157304601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/final_project_platform.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/final_project_platform.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform " "Found entity 1: final_project_platform" {  } { { "final_project_platform/synthesis/final_project_platform.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/final_project_platform.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157304606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157304606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "final_project_platform/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157304610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157304610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "final_project_platform/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157304614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157304614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_irq_mapper " "Found entity 1: final_project_platform_irq_mapper" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_irq_mapper.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157304618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157304618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_mm_interconnect_0 " "Found entity 1: final_project_platform_mm_interconnect_0" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157304634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157304634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter_005.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter_005.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_mm_interconnect_0_avalon_st_adapter_005 " "Found entity 1: final_project_platform_mm_interconnect_0_avalon_st_adapter_005" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter_005.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter_005.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157304638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157304638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 " "Found entity 1: final_project_platform_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157304643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157304643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_mm_interconnect_0_avalon_st_adapter " "Found entity 1: final_project_platform_mm_interconnect_0_avalon_st_adapter" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157304647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157304647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: final_project_platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157304652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157304652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "final_project_platform/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157304655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157304655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "final_project_platform/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157304659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157304659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "final_project_platform/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157304663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157304663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "final_project_platform/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157304667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157304667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157304673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157304673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157304677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157304677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157304681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157304681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_mm_interconnect_0_rsp_mux " "Found entity 1: final_project_platform_mm_interconnect_0_rsp_mux" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157304687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157304687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file final_project_platform/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157304692 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157304692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157304692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_mm_interconnect_0_rsp_demux " "Found entity 1: final_project_platform_mm_interconnect_0_rsp_demux" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157304696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157304696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_mm_interconnect_0_cmd_mux " "Found entity 1: final_project_platform_mm_interconnect_0_cmd_mux" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157304700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157304700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_mm_interconnect_0_cmd_demux " "Found entity 1: final_project_platform_mm_interconnect_0_cmd_demux" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157304705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157304705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157304709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157304709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157304713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157304713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157304722 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157304722 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157304722 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157304722 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157304722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157304722 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1650157304728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157304730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157304730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "final_project_platform/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157304734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157304734 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "final_project_platform/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1650157304738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "final_project_platform/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157304739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157304739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "final_project_platform/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157304743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157304743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "final_project_platform/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157304748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157304748 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_project_platform_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at final_project_platform_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1650157304751 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_project_platform_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at final_project_platform_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1650157304751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_mm_interconnect_0_router_007_default_decode " "Found entity 1: final_project_platform_mm_interconnect_0_router_007_default_decode" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157304754 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_platform_mm_interconnect_0_router_007 " "Found entity 2: final_project_platform_mm_interconnect_0_router_007" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157304754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157304754 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_project_platform_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at final_project_platform_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1650157304757 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_project_platform_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at final_project_platform_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1650157304757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_mm_interconnect_0_router_002_default_decode " "Found entity 1: final_project_platform_mm_interconnect_0_router_002_default_decode" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157304759 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_platform_mm_interconnect_0_router_002 " "Found entity 2: final_project_platform_mm_interconnect_0_router_002" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157304759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157304759 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_project_platform_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at final_project_platform_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1650157304762 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_project_platform_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at final_project_platform_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1650157304763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_mm_interconnect_0_router_default_decode " "Found entity 1: final_project_platform_mm_interconnect_0_router_default_decode" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157304765 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_platform_mm_interconnect_0_router " "Found entity 2: final_project_platform_mm_interconnect_0_router" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157304765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157304765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "final_project_platform/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157304771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157304771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157304777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157304777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157304781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157304781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157304786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157304786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157304791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157304791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_usb_rst.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_usb_rst.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_usb_rst " "Found entity 1: final_project_platform_usb_rst" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_usb_rst.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_usb_rst.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157304797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157304797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_usb_gpx.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_usb_gpx.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_usb_gpx " "Found entity 1: final_project_platform_usb_gpx" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_usb_gpx.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_usb_gpx.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157304802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157304802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_timer " "Found entity 1: final_project_platform_timer" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_timer.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157304808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157304808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_sysid_qsys_0 " "Found entity 1: final_project_platform_sysid_qsys_0" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_sysid_qsys_0.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157304813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157304813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_spi_0.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_spi_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_spi_0 " "Found entity 1: final_project_platform_spi_0" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_spi_0.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_spi_0.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157304819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157304819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_sdram_pll_dffpipe_l2c " "Found entity 1: final_project_platform_sdram_pll_dffpipe_l2c" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157304829 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_platform_sdram_pll_stdsync_sv6 " "Found entity 2: final_project_platform_sdram_pll_stdsync_sv6" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157304829 ""} { "Info" "ISGN_ENTITY_NAME" "3 final_project_platform_sdram_pll_altpll_vg92 " "Found entity 3: final_project_platform_sdram_pll_altpll_vg92" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157304829 ""} { "Info" "ISGN_ENTITY_NAME" "4 final_project_platform_sdram_pll " "Found entity 4: final_project_platform_sdram_pll" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157304829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157304829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_sdram_input_efifo_module " "Found entity 1: final_project_platform_sdram_input_efifo_module" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_sdram.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157304837 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_platform_sdram " "Found entity 2: final_project_platform_sdram" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_sdram.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157304837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157304837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_onchip_memory2_0 " "Found entity 1: final_project_platform_onchip_memory2_0" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_onchip_memory2_0.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157304843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157304843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_nios2_gen2_0 " "Found entity 1: final_project_platform_nios2_gen2_0" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157304848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157304848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: final_project_platform_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157304888 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_platform_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: final_project_platform_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157304888 ""} { "Info" "ISGN_ENTITY_NAME" "3 final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157304888 ""} { "Info" "ISGN_ENTITY_NAME" "4 final_project_platform_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: final_project_platform_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157304888 ""} { "Info" "ISGN_ENTITY_NAME" "5 final_project_platform_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: final_project_platform_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157304888 ""} { "Info" "ISGN_ENTITY_NAME" "6 final_project_platform_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: final_project_platform_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157304888 ""} { "Info" "ISGN_ENTITY_NAME" "7 final_project_platform_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: final_project_platform_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157304888 ""} { "Info" "ISGN_ENTITY_NAME" "8 final_project_platform_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: final_project_platform_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157304888 ""} { "Info" "ISGN_ENTITY_NAME" "9 final_project_platform_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: final_project_platform_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157304888 ""} { "Info" "ISGN_ENTITY_NAME" "10 final_project_platform_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: final_project_platform_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157304888 ""} { "Info" "ISGN_ENTITY_NAME" "11 final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157304888 ""} { "Info" "ISGN_ENTITY_NAME" "12 final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157304888 ""} { "Info" "ISGN_ENTITY_NAME" "13 final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157304888 ""} { "Info" "ISGN_ENTITY_NAME" "14 final_project_platform_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: final_project_platform_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157304888 ""} { "Info" "ISGN_ENTITY_NAME" "15 final_project_platform_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: final_project_platform_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157304888 ""} { "Info" "ISGN_ENTITY_NAME" "16 final_project_platform_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: final_project_platform_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157304888 ""} { "Info" "ISGN_ENTITY_NAME" "17 final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157304888 ""} { "Info" "ISGN_ENTITY_NAME" "18 final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157304888 ""} { "Info" "ISGN_ENTITY_NAME" "19 final_project_platform_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: final_project_platform_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157304888 ""} { "Info" "ISGN_ENTITY_NAME" "20 final_project_platform_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: final_project_platform_nios2_gen2_0_cpu_nios2_oci" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157304888 ""} { "Info" "ISGN_ENTITY_NAME" "21 final_project_platform_nios2_gen2_0_cpu " "Found entity 21: final_project_platform_nios2_gen2_0_cpu" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157304888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157304888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: final_project_platform_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157304895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157304895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: final_project_platform_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157304902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157304902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157304908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157304908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_nios2_gen2_0_cpu_test_bench " "Found entity 1: final_project_platform_nios2_gen2_0_cpu_test_bench" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157304915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157304915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_leds_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_leds_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_leds_pio " "Found entity 1: final_project_platform_leds_pio" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_leds_pio.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_leds_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157304921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157304921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_keycode.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_keycode.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_keycode " "Found entity 1: final_project_platform_keycode" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_keycode.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_keycode.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157304927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157304927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_key.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_key " "Found entity 1: final_project_platform_key" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_key.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157304934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157304934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_jtag_uart_0_sim_scfifo_w " "Found entity 1: final_project_platform_jtag_uart_0_sim_scfifo_w" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157304947 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_platform_jtag_uart_0_scfifo_w " "Found entity 2: final_project_platform_jtag_uart_0_scfifo_w" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157304947 ""} { "Info" "ISGN_ENTITY_NAME" "3 final_project_platform_jtag_uart_0_sim_scfifo_r " "Found entity 3: final_project_platform_jtag_uart_0_sim_scfifo_r" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157304947 ""} { "Info" "ISGN_ENTITY_NAME" "4 final_project_platform_jtag_uart_0_scfifo_r " "Found entity 4: final_project_platform_jtag_uart_0_scfifo_r" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157304947 ""} { "Info" "ISGN_ENTITY_NAME" "5 final_project_platform_jtag_uart_0 " "Found entity 5: final_project_platform_jtag_uart_0" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157304947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157304947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_hex_digits_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_hex_digits_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_hex_digits_pio " "Found entity 1: final_project_platform_hex_digits_pio" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_hex_digits_pio.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_hex_digits_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157304953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157304953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_sw.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_sw.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_SW " "Found entity 1: final_project_platform_SW" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_SW.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_SW.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157304959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157304959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "385_code/final385_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file 385_code/final385_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final385_top " "Found entity 1: final385_top" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157304966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157304966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "385_code/vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file 385_code/vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "385_code/VGA_controller.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/VGA_controller.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157304973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157304973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "385_code/color_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file 385_code/color_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 color_mapper " "Found entity 1: color_mapper" {  } { { "385_code/Color_Mapper.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/Color_Mapper.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157304980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157304980 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1650157304983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157304988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157304988 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "spi_clk SPI_CLK spi_control.v(12) " "Verilog HDL Declaration information at spi_control.v(12): object \"spi_clk\" differs only in case from object \"SPI_CLK\" in the same scope" {  } { { "spi_control.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/spi_control.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1650157304991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_control.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_control " "Found entity 1: spi_control" {  } { { "spi_control.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/spi_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157304996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157304996 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "spi_clk SPI_CLK spi_serdes.v(4) " "Verilog HDL Declaration information at spi_serdes.v(4): object \"spi_clk\" differs only in case from object \"SPI_CLK\" in the same scope" {  } { { "spi_serdes.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/spi_serdes.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1650157304999 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "READ read spi_serdes.v(24) " "Verilog HDL Declaration information at spi_serdes.v(24): object \"READ\" differs only in case from object \"read\" in the same scope" {  } { { "spi_serdes.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/spi_serdes.v" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1650157304999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_serdes.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_serdes.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_serdes " "Found entity 1: spi_serdes" {  } { { "spi_serdes.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/spi_serdes.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157305003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157305003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip.v 1 1 " "Found 1 design units, including 1 entities, in source file ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip " "Found entity 1: ip" {  } { { "ip.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/ip.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157305011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157305011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "385_code/obstacle.sv 1 1 " "Found 1 design units, including 1 entities, in source file 385_code/obstacle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 obstacle " "Found entity 1: obstacle" {  } { { "385_code/obstacle.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/obstacle.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157305019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157305019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "385_code/gamefsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file 385_code/gamefsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gameFSM " "Found entity 1: gameFSM" {  } { { "385_code/gameFSM.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/gameFSM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157305026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157305026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "385_code/bullet.sv 1 1 " "Found 1 design units, including 1 entities, in source file 385_code/bullet.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bullet " "Found entity 1: bullet" {  } { { "385_code/bullet.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/bullet.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157305034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157305034 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_project_platform_sdram.v(318) " "Verilog HDL or VHDL warning at final_project_platform_sdram.v(318): conditional expression evaluates to a constant" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_sdram.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1650157305050 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_project_platform_sdram.v(328) " "Verilog HDL or VHDL warning at final_project_platform_sdram.v(328): conditional expression evaluates to a constant" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_sdram.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1650157305050 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_project_platform_sdram.v(338) " "Verilog HDL or VHDL warning at final_project_platform_sdram.v(338): conditional expression evaluates to a constant" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_sdram.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1650157305050 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_project_platform_sdram.v(682) " "Verilog HDL or VHDL warning at final_project_platform_sdram.v(682): conditional expression evaluates to a constant" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_sdram.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1650157305051 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_project_platform_spi_0.v(402) " "Verilog HDL or VHDL warning at final_project_platform_spi_0.v(402): conditional expression evaluates to a constant" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_spi_0.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_spi_0.v" 402 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1650157305052 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "final385_top " "Elaborating entity \"final385_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1650157305348 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0\[7\] final385_top.sv(77) " "Output port \"HEX0\[7\]\" at final385_top.sv(77) has no driver" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 77 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1650157305352 "|final385_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1\[7\] final385_top.sv(78) " "Output port \"HEX1\[7\]\" at final385_top.sv(78) has no driver" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 78 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1650157305352 "|final385_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2\[7\] final385_top.sv(79) " "Output port \"HEX2\[7\]\" at final385_top.sv(79) has no driver" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 79 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1650157305352 "|final385_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3\[7\] final385_top.sv(80) " "Output port \"HEX3\[7\]\" at final385_top.sv(80) has no driver" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 80 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1650157305352 "|final385_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4\[7\] final385_top.sv(81) " "Output port \"HEX4\[7\]\" at final385_top.sv(81) has no driver" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 81 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1650157305352 "|final385_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5\[7\] final385_top.sv(82) " "Output port \"HEX5\[7\]\" at final385_top.sv(82) has no driver" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 82 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1650157305352 "|final385_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GSENSOR_CS_N final385_top.sv(107) " "Output port \"GSENSOR_CS_N\" at final385_top.sv(107) has no driver" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 107 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1650157305352 "|final385_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GSENSOR_SCLK final385_top.sv(109) " "Output port \"GSENSOR_SCLK\" at final385_top.sv(109) has no driver" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 109 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1650157305352 "|final385_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:hexs\[0\] " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:hexs\[0\]\"" {  } { { "385_code/final385_top.sv" "hexs\[0\]" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157305375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform final_project_platform:u0 " "Elaborating entity \"final_project_platform\" for hierarchy \"final_project_platform:u0\"" {  } { { "385_code/final385_top.sv" "u0" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157305405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_SW final_project_platform:u0\|final_project_platform_SW:sw " "Elaborating entity \"final_project_platform_SW\" for hierarchy \"final_project_platform:u0\|final_project_platform_SW:sw\"" {  } { { "final_project_platform/synthesis/final_project_platform.v" "sw" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/final_project_platform.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157305444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_hex_digits_pio final_project_platform:u0\|final_project_platform_hex_digits_pio:hex_digits_pio " "Elaborating entity \"final_project_platform_hex_digits_pio\" for hierarchy \"final_project_platform:u0\|final_project_platform_hex_digits_pio:hex_digits_pio\"" {  } { { "final_project_platform/synthesis/final_project_platform.v" "hex_digits_pio" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/final_project_platform.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157305459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_jtag_uart_0 final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"final_project_platform_jtag_uart_0\" for hierarchy \"final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\"" {  } { { "final_project_platform/synthesis/final_project_platform.v" "jtag_uart_0" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/final_project_platform.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157305473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_jtag_uart_0_scfifo_w final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|final_project_platform_jtag_uart_0_scfifo_w:the_final_project_platform_jtag_uart_0_scfifo_w " "Elaborating entity \"final_project_platform_jtag_uart_0_scfifo_w\" for hierarchy \"final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|final_project_platform_jtag_uart_0_scfifo_w:the_final_project_platform_jtag_uart_0_scfifo_w\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" "the_final_project_platform_jtag_uart_0_scfifo_w" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157305490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|final_project_platform_jtag_uart_0_scfifo_w:the_final_project_platform_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|final_project_platform_jtag_uart_0_scfifo_w:the_final_project_platform_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" "wfifo" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157305716 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|final_project_platform_jtag_uart_0_scfifo_w:the_final_project_platform_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|final_project_platform_jtag_uart_0_scfifo_w:the_final_project_platform_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157305725 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|final_project_platform_jtag_uart_0_scfifo_w:the_final_project_platform_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|final_project_platform_jtag_uart_0_scfifo_w:the_final_project_platform_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157305725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157305725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157305725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157305725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157305725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157305725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157305725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157305725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157305725 ""}  } { { "final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1650157305725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/db/scfifo_9621.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157305785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157305785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|final_project_platform_jtag_uart_0_scfifo_w:the_final_project_platform_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|final_project_platform_jtag_uart_0_scfifo_w:the_final_project_platform_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157305790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/db/a_dpfifo_bb01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157305818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157305818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|final_project_platform_jtag_uart_0_scfifo_w:the_final_project_platform_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|final_project_platform_jtag_uart_0_scfifo_w:the_final_project_platform_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/db/scfifo_9621.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157305824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157305852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157305852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|final_project_platform_jtag_uart_0_scfifo_w:the_final_project_platform_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|final_project_platform_jtag_uart_0_scfifo_w:the_final_project_platform_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/db/a_dpfifo_bb01.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157305860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/db/cntr_337.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157305916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157305916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|final_project_platform_jtag_uart_0_scfifo_w:the_final_project_platform_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|final_project_platform_jtag_uart_0_scfifo_w:the_final_project_platform_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157305926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/db/altsyncram_dtn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157305985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157305985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|final_project_platform_jtag_uart_0_scfifo_w:the_final_project_platform_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|final_project_platform_jtag_uart_0_scfifo_w:the_final_project_platform_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157305993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/db/cntr_n2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157306052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157306052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|final_project_platform_jtag_uart_0_scfifo_w:the_final_project_platform_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|final_project_platform_jtag_uart_0_scfifo_w:the_final_project_platform_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157306060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_jtag_uart_0_scfifo_r final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|final_project_platform_jtag_uart_0_scfifo_r:the_final_project_platform_jtag_uart_0_scfifo_r " "Elaborating entity \"final_project_platform_jtag_uart_0_scfifo_r\" for hierarchy \"final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|final_project_platform_jtag_uart_0_scfifo_r:the_final_project_platform_jtag_uart_0_scfifo_r\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" "the_final_project_platform_jtag_uart_0_scfifo_r" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157306098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_platform_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_platform_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" "final_project_platform_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157306450 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_platform_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_platform_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157306474 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_platform_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_platform_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157306474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157306474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157306474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157306474 ""}  } { { "final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1650157306474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_platform_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_platform_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157307038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_platform_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_platform_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157307176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_key final_project_platform:u0\|final_project_platform_key:key " "Elaborating entity \"final_project_platform_key\" for hierarchy \"final_project_platform:u0\|final_project_platform_key:key\"" {  } { { "final_project_platform/synthesis/final_project_platform.v" "key" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/final_project_platform.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157307225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_keycode final_project_platform:u0\|final_project_platform_keycode:keycode " "Elaborating entity \"final_project_platform_keycode\" for hierarchy \"final_project_platform:u0\|final_project_platform_keycode:keycode\"" {  } { { "final_project_platform/synthesis/final_project_platform.v" "keycode" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/final_project_platform.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157307239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_leds_pio final_project_platform:u0\|final_project_platform_leds_pio:leds_pio " "Elaborating entity \"final_project_platform_leds_pio\" for hierarchy \"final_project_platform:u0\|final_project_platform_leds_pio:leds_pio\"" {  } { { "final_project_platform/synthesis/final_project_platform.v" "leds_pio" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/final_project_platform.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157307253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_nios2_gen2_0 final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"final_project_platform_nios2_gen2_0\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\"" {  } { { "final_project_platform/synthesis/final_project_platform.v" "nios2_gen2_0" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/final_project_platform.v" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157307267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_nios2_gen2_0_cpu final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu " "Elaborating entity \"final_project_platform_nios2_gen2_0_cpu\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0.v" "cpu" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157307284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_nios2_gen2_0_cpu_test_bench final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_test_bench:the_final_project_platform_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"final_project_platform_nios2_gen2_0_cpu_test_bench\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_test_bench:the_final_project_platform_nios2_gen2_0_cpu_test_bench\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "the_final_project_platform_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157307385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_nios2_gen2_0_cpu_register_bank_a_module final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_register_bank_a_module:final_project_platform_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"final_project_platform_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_register_bank_a_module:final_project_platform_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "final_project_platform_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157307404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_register_bank_a_module:final_project_platform_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_register_bank_a_module:final_project_platform_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157307522 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_register_bank_a_module:final_project_platform_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_register_bank_a_module:final_project_platform_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157307535 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_register_bank_a_module:final_project_platform_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_register_bank_a_module:final_project_platform_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157307535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157307535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157307535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157307535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157307535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157307535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157307535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157307535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157307535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157307535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157307535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157307535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157307535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157307535 ""}  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1650157307535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/db/altsyncram_s0c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157307606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157307606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_register_bank_a_module:final_project_platform_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_register_bank_a_module:final_project_platform_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157307611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_nios2_gen2_0_cpu_register_bank_b_module final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_register_bank_b_module:final_project_platform_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"final_project_platform_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_register_bank_b_module:final_project_platform_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "final_project_platform_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157307653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_nios2_gen2_0_cpu_nios2_oci final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"final_project_platform_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "the_final_project_platform_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157307708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157307739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157307786 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157307793 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157307793 ""}  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1650157307793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_nios2_gen2_0_cpu_nios2_oci_break final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_break:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"final_project_platform_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_break:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157307804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_nios2_gen2_0_cpu_nios2_oci_xbrk final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_xbrk:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"final_project_platform_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_xbrk:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157307849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_nios2_gen2_0_cpu_nios2_oci_dbrk final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_dbrk:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"final_project_platform_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_dbrk:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157307863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_nios2_gen2_0_cpu_nios2_oci_itrace final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_itrace:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"final_project_platform_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_itrace:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157307878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_nios2_gen2_0_cpu_nios2_oci_dtrace final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_dtrace:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"final_project_platform_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_dtrace:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157307893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_nios2_gen2_0_cpu_nios2_oci_td_mode final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_dtrace:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_dtrace\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_td_mode:final_project_platform_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"final_project_platform_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_dtrace:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_dtrace\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_td_mode:final_project_platform_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "final_project_platform_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157307942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157307955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"final_project_platform_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157307990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157308002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157308014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_nios2_gen2_0_cpu_nios2_oci_pib final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_pib:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"final_project_platform_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_pib:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157308027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_nios2_gen2_0_cpu_nios2_oci_im final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_im:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"final_project_platform_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_im:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157308040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "the_final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157308058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_nios2_gen2_0_cpu_nios2_ocimem final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_platform_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"final_project_platform_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_platform_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "the_final_project_platform_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157308073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram_module final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_platform_nios2_gen2_0_cpu_nios2_ocimem\|final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_platform_nios2_gen2_0_cpu_nios2_ocimem\|final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157308111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_platform_nios2_gen2_0_cpu_nios2_ocimem\|final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_platform_nios2_gen2_0_cpu_nios2_ocimem\|final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157308133 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_platform_nios2_gen2_0_cpu_nios2_ocimem\|final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_platform_nios2_gen2_0_cpu_nios2_ocimem\|final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157308145 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_platform_nios2_gen2_0_cpu_nios2_ocimem\|final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_platform_nios2_gen2_0_cpu_nios2_ocimem\|final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157308145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157308145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157308145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157308145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157308145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157308145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157308145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157308145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157308145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157308145 ""}  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1650157308145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/db/altsyncram_0n61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157308216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157308216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_platform_nios2_gen2_0_cpu_nios2_ocimem\|final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_platform_nios2_gen2_0_cpu_nios2_ocimem\|final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157308221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157308261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_nios2_gen2_0_cpu_debug_slave_tck final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper\|final_project_platform_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"final_project_platform_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper\|final_project_platform_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_final_project_platform_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157308277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_nios2_gen2_0_cpu_debug_slave_sysclk final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper\|final_project_platform_nios2_gen2_0_cpu_debug_slave_sysclk:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"final_project_platform_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper\|final_project_platform_nios2_gen2_0_cpu_debug_slave_sysclk:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_final_project_platform_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157308330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_platform_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_platform_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper.v" "final_project_platform_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157308415 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_platform_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_platform_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157308422 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_platform_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_platform_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157308423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157308423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157308423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157308423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157308423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157308423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157308423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157308423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157308423 ""}  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1650157308423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_platform_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_platform_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157308431 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_platform_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_platform_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_platform_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_platform_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157308440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_platform_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_platform_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157308450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_platform_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_platform_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157308470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_onchip_memory2_0 final_project_platform:u0\|final_project_platform_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"final_project_platform_onchip_memory2_0\" for hierarchy \"final_project_platform:u0\|final_project_platform_onchip_memory2_0:onchip_memory2_0\"" {  } { { "final_project_platform/synthesis/final_project_platform.v" "onchip_memory2_0" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/final_project_platform.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157308496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram final_project_platform:u0\|final_project_platform_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"final_project_platform:u0\|final_project_platform_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157308516 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_project_platform:u0\|final_project_platform_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"final_project_platform:u0\|final_project_platform_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_onchip_memory2_0.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157308528 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_project_platform:u0\|final_project_platform_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"final_project_platform:u0\|final_project_platform_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157308528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file final_project_platform_onchip_memory2_0.hex " "Parameter \"init_file\" = \"final_project_platform_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157308528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157308528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4 " "Parameter \"maximum_depth\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157308528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157308528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157308528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157308528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157308528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157308528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157308528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157308528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157308528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157308528 ""}  } { { "final_project_platform/synthesis/submodules/final_project_platform_onchip_memory2_0.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1650157308528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bmh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bmh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bmh1 " "Found entity 1: altsyncram_bmh1" {  } { { "db/altsyncram_bmh1.tdf" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/db/altsyncram_bmh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157308604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157308604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bmh1 final_project_platform:u0\|final_project_platform_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_bmh1:auto_generated " "Elaborating entity \"altsyncram_bmh1\" for hierarchy \"final_project_platform:u0\|final_project_platform_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_bmh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157308609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_sdram final_project_platform:u0\|final_project_platform_sdram:sdram " "Elaborating entity \"final_project_platform_sdram\" for hierarchy \"final_project_platform:u0\|final_project_platform_sdram:sdram\"" {  } { { "final_project_platform/synthesis/final_project_platform.v" "sdram" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/final_project_platform.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157308929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_sdram_input_efifo_module final_project_platform:u0\|final_project_platform_sdram:sdram\|final_project_platform_sdram_input_efifo_module:the_final_project_platform_sdram_input_efifo_module " "Elaborating entity \"final_project_platform_sdram_input_efifo_module\" for hierarchy \"final_project_platform:u0\|final_project_platform_sdram:sdram\|final_project_platform_sdram_input_efifo_module:the_final_project_platform_sdram_input_efifo_module\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_sdram.v" "the_final_project_platform_sdram_input_efifo_module" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157308994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_sdram_pll final_project_platform:u0\|final_project_platform_sdram_pll:sdram_pll " "Elaborating entity \"final_project_platform_sdram_pll\" for hierarchy \"final_project_platform:u0\|final_project_platform_sdram_pll:sdram_pll\"" {  } { { "final_project_platform/synthesis/final_project_platform.v" "sdram_pll" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/final_project_platform.v" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157309014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_sdram_pll_stdsync_sv6 final_project_platform:u0\|final_project_platform_sdram_pll:sdram_pll\|final_project_platform_sdram_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"final_project_platform_sdram_pll_stdsync_sv6\" for hierarchy \"final_project_platform:u0\|final_project_platform_sdram_pll:sdram_pll\|final_project_platform_sdram_pll_stdsync_sv6:stdsync2\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v" "stdsync2" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157309028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_sdram_pll_dffpipe_l2c final_project_platform:u0\|final_project_platform_sdram_pll:sdram_pll\|final_project_platform_sdram_pll_stdsync_sv6:stdsync2\|final_project_platform_sdram_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"final_project_platform_sdram_pll_dffpipe_l2c\" for hierarchy \"final_project_platform:u0\|final_project_platform_sdram_pll:sdram_pll\|final_project_platform_sdram_pll_stdsync_sv6:stdsync2\|final_project_platform_sdram_pll_dffpipe_l2c:dffpipe3\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v" "dffpipe3" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157309039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_sdram_pll_altpll_vg92 final_project_platform:u0\|final_project_platform_sdram_pll:sdram_pll\|final_project_platform_sdram_pll_altpll_vg92:sd1 " "Elaborating entity \"final_project_platform_sdram_pll_altpll_vg92\" for hierarchy \"final_project_platform:u0\|final_project_platform_sdram_pll:sdram_pll\|final_project_platform_sdram_pll_altpll_vg92:sd1\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v" "sd1" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157309052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_spi_0 final_project_platform:u0\|final_project_platform_spi_0:spi_0 " "Elaborating entity \"final_project_platform_spi_0\" for hierarchy \"final_project_platform:u0\|final_project_platform_spi_0:spi_0\"" {  } { { "final_project_platform/synthesis/final_project_platform.v" "spi_0" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/final_project_platform.v" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157309064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_sysid_qsys_0 final_project_platform:u0\|final_project_platform_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"final_project_platform_sysid_qsys_0\" for hierarchy \"final_project_platform:u0\|final_project_platform_sysid_qsys_0:sysid_qsys_0\"" {  } { { "final_project_platform/synthesis/final_project_platform.v" "sysid_qsys_0" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/final_project_platform.v" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157309087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_timer final_project_platform:u0\|final_project_platform_timer:timer " "Elaborating entity \"final_project_platform_timer\" for hierarchy \"final_project_platform:u0\|final_project_platform_timer:timer\"" {  } { { "final_project_platform/synthesis/final_project_platform.v" "timer" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/final_project_platform.v" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157309099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_usb_gpx final_project_platform:u0\|final_project_platform_usb_gpx:usb_gpx " "Elaborating entity \"final_project_platform_usb_gpx\" for hierarchy \"final_project_platform:u0\|final_project_platform_usb_gpx:usb_gpx\"" {  } { { "final_project_platform/synthesis/final_project_platform.v" "usb_gpx" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/final_project_platform.v" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157309130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_usb_rst final_project_platform:u0\|final_project_platform_usb_rst:usb_rst " "Elaborating entity \"final_project_platform_usb_rst\" for hierarchy \"final_project_platform:u0\|final_project_platform_usb_rst:usb_rst\"" {  } { { "final_project_platform/synthesis/final_project_platform.v" "usb_rst" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/final_project_platform.v" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157309149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_mm_interconnect_0 final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"final_project_platform_mm_interconnect_0\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\"" {  } { { "final_project_platform/synthesis/final_project_platform.v" "mm_interconnect_0" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/final_project_platform.v" 442 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157309160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 1369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157309670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 1429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157309688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 1493 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157309707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 1557 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157309726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 1621 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157309745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "sdram_pll_pll_slave_translator" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 1685 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157309765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 1749 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157309786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 1813 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157309806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "keycode_s1_translator" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 1877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157309824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "timer_s1_translator" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 2325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157309881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "spi_0_spi_control_port_translator" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 2453 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157309910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 2534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157309933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 2615 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157309952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 2699 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157309970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157309993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 2740 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157310015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "sdram_s1_agent" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 3324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157310111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157310132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 3365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157310152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157310223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_mm_interconnect_0_router final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_router:router " "Elaborating entity \"final_project_platform_mm_interconnect_0_router\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_router:router\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "router" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 4672 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157310398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_mm_interconnect_0_router_default_decode final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_router:router\|final_project_platform_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"final_project_platform_mm_interconnect_0_router_default_decode\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_router:router\|final_project_platform_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router.sv" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157310436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_mm_interconnect_0_router_002 final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"final_project_platform_mm_interconnect_0_router_002\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_router_002:router_002\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "router_002" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 4704 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157310458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_mm_interconnect_0_router_002_default_decode final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_router_002:router_002\|final_project_platform_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"final_project_platform_mm_interconnect_0_router_002_default_decode\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_router_002:router_002\|final_project_platform_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157310474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_mm_interconnect_0_router_007 final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"final_project_platform_mm_interconnect_0_router_007\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_router_007:router_007\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "router_007" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 4784 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157310526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_mm_interconnect_0_router_007_default_decode final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_router_007:router_007\|final_project_platform_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"final_project_platform_mm_interconnect_0_router_007_default_decode\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_router_007:router_007\|final_project_platform_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_007.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157310540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 4994 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157310657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157310672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_mm_interconnect_0_cmd_demux final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"final_project_platform_mm_interconnect_0_cmd_demux\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 5101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157310685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_mm_interconnect_0_cmd_mux final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"final_project_platform_mm_interconnect_0_cmd_mux\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 5231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157310723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157310742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157310754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_mm_interconnect_0_rsp_demux final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"final_project_platform_mm_interconnect_0_rsp_demux\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 5599 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157310968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_mm_interconnect_0_rsp_mux final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"final_project_platform_mm_interconnect_0_rsp_mux\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 6051 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157311048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_rsp_mux.sv" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157311122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157311133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 6224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157311160 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1650157311168 "|final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1650157311169 "|final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1650157311169 "|final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 6290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157311210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "crosser" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 6324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157311242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "final_project_platform/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157311258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "final_project_platform/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157311310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_mm_interconnect_0_avalon_st_adapter final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"final_project_platform_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 6455 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157311377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0 final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|final_project_platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"final_project_platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|final_project_platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157311388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_mm_interconnect_0_avalon_st_adapter_005 final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005 " "Elaborating entity \"final_project_platform_mm_interconnect_0_avalon_st_adapter_005\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "avalon_st_adapter_005" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 6600 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157311431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|final_project_platform_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0 " "Elaborating entity \"final_project_platform_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|final_project_platform_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter_005.v" "error_adapter_0" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter_005.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157311442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_irq_mapper final_project_platform:u0\|final_project_platform_irq_mapper:irq_mapper " "Elaborating entity \"final_project_platform_irq_mapper\" for hierarchy \"final_project_platform:u0\|final_project_platform_irq_mapper:irq_mapper\"" {  } { { "final_project_platform/synthesis/final_project_platform.v" "irq_mapper" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/final_project_platform.v" 451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157311534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller final_project_platform:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"final_project_platform:u0\|altera_reset_controller:rst_controller\"" {  } { { "final_project_platform/synthesis/final_project_platform.v" "rst_controller" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/final_project_platform.v" 514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157311546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer final_project_platform:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"final_project_platform:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "final_project_platform/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157311559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer final_project_platform:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"final_project_platform:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "final_project_platform/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157311569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller final_project_platform:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"final_project_platform:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "final_project_platform/synthesis/final_project_platform.v" "rst_controller_001" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/final_project_platform.v" 577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157311579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:vga " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:vga\"" {  } { { "385_code/final385_top.sv" "vga" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157311597 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(76) " "Verilog HDL assignment warning at VGA_controller.sv(76): truncated value with size 32 to match size of target (10)" {  } { { "385_code/VGA_controller.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/VGA_controller.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650157311598 "|final385_top|vga_controller:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(79) " "Verilog HDL assignment warning at VGA_controller.sv(79): truncated value with size 32 to match size of target (10)" {  } { { "385_code/VGA_controller.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/VGA_controller.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650157311598 "|final385_top|vga_controller:vga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ball_two ball_two:b " "Elaborating entity \"ball_two\" for hierarchy \"ball_two:b\"" {  } { { "385_code/final385_top.sv" "b" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157311608 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 corruptedl_ball.sv(92) " "Verilog HDL assignment warning at corruptedl_ball.sv(92): truncated value with size 32 to match size of target (10)" {  } { { "385_code/corruptedl_ball.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/corruptedl_ball.sv" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650157311610 "|final385_top|ball_two:b"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 corruptedl_ball.sv(115) " "Verilog HDL assignment warning at corruptedl_ball.sv(115): truncated value with size 32 to match size of target (10)" {  } { { "385_code/corruptedl_ball.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/corruptedl_ball.sv" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650157311611 "|final385_top|ball_two:b"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "obstacle obstacle:obj " "Elaborating entity \"obstacle\" for hierarchy \"obstacle:obj\"" {  } { { "385_code/final385_top.sv" "obj" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157311630 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 obstacle.sv(46) " "Verilog HDL assignment warning at obstacle.sv(46): truncated value with size 32 to match size of target (10)" {  } { { "385_code/obstacle.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/obstacle.sv" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650157311631 "|final385_top|obstacle:obj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 obstacle.sv(90) " "Verilog HDL assignment warning at obstacle.sv(90): truncated value with size 32 to match size of target (10)" {  } { { "385_code/obstacle.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/obstacle.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650157311632 "|final385_top|obstacle:obj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 obstacle.sv(95) " "Verilog HDL assignment warning at obstacle.sv(95): truncated value with size 32 to match size of target (10)" {  } { { "385_code/obstacle.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/obstacle.sv" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650157311632 "|final385_top|obstacle:obj"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bullet bullet:ammo " "Elaborating entity \"bullet\" for hierarchy \"bullet:ammo\"" {  } { { "385_code/final385_top.sv" "ammo" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157311653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_mapper color_mapper:color0 " "Elaborating entity \"color_mapper\" for hierarchy \"color_mapper:color0\"" {  } { { "385_code/final385_top.sv" "color0" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157311668 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1650157313858 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.04.16.20:01:57 Progress: Loading sld45395632/alt_sld_fab_wrapper_hw.tcl " "2022.04.16.20:01:57 Progress: Loading sld45395632/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157317789 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157320885 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157321032 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157325249 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157325346 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157325445 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157325563 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157325567 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157325568 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1650157326248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld45395632/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld45395632/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld45395632/alt_sld_fab.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/db/ip/sld45395632/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157326480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157326480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld45395632/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld45395632/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld45395632/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/db/ip/sld45395632/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157326567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157326567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld45395632/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld45395632/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld45395632/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/db/ip/sld45395632/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157326578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157326578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld45395632/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld45395632/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld45395632/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/db/ip/sld45395632/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157326644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157326644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld45395632/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld45395632/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld45395632/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/db/ip/sld45395632/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157326731 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld45395632/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/db/ip/sld45395632/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157326731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157326731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld45395632/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld45395632/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld45395632/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/db/ip/sld45395632/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157326809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157326809 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "final_project_platform/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1650157330722 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1650157330722 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:color0\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:color0\|Mult3\"" {  } { { "385_code/Color_Mapper.sv" "Mult3" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/Color_Mapper.sv" 72 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1650157333522 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:color0\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:color0\|Mult4\"" {  } { { "385_code/Color_Mapper.sv" "Mult4" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/Color_Mapper.sv" 72 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1650157333522 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:color0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:color0\|Mult0\"" {  } { { "385_code/Color_Mapper.sv" "Mult0" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/Color_Mapper.sv" 67 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1650157333522 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:color0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:color0\|Mult1\"" {  } { { "385_code/Color_Mapper.sv" "Mult1" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/Color_Mapper.sv" 67 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1650157333522 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1650157333522 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:color0\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"color_mapper:color0\|lpm_mult:Mult3\"" {  } { { "385_code/Color_Mapper.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/Color_Mapper.sv" 72 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157333633 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:color0\|lpm_mult:Mult3 " "Instantiated megafunction \"color_mapper:color0\|lpm_mult:Mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157333633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157333633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157333633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157333633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157333633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157333633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157333633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157333633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157333633 ""}  } { { "385_code/Color_Mapper.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/Color_Mapper.sv" 72 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1650157333633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_fgs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_fgs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_fgs " "Found entity 1: mult_fgs" {  } { { "db/mult_fgs.tdf" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/db/mult_fgs.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157333698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157333698 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1650157334397 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[7\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[7\]\" and its non-tri-state driver." {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 123 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1650157334563 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[10\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[10\]\" and its non-tri-state driver." {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 123 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1650157334563 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[11\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[11\]\" and its non-tri-state driver." {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 123 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1650157334563 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[13\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[13\]\" and its non-tri-state driver." {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 123 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1650157334563 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_RESET_N " "Inserted always-enabled tri-state buffer between \"ARDUINO_RESET_N\" and its non-tri-state driver." {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 125 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1650157334563 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1650157334563 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GSENSOR_SDI " "bidirectional pin \"GSENSOR_SDI\" has no driver" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 110 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1650157334563 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GSENSOR_SDO " "bidirectional pin \"GSENSOR_SDO\" has no driver" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 111 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1650157334563 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1650157334563 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1650157334563 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1650157334563 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[3\] " "bidirectional pin \"ARDUINO_IO\[3\]\" has no driver" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1650157334563 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1650157334563 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1650157334563 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[14\] " "bidirectional pin \"ARDUINO_IO\[14\]\" has no driver" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1650157334563 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[15\] " "bidirectional pin \"ARDUINO_IO\[15\]\" has no driver" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1650157334563 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1650157334563 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ARDUINO_IO\[6\] VCC pin " "The pin \"ARDUINO_IO\[6\]\" is fed by VCC" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 123 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1650157334564 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1650157334564 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_sdram.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_sdram.v" 442 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 3878 -1 0 } } { "final_project_platform/synthesis/submodules/final_project_platform_sdram.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_sdram.v" 356 -1 0 } } { "final_project_platform/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" 352 -1 0 } } { "final_project_platform/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "final_project_platform/synthesis/submodules/final_project_platform_sdram.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_sdram.v" 306 -1 0 } } { "385_code/corruptedl_ball.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/corruptedl_ball.sv" 82 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "final_project_platform/synthesis/submodules/final_project_platform_spi_0.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_spi_0.v" 243 -1 0 } } { "final_project_platform/synthesis/submodules/final_project_platform_spi_0.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_spi_0.v" 132 -1 0 } } { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 3500 -1 0 } } { "final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" 398 -1 0 } } { "final_project_platform/synthesis/submodules/final_project_platform_spi_0.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_spi_0.v" 253 -1 0 } } { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 2099 -1 0 } } { "final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v" 272 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "final_project_platform/synthesis/submodules/final_project_platform_timer.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_timer.v" 181 -1 0 } } { "final_project_platform/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1650157334608 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1650157334608 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[6\]~synth " "Node \"ARDUINO_IO\[6\]~synth\"" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 123 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650157336538 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[7\]~synth " "Node \"ARDUINO_IO\[7\]~synth\"" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 123 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650157336538 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[10\]~synth " "Node \"ARDUINO_IO\[10\]~synth\"" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 123 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650157336538 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[11\]~synth " "Node \"ARDUINO_IO\[11\]~synth\"" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 123 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650157336538 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[13\]~synth " "Node \"ARDUINO_IO\[13\]~synth\"" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 123 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650157336538 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_RESET_N~synth " "Node \"ARDUINO_RESET_N~synth\"" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 125 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650157336538 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650157336538 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] GND " "Pin \"HEX0\[7\]\" is stuck at GND" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650157336539 "|final385_top|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] GND " "Pin \"HEX1\[7\]\" is stuck at GND" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650157336539 "|final385_top|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] GND " "Pin \"HEX2\[7\]\" is stuck at GND" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650157336539 "|final385_top|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] GND " "Pin \"HEX3\[7\]\" is stuck at GND" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650157336539 "|final385_top|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] GND " "Pin \"HEX4\[7\]\" is stuck at GND" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650157336539 "|final385_top|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] GND " "Pin \"HEX5\[7\]\" is stuck at GND" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650157336539 "|final385_top|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650157336539 "|final385_top|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] VCC " "Pin \"LEDR\[0\]\" is stuck at VCC" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650157336539 "|final385_top|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] VCC " "Pin \"LEDR\[1\]\" is stuck at VCC" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650157336539 "|final385_top|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] VCC " "Pin \"LEDR\[2\]\" is stuck at VCC" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650157336539 "|final385_top|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650157336539 "|final385_top|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650157336539 "|final385_top|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650157336539 "|final385_top|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650157336539 "|final385_top|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650157336539 "|final385_top|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GSENSOR_CS_N GND " "Pin \"GSENSOR_CS_N\" is stuck at GND" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 107 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650157336539 "|final385_top|GSENSOR_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "GSENSOR_SCLK GND " "Pin \"GSENSOR_SCLK\" is stuck at GND" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650157336539 "|final385_top|GSENSOR_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650157336539 "|final385_top|VGA_B[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1650157336539 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157336814 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "311 " "311 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1650157339458 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_acc.map.smsg " "Generated suppressed messages file C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_acc.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157340588 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1650157343736 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157343736 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_CLK_10 " "No output dependent on input pin \"ADC_CLK_10\"" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 72 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650157344233 "|final385_top|ADC_CLK_10"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAX10_CLK2_50 " "No output dependent on input pin \"MAX10_CLK2_50\"" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650157344233 "|final385_top|MAX10_CLK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GSENSOR_INT\[1\] " "No output dependent on input pin \"GSENSOR_INT\[1\]\"" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 108 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650157344233 "|final385_top|GSENSOR_INT[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GSENSOR_INT\[2\] " "No output dependent on input pin \"GSENSOR_INT\[2\]\"" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 108 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650157344233 "|final385_top|GSENSOR_INT[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1650157344233 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5525 " "Implemented 5525 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1650157344234 ""} { "Info" "ICUT_CUT_TM_OPINS" "98 " "Implemented 98 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1650157344234 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "35 " "Implemented 35 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1650157344234 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5218 " "Implemented 5218 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1650157344234 ""} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1650157344234 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1650157344234 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1650157344234 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1650157344234 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 75 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 75 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5047 " "Peak virtual memory: 5047 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650157344323 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 16 20:02:24 2022 " "Processing ended: Sat Apr 16 20:02:24 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650157344323 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:51 " "Elapsed time: 00:00:51" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650157344323 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:15 " "Total CPU time (on all processors): 00:01:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650157344323 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157344323 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1650157345786 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650157345796 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 16 20:02:25 2022 " "Processing started: Sat Apr 16 20:02:25 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650157345796 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1650157345796 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off 385_acc -c 385_acc " "Command: quartus_fit --read_settings_files=off --write_settings_files=off 385_acc -c 385_acc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1650157345796 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1650157345932 ""}
{ "Info" "0" "" "Project  = 385_acc" {  } {  } 0 0 "Project  = 385_acc" 0 0 "Fitter" 0 0 1650157345932 ""}
{ "Info" "0" "" "Revision = 385_acc" {  } {  } 0 0 "Revision = 385_acc" 0 0 "Fitter" 0 0 1650157345932 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1650157346098 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1650157346099 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "385_acc 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"385_acc\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1650157346136 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1650157346170 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1650157346170 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "final_project_platform:u0\|final_project_platform_sdram_pll:sdram_pll\|final_project_platform_sdram_pll_altpll_vg92:sd1\|pll7 MAX 10 PLL " "Implemented PLL \"final_project_platform:u0\|final_project_platform_sdram_pll:sdram_pll\|final_project_platform_sdram_pll_altpll_vg92:sd1\|pll7\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "final_project_platform:u0\|final_project_platform_sdram_pll:sdram_pll\|final_project_platform_sdram_pll_altpll_vg92:sd1\|wire_pll7_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for final_project_platform:u0\|final_project_platform_sdram_pll:sdram_pll\|final_project_platform_sdram_pll_altpll_vg92:sd1\|wire_pll7_clk\[0\] port" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v" 150 -1 0 } } { "" "" { Generic "C:/Users/ldm18/Desktop/ece385_final_project/acceler/" { { 0 { 0 ""} 0 1967 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1650157346224 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "final_project_platform:u0\|final_project_platform_sdram_pll:sdram_pll\|final_project_platform_sdram_pll_altpll_vg92:sd1\|wire_pll7_clk\[1\] 1 1 -18 -1000 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of -18 degrees (-1000 ps) for final_project_platform:u0\|final_project_platform_sdram_pll:sdram_pll\|final_project_platform_sdram_pll_altpll_vg92:sd1\|wire_pll7_clk\[1\] port" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v" 150 -1 0 } } { "" "" { Generic "C:/Users/ldm18/Desktop/ece385_final_project/acceler/" { { 0 { 0 ""} 0 1968 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1650157346224 ""}  } { { "final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v" 150 -1 0 } } { "" "" { Generic "C:/Users/ldm18/Desktop/ece385_final_project/acceler/" { { 0 { 0 ""} 0 1967 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1650157346224 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1650157346398 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1650157346407 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1650157347017 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1650157347017 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1650157347017 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1650157347017 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1650157347017 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1650157347017 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1650157347017 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1650157347017 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1650157347017 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1650157347017 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1650157347017 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1650157347017 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/ece385_final_project/acceler/" { { 0 { 0 ""} 0 12034 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1650157347029 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/ece385_final_project/acceler/" { { 0 { 0 ""} 0 12036 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1650157347029 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/ece385_final_project/acceler/" { { 0 { 0 ""} 0 12038 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1650157347029 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/ece385_final_project/acceler/" { { 0 { 0 ""} 0 12040 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1650157347029 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1650157347029 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1650157347029 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1650157347029 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1650157347029 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1650157347029 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1650157347033 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1650157347443 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650157348861 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650157348861 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650157348861 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650157348861 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650157348861 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650157348861 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650157348861 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650157348861 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650157348861 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650157348861 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650157348861 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650157348861 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650157348861 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650157348861 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650157348861 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650157348861 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650157348861 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650157348861 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650157348861 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650157348861 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650157348861 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650157348861 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650157348861 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650157348861 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650157348861 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650157348861 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1650157348861 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650157348861 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1650157348861 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650157348861 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650157348861 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1650157348861 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1650157348861 ""}
{ "Info" "ISTA_SDC_FOUND" "final_project_platform/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'final_project_platform/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1650157348905 ""}
{ "Info" "ISTA_SDC_FOUND" "final_project_platform/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'final_project_platform/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1650157348915 ""}
{ "Info" "ISTA_SDC_FOUND" "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1650157348921 ""}
{ "Info" "ISTA_SDC_FOUND" "385_acc.sdc " "Reading SDC File: '385_acc.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1650157348946 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|sdram_pll\|sd1\|pll7\|inclk\[0\]\} -duty_cycle 50.00 -name \{u0\|sdram_pll\|sd1\|pll7\|clk\[0\]\} \{u0\|sdram_pll\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{u0\|sdram_pll\|sd1\|pll7\|inclk\[0\]\} -duty_cycle 50.00 -name \{u0\|sdram_pll\|sd1\|pll7\|clk\[0\]\} \{u0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1650157348949 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|sdram_pll\|sd1\|pll7\|inclk\[0\]\} -phase -18.00 -duty_cycle 50.00 -name \{u0\|sdram_pll\|sd1\|pll7\|clk\[1\]\} \{u0\|sdram_pll\|sd1\|pll7\|clk\[1\]\} " "create_generated_clock -source \{u0\|sdram_pll\|sd1\|pll7\|inclk\[0\]\} -phase -18.00 -duty_cycle 50.00 -name \{u0\|sdram_pll\|sd1\|pll7\|clk\[1\]\} \{u0\|sdram_pll\|sd1\|pll7\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1650157348949 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1650157348949 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1650157348949 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga_controller:vga\|vs " "Node: vga_controller:vga\|vs was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register obstacle:obj\|obstacle_activate\[0\] vga_controller:vga\|vs " "Register obstacle:obj\|obstacle_activate\[0\] is being clocked by vga_controller:vga\|vs" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1650157348966 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1650157348966 "|final385_top|vga_controller:vga|vs"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga_controller:vga\|clkdiv " "Node: vga_controller:vga\|clkdiv was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register vga_controller:vga\|vs vga_controller:vga\|clkdiv " "Register vga_controller:vga\|vs is being clocked by vga_controller:vga\|clkdiv" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1650157348966 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1650157348966 "|final385_top|vga_controller:vga|clkdiv"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650157348971 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1650157348971 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1650157349027 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1650157349029 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 6 clocks " "Found 6 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1650157349029 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1650157349029 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000   ADC_CLK_10 " " 100.000   ADC_CLK_10" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1650157349029 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1650157349029 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 MAX10_CLK1_50 " "  20.000 MAX10_CLK1_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1650157349029 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 MAX10_CLK2_50 " "  20.000 MAX10_CLK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1650157349029 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " "  20.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1650157349029 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 u0\|sdram_pll\|sd1\|pll7\|clk\[1\] " "  20.000 u0\|sdram_pll\|sd1\|pll7\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1650157349029 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1650157349029 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "final_project_platform:u0\|final_project_platform_sdram_pll:sdram_pll\|final_project_platform_sdram_pll_altpll_vg92:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node final_project_platform:u0\|final_project_platform_sdram_pll:sdram_pll\|final_project_platform_sdram_pll_altpll_vg92:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1650157349500 ""}  } { { "final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/ece385_final_project/acceler/" { { 0 { 0 ""} 0 1967 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1650157349500 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "final_project_platform:u0\|final_project_platform_sdram_pll:sdram_pll\|final_project_platform_sdram_pll_altpll_vg92:sd1\|wire_pll7_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node final_project_platform:u0\|final_project_platform_sdram_pll:sdram_pll\|final_project_platform_sdram_pll_altpll_vg92:sd1\|wire_pll7_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1650157349500 ""}  } { { "final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/ece385_final_project/acceler/" { { 0 { 0 ""} 0 1967 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1650157349500 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G16 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G16" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1650157349500 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_controller:vga\|clkdiv " "Destination node vga_controller:vga\|clkdiv" {  } { { "385_code/VGA_controller.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/VGA_controller.sv" 57 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/ece385_final_project/acceler/" { { 0 { 0 ""} 0 825 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1650157349500 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1650157349500 ""}  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/ece385_final_project/acceler/" { { 0 { 0 ""} 0 12008 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1650157349500 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1650157349500 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/ece385_final_project/acceler/" { { 0 { 0 ""} 0 11429 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1650157349500 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga_controller:vga\|vs  " "Automatically promoted node vga_controller:vga\|vs " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1650157349500 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_VS~output " "Destination node VGA_VS~output" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 116 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/ece385_final_project/acceler/" { { 0 { 0 ""} 0 11960 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1650157349500 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1650157349500 ""}  } { { "385_code/VGA_controller.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/VGA_controller.sv" 28 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/ece385_final_project/acceler/" { { 0 { 0 ""} 0 830 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1650157349500 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga_controller:vga\|clkdiv  " "Automatically promoted node vga_controller:vga\|clkdiv " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1650157349500 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_controller:vga\|vs " "Destination node vga_controller:vga\|vs" {  } { { "385_code/VGA_controller.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/VGA_controller.sv" 28 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/ece385_final_project/acceler/" { { 0 { 0 ""} 0 830 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1650157349500 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_controller:vga\|clkdiv~0 " "Destination node vga_controller:vga\|clkdiv~0" {  } { { "385_code/VGA_controller.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/VGA_controller.sv" 57 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/ece385_final_project/acceler/" { { 0 { 0 ""} 0 9522 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1650157349500 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1650157349500 ""}  } { { "385_code/VGA_controller.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/VGA_controller.sv" 57 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/ece385_final_project/acceler/" { { 0 { 0 ""} 0 825 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1650157349500 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "final_project_platform:u0\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node final_project_platform:u0\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1650157349501 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "final_project_platform:u0\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node final_project_platform:u0\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "final_project_platform/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/ece385_final_project/acceler/" { { 0 { 0 ""} 0 6199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1650157349501 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|W_rf_wren " "Destination node final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|W_rf_wren" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 3451 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/ece385_final_project/acceler/" { { 0 { 0 ""} 0 3580 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1650157349501 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/ece385_final_project/acceler/" { { 0 { 0 ""} 0 2793 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1650157349501 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1650157349501 ""}  } { { "final_project_platform/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/ece385_final_project/acceler/" { { 0 { 0 ""} 0 852 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1650157349501 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "final_project_platform:u0\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node final_project_platform:u0\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1650157349501 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "final_project_platform:u0\|final_project_platform_sdram:sdram\|active_rnw~4 " "Destination node final_project_platform:u0\|final_project_platform_sdram:sdram\|active_rnw~4" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_sdram.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_sdram.v" 215 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/ece385_final_project/acceler/" { { 0 { 0 ""} 0 6624 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1650157349501 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "final_project_platform:u0\|final_project_platform_sdram:sdram\|active_cs_n~0 " "Destination node final_project_platform:u0\|final_project_platform_sdram:sdram\|active_cs_n~0" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_sdram.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_sdram.v" 212 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/ece385_final_project/acceler/" { { 0 { 0 ""} 0 6656 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1650157349501 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "final_project_platform:u0\|final_project_platform_sdram:sdram\|active_cs_n~1 " "Destination node final_project_platform:u0\|final_project_platform_sdram:sdram\|active_cs_n~1" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_sdram.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_sdram.v" 212 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/ece385_final_project/acceler/" { { 0 { 0 ""} 0 6657 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1650157349501 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "final_project_platform:u0\|final_project_platform_sdram:sdram\|i_refs\[0\] " "Destination node final_project_platform:u0\|final_project_platform_sdram:sdram\|i_refs\[0\]" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_sdram.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/ece385_final_project/acceler/" { { 0 { 0 ""} 0 2183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1650157349501 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "final_project_platform:u0\|final_project_platform_sdram:sdram\|i_refs\[2\] " "Destination node final_project_platform:u0\|final_project_platform_sdram:sdram\|i_refs\[2\]" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_sdram.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/ece385_final_project/acceler/" { { 0 { 0 ""} 0 2181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1650157349501 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "final_project_platform:u0\|final_project_platform_sdram:sdram\|i_refs\[1\] " "Destination node final_project_platform:u0\|final_project_platform_sdram:sdram\|i_refs\[1\]" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_sdram.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/ece385_final_project/acceler/" { { 0 { 0 ""} 0 2182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1650157349501 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1650157349501 ""}  } { { "final_project_platform/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/ece385_final_project/acceler/" { { 0 { 0 ""} 0 3987 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1650157349501 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest  " "Automatically promoted node final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1650157349501 ""}  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 186 -1 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest" } } } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/ece385_final_project/acceler/" { { 0 { 0 ""} 0 2798 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1650157349501 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "final_project_platform:u0\|final_project_platform_sdram_pll:sdram_pll\|prev_reset  " "Automatically promoted node final_project_platform:u0\|final_project_platform_sdram_pll:sdram_pll\|prev_reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1650157349502 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "final_project_platform:u0\|final_project_platform_sdram_pll:sdram_pll\|readdata\[0\]~1 " "Destination node final_project_platform:u0\|final_project_platform_sdram_pll:sdram_pll\|readdata\[0\]~1" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v" 258 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/ece385_final_project/acceler/" { { 0 { 0 ""} 0 7984 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1650157349502 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1650157349502 ""}  } { { "final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v" 274 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/ece385_final_project/acceler/" { { 0 { 0 ""} 0 1998 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1650157349502 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1650157350426 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1650157350434 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1650157350435 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1650157350445 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1650157350470 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1650157350470 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1650157350470 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1650157350470 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1650157350470 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1650157350470 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1650157350470 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1650157350470 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1650157350470 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1650157350470 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1650157350470 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1650157350470 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1650157350470 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1650157350470 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1650157350470 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1650157350470 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1650157350470 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1650157350470 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1650157350470 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1650157350470 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1650157350470 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1650157350470 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1650157350471 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1650157350486 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1650157351491 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1650157351500 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O Input Buffer " "Packed 16 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1650157351500 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "53 I/O Output Buffer " "Packed 53 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1650157351500 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "34 " "Created 34 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1650157351500 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1650157351500 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "final_project_platform:u0\|final_project_platform_sdram_pll:sdram_pll\|final_project_platform_sdram_pll_altpll_vg92:sd1\|pll7 clk\[1\] DRAM_CLK~output " "PLL \"final_project_platform:u0\|final_project_platform_sdram_pll:sdram_pll\|final_project_platform_sdram_pll_altpll_vg92:sd1\|pll7\" output port clk\[1\] feeds output pin \"DRAM_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v" 150 -1 0 } } { "final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v" 294 0 0 } } { "final_project_platform/synthesis/final_project_platform.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/final_project_platform.v" 285 0 0 } } { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 272 0 0 } } { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 89 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1650157351651 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[0\] " "Node \"GPIO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650157352072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[10\] " "Node \"GPIO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650157352072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[11\] " "Node \"GPIO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650157352072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[12\] " "Node \"GPIO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650157352072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[13\] " "Node \"GPIO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650157352072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[14\] " "Node \"GPIO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650157352072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[15\] " "Node \"GPIO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650157352072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[16\] " "Node \"GPIO\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650157352072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[17\] " "Node \"GPIO\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650157352072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[18\] " "Node \"GPIO\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650157352072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[19\] " "Node \"GPIO\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650157352072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[1\] " "Node \"GPIO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650157352072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[20\] " "Node \"GPIO\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650157352072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[21\] " "Node \"GPIO\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650157352072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[22\] " "Node \"GPIO\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650157352072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[23\] " "Node \"GPIO\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650157352072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[24\] " "Node \"GPIO\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650157352072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[25\] " "Node \"GPIO\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650157352072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[26\] " "Node \"GPIO\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650157352072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[27\] " "Node \"GPIO\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650157352072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[28\] " "Node \"GPIO\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650157352072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[29\] " "Node \"GPIO\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650157352072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[2\] " "Node \"GPIO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650157352072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[30\] " "Node \"GPIO\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650157352072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[31\] " "Node \"GPIO\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650157352072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[32\] " "Node \"GPIO\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650157352072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[33\] " "Node \"GPIO\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650157352072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[34\] " "Node \"GPIO\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650157352072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[35\] " "Node \"GPIO\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650157352072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[3\] " "Node \"GPIO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650157352072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[4\] " "Node \"GPIO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650157352072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[5\] " "Node \"GPIO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650157352072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[6\] " "Node \"GPIO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650157352072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[7\] " "Node \"GPIO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650157352072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[8\] " "Node \"GPIO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650157352072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[9\] " "Node \"GPIO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650157352072 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1650157352072 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1650157352073 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1650157352084 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1650157353877 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1650157354748 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1650157354808 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1650157363970 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:09 " "Fitter placement operations ending: elapsed time is 00:00:09" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1650157363970 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1650157365484 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "27 X56_Y33 X66_Y43 " "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X56_Y33 to location X66_Y43" {  } { { "loc" "" { Generic "C:/Users/ldm18/Desktop/ece385_final_project/acceler/" { { 1 { 0 "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X56_Y33 to location X66_Y43"} { { 12 { 0 ""} 56 33 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1650157369124 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1650157369124 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1650157371376 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1650157371376 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1650157371376 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1650157371380 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 4.10 " "Total time spent on timing analysis during the Fitter is 4.10 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1650157371633 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1650157371671 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1650157372885 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1650157372887 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1650157374575 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1650157376240 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1650157376992 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "52 MAX 10 " "52 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_CLK_10 3.3-V LVTTL N5 " "Pin ADC_CLK_10 uses I/O standard 3.3-V LVTTL at N5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ADC_CLK_10 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CLK_10" } } } } { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 72 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/ece385_final_project/acceler/" { { 0 { 0 ""} 0 489 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650157377042 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK2_50 3.3-V LVTTL N14 " "Pin MAX10_CLK2_50 uses I/O standard 3.3-V LVTTL at N14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { MAX10_CLK2_50 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK2_50" } } } } { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 74 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/ece385_final_project/acceler/" { { 0 { 0 ""} 0 491 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650157377042 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_INT\[1\] 3.3-V LVTTL Y14 " "Pin GSENSOR_INT\[1\] uses I/O standard 3.3-V LVTTL at Y14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GSENSOR_INT[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[1\]" } } } } { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 108 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/ece385_final_project/acceler/" { { 0 { 0 ""} 0 465 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650157377042 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_INT\[2\] 3.3-V LVTTL Y13 " "Pin GSENSOR_INT\[2\] uses I/O standard 3.3-V LVTTL at Y13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GSENSOR_INT[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[2\]" } } } } { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 108 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/ece385_final_project/acceler/" { { 0 { 0 ""} 0 466 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650157377042 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_SDI 3.3-V LVTTL V11 " "Pin GSENSOR_SDI uses I/O standard 3.3-V LVTTL at V11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GSENSOR_SDI } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDI" } } } } { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 110 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/ece385_final_project/acceler/" { { 0 { 0 ""} 0 502 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650157377042 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_SDO 3.3-V LVTTL V12 " "Pin GSENSOR_SDO uses I/O standard 3.3-V LVTTL at V12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GSENSOR_SDO } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDO" } } } } { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/ece385_final_project/acceler/" { { 0 { 0 ""} 0 503 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650157377042 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[0\] 3.3-V LVTTL AB5 " "Pin ARDUINO_IO\[0\] uses I/O standard 3.3-V LVTTL at AB5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/ece385_final_project/acceler/" { { 0 { 0 ""} 0 479 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650157377042 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[1\] 3.3-V LVTTL AB6 " "Pin ARDUINO_IO\[1\] uses I/O standard 3.3-V LVTTL at AB6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/ece385_final_project/acceler/" { { 0 { 0 ""} 0 480 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650157377042 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[2\] 3.3-V LVTTL AB7 " "Pin ARDUINO_IO\[2\] uses I/O standard 3.3-V LVTTL at AB7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/ece385_final_project/acceler/" { { 0 { 0 ""} 0 481 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650157377042 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[3\] 3.3-V LVTTL AB8 " "Pin ARDUINO_IO\[3\] uses I/O standard 3.3-V LVTTL at AB8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/ece385_final_project/acceler/" { { 0 { 0 ""} 0 482 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650157377042 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[4\] 3.3-V LVTTL AB9 " "Pin ARDUINO_IO\[4\] uses I/O standard 3.3-V LVTTL at AB9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/ece385_final_project/acceler/" { { 0 { 0 ""} 0 483 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650157377042 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[5\] 3.3-V LVTTL Y10 " "Pin ARDUINO_IO\[5\] uses I/O standard 3.3-V LVTTL at Y10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/ece385_final_project/acceler/" { { 0 { 0 ""} 0 484 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650157377042 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[14\] 3.3-V LVTTL AB21 " "Pin ARDUINO_IO\[14\] uses I/O standard 3.3-V LVTTL at AB21" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[14] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } } { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/ece385_final_project/acceler/" { { 0 { 0 ""} 0 486 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650157377042 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[15\] 3.3-V LVTTL AA20 " "Pin ARDUINO_IO\[15\] uses I/O standard 3.3-V LVTTL at AA20" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[15] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } } { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/ece385_final_project/acceler/" { { 0 { 0 ""} 0 487 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650157377042 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL Y21 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at Y21" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/ece385_final_project/acceler/" { { 0 { 0 ""} 0 427 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650157377042 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL Y20 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at Y20" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/ece385_final_project/acceler/" { { 0 { 0 ""} 0 428 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650157377042 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL AA22 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at AA22" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/ece385_final_project/acceler/" { { 0 { 0 ""} 0 429 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650157377042 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL AA21 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at AA21" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/ece385_final_project/acceler/" { { 0 { 0 ""} 0 430 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650157377042 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL Y22 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at Y22" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/ece385_final_project/acceler/" { { 0 { 0 ""} 0 431 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650157377042 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL W22 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at W22" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/ece385_final_project/acceler/" { { 0 { 0 ""} 0 432 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650157377042 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL W20 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at W20" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/ece385_final_project/acceler/" { { 0 { 0 ""} 0 433 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650157377042 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL V21 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at V21" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/ece385_final_project/acceler/" { { 0 { 0 ""} 0 434 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650157377042 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL P21 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at P21" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/ece385_final_project/acceler/" { { 0 { 0 ""} 0 435 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650157377042 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL J22 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at J22" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/ece385_final_project/acceler/" { { 0 { 0 ""} 0 436 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650157377042 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL H21 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at H21" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/ece385_final_project/acceler/" { { 0 { 0 ""} 0 437 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650157377042 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL H22 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at H22" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/ece385_final_project/acceler/" { { 0 { 0 ""} 0 438 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650157377042 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL G22 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at G22" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/ece385_final_project/acceler/" { { 0 { 0 ""} 0 439 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650157377042 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL G20 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at G20" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/ece385_final_project/acceler/" { { 0 { 0 ""} 0 440 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650157377042 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL G19 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at G19" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/ece385_final_project/acceler/" { { 0 { 0 ""} 0 441 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650157377042 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL F22 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at F22" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/ece385_final_project/acceler/" { { 0 { 0 ""} 0 442 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650157377042 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[6\] 3.3-V LVTTL AA11 " "Pin ARDUINO_IO\[6\] uses I/O standard 3.3-V LVTTL at AA11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } } { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/ece385_final_project/acceler/" { { 0 { 0 ""} 0 485 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650157377042 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[7\] 3.3-V LVTTL AA12 " "Pin ARDUINO_IO\[7\] uses I/O standard 3.3-V LVTTL at AA12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } } { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/ece385_final_project/acceler/" { { 0 { 0 ""} 0 360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650157377042 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[8\] 3.3-V LVTTL AB17 " "Pin ARDUINO_IO\[8\] uses I/O standard 3.3-V LVTTL at AB17" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } } { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/ece385_final_project/acceler/" { { 0 { 0 ""} 0 361 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650157377042 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[9\] 3.3-V LVTTL AA17 " "Pin ARDUINO_IO\[9\] uses I/O standard 3.3-V LVTTL at AA17" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } } { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/ece385_final_project/acceler/" { { 0 { 0 ""} 0 362 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650157377042 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[10\] 3.3-V LVTTL AB19 " "Pin ARDUINO_IO\[10\] uses I/O standard 3.3-V LVTTL at AB19" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } } { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/ece385_final_project/acceler/" { { 0 { 0 ""} 0 357 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650157377042 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[11\] 3.3-V LVTTL AA19 " "Pin ARDUINO_IO\[11\] uses I/O standard 3.3-V LVTTL at AA19" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } } { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/ece385_final_project/acceler/" { { 0 { 0 ""} 0 359 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650157377042 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[12\] 3.3-V LVTTL Y19 " "Pin ARDUINO_IO\[12\] uses I/O standard 3.3-V LVTTL at Y19" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } } { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/ece385_final_project/acceler/" { { 0 { 0 ""} 0 363 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650157377042 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[13\] 3.3-V LVTTL AB20 " "Pin ARDUINO_IO\[13\] uses I/O standard 3.3-V LVTTL at AB20" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[13] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } } { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/ece385_final_project/acceler/" { { 0 { 0 ""} 0 358 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650157377042 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_RESET_N 3.3 V Schmitt Trigger F16 " "Pin ARDUINO_RESET_N uses I/O standard 3.3 V Schmitt Trigger at F16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_RESET_N } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } } { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 125 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/ece385_final_project/acceler/" { { 0 { 0 ""} 0 488 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650157377042 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK1_50 3.3-V LVTTL P11 " "Pin MAX10_CLK1_50 uses I/O standard 3.3-V LVTTL at P11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/ece385_final_project/acceler/" { { 0 { 0 ""} 0 490 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650157377042 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3 V Schmitt Trigger B8 " "Pin KEY\[0\] uses I/O standard 3.3 V Schmitt Trigger at B8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 98 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/ece385_final_project/acceler/" { { 0 { 0 ""} 0 443 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650157377042 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL C10 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at C10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/ece385_final_project/acceler/" { { 0 { 0 ""} 0 455 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650157377042 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL C11 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/ece385_final_project/acceler/" { { 0 { 0 ""} 0 456 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650157377042 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3 V Schmitt Trigger A7 " "Pin KEY\[1\] uses I/O standard 3.3 V Schmitt Trigger at A7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 98 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/ece385_final_project/acceler/" { { 0 { 0 ""} 0 444 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650157377042 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL D12 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/ece385_final_project/acceler/" { { 0 { 0 ""} 0 457 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650157377042 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL C12 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at C12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/ece385_final_project/acceler/" { { 0 { 0 ""} 0 458 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650157377042 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL A12 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/ece385_final_project/acceler/" { { 0 { 0 ""} 0 459 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650157377042 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL B12 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/ece385_final_project/acceler/" { { 0 { 0 ""} 0 460 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650157377042 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL B14 " "Pin SW\[8\] uses I/O standard 3.3-V LVTTL at B14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/ece385_final_project/acceler/" { { 0 { 0 ""} 0 463 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650157377042 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL F15 " "Pin SW\[9\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/ece385_final_project/acceler/" { { 0 { 0 ""} 0 464 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650157377042 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL A14 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/ece385_final_project/acceler/" { { 0 { 0 ""} 0 462 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650157377042 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL A13 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at A13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/ece385_final_project/acceler/" { { 0 { 0 ""} 0 461 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650157377042 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1650157377042 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "19 " "Following 19 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GSENSOR_SDI a permanently disabled " "Pin GSENSOR_SDI has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GSENSOR_SDI } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDI" } } } } { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 110 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/ece385_final_project/acceler/" { { 0 { 0 ""} 0 502 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650157377046 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GSENSOR_SDO a permanently disabled " "Pin GSENSOR_SDO has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GSENSOR_SDO } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDO" } } } } { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/ece385_final_project/acceler/" { { 0 { 0 ""} 0 503 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650157377046 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[0\] a permanently disabled " "Pin ARDUINO_IO\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/ece385_final_project/acceler/" { { 0 { 0 ""} 0 479 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650157377046 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[1\] a permanently disabled " "Pin ARDUINO_IO\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/ece385_final_project/acceler/" { { 0 { 0 ""} 0 480 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650157377046 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[2\] a permanently disabled " "Pin ARDUINO_IO\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/ece385_final_project/acceler/" { { 0 { 0 ""} 0 481 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650157377046 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[3\] a permanently disabled " "Pin ARDUINO_IO\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/ece385_final_project/acceler/" { { 0 { 0 ""} 0 482 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650157377046 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[4\] a permanently disabled " "Pin ARDUINO_IO\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/ece385_final_project/acceler/" { { 0 { 0 ""} 0 483 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650157377046 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[5\] a permanently disabled " "Pin ARDUINO_IO\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/ece385_final_project/acceler/" { { 0 { 0 ""} 0 484 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650157377046 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[14\] a permanently disabled " "Pin ARDUINO_IO\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[14] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } } { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/ece385_final_project/acceler/" { { 0 { 0 ""} 0 486 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650157377046 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[15\] a permanently disabled " "Pin ARDUINO_IO\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[15] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } } { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/ece385_final_project/acceler/" { { 0 { 0 ""} 0 487 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650157377046 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[6\] a permanently enabled " "Pin ARDUINO_IO\[6\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } } { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/ece385_final_project/acceler/" { { 0 { 0 ""} 0 485 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650157377046 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[7\] a permanently enabled " "Pin ARDUINO_IO\[7\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } } { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/ece385_final_project/acceler/" { { 0 { 0 ""} 0 360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650157377046 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[8\] a permanently disabled " "Pin ARDUINO_IO\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } } { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/ece385_final_project/acceler/" { { 0 { 0 ""} 0 361 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650157377046 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[9\] a permanently disabled " "Pin ARDUINO_IO\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } } { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/ece385_final_project/acceler/" { { 0 { 0 ""} 0 362 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650157377046 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[10\] a permanently enabled " "Pin ARDUINO_IO\[10\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } } { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/ece385_final_project/acceler/" { { 0 { 0 ""} 0 357 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650157377046 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[11\] a permanently enabled " "Pin ARDUINO_IO\[11\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } } { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/ece385_final_project/acceler/" { { 0 { 0 ""} 0 359 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650157377046 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[12\] a permanently disabled " "Pin ARDUINO_IO\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } } { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/ece385_final_project/acceler/" { { 0 { 0 ""} 0 363 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650157377046 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[13\] a permanently enabled " "Pin ARDUINO_IO\[13\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[13] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } } { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/ece385_final_project/acceler/" { { 0 { 0 ""} 0 358 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650157377046 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_RESET_N a permanently enabled " "Pin ARDUINO_RESET_N has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_RESET_N } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } } { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 125 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/ece385_final_project/acceler/" { { 0 { 0 ""} 0 488 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650157377046 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1650157377046 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_acc.fit.smsg " "Generated suppressed messages file C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_acc.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1650157377379 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 48 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 48 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6703 " "Peak virtual memory: 6703 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650157378730 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 16 20:02:58 2022 " "Processing ended: Sat Apr 16 20:02:58 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650157378730 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650157378730 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:31 " "Total CPU time (on all processors): 00:01:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650157378730 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1650157378730 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1650157379883 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650157379893 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 16 20:02:59 2022 " "Processing started: Sat Apr 16 20:02:59 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650157379893 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1650157379893 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off 385_acc -c 385_acc " "Command: quartus_asm --read_settings_files=off --write_settings_files=off 385_acc -c 385_acc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1650157379893 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1650157380413 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1650157382341 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1650157382459 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4703 " "Peak virtual memory: 4703 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650157383384 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 16 20:03:03 2022 " "Processing ended: Sat Apr 16 20:03:03 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650157383384 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650157383384 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650157383384 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1650157383384 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1650157384047 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1650157384758 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650157384768 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 16 20:03:04 2022 " "Processing started: Sat Apr 16 20:03:04 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650157384768 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1650157384768 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta 385_acc -c 385_acc " "Command: quartus_sta 385_acc -c 385_acc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1650157384768 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1650157384907 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1650157385813 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1650157385813 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650157385847 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650157385847 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650157386280 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650157386280 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650157386280 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650157386280 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650157386280 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650157386280 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650157386280 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650157386280 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650157386280 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650157386280 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650157386280 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650157386280 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650157386280 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650157386280 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650157386280 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650157386280 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650157386280 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650157386280 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650157386280 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650157386280 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650157386280 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650157386280 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650157386280 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650157386280 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650157386280 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650157386280 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1650157386280 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650157386280 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1650157386280 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650157386280 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650157386280 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1650157386280 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1650157386280 ""}
{ "Info" "ISTA_SDC_FOUND" "final_project_platform/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'final_project_platform/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1650157386315 ""}
{ "Info" "ISTA_SDC_FOUND" "final_project_platform/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'final_project_platform/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1650157386327 ""}
{ "Info" "ISTA_SDC_FOUND" "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1650157386334 ""}
{ "Info" "ISTA_SDC_FOUND" "385_acc.sdc " "Reading SDC File: '385_acc.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1650157386351 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|sdram_pll\|sd1\|pll7\|inclk\[0\]\} -duty_cycle 50.00 -name \{u0\|sdram_pll\|sd1\|pll7\|clk\[0\]\} \{u0\|sdram_pll\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{u0\|sdram_pll\|sd1\|pll7\|inclk\[0\]\} -duty_cycle 50.00 -name \{u0\|sdram_pll\|sd1\|pll7\|clk\[0\]\} \{u0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1650157386353 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|sdram_pll\|sd1\|pll7\|inclk\[0\]\} -phase -18.00 -duty_cycle 50.00 -name \{u0\|sdram_pll\|sd1\|pll7\|clk\[1\]\} \{u0\|sdram_pll\|sd1\|pll7\|clk\[1\]\} " "create_generated_clock -source \{u0\|sdram_pll\|sd1\|pll7\|inclk\[0\]\} -phase -18.00 -duty_cycle 50.00 -name \{u0\|sdram_pll\|sd1\|pll7\|clk\[1\]\} \{u0\|sdram_pll\|sd1\|pll7\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1650157386353 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650157386353 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1650157386353 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga_controller:vga\|vs " "Node: vga_controller:vga\|vs was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register obstacle:obj\|obstacle_activate\[0\] vga_controller:vga\|vs " "Register obstacle:obj\|obstacle_activate\[0\] is being clocked by vga_controller:vga\|vs" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1650157386369 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1650157386369 "|final385_top|vga_controller:vga|vs"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga_controller:vga\|clkdiv " "Node: vga_controller:vga\|clkdiv was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register vga_controller:vga\|vs vga_controller:vga\|clkdiv " "Register vga_controller:vga\|vs is being clocked by vga_controller:vga\|clkdiv" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1650157386370 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1650157386370 "|final385_top|vga_controller:vga|clkdiv"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650157386375 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1650157386375 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650157386416 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1650157386418 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1650157386438 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1650157386486 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 6.914 " "Worst-case setup slack is 6.914" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650157386510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650157386510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.914               0.000 MAX10_CLK1_50  " "    6.914               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650157386510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.175               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    9.175               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650157386510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.377               0.000 altera_reserved_tck  " "   45.377               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650157386510 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650157386510 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.297 " "Worst-case hold slack is 0.297" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650157386535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650157386535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.297               0.000 MAX10_CLK1_50  " "    0.297               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650157386535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 altera_reserved_tck  " "    0.340               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650157386535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    0.341               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650157386535 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650157386535 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.518 " "Worst-case recovery slack is 14.518" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650157386546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650157386546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.518               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "   14.518               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650157386546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.866               0.000 MAX10_CLK1_50  " "   14.866               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650157386546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.012               0.000 altera_reserved_tck  " "   48.012               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650157386546 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650157386546 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.083 " "Worst-case removal slack is 1.083" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650157386557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650157386557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.083               0.000 altera_reserved_tck  " "    1.083               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650157386557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.301               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    3.301               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650157386557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.715               0.000 MAX10_CLK1_50  " "    3.715               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650157386557 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650157386557 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.500 " "Worst-case minimum pulse width slack is 9.500" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650157386561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650157386561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.500               0.000 MAX10_CLK1_50  " "    9.500               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650157386561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.708               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    9.708               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650157386561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 MAX10_CLK2_50  " "   16.000               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650157386561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.625               0.000 altera_reserved_tck  " "   49.625               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650157386561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.000               0.000 ADC_CLK_10  " "   96.000               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650157386561 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650157386561 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 29 synchronizer chains. " "Report Metastability: Found 29 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1650157386587 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1650157386587 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 29 " "Number of Synchronizer Chains Found: 29" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1650157386587 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1650157386587 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.552 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.552" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1650157386587 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 32.922 ns " "Worst Case Available Settling Time: 32.922 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1650157386587 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1650157386587 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1650157386587 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1650157386587 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1650157386587 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1650157386587 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650157386587 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1650157386592 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1650157386622 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1650157388416 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga_controller:vga\|vs " "Node: vga_controller:vga\|vs was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register obstacle:obj\|obstacle_activate\[0\] vga_controller:vga\|vs " "Register obstacle:obj\|obstacle_activate\[0\] is being clocked by vga_controller:vga\|vs" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1650157388698 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1650157388698 "|final385_top|vga_controller:vga|vs"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga_controller:vga\|clkdiv " "Node: vga_controller:vga\|clkdiv was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register vga_controller:vga\|vs vga_controller:vga\|clkdiv " "Register vga_controller:vga\|vs is being clocked by vga_controller:vga\|clkdiv" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1650157388698 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1650157388698 "|final385_top|vga_controller:vga|clkdiv"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650157388703 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1650157388703 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650157388703 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 7.869 " "Worst-case setup slack is 7.869" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650157388762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650157388762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.869               0.000 MAX10_CLK1_50  " "    7.869               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650157388762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.920               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    9.920               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650157388762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.757               0.000 altera_reserved_tck  " "   45.757               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650157388762 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650157388762 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.289 " "Worst-case hold slack is 0.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650157388785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650157388785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.289               0.000 MAX10_CLK1_50  " "    0.289               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650157388785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 altera_reserved_tck  " "    0.305               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650157388785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.306               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    0.306               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650157388785 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650157388785 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.037 " "Worst-case recovery slack is 15.037" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650157388794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650157388794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.037               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "   15.037               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650157388794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.311               0.000 MAX10_CLK1_50  " "   15.311               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650157388794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.193               0.000 altera_reserved_tck  " "   48.193               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650157388794 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650157388794 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.003 " "Worst-case removal slack is 1.003" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650157388805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650157388805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.003               0.000 altera_reserved_tck  " "    1.003               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650157388805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.988               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    2.988               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650157388805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.366               0.000 MAX10_CLK1_50  " "    3.366               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650157388805 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650157388805 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.519 " "Worst-case minimum pulse width slack is 9.519" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650157388810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650157388810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.519               0.000 MAX10_CLK1_50  " "    9.519               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650157388810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.689               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    9.689               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650157388810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 MAX10_CLK2_50  " "   16.000               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650157388810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.651               0.000 altera_reserved_tck  " "   49.651               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650157388810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.000               0.000 ADC_CLK_10  " "   96.000               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650157388810 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650157388810 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 29 synchronizer chains. " "Report Metastability: Found 29 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1650157388835 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1650157388835 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 29 " "Number of Synchronizer Chains Found: 29" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1650157388835 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1650157388835 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.552 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.552" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1650157388835 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 33.477 ns " "Worst Case Available Settling Time: 33.477 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1650157388835 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1650157388835 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1650157388835 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1650157388835 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1650157388835 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1650157388835 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650157388835 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1650157388840 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga_controller:vga\|vs " "Node: vga_controller:vga\|vs was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register obstacle:obj\|obstacle_activate\[0\] vga_controller:vga\|vs " "Register obstacle:obj\|obstacle_activate\[0\] is being clocked by vga_controller:vga\|vs" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1650157389076 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1650157389076 "|final385_top|vga_controller:vga|vs"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga_controller:vga\|clkdiv " "Node: vga_controller:vga\|clkdiv was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register vga_controller:vga\|vs vga_controller:vga\|clkdiv " "Register vga_controller:vga\|vs is being clocked by vga_controller:vga\|clkdiv" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1650157389076 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1650157389076 "|final385_top|vga_controller:vga|clkdiv"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650157389081 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1650157389081 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650157389081 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.207 " "Worst-case setup slack is 14.207" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650157389104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650157389104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.207               0.000 MAX10_CLK1_50  " "   14.207               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650157389104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.093               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "   15.093               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650157389104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.225               0.000 altera_reserved_tck  " "   48.225               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650157389104 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650157389104 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.119 " "Worst-case hold slack is 0.119" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650157389126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650157389126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.119               0.000 MAX10_CLK1_50  " "    0.119               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650157389126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 altera_reserved_tck  " "    0.148               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650157389126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    0.148               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650157389126 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650157389126 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 17.403 " "Worst-case recovery slack is 17.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650157389137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650157389137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.403               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "   17.403               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650157389137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.443               0.000 MAX10_CLK1_50  " "   17.443               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650157389137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.347               0.000 altera_reserved_tck  " "   49.347               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650157389137 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650157389137 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.469 " "Worst-case removal slack is 0.469" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650157389146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650157389146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.469               0.000 altera_reserved_tck  " "    0.469               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650157389146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.604               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    1.604               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650157389146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.785               0.000 MAX10_CLK1_50  " "    1.785               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650157389146 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650157389146 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.263 " "Worst-case minimum pulse width slack is 9.263" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650157389151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650157389151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.263               0.000 MAX10_CLK1_50  " "    9.263               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650157389151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.720               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    9.720               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650157389151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 MAX10_CLK2_50  " "   16.000               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650157389151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.414               0.000 altera_reserved_tck  " "   49.414               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650157389151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.000               0.000 ADC_CLK_10  " "   96.000               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650157389151 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650157389151 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 29 synchronizer chains. " "Report Metastability: Found 29 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1650157389176 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1650157389176 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 29 " "Number of Synchronizer Chains Found: 29" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1650157389176 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1650157389176 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.552 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.552" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1650157389176 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 36.927 ns " "Worst Case Available Settling Time: 36.927 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1650157389176 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1650157389176 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1650157389176 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1650157389176 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1650157389176 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1650157389176 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650157389176 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1650157390308 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1650157390310 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5033 " "Peak virtual memory: 5033 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650157390404 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 16 20:03:10 2022 " "Processing ended: Sat Apr 16 20:03:10 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650157390404 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650157390404 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650157390404 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1650157390404 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1650157391547 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650157391556 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 16 20:03:11 2022 " "Processing started: Sat Apr 16 20:03:11 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650157391556 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1650157391556 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off 385_acc -c 385_acc " "Command: quartus_eda --read_settings_files=off --write_settings_files=off 385_acc -c 385_acc" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1650157391556 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1650157392407 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1650157392831 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "385_acc.svo C:/Users/ldm18/Desktop/ece385_final_project/acceler/simulation/modelsim/ simulation " "Generated file 385_acc.svo in folder \"C:/Users/ldm18/Desktop/ece385_final_project/acceler/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1650157393637 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4729 " "Peak virtual memory: 4729 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650157394428 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 16 20:03:14 2022 " "Processing ended: Sat Apr 16 20:03:14 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650157394428 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650157394428 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650157394428 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1650157394428 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 133 s " "Quartus Prime Full Compilation was successful. 0 errors, 133 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1650157395100 ""}
