ARM GAS  C:\Users\james\AppData\Local\Temp\ccDfZz2C.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_GPIO_Init,"ax",%progbits
  18              		.align	1
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  23              	MX_GPIO_Init:
  24              	.LFB68:
  25              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2023 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/main.c **** 
  25:Core/Src/main.c **** /* USER CODE END Includes */
  26:Core/Src/main.c **** 
  27:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  29:Core/Src/main.c **** 
  30:Core/Src/main.c **** /* USER CODE END PTD */
  31:Core/Src/main.c **** 
  32:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/main.c **** /* USER CODE BEGIN PD */
ARM GAS  C:\Users\james\AppData\Local\Temp\ccDfZz2C.s 			page 2


  34:Core/Src/main.c **** 
  35:Core/Src/main.c **** /* USER CODE END PD */
  36:Core/Src/main.c **** 
  37:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/main.c **** /* USER CODE BEGIN PM */
  39:Core/Src/main.c **** 
  40:Core/Src/main.c **** /* USER CODE END PM */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/main.c **** TIM_HandleTypeDef htim2;
  44:Core/Src/main.c **** 
  45:Core/Src/main.c **** /* USER CODE BEGIN PV */
  46:Core/Src/main.c **** 
  47:Core/Src/main.c **** /* USER CODE END PV */
  48:Core/Src/main.c **** 
  49:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  50:Core/Src/main.c **** void SystemClock_Config(void);
  51:Core/Src/main.c **** static void MX_GPIO_Init(void);
  52:Core/Src/main.c **** static void MX_TIM2_Init(void);
  53:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  54:Core/Src/main.c **** 
  55:Core/Src/main.c **** /* USER CODE END PFP */
  56:Core/Src/main.c **** 
  57:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  58:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/main.c **** 
  60:Core/Src/main.c **** /* USER CODE END 0 */
  61:Core/Src/main.c **** 
  62:Core/Src/main.c **** /**
  63:Core/Src/main.c ****   * @brief  The application entry point.
  64:Core/Src/main.c ****   * @retval int
  65:Core/Src/main.c ****   */
  66:Core/Src/main.c **** int main(void)
  67:Core/Src/main.c **** {
  68:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  69:Core/Src/main.c **** 
  70:Core/Src/main.c ****   /* USER CODE END 1 */
  71:Core/Src/main.c **** 
  72:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  73:Core/Src/main.c **** 
  74:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  75:Core/Src/main.c ****   HAL_Init();
  76:Core/Src/main.c **** 
  77:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  78:Core/Src/main.c **** 
  79:Core/Src/main.c ****   /* USER CODE END Init */
  80:Core/Src/main.c **** 
  81:Core/Src/main.c ****   /* Configure the system clock */
  82:Core/Src/main.c ****   SystemClock_Config();
  83:Core/Src/main.c **** 
  84:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  85:Core/Src/main.c **** 
  86:Core/Src/main.c ****   /* USER CODE END SysInit */
  87:Core/Src/main.c **** 
  88:Core/Src/main.c ****   /* Initialize all configured peripherals */
  89:Core/Src/main.c ****   MX_GPIO_Init();
  90:Core/Src/main.c ****   MX_TIM2_Init();
ARM GAS  C:\Users\james\AppData\Local\Temp\ccDfZz2C.s 			page 3


  91:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
  92:Core/Src/main.c ****   ScheduleInit();
  93:Core/Src/main.c ****   /* USER CODE END 2 */
  94:Core/Src/main.c **** 
  95:Core/Src/main.c ****   /* Infinite loop */
  96:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
  97:Core/Src/main.c ****   while (1)
  98:Core/Src/main.c ****   {
  99:Core/Src/main.c ****     /* USER CODE END WHILE */
 100:Core/Src/main.c **** 
 101:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 102:Core/Src/main.c ****     SchDispatchTasks();
 103:Core/Src/main.c ****   }
 104:Core/Src/main.c ****   /* USER CODE END 3 */
 105:Core/Src/main.c **** }
 106:Core/Src/main.c **** 
 107:Core/Src/main.c **** /**
 108:Core/Src/main.c ****   * @brief System Clock Configuration
 109:Core/Src/main.c ****   * @retval None
 110:Core/Src/main.c ****   */
 111:Core/Src/main.c **** void SystemClock_Config(void)
 112:Core/Src/main.c **** {
 113:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 114:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 115:Core/Src/main.c **** 
 116:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 117:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 118:Core/Src/main.c ****   */
 119:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 120:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 121:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 122:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 123:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 124:Core/Src/main.c ****   {
 125:Core/Src/main.c ****     Error_Handler();
 126:Core/Src/main.c ****   }
 127:Core/Src/main.c **** 
 128:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 129:Core/Src/main.c ****   */
 130:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 131:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 132:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 133:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 134:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 135:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 136:Core/Src/main.c **** 
 137:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 138:Core/Src/main.c ****   {
 139:Core/Src/main.c ****     Error_Handler();
 140:Core/Src/main.c ****   }
 141:Core/Src/main.c **** }
 142:Core/Src/main.c **** 
 143:Core/Src/main.c **** /**
 144:Core/Src/main.c ****   * @brief TIM2 Initialization Function
 145:Core/Src/main.c ****   * @param None
 146:Core/Src/main.c ****   * @retval None
 147:Core/Src/main.c ****   */
ARM GAS  C:\Users\james\AppData\Local\Temp\ccDfZz2C.s 			page 4


 148:Core/Src/main.c **** static void MX_TIM2_Init(void)
 149:Core/Src/main.c **** {
 150:Core/Src/main.c **** 
 151:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 0 */
 152:Core/Src/main.c **** 
 153:Core/Src/main.c ****   /* USER CODE END TIM2_Init 0 */
 154:Core/Src/main.c **** 
 155:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 156:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 157:Core/Src/main.c **** 
 158:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 1 */
 159:Core/Src/main.c **** 
 160:Core/Src/main.c ****   /* USER CODE END TIM2_Init 1 */
 161:Core/Src/main.c ****   htim2.Instance = TIM2;
 162:Core/Src/main.c ****   htim2.Init.Prescaler = 7999;
 163:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 164:Core/Src/main.c ****   htim2.Init.Period = 9;
 165:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 166:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 167:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 168:Core/Src/main.c ****   {
 169:Core/Src/main.c ****     Error_Handler();
 170:Core/Src/main.c ****   }
 171:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 172:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 173:Core/Src/main.c ****   {
 174:Core/Src/main.c ****     Error_Handler();
 175:Core/Src/main.c ****   }
 176:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 177:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 178:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 179:Core/Src/main.c ****   {
 180:Core/Src/main.c ****     Error_Handler();
 181:Core/Src/main.c ****   }
 182:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 2 */
 183:Core/Src/main.c **** 
 184:Core/Src/main.c ****   /* USER CODE END TIM2_Init 2 */
 185:Core/Src/main.c **** 
 186:Core/Src/main.c **** }
 187:Core/Src/main.c **** 
 188:Core/Src/main.c **** /**
 189:Core/Src/main.c ****   * @brief GPIO Initialization Function
 190:Core/Src/main.c ****   * @param None
 191:Core/Src/main.c ****   * @retval None
 192:Core/Src/main.c ****   */
 193:Core/Src/main.c **** static void MX_GPIO_Init(void)
 194:Core/Src/main.c **** {
  26              		.loc 1 194 1 view -0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 24
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30 0000 30B5     		push	{r4, r5, lr}
  31              	.LCFI0:
  32              		.cfi_def_cfa_offset 12
  33              		.cfi_offset 4, -12
  34              		.cfi_offset 5, -8
  35              		.cfi_offset 14, -4
ARM GAS  C:\Users\james\AppData\Local\Temp\ccDfZz2C.s 			page 5


  36 0002 87B0     		sub	sp, sp, #28
  37              	.LCFI1:
  38              		.cfi_def_cfa_offset 40
 195:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  39              		.loc 1 195 3 view .LVU1
  40              		.loc 1 195 20 is_stmt 0 view .LVU2
  41 0004 0024     		movs	r4, #0
  42 0006 0294     		str	r4, [sp, #8]
  43 0008 0394     		str	r4, [sp, #12]
  44 000a 0494     		str	r4, [sp, #16]
  45 000c 0594     		str	r4, [sp, #20]
 196:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_1 */
 197:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_1 */
 198:Core/Src/main.c **** 
 199:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 200:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  46              		.loc 1 200 3 is_stmt 1 view .LVU3
  47              	.LBB4:
  48              		.loc 1 200 3 view .LVU4
  49              		.loc 1 200 3 view .LVU5
  50 000e 0E4B     		ldr	r3, .L3
  51 0010 9A69     		ldr	r2, [r3, #24]
  52 0012 42F00402 		orr	r2, r2, #4
  53 0016 9A61     		str	r2, [r3, #24]
  54              		.loc 1 200 3 view .LVU6
  55 0018 9B69     		ldr	r3, [r3, #24]
  56 001a 03F00403 		and	r3, r3, #4
  57 001e 0193     		str	r3, [sp, #4]
  58              		.loc 1 200 3 view .LVU7
  59 0020 019B     		ldr	r3, [sp, #4]
  60              	.LBE4:
  61              		.loc 1 200 3 view .LVU8
 201:Core/Src/main.c **** 
 202:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 203:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
  62              		.loc 1 203 3 view .LVU9
  63 0022 0A4D     		ldr	r5, .L3+4
  64 0024 2246     		mov	r2, r4
  65 0026 F821     		movs	r1, #248
  66 0028 2846     		mov	r0, r5
  67 002a FFF7FEFF 		bl	HAL_GPIO_WritePin
  68              	.LVL0:
 204:Core/Src/main.c ****                           |GPIO_PIN_7, GPIO_PIN_RESET);
 205:Core/Src/main.c **** 
 206:Core/Src/main.c ****   /*Configure GPIO pins : PA3 PA4 PA5 PA6
 207:Core/Src/main.c ****                            PA7 */
 208:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
  69              		.loc 1 208 3 view .LVU10
  70              		.loc 1 208 23 is_stmt 0 view .LVU11
  71 002e F823     		movs	r3, #248
  72 0030 0293     		str	r3, [sp, #8]
 209:Core/Src/main.c ****                           |GPIO_PIN_7;
 210:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  73              		.loc 1 210 3 is_stmt 1 view .LVU12
  74              		.loc 1 210 24 is_stmt 0 view .LVU13
  75 0032 0123     		movs	r3, #1
  76 0034 0393     		str	r3, [sp, #12]
ARM GAS  C:\Users\james\AppData\Local\Temp\ccDfZz2C.s 			page 6


 211:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
  77              		.loc 1 211 3 is_stmt 1 view .LVU14
  78              		.loc 1 211 24 is_stmt 0 view .LVU15
  79 0036 0494     		str	r4, [sp, #16]
 212:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  80              		.loc 1 212 3 is_stmt 1 view .LVU16
  81              		.loc 1 212 25 is_stmt 0 view .LVU17
  82 0038 0223     		movs	r3, #2
  83 003a 0593     		str	r3, [sp, #20]
 213:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
  84              		.loc 1 213 3 is_stmt 1 view .LVU18
  85 003c 02A9     		add	r1, sp, #8
  86 003e 2846     		mov	r0, r5
  87 0040 FFF7FEFF 		bl	HAL_GPIO_Init
  88              	.LVL1:
 214:Core/Src/main.c **** 
 215:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_2 */
 216:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_2 */
 217:Core/Src/main.c **** }
  89              		.loc 1 217 1 is_stmt 0 view .LVU19
  90 0044 07B0     		add	sp, sp, #28
  91              	.LCFI2:
  92              		.cfi_def_cfa_offset 12
  93              		@ sp needed
  94 0046 30BD     		pop	{r4, r5, pc}
  95              	.L4:
  96              		.align	2
  97              	.L3:
  98 0048 00100240 		.word	1073876992
  99 004c 00080140 		.word	1073809408
 100              		.cfi_endproc
 101              	.LFE68:
 103              		.section	.text.Error_Handler,"ax",%progbits
 104              		.align	1
 105              		.global	Error_Handler
 106              		.syntax unified
 107              		.thumb
 108              		.thumb_func
 110              	Error_Handler:
 111              	.LFB69:
 218:Core/Src/main.c **** 
 219:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 220:Core/Src/main.c **** 
 221:Core/Src/main.c **** /* USER CODE END 4 */
 222:Core/Src/main.c **** 
 223:Core/Src/main.c **** /**
 224:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 225:Core/Src/main.c ****   * @retval None
 226:Core/Src/main.c ****   */
 227:Core/Src/main.c **** void Error_Handler(void)
 228:Core/Src/main.c **** {
 112              		.loc 1 228 1 is_stmt 1 view -0
 113              		.cfi_startproc
 114              		@ Volatile: function does not return.
 115              		@ args = 0, pretend = 0, frame = 0
 116              		@ frame_needed = 0, uses_anonymous_args = 0
 117              		@ link register save eliminated.
ARM GAS  C:\Users\james\AppData\Local\Temp\ccDfZz2C.s 			page 7


 229:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 230:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 231:Core/Src/main.c ****   __disable_irq();
 118              		.loc 1 231 3 view .LVU21
 119              	.LBB5:
 120              	.LBI5:
 121              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
ARM GAS  C:\Users\james\AppData\Local\Temp\ccDfZz2C.s 			page 8


  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
ARM GAS  C:\Users\james\AppData\Local\Temp\ccDfZz2C.s 			page 9


 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 122              		.loc 2 140 27 view .LVU22
 123              	.LBB6:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 124              		.loc 2 142 3 view .LVU23
 125              		.syntax unified
 126              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 127 0000 72B6     		cpsid i
 128              	@ 0 "" 2
 129              		.thumb
 130              		.syntax unified
 131              	.L6:
 132              	.LBE6:
 133              	.LBE5:
 232:Core/Src/main.c ****   while (1)
 134              		.loc 1 232 3 discriminator 1 view .LVU24
 233:Core/Src/main.c ****   {
 234:Core/Src/main.c ****   }
 135              		.loc 1 234 3 discriminator 1 view .LVU25
 232:Core/Src/main.c ****   while (1)
 136              		.loc 1 232 9 discriminator 1 view .LVU26
 137 0002 FEE7     		b	.L6
 138              		.cfi_endproc
 139              	.LFE69:
ARM GAS  C:\Users\james\AppData\Local\Temp\ccDfZz2C.s 			page 10


 141              		.section	.text.MX_TIM2_Init,"ax",%progbits
 142              		.align	1
 143              		.syntax unified
 144              		.thumb
 145              		.thumb_func
 147              	MX_TIM2_Init:
 148              	.LFB67:
 149:Core/Src/main.c **** 
 149              		.loc 1 149 1 view -0
 150              		.cfi_startproc
 151              		@ args = 0, pretend = 0, frame = 24
 152              		@ frame_needed = 0, uses_anonymous_args = 0
 153 0000 00B5     		push	{lr}
 154              	.LCFI3:
 155              		.cfi_def_cfa_offset 4
 156              		.cfi_offset 14, -4
 157 0002 87B0     		sub	sp, sp, #28
 158              	.LCFI4:
 159              		.cfi_def_cfa_offset 32
 155:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 160              		.loc 1 155 3 view .LVU28
 155:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 161              		.loc 1 155 26 is_stmt 0 view .LVU29
 162 0004 0023     		movs	r3, #0
 163 0006 0293     		str	r3, [sp, #8]
 164 0008 0393     		str	r3, [sp, #12]
 165 000a 0493     		str	r3, [sp, #16]
 166 000c 0593     		str	r3, [sp, #20]
 156:Core/Src/main.c **** 
 167              		.loc 1 156 3 is_stmt 1 view .LVU30
 156:Core/Src/main.c **** 
 168              		.loc 1 156 27 is_stmt 0 view .LVU31
 169 000e 0093     		str	r3, [sp]
 170 0010 0193     		str	r3, [sp, #4]
 161:Core/Src/main.c ****   htim2.Init.Prescaler = 7999;
 171              		.loc 1 161 3 is_stmt 1 view .LVU32
 161:Core/Src/main.c ****   htim2.Init.Prescaler = 7999;
 172              		.loc 1 161 18 is_stmt 0 view .LVU33
 173 0012 1448     		ldr	r0, .L15
 174 0014 4FF08042 		mov	r2, #1073741824
 175 0018 0260     		str	r2, [r0]
 162:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 176              		.loc 1 162 3 is_stmt 1 view .LVU34
 162:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 177              		.loc 1 162 24 is_stmt 0 view .LVU35
 178 001a 41F63F72 		movw	r2, #7999
 179 001e 4260     		str	r2, [r0, #4]
 163:Core/Src/main.c ****   htim2.Init.Period = 9;
 180              		.loc 1 163 3 is_stmt 1 view .LVU36
 163:Core/Src/main.c ****   htim2.Init.Period = 9;
 181              		.loc 1 163 26 is_stmt 0 view .LVU37
 182 0020 8360     		str	r3, [r0, #8]
 164:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 183              		.loc 1 164 3 is_stmt 1 view .LVU38
 164:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 184              		.loc 1 164 21 is_stmt 0 view .LVU39
 185 0022 0922     		movs	r2, #9
ARM GAS  C:\Users\james\AppData\Local\Temp\ccDfZz2C.s 			page 11


 186 0024 C260     		str	r2, [r0, #12]
 165:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 187              		.loc 1 165 3 is_stmt 1 view .LVU40
 165:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 188              		.loc 1 165 28 is_stmt 0 view .LVU41
 189 0026 0361     		str	r3, [r0, #16]
 166:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 190              		.loc 1 166 3 is_stmt 1 view .LVU42
 166:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 191              		.loc 1 166 32 is_stmt 0 view .LVU43
 192 0028 8361     		str	r3, [r0, #24]
 167:Core/Src/main.c ****   {
 193              		.loc 1 167 3 is_stmt 1 view .LVU44
 167:Core/Src/main.c ****   {
 194              		.loc 1 167 7 is_stmt 0 view .LVU45
 195 002a FFF7FEFF 		bl	HAL_TIM_Base_Init
 196              	.LVL2:
 167:Core/Src/main.c ****   {
 197              		.loc 1 167 6 view .LVU46
 198 002e 90B9     		cbnz	r0, .L12
 171:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 199              		.loc 1 171 3 is_stmt 1 view .LVU47
 171:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 200              		.loc 1 171 34 is_stmt 0 view .LVU48
 201 0030 4FF48053 		mov	r3, #4096
 202 0034 0293     		str	r3, [sp, #8]
 172:Core/Src/main.c ****   {
 203              		.loc 1 172 3 is_stmt 1 view .LVU49
 172:Core/Src/main.c ****   {
 204              		.loc 1 172 7 is_stmt 0 view .LVU50
 205 0036 02A9     		add	r1, sp, #8
 206 0038 0A48     		ldr	r0, .L15
 207 003a FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 208              	.LVL3:
 172:Core/Src/main.c ****   {
 209              		.loc 1 172 6 view .LVU51
 210 003e 60B9     		cbnz	r0, .L13
 176:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 211              		.loc 1 176 3 is_stmt 1 view .LVU52
 176:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 212              		.loc 1 176 37 is_stmt 0 view .LVU53
 213 0040 0023     		movs	r3, #0
 214 0042 0093     		str	r3, [sp]
 177:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 215              		.loc 1 177 3 is_stmt 1 view .LVU54
 177:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 216              		.loc 1 177 33 is_stmt 0 view .LVU55
 217 0044 0193     		str	r3, [sp, #4]
 178:Core/Src/main.c ****   {
 218              		.loc 1 178 3 is_stmt 1 view .LVU56
 178:Core/Src/main.c ****   {
 219              		.loc 1 178 7 is_stmt 0 view .LVU57
 220 0046 6946     		mov	r1, sp
 221 0048 0648     		ldr	r0, .L15
 222 004a FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 223              	.LVL4:
 178:Core/Src/main.c ****   {
ARM GAS  C:\Users\james\AppData\Local\Temp\ccDfZz2C.s 			page 12


 224              		.loc 1 178 6 view .LVU58
 225 004e 30B9     		cbnz	r0, .L14
 186:Core/Src/main.c **** 
 226              		.loc 1 186 1 view .LVU59
 227 0050 07B0     		add	sp, sp, #28
 228              	.LCFI5:
 229              		.cfi_remember_state
 230              		.cfi_def_cfa_offset 4
 231              		@ sp needed
 232 0052 5DF804FB 		ldr	pc, [sp], #4
 233              	.L12:
 234              	.LCFI6:
 235              		.cfi_restore_state
 169:Core/Src/main.c ****   }
 236              		.loc 1 169 5 is_stmt 1 view .LVU60
 237 0056 FFF7FEFF 		bl	Error_Handler
 238              	.LVL5:
 239              	.L13:
 174:Core/Src/main.c ****   }
 240              		.loc 1 174 5 view .LVU61
 241 005a FFF7FEFF 		bl	Error_Handler
 242              	.LVL6:
 243              	.L14:
 180:Core/Src/main.c ****   }
 244              		.loc 1 180 5 view .LVU62
 245 005e FFF7FEFF 		bl	Error_Handler
 246              	.LVL7:
 247              	.L16:
 248 0062 00BF     		.align	2
 249              	.L15:
 250 0064 00000000 		.word	.LANCHOR0
 251              		.cfi_endproc
 252              	.LFE67:
 254              		.section	.text.SystemClock_Config,"ax",%progbits
 255              		.align	1
 256              		.global	SystemClock_Config
 257              		.syntax unified
 258              		.thumb
 259              		.thumb_func
 261              	SystemClock_Config:
 262              	.LFB66:
 112:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 263              		.loc 1 112 1 view -0
 264              		.cfi_startproc
 265              		@ args = 0, pretend = 0, frame = 64
 266              		@ frame_needed = 0, uses_anonymous_args = 0
 267 0000 00B5     		push	{lr}
 268              	.LCFI7:
 269              		.cfi_def_cfa_offset 4
 270              		.cfi_offset 14, -4
 271 0002 91B0     		sub	sp, sp, #68
 272              	.LCFI8:
 273              		.cfi_def_cfa_offset 72
 113:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 274              		.loc 1 113 3 view .LVU64
 113:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 275              		.loc 1 113 22 is_stmt 0 view .LVU65
ARM GAS  C:\Users\james\AppData\Local\Temp\ccDfZz2C.s 			page 13


 276 0004 2822     		movs	r2, #40
 277 0006 0021     		movs	r1, #0
 278 0008 06A8     		add	r0, sp, #24
 279 000a FFF7FEFF 		bl	memset
 280              	.LVL8:
 114:Core/Src/main.c **** 
 281              		.loc 1 114 3 is_stmt 1 view .LVU66
 114:Core/Src/main.c **** 
 282              		.loc 1 114 22 is_stmt 0 view .LVU67
 283 000e 0023     		movs	r3, #0
 284 0010 0193     		str	r3, [sp, #4]
 285 0012 0293     		str	r3, [sp, #8]
 286 0014 0393     		str	r3, [sp, #12]
 287 0016 0493     		str	r3, [sp, #16]
 288 0018 0593     		str	r3, [sp, #20]
 119:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 289              		.loc 1 119 3 is_stmt 1 view .LVU68
 119:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 290              		.loc 1 119 36 is_stmt 0 view .LVU69
 291 001a 0223     		movs	r3, #2
 292 001c 0693     		str	r3, [sp, #24]
 120:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 293              		.loc 1 120 3 is_stmt 1 view .LVU70
 120:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 294              		.loc 1 120 30 is_stmt 0 view .LVU71
 295 001e 0123     		movs	r3, #1
 296 0020 0A93     		str	r3, [sp, #40]
 121:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 297              		.loc 1 121 3 is_stmt 1 view .LVU72
 121:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 298              		.loc 1 121 41 is_stmt 0 view .LVU73
 299 0022 1023     		movs	r3, #16
 300 0024 0B93     		str	r3, [sp, #44]
 122:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 301              		.loc 1 122 3 is_stmt 1 view .LVU74
 123:Core/Src/main.c ****   {
 302              		.loc 1 123 3 view .LVU75
 123:Core/Src/main.c ****   {
 303              		.loc 1 123 7 is_stmt 0 view .LVU76
 304 0026 06A8     		add	r0, sp, #24
 305 0028 FFF7FEFF 		bl	HAL_RCC_OscConfig
 306              	.LVL9:
 123:Core/Src/main.c ****   {
 307              		.loc 1 123 6 view .LVU77
 308 002c 68B9     		cbnz	r0, .L21
 130:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 309              		.loc 1 130 3 is_stmt 1 view .LVU78
 130:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 310              		.loc 1 130 31 is_stmt 0 view .LVU79
 311 002e 0F23     		movs	r3, #15
 312 0030 0193     		str	r3, [sp, #4]
 132:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 313              		.loc 1 132 3 is_stmt 1 view .LVU80
 132:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 314              		.loc 1 132 34 is_stmt 0 view .LVU81
 315 0032 0021     		movs	r1, #0
 316 0034 0291     		str	r1, [sp, #8]
ARM GAS  C:\Users\james\AppData\Local\Temp\ccDfZz2C.s 			page 14


 133:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 317              		.loc 1 133 3 is_stmt 1 view .LVU82
 133:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 318              		.loc 1 133 35 is_stmt 0 view .LVU83
 319 0036 0391     		str	r1, [sp, #12]
 134:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 320              		.loc 1 134 3 is_stmt 1 view .LVU84
 134:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 321              		.loc 1 134 36 is_stmt 0 view .LVU85
 322 0038 0491     		str	r1, [sp, #16]
 135:Core/Src/main.c **** 
 323              		.loc 1 135 3 is_stmt 1 view .LVU86
 135:Core/Src/main.c **** 
 324              		.loc 1 135 36 is_stmt 0 view .LVU87
 325 003a 0591     		str	r1, [sp, #20]
 137:Core/Src/main.c ****   {
 326              		.loc 1 137 3 is_stmt 1 view .LVU88
 137:Core/Src/main.c ****   {
 327              		.loc 1 137 7 is_stmt 0 view .LVU89
 328 003c 01A8     		add	r0, sp, #4
 329 003e FFF7FEFF 		bl	HAL_RCC_ClockConfig
 330              	.LVL10:
 137:Core/Src/main.c ****   {
 331              		.loc 1 137 6 view .LVU90
 332 0042 20B9     		cbnz	r0, .L22
 141:Core/Src/main.c **** 
 333              		.loc 1 141 1 view .LVU91
 334 0044 11B0     		add	sp, sp, #68
 335              	.LCFI9:
 336              		.cfi_remember_state
 337              		.cfi_def_cfa_offset 4
 338              		@ sp needed
 339 0046 5DF804FB 		ldr	pc, [sp], #4
 340              	.L21:
 341              	.LCFI10:
 342              		.cfi_restore_state
 125:Core/Src/main.c ****   }
 343              		.loc 1 125 5 is_stmt 1 view .LVU92
 344 004a FFF7FEFF 		bl	Error_Handler
 345              	.LVL11:
 346              	.L22:
 139:Core/Src/main.c ****   }
 347              		.loc 1 139 5 view .LVU93
 348 004e FFF7FEFF 		bl	Error_Handler
 349              	.LVL12:
 350              		.cfi_endproc
 351              	.LFE66:
 353              		.section	.text.main,"ax",%progbits
 354              		.align	1
 355              		.global	main
 356              		.syntax unified
 357              		.thumb
 358              		.thumb_func
 360              	main:
 361              	.LFB65:
  67:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 362              		.loc 1 67 1 view -0
ARM GAS  C:\Users\james\AppData\Local\Temp\ccDfZz2C.s 			page 15


 363              		.cfi_startproc
 364              		@ Volatile: function does not return.
 365              		@ args = 0, pretend = 0, frame = 0
 366              		@ frame_needed = 0, uses_anonymous_args = 0
 367 0000 08B5     		push	{r3, lr}
 368              	.LCFI11:
 369              		.cfi_def_cfa_offset 8
 370              		.cfi_offset 3, -8
 371              		.cfi_offset 14, -4
  75:Core/Src/main.c **** 
 372              		.loc 1 75 3 view .LVU95
 373 0002 FFF7FEFF 		bl	HAL_Init
 374              	.LVL13:
  82:Core/Src/main.c **** 
 375              		.loc 1 82 3 view .LVU96
 376 0006 FFF7FEFF 		bl	SystemClock_Config
 377              	.LVL14:
  89:Core/Src/main.c ****   MX_TIM2_Init();
 378              		.loc 1 89 3 view .LVU97
 379 000a FFF7FEFF 		bl	MX_GPIO_Init
 380              	.LVL15:
  90:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 381              		.loc 1 90 3 view .LVU98
 382 000e FFF7FEFF 		bl	MX_TIM2_Init
 383              	.LVL16:
  92:Core/Src/main.c ****   /* USER CODE END 2 */
 384              		.loc 1 92 3 view .LVU99
 385 0012 FFF7FEFF 		bl	ScheduleInit
 386              	.LVL17:
 387              	.L24:
  97:Core/Src/main.c ****   {
 388              		.loc 1 97 3 discriminator 1 view .LVU100
 102:Core/Src/main.c ****   }
 389              		.loc 1 102 5 discriminator 1 view .LVU101
 390 0016 FFF7FEFF 		bl	SchDispatchTasks
 391              	.LVL18:
  97:Core/Src/main.c ****   {
 392              		.loc 1 97 9 discriminator 1 view .LVU102
 393 001a FCE7     		b	.L24
 394              		.cfi_endproc
 395              	.LFE65:
 397              		.global	htim2
 398              		.section	.bss.htim2,"aw",%nobits
 399              		.align	2
 400              		.set	.LANCHOR0,. + 0
 403              	htim2:
 404 0000 00000000 		.space	72
 404      00000000 
 404      00000000 
 404      00000000 
 404      00000000 
 405              		.text
 406              	.Letext0:
 407              		.file 3 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\\
 408              		.file 4 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\\
 409              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103x6.h"
 410              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
ARM GAS  C:\Users\james\AppData\Local\Temp\ccDfZz2C.s 			page 16


 411              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h"
 412              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h"
 413              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 414              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 415              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 416              		.file 12 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim_ex.h"
 417              		.file 13 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
 418              		.file 14 "Core/Inc/program.h"
 419              		.file 15 "Core/Inc/scheduler.h"
 420              		.file 16 "<built-in>"
ARM GAS  C:\Users\james\AppData\Local\Temp\ccDfZz2C.s 			page 17


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\james\AppData\Local\Temp\ccDfZz2C.s:18     .text.MX_GPIO_Init:00000000 $t
C:\Users\james\AppData\Local\Temp\ccDfZz2C.s:23     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
C:\Users\james\AppData\Local\Temp\ccDfZz2C.s:98     .text.MX_GPIO_Init:00000048 $d
C:\Users\james\AppData\Local\Temp\ccDfZz2C.s:104    .text.Error_Handler:00000000 $t
C:\Users\james\AppData\Local\Temp\ccDfZz2C.s:110    .text.Error_Handler:00000000 Error_Handler
C:\Users\james\AppData\Local\Temp\ccDfZz2C.s:142    .text.MX_TIM2_Init:00000000 $t
C:\Users\james\AppData\Local\Temp\ccDfZz2C.s:147    .text.MX_TIM2_Init:00000000 MX_TIM2_Init
C:\Users\james\AppData\Local\Temp\ccDfZz2C.s:250    .text.MX_TIM2_Init:00000064 $d
C:\Users\james\AppData\Local\Temp\ccDfZz2C.s:255    .text.SystemClock_Config:00000000 $t
C:\Users\james\AppData\Local\Temp\ccDfZz2C.s:261    .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\james\AppData\Local\Temp\ccDfZz2C.s:354    .text.main:00000000 $t
C:\Users\james\AppData\Local\Temp\ccDfZz2C.s:360    .text.main:00000000 main
C:\Users\james\AppData\Local\Temp\ccDfZz2C.s:403    .bss.htim2:00000000 htim2
C:\Users\james\AppData\Local\Temp\ccDfZz2C.s:399    .bss.htim2:00000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIMEx_MasterConfigSynchronization
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
ScheduleInit
SchDispatchTasks
