{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 2, "design__inferred_latch__count": 0, "design__instance__count": 7563, "design__instance__area": 110713, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 168, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 13, "power__internal__total": 0.009903526864945889, "power__switching__total": 0.0046408819034695625, "power__leakage__total": 1.8130853050024598e-06, "power__total": 0.014546222053468227, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.6292075927266623, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.6794112131862524, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.5869502827682612, "timing__setup__ws__corner:nom_tt_025C_5v00": 50.9108680734155, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 0.58695, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 168, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 13, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.9236689452514594, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 1.0070355945283322, "timing__hold__ws__corner:nom_ss_125C_4v50": 1.313430068548502, "timing__setup__ws__corner:nom_ss_125C_4v50": 43.46809257794793, "timing__hold__tns__corner:nom_ss_125C_4v50": 0, "timing__setup__tns__corner:nom_ss_125C_4v50": 0, "timing__hold__wns__corner:nom_ss_125C_4v50": 0, "timing__setup__wns__corner:nom_ss_125C_4v50": 0, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 1.31343, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": 50.48732, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 168, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 13, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.49735506010248026, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.5321725433178506, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.2662098394850608, "timing__setup__ws__corner:nom_ff_n40C_5v50": 54.20993585242205, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.26621, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 12, "design__max_fanout_violation__count": 168, "design__max_cap_violation__count": 18, "clock__skew__worst_hold": -0.4883830145198302, "clock__skew__worst_setup": 0.5214161472395581, "timing__hold__ws": 0.2639405435585469, "timing__setup__ws": 42.94210264478447, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.263941, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 49.858494, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 547.565 565.485", "design__core__bbox": "6.72 15.68 540.4 548.8", "design__io": 77, "design__die__area": 309640, "design__core__area": 284515, "design__instance__count__stdcell": 7563, "design__instance__area__stdcell": 110713, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.389127, "design__instance__utilization__stdcell": 0.389127, "design__instance__count__class:tie_cell": 2, "design__instance__count__class:buffer": 7, "design__instance__count__class:inverter": 209, "design__instance__count__class:sequential_cell": 401, "design__instance__count__class:multi_input_combinational_cell": 2480, "flow__warnings__count": 1, "flow__errors__count": 0, "design__instance__count__class:endcap_cell": 272, "design__instance__count__class:tap_cell": 1863, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 75, "design__io__hpwl": 28105516, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 47194, "design__instance__displacement__mean": 6.24, "design__instance__displacement__max": 190.96, "route__wirelength__estimated": 148121, "design__violations": 0, "design__instance__count__class:timing_repair_buffer": 273, "design__instance__count__class:clock_buffer": 151, "design__instance__count__class:clock_inverter": 57, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 4, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "design__instance__count__class:antenna_cell": 1848, "route__net": 3513, "route__net__special": 2, "route__drc_errors__iter:1": 851, "route__wirelength__iter:1": 180955, "route__drc_errors__iter:2": 158, "route__wirelength__iter:2": 179491, "route__drc_errors__iter:3": 118, "route__wirelength__iter:3": 179282, "route__drc_errors__iter:4": 0, "route__wirelength__iter:4": 179136, "route__drc_errors": 0, "route__wirelength": 179136, "route__vias": 27337, "route__vias__singlecut": 27337, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 1184.06, "design__instance__count__class:fill_cell": 11123, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 99, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 99, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 99, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 168, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 11, "clock__skew__worst_hold__corner:min_tt_025C_5v00": -0.6160959694573196, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.6637728332637038, "timing__hold__ws__corner:min_tt_025C_5v00": 0.5835768700125311, "timing__setup__ws__corner:min_tt_025C_5v00": 51.16320667501628, "timing__hold__tns__corner:min_tt_025C_5v00": 0, "timing__setup__tns__corner:min_tt_025C_5v00": 0, "timing__hold__wns__corner:min_tt_025C_5v00": 0, "timing__setup__wns__corner:min_tt_025C_5v00": 0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": 0.583577, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 99, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 168, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 12, "clock__skew__worst_hold__corner:min_ss_125C_4v50": -0.9014218515656199, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.9807510636769544, "timing__hold__ws__corner:min_ss_125C_4v50": 1.307715306389922, "timing__setup__ws__corner:min_ss_125C_4v50": 43.90731458248008, "timing__hold__tns__corner:min_ss_125C_4v50": 0, "timing__setup__tns__corner:min_ss_125C_4v50": 0, "timing__hold__wns__corner:min_ss_125C_4v50": 0, "timing__setup__wns__corner:min_ss_125C_4v50": 0, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": 1.307715, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": 50.999973, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 99, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 168, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 11, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": -0.4883830145198302, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.5214161472395581, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.2639405435585469, "timing__setup__ws__corner:min_ff_n40C_5v50": 54.37571968821828, "timing__hold__tns__corner:min_ff_n40C_5v50": 0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": 0.263941, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 99, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 168, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 17, "clock__skew__worst_hold__corner:max_tt_025C_5v00": -0.6448307625933434, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.6980803910294421, "timing__hold__ws__corner:max_tt_025C_5v00": 0.5910048173688623, "timing__setup__ws__corner:max_tt_025C_5v00": 50.60843620752689, "timing__hold__tns__corner:max_tt_025C_5v00": 0, "timing__setup__tns__corner:max_tt_025C_5v00": 0, "timing__hold__wns__corner:max_tt_025C_5v00": 0, "timing__setup__wns__corner:max_tt_025C_5v00": 0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": 0.591005, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 99, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 12, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 168, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 18, "clock__skew__worst_hold__corner:max_ss_125C_4v50": -0.9501744104909862, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 1.0384442488724852, "timing__hold__ws__corner:max_ss_125C_4v50": 1.320293467480845, "timing__setup__ws__corner:max_ss_125C_4v50": 42.94210264478447, "timing__hold__tns__corner:max_ss_125C_4v50": 0, "timing__setup__tns__corner:max_ss_125C_4v50": 0, "timing__hold__wns__corner:max_ss_125C_4v50": 0, "timing__setup__wns__corner:max_ss_125C_4v50": 0, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": 1.320293, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": 49.858494, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 99, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 168, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 16, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": -0.5080466191543009, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.5449969518825997, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.26892977495001497, "timing__setup__ws__corner:max_ff_n40C_5v50": 54.01124678160214, "timing__hold__tns__corner:max_ff_n40C_5v50": 0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": 0.26893, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 99, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 99, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.99978, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 4.99996, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.000219731, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.000216029, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 4.00924e-05, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.000216029, "design_powergrid__voltage__worst": 0.000216029, "design_powergrid__voltage__worst__net:VDD": 4.99978, "design_powergrid__drop__worst": 0.000219731, "design_powergrid__drop__worst__net:VDD": 0.000219731, "design_powergrid__voltage__worst__net:VSS": 0.000216029, "design_powergrid__drop__worst__net:VSS": 0.000216029, "ir__voltage__worst": 5, "ir__drop__avg": 4.01e-05, "ir__drop__worst": 0.00022, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}