;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-26
	MOV 717, <-20
	DJN -1, @-20
	MOV @121, 106
	SLT 210, 60
	SUB #513, 2
	MOV 717, <-20
	ADD 210, 60
	SPL 0, <402
	DJN <-661, @-20
	SUB @121, 103
	SPL 0, <402
	MOV -7, <-20
	MOV -7, <-20
	SUB @121, 103
	SUB <127, 106
	SPL -207, @-120
	DJN 0, -41
	ADD 30, 9
	MOV @221, 106
	SUB @127, @-6
	MOV @221, 106
	SUB -100, -0
	DJN <-661, @-20
	SPL 0, <402
	SPL 0, <402
	ADD 210, 60
	SPL 0, <402
	MOV @221, 106
	ADD 30, 9
	ADD 30, 9
	JMZ -7, @-20
	JMZ -7, @-20
	MOV -1, <-20
	SUB @127, @-6
	ADD 210, 60
	JMP @72, #200
	SLT 210, 60
	MOV -1, <-20
	MOV -1, <-26
	MOV -1, <-26
	ADD 210, 60
	SPL 0, <402
	MOV 717, <-20
	SPL 0, <402
	DJN -1, @-20
	SPL 0, <402
	SPL 0, <402
	SUB <127, 106
