Fitter report for Rubikscam
Tue Dec 10 18:46:17 2013
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. PLL Summary
 19. PLL Usage
 20. Output Pin Default Load For Reported TCO
 21. Fitter Resource Utilization by Entity
 22. Delay Chain Summary
 23. Pad To Core Delay Chain Fanout
 24. Control Signals
 25. Global & Other Fast Signals
 26. Non-Global High Fan-Out Signals
 27. Fitter RAM Summary
 28. Fitter DSP Block Usage Summary
 29. DSP Block Details
 30. Other Routing Usage Summary
 31. LAB Logic Elements
 32. LAB-wide Signals
 33. LAB Signals Sourced
 34. LAB Signals Sourced Out
 35. LAB Distinct Inputs
 36. Fitter Device Options
 37. Operating Settings and Conditions
 38. Fitter Messages
 39. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Fitter Summary                                                                        ;
+------------------------------------+--------------------------------------------------+
; Fitter Status                      ; Successful - Tue Dec 10 18:46:17 2013            ;
; Quartus II 32-bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                      ; Rubikscam                                        ;
; Top-level Entity Name              ; Rubikscam                                        ;
; Family                             ; Cyclone II                                       ;
; Device                             ; EP2C35F672C6                                     ;
; Timing Models                      ; Final                                            ;
; Total logic elements               ; 3,042 / 33,216 ( 9 % )                           ;
;     Total combinational functions  ; 2,967 / 33,216 ( 9 % )                           ;
;     Dedicated logic registers      ; 286 / 33,216 ( < 1 % )                           ;
; Total registers                    ; 286                                              ;
; Total pins                         ; 127 / 475 ( 27 % )                               ;
; Total virtual pins                 ; 0                                                ;
; Total memory bits                  ; 2,048 / 483,840 ( < 1 % )                        ;
; Embedded Multiplier 9-bit elements ; 12 / 70 ( 17 % )                                 ;
; Total PLLs                         ; 1 / 4 ( 25 % )                                   ;
+------------------------------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                              ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+
; Option                                                                     ; Setting                        ; Default Value                  ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+
; Device                                                                     ; EP2C35F672C6                   ;                                ;
; Minimum Core Junction Temperature                                          ; 0                              ;                                ;
; Maximum Core Junction Temperature                                          ; 85                             ;                                ;
; Fit Attempts to Skip                                                       ; 0                              ; 0.0                            ;
; Device I/O Standard                                                        ; 3.3-V LVTTL                    ;                                ;
; Use smart compilation                                                      ; Off                            ; Off                            ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                             ; On                             ;
; Enable compact report table                                                ; Off                            ; Off                            ;
; Auto Merge PLLs                                                            ; On                             ; On                             ;
; Ignore PLL Mode When Merging PLLs                                          ; Off                            ; Off                            ;
; Router Timing Optimization Level                                           ; Normal                         ; Normal                         ;
; Placement Effort Multiplier                                                ; 1.0                            ; 1.0                            ;
; Router Effort Multiplier                                                   ; 1.0                            ; 1.0                            ;
; Always Enable Input Buffers                                                ; Off                            ; Off                            ;
; Optimize Hold Timing                                                       ; IO Paths and Minimum TPD Paths ; IO Paths and Minimum TPD Paths ;
; Optimize Multi-Corner Timing                                               ; On                             ; On                             ;
; PowerPlay Power Optimization                                               ; Normal compilation             ; Normal compilation             ;
; Optimize Timing                                                            ; Normal compilation             ; Normal compilation             ;
; Optimize Timing for ECOs                                                   ; Off                            ; Off                            ;
; Regenerate full fit report during ECO compiles                             ; Off                            ; Off                            ;
; Optimize IOC Register Placement for Timing                                 ; Normal                         ; Normal                         ;
; Limit to One Fitting Attempt                                               ; Off                            ; Off                            ;
; Final Placement Optimizations                                              ; Automatically                  ; Automatically                  ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                  ; Automatically                  ;
; Fitter Initial Placement Seed                                              ; 1                              ; 1                              ;
; PCI I/O                                                                    ; Off                            ; Off                            ;
; Weak Pull-Up Resistor                                                      ; Off                            ; Off                            ;
; Enable Bus-Hold Circuitry                                                  ; Off                            ; Off                            ;
; Auto Global Memory Control Signals                                         ; Off                            ; Off                            ;
; Auto Packed Registers                                                      ; Auto                           ; Auto                           ;
; Auto Delay Chains                                                          ; On                             ; On                             ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                            ; Off                            ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                            ; Off                            ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                            ; Off                            ;
; Perform Register Duplication for Performance                               ; Off                            ; Off                            ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                            ; Off                            ;
; Perform Register Retiming for Performance                                  ; Off                            ; Off                            ;
; Perform Asynchronous Signal Pipelining                                     ; Off                            ; Off                            ;
; Fitter Effort                                                              ; Auto Fit                       ; Auto Fit                       ;
; Physical Synthesis Effort Level                                            ; Normal                         ; Normal                         ;
; Auto Global Clock                                                          ; On                             ; On                             ;
; Auto Global Register Control Signals                                       ; On                             ; On                             ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                            ; Off                            ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.37        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  36.7%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                              ;
+--------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+---------------------------------------------------------------------+------------------+-----------------------+
; Node                                             ; Action          ; Operation        ; Reason              ; Node Port ; Node Port Name ; Destination Node                                                    ; Destination Port ; Destination Port Name ;
+--------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+---------------------------------------------------------------------+------------------+-----------------------+
; ENGINE:engine_inst|point_reg[2][0]               ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|lpm_mult:Mult0|mult_i1t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; ENGINE:engine_inst|point_reg[2][0]               ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|point_reg[2][0]~_Duplicate_1                     ; REGOUT           ;                       ;
; ENGINE:engine_inst|point_reg[2][0]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|lpm_mult:Mult1|mult_i1t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; ENGINE:engine_inst|point_reg[2][0]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|point_reg[2][0]~_Duplicate_2                     ; REGOUT           ;                       ;
; ENGINE:engine_inst|point_reg[2][0]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|lpm_mult:Mult0|mult_i1t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; ENGINE:engine_inst|point_reg[2][0]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|point_reg[2][0]~_Duplicate_3                     ; REGOUT           ;                       ;
; ENGINE:engine_inst|point_reg[2][0]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|lpm_mult:Mult1|mult_i1t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; ENGINE:engine_inst|point_reg[2][0]~_Duplicate_3  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|point_reg[2][0]~_Duplicate_4                     ; REGOUT           ;                       ;
; ENGINE:engine_inst|point_reg[2][1]               ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|lpm_mult:Mult0|mult_i1t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; ENGINE:engine_inst|point_reg[2][1]               ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|point_reg[2][1]~_Duplicate_1                     ; REGOUT           ;                       ;
; ENGINE:engine_inst|point_reg[2][1]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|lpm_mult:Mult1|mult_i1t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; ENGINE:engine_inst|point_reg[2][1]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|point_reg[2][1]~_Duplicate_2                     ; REGOUT           ;                       ;
; ENGINE:engine_inst|point_reg[2][1]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|lpm_mult:Mult0|mult_i1t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; ENGINE:engine_inst|point_reg[2][1]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|point_reg[2][1]~_Duplicate_3                     ; REGOUT           ;                       ;
; ENGINE:engine_inst|point_reg[2][1]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|lpm_mult:Mult1|mult_i1t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; ENGINE:engine_inst|point_reg[2][1]~_Duplicate_3  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|point_reg[2][1]~_Duplicate_4                     ; REGOUT           ;                       ;
; ENGINE:engine_inst|point_reg[2][2]               ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|lpm_mult:Mult0|mult_i1t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; ENGINE:engine_inst|point_reg[2][2]               ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|point_reg[2][2]~_Duplicate_1                     ; REGOUT           ;                       ;
; ENGINE:engine_inst|point_reg[2][2]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|lpm_mult:Mult1|mult_i1t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; ENGINE:engine_inst|point_reg[2][2]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|point_reg[2][2]~_Duplicate_2                     ; REGOUT           ;                       ;
; ENGINE:engine_inst|point_reg[2][2]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|lpm_mult:Mult0|mult_i1t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; ENGINE:engine_inst|point_reg[2][2]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|point_reg[2][2]~_Duplicate_3                     ; REGOUT           ;                       ;
; ENGINE:engine_inst|point_reg[2][2]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|lpm_mult:Mult1|mult_i1t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; ENGINE:engine_inst|point_reg[2][2]~_Duplicate_3  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|point_reg[2][2]~_Duplicate_4                     ; REGOUT           ;                       ;
; ENGINE:engine_inst|point_reg[2][3]               ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|lpm_mult:Mult0|mult_i1t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; ENGINE:engine_inst|point_reg[2][3]               ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|point_reg[2][3]~_Duplicate_1                     ; REGOUT           ;                       ;
; ENGINE:engine_inst|point_reg[2][3]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|lpm_mult:Mult1|mult_i1t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; ENGINE:engine_inst|point_reg[2][3]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|point_reg[2][3]~_Duplicate_2                     ; REGOUT           ;                       ;
; ENGINE:engine_inst|point_reg[2][3]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|lpm_mult:Mult0|mult_i1t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; ENGINE:engine_inst|point_reg[2][3]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|point_reg[2][3]~_Duplicate_3                     ; REGOUT           ;                       ;
; ENGINE:engine_inst|point_reg[2][3]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|lpm_mult:Mult1|mult_i1t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; ENGINE:engine_inst|point_reg[2][3]~_Duplicate_3  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|point_reg[2][3]~_Duplicate_4                     ; REGOUT           ;                       ;
; ENGINE:engine_inst|point_reg[2][4]               ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|lpm_mult:Mult0|mult_i1t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; ENGINE:engine_inst|point_reg[2][4]               ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|point_reg[2][4]~_Duplicate_1                     ; REGOUT           ;                       ;
; ENGINE:engine_inst|point_reg[2][4]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|lpm_mult:Mult1|mult_i1t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; ENGINE:engine_inst|point_reg[2][4]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|point_reg[2][4]~_Duplicate_2                     ; REGOUT           ;                       ;
; ENGINE:engine_inst|point_reg[2][4]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|lpm_mult:Mult0|mult_i1t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; ENGINE:engine_inst|point_reg[2][4]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|point_reg[2][4]~_Duplicate_3                     ; REGOUT           ;                       ;
; ENGINE:engine_inst|point_reg[2][4]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|lpm_mult:Mult1|mult_i1t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; ENGINE:engine_inst|point_reg[2][4]~_Duplicate_3  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|point_reg[2][4]~_Duplicate_4                     ; REGOUT           ;                       ;
; ENGINE:engine_inst|point_reg[2][5]               ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|lpm_mult:Mult0|mult_i1t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; ENGINE:engine_inst|point_reg[2][5]               ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|point_reg[2][5]~_Duplicate_1                     ; REGOUT           ;                       ;
; ENGINE:engine_inst|point_reg[2][5]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|lpm_mult:Mult1|mult_i1t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; ENGINE:engine_inst|point_reg[2][5]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|point_reg[2][5]~_Duplicate_2                     ; REGOUT           ;                       ;
; ENGINE:engine_inst|point_reg[2][5]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|lpm_mult:Mult0|mult_i1t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; ENGINE:engine_inst|point_reg[2][5]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|point_reg[2][5]~_Duplicate_3                     ; REGOUT           ;                       ;
; ENGINE:engine_inst|point_reg[2][5]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|lpm_mult:Mult1|mult_i1t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; ENGINE:engine_inst|point_reg[2][5]~_Duplicate_3  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|point_reg[2][5]~_Duplicate_4                     ; REGOUT           ;                       ;
; ENGINE:engine_inst|point_reg[2][6]               ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|lpm_mult:Mult0|mult_i1t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; ENGINE:engine_inst|point_reg[2][6]               ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|point_reg[2][6]~_Duplicate_1                     ; REGOUT           ;                       ;
; ENGINE:engine_inst|point_reg[2][6]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|lpm_mult:Mult1|mult_i1t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; ENGINE:engine_inst|point_reg[2][6]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|point_reg[2][6]~_Duplicate_2                     ; REGOUT           ;                       ;
; ENGINE:engine_inst|point_reg[2][6]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|lpm_mult:Mult0|mult_i1t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; ENGINE:engine_inst|point_reg[2][6]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|point_reg[2][6]~_Duplicate_3                     ; REGOUT           ;                       ;
; ENGINE:engine_inst|point_reg[2][6]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|lpm_mult:Mult1|mult_i1t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; ENGINE:engine_inst|point_reg[2][6]~_Duplicate_3  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|point_reg[2][6]~_Duplicate_4                     ; REGOUT           ;                       ;
; ENGINE:engine_inst|point_reg[2][7]               ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|lpm_mult:Mult0|mult_i1t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; ENGINE:engine_inst|point_reg[2][7]               ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|point_reg[2][7]~_Duplicate_1                     ; REGOUT           ;                       ;
; ENGINE:engine_inst|point_reg[2][7]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|lpm_mult:Mult1|mult_i1t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; ENGINE:engine_inst|point_reg[2][7]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|point_reg[2][7]~_Duplicate_2                     ; REGOUT           ;                       ;
; ENGINE:engine_inst|point_reg[2][7]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|lpm_mult:Mult0|mult_i1t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; ENGINE:engine_inst|point_reg[2][7]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|point_reg[2][7]~_Duplicate_3                     ; REGOUT           ;                       ;
; ENGINE:engine_inst|point_reg[2][7]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|lpm_mult:Mult1|mult_i1t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; ENGINE:engine_inst|point_reg[2][7]~_Duplicate_3  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|point_reg[2][7]~_Duplicate_4                     ; REGOUT           ;                       ;
; ENGINE:engine_inst|point_reg[2][8]               ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|lpm_mult:Mult0|mult_i1t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; ENGINE:engine_inst|point_reg[2][8]               ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|point_reg[2][8]~_Duplicate_1                     ; REGOUT           ;                       ;
; ENGINE:engine_inst|point_reg[2][8]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|lpm_mult:Mult1|mult_i1t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; ENGINE:engine_inst|point_reg[2][8]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|point_reg[2][8]~_Duplicate_2                     ; REGOUT           ;                       ;
; ENGINE:engine_inst|point_reg[2][8]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|lpm_mult:Mult0|mult_i1t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; ENGINE:engine_inst|point_reg[2][8]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|point_reg[2][8]~_Duplicate_3                     ; REGOUT           ;                       ;
; ENGINE:engine_inst|point_reg[2][8]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|lpm_mult:Mult1|mult_i1t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; ENGINE:engine_inst|point_reg[2][8]~_Duplicate_3  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|point_reg[2][8]~_Duplicate_4                     ; REGOUT           ;                       ;
; ENGINE:engine_inst|point_reg[2][9]               ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|lpm_mult:Mult0|mult_i1t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; ENGINE:engine_inst|point_reg[2][9]               ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|point_reg[2][9]~_Duplicate_1                     ; REGOUT           ;                       ;
; ENGINE:engine_inst|point_reg[2][9]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|lpm_mult:Mult1|mult_i1t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; ENGINE:engine_inst|point_reg[2][9]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|point_reg[2][9]~_Duplicate_2                     ; REGOUT           ;                       ;
; ENGINE:engine_inst|point_reg[2][9]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|lpm_mult:Mult0|mult_i1t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; ENGINE:engine_inst|point_reg[2][9]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|point_reg[2][9]~_Duplicate_3                     ; REGOUT           ;                       ;
; ENGINE:engine_inst|point_reg[2][9]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|lpm_mult:Mult1|mult_i1t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; ENGINE:engine_inst|point_reg[2][9]~_Duplicate_3  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|point_reg[2][9]~_Duplicate_4                     ; REGOUT           ;                       ;
; ENGINE:engine_inst|point_reg[2][10]              ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|lpm_mult:Mult0|mult_i1t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; ENGINE:engine_inst|point_reg[2][10]              ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|point_reg[2][10]~_Duplicate_1                    ; REGOUT           ;                       ;
; ENGINE:engine_inst|point_reg[2][10]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|lpm_mult:Mult1|mult_i1t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; ENGINE:engine_inst|point_reg[2][10]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|point_reg[2][10]~_Duplicate_2                    ; REGOUT           ;                       ;
; ENGINE:engine_inst|point_reg[2][10]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|lpm_mult:Mult0|mult_i1t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; ENGINE:engine_inst|point_reg[2][10]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|point_reg[2][10]~_Duplicate_3                    ; REGOUT           ;                       ;
; ENGINE:engine_inst|point_reg[2][10]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|lpm_mult:Mult1|mult_i1t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; ENGINE:engine_inst|point_reg[2][10]~_Duplicate_3 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|point_reg[2][10]~_Duplicate_4                    ; REGOUT           ;                       ;
; ENGINE:engine_inst|point_reg[2][11]              ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|lpm_mult:Mult0|mult_i1t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; ENGINE:engine_inst|point_reg[2][11]              ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|point_reg[2][11]~_Duplicate_1                    ; REGOUT           ;                       ;
; ENGINE:engine_inst|point_reg[2][11]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|lpm_mult:Mult1|mult_i1t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; ENGINE:engine_inst|point_reg[2][11]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|point_reg[2][11]~_Duplicate_2                    ; REGOUT           ;                       ;
; ENGINE:engine_inst|point_reg[2][11]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|lpm_mult:Mult0|mult_i1t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; ENGINE:engine_inst|point_reg[2][11]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|point_reg[2][11]~_Duplicate_3                    ; REGOUT           ;                       ;
; ENGINE:engine_inst|point_reg[2][11]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|lpm_mult:Mult1|mult_i1t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; ENGINE:engine_inst|point_reg[2][11]~_Duplicate_3 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|point_reg[2][11]~_Duplicate_4                    ; REGOUT           ;                       ;
; ENGINE:engine_inst|point_reg[2][12]              ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|lpm_mult:Mult0|mult_i1t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; ENGINE:engine_inst|point_reg[2][12]              ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|point_reg[2][12]~_Duplicate_1                    ; REGOUT           ;                       ;
; ENGINE:engine_inst|point_reg[2][12]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|lpm_mult:Mult1|mult_i1t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; ENGINE:engine_inst|point_reg[2][12]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|point_reg[2][12]~_Duplicate_2                    ; REGOUT           ;                       ;
; ENGINE:engine_inst|point_reg[2][12]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|lpm_mult:Mult0|mult_i1t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; ENGINE:engine_inst|point_reg[2][12]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|point_reg[2][12]~_Duplicate_3                    ; REGOUT           ;                       ;
; ENGINE:engine_inst|point_reg[2][12]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|lpm_mult:Mult1|mult_i1t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; ENGINE:engine_inst|point_reg[2][12]~_Duplicate_3 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|point_reg[2][12]~_Duplicate_4                    ; REGOUT           ;                       ;
; ENGINE:engine_inst|point_reg[2][13]              ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|lpm_mult:Mult0|mult_i1t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; ENGINE:engine_inst|point_reg[2][13]              ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|point_reg[2][13]~_Duplicate_1                    ; REGOUT           ;                       ;
; ENGINE:engine_inst|point_reg[2][13]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|lpm_mult:Mult1|mult_i1t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; ENGINE:engine_inst|point_reg[2][13]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|point_reg[2][13]~_Duplicate_2                    ; REGOUT           ;                       ;
; ENGINE:engine_inst|point_reg[2][13]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|lpm_mult:Mult0|mult_i1t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; ENGINE:engine_inst|point_reg[2][13]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|point_reg[2][13]~_Duplicate_3                    ; REGOUT           ;                       ;
; ENGINE:engine_inst|point_reg[2][13]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|lpm_mult:Mult1|mult_i1t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; ENGINE:engine_inst|point_reg[2][13]~_Duplicate_3 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|point_reg[2][13]~_Duplicate_4                    ; REGOUT           ;                       ;
; ENGINE:engine_inst|point_reg[2][14]              ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|lpm_mult:Mult0|mult_i1t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; ENGINE:engine_inst|point_reg[2][14]              ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|point_reg[2][14]~_Duplicate_1                    ; REGOUT           ;                       ;
; ENGINE:engine_inst|point_reg[2][14]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|lpm_mult:Mult1|mult_i1t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; ENGINE:engine_inst|point_reg[2][14]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|point_reg[2][14]~_Duplicate_2                    ; REGOUT           ;                       ;
; ENGINE:engine_inst|point_reg[2][14]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|lpm_mult:Mult0|mult_i1t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; ENGINE:engine_inst|point_reg[2][14]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|point_reg[2][14]~_Duplicate_3                    ; REGOUT           ;                       ;
; ENGINE:engine_inst|point_reg[2][14]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|lpm_mult:Mult1|mult_i1t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; ENGINE:engine_inst|point_reg[2][14]~_Duplicate_3 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|point_reg[2][14]~_Duplicate_4                    ; REGOUT           ;                       ;
; ENGINE:engine_inst|point_reg[2][15]              ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|lpm_mult:Mult0|mult_i1t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; ENGINE:engine_inst|point_reg[2][15]              ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|point_reg[2][15]~_Duplicate_1                    ; REGOUT           ;                       ;
; ENGINE:engine_inst|point_reg[2][15]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|lpm_mult:Mult1|mult_i1t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; ENGINE:engine_inst|point_reg[2][15]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|point_reg[2][15]~_Duplicate_2                    ; REGOUT           ;                       ;
; ENGINE:engine_inst|point_reg[2][15]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|lpm_mult:Mult0|mult_i1t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; ENGINE:engine_inst|point_reg[2][15]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|point_reg[2][15]~_Duplicate_3                    ; REGOUT           ;                       ;
; ENGINE:engine_inst|point_reg[2][15]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|lpm_mult:Mult1|mult_i1t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; ENGINE:engine_inst|point_reg[2][15]~_Duplicate_3 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|point_reg[2][15]~_Duplicate_4                    ; REGOUT           ;                       ;
; ENGINE:engine_inst|point_reg[2][16]              ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|lpm_mult:Mult0|mult_i1t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; ENGINE:engine_inst|point_reg[2][16]              ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|point_reg[2][16]~_Duplicate_1                    ; REGOUT           ;                       ;
; ENGINE:engine_inst|point_reg[2][16]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|lpm_mult:Mult1|mult_i1t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; ENGINE:engine_inst|point_reg[2][16]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|point_reg[2][16]~_Duplicate_2                    ; REGOUT           ;                       ;
; ENGINE:engine_inst|point_reg[2][16]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|lpm_mult:Mult0|mult_i1t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; ENGINE:engine_inst|point_reg[2][16]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|point_reg[2][16]~_Duplicate_3                    ; REGOUT           ;                       ;
; ENGINE:engine_inst|point_reg[2][16]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|lpm_mult:Mult1|mult_i1t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; ENGINE:engine_inst|point_reg[2][16]~_Duplicate_3 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|point_reg[2][16]~_Duplicate_4                    ; REGOUT           ;                       ;
; ENGINE:engine_inst|point_reg[2][17]              ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|lpm_mult:Mult0|mult_i1t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; ENGINE:engine_inst|point_reg[2][17]              ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|point_reg[2][17]~_Duplicate_1                    ; REGOUT           ;                       ;
; ENGINE:engine_inst|point_reg[2][17]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|lpm_mult:Mult1|mult_i1t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; ENGINE:engine_inst|point_reg[2][17]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|point_reg[2][17]~_Duplicate_2                    ; REGOUT           ;                       ;
; ENGINE:engine_inst|point_reg[2][17]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|lpm_mult:Mult0|mult_i1t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; ENGINE:engine_inst|point_reg[2][17]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|point_reg[2][17]~_Duplicate_3                    ; REGOUT           ;                       ;
; ENGINE:engine_inst|point_reg[2][17]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|lpm_mult:Mult1|mult_i1t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; ENGINE:engine_inst|point_reg[2][17]~_Duplicate_3 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|point_reg[2][17]~_Duplicate_4                    ; REGOUT           ;                       ;
; ENGINE:engine_inst|point_reg[2][18]              ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|lpm_mult:Mult0|mult_i1t:auto_generated|mac_mult3 ; DATAB            ;                       ;
; ENGINE:engine_inst|point_reg[2][18]              ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|point_reg[2][18]~_Duplicate_1                    ; REGOUT           ;                       ;
; ENGINE:engine_inst|point_reg[2][18]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|lpm_mult:Mult1|mult_i1t:auto_generated|mac_mult3 ; DATAB            ;                       ;
; ENGINE:engine_inst|point_reg[2][18]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|point_reg[2][18]~_Duplicate_2                    ; REGOUT           ;                       ;
; ENGINE:engine_inst|point_reg[2][19]              ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|lpm_mult:Mult0|mult_i1t:auto_generated|mac_mult3 ; DATAB            ;                       ;
; ENGINE:engine_inst|point_reg[2][19]              ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|point_reg[2][19]~_Duplicate_1                    ; REGOUT           ;                       ;
; ENGINE:engine_inst|point_reg[2][19]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|lpm_mult:Mult1|mult_i1t:auto_generated|mac_mult3 ; DATAB            ;                       ;
; ENGINE:engine_inst|point_reg[2][19]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|point_reg[2][19]~_Duplicate_2                    ; REGOUT           ;                       ;
; ENGINE:engine_inst|point_reg[2][20]              ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|lpm_mult:Mult0|mult_i1t:auto_generated|mac_mult3 ; DATAB            ;                       ;
; ENGINE:engine_inst|point_reg[2][20]              ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|point_reg[2][20]~_Duplicate_1                    ; REGOUT           ;                       ;
; ENGINE:engine_inst|point_reg[2][20]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|lpm_mult:Mult1|mult_i1t:auto_generated|mac_mult3 ; DATAB            ;                       ;
; ENGINE:engine_inst|point_reg[2][20]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|point_reg[2][20]~_Duplicate_2                    ; REGOUT           ;                       ;
; ENGINE:engine_inst|point_reg[2][21]              ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|lpm_mult:Mult0|mult_i1t:auto_generated|mac_mult3 ; DATAB            ;                       ;
; ENGINE:engine_inst|point_reg[2][21]              ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|point_reg[2][21]~_Duplicate_1                    ; REGOUT           ;                       ;
; ENGINE:engine_inst|point_reg[2][21]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|lpm_mult:Mult1|mult_i1t:auto_generated|mac_mult3 ; DATAB            ;                       ;
; ENGINE:engine_inst|point_reg[2][21]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|point_reg[2][21]~_Duplicate_2                    ; REGOUT           ;                       ;
; ENGINE:engine_inst|point_reg[2][22]              ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|lpm_mult:Mult0|mult_i1t:auto_generated|mac_mult3 ; DATAB            ;                       ;
; ENGINE:engine_inst|point_reg[2][22]              ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|point_reg[2][22]~_Duplicate_1                    ; REGOUT           ;                       ;
; ENGINE:engine_inst|point_reg[2][22]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|lpm_mult:Mult1|mult_i1t:auto_generated|mac_mult3 ; DATAB            ;                       ;
; ENGINE:engine_inst|point_reg[2][22]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|point_reg[2][22]~_Duplicate_2                    ; REGOUT           ;                       ;
; ENGINE:engine_inst|point_reg[2][23]              ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|lpm_mult:Mult0|mult_i1t:auto_generated|mac_mult3 ; DATAB            ;                       ;
; ENGINE:engine_inst|point_reg[2][23]              ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|point_reg[2][23]~_Duplicate_1                    ; REGOUT           ;                       ;
; ENGINE:engine_inst|point_reg[2][23]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|lpm_mult:Mult1|mult_i1t:auto_generated|mac_mult3 ; DATAB            ;                       ;
; ENGINE:engine_inst|point_reg[2][23]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|point_reg[2][23]~_Duplicate_2                    ; REGOUT           ;                       ;
; ENGINE:engine_inst|point_reg[2][24]              ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|lpm_mult:Mult0|mult_i1t:auto_generated|mac_mult3 ; DATAB            ;                       ;
; ENGINE:engine_inst|point_reg[2][24]              ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|point_reg[2][24]~_Duplicate_1                    ; REGOUT           ;                       ;
; ENGINE:engine_inst|point_reg[2][24]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|lpm_mult:Mult1|mult_i1t:auto_generated|mac_mult3 ; DATAB            ;                       ;
; ENGINE:engine_inst|point_reg[2][24]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|point_reg[2][24]~_Duplicate_2                    ; REGOUT           ;                       ;
; ENGINE:engine_inst|point_reg[2][25]              ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|lpm_mult:Mult0|mult_i1t:auto_generated|mac_mult3 ; DATAB            ;                       ;
; ENGINE:engine_inst|point_reg[2][25]              ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|point_reg[2][25]~_Duplicate_1                    ; REGOUT           ;                       ;
; ENGINE:engine_inst|point_reg[2][25]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|lpm_mult:Mult1|mult_i1t:auto_generated|mac_mult3 ; DATAB            ;                       ;
; ENGINE:engine_inst|point_reg[2][25]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|point_reg[2][25]~_Duplicate_2                    ; REGOUT           ;                       ;
; ENGINE:engine_inst|point_reg[2][26]              ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|lpm_mult:Mult0|mult_i1t:auto_generated|mac_mult3 ; DATAB            ;                       ;
; ENGINE:engine_inst|point_reg[2][26]              ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|point_reg[2][26]~_Duplicate_1                    ; REGOUT           ;                       ;
; ENGINE:engine_inst|point_reg[2][26]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|lpm_mult:Mult1|mult_i1t:auto_generated|mac_mult3 ; DATAB            ;                       ;
; ENGINE:engine_inst|point_reg[2][26]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|point_reg[2][26]~_Duplicate_2                    ; REGOUT           ;                       ;
; ENGINE:engine_inst|point_reg[2][27]              ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|lpm_mult:Mult0|mult_i1t:auto_generated|mac_mult3 ; DATAB            ;                       ;
; ENGINE:engine_inst|point_reg[2][27]              ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|point_reg[2][27]~_Duplicate_1                    ; REGOUT           ;                       ;
; ENGINE:engine_inst|point_reg[2][27]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|lpm_mult:Mult1|mult_i1t:auto_generated|mac_mult3 ; DATAB            ;                       ;
; ENGINE:engine_inst|point_reg[2][27]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|point_reg[2][27]~_Duplicate_2                    ; REGOUT           ;                       ;
; ENGINE:engine_inst|point_reg[2][28]              ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|lpm_mult:Mult0|mult_i1t:auto_generated|mac_mult3 ; DATAB            ;                       ;
; ENGINE:engine_inst|point_reg[2][28]              ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|point_reg[2][28]~_Duplicate_1                    ; REGOUT           ;                       ;
; ENGINE:engine_inst|point_reg[2][28]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|lpm_mult:Mult1|mult_i1t:auto_generated|mac_mult3 ; DATAB            ;                       ;
; ENGINE:engine_inst|point_reg[2][28]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|point_reg[2][28]~_Duplicate_2                    ; REGOUT           ;                       ;
; ENGINE:engine_inst|point_reg[2][29]              ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|lpm_mult:Mult0|mult_i1t:auto_generated|mac_mult3 ; DATAB            ;                       ;
; ENGINE:engine_inst|point_reg[2][29]              ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|point_reg[2][29]~_Duplicate_1                    ; REGOUT           ;                       ;
; ENGINE:engine_inst|point_reg[2][29]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|lpm_mult:Mult1|mult_i1t:auto_generated|mac_mult3 ; DATAB            ;                       ;
; ENGINE:engine_inst|point_reg[2][29]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|point_reg[2][29]~_Duplicate_2                    ; REGOUT           ;                       ;
; ENGINE:engine_inst|point_reg[2][30]              ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|lpm_mult:Mult0|mult_i1t:auto_generated|mac_mult3 ; DATAB            ;                       ;
; ENGINE:engine_inst|point_reg[2][30]              ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|point_reg[2][30]~_Duplicate_1                    ; REGOUT           ;                       ;
; ENGINE:engine_inst|point_reg[2][30]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|lpm_mult:Mult1|mult_i1t:auto_generated|mac_mult3 ; DATAB            ;                       ;
; ENGINE:engine_inst|point_reg[2][30]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|point_reg[2][30]~_Duplicate_2                    ; REGOUT           ;                       ;
; ENGINE:engine_inst|point_reg[2][31]              ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|lpm_mult:Mult0|mult_i1t:auto_generated|mac_mult3 ; DATAB            ;                       ;
; ENGINE:engine_inst|point_reg[2][31]              ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|point_reg[2][31]~_Duplicate_1                    ; REGOUT           ;                       ;
; ENGINE:engine_inst|point_reg[2][31]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|lpm_mult:Mult1|mult_i1t:auto_generated|mac_mult3 ; DATAB            ;                       ;
; ENGINE:engine_inst|point_reg[2][31]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; ENGINE:engine_inst|point_reg[2][31]~_Duplicate_2                    ; REGOUT           ;                       ;
+--------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+---------------------------------------------------------------------+------------------+-----------------------+


+-------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                       ;
+----------+----------------+--------------+---------------+---------------+----------------+
; Name     ; Ignored Entity ; Ignored From ; Ignored To    ; Ignored Value ; Ignored Source ;
+----------+----------------+--------------+---------------+---------------+----------------+
; Location ;                ;              ; AUD_ADCDAT    ; PIN_B5        ; QSF Assignment ;
; Location ;                ;              ; AUD_ADCLRCK   ; PIN_C5        ; QSF Assignment ;
; Location ;                ;              ; AUD_BCLK      ; PIN_B4        ; QSF Assignment ;
; Location ;                ;              ; AUD_DACDAT    ; PIN_A4        ; QSF Assignment ;
; Location ;                ;              ; AUD_DACLRCK   ; PIN_C6        ; QSF Assignment ;
; Location ;                ;              ; AUD_XCK       ; PIN_A5        ; QSF Assignment ;
; Location ;                ;              ; CLOCK_27      ; PIN_D13       ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[0]  ; PIN_T6        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[10] ; PIN_Y1        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[11] ; PIN_V5        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[1]  ; PIN_V4        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[2]  ; PIN_V3        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[3]  ; PIN_W2        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[4]  ; PIN_W1        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[5]  ; PIN_U6        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[6]  ; PIN_U7        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[7]  ; PIN_U5        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[8]  ; PIN_W4        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[9]  ; PIN_W3        ; QSF Assignment ;
; Location ;                ;              ; DRAM_BA_0     ; PIN_AE2       ; QSF Assignment ;
; Location ;                ;              ; DRAM_BA_1     ; PIN_AE3       ; QSF Assignment ;
; Location ;                ;              ; DRAM_CAS_N    ; PIN_AB3       ; QSF Assignment ;
; Location ;                ;              ; DRAM_CKE      ; PIN_AA6       ; QSF Assignment ;
; Location ;                ;              ; DRAM_CLK      ; PIN_AA7       ; QSF Assignment ;
; Location ;                ;              ; DRAM_CS_N     ; PIN_AC3       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[0]    ; PIN_V6        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[10]   ; PIN_AB1       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[11]   ; PIN_AA4       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[12]   ; PIN_AA3       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[13]   ; PIN_AC2       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[14]   ; PIN_AC1       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[15]   ; PIN_AA5       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[1]    ; PIN_AA2       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[2]    ; PIN_AA1       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[3]    ; PIN_Y3        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[4]    ; PIN_Y4        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[5]    ; PIN_R8        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[6]    ; PIN_T8        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[7]    ; PIN_V7        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[8]    ; PIN_W6        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[9]    ; PIN_AB2       ; QSF Assignment ;
; Location ;                ;              ; DRAM_LDQM     ; PIN_AD2       ; QSF Assignment ;
; Location ;                ;              ; DRAM_RAS_N    ; PIN_AB4       ; QSF Assignment ;
; Location ;                ;              ; DRAM_UDQM     ; PIN_Y5        ; QSF Assignment ;
; Location ;                ;              ; DRAM_WE_N     ; PIN_AD3       ; QSF Assignment ;
; Location ;                ;              ; ENET_CLK      ; PIN_B24       ; QSF Assignment ;
; Location ;                ;              ; ENET_CMD      ; PIN_A21       ; QSF Assignment ;
; Location ;                ;              ; ENET_CS_N     ; PIN_A23       ; QSF Assignment ;
; Location ;                ;              ; ENET_DATA[0]  ; PIN_D17       ; QSF Assignment ;
; Location ;                ;              ; ENET_DATA[10] ; PIN_C19       ; QSF Assignment ;
; Location ;                ;              ; ENET_DATA[11] ; PIN_D19       ; QSF Assignment ;
; Location ;                ;              ; ENET_DATA[12] ; PIN_B19       ; QSF Assignment ;
; Location ;                ;              ; ENET_DATA[13] ; PIN_A19       ; QSF Assignment ;
; Location ;                ;              ; ENET_DATA[14] ; PIN_E18       ; QSF Assignment ;
; Location ;                ;              ; ENET_DATA[15] ; PIN_D18       ; QSF Assignment ;
; Location ;                ;              ; ENET_DATA[1]  ; PIN_C17       ; QSF Assignment ;
; Location ;                ;              ; ENET_DATA[2]  ; PIN_B18       ; QSF Assignment ;
; Location ;                ;              ; ENET_DATA[3]  ; PIN_A18       ; QSF Assignment ;
; Location ;                ;              ; ENET_DATA[4]  ; PIN_B17       ; QSF Assignment ;
; Location ;                ;              ; ENET_DATA[5]  ; PIN_A17       ; QSF Assignment ;
; Location ;                ;              ; ENET_DATA[6]  ; PIN_B16       ; QSF Assignment ;
; Location ;                ;              ; ENET_DATA[7]  ; PIN_B15       ; QSF Assignment ;
; Location ;                ;              ; ENET_DATA[8]  ; PIN_B20       ; QSF Assignment ;
; Location ;                ;              ; ENET_DATA[9]  ; PIN_A20       ; QSF Assignment ;
; Location ;                ;              ; ENET_INT      ; PIN_B21       ; QSF Assignment ;
; Location ;                ;              ; ENET_RD_N     ; PIN_A22       ; QSF Assignment ;
; Location ;                ;              ; ENET_RST_N    ; PIN_B23       ; QSF Assignment ;
; Location ;                ;              ; ENET_WR_N     ; PIN_B22       ; QSF Assignment ;
; Location ;                ;              ; EXT_CLOCK     ; PIN_P26       ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[0]    ; PIN_AC18      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[10]   ; PIN_AE17      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[11]   ; PIN_AF17      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[12]   ; PIN_W16       ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[13]   ; PIN_W15       ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[14]   ; PIN_AC16      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[15]   ; PIN_AD16      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[16]   ; PIN_AE16      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[17]   ; PIN_AC15      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[18]   ; PIN_AB15      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[19]   ; PIN_AA15      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[1]    ; PIN_AB18      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[20]   ; PIN_Y15       ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[21]   ; PIN_Y14       ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[2]    ; PIN_AE19      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[3]    ; PIN_AF19      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[4]    ; PIN_AE18      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[5]    ; PIN_AF18      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[6]    ; PIN_Y16       ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[7]    ; PIN_AA16      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[8]    ; PIN_AD17      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[9]    ; PIN_AC17      ; QSF Assignment ;
; Location ;                ;              ; FL_CE_N       ; PIN_V17       ; QSF Assignment ;
; Location ;                ;              ; FL_DQ[0]      ; PIN_AD19      ; QSF Assignment ;
; Location ;                ;              ; FL_DQ[1]      ; PIN_AC19      ; QSF Assignment ;
; Location ;                ;              ; FL_DQ[2]      ; PIN_AF20      ; QSF Assignment ;
; Location ;                ;              ; FL_DQ[3]      ; PIN_AE20      ; QSF Assignment ;
; Location ;                ;              ; FL_DQ[4]      ; PIN_AB20      ; QSF Assignment ;
; Location ;                ;              ; FL_DQ[5]      ; PIN_AC20      ; QSF Assignment ;
; Location ;                ;              ; FL_DQ[6]      ; PIN_AF21      ; QSF Assignment ;
; Location ;                ;              ; FL_DQ[7]      ; PIN_AE21      ; QSF Assignment ;
; Location ;                ;              ; FL_OE_N       ; PIN_W17       ; QSF Assignment ;
; Location ;                ;              ; FL_RST_N      ; PIN_AA18      ; QSF Assignment ;
; Location ;                ;              ; FL_WE_N       ; PIN_AA17      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[16]    ; PIN_H23       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[17]    ; PIN_H24       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[18]    ; PIN_J23       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[19]    ; PIN_J24       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[20]    ; PIN_H25       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[21]    ; PIN_H26       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[22]    ; PIN_H19       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[23]    ; PIN_K18       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[24]    ; PIN_K19       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[25]    ; PIN_K21       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[26]    ; PIN_K23       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[27]    ; PIN_K24       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[28]    ; PIN_L21       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[29]    ; PIN_L20       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[30]    ; PIN_J25       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[31]    ; PIN_J26       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[32]    ; PIN_L23       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[33]    ; PIN_L24       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[34]    ; PIN_L25       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[35]    ; PIN_L19       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[16]    ; PIN_T23       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[17]    ; PIN_T24       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[18]    ; PIN_T25       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[19]    ; PIN_T18       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[20]    ; PIN_T21       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[21]    ; PIN_T20       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[22]    ; PIN_U26       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[23]    ; PIN_U25       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[24]    ; PIN_U23       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[25]    ; PIN_U24       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[26]    ; PIN_R19       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[27]    ; PIN_T19       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[28]    ; PIN_U20       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[29]    ; PIN_U21       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[30]    ; PIN_V26       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[31]    ; PIN_V25       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[32]    ; PIN_V24       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[33]    ; PIN_V23       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[34]    ; PIN_W25       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[35]    ; PIN_W23       ; QSF Assignment ;
; Location ;                ;              ; HEX0[0]       ; PIN_AF10      ; QSF Assignment ;
; Location ;                ;              ; HEX0[1]       ; PIN_AB12      ; QSF Assignment ;
; Location ;                ;              ; HEX0[2]       ; PIN_AC12      ; QSF Assignment ;
; Location ;                ;              ; HEX0[3]       ; PIN_AD11      ; QSF Assignment ;
; Location ;                ;              ; HEX0[4]       ; PIN_AE11      ; QSF Assignment ;
; Location ;                ;              ; HEX0[5]       ; PIN_V14       ; QSF Assignment ;
; Location ;                ;              ; HEX0[6]       ; PIN_V13       ; QSF Assignment ;
; Location ;                ;              ; HEX1[0]       ; PIN_V20       ; QSF Assignment ;
; Location ;                ;              ; HEX1[1]       ; PIN_V21       ; QSF Assignment ;
; Location ;                ;              ; HEX1[2]       ; PIN_W21       ; QSF Assignment ;
; Location ;                ;              ; HEX1[3]       ; PIN_Y22       ; QSF Assignment ;
; Location ;                ;              ; HEX1[4]       ; PIN_AA24      ; QSF Assignment ;
; Location ;                ;              ; HEX1[5]       ; PIN_AA23      ; QSF Assignment ;
; Location ;                ;              ; HEX1[6]       ; PIN_AB24      ; QSF Assignment ;
; Location ;                ;              ; HEX2[0]       ; PIN_AB23      ; QSF Assignment ;
; Location ;                ;              ; HEX2[1]       ; PIN_V22       ; QSF Assignment ;
; Location ;                ;              ; HEX2[2]       ; PIN_AC25      ; QSF Assignment ;
; Location ;                ;              ; HEX2[3]       ; PIN_AC26      ; QSF Assignment ;
; Location ;                ;              ; HEX2[4]       ; PIN_AB26      ; QSF Assignment ;
; Location ;                ;              ; HEX2[5]       ; PIN_AB25      ; QSF Assignment ;
; Location ;                ;              ; HEX2[6]       ; PIN_Y24       ; QSF Assignment ;
; Location ;                ;              ; HEX3[0]       ; PIN_Y23       ; QSF Assignment ;
; Location ;                ;              ; HEX3[1]       ; PIN_AA25      ; QSF Assignment ;
; Location ;                ;              ; HEX3[2]       ; PIN_AA26      ; QSF Assignment ;
; Location ;                ;              ; HEX3[3]       ; PIN_Y26       ; QSF Assignment ;
; Location ;                ;              ; HEX3[4]       ; PIN_Y25       ; QSF Assignment ;
; Location ;                ;              ; HEX3[5]       ; PIN_U22       ; QSF Assignment ;
; Location ;                ;              ; HEX3[6]       ; PIN_W24       ; QSF Assignment ;
; Location ;                ;              ; HEX4[0]       ; PIN_U9        ; QSF Assignment ;
; Location ;                ;              ; HEX4[1]       ; PIN_U1        ; QSF Assignment ;
; Location ;                ;              ; HEX4[2]       ; PIN_U2        ; QSF Assignment ;
; Location ;                ;              ; HEX4[3]       ; PIN_T4        ; QSF Assignment ;
; Location ;                ;              ; HEX4[4]       ; PIN_R7        ; QSF Assignment ;
; Location ;                ;              ; HEX4[5]       ; PIN_R6        ; QSF Assignment ;
; Location ;                ;              ; HEX4[6]       ; PIN_T3        ; QSF Assignment ;
; Location ;                ;              ; HEX5[0]       ; PIN_T2        ; QSF Assignment ;
; Location ;                ;              ; HEX5[1]       ; PIN_P6        ; QSF Assignment ;
; Location ;                ;              ; HEX5[2]       ; PIN_P7        ; QSF Assignment ;
; Location ;                ;              ; HEX5[3]       ; PIN_T9        ; QSF Assignment ;
; Location ;                ;              ; HEX5[4]       ; PIN_R5        ; QSF Assignment ;
; Location ;                ;              ; HEX5[5]       ; PIN_R4        ; QSF Assignment ;
; Location ;                ;              ; HEX5[6]       ; PIN_R3        ; QSF Assignment ;
; Location ;                ;              ; HEX6[0]       ; PIN_R2        ; QSF Assignment ;
; Location ;                ;              ; HEX6[1]       ; PIN_P4        ; QSF Assignment ;
; Location ;                ;              ; HEX6[2]       ; PIN_P3        ; QSF Assignment ;
; Location ;                ;              ; HEX6[3]       ; PIN_M2        ; QSF Assignment ;
; Location ;                ;              ; HEX6[4]       ; PIN_M3        ; QSF Assignment ;
; Location ;                ;              ; HEX6[5]       ; PIN_M5        ; QSF Assignment ;
; Location ;                ;              ; HEX6[6]       ; PIN_M4        ; QSF Assignment ;
; Location ;                ;              ; HEX7[0]       ; PIN_L3        ; QSF Assignment ;
; Location ;                ;              ; HEX7[1]       ; PIN_L2        ; QSF Assignment ;
; Location ;                ;              ; HEX7[2]       ; PIN_L9        ; QSF Assignment ;
; Location ;                ;              ; HEX7[3]       ; PIN_L6        ; QSF Assignment ;
; Location ;                ;              ; HEX7[4]       ; PIN_L7        ; QSF Assignment ;
; Location ;                ;              ; HEX7[5]       ; PIN_P9        ; QSF Assignment ;
; Location ;                ;              ; HEX7[6]       ; PIN_N9        ; QSF Assignment ;
; Location ;                ;              ; I2C_SCLK      ; PIN_A6        ; QSF Assignment ;
; Location ;                ;              ; I2C_SDAT      ; PIN_B6        ; QSF Assignment ;
; Location ;                ;              ; IRDA_RXD      ; PIN_AE25      ; QSF Assignment ;
; Location ;                ;              ; IRDA_TXD      ; PIN_AE24      ; QSF Assignment ;
; Location ;                ;              ; LCD_BLON      ; PIN_K2        ; QSF Assignment ;
; Location ;                ;              ; LCD_DATA[0]   ; PIN_J1        ; QSF Assignment ;
; Location ;                ;              ; LCD_DATA[1]   ; PIN_J2        ; QSF Assignment ;
; Location ;                ;              ; LCD_DATA[2]   ; PIN_H1        ; QSF Assignment ;
; Location ;                ;              ; LCD_DATA[3]   ; PIN_H2        ; QSF Assignment ;
; Location ;                ;              ; LCD_DATA[4]   ; PIN_J4        ; QSF Assignment ;
; Location ;                ;              ; LCD_DATA[5]   ; PIN_J3        ; QSF Assignment ;
; Location ;                ;              ; LCD_DATA[6]   ; PIN_H4        ; QSF Assignment ;
; Location ;                ;              ; LCD_DATA[7]   ; PIN_H3        ; QSF Assignment ;
; Location ;                ;              ; LCD_EN        ; PIN_K3        ; QSF Assignment ;
; Location ;                ;              ; LCD_ON        ; PIN_L4        ; QSF Assignment ;
; Location ;                ;              ; LCD_RS        ; PIN_K1        ; QSF Assignment ;
; Location ;                ;              ; LCD_RW        ; PIN_K4        ; QSF Assignment ;
; Location ;                ;              ; LEDG[0]       ; PIN_AE22      ; QSF Assignment ;
; Location ;                ;              ; LEDG[1]       ; PIN_AF22      ; QSF Assignment ;
; Location ;                ;              ; LEDG[2]       ; PIN_W19       ; QSF Assignment ;
; Location ;                ;              ; LEDG[3]       ; PIN_V18       ; QSF Assignment ;
; Location ;                ;              ; LEDG[4]       ; PIN_U18       ; QSF Assignment ;
; Location ;                ;              ; LEDG[5]       ; PIN_U17       ; QSF Assignment ;
; Location ;                ;              ; LEDG[6]       ; PIN_AA20      ; QSF Assignment ;
; Location ;                ;              ; LEDG[7]       ; PIN_Y18       ; QSF Assignment ;
; Location ;                ;              ; LEDG[8]       ; PIN_Y12       ; QSF Assignment ;
; Location ;                ;              ; LEDR[0]       ; PIN_AE23      ; QSF Assignment ;
; Location ;                ;              ; LEDR[10]      ; PIN_AA13      ; QSF Assignment ;
; Location ;                ;              ; LEDR[11]      ; PIN_AC14      ; QSF Assignment ;
; Location ;                ;              ; LEDR[12]      ; PIN_AD15      ; QSF Assignment ;
; Location ;                ;              ; LEDR[13]      ; PIN_AE15      ; QSF Assignment ;
; Location ;                ;              ; LEDR[14]      ; PIN_AF13      ; QSF Assignment ;
; Location ;                ;              ; LEDR[15]      ; PIN_AE13      ; QSF Assignment ;
; Location ;                ;              ; LEDR[16]      ; PIN_AE12      ; QSF Assignment ;
; Location ;                ;              ; LEDR[17]      ; PIN_AD12      ; QSF Assignment ;
; Location ;                ;              ; LEDR[1]       ; PIN_AF23      ; QSF Assignment ;
; Location ;                ;              ; LEDR[2]       ; PIN_AB21      ; QSF Assignment ;
; Location ;                ;              ; LEDR[3]       ; PIN_AC22      ; QSF Assignment ;
; Location ;                ;              ; LEDR[4]       ; PIN_AD22      ; QSF Assignment ;
; Location ;                ;              ; LEDR[5]       ; PIN_AD23      ; QSF Assignment ;
; Location ;                ;              ; LEDR[6]       ; PIN_AD21      ; QSF Assignment ;
; Location ;                ;              ; LEDR[7]       ; PIN_AC21      ; QSF Assignment ;
; Location ;                ;              ; LEDR[8]       ; PIN_AA14      ; QSF Assignment ;
; Location ;                ;              ; LEDR[9]       ; PIN_Y13       ; QSF Assignment ;
; Location ;                ;              ; OTG_ADDR[0]   ; PIN_K7        ; QSF Assignment ;
; Location ;                ;              ; OTG_ADDR[1]   ; PIN_F2        ; QSF Assignment ;
; Location ;                ;              ; OTG_CS_N      ; PIN_F1        ; QSF Assignment ;
; Location ;                ;              ; OTG_DACK0_N   ; PIN_C2        ; QSF Assignment ;
; Location ;                ;              ; OTG_DACK1_N   ; PIN_B2        ; QSF Assignment ;
; Location ;                ;              ; OTG_DATA[0]   ; PIN_F4        ; QSF Assignment ;
; Location ;                ;              ; OTG_DATA[10]  ; PIN_K6        ; QSF Assignment ;
; Location ;                ;              ; OTG_DATA[11]  ; PIN_K5        ; QSF Assignment ;
; Location ;                ;              ; OTG_DATA[12]  ; PIN_G4        ; QSF Assignment ;
; Location ;                ;              ; OTG_DATA[13]  ; PIN_G3        ; QSF Assignment ;
; Location ;                ;              ; OTG_DATA[14]  ; PIN_J6        ; QSF Assignment ;
; Location ;                ;              ; OTG_DATA[15]  ; PIN_K8        ; QSF Assignment ;
; Location ;                ;              ; OTG_DATA[1]   ; PIN_D2        ; QSF Assignment ;
; Location ;                ;              ; OTG_DATA[2]   ; PIN_D1        ; QSF Assignment ;
; Location ;                ;              ; OTG_DATA[3]   ; PIN_F7        ; QSF Assignment ;
; Location ;                ;              ; OTG_DATA[4]   ; PIN_J5        ; QSF Assignment ;
; Location ;                ;              ; OTG_DATA[5]   ; PIN_J8        ; QSF Assignment ;
; Location ;                ;              ; OTG_DATA[6]   ; PIN_J7        ; QSF Assignment ;
; Location ;                ;              ; OTG_DATA[7]   ; PIN_H6        ; QSF Assignment ;
; Location ;                ;              ; OTG_DATA[8]   ; PIN_E2        ; QSF Assignment ;
; Location ;                ;              ; OTG_DATA[9]   ; PIN_E1        ; QSF Assignment ;
; Location ;                ;              ; OTG_DREQ0     ; PIN_F6        ; QSF Assignment ;
; Location ;                ;              ; OTG_DREQ1     ; PIN_E5        ; QSF Assignment ;
; Location ;                ;              ; OTG_FSPEED    ; PIN_F3        ; QSF Assignment ;
; Location ;                ;              ; OTG_INT0      ; PIN_B3        ; QSF Assignment ;
; Location ;                ;              ; OTG_INT1      ; PIN_C3        ; QSF Assignment ;
; Location ;                ;              ; OTG_LSPEED    ; PIN_G6        ; QSF Assignment ;
; Location ;                ;              ; OTG_RD_N      ; PIN_G2        ; QSF Assignment ;
; Location ;                ;              ; OTG_RST_N     ; PIN_G5        ; QSF Assignment ;
; Location ;                ;              ; OTG_WR_N      ; PIN_G1        ; QSF Assignment ;
; Location ;                ;              ; PS2_CLK       ; PIN_D26       ; QSF Assignment ;
; Location ;                ;              ; PS2_DAT       ; PIN_C24       ; QSF Assignment ;
; Location ;                ;              ; SD_CLK        ; PIN_AD25      ; QSF Assignment ;
; Location ;                ;              ; SD_CMD        ; PIN_Y21       ; QSF Assignment ;
; Location ;                ;              ; SD_DAT        ; PIN_AD24      ; QSF Assignment ;
; Location ;                ;              ; SD_DAT3       ; PIN_AC23      ; QSF Assignment ;
; Location ;                ;              ; SW[16]        ; PIN_V1        ; QSF Assignment ;
; Location ;                ;              ; SW[17]        ; PIN_V2        ; QSF Assignment ;
; Location ;                ;              ; TCK           ; PIN_D14       ; QSF Assignment ;
; Location ;                ;              ; TCS           ; PIN_A14       ; QSF Assignment ;
; Location ;                ;              ; TDI           ; PIN_B14       ; QSF Assignment ;
; Location ;                ;              ; TDO           ; PIN_F14       ; QSF Assignment ;
; Location ;                ;              ; TD_DATA[0]    ; PIN_J9        ; QSF Assignment ;
; Location ;                ;              ; TD_DATA[1]    ; PIN_E8        ; QSF Assignment ;
; Location ;                ;              ; TD_DATA[2]    ; PIN_H8        ; QSF Assignment ;
; Location ;                ;              ; TD_DATA[3]    ; PIN_H10       ; QSF Assignment ;
; Location ;                ;              ; TD_DATA[4]    ; PIN_G9        ; QSF Assignment ;
; Location ;                ;              ; TD_DATA[5]    ; PIN_F9        ; QSF Assignment ;
; Location ;                ;              ; TD_DATA[6]    ; PIN_D7        ; QSF Assignment ;
; Location ;                ;              ; TD_DATA[7]    ; PIN_C7        ; QSF Assignment ;
; Location ;                ;              ; TD_HS         ; PIN_D5        ; QSF Assignment ;
; Location ;                ;              ; TD_RESET      ; PIN_C4        ; QSF Assignment ;
; Location ;                ;              ; TD_VS         ; PIN_K9        ; QSF Assignment ;
; Location ;                ;              ; UART_RXD      ; PIN_C25       ; QSF Assignment ;
; Location ;                ;              ; UART_TXD      ; PIN_B25       ; QSF Assignment ;
+----------+----------------+--------------+---------------+---------------+----------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 3431 ( 0.00 % )    ;
;     -- Achieved     ; 0 / 3431 ( 0.00 % )    ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 3425    ; 0                 ; N/A                     ; Source File       ;
; hard_block:auto_generated_inst ; 6       ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/EA_Elec_projets/Rubikscam/src/output_files/Rubikscam.pin.


+-------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                           ;
+---------------------------------------------+---------------------------+
; Resource                                    ; Usage                     ;
+---------------------------------------------+---------------------------+
; Total logic elements                        ; 3,042 / 33,216 ( 9 % )    ;
;     -- Combinational with no register       ; 2756                      ;
;     -- Register only                        ; 75                        ;
;     -- Combinational with a register        ; 211                       ;
;                                             ;                           ;
; Logic element usage by number of LUT inputs ;                           ;
;     -- 4 input functions                    ; 1291                      ;
;     -- 3 input functions                    ; 1294                      ;
;     -- <=2 input functions                  ; 382                       ;
;     -- Register only                        ; 75                        ;
;                                             ;                           ;
; Logic elements by mode                      ;                           ;
;     -- normal mode                          ; 1572                      ;
;     -- arithmetic mode                      ; 1395                      ;
;                                             ;                           ;
; Total registers*                            ; 286 / 34,593 ( < 1 % )    ;
;     -- Dedicated logic registers            ; 286 / 33,216 ( < 1 % )    ;
;     -- I/O registers                        ; 0 / 1,377 ( 0 % )         ;
;                                             ;                           ;
; Total LABs:  partially or completely used   ; 234 / 2,076 ( 11 % )      ;
; Virtual pins                                ; 0                         ;
; I/O pins                                    ; 127 / 475 ( 27 % )        ;
;     -- Clock pins                           ; 8 / 8 ( 100 % )           ;
;                                             ;                           ;
; Global signals                              ; 3                         ;
; M4Ks                                        ; 1 / 105 ( < 1 % )         ;
; Total block memory bits                     ; 2,048 / 483,840 ( < 1 % ) ;
; Total block memory implementation bits      ; 4,608 / 483,840 ( < 1 % ) ;
; Embedded Multiplier 9-bit elements          ; 12 / 70 ( 17 % )          ;
; PLLs                                        ; 1 / 4 ( 25 % )            ;
; Global clocks                               ; 3 / 16 ( 19 % )           ;
; JTAGs                                       ; 0 / 1 ( 0 % )             ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )             ;
; CRC blocks                                  ; 0 / 1 ( 0 % )             ;
; Average interconnect usage (total/H/V)      ; 5% / 4% / 5%              ;
; Peak interconnect usage (total/H/V)         ; 37% / 36% / 38%           ;
; Maximum fan-out                             ; 210                       ;
; Highest non-global fan-out                  ; 119                       ;
; Total fan-out                               ; 10794                     ;
; Average fan-out                             ; 3.12                      ;
+---------------------------------------------+---------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                          ;
+---------------------------------------------+-----------------------+--------------------------------+
; Statistic                                   ; Top                   ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                            ;
;                                             ;                       ;                                ;
; Total logic elements                        ; 3042 / 33216 ( 9 % )  ; 0 / 33216 ( 0 % )              ;
;     -- Combinational with no register       ; 2756                  ; 0                              ;
;     -- Register only                        ; 75                    ; 0                              ;
;     -- Combinational with a register        ; 211                   ; 0                              ;
;                                             ;                       ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                                ;
;     -- 4 input functions                    ; 1291                  ; 0                              ;
;     -- 3 input functions                    ; 1294                  ; 0                              ;
;     -- <=2 input functions                  ; 382                   ; 0                              ;
;     -- Register only                        ; 75                    ; 0                              ;
;                                             ;                       ;                                ;
; Logic elements by mode                      ;                       ;                                ;
;     -- normal mode                          ; 1572                  ; 0                              ;
;     -- arithmetic mode                      ; 1395                  ; 0                              ;
;                                             ;                       ;                                ;
; Total registers                             ; 286                   ; 0                              ;
;     -- Dedicated logic registers            ; 286 / 33216 ( < 1 % ) ; 0 / 33216 ( 0 % )              ;
;                                             ;                       ;                                ;
; Total LABs:  partially or completely used   ; 234 / 2076 ( 11 % )   ; 0 / 2076 ( 0 % )               ;
;                                             ;                       ;                                ;
; Virtual pins                                ; 0                     ; 0                              ;
; I/O pins                                    ; 127                   ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 12 / 70 ( 17 % )      ; 0 / 70 ( 0 % )                 ;
; Total memory bits                           ; 2048                  ; 0                              ;
; Total RAM block bits                        ; 4608                  ; 0                              ;
; PLL                                         ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                 ;
; M4K                                         ; 1 / 105 ( < 1 % )     ; 0 / 105 ( 0 % )                ;
; Clock control block                         ; 1 / 20 ( 5 % )        ; 2 / 20 ( 10 % )                ;
;                                             ;                       ;                                ;
; Connections                                 ;                       ;                                ;
;     -- Input Connections                    ; 241                   ; 1                              ;
;     -- Registered Input Connections         ; 232                   ; 0                              ;
;     -- Output Connections                   ; 1                     ; 241                            ;
;     -- Registered Output Connections        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Internal Connections                        ;                       ;                                ;
;     -- Total Connections                    ; 11173                 ; 244                            ;
;     -- Registered Connections               ; 1275                  ; 0                              ;
;                                             ;                       ;                                ;
; External Connections                        ;                       ;                                ;
;     -- Top                                  ; 0                     ; 242                            ;
;     -- hard_block:auto_generated_inst       ; 242                   ; 0                              ;
;                                             ;                       ;                                ;
; Partition Interface                         ;                       ;                                ;
;     -- Input Ports                          ; 21                    ; 1                              ;
;     -- Output Ports                         ; 74                    ; 2                              ;
;     -- Bidir Ports                          ; 32                    ; 0                              ;
;                                             ;                       ;                                ;
; Registered Ports                            ;                       ;                                ;
;     -- Registered Input Ports               ; 0                     ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Port Connectivity                           ;                       ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 0                              ;
+---------------------------------------------+-----------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                     ;
+----------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; Name     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Location assigned by ;
+----------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; CLOCK_50 ; N2    ; 2        ; 0            ; 18           ; 0           ; 2                     ; 0                  ; yes    ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; KEY[0]   ; G26   ; 5        ; 65           ; 27           ; 1           ; 23                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; KEY[1]   ; N23   ; 5        ; 65           ; 20           ; 2           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; KEY[2]   ; P23   ; 6        ; 65           ; 18           ; 0           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; KEY[3]   ; W26   ; 6        ; 65           ; 10           ; 2           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; SW[0]    ; N25   ; 5        ; 65           ; 19           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; SW[10]   ; N1    ; 2        ; 0            ; 18           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; SW[11]   ; P1    ; 1        ; 0            ; 18           ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; SW[12]   ; P2    ; 1        ; 0            ; 18           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; SW[13]   ; T7    ; 1        ; 0            ; 11           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; SW[14]   ; U3    ; 1        ; 0            ; 12           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; SW[15]   ; U4    ; 1        ; 0            ; 12           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; SW[1]    ; N26   ; 5        ; 65           ; 19           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; SW[2]    ; P25   ; 6        ; 65           ; 19           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; SW[3]    ; AE14  ; 7        ; 33           ; 0            ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; SW[4]    ; AF14  ; 7        ; 33           ; 0            ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; SW[5]    ; AD13  ; 8        ; 33           ; 0            ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; SW[6]    ; AC13  ; 8        ; 33           ; 0            ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; SW[7]    ; C13   ; 3        ; 31           ; 36           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; SW[8]    ; B13   ; 4        ; 31           ; 36           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; SW[9]    ; A13   ; 4        ; 31           ; 36           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
+----------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                 ;
+---------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------+---------------------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Output Register ; Output Enable Register ; Power Up High ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Location assigned by ; Load ; Output Enable Source ; Output Enable Group ;
+---------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------+---------------------+
; GPIO_0[0]     ; D25   ; 5        ; 65           ; 31           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; GPIO_0[10]    ; N18   ; 5        ; 65           ; 29           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; GPIO_0[11]    ; P18   ; 5        ; 65           ; 29           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; GPIO_0[12]    ; G23   ; 5        ; 65           ; 28           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; GPIO_0[13]    ; G24   ; 5        ; 65           ; 28           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; GPIO_0[14]    ; K22   ; 5        ; 65           ; 28           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; GPIO_0[15]    ; G25   ; 5        ; 65           ; 27           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; GPIO_0[1]     ; J22   ; 5        ; 65           ; 31           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; GPIO_0[2]     ; E26   ; 5        ; 65           ; 31           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; GPIO_0[3]     ; E25   ; 5        ; 65           ; 31           ; 4           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; GPIO_0[4]     ; F24   ; 5        ; 65           ; 30           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; GPIO_0[5]     ; F23   ; 5        ; 65           ; 30           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; GPIO_0[6]     ; J21   ; 5        ; 65           ; 30           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; GPIO_0[7]     ; J20   ; 5        ; 65           ; 30           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; GPIO_0[8]     ; F25   ; 5        ; 65           ; 29           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; GPIO_0[9]     ; F26   ; 5        ; 65           ; 29           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_ADDR[0]  ; AE4   ; 8        ; 1            ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_ADDR[10] ; V10   ; 8        ; 5            ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_ADDR[11] ; V9    ; 8        ; 5            ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_ADDR[12] ; AC7   ; 8        ; 7            ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_ADDR[13] ; W8    ; 8        ; 7            ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_ADDR[14] ; W10   ; 8        ; 7            ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_ADDR[15] ; Y10   ; 8        ; 7            ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_ADDR[16] ; AB8   ; 8        ; 9            ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_ADDR[17] ; AC8   ; 8        ; 9            ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_ADDR[1]  ; AF4   ; 8        ; 1            ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_ADDR[2]  ; AC5   ; 8        ; 1            ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_ADDR[3]  ; AC6   ; 8        ; 1            ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_ADDR[4]  ; AD4   ; 8        ; 3            ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_ADDR[5]  ; AD5   ; 8        ; 3            ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_ADDR[6]  ; AE5   ; 8        ; 3            ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_ADDR[7]  ; AF5   ; 8        ; 3            ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_ADDR[8]  ; AD6   ; 8        ; 5            ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_ADDR[9]  ; AD7   ; 8        ; 5            ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_CE_N     ; AC11  ; 8        ; 22           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_LB_N     ; AE9   ; 8        ; 20           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_OE_N     ; AD10  ; 8        ; 22           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_UB_N     ; AF9   ; 8        ; 22           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_WE_N     ; AE10  ; 8        ; 24           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_BLANK     ; D6    ; 3        ; 11           ; 36           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_B[0]      ; J13   ; 3        ; 24           ; 36           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_B[1]      ; J14   ; 3        ; 24           ; 36           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_B[2]      ; F12   ; 3        ; 27           ; 36           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_B[3]      ; G12   ; 3        ; 27           ; 36           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_B[4]      ; J10   ; 3        ; 27           ; 36           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_B[5]      ; J11   ; 3        ; 27           ; 36           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_B[6]      ; C11   ; 3        ; 29           ; 36           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_B[7]      ; B11   ; 3        ; 29           ; 36           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_B[8]      ; C12   ; 3        ; 29           ; 36           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_B[9]      ; B12   ; 3        ; 29           ; 36           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_CLK       ; B8    ; 3        ; 16           ; 36           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_G[0]      ; B9    ; 3        ; 20           ; 36           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_G[1]      ; A9    ; 3        ; 20           ; 36           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_G[2]      ; C10   ; 3        ; 20           ; 36           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_G[3]      ; D10   ; 3        ; 20           ; 36           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_G[4]      ; B10   ; 3        ; 22           ; 36           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_G[5]      ; A10   ; 3        ; 22           ; 36           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_G[6]      ; G11   ; 3        ; 22           ; 36           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_G[7]      ; D11   ; 3        ; 22           ; 36           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_G[8]      ; E12   ; 3        ; 24           ; 36           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_G[9]      ; D12   ; 3        ; 24           ; 36           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_HS        ; A7    ; 3        ; 11           ; 36           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_R[0]      ; C8    ; 3        ; 14           ; 36           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_R[1]      ; F10   ; 3        ; 14           ; 36           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_R[2]      ; G10   ; 3        ; 14           ; 36           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_R[3]      ; D9    ; 3        ; 16           ; 36           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_R[4]      ; C9    ; 3        ; 16           ; 36           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_R[5]      ; A8    ; 3        ; 16           ; 36           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_R[6]      ; H11   ; 3        ; 18           ; 36           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_R[7]      ; H12   ; 3        ; 18           ; 36           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_R[8]      ; F11   ; 3        ; 18           ; 36           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_R[9]      ; E10   ; 3        ; 18           ; 36           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_SYNC      ; B7    ; 3        ; 11           ; 36           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_VS        ; D8    ; 3        ; 14           ; 36           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
+---------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------------+------------+----------+--------------+--------------+------------------+-------------+----------------------+------+-------------------------------------------------------------------------------------------------------------+---------------------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Location assigned by ; Load ; Output Enable Source                                                                                        ; Output Enable Group ;
+-------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------------+------------+----------+--------------+--------------+------------------+-------------+----------------------+------+-------------------------------------------------------------------------------------------------------------+---------------------+
; GPIO_1[0]   ; K25   ; 5        ; 65           ; 22           ; 0           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                           ; -                   ;
; GPIO_1[10]  ; N24   ; 5        ; 65           ; 20           ; 3           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                           ; -                   ;
; GPIO_1[11]  ; P24   ; 6        ; 65           ; 18           ; 1           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                           ; -                   ;
; GPIO_1[12]  ; R25   ; 6        ; 65           ; 17           ; 0           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                           ; -                   ;
; GPIO_1[13]  ; R24   ; 6        ; 65           ; 17           ; 1           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                           ; -                   ;
; GPIO_1[14]  ; R20   ; 6        ; 65           ; 16           ; 1           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                           ; -                   ;
; GPIO_1[15]  ; T22   ; 6        ; 65           ; 16           ; 2           ; 4                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; CMOS_LA:CMOS_LA_inst|I2C_CMOS_Config:I2C_CMOS_Config_inst|I2C_Controller:I2C_Controller_inst|DIR (inverted) ; -                   ;
; GPIO_1[1]   ; K26   ; 5        ; 65           ; 22           ; 1           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                           ; -                   ;
; GPIO_1[2]   ; M22   ; 5        ; 65           ; 22           ; 2           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                           ; -                   ;
; GPIO_1[3]   ; M23   ; 5        ; 65           ; 22           ; 3           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                           ; -                   ;
; GPIO_1[4]   ; M19   ; 5        ; 65           ; 21           ; 0           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                           ; -                   ;
; GPIO_1[5]   ; M20   ; 5        ; 65           ; 21           ; 1           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                           ; -                   ;
; GPIO_1[6]   ; N20   ; 5        ; 65           ; 21           ; 2           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                           ; -                   ;
; GPIO_1[7]   ; M21   ; 5        ; 65           ; 21           ; 3           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                           ; -                   ;
; GPIO_1[8]   ; M24   ; 5        ; 65           ; 20           ; 0           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                           ; -                   ;
; GPIO_1[9]   ; M25   ; 5        ; 65           ; 20           ; 1           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                           ; -                   ;
; SRAM_DQ[0]  ; AD8   ; 8        ; 9            ; 0            ; 0           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; Equal0~0 (inverted)                                                                                         ; -                   ;
; SRAM_DQ[10] ; AE8   ; 8        ; 18           ; 0            ; 3           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; Equal0~0 (inverted)                                                                                         ; -                   ;
; SRAM_DQ[11] ; AF8   ; 8        ; 18           ; 0            ; 2           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; Equal0~0 (inverted)                                                                                         ; -                   ;
; SRAM_DQ[12] ; W11   ; 8        ; 18           ; 0            ; 1           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; Equal0~0 (inverted)                                                                                         ; -                   ;
; SRAM_DQ[13] ; W12   ; 8        ; 18           ; 0            ; 0           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; Equal0~0 (inverted)                                                                                         ; -                   ;
; SRAM_DQ[14] ; AC9   ; 8        ; 20           ; 0            ; 2           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; Equal0~0 (inverted)                                                                                         ; -                   ;
; SRAM_DQ[15] ; AC10  ; 8        ; 20           ; 0            ; 1           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; Equal0~0 (inverted)                                                                                         ; -                   ;
; SRAM_DQ[1]  ; AE6   ; 8        ; 11           ; 0            ; 2           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; Equal0~0 (inverted)                                                                                         ; -                   ;
; SRAM_DQ[2]  ; AF6   ; 8        ; 11           ; 0            ; 1           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; Equal0~0 (inverted)                                                                                         ; -                   ;
; SRAM_DQ[3]  ; AA9   ; 8        ; 11           ; 0            ; 0           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; Equal0~0 (inverted)                                                                                         ; -                   ;
; SRAM_DQ[4]  ; AA10  ; 8        ; 14           ; 0            ; 2           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; Equal0~0 (inverted)                                                                                         ; -                   ;
; SRAM_DQ[5]  ; AB10  ; 8        ; 14           ; 0            ; 1           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; Equal0~0 (inverted)                                                                                         ; -                   ;
; SRAM_DQ[6]  ; AA11  ; 8        ; 14           ; 0            ; 0           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; Equal0~0 (inverted)                                                                                         ; -                   ;
; SRAM_DQ[7]  ; Y11   ; 8        ; 16           ; 0            ; 2           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; Equal0~0 (inverted)                                                                                         ; -                   ;
; SRAM_DQ[8]  ; AE7   ; 8        ; 16           ; 0            ; 1           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; Equal0~0 (inverted)                                                                                         ; -                   ;
; SRAM_DQ[9]  ; AF7   ; 8        ; 16           ; 0            ; 0           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; Equal0~0 (inverted)                                                                                         ; -                   ;
+-------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------------+------------+----------+--------------+--------------+------------------+-------------+----------------------+------+-------------------------------------------------------------------------------------------------------------+---------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 5 / 64 ( 8 % )   ; 3.3V          ; --           ;
; 2        ; 4 / 59 ( 7 % )   ; 3.3V          ; --           ;
; 3        ; 36 / 56 ( 64 % ) ; 3.3V          ; --           ;
; 4        ; 2 / 58 ( 3 % )   ; 3.3V          ; --           ;
; 5        ; 31 / 65 ( 48 % ) ; 3.3V          ; --           ;
; 6        ; 9 / 59 ( 15 % )  ; 3.3V          ; --           ;
; 7        ; 2 / 58 ( 3 % )   ; 3.3V          ; --           ;
; 8        ; 41 / 56 ( 73 % ) ; 3.3V          ; --           ;
+----------+------------------+---------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                       ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                           ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A2       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A3       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A4       ; 484        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A5       ; 482        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A6       ; 479        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A7       ; 465        ; 3        ; VGA_HS                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A8       ; 457        ; 3        ; VGA_R[5]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A9       ; 451        ; 3        ; VGA_G[1]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A10      ; 447        ; 3        ; VGA_G[5]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A11      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A13      ; 430        ; 4        ; SW[9]                                    ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A14      ; 427        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A16      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A17      ; 412        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A18      ; 406        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A19      ; 394        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A20      ; 390        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A21      ; 382        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A22      ; 379        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A23      ; 378        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A24      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A25      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA1      ; 107        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA2      ; 106        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA3      ; 117        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA4      ; 116        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA5      ; 120        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA6      ; 130        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA7      ; 129        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA8      ;            ;          ; VCCA_PLL1                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; AA9      ; 152        ; 8        ; SRAM_DQ[3]                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA10     ; 153        ; 8        ; SRAM_DQ[4]                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA11     ; 155        ; 8        ; SRAM_DQ[6]                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA12     ; 179        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA13     ; 192        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA14     ; 194        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA15     ; 197        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA16     ; 209        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA17     ; 219        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA18     ; 220        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA19     ;            ;          ; VCCA_PLL4                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; AA20     ; 230        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA21     ;            ;          ; GND_PLL4                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA22     ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AA23     ; 256        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA24     ; 255        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA25     ; 266        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA26     ; 267        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB1      ; 115        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB2      ; 114        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB3      ; 126        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB4      ; 127        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB5      ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB6      ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB7      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB8      ; 147        ; 8        ; SRAM_ADDR[16]                            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB9      ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB10     ; 154        ; 8        ; SRAM_DQ[5]                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB11     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB12     ; 171        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB13     ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB14     ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB15     ; 198        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB16     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB17     ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB18     ; 215        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB19     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB20     ; 225        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB21     ; 242        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB22     ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB23     ; 258        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB24     ; 257        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB25     ; 263        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB26     ; 262        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AC1      ; 119        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AC2      ; 118        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AC3      ; 128        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AC4      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC5      ; 133        ; 8        ; SRAM_ADDR[2]                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AC6      ; 134        ; 8        ; SRAM_ADDR[3]                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AC7      ; 143        ; 8        ; SRAM_ADDR[12]                            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AC8      ; 148        ; 8        ; SRAM_ADDR[17]                            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AC9      ; 163        ; 8        ; SRAM_DQ[14]                              ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AC10     ; 164        ; 8        ; SRAM_DQ[15]                              ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AC11     ; 168        ; 8        ; SRAM_CE_N                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AC12     ; 172        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AC13     ; 185        ; 8        ; SW[6]                                    ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AC14     ; 191        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC15     ; 199        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC16     ; 202        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AC17     ; 207        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC18     ; 216        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC19     ; 222        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC20     ; 226        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC21     ; 237        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC22     ; 241        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC23     ; 245        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AC24     ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; AC25     ; 260        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AC26     ; 261        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AD1      ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AD2      ; 122        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AD3      ; 123        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AD4      ; 135        ; 8        ; SRAM_ADDR[4]                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AD5      ; 136        ; 8        ; SRAM_ADDR[5]                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AD6      ; 139        ; 8        ; SRAM_ADDR[8]                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AD7      ; 140        ; 8        ; SRAM_ADDR[9]                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AD8      ; 149        ; 8        ; SRAM_DQ[0]                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AD9      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AD10     ; 167        ; 8        ; SRAM_OE_N                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AD11     ; 173        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD12     ; 181        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD13     ; 186        ; 8        ; SW[5]                                    ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AD14     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AD15     ; 190        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD16     ; 201        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD17     ; 208        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD18     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AD19     ; 221        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD20     ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AD21     ; 238        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD22     ; 240        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD23     ; 239        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD24     ; 249        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AD25     ; 248        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AD26     ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AE1      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AE2      ; 124        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AE3      ; 125        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AE4      ; 131        ; 8        ; SRAM_ADDR[0]                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE5      ; 137        ; 8        ; SRAM_ADDR[6]                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE6      ; 150        ; 8        ; SRAM_DQ[1]                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE7      ; 157        ; 8        ; SRAM_DQ[8]                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE8      ; 159        ; 8        ; SRAM_DQ[10]                              ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE9      ; 165        ; 8        ; SRAM_LB_N                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE10     ; 169        ; 8        ; SRAM_WE_N                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE11     ; 174        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE12     ; 182        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE13     ; 183        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE14     ; 188        ; 7        ; SW[3]                                    ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE15     ; 189        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE16     ; 200        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE17     ; 206        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE18     ; 212        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE19     ; 214        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE20     ; 224        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE21     ; 228        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE22     ; 236        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE23     ; 244        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE24     ; 247        ; 6        ; ~LVDS150p/nCEO~                          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; AE25     ; 246        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AE26     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AF2      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AF3      ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AF4      ; 132        ; 8        ; SRAM_ADDR[1]                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AF5      ; 138        ; 8        ; SRAM_ADDR[7]                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AF6      ; 151        ; 8        ; SRAM_DQ[2]                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AF7      ; 158        ; 8        ; SRAM_DQ[9]                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AF8      ; 160        ; 8        ; SRAM_DQ[11]                              ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AF9      ; 166        ; 8        ; SRAM_UB_N                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AF10     ; 170        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF11     ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AF12     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AF13     ; 184        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF14     ; 187        ; 7        ; SW[4]                                    ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AF15     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AF16     ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AF17     ; 205        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF18     ; 211        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF19     ; 213        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF20     ; 223        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF21     ; 227        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF22     ; 235        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF23     ; 243        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF24     ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AF25     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B1       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B2       ; 2          ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; B3       ; 3          ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; B4       ; 483        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B5       ; 481        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B6       ; 480        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B7       ; 466        ; 3        ; VGA_SYNC                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B8       ; 458        ; 3        ; VGA_CLK                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B9       ; 452        ; 3        ; VGA_G[0]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B10      ; 448        ; 3        ; VGA_G[4]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B11      ; 435        ; 3        ; VGA_B[7]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B12      ; 433        ; 3        ; VGA_B[9]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B13      ; 429        ; 4        ; SW[8]                                    ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B14      ; 428        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B15      ; 420        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B16      ; 419        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B17      ; 411        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B18      ; 405        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B19      ; 393        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B20      ; 389        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B21      ; 381        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B22      ; 380        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B23      ; 377        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B24      ; 363        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; B25      ; 362        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; B26      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C1       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C2       ; 6          ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C3       ; 7          ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C4       ; 478        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C5       ; 486        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C6       ; 485        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C7       ; 468        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C8       ; 463        ; 3        ; VGA_R[0]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C9       ; 459        ; 3        ; VGA_R[4]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C10      ; 450        ; 3        ; VGA_G[2]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C11      ; 436        ; 3        ; VGA_B[6]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C12      ; 434        ; 3        ; VGA_B[8]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C13      ; 431        ; 3        ; SW[7]                                    ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C15      ; 421        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C16      ; 418        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C17      ; 404        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C18      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C19      ; 391        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C20      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C21      ; 375        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C22      ; 374        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C23      ; 373        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C24      ; 360        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C25      ; 361        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C26      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; D1       ; 13         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D2       ; 12         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D3       ; 1          ; 2        ; ~nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; D4       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D5       ; 477        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D6       ; 467        ; 3        ; VGA_BLANK                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D7       ; 469        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D8       ; 464        ; 3        ; VGA_VS                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D9       ; 460        ; 3        ; VGA_R[3]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D10      ; 449        ; 3        ; VGA_G[3]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D11      ; 445        ; 3        ; VGA_G[7]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D12      ; 443        ; 3        ; VGA_G[9]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D13      ; 432        ; 3        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; D14      ; 426        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D15      ; 417        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D16      ; 415        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; D17      ; 403        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D18      ; 396        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D19      ; 392        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D20      ; 387        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D21      ; 376        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D22      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; D23      ; 369        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D24      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D25      ; 358        ; 5        ; GPIO_0[0]                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D26      ; 359        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E1       ; 20         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E2       ; 19         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E3       ; 0          ; 2        ; ~ASDO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; E4       ;            ;          ; GND_PLL3                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ; 4          ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E6       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E7       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E8       ; 474        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; E9       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E10      ; 453        ; 3        ; VGA_R[9]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; E11      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E12      ; 444        ; 3        ; VGA_G[8]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; E13      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E14      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E15      ; 416        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E16      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E17      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E18      ; 395        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E19      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E20      ; 388        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; E21      ;            ;          ; GND_PLL2                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E22      ; 370        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E23      ; 365        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E24      ; 364        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E25      ; 355        ; 5        ; GPIO_0[3]                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E26      ; 356        ; 5        ; GPIO_0[2]                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F1       ; 29         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F2       ; 28         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F3       ; 10         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F4       ; 11         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F5       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; F6       ; 5          ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F7       ; 14         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F8       ;            ;          ; GNDA_PLL3                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F9       ; 470        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F10      ; 462        ; 3        ; VGA_R[1]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; F11      ; 454        ; 3        ; VGA_R[8]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; F12      ; 440        ; 3        ; VGA_B[2]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; F13      ; 423        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F14      ; 425        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F15      ; 409        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F16      ; 408        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F17      ; 401        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F18      ; 398        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F19      ;            ;          ; GNDA_PLL2                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F20      ; 372        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F21      ; 371        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F22      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; F23      ; 353        ; 5        ; GPIO_0[5]                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F24      ; 354        ; 5        ; GPIO_0[4]                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F25      ; 350        ; 5        ; GPIO_0[8]                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F26      ; 349        ; 5        ; GPIO_0[9]                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G1       ; 30         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G2       ; 31         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G3       ; 24         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G4       ; 23         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G5       ; 8          ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G6       ; 9          ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G7       ;            ;          ; GND_PLL3                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCA_PLL3                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ; 471        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G10      ; 461        ; 3        ; VGA_R[2]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; G11      ; 446        ; 3        ; VGA_G[6]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; G12      ; 439        ; 3        ; VGA_B[3]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; G13      ; 422        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G14      ; 424        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G15      ; 410        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G16      ; 407        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G17      ; 402        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G18      ; 397        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G19      ;            ;          ; VCCA_PLL2                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G20      ;            ;          ; GND_PLL2                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G21      ; 368        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G22      ; 367        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G23      ; 346        ; 5        ; GPIO_0[12]                               ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G24      ; 345        ; 5        ; GPIO_0[13]                               ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G25      ; 343        ; 5        ; GPIO_0[15]                               ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G26      ; 342        ; 5        ; KEY[0]                                   ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H1       ; 37         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H2       ; 36         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H3       ; 32         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H4       ; 33         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H5       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ; 18         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H7       ;            ;          ; VCCD_PLL3                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H8       ; 473        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H9       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; H10      ; 472        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H11      ; 456        ; 3        ; VGA_R[6]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; H12      ; 455        ; 3        ; VGA_R[7]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; H13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ; 414        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H16      ; 413        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H17      ; 400        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H18      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; H19      ; 335        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H20      ;            ;          ; VCCD_PLL2                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H21      ; 366        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H22      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H23      ; 341        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H24      ; 340        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H25      ; 337        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H26      ; 336        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J1       ; 39         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J2       ; 38         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J3       ; 34         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J4       ; 35         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J5       ; 15         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J6       ; 25         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J7       ; 17         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J8       ; 16         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J9       ; 475        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; J10      ; 438        ; 3        ; VGA_B[4]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; J11      ; 437        ; 3        ; VGA_B[5]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; J12      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; J13      ; 442        ; 3        ; VGA_B[0]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; J14      ; 441        ; 3        ; VGA_B[1]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; J15      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; J16      ; 385        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; J17      ; 399        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; J18      ; 383        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; J19      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; J20      ; 351        ; 5        ; GPIO_0[7]                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J21      ; 352        ; 5        ; GPIO_0[6]                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J22      ; 357        ; 5        ; GPIO_0[1]                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J23      ; 339        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J24      ; 338        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J25      ; 327        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J26      ; 326        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K1       ; 42         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K2       ; 43         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K3       ; 41         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K4       ; 40         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K5       ; 22         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K6       ; 21         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K7       ; 27         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K8       ; 26         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K9       ; 476        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; K10      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K14      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K15      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K16      ; 386        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; K17      ; 384        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; K18      ; 334        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K19      ; 333        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K20      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K21      ; 332        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K22      ; 344        ; 5        ; GPIO_0[14]                               ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K23      ; 331        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K24      ; 330        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K25      ; 321        ; 5        ; GPIO_1[0]                                ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K26      ; 320        ; 5        ; GPIO_1[1]                                ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L1       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; L2       ; 50         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L3       ; 51         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L4       ; 44         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L5       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L6       ; 48         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L7       ; 47         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L8       ; 59         ; 2        ; #TMS                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; L9       ; 49         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L10      ; 52         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L11      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L16      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L17      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L18      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L19      ; 322        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L20      ; 328        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L21      ; 329        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L22      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L23      ; 325        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L24      ; 324        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L25      ; 323        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L26      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M1       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M2       ; 56         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M3       ; 55         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M4       ; 53         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M5       ; 54         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M6       ; 58         ; 2        ; #TCK                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; M7       ; 60         ; 2        ; #TDO                                     ; output ;              ;         ; --         ;                 ; --       ; --           ;
; M8       ; 57         ; 2        ; #TDI                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; M9       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M10      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M11      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M16      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M17      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M18      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M19      ; 317        ; 5        ; GPIO_1[4]                                ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M20      ; 316        ; 5        ; GPIO_1[5]                                ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M21      ; 314        ; 5        ; GPIO_1[7]                                ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M22      ; 319        ; 5        ; GPIO_1[2]                                ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M23      ; 318        ; 5        ; GPIO_1[3]                                ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M24      ; 313        ; 5        ; GPIO_1[8]                                ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M25      ; 312        ; 5        ; GPIO_1[9]                                ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M26      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N1       ; 65         ; 2        ; SW[10]                                   ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N2       ; 64         ; 2        ; CLOCK_50                                 ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N3       ; 62         ; 2        ; ^DATA0                                   ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; N4       ; 63         ; 2        ; ^nCE                                     ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N5       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; N6       ; 61         ; 2        ; ^DCLK                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N7       ; 66         ; 2        ; ^nCONFIG                                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N9       ; 45         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N10      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N16      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N17      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N18      ; 348        ; 5        ; GPIO_0[10]                               ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N19      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N20      ; 315        ; 5        ; GPIO_1[6]                                ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N21      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N22      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; N23      ; 311        ; 5        ; KEY[1]                                   ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N24      ; 310        ; 5        ; GPIO_1[10]                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N25      ; 309        ; 5        ; SW[0]                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N26      ; 308        ; 5        ; SW[1]                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P1       ; 68         ; 1        ; SW[11]                                   ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P2       ; 67         ; 1        ; SW[12]                                   ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P3       ; 69         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P4       ; 70         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P5       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P6       ; 78         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P7       ; 77         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P8       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P9       ; 46         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P10      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P11      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P16      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P17      ; 293        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P18      ; 347        ; 5        ; GPIO_0[11]                               ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P19      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P20      ; 301        ; 6        ; ^MSEL0                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P21      ; 300        ; 6        ; ^MSEL1                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P22      ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P23      ; 305        ; 6        ; KEY[2]                                   ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P24      ; 304        ; 6        ; GPIO_1[11]                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P25      ; 307        ; 6        ; SW[2]                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P26      ; 306        ; 6        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; R1       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R2       ; 71         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R3       ; 72         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R4       ; 73         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R5       ; 74         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R6       ; 81         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R7       ; 82         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R8       ; 110        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R9       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; R10      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R11      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R17      ; 294        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R18      ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; R19      ; 282        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R20      ; 297        ; 6        ; GPIO_1[14]                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R21      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R22      ; 298        ; 6        ; ^nSTATUS                                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; R23      ; 299        ; 6        ; ^CONF_DONE                               ;        ;              ;         ; --         ;                 ; --       ; --           ;
; R24      ; 302        ; 6        ; GPIO_1[13]                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R25      ; 303        ; 6        ; GPIO_1[12]                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R26      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T1       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T2       ; 79         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T3       ; 80         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T4       ; 83         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T5       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T6       ; 93         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T7       ; 92         ; 1        ; SW[13]                                   ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T8       ; 111        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T9       ; 76         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T10      ; 75         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T11      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T16      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T17      ; 289        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T18      ; 290        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T19      ; 281        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T20      ; 287        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T21      ; 288        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T22      ; 296        ; 6        ; GPIO_1[15]                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T23      ; 295        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T24      ; 292        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T25      ; 291        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T26      ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; U1       ; 85         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U2       ; 84         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U3       ; 88         ; 1        ; SW[14]                                   ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U4       ; 89         ; 1        ; SW[15]                                   ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U5       ; 100        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U6       ; 98         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U7       ; 99         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U8       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U9       ; 86         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U10      ; 87         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U11      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U12      ; 178        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U13      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U14      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U15      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U16      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U17      ; 231        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U18      ; 232        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U19      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U20      ; 280        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U21      ; 279        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U22      ; 270        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U23      ; 284        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U24      ; 283        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U25      ; 285        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U26      ; 286        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V1       ; 90         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V2       ; 91         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V3       ; 95         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V4       ; 94         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V5       ; 104        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V6       ; 105        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V7       ; 112        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V8       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; V9       ; 142        ; 8        ; SRAM_ADDR[11]                            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; V10      ; 141        ; 8        ; SRAM_ADDR[10]                            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; V11      ; 177        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V12      ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; V13      ; 176        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V14      ; 175        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V15      ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; V16      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V17      ; 218        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V18      ; 233        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V19      ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; V20      ; 251        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V21      ; 252        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V22      ; 259        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; V23      ; 275        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V24      ; 276        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V25      ; 277        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V26      ; 278        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W1       ; 97         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W2       ; 96         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W3       ; 102        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W4       ; 101        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W5       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W6       ; 113        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; W7       ;            ;          ; GND_PLL1                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W8       ; 144        ; 8        ; SRAM_ADDR[13]                            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; W9       ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; W10      ; 145        ; 8        ; SRAM_ADDR[14]                            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; W11      ; 161        ; 8        ; SRAM_DQ[12]                              ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; W12      ; 162        ; 8        ; SRAM_DQ[13]                              ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; W13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W15      ; 203        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W16      ; 204        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W17      ; 217        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W18      ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; W19      ; 234        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W20      ;            ;          ; GND_PLL4                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W21      ; 253        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W22      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W23      ; 272        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W24      ; 271        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W25      ; 273        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W26      ; 274        ; 6        ; KEY[3]                                   ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y1       ; 103        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y2       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; Y3       ; 108        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y4       ; 109        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y5       ; 121        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y6       ;            ;          ; GND_PLL1                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y7       ;            ;          ; VCCD_PLL1                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; Y8       ;            ;          ; GNDA_PLL1                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y9       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y10      ; 146        ; 8        ; SRAM_ADDR[15]                            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y11      ; 156        ; 8        ; SRAM_DQ[7]                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y12      ; 180        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y13      ; 193        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y14      ; 195        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y15      ; 196        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y16      ; 210        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y17      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y18      ; 229        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; Y19      ;            ;          ; GNDA_PLL4                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y20      ;            ;          ; VCCD_PLL4                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; Y21      ; 250        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y22      ; 254        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y23      ; 265        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y24      ; 264        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y25      ; 269        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y26      ; 268        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+--------------------------------------------------------------------------------+
; PLL Summary                                                                    ;
+----------------------------------+---------------------------------------------+
; Name                             ; PLL_25:pll_inst|altpll:altpll_component|pll ;
+----------------------------------+---------------------------------------------+
; SDC pin name                     ; pll_inst|altpll_component|pll               ;
; PLL mode                         ; Normal                                      ;
; Compensate clock                 ; clock0                                      ;
; Compensated input/output pins    ; --                                          ;
; Self reset on gated loss of lock ; Off                                         ;
; Gate lock counter                ; --                                          ;
; Input frequency 0                ; 50.0 MHz                                    ;
; Input frequency 1                ; --                                          ;
; Nominal PFD frequency            ; 50.0 MHz                                    ;
; Nominal VCO frequency            ; 800.0 MHz                                   ;
; VCO post scale K counter         ; --                                          ;
; VCO multiply                     ; --                                          ;
; VCO divide                       ; --                                          ;
; Freq min lock                    ; 31.25 MHz                                   ;
; Freq max lock                    ; 62.5 MHz                                    ;
; M VCO Tap                        ; 0                                           ;
; M Initial                        ; 1                                           ;
; M value                          ; 16                                          ;
; N value                          ; 1                                           ;
; Preserve PLL counter order       ; Off                                         ;
; PLL location                     ; PLL_1                                       ;
; Inclk0 signal                    ; CLOCK_50                                    ;
; Inclk1 signal                    ; --                                          ;
; Inclk0 signal type               ; Dedicated Pin                               ;
; Inclk1 signal type               ; --                                          ;
+----------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                 ;
+-----------------------------------------------+--------------+------+-----+------------------+-------------+------------+---------+---------------+------------+---------+---------+--------------------------------------+
; Name                                          ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Initial ; VCO Tap ; SDC Pin Name                         ;
+-----------------------------------------------+--------------+------+-----+------------------+-------------+------------+---------+---------------+------------+---------+---------+--------------------------------------+
; PLL_25:pll_inst|altpll:altpll_component|_clk0 ; clock0       ; 1    ; 2   ; 25.0 MHz         ; 0 (0 ps)    ; 50/50      ; C0      ; 32            ; 16/16 Even ; 1       ; 0       ; pll_inst|altpll_component|pll|clk[0] ;
; PLL_25:pll_inst|altpll:altpll_component|_clk1 ; clock1       ; 2    ; 1   ; 100.0 MHz        ; 0 (0 ps)    ; 50/50      ; C1      ; 8             ; 4/4 Even   ; 1       ; 0       ; pll_inst|altpll_component|pll|clk[1] ;
+-----------------------------------------------+--------------+------+-----+------------------+-------------+------------+---------+---------------+------------+---------+---------+--------------------------------------+


+-------------------------------------------------------------------------------+
; Output Pin Default Load For Reported TCO                                      ;
+----------------------------------+-------+------------------------------------+
; I/O Standard                     ; Load  ; Termination Resistance             ;
+----------------------------------+-------+------------------------------------+
; 3.3-V LVTTL                      ; 0 pF  ; Not Available                      ;
; 3.3-V LVCMOS                     ; 0 pF  ; Not Available                      ;
; 2.5 V                            ; 0 pF  ; Not Available                      ;
; 1.8 V                            ; 0 pF  ; Not Available                      ;
; 1.5 V                            ; 0 pF  ; Not Available                      ;
; 3.3-V PCI                        ; 10 pF ; 25 Ohm (Parallel)                  ;
; 3.3-V PCI-X                      ; 10 pF ; 25 Ohm (Parallel)                  ;
; SSTL-2 Class I                   ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-2 Class II                  ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class I                  ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class II                 ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; 1.5-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.5-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; 1.8-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.8-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; Differential SSTL-2              ; 0 pF  ; (See SSTL-2)                       ;
; Differential 2.5-V SSTL Class II ; 0 pF  ; (See SSTL-2 Class II)              ;
; Differential 1.8-V SSTL Class I  ; 0 pF  ; (See 1.8-V SSTL Class I)           ;
; Differential 1.8-V SSTL Class II ; 0 pF  ; (See 1.8-V SSTL Class II)          ;
; Differential 1.5-V HSTL Class I  ; 0 pF  ; (See 1.5-V HSTL Class I)           ;
; Differential 1.5-V HSTL Class II ; 0 pF  ; (See 1.5-V HSTL Class II)          ;
; Differential 1.8-V HSTL Class I  ; 0 pF  ; (See 1.8-V HSTL Class I)           ;
; Differential 1.8-V HSTL Class II ; 0 pF  ; (See 1.8-V HSTL Class II)          ;
; LVDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; mini-LVDS                        ; 0 pF  ; 100 Ohm (Differential)             ;
; RSDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; Simple RSDS                      ; 0 pF  ; Not Available                      ;
; Differential LVPECL              ; 0 pF  ; 100 Ohm (Differential)             ;
+----------------------------------+-------+------------------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                    ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M4Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                           ; Library Name ;
+-----------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+
; |Rubikscam                                    ; 3042 (63)   ; 286 (31)                  ; 0 (0)         ; 2048        ; 1    ; 12           ; 0       ; 6         ; 127  ; 0            ; 2756 (27)    ; 75 (11)           ; 211 (25)         ; |Rubikscam                                                                                                                    ; work         ;
;    |CMOS_LA:CMOS_LA_inst|                     ; 123 (0)     ; 55 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 68 (0)       ; 7 (0)             ; 48 (0)           ; |Rubikscam|CMOS_LA:CMOS_LA_inst                                                                                               ; work         ;
;       |I2C_CMOS_Config:I2C_CMOS_Config_inst|  ; 123 (59)    ; 55 (28)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 68 (32)      ; 7 (0)             ; 48 (27)          ; |Rubikscam|CMOS_LA:CMOS_LA_inst|I2C_CMOS_Config:I2C_CMOS_Config_inst                                                          ; work         ;
;          |I2C_Controller:I2C_Controller_inst| ; 64 (64)     ; 27 (27)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 36 (36)      ; 7 (7)             ; 21 (21)          ; |Rubikscam|CMOS_LA:CMOS_LA_inst|I2C_CMOS_Config:I2C_CMOS_Config_inst|I2C_Controller:I2C_Controller_inst                       ; work         ;
;    |ENGINE:engine_inst|                       ; 2751 (177)  ; 147 (147)                 ; 0 (0)         ; 2048        ; 1    ; 12           ; 0       ; 6         ; 0    ; 0            ; 2604 (35)    ; 27 (27)           ; 120 (103)        ; |Rubikscam|ENGINE:engine_inst                                                                                                 ; work         ;
;       |lpm_divide:Div0|                       ; 1237 (0)    ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1222 (0)     ; 0 (0)             ; 15 (0)           ; |Rubikscam|ENGINE:engine_inst|lpm_divide:Div0                                                                                 ; work         ;
;          |lpm_divide_nto:auto_generated|      ; 1237 (0)    ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1222 (0)     ; 0 (0)             ; 15 (0)           ; |Rubikscam|ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated                                                   ; work         ;
;             |abs_divider_4dg:divider|         ; 1237 (46)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1222 (45)    ; 0 (0)             ; 15 (1)           ; |Rubikscam|ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider                           ; work         ;
;                |alt_u_div_k5f:divider|        ; 1086 (1086) ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1084 (1084)  ; 0 (0)             ; 2 (2)            ; |Rubikscam|ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider     ; work         ;
;                |lpm_abs_0s9:my_abs_den|       ; 60 (60)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 49 (49)      ; 0 (0)             ; 11 (11)          ; |Rubikscam|ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den    ; work         ;
;                |lpm_abs_0s9:my_abs_num|       ; 45 (45)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 44 (44)      ; 0 (0)             ; 1 (1)            ; |Rubikscam|ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num    ; work         ;
;       |lpm_divide:Div1|                       ; 1147 (0)    ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1147 (0)     ; 0 (0)             ; 0 (0)            ; |Rubikscam|ENGINE:engine_inst|lpm_divide:Div1                                                                                 ; work         ;
;          |lpm_divide_nto:auto_generated|      ; 1147 (0)    ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1147 (0)     ; 0 (0)             ; 0 (0)            ; |Rubikscam|ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated                                                   ; work         ;
;             |abs_divider_4dg:divider|         ; 1147 (46)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1147 (46)    ; 0 (0)             ; 0 (0)            ; |Rubikscam|ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider                           ; work         ;
;                |alt_u_div_k5f:divider|        ; 1056 (1056) ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1056 (1056)  ; 0 (0)             ; 0 (0)            ; |Rubikscam|ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider     ; work         ;
;                |lpm_abs_0s9:my_abs_num|       ; 45 (45)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 45 (45)      ; 0 (0)             ; 0 (0)            ; |Rubikscam|ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num    ; work         ;
;       |lpm_divide:Mod0|                       ; 146 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 144 (0)      ; 0 (0)             ; 2 (0)            ; |Rubikscam|ENGINE:engine_inst|lpm_divide:Mod0                                                                                 ; work         ;
;          |lpm_divide_q7m:auto_generated|      ; 146 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 144 (0)      ; 0 (0)             ; 2 (0)            ; |Rubikscam|ENGINE:engine_inst|lpm_divide:Mod0|lpm_divide_q7m:auto_generated                                                   ; work         ;
;             |sign_div_unsign_1nh:divider|     ; 146 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 144 (0)      ; 0 (0)             ; 2 (0)            ; |Rubikscam|ENGINE:engine_inst|lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider                       ; work         ;
;                |alt_u_div_45f:divider|        ; 146 (146)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 144 (144)    ; 0 (0)             ; 2 (2)            ; |Rubikscam|ENGINE:engine_inst|lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider ; work         ;
;       |lpm_mult:Mult0|                        ; 28 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 6            ; 0       ; 3         ; 0    ; 0            ; 28 (0)       ; 0 (0)             ; 0 (0)            ; |Rubikscam|ENGINE:engine_inst|lpm_mult:Mult0                                                                                  ; work         ;
;          |mult_i1t:auto_generated|            ; 28 (28)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 6            ; 0       ; 3         ; 0    ; 0            ; 28 (28)      ; 0 (0)             ; 0 (0)            ; |Rubikscam|ENGINE:engine_inst|lpm_mult:Mult0|mult_i1t:auto_generated                                                          ; work         ;
;       |lpm_mult:Mult1|                        ; 28 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 6            ; 0       ; 3         ; 0    ; 0            ; 28 (0)       ; 0 (0)             ; 0 (0)            ; |Rubikscam|ENGINE:engine_inst|lpm_mult:Mult1                                                                                  ; work         ;
;          |mult_i1t:auto_generated|            ; 28 (28)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 6            ; 0       ; 3         ; 0    ; 0            ; 28 (28)      ; 0 (0)             ; 0 (0)            ; |Rubikscam|ENGINE:engine_inst|lpm_mult:Mult1|mult_i1t:auto_generated                                                          ; work         ;
;       |triangle_ram:triangle_ram_inst|        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Rubikscam|ENGINE:engine_inst|triangle_ram:triangle_ram_inst                                                                  ; work         ;
;          |altsyncram:altsyncram_component|    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Rubikscam|ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component                                  ; work         ;
;             |altsyncram_4vr1:auto_generated|  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Rubikscam|ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated   ; work         ;
;    |PLL_25:pll_inst|                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Rubikscam|PLL_25:pll_inst                                                                                                    ; work         ;
;       |altpll:altpll_component|               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Rubikscam|PLL_25:pll_inst|altpll:altpll_component                                                                            ; work         ;
;    |VGA_OUT:vga_inst|                         ; 110 (110)   ; 53 (53)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 57 (57)      ; 30 (30)           ; 23 (23)          ; |Rubikscam|VGA_OUT:vga_inst                                                                                                   ; work         ;
+-----------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                    ;
+---------------+----------+---------------+---------------+-----------------------+-----+
; Name          ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ;
+---------------+----------+---------------+---------------+-----------------------+-----+
; SRAM_DQ[0]    ; Bidir    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; SRAM_DQ[1]    ; Bidir    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; SRAM_DQ[2]    ; Bidir    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; SRAM_DQ[3]    ; Bidir    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; SRAM_DQ[4]    ; Bidir    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; SRAM_DQ[5]    ; Bidir    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; SRAM_DQ[6]    ; Bidir    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; SRAM_DQ[7]    ; Bidir    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; SRAM_DQ[8]    ; Bidir    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; SRAM_DQ[9]    ; Bidir    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; SRAM_DQ[10]   ; Bidir    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --  ;
; SRAM_DQ[11]   ; Bidir    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --  ;
; SRAM_DQ[12]   ; Bidir    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --  ;
; SRAM_DQ[13]   ; Bidir    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --  ;
; SRAM_DQ[14]   ; Bidir    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --  ;
; SRAM_DQ[15]   ; Bidir    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --  ;
; GPIO_1[0]     ; Bidir    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; GPIO_1[1]     ; Bidir    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; GPIO_1[2]     ; Bidir    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; GPIO_1[3]     ; Bidir    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; GPIO_1[4]     ; Bidir    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; GPIO_1[5]     ; Bidir    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; GPIO_1[6]     ; Bidir    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; GPIO_1[7]     ; Bidir    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; GPIO_1[8]     ; Bidir    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; GPIO_1[9]     ; Bidir    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; GPIO_1[10]    ; Bidir    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; GPIO_1[11]    ; Bidir    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; GPIO_1[12]    ; Bidir    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; GPIO_1[13]    ; Bidir    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; GPIO_1[14]    ; Bidir    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; GPIO_1[15]    ; Bidir    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; KEY[1]        ; Input    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; KEY[2]        ; Input    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; KEY[3]        ; Input    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; SRAM_ADDR[0]  ; Output   ; --            ; --            ; --                    ; --  ;
; SRAM_ADDR[1]  ; Output   ; --            ; --            ; --                    ; --  ;
; SRAM_ADDR[2]  ; Output   ; --            ; --            ; --                    ; --  ;
; SRAM_ADDR[3]  ; Output   ; --            ; --            ; --                    ; --  ;
; SRAM_ADDR[4]  ; Output   ; --            ; --            ; --                    ; --  ;
; SRAM_ADDR[5]  ; Output   ; --            ; --            ; --                    ; --  ;
; SRAM_ADDR[6]  ; Output   ; --            ; --            ; --                    ; --  ;
; SRAM_ADDR[7]  ; Output   ; --            ; --            ; --                    ; --  ;
; SRAM_ADDR[8]  ; Output   ; --            ; --            ; --                    ; --  ;
; SRAM_ADDR[9]  ; Output   ; --            ; --            ; --                    ; --  ;
; SRAM_ADDR[10] ; Output   ; --            ; --            ; --                    ; --  ;
; SRAM_ADDR[11] ; Output   ; --            ; --            ; --                    ; --  ;
; SRAM_ADDR[12] ; Output   ; --            ; --            ; --                    ; --  ;
; SRAM_ADDR[13] ; Output   ; --            ; --            ; --                    ; --  ;
; SRAM_ADDR[14] ; Output   ; --            ; --            ; --                    ; --  ;
; SRAM_ADDR[15] ; Output   ; --            ; --            ; --                    ; --  ;
; SRAM_ADDR[16] ; Output   ; --            ; --            ; --                    ; --  ;
; SRAM_ADDR[17] ; Output   ; --            ; --            ; --                    ; --  ;
; SRAM_WE_N     ; Output   ; --            ; --            ; --                    ; --  ;
; SRAM_OE_N     ; Output   ; --            ; --            ; --                    ; --  ;
; SRAM_UB_N     ; Output   ; --            ; --            ; --                    ; --  ;
; SRAM_LB_N     ; Output   ; --            ; --            ; --                    ; --  ;
; SRAM_CE_N     ; Output   ; --            ; --            ; --                    ; --  ;
; VGA_CLK       ; Output   ; --            ; --            ; --                    ; --  ;
; VGA_HS        ; Output   ; --            ; --            ; --                    ; --  ;
; VGA_VS        ; Output   ; --            ; --            ; --                    ; --  ;
; VGA_BLANK     ; Output   ; --            ; --            ; --                    ; --  ;
; VGA_SYNC      ; Output   ; --            ; --            ; --                    ; --  ;
; VGA_R[0]      ; Output   ; --            ; --            ; --                    ; --  ;
; VGA_R[1]      ; Output   ; --            ; --            ; --                    ; --  ;
; VGA_R[2]      ; Output   ; --            ; --            ; --                    ; --  ;
; VGA_R[3]      ; Output   ; --            ; --            ; --                    ; --  ;
; VGA_R[4]      ; Output   ; --            ; --            ; --                    ; --  ;
; VGA_R[5]      ; Output   ; --            ; --            ; --                    ; --  ;
; VGA_R[6]      ; Output   ; --            ; --            ; --                    ; --  ;
; VGA_R[7]      ; Output   ; --            ; --            ; --                    ; --  ;
; VGA_R[8]      ; Output   ; --            ; --            ; --                    ; --  ;
; VGA_R[9]      ; Output   ; --            ; --            ; --                    ; --  ;
; VGA_G[0]      ; Output   ; --            ; --            ; --                    ; --  ;
; VGA_G[1]      ; Output   ; --            ; --            ; --                    ; --  ;
; VGA_G[2]      ; Output   ; --            ; --            ; --                    ; --  ;
; VGA_G[3]      ; Output   ; --            ; --            ; --                    ; --  ;
; VGA_G[4]      ; Output   ; --            ; --            ; --                    ; --  ;
; VGA_G[5]      ; Output   ; --            ; --            ; --                    ; --  ;
; VGA_G[6]      ; Output   ; --            ; --            ; --                    ; --  ;
; VGA_G[7]      ; Output   ; --            ; --            ; --                    ; --  ;
; VGA_G[8]      ; Output   ; --            ; --            ; --                    ; --  ;
; VGA_G[9]      ; Output   ; --            ; --            ; --                    ; --  ;
; VGA_B[0]      ; Output   ; --            ; --            ; --                    ; --  ;
; VGA_B[1]      ; Output   ; --            ; --            ; --                    ; --  ;
; VGA_B[2]      ; Output   ; --            ; --            ; --                    ; --  ;
; VGA_B[3]      ; Output   ; --            ; --            ; --                    ; --  ;
; VGA_B[4]      ; Output   ; --            ; --            ; --                    ; --  ;
; VGA_B[5]      ; Output   ; --            ; --            ; --                    ; --  ;
; VGA_B[6]      ; Output   ; --            ; --            ; --                    ; --  ;
; VGA_B[7]      ; Output   ; --            ; --            ; --                    ; --  ;
; VGA_B[8]      ; Output   ; --            ; --            ; --                    ; --  ;
; VGA_B[9]      ; Output   ; --            ; --            ; --                    ; --  ;
; GPIO_0[0]     ; Output   ; --            ; --            ; --                    ; --  ;
; GPIO_0[1]     ; Output   ; --            ; --            ; --                    ; --  ;
; GPIO_0[2]     ; Output   ; --            ; --            ; --                    ; --  ;
; GPIO_0[3]     ; Output   ; --            ; --            ; --                    ; --  ;
; GPIO_0[4]     ; Output   ; --            ; --            ; --                    ; --  ;
; GPIO_0[5]     ; Output   ; --            ; --            ; --                    ; --  ;
; GPIO_0[6]     ; Output   ; --            ; --            ; --                    ; --  ;
; GPIO_0[7]     ; Output   ; --            ; --            ; --                    ; --  ;
; GPIO_0[8]     ; Output   ; --            ; --            ; --                    ; --  ;
; GPIO_0[9]     ; Output   ; --            ; --            ; --                    ; --  ;
; GPIO_0[10]    ; Output   ; --            ; --            ; --                    ; --  ;
; GPIO_0[11]    ; Output   ; --            ; --            ; --                    ; --  ;
; GPIO_0[12]    ; Output   ; --            ; --            ; --                    ; --  ;
; GPIO_0[13]    ; Output   ; --            ; --            ; --                    ; --  ;
; GPIO_0[14]    ; Output   ; --            ; --            ; --                    ; --  ;
; GPIO_0[15]    ; Output   ; --            ; --            ; --                    ; --  ;
; CLOCK_50      ; Input    ; --            ; --            ; --                    ; --  ;
; KEY[0]        ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; SW[2]         ; Input    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; SW[10]        ; Input    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; SW[1]         ; Input    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; SW[9]         ; Input    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --  ;
; SW[0]         ; Input    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; SW[8]         ; Input    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --  ;
; SW[7]         ; Input    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --  ;
; SW[15]        ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; SW[4]         ; Input    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --  ;
; SW[12]        ; Input    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; SW[3]         ; Input    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --  ;
; SW[11]        ; Input    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; SW[5]         ; Input    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --  ;
; SW[13]        ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; SW[6]         ; Input    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --  ;
; SW[14]        ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
+---------------+----------+---------------+---------------+-----------------------+-----+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                  ; Pad To Core Index ; Setting ;
+----------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; SRAM_DQ[0]                                                                                                           ;                   ;         ;
;      - vga_data_g[0]~feeder                                                                                          ; 0                 ; 6       ;
; SRAM_DQ[1]                                                                                                           ;                   ;         ;
;      - vga_data_g[1]~feeder                                                                                          ; 0                 ; 6       ;
; SRAM_DQ[2]                                                                                                           ;                   ;         ;
;      - vga_data_g[2]~feeder                                                                                          ; 1                 ; 6       ;
; SRAM_DQ[3]                                                                                                           ;                   ;         ;
;      - vga_data_g[3]~feeder                                                                                          ; 0                 ; 6       ;
; SRAM_DQ[4]                                                                                                           ;                   ;         ;
;      - vga_data_g[4]                                                                                                 ; 1                 ; 6       ;
; SRAM_DQ[5]                                                                                                           ;                   ;         ;
;      - vga_data_g[5]~feeder                                                                                          ; 1                 ; 6       ;
; SRAM_DQ[6]                                                                                                           ;                   ;         ;
;      - vga_data_g[6]~feeder                                                                                          ; 0                 ; 6       ;
; SRAM_DQ[7]                                                                                                           ;                   ;         ;
;      - vga_data_g[7]~feeder                                                                                          ; 0                 ; 6       ;
; SRAM_DQ[8]                                                                                                           ;                   ;         ;
;      - vga_data_g[8]                                                                                                 ; 1                 ; 6       ;
; SRAM_DQ[9]                                                                                                           ;                   ;         ;
;      - vga_data_g[9]~feeder                                                                                          ; 0                 ; 6       ;
; SRAM_DQ[10]                                                                                                          ;                   ;         ;
; SRAM_DQ[11]                                                                                                          ;                   ;         ;
; SRAM_DQ[12]                                                                                                          ;                   ;         ;
; SRAM_DQ[13]                                                                                                          ;                   ;         ;
; SRAM_DQ[14]                                                                                                          ;                   ;         ;
; SRAM_DQ[15]                                                                                                          ;                   ;         ;
; GPIO_1[0]                                                                                                            ;                   ;         ;
;      - GPIO_0[0]                                                                                                     ; 0                 ; 6       ;
; GPIO_1[1]                                                                                                            ;                   ;         ;
;      - GPIO_0[1]                                                                                                     ; 1                 ; 6       ;
; GPIO_1[2]                                                                                                            ;                   ;         ;
;      - GPIO_0[2]                                                                                                     ; 1                 ; 6       ;
; GPIO_1[3]                                                                                                            ;                   ;         ;
;      - GPIO_0[3]                                                                                                     ; 1                 ; 6       ;
; GPIO_1[4]                                                                                                            ;                   ;         ;
;      - GPIO_0[4]                                                                                                     ; 0                 ; 6       ;
; GPIO_1[5]                                                                                                            ;                   ;         ;
;      - GPIO_0[5]                                                                                                     ; 1                 ; 6       ;
; GPIO_1[6]                                                                                                            ;                   ;         ;
;      - GPIO_0[6]                                                                                                     ; 0                 ; 6       ;
; GPIO_1[7]                                                                                                            ;                   ;         ;
;      - GPIO_0[7]                                                                                                     ; 1                 ; 6       ;
; GPIO_1[8]                                                                                                            ;                   ;         ;
;      - GPIO_0[8]                                                                                                     ; 0                 ; 6       ;
; GPIO_1[9]                                                                                                            ;                   ;         ;
;      - GPIO_0[9]                                                                                                     ; 0                 ; 6       ;
; GPIO_1[10]                                                                                                           ;                   ;         ;
;      - GPIO_0[10]                                                                                                    ; 0                 ; 6       ;
; GPIO_1[11]                                                                                                           ;                   ;         ;
; GPIO_1[12]                                                                                                           ;                   ;         ;
;      - GPIO_0[12]                                                                                                    ; 1                 ; 6       ;
; GPIO_1[13]                                                                                                           ;                   ;         ;
;      - GPIO_0[13]                                                                                                    ; 1                 ; 6       ;
; GPIO_1[14]                                                                                                           ;                   ;         ;
; GPIO_1[15]                                                                                                           ;                   ;         ;
;      - CMOS_LA:CMOS_LA_inst|I2C_CMOS_Config:I2C_CMOS_Config_inst|I2C_Controller:I2C_Controller_inst|ACK1~1           ; 1                 ; 6       ;
;      - CMOS_LA:CMOS_LA_inst|I2C_CMOS_Config:I2C_CMOS_Config_inst|I2C_Controller:I2C_Controller_inst|ACK2~2           ; 1                 ; 6       ;
;      - CMOS_LA:CMOS_LA_inst|I2C_CMOS_Config:I2C_CMOS_Config_inst|I2C_Controller:I2C_Controller_inst|ACK3~0           ; 1                 ; 6       ;
;      - GPIO_0[15]                                                                                                    ; 1                 ; 6       ;
; KEY[1]                                                                                                               ;                   ;         ;
; KEY[2]                                                                                                               ;                   ;         ;
; KEY[3]                                                                                                               ;                   ;         ;
; CLOCK_50                                                                                                             ;                   ;         ;
; KEY[0]                                                                                                               ;                   ;         ;
;      - CMOS_LA:CMOS_LA_inst|I2C_CMOS_Config:I2C_CMOS_Config_inst|mI2C_GO                                             ; 1                 ; 6       ;
;      - CMOS_LA:CMOS_LA_inst|I2C_CMOS_Config:I2C_CMOS_Config_inst|mSetup_ST.st20_next_data                            ; 1                 ; 6       ;
;      - CMOS_LA:CMOS_LA_inst|I2C_CMOS_Config:I2C_CMOS_Config_inst|mSetup_ST.st10_wait_ack                             ; 1                 ; 6       ;
;      - CMOS_LA:CMOS_LA_inst|I2C_CMOS_Config:I2C_CMOS_Config_inst|LUT_INDEX[3]                                        ; 1                 ; 6       ;
;      - CMOS_LA:CMOS_LA_inst|I2C_CMOS_Config:I2C_CMOS_Config_inst|LUT_INDEX[4]                                        ; 1                 ; 6       ;
;      - CMOS_LA:CMOS_LA_inst|I2C_CMOS_Config:I2C_CMOS_Config_inst|LUT_INDEX[2]                                        ; 1                 ; 6       ;
;      - CMOS_LA:CMOS_LA_inst|I2C_CMOS_Config:I2C_CMOS_Config_inst|LUT_INDEX[0]                                        ; 1                 ; 6       ;
;      - CMOS_LA:CMOS_LA_inst|I2C_CMOS_Config:I2C_CMOS_Config_inst|LUT_INDEX[1]                                        ; 1                 ; 6       ;
;      - CMOS_LA:CMOS_LA_inst|I2C_CMOS_Config:I2C_CMOS_Config_inst|I2C_Controller:I2C_Controller_inst|SCLK             ; 1                 ; 6       ;
;      - CMOS_LA:CMOS_LA_inst|I2C_CMOS_Config:I2C_CMOS_Config_inst|I2C_Controller:I2C_Controller_inst|SD_COUNTER[5]~8  ; 1                 ; 6       ;
;      - CMOS_LA:CMOS_LA_inst|I2C_CMOS_Config:I2C_CMOS_Config_inst|I2C_Controller:I2C_Controller_inst|SD_COUNTER[5]~11 ; 1                 ; 6       ;
;      - CMOS_LA:CMOS_LA_inst|I2C_CMOS_Config:I2C_CMOS_Config_inst|mI2C_CLK_DIV[3]~13                                  ; 1                 ; 6       ;
;      - CMOS_LA:CMOS_LA_inst|I2C_CMOS_Config:I2C_CMOS_Config_inst|I2C_Controller:I2C_Controller_inst|ACK1             ; 1                 ; 6       ;
;      - CMOS_LA:CMOS_LA_inst|I2C_CMOS_Config:I2C_CMOS_Config_inst|I2C_Controller:I2C_Controller_inst|ACK2             ; 1                 ; 6       ;
;      - CMOS_LA:CMOS_LA_inst|I2C_CMOS_Config:I2C_CMOS_Config_inst|I2C_Controller:I2C_Controller_inst|ACK3             ; 1                 ; 6       ;
;      - CMOS_LA:CMOS_LA_inst|I2C_CMOS_Config:I2C_CMOS_Config_inst|I2C_Controller:I2C_Controller_inst|FIN              ; 1                 ; 6       ;
;      - CMOS_LA:CMOS_LA_inst|I2C_CMOS_Config:I2C_CMOS_Config_inst|I2C_Controller:I2C_Controller_inst|SDO              ; 1                 ; 6       ;
;      - CMOS_LA:CMOS_LA_inst|I2C_CMOS_Config:I2C_CMOS_Config_inst|I2C_Controller:I2C_Controller_inst|DIR              ; 1                 ; 6       ;
;      - CMOS_LA:CMOS_LA_inst|I2C_CMOS_Config:I2C_CMOS_Config_inst|LUT_INDEX[2]~13                                     ; 1                 ; 6       ;
;      - CMOS_LA:CMOS_LA_inst|I2C_CMOS_Config:I2C_CMOS_Config_inst|mSetup_ST~13                                        ; 1                 ; 6       ;
;      - CMOS_LA:CMOS_LA_inst|I2C_CMOS_Config:I2C_CMOS_Config_inst|I2C_Controller:I2C_Controller_inst|SD[12]~1         ; 1                 ; 6       ;
;      - CMOS_LA:CMOS_LA_inst|I2C_CMOS_Config:I2C_CMOS_Config_inst|mI2C_DATA[12]~9                                     ; 1                 ; 6       ;
;      - KEY[0]~_wirecell                                                                                              ; 1                 ; 6       ;
; SW[2]                                                                                                                ;                   ;         ;
; SW[10]                                                                                                               ;                   ;         ;
; SW[1]                                                                                                                ;                   ;         ;
; SW[9]                                                                                                                ;                   ;         ;
; SW[0]                                                                                                                ;                   ;         ;
; SW[8]                                                                                                                ;                   ;         ;
; SW[7]                                                                                                                ;                   ;         ;
; SW[15]                                                                                                               ;                   ;         ;
;      - CMOS_LA:CMOS_LA_inst|I2C_CMOS_Config:I2C_CMOS_Config_inst|Mux5~1                                              ; 1                 ; 6       ;
; SW[4]                                                                                                                ;                   ;         ;
; SW[12]                                                                                                               ;                   ;         ;
; SW[3]                                                                                                                ;                   ;         ;
; SW[11]                                                                                                               ;                   ;         ;
; SW[5]                                                                                                                ;                   ;         ;
; SW[13]                                                                                                               ;                   ;         ;
;      - CMOS_LA:CMOS_LA_inst|I2C_CMOS_Config:I2C_CMOS_Config_inst|Mux7~1                                              ; 1                 ; 6       ;
; SW[6]                                                                                                                ;                   ;         ;
; SW[14]                                                                                                               ;                   ;         ;
;      - CMOS_LA:CMOS_LA_inst|I2C_CMOS_Config:I2C_CMOS_Config_inst|Mux6~1                                              ; 0                 ; 6       ;
+----------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------+--------------------+---------+-----------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                          ; Location           ; Fan-Out ; Usage                                   ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------------------------------------+--------------------+---------+-----------------------------------------+--------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                                      ; PIN_N2             ; 2       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; CLOCK_50                                                                                                      ; PIN_N2             ; 55      ; Clock                                   ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; CMOS_LA:CMOS_LA_inst|I2C_CMOS_Config:I2C_CMOS_Config_inst|Equal0~1                                            ; LCCOMB_X41_Y24_N30 ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; CMOS_LA:CMOS_LA_inst|I2C_CMOS_Config:I2C_CMOS_Config_inst|I2C_Controller:I2C_Controller_inst|ACK1~3           ; LCCOMB_X42_Y24_N8  ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; CMOS_LA:CMOS_LA_inst|I2C_CMOS_Config:I2C_CMOS_Config_inst|I2C_Controller:I2C_Controller_inst|DIR              ; LCFF_X40_Y24_N19   ; 3       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; CMOS_LA:CMOS_LA_inst|I2C_CMOS_Config:I2C_CMOS_Config_inst|I2C_Controller:I2C_Controller_inst|SD[12]~2         ; LCCOMB_X42_Y24_N28 ; 14      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; CMOS_LA:CMOS_LA_inst|I2C_CMOS_Config:I2C_CMOS_Config_inst|I2C_Controller:I2C_Controller_inst|SD_COUNTER[5]~11 ; LCCOMB_X42_Y24_N26 ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; CMOS_LA:CMOS_LA_inst|I2C_CMOS_Config:I2C_CMOS_Config_inst|I2C_Controller:I2C_Controller_inst|SD_COUNTER[5]~8  ; LCCOMB_X42_Y24_N2  ; 6       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; CMOS_LA:CMOS_LA_inst|I2C_CMOS_Config:I2C_CMOS_Config_inst|LUT_INDEX[0]                                        ; LCFF_X44_Y25_N21   ; 15      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; CMOS_LA:CMOS_LA_inst|I2C_CMOS_Config:I2C_CMOS_Config_inst|LUT_INDEX[2]~13                                     ; LCCOMB_X43_Y26_N16 ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; CMOS_LA:CMOS_LA_inst|I2C_CMOS_Config:I2C_CMOS_Config_inst|LUT_INDEX[4]                                        ; LCFF_X44_Y25_N29   ; 18      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; CMOS_LA:CMOS_LA_inst|I2C_CMOS_Config:I2C_CMOS_Config_inst|mI2C_CLK_DIV[3]~13                                  ; LCCOMB_X43_Y24_N16 ; 5       ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; CMOS_LA:CMOS_LA_inst|I2C_CMOS_Config:I2C_CMOS_Config_inst|mI2C_DATA[12]~9                                     ; LCCOMB_X43_Y26_N20 ; 14      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ENGINE:engine_inst|LessThan0~2                                                                                ; LCCOMB_X34_Y22_N0  ; 119     ; Clock enable, Sync. clear               ; no     ; --                   ; --               ; --                        ;
; ENGINE:engine_inst|point_reg_full                                                                             ; LCFF_X35_Y23_N1    ; 34      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Equal0~0                                                                                                      ; LCCOMB_X10_Y4_N24  ; 37      ; Clock enable, Output enable, Sync. load ; no     ; --                   ; --               ; --                        ;
; KEY[0]                                                                                                        ; PIN_G26            ; 23      ; Async. clear, Sync. clear               ; no     ; --                   ; --               ; --                        ;
; PLL_25:pll_inst|altpll:altpll_component|_clk0                                                                 ; PLL_1              ; 210     ; Clock                                   ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; PLL_25:pll_inst|altpll:altpll_component|_clk1                                                                 ; PLL_1              ; 31      ; Clock                                   ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; VGA_OUT:vga_inst|process_0~1                                                                                  ; LCCOMB_X10_Y9_N18  ; 30      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; rw[1]                                                                                                         ; LCFF_X10_Y4_N31    ; 27      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
+---------------------------------------------------------------------------------------------------------------+--------------------+---------+-----------------------------------------+--------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                              ;
+-----------------------------------------------+----------+---------+----------------------+------------------+---------------------------+
; Name                                          ; Location ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------+----------+---------+----------------------+------------------+---------------------------+
; CLOCK_50                                      ; PIN_N2   ; 55      ; Global Clock         ; GCLK0            ; --                        ;
; PLL_25:pll_inst|altpll:altpll_component|_clk0 ; PLL_1    ; 210     ; Global Clock         ; GCLK3            ; --                        ;
; PLL_25:pll_inst|altpll:altpll_component|_clk1 ; PLL_1    ; 31      ; Global Clock         ; GCLK2            ; --                        ;
+-----------------------------------------------+----------+---------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                        ; Fan-Out ;
+---------------------------------------------------------------------------------------------------------------------------------------------+---------+
; ENGINE:engine_inst|LessThan0~2                                                                                                              ; 119     ;
; ENGINE:engine_inst|point_reg[2][0]~_Duplicate_4                                                                                             ; 74      ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[30]~82                 ; 66      ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~81                  ; 64      ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[477]                     ; 62      ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[476]                     ; 62      ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[2]~80                  ; 61      ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[3]~79                  ; 60      ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[475]                     ; 59      ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[4]~78                  ; 59      ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[473]                     ; 59      ;
; ENGINE:engine_inst|Add2~28                                                                                                                  ; 58      ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[474]                     ; 57      ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[5]~77                  ; 55      ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[472]                     ; 54      ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[6]~75                  ; 54      ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[7]~91                  ; 53      ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[470]                     ; 53      ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[471]                     ; 52      ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[8]~72                  ; 49      ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[469]                     ; 48      ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[9]~71                  ; 48      ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[10]~70                 ; 47      ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[467]                     ; 47      ;
; ~GND                                                                                                                                        ; 46      ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[468]                     ; 46      ;
; ENGINE:engine_inst|lpm_mult:Mult1|mult_i1t:auto_generated|op_1~26                                                                           ; 46      ;
; ENGINE:engine_inst|lpm_mult:Mult0|mult_i1t:auto_generated|op_1~26                                                                           ; 46      ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[11]~69                 ; 43      ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[466]                     ; 42      ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[12]~68                 ; 42      ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[464]                     ; 41      ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[465]                     ; 40      ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[13]~67                 ; 40      ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[14]~53                 ; 37      ;
; Equal0~0                                                                                                                                    ; 37      ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[463]                     ; 36      ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[15]~66                 ; 36      ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[429]                     ; 35      ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[16]~65                 ; 35      ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[462]                     ; 34      ;
; ENGINE:engine_inst|point_reg_full                                                                                                           ; 34      ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[31]~62 ; 32      ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[31]~62 ; 32      ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[17]~64                 ; 31      ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[30]~60 ; 31      ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[30]~60 ; 31      ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[396]                     ; 30      ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[18]~63                 ; 30      ;
; VGA_OUT:vga_inst|process_0~1                                                                                                                ; 30      ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[29]~58 ; 30      ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[28]~56 ; 30      ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[29]~58 ; 30      ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[330]                     ; 29      ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[27]~54 ; 29      ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[28]~56 ; 29      ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[19]~87                 ; 28      ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[363]                     ; 28      ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[26]~52 ; 28      ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[27]~54 ; 28      ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[26]~52 ; 28      ;
; rw[1]                                                                                                                                       ; 27      ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[25]~50 ; 27      ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[25]~50 ; 27      ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[24]~48 ; 26      ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[24]~48 ; 26      ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[20]~90                 ; 25      ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[23]~46 ; 25      ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[23]~46 ; 25      ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[297]                     ; 24      ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[21]~62                 ; 24      ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[22]~44 ; 24      ;
; ENGINE:engine_inst|lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|op_6~16                  ; 24      ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[22]~44 ; 24      ;
; KEY[0]                                                                                                                                      ; 23      ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[231]                     ; 23      ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[21]~42 ; 23      ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[21]~42 ; 23      ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[22]~86                 ; 22      ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[264]                     ; 22      ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[20]~40 ; 22      ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[20]~40 ; 22      ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|diff_signs                                         ; 21      ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[19]~38 ; 21      ;
; ENGINE:engine_inst|lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|op_5~14                  ; 21      ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[19]~38 ; 21      ;
; CMOS_LA:CMOS_LA_inst|I2C_CMOS_Config:I2C_CMOS_Config_inst|I2C_Controller:I2C_Controller_inst|SD_COUNTER[0]                                  ; 21      ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|diff_signs                                         ; 20      ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[18]~36 ; 20      ;
; ENGINE:engine_inst|lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|op_7~18                  ; 20      ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[18]~36 ; 20      ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[23]~89                 ; 19      ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[17]~34 ; 19      ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[17]~34 ; 19      ;
; CMOS_LA:CMOS_LA_inst|I2C_CMOS_Config:I2C_CMOS_Config_inst|I2C_Controller:I2C_Controller_inst|SD_COUNTER[3]                                  ; 19      ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[24]~61                 ; 18      ;
; CMOS_LA:CMOS_LA_inst|I2C_CMOS_Config:I2C_CMOS_Config_inst|LUT_INDEX[2]                                                                      ; 18      ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[16]~32 ; 18      ;
; ENGINE:engine_inst|lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|op_4~12                  ; 18      ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[16]~32 ; 18      ;
; CMOS_LA:CMOS_LA_inst|I2C_CMOS_Config:I2C_CMOS_Config_inst|LUT_INDEX[4]                                                                      ; 18      ;
; CMOS_LA:CMOS_LA_inst|I2C_CMOS_Config:I2C_CMOS_Config_inst|LUT_INDEX[3]                                                                      ; 18      ;
; CMOS_LA:CMOS_LA_inst|I2C_CMOS_Config:I2C_CMOS_Config_inst|LUT_INDEX[1]                                                                      ; 17      ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[15]~30 ; 17      ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[15]~30 ; 17      ;
; CMOS_LA:CMOS_LA_inst|I2C_CMOS_Config:I2C_CMOS_Config_inst|I2C_Controller:I2C_Controller_inst|SD_COUNTER[1]                                  ; 17      ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[25]~85                 ; 16      ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[198]                     ; 16      ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[14]~28 ; 16      ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[14]~28 ; 16      ;
; CMOS_LA:CMOS_LA_inst|I2C_CMOS_Config:I2C_CMOS_Config_inst|mI2C_DATA[7]~8                                                                    ; 15      ;
; CMOS_LA:CMOS_LA_inst|I2C_CMOS_Config:I2C_CMOS_Config_inst|LUT_INDEX[0]                                                                      ; 15      ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[13]~26 ; 15      ;
; ENGINE:engine_inst|lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|op_3~10                  ; 15      ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[13]~26 ; 15      ;
; CMOS_LA:CMOS_LA_inst|I2C_CMOS_Config:I2C_CMOS_Config_inst|I2C_Controller:I2C_Controller_inst|SD_COUNTER[2]                                  ; 15      ;
; CMOS_LA:CMOS_LA_inst|I2C_CMOS_Config:I2C_CMOS_Config_inst|mI2C_DATA[12]~9                                                                   ; 14      ;
; CMOS_LA:CMOS_LA_inst|I2C_CMOS_Config:I2C_CMOS_Config_inst|I2C_Controller:I2C_Controller_inst|SD[12]~2                                       ; 14      ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[12]~24 ; 14      ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[12]~24 ; 14      ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[26]~88                 ; 13      ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|selnose[132]~0               ; 13      ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[11]~22 ; 13      ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[11]~22 ; 13      ;
; CMOS_LA:CMOS_LA_inst|I2C_CMOS_Config:I2C_CMOS_Config_inst|I2C_Controller:I2C_Controller_inst|SD_COUNTER[5]                                  ; 13      ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|selnose[165]~5               ; 12      ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[27]~60                 ; 12      ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[10]~20  ; 12      ;
; ENGINE:engine_inst|lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|op_2~8                   ; 12      ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[10]~20  ; 12      ;
; CMOS_LA:CMOS_LA_inst|I2C_CMOS_Config:I2C_CMOS_Config_inst|I2C_Controller:I2C_Controller_inst|SD_COUNTER[4]                                  ; 12      ;
; rw[0]                                                                                                                                       ; 11      ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[9]~18   ; 11      ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[9]~18   ; 11      ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[28]~84                 ; 10      ;
; VGA_OUT:vga_inst|screen_pos_y[0]~1                                                                                                          ; 10      ;
; VGA_OUT:vga_inst|screen_pos_y[6]~0                                                                                                          ; 10      ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[8]~16   ; 10      ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[8]~16   ; 10      ;
; ENGINE:engine_inst|lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|op_1~6                   ; 9       ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[7]~14   ; 9       ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|selnose[99]~4                ; 8       ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[0]~4                ; 8       ;
; ENGINE:engine_inst|point_reg[2][1]~_Duplicate_4                                                                                             ; 8       ;
; VGA_OUT:vga_inst|Equal4~0                                                                                                                   ; 8       ;
; VGA_OUT:vga_inst|screen_pos_x[2]                                                                                                            ; 8       ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[27]~59                 ; 7       ;
; CMOS_LA:CMOS_LA_inst|I2C_CMOS_Config:I2C_CMOS_Config_inst|mSetup_ST~8                                                                       ; 7       ;
; VGA_OUT:vga_inst|screen_pos_y[9]                                                                                                            ; 7       ;
; VGA_OUT:vga_inst|screen_pos_x[7]                                                                                                            ; 7       ;
; VGA_OUT:vga_inst|screen_pos_y[1]                                                                                                            ; 7       ;
; VGA_OUT:vga_inst|screen_pos_x[3]                                                                                                            ; 7       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[7]~14   ; 7       ;
; KEY[0]~_wirecell                                                                                                                            ; 6       ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[29]~92                 ; 6       ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[66]                      ; 6       ;
; ENGINE:engine_inst|point_reg[2][3]~_Duplicate_4                                                                                             ; 6       ;
; CMOS_LA:CMOS_LA_inst|I2C_CMOS_Config:I2C_CMOS_Config_inst|I2C_Controller:I2C_Controller_inst|SD_COUNTER[5]~11                               ; 6       ;
; CMOS_LA:CMOS_LA_inst|I2C_CMOS_Config:I2C_CMOS_Config_inst|Equal0~1                                                                          ; 6       ;
; CMOS_LA:CMOS_LA_inst|I2C_CMOS_Config:I2C_CMOS_Config_inst|I2C_Controller:I2C_Controller_inst|SD_COUNTER[5]~8                                ; 6       ;
; VGA_OUT:vga_inst|screen_pos_y[5]                                                                                                            ; 6       ;
; VGA_OUT:vga_inst|screen_pos_x[9]                                                                                                            ; 6       ;
; VGA_OUT:vga_inst|screen_pos_y[3]                                                                                                            ; 6       ;
; VGA_OUT:vga_inst|screen_pos_x[8]                                                                                                            ; 6       ;
; VGA_OUT:vga_inst|screen_pos_y[2]                                                                                                            ; 6       ;
; VGA_OUT:vga_inst|screen_pos_y[0]                                                                                                            ; 6       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[6]~12   ; 6       ;
; ENGINE:engine_inst|current_point_address[2]                                                                                                 ; 6       ;
; ENGINE:engine_inst|current_point_address[3]                                                                                                 ; 6       ;
; ENGINE:engine_inst|current_point_address[4]                                                                                                 ; 6       ;
; ENGINE:engine_inst|current_point_address[5]                                                                                                 ; 6       ;
; ENGINE:engine_inst|current_point_address[8]                                                                                                 ; 6       ;
; ENGINE:engine_inst|current_point_address[9]                                                                                                 ; 6       ;
; ENGINE:engine_inst|current_point_address[1]                                                                                                 ; 6       ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[6]~12   ; 6       ;
; CMOS_LA:CMOS_LA_inst|I2C_CMOS_Config:I2C_CMOS_Config_inst|LUT_INDEX[2]~13                                                                   ; 5       ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|_~14                        ; 5       ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[24]~58                 ; 5       ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[21]~57                 ; 5       ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[18]~56                 ; 5       ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|_~4                         ; 5       ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|_~3                         ; 5       ;
; ENGINE:engine_inst|point_reg[2][13]~_Duplicate_4                                                                                            ; 5       ;
; ENGINE:engine_inst|point_reg[2][4]~_Duplicate_4                                                                                             ; 5       ;
; CMOS_LA:CMOS_LA_inst|I2C_CMOS_Config:I2C_CMOS_Config_inst|I2C_Controller:I2C_Controller_inst|SD[12]~0                                       ; 5       ;
; CMOS_LA:CMOS_LA_inst|I2C_CMOS_Config:I2C_CMOS_Config_inst|mI2C_CLK_DIV[3]~13                                                                ; 5       ;
; VGA_OUT:vga_inst|screen_pos_y[8]                                                                                                            ; 5       ;
; VGA_OUT:vga_inst|screen_pos_y[7]                                                                                                            ; 5       ;
; VGA_OUT:vga_inst|screen_pos_y[6]                                                                                                            ; 5       ;
; VGA_OUT:vga_inst|screen_pos_y[4]                                                                                                            ; 5       ;
; VGA_OUT:vga_inst|screen_pos_x[6]                                                                                                            ; 5       ;
; ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated|q_b[9]                     ; 5       ;
; ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated|q_b[10]                    ; 5       ;
; ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated|q_b[11]                    ; 5       ;
; ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated|q_b[12]                    ; 5       ;
; ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated|q_b[13]                    ; 5       ;
; ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated|q_b[14]                    ; 5       ;
; ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated|q_b[15]                    ; 5       ;
; ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated|q_b[16]                    ; 5       ;
; ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated|q_b[17]                    ; 5       ;
; ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated|q_b[1]                     ; 5       ;
; ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated|q_b[2]                     ; 5       ;
; ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated|q_b[3]                     ; 5       ;
; ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated|q_b[4]                     ; 5       ;
; ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated|q_b[5]                     ; 5       ;
; ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated|q_b[6]                     ; 5       ;
; ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated|q_b[7]                     ; 5       ;
; ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated|q_b[8]                     ; 5       ;
; ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated|q_b[0]                     ; 5       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[5]~10   ; 5       ;
; ENGINE:engine_inst|current_point_address[0]                                                                                                 ; 5       ;
; ENGINE:engine_inst|current_point_address[6]                                                                                                 ; 5       ;
; ENGINE:engine_inst|current_point_address[7]                                                                                                 ; 5       ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[5]~10   ; 5       ;
; GPIO_1[15]~13                                                                                                                               ; 4       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[30]~24                 ; 4       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[26]~22                 ; 4       ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[30]~83                 ; 4       ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[30]~24                 ; 4       ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[2]~73                  ; 4       ;
; ENGINE:engine_inst|point_reg[2][15]~_Duplicate_4                                                                                            ; 4       ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[0]~3                ; 4       ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[26]~22                 ; 4       ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[12]~52                 ; 4       ;
; ENGINE:engine_inst|point_reg[2][11]~_Duplicate_4                                                                                            ; 4       ;
; ENGINE:engine_inst|point_reg[2][9]~_Duplicate_4                                                                                             ; 4       ;
; ENGINE:engine_inst|point_reg[2][6]~_Duplicate_4                                                                                             ; 4       ;
; ENGINE:engine_inst|point_reg[2][5]~_Duplicate_4                                                                                             ; 4       ;
; ENGINE:engine_inst|point_reg[2][2]~_Duplicate_4                                                                                             ; 4       ;
; CMOS_LA:CMOS_LA_inst|I2C_CMOS_Config:I2C_CMOS_Config_inst|I2C_Controller:I2C_Controller_inst|FIN                                            ; 4       ;
; VGA_OUT:vga_inst|Equal0~0                                                                                                                   ; 4       ;
; VGA_OUT:vga_inst|screen_pos_x[5]                                                                                                            ; 4       ;
; VGA_OUT:vga_inst|screen_pos_x[4]                                                                                                            ; 4       ;
; VGA_OUT:vga_inst|screen_pos_x[1]                                                                                                            ; 4       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[4]~8    ; 4       ;
; ENGINE:engine_inst|lpm_mult:Mult1|mult_i1t:auto_generated|op_1~18                                                                           ; 4       ;
; ENGINE:engine_inst|lpm_mult:Mult1|mult_i1t:auto_generated|w569w[0]                                                                          ; 4       ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[4]~8    ; 4       ;
; ENGINE:engine_inst|lpm_mult:Mult0|mult_i1t:auto_generated|op_1~18                                                                           ; 4       ;
; ENGINE:engine_inst|lpm_mult:Mult0|mult_i1t:auto_generated|w569w[0]                                                                          ; 4       ;
; ENGINE:engine_inst|Add2~16                                                                                                                  ; 4       ;
; ENGINE:engine_inst|Add2~10                                                                                                                  ; 4       ;
; ENGINE:engine_inst|Add2~4                                                                                                                   ; 4       ;
; CMOS_LA:CMOS_LA_inst|I2C_CMOS_Config:I2C_CMOS_Config_inst|mSetup_ST.st20_next_data                                                          ; 4       ;
; CMOS_LA:CMOS_LA_inst|I2C_CMOS_Config:I2C_CMOS_Config_inst|mSetup_ST.st10_wait_ack                                                           ; 4       ;
; CMOS_LA:CMOS_LA_inst|I2C_CMOS_Config:I2C_CMOS_Config_inst|mI2C_CLK_DIV[2]                                                                   ; 4       ;
; CMOS_LA:CMOS_LA_inst|I2C_CMOS_Config:I2C_CMOS_Config_inst|mI2C_CLK_DIV[4]                                                                   ; 4       ;
; ENGINE:engine_inst|point_reg[1][3]                                                                                                          ; 3       ;
; ENGINE:engine_inst|point_reg[1][2]                                                                                                          ; 3       ;
; ENGINE:engine_inst|point_reg[1][1]                                                                                                          ; 3       ;
; ENGINE:engine_inst|point_reg[1][0]                                                                                                          ; 3       ;
; CMOS_LA:CMOS_LA_inst|I2C_CMOS_Config:I2C_CMOS_Config_inst|mSetup_ST.st0_send_data                                                           ; 3       ;
; CMOS_LA:CMOS_LA_inst|I2C_CMOS_Config:I2C_CMOS_Config_inst|I2C_Controller:I2C_Controller_inst|ACK1~3                                         ; 3       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[24]~21                 ; 3       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[22]~20                 ; 3       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[20]~19                 ; 3       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[18]~18                 ; 3       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[16]~17                 ; 3       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[14]~16                 ; 3       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[12]~15                 ; 3       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[10]~14                 ; 3       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[8]~13                  ; 3       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[6]~12                  ; 3       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[4]~11                  ; 3       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~10                  ; 3       ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[16]~55                 ; 3       ;
; ENGINE:engine_inst|point_reg[2][16]~_Duplicate_4                                                                                            ; 3       ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[14]~54                 ; 3       ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[24]~21                 ; 3       ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[22]~20                 ; 3       ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[20]~19                 ; 3       ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[18]~18                 ; 3       ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[16]~17                 ; 3       ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[14]~16                 ; 3       ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[12]~15                 ; 3       ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[10]~14                 ; 3       ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[8]~13                  ; 3       ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[6]~12                  ; 3       ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[4]~11                  ; 3       ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~10                  ; 3       ;
; ENGINE:engine_inst|point_reg[2][14]~_Duplicate_4                                                                                            ; 3       ;
; ENGINE:engine_inst|point_reg[2][12]~_Duplicate_4                                                                                            ; 3       ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[10]~51                 ; 3       ;
; ENGINE:engine_inst|point_reg[2][10]~_Duplicate_4                                                                                            ; 3       ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[8]~50                  ; 3       ;
; ENGINE:engine_inst|point_reg[2][7]~_Duplicate_4                                                                                             ; 3       ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[5]~49                  ; 3       ;
; CMOS_LA:CMOS_LA_inst|I2C_CMOS_Config:I2C_CMOS_Config_inst|I2C_Controller:I2C_Controller_inst|DIR                                            ; 3       ;
; CMOS_LA:CMOS_LA_inst|I2C_CMOS_Config:I2C_CMOS_Config_inst|I2C_Controller:I2C_Controller_inst|SDO                                            ; 3       ;
; CMOS_LA:CMOS_LA_inst|I2C_CMOS_Config:I2C_CMOS_Config_inst|I2C_Controller:I2C_Controller_inst|ACK~0                                          ; 3       ;
; CMOS_LA:CMOS_LA_inst|I2C_CMOS_Config:I2C_CMOS_Config_inst|I2C_Controller:I2C_Controller_inst|ACK3                                           ; 3       ;
; CMOS_LA:CMOS_LA_inst|I2C_CMOS_Config:I2C_CMOS_Config_inst|I2C_Controller:I2C_Controller_inst|ACK2                                           ; 3       ;
; CMOS_LA:CMOS_LA_inst|I2C_CMOS_Config:I2C_CMOS_Config_inst|I2C_Controller:I2C_Controller_inst|ACK1                                           ; 3       ;
; CMOS_LA:CMOS_LA_inst|I2C_CMOS_Config:I2C_CMOS_Config_inst|Equal0~0                                                                          ; 3       ;
; vga_data_g[9]                                                                                                                               ; 3       ;
; vga_data_g[8]                                                                                                                               ; 3       ;
; vga_data_g[7]                                                                                                                               ; 3       ;
; vga_data_g[6]                                                                                                                               ; 3       ;
; vga_data_g[5]                                                                                                                               ; 3       ;
; vga_data_g[4]                                                                                                                               ; 3       ;
; vga_data_g[3]                                                                                                                               ; 3       ;
; vga_data_g[2]                                                                                                                               ; 3       ;
; vga_data_g[1]                                                                                                                               ; 3       ;
; vga_data_g[0]                                                                                                                               ; 3       ;
; VGA_OUT:vga_inst|Equal3~0                                                                                                                   ; 3       ;
; VGA_OUT:vga_inst|screen_pos_x[0]                                                                                                            ; 3       ;
; CMOS_LA:CMOS_LA_inst|I2C_CMOS_Config:I2C_CMOS_Config_inst|I2C_Controller:I2C_Controller_inst|SCLK                                           ; 3       ;
; ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated|q_b[18]                    ; 3       ;
; ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated|q_b[19]                    ; 3       ;
; ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated|q_b[20]                    ; 3       ;
; ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated|q_b[21]                    ; 3       ;
; ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated|q_b[22]                    ; 3       ;
; ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated|q_b[23]                    ; 3       ;
; ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated|q_b[24]                    ; 3       ;
; ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated|q_b[25]                    ; 3       ;
; ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated|q_b[26]                    ; 3       ;
; ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated|q_b[27]                    ; 3       ;
; ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated|q_b[28]                    ; 3       ;
; ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated|q_b[29]                    ; 3       ;
; ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated|q_b[30]                    ; 3       ;
; ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated|q_b[31]                    ; 3       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_2_result_int[3]~6    ; 3       ;
; ENGINE:engine_inst|lpm_mult:Mult1|mult_i1t:auto_generated|op_1~22                                                                           ; 3       ;
; ENGINE:engine_inst|lpm_mult:Mult1|mult_i1t:auto_generated|op_1~20                                                                           ; 3       ;
; ENGINE:engine_inst|lpm_mult:Mult1|mult_i1t:auto_generated|op_1~14                                                                           ; 3       ;
; ENGINE:engine_inst|lpm_mult:Mult1|mult_i1t:auto_generated|op_1~10                                                                           ; 3       ;
; ENGINE:engine_inst|lpm_mult:Mult1|mult_i1t:auto_generated|op_1~6                                                                            ; 3       ;
; ENGINE:engine_inst|lpm_mult:Mult1|mult_i1t:auto_generated|op_1~2                                                                            ; 3       ;
; ENGINE:engine_inst|lpm_mult:Mult1|mult_i1t:auto_generated|w569w[17]                                                                         ; 3       ;
; ENGINE:engine_inst|lpm_mult:Mult1|mult_i1t:auto_generated|w569w[15]                                                                         ; 3       ;
; ENGINE:engine_inst|lpm_mult:Mult1|mult_i1t:auto_generated|w569w[13]                                                                         ; 3       ;
; ENGINE:engine_inst|lpm_mult:Mult1|mult_i1t:auto_generated|w569w[11]                                                                         ; 3       ;
; ENGINE:engine_inst|lpm_mult:Mult1|mult_i1t:auto_generated|w569w[9]                                                                          ; 3       ;
; ENGINE:engine_inst|lpm_mult:Mult1|mult_i1t:auto_generated|w569w[7]                                                                          ; 3       ;
; ENGINE:engine_inst|lpm_mult:Mult1|mult_i1t:auto_generated|w569w[5]                                                                          ; 3       ;
; ENGINE:engine_inst|lpm_mult:Mult1|mult_i1t:auto_generated|w569w[3]                                                                          ; 3       ;
; ENGINE:engine_inst|lpm_mult:Mult1|mult_i1t:auto_generated|w569w[1]                                                                          ; 3       ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_2_result_int[3]~6    ; 3       ;
; ENGINE:engine_inst|lpm_mult:Mult0|mult_i1t:auto_generated|op_1~22                                                                           ; 3       ;
; ENGINE:engine_inst|lpm_mult:Mult0|mult_i1t:auto_generated|op_1~20                                                                           ; 3       ;
; ENGINE:engine_inst|lpm_mult:Mult0|mult_i1t:auto_generated|op_1~14                                                                           ; 3       ;
; ENGINE:engine_inst|lpm_mult:Mult0|mult_i1t:auto_generated|op_1~10                                                                           ; 3       ;
; ENGINE:engine_inst|lpm_mult:Mult0|mult_i1t:auto_generated|op_1~6                                                                            ; 3       ;
; ENGINE:engine_inst|lpm_mult:Mult0|mult_i1t:auto_generated|op_1~2                                                                            ; 3       ;
; ENGINE:engine_inst|lpm_mult:Mult0|mult_i1t:auto_generated|w569w[17]                                                                         ; 3       ;
; ENGINE:engine_inst|lpm_mult:Mult0|mult_i1t:auto_generated|w569w[15]                                                                         ; 3       ;
; ENGINE:engine_inst|lpm_mult:Mult0|mult_i1t:auto_generated|w569w[13]                                                                         ; 3       ;
; ENGINE:engine_inst|lpm_mult:Mult0|mult_i1t:auto_generated|w569w[11]                                                                         ; 3       ;
; ENGINE:engine_inst|lpm_mult:Mult0|mult_i1t:auto_generated|w569w[9]                                                                          ; 3       ;
; ENGINE:engine_inst|lpm_mult:Mult0|mult_i1t:auto_generated|w569w[7]                                                                          ; 3       ;
; ENGINE:engine_inst|lpm_mult:Mult0|mult_i1t:auto_generated|w569w[5]                                                                          ; 3       ;
; ENGINE:engine_inst|lpm_mult:Mult0|mult_i1t:auto_generated|w569w[3]                                                                          ; 3       ;
; ENGINE:engine_inst|lpm_mult:Mult0|mult_i1t:auto_generated|w569w[1]                                                                          ; 3       ;
; ENGINE:engine_inst|Add2~22                                                                                                                  ; 3       ;
; ENGINE:engine_inst|Add2~0                                                                                                                   ; 3       ;
; CMOS_LA:CMOS_LA_inst|I2C_CMOS_Config:I2C_CMOS_Config_inst|mI2C_GO                                                                           ; 3       ;
; CMOS_LA:CMOS_LA_inst|I2C_CMOS_Config:I2C_CMOS_Config_inst|mI2C_CLK_DIV[3]                                                                   ; 3       ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[29]~54                 ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[29]~54                 ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[28]~52                 ; 2       ;
; ENGINE:engine_inst|lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|StageOut[81]~189         ; 2       ;
; ENGINE:engine_inst|lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|StageOut[71]~188         ; 2       ;
; ENGINE:engine_inst|lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|StageOut[61]~187         ; 2       ;
; ENGINE:engine_inst|lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|StageOut[51]~186         ; 2       ;
; ENGINE:engine_inst|lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|StageOut[41]~185         ; 2       ;
; ENGINE:engine_inst|lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|StageOut[31]~184         ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[28]~52                 ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[27]~51                 ; 2       ;
; ENGINE:engine_inst|lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|StageOut[82]~183         ; 2       ;
; ENGINE:engine_inst|lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|StageOut[83]~182         ; 2       ;
; ENGINE:engine_inst|lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|StageOut[84]~181         ; 2       ;
; ENGINE:engine_inst|lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|StageOut[85]~180         ; 2       ;
; ENGINE:engine_inst|lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|StageOut[86]~179         ; 2       ;
; ENGINE:engine_inst|lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|StageOut[87]~178         ; 2       ;
; ENGINE:engine_inst|lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|StageOut[88]~177         ; 2       ;
; ENGINE:engine_inst|lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|StageOut[72]~176         ; 2       ;
; ENGINE:engine_inst|lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|StageOut[73]~175         ; 2       ;
; ENGINE:engine_inst|lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|StageOut[74]~174         ; 2       ;
; ENGINE:engine_inst|lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|StageOut[75]~173         ; 2       ;
; ENGINE:engine_inst|lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|StageOut[76]~172         ; 2       ;
; ENGINE:engine_inst|lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|StageOut[77]~171         ; 2       ;
; ENGINE:engine_inst|lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|StageOut[62]~170         ; 2       ;
; ENGINE:engine_inst|lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|StageOut[63]~169         ; 2       ;
; ENGINE:engine_inst|lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|StageOut[64]~168         ; 2       ;
; ENGINE:engine_inst|lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|StageOut[65]~167         ; 2       ;
; ENGINE:engine_inst|lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|StageOut[66]~166         ; 2       ;
; ENGINE:engine_inst|lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|StageOut[52]~165         ; 2       ;
; ENGINE:engine_inst|lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|StageOut[53]~164         ; 2       ;
; ENGINE:engine_inst|lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|StageOut[54]~163         ; 2       ;
; ENGINE:engine_inst|lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|StageOut[55]~162         ; 2       ;
; ENGINE:engine_inst|lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|StageOut[42]~161         ; 2       ;
; ENGINE:engine_inst|lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|StageOut[43]~160         ; 2       ;
; ENGINE:engine_inst|lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|StageOut[44]~159         ; 2       ;
; ENGINE:engine_inst|lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|StageOut[32]~158         ; 2       ;
; ENGINE:engine_inst|lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|StageOut[33]~157         ; 2       ;
; ENGINE:engine_inst|lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|StageOut[22]~156         ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[27]~51                 ; 2       ;
; CMOS_LA:CMOS_LA_inst|I2C_CMOS_Config:I2C_CMOS_Config_inst|I2C_Controller:I2C_Controller_inst|Mux0~7                                         ; 2       ;
; ENGINE:engine_inst|point_reg[1][31]                                                                                                         ; 2       ;
; ENGINE:engine_inst|point_reg[1][30]                                                                                                         ; 2       ;
; ENGINE:engine_inst|point_reg[1][29]                                                                                                         ; 2       ;
; ENGINE:engine_inst|point_reg[1][28]                                                                                                         ; 2       ;
; ENGINE:engine_inst|point_reg[1][27]                                                                                                         ; 2       ;
; ENGINE:engine_inst|point_reg[1][26]                                                                                                         ; 2       ;
; ENGINE:engine_inst|point_reg[1][25]                                                                                                         ; 2       ;
; ENGINE:engine_inst|point_reg[1][24]                                                                                                         ; 2       ;
; ENGINE:engine_inst|point_reg[1][23]                                                                                                         ; 2       ;
; ENGINE:engine_inst|point_reg[1][22]                                                                                                         ; 2       ;
; ENGINE:engine_inst|point_reg[1][21]                                                                                                         ; 2       ;
; ENGINE:engine_inst|point_reg[1][20]                                                                                                         ; 2       ;
; ENGINE:engine_inst|point_reg[1][19]                                                                                                         ; 2       ;
; ENGINE:engine_inst|point_reg[1][18]                                                                                                         ; 2       ;
; ENGINE:engine_inst|point_reg[1][17]                                                                                                         ; 2       ;
; ENGINE:engine_inst|point_reg[1][16]                                                                                                         ; 2       ;
; ENGINE:engine_inst|point_reg[1][15]                                                                                                         ; 2       ;
; ENGINE:engine_inst|point_reg[1][14]                                                                                                         ; 2       ;
; ENGINE:engine_inst|point_reg[1][13]                                                                                                         ; 2       ;
; ENGINE:engine_inst|point_reg[1][12]                                                                                                         ; 2       ;
; ENGINE:engine_inst|point_reg[1][11]                                                                                                         ; 2       ;
; ENGINE:engine_inst|point_reg[1][10]                                                                                                         ; 2       ;
; ENGINE:engine_inst|point_reg[1][9]                                                                                                          ; 2       ;
; ENGINE:engine_inst|point_reg[1][8]                                                                                                          ; 2       ;
; ENGINE:engine_inst|point_reg[1][7]                                                                                                          ; 2       ;
; ENGINE:engine_inst|point_reg[1][6]                                                                                                          ; 2       ;
; ENGINE:engine_inst|point_reg[1][5]                                                                                                          ; 2       ;
; ENGINE:engine_inst|point_reg[1][4]                                                                                                          ; 2       ;
; ENGINE:engine_inst|point_reg[0][5]                                                                                                          ; 2       ;
; ENGINE:engine_inst|point_reg[0][4]                                                                                                          ; 2       ;
; ENGINE:engine_inst|point_reg[0][3]                                                                                                          ; 2       ;
; ENGINE:engine_inst|point_reg[0][2]                                                                                                          ; 2       ;
; ENGINE:engine_inst|point_reg[0][1]                                                                                                          ; 2       ;
; ENGINE:engine_inst|point_reg[0][0]                                                                                                          ; 2       ;
; CMOS_LA:CMOS_LA_inst|I2C_CMOS_Config:I2C_CMOS_Config_inst|I2C_Controller:I2C_Controller_inst|DIR~2                                          ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~50                  ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[928]~466            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[929]~465            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[930]~464            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[931]~463            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[932]~462            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[933]~461            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[934]~460            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[935]~459            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[936]~458            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[937]~457            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[938]~456            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[939]~455            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[940]~454            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[941]~453            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[942]~452            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[943]~451            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[944]~450            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[945]~449            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[946]~448            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[947]~447            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[948]~446            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[949]~445            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[950]~444            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[951]~443            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[952]~442            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[953]~441            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[954]~440            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[955]~439            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[956]~438            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[957]~437            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~49                  ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[896]~436            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[897]~435            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[898]~434            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[899]~433            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[900]~432            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[901]~431            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[902]~430            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[903]~429            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[904]~428            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[905]~427            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[906]~426            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[907]~425            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[908]~424            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[909]~423            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[910]~422            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[911]~421            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[912]~420            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[913]~419            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[914]~418            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[915]~417            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[916]~416            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[917]~415            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[918]~414            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[919]~413            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[920]~412            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[921]~411            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[922]~410            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[923]~409            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[924]~408            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[3]~48                  ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[864]~407            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[865]~406            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[866]~405            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[867]~404            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[868]~403            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[869]~402            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[870]~401            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[871]~400            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[872]~399            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[873]~398            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[874]~397            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[875]~396            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[876]~395            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[877]~394            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[878]~393            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[879]~392            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[880]~391            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[881]~390            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[882]~389            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[883]~388            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[884]~387            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[885]~386            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[886]~385            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[887]~384            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[888]~383            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[889]~382            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[890]~381            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[891]~380            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[4]~47                  ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[832]~379            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[833]~378            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[834]~377            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[835]~376            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[836]~375            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[837]~374            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[838]~373            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[839]~372            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[840]~371            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[841]~370            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[842]~369            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[843]~368            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[844]~367            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[845]~366            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[846]~365            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[847]~364            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[848]~363            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[849]~362            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[850]~361            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[851]~360            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[852]~359            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[853]~358            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[854]~357            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[855]~356            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[856]~355            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[857]~354            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[858]~353            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[5]~46                  ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[800]~352            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[801]~351            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[802]~350            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[803]~349            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[804]~348            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[805]~347            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[806]~346            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[807]~345            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[808]~344            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[809]~343            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[810]~342            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[811]~341            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[812]~340            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[813]~339            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[814]~338            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[815]~337            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[816]~336            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[817]~335            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[818]~334            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[819]~333            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[820]~332            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[821]~331            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[822]~330            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[823]~329            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[824]~328            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[825]~327            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[6]~45                  ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[768]~326            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[769]~325            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[770]~324            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[771]~323            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[772]~322            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[773]~321            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[774]~320            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[775]~319            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[776]~318            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[777]~317            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[778]~316            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[779]~315            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[780]~314            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[781]~313            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[782]~312            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[783]~311            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[784]~310            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[785]~309            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[786]~308            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[787]~307            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[788]~306            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[789]~305            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[790]~304            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[791]~303            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[792]~302            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[7]~44                  ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[736]~301            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[737]~300            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[738]~299            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[739]~298            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[740]~297            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[741]~296            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[742]~295            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[743]~294            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[744]~293            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[745]~292            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[746]~291            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[747]~290            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[748]~289            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[749]~288            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[750]~287            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[751]~286            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[752]~285            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[753]~284            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[754]~283            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[755]~282            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[756]~281            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[757]~280            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[758]~279            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[759]~278            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[8]~43                  ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[704]~277            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[705]~276            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[706]~275            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[707]~274            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[708]~273            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[709]~272            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[710]~271            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[711]~270            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[712]~269            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[713]~268            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[714]~267            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[715]~266            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[716]~265            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[717]~264            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[718]~263            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[719]~262            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[720]~261            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[721]~260            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[722]~259            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[723]~258            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[724]~257            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[725]~256            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[726]~255            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[9]~42                  ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[672]~254            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[673]~253            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[674]~252            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[675]~251            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[676]~250            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[677]~249            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[678]~248            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[679]~247            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[680]~246            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[681]~245            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[682]~244            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[683]~243            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[684]~242            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[685]~241            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[686]~240            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[687]~239            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[688]~238            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[689]~237            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[690]~236            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[691]~235            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[692]~234            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[693]~233            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[10]~41                 ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[640]~232            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[641]~231            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[642]~230            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[643]~229            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[644]~228            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[645]~227            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[646]~226            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[647]~225            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[648]~224            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[649]~223            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[650]~222            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[651]~221            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[652]~220            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[653]~219            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[654]~218            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[655]~217            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[656]~216            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[657]~215            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[658]~214            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[659]~213            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[660]~212            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[11]~40                 ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[608]~211            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[609]~210            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[610]~209            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[611]~208            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[612]~207            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[613]~206            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[614]~205            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[615]~204            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[616]~203            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[617]~202            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[618]~201            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[619]~200            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[620]~199            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[621]~198            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[622]~197            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[623]~196            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[624]~195            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[625]~194            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[626]~193            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[627]~192            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[12]~39                 ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[576]~191            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[577]~190            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[578]~189            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[579]~188            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[580]~187            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[581]~186            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[582]~185            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[583]~184            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[584]~183            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[585]~182            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[586]~181            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[587]~180            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[588]~179            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[589]~178            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[590]~177            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[591]~176            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[592]~175            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[593]~174            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[594]~173            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[13]~38                 ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[544]~172            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[545]~171            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[546]~170            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[547]~169            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[548]~168            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[549]~167            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[550]~166            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[551]~165            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[552]~164            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[553]~163            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[554]~162            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[555]~161            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[556]~160            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[557]~159            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[558]~158            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[559]~157            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[560]~156            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[561]~155            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[14]~37                 ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[512]~154            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[513]~153            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[514]~152            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[515]~151            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[516]~150            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[517]~149            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[518]~148            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[519]~147            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[520]~146            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[521]~145            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[522]~144            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[523]~143            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[524]~142            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[525]~141            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[526]~140            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[527]~139            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[528]~138            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[15]~36                 ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[480]~137            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[481]~136            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[482]~135            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[483]~134            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[484]~133            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[485]~132            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[486]~131            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[487]~130            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[488]~129            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[489]~128            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[490]~127            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[491]~126            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[492]~125            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[493]~124            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[494]~123            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[495]~122            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[16]~35                 ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[448]~121            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[449]~120            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[450]~119            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[451]~118            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[452]~117            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[453]~116            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[454]~115            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[455]~114            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[456]~113            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[457]~112            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[458]~111            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[459]~110            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[460]~109            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[461]~108            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[462]~107            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[17]~34                 ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[416]~106            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[417]~105            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[418]~104            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[419]~103            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[420]~102            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[421]~101            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[422]~100            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[423]~99             ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[424]~98             ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[425]~97             ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[426]~96             ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[427]~95             ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[428]~94             ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[429]~93             ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[18]~33                 ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[384]~92             ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[385]~91             ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[386]~90             ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[387]~89             ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[388]~88             ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[389]~87             ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[390]~86             ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[391]~85             ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[392]~84             ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[393]~83             ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[394]~82             ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[395]~81             ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[396]~80             ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[19]~32                 ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[352]~79             ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[353]~78             ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[354]~77             ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[355]~76             ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[356]~75             ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[357]~74             ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[358]~73             ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[359]~72             ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[360]~71             ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[361]~70             ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[362]~69             ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[363]~68             ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[20]~31                 ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[320]~67             ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[321]~66             ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[322]~65             ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[323]~64             ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[324]~63             ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[325]~62             ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[326]~61             ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[327]~60             ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[328]~59             ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[329]~58             ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[330]~57             ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[21]~30                 ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[288]~56             ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[289]~55             ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[290]~54             ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[291]~53             ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[292]~52             ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[293]~51             ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[294]~50             ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[295]~49             ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[296]~48             ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[297]~47             ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[22]~29                 ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[256]~46             ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[257]~45             ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[258]~44             ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[259]~43             ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[260]~42             ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[261]~41             ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[262]~40             ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[263]~39             ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[264]~38             ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[23]~28                 ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[224]~37             ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[225]~36             ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[226]~35             ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[227]~34             ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[228]~33             ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[229]~32             ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[230]~31             ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[231]~30             ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[24]~27                 ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[192]~29             ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[193]~28             ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[194]~27             ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[195]~26             ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[196]~25             ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[197]~24             ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[198]~23             ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[25]~26                 ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[160]~22             ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[161]~21             ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[162]~20             ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[163]~19             ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[164]~18             ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[165]~17             ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[26]~25                 ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[128]~16             ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[129]~15             ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[130]~14             ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[131]~13             ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[132]~12             ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[96]~11              ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[97]~10              ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[98]~9               ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[99]~8               ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[64]~7               ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[65]~6               ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[66]~5               ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[32]~4               ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[33]~3               ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[0]~2                ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[28]~23                 ; 2       ;
; ENGINE:engine_inst|lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|StageOut[81]~153         ; 2       ;
; ENGINE:engine_inst|lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|StageOut[85]~148         ; 2       ;
; ENGINE:engine_inst|lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|StageOut[86]~147         ; 2       ;
; ENGINE:engine_inst|lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|StageOut[87]~146         ; 2       ;
; ENGINE:engine_inst|lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|StageOut[21]~107         ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~50                  ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[928]~468            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[929]~467            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[930]~466            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[931]~465            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[932]~464            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[933]~463            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[934]~462            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[935]~461            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[936]~460            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[937]~459            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[938]~458            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[939]~457            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[940]~456            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[941]~455            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[942]~454            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[943]~453            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[944]~452            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[945]~451            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[946]~450            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[947]~449            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[948]~448            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[949]~447            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[950]~446            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[951]~445            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[952]~444            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[953]~443            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[954]~442            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[955]~441            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[956]~440            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[957]~439            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~49                  ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[896]~438            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[897]~437            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[898]~436            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[899]~435            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[900]~434            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[901]~433            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[902]~432            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[903]~431            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[904]~430            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[905]~429            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[906]~428            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[907]~427            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[908]~426            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[909]~425            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[910]~424            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[911]~423            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[912]~422            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[913]~421            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[914]~420            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[915]~419            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[916]~418            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[917]~417            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[918]~416            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[919]~415            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[920]~414            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[921]~413            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[922]~412            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[923]~411            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[924]~410            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[3]~48                  ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[864]~409            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[865]~408            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[866]~407            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[867]~406            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[868]~405            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[869]~404            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[870]~403            ; 2       ;
; ENGINE:engine_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[871]~402            ; 2       ;
+---------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+---------------------------+-------------+----------------------+-----------------+-----------------+
; Name                                                                                                                        ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M4Ks ; MIF                       ; Location    ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ;
+-----------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+---------------------------+-------------+----------------------+-----------------+-----------------+
; ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 32           ; 1024         ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 32768 ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 1    ; ../src/triangles_init.mif ; M4K_X26_Y20 ; Don't care           ; Don't care      ; Don't care      ;
+-----------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+---------------------------+-------------+----------------------+-----------------+-----------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                                ;
+---------------------------------------+-------------+---------------------+-------------------+
; Statistic                             ; Number Used ; Available per Block ; Maximum Available ;
+---------------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)            ; 0           ; 2                   ; 70                ;
; Simple Multipliers (18-bit)           ; 6           ; 1                   ; 35                ;
; Embedded Multiplier Blocks            ; 6           ; --                  ; 35                ;
; Embedded Multiplier 9-bit elements    ; 12          ; 2                   ; 70                ;
; Signed Embedded Multipliers           ; 0           ; --                  ; --                ;
; Unsigned Embedded Multipliers         ; 2           ; --                  ; --                ;
; Mixed Sign Embedded Multipliers       ; 4           ; --                  ; --                ;
; Variable Sign Embedded Multipliers    ; 0           ; --                  ; --                ;
; Dedicated Input Shift Register Chains ; 0           ; --                  ; --                ;
+---------------------------------------+-------------+---------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                                   ; Mode                       ; Location           ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; ENGINE:engine_inst|lpm_mult:Mult0|mult_i1t:auto_generated|mac_out4     ; Simple Multiplier (18-bit) ; DSPOUT_X39_Y19_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    ENGINE:engine_inst|lpm_mult:Mult0|mult_i1t:auto_generated|mac_mult3 ;                            ; DSPMULT_X39_Y19_N0 ; Variable            ;                                ; no                    ; yes                   ; no                ;                 ;
; ENGINE:engine_inst|lpm_mult:Mult0|mult_i1t:auto_generated|mac_out6     ; Simple Multiplier (18-bit) ; DSPOUT_X39_Y18_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    ENGINE:engine_inst|lpm_mult:Mult0|mult_i1t:auto_generated|mac_mult5 ;                            ; DSPMULT_X39_Y18_N0 ; Variable            ;                                ; yes                   ; no                    ; no                ;                 ;
; ENGINE:engine_inst|lpm_mult:Mult0|mult_i1t:auto_generated|w569w[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X39_Y20_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    ENGINE:engine_inst|lpm_mult:Mult0|mult_i1t:auto_generated|mac_mult1 ;                            ; DSPMULT_X39_Y20_N0 ; Variable            ;                                ; no                    ; yes                   ; no                ;                 ;
; ENGINE:engine_inst|lpm_mult:Mult1|mult_i1t:auto_generated|mac_out4     ; Simple Multiplier (18-bit) ; DSPOUT_X39_Y21_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    ENGINE:engine_inst|lpm_mult:Mult1|mult_i1t:auto_generated|mac_mult3 ;                            ; DSPMULT_X39_Y21_N0 ; Variable            ;                                ; no                    ; yes                   ; no                ;                 ;
; ENGINE:engine_inst|lpm_mult:Mult1|mult_i1t:auto_generated|mac_out6     ; Simple Multiplier (18-bit) ; DSPOUT_X39_Y16_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    ENGINE:engine_inst|lpm_mult:Mult1|mult_i1t:auto_generated|mac_mult5 ;                            ; DSPMULT_X39_Y16_N0 ; Variable            ;                                ; yes                   ; no                    ; no                ;                 ;
; ENGINE:engine_inst|lpm_mult:Mult1|mult_i1t:auto_generated|w569w[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X39_Y17_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    ENGINE:engine_inst|lpm_mult:Mult1|mult_i1t:auto_generated|mac_mult1 ;                            ; DSPMULT_X39_Y17_N0 ; Variable            ;                                ; no                    ; yes                   ; no                ;                 ;
+------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+------------------------------------------------------+
; Other Routing Usage Summary                          ;
+-----------------------------+------------------------+
; Other Routing Resource Type ; Usage                  ;
+-----------------------------+------------------------+
; Block interconnects         ; 5,760 / 94,460 ( 6 % ) ;
; C16 interconnects           ; 57 / 3,315 ( 2 % )     ;
; C4 interconnects            ; 3,486 / 60,840 ( 6 % ) ;
; Direct links                ; 829 / 94,460 ( < 1 % ) ;
; Global clocks               ; 3 / 16 ( 19 % )        ;
; Local interconnects         ; 1,211 / 33,216 ( 4 % ) ;
; R24 interconnects           ; 102 / 3,091 ( 3 % )    ;
; R4 interconnects            ; 3,838 / 81,294 ( 5 % ) ;
+-----------------------------+------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 13.00) ; Number of LABs  (Total = 234) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 9                             ;
; 2                                           ; 6                             ;
; 3                                           ; 3                             ;
; 4                                           ; 3                             ;
; 5                                           ; 4                             ;
; 6                                           ; 8                             ;
; 7                                           ; 4                             ;
; 8                                           ; 1                             ;
; 9                                           ; 7                             ;
; 10                                          ; 9                             ;
; 11                                          ; 8                             ;
; 12                                          ; 6                             ;
; 13                                          ; 11                            ;
; 14                                          ; 8                             ;
; 15                                          ; 24                            ;
; 16                                          ; 123                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 0.38) ; Number of LABs  (Total = 234) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 4                             ;
; 1 Clock                            ; 43                            ;
; 1 Clock enable                     ; 33                            ;
; 1 Sync. clear                      ; 2                             ;
; 1 Sync. load                       ; 2                             ;
; 2 Clock enables                    ; 3                             ;
; 2 Clocks                           ; 2                             ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 13.74) ; Number of LABs  (Total = 234) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 2                             ;
; 1                                            ; 4                             ;
; 2                                            ; 10                            ;
; 3                                            ; 4                             ;
; 4                                            ; 3                             ;
; 5                                            ; 3                             ;
; 6                                            ; 6                             ;
; 7                                            ; 5                             ;
; 8                                            ; 6                             ;
; 9                                            ; 5                             ;
; 10                                           ; 8                             ;
; 11                                           ; 12                            ;
; 12                                           ; 6                             ;
; 13                                           ; 10                            ;
; 14                                           ; 7                             ;
; 15                                           ; 23                            ;
; 16                                           ; 91                            ;
; 17                                           ; 4                             ;
; 18                                           ; 3                             ;
; 19                                           ; 2                             ;
; 20                                           ; 2                             ;
; 21                                           ; 1                             ;
; 22                                           ; 2                             ;
; 23                                           ; 1                             ;
; 24                                           ; 4                             ;
; 25                                           ; 0                             ;
; 26                                           ; 4                             ;
; 27                                           ; 0                             ;
; 28                                           ; 0                             ;
; 29                                           ; 0                             ;
; 30                                           ; 1                             ;
; 31                                           ; 3                             ;
; 32                                           ; 2                             ;
+----------------------------------------------+-------------------------------+


+----------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                          ;
+--------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 10.75) ; Number of LABs  (Total = 234) ;
+--------------------------------------------------+-------------------------------+
; 0                                                ; 4                             ;
; 1                                                ; 12                            ;
; 2                                                ; 8                             ;
; 3                                                ; 5                             ;
; 4                                                ; 6                             ;
; 5                                                ; 5                             ;
; 6                                                ; 8                             ;
; 7                                                ; 6                             ;
; 8                                                ; 3                             ;
; 9                                                ; 13                            ;
; 10                                               ; 16                            ;
; 11                                               ; 23                            ;
; 12                                               ; 28                            ;
; 13                                               ; 30                            ;
; 14                                               ; 22                            ;
; 15                                               ; 23                            ;
; 16                                               ; 17                            ;
; 17                                               ; 1                             ;
; 18                                               ; 0                             ;
; 19                                               ; 1                             ;
; 20                                               ; 0                             ;
; 21                                               ; 0                             ;
; 22                                               ; 0                             ;
; 23                                               ; 0                             ;
; 24                                               ; 0                             ;
; 25                                               ; 0                             ;
; 26                                               ; 0                             ;
; 27                                               ; 0                             ;
; 28                                               ; 0                             ;
; 29                                               ; 0                             ;
; 30                                               ; 1                             ;
; 31                                               ; 2                             ;
+--------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 22.40) ; Number of LABs  (Total = 234) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 3                             ;
; 3                                            ; 5                             ;
; 4                                            ; 4                             ;
; 5                                            ; 4                             ;
; 6                                            ; 1                             ;
; 7                                            ; 7                             ;
; 8                                            ; 3                             ;
; 9                                            ; 3                             ;
; 10                                           ; 4                             ;
; 11                                           ; 3                             ;
; 12                                           ; 4                             ;
; 13                                           ; 4                             ;
; 14                                           ; 2                             ;
; 15                                           ; 4                             ;
; 16                                           ; 4                             ;
; 17                                           ; 5                             ;
; 18                                           ; 5                             ;
; 19                                           ; 2                             ;
; 20                                           ; 3                             ;
; 21                                           ; 4                             ;
; 22                                           ; 10                            ;
; 23                                           ; 9                             ;
; 24                                           ; 6                             ;
; 25                                           ; 9                             ;
; 26                                           ; 17                            ;
; 27                                           ; 10                            ;
; 28                                           ; 20                            ;
; 29                                           ; 27                            ;
; 30                                           ; 42                            ;
; 31                                           ; 5                             ;
; 32                                           ; 2                             ;
; 33                                           ; 2                             ;
+----------------------------------------------+-------------------------------+


+-------------------------------------------------------------------------+
; Fitter Device Options                                                   ;
+----------------------------------------------+--------------------------+
; Option                                       ; Setting                  ;
+----------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off                      ;
; Enable device-wide reset (DEV_CLRn)          ; Off                      ;
; Enable device-wide output enable (DEV_OE)    ; Off                      ;
; Enable INIT_DONE output                      ; Off                      ;
; Configuration scheme                         ; Active Serial            ;
; Error detection CRC                          ; Off                      ;
; nCEO                                         ; As output driving ground ;
; ASDO,nCSO                                    ; As input tri-stated      ;
; Reserve all unused pins                      ; As input tri-stated      ;
; Base pin-out file on sameframe device        ; Off                      ;
+----------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (119006): Selected device EP2C35F672C6 for design "Rubikscam"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "PLL_25:pll_inst|altpll:altpll_component|pll" as Cyclone II PLL type
    Info (15099): Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for PLL_25:pll_inst|altpll:altpll_component|_clk0 port
    Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for PLL_25:pll_inst|altpll:altpll_component|_clk1 port
Info (119042): Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled
    Info (119043): Atom "ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated|ram_block1a31" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated|ram_block1a30" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated|ram_block1a29" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated|ram_block1a28" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated|ram_block1a27" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated|ram_block1a26" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated|ram_block1a25" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated|ram_block1a24" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated|ram_block1a23" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated|ram_block1a22" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated|ram_block1a21" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated|ram_block1a20" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated|ram_block1a19" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated|ram_block1a18" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated|ram_block1a17" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated|ram_block1a0" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated|ram_block1a1" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated|ram_block1a2" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated|ram_block1a3" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated|ram_block1a4" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated|ram_block1a5" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated|ram_block1a6" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated|ram_block1a7" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated|ram_block1a8" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated|ram_block1a9" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated|ram_block1a10" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated|ram_block1a11" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated|ram_block1a12" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated|ram_block1a13" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated|ram_block1a14" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated|ram_block1a15" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated|ram_block1a16" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP2C50F672C6 is compatible
    Info (176445): Device EP2C70F672C6 is compatible
Info (169124): Fitter converted 3 user pins into dedicated programming pins
    Info (169125): Pin ~ASDO~ is reserved at location E3
    Info (169125): Pin ~nCSO~ is reserved at location D3
    Info (169125): Pin ~LVDS150p/nCEO~ is reserved at location AE24
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Rubikscam.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained generated clocks found in the design
Info (332144): No user constrained base clocks found in the design
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node CLOCK_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0
Info (176353): Automatically promoted node PLL_25:pll_inst|altpll:altpll_component|_clk0 (placed in counter C0 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176353): Automatically promoted node PLL_25:pll_inst|altpll:altpll_component|_clk1 (placed in counter C1 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 100 registers into blocks of type Embedded multiplier block
    Extra Info (176220): Created 100 register duplicates
Warning (15064): PLL "PLL_25:pll_inst|altpll:altpll_component|pll" output port clk[0] feeds output pin "GPIO_0[11]" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance
Warning (15064): PLL "PLL_25:pll_inst|altpll:altpll_component|pll" output port clk[0] feeds output pin "VGA_CLK" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance
Warning (15064): PLL "PLL_25:pll_inst|altpll:altpll_component|pll" output port clk[0] feeds output pin "GPIO_1[11]" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "AUD_ADCDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_ADCLRCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_BCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_DACDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_DACLRCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_XCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK_27" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_BA_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_BA_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CAS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CKE" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_LDQM" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_RAS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_UDQM" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_WE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_CMD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_INT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_RD_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_RST_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_WR_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EXT_CLOCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_CE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_OE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_RST_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_WE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[32]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[33]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[34]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[35]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[32]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[33]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[34]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[35]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX6[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX6[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX6[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX6[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX6[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX6[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX6[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX7[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX7[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX7[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX7[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX7[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX7[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX7[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "I2C_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "I2C_SDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IRDA_RXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IRDA_TXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_BLON" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_EN" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_ON" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_RS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_RW" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DACK0_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DACK1_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DREQ0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DREQ1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_FSPEED" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_INT0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_INT1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_LSPEED" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_RD_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_RST_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_WR_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_DAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_CMD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_DAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_DAT3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TCS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TDI" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TDO" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_HS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_RESET" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_VS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "UART_RXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "UART_TXD" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:03
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:02
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:22
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 3% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23
Info (170194): Fitter routing operations ending: elapsed time is 00:00:17
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 7.84 seconds.
Info (306004): Started post-fitting delay annotation
Warning (306006): Found 106 output pins without output pin load capacitance assignment
    Info (306007): Pin "SRAM_DQ[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_DQ[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_DQ[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_DQ[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_DQ[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_DQ[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_DQ[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_DQ[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_DQ[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_DQ[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_DQ[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_DQ[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_DQ[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_DQ[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_DQ[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_DQ[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_1[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_1[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_1[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_1[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_1[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_1[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_1[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_1[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_1[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_1[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_1[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_1[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_1[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_1[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_1[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_1[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_ADDR[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_ADDR[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_ADDR[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_ADDR[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_ADDR[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_ADDR[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_ADDR[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_ADDR[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_ADDR[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_ADDR[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_ADDR[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_ADDR[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_ADDR[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_ADDR[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_ADDR[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_ADDR[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_ADDR[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_ADDR[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_WE_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_OE_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_UB_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_LB_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_CE_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_CLK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_HS" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_VS" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_BLANK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_SYNC" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_0[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_0[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_0[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_0[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_0[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_0[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_0[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_0[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_0[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_0[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_0[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_0[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_0[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_0[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_0[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_0[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info (306005): Delay annotation completed successfully
Info (306004): Started post-fitting delay annotation
Info (306005): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:05
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169064): Following 15 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin GPIO_1[0] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[1] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[2] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[3] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[4] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[5] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[6] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[7] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[8] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[9] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[10] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[11] has a permanently enabled output enable
    Info (169065): Pin GPIO_1[12] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[13] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[14] has a permanently enabled output enable
Info (144001): Generated suppressed messages file C:/EA_Elec_projets/Rubikscam/src/output_files/Rubikscam.fit.smsg
Info: Quartus II 32-bit Fitter was successful. 0 errors, 306 warnings
    Info: Peak virtual memory: 508 megabytes
    Info: Processing ended: Tue Dec 10 18:46:18 2013
    Info: Elapsed time: 00:01:03
    Info: Total CPU time (on all processors): 00:01:24


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/EA_Elec_projets/Rubikscam/src/output_files/Rubikscam.fit.smsg.


