# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../NLM_16.srcs/sources_1/new/AXI_wrap.vhd" \
"../../../../NLM_16.srcs/sources_1/imports/new/Bit_Delay.vhd" \
"../../../../NLM_16.srcs/sources_1/imports/new/Block_MoM.vhd" \
"../../../../NLM_16.srcs/sources_1/imports/new/Block_MoM_StageIV.vhd" \
"../../../../NLM_16.srcs/sources_1/imports/new/Block_MoM_StageV.vhd" \
"../../../../NLM_16.srcs/sources_1/imports/new/Block_MoM_StageVI.vhd" \
"../../../../NLM_16.srcs/sources_1/imports/new/Block_MoM_StageVII.vhd" \
"../../../../NLM_16.srcs/sources_1/imports/new/Counter.vhd" \
"../../../../NLM_16.srcs/sources_1/imports/new/Find_Threshold.vhd" \
"../../../../NLM_16.srcs/sources_1/imports/new/Median_2.vhd" \
"../../../../NLM_16.srcs/sources_1/imports/new/Median_4.vhd" \
"../../../../NLM_16.srcs/sources_1/imports/new/Median_4_StageVIII.vhd" \
"../../../../NLM_16.srcs/sources_1/imports/new/Median_5.vhd" \
"../../../../NLM_16.srcs/sources_1/imports/new/SPI.vhd" \
"../../../../NLM_16.srcs/sources_1/imports/new/Sorter_4.vhd" \
"../../../../NLM_16.srcs/sources_1/imports/new/Sorter_5.vhd" \
"../../../../NLM_16.srcs/sources_1/imports/new/Sorter_Group_Signed.vhd" \
"../../../../NLM_16.srcs/sources_1/imports/new/Two_Input_Sorter_Signed.vhd" \
"../../../../NLM_16.srcs/sources_1/imports/new/Two_Input_Sorter_Signed_2.vhd" \
"../../../../NLM_16.srcs/sources_1/imports/new/nlmspackage.vhd" \
"../../../../NLM_16.srcs/sources_1/imports/new/base.vhd" \
"../../../../NLM_16.srcs/sources_1/imports/new/dflipflop.vhd" \
"../../../../NLM_16.srcs/sources_1/imports/new/exp_map.vhd" \
"../../../../NLM_16.srcs/sources_1/imports/new/one_pixel_final.vhd" \
"../../../../NLM_16.srcs/sources_1/imports/new/weight.vhd" \
"../../../../NLM_16.srcs/sim_1/new/top_tb.vhd" \

# Do not sort compile order
nosort
