OpenROAD v2.0-11432-gead3236e5 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO] Deleted 0 routing obstructions
[INFO RCX-0431] Defined process_corner X with ext_model_index 0
[INFO RCX-0029] Defined extraction corner X
[INFO RCX-0008] extracting parasitics of ibex_core ...
[INFO RCX-0435] Reading extraction model file /home/jborg/Data/Research/DLPnR/OpenROAD-flow-scripts/flow/platforms/sky130hd/rcx_patterns.rules ...
[INFO RCX-0436] RC segment generation ibex_core (max_merge_res 50.0) ...
[INFO RCX-0040] Final 73558 rc segments
[INFO RCX-0439] Coupling Cap extraction ibex_core ...
[INFO RCX-0440] Coupling threshhold is 0.1000 fF, coupling capacitance less than 0.1000 fF will be grounded.
[INFO RCX-0043] 171142 wires to be extracted
[INFO RCX-0442] 50% completion -- 87239 wires have been extracted
[INFO RCX-0442] 100% completion -- 171142 wires have been extracted
[INFO RCX-0045] Extract 15398 nets, 88922 rsegs, 88922 caps, 192640 ccs
[INFO RCX-0015] Finished extracting ibex_core.
[INFO RCX-0016] Writing SPEF ...
[INFO RCX-0443] 15398 nets finished
[INFO RCX-0017] Finished writing SPEF ...
[INFO PSM-0022] Using 1.800V for VDD
[WARNING PSM-0016] Voltage pad location (VSRC) file not specified, defaulting pad location to checkerboard pattern on core area.
[WARNING PSM-0017] X direction bump pitch is not specified, defaulting to 140um.
[WARNING PSM-0018] Y direction bump pitch is not specified, defaulting to 140um.
[WARNING PSM-0065] VSRC location not specified, using default checkerboard pattern with one VDD every size bumps in x-direction and one in two bumps in the y-direction
[INFO PSM-0076] Setting metal node density to be standard cell height times 5.
[WARNING PSM-0030] VSRC location at (133.470um, 133.360um) and size 10.000um, is not located on an existing power stripe node. Moving to closest node at (137.080um, 138.720um).
[INFO PSM-0031] Number of PDN nodes on net VDD = 19038.
[INFO PSM-0064] Number of voltage sources = 2.
[INFO PSM-0040] All PDN stripes on net VDD are connected.
########## IR report #################
Corner: default
Worstcase voltage: 1.78e+00 V
Average IR drop  : 1.32e-02 V
Worstcase IR drop: 1.79e-02 V
######################################
[INFO PSM-0022] Using 0.000V for VSS
[WARNING PSM-0016] Voltage pad location (VSRC) file not specified, defaulting pad location to checkerboard pattern on core area.
[WARNING PSM-0017] X direction bump pitch is not specified, defaulting to 140um.
[WARNING PSM-0018] Y direction bump pitch is not specified, defaulting to 140um.
[WARNING PSM-0065] VSRC location not specified, using default checkerboard pattern with one VDD every size bumps in x-direction and one in two bumps in the y-direction
[INFO PSM-0076] Setting metal node density to be standard cell height times 5.
[WARNING PSM-0030] VSRC location at (133.470um, 133.360um) and size 10.000um, is not located on an existing power stripe node. Moving to closest node at (123.510um, 125.120um).
[WARNING PSM-0030] VSRC location at (413.470um, 273.360um) and size 10.000um, is not located on an existing power stripe node. Moving to closest node at (422.050um, 261.120um).
[INFO PSM-0031] Number of PDN nodes on net VSS = 19080.
[INFO PSM-0064] Number of voltage sources = 2.
[INFO PSM-0040] All PDN stripes on net VSS are connected.
########## IR report #################
Corner: default
Worstcase voltage: 1.87e-02 V
Average IR drop  : 1.37e-02 V
Worstcase IR drop: 1.87e-02 V
######################################
Warning: There are 6 unconstrained endpoints.

==========================================================================
finish report_design_area
--------------------------------------------------------------------------
Design area 183903 u^2 62% utilization.
Elapsed time: 0:21.01[h:]min:sec. CPU time: user 20.86 sys 0.19 (100%). Peak memory: 472772KB.
