#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x18346e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1834360 .scope module, "tb" "tb" 3 60;
 .timescale -12 -12;
L_0x185b280 .functor NOT 1, L_0x1885800, C4<0>, C4<0>, C4<0>;
L_0x18855e0 .functor XOR 2, L_0x18854a0, L_0x1885540, C4<00>, C4<00>;
L_0x18856f0 .functor XOR 2, L_0x18855e0, L_0x1885650, C4<00>, C4<00>;
v0x1882730_0 .net "Y2_dut", 0 0, L_0x1884790;  1 drivers
v0x18827f0_0 .net "Y2_ref", 0 0, L_0x184de40;  1 drivers
v0x1882890_0 .net "Y4_dut", 0 0, L_0x1885000;  1 drivers
v0x1882960_0 .net "Y4_ref", 0 0, L_0x1883e10;  1 drivers
v0x1882a30_0 .net *"_ivl_10", 1 0, L_0x1885650;  1 drivers
v0x1882b20_0 .net *"_ivl_12", 1 0, L_0x18856f0;  1 drivers
v0x1882bc0_0 .net *"_ivl_2", 1 0, L_0x1885400;  1 drivers
v0x1882c80_0 .net *"_ivl_4", 1 0, L_0x18854a0;  1 drivers
v0x1882d60_0 .net *"_ivl_6", 1 0, L_0x1885540;  1 drivers
v0x1882e40_0 .net *"_ivl_8", 1 0, L_0x18855e0;  1 drivers
v0x1882f20_0 .var "clk", 0 0;
v0x1882fc0_0 .var/2u "stats1", 223 0;
v0x1883080_0 .var/2u "strobe", 0 0;
v0x1883140_0 .net "tb_match", 0 0, L_0x1885800;  1 drivers
v0x1883210_0 .net "tb_mismatch", 0 0, L_0x185b280;  1 drivers
v0x18832b0_0 .net "w", 0 0, v0x1880ab0_0;  1 drivers
v0x1883350_0 .net "y", 6 1, v0x1880b50_0;  1 drivers
L_0x1885400 .concat [ 1 1 0 0], L_0x1883e10, L_0x184de40;
L_0x18854a0 .concat [ 1 1 0 0], L_0x1883e10, L_0x184de40;
L_0x1885540 .concat [ 1 1 0 0], L_0x1885000, L_0x1884790;
L_0x1885650 .concat [ 1 1 0 0], L_0x1883e10, L_0x184de40;
L_0x1885800 .cmp/eeq 2, L_0x1885400, L_0x18856f0;
S_0x184d170 .scope module, "good1" "reference_module" 3 105, 3 4 0, S_0x1834360;
 .timescale -12 -12;
    .port_info 0 /INPUT 6 "y";
    .port_info 1 /INPUT 1 "w";
    .port_info 2 /OUTPUT 1 "Y2";
    .port_info 3 /OUTPUT 1 "Y4";
L_0x1838a50 .functor NOT 1, v0x1880ab0_0, C4<0>, C4<0>, C4<0>;
L_0x184de40 .functor AND 1, L_0x1883570, L_0x1838a50, C4<1>, C4<1>;
L_0x185b2f0 .functor OR 1, L_0x1883760, L_0x1883800, C4<0>, C4<0>;
L_0x1883a10 .functor OR 1, L_0x185b2f0, L_0x1883940, C4<0>, C4<0>;
L_0x1883d00 .functor OR 1, L_0x1883a10, L_0x1883b50, C4<0>, C4<0>;
L_0x1883e10 .functor AND 1, L_0x1883d00, v0x1880ab0_0, C4<1>, C4<1>;
v0x185b3f0_0 .net "Y2", 0 0, L_0x184de40;  alias, 1 drivers
v0x185b490_0 .net "Y4", 0 0, L_0x1883e10;  alias, 1 drivers
v0x1838b60_0 .net *"_ivl_1", 0 0, L_0x1883570;  1 drivers
v0x1838c30_0 .net *"_ivl_10", 0 0, L_0x185b2f0;  1 drivers
v0x187fac0_0 .net *"_ivl_13", 0 0, L_0x1883940;  1 drivers
v0x187fbf0_0 .net *"_ivl_14", 0 0, L_0x1883a10;  1 drivers
v0x187fcd0_0 .net *"_ivl_17", 0 0, L_0x1883b50;  1 drivers
v0x187fdb0_0 .net *"_ivl_18", 0 0, L_0x1883d00;  1 drivers
v0x187fe90_0 .net *"_ivl_2", 0 0, L_0x1838a50;  1 drivers
v0x1880000_0 .net *"_ivl_7", 0 0, L_0x1883760;  1 drivers
v0x18800e0_0 .net *"_ivl_9", 0 0, L_0x1883800;  1 drivers
v0x18801c0_0 .net "w", 0 0, v0x1880ab0_0;  alias, 1 drivers
v0x1880280_0 .net "y", 6 1, v0x1880b50_0;  alias, 1 drivers
L_0x1883570 .part v0x1880b50_0, 0, 1;
L_0x1883760 .part v0x1880b50_0, 1, 1;
L_0x1883800 .part v0x1880b50_0, 2, 1;
L_0x1883940 .part v0x1880b50_0, 4, 1;
L_0x1883b50 .part v0x1880b50_0, 5, 1;
S_0x18803e0 .scope module, "stim1" "stimulus_gen" 3 100, 3 16 0, S_0x1834360;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 6 "y";
    .port_info 2 /OUTPUT 1 "w";
    .port_info 3 /INPUT 1 "tb_match";
v0x1880640_0 .net "clk", 0 0, v0x1882f20_0;  1 drivers
v0x1880720_0 .var/2s "errored1", 31 0;
v0x1880800_0 .var/2s "onehot_error", 31 0;
v0x18808c0_0 .net "tb_match", 0 0, L_0x1885800;  alias, 1 drivers
v0x1880980_0 .var/2s "temp", 31 0;
v0x1880ab0_0 .var "w", 0 0;
v0x1880b50_0 .var "y", 6 1;
E_0x1847460/0 .event negedge, v0x1880640_0;
E_0x1847460/1 .event posedge, v0x1880640_0;
E_0x1847460 .event/or E_0x1847460/0, E_0x1847460/1;
S_0x1880c50 .scope module, "top_module1" "top_module" 3 111, 4 1 0, S_0x1834360;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "y";
    .port_info 1 /INPUT 1 "w";
    .port_info 2 /OUTPUT 1 "Y2";
    .port_info 3 /OUTPUT 1 "Y4";
L_0x1884000 .functor NOT 1, v0x1880ab0_0, C4<0>, C4<0>, C4<0>;
L_0x1884070 .functor AND 1, L_0x1883f60, L_0x1884000, C4<1>, C4<1>;
L_0x1884220 .functor NOT 1, v0x1880ab0_0, C4<0>, C4<0>, C4<0>;
L_0x1884290 .functor AND 1, L_0x1884180, L_0x1884220, C4<1>, C4<1>;
L_0x18843d0 .functor OR 1, L_0x1884070, L_0x1884290, C4<0>, C4<0>;
L_0x1884580 .functor AND 1, L_0x18844e0, v0x1880ab0_0, C4<1>, C4<1>;
L_0x1884790 .functor OR 1, L_0x18843d0, L_0x1884580, C4<0>, C4<0>;
L_0x18849c0 .functor AND 1, L_0x18848f0, v0x1880ab0_0, C4<1>, C4<1>;
L_0x1884b70 .functor AND 1, L_0x1884ad0, v0x1880ab0_0, C4<1>, C4<1>;
L_0x1884c30 .functor OR 1, L_0x18849c0, L_0x1884b70, C4<0>, C4<0>;
L_0x1884e80 .functor AND 1, L_0x1884da0, v0x1880ab0_0, C4<1>, C4<1>;
L_0x1884ef0 .functor OR 1, L_0x1884c30, L_0x1884e80, C4<0>, C4<0>;
L_0x1885110 .functor NOT 1, v0x1880ab0_0, C4<0>, C4<0>, C4<0>;
L_0x1885180 .functor AND 1, L_0x1885070, L_0x1885110, C4<1>, C4<1>;
L_0x1885000 .functor OR 1, L_0x1884ef0, L_0x1885180, C4<0>, C4<0>;
v0x1880ef0_0 .net "Y2", 0 0, L_0x1884790;  alias, 1 drivers
v0x1880fb0_0 .net "Y4", 0 0, L_0x1885000;  alias, 1 drivers
v0x1881070_0 .net *"_ivl_1", 0 0, L_0x1883f60;  1 drivers
v0x1881160_0 .net *"_ivl_10", 0 0, L_0x1884290;  1 drivers
v0x1881240_0 .net *"_ivl_12", 0 0, L_0x18843d0;  1 drivers
v0x1881370_0 .net *"_ivl_15", 0 0, L_0x18844e0;  1 drivers
v0x1881450_0 .net *"_ivl_16", 0 0, L_0x1884580;  1 drivers
v0x1881530_0 .net *"_ivl_2", 0 0, L_0x1884000;  1 drivers
v0x1881610_0 .net *"_ivl_21", 0 0, L_0x18848f0;  1 drivers
v0x1881780_0 .net *"_ivl_22", 0 0, L_0x18849c0;  1 drivers
v0x1881860_0 .net *"_ivl_25", 0 0, L_0x1884ad0;  1 drivers
v0x1881940_0 .net *"_ivl_26", 0 0, L_0x1884b70;  1 drivers
v0x1881a20_0 .net *"_ivl_28", 0 0, L_0x1884c30;  1 drivers
v0x1881b00_0 .net *"_ivl_31", 0 0, L_0x1884da0;  1 drivers
v0x1881be0_0 .net *"_ivl_32", 0 0, L_0x1884e80;  1 drivers
v0x1881cc0_0 .net *"_ivl_34", 0 0, L_0x1884ef0;  1 drivers
v0x1881da0_0 .net *"_ivl_37", 0 0, L_0x1885070;  1 drivers
v0x1881e80_0 .net *"_ivl_38", 0 0, L_0x1885110;  1 drivers
v0x1881f60_0 .net *"_ivl_4", 0 0, L_0x1884070;  1 drivers
v0x1882040_0 .net *"_ivl_40", 0 0, L_0x1885180;  1 drivers
v0x1882120_0 .net *"_ivl_7", 0 0, L_0x1884180;  1 drivers
v0x1882200_0 .net *"_ivl_8", 0 0, L_0x1884220;  1 drivers
v0x18822e0_0 .net "w", 0 0, v0x1880ab0_0;  alias, 1 drivers
v0x1882380_0 .net "y", 6 1, v0x1880b50_0;  alias, 1 drivers
L_0x1883f60 .part v0x1880b50_0, 0, 1;
L_0x1884180 .part v0x1880b50_0, 3, 1;
L_0x18844e0 .part v0x1880b50_0, 5, 1;
L_0x18848f0 .part v0x1880b50_0, 1, 1;
L_0x1884ad0 .part v0x1880b50_0, 2, 1;
L_0x1884da0 .part v0x1880b50_0, 4, 1;
L_0x1885070 .part v0x1880b50_0, 5, 1;
S_0x1882510 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 119, 3 119 0, S_0x1834360;
 .timescale -12 -12;
E_0x1846fb0 .event anyedge, v0x1883080_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1883080_0;
    %nor/r;
    %assign/vec4 v0x1883080_0, 0;
    %wait E_0x1846fb0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x18803e0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1880720_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1880800_0, 0, 32;
    %end;
    .thread T_1, $init;
    .scope S_0x18803e0;
T_2 ;
    %pushi/vec4 200, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1847460;
    %pushi/vec4 1, 0, 6;
    %vpi_func 3 30 "$random" 32 {0 0 0};
    %pushi/vec4 6, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x1880b50_0, 0;
    %vpi_func 3 31 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x1880ab0_0, 0;
    %load/vec4 v0x18808c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1880800_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1880800_0, 0, 32;
T_2.2 ;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1880720_0, 0, 32;
    %pushi/vec4 400, 0, 32;
T_2.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.5, 5;
    %jmp/1 T_2.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1847460;
T_2.6 ;
    %vpi_func 3 40 "$random" 32 {0 0 0};
    %cast2;
    %store/vec4 v0x1880980_0, 0, 32;
T_2.7 ;
    %load/vec4 v0x1880980_0;
    %parti/s 2, 5, 4;
    %load/vec4 v0x1880980_0;
    %parti/s 2, 2, 3;
    %concat/vec4; draw_concat_vec4
    %nor/r;
    %load/vec4 v0x1880980_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x1880980_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %nor/r;
    %cmp/e;
    %jmp/1 T_2.6, 4;
T_2.8 ;
    %load/vec4 v0x1880980_0;
    %parti/s 6, 1, 2;
    %assign/vec4 v0x1880b50_0, 0;
    %vpi_func 3 45 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x1880ab0_0, 0;
    %load/vec4 v0x18808c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.9, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1880720_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1880720_0, 0, 32;
T_2.9 ;
    %jmp T_2.4;
T_2.5 ;
    %pop/vec4 1;
    %load/vec4 v0x1880800_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.13, 9;
    %load/vec4 v0x1880720_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %vpi_call/w 3 50 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with semi-random inputs." {0 0 0};
T_2.11 ;
    %load/vec4 v0x1880800_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.16, 9;
    %load/vec4 v0x1880720_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %vpi_call/w 3 53 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_2.14 ;
    %delay 1, 0;
    %vpi_call/w 3 55 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x1834360;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1882f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1883080_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1834360;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0x1882f20_0;
    %inv;
    %store/vec4 v0x1882f20_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x1834360;
T_5 ;
    %vpi_call/w 3 92 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 93 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1880640_0, v0x1883210_0, v0x1883350_0, v0x18832b0_0, v0x18827f0_0, v0x1882730_0, v0x1882960_0, v0x1882890_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1834360;
T_6 ;
    %load/vec4 v0x1882fc0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x1882fc0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1882fc0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 128 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Y2", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 129 "$display", "Hint: Output '%s' has no mismatches.", "Y2" {0 0 0};
T_6.1 ;
    %load/vec4 v0x1882fc0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x1882fc0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1882fc0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 130 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Y4", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.3;
T_6.2 ;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has no mismatches.", "Y4" {0 0 0};
T_6.3 ;
    %load/vec4 v0x1882fc0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1882fc0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 133 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 134 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1882fc0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1882fc0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 135 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0x1834360;
T_7 ;
    %wait E_0x1847460;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1882fc0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1882fc0_0, 4, 32;
    %load/vec4 v0x1883140_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x1882fc0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 146 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1882fc0_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1882fc0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1882fc0_0, 4, 32;
T_7.0 ;
    %load/vec4 v0x18827f0_0;
    %load/vec4 v0x18827f0_0;
    %load/vec4 v0x1882730_0;
    %xor;
    %load/vec4 v0x18827f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0x1882fc0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 150 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1882fc0_0, 4, 32;
T_7.6 ;
    %load/vec4 v0x1882fc0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1882fc0_0, 4, 32;
T_7.4 ;
    %load/vec4 v0x1882960_0;
    %load/vec4 v0x1882960_0;
    %load/vec4 v0x1882890_0;
    %xor;
    %load/vec4 v0x1882960_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.8, 6;
    %load/vec4 v0x1882fc0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.10, 4;
    %vpi_func 3 153 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1882fc0_0, 4, 32;
T_7.10 ;
    %load/vec4 v0x1882fc0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1882fc0_0, 4, 32;
T_7.8 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q6c/m2014_q6c_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/human/m2014_q6c/iter0/response30/top_module.sv";
