

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
73d006dd3e96f209824bec97b9499554  /home/ece786/NVIDIA_GPU_Computing_SDK/C/bin/linux/release/matrix
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: FatBin file name extraction has not been tested on 32-bit system.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=matrix.cu
self exe links to: /home/ece786/NVIDIA_GPU_Computing_SDK/C/bin/linux/release/matrix
Running md5sum using "md5sum /home/ece786/NVIDIA_GPU_Computing_SDK/C/bin/linux/release/matrix "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/ece786/NVIDIA_GPU_Computing_SDK/C/bin/linux/release/matrix > _cuobjdump_complete_output_NI7wCi"
Parsing file _cuobjdump_complete_output_NI7wCi
######### cuobjdump parser ########
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_10
Adding identifier: matrix.cu
## Adding new section ELF
Adding arch: sm_10
Adding identifier: matrix.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: matrix.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: matrix.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z10testKernelPfS_S_jjjj : hostFun 0x0x804b4c0, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_35276_35_non_const_shm_matrixB28" from 0x0 to 0x0 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_35283_35_non_const_shm_subMatrixA348" from 0x180 to 0x0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z10testKernelPfS_S_jjjj'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z10testKernelPfS_S_jjjj'...
GPGPU-Sim PTX: Finding dominators for '_Z10testKernelPfS_S_jjjj'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z10testKernelPfS_S_jjjj'...
GPGPU-Sim PTX: Finding postdominators for '_Z10testKernelPfS_S_jjjj'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z10testKernelPfS_S_jjjj'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z10testKernelPfS_S_jjjj'...
GPGPU-Sim PTX: reconvergence points for _Z10testKernelPfS_S_jjjj...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x018 (_1.ptx:70) @%p1 bra $Lt_0_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x058 (_1.ptx:81) mov.u32 %r3, __cuda___cuda_local_var_35276_35_non_const_shm_matrixB28;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x070 (_1.ptx:84) @%p2 bra $Lt_0_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0a8 (_1.ptx:93) mov.u32 %r10, 31;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0b8 (_1.ptx:95) @%p3 bra $Lt_0_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0e8 (_1.ptx:103) mov.u32 %r11, __cuda___cuda_local_var_35283_35_non_const_shm_subMatrixA348;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x148 (_1.ptx:116) @%p4 bra $Lt_0_9474;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x330 (_1.ptx:193) ld.param.u32 %r53, [__cudaparm__Z10testKernelPfS_S_jjjj_d_matrixC];
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e0 (_1.ptx:138) @%p6 bra $Lt_0_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x230 (_1.ptx:151) bar.sync 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x238 (_1.ptx:152) @!%p5 bra $Lt_0_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (_1.ptx:182) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x2e8 (_1.ptx:179) @%p7 bra $Lt_0_8706;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (_1.ptx:182) bar.sync 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x308 (_1.ptx:185) @%p8 bra $Lt_0_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x310 (_1.ptx:186) bra.uni $Lt_0_6914;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x310 (_1.ptx:186) bra.uni $Lt_0_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x330 (_1.ptx:193) ld.param.u32 %r53, [__cudaparm__Z10testKernelPfS_S_jjjj_d_matrixC];
GPGPU-Sim PTX: ... end of reconvergence points for _Z10testKernelPfS_S_jjjj
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z10testKernelPfS_S_jjjj'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_2.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_JGhxeb"
Running: cat _ptx_JGhxeb | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_cLIyQ3
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_cLIyQ3 --output-file  /dev/null 2> _ptx_JGhxebinfo"
GPGPU-Sim PTX: Kernel '_Z10testKernelPfS_S_jjjj' : regs=17, lmem=0, smem=1472, cmem=60
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_JGhxeb _ptx2_cLIyQ3 _ptx_JGhxebinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
initalize A
matrix A
matrix B
Start Timer

GPGPU-Sim PTX: cudaLaunch for 0x0x804b4c0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z10testKernelPfS_S_jjjj' to stream 0, gridDim= (1,128,1) blockDim = (256,1,1) 
kernel '_Z10testKernelPfS_S_jjjj' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z10testKernelPfS_S_jjjj'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z10testKernelPfS_S_jjjj'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z10testKernelPfS_S_jjjj'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z10testKernelPfS_S_jjjj'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z10testKernelPfS_S_jjjj'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z10testKernelPfS_S_jjjj'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z10testKernelPfS_S_jjjj'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z10testKernelPfS_S_jjjj'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z10testKernelPfS_S_jjjj'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z10testKernelPfS_S_jjjj'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z10testKernelPfS_S_jjjj'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z10testKernelPfS_S_jjjj'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z10testKernelPfS_S_jjjj'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z10testKernelPfS_S_jjjj'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z10testKernelPfS_S_jjjj'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(0,15,0) tid=(239,0,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 123816 (ipc=247.6) sim_rate=123816 (inst/sec) elapsed = 0:0:00:01 / Thu Mar 12 19:41:25 2015
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(0,63,0) tid=(111,0,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(0,27,0) tid=(111,0,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(0,2,0) tid=(15,0,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(0,60,0) tid=(79,0,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(0,48,0) tid=(175,0,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(0,85,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 2000  inst.: 680288 (ipc=340.1) sim_rate=340144 (inst/sec) elapsed = 0:0:00:02 / Thu Mar 12 19:41:27 2015
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(0,0,0) tid=(175,0,0)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(0,25,0) tid=(207,0,0)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(0,45,0) tid=(175,0,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(0,76,0) tid=(175,0,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(0,39,0) tid=(79,0,0)
GPGPU-Sim uArch: cycles simulated: 3000  inst.: 1150560 (ipc=383.5) sim_rate=383520 (inst/sec) elapsed = 0:0:00:03 / Thu Mar 12 19:41:28 2015
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(0,7,0) tid=(79,0,0)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(0,44,0) tid=(207,0,0)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(0,8,0) tid=(239,0,0)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(0,1,0) tid=(47,0,0)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(0,22,0) tid=(207,0,0)
GPGPU-Sim uArch: cycles simulated: 4000  inst.: 1668448 (ipc=417.1) sim_rate=417112 (inst/sec) elapsed = 0:0:00:04 / Thu Mar 12 19:41:29 2015
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(0,48,0) tid=(207,0,0)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(0,64,0) tid=(79,0,0)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(0,49,0) tid=(79,0,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(0,51,0) tid=(207,0,0)
GPGPU-Sim uArch: cycles simulated: 4500  inst.: 2100960 (ipc=466.9) sim_rate=420192 (inst/sec) elapsed = 0:0:00:05 / Thu Mar 12 19:41:30 2015
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(0,2,0) tid=(111,0,0)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(0,23,0) tid=(239,0,0)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(0,55,0) tid=(143,0,0)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(0,11,0) tid=(79,0,0)
GPGPU-Sim uArch: cycles simulated: 5000  inst.: 2504000 (ipc=500.8) sim_rate=417333 (inst/sec) elapsed = 0:0:00:06 / Thu Mar 12 19:41:31 2015
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(0,72,0) tid=(111,0,0)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(0,76,0) tid=(143,0,0)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(0,59,0) tid=(207,0,0)
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(0,84,0) tid=(175,0,0)
GPGPU-Sim uArch: cycles simulated: 5500  inst.: 2901312 (ipc=527.5) sim_rate=414473 (inst/sec) elapsed = 0:0:00:07 / Thu Mar 12 19:41:32 2015
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(0,24,0) tid=(47,0,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(0,33,0) tid=(207,0,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(0,67,0) tid=(47,0,0)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(0,16,0) tid=(79,0,0)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(0,72,0) tid=(47,0,0)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(0,69,0) tid=(111,0,0)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(0,79,0) tid=(15,0,0)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(0,63,0) tid=(143,0,0)
GPGPU-Sim uArch: cycles simulated: 6500  inst.: 3653152 (ipc=562.0) sim_rate=456644 (inst/sec) elapsed = 0:0:00:08 / Thu Mar 12 19:41:33 2015
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(0,21,0) tid=(15,0,0)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(0,0,0) tid=(143,0,0)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(0,22,0) tid=(175,0,0)
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(0,32,0) tid=(111,0,0)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(0,24,0) tid=(143,0,0)
GPGPU-Sim uArch: cycles simulated: 7000  inst.: 4087136 (ipc=583.9) sim_rate=454126 (inst/sec) elapsed = 0:0:00:09 / Thu Mar 12 19:41:34 2015
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(0,8,0) tid=(15,0,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(0,27,0) tid=(47,0,0)
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(0,45,0) tid=(175,0,0)
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(0,4,0) tid=(175,0,0)
GPGPU-Sim uArch: cycles simulated: 7500  inst.: 4517728 (ipc=602.4) sim_rate=451772 (inst/sec) elapsed = 0:0:00:10 / Thu Mar 12 19:41:35 2015
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(0,51,0) tid=(79,0,0)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(0,48,0) tid=(143,0,0)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(0,13,0) tid=(239,0,0)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(0,34,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 8000  inst.: 4930400 (ipc=616.3) sim_rate=448218 (inst/sec) elapsed = 0:0:00:11 / Thu Mar 12 19:41:36 2015
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(0,0,0) tid=(15,0,0)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(0,13,0) tid=(239,0,0)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(0,61,0) tid=(15,0,0)
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(0,40,0) tid=(111,0,0)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(0,34,0) tid=(79,0,0)
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(0,86,0) tid=(207,0,0)
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(0,48,0) tid=(143,0,0)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(0,83,0) tid=(175,0,0)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(0,9,0) tid=(143,0,0)
GPGPU-Sim uArch: cycles simulated: 9000  inst.: 5736576 (ipc=637.4) sim_rate=478048 (inst/sec) elapsed = 0:0:00:12 / Thu Mar 12 19:41:37 2015
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(0,22,0) tid=(207,0,0)
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(0,32,0) tid=(207,0,0)
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(0,72,0) tid=(239,0,0)
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(0,7,0) tid=(79,0,0)
GPGPU-Sim uArch: cycles simulated: 9500  inst.: 6147392 (ipc=647.1) sim_rate=472876 (inst/sec) elapsed = 0:0:00:13 / Thu Mar 12 19:41:38 2015
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(0,36,0) tid=(111,0,0)
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(0,26,0) tid=(175,0,0)
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(0,51,0) tid=(239,0,0)
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(0,42,0) tid=(143,0,0)
GPGPU-Sim uArch: cycles simulated: 10000  inst.: 6571328 (ipc=657.1) sim_rate=469380 (inst/sec) elapsed = 0:0:00:14 / Thu Mar 12 19:41:39 2015
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(0,46,0) tid=(239,0,0)
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(0,55,0) tid=(207,0,0)
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(0,41,0) tid=(175,0,0)
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(0,52,0) tid=(47,0,0)
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(0,61,0) tid=(207,0,0)
GPGPU-Sim uArch: cycles simulated: 10500  inst.: 6987808 (ipc=665.5) sim_rate=465853 (inst/sec) elapsed = 0:0:00:15 / Thu Mar 12 19:41:40 2015
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(0,29,0) tid=(239,0,0)
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(0,1,0) tid=(79,0,0)
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(0,59,0) tid=(15,0,0)
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(0,8,0) tid=(207,0,0)
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(0,6,0) tid=(207,0,0)
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(0,80,0) tid=(79,0,0)
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(0,26,0) tid=(143,0,0)
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(0,53,0) tid=(143,0,0)
GPGPU-Sim uArch: cycles simulated: 11500  inst.: 7792736 (ipc=677.6) sim_rate=487046 (inst/sec) elapsed = 0:0:00:16 / Thu Mar 12 19:41:41 2015
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(0,18,0) tid=(143,0,0)
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(0,46,0) tid=(47,0,0)
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(0,38,0) tid=(15,0,0)
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(0,10,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 12000  inst.: 8206464 (ipc=683.9) sim_rate=482733 (inst/sec) elapsed = 0:0:00:17 / Thu Mar 12 19:41:42 2015
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(0,14,0) tid=(15,0,0)
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(0,0,0) tid=(207,0,0)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(0,10,0) tid=(143,0,0)
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(0,22,0) tid=(111,0,0)
GPGPU-Sim uArch: cycles simulated: 12500  inst.: 8627264 (ipc=690.2) sim_rate=479292 (inst/sec) elapsed = 0:0:00:18 / Thu Mar 12 19:41:43 2015
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(0,58,0) tid=(47,0,0)
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(0,82,0) tid=(175,0,0)
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(0,36,0) tid=(175,0,0)
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(0,30,0) tid=(175,0,0)
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(0,75,0) tid=(111,0,0)
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(0,56,0) tid=(175,0,0)
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(0,37,0) tid=(239,0,0)
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(0,80,0) tid=(207,0,0)
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(0,22,0) tid=(79,0,0)
GPGPU-Sim uArch: cycles simulated: 13500  inst.: 9462400 (ipc=700.9) sim_rate=498021 (inst/sec) elapsed = 0:0:00:19 / Thu Mar 12 19:41:44 2015
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(0,67,0) tid=(47,0,0)
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(0,21,0) tid=(111,0,0)
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(0,13,0) tid=(239,0,0)
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(0,13,0) tid=(47,0,0)
GPGPU-Sim uArch: cycles simulated: 14000  inst.: 9861728 (ipc=704.4) sim_rate=493086 (inst/sec) elapsed = 0:0:00:20 / Thu Mar 12 19:41:45 2015
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(0,50,0) tid=(111,0,0)
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(0,27,0) tid=(175,0,0)
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(0,86,0) tid=(239,0,0)
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(0,50,0) tid=(143,0,0)
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(0,31,0) tid=(143,0,0)
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(0,73,0) tid=(175,0,0)
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(0,24,0) tid=(47,0,0)
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(0,61,0) tid=(143,0,0)
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(0,55,0) tid=(79,0,0)
GPGPU-Sim uArch: cycles simulated: 15000  inst.: 10689952 (ipc=712.7) sim_rate=509045 (inst/sec) elapsed = 0:0:00:21 / Thu Mar 12 19:41:46 2015
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(0,54,0) tid=(207,0,0)
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(0,9,0) tid=(175,0,0)
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(0,27,0) tid=(15,0,0)
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(0,57,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 15500  inst.: 11104320 (ipc=716.4) sim_rate=504741 (inst/sec) elapsed = 0:0:00:22 / Thu Mar 12 19:41:47 2015
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(0,72,0) tid=(15,0,0)
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(0,40,0) tid=(175,0,0)
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(0,3,0) tid=(143,0,0)
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(0,88,0) tid=(111,0,0)
GPGPU-Sim uArch: cycles simulated: 16000  inst.: 11518592 (ipc=719.9) sim_rate=500808 (inst/sec) elapsed = 0:0:00:23 / Thu Mar 12 19:41:48 2015
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(0,5,0) tid=(47,0,0)
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(0,29,0) tid=(239,0,0)
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(0,52,0) tid=(143,0,0)
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(0,33,0) tid=(175,0,0)
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(0,84,0) tid=(207,0,0)
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(0,24,0) tid=(239,0,0)
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(0,62,0) tid=(15,0,0)
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(0,12,0) tid=(143,0,0)
GPGPU-Sim uArch: cycles simulated: 17000  inst.: 12324096 (ipc=724.9) sim_rate=513504 (inst/sec) elapsed = 0:0:00:24 / Thu Mar 12 19:41:49 2015
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(0,68,0) tid=(15,0,0)
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(0,13,0) tid=(175,0,0)
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(0,24,0) tid=(15,0,0)
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(0,69,0) tid=(79,0,0)
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(0,23,0) tid=(79,0,0)
GPGPU-Sim uArch: cycles simulated: 17500  inst.: 12746208 (ipc=728.4) sim_rate=509848 (inst/sec) elapsed = 0:0:00:25 / Thu Mar 12 19:41:50 2015
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(0,9,0) tid=(47,0,0)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(0,36,0) tid=(207,0,0)
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(0,0,0) tid=(143,0,0)
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(0,22,0) tid=(111,0,0)
GPGPU-Sim uArch: cycles simulated: 18000  inst.: 13170336 (ipc=731.7) sim_rate=506551 (inst/sec) elapsed = 0:0:00:26 / Thu Mar 12 19:41:51 2015
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(0,52,0) tid=(15,0,0)
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(0,22,0) tid=(79,0,0)
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(0,4,0) tid=(143,0,0)
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(0,41,0) tid=(15,0,0)
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(0,5,0) tid=(239,0,0)
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(0,49,0) tid=(47,0,0)
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(0,23,0) tid=(239,0,0)
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(0,45,0) tid=(111,0,0)
GPGPU-Sim uArch: cycles simulated: 19000  inst.: 13995584 (ipc=736.6) sim_rate=518354 (inst/sec) elapsed = 0:0:00:27 / Thu Mar 12 19:41:52 2015
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(0,3,0) tid=(15,0,0)
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(0,33,0) tid=(239,0,0)
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(0,74,0) tid=(111,0,0)
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(0,5,0) tid=(143,0,0)
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(0,21,0) tid=(143,0,0)
GPGPU-Sim uArch: cycles simulated: 19500  inst.: 14397632 (ipc=738.3) sim_rate=514201 (inst/sec) elapsed = 0:0:00:28 / Thu Mar 12 19:41:53 2015
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(0,57,0) tid=(15,0,0)
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(0,51,0) tid=(15,0,0)
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(0,43,0) tid=(15,0,0)
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(0,20,0) tid=(79,0,0)
GPGPU-Sim uArch: cycles simulated: 20000  inst.: 14805280 (ipc=740.3) sim_rate=510526 (inst/sec) elapsed = 0:0:00:29 / Thu Mar 12 19:41:54 2015
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(0,15,0) tid=(47,0,0)
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(0,15,0) tid=(47,0,0)
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(0,4,0) tid=(175,0,0)
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(0,28,0) tid=(239,0,0)
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(0,32,0) tid=(15,0,0)
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(0,49,0) tid=(143,0,0)
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(0,74,0) tid=(239,0,0)
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(0,23,0) tid=(143,0,0)
GPGPU-Sim uArch: cycles simulated: 21000  inst.: 15634016 (ipc=744.5) sim_rate=521133 (inst/sec) elapsed = 0:0:00:30 / Thu Mar 12 19:41:55 2015
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(0,21,0) tid=(175,0,0)
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(0,13,0) tid=(175,0,0)
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(0,33,0) tid=(207,0,0)
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(0,31,0) tid=(143,0,0)
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(0,69,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 21500  inst.: 16046304 (ipc=746.3) sim_rate=517622 (inst/sec) elapsed = 0:0:00:31 / Thu Mar 12 19:41:56 2015
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(0,38,0) tid=(143,0,0)
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(0,81,0) tid=(143,0,0)
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(0,1,0) tid=(207,0,0)
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(0,4,0) tid=(207,0,0)
GPGPU-Sim uArch: cycles simulated: 22000  inst.: 16460160 (ipc=748.2) sim_rate=514380 (inst/sec) elapsed = 0:0:00:32 / Thu Mar 12 19:41:57 2015
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(0,27,0) tid=(207,0,0)
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(0,85,0) tid=(15,0,0)
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(0,29,0) tid=(111,0,0)
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(0,10,0) tid=(175,0,0)
GPGPU-Sim uArch: cycles simulated: 22500  inst.: 16876608 (ipc=750.1) sim_rate=511412 (inst/sec) elapsed = 0:0:00:33 / Thu Mar 12 19:41:58 2015
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(0,26,0) tid=(15,0,0)
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(0,37,0) tid=(207,0,0)
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(0,18,0) tid=(143,0,0)
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(0,15,0) tid=(15,0,0)
GPGPU-Sim PTX: 17800000 instructions simulated : ctaid=(0,54,0) tid=(47,0,0)
GPGPU-Sim PTX: 17900000 instructions simulated : ctaid=(0,67,0) tid=(207,0,0)
GPGPU-Sim PTX: 18000000 instructions simulated : ctaid=(0,18,0) tid=(111,0,0)
GPGPU-Sim PTX: 18100000 instructions simulated : ctaid=(0,9,0) tid=(207,0,0)
GPGPU-Sim PTX: 18200000 instructions simulated : ctaid=(0,22,0) tid=(239,0,0)
GPGPU-Sim uArch: cycles simulated: 23500  inst.: 17697568 (ipc=753.1) sim_rate=520516 (inst/sec) elapsed = 0:0:00:34 / Thu Mar 12 19:41:59 2015
GPGPU-Sim PTX: 18300000 instructions simulated : ctaid=(0,2,0) tid=(175,0,0)
GPGPU-Sim PTX: 18400000 instructions simulated : ctaid=(0,3,0) tid=(143,0,0)
GPGPU-Sim PTX: 18500000 instructions simulated : ctaid=(0,11,0) tid=(207,0,0)
GPGPU-Sim PTX: 18600000 instructions simulated : ctaid=(0,75,0) tid=(207,0,0)
GPGPU-Sim uArch: cycles simulated: 24000  inst.: 18106688 (ipc=754.4) sim_rate=517333 (inst/sec) elapsed = 0:0:00:35 / Thu Mar 12 19:42:00 2015
GPGPU-Sim PTX: 18700000 instructions simulated : ctaid=(0,17,0) tid=(239,0,0)
GPGPU-Sim PTX: 18800000 instructions simulated : ctaid=(0,1,0) tid=(207,0,0)
GPGPU-Sim PTX: 18900000 instructions simulated : ctaid=(0,41,0) tid=(207,0,0)
GPGPU-Sim PTX: 19000000 instructions simulated : ctaid=(0,40,0) tid=(239,0,0)
GPGPU-Sim uArch: cycles simulated: 24500  inst.: 18509760 (ipc=755.5) sim_rate=514160 (inst/sec) elapsed = 0:0:00:36 / Thu Mar 12 19:42:01 2015
GPGPU-Sim PTX: 19100000 instructions simulated : ctaid=(0,6,0) tid=(15,0,0)
GPGPU-Sim PTX: 19200000 instructions simulated : ctaid=(0,63,0) tid=(143,0,0)
GPGPU-Sim PTX: 19300000 instructions simulated : ctaid=(0,7,0) tid=(239,0,0)
GPGPU-Sim PTX: 19400000 instructions simulated : ctaid=(0,61,0) tid=(143,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (25019,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(25020,0)
GPGPU-Sim PTX: 19500000 instructions simulated : ctaid=(0,20,0) tid=(175,0,0)
GPGPU-Sim PTX: 19600000 instructions simulated : ctaid=(0,66,0) tid=(255,0,0)
GPGPU-Sim PTX: 19700000 instructions simulated : ctaid=(0,37,0) tid=(55,0,0)
GPGPU-Sim PTX: 19800000 instructions simulated : ctaid=(0,61,0) tid=(215,0,0)
GPGPU-Sim uArch: cycles simulated: 25500  inst.: 19347600 (ipc=758.7) sim_rate=522908 (inst/sec) elapsed = 0:0:00:37 / Thu Mar 12 19:42:02 2015
GPGPU-Sim PTX: 19900000 instructions simulated : ctaid=(0,29,0) tid=(151,0,0)
GPGPU-Sim PTX: 20000000 instructions simulated : ctaid=(0,15,0) tid=(119,0,0)
GPGPU-Sim PTX: 20100000 instructions simulated : ctaid=(0,29,0) tid=(87,0,0)
GPGPU-Sim PTX: 20200000 instructions simulated : ctaid=(0,35,0) tid=(119,0,0)
GPGPU-Sim PTX: 20300000 instructions simulated : ctaid=(0,87,0) tid=(247,0,0)
GPGPU-Sim uArch: cycles simulated: 26000  inst.: 19758256 (ipc=759.9) sim_rate=519954 (inst/sec) elapsed = 0:0:00:38 / Thu Mar 12 19:42:03 2015
GPGPU-Sim PTX: 20400000 instructions simulated : ctaid=(0,5,0) tid=(183,0,0)
GPGPU-Sim PTX: 20500000 instructions simulated : ctaid=(0,22,0) tid=(23,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (26274,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(26275,0)
GPGPU-Sim PTX: 20600000 instructions simulated : ctaid=(0,44,0) tid=(183,0,0)
GPGPU-Sim PTX: 20700000 instructions simulated : ctaid=(0,56,0) tid=(135,0,0)
GPGPU-Sim uArch: cycles simulated: 26500  inst.: 20170696 (ipc=761.2) sim_rate=517197 (inst/sec) elapsed = 0:0:00:39 / Thu Mar 12 19:42:04 2015
GPGPU-Sim PTX: 20800000 instructions simulated : ctaid=(0,58,0) tid=(63,0,0)
GPGPU-Sim PTX: 20900000 instructions simulated : ctaid=(0,34,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (26805,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(26806,0)
GPGPU-Sim PTX: 21000000 instructions simulated : ctaid=(0,82,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (26843,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(26844,0)
GPGPU-Sim PTX: 21100000 instructions simulated : ctaid=(0,5,0) tid=(143,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (27005,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(27006,0)
GPGPU-Sim PTX: 21200000 instructions simulated : ctaid=(0,27,0) tid=(111,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (27088,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(27089,0)
GPGPU-Sim PTX: 21300000 instructions simulated : ctaid=(0,61,0) tid=(215,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (27225,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(27226,0)
GPGPU-Sim PTX: 21400000 instructions simulated : ctaid=(0,62,0) tid=(247,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (27329,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(27330,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (27366,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(27367,0)
GPGPU-Sim PTX: 21500000 instructions simulated : ctaid=(0,41,0) tid=(239,0,0)
GPGPU-Sim uArch: cycles simulated: 27500  inst.: 20970552 (ipc=762.6) sim_rate=524263 (inst/sec) elapsed = 0:0:00:40 / Thu Mar 12 19:42:05 2015
GPGPU-Sim PTX: 21600000 instructions simulated : ctaid=(0,86,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (27555,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(27556,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (27614,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(27615,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (27618,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(27619,0)
GPGPU-Sim PTX: 21700000 instructions simulated : ctaid=(0,73,0) tid=(247,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (27681,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(27682,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (27709,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(27710,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (27733,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(27734,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (27763,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(27764,0)
GPGPU-Sim PTX: 21800000 instructions simulated : ctaid=(0,45,0) tid=(87,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (27785,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(27786,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (27812,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(27813,0)
GPGPU-Sim PTX: 21900000 instructions simulated : ctaid=(0,99,0) tid=(183,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (27920,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(27921,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (27933,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(27934,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (27945,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(27946,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (27997,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(27998,0)
GPGPU-Sim PTX: 22000000 instructions simulated : ctaid=(0,31,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 28000  inst.: 21390176 (ipc=763.9) sim_rate=521711 (inst/sec) elapsed = 0:0:00:41 / Thu Mar 12 19:42:06 2015
GPGPU-Sim uArch: Shader 14 finished CTA #1 (28051,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(28052,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (28072,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(28073,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (28108,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(28109,0)
GPGPU-Sim PTX: 22100000 instructions simulated : ctaid=(0,38,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (28121,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(28122,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (28140,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(28141,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (28145,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(28146,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (28159,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(28160,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (28211,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(28212,0)
GPGPU-Sim PTX: 22200000 instructions simulated : ctaid=(0,57,0) tid=(247,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (28246,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(28247,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (28307,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(28308,0)
GPGPU-Sim PTX: 22300000 instructions simulated : ctaid=(0,72,0) tid=(199,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (28360,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(28361,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (28383,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(28384,0)
GPGPU-Sim PTX: 22400000 instructions simulated : ctaid=(0,105,0) tid=(175,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (28485,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(28486,0)
GPGPU-Sim uArch: cycles simulated: 28500  inst.: 21797832 (ipc=764.8) sim_rate=518996 (inst/sec) elapsed = 0:0:00:42 / Thu Mar 12 19:42:07 2015
GPGPU-Sim uArch: Shader 2 finished CTA #2 (28509,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(28510,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (28529,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(28530,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (28551,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(28552,0)
GPGPU-Sim PTX: 22500000 instructions simulated : ctaid=(0,45,0) tid=(119,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (28608,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (28705,0), 5 CTAs running
GPGPU-Sim PTX: 22600000 instructions simulated : ctaid=(0,99,0) tid=(199,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (28751,0), 5 CTAs running
GPGPU-Sim PTX: 22700000 instructions simulated : ctaid=(0,81,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (28896,0), 5 CTAs running
GPGPU-Sim PTX: 22800000 instructions simulated : ctaid=(0,74,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 29000  inst.: 22207936 (ipc=765.8) sim_rate=516463 (inst/sec) elapsed = 0:0:00:43 / Thu Mar 12 19:42:08 2015
GPGPU-Sim uArch: Shader 5 finished CTA #2 (29001,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (29017,0), 5 CTAs running
GPGPU-Sim PTX: 22900000 instructions simulated : ctaid=(0,114,0) tid=(255,0,0)
GPGPU-Sim PTX: 23000000 instructions simulated : ctaid=(0,72,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (29206,0), 4 CTAs running
GPGPU-Sim PTX: 23100000 instructions simulated : ctaid=(0,123,0) tid=(95,0,0)
GPGPU-Sim PTX: 23200000 instructions simulated : ctaid=(0,119,0) tid=(95,0,0)
GPGPU-Sim PTX: 23300000 instructions simulated : ctaid=(0,64,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (29633,0), 4 CTAs running
GPGPU-Sim PTX: 23400000 instructions simulated : ctaid=(0,105,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (29661,0), 4 CTAs running
GPGPU-Sim PTX: 23500000 instructions simulated : ctaid=(0,106,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (29850,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (29858,0), 4 CTAs running
GPGPU-Sim PTX: 23600000 instructions simulated : ctaid=(0,74,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (29918,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (29967,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (29968,0), 3 CTAs running
GPGPU-Sim PTX: 23700000 instructions simulated : ctaid=(0,106,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 30000  inst.: 23044448 (ipc=768.1) sim_rate=523737 (inst/sec) elapsed = 0:0:00:44 / Thu Mar 12 19:42:09 2015
GPGPU-Sim uArch: Shader 9 finished CTA #3 (30002,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (30071,0), 5 CTAs running
GPGPU-Sim PTX: 23800000 instructions simulated : ctaid=(0,86,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (30102,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (30108,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (30158,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (30169,0), 5 CTAs running
GPGPU-Sim PTX: 23900000 instructions simulated : ctaid=(0,80,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (30244,0), 5 CTAs running
GPGPU-Sim PTX: 24000000 instructions simulated : ctaid=(0,96,0) tid=(95,0,0)
GPGPU-Sim PTX: 24100000 instructions simulated : ctaid=(0,113,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 30500  inst.: 23463744 (ipc=769.3) sim_rate=521416 (inst/sec) elapsed = 0:0:00:45 / Thu Mar 12 19:42:10 2015
GPGPU-Sim uArch: Shader 14 finished CTA #3 (30536,0), 5 CTAs running
GPGPU-Sim PTX: 24200000 instructions simulated : ctaid=(0,86,0) tid=(191,0,0)
GPGPU-Sim PTX: 24300000 instructions simulated : ctaid=(0,89,0) tid=(31,0,0)
GPGPU-Sim PTX: 24400000 instructions simulated : ctaid=(0,103,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (30849,0), 2 CTAs running
GPGPU-Sim PTX: 24500000 instructions simulated : ctaid=(0,99,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 31000  inst.: 23875552 (ipc=770.2) sim_rate=519033 (inst/sec) elapsed = 0:0:00:46 / Thu Mar 12 19:42:11 2015
GPGPU-Sim PTX: 24600000 instructions simulated : ctaid=(0,62,0) tid=(31,0,0)
GPGPU-Sim PTX: 24700000 instructions simulated : ctaid=(0,62,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (31279,0), 3 CTAs running
GPGPU-Sim PTX: 24800000 instructions simulated : ctaid=(0,98,0) tid=(31,0,0)
GPGPU-Sim PTX: 24900000 instructions simulated : ctaid=(0,93,0) tid=(191,0,0)
GPGPU-Sim PTX: 25000000 instructions simulated : ctaid=(0,125,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (31621,0), 3 CTAs running
GPGPU-Sim PTX: 25100000 instructions simulated : ctaid=(0,61,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (31685,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (31747,0), 3 CTAs running
GPGPU-Sim PTX: 25200000 instructions simulated : ctaid=(0,61,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (31839,0), 3 CTAs running
GPGPU-Sim PTX: 25300000 instructions simulated : ctaid=(0,70,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 32000  inst.: 24681632 (ipc=771.3) sim_rate=525141 (inst/sec) elapsed = 0:0:00:47 / Thu Mar 12 19:42:12 2015
GPGPU-Sim PTX: 25400000 instructions simulated : ctaid=(0,76,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (32065,0), 4 CTAs running
GPGPU-Sim PTX: 25500000 instructions simulated : ctaid=(0,82,0) tid=(95,0,0)
GPGPU-Sim PTX: 25600000 instructions simulated : ctaid=(0,113,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (32276,0), 4 CTAs running
GPGPU-Sim PTX: 25700000 instructions simulated : ctaid=(0,93,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (32381,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (32406,0), 4 CTAs running
GPGPU-Sim PTX: 25800000 instructions simulated : ctaid=(0,108,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 32500  inst.: 25089408 (ipc=772.0) sim_rate=522696 (inst/sec) elapsed = 0:0:00:48 / Thu Mar 12 19:42:13 2015
GPGPU-Sim uArch: Shader 11 finished CTA #4 (32574,0), 4 CTAs running
GPGPU-Sim PTX: 25900000 instructions simulated : ctaid=(0,100,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (32703,0), 4 CTAs running
GPGPU-Sim PTX: 26000000 instructions simulated : ctaid=(0,77,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (32804,0), 4 CTAs running
GPGPU-Sim PTX: 26100000 instructions simulated : ctaid=(0,109,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (32884,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (32898,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (32900,0), 4 CTAs running
GPGPU-Sim PTX: 26200000 instructions simulated : ctaid=(0,100,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 33000  inst.: 25485952 (ipc=772.3) sim_rate=520121 (inst/sec) elapsed = 0:0:00:49 / Thu Mar 12 19:42:14 2015
GPGPU-Sim PTX: 26300000 instructions simulated : ctaid=(0,95,0) tid=(31,0,0)
GPGPU-Sim PTX: 26400000 instructions simulated : ctaid=(0,84,0) tid=(191,0,0)
GPGPU-Sim PTX: 26500000 instructions simulated : ctaid=(0,127,0) tid=(223,0,0)
GPGPU-Sim PTX: 26600000 instructions simulated : ctaid=(0,79,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 33500  inst.: 25884800 (ipc=772.7) sim_rate=517696 (inst/sec) elapsed = 0:0:00:50 / Thu Mar 12 19:42:15 2015
GPGPU-Sim uArch: Shader 4 finished CTA #5 (33549,0), 2 CTAs running
GPGPU-Sim PTX: 26700000 instructions simulated : ctaid=(0,110,0) tid=(63,0,0)
GPGPU-Sim PTX: 26800000 instructions simulated : ctaid=(0,98,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (33772,0), 2 CTAs running
GPGPU-Sim PTX: 26900000 instructions simulated : ctaid=(0,106,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (33882,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (33938,0), 2 CTAs running
GPGPU-Sim PTX: 27000000 instructions simulated : ctaid=(0,105,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 34000  inst.: 26270080 (ipc=772.6) sim_rate=515099 (inst/sec) elapsed = 0:0:00:51 / Thu Mar 12 19:42:16 2015
GPGPU-Sim PTX: 27100000 instructions simulated : ctaid=(0,76,0) tid=(191,0,0)
GPGPU-Sim PTX: 27200000 instructions simulated : ctaid=(0,88,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (34315,0), 2 CTAs running
GPGPU-Sim PTX: 27300000 instructions simulated : ctaid=(0,81,0) tid=(255,0,0)
GPGPU-Sim PTX: 27400000 instructions simulated : ctaid=(0,109,0) tid=(159,0,0)
GPGPU-Sim PTX: 27500000 instructions simulated : ctaid=(0,113,0) tid=(127,0,0)
GPGPU-Sim PTX: 27600000 instructions simulated : ctaid=(0,112,0) tid=(255,0,0)
GPGPU-Sim PTX: 27700000 instructions simulated : ctaid=(0,110,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 35000  inst.: 27022688 (ipc=772.1) sim_rate=519667 (inst/sec) elapsed = 0:0:00:52 / Thu Mar 12 19:42:17 2015
GPGPU-Sim PTX: 27800000 instructions simulated : ctaid=(0,86,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (35081,0), 3 CTAs running
GPGPU-Sim PTX: 27900000 instructions simulated : ctaid=(0,109,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (35139,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (35230,0), 3 CTAs running
GPGPU-Sim PTX: 28000000 instructions simulated : ctaid=(0,112,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (35347,0), 3 CTAs running
GPGPU-Sim PTX: 28100000 instructions simulated : ctaid=(0,112,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 35500  inst.: 27397856 (ipc=771.8) sim_rate=516940 (inst/sec) elapsed = 0:0:00:53 / Thu Mar 12 19:42:18 2015
GPGPU-Sim PTX: 28200000 instructions simulated : ctaid=(0,110,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (35627,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (35649,0), 3 CTAs running
GPGPU-Sim PTX: 28300000 instructions simulated : ctaid=(0,112,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (35679,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (35712,0), 3 CTAs running
GPGPU-Sim PTX: 28400000 instructions simulated : ctaid=(0,94,0) tid=(159,0,0)
GPGPU-Sim PTX: 28500000 instructions simulated : ctaid=(0,125,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 36000  inst.: 27778688 (ipc=771.6) sim_rate=514420 (inst/sec) elapsed = 0:0:00:54 / Thu Mar 12 19:42:19 2015
GPGPU-Sim PTX: 28600000 instructions simulated : ctaid=(0,96,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (36093,0), 3 CTAs running
GPGPU-Sim PTX: 28700000 instructions simulated : ctaid=(0,116,0) tid=(191,0,0)
GPGPU-Sim PTX: 28800000 instructions simulated : ctaid=(0,97,0) tid=(159,0,0)
GPGPU-Sim PTX: 28900000 instructions simulated : ctaid=(0,90,0) tid=(255,0,0)
GPGPU-Sim PTX: 29000000 instructions simulated : ctaid=(0,124,0) tid=(255,0,0)
GPGPU-Sim PTX: 29100000 instructions simulated : ctaid=(0,101,0) tid=(191,0,0)
GPGPU-Sim PTX: 29200000 instructions simulated : ctaid=(0,112,0) tid=(159,0,0)
GPGPU-Sim PTX: 29300000 instructions simulated : ctaid=(0,99,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 37000  inst.: 28510592 (ipc=770.6) sim_rate=518374 (inst/sec) elapsed = 0:0:00:55 / Thu Mar 12 19:42:20 2015
GPGPU-Sim PTX: 29400000 instructions simulated : ctaid=(0,115,0) tid=(191,0,0)
GPGPU-Sim PTX: 29500000 instructions simulated : ctaid=(0,118,0) tid=(127,0,0)
GPGPU-Sim PTX: 29600000 instructions simulated : ctaid=(0,124,0) tid=(63,0,0)
GPGPU-Sim PTX: 29700000 instructions simulated : ctaid=(0,112,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 37500  inst.: 28902720 (ipc=770.7) sim_rate=516120 (inst/sec) elapsed = 0:0:00:56 / Thu Mar 12 19:42:21 2015
GPGPU-Sim PTX: 29800000 instructions simulated : ctaid=(0,94,0) tid=(191,0,0)
GPGPU-Sim PTX: 29900000 instructions simulated : ctaid=(0,127,0) tid=(95,0,0)
GPGPU-Sim PTX: 30000000 instructions simulated : ctaid=(0,100,0) tid=(95,0,0)
GPGPU-Sim PTX: 30100000 instructions simulated : ctaid=(0,124,0) tid=(63,0,0)
GPGPU-Sim PTX: 30200000 instructions simulated : ctaid=(0,109,0) tid=(191,0,0)
GPGPU-Sim PTX: 30300000 instructions simulated : ctaid=(0,94,0) tid=(255,0,0)
GPGPU-Sim PTX: 30400000 instructions simulated : ctaid=(0,110,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 38500  inst.: 29641856 (ipc=769.9) sim_rate=520032 (inst/sec) elapsed = 0:0:00:57 / Thu Mar 12 19:42:22 2015
GPGPU-Sim PTX: 30500000 instructions simulated : ctaid=(0,119,0) tid=(223,0,0)
GPGPU-Sim PTX: 30600000 instructions simulated : ctaid=(0,98,0) tid=(127,0,0)
GPGPU-Sim PTX: 30700000 instructions simulated : ctaid=(0,127,0) tid=(63,0,0)
GPGPU-Sim PTX: 30800000 instructions simulated : ctaid=(0,127,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 39000  inst.: 30035200 (ipc=770.1) sim_rate=517848 (inst/sec) elapsed = 0:0:00:58 / Thu Mar 12 19:42:23 2015
GPGPU-Sim PTX: 30900000 instructions simulated : ctaid=(0,93,0) tid=(127,0,0)
GPGPU-Sim PTX: 31000000 instructions simulated : ctaid=(0,116,0) tid=(63,0,0)
GPGPU-Sim PTX: 31100000 instructions simulated : ctaid=(0,91,0) tid=(63,0,0)
GPGPU-Sim PTX: 31200000 instructions simulated : ctaid=(0,126,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (39438,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z10testKernelPfS_S_jjjj').
GPGPU-Sim PTX: 31300000 instructions simulated : ctaid=(0,116,0) tid=(31,0,0)
GPGPU-Sim PTX: 31400000 instructions simulated : ctaid=(0,111,0) tid=(159,0,0)
GPGPU-Sim PTX: 31500000 instructions simulated : ctaid=(0,124,0) tid=(255,0,0)
GPGPU-Sim PTX: 31600000 instructions simulated : ctaid=(0,94,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 40000  inst.: 30767200 (ipc=769.2) sim_rate=521477 (inst/sec) elapsed = 0:0:00:59 / Thu Mar 12 19:42:24 2015
GPGPU-Sim PTX: 31700000 instructions simulated : ctaid=(0,92,0) tid=(223,0,0)
GPGPU-Sim PTX: 31800000 instructions simulated : ctaid=(0,106,0) tid=(63,0,0)
GPGPU-Sim PTX: 31900000 instructions simulated : ctaid=(0,124,0) tid=(223,0,0)
GPGPU-Sim PTX: 32000000 instructions simulated : ctaid=(0,112,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 40500  inst.: 31131264 (ipc=768.7) sim_rate=518854 (inst/sec) elapsed = 0:0:01:00 / Thu Mar 12 19:42:25 2015
GPGPU-Sim PTX: 32100000 instructions simulated : ctaid=(0,90,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (40693,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (40752,0), 1 CTAs running
GPGPU-Sim PTX: 32200000 instructions simulated : ctaid=(0,107,0) tid=(63,0,0)
GPGPU-Sim PTX: 32300000 instructions simulated : ctaid=(0,115,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (41001,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (41017,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (41021,0), 1 CTAs running
GPGPU-Sim PTX: 32400000 instructions simulated : ctaid=(0,102,0) tid=(191,0,0)
GPGPU-Sim PTX: 32500000 instructions simulated : ctaid=(0,115,0) tid=(191,0,0)
GPGPU-Sim PTX: 32600000 instructions simulated : ctaid=(0,125,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 41500  inst.: 31787520 (ipc=766.0) sim_rate=521106 (inst/sec) elapsed = 0:0:01:01 / Thu Mar 12 19:42:26 2015
GPGPU-Sim PTX: 32700000 instructions simulated : ctaid=(0,127,0) tid=(127,0,0)
GPGPU-Sim PTX: 32800000 instructions simulated : ctaid=(0,115,0) tid=(223,0,0)
GPGPU-Sim PTX: 32900000 instructions simulated : ctaid=(0,107,0) tid=(191,0,0)
GPGPU-Sim PTX: 33000000 instructions simulated : ctaid=(0,122,0) tid=(223,0,0)
GPGPU-Sim PTX: 33100000 instructions simulated : ctaid=(0,125,0) tid=(127,0,0)
GPGPU-Sim PTX: 33200000 instructions simulated : ctaid=(0,96,0) tid=(191,0,0)
GPGPU-Sim PTX: 33300000 instructions simulated : ctaid=(0,95,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 42500  inst.: 32424288 (ipc=762.9) sim_rate=522972 (inst/sec) elapsed = 0:0:01:02 / Thu Mar 12 19:42:27 2015
GPGPU-Sim uArch: Shader 0 finished CTA #1 (42519,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z10testKernelPfS_S_jjjj').
GPGPU-Sim PTX: 33400000 instructions simulated : ctaid=(0,127,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (42755,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z10testKernelPfS_S_jjjj').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (42766,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z10testKernelPfS_S_jjjj').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (42809,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z10testKernelPfS_S_jjjj').
GPGPU-Sim PTX: 33500000 instructions simulated : ctaid=(0,91,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (42836,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z10testKernelPfS_S_jjjj').
GPGPU-Sim uArch: cycles simulated: 43000  inst.: 32667488 (ipc=759.7) sim_rate=518531 (inst/sec) elapsed = 0:0:01:03 / Thu Mar 12 19:42:28 2015
GPGPU-Sim PTX: 33600000 instructions simulated : ctaid=(0,98,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (43126,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (43148,0), 2 CTAs running
GPGPU-Sim PTX: 33700000 instructions simulated : ctaid=(0,120,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (43294,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (43365,0), 2 CTAs running
GPGPU-Sim PTX: 33800000 instructions simulated : ctaid=(0,126,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (43465,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (43508,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (43624,0), 2 CTAs running
GPGPU-Sim PTX: 33900000 instructions simulated : ctaid=(0,108,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (43767,0), 2 CTAs running
GPGPU-Sim PTX: 34000000 instructions simulated : ctaid=(0,126,0) tid=(255,0,0)
GPGPU-Sim PTX: 34100000 instructions simulated : ctaid=(0,108,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (44106,0), 1 CTAs running
GPGPU-Sim PTX: 34200000 instructions simulated : ctaid=(0,116,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (44427,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 44500  inst.: 33313632 (ipc=748.6) sim_rate=520525 (inst/sec) elapsed = 0:0:01:04 / Thu Mar 12 19:42:29 2015
GPGPU-Sim uArch: Shader 13 finished CTA #1 (44556,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (44582,0), 1 CTAs running
GPGPU-Sim PTX: 34300000 instructions simulated : ctaid=(0,125,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (44717,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (44791,0), 1 CTAs running
GPGPU-Sim PTX: 34400000 instructions simulated : ctaid=(0,126,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (44994,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (45145,0), 1 CTAs running
GPGPU-Sim PTX: 34500000 instructions simulated : ctaid=(0,125,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (45230,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (45268,0), 1 CTAs running
GPGPU-Sim PTX: 34600000 instructions simulated : ctaid=(0,127,0) tid=(95,0,0)
GPGPU-Sim PTX: 34700000 instructions simulated : ctaid=(0,126,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 46000  inst.: 33791776 (ipc=734.6) sim_rate=519873 (inst/sec) elapsed = 0:0:01:05 / Thu Mar 12 19:42:30 2015
GPGPU-Sim PTX: 34800000 instructions simulated : ctaid=(0,118,0) tid=(255,0,0)
GPGPU-Sim PTX: 34900000 instructions simulated : ctaid=(0,117,0) tid=(191,0,0)
GPGPU-Sim PTX: 35000000 instructions simulated : ctaid=(0,123,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (47022,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z10testKernelPfS_S_jjjj').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (47152,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z10testKernelPfS_S_jjjj').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (47235,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z10testKernelPfS_S_jjjj').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (47266,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z10testKernelPfS_S_jjjj').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (47350,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z10testKernelPfS_S_jjjj').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (47361,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z10testKernelPfS_S_jjjj').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (47392,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z10testKernelPfS_S_jjjj').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (47455,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z10testKernelPfS_S_jjjj').
GPGPU-Sim uArch: Shader 12 finished CTA #2 (47499,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z10testKernelPfS_S_jjjj').
GPGPU-Sim uArch: GPU detected kernel '_Z10testKernelPfS_S_jjjj' finished on shader 12.
kernel_name = _Z10testKernelPfS_S_jjjj 
kernel_launch_uid = 1 
gpu_sim_cycle = 47500
gpu_sim_insn = 34076672
gpu_ipc =     717.4036
gpu_tot_sim_cycle = 47500
gpu_tot_sim_insn = 34076672
gpu_tot_ipc =     717.4036
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1407
gpu_stall_icnt2sh    = 8986
gpu_total_sim_rate=524256

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 622331
	L1I_total_cache_misses = 3067
	L1I_total_cache_miss_rate = 0.0049
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16342
L1D_cache:
	L1D_cache_core[0]: Access = 720, Miss = 708, Miss_rate = 0.983, Pending_hits = 10, Reservation_fails = 352
	L1D_cache_core[1]: Access = 754, Miss = 716, Miss_rate = 0.950, Pending_hits = 10, Reservation_fails = 263
	L1D_cache_core[2]: Access = 770, Miss = 756, Miss_rate = 0.982, Pending_hits = 10, Reservation_fails = 319
	L1D_cache_core[3]: Access = 696, Miss = 684, Miss_rate = 0.983, Pending_hits = 10, Reservation_fails = 288
	L1D_cache_core[4]: Access = 712, Miss = 700, Miss_rate = 0.983, Pending_hits = 10, Reservation_fails = 304
	L1D_cache_core[5]: Access = 720, Miss = 708, Miss_rate = 0.983, Pending_hits = 10, Reservation_fails = 363
	L1D_cache_core[6]: Access = 810, Miss = 740, Miss_rate = 0.914, Pending_hits = 12, Reservation_fails = 416
	L1D_cache_core[7]: Access = 810, Miss = 796, Miss_rate = 0.983, Pending_hits = 10, Reservation_fails = 343
	L1D_cache_core[8]: Access = 630, Miss = 620, Miss_rate = 0.984, Pending_hits = 10, Reservation_fails = 475
	L1D_cache_core[9]: Access = 810, Miss = 796, Miss_rate = 0.983, Pending_hits = 10, Reservation_fails = 367
	L1D_cache_core[10]: Access = 720, Miss = 708, Miss_rate = 0.983, Pending_hits = 10, Reservation_fails = 438
	L1D_cache_core[11]: Access = 810, Miss = 796, Miss_rate = 0.983, Pending_hits = 10, Reservation_fails = 427
	L1D_cache_core[12]: Access = 810, Miss = 780, Miss_rate = 0.963, Pending_hits = 10, Reservation_fails = 538
	L1D_cache_core[13]: Access = 810, Miss = 740, Miss_rate = 0.914, Pending_hits = 12, Reservation_fails = 432
	L1D_cache_core[14]: Access = 810, Miss = 796, Miss_rate = 0.983, Pending_hits = 10, Reservation_fails = 434
	L1D_total_cache_accesses = 11392
	L1D_total_cache_misses = 11044
	L1D_total_cache_miss_rate = 0.9695
	L1D_total_cache_pending_hits = 154
	L1D_total_cache_reservation_fails = 5759
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 13440
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0067
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 194
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 154
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8996
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5756
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 13350
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2048
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 619264
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3067
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16342
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2172, 2148, 2136, 2136, 2136, 2136, 2136, 2136, 2172, 2148, 2136, 2136, 2136, 2136, 2136, 2136, 1086, 1074, 1068, 1068, 1068, 1068, 1068, 1068, 1086, 1074, 1068, 1068, 1068, 1068, 1068, 1068, 1086, 1074, 1068, 1068, 1068, 1068, 1068, 1068, 1086, 1074, 1068, 1068, 1068, 1068, 1068, 1068, 
gpgpu_n_tot_thrd_icount = 35057664
gpgpu_n_tot_w_icount = 1095552
gpgpu_n_stall_shd_mem = 5759
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8996
gpgpu_n_mem_write_global = 2048
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 299008
gpgpu_n_store_insn = 65536
gpgpu_n_shmem_insn = 7677952
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 430080
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 5759
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:74290	W0_Idle:63096	W0_Scoreboard:124802	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:896	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1094656
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 71968 {8:8996,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 278528 {136:2048,}
traffic_breakdown_coretomem[INST_ACC_R] = 960 {8:120,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1223456 {136:8996,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 16384 {8:2048,}
traffic_breakdown_memtocore[INST_ACC_R] = 16320 {136:120,}
maxmrqlatency = 244 
maxdqlatency = 0 
maxmflatency = 656 
averagemflatency = 213 
max_icnt2mem_latency = 99 
max_icnt2sh_latency = 47499 
mrq_lat_table:2405 	783 	376 	607 	785 	563 	432 	204 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	7088 	3860 	111 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	8764 	1578 	813 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3209 	3797 	1971 	34 	0 	0 	0 	0 	0 	0 	0 	1176 	872 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	71 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0        10        10        32        32        32        32        32        32         0         0         0         0 
dram[1]:         2         0         0         0        10        10        32        32        32        32        32        32         0         0         0         0 
dram[2]:         2         0         0         0        10        12        32        32        32        32        32        32         0         0         0         0 
dram[3]:         4         0         0         0        10        12        32        32        32        32        32        32         0         0         0         0 
dram[4]:         0         0         0         0        10        12        32        32        32        32        32        32         0         0         0         0 
dram[5]:         0         0         0         0        10        12        32        32        32        32        32        32         0         0         0         0 
maximum service time to same row:
dram[0]:       519     24940     27256     27143     26553     26497     28606     28455     37732     36257     36337     39662      3063      3038     29416     29424 
dram[1]:     22985     24946     27572     27149     26444     26500     29206     28457     37517     36261     39666     39663      3057      3054     29410     29385 
dram[2]:     21876     24957     27579     27155     26451     26513     29159     28495     37525     36296     39670     39643      3076      3009     29421     29491 
dram[3]:     18962     25906     27597     27232     26456     26625     29163     28574     37525     36371     39706     39607      3157      3010     29425     29504 
dram[4]:     24562     25912     27604     27238     26430     26627     29184     28578     37464     36387     39565     39607      3033      3015     29397     29571 
dram[5]:     24934     25918     27137     27244     26494     26652     28454     28581     36256     36388     39657     39630      3035      3041     29369     29577 
average row accesses per activate:
dram[0]: 16.250000 64.000000 64.000000 64.000000 37.000000 37.000000 48.000000 48.000000 48.000000 48.000000 28.000000 26.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]: 33.000000 64.000000 64.000000 64.000000 37.000000 37.000000 48.000000 48.000000 48.000000 48.000000 28.000000 26.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]: 33.000000 64.000000 64.000000 64.000000 37.000000 38.000000 48.000000 48.000000 48.000000 48.000000 28.000000 26.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]: 16.500000 64.000000 64.000000 64.000000 37.000000 38.000000 48.000000 48.000000 48.000000 48.000000 28.000000 26.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]: 64.000000 64.000000 64.000000 64.000000 37.000000 38.000000 48.000000 48.000000 48.000000 48.000000 28.000000 26.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]: 64.000000 64.000000 64.000000 64.000000 37.000000 38.000000 48.000000 48.000000 48.000000 48.000000 26.000000 26.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 6155/152 = 40.493421
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        35        32        32        32        42        42        64        64        64        64        44        42        32        32        32        32 
dram[1]:        34        32        32        32        42        42        64        64        64        64        44        42        32        32        32        32 
dram[2]:        34        32        32        32        42        44        64        64        64        64        44        42        32        32        32        32 
dram[3]:        34        32        32        32        42        44        64        64        64        64        44        42        32        32        32        32 
dram[4]:        32        32        32        32        42        44        64        64        64        64        44        42        32        32        32        32 
dram[5]:        32        32        32        32        42        44        64        64        64        64        42        42        32        32        32        32 
total reads: 4107
bank skew: 64/32 = 2.00
chip skew: 686/682 = 1.01
number of total write accesses:
dram[0]:        30        32        32        32        32        32        32        32        32        32        12        10         0         0         0         0 
dram[1]:        32        32        32        32        32        32        32        32        32        32        12        10         0         0         0         0 
dram[2]:        32        32        32        32        32        32        32        32        32        32        12        10         0         0         0         0 
dram[3]:        32        32        32        32        32        32        32        32        32        32        12        10         0         0         0         0 
dram[4]:        32        32        32        32        32        32        32        32        32        32        12        10         0         0         0         0 
dram[5]:        32        32        32        32        32        32        32        32        32        32        10        10         0         0         0         0 
total reads: 2048
min_bank_accesses = 0!
chip skew: 342/340 = 1.01
average mf latency per bank:
dram[0]:        410       155       157       158       260       243       382       408       366       404       517       614       756       825       731       740
dram[1]:        138       163       157       156       243       254       408       407       393       395       571       625       800       823       742       741
dram[2]:        140       166       160       158       245       274       417       389       397       375       574       568       801       761       750       713
dram[3]:        147       143       156       142       246       280       403       403       385       387       549       606       779       785       746       725
dram[4]:        153       145       161       143       240       288       400       411       396       385       564       585       770       788       738       732
dram[5]:        152       147       156       149       245       296       401       412       404       387       613       590       812       784       738       722
maximum mf latency per bank:
dram[0]:        394       448       418       483       519       413       403       588       395       570       342       607       438       644       299       308
dram[1]:        385       475       470       475       377       447       638       509       641       471       580       594       622       639       300       313
dram[2]:        392       481       475       480       366       483       539       443       522       420       556       471       608       307       304       304
dram[3]:        423       396       455       355       351       508       455       584       418       464       477       585       493       557       286       306
dram[4]:        426       391       450       363       424       539       497       587       476       494       465       484       406       520       305       324
dram[5]:        441       394       471       361       432       569       575       530       558       463       589       541       656       427       360       365

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=62699 n_nop=60611 n_act=27 n_pre=11 n_req=1025 n_rd=1370 n_write=680 bw_util=0.06539
n_activity=11319 dram_eff=0.3622
bk0: 70a 61580i bk1: 64a 61527i bk2: 64a 61404i bk3: 64a 61418i bk4: 84a 61531i bk5: 84a 61452i bk6: 128a 61554i bk7: 128a 61483i bk8: 128a 61631i bk9: 128a 61440i bk10: 88a 62013i bk11: 84a 61842i bk12: 64a 62248i bk13: 64a 62242i bk14: 64a 62485i bk15: 64a 62426i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.396019
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents
MSHR: tag=0x8007c180, atomic=0 1 entries : 0xaca017c8 :  mf: uid=671302, sid12:w17, part=1, addr=0x8007c180, load , size=128, unknown  status = IN_PARTITION_DRAM (47494), 

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=62699 n_nop=60613 n_act=25 n_pre=9 n_req=1026 n_rd=1368 n_write=684 bw_util=0.06546
n_activity=11147 dram_eff=0.3682
bk0: 68a 61589i bk1: 64a 61513i bk2: 64a 61318i bk3: 64a 61472i bk4: 84a 61511i bk5: 84a 61339i bk6: 128a 61527i bk7: 128a 61383i bk8: 128a 61555i bk9: 128a 61410i bk10: 88a 61727i bk11: 84a 61750i bk12: 64a 62260i bk13: 64a 62153i bk14: 64a 62489i bk15: 64a 62479i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.471618
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents
MSHR: tag=0x8007c200, atomic=0 1 entries : 0xaccd8cd0 :  mf: uid=671303, sid12:w18, part=2, addr=0x8007c200, load , size=128, unknown  status = IN_PARTITION_DRAM (47497), 

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=62699 n_nop=60609 n_act=25 n_pre=9 n_req=1028 n_rd=1372 n_write=684 bw_util=0.06558
n_activity=11129 dram_eff=0.3695
bk0: 68a 61584i bk1: 64a 61478i bk2: 64a 61291i bk3: 64a 61450i bk4: 84a 61577i bk5: 88a 61334i bk6: 128a 61507i bk7: 128a 61349i bk8: 128a 61561i bk9: 128a 61436i bk10: 88a 61839i bk11: 84a 61870i bk12: 64a 62301i bk13: 64a 62407i bk14: 64a 62477i bk15: 64a 62453i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.453931
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=62699 n_nop=60605 n_act=27 n_pre=11 n_req=1028 n_rd=1372 n_write=684 bw_util=0.06558
n_activity=11435 dram_eff=0.3596
bk0: 68a 61495i bk1: 64a 61540i bk2: 64a 61479i bk3: 64a 61515i bk4: 84a 61577i bk5: 88a 61460i bk6: 128a 61533i bk7: 128a 61260i bk8: 128a 61531i bk9: 128a 61515i bk10: 88a 61914i bk11: 84a 61821i bk12: 64a 62252i bk13: 64a 62333i bk14: 64a 62457i bk15: 64a 62461i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.402351
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=62699 n_nop=60615 n_act=24 n_pre=8 n_req=1026 n_rd=1368 n_write=684 bw_util=0.06546
n_activity=11202 dram_eff=0.3664
bk0: 64a 61606i bk1: 64a 61564i bk2: 64a 61409i bk3: 64a 61547i bk4: 84a 61486i bk5: 88a 61451i bk6: 128a 61460i bk7: 128a 61410i bk8: 128a 61515i bk9: 128a 61428i bk10: 88a 61911i bk11: 84a 61949i bk12: 64a 62214i bk13: 64a 62288i bk14: 64a 62428i bk15: 64a 62488i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.40318
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=62699 n_nop=60623 n_act=24 n_pre=8 n_req=1022 n_rd=1364 n_write=680 bw_util=0.0652
n_activity=11014 dram_eff=0.3712
bk0: 64a 61529i bk1: 64a 61549i bk2: 64a 61482i bk3: 64a 61449i bk4: 84a 61444i bk5: 88a 61427i bk6: 128a 61516i bk7: 128a 61343i bk8: 128a 61501i bk9: 128a 61441i bk10: 84a 61943i bk11: 84a 61806i bk12: 64a 62103i bk13: 64a 62244i bk14: 64a 62383i bk15: 64a 62392i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.447439

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1019, Miss = 345, Miss_rate = 0.339, Pending_hits = 15, Reservation_fails = 444
L2_cache_bank[1]: Access = 912, Miss = 340, Miss_rate = 0.373, Pending_hits = 0, Reservation_fails = 109
L2_cache_bank[2]: Access = 946, Miss = 344, Miss_rate = 0.364, Pending_hits = 6, Reservation_fails = 259
L2_cache_bank[3]: Access = 912, Miss = 340, Miss_rate = 0.373, Pending_hits = 0, Reservation_fails = 116
L2_cache_bank[4]: Access = 946, Miss = 344, Miss_rate = 0.364, Pending_hits = 6, Reservation_fails = 253
L2_cache_bank[5]: Access = 918, Miss = 342, Miss_rate = 0.373, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 946, Miss = 344, Miss_rate = 0.364, Pending_hits = 3, Reservation_fails = 43
L2_cache_bank[7]: Access = 918, Miss = 342, Miss_rate = 0.373, Pending_hits = 0, Reservation_fails = 92
L2_cache_bank[8]: Access = 914, Miss = 342, Miss_rate = 0.374, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 918, Miss = 342, Miss_rate = 0.373, Pending_hits = 0, Reservation_fails = 73
L2_cache_bank[10]: Access = 912, Miss = 340, Miss_rate = 0.373, Pending_hits = 0, Reservation_fails = 85
L2_cache_bank[11]: Access = 918, Miss = 342, Miss_rate = 0.373, Pending_hits = 0, Reservation_fails = 56
L2_total_cache_accesses = 11179
L2_total_cache_misses = 4107
L2_total_cache_miss_rate = 0.3674
L2_total_cache_pending_hits = 30
L2_total_cache_reservation_fails = 1530
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6940
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2050
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 803
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2048
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 91
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 21
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 619
L2_cache_data_port_util = 0.049
L2_cache_fill_port_util = 0.029

icnt_total_pkts_mem_to_simt=47673
icnt_total_pkts_simt_to_mem=19371
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 14.0428
	minimum = 6
	maximum = 89
Network latency average = 12.8171
	minimum = 6
	maximum = 80
Slowest packet = 10538
Flit latency average = 12.2934
	minimum = 6
	maximum = 76
Slowest flit = 31504
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0174331
	minimum = 0.0132421 (at node 8)
	maximum = 0.0214526 (at node 15)
Accepted packet rate average = 0.0174331
	minimum = 0.0132421 (at node 8)
	maximum = 0.0214526 (at node 15)
Injected flit rate average = 0.052276
	minimum = 0.0226737 (at node 8)
	maximum = 0.0923158 (at node 15)
Accepted flit rate average= 0.052276
	minimum = 0.0335158 (at node 16)
	maximum = 0.0725684 (at node 7)
Injected packet length average = 2.99866
Accepted packet length average = 2.99866
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.0428 (1 samples)
	minimum = 6 (1 samples)
	maximum = 89 (1 samples)
Network latency average = 12.8171 (1 samples)
	minimum = 6 (1 samples)
	maximum = 80 (1 samples)
Flit latency average = 12.2934 (1 samples)
	minimum = 6 (1 samples)
	maximum = 76 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.0174331 (1 samples)
	minimum = 0.0132421 (1 samples)
	maximum = 0.0214526 (1 samples)
Accepted packet rate average = 0.0174331 (1 samples)
	minimum = 0.0132421 (1 samples)
	maximum = 0.0214526 (1 samples)
Injected flit rate average = 0.052276 (1 samples)
	minimum = 0.0226737 (1 samples)
	maximum = 0.0923158 (1 samples)
Accepted flit rate average = 0.052276 (1 samples)
	minimum = 0.0335158 (1 samples)
	maximum = 0.0725684 (1 samples)
Injected packet size average = 2.99866 (1 samples)
Accepted packet size average = 2.99866 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 5 sec (65 sec)
gpgpu_simulation_rate = 524256 (inst/sec)
gpgpu_simulation_rate = 730 (cycle/sec)
Processing time: 65455.003906 (ms) -- do done kernel  
hello
Test PASSED

Press ENTER to exit...
