{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 04 19:52:08 2014 " "Info: Processing started: Thu Dec 04 19:52:08 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off g06_Lab5 -c g06_Lab5 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off g06_Lab5 -c g06_Lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "g06_Lab5 EP2C20F484C7 " "Info: Selected device EP2C20F484C7 for design \"g06_Lab5\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Info: Device EP2C15AF484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Info: Device EP2C35F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Info: Device EP2C50F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Info: Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mmalik14/Downloads/Lab5/g06_Lab5_circuit files/" 0 { } { { 0 { 0 ""} 0 1892 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Info: Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mmalik14/Downloads/Lab5/g06_Lab5_circuit files/" 0 { } { { 0 { 0 ""} 0 1893 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Info: Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mmalik14/Downloads/Lab5/g06_Lab5_circuit files/" 0 { } { { 0 { 0 ""} 0 1894 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN L1 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clock (placed in PIN L1 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { clock } } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clock" } } } } { "g06_Rower_Machine.vhd" "" { Text "C:/Users/mmalik14/Downloads/Lab5/g06_Lab5_circuit files/g06_Rower_Machine.vhd" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mmalik14/Downloads/Lab5/g06_Lab5_circuit files/" 0 { } { { 0 { 0 ""} 0 494 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "g06_FSM_controller:FSMController\|state_now.A  " "Info: Automatically promoted node g06_FSM_controller:FSMController\|state_now.A " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "g06_Stroke_Counter:StrokeCounter\|disable_SPULSE_count " "Info: Destination node g06_Stroke_Counter:StrokeCounter\|disable_SPULSE_count" {  } { { "g06_Stroke_Counter.vhd" "" { Text "C:/Users/mmalik14/Downloads/Lab5/g06_Lab5_circuit files/g06_Stroke_Counter.vhd" 27 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g06_Stroke_Counter:StrokeCounter|disable_SPULSE_count } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mmalik14/Downloads/Lab5/g06_Lab5_circuit files/" 0 { } { { 0 { 0 ""} 0 275 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "g06_distance_travelled:DistanceTravelled\|tpulse_count\[8\]~17 " "Info: Destination node g06_distance_travelled:DistanceTravelled\|tpulse_count\[8\]~17" {  } { { "g06_distance_travelled.vhd" "" { Text "C:/Users/mmalik14/Downloads/Lab5/g06_Lab5_circuit files/g06_distance_travelled.vhd" 38 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g06_distance_travelled:DistanceTravelled|tpulse_count[8]~17 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mmalik14/Downloads/Lab5/g06_Lab5_circuit files/" 0 { } { { 0 { 0 ""} 0 1662 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "g06_SECONDS_TIMER:SecondsTimer\|comb~0 " "Info: Destination node g06_SECONDS_TIMER:SecondsTimer\|comb~0" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g06_SECONDS_TIMER:SecondsTimer|comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mmalik14/Downloads/Lab5/g06_Lab5_circuit files/" 0 { } { { 0 { 0 ""} 0 1663 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "g06_SECONDS_TIMER:SecondsTimer\|lpm_counter:inst2\|cntr_cfl:auto_generated\|_~0 " "Info: Destination node g06_SECONDS_TIMER:SecondsTimer\|lpm_counter:inst2\|cntr_cfl:auto_generated\|_~0" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g06_SECONDS_TIMER:SecondsTimer|lpm_counter:inst2|cntr_cfl:auto_generated|_~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mmalik14/Downloads/Lab5/g06_Lab5_circuit files/" 0 { } { { 0 { 0 ""} 0 1664 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "g06_elapsed_time:ElapsedTime\|g06_SECONDS_TIMER:inst1\|comb~0 " "Info: Destination node g06_elapsed_time:ElapsedTime\|g06_SECONDS_TIMER:inst1\|comb~0" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g06_elapsed_time:ElapsedTime|g06_SECONDS_TIMER:inst1|comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mmalik14/Downloads/Lab5/g06_Lab5_circuit files/" 0 { } { { 0 { 0 ""} 0 1747 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "g06_elapsed_time:ElapsedTime\|g06_SECONDS_TIMER:inst1\|lpm_counter:inst2\|cntr_cfl:auto_generated\|_~0 " "Info: Destination node g06_elapsed_time:ElapsedTime\|g06_SECONDS_TIMER:inst1\|lpm_counter:inst2\|cntr_cfl:auto_generated\|_~0" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g06_elapsed_time:ElapsedTime|g06_SECONDS_TIMER:inst1|lpm_counter:inst2|cntr_cfl:auto_generated|_~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mmalik14/Downloads/Lab5/g06_Lab5_circuit files/" 0 { } { { 0 { 0 ""} 0 1748 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "g06_FSM_controller:FSMController\|Selector1~0 " "Info: Destination node g06_FSM_controller:FSMController\|Selector1~0" {  } { { "g06_FSM_controller.vhd" "" { Text "C:/Users/mmalik14/Downloads/Lab5/g06_Lab5_circuit files/g06_FSM_controller.vhd" 31 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g06_FSM_controller:FSMController|Selector1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mmalik14/Downloads/Lab5/g06_Lab5_circuit files/" 0 { } { { 0 { 0 ""} 0 1811 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "g06_FSM_controller:FSMController\|disable_start~0 " "Info: Destination node g06_FSM_controller:FSMController\|disable_start~0" {  } { { "g06_FSM_controller.vhd" "" { Text "C:/Users/mmalik14/Downloads/Lab5/g06_Lab5_circuit files/g06_FSM_controller.vhd" 21 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g06_FSM_controller:FSMController|disable_start~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mmalik14/Downloads/Lab5/g06_Lab5_circuit files/" 0 { } { { 0 { 0 ""} 0 1813 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "g06_FSM_controller.vhd" "" { Text "C:/Users/mmalik14/Downloads/Lab5/g06_Lab5_circuit files/g06_FSM_controller.vhd" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g06_FSM_controller:FSMController|state_now.A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mmalik14/Downloads/Lab5/g06_Lab5_circuit files/" 0 { } { { 0 { 0 ""} 0 433 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "13.685 ns register register " "Info: Estimated most critical path is register to register delay of 13.685 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns g06_Stroke_Counter:StrokeCounter\|m\[5\] 1 REG LAB_X18_Y24 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X18_Y24; Fanout = 11; REG Node = 'g06_Stroke_Counter:StrokeCounter\|m\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g06_Stroke_Counter:StrokeCounter|m[5] } "NODE_NAME" } } { "g06_Stroke_Counter.vhd" "" { Text "C:/Users/mmalik14/Downloads/Lab5/g06_Lab5_circuit files/g06_Stroke_Counter.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.560 ns) + CELL(0.178 ns) 0.738 ns g06_rowerpower_calculator:RowerPowerCalculator\|lpm_mult:Mult0\|multcore:mult_core\|romout\[1\]\[1\]~6 2 COMB LAB_X18_Y24 2 " "Info: 2: + IC(0.560 ns) + CELL(0.178 ns) = 0.738 ns; Loc. = LAB_X18_Y24; Fanout = 2; COMB Node = 'g06_rowerpower_calculator:RowerPowerCalculator\|lpm_mult:Mult0\|multcore:mult_core\|romout\[1\]\[1\]~6'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.738 ns" { g06_Stroke_Counter:StrokeCounter|m[5] g06_rowerpower_calculator:RowerPowerCalculator|lpm_mult:Mult0|multcore:mult_core|romout[1][1]~6 } "NODE_NAME" } } { "multcore.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/multcore.tdf" 207 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.709 ns) + CELL(0.517 ns) 1.964 ns g06_rowerpower_calculator:RowerPowerCalculator\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_3ch:auto_generated\|op_1~3 3 COMB LAB_X19_Y24 2 " "Info: 3: + IC(0.709 ns) + CELL(0.517 ns) = 1.964 ns; Loc. = LAB_X19_Y24; Fanout = 2; COMB Node = 'g06_rowerpower_calculator:RowerPowerCalculator\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_3ch:auto_generated\|op_1~3'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.226 ns" { g06_rowerpower_calculator:RowerPowerCalculator|lpm_mult:Mult0|multcore:mult_core|romout[1][1]~6 g06_rowerpower_calculator:RowerPowerCalculator|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_3ch:auto_generated|op_1~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 2.422 ns g06_rowerpower_calculator:RowerPowerCalculator\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_3ch:auto_generated\|op_1~4 4 COMB LAB_X19_Y24 5 " "Info: 4: + IC(0.000 ns) + CELL(0.458 ns) = 2.422 ns; Loc. = LAB_X19_Y24; Fanout = 5; COMB Node = 'g06_rowerpower_calculator:RowerPowerCalculator\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_3ch:auto_generated\|op_1~4'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.458 ns" { g06_rowerpower_calculator:RowerPowerCalculator|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_3ch:auto_generated|op_1~3 g06_rowerpower_calculator:RowerPowerCalculator|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_3ch:auto_generated|op_1~4 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.381 ns) + CELL(0.178 ns) 3.981 ns g06_rowerpower_calculator:RowerPowerCalculator\|lpm_mult:Mult1\|mult_v6t:auto_generated\|le3a\[6\] 5 COMB LAB_X21_Y25 2 " "Info: 5: + IC(1.381 ns) + CELL(0.178 ns) = 3.981 ns; Loc. = LAB_X21_Y25; Fanout = 2; COMB Node = 'g06_rowerpower_calculator:RowerPowerCalculator\|lpm_mult:Mult1\|mult_v6t:auto_generated\|le3a\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.559 ns" { g06_rowerpower_calculator:RowerPowerCalculator|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_3ch:auto_generated|op_1~4 g06_rowerpower_calculator:RowerPowerCalculator|lpm_mult:Mult1|mult_v6t:auto_generated|le3a[6] } "NODE_NAME" } } { "db/mult_v6t.tdf" "" { Text "C:/Users/mmalik14/Downloads/Lab5/g06_Lab5_circuit files/db/mult_v6t.tdf" 40 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.709 ns) + CELL(0.517 ns) 5.207 ns g06_rowerpower_calculator:RowerPowerCalculator\|lpm_mult:Mult1\|mult_v6t:auto_generated\|op_1~9 6 COMB LAB_X20_Y25 2 " "Info: 6: + IC(0.709 ns) + CELL(0.517 ns) = 5.207 ns; Loc. = LAB_X20_Y25; Fanout = 2; COMB Node = 'g06_rowerpower_calculator:RowerPowerCalculator\|lpm_mult:Mult1\|mult_v6t:auto_generated\|op_1~9'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.226 ns" { g06_rowerpower_calculator:RowerPowerCalculator|lpm_mult:Mult1|mult_v6t:auto_generated|le3a[6] g06_rowerpower_calculator:RowerPowerCalculator|lpm_mult:Mult1|mult_v6t:auto_generated|op_1~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 5.665 ns g06_rowerpower_calculator:RowerPowerCalculator\|lpm_mult:Mult1\|mult_v6t:auto_generated\|op_1~10 7 COMB LAB_X20_Y25 1 " "Info: 7: + IC(0.000 ns) + CELL(0.458 ns) = 5.665 ns; Loc. = LAB_X20_Y25; Fanout = 1; COMB Node = 'g06_rowerpower_calculator:RowerPowerCalculator\|lpm_mult:Mult1\|mult_v6t:auto_generated\|op_1~10'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.458 ns" { g06_rowerpower_calculator:RowerPowerCalculator|lpm_mult:Mult1|mult_v6t:auto_generated|op_1~9 g06_rowerpower_calculator:RowerPowerCalculator|lpm_mult:Mult1|mult_v6t:auto_generated|op_1~10 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.050 ns) + CELL(0.517 ns) 7.232 ns g06_rowerpower_calculator:RowerPowerCalculator\|lpm_mult:Mult1\|mult_v6t:auto_generated\|op_3~15 8 COMB LAB_X21_Y24 1 " "Info: 8: + IC(1.050 ns) + CELL(0.517 ns) = 7.232 ns; Loc. = LAB_X21_Y24; Fanout = 1; COMB Node = 'g06_rowerpower_calculator:RowerPowerCalculator\|lpm_mult:Mult1\|mult_v6t:auto_generated\|op_3~15'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.567 ns" { g06_rowerpower_calculator:RowerPowerCalculator|lpm_mult:Mult1|mult_v6t:auto_generated|op_1~10 g06_rowerpower_calculator:RowerPowerCalculator|lpm_mult:Mult1|mult_v6t:auto_generated|op_3~15 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.312 ns g06_rowerpower_calculator:RowerPowerCalculator\|lpm_mult:Mult1\|mult_v6t:auto_generated\|op_3~17 9 COMB LAB_X21_Y24 1 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 7.312 ns; Loc. = LAB_X21_Y24; Fanout = 1; COMB Node = 'g06_rowerpower_calculator:RowerPowerCalculator\|lpm_mult:Mult1\|mult_v6t:auto_generated\|op_3~17'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { g06_rowerpower_calculator:RowerPowerCalculator|lpm_mult:Mult1|mult_v6t:auto_generated|op_3~15 g06_rowerpower_calculator:RowerPowerCalculator|lpm_mult:Mult1|mult_v6t:auto_generated|op_3~17 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.098 ns) + CELL(0.080 ns) 7.490 ns g06_rowerpower_calculator:RowerPowerCalculator\|lpm_mult:Mult1\|mult_v6t:auto_generated\|op_3~19 10 COMB LAB_X21_Y23 1 " "Info: 10: + IC(0.098 ns) + CELL(0.080 ns) = 7.490 ns; Loc. = LAB_X21_Y23; Fanout = 1; COMB Node = 'g06_rowerpower_calculator:RowerPowerCalculator\|lpm_mult:Mult1\|mult_v6t:auto_generated\|op_3~19'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.178 ns" { g06_rowerpower_calculator:RowerPowerCalculator|lpm_mult:Mult1|mult_v6t:auto_generated|op_3~17 g06_rowerpower_calculator:RowerPowerCalculator|lpm_mult:Mult1|mult_v6t:auto_generated|op_3~19 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.570 ns g06_rowerpower_calculator:RowerPowerCalculator\|lpm_mult:Mult1\|mult_v6t:auto_generated\|op_3~21 11 COMB LAB_X21_Y23 1 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 7.570 ns; Loc. = LAB_X21_Y23; Fanout = 1; COMB Node = 'g06_rowerpower_calculator:RowerPowerCalculator\|lpm_mult:Mult1\|mult_v6t:auto_generated\|op_3~21'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { g06_rowerpower_calculator:RowerPowerCalculator|lpm_mult:Mult1|mult_v6t:auto_generated|op_3~19 g06_rowerpower_calculator:RowerPowerCalculator|lpm_mult:Mult1|mult_v6t:auto_generated|op_3~21 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.650 ns g06_rowerpower_calculator:RowerPowerCalculator\|lpm_mult:Mult1\|mult_v6t:auto_generated\|op_3~23 12 COMB LAB_X21_Y23 1 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 7.650 ns; Loc. = LAB_X21_Y23; Fanout = 1; COMB Node = 'g06_rowerpower_calculator:RowerPowerCalculator\|lpm_mult:Mult1\|mult_v6t:auto_generated\|op_3~23'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { g06_rowerpower_calculator:RowerPowerCalculator|lpm_mult:Mult1|mult_v6t:auto_generated|op_3~21 g06_rowerpower_calculator:RowerPowerCalculator|lpm_mult:Mult1|mult_v6t:auto_generated|op_3~23 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.730 ns g06_rowerpower_calculator:RowerPowerCalculator\|lpm_mult:Mult1\|mult_v6t:auto_generated\|op_3~25 13 COMB LAB_X21_Y23 2 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 7.730 ns; Loc. = LAB_X21_Y23; Fanout = 2; COMB Node = 'g06_rowerpower_calculator:RowerPowerCalculator\|lpm_mult:Mult1\|mult_v6t:auto_generated\|op_3~25'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { g06_rowerpower_calculator:RowerPowerCalculator|lpm_mult:Mult1|mult_v6t:auto_generated|op_3~23 g06_rowerpower_calculator:RowerPowerCalculator|lpm_mult:Mult1|mult_v6t:auto_generated|op_3~25 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.810 ns g06_rowerpower_calculator:RowerPowerCalculator\|lpm_mult:Mult1\|mult_v6t:auto_generated\|op_3~27 14 COMB LAB_X21_Y23 2 " "Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 7.810 ns; Loc. = LAB_X21_Y23; Fanout = 2; COMB Node = 'g06_rowerpower_calculator:RowerPowerCalculator\|lpm_mult:Mult1\|mult_v6t:auto_generated\|op_3~27'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { g06_rowerpower_calculator:RowerPowerCalculator|lpm_mult:Mult1|mult_v6t:auto_generated|op_3~25 g06_rowerpower_calculator:RowerPowerCalculator|lpm_mult:Mult1|mult_v6t:auto_generated|op_3~27 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.890 ns g06_rowerpower_calculator:RowerPowerCalculator\|lpm_mult:Mult1\|mult_v6t:auto_generated\|op_3~29 15 COMB LAB_X21_Y23 2 " "Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 7.890 ns; Loc. = LAB_X21_Y23; Fanout = 2; COMB Node = 'g06_rowerpower_calculator:RowerPowerCalculator\|lpm_mult:Mult1\|mult_v6t:auto_generated\|op_3~29'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { g06_rowerpower_calculator:RowerPowerCalculator|lpm_mult:Mult1|mult_v6t:auto_generated|op_3~27 g06_rowerpower_calculator:RowerPowerCalculator|lpm_mult:Mult1|mult_v6t:auto_generated|op_3~29 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.970 ns g06_rowerpower_calculator:RowerPowerCalculator\|lpm_mult:Mult1\|mult_v6t:auto_generated\|op_3~31 16 COMB LAB_X21_Y23 2 " "Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 7.970 ns; Loc. = LAB_X21_Y23; Fanout = 2; COMB Node = 'g06_rowerpower_calculator:RowerPowerCalculator\|lpm_mult:Mult1\|mult_v6t:auto_generated\|op_3~31'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { g06_rowerpower_calculator:RowerPowerCalculator|lpm_mult:Mult1|mult_v6t:auto_generated|op_3~29 g06_rowerpower_calculator:RowerPowerCalculator|lpm_mult:Mult1|mult_v6t:auto_generated|op_3~31 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.050 ns g06_rowerpower_calculator:RowerPowerCalculator\|lpm_mult:Mult1\|mult_v6t:auto_generated\|op_3~33 17 COMB LAB_X21_Y23 1 " "Info: 17: + IC(0.000 ns) + CELL(0.080 ns) = 8.050 ns; Loc. = LAB_X21_Y23; Fanout = 1; COMB Node = 'g06_rowerpower_calculator:RowerPowerCalculator\|lpm_mult:Mult1\|mult_v6t:auto_generated\|op_3~33'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { g06_rowerpower_calculator:RowerPowerCalculator|lpm_mult:Mult1|mult_v6t:auto_generated|op_3~31 g06_rowerpower_calculator:RowerPowerCalculator|lpm_mult:Mult1|mult_v6t:auto_generated|op_3~33 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 8.508 ns g06_rowerpower_calculator:RowerPowerCalculator\|lpm_mult:Mult1\|mult_v6t:auto_generated\|op_3~34 18 COMB LAB_X21_Y23 11 " "Info: 18: + IC(0.000 ns) + CELL(0.458 ns) = 8.508 ns; Loc. = LAB_X21_Y23; Fanout = 11; COMB Node = 'g06_rowerpower_calculator:RowerPowerCalculator\|lpm_mult:Mult1\|mult_v6t:auto_generated\|op_3~34'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.458 ns" { g06_rowerpower_calculator:RowerPowerCalculator|lpm_mult:Mult1|mult_v6t:auto_generated|op_3~33 g06_rowerpower_calculator:RowerPowerCalculator|lpm_mult:Mult1|mult_v6t:auto_generated|op_3~34 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.154 ns) + CELL(0.521 ns) 9.183 ns g06_rowerpower_calculator:RowerPowerCalculator\|new_rower_power\[3\]~0 19 COMB LAB_X21_Y23 23 " "Info: 19: + IC(0.154 ns) + CELL(0.521 ns) = 9.183 ns; Loc. = LAB_X21_Y23; Fanout = 23; COMB Node = 'g06_rowerpower_calculator:RowerPowerCalculator\|new_rower_power\[3\]~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.675 ns" { g06_rowerpower_calculator:RowerPowerCalculator|lpm_mult:Mult1|mult_v6t:auto_generated|op_3~34 g06_rowerpower_calculator:RowerPowerCalculator|new_rower_power[3]~0 } "NODE_NAME" } } { "g06_rowerpower_calculator.vhd" "" { Text "C:/Users/mmalik14/Downloads/Lab5/g06_Lab5_circuit files/g06_rowerpower_calculator.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.369 ns) + CELL(0.495 ns) 11.047 ns g06_speed_calories:SpeedCalories\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_9ch:auto_generated\|op_1~1 20 COMB LAB_X29_Y23 2 " "Info: 20: + IC(1.369 ns) + CELL(0.495 ns) = 11.047 ns; Loc. = LAB_X29_Y23; Fanout = 2; COMB Node = 'g06_speed_calories:SpeedCalories\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_9ch:auto_generated\|op_1~1'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.864 ns" { g06_rowerpower_calculator:RowerPowerCalculator|new_rower_power[3]~0 g06_speed_calories:SpeedCalories|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_9ch:auto_generated|op_1~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 11.505 ns g06_speed_calories:SpeedCalories\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_9ch:auto_generated\|op_1~2 21 COMB LAB_X29_Y23 2 " "Info: 21: + IC(0.000 ns) + CELL(0.458 ns) = 11.505 ns; Loc. = LAB_X29_Y23; Fanout = 2; COMB Node = 'g06_speed_calories:SpeedCalories\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_9ch:auto_generated\|op_1~2'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.458 ns" { g06_speed_calories:SpeedCalories|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_9ch:auto_generated|op_1~1 g06_speed_calories:SpeedCalories|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_9ch:auto_generated|op_1~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.709 ns) + CELL(0.517 ns) 12.731 ns g06_speed_calories:SpeedCalories\|calorierate1\[13\]~17 22 COMB LAB_X30_Y23 2 " "Info: 22: + IC(0.709 ns) + CELL(0.517 ns) = 12.731 ns; Loc. = LAB_X30_Y23; Fanout = 2; COMB Node = 'g06_speed_calories:SpeedCalories\|calorierate1\[13\]~17'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.226 ns" { g06_speed_calories:SpeedCalories|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_9ch:auto_generated|op_1~2 g06_speed_calories:SpeedCalories|calorierate1[13]~17 } "NODE_NAME" } } { "g06_speed_calories.vhd" "" { Text "C:/Users/mmalik14/Downloads/Lab5/g06_Lab5_circuit files/g06_speed_calories.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 12.811 ns g06_speed_calories:SpeedCalories\|calorierate1\[14\]~19 23 COMB LAB_X30_Y23 2 " "Info: 23: + IC(0.000 ns) + CELL(0.080 ns) = 12.811 ns; Loc. = LAB_X30_Y23; Fanout = 2; COMB Node = 'g06_speed_calories:SpeedCalories\|calorierate1\[14\]~19'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { g06_speed_calories:SpeedCalories|calorierate1[13]~17 g06_speed_calories:SpeedCalories|calorierate1[14]~19 } "NODE_NAME" } } { "g06_speed_calories.vhd" "" { Text "C:/Users/mmalik14/Downloads/Lab5/g06_Lab5_circuit files/g06_speed_calories.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 12.891 ns g06_speed_calories:SpeedCalories\|calorierate1\[15\]~21 24 COMB LAB_X30_Y23 2 " "Info: 24: + IC(0.000 ns) + CELL(0.080 ns) = 12.891 ns; Loc. = LAB_X30_Y23; Fanout = 2; COMB Node = 'g06_speed_calories:SpeedCalories\|calorierate1\[15\]~21'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { g06_speed_calories:SpeedCalories|calorierate1[14]~19 g06_speed_calories:SpeedCalories|calorierate1[15]~21 } "NODE_NAME" } } { "g06_speed_calories.vhd" "" { Text "C:/Users/mmalik14/Downloads/Lab5/g06_Lab5_circuit files/g06_speed_calories.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 12.971 ns g06_speed_calories:SpeedCalories\|calorierate1\[16\]~23 25 COMB LAB_X30_Y23 2 " "Info: 25: + IC(0.000 ns) + CELL(0.080 ns) = 12.971 ns; Loc. = LAB_X30_Y23; Fanout = 2; COMB Node = 'g06_speed_calories:SpeedCalories\|calorierate1\[16\]~23'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { g06_speed_calories:SpeedCalories|calorierate1[15]~21 g06_speed_calories:SpeedCalories|calorierate1[16]~23 } "NODE_NAME" } } { "g06_speed_calories.vhd" "" { Text "C:/Users/mmalik14/Downloads/Lab5/g06_Lab5_circuit files/g06_speed_calories.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 13.051 ns g06_speed_calories:SpeedCalories\|calorierate1\[17\]~25 26 COMB LAB_X30_Y23 2 " "Info: 26: + IC(0.000 ns) + CELL(0.080 ns) = 13.051 ns; Loc. = LAB_X30_Y23; Fanout = 2; COMB Node = 'g06_speed_calories:SpeedCalories\|calorierate1\[17\]~25'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { g06_speed_calories:SpeedCalories|calorierate1[16]~23 g06_speed_calories:SpeedCalories|calorierate1[17]~25 } "NODE_NAME" } } { "g06_speed_calories.vhd" "" { Text "C:/Users/mmalik14/Downloads/Lab5/g06_Lab5_circuit files/g06_speed_calories.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 13.131 ns g06_speed_calories:SpeedCalories\|calorierate1\[18\]~27 27 COMB LAB_X30_Y23 1 " "Info: 27: + IC(0.000 ns) + CELL(0.080 ns) = 13.131 ns; Loc. = LAB_X30_Y23; Fanout = 1; COMB Node = 'g06_speed_calories:SpeedCalories\|calorierate1\[18\]~27'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { g06_speed_calories:SpeedCalories|calorierate1[17]~25 g06_speed_calories:SpeedCalories|calorierate1[18]~27 } "NODE_NAME" } } { "g06_speed_calories.vhd" "" { Text "C:/Users/mmalik14/Downloads/Lab5/g06_Lab5_circuit files/g06_speed_calories.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 13.589 ns g06_speed_calories:SpeedCalories\|calorierate1\[19\]~28 28 COMB LAB_X30_Y23 1 " "Info: 28: + IC(0.000 ns) + CELL(0.458 ns) = 13.589 ns; Loc. = LAB_X30_Y23; Fanout = 1; COMB Node = 'g06_speed_calories:SpeedCalories\|calorierate1\[19\]~28'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.458 ns" { g06_speed_calories:SpeedCalories|calorierate1[18]~27 g06_speed_calories:SpeedCalories|calorierate1[19]~28 } "NODE_NAME" } } { "g06_speed_calories.vhd" "" { Text "C:/Users/mmalik14/Downloads/Lab5/g06_Lab5_circuit files/g06_speed_calories.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 13.685 ns g06_speed_calories:SpeedCalories\|calorierate1\[19\] 29 REG LAB_X30_Y23 12 " "Info: 29: + IC(0.000 ns) + CELL(0.096 ns) = 13.685 ns; Loc. = LAB_X30_Y23; Fanout = 12; REG Node = 'g06_speed_calories:SpeedCalories\|calorierate1\[19\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.096 ns" { g06_speed_calories:SpeedCalories|calorierate1[19]~28 g06_speed_calories:SpeedCalories|calorierate1[19] } "NODE_NAME" } } { "g06_speed_calories.vhd" "" { Text "C:/Users/mmalik14/Downloads/Lab5/g06_Lab5_circuit files/g06_speed_calories.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.946 ns ( 50.76 % ) " "Info: Total cell delay = 6.946 ns ( 50.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.739 ns ( 49.24 % ) " "Info: Total interconnect delay = 6.739 ns ( 49.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "13.685 ns" { g06_Stroke_Counter:StrokeCounter|m[5] g06_rowerpower_calculator:RowerPowerCalculator|lpm_mult:Mult0|multcore:mult_core|romout[1][1]~6 g06_rowerpower_calculator:RowerPowerCalculator|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_3ch:auto_generated|op_1~3 g06_rowerpower_calculator:RowerPowerCalculator|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_3ch:auto_generated|op_1~4 g06_rowerpower_calculator:RowerPowerCalculator|lpm_mult:Mult1|mult_v6t:auto_generated|le3a[6] g06_rowerpower_calculator:RowerPowerCalculator|lpm_mult:Mult1|mult_v6t:auto_generated|op_1~9 g06_rowerpower_calculator:RowerPowerCalculator|lpm_mult:Mult1|mult_v6t:auto_generated|op_1~10 g06_rowerpower_calculator:RowerPowerCalculator|lpm_mult:Mult1|mult_v6t:auto_generated|op_3~15 g06_rowerpower_calculator:RowerPowerCalculator|lpm_mult:Mult1|mult_v6t:auto_generated|op_3~17 g06_rowerpower_calculator:RowerPowerCalculator|lpm_mult:Mult1|mult_v6t:auto_generated|op_3~19 g06_rowerpower_calculator:RowerPowerCalculator|lpm_mult:Mult1|mult_v6t:auto_generated|op_3~21 g06_rowerpower_calculator:RowerPowerCalculator|lpm_mult:Mult1|mult_v6t:auto_generated|op_3~23 g06_rowerpower_calculator:RowerPowerCalculator|lpm_mult:Mult1|mult_v6t:auto_generated|op_3~25 g06_rowerpower_calculator:RowerPowerCalculator|lpm_mult:Mult1|mult_v6t:auto_generated|op_3~27 g06_rowerpower_calculator:RowerPowerCalculator|lpm_mult:Mult1|mult_v6t:auto_generated|op_3~29 g06_rowerpower_calculator:RowerPowerCalculator|lpm_mult:Mult1|mult_v6t:auto_generated|op_3~31 g06_rowerpower_calculator:RowerPowerCalculator|lpm_mult:Mult1|mult_v6t:auto_generated|op_3~33 g06_rowerpower_calculator:RowerPowerCalculator|lpm_mult:Mult1|mult_v6t:auto_generated|op_3~34 g06_rowerpower_calculator:RowerPowerCalculator|new_rower_power[3]~0 g06_speed_calories:SpeedCalories|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_9ch:auto_generated|op_1~1 g06_speed_calories:SpeedCalories|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_9ch:auto_generated|op_1~2 g06_speed_calories:SpeedCalories|calorierate1[13]~17 g06_speed_calories:SpeedCalories|calorierate1[14]~19 g06_speed_calories:SpeedCalories|calorierate1[15]~21 g06_speed_calories:SpeedCalories|calorierate1[16]~23 g06_speed_calories:SpeedCalories|calorierate1[17]~25 g06_speed_calories:SpeedCalories|calorierate1[18]~27 g06_speed_calories:SpeedCalories|calorierate1[19]~28 g06_speed_calories:SpeedCalories|calorierate1[19] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X12_Y14 X24_Y27 " "Info: Peak interconnect usage is 4% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "36 " "Warning: Found 36 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_light_up1 0 " "Info: Pin \"led_light_up1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_light_up2 0 " "Info: Pin \"led_light_up2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_light_up3 0 " "Info: Pin \"led_light_up3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_light_up4 0 " "Info: Pin \"led_light_up4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_light_up5 0 " "Info: Pin \"led_light_up5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_light_up6 0 " "Info: Pin \"led_light_up6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_light_up7 0 " "Info: Pin \"led_light_up7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_light_up8 0 " "Info: Pin \"led_light_up8\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments1\[0\] 0 " "Info: Pin \"segments1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments1\[1\] 0 " "Info: Pin \"segments1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments1\[2\] 0 " "Info: Pin \"segments1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments1\[3\] 0 " "Info: Pin \"segments1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments1\[4\] 0 " "Info: Pin \"segments1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments1\[5\] 0 " "Info: Pin \"segments1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments1\[6\] 0 " "Info: Pin \"segments1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments2\[0\] 0 " "Info: Pin \"segments2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments2\[1\] 0 " "Info: Pin \"segments2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments2\[2\] 0 " "Info: Pin \"segments2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments2\[3\] 0 " "Info: Pin \"segments2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments2\[4\] 0 " "Info: Pin \"segments2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments2\[5\] 0 " "Info: Pin \"segments2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments2\[6\] 0 " "Info: Pin \"segments2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments3\[0\] 0 " "Info: Pin \"segments3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments3\[1\] 0 " "Info: Pin \"segments3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments3\[2\] 0 " "Info: Pin \"segments3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments3\[3\] 0 " "Info: Pin \"segments3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments3\[4\] 0 " "Info: Pin \"segments3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments3\[5\] 0 " "Info: Pin \"segments3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments3\[6\] 0 " "Info: Pin \"segments3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments4\[0\] 0 " "Info: Pin \"segments4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments4\[1\] 0 " "Info: Pin \"segments4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments4\[2\] 0 " "Info: Pin \"segments4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments4\[3\] 0 " "Info: Pin \"segments4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments4\[4\] 0 " "Info: Pin \"segments4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments4\[5\] 0 " "Info: Pin \"segments4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments4\[6\] 0 " "Info: Pin \"segments4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/mmalik14/Downloads/Lab5/g06_Lab5_circuit files/g06_Lab5.fit.smsg " "Info: Generated suppressed messages file C:/Users/mmalik14/Downloads/Lab5/g06_Lab5_circuit files/g06_Lab5.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "362 " "Info: Peak virtual memory: 362 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 04 19:52:14 2014 " "Info: Processing ended: Thu Dec 04 19:52:14 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
