#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x154711e00 .scope module, "FIFO_tb" "FIFO_tb" 2 3;
 .timescale -9 -12;
P_0x15471bdf0 .param/l "ASIZE" 0 2 6, +C4<00000000000000000000000000001010>;
P_0x15471be30 .param/l "DEPTH" 0 2 7, +C4<000000000000000000000000000000010000000000>;
P_0x15471be70 .param/l "DSIZE" 0 2 5, +C4<00000000000000000000000000001100>;
v0x154733780_0 .var "clk", 0 0;
v0x154733840_0 .var "en_r", 0 0;
v0x1547338f0_0 .var "en_w", 0 0;
v0x1547339c0_0 .var/i "i", 31 0;
v0x154733a50_0 .net "rdata", 11 0, L_0x154734700;  1 drivers
v0x154733b60_0 .net "read_clock", 0 0, L_0x154734450;  1 drivers
v0x154733c70_0 .net "rempty", 0 0, v0x15472f5c0_0;  1 drivers
v0x154733d00_0 .var "rinc", 0 0;
v0x154733dd0_0 .var "rrst_n", 0 0;
v0x154733ee0_0 .var/i "seed", 31 0;
v0x154733f70_0 .var "wdata", 11 0;
v0x154734000_0 .net "wfull", 0 0, v0x154731a00_0;  1 drivers
v0x154734090_0 .var "winc", 0 0;
v0x154734120_0 .net "write_clock", 0 0, L_0x1547343a0;  1 drivers
v0x1547341b0_0 .var "wrst_n", 0 0;
E_0x15470f940 .event posedge, v0x154732d20_0;
S_0x154711b20 .scope module, "fifo" "FIFO" 2 35, 3 11 0, S_0x154711e00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 12 "rdata";
    .port_info 1 /OUTPUT 1 "wfull";
    .port_info 2 /OUTPUT 1 "rempty";
    .port_info 3 /INPUT 12 "wdata";
    .port_info 4 /INPUT 1 "winc";
    .port_info 5 /INPUT 1 "wclk";
    .port_info 6 /INPUT 1 "wrst_n";
    .port_info 7 /INPUT 1 "rinc";
    .port_info 8 /INPUT 1 "rclk";
    .port_info 9 /INPUT 1 "rrst_n";
P_0x15471d090 .param/l "ASIZE" 0 3 12, +C4<00000000000000000000000000001010>;
P_0x15471d0d0 .param/l "DSIZE" 0 3 11, +C4<00000000000000000000000000001100>;
v0x154731e90_0 .net "raddr", 9 0, L_0x1547347b0;  1 drivers
v0x154731f40_0 .net "rclk", 0 0, L_0x154734450;  alias, 1 drivers
v0x154732020_0 .net "rdata", 11 0, L_0x154734700;  alias, 1 drivers
v0x1547320b0_0 .net "rempty", 0 0, v0x15472f5c0_0;  alias, 1 drivers
v0x154732160_0 .net "rinc", 0 0, v0x154733d00_0;  1 drivers
v0x154732230_0 .net "rptr", 10 0, v0x15472f950_0;  1 drivers
v0x154732300_0 .net "rq2_wptr", 10 0, v0x154730780_0;  1 drivers
v0x1547323d0_0 .net "rrst_n", 0 0, v0x154733dd0_0;  1 drivers
v0x1547324a0_0 .net "waddr", 9 0, L_0x154735210;  1 drivers
v0x1547325b0_0 .net "wclk", 0 0, L_0x1547343a0;  alias, 1 drivers
v0x154732640_0 .net "wdata", 11 0, v0x154733f70_0;  1 drivers
v0x1547326d0_0 .net "wfull", 0 0, v0x154731a00_0;  alias, 1 drivers
v0x1547327a0_0 .net "winc", 0 0, v0x154734090_0;  1 drivers
v0x154732870_0 .net "wptr", 10 0, v0x154731c40_0;  1 drivers
v0x154732940_0 .net "wq2_rptr", 10 0, v0x1547300c0_0;  1 drivers
v0x154732a10_0 .net "wrst_n", 0 0, v0x1547341b0_0;  1 drivers
S_0x154713be0 .scope module, "fifomem" "FIFO_memory" 3 38, 4 13 0, S_0x154711b20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 12 "rdata";
    .port_info 1 /INPUT 12 "wdata";
    .port_info 2 /INPUT 10 "waddr";
    .port_info 3 /INPUT 10 "raddr";
    .port_info 4 /INPUT 1 "wclk_en";
    .port_info 5 /INPUT 1 "wfull";
    .port_info 6 /INPUT 1 "wclk";
P_0x15471b540 .param/l "ADDR_SIZE" 0 4 14, +C4<00000000000000000000000000001010>;
P_0x15471b580 .param/l "DATA_SIZE" 0 4 13, +C4<00000000000000000000000000001100>;
P_0x15471b5c0 .param/l "DEPTH" 1 4 21, +C4<000000000000000000000000000000010000000000>;
L_0x154734700 .functor BUFZ 12, L_0x154734500, C4<000000000000>, C4<000000000000>, C4<000000000000>;
v0x154710580_0 .net *"_ivl_0", 11 0, L_0x154734500;  1 drivers
v0x15472e130_0 .net *"_ivl_2", 11 0, L_0x1547345c0;  1 drivers
L_0x148040010 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x15472e1e0_0 .net *"_ivl_5", 1 0, L_0x148040010;  1 drivers
v0x15472e2a0 .array "mem", 1023 0, 11 0;
v0x15472e340_0 .net "raddr", 9 0, L_0x1547347b0;  alias, 1 drivers
v0x15472e430_0 .net "rdata", 11 0, L_0x154734700;  alias, 1 drivers
v0x15472e4e0_0 .net "waddr", 9 0, L_0x154735210;  alias, 1 drivers
v0x15472e590_0 .net "wclk", 0 0, L_0x1547343a0;  alias, 1 drivers
v0x15472e630_0 .net "wclk_en", 0 0, v0x154734090_0;  alias, 1 drivers
v0x15472e740_0 .net "wdata", 11 0, v0x154733f70_0;  alias, 1 drivers
v0x15472e7e0_0 .net "wfull", 0 0, v0x154731a00_0;  alias, 1 drivers
E_0x15471d400 .event posedge, v0x15472e590_0;
L_0x154734500 .array/port v0x15472e2a0, L_0x1547345c0;
L_0x1547345c0 .concat [ 10 2 0 0], L_0x1547347b0, L_0x148040010;
S_0x15472e8f0 .scope module, "rptr_empty" "rptr_empty" 3 48, 5 9 0, S_0x154711b20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "rempty";
    .port_info 1 /OUTPUT 10 "raddr";
    .port_info 2 /OUTPUT 11 "rptr";
    .port_info 3 /INPUT 11 "rq2_wptr";
    .port_info 4 /INPUT 1 "rinc";
    .port_info 5 /INPUT 1 "rclk";
    .port_info 6 /INPUT 1 "rrst_n";
P_0x15471d920 .param/l "ADDR_SIZE" 0 5 9, +C4<00000000000000000000000000001010>;
L_0x154734af0 .functor NOT 11, L_0x1547349b0, C4<00000000000>, C4<00000000000>, C4<00000000000>;
L_0x154734bc0 .functor AND 11, L_0x1547348d0, L_0x154734af0, C4<11111111111>, C4<11111111111>;
L_0x154735040 .functor XOR 11, L_0x154734f20, L_0x154734cd0, C4<00000000000>, C4<00000000000>;
v0x15472ece0_0 .net *"_ivl_10", 10 0, L_0x154734af0;  1 drivers
v0x15472eda0_0 .net *"_ivl_12", 10 0, L_0x154734bc0;  1 drivers
v0x15472ee40_0 .net *"_ivl_16", 10 0, L_0x154734f20;  1 drivers
v0x15472eed0_0 .net *"_ivl_18", 9 0, L_0x154734e10;  1 drivers
v0x15472ef60_0 .net *"_ivl_2", 10 0, L_0x1547348d0;  1 drivers
L_0x1480400e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15472f030_0 .net *"_ivl_20", 0 0, L_0x1480400e8;  1 drivers
L_0x148040058 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v0x15472f0e0_0 .net *"_ivl_5", 9 0, L_0x148040058;  1 drivers
v0x15472f190_0 .net *"_ivl_6", 10 0, L_0x1547349b0;  1 drivers
L_0x1480400a0 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v0x15472f240_0 .net *"_ivl_9", 9 0, L_0x1480400a0;  1 drivers
v0x15472f350_0 .net "raddr", 9 0, L_0x1547347b0;  alias, 1 drivers
v0x15472f410_0 .var "rbin", 10 0;
v0x15472f4a0_0 .net "rbin_next", 10 0, L_0x154734cd0;  1 drivers
v0x15472f530_0 .net "rclk", 0 0, L_0x154734450;  alias, 1 drivers
v0x15472f5c0_0 .var "rempty", 0 0;
v0x15472f660_0 .net "rempty_val", 0 0, L_0x1547350f0;  1 drivers
v0x15472f700_0 .net "rgray_next", 10 0, L_0x154735040;  1 drivers
v0x15472f7b0_0 .net "rinc", 0 0, v0x154733d00_0;  alias, 1 drivers
v0x15472f950_0 .var "rptr", 10 0;
v0x15472fa00_0 .net "rq2_wptr", 10 0, v0x154730780_0;  alias, 1 drivers
v0x15472fab0_0 .net "rrst_n", 0 0, v0x154733dd0_0;  alias, 1 drivers
E_0x15472ec90/0 .event negedge, v0x15472fab0_0;
E_0x15472ec90/1 .event posedge, v0x15472f530_0;
E_0x15472ec90 .event/or E_0x15472ec90/0, E_0x15472ec90/1;
L_0x1547347b0 .part v0x15472f410_0, 0, 10;
L_0x1547348d0 .concat [ 1 10 0 0], v0x154733d00_0, L_0x148040058;
L_0x1547349b0 .concat [ 1 10 0 0], v0x15472f5c0_0, L_0x1480400a0;
L_0x154734cd0 .arith/sum 11, v0x15472f410_0, L_0x154734bc0;
L_0x154734e10 .part L_0x154734cd0, 1, 10;
L_0x154734f20 .concat [ 10 1 0 0], L_0x154734e10, L_0x1480400e8;
L_0x1547350f0 .cmp/eq 11, L_0x154735040, v0x154730780_0;
S_0x15472fc00 .scope module, "sync_r2w" "two_ff_sync" 3 24, 6 9 0, S_0x154711b20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 11 "q2";
    .port_info 1 /INPUT 11 "din";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "rst_n";
P_0x15472eba0 .param/l "SIZE" 0 6 9, +C4<000000000000000000000000000001011>;
v0x15472fdb0_0 .net "clk", 0 0, L_0x1547343a0;  alias, 1 drivers
v0x15472ff60_0 .net "din", 10 0, v0x15472f950_0;  alias, 1 drivers
v0x154730010_0 .var "q1", 10 0;
v0x1547300c0_0 .var "q2", 10 0;
v0x154730170_0 .net "rst_n", 0 0, v0x1547341b0_0;  alias, 1 drivers
E_0x15472fef0/0 .event negedge, v0x154730170_0;
E_0x15472fef0/1 .event posedge, v0x15472e590_0;
E_0x15472fef0 .event/or E_0x15472fef0/0, E_0x15472fef0/1;
S_0x154730290 .scope module, "sync_w2r" "two_ff_sync" 3 31, 6 9 0, S_0x154711b20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 11 "q2";
    .port_info 1 /INPUT 11 "din";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "rst_n";
P_0x154730450 .param/l "SIZE" 0 6 9, +C4<000000000000000000000000000001011>;
v0x1547304d0_0 .net "clk", 0 0, L_0x154734450;  alias, 1 drivers
v0x154730620_0 .net "din", 10 0, v0x154731c40_0;  alias, 1 drivers
v0x1547306c0_0 .var "q1", 10 0;
v0x154730780_0 .var "q2", 10 0;
v0x154730840_0 .net "rst_n", 0 0, v0x154733dd0_0;  alias, 1 drivers
S_0x154730950 .scope module, "wptr_full" "wptr_full" 3 58, 7 9 0, S_0x154711b20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "wfull";
    .port_info 1 /OUTPUT 10 "waddr";
    .port_info 2 /OUTPUT 11 "wptr";
    .port_info 3 /INPUT 11 "wq2_rptr";
    .port_info 4 /INPUT 1 "winc";
    .port_info 5 /INPUT 1 "wclk";
    .port_info 6 /INPUT 1 "wrst_n";
P_0x154730b50 .param/l "ADDR_SIZE" 0 7 9, +C4<00000000000000000000000000001010>;
L_0x154606bb0 .functor NOT 11, L_0x154735410, C4<00000000000>, C4<00000000000>, C4<00000000000>;
L_0x15460ede0 .functor AND 11, L_0x1547352b0, L_0x154606bb0, C4<11111111111>, C4<11111111111>;
L_0x154611940 .functor XOR 11, L_0x15460cf10, L_0x154611430, C4<00000000000>, C4<00000000000>;
L_0x15460bae0 .functor NOT 2, L_0x154613cb0, C4<00>, C4<00>, C4<00>;
v0x154730d40_0 .net *"_ivl_10", 10 0, L_0x154606bb0;  1 drivers
v0x154730de0_0 .net *"_ivl_12", 10 0, L_0x15460ede0;  1 drivers
v0x154730e80_0 .net *"_ivl_16", 10 0, L_0x15460cf10;  1 drivers
v0x154730f10_0 .net *"_ivl_18", 9 0, L_0x154608980;  1 drivers
v0x154730fa0_0 .net *"_ivl_2", 10 0, L_0x1547352b0;  1 drivers
L_0x1480401c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x154731070_0 .net *"_ivl_20", 0 0, L_0x1480401c0;  1 drivers
v0x154731120_0 .net *"_ivl_25", 1 0, L_0x154613cb0;  1 drivers
v0x1547311d0_0 .net *"_ivl_26", 1 0, L_0x15460bae0;  1 drivers
v0x154731280_0 .net *"_ivl_29", 8 0, L_0x154613d50;  1 drivers
v0x154731390_0 .net *"_ivl_30", 10 0, L_0x154613df0;  1 drivers
L_0x148040130 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v0x154731440_0 .net *"_ivl_5", 9 0, L_0x148040130;  1 drivers
v0x1547314f0_0 .net *"_ivl_6", 10 0, L_0x154735410;  1 drivers
L_0x148040178 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v0x1547315a0_0 .net *"_ivl_9", 9 0, L_0x148040178;  1 drivers
v0x154731650_0 .net "waddr", 9 0, L_0x154735210;  alias, 1 drivers
v0x154731710_0 .var "wbin", 10 0;
v0x1547317a0_0 .net "wbin_next", 10 0, L_0x154611430;  1 drivers
v0x154731830_0 .net "wclk", 0 0, L_0x1547343a0;  alias, 1 drivers
v0x154731a00_0 .var "wfull", 0 0;
v0x154731a90_0 .net "wfull_val", 0 0, L_0x154613e90;  1 drivers
v0x154731b20_0 .net "wgray_next", 10 0, L_0x154611940;  1 drivers
v0x154731bb0_0 .net "winc", 0 0, v0x154734090_0;  alias, 1 drivers
v0x154731c40_0 .var "wptr", 10 0;
v0x154731cd0_0 .net "wq2_rptr", 10 0, v0x1547300c0_0;  alias, 1 drivers
v0x154731d60_0 .net "wrst_n", 0 0, v0x1547341b0_0;  alias, 1 drivers
L_0x154735210 .part v0x154731710_0, 0, 10;
L_0x1547352b0 .concat [ 1 10 0 0], v0x154734090_0, L_0x148040130;
L_0x154735410 .concat [ 1 10 0 0], v0x154731a00_0, L_0x148040178;
L_0x154611430 .arith/sum 11, v0x154731710_0, L_0x15460ede0;
L_0x154608980 .part L_0x154611430, 1, 10;
L_0x15460cf10 .concat [ 10 1 0 0], L_0x154608980, L_0x1480401c0;
L_0x154613cb0 .part v0x1547300c0_0, 9, 2;
L_0x154613d50 .part v0x1547300c0_0, 0, 9;
L_0x154613df0 .concat [ 9 2 0 0], L_0x154613d50, L_0x15460bae0;
L_0x154613e90 .cmp/eq 11, L_0x154611940, L_0x154613df0;
S_0x154732b00 .scope module, "gater" "clock_gating" 2 26, 8 1 0, S_0x154711e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "en_w";
    .port_info 1 /INPUT 1 "en_r";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 1 "write_clock";
    .port_info 4 /OUTPUT 1 "read_clock";
L_0x154734240 .functor AND 1, v0x1547338f0_0, v0x154733780_0, C4<1>, C4<1>;
L_0x154734330 .functor AND 1, v0x154733840_0, v0x154733780_0, C4<1>, C4<1>;
L_0x1547343a0 .functor BUFZ 1, L_0x154734240, C4<0>, C4<0>, C4<0>;
L_0x154734450 .functor BUFZ 1, L_0x154734330, C4<0>, C4<0>, C4<0>;
v0x154732d20_0 .net "clk", 0 0, v0x154733780_0;  1 drivers
v0x154732db0_0 .net "en_r", 0 0, v0x154733840_0;  1 drivers
v0x154732e50_0 .net "en_w", 0 0, v0x1547338f0_0;  1 drivers
v0x154732f00_0 .net "read", 0 0, L_0x154734330;  1 drivers
v0x154732fa0_0 .net "read_clock", 0 0, L_0x154734450;  alias, 1 drivers
v0x154733070_0 .net "write", 0 0, L_0x154734240;  1 drivers
v0x154733110_0 .net "write_clock", 0 0, L_0x1547343a0;  alias, 1 drivers
S_0x154733280 .scope task, "read_data" "read_data" 2 81, 2 81 0, S_0x154711e00;
 .timescale -9 -12;
v0x154733480_0 .var/i "count", 31 0;
E_0x154733440 .event posedge, v0x15472f530_0;
TD_FIFO_tb.read_data ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1547339c0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x1547339c0_0;
    %load/vec4 v0x154733480_0;
    %cmp/s;
    %jmp/0xz T_0.1, 5;
    %wait E_0x154733440;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x154733d00_0, 0, 1;
    %wait E_0x154733440;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x154733d00_0, 0, 1;
    %load/vec4 v0x1547339c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1547339c0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0x154733510 .scope task, "write_data" "write_data" 2 68, 2 68 0, S_0x154711e00;
 .timescale -9 -12;
v0x1547336d0_0 .var/i "count", 31 0;
TD_FIFO_tb.write_data ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1547339c0_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x1547339c0_0;
    %load/vec4 v0x1547336d0_0;
    %cmp/s;
    %jmp/0xz T_1.3, 5;
    %wait E_0x15471d400;
    %vpi_func 2 72 "$random" 32, v0x154733ee0_0 {0 0 0};
    %pushi/vec4 256, 0, 32;
    %mod/s;
    %pad/s 12;
    %store/vec4 v0x154733f70_0, 0, 12;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x154734090_0, 0, 1;
    %wait E_0x15471d400;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x154734090_0, 0, 1;
    %load/vec4 v0x1547339c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1547339c0_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %end;
    .scope S_0x15472fc00;
T_2 ;
    %wait E_0x15472fef0;
    %load/vec4 v0x154730170_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 22;
    %split/vec4 11;
    %assign/vec4 v0x154730010_0, 0;
    %assign/vec4 v0x1547300c0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x154730010_0;
    %load/vec4 v0x15472ff60_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 11;
    %assign/vec4 v0x154730010_0, 0;
    %assign/vec4 v0x1547300c0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x154730290;
T_3 ;
    %wait E_0x15472ec90;
    %load/vec4 v0x154730840_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 22;
    %split/vec4 11;
    %assign/vec4 v0x1547306c0_0, 0;
    %assign/vec4 v0x154730780_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x1547306c0_0;
    %load/vec4 v0x154730620_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 11;
    %assign/vec4 v0x1547306c0_0, 0;
    %assign/vec4 v0x154730780_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x154713be0;
T_4 ;
    %wait E_0x15471d400;
    %load/vec4 v0x15472e630_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v0x15472e7e0_0;
    %nor/r;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x15472e740_0;
    %load/vec4 v0x15472e4e0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15472e2a0, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x15472e8f0;
T_5 ;
    %wait E_0x15472ec90;
    %load/vec4 v0x15472fab0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 22;
    %split/vec4 11;
    %assign/vec4 v0x15472f950_0, 0;
    %assign/vec4 v0x15472f410_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x15472f4a0_0;
    %load/vec4 v0x15472f700_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 11;
    %assign/vec4 v0x15472f950_0, 0;
    %assign/vec4 v0x15472f410_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x15472e8f0;
T_6 ;
    %wait E_0x15472ec90;
    %load/vec4 v0x15472fab0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x15472f5c0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x15472f660_0;
    %assign/vec4 v0x15472f5c0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x154730950;
T_7 ;
    %wait E_0x15472fef0;
    %load/vec4 v0x154731d60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 22;
    %split/vec4 11;
    %assign/vec4 v0x154731c40_0, 0;
    %assign/vec4 v0x154731710_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x1547317a0_0;
    %load/vec4 v0x154731b20_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 11;
    %assign/vec4 v0x154731c40_0, 0;
    %assign/vec4 v0x154731710_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x154730950;
T_8 ;
    %wait E_0x15472fef0;
    %load/vec4 v0x154731d60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x154731a00_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x154731a90_0;
    %assign/vec4 v0x154731a00_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x154711e00;
T_9 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x154733ee0_0, 0, 32;
    %end;
    .thread T_9;
    .scope S_0x154711e00;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x154733780_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_0x154711e00;
T_11 ;
    %delay 5000, 0;
    %load/vec4 v0x154733780_0;
    %inv;
    %store/vec4 v0x154733780_0, 0, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_0x154711e00;
T_12 ;
T_12.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x154733840_0, 0, 1;
    %pushi/vec4 2048, 0, 32;
T_12.1 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.2, 5;
    %jmp/1 T_12.2, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x15470f940;
    %jmp T_12.1;
T_12.2 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x154733840_0, 0, 1;
    %pushi/vec4 2148, 0, 32;
T_12.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.4, 5;
    %jmp/1 T_12.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x15470f940;
    %jmp T_12.3;
T_12.4 ;
    %pop/vec4 1;
    %jmp T_12.0;
    %end;
    .thread T_12;
    .scope S_0x154711e00;
T_13 ;
T_13.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1547338f0_0, 0, 1;
    %pushi/vec4 2148, 0, 32;
T_13.1 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_13.2, 5;
    %jmp/1 T_13.2, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x15470f940;
    %jmp T_13.1;
T_13.2 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1547338f0_0, 0, 1;
    %pushi/vec4 2048, 0, 32;
T_13.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_13.4, 5;
    %jmp/1 T_13.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x15470f940;
    %jmp T_13.3;
T_13.4 ;
    %pop/vec4 1;
    %jmp T_13.0;
    %end;
    .thread T_13;
    .scope S_0x154711e00;
T_14 ;
    %vpi_call 2 94 "$dumpfile", "async_fifo.vcd" {0 0 0};
    %vpi_call 2 95 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x154711e00 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1547341b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x154733dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x154734090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x154733d00_0, 0, 1;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x154733f70_0, 0, 12;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1547341b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x154733dd0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1547341b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x154733dd0_0, 0, 1;
    %pushi/vec4 1024, 0, 32;
    %store/vec4 v0x1547336d0_0, 0, 32;
    %fork TD_FIFO_tb.write_data, S_0x154733510;
    %join;
    %pushi/vec4 1024, 0, 32;
    %store/vec4 v0x154733480_0, 0, 32;
    %fork TD_FIFO_tb.read_data, S_0x154733280;
    %join;
    %pushi/vec4 1024, 0, 32;
    %store/vec4 v0x1547336d0_0, 0, 32;
    %fork TD_FIFO_tb.write_data, S_0x154733510;
    %join;
    %pushi/vec4 1024, 0, 32;
    %store/vec4 v0x154733480_0, 0, 32;
    %fork TD_FIFO_tb.read_data, S_0x154733280;
    %join;
    %delay 100000000, 0;
    %vpi_call 2 134 "$finish" {0 0 0};
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "FIFO_tb.v";
    "FIFO.v";
    "FIFO_memory.v";
    "rptr_empty.v";
    "two_ff_sync.v";
    "wptr_full.v";
    "clock_gating.v";
