============================================================
  Generated by:           Genus(TM) Synthesis Solution 16.13-s036_1
  Generated on:           Jun 14 2023  03:29:03 pm
  Module:                 TOP
  Technology library:     fast_vdd1v0 1.0
  Operating conditions:   PVT_1P1V_0C 
  Interconnect mode:      global
  Area mode:              timing library
============================================================

     Pin                 Type         Fanout Load Slew Delay Arrival   
                                             (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------
reset           (u)  in port              10  7.0    0    +0       0 R 
alu_inst/reset 
  Cout_reg/aclr      unmapped_d_flop                      +0       0   
-----------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : reset
End-point    : alu_inst/Cout_reg/aclr

(u) : Net has unmapped pin(s).
============================================================
  Generated by:           Genus(TM) Synthesis Solution 16.13-s036_1
  Generated on:           Jun 14 2023  03:29:03 pm
  Module:                 TOP
  Technology library:     fast_vdd1v0 1.0
  Operating conditions:   PVT_1P1V_0C 
  Interconnect mode:      global
  Area mode:              timing library
============================================================

No paths found.

============================================================
  Generated by:           Genus(TM) Synthesis Solution 16.13-s036_1
  Generated on:           Jun 14 2023  03:29:03 pm
  Module:                 TOP
  Technology library:     fast_vdd1v0 1.0
  Operating conditions:   PVT_1P1V_0C 
  Interconnect mode:      global
  Area mode:              timing library
============================================================

        Pin                    Type         Fanout Load Slew Delay Arrival   
                                                   (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------
(clock func_clk)           launch                                        0 R 
(TOP.sdc_line_17_5_1)      ext delay                          +500     500 R 
B[1]                  (u)  in port               9 12.6    0    +0     500 R 
alu_inst/B[1] 
  add_45_12/B[1] 
    g6/in_1                                                     +0     500   
    g6/z              (u)  unmapped_nor2         1  1.2    0   +22     522 F 
    g12/in_0                                                    +0     522   
    g12/z             (u)  unmapped_not          2  2.8    0   +19     541 R 
    g13/in_1                                                    +0     541   
    g13/z             (u)  unmapped_nand2        1  1.2    0   +22     563 F 
    g14/in_1                                                    +0     563   
    g14/z             (u)  unmapped_nand2        3  4.2    0   +29     592 R 
    g20/in_0                                                    +0     592   
    g20/z             (u)  unmapped_nand2        1  1.2    0   +22     614 F 
    g21/in_1                                                    +0     614   
    g21/z             (u)  unmapped_nand2        1  1.4    0   +22     636 R 
    g30/in_0                                                    +0     636   
    g30/z             (u)  unmapped_xnor2        6  8.4    0   +60     696 R 
  add_45_12/Z[3] 
  gte_45_15/A[3] 
    g16/in_0                                                    +0     696   
    g16/z             (u)  unmapped_nor2         2  2.4    0   +26     721 F 
    g26/in_1                                                    +0     721   
    g26/z             (u)  unmapped_nor2         1  1.4    0   +22     743 R 
    g30/in_0                                                    +0     743   
    g30/z             (u)  unmapped_nand2        1  1.2    0   +22     765 F 
    g31/in_1                                                    +0     765   
    g31/z             (u)  unmapped_nand2        1  1.4    0   +22     787 R 
    g48/in_0                                                    +0     787   
    g48/z             (u)  unmapped_not          1  1.2    0   +15     802 F 
    g34/in_1                                                    +0     802   
    g34/z             (u)  unmapped_nand2        1  1.4    0   +22     824 R 
  gte_45_15/Z 
  mux_Cout_45_15/ctl 
    g1/sel0                                                     +0     824   
    g1/z              (u)  unmapped_bmux3        1  1.4    0   +44     869 R 
  mux_Cout_45_15/z 
  mux_Cout_16_3/in_3 
    g1/data3                                                    +0     869   
    g1/z              (u)  unmapped_bmux20       2  2.8    0  +158    1027 R 
  mux_Cout_16_3/z 
  Cout_reg/d               unmapped_d_flop                      +0    1027   
  Cout_reg/clk             setup                           0   +20    1046 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock func_clk)           capture                                   10000 R 
-----------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :    8954ps 
Start-point  : B[1]
End-point    : alu_inst/Cout_reg/d

(u) : Net has unmapped pin(s).
============================================================
  Generated by:           Genus(TM) Synthesis Solution 16.13-s036_1
  Generated on:           Jun 14 2023  03:29:03 pm
  Module:                 TOP
  Technology library:     fast_vdd1v0 1.0
  Operating conditions:   PVT_1P1V_0C 
  Interconnect mode:      global
  Area mode:              timing library
============================================================

         Pin                    Type         Fanout Load Slew Delay Arrival   
                                                    (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------
(clock func_clk)            launch                                        0 R 
alu_inst
  F_reg[1]/clk                                              0             0 R 
  F_reg[1]/q           (u)  unmapped_d_flop       3  4.2    0   +91      91 R 
alu_inst/F[1] 
shifter_inst/F[1] 
  mux_O_8_8/in_1[0] 
    g4/data1                                                     +0      91   
    g4/z               (u)  unmapped_bmux6        1  3.9    0   +73     164 R 
  mux_O_8_8/z[0] 
shifter_inst/O[0] 
O[0]                        out port                             +0     164 R 
(TOP.sdc_line_23_12_1)      ext delay                          +500     664 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock func_clk)            capture                                   10000 R 
------------------------------------------------------------------------------
Cost Group   : 'C2O' (path_group 'C2O')
Timing slack :    9336ps 
Start-point  : alu_inst/F_reg[1]/clk
End-point    : O[0]

(u) : Net has unmapped pin(s).
============================================================
  Generated by:           Genus(TM) Synthesis Solution 16.13-s036_1
  Generated on:           Jun 14 2023  03:29:03 pm
  Module:                 TOP
  Technology library:     fast_vdd1v0 1.0
  Operating conditions:   PVT_1P1V_0C 
  Interconnect mode:      global
  Area mode:              timing library
============================================================

No paths found.

============================================================
  Generated by:           Genus(TM) Synthesis Solution 16.13-s036_1
  Generated on:           Jun 14 2023  03:29:03 pm
  Module:                 TOP
  Technology library:     fast_vdd1v0 1.0
  Operating conditions:   PVT_1P1V_0C 
  Interconnect mode:      global
  Area mode:              timing library
============================================================

         Pin                    Type        Fanout Load Slew Delay Arrival   
                                                   (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------
(clock func_clk)            launch                                       0 R 
(TOP.sdc_line_20_9_1)       ext delay                         +500     500 R 
H[0]                   (u)  in port              4  5.6    0    +0     500 R 
shifter_inst/H[0] 
  mux_O_8_8/ctl[0] 
    g4/sel0                                                     +0     500   
    g4/z               (u)  unmapped_bmux6       1  3.9    0   +73     573 R 
  mux_O_8_8/z[0] 
shifter_inst/O[0] 
O[0]                        out port                            +0     573 R 
(TOP.sdc_line_23_12_1)      ext delay                         +500    1073 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock func_clk)            capture                                  10000 R 
-----------------------------------------------------------------------------
Cost Group   : 'I2O' (path_group 'I2O')
Timing slack :    8927ps 
Start-point  : H[0]
End-point    : O[0]

(u) : Net has unmapped pin(s).
