verilog work "mealyStateMachineLab1.v"
verilog work "incrementToValue.v"
verilog work "clock.v"
verilog work "BCD_From_7bit_Binary.v"
verilog work "lab1_top_module.v"
