module cache1 #(
    parameter  LINE_ADDR_LEN = 3, // lineå†…åœ°å?é•¿åº¦ï¼Œå†³å®šäº†æ¯ä¸ªlineå…·æœ‰2^3ä¸ªword
    parameter  SET_ADDR_LEN  = 3, // ç»„åœ°å?é•¿åº¦ï¼Œå†³å®šäº†ä¸?å…±æœ‰2^3=8ç»?
    parameter  TAG_ADDR_LEN  = 6, // tagé•¿åº¦
    parameter  WAY_CNT       = 4  // ç»„ç›¸è¿åº¦ï¼Œå†³å®šäº†æ¯ç»„ä¸­æœ‰å¤šå°‘è·¯lineï¼Œè¿™é‡Œæ˜¯ç›´æ¥æ˜ å°„å‹cacheï¼Œå› æ­¤è¯¥å‚æ•°æ²¡ç”¨åˆ?
)(
    input  clk, rst,
    output miss,               // å¯¹CPUå‘å‡ºçš„missä¿¡å·
    input  [31:0] addr,        // è¯»å†™è¯·æ±‚åœ°å€
    input  rd_req,             // è¯»è¯·æ±‚ä¿¡å?
    output reg [31:0] rd_data, // è¯»å‡ºçš„æ•°æ®ï¼Œä¸?æ¬¡è¯»ä¸?ä¸ªword
    input  wr_req,             // å†™è¯·æ±‚ä¿¡å?
    input  [31:0] wr_data      // è¦å†™å…¥çš„æ•°æ®ï¼Œä¸€æ¬¡å†™ä¸?ä¸ªword
);
`define LRU//é€‰æ‹©æ›¿æ¢æ–¹å¼
//`define FIFO

localparam MEM_ADDR_LEN    = TAG_ADDR_LEN + SET_ADDR_LEN ; // è®¡ç®—ä¸»å­˜åœ°å€é•¿åº¦ MEM_ADDR_LENï¼Œä¸»å­˜å¤§å°?=2^MEM_ADDR_LENä¸ªline
localparam UNUSED_ADDR_LEN = 32 - TAG_ADDR_LEN - SET_ADDR_LEN - LINE_ADDR_LEN - 2 ;       // è®¡ç®—æœªä½¿ç”¨çš„åœ°å€çš„é•¿åº?

localparam LINE_SIZE       = 1 << LINE_ADDR_LEN  ;         // è®¡ç®— line ä¸? word çš„æ•°é‡ï¼Œå? 2^LINE_ADDR_LEN ä¸ªword æ¯? line
localparam SET_SIZE        = 1 << SET_ADDR_LEN   ;         // è®¡ç®—ä¸?å…±æœ‰å¤šå°‘ç»„ï¼Œå? 2^SET_ADDR_LEN ä¸ªç»„
localparam MAX_TIME        = 1 << (TAG_ADDR_LEN + SET_ADDR_LEN + LINE_ADDR_LEN);//æ—¶é—´æˆ³çš„æœ?å¤§å??

reg [            31:0] cache_mem    [SET_SIZE][WAY_CNT][LINE_SIZE]; // SET_SIZEä¸ªlineï¼Œæ¯ä¸ªlineæœ‰LINE_SIZEä¸ªword
reg [TAG_ADDR_LEN-1:0] cache_tags   [SET_SIZE][WAY_CNT];            // SET_SIZEä¸ªTAG
reg                    valid        [SET_SIZE][WAY_CNT];            // SET_SIZEä¸ªvalid(æœ‰æ•ˆä½?)
reg                    dirty        [SET_SIZE][WAY_CNT];            // SET_SIZEä¸ªdirty(è„ä½)

wire [              2-1:0]   word_addr;                   // å°†è¾“å…¥åœ°å?addræ‹†åˆ†æˆè¿™5ä¸ªéƒ¨åˆ?
wire [  LINE_ADDR_LEN-1:0]   line_addr;
wire [   SET_ADDR_LEN-1:0]    set_addr;
wire [   TAG_ADDR_LEN-1:0]    tag_addr;
wire [UNUSED_ADDR_LEN-1:0] unused_addr;

enum  {IDLE, SWAP_OUT, SWAP_IN, SWAP_IN_OK} cache_stat;    // cache çŠ¶æ?æœºçš„çŠ¶æ€å®šä¹?
                                                           // IDLEä»£è¡¨å°±ç»ªï¼ŒSWAP_OUTä»£è¡¨æ­£åœ¨æ¢å‡ºï¼ŒSWAP_INä»£è¡¨æ­£åœ¨æ¢å…¥ï¼ŒSWAP_IN_OKä»£è¡¨æ¢å…¥åè¿›è¡Œä¸€å‘¨æœŸçš„å†™å…¥cacheæ“ä½œã€?

reg  [   SET_ADDR_LEN-1:0] mem_rd_set_addr = 0;
reg  [   TAG_ADDR_LEN-1:0] mem_rd_tag_addr = 0;
wire [   MEM_ADDR_LEN-1:0] mem_rd_addr = {mem_rd_tag_addr, mem_rd_set_addr};
reg  [   MEM_ADDR_LEN-1:0] mem_wr_addr = 0;

reg  [31:0] mem_wr_line [LINE_SIZE];
wire [31:0] mem_rd_line [LINE_SIZE];

wire mem_gnt;      // ä¸»å­˜å“åº”è¯»å†™çš„æ¡æ‰‹ä¿¡å?

assign {unused_addr, tag_addr, set_addr, line_addr, word_addr} = addr;  // æ‹†åˆ† 32bit ADDR

reg cache_hit = 1'b0;
integer vis_id;//è®¿é—®çš„æ˜¯ç»„é‡Œçš„å“ªä¸ªline
always @ (*) begin              // åˆ¤æ–­ è¾“å…¥çš„address æ˜¯å¦åœ? cache ä¸­å‘½ä¸?
    cache_hit = 1'b0;
    for (integer i=0;i<WAY_CNT;i++)//æ£?æµ‹æ˜¯å¦æœ‰å‘½ä¸­ï¼Œæ˜¯å“ªç»„å‘½ä¸­
    begin
        if (valid[set_addr][i]&&cache_tags[set_addr][i]==tag_addr)//å¦‚æœæœ‰å‘½ä¸?
        begin
            cache_hit = 1'b1;
            vis_id = i;
            break;
        end
    end    
end

integer swap_id;//é€‰æ‹©æ¢å‡ºçš„è·¯
`ifdef FIFO//æ ¹æ®FIFOç®—æ³•æ¢å‡º
    integer choice[SET_SIZE];//æ¯ä¸ªç»„ä¸‹æ¬¡è¦æ¢å‡ºçš„æ˜¯å“ªä¸€ä¸?,é‡‡ç”¨ç±»ä¼¼å¾ªç¯é˜Ÿåˆ—çš„æ–¹æ³•æ¥å®ç°ï¼Œæ¯æ¬¡é?‰æ‹©é˜Ÿå¤´æ¢å‡ºï¼Œé˜Ÿå°¾åŠ å…?
    always @(*)
    begin
        if (rst)
        begin
            swap_id=0;
            for (integer i=0;i<SET_SIZE;i++)
            begin
                choice[i]=0;
            end
        end
        else
        begin
            swap_id=choice[set_addr];
        end
    end
`endif

`ifdef LRU
integer last_vis[SET_SIZE][WAY_CNT];
integer tim;
reg cmp1,cmp2;

always@(*) begin
    if (rst) begin
        tim = 0;
        for (integer i=0; i < SET_SIZE; i++) begin
            for (integer j=0; j<WAY_CNT; j++) begin
                last_vis[i][j]=0;
            end
        end
    end else begin
        swap_id = 0;
        for (integer i=0; i<WAY_CNT; i++) begin
            cmp1 = last_vis[set_addr][i] <= tim;//é€šè¿‡æ¯”è¾ƒä¸Šæ¬¡è®¿é—®æ—¶é—´ä¸å½“å‰æ—¶é—´çš„å¤§å°åˆ¤æ–­æ˜¯å¦ä¸ºä¸Šä¸?è½®çš„æ—¶é—´
            cmp2 = last_vis[set_addr][swap_id] <= tim;
            if (cmp1 & ~cmp2) swap_id =i;//ä¸Šä¸€è½®çš„æ—¶é—´è‚¯å®šæ¯”æœ¬è½®çš„æ—¶é—´æ—?
            else if ((cmp1 & cmp2) | (~cmp1 & ~cmp2))//å¦‚æœæ˜¯åŒä¸?è½®æ‰æ¯”è¾ƒæ—¶é—´æˆ³å¤§å°?
            begin
                if (last_vis[set_addr][i] < last_vis[set_addr][swap_id]) begin
                    swap_id = i;
                end
            end
        end
    end
end
`endif

always @ (posedge clk or posedge rst) begin     // ?? cache ???
    if(rst) begin
        cache_stat <= IDLE;
        for(integer i = 0; i < SET_SIZE; i++) begin
            for (integer j=0;j<WAY_CNT;j++) begin
                dirty[i][j] = 1'b0;
                valid[i][j] = 1'b0;
            end
        end
        for(integer k = 0; k < LINE_SIZE; k++)
            mem_wr_line[k] <= 0;
        mem_wr_addr <= 0;
        {mem_rd_tag_addr, mem_rd_set_addr} <= 0;
        rd_data <= 0;
    end else begin
        `ifdef LRU
            tim = (tim == MAX_TIME-1 ? 0 : tim+1);//LRUç”¨çš„è®¡æ—¶å™¨æ—¶é—?+1,è¶…è¿‡èŒƒå›´å°±å½’é›?
        `endif
        case(cache_stat)
        IDLE:       begin
                        if(cache_hit) begin
                            if(rd_req) begin    // å¦‚æœcacheå‘½ä¸­ï¼Œå¹¶ä¸”æ˜¯è¯»è¯·æ±‚ï¼Œ
                                rd_data <= cache_mem[set_addr][vis_id][line_addr];   //åˆ™ç›´æ¥ä»cacheä¸­å–å‡ºè¦è¯»çš„æ•°æ®
                                `ifdef LRU
                                last_vis[set_addr][vis_id]=tim;// æ›´æ–°æ—¶é—´æˆ?
                                `endif
                            end else if(wr_req) begin // å¦‚æœcacheå‘½ä¸­ï¼Œå¹¶ä¸”æ˜¯å†™è¯·æ±‚ï¼Œ
                                cache_mem[set_addr][vis_id][line_addr] <= wr_data;   // åˆ™ç›´æ¥å‘cacheä¸­å†™å…¥æ•°æ?
                                dirty[set_addr][vis_id] <= 1'b1;                     // å†™æ•°æ®çš„åŒæ—¶ç½®è„ä½?
                                `ifdef LRU
                                last_vis[set_addr][vis_id]=tim;// æ›´æ–°æ—¶é—´æˆ?
                                `endif
                            end 

                            

                        end else begin
                            if(wr_req | rd_req) begin   // å¦‚æœ cache æœªå‘½ä¸­ï¼Œå¹¶ä¸”æœ‰è¯»å†™è¯·æ±‚ï¼Œåˆ™éœ€è¦è¿›è¡Œæ¢å…?
                                if(valid[set_addr][swap_id] & dirty[set_addr][swap_id]) begin    // å¦‚æœ è¦æ¢å…¥çš„cache line æœ¬æ¥æœ‰æ•ˆï¼Œä¸”è„ï¼Œåˆ™éœ€è¦å…ˆå°†å®ƒæ¢å‡º
                                    cache_stat  <= SWAP_OUT;
                                    mem_wr_addr <= {cache_tags[set_addr][swap_id], set_addr};
                                    mem_wr_line <= cache_mem[set_addr][swap_id];
                                end else begin                                   // åä¹‹ï¼Œä¸éœ?è¦æ¢å‡ºï¼Œç›´æ¥æ¢å…¥
                                    cache_stat  <= SWAP_IN;
                                end
                                {mem_rd_tag_addr, mem_rd_set_addr} <= {tag_addr, set_addr};
                            end
                        end
                    end
        SWAP_OUT:   begin
                        if(mem_gnt) begin           // å¦‚æœä¸»å­˜æ¡æ‰‹ä¿¡å·æœ‰æ•ˆï¼Œè¯´æ˜æ¢å‡ºæˆåŠŸï¼Œè·³åˆ°ä¸‹ä¸€çŠ¶æ??
                            cache_stat <= SWAP_IN;
                        end
                    end
        SWAP_IN:    begin
                        if(mem_gnt) begin           // å¦‚æœä¸»å­˜æ¡æ‰‹ä¿¡å·æœ‰æ•ˆï¼Œè¯´æ˜æ¢å…¥æˆåŠŸï¼Œè·³åˆ°ä¸‹ä¸€çŠ¶æ??
                            cache_stat <= SWAP_IN_OK;
                        end
                    end
        SWAP_IN_OK: begin           // ä¸Šä¸€ä¸ªå‘¨æœŸæ¢å…¥æˆåŠŸï¼Œè¿™å‘¨æœŸå°†ä¸»å­˜è¯»å‡ºçš„lineå†™å…¥cacheï¼Œå¹¶æ›´æ–°tagï¼Œç½®é«˜validï¼Œç½®ä½dirty
                        for(integer i=0; i<LINE_SIZE; i++)  cache_mem[mem_rd_set_addr][swap_id][i] <= mem_rd_line[i];
                        cache_tags[mem_rd_set_addr][swap_id] <= mem_rd_tag_addr;
                        valid     [mem_rd_set_addr][swap_id] <= 1'b1;
                        dirty     [mem_rd_set_addr][swap_id] <= 1'b0;
                        cache_stat <= IDLE;        // å›åˆ°å°±ç»ªçŠ¶æ??

                        `ifdef FIFO
                            choice[set_addr] <= (choice[set_addr] == WAY_CNT-1 ? 0 : choice[set_addr] + 1);// FIFOåªç”¨æŠŠé˜Ÿå¤´ä½ç½®åç§»ä¸€ä½å³å?
                        `endif

                        `ifdef LRU
                            last_vis[set_addr][swap_id] <= tim;// ä¸ºæ–°è¿›cacheçš„å—çš„è®¾ç½®æ—¶é—´æˆ³
                        `endif
                    end
        endcase
    end
end

wire mem_rd_req = (cache_stat == SWAP_IN );
wire mem_wr_req = (cache_stat == SWAP_OUT);
wire [   MEM_ADDR_LEN-1 :0] mem_addr = mem_rd_req ? mem_rd_addr : ( mem_wr_req ? mem_wr_addr : 0);

assign miss = (rd_req | wr_req) & ~(cache_hit && cache_stat==IDLE) ;     // å½? æœ‰è¯»å†™è¯·æ±‚æ—¶ï¼Œå¦‚æœcacheä¸å¤„äºå°±ç»?(IDLE)çŠ¶æ?ï¼Œæˆ–è?…æœªå‘½ä¸­ï¼Œåˆ™miss=1

main_mem #(     // ä¸»å­˜ï¼Œæ¯æ¬¡è¯»å†™ä»¥line ä¸ºå•ä½?
    .LINE_ADDR_LEN  ( LINE_ADDR_LEN          ),
    .ADDR_LEN       ( MEM_ADDR_LEN           )
) main_mem_instance (
    .clk            ( clk                    ),
    .rst            ( rst                    ),
    .gnt            ( mem_gnt                ),
    .addr           ( mem_addr               ),
    .rd_req         ( mem_rd_req             ),
    .rd_line        ( mem_rd_line            ),
    .wr_req         ( mem_wr_req             ),
    .wr_line        ( mem_wr_line            )
);

endmodule
