/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice_trm.h"

/* Red1 */
#define Red1__0__DR CYREG_GPIO_PRT3_DR
#define Red1__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define Red1__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define Red1__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define Red1__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define Red1__0__HSIOM_MASK 0x00F00000u
#define Red1__0__HSIOM_SHIFT 20u
#define Red1__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define Red1__0__INTR CYREG_GPIO_PRT3_INTR
#define Red1__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define Red1__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define Red1__0__MASK 0x20u
#define Red1__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Red1__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Red1__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Red1__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Red1__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Red1__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Red1__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Red1__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Red1__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Red1__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Red1__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Red1__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Red1__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Red1__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Red1__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Red1__0__PC CYREG_GPIO_PRT3_PC
#define Red1__0__PC2 CYREG_GPIO_PRT3_PC2
#define Red1__0__PORT 3u
#define Red1__0__PS CYREG_GPIO_PRT3_PS
#define Red1__0__SHIFT 5u
#define Red1__DR CYREG_GPIO_PRT3_DR
#define Red1__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define Red1__DR_INV CYREG_GPIO_PRT3_DR_INV
#define Red1__DR_SET CYREG_GPIO_PRT3_DR_SET
#define Red1__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define Red1__INTR CYREG_GPIO_PRT3_INTR
#define Red1__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define Red1__INTSTAT CYREG_GPIO_PRT3_INTR
#define Red1__MASK 0x20u
#define Red1__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Red1__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Red1__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Red1__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Red1__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Red1__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Red1__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Red1__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Red1__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Red1__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Red1__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Red1__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Red1__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Red1__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Red1__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Red1__PC CYREG_GPIO_PRT3_PC
#define Red1__PC2 CYREG_GPIO_PRT3_PC2
#define Red1__PORT 3u
#define Red1__PS CYREG_GPIO_PRT3_PS
#define Red1__SHIFT 5u

/* Red2 */
#define Red2__0__DR CYREG_GPIO_PRT2_DR
#define Red2__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Red2__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Red2__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Red2__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Red2__0__HSIOM_MASK 0x0000F000u
#define Red2__0__HSIOM_SHIFT 12u
#define Red2__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Red2__0__INTR CYREG_GPIO_PRT2_INTR
#define Red2__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Red2__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define Red2__0__MASK 0x08u
#define Red2__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Red2__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Red2__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Red2__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Red2__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Red2__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Red2__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Red2__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Red2__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Red2__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Red2__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Red2__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Red2__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Red2__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Red2__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Red2__0__PC CYREG_GPIO_PRT2_PC
#define Red2__0__PC2 CYREG_GPIO_PRT2_PC2
#define Red2__0__PORT 2u
#define Red2__0__PS CYREG_GPIO_PRT2_PS
#define Red2__0__SHIFT 3u
#define Red2__DR CYREG_GPIO_PRT2_DR
#define Red2__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Red2__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Red2__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Red2__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Red2__INTR CYREG_GPIO_PRT2_INTR
#define Red2__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Red2__INTSTAT CYREG_GPIO_PRT2_INTR
#define Red2__MASK 0x08u
#define Red2__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Red2__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Red2__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Red2__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Red2__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Red2__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Red2__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Red2__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Red2__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Red2__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Red2__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Red2__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Red2__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Red2__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Red2__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Red2__PC CYREG_GPIO_PRT2_PC
#define Red2__PC2 CYREG_GPIO_PRT2_PC2
#define Red2__PORT 2u
#define Red2__PS CYREG_GPIO_PRT2_PS
#define Red2__SHIFT 3u

/* Blue1 */
#define Blue1__0__DR CYREG_GPIO_PRT3_DR
#define Blue1__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define Blue1__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define Blue1__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define Blue1__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define Blue1__0__HSIOM_MASK 0x000000F0u
#define Blue1__0__HSIOM_SHIFT 4u
#define Blue1__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define Blue1__0__INTR CYREG_GPIO_PRT3_INTR
#define Blue1__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define Blue1__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define Blue1__0__MASK 0x02u
#define Blue1__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Blue1__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Blue1__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Blue1__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Blue1__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Blue1__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Blue1__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Blue1__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Blue1__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Blue1__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Blue1__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Blue1__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Blue1__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Blue1__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Blue1__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Blue1__0__PC CYREG_GPIO_PRT3_PC
#define Blue1__0__PC2 CYREG_GPIO_PRT3_PC2
#define Blue1__0__PORT 3u
#define Blue1__0__PS CYREG_GPIO_PRT3_PS
#define Blue1__0__SHIFT 1u
#define Blue1__DR CYREG_GPIO_PRT3_DR
#define Blue1__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define Blue1__DR_INV CYREG_GPIO_PRT3_DR_INV
#define Blue1__DR_SET CYREG_GPIO_PRT3_DR_SET
#define Blue1__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define Blue1__INTR CYREG_GPIO_PRT3_INTR
#define Blue1__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define Blue1__INTSTAT CYREG_GPIO_PRT3_INTR
#define Blue1__MASK 0x02u
#define Blue1__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Blue1__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Blue1__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Blue1__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Blue1__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Blue1__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Blue1__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Blue1__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Blue1__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Blue1__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Blue1__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Blue1__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Blue1__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Blue1__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Blue1__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Blue1__PC CYREG_GPIO_PRT3_PC
#define Blue1__PC2 CYREG_GPIO_PRT3_PC2
#define Blue1__PORT 3u
#define Blue1__PS CYREG_GPIO_PRT3_PS
#define Blue1__SHIFT 1u

/* Blue2 */
#define Blue2__0__DR CYREG_GPIO_PRT2_DR
#define Blue2__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Blue2__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Blue2__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Blue2__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Blue2__0__HSIOM_MASK 0xF0000000u
#define Blue2__0__HSIOM_SHIFT 28u
#define Blue2__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Blue2__0__INTR CYREG_GPIO_PRT2_INTR
#define Blue2__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Blue2__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define Blue2__0__MASK 0x80u
#define Blue2__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Blue2__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Blue2__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Blue2__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Blue2__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Blue2__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Blue2__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Blue2__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Blue2__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Blue2__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Blue2__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Blue2__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Blue2__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Blue2__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Blue2__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Blue2__0__PC CYREG_GPIO_PRT2_PC
#define Blue2__0__PC2 CYREG_GPIO_PRT2_PC2
#define Blue2__0__PORT 2u
#define Blue2__0__PS CYREG_GPIO_PRT2_PS
#define Blue2__0__SHIFT 7u
#define Blue2__DR CYREG_GPIO_PRT2_DR
#define Blue2__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Blue2__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Blue2__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Blue2__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Blue2__INTR CYREG_GPIO_PRT2_INTR
#define Blue2__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Blue2__INTSTAT CYREG_GPIO_PRT2_INTR
#define Blue2__MASK 0x80u
#define Blue2__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Blue2__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Blue2__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Blue2__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Blue2__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Blue2__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Blue2__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Blue2__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Blue2__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Blue2__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Blue2__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Blue2__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Blue2__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Blue2__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Blue2__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Blue2__PC CYREG_GPIO_PRT2_PC
#define Blue2__PC2 CYREG_GPIO_PRT2_PC2
#define Blue2__PORT 2u
#define Blue2__PS CYREG_GPIO_PRT2_PS
#define Blue2__SHIFT 7u

/* LED_1 */
#define LED_1__0__DR CYREG_GPIO_PRT2_DR
#define LED_1__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define LED_1__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define LED_1__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define LED_1__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define LED_1__0__HSIOM_MASK 0x000000F0u
#define LED_1__0__HSIOM_SHIFT 4u
#define LED_1__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define LED_1__0__INTR CYREG_GPIO_PRT2_INTR
#define LED_1__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define LED_1__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define LED_1__0__MASK 0x02u
#define LED_1__0__OUT_SEL CYREG_UDB_PA2_CFG10
#define LED_1__0__OUT_SEL_SHIFT 2u
#define LED_1__0__OUT_SEL_VAL 2u
#define LED_1__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define LED_1__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define LED_1__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define LED_1__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define LED_1__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define LED_1__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define LED_1__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define LED_1__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define LED_1__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define LED_1__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define LED_1__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define LED_1__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define LED_1__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define LED_1__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define LED_1__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define LED_1__0__PC CYREG_GPIO_PRT2_PC
#define LED_1__0__PC2 CYREG_GPIO_PRT2_PC2
#define LED_1__0__PORT 2u
#define LED_1__0__PS CYREG_GPIO_PRT2_PS
#define LED_1__0__SHIFT 1u
#define LED_1__DR CYREG_GPIO_PRT2_DR
#define LED_1__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define LED_1__DR_INV CYREG_GPIO_PRT2_DR_INV
#define LED_1__DR_SET CYREG_GPIO_PRT2_DR_SET
#define LED_1__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define LED_1__INTR CYREG_GPIO_PRT2_INTR
#define LED_1__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define LED_1__INTSTAT CYREG_GPIO_PRT2_INTR
#define LED_1__MASK 0x02u
#define LED_1__PA__CFG0 CYREG_UDB_PA2_CFG0
#define LED_1__PA__CFG1 CYREG_UDB_PA2_CFG1
#define LED_1__PA__CFG10 CYREG_UDB_PA2_CFG10
#define LED_1__PA__CFG11 CYREG_UDB_PA2_CFG11
#define LED_1__PA__CFG12 CYREG_UDB_PA2_CFG12
#define LED_1__PA__CFG13 CYREG_UDB_PA2_CFG13
#define LED_1__PA__CFG14 CYREG_UDB_PA2_CFG14
#define LED_1__PA__CFG2 CYREG_UDB_PA2_CFG2
#define LED_1__PA__CFG3 CYREG_UDB_PA2_CFG3
#define LED_1__PA__CFG4 CYREG_UDB_PA2_CFG4
#define LED_1__PA__CFG5 CYREG_UDB_PA2_CFG5
#define LED_1__PA__CFG6 CYREG_UDB_PA2_CFG6
#define LED_1__PA__CFG7 CYREG_UDB_PA2_CFG7
#define LED_1__PA__CFG8 CYREG_UDB_PA2_CFG8
#define LED_1__PA__CFG9 CYREG_UDB_PA2_CFG9
#define LED_1__PC CYREG_GPIO_PRT2_PC
#define LED_1__PC2 CYREG_GPIO_PRT2_PC2
#define LED_1__PORT 2u
#define LED_1__PS CYREG_GPIO_PRT2_PS
#define LED_1__SHIFT 1u

/* LED_2 */
#define LED_2__0__DR CYREG_GPIO_PRT3_DR
#define LED_2__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define LED_2__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define LED_2__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define LED_2__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define LED_2__0__HSIOM_MASK 0xF0000000u
#define LED_2__0__HSIOM_SHIFT 28u
#define LED_2__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define LED_2__0__INTR CYREG_GPIO_PRT3_INTR
#define LED_2__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define LED_2__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define LED_2__0__MASK 0x80u
#define LED_2__0__OUT_SEL CYREG_UDB_PA3_CFG10
#define LED_2__0__OUT_SEL_SHIFT 14u
#define LED_2__0__OUT_SEL_VAL 2u
#define LED_2__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define LED_2__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define LED_2__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define LED_2__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define LED_2__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define LED_2__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define LED_2__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define LED_2__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define LED_2__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define LED_2__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define LED_2__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define LED_2__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define LED_2__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define LED_2__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define LED_2__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define LED_2__0__PC CYREG_GPIO_PRT3_PC
#define LED_2__0__PC2 CYREG_GPIO_PRT3_PC2
#define LED_2__0__PORT 3u
#define LED_2__0__PS CYREG_GPIO_PRT3_PS
#define LED_2__0__SHIFT 7u
#define LED_2__DR CYREG_GPIO_PRT3_DR
#define LED_2__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define LED_2__DR_INV CYREG_GPIO_PRT3_DR_INV
#define LED_2__DR_SET CYREG_GPIO_PRT3_DR_SET
#define LED_2__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define LED_2__INTR CYREG_GPIO_PRT3_INTR
#define LED_2__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define LED_2__INTSTAT CYREG_GPIO_PRT3_INTR
#define LED_2__MASK 0x80u
#define LED_2__PA__CFG0 CYREG_UDB_PA3_CFG0
#define LED_2__PA__CFG1 CYREG_UDB_PA3_CFG1
#define LED_2__PA__CFG10 CYREG_UDB_PA3_CFG10
#define LED_2__PA__CFG11 CYREG_UDB_PA3_CFG11
#define LED_2__PA__CFG12 CYREG_UDB_PA3_CFG12
#define LED_2__PA__CFG13 CYREG_UDB_PA3_CFG13
#define LED_2__PA__CFG14 CYREG_UDB_PA3_CFG14
#define LED_2__PA__CFG2 CYREG_UDB_PA3_CFG2
#define LED_2__PA__CFG3 CYREG_UDB_PA3_CFG3
#define LED_2__PA__CFG4 CYREG_UDB_PA3_CFG4
#define LED_2__PA__CFG5 CYREG_UDB_PA3_CFG5
#define LED_2__PA__CFG6 CYREG_UDB_PA3_CFG6
#define LED_2__PA__CFG7 CYREG_UDB_PA3_CFG7
#define LED_2__PA__CFG8 CYREG_UDB_PA3_CFG8
#define LED_2__PA__CFG9 CYREG_UDB_PA3_CFG9
#define LED_2__PC CYREG_GPIO_PRT3_PC
#define LED_2__PC2 CYREG_GPIO_PRT3_PC2
#define LED_2__PORT 3u
#define LED_2__PS CYREG_GPIO_PRT3_PS
#define LED_2__SHIFT 7u

/* PWM_1 */
#define PWM_1_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_1_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL3
#define PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_UDB_W8_CTL3
#define PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST3
#define PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_UDB_W8_CTL3
#define PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST3
#define PWM_1_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK3
#define PWM_1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK3
#define PWM_1_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_UDB_W8_MSK3
#define PWM_1_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_1_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_1_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_1_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_1_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_1_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_1_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define PWM_1_PWMUDB_genblk8_stsreg__MASK_REG CYREG_UDB_W8_MSK3
#define PWM_1_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK3
#define PWM_1_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK3
#define PWM_1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL3
#define PWM_1_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_UDB_CAT16_CTL_ST3
#define PWM_1_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_UDB_CAT16_CTL_ST3
#define PWM_1_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_UDB_W8_ST3
#define PWM_1_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_UDB_CAT16_A3
#define PWM_1_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_UDB_W8_A03
#define PWM_1_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_UDB_W8_A13
#define PWM_1_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_UDB_CAT16_D3
#define PWM_1_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_UDB_W8_D03
#define PWM_1_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_UDB_W8_D13
#define PWM_1_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL3
#define PWM_1_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_UDB_CAT16_F3
#define PWM_1_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_UDB_W8_F03
#define PWM_1_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_UDB_W8_F13
#define PWM_1_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK3
#define PWM_1_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK3

/* PWM_2 */
#define PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W16_ACTL1
#define PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_UDB_W16_CTL1
#define PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_UDB_W16_CTL1
#define PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_UDB_W16_CTL1
#define PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_UDB_W16_CTL1
#define PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_UDB_W16_MSK1
#define PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_UDB_W16_MSK1
#define PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_UDB_W16_MSK1
#define PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_UDB_W16_MSK1
#define PWM_2_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_2_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_2_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL1
#define PWM_2_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_UDB_W8_CTL1
#define PWM_2_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST1
#define PWM_2_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_UDB_W8_CTL1
#define PWM_2_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST1
#define PWM_2_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_2_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK1
#define PWM_2_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK1
#define PWM_2_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_UDB_W8_MSK1
#define PWM_2_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_2_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_2_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_UDB_W16_ACTL1
#define PWM_2_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_UDB_W16_ST1
#define PWM_2_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_2_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_2_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_2_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_2_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define PWM_2_PWMUDB_genblk8_stsreg__MASK_REG CYREG_UDB_W8_MSK1
#define PWM_2_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK1
#define PWM_2_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK1
#define PWM_2_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL1
#define PWM_2_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_UDB_CAT16_CTL_ST1
#define PWM_2_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_UDB_CAT16_CTL_ST1
#define PWM_2_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_UDB_W8_ST1
#define PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG CYREG_UDB_W16_A01
#define PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG CYREG_UDB_W16_A11
#define PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG CYREG_UDB_W16_D01
#define PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG CYREG_UDB_W16_D11
#define PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL1
#define PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG CYREG_UDB_W16_F01
#define PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG CYREG_UDB_W16_F11
#define PWM_2_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_UDB_CAT16_A1
#define PWM_2_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_UDB_W8_A01
#define PWM_2_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_UDB_W8_A11
#define PWM_2_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_UDB_CAT16_D1
#define PWM_2_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_UDB_W8_D01
#define PWM_2_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_UDB_W8_D11
#define PWM_2_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL1
#define PWM_2_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_UDB_CAT16_F1
#define PWM_2_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_UDB_W8_F01
#define PWM_2_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_UDB_W8_F11
#define PWM_2_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK1
#define PWM_2_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK1

/* PWM_3 */
#define PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W16_ACTL2
#define PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_UDB_W16_CTL2
#define PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_UDB_W16_CTL2
#define PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_UDB_W16_CTL2
#define PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_UDB_W16_CTL2
#define PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_UDB_W16_MSK2
#define PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_UDB_W16_MSK2
#define PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_UDB_W16_MSK2
#define PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_UDB_W16_MSK2
#define PWM_3_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_3_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_3_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL2
#define PWM_3_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_UDB_W8_CTL2
#define PWM_3_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST2
#define PWM_3_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_UDB_W8_CTL2
#define PWM_3_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST2
#define PWM_3_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_3_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK2
#define PWM_3_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK2
#define PWM_3_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_UDB_W8_MSK2
#define PWM_3_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_3_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_3_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_UDB_W16_ACTL2
#define PWM_3_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_UDB_W16_ST2
#define PWM_3_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_3_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_3_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_3_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_3_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define PWM_3_PWMUDB_genblk8_stsreg__MASK_REG CYREG_UDB_W8_MSK2
#define PWM_3_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK2
#define PWM_3_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK2
#define PWM_3_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL2
#define PWM_3_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_UDB_CAT16_CTL_ST2
#define PWM_3_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_UDB_CAT16_CTL_ST2
#define PWM_3_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_UDB_W8_ST2
#define PWM_3_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG CYREG_UDB_W16_A02
#define PWM_3_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG CYREG_UDB_W16_A12
#define PWM_3_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG CYREG_UDB_W16_D02
#define PWM_3_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG CYREG_UDB_W16_D12
#define PWM_3_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL2
#define PWM_3_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG CYREG_UDB_W16_F02
#define PWM_3_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG CYREG_UDB_W16_F12
#define PWM_3_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_UDB_CAT16_A2
#define PWM_3_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_UDB_W8_A02
#define PWM_3_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_UDB_W8_A12
#define PWM_3_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_UDB_CAT16_D2
#define PWM_3_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_UDB_W8_D02
#define PWM_3_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_UDB_W8_D12
#define PWM_3_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL2
#define PWM_3_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_UDB_CAT16_F2
#define PWM_3_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_UDB_W8_F02
#define PWM_3_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_UDB_W8_F12
#define PWM_3_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK2
#define PWM_3_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK2

/* Pin_1 */
#define Pin_1__0__DR CYREG_GPIO_PRT0_DR
#define Pin_1__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define Pin_1__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define Pin_1__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define Pin_1__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define Pin_1__0__HSIOM_MASK 0x0000000Fu
#define Pin_1__0__HSIOM_SHIFT 0u
#define Pin_1__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define Pin_1__0__INTR CYREG_GPIO_PRT0_INTR
#define Pin_1__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define Pin_1__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define Pin_1__0__MASK 0x01u
#define Pin_1__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Pin_1__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Pin_1__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Pin_1__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Pin_1__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Pin_1__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Pin_1__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Pin_1__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Pin_1__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Pin_1__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Pin_1__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Pin_1__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Pin_1__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Pin_1__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Pin_1__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Pin_1__0__PC CYREG_GPIO_PRT0_PC
#define Pin_1__0__PC2 CYREG_GPIO_PRT0_PC2
#define Pin_1__0__PORT 0u
#define Pin_1__0__PS CYREG_GPIO_PRT0_PS
#define Pin_1__0__SHIFT 0u
#define Pin_1__DR CYREG_GPIO_PRT0_DR
#define Pin_1__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define Pin_1__DR_INV CYREG_GPIO_PRT0_DR_INV
#define Pin_1__DR_SET CYREG_GPIO_PRT0_DR_SET
#define Pin_1__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define Pin_1__INTR CYREG_GPIO_PRT0_INTR
#define Pin_1__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define Pin_1__INTSTAT CYREG_GPIO_PRT0_INTR
#define Pin_1__MASK 0x01u
#define Pin_1__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Pin_1__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Pin_1__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Pin_1__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Pin_1__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Pin_1__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Pin_1__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Pin_1__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Pin_1__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Pin_1__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Pin_1__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Pin_1__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Pin_1__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Pin_1__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Pin_1__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Pin_1__PC CYREG_GPIO_PRT0_PC
#define Pin_1__PC2 CYREG_GPIO_PRT0_PC2
#define Pin_1__PORT 0u
#define Pin_1__PS CYREG_GPIO_PRT0_PS
#define Pin_1__SHIFT 0u

/* Green1 */
#define Green1__0__DR CYREG_GPIO_PRT3_DR
#define Green1__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define Green1__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define Green1__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define Green1__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define Green1__0__HSIOM_MASK 0x0000F000u
#define Green1__0__HSIOM_SHIFT 12u
#define Green1__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define Green1__0__INTR CYREG_GPIO_PRT3_INTR
#define Green1__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define Green1__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define Green1__0__MASK 0x08u
#define Green1__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Green1__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Green1__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Green1__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Green1__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Green1__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Green1__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Green1__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Green1__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Green1__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Green1__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Green1__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Green1__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Green1__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Green1__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Green1__0__PC CYREG_GPIO_PRT3_PC
#define Green1__0__PC2 CYREG_GPIO_PRT3_PC2
#define Green1__0__PORT 3u
#define Green1__0__PS CYREG_GPIO_PRT3_PS
#define Green1__0__SHIFT 3u
#define Green1__DR CYREG_GPIO_PRT3_DR
#define Green1__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define Green1__DR_INV CYREG_GPIO_PRT3_DR_INV
#define Green1__DR_SET CYREG_GPIO_PRT3_DR_SET
#define Green1__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define Green1__INTR CYREG_GPIO_PRT3_INTR
#define Green1__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define Green1__INTSTAT CYREG_GPIO_PRT3_INTR
#define Green1__MASK 0x08u
#define Green1__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Green1__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Green1__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Green1__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Green1__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Green1__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Green1__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Green1__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Green1__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Green1__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Green1__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Green1__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Green1__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Green1__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Green1__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Green1__PC CYREG_GPIO_PRT3_PC
#define Green1__PC2 CYREG_GPIO_PRT3_PC2
#define Green1__PORT 3u
#define Green1__PS CYREG_GPIO_PRT3_PS
#define Green1__SHIFT 3u

/* Green2 */
#define Green2__0__DR CYREG_GPIO_PRT2_DR
#define Green2__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Green2__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Green2__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Green2__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Green2__0__HSIOM_MASK 0x00F00000u
#define Green2__0__HSIOM_SHIFT 20u
#define Green2__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Green2__0__INTR CYREG_GPIO_PRT2_INTR
#define Green2__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Green2__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define Green2__0__MASK 0x20u
#define Green2__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Green2__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Green2__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Green2__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Green2__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Green2__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Green2__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Green2__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Green2__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Green2__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Green2__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Green2__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Green2__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Green2__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Green2__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Green2__0__PC CYREG_GPIO_PRT2_PC
#define Green2__0__PC2 CYREG_GPIO_PRT2_PC2
#define Green2__0__PORT 2u
#define Green2__0__PS CYREG_GPIO_PRT2_PS
#define Green2__0__SHIFT 5u
#define Green2__DR CYREG_GPIO_PRT2_DR
#define Green2__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Green2__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Green2__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Green2__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Green2__INTR CYREG_GPIO_PRT2_INTR
#define Green2__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Green2__INTSTAT CYREG_GPIO_PRT2_INTR
#define Green2__MASK 0x20u
#define Green2__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Green2__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Green2__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Green2__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Green2__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Green2__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Green2__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Green2__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Green2__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Green2__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Green2__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Green2__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Green2__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Green2__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Green2__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Green2__PC CYREG_GPIO_PRT2_PC
#define Green2__PC2 CYREG_GPIO_PRT2_PC2
#define Green2__PORT 2u
#define Green2__PS CYREG_GPIO_PRT2_PS
#define Green2__SHIFT 5u

/* Sensor */
#define Sensor__0__DR CYREG_GPIO_PRT1_DR
#define Sensor__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Sensor__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Sensor__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Sensor__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define Sensor__0__HSIOM_MASK 0x000000F0u
#define Sensor__0__HSIOM_SHIFT 4u
#define Sensor__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Sensor__0__INTR CYREG_GPIO_PRT1_INTR
#define Sensor__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Sensor__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define Sensor__0__MASK 0x02u
#define Sensor__0__OUT_SEL CYREG_UDB_PA1_CFG10
#define Sensor__0__OUT_SEL_SHIFT 2u
#define Sensor__0__OUT_SEL_VAL 2u
#define Sensor__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Sensor__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Sensor__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Sensor__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Sensor__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Sensor__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Sensor__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Sensor__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Sensor__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Sensor__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Sensor__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Sensor__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Sensor__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Sensor__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Sensor__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Sensor__0__PC CYREG_GPIO_PRT1_PC
#define Sensor__0__PC2 CYREG_GPIO_PRT1_PC2
#define Sensor__0__PORT 1u
#define Sensor__0__PS CYREG_GPIO_PRT1_PS
#define Sensor__0__SHIFT 1u
#define Sensor__DR CYREG_GPIO_PRT1_DR
#define Sensor__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Sensor__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Sensor__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Sensor__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Sensor__INTR CYREG_GPIO_PRT1_INTR
#define Sensor__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Sensor__INTSTAT CYREG_GPIO_PRT1_INTR
#define Sensor__MASK 0x02u
#define Sensor__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Sensor__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Sensor__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Sensor__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Sensor__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Sensor__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Sensor__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Sensor__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Sensor__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Sensor__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Sensor__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Sensor__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Sensor__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Sensor__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Sensor__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Sensor__PC CYREG_GPIO_PRT1_PC
#define Sensor__PC2 CYREG_GPIO_PRT1_PC2
#define Sensor__PORT 1u
#define Sensor__PS CYREG_GPIO_PRT1_PS
#define Sensor__SHIFT 1u

/* Clock_1 */
#define Clock_1__CTRL_REGISTER CYREG_PERI_PCLK_CTL12
#define Clock_1__DIV_ID 0x00000041u
#define Clock_1__DIV_REGISTER CYREG_PERI_DIV_16_CTL1
#define Clock_1__PA_DIV_ID 0x000000FFu

/* Clock_2 */
#define Clock_2__CTRL_REGISTER CYREG_PERI_PCLK_CTL14
#define Clock_2__DIV_ID 0x00000042u
#define Clock_2__DIV_REGISTER CYREG_PERI_DIV_16_CTL2
#define Clock_2__PA_DIV_ID 0x000000FFu

/* Clock_3 */
#define Clock_3__CTRL_REGISTER CYREG_PERI_PCLK_CTL13
#define Clock_3__DIV_ID 0x00000043u
#define Clock_3__DIV_REGISTER CYREG_PERI_DIV_16_CTL3
#define Clock_3__PA_DIV_ID 0x000000FFu

/* Speaker */
#define Speaker__0__DR CYREG_GPIO_PRT1_DR
#define Speaker__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Speaker__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Speaker__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Speaker__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define Speaker__0__HSIOM_MASK 0x0000F000u
#define Speaker__0__HSIOM_SHIFT 12u
#define Speaker__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Speaker__0__INTR CYREG_GPIO_PRT1_INTR
#define Speaker__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Speaker__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define Speaker__0__MASK 0x08u
#define Speaker__0__OUT_SEL CYREG_UDB_PA1_CFG10
#define Speaker__0__OUT_SEL_SHIFT 6u
#define Speaker__0__OUT_SEL_VAL 3u
#define Speaker__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Speaker__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Speaker__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Speaker__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Speaker__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Speaker__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Speaker__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Speaker__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Speaker__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Speaker__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Speaker__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Speaker__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Speaker__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Speaker__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Speaker__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Speaker__0__PC CYREG_GPIO_PRT1_PC
#define Speaker__0__PC2 CYREG_GPIO_PRT1_PC2
#define Speaker__0__PORT 1u
#define Speaker__0__PS CYREG_GPIO_PRT1_PS
#define Speaker__0__SHIFT 3u
#define Speaker__DR CYREG_GPIO_PRT1_DR
#define Speaker__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Speaker__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Speaker__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Speaker__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Speaker__INTR CYREG_GPIO_PRT1_INTR
#define Speaker__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Speaker__INTSTAT CYREG_GPIO_PRT1_INTR
#define Speaker__MASK 0x08u
#define Speaker__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Speaker__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Speaker__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Speaker__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Speaker__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Speaker__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Speaker__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Speaker__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Speaker__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Speaker__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Speaker__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Speaker__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Speaker__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Speaker__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Speaker__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Speaker__PC CYREG_GPIO_PRT1_PC
#define Speaker__PC2 CYREG_GPIO_PRT1_PC2
#define Speaker__PORT 1u
#define Speaker__PS CYREG_GPIO_PRT1_PS
#define Speaker__SHIFT 3u

/* Switch1 */
#define Switch1__0__DR CYREG_GPIO_PRT2_DR
#define Switch1__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Switch1__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Switch1__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Switch1__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Switch1__0__HSIOM_MASK 0x0000000Fu
#define Switch1__0__HSIOM_SHIFT 0u
#define Switch1__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Switch1__0__INTR CYREG_GPIO_PRT2_INTR
#define Switch1__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Switch1__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define Switch1__0__MASK 0x01u
#define Switch1__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Switch1__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Switch1__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Switch1__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Switch1__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Switch1__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Switch1__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Switch1__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Switch1__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Switch1__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Switch1__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Switch1__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Switch1__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Switch1__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Switch1__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Switch1__0__PC CYREG_GPIO_PRT2_PC
#define Switch1__0__PC2 CYREG_GPIO_PRT2_PC2
#define Switch1__0__PORT 2u
#define Switch1__0__PS CYREG_GPIO_PRT2_PS
#define Switch1__0__SHIFT 0u
#define Switch1__DR CYREG_GPIO_PRT2_DR
#define Switch1__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Switch1__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Switch1__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Switch1__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Switch1__INTR CYREG_GPIO_PRT2_INTR
#define Switch1__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Switch1__INTSTAT CYREG_GPIO_PRT2_INTR
#define Switch1__MASK 0x01u
#define Switch1__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Switch1__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Switch1__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Switch1__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Switch1__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Switch1__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Switch1__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Switch1__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Switch1__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Switch1__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Switch1__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Switch1__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Switch1__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Switch1__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Switch1__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Switch1__PC CYREG_GPIO_PRT2_PC
#define Switch1__PC2 CYREG_GPIO_PRT2_PC2
#define Switch1__PORT 2u
#define Switch1__PS CYREG_GPIO_PRT2_PS
#define Switch1__SHIFT 0u

/* ADC_SAR_Seq_1 */
#define ADC_SAR_Seq_1_cy_psoc4_sar__CLOCK_DIV_ID 0x00000040u
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_ANA_TRIM CYREG_SAR_ANA_TRIM
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_AVG_STAT CYREG_SAR_AVG_STAT
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG00 CYREG_SAR_CHAN_CONFIG0
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG01 CYREG_SAR_CHAN_CONFIG1
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG02 CYREG_SAR_CHAN_CONFIG2
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG03 CYREG_SAR_CHAN_CONFIG3
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG04 CYREG_SAR_CHAN_CONFIG4
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG05 CYREG_SAR_CHAN_CONFIG5
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG06 CYREG_SAR_CHAN_CONFIG6
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG07 CYREG_SAR_CHAN_CONFIG7
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG08 CYREG_SAR_CHAN_CONFIG8
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG09 CYREG_SAR_CHAN_CONFIG9
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG10 CYREG_SAR_CHAN_CONFIG10
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG11 CYREG_SAR_CHAN_CONFIG11
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG12 CYREG_SAR_CHAN_CONFIG12
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG13 CYREG_SAR_CHAN_CONFIG13
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG14 CYREG_SAR_CHAN_CONFIG14
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG15 CYREG_SAR_CHAN_CONFIG15
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_EN CYREG_SAR_CHAN_EN
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT_VALID CYREG_SAR_CHAN_RESULT_VALID
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT00 CYREG_SAR_CHAN_RESULT0
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT01 CYREG_SAR_CHAN_RESULT1
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT02 CYREG_SAR_CHAN_RESULT2
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT03 CYREG_SAR_CHAN_RESULT3
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT04 CYREG_SAR_CHAN_RESULT4
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT05 CYREG_SAR_CHAN_RESULT5
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT06 CYREG_SAR_CHAN_RESULT6
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT07 CYREG_SAR_CHAN_RESULT7
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT08 CYREG_SAR_CHAN_RESULT8
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT09 CYREG_SAR_CHAN_RESULT9
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT10 CYREG_SAR_CHAN_RESULT10
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT11 CYREG_SAR_CHAN_RESULT11
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT12 CYREG_SAR_CHAN_RESULT12
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT13 CYREG_SAR_CHAN_RESULT13
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT14 CYREG_SAR_CHAN_RESULT14
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT15 CYREG_SAR_CHAN_RESULT15
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK_VALID CYREG_SAR_CHAN_WORK_VALID
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK00 CYREG_SAR_CHAN_WORK0
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK01 CYREG_SAR_CHAN_WORK1
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK02 CYREG_SAR_CHAN_WORK2
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK03 CYREG_SAR_CHAN_WORK3
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK04 CYREG_SAR_CHAN_WORK4
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK05 CYREG_SAR_CHAN_WORK5
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK06 CYREG_SAR_CHAN_WORK6
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK07 CYREG_SAR_CHAN_WORK7
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK08 CYREG_SAR_CHAN_WORK8
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK09 CYREG_SAR_CHAN_WORK9
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK10 CYREG_SAR_CHAN_WORK10
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK11 CYREG_SAR_CHAN_WORK11
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK12 CYREG_SAR_CHAN_WORK12
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK13 CYREG_SAR_CHAN_WORK13
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK14 CYREG_SAR_CHAN_WORK14
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK15 CYREG_SAR_CHAN_WORK15
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CTRL CYREG_SAR_CTRL
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_DFT_CTRL CYREG_SAR_DFT_CTRL
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR CYREG_SAR_INTR
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_CAUSE CYREG_SAR_INTR_CAUSE
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_MASK CYREG_SAR_INTR_MASK
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_MASKED CYREG_SAR_INTR_MASKED
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_SET CYREG_SAR_INTR_SET
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR0 CYREG_SAR_MUX_SWITCH_CLEAR0
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR1 CYREG_SAR_MUX_SWITCH_CLEAR1
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_MUX_SWITCH_HW_CTRL CYREG_SAR_MUX_SWITCH_HW_CTRL
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_MUX_SWITCH_STATUS CYREG_SAR_MUX_SWITCH_STATUS
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_MUX_SWITCH0 CYREG_SAR_MUX_SWITCH0
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_MUX_SWITCH1 CYREG_SAR_MUX_SWITCH1
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_NUMBER 0u
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_PUMP_CTRL CYREG_SAR_PUMP_CTRL
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_COND CYREG_SAR_RANGE_COND
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR CYREG_SAR_RANGE_INTR
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR_MASK CYREG_SAR_RANGE_INTR_MASK
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR_MASKED CYREG_SAR_RANGE_INTR_MASKED
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR_SET CYREG_SAR_RANGE_INTR_SET
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_THRES CYREG_SAR_RANGE_THRES
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SAMPLE_CTRL CYREG_SAR_SAMPLE_CTRL
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SAMPLE_TIME01 CYREG_SAR_SAMPLE_TIME01
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SAMPLE_TIME23 CYREG_SAR_SAMPLE_TIME23
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR CYREG_SAR_SATURATE_INTR
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR_MASK CYREG_SAR_SATURATE_INTR_MASK
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED CYREG_SAR_SATURATE_INTR_MASKED
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR_SET CYREG_SAR_SATURATE_INTR_SET
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_START_CTRL CYREG_SAR_START_CTRL
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_STATUS CYREG_SAR_STATUS
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_WOUNDING CYREG_SAR_WOUNDING
#define ADC_SAR_Seq_1_intClock__CTRL_REGISTER CYREG_PERI_PCLK_CTL6
#define ADC_SAR_Seq_1_intClock__DIV_ID 0x00000040u
#define ADC_SAR_Seq_1_intClock__DIV_REGISTER CYREG_PERI_DIV_16_CTL0
#define ADC_SAR_Seq_1_intClock__PA_DIV_ID 0x000000FFu
#define ADC_SAR_Seq_1_IRQ__INTC_CLR_EN_REG CYREG_CM0_ICER
#define ADC_SAR_Seq_1_IRQ__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define ADC_SAR_Seq_1_IRQ__INTC_MASK 0x8000u
#define ADC_SAR_Seq_1_IRQ__INTC_NUMBER 15u
#define ADC_SAR_Seq_1_IRQ__INTC_PRIOR_MASK 0xC0000000u
#define ADC_SAR_Seq_1_IRQ__INTC_PRIOR_NUM 3u
#define ADC_SAR_Seq_1_IRQ__INTC_PRIOR_REG CYREG_CM0_IPR3
#define ADC_SAR_Seq_1_IRQ__INTC_SET_EN_REG CYREG_CM0_ISER
#define ADC_SAR_Seq_1_IRQ__INTC_SET_PD_REG CYREG_CM0_ISPR

/* Miscellaneous */
#define CY_PROJECT_NAME "Design01"
#define CY_VERSION "PSoC Creator  4.4"
#define CYDEV_BANDGAP_VOLTAGE 1.024
#define CYDEV_BCLK__HFCLK__HZ 48000000U
#define CYDEV_BCLK__HFCLK__KHZ 48000U
#define CYDEV_BCLK__HFCLK__MHZ 48U
#define CYDEV_BCLK__SYSCLK__HZ 48000000U
#define CYDEV_BCLK__SYSCLK__KHZ 48000U
#define CYDEV_BCLK__SYSCLK__MHZ 48U
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 26u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC4
#define CYDEV_CHIP_JTAG_ID 0x1A1711AAu
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 26u
#define CYDEV_CHIP_MEMBER_4AA 25u
#define CYDEV_CHIP_MEMBER_4AB 30u
#define CYDEV_CHIP_MEMBER_4AC 14u
#define CYDEV_CHIP_MEMBER_4AD 15u
#define CYDEV_CHIP_MEMBER_4AE 16u
#define CYDEV_CHIP_MEMBER_4D 20u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 27u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 24u
#define CYDEV_CHIP_MEMBER_4I 32u
#define CYDEV_CHIP_MEMBER_4J 21u
#define CYDEV_CHIP_MEMBER_4K 22u
#define CYDEV_CHIP_MEMBER_4L 31u
#define CYDEV_CHIP_MEMBER_4M 29u
#define CYDEV_CHIP_MEMBER_4N 11u
#define CYDEV_CHIP_MEMBER_4O 8u
#define CYDEV_CHIP_MEMBER_4P 28u
#define CYDEV_CHIP_MEMBER_4Q 17u
#define CYDEV_CHIP_MEMBER_4R 9u
#define CYDEV_CHIP_MEMBER_4S 12u
#define CYDEV_CHIP_MEMBER_4T 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 23u
#define CYDEV_CHIP_MEMBER_4W 13u
#define CYDEV_CHIP_MEMBER_4X 7u
#define CYDEV_CHIP_MEMBER_4Y 18u
#define CYDEV_CHIP_MEMBER_4Z 19u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 33u
#define CYDEV_CHIP_MEMBER_FM3 37u
#define CYDEV_CHIP_MEMBER_FM4 38u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 34u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 35u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 36u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_4F
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4AA_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AB_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AC_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AD_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AE_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4W_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4X_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Y_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Z_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_READ_ACCELERATOR 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_Disallowed
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_PROTECT_KILL 4
#define CYDEV_DEBUG_PROTECT_OPEN 1
#define CYDEV_DEBUG_PROTECT CYDEV_DEBUG_PROTECT_OPEN
#define CYDEV_DEBUG_PROTECT_PROTECTED 2
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DFT_SELECT_CLK0 10u
#define CYDEV_DFT_SELECT_CLK1 11u
#define CYDEV_DMA_CHANNELS_AVAILABLE 8
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_IMO_TRIMMED_BY_USB 0u
#define CYDEV_IMO_TRIMMED_BY_WCO 0u
#define CYDEV_INTR_NUMBER_DMA 21u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 1
#define CYDEV_VDDA 3.3
#define CYDEV_VDDA_MV 3300
#define CYDEV_VDDD 3.3
#define CYDEV_VDDD_MV 3300
#define CYDEV_VDDR 3.3
#define CYDEV_VDDR_MV 3300
#define CYDEV_WDT_GENERATE_ISR 1u
#define CYIPBLOCK_m0s8bless_VERSION 2
#define CYIPBLOCK_m0s8cpussv2_VERSION 1
#define CYIPBLOCK_m0s8csd_VERSION 1
#define CYIPBLOCK_m0s8ioss_VERSION 1
#define CYIPBLOCK_m0s8lcd_VERSION 2
#define CYIPBLOCK_m0s8lpcomp_VERSION 2
#define CYIPBLOCK_m0s8peri_VERSION 1
#define CYIPBLOCK_m0s8scb_VERSION 2
#define CYIPBLOCK_m0s8srssv2_VERSION 1
#define CYIPBLOCK_m0s8tcpwm_VERSION 2
#define CYIPBLOCK_m0s8udbif_VERSION 1
#define CYIPBLOCK_s8pass4al_VERSION 1
#define DMA_CHANNELS_USED__MASK 0u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
