Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,449
design__inferred_latch__count,0
design__instance__count,864
design__instance__area,7143.1
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,7
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.00011012700269930065
power__switching__total,0.0000663630708004348
power__leakage__total,7.349625796848613E-9
power__total,0.00017649742949288338
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.2522420677060649
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.2555546402383249
timing__hold__ws__corner:nom_tt_025C_1v80,0.31200587441223404
timing__setup__ws__corner:nom_tt_025C_1v80,76.7356759853979
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.312006
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,96.953667
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,0
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,7
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.2531058489992283
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.2568680618691782
timing__hold__ws__corner:nom_ss_100C_1v60,0.8548455518746727
timing__setup__ws__corner:nom_ss_100C_1v60,73.12928780634246
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.854846
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,94.049469
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,7
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.25214356316541914
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.2548394067900576
timing__hold__ws__corner:nom_ff_n40C_1v95,0.11014756085659926
timing__setup__ws__corner:nom_ff_n40C_1v95,77.85467424445713
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.110148
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,98.039764
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,7
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2516910362477836
clock__skew__worst_setup,0.2540883408926571
timing__hold__ws,0.10812495649313399
timing__setup__ws,73.0684511355861
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.108125
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,94.002205
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 131.625 142.345
design__core__bbox,5.52 10.88 126.04 130.56
design__io,23
design__die__area,18736.2
design__core__area,14423.8
design__instance__count__stdcell,864
design__instance__area__stdcell,7143.1
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.495229
design__instance__utilization__stdcell,0.495229
design__instance__count__class:inverter,19
design__instance__count__class:sequential_cell,103
design__instance__count__class:multi_input_combinational_cell,464
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,1003
design__instance__count__class:tap_cell,207
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
floorplan__design__io,21
design__io__hpwl,1603407
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,12419.8
design__violations,0
design__instance__count__class:timing_repair_buffer,55
design__instance__count__class:clock_buffer,10
design__instance__count__class:clock_inverter,6
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,16
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,668
route__net__special,2
route__drc_errors__iter:1,228
route__wirelength__iter:1,14268
route__drc_errors__iter:2,111
route__wirelength__iter:2,14138
route__drc_errors__iter:3,130
route__wirelength__iter:3,14129
route__drc_errors__iter:4,22
route__wirelength__iter:4,14076
route__drc_errors__iter:5,0
route__wirelength__iter:5,14083
route__drc_errors,0
route__wirelength,14083
route__vias,4728
route__vias__singlecut,4728
route__vias__multicut,0
design__disconnected_pin__count,0
design__critical_disconnected_pin__count,0
route__wirelength__max,224.9
timing__unannotated_net__count__corner:nom_tt_025C_1v80,8
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,8
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,8
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,7
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.2518553770156516
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.25469987950749173
timing__hold__ws__corner:min_tt_025C_1v80,0.3091701981936893
timing__setup__ws__corner:min_tt_025C_1v80,76.75936548087813
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.309170
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,96.985329
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,8
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,0
design__max_fanout_violation__count__corner:min_ss_100C_1v60,7
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.25307148759564435
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.2558351103378531
timing__hold__ws__corner:min_ss_100C_1v60,0.8490820509239332
timing__setup__ws__corner:min_ss_100C_1v60,73.17424384650545
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.849082
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,94.101700
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,8
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,7
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.2516910362477836
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.2540883408926571
timing__hold__ws__corner:min_ff_n40C_1v95,0.10812495649313399
timing__setup__ws__corner:min_ff_n40C_1v95,77.87844900506806
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.108125
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,98.062401
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,8
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,7
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.25299210664713856
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.2571876950870076
timing__hold__ws__corner:max_tt_025C_1v80,0.31536379955633265
timing__setup__ws__corner:max_tt_025C_1v80,76.70347418770253
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.315364
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,96.926697
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,8
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,0
design__max_fanout_violation__count__corner:max_ss_100C_1v60,7
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.25331229497649604
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.2586107790002197
timing__hold__ws__corner:max_ss_100C_1v60,0.8614637025339398
timing__setup__ws__corner:max_ss_100C_1v60,73.0684511355861
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.861464
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,94.002205
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,8
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,7
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.2529259095974231
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.256440986815102
timing__hold__ws__corner:max_ff_n40C_1v95,0.11254997252753048
timing__setup__ws__corner:max_ff_n40C_1v95,77.83086395670841
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.112550
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,98.021675
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,8
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,8
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79987
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79997
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000126963
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.000128362
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000276568
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.000128362
design_powergrid__voltage__worst,0.000128362
design_powergrid__voltage__worst__net:VPWR,1.79987
design_powergrid__drop__worst,0.000128362
design_powergrid__drop__worst__net:VPWR,0.000126963
design_powergrid__voltage__worst__net:VGND,0.000128362
design_powergrid__drop__worst__net:VGND,0.000128362
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.0000313000000000000018658685707606537107494659721851348876953125
ir__drop__worst,0.0001269999999999999970058672804640309550450183451175689697265625
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
