

================================================================
== Vivado HLS Report for 'max_pool_1'
================================================================
* Date:           Sun Dec  3 19:55:40 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        pool
* Solution:       Pool_Row_pipeline_nf
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  40.00|    20.184|        5.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  27937|  27937|  27937|  27937|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                      |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Filter_Loop         |  27936|  27936|       873|          -|          -|    32|    no    |
        | + Row_Loop           |    871|    871|        67|          -|          -|    13|    no    |
        |  ++ Col_Loop         |     65|     65|         5|          -|          -|    13|    no    |
        |   +++ Pool_Row_Loop  |      2|      2|         2|          1|          1|     2|    yes   |
        +----------------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      0|       0|    432|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      0|     132|    478|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    107|    -|
|Register         |        -|      -|     111|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     243|   1017|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+----+-----+-----+
    |max_pool_1_fcmp_3bkb_U1  |max_pool_1_fcmp_3bkb  |        0|      0|  66|  239|    0|
    |max_pool_1_fcmp_3bkb_U2  |max_pool_1_fcmp_3bkb  |        0|      0|  66|  239|    0|
    +-------------------------+----------------------+---------+-------+----+-----+-----+
    |Total                    |                      |        0|      0| 132|  478|    0|
    +-------------------------+----------------------+---------+-------+----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |mul_ln28_fu_325_p2       |     *    |      0|  0|  17|           5|           5|
    |add_ln13_fu_240_p2       |     +    |      0|  0|  15|           8|           4|
    |add_ln28_1_fu_377_p2     |     +    |      0|  0|  14|          10|          10|
    |add_ln28_2_fu_394_p2     |     +    |      0|  0|  23|          16|          16|
    |add_ln28_fu_331_p2       |     +    |      0|  0|  14|          10|          10|
    |add_ln35_1_fu_611_p2     |     +    |      0|  0|  19|          14|          14|
    |add_ln35_fu_593_p2       |     +    |      0|  0|  15|           8|           8|
    |c_fu_272_p2              |     +    |      0|  0|  13|           4|           1|
    |f_fu_226_p2              |     +    |      0|  0|  15|           6|           1|
    |i_fu_316_p2              |     +    |      0|  0|  15|           5|           5|
    |mpr_fu_306_p2            |     +    |      0|  0|  10|           2|           1|
    |r_fu_252_p2              |     +    |      0|  0|  13|           4|           1|
    |and_ln28_1_fu_482_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_2_fu_569_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_3_fu_575_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_fu_476_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln10_fu_220_p2      |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln13_fu_246_p2      |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln16_fu_266_p2      |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln20_fu_300_p2      |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln28_1_fu_446_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_2_fu_458_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_3_fu_464_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_4_fu_533_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_5_fu_539_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_6_fu_551_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_7_fu_557_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_fu_440_p2      |   icmp   |      0|  0|  11|           8|           2|
    |or_ln26_fu_290_p2        |    or    |      0|  0|   5|           5|           1|
    |or_ln28_1_fu_470_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln28_2_fu_545_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln28_3_fu_563_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln28_4_fu_348_p2      |    or    |      0|  0|   6|           6|           6|
    |or_ln28_fu_452_p2        |    or    |      0|  0|   2|           1|           1|
    |select_ln28_1_fu_581_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln28_fu_488_p3    |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 432|         256|         186|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  38|          7|    1|          7|
    |ap_enable_reg_pp0_iter1  |  15|          3|    1|          3|
    |c_0_reg_173              |   9|          2|    4|          8|
    |f_0_reg_138              |   9|          2|    6|         12|
    |max_0_reg_185            |   9|          2|   32|         64|
    |mpr_0_reg_198            |   9|          2|    2|          4|
    |phi_mul_reg_161          |   9|          2|    8|         16|
    |r_0_reg_150              |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 107|         22|   58|        122|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln13_reg_639         |   8|   0|    8|          0|
    |ap_CS_fsm                |   6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |c_0_reg_173              |   4|   0|    4|          0|
    |c_reg_661                |   4|   0|    4|          0|
    |f_0_reg_138              |   6|   0|    6|          0|
    |f_reg_624                |   6|   0|    6|          0|
    |icmp_ln20_reg_676        |   1|   0|    1|          0|
    |max_0_reg_185            |  32|   0|   32|          0|
    |mpr_0_reg_198            |   2|   0|    2|          0|
    |phi_mul_reg_161          |   8|   0|    8|          0|
    |r_0_reg_150              |   4|   0|    4|          0|
    |r_reg_647                |   4|   0|    4|          0|
    |shl_ln_reg_652           |   4|   0|    5|          1|
    |zext_ln13_1_reg_634      |   6|   0|   14|          8|
    |zext_ln13_reg_629        |   6|   0|   16|         10|
    |zext_ln20_1_reg_671      |   4|   0|   10|          6|
    |zext_ln26_reg_666        |   4|   0|   10|          6|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 111|   0|  142|         31|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------------+-----+-----+------------+----------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_done                  | out |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |   max_pool_1   | return value |
|conv_1_out_address0      | out |   15|  ap_memory |   conv_1_out   |     array    |
|conv_1_out_ce0           | out |    1|  ap_memory |   conv_1_out   |     array    |
|conv_1_out_q0            |  in |   32|  ap_memory |   conv_1_out   |     array    |
|conv_1_out_address1      | out |   15|  ap_memory |   conv_1_out   |     array    |
|conv_1_out_ce1           | out |    1|  ap_memory |   conv_1_out   |     array    |
|conv_1_out_q1            |  in |   32|  ap_memory |   conv_1_out   |     array    |
|max_pool_1_out_address0  | out |   13|  ap_memory | max_pool_1_out |     array    |
|max_pool_1_out_ce0       | out |    1|  ap_memory | max_pool_1_out |     array    |
|max_pool_1_out_we0       | out |    1|  ap_memory | max_pool_1_out |     array    |
|max_pool_1_out_d0        | out |   32|  ap_memory | max_pool_1_out |     array    |
+-------------------------+-----+-----+------------+----------------+--------------+

