

================================================================
== Vitis HLS Report for 'exp_generic_double_s'
================================================================
* Date:           Tue Nov 25 01:19:43 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        final_nn_fpga_tanh
* Solution:       hls (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.160 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       28|       28|  0.280 us|  0.280 us|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 29


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 29
* Pipeline : 1
  Pipeline-0 : II = 1, D = 29, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.65>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%x_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %x" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:156]   --->   Operation 30 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%data = bitcast i64 %x_read" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:459->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:160]   --->   Operation 31 'bitcast' 'data' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%es_sign = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data, i32 63" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:460->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:160]   --->   Operation 32 'bitselect' 'es_sign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%es_exp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32, i64 %data, i32 52" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:461->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:160]   --->   Operation 33 'partselect' 'es_exp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%es_sig = trunc i64 %data" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:462->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:160]   --->   Operation 34 'trunc' 'es_sig' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (2.12ns)   --->   "%icmp_ln18 = icmp_eq  i11 %es_exp, i11 2047" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:180]   --->   Operation 35 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 2.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (3.24ns)   --->   "%icmp_ln18_1 = icmp_ne  i52 %es_sig, i52 0" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:180]   --->   Operation 36 'icmp' 'icmp_ln18_1' <Predicate = true> <Delay = 3.24> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.24> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.97ns)   --->   "%x_is_NaN = and i1 %icmp_ln18, i1 %icmp_ln18_1" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:180]   --->   Operation 37 'and' 'x_is_NaN' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (3.24ns)   --->   "%icmp_ln18_2 = icmp_eq  i52 %es_sig, i52 0" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:18->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:181]   --->   Operation 38 'icmp' 'icmp_ln18_2' <Predicate = true> <Delay = 3.24> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.24> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.97ns)   --->   "%x_is_inf = and i1 %icmp_ln18, i1 %icmp_ln18_2" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:18->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:181]   --->   Operation 39 'and' 'x_is_inf' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln486 = zext i11 %es_exp" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:486->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:208]   --->   Operation 40 'zext' 'zext_ln486' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (2.12ns)   --->   "%m_exp = add i12 %zext_ln486, i12 3073" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:486->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:208]   --->   Operation 41 'add' 'm_exp' <Predicate = true> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%e_frac = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %es_sig" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:221]   --->   Operation 42 'bitconcatenate' 'e_frac' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln221 = zext i53 %e_frac" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:221]   --->   Operation 43 'zext' 'zext_ln221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (3.27ns)   --->   "%e_frac_1 = sub i54 0, i54 %zext_ln221" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:224]   --->   Operation 44 'sub' 'e_frac_1' <Predicate = true> <Delay = 3.27> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (1.38ns)   --->   "%e_frac_2 = select i1 %es_sign, i54 %e_frac_1, i54 %zext_ln221" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:224]   --->   Operation 45 'select' 'e_frac_2' <Predicate = true> <Delay = 1.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %m_exp, i32 11" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:229]   --->   Operation 46 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (2.12ns)   --->   "%sub_ln229 = sub i11 1023, i11 %es_exp" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:229]   --->   Operation 47 'sub' 'sub_ln229' <Predicate = true> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln229 = sext i11 %sub_ln229" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:229]   --->   Operation 48 'sext' 'sext_ln229' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.68ns)   --->   "%select_ln229 = select i1 %tmp, i12 %sext_ln229, i12 %m_exp" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:229]   --->   Operation 49 'select' 'select_ln229' <Predicate = true> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (2.13ns)   --->   "%icmp_ln309 = icmp_sgt  i12 %m_exp, i12 0" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:309]   --->   Operation 50 'icmp' 'icmp_ln309' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %e_frac_2, i32 53" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:310]   --->   Operation 51 'bitselect' 'tmp_18' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.89>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%m_frac_l = bitconcatenate i61 @_ssdm_op_BitConcatenate.i61.i54.i7, i54 %e_frac_2, i7 0" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:227]   --->   Operation 52 'bitconcatenate' 'm_frac_l' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln227 = sext i61 %m_frac_l" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:227]   --->   Operation 53 'sext' 'sext_ln227' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln229_1 = sext i12 %select_ln229" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:229]   --->   Operation 54 'sext' 'sext_ln229_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln229 = zext i32 %sext_ln229_1" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:229]   --->   Operation 55 'zext' 'zext_ln229' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (4.28ns)   --->   "%ashr_ln229 = ashr i71 %sext_ln227, i71 %zext_ln229" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:229]   --->   Operation 56 'ashr' 'ashr_ln229' <Predicate = (tmp)> <Delay = 4.28> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.28> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (4.28ns)   --->   "%shl_ln229 = shl i71 %sext_ln227, i71 %zext_ln229" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:229]   --->   Operation 57 'shl' 'shl_ln229' <Predicate = (!tmp)> <Delay = 4.28> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.28> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (1.16ns)   --->   "%m_fix = select i1 %tmp, i71 %ashr_ln229, i71 %shl_ln229" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:229]   --->   Operation 58 'select' 'm_fix' <Predicate = true> <Delay = 1.16> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%m_fix_l = partselect i64 @_ssdm_op_PartSelect.i64.i71.i32.i32, i71 %m_fix, i32 7, i32 70" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:229]   --->   Operation 59 'partselect' 'm_fix_l' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%m_fix_hi = partselect i16 @_ssdm_op_PartSelect.i16.i71.i32.i32, i71 %m_fix, i32 55, i32 70" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:235]   --->   Operation 60 'partselect' 'm_fix_hi' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i71.i32, i71 %m_fix, i32 70" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:240]   --->   Operation 61 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln243 = sext i16 %m_fix_hi" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:243]   --->   Operation 62 'sext' 'sext_ln243' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [3/3] (1.45ns) (grouped into DSP with root node add_ln243)   --->   "%mul_ln243 = mul i31 %sext_ln243, i31 23637" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:243]   --->   Operation 63 'mul' 'mul_ln243' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln255 = trunc i71 %m_fix" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:255]   --->   Operation 64 'trunc' 'trunc_ln255' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.27>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln230 = zext i32 %sext_ln229_1" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:230]   --->   Operation 65 'zext' 'zext_ln230' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (4.27ns)   --->   "%shl_ln230 = shl i64 %m_fix_l, i64 %zext_ln230" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:230]   --->   Operation 66 'shl' 'shl_ln230' <Predicate = (tmp)> <Delay = 4.27> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (4.27ns)   --->   "%ashr_ln230 = ashr i64 %m_fix_l, i64 %zext_ln230" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:230]   --->   Operation 67 'ashr' 'ashr_ln230' <Predicate = (!tmp)> <Delay = 4.27> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [2/3] (1.45ns) (grouped into DSP with root node add_ln243)   --->   "%mul_ln243 = mul i31 %sext_ln243, i31 23637" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:243]   --->   Operation 68 'mul' 'mul_ln243' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 3.76>
ST_4 : Operation 69 [1/3] (0.00ns) (grouped into DSP with root node add_ln243)   --->   "%mul_ln243 = mul i31 %sext_ln243, i31 23637" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:243]   --->   Operation 69 'mul' 'mul_ln243' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i1.i18, i1 %tmp_12, i18 131072" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:243]   --->   Operation 70 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln243_1 = sext i19 %shl_ln" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:243]   --->   Operation 71 'sext' 'sext_ln243_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln243 = add i31 %sext_ln243_1, i31 %mul_ln243" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:243]   --->   Operation 72 'add' 'add_ln243' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln309_2)   --->   "%select_ln230 = select i1 %tmp, i64 %shl_ln230, i64 %ashr_ln230" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:230]   --->   Operation 73 'select' 'select_ln230' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln309_2)   --->   "%shl_ln3 = bitconcatenate i71 @_ssdm_op_BitConcatenate.i71.i64.i7, i64 %select_ln230, i7 0" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:309]   --->   Operation 74 'bitconcatenate' 'shl_ln3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (3.76ns) (out node of the LUT)   --->   "%icmp_ln309_2 = icmp_ne  i71 %shl_ln3, i71 %sext_ln227" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:309]   --->   Operation 75 'icmp' 'icmp_ln309_2' <Predicate = true> <Delay = 3.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.00>
ST_5 : Operation 76 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln243 = add i31 %sext_ln243_1, i31 %mul_ln243" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:243]   --->   Operation 76 'add' 'add_ln243' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_1_cast = partselect i13 @_ssdm_op_PartSelect.i13.i31.i32.i32, i31 %add_ln243, i32 18, i32 30" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:243]   --->   Operation 77 'partselect' 'tmp_1_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node r_exp)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %add_ln243, i32 30" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:243]   --->   Operation 78 'bitselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln243 = trunc i31 %add_ln243" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:243]   --->   Operation 79 'trunc' 'trunc_ln243' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (2.21ns)   --->   "%icmp_ln243 = icmp_ne  i18 %trunc_ln243, i18 0" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:243]   --->   Operation 80 'icmp' 'icmp_ln243' <Predicate = true> <Delay = 2.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (2.13ns)   --->   "%add_ln243_1 = add i13 %tmp_1_cast, i13 1" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:243]   --->   Operation 81 'add' 'add_ln243_1' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node r_exp)   --->   "%select_ln243 = select i1 %icmp_ln243, i13 %add_ln243_1, i13 %tmp_1_cast" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:243]   --->   Operation 82 'select' 'select_ln243' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.69ns) (out node of the LUT)   --->   "%r_exp = select i1 %tmp_15, i13 %select_ln243, i13 %tmp_1_cast" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:243]   --->   Operation 83 'select' 'r_exp' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.89>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln249 = sext i13 %r_exp" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:249]   --->   Operation 84 'sext' 'sext_ln249' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [5/5] (6.89ns)   --->   "%mul_ln249 = mul i71 %sext_ln249, i71 1636647506585939924452" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:249]   --->   Operation 85 'mul' 'mul_ln249' <Predicate = true> <Delay = 6.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.89>
ST_7 : Operation 86 [4/5] (6.89ns)   --->   "%mul_ln249 = mul i71 %sext_ln249, i71 1636647506585939924452" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:249]   --->   Operation 86 'mul' 'mul_ln249' <Predicate = true> <Delay = 6.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.89>
ST_8 : Operation 87 [3/5] (6.89ns)   --->   "%mul_ln249 = mul i71 %sext_ln249, i71 1636647506585939924452" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:249]   --->   Operation 87 'mul' 'mul_ln249' <Predicate = true> <Delay = 6.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.89>
ST_9 : Operation 88 [2/5] (6.89ns)   --->   "%mul_ln249 = mul i71 %sext_ln249, i71 1636647506585939924452" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:249]   --->   Operation 88 'mul' 'mul_ln249' <Predicate = true> <Delay = 6.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.89>
ST_10 : Operation 89 [1/5] (6.89ns)   --->   "%mul_ln249 = mul i71 %sext_ln249, i71 1636647506585939924452" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:249]   --->   Operation 89 'mul' 'mul_ln249' <Predicate = true> <Delay = 6.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i58 @_ssdm_op_PartSelect.i58.i71.i32.i32, i71 %mul_ln249, i32 13, i32 70" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:255]   --->   Operation 90 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 6.68>
ST_11 : Operation 91 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i59 @_ssdm_op_BitConcatenate.i59.i58.i1, i58 %tmp_4, i1 0" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:255]   --->   Operation 91 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 92 [1/1] (3.42ns)   --->   "%sub_ln255 = sub i59 %trunc_ln255, i59 %and_ln" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:255]   --->   Operation 92 'sub' 'sub_ln255' <Predicate = true> <Delay = 3.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 93 [1/1] (0.00ns)   --->   "%m_diff_hi = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %sub_ln255, i32 51, i32 58" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:286]   --->   Operation 93 'partselect' 'm_diff_hi' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 94 [1/1] (0.00ns)   --->   "%Z2 = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %sub_ln255, i32 43, i32 50" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:96->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:293]   --->   Operation 94 'partselect' 'Z2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 95 [1/1] (0.00ns)   --->   "%Z3 = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %sub_ln255, i32 35, i32 42" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:98->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:293]   --->   Operation 95 'partselect' 'Z3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 96 [1/1] (0.00ns)   --->   "%Z4 = trunc i59 %sub_ln255" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:99->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:293]   --->   Operation 96 'trunc' 'Z4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 97 [1/1] (0.00ns)   --->   "%Z4_ind = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %sub_ln255, i32 27, i32 34" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:113->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:293]   --->   Operation 97 'partselect' 'Z4_ind' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i8 %Z4_ind" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:114->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:293]   --->   Operation 98 'zext' 'zext_ln114' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 99 [1/1] (0.00ns)   --->   "%table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_addr = getelementptr i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i64 0, i64 %zext_ln114" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:114->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:293]   --->   Operation 99 'getelementptr' 'table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 100 [2/2] (3.25ns)   --->   "%table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_load = load i8 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_addr" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:114->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:293]   --->   Operation 100 'load' 'table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>
ST_11 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln119 = zext i8 %Z3" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:119->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:293]   --->   Operation 101 'zext' 'zext_ln119' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 102 [1/1] (0.00ns)   --->   "%table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_addr_1 = getelementptr i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i64 0, i64 %zext_ln119" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:119->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:293]   --->   Operation 102 'getelementptr' 'table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_addr_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 103 [2/2] (3.25ns)   --->   "%f_Z3 = load i8 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_addr_1" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:119->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:293]   --->   Operation 103 'load' 'f_Z3' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>

State 12 <SV = 11> <Delay = 6.02>
ST_12 : Operation 104 [1/2] ( I:3.25ns O:3.25ns )   --->   "%table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_load = load i8 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_addr" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:114->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:293]   --->   Operation 104 'load' 'table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>
ST_12 : Operation 105 [1/1] (0.00ns)   --->   "%f_Z4 = partselect i10 @_ssdm_op_PartSelect.i10.i26.i32.i32, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_load, i32 16, i32 25" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:114->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:293]   --->   Operation 105 'partselect' 'f_Z4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln115 = zext i35 %Z4" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:115->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:293]   --->   Operation 106 'zext' 'zext_ln115' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln115_1 = zext i10 %f_Z4" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:115->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:293]   --->   Operation 107 'zext' 'zext_ln115_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 108 [1/1] (2.76ns)   --->   "%exp_Z4_m_1 = add i36 %zext_ln115, i36 %zext_ln115_1" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:115->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:293]   --->   Operation 108 'add' 'exp_Z4_m_1' <Predicate = true> <Delay = 2.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 109 [1/2] ( I:3.25ns O:3.25ns )   --->   "%f_Z3 = load i8 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_addr_1" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:119->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:293]   --->   Operation 109 'load' 'f_Z3' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>

State 13 <SV = 12> <Delay = 6.83>
ST_13 : Operation 110 [1/1] (0.00ns)   --->   "%exp_Z3_m_1 = bitconcatenate i43 @_ssdm_op_BitConcatenate.i43.i8.i9.i26, i8 %Z3, i9 0, i26 %f_Z3" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:120->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:293]   --->   Operation 110 'bitconcatenate' 'exp_Z3_m_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln123 = zext i43 %exp_Z3_m_1" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:123->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:293]   --->   Operation 111 'zext' 'zext_ln123' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln123_1 = zext i36 %exp_Z4_m_1" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:123->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:293]   --->   Operation 112 'zext' 'zext_ln123_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 113 [3/3] (6.83ns)   --->   "%mul_ln123 = mul i79 %zext_ln123, i79 %zext_ln123_1" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:123->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:293]   --->   Operation 113 'mul' 'mul_ln123' <Predicate = true> <Delay = 6.83> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 6.83> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.83>
ST_14 : Operation 114 [2/3] (6.83ns)   --->   "%mul_ln123 = mul i79 %zext_ln123, i79 %zext_ln123_1" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:123->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:293]   --->   Operation 114 'mul' 'mul_ln123' <Predicate = true> <Delay = 6.83> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 6.83> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.83>
ST_15 : Operation 115 [1/3] (6.83ns)   --->   "%mul_ln123 = mul i79 %zext_ln123, i79 %zext_ln123_1" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:123->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:293]   --->   Operation 115 'mul' 'mul_ln123' <Predicate = true> <Delay = 6.83> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 6.83> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i20 @_ssdm_op_PartSelect.i20.i79.i32.i32, i79 %mul_ln123, i32 59, i32 78" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:126->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:293]   --->   Operation 116 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln138 = zext i8 %Z2" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:138->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:293]   --->   Operation 117 'zext' 'zext_ln138' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 118 [1/1] (0.00ns)   --->   "%table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_addr = getelementptr i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i64 0, i64 %zext_ln138" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:138->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:293]   --->   Operation 118 'getelementptr' 'table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 119 [2/2] (3.25ns)   --->   "%f_Z2 = load i8 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_addr" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:138->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:293]   --->   Operation 119 'load' 'f_Z2' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>

State 16 <SV = 15> <Delay = 5.76>
ST_16 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln120 = zext i43 %exp_Z3_m_1" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:120->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:293]   --->   Operation 120 'zext' 'zext_ln120' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln126_1 = zext i20 %tmp_5" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:126->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:293]   --->   Operation 121 'zext' 'zext_ln126_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 122 [1/1] (2.79ns)   --->   "%add_ln126 = add i36 %exp_Z4_m_1, i36 %zext_ln126_1" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:126->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:293]   --->   Operation 122 'add' 'add_ln126' <Predicate = true> <Delay = 2.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln126 = zext i36 %add_ln126" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:126->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:293]   --->   Operation 123 'zext' 'zext_ln126' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 124 [1/1] (2.97ns)   --->   "%exp_Z2P_m_1 = add i44 %zext_ln126, i44 %zext_ln120" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:126->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:293]   --->   Operation 124 'add' 'exp_Z2P_m_1' <Predicate = true> <Delay = 2.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 125 [1/2] ( I:3.25ns O:3.25ns )   --->   "%f_Z2 = load i8 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_addr" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:138->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:293]   --->   Operation 125 'load' 'f_Z2' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>
ST_16 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i40 @_ssdm_op_PartSelect.i40.i42.i32.i32, i42 %f_Z2, i32 2, i32 41" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:139->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:293]   --->   Operation 126 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>

State 17 <SV = 16> <Delay = 5.60>
ST_17 : Operation 127 [1/1] (0.00ns)   --->   "%exp_Z2_m_1 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i8.i1.i40, i8 %Z2, i1 0, i40 %tmp_8" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:139->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:293]   --->   Operation 127 'bitconcatenate' 'exp_Z2_m_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln142 = zext i49 %exp_Z2_m_1" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:142->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:293]   --->   Operation 128 'zext' 'zext_ln142' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln142_1 = zext i44 %exp_Z2P_m_1" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:142->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:293]   --->   Operation 129 'zext' 'zext_ln142_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 130 [5/5] (5.60ns)   --->   "%mul_ln142 = mul i93 %zext_ln142, i93 %zext_ln142_1" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:142->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:293]   --->   Operation 130 'mul' 'mul_ln142' <Predicate = true> <Delay = 5.60> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.60> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 5.60>
ST_18 : Operation 131 [4/5] (5.60ns)   --->   "%mul_ln142 = mul i93 %zext_ln142, i93 %zext_ln142_1" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:142->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:293]   --->   Operation 131 'mul' 'mul_ln142' <Predicate = true> <Delay = 5.60> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.60> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.60>
ST_19 : Operation 132 [3/5] (5.60ns)   --->   "%mul_ln142 = mul i93 %zext_ln142, i93 %zext_ln142_1" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:142->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:293]   --->   Operation 132 'mul' 'mul_ln142' <Predicate = true> <Delay = 5.60> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.60> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.60>
ST_20 : Operation 133 [2/5] (5.60ns)   --->   "%mul_ln142 = mul i93 %zext_ln142, i93 %zext_ln142_1" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:142->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:293]   --->   Operation 133 'mul' 'mul_ln142' <Predicate = true> <Delay = 5.60> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.60> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 5.60>
ST_21 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln292 = zext i8 %m_diff_hi" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:292]   --->   Operation 134 'zext' 'zext_ln292' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 135 [1/1] (0.00ns)   --->   "%table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_addr = getelementptr i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i64 0, i64 %zext_ln292" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:292]   --->   Operation 135 'getelementptr' 'table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 136 [2/2] (3.25ns)   --->   "%exp_Z1 = load i8 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_addr" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:292]   --->   Operation 136 'load' 'exp_Z1' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 58> <Depth = 256> <ROM>
ST_21 : Operation 137 [1/5] (5.60ns)   --->   "%mul_ln142 = mul i93 %zext_ln142, i93 %zext_ln142_1" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:142->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:293]   --->   Operation 137 'mul' 'mul_ln142' <Predicate = true> <Delay = 5.60> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.60> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_s = partselect i36 @_ssdm_op_PartSelect.i36.i93.i32.i32, i93 %mul_ln142, i32 57, i32 92" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:145->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:293]   --->   Operation 138 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>

State 22 <SV = 21> <Delay = 6.22>
ST_22 : Operation 139 [1/2] ( I:3.25ns O:3.25ns )   --->   "%exp_Z1 = load i8 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_addr" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:292]   --->   Operation 139 'load' 'exp_Z1' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 58> <Depth = 256> <ROM>
ST_22 : Operation 140 [1/1] (0.00ns)   --->   "%and_ln1 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i8.i1.i40.i2, i8 %Z2, i1 0, i40 %tmp_8, i2 0" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:145->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:293]   --->   Operation 140 'bitconcatenate' 'and_ln1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln145 = zext i51 %and_ln1" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:145->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:293]   --->   Operation 141 'zext' 'zext_ln145' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln145_2 = zext i36 %tmp_s" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:145->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:293]   --->   Operation 142 'zext' 'zext_ln145_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 143 [1/1] (3.00ns)   --->   "%add_ln145 = add i44 %exp_Z2P_m_1, i44 %zext_ln145_2" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:145->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:293]   --->   Operation 143 'add' 'add_ln145' <Predicate = true> <Delay = 3.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln145_1 = zext i44 %add_ln145" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:145->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:293]   --->   Operation 144 'zext' 'zext_ln145_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 145 [1/1] (3.22ns)   --->   "%exp_Z1P_m_1_l = add i52 %zext_ln145_1, i52 %zext_ln145" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:145->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:293]   --->   Operation 145 'add' 'exp_Z1P_m_1_l' <Predicate = true> <Delay = 3.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 146 [1/1] (0.00ns)   --->   "%exp_Z1P_m_1 = partselect i50 @_ssdm_op_PartSelect.i50.i52.i32.i32, i52 %exp_Z1P_m_1_l, i32 2, i32 51" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:149->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:293]   --->   Operation 146 'partselect' 'exp_Z1P_m_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 147 [1/1] (0.00ns)   --->   "%exp_Z1_hi = partselect i50 @_ssdm_op_PartSelect.i50.i58.i32.i32, i58 %exp_Z1, i32 8, i32 57" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:294]   --->   Operation 147 'partselect' 'exp_Z1_hi' <Predicate = true> <Delay = 0.00>

State 23 <SV = 22> <Delay = 5.60>
ST_23 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln297 = zext i50 %exp_Z1_hi" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:297]   --->   Operation 148 'zext' 'zext_ln297' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln297_1 = zext i50 %exp_Z1P_m_1" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:297]   --->   Operation 149 'zext' 'zext_ln297_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 150 [5/5] (5.60ns)   --->   "%mul_ln297 = mul i99 %zext_ln297_1, i99 %zext_ln297" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:297]   --->   Operation 150 'mul' 'mul_ln297' <Predicate = true> <Delay = 5.60> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.60> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 5.60>
ST_24 : Operation 151 [4/5] (5.60ns)   --->   "%mul_ln297 = mul i99 %zext_ln297_1, i99 %zext_ln297" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:297]   --->   Operation 151 'mul' 'mul_ln297' <Predicate = true> <Delay = 5.60> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.60> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 5.60>
ST_25 : Operation 152 [3/5] (5.60ns)   --->   "%mul_ln297 = mul i99 %zext_ln297_1, i99 %zext_ln297" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:297]   --->   Operation 152 'mul' 'mul_ln297' <Predicate = true> <Delay = 5.60> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.60> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 5.60>
ST_26 : Operation 153 [2/5] (5.60ns)   --->   "%mul_ln297 = mul i99 %zext_ln297_1, i99 %zext_ln297" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:297]   --->   Operation 153 'mul' 'mul_ln297' <Predicate = true> <Delay = 5.60> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.60> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 5.60>
ST_27 : Operation 154 [1/1] (3.40ns)   --->   "%add_ln297 = add i58 %exp_Z1, i58 16" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:297]   --->   Operation 154 'add' 'add_ln297' <Predicate = true> <Delay = 3.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 155 [1/5] (5.60ns)   --->   "%mul_ln297 = mul i99 %zext_ln297_1, i99 %zext_ln297" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:297]   --->   Operation 155 'mul' 'mul_ln297' <Predicate = true> <Delay = 5.60> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.60> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.15>
ST_28 : Operation 156 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i107 @_ssdm_op_BitConcatenate.i107.i58.i49, i58 %add_ln297, i49 0" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:297]   --->   Operation 156 'bitconcatenate' 'shl_ln2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln297_2 = zext i99 %mul_ln297" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:297]   --->   Operation 157 'zext' 'zext_ln297_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 158 [1/1] (4.78ns)   --->   "%add_ln297_1 = add i107 %shl_ln2, i107 %zext_ln297_2" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:297]   --->   Operation 158 'add' 'add_ln297_1' <Predicate = true> <Delay = 4.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i107.i32, i107 %add_ln297_1, i32 106" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:303]   --->   Operation 159 'bitselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 160 [1/1] (2.13ns)   --->   "%r_exp_1 = add i13 %r_exp, i13 8191" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:305]   --->   Operation 160 'add' 'r_exp_1' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 161 [1/1] (0.69ns)   --->   "%r_exp_2 = select i1 %tmp_16, i13 %r_exp, i13 %r_exp_1" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:303]   --->   Operation 161 'select' 'r_exp_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %r_exp_2, i32 10, i32 12" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:309]   --->   Operation 162 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 163 [1/1] (1.68ns)   --->   "%icmp_ln309_1 = icmp_sgt  i3 %tmp_17, i3 0" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:309]   --->   Operation 163 'icmp' 'icmp_ln309_1' <Predicate = true> <Delay = 1.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 164 [1/1] (0.00ns)   --->   "%trunc_ln336 = trunc i13 %r_exp_2" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:336]   --->   Operation 164 'trunc' 'trunc_ln336' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i52 @_ssdm_op_PartSelect.i52.i107.i32.i32, i107 %add_ln297_1, i32 54, i32 105" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:479->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:496->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:337]   --->   Operation 165 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i52 @_ssdm_op_PartSelect.i52.i107.i32.i32, i107 %add_ln297_1, i32 53, i32 104" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:479->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:496->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:337]   --->   Operation 166 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 167 [1/1] (1.24ns)   --->   "%select_ln303 = select i1 %tmp_16, i52 %tmp_2, i52 %tmp_3" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:303]   --->   Operation 167 'select' 'select_ln303' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 29 <SV = 28> <Delay = 4.75>
ST_29 : Operation 168 [1/1] (0.00ns)   --->   "%specpipeline_ln158 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_6" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:158]   --->   Operation 168 'specpipeline' 'specpipeline_ln158' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node select_ln185_1)   --->   "%xor_ln182 = xor i1 %es_sign, i1 1" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:182]   --->   Operation 169 'xor' 'xor_ln182' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node select_ln185_1)   --->   "%x_is_pinf = and i1 %x_is_inf, i1 %xor_ln182" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:182]   --->   Operation 170 'and' 'x_is_pinf' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node select_ln185_1)   --->   "%or_ln185 = or i1 %x_is_NaN, i1 %x_is_pinf" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:185]   --->   Operation 171 'or' 'or_ln185' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node select_ln185_1)   --->   "%select_ln185 = select i1 %x_is_NaN, i64 nan, i64 inf" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:185]   --->   Operation 172 'select' 'select_ln185' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 173 [1/1] (0.97ns)   --->   "%or_ln185_1 = or i1 %x_is_NaN, i1 %x_is_inf" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:185]   --->   Operation 173 'or' 'or_ln185_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 174 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln185_1 = select i1 %or_ln185, i64 %select_ln185, i64 0" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:185]   --->   Operation 174 'select' 'select_ln185_1' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 175 [1/1] (0.97ns)   --->   "%or_ln309 = or i1 %icmp_ln309_2, i1 %icmp_ln309_1" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:309]   --->   Operation 175 'or' 'or_ln309' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 176 [1/1] (0.98ns)   --->   "%select_ln310 = select i1 %tmp_18, i64 0, i64 inf" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:310]   --->   Operation 176 'select' 'select_ln310' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 177 [1/1] (2.13ns)   --->   "%icmp_ln326 = icmp_slt  i13 %r_exp_2, i13 7170" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:326]   --->   Operation 177 'icmp' 'icmp_ln326' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 178 [1/1] (2.12ns)   --->   "%out_exp = add i11 %trunc_ln336, i11 1023" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:336]   --->   Operation 178 'add' 'out_exp' <Predicate = true> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 179 [1/1] (0.00ns)   --->   "%t = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i11.i52, i11 %out_exp, i52 %select_ln303" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:479->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:496->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:337]   --->   Operation 179 'bitconcatenate' 't' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln479 = zext i63 %t" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:479->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:496->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:337]   --->   Operation 180 'zext' 'zext_ln479' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 181 [1/1] (0.00ns)   --->   "%bitcast_ln497 = bitcast i64 %zext_ln479" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:497->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:337]   --->   Operation 181 'bitcast' 'bitcast_ln497' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node and_ln309_2)   --->   "%and_ln309 = and i1 %icmp_ln309, i1 %or_ln309" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:309]   --->   Operation 182 'and' 'and_ln309' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node and_ln309_2)   --->   "%xor_ln309 = xor i1 %icmp_ln309, i1 1" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:309]   --->   Operation 183 'xor' 'xor_ln309' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node and_ln309_2)   --->   "%and_ln309_1 = and i1 %icmp_ln309_1, i1 %xor_ln309" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:309]   --->   Operation 184 'and' 'and_ln309_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node and_ln309_2)   --->   "%or_ln309_1 = or i1 %and_ln309, i1 %and_ln309_1" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:309]   --->   Operation 185 'or' 'or_ln309_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 186 [1/1] (0.97ns)   --->   "%xor_ln185 = xor i1 %or_ln185_1, i1 1" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:185]   --->   Operation 186 'xor' 'xor_ln185' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 187 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln309_2 = and i1 %or_ln309_1, i1 %xor_ln185" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:309]   --->   Operation 187 'and' 'and_ln309_2' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node and_ln309_5)   --->   "%xor_ln309_1 = xor i1 %or_ln309, i1 1" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:309]   --->   Operation 188 'xor' 'xor_ln309_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node and_ln309_5)   --->   "%and_ln309_3 = and i1 %icmp_ln309, i1 %xor_ln309_1" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:309]   --->   Operation 189 'and' 'and_ln309_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node and_ln309_5)   --->   "%or_ln309_2 = or i1 %icmp_ln309, i1 %icmp_ln309_1" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:309]   --->   Operation 190 'or' 'or_ln309_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node and_ln309_5)   --->   "%xor_ln309_2 = xor i1 %or_ln309_2, i1 1" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:309]   --->   Operation 191 'xor' 'xor_ln309_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node and_ln309_5)   --->   "%or_ln309_3 = or i1 %and_ln309_3, i1 %xor_ln309_2" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:309]   --->   Operation 192 'or' 'or_ln309_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node and_ln309_5)   --->   "%and_ln309_4 = and i1 %or_ln309_3, i1 %xor_ln185" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:309]   --->   Operation 193 'and' 'and_ln309_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 194 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln309_5 = and i1 %and_ln309_4, i1 %icmp_ln326" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:309]   --->   Operation 194 'and' 'and_ln309_5' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 195 [1/1] (0.00ns)   --->   "%sel_tmp = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1, i1 %or_ln185_1, i1 %and_ln309_2, i1 %and_ln309_5" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:185]   --->   Operation 195 'bitconcatenate' 'sel_tmp' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 196 [1/1] (1.64ns)   --->   "%retval_1 = sparsemux i64 @_ssdm_op_SparseMux.ap_auto.4double.double.i3, i3 4, i64 %select_ln185_1, i3 2, i64 %select_ln310, i3 1, i64 0, i3 0, i64 %bitcast_ln497, i64 <undef>, i3 %sel_tmp" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:185]   --->   Operation 196 'sparsemux' 'retval_1' <Predicate = true> <Delay = 1.64> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 197 [1/1] (0.00ns)   --->   "%ret_ln339 = ret i64 %retval_1" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:339]   --->   Operation 197 'ret' 'ret_ln339' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.659ns
The critical path consists of the following:
	wire read operation ('x', /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:156) on port 'x' (/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:156) [6]  (0.000 ns)
	'sub' operation 54 bit ('e_frac', /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:224) [26]  (3.272 ns)
	'select' operation 54 bit ('e_frac', /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:224) [27]  (1.387 ns)

 <State 2>: 6.898ns
The critical path consists of the following:
	'ashr' operation 71 bit ('ashr_ln229', /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:229) [36]  (4.281 ns)
	'select' operation 71 bit ('m_fix', /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:229) [38]  (1.167 ns)
	'mul' operation 31 bit of DSP[49] ('mul_ln243', /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:243) [46]  (1.450 ns)

 <State 3>: 4.279ns
The critical path consists of the following:
	'shl' operation 64 bit ('shl_ln230', /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:230) [41]  (4.279 ns)

 <State 4>: 3.761ns
The critical path consists of the following:
	'select' operation 64 bit ('select_ln230', /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:230) [121]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln309_2', /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:309) [123]  (3.761 ns)

 <State 5>: 5.005ns
The critical path consists of the following:
	'add' operation 31 bit of DSP[49] ('add_ln243', /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:243) [49]  (2.100 ns)
	'icmp' operation 1 bit ('icmp_ln243', /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:243) [53]  (2.216 ns)
	'select' operation 13 bit ('select_ln243', /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:243) [55]  (0.000 ns)
	'select' operation 13 bit ('r_exp', /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:243) [56]  (0.690 ns)

 <State 6>: 6.890ns
The critical path consists of the following:
	'mul' operation 71 bit ('mul_ln249', /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:249) [58]  (6.890 ns)

 <State 7>: 6.890ns
The critical path consists of the following:
	'mul' operation 71 bit ('mul_ln249', /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:249) [58]  (6.890 ns)

 <State 8>: 6.890ns
The critical path consists of the following:
	'mul' operation 71 bit ('mul_ln249', /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:249) [58]  (6.890 ns)

 <State 9>: 6.890ns
The critical path consists of the following:
	'mul' operation 71 bit ('mul_ln249', /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:249) [58]  (6.890 ns)

 <State 10>: 6.890ns
The critical path consists of the following:
	'mul' operation 71 bit ('mul_ln249', /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:249) [58]  (6.890 ns)

 <State 11>: 6.686ns
The critical path consists of the following:
	'sub' operation 59 bit ('sub_ln255', /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:255) [62]  (3.429 ns)
	'getelementptr' operation 8 bit ('table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_addr', /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:114->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:293) [72]  (0.000 ns)
	'load' operation 26 bit ('table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_load', /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:114->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:293) on array 'table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array' [73]  (3.257 ns)

 <State 12>: 6.026ns
The critical path consists of the following:
	'load' operation 26 bit ('table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_load', /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:114->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:293) on array 'table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array' [73]  (3.257 ns)
	'add' operation 36 bit ('exp_Z4_m_1', /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:115->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:293) [77]  (2.769 ns)

 <State 13>: 6.832ns
The critical path consists of the following:
	'mul' operation 79 bit ('mul_ln123', /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:123->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:293) [85]  (6.832 ns)

 <State 14>: 6.832ns
The critical path consists of the following:
	'mul' operation 79 bit ('mul_ln123', /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:123->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:293) [85]  (6.832 ns)

 <State 15>: 6.832ns
The critical path consists of the following:
	'mul' operation 79 bit ('mul_ln123', /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:123->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:293) [85]  (6.832 ns)

 <State 16>: 5.768ns
The critical path consists of the following:
	'add' operation 36 bit ('add_ln126', /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:126->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:293) [88]  (2.792 ns)
	'add' operation 44 bit ('exp_Z2P_m_1', /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:126->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:293) [90]  (2.976 ns)

 <State 17>: 5.608ns
The critical path consists of the following:
	'mul' operation 93 bit ('mul_ln142', /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:142->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:293) [98]  (5.608 ns)

 <State 18>: 5.608ns
The critical path consists of the following:
	'mul' operation 93 bit ('mul_ln142', /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:142->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:293) [98]  (5.608 ns)

 <State 19>: 5.608ns
The critical path consists of the following:
	'mul' operation 93 bit ('mul_ln142', /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:142->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:293) [98]  (5.608 ns)

 <State 20>: 5.608ns
The critical path consists of the following:
	'mul' operation 93 bit ('mul_ln142', /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:142->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:293) [98]  (5.608 ns)

 <State 21>: 5.608ns
The critical path consists of the following:
	'mul' operation 93 bit ('mul_ln142', /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:142->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:293) [98]  (5.608 ns)

 <State 22>: 6.227ns
The critical path consists of the following:
	'add' operation 44 bit ('add_ln145', /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:145->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:293) [103]  (3.007 ns)
	'add' operation 52 bit ('exp_Z1P_m_1_l', /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:145->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:293) [105]  (3.220 ns)

 <State 23>: 5.608ns
The critical path consists of the following:
	'mul' operation 99 bit ('mul_ln297', /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:297) [111]  (5.608 ns)

 <State 24>: 5.608ns
The critical path consists of the following:
	'mul' operation 99 bit ('mul_ln297', /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:297) [111]  (5.608 ns)

 <State 25>: 5.608ns
The critical path consists of the following:
	'mul' operation 99 bit ('mul_ln297', /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:297) [111]  (5.608 ns)

 <State 26>: 5.608ns
The critical path consists of the following:
	'mul' operation 99 bit ('mul_ln297', /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:297) [111]  (5.608 ns)

 <State 27>: 5.608ns
The critical path consists of the following:
	'mul' operation 99 bit ('mul_ln297', /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:297) [111]  (5.608 ns)

 <State 28>: 7.160ns
The critical path consists of the following:
	'add' operation 107 bit ('add_ln297_1', /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:297) [114]  (4.789 ns)
	'select' operation 13 bit ('r_exp', /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:303) [117]  (0.690 ns)
	'icmp' operation 1 bit ('icmp_ln309_1', /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:309) [120]  (1.680 ns)

 <State 29>: 4.755ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln326', /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:326) [127]  (2.134 ns)
	'and' operation 1 bit ('and_ln309_5', /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:309) [148]  (0.978 ns)
	'sparsemux' operation 64 bit ('retval_1', /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:185) [150]  (1.642 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
