#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002ffa843e440 .scope module, "ASYNC_FIFO_tb" "ASYNC_FIFO_tb" 2 4;
 .timescale -9 -12;
P_000002ffa8440d70 .param/l "Address" 0 2 9, +C4<00000000000000000000000000000011>;
P_000002ffa8440da8 .param/l "Data_width" 0 2 7, +C4<00000000000000000000000000001000>;
P_000002ffa8440de0 .param/l "Depth" 0 2 8, +C4<00000000000000000000000000001000>;
P_000002ffa8440e18 .param/l "NUM_STAGES" 0 2 10, +C4<00000000000000000000000000000010>;
v000002ffa84d9ea0_0 .var "Rclk", 0 0;
v000002ffa84da300_0 .net "Rdata", 7 0, v000002ffa84dab20_0;  1 drivers
v000002ffa84da4e0_0 .net "Rempty", 0 0, v000002ffa84db020_0;  1 drivers
v000002ffa84da440_0 .var "Rinc", 0 0;
v000002ffa84da6c0_0 .var "Rrst", 0 0;
v000002ffa84dd6e0_0 .var "Wclk", 0 0;
v000002ffa84de040_0 .net "Wfull", 0 0, v000002ffa84da580_0;  1 drivers
v000002ffa84dcb00_0 .var "Winc", 0 0;
v000002ffa84dcba0_0 .var "Wrdata", 7 0;
v000002ffa84ddaa0_0 .var "Wrst", 0 0;
v000002ffa84dd820_0 .var/i "done", 31 0;
v000002ffa84dc1a0 .array "expected", 31 0, 7 0;
v000002ffa84dcc40_0 .var/i "i", 31 0;
v000002ffa84dd960_0 .var/i "read_idx", 31 0;
v000002ffa84dd000_0 .var/i "write_idx", 31 0;
S_000002ffa843e5d0 .scope module, "DUT" "ASYNC_FIFO" 2 32, 3 6 0, S_000002ffa843e440;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Winc";
    .port_info 1 /INPUT 1 "Wrst";
    .port_info 2 /INPUT 1 "Wclk";
    .port_info 3 /INPUT 1 "Rinc";
    .port_info 4 /INPUT 1 "Rrst";
    .port_info 5 /INPUT 1 "Rclk";
    .port_info 6 /INPUT 8 "Wrdata";
    .port_info 7 /OUTPUT 1 "Wfull";
    .port_info 8 /OUTPUT 1 "Rempty";
    .port_info 9 /OUTPUT 8 "Rdata";
P_000002ffa8442ec0 .param/l "Address" 0 3 10, +C4<00000000000000000000000000000011>;
P_000002ffa8442ef8 .param/l "Data_width" 0 3 8, +C4<00000000000000000000000000001000>;
P_000002ffa8442f30 .param/l "Depth" 0 3 9, +C4<00000000000000000000000000001000>;
P_000002ffa8442f68 .param/l "NUM_STAGES" 0 3 11, +C4<00000000000000000000000000000010>;
v000002ffa84d9360_0 .net "R2q_wptr_internal", 3 0, v000002ffa84432d0_0;  1 drivers
v000002ffa84d9ae0_0 .net "Radder_internal", 2 0, L_000002ffa84dda00;  1 drivers
v000002ffa84d9cc0_0 .net "Rclk", 0 0, v000002ffa84d9ea0_0;  1 drivers
v000002ffa84dae40_0 .net "Rdata", 7 0, v000002ffa84dab20_0;  alias, 1 drivers
v000002ffa84da1c0_0 .net "Rempty", 0 0, v000002ffa84db020_0;  alias, 1 drivers
v000002ffa84dada0_0 .net "Rinc", 0 0, v000002ffa84da440_0;  1 drivers
v000002ffa84daee0_0 .net "Rptr_internal", 3 0, v000002ffa84da9e0_0;  1 drivers
v000002ffa84d9d60_0 .net "Rrst", 0 0, v000002ffa84da6c0_0;  1 drivers
v000002ffa84d94a0_0 .net "Wadder_internal", 2 0, L_000002ffa84dddc0;  1 drivers
v000002ffa84da940_0 .net "Wclk", 0 0, v000002ffa84dd6e0_0;  1 drivers
v000002ffa84d9540_0 .net "Wclken_internal", 0 0, v000002ffa8443690_0;  1 drivers
v000002ffa84d95e0_0 .net "Wfull", 0 0, v000002ffa84da580_0;  alias, 1 drivers
v000002ffa84da120_0 .net "Winc", 0 0, v000002ffa84dcb00_0;  1 drivers
v000002ffa84d9720_0 .net "Wptr_internal", 3 0, v000002ffa84da620_0;  1 drivers
v000002ffa84d97c0_0 .net "Wq2_rptr_internal", 3 0, v000002ffa8443190_0;  1 drivers
v000002ffa84da260_0 .net "Wrdata", 7 0, v000002ffa84dcba0_0;  1 drivers
v000002ffa84d9900_0 .net "Wrst", 0 0, v000002ffa84ddaa0_0;  1 drivers
S_000002ffa8444ac0 .scope module, "BIT_W2q_rptr" "BIT_SYNC" 3 94, 4 1 0, S_000002ffa843e5d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "ASYNC";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 1 "RST";
    .port_info 3 /OUTPUT 4 "SYNC";
P_000002ffa847ea20 .param/l "BUS_WIDTH" 0 4 4, +C4<000000000000000000000000000000100>;
P_000002ffa847ea58 .param/l "NUM_STAGES" 0 4 3, +C4<00000000000000000000000000000010>;
v000002ffa8443af0_0 .net "ASYNC", 3 0, v000002ffa84da9e0_0;  alias, 1 drivers
v000002ffa8443cd0_0 .net "CLK", 0 0, v000002ffa84dd6e0_0;  alias, 1 drivers
v000002ffa8443d70_0 .net "RST", 0 0, v000002ffa84ddaa0_0;  alias, 1 drivers
v000002ffa8443190_0 .var "SYNC", 3 0;
v000002ffa8443550_0 .var/i "i", 31 0;
v000002ffa8443e10 .array "sync_reg", 0 3, 1 0;
v000002ffa8443e10_0 .array/port v000002ffa8443e10, 0;
v000002ffa8443e10_1 .array/port v000002ffa8443e10, 1;
v000002ffa8443e10_2 .array/port v000002ffa8443e10, 2;
v000002ffa8443e10_3 .array/port v000002ffa8443e10, 3;
E_000002ffa8479e40 .event anyedge, v000002ffa8443e10_0, v000002ffa8443e10_1, v000002ffa8443e10_2, v000002ffa8443e10_3;
E_000002ffa8479c40/0 .event negedge, v000002ffa8443d70_0;
E_000002ffa8479c40/1 .event posedge, v000002ffa8443cd0_0;
E_000002ffa8479c40 .event/or E_000002ffa8479c40/0, E_000002ffa8479c40/1;
S_000002ffa8485ca0 .scope module, "BIT_r2q_wptr" "BIT_SYNC" 3 107, 4 1 0, S_000002ffa843e5d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "ASYNC";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 1 "RST";
    .port_info 3 /OUTPUT 4 "SYNC";
P_000002ffa847e920 .param/l "BUS_WIDTH" 0 4 4, +C4<000000000000000000000000000000100>;
P_000002ffa847e958 .param/l "NUM_STAGES" 0 4 3, +C4<00000000000000000000000000000010>;
v000002ffa8443ff0_0 .net "ASYNC", 3 0, v000002ffa84da620_0;  alias, 1 drivers
v000002ffa8444090_0 .net "CLK", 0 0, v000002ffa84d9ea0_0;  alias, 1 drivers
v000002ffa8443230_0 .net "RST", 0 0, v000002ffa84da6c0_0;  alias, 1 drivers
v000002ffa84432d0_0 .var "SYNC", 3 0;
v000002ffa8443370_0 .var/i "i", 31 0;
v000002ffa84434b0 .array "sync_reg", 0 3, 1 0;
v000002ffa84434b0_0 .array/port v000002ffa84434b0, 0;
v000002ffa84434b0_1 .array/port v000002ffa84434b0, 1;
v000002ffa84434b0_2 .array/port v000002ffa84434b0, 2;
v000002ffa84434b0_3 .array/port v000002ffa84434b0, 3;
E_000002ffa8479500 .event anyedge, v000002ffa84434b0_0, v000002ffa84434b0_1, v000002ffa84434b0_2, v000002ffa84434b0_3;
E_000002ffa8479300/0 .event negedge, v000002ffa8443230_0;
E_000002ffa8479300/1 .event posedge, v000002ffa8444090_0;
E_000002ffa8479300 .event/or E_000002ffa8479300/0, E_000002ffa8479300/1;
S_000002ffa844a450 .scope module, "Clogic" "Comb_logic" 3 52, 5 1 0, S_000002ffa843e5d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Winc";
    .port_info 1 /INPUT 1 "Wfull";
    .port_info 2 /OUTPUT 1 "Wclken";
v000002ffa8443690_0 .var "Wclken", 0 0;
v000002ffa8443730_0 .net "Wfull", 0 0, v000002ffa84da580_0;  alias, 1 drivers
v000002ffa84437d0_0 .net "Winc", 0 0, v000002ffa84dcb00_0;  alias, 1 drivers
E_000002ffa8479800 .event anyedge, v000002ffa84437d0_0, v000002ffa8443730_0;
S_000002ffa844a5e0 .scope module, "FIFO_MEM" "FIFO_MEMORY" 3 65, 6 1 0, S_000002ffa843e5d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "Wrdata";
    .port_info 1 /INPUT 3 "Wadder";
    .port_info 2 /INPUT 1 "Wclken";
    .port_info 3 /INPUT 1 "Wclk";
    .port_info 4 /OUTPUT 8 "Rdata";
    .port_info 5 /INPUT 3 "Radder";
    .port_info 6 /INPUT 1 "Rclk";
P_000002ffa8444c50 .param/l "Address" 0 6 5, +C4<00000000000000000000000000000011>;
P_000002ffa8444c88 .param/l "Data_width" 0 6 3, +C4<00000000000000000000000000001000>;
P_000002ffa8444cc0 .param/l "Depth" 0 6 4, +C4<00000000000000000000000000001000>;
v000002ffa8443870 .array "MEM", 0 7, 7 0;
v000002ffa84d9fe0_0 .net "Radder", 2 0, L_000002ffa84dda00;  alias, 1 drivers
v000002ffa84daa80_0 .net "Rclk", 0 0, v000002ffa84d9ea0_0;  alias, 1 drivers
v000002ffa84dab20_0 .var "Rdata", 7 0;
v000002ffa84da760_0 .net "Wadder", 2 0, L_000002ffa84dddc0;  alias, 1 drivers
v000002ffa84d9180_0 .net "Wclk", 0 0, v000002ffa84dd6e0_0;  alias, 1 drivers
v000002ffa84d92c0_0 .net "Wclken", 0 0, v000002ffa8443690_0;  alias, 1 drivers
v000002ffa84d9680_0 .net "Wrdata", 7 0, v000002ffa84dcba0_0;  alias, 1 drivers
E_000002ffa8479580 .event posedge, v000002ffa8444090_0;
E_000002ffa8479080 .event posedge, v000002ffa8443cd0_0;
S_000002ffa8449bf0 .scope module, "FIFO_RPTRREMPTY" "FIFO_rptr_rempty" 3 78, 7 1 0, S_000002ffa843e5d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Rinc";
    .port_info 1 /INPUT 1 "Rclk";
    .port_info 2 /INPUT 1 "Rrst";
    .port_info 3 /INPUT 4 "R2q_wptr";
    .port_info 4 /OUTPUT 3 "Radder";
    .port_info 5 /OUTPUT 1 "Rempty";
    .port_info 6 /OUTPUT 4 "Rptr";
P_000002ffa8479540 .param/l "Address" 0 7 1, +C4<00000000000000000000000000000011>;
v000002ffa84d9220_0 .net "R2q_wptr", 3 0, v000002ffa84432d0_0;  alias, 1 drivers
v000002ffa84da800_0 .net "Radder", 2 0, L_000002ffa84dda00;  alias, 1 drivers
v000002ffa84daf80_0 .var "Radder_binary_current", 3 0;
v000002ffa84d9c20_0 .var "Radder_binary_next", 3 0;
v000002ffa84d9b80_0 .var "Radder_gray_next", 3 0;
v000002ffa84d9a40_0 .net "Rclk", 0 0, v000002ffa84d9ea0_0;  alias, 1 drivers
v000002ffa84db020_0 .var "Rempty", 0 0;
v000002ffa84d9f40_0 .net "Rinc", 0 0, v000002ffa84da440_0;  alias, 1 drivers
v000002ffa84da9e0_0 .var "Rptr", 3 0;
v000002ffa84dabc0_0 .net "Rrst", 0 0, v000002ffa84da6c0_0;  alias, 1 drivers
E_000002ffa8479180 .event anyedge, v000002ffa84daf80_0, v000002ffa84d9f40_0, v000002ffa84db020_0, v000002ffa84d9c20_0;
L_000002ffa84dda00 .part v000002ffa84daf80_0, 0, 3;
S_000002ffa8449d80 .scope module, "FIFO_WPTRFULL" "FIFO_wptr_wfull" 3 41, 8 26 0, S_000002ffa843e5d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Wrst";
    .port_info 1 /INPUT 1 "Winc";
    .port_info 2 /INPUT 1 "Wclk";
    .port_info 3 /INPUT 4 "Wq2_rptr";
    .port_info 4 /OUTPUT 3 "Wadder";
    .port_info 5 /OUTPUT 4 "Wptr";
    .port_info 6 /OUTPUT 1 "Wfull";
P_000002ffa8479140 .param/l "Address" 0 8 27, +C4<00000000000000000000000000000011>;
v000002ffa84d99a0_0 .net "Wadder", 2 0, L_000002ffa84dddc0;  alias, 1 drivers
v000002ffa84d9400_0 .var "Wadder_binary_current", 3 0;
v000002ffa84da8a0_0 .var "Wadder_binary_next", 3 0;
v000002ffa84d9860_0 .var "Wadder_gray_next", 3 0;
v000002ffa84da3a0_0 .net "Wclk", 0 0, v000002ffa84dd6e0_0;  alias, 1 drivers
v000002ffa84da580_0 .var "Wfull", 0 0;
v000002ffa84dac60_0 .net "Winc", 0 0, v000002ffa84dcb00_0;  alias, 1 drivers
v000002ffa84da620_0 .var "Wptr", 3 0;
v000002ffa84dad00_0 .net "Wq2_rptr", 3 0, v000002ffa8443190_0;  alias, 1 drivers
v000002ffa84da080_0 .net "Wrst", 0 0, v000002ffa84ddaa0_0;  alias, 1 drivers
E_000002ffa8479340 .event anyedge, v000002ffa84d9400_0, v000002ffa84437d0_0, v000002ffa8443730_0, v000002ffa84da8a0_0;
L_000002ffa84dddc0 .part v000002ffa84d9400_0, 0, 3;
S_000002ffa8464540 .scope task, "read_data" "read_data" 2 79, 2 79 0, S_000002ffa843e440;
 .timescale -9 -12;
TD_ASYNC_FIFO_tb.read_data ;
    %wait E_000002ffa8479580;
    %load/vec4 v000002ffa84da4e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002ffa84da440_0, 0, 1;
    %wait E_000002ffa8479580;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ffa84da440_0, 0, 1;
    %wait E_000002ffa8479580;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000002ffa84dd960_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000002ffa84dd960_0, 0, 32;
T_0.0 ;
    %end;
S_000002ffa84646d0 .scope task, "reset_fifo" "reset_fifo" 2 50, 2 50 0, S_000002ffa843e440;
 .timescale -9 -12;
TD_ASYNC_FIFO_tb.reset_fifo ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ffa84ddaa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ffa84da6c0_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_1.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.3, 5;
    %jmp/1 T_1.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000002ffa8479080;
    %jmp T_1.2;
T_1.3 ;
    %pop/vec4 1;
    %pushi/vec4 3, 0, 32;
T_1.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.5, 5;
    %jmp/1 T_1.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000002ffa8479580;
    %jmp T_1.4;
T_1.5 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002ffa84ddaa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002ffa84da6c0_0, 0, 1;
    %pushi/vec4 3, 0, 32;
T_1.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.7, 5;
    %jmp/1 T_1.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000002ffa8479080;
    %jmp T_1.6;
T_1.7 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 32;
T_1.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.9, 5;
    %jmp/1 T_1.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000002ffa8479580;
    %jmp T_1.8;
T_1.9 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002ffa84dd000_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002ffa84dd960_0, 0, 32;
    %end;
S_000002ffa845dc70 .scope task, "write_data" "write_data" 2 64, 2 64 0, S_000002ffa843e440;
 .timescale -9 -12;
v000002ffa84d9e00_0 .var "data", 7 0;
TD_ASYNC_FIFO_tb.write_data ;
    %wait E_000002ffa8479080;
    %load/vec4 v000002ffa84de040_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.10, 8;
    %load/vec4 v000002ffa84d9e00_0;
    %store/vec4 v000002ffa84dcba0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002ffa84dcb00_0, 0, 1;
    %load/vec4 v000002ffa84d9e00_0;
    %ix/getv/s 4, v000002ffa84dd000_0;
    %store/vec4a v000002ffa84dc1a0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000002ffa84dd000_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000002ffa84dd000_0, 0, 32;
    %wait E_000002ffa8479080;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ffa84dcb00_0, 0, 1;
T_2.10 ;
    %end;
    .scope S_000002ffa8449d80;
T_3 ;
    %wait E_000002ffa8479340;
    %load/vec4 v000002ffa84d9400_0;
    %load/vec4 v000002ffa84dac60_0;
    %pad/u 4;
    %load/vec4 v000002ffa84da580_0;
    %pad/u 4;
    %inv;
    %and;
    %add;
    %store/vec4 v000002ffa84da8a0_0, 0, 4;
    %load/vec4 v000002ffa84da8a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v000002ffa84da8a0_0;
    %xor;
    %store/vec4 v000002ffa84d9860_0, 0, 4;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000002ffa8449d80;
T_4 ;
    %wait E_000002ffa8479c40;
    %load/vec4 v000002ffa84da080_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002ffa84d9400_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002ffa84da620_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002ffa84da8a0_0;
    %assign/vec4 v000002ffa84d9400_0, 0;
    %load/vec4 v000002ffa84d9860_0;
    %assign/vec4 v000002ffa84da620_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000002ffa8449d80;
T_5 ;
    %wait E_000002ffa8479c40;
    %load/vec4 v000002ffa84da080_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ffa84da580_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000002ffa84d9860_0;
    %parti/s 1, 3, 3;
    %load/vec4 v000002ffa84dad00_0;
    %parti/s 1, 3, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v000002ffa84d9860_0;
    %parti/s 1, 2, 3;
    %load/vec4 v000002ffa84dad00_0;
    %parti/s 1, 2, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_5.2, 8;
    %load/vec4 v000002ffa84d9860_0;
    %parti/s 2, 0, 2;
    %load/vec4 v000002ffa84dad00_0;
    %parti/s 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.2;
    %assign/vec4 v000002ffa84da580_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000002ffa844a450;
T_6 ;
    %wait E_000002ffa8479800;
    %load/vec4 v000002ffa84437d0_0;
    %load/vec4 v000002ffa8443730_0;
    %inv;
    %and;
    %store/vec4 v000002ffa8443690_0, 0, 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000002ffa844a5e0;
T_7 ;
    %wait E_000002ffa8479080;
    %load/vec4 v000002ffa84d92c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000002ffa84d9680_0;
    %load/vec4 v000002ffa84da760_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ffa8443870, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000002ffa844a5e0;
T_8 ;
    %wait E_000002ffa8479580;
    %load/vec4 v000002ffa84d9fe0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000002ffa8443870, 4;
    %assign/vec4 v000002ffa84dab20_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_000002ffa8449bf0;
T_9 ;
    %wait E_000002ffa8479180;
    %load/vec4 v000002ffa84daf80_0;
    %load/vec4 v000002ffa84d9f40_0;
    %pad/u 4;
    %load/vec4 v000002ffa84db020_0;
    %pad/u 4;
    %inv;
    %and;
    %add;
    %store/vec4 v000002ffa84d9c20_0, 0, 4;
    %load/vec4 v000002ffa84d9c20_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v000002ffa84d9c20_0;
    %xor;
    %store/vec4 v000002ffa84d9b80_0, 0, 4;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000002ffa8449bf0;
T_10 ;
    %wait E_000002ffa8479300;
    %load/vec4 v000002ffa84dabc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002ffa84daf80_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002ffa84da9e0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000002ffa84d9c20_0;
    %assign/vec4 v000002ffa84daf80_0, 0;
    %load/vec4 v000002ffa84d9b80_0;
    %assign/vec4 v000002ffa84da9e0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000002ffa8449bf0;
T_11 ;
    %wait E_000002ffa8479300;
    %load/vec4 v000002ffa84dabc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ffa84db020_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000002ffa84d9b80_0;
    %load/vec4 v000002ffa84d9220_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v000002ffa84db020_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000002ffa8444ac0;
T_12 ;
    %wait E_000002ffa8479c40;
    %load/vec4 v000002ffa8443d70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002ffa8443550_0, 0, 32;
T_12.2 ;
    %load/vec4 v000002ffa8443550_0;
    %pad/s 33;
    %cmpi/s 3, 0, 33;
    %flag_or 5, 4;
    %jmp/0xz T_12.3, 5;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 3, v000002ffa8443550_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ffa8443e10, 0, 4;
    %load/vec4 v000002ffa8443550_0;
    %addi 1, 0, 32;
    %store/vec4 v000002ffa8443550_0, 0, 32;
    %jmp T_12.2;
T_12.3 ;
    %jmp T_12.1;
T_12.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002ffa8443550_0, 0, 32;
T_12.4 ;
    %load/vec4 v000002ffa8443550_0;
    %pad/s 33;
    %cmpi/s 3, 0, 33;
    %flag_or 5, 4;
    %jmp/0xz T_12.5, 5;
    %ix/getv/s 4, v000002ffa8443550_0;
    %load/vec4a v000002ffa8443e10, 4;
    %parti/s 1, 0, 2;
    %load/vec4 v000002ffa8443af0_0;
    %load/vec4 v000002ffa8443550_0;
    %part/s 1;
    %concat/vec4; draw_concat_vec4
    %ix/getv/s 3, v000002ffa8443550_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ffa8443e10, 0, 4;
    %load/vec4 v000002ffa8443550_0;
    %addi 1, 0, 32;
    %store/vec4 v000002ffa8443550_0, 0, 32;
    %jmp T_12.4;
T_12.5 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000002ffa8444ac0;
T_13 ;
    %wait E_000002ffa8479e40;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002ffa8443550_0, 0, 32;
T_13.0 ;
    %load/vec4 v000002ffa8443550_0;
    %pad/s 33;
    %cmpi/s 3, 0, 33;
    %flag_or 5, 4;
    %jmp/0xz T_13.1, 5;
    %ix/getv/s 4, v000002ffa8443550_0;
    %load/vec4a v000002ffa8443e10, 4;
    %parti/s 1, 1, 2;
    %ix/getv/s 4, v000002ffa8443550_0;
    %store/vec4 v000002ffa8443190_0, 4, 1;
    %load/vec4 v000002ffa8443550_0;
    %addi 1, 0, 32;
    %store/vec4 v000002ffa8443550_0, 0, 32;
    %jmp T_13.0;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000002ffa8485ca0;
T_14 ;
    %wait E_000002ffa8479300;
    %load/vec4 v000002ffa8443230_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002ffa8443370_0, 0, 32;
T_14.2 ;
    %load/vec4 v000002ffa8443370_0;
    %pad/s 33;
    %cmpi/s 3, 0, 33;
    %flag_or 5, 4;
    %jmp/0xz T_14.3, 5;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 3, v000002ffa8443370_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ffa84434b0, 0, 4;
    %load/vec4 v000002ffa8443370_0;
    %addi 1, 0, 32;
    %store/vec4 v000002ffa8443370_0, 0, 32;
    %jmp T_14.2;
T_14.3 ;
    %jmp T_14.1;
T_14.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002ffa8443370_0, 0, 32;
T_14.4 ;
    %load/vec4 v000002ffa8443370_0;
    %pad/s 33;
    %cmpi/s 3, 0, 33;
    %flag_or 5, 4;
    %jmp/0xz T_14.5, 5;
    %ix/getv/s 4, v000002ffa8443370_0;
    %load/vec4a v000002ffa84434b0, 4;
    %parti/s 1, 0, 2;
    %load/vec4 v000002ffa8443ff0_0;
    %load/vec4 v000002ffa8443370_0;
    %part/s 1;
    %concat/vec4; draw_concat_vec4
    %ix/getv/s 3, v000002ffa8443370_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ffa84434b0, 0, 4;
    %load/vec4 v000002ffa8443370_0;
    %addi 1, 0, 32;
    %store/vec4 v000002ffa8443370_0, 0, 32;
    %jmp T_14.4;
T_14.5 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_000002ffa8485ca0;
T_15 ;
    %wait E_000002ffa8479500;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002ffa8443370_0, 0, 32;
T_15.0 ;
    %load/vec4 v000002ffa8443370_0;
    %pad/s 33;
    %cmpi/s 3, 0, 33;
    %flag_or 5, 4;
    %jmp/0xz T_15.1, 5;
    %ix/getv/s 4, v000002ffa8443370_0;
    %load/vec4a v000002ffa84434b0, 4;
    %parti/s 1, 1, 2;
    %ix/getv/s 4, v000002ffa8443370_0;
    %store/vec4 v000002ffa84432d0_0, 4, 1;
    %load/vec4 v000002ffa8443370_0;
    %addi 1, 0, 32;
    %store/vec4 v000002ffa8443370_0, 0, 32;
    %jmp T_15.0;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_000002ffa843e440;
T_16 ;
    %delay 5000, 0;
    %load/vec4 v000002ffa84dd6e0_0;
    %inv;
    %store/vec4 v000002ffa84dd6e0_0, 0, 1;
    %jmp T_16;
    .thread T_16;
    .scope S_000002ffa843e440;
T_17 ;
    %delay 12500, 0;
    %load/vec4 v000002ffa84d9ea0_0;
    %inv;
    %store/vec4 v000002ffa84d9ea0_0, 0, 1;
    %jmp T_17;
    .thread T_17;
    .scope S_000002ffa843e440;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ffa84dd6e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ffa84d9ea0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002ffa84ddaa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002ffa84da6c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ffa84dcb00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ffa84da440_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002ffa84dcba0_0, 0, 8;
    %fork TD_ASYNC_FIFO_tb.reset_fifo, S_000002ffa84646d0;
    %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000002ffa84dcc40_0, 0, 32;
T_18.0 ;
    %load/vec4 v000002ffa84dcc40_0;
    %cmpi/s 8, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v000002ffa84dcc40_0;
    %add;
    %pad/u 8;
    %store/vec4 v000002ffa84d9e00_0, 0, 8;
    %fork TD_ASYNC_FIFO_tb.write_data, S_000002ffa845dc70;
    %join;
    %load/vec4 v000002ffa84dcc40_0;
    %addi 1, 0, 32;
    %store/vec4 v000002ffa84dcc40_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %delay 10000, 0;
    %vpi_call 2 103 "$display", "TEST 1 - Fill FIFO: Expected Writes=%0d, Wfull=%b, PASS=%b", v000002ffa84dcc40_0, v000002ffa84de040_0, v000002ffa84de040_0 {0 0 0};
    %pushi/vec4 255, 0, 8;
    %store/vec4 v000002ffa84d9e00_0, 0, 8;
    %fork TD_ASYNC_FIFO_tb.write_data, S_000002ffa845dc70;
    %join;
    %delay 10000, 0;
    %vpi_call 2 108 "$display", "TEST 2 - Write when full: Wfull=%b, PASS=%b", v000002ffa84de040_0, v000002ffa84de040_0 {0 0 0};
    %delay 200000, 0;
    %end;
    .thread T_18;
    .scope S_000002ffa843e440;
T_19 ;
    %delay 1000000, 0;
T_19.0 ;
    %load/vec4 v000002ffa84da4e0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_19.2, 9;
    %load/vec4 v000002ffa84dd960_0;
    %load/vec4 v000002ffa84dd000_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_19.2;
    %flag_set/vec4 8;
    %jmp/0xz T_19.1, 8;
    %fork TD_ASYNC_FIFO_tb.read_data, S_000002ffa8464540;
    %join;
    %jmp T_19.0;
T_19.1 ;
    %delay 10000, 0;
    %vpi_call 2 123 "$display", "TEST 3 - Read all: Total Reads=%0d, Rempty=%b, PASS=%b", v000002ffa84dd960_0, v000002ffa84da4e0_0, v000002ffa84da4e0_0 {0 0 0};
    %fork TD_ASYNC_FIFO_tb.read_data, S_000002ffa8464540;
    %join;
    %delay 10000, 0;
    %vpi_call 2 128 "$display", "TEST 4 - Read when empty: Rempty=%b, PASS=%b", v000002ffa84da4e0_0, v000002ffa84da4e0_0 {0 0 0};
    %fork TD_ASYNC_FIFO_tb.reset_fifo, S_000002ffa84646d0;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002ffa84dd820_0, 0, 32;
    %fork t_1, S_000002ffa843e440;
    %fork t_2, S_000002ffa843e440;
    %join;
    %join;
    %jmp t_0;
t_1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000002ffa84dcc40_0, 0, 32;
T_19.3 ;
    %load/vec4 v000002ffa84dcc40_0;
    %cmpi/s 8, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.4, 5;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v000002ffa84dcc40_0;
    %add;
    %pad/u 8;
    %store/vec4 v000002ffa84d9e00_0, 0, 8;
    %fork TD_ASYNC_FIFO_tb.write_data, S_000002ffa845dc70;
    %join;
    %load/vec4 v000002ffa84dcc40_0;
    %addi 1, 0, 32;
    %store/vec4 v000002ffa84dcc40_0, 0, 32;
    %jmp T_19.3;
T_19.4 ;
    %end;
t_2 ;
T_19.5 ;
    %load/vec4 v000002ffa84dd820_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_19.6, 8;
    %fork TD_ASYNC_FIFO_tb.read_data, S_000002ffa8464540;
    %join;
    %load/vec4 v000002ffa84dd960_0;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_19.7, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000002ffa84dd820_0, 0, 32;
T_19.7 ;
    %jmp T_19.5;
T_19.6 ;
    %end;
    .scope S_000002ffa843e440;
t_0 ;
    %delay 10000, 0;
    %load/vec4 v000002ffa84dd000_0;
    %load/vec4 v000002ffa84dd960_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_19.9, 4;
    %load/vec4 v000002ffa84de040_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_19.9;
    %vpi_call 2 146 "$display", "TEST 5 - Simultaneous W/R: Writes=%0d, Reads=%0d, Wfull=%b, Rempty=%b, PASS=%b", v000002ffa84dd000_0, v000002ffa84dd960_0, v000002ffa84de040_0, v000002ffa84da4e0_0, S<0,vec4,u1> {1 0 0};
    %delay 200000, 0;
    %vpi_call 2 149 "$finish" {0 0 0};
    %end;
    .thread T_19;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "ASYNC_FIFO_tb.v";
    "./ASYNC_FIFO.v";
    "./BIT_SYNC.v";
    "./Comb_logic.v";
    "./FIFO_MEMORY.v";
    "./FIFO_rptr_rempty.v";
    "./FIFO_wprt_wfull.v";
