

================================================================
== Synthesis Summary Report of 'equalizer'
================================================================
+ General Information: 
    * Date:           Tue Apr 23 13:25:05 2024
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
    * Project:        equalizer
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+------------+-----------+-----+
    |       Modules      | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |          |            |           |     |
    |       & Loops      | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |    DSP   |     FF     |    LUT    | URAM|
    +--------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+------------+-----------+-----+
    |+ equalizer         |     -|  0.00|        -|          -|         -|        -|     -|        no|     -|  99 (45%)|  10207 (9%)|  5021 (9%)|    -|
    | o Running_Loop     |     -|  7.30|        -|          -|       260|        -|     -|        no|     -|         -|           -|          -|    -|
    |  o Coef_Read_Loop  |     -|  7.30|      256|  2.560e+03|         8|        -|    32|        no|     -|         -|           -|          -|    -|
    +--------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+------------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface  | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_gmem | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 5             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------+
| Interface     | Register | Offset | Width | Access | Description          |
+---------------+----------+--------+-------+--------+----------------------+
| s_axi_control | coefs_1  | 0x10   | 32    | W      | Data signal of coefs |
| s_axi_control | coefs_2  | 0x14   | 32    | W      | Data signal of coefs |
+---------------+----------+--------+-------+--------+----------------------+

* AXIS
+-----------+---------------+-------+-------+-----+-------+-------+--------+-------+-------+--------+
| Interface | Register Mode | TDATA | TDEST | TID | TKEEP | TLAST | TREADY | TSTRB | TUSER | TVALID |
+-----------+---------------+-------+-------+-----+-------+-------+--------+-------+-------+--------+
| input_r   | both          | 32    | 1     | 1   | 4     | 1     | 1      | 4     | 1     | 1      |
| output_r  | both          | 32    | 1     | 1   | 4     | 1     | 1      | 4     | 1     | 1      |
+-----------+---------------+-------+-------+-----+-------+-------+--------+-------+-------+--------+

* TOP LEVEL CONTROL
+-----------+--------------+----------+
| Interface | Type         | Ports    |
+-----------+--------------+----------+
| ap_clk    | clock        | ap_clk   |
| ap_rst_n  | reset        | ap_rst_n |
| ap_ctrl   | ap_ctrl_none |          |
+-----------+--------------+----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+--------------------------------------------+
| Argument | Direction | Datatype                                   |
+----------+-----------+--------------------------------------------+
| output   | out       | stream<hls::axis<ap_int<32>, 1, 1, 1>, 0>& |
| coefs    | inout     | int*                                       |
| input    | in        | stream<hls::axis<ap_int<32>, 1, 1, 1>, 0>& |
+----------+-----------+--------------------------------------------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+-----------------------------------+
| Argument | HW Interface  | HW Type   | HW Usage | HW Info                           |
+----------+---------------+-----------+----------+-----------------------------------+
| output   | output_r      | interface |          |                                   |
| coefs    | m_axi_gmem    | interface |          |                                   |
| coefs    | s_axi_control | register  | offset   | name=coefs_1 offset=0x10 range=32 |
| coefs    | s_axi_control | register  | offset   | name=coefs_2 offset=0x14 range=32 |
| input    | input_r       | interface |          |                                   |
+----------+---------------+-----------+----------+-----------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+--------+-------+---------------------+
| HW Interface | Direction | Length | Width | Location            |
+--------------+-----------+--------+-------+---------------------+
| m_axi_gmem   | read      | 33     | 32    | equalizer.cpp:67:42 |
+--------------+-----------+--------+-------+---------------------+

* Inferred Bursts and Widening Missed
+--------------+----------+----------------+-------------------------------------------------------------------------------------------------------+------------+---------------------+
| HW Interface | Variable | Loop           | Problem                                                                                               | Resolution | Location            |
+--------------+----------+----------------+-------------------------------------------------------------------------------------------------------+------------+---------------------+
| m_axi_gmem   | coefs    | Coef_Read_Loop | Stride is incompatible                                                                                | 214-230    | equalizer.cpp:39:5  |
| m_axi_gmem   | coefs    |                | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | equalizer.cpp:67:42 |
+--------------+----------+----------------+-------------------------------------------------------------------------------------------------------+------------+---------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+--------------------------+-----+--------+-------------+-----+--------+---------+
| Name                     | DSP | Pragma | Variable    | Op  | Impl   | Latency |
+--------------------------+-----+--------+-------------+-----+--------+---------+
| + equalizer              | 99  |        |             |     |        |         |
|   mul_32s_32s_32_2_1_U33 | 3   |        | accumulate  | mul | auto   | 1       |
|   mul_32s_32s_32_2_1_U32 | 3   |        | mul_ln67    | mul | auto   | 1       |
|   mul_32s_32s_32_2_1_U31 | 3   |        | mul_ln67_1  | mul | auto   | 1       |
|   mul_32s_32s_32_2_1_U30 | 3   |        | mul_ln67_2  | mul | auto   | 1       |
|   mul_32s_32s_32_2_1_U29 | 3   |        | mul_ln67_3  | mul | auto   | 1       |
|   mul_32s_32s_32_2_1_U27 | 3   |        | mul_ln67_4  | mul | auto   | 1       |
|   mul_32s_32s_32_2_1_U28 | 3   |        | mul_ln67_5  | mul | auto   | 1       |
|   mul_32s_32s_32_2_1_U26 | 3   |        | mul_ln67_6  | mul | auto   | 1       |
|   mul_32s_32s_32_2_1_U25 | 3   |        | mul_ln67_7  | mul | auto   | 1       |
|   mul_32s_32s_32_2_1_U24 | 3   |        | mul_ln67_8  | mul | auto   | 1       |
|   mul_32s_32s_32_2_1_U23 | 3   |        | mul_ln67_9  | mul | auto   | 1       |
|   mul_32s_32s_32_2_1_U22 | 3   |        | mul_ln67_10 | mul | auto   | 1       |
|   mul_32s_32s_32_2_1_U21 | 3   |        | mul_ln67_11 | mul | auto   | 1       |
|   mul_32s_32s_32_2_1_U20 | 3   |        | mul_ln67_12 | mul | auto   | 1       |
|   mul_32s_32s_32_2_1_U19 | 3   |        | mul_ln67_13 | mul | auto   | 1       |
|   mul_32s_32s_32_2_1_U18 | 3   |        | mul_ln67_14 | mul | auto   | 1       |
|   mul_32s_32s_32_2_1_U17 | 3   |        | mul_ln67_15 | mul | auto   | 1       |
|   mul_32s_32s_32_2_1_U15 | 3   |        | mul_ln67_16 | mul | auto   | 1       |
|   mul_32s_32s_32_2_1_U16 | 3   |        | mul_ln67_17 | mul | auto   | 1       |
|   mul_32s_32s_32_2_1_U13 | 3   |        | mul_ln67_18 | mul | auto   | 1       |
|   mul_32s_32s_32_2_1_U14 | 3   |        | mul_ln67_19 | mul | auto   | 1       |
|   mul_32s_32s_32_2_1_U11 | 3   |        | mul_ln67_20 | mul | auto   | 1       |
|   mul_32s_32s_32_2_1_U12 | 3   |        | mul_ln67_21 | mul | auto   | 1       |
|   mul_32s_32s_32_2_1_U9  | 3   |        | mul_ln67_22 | mul | auto   | 1       |
|   mul_32s_32s_32_2_1_U10 | 3   |        | mul_ln67_23 | mul | auto   | 1       |
|   mul_32s_32s_32_2_1_U8  | 3   |        | mul_ln67_24 | mul | auto   | 1       |
|   mul_32s_32s_32_2_1_U7  | 3   |        | mul_ln67_25 | mul | auto   | 1       |
|   mul_32s_32s_32_2_1_U6  | 3   |        | mul_ln67_26 | mul | auto   | 1       |
|   mul_32s_32s_32_2_1_U5  | 3   |        | mul_ln67_27 | mul | auto   | 1       |
|   mul_32s_32s_32_2_1_U2  | 3   |        | mul_ln67_28 | mul | auto   | 1       |
|   mul_32s_32s_32_2_1_U3  | 3   |        | mul_ln67_29 | mul | auto   | 1       |
|   mul_32s_32s_32_2_1_U4  | 3   |        | mul_ln67_30 | mul | auto   | 1       |
|   mul_32s_32s_32_2_1_U1  | 3   |        | mul_ln70    | mul | auto   | 1       |
|   add_ln70_fu_632_p2     | -   |        | add_ln70    | add | fabric | 0       |
|   add_ln70_1_fu_664_p2   | -   |        | add_ln70_1  | add | fabric | 0       |
|   add_ln70_4_fu_698_p2   | -   |        | add_ln70_4  | add | fabric | 0       |
|   add_ln70_7_fu_885_p2   | -   |        | add_ln70_7  | add | fabric | 0       |
|   add_ln70_8_fu_853_p2   | -   |        | add_ln70_8  | add | fabric | 0       |
|   add_ln70_11_fu_780_p2  | -   |        | add_ln70_11 | add | fabric | 0       |
|   add_ln70_16_fu_1130_p2 | -   |        | add_ln70_16 | add | fabric | 0       |
|   add_ln70_19_fu_1072_p2 | -   |        | add_ln70_19 | add | fabric | 0       |
|   add_ln70_22_fu_1039_p2 | -   |        | add_ln70_22 | add | fabric | 0       |
|   add_ln70_23_fu_994_p2  | -   |        | add_ln70_23 | add | fabric | 0       |
|   add_ln40_fu_1235_p2    | -   |        | add_ln40    | add | fabric | 0       |
|   add_ln39_fu_1260_p2    | -   |        | add_ln39    | add | fabric | 0       |
+--------------------------+-----+--------+-------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+--------------------------------+--------------------------------------+
| Type      | Options                        | Location                             |
+-----------+--------------------------------+--------------------------------------+
| interface | m_axi depth=99 port=coefs      | equalizer.cpp:4 in equalizer, coefs  |
| interface | axis register both port=input  | equalizer.cpp:5 in equalizer, input  |
| interface | axis register both port=output | equalizer.cpp:6 in equalizer, output |
| interface | ap_ctrl_none port=return       | equalizer.cpp:7 in equalizer, return |
| unroll    |                                | equalizer.cpp:65 in equalizer        |
+-----------+--------------------------------+--------------------------------------+


