# Copyright 2020 ETH Zurich
#
# Licensed under the Apache License, Version 2.0 (the "License");
# you may not use this file except in compliance with the License.
# You may obtain a copy of the License at
#
#     http://www.apache.org/licenses/LICENSE-2.0
#
# Unless required by applicable law or agreed to in writing, software
# distributed under the License is distributed on an "AS IS" BASIS,
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
# See the License for the specific language governing permissions and
# limitations under the License.

cv32e40x_regfile_rtl:
  targets: [
    rtl,
    tsmc55,
    gf22,
  ]
  incdirs: [
    ./rtl/include,
  ]
  files: [
    ./rtl/cv32e40x_register_file_latch.sv,
  ]

cv32e40x:
  vlog_opts: [
    -L fpnew_lib,
  ]
  incdirs: [
    ./rtl/include,
    ../../rtl/includes,
  ]
  files: [
    ./rtl/include/cv32e40x_apu_core_pkg.sv,
    ./rtl/include/cv32e40x_pkg.sv,
    ./bhv/include/cv32e40x_tracer_pkg.sv,
    ./rtl/cv32e40x_alu.sv,
    ./rtl/cv32e40x_alu_div.sv,
    ./rtl/cv32e40x_ff_one.sv,
    ./rtl/cv32e40x_popcnt.sv,
    ./rtl/cv32e40x_compressed_decoder.sv,
    ./rtl/cv32e40x_controller.sv,
    ./rtl/cv32e40x_cs_registers.sv,
    ./rtl/cv32e40x_decoder.sv,
    ./rtl/cv32e40x_int_controller.sv,
    ./rtl/cv32e40x_ex_stage.sv,
    ./rtl/cv32e40x_hwloop_regs.sv,
    ./rtl/cv32e40x_id_stage.sv,
    ./rtl/cv32e40x_if_stage.sv,
    ./rtl/cv32e40x_load_store_unit.sv,
    ./rtl/cv32e40x_mult.sv,
    ./rtl/cv32e40x_prefetch_buffer.sv,
    ./rtl/cv32e40x_prefetch_controller.sv,
    ./rtl/cv32e40x_obi_interface.sv,
    ./rtl/cv32e40x_aligner.sv,
    ./rtl/cv32e40x_sleep_unit.sv,
    ./rtl/cv32e40x_core.sv,
    ./rtl/cv32e40x_apu_disp.sv,
    ./rtl/cv32e40x_fifo.sv,
    ./rtl/cv32e40x_pmp.sv,
  ]

cv32e40x_vip_rtl:
  targets: [
    rtl,
  ]
  incdirs: [
    ./rtl/include,
  ]
  files: [
    ./bhv/cv32e40x_sim_clock_gate.sv,
    ./bhv/cv32e40x_wrapper.sv,
    ./bhv/cv32e40x_tracer.sv,
    ./bhv/cv32e40x_core_log.sv,
    ./bhv/cv32e40x_apu_tracer.sv,
  ]
  defines: [
    CV32E40P_TRACE_EXECUTION,
    CV32E40P_APU_TRACE
  ]
  flags: [
    skip_synthesis,
  ]

cv32e40x_regfile_rtl:
  targets: [
    rtl,
    tsmc55,
    gf22,
  ]
  incdirs: [
    ./rtl/include,
  ]
  files: [
    ./rtl/cv32e40x_register_file_latch.sv,
  ]

cv32e40x_regfile_verilator:
  targets: [
    verilator,
  ]
  files: [
    ./rtl/cv32e40x_register_file_ff.sv,
  ]
cv32e40x_regfile_fpga:
  targets: [
    xilinx,
  ]
  incdirs: [
    ./rtl/include,
  ]
  files: [
    ./rtl/cv32e40x_register_file_ff.sv,
  ]
