{"vcs1":{"timestamp_begin":1731742943.711057526, "rt":1.75, "ut":0.27, "st":0.21}}
{"vcselab":{"timestamp_begin":1731742945.541572553, "rt":1.30, "ut":0.31, "st":0.12}}
{"link":{"timestamp_begin":1731742946.913088030, "rt":0.31, "ut":0.11, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731742943.072832278}
{"VCS_COMP_START_TIME": 1731742943.072832278}
{"VCS_COMP_END_TIME": 1731742948.900955042}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.sv -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NONE +notimingchecks"}
{"vcs1": {"peak_mem": 333824}}
{"stitch_vcselab": {"peak_mem": 231560}}
