// SPDX-License-Identifier: GPL-2.0
/*
 * Complete Radio Card platform containing AD9371
 * Link: https://wiki.analog.com/resources/eval/user-guides/mykonos/quickstart
 *
 * hdl_project: <adrv9371x/a10gx>
 * board_revision: <A>
 *
 * Copyright 2016-2019 Analog Devices Inc.
 */
/dts-v1/;

#include <dt-bindings/iio/frequency/ad9528.h>
#include "socfpga_arria10_gx.dtsi"

/ {
	
	clocks {
		dma_clk: dma_clk {
			#clock-cells = <0>;
			compatible = "fixed-clock";
			clock-frequency = <266520000>;
			clock-output-names = "dma_clock";
		};
	};


	sopc0: sopc {
	
		sys_spi: spi@10050ca0 {
			compatible = "altr,spi-1.0";
			reg = <0x10050ca0 0x00000020>;
			interrupt-parent = <&sys_cpu>;
			interrupts = <7>;

			#address-cells = <1>;
			#size-cells = <0>;

			clk0_ad9528: ad9528-1@0 {
				#address-cells = <1>;
				#size-cells = <0>;
				#clock-cells = <1>;
				compatible = "ad9528";

				reset-gpios = <&sys_gpio_out 27 0>;

				//spi-cpol;
				//spi-cpha;
				spi-max-frequency = <10000000>;
				//adi,spi-3wire-enable;
				reg = <0>;

				clock-output-names = "ad9528-1_out0", "ad9528-1_out1", "ad9528-1_out2", "ad9528-1_out3", "ad9528-1_out4", "ad9528-1_out5", "ad9528-1_out6", "ad9528-1_out7", "ad9528-1_out8", "ad9528-1_out9", "ad9528-1_out10", "ad9528-1_out11", "ad9528-1_out12", "ad9528-1_out13";
				adi,vcxo-freq = <122880000>;

				adi,refa-enable;
				adi,refa-diff-rcv-enable;
				adi,refa-r-div = <1>;
				adi,osc-in-cmos-neg-inp-enable;

				/* PLL1 config */
				adi,pll1-feedback-div = <4>;
				adi,pll1-charge-pump-current-nA = <5000>;

				/* PLL2 config */
				adi,pll2-ndiv-a-cnt = <2>; /* N = 30 */
				adi,pll2-ndiv-b-cnt = <7>;
				adi,pll2-vco-diff-m1 = <3>; /* use 5 for 184320000 output device clock */
				adi,pll2-n2-div = <10>; /* N / M1 */
				adi,pll2-r1-div = <1>;
				adi,pll2-charge-pump-current-nA = <805000>;

				/* SYSREF config */
				adi,sysref-src = <SYSREF_SRC_INTERNAL>;
				adi,sysref-pattern-mode = <SYSREF_PATTERN_CONTINUOUS>;
				adi,sysref-k-div = <512>;
				adi,sysref-request-enable;
				adi,sysref-nshot-mode = <SYSREF_NSHOT_4_PULSES>;
				adi,sysref-request-trigger-mode = <SYSREF_LEVEL_HIGH>;

				adi,rpole2 = <RPOLE2_900_OHM>;
				adi,rzero = <RZERO_1850_OHM>;
				adi,cpole1 = <CPOLE1_16_PF>;

				adi,status-mon-pin0-function-select = <1>; /* PLL1 & PLL2 Locked */
				adi,status-mon-pin1-function-select = <7>; /* REFA Correct */

				ad9528_0_c13: channel@13 {
					reg = <13>;
					adi,extended-name = "DEV_CLK";
					adi,driver-mode = <DRIVER_MODE_LVDS>;
					adi,divider-phase = <0>;
					adi,channel-divider = <10>;
					adi,signal-source = <SOURCE_VCO>;
				};

				ad9528_0_c1: channel@1 {
					reg = <1>;
					adi,extended-name = "FMC_CLK";
					adi,driver-mode = <DRIVER_MODE_LVDS>;
					adi,divider-phase = <0>;
					adi,channel-divider = <10>;
					adi,signal-source = <SOURCE_VCO>;
				};

				ad9528_0_c12: channel@12 {
					reg = <12>;
					adi,extended-name = "DEV_SYSREF";
					adi,driver-mode = <DRIVER_MODE_LVDS>;
					adi,divider-phase = <0>;
					adi,channel-divider = <10>;
					adi,signal-source = <SOURCE_SYSREF_VCO>;
				};

				ad9528_0_c3: channel@3 {
					reg = <3>;
					adi,extended-name = "FMC_SYSREF";
					adi,driver-mode = <DRIVER_MODE_LVDS>;
					adi,divider-phase = <0>;
					adi,channel-divider = <10>;
					adi,signal-source = <SOURCE_SYSREF_VCO>;
				};
			};

			trx0_ad9371: ad9371-phy@1 {
				#address-cells = <1>;
				#size-cells = <0>;
				#clock-cells = <1>;
				compatible = "ad9371";

				reset-gpios = <&sys_gpio_out 20 0>;
				test-gpios = <&sys_gpio_out 21 0>;
				sysref_req-gpios = <&sys_gpio_out 26 0>;
				rx2_enable-gpios = <&sys_gpio_out 22 0>;
				rx1_enable-gpios = <&sys_gpio_out 23 0>;
				tx2_enable-gpios = <&sys_gpio_out 24 0>;
				tx1_enable-gpios = <&sys_gpio_out 25 0>;

				/* SPI Setup */
				reg = <1>;
				spi-max-frequency = <25000000>;

				/* Clocks */
				clocks = <&axi_ad9371_rx_jesd>, <&axi_ad9371_tx_jesd>, <&axi_ad9371_rx_os_jesd>, <&clk0_ad9528 13>, <&clk0_ad9528 1>;
				clock-names = "jesd_rx_clk", "jesd_tx_clk", "jesd_rx_os_clk", "dev_clk", "fmc_clk";
				clock-output-names = "rx_sampl_clk", "rx_os_sampl_clk", "tx_sampl_clk";
			};
		};

    /* JESD */


axi_ad9371_tx_jesd: axi-jesd204-tx@10060000 {
			compatible = "adi,axi-jesd204-tx-1.0";
			reg = <0x10060000 0x4000>;

			interrupt-parent = <&sys_cpu>;
			interrupts = <8>;

			clocks = <&sys_clk>, <&tx_device_clk_pll>, <&axi_ad9371_tx_xcvr>;
			clock-names = "s_axi_aclk", "device_clk", "lane_clk";

			adi,octets-per-frame = <2>;
			adi,frames-per-multiframe = <32>;
			adi,converter-resolution = <14>;
			adi,bits-per-sample = <16>;
			adi,converters-per-device = <4>;
			adi,control-bits-per-sample = <2>;

			#clock-cells = <0>;
			clock-output-names = "jesd_tx_lane_clk";
		};
       

axi_ad9371_rx_jesd: axi-jesd204-rx@10070000 {
			compatible = "adi,axi-jesd204-rx-1.0";
			reg = <0x10070000 0x4000>;

			interrupt-parent = <&sys_cpu>;
			interrupts = <9>;

			clocks = <&sys_clk>, <&rx_device_clk_pll>, <&axi_ad9371_rx_xcvr>;
			clock-names = "s_axi_aclk", "device_clk", "lane_clk";

			adi,octets-per-frame = <4>;
			adi,frames-per-multiframe = <32>;
			adi,converter-resolution = <16>;
			adi,bits-per-sample = <16>;
			adi,converters-per-device = <4>;

			#clock-cells = <0>;
			clock-output-names = "jesd_rx_lane_clk";
		};

axi_ad9371_rx_os_jesd: axi-jesd204-rx@10080000 {
			compatible = "adi,axi-jesd204-rx-1.0";
			reg = <0x10080000 0x4000>;

			interrupt-parent = <&sys_cpu>;
			interrupts = <10>;

			clocks = <&sys_clk>, <&rx_os_device_clk_pll>, <&axi_ad9371_rx_os_xcvr>;
			clock-names = "s_axi_aclk", "device_clk", "lane_clk";

			adi,octets-per-frame = <2>;
			adi,frames-per-multiframe = <32>;
			adi,converter-resolution = <16>;
			adi,bits-per-sample = <16>;
			adi,converters-per-device = <4>;

			#clock-cells = <0>;
			clock-output-names = "jesd_rx_os_lane_clk";
		};


           /* XCVR */

    axi_ad9371_tx_xcvr: axi-ad9371-tx-xcvr@10064000 {
			compatible = "adi,altera-adxcvr-1.00.a";
			reg = <0x10064000 0x00001000>,
				<0x10066000 0x00001000>,
				<0x10068000 0x00001000>,
				<0x10069000 0x00001000>,
				<0x1006a000 0x00001000>,
				<0x1006b000 0x00001000>;
			reg-names = "adxcvr", "atx-pll", "adxcfg-0", "adxcfg-1", "adxcfg-2", "adxcfg-3";

			clocks = <&clk0_ad9528 1>, <&tx_device_clk_pll>;
			clock-names = "ref", "link";

			#clock-cells = <0>;
			clock-output-names = "jesd204_tx_lane_clock";
		};


		axi_ad9371_rx_xcvr: axi-ad9371-rx-xcvr@10074000 {
			compatible = "adi,altera-adxcvr-1.00.a";
			reg = <0x10074000 0x00001000>,
				<0x10078000 0x00001000>,
				<0x10079000 0x00001000>;
			reg-names = "adxcvr", "adxcfg-0", "adxcfg-1";

			clocks = <&clk0_ad9528 1>, <&rx_device_clk_pll>;
			clock-names = "ref", "link";

			#clock-cells = <0>;
			clock-output-names = "jesd204_rx_lane_clock";
		};

	    axi_ad9371_rx_os_xcvr: axi-ad9371-rx-os-xcvr@10084000 {
			compatible = "adi,altera-adxcvr-1.00.a";
			reg = <0x10084000 0x00001000>,
				<0x10088000 0x00001000>,
				<0x10089000 0x00001000>;
			reg-names = "adxcvr", "adxcfg-0", "adxcfg-1";

			clocks = <&clk0_ad9528 1>, <&rx_os_device_clk_pll>;
			clock-names = "ref", "link";

			#clock-cells = <0>;
			clock-output-names = "jesd204_rx_os_lane_clock";
		};
    


           /* DMA */
        
        axi_ad9371_tx_dma: axi-ad9371-tx-dma@1006c000 {
			compatible = "adi,axi-dmac-1.00.a";
			reg = <0x1006c000  0x00004000>;
			interrupt-parent = <&sys_cpu>;
			interrupts = <11>;
			#dma-cells = <1>;
			clocks = <&dma_clk>;
			clock-names = "dma_clkin";

			dma-channel {
				adi,source-bus-width = <128>;
				adi,destination-bus-width = <128>;
				adi,type = <1>;
				adi,cyclic;
			};
		};

		axi_ad9371_rx_dma: axi-ad9371-rx-dma@1007c000 {
			compatible = "adi,axi-dmac-1.00.a";
			reg = <0x1007c000 0x00004000>;
			interrupt-parent = <&sys_cpu>;
			interrupts = <12>;
			#dma-cells = <1>;
			clocks = <&dma_clk>;
			clock-names = "dma_clkin";

			dma-channel {
				adi,source-bus-width = <64>;
				adi,destination-bus-width = <128>;
				adi,type = <0>;
			};
		};

		axi_ad9371_rx_os_dma: axi-ad9371-rx-os-dma@1008c000 {
			compatible = "adi,axi-dmac-1.00.a";
			reg = <0x1008c000 0x00004000>;
			interrupt-parent = <&sys_cpu>;
			interrupts = <13>;
			#dma-cells = <1>;
			clocks = <&dma_clk>;
			clock-names = "dma_clkin";

			dma-channel {
				adi,source-bus-width = <64>;
				adi,destination-bus-width = <128>;
				adi,type = <0>;
			};
		};



            /* HPC */



		axi_ad9371_rx: axi-ad9371-rx-hpc@10090000 {
			compatible = "adi,axi-ad9371-rx-1.0";
			reg = <0x10090000 0x00002000>;
			dmas = <&axi_ad9371_rx_dma 0>;
			dma-names = "rx";
			spibus-connected = <&trx0_ad9371>;
		};

		axi_ad9371_tx: axi-ad9371-tx-hpc@10094000 {
			compatible = "adi,axi-ad9371-tx-1.0";
			reg = <0x10094000 0x00002000>;
			dmas = <&axi_ad9371_tx_dma 0>;
			dma-names = "tx";
			clocks = <&trx0_ad9371 2>;
			clock-names = "sampl_clk";
			spibus-connected = <&trx0_ad9371>;
			adi,axi-pl-fifo-enable;
			plddrbypass-gpios = <&sys_gpio_out 28 0>;
		};

		xcvr_rx_os_core: axi-ad9371-rx-obs-hpc@10098000 {
			compatible = "adi,axi-ad9371-obs-1.0";
			reg = <0x10098000 0x00001000>;
			dmas = <&axi_ad9371_rx_os_dma 0>;
			dma-names = "rx";
			clocks = <&trx0_ad9371 1>;
			clock-names = "sampl_clk";
		};



         /* PLL */
	

		tx_device_clk_pll: altera-a10-fpll@10065000 {
			compatible = "altr,a10-fpll";
			reg = <0x10065000 0x1000>;
			clocks = <&clk0_ad9528 1>;

			#clock-cells = <0>;
			clock-output-names = "jesd204_tx_link_clock";
		};

		rx_device_clk_pll: altera-a10-fpll@10075000 {
			compatible = "altr,a10-fpll";
			reg = <0x10075000 0x1000>;
			clocks = <&clk0_ad9528 1>;

			#clock-cells = <0>;
			clock-output-names = "jesd204_rx_link_clock";
		};

		rx_os_device_clk_pll: altera-a10-fpll@10085000 {
			compatible = "altr,a10-fpll";
			reg = <0x10085000 0x1000>;
			clocks = <&clk0_ad9528 1>;

			#clock-cells = <0>;
			clock-output-names = "jesd204_rx_os_link_clock";
		};
	};

	   chosen {
		bootargs = "debug console=ttyJ0,115200";
	};
};
