# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../SSTU_deney5.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_0_1/sim/design_1_blk_mem_gen_0_1.v" \
"../../../../SSTU_deney5.ip_user_files/bd/design_1/sim/design_1.v" \
"../../../../SSTU_deney5.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" \
"../../../../SSTU_deney5.srcs/sim_1/new/main_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
