Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 18034b37772347ffbf1b903f8e95d5cd --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/STUDIA/PUF/hdmi1/hdmi1.srcs/sources_1/new/tmds_encoder.v" Line 2. Module tmds_encoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/STUDIA/PUF/hdmi1/hdmi1.srcs/sources_1/new/tmds_encoder.v" Line 2. Module tmds_encoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/STUDIA/PUF/hdmi1/hdmi1.srcs/sources_1/new/tmds_encoder.v" Line 2. Module tmds_encoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/STUDIA/PUF/hdmi1/hdmi1.srcs/sources_1/new/tmds_encoder.v" Line 2. Module tmds_encoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/STUDIA/PUF/hdmi1/hdmi1.srcs/sources_1/new/tmds_encoder.v" Line 2. Module tmds_encoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/STUDIA/PUF/hdmi1/hdmi1.srcs/sources_1/new/tmds_encoder.v" Line 2. Module tmds_encoder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.generator
Compiling module xil_defaultlib.tmds_encoder
Compiling module xil_defaultlib.serializer
Compiling module unisims_ver.OBUFDS
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.OBUF
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
