
ADC_read.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d3b4  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002e8  0800d4c8  0800d4c8  0001d4c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d7b0  0800d7b0  000201e4  2**0
                  CONTENTS
  4 .ARM          00000000  0800d7b0  0800d7b0  000201e4  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800d7b0  0800d7b0  000201e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d7b0  0800d7b0  0001d7b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800d7b4  0800d7b4  0001d7b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  0800d7b8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000014a4  200001e4  0800d99c  000201e4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001688  0800d99c  00021688  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002020d  2**0
                  CONTENTS, READONLY
 13 .debug_info   00014e3e  00000000  00000000  00020250  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003934  00000000  00000000  0003508e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001370  00000000  00000000  000389c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000ec2  00000000  00000000  00039d38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001ba1a  00000000  00000000  0003abfa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00017d4d  00000000  00000000  00056614  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00094547  00000000  00000000  0006e361  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00005b2c  00000000  00000000  001028a8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006c  00000000  00000000  001083d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001e4 	.word	0x200001e4
 800012c:	00000000 	.word	0x00000000
 8000130:	0800d4ac 	.word	0x0800d4ac

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001e8 	.word	0x200001e8
 800014c:	0800d4ac 	.word	0x0800d4ac

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2f>:
 8000a88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a8c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a90:	bf24      	itt	cs
 8000a92:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a96:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a9a:	d90d      	bls.n	8000ab8 <__aeabi_d2f+0x30>
 8000a9c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000aa0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000aa4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000aa8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aac:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ab0:	bf08      	it	eq
 8000ab2:	f020 0001 	biceq.w	r0, r0, #1
 8000ab6:	4770      	bx	lr
 8000ab8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000abc:	d121      	bne.n	8000b02 <__aeabi_d2f+0x7a>
 8000abe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000ac2:	bfbc      	itt	lt
 8000ac4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ac8:	4770      	bxlt	lr
 8000aca:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000ace:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ad2:	f1c2 0218 	rsb	r2, r2, #24
 8000ad6:	f1c2 0c20 	rsb	ip, r2, #32
 8000ada:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ade:	fa20 f002 	lsr.w	r0, r0, r2
 8000ae2:	bf18      	it	ne
 8000ae4:	f040 0001 	orrne.w	r0, r0, #1
 8000ae8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aec:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000af0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000af4:	ea40 000c 	orr.w	r0, r0, ip
 8000af8:	fa23 f302 	lsr.w	r3, r3, r2
 8000afc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b00:	e7cc      	b.n	8000a9c <__aeabi_d2f+0x14>
 8000b02:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b06:	d107      	bne.n	8000b18 <__aeabi_d2f+0x90>
 8000b08:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b0c:	bf1e      	ittt	ne
 8000b0e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b12:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b16:	4770      	bxne	lr
 8000b18:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b1c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b20:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b24:	4770      	bx	lr
 8000b26:	bf00      	nop

08000b28 <__aeabi_frsub>:
 8000b28:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b2c:	e002      	b.n	8000b34 <__addsf3>
 8000b2e:	bf00      	nop

08000b30 <__aeabi_fsub>:
 8000b30:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b34 <__addsf3>:
 8000b34:	0042      	lsls	r2, r0, #1
 8000b36:	bf1f      	itttt	ne
 8000b38:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b3c:	ea92 0f03 	teqne	r2, r3
 8000b40:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b44:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b48:	d06a      	beq.n	8000c20 <__addsf3+0xec>
 8000b4a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b4e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b52:	bfc1      	itttt	gt
 8000b54:	18d2      	addgt	r2, r2, r3
 8000b56:	4041      	eorgt	r1, r0
 8000b58:	4048      	eorgt	r0, r1
 8000b5a:	4041      	eorgt	r1, r0
 8000b5c:	bfb8      	it	lt
 8000b5e:	425b      	neglt	r3, r3
 8000b60:	2b19      	cmp	r3, #25
 8000b62:	bf88      	it	hi
 8000b64:	4770      	bxhi	lr
 8000b66:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b6a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b6e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000b72:	bf18      	it	ne
 8000b74:	4240      	negne	r0, r0
 8000b76:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000b7e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000b82:	bf18      	it	ne
 8000b84:	4249      	negne	r1, r1
 8000b86:	ea92 0f03 	teq	r2, r3
 8000b8a:	d03f      	beq.n	8000c0c <__addsf3+0xd8>
 8000b8c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b90:	fa41 fc03 	asr.w	ip, r1, r3
 8000b94:	eb10 000c 	adds.w	r0, r0, ip
 8000b98:	f1c3 0320 	rsb	r3, r3, #32
 8000b9c:	fa01 f103 	lsl.w	r1, r1, r3
 8000ba0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000ba4:	d502      	bpl.n	8000bac <__addsf3+0x78>
 8000ba6:	4249      	negs	r1, r1
 8000ba8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bac:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000bb0:	d313      	bcc.n	8000bda <__addsf3+0xa6>
 8000bb2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bb6:	d306      	bcc.n	8000bc6 <__addsf3+0x92>
 8000bb8:	0840      	lsrs	r0, r0, #1
 8000bba:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bbe:	f102 0201 	add.w	r2, r2, #1
 8000bc2:	2afe      	cmp	r2, #254	; 0xfe
 8000bc4:	d251      	bcs.n	8000c6a <__addsf3+0x136>
 8000bc6:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000bca:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bce:	bf08      	it	eq
 8000bd0:	f020 0001 	biceq.w	r0, r0, #1
 8000bd4:	ea40 0003 	orr.w	r0, r0, r3
 8000bd8:	4770      	bx	lr
 8000bda:	0049      	lsls	r1, r1, #1
 8000bdc:	eb40 0000 	adc.w	r0, r0, r0
 8000be0:	3a01      	subs	r2, #1
 8000be2:	bf28      	it	cs
 8000be4:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000be8:	d2ed      	bcs.n	8000bc6 <__addsf3+0x92>
 8000bea:	fab0 fc80 	clz	ip, r0
 8000bee:	f1ac 0c08 	sub.w	ip, ip, #8
 8000bf2:	ebb2 020c 	subs.w	r2, r2, ip
 8000bf6:	fa00 f00c 	lsl.w	r0, r0, ip
 8000bfa:	bfaa      	itet	ge
 8000bfc:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c00:	4252      	neglt	r2, r2
 8000c02:	4318      	orrge	r0, r3
 8000c04:	bfbc      	itt	lt
 8000c06:	40d0      	lsrlt	r0, r2
 8000c08:	4318      	orrlt	r0, r3
 8000c0a:	4770      	bx	lr
 8000c0c:	f092 0f00 	teq	r2, #0
 8000c10:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c14:	bf06      	itte	eq
 8000c16:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c1a:	3201      	addeq	r2, #1
 8000c1c:	3b01      	subne	r3, #1
 8000c1e:	e7b5      	b.n	8000b8c <__addsf3+0x58>
 8000c20:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c24:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c28:	bf18      	it	ne
 8000c2a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c2e:	d021      	beq.n	8000c74 <__addsf3+0x140>
 8000c30:	ea92 0f03 	teq	r2, r3
 8000c34:	d004      	beq.n	8000c40 <__addsf3+0x10c>
 8000c36:	f092 0f00 	teq	r2, #0
 8000c3a:	bf08      	it	eq
 8000c3c:	4608      	moveq	r0, r1
 8000c3e:	4770      	bx	lr
 8000c40:	ea90 0f01 	teq	r0, r1
 8000c44:	bf1c      	itt	ne
 8000c46:	2000      	movne	r0, #0
 8000c48:	4770      	bxne	lr
 8000c4a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c4e:	d104      	bne.n	8000c5a <__addsf3+0x126>
 8000c50:	0040      	lsls	r0, r0, #1
 8000c52:	bf28      	it	cs
 8000c54:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c58:	4770      	bx	lr
 8000c5a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c5e:	bf3c      	itt	cc
 8000c60:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000c64:	4770      	bxcc	lr
 8000c66:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c6a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000c6e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c72:	4770      	bx	lr
 8000c74:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c78:	bf16      	itet	ne
 8000c7a:	4608      	movne	r0, r1
 8000c7c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c80:	4601      	movne	r1, r0
 8000c82:	0242      	lsls	r2, r0, #9
 8000c84:	bf06      	itte	eq
 8000c86:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c8a:	ea90 0f01 	teqeq	r0, r1
 8000c8e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000c92:	4770      	bx	lr

08000c94 <__aeabi_ui2f>:
 8000c94:	f04f 0300 	mov.w	r3, #0
 8000c98:	e004      	b.n	8000ca4 <__aeabi_i2f+0x8>
 8000c9a:	bf00      	nop

08000c9c <__aeabi_i2f>:
 8000c9c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000ca0:	bf48      	it	mi
 8000ca2:	4240      	negmi	r0, r0
 8000ca4:	ea5f 0c00 	movs.w	ip, r0
 8000ca8:	bf08      	it	eq
 8000caa:	4770      	bxeq	lr
 8000cac:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000cb0:	4601      	mov	r1, r0
 8000cb2:	f04f 0000 	mov.w	r0, #0
 8000cb6:	e01c      	b.n	8000cf2 <__aeabi_l2f+0x2a>

08000cb8 <__aeabi_ul2f>:
 8000cb8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cbc:	bf08      	it	eq
 8000cbe:	4770      	bxeq	lr
 8000cc0:	f04f 0300 	mov.w	r3, #0
 8000cc4:	e00a      	b.n	8000cdc <__aeabi_l2f+0x14>
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_l2f>:
 8000cc8:	ea50 0201 	orrs.w	r2, r0, r1
 8000ccc:	bf08      	it	eq
 8000cce:	4770      	bxeq	lr
 8000cd0:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000cd4:	d502      	bpl.n	8000cdc <__aeabi_l2f+0x14>
 8000cd6:	4240      	negs	r0, r0
 8000cd8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cdc:	ea5f 0c01 	movs.w	ip, r1
 8000ce0:	bf02      	ittt	eq
 8000ce2:	4684      	moveq	ip, r0
 8000ce4:	4601      	moveq	r1, r0
 8000ce6:	2000      	moveq	r0, #0
 8000ce8:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000cec:	bf08      	it	eq
 8000cee:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000cf2:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000cf6:	fabc f28c 	clz	r2, ip
 8000cfa:	3a08      	subs	r2, #8
 8000cfc:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d00:	db10      	blt.n	8000d24 <__aeabi_l2f+0x5c>
 8000d02:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d06:	4463      	add	r3, ip
 8000d08:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d0c:	f1c2 0220 	rsb	r2, r2, #32
 8000d10:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d14:	fa20 f202 	lsr.w	r2, r0, r2
 8000d18:	eb43 0002 	adc.w	r0, r3, r2
 8000d1c:	bf08      	it	eq
 8000d1e:	f020 0001 	biceq.w	r0, r0, #1
 8000d22:	4770      	bx	lr
 8000d24:	f102 0220 	add.w	r2, r2, #32
 8000d28:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d2c:	f1c2 0220 	rsb	r2, r2, #32
 8000d30:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d34:	fa21 f202 	lsr.w	r2, r1, r2
 8000d38:	eb43 0002 	adc.w	r0, r3, r2
 8000d3c:	bf08      	it	eq
 8000d3e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d42:	4770      	bx	lr

08000d44 <__aeabi_fmul>:
 8000d44:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d48:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d4c:	bf1e      	ittt	ne
 8000d4e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d52:	ea92 0f0c 	teqne	r2, ip
 8000d56:	ea93 0f0c 	teqne	r3, ip
 8000d5a:	d06f      	beq.n	8000e3c <__aeabi_fmul+0xf8>
 8000d5c:	441a      	add	r2, r3
 8000d5e:	ea80 0c01 	eor.w	ip, r0, r1
 8000d62:	0240      	lsls	r0, r0, #9
 8000d64:	bf18      	it	ne
 8000d66:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d6a:	d01e      	beq.n	8000daa <__aeabi_fmul+0x66>
 8000d6c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000d70:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d74:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d78:	fba0 3101 	umull	r3, r1, r0, r1
 8000d7c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000d80:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000d84:	bf3e      	ittt	cc
 8000d86:	0049      	lslcc	r1, r1, #1
 8000d88:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d8c:	005b      	lslcc	r3, r3, #1
 8000d8e:	ea40 0001 	orr.w	r0, r0, r1
 8000d92:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000d96:	2afd      	cmp	r2, #253	; 0xfd
 8000d98:	d81d      	bhi.n	8000dd6 <__aeabi_fmul+0x92>
 8000d9a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000d9e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000da2:	bf08      	it	eq
 8000da4:	f020 0001 	biceq.w	r0, r0, #1
 8000da8:	4770      	bx	lr
 8000daa:	f090 0f00 	teq	r0, #0
 8000dae:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000db2:	bf08      	it	eq
 8000db4:	0249      	lsleq	r1, r1, #9
 8000db6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dba:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dbe:	3a7f      	subs	r2, #127	; 0x7f
 8000dc0:	bfc2      	ittt	gt
 8000dc2:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000dc6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000dca:	4770      	bxgt	lr
 8000dcc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000dd0:	f04f 0300 	mov.w	r3, #0
 8000dd4:	3a01      	subs	r2, #1
 8000dd6:	dc5d      	bgt.n	8000e94 <__aeabi_fmul+0x150>
 8000dd8:	f112 0f19 	cmn.w	r2, #25
 8000ddc:	bfdc      	itt	le
 8000dde:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000de2:	4770      	bxle	lr
 8000de4:	f1c2 0200 	rsb	r2, r2, #0
 8000de8:	0041      	lsls	r1, r0, #1
 8000dea:	fa21 f102 	lsr.w	r1, r1, r2
 8000dee:	f1c2 0220 	rsb	r2, r2, #32
 8000df2:	fa00 fc02 	lsl.w	ip, r0, r2
 8000df6:	ea5f 0031 	movs.w	r0, r1, rrx
 8000dfa:	f140 0000 	adc.w	r0, r0, #0
 8000dfe:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e02:	bf08      	it	eq
 8000e04:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e08:	4770      	bx	lr
 8000e0a:	f092 0f00 	teq	r2, #0
 8000e0e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e12:	bf02      	ittt	eq
 8000e14:	0040      	lsleq	r0, r0, #1
 8000e16:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e1a:	3a01      	subeq	r2, #1
 8000e1c:	d0f9      	beq.n	8000e12 <__aeabi_fmul+0xce>
 8000e1e:	ea40 000c 	orr.w	r0, r0, ip
 8000e22:	f093 0f00 	teq	r3, #0
 8000e26:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e2a:	bf02      	ittt	eq
 8000e2c:	0049      	lsleq	r1, r1, #1
 8000e2e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e32:	3b01      	subeq	r3, #1
 8000e34:	d0f9      	beq.n	8000e2a <__aeabi_fmul+0xe6>
 8000e36:	ea41 010c 	orr.w	r1, r1, ip
 8000e3a:	e78f      	b.n	8000d5c <__aeabi_fmul+0x18>
 8000e3c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e40:	ea92 0f0c 	teq	r2, ip
 8000e44:	bf18      	it	ne
 8000e46:	ea93 0f0c 	teqne	r3, ip
 8000e4a:	d00a      	beq.n	8000e62 <__aeabi_fmul+0x11e>
 8000e4c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e50:	bf18      	it	ne
 8000e52:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e56:	d1d8      	bne.n	8000e0a <__aeabi_fmul+0xc6>
 8000e58:	ea80 0001 	eor.w	r0, r0, r1
 8000e5c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e60:	4770      	bx	lr
 8000e62:	f090 0f00 	teq	r0, #0
 8000e66:	bf17      	itett	ne
 8000e68:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000e6c:	4608      	moveq	r0, r1
 8000e6e:	f091 0f00 	teqne	r1, #0
 8000e72:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000e76:	d014      	beq.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e78:	ea92 0f0c 	teq	r2, ip
 8000e7c:	d101      	bne.n	8000e82 <__aeabi_fmul+0x13e>
 8000e7e:	0242      	lsls	r2, r0, #9
 8000e80:	d10f      	bne.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e82:	ea93 0f0c 	teq	r3, ip
 8000e86:	d103      	bne.n	8000e90 <__aeabi_fmul+0x14c>
 8000e88:	024b      	lsls	r3, r1, #9
 8000e8a:	bf18      	it	ne
 8000e8c:	4608      	movne	r0, r1
 8000e8e:	d108      	bne.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e90:	ea80 0001 	eor.w	r0, r0, r1
 8000e94:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e98:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e9c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ea0:	4770      	bx	lr
 8000ea2:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ea6:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000eaa:	4770      	bx	lr

08000eac <__aeabi_fdiv>:
 8000eac:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000eb0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000eb4:	bf1e      	ittt	ne
 8000eb6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000eba:	ea92 0f0c 	teqne	r2, ip
 8000ebe:	ea93 0f0c 	teqne	r3, ip
 8000ec2:	d069      	beq.n	8000f98 <__aeabi_fdiv+0xec>
 8000ec4:	eba2 0203 	sub.w	r2, r2, r3
 8000ec8:	ea80 0c01 	eor.w	ip, r0, r1
 8000ecc:	0249      	lsls	r1, r1, #9
 8000ece:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000ed2:	d037      	beq.n	8000f44 <__aeabi_fdiv+0x98>
 8000ed4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000ed8:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000edc:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ee0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000ee4:	428b      	cmp	r3, r1
 8000ee6:	bf38      	it	cc
 8000ee8:	005b      	lslcc	r3, r3, #1
 8000eea:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000eee:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000ef2:	428b      	cmp	r3, r1
 8000ef4:	bf24      	itt	cs
 8000ef6:	1a5b      	subcs	r3, r3, r1
 8000ef8:	ea40 000c 	orrcs.w	r0, r0, ip
 8000efc:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f00:	bf24      	itt	cs
 8000f02:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f06:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f0a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f0e:	bf24      	itt	cs
 8000f10:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f14:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f18:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f1c:	bf24      	itt	cs
 8000f1e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f22:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f26:	011b      	lsls	r3, r3, #4
 8000f28:	bf18      	it	ne
 8000f2a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f2e:	d1e0      	bne.n	8000ef2 <__aeabi_fdiv+0x46>
 8000f30:	2afd      	cmp	r2, #253	; 0xfd
 8000f32:	f63f af50 	bhi.w	8000dd6 <__aeabi_fmul+0x92>
 8000f36:	428b      	cmp	r3, r1
 8000f38:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f3c:	bf08      	it	eq
 8000f3e:	f020 0001 	biceq.w	r0, r0, #1
 8000f42:	4770      	bx	lr
 8000f44:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f48:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f4c:	327f      	adds	r2, #127	; 0x7f
 8000f4e:	bfc2      	ittt	gt
 8000f50:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f54:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f58:	4770      	bxgt	lr
 8000f5a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f5e:	f04f 0300 	mov.w	r3, #0
 8000f62:	3a01      	subs	r2, #1
 8000f64:	e737      	b.n	8000dd6 <__aeabi_fmul+0x92>
 8000f66:	f092 0f00 	teq	r2, #0
 8000f6a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000f6e:	bf02      	ittt	eq
 8000f70:	0040      	lsleq	r0, r0, #1
 8000f72:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000f76:	3a01      	subeq	r2, #1
 8000f78:	d0f9      	beq.n	8000f6e <__aeabi_fdiv+0xc2>
 8000f7a:	ea40 000c 	orr.w	r0, r0, ip
 8000f7e:	f093 0f00 	teq	r3, #0
 8000f82:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000f86:	bf02      	ittt	eq
 8000f88:	0049      	lsleq	r1, r1, #1
 8000f8a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f8e:	3b01      	subeq	r3, #1
 8000f90:	d0f9      	beq.n	8000f86 <__aeabi_fdiv+0xda>
 8000f92:	ea41 010c 	orr.w	r1, r1, ip
 8000f96:	e795      	b.n	8000ec4 <__aeabi_fdiv+0x18>
 8000f98:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f9c:	ea92 0f0c 	teq	r2, ip
 8000fa0:	d108      	bne.n	8000fb4 <__aeabi_fdiv+0x108>
 8000fa2:	0242      	lsls	r2, r0, #9
 8000fa4:	f47f af7d 	bne.w	8000ea2 <__aeabi_fmul+0x15e>
 8000fa8:	ea93 0f0c 	teq	r3, ip
 8000fac:	f47f af70 	bne.w	8000e90 <__aeabi_fmul+0x14c>
 8000fb0:	4608      	mov	r0, r1
 8000fb2:	e776      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fb4:	ea93 0f0c 	teq	r3, ip
 8000fb8:	d104      	bne.n	8000fc4 <__aeabi_fdiv+0x118>
 8000fba:	024b      	lsls	r3, r1, #9
 8000fbc:	f43f af4c 	beq.w	8000e58 <__aeabi_fmul+0x114>
 8000fc0:	4608      	mov	r0, r1
 8000fc2:	e76e      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fc4:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000fc8:	bf18      	it	ne
 8000fca:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000fce:	d1ca      	bne.n	8000f66 <__aeabi_fdiv+0xba>
 8000fd0:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000fd4:	f47f af5c 	bne.w	8000e90 <__aeabi_fmul+0x14c>
 8000fd8:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000fdc:	f47f af3c 	bne.w	8000e58 <__aeabi_fmul+0x114>
 8000fe0:	e75f      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fe2:	bf00      	nop

08000fe4 <__gesf2>:
 8000fe4:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000fe8:	e006      	b.n	8000ff8 <__cmpsf2+0x4>
 8000fea:	bf00      	nop

08000fec <__lesf2>:
 8000fec:	f04f 0c01 	mov.w	ip, #1
 8000ff0:	e002      	b.n	8000ff8 <__cmpsf2+0x4>
 8000ff2:	bf00      	nop

08000ff4 <__cmpsf2>:
 8000ff4:	f04f 0c01 	mov.w	ip, #1
 8000ff8:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000ffc:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001000:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001004:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001008:	bf18      	it	ne
 800100a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800100e:	d011      	beq.n	8001034 <__cmpsf2+0x40>
 8001010:	b001      	add	sp, #4
 8001012:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001016:	bf18      	it	ne
 8001018:	ea90 0f01 	teqne	r0, r1
 800101c:	bf58      	it	pl
 800101e:	ebb2 0003 	subspl.w	r0, r2, r3
 8001022:	bf88      	it	hi
 8001024:	17c8      	asrhi	r0, r1, #31
 8001026:	bf38      	it	cc
 8001028:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800102c:	bf18      	it	ne
 800102e:	f040 0001 	orrne.w	r0, r0, #1
 8001032:	4770      	bx	lr
 8001034:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001038:	d102      	bne.n	8001040 <__cmpsf2+0x4c>
 800103a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800103e:	d105      	bne.n	800104c <__cmpsf2+0x58>
 8001040:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001044:	d1e4      	bne.n	8001010 <__cmpsf2+0x1c>
 8001046:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800104a:	d0e1      	beq.n	8001010 <__cmpsf2+0x1c>
 800104c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001050:	4770      	bx	lr
 8001052:	bf00      	nop

08001054 <__aeabi_cfrcmple>:
 8001054:	4684      	mov	ip, r0
 8001056:	4608      	mov	r0, r1
 8001058:	4661      	mov	r1, ip
 800105a:	e7ff      	b.n	800105c <__aeabi_cfcmpeq>

0800105c <__aeabi_cfcmpeq>:
 800105c:	b50f      	push	{r0, r1, r2, r3, lr}
 800105e:	f7ff ffc9 	bl	8000ff4 <__cmpsf2>
 8001062:	2800      	cmp	r0, #0
 8001064:	bf48      	it	mi
 8001066:	f110 0f00 	cmnmi.w	r0, #0
 800106a:	bd0f      	pop	{r0, r1, r2, r3, pc}

0800106c <__aeabi_fcmpeq>:
 800106c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001070:	f7ff fff4 	bl	800105c <__aeabi_cfcmpeq>
 8001074:	bf0c      	ite	eq
 8001076:	2001      	moveq	r0, #1
 8001078:	2000      	movne	r0, #0
 800107a:	f85d fb08 	ldr.w	pc, [sp], #8
 800107e:	bf00      	nop

08001080 <__aeabi_fcmplt>:
 8001080:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001084:	f7ff ffea 	bl	800105c <__aeabi_cfcmpeq>
 8001088:	bf34      	ite	cc
 800108a:	2001      	movcc	r0, #1
 800108c:	2000      	movcs	r0, #0
 800108e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001092:	bf00      	nop

08001094 <__aeabi_fcmple>:
 8001094:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001098:	f7ff ffe0 	bl	800105c <__aeabi_cfcmpeq>
 800109c:	bf94      	ite	ls
 800109e:	2001      	movls	r0, #1
 80010a0:	2000      	movhi	r0, #0
 80010a2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010a6:	bf00      	nop

080010a8 <__aeabi_fcmpge>:
 80010a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010ac:	f7ff ffd2 	bl	8001054 <__aeabi_cfrcmple>
 80010b0:	bf94      	ite	ls
 80010b2:	2001      	movls	r0, #1
 80010b4:	2000      	movhi	r0, #0
 80010b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ba:	bf00      	nop

080010bc <__aeabi_fcmpgt>:
 80010bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010c0:	f7ff ffc8 	bl	8001054 <__aeabi_cfrcmple>
 80010c4:	bf34      	ite	cc
 80010c6:	2001      	movcc	r0, #1
 80010c8:	2000      	movcs	r0, #0
 80010ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ce:	bf00      	nop

080010d0 <__aeabi_f2uiz>:
 80010d0:	0042      	lsls	r2, r0, #1
 80010d2:	d20e      	bcs.n	80010f2 <__aeabi_f2uiz+0x22>
 80010d4:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 80010d8:	d30b      	bcc.n	80010f2 <__aeabi_f2uiz+0x22>
 80010da:	f04f 039e 	mov.w	r3, #158	; 0x9e
 80010de:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80010e2:	d409      	bmi.n	80010f8 <__aeabi_f2uiz+0x28>
 80010e4:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80010e8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80010ec:	fa23 f002 	lsr.w	r0, r3, r2
 80010f0:	4770      	bx	lr
 80010f2:	f04f 0000 	mov.w	r0, #0
 80010f6:	4770      	bx	lr
 80010f8:	f112 0f61 	cmn.w	r2, #97	; 0x61
 80010fc:	d101      	bne.n	8001102 <__aeabi_f2uiz+0x32>
 80010fe:	0242      	lsls	r2, r0, #9
 8001100:	d102      	bne.n	8001108 <__aeabi_f2uiz+0x38>
 8001102:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001106:	4770      	bx	lr
 8001108:	f04f 0000 	mov.w	r0, #0
 800110c:	4770      	bx	lr
 800110e:	bf00      	nop

08001110 <spiCalcEvenParity>:
 *  Created on: Jun 8, 2023
 *      Author: hht
 */

#include "as5048a.h"
uint8_t spiCalcEvenParity(uint16_t value){
 8001110:	b480      	push	{r7}
 8001112:	b085      	sub	sp, #20
 8001114:	af00      	add	r7, sp, #0
 8001116:	4603      	mov	r3, r0
 8001118:	80fb      	strh	r3, [r7, #6]
	uint8_t cnt = 0;
 800111a:	2300      	movs	r3, #0
 800111c:	73fb      	strb	r3, [r7, #15]
	uint8_t i;

	for (i = 0; i < 16; i++)
 800111e:	2300      	movs	r3, #0
 8001120:	73bb      	strb	r3, [r7, #14]
 8001122:	e00d      	b.n	8001140 <spiCalcEvenParity+0x30>
	{
		if (value & 0x1)
 8001124:	88fb      	ldrh	r3, [r7, #6]
 8001126:	f003 0301 	and.w	r3, r3, #1
 800112a:	2b00      	cmp	r3, #0
 800112c:	d002      	beq.n	8001134 <spiCalcEvenParity+0x24>
		{
			cnt++;
 800112e:	7bfb      	ldrb	r3, [r7, #15]
 8001130:	3301      	adds	r3, #1
 8001132:	73fb      	strb	r3, [r7, #15]
		}
		value >>= 1;
 8001134:	88fb      	ldrh	r3, [r7, #6]
 8001136:	085b      	lsrs	r3, r3, #1
 8001138:	80fb      	strh	r3, [r7, #6]
	for (i = 0; i < 16; i++)
 800113a:	7bbb      	ldrb	r3, [r7, #14]
 800113c:	3301      	adds	r3, #1
 800113e:	73bb      	strb	r3, [r7, #14]
 8001140:	7bbb      	ldrb	r3, [r7, #14]
 8001142:	2b0f      	cmp	r3, #15
 8001144:	d9ee      	bls.n	8001124 <spiCalcEvenParity+0x14>
	}
	return cnt & 0x1;
 8001146:	7bfb      	ldrb	r3, [r7, #15]
 8001148:	f003 0301 	and.w	r3, r3, #1
 800114c:	b2db      	uxtb	r3, r3
}
 800114e:	4618      	mov	r0, r3
 8001150:	3714      	adds	r7, #20
 8001152:	46bd      	mov	sp, r7
 8001154:	bc80      	pop	{r7}
 8001156:	4770      	bx	lr

08001158 <read>:

uint16_t read(SPI_HandleTypeDef* _spi, GPIO_TypeDef* _ps, uint16_t _cs,uint16_t registerAddress){
 8001158:	b580      	push	{r7, lr}
 800115a:	b088      	sub	sp, #32
 800115c:	af02      	add	r7, sp, #8
 800115e:	60f8      	str	r0, [r7, #12]
 8001160:	60b9      	str	r1, [r7, #8]
 8001162:	4611      	mov	r1, r2
 8001164:	461a      	mov	r2, r3
 8001166:	460b      	mov	r3, r1
 8001168:	80fb      	strh	r3, [r7, #6]
 800116a:	4613      	mov	r3, r2
 800116c:	80bb      	strh	r3, [r7, #4]

	uint8_t send_data[2];
	uint8_t recv_data[2];
//	uint16_t data2;
	uint16_t command = 0b0100000000000000; // PAR=0 R/W=R
 800116e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001172:	82fb      	strh	r3, [r7, #22]
	command = command | registerAddress;
 8001174:	8afa      	ldrh	r2, [r7, #22]
 8001176:	88bb      	ldrh	r3, [r7, #4]
 8001178:	4313      	orrs	r3, r2
 800117a:	82fb      	strh	r3, [r7, #22]

	//Add a parity bit on the the MSB
	command |= ((uint16_t)spiCalcEvenParity(command)<<15);
 800117c:	8afb      	ldrh	r3, [r7, #22]
 800117e:	4618      	mov	r0, r3
 8001180:	f7ff ffc6 	bl	8001110 <spiCalcEvenParity>
 8001184:	4603      	mov	r3, r0
 8001186:	03db      	lsls	r3, r3, #15
 8001188:	b21a      	sxth	r2, r3
 800118a:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800118e:	4313      	orrs	r3, r2
 8001190:	b21b      	sxth	r3, r3
 8001192:	82fb      	strh	r3, [r7, #22]

	//Split the command into two bytes
	send_data[1] = command & 0xFF;
 8001194:	8afb      	ldrh	r3, [r7, #22]
 8001196:	b2db      	uxtb	r3, r3
 8001198:	757b      	strb	r3, [r7, #21]
	send_data[0] = ( command >> 8 ) & 0xFF;
 800119a:	8afb      	ldrh	r3, [r7, #22]
 800119c:	0a1b      	lsrs	r3, r3, #8
 800119e:	b29b      	uxth	r3, r3
 80011a0:	b2db      	uxtb	r3, r3
 80011a2:	753b      	strb	r3, [r7, #20]

	EN_SPI;
 80011a4:	88fb      	ldrh	r3, [r7, #6]
 80011a6:	2200      	movs	r2, #0
 80011a8:	4619      	mov	r1, r3
 80011aa:	68b8      	ldr	r0, [r7, #8]
 80011ac:	f002 f8a2 	bl	80032f4 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(_spi, (uint8_t *)&send_data, 2, 0xFFFF);
 80011b0:	f107 0114 	add.w	r1, r7, #20
 80011b4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80011b8:	2202      	movs	r2, #2
 80011ba:	68f8      	ldr	r0, [r7, #12]
 80011bc:	f004 fc26 	bl	8005a0c <HAL_SPI_Transmit>
//	HAL_SPI_Transmit(_spi, (uint8_t *)&command, 1, 0xFFFF);
	while (HAL_SPI_GetState(_spi) != HAL_SPI_STATE_READY) {}
 80011c0:	bf00      	nop
 80011c2:	68f8      	ldr	r0, [r7, #12]
 80011c4:	f004 ff15 	bl	8005ff2 <HAL_SPI_GetState>
 80011c8:	4603      	mov	r3, r0
 80011ca:	2b01      	cmp	r3, #1
 80011cc:	d1f9      	bne.n	80011c2 <read+0x6a>
	DIS_SPI;
 80011ce:	88fb      	ldrh	r3, [r7, #6]
 80011d0:	2201      	movs	r2, #1
 80011d2:	4619      	mov	r1, r3
 80011d4:	68b8      	ldr	r0, [r7, #8]
 80011d6:	f002 f88d 	bl	80032f4 <HAL_GPIO_WritePin>
	send_data[0]=0x00;
 80011da:	2300      	movs	r3, #0
 80011dc:	753b      	strb	r3, [r7, #20]
	send_data[1]=0x00;
 80011de:	2300      	movs	r3, #0
 80011e0:	757b      	strb	r3, [r7, #21]
	EN_SPI;
 80011e2:	88fb      	ldrh	r3, [r7, #6]
 80011e4:	2200      	movs	r2, #0
 80011e6:	4619      	mov	r1, r3
 80011e8:	68b8      	ldr	r0, [r7, #8]
 80011ea:	f002 f883 	bl	80032f4 <HAL_GPIO_WritePin>
	 HAL_SPI_TransmitReceive(_spi,(uint8_t*)&send_data,(uint8_t*)&recv_data,2, 0xFFFF);
 80011ee:	f107 0210 	add.w	r2, r7, #16
 80011f2:	f107 0114 	add.w	r1, r7, #20
 80011f6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80011fa:	9300      	str	r3, [sp, #0]
 80011fc:	2302      	movs	r3, #2
 80011fe:	68f8      	ldr	r0, [r7, #12]
 8001200:	f004 fd47 	bl	8005c92 <HAL_SPI_TransmitReceive>
//	HAL_SPI_Receive(_spi, (uint8_t *)&recv_data, 2, 0xFFFF);
//	HAL_SPI_Receive(_spi, (uint8_t *)&data2, 1, 0xFFFF);
	while (HAL_SPI_GetState(_spi) != HAL_SPI_STATE_READY) {}
 8001204:	bf00      	nop
 8001206:	68f8      	ldr	r0, [r7, #12]
 8001208:	f004 fef3 	bl	8005ff2 <HAL_SPI_GetState>
 800120c:	4603      	mov	r3, r0
 800120e:	2b01      	cmp	r3, #1
 8001210:	d1f9      	bne.n	8001206 <read+0xae>
	DIS_SPI;
 8001212:	88fb      	ldrh	r3, [r7, #6]
 8001214:	2201      	movs	r2, #1
 8001216:	4619      	mov	r1, r3
 8001218:	68b8      	ldr	r0, [r7, #8]
 800121a:	f002 f86b 	bl	80032f4 <HAL_GPIO_WritePin>
//	} else {
//		errorFlag = 0;
//	}

	//Return the data, stripping the parity and error bits
	return (( ( recv_data[1] & 0xFF ) << 8 ) | ( recv_data[0] & 0xFF )) & ~0xC000;
 800121e:	7c7b      	ldrb	r3, [r7, #17]
 8001220:	021b      	lsls	r3, r3, #8
 8001222:	b21a      	sxth	r2, r3
 8001224:	7c3b      	ldrb	r3, [r7, #16]
 8001226:	b21b      	sxth	r3, r3
 8001228:	4313      	orrs	r3, r2
 800122a:	b21b      	sxth	r3, r3
 800122c:	b29b      	uxth	r3, r3
 800122e:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8001232:	b29b      	uxth	r3, r3
//	return data2 & ~0xC000;
}
 8001234:	4618      	mov	r0, r3
 8001236:	3718      	adds	r7, #24
 8001238:	46bd      	mov	sp, r7
 800123a:	bd80      	pop	{r7, pc}
 800123c:	0000      	movs	r0, r0
	...

08001240 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001240:	b580      	push	{r7, lr}
 8001242:	b082      	sub	sp, #8
 8001244:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001246:	f001 f8e5 	bl	8002414 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800124a:	f000 f8bb 	bl	80013c4 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800124e:	f000 faaf 	bl	80017b0 <MX_GPIO_Init>
  MX_SPI1_Init();
 8001252:	f000 f971 	bl	8001538 <MX_SPI1_Init>
  MX_USB_DEVICE_Init();
 8001256:	f009 fe43 	bl	800aee0 <MX_USB_DEVICE_Init>
  MX_TIM1_Init();
 800125a:	f000 f9a5 	bl	80015a8 <MX_TIM1_Init>
  MX_TIM2_Init();
 800125e:	f000 fa5b 	bl	8001718 <MX_TIM2_Init>
  MX_ADC1_Init();
 8001262:	f000 f90d 	bl	8001480 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  HAL_GPIO_WritePin(Motor_Enable_GPIO_Port, Motor_Enable_Pin, GPIO_PIN_SET);
 8001266:	2201      	movs	r2, #1
 8001268:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800126c:	4848      	ldr	r0, [pc, #288]	; (8001390 <main+0x150>)
 800126e:	f002 f841 	bl	80032f4 <HAL_GPIO_WritePin>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8001272:	2100      	movs	r1, #0
 8001274:	4847      	ldr	r0, [pc, #284]	; (8001394 <main+0x154>)
 8001276:	f005 f869 	bl	800634c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 800127a:	2104      	movs	r1, #4
 800127c:	4845      	ldr	r0, [pc, #276]	; (8001394 <main+0x154>)
 800127e:	f005 f865 	bl	800634c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8001282:	2108      	movs	r1, #8
 8001284:	4843      	ldr	r0, [pc, #268]	; (8001394 <main+0x154>)
 8001286:	f005 f861 	bl	800634c <HAL_TIM_PWM_Start>

  setPhaseVoltage(3,0,_electricalAngle(M_PI*1.5f,pole_pairs),TIM1);
 800128a:	4b43      	ldr	r3, [pc, #268]	; (8001398 <main+0x158>)
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	4619      	mov	r1, r3
 8001290:	4842      	ldr	r0, [pc, #264]	; (800139c <main+0x15c>)
 8001292:	f000 fca5 	bl	8001be0 <_electricalAngle>
 8001296:	4602      	mov	r2, r0
 8001298:	4b41      	ldr	r3, [pc, #260]	; (80013a0 <main+0x160>)
 800129a:	f04f 0100 	mov.w	r1, #0
 800129e:	4841      	ldr	r0, [pc, #260]	; (80013a4 <main+0x164>)
 80012a0:	f000 fe1e 	bl	8001ee0 <setPhaseVoltage>
  HAL_Delay(3000);
 80012a4:	f640 30b8 	movw	r0, #3000	; 0xbb8
 80012a8:	f001 f916 	bl	80024d8 <HAL_Delay>
  uint16_t read_raw=read(&hspi1, SPI1_CSn_GPIO_Port,SPI1_CSn_Pin,AS5048A_ANGLE);
 80012ac:	f643 73ff 	movw	r3, #16383	; 0x3fff
 80012b0:	2201      	movs	r2, #1
 80012b2:	4937      	ldr	r1, [pc, #220]	; (8001390 <main+0x150>)
 80012b4:	483c      	ldr	r0, [pc, #240]	; (80013a8 <main+0x168>)
 80012b6:	f7ff ff4f 	bl	8001158 <read>
 80012ba:	4603      	mov	r3, r0
 80012bc:	80fb      	strh	r3, [r7, #6]
  zero_electric_angle=_electricalAngle(M_PI*read_raw/MAX_ANGLE_VALUE,pole_pairs);
 80012be:	88fb      	ldrh	r3, [r7, #6]
 80012c0:	4618      	mov	r0, r3
 80012c2:	f7ff f89f 	bl	8000404 <__aeabi_i2d>
 80012c6:	a330      	add	r3, pc, #192	; (adr r3, 8001388 <main+0x148>)
 80012c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012cc:	f7ff f904 	bl	80004d8 <__aeabi_dmul>
 80012d0:	4602      	mov	r2, r0
 80012d2:	460b      	mov	r3, r1
 80012d4:	4610      	mov	r0, r2
 80012d6:	4619      	mov	r1, r3
 80012d8:	f04f 0200 	mov.w	r2, #0
 80012dc:	4b33      	ldr	r3, [pc, #204]	; (80013ac <main+0x16c>)
 80012de:	f7ff fa25 	bl	800072c <__aeabi_ddiv>
 80012e2:	4602      	mov	r2, r0
 80012e4:	460b      	mov	r3, r1
 80012e6:	4610      	mov	r0, r2
 80012e8:	4619      	mov	r1, r3
 80012ea:	f7ff fbcd 	bl	8000a88 <__aeabi_d2f>
 80012ee:	4602      	mov	r2, r0
 80012f0:	4b29      	ldr	r3, [pc, #164]	; (8001398 <main+0x158>)
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	4619      	mov	r1, r3
 80012f6:	4610      	mov	r0, r2
 80012f8:	f000 fc72 	bl	8001be0 <_electricalAngle>
 80012fc:	4603      	mov	r3, r0
 80012fe:	4a2c      	ldr	r2, [pc, #176]	; (80013b0 <main+0x170>)
 8001300:	6013      	str	r3, [r2, #0]
  setPhaseVoltage(0,0,_electricalAngle(M_PI*1.5f,pole_pairs),TIM1);
 8001302:	4b25      	ldr	r3, [pc, #148]	; (8001398 <main+0x158>)
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	4619      	mov	r1, r3
 8001308:	4824      	ldr	r0, [pc, #144]	; (800139c <main+0x15c>)
 800130a:	f000 fc69 	bl	8001be0 <_electricalAngle>
 800130e:	4602      	mov	r2, r0
 8001310:	4b23      	ldr	r3, [pc, #140]	; (80013a0 <main+0x160>)
 8001312:	f04f 0100 	mov.w	r1, #0
 8001316:	f04f 0000 	mov.w	r0, #0
 800131a:	f000 fde1 	bl	8001ee0 <setPhaseVoltage>
  sprintf(data, "zero_electric_angle: %i \n", (int) floor(zero_electric_angle/M_PI*180));
 800131e:	4b24      	ldr	r3, [pc, #144]	; (80013b0 <main+0x170>)
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	4618      	mov	r0, r3
 8001324:	f7ff f880 	bl	8000428 <__aeabi_f2d>
 8001328:	a317      	add	r3, pc, #92	; (adr r3, 8001388 <main+0x148>)
 800132a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800132e:	f7ff f9fd 	bl	800072c <__aeabi_ddiv>
 8001332:	4602      	mov	r2, r0
 8001334:	460b      	mov	r3, r1
 8001336:	4610      	mov	r0, r2
 8001338:	4619      	mov	r1, r3
 800133a:	f04f 0200 	mov.w	r2, #0
 800133e:	4b1d      	ldr	r3, [pc, #116]	; (80013b4 <main+0x174>)
 8001340:	f7ff f8ca 	bl	80004d8 <__aeabi_dmul>
 8001344:	4602      	mov	r2, r0
 8001346:	460b      	mov	r3, r1
 8001348:	4610      	mov	r0, r2
 800134a:	4619      	mov	r1, r3
 800134c:	f00a fff0 	bl	800c330 <floor>
 8001350:	4602      	mov	r2, r0
 8001352:	460b      	mov	r3, r1
 8001354:	4610      	mov	r0, r2
 8001356:	4619      	mov	r1, r3
 8001358:	f7ff fb6e 	bl	8000a38 <__aeabi_d2iz>
 800135c:	4603      	mov	r3, r0
 800135e:	461a      	mov	r2, r3
 8001360:	4915      	ldr	r1, [pc, #84]	; (80013b8 <main+0x178>)
 8001362:	4816      	ldr	r0, [pc, #88]	; (80013bc <main+0x17c>)
 8001364:	f00a fa58 	bl	800b818 <siprintf>
  CDC_Transmit_FS((uint8_t*) data, strlen(data));
 8001368:	4814      	ldr	r0, [pc, #80]	; (80013bc <main+0x17c>)
 800136a:	f7fe fef1 	bl	8000150 <strlen>
 800136e:	4603      	mov	r3, r0
 8001370:	b29b      	uxth	r3, r3
 8001372:	4619      	mov	r1, r3
 8001374:	4811      	ldr	r0, [pc, #68]	; (80013bc <main+0x17c>)
 8001376:	f009 fe71 	bl	800b05c <CDC_Transmit_FS>
  HAL_TIM_Base_Start_IT(&htim2);
 800137a:	4811      	ldr	r0, [pc, #68]	; (80013c0 <main+0x180>)
 800137c:	f004 ff3c 	bl	80061f8 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001380:	e7fe      	b.n	8001380 <main+0x140>
 8001382:	bf00      	nop
 8001384:	f3af 8000 	nop.w
 8001388:	54442d18 	.word	0x54442d18
 800138c:	400921fb 	.word	0x400921fb
 8001390:	40010c00 	.word	0x40010c00
 8001394:	20000288 	.word	0x20000288
 8001398:	20000010 	.word	0x20000010
 800139c:	4096cbe4 	.word	0x4096cbe4
 80013a0:	40012c00 	.word	0x40012c00
 80013a4:	40400000 	.word	0x40400000
 80013a8:	20000230 	.word	0x20000230
 80013ac:	40c00000 	.word	0x40c00000
 80013b0:	2000034c 	.word	0x2000034c
 80013b4:	40668000 	.word	0x40668000
 80013b8:	0800d4c8 	.word	0x0800d4c8
 80013bc:	20000318 	.word	0x20000318
 80013c0:	200002d0 	.word	0x200002d0

080013c4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80013c4:	b580      	push	{r7, lr}
 80013c6:	b094      	sub	sp, #80	; 0x50
 80013c8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80013ca:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80013ce:	2228      	movs	r2, #40	; 0x28
 80013d0:	2100      	movs	r1, #0
 80013d2:	4618      	mov	r0, r3
 80013d4:	f00a fa40 	bl	800b858 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80013d8:	f107 0314 	add.w	r3, r7, #20
 80013dc:	2200      	movs	r2, #0
 80013de:	601a      	str	r2, [r3, #0]
 80013e0:	605a      	str	r2, [r3, #4]
 80013e2:	609a      	str	r2, [r3, #8]
 80013e4:	60da      	str	r2, [r3, #12]
 80013e6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80013e8:	1d3b      	adds	r3, r7, #4
 80013ea:	2200      	movs	r2, #0
 80013ec:	601a      	str	r2, [r3, #0]
 80013ee:	605a      	str	r2, [r3, #4]
 80013f0:	609a      	str	r2, [r3, #8]
 80013f2:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80013f4:	2301      	movs	r3, #1
 80013f6:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80013f8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80013fc:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80013fe:	2300      	movs	r3, #0
 8001400:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001402:	2301      	movs	r3, #1
 8001404:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001406:	2302      	movs	r3, #2
 8001408:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800140a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800140e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001410:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8001414:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001416:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800141a:	4618      	mov	r0, r3
 800141c:	f003 fd0a 	bl	8004e34 <HAL_RCC_OscConfig>
 8001420:	4603      	mov	r3, r0
 8001422:	2b00      	cmp	r3, #0
 8001424:	d001      	beq.n	800142a <SystemClock_Config+0x66>
  {
    Error_Handler();
 8001426:	f000 fb9b 	bl	8001b60 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800142a:	230f      	movs	r3, #15
 800142c:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800142e:	2302      	movs	r3, #2
 8001430:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001432:	2300      	movs	r3, #0
 8001434:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001436:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800143a:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800143c:	2300      	movs	r3, #0
 800143e:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001440:	f107 0314 	add.w	r3, r7, #20
 8001444:	2102      	movs	r1, #2
 8001446:	4618      	mov	r0, r3
 8001448:	f003 ff76 	bl	8005338 <HAL_RCC_ClockConfig>
 800144c:	4603      	mov	r3, r0
 800144e:	2b00      	cmp	r3, #0
 8001450:	d001      	beq.n	8001456 <SystemClock_Config+0x92>
  {
    Error_Handler();
 8001452:	f000 fb85 	bl	8001b60 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC|RCC_PERIPHCLK_USB;
 8001456:	2312      	movs	r3, #18
 8001458:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 800145a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800145e:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5;
 8001460:	2300      	movs	r3, #0
 8001462:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001464:	1d3b      	adds	r3, r7, #4
 8001466:	4618      	mov	r0, r3
 8001468:	f004 f8e0 	bl	800562c <HAL_RCCEx_PeriphCLKConfig>
 800146c:	4603      	mov	r3, r0
 800146e:	2b00      	cmp	r3, #0
 8001470:	d001      	beq.n	8001476 <SystemClock_Config+0xb2>
  {
    Error_Handler();
 8001472:	f000 fb75 	bl	8001b60 <Error_Handler>
  }
}
 8001476:	bf00      	nop
 8001478:	3750      	adds	r7, #80	; 0x50
 800147a:	46bd      	mov	sp, r7
 800147c:	bd80      	pop	{r7, pc}
	...

08001480 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	b084      	sub	sp, #16
 8001484:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001486:	1d3b      	adds	r3, r7, #4
 8001488:	2200      	movs	r2, #0
 800148a:	601a      	str	r2, [r3, #0]
 800148c:	605a      	str	r2, [r3, #4]
 800148e:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001490:	4b27      	ldr	r3, [pc, #156]	; (8001530 <MX_ADC1_Init+0xb0>)
 8001492:	4a28      	ldr	r2, [pc, #160]	; (8001534 <MX_ADC1_Init+0xb4>)
 8001494:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001496:	4b26      	ldr	r3, [pc, #152]	; (8001530 <MX_ADC1_Init+0xb0>)
 8001498:	f44f 7280 	mov.w	r2, #256	; 0x100
 800149c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800149e:	4b24      	ldr	r3, [pc, #144]	; (8001530 <MX_ADC1_Init+0xb0>)
 80014a0:	2200      	movs	r2, #0
 80014a2:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80014a4:	4b22      	ldr	r3, [pc, #136]	; (8001530 <MX_ADC1_Init+0xb0>)
 80014a6:	2200      	movs	r2, #0
 80014a8:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80014aa:	4b21      	ldr	r3, [pc, #132]	; (8001530 <MX_ADC1_Init+0xb0>)
 80014ac:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 80014b0:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80014b2:	4b1f      	ldr	r3, [pc, #124]	; (8001530 <MX_ADC1_Init+0xb0>)
 80014b4:	2200      	movs	r2, #0
 80014b6:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 3;
 80014b8:	4b1d      	ldr	r3, [pc, #116]	; (8001530 <MX_ADC1_Init+0xb0>)
 80014ba:	2203      	movs	r2, #3
 80014bc:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80014be:	481c      	ldr	r0, [pc, #112]	; (8001530 <MX_ADC1_Init+0xb0>)
 80014c0:	f001 f82e 	bl	8002520 <HAL_ADC_Init>
 80014c4:	4603      	mov	r3, r0
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d001      	beq.n	80014ce <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 80014ca:	f000 fb49 	bl	8001b60 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80014ce:	2300      	movs	r3, #0
 80014d0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80014d2:	2301      	movs	r3, #1
 80014d4:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_28CYCLES_5;
 80014d6:	2303      	movs	r3, #3
 80014d8:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80014da:	1d3b      	adds	r3, r7, #4
 80014dc:	4619      	mov	r1, r3
 80014de:	4814      	ldr	r0, [pc, #80]	; (8001530 <MX_ADC1_Init+0xb0>)
 80014e0:	f001 fae2 	bl	8002aa8 <HAL_ADC_ConfigChannel>
 80014e4:	4603      	mov	r3, r0
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d001      	beq.n	80014ee <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 80014ea:	f000 fb39 	bl	8001b60 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80014ee:	2301      	movs	r3, #1
 80014f0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80014f2:	2302      	movs	r3, #2
 80014f4:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80014f6:	1d3b      	adds	r3, r7, #4
 80014f8:	4619      	mov	r1, r3
 80014fa:	480d      	ldr	r0, [pc, #52]	; (8001530 <MX_ADC1_Init+0xb0>)
 80014fc:	f001 fad4 	bl	8002aa8 <HAL_ADC_ConfigChannel>
 8001500:	4603      	mov	r3, r0
 8001502:	2b00      	cmp	r3, #0
 8001504:	d001      	beq.n	800150a <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 8001506:	f000 fb2b 	bl	8001b60 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 800150a:	2302      	movs	r3, #2
 800150c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 800150e:	2303      	movs	r3, #3
 8001510:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001512:	1d3b      	adds	r3, r7, #4
 8001514:	4619      	mov	r1, r3
 8001516:	4806      	ldr	r0, [pc, #24]	; (8001530 <MX_ADC1_Init+0xb0>)
 8001518:	f001 fac6 	bl	8002aa8 <HAL_ADC_ConfigChannel>
 800151c:	4603      	mov	r3, r0
 800151e:	2b00      	cmp	r3, #0
 8001520:	d001      	beq.n	8001526 <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 8001522:	f000 fb1d 	bl	8001b60 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001526:	bf00      	nop
 8001528:	3710      	adds	r7, #16
 800152a:	46bd      	mov	sp, r7
 800152c:	bd80      	pop	{r7, pc}
 800152e:	bf00      	nop
 8001530:	20000200 	.word	0x20000200
 8001534:	40012400 	.word	0x40012400

08001538 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001538:	b580      	push	{r7, lr}
 800153a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */
  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800153c:	4b18      	ldr	r3, [pc, #96]	; (80015a0 <MX_SPI1_Init+0x68>)
 800153e:	4a19      	ldr	r2, [pc, #100]	; (80015a4 <MX_SPI1_Init+0x6c>)
 8001540:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001542:	4b17      	ldr	r3, [pc, #92]	; (80015a0 <MX_SPI1_Init+0x68>)
 8001544:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001548:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800154a:	4b15      	ldr	r3, [pc, #84]	; (80015a0 <MX_SPI1_Init+0x68>)
 800154c:	2200      	movs	r2, #0
 800154e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 8001550:	4b13      	ldr	r3, [pc, #76]	; (80015a0 <MX_SPI1_Init+0x68>)
 8001552:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001556:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001558:	4b11      	ldr	r3, [pc, #68]	; (80015a0 <MX_SPI1_Init+0x68>)
 800155a:	2200      	movs	r2, #0
 800155c:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800155e:	4b10      	ldr	r3, [pc, #64]	; (80015a0 <MX_SPI1_Init+0x68>)
 8001560:	2200      	movs	r2, #0
 8001562:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001564:	4b0e      	ldr	r3, [pc, #56]	; (80015a0 <MX_SPI1_Init+0x68>)
 8001566:	f44f 7200 	mov.w	r2, #512	; 0x200
 800156a:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 800156c:	4b0c      	ldr	r3, [pc, #48]	; (80015a0 <MX_SPI1_Init+0x68>)
 800156e:	2220      	movs	r2, #32
 8001570:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001572:	4b0b      	ldr	r3, [pc, #44]	; (80015a0 <MX_SPI1_Init+0x68>)
 8001574:	2200      	movs	r2, #0
 8001576:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001578:	4b09      	ldr	r3, [pc, #36]	; (80015a0 <MX_SPI1_Init+0x68>)
 800157a:	2200      	movs	r2, #0
 800157c:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800157e:	4b08      	ldr	r3, [pc, #32]	; (80015a0 <MX_SPI1_Init+0x68>)
 8001580:	2200      	movs	r2, #0
 8001582:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001584:	4b06      	ldr	r3, [pc, #24]	; (80015a0 <MX_SPI1_Init+0x68>)
 8001586:	220a      	movs	r2, #10
 8001588:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800158a:	4805      	ldr	r0, [pc, #20]	; (80015a0 <MX_SPI1_Init+0x68>)
 800158c:	f004 f9ba 	bl	8005904 <HAL_SPI_Init>
 8001590:	4603      	mov	r3, r0
 8001592:	2b00      	cmp	r3, #0
 8001594:	d001      	beq.n	800159a <MX_SPI1_Init+0x62>
  {
    Error_Handler();
 8001596:	f000 fae3 	bl	8001b60 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */
  /* USER CODE END SPI1_Init 2 */

}
 800159a:	bf00      	nop
 800159c:	bd80      	pop	{r7, pc}
 800159e:	bf00      	nop
 80015a0:	20000230 	.word	0x20000230
 80015a4:	40013000 	.word	0x40013000

080015a8 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80015a8:	b580      	push	{r7, lr}
 80015aa:	b096      	sub	sp, #88	; 0x58
 80015ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */
  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80015ae:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80015b2:	2200      	movs	r2, #0
 80015b4:	601a      	str	r2, [r3, #0]
 80015b6:	605a      	str	r2, [r3, #4]
 80015b8:	609a      	str	r2, [r3, #8]
 80015ba:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80015bc:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80015c0:	2200      	movs	r2, #0
 80015c2:	601a      	str	r2, [r3, #0]
 80015c4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80015c6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80015ca:	2200      	movs	r2, #0
 80015cc:	601a      	str	r2, [r3, #0]
 80015ce:	605a      	str	r2, [r3, #4]
 80015d0:	609a      	str	r2, [r3, #8]
 80015d2:	60da      	str	r2, [r3, #12]
 80015d4:	611a      	str	r2, [r3, #16]
 80015d6:	615a      	str	r2, [r3, #20]
 80015d8:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80015da:	1d3b      	adds	r3, r7, #4
 80015dc:	2220      	movs	r2, #32
 80015de:	2100      	movs	r1, #0
 80015e0:	4618      	mov	r0, r3
 80015e2:	f00a f939 	bl	800b858 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */
  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80015e6:	4b4a      	ldr	r3, [pc, #296]	; (8001710 <MX_TIM1_Init+0x168>)
 80015e8:	4a4a      	ldr	r2, [pc, #296]	; (8001714 <MX_TIM1_Init+0x16c>)
 80015ea:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80015ec:	4b48      	ldr	r3, [pc, #288]	; (8001710 <MX_TIM1_Init+0x168>)
 80015ee:	2200      	movs	r2, #0
 80015f0:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015f2:	4b47      	ldr	r3, [pc, #284]	; (8001710 <MX_TIM1_Init+0x168>)
 80015f4:	2200      	movs	r2, #0
 80015f6:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 2400-1;
 80015f8:	4b45      	ldr	r3, [pc, #276]	; (8001710 <MX_TIM1_Init+0x168>)
 80015fa:	f640 125f 	movw	r2, #2399	; 0x95f
 80015fe:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001600:	4b43      	ldr	r3, [pc, #268]	; (8001710 <MX_TIM1_Init+0x168>)
 8001602:	2200      	movs	r2, #0
 8001604:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001606:	4b42      	ldr	r3, [pc, #264]	; (8001710 <MX_TIM1_Init+0x168>)
 8001608:	2200      	movs	r2, #0
 800160a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800160c:	4b40      	ldr	r3, [pc, #256]	; (8001710 <MX_TIM1_Init+0x168>)
 800160e:	2200      	movs	r2, #0
 8001610:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001612:	483f      	ldr	r0, [pc, #252]	; (8001710 <MX_TIM1_Init+0x168>)
 8001614:	f004 fda0 	bl	8006158 <HAL_TIM_Base_Init>
 8001618:	4603      	mov	r3, r0
 800161a:	2b00      	cmp	r3, #0
 800161c:	d001      	beq.n	8001622 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 800161e:	f000 fa9f 	bl	8001b60 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001622:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001626:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001628:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800162c:	4619      	mov	r1, r3
 800162e:	4838      	ldr	r0, [pc, #224]	; (8001710 <MX_TIM1_Init+0x168>)
 8001630:	f005 f8f8 	bl	8006824 <HAL_TIM_ConfigClockSource>
 8001634:	4603      	mov	r3, r0
 8001636:	2b00      	cmp	r3, #0
 8001638:	d001      	beq.n	800163e <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 800163a:	f000 fa91 	bl	8001b60 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800163e:	4834      	ldr	r0, [pc, #208]	; (8001710 <MX_TIM1_Init+0x168>)
 8001640:	f004 fe2c 	bl	800629c <HAL_TIM_PWM_Init>
 8001644:	4603      	mov	r3, r0
 8001646:	2b00      	cmp	r3, #0
 8001648:	d001      	beq.n	800164e <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 800164a:	f000 fa89 	bl	8001b60 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800164e:	2300      	movs	r3, #0
 8001650:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001652:	2300      	movs	r3, #0
 8001654:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001656:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800165a:	4619      	mov	r1, r3
 800165c:	482c      	ldr	r0, [pc, #176]	; (8001710 <MX_TIM1_Init+0x168>)
 800165e:	f005 fc71 	bl	8006f44 <HAL_TIMEx_MasterConfigSynchronization>
 8001662:	4603      	mov	r3, r0
 8001664:	2b00      	cmp	r3, #0
 8001666:	d001      	beq.n	800166c <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8001668:	f000 fa7a 	bl	8001b60 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800166c:	2360      	movs	r3, #96	; 0x60
 800166e:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8001670:	2300      	movs	r3, #0
 8001672:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001674:	2300      	movs	r3, #0
 8001676:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001678:	2300      	movs	r3, #0
 800167a:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800167c:	2300      	movs	r3, #0
 800167e:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001680:	2300      	movs	r3, #0
 8001682:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001684:	2300      	movs	r3, #0
 8001686:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001688:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800168c:	2200      	movs	r2, #0
 800168e:	4619      	mov	r1, r3
 8001690:	481f      	ldr	r0, [pc, #124]	; (8001710 <MX_TIM1_Init+0x168>)
 8001692:	f005 f805 	bl	80066a0 <HAL_TIM_PWM_ConfigChannel>
 8001696:	4603      	mov	r3, r0
 8001698:	2b00      	cmp	r3, #0
 800169a:	d001      	beq.n	80016a0 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 800169c:	f000 fa60 	bl	8001b60 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80016a0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80016a4:	2204      	movs	r2, #4
 80016a6:	4619      	mov	r1, r3
 80016a8:	4819      	ldr	r0, [pc, #100]	; (8001710 <MX_TIM1_Init+0x168>)
 80016aa:	f004 fff9 	bl	80066a0 <HAL_TIM_PWM_ConfigChannel>
 80016ae:	4603      	mov	r3, r0
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d001      	beq.n	80016b8 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 80016b4:	f000 fa54 	bl	8001b60 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80016b8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80016bc:	2208      	movs	r2, #8
 80016be:	4619      	mov	r1, r3
 80016c0:	4813      	ldr	r0, [pc, #76]	; (8001710 <MX_TIM1_Init+0x168>)
 80016c2:	f004 ffed 	bl	80066a0 <HAL_TIM_PWM_ConfigChannel>
 80016c6:	4603      	mov	r3, r0
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d001      	beq.n	80016d0 <MX_TIM1_Init+0x128>
  {
    Error_Handler();
 80016cc:	f000 fa48 	bl	8001b60 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80016d0:	2300      	movs	r3, #0
 80016d2:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80016d4:	2300      	movs	r3, #0
 80016d6:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80016d8:	2300      	movs	r3, #0
 80016da:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80016dc:	2300      	movs	r3, #0
 80016de:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80016e0:	2300      	movs	r3, #0
 80016e2:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80016e4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80016e8:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80016ea:	2300      	movs	r3, #0
 80016ec:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80016ee:	1d3b      	adds	r3, r7, #4
 80016f0:	4619      	mov	r1, r3
 80016f2:	4807      	ldr	r0, [pc, #28]	; (8001710 <MX_TIM1_Init+0x168>)
 80016f4:	f005 fc84 	bl	8007000 <HAL_TIMEx_ConfigBreakDeadTime>
 80016f8:	4603      	mov	r3, r0
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d001      	beq.n	8001702 <MX_TIM1_Init+0x15a>
  {
    Error_Handler();
 80016fe:	f000 fa2f 	bl	8001b60 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */
  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001702:	4803      	ldr	r0, [pc, #12]	; (8001710 <MX_TIM1_Init+0x168>)
 8001704:	f000 fdb4 	bl	8002270 <HAL_TIM_MspPostInit>

}
 8001708:	bf00      	nop
 800170a:	3758      	adds	r7, #88	; 0x58
 800170c:	46bd      	mov	sp, r7
 800170e:	bd80      	pop	{r7, pc}
 8001710:	20000288 	.word	0x20000288
 8001714:	40012c00 	.word	0x40012c00

08001718 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001718:	b580      	push	{r7, lr}
 800171a:	b086      	sub	sp, #24
 800171c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */
  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800171e:	f107 0308 	add.w	r3, r7, #8
 8001722:	2200      	movs	r2, #0
 8001724:	601a      	str	r2, [r3, #0]
 8001726:	605a      	str	r2, [r3, #4]
 8001728:	609a      	str	r2, [r3, #8]
 800172a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800172c:	463b      	mov	r3, r7
 800172e:	2200      	movs	r2, #0
 8001730:	601a      	str	r2, [r3, #0]
 8001732:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */
  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001734:	4b1d      	ldr	r3, [pc, #116]	; (80017ac <MX_TIM2_Init+0x94>)
 8001736:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800173a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 90-1;
 800173c:	4b1b      	ldr	r3, [pc, #108]	; (80017ac <MX_TIM2_Init+0x94>)
 800173e:	2259      	movs	r2, #89	; 0x59
 8001740:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001742:	4b1a      	ldr	r3, [pc, #104]	; (80017ac <MX_TIM2_Init+0x94>)
 8001744:	2200      	movs	r2, #0
 8001746:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4000-1;
 8001748:	4b18      	ldr	r3, [pc, #96]	; (80017ac <MX_TIM2_Init+0x94>)
 800174a:	f640 729f 	movw	r2, #3999	; 0xf9f
 800174e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001750:	4b16      	ldr	r3, [pc, #88]	; (80017ac <MX_TIM2_Init+0x94>)
 8001752:	2200      	movs	r2, #0
 8001754:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001756:	4b15      	ldr	r3, [pc, #84]	; (80017ac <MX_TIM2_Init+0x94>)
 8001758:	2200      	movs	r2, #0
 800175a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800175c:	4813      	ldr	r0, [pc, #76]	; (80017ac <MX_TIM2_Init+0x94>)
 800175e:	f004 fcfb 	bl	8006158 <HAL_TIM_Base_Init>
 8001762:	4603      	mov	r3, r0
 8001764:	2b00      	cmp	r3, #0
 8001766:	d001      	beq.n	800176c <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001768:	f000 f9fa 	bl	8001b60 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800176c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001770:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001772:	f107 0308 	add.w	r3, r7, #8
 8001776:	4619      	mov	r1, r3
 8001778:	480c      	ldr	r0, [pc, #48]	; (80017ac <MX_TIM2_Init+0x94>)
 800177a:	f005 f853 	bl	8006824 <HAL_TIM_ConfigClockSource>
 800177e:	4603      	mov	r3, r0
 8001780:	2b00      	cmp	r3, #0
 8001782:	d001      	beq.n	8001788 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001784:	f000 f9ec 	bl	8001b60 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001788:	2300      	movs	r3, #0
 800178a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800178c:	2300      	movs	r3, #0
 800178e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001790:	463b      	mov	r3, r7
 8001792:	4619      	mov	r1, r3
 8001794:	4805      	ldr	r0, [pc, #20]	; (80017ac <MX_TIM2_Init+0x94>)
 8001796:	f005 fbd5 	bl	8006f44 <HAL_TIMEx_MasterConfigSynchronization>
 800179a:	4603      	mov	r3, r0
 800179c:	2b00      	cmp	r3, #0
 800179e:	d001      	beq.n	80017a4 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80017a0:	f000 f9de 	bl	8001b60 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */
  /* USER CODE END TIM2_Init 2 */

}
 80017a4:	bf00      	nop
 80017a6:	3718      	adds	r7, #24
 80017a8:	46bd      	mov	sp, r7
 80017aa:	bd80      	pop	{r7, pc}
 80017ac:	200002d0 	.word	0x200002d0

080017b0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	b088      	sub	sp, #32
 80017b4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017b6:	f107 0310 	add.w	r3, r7, #16
 80017ba:	2200      	movs	r2, #0
 80017bc:	601a      	str	r2, [r3, #0]
 80017be:	605a      	str	r2, [r3, #4]
 80017c0:	609a      	str	r2, [r3, #8]
 80017c2:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80017c4:	4b38      	ldr	r3, [pc, #224]	; (80018a8 <MX_GPIO_Init+0xf8>)
 80017c6:	699b      	ldr	r3, [r3, #24]
 80017c8:	4a37      	ldr	r2, [pc, #220]	; (80018a8 <MX_GPIO_Init+0xf8>)
 80017ca:	f043 0310 	orr.w	r3, r3, #16
 80017ce:	6193      	str	r3, [r2, #24]
 80017d0:	4b35      	ldr	r3, [pc, #212]	; (80018a8 <MX_GPIO_Init+0xf8>)
 80017d2:	699b      	ldr	r3, [r3, #24]
 80017d4:	f003 0310 	and.w	r3, r3, #16
 80017d8:	60fb      	str	r3, [r7, #12]
 80017da:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80017dc:	4b32      	ldr	r3, [pc, #200]	; (80018a8 <MX_GPIO_Init+0xf8>)
 80017de:	699b      	ldr	r3, [r3, #24]
 80017e0:	4a31      	ldr	r2, [pc, #196]	; (80018a8 <MX_GPIO_Init+0xf8>)
 80017e2:	f043 0320 	orr.w	r3, r3, #32
 80017e6:	6193      	str	r3, [r2, #24]
 80017e8:	4b2f      	ldr	r3, [pc, #188]	; (80018a8 <MX_GPIO_Init+0xf8>)
 80017ea:	699b      	ldr	r3, [r3, #24]
 80017ec:	f003 0320 	and.w	r3, r3, #32
 80017f0:	60bb      	str	r3, [r7, #8]
 80017f2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80017f4:	4b2c      	ldr	r3, [pc, #176]	; (80018a8 <MX_GPIO_Init+0xf8>)
 80017f6:	699b      	ldr	r3, [r3, #24]
 80017f8:	4a2b      	ldr	r2, [pc, #172]	; (80018a8 <MX_GPIO_Init+0xf8>)
 80017fa:	f043 0304 	orr.w	r3, r3, #4
 80017fe:	6193      	str	r3, [r2, #24]
 8001800:	4b29      	ldr	r3, [pc, #164]	; (80018a8 <MX_GPIO_Init+0xf8>)
 8001802:	699b      	ldr	r3, [r3, #24]
 8001804:	f003 0304 	and.w	r3, r3, #4
 8001808:	607b      	str	r3, [r7, #4]
 800180a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800180c:	4b26      	ldr	r3, [pc, #152]	; (80018a8 <MX_GPIO_Init+0xf8>)
 800180e:	699b      	ldr	r3, [r3, #24]
 8001810:	4a25      	ldr	r2, [pc, #148]	; (80018a8 <MX_GPIO_Init+0xf8>)
 8001812:	f043 0308 	orr.w	r3, r3, #8
 8001816:	6193      	str	r3, [r2, #24]
 8001818:	4b23      	ldr	r3, [pc, #140]	; (80018a8 <MX_GPIO_Init+0xf8>)
 800181a:	699b      	ldr	r3, [r3, #24]
 800181c:	f003 0308 	and.w	r3, r3, #8
 8001820:	603b      	str	r3, [r7, #0]
 8001822:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8001824:	2200      	movs	r2, #0
 8001826:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800182a:	4820      	ldr	r0, [pc, #128]	; (80018ac <MX_GPIO_Init+0xfc>)
 800182c:	f001 fd62 	bl	80032f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI1_CSn_GPIO_Port, SPI1_CSn_Pin, GPIO_PIN_SET);
 8001830:	2201      	movs	r2, #1
 8001832:	2101      	movs	r1, #1
 8001834:	481e      	ldr	r0, [pc, #120]	; (80018b0 <MX_GPIO_Init+0x100>)
 8001836:	f001 fd5d 	bl	80032f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Motor_Enable_GPIO_Port, Motor_Enable_Pin, GPIO_PIN_RESET);
 800183a:	2200      	movs	r2, #0
 800183c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001840:	481b      	ldr	r0, [pc, #108]	; (80018b0 <MX_GPIO_Init+0x100>)
 8001842:	f001 fd57 	bl	80032f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8001846:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800184a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800184c:	2301      	movs	r3, #1
 800184e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001850:	2300      	movs	r3, #0
 8001852:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001854:	2302      	movs	r3, #2
 8001856:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8001858:	f107 0310 	add.w	r3, r7, #16
 800185c:	4619      	mov	r1, r3
 800185e:	4813      	ldr	r0, [pc, #76]	; (80018ac <MX_GPIO_Init+0xfc>)
 8001860:	f001 fbc4 	bl	8002fec <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI1_CSn_Pin */
  GPIO_InitStruct.Pin = SPI1_CSn_Pin;
 8001864:	2301      	movs	r3, #1
 8001866:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001868:	2301      	movs	r3, #1
 800186a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800186c:	2300      	movs	r3, #0
 800186e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001870:	2303      	movs	r3, #3
 8001872:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SPI1_CSn_GPIO_Port, &GPIO_InitStruct);
 8001874:	f107 0310 	add.w	r3, r7, #16
 8001878:	4619      	mov	r1, r3
 800187a:	480d      	ldr	r0, [pc, #52]	; (80018b0 <MX_GPIO_Init+0x100>)
 800187c:	f001 fbb6 	bl	8002fec <HAL_GPIO_Init>

  /*Configure GPIO pin : Motor_Enable_Pin */
  GPIO_InitStruct.Pin = Motor_Enable_Pin;
 8001880:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001884:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001886:	2301      	movs	r3, #1
 8001888:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800188a:	2300      	movs	r3, #0
 800188c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800188e:	2302      	movs	r3, #2
 8001890:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Motor_Enable_GPIO_Port, &GPIO_InitStruct);
 8001892:	f107 0310 	add.w	r3, r7, #16
 8001896:	4619      	mov	r1, r3
 8001898:	4805      	ldr	r0, [pc, #20]	; (80018b0 <MX_GPIO_Init+0x100>)
 800189a:	f001 fba7 	bl	8002fec <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800189e:	bf00      	nop
 80018a0:	3720      	adds	r7, #32
 80018a2:	46bd      	mov	sp, r7
 80018a4:	bd80      	pop	{r7, pc}
 80018a6:	bf00      	nop
 80018a8:	40021000 	.word	0x40021000
 80018ac:	40011000 	.word	0x40011000
 80018b0:	40010c00 	.word	0x40010c00

080018b4 <ADC_Select_CH0>:

/* USER CODE BEGIN 4 */

void ADC_Select_CH0 (void)
{
 80018b4:	b580      	push	{r7, lr}
 80018b6:	b084      	sub	sp, #16
 80018b8:	af00      	add	r7, sp, #0
	ADC_ChannelConfTypeDef sConfig = {0};
 80018ba:	1d3b      	adds	r3, r7, #4
 80018bc:	2200      	movs	r2, #0
 80018be:	601a      	str	r2, [r3, #0]
 80018c0:	605a      	str	r2, [r3, #4]
 80018c2:	609a      	str	r2, [r3, #8]
	  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	  */
	  sConfig.Channel = ADC_CHANNEL_0;
 80018c4:	2300      	movs	r3, #0
 80018c6:	607b      	str	r3, [r7, #4]
	  sConfig.Rank = 1;
 80018c8:	2301      	movs	r3, #1
 80018ca:	60bb      	str	r3, [r7, #8]
	  sConfig.SamplingTime = ADC_SAMPLETIME_28CYCLES_5;
 80018cc:	2303      	movs	r3, #3
 80018ce:	60fb      	str	r3, [r7, #12]
	  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80018d0:	1d3b      	adds	r3, r7, #4
 80018d2:	4619      	mov	r1, r3
 80018d4:	4805      	ldr	r0, [pc, #20]	; (80018ec <ADC_Select_CH0+0x38>)
 80018d6:	f001 f8e7 	bl	8002aa8 <HAL_ADC_ConfigChannel>
 80018da:	4603      	mov	r3, r0
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d001      	beq.n	80018e4 <ADC_Select_CH0+0x30>
	  {
	    Error_Handler();
 80018e0:	f000 f93e 	bl	8001b60 <Error_Handler>
	  }
}
 80018e4:	bf00      	nop
 80018e6:	3710      	adds	r7, #16
 80018e8:	46bd      	mov	sp, r7
 80018ea:	bd80      	pop	{r7, pc}
 80018ec:	20000200 	.word	0x20000200

080018f0 <ADC_Select_CH1>:

void ADC_Select_CH1 (void)
{
 80018f0:	b580      	push	{r7, lr}
 80018f2:	b084      	sub	sp, #16
 80018f4:	af00      	add	r7, sp, #0
	ADC_ChannelConfTypeDef sConfig = {0};
 80018f6:	1d3b      	adds	r3, r7, #4
 80018f8:	2200      	movs	r2, #0
 80018fa:	601a      	str	r2, [r3, #0]
 80018fc:	605a      	str	r2, [r3, #4]
 80018fe:	609a      	str	r2, [r3, #8]
	  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	  */
	  sConfig.Channel = ADC_CHANNEL_1;
 8001900:	2301      	movs	r3, #1
 8001902:	607b      	str	r3, [r7, #4]
	  sConfig.Rank = 1;
 8001904:	2301      	movs	r3, #1
 8001906:	60bb      	str	r3, [r7, #8]
	  sConfig.SamplingTime = ADC_SAMPLETIME_28CYCLES_5;
 8001908:	2303      	movs	r3, #3
 800190a:	60fb      	str	r3, [r7, #12]
	  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800190c:	1d3b      	adds	r3, r7, #4
 800190e:	4619      	mov	r1, r3
 8001910:	4805      	ldr	r0, [pc, #20]	; (8001928 <ADC_Select_CH1+0x38>)
 8001912:	f001 f8c9 	bl	8002aa8 <HAL_ADC_ConfigChannel>
 8001916:	4603      	mov	r3, r0
 8001918:	2b00      	cmp	r3, #0
 800191a:	d001      	beq.n	8001920 <ADC_Select_CH1+0x30>
	  {
	    Error_Handler();
 800191c:	f000 f920 	bl	8001b60 <Error_Handler>
	  }
}
 8001920:	bf00      	nop
 8001922:	3710      	adds	r7, #16
 8001924:	46bd      	mov	sp, r7
 8001926:	bd80      	pop	{r7, pc}
 8001928:	20000200 	.word	0x20000200

0800192c <ADC_Select_CH2>:

void ADC_Select_CH2 (void)
{
 800192c:	b580      	push	{r7, lr}
 800192e:	b084      	sub	sp, #16
 8001930:	af00      	add	r7, sp, #0
	ADC_ChannelConfTypeDef sConfig = {0};
 8001932:	1d3b      	adds	r3, r7, #4
 8001934:	2200      	movs	r2, #0
 8001936:	601a      	str	r2, [r3, #0]
 8001938:	605a      	str	r2, [r3, #4]
 800193a:	609a      	str	r2, [r3, #8]
	  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	  */
	  sConfig.Channel = ADC_CHANNEL_2;
 800193c:	2302      	movs	r3, #2
 800193e:	607b      	str	r3, [r7, #4]
	  sConfig.Rank = 1;
 8001940:	2301      	movs	r3, #1
 8001942:	60bb      	str	r3, [r7, #8]
	  sConfig.SamplingTime = ADC_SAMPLETIME_28CYCLES_5;
 8001944:	2303      	movs	r3, #3
 8001946:	60fb      	str	r3, [r7, #12]
	  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001948:	1d3b      	adds	r3, r7, #4
 800194a:	4619      	mov	r1, r3
 800194c:	4805      	ldr	r0, [pc, #20]	; (8001964 <ADC_Select_CH2+0x38>)
 800194e:	f001 f8ab 	bl	8002aa8 <HAL_ADC_ConfigChannel>
 8001952:	4603      	mov	r3, r0
 8001954:	2b00      	cmp	r3, #0
 8001956:	d001      	beq.n	800195c <ADC_Select_CH2+0x30>
	  {
	    Error_Handler();
 8001958:	f000 f902 	bl	8001b60 <Error_Handler>
	  }
}
 800195c:	bf00      	nop
 800195e:	3710      	adds	r7, #16
 8001960:	46bd      	mov	sp, r7
 8001962:	bd80      	pop	{r7, pc}
 8001964:	20000200 	.word	0x20000200

08001968 <HAL_TIM_PeriodElapsedCallback>:



void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001968:	b5b0      	push	{r4, r5, r7, lr}
 800196a:	b088      	sub	sp, #32
 800196c:	af02      	add	r7, sp, #8
 800196e:	6078      	str	r0, [r7, #4]
  // Check which version of the timer triggered this callback and toggle LED
  if (htim == &htim2 )
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	4a6d      	ldr	r2, [pc, #436]	; (8001b28 <HAL_TIM_PeriodElapsedCallback+0x1c0>)
 8001974:	4293      	cmp	r3, r2
 8001976:	f040 80c8 	bne.w	8001b0a <HAL_TIM_PeriodElapsedCallback+0x1a2>
  {



    index1+=1;
 800197a:	4b6c      	ldr	r3, [pc, #432]	; (8001b2c <HAL_TIM_PeriodElapsedCallback+0x1c4>)
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	3301      	adds	r3, #1
 8001980:	4a6a      	ldr	r2, [pc, #424]	; (8001b2c <HAL_TIM_PeriodElapsedCallback+0x1c4>)
 8001982:	6013      	str	r3, [r2, #0]
    uint16_t read_raw=read(&hspi1, SPI1_CSn_GPIO_Port,SPI1_CSn_Pin,AS5048A_ANGLE);
 8001984:	f643 73ff 	movw	r3, #16383	; 0x3fff
 8001988:	2201      	movs	r2, #1
 800198a:	4969      	ldr	r1, [pc, #420]	; (8001b30 <HAL_TIM_PeriodElapsedCallback+0x1c8>)
 800198c:	4869      	ldr	r0, [pc, #420]	; (8001b34 <HAL_TIM_PeriodElapsedCallback+0x1cc>)
 800198e:	f7ff fbe3 	bl	8001158 <read>
 8001992:	4603      	mov	r3, r0
 8001994:	82fb      	strh	r3, [r7, #22]
    float angle_now=(float)read_raw /(float)MAX_ANGLE_VALUE *2*M_PI*dir;
 8001996:	8afb      	ldrh	r3, [r7, #22]
 8001998:	4618      	mov	r0, r3
 800199a:	f7ff f97b 	bl	8000c94 <__aeabi_ui2f>
 800199e:	4603      	mov	r3, r0
 80019a0:	f04f 418c 	mov.w	r1, #1174405120	; 0x46000000
 80019a4:	4618      	mov	r0, r3
 80019a6:	f7ff fa81 	bl	8000eac <__aeabi_fdiv>
 80019aa:	4603      	mov	r3, r0
 80019ac:	4619      	mov	r1, r3
 80019ae:	4618      	mov	r0, r3
 80019b0:	f7ff f8c0 	bl	8000b34 <__addsf3>
 80019b4:	4603      	mov	r3, r0
 80019b6:	4618      	mov	r0, r3
 80019b8:	f7fe fd36 	bl	8000428 <__aeabi_f2d>
 80019bc:	a356      	add	r3, pc, #344	; (adr r3, 8001b18 <HAL_TIM_PeriodElapsedCallback+0x1b0>)
 80019be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019c2:	f7fe fd89 	bl	80004d8 <__aeabi_dmul>
 80019c6:	4602      	mov	r2, r0
 80019c8:	460b      	mov	r3, r1
 80019ca:	4614      	mov	r4, r2
 80019cc:	461d      	mov	r5, r3
 80019ce:	4b5a      	ldr	r3, [pc, #360]	; (8001b38 <HAL_TIM_PeriodElapsedCallback+0x1d0>)
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	4618      	mov	r0, r3
 80019d4:	f7fe fd16 	bl	8000404 <__aeabi_i2d>
 80019d8:	4602      	mov	r2, r0
 80019da:	460b      	mov	r3, r1
 80019dc:	4620      	mov	r0, r4
 80019de:	4629      	mov	r1, r5
 80019e0:	f7fe fd7a 	bl	80004d8 <__aeabi_dmul>
 80019e4:	4602      	mov	r2, r0
 80019e6:	460b      	mov	r3, r1
 80019e8:	4610      	mov	r0, r2
 80019ea:	4619      	mov	r1, r3
 80019ec:	f7ff f84c 	bl	8000a88 <__aeabi_d2f>
 80019f0:	4603      	mov	r3, r0
 80019f2:	613b      	str	r3, [r7, #16]
    float angle_error=motor_target-angle_now;
 80019f4:	4b51      	ldr	r3, [pc, #324]	; (8001b3c <HAL_TIM_PeriodElapsedCallback+0x1d4>)
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	6939      	ldr	r1, [r7, #16]
 80019fa:	4618      	mov	r0, r3
 80019fc:	f7ff f898 	bl	8000b30 <__aeabi_fsub>
 8001a00:	4603      	mov	r3, r0
 8001a02:	60fb      	str	r3, [r7, #12]

    angle_error=_normalizeAngle(angle_error);
 8001a04:	68f8      	ldr	r0, [r7, #12]
 8001a06:	f000 f8b3 	bl	8001b70 <_normalizeAngle>
 8001a0a:	60f8      	str	r0, [r7, #12]
    if (angle_error > M_PI){
 8001a0c:	68f8      	ldr	r0, [r7, #12]
 8001a0e:	f7fe fd0b 	bl	8000428 <__aeabi_f2d>
 8001a12:	a341      	add	r3, pc, #260	; (adr r3, 8001b18 <HAL_TIM_PeriodElapsedCallback+0x1b0>)
 8001a14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a18:	f7fe ffee 	bl	80009f8 <__aeabi_dcmpgt>
 8001a1c:	4603      	mov	r3, r0
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d00f      	beq.n	8001a42 <HAL_TIM_PeriodElapsedCallback+0xda>
    	angle_error-=2*M_PI;
 8001a22:	68f8      	ldr	r0, [r7, #12]
 8001a24:	f7fe fd00 	bl	8000428 <__aeabi_f2d>
 8001a28:	a33d      	add	r3, pc, #244	; (adr r3, 8001b20 <HAL_TIM_PeriodElapsedCallback+0x1b8>)
 8001a2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a2e:	f7fe fb9b 	bl	8000168 <__aeabi_dsub>
 8001a32:	4602      	mov	r2, r0
 8001a34:	460b      	mov	r3, r1
 8001a36:	4610      	mov	r0, r2
 8001a38:	4619      	mov	r1, r3
 8001a3a:	f7ff f825 	bl	8000a88 <__aeabi_d2f>
 8001a3e:	4603      	mov	r3, r0
 8001a40:	60fb      	str	r3, [r7, #12]
    }
//    close loop position control
//    setPhaseVoltage(_constrain(Kp*(angle_error)/M_PI*180,-voltage_power_supply/2,voltage_power_supply/2),0,_electricalAngle(angle_now,pole_pairs),TIM1);
//    open looop speed control
        velocityOpenloop(5,5.5,TIM1);
 8001a42:	4a3f      	ldr	r2, [pc, #252]	; (8001b40 <HAL_TIM_PeriodElapsedCallback+0x1d8>)
 8001a44:	493f      	ldr	r1, [pc, #252]	; (8001b44 <HAL_TIM_PeriodElapsedCallback+0x1dc>)
 8001a46:	4840      	ldr	r0, [pc, #256]	; (8001b48 <HAL_TIM_PeriodElapsedCallback+0x1e0>)
 8001a48:	f000 f8f2 	bl	8001c30 <velocityOpenloop>
//    sprintf(data, "angle_now : %i \n", (int) floor(angle_now*180/M_PI));
//        CDC_Transmit_FS((uint8_t*) data, strlen(data));
//    sprintf(data, "angle_error : %i \n", (int) floor(angle_error/M_PI*180));
//    CDC_Transmit_FS((uint8_t*) data, strlen(data));

    ADC_Select_CH0();
 8001a4c:	f7ff ff32 	bl	80018b4 <ADC_Select_CH0>
	HAL_ADC_Start(&hadc1);
 8001a50:	483e      	ldr	r0, [pc, #248]	; (8001b4c <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 8001a52:	f000 fe3d 	bl	80026d0 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, 1000);
 8001a56:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001a5a:	483c      	ldr	r0, [pc, #240]	; (8001b4c <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 8001a5c:	f000 ff12 	bl	8002884 <HAL_ADC_PollForConversion>
	ADC_VAL[0] = HAL_ADC_GetValue(&hadc1);
 8001a60:	483a      	ldr	r0, [pc, #232]	; (8001b4c <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 8001a62:	f001 f815 	bl	8002a90 <HAL_ADC_GetValue>
 8001a66:	4603      	mov	r3, r0
 8001a68:	b29a      	uxth	r2, r3
 8001a6a:	4b39      	ldr	r3, [pc, #228]	; (8001b50 <HAL_TIM_PeriodElapsedCallback+0x1e8>)
 8001a6c:	801a      	strh	r2, [r3, #0]
	HAL_ADC_Stop(&hadc1);
 8001a6e:	4837      	ldr	r0, [pc, #220]	; (8001b4c <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 8001a70:	f000 fedc 	bl	800282c <HAL_ADC_Stop>

	ADC_Select_CH1();
 8001a74:	f7ff ff3c 	bl	80018f0 <ADC_Select_CH1>
	HAL_ADC_Start(&hadc1);
 8001a78:	4834      	ldr	r0, [pc, #208]	; (8001b4c <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 8001a7a:	f000 fe29 	bl	80026d0 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, 1000);
 8001a7e:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001a82:	4832      	ldr	r0, [pc, #200]	; (8001b4c <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 8001a84:	f000 fefe 	bl	8002884 <HAL_ADC_PollForConversion>
	ADC_VAL[1] = HAL_ADC_GetValue(&hadc1);
 8001a88:	4830      	ldr	r0, [pc, #192]	; (8001b4c <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 8001a8a:	f001 f801 	bl	8002a90 <HAL_ADC_GetValue>
 8001a8e:	4603      	mov	r3, r0
 8001a90:	b29a      	uxth	r2, r3
 8001a92:	4b2f      	ldr	r3, [pc, #188]	; (8001b50 <HAL_TIM_PeriodElapsedCallback+0x1e8>)
 8001a94:	805a      	strh	r2, [r3, #2]
	HAL_ADC_Stop(&hadc1);
 8001a96:	482d      	ldr	r0, [pc, #180]	; (8001b4c <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 8001a98:	f000 fec8 	bl	800282c <HAL_ADC_Stop>

	ADC_Select_CH2();
 8001a9c:	f7ff ff46 	bl	800192c <ADC_Select_CH2>
	HAL_ADC_Start(&hadc1);
 8001aa0:	482a      	ldr	r0, [pc, #168]	; (8001b4c <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 8001aa2:	f000 fe15 	bl	80026d0 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, 1000);
 8001aa6:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001aaa:	4828      	ldr	r0, [pc, #160]	; (8001b4c <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 8001aac:	f000 feea 	bl	8002884 <HAL_ADC_PollForConversion>
	ADC_VAL[2] = HAL_ADC_GetValue(&hadc1);
 8001ab0:	4826      	ldr	r0, [pc, #152]	; (8001b4c <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 8001ab2:	f000 ffed 	bl	8002a90 <HAL_ADC_GetValue>
 8001ab6:	4603      	mov	r3, r0
 8001ab8:	b29a      	uxth	r2, r3
 8001aba:	4b25      	ldr	r3, [pc, #148]	; (8001b50 <HAL_TIM_PeriodElapsedCallback+0x1e8>)
 8001abc:	809a      	strh	r2, [r3, #4]
	HAL_ADC_Stop(&hadc1);
 8001abe:	4823      	ldr	r0, [pc, #140]	; (8001b4c <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 8001ac0:	f000 feb4 	bl	800282c <HAL_ADC_Stop>
	sprintf(data, "sense_u: %u, sense_v: %u, sense_w: %u \n", ADC_VAL[0], ADC_VAL[1], ADC_VAL[2] );
 8001ac4:	4b22      	ldr	r3, [pc, #136]	; (8001b50 <HAL_TIM_PeriodElapsedCallback+0x1e8>)
 8001ac6:	881b      	ldrh	r3, [r3, #0]
 8001ac8:	461a      	mov	r2, r3
 8001aca:	4b21      	ldr	r3, [pc, #132]	; (8001b50 <HAL_TIM_PeriodElapsedCallback+0x1e8>)
 8001acc:	885b      	ldrh	r3, [r3, #2]
 8001ace:	4619      	mov	r1, r3
 8001ad0:	4b1f      	ldr	r3, [pc, #124]	; (8001b50 <HAL_TIM_PeriodElapsedCallback+0x1e8>)
 8001ad2:	889b      	ldrh	r3, [r3, #4]
 8001ad4:	9300      	str	r3, [sp, #0]
 8001ad6:	460b      	mov	r3, r1
 8001ad8:	491e      	ldr	r1, [pc, #120]	; (8001b54 <HAL_TIM_PeriodElapsedCallback+0x1ec>)
 8001ada:	481f      	ldr	r0, [pc, #124]	; (8001b58 <HAL_TIM_PeriodElapsedCallback+0x1f0>)
 8001adc:	f009 fe9c 	bl	800b818 <siprintf>
	CDC_Transmit_FS((uint8_t*) data, strlen(data));
 8001ae0:	481d      	ldr	r0, [pc, #116]	; (8001b58 <HAL_TIM_PeriodElapsedCallback+0x1f0>)
 8001ae2:	f7fe fb35 	bl	8000150 <strlen>
 8001ae6:	4603      	mov	r3, r0
 8001ae8:	b29b      	uxth	r3, r3
 8001aea:	4619      	mov	r1, r3
 8001aec:	481a      	ldr	r0, [pc, #104]	; (8001b58 <HAL_TIM_PeriodElapsedCallback+0x1f0>)
 8001aee:	f009 fab5 	bl	800b05c <CDC_Transmit_FS>

    if (index1 == 200){
 8001af2:	4b0e      	ldr	r3, [pc, #56]	; (8001b2c <HAL_TIM_PeriodElapsedCallback+0x1c4>)
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	2bc8      	cmp	r3, #200	; 0xc8
 8001af8:	d107      	bne.n	8001b0a <HAL_TIM_PeriodElapsedCallback+0x1a2>
    	HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8001afa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001afe:	4817      	ldr	r0, [pc, #92]	; (8001b5c <HAL_TIM_PeriodElapsedCallback+0x1f4>)
 8001b00:	f001 fc10 	bl	8003324 <HAL_GPIO_TogglePin>
    	index1=0;
 8001b04:	4b09      	ldr	r3, [pc, #36]	; (8001b2c <HAL_TIM_PeriodElapsedCallback+0x1c4>)
 8001b06:	2200      	movs	r2, #0
 8001b08:	601a      	str	r2, [r3, #0]
    }
  }
}
 8001b0a:	bf00      	nop
 8001b0c:	3718      	adds	r7, #24
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	bdb0      	pop	{r4, r5, r7, pc}
 8001b12:	bf00      	nop
 8001b14:	f3af 8000 	nop.w
 8001b18:	54442d18 	.word	0x54442d18
 8001b1c:	400921fb 	.word	0x400921fb
 8001b20:	54442d18 	.word	0x54442d18
 8001b24:	401921fb 	.word	0x401921fb
 8001b28:	200002d0 	.word	0x200002d0
 8001b2c:	20000354 	.word	0x20000354
 8001b30:	40010c00 	.word	0x40010c00
 8001b34:	20000230 	.word	0x20000230
 8001b38:	2000000c 	.word	0x2000000c
 8001b3c:	20000014 	.word	0x20000014
 8001b40:	40012c00 	.word	0x40012c00
 8001b44:	40b00000 	.word	0x40b00000
 8001b48:	40a00000 	.word	0x40a00000
 8001b4c:	20000200 	.word	0x20000200
 8001b50:	20000358 	.word	0x20000358
 8001b54:	0800d4e4 	.word	0x0800d4e4
 8001b58:	20000318 	.word	0x20000318
 8001b5c:	40011000 	.word	0x40011000

08001b60 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b60:	b480      	push	{r7}
 8001b62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* USER CODE END Error_Handler_Debug */
}
 8001b64:	bf00      	nop
 8001b66:	46bd      	mov	sp, r7
 8001b68:	bc80      	pop	{r7}
 8001b6a:	4770      	bx	lr
 8001b6c:	0000      	movs	r0, r0
	...

08001b70 <_normalizeAngle>:
extern float shaft_angle;
extern int dir;
extern float voltage_limit;
extern float voltage_power_supply;
extern int period;
float _normalizeAngle(float angle){
 8001b70:	b580      	push	{r7, lr}
 8001b72:	b084      	sub	sp, #16
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	6078      	str	r0, [r7, #4]
  float a = fmod(angle, 2*M_PI);   //
 8001b78:	6878      	ldr	r0, [r7, #4]
 8001b7a:	f7fe fc55 	bl	8000428 <__aeabi_f2d>
 8001b7e:	a316      	add	r3, pc, #88	; (adr r3, 8001bd8 <_normalizeAngle+0x68>)
 8001b80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b84:	f00a fb1e 	bl	800c1c4 <fmod>
 8001b88:	4602      	mov	r2, r0
 8001b8a:	460b      	mov	r3, r1
 8001b8c:	4610      	mov	r0, r2
 8001b8e:	4619      	mov	r1, r3
 8001b90:	f7fe ff7a 	bl	8000a88 <__aeabi_d2f>
 8001b94:	4603      	mov	r3, r0
 8001b96:	60fb      	str	r3, [r7, #12]
  return a >= 0 ? a : (a + 2*M_PI);
 8001b98:	f04f 0100 	mov.w	r1, #0
 8001b9c:	68f8      	ldr	r0, [r7, #12]
 8001b9e:	f7ff fa83 	bl	80010a8 <__aeabi_fcmpge>
 8001ba2:	4603      	mov	r3, r0
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d001      	beq.n	8001bac <_normalizeAngle+0x3c>
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	e00e      	b.n	8001bca <_normalizeAngle+0x5a>
 8001bac:	68f8      	ldr	r0, [r7, #12]
 8001bae:	f7fe fc3b 	bl	8000428 <__aeabi_f2d>
 8001bb2:	a309      	add	r3, pc, #36	; (adr r3, 8001bd8 <_normalizeAngle+0x68>)
 8001bb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001bb8:	f7fe fad8 	bl	800016c <__adddf3>
 8001bbc:	4602      	mov	r2, r0
 8001bbe:	460b      	mov	r3, r1
 8001bc0:	4610      	mov	r0, r2
 8001bc2:	4619      	mov	r1, r3
 8001bc4:	f7fe ff60 	bl	8000a88 <__aeabi_d2f>
 8001bc8:	4603      	mov	r3, r0
  // if-else 
  //fmod  angle  _2M_PI 
  // angle  0  _2M_PI  fmod(angle, _2M_PI) 
  // angle  -M_PI/2_2M_PI  2M_PI fmod(angle, _2M_PI) 
  // _2M_PI  [0, 2M_PI] 
}
 8001bca:	4618      	mov	r0, r3
 8001bcc:	3710      	adds	r7, #16
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	bd80      	pop	{r7, pc}
 8001bd2:	bf00      	nop
 8001bd4:	f3af 8000 	nop.w
 8001bd8:	54442d18 	.word	0x54442d18
 8001bdc:	401921fb 	.word	0x401921fb

08001be0 <_electricalAngle>:

float _electricalAngle(float shaft_angle, int pole_pairs) {
 8001be0:	b580      	push	{r7, lr}
 8001be2:	b082      	sub	sp, #8
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	6078      	str	r0, [r7, #4]
 8001be8:	6039      	str	r1, [r7, #0]
  return _normalizeAngle(((float)(dir * pole_pairs)*shaft_angle)-zero_electric_angle);
 8001bea:	4b0f      	ldr	r3, [pc, #60]	; (8001c28 <_electricalAngle+0x48>)
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	683a      	ldr	r2, [r7, #0]
 8001bf0:	fb02 f303 	mul.w	r3, r2, r3
 8001bf4:	4618      	mov	r0, r3
 8001bf6:	f7ff f851 	bl	8000c9c <__aeabi_i2f>
 8001bfa:	4603      	mov	r3, r0
 8001bfc:	6879      	ldr	r1, [r7, #4]
 8001bfe:	4618      	mov	r0, r3
 8001c00:	f7ff f8a0 	bl	8000d44 <__aeabi_fmul>
 8001c04:	4603      	mov	r3, r0
 8001c06:	461a      	mov	r2, r3
 8001c08:	4b08      	ldr	r3, [pc, #32]	; (8001c2c <_electricalAngle+0x4c>)
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	4619      	mov	r1, r3
 8001c0e:	4610      	mov	r0, r2
 8001c10:	f7fe ff8e 	bl	8000b30 <__aeabi_fsub>
 8001c14:	4603      	mov	r3, r0
 8001c16:	4618      	mov	r0, r3
 8001c18:	f7ff ffaa 	bl	8001b70 <_normalizeAngle>
 8001c1c:	4603      	mov	r3, r0
}
 8001c1e:	4618      	mov	r0, r3
 8001c20:	3708      	adds	r7, #8
 8001c22:	46bd      	mov	sp, r7
 8001c24:	bd80      	pop	{r7, pc}
 8001c26:	bf00      	nop
 8001c28:	2000000c 	.word	0x2000000c
 8001c2c:	2000034c 	.word	0x2000034c

08001c30 <velocityOpenloop>:



//
float velocityOpenloop(float target_velocity, float Uq, TIM_TypeDef * TIM_BASE){
 8001c30:	b580      	push	{r7, lr}
 8001c32:	b086      	sub	sp, #24
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	60f8      	str	r0, [r7, #12]
 8001c38:	60b9      	str	r1, [r7, #8]
 8001c3a:	607a      	str	r2, [r7, #4]
//	uint32_t now_us = HAL_GetTick();
//  Provides a tick value in microseconds.

  //Loop
//  float Ts = (now_us - open_loop_timestamp) * 1e-3f;
	float Ts=5E-3f;
 8001c3c:	4b14      	ldr	r3, [pc, #80]	; (8001c90 <velocityOpenloop+0x60>)
 8001c3e:	617b      	str	r3, [r7, #20]

  //  shaft_angle 
  // 0  2 
  shaft_angle = _normalizeAngle(shaft_angle + target_velocity*Ts);
 8001c40:	6979      	ldr	r1, [r7, #20]
 8001c42:	68f8      	ldr	r0, [r7, #12]
 8001c44:	f7ff f87e 	bl	8000d44 <__aeabi_fmul>
 8001c48:	4603      	mov	r3, r0
 8001c4a:	461a      	mov	r2, r3
 8001c4c:	4b11      	ldr	r3, [pc, #68]	; (8001c94 <velocityOpenloop+0x64>)
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	4619      	mov	r1, r3
 8001c52:	4610      	mov	r0, r2
 8001c54:	f7fe ff6e 	bl	8000b34 <__addsf3>
 8001c58:	4603      	mov	r3, r0
 8001c5a:	4618      	mov	r0, r3
 8001c5c:	f7ff ff88 	bl	8001b70 <_normalizeAngle>
 8001c60:	4603      	mov	r3, r0
 8001c62:	4a0c      	ldr	r2, [pc, #48]	; (8001c94 <velocityOpenloop+0x64>)
 8001c64:	6013      	str	r3, [r2, #0]
  //

  // Uq is not related to voltage limit


  setPhaseVoltage(Uq,  0, _electricalAngle(shaft_angle, pole_pairs),TIM_BASE);
 8001c66:	4b0b      	ldr	r3, [pc, #44]	; (8001c94 <velocityOpenloop+0x64>)
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	4a0b      	ldr	r2, [pc, #44]	; (8001c98 <velocityOpenloop+0x68>)
 8001c6c:	6812      	ldr	r2, [r2, #0]
 8001c6e:	4611      	mov	r1, r2
 8001c70:	4618      	mov	r0, r3
 8001c72:	f7ff ffb5 	bl	8001be0 <_electricalAngle>
 8001c76:	4602      	mov	r2, r0
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	f04f 0100 	mov.w	r1, #0
 8001c7e:	68b8      	ldr	r0, [r7, #8]
 8001c80:	f000 f92e 	bl	8001ee0 <setPhaseVoltage>

//  open_loop_timestamp = now_us;  //

  return Uq;
 8001c84:	68bb      	ldr	r3, [r7, #8]
}
 8001c86:	4618      	mov	r0, r3
 8001c88:	3718      	adds	r7, #24
 8001c8a:	46bd      	mov	sp, r7
 8001c8c:	bd80      	pop	{r7, pc}
 8001c8e:	bf00      	nop
 8001c90:	3ba3d70a 	.word	0x3ba3d70a
 8001c94:	20000350 	.word	0x20000350
 8001c98:	20000010 	.word	0x20000010

08001c9c <setPwm>:





void setPwm(float Ua, float Ub, float Uc, TIM_TypeDef * TIM_BASE) {
 8001c9c:	b580      	push	{r7, lr}
 8001c9e:	b088      	sub	sp, #32
 8001ca0:	af00      	add	r7, sp, #0
 8001ca2:	60f8      	str	r0, [r7, #12]
 8001ca4:	60b9      	str	r1, [r7, #8]
 8001ca6:	607a      	str	r2, [r7, #4]
 8001ca8:	603b      	str	r3, [r7, #0]

//	// 
	Ua = _constrain(Ua, 0.0f, voltage_limit);
 8001caa:	f04f 0100 	mov.w	r1, #0
 8001cae:	68f8      	ldr	r0, [r7, #12]
 8001cb0:	f7ff f9e6 	bl	8001080 <__aeabi_fcmplt>
 8001cb4:	4603      	mov	r3, r0
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d002      	beq.n	8001cc0 <setPwm+0x24>
 8001cba:	f04f 0300 	mov.w	r3, #0
 8001cbe:	e00c      	b.n	8001cda <setPwm+0x3e>
 8001cc0:	4b83      	ldr	r3, [pc, #524]	; (8001ed0 <setPwm+0x234>)
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	4619      	mov	r1, r3
 8001cc6:	68f8      	ldr	r0, [r7, #12]
 8001cc8:	f7ff f9f8 	bl	80010bc <__aeabi_fcmpgt>
 8001ccc:	4603      	mov	r3, r0
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d002      	beq.n	8001cd8 <setPwm+0x3c>
 8001cd2:	4b7f      	ldr	r3, [pc, #508]	; (8001ed0 <setPwm+0x234>)
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	e000      	b.n	8001cda <setPwm+0x3e>
 8001cd8:	68fb      	ldr	r3, [r7, #12]
 8001cda:	60fb      	str	r3, [r7, #12]
	Ub = _constrain(Ub, 0.0f, voltage_limit);
 8001cdc:	f04f 0100 	mov.w	r1, #0
 8001ce0:	68b8      	ldr	r0, [r7, #8]
 8001ce2:	f7ff f9cd 	bl	8001080 <__aeabi_fcmplt>
 8001ce6:	4603      	mov	r3, r0
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d002      	beq.n	8001cf2 <setPwm+0x56>
 8001cec:	f04f 0300 	mov.w	r3, #0
 8001cf0:	e00c      	b.n	8001d0c <setPwm+0x70>
 8001cf2:	4b77      	ldr	r3, [pc, #476]	; (8001ed0 <setPwm+0x234>)
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	4619      	mov	r1, r3
 8001cf8:	68b8      	ldr	r0, [r7, #8]
 8001cfa:	f7ff f9df 	bl	80010bc <__aeabi_fcmpgt>
 8001cfe:	4603      	mov	r3, r0
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d002      	beq.n	8001d0a <setPwm+0x6e>
 8001d04:	4b72      	ldr	r3, [pc, #456]	; (8001ed0 <setPwm+0x234>)
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	e000      	b.n	8001d0c <setPwm+0x70>
 8001d0a:	68bb      	ldr	r3, [r7, #8]
 8001d0c:	60bb      	str	r3, [r7, #8]
	Uc = _constrain(Uc, 0.0f, voltage_limit);
 8001d0e:	f04f 0100 	mov.w	r1, #0
 8001d12:	6878      	ldr	r0, [r7, #4]
 8001d14:	f7ff f9b4 	bl	8001080 <__aeabi_fcmplt>
 8001d18:	4603      	mov	r3, r0
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d002      	beq.n	8001d24 <setPwm+0x88>
 8001d1e:	f04f 0300 	mov.w	r3, #0
 8001d22:	e00c      	b.n	8001d3e <setPwm+0xa2>
 8001d24:	4b6a      	ldr	r3, [pc, #424]	; (8001ed0 <setPwm+0x234>)
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	4619      	mov	r1, r3
 8001d2a:	6878      	ldr	r0, [r7, #4]
 8001d2c:	f7ff f9c6 	bl	80010bc <__aeabi_fcmpgt>
 8001d30:	4603      	mov	r3, r0
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d002      	beq.n	8001d3c <setPwm+0xa0>
 8001d36:	4b66      	ldr	r3, [pc, #408]	; (8001ed0 <setPwm+0x234>)
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	e000      	b.n	8001d3e <setPwm+0xa2>
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	607b      	str	r3, [r7, #4]
	// 
	// 01
	float dc_a = _constrain(Ua / voltage_power_supply, 0.0f , 1.0f );
 8001d40:	4b64      	ldr	r3, [pc, #400]	; (8001ed4 <setPwm+0x238>)
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	4619      	mov	r1, r3
 8001d46:	68f8      	ldr	r0, [r7, #12]
 8001d48:	f7ff f8b0 	bl	8000eac <__aeabi_fdiv>
 8001d4c:	4603      	mov	r3, r0
 8001d4e:	f04f 0100 	mov.w	r1, #0
 8001d52:	4618      	mov	r0, r3
 8001d54:	f7ff f994 	bl	8001080 <__aeabi_fcmplt>
 8001d58:	4603      	mov	r3, r0
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d002      	beq.n	8001d64 <setPwm+0xc8>
 8001d5e:	f04f 0300 	mov.w	r3, #0
 8001d62:	e018      	b.n	8001d96 <setPwm+0xfa>
 8001d64:	4b5b      	ldr	r3, [pc, #364]	; (8001ed4 <setPwm+0x238>)
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	4619      	mov	r1, r3
 8001d6a:	68f8      	ldr	r0, [r7, #12]
 8001d6c:	f7ff f89e 	bl	8000eac <__aeabi_fdiv>
 8001d70:	4603      	mov	r3, r0
 8001d72:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8001d76:	4618      	mov	r0, r3
 8001d78:	f7ff f9a0 	bl	80010bc <__aeabi_fcmpgt>
 8001d7c:	4603      	mov	r3, r0
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d002      	beq.n	8001d88 <setPwm+0xec>
 8001d82:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8001d86:	e006      	b.n	8001d96 <setPwm+0xfa>
 8001d88:	4b52      	ldr	r3, [pc, #328]	; (8001ed4 <setPwm+0x238>)
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	4619      	mov	r1, r3
 8001d8e:	68f8      	ldr	r0, [r7, #12]
 8001d90:	f7ff f88c 	bl	8000eac <__aeabi_fdiv>
 8001d94:	4603      	mov	r3, r0
 8001d96:	61fb      	str	r3, [r7, #28]
	float dc_b = _constrain(Ub / voltage_power_supply, 0.0f , 1.0f );
 8001d98:	4b4e      	ldr	r3, [pc, #312]	; (8001ed4 <setPwm+0x238>)
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	4619      	mov	r1, r3
 8001d9e:	68b8      	ldr	r0, [r7, #8]
 8001da0:	f7ff f884 	bl	8000eac <__aeabi_fdiv>
 8001da4:	4603      	mov	r3, r0
 8001da6:	f04f 0100 	mov.w	r1, #0
 8001daa:	4618      	mov	r0, r3
 8001dac:	f7ff f968 	bl	8001080 <__aeabi_fcmplt>
 8001db0:	4603      	mov	r3, r0
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d002      	beq.n	8001dbc <setPwm+0x120>
 8001db6:	f04f 0300 	mov.w	r3, #0
 8001dba:	e018      	b.n	8001dee <setPwm+0x152>
 8001dbc:	4b45      	ldr	r3, [pc, #276]	; (8001ed4 <setPwm+0x238>)
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	4619      	mov	r1, r3
 8001dc2:	68b8      	ldr	r0, [r7, #8]
 8001dc4:	f7ff f872 	bl	8000eac <__aeabi_fdiv>
 8001dc8:	4603      	mov	r3, r0
 8001dca:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8001dce:	4618      	mov	r0, r3
 8001dd0:	f7ff f974 	bl	80010bc <__aeabi_fcmpgt>
 8001dd4:	4603      	mov	r3, r0
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d002      	beq.n	8001de0 <setPwm+0x144>
 8001dda:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8001dde:	e006      	b.n	8001dee <setPwm+0x152>
 8001de0:	4b3c      	ldr	r3, [pc, #240]	; (8001ed4 <setPwm+0x238>)
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	4619      	mov	r1, r3
 8001de6:	68b8      	ldr	r0, [r7, #8]
 8001de8:	f7ff f860 	bl	8000eac <__aeabi_fdiv>
 8001dec:	4603      	mov	r3, r0
 8001dee:	61bb      	str	r3, [r7, #24]
	float dc_c = _constrain(Uc / voltage_power_supply, 0.0f , 1.0f );
 8001df0:	4b38      	ldr	r3, [pc, #224]	; (8001ed4 <setPwm+0x238>)
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	4619      	mov	r1, r3
 8001df6:	6878      	ldr	r0, [r7, #4]
 8001df8:	f7ff f858 	bl	8000eac <__aeabi_fdiv>
 8001dfc:	4603      	mov	r3, r0
 8001dfe:	f04f 0100 	mov.w	r1, #0
 8001e02:	4618      	mov	r0, r3
 8001e04:	f7ff f93c 	bl	8001080 <__aeabi_fcmplt>
 8001e08:	4603      	mov	r3, r0
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d002      	beq.n	8001e14 <setPwm+0x178>
 8001e0e:	f04f 0300 	mov.w	r3, #0
 8001e12:	e018      	b.n	8001e46 <setPwm+0x1aa>
 8001e14:	4b2f      	ldr	r3, [pc, #188]	; (8001ed4 <setPwm+0x238>)
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	4619      	mov	r1, r3
 8001e1a:	6878      	ldr	r0, [r7, #4]
 8001e1c:	f7ff f846 	bl	8000eac <__aeabi_fdiv>
 8001e20:	4603      	mov	r3, r0
 8001e22:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8001e26:	4618      	mov	r0, r3
 8001e28:	f7ff f948 	bl	80010bc <__aeabi_fcmpgt>
 8001e2c:	4603      	mov	r3, r0
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d002      	beq.n	8001e38 <setPwm+0x19c>
 8001e32:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8001e36:	e006      	b.n	8001e46 <setPwm+0x1aa>
 8001e38:	4b26      	ldr	r3, [pc, #152]	; (8001ed4 <setPwm+0x238>)
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	4619      	mov	r1, r3
 8001e3e:	6878      	ldr	r0, [r7, #4]
 8001e40:	f7ff f834 	bl	8000eac <__aeabi_fdiv>
 8001e44:	4603      	mov	r3, r0
 8001e46:	617b      	str	r3, [r7, #20]

	//PWMPWM 0 1 2 
	TIM_BASE->CCR1 = (uint32_t) roundf(dc_a*period);
 8001e48:	4b23      	ldr	r3, [pc, #140]	; (8001ed8 <setPwm+0x23c>)
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	4618      	mov	r0, r3
 8001e4e:	f7fe ff25 	bl	8000c9c <__aeabi_i2f>
 8001e52:	4603      	mov	r3, r0
 8001e54:	69f9      	ldr	r1, [r7, #28]
 8001e56:	4618      	mov	r0, r3
 8001e58:	f7fe ff74 	bl	8000d44 <__aeabi_fmul>
 8001e5c:	4603      	mov	r3, r0
 8001e5e:	4618      	mov	r0, r3
 8001e60:	f00a f98c 	bl	800c17c <roundf>
 8001e64:	4603      	mov	r3, r0
 8001e66:	4618      	mov	r0, r3
 8001e68:	f7ff f932 	bl	80010d0 <__aeabi_f2uiz>
 8001e6c:	4602      	mov	r2, r0
 8001e6e:	683b      	ldr	r3, [r7, #0]
 8001e70:	635a      	str	r2, [r3, #52]	; 0x34
	TIM_BASE->CCR2 = (uint32_t) roundf(dc_b*period);
 8001e72:	4b19      	ldr	r3, [pc, #100]	; (8001ed8 <setPwm+0x23c>)
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	4618      	mov	r0, r3
 8001e78:	f7fe ff10 	bl	8000c9c <__aeabi_i2f>
 8001e7c:	4603      	mov	r3, r0
 8001e7e:	69b9      	ldr	r1, [r7, #24]
 8001e80:	4618      	mov	r0, r3
 8001e82:	f7fe ff5f 	bl	8000d44 <__aeabi_fmul>
 8001e86:	4603      	mov	r3, r0
 8001e88:	4618      	mov	r0, r3
 8001e8a:	f00a f977 	bl	800c17c <roundf>
 8001e8e:	4603      	mov	r3, r0
 8001e90:	4618      	mov	r0, r3
 8001e92:	f7ff f91d 	bl	80010d0 <__aeabi_f2uiz>
 8001e96:	4602      	mov	r2, r0
 8001e98:	683b      	ldr	r3, [r7, #0]
 8001e9a:	639a      	str	r2, [r3, #56]	; 0x38
	TIM_BASE->CCR3 = (uint32_t) roundf(dc_c*period);
 8001e9c:	4b0e      	ldr	r3, [pc, #56]	; (8001ed8 <setPwm+0x23c>)
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	4618      	mov	r0, r3
 8001ea2:	f7fe fefb 	bl	8000c9c <__aeabi_i2f>
 8001ea6:	4603      	mov	r3, r0
 8001ea8:	6979      	ldr	r1, [r7, #20]
 8001eaa:	4618      	mov	r0, r3
 8001eac:	f7fe ff4a 	bl	8000d44 <__aeabi_fmul>
 8001eb0:	4603      	mov	r3, r0
 8001eb2:	4618      	mov	r0, r3
 8001eb4:	f00a f962 	bl	800c17c <roundf>
 8001eb8:	4603      	mov	r3, r0
 8001eba:	4618      	mov	r0, r3
 8001ebc:	f7ff f908 	bl	80010d0 <__aeabi_f2uiz>
 8001ec0:	4602      	mov	r2, r0
 8001ec2:	683b      	ldr	r3, [r7, #0]
 8001ec4:	63da      	str	r2, [r3, #60]	; 0x3c

}
 8001ec6:	bf00      	nop
 8001ec8:	3720      	adds	r7, #32
 8001eca:	46bd      	mov	sp, r7
 8001ecc:	bd80      	pop	{r7, pc}
 8001ece:	bf00      	nop
 8001ed0:	20000000 	.word	0x20000000
 8001ed4:	20000004 	.word	0x20000004
 8001ed8:	20000008 	.word	0x20000008
 8001edc:	00000000 	.word	0x00000000

08001ee0 <setPhaseVoltage>:

void setPhaseVoltage(float Uq,float Ud, float angle_el, TIM_TypeDef * TIM_BASE) {
 8001ee0:	b5b0      	push	{r4, r5, r7, lr}
 8001ee2:	b08a      	sub	sp, #40	; 0x28
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	60f8      	str	r0, [r7, #12]
 8001ee8:	60b9      	str	r1, [r7, #8]
 8001eea:	607a      	str	r2, [r7, #4]
 8001eec:	603b      	str	r3, [r7, #0]
  angle_el = _normalizeAngle(angle_el + zero_electric_angle);
 8001eee:	4b6e      	ldr	r3, [pc, #440]	; (80020a8 <setPhaseVoltage+0x1c8>)
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	6879      	ldr	r1, [r7, #4]
 8001ef4:	4618      	mov	r0, r3
 8001ef6:	f7fe fe1d 	bl	8000b34 <__addsf3>
 8001efa:	4603      	mov	r3, r0
 8001efc:	4618      	mov	r0, r3
 8001efe:	f7ff fe37 	bl	8001b70 <_normalizeAngle>
 8001f02:	6078      	str	r0, [r7, #4]
  // 
  float Ualpha =  -Uq*sin(angle_el);
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8001f0a:	4618      	mov	r0, r3
 8001f0c:	f7fe fa8c 	bl	8000428 <__aeabi_f2d>
 8001f10:	4604      	mov	r4, r0
 8001f12:	460d      	mov	r5, r1
 8001f14:	6878      	ldr	r0, [r7, #4]
 8001f16:	f7fe fa87 	bl	8000428 <__aeabi_f2d>
 8001f1a:	4602      	mov	r2, r0
 8001f1c:	460b      	mov	r3, r1
 8001f1e:	4610      	mov	r0, r2
 8001f20:	4619      	mov	r1, r3
 8001f22:	f00a f9bd 	bl	800c2a0 <sin>
 8001f26:	4602      	mov	r2, r0
 8001f28:	460b      	mov	r3, r1
 8001f2a:	4620      	mov	r0, r4
 8001f2c:	4629      	mov	r1, r5
 8001f2e:	f7fe fad3 	bl	80004d8 <__aeabi_dmul>
 8001f32:	4602      	mov	r2, r0
 8001f34:	460b      	mov	r3, r1
 8001f36:	4610      	mov	r0, r2
 8001f38:	4619      	mov	r1, r3
 8001f3a:	f7fe fda5 	bl	8000a88 <__aeabi_d2f>
 8001f3e:	4603      	mov	r3, r0
 8001f40:	627b      	str	r3, [r7, #36]	; 0x24
  float Ubeta =   Uq*cos(angle_el);
 8001f42:	68f8      	ldr	r0, [r7, #12]
 8001f44:	f7fe fa70 	bl	8000428 <__aeabi_f2d>
 8001f48:	4604      	mov	r4, r0
 8001f4a:	460d      	mov	r5, r1
 8001f4c:	6878      	ldr	r0, [r7, #4]
 8001f4e:	f7fe fa6b 	bl	8000428 <__aeabi_f2d>
 8001f52:	4602      	mov	r2, r0
 8001f54:	460b      	mov	r3, r1
 8001f56:	4610      	mov	r0, r2
 8001f58:	4619      	mov	r1, r3
 8001f5a:	f00a f95b 	bl	800c214 <cos>
 8001f5e:	4602      	mov	r2, r0
 8001f60:	460b      	mov	r3, r1
 8001f62:	4620      	mov	r0, r4
 8001f64:	4629      	mov	r1, r5
 8001f66:	f7fe fab7 	bl	80004d8 <__aeabi_dmul>
 8001f6a:	4602      	mov	r2, r0
 8001f6c:	460b      	mov	r3, r1
 8001f6e:	4610      	mov	r0, r2
 8001f70:	4619      	mov	r1, r3
 8001f72:	f7fe fd89 	bl	8000a88 <__aeabi_d2f>
 8001f76:	4603      	mov	r3, r0
 8001f78:	623b      	str	r3, [r7, #32]

  // 
  float Ua = Ualpha + voltage_power_supply/2;
 8001f7a:	4b4c      	ldr	r3, [pc, #304]	; (80020ac <setPhaseVoltage+0x1cc>)
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001f82:	4618      	mov	r0, r3
 8001f84:	f7fe ff92 	bl	8000eac <__aeabi_fdiv>
 8001f88:	4603      	mov	r3, r0
 8001f8a:	4619      	mov	r1, r3
 8001f8c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001f8e:	f7fe fdd1 	bl	8000b34 <__addsf3>
 8001f92:	4603      	mov	r3, r0
 8001f94:	61fb      	str	r3, [r7, #28]
  float Ub = (sqrt(3)*Ubeta-Ualpha)/2 + voltage_power_supply/2;
 8001f96:	6a38      	ldr	r0, [r7, #32]
 8001f98:	f7fe fa46 	bl	8000428 <__aeabi_f2d>
 8001f9c:	a340      	add	r3, pc, #256	; (adr r3, 80020a0 <setPhaseVoltage+0x1c0>)
 8001f9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fa2:	f7fe fa99 	bl	80004d8 <__aeabi_dmul>
 8001fa6:	4602      	mov	r2, r0
 8001fa8:	460b      	mov	r3, r1
 8001faa:	4614      	mov	r4, r2
 8001fac:	461d      	mov	r5, r3
 8001fae:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001fb0:	f7fe fa3a 	bl	8000428 <__aeabi_f2d>
 8001fb4:	4602      	mov	r2, r0
 8001fb6:	460b      	mov	r3, r1
 8001fb8:	4620      	mov	r0, r4
 8001fba:	4629      	mov	r1, r5
 8001fbc:	f7fe f8d4 	bl	8000168 <__aeabi_dsub>
 8001fc0:	4602      	mov	r2, r0
 8001fc2:	460b      	mov	r3, r1
 8001fc4:	4610      	mov	r0, r2
 8001fc6:	4619      	mov	r1, r3
 8001fc8:	f04f 0200 	mov.w	r2, #0
 8001fcc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001fd0:	f7fe fbac 	bl	800072c <__aeabi_ddiv>
 8001fd4:	4602      	mov	r2, r0
 8001fd6:	460b      	mov	r3, r1
 8001fd8:	4614      	mov	r4, r2
 8001fda:	461d      	mov	r5, r3
 8001fdc:	4b33      	ldr	r3, [pc, #204]	; (80020ac <setPhaseVoltage+0x1cc>)
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001fe4:	4618      	mov	r0, r3
 8001fe6:	f7fe ff61 	bl	8000eac <__aeabi_fdiv>
 8001fea:	4603      	mov	r3, r0
 8001fec:	4618      	mov	r0, r3
 8001fee:	f7fe fa1b 	bl	8000428 <__aeabi_f2d>
 8001ff2:	4602      	mov	r2, r0
 8001ff4:	460b      	mov	r3, r1
 8001ff6:	4620      	mov	r0, r4
 8001ff8:	4629      	mov	r1, r5
 8001ffa:	f7fe f8b7 	bl	800016c <__adddf3>
 8001ffe:	4602      	mov	r2, r0
 8002000:	460b      	mov	r3, r1
 8002002:	4610      	mov	r0, r2
 8002004:	4619      	mov	r1, r3
 8002006:	f7fe fd3f 	bl	8000a88 <__aeabi_d2f>
 800200a:	4603      	mov	r3, r0
 800200c:	61bb      	str	r3, [r7, #24]
  float Uc = (-Ualpha-sqrt(3)*Ubeta)/2 + voltage_power_supply/2;
 800200e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002010:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8002014:	4618      	mov	r0, r3
 8002016:	f7fe fa07 	bl	8000428 <__aeabi_f2d>
 800201a:	4604      	mov	r4, r0
 800201c:	460d      	mov	r5, r1
 800201e:	6a38      	ldr	r0, [r7, #32]
 8002020:	f7fe fa02 	bl	8000428 <__aeabi_f2d>
 8002024:	a31e      	add	r3, pc, #120	; (adr r3, 80020a0 <setPhaseVoltage+0x1c0>)
 8002026:	e9d3 2300 	ldrd	r2, r3, [r3]
 800202a:	f7fe fa55 	bl	80004d8 <__aeabi_dmul>
 800202e:	4602      	mov	r2, r0
 8002030:	460b      	mov	r3, r1
 8002032:	4620      	mov	r0, r4
 8002034:	4629      	mov	r1, r5
 8002036:	f7fe f897 	bl	8000168 <__aeabi_dsub>
 800203a:	4602      	mov	r2, r0
 800203c:	460b      	mov	r3, r1
 800203e:	4610      	mov	r0, r2
 8002040:	4619      	mov	r1, r3
 8002042:	f04f 0200 	mov.w	r2, #0
 8002046:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800204a:	f7fe fb6f 	bl	800072c <__aeabi_ddiv>
 800204e:	4602      	mov	r2, r0
 8002050:	460b      	mov	r3, r1
 8002052:	4614      	mov	r4, r2
 8002054:	461d      	mov	r5, r3
 8002056:	4b15      	ldr	r3, [pc, #84]	; (80020ac <setPhaseVoltage+0x1cc>)
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800205e:	4618      	mov	r0, r3
 8002060:	f7fe ff24 	bl	8000eac <__aeabi_fdiv>
 8002064:	4603      	mov	r3, r0
 8002066:	4618      	mov	r0, r3
 8002068:	f7fe f9de 	bl	8000428 <__aeabi_f2d>
 800206c:	4602      	mov	r2, r0
 800206e:	460b      	mov	r3, r1
 8002070:	4620      	mov	r0, r4
 8002072:	4629      	mov	r1, r5
 8002074:	f7fe f87a 	bl	800016c <__adddf3>
 8002078:	4602      	mov	r2, r0
 800207a:	460b      	mov	r3, r1
 800207c:	4610      	mov	r0, r2
 800207e:	4619      	mov	r1, r3
 8002080:	f7fe fd02 	bl	8000a88 <__aeabi_d2f>
 8002084:	4603      	mov	r3, r0
 8002086:	617b      	str	r3, [r7, #20]
  setPwm(Ua,Ub,Uc,TIM_BASE);
 8002088:	683b      	ldr	r3, [r7, #0]
 800208a:	697a      	ldr	r2, [r7, #20]
 800208c:	69b9      	ldr	r1, [r7, #24]
 800208e:	69f8      	ldr	r0, [r7, #28]
 8002090:	f7ff fe04 	bl	8001c9c <setPwm>
}
 8002094:	bf00      	nop
 8002096:	3728      	adds	r7, #40	; 0x28
 8002098:	46bd      	mov	sp, r7
 800209a:	bdb0      	pop	{r4, r5, r7, pc}
 800209c:	f3af 8000 	nop.w
 80020a0:	e8584caa 	.word	0xe8584caa
 80020a4:	3ffbb67a 	.word	0x3ffbb67a
 80020a8:	2000034c 	.word	0x2000034c
 80020ac:	20000004 	.word	0x20000004

080020b0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80020b0:	b480      	push	{r7}
 80020b2:	b083      	sub	sp, #12
 80020b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80020b6:	4b0e      	ldr	r3, [pc, #56]	; (80020f0 <HAL_MspInit+0x40>)
 80020b8:	699b      	ldr	r3, [r3, #24]
 80020ba:	4a0d      	ldr	r2, [pc, #52]	; (80020f0 <HAL_MspInit+0x40>)
 80020bc:	f043 0301 	orr.w	r3, r3, #1
 80020c0:	6193      	str	r3, [r2, #24]
 80020c2:	4b0b      	ldr	r3, [pc, #44]	; (80020f0 <HAL_MspInit+0x40>)
 80020c4:	699b      	ldr	r3, [r3, #24]
 80020c6:	f003 0301 	and.w	r3, r3, #1
 80020ca:	607b      	str	r3, [r7, #4]
 80020cc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80020ce:	4b08      	ldr	r3, [pc, #32]	; (80020f0 <HAL_MspInit+0x40>)
 80020d0:	69db      	ldr	r3, [r3, #28]
 80020d2:	4a07      	ldr	r2, [pc, #28]	; (80020f0 <HAL_MspInit+0x40>)
 80020d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80020d8:	61d3      	str	r3, [r2, #28]
 80020da:	4b05      	ldr	r3, [pc, #20]	; (80020f0 <HAL_MspInit+0x40>)
 80020dc:	69db      	ldr	r3, [r3, #28]
 80020de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020e2:	603b      	str	r3, [r7, #0]
 80020e4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80020e6:	bf00      	nop
 80020e8:	370c      	adds	r7, #12
 80020ea:	46bd      	mov	sp, r7
 80020ec:	bc80      	pop	{r7}
 80020ee:	4770      	bx	lr
 80020f0:	40021000 	.word	0x40021000

080020f4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80020f4:	b580      	push	{r7, lr}
 80020f6:	b088      	sub	sp, #32
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020fc:	f107 0310 	add.w	r3, r7, #16
 8002100:	2200      	movs	r2, #0
 8002102:	601a      	str	r2, [r3, #0]
 8002104:	605a      	str	r2, [r3, #4]
 8002106:	609a      	str	r2, [r3, #8]
 8002108:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	4a14      	ldr	r2, [pc, #80]	; (8002160 <HAL_ADC_MspInit+0x6c>)
 8002110:	4293      	cmp	r3, r2
 8002112:	d121      	bne.n	8002158 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002114:	4b13      	ldr	r3, [pc, #76]	; (8002164 <HAL_ADC_MspInit+0x70>)
 8002116:	699b      	ldr	r3, [r3, #24]
 8002118:	4a12      	ldr	r2, [pc, #72]	; (8002164 <HAL_ADC_MspInit+0x70>)
 800211a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800211e:	6193      	str	r3, [r2, #24]
 8002120:	4b10      	ldr	r3, [pc, #64]	; (8002164 <HAL_ADC_MspInit+0x70>)
 8002122:	699b      	ldr	r3, [r3, #24]
 8002124:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002128:	60fb      	str	r3, [r7, #12]
 800212a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800212c:	4b0d      	ldr	r3, [pc, #52]	; (8002164 <HAL_ADC_MspInit+0x70>)
 800212e:	699b      	ldr	r3, [r3, #24]
 8002130:	4a0c      	ldr	r2, [pc, #48]	; (8002164 <HAL_ADC_MspInit+0x70>)
 8002132:	f043 0304 	orr.w	r3, r3, #4
 8002136:	6193      	str	r3, [r2, #24]
 8002138:	4b0a      	ldr	r3, [pc, #40]	; (8002164 <HAL_ADC_MspInit+0x70>)
 800213a:	699b      	ldr	r3, [r3, #24]
 800213c:	f003 0304 	and.w	r3, r3, #4
 8002140:	60bb      	str	r3, [r7, #8]
 8002142:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8002144:	2307      	movs	r3, #7
 8002146:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002148:	2303      	movs	r3, #3
 800214a:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800214c:	f107 0310 	add.w	r3, r7, #16
 8002150:	4619      	mov	r1, r3
 8002152:	4805      	ldr	r0, [pc, #20]	; (8002168 <HAL_ADC_MspInit+0x74>)
 8002154:	f000 ff4a 	bl	8002fec <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002158:	bf00      	nop
 800215a:	3720      	adds	r7, #32
 800215c:	46bd      	mov	sp, r7
 800215e:	bd80      	pop	{r7, pc}
 8002160:	40012400 	.word	0x40012400
 8002164:	40021000 	.word	0x40021000
 8002168:	40010800 	.word	0x40010800

0800216c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800216c:	b580      	push	{r7, lr}
 800216e:	b088      	sub	sp, #32
 8002170:	af00      	add	r7, sp, #0
 8002172:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002174:	f107 0310 	add.w	r3, r7, #16
 8002178:	2200      	movs	r2, #0
 800217a:	601a      	str	r2, [r3, #0]
 800217c:	605a      	str	r2, [r3, #4]
 800217e:	609a      	str	r2, [r3, #8]
 8002180:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	4a1b      	ldr	r2, [pc, #108]	; (80021f4 <HAL_SPI_MspInit+0x88>)
 8002188:	4293      	cmp	r3, r2
 800218a:	d12f      	bne.n	80021ec <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800218c:	4b1a      	ldr	r3, [pc, #104]	; (80021f8 <HAL_SPI_MspInit+0x8c>)
 800218e:	699b      	ldr	r3, [r3, #24]
 8002190:	4a19      	ldr	r2, [pc, #100]	; (80021f8 <HAL_SPI_MspInit+0x8c>)
 8002192:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002196:	6193      	str	r3, [r2, #24]
 8002198:	4b17      	ldr	r3, [pc, #92]	; (80021f8 <HAL_SPI_MspInit+0x8c>)
 800219a:	699b      	ldr	r3, [r3, #24]
 800219c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80021a0:	60fb      	str	r3, [r7, #12]
 80021a2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021a4:	4b14      	ldr	r3, [pc, #80]	; (80021f8 <HAL_SPI_MspInit+0x8c>)
 80021a6:	699b      	ldr	r3, [r3, #24]
 80021a8:	4a13      	ldr	r2, [pc, #76]	; (80021f8 <HAL_SPI_MspInit+0x8c>)
 80021aa:	f043 0304 	orr.w	r3, r3, #4
 80021ae:	6193      	str	r3, [r2, #24]
 80021b0:	4b11      	ldr	r3, [pc, #68]	; (80021f8 <HAL_SPI_MspInit+0x8c>)
 80021b2:	699b      	ldr	r3, [r3, #24]
 80021b4:	f003 0304 	and.w	r3, r3, #4
 80021b8:	60bb      	str	r3, [r7, #8]
 80021ba:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 80021bc:	23a0      	movs	r3, #160	; 0xa0
 80021be:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021c0:	2302      	movs	r3, #2
 80021c2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80021c4:	2303      	movs	r3, #3
 80021c6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021c8:	f107 0310 	add.w	r3, r7, #16
 80021cc:	4619      	mov	r1, r3
 80021ce:	480b      	ldr	r0, [pc, #44]	; (80021fc <HAL_SPI_MspInit+0x90>)
 80021d0:	f000 ff0c 	bl	8002fec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80021d4:	2340      	movs	r3, #64	; 0x40
 80021d6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80021d8:	2300      	movs	r3, #0
 80021da:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80021dc:	2301      	movs	r3, #1
 80021de:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021e0:	f107 0310 	add.w	r3, r7, #16
 80021e4:	4619      	mov	r1, r3
 80021e6:	4805      	ldr	r0, [pc, #20]	; (80021fc <HAL_SPI_MspInit+0x90>)
 80021e8:	f000 ff00 	bl	8002fec <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80021ec:	bf00      	nop
 80021ee:	3720      	adds	r7, #32
 80021f0:	46bd      	mov	sp, r7
 80021f2:	bd80      	pop	{r7, pc}
 80021f4:	40013000 	.word	0x40013000
 80021f8:	40021000 	.word	0x40021000
 80021fc:	40010800 	.word	0x40010800

08002200 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002200:	b580      	push	{r7, lr}
 8002202:	b084      	sub	sp, #16
 8002204:	af00      	add	r7, sp, #0
 8002206:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	4a16      	ldr	r2, [pc, #88]	; (8002268 <HAL_TIM_Base_MspInit+0x68>)
 800220e:	4293      	cmp	r3, r2
 8002210:	d10c      	bne.n	800222c <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002212:	4b16      	ldr	r3, [pc, #88]	; (800226c <HAL_TIM_Base_MspInit+0x6c>)
 8002214:	699b      	ldr	r3, [r3, #24]
 8002216:	4a15      	ldr	r2, [pc, #84]	; (800226c <HAL_TIM_Base_MspInit+0x6c>)
 8002218:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800221c:	6193      	str	r3, [r2, #24]
 800221e:	4b13      	ldr	r3, [pc, #76]	; (800226c <HAL_TIM_Base_MspInit+0x6c>)
 8002220:	699b      	ldr	r3, [r3, #24]
 8002222:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002226:	60fb      	str	r3, [r7, #12]
 8002228:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800222a:	e018      	b.n	800225e <HAL_TIM_Base_MspInit+0x5e>
  else if(htim_base->Instance==TIM2)
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002234:	d113      	bne.n	800225e <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002236:	4b0d      	ldr	r3, [pc, #52]	; (800226c <HAL_TIM_Base_MspInit+0x6c>)
 8002238:	69db      	ldr	r3, [r3, #28]
 800223a:	4a0c      	ldr	r2, [pc, #48]	; (800226c <HAL_TIM_Base_MspInit+0x6c>)
 800223c:	f043 0301 	orr.w	r3, r3, #1
 8002240:	61d3      	str	r3, [r2, #28]
 8002242:	4b0a      	ldr	r3, [pc, #40]	; (800226c <HAL_TIM_Base_MspInit+0x6c>)
 8002244:	69db      	ldr	r3, [r3, #28]
 8002246:	f003 0301 	and.w	r3, r3, #1
 800224a:	60bb      	str	r3, [r7, #8]
 800224c:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800224e:	2200      	movs	r2, #0
 8002250:	2100      	movs	r1, #0
 8002252:	201c      	movs	r0, #28
 8002254:	f000 fe93 	bl	8002f7e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002258:	201c      	movs	r0, #28
 800225a:	f000 feac 	bl	8002fb6 <HAL_NVIC_EnableIRQ>
}
 800225e:	bf00      	nop
 8002260:	3710      	adds	r7, #16
 8002262:	46bd      	mov	sp, r7
 8002264:	bd80      	pop	{r7, pc}
 8002266:	bf00      	nop
 8002268:	40012c00 	.word	0x40012c00
 800226c:	40021000 	.word	0x40021000

08002270 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002270:	b580      	push	{r7, lr}
 8002272:	b088      	sub	sp, #32
 8002274:	af00      	add	r7, sp, #0
 8002276:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002278:	f107 0310 	add.w	r3, r7, #16
 800227c:	2200      	movs	r2, #0
 800227e:	601a      	str	r2, [r3, #0]
 8002280:	605a      	str	r2, [r3, #4]
 8002282:	609a      	str	r2, [r3, #8]
 8002284:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM1)
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	4a10      	ldr	r2, [pc, #64]	; (80022cc <HAL_TIM_MspPostInit+0x5c>)
 800228c:	4293      	cmp	r3, r2
 800228e:	d118      	bne.n	80022c2 <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002290:	4b0f      	ldr	r3, [pc, #60]	; (80022d0 <HAL_TIM_MspPostInit+0x60>)
 8002292:	699b      	ldr	r3, [r3, #24]
 8002294:	4a0e      	ldr	r2, [pc, #56]	; (80022d0 <HAL_TIM_MspPostInit+0x60>)
 8002296:	f043 0304 	orr.w	r3, r3, #4
 800229a:	6193      	str	r3, [r2, #24]
 800229c:	4b0c      	ldr	r3, [pc, #48]	; (80022d0 <HAL_TIM_MspPostInit+0x60>)
 800229e:	699b      	ldr	r3, [r3, #24]
 80022a0:	f003 0304 	and.w	r3, r3, #4
 80022a4:	60fb      	str	r3, [r7, #12]
 80022a6:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 80022a8:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 80022ac:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022ae:	2302      	movs	r3, #2
 80022b0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022b2:	2302      	movs	r3, #2
 80022b4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022b6:	f107 0310 	add.w	r3, r7, #16
 80022ba:	4619      	mov	r1, r3
 80022bc:	4805      	ldr	r0, [pc, #20]	; (80022d4 <HAL_TIM_MspPostInit+0x64>)
 80022be:	f000 fe95 	bl	8002fec <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80022c2:	bf00      	nop
 80022c4:	3720      	adds	r7, #32
 80022c6:	46bd      	mov	sp, r7
 80022c8:	bd80      	pop	{r7, pc}
 80022ca:	bf00      	nop
 80022cc:	40012c00 	.word	0x40012c00
 80022d0:	40021000 	.word	0x40021000
 80022d4:	40010800 	.word	0x40010800

080022d8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80022d8:	b480      	push	{r7}
 80022da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80022dc:	e7fe      	b.n	80022dc <NMI_Handler+0x4>

080022de <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80022de:	b480      	push	{r7}
 80022e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80022e2:	e7fe      	b.n	80022e2 <HardFault_Handler+0x4>

080022e4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80022e4:	b480      	push	{r7}
 80022e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80022e8:	e7fe      	b.n	80022e8 <MemManage_Handler+0x4>

080022ea <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80022ea:	b480      	push	{r7}
 80022ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80022ee:	e7fe      	b.n	80022ee <BusFault_Handler+0x4>

080022f0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80022f0:	b480      	push	{r7}
 80022f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80022f4:	e7fe      	b.n	80022f4 <UsageFault_Handler+0x4>

080022f6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80022f6:	b480      	push	{r7}
 80022f8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80022fa:	bf00      	nop
 80022fc:	46bd      	mov	sp, r7
 80022fe:	bc80      	pop	{r7}
 8002300:	4770      	bx	lr

08002302 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002302:	b480      	push	{r7}
 8002304:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002306:	bf00      	nop
 8002308:	46bd      	mov	sp, r7
 800230a:	bc80      	pop	{r7}
 800230c:	4770      	bx	lr

0800230e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800230e:	b480      	push	{r7}
 8002310:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002312:	bf00      	nop
 8002314:	46bd      	mov	sp, r7
 8002316:	bc80      	pop	{r7}
 8002318:	4770      	bx	lr

0800231a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800231a:	b580      	push	{r7, lr}
 800231c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800231e:	f000 f8bf 	bl	80024a0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002322:	bf00      	nop
 8002324:	bd80      	pop	{r7, pc}
	...

08002328 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8002328:	b580      	push	{r7, lr}
 800232a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 800232c:	4802      	ldr	r0, [pc, #8]	; (8002338 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 800232e:	f001 f937 	bl	80035a0 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 8002332:	bf00      	nop
 8002334:	bd80      	pop	{r7, pc}
 8002336:	bf00      	nop
 8002338:	20001030 	.word	0x20001030

0800233c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800233c:	b580      	push	{r7, lr}
 800233e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002340:	4802      	ldr	r0, [pc, #8]	; (800234c <TIM2_IRQHandler+0x10>)
 8002342:	f004 f8a5 	bl	8006490 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002346:	bf00      	nop
 8002348:	bd80      	pop	{r7, pc}
 800234a:	bf00      	nop
 800234c:	200002d0 	.word	0x200002d0

08002350 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002350:	b580      	push	{r7, lr}
 8002352:	b086      	sub	sp, #24
 8002354:	af00      	add	r7, sp, #0
 8002356:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002358:	4a14      	ldr	r2, [pc, #80]	; (80023ac <_sbrk+0x5c>)
 800235a:	4b15      	ldr	r3, [pc, #84]	; (80023b0 <_sbrk+0x60>)
 800235c:	1ad3      	subs	r3, r2, r3
 800235e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002360:	697b      	ldr	r3, [r7, #20]
 8002362:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002364:	4b13      	ldr	r3, [pc, #76]	; (80023b4 <_sbrk+0x64>)
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	2b00      	cmp	r3, #0
 800236a:	d102      	bne.n	8002372 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800236c:	4b11      	ldr	r3, [pc, #68]	; (80023b4 <_sbrk+0x64>)
 800236e:	4a12      	ldr	r2, [pc, #72]	; (80023b8 <_sbrk+0x68>)
 8002370:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002372:	4b10      	ldr	r3, [pc, #64]	; (80023b4 <_sbrk+0x64>)
 8002374:	681a      	ldr	r2, [r3, #0]
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	4413      	add	r3, r2
 800237a:	693a      	ldr	r2, [r7, #16]
 800237c:	429a      	cmp	r2, r3
 800237e:	d207      	bcs.n	8002390 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002380:	f009 fa72 	bl	800b868 <__errno>
 8002384:	4603      	mov	r3, r0
 8002386:	220c      	movs	r2, #12
 8002388:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800238a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800238e:	e009      	b.n	80023a4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002390:	4b08      	ldr	r3, [pc, #32]	; (80023b4 <_sbrk+0x64>)
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002396:	4b07      	ldr	r3, [pc, #28]	; (80023b4 <_sbrk+0x64>)
 8002398:	681a      	ldr	r2, [r3, #0]
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	4413      	add	r3, r2
 800239e:	4a05      	ldr	r2, [pc, #20]	; (80023b4 <_sbrk+0x64>)
 80023a0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80023a2:	68fb      	ldr	r3, [r7, #12]
}
 80023a4:	4618      	mov	r0, r3
 80023a6:	3718      	adds	r7, #24
 80023a8:	46bd      	mov	sp, r7
 80023aa:	bd80      	pop	{r7, pc}
 80023ac:	20005000 	.word	0x20005000
 80023b0:	00000400 	.word	0x00000400
 80023b4:	20000360 	.word	0x20000360
 80023b8:	20001688 	.word	0x20001688

080023bc <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80023bc:	b480      	push	{r7}
 80023be:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80023c0:	bf00      	nop
 80023c2:	46bd      	mov	sp, r7
 80023c4:	bc80      	pop	{r7}
 80023c6:	4770      	bx	lr

080023c8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80023c8:	480c      	ldr	r0, [pc, #48]	; (80023fc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80023ca:	490d      	ldr	r1, [pc, #52]	; (8002400 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80023cc:	4a0d      	ldr	r2, [pc, #52]	; (8002404 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80023ce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80023d0:	e002      	b.n	80023d8 <LoopCopyDataInit>

080023d2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80023d2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80023d4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80023d6:	3304      	adds	r3, #4

080023d8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80023d8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80023da:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80023dc:	d3f9      	bcc.n	80023d2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80023de:	4a0a      	ldr	r2, [pc, #40]	; (8002408 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80023e0:	4c0a      	ldr	r4, [pc, #40]	; (800240c <LoopFillZerobss+0x22>)
  movs r3, #0
 80023e2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80023e4:	e001      	b.n	80023ea <LoopFillZerobss>

080023e6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80023e6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80023e8:	3204      	adds	r2, #4

080023ea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80023ea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80023ec:	d3fb      	bcc.n	80023e6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80023ee:	f7ff ffe5 	bl	80023bc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80023f2:	f009 fa3f 	bl	800b874 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80023f6:	f7fe ff23 	bl	8001240 <main>
  bx lr
 80023fa:	4770      	bx	lr
  ldr r0, =_sdata
 80023fc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002400:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 8002404:	0800d7b8 	.word	0x0800d7b8
  ldr r2, =_sbss
 8002408:	200001e4 	.word	0x200001e4
  ldr r4, =_ebss
 800240c:	20001688 	.word	0x20001688

08002410 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002410:	e7fe      	b.n	8002410 <ADC1_2_IRQHandler>
	...

08002414 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002414:	b580      	push	{r7, lr}
 8002416:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002418:	4b08      	ldr	r3, [pc, #32]	; (800243c <HAL_Init+0x28>)
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	4a07      	ldr	r2, [pc, #28]	; (800243c <HAL_Init+0x28>)
 800241e:	f043 0310 	orr.w	r3, r3, #16
 8002422:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002424:	2003      	movs	r0, #3
 8002426:	f000 fd9f 	bl	8002f68 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800242a:	200f      	movs	r0, #15
 800242c:	f000 f808 	bl	8002440 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002430:	f7ff fe3e 	bl	80020b0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002434:	2300      	movs	r3, #0
}
 8002436:	4618      	mov	r0, r3
 8002438:	bd80      	pop	{r7, pc}
 800243a:	bf00      	nop
 800243c:	40022000 	.word	0x40022000

08002440 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002440:	b580      	push	{r7, lr}
 8002442:	b082      	sub	sp, #8
 8002444:	af00      	add	r7, sp, #0
 8002446:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002448:	4b12      	ldr	r3, [pc, #72]	; (8002494 <HAL_InitTick+0x54>)
 800244a:	681a      	ldr	r2, [r3, #0]
 800244c:	4b12      	ldr	r3, [pc, #72]	; (8002498 <HAL_InitTick+0x58>)
 800244e:	781b      	ldrb	r3, [r3, #0]
 8002450:	4619      	mov	r1, r3
 8002452:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002456:	fbb3 f3f1 	udiv	r3, r3, r1
 800245a:	fbb2 f3f3 	udiv	r3, r2, r3
 800245e:	4618      	mov	r0, r3
 8002460:	f000 fdb7 	bl	8002fd2 <HAL_SYSTICK_Config>
 8002464:	4603      	mov	r3, r0
 8002466:	2b00      	cmp	r3, #0
 8002468:	d001      	beq.n	800246e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800246a:	2301      	movs	r3, #1
 800246c:	e00e      	b.n	800248c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	2b0f      	cmp	r3, #15
 8002472:	d80a      	bhi.n	800248a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002474:	2200      	movs	r2, #0
 8002476:	6879      	ldr	r1, [r7, #4]
 8002478:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800247c:	f000 fd7f 	bl	8002f7e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002480:	4a06      	ldr	r2, [pc, #24]	; (800249c <HAL_InitTick+0x5c>)
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002486:	2300      	movs	r3, #0
 8002488:	e000      	b.n	800248c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800248a:	2301      	movs	r3, #1
}
 800248c:	4618      	mov	r0, r3
 800248e:	3708      	adds	r7, #8
 8002490:	46bd      	mov	sp, r7
 8002492:	bd80      	pop	{r7, pc}
 8002494:	20000018 	.word	0x20000018
 8002498:	20000020 	.word	0x20000020
 800249c:	2000001c 	.word	0x2000001c

080024a0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80024a0:	b480      	push	{r7}
 80024a2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80024a4:	4b05      	ldr	r3, [pc, #20]	; (80024bc <HAL_IncTick+0x1c>)
 80024a6:	781b      	ldrb	r3, [r3, #0]
 80024a8:	461a      	mov	r2, r3
 80024aa:	4b05      	ldr	r3, [pc, #20]	; (80024c0 <HAL_IncTick+0x20>)
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	4413      	add	r3, r2
 80024b0:	4a03      	ldr	r2, [pc, #12]	; (80024c0 <HAL_IncTick+0x20>)
 80024b2:	6013      	str	r3, [r2, #0]
}
 80024b4:	bf00      	nop
 80024b6:	46bd      	mov	sp, r7
 80024b8:	bc80      	pop	{r7}
 80024ba:	4770      	bx	lr
 80024bc:	20000020 	.word	0x20000020
 80024c0:	20000364 	.word	0x20000364

080024c4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80024c4:	b480      	push	{r7}
 80024c6:	af00      	add	r7, sp, #0
  return uwTick;
 80024c8:	4b02      	ldr	r3, [pc, #8]	; (80024d4 <HAL_GetTick+0x10>)
 80024ca:	681b      	ldr	r3, [r3, #0]
}
 80024cc:	4618      	mov	r0, r3
 80024ce:	46bd      	mov	sp, r7
 80024d0:	bc80      	pop	{r7}
 80024d2:	4770      	bx	lr
 80024d4:	20000364 	.word	0x20000364

080024d8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80024d8:	b580      	push	{r7, lr}
 80024da:	b084      	sub	sp, #16
 80024dc:	af00      	add	r7, sp, #0
 80024de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80024e0:	f7ff fff0 	bl	80024c4 <HAL_GetTick>
 80024e4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80024f0:	d005      	beq.n	80024fe <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80024f2:	4b0a      	ldr	r3, [pc, #40]	; (800251c <HAL_Delay+0x44>)
 80024f4:	781b      	ldrb	r3, [r3, #0]
 80024f6:	461a      	mov	r2, r3
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	4413      	add	r3, r2
 80024fc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80024fe:	bf00      	nop
 8002500:	f7ff ffe0 	bl	80024c4 <HAL_GetTick>
 8002504:	4602      	mov	r2, r0
 8002506:	68bb      	ldr	r3, [r7, #8]
 8002508:	1ad3      	subs	r3, r2, r3
 800250a:	68fa      	ldr	r2, [r7, #12]
 800250c:	429a      	cmp	r2, r3
 800250e:	d8f7      	bhi.n	8002500 <HAL_Delay+0x28>
  {
  }
}
 8002510:	bf00      	nop
 8002512:	bf00      	nop
 8002514:	3710      	adds	r7, #16
 8002516:	46bd      	mov	sp, r7
 8002518:	bd80      	pop	{r7, pc}
 800251a:	bf00      	nop
 800251c:	20000020 	.word	0x20000020

08002520 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002520:	b580      	push	{r7, lr}
 8002522:	b086      	sub	sp, #24
 8002524:	af00      	add	r7, sp, #0
 8002526:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002528:	2300      	movs	r3, #0
 800252a:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 800252c:	2300      	movs	r3, #0
 800252e:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8002530:	2300      	movs	r3, #0
 8002532:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8002534:	2300      	movs	r3, #0
 8002536:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	2b00      	cmp	r3, #0
 800253c:	d101      	bne.n	8002542 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 800253e:	2301      	movs	r3, #1
 8002540:	e0be      	b.n	80026c0 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	689b      	ldr	r3, [r3, #8]
 8002546:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800254c:	2b00      	cmp	r3, #0
 800254e:	d109      	bne.n	8002564 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	2200      	movs	r2, #0
 8002554:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	2200      	movs	r2, #0
 800255a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800255e:	6878      	ldr	r0, [r7, #4]
 8002560:	f7ff fdc8 	bl	80020f4 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002564:	6878      	ldr	r0, [r7, #4]
 8002566:	f000 fbf1 	bl	8002d4c <ADC_ConversionStop_Disable>
 800256a:	4603      	mov	r3, r0
 800256c:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002572:	f003 0310 	and.w	r3, r3, #16
 8002576:	2b00      	cmp	r3, #0
 8002578:	f040 8099 	bne.w	80026ae <HAL_ADC_Init+0x18e>
 800257c:	7dfb      	ldrb	r3, [r7, #23]
 800257e:	2b00      	cmp	r3, #0
 8002580:	f040 8095 	bne.w	80026ae <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002588:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800258c:	f023 0302 	bic.w	r3, r3, #2
 8002590:	f043 0202 	orr.w	r2, r3, #2
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80025a0:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	7b1b      	ldrb	r3, [r3, #12]
 80025a6:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80025a8:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80025aa:	68ba      	ldr	r2, [r7, #8]
 80025ac:	4313      	orrs	r3, r2
 80025ae:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	689b      	ldr	r3, [r3, #8]
 80025b4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80025b8:	d003      	beq.n	80025c2 <HAL_ADC_Init+0xa2>
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	689b      	ldr	r3, [r3, #8]
 80025be:	2b01      	cmp	r3, #1
 80025c0:	d102      	bne.n	80025c8 <HAL_ADC_Init+0xa8>
 80025c2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80025c6:	e000      	b.n	80025ca <HAL_ADC_Init+0xaa>
 80025c8:	2300      	movs	r3, #0
 80025ca:	693a      	ldr	r2, [r7, #16]
 80025cc:	4313      	orrs	r3, r2
 80025ce:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	7d1b      	ldrb	r3, [r3, #20]
 80025d4:	2b01      	cmp	r3, #1
 80025d6:	d119      	bne.n	800260c <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	7b1b      	ldrb	r3, [r3, #12]
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d109      	bne.n	80025f4 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	699b      	ldr	r3, [r3, #24]
 80025e4:	3b01      	subs	r3, #1
 80025e6:	035a      	lsls	r2, r3, #13
 80025e8:	693b      	ldr	r3, [r7, #16]
 80025ea:	4313      	orrs	r3, r2
 80025ec:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80025f0:	613b      	str	r3, [r7, #16]
 80025f2:	e00b      	b.n	800260c <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025f8:	f043 0220 	orr.w	r2, r3, #32
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002604:	f043 0201 	orr.w	r2, r3, #1
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	685b      	ldr	r3, [r3, #4]
 8002612:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	693a      	ldr	r2, [r7, #16]
 800261c:	430a      	orrs	r2, r1
 800261e:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	689a      	ldr	r2, [r3, #8]
 8002626:	4b28      	ldr	r3, [pc, #160]	; (80026c8 <HAL_ADC_Init+0x1a8>)
 8002628:	4013      	ands	r3, r2
 800262a:	687a      	ldr	r2, [r7, #4]
 800262c:	6812      	ldr	r2, [r2, #0]
 800262e:	68b9      	ldr	r1, [r7, #8]
 8002630:	430b      	orrs	r3, r1
 8002632:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	689b      	ldr	r3, [r3, #8]
 8002638:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800263c:	d003      	beq.n	8002646 <HAL_ADC_Init+0x126>
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	689b      	ldr	r3, [r3, #8]
 8002642:	2b01      	cmp	r3, #1
 8002644:	d104      	bne.n	8002650 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	691b      	ldr	r3, [r3, #16]
 800264a:	3b01      	subs	r3, #1
 800264c:	051b      	lsls	r3, r3, #20
 800264e:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002656:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	68fa      	ldr	r2, [r7, #12]
 8002660:	430a      	orrs	r2, r1
 8002662:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	689a      	ldr	r2, [r3, #8]
 800266a:	4b18      	ldr	r3, [pc, #96]	; (80026cc <HAL_ADC_Init+0x1ac>)
 800266c:	4013      	ands	r3, r2
 800266e:	68ba      	ldr	r2, [r7, #8]
 8002670:	429a      	cmp	r2, r3
 8002672:	d10b      	bne.n	800268c <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	2200      	movs	r2, #0
 8002678:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800267e:	f023 0303 	bic.w	r3, r3, #3
 8002682:	f043 0201 	orr.w	r2, r3, #1
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800268a:	e018      	b.n	80026be <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002690:	f023 0312 	bic.w	r3, r3, #18
 8002694:	f043 0210 	orr.w	r2, r3, #16
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026a0:	f043 0201 	orr.w	r2, r3, #1
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 80026a8:	2301      	movs	r3, #1
 80026aa:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80026ac:	e007      	b.n	80026be <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026b2:	f043 0210 	orr.w	r2, r3, #16
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 80026ba:	2301      	movs	r3, #1
 80026bc:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80026be:	7dfb      	ldrb	r3, [r7, #23]
}
 80026c0:	4618      	mov	r0, r3
 80026c2:	3718      	adds	r7, #24
 80026c4:	46bd      	mov	sp, r7
 80026c6:	bd80      	pop	{r7, pc}
 80026c8:	ffe1f7fd 	.word	0xffe1f7fd
 80026cc:	ff1f0efe 	.word	0xff1f0efe

080026d0 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80026d0:	b580      	push	{r7, lr}
 80026d2:	b084      	sub	sp, #16
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80026d8:	2300      	movs	r3, #0
 80026da:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80026e2:	2b01      	cmp	r3, #1
 80026e4:	d101      	bne.n	80026ea <HAL_ADC_Start+0x1a>
 80026e6:	2302      	movs	r3, #2
 80026e8:	e098      	b.n	800281c <HAL_ADC_Start+0x14c>
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	2201      	movs	r2, #1
 80026ee:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 80026f2:	6878      	ldr	r0, [r7, #4]
 80026f4:	f000 fad0 	bl	8002c98 <ADC_Enable>
 80026f8:	4603      	mov	r3, r0
 80026fa:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 80026fc:	7bfb      	ldrb	r3, [r7, #15]
 80026fe:	2b00      	cmp	r3, #0
 8002700:	f040 8087 	bne.w	8002812 <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002708:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800270c:	f023 0301 	bic.w	r3, r3, #1
 8002710:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	4a41      	ldr	r2, [pc, #260]	; (8002824 <HAL_ADC_Start+0x154>)
 800271e:	4293      	cmp	r3, r2
 8002720:	d105      	bne.n	800272e <HAL_ADC_Start+0x5e>
 8002722:	4b41      	ldr	r3, [pc, #260]	; (8002828 <HAL_ADC_Start+0x158>)
 8002724:	685b      	ldr	r3, [r3, #4]
 8002726:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 800272a:	2b00      	cmp	r3, #0
 800272c:	d115      	bne.n	800275a <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002732:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	685b      	ldr	r3, [r3, #4]
 8002740:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002744:	2b00      	cmp	r3, #0
 8002746:	d026      	beq.n	8002796 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800274c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002750:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002758:	e01d      	b.n	8002796 <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800275e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	4a2f      	ldr	r2, [pc, #188]	; (8002828 <HAL_ADC_Start+0x158>)
 800276c:	4293      	cmp	r3, r2
 800276e:	d004      	beq.n	800277a <HAL_ADC_Start+0xaa>
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	4a2b      	ldr	r2, [pc, #172]	; (8002824 <HAL_ADC_Start+0x154>)
 8002776:	4293      	cmp	r3, r2
 8002778:	d10d      	bne.n	8002796 <HAL_ADC_Start+0xc6>
 800277a:	4b2b      	ldr	r3, [pc, #172]	; (8002828 <HAL_ADC_Start+0x158>)
 800277c:	685b      	ldr	r3, [r3, #4]
 800277e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002782:	2b00      	cmp	r3, #0
 8002784:	d007      	beq.n	8002796 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800278a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800278e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800279a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d006      	beq.n	80027b0 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027a6:	f023 0206 	bic.w	r2, r3, #6
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	62da      	str	r2, [r3, #44]	; 0x2c
 80027ae:	e002      	b.n	80027b6 <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	2200      	movs	r2, #0
 80027b4:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	2200      	movs	r2, #0
 80027ba:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	f06f 0202 	mvn.w	r2, #2
 80027c6:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	689b      	ldr	r3, [r3, #8]
 80027ce:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80027d2:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80027d6:	d113      	bne.n	8002800 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80027dc:	4a11      	ldr	r2, [pc, #68]	; (8002824 <HAL_ADC_Start+0x154>)
 80027de:	4293      	cmp	r3, r2
 80027e0:	d105      	bne.n	80027ee <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80027e2:	4b11      	ldr	r3, [pc, #68]	; (8002828 <HAL_ADC_Start+0x158>)
 80027e4:	685b      	ldr	r3, [r3, #4]
 80027e6:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d108      	bne.n	8002800 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	689a      	ldr	r2, [r3, #8]
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 80027fc:	609a      	str	r2, [r3, #8]
 80027fe:	e00c      	b.n	800281a <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	689a      	ldr	r2, [r3, #8]
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800280e:	609a      	str	r2, [r3, #8]
 8002810:	e003      	b.n	800281a <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	2200      	movs	r2, #0
 8002816:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 800281a:	7bfb      	ldrb	r3, [r7, #15]
}
 800281c:	4618      	mov	r0, r3
 800281e:	3710      	adds	r7, #16
 8002820:	46bd      	mov	sp, r7
 8002822:	bd80      	pop	{r7, pc}
 8002824:	40012800 	.word	0x40012800
 8002828:	40012400 	.word	0x40012400

0800282c <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 800282c:	b580      	push	{r7, lr}
 800282e:	b084      	sub	sp, #16
 8002830:	af00      	add	r7, sp, #0
 8002832:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002834:	2300      	movs	r3, #0
 8002836:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800283e:	2b01      	cmp	r3, #1
 8002840:	d101      	bne.n	8002846 <HAL_ADC_Stop+0x1a>
 8002842:	2302      	movs	r3, #2
 8002844:	e01a      	b.n	800287c <HAL_ADC_Stop+0x50>
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	2201      	movs	r2, #1
 800284a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800284e:	6878      	ldr	r0, [r7, #4]
 8002850:	f000 fa7c 	bl	8002d4c <ADC_ConversionStop_Disable>
 8002854:	4603      	mov	r3, r0
 8002856:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8002858:	7bfb      	ldrb	r3, [r7, #15]
 800285a:	2b00      	cmp	r3, #0
 800285c:	d109      	bne.n	8002872 <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002862:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002866:	f023 0301 	bic.w	r3, r3, #1
 800286a:	f043 0201 	orr.w	r2, r3, #1
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	2200      	movs	r2, #0
 8002876:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 800287a:	7bfb      	ldrb	r3, [r7, #15]
}
 800287c:	4618      	mov	r0, r3
 800287e:	3710      	adds	r7, #16
 8002880:	46bd      	mov	sp, r7
 8002882:	bd80      	pop	{r7, pc}

08002884 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8002884:	b590      	push	{r4, r7, lr}
 8002886:	b087      	sub	sp, #28
 8002888:	af00      	add	r7, sp, #0
 800288a:	6078      	str	r0, [r7, #4]
 800288c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800288e:	2300      	movs	r3, #0
 8002890:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8002892:	2300      	movs	r3, #0
 8002894:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 8002896:	2300      	movs	r3, #0
 8002898:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 800289a:	f7ff fe13 	bl	80024c4 <HAL_GetTick>
 800289e:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	689b      	ldr	r3, [r3, #8]
 80028a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d00b      	beq.n	80028c6 <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028b2:	f043 0220 	orr.w	r2, r3, #32
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	2200      	movs	r2, #0
 80028be:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    return HAL_ERROR;
 80028c2:	2301      	movs	r3, #1
 80028c4:	e0d3      	b.n	8002a6e <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	685b      	ldr	r3, [r3, #4]
 80028cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d131      	bne.n	8002938 <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028da:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d12a      	bne.n	8002938 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80028e2:	e021      	b.n	8002928 <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 80028e4:	683b      	ldr	r3, [r7, #0]
 80028e6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80028ea:	d01d      	beq.n	8002928 <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 80028ec:	683b      	ldr	r3, [r7, #0]
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d007      	beq.n	8002902 <HAL_ADC_PollForConversion+0x7e>
 80028f2:	f7ff fde7 	bl	80024c4 <HAL_GetTick>
 80028f6:	4602      	mov	r2, r0
 80028f8:	697b      	ldr	r3, [r7, #20]
 80028fa:	1ad3      	subs	r3, r2, r3
 80028fc:	683a      	ldr	r2, [r7, #0]
 80028fe:	429a      	cmp	r2, r3
 8002900:	d212      	bcs.n	8002928 <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	f003 0302 	and.w	r3, r3, #2
 800290c:	2b00      	cmp	r3, #0
 800290e:	d10b      	bne.n	8002928 <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002914:	f043 0204 	orr.w	r2, r3, #4
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	629a      	str	r2, [r3, #40]	; 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	2200      	movs	r2, #0
 8002920:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
            
            return HAL_TIMEOUT;
 8002924:	2303      	movs	r3, #3
 8002926:	e0a2      	b.n	8002a6e <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	f003 0302 	and.w	r3, r3, #2
 8002932:	2b00      	cmp	r3, #0
 8002934:	d0d6      	beq.n	80028e4 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8002936:	e070      	b.n	8002a1a <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8002938:	4b4f      	ldr	r3, [pc, #316]	; (8002a78 <HAL_ADC_PollForConversion+0x1f4>)
 800293a:	681c      	ldr	r4, [r3, #0]
 800293c:	2002      	movs	r0, #2
 800293e:	f002 ff2b 	bl	8005798 <HAL_RCCEx_GetPeriphCLKFreq>
 8002942:	4603      	mov	r3, r0
 8002944:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	6919      	ldr	r1, [r3, #16]
 800294e:	4b4b      	ldr	r3, [pc, #300]	; (8002a7c <HAL_ADC_PollForConversion+0x1f8>)
 8002950:	400b      	ands	r3, r1
 8002952:	2b00      	cmp	r3, #0
 8002954:	d118      	bne.n	8002988 <HAL_ADC_PollForConversion+0x104>
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	68d9      	ldr	r1, [r3, #12]
 800295c:	4b48      	ldr	r3, [pc, #288]	; (8002a80 <HAL_ADC_PollForConversion+0x1fc>)
 800295e:	400b      	ands	r3, r1
 8002960:	2b00      	cmp	r3, #0
 8002962:	d111      	bne.n	8002988 <HAL_ADC_PollForConversion+0x104>
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	6919      	ldr	r1, [r3, #16]
 800296a:	4b46      	ldr	r3, [pc, #280]	; (8002a84 <HAL_ADC_PollForConversion+0x200>)
 800296c:	400b      	ands	r3, r1
 800296e:	2b00      	cmp	r3, #0
 8002970:	d108      	bne.n	8002984 <HAL_ADC_PollForConversion+0x100>
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	68d9      	ldr	r1, [r3, #12]
 8002978:	4b43      	ldr	r3, [pc, #268]	; (8002a88 <HAL_ADC_PollForConversion+0x204>)
 800297a:	400b      	ands	r3, r1
 800297c:	2b00      	cmp	r3, #0
 800297e:	d101      	bne.n	8002984 <HAL_ADC_PollForConversion+0x100>
 8002980:	2314      	movs	r3, #20
 8002982:	e020      	b.n	80029c6 <HAL_ADC_PollForConversion+0x142>
 8002984:	2329      	movs	r3, #41	; 0x29
 8002986:	e01e      	b.n	80029c6 <HAL_ADC_PollForConversion+0x142>
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	6919      	ldr	r1, [r3, #16]
 800298e:	4b3d      	ldr	r3, [pc, #244]	; (8002a84 <HAL_ADC_PollForConversion+0x200>)
 8002990:	400b      	ands	r3, r1
 8002992:	2b00      	cmp	r3, #0
 8002994:	d106      	bne.n	80029a4 <HAL_ADC_PollForConversion+0x120>
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	68d9      	ldr	r1, [r3, #12]
 800299c:	4b3a      	ldr	r3, [pc, #232]	; (8002a88 <HAL_ADC_PollForConversion+0x204>)
 800299e:	400b      	ands	r3, r1
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d00d      	beq.n	80029c0 <HAL_ADC_PollForConversion+0x13c>
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	6919      	ldr	r1, [r3, #16]
 80029aa:	4b38      	ldr	r3, [pc, #224]	; (8002a8c <HAL_ADC_PollForConversion+0x208>)
 80029ac:	400b      	ands	r3, r1
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d108      	bne.n	80029c4 <HAL_ADC_PollForConversion+0x140>
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	68d9      	ldr	r1, [r3, #12]
 80029b8:	4b34      	ldr	r3, [pc, #208]	; (8002a8c <HAL_ADC_PollForConversion+0x208>)
 80029ba:	400b      	ands	r3, r1
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d101      	bne.n	80029c4 <HAL_ADC_PollForConversion+0x140>
 80029c0:	2354      	movs	r3, #84	; 0x54
 80029c2:	e000      	b.n	80029c6 <HAL_ADC_PollForConversion+0x142>
 80029c4:	23fc      	movs	r3, #252	; 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 80029c6:	fb02 f303 	mul.w	r3, r2, r3
 80029ca:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80029cc:	e021      	b.n	8002a12 <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 80029ce:	683b      	ldr	r3, [r7, #0]
 80029d0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80029d4:	d01a      	beq.n	8002a0c <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80029d6:	683b      	ldr	r3, [r7, #0]
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d007      	beq.n	80029ec <HAL_ADC_PollForConversion+0x168>
 80029dc:	f7ff fd72 	bl	80024c4 <HAL_GetTick>
 80029e0:	4602      	mov	r2, r0
 80029e2:	697b      	ldr	r3, [r7, #20]
 80029e4:	1ad3      	subs	r3, r2, r3
 80029e6:	683a      	ldr	r2, [r7, #0]
 80029e8:	429a      	cmp	r2, r3
 80029ea:	d20f      	bcs.n	8002a0c <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	693a      	ldr	r2, [r7, #16]
 80029f0:	429a      	cmp	r2, r3
 80029f2:	d90b      	bls.n	8002a0c <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029f8:	f043 0204 	orr.w	r2, r3, #4
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	629a      	str	r2, [r3, #40]	; 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	2200      	movs	r2, #0
 8002a04:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

            return HAL_TIMEOUT;
 8002a08:	2303      	movs	r3, #3
 8002a0a:	e030      	b.n	8002a6e <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	3301      	adds	r3, #1
 8002a10:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	693a      	ldr	r2, [r7, #16]
 8002a16:	429a      	cmp	r2, r3
 8002a18:	d8d9      	bhi.n	80029ce <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	f06f 0212 	mvn.w	r2, #18
 8002a22:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a28:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	629a      	str	r2, [r3, #40]	; 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	689b      	ldr	r3, [r3, #8]
 8002a36:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8002a3a:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8002a3e:	d115      	bne.n	8002a6c <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d111      	bne.n	8002a6c <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a4c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	629a      	str	r2, [r3, #40]	; 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a58:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d105      	bne.n	8002a6c <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a64:	f043 0201 	orr.w	r2, r3, #1
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	629a      	str	r2, [r3, #40]	; 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8002a6c:	2300      	movs	r3, #0
}
 8002a6e:	4618      	mov	r0, r3
 8002a70:	371c      	adds	r7, #28
 8002a72:	46bd      	mov	sp, r7
 8002a74:	bd90      	pop	{r4, r7, pc}
 8002a76:	bf00      	nop
 8002a78:	20000018 	.word	0x20000018
 8002a7c:	24924924 	.word	0x24924924
 8002a80:	00924924 	.word	0x00924924
 8002a84:	12492492 	.word	0x12492492
 8002a88:	00492492 	.word	0x00492492
 8002a8c:	00249249 	.word	0x00249249

08002a90 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8002a90:	b480      	push	{r7}
 8002a92:	b083      	sub	sp, #12
 8002a94:	af00      	add	r7, sp, #0
 8002a96:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8002a9e:	4618      	mov	r0, r3
 8002aa0:	370c      	adds	r7, #12
 8002aa2:	46bd      	mov	sp, r7
 8002aa4:	bc80      	pop	{r7}
 8002aa6:	4770      	bx	lr

08002aa8 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8002aa8:	b480      	push	{r7}
 8002aaa:	b085      	sub	sp, #20
 8002aac:	af00      	add	r7, sp, #0
 8002aae:	6078      	str	r0, [r7, #4]
 8002ab0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002ab2:	2300      	movs	r3, #0
 8002ab4:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8002ab6:	2300      	movs	r3, #0
 8002ab8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002ac0:	2b01      	cmp	r3, #1
 8002ac2:	d101      	bne.n	8002ac8 <HAL_ADC_ConfigChannel+0x20>
 8002ac4:	2302      	movs	r3, #2
 8002ac6:	e0dc      	b.n	8002c82 <HAL_ADC_ConfigChannel+0x1da>
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	2201      	movs	r2, #1
 8002acc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002ad0:	683b      	ldr	r3, [r7, #0]
 8002ad2:	685b      	ldr	r3, [r3, #4]
 8002ad4:	2b06      	cmp	r3, #6
 8002ad6:	d81c      	bhi.n	8002b12 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002ade:	683b      	ldr	r3, [r7, #0]
 8002ae0:	685a      	ldr	r2, [r3, #4]
 8002ae2:	4613      	mov	r3, r2
 8002ae4:	009b      	lsls	r3, r3, #2
 8002ae6:	4413      	add	r3, r2
 8002ae8:	3b05      	subs	r3, #5
 8002aea:	221f      	movs	r2, #31
 8002aec:	fa02 f303 	lsl.w	r3, r2, r3
 8002af0:	43db      	mvns	r3, r3
 8002af2:	4019      	ands	r1, r3
 8002af4:	683b      	ldr	r3, [r7, #0]
 8002af6:	6818      	ldr	r0, [r3, #0]
 8002af8:	683b      	ldr	r3, [r7, #0]
 8002afa:	685a      	ldr	r2, [r3, #4]
 8002afc:	4613      	mov	r3, r2
 8002afe:	009b      	lsls	r3, r3, #2
 8002b00:	4413      	add	r3, r2
 8002b02:	3b05      	subs	r3, #5
 8002b04:	fa00 f203 	lsl.w	r2, r0, r3
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	430a      	orrs	r2, r1
 8002b0e:	635a      	str	r2, [r3, #52]	; 0x34
 8002b10:	e03c      	b.n	8002b8c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002b12:	683b      	ldr	r3, [r7, #0]
 8002b14:	685b      	ldr	r3, [r3, #4]
 8002b16:	2b0c      	cmp	r3, #12
 8002b18:	d81c      	bhi.n	8002b54 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002b20:	683b      	ldr	r3, [r7, #0]
 8002b22:	685a      	ldr	r2, [r3, #4]
 8002b24:	4613      	mov	r3, r2
 8002b26:	009b      	lsls	r3, r3, #2
 8002b28:	4413      	add	r3, r2
 8002b2a:	3b23      	subs	r3, #35	; 0x23
 8002b2c:	221f      	movs	r2, #31
 8002b2e:	fa02 f303 	lsl.w	r3, r2, r3
 8002b32:	43db      	mvns	r3, r3
 8002b34:	4019      	ands	r1, r3
 8002b36:	683b      	ldr	r3, [r7, #0]
 8002b38:	6818      	ldr	r0, [r3, #0]
 8002b3a:	683b      	ldr	r3, [r7, #0]
 8002b3c:	685a      	ldr	r2, [r3, #4]
 8002b3e:	4613      	mov	r3, r2
 8002b40:	009b      	lsls	r3, r3, #2
 8002b42:	4413      	add	r3, r2
 8002b44:	3b23      	subs	r3, #35	; 0x23
 8002b46:	fa00 f203 	lsl.w	r2, r0, r3
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	430a      	orrs	r2, r1
 8002b50:	631a      	str	r2, [r3, #48]	; 0x30
 8002b52:	e01b      	b.n	8002b8c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002b5a:	683b      	ldr	r3, [r7, #0]
 8002b5c:	685a      	ldr	r2, [r3, #4]
 8002b5e:	4613      	mov	r3, r2
 8002b60:	009b      	lsls	r3, r3, #2
 8002b62:	4413      	add	r3, r2
 8002b64:	3b41      	subs	r3, #65	; 0x41
 8002b66:	221f      	movs	r2, #31
 8002b68:	fa02 f303 	lsl.w	r3, r2, r3
 8002b6c:	43db      	mvns	r3, r3
 8002b6e:	4019      	ands	r1, r3
 8002b70:	683b      	ldr	r3, [r7, #0]
 8002b72:	6818      	ldr	r0, [r3, #0]
 8002b74:	683b      	ldr	r3, [r7, #0]
 8002b76:	685a      	ldr	r2, [r3, #4]
 8002b78:	4613      	mov	r3, r2
 8002b7a:	009b      	lsls	r3, r3, #2
 8002b7c:	4413      	add	r3, r2
 8002b7e:	3b41      	subs	r3, #65	; 0x41
 8002b80:	fa00 f203 	lsl.w	r2, r0, r3
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	430a      	orrs	r2, r1
 8002b8a:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002b8c:	683b      	ldr	r3, [r7, #0]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	2b09      	cmp	r3, #9
 8002b92:	d91c      	bls.n	8002bce <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	68d9      	ldr	r1, [r3, #12]
 8002b9a:	683b      	ldr	r3, [r7, #0]
 8002b9c:	681a      	ldr	r2, [r3, #0]
 8002b9e:	4613      	mov	r3, r2
 8002ba0:	005b      	lsls	r3, r3, #1
 8002ba2:	4413      	add	r3, r2
 8002ba4:	3b1e      	subs	r3, #30
 8002ba6:	2207      	movs	r2, #7
 8002ba8:	fa02 f303 	lsl.w	r3, r2, r3
 8002bac:	43db      	mvns	r3, r3
 8002bae:	4019      	ands	r1, r3
 8002bb0:	683b      	ldr	r3, [r7, #0]
 8002bb2:	6898      	ldr	r0, [r3, #8]
 8002bb4:	683b      	ldr	r3, [r7, #0]
 8002bb6:	681a      	ldr	r2, [r3, #0]
 8002bb8:	4613      	mov	r3, r2
 8002bba:	005b      	lsls	r3, r3, #1
 8002bbc:	4413      	add	r3, r2
 8002bbe:	3b1e      	subs	r3, #30
 8002bc0:	fa00 f203 	lsl.w	r2, r0, r3
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	430a      	orrs	r2, r1
 8002bca:	60da      	str	r2, [r3, #12]
 8002bcc:	e019      	b.n	8002c02 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	6919      	ldr	r1, [r3, #16]
 8002bd4:	683b      	ldr	r3, [r7, #0]
 8002bd6:	681a      	ldr	r2, [r3, #0]
 8002bd8:	4613      	mov	r3, r2
 8002bda:	005b      	lsls	r3, r3, #1
 8002bdc:	4413      	add	r3, r2
 8002bde:	2207      	movs	r2, #7
 8002be0:	fa02 f303 	lsl.w	r3, r2, r3
 8002be4:	43db      	mvns	r3, r3
 8002be6:	4019      	ands	r1, r3
 8002be8:	683b      	ldr	r3, [r7, #0]
 8002bea:	6898      	ldr	r0, [r3, #8]
 8002bec:	683b      	ldr	r3, [r7, #0]
 8002bee:	681a      	ldr	r2, [r3, #0]
 8002bf0:	4613      	mov	r3, r2
 8002bf2:	005b      	lsls	r3, r3, #1
 8002bf4:	4413      	add	r3, r2
 8002bf6:	fa00 f203 	lsl.w	r2, r0, r3
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	430a      	orrs	r2, r1
 8002c00:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002c02:	683b      	ldr	r3, [r7, #0]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	2b10      	cmp	r3, #16
 8002c08:	d003      	beq.n	8002c12 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8002c0a:	683b      	ldr	r3, [r7, #0]
 8002c0c:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002c0e:	2b11      	cmp	r3, #17
 8002c10:	d132      	bne.n	8002c78 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	4a1d      	ldr	r2, [pc, #116]	; (8002c8c <HAL_ADC_ConfigChannel+0x1e4>)
 8002c18:	4293      	cmp	r3, r2
 8002c1a:	d125      	bne.n	8002c68 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	689b      	ldr	r3, [r3, #8]
 8002c22:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d126      	bne.n	8002c78 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	689a      	ldr	r2, [r3, #8]
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8002c38:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002c3a:	683b      	ldr	r3, [r7, #0]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	2b10      	cmp	r3, #16
 8002c40:	d11a      	bne.n	8002c78 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002c42:	4b13      	ldr	r3, [pc, #76]	; (8002c90 <HAL_ADC_ConfigChannel+0x1e8>)
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	4a13      	ldr	r2, [pc, #76]	; (8002c94 <HAL_ADC_ConfigChannel+0x1ec>)
 8002c48:	fba2 2303 	umull	r2, r3, r2, r3
 8002c4c:	0c9a      	lsrs	r2, r3, #18
 8002c4e:	4613      	mov	r3, r2
 8002c50:	009b      	lsls	r3, r3, #2
 8002c52:	4413      	add	r3, r2
 8002c54:	005b      	lsls	r3, r3, #1
 8002c56:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002c58:	e002      	b.n	8002c60 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8002c5a:	68bb      	ldr	r3, [r7, #8]
 8002c5c:	3b01      	subs	r3, #1
 8002c5e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002c60:	68bb      	ldr	r3, [r7, #8]
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d1f9      	bne.n	8002c5a <HAL_ADC_ConfigChannel+0x1b2>
 8002c66:	e007      	b.n	8002c78 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c6c:	f043 0220 	orr.w	r2, r3, #32
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8002c74:	2301      	movs	r3, #1
 8002c76:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	2200      	movs	r2, #0
 8002c7c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002c80:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c82:	4618      	mov	r0, r3
 8002c84:	3714      	adds	r7, #20
 8002c86:	46bd      	mov	sp, r7
 8002c88:	bc80      	pop	{r7}
 8002c8a:	4770      	bx	lr
 8002c8c:	40012400 	.word	0x40012400
 8002c90:	20000018 	.word	0x20000018
 8002c94:	431bde83 	.word	0x431bde83

08002c98 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002c98:	b580      	push	{r7, lr}
 8002c9a:	b084      	sub	sp, #16
 8002c9c:	af00      	add	r7, sp, #0
 8002c9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002ca0:	2300      	movs	r3, #0
 8002ca2:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8002ca4:	2300      	movs	r3, #0
 8002ca6:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	689b      	ldr	r3, [r3, #8]
 8002cae:	f003 0301 	and.w	r3, r3, #1
 8002cb2:	2b01      	cmp	r3, #1
 8002cb4:	d040      	beq.n	8002d38 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	689a      	ldr	r2, [r3, #8]
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	f042 0201 	orr.w	r2, r2, #1
 8002cc4:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002cc6:	4b1f      	ldr	r3, [pc, #124]	; (8002d44 <ADC_Enable+0xac>)
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	4a1f      	ldr	r2, [pc, #124]	; (8002d48 <ADC_Enable+0xb0>)
 8002ccc:	fba2 2303 	umull	r2, r3, r2, r3
 8002cd0:	0c9b      	lsrs	r3, r3, #18
 8002cd2:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002cd4:	e002      	b.n	8002cdc <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8002cd6:	68bb      	ldr	r3, [r7, #8]
 8002cd8:	3b01      	subs	r3, #1
 8002cda:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002cdc:	68bb      	ldr	r3, [r7, #8]
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d1f9      	bne.n	8002cd6 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002ce2:	f7ff fbef 	bl	80024c4 <HAL_GetTick>
 8002ce6:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002ce8:	e01f      	b.n	8002d2a <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002cea:	f7ff fbeb 	bl	80024c4 <HAL_GetTick>
 8002cee:	4602      	mov	r2, r0
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	1ad3      	subs	r3, r2, r3
 8002cf4:	2b02      	cmp	r3, #2
 8002cf6:	d918      	bls.n	8002d2a <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	689b      	ldr	r3, [r3, #8]
 8002cfe:	f003 0301 	and.w	r3, r3, #1
 8002d02:	2b01      	cmp	r3, #1
 8002d04:	d011      	beq.n	8002d2a <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d0a:	f043 0210 	orr.w	r2, r3, #16
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d16:	f043 0201 	orr.w	r2, r3, #1
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	2200      	movs	r2, #0
 8002d22:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8002d26:	2301      	movs	r3, #1
 8002d28:	e007      	b.n	8002d3a <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	689b      	ldr	r3, [r3, #8]
 8002d30:	f003 0301 	and.w	r3, r3, #1
 8002d34:	2b01      	cmp	r3, #1
 8002d36:	d1d8      	bne.n	8002cea <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002d38:	2300      	movs	r3, #0
}
 8002d3a:	4618      	mov	r0, r3
 8002d3c:	3710      	adds	r7, #16
 8002d3e:	46bd      	mov	sp, r7
 8002d40:	bd80      	pop	{r7, pc}
 8002d42:	bf00      	nop
 8002d44:	20000018 	.word	0x20000018
 8002d48:	431bde83 	.word	0x431bde83

08002d4c <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002d4c:	b580      	push	{r7, lr}
 8002d4e:	b084      	sub	sp, #16
 8002d50:	af00      	add	r7, sp, #0
 8002d52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002d54:	2300      	movs	r3, #0
 8002d56:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	689b      	ldr	r3, [r3, #8]
 8002d5e:	f003 0301 	and.w	r3, r3, #1
 8002d62:	2b01      	cmp	r3, #1
 8002d64:	d12e      	bne.n	8002dc4 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	689a      	ldr	r2, [r3, #8]
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	f022 0201 	bic.w	r2, r2, #1
 8002d74:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002d76:	f7ff fba5 	bl	80024c4 <HAL_GetTick>
 8002d7a:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002d7c:	e01b      	b.n	8002db6 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002d7e:	f7ff fba1 	bl	80024c4 <HAL_GetTick>
 8002d82:	4602      	mov	r2, r0
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	1ad3      	subs	r3, r2, r3
 8002d88:	2b02      	cmp	r3, #2
 8002d8a:	d914      	bls.n	8002db6 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	689b      	ldr	r3, [r3, #8]
 8002d92:	f003 0301 	and.w	r3, r3, #1
 8002d96:	2b01      	cmp	r3, #1
 8002d98:	d10d      	bne.n	8002db6 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d9e:	f043 0210 	orr.w	r2, r3, #16
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002daa:	f043 0201 	orr.w	r2, r3, #1
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 8002db2:	2301      	movs	r3, #1
 8002db4:	e007      	b.n	8002dc6 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	689b      	ldr	r3, [r3, #8]
 8002dbc:	f003 0301 	and.w	r3, r3, #1
 8002dc0:	2b01      	cmp	r3, #1
 8002dc2:	d0dc      	beq.n	8002d7e <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002dc4:	2300      	movs	r3, #0
}
 8002dc6:	4618      	mov	r0, r3
 8002dc8:	3710      	adds	r7, #16
 8002dca:	46bd      	mov	sp, r7
 8002dcc:	bd80      	pop	{r7, pc}
	...

08002dd0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002dd0:	b480      	push	{r7}
 8002dd2:	b085      	sub	sp, #20
 8002dd4:	af00      	add	r7, sp, #0
 8002dd6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	f003 0307 	and.w	r3, r3, #7
 8002dde:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002de0:	4b0c      	ldr	r3, [pc, #48]	; (8002e14 <__NVIC_SetPriorityGrouping+0x44>)
 8002de2:	68db      	ldr	r3, [r3, #12]
 8002de4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002de6:	68ba      	ldr	r2, [r7, #8]
 8002de8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002dec:	4013      	ands	r3, r2
 8002dee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002df4:	68bb      	ldr	r3, [r7, #8]
 8002df6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002df8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002dfc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002e00:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002e02:	4a04      	ldr	r2, [pc, #16]	; (8002e14 <__NVIC_SetPriorityGrouping+0x44>)
 8002e04:	68bb      	ldr	r3, [r7, #8]
 8002e06:	60d3      	str	r3, [r2, #12]
}
 8002e08:	bf00      	nop
 8002e0a:	3714      	adds	r7, #20
 8002e0c:	46bd      	mov	sp, r7
 8002e0e:	bc80      	pop	{r7}
 8002e10:	4770      	bx	lr
 8002e12:	bf00      	nop
 8002e14:	e000ed00 	.word	0xe000ed00

08002e18 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002e18:	b480      	push	{r7}
 8002e1a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002e1c:	4b04      	ldr	r3, [pc, #16]	; (8002e30 <__NVIC_GetPriorityGrouping+0x18>)
 8002e1e:	68db      	ldr	r3, [r3, #12]
 8002e20:	0a1b      	lsrs	r3, r3, #8
 8002e22:	f003 0307 	and.w	r3, r3, #7
}
 8002e26:	4618      	mov	r0, r3
 8002e28:	46bd      	mov	sp, r7
 8002e2a:	bc80      	pop	{r7}
 8002e2c:	4770      	bx	lr
 8002e2e:	bf00      	nop
 8002e30:	e000ed00 	.word	0xe000ed00

08002e34 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002e34:	b480      	push	{r7}
 8002e36:	b083      	sub	sp, #12
 8002e38:	af00      	add	r7, sp, #0
 8002e3a:	4603      	mov	r3, r0
 8002e3c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002e3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	db0b      	blt.n	8002e5e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002e46:	79fb      	ldrb	r3, [r7, #7]
 8002e48:	f003 021f 	and.w	r2, r3, #31
 8002e4c:	4906      	ldr	r1, [pc, #24]	; (8002e68 <__NVIC_EnableIRQ+0x34>)
 8002e4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e52:	095b      	lsrs	r3, r3, #5
 8002e54:	2001      	movs	r0, #1
 8002e56:	fa00 f202 	lsl.w	r2, r0, r2
 8002e5a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002e5e:	bf00      	nop
 8002e60:	370c      	adds	r7, #12
 8002e62:	46bd      	mov	sp, r7
 8002e64:	bc80      	pop	{r7}
 8002e66:	4770      	bx	lr
 8002e68:	e000e100 	.word	0xe000e100

08002e6c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002e6c:	b480      	push	{r7}
 8002e6e:	b083      	sub	sp, #12
 8002e70:	af00      	add	r7, sp, #0
 8002e72:	4603      	mov	r3, r0
 8002e74:	6039      	str	r1, [r7, #0]
 8002e76:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002e78:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	db0a      	blt.n	8002e96 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e80:	683b      	ldr	r3, [r7, #0]
 8002e82:	b2da      	uxtb	r2, r3
 8002e84:	490c      	ldr	r1, [pc, #48]	; (8002eb8 <__NVIC_SetPriority+0x4c>)
 8002e86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e8a:	0112      	lsls	r2, r2, #4
 8002e8c:	b2d2      	uxtb	r2, r2
 8002e8e:	440b      	add	r3, r1
 8002e90:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002e94:	e00a      	b.n	8002eac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e96:	683b      	ldr	r3, [r7, #0]
 8002e98:	b2da      	uxtb	r2, r3
 8002e9a:	4908      	ldr	r1, [pc, #32]	; (8002ebc <__NVIC_SetPriority+0x50>)
 8002e9c:	79fb      	ldrb	r3, [r7, #7]
 8002e9e:	f003 030f 	and.w	r3, r3, #15
 8002ea2:	3b04      	subs	r3, #4
 8002ea4:	0112      	lsls	r2, r2, #4
 8002ea6:	b2d2      	uxtb	r2, r2
 8002ea8:	440b      	add	r3, r1
 8002eaa:	761a      	strb	r2, [r3, #24]
}
 8002eac:	bf00      	nop
 8002eae:	370c      	adds	r7, #12
 8002eb0:	46bd      	mov	sp, r7
 8002eb2:	bc80      	pop	{r7}
 8002eb4:	4770      	bx	lr
 8002eb6:	bf00      	nop
 8002eb8:	e000e100 	.word	0xe000e100
 8002ebc:	e000ed00 	.word	0xe000ed00

08002ec0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002ec0:	b480      	push	{r7}
 8002ec2:	b089      	sub	sp, #36	; 0x24
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	60f8      	str	r0, [r7, #12]
 8002ec8:	60b9      	str	r1, [r7, #8]
 8002eca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	f003 0307 	and.w	r3, r3, #7
 8002ed2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002ed4:	69fb      	ldr	r3, [r7, #28]
 8002ed6:	f1c3 0307 	rsb	r3, r3, #7
 8002eda:	2b04      	cmp	r3, #4
 8002edc:	bf28      	it	cs
 8002ede:	2304      	movcs	r3, #4
 8002ee0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002ee2:	69fb      	ldr	r3, [r7, #28]
 8002ee4:	3304      	adds	r3, #4
 8002ee6:	2b06      	cmp	r3, #6
 8002ee8:	d902      	bls.n	8002ef0 <NVIC_EncodePriority+0x30>
 8002eea:	69fb      	ldr	r3, [r7, #28]
 8002eec:	3b03      	subs	r3, #3
 8002eee:	e000      	b.n	8002ef2 <NVIC_EncodePriority+0x32>
 8002ef0:	2300      	movs	r3, #0
 8002ef2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ef4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002ef8:	69bb      	ldr	r3, [r7, #24]
 8002efa:	fa02 f303 	lsl.w	r3, r2, r3
 8002efe:	43da      	mvns	r2, r3
 8002f00:	68bb      	ldr	r3, [r7, #8]
 8002f02:	401a      	ands	r2, r3
 8002f04:	697b      	ldr	r3, [r7, #20]
 8002f06:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002f08:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002f0c:	697b      	ldr	r3, [r7, #20]
 8002f0e:	fa01 f303 	lsl.w	r3, r1, r3
 8002f12:	43d9      	mvns	r1, r3
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f18:	4313      	orrs	r3, r2
         );
}
 8002f1a:	4618      	mov	r0, r3
 8002f1c:	3724      	adds	r7, #36	; 0x24
 8002f1e:	46bd      	mov	sp, r7
 8002f20:	bc80      	pop	{r7}
 8002f22:	4770      	bx	lr

08002f24 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002f24:	b580      	push	{r7, lr}
 8002f26:	b082      	sub	sp, #8
 8002f28:	af00      	add	r7, sp, #0
 8002f2a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	3b01      	subs	r3, #1
 8002f30:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002f34:	d301      	bcc.n	8002f3a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002f36:	2301      	movs	r3, #1
 8002f38:	e00f      	b.n	8002f5a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002f3a:	4a0a      	ldr	r2, [pc, #40]	; (8002f64 <SysTick_Config+0x40>)
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	3b01      	subs	r3, #1
 8002f40:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002f42:	210f      	movs	r1, #15
 8002f44:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002f48:	f7ff ff90 	bl	8002e6c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002f4c:	4b05      	ldr	r3, [pc, #20]	; (8002f64 <SysTick_Config+0x40>)
 8002f4e:	2200      	movs	r2, #0
 8002f50:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002f52:	4b04      	ldr	r3, [pc, #16]	; (8002f64 <SysTick_Config+0x40>)
 8002f54:	2207      	movs	r2, #7
 8002f56:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002f58:	2300      	movs	r3, #0
}
 8002f5a:	4618      	mov	r0, r3
 8002f5c:	3708      	adds	r7, #8
 8002f5e:	46bd      	mov	sp, r7
 8002f60:	bd80      	pop	{r7, pc}
 8002f62:	bf00      	nop
 8002f64:	e000e010 	.word	0xe000e010

08002f68 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f68:	b580      	push	{r7, lr}
 8002f6a:	b082      	sub	sp, #8
 8002f6c:	af00      	add	r7, sp, #0
 8002f6e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002f70:	6878      	ldr	r0, [r7, #4]
 8002f72:	f7ff ff2d 	bl	8002dd0 <__NVIC_SetPriorityGrouping>
}
 8002f76:	bf00      	nop
 8002f78:	3708      	adds	r7, #8
 8002f7a:	46bd      	mov	sp, r7
 8002f7c:	bd80      	pop	{r7, pc}

08002f7e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002f7e:	b580      	push	{r7, lr}
 8002f80:	b086      	sub	sp, #24
 8002f82:	af00      	add	r7, sp, #0
 8002f84:	4603      	mov	r3, r0
 8002f86:	60b9      	str	r1, [r7, #8]
 8002f88:	607a      	str	r2, [r7, #4]
 8002f8a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002f8c:	2300      	movs	r3, #0
 8002f8e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002f90:	f7ff ff42 	bl	8002e18 <__NVIC_GetPriorityGrouping>
 8002f94:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002f96:	687a      	ldr	r2, [r7, #4]
 8002f98:	68b9      	ldr	r1, [r7, #8]
 8002f9a:	6978      	ldr	r0, [r7, #20]
 8002f9c:	f7ff ff90 	bl	8002ec0 <NVIC_EncodePriority>
 8002fa0:	4602      	mov	r2, r0
 8002fa2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002fa6:	4611      	mov	r1, r2
 8002fa8:	4618      	mov	r0, r3
 8002faa:	f7ff ff5f 	bl	8002e6c <__NVIC_SetPriority>
}
 8002fae:	bf00      	nop
 8002fb0:	3718      	adds	r7, #24
 8002fb2:	46bd      	mov	sp, r7
 8002fb4:	bd80      	pop	{r7, pc}

08002fb6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002fb6:	b580      	push	{r7, lr}
 8002fb8:	b082      	sub	sp, #8
 8002fba:	af00      	add	r7, sp, #0
 8002fbc:	4603      	mov	r3, r0
 8002fbe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002fc0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fc4:	4618      	mov	r0, r3
 8002fc6:	f7ff ff35 	bl	8002e34 <__NVIC_EnableIRQ>
}
 8002fca:	bf00      	nop
 8002fcc:	3708      	adds	r7, #8
 8002fce:	46bd      	mov	sp, r7
 8002fd0:	bd80      	pop	{r7, pc}

08002fd2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002fd2:	b580      	push	{r7, lr}
 8002fd4:	b082      	sub	sp, #8
 8002fd6:	af00      	add	r7, sp, #0
 8002fd8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002fda:	6878      	ldr	r0, [r7, #4]
 8002fdc:	f7ff ffa2 	bl	8002f24 <SysTick_Config>
 8002fe0:	4603      	mov	r3, r0
}
 8002fe2:	4618      	mov	r0, r3
 8002fe4:	3708      	adds	r7, #8
 8002fe6:	46bd      	mov	sp, r7
 8002fe8:	bd80      	pop	{r7, pc}
	...

08002fec <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002fec:	b480      	push	{r7}
 8002fee:	b08b      	sub	sp, #44	; 0x2c
 8002ff0:	af00      	add	r7, sp, #0
 8002ff2:	6078      	str	r0, [r7, #4]
 8002ff4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002ff6:	2300      	movs	r3, #0
 8002ff8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002ffa:	2300      	movs	r3, #0
 8002ffc:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002ffe:	e169      	b.n	80032d4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003000:	2201      	movs	r2, #1
 8003002:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003004:	fa02 f303 	lsl.w	r3, r2, r3
 8003008:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800300a:	683b      	ldr	r3, [r7, #0]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	69fa      	ldr	r2, [r7, #28]
 8003010:	4013      	ands	r3, r2
 8003012:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003014:	69ba      	ldr	r2, [r7, #24]
 8003016:	69fb      	ldr	r3, [r7, #28]
 8003018:	429a      	cmp	r2, r3
 800301a:	f040 8158 	bne.w	80032ce <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800301e:	683b      	ldr	r3, [r7, #0]
 8003020:	685b      	ldr	r3, [r3, #4]
 8003022:	4a9a      	ldr	r2, [pc, #616]	; (800328c <HAL_GPIO_Init+0x2a0>)
 8003024:	4293      	cmp	r3, r2
 8003026:	d05e      	beq.n	80030e6 <HAL_GPIO_Init+0xfa>
 8003028:	4a98      	ldr	r2, [pc, #608]	; (800328c <HAL_GPIO_Init+0x2a0>)
 800302a:	4293      	cmp	r3, r2
 800302c:	d875      	bhi.n	800311a <HAL_GPIO_Init+0x12e>
 800302e:	4a98      	ldr	r2, [pc, #608]	; (8003290 <HAL_GPIO_Init+0x2a4>)
 8003030:	4293      	cmp	r3, r2
 8003032:	d058      	beq.n	80030e6 <HAL_GPIO_Init+0xfa>
 8003034:	4a96      	ldr	r2, [pc, #600]	; (8003290 <HAL_GPIO_Init+0x2a4>)
 8003036:	4293      	cmp	r3, r2
 8003038:	d86f      	bhi.n	800311a <HAL_GPIO_Init+0x12e>
 800303a:	4a96      	ldr	r2, [pc, #600]	; (8003294 <HAL_GPIO_Init+0x2a8>)
 800303c:	4293      	cmp	r3, r2
 800303e:	d052      	beq.n	80030e6 <HAL_GPIO_Init+0xfa>
 8003040:	4a94      	ldr	r2, [pc, #592]	; (8003294 <HAL_GPIO_Init+0x2a8>)
 8003042:	4293      	cmp	r3, r2
 8003044:	d869      	bhi.n	800311a <HAL_GPIO_Init+0x12e>
 8003046:	4a94      	ldr	r2, [pc, #592]	; (8003298 <HAL_GPIO_Init+0x2ac>)
 8003048:	4293      	cmp	r3, r2
 800304a:	d04c      	beq.n	80030e6 <HAL_GPIO_Init+0xfa>
 800304c:	4a92      	ldr	r2, [pc, #584]	; (8003298 <HAL_GPIO_Init+0x2ac>)
 800304e:	4293      	cmp	r3, r2
 8003050:	d863      	bhi.n	800311a <HAL_GPIO_Init+0x12e>
 8003052:	4a92      	ldr	r2, [pc, #584]	; (800329c <HAL_GPIO_Init+0x2b0>)
 8003054:	4293      	cmp	r3, r2
 8003056:	d046      	beq.n	80030e6 <HAL_GPIO_Init+0xfa>
 8003058:	4a90      	ldr	r2, [pc, #576]	; (800329c <HAL_GPIO_Init+0x2b0>)
 800305a:	4293      	cmp	r3, r2
 800305c:	d85d      	bhi.n	800311a <HAL_GPIO_Init+0x12e>
 800305e:	2b12      	cmp	r3, #18
 8003060:	d82a      	bhi.n	80030b8 <HAL_GPIO_Init+0xcc>
 8003062:	2b12      	cmp	r3, #18
 8003064:	d859      	bhi.n	800311a <HAL_GPIO_Init+0x12e>
 8003066:	a201      	add	r2, pc, #4	; (adr r2, 800306c <HAL_GPIO_Init+0x80>)
 8003068:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800306c:	080030e7 	.word	0x080030e7
 8003070:	080030c1 	.word	0x080030c1
 8003074:	080030d3 	.word	0x080030d3
 8003078:	08003115 	.word	0x08003115
 800307c:	0800311b 	.word	0x0800311b
 8003080:	0800311b 	.word	0x0800311b
 8003084:	0800311b 	.word	0x0800311b
 8003088:	0800311b 	.word	0x0800311b
 800308c:	0800311b 	.word	0x0800311b
 8003090:	0800311b 	.word	0x0800311b
 8003094:	0800311b 	.word	0x0800311b
 8003098:	0800311b 	.word	0x0800311b
 800309c:	0800311b 	.word	0x0800311b
 80030a0:	0800311b 	.word	0x0800311b
 80030a4:	0800311b 	.word	0x0800311b
 80030a8:	0800311b 	.word	0x0800311b
 80030ac:	0800311b 	.word	0x0800311b
 80030b0:	080030c9 	.word	0x080030c9
 80030b4:	080030dd 	.word	0x080030dd
 80030b8:	4a79      	ldr	r2, [pc, #484]	; (80032a0 <HAL_GPIO_Init+0x2b4>)
 80030ba:	4293      	cmp	r3, r2
 80030bc:	d013      	beq.n	80030e6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80030be:	e02c      	b.n	800311a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80030c0:	683b      	ldr	r3, [r7, #0]
 80030c2:	68db      	ldr	r3, [r3, #12]
 80030c4:	623b      	str	r3, [r7, #32]
          break;
 80030c6:	e029      	b.n	800311c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80030c8:	683b      	ldr	r3, [r7, #0]
 80030ca:	68db      	ldr	r3, [r3, #12]
 80030cc:	3304      	adds	r3, #4
 80030ce:	623b      	str	r3, [r7, #32]
          break;
 80030d0:	e024      	b.n	800311c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80030d2:	683b      	ldr	r3, [r7, #0]
 80030d4:	68db      	ldr	r3, [r3, #12]
 80030d6:	3308      	adds	r3, #8
 80030d8:	623b      	str	r3, [r7, #32]
          break;
 80030da:	e01f      	b.n	800311c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80030dc:	683b      	ldr	r3, [r7, #0]
 80030de:	68db      	ldr	r3, [r3, #12]
 80030e0:	330c      	adds	r3, #12
 80030e2:	623b      	str	r3, [r7, #32]
          break;
 80030e4:	e01a      	b.n	800311c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80030e6:	683b      	ldr	r3, [r7, #0]
 80030e8:	689b      	ldr	r3, [r3, #8]
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d102      	bne.n	80030f4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80030ee:	2304      	movs	r3, #4
 80030f0:	623b      	str	r3, [r7, #32]
          break;
 80030f2:	e013      	b.n	800311c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80030f4:	683b      	ldr	r3, [r7, #0]
 80030f6:	689b      	ldr	r3, [r3, #8]
 80030f8:	2b01      	cmp	r3, #1
 80030fa:	d105      	bne.n	8003108 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80030fc:	2308      	movs	r3, #8
 80030fe:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	69fa      	ldr	r2, [r7, #28]
 8003104:	611a      	str	r2, [r3, #16]
          break;
 8003106:	e009      	b.n	800311c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003108:	2308      	movs	r3, #8
 800310a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	69fa      	ldr	r2, [r7, #28]
 8003110:	615a      	str	r2, [r3, #20]
          break;
 8003112:	e003      	b.n	800311c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003114:	2300      	movs	r3, #0
 8003116:	623b      	str	r3, [r7, #32]
          break;
 8003118:	e000      	b.n	800311c <HAL_GPIO_Init+0x130>
          break;
 800311a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800311c:	69bb      	ldr	r3, [r7, #24]
 800311e:	2bff      	cmp	r3, #255	; 0xff
 8003120:	d801      	bhi.n	8003126 <HAL_GPIO_Init+0x13a>
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	e001      	b.n	800312a <HAL_GPIO_Init+0x13e>
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	3304      	adds	r3, #4
 800312a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800312c:	69bb      	ldr	r3, [r7, #24]
 800312e:	2bff      	cmp	r3, #255	; 0xff
 8003130:	d802      	bhi.n	8003138 <HAL_GPIO_Init+0x14c>
 8003132:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003134:	009b      	lsls	r3, r3, #2
 8003136:	e002      	b.n	800313e <HAL_GPIO_Init+0x152>
 8003138:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800313a:	3b08      	subs	r3, #8
 800313c:	009b      	lsls	r3, r3, #2
 800313e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003140:	697b      	ldr	r3, [r7, #20]
 8003142:	681a      	ldr	r2, [r3, #0]
 8003144:	210f      	movs	r1, #15
 8003146:	693b      	ldr	r3, [r7, #16]
 8003148:	fa01 f303 	lsl.w	r3, r1, r3
 800314c:	43db      	mvns	r3, r3
 800314e:	401a      	ands	r2, r3
 8003150:	6a39      	ldr	r1, [r7, #32]
 8003152:	693b      	ldr	r3, [r7, #16]
 8003154:	fa01 f303 	lsl.w	r3, r1, r3
 8003158:	431a      	orrs	r2, r3
 800315a:	697b      	ldr	r3, [r7, #20]
 800315c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800315e:	683b      	ldr	r3, [r7, #0]
 8003160:	685b      	ldr	r3, [r3, #4]
 8003162:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003166:	2b00      	cmp	r3, #0
 8003168:	f000 80b1 	beq.w	80032ce <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800316c:	4b4d      	ldr	r3, [pc, #308]	; (80032a4 <HAL_GPIO_Init+0x2b8>)
 800316e:	699b      	ldr	r3, [r3, #24]
 8003170:	4a4c      	ldr	r2, [pc, #304]	; (80032a4 <HAL_GPIO_Init+0x2b8>)
 8003172:	f043 0301 	orr.w	r3, r3, #1
 8003176:	6193      	str	r3, [r2, #24]
 8003178:	4b4a      	ldr	r3, [pc, #296]	; (80032a4 <HAL_GPIO_Init+0x2b8>)
 800317a:	699b      	ldr	r3, [r3, #24]
 800317c:	f003 0301 	and.w	r3, r3, #1
 8003180:	60bb      	str	r3, [r7, #8]
 8003182:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003184:	4a48      	ldr	r2, [pc, #288]	; (80032a8 <HAL_GPIO_Init+0x2bc>)
 8003186:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003188:	089b      	lsrs	r3, r3, #2
 800318a:	3302      	adds	r3, #2
 800318c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003190:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003192:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003194:	f003 0303 	and.w	r3, r3, #3
 8003198:	009b      	lsls	r3, r3, #2
 800319a:	220f      	movs	r2, #15
 800319c:	fa02 f303 	lsl.w	r3, r2, r3
 80031a0:	43db      	mvns	r3, r3
 80031a2:	68fa      	ldr	r2, [r7, #12]
 80031a4:	4013      	ands	r3, r2
 80031a6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	4a40      	ldr	r2, [pc, #256]	; (80032ac <HAL_GPIO_Init+0x2c0>)
 80031ac:	4293      	cmp	r3, r2
 80031ae:	d013      	beq.n	80031d8 <HAL_GPIO_Init+0x1ec>
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	4a3f      	ldr	r2, [pc, #252]	; (80032b0 <HAL_GPIO_Init+0x2c4>)
 80031b4:	4293      	cmp	r3, r2
 80031b6:	d00d      	beq.n	80031d4 <HAL_GPIO_Init+0x1e8>
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	4a3e      	ldr	r2, [pc, #248]	; (80032b4 <HAL_GPIO_Init+0x2c8>)
 80031bc:	4293      	cmp	r3, r2
 80031be:	d007      	beq.n	80031d0 <HAL_GPIO_Init+0x1e4>
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	4a3d      	ldr	r2, [pc, #244]	; (80032b8 <HAL_GPIO_Init+0x2cc>)
 80031c4:	4293      	cmp	r3, r2
 80031c6:	d101      	bne.n	80031cc <HAL_GPIO_Init+0x1e0>
 80031c8:	2303      	movs	r3, #3
 80031ca:	e006      	b.n	80031da <HAL_GPIO_Init+0x1ee>
 80031cc:	2304      	movs	r3, #4
 80031ce:	e004      	b.n	80031da <HAL_GPIO_Init+0x1ee>
 80031d0:	2302      	movs	r3, #2
 80031d2:	e002      	b.n	80031da <HAL_GPIO_Init+0x1ee>
 80031d4:	2301      	movs	r3, #1
 80031d6:	e000      	b.n	80031da <HAL_GPIO_Init+0x1ee>
 80031d8:	2300      	movs	r3, #0
 80031da:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80031dc:	f002 0203 	and.w	r2, r2, #3
 80031e0:	0092      	lsls	r2, r2, #2
 80031e2:	4093      	lsls	r3, r2
 80031e4:	68fa      	ldr	r2, [r7, #12]
 80031e6:	4313      	orrs	r3, r2
 80031e8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80031ea:	492f      	ldr	r1, [pc, #188]	; (80032a8 <HAL_GPIO_Init+0x2bc>)
 80031ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031ee:	089b      	lsrs	r3, r3, #2
 80031f0:	3302      	adds	r3, #2
 80031f2:	68fa      	ldr	r2, [r7, #12]
 80031f4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80031f8:	683b      	ldr	r3, [r7, #0]
 80031fa:	685b      	ldr	r3, [r3, #4]
 80031fc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003200:	2b00      	cmp	r3, #0
 8003202:	d006      	beq.n	8003212 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003204:	4b2d      	ldr	r3, [pc, #180]	; (80032bc <HAL_GPIO_Init+0x2d0>)
 8003206:	689a      	ldr	r2, [r3, #8]
 8003208:	492c      	ldr	r1, [pc, #176]	; (80032bc <HAL_GPIO_Init+0x2d0>)
 800320a:	69bb      	ldr	r3, [r7, #24]
 800320c:	4313      	orrs	r3, r2
 800320e:	608b      	str	r3, [r1, #8]
 8003210:	e006      	b.n	8003220 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003212:	4b2a      	ldr	r3, [pc, #168]	; (80032bc <HAL_GPIO_Init+0x2d0>)
 8003214:	689a      	ldr	r2, [r3, #8]
 8003216:	69bb      	ldr	r3, [r7, #24]
 8003218:	43db      	mvns	r3, r3
 800321a:	4928      	ldr	r1, [pc, #160]	; (80032bc <HAL_GPIO_Init+0x2d0>)
 800321c:	4013      	ands	r3, r2
 800321e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003220:	683b      	ldr	r3, [r7, #0]
 8003222:	685b      	ldr	r3, [r3, #4]
 8003224:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003228:	2b00      	cmp	r3, #0
 800322a:	d006      	beq.n	800323a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800322c:	4b23      	ldr	r3, [pc, #140]	; (80032bc <HAL_GPIO_Init+0x2d0>)
 800322e:	68da      	ldr	r2, [r3, #12]
 8003230:	4922      	ldr	r1, [pc, #136]	; (80032bc <HAL_GPIO_Init+0x2d0>)
 8003232:	69bb      	ldr	r3, [r7, #24]
 8003234:	4313      	orrs	r3, r2
 8003236:	60cb      	str	r3, [r1, #12]
 8003238:	e006      	b.n	8003248 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800323a:	4b20      	ldr	r3, [pc, #128]	; (80032bc <HAL_GPIO_Init+0x2d0>)
 800323c:	68da      	ldr	r2, [r3, #12]
 800323e:	69bb      	ldr	r3, [r7, #24]
 8003240:	43db      	mvns	r3, r3
 8003242:	491e      	ldr	r1, [pc, #120]	; (80032bc <HAL_GPIO_Init+0x2d0>)
 8003244:	4013      	ands	r3, r2
 8003246:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003248:	683b      	ldr	r3, [r7, #0]
 800324a:	685b      	ldr	r3, [r3, #4]
 800324c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003250:	2b00      	cmp	r3, #0
 8003252:	d006      	beq.n	8003262 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003254:	4b19      	ldr	r3, [pc, #100]	; (80032bc <HAL_GPIO_Init+0x2d0>)
 8003256:	685a      	ldr	r2, [r3, #4]
 8003258:	4918      	ldr	r1, [pc, #96]	; (80032bc <HAL_GPIO_Init+0x2d0>)
 800325a:	69bb      	ldr	r3, [r7, #24]
 800325c:	4313      	orrs	r3, r2
 800325e:	604b      	str	r3, [r1, #4]
 8003260:	e006      	b.n	8003270 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003262:	4b16      	ldr	r3, [pc, #88]	; (80032bc <HAL_GPIO_Init+0x2d0>)
 8003264:	685a      	ldr	r2, [r3, #4]
 8003266:	69bb      	ldr	r3, [r7, #24]
 8003268:	43db      	mvns	r3, r3
 800326a:	4914      	ldr	r1, [pc, #80]	; (80032bc <HAL_GPIO_Init+0x2d0>)
 800326c:	4013      	ands	r3, r2
 800326e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003270:	683b      	ldr	r3, [r7, #0]
 8003272:	685b      	ldr	r3, [r3, #4]
 8003274:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003278:	2b00      	cmp	r3, #0
 800327a:	d021      	beq.n	80032c0 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800327c:	4b0f      	ldr	r3, [pc, #60]	; (80032bc <HAL_GPIO_Init+0x2d0>)
 800327e:	681a      	ldr	r2, [r3, #0]
 8003280:	490e      	ldr	r1, [pc, #56]	; (80032bc <HAL_GPIO_Init+0x2d0>)
 8003282:	69bb      	ldr	r3, [r7, #24]
 8003284:	4313      	orrs	r3, r2
 8003286:	600b      	str	r3, [r1, #0]
 8003288:	e021      	b.n	80032ce <HAL_GPIO_Init+0x2e2>
 800328a:	bf00      	nop
 800328c:	10320000 	.word	0x10320000
 8003290:	10310000 	.word	0x10310000
 8003294:	10220000 	.word	0x10220000
 8003298:	10210000 	.word	0x10210000
 800329c:	10120000 	.word	0x10120000
 80032a0:	10110000 	.word	0x10110000
 80032a4:	40021000 	.word	0x40021000
 80032a8:	40010000 	.word	0x40010000
 80032ac:	40010800 	.word	0x40010800
 80032b0:	40010c00 	.word	0x40010c00
 80032b4:	40011000 	.word	0x40011000
 80032b8:	40011400 	.word	0x40011400
 80032bc:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80032c0:	4b0b      	ldr	r3, [pc, #44]	; (80032f0 <HAL_GPIO_Init+0x304>)
 80032c2:	681a      	ldr	r2, [r3, #0]
 80032c4:	69bb      	ldr	r3, [r7, #24]
 80032c6:	43db      	mvns	r3, r3
 80032c8:	4909      	ldr	r1, [pc, #36]	; (80032f0 <HAL_GPIO_Init+0x304>)
 80032ca:	4013      	ands	r3, r2
 80032cc:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80032ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032d0:	3301      	adds	r3, #1
 80032d2:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80032d4:	683b      	ldr	r3, [r7, #0]
 80032d6:	681a      	ldr	r2, [r3, #0]
 80032d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032da:	fa22 f303 	lsr.w	r3, r2, r3
 80032de:	2b00      	cmp	r3, #0
 80032e0:	f47f ae8e 	bne.w	8003000 <HAL_GPIO_Init+0x14>
  }
}
 80032e4:	bf00      	nop
 80032e6:	bf00      	nop
 80032e8:	372c      	adds	r7, #44	; 0x2c
 80032ea:	46bd      	mov	sp, r7
 80032ec:	bc80      	pop	{r7}
 80032ee:	4770      	bx	lr
 80032f0:	40010400 	.word	0x40010400

080032f4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80032f4:	b480      	push	{r7}
 80032f6:	b083      	sub	sp, #12
 80032f8:	af00      	add	r7, sp, #0
 80032fa:	6078      	str	r0, [r7, #4]
 80032fc:	460b      	mov	r3, r1
 80032fe:	807b      	strh	r3, [r7, #2]
 8003300:	4613      	mov	r3, r2
 8003302:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003304:	787b      	ldrb	r3, [r7, #1]
 8003306:	2b00      	cmp	r3, #0
 8003308:	d003      	beq.n	8003312 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800330a:	887a      	ldrh	r2, [r7, #2]
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003310:	e003      	b.n	800331a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003312:	887b      	ldrh	r3, [r7, #2]
 8003314:	041a      	lsls	r2, r3, #16
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	611a      	str	r2, [r3, #16]
}
 800331a:	bf00      	nop
 800331c:	370c      	adds	r7, #12
 800331e:	46bd      	mov	sp, r7
 8003320:	bc80      	pop	{r7}
 8003322:	4770      	bx	lr

08003324 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003324:	b480      	push	{r7}
 8003326:	b085      	sub	sp, #20
 8003328:	af00      	add	r7, sp, #0
 800332a:	6078      	str	r0, [r7, #4]
 800332c:	460b      	mov	r3, r1
 800332e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	68db      	ldr	r3, [r3, #12]
 8003334:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003336:	887a      	ldrh	r2, [r7, #2]
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	4013      	ands	r3, r2
 800333c:	041a      	lsls	r2, r3, #16
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	43d9      	mvns	r1, r3
 8003342:	887b      	ldrh	r3, [r7, #2]
 8003344:	400b      	ands	r3, r1
 8003346:	431a      	orrs	r2, r3
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	611a      	str	r2, [r3, #16]
}
 800334c:	bf00      	nop
 800334e:	3714      	adds	r7, #20
 8003350:	46bd      	mov	sp, r7
 8003352:	bc80      	pop	{r7}
 8003354:	4770      	bx	lr

08003356 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003356:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003358:	b08b      	sub	sp, #44	; 0x2c
 800335a:	af06      	add	r7, sp, #24
 800335c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	2b00      	cmp	r3, #0
 8003362:	d101      	bne.n	8003368 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003364:	2301      	movs	r3, #1
 8003366:	e0f1      	b.n	800354c <HAL_PCD_Init+0x1f6>

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	f893 32a9 	ldrb.w	r3, [r3, #681]	; 0x2a9
 800336e:	b2db      	uxtb	r3, r3
 8003370:	2b00      	cmp	r3, #0
 8003372:	d106      	bne.n	8003382 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	2200      	movs	r2, #0
 8003378:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800337c:	6878      	ldr	r0, [r7, #4]
 800337e:	f007 ffa1 	bl	800b2c4 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	2203      	movs	r2, #3
 8003386:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    hpcd->Init.dma_enable = 0U;
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	4618      	mov	r0, r3
 8003390:	f003 febf 	bl	8007112 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	603b      	str	r3, [r7, #0]
 800339a:	687e      	ldr	r6, [r7, #4]
 800339c:	466d      	mov	r5, sp
 800339e:	f106 0410 	add.w	r4, r6, #16
 80033a2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80033a4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80033a6:	6823      	ldr	r3, [r4, #0]
 80033a8:	602b      	str	r3, [r5, #0]
 80033aa:	1d33      	adds	r3, r6, #4
 80033ac:	cb0e      	ldmia	r3, {r1, r2, r3}
 80033ae:	6838      	ldr	r0, [r7, #0]
 80033b0:	f003 fe89 	bl	80070c6 <USB_CoreInit>
 80033b4:	4603      	mov	r3, r0
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d005      	beq.n	80033c6 <HAL_PCD_Init+0x70>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	2202      	movs	r2, #2
 80033be:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    return HAL_ERROR;
 80033c2:	2301      	movs	r3, #1
 80033c4:	e0c2      	b.n	800354c <HAL_PCD_Init+0x1f6>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	2100      	movs	r1, #0
 80033cc:	4618      	mov	r0, r3
 80033ce:	f003 feba 	bl	8007146 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80033d2:	2300      	movs	r3, #0
 80033d4:	73fb      	strb	r3, [r7, #15]
 80033d6:	e040      	b.n	800345a <HAL_PCD_Init+0x104>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80033d8:	7bfb      	ldrb	r3, [r7, #15]
 80033da:	6879      	ldr	r1, [r7, #4]
 80033dc:	1c5a      	adds	r2, r3, #1
 80033de:	4613      	mov	r3, r2
 80033e0:	009b      	lsls	r3, r3, #2
 80033e2:	4413      	add	r3, r2
 80033e4:	00db      	lsls	r3, r3, #3
 80033e6:	440b      	add	r3, r1
 80033e8:	3301      	adds	r3, #1
 80033ea:	2201      	movs	r2, #1
 80033ec:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80033ee:	7bfb      	ldrb	r3, [r7, #15]
 80033f0:	6879      	ldr	r1, [r7, #4]
 80033f2:	1c5a      	adds	r2, r3, #1
 80033f4:	4613      	mov	r3, r2
 80033f6:	009b      	lsls	r3, r3, #2
 80033f8:	4413      	add	r3, r2
 80033fa:	00db      	lsls	r3, r3, #3
 80033fc:	440b      	add	r3, r1
 80033fe:	7bfa      	ldrb	r2, [r7, #15]
 8003400:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003402:	7bfb      	ldrb	r3, [r7, #15]
 8003404:	6879      	ldr	r1, [r7, #4]
 8003406:	1c5a      	adds	r2, r3, #1
 8003408:	4613      	mov	r3, r2
 800340a:	009b      	lsls	r3, r3, #2
 800340c:	4413      	add	r3, r2
 800340e:	00db      	lsls	r3, r3, #3
 8003410:	440b      	add	r3, r1
 8003412:	3303      	adds	r3, #3
 8003414:	2200      	movs	r2, #0
 8003416:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003418:	7bfa      	ldrb	r2, [r7, #15]
 800341a:	6879      	ldr	r1, [r7, #4]
 800341c:	4613      	mov	r3, r2
 800341e:	009b      	lsls	r3, r3, #2
 8003420:	4413      	add	r3, r2
 8003422:	00db      	lsls	r3, r3, #3
 8003424:	440b      	add	r3, r1
 8003426:	3338      	adds	r3, #56	; 0x38
 8003428:	2200      	movs	r2, #0
 800342a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800342c:	7bfa      	ldrb	r2, [r7, #15]
 800342e:	6879      	ldr	r1, [r7, #4]
 8003430:	4613      	mov	r3, r2
 8003432:	009b      	lsls	r3, r3, #2
 8003434:	4413      	add	r3, r2
 8003436:	00db      	lsls	r3, r3, #3
 8003438:	440b      	add	r3, r1
 800343a:	333c      	adds	r3, #60	; 0x3c
 800343c:	2200      	movs	r2, #0
 800343e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003440:	7bfa      	ldrb	r2, [r7, #15]
 8003442:	6879      	ldr	r1, [r7, #4]
 8003444:	4613      	mov	r3, r2
 8003446:	009b      	lsls	r3, r3, #2
 8003448:	4413      	add	r3, r2
 800344a:	00db      	lsls	r3, r3, #3
 800344c:	440b      	add	r3, r1
 800344e:	3340      	adds	r3, #64	; 0x40
 8003450:	2200      	movs	r2, #0
 8003452:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003454:	7bfb      	ldrb	r3, [r7, #15]
 8003456:	3301      	adds	r3, #1
 8003458:	73fb      	strb	r3, [r7, #15]
 800345a:	7bfa      	ldrb	r2, [r7, #15]
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	685b      	ldr	r3, [r3, #4]
 8003460:	429a      	cmp	r2, r3
 8003462:	d3b9      	bcc.n	80033d8 <HAL_PCD_Init+0x82>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003464:	2300      	movs	r3, #0
 8003466:	73fb      	strb	r3, [r7, #15]
 8003468:	e044      	b.n	80034f4 <HAL_PCD_Init+0x19e>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800346a:	7bfa      	ldrb	r2, [r7, #15]
 800346c:	6879      	ldr	r1, [r7, #4]
 800346e:	4613      	mov	r3, r2
 8003470:	009b      	lsls	r3, r3, #2
 8003472:	4413      	add	r3, r2
 8003474:	00db      	lsls	r3, r3, #3
 8003476:	440b      	add	r3, r1
 8003478:	f203 1369 	addw	r3, r3, #361	; 0x169
 800347c:	2200      	movs	r2, #0
 800347e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003480:	7bfa      	ldrb	r2, [r7, #15]
 8003482:	6879      	ldr	r1, [r7, #4]
 8003484:	4613      	mov	r3, r2
 8003486:	009b      	lsls	r3, r3, #2
 8003488:	4413      	add	r3, r2
 800348a:	00db      	lsls	r3, r3, #3
 800348c:	440b      	add	r3, r1
 800348e:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8003492:	7bfa      	ldrb	r2, [r7, #15]
 8003494:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003496:	7bfa      	ldrb	r2, [r7, #15]
 8003498:	6879      	ldr	r1, [r7, #4]
 800349a:	4613      	mov	r3, r2
 800349c:	009b      	lsls	r3, r3, #2
 800349e:	4413      	add	r3, r2
 80034a0:	00db      	lsls	r3, r3, #3
 80034a2:	440b      	add	r3, r1
 80034a4:	f203 136b 	addw	r3, r3, #363	; 0x16b
 80034a8:	2200      	movs	r2, #0
 80034aa:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80034ac:	7bfa      	ldrb	r2, [r7, #15]
 80034ae:	6879      	ldr	r1, [r7, #4]
 80034b0:	4613      	mov	r3, r2
 80034b2:	009b      	lsls	r3, r3, #2
 80034b4:	4413      	add	r3, r2
 80034b6:	00db      	lsls	r3, r3, #3
 80034b8:	440b      	add	r3, r1
 80034ba:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 80034be:	2200      	movs	r2, #0
 80034c0:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80034c2:	7bfa      	ldrb	r2, [r7, #15]
 80034c4:	6879      	ldr	r1, [r7, #4]
 80034c6:	4613      	mov	r3, r2
 80034c8:	009b      	lsls	r3, r3, #2
 80034ca:	4413      	add	r3, r2
 80034cc:	00db      	lsls	r3, r3, #3
 80034ce:	440b      	add	r3, r1
 80034d0:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 80034d4:	2200      	movs	r2, #0
 80034d6:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80034d8:	7bfa      	ldrb	r2, [r7, #15]
 80034da:	6879      	ldr	r1, [r7, #4]
 80034dc:	4613      	mov	r3, r2
 80034de:	009b      	lsls	r3, r3, #2
 80034e0:	4413      	add	r3, r2
 80034e2:	00db      	lsls	r3, r3, #3
 80034e4:	440b      	add	r3, r1
 80034e6:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 80034ea:	2200      	movs	r2, #0
 80034ec:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80034ee:	7bfb      	ldrb	r3, [r7, #15]
 80034f0:	3301      	adds	r3, #1
 80034f2:	73fb      	strb	r3, [r7, #15]
 80034f4:	7bfa      	ldrb	r2, [r7, #15]
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	685b      	ldr	r3, [r3, #4]
 80034fa:	429a      	cmp	r2, r3
 80034fc:	d3b5      	bcc.n	800346a <HAL_PCD_Init+0x114>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	603b      	str	r3, [r7, #0]
 8003504:	687e      	ldr	r6, [r7, #4]
 8003506:	466d      	mov	r5, sp
 8003508:	f106 0410 	add.w	r4, r6, #16
 800350c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800350e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003510:	6823      	ldr	r3, [r4, #0]
 8003512:	602b      	str	r3, [r5, #0]
 8003514:	1d33      	adds	r3, r6, #4
 8003516:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003518:	6838      	ldr	r0, [r7, #0]
 800351a:	f003 fe20 	bl	800715e <USB_DevInit>
 800351e:	4603      	mov	r3, r0
 8003520:	2b00      	cmp	r3, #0
 8003522:	d005      	beq.n	8003530 <HAL_PCD_Init+0x1da>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	2202      	movs	r2, #2
 8003528:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    return HAL_ERROR;
 800352c:	2301      	movs	r3, #1
 800352e:	e00d      	b.n	800354c <HAL_PCD_Init+0x1f6>
  }

  hpcd->USB_Address = 0U;
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	2200      	movs	r2, #0
 8003534:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	2201      	movs	r2, #1
 800353c:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
  (void)USB_DevDisconnect(hpcd->Instance);
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	4618      	mov	r0, r3
 8003546:	f006 f8a2 	bl	800968e <USB_DevDisconnect>

  return HAL_OK;
 800354a:	2300      	movs	r3, #0
}
 800354c:	4618      	mov	r0, r3
 800354e:	3714      	adds	r7, #20
 8003550:	46bd      	mov	sp, r7
 8003552:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003554 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8003554:	b580      	push	{r7, lr}
 8003556:	b082      	sub	sp, #8
 8003558:	af00      	add	r7, sp, #0
 800355a:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8003562:	2b01      	cmp	r3, #1
 8003564:	d101      	bne.n	800356a <HAL_PCD_Start+0x16>
 8003566:	2302      	movs	r3, #2
 8003568:	e016      	b.n	8003598 <HAL_PCD_Start+0x44>
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	2201      	movs	r2, #1
 800356e:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  __HAL_PCD_ENABLE(hpcd);
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	4618      	mov	r0, r3
 8003578:	f003 fdb5 	bl	80070e6 <USB_EnableGlobalInt>

#if defined (USB)
  HAL_PCDEx_SetConnectionState(hpcd, 1U);
 800357c:	2101      	movs	r1, #1
 800357e:	6878      	ldr	r0, [r7, #4]
 8003580:	f008 f913 	bl	800b7aa <HAL_PCDEx_SetConnectionState>
#endif /* defined (USB) */

  (void)USB_DevConnect(hpcd->Instance);
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	4618      	mov	r0, r3
 800358a:	f006 f876 	bl	800967a <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	2200      	movs	r2, #0
 8003592:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8003596:	2300      	movs	r3, #0
}
 8003598:	4618      	mov	r0, r3
 800359a:	3708      	adds	r7, #8
 800359c:	46bd      	mov	sp, r7
 800359e:	bd80      	pop	{r7, pc}

080035a0 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80035a0:	b580      	push	{r7, lr}
 80035a2:	b088      	sub	sp, #32
 80035a4:	af00      	add	r7, sp, #0
 80035a6:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	4618      	mov	r0, r3
 80035ae:	f006 f878 	bl	80096a2 <USB_ReadInterrupts>
 80035b2:	61b8      	str	r0, [r7, #24]
  uint16_t store_ep[8];
  uint8_t i;

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 80035b4:	69bb      	ldr	r3, [r7, #24]
 80035b6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d003      	beq.n	80035c6 <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 80035be:	6878      	ldr	r0, [r7, #4]
 80035c0:	f000 fb1b 	bl	8003bfa <PCD_EP_ISR_Handler>

    return;
 80035c4:	e119      	b.n	80037fa <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 80035c6:	69bb      	ldr	r3, [r7, #24]
 80035c8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d013      	beq.n	80035f8 <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80035d8:	b29a      	uxth	r2, r3
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80035e2:	b292      	uxth	r2, r2
 80035e4:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 80035e8:	6878      	ldr	r0, [r7, #4]
 80035ea:	f007 fee6 	bl	800b3ba <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 80035ee:	2100      	movs	r1, #0
 80035f0:	6878      	ldr	r0, [r7, #4]
 80035f2:	f000 f905 	bl	8003800 <HAL_PCD_SetAddress>

    return;
 80035f6:	e100      	b.n	80037fa <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 80035f8:	69bb      	ldr	r3, [r7, #24]
 80035fa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d00c      	beq.n	800361c <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800360a:	b29a      	uxth	r2, r3
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8003614:	b292      	uxth	r2, r2
 8003616:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 800361a:	e0ee      	b.n	80037fa <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 800361c:	69bb      	ldr	r3, [r7, #24]
 800361e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003622:	2b00      	cmp	r3, #0
 8003624:	d00c      	beq.n	8003640 <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800362e:	b29a      	uxth	r2, r3
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003638:	b292      	uxth	r2, r2
 800363a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 800363e:	e0dc      	b.n	80037fa <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8003640:	69bb      	ldr	r3, [r7, #24]
 8003642:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003646:	2b00      	cmp	r3, #0
 8003648:	d027      	beq.n	800369a <HAL_PCD_IRQHandler+0xfa>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LP_MODE);
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8003652:	b29a      	uxth	r2, r3
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	f022 0204 	bic.w	r2, r2, #4
 800365c:	b292      	uxth	r2, r2
 800365e:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800366a:	b29a      	uxth	r2, r3
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	f022 0208 	bic.w	r2, r2, #8
 8003674:	b292      	uxth	r2, r2
 8003676:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 800367a:	6878      	ldr	r0, [r7, #4]
 800367c:	f007 fed6 	bl	800b42c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003688:	b29a      	uxth	r2, r3
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003692:	b292      	uxth	r2, r2
 8003694:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 8003698:	e0af      	b.n	80037fa <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 800369a:	69bb      	ldr	r3, [r7, #24]
 800369c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	f000 8083 	beq.w	80037ac <HAL_PCD_IRQHandler+0x20c>
  {
    /* WA: To Clear Wakeup flag if raised with suspend signal */

    /* Store Endpoint registers */
    for (i = 0U; i < 8U; i++)
 80036a6:	2300      	movs	r3, #0
 80036a8:	77fb      	strb	r3, [r7, #31]
 80036aa:	e010      	b.n	80036ce <HAL_PCD_IRQHandler+0x12e>
    {
      store_ep[i] = PCD_GET_ENDPOINT(hpcd->Instance, i);
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	461a      	mov	r2, r3
 80036b2:	7ffb      	ldrb	r3, [r7, #31]
 80036b4:	009b      	lsls	r3, r3, #2
 80036b6:	441a      	add	r2, r3
 80036b8:	7ffb      	ldrb	r3, [r7, #31]
 80036ba:	8812      	ldrh	r2, [r2, #0]
 80036bc:	b292      	uxth	r2, r2
 80036be:	005b      	lsls	r3, r3, #1
 80036c0:	3320      	adds	r3, #32
 80036c2:	443b      	add	r3, r7
 80036c4:	f823 2c18 	strh.w	r2, [r3, #-24]
    for (i = 0U; i < 8U; i++)
 80036c8:	7ffb      	ldrb	r3, [r7, #31]
 80036ca:	3301      	adds	r3, #1
 80036cc:	77fb      	strb	r3, [r7, #31]
 80036ce:	7ffb      	ldrb	r3, [r7, #31]
 80036d0:	2b07      	cmp	r3, #7
 80036d2:	d9eb      	bls.n	80036ac <HAL_PCD_IRQHandler+0x10c>
    }

    /* FORCE RESET */
    hpcd->Instance->CNTR |= (uint16_t)(USB_CNTR_FRES);
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80036dc:	b29a      	uxth	r2, r3
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	f042 0201 	orr.w	r2, r2, #1
 80036e6:	b292      	uxth	r2, r2
 80036e8:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* CLEAR RESET */
    hpcd->Instance->CNTR &= (uint16_t)(~USB_CNTR_FRES);
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80036f4:	b29a      	uxth	r2, r3
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	f022 0201 	bic.w	r2, r2, #1
 80036fe:	b292      	uxth	r2, r2
 8003700:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* wait for reset flag in ISTR */
    while ((hpcd->Instance->ISTR & USB_ISTR_RESET) == 0U)
 8003704:	bf00      	nop
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800370e:	b29b      	uxth	r3, r3
 8003710:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003714:	2b00      	cmp	r3, #0
 8003716:	d0f6      	beq.n	8003706 <HAL_PCD_IRQHandler+0x166>
    {
    }

    /* Clear Reset Flag */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003720:	b29a      	uxth	r2, r3
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800372a:	b292      	uxth	r2, r2
 800372c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    /* Restore Registre */
    for (i = 0U; i < 8U; i++)
 8003730:	2300      	movs	r3, #0
 8003732:	77fb      	strb	r3, [r7, #31]
 8003734:	e00f      	b.n	8003756 <HAL_PCD_IRQHandler+0x1b6>
    {
      PCD_SET_ENDPOINT(hpcd->Instance, i, store_ep[i]);
 8003736:	7ffb      	ldrb	r3, [r7, #31]
 8003738:	687a      	ldr	r2, [r7, #4]
 800373a:	6812      	ldr	r2, [r2, #0]
 800373c:	4611      	mov	r1, r2
 800373e:	7ffa      	ldrb	r2, [r7, #31]
 8003740:	0092      	lsls	r2, r2, #2
 8003742:	440a      	add	r2, r1
 8003744:	005b      	lsls	r3, r3, #1
 8003746:	3320      	adds	r3, #32
 8003748:	443b      	add	r3, r7
 800374a:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 800374e:	8013      	strh	r3, [r2, #0]
    for (i = 0U; i < 8U; i++)
 8003750:	7ffb      	ldrb	r3, [r7, #31]
 8003752:	3301      	adds	r3, #1
 8003754:	77fb      	strb	r3, [r7, #31]
 8003756:	7ffb      	ldrb	r3, [r7, #31]
 8003758:	2b07      	cmp	r3, #7
 800375a:	d9ec      	bls.n	8003736 <HAL_PCD_IRQHandler+0x196>
    }

    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8003764:	b29a      	uxth	r2, r3
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	f042 0208 	orr.w	r2, r2, #8
 800376e:	b292      	uxth	r2, r2
 8003770:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800377c:	b29a      	uxth	r2, r3
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003786:	b292      	uxth	r2, r2
 8003788:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LP_MODE;
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8003794:	b29a      	uxth	r2, r3
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	f042 0204 	orr.w	r2, r2, #4
 800379e:	b292      	uxth	r2, r2
 80037a0:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 80037a4:	6878      	ldr	r0, [r7, #4]
 80037a6:	f007 fe27 	bl	800b3f8 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 80037aa:	e026      	b.n	80037fa <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 80037ac:	69bb      	ldr	r3, [r7, #24]
 80037ae:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d00f      	beq.n	80037d6 <HAL_PCD_IRQHandler+0x236>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80037be:	b29a      	uxth	r2, r3
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80037c8:	b292      	uxth	r2, r2
 80037ca:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 80037ce:	6878      	ldr	r0, [r7, #4]
 80037d0:	f007 fde5 	bl	800b39e <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 80037d4:	e011      	b.n	80037fa <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 80037d6:	69bb      	ldr	r3, [r7, #24]
 80037d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d00c      	beq.n	80037fa <HAL_PCD_IRQHandler+0x25a>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80037e8:	b29a      	uxth	r2, r3
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80037f2:	b292      	uxth	r2, r2
 80037f4:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 80037f8:	bf00      	nop
  }
}
 80037fa:	3720      	adds	r7, #32
 80037fc:	46bd      	mov	sp, r7
 80037fe:	bd80      	pop	{r7, pc}

08003800 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8003800:	b580      	push	{r7, lr}
 8003802:	b082      	sub	sp, #8
 8003804:	af00      	add	r7, sp, #0
 8003806:	6078      	str	r0, [r7, #4]
 8003808:	460b      	mov	r3, r1
 800380a:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8003812:	2b01      	cmp	r3, #1
 8003814:	d101      	bne.n	800381a <HAL_PCD_SetAddress+0x1a>
 8003816:	2302      	movs	r3, #2
 8003818:	e013      	b.n	8003842 <HAL_PCD_SetAddress+0x42>
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	2201      	movs	r2, #1
 800381e:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  hpcd->USB_Address = address;
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	78fa      	ldrb	r2, [r7, #3]
 8003826:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	78fa      	ldrb	r2, [r7, #3]
 8003830:	4611      	mov	r1, r2
 8003832:	4618      	mov	r0, r3
 8003834:	f005 ff0e 	bl	8009654 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	2200      	movs	r2, #0
 800383c:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8003840:	2300      	movs	r3, #0
}
 8003842:	4618      	mov	r0, r3
 8003844:	3708      	adds	r7, #8
 8003846:	46bd      	mov	sp, r7
 8003848:	bd80      	pop	{r7, pc}

0800384a <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800384a:	b580      	push	{r7, lr}
 800384c:	b084      	sub	sp, #16
 800384e:	af00      	add	r7, sp, #0
 8003850:	6078      	str	r0, [r7, #4]
 8003852:	4608      	mov	r0, r1
 8003854:	4611      	mov	r1, r2
 8003856:	461a      	mov	r2, r3
 8003858:	4603      	mov	r3, r0
 800385a:	70fb      	strb	r3, [r7, #3]
 800385c:	460b      	mov	r3, r1
 800385e:	803b      	strh	r3, [r7, #0]
 8003860:	4613      	mov	r3, r2
 8003862:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8003864:	2300      	movs	r3, #0
 8003866:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003868:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800386c:	2b00      	cmp	r3, #0
 800386e:	da0e      	bge.n	800388e <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003870:	78fb      	ldrb	r3, [r7, #3]
 8003872:	f003 0307 	and.w	r3, r3, #7
 8003876:	1c5a      	adds	r2, r3, #1
 8003878:	4613      	mov	r3, r2
 800387a:	009b      	lsls	r3, r3, #2
 800387c:	4413      	add	r3, r2
 800387e:	00db      	lsls	r3, r3, #3
 8003880:	687a      	ldr	r2, [r7, #4]
 8003882:	4413      	add	r3, r2
 8003884:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	2201      	movs	r2, #1
 800388a:	705a      	strb	r2, [r3, #1]
 800388c:	e00e      	b.n	80038ac <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800388e:	78fb      	ldrb	r3, [r7, #3]
 8003890:	f003 0207 	and.w	r2, r3, #7
 8003894:	4613      	mov	r3, r2
 8003896:	009b      	lsls	r3, r3, #2
 8003898:	4413      	add	r3, r2
 800389a:	00db      	lsls	r3, r3, #3
 800389c:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80038a0:	687a      	ldr	r2, [r7, #4]
 80038a2:	4413      	add	r3, r2
 80038a4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	2200      	movs	r2, #0
 80038aa:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80038ac:	78fb      	ldrb	r3, [r7, #3]
 80038ae:	f003 0307 	and.w	r3, r3, #7
 80038b2:	b2da      	uxtb	r2, r3
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 80038b8:	883a      	ldrh	r2, [r7, #0]
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	78ba      	ldrb	r2, [r7, #2]
 80038c2:	70da      	strb	r2, [r3, #3]
    ep->tx_fifo_num = ep->num;
  }
#endif /* defined (USB_OTG_FS) */

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80038c4:	78bb      	ldrb	r3, [r7, #2]
 80038c6:	2b02      	cmp	r3, #2
 80038c8:	d102      	bne.n	80038d0 <HAL_PCD_EP_Open+0x86>
  {
    ep->data_pid_start = 0U;
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	2200      	movs	r2, #0
 80038ce:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80038d6:	2b01      	cmp	r3, #1
 80038d8:	d101      	bne.n	80038de <HAL_PCD_EP_Open+0x94>
 80038da:	2302      	movs	r3, #2
 80038dc:	e00e      	b.n	80038fc <HAL_PCD_EP_Open+0xb2>
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	2201      	movs	r2, #1
 80038e2:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	68f9      	ldr	r1, [r7, #12]
 80038ec:	4618      	mov	r0, r3
 80038ee:	f003 fc57 	bl	80071a0 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	2200      	movs	r2, #0
 80038f6:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return ret;
 80038fa:	7afb      	ldrb	r3, [r7, #11]
}
 80038fc:	4618      	mov	r0, r3
 80038fe:	3710      	adds	r7, #16
 8003900:	46bd      	mov	sp, r7
 8003902:	bd80      	pop	{r7, pc}

08003904 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003904:	b580      	push	{r7, lr}
 8003906:	b084      	sub	sp, #16
 8003908:	af00      	add	r7, sp, #0
 800390a:	6078      	str	r0, [r7, #4]
 800390c:	460b      	mov	r3, r1
 800390e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003910:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003914:	2b00      	cmp	r3, #0
 8003916:	da0e      	bge.n	8003936 <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003918:	78fb      	ldrb	r3, [r7, #3]
 800391a:	f003 0307 	and.w	r3, r3, #7
 800391e:	1c5a      	adds	r2, r3, #1
 8003920:	4613      	mov	r3, r2
 8003922:	009b      	lsls	r3, r3, #2
 8003924:	4413      	add	r3, r2
 8003926:	00db      	lsls	r3, r3, #3
 8003928:	687a      	ldr	r2, [r7, #4]
 800392a:	4413      	add	r3, r2
 800392c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	2201      	movs	r2, #1
 8003932:	705a      	strb	r2, [r3, #1]
 8003934:	e00e      	b.n	8003954 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003936:	78fb      	ldrb	r3, [r7, #3]
 8003938:	f003 0207 	and.w	r2, r3, #7
 800393c:	4613      	mov	r3, r2
 800393e:	009b      	lsls	r3, r3, #2
 8003940:	4413      	add	r3, r2
 8003942:	00db      	lsls	r3, r3, #3
 8003944:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8003948:	687a      	ldr	r2, [r7, #4]
 800394a:	4413      	add	r3, r2
 800394c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	2200      	movs	r2, #0
 8003952:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8003954:	78fb      	ldrb	r3, [r7, #3]
 8003956:	f003 0307 	and.w	r3, r3, #7
 800395a:	b2da      	uxtb	r2, r3
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8003966:	2b01      	cmp	r3, #1
 8003968:	d101      	bne.n	800396e <HAL_PCD_EP_Close+0x6a>
 800396a:	2302      	movs	r3, #2
 800396c:	e00e      	b.n	800398c <HAL_PCD_EP_Close+0x88>
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	2201      	movs	r2, #1
 8003972:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	68f9      	ldr	r1, [r7, #12]
 800397c:	4618      	mov	r0, r3
 800397e:	f003 ffcf 	bl	8007920 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	2200      	movs	r2, #0
 8003986:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  return HAL_OK;
 800398a:	2300      	movs	r3, #0
}
 800398c:	4618      	mov	r0, r3
 800398e:	3710      	adds	r7, #16
 8003990:	46bd      	mov	sp, r7
 8003992:	bd80      	pop	{r7, pc}

08003994 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003994:	b580      	push	{r7, lr}
 8003996:	b086      	sub	sp, #24
 8003998:	af00      	add	r7, sp, #0
 800399a:	60f8      	str	r0, [r7, #12]
 800399c:	607a      	str	r2, [r7, #4]
 800399e:	603b      	str	r3, [r7, #0]
 80039a0:	460b      	mov	r3, r1
 80039a2:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80039a4:	7afb      	ldrb	r3, [r7, #11]
 80039a6:	f003 0207 	and.w	r2, r3, #7
 80039aa:	4613      	mov	r3, r2
 80039ac:	009b      	lsls	r3, r3, #2
 80039ae:	4413      	add	r3, r2
 80039b0:	00db      	lsls	r3, r3, #3
 80039b2:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80039b6:	68fa      	ldr	r2, [r7, #12]
 80039b8:	4413      	add	r3, r2
 80039ba:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80039bc:	697b      	ldr	r3, [r7, #20]
 80039be:	687a      	ldr	r2, [r7, #4]
 80039c0:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 80039c2:	697b      	ldr	r3, [r7, #20]
 80039c4:	683a      	ldr	r2, [r7, #0]
 80039c6:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 80039c8:	697b      	ldr	r3, [r7, #20]
 80039ca:	2200      	movs	r2, #0
 80039cc:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 80039ce:	697b      	ldr	r3, [r7, #20]
 80039d0:	2200      	movs	r2, #0
 80039d2:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80039d4:	7afb      	ldrb	r3, [r7, #11]
 80039d6:	f003 0307 	and.w	r3, r3, #7
 80039da:	b2da      	uxtb	r2, r3
 80039dc:	697b      	ldr	r3, [r7, #20]
 80039de:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	6979      	ldr	r1, [r7, #20]
 80039e6:	4618      	mov	r0, r3
 80039e8:	f004 f986 	bl	8007cf8 <USB_EPStartXfer>

  return HAL_OK;
 80039ec:	2300      	movs	r3, #0
}
 80039ee:	4618      	mov	r0, r3
 80039f0:	3718      	adds	r7, #24
 80039f2:	46bd      	mov	sp, r7
 80039f4:	bd80      	pop	{r7, pc}

080039f6 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 80039f6:	b480      	push	{r7}
 80039f8:	b083      	sub	sp, #12
 80039fa:	af00      	add	r7, sp, #0
 80039fc:	6078      	str	r0, [r7, #4]
 80039fe:	460b      	mov	r3, r1
 8003a00:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8003a02:	78fb      	ldrb	r3, [r7, #3]
 8003a04:	f003 0207 	and.w	r2, r3, #7
 8003a08:	6879      	ldr	r1, [r7, #4]
 8003a0a:	4613      	mov	r3, r2
 8003a0c:	009b      	lsls	r3, r3, #2
 8003a0e:	4413      	add	r3, r2
 8003a10:	00db      	lsls	r3, r3, #3
 8003a12:	440b      	add	r3, r1
 8003a14:	f503 73c2 	add.w	r3, r3, #388	; 0x184
 8003a18:	681b      	ldr	r3, [r3, #0]
}
 8003a1a:	4618      	mov	r0, r3
 8003a1c:	370c      	adds	r7, #12
 8003a1e:	46bd      	mov	sp, r7
 8003a20:	bc80      	pop	{r7}
 8003a22:	4770      	bx	lr

08003a24 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003a24:	b580      	push	{r7, lr}
 8003a26:	b086      	sub	sp, #24
 8003a28:	af00      	add	r7, sp, #0
 8003a2a:	60f8      	str	r0, [r7, #12]
 8003a2c:	607a      	str	r2, [r7, #4]
 8003a2e:	603b      	str	r3, [r7, #0]
 8003a30:	460b      	mov	r3, r1
 8003a32:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003a34:	7afb      	ldrb	r3, [r7, #11]
 8003a36:	f003 0307 	and.w	r3, r3, #7
 8003a3a:	1c5a      	adds	r2, r3, #1
 8003a3c:	4613      	mov	r3, r2
 8003a3e:	009b      	lsls	r3, r3, #2
 8003a40:	4413      	add	r3, r2
 8003a42:	00db      	lsls	r3, r3, #3
 8003a44:	68fa      	ldr	r2, [r7, #12]
 8003a46:	4413      	add	r3, r2
 8003a48:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003a4a:	697b      	ldr	r3, [r7, #20]
 8003a4c:	687a      	ldr	r2, [r7, #4]
 8003a4e:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8003a50:	697b      	ldr	r3, [r7, #20]
 8003a52:	683a      	ldr	r2, [r7, #0]
 8003a54:	619a      	str	r2, [r3, #24]
#if defined (USB)
  ep->xfer_fill_db = 1U;
 8003a56:	697b      	ldr	r3, [r7, #20]
 8003a58:	2201      	movs	r2, #1
 8003a5a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  ep->xfer_len_db = len;
 8003a5e:	697b      	ldr	r3, [r7, #20]
 8003a60:	683a      	ldr	r2, [r7, #0]
 8003a62:	621a      	str	r2, [r3, #32]
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 8003a64:	697b      	ldr	r3, [r7, #20]
 8003a66:	2200      	movs	r2, #0
 8003a68:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8003a6a:	697b      	ldr	r3, [r7, #20]
 8003a6c:	2201      	movs	r2, #1
 8003a6e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003a70:	7afb      	ldrb	r3, [r7, #11]
 8003a72:	f003 0307 	and.w	r3, r3, #7
 8003a76:	b2da      	uxtb	r2, r3
 8003a78:	697b      	ldr	r3, [r7, #20]
 8003a7a:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	6979      	ldr	r1, [r7, #20]
 8003a82:	4618      	mov	r0, r3
 8003a84:	f004 f938 	bl	8007cf8 <USB_EPStartXfer>

  return HAL_OK;
 8003a88:	2300      	movs	r3, #0
}
 8003a8a:	4618      	mov	r0, r3
 8003a8c:	3718      	adds	r7, #24
 8003a8e:	46bd      	mov	sp, r7
 8003a90:	bd80      	pop	{r7, pc}

08003a92 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003a92:	b580      	push	{r7, lr}
 8003a94:	b084      	sub	sp, #16
 8003a96:	af00      	add	r7, sp, #0
 8003a98:	6078      	str	r0, [r7, #4]
 8003a9a:	460b      	mov	r3, r1
 8003a9c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8003a9e:	78fb      	ldrb	r3, [r7, #3]
 8003aa0:	f003 0207 	and.w	r2, r3, #7
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	685b      	ldr	r3, [r3, #4]
 8003aa8:	429a      	cmp	r2, r3
 8003aaa:	d901      	bls.n	8003ab0 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8003aac:	2301      	movs	r3, #1
 8003aae:	e04c      	b.n	8003b4a <HAL_PCD_EP_SetStall+0xb8>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003ab0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	da0e      	bge.n	8003ad6 <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003ab8:	78fb      	ldrb	r3, [r7, #3]
 8003aba:	f003 0307 	and.w	r3, r3, #7
 8003abe:	1c5a      	adds	r2, r3, #1
 8003ac0:	4613      	mov	r3, r2
 8003ac2:	009b      	lsls	r3, r3, #2
 8003ac4:	4413      	add	r3, r2
 8003ac6:	00db      	lsls	r3, r3, #3
 8003ac8:	687a      	ldr	r2, [r7, #4]
 8003aca:	4413      	add	r3, r2
 8003acc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	2201      	movs	r2, #1
 8003ad2:	705a      	strb	r2, [r3, #1]
 8003ad4:	e00c      	b.n	8003af0 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003ad6:	78fa      	ldrb	r2, [r7, #3]
 8003ad8:	4613      	mov	r3, r2
 8003ada:	009b      	lsls	r3, r3, #2
 8003adc:	4413      	add	r3, r2
 8003ade:	00db      	lsls	r3, r3, #3
 8003ae0:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8003ae4:	687a      	ldr	r2, [r7, #4]
 8003ae6:	4413      	add	r3, r2
 8003ae8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	2200      	movs	r2, #0
 8003aee:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	2201      	movs	r2, #1
 8003af4:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003af6:	78fb      	ldrb	r3, [r7, #3]
 8003af8:	f003 0307 	and.w	r3, r3, #7
 8003afc:	b2da      	uxtb	r2, r3
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8003b08:	2b01      	cmp	r3, #1
 8003b0a:	d101      	bne.n	8003b10 <HAL_PCD_EP_SetStall+0x7e>
 8003b0c:	2302      	movs	r3, #2
 8003b0e:	e01c      	b.n	8003b4a <HAL_PCD_EP_SetStall+0xb8>
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	2201      	movs	r2, #1
 8003b14:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	68f9      	ldr	r1, [r7, #12]
 8003b1e:	4618      	mov	r0, r3
 8003b20:	f005 fc9b 	bl	800945a <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003b24:	78fb      	ldrb	r3, [r7, #3]
 8003b26:	f003 0307 	and.w	r3, r3, #7
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d108      	bne.n	8003b40 <HAL_PCD_EP_SetStall+0xae>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681a      	ldr	r2, [r3, #0]
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 8003b38:	4619      	mov	r1, r3
 8003b3a:	4610      	mov	r0, r2
 8003b3c:	f005 fdc0 	bl	80096c0 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	2200      	movs	r2, #0
 8003b44:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8003b48:	2300      	movs	r3, #0
}
 8003b4a:	4618      	mov	r0, r3
 8003b4c:	3710      	adds	r7, #16
 8003b4e:	46bd      	mov	sp, r7
 8003b50:	bd80      	pop	{r7, pc}

08003b52 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003b52:	b580      	push	{r7, lr}
 8003b54:	b084      	sub	sp, #16
 8003b56:	af00      	add	r7, sp, #0
 8003b58:	6078      	str	r0, [r7, #4]
 8003b5a:	460b      	mov	r3, r1
 8003b5c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8003b5e:	78fb      	ldrb	r3, [r7, #3]
 8003b60:	f003 020f 	and.w	r2, r3, #15
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	685b      	ldr	r3, [r3, #4]
 8003b68:	429a      	cmp	r2, r3
 8003b6a:	d901      	bls.n	8003b70 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8003b6c:	2301      	movs	r3, #1
 8003b6e:	e040      	b.n	8003bf2 <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003b70:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	da0e      	bge.n	8003b96 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003b78:	78fb      	ldrb	r3, [r7, #3]
 8003b7a:	f003 0307 	and.w	r3, r3, #7
 8003b7e:	1c5a      	adds	r2, r3, #1
 8003b80:	4613      	mov	r3, r2
 8003b82:	009b      	lsls	r3, r3, #2
 8003b84:	4413      	add	r3, r2
 8003b86:	00db      	lsls	r3, r3, #3
 8003b88:	687a      	ldr	r2, [r7, #4]
 8003b8a:	4413      	add	r3, r2
 8003b8c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	2201      	movs	r2, #1
 8003b92:	705a      	strb	r2, [r3, #1]
 8003b94:	e00e      	b.n	8003bb4 <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003b96:	78fb      	ldrb	r3, [r7, #3]
 8003b98:	f003 0207 	and.w	r2, r3, #7
 8003b9c:	4613      	mov	r3, r2
 8003b9e:	009b      	lsls	r3, r3, #2
 8003ba0:	4413      	add	r3, r2
 8003ba2:	00db      	lsls	r3, r3, #3
 8003ba4:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8003ba8:	687a      	ldr	r2, [r7, #4]
 8003baa:	4413      	add	r3, r2
 8003bac:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	2200      	movs	r2, #0
 8003bb2:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	2200      	movs	r2, #0
 8003bb8:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003bba:	78fb      	ldrb	r3, [r7, #3]
 8003bbc:	f003 0307 	and.w	r3, r3, #7
 8003bc0:	b2da      	uxtb	r2, r3
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8003bcc:	2b01      	cmp	r3, #1
 8003bce:	d101      	bne.n	8003bd4 <HAL_PCD_EP_ClrStall+0x82>
 8003bd0:	2302      	movs	r3, #2
 8003bd2:	e00e      	b.n	8003bf2 <HAL_PCD_EP_ClrStall+0xa0>
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	2201      	movs	r2, #1
 8003bd8:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	68f9      	ldr	r1, [r7, #12]
 8003be2:	4618      	mov	r0, r3
 8003be4:	f005 fc89 	bl	80094fa <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	2200      	movs	r2, #0
 8003bec:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8003bf0:	2300      	movs	r3, #0
}
 8003bf2:	4618      	mov	r0, r3
 8003bf4:	3710      	adds	r7, #16
 8003bf6:	46bd      	mov	sp, r7
 8003bf8:	bd80      	pop	{r7, pc}

08003bfa <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8003bfa:	b580      	push	{r7, lr}
 8003bfc:	b096      	sub	sp, #88	; 0x58
 8003bfe:	af00      	add	r7, sp, #0
 8003c00:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8003c02:	e3bf      	b.n	8004384 <PCD_EP_ISR_Handler+0x78a>
  {
    wIstr = hpcd->Instance->ISTR;
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003c0c:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8003c10:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8003c14:	b2db      	uxtb	r3, r3
 8003c16:	f003 030f 	and.w	r3, r3, #15
 8003c1a:	f887 304d 	strb.w	r3, [r7, #77]	; 0x4d

    if (epindex == 0U)
 8003c1e:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	f040 8179 	bne.w	8003f1a <PCD_EP_ISR_Handler+0x320>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8003c28:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8003c2c:	f003 0310 	and.w	r3, r3, #16
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d152      	bne.n	8003cda <PCD_EP_ISR_Handler+0xe0>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	881b      	ldrh	r3, [r3, #0]
 8003c3a:	b29b      	uxth	r3, r3
 8003c3c:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8003c40:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003c44:	81fb      	strh	r3, [r7, #14]
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681a      	ldr	r2, [r3, #0]
 8003c4a:	89fb      	ldrh	r3, [r7, #14]
 8003c4c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003c50:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003c54:	b29b      	uxth	r3, r3
 8003c56:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	3328      	adds	r3, #40	; 0x28
 8003c5c:	657b      	str	r3, [r7, #84]	; 0x54

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003c66:	b29b      	uxth	r3, r3
 8003c68:	461a      	mov	r2, r3
 8003c6a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003c6c:	781b      	ldrb	r3, [r3, #0]
 8003c6e:	00db      	lsls	r3, r3, #3
 8003c70:	4413      	add	r3, r2
 8003c72:	3302      	adds	r3, #2
 8003c74:	005b      	lsls	r3, r3, #1
 8003c76:	687a      	ldr	r2, [r7, #4]
 8003c78:	6812      	ldr	r2, [r2, #0]
 8003c7a:	4413      	add	r3, r2
 8003c7c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003c80:	881b      	ldrh	r3, [r3, #0]
 8003c82:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8003c86:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003c88:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8003c8a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003c8c:	695a      	ldr	r2, [r3, #20]
 8003c8e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003c90:	69db      	ldr	r3, [r3, #28]
 8003c92:	441a      	add	r2, r3
 8003c94:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003c96:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8003c98:	2100      	movs	r1, #0
 8003c9a:	6878      	ldr	r0, [r7, #4]
 8003c9c:	f007 fb65 	bl	800b36a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003ca6:	b2db      	uxtb	r3, r3
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	f000 836b 	beq.w	8004384 <PCD_EP_ISR_Handler+0x78a>
 8003cae:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003cb0:	699b      	ldr	r3, [r3, #24]
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	f040 8366 	bne.w	8004384 <PCD_EP_ISR_Handler+0x78a>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003cbe:	b2db      	uxtb	r3, r3
 8003cc0:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003cc4:	b2da      	uxtb	r2, r3
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	b292      	uxth	r2, r2
 8003ccc:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	2200      	movs	r2, #0
 8003cd4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8003cd8:	e354      	b.n	8004384 <PCD_EP_ISR_Handler+0x78a>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8003ce0:	657b      	str	r3, [r7, #84]	; 0x54
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	881b      	ldrh	r3, [r3, #0]
 8003ce8:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8003cec:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8003cf0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d034      	beq.n	8003d62 <PCD_EP_ISR_Handler+0x168>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003d00:	b29b      	uxth	r3, r3
 8003d02:	461a      	mov	r2, r3
 8003d04:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003d06:	781b      	ldrb	r3, [r3, #0]
 8003d08:	00db      	lsls	r3, r3, #3
 8003d0a:	4413      	add	r3, r2
 8003d0c:	3306      	adds	r3, #6
 8003d0e:	005b      	lsls	r3, r3, #1
 8003d10:	687a      	ldr	r2, [r7, #4]
 8003d12:	6812      	ldr	r2, [r2, #0]
 8003d14:	4413      	add	r3, r2
 8003d16:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003d1a:	881b      	ldrh	r3, [r3, #0]
 8003d1c:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8003d20:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003d22:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	6818      	ldr	r0, [r3, #0]
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	f503 712c 	add.w	r1, r3, #688	; 0x2b0
 8003d2e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003d30:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8003d32:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003d34:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8003d36:	b29b      	uxth	r3, r3
 8003d38:	f005 fd12 	bl	8009760 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	881b      	ldrh	r3, [r3, #0]
 8003d42:	b29a      	uxth	r2, r3
 8003d44:	f640 738f 	movw	r3, #3983	; 0xf8f
 8003d48:	4013      	ands	r3, r2
 8003d4a:	823b      	strh	r3, [r7, #16]
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	8a3a      	ldrh	r2, [r7, #16]
 8003d52:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003d56:	b292      	uxth	r2, r2
 8003d58:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8003d5a:	6878      	ldr	r0, [r7, #4]
 8003d5c:	f007 fad8 	bl	800b310 <HAL_PCD_SetupStageCallback>
 8003d60:	e310      	b.n	8004384 <PCD_EP_ISR_Handler+0x78a>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8003d62:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	; 0x4a
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	f280 830c 	bge.w	8004384 <PCD_EP_ISR_Handler+0x78a>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	881b      	ldrh	r3, [r3, #0]
 8003d72:	b29a      	uxth	r2, r3
 8003d74:	f640 738f 	movw	r3, #3983	; 0xf8f
 8003d78:	4013      	ands	r3, r2
 8003d7a:	83fb      	strh	r3, [r7, #30]
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	8bfa      	ldrh	r2, [r7, #30]
 8003d82:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003d86:	b292      	uxth	r2, r2
 8003d88:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003d92:	b29b      	uxth	r3, r3
 8003d94:	461a      	mov	r2, r3
 8003d96:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003d98:	781b      	ldrb	r3, [r3, #0]
 8003d9a:	00db      	lsls	r3, r3, #3
 8003d9c:	4413      	add	r3, r2
 8003d9e:	3306      	adds	r3, #6
 8003da0:	005b      	lsls	r3, r3, #1
 8003da2:	687a      	ldr	r2, [r7, #4]
 8003da4:	6812      	ldr	r2, [r2, #0]
 8003da6:	4413      	add	r3, r2
 8003da8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003dac:	881b      	ldrh	r3, [r3, #0]
 8003dae:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8003db2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003db4:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8003db6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003db8:	69db      	ldr	r3, [r3, #28]
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d019      	beq.n	8003df2 <PCD_EP_ISR_Handler+0x1f8>
 8003dbe:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003dc0:	695b      	ldr	r3, [r3, #20]
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d015      	beq.n	8003df2 <PCD_EP_ISR_Handler+0x1f8>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	6818      	ldr	r0, [r3, #0]
 8003dca:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003dcc:	6959      	ldr	r1, [r3, #20]
 8003dce:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003dd0:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8003dd2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003dd4:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8003dd6:	b29b      	uxth	r3, r3
 8003dd8:	f005 fcc2 	bl	8009760 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8003ddc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003dde:	695a      	ldr	r2, [r3, #20]
 8003de0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003de2:	69db      	ldr	r3, [r3, #28]
 8003de4:	441a      	add	r2, r3
 8003de6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003de8:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8003dea:	2100      	movs	r1, #0
 8003dec:	6878      	ldr	r0, [r7, #4]
 8003dee:	f007 faa1 	bl	800b334 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	881b      	ldrh	r3, [r3, #0]
 8003df8:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 8003dfc:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8003e00:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	f040 82bd 	bne.w	8004384 <PCD_EP_ISR_Handler+0x78a>
 8003e0a:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8003e0e:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8003e12:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8003e16:	f000 82b5 	beq.w	8004384 <PCD_EP_ISR_Handler+0x78a>
          {
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	61bb      	str	r3, [r7, #24]
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003e28:	b29b      	uxth	r3, r3
 8003e2a:	461a      	mov	r2, r3
 8003e2c:	69bb      	ldr	r3, [r7, #24]
 8003e2e:	4413      	add	r3, r2
 8003e30:	61bb      	str	r3, [r7, #24]
 8003e32:	69bb      	ldr	r3, [r7, #24]
 8003e34:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8003e38:	617b      	str	r3, [r7, #20]
 8003e3a:	697b      	ldr	r3, [r7, #20]
 8003e3c:	881b      	ldrh	r3, [r3, #0]
 8003e3e:	b29b      	uxth	r3, r3
 8003e40:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003e44:	b29a      	uxth	r2, r3
 8003e46:	697b      	ldr	r3, [r7, #20]
 8003e48:	801a      	strh	r2, [r3, #0]
 8003e4a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003e4c:	691b      	ldr	r3, [r3, #16]
 8003e4e:	2b3e      	cmp	r3, #62	; 0x3e
 8003e50:	d91d      	bls.n	8003e8e <PCD_EP_ISR_Handler+0x294>
 8003e52:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003e54:	691b      	ldr	r3, [r3, #16]
 8003e56:	095b      	lsrs	r3, r3, #5
 8003e58:	647b      	str	r3, [r7, #68]	; 0x44
 8003e5a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003e5c:	691b      	ldr	r3, [r3, #16]
 8003e5e:	f003 031f 	and.w	r3, r3, #31
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d102      	bne.n	8003e6c <PCD_EP_ISR_Handler+0x272>
 8003e66:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003e68:	3b01      	subs	r3, #1
 8003e6a:	647b      	str	r3, [r7, #68]	; 0x44
 8003e6c:	697b      	ldr	r3, [r7, #20]
 8003e6e:	881b      	ldrh	r3, [r3, #0]
 8003e70:	b29a      	uxth	r2, r3
 8003e72:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003e74:	b29b      	uxth	r3, r3
 8003e76:	029b      	lsls	r3, r3, #10
 8003e78:	b29b      	uxth	r3, r3
 8003e7a:	4313      	orrs	r3, r2
 8003e7c:	b29b      	uxth	r3, r3
 8003e7e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003e82:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003e86:	b29a      	uxth	r2, r3
 8003e88:	697b      	ldr	r3, [r7, #20]
 8003e8a:	801a      	strh	r2, [r3, #0]
 8003e8c:	e026      	b.n	8003edc <PCD_EP_ISR_Handler+0x2e2>
 8003e8e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003e90:	691b      	ldr	r3, [r3, #16]
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d10a      	bne.n	8003eac <PCD_EP_ISR_Handler+0x2b2>
 8003e96:	697b      	ldr	r3, [r7, #20]
 8003e98:	881b      	ldrh	r3, [r3, #0]
 8003e9a:	b29b      	uxth	r3, r3
 8003e9c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003ea0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003ea4:	b29a      	uxth	r2, r3
 8003ea6:	697b      	ldr	r3, [r7, #20]
 8003ea8:	801a      	strh	r2, [r3, #0]
 8003eaa:	e017      	b.n	8003edc <PCD_EP_ISR_Handler+0x2e2>
 8003eac:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003eae:	691b      	ldr	r3, [r3, #16]
 8003eb0:	085b      	lsrs	r3, r3, #1
 8003eb2:	647b      	str	r3, [r7, #68]	; 0x44
 8003eb4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003eb6:	691b      	ldr	r3, [r3, #16]
 8003eb8:	f003 0301 	and.w	r3, r3, #1
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d002      	beq.n	8003ec6 <PCD_EP_ISR_Handler+0x2cc>
 8003ec0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003ec2:	3301      	adds	r3, #1
 8003ec4:	647b      	str	r3, [r7, #68]	; 0x44
 8003ec6:	697b      	ldr	r3, [r7, #20]
 8003ec8:	881b      	ldrh	r3, [r3, #0]
 8003eca:	b29a      	uxth	r2, r3
 8003ecc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003ece:	b29b      	uxth	r3, r3
 8003ed0:	029b      	lsls	r3, r3, #10
 8003ed2:	b29b      	uxth	r3, r3
 8003ed4:	4313      	orrs	r3, r2
 8003ed6:	b29a      	uxth	r2, r3
 8003ed8:	697b      	ldr	r3, [r7, #20]
 8003eda:	801a      	strh	r2, [r3, #0]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	881b      	ldrh	r3, [r3, #0]
 8003ee2:	b29b      	uxth	r3, r3
 8003ee4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003ee8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003eec:	827b      	strh	r3, [r7, #18]
 8003eee:	8a7b      	ldrh	r3, [r7, #18]
 8003ef0:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8003ef4:	827b      	strh	r3, [r7, #18]
 8003ef6:	8a7b      	ldrh	r3, [r7, #18]
 8003ef8:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8003efc:	827b      	strh	r3, [r7, #18]
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681a      	ldr	r2, [r3, #0]
 8003f02:	8a7b      	ldrh	r3, [r7, #18]
 8003f04:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003f08:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003f0c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003f10:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003f14:	b29b      	uxth	r3, r3
 8003f16:	8013      	strh	r3, [r2, #0]
 8003f18:	e234      	b.n	8004384 <PCD_EP_ISR_Handler+0x78a>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	461a      	mov	r2, r3
 8003f20:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8003f24:	009b      	lsls	r3, r3, #2
 8003f26:	4413      	add	r3, r2
 8003f28:	881b      	ldrh	r3, [r3, #0]
 8003f2a:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8003f2e:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	; 0x4a
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	f280 80fc 	bge.w	8004130 <PCD_EP_ISR_Handler+0x536>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	461a      	mov	r2, r3
 8003f3e:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8003f42:	009b      	lsls	r3, r3, #2
 8003f44:	4413      	add	r3, r2
 8003f46:	881b      	ldrh	r3, [r3, #0]
 8003f48:	b29a      	uxth	r2, r3
 8003f4a:	f640 738f 	movw	r3, #3983	; 0xf8f
 8003f4e:	4013      	ands	r3, r2
 8003f50:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	461a      	mov	r2, r3
 8003f5a:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8003f5e:	009b      	lsls	r3, r3, #2
 8003f60:	4413      	add	r3, r2
 8003f62:	f8b7 2048 	ldrh.w	r2, [r7, #72]	; 0x48
 8003f66:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003f6a:	b292      	uxth	r2, r2
 8003f6c:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8003f6e:	f897 204d 	ldrb.w	r2, [r7, #77]	; 0x4d
 8003f72:	4613      	mov	r3, r2
 8003f74:	009b      	lsls	r3, r3, #2
 8003f76:	4413      	add	r3, r2
 8003f78:	00db      	lsls	r3, r3, #3
 8003f7a:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8003f7e:	687a      	ldr	r2, [r7, #4]
 8003f80:	4413      	add	r3, r2
 8003f82:	657b      	str	r3, [r7, #84]	; 0x54

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8003f84:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003f86:	7b1b      	ldrb	r3, [r3, #12]
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d125      	bne.n	8003fd8 <PCD_EP_ISR_Handler+0x3de>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003f94:	b29b      	uxth	r3, r3
 8003f96:	461a      	mov	r2, r3
 8003f98:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003f9a:	781b      	ldrb	r3, [r3, #0]
 8003f9c:	00db      	lsls	r3, r3, #3
 8003f9e:	4413      	add	r3, r2
 8003fa0:	3306      	adds	r3, #6
 8003fa2:	005b      	lsls	r3, r3, #1
 8003fa4:	687a      	ldr	r2, [r7, #4]
 8003fa6:	6812      	ldr	r2, [r2, #0]
 8003fa8:	4413      	add	r3, r2
 8003faa:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003fae:	881b      	ldrh	r3, [r3, #0]
 8003fb0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003fb4:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50

          if (count != 0U)
 8003fb8:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	f000 8092 	beq.w	80040e6 <PCD_EP_ISR_Handler+0x4ec>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	6818      	ldr	r0, [r3, #0]
 8003fc6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003fc8:	6959      	ldr	r1, [r3, #20]
 8003fca:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003fcc:	88da      	ldrh	r2, [r3, #6]
 8003fce:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8003fd2:	f005 fbc5 	bl	8009760 <USB_ReadPMA>
 8003fd6:	e086      	b.n	80040e6 <PCD_EP_ISR_Handler+0x4ec>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 8003fd8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003fda:	78db      	ldrb	r3, [r3, #3]
 8003fdc:	2b02      	cmp	r3, #2
 8003fde:	d10a      	bne.n	8003ff6 <PCD_EP_ISR_Handler+0x3fc>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8003fe0:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8003fe4:	461a      	mov	r2, r3
 8003fe6:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8003fe8:	6878      	ldr	r0, [r7, #4]
 8003fea:	f000 f9d9 	bl	80043a0 <HAL_PCD_EP_DB_Receive>
 8003fee:	4603      	mov	r3, r0
 8003ff0:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
 8003ff4:	e077      	b.n	80040e6 <PCD_EP_ISR_Handler+0x4ec>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	461a      	mov	r2, r3
 8003ffc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003ffe:	781b      	ldrb	r3, [r3, #0]
 8004000:	009b      	lsls	r3, r3, #2
 8004002:	4413      	add	r3, r2
 8004004:	881b      	ldrh	r3, [r3, #0]
 8004006:	b29b      	uxth	r3, r3
 8004008:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800400c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004010:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	461a      	mov	r2, r3
 800401a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800401c:	781b      	ldrb	r3, [r3, #0]
 800401e:	009b      	lsls	r3, r3, #2
 8004020:	441a      	add	r2, r3
 8004022:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 8004026:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800402a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800402e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004032:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8004036:	b29b      	uxth	r3, r3
 8004038:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	461a      	mov	r2, r3
 8004040:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004042:	781b      	ldrb	r3, [r3, #0]
 8004044:	009b      	lsls	r3, r3, #2
 8004046:	4413      	add	r3, r2
 8004048:	881b      	ldrh	r3, [r3, #0]
 800404a:	b29b      	uxth	r3, r3
 800404c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004050:	2b00      	cmp	r3, #0
 8004052:	d024      	beq.n	800409e <PCD_EP_ISR_Handler+0x4a4>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800405c:	b29b      	uxth	r3, r3
 800405e:	461a      	mov	r2, r3
 8004060:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004062:	781b      	ldrb	r3, [r3, #0]
 8004064:	00db      	lsls	r3, r3, #3
 8004066:	4413      	add	r3, r2
 8004068:	3302      	adds	r3, #2
 800406a:	005b      	lsls	r3, r3, #1
 800406c:	687a      	ldr	r2, [r7, #4]
 800406e:	6812      	ldr	r2, [r2, #0]
 8004070:	4413      	add	r3, r2
 8004072:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004076:	881b      	ldrh	r3, [r3, #0]
 8004078:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800407c:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50

              if (count != 0U)
 8004080:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8004084:	2b00      	cmp	r3, #0
 8004086:	d02e      	beq.n	80040e6 <PCD_EP_ISR_Handler+0x4ec>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	6818      	ldr	r0, [r3, #0]
 800408c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800408e:	6959      	ldr	r1, [r3, #20]
 8004090:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004092:	891a      	ldrh	r2, [r3, #8]
 8004094:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8004098:	f005 fb62 	bl	8009760 <USB_ReadPMA>
 800409c:	e023      	b.n	80040e6 <PCD_EP_ISR_Handler+0x4ec>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80040a6:	b29b      	uxth	r3, r3
 80040a8:	461a      	mov	r2, r3
 80040aa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80040ac:	781b      	ldrb	r3, [r3, #0]
 80040ae:	00db      	lsls	r3, r3, #3
 80040b0:	4413      	add	r3, r2
 80040b2:	3306      	adds	r3, #6
 80040b4:	005b      	lsls	r3, r3, #1
 80040b6:	687a      	ldr	r2, [r7, #4]
 80040b8:	6812      	ldr	r2, [r2, #0]
 80040ba:	4413      	add	r3, r2
 80040bc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80040c0:	881b      	ldrh	r3, [r3, #0]
 80040c2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80040c6:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50

              if (count != 0U)
 80040ca:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d009      	beq.n	80040e6 <PCD_EP_ISR_Handler+0x4ec>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	6818      	ldr	r0, [r3, #0]
 80040d6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80040d8:	6959      	ldr	r1, [r3, #20]
 80040da:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80040dc:	895a      	ldrh	r2, [r3, #10]
 80040de:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 80040e2:	f005 fb3d 	bl	8009760 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 80040e6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80040e8:	69da      	ldr	r2, [r3, #28]
 80040ea:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 80040ee:	441a      	add	r2, r3
 80040f0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80040f2:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 80040f4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80040f6:	695a      	ldr	r2, [r3, #20]
 80040f8:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 80040fc:	441a      	add	r2, r3
 80040fe:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004100:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8004102:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004104:	699b      	ldr	r3, [r3, #24]
 8004106:	2b00      	cmp	r3, #0
 8004108:	d005      	beq.n	8004116 <PCD_EP_ISR_Handler+0x51c>
 800410a:	f8b7 2050 	ldrh.w	r2, [r7, #80]	; 0x50
 800410e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004110:	691b      	ldr	r3, [r3, #16]
 8004112:	429a      	cmp	r2, r3
 8004114:	d206      	bcs.n	8004124 <PCD_EP_ISR_Handler+0x52a>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8004116:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004118:	781b      	ldrb	r3, [r3, #0]
 800411a:	4619      	mov	r1, r3
 800411c:	6878      	ldr	r0, [r7, #4]
 800411e:	f007 f909 	bl	800b334 <HAL_PCD_DataOutStageCallback>
 8004122:	e005      	b.n	8004130 <PCD_EP_ISR_Handler+0x536>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800412a:	4618      	mov	r0, r3
 800412c:	f003 fde4 	bl	8007cf8 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8004130:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8004134:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004138:	2b00      	cmp	r3, #0
 800413a:	f000 8123 	beq.w	8004384 <PCD_EP_ISR_Handler+0x78a>
      {
        ep = &hpcd->IN_ep[epindex];
 800413e:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8004142:	1c5a      	adds	r2, r3, #1
 8004144:	4613      	mov	r3, r2
 8004146:	009b      	lsls	r3, r3, #2
 8004148:	4413      	add	r3, r2
 800414a:	00db      	lsls	r3, r3, #3
 800414c:	687a      	ldr	r2, [r7, #4]
 800414e:	4413      	add	r3, r2
 8004150:	657b      	str	r3, [r7, #84]	; 0x54

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	461a      	mov	r2, r3
 8004158:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 800415c:	009b      	lsls	r3, r3, #2
 800415e:	4413      	add	r3, r2
 8004160:	881b      	ldrh	r3, [r3, #0]
 8004162:	b29b      	uxth	r3, r3
 8004164:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8004168:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800416c:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	461a      	mov	r2, r3
 8004176:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 800417a:	009b      	lsls	r3, r3, #2
 800417c:	441a      	add	r2, r3
 800417e:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8004182:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004186:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800418a:	b29b      	uxth	r3, r3
 800418c:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 800418e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004190:	78db      	ldrb	r3, [r3, #3]
 8004192:	2b01      	cmp	r3, #1
 8004194:	f040 80a2 	bne.w	80042dc <PCD_EP_ISR_Handler+0x6e2>
        {
          ep->xfer_len = 0U;
 8004198:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800419a:	2200      	movs	r2, #0
 800419c:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 800419e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80041a0:	7b1b      	ldrb	r3, [r3, #12]
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	f000 8093 	beq.w	80042ce <PCD_EP_ISR_Handler+0x6d4>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80041a8:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 80041ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d046      	beq.n	8004242 <PCD_EP_ISR_Handler+0x648>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80041b4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80041b6:	785b      	ldrb	r3, [r3, #1]
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d126      	bne.n	800420a <PCD_EP_ISR_Handler+0x610>
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	627b      	str	r3, [r7, #36]	; 0x24
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80041ca:	b29b      	uxth	r3, r3
 80041cc:	461a      	mov	r2, r3
 80041ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041d0:	4413      	add	r3, r2
 80041d2:	627b      	str	r3, [r7, #36]	; 0x24
 80041d4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80041d6:	781b      	ldrb	r3, [r3, #0]
 80041d8:	011a      	lsls	r2, r3, #4
 80041da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041dc:	4413      	add	r3, r2
 80041de:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80041e2:	623b      	str	r3, [r7, #32]
 80041e4:	6a3b      	ldr	r3, [r7, #32]
 80041e6:	881b      	ldrh	r3, [r3, #0]
 80041e8:	b29b      	uxth	r3, r3
 80041ea:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80041ee:	b29a      	uxth	r2, r3
 80041f0:	6a3b      	ldr	r3, [r7, #32]
 80041f2:	801a      	strh	r2, [r3, #0]
 80041f4:	6a3b      	ldr	r3, [r7, #32]
 80041f6:	881b      	ldrh	r3, [r3, #0]
 80041f8:	b29b      	uxth	r3, r3
 80041fa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80041fe:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004202:	b29a      	uxth	r2, r3
 8004204:	6a3b      	ldr	r3, [r7, #32]
 8004206:	801a      	strh	r2, [r3, #0]
 8004208:	e061      	b.n	80042ce <PCD_EP_ISR_Handler+0x6d4>
 800420a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800420c:	785b      	ldrb	r3, [r3, #1]
 800420e:	2b01      	cmp	r3, #1
 8004210:	d15d      	bne.n	80042ce <PCD_EP_ISR_Handler+0x6d4>
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004220:	b29b      	uxth	r3, r3
 8004222:	461a      	mov	r2, r3
 8004224:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004226:	4413      	add	r3, r2
 8004228:	62fb      	str	r3, [r7, #44]	; 0x2c
 800422a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800422c:	781b      	ldrb	r3, [r3, #0]
 800422e:	011a      	lsls	r2, r3, #4
 8004230:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004232:	4413      	add	r3, r2
 8004234:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8004238:	62bb      	str	r3, [r7, #40]	; 0x28
 800423a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800423c:	2200      	movs	r2, #0
 800423e:	801a      	strh	r2, [r3, #0]
 8004240:	e045      	b.n	80042ce <PCD_EP_ISR_Handler+0x6d4>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004248:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800424a:	785b      	ldrb	r3, [r3, #1]
 800424c:	2b00      	cmp	r3, #0
 800424e:	d126      	bne.n	800429e <PCD_EP_ISR_Handler+0x6a4>
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	637b      	str	r3, [r7, #52]	; 0x34
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800425e:	b29b      	uxth	r3, r3
 8004260:	461a      	mov	r2, r3
 8004262:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004264:	4413      	add	r3, r2
 8004266:	637b      	str	r3, [r7, #52]	; 0x34
 8004268:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800426a:	781b      	ldrb	r3, [r3, #0]
 800426c:	011a      	lsls	r2, r3, #4
 800426e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004270:	4413      	add	r3, r2
 8004272:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8004276:	633b      	str	r3, [r7, #48]	; 0x30
 8004278:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800427a:	881b      	ldrh	r3, [r3, #0]
 800427c:	b29b      	uxth	r3, r3
 800427e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004282:	b29a      	uxth	r2, r3
 8004284:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004286:	801a      	strh	r2, [r3, #0]
 8004288:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800428a:	881b      	ldrh	r3, [r3, #0]
 800428c:	b29b      	uxth	r3, r3
 800428e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004292:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004296:	b29a      	uxth	r2, r3
 8004298:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800429a:	801a      	strh	r2, [r3, #0]
 800429c:	e017      	b.n	80042ce <PCD_EP_ISR_Handler+0x6d4>
 800429e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80042a0:	785b      	ldrb	r3, [r3, #1]
 80042a2:	2b01      	cmp	r3, #1
 80042a4:	d113      	bne.n	80042ce <PCD_EP_ISR_Handler+0x6d4>
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80042ae:	b29b      	uxth	r3, r3
 80042b0:	461a      	mov	r2, r3
 80042b2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80042b4:	4413      	add	r3, r2
 80042b6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80042b8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80042ba:	781b      	ldrb	r3, [r3, #0]
 80042bc:	011a      	lsls	r2, r3, #4
 80042be:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80042c0:	4413      	add	r3, r2
 80042c2:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80042c6:	63bb      	str	r3, [r7, #56]	; 0x38
 80042c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80042ca:	2200      	movs	r2, #0
 80042cc:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80042ce:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80042d0:	781b      	ldrb	r3, [r3, #0]
 80042d2:	4619      	mov	r1, r3
 80042d4:	6878      	ldr	r0, [r7, #4]
 80042d6:	f007 f848 	bl	800b36a <HAL_PCD_DataInStageCallback>
 80042da:	e053      	b.n	8004384 <PCD_EP_ISR_Handler+0x78a>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 80042dc:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 80042e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d146      	bne.n	8004376 <PCD_EP_ISR_Handler+0x77c>
          {
            /* multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80042f0:	b29b      	uxth	r3, r3
 80042f2:	461a      	mov	r2, r3
 80042f4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80042f6:	781b      	ldrb	r3, [r3, #0]
 80042f8:	00db      	lsls	r3, r3, #3
 80042fa:	4413      	add	r3, r2
 80042fc:	3302      	adds	r3, #2
 80042fe:	005b      	lsls	r3, r3, #1
 8004300:	687a      	ldr	r2, [r7, #4]
 8004302:	6812      	ldr	r2, [r2, #0]
 8004304:	4413      	add	r3, r2
 8004306:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800430a:	881b      	ldrh	r3, [r3, #0]
 800430c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004310:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40

            if (ep->xfer_len > TxPctSize)
 8004314:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004316:	699a      	ldr	r2, [r3, #24]
 8004318:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 800431c:	429a      	cmp	r2, r3
 800431e:	d907      	bls.n	8004330 <PCD_EP_ISR_Handler+0x736>
            {
              ep->xfer_len -= TxPctSize;
 8004320:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004322:	699a      	ldr	r2, [r3, #24]
 8004324:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8004328:	1ad2      	subs	r2, r2, r3
 800432a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800432c:	619a      	str	r2, [r3, #24]
 800432e:	e002      	b.n	8004336 <PCD_EP_ISR_Handler+0x73c>
            }
            else
            {
              ep->xfer_len = 0U;
 8004330:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004332:	2200      	movs	r2, #0
 8004334:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 8004336:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004338:	699b      	ldr	r3, [r3, #24]
 800433a:	2b00      	cmp	r3, #0
 800433c:	d106      	bne.n	800434c <PCD_EP_ISR_Handler+0x752>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800433e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004340:	781b      	ldrb	r3, [r3, #0]
 8004342:	4619      	mov	r1, r3
 8004344:	6878      	ldr	r0, [r7, #4]
 8004346:	f007 f810 	bl	800b36a <HAL_PCD_DataInStageCallback>
 800434a:	e01b      	b.n	8004384 <PCD_EP_ISR_Handler+0x78a>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 800434c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800434e:	695a      	ldr	r2, [r3, #20]
 8004350:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8004354:	441a      	add	r2, r3
 8004356:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004358:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 800435a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800435c:	69da      	ldr	r2, [r3, #28]
 800435e:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8004362:	441a      	add	r2, r3
 8004364:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004366:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800436e:	4618      	mov	r0, r3
 8004370:	f003 fcc2 	bl	8007cf8 <USB_EPStartXfer>
 8004374:	e006      	b.n	8004384 <PCD_EP_ISR_Handler+0x78a>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8004376:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 800437a:	461a      	mov	r2, r3
 800437c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800437e:	6878      	ldr	r0, [r7, #4]
 8004380:	f000 f91b 	bl	80045ba <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800438c:	b29b      	uxth	r3, r3
 800438e:	b21b      	sxth	r3, r3
 8004390:	2b00      	cmp	r3, #0
 8004392:	f6ff ac37 	blt.w	8003c04 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8004396:	2300      	movs	r3, #0
}
 8004398:	4618      	mov	r0, r3
 800439a:	3758      	adds	r7, #88	; 0x58
 800439c:	46bd      	mov	sp, r7
 800439e:	bd80      	pop	{r7, pc}

080043a0 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 80043a0:	b580      	push	{r7, lr}
 80043a2:	b088      	sub	sp, #32
 80043a4:	af00      	add	r7, sp, #0
 80043a6:	60f8      	str	r0, [r7, #12]
 80043a8:	60b9      	str	r1, [r7, #8]
 80043aa:	4613      	mov	r3, r2
 80043ac:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80043ae:	88fb      	ldrh	r3, [r7, #6]
 80043b0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d07e      	beq.n	80044b6 <HAL_PCD_EP_DB_Receive+0x116>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80043c0:	b29b      	uxth	r3, r3
 80043c2:	461a      	mov	r2, r3
 80043c4:	68bb      	ldr	r3, [r7, #8]
 80043c6:	781b      	ldrb	r3, [r3, #0]
 80043c8:	00db      	lsls	r3, r3, #3
 80043ca:	4413      	add	r3, r2
 80043cc:	3302      	adds	r3, #2
 80043ce:	005b      	lsls	r3, r3, #1
 80043d0:	68fa      	ldr	r2, [r7, #12]
 80043d2:	6812      	ldr	r2, [r2, #0]
 80043d4:	4413      	add	r3, r2
 80043d6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80043da:	881b      	ldrh	r3, [r3, #0]
 80043dc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80043e0:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 80043e2:	68bb      	ldr	r3, [r7, #8]
 80043e4:	699a      	ldr	r2, [r3, #24]
 80043e6:	8b7b      	ldrh	r3, [r7, #26]
 80043e8:	429a      	cmp	r2, r3
 80043ea:	d306      	bcc.n	80043fa <HAL_PCD_EP_DB_Receive+0x5a>
    {
      ep->xfer_len -= count;
 80043ec:	68bb      	ldr	r3, [r7, #8]
 80043ee:	699a      	ldr	r2, [r3, #24]
 80043f0:	8b7b      	ldrh	r3, [r7, #26]
 80043f2:	1ad2      	subs	r2, r2, r3
 80043f4:	68bb      	ldr	r3, [r7, #8]
 80043f6:	619a      	str	r2, [r3, #24]
 80043f8:	e002      	b.n	8004400 <HAL_PCD_EP_DB_Receive+0x60>
    }
    else
    {
      ep->xfer_len = 0U;
 80043fa:	68bb      	ldr	r3, [r7, #8]
 80043fc:	2200      	movs	r2, #0
 80043fe:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8004400:	68bb      	ldr	r3, [r7, #8]
 8004402:	699b      	ldr	r3, [r3, #24]
 8004404:	2b00      	cmp	r3, #0
 8004406:	d123      	bne.n	8004450 <HAL_PCD_EP_DB_Receive+0xb0>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	461a      	mov	r2, r3
 800440e:	68bb      	ldr	r3, [r7, #8]
 8004410:	781b      	ldrb	r3, [r3, #0]
 8004412:	009b      	lsls	r3, r3, #2
 8004414:	4413      	add	r3, r2
 8004416:	881b      	ldrh	r3, [r3, #0]
 8004418:	b29b      	uxth	r3, r3
 800441a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800441e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004422:	833b      	strh	r3, [r7, #24]
 8004424:	8b3b      	ldrh	r3, [r7, #24]
 8004426:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800442a:	833b      	strh	r3, [r7, #24]
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	461a      	mov	r2, r3
 8004432:	68bb      	ldr	r3, [r7, #8]
 8004434:	781b      	ldrb	r3, [r3, #0]
 8004436:	009b      	lsls	r3, r3, #2
 8004438:	441a      	add	r2, r3
 800443a:	8b3b      	ldrh	r3, [r7, #24]
 800443c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004440:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004444:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004448:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800444c:	b29b      	uxth	r3, r3
 800444e:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8004450:	88fb      	ldrh	r3, [r7, #6]
 8004452:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004456:	2b00      	cmp	r3, #0
 8004458:	d01f      	beq.n	800449a <HAL_PCD_EP_DB_Receive+0xfa>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	461a      	mov	r2, r3
 8004460:	68bb      	ldr	r3, [r7, #8]
 8004462:	781b      	ldrb	r3, [r3, #0]
 8004464:	009b      	lsls	r3, r3, #2
 8004466:	4413      	add	r3, r2
 8004468:	881b      	ldrh	r3, [r3, #0]
 800446a:	b29b      	uxth	r3, r3
 800446c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004470:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004474:	82fb      	strh	r3, [r7, #22]
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	461a      	mov	r2, r3
 800447c:	68bb      	ldr	r3, [r7, #8]
 800447e:	781b      	ldrb	r3, [r3, #0]
 8004480:	009b      	lsls	r3, r3, #2
 8004482:	441a      	add	r2, r3
 8004484:	8afb      	ldrh	r3, [r7, #22]
 8004486:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800448a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800448e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004492:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8004496:	b29b      	uxth	r3, r3
 8004498:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 800449a:	8b7b      	ldrh	r3, [r7, #26]
 800449c:	2b00      	cmp	r3, #0
 800449e:	f000 8087 	beq.w	80045b0 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	6818      	ldr	r0, [r3, #0]
 80044a6:	68bb      	ldr	r3, [r7, #8]
 80044a8:	6959      	ldr	r1, [r3, #20]
 80044aa:	68bb      	ldr	r3, [r7, #8]
 80044ac:	891a      	ldrh	r2, [r3, #8]
 80044ae:	8b7b      	ldrh	r3, [r7, #26]
 80044b0:	f005 f956 	bl	8009760 <USB_ReadPMA>
 80044b4:	e07c      	b.n	80045b0 <HAL_PCD_EP_DB_Receive+0x210>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80044be:	b29b      	uxth	r3, r3
 80044c0:	461a      	mov	r2, r3
 80044c2:	68bb      	ldr	r3, [r7, #8]
 80044c4:	781b      	ldrb	r3, [r3, #0]
 80044c6:	00db      	lsls	r3, r3, #3
 80044c8:	4413      	add	r3, r2
 80044ca:	3306      	adds	r3, #6
 80044cc:	005b      	lsls	r3, r3, #1
 80044ce:	68fa      	ldr	r2, [r7, #12]
 80044d0:	6812      	ldr	r2, [r2, #0]
 80044d2:	4413      	add	r3, r2
 80044d4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80044d8:	881b      	ldrh	r3, [r3, #0]
 80044da:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80044de:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 80044e0:	68bb      	ldr	r3, [r7, #8]
 80044e2:	699a      	ldr	r2, [r3, #24]
 80044e4:	8b7b      	ldrh	r3, [r7, #26]
 80044e6:	429a      	cmp	r2, r3
 80044e8:	d306      	bcc.n	80044f8 <HAL_PCD_EP_DB_Receive+0x158>
    {
      ep->xfer_len -= count;
 80044ea:	68bb      	ldr	r3, [r7, #8]
 80044ec:	699a      	ldr	r2, [r3, #24]
 80044ee:	8b7b      	ldrh	r3, [r7, #26]
 80044f0:	1ad2      	subs	r2, r2, r3
 80044f2:	68bb      	ldr	r3, [r7, #8]
 80044f4:	619a      	str	r2, [r3, #24]
 80044f6:	e002      	b.n	80044fe <HAL_PCD_EP_DB_Receive+0x15e>
    }
    else
    {
      ep->xfer_len = 0U;
 80044f8:	68bb      	ldr	r3, [r7, #8]
 80044fa:	2200      	movs	r2, #0
 80044fc:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 80044fe:	68bb      	ldr	r3, [r7, #8]
 8004500:	699b      	ldr	r3, [r3, #24]
 8004502:	2b00      	cmp	r3, #0
 8004504:	d123      	bne.n	800454e <HAL_PCD_EP_DB_Receive+0x1ae>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	461a      	mov	r2, r3
 800450c:	68bb      	ldr	r3, [r7, #8]
 800450e:	781b      	ldrb	r3, [r3, #0]
 8004510:	009b      	lsls	r3, r3, #2
 8004512:	4413      	add	r3, r2
 8004514:	881b      	ldrh	r3, [r3, #0]
 8004516:	b29b      	uxth	r3, r3
 8004518:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800451c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004520:	83fb      	strh	r3, [r7, #30]
 8004522:	8bfb      	ldrh	r3, [r7, #30]
 8004524:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8004528:	83fb      	strh	r3, [r7, #30]
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	461a      	mov	r2, r3
 8004530:	68bb      	ldr	r3, [r7, #8]
 8004532:	781b      	ldrb	r3, [r3, #0]
 8004534:	009b      	lsls	r3, r3, #2
 8004536:	441a      	add	r2, r3
 8004538:	8bfb      	ldrh	r3, [r7, #30]
 800453a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800453e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004542:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004546:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800454a:	b29b      	uxth	r3, r3
 800454c:	8013      	strh	r3, [r2, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 800454e:	88fb      	ldrh	r3, [r7, #6]
 8004550:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004554:	2b00      	cmp	r3, #0
 8004556:	d11f      	bne.n	8004598 <HAL_PCD_EP_DB_Receive+0x1f8>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	461a      	mov	r2, r3
 800455e:	68bb      	ldr	r3, [r7, #8]
 8004560:	781b      	ldrb	r3, [r3, #0]
 8004562:	009b      	lsls	r3, r3, #2
 8004564:	4413      	add	r3, r2
 8004566:	881b      	ldrh	r3, [r3, #0]
 8004568:	b29b      	uxth	r3, r3
 800456a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800456e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004572:	83bb      	strh	r3, [r7, #28]
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	461a      	mov	r2, r3
 800457a:	68bb      	ldr	r3, [r7, #8]
 800457c:	781b      	ldrb	r3, [r3, #0]
 800457e:	009b      	lsls	r3, r3, #2
 8004580:	441a      	add	r2, r3
 8004582:	8bbb      	ldrh	r3, [r7, #28]
 8004584:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004588:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800458c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004590:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8004594:	b29b      	uxth	r3, r3
 8004596:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8004598:	8b7b      	ldrh	r3, [r7, #26]
 800459a:	2b00      	cmp	r3, #0
 800459c:	d008      	beq.n	80045b0 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	6818      	ldr	r0, [r3, #0]
 80045a2:	68bb      	ldr	r3, [r7, #8]
 80045a4:	6959      	ldr	r1, [r3, #20]
 80045a6:	68bb      	ldr	r3, [r7, #8]
 80045a8:	895a      	ldrh	r2, [r3, #10]
 80045aa:	8b7b      	ldrh	r3, [r7, #26]
 80045ac:	f005 f8d8 	bl	8009760 <USB_ReadPMA>
    }
  }

  return count;
 80045b0:	8b7b      	ldrh	r3, [r7, #26]
}
 80045b2:	4618      	mov	r0, r3
 80045b4:	3720      	adds	r7, #32
 80045b6:	46bd      	mov	sp, r7
 80045b8:	bd80      	pop	{r7, pc}

080045ba <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 80045ba:	b580      	push	{r7, lr}
 80045bc:	b0a4      	sub	sp, #144	; 0x90
 80045be:	af00      	add	r7, sp, #0
 80045c0:	60f8      	str	r0, [r7, #12]
 80045c2:	60b9      	str	r1, [r7, #8]
 80045c4:	4613      	mov	r3, r2
 80045c6:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80045c8:	88fb      	ldrh	r3, [r7, #6]
 80045ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	f000 81dd 	beq.w	800498e <HAL_PCD_EP_DB_Transmit+0x3d4>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80045dc:	b29b      	uxth	r3, r3
 80045de:	461a      	mov	r2, r3
 80045e0:	68bb      	ldr	r3, [r7, #8]
 80045e2:	781b      	ldrb	r3, [r3, #0]
 80045e4:	00db      	lsls	r3, r3, #3
 80045e6:	4413      	add	r3, r2
 80045e8:	3302      	adds	r3, #2
 80045ea:	005b      	lsls	r3, r3, #1
 80045ec:	68fa      	ldr	r2, [r7, #12]
 80045ee:	6812      	ldr	r2, [r2, #0]
 80045f0:	4413      	add	r3, r2
 80045f2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80045f6:	881b      	ldrh	r3, [r3, #0]
 80045f8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80045fc:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86

    if (ep->xfer_len > TxPctSize)
 8004600:	68bb      	ldr	r3, [r7, #8]
 8004602:	699a      	ldr	r2, [r3, #24]
 8004604:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8004608:	429a      	cmp	r2, r3
 800460a:	d907      	bls.n	800461c <HAL_PCD_EP_DB_Transmit+0x62>
    {
      ep->xfer_len -= TxPctSize;
 800460c:	68bb      	ldr	r3, [r7, #8]
 800460e:	699a      	ldr	r2, [r3, #24]
 8004610:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8004614:	1ad2      	subs	r2, r2, r3
 8004616:	68bb      	ldr	r3, [r7, #8]
 8004618:	619a      	str	r2, [r3, #24]
 800461a:	e002      	b.n	8004622 <HAL_PCD_EP_DB_Transmit+0x68>
    }
    else
    {
      ep->xfer_len = 0U;
 800461c:	68bb      	ldr	r3, [r7, #8]
 800461e:	2200      	movs	r2, #0
 8004620:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8004622:	68bb      	ldr	r3, [r7, #8]
 8004624:	699b      	ldr	r3, [r3, #24]
 8004626:	2b00      	cmp	r3, #0
 8004628:	f040 80b9 	bne.w	800479e <HAL_PCD_EP_DB_Transmit+0x1e4>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800462c:	68bb      	ldr	r3, [r7, #8]
 800462e:	785b      	ldrb	r3, [r3, #1]
 8004630:	2b00      	cmp	r3, #0
 8004632:	d126      	bne.n	8004682 <HAL_PCD_EP_DB_Transmit+0xc8>
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	62fb      	str	r3, [r7, #44]	; 0x2c
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004642:	b29b      	uxth	r3, r3
 8004644:	461a      	mov	r2, r3
 8004646:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004648:	4413      	add	r3, r2
 800464a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800464c:	68bb      	ldr	r3, [r7, #8]
 800464e:	781b      	ldrb	r3, [r3, #0]
 8004650:	011a      	lsls	r2, r3, #4
 8004652:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004654:	4413      	add	r3, r2
 8004656:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800465a:	62bb      	str	r3, [r7, #40]	; 0x28
 800465c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800465e:	881b      	ldrh	r3, [r3, #0]
 8004660:	b29b      	uxth	r3, r3
 8004662:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004666:	b29a      	uxth	r2, r3
 8004668:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800466a:	801a      	strh	r2, [r3, #0]
 800466c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800466e:	881b      	ldrh	r3, [r3, #0]
 8004670:	b29b      	uxth	r3, r3
 8004672:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004676:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800467a:	b29a      	uxth	r2, r3
 800467c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800467e:	801a      	strh	r2, [r3, #0]
 8004680:	e01a      	b.n	80046b8 <HAL_PCD_EP_DB_Transmit+0xfe>
 8004682:	68bb      	ldr	r3, [r7, #8]
 8004684:	785b      	ldrb	r3, [r3, #1]
 8004686:	2b01      	cmp	r3, #1
 8004688:	d116      	bne.n	80046b8 <HAL_PCD_EP_DB_Transmit+0xfe>
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	637b      	str	r3, [r7, #52]	; 0x34
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004698:	b29b      	uxth	r3, r3
 800469a:	461a      	mov	r2, r3
 800469c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800469e:	4413      	add	r3, r2
 80046a0:	637b      	str	r3, [r7, #52]	; 0x34
 80046a2:	68bb      	ldr	r3, [r7, #8]
 80046a4:	781b      	ldrb	r3, [r3, #0]
 80046a6:	011a      	lsls	r2, r3, #4
 80046a8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80046aa:	4413      	add	r3, r2
 80046ac:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80046b0:	633b      	str	r3, [r7, #48]	; 0x30
 80046b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80046b4:	2200      	movs	r2, #0
 80046b6:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	627b      	str	r3, [r7, #36]	; 0x24
 80046be:	68bb      	ldr	r3, [r7, #8]
 80046c0:	785b      	ldrb	r3, [r3, #1]
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d126      	bne.n	8004714 <HAL_PCD_EP_DB_Transmit+0x15a>
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	61fb      	str	r3, [r7, #28]
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80046d4:	b29b      	uxth	r3, r3
 80046d6:	461a      	mov	r2, r3
 80046d8:	69fb      	ldr	r3, [r7, #28]
 80046da:	4413      	add	r3, r2
 80046dc:	61fb      	str	r3, [r7, #28]
 80046de:	68bb      	ldr	r3, [r7, #8]
 80046e0:	781b      	ldrb	r3, [r3, #0]
 80046e2:	011a      	lsls	r2, r3, #4
 80046e4:	69fb      	ldr	r3, [r7, #28]
 80046e6:	4413      	add	r3, r2
 80046e8:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80046ec:	61bb      	str	r3, [r7, #24]
 80046ee:	69bb      	ldr	r3, [r7, #24]
 80046f0:	881b      	ldrh	r3, [r3, #0]
 80046f2:	b29b      	uxth	r3, r3
 80046f4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80046f8:	b29a      	uxth	r2, r3
 80046fa:	69bb      	ldr	r3, [r7, #24]
 80046fc:	801a      	strh	r2, [r3, #0]
 80046fe:	69bb      	ldr	r3, [r7, #24]
 8004700:	881b      	ldrh	r3, [r3, #0]
 8004702:	b29b      	uxth	r3, r3
 8004704:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004708:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800470c:	b29a      	uxth	r2, r3
 800470e:	69bb      	ldr	r3, [r7, #24]
 8004710:	801a      	strh	r2, [r3, #0]
 8004712:	e017      	b.n	8004744 <HAL_PCD_EP_DB_Transmit+0x18a>
 8004714:	68bb      	ldr	r3, [r7, #8]
 8004716:	785b      	ldrb	r3, [r3, #1]
 8004718:	2b01      	cmp	r3, #1
 800471a:	d113      	bne.n	8004744 <HAL_PCD_EP_DB_Transmit+0x18a>
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004724:	b29b      	uxth	r3, r3
 8004726:	461a      	mov	r2, r3
 8004728:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800472a:	4413      	add	r3, r2
 800472c:	627b      	str	r3, [r7, #36]	; 0x24
 800472e:	68bb      	ldr	r3, [r7, #8]
 8004730:	781b      	ldrb	r3, [r3, #0]
 8004732:	011a      	lsls	r2, r3, #4
 8004734:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004736:	4413      	add	r3, r2
 8004738:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800473c:	623b      	str	r3, [r7, #32]
 800473e:	6a3b      	ldr	r3, [r7, #32]
 8004740:	2200      	movs	r2, #0
 8004742:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8004744:	68bb      	ldr	r3, [r7, #8]
 8004746:	781b      	ldrb	r3, [r3, #0]
 8004748:	4619      	mov	r1, r3
 800474a:	68f8      	ldr	r0, [r7, #12]
 800474c:	f006 fe0d 	bl	800b36a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8004750:	88fb      	ldrh	r3, [r7, #6]
 8004752:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004756:	2b00      	cmp	r3, #0
 8004758:	f000 82fc 	beq.w	8004d54 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	461a      	mov	r2, r3
 8004762:	68bb      	ldr	r3, [r7, #8]
 8004764:	781b      	ldrb	r3, [r3, #0]
 8004766:	009b      	lsls	r3, r3, #2
 8004768:	4413      	add	r3, r2
 800476a:	881b      	ldrh	r3, [r3, #0]
 800476c:	b29b      	uxth	r3, r3
 800476e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004772:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004776:	82fb      	strh	r3, [r7, #22]
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	461a      	mov	r2, r3
 800477e:	68bb      	ldr	r3, [r7, #8]
 8004780:	781b      	ldrb	r3, [r3, #0]
 8004782:	009b      	lsls	r3, r3, #2
 8004784:	441a      	add	r2, r3
 8004786:	8afb      	ldrh	r3, [r7, #22]
 8004788:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800478c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004790:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004794:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004798:	b29b      	uxth	r3, r3
 800479a:	8013      	strh	r3, [r2, #0]
 800479c:	e2da      	b.n	8004d54 <HAL_PCD_EP_DB_Transmit+0x79a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800479e:	88fb      	ldrh	r3, [r7, #6]
 80047a0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d021      	beq.n	80047ec <HAL_PCD_EP_DB_Transmit+0x232>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	461a      	mov	r2, r3
 80047ae:	68bb      	ldr	r3, [r7, #8]
 80047b0:	781b      	ldrb	r3, [r3, #0]
 80047b2:	009b      	lsls	r3, r3, #2
 80047b4:	4413      	add	r3, r2
 80047b6:	881b      	ldrh	r3, [r3, #0]
 80047b8:	b29b      	uxth	r3, r3
 80047ba:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80047be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80047c2:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	461a      	mov	r2, r3
 80047cc:	68bb      	ldr	r3, [r7, #8]
 80047ce:	781b      	ldrb	r3, [r3, #0]
 80047d0:	009b      	lsls	r3, r3, #2
 80047d2:	441a      	add	r2, r3
 80047d4:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 80047d8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80047dc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80047e0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80047e4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80047e8:	b29b      	uxth	r3, r3
 80047ea:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 80047ec:	68bb      	ldr	r3, [r7, #8]
 80047ee:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80047f2:	2b01      	cmp	r3, #1
 80047f4:	f040 82ae 	bne.w	8004d54 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        ep->xfer_buff += TxPctSize;
 80047f8:	68bb      	ldr	r3, [r7, #8]
 80047fa:	695a      	ldr	r2, [r3, #20]
 80047fc:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8004800:	441a      	add	r2, r3
 8004802:	68bb      	ldr	r3, [r7, #8]
 8004804:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8004806:	68bb      	ldr	r3, [r7, #8]
 8004808:	69da      	ldr	r2, [r3, #28]
 800480a:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 800480e:	441a      	add	r2, r3
 8004810:	68bb      	ldr	r3, [r7, #8]
 8004812:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8004814:	68bb      	ldr	r3, [r7, #8]
 8004816:	6a1a      	ldr	r2, [r3, #32]
 8004818:	68bb      	ldr	r3, [r7, #8]
 800481a:	691b      	ldr	r3, [r3, #16]
 800481c:	429a      	cmp	r2, r3
 800481e:	d30b      	bcc.n	8004838 <HAL_PCD_EP_DB_Transmit+0x27e>
        {
          len = ep->maxpacket;
 8004820:	68bb      	ldr	r3, [r7, #8]
 8004822:	691b      	ldr	r3, [r3, #16]
 8004824:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_len_db -= len;
 8004828:	68bb      	ldr	r3, [r7, #8]
 800482a:	6a1a      	ldr	r2, [r3, #32]
 800482c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004830:	1ad2      	subs	r2, r2, r3
 8004832:	68bb      	ldr	r3, [r7, #8]
 8004834:	621a      	str	r2, [r3, #32]
 8004836:	e017      	b.n	8004868 <HAL_PCD_EP_DB_Transmit+0x2ae>
        }
        else if (ep->xfer_len_db == 0U)
 8004838:	68bb      	ldr	r3, [r7, #8]
 800483a:	6a1b      	ldr	r3, [r3, #32]
 800483c:	2b00      	cmp	r3, #0
 800483e:	d108      	bne.n	8004852 <HAL_PCD_EP_DB_Transmit+0x298>
        {
          len = TxPctSize;
 8004840:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8004844:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_fill_db = 0U;
 8004848:	68bb      	ldr	r3, [r7, #8]
 800484a:	2200      	movs	r2, #0
 800484c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8004850:	e00a      	b.n	8004868 <HAL_PCD_EP_DB_Transmit+0x2ae>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8004852:	68bb      	ldr	r3, [r7, #8]
 8004854:	2200      	movs	r2, #0
 8004856:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          len = ep->xfer_len_db;
 800485a:	68bb      	ldr	r3, [r7, #8]
 800485c:	6a1b      	ldr	r3, [r3, #32]
 800485e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_len_db = 0U;
 8004862:	68bb      	ldr	r3, [r7, #8]
 8004864:	2200      	movs	r2, #0
 8004866:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8004868:	68bb      	ldr	r3, [r7, #8]
 800486a:	785b      	ldrb	r3, [r3, #1]
 800486c:	2b00      	cmp	r3, #0
 800486e:	d165      	bne.n	800493c <HAL_PCD_EP_DB_Transmit+0x382>
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800487e:	b29b      	uxth	r3, r3
 8004880:	461a      	mov	r2, r3
 8004882:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004884:	4413      	add	r3, r2
 8004886:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004888:	68bb      	ldr	r3, [r7, #8]
 800488a:	781b      	ldrb	r3, [r3, #0]
 800488c:	011a      	lsls	r2, r3, #4
 800488e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004890:	4413      	add	r3, r2
 8004892:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8004896:	63bb      	str	r3, [r7, #56]	; 0x38
 8004898:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800489a:	881b      	ldrh	r3, [r3, #0]
 800489c:	b29b      	uxth	r3, r3
 800489e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80048a2:	b29a      	uxth	r2, r3
 80048a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80048a6:	801a      	strh	r2, [r3, #0]
 80048a8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80048ac:	2b3e      	cmp	r3, #62	; 0x3e
 80048ae:	d91d      	bls.n	80048ec <HAL_PCD_EP_DB_Transmit+0x332>
 80048b0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80048b4:	095b      	lsrs	r3, r3, #5
 80048b6:	64bb      	str	r3, [r7, #72]	; 0x48
 80048b8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80048bc:	f003 031f 	and.w	r3, r3, #31
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d102      	bne.n	80048ca <HAL_PCD_EP_DB_Transmit+0x310>
 80048c4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80048c6:	3b01      	subs	r3, #1
 80048c8:	64bb      	str	r3, [r7, #72]	; 0x48
 80048ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80048cc:	881b      	ldrh	r3, [r3, #0]
 80048ce:	b29a      	uxth	r2, r3
 80048d0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80048d2:	b29b      	uxth	r3, r3
 80048d4:	029b      	lsls	r3, r3, #10
 80048d6:	b29b      	uxth	r3, r3
 80048d8:	4313      	orrs	r3, r2
 80048da:	b29b      	uxth	r3, r3
 80048dc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80048e0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80048e4:	b29a      	uxth	r2, r3
 80048e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80048e8:	801a      	strh	r2, [r3, #0]
 80048ea:	e044      	b.n	8004976 <HAL_PCD_EP_DB_Transmit+0x3bc>
 80048ec:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d10a      	bne.n	800490a <HAL_PCD_EP_DB_Transmit+0x350>
 80048f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80048f6:	881b      	ldrh	r3, [r3, #0]
 80048f8:	b29b      	uxth	r3, r3
 80048fa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80048fe:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004902:	b29a      	uxth	r2, r3
 8004904:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004906:	801a      	strh	r2, [r3, #0]
 8004908:	e035      	b.n	8004976 <HAL_PCD_EP_DB_Transmit+0x3bc>
 800490a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800490e:	085b      	lsrs	r3, r3, #1
 8004910:	64bb      	str	r3, [r7, #72]	; 0x48
 8004912:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004916:	f003 0301 	and.w	r3, r3, #1
 800491a:	2b00      	cmp	r3, #0
 800491c:	d002      	beq.n	8004924 <HAL_PCD_EP_DB_Transmit+0x36a>
 800491e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004920:	3301      	adds	r3, #1
 8004922:	64bb      	str	r3, [r7, #72]	; 0x48
 8004924:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004926:	881b      	ldrh	r3, [r3, #0]
 8004928:	b29a      	uxth	r2, r3
 800492a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800492c:	b29b      	uxth	r3, r3
 800492e:	029b      	lsls	r3, r3, #10
 8004930:	b29b      	uxth	r3, r3
 8004932:	4313      	orrs	r3, r2
 8004934:	b29a      	uxth	r2, r3
 8004936:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004938:	801a      	strh	r2, [r3, #0]
 800493a:	e01c      	b.n	8004976 <HAL_PCD_EP_DB_Transmit+0x3bc>
 800493c:	68bb      	ldr	r3, [r7, #8]
 800493e:	785b      	ldrb	r3, [r3, #1]
 8004940:	2b01      	cmp	r3, #1
 8004942:	d118      	bne.n	8004976 <HAL_PCD_EP_DB_Transmit+0x3bc>
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	647b      	str	r3, [r7, #68]	; 0x44
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004952:	b29b      	uxth	r3, r3
 8004954:	461a      	mov	r2, r3
 8004956:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004958:	4413      	add	r3, r2
 800495a:	647b      	str	r3, [r7, #68]	; 0x44
 800495c:	68bb      	ldr	r3, [r7, #8]
 800495e:	781b      	ldrb	r3, [r3, #0]
 8004960:	011a      	lsls	r2, r3, #4
 8004962:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004964:	4413      	add	r3, r2
 8004966:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800496a:	643b      	str	r3, [r7, #64]	; 0x40
 800496c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004970:	b29a      	uxth	r2, r3
 8004972:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004974:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	6818      	ldr	r0, [r3, #0]
 800497a:	68bb      	ldr	r3, [r7, #8]
 800497c:	6959      	ldr	r1, [r3, #20]
 800497e:	68bb      	ldr	r3, [r7, #8]
 8004980:	891a      	ldrh	r2, [r3, #8]
 8004982:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004986:	b29b      	uxth	r3, r3
 8004988:	f004 fea5 	bl	80096d6 <USB_WritePMA>
 800498c:	e1e2      	b.n	8004d54 <HAL_PCD_EP_DB_Transmit+0x79a>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004996:	b29b      	uxth	r3, r3
 8004998:	461a      	mov	r2, r3
 800499a:	68bb      	ldr	r3, [r7, #8]
 800499c:	781b      	ldrb	r3, [r3, #0]
 800499e:	00db      	lsls	r3, r3, #3
 80049a0:	4413      	add	r3, r2
 80049a2:	3306      	adds	r3, #6
 80049a4:	005b      	lsls	r3, r3, #1
 80049a6:	68fa      	ldr	r2, [r7, #12]
 80049a8:	6812      	ldr	r2, [r2, #0]
 80049aa:	4413      	add	r3, r2
 80049ac:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80049b0:	881b      	ldrh	r3, [r3, #0]
 80049b2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80049b6:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86

    if (ep->xfer_len >= TxPctSize)
 80049ba:	68bb      	ldr	r3, [r7, #8]
 80049bc:	699a      	ldr	r2, [r3, #24]
 80049be:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 80049c2:	429a      	cmp	r2, r3
 80049c4:	d307      	bcc.n	80049d6 <HAL_PCD_EP_DB_Transmit+0x41c>
    {
      ep->xfer_len -= TxPctSize;
 80049c6:	68bb      	ldr	r3, [r7, #8]
 80049c8:	699a      	ldr	r2, [r3, #24]
 80049ca:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 80049ce:	1ad2      	subs	r2, r2, r3
 80049d0:	68bb      	ldr	r3, [r7, #8]
 80049d2:	619a      	str	r2, [r3, #24]
 80049d4:	e002      	b.n	80049dc <HAL_PCD_EP_DB_Transmit+0x422>
    }
    else
    {
      ep->xfer_len = 0U;
 80049d6:	68bb      	ldr	r3, [r7, #8]
 80049d8:	2200      	movs	r2, #0
 80049da:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 80049dc:	68bb      	ldr	r3, [r7, #8]
 80049de:	699b      	ldr	r3, [r3, #24]
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	f040 80c0 	bne.w	8004b66 <HAL_PCD_EP_DB_Transmit+0x5ac>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80049e6:	68bb      	ldr	r3, [r7, #8]
 80049e8:	785b      	ldrb	r3, [r3, #1]
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d126      	bne.n	8004a3c <HAL_PCD_EP_DB_Transmit+0x482>
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	67fb      	str	r3, [r7, #124]	; 0x7c
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80049fc:	b29b      	uxth	r3, r3
 80049fe:	461a      	mov	r2, r3
 8004a00:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004a02:	4413      	add	r3, r2
 8004a04:	67fb      	str	r3, [r7, #124]	; 0x7c
 8004a06:	68bb      	ldr	r3, [r7, #8]
 8004a08:	781b      	ldrb	r3, [r3, #0]
 8004a0a:	011a      	lsls	r2, r3, #4
 8004a0c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004a0e:	4413      	add	r3, r2
 8004a10:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8004a14:	67bb      	str	r3, [r7, #120]	; 0x78
 8004a16:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004a18:	881b      	ldrh	r3, [r3, #0]
 8004a1a:	b29b      	uxth	r3, r3
 8004a1c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004a20:	b29a      	uxth	r2, r3
 8004a22:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004a24:	801a      	strh	r2, [r3, #0]
 8004a26:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004a28:	881b      	ldrh	r3, [r3, #0]
 8004a2a:	b29b      	uxth	r3, r3
 8004a2c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004a30:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004a34:	b29a      	uxth	r2, r3
 8004a36:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004a38:	801a      	strh	r2, [r3, #0]
 8004a3a:	e01a      	b.n	8004a72 <HAL_PCD_EP_DB_Transmit+0x4b8>
 8004a3c:	68bb      	ldr	r3, [r7, #8]
 8004a3e:	785b      	ldrb	r3, [r3, #1]
 8004a40:	2b01      	cmp	r3, #1
 8004a42:	d116      	bne.n	8004a72 <HAL_PCD_EP_DB_Transmit+0x4b8>
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	667b      	str	r3, [r7, #100]	; 0x64
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004a52:	b29b      	uxth	r3, r3
 8004a54:	461a      	mov	r2, r3
 8004a56:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004a58:	4413      	add	r3, r2
 8004a5a:	667b      	str	r3, [r7, #100]	; 0x64
 8004a5c:	68bb      	ldr	r3, [r7, #8]
 8004a5e:	781b      	ldrb	r3, [r3, #0]
 8004a60:	011a      	lsls	r2, r3, #4
 8004a62:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004a64:	4413      	add	r3, r2
 8004a66:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8004a6a:	663b      	str	r3, [r7, #96]	; 0x60
 8004a6c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004a6e:	2200      	movs	r2, #0
 8004a70:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	677b      	str	r3, [r7, #116]	; 0x74
 8004a78:	68bb      	ldr	r3, [r7, #8]
 8004a7a:	785b      	ldrb	r3, [r3, #1]
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d12b      	bne.n	8004ad8 <HAL_PCD_EP_DB_Transmit+0x51e>
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004a8e:	b29b      	uxth	r3, r3
 8004a90:	461a      	mov	r2, r3
 8004a92:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004a94:	4413      	add	r3, r2
 8004a96:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004a98:	68bb      	ldr	r3, [r7, #8]
 8004a9a:	781b      	ldrb	r3, [r3, #0]
 8004a9c:	011a      	lsls	r2, r3, #4
 8004a9e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004aa0:	4413      	add	r3, r2
 8004aa2:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8004aa6:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8004aaa:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8004aae:	881b      	ldrh	r3, [r3, #0]
 8004ab0:	b29b      	uxth	r3, r3
 8004ab2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004ab6:	b29a      	uxth	r2, r3
 8004ab8:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8004abc:	801a      	strh	r2, [r3, #0]
 8004abe:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8004ac2:	881b      	ldrh	r3, [r3, #0]
 8004ac4:	b29b      	uxth	r3, r3
 8004ac6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004aca:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004ace:	b29a      	uxth	r2, r3
 8004ad0:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8004ad4:	801a      	strh	r2, [r3, #0]
 8004ad6:	e017      	b.n	8004b08 <HAL_PCD_EP_DB_Transmit+0x54e>
 8004ad8:	68bb      	ldr	r3, [r7, #8]
 8004ada:	785b      	ldrb	r3, [r3, #1]
 8004adc:	2b01      	cmp	r3, #1
 8004ade:	d113      	bne.n	8004b08 <HAL_PCD_EP_DB_Transmit+0x54e>
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004ae8:	b29b      	uxth	r3, r3
 8004aea:	461a      	mov	r2, r3
 8004aec:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004aee:	4413      	add	r3, r2
 8004af0:	677b      	str	r3, [r7, #116]	; 0x74
 8004af2:	68bb      	ldr	r3, [r7, #8]
 8004af4:	781b      	ldrb	r3, [r3, #0]
 8004af6:	011a      	lsls	r2, r3, #4
 8004af8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004afa:	4413      	add	r3, r2
 8004afc:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8004b00:	673b      	str	r3, [r7, #112]	; 0x70
 8004b02:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004b04:	2200      	movs	r2, #0
 8004b06:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8004b08:	68bb      	ldr	r3, [r7, #8]
 8004b0a:	781b      	ldrb	r3, [r3, #0]
 8004b0c:	4619      	mov	r1, r3
 8004b0e:	68f8      	ldr	r0, [r7, #12]
 8004b10:	f006 fc2b 	bl	800b36a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8004b14:	88fb      	ldrh	r3, [r7, #6]
 8004b16:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	f040 811a 	bne.w	8004d54 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	461a      	mov	r2, r3
 8004b26:	68bb      	ldr	r3, [r7, #8]
 8004b28:	781b      	ldrb	r3, [r3, #0]
 8004b2a:	009b      	lsls	r3, r3, #2
 8004b2c:	4413      	add	r3, r2
 8004b2e:	881b      	ldrh	r3, [r3, #0]
 8004b30:	b29b      	uxth	r3, r3
 8004b32:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004b36:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004b3a:	f8a7 3088 	strh.w	r3, [r7, #136]	; 0x88
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	461a      	mov	r2, r3
 8004b44:	68bb      	ldr	r3, [r7, #8]
 8004b46:	781b      	ldrb	r3, [r3, #0]
 8004b48:	009b      	lsls	r3, r3, #2
 8004b4a:	441a      	add	r2, r3
 8004b4c:	f8b7 3088 	ldrh.w	r3, [r7, #136]	; 0x88
 8004b50:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004b54:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004b58:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004b5c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004b60:	b29b      	uxth	r3, r3
 8004b62:	8013      	strh	r3, [r2, #0]
 8004b64:	e0f6      	b.n	8004d54 <HAL_PCD_EP_DB_Transmit+0x79a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8004b66:	88fb      	ldrh	r3, [r7, #6]
 8004b68:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d121      	bne.n	8004bb4 <HAL_PCD_EP_DB_Transmit+0x5fa>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	461a      	mov	r2, r3
 8004b76:	68bb      	ldr	r3, [r7, #8]
 8004b78:	781b      	ldrb	r3, [r3, #0]
 8004b7a:	009b      	lsls	r3, r3, #2
 8004b7c:	4413      	add	r3, r2
 8004b7e:	881b      	ldrh	r3, [r3, #0]
 8004b80:	b29b      	uxth	r3, r3
 8004b82:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004b86:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004b8a:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	461a      	mov	r2, r3
 8004b94:	68bb      	ldr	r3, [r7, #8]
 8004b96:	781b      	ldrb	r3, [r3, #0]
 8004b98:	009b      	lsls	r3, r3, #2
 8004b9a:	441a      	add	r2, r3
 8004b9c:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8004ba0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004ba4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004ba8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004bac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004bb0:	b29b      	uxth	r3, r3
 8004bb2:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8004bb4:	68bb      	ldr	r3, [r7, #8]
 8004bb6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004bba:	2b01      	cmp	r3, #1
 8004bbc:	f040 80ca 	bne.w	8004d54 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        ep->xfer_buff += TxPctSize;
 8004bc0:	68bb      	ldr	r3, [r7, #8]
 8004bc2:	695a      	ldr	r2, [r3, #20]
 8004bc4:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8004bc8:	441a      	add	r2, r3
 8004bca:	68bb      	ldr	r3, [r7, #8]
 8004bcc:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8004bce:	68bb      	ldr	r3, [r7, #8]
 8004bd0:	69da      	ldr	r2, [r3, #28]
 8004bd2:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8004bd6:	441a      	add	r2, r3
 8004bd8:	68bb      	ldr	r3, [r7, #8]
 8004bda:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8004bdc:	68bb      	ldr	r3, [r7, #8]
 8004bde:	6a1a      	ldr	r2, [r3, #32]
 8004be0:	68bb      	ldr	r3, [r7, #8]
 8004be2:	691b      	ldr	r3, [r3, #16]
 8004be4:	429a      	cmp	r2, r3
 8004be6:	d30b      	bcc.n	8004c00 <HAL_PCD_EP_DB_Transmit+0x646>
        {
          len = ep->maxpacket;
 8004be8:	68bb      	ldr	r3, [r7, #8]
 8004bea:	691b      	ldr	r3, [r3, #16]
 8004bec:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_len_db -= len;
 8004bf0:	68bb      	ldr	r3, [r7, #8]
 8004bf2:	6a1a      	ldr	r2, [r3, #32]
 8004bf4:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004bf8:	1ad2      	subs	r2, r2, r3
 8004bfa:	68bb      	ldr	r3, [r7, #8]
 8004bfc:	621a      	str	r2, [r3, #32]
 8004bfe:	e017      	b.n	8004c30 <HAL_PCD_EP_DB_Transmit+0x676>
        }
        else if (ep->xfer_len_db == 0U)
 8004c00:	68bb      	ldr	r3, [r7, #8]
 8004c02:	6a1b      	ldr	r3, [r3, #32]
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d108      	bne.n	8004c1a <HAL_PCD_EP_DB_Transmit+0x660>
        {
          len = TxPctSize;
 8004c08:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8004c0c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_fill_db = 0U;
 8004c10:	68bb      	ldr	r3, [r7, #8]
 8004c12:	2200      	movs	r2, #0
 8004c14:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8004c18:	e00a      	b.n	8004c30 <HAL_PCD_EP_DB_Transmit+0x676>
        }
        else
        {
          len = ep->xfer_len_db;
 8004c1a:	68bb      	ldr	r3, [r7, #8]
 8004c1c:	6a1b      	ldr	r3, [r3, #32]
 8004c1e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_len_db = 0U;
 8004c22:	68bb      	ldr	r3, [r7, #8]
 8004c24:	2200      	movs	r2, #0
 8004c26:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8004c28:	68bb      	ldr	r3, [r7, #8]
 8004c2a:	2200      	movs	r2, #0
 8004c2c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	657b      	str	r3, [r7, #84]	; 0x54
 8004c36:	68bb      	ldr	r3, [r7, #8]
 8004c38:	785b      	ldrb	r3, [r3, #1]
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d165      	bne.n	8004d0a <HAL_PCD_EP_DB_Transmit+0x750>
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004c4c:	b29b      	uxth	r3, r3
 8004c4e:	461a      	mov	r2, r3
 8004c50:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004c52:	4413      	add	r3, r2
 8004c54:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004c56:	68bb      	ldr	r3, [r7, #8]
 8004c58:	781b      	ldrb	r3, [r3, #0]
 8004c5a:	011a      	lsls	r2, r3, #4
 8004c5c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004c5e:	4413      	add	r3, r2
 8004c60:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8004c64:	65bb      	str	r3, [r7, #88]	; 0x58
 8004c66:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004c68:	881b      	ldrh	r3, [r3, #0]
 8004c6a:	b29b      	uxth	r3, r3
 8004c6c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004c70:	b29a      	uxth	r2, r3
 8004c72:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004c74:	801a      	strh	r2, [r3, #0]
 8004c76:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004c7a:	2b3e      	cmp	r3, #62	; 0x3e
 8004c7c:	d91d      	bls.n	8004cba <HAL_PCD_EP_DB_Transmit+0x700>
 8004c7e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004c82:	095b      	lsrs	r3, r3, #5
 8004c84:	66bb      	str	r3, [r7, #104]	; 0x68
 8004c86:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004c8a:	f003 031f 	and.w	r3, r3, #31
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d102      	bne.n	8004c98 <HAL_PCD_EP_DB_Transmit+0x6de>
 8004c92:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004c94:	3b01      	subs	r3, #1
 8004c96:	66bb      	str	r3, [r7, #104]	; 0x68
 8004c98:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004c9a:	881b      	ldrh	r3, [r3, #0]
 8004c9c:	b29a      	uxth	r2, r3
 8004c9e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004ca0:	b29b      	uxth	r3, r3
 8004ca2:	029b      	lsls	r3, r3, #10
 8004ca4:	b29b      	uxth	r3, r3
 8004ca6:	4313      	orrs	r3, r2
 8004ca8:	b29b      	uxth	r3, r3
 8004caa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004cae:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004cb2:	b29a      	uxth	r2, r3
 8004cb4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004cb6:	801a      	strh	r2, [r3, #0]
 8004cb8:	e041      	b.n	8004d3e <HAL_PCD_EP_DB_Transmit+0x784>
 8004cba:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d10a      	bne.n	8004cd8 <HAL_PCD_EP_DB_Transmit+0x71e>
 8004cc2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004cc4:	881b      	ldrh	r3, [r3, #0]
 8004cc6:	b29b      	uxth	r3, r3
 8004cc8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004ccc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004cd0:	b29a      	uxth	r2, r3
 8004cd2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004cd4:	801a      	strh	r2, [r3, #0]
 8004cd6:	e032      	b.n	8004d3e <HAL_PCD_EP_DB_Transmit+0x784>
 8004cd8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004cdc:	085b      	lsrs	r3, r3, #1
 8004cde:	66bb      	str	r3, [r7, #104]	; 0x68
 8004ce0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004ce4:	f003 0301 	and.w	r3, r3, #1
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d002      	beq.n	8004cf2 <HAL_PCD_EP_DB_Transmit+0x738>
 8004cec:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004cee:	3301      	adds	r3, #1
 8004cf0:	66bb      	str	r3, [r7, #104]	; 0x68
 8004cf2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004cf4:	881b      	ldrh	r3, [r3, #0]
 8004cf6:	b29a      	uxth	r2, r3
 8004cf8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004cfa:	b29b      	uxth	r3, r3
 8004cfc:	029b      	lsls	r3, r3, #10
 8004cfe:	b29b      	uxth	r3, r3
 8004d00:	4313      	orrs	r3, r2
 8004d02:	b29a      	uxth	r2, r3
 8004d04:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004d06:	801a      	strh	r2, [r3, #0]
 8004d08:	e019      	b.n	8004d3e <HAL_PCD_EP_DB_Transmit+0x784>
 8004d0a:	68bb      	ldr	r3, [r7, #8]
 8004d0c:	785b      	ldrb	r3, [r3, #1]
 8004d0e:	2b01      	cmp	r3, #1
 8004d10:	d115      	bne.n	8004d3e <HAL_PCD_EP_DB_Transmit+0x784>
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004d1a:	b29b      	uxth	r3, r3
 8004d1c:	461a      	mov	r2, r3
 8004d1e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004d20:	4413      	add	r3, r2
 8004d22:	657b      	str	r3, [r7, #84]	; 0x54
 8004d24:	68bb      	ldr	r3, [r7, #8]
 8004d26:	781b      	ldrb	r3, [r3, #0]
 8004d28:	011a      	lsls	r2, r3, #4
 8004d2a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004d2c:	4413      	add	r3, r2
 8004d2e:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8004d32:	653b      	str	r3, [r7, #80]	; 0x50
 8004d34:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004d38:	b29a      	uxth	r2, r3
 8004d3a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004d3c:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	6818      	ldr	r0, [r3, #0]
 8004d42:	68bb      	ldr	r3, [r7, #8]
 8004d44:	6959      	ldr	r1, [r3, #20]
 8004d46:	68bb      	ldr	r3, [r7, #8]
 8004d48:	895a      	ldrh	r2, [r3, #10]
 8004d4a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004d4e:	b29b      	uxth	r3, r3
 8004d50:	f004 fcc1 	bl	80096d6 <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	461a      	mov	r2, r3
 8004d5a:	68bb      	ldr	r3, [r7, #8]
 8004d5c:	781b      	ldrb	r3, [r3, #0]
 8004d5e:	009b      	lsls	r3, r3, #2
 8004d60:	4413      	add	r3, r2
 8004d62:	881b      	ldrh	r3, [r3, #0]
 8004d64:	b29b      	uxth	r3, r3
 8004d66:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004d6a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004d6e:	82bb      	strh	r3, [r7, #20]
 8004d70:	8abb      	ldrh	r3, [r7, #20]
 8004d72:	f083 0310 	eor.w	r3, r3, #16
 8004d76:	82bb      	strh	r3, [r7, #20]
 8004d78:	8abb      	ldrh	r3, [r7, #20]
 8004d7a:	f083 0320 	eor.w	r3, r3, #32
 8004d7e:	82bb      	strh	r3, [r7, #20]
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	461a      	mov	r2, r3
 8004d86:	68bb      	ldr	r3, [r7, #8]
 8004d88:	781b      	ldrb	r3, [r3, #0]
 8004d8a:	009b      	lsls	r3, r3, #2
 8004d8c:	441a      	add	r2, r3
 8004d8e:	8abb      	ldrh	r3, [r7, #20]
 8004d90:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004d94:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004d98:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004d9c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004da0:	b29b      	uxth	r3, r3
 8004da2:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 8004da4:	2300      	movs	r3, #0
}
 8004da6:	4618      	mov	r0, r3
 8004da8:	3790      	adds	r7, #144	; 0x90
 8004daa:	46bd      	mov	sp, r7
 8004dac:	bd80      	pop	{r7, pc}

08004dae <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 8004dae:	b480      	push	{r7}
 8004db0:	b087      	sub	sp, #28
 8004db2:	af00      	add	r7, sp, #0
 8004db4:	60f8      	str	r0, [r7, #12]
 8004db6:	607b      	str	r3, [r7, #4]
 8004db8:	460b      	mov	r3, r1
 8004dba:	817b      	strh	r3, [r7, #10]
 8004dbc:	4613      	mov	r3, r2
 8004dbe:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8004dc0:	897b      	ldrh	r3, [r7, #10]
 8004dc2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004dc6:	b29b      	uxth	r3, r3
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d00b      	beq.n	8004de4 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004dcc:	897b      	ldrh	r3, [r7, #10]
 8004dce:	f003 0307 	and.w	r3, r3, #7
 8004dd2:	1c5a      	adds	r2, r3, #1
 8004dd4:	4613      	mov	r3, r2
 8004dd6:	009b      	lsls	r3, r3, #2
 8004dd8:	4413      	add	r3, r2
 8004dda:	00db      	lsls	r3, r3, #3
 8004ddc:	68fa      	ldr	r2, [r7, #12]
 8004dde:	4413      	add	r3, r2
 8004de0:	617b      	str	r3, [r7, #20]
 8004de2:	e009      	b.n	8004df8 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8004de4:	897a      	ldrh	r2, [r7, #10]
 8004de6:	4613      	mov	r3, r2
 8004de8:	009b      	lsls	r3, r3, #2
 8004dea:	4413      	add	r3, r2
 8004dec:	00db      	lsls	r3, r3, #3
 8004dee:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8004df2:	68fa      	ldr	r2, [r7, #12]
 8004df4:	4413      	add	r3, r2
 8004df6:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8004df8:	893b      	ldrh	r3, [r7, #8]
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d107      	bne.n	8004e0e <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8004dfe:	697b      	ldr	r3, [r7, #20]
 8004e00:	2200      	movs	r2, #0
 8004e02:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	b29a      	uxth	r2, r3
 8004e08:	697b      	ldr	r3, [r7, #20]
 8004e0a:	80da      	strh	r2, [r3, #6]
 8004e0c:	e00b      	b.n	8004e26 <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 8004e0e:	697b      	ldr	r3, [r7, #20]
 8004e10:	2201      	movs	r2, #1
 8004e12:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	b29a      	uxth	r2, r3
 8004e18:	697b      	ldr	r3, [r7, #20]
 8004e1a:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	0c1b      	lsrs	r3, r3, #16
 8004e20:	b29a      	uxth	r2, r3
 8004e22:	697b      	ldr	r3, [r7, #20]
 8004e24:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8004e26:	2300      	movs	r3, #0
}
 8004e28:	4618      	mov	r0, r3
 8004e2a:	371c      	adds	r7, #28
 8004e2c:	46bd      	mov	sp, r7
 8004e2e:	bc80      	pop	{r7}
 8004e30:	4770      	bx	lr
	...

08004e34 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004e34:	b580      	push	{r7, lr}
 8004e36:	b086      	sub	sp, #24
 8004e38:	af00      	add	r7, sp, #0
 8004e3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d101      	bne.n	8004e46 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004e42:	2301      	movs	r3, #1
 8004e44:	e272      	b.n	800532c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	f003 0301 	and.w	r3, r3, #1
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	f000 8087 	beq.w	8004f62 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004e54:	4b92      	ldr	r3, [pc, #584]	; (80050a0 <HAL_RCC_OscConfig+0x26c>)
 8004e56:	685b      	ldr	r3, [r3, #4]
 8004e58:	f003 030c 	and.w	r3, r3, #12
 8004e5c:	2b04      	cmp	r3, #4
 8004e5e:	d00c      	beq.n	8004e7a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004e60:	4b8f      	ldr	r3, [pc, #572]	; (80050a0 <HAL_RCC_OscConfig+0x26c>)
 8004e62:	685b      	ldr	r3, [r3, #4]
 8004e64:	f003 030c 	and.w	r3, r3, #12
 8004e68:	2b08      	cmp	r3, #8
 8004e6a:	d112      	bne.n	8004e92 <HAL_RCC_OscConfig+0x5e>
 8004e6c:	4b8c      	ldr	r3, [pc, #560]	; (80050a0 <HAL_RCC_OscConfig+0x26c>)
 8004e6e:	685b      	ldr	r3, [r3, #4]
 8004e70:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004e74:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004e78:	d10b      	bne.n	8004e92 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004e7a:	4b89      	ldr	r3, [pc, #548]	; (80050a0 <HAL_RCC_OscConfig+0x26c>)
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d06c      	beq.n	8004f60 <HAL_RCC_OscConfig+0x12c>
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	685b      	ldr	r3, [r3, #4]
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d168      	bne.n	8004f60 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8004e8e:	2301      	movs	r3, #1
 8004e90:	e24c      	b.n	800532c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	685b      	ldr	r3, [r3, #4]
 8004e96:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004e9a:	d106      	bne.n	8004eaa <HAL_RCC_OscConfig+0x76>
 8004e9c:	4b80      	ldr	r3, [pc, #512]	; (80050a0 <HAL_RCC_OscConfig+0x26c>)
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	4a7f      	ldr	r2, [pc, #508]	; (80050a0 <HAL_RCC_OscConfig+0x26c>)
 8004ea2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004ea6:	6013      	str	r3, [r2, #0]
 8004ea8:	e02e      	b.n	8004f08 <HAL_RCC_OscConfig+0xd4>
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	685b      	ldr	r3, [r3, #4]
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d10c      	bne.n	8004ecc <HAL_RCC_OscConfig+0x98>
 8004eb2:	4b7b      	ldr	r3, [pc, #492]	; (80050a0 <HAL_RCC_OscConfig+0x26c>)
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	4a7a      	ldr	r2, [pc, #488]	; (80050a0 <HAL_RCC_OscConfig+0x26c>)
 8004eb8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004ebc:	6013      	str	r3, [r2, #0]
 8004ebe:	4b78      	ldr	r3, [pc, #480]	; (80050a0 <HAL_RCC_OscConfig+0x26c>)
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	4a77      	ldr	r2, [pc, #476]	; (80050a0 <HAL_RCC_OscConfig+0x26c>)
 8004ec4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004ec8:	6013      	str	r3, [r2, #0]
 8004eca:	e01d      	b.n	8004f08 <HAL_RCC_OscConfig+0xd4>
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	685b      	ldr	r3, [r3, #4]
 8004ed0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004ed4:	d10c      	bne.n	8004ef0 <HAL_RCC_OscConfig+0xbc>
 8004ed6:	4b72      	ldr	r3, [pc, #456]	; (80050a0 <HAL_RCC_OscConfig+0x26c>)
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	4a71      	ldr	r2, [pc, #452]	; (80050a0 <HAL_RCC_OscConfig+0x26c>)
 8004edc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004ee0:	6013      	str	r3, [r2, #0]
 8004ee2:	4b6f      	ldr	r3, [pc, #444]	; (80050a0 <HAL_RCC_OscConfig+0x26c>)
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	4a6e      	ldr	r2, [pc, #440]	; (80050a0 <HAL_RCC_OscConfig+0x26c>)
 8004ee8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004eec:	6013      	str	r3, [r2, #0]
 8004eee:	e00b      	b.n	8004f08 <HAL_RCC_OscConfig+0xd4>
 8004ef0:	4b6b      	ldr	r3, [pc, #428]	; (80050a0 <HAL_RCC_OscConfig+0x26c>)
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	4a6a      	ldr	r2, [pc, #424]	; (80050a0 <HAL_RCC_OscConfig+0x26c>)
 8004ef6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004efa:	6013      	str	r3, [r2, #0]
 8004efc:	4b68      	ldr	r3, [pc, #416]	; (80050a0 <HAL_RCC_OscConfig+0x26c>)
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	4a67      	ldr	r2, [pc, #412]	; (80050a0 <HAL_RCC_OscConfig+0x26c>)
 8004f02:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004f06:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	685b      	ldr	r3, [r3, #4]
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d013      	beq.n	8004f38 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f10:	f7fd fad8 	bl	80024c4 <HAL_GetTick>
 8004f14:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004f16:	e008      	b.n	8004f2a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004f18:	f7fd fad4 	bl	80024c4 <HAL_GetTick>
 8004f1c:	4602      	mov	r2, r0
 8004f1e:	693b      	ldr	r3, [r7, #16]
 8004f20:	1ad3      	subs	r3, r2, r3
 8004f22:	2b64      	cmp	r3, #100	; 0x64
 8004f24:	d901      	bls.n	8004f2a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8004f26:	2303      	movs	r3, #3
 8004f28:	e200      	b.n	800532c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004f2a:	4b5d      	ldr	r3, [pc, #372]	; (80050a0 <HAL_RCC_OscConfig+0x26c>)
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d0f0      	beq.n	8004f18 <HAL_RCC_OscConfig+0xe4>
 8004f36:	e014      	b.n	8004f62 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f38:	f7fd fac4 	bl	80024c4 <HAL_GetTick>
 8004f3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004f3e:	e008      	b.n	8004f52 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004f40:	f7fd fac0 	bl	80024c4 <HAL_GetTick>
 8004f44:	4602      	mov	r2, r0
 8004f46:	693b      	ldr	r3, [r7, #16]
 8004f48:	1ad3      	subs	r3, r2, r3
 8004f4a:	2b64      	cmp	r3, #100	; 0x64
 8004f4c:	d901      	bls.n	8004f52 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8004f4e:	2303      	movs	r3, #3
 8004f50:	e1ec      	b.n	800532c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004f52:	4b53      	ldr	r3, [pc, #332]	; (80050a0 <HAL_RCC_OscConfig+0x26c>)
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d1f0      	bne.n	8004f40 <HAL_RCC_OscConfig+0x10c>
 8004f5e:	e000      	b.n	8004f62 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004f60:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	f003 0302 	and.w	r3, r3, #2
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d063      	beq.n	8005036 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004f6e:	4b4c      	ldr	r3, [pc, #304]	; (80050a0 <HAL_RCC_OscConfig+0x26c>)
 8004f70:	685b      	ldr	r3, [r3, #4]
 8004f72:	f003 030c 	and.w	r3, r3, #12
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d00b      	beq.n	8004f92 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8004f7a:	4b49      	ldr	r3, [pc, #292]	; (80050a0 <HAL_RCC_OscConfig+0x26c>)
 8004f7c:	685b      	ldr	r3, [r3, #4]
 8004f7e:	f003 030c 	and.w	r3, r3, #12
 8004f82:	2b08      	cmp	r3, #8
 8004f84:	d11c      	bne.n	8004fc0 <HAL_RCC_OscConfig+0x18c>
 8004f86:	4b46      	ldr	r3, [pc, #280]	; (80050a0 <HAL_RCC_OscConfig+0x26c>)
 8004f88:	685b      	ldr	r3, [r3, #4]
 8004f8a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d116      	bne.n	8004fc0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004f92:	4b43      	ldr	r3, [pc, #268]	; (80050a0 <HAL_RCC_OscConfig+0x26c>)
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	f003 0302 	and.w	r3, r3, #2
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d005      	beq.n	8004faa <HAL_RCC_OscConfig+0x176>
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	691b      	ldr	r3, [r3, #16]
 8004fa2:	2b01      	cmp	r3, #1
 8004fa4:	d001      	beq.n	8004faa <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8004fa6:	2301      	movs	r3, #1
 8004fa8:	e1c0      	b.n	800532c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004faa:	4b3d      	ldr	r3, [pc, #244]	; (80050a0 <HAL_RCC_OscConfig+0x26c>)
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	695b      	ldr	r3, [r3, #20]
 8004fb6:	00db      	lsls	r3, r3, #3
 8004fb8:	4939      	ldr	r1, [pc, #228]	; (80050a0 <HAL_RCC_OscConfig+0x26c>)
 8004fba:	4313      	orrs	r3, r2
 8004fbc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004fbe:	e03a      	b.n	8005036 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	691b      	ldr	r3, [r3, #16]
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d020      	beq.n	800500a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004fc8:	4b36      	ldr	r3, [pc, #216]	; (80050a4 <HAL_RCC_OscConfig+0x270>)
 8004fca:	2201      	movs	r2, #1
 8004fcc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004fce:	f7fd fa79 	bl	80024c4 <HAL_GetTick>
 8004fd2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004fd4:	e008      	b.n	8004fe8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004fd6:	f7fd fa75 	bl	80024c4 <HAL_GetTick>
 8004fda:	4602      	mov	r2, r0
 8004fdc:	693b      	ldr	r3, [r7, #16]
 8004fde:	1ad3      	subs	r3, r2, r3
 8004fe0:	2b02      	cmp	r3, #2
 8004fe2:	d901      	bls.n	8004fe8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004fe4:	2303      	movs	r3, #3
 8004fe6:	e1a1      	b.n	800532c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004fe8:	4b2d      	ldr	r3, [pc, #180]	; (80050a0 <HAL_RCC_OscConfig+0x26c>)
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	f003 0302 	and.w	r3, r3, #2
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d0f0      	beq.n	8004fd6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004ff4:	4b2a      	ldr	r3, [pc, #168]	; (80050a0 <HAL_RCC_OscConfig+0x26c>)
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	695b      	ldr	r3, [r3, #20]
 8005000:	00db      	lsls	r3, r3, #3
 8005002:	4927      	ldr	r1, [pc, #156]	; (80050a0 <HAL_RCC_OscConfig+0x26c>)
 8005004:	4313      	orrs	r3, r2
 8005006:	600b      	str	r3, [r1, #0]
 8005008:	e015      	b.n	8005036 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800500a:	4b26      	ldr	r3, [pc, #152]	; (80050a4 <HAL_RCC_OscConfig+0x270>)
 800500c:	2200      	movs	r2, #0
 800500e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005010:	f7fd fa58 	bl	80024c4 <HAL_GetTick>
 8005014:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005016:	e008      	b.n	800502a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005018:	f7fd fa54 	bl	80024c4 <HAL_GetTick>
 800501c:	4602      	mov	r2, r0
 800501e:	693b      	ldr	r3, [r7, #16]
 8005020:	1ad3      	subs	r3, r2, r3
 8005022:	2b02      	cmp	r3, #2
 8005024:	d901      	bls.n	800502a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8005026:	2303      	movs	r3, #3
 8005028:	e180      	b.n	800532c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800502a:	4b1d      	ldr	r3, [pc, #116]	; (80050a0 <HAL_RCC_OscConfig+0x26c>)
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	f003 0302 	and.w	r3, r3, #2
 8005032:	2b00      	cmp	r3, #0
 8005034:	d1f0      	bne.n	8005018 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	f003 0308 	and.w	r3, r3, #8
 800503e:	2b00      	cmp	r3, #0
 8005040:	d03a      	beq.n	80050b8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	699b      	ldr	r3, [r3, #24]
 8005046:	2b00      	cmp	r3, #0
 8005048:	d019      	beq.n	800507e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800504a:	4b17      	ldr	r3, [pc, #92]	; (80050a8 <HAL_RCC_OscConfig+0x274>)
 800504c:	2201      	movs	r2, #1
 800504e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005050:	f7fd fa38 	bl	80024c4 <HAL_GetTick>
 8005054:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005056:	e008      	b.n	800506a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005058:	f7fd fa34 	bl	80024c4 <HAL_GetTick>
 800505c:	4602      	mov	r2, r0
 800505e:	693b      	ldr	r3, [r7, #16]
 8005060:	1ad3      	subs	r3, r2, r3
 8005062:	2b02      	cmp	r3, #2
 8005064:	d901      	bls.n	800506a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8005066:	2303      	movs	r3, #3
 8005068:	e160      	b.n	800532c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800506a:	4b0d      	ldr	r3, [pc, #52]	; (80050a0 <HAL_RCC_OscConfig+0x26c>)
 800506c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800506e:	f003 0302 	and.w	r3, r3, #2
 8005072:	2b00      	cmp	r3, #0
 8005074:	d0f0      	beq.n	8005058 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8005076:	2001      	movs	r0, #1
 8005078:	f000 faba 	bl	80055f0 <RCC_Delay>
 800507c:	e01c      	b.n	80050b8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800507e:	4b0a      	ldr	r3, [pc, #40]	; (80050a8 <HAL_RCC_OscConfig+0x274>)
 8005080:	2200      	movs	r2, #0
 8005082:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005084:	f7fd fa1e 	bl	80024c4 <HAL_GetTick>
 8005088:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800508a:	e00f      	b.n	80050ac <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800508c:	f7fd fa1a 	bl	80024c4 <HAL_GetTick>
 8005090:	4602      	mov	r2, r0
 8005092:	693b      	ldr	r3, [r7, #16]
 8005094:	1ad3      	subs	r3, r2, r3
 8005096:	2b02      	cmp	r3, #2
 8005098:	d908      	bls.n	80050ac <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800509a:	2303      	movs	r3, #3
 800509c:	e146      	b.n	800532c <HAL_RCC_OscConfig+0x4f8>
 800509e:	bf00      	nop
 80050a0:	40021000 	.word	0x40021000
 80050a4:	42420000 	.word	0x42420000
 80050a8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80050ac:	4b92      	ldr	r3, [pc, #584]	; (80052f8 <HAL_RCC_OscConfig+0x4c4>)
 80050ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050b0:	f003 0302 	and.w	r3, r3, #2
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d1e9      	bne.n	800508c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	f003 0304 	and.w	r3, r3, #4
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	f000 80a6 	beq.w	8005212 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80050c6:	2300      	movs	r3, #0
 80050c8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80050ca:	4b8b      	ldr	r3, [pc, #556]	; (80052f8 <HAL_RCC_OscConfig+0x4c4>)
 80050cc:	69db      	ldr	r3, [r3, #28]
 80050ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d10d      	bne.n	80050f2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80050d6:	4b88      	ldr	r3, [pc, #544]	; (80052f8 <HAL_RCC_OscConfig+0x4c4>)
 80050d8:	69db      	ldr	r3, [r3, #28]
 80050da:	4a87      	ldr	r2, [pc, #540]	; (80052f8 <HAL_RCC_OscConfig+0x4c4>)
 80050dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80050e0:	61d3      	str	r3, [r2, #28]
 80050e2:	4b85      	ldr	r3, [pc, #532]	; (80052f8 <HAL_RCC_OscConfig+0x4c4>)
 80050e4:	69db      	ldr	r3, [r3, #28]
 80050e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80050ea:	60bb      	str	r3, [r7, #8]
 80050ec:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80050ee:	2301      	movs	r3, #1
 80050f0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80050f2:	4b82      	ldr	r3, [pc, #520]	; (80052fc <HAL_RCC_OscConfig+0x4c8>)
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d118      	bne.n	8005130 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80050fe:	4b7f      	ldr	r3, [pc, #508]	; (80052fc <HAL_RCC_OscConfig+0x4c8>)
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	4a7e      	ldr	r2, [pc, #504]	; (80052fc <HAL_RCC_OscConfig+0x4c8>)
 8005104:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005108:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800510a:	f7fd f9db 	bl	80024c4 <HAL_GetTick>
 800510e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005110:	e008      	b.n	8005124 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005112:	f7fd f9d7 	bl	80024c4 <HAL_GetTick>
 8005116:	4602      	mov	r2, r0
 8005118:	693b      	ldr	r3, [r7, #16]
 800511a:	1ad3      	subs	r3, r2, r3
 800511c:	2b64      	cmp	r3, #100	; 0x64
 800511e:	d901      	bls.n	8005124 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8005120:	2303      	movs	r3, #3
 8005122:	e103      	b.n	800532c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005124:	4b75      	ldr	r3, [pc, #468]	; (80052fc <HAL_RCC_OscConfig+0x4c8>)
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800512c:	2b00      	cmp	r3, #0
 800512e:	d0f0      	beq.n	8005112 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	68db      	ldr	r3, [r3, #12]
 8005134:	2b01      	cmp	r3, #1
 8005136:	d106      	bne.n	8005146 <HAL_RCC_OscConfig+0x312>
 8005138:	4b6f      	ldr	r3, [pc, #444]	; (80052f8 <HAL_RCC_OscConfig+0x4c4>)
 800513a:	6a1b      	ldr	r3, [r3, #32]
 800513c:	4a6e      	ldr	r2, [pc, #440]	; (80052f8 <HAL_RCC_OscConfig+0x4c4>)
 800513e:	f043 0301 	orr.w	r3, r3, #1
 8005142:	6213      	str	r3, [r2, #32]
 8005144:	e02d      	b.n	80051a2 <HAL_RCC_OscConfig+0x36e>
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	68db      	ldr	r3, [r3, #12]
 800514a:	2b00      	cmp	r3, #0
 800514c:	d10c      	bne.n	8005168 <HAL_RCC_OscConfig+0x334>
 800514e:	4b6a      	ldr	r3, [pc, #424]	; (80052f8 <HAL_RCC_OscConfig+0x4c4>)
 8005150:	6a1b      	ldr	r3, [r3, #32]
 8005152:	4a69      	ldr	r2, [pc, #420]	; (80052f8 <HAL_RCC_OscConfig+0x4c4>)
 8005154:	f023 0301 	bic.w	r3, r3, #1
 8005158:	6213      	str	r3, [r2, #32]
 800515a:	4b67      	ldr	r3, [pc, #412]	; (80052f8 <HAL_RCC_OscConfig+0x4c4>)
 800515c:	6a1b      	ldr	r3, [r3, #32]
 800515e:	4a66      	ldr	r2, [pc, #408]	; (80052f8 <HAL_RCC_OscConfig+0x4c4>)
 8005160:	f023 0304 	bic.w	r3, r3, #4
 8005164:	6213      	str	r3, [r2, #32]
 8005166:	e01c      	b.n	80051a2 <HAL_RCC_OscConfig+0x36e>
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	68db      	ldr	r3, [r3, #12]
 800516c:	2b05      	cmp	r3, #5
 800516e:	d10c      	bne.n	800518a <HAL_RCC_OscConfig+0x356>
 8005170:	4b61      	ldr	r3, [pc, #388]	; (80052f8 <HAL_RCC_OscConfig+0x4c4>)
 8005172:	6a1b      	ldr	r3, [r3, #32]
 8005174:	4a60      	ldr	r2, [pc, #384]	; (80052f8 <HAL_RCC_OscConfig+0x4c4>)
 8005176:	f043 0304 	orr.w	r3, r3, #4
 800517a:	6213      	str	r3, [r2, #32]
 800517c:	4b5e      	ldr	r3, [pc, #376]	; (80052f8 <HAL_RCC_OscConfig+0x4c4>)
 800517e:	6a1b      	ldr	r3, [r3, #32]
 8005180:	4a5d      	ldr	r2, [pc, #372]	; (80052f8 <HAL_RCC_OscConfig+0x4c4>)
 8005182:	f043 0301 	orr.w	r3, r3, #1
 8005186:	6213      	str	r3, [r2, #32]
 8005188:	e00b      	b.n	80051a2 <HAL_RCC_OscConfig+0x36e>
 800518a:	4b5b      	ldr	r3, [pc, #364]	; (80052f8 <HAL_RCC_OscConfig+0x4c4>)
 800518c:	6a1b      	ldr	r3, [r3, #32]
 800518e:	4a5a      	ldr	r2, [pc, #360]	; (80052f8 <HAL_RCC_OscConfig+0x4c4>)
 8005190:	f023 0301 	bic.w	r3, r3, #1
 8005194:	6213      	str	r3, [r2, #32]
 8005196:	4b58      	ldr	r3, [pc, #352]	; (80052f8 <HAL_RCC_OscConfig+0x4c4>)
 8005198:	6a1b      	ldr	r3, [r3, #32]
 800519a:	4a57      	ldr	r2, [pc, #348]	; (80052f8 <HAL_RCC_OscConfig+0x4c4>)
 800519c:	f023 0304 	bic.w	r3, r3, #4
 80051a0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	68db      	ldr	r3, [r3, #12]
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d015      	beq.n	80051d6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80051aa:	f7fd f98b 	bl	80024c4 <HAL_GetTick>
 80051ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80051b0:	e00a      	b.n	80051c8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80051b2:	f7fd f987 	bl	80024c4 <HAL_GetTick>
 80051b6:	4602      	mov	r2, r0
 80051b8:	693b      	ldr	r3, [r7, #16]
 80051ba:	1ad3      	subs	r3, r2, r3
 80051bc:	f241 3288 	movw	r2, #5000	; 0x1388
 80051c0:	4293      	cmp	r3, r2
 80051c2:	d901      	bls.n	80051c8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80051c4:	2303      	movs	r3, #3
 80051c6:	e0b1      	b.n	800532c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80051c8:	4b4b      	ldr	r3, [pc, #300]	; (80052f8 <HAL_RCC_OscConfig+0x4c4>)
 80051ca:	6a1b      	ldr	r3, [r3, #32]
 80051cc:	f003 0302 	and.w	r3, r3, #2
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d0ee      	beq.n	80051b2 <HAL_RCC_OscConfig+0x37e>
 80051d4:	e014      	b.n	8005200 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80051d6:	f7fd f975 	bl	80024c4 <HAL_GetTick>
 80051da:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80051dc:	e00a      	b.n	80051f4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80051de:	f7fd f971 	bl	80024c4 <HAL_GetTick>
 80051e2:	4602      	mov	r2, r0
 80051e4:	693b      	ldr	r3, [r7, #16]
 80051e6:	1ad3      	subs	r3, r2, r3
 80051e8:	f241 3288 	movw	r2, #5000	; 0x1388
 80051ec:	4293      	cmp	r3, r2
 80051ee:	d901      	bls.n	80051f4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80051f0:	2303      	movs	r3, #3
 80051f2:	e09b      	b.n	800532c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80051f4:	4b40      	ldr	r3, [pc, #256]	; (80052f8 <HAL_RCC_OscConfig+0x4c4>)
 80051f6:	6a1b      	ldr	r3, [r3, #32]
 80051f8:	f003 0302 	and.w	r3, r3, #2
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d1ee      	bne.n	80051de <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8005200:	7dfb      	ldrb	r3, [r7, #23]
 8005202:	2b01      	cmp	r3, #1
 8005204:	d105      	bne.n	8005212 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005206:	4b3c      	ldr	r3, [pc, #240]	; (80052f8 <HAL_RCC_OscConfig+0x4c4>)
 8005208:	69db      	ldr	r3, [r3, #28]
 800520a:	4a3b      	ldr	r2, [pc, #236]	; (80052f8 <HAL_RCC_OscConfig+0x4c4>)
 800520c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005210:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	69db      	ldr	r3, [r3, #28]
 8005216:	2b00      	cmp	r3, #0
 8005218:	f000 8087 	beq.w	800532a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800521c:	4b36      	ldr	r3, [pc, #216]	; (80052f8 <HAL_RCC_OscConfig+0x4c4>)
 800521e:	685b      	ldr	r3, [r3, #4]
 8005220:	f003 030c 	and.w	r3, r3, #12
 8005224:	2b08      	cmp	r3, #8
 8005226:	d061      	beq.n	80052ec <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	69db      	ldr	r3, [r3, #28]
 800522c:	2b02      	cmp	r3, #2
 800522e:	d146      	bne.n	80052be <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005230:	4b33      	ldr	r3, [pc, #204]	; (8005300 <HAL_RCC_OscConfig+0x4cc>)
 8005232:	2200      	movs	r2, #0
 8005234:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005236:	f7fd f945 	bl	80024c4 <HAL_GetTick>
 800523a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800523c:	e008      	b.n	8005250 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800523e:	f7fd f941 	bl	80024c4 <HAL_GetTick>
 8005242:	4602      	mov	r2, r0
 8005244:	693b      	ldr	r3, [r7, #16]
 8005246:	1ad3      	subs	r3, r2, r3
 8005248:	2b02      	cmp	r3, #2
 800524a:	d901      	bls.n	8005250 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800524c:	2303      	movs	r3, #3
 800524e:	e06d      	b.n	800532c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005250:	4b29      	ldr	r3, [pc, #164]	; (80052f8 <HAL_RCC_OscConfig+0x4c4>)
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005258:	2b00      	cmp	r3, #0
 800525a:	d1f0      	bne.n	800523e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	6a1b      	ldr	r3, [r3, #32]
 8005260:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005264:	d108      	bne.n	8005278 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8005266:	4b24      	ldr	r3, [pc, #144]	; (80052f8 <HAL_RCC_OscConfig+0x4c4>)
 8005268:	685b      	ldr	r3, [r3, #4]
 800526a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	689b      	ldr	r3, [r3, #8]
 8005272:	4921      	ldr	r1, [pc, #132]	; (80052f8 <HAL_RCC_OscConfig+0x4c4>)
 8005274:	4313      	orrs	r3, r2
 8005276:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005278:	4b1f      	ldr	r3, [pc, #124]	; (80052f8 <HAL_RCC_OscConfig+0x4c4>)
 800527a:	685b      	ldr	r3, [r3, #4]
 800527c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	6a19      	ldr	r1, [r3, #32]
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005288:	430b      	orrs	r3, r1
 800528a:	491b      	ldr	r1, [pc, #108]	; (80052f8 <HAL_RCC_OscConfig+0x4c4>)
 800528c:	4313      	orrs	r3, r2
 800528e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005290:	4b1b      	ldr	r3, [pc, #108]	; (8005300 <HAL_RCC_OscConfig+0x4cc>)
 8005292:	2201      	movs	r2, #1
 8005294:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005296:	f7fd f915 	bl	80024c4 <HAL_GetTick>
 800529a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800529c:	e008      	b.n	80052b0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800529e:	f7fd f911 	bl	80024c4 <HAL_GetTick>
 80052a2:	4602      	mov	r2, r0
 80052a4:	693b      	ldr	r3, [r7, #16]
 80052a6:	1ad3      	subs	r3, r2, r3
 80052a8:	2b02      	cmp	r3, #2
 80052aa:	d901      	bls.n	80052b0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80052ac:	2303      	movs	r3, #3
 80052ae:	e03d      	b.n	800532c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80052b0:	4b11      	ldr	r3, [pc, #68]	; (80052f8 <HAL_RCC_OscConfig+0x4c4>)
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d0f0      	beq.n	800529e <HAL_RCC_OscConfig+0x46a>
 80052bc:	e035      	b.n	800532a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80052be:	4b10      	ldr	r3, [pc, #64]	; (8005300 <HAL_RCC_OscConfig+0x4cc>)
 80052c0:	2200      	movs	r2, #0
 80052c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80052c4:	f7fd f8fe 	bl	80024c4 <HAL_GetTick>
 80052c8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80052ca:	e008      	b.n	80052de <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80052cc:	f7fd f8fa 	bl	80024c4 <HAL_GetTick>
 80052d0:	4602      	mov	r2, r0
 80052d2:	693b      	ldr	r3, [r7, #16]
 80052d4:	1ad3      	subs	r3, r2, r3
 80052d6:	2b02      	cmp	r3, #2
 80052d8:	d901      	bls.n	80052de <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80052da:	2303      	movs	r3, #3
 80052dc:	e026      	b.n	800532c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80052de:	4b06      	ldr	r3, [pc, #24]	; (80052f8 <HAL_RCC_OscConfig+0x4c4>)
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d1f0      	bne.n	80052cc <HAL_RCC_OscConfig+0x498>
 80052ea:	e01e      	b.n	800532a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	69db      	ldr	r3, [r3, #28]
 80052f0:	2b01      	cmp	r3, #1
 80052f2:	d107      	bne.n	8005304 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80052f4:	2301      	movs	r3, #1
 80052f6:	e019      	b.n	800532c <HAL_RCC_OscConfig+0x4f8>
 80052f8:	40021000 	.word	0x40021000
 80052fc:	40007000 	.word	0x40007000
 8005300:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8005304:	4b0b      	ldr	r3, [pc, #44]	; (8005334 <HAL_RCC_OscConfig+0x500>)
 8005306:	685b      	ldr	r3, [r3, #4]
 8005308:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	6a1b      	ldr	r3, [r3, #32]
 8005314:	429a      	cmp	r2, r3
 8005316:	d106      	bne.n	8005326 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005322:	429a      	cmp	r2, r3
 8005324:	d001      	beq.n	800532a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8005326:	2301      	movs	r3, #1
 8005328:	e000      	b.n	800532c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800532a:	2300      	movs	r3, #0
}
 800532c:	4618      	mov	r0, r3
 800532e:	3718      	adds	r7, #24
 8005330:	46bd      	mov	sp, r7
 8005332:	bd80      	pop	{r7, pc}
 8005334:	40021000 	.word	0x40021000

08005338 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005338:	b580      	push	{r7, lr}
 800533a:	b084      	sub	sp, #16
 800533c:	af00      	add	r7, sp, #0
 800533e:	6078      	str	r0, [r7, #4]
 8005340:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	2b00      	cmp	r3, #0
 8005346:	d101      	bne.n	800534c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005348:	2301      	movs	r3, #1
 800534a:	e0d0      	b.n	80054ee <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800534c:	4b6a      	ldr	r3, [pc, #424]	; (80054f8 <HAL_RCC_ClockConfig+0x1c0>)
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	f003 0307 	and.w	r3, r3, #7
 8005354:	683a      	ldr	r2, [r7, #0]
 8005356:	429a      	cmp	r2, r3
 8005358:	d910      	bls.n	800537c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800535a:	4b67      	ldr	r3, [pc, #412]	; (80054f8 <HAL_RCC_ClockConfig+0x1c0>)
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	f023 0207 	bic.w	r2, r3, #7
 8005362:	4965      	ldr	r1, [pc, #404]	; (80054f8 <HAL_RCC_ClockConfig+0x1c0>)
 8005364:	683b      	ldr	r3, [r7, #0]
 8005366:	4313      	orrs	r3, r2
 8005368:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800536a:	4b63      	ldr	r3, [pc, #396]	; (80054f8 <HAL_RCC_ClockConfig+0x1c0>)
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	f003 0307 	and.w	r3, r3, #7
 8005372:	683a      	ldr	r2, [r7, #0]
 8005374:	429a      	cmp	r2, r3
 8005376:	d001      	beq.n	800537c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8005378:	2301      	movs	r3, #1
 800537a:	e0b8      	b.n	80054ee <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	f003 0302 	and.w	r3, r3, #2
 8005384:	2b00      	cmp	r3, #0
 8005386:	d020      	beq.n	80053ca <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	f003 0304 	and.w	r3, r3, #4
 8005390:	2b00      	cmp	r3, #0
 8005392:	d005      	beq.n	80053a0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005394:	4b59      	ldr	r3, [pc, #356]	; (80054fc <HAL_RCC_ClockConfig+0x1c4>)
 8005396:	685b      	ldr	r3, [r3, #4]
 8005398:	4a58      	ldr	r2, [pc, #352]	; (80054fc <HAL_RCC_ClockConfig+0x1c4>)
 800539a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800539e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	f003 0308 	and.w	r3, r3, #8
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d005      	beq.n	80053b8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80053ac:	4b53      	ldr	r3, [pc, #332]	; (80054fc <HAL_RCC_ClockConfig+0x1c4>)
 80053ae:	685b      	ldr	r3, [r3, #4]
 80053b0:	4a52      	ldr	r2, [pc, #328]	; (80054fc <HAL_RCC_ClockConfig+0x1c4>)
 80053b2:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80053b6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80053b8:	4b50      	ldr	r3, [pc, #320]	; (80054fc <HAL_RCC_ClockConfig+0x1c4>)
 80053ba:	685b      	ldr	r3, [r3, #4]
 80053bc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	689b      	ldr	r3, [r3, #8]
 80053c4:	494d      	ldr	r1, [pc, #308]	; (80054fc <HAL_RCC_ClockConfig+0x1c4>)
 80053c6:	4313      	orrs	r3, r2
 80053c8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	f003 0301 	and.w	r3, r3, #1
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d040      	beq.n	8005458 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	685b      	ldr	r3, [r3, #4]
 80053da:	2b01      	cmp	r3, #1
 80053dc:	d107      	bne.n	80053ee <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80053de:	4b47      	ldr	r3, [pc, #284]	; (80054fc <HAL_RCC_ClockConfig+0x1c4>)
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d115      	bne.n	8005416 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80053ea:	2301      	movs	r3, #1
 80053ec:	e07f      	b.n	80054ee <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	685b      	ldr	r3, [r3, #4]
 80053f2:	2b02      	cmp	r3, #2
 80053f4:	d107      	bne.n	8005406 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80053f6:	4b41      	ldr	r3, [pc, #260]	; (80054fc <HAL_RCC_ClockConfig+0x1c4>)
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d109      	bne.n	8005416 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005402:	2301      	movs	r3, #1
 8005404:	e073      	b.n	80054ee <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005406:	4b3d      	ldr	r3, [pc, #244]	; (80054fc <HAL_RCC_ClockConfig+0x1c4>)
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	f003 0302 	and.w	r3, r3, #2
 800540e:	2b00      	cmp	r3, #0
 8005410:	d101      	bne.n	8005416 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005412:	2301      	movs	r3, #1
 8005414:	e06b      	b.n	80054ee <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005416:	4b39      	ldr	r3, [pc, #228]	; (80054fc <HAL_RCC_ClockConfig+0x1c4>)
 8005418:	685b      	ldr	r3, [r3, #4]
 800541a:	f023 0203 	bic.w	r2, r3, #3
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	685b      	ldr	r3, [r3, #4]
 8005422:	4936      	ldr	r1, [pc, #216]	; (80054fc <HAL_RCC_ClockConfig+0x1c4>)
 8005424:	4313      	orrs	r3, r2
 8005426:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005428:	f7fd f84c 	bl	80024c4 <HAL_GetTick>
 800542c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800542e:	e00a      	b.n	8005446 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005430:	f7fd f848 	bl	80024c4 <HAL_GetTick>
 8005434:	4602      	mov	r2, r0
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	1ad3      	subs	r3, r2, r3
 800543a:	f241 3288 	movw	r2, #5000	; 0x1388
 800543e:	4293      	cmp	r3, r2
 8005440:	d901      	bls.n	8005446 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005442:	2303      	movs	r3, #3
 8005444:	e053      	b.n	80054ee <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005446:	4b2d      	ldr	r3, [pc, #180]	; (80054fc <HAL_RCC_ClockConfig+0x1c4>)
 8005448:	685b      	ldr	r3, [r3, #4]
 800544a:	f003 020c 	and.w	r2, r3, #12
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	685b      	ldr	r3, [r3, #4]
 8005452:	009b      	lsls	r3, r3, #2
 8005454:	429a      	cmp	r2, r3
 8005456:	d1eb      	bne.n	8005430 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005458:	4b27      	ldr	r3, [pc, #156]	; (80054f8 <HAL_RCC_ClockConfig+0x1c0>)
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	f003 0307 	and.w	r3, r3, #7
 8005460:	683a      	ldr	r2, [r7, #0]
 8005462:	429a      	cmp	r2, r3
 8005464:	d210      	bcs.n	8005488 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005466:	4b24      	ldr	r3, [pc, #144]	; (80054f8 <HAL_RCC_ClockConfig+0x1c0>)
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	f023 0207 	bic.w	r2, r3, #7
 800546e:	4922      	ldr	r1, [pc, #136]	; (80054f8 <HAL_RCC_ClockConfig+0x1c0>)
 8005470:	683b      	ldr	r3, [r7, #0]
 8005472:	4313      	orrs	r3, r2
 8005474:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005476:	4b20      	ldr	r3, [pc, #128]	; (80054f8 <HAL_RCC_ClockConfig+0x1c0>)
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	f003 0307 	and.w	r3, r3, #7
 800547e:	683a      	ldr	r2, [r7, #0]
 8005480:	429a      	cmp	r2, r3
 8005482:	d001      	beq.n	8005488 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8005484:	2301      	movs	r3, #1
 8005486:	e032      	b.n	80054ee <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	f003 0304 	and.w	r3, r3, #4
 8005490:	2b00      	cmp	r3, #0
 8005492:	d008      	beq.n	80054a6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005494:	4b19      	ldr	r3, [pc, #100]	; (80054fc <HAL_RCC_ClockConfig+0x1c4>)
 8005496:	685b      	ldr	r3, [r3, #4]
 8005498:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	68db      	ldr	r3, [r3, #12]
 80054a0:	4916      	ldr	r1, [pc, #88]	; (80054fc <HAL_RCC_ClockConfig+0x1c4>)
 80054a2:	4313      	orrs	r3, r2
 80054a4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	f003 0308 	and.w	r3, r3, #8
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d009      	beq.n	80054c6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80054b2:	4b12      	ldr	r3, [pc, #72]	; (80054fc <HAL_RCC_ClockConfig+0x1c4>)
 80054b4:	685b      	ldr	r3, [r3, #4]
 80054b6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	691b      	ldr	r3, [r3, #16]
 80054be:	00db      	lsls	r3, r3, #3
 80054c0:	490e      	ldr	r1, [pc, #56]	; (80054fc <HAL_RCC_ClockConfig+0x1c4>)
 80054c2:	4313      	orrs	r3, r2
 80054c4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80054c6:	f000 f821 	bl	800550c <HAL_RCC_GetSysClockFreq>
 80054ca:	4602      	mov	r2, r0
 80054cc:	4b0b      	ldr	r3, [pc, #44]	; (80054fc <HAL_RCC_ClockConfig+0x1c4>)
 80054ce:	685b      	ldr	r3, [r3, #4]
 80054d0:	091b      	lsrs	r3, r3, #4
 80054d2:	f003 030f 	and.w	r3, r3, #15
 80054d6:	490a      	ldr	r1, [pc, #40]	; (8005500 <HAL_RCC_ClockConfig+0x1c8>)
 80054d8:	5ccb      	ldrb	r3, [r1, r3]
 80054da:	fa22 f303 	lsr.w	r3, r2, r3
 80054de:	4a09      	ldr	r2, [pc, #36]	; (8005504 <HAL_RCC_ClockConfig+0x1cc>)
 80054e0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80054e2:	4b09      	ldr	r3, [pc, #36]	; (8005508 <HAL_RCC_ClockConfig+0x1d0>)
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	4618      	mov	r0, r3
 80054e8:	f7fc ffaa 	bl	8002440 <HAL_InitTick>

  return HAL_OK;
 80054ec:	2300      	movs	r3, #0
}
 80054ee:	4618      	mov	r0, r3
 80054f0:	3710      	adds	r7, #16
 80054f2:	46bd      	mov	sp, r7
 80054f4:	bd80      	pop	{r7, pc}
 80054f6:	bf00      	nop
 80054f8:	40022000 	.word	0x40022000
 80054fc:	40021000 	.word	0x40021000
 8005500:	0800d550 	.word	0x0800d550
 8005504:	20000018 	.word	0x20000018
 8005508:	2000001c 	.word	0x2000001c

0800550c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800550c:	b480      	push	{r7}
 800550e:	b087      	sub	sp, #28
 8005510:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8005512:	2300      	movs	r3, #0
 8005514:	60fb      	str	r3, [r7, #12]
 8005516:	2300      	movs	r3, #0
 8005518:	60bb      	str	r3, [r7, #8]
 800551a:	2300      	movs	r3, #0
 800551c:	617b      	str	r3, [r7, #20]
 800551e:	2300      	movs	r3, #0
 8005520:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8005522:	2300      	movs	r3, #0
 8005524:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8005526:	4b1e      	ldr	r3, [pc, #120]	; (80055a0 <HAL_RCC_GetSysClockFreq+0x94>)
 8005528:	685b      	ldr	r3, [r3, #4]
 800552a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	f003 030c 	and.w	r3, r3, #12
 8005532:	2b04      	cmp	r3, #4
 8005534:	d002      	beq.n	800553c <HAL_RCC_GetSysClockFreq+0x30>
 8005536:	2b08      	cmp	r3, #8
 8005538:	d003      	beq.n	8005542 <HAL_RCC_GetSysClockFreq+0x36>
 800553a:	e027      	b.n	800558c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800553c:	4b19      	ldr	r3, [pc, #100]	; (80055a4 <HAL_RCC_GetSysClockFreq+0x98>)
 800553e:	613b      	str	r3, [r7, #16]
      break;
 8005540:	e027      	b.n	8005592 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	0c9b      	lsrs	r3, r3, #18
 8005546:	f003 030f 	and.w	r3, r3, #15
 800554a:	4a17      	ldr	r2, [pc, #92]	; (80055a8 <HAL_RCC_GetSysClockFreq+0x9c>)
 800554c:	5cd3      	ldrb	r3, [r2, r3]
 800554e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005556:	2b00      	cmp	r3, #0
 8005558:	d010      	beq.n	800557c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800555a:	4b11      	ldr	r3, [pc, #68]	; (80055a0 <HAL_RCC_GetSysClockFreq+0x94>)
 800555c:	685b      	ldr	r3, [r3, #4]
 800555e:	0c5b      	lsrs	r3, r3, #17
 8005560:	f003 0301 	and.w	r3, r3, #1
 8005564:	4a11      	ldr	r2, [pc, #68]	; (80055ac <HAL_RCC_GetSysClockFreq+0xa0>)
 8005566:	5cd3      	ldrb	r3, [r2, r3]
 8005568:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	4a0d      	ldr	r2, [pc, #52]	; (80055a4 <HAL_RCC_GetSysClockFreq+0x98>)
 800556e:	fb03 f202 	mul.w	r2, r3, r2
 8005572:	68bb      	ldr	r3, [r7, #8]
 8005574:	fbb2 f3f3 	udiv	r3, r2, r3
 8005578:	617b      	str	r3, [r7, #20]
 800557a:	e004      	b.n	8005586 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	4a0c      	ldr	r2, [pc, #48]	; (80055b0 <HAL_RCC_GetSysClockFreq+0xa4>)
 8005580:	fb02 f303 	mul.w	r3, r2, r3
 8005584:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8005586:	697b      	ldr	r3, [r7, #20]
 8005588:	613b      	str	r3, [r7, #16]
      break;
 800558a:	e002      	b.n	8005592 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800558c:	4b05      	ldr	r3, [pc, #20]	; (80055a4 <HAL_RCC_GetSysClockFreq+0x98>)
 800558e:	613b      	str	r3, [r7, #16]
      break;
 8005590:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005592:	693b      	ldr	r3, [r7, #16]
}
 8005594:	4618      	mov	r0, r3
 8005596:	371c      	adds	r7, #28
 8005598:	46bd      	mov	sp, r7
 800559a:	bc80      	pop	{r7}
 800559c:	4770      	bx	lr
 800559e:	bf00      	nop
 80055a0:	40021000 	.word	0x40021000
 80055a4:	007a1200 	.word	0x007a1200
 80055a8:	0800d568 	.word	0x0800d568
 80055ac:	0800d578 	.word	0x0800d578
 80055b0:	003d0900 	.word	0x003d0900

080055b4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80055b4:	b480      	push	{r7}
 80055b6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80055b8:	4b02      	ldr	r3, [pc, #8]	; (80055c4 <HAL_RCC_GetHCLKFreq+0x10>)
 80055ba:	681b      	ldr	r3, [r3, #0]
}
 80055bc:	4618      	mov	r0, r3
 80055be:	46bd      	mov	sp, r7
 80055c0:	bc80      	pop	{r7}
 80055c2:	4770      	bx	lr
 80055c4:	20000018 	.word	0x20000018

080055c8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80055c8:	b580      	push	{r7, lr}
 80055ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80055cc:	f7ff fff2 	bl	80055b4 <HAL_RCC_GetHCLKFreq>
 80055d0:	4602      	mov	r2, r0
 80055d2:	4b05      	ldr	r3, [pc, #20]	; (80055e8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80055d4:	685b      	ldr	r3, [r3, #4]
 80055d6:	0adb      	lsrs	r3, r3, #11
 80055d8:	f003 0307 	and.w	r3, r3, #7
 80055dc:	4903      	ldr	r1, [pc, #12]	; (80055ec <HAL_RCC_GetPCLK2Freq+0x24>)
 80055de:	5ccb      	ldrb	r3, [r1, r3]
 80055e0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80055e4:	4618      	mov	r0, r3
 80055e6:	bd80      	pop	{r7, pc}
 80055e8:	40021000 	.word	0x40021000
 80055ec:	0800d560 	.word	0x0800d560

080055f0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80055f0:	b480      	push	{r7}
 80055f2:	b085      	sub	sp, #20
 80055f4:	af00      	add	r7, sp, #0
 80055f6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80055f8:	4b0a      	ldr	r3, [pc, #40]	; (8005624 <RCC_Delay+0x34>)
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	4a0a      	ldr	r2, [pc, #40]	; (8005628 <RCC_Delay+0x38>)
 80055fe:	fba2 2303 	umull	r2, r3, r2, r3
 8005602:	0a5b      	lsrs	r3, r3, #9
 8005604:	687a      	ldr	r2, [r7, #4]
 8005606:	fb02 f303 	mul.w	r3, r2, r3
 800560a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800560c:	bf00      	nop
  }
  while (Delay --);
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	1e5a      	subs	r2, r3, #1
 8005612:	60fa      	str	r2, [r7, #12]
 8005614:	2b00      	cmp	r3, #0
 8005616:	d1f9      	bne.n	800560c <RCC_Delay+0x1c>
}
 8005618:	bf00      	nop
 800561a:	bf00      	nop
 800561c:	3714      	adds	r7, #20
 800561e:	46bd      	mov	sp, r7
 8005620:	bc80      	pop	{r7}
 8005622:	4770      	bx	lr
 8005624:	20000018 	.word	0x20000018
 8005628:	10624dd3 	.word	0x10624dd3

0800562c <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800562c:	b580      	push	{r7, lr}
 800562e:	b086      	sub	sp, #24
 8005630:	af00      	add	r7, sp, #0
 8005632:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8005634:	2300      	movs	r3, #0
 8005636:	613b      	str	r3, [r7, #16]
 8005638:	2300      	movs	r3, #0
 800563a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	f003 0301 	and.w	r3, r3, #1
 8005644:	2b00      	cmp	r3, #0
 8005646:	d07d      	beq.n	8005744 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8005648:	2300      	movs	r3, #0
 800564a:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800564c:	4b4f      	ldr	r3, [pc, #316]	; (800578c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800564e:	69db      	ldr	r3, [r3, #28]
 8005650:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005654:	2b00      	cmp	r3, #0
 8005656:	d10d      	bne.n	8005674 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005658:	4b4c      	ldr	r3, [pc, #304]	; (800578c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800565a:	69db      	ldr	r3, [r3, #28]
 800565c:	4a4b      	ldr	r2, [pc, #300]	; (800578c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800565e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005662:	61d3      	str	r3, [r2, #28]
 8005664:	4b49      	ldr	r3, [pc, #292]	; (800578c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005666:	69db      	ldr	r3, [r3, #28]
 8005668:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800566c:	60bb      	str	r3, [r7, #8]
 800566e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005670:	2301      	movs	r3, #1
 8005672:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005674:	4b46      	ldr	r3, [pc, #280]	; (8005790 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800567c:	2b00      	cmp	r3, #0
 800567e:	d118      	bne.n	80056b2 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005680:	4b43      	ldr	r3, [pc, #268]	; (8005790 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	4a42      	ldr	r2, [pc, #264]	; (8005790 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005686:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800568a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800568c:	f7fc ff1a 	bl	80024c4 <HAL_GetTick>
 8005690:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005692:	e008      	b.n	80056a6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005694:	f7fc ff16 	bl	80024c4 <HAL_GetTick>
 8005698:	4602      	mov	r2, r0
 800569a:	693b      	ldr	r3, [r7, #16]
 800569c:	1ad3      	subs	r3, r2, r3
 800569e:	2b64      	cmp	r3, #100	; 0x64
 80056a0:	d901      	bls.n	80056a6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 80056a2:	2303      	movs	r3, #3
 80056a4:	e06d      	b.n	8005782 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80056a6:	4b3a      	ldr	r3, [pc, #232]	; (8005790 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d0f0      	beq.n	8005694 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80056b2:	4b36      	ldr	r3, [pc, #216]	; (800578c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80056b4:	6a1b      	ldr	r3, [r3, #32]
 80056b6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80056ba:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d02e      	beq.n	8005720 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	685b      	ldr	r3, [r3, #4]
 80056c6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80056ca:	68fa      	ldr	r2, [r7, #12]
 80056cc:	429a      	cmp	r2, r3
 80056ce:	d027      	beq.n	8005720 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80056d0:	4b2e      	ldr	r3, [pc, #184]	; (800578c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80056d2:	6a1b      	ldr	r3, [r3, #32]
 80056d4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80056d8:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80056da:	4b2e      	ldr	r3, [pc, #184]	; (8005794 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80056dc:	2201      	movs	r2, #1
 80056de:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80056e0:	4b2c      	ldr	r3, [pc, #176]	; (8005794 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80056e2:	2200      	movs	r2, #0
 80056e4:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80056e6:	4a29      	ldr	r2, [pc, #164]	; (800578c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	f003 0301 	and.w	r3, r3, #1
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d014      	beq.n	8005720 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80056f6:	f7fc fee5 	bl	80024c4 <HAL_GetTick>
 80056fa:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80056fc:	e00a      	b.n	8005714 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80056fe:	f7fc fee1 	bl	80024c4 <HAL_GetTick>
 8005702:	4602      	mov	r2, r0
 8005704:	693b      	ldr	r3, [r7, #16]
 8005706:	1ad3      	subs	r3, r2, r3
 8005708:	f241 3288 	movw	r2, #5000	; 0x1388
 800570c:	4293      	cmp	r3, r2
 800570e:	d901      	bls.n	8005714 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8005710:	2303      	movs	r3, #3
 8005712:	e036      	b.n	8005782 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005714:	4b1d      	ldr	r3, [pc, #116]	; (800578c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005716:	6a1b      	ldr	r3, [r3, #32]
 8005718:	f003 0302 	and.w	r3, r3, #2
 800571c:	2b00      	cmp	r3, #0
 800571e:	d0ee      	beq.n	80056fe <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005720:	4b1a      	ldr	r3, [pc, #104]	; (800578c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005722:	6a1b      	ldr	r3, [r3, #32]
 8005724:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	685b      	ldr	r3, [r3, #4]
 800572c:	4917      	ldr	r1, [pc, #92]	; (800578c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800572e:	4313      	orrs	r3, r2
 8005730:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8005732:	7dfb      	ldrb	r3, [r7, #23]
 8005734:	2b01      	cmp	r3, #1
 8005736:	d105      	bne.n	8005744 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005738:	4b14      	ldr	r3, [pc, #80]	; (800578c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800573a:	69db      	ldr	r3, [r3, #28]
 800573c:	4a13      	ldr	r2, [pc, #76]	; (800578c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800573e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005742:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	f003 0302 	and.w	r3, r3, #2
 800574c:	2b00      	cmp	r3, #0
 800574e:	d008      	beq.n	8005762 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005750:	4b0e      	ldr	r3, [pc, #56]	; (800578c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005752:	685b      	ldr	r3, [r3, #4]
 8005754:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	689b      	ldr	r3, [r3, #8]
 800575c:	490b      	ldr	r1, [pc, #44]	; (800578c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800575e:	4313      	orrs	r3, r2
 8005760:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	f003 0310 	and.w	r3, r3, #16
 800576a:	2b00      	cmp	r3, #0
 800576c:	d008      	beq.n	8005780 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800576e:	4b07      	ldr	r3, [pc, #28]	; (800578c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005770:	685b      	ldr	r3, [r3, #4]
 8005772:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	68db      	ldr	r3, [r3, #12]
 800577a:	4904      	ldr	r1, [pc, #16]	; (800578c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800577c:	4313      	orrs	r3, r2
 800577e:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8005780:	2300      	movs	r3, #0
}
 8005782:	4618      	mov	r0, r3
 8005784:	3718      	adds	r7, #24
 8005786:	46bd      	mov	sp, r7
 8005788:	bd80      	pop	{r7, pc}
 800578a:	bf00      	nop
 800578c:	40021000 	.word	0x40021000
 8005790:	40007000 	.word	0x40007000
 8005794:	42420440 	.word	0x42420440

08005798 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8005798:	b580      	push	{r7, lr}
 800579a:	b088      	sub	sp, #32
 800579c:	af00      	add	r7, sp, #0
 800579e:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 80057a0:	2300      	movs	r3, #0
 80057a2:	617b      	str	r3, [r7, #20]
 80057a4:	2300      	movs	r3, #0
 80057a6:	61fb      	str	r3, [r7, #28]
 80057a8:	2300      	movs	r3, #0
 80057aa:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 80057ac:	2300      	movs	r3, #0
 80057ae:	60fb      	str	r3, [r7, #12]
 80057b0:	2300      	movs	r3, #0
 80057b2:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	2b10      	cmp	r3, #16
 80057b8:	d00a      	beq.n	80057d0 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	2b10      	cmp	r3, #16
 80057be:	f200 808a 	bhi.w	80058d6 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	2b01      	cmp	r3, #1
 80057c6:	d045      	beq.n	8005854 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	2b02      	cmp	r3, #2
 80057cc:	d075      	beq.n	80058ba <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 80057ce:	e082      	b.n	80058d6 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 80057d0:	4b46      	ldr	r3, [pc, #280]	; (80058ec <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80057d2:	685b      	ldr	r3, [r3, #4]
 80057d4:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 80057d6:	4b45      	ldr	r3, [pc, #276]	; (80058ec <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d07b      	beq.n	80058da <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	0c9b      	lsrs	r3, r3, #18
 80057e6:	f003 030f 	and.w	r3, r3, #15
 80057ea:	4a41      	ldr	r2, [pc, #260]	; (80058f0 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 80057ec:	5cd3      	ldrb	r3, [r2, r3]
 80057ee:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d015      	beq.n	8005826 <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80057fa:	4b3c      	ldr	r3, [pc, #240]	; (80058ec <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80057fc:	685b      	ldr	r3, [r3, #4]
 80057fe:	0c5b      	lsrs	r3, r3, #17
 8005800:	f003 0301 	and.w	r3, r3, #1
 8005804:	4a3b      	ldr	r2, [pc, #236]	; (80058f4 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 8005806:	5cd3      	ldrb	r3, [r2, r3]
 8005808:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005810:	2b00      	cmp	r3, #0
 8005812:	d00d      	beq.n	8005830 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8005814:	4a38      	ldr	r2, [pc, #224]	; (80058f8 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 8005816:	697b      	ldr	r3, [r7, #20]
 8005818:	fbb2 f2f3 	udiv	r2, r2, r3
 800581c:	693b      	ldr	r3, [r7, #16]
 800581e:	fb02 f303 	mul.w	r3, r2, r3
 8005822:	61fb      	str	r3, [r7, #28]
 8005824:	e004      	b.n	8005830 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8005826:	693b      	ldr	r3, [r7, #16]
 8005828:	4a34      	ldr	r2, [pc, #208]	; (80058fc <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 800582a:	fb02 f303 	mul.w	r3, r2, r3
 800582e:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8005830:	4b2e      	ldr	r3, [pc, #184]	; (80058ec <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8005832:	685b      	ldr	r3, [r3, #4]
 8005834:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005838:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800583c:	d102      	bne.n	8005844 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 800583e:	69fb      	ldr	r3, [r7, #28]
 8005840:	61bb      	str	r3, [r7, #24]
      break;
 8005842:	e04a      	b.n	80058da <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 8005844:	69fb      	ldr	r3, [r7, #28]
 8005846:	005b      	lsls	r3, r3, #1
 8005848:	4a2d      	ldr	r2, [pc, #180]	; (8005900 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 800584a:	fba2 2303 	umull	r2, r3, r2, r3
 800584e:	085b      	lsrs	r3, r3, #1
 8005850:	61bb      	str	r3, [r7, #24]
      break;
 8005852:	e042      	b.n	80058da <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 8005854:	4b25      	ldr	r3, [pc, #148]	; (80058ec <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8005856:	6a1b      	ldr	r3, [r3, #32]
 8005858:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005860:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005864:	d108      	bne.n	8005878 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	f003 0302 	and.w	r3, r3, #2
 800586c:	2b00      	cmp	r3, #0
 800586e:	d003      	beq.n	8005878 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 8005870:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005874:	61bb      	str	r3, [r7, #24]
 8005876:	e01f      	b.n	80058b8 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800587e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005882:	d109      	bne.n	8005898 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8005884:	4b19      	ldr	r3, [pc, #100]	; (80058ec <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8005886:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005888:	f003 0302 	and.w	r3, r3, #2
 800588c:	2b00      	cmp	r3, #0
 800588e:	d003      	beq.n	8005898 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 8005890:	f649 4340 	movw	r3, #40000	; 0x9c40
 8005894:	61bb      	str	r3, [r7, #24]
 8005896:	e00f      	b.n	80058b8 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800589e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80058a2:	d11c      	bne.n	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 80058a4:	4b11      	ldr	r3, [pc, #68]	; (80058ec <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	d016      	beq.n	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 80058b0:	f24f 4324 	movw	r3, #62500	; 0xf424
 80058b4:	61bb      	str	r3, [r7, #24]
      break;
 80058b6:	e012      	b.n	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 80058b8:	e011      	b.n	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 80058ba:	f7ff fe85 	bl	80055c8 <HAL_RCC_GetPCLK2Freq>
 80058be:	4602      	mov	r2, r0
 80058c0:	4b0a      	ldr	r3, [pc, #40]	; (80058ec <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80058c2:	685b      	ldr	r3, [r3, #4]
 80058c4:	0b9b      	lsrs	r3, r3, #14
 80058c6:	f003 0303 	and.w	r3, r3, #3
 80058ca:	3301      	adds	r3, #1
 80058cc:	005b      	lsls	r3, r3, #1
 80058ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80058d2:	61bb      	str	r3, [r7, #24]
      break;
 80058d4:	e004      	b.n	80058e0 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 80058d6:	bf00      	nop
 80058d8:	e002      	b.n	80058e0 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 80058da:	bf00      	nop
 80058dc:	e000      	b.n	80058e0 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 80058de:	bf00      	nop
    }
  }
  return (frequency);
 80058e0:	69bb      	ldr	r3, [r7, #24]
}
 80058e2:	4618      	mov	r0, r3
 80058e4:	3720      	adds	r7, #32
 80058e6:	46bd      	mov	sp, r7
 80058e8:	bd80      	pop	{r7, pc}
 80058ea:	bf00      	nop
 80058ec:	40021000 	.word	0x40021000
 80058f0:	0800d57c 	.word	0x0800d57c
 80058f4:	0800d58c 	.word	0x0800d58c
 80058f8:	007a1200 	.word	0x007a1200
 80058fc:	003d0900 	.word	0x003d0900
 8005900:	aaaaaaab 	.word	0xaaaaaaab

08005904 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005904:	b580      	push	{r7, lr}
 8005906:	b082      	sub	sp, #8
 8005908:	af00      	add	r7, sp, #0
 800590a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	2b00      	cmp	r3, #0
 8005910:	d101      	bne.n	8005916 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005912:	2301      	movs	r3, #1
 8005914:	e076      	b.n	8005a04 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800591a:	2b00      	cmp	r3, #0
 800591c:	d108      	bne.n	8005930 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	685b      	ldr	r3, [r3, #4]
 8005922:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005926:	d009      	beq.n	800593c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	2200      	movs	r2, #0
 800592c:	61da      	str	r2, [r3, #28]
 800592e:	e005      	b.n	800593c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	2200      	movs	r2, #0
 8005934:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	2200      	movs	r2, #0
 800593a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	2200      	movs	r2, #0
 8005940:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005948:	b2db      	uxtb	r3, r3
 800594a:	2b00      	cmp	r3, #0
 800594c:	d106      	bne.n	800595c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	2200      	movs	r2, #0
 8005952:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005956:	6878      	ldr	r0, [r7, #4]
 8005958:	f7fc fc08 	bl	800216c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	2202      	movs	r2, #2
 8005960:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	681a      	ldr	r2, [r3, #0]
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005972:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	685b      	ldr	r3, [r3, #4]
 8005978:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	689b      	ldr	r3, [r3, #8]
 8005980:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8005984:	431a      	orrs	r2, r3
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	68db      	ldr	r3, [r3, #12]
 800598a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800598e:	431a      	orrs	r2, r3
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	691b      	ldr	r3, [r3, #16]
 8005994:	f003 0302 	and.w	r3, r3, #2
 8005998:	431a      	orrs	r2, r3
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	695b      	ldr	r3, [r3, #20]
 800599e:	f003 0301 	and.w	r3, r3, #1
 80059a2:	431a      	orrs	r2, r3
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	699b      	ldr	r3, [r3, #24]
 80059a8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80059ac:	431a      	orrs	r2, r3
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	69db      	ldr	r3, [r3, #28]
 80059b2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80059b6:	431a      	orrs	r2, r3
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	6a1b      	ldr	r3, [r3, #32]
 80059bc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80059c0:	ea42 0103 	orr.w	r1, r2, r3
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80059c8:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	430a      	orrs	r2, r1
 80059d2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	699b      	ldr	r3, [r3, #24]
 80059d8:	0c1a      	lsrs	r2, r3, #16
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	f002 0204 	and.w	r2, r2, #4
 80059e2:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	69da      	ldr	r2, [r3, #28]
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80059f2:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	2200      	movs	r2, #0
 80059f8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	2201      	movs	r2, #1
 80059fe:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8005a02:	2300      	movs	r3, #0
}
 8005a04:	4618      	mov	r0, r3
 8005a06:	3708      	adds	r7, #8
 8005a08:	46bd      	mov	sp, r7
 8005a0a:	bd80      	pop	{r7, pc}

08005a0c <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005a0c:	b580      	push	{r7, lr}
 8005a0e:	b088      	sub	sp, #32
 8005a10:	af00      	add	r7, sp, #0
 8005a12:	60f8      	str	r0, [r7, #12]
 8005a14:	60b9      	str	r1, [r7, #8]
 8005a16:	603b      	str	r3, [r7, #0]
 8005a18:	4613      	mov	r3, r2
 8005a1a:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005a1c:	2300      	movs	r3, #0
 8005a1e:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005a26:	2b01      	cmp	r3, #1
 8005a28:	d101      	bne.n	8005a2e <HAL_SPI_Transmit+0x22>
 8005a2a:	2302      	movs	r3, #2
 8005a2c:	e12d      	b.n	8005c8a <HAL_SPI_Transmit+0x27e>
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	2201      	movs	r2, #1
 8005a32:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005a36:	f7fc fd45 	bl	80024c4 <HAL_GetTick>
 8005a3a:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8005a3c:	88fb      	ldrh	r3, [r7, #6]
 8005a3e:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005a46:	b2db      	uxtb	r3, r3
 8005a48:	2b01      	cmp	r3, #1
 8005a4a:	d002      	beq.n	8005a52 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8005a4c:	2302      	movs	r3, #2
 8005a4e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005a50:	e116      	b.n	8005c80 <HAL_SPI_Transmit+0x274>
  }

  if ((pData == NULL) || (Size == 0U))
 8005a52:	68bb      	ldr	r3, [r7, #8]
 8005a54:	2b00      	cmp	r3, #0
 8005a56:	d002      	beq.n	8005a5e <HAL_SPI_Transmit+0x52>
 8005a58:	88fb      	ldrh	r3, [r7, #6]
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d102      	bne.n	8005a64 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8005a5e:	2301      	movs	r3, #1
 8005a60:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005a62:	e10d      	b.n	8005c80 <HAL_SPI_Transmit+0x274>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	2203      	movs	r2, #3
 8005a68:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	2200      	movs	r2, #0
 8005a70:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	68ba      	ldr	r2, [r7, #8]
 8005a76:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	88fa      	ldrh	r2, [r7, #6]
 8005a7c:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	88fa      	ldrh	r2, [r7, #6]
 8005a82:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	2200      	movs	r2, #0
 8005a88:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	2200      	movs	r2, #0
 8005a8e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	2200      	movs	r2, #0
 8005a94:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	2200      	movs	r2, #0
 8005a9a:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	2200      	movs	r2, #0
 8005aa0:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	689b      	ldr	r3, [r3, #8]
 8005aa6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005aaa:	d10f      	bne.n	8005acc <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	681a      	ldr	r2, [r3, #0]
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005aba:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	681a      	ldr	r2, [r3, #0]
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005aca:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ad6:	2b40      	cmp	r3, #64	; 0x40
 8005ad8:	d007      	beq.n	8005aea <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	681a      	ldr	r2, [r3, #0]
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005ae8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	68db      	ldr	r3, [r3, #12]
 8005aee:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005af2:	d14f      	bne.n	8005b94 <HAL_SPI_Transmit+0x188>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	685b      	ldr	r3, [r3, #4]
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	d002      	beq.n	8005b02 <HAL_SPI_Transmit+0xf6>
 8005afc:	8afb      	ldrh	r3, [r7, #22]
 8005afe:	2b01      	cmp	r3, #1
 8005b00:	d142      	bne.n	8005b88 <HAL_SPI_Transmit+0x17c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b06:	881a      	ldrh	r2, [r3, #0]
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b12:	1c9a      	adds	r2, r3, #2
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005b1c:	b29b      	uxth	r3, r3
 8005b1e:	3b01      	subs	r3, #1
 8005b20:	b29a      	uxth	r2, r3
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005b26:	e02f      	b.n	8005b88 <HAL_SPI_Transmit+0x17c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	689b      	ldr	r3, [r3, #8]
 8005b2e:	f003 0302 	and.w	r3, r3, #2
 8005b32:	2b02      	cmp	r3, #2
 8005b34:	d112      	bne.n	8005b5c <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b3a:	881a      	ldrh	r2, [r3, #0]
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b46:	1c9a      	adds	r2, r3, #2
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005b50:	b29b      	uxth	r3, r3
 8005b52:	3b01      	subs	r3, #1
 8005b54:	b29a      	uxth	r2, r3
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	86da      	strh	r2, [r3, #54]	; 0x36
 8005b5a:	e015      	b.n	8005b88 <HAL_SPI_Transmit+0x17c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005b5c:	f7fc fcb2 	bl	80024c4 <HAL_GetTick>
 8005b60:	4602      	mov	r2, r0
 8005b62:	69bb      	ldr	r3, [r7, #24]
 8005b64:	1ad3      	subs	r3, r2, r3
 8005b66:	683a      	ldr	r2, [r7, #0]
 8005b68:	429a      	cmp	r2, r3
 8005b6a:	d803      	bhi.n	8005b74 <HAL_SPI_Transmit+0x168>
 8005b6c:	683b      	ldr	r3, [r7, #0]
 8005b6e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005b72:	d102      	bne.n	8005b7a <HAL_SPI_Transmit+0x16e>
 8005b74:	683b      	ldr	r3, [r7, #0]
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d106      	bne.n	8005b88 <HAL_SPI_Transmit+0x17c>
        {
          errorcode = HAL_TIMEOUT;
 8005b7a:	2303      	movs	r3, #3
 8005b7c:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	2201      	movs	r2, #1
 8005b82:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8005b86:	e07b      	b.n	8005c80 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005b8c:	b29b      	uxth	r3, r3
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d1ca      	bne.n	8005b28 <HAL_SPI_Transmit+0x11c>
 8005b92:	e050      	b.n	8005c36 <HAL_SPI_Transmit+0x22a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	685b      	ldr	r3, [r3, #4]
 8005b98:	2b00      	cmp	r3, #0
 8005b9a:	d002      	beq.n	8005ba2 <HAL_SPI_Transmit+0x196>
 8005b9c:	8afb      	ldrh	r3, [r7, #22]
 8005b9e:	2b01      	cmp	r3, #1
 8005ba0:	d144      	bne.n	8005c2c <HAL_SPI_Transmit+0x220>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	330c      	adds	r3, #12
 8005bac:	7812      	ldrb	r2, [r2, #0]
 8005bae:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bb4:	1c5a      	adds	r2, r3, #1
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005bbe:	b29b      	uxth	r3, r3
 8005bc0:	3b01      	subs	r3, #1
 8005bc2:	b29a      	uxth	r2, r3
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8005bc8:	e030      	b.n	8005c2c <HAL_SPI_Transmit+0x220>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	689b      	ldr	r3, [r3, #8]
 8005bd0:	f003 0302 	and.w	r3, r3, #2
 8005bd4:	2b02      	cmp	r3, #2
 8005bd6:	d113      	bne.n	8005c00 <HAL_SPI_Transmit+0x1f4>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	330c      	adds	r3, #12
 8005be2:	7812      	ldrb	r2, [r2, #0]
 8005be4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bea:	1c5a      	adds	r2, r3, #1
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005bf4:	b29b      	uxth	r3, r3
 8005bf6:	3b01      	subs	r3, #1
 8005bf8:	b29a      	uxth	r2, r3
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	86da      	strh	r2, [r3, #54]	; 0x36
 8005bfe:	e015      	b.n	8005c2c <HAL_SPI_Transmit+0x220>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005c00:	f7fc fc60 	bl	80024c4 <HAL_GetTick>
 8005c04:	4602      	mov	r2, r0
 8005c06:	69bb      	ldr	r3, [r7, #24]
 8005c08:	1ad3      	subs	r3, r2, r3
 8005c0a:	683a      	ldr	r2, [r7, #0]
 8005c0c:	429a      	cmp	r2, r3
 8005c0e:	d803      	bhi.n	8005c18 <HAL_SPI_Transmit+0x20c>
 8005c10:	683b      	ldr	r3, [r7, #0]
 8005c12:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005c16:	d102      	bne.n	8005c1e <HAL_SPI_Transmit+0x212>
 8005c18:	683b      	ldr	r3, [r7, #0]
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d106      	bne.n	8005c2c <HAL_SPI_Transmit+0x220>
        {
          errorcode = HAL_TIMEOUT;
 8005c1e:	2303      	movs	r3, #3
 8005c20:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	2201      	movs	r2, #1
 8005c26:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8005c2a:	e029      	b.n	8005c80 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005c30:	b29b      	uxth	r3, r3
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	d1c9      	bne.n	8005bca <HAL_SPI_Transmit+0x1be>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005c36:	69ba      	ldr	r2, [r7, #24]
 8005c38:	6839      	ldr	r1, [r7, #0]
 8005c3a:	68f8      	ldr	r0, [r7, #12]
 8005c3c:	f000 fa6e 	bl	800611c <SPI_EndRxTxTransaction>
 8005c40:	4603      	mov	r3, r0
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d002      	beq.n	8005c4c <HAL_SPI_Transmit+0x240>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	2220      	movs	r2, #32
 8005c4a:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	689b      	ldr	r3, [r3, #8]
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	d10a      	bne.n	8005c6a <HAL_SPI_Transmit+0x25e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005c54:	2300      	movs	r3, #0
 8005c56:	613b      	str	r3, [r7, #16]
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	68db      	ldr	r3, [r3, #12]
 8005c5e:	613b      	str	r3, [r7, #16]
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	689b      	ldr	r3, [r3, #8]
 8005c66:	613b      	str	r3, [r7, #16]
 8005c68:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	d002      	beq.n	8005c78 <HAL_SPI_Transmit+0x26c>
  {
    errorcode = HAL_ERROR;
 8005c72:	2301      	movs	r3, #1
 8005c74:	77fb      	strb	r3, [r7, #31]
 8005c76:	e003      	b.n	8005c80 <HAL_SPI_Transmit+0x274>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	2201      	movs	r2, #1
 8005c7c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	2200      	movs	r2, #0
 8005c84:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005c88:	7ffb      	ldrb	r3, [r7, #31]
}
 8005c8a:	4618      	mov	r0, r3
 8005c8c:	3720      	adds	r7, #32
 8005c8e:	46bd      	mov	sp, r7
 8005c90:	bd80      	pop	{r7, pc}

08005c92 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8005c92:	b580      	push	{r7, lr}
 8005c94:	b08c      	sub	sp, #48	; 0x30
 8005c96:	af00      	add	r7, sp, #0
 8005c98:	60f8      	str	r0, [r7, #12]
 8005c9a:	60b9      	str	r1, [r7, #8]
 8005c9c:	607a      	str	r2, [r7, #4]
 8005c9e:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005ca0:	2301      	movs	r3, #1
 8005ca2:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8005ca4:	2300      	movs	r3, #0
 8005ca6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005cb0:	2b01      	cmp	r3, #1
 8005cb2:	d101      	bne.n	8005cb8 <HAL_SPI_TransmitReceive+0x26>
 8005cb4:	2302      	movs	r3, #2
 8005cb6:	e198      	b.n	8005fea <HAL_SPI_TransmitReceive+0x358>
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	2201      	movs	r2, #1
 8005cbc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005cc0:	f7fc fc00 	bl	80024c4 <HAL_GetTick>
 8005cc4:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005ccc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	685b      	ldr	r3, [r3, #4]
 8005cd4:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8005cd6:	887b      	ldrh	r3, [r7, #2]
 8005cd8:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005cda:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005cde:	2b01      	cmp	r3, #1
 8005ce0:	d00f      	beq.n	8005d02 <HAL_SPI_TransmitReceive+0x70>
 8005ce2:	69fb      	ldr	r3, [r7, #28]
 8005ce4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005ce8:	d107      	bne.n	8005cfa <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	689b      	ldr	r3, [r3, #8]
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d103      	bne.n	8005cfa <HAL_SPI_TransmitReceive+0x68>
 8005cf2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005cf6:	2b04      	cmp	r3, #4
 8005cf8:	d003      	beq.n	8005d02 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8005cfa:	2302      	movs	r3, #2
 8005cfc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8005d00:	e16d      	b.n	8005fde <HAL_SPI_TransmitReceive+0x34c>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005d02:	68bb      	ldr	r3, [r7, #8]
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	d005      	beq.n	8005d14 <HAL_SPI_TransmitReceive+0x82>
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d002      	beq.n	8005d14 <HAL_SPI_TransmitReceive+0x82>
 8005d0e:	887b      	ldrh	r3, [r7, #2]
 8005d10:	2b00      	cmp	r3, #0
 8005d12:	d103      	bne.n	8005d1c <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8005d14:	2301      	movs	r3, #1
 8005d16:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8005d1a:	e160      	b.n	8005fde <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005d22:	b2db      	uxtb	r3, r3
 8005d24:	2b04      	cmp	r3, #4
 8005d26:	d003      	beq.n	8005d30 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	2205      	movs	r2, #5
 8005d2c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	2200      	movs	r2, #0
 8005d34:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	687a      	ldr	r2, [r7, #4]
 8005d3a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	887a      	ldrh	r2, [r7, #2]
 8005d40:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	887a      	ldrh	r2, [r7, #2]
 8005d46:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	68ba      	ldr	r2, [r7, #8]
 8005d4c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	887a      	ldrh	r2, [r7, #2]
 8005d52:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	887a      	ldrh	r2, [r7, #2]
 8005d58:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	2200      	movs	r2, #0
 8005d5e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	2200      	movs	r2, #0
 8005d64:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005d70:	2b40      	cmp	r3, #64	; 0x40
 8005d72:	d007      	beq.n	8005d84 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	681a      	ldr	r2, [r3, #0]
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005d82:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	68db      	ldr	r3, [r3, #12]
 8005d88:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005d8c:	d17c      	bne.n	8005e88 <HAL_SPI_TransmitReceive+0x1f6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	685b      	ldr	r3, [r3, #4]
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d002      	beq.n	8005d9c <HAL_SPI_TransmitReceive+0x10a>
 8005d96:	8b7b      	ldrh	r3, [r7, #26]
 8005d98:	2b01      	cmp	r3, #1
 8005d9a:	d16a      	bne.n	8005e72 <HAL_SPI_TransmitReceive+0x1e0>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005da0:	881a      	ldrh	r2, [r3, #0]
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005dac:	1c9a      	adds	r2, r3, #2
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005db6:	b29b      	uxth	r3, r3
 8005db8:	3b01      	subs	r3, #1
 8005dba:	b29a      	uxth	r2, r3
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005dc0:	e057      	b.n	8005e72 <HAL_SPI_TransmitReceive+0x1e0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	689b      	ldr	r3, [r3, #8]
 8005dc8:	f003 0302 	and.w	r3, r3, #2
 8005dcc:	2b02      	cmp	r3, #2
 8005dce:	d11b      	bne.n	8005e08 <HAL_SPI_TransmitReceive+0x176>
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005dd4:	b29b      	uxth	r3, r3
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d016      	beq.n	8005e08 <HAL_SPI_TransmitReceive+0x176>
 8005dda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ddc:	2b01      	cmp	r3, #1
 8005dde:	d113      	bne.n	8005e08 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005de4:	881a      	ldrh	r2, [r3, #0]
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005df0:	1c9a      	adds	r2, r3, #2
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005dfa:	b29b      	uxth	r3, r3
 8005dfc:	3b01      	subs	r3, #1
 8005dfe:	b29a      	uxth	r2, r3
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005e04:	2300      	movs	r3, #0
 8005e06:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	689b      	ldr	r3, [r3, #8]
 8005e0e:	f003 0301 	and.w	r3, r3, #1
 8005e12:	2b01      	cmp	r3, #1
 8005e14:	d119      	bne.n	8005e4a <HAL_SPI_TransmitReceive+0x1b8>
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005e1a:	b29b      	uxth	r3, r3
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	d014      	beq.n	8005e4a <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	68da      	ldr	r2, [r3, #12]
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e2a:	b292      	uxth	r2, r2
 8005e2c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e32:	1c9a      	adds	r2, r3, #2
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005e3c:	b29b      	uxth	r3, r3
 8005e3e:	3b01      	subs	r3, #1
 8005e40:	b29a      	uxth	r2, r3
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005e46:	2301      	movs	r3, #1
 8005e48:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005e4a:	f7fc fb3b 	bl	80024c4 <HAL_GetTick>
 8005e4e:	4602      	mov	r2, r0
 8005e50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e52:	1ad3      	subs	r3, r2, r3
 8005e54:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005e56:	429a      	cmp	r2, r3
 8005e58:	d80b      	bhi.n	8005e72 <HAL_SPI_TransmitReceive+0x1e0>
 8005e5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e5c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005e60:	d007      	beq.n	8005e72 <HAL_SPI_TransmitReceive+0x1e0>
      {
        errorcode = HAL_TIMEOUT;
 8005e62:	2303      	movs	r3, #3
 8005e64:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	2201      	movs	r2, #1
 8005e6c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 8005e70:	e0b5      	b.n	8005fde <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005e76:	b29b      	uxth	r3, r3
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	d1a2      	bne.n	8005dc2 <HAL_SPI_TransmitReceive+0x130>
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005e80:	b29b      	uxth	r3, r3
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d19d      	bne.n	8005dc2 <HAL_SPI_TransmitReceive+0x130>
 8005e86:	e080      	b.n	8005f8a <HAL_SPI_TransmitReceive+0x2f8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	685b      	ldr	r3, [r3, #4]
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d002      	beq.n	8005e96 <HAL_SPI_TransmitReceive+0x204>
 8005e90:	8b7b      	ldrh	r3, [r7, #26]
 8005e92:	2b01      	cmp	r3, #1
 8005e94:	d16f      	bne.n	8005f76 <HAL_SPI_TransmitReceive+0x2e4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	330c      	adds	r3, #12
 8005ea0:	7812      	ldrb	r2, [r2, #0]
 8005ea2:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ea8:	1c5a      	adds	r2, r3, #1
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005eb2:	b29b      	uxth	r3, r3
 8005eb4:	3b01      	subs	r3, #1
 8005eb6:	b29a      	uxth	r2, r3
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005ebc:	e05b      	b.n	8005f76 <HAL_SPI_TransmitReceive+0x2e4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	689b      	ldr	r3, [r3, #8]
 8005ec4:	f003 0302 	and.w	r3, r3, #2
 8005ec8:	2b02      	cmp	r3, #2
 8005eca:	d11c      	bne.n	8005f06 <HAL_SPI_TransmitReceive+0x274>
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005ed0:	b29b      	uxth	r3, r3
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d017      	beq.n	8005f06 <HAL_SPI_TransmitReceive+0x274>
 8005ed6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ed8:	2b01      	cmp	r3, #1
 8005eda:	d114      	bne.n	8005f06 <HAL_SPI_TransmitReceive+0x274>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	330c      	adds	r3, #12
 8005ee6:	7812      	ldrb	r2, [r2, #0]
 8005ee8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005eee:	1c5a      	adds	r2, r3, #1
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005ef8:	b29b      	uxth	r3, r3
 8005efa:	3b01      	subs	r3, #1
 8005efc:	b29a      	uxth	r2, r3
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005f02:	2300      	movs	r3, #0
 8005f04:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	689b      	ldr	r3, [r3, #8]
 8005f0c:	f003 0301 	and.w	r3, r3, #1
 8005f10:	2b01      	cmp	r3, #1
 8005f12:	d119      	bne.n	8005f48 <HAL_SPI_TransmitReceive+0x2b6>
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005f18:	b29b      	uxth	r3, r3
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d014      	beq.n	8005f48 <HAL_SPI_TransmitReceive+0x2b6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	68da      	ldr	r2, [r3, #12]
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f28:	b2d2      	uxtb	r2, r2
 8005f2a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f30:	1c5a      	adds	r2, r3, #1
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005f3a:	b29b      	uxth	r3, r3
 8005f3c:	3b01      	subs	r3, #1
 8005f3e:	b29a      	uxth	r2, r3
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005f44:	2301      	movs	r3, #1
 8005f46:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005f48:	f7fc fabc 	bl	80024c4 <HAL_GetTick>
 8005f4c:	4602      	mov	r2, r0
 8005f4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f50:	1ad3      	subs	r3, r2, r3
 8005f52:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005f54:	429a      	cmp	r2, r3
 8005f56:	d803      	bhi.n	8005f60 <HAL_SPI_TransmitReceive+0x2ce>
 8005f58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005f5a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005f5e:	d102      	bne.n	8005f66 <HAL_SPI_TransmitReceive+0x2d4>
 8005f60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d107      	bne.n	8005f76 <HAL_SPI_TransmitReceive+0x2e4>
      {
        errorcode = HAL_TIMEOUT;
 8005f66:	2303      	movs	r3, #3
 8005f68:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	2201      	movs	r2, #1
 8005f70:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 8005f74:	e033      	b.n	8005fde <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005f7a:	b29b      	uxth	r3, r3
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	d19e      	bne.n	8005ebe <HAL_SPI_TransmitReceive+0x22c>
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005f84:	b29b      	uxth	r3, r3
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	d199      	bne.n	8005ebe <HAL_SPI_TransmitReceive+0x22c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005f8a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005f8c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005f8e:	68f8      	ldr	r0, [r7, #12]
 8005f90:	f000 f8c4 	bl	800611c <SPI_EndRxTxTransaction>
 8005f94:	4603      	mov	r3, r0
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d006      	beq.n	8005fa8 <HAL_SPI_TransmitReceive+0x316>
  {
    errorcode = HAL_ERROR;
 8005f9a:	2301      	movs	r3, #1
 8005f9c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	2220      	movs	r2, #32
 8005fa4:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8005fa6:	e01a      	b.n	8005fde <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	689b      	ldr	r3, [r3, #8]
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d10a      	bne.n	8005fc6 <HAL_SPI_TransmitReceive+0x334>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005fb0:	2300      	movs	r3, #0
 8005fb2:	617b      	str	r3, [r7, #20]
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	68db      	ldr	r3, [r3, #12]
 8005fba:	617b      	str	r3, [r7, #20]
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	689b      	ldr	r3, [r3, #8]
 8005fc2:	617b      	str	r3, [r7, #20]
 8005fc4:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	d003      	beq.n	8005fd6 <HAL_SPI_TransmitReceive+0x344>
  {
    errorcode = HAL_ERROR;
 8005fce:	2301      	movs	r3, #1
 8005fd0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005fd4:	e003      	b.n	8005fde <HAL_SPI_TransmitReceive+0x34c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	2201      	movs	r2, #1
 8005fda:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }
  
error :
  __HAL_UNLOCK(hspi);
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	2200      	movs	r2, #0
 8005fe2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005fe6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8005fea:	4618      	mov	r0, r3
 8005fec:	3730      	adds	r7, #48	; 0x30
 8005fee:	46bd      	mov	sp, r7
 8005ff0:	bd80      	pop	{r7, pc}

08005ff2 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8005ff2:	b480      	push	{r7}
 8005ff4:	b083      	sub	sp, #12
 8005ff6:	af00      	add	r7, sp, #0
 8005ff8:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006000:	b2db      	uxtb	r3, r3
}
 8006002:	4618      	mov	r0, r3
 8006004:	370c      	adds	r7, #12
 8006006:	46bd      	mov	sp, r7
 8006008:	bc80      	pop	{r7}
 800600a:	4770      	bx	lr

0800600c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800600c:	b580      	push	{r7, lr}
 800600e:	b088      	sub	sp, #32
 8006010:	af00      	add	r7, sp, #0
 8006012:	60f8      	str	r0, [r7, #12]
 8006014:	60b9      	str	r1, [r7, #8]
 8006016:	603b      	str	r3, [r7, #0]
 8006018:	4613      	mov	r3, r2
 800601a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800601c:	f7fc fa52 	bl	80024c4 <HAL_GetTick>
 8006020:	4602      	mov	r2, r0
 8006022:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006024:	1a9b      	subs	r3, r3, r2
 8006026:	683a      	ldr	r2, [r7, #0]
 8006028:	4413      	add	r3, r2
 800602a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800602c:	f7fc fa4a 	bl	80024c4 <HAL_GetTick>
 8006030:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006032:	4b39      	ldr	r3, [pc, #228]	; (8006118 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	015b      	lsls	r3, r3, #5
 8006038:	0d1b      	lsrs	r3, r3, #20
 800603a:	69fa      	ldr	r2, [r7, #28]
 800603c:	fb02 f303 	mul.w	r3, r2, r3
 8006040:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006042:	e054      	b.n	80060ee <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006044:	683b      	ldr	r3, [r7, #0]
 8006046:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800604a:	d050      	beq.n	80060ee <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800604c:	f7fc fa3a 	bl	80024c4 <HAL_GetTick>
 8006050:	4602      	mov	r2, r0
 8006052:	69bb      	ldr	r3, [r7, #24]
 8006054:	1ad3      	subs	r3, r2, r3
 8006056:	69fa      	ldr	r2, [r7, #28]
 8006058:	429a      	cmp	r2, r3
 800605a:	d902      	bls.n	8006062 <SPI_WaitFlagStateUntilTimeout+0x56>
 800605c:	69fb      	ldr	r3, [r7, #28]
 800605e:	2b00      	cmp	r3, #0
 8006060:	d13d      	bne.n	80060de <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	685a      	ldr	r2, [r3, #4]
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006070:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	685b      	ldr	r3, [r3, #4]
 8006076:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800607a:	d111      	bne.n	80060a0 <SPI_WaitFlagStateUntilTimeout+0x94>
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	689b      	ldr	r3, [r3, #8]
 8006080:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006084:	d004      	beq.n	8006090 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	689b      	ldr	r3, [r3, #8]
 800608a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800608e:	d107      	bne.n	80060a0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	681a      	ldr	r2, [r3, #0]
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800609e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80060a4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80060a8:	d10f      	bne.n	80060ca <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	681a      	ldr	r2, [r3, #0]
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80060b8:	601a      	str	r2, [r3, #0]
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	681a      	ldr	r2, [r3, #0]
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80060c8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	2201      	movs	r2, #1
 80060ce:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	2200      	movs	r2, #0
 80060d6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80060da:	2303      	movs	r3, #3
 80060dc:	e017      	b.n	800610e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80060de:	697b      	ldr	r3, [r7, #20]
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	d101      	bne.n	80060e8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80060e4:	2300      	movs	r3, #0
 80060e6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80060e8:	697b      	ldr	r3, [r7, #20]
 80060ea:	3b01      	subs	r3, #1
 80060ec:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	689a      	ldr	r2, [r3, #8]
 80060f4:	68bb      	ldr	r3, [r7, #8]
 80060f6:	4013      	ands	r3, r2
 80060f8:	68ba      	ldr	r2, [r7, #8]
 80060fa:	429a      	cmp	r2, r3
 80060fc:	bf0c      	ite	eq
 80060fe:	2301      	moveq	r3, #1
 8006100:	2300      	movne	r3, #0
 8006102:	b2db      	uxtb	r3, r3
 8006104:	461a      	mov	r2, r3
 8006106:	79fb      	ldrb	r3, [r7, #7]
 8006108:	429a      	cmp	r2, r3
 800610a:	d19b      	bne.n	8006044 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800610c:	2300      	movs	r3, #0
}
 800610e:	4618      	mov	r0, r3
 8006110:	3720      	adds	r7, #32
 8006112:	46bd      	mov	sp, r7
 8006114:	bd80      	pop	{r7, pc}
 8006116:	bf00      	nop
 8006118:	20000018 	.word	0x20000018

0800611c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800611c:	b580      	push	{r7, lr}
 800611e:	b086      	sub	sp, #24
 8006120:	af02      	add	r7, sp, #8
 8006122:	60f8      	str	r0, [r7, #12]
 8006124:	60b9      	str	r1, [r7, #8]
 8006126:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	9300      	str	r3, [sp, #0]
 800612c:	68bb      	ldr	r3, [r7, #8]
 800612e:	2200      	movs	r2, #0
 8006130:	2180      	movs	r1, #128	; 0x80
 8006132:	68f8      	ldr	r0, [r7, #12]
 8006134:	f7ff ff6a 	bl	800600c <SPI_WaitFlagStateUntilTimeout>
 8006138:	4603      	mov	r3, r0
 800613a:	2b00      	cmp	r3, #0
 800613c:	d007      	beq.n	800614e <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006142:	f043 0220 	orr.w	r2, r3, #32
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 800614a:	2303      	movs	r3, #3
 800614c:	e000      	b.n	8006150 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 800614e:	2300      	movs	r3, #0
}
 8006150:	4618      	mov	r0, r3
 8006152:	3710      	adds	r7, #16
 8006154:	46bd      	mov	sp, r7
 8006156:	bd80      	pop	{r7, pc}

08006158 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006158:	b580      	push	{r7, lr}
 800615a:	b082      	sub	sp, #8
 800615c:	af00      	add	r7, sp, #0
 800615e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	2b00      	cmp	r3, #0
 8006164:	d101      	bne.n	800616a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006166:	2301      	movs	r3, #1
 8006168:	e041      	b.n	80061ee <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006170:	b2db      	uxtb	r3, r3
 8006172:	2b00      	cmp	r3, #0
 8006174:	d106      	bne.n	8006184 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	2200      	movs	r2, #0
 800617a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800617e:	6878      	ldr	r0, [r7, #4]
 8006180:	f7fc f83e 	bl	8002200 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	2202      	movs	r2, #2
 8006188:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	681a      	ldr	r2, [r3, #0]
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	3304      	adds	r3, #4
 8006194:	4619      	mov	r1, r3
 8006196:	4610      	mov	r0, r2
 8006198:	f000 fc30 	bl	80069fc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	2201      	movs	r2, #1
 80061a0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	2201      	movs	r2, #1
 80061a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	2201      	movs	r2, #1
 80061b0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	2201      	movs	r2, #1
 80061b8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	2201      	movs	r2, #1
 80061c0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	2201      	movs	r2, #1
 80061c8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	2201      	movs	r2, #1
 80061d0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	2201      	movs	r2, #1
 80061d8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	2201      	movs	r2, #1
 80061e0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	2201      	movs	r2, #1
 80061e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80061ec:	2300      	movs	r3, #0
}
 80061ee:	4618      	mov	r0, r3
 80061f0:	3708      	adds	r7, #8
 80061f2:	46bd      	mov	sp, r7
 80061f4:	bd80      	pop	{r7, pc}
	...

080061f8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80061f8:	b480      	push	{r7}
 80061fa:	b085      	sub	sp, #20
 80061fc:	af00      	add	r7, sp, #0
 80061fe:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006206:	b2db      	uxtb	r3, r3
 8006208:	2b01      	cmp	r3, #1
 800620a:	d001      	beq.n	8006210 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800620c:	2301      	movs	r3, #1
 800620e:	e03a      	b.n	8006286 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	2202      	movs	r2, #2
 8006214:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	68da      	ldr	r2, [r3, #12]
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	f042 0201 	orr.w	r2, r2, #1
 8006226:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	4a18      	ldr	r2, [pc, #96]	; (8006290 <HAL_TIM_Base_Start_IT+0x98>)
 800622e:	4293      	cmp	r3, r2
 8006230:	d00e      	beq.n	8006250 <HAL_TIM_Base_Start_IT+0x58>
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800623a:	d009      	beq.n	8006250 <HAL_TIM_Base_Start_IT+0x58>
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	4a14      	ldr	r2, [pc, #80]	; (8006294 <HAL_TIM_Base_Start_IT+0x9c>)
 8006242:	4293      	cmp	r3, r2
 8006244:	d004      	beq.n	8006250 <HAL_TIM_Base_Start_IT+0x58>
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	4a13      	ldr	r2, [pc, #76]	; (8006298 <HAL_TIM_Base_Start_IT+0xa0>)
 800624c:	4293      	cmp	r3, r2
 800624e:	d111      	bne.n	8006274 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	689b      	ldr	r3, [r3, #8]
 8006256:	f003 0307 	and.w	r3, r3, #7
 800625a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	2b06      	cmp	r3, #6
 8006260:	d010      	beq.n	8006284 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	681a      	ldr	r2, [r3, #0]
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	f042 0201 	orr.w	r2, r2, #1
 8006270:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006272:	e007      	b.n	8006284 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	681a      	ldr	r2, [r3, #0]
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	f042 0201 	orr.w	r2, r2, #1
 8006282:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006284:	2300      	movs	r3, #0
}
 8006286:	4618      	mov	r0, r3
 8006288:	3714      	adds	r7, #20
 800628a:	46bd      	mov	sp, r7
 800628c:	bc80      	pop	{r7}
 800628e:	4770      	bx	lr
 8006290:	40012c00 	.word	0x40012c00
 8006294:	40000400 	.word	0x40000400
 8006298:	40000800 	.word	0x40000800

0800629c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800629c:	b580      	push	{r7, lr}
 800629e:	b082      	sub	sp, #8
 80062a0:	af00      	add	r7, sp, #0
 80062a2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d101      	bne.n	80062ae <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80062aa:	2301      	movs	r3, #1
 80062ac:	e041      	b.n	8006332 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80062b4:	b2db      	uxtb	r3, r3
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d106      	bne.n	80062c8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	2200      	movs	r2, #0
 80062be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80062c2:	6878      	ldr	r0, [r7, #4]
 80062c4:	f000 f839 	bl	800633a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	2202      	movs	r2, #2
 80062cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	681a      	ldr	r2, [r3, #0]
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	3304      	adds	r3, #4
 80062d8:	4619      	mov	r1, r3
 80062da:	4610      	mov	r0, r2
 80062dc:	f000 fb8e 	bl	80069fc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	2201      	movs	r2, #1
 80062e4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	2201      	movs	r2, #1
 80062ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	2201      	movs	r2, #1
 80062f4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	2201      	movs	r2, #1
 80062fc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	2201      	movs	r2, #1
 8006304:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	2201      	movs	r2, #1
 800630c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	2201      	movs	r2, #1
 8006314:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	2201      	movs	r2, #1
 800631c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	2201      	movs	r2, #1
 8006324:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	2201      	movs	r2, #1
 800632c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006330:	2300      	movs	r3, #0
}
 8006332:	4618      	mov	r0, r3
 8006334:	3708      	adds	r7, #8
 8006336:	46bd      	mov	sp, r7
 8006338:	bd80      	pop	{r7, pc}

0800633a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800633a:	b480      	push	{r7}
 800633c:	b083      	sub	sp, #12
 800633e:	af00      	add	r7, sp, #0
 8006340:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006342:	bf00      	nop
 8006344:	370c      	adds	r7, #12
 8006346:	46bd      	mov	sp, r7
 8006348:	bc80      	pop	{r7}
 800634a:	4770      	bx	lr

0800634c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800634c:	b580      	push	{r7, lr}
 800634e:	b084      	sub	sp, #16
 8006350:	af00      	add	r7, sp, #0
 8006352:	6078      	str	r0, [r7, #4]
 8006354:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006356:	683b      	ldr	r3, [r7, #0]
 8006358:	2b00      	cmp	r3, #0
 800635a:	d109      	bne.n	8006370 <HAL_TIM_PWM_Start+0x24>
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006362:	b2db      	uxtb	r3, r3
 8006364:	2b01      	cmp	r3, #1
 8006366:	bf14      	ite	ne
 8006368:	2301      	movne	r3, #1
 800636a:	2300      	moveq	r3, #0
 800636c:	b2db      	uxtb	r3, r3
 800636e:	e022      	b.n	80063b6 <HAL_TIM_PWM_Start+0x6a>
 8006370:	683b      	ldr	r3, [r7, #0]
 8006372:	2b04      	cmp	r3, #4
 8006374:	d109      	bne.n	800638a <HAL_TIM_PWM_Start+0x3e>
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800637c:	b2db      	uxtb	r3, r3
 800637e:	2b01      	cmp	r3, #1
 8006380:	bf14      	ite	ne
 8006382:	2301      	movne	r3, #1
 8006384:	2300      	moveq	r3, #0
 8006386:	b2db      	uxtb	r3, r3
 8006388:	e015      	b.n	80063b6 <HAL_TIM_PWM_Start+0x6a>
 800638a:	683b      	ldr	r3, [r7, #0]
 800638c:	2b08      	cmp	r3, #8
 800638e:	d109      	bne.n	80063a4 <HAL_TIM_PWM_Start+0x58>
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006396:	b2db      	uxtb	r3, r3
 8006398:	2b01      	cmp	r3, #1
 800639a:	bf14      	ite	ne
 800639c:	2301      	movne	r3, #1
 800639e:	2300      	moveq	r3, #0
 80063a0:	b2db      	uxtb	r3, r3
 80063a2:	e008      	b.n	80063b6 <HAL_TIM_PWM_Start+0x6a>
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80063aa:	b2db      	uxtb	r3, r3
 80063ac:	2b01      	cmp	r3, #1
 80063ae:	bf14      	ite	ne
 80063b0:	2301      	movne	r3, #1
 80063b2:	2300      	moveq	r3, #0
 80063b4:	b2db      	uxtb	r3, r3
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d001      	beq.n	80063be <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80063ba:	2301      	movs	r3, #1
 80063bc:	e05e      	b.n	800647c <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80063be:	683b      	ldr	r3, [r7, #0]
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d104      	bne.n	80063ce <HAL_TIM_PWM_Start+0x82>
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	2202      	movs	r2, #2
 80063c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80063cc:	e013      	b.n	80063f6 <HAL_TIM_PWM_Start+0xaa>
 80063ce:	683b      	ldr	r3, [r7, #0]
 80063d0:	2b04      	cmp	r3, #4
 80063d2:	d104      	bne.n	80063de <HAL_TIM_PWM_Start+0x92>
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	2202      	movs	r2, #2
 80063d8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80063dc:	e00b      	b.n	80063f6 <HAL_TIM_PWM_Start+0xaa>
 80063de:	683b      	ldr	r3, [r7, #0]
 80063e0:	2b08      	cmp	r3, #8
 80063e2:	d104      	bne.n	80063ee <HAL_TIM_PWM_Start+0xa2>
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	2202      	movs	r2, #2
 80063e8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80063ec:	e003      	b.n	80063f6 <HAL_TIM_PWM_Start+0xaa>
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	2202      	movs	r2, #2
 80063f2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	2201      	movs	r2, #1
 80063fc:	6839      	ldr	r1, [r7, #0]
 80063fe:	4618      	mov	r0, r3
 8006400:	f000 fd7c 	bl	8006efc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	4a1e      	ldr	r2, [pc, #120]	; (8006484 <HAL_TIM_PWM_Start+0x138>)
 800640a:	4293      	cmp	r3, r2
 800640c:	d107      	bne.n	800641e <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800641c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	4a18      	ldr	r2, [pc, #96]	; (8006484 <HAL_TIM_PWM_Start+0x138>)
 8006424:	4293      	cmp	r3, r2
 8006426:	d00e      	beq.n	8006446 <HAL_TIM_PWM_Start+0xfa>
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006430:	d009      	beq.n	8006446 <HAL_TIM_PWM_Start+0xfa>
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	4a14      	ldr	r2, [pc, #80]	; (8006488 <HAL_TIM_PWM_Start+0x13c>)
 8006438:	4293      	cmp	r3, r2
 800643a:	d004      	beq.n	8006446 <HAL_TIM_PWM_Start+0xfa>
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	4a12      	ldr	r2, [pc, #72]	; (800648c <HAL_TIM_PWM_Start+0x140>)
 8006442:	4293      	cmp	r3, r2
 8006444:	d111      	bne.n	800646a <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	689b      	ldr	r3, [r3, #8]
 800644c:	f003 0307 	and.w	r3, r3, #7
 8006450:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	2b06      	cmp	r3, #6
 8006456:	d010      	beq.n	800647a <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	681a      	ldr	r2, [r3, #0]
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	f042 0201 	orr.w	r2, r2, #1
 8006466:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006468:	e007      	b.n	800647a <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	681a      	ldr	r2, [r3, #0]
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	f042 0201 	orr.w	r2, r2, #1
 8006478:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800647a:	2300      	movs	r3, #0
}
 800647c:	4618      	mov	r0, r3
 800647e:	3710      	adds	r7, #16
 8006480:	46bd      	mov	sp, r7
 8006482:	bd80      	pop	{r7, pc}
 8006484:	40012c00 	.word	0x40012c00
 8006488:	40000400 	.word	0x40000400
 800648c:	40000800 	.word	0x40000800

08006490 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006490:	b580      	push	{r7, lr}
 8006492:	b082      	sub	sp, #8
 8006494:	af00      	add	r7, sp, #0
 8006496:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	691b      	ldr	r3, [r3, #16]
 800649e:	f003 0302 	and.w	r3, r3, #2
 80064a2:	2b02      	cmp	r3, #2
 80064a4:	d122      	bne.n	80064ec <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	68db      	ldr	r3, [r3, #12]
 80064ac:	f003 0302 	and.w	r3, r3, #2
 80064b0:	2b02      	cmp	r3, #2
 80064b2:	d11b      	bne.n	80064ec <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	f06f 0202 	mvn.w	r2, #2
 80064bc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	2201      	movs	r2, #1
 80064c2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	699b      	ldr	r3, [r3, #24]
 80064ca:	f003 0303 	and.w	r3, r3, #3
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	d003      	beq.n	80064da <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80064d2:	6878      	ldr	r0, [r7, #4]
 80064d4:	f000 fa76 	bl	80069c4 <HAL_TIM_IC_CaptureCallback>
 80064d8:	e005      	b.n	80064e6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80064da:	6878      	ldr	r0, [r7, #4]
 80064dc:	f000 fa69 	bl	80069b2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80064e0:	6878      	ldr	r0, [r7, #4]
 80064e2:	f000 fa78 	bl	80069d6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	2200      	movs	r2, #0
 80064ea:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	691b      	ldr	r3, [r3, #16]
 80064f2:	f003 0304 	and.w	r3, r3, #4
 80064f6:	2b04      	cmp	r3, #4
 80064f8:	d122      	bne.n	8006540 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	68db      	ldr	r3, [r3, #12]
 8006500:	f003 0304 	and.w	r3, r3, #4
 8006504:	2b04      	cmp	r3, #4
 8006506:	d11b      	bne.n	8006540 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	f06f 0204 	mvn.w	r2, #4
 8006510:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	2202      	movs	r2, #2
 8006516:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	699b      	ldr	r3, [r3, #24]
 800651e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006522:	2b00      	cmp	r3, #0
 8006524:	d003      	beq.n	800652e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006526:	6878      	ldr	r0, [r7, #4]
 8006528:	f000 fa4c 	bl	80069c4 <HAL_TIM_IC_CaptureCallback>
 800652c:	e005      	b.n	800653a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800652e:	6878      	ldr	r0, [r7, #4]
 8006530:	f000 fa3f 	bl	80069b2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006534:	6878      	ldr	r0, [r7, #4]
 8006536:	f000 fa4e 	bl	80069d6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	2200      	movs	r2, #0
 800653e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	691b      	ldr	r3, [r3, #16]
 8006546:	f003 0308 	and.w	r3, r3, #8
 800654a:	2b08      	cmp	r3, #8
 800654c:	d122      	bne.n	8006594 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	68db      	ldr	r3, [r3, #12]
 8006554:	f003 0308 	and.w	r3, r3, #8
 8006558:	2b08      	cmp	r3, #8
 800655a:	d11b      	bne.n	8006594 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	f06f 0208 	mvn.w	r2, #8
 8006564:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	2204      	movs	r2, #4
 800656a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	69db      	ldr	r3, [r3, #28]
 8006572:	f003 0303 	and.w	r3, r3, #3
 8006576:	2b00      	cmp	r3, #0
 8006578:	d003      	beq.n	8006582 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800657a:	6878      	ldr	r0, [r7, #4]
 800657c:	f000 fa22 	bl	80069c4 <HAL_TIM_IC_CaptureCallback>
 8006580:	e005      	b.n	800658e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006582:	6878      	ldr	r0, [r7, #4]
 8006584:	f000 fa15 	bl	80069b2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006588:	6878      	ldr	r0, [r7, #4]
 800658a:	f000 fa24 	bl	80069d6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	2200      	movs	r2, #0
 8006592:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	691b      	ldr	r3, [r3, #16]
 800659a:	f003 0310 	and.w	r3, r3, #16
 800659e:	2b10      	cmp	r3, #16
 80065a0:	d122      	bne.n	80065e8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	68db      	ldr	r3, [r3, #12]
 80065a8:	f003 0310 	and.w	r3, r3, #16
 80065ac:	2b10      	cmp	r3, #16
 80065ae:	d11b      	bne.n	80065e8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	f06f 0210 	mvn.w	r2, #16
 80065b8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	2208      	movs	r2, #8
 80065be:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	69db      	ldr	r3, [r3, #28]
 80065c6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	d003      	beq.n	80065d6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80065ce:	6878      	ldr	r0, [r7, #4]
 80065d0:	f000 f9f8 	bl	80069c4 <HAL_TIM_IC_CaptureCallback>
 80065d4:	e005      	b.n	80065e2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80065d6:	6878      	ldr	r0, [r7, #4]
 80065d8:	f000 f9eb 	bl	80069b2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80065dc:	6878      	ldr	r0, [r7, #4]
 80065de:	f000 f9fa 	bl	80069d6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	2200      	movs	r2, #0
 80065e6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	691b      	ldr	r3, [r3, #16]
 80065ee:	f003 0301 	and.w	r3, r3, #1
 80065f2:	2b01      	cmp	r3, #1
 80065f4:	d10e      	bne.n	8006614 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	68db      	ldr	r3, [r3, #12]
 80065fc:	f003 0301 	and.w	r3, r3, #1
 8006600:	2b01      	cmp	r3, #1
 8006602:	d107      	bne.n	8006614 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	f06f 0201 	mvn.w	r2, #1
 800660c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800660e:	6878      	ldr	r0, [r7, #4]
 8006610:	f7fb f9aa 	bl	8001968 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	691b      	ldr	r3, [r3, #16]
 800661a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800661e:	2b80      	cmp	r3, #128	; 0x80
 8006620:	d10e      	bne.n	8006640 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	68db      	ldr	r3, [r3, #12]
 8006628:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800662c:	2b80      	cmp	r3, #128	; 0x80
 800662e:	d107      	bne.n	8006640 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006638:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800663a:	6878      	ldr	r0, [r7, #4]
 800663c:	f000 fd3a 	bl	80070b4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	691b      	ldr	r3, [r3, #16]
 8006646:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800664a:	2b40      	cmp	r3, #64	; 0x40
 800664c:	d10e      	bne.n	800666c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	68db      	ldr	r3, [r3, #12]
 8006654:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006658:	2b40      	cmp	r3, #64	; 0x40
 800665a:	d107      	bne.n	800666c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006664:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006666:	6878      	ldr	r0, [r7, #4]
 8006668:	f000 f9be 	bl	80069e8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	691b      	ldr	r3, [r3, #16]
 8006672:	f003 0320 	and.w	r3, r3, #32
 8006676:	2b20      	cmp	r3, #32
 8006678:	d10e      	bne.n	8006698 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	68db      	ldr	r3, [r3, #12]
 8006680:	f003 0320 	and.w	r3, r3, #32
 8006684:	2b20      	cmp	r3, #32
 8006686:	d107      	bne.n	8006698 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	f06f 0220 	mvn.w	r2, #32
 8006690:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006692:	6878      	ldr	r0, [r7, #4]
 8006694:	f000 fd05 	bl	80070a2 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006698:	bf00      	nop
 800669a:	3708      	adds	r7, #8
 800669c:	46bd      	mov	sp, r7
 800669e:	bd80      	pop	{r7, pc}

080066a0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80066a0:	b580      	push	{r7, lr}
 80066a2:	b086      	sub	sp, #24
 80066a4:	af00      	add	r7, sp, #0
 80066a6:	60f8      	str	r0, [r7, #12]
 80066a8:	60b9      	str	r1, [r7, #8]
 80066aa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80066ac:	2300      	movs	r3, #0
 80066ae:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80066b6:	2b01      	cmp	r3, #1
 80066b8:	d101      	bne.n	80066be <HAL_TIM_PWM_ConfigChannel+0x1e>
 80066ba:	2302      	movs	r3, #2
 80066bc:	e0ae      	b.n	800681c <HAL_TIM_PWM_ConfigChannel+0x17c>
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	2201      	movs	r2, #1
 80066c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	2b0c      	cmp	r3, #12
 80066ca:	f200 809f 	bhi.w	800680c <HAL_TIM_PWM_ConfigChannel+0x16c>
 80066ce:	a201      	add	r2, pc, #4	; (adr r2, 80066d4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80066d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80066d4:	08006709 	.word	0x08006709
 80066d8:	0800680d 	.word	0x0800680d
 80066dc:	0800680d 	.word	0x0800680d
 80066e0:	0800680d 	.word	0x0800680d
 80066e4:	08006749 	.word	0x08006749
 80066e8:	0800680d 	.word	0x0800680d
 80066ec:	0800680d 	.word	0x0800680d
 80066f0:	0800680d 	.word	0x0800680d
 80066f4:	0800678b 	.word	0x0800678b
 80066f8:	0800680d 	.word	0x0800680d
 80066fc:	0800680d 	.word	0x0800680d
 8006700:	0800680d 	.word	0x0800680d
 8006704:	080067cb 	.word	0x080067cb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	68b9      	ldr	r1, [r7, #8]
 800670e:	4618      	mov	r0, r3
 8006710:	f000 f9d6 	bl	8006ac0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	699a      	ldr	r2, [r3, #24]
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	f042 0208 	orr.w	r2, r2, #8
 8006722:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	699a      	ldr	r2, [r3, #24]
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	f022 0204 	bic.w	r2, r2, #4
 8006732:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	6999      	ldr	r1, [r3, #24]
 800673a:	68bb      	ldr	r3, [r7, #8]
 800673c:	691a      	ldr	r2, [r3, #16]
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	430a      	orrs	r2, r1
 8006744:	619a      	str	r2, [r3, #24]
      break;
 8006746:	e064      	b.n	8006812 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	68b9      	ldr	r1, [r7, #8]
 800674e:	4618      	mov	r0, r3
 8006750:	f000 fa1c 	bl	8006b8c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	699a      	ldr	r2, [r3, #24]
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006762:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	699a      	ldr	r2, [r3, #24]
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006772:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	6999      	ldr	r1, [r3, #24]
 800677a:	68bb      	ldr	r3, [r7, #8]
 800677c:	691b      	ldr	r3, [r3, #16]
 800677e:	021a      	lsls	r2, r3, #8
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	430a      	orrs	r2, r1
 8006786:	619a      	str	r2, [r3, #24]
      break;
 8006788:	e043      	b.n	8006812 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	68b9      	ldr	r1, [r7, #8]
 8006790:	4618      	mov	r0, r3
 8006792:	f000 fa65 	bl	8006c60 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	69da      	ldr	r2, [r3, #28]
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	f042 0208 	orr.w	r2, r2, #8
 80067a4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	69da      	ldr	r2, [r3, #28]
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	f022 0204 	bic.w	r2, r2, #4
 80067b4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	69d9      	ldr	r1, [r3, #28]
 80067bc:	68bb      	ldr	r3, [r7, #8]
 80067be:	691a      	ldr	r2, [r3, #16]
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	430a      	orrs	r2, r1
 80067c6:	61da      	str	r2, [r3, #28]
      break;
 80067c8:	e023      	b.n	8006812 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	68b9      	ldr	r1, [r7, #8]
 80067d0:	4618      	mov	r0, r3
 80067d2:	f000 faaf 	bl	8006d34 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	69da      	ldr	r2, [r3, #28]
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80067e4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	69da      	ldr	r2, [r3, #28]
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80067f4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	69d9      	ldr	r1, [r3, #28]
 80067fc:	68bb      	ldr	r3, [r7, #8]
 80067fe:	691b      	ldr	r3, [r3, #16]
 8006800:	021a      	lsls	r2, r3, #8
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	430a      	orrs	r2, r1
 8006808:	61da      	str	r2, [r3, #28]
      break;
 800680a:	e002      	b.n	8006812 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800680c:	2301      	movs	r3, #1
 800680e:	75fb      	strb	r3, [r7, #23]
      break;
 8006810:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	2200      	movs	r2, #0
 8006816:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800681a:	7dfb      	ldrb	r3, [r7, #23]
}
 800681c:	4618      	mov	r0, r3
 800681e:	3718      	adds	r7, #24
 8006820:	46bd      	mov	sp, r7
 8006822:	bd80      	pop	{r7, pc}

08006824 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006824:	b580      	push	{r7, lr}
 8006826:	b084      	sub	sp, #16
 8006828:	af00      	add	r7, sp, #0
 800682a:	6078      	str	r0, [r7, #4]
 800682c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800682e:	2300      	movs	r3, #0
 8006830:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006838:	2b01      	cmp	r3, #1
 800683a:	d101      	bne.n	8006840 <HAL_TIM_ConfigClockSource+0x1c>
 800683c:	2302      	movs	r3, #2
 800683e:	e0b4      	b.n	80069aa <HAL_TIM_ConfigClockSource+0x186>
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	2201      	movs	r2, #1
 8006844:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	2202      	movs	r2, #2
 800684c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	689b      	ldr	r3, [r3, #8]
 8006856:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006858:	68bb      	ldr	r3, [r7, #8]
 800685a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800685e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006860:	68bb      	ldr	r3, [r7, #8]
 8006862:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006866:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	68ba      	ldr	r2, [r7, #8]
 800686e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006870:	683b      	ldr	r3, [r7, #0]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006878:	d03e      	beq.n	80068f8 <HAL_TIM_ConfigClockSource+0xd4>
 800687a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800687e:	f200 8087 	bhi.w	8006990 <HAL_TIM_ConfigClockSource+0x16c>
 8006882:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006886:	f000 8086 	beq.w	8006996 <HAL_TIM_ConfigClockSource+0x172>
 800688a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800688e:	d87f      	bhi.n	8006990 <HAL_TIM_ConfigClockSource+0x16c>
 8006890:	2b70      	cmp	r3, #112	; 0x70
 8006892:	d01a      	beq.n	80068ca <HAL_TIM_ConfigClockSource+0xa6>
 8006894:	2b70      	cmp	r3, #112	; 0x70
 8006896:	d87b      	bhi.n	8006990 <HAL_TIM_ConfigClockSource+0x16c>
 8006898:	2b60      	cmp	r3, #96	; 0x60
 800689a:	d050      	beq.n	800693e <HAL_TIM_ConfigClockSource+0x11a>
 800689c:	2b60      	cmp	r3, #96	; 0x60
 800689e:	d877      	bhi.n	8006990 <HAL_TIM_ConfigClockSource+0x16c>
 80068a0:	2b50      	cmp	r3, #80	; 0x50
 80068a2:	d03c      	beq.n	800691e <HAL_TIM_ConfigClockSource+0xfa>
 80068a4:	2b50      	cmp	r3, #80	; 0x50
 80068a6:	d873      	bhi.n	8006990 <HAL_TIM_ConfigClockSource+0x16c>
 80068a8:	2b40      	cmp	r3, #64	; 0x40
 80068aa:	d058      	beq.n	800695e <HAL_TIM_ConfigClockSource+0x13a>
 80068ac:	2b40      	cmp	r3, #64	; 0x40
 80068ae:	d86f      	bhi.n	8006990 <HAL_TIM_ConfigClockSource+0x16c>
 80068b0:	2b30      	cmp	r3, #48	; 0x30
 80068b2:	d064      	beq.n	800697e <HAL_TIM_ConfigClockSource+0x15a>
 80068b4:	2b30      	cmp	r3, #48	; 0x30
 80068b6:	d86b      	bhi.n	8006990 <HAL_TIM_ConfigClockSource+0x16c>
 80068b8:	2b20      	cmp	r3, #32
 80068ba:	d060      	beq.n	800697e <HAL_TIM_ConfigClockSource+0x15a>
 80068bc:	2b20      	cmp	r3, #32
 80068be:	d867      	bhi.n	8006990 <HAL_TIM_ConfigClockSource+0x16c>
 80068c0:	2b00      	cmp	r3, #0
 80068c2:	d05c      	beq.n	800697e <HAL_TIM_ConfigClockSource+0x15a>
 80068c4:	2b10      	cmp	r3, #16
 80068c6:	d05a      	beq.n	800697e <HAL_TIM_ConfigClockSource+0x15a>
 80068c8:	e062      	b.n	8006990 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80068ce:	683b      	ldr	r3, [r7, #0]
 80068d0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80068d2:	683b      	ldr	r3, [r7, #0]
 80068d4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80068d6:	683b      	ldr	r3, [r7, #0]
 80068d8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80068da:	f000 faf0 	bl	8006ebe <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	689b      	ldr	r3, [r3, #8]
 80068e4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80068e6:	68bb      	ldr	r3, [r7, #8]
 80068e8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80068ec:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	68ba      	ldr	r2, [r7, #8]
 80068f4:	609a      	str	r2, [r3, #8]
      break;
 80068f6:	e04f      	b.n	8006998 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80068fc:	683b      	ldr	r3, [r7, #0]
 80068fe:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006900:	683b      	ldr	r3, [r7, #0]
 8006902:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006904:	683b      	ldr	r3, [r7, #0]
 8006906:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006908:	f000 fad9 	bl	8006ebe <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	689a      	ldr	r2, [r3, #8]
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800691a:	609a      	str	r2, [r3, #8]
      break;
 800691c:	e03c      	b.n	8006998 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006922:	683b      	ldr	r3, [r7, #0]
 8006924:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006926:	683b      	ldr	r3, [r7, #0]
 8006928:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800692a:	461a      	mov	r2, r3
 800692c:	f000 fa50 	bl	8006dd0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	2150      	movs	r1, #80	; 0x50
 8006936:	4618      	mov	r0, r3
 8006938:	f000 faa7 	bl	8006e8a <TIM_ITRx_SetConfig>
      break;
 800693c:	e02c      	b.n	8006998 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006942:	683b      	ldr	r3, [r7, #0]
 8006944:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006946:	683b      	ldr	r3, [r7, #0]
 8006948:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800694a:	461a      	mov	r2, r3
 800694c:	f000 fa6e 	bl	8006e2c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	2160      	movs	r1, #96	; 0x60
 8006956:	4618      	mov	r0, r3
 8006958:	f000 fa97 	bl	8006e8a <TIM_ITRx_SetConfig>
      break;
 800695c:	e01c      	b.n	8006998 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006962:	683b      	ldr	r3, [r7, #0]
 8006964:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006966:	683b      	ldr	r3, [r7, #0]
 8006968:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800696a:	461a      	mov	r2, r3
 800696c:	f000 fa30 	bl	8006dd0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	2140      	movs	r1, #64	; 0x40
 8006976:	4618      	mov	r0, r3
 8006978:	f000 fa87 	bl	8006e8a <TIM_ITRx_SetConfig>
      break;
 800697c:	e00c      	b.n	8006998 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	681a      	ldr	r2, [r3, #0]
 8006982:	683b      	ldr	r3, [r7, #0]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	4619      	mov	r1, r3
 8006988:	4610      	mov	r0, r2
 800698a:	f000 fa7e 	bl	8006e8a <TIM_ITRx_SetConfig>
      break;
 800698e:	e003      	b.n	8006998 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006990:	2301      	movs	r3, #1
 8006992:	73fb      	strb	r3, [r7, #15]
      break;
 8006994:	e000      	b.n	8006998 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006996:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	2201      	movs	r2, #1
 800699c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	2200      	movs	r2, #0
 80069a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80069a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80069aa:	4618      	mov	r0, r3
 80069ac:	3710      	adds	r7, #16
 80069ae:	46bd      	mov	sp, r7
 80069b0:	bd80      	pop	{r7, pc}

080069b2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80069b2:	b480      	push	{r7}
 80069b4:	b083      	sub	sp, #12
 80069b6:	af00      	add	r7, sp, #0
 80069b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80069ba:	bf00      	nop
 80069bc:	370c      	adds	r7, #12
 80069be:	46bd      	mov	sp, r7
 80069c0:	bc80      	pop	{r7}
 80069c2:	4770      	bx	lr

080069c4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80069c4:	b480      	push	{r7}
 80069c6:	b083      	sub	sp, #12
 80069c8:	af00      	add	r7, sp, #0
 80069ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80069cc:	bf00      	nop
 80069ce:	370c      	adds	r7, #12
 80069d0:	46bd      	mov	sp, r7
 80069d2:	bc80      	pop	{r7}
 80069d4:	4770      	bx	lr

080069d6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80069d6:	b480      	push	{r7}
 80069d8:	b083      	sub	sp, #12
 80069da:	af00      	add	r7, sp, #0
 80069dc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80069de:	bf00      	nop
 80069e0:	370c      	adds	r7, #12
 80069e2:	46bd      	mov	sp, r7
 80069e4:	bc80      	pop	{r7}
 80069e6:	4770      	bx	lr

080069e8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80069e8:	b480      	push	{r7}
 80069ea:	b083      	sub	sp, #12
 80069ec:	af00      	add	r7, sp, #0
 80069ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80069f0:	bf00      	nop
 80069f2:	370c      	adds	r7, #12
 80069f4:	46bd      	mov	sp, r7
 80069f6:	bc80      	pop	{r7}
 80069f8:	4770      	bx	lr
	...

080069fc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80069fc:	b480      	push	{r7}
 80069fe:	b085      	sub	sp, #20
 8006a00:	af00      	add	r7, sp, #0
 8006a02:	6078      	str	r0, [r7, #4]
 8006a04:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	4a29      	ldr	r2, [pc, #164]	; (8006ab4 <TIM_Base_SetConfig+0xb8>)
 8006a10:	4293      	cmp	r3, r2
 8006a12:	d00b      	beq.n	8006a2c <TIM_Base_SetConfig+0x30>
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006a1a:	d007      	beq.n	8006a2c <TIM_Base_SetConfig+0x30>
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	4a26      	ldr	r2, [pc, #152]	; (8006ab8 <TIM_Base_SetConfig+0xbc>)
 8006a20:	4293      	cmp	r3, r2
 8006a22:	d003      	beq.n	8006a2c <TIM_Base_SetConfig+0x30>
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	4a25      	ldr	r2, [pc, #148]	; (8006abc <TIM_Base_SetConfig+0xc0>)
 8006a28:	4293      	cmp	r3, r2
 8006a2a:	d108      	bne.n	8006a3e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006a32:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006a34:	683b      	ldr	r3, [r7, #0]
 8006a36:	685b      	ldr	r3, [r3, #4]
 8006a38:	68fa      	ldr	r2, [r7, #12]
 8006a3a:	4313      	orrs	r3, r2
 8006a3c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	4a1c      	ldr	r2, [pc, #112]	; (8006ab4 <TIM_Base_SetConfig+0xb8>)
 8006a42:	4293      	cmp	r3, r2
 8006a44:	d00b      	beq.n	8006a5e <TIM_Base_SetConfig+0x62>
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006a4c:	d007      	beq.n	8006a5e <TIM_Base_SetConfig+0x62>
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	4a19      	ldr	r2, [pc, #100]	; (8006ab8 <TIM_Base_SetConfig+0xbc>)
 8006a52:	4293      	cmp	r3, r2
 8006a54:	d003      	beq.n	8006a5e <TIM_Base_SetConfig+0x62>
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	4a18      	ldr	r2, [pc, #96]	; (8006abc <TIM_Base_SetConfig+0xc0>)
 8006a5a:	4293      	cmp	r3, r2
 8006a5c:	d108      	bne.n	8006a70 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006a64:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006a66:	683b      	ldr	r3, [r7, #0]
 8006a68:	68db      	ldr	r3, [r3, #12]
 8006a6a:	68fa      	ldr	r2, [r7, #12]
 8006a6c:	4313      	orrs	r3, r2
 8006a6e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006a76:	683b      	ldr	r3, [r7, #0]
 8006a78:	695b      	ldr	r3, [r3, #20]
 8006a7a:	4313      	orrs	r3, r2
 8006a7c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	68fa      	ldr	r2, [r7, #12]
 8006a82:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006a84:	683b      	ldr	r3, [r7, #0]
 8006a86:	689a      	ldr	r2, [r3, #8]
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006a8c:	683b      	ldr	r3, [r7, #0]
 8006a8e:	681a      	ldr	r2, [r3, #0]
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	4a07      	ldr	r2, [pc, #28]	; (8006ab4 <TIM_Base_SetConfig+0xb8>)
 8006a98:	4293      	cmp	r3, r2
 8006a9a:	d103      	bne.n	8006aa4 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006a9c:	683b      	ldr	r3, [r7, #0]
 8006a9e:	691a      	ldr	r2, [r3, #16]
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	2201      	movs	r2, #1
 8006aa8:	615a      	str	r2, [r3, #20]
}
 8006aaa:	bf00      	nop
 8006aac:	3714      	adds	r7, #20
 8006aae:	46bd      	mov	sp, r7
 8006ab0:	bc80      	pop	{r7}
 8006ab2:	4770      	bx	lr
 8006ab4:	40012c00 	.word	0x40012c00
 8006ab8:	40000400 	.word	0x40000400
 8006abc:	40000800 	.word	0x40000800

08006ac0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006ac0:	b480      	push	{r7}
 8006ac2:	b087      	sub	sp, #28
 8006ac4:	af00      	add	r7, sp, #0
 8006ac6:	6078      	str	r0, [r7, #4]
 8006ac8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	6a1b      	ldr	r3, [r3, #32]
 8006ace:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	6a1b      	ldr	r3, [r3, #32]
 8006ad4:	f023 0201 	bic.w	r2, r3, #1
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	685b      	ldr	r3, [r3, #4]
 8006ae0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	699b      	ldr	r3, [r3, #24]
 8006ae6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006aee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	f023 0303 	bic.w	r3, r3, #3
 8006af6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006af8:	683b      	ldr	r3, [r7, #0]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	68fa      	ldr	r2, [r7, #12]
 8006afe:	4313      	orrs	r3, r2
 8006b00:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006b02:	697b      	ldr	r3, [r7, #20]
 8006b04:	f023 0302 	bic.w	r3, r3, #2
 8006b08:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006b0a:	683b      	ldr	r3, [r7, #0]
 8006b0c:	689b      	ldr	r3, [r3, #8]
 8006b0e:	697a      	ldr	r2, [r7, #20]
 8006b10:	4313      	orrs	r3, r2
 8006b12:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	4a1c      	ldr	r2, [pc, #112]	; (8006b88 <TIM_OC1_SetConfig+0xc8>)
 8006b18:	4293      	cmp	r3, r2
 8006b1a:	d10c      	bne.n	8006b36 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006b1c:	697b      	ldr	r3, [r7, #20]
 8006b1e:	f023 0308 	bic.w	r3, r3, #8
 8006b22:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006b24:	683b      	ldr	r3, [r7, #0]
 8006b26:	68db      	ldr	r3, [r3, #12]
 8006b28:	697a      	ldr	r2, [r7, #20]
 8006b2a:	4313      	orrs	r3, r2
 8006b2c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006b2e:	697b      	ldr	r3, [r7, #20]
 8006b30:	f023 0304 	bic.w	r3, r3, #4
 8006b34:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	4a13      	ldr	r2, [pc, #76]	; (8006b88 <TIM_OC1_SetConfig+0xc8>)
 8006b3a:	4293      	cmp	r3, r2
 8006b3c:	d111      	bne.n	8006b62 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006b3e:	693b      	ldr	r3, [r7, #16]
 8006b40:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006b44:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006b46:	693b      	ldr	r3, [r7, #16]
 8006b48:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006b4c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006b4e:	683b      	ldr	r3, [r7, #0]
 8006b50:	695b      	ldr	r3, [r3, #20]
 8006b52:	693a      	ldr	r2, [r7, #16]
 8006b54:	4313      	orrs	r3, r2
 8006b56:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006b58:	683b      	ldr	r3, [r7, #0]
 8006b5a:	699b      	ldr	r3, [r3, #24]
 8006b5c:	693a      	ldr	r2, [r7, #16]
 8006b5e:	4313      	orrs	r3, r2
 8006b60:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	693a      	ldr	r2, [r7, #16]
 8006b66:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	68fa      	ldr	r2, [r7, #12]
 8006b6c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006b6e:	683b      	ldr	r3, [r7, #0]
 8006b70:	685a      	ldr	r2, [r3, #4]
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	697a      	ldr	r2, [r7, #20]
 8006b7a:	621a      	str	r2, [r3, #32]
}
 8006b7c:	bf00      	nop
 8006b7e:	371c      	adds	r7, #28
 8006b80:	46bd      	mov	sp, r7
 8006b82:	bc80      	pop	{r7}
 8006b84:	4770      	bx	lr
 8006b86:	bf00      	nop
 8006b88:	40012c00 	.word	0x40012c00

08006b8c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006b8c:	b480      	push	{r7}
 8006b8e:	b087      	sub	sp, #28
 8006b90:	af00      	add	r7, sp, #0
 8006b92:	6078      	str	r0, [r7, #4]
 8006b94:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	6a1b      	ldr	r3, [r3, #32]
 8006b9a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	6a1b      	ldr	r3, [r3, #32]
 8006ba0:	f023 0210 	bic.w	r2, r3, #16
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	685b      	ldr	r3, [r3, #4]
 8006bac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	699b      	ldr	r3, [r3, #24]
 8006bb2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006bba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006bc2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006bc4:	683b      	ldr	r3, [r7, #0]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	021b      	lsls	r3, r3, #8
 8006bca:	68fa      	ldr	r2, [r7, #12]
 8006bcc:	4313      	orrs	r3, r2
 8006bce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006bd0:	697b      	ldr	r3, [r7, #20]
 8006bd2:	f023 0320 	bic.w	r3, r3, #32
 8006bd6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006bd8:	683b      	ldr	r3, [r7, #0]
 8006bda:	689b      	ldr	r3, [r3, #8]
 8006bdc:	011b      	lsls	r3, r3, #4
 8006bde:	697a      	ldr	r2, [r7, #20]
 8006be0:	4313      	orrs	r3, r2
 8006be2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	4a1d      	ldr	r2, [pc, #116]	; (8006c5c <TIM_OC2_SetConfig+0xd0>)
 8006be8:	4293      	cmp	r3, r2
 8006bea:	d10d      	bne.n	8006c08 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006bec:	697b      	ldr	r3, [r7, #20]
 8006bee:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006bf2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006bf4:	683b      	ldr	r3, [r7, #0]
 8006bf6:	68db      	ldr	r3, [r3, #12]
 8006bf8:	011b      	lsls	r3, r3, #4
 8006bfa:	697a      	ldr	r2, [r7, #20]
 8006bfc:	4313      	orrs	r3, r2
 8006bfe:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006c00:	697b      	ldr	r3, [r7, #20]
 8006c02:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006c06:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	4a14      	ldr	r2, [pc, #80]	; (8006c5c <TIM_OC2_SetConfig+0xd0>)
 8006c0c:	4293      	cmp	r3, r2
 8006c0e:	d113      	bne.n	8006c38 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006c10:	693b      	ldr	r3, [r7, #16]
 8006c12:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006c16:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006c18:	693b      	ldr	r3, [r7, #16]
 8006c1a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006c1e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006c20:	683b      	ldr	r3, [r7, #0]
 8006c22:	695b      	ldr	r3, [r3, #20]
 8006c24:	009b      	lsls	r3, r3, #2
 8006c26:	693a      	ldr	r2, [r7, #16]
 8006c28:	4313      	orrs	r3, r2
 8006c2a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006c2c:	683b      	ldr	r3, [r7, #0]
 8006c2e:	699b      	ldr	r3, [r3, #24]
 8006c30:	009b      	lsls	r3, r3, #2
 8006c32:	693a      	ldr	r2, [r7, #16]
 8006c34:	4313      	orrs	r3, r2
 8006c36:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	693a      	ldr	r2, [r7, #16]
 8006c3c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	68fa      	ldr	r2, [r7, #12]
 8006c42:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006c44:	683b      	ldr	r3, [r7, #0]
 8006c46:	685a      	ldr	r2, [r3, #4]
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	697a      	ldr	r2, [r7, #20]
 8006c50:	621a      	str	r2, [r3, #32]
}
 8006c52:	bf00      	nop
 8006c54:	371c      	adds	r7, #28
 8006c56:	46bd      	mov	sp, r7
 8006c58:	bc80      	pop	{r7}
 8006c5a:	4770      	bx	lr
 8006c5c:	40012c00 	.word	0x40012c00

08006c60 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006c60:	b480      	push	{r7}
 8006c62:	b087      	sub	sp, #28
 8006c64:	af00      	add	r7, sp, #0
 8006c66:	6078      	str	r0, [r7, #4]
 8006c68:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	6a1b      	ldr	r3, [r3, #32]
 8006c6e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	6a1b      	ldr	r3, [r3, #32]
 8006c74:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	685b      	ldr	r3, [r3, #4]
 8006c80:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	69db      	ldr	r3, [r3, #28]
 8006c86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006c8e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	f023 0303 	bic.w	r3, r3, #3
 8006c96:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006c98:	683b      	ldr	r3, [r7, #0]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	68fa      	ldr	r2, [r7, #12]
 8006c9e:	4313      	orrs	r3, r2
 8006ca0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006ca2:	697b      	ldr	r3, [r7, #20]
 8006ca4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006ca8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006caa:	683b      	ldr	r3, [r7, #0]
 8006cac:	689b      	ldr	r3, [r3, #8]
 8006cae:	021b      	lsls	r3, r3, #8
 8006cb0:	697a      	ldr	r2, [r7, #20]
 8006cb2:	4313      	orrs	r3, r2
 8006cb4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	4a1d      	ldr	r2, [pc, #116]	; (8006d30 <TIM_OC3_SetConfig+0xd0>)
 8006cba:	4293      	cmp	r3, r2
 8006cbc:	d10d      	bne.n	8006cda <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006cbe:	697b      	ldr	r3, [r7, #20]
 8006cc0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006cc4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006cc6:	683b      	ldr	r3, [r7, #0]
 8006cc8:	68db      	ldr	r3, [r3, #12]
 8006cca:	021b      	lsls	r3, r3, #8
 8006ccc:	697a      	ldr	r2, [r7, #20]
 8006cce:	4313      	orrs	r3, r2
 8006cd0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006cd2:	697b      	ldr	r3, [r7, #20]
 8006cd4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006cd8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	4a14      	ldr	r2, [pc, #80]	; (8006d30 <TIM_OC3_SetConfig+0xd0>)
 8006cde:	4293      	cmp	r3, r2
 8006ce0:	d113      	bne.n	8006d0a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006ce2:	693b      	ldr	r3, [r7, #16]
 8006ce4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006ce8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006cea:	693b      	ldr	r3, [r7, #16]
 8006cec:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006cf0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006cf2:	683b      	ldr	r3, [r7, #0]
 8006cf4:	695b      	ldr	r3, [r3, #20]
 8006cf6:	011b      	lsls	r3, r3, #4
 8006cf8:	693a      	ldr	r2, [r7, #16]
 8006cfa:	4313      	orrs	r3, r2
 8006cfc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006cfe:	683b      	ldr	r3, [r7, #0]
 8006d00:	699b      	ldr	r3, [r3, #24]
 8006d02:	011b      	lsls	r3, r3, #4
 8006d04:	693a      	ldr	r2, [r7, #16]
 8006d06:	4313      	orrs	r3, r2
 8006d08:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	693a      	ldr	r2, [r7, #16]
 8006d0e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	68fa      	ldr	r2, [r7, #12]
 8006d14:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006d16:	683b      	ldr	r3, [r7, #0]
 8006d18:	685a      	ldr	r2, [r3, #4]
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	697a      	ldr	r2, [r7, #20]
 8006d22:	621a      	str	r2, [r3, #32]
}
 8006d24:	bf00      	nop
 8006d26:	371c      	adds	r7, #28
 8006d28:	46bd      	mov	sp, r7
 8006d2a:	bc80      	pop	{r7}
 8006d2c:	4770      	bx	lr
 8006d2e:	bf00      	nop
 8006d30:	40012c00 	.word	0x40012c00

08006d34 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006d34:	b480      	push	{r7}
 8006d36:	b087      	sub	sp, #28
 8006d38:	af00      	add	r7, sp, #0
 8006d3a:	6078      	str	r0, [r7, #4]
 8006d3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	6a1b      	ldr	r3, [r3, #32]
 8006d42:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	6a1b      	ldr	r3, [r3, #32]
 8006d48:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	685b      	ldr	r3, [r3, #4]
 8006d54:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	69db      	ldr	r3, [r3, #28]
 8006d5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006d62:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006d6a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006d6c:	683b      	ldr	r3, [r7, #0]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	021b      	lsls	r3, r3, #8
 8006d72:	68fa      	ldr	r2, [r7, #12]
 8006d74:	4313      	orrs	r3, r2
 8006d76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006d78:	693b      	ldr	r3, [r7, #16]
 8006d7a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006d7e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006d80:	683b      	ldr	r3, [r7, #0]
 8006d82:	689b      	ldr	r3, [r3, #8]
 8006d84:	031b      	lsls	r3, r3, #12
 8006d86:	693a      	ldr	r2, [r7, #16]
 8006d88:	4313      	orrs	r3, r2
 8006d8a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	4a0f      	ldr	r2, [pc, #60]	; (8006dcc <TIM_OC4_SetConfig+0x98>)
 8006d90:	4293      	cmp	r3, r2
 8006d92:	d109      	bne.n	8006da8 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006d94:	697b      	ldr	r3, [r7, #20]
 8006d96:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006d9a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006d9c:	683b      	ldr	r3, [r7, #0]
 8006d9e:	695b      	ldr	r3, [r3, #20]
 8006da0:	019b      	lsls	r3, r3, #6
 8006da2:	697a      	ldr	r2, [r7, #20]
 8006da4:	4313      	orrs	r3, r2
 8006da6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	697a      	ldr	r2, [r7, #20]
 8006dac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	68fa      	ldr	r2, [r7, #12]
 8006db2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006db4:	683b      	ldr	r3, [r7, #0]
 8006db6:	685a      	ldr	r2, [r3, #4]
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	693a      	ldr	r2, [r7, #16]
 8006dc0:	621a      	str	r2, [r3, #32]
}
 8006dc2:	bf00      	nop
 8006dc4:	371c      	adds	r7, #28
 8006dc6:	46bd      	mov	sp, r7
 8006dc8:	bc80      	pop	{r7}
 8006dca:	4770      	bx	lr
 8006dcc:	40012c00 	.word	0x40012c00

08006dd0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006dd0:	b480      	push	{r7}
 8006dd2:	b087      	sub	sp, #28
 8006dd4:	af00      	add	r7, sp, #0
 8006dd6:	60f8      	str	r0, [r7, #12]
 8006dd8:	60b9      	str	r1, [r7, #8]
 8006dda:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006ddc:	68fb      	ldr	r3, [r7, #12]
 8006dde:	6a1b      	ldr	r3, [r3, #32]
 8006de0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	6a1b      	ldr	r3, [r3, #32]
 8006de6:	f023 0201 	bic.w	r2, r3, #1
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	699b      	ldr	r3, [r3, #24]
 8006df2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006df4:	693b      	ldr	r3, [r7, #16]
 8006df6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006dfa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	011b      	lsls	r3, r3, #4
 8006e00:	693a      	ldr	r2, [r7, #16]
 8006e02:	4313      	orrs	r3, r2
 8006e04:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006e06:	697b      	ldr	r3, [r7, #20]
 8006e08:	f023 030a 	bic.w	r3, r3, #10
 8006e0c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006e0e:	697a      	ldr	r2, [r7, #20]
 8006e10:	68bb      	ldr	r3, [r7, #8]
 8006e12:	4313      	orrs	r3, r2
 8006e14:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	693a      	ldr	r2, [r7, #16]
 8006e1a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	697a      	ldr	r2, [r7, #20]
 8006e20:	621a      	str	r2, [r3, #32]
}
 8006e22:	bf00      	nop
 8006e24:	371c      	adds	r7, #28
 8006e26:	46bd      	mov	sp, r7
 8006e28:	bc80      	pop	{r7}
 8006e2a:	4770      	bx	lr

08006e2c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006e2c:	b480      	push	{r7}
 8006e2e:	b087      	sub	sp, #28
 8006e30:	af00      	add	r7, sp, #0
 8006e32:	60f8      	str	r0, [r7, #12]
 8006e34:	60b9      	str	r1, [r7, #8]
 8006e36:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	6a1b      	ldr	r3, [r3, #32]
 8006e3c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	6a1b      	ldr	r3, [r3, #32]
 8006e42:	f023 0210 	bic.w	r2, r3, #16
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	699b      	ldr	r3, [r3, #24]
 8006e4e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006e50:	693b      	ldr	r3, [r7, #16]
 8006e52:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006e56:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	031b      	lsls	r3, r3, #12
 8006e5c:	693a      	ldr	r2, [r7, #16]
 8006e5e:	4313      	orrs	r3, r2
 8006e60:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006e62:	697b      	ldr	r3, [r7, #20]
 8006e64:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006e68:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006e6a:	68bb      	ldr	r3, [r7, #8]
 8006e6c:	011b      	lsls	r3, r3, #4
 8006e6e:	697a      	ldr	r2, [r7, #20]
 8006e70:	4313      	orrs	r3, r2
 8006e72:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	693a      	ldr	r2, [r7, #16]
 8006e78:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	697a      	ldr	r2, [r7, #20]
 8006e7e:	621a      	str	r2, [r3, #32]
}
 8006e80:	bf00      	nop
 8006e82:	371c      	adds	r7, #28
 8006e84:	46bd      	mov	sp, r7
 8006e86:	bc80      	pop	{r7}
 8006e88:	4770      	bx	lr

08006e8a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006e8a:	b480      	push	{r7}
 8006e8c:	b085      	sub	sp, #20
 8006e8e:	af00      	add	r7, sp, #0
 8006e90:	6078      	str	r0, [r7, #4]
 8006e92:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	689b      	ldr	r3, [r3, #8]
 8006e98:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006ea0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006ea2:	683a      	ldr	r2, [r7, #0]
 8006ea4:	68fb      	ldr	r3, [r7, #12]
 8006ea6:	4313      	orrs	r3, r2
 8006ea8:	f043 0307 	orr.w	r3, r3, #7
 8006eac:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	68fa      	ldr	r2, [r7, #12]
 8006eb2:	609a      	str	r2, [r3, #8]
}
 8006eb4:	bf00      	nop
 8006eb6:	3714      	adds	r7, #20
 8006eb8:	46bd      	mov	sp, r7
 8006eba:	bc80      	pop	{r7}
 8006ebc:	4770      	bx	lr

08006ebe <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006ebe:	b480      	push	{r7}
 8006ec0:	b087      	sub	sp, #28
 8006ec2:	af00      	add	r7, sp, #0
 8006ec4:	60f8      	str	r0, [r7, #12]
 8006ec6:	60b9      	str	r1, [r7, #8]
 8006ec8:	607a      	str	r2, [r7, #4]
 8006eca:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	689b      	ldr	r3, [r3, #8]
 8006ed0:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006ed2:	697b      	ldr	r3, [r7, #20]
 8006ed4:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006ed8:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006eda:	683b      	ldr	r3, [r7, #0]
 8006edc:	021a      	lsls	r2, r3, #8
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	431a      	orrs	r2, r3
 8006ee2:	68bb      	ldr	r3, [r7, #8]
 8006ee4:	4313      	orrs	r3, r2
 8006ee6:	697a      	ldr	r2, [r7, #20]
 8006ee8:	4313      	orrs	r3, r2
 8006eea:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	697a      	ldr	r2, [r7, #20]
 8006ef0:	609a      	str	r2, [r3, #8]
}
 8006ef2:	bf00      	nop
 8006ef4:	371c      	adds	r7, #28
 8006ef6:	46bd      	mov	sp, r7
 8006ef8:	bc80      	pop	{r7}
 8006efa:	4770      	bx	lr

08006efc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006efc:	b480      	push	{r7}
 8006efe:	b087      	sub	sp, #28
 8006f00:	af00      	add	r7, sp, #0
 8006f02:	60f8      	str	r0, [r7, #12]
 8006f04:	60b9      	str	r1, [r7, #8]
 8006f06:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006f08:	68bb      	ldr	r3, [r7, #8]
 8006f0a:	f003 031f 	and.w	r3, r3, #31
 8006f0e:	2201      	movs	r2, #1
 8006f10:	fa02 f303 	lsl.w	r3, r2, r3
 8006f14:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006f16:	68fb      	ldr	r3, [r7, #12]
 8006f18:	6a1a      	ldr	r2, [r3, #32]
 8006f1a:	697b      	ldr	r3, [r7, #20]
 8006f1c:	43db      	mvns	r3, r3
 8006f1e:	401a      	ands	r2, r3
 8006f20:	68fb      	ldr	r3, [r7, #12]
 8006f22:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	6a1a      	ldr	r2, [r3, #32]
 8006f28:	68bb      	ldr	r3, [r7, #8]
 8006f2a:	f003 031f 	and.w	r3, r3, #31
 8006f2e:	6879      	ldr	r1, [r7, #4]
 8006f30:	fa01 f303 	lsl.w	r3, r1, r3
 8006f34:	431a      	orrs	r2, r3
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	621a      	str	r2, [r3, #32]
}
 8006f3a:	bf00      	nop
 8006f3c:	371c      	adds	r7, #28
 8006f3e:	46bd      	mov	sp, r7
 8006f40:	bc80      	pop	{r7}
 8006f42:	4770      	bx	lr

08006f44 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006f44:	b480      	push	{r7}
 8006f46:	b085      	sub	sp, #20
 8006f48:	af00      	add	r7, sp, #0
 8006f4a:	6078      	str	r0, [r7, #4]
 8006f4c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006f54:	2b01      	cmp	r3, #1
 8006f56:	d101      	bne.n	8006f5c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006f58:	2302      	movs	r3, #2
 8006f5a:	e046      	b.n	8006fea <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	2201      	movs	r2, #1
 8006f60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	2202      	movs	r2, #2
 8006f68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	685b      	ldr	r3, [r3, #4]
 8006f72:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	689b      	ldr	r3, [r3, #8]
 8006f7a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006f7c:	68fb      	ldr	r3, [r7, #12]
 8006f7e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006f82:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006f84:	683b      	ldr	r3, [r7, #0]
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	68fa      	ldr	r2, [r7, #12]
 8006f8a:	4313      	orrs	r3, r2
 8006f8c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	68fa      	ldr	r2, [r7, #12]
 8006f94:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	4a16      	ldr	r2, [pc, #88]	; (8006ff4 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8006f9c:	4293      	cmp	r3, r2
 8006f9e:	d00e      	beq.n	8006fbe <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006fa8:	d009      	beq.n	8006fbe <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	4a12      	ldr	r2, [pc, #72]	; (8006ff8 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8006fb0:	4293      	cmp	r3, r2
 8006fb2:	d004      	beq.n	8006fbe <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	4a10      	ldr	r2, [pc, #64]	; (8006ffc <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8006fba:	4293      	cmp	r3, r2
 8006fbc:	d10c      	bne.n	8006fd8 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006fbe:	68bb      	ldr	r3, [r7, #8]
 8006fc0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006fc4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006fc6:	683b      	ldr	r3, [r7, #0]
 8006fc8:	685b      	ldr	r3, [r3, #4]
 8006fca:	68ba      	ldr	r2, [r7, #8]
 8006fcc:	4313      	orrs	r3, r2
 8006fce:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	68ba      	ldr	r2, [r7, #8]
 8006fd6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	2201      	movs	r2, #1
 8006fdc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	2200      	movs	r2, #0
 8006fe4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006fe8:	2300      	movs	r3, #0
}
 8006fea:	4618      	mov	r0, r3
 8006fec:	3714      	adds	r7, #20
 8006fee:	46bd      	mov	sp, r7
 8006ff0:	bc80      	pop	{r7}
 8006ff2:	4770      	bx	lr
 8006ff4:	40012c00 	.word	0x40012c00
 8006ff8:	40000400 	.word	0x40000400
 8006ffc:	40000800 	.word	0x40000800

08007000 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8007000:	b480      	push	{r7}
 8007002:	b085      	sub	sp, #20
 8007004:	af00      	add	r7, sp, #0
 8007006:	6078      	str	r0, [r7, #4]
 8007008:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800700a:	2300      	movs	r3, #0
 800700c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007014:	2b01      	cmp	r3, #1
 8007016:	d101      	bne.n	800701c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8007018:	2302      	movs	r3, #2
 800701a:	e03d      	b.n	8007098 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	2201      	movs	r2, #1
 8007020:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8007024:	68fb      	ldr	r3, [r7, #12]
 8007026:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800702a:	683b      	ldr	r3, [r7, #0]
 800702c:	68db      	ldr	r3, [r3, #12]
 800702e:	4313      	orrs	r3, r2
 8007030:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8007032:	68fb      	ldr	r3, [r7, #12]
 8007034:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007038:	683b      	ldr	r3, [r7, #0]
 800703a:	689b      	ldr	r3, [r3, #8]
 800703c:	4313      	orrs	r3, r2
 800703e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8007046:	683b      	ldr	r3, [r7, #0]
 8007048:	685b      	ldr	r3, [r3, #4]
 800704a:	4313      	orrs	r3, r2
 800704c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8007054:	683b      	ldr	r3, [r7, #0]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	4313      	orrs	r3, r2
 800705a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007062:	683b      	ldr	r3, [r7, #0]
 8007064:	691b      	ldr	r3, [r3, #16]
 8007066:	4313      	orrs	r3, r2
 8007068:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8007070:	683b      	ldr	r3, [r7, #0]
 8007072:	695b      	ldr	r3, [r3, #20]
 8007074:	4313      	orrs	r3, r2
 8007076:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800707e:	683b      	ldr	r3, [r7, #0]
 8007080:	69db      	ldr	r3, [r3, #28]
 8007082:	4313      	orrs	r3, r2
 8007084:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	68fa      	ldr	r2, [r7, #12]
 800708c:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	2200      	movs	r2, #0
 8007092:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007096:	2300      	movs	r3, #0
}
 8007098:	4618      	mov	r0, r3
 800709a:	3714      	adds	r7, #20
 800709c:	46bd      	mov	sp, r7
 800709e:	bc80      	pop	{r7}
 80070a0:	4770      	bx	lr

080070a2 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80070a2:	b480      	push	{r7}
 80070a4:	b083      	sub	sp, #12
 80070a6:	af00      	add	r7, sp, #0
 80070a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80070aa:	bf00      	nop
 80070ac:	370c      	adds	r7, #12
 80070ae:	46bd      	mov	sp, r7
 80070b0:	bc80      	pop	{r7}
 80070b2:	4770      	bx	lr

080070b4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80070b4:	b480      	push	{r7}
 80070b6:	b083      	sub	sp, #12
 80070b8:	af00      	add	r7, sp, #0
 80070ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80070bc:	bf00      	nop
 80070be:	370c      	adds	r7, #12
 80070c0:	46bd      	mov	sp, r7
 80070c2:	bc80      	pop	{r7}
 80070c4:	4770      	bx	lr

080070c6 <USB_CoreInit>:
  * @param  cfg pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 80070c6:	b084      	sub	sp, #16
 80070c8:	b480      	push	{r7}
 80070ca:	b083      	sub	sp, #12
 80070cc:	af00      	add	r7, sp, #0
 80070ce:	6078      	str	r0, [r7, #4]
 80070d0:	f107 0014 	add.w	r0, r7, #20
 80070d4:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 80070d8:	2300      	movs	r3, #0
}
 80070da:	4618      	mov	r0, r3
 80070dc:	370c      	adds	r7, #12
 80070de:	46bd      	mov	sp, r7
 80070e0:	bc80      	pop	{r7}
 80070e2:	b004      	add	sp, #16
 80070e4:	4770      	bx	lr

080070e6 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 80070e6:	b480      	push	{r7}
 80070e8:	b085      	sub	sp, #20
 80070ea:	af00      	add	r7, sp, #0
 80070ec:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	2200      	movs	r2, #0
 80070f2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 80070f6:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 80070fa:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	b29a      	uxth	r2, r3
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8007106:	2300      	movs	r3, #0
}
 8007108:	4618      	mov	r0, r3
 800710a:	3714      	adds	r7, #20
 800710c:	46bd      	mov	sp, r7
 800710e:	bc80      	pop	{r7}
 8007110:	4770      	bx	lr

08007112 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8007112:	b480      	push	{r7}
 8007114:	b085      	sub	sp, #20
 8007116:	af00      	add	r7, sp, #0
 8007118:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800711a:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 800711e:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8007126:	b29a      	uxth	r2, r3
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	b29b      	uxth	r3, r3
 800712c:	43db      	mvns	r3, r3
 800712e:	b29b      	uxth	r3, r3
 8007130:	4013      	ands	r3, r2
 8007132:	b29a      	uxth	r2, r3
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800713a:	2300      	movs	r3, #0
}
 800713c:	4618      	mov	r0, r3
 800713e:	3714      	adds	r7, #20
 8007140:	46bd      	mov	sp, r7
 8007142:	bc80      	pop	{r7}
 8007144:	4770      	bx	lr

08007146 <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE Peripheral mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx, USB_ModeTypeDef mode)
{
 8007146:	b480      	push	{r7}
 8007148:	b083      	sub	sp, #12
 800714a:	af00      	add	r7, sp, #0
 800714c:	6078      	str	r0, [r7, #4]
 800714e:	460b      	mov	r3, r1
 8007150:	70fb      	strb	r3, [r7, #3]

  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8007152:	2300      	movs	r3, #0
}
 8007154:	4618      	mov	r0, r3
 8007156:	370c      	adds	r7, #12
 8007158:	46bd      	mov	sp, r7
 800715a:	bc80      	pop	{r7}
 800715c:	4770      	bx	lr

0800715e <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800715e:	b084      	sub	sp, #16
 8007160:	b480      	push	{r7}
 8007162:	b083      	sub	sp, #12
 8007164:	af00      	add	r7, sp, #0
 8007166:	6078      	str	r0, [r7, #4]
 8007168:	f107 0014 	add.w	r0, r7, #20
 800716c:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	2201      	movs	r2, #1
 8007174:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	2200      	movs	r2, #0
 800717c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	2200      	movs	r2, #0
 8007184:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	2200      	movs	r2, #0
 800718c:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 8007190:	2300      	movs	r3, #0
}
 8007192:	4618      	mov	r0, r3
 8007194:	370c      	adds	r7, #12
 8007196:	46bd      	mov	sp, r7
 8007198:	bc80      	pop	{r7}
 800719a:	b004      	add	sp, #16
 800719c:	4770      	bx	lr
	...

080071a0 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80071a0:	b480      	push	{r7}
 80071a2:	b09d      	sub	sp, #116	; 0x74
 80071a4:	af00      	add	r7, sp, #0
 80071a6:	6078      	str	r0, [r7, #4]
 80071a8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 80071aa:	2300      	movs	r3, #0
 80071ac:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 80071b0:	687a      	ldr	r2, [r7, #4]
 80071b2:	683b      	ldr	r3, [r7, #0]
 80071b4:	781b      	ldrb	r3, [r3, #0]
 80071b6:	009b      	lsls	r3, r3, #2
 80071b8:	4413      	add	r3, r2
 80071ba:	881b      	ldrh	r3, [r3, #0]
 80071bc:	b29b      	uxth	r3, r3
 80071be:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 80071c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80071c6:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c

  /* initialize Endpoint */
  switch (ep->type)
 80071ca:	683b      	ldr	r3, [r7, #0]
 80071cc:	78db      	ldrb	r3, [r3, #3]
 80071ce:	2b03      	cmp	r3, #3
 80071d0:	d81f      	bhi.n	8007212 <USB_ActivateEndpoint+0x72>
 80071d2:	a201      	add	r2, pc, #4	; (adr r2, 80071d8 <USB_ActivateEndpoint+0x38>)
 80071d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80071d8:	080071e9 	.word	0x080071e9
 80071dc:	08007205 	.word	0x08007205
 80071e0:	0800721b 	.word	0x0800721b
 80071e4:	080071f7 	.word	0x080071f7
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 80071e8:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 80071ec:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80071f0:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
      break;
 80071f4:	e012      	b.n	800721c <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 80071f6:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 80071fa:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 80071fe:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
      break;
 8007202:	e00b      	b.n	800721c <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8007204:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 8007208:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800720c:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
      break;
 8007210:	e004      	b.n	800721c <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 8007212:	2301      	movs	r3, #1
 8007214:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
      break;
 8007218:	e000      	b.n	800721c <USB_ActivateEndpoint+0x7c>
      break;
 800721a:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 800721c:	687a      	ldr	r2, [r7, #4]
 800721e:	683b      	ldr	r3, [r7, #0]
 8007220:	781b      	ldrb	r3, [r3, #0]
 8007222:	009b      	lsls	r3, r3, #2
 8007224:	441a      	add	r2, r3
 8007226:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 800722a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800722e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007232:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007236:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800723a:	b29b      	uxth	r3, r3
 800723c:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 800723e:	687a      	ldr	r2, [r7, #4]
 8007240:	683b      	ldr	r3, [r7, #0]
 8007242:	781b      	ldrb	r3, [r3, #0]
 8007244:	009b      	lsls	r3, r3, #2
 8007246:	4413      	add	r3, r2
 8007248:	881b      	ldrh	r3, [r3, #0]
 800724a:	b29b      	uxth	r3, r3
 800724c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007250:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007254:	b29a      	uxth	r2, r3
 8007256:	683b      	ldr	r3, [r7, #0]
 8007258:	781b      	ldrb	r3, [r3, #0]
 800725a:	b29b      	uxth	r3, r3
 800725c:	4313      	orrs	r3, r2
 800725e:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
 8007262:	687a      	ldr	r2, [r7, #4]
 8007264:	683b      	ldr	r3, [r7, #0]
 8007266:	781b      	ldrb	r3, [r3, #0]
 8007268:	009b      	lsls	r3, r3, #2
 800726a:	441a      	add	r2, r3
 800726c:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 8007270:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007274:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007278:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800727c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007280:	b29b      	uxth	r3, r3
 8007282:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 8007284:	683b      	ldr	r3, [r7, #0]
 8007286:	7b1b      	ldrb	r3, [r3, #12]
 8007288:	2b00      	cmp	r3, #0
 800728a:	f040 8178 	bne.w	800757e <USB_ActivateEndpoint+0x3de>
  {
    if (ep->is_in != 0U)
 800728e:	683b      	ldr	r3, [r7, #0]
 8007290:	785b      	ldrb	r3, [r3, #1]
 8007292:	2b00      	cmp	r3, #0
 8007294:	f000 8084 	beq.w	80073a0 <USB_ActivateEndpoint+0x200>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	61bb      	str	r3, [r7, #24]
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80072a2:	b29b      	uxth	r3, r3
 80072a4:	461a      	mov	r2, r3
 80072a6:	69bb      	ldr	r3, [r7, #24]
 80072a8:	4413      	add	r3, r2
 80072aa:	61bb      	str	r3, [r7, #24]
 80072ac:	683b      	ldr	r3, [r7, #0]
 80072ae:	781b      	ldrb	r3, [r3, #0]
 80072b0:	011a      	lsls	r2, r3, #4
 80072b2:	69bb      	ldr	r3, [r7, #24]
 80072b4:	4413      	add	r3, r2
 80072b6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80072ba:	617b      	str	r3, [r7, #20]
 80072bc:	683b      	ldr	r3, [r7, #0]
 80072be:	88db      	ldrh	r3, [r3, #6]
 80072c0:	085b      	lsrs	r3, r3, #1
 80072c2:	b29b      	uxth	r3, r3
 80072c4:	005b      	lsls	r3, r3, #1
 80072c6:	b29a      	uxth	r2, r3
 80072c8:	697b      	ldr	r3, [r7, #20]
 80072ca:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80072cc:	687a      	ldr	r2, [r7, #4]
 80072ce:	683b      	ldr	r3, [r7, #0]
 80072d0:	781b      	ldrb	r3, [r3, #0]
 80072d2:	009b      	lsls	r3, r3, #2
 80072d4:	4413      	add	r3, r2
 80072d6:	881b      	ldrh	r3, [r3, #0]
 80072d8:	827b      	strh	r3, [r7, #18]
 80072da:	8a7b      	ldrh	r3, [r7, #18]
 80072dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	d01b      	beq.n	800731c <USB_ActivateEndpoint+0x17c>
 80072e4:	687a      	ldr	r2, [r7, #4]
 80072e6:	683b      	ldr	r3, [r7, #0]
 80072e8:	781b      	ldrb	r3, [r3, #0]
 80072ea:	009b      	lsls	r3, r3, #2
 80072ec:	4413      	add	r3, r2
 80072ee:	881b      	ldrh	r3, [r3, #0]
 80072f0:	b29b      	uxth	r3, r3
 80072f2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80072f6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80072fa:	823b      	strh	r3, [r7, #16]
 80072fc:	687a      	ldr	r2, [r7, #4]
 80072fe:	683b      	ldr	r3, [r7, #0]
 8007300:	781b      	ldrb	r3, [r3, #0]
 8007302:	009b      	lsls	r3, r3, #2
 8007304:	441a      	add	r2, r3
 8007306:	8a3b      	ldrh	r3, [r7, #16]
 8007308:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800730c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007310:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007314:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8007318:	b29b      	uxth	r3, r3
 800731a:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800731c:	683b      	ldr	r3, [r7, #0]
 800731e:	78db      	ldrb	r3, [r3, #3]
 8007320:	2b01      	cmp	r3, #1
 8007322:	d020      	beq.n	8007366 <USB_ActivateEndpoint+0x1c6>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8007324:	687a      	ldr	r2, [r7, #4]
 8007326:	683b      	ldr	r3, [r7, #0]
 8007328:	781b      	ldrb	r3, [r3, #0]
 800732a:	009b      	lsls	r3, r3, #2
 800732c:	4413      	add	r3, r2
 800732e:	881b      	ldrh	r3, [r3, #0]
 8007330:	b29b      	uxth	r3, r3
 8007332:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007336:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800733a:	81bb      	strh	r3, [r7, #12]
 800733c:	89bb      	ldrh	r3, [r7, #12]
 800733e:	f083 0320 	eor.w	r3, r3, #32
 8007342:	81bb      	strh	r3, [r7, #12]
 8007344:	687a      	ldr	r2, [r7, #4]
 8007346:	683b      	ldr	r3, [r7, #0]
 8007348:	781b      	ldrb	r3, [r3, #0]
 800734a:	009b      	lsls	r3, r3, #2
 800734c:	441a      	add	r2, r3
 800734e:	89bb      	ldrh	r3, [r7, #12]
 8007350:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007354:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007358:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800735c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007360:	b29b      	uxth	r3, r3
 8007362:	8013      	strh	r3, [r2, #0]
 8007364:	e2d5      	b.n	8007912 <USB_ActivateEndpoint+0x772>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8007366:	687a      	ldr	r2, [r7, #4]
 8007368:	683b      	ldr	r3, [r7, #0]
 800736a:	781b      	ldrb	r3, [r3, #0]
 800736c:	009b      	lsls	r3, r3, #2
 800736e:	4413      	add	r3, r2
 8007370:	881b      	ldrh	r3, [r3, #0]
 8007372:	b29b      	uxth	r3, r3
 8007374:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007378:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800737c:	81fb      	strh	r3, [r7, #14]
 800737e:	687a      	ldr	r2, [r7, #4]
 8007380:	683b      	ldr	r3, [r7, #0]
 8007382:	781b      	ldrb	r3, [r3, #0]
 8007384:	009b      	lsls	r3, r3, #2
 8007386:	441a      	add	r2, r3
 8007388:	89fb      	ldrh	r3, [r7, #14]
 800738a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800738e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007392:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007396:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800739a:	b29b      	uxth	r3, r3
 800739c:	8013      	strh	r3, [r2, #0]
 800739e:	e2b8      	b.n	8007912 <USB_ActivateEndpoint+0x772>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	633b      	str	r3, [r7, #48]	; 0x30
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80073aa:	b29b      	uxth	r3, r3
 80073ac:	461a      	mov	r2, r3
 80073ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073b0:	4413      	add	r3, r2
 80073b2:	633b      	str	r3, [r7, #48]	; 0x30
 80073b4:	683b      	ldr	r3, [r7, #0]
 80073b6:	781b      	ldrb	r3, [r3, #0]
 80073b8:	011a      	lsls	r2, r3, #4
 80073ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073bc:	4413      	add	r3, r2
 80073be:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 80073c2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80073c4:	683b      	ldr	r3, [r7, #0]
 80073c6:	88db      	ldrh	r3, [r3, #6]
 80073c8:	085b      	lsrs	r3, r3, #1
 80073ca:	b29b      	uxth	r3, r3
 80073cc:	005b      	lsls	r3, r3, #1
 80073ce:	b29a      	uxth	r2, r3
 80073d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80073d2:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	62bb      	str	r3, [r7, #40]	; 0x28
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80073de:	b29b      	uxth	r3, r3
 80073e0:	461a      	mov	r2, r3
 80073e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80073e4:	4413      	add	r3, r2
 80073e6:	62bb      	str	r3, [r7, #40]	; 0x28
 80073e8:	683b      	ldr	r3, [r7, #0]
 80073ea:	781b      	ldrb	r3, [r3, #0]
 80073ec:	011a      	lsls	r2, r3, #4
 80073ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80073f0:	4413      	add	r3, r2
 80073f2:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80073f6:	627b      	str	r3, [r7, #36]	; 0x24
 80073f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073fa:	881b      	ldrh	r3, [r3, #0]
 80073fc:	b29b      	uxth	r3, r3
 80073fe:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007402:	b29a      	uxth	r2, r3
 8007404:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007406:	801a      	strh	r2, [r3, #0]
 8007408:	683b      	ldr	r3, [r7, #0]
 800740a:	691b      	ldr	r3, [r3, #16]
 800740c:	2b3e      	cmp	r3, #62	; 0x3e
 800740e:	d91d      	bls.n	800744c <USB_ActivateEndpoint+0x2ac>
 8007410:	683b      	ldr	r3, [r7, #0]
 8007412:	691b      	ldr	r3, [r3, #16]
 8007414:	095b      	lsrs	r3, r3, #5
 8007416:	66bb      	str	r3, [r7, #104]	; 0x68
 8007418:	683b      	ldr	r3, [r7, #0]
 800741a:	691b      	ldr	r3, [r3, #16]
 800741c:	f003 031f 	and.w	r3, r3, #31
 8007420:	2b00      	cmp	r3, #0
 8007422:	d102      	bne.n	800742a <USB_ActivateEndpoint+0x28a>
 8007424:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8007426:	3b01      	subs	r3, #1
 8007428:	66bb      	str	r3, [r7, #104]	; 0x68
 800742a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800742c:	881b      	ldrh	r3, [r3, #0]
 800742e:	b29a      	uxth	r2, r3
 8007430:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8007432:	b29b      	uxth	r3, r3
 8007434:	029b      	lsls	r3, r3, #10
 8007436:	b29b      	uxth	r3, r3
 8007438:	4313      	orrs	r3, r2
 800743a:	b29b      	uxth	r3, r3
 800743c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007440:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007444:	b29a      	uxth	r2, r3
 8007446:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007448:	801a      	strh	r2, [r3, #0]
 800744a:	e026      	b.n	800749a <USB_ActivateEndpoint+0x2fa>
 800744c:	683b      	ldr	r3, [r7, #0]
 800744e:	691b      	ldr	r3, [r3, #16]
 8007450:	2b00      	cmp	r3, #0
 8007452:	d10a      	bne.n	800746a <USB_ActivateEndpoint+0x2ca>
 8007454:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007456:	881b      	ldrh	r3, [r3, #0]
 8007458:	b29b      	uxth	r3, r3
 800745a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800745e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007462:	b29a      	uxth	r2, r3
 8007464:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007466:	801a      	strh	r2, [r3, #0]
 8007468:	e017      	b.n	800749a <USB_ActivateEndpoint+0x2fa>
 800746a:	683b      	ldr	r3, [r7, #0]
 800746c:	691b      	ldr	r3, [r3, #16]
 800746e:	085b      	lsrs	r3, r3, #1
 8007470:	66bb      	str	r3, [r7, #104]	; 0x68
 8007472:	683b      	ldr	r3, [r7, #0]
 8007474:	691b      	ldr	r3, [r3, #16]
 8007476:	f003 0301 	and.w	r3, r3, #1
 800747a:	2b00      	cmp	r3, #0
 800747c:	d002      	beq.n	8007484 <USB_ActivateEndpoint+0x2e4>
 800747e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8007480:	3301      	adds	r3, #1
 8007482:	66bb      	str	r3, [r7, #104]	; 0x68
 8007484:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007486:	881b      	ldrh	r3, [r3, #0]
 8007488:	b29a      	uxth	r2, r3
 800748a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800748c:	b29b      	uxth	r3, r3
 800748e:	029b      	lsls	r3, r3, #10
 8007490:	b29b      	uxth	r3, r3
 8007492:	4313      	orrs	r3, r2
 8007494:	b29a      	uxth	r2, r3
 8007496:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007498:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800749a:	687a      	ldr	r2, [r7, #4]
 800749c:	683b      	ldr	r3, [r7, #0]
 800749e:	781b      	ldrb	r3, [r3, #0]
 80074a0:	009b      	lsls	r3, r3, #2
 80074a2:	4413      	add	r3, r2
 80074a4:	881b      	ldrh	r3, [r3, #0]
 80074a6:	847b      	strh	r3, [r7, #34]	; 0x22
 80074a8:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80074aa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	d01b      	beq.n	80074ea <USB_ActivateEndpoint+0x34a>
 80074b2:	687a      	ldr	r2, [r7, #4]
 80074b4:	683b      	ldr	r3, [r7, #0]
 80074b6:	781b      	ldrb	r3, [r3, #0]
 80074b8:	009b      	lsls	r3, r3, #2
 80074ba:	4413      	add	r3, r2
 80074bc:	881b      	ldrh	r3, [r3, #0]
 80074be:	b29b      	uxth	r3, r3
 80074c0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80074c4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80074c8:	843b      	strh	r3, [r7, #32]
 80074ca:	687a      	ldr	r2, [r7, #4]
 80074cc:	683b      	ldr	r3, [r7, #0]
 80074ce:	781b      	ldrb	r3, [r3, #0]
 80074d0:	009b      	lsls	r3, r3, #2
 80074d2:	441a      	add	r2, r3
 80074d4:	8c3b      	ldrh	r3, [r7, #32]
 80074d6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80074da:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80074de:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80074e2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80074e6:	b29b      	uxth	r3, r3
 80074e8:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 80074ea:	683b      	ldr	r3, [r7, #0]
 80074ec:	781b      	ldrb	r3, [r3, #0]
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	d124      	bne.n	800753c <USB_ActivateEndpoint+0x39c>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80074f2:	687a      	ldr	r2, [r7, #4]
 80074f4:	683b      	ldr	r3, [r7, #0]
 80074f6:	781b      	ldrb	r3, [r3, #0]
 80074f8:	009b      	lsls	r3, r3, #2
 80074fa:	4413      	add	r3, r2
 80074fc:	881b      	ldrh	r3, [r3, #0]
 80074fe:	b29b      	uxth	r3, r3
 8007500:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007504:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007508:	83bb      	strh	r3, [r7, #28]
 800750a:	8bbb      	ldrh	r3, [r7, #28]
 800750c:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8007510:	83bb      	strh	r3, [r7, #28]
 8007512:	8bbb      	ldrh	r3, [r7, #28]
 8007514:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8007518:	83bb      	strh	r3, [r7, #28]
 800751a:	687a      	ldr	r2, [r7, #4]
 800751c:	683b      	ldr	r3, [r7, #0]
 800751e:	781b      	ldrb	r3, [r3, #0]
 8007520:	009b      	lsls	r3, r3, #2
 8007522:	441a      	add	r2, r3
 8007524:	8bbb      	ldrh	r3, [r7, #28]
 8007526:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800752a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800752e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007532:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007536:	b29b      	uxth	r3, r3
 8007538:	8013      	strh	r3, [r2, #0]
 800753a:	e1ea      	b.n	8007912 <USB_ActivateEndpoint+0x772>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 800753c:	687a      	ldr	r2, [r7, #4]
 800753e:	683b      	ldr	r3, [r7, #0]
 8007540:	781b      	ldrb	r3, [r3, #0]
 8007542:	009b      	lsls	r3, r3, #2
 8007544:	4413      	add	r3, r2
 8007546:	881b      	ldrh	r3, [r3, #0]
 8007548:	b29b      	uxth	r3, r3
 800754a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800754e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007552:	83fb      	strh	r3, [r7, #30]
 8007554:	8bfb      	ldrh	r3, [r7, #30]
 8007556:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800755a:	83fb      	strh	r3, [r7, #30]
 800755c:	687a      	ldr	r2, [r7, #4]
 800755e:	683b      	ldr	r3, [r7, #0]
 8007560:	781b      	ldrb	r3, [r3, #0]
 8007562:	009b      	lsls	r3, r3, #2
 8007564:	441a      	add	r2, r3
 8007566:	8bfb      	ldrh	r3, [r7, #30]
 8007568:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800756c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007570:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007574:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007578:	b29b      	uxth	r3, r3
 800757a:	8013      	strh	r3, [r2, #0]
 800757c:	e1c9      	b.n	8007912 <USB_ActivateEndpoint+0x772>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 800757e:	683b      	ldr	r3, [r7, #0]
 8007580:	78db      	ldrb	r3, [r3, #3]
 8007582:	2b02      	cmp	r3, #2
 8007584:	d11e      	bne.n	80075c4 <USB_ActivateEndpoint+0x424>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8007586:	687a      	ldr	r2, [r7, #4]
 8007588:	683b      	ldr	r3, [r7, #0]
 800758a:	781b      	ldrb	r3, [r3, #0]
 800758c:	009b      	lsls	r3, r3, #2
 800758e:	4413      	add	r3, r2
 8007590:	881b      	ldrh	r3, [r3, #0]
 8007592:	b29b      	uxth	r3, r3
 8007594:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007598:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800759c:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
 80075a0:	687a      	ldr	r2, [r7, #4]
 80075a2:	683b      	ldr	r3, [r7, #0]
 80075a4:	781b      	ldrb	r3, [r3, #0]
 80075a6:	009b      	lsls	r3, r3, #2
 80075a8:	441a      	add	r2, r3
 80075aa:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 80075ae:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80075b2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80075b6:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 80075ba:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80075be:	b29b      	uxth	r3, r3
 80075c0:	8013      	strh	r3, [r2, #0]
 80075c2:	e01d      	b.n	8007600 <USB_ActivateEndpoint+0x460>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 80075c4:	687a      	ldr	r2, [r7, #4]
 80075c6:	683b      	ldr	r3, [r7, #0]
 80075c8:	781b      	ldrb	r3, [r3, #0]
 80075ca:	009b      	lsls	r3, r3, #2
 80075cc:	4413      	add	r3, r2
 80075ce:	881b      	ldrh	r3, [r3, #0]
 80075d0:	b29b      	uxth	r3, r3
 80075d2:	f423 43e2 	bic.w	r3, r3, #28928	; 0x7100
 80075d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80075da:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
 80075de:	687a      	ldr	r2, [r7, #4]
 80075e0:	683b      	ldr	r3, [r7, #0]
 80075e2:	781b      	ldrb	r3, [r3, #0]
 80075e4:	009b      	lsls	r3, r3, #2
 80075e6:	441a      	add	r2, r3
 80075e8:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 80075ec:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80075f0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80075f4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80075f8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80075fc:	b29b      	uxth	r3, r3
 80075fe:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800760a:	b29b      	uxth	r3, r3
 800760c:	461a      	mov	r2, r3
 800760e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007610:	4413      	add	r3, r2
 8007612:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007614:	683b      	ldr	r3, [r7, #0]
 8007616:	781b      	ldrb	r3, [r3, #0]
 8007618:	011a      	lsls	r2, r3, #4
 800761a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800761c:	4413      	add	r3, r2
 800761e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007622:	65bb      	str	r3, [r7, #88]	; 0x58
 8007624:	683b      	ldr	r3, [r7, #0]
 8007626:	891b      	ldrh	r3, [r3, #8]
 8007628:	085b      	lsrs	r3, r3, #1
 800762a:	b29b      	uxth	r3, r3
 800762c:	005b      	lsls	r3, r3, #1
 800762e:	b29a      	uxth	r2, r3
 8007630:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007632:	801a      	strh	r2, [r3, #0]
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	657b      	str	r3, [r7, #84]	; 0x54
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800763e:	b29b      	uxth	r3, r3
 8007640:	461a      	mov	r2, r3
 8007642:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007644:	4413      	add	r3, r2
 8007646:	657b      	str	r3, [r7, #84]	; 0x54
 8007648:	683b      	ldr	r3, [r7, #0]
 800764a:	781b      	ldrb	r3, [r3, #0]
 800764c:	011a      	lsls	r2, r3, #4
 800764e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007650:	4413      	add	r3, r2
 8007652:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8007656:	653b      	str	r3, [r7, #80]	; 0x50
 8007658:	683b      	ldr	r3, [r7, #0]
 800765a:	895b      	ldrh	r3, [r3, #10]
 800765c:	085b      	lsrs	r3, r3, #1
 800765e:	b29b      	uxth	r3, r3
 8007660:	005b      	lsls	r3, r3, #1
 8007662:	b29a      	uxth	r2, r3
 8007664:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007666:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 8007668:	683b      	ldr	r3, [r7, #0]
 800766a:	785b      	ldrb	r3, [r3, #1]
 800766c:	2b00      	cmp	r3, #0
 800766e:	f040 8093 	bne.w	8007798 <USB_ActivateEndpoint+0x5f8>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007672:	687a      	ldr	r2, [r7, #4]
 8007674:	683b      	ldr	r3, [r7, #0]
 8007676:	781b      	ldrb	r3, [r3, #0]
 8007678:	009b      	lsls	r3, r3, #2
 800767a:	4413      	add	r3, r2
 800767c:	881b      	ldrh	r3, [r3, #0]
 800767e:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 8007682:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8007686:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800768a:	2b00      	cmp	r3, #0
 800768c:	d01b      	beq.n	80076c6 <USB_ActivateEndpoint+0x526>
 800768e:	687a      	ldr	r2, [r7, #4]
 8007690:	683b      	ldr	r3, [r7, #0]
 8007692:	781b      	ldrb	r3, [r3, #0]
 8007694:	009b      	lsls	r3, r3, #2
 8007696:	4413      	add	r3, r2
 8007698:	881b      	ldrh	r3, [r3, #0]
 800769a:	b29b      	uxth	r3, r3
 800769c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80076a0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80076a4:	87fb      	strh	r3, [r7, #62]	; 0x3e
 80076a6:	687a      	ldr	r2, [r7, #4]
 80076a8:	683b      	ldr	r3, [r7, #0]
 80076aa:	781b      	ldrb	r3, [r3, #0]
 80076ac:	009b      	lsls	r3, r3, #2
 80076ae:	441a      	add	r2, r3
 80076b0:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80076b2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80076b6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80076ba:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80076be:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80076c2:	b29b      	uxth	r3, r3
 80076c4:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80076c6:	687a      	ldr	r2, [r7, #4]
 80076c8:	683b      	ldr	r3, [r7, #0]
 80076ca:	781b      	ldrb	r3, [r3, #0]
 80076cc:	009b      	lsls	r3, r3, #2
 80076ce:	4413      	add	r3, r2
 80076d0:	881b      	ldrh	r3, [r3, #0]
 80076d2:	87bb      	strh	r3, [r7, #60]	; 0x3c
 80076d4:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80076d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80076da:	2b00      	cmp	r3, #0
 80076dc:	d01b      	beq.n	8007716 <USB_ActivateEndpoint+0x576>
 80076de:	687a      	ldr	r2, [r7, #4]
 80076e0:	683b      	ldr	r3, [r7, #0]
 80076e2:	781b      	ldrb	r3, [r3, #0]
 80076e4:	009b      	lsls	r3, r3, #2
 80076e6:	4413      	add	r3, r2
 80076e8:	881b      	ldrh	r3, [r3, #0]
 80076ea:	b29b      	uxth	r3, r3
 80076ec:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80076f0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80076f4:	877b      	strh	r3, [r7, #58]	; 0x3a
 80076f6:	687a      	ldr	r2, [r7, #4]
 80076f8:	683b      	ldr	r3, [r7, #0]
 80076fa:	781b      	ldrb	r3, [r3, #0]
 80076fc:	009b      	lsls	r3, r3, #2
 80076fe:	441a      	add	r2, r3
 8007700:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8007702:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007706:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800770a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800770e:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8007712:	b29b      	uxth	r3, r3
 8007714:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8007716:	687a      	ldr	r2, [r7, #4]
 8007718:	683b      	ldr	r3, [r7, #0]
 800771a:	781b      	ldrb	r3, [r3, #0]
 800771c:	009b      	lsls	r3, r3, #2
 800771e:	4413      	add	r3, r2
 8007720:	881b      	ldrh	r3, [r3, #0]
 8007722:	b29b      	uxth	r3, r3
 8007724:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007728:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800772c:	873b      	strh	r3, [r7, #56]	; 0x38
 800772e:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8007730:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8007734:	873b      	strh	r3, [r7, #56]	; 0x38
 8007736:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8007738:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800773c:	873b      	strh	r3, [r7, #56]	; 0x38
 800773e:	687a      	ldr	r2, [r7, #4]
 8007740:	683b      	ldr	r3, [r7, #0]
 8007742:	781b      	ldrb	r3, [r3, #0]
 8007744:	009b      	lsls	r3, r3, #2
 8007746:	441a      	add	r2, r3
 8007748:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800774a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800774e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007752:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007756:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800775a:	b29b      	uxth	r3, r3
 800775c:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800775e:	687a      	ldr	r2, [r7, #4]
 8007760:	683b      	ldr	r3, [r7, #0]
 8007762:	781b      	ldrb	r3, [r3, #0]
 8007764:	009b      	lsls	r3, r3, #2
 8007766:	4413      	add	r3, r2
 8007768:	881b      	ldrh	r3, [r3, #0]
 800776a:	b29b      	uxth	r3, r3
 800776c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007770:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007774:	86fb      	strh	r3, [r7, #54]	; 0x36
 8007776:	687a      	ldr	r2, [r7, #4]
 8007778:	683b      	ldr	r3, [r7, #0]
 800777a:	781b      	ldrb	r3, [r3, #0]
 800777c:	009b      	lsls	r3, r3, #2
 800777e:	441a      	add	r2, r3
 8007780:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8007782:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007786:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800778a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800778e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007792:	b29b      	uxth	r3, r3
 8007794:	8013      	strh	r3, [r2, #0]
 8007796:	e0bc      	b.n	8007912 <USB_ActivateEndpoint+0x772>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007798:	687a      	ldr	r2, [r7, #4]
 800779a:	683b      	ldr	r3, [r7, #0]
 800779c:	781b      	ldrb	r3, [r3, #0]
 800779e:	009b      	lsls	r3, r3, #2
 80077a0:	4413      	add	r3, r2
 80077a2:	881b      	ldrh	r3, [r3, #0]
 80077a4:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 80077a8:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80077ac:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80077b0:	2b00      	cmp	r3, #0
 80077b2:	d01d      	beq.n	80077f0 <USB_ActivateEndpoint+0x650>
 80077b4:	687a      	ldr	r2, [r7, #4]
 80077b6:	683b      	ldr	r3, [r7, #0]
 80077b8:	781b      	ldrb	r3, [r3, #0]
 80077ba:	009b      	lsls	r3, r3, #2
 80077bc:	4413      	add	r3, r2
 80077be:	881b      	ldrh	r3, [r3, #0]
 80077c0:	b29b      	uxth	r3, r3
 80077c2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80077c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80077ca:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
 80077ce:	687a      	ldr	r2, [r7, #4]
 80077d0:	683b      	ldr	r3, [r7, #0]
 80077d2:	781b      	ldrb	r3, [r3, #0]
 80077d4:	009b      	lsls	r3, r3, #2
 80077d6:	441a      	add	r2, r3
 80077d8:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 80077dc:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80077e0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80077e4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80077e8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80077ec:	b29b      	uxth	r3, r3
 80077ee:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80077f0:	687a      	ldr	r2, [r7, #4]
 80077f2:	683b      	ldr	r3, [r7, #0]
 80077f4:	781b      	ldrb	r3, [r3, #0]
 80077f6:	009b      	lsls	r3, r3, #2
 80077f8:	4413      	add	r3, r2
 80077fa:	881b      	ldrh	r3, [r3, #0]
 80077fc:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 8007800:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8007804:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007808:	2b00      	cmp	r3, #0
 800780a:	d01d      	beq.n	8007848 <USB_ActivateEndpoint+0x6a8>
 800780c:	687a      	ldr	r2, [r7, #4]
 800780e:	683b      	ldr	r3, [r7, #0]
 8007810:	781b      	ldrb	r3, [r3, #0]
 8007812:	009b      	lsls	r3, r3, #2
 8007814:	4413      	add	r3, r2
 8007816:	881b      	ldrh	r3, [r3, #0]
 8007818:	b29b      	uxth	r3, r3
 800781a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800781e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007822:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 8007826:	687a      	ldr	r2, [r7, #4]
 8007828:	683b      	ldr	r3, [r7, #0]
 800782a:	781b      	ldrb	r3, [r3, #0]
 800782c:	009b      	lsls	r3, r3, #2
 800782e:	441a      	add	r2, r3
 8007830:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8007834:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007838:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800783c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007840:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8007844:	b29b      	uxth	r3, r3
 8007846:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8007848:	683b      	ldr	r3, [r7, #0]
 800784a:	78db      	ldrb	r3, [r3, #3]
 800784c:	2b01      	cmp	r3, #1
 800784e:	d024      	beq.n	800789a <USB_ActivateEndpoint+0x6fa>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8007850:	687a      	ldr	r2, [r7, #4]
 8007852:	683b      	ldr	r3, [r7, #0]
 8007854:	781b      	ldrb	r3, [r3, #0]
 8007856:	009b      	lsls	r3, r3, #2
 8007858:	4413      	add	r3, r2
 800785a:	881b      	ldrh	r3, [r3, #0]
 800785c:	b29b      	uxth	r3, r3
 800785e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007862:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007866:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 800786a:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 800786e:	f083 0320 	eor.w	r3, r3, #32
 8007872:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 8007876:	687a      	ldr	r2, [r7, #4]
 8007878:	683b      	ldr	r3, [r7, #0]
 800787a:	781b      	ldrb	r3, [r3, #0]
 800787c:	009b      	lsls	r3, r3, #2
 800787e:	441a      	add	r2, r3
 8007880:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8007884:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007888:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800788c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007890:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007894:	b29b      	uxth	r3, r3
 8007896:	8013      	strh	r3, [r2, #0]
 8007898:	e01d      	b.n	80078d6 <USB_ActivateEndpoint+0x736>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800789a:	687a      	ldr	r2, [r7, #4]
 800789c:	683b      	ldr	r3, [r7, #0]
 800789e:	781b      	ldrb	r3, [r3, #0]
 80078a0:	009b      	lsls	r3, r3, #2
 80078a2:	4413      	add	r3, r2
 80078a4:	881b      	ldrh	r3, [r3, #0]
 80078a6:	b29b      	uxth	r3, r3
 80078a8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80078ac:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80078b0:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 80078b4:	687a      	ldr	r2, [r7, #4]
 80078b6:	683b      	ldr	r3, [r7, #0]
 80078b8:	781b      	ldrb	r3, [r3, #0]
 80078ba:	009b      	lsls	r3, r3, #2
 80078bc:	441a      	add	r2, r3
 80078be:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 80078c2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80078c6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80078ca:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80078ce:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80078d2:	b29b      	uxth	r3, r3
 80078d4:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80078d6:	687a      	ldr	r2, [r7, #4]
 80078d8:	683b      	ldr	r3, [r7, #0]
 80078da:	781b      	ldrb	r3, [r3, #0]
 80078dc:	009b      	lsls	r3, r3, #2
 80078de:	4413      	add	r3, r2
 80078e0:	881b      	ldrh	r3, [r3, #0]
 80078e2:	b29b      	uxth	r3, r3
 80078e4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80078e8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80078ec:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 80078f0:	687a      	ldr	r2, [r7, #4]
 80078f2:	683b      	ldr	r3, [r7, #0]
 80078f4:	781b      	ldrb	r3, [r3, #0]
 80078f6:	009b      	lsls	r3, r3, #2
 80078f8:	441a      	add	r2, r3
 80078fa:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80078fe:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007902:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007906:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800790a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800790e:	b29b      	uxth	r3, r3
 8007910:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 8007912:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
}
 8007916:	4618      	mov	r0, r3
 8007918:	3774      	adds	r7, #116	; 0x74
 800791a:	46bd      	mov	sp, r7
 800791c:	bc80      	pop	{r7}
 800791e:	4770      	bx	lr

08007920 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8007920:	b480      	push	{r7}
 8007922:	b08d      	sub	sp, #52	; 0x34
 8007924:	af00      	add	r7, sp, #0
 8007926:	6078      	str	r0, [r7, #4]
 8007928:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800792a:	683b      	ldr	r3, [r7, #0]
 800792c:	7b1b      	ldrb	r3, [r3, #12]
 800792e:	2b00      	cmp	r3, #0
 8007930:	f040 808e 	bne.w	8007a50 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 8007934:	683b      	ldr	r3, [r7, #0]
 8007936:	785b      	ldrb	r3, [r3, #1]
 8007938:	2b00      	cmp	r3, #0
 800793a:	d044      	beq.n	80079c6 <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800793c:	687a      	ldr	r2, [r7, #4]
 800793e:	683b      	ldr	r3, [r7, #0]
 8007940:	781b      	ldrb	r3, [r3, #0]
 8007942:	009b      	lsls	r3, r3, #2
 8007944:	4413      	add	r3, r2
 8007946:	881b      	ldrh	r3, [r3, #0]
 8007948:	81bb      	strh	r3, [r7, #12]
 800794a:	89bb      	ldrh	r3, [r7, #12]
 800794c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007950:	2b00      	cmp	r3, #0
 8007952:	d01b      	beq.n	800798c <USB_DeactivateEndpoint+0x6c>
 8007954:	687a      	ldr	r2, [r7, #4]
 8007956:	683b      	ldr	r3, [r7, #0]
 8007958:	781b      	ldrb	r3, [r3, #0]
 800795a:	009b      	lsls	r3, r3, #2
 800795c:	4413      	add	r3, r2
 800795e:	881b      	ldrh	r3, [r3, #0]
 8007960:	b29b      	uxth	r3, r3
 8007962:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007966:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800796a:	817b      	strh	r3, [r7, #10]
 800796c:	687a      	ldr	r2, [r7, #4]
 800796e:	683b      	ldr	r3, [r7, #0]
 8007970:	781b      	ldrb	r3, [r3, #0]
 8007972:	009b      	lsls	r3, r3, #2
 8007974:	441a      	add	r2, r3
 8007976:	897b      	ldrh	r3, [r7, #10]
 8007978:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800797c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007980:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007984:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8007988:	b29b      	uxth	r3, r3
 800798a:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800798c:	687a      	ldr	r2, [r7, #4]
 800798e:	683b      	ldr	r3, [r7, #0]
 8007990:	781b      	ldrb	r3, [r3, #0]
 8007992:	009b      	lsls	r3, r3, #2
 8007994:	4413      	add	r3, r2
 8007996:	881b      	ldrh	r3, [r3, #0]
 8007998:	b29b      	uxth	r3, r3
 800799a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800799e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80079a2:	813b      	strh	r3, [r7, #8]
 80079a4:	687a      	ldr	r2, [r7, #4]
 80079a6:	683b      	ldr	r3, [r7, #0]
 80079a8:	781b      	ldrb	r3, [r3, #0]
 80079aa:	009b      	lsls	r3, r3, #2
 80079ac:	441a      	add	r2, r3
 80079ae:	893b      	ldrh	r3, [r7, #8]
 80079b0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80079b4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80079b8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80079bc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80079c0:	b29b      	uxth	r3, r3
 80079c2:	8013      	strh	r3, [r2, #0]
 80079c4:	e192      	b.n	8007cec <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80079c6:	687a      	ldr	r2, [r7, #4]
 80079c8:	683b      	ldr	r3, [r7, #0]
 80079ca:	781b      	ldrb	r3, [r3, #0]
 80079cc:	009b      	lsls	r3, r3, #2
 80079ce:	4413      	add	r3, r2
 80079d0:	881b      	ldrh	r3, [r3, #0]
 80079d2:	827b      	strh	r3, [r7, #18]
 80079d4:	8a7b      	ldrh	r3, [r7, #18]
 80079d6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80079da:	2b00      	cmp	r3, #0
 80079dc:	d01b      	beq.n	8007a16 <USB_DeactivateEndpoint+0xf6>
 80079de:	687a      	ldr	r2, [r7, #4]
 80079e0:	683b      	ldr	r3, [r7, #0]
 80079e2:	781b      	ldrb	r3, [r3, #0]
 80079e4:	009b      	lsls	r3, r3, #2
 80079e6:	4413      	add	r3, r2
 80079e8:	881b      	ldrh	r3, [r3, #0]
 80079ea:	b29b      	uxth	r3, r3
 80079ec:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80079f0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80079f4:	823b      	strh	r3, [r7, #16]
 80079f6:	687a      	ldr	r2, [r7, #4]
 80079f8:	683b      	ldr	r3, [r7, #0]
 80079fa:	781b      	ldrb	r3, [r3, #0]
 80079fc:	009b      	lsls	r3, r3, #2
 80079fe:	441a      	add	r2, r3
 8007a00:	8a3b      	ldrh	r3, [r7, #16]
 8007a02:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007a06:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007a0a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8007a0e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007a12:	b29b      	uxth	r3, r3
 8007a14:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8007a16:	687a      	ldr	r2, [r7, #4]
 8007a18:	683b      	ldr	r3, [r7, #0]
 8007a1a:	781b      	ldrb	r3, [r3, #0]
 8007a1c:	009b      	lsls	r3, r3, #2
 8007a1e:	4413      	add	r3, r2
 8007a20:	881b      	ldrh	r3, [r3, #0]
 8007a22:	b29b      	uxth	r3, r3
 8007a24:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007a28:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007a2c:	81fb      	strh	r3, [r7, #14]
 8007a2e:	687a      	ldr	r2, [r7, #4]
 8007a30:	683b      	ldr	r3, [r7, #0]
 8007a32:	781b      	ldrb	r3, [r3, #0]
 8007a34:	009b      	lsls	r3, r3, #2
 8007a36:	441a      	add	r2, r3
 8007a38:	89fb      	ldrh	r3, [r7, #14]
 8007a3a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007a3e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007a42:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007a46:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007a4a:	b29b      	uxth	r3, r3
 8007a4c:	8013      	strh	r3, [r2, #0]
 8007a4e:	e14d      	b.n	8007cec <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 8007a50:	683b      	ldr	r3, [r7, #0]
 8007a52:	785b      	ldrb	r3, [r3, #1]
 8007a54:	2b00      	cmp	r3, #0
 8007a56:	f040 80a5 	bne.w	8007ba4 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007a5a:	687a      	ldr	r2, [r7, #4]
 8007a5c:	683b      	ldr	r3, [r7, #0]
 8007a5e:	781b      	ldrb	r3, [r3, #0]
 8007a60:	009b      	lsls	r3, r3, #2
 8007a62:	4413      	add	r3, r2
 8007a64:	881b      	ldrh	r3, [r3, #0]
 8007a66:	843b      	strh	r3, [r7, #32]
 8007a68:	8c3b      	ldrh	r3, [r7, #32]
 8007a6a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007a6e:	2b00      	cmp	r3, #0
 8007a70:	d01b      	beq.n	8007aaa <USB_DeactivateEndpoint+0x18a>
 8007a72:	687a      	ldr	r2, [r7, #4]
 8007a74:	683b      	ldr	r3, [r7, #0]
 8007a76:	781b      	ldrb	r3, [r3, #0]
 8007a78:	009b      	lsls	r3, r3, #2
 8007a7a:	4413      	add	r3, r2
 8007a7c:	881b      	ldrh	r3, [r3, #0]
 8007a7e:	b29b      	uxth	r3, r3
 8007a80:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007a84:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007a88:	83fb      	strh	r3, [r7, #30]
 8007a8a:	687a      	ldr	r2, [r7, #4]
 8007a8c:	683b      	ldr	r3, [r7, #0]
 8007a8e:	781b      	ldrb	r3, [r3, #0]
 8007a90:	009b      	lsls	r3, r3, #2
 8007a92:	441a      	add	r2, r3
 8007a94:	8bfb      	ldrh	r3, [r7, #30]
 8007a96:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007a9a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007a9e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8007aa2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007aa6:	b29b      	uxth	r3, r3
 8007aa8:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007aaa:	687a      	ldr	r2, [r7, #4]
 8007aac:	683b      	ldr	r3, [r7, #0]
 8007aae:	781b      	ldrb	r3, [r3, #0]
 8007ab0:	009b      	lsls	r3, r3, #2
 8007ab2:	4413      	add	r3, r2
 8007ab4:	881b      	ldrh	r3, [r3, #0]
 8007ab6:	83bb      	strh	r3, [r7, #28]
 8007ab8:	8bbb      	ldrh	r3, [r7, #28]
 8007aba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007abe:	2b00      	cmp	r3, #0
 8007ac0:	d01b      	beq.n	8007afa <USB_DeactivateEndpoint+0x1da>
 8007ac2:	687a      	ldr	r2, [r7, #4]
 8007ac4:	683b      	ldr	r3, [r7, #0]
 8007ac6:	781b      	ldrb	r3, [r3, #0]
 8007ac8:	009b      	lsls	r3, r3, #2
 8007aca:	4413      	add	r3, r2
 8007acc:	881b      	ldrh	r3, [r3, #0]
 8007ace:	b29b      	uxth	r3, r3
 8007ad0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007ad4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007ad8:	837b      	strh	r3, [r7, #26]
 8007ada:	687a      	ldr	r2, [r7, #4]
 8007adc:	683b      	ldr	r3, [r7, #0]
 8007ade:	781b      	ldrb	r3, [r3, #0]
 8007ae0:	009b      	lsls	r3, r3, #2
 8007ae2:	441a      	add	r2, r3
 8007ae4:	8b7b      	ldrh	r3, [r7, #26]
 8007ae6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007aea:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007aee:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007af2:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8007af6:	b29b      	uxth	r3, r3
 8007af8:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 8007afa:	687a      	ldr	r2, [r7, #4]
 8007afc:	683b      	ldr	r3, [r7, #0]
 8007afe:	781b      	ldrb	r3, [r3, #0]
 8007b00:	009b      	lsls	r3, r3, #2
 8007b02:	4413      	add	r3, r2
 8007b04:	881b      	ldrh	r3, [r3, #0]
 8007b06:	b29b      	uxth	r3, r3
 8007b08:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007b0c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007b10:	833b      	strh	r3, [r7, #24]
 8007b12:	687a      	ldr	r2, [r7, #4]
 8007b14:	683b      	ldr	r3, [r7, #0]
 8007b16:	781b      	ldrb	r3, [r3, #0]
 8007b18:	009b      	lsls	r3, r3, #2
 8007b1a:	441a      	add	r2, r3
 8007b1c:	8b3b      	ldrh	r3, [r7, #24]
 8007b1e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007b22:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007b26:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007b2a:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8007b2e:	b29b      	uxth	r3, r3
 8007b30:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8007b32:	687a      	ldr	r2, [r7, #4]
 8007b34:	683b      	ldr	r3, [r7, #0]
 8007b36:	781b      	ldrb	r3, [r3, #0]
 8007b38:	009b      	lsls	r3, r3, #2
 8007b3a:	4413      	add	r3, r2
 8007b3c:	881b      	ldrh	r3, [r3, #0]
 8007b3e:	b29b      	uxth	r3, r3
 8007b40:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007b44:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007b48:	82fb      	strh	r3, [r7, #22]
 8007b4a:	687a      	ldr	r2, [r7, #4]
 8007b4c:	683b      	ldr	r3, [r7, #0]
 8007b4e:	781b      	ldrb	r3, [r3, #0]
 8007b50:	009b      	lsls	r3, r3, #2
 8007b52:	441a      	add	r2, r3
 8007b54:	8afb      	ldrh	r3, [r7, #22]
 8007b56:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007b5a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007b5e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007b62:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007b66:	b29b      	uxth	r3, r3
 8007b68:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8007b6a:	687a      	ldr	r2, [r7, #4]
 8007b6c:	683b      	ldr	r3, [r7, #0]
 8007b6e:	781b      	ldrb	r3, [r3, #0]
 8007b70:	009b      	lsls	r3, r3, #2
 8007b72:	4413      	add	r3, r2
 8007b74:	881b      	ldrh	r3, [r3, #0]
 8007b76:	b29b      	uxth	r3, r3
 8007b78:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007b7c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007b80:	82bb      	strh	r3, [r7, #20]
 8007b82:	687a      	ldr	r2, [r7, #4]
 8007b84:	683b      	ldr	r3, [r7, #0]
 8007b86:	781b      	ldrb	r3, [r3, #0]
 8007b88:	009b      	lsls	r3, r3, #2
 8007b8a:	441a      	add	r2, r3
 8007b8c:	8abb      	ldrh	r3, [r7, #20]
 8007b8e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007b92:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007b96:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007b9a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007b9e:	b29b      	uxth	r3, r3
 8007ba0:	8013      	strh	r3, [r2, #0]
 8007ba2:	e0a3      	b.n	8007cec <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007ba4:	687a      	ldr	r2, [r7, #4]
 8007ba6:	683b      	ldr	r3, [r7, #0]
 8007ba8:	781b      	ldrb	r3, [r3, #0]
 8007baa:	009b      	lsls	r3, r3, #2
 8007bac:	4413      	add	r3, r2
 8007bae:	881b      	ldrh	r3, [r3, #0]
 8007bb0:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8007bb2:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8007bb4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007bb8:	2b00      	cmp	r3, #0
 8007bba:	d01b      	beq.n	8007bf4 <USB_DeactivateEndpoint+0x2d4>
 8007bbc:	687a      	ldr	r2, [r7, #4]
 8007bbe:	683b      	ldr	r3, [r7, #0]
 8007bc0:	781b      	ldrb	r3, [r3, #0]
 8007bc2:	009b      	lsls	r3, r3, #2
 8007bc4:	4413      	add	r3, r2
 8007bc6:	881b      	ldrh	r3, [r3, #0]
 8007bc8:	b29b      	uxth	r3, r3
 8007bca:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007bce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007bd2:	85bb      	strh	r3, [r7, #44]	; 0x2c
 8007bd4:	687a      	ldr	r2, [r7, #4]
 8007bd6:	683b      	ldr	r3, [r7, #0]
 8007bd8:	781b      	ldrb	r3, [r3, #0]
 8007bda:	009b      	lsls	r3, r3, #2
 8007bdc:	441a      	add	r2, r3
 8007bde:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8007be0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007be4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007be8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8007bec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007bf0:	b29b      	uxth	r3, r3
 8007bf2:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007bf4:	687a      	ldr	r2, [r7, #4]
 8007bf6:	683b      	ldr	r3, [r7, #0]
 8007bf8:	781b      	ldrb	r3, [r3, #0]
 8007bfa:	009b      	lsls	r3, r3, #2
 8007bfc:	4413      	add	r3, r2
 8007bfe:	881b      	ldrh	r3, [r3, #0]
 8007c00:	857b      	strh	r3, [r7, #42]	; 0x2a
 8007c02:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8007c04:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007c08:	2b00      	cmp	r3, #0
 8007c0a:	d01b      	beq.n	8007c44 <USB_DeactivateEndpoint+0x324>
 8007c0c:	687a      	ldr	r2, [r7, #4]
 8007c0e:	683b      	ldr	r3, [r7, #0]
 8007c10:	781b      	ldrb	r3, [r3, #0]
 8007c12:	009b      	lsls	r3, r3, #2
 8007c14:	4413      	add	r3, r2
 8007c16:	881b      	ldrh	r3, [r3, #0]
 8007c18:	b29b      	uxth	r3, r3
 8007c1a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007c1e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007c22:	853b      	strh	r3, [r7, #40]	; 0x28
 8007c24:	687a      	ldr	r2, [r7, #4]
 8007c26:	683b      	ldr	r3, [r7, #0]
 8007c28:	781b      	ldrb	r3, [r3, #0]
 8007c2a:	009b      	lsls	r3, r3, #2
 8007c2c:	441a      	add	r2, r3
 8007c2e:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8007c30:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007c34:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007c38:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007c3c:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8007c40:	b29b      	uxth	r3, r3
 8007c42:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8007c44:	687a      	ldr	r2, [r7, #4]
 8007c46:	683b      	ldr	r3, [r7, #0]
 8007c48:	781b      	ldrb	r3, [r3, #0]
 8007c4a:	009b      	lsls	r3, r3, #2
 8007c4c:	4413      	add	r3, r2
 8007c4e:	881b      	ldrh	r3, [r3, #0]
 8007c50:	b29b      	uxth	r3, r3
 8007c52:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007c56:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007c5a:	84fb      	strh	r3, [r7, #38]	; 0x26
 8007c5c:	687a      	ldr	r2, [r7, #4]
 8007c5e:	683b      	ldr	r3, [r7, #0]
 8007c60:	781b      	ldrb	r3, [r3, #0]
 8007c62:	009b      	lsls	r3, r3, #2
 8007c64:	441a      	add	r2, r3
 8007c66:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8007c68:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007c6c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007c70:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8007c74:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007c78:	b29b      	uxth	r3, r3
 8007c7a:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8007c7c:	687a      	ldr	r2, [r7, #4]
 8007c7e:	683b      	ldr	r3, [r7, #0]
 8007c80:	781b      	ldrb	r3, [r3, #0]
 8007c82:	009b      	lsls	r3, r3, #2
 8007c84:	4413      	add	r3, r2
 8007c86:	881b      	ldrh	r3, [r3, #0]
 8007c88:	b29b      	uxth	r3, r3
 8007c8a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007c8e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007c92:	84bb      	strh	r3, [r7, #36]	; 0x24
 8007c94:	687a      	ldr	r2, [r7, #4]
 8007c96:	683b      	ldr	r3, [r7, #0]
 8007c98:	781b      	ldrb	r3, [r3, #0]
 8007c9a:	009b      	lsls	r3, r3, #2
 8007c9c:	441a      	add	r2, r3
 8007c9e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007ca0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007ca4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007ca8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007cac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007cb0:	b29b      	uxth	r3, r3
 8007cb2:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8007cb4:	687a      	ldr	r2, [r7, #4]
 8007cb6:	683b      	ldr	r3, [r7, #0]
 8007cb8:	781b      	ldrb	r3, [r3, #0]
 8007cba:	009b      	lsls	r3, r3, #2
 8007cbc:	4413      	add	r3, r2
 8007cbe:	881b      	ldrh	r3, [r3, #0]
 8007cc0:	b29b      	uxth	r3, r3
 8007cc2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007cc6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007cca:	847b      	strh	r3, [r7, #34]	; 0x22
 8007ccc:	687a      	ldr	r2, [r7, #4]
 8007cce:	683b      	ldr	r3, [r7, #0]
 8007cd0:	781b      	ldrb	r3, [r3, #0]
 8007cd2:	009b      	lsls	r3, r3, #2
 8007cd4:	441a      	add	r2, r3
 8007cd6:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8007cd8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007cdc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007ce0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007ce4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007ce8:	b29b      	uxth	r3, r3
 8007cea:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8007cec:	2300      	movs	r3, #0
}
 8007cee:	4618      	mov	r0, r3
 8007cf0:	3734      	adds	r7, #52	; 0x34
 8007cf2:	46bd      	mov	sp, r7
 8007cf4:	bc80      	pop	{r7}
 8007cf6:	4770      	bx	lr

08007cf8 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8007cf8:	b580      	push	{r7, lr}
 8007cfa:	b0c2      	sub	sp, #264	; 0x108
 8007cfc:	af00      	add	r7, sp, #0
 8007cfe:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007d02:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8007d06:	6018      	str	r0, [r3, #0]
 8007d08:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007d0c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007d10:	6019      	str	r1, [r3, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 8007d12:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007d16:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	785b      	ldrb	r3, [r3, #1]
 8007d1e:	2b01      	cmp	r3, #1
 8007d20:	f040 86b7 	bne.w	8008a92 <USB_EPStartXfer+0xd9a>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 8007d24:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007d28:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	699a      	ldr	r2, [r3, #24]
 8007d30:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007d34:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	691b      	ldr	r3, [r3, #16]
 8007d3c:	429a      	cmp	r2, r3
 8007d3e:	d908      	bls.n	8007d52 <USB_EPStartXfer+0x5a>
    {
      len = ep->maxpacket;
 8007d40:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007d44:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	691b      	ldr	r3, [r3, #16]
 8007d4c:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8007d50:	e007      	b.n	8007d62 <USB_EPStartXfer+0x6a>
    }
    else
    {
      len = ep->xfer_len;
 8007d52:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007d56:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	699b      	ldr	r3, [r3, #24]
 8007d5e:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 8007d62:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007d66:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	7b1b      	ldrb	r3, [r3, #12]
 8007d6e:	2b00      	cmp	r3, #0
 8007d70:	d13a      	bne.n	8007de8 <USB_EPStartXfer+0xf0>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8007d72:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007d76:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	6959      	ldr	r1, [r3, #20]
 8007d7e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007d82:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	88da      	ldrh	r2, [r3, #6]
 8007d8a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007d8e:	b29b      	uxth	r3, r3
 8007d90:	f507 7084 	add.w	r0, r7, #264	; 0x108
 8007d94:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 8007d98:	6800      	ldr	r0, [r0, #0]
 8007d9a:	f001 fc9c 	bl	80096d6 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8007d9e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007da2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8007da6:	681b      	ldr	r3, [r3, #0]
 8007da8:	613b      	str	r3, [r7, #16]
 8007daa:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007dae:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007db8:	b29b      	uxth	r3, r3
 8007dba:	461a      	mov	r2, r3
 8007dbc:	693b      	ldr	r3, [r7, #16]
 8007dbe:	4413      	add	r3, r2
 8007dc0:	613b      	str	r3, [r7, #16]
 8007dc2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007dc6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007dca:	681b      	ldr	r3, [r3, #0]
 8007dcc:	781b      	ldrb	r3, [r3, #0]
 8007dce:	011a      	lsls	r2, r3, #4
 8007dd0:	693b      	ldr	r3, [r7, #16]
 8007dd2:	4413      	add	r3, r2
 8007dd4:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8007dd8:	60fb      	str	r3, [r7, #12]
 8007dda:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007dde:	b29a      	uxth	r2, r3
 8007de0:	68fb      	ldr	r3, [r7, #12]
 8007de2:	801a      	strh	r2, [r3, #0]
 8007de4:	f000 be1f 	b.w	8008a26 <USB_EPStartXfer+0xd2e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 8007de8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007dec:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	78db      	ldrb	r3, [r3, #3]
 8007df4:	2b02      	cmp	r3, #2
 8007df6:	f040 8462 	bne.w	80086be <USB_EPStartXfer+0x9c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 8007dfa:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007dfe:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	6a1a      	ldr	r2, [r3, #32]
 8007e06:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007e0a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	691b      	ldr	r3, [r3, #16]
 8007e12:	429a      	cmp	r2, r3
 8007e14:	f240 83df 	bls.w	80085d6 <USB_EPStartXfer+0x8de>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8007e18:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007e1c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8007e20:	681a      	ldr	r2, [r3, #0]
 8007e22:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007e26:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	781b      	ldrb	r3, [r3, #0]
 8007e2e:	009b      	lsls	r3, r3, #2
 8007e30:	4413      	add	r3, r2
 8007e32:	881b      	ldrh	r3, [r3, #0]
 8007e34:	b29b      	uxth	r3, r3
 8007e36:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007e3a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007e3e:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
 8007e42:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007e46:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8007e4a:	681a      	ldr	r2, [r3, #0]
 8007e4c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007e50:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007e54:	681b      	ldr	r3, [r3, #0]
 8007e56:	781b      	ldrb	r3, [r3, #0]
 8007e58:	009b      	lsls	r3, r3, #2
 8007e5a:	441a      	add	r2, r3
 8007e5c:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8007e60:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007e64:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007e68:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 8007e6c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007e70:	b29b      	uxth	r3, r3
 8007e72:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 8007e74:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007e78:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	6a1a      	ldr	r2, [r3, #32]
 8007e80:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007e84:	1ad2      	subs	r2, r2, r3
 8007e86:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007e8a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007e8e:	681b      	ldr	r3, [r3, #0]
 8007e90:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8007e92:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007e96:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8007e9a:	681a      	ldr	r2, [r3, #0]
 8007e9c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007ea0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	781b      	ldrb	r3, [r3, #0]
 8007ea8:	009b      	lsls	r3, r3, #2
 8007eaa:	4413      	add	r3, r2
 8007eac:	881b      	ldrh	r3, [r3, #0]
 8007eae:	b29b      	uxth	r3, r3
 8007eb0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007eb4:	2b00      	cmp	r3, #0
 8007eb6:	f000 81c7 	beq.w	8008248 <USB_EPStartXfer+0x550>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8007eba:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007ebe:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8007ec2:	681b      	ldr	r3, [r3, #0]
 8007ec4:	633b      	str	r3, [r7, #48]	; 0x30
 8007ec6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007eca:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007ece:	681b      	ldr	r3, [r3, #0]
 8007ed0:	785b      	ldrb	r3, [r3, #1]
 8007ed2:	2b00      	cmp	r3, #0
 8007ed4:	d177      	bne.n	8007fc6 <USB_EPStartXfer+0x2ce>
 8007ed6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007eda:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8007ede:	681b      	ldr	r3, [r3, #0]
 8007ee0:	62bb      	str	r3, [r7, #40]	; 0x28
 8007ee2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007ee6:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8007eea:	681b      	ldr	r3, [r3, #0]
 8007eec:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007ef0:	b29b      	uxth	r3, r3
 8007ef2:	461a      	mov	r2, r3
 8007ef4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007ef6:	4413      	add	r3, r2
 8007ef8:	62bb      	str	r3, [r7, #40]	; 0x28
 8007efa:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007efe:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	781b      	ldrb	r3, [r3, #0]
 8007f06:	011a      	lsls	r2, r3, #4
 8007f08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007f0a:	4413      	add	r3, r2
 8007f0c:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8007f10:	627b      	str	r3, [r7, #36]	; 0x24
 8007f12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f14:	881b      	ldrh	r3, [r3, #0]
 8007f16:	b29b      	uxth	r3, r3
 8007f18:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007f1c:	b29a      	uxth	r2, r3
 8007f1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f20:	801a      	strh	r2, [r3, #0]
 8007f22:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007f26:	2b3e      	cmp	r3, #62	; 0x3e
 8007f28:	d921      	bls.n	8007f6e <USB_EPStartXfer+0x276>
 8007f2a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007f2e:	095b      	lsrs	r3, r3, #5
 8007f30:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8007f34:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007f38:	f003 031f 	and.w	r3, r3, #31
 8007f3c:	2b00      	cmp	r3, #0
 8007f3e:	d104      	bne.n	8007f4a <USB_EPStartXfer+0x252>
 8007f40:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8007f44:	3b01      	subs	r3, #1
 8007f46:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8007f4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f4c:	881b      	ldrh	r3, [r3, #0]
 8007f4e:	b29a      	uxth	r2, r3
 8007f50:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8007f54:	b29b      	uxth	r3, r3
 8007f56:	029b      	lsls	r3, r3, #10
 8007f58:	b29b      	uxth	r3, r3
 8007f5a:	4313      	orrs	r3, r2
 8007f5c:	b29b      	uxth	r3, r3
 8007f5e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007f62:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007f66:	b29a      	uxth	r2, r3
 8007f68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f6a:	801a      	strh	r2, [r3, #0]
 8007f6c:	e050      	b.n	8008010 <USB_EPStartXfer+0x318>
 8007f6e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007f72:	2b00      	cmp	r3, #0
 8007f74:	d10a      	bne.n	8007f8c <USB_EPStartXfer+0x294>
 8007f76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f78:	881b      	ldrh	r3, [r3, #0]
 8007f7a:	b29b      	uxth	r3, r3
 8007f7c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007f80:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007f84:	b29a      	uxth	r2, r3
 8007f86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f88:	801a      	strh	r2, [r3, #0]
 8007f8a:	e041      	b.n	8008010 <USB_EPStartXfer+0x318>
 8007f8c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007f90:	085b      	lsrs	r3, r3, #1
 8007f92:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8007f96:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007f9a:	f003 0301 	and.w	r3, r3, #1
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	d004      	beq.n	8007fac <USB_EPStartXfer+0x2b4>
 8007fa2:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8007fa6:	3301      	adds	r3, #1
 8007fa8:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8007fac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fae:	881b      	ldrh	r3, [r3, #0]
 8007fb0:	b29a      	uxth	r2, r3
 8007fb2:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8007fb6:	b29b      	uxth	r3, r3
 8007fb8:	029b      	lsls	r3, r3, #10
 8007fba:	b29b      	uxth	r3, r3
 8007fbc:	4313      	orrs	r3, r2
 8007fbe:	b29a      	uxth	r2, r3
 8007fc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fc2:	801a      	strh	r2, [r3, #0]
 8007fc4:	e024      	b.n	8008010 <USB_EPStartXfer+0x318>
 8007fc6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007fca:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	785b      	ldrb	r3, [r3, #1]
 8007fd2:	2b01      	cmp	r3, #1
 8007fd4:	d11c      	bne.n	8008010 <USB_EPStartXfer+0x318>
 8007fd6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007fda:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007fe4:	b29b      	uxth	r3, r3
 8007fe6:	461a      	mov	r2, r3
 8007fe8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007fea:	4413      	add	r3, r2
 8007fec:	633b      	str	r3, [r7, #48]	; 0x30
 8007fee:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007ff2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007ff6:	681b      	ldr	r3, [r3, #0]
 8007ff8:	781b      	ldrb	r3, [r3, #0]
 8007ffa:	011a      	lsls	r2, r3, #4
 8007ffc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ffe:	4413      	add	r3, r2
 8008000:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8008004:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008006:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800800a:	b29a      	uxth	r2, r3
 800800c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800800e:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8008010:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008014:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008018:	681b      	ldr	r3, [r3, #0]
 800801a:	895b      	ldrh	r3, [r3, #10]
 800801c:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008020:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008024:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008028:	681b      	ldr	r3, [r3, #0]
 800802a:	6959      	ldr	r1, [r3, #20]
 800802c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008030:	b29b      	uxth	r3, r3
 8008032:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8008036:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800803a:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800803e:	6800      	ldr	r0, [r0, #0]
 8008040:	f001 fb49 	bl	80096d6 <USB_WritePMA>
            ep->xfer_buff += len;
 8008044:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008048:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	695a      	ldr	r2, [r3, #20]
 8008050:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008054:	441a      	add	r2, r3
 8008056:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800805a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8008062:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008066:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800806a:	681b      	ldr	r3, [r3, #0]
 800806c:	6a1a      	ldr	r2, [r3, #32]
 800806e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008072:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	691b      	ldr	r3, [r3, #16]
 800807a:	429a      	cmp	r2, r3
 800807c:	d90f      	bls.n	800809e <USB_EPStartXfer+0x3a6>
            {
              ep->xfer_len_db -= len;
 800807e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008082:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	6a1a      	ldr	r2, [r3, #32]
 800808a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800808e:	1ad2      	subs	r2, r2, r3
 8008090:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008094:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008098:	681b      	ldr	r3, [r3, #0]
 800809a:	621a      	str	r2, [r3, #32]
 800809c:	e00e      	b.n	80080bc <USB_EPStartXfer+0x3c4>
            }
            else
            {
              len = ep->xfer_len_db;
 800809e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80080a2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	6a1b      	ldr	r3, [r3, #32]
 80080aa:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
              ep->xfer_len_db = 0U;
 80080ae:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80080b2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80080b6:	681b      	ldr	r3, [r3, #0]
 80080b8:	2200      	movs	r2, #0
 80080ba:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80080bc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80080c0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	785b      	ldrb	r3, [r3, #1]
 80080c8:	2b00      	cmp	r3, #0
 80080ca:	d177      	bne.n	80081bc <USB_EPStartXfer+0x4c4>
 80080cc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80080d0:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80080d4:	681b      	ldr	r3, [r3, #0]
 80080d6:	61bb      	str	r3, [r7, #24]
 80080d8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80080dc:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80080e0:	681b      	ldr	r3, [r3, #0]
 80080e2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80080e6:	b29b      	uxth	r3, r3
 80080e8:	461a      	mov	r2, r3
 80080ea:	69bb      	ldr	r3, [r7, #24]
 80080ec:	4413      	add	r3, r2
 80080ee:	61bb      	str	r3, [r7, #24]
 80080f0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80080f4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80080f8:	681b      	ldr	r3, [r3, #0]
 80080fa:	781b      	ldrb	r3, [r3, #0]
 80080fc:	011a      	lsls	r2, r3, #4
 80080fe:	69bb      	ldr	r3, [r7, #24]
 8008100:	4413      	add	r3, r2
 8008102:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8008106:	617b      	str	r3, [r7, #20]
 8008108:	697b      	ldr	r3, [r7, #20]
 800810a:	881b      	ldrh	r3, [r3, #0]
 800810c:	b29b      	uxth	r3, r3
 800810e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008112:	b29a      	uxth	r2, r3
 8008114:	697b      	ldr	r3, [r7, #20]
 8008116:	801a      	strh	r2, [r3, #0]
 8008118:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800811c:	2b3e      	cmp	r3, #62	; 0x3e
 800811e:	d921      	bls.n	8008164 <USB_EPStartXfer+0x46c>
 8008120:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008124:	095b      	lsrs	r3, r3, #5
 8008126:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800812a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800812e:	f003 031f 	and.w	r3, r3, #31
 8008132:	2b00      	cmp	r3, #0
 8008134:	d104      	bne.n	8008140 <USB_EPStartXfer+0x448>
 8008136:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800813a:	3b01      	subs	r3, #1
 800813c:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8008140:	697b      	ldr	r3, [r7, #20]
 8008142:	881b      	ldrh	r3, [r3, #0]
 8008144:	b29a      	uxth	r2, r3
 8008146:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800814a:	b29b      	uxth	r3, r3
 800814c:	029b      	lsls	r3, r3, #10
 800814e:	b29b      	uxth	r3, r3
 8008150:	4313      	orrs	r3, r2
 8008152:	b29b      	uxth	r3, r3
 8008154:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008158:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800815c:	b29a      	uxth	r2, r3
 800815e:	697b      	ldr	r3, [r7, #20]
 8008160:	801a      	strh	r2, [r3, #0]
 8008162:	e056      	b.n	8008212 <USB_EPStartXfer+0x51a>
 8008164:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008168:	2b00      	cmp	r3, #0
 800816a:	d10a      	bne.n	8008182 <USB_EPStartXfer+0x48a>
 800816c:	697b      	ldr	r3, [r7, #20]
 800816e:	881b      	ldrh	r3, [r3, #0]
 8008170:	b29b      	uxth	r3, r3
 8008172:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008176:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800817a:	b29a      	uxth	r2, r3
 800817c:	697b      	ldr	r3, [r7, #20]
 800817e:	801a      	strh	r2, [r3, #0]
 8008180:	e047      	b.n	8008212 <USB_EPStartXfer+0x51a>
 8008182:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008186:	085b      	lsrs	r3, r3, #1
 8008188:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800818c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008190:	f003 0301 	and.w	r3, r3, #1
 8008194:	2b00      	cmp	r3, #0
 8008196:	d004      	beq.n	80081a2 <USB_EPStartXfer+0x4aa>
 8008198:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800819c:	3301      	adds	r3, #1
 800819e:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 80081a2:	697b      	ldr	r3, [r7, #20]
 80081a4:	881b      	ldrh	r3, [r3, #0]
 80081a6:	b29a      	uxth	r2, r3
 80081a8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80081ac:	b29b      	uxth	r3, r3
 80081ae:	029b      	lsls	r3, r3, #10
 80081b0:	b29b      	uxth	r3, r3
 80081b2:	4313      	orrs	r3, r2
 80081b4:	b29a      	uxth	r2, r3
 80081b6:	697b      	ldr	r3, [r7, #20]
 80081b8:	801a      	strh	r2, [r3, #0]
 80081ba:	e02a      	b.n	8008212 <USB_EPStartXfer+0x51a>
 80081bc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80081c0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80081c4:	681b      	ldr	r3, [r3, #0]
 80081c6:	785b      	ldrb	r3, [r3, #1]
 80081c8:	2b01      	cmp	r3, #1
 80081ca:	d122      	bne.n	8008212 <USB_EPStartXfer+0x51a>
 80081cc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80081d0:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	623b      	str	r3, [r7, #32]
 80081d8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80081dc:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80081e0:	681b      	ldr	r3, [r3, #0]
 80081e2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80081e6:	b29b      	uxth	r3, r3
 80081e8:	461a      	mov	r2, r3
 80081ea:	6a3b      	ldr	r3, [r7, #32]
 80081ec:	4413      	add	r3, r2
 80081ee:	623b      	str	r3, [r7, #32]
 80081f0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80081f4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	781b      	ldrb	r3, [r3, #0]
 80081fc:	011a      	lsls	r2, r3, #4
 80081fe:	6a3b      	ldr	r3, [r7, #32]
 8008200:	4413      	add	r3, r2
 8008202:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8008206:	61fb      	str	r3, [r7, #28]
 8008208:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800820c:	b29a      	uxth	r2, r3
 800820e:	69fb      	ldr	r3, [r7, #28]
 8008210:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8008212:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008216:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800821a:	681b      	ldr	r3, [r3, #0]
 800821c:	891b      	ldrh	r3, [r3, #8]
 800821e:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008222:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008226:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800822a:	681b      	ldr	r3, [r3, #0]
 800822c:	6959      	ldr	r1, [r3, #20]
 800822e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008232:	b29b      	uxth	r3, r3
 8008234:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8008238:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800823c:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 8008240:	6800      	ldr	r0, [r0, #0]
 8008242:	f001 fa48 	bl	80096d6 <USB_WritePMA>
 8008246:	e3ee      	b.n	8008a26 <USB_EPStartXfer+0xd2e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8008248:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800824c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008250:	681b      	ldr	r3, [r3, #0]
 8008252:	785b      	ldrb	r3, [r3, #1]
 8008254:	2b00      	cmp	r3, #0
 8008256:	d177      	bne.n	8008348 <USB_EPStartXfer+0x650>
 8008258:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800825c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008260:	681b      	ldr	r3, [r3, #0]
 8008262:	64bb      	str	r3, [r7, #72]	; 0x48
 8008264:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008268:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800826c:	681b      	ldr	r3, [r3, #0]
 800826e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008272:	b29b      	uxth	r3, r3
 8008274:	461a      	mov	r2, r3
 8008276:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008278:	4413      	add	r3, r2
 800827a:	64bb      	str	r3, [r7, #72]	; 0x48
 800827c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008280:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008284:	681b      	ldr	r3, [r3, #0]
 8008286:	781b      	ldrb	r3, [r3, #0]
 8008288:	011a      	lsls	r2, r3, #4
 800828a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800828c:	4413      	add	r3, r2
 800828e:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8008292:	647b      	str	r3, [r7, #68]	; 0x44
 8008294:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008296:	881b      	ldrh	r3, [r3, #0]
 8008298:	b29b      	uxth	r3, r3
 800829a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800829e:	b29a      	uxth	r2, r3
 80082a0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80082a2:	801a      	strh	r2, [r3, #0]
 80082a4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80082a8:	2b3e      	cmp	r3, #62	; 0x3e
 80082aa:	d921      	bls.n	80082f0 <USB_EPStartXfer+0x5f8>
 80082ac:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80082b0:	095b      	lsrs	r3, r3, #5
 80082b2:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 80082b6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80082ba:	f003 031f 	and.w	r3, r3, #31
 80082be:	2b00      	cmp	r3, #0
 80082c0:	d104      	bne.n	80082cc <USB_EPStartXfer+0x5d4>
 80082c2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80082c6:	3b01      	subs	r3, #1
 80082c8:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 80082cc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80082ce:	881b      	ldrh	r3, [r3, #0]
 80082d0:	b29a      	uxth	r2, r3
 80082d2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80082d6:	b29b      	uxth	r3, r3
 80082d8:	029b      	lsls	r3, r3, #10
 80082da:	b29b      	uxth	r3, r3
 80082dc:	4313      	orrs	r3, r2
 80082de:	b29b      	uxth	r3, r3
 80082e0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80082e4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80082e8:	b29a      	uxth	r2, r3
 80082ea:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80082ec:	801a      	strh	r2, [r3, #0]
 80082ee:	e056      	b.n	800839e <USB_EPStartXfer+0x6a6>
 80082f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80082f4:	2b00      	cmp	r3, #0
 80082f6:	d10a      	bne.n	800830e <USB_EPStartXfer+0x616>
 80082f8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80082fa:	881b      	ldrh	r3, [r3, #0]
 80082fc:	b29b      	uxth	r3, r3
 80082fe:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008302:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008306:	b29a      	uxth	r2, r3
 8008308:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800830a:	801a      	strh	r2, [r3, #0]
 800830c:	e047      	b.n	800839e <USB_EPStartXfer+0x6a6>
 800830e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008312:	085b      	lsrs	r3, r3, #1
 8008314:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8008318:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800831c:	f003 0301 	and.w	r3, r3, #1
 8008320:	2b00      	cmp	r3, #0
 8008322:	d004      	beq.n	800832e <USB_EPStartXfer+0x636>
 8008324:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8008328:	3301      	adds	r3, #1
 800832a:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800832e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008330:	881b      	ldrh	r3, [r3, #0]
 8008332:	b29a      	uxth	r2, r3
 8008334:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8008338:	b29b      	uxth	r3, r3
 800833a:	029b      	lsls	r3, r3, #10
 800833c:	b29b      	uxth	r3, r3
 800833e:	4313      	orrs	r3, r2
 8008340:	b29a      	uxth	r2, r3
 8008342:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008344:	801a      	strh	r2, [r3, #0]
 8008346:	e02a      	b.n	800839e <USB_EPStartXfer+0x6a6>
 8008348:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800834c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	785b      	ldrb	r3, [r3, #1]
 8008354:	2b01      	cmp	r3, #1
 8008356:	d122      	bne.n	800839e <USB_EPStartXfer+0x6a6>
 8008358:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800835c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008360:	681b      	ldr	r3, [r3, #0]
 8008362:	653b      	str	r3, [r7, #80]	; 0x50
 8008364:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008368:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008372:	b29b      	uxth	r3, r3
 8008374:	461a      	mov	r2, r3
 8008376:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008378:	4413      	add	r3, r2
 800837a:	653b      	str	r3, [r7, #80]	; 0x50
 800837c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008380:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008384:	681b      	ldr	r3, [r3, #0]
 8008386:	781b      	ldrb	r3, [r3, #0]
 8008388:	011a      	lsls	r2, r3, #4
 800838a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800838c:	4413      	add	r3, r2
 800838e:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8008392:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008394:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008398:	b29a      	uxth	r2, r3
 800839a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800839c:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800839e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80083a2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80083a6:	681b      	ldr	r3, [r3, #0]
 80083a8:	891b      	ldrh	r3, [r3, #8]
 80083aa:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80083ae:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80083b2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80083b6:	681b      	ldr	r3, [r3, #0]
 80083b8:	6959      	ldr	r1, [r3, #20]
 80083ba:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80083be:	b29b      	uxth	r3, r3
 80083c0:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 80083c4:	f507 7084 	add.w	r0, r7, #264	; 0x108
 80083c8:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 80083cc:	6800      	ldr	r0, [r0, #0]
 80083ce:	f001 f982 	bl	80096d6 <USB_WritePMA>
            ep->xfer_buff += len;
 80083d2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80083d6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	695a      	ldr	r2, [r3, #20]
 80083de:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80083e2:	441a      	add	r2, r3
 80083e4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80083e8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80083ec:	681b      	ldr	r3, [r3, #0]
 80083ee:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 80083f0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80083f4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	6a1a      	ldr	r2, [r3, #32]
 80083fc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008400:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008404:	681b      	ldr	r3, [r3, #0]
 8008406:	691b      	ldr	r3, [r3, #16]
 8008408:	429a      	cmp	r2, r3
 800840a:	d90f      	bls.n	800842c <USB_EPStartXfer+0x734>
            {
              ep->xfer_len_db -= len;
 800840c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008410:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	6a1a      	ldr	r2, [r3, #32]
 8008418:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800841c:	1ad2      	subs	r2, r2, r3
 800841e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008422:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	621a      	str	r2, [r3, #32]
 800842a:	e00e      	b.n	800844a <USB_EPStartXfer+0x752>
            }
            else
            {
              len = ep->xfer_len_db;
 800842c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008430:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008434:	681b      	ldr	r3, [r3, #0]
 8008436:	6a1b      	ldr	r3, [r3, #32]
 8008438:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
              ep->xfer_len_db = 0U;
 800843c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008440:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008444:	681b      	ldr	r3, [r3, #0]
 8008446:	2200      	movs	r2, #0
 8008448:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800844a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800844e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008452:	681b      	ldr	r3, [r3, #0]
 8008454:	643b      	str	r3, [r7, #64]	; 0x40
 8008456:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800845a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800845e:	681b      	ldr	r3, [r3, #0]
 8008460:	785b      	ldrb	r3, [r3, #1]
 8008462:	2b00      	cmp	r3, #0
 8008464:	d177      	bne.n	8008556 <USB_EPStartXfer+0x85e>
 8008466:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800846a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800846e:	681b      	ldr	r3, [r3, #0]
 8008470:	63bb      	str	r3, [r7, #56]	; 0x38
 8008472:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008476:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800847a:	681b      	ldr	r3, [r3, #0]
 800847c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008480:	b29b      	uxth	r3, r3
 8008482:	461a      	mov	r2, r3
 8008484:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008486:	4413      	add	r3, r2
 8008488:	63bb      	str	r3, [r7, #56]	; 0x38
 800848a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800848e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	781b      	ldrb	r3, [r3, #0]
 8008496:	011a      	lsls	r2, r3, #4
 8008498:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800849a:	4413      	add	r3, r2
 800849c:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80084a0:	637b      	str	r3, [r7, #52]	; 0x34
 80084a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80084a4:	881b      	ldrh	r3, [r3, #0]
 80084a6:	b29b      	uxth	r3, r3
 80084a8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80084ac:	b29a      	uxth	r2, r3
 80084ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80084b0:	801a      	strh	r2, [r3, #0]
 80084b2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80084b6:	2b3e      	cmp	r3, #62	; 0x3e
 80084b8:	d921      	bls.n	80084fe <USB_EPStartXfer+0x806>
 80084ba:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80084be:	095b      	lsrs	r3, r3, #5
 80084c0:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 80084c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80084c8:	f003 031f 	and.w	r3, r3, #31
 80084cc:	2b00      	cmp	r3, #0
 80084ce:	d104      	bne.n	80084da <USB_EPStartXfer+0x7e2>
 80084d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80084d4:	3b01      	subs	r3, #1
 80084d6:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 80084da:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80084dc:	881b      	ldrh	r3, [r3, #0]
 80084de:	b29a      	uxth	r2, r3
 80084e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80084e4:	b29b      	uxth	r3, r3
 80084e6:	029b      	lsls	r3, r3, #10
 80084e8:	b29b      	uxth	r3, r3
 80084ea:	4313      	orrs	r3, r2
 80084ec:	b29b      	uxth	r3, r3
 80084ee:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80084f2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80084f6:	b29a      	uxth	r2, r3
 80084f8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80084fa:	801a      	strh	r2, [r3, #0]
 80084fc:	e050      	b.n	80085a0 <USB_EPStartXfer+0x8a8>
 80084fe:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008502:	2b00      	cmp	r3, #0
 8008504:	d10a      	bne.n	800851c <USB_EPStartXfer+0x824>
 8008506:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008508:	881b      	ldrh	r3, [r3, #0]
 800850a:	b29b      	uxth	r3, r3
 800850c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008510:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008514:	b29a      	uxth	r2, r3
 8008516:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008518:	801a      	strh	r2, [r3, #0]
 800851a:	e041      	b.n	80085a0 <USB_EPStartXfer+0x8a8>
 800851c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008520:	085b      	lsrs	r3, r3, #1
 8008522:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8008526:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800852a:	f003 0301 	and.w	r3, r3, #1
 800852e:	2b00      	cmp	r3, #0
 8008530:	d004      	beq.n	800853c <USB_EPStartXfer+0x844>
 8008532:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008536:	3301      	adds	r3, #1
 8008538:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800853c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800853e:	881b      	ldrh	r3, [r3, #0]
 8008540:	b29a      	uxth	r2, r3
 8008542:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008546:	b29b      	uxth	r3, r3
 8008548:	029b      	lsls	r3, r3, #10
 800854a:	b29b      	uxth	r3, r3
 800854c:	4313      	orrs	r3, r2
 800854e:	b29a      	uxth	r2, r3
 8008550:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008552:	801a      	strh	r2, [r3, #0]
 8008554:	e024      	b.n	80085a0 <USB_EPStartXfer+0x8a8>
 8008556:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800855a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800855e:	681b      	ldr	r3, [r3, #0]
 8008560:	785b      	ldrb	r3, [r3, #1]
 8008562:	2b01      	cmp	r3, #1
 8008564:	d11c      	bne.n	80085a0 <USB_EPStartXfer+0x8a8>
 8008566:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800856a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800856e:	681b      	ldr	r3, [r3, #0]
 8008570:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008574:	b29b      	uxth	r3, r3
 8008576:	461a      	mov	r2, r3
 8008578:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800857a:	4413      	add	r3, r2
 800857c:	643b      	str	r3, [r7, #64]	; 0x40
 800857e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008582:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008586:	681b      	ldr	r3, [r3, #0]
 8008588:	781b      	ldrb	r3, [r3, #0]
 800858a:	011a      	lsls	r2, r3, #4
 800858c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800858e:	4413      	add	r3, r2
 8008590:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8008594:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008596:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800859a:	b29a      	uxth	r2, r3
 800859c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800859e:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 80085a0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80085a4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80085a8:	681b      	ldr	r3, [r3, #0]
 80085aa:	895b      	ldrh	r3, [r3, #10]
 80085ac:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80085b0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80085b4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80085b8:	681b      	ldr	r3, [r3, #0]
 80085ba:	6959      	ldr	r1, [r3, #20]
 80085bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80085c0:	b29b      	uxth	r3, r3
 80085c2:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 80085c6:	f507 7084 	add.w	r0, r7, #264	; 0x108
 80085ca:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 80085ce:	6800      	ldr	r0, [r0, #0]
 80085d0:	f001 f881 	bl	80096d6 <USB_WritePMA>
 80085d4:	e227      	b.n	8008a26 <USB_EPStartXfer+0xd2e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 80085d6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80085da:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	6a1b      	ldr	r3, [r3, #32]
 80085e2:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 80085e6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80085ea:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80085ee:	681a      	ldr	r2, [r3, #0]
 80085f0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80085f4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80085f8:	681b      	ldr	r3, [r3, #0]
 80085fa:	781b      	ldrb	r3, [r3, #0]
 80085fc:	009b      	lsls	r3, r3, #2
 80085fe:	4413      	add	r3, r2
 8008600:	881b      	ldrh	r3, [r3, #0]
 8008602:	b29b      	uxth	r3, r3
 8008604:	f423 43e2 	bic.w	r3, r3, #28928	; 0x7100
 8008608:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800860c:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
 8008610:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008614:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008618:	681a      	ldr	r2, [r3, #0]
 800861a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800861e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	781b      	ldrb	r3, [r3, #0]
 8008626:	009b      	lsls	r3, r3, #2
 8008628:	441a      	add	r2, r3
 800862a:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 800862e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008632:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008636:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800863a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800863e:	b29b      	uxth	r3, r3
 8008640:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8008642:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008646:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800864e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008652:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008656:	681b      	ldr	r3, [r3, #0]
 8008658:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800865c:	b29b      	uxth	r3, r3
 800865e:	461a      	mov	r2, r3
 8008660:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008662:	4413      	add	r3, r2
 8008664:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008666:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800866a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800866e:	681b      	ldr	r3, [r3, #0]
 8008670:	781b      	ldrb	r3, [r3, #0]
 8008672:	011a      	lsls	r2, r3, #4
 8008674:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008676:	4413      	add	r3, r2
 8008678:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800867c:	65bb      	str	r3, [r7, #88]	; 0x58
 800867e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008682:	b29a      	uxth	r2, r3
 8008684:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8008686:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8008688:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800868c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008690:	681b      	ldr	r3, [r3, #0]
 8008692:	891b      	ldrh	r3, [r3, #8]
 8008694:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008698:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800869c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80086a0:	681b      	ldr	r3, [r3, #0]
 80086a2:	6959      	ldr	r1, [r3, #20]
 80086a4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80086a8:	b29b      	uxth	r3, r3
 80086aa:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 80086ae:	f507 7084 	add.w	r0, r7, #264	; 0x108
 80086b2:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 80086b6:	6800      	ldr	r0, [r0, #0]
 80086b8:	f001 f80d 	bl	80096d6 <USB_WritePMA>
 80086bc:	e1b3      	b.n	8008a26 <USB_EPStartXfer+0xd2e>
        }
      }
      else /* manage isochronous double buffer IN mode */
      {
        /* each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 80086be:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80086c2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80086c6:	681b      	ldr	r3, [r3, #0]
 80086c8:	6a1a      	ldr	r2, [r3, #32]
 80086ca:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80086ce:	1ad2      	subs	r2, r2, r3
 80086d0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80086d4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80086d8:	681b      	ldr	r3, [r3, #0]
 80086da:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 80086dc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80086e0:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80086e4:	681a      	ldr	r2, [r3, #0]
 80086e6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80086ea:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80086ee:	681b      	ldr	r3, [r3, #0]
 80086f0:	781b      	ldrb	r3, [r3, #0]
 80086f2:	009b      	lsls	r3, r3, #2
 80086f4:	4413      	add	r3, r2
 80086f6:	881b      	ldrh	r3, [r3, #0]
 80086f8:	b29b      	uxth	r3, r3
 80086fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80086fe:	2b00      	cmp	r3, #0
 8008700:	f000 80c6 	beq.w	8008890 <USB_EPStartXfer+0xb98>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8008704:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008708:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800870c:	681b      	ldr	r3, [r3, #0]
 800870e:	673b      	str	r3, [r7, #112]	; 0x70
 8008710:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008714:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008718:	681b      	ldr	r3, [r3, #0]
 800871a:	785b      	ldrb	r3, [r3, #1]
 800871c:	2b00      	cmp	r3, #0
 800871e:	d177      	bne.n	8008810 <USB_EPStartXfer+0xb18>
 8008720:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008724:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008728:	681b      	ldr	r3, [r3, #0]
 800872a:	66bb      	str	r3, [r7, #104]	; 0x68
 800872c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008730:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008734:	681b      	ldr	r3, [r3, #0]
 8008736:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800873a:	b29b      	uxth	r3, r3
 800873c:	461a      	mov	r2, r3
 800873e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8008740:	4413      	add	r3, r2
 8008742:	66bb      	str	r3, [r7, #104]	; 0x68
 8008744:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008748:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800874c:	681b      	ldr	r3, [r3, #0]
 800874e:	781b      	ldrb	r3, [r3, #0]
 8008750:	011a      	lsls	r2, r3, #4
 8008752:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8008754:	4413      	add	r3, r2
 8008756:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800875a:	667b      	str	r3, [r7, #100]	; 0x64
 800875c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800875e:	881b      	ldrh	r3, [r3, #0]
 8008760:	b29b      	uxth	r3, r3
 8008762:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008766:	b29a      	uxth	r2, r3
 8008768:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800876a:	801a      	strh	r2, [r3, #0]
 800876c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008770:	2b3e      	cmp	r3, #62	; 0x3e
 8008772:	d921      	bls.n	80087b8 <USB_EPStartXfer+0xac0>
 8008774:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008778:	095b      	lsrs	r3, r3, #5
 800877a:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800877e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008782:	f003 031f 	and.w	r3, r3, #31
 8008786:	2b00      	cmp	r3, #0
 8008788:	d104      	bne.n	8008794 <USB_EPStartXfer+0xa9c>
 800878a:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800878e:	3b01      	subs	r3, #1
 8008790:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8008794:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008796:	881b      	ldrh	r3, [r3, #0]
 8008798:	b29a      	uxth	r2, r3
 800879a:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800879e:	b29b      	uxth	r3, r3
 80087a0:	029b      	lsls	r3, r3, #10
 80087a2:	b29b      	uxth	r3, r3
 80087a4:	4313      	orrs	r3, r2
 80087a6:	b29b      	uxth	r3, r3
 80087a8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80087ac:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80087b0:	b29a      	uxth	r2, r3
 80087b2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80087b4:	801a      	strh	r2, [r3, #0]
 80087b6:	e050      	b.n	800885a <USB_EPStartXfer+0xb62>
 80087b8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80087bc:	2b00      	cmp	r3, #0
 80087be:	d10a      	bne.n	80087d6 <USB_EPStartXfer+0xade>
 80087c0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80087c2:	881b      	ldrh	r3, [r3, #0]
 80087c4:	b29b      	uxth	r3, r3
 80087c6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80087ca:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80087ce:	b29a      	uxth	r2, r3
 80087d0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80087d2:	801a      	strh	r2, [r3, #0]
 80087d4:	e041      	b.n	800885a <USB_EPStartXfer+0xb62>
 80087d6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80087da:	085b      	lsrs	r3, r3, #1
 80087dc:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 80087e0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80087e4:	f003 0301 	and.w	r3, r3, #1
 80087e8:	2b00      	cmp	r3, #0
 80087ea:	d004      	beq.n	80087f6 <USB_EPStartXfer+0xafe>
 80087ec:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 80087f0:	3301      	adds	r3, #1
 80087f2:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 80087f6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80087f8:	881b      	ldrh	r3, [r3, #0]
 80087fa:	b29a      	uxth	r2, r3
 80087fc:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8008800:	b29b      	uxth	r3, r3
 8008802:	029b      	lsls	r3, r3, #10
 8008804:	b29b      	uxth	r3, r3
 8008806:	4313      	orrs	r3, r2
 8008808:	b29a      	uxth	r2, r3
 800880a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800880c:	801a      	strh	r2, [r3, #0]
 800880e:	e024      	b.n	800885a <USB_EPStartXfer+0xb62>
 8008810:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008814:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008818:	681b      	ldr	r3, [r3, #0]
 800881a:	785b      	ldrb	r3, [r3, #1]
 800881c:	2b01      	cmp	r3, #1
 800881e:	d11c      	bne.n	800885a <USB_EPStartXfer+0xb62>
 8008820:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008824:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008828:	681b      	ldr	r3, [r3, #0]
 800882a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800882e:	b29b      	uxth	r3, r3
 8008830:	461a      	mov	r2, r3
 8008832:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008834:	4413      	add	r3, r2
 8008836:	673b      	str	r3, [r7, #112]	; 0x70
 8008838:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800883c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008840:	681b      	ldr	r3, [r3, #0]
 8008842:	781b      	ldrb	r3, [r3, #0]
 8008844:	011a      	lsls	r2, r3, #4
 8008846:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008848:	4413      	add	r3, r2
 800884a:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800884e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8008850:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008854:	b29a      	uxth	r2, r3
 8008856:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008858:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 800885a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800885e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008862:	681b      	ldr	r3, [r3, #0]
 8008864:	895b      	ldrh	r3, [r3, #10]
 8008866:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800886a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800886e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008872:	681b      	ldr	r3, [r3, #0]
 8008874:	6959      	ldr	r1, [r3, #20]
 8008876:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800887a:	b29b      	uxth	r3, r3
 800887c:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8008880:	f507 7084 	add.w	r0, r7, #264	; 0x108
 8008884:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 8008888:	6800      	ldr	r0, [r0, #0]
 800888a:	f000 ff24 	bl	80096d6 <USB_WritePMA>
 800888e:	e0ca      	b.n	8008a26 <USB_EPStartXfer+0xd2e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8008890:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008894:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008898:	681b      	ldr	r3, [r3, #0]
 800889a:	785b      	ldrb	r3, [r3, #1]
 800889c:	2b00      	cmp	r3, #0
 800889e:	d177      	bne.n	8008990 <USB_EPStartXfer+0xc98>
 80088a0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80088a4:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80088a8:	681b      	ldr	r3, [r3, #0]
 80088aa:	67fb      	str	r3, [r7, #124]	; 0x7c
 80088ac:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80088b0:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80088b4:	681b      	ldr	r3, [r3, #0]
 80088b6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80088ba:	b29b      	uxth	r3, r3
 80088bc:	461a      	mov	r2, r3
 80088be:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80088c0:	4413      	add	r3, r2
 80088c2:	67fb      	str	r3, [r7, #124]	; 0x7c
 80088c4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80088c8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80088cc:	681b      	ldr	r3, [r3, #0]
 80088ce:	781b      	ldrb	r3, [r3, #0]
 80088d0:	011a      	lsls	r2, r3, #4
 80088d2:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80088d4:	4413      	add	r3, r2
 80088d6:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80088da:	67bb      	str	r3, [r7, #120]	; 0x78
 80088dc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80088de:	881b      	ldrh	r3, [r3, #0]
 80088e0:	b29b      	uxth	r3, r3
 80088e2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80088e6:	b29a      	uxth	r2, r3
 80088e8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80088ea:	801a      	strh	r2, [r3, #0]
 80088ec:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80088f0:	2b3e      	cmp	r3, #62	; 0x3e
 80088f2:	d921      	bls.n	8008938 <USB_EPStartXfer+0xc40>
 80088f4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80088f8:	095b      	lsrs	r3, r3, #5
 80088fa:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 80088fe:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008902:	f003 031f 	and.w	r3, r3, #31
 8008906:	2b00      	cmp	r3, #0
 8008908:	d104      	bne.n	8008914 <USB_EPStartXfer+0xc1c>
 800890a:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800890e:	3b01      	subs	r3, #1
 8008910:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8008914:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008916:	881b      	ldrh	r3, [r3, #0]
 8008918:	b29a      	uxth	r2, r3
 800891a:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800891e:	b29b      	uxth	r3, r3
 8008920:	029b      	lsls	r3, r3, #10
 8008922:	b29b      	uxth	r3, r3
 8008924:	4313      	orrs	r3, r2
 8008926:	b29b      	uxth	r3, r3
 8008928:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800892c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008930:	b29a      	uxth	r2, r3
 8008932:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008934:	801a      	strh	r2, [r3, #0]
 8008936:	e05c      	b.n	80089f2 <USB_EPStartXfer+0xcfa>
 8008938:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800893c:	2b00      	cmp	r3, #0
 800893e:	d10a      	bne.n	8008956 <USB_EPStartXfer+0xc5e>
 8008940:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008942:	881b      	ldrh	r3, [r3, #0]
 8008944:	b29b      	uxth	r3, r3
 8008946:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800894a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800894e:	b29a      	uxth	r2, r3
 8008950:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008952:	801a      	strh	r2, [r3, #0]
 8008954:	e04d      	b.n	80089f2 <USB_EPStartXfer+0xcfa>
 8008956:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800895a:	085b      	lsrs	r3, r3, #1
 800895c:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8008960:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008964:	f003 0301 	and.w	r3, r3, #1
 8008968:	2b00      	cmp	r3, #0
 800896a:	d004      	beq.n	8008976 <USB_EPStartXfer+0xc7e>
 800896c:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8008970:	3301      	adds	r3, #1
 8008972:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8008976:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008978:	881b      	ldrh	r3, [r3, #0]
 800897a:	b29a      	uxth	r2, r3
 800897c:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8008980:	b29b      	uxth	r3, r3
 8008982:	029b      	lsls	r3, r3, #10
 8008984:	b29b      	uxth	r3, r3
 8008986:	4313      	orrs	r3, r2
 8008988:	b29a      	uxth	r2, r3
 800898a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800898c:	801a      	strh	r2, [r3, #0]
 800898e:	e030      	b.n	80089f2 <USB_EPStartXfer+0xcfa>
 8008990:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008994:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008998:	681b      	ldr	r3, [r3, #0]
 800899a:	785b      	ldrb	r3, [r3, #1]
 800899c:	2b01      	cmp	r3, #1
 800899e:	d128      	bne.n	80089f2 <USB_EPStartXfer+0xcfa>
 80089a0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80089a4:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80089a8:	681b      	ldr	r3, [r3, #0]
 80089aa:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80089ae:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80089b2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80089b6:	681b      	ldr	r3, [r3, #0]
 80089b8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80089bc:	b29b      	uxth	r3, r3
 80089be:	461a      	mov	r2, r3
 80089c0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80089c4:	4413      	add	r3, r2
 80089c6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80089ca:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80089ce:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80089d2:	681b      	ldr	r3, [r3, #0]
 80089d4:	781b      	ldrb	r3, [r3, #0]
 80089d6:	011a      	lsls	r2, r3, #4
 80089d8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80089dc:	4413      	add	r3, r2
 80089de:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80089e2:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80089e6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80089ea:	b29a      	uxth	r2, r3
 80089ec:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80089f0:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 80089f2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80089f6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80089fa:	681b      	ldr	r3, [r3, #0]
 80089fc:	891b      	ldrh	r3, [r3, #8]
 80089fe:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008a02:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008a06:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008a0a:	681b      	ldr	r3, [r3, #0]
 8008a0c:	6959      	ldr	r1, [r3, #20]
 8008a0e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008a12:	b29b      	uxth	r3, r3
 8008a14:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8008a18:	f507 7084 	add.w	r0, r7, #264	; 0x108
 8008a1c:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 8008a20:	6800      	ldr	r0, [r0, #0]
 8008a22:	f000 fe58 	bl	80096d6 <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8008a26:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008a2a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008a2e:	681a      	ldr	r2, [r3, #0]
 8008a30:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008a34:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008a38:	681b      	ldr	r3, [r3, #0]
 8008a3a:	781b      	ldrb	r3, [r3, #0]
 8008a3c:	009b      	lsls	r3, r3, #2
 8008a3e:	4413      	add	r3, r2
 8008a40:	881b      	ldrh	r3, [r3, #0]
 8008a42:	b29b      	uxth	r3, r3
 8008a44:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008a48:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008a4c:	817b      	strh	r3, [r7, #10]
 8008a4e:	897b      	ldrh	r3, [r7, #10]
 8008a50:	f083 0310 	eor.w	r3, r3, #16
 8008a54:	817b      	strh	r3, [r7, #10]
 8008a56:	897b      	ldrh	r3, [r7, #10]
 8008a58:	f083 0320 	eor.w	r3, r3, #32
 8008a5c:	817b      	strh	r3, [r7, #10]
 8008a5e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008a62:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008a66:	681a      	ldr	r2, [r3, #0]
 8008a68:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008a6c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008a70:	681b      	ldr	r3, [r3, #0]
 8008a72:	781b      	ldrb	r3, [r3, #0]
 8008a74:	009b      	lsls	r3, r3, #2
 8008a76:	441a      	add	r2, r3
 8008a78:	897b      	ldrh	r3, [r7, #10]
 8008a7a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008a7e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008a82:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008a86:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008a8a:	b29b      	uxth	r3, r3
 8008a8c:	8013      	strh	r3, [r2, #0]
 8008a8e:	f000 bcde 	b.w	800944e <USB_EPStartXfer+0x1756>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 8008a92:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008a96:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008a9a:	681b      	ldr	r3, [r3, #0]
 8008a9c:	7b1b      	ldrb	r3, [r3, #12]
 8008a9e:	2b00      	cmp	r3, #0
 8008aa0:	f040 80bb 	bne.w	8008c1a <USB_EPStartXfer+0xf22>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 8008aa4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008aa8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008aac:	681b      	ldr	r3, [r3, #0]
 8008aae:	699a      	ldr	r2, [r3, #24]
 8008ab0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008ab4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008ab8:	681b      	ldr	r3, [r3, #0]
 8008aba:	691b      	ldr	r3, [r3, #16]
 8008abc:	429a      	cmp	r2, r3
 8008abe:	d917      	bls.n	8008af0 <USB_EPStartXfer+0xdf8>
      {
        len = ep->maxpacket;
 8008ac0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008ac4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008ac8:	681b      	ldr	r3, [r3, #0]
 8008aca:	691b      	ldr	r3, [r3, #16]
 8008acc:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
        ep->xfer_len -= len;
 8008ad0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008ad4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008ad8:	681b      	ldr	r3, [r3, #0]
 8008ada:	699a      	ldr	r2, [r3, #24]
 8008adc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008ae0:	1ad2      	subs	r2, r2, r3
 8008ae2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008ae6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008aea:	681b      	ldr	r3, [r3, #0]
 8008aec:	619a      	str	r2, [r3, #24]
 8008aee:	e00e      	b.n	8008b0e <USB_EPStartXfer+0xe16>
      }
      else
      {
        len = ep->xfer_len;
 8008af0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008af4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008af8:	681b      	ldr	r3, [r3, #0]
 8008afa:	699b      	ldr	r3, [r3, #24]
 8008afc:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
        ep->xfer_len = 0U;
 8008b00:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008b04:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008b08:	681b      	ldr	r3, [r3, #0]
 8008b0a:	2200      	movs	r2, #0
 8008b0c:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 8008b0e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008b12:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008b16:	681b      	ldr	r3, [r3, #0]
 8008b18:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8008b1c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008b20:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008b24:	681b      	ldr	r3, [r3, #0]
 8008b26:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008b2a:	b29b      	uxth	r3, r3
 8008b2c:	461a      	mov	r2, r3
 8008b2e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8008b32:	4413      	add	r3, r2
 8008b34:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8008b38:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008b3c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008b40:	681b      	ldr	r3, [r3, #0]
 8008b42:	781b      	ldrb	r3, [r3, #0]
 8008b44:	011a      	lsls	r2, r3, #4
 8008b46:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8008b4a:	4413      	add	r3, r2
 8008b4c:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8008b50:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8008b54:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8008b58:	881b      	ldrh	r3, [r3, #0]
 8008b5a:	b29b      	uxth	r3, r3
 8008b5c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008b60:	b29a      	uxth	r2, r3
 8008b62:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8008b66:	801a      	strh	r2, [r3, #0]
 8008b68:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008b6c:	2b3e      	cmp	r3, #62	; 0x3e
 8008b6e:	d924      	bls.n	8008bba <USB_EPStartXfer+0xec2>
 8008b70:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008b74:	095b      	lsrs	r3, r3, #5
 8008b76:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8008b7a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008b7e:	f003 031f 	and.w	r3, r3, #31
 8008b82:	2b00      	cmp	r3, #0
 8008b84:	d104      	bne.n	8008b90 <USB_EPStartXfer+0xe98>
 8008b86:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8008b8a:	3b01      	subs	r3, #1
 8008b8c:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8008b90:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8008b94:	881b      	ldrh	r3, [r3, #0]
 8008b96:	b29a      	uxth	r2, r3
 8008b98:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8008b9c:	b29b      	uxth	r3, r3
 8008b9e:	029b      	lsls	r3, r3, #10
 8008ba0:	b29b      	uxth	r3, r3
 8008ba2:	4313      	orrs	r3, r2
 8008ba4:	b29b      	uxth	r3, r3
 8008ba6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008baa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008bae:	b29a      	uxth	r2, r3
 8008bb0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8008bb4:	801a      	strh	r2, [r3, #0]
 8008bb6:	f000 bc10 	b.w	80093da <USB_EPStartXfer+0x16e2>
 8008bba:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008bbe:	2b00      	cmp	r3, #0
 8008bc0:	d10c      	bne.n	8008bdc <USB_EPStartXfer+0xee4>
 8008bc2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8008bc6:	881b      	ldrh	r3, [r3, #0]
 8008bc8:	b29b      	uxth	r3, r3
 8008bca:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008bce:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008bd2:	b29a      	uxth	r2, r3
 8008bd4:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8008bd8:	801a      	strh	r2, [r3, #0]
 8008bda:	e3fe      	b.n	80093da <USB_EPStartXfer+0x16e2>
 8008bdc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008be0:	085b      	lsrs	r3, r3, #1
 8008be2:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8008be6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008bea:	f003 0301 	and.w	r3, r3, #1
 8008bee:	2b00      	cmp	r3, #0
 8008bf0:	d004      	beq.n	8008bfc <USB_EPStartXfer+0xf04>
 8008bf2:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8008bf6:	3301      	adds	r3, #1
 8008bf8:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8008bfc:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8008c00:	881b      	ldrh	r3, [r3, #0]
 8008c02:	b29a      	uxth	r2, r3
 8008c04:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8008c08:	b29b      	uxth	r3, r3
 8008c0a:	029b      	lsls	r3, r3, #10
 8008c0c:	b29b      	uxth	r3, r3
 8008c0e:	4313      	orrs	r3, r2
 8008c10:	b29a      	uxth	r2, r3
 8008c12:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8008c16:	801a      	strh	r2, [r3, #0]
 8008c18:	e3df      	b.n	80093da <USB_EPStartXfer+0x16e2>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 8008c1a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008c1e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008c22:	681b      	ldr	r3, [r3, #0]
 8008c24:	78db      	ldrb	r3, [r3, #3]
 8008c26:	2b02      	cmp	r3, #2
 8008c28:	f040 8218 	bne.w	800905c <USB_EPStartXfer+0x1364>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 8008c2c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008c30:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008c34:	681b      	ldr	r3, [r3, #0]
 8008c36:	785b      	ldrb	r3, [r3, #1]
 8008c38:	2b00      	cmp	r3, #0
 8008c3a:	f040 809d 	bne.w	8008d78 <USB_EPStartXfer+0x1080>
 8008c3e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008c42:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008c46:	681b      	ldr	r3, [r3, #0]
 8008c48:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8008c4c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008c50:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008c54:	681b      	ldr	r3, [r3, #0]
 8008c56:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008c5a:	b29b      	uxth	r3, r3
 8008c5c:	461a      	mov	r2, r3
 8008c5e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8008c62:	4413      	add	r3, r2
 8008c64:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8008c68:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008c6c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008c70:	681b      	ldr	r3, [r3, #0]
 8008c72:	781b      	ldrb	r3, [r3, #0]
 8008c74:	011a      	lsls	r2, r3, #4
 8008c76:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8008c7a:	4413      	add	r3, r2
 8008c7c:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8008c80:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8008c84:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8008c88:	881b      	ldrh	r3, [r3, #0]
 8008c8a:	b29b      	uxth	r3, r3
 8008c8c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008c90:	b29a      	uxth	r2, r3
 8008c92:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8008c96:	801a      	strh	r2, [r3, #0]
 8008c98:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008c9c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008ca0:	681b      	ldr	r3, [r3, #0]
 8008ca2:	691b      	ldr	r3, [r3, #16]
 8008ca4:	2b3e      	cmp	r3, #62	; 0x3e
 8008ca6:	d92b      	bls.n	8008d00 <USB_EPStartXfer+0x1008>
 8008ca8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008cac:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008cb0:	681b      	ldr	r3, [r3, #0]
 8008cb2:	691b      	ldr	r3, [r3, #16]
 8008cb4:	095b      	lsrs	r3, r3, #5
 8008cb6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8008cba:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008cbe:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008cc2:	681b      	ldr	r3, [r3, #0]
 8008cc4:	691b      	ldr	r3, [r3, #16]
 8008cc6:	f003 031f 	and.w	r3, r3, #31
 8008cca:	2b00      	cmp	r3, #0
 8008ccc:	d104      	bne.n	8008cd8 <USB_EPStartXfer+0xfe0>
 8008cce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008cd2:	3b01      	subs	r3, #1
 8008cd4:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8008cd8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8008cdc:	881b      	ldrh	r3, [r3, #0]
 8008cde:	b29a      	uxth	r2, r3
 8008ce0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008ce4:	b29b      	uxth	r3, r3
 8008ce6:	029b      	lsls	r3, r3, #10
 8008ce8:	b29b      	uxth	r3, r3
 8008cea:	4313      	orrs	r3, r2
 8008cec:	b29b      	uxth	r3, r3
 8008cee:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008cf2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008cf6:	b29a      	uxth	r2, r3
 8008cf8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8008cfc:	801a      	strh	r2, [r3, #0]
 8008cfe:	e070      	b.n	8008de2 <USB_EPStartXfer+0x10ea>
 8008d00:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008d04:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008d08:	681b      	ldr	r3, [r3, #0]
 8008d0a:	691b      	ldr	r3, [r3, #16]
 8008d0c:	2b00      	cmp	r3, #0
 8008d0e:	d10c      	bne.n	8008d2a <USB_EPStartXfer+0x1032>
 8008d10:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8008d14:	881b      	ldrh	r3, [r3, #0]
 8008d16:	b29b      	uxth	r3, r3
 8008d18:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008d1c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008d20:	b29a      	uxth	r2, r3
 8008d22:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8008d26:	801a      	strh	r2, [r3, #0]
 8008d28:	e05b      	b.n	8008de2 <USB_EPStartXfer+0x10ea>
 8008d2a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008d2e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008d32:	681b      	ldr	r3, [r3, #0]
 8008d34:	691b      	ldr	r3, [r3, #16]
 8008d36:	085b      	lsrs	r3, r3, #1
 8008d38:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8008d3c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008d40:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008d44:	681b      	ldr	r3, [r3, #0]
 8008d46:	691b      	ldr	r3, [r3, #16]
 8008d48:	f003 0301 	and.w	r3, r3, #1
 8008d4c:	2b00      	cmp	r3, #0
 8008d4e:	d004      	beq.n	8008d5a <USB_EPStartXfer+0x1062>
 8008d50:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008d54:	3301      	adds	r3, #1
 8008d56:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8008d5a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8008d5e:	881b      	ldrh	r3, [r3, #0]
 8008d60:	b29a      	uxth	r2, r3
 8008d62:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008d66:	b29b      	uxth	r3, r3
 8008d68:	029b      	lsls	r3, r3, #10
 8008d6a:	b29b      	uxth	r3, r3
 8008d6c:	4313      	orrs	r3, r2
 8008d6e:	b29a      	uxth	r2, r3
 8008d70:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8008d74:	801a      	strh	r2, [r3, #0]
 8008d76:	e034      	b.n	8008de2 <USB_EPStartXfer+0x10ea>
 8008d78:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008d7c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008d80:	681b      	ldr	r3, [r3, #0]
 8008d82:	785b      	ldrb	r3, [r3, #1]
 8008d84:	2b01      	cmp	r3, #1
 8008d86:	d12c      	bne.n	8008de2 <USB_EPStartXfer+0x10ea>
 8008d88:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008d8c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008d90:	681b      	ldr	r3, [r3, #0]
 8008d92:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8008d96:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008d9a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008d9e:	681b      	ldr	r3, [r3, #0]
 8008da0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008da4:	b29b      	uxth	r3, r3
 8008da6:	461a      	mov	r2, r3
 8008da8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8008dac:	4413      	add	r3, r2
 8008dae:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8008db2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008db6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008dba:	681b      	ldr	r3, [r3, #0]
 8008dbc:	781b      	ldrb	r3, [r3, #0]
 8008dbe:	011a      	lsls	r2, r3, #4
 8008dc0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8008dc4:	4413      	add	r3, r2
 8008dc6:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8008dca:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8008dce:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008dd2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008dd6:	681b      	ldr	r3, [r3, #0]
 8008dd8:	691b      	ldr	r3, [r3, #16]
 8008dda:	b29a      	uxth	r2, r3
 8008ddc:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8008de0:	801a      	strh	r2, [r3, #0]
 8008de2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008de6:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008dea:	681b      	ldr	r3, [r3, #0]
 8008dec:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8008df0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008df4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008df8:	681b      	ldr	r3, [r3, #0]
 8008dfa:	785b      	ldrb	r3, [r3, #1]
 8008dfc:	2b00      	cmp	r3, #0
 8008dfe:	f040 809d 	bne.w	8008f3c <USB_EPStartXfer+0x1244>
 8008e02:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008e06:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008e0a:	681b      	ldr	r3, [r3, #0]
 8008e0c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8008e10:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008e14:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008e18:	681b      	ldr	r3, [r3, #0]
 8008e1a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008e1e:	b29b      	uxth	r3, r3
 8008e20:	461a      	mov	r2, r3
 8008e22:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8008e26:	4413      	add	r3, r2
 8008e28:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8008e2c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008e30:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008e34:	681b      	ldr	r3, [r3, #0]
 8008e36:	781b      	ldrb	r3, [r3, #0]
 8008e38:	011a      	lsls	r2, r3, #4
 8008e3a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8008e3e:	4413      	add	r3, r2
 8008e40:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8008e44:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8008e48:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8008e4c:	881b      	ldrh	r3, [r3, #0]
 8008e4e:	b29b      	uxth	r3, r3
 8008e50:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008e54:	b29a      	uxth	r2, r3
 8008e56:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8008e5a:	801a      	strh	r2, [r3, #0]
 8008e5c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008e60:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008e64:	681b      	ldr	r3, [r3, #0]
 8008e66:	691b      	ldr	r3, [r3, #16]
 8008e68:	2b3e      	cmp	r3, #62	; 0x3e
 8008e6a:	d92b      	bls.n	8008ec4 <USB_EPStartXfer+0x11cc>
 8008e6c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008e70:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008e74:	681b      	ldr	r3, [r3, #0]
 8008e76:	691b      	ldr	r3, [r3, #16]
 8008e78:	095b      	lsrs	r3, r3, #5
 8008e7a:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8008e7e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008e82:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008e86:	681b      	ldr	r3, [r3, #0]
 8008e88:	691b      	ldr	r3, [r3, #16]
 8008e8a:	f003 031f 	and.w	r3, r3, #31
 8008e8e:	2b00      	cmp	r3, #0
 8008e90:	d104      	bne.n	8008e9c <USB_EPStartXfer+0x11a4>
 8008e92:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008e96:	3b01      	subs	r3, #1
 8008e98:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8008e9c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8008ea0:	881b      	ldrh	r3, [r3, #0]
 8008ea2:	b29a      	uxth	r2, r3
 8008ea4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008ea8:	b29b      	uxth	r3, r3
 8008eaa:	029b      	lsls	r3, r3, #10
 8008eac:	b29b      	uxth	r3, r3
 8008eae:	4313      	orrs	r3, r2
 8008eb0:	b29b      	uxth	r3, r3
 8008eb2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008eb6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008eba:	b29a      	uxth	r2, r3
 8008ebc:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8008ec0:	801a      	strh	r2, [r3, #0]
 8008ec2:	e069      	b.n	8008f98 <USB_EPStartXfer+0x12a0>
 8008ec4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008ec8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008ecc:	681b      	ldr	r3, [r3, #0]
 8008ece:	691b      	ldr	r3, [r3, #16]
 8008ed0:	2b00      	cmp	r3, #0
 8008ed2:	d10c      	bne.n	8008eee <USB_EPStartXfer+0x11f6>
 8008ed4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8008ed8:	881b      	ldrh	r3, [r3, #0]
 8008eda:	b29b      	uxth	r3, r3
 8008edc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008ee0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008ee4:	b29a      	uxth	r2, r3
 8008ee6:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8008eea:	801a      	strh	r2, [r3, #0]
 8008eec:	e054      	b.n	8008f98 <USB_EPStartXfer+0x12a0>
 8008eee:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008ef2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008ef6:	681b      	ldr	r3, [r3, #0]
 8008ef8:	691b      	ldr	r3, [r3, #16]
 8008efa:	085b      	lsrs	r3, r3, #1
 8008efc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8008f00:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008f04:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008f08:	681b      	ldr	r3, [r3, #0]
 8008f0a:	691b      	ldr	r3, [r3, #16]
 8008f0c:	f003 0301 	and.w	r3, r3, #1
 8008f10:	2b00      	cmp	r3, #0
 8008f12:	d004      	beq.n	8008f1e <USB_EPStartXfer+0x1226>
 8008f14:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008f18:	3301      	adds	r3, #1
 8008f1a:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8008f1e:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8008f22:	881b      	ldrh	r3, [r3, #0]
 8008f24:	b29a      	uxth	r2, r3
 8008f26:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008f2a:	b29b      	uxth	r3, r3
 8008f2c:	029b      	lsls	r3, r3, #10
 8008f2e:	b29b      	uxth	r3, r3
 8008f30:	4313      	orrs	r3, r2
 8008f32:	b29a      	uxth	r2, r3
 8008f34:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8008f38:	801a      	strh	r2, [r3, #0]
 8008f3a:	e02d      	b.n	8008f98 <USB_EPStartXfer+0x12a0>
 8008f3c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008f40:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008f44:	681b      	ldr	r3, [r3, #0]
 8008f46:	785b      	ldrb	r3, [r3, #1]
 8008f48:	2b01      	cmp	r3, #1
 8008f4a:	d125      	bne.n	8008f98 <USB_EPStartXfer+0x12a0>
 8008f4c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008f50:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008f54:	681b      	ldr	r3, [r3, #0]
 8008f56:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008f5a:	b29b      	uxth	r3, r3
 8008f5c:	461a      	mov	r2, r3
 8008f5e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8008f62:	4413      	add	r3, r2
 8008f64:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8008f68:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008f6c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008f70:	681b      	ldr	r3, [r3, #0]
 8008f72:	781b      	ldrb	r3, [r3, #0]
 8008f74:	011a      	lsls	r2, r3, #4
 8008f76:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8008f7a:	4413      	add	r3, r2
 8008f7c:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8008f80:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8008f84:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008f88:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008f8c:	681b      	ldr	r3, [r3, #0]
 8008f8e:	691b      	ldr	r3, [r3, #16]
 8008f90:	b29a      	uxth	r2, r3
 8008f92:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8008f96:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 8008f98:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008f9c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008fa0:	681b      	ldr	r3, [r3, #0]
 8008fa2:	69db      	ldr	r3, [r3, #28]
 8008fa4:	2b00      	cmp	r3, #0
 8008fa6:	f000 8218 	beq.w	80093da <USB_EPStartXfer+0x16e2>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 8008faa:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008fae:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008fb2:	681a      	ldr	r2, [r3, #0]
 8008fb4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008fb8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008fbc:	681b      	ldr	r3, [r3, #0]
 8008fbe:	781b      	ldrb	r3, [r3, #0]
 8008fc0:	009b      	lsls	r3, r3, #2
 8008fc2:	4413      	add	r3, r2
 8008fc4:	881b      	ldrh	r3, [r3, #0]
 8008fc6:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8008fca:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 8008fce:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008fd2:	2b00      	cmp	r3, #0
 8008fd4:	d005      	beq.n	8008fe2 <USB_EPStartXfer+0x12ea>
 8008fd6:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 8008fda:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008fde:	2b00      	cmp	r3, #0
 8008fe0:	d10d      	bne.n	8008ffe <USB_EPStartXfer+0x1306>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8008fe2:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 8008fe6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8008fea:	2b00      	cmp	r3, #0
 8008fec:	f040 81f5 	bne.w	80093da <USB_EPStartXfer+0x16e2>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8008ff0:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 8008ff4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008ff8:	2b00      	cmp	r3, #0
 8008ffa:	f040 81ee 	bne.w	80093da <USB_EPStartXfer+0x16e2>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 8008ffe:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009002:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8009006:	681a      	ldr	r2, [r3, #0]
 8009008:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800900c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009010:	681b      	ldr	r3, [r3, #0]
 8009012:	781b      	ldrb	r3, [r3, #0]
 8009014:	009b      	lsls	r3, r3, #2
 8009016:	4413      	add	r3, r2
 8009018:	881b      	ldrh	r3, [r3, #0]
 800901a:	b29b      	uxth	r3, r3
 800901c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009020:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009024:	f8a7 3094 	strh.w	r3, [r7, #148]	; 0x94
 8009028:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800902c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8009030:	681a      	ldr	r2, [r3, #0]
 8009032:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009036:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800903a:	681b      	ldr	r3, [r3, #0]
 800903c:	781b      	ldrb	r3, [r3, #0]
 800903e:	009b      	lsls	r3, r3, #2
 8009040:	441a      	add	r2, r3
 8009042:	f8b7 3094 	ldrh.w	r3, [r7, #148]	; 0x94
 8009046:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800904a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800904e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009052:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8009056:	b29b      	uxth	r3, r3
 8009058:	8013      	strh	r3, [r2, #0]
 800905a:	e1be      	b.n	80093da <USB_EPStartXfer+0x16e2>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 800905c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009060:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009064:	681b      	ldr	r3, [r3, #0]
 8009066:	78db      	ldrb	r3, [r3, #3]
 8009068:	2b01      	cmp	r3, #1
 800906a:	f040 81b4 	bne.w	80093d6 <USB_EPStartXfer+0x16de>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 800906e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009072:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009076:	681b      	ldr	r3, [r3, #0]
 8009078:	699a      	ldr	r2, [r3, #24]
 800907a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800907e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009082:	681b      	ldr	r3, [r3, #0]
 8009084:	691b      	ldr	r3, [r3, #16]
 8009086:	429a      	cmp	r2, r3
 8009088:	d917      	bls.n	80090ba <USB_EPStartXfer+0x13c2>
        {
          len = ep->maxpacket;
 800908a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800908e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009092:	681b      	ldr	r3, [r3, #0]
 8009094:	691b      	ldr	r3, [r3, #16]
 8009096:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
          ep->xfer_len -= len;
 800909a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800909e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80090a2:	681b      	ldr	r3, [r3, #0]
 80090a4:	699a      	ldr	r2, [r3, #24]
 80090a6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80090aa:	1ad2      	subs	r2, r2, r3
 80090ac:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80090b0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80090b4:	681b      	ldr	r3, [r3, #0]
 80090b6:	619a      	str	r2, [r3, #24]
 80090b8:	e00e      	b.n	80090d8 <USB_EPStartXfer+0x13e0>
        }
        else
        {
          len = ep->xfer_len;
 80090ba:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80090be:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80090c2:	681b      	ldr	r3, [r3, #0]
 80090c4:	699b      	ldr	r3, [r3, #24]
 80090c6:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
          ep->xfer_len = 0U;
 80090ca:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80090ce:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80090d2:	681b      	ldr	r3, [r3, #0]
 80090d4:	2200      	movs	r2, #0
 80090d6:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 80090d8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80090dc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80090e0:	681b      	ldr	r3, [r3, #0]
 80090e2:	785b      	ldrb	r3, [r3, #1]
 80090e4:	2b00      	cmp	r3, #0
 80090e6:	f040 8085 	bne.w	80091f4 <USB_EPStartXfer+0x14fc>
 80090ea:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80090ee:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80090f2:	681b      	ldr	r3, [r3, #0]
 80090f4:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80090f8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80090fc:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8009100:	681b      	ldr	r3, [r3, #0]
 8009102:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009106:	b29b      	uxth	r3, r3
 8009108:	461a      	mov	r2, r3
 800910a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800910e:	4413      	add	r3, r2
 8009110:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8009114:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009118:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800911c:	681b      	ldr	r3, [r3, #0]
 800911e:	781b      	ldrb	r3, [r3, #0]
 8009120:	011a      	lsls	r2, r3, #4
 8009122:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8009126:	4413      	add	r3, r2
 8009128:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800912c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8009130:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8009134:	881b      	ldrh	r3, [r3, #0]
 8009136:	b29b      	uxth	r3, r3
 8009138:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800913c:	b29a      	uxth	r2, r3
 800913e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8009142:	801a      	strh	r2, [r3, #0]
 8009144:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009148:	2b3e      	cmp	r3, #62	; 0x3e
 800914a:	d923      	bls.n	8009194 <USB_EPStartXfer+0x149c>
 800914c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009150:	095b      	lsrs	r3, r3, #5
 8009152:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8009156:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800915a:	f003 031f 	and.w	r3, r3, #31
 800915e:	2b00      	cmp	r3, #0
 8009160:	d104      	bne.n	800916c <USB_EPStartXfer+0x1474>
 8009162:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009166:	3b01      	subs	r3, #1
 8009168:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800916c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8009170:	881b      	ldrh	r3, [r3, #0]
 8009172:	b29a      	uxth	r2, r3
 8009174:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009178:	b29b      	uxth	r3, r3
 800917a:	029b      	lsls	r3, r3, #10
 800917c:	b29b      	uxth	r3, r3
 800917e:	4313      	orrs	r3, r2
 8009180:	b29b      	uxth	r3, r3
 8009182:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009186:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800918a:	b29a      	uxth	r2, r3
 800918c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8009190:	801a      	strh	r2, [r3, #0]
 8009192:	e060      	b.n	8009256 <USB_EPStartXfer+0x155e>
 8009194:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009198:	2b00      	cmp	r3, #0
 800919a:	d10c      	bne.n	80091b6 <USB_EPStartXfer+0x14be>
 800919c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80091a0:	881b      	ldrh	r3, [r3, #0]
 80091a2:	b29b      	uxth	r3, r3
 80091a4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80091a8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80091ac:	b29a      	uxth	r2, r3
 80091ae:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80091b2:	801a      	strh	r2, [r3, #0]
 80091b4:	e04f      	b.n	8009256 <USB_EPStartXfer+0x155e>
 80091b6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80091ba:	085b      	lsrs	r3, r3, #1
 80091bc:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 80091c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80091c4:	f003 0301 	and.w	r3, r3, #1
 80091c8:	2b00      	cmp	r3, #0
 80091ca:	d004      	beq.n	80091d6 <USB_EPStartXfer+0x14de>
 80091cc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80091d0:	3301      	adds	r3, #1
 80091d2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 80091d6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80091da:	881b      	ldrh	r3, [r3, #0]
 80091dc:	b29a      	uxth	r2, r3
 80091de:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80091e2:	b29b      	uxth	r3, r3
 80091e4:	029b      	lsls	r3, r3, #10
 80091e6:	b29b      	uxth	r3, r3
 80091e8:	4313      	orrs	r3, r2
 80091ea:	b29a      	uxth	r2, r3
 80091ec:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80091f0:	801a      	strh	r2, [r3, #0]
 80091f2:	e030      	b.n	8009256 <USB_EPStartXfer+0x155e>
 80091f4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80091f8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80091fc:	681b      	ldr	r3, [r3, #0]
 80091fe:	785b      	ldrb	r3, [r3, #1]
 8009200:	2b01      	cmp	r3, #1
 8009202:	d128      	bne.n	8009256 <USB_EPStartXfer+0x155e>
 8009204:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009208:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800920c:	681b      	ldr	r3, [r3, #0]
 800920e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8009212:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009216:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800921a:	681b      	ldr	r3, [r3, #0]
 800921c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009220:	b29b      	uxth	r3, r3
 8009222:	461a      	mov	r2, r3
 8009224:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8009228:	4413      	add	r3, r2
 800922a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800922e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009232:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009236:	681b      	ldr	r3, [r3, #0]
 8009238:	781b      	ldrb	r3, [r3, #0]
 800923a:	011a      	lsls	r2, r3, #4
 800923c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8009240:	4413      	add	r3, r2
 8009242:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8009246:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800924a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800924e:	b29a      	uxth	r2, r3
 8009250:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8009254:	801a      	strh	r2, [r3, #0]
 8009256:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800925a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800925e:	681b      	ldr	r3, [r3, #0]
 8009260:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8009264:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009268:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800926c:	681b      	ldr	r3, [r3, #0]
 800926e:	785b      	ldrb	r3, [r3, #1]
 8009270:	2b00      	cmp	r3, #0
 8009272:	f040 8085 	bne.w	8009380 <USB_EPStartXfer+0x1688>
 8009276:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800927a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800927e:	681b      	ldr	r3, [r3, #0]
 8009280:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8009284:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009288:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800928c:	681b      	ldr	r3, [r3, #0]
 800928e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009292:	b29b      	uxth	r3, r3
 8009294:	461a      	mov	r2, r3
 8009296:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800929a:	4413      	add	r3, r2
 800929c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 80092a0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80092a4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80092a8:	681b      	ldr	r3, [r3, #0]
 80092aa:	781b      	ldrb	r3, [r3, #0]
 80092ac:	011a      	lsls	r2, r3, #4
 80092ae:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80092b2:	4413      	add	r3, r2
 80092b4:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80092b8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80092bc:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80092c0:	881b      	ldrh	r3, [r3, #0]
 80092c2:	b29b      	uxth	r3, r3
 80092c4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80092c8:	b29a      	uxth	r2, r3
 80092ca:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80092ce:	801a      	strh	r2, [r3, #0]
 80092d0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80092d4:	2b3e      	cmp	r3, #62	; 0x3e
 80092d6:	d923      	bls.n	8009320 <USB_EPStartXfer+0x1628>
 80092d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80092dc:	095b      	lsrs	r3, r3, #5
 80092de:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80092e2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80092e6:	f003 031f 	and.w	r3, r3, #31
 80092ea:	2b00      	cmp	r3, #0
 80092ec:	d104      	bne.n	80092f8 <USB_EPStartXfer+0x1600>
 80092ee:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80092f2:	3b01      	subs	r3, #1
 80092f4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80092f8:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80092fc:	881b      	ldrh	r3, [r3, #0]
 80092fe:	b29a      	uxth	r2, r3
 8009300:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8009304:	b29b      	uxth	r3, r3
 8009306:	029b      	lsls	r3, r3, #10
 8009308:	b29b      	uxth	r3, r3
 800930a:	4313      	orrs	r3, r2
 800930c:	b29b      	uxth	r3, r3
 800930e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009312:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009316:	b29a      	uxth	r2, r3
 8009318:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800931c:	801a      	strh	r2, [r3, #0]
 800931e:	e05c      	b.n	80093da <USB_EPStartXfer+0x16e2>
 8009320:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009324:	2b00      	cmp	r3, #0
 8009326:	d10c      	bne.n	8009342 <USB_EPStartXfer+0x164a>
 8009328:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800932c:	881b      	ldrh	r3, [r3, #0]
 800932e:	b29b      	uxth	r3, r3
 8009330:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009334:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009338:	b29a      	uxth	r2, r3
 800933a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800933e:	801a      	strh	r2, [r3, #0]
 8009340:	e04b      	b.n	80093da <USB_EPStartXfer+0x16e2>
 8009342:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009346:	085b      	lsrs	r3, r3, #1
 8009348:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800934c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009350:	f003 0301 	and.w	r3, r3, #1
 8009354:	2b00      	cmp	r3, #0
 8009356:	d004      	beq.n	8009362 <USB_EPStartXfer+0x166a>
 8009358:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800935c:	3301      	adds	r3, #1
 800935e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8009362:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8009366:	881b      	ldrh	r3, [r3, #0]
 8009368:	b29a      	uxth	r2, r3
 800936a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800936e:	b29b      	uxth	r3, r3
 8009370:	029b      	lsls	r3, r3, #10
 8009372:	b29b      	uxth	r3, r3
 8009374:	4313      	orrs	r3, r2
 8009376:	b29a      	uxth	r2, r3
 8009378:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800937c:	801a      	strh	r2, [r3, #0]
 800937e:	e02c      	b.n	80093da <USB_EPStartXfer+0x16e2>
 8009380:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009384:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009388:	681b      	ldr	r3, [r3, #0]
 800938a:	785b      	ldrb	r3, [r3, #1]
 800938c:	2b01      	cmp	r3, #1
 800938e:	d124      	bne.n	80093da <USB_EPStartXfer+0x16e2>
 8009390:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009394:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8009398:	681b      	ldr	r3, [r3, #0]
 800939a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800939e:	b29b      	uxth	r3, r3
 80093a0:	461a      	mov	r2, r3
 80093a2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80093a6:	4413      	add	r3, r2
 80093a8:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80093ac:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80093b0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80093b4:	681b      	ldr	r3, [r3, #0]
 80093b6:	781b      	ldrb	r3, [r3, #0]
 80093b8:	011a      	lsls	r2, r3, #4
 80093ba:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80093be:	4413      	add	r3, r2
 80093c0:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80093c4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80093c8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80093cc:	b29a      	uxth	r2, r3
 80093ce:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80093d2:	801a      	strh	r2, [r3, #0]
 80093d4:	e001      	b.n	80093da <USB_EPStartXfer+0x16e2>
      }
      else
      {
        return HAL_ERROR;
 80093d6:	2301      	movs	r3, #1
 80093d8:	e03a      	b.n	8009450 <USB_EPStartXfer+0x1758>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80093da:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80093de:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80093e2:	681a      	ldr	r2, [r3, #0]
 80093e4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80093e8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80093ec:	681b      	ldr	r3, [r3, #0]
 80093ee:	781b      	ldrb	r3, [r3, #0]
 80093f0:	009b      	lsls	r3, r3, #2
 80093f2:	4413      	add	r3, r2
 80093f4:	881b      	ldrh	r3, [r3, #0]
 80093f6:	b29b      	uxth	r3, r3
 80093f8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80093fc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009400:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 8009404:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 8009408:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800940c:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 8009410:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 8009414:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8009418:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 800941c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009420:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8009424:	681a      	ldr	r2, [r3, #0]
 8009426:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800942a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800942e:	681b      	ldr	r3, [r3, #0]
 8009430:	781b      	ldrb	r3, [r3, #0]
 8009432:	009b      	lsls	r3, r3, #2
 8009434:	441a      	add	r2, r3
 8009436:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 800943a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800943e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009442:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009446:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800944a:	b29b      	uxth	r3, r3
 800944c:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800944e:	2300      	movs	r3, #0
}
 8009450:	4618      	mov	r0, r3
 8009452:	f507 7784 	add.w	r7, r7, #264	; 0x108
 8009456:	46bd      	mov	sp, r7
 8009458:	bd80      	pop	{r7, pc}

0800945a <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800945a:	b480      	push	{r7}
 800945c:	b085      	sub	sp, #20
 800945e:	af00      	add	r7, sp, #0
 8009460:	6078      	str	r0, [r7, #4]
 8009462:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8009464:	683b      	ldr	r3, [r7, #0]
 8009466:	785b      	ldrb	r3, [r3, #1]
 8009468:	2b00      	cmp	r3, #0
 800946a:	d020      	beq.n	80094ae <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 800946c:	687a      	ldr	r2, [r7, #4]
 800946e:	683b      	ldr	r3, [r7, #0]
 8009470:	781b      	ldrb	r3, [r3, #0]
 8009472:	009b      	lsls	r3, r3, #2
 8009474:	4413      	add	r3, r2
 8009476:	881b      	ldrh	r3, [r3, #0]
 8009478:	b29b      	uxth	r3, r3
 800947a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800947e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009482:	81bb      	strh	r3, [r7, #12]
 8009484:	89bb      	ldrh	r3, [r7, #12]
 8009486:	f083 0310 	eor.w	r3, r3, #16
 800948a:	81bb      	strh	r3, [r7, #12]
 800948c:	687a      	ldr	r2, [r7, #4]
 800948e:	683b      	ldr	r3, [r7, #0]
 8009490:	781b      	ldrb	r3, [r3, #0]
 8009492:	009b      	lsls	r3, r3, #2
 8009494:	441a      	add	r2, r3
 8009496:	89bb      	ldrh	r3, [r7, #12]
 8009498:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800949c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80094a0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80094a4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80094a8:	b29b      	uxth	r3, r3
 80094aa:	8013      	strh	r3, [r2, #0]
 80094ac:	e01f      	b.n	80094ee <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 80094ae:	687a      	ldr	r2, [r7, #4]
 80094b0:	683b      	ldr	r3, [r7, #0]
 80094b2:	781b      	ldrb	r3, [r3, #0]
 80094b4:	009b      	lsls	r3, r3, #2
 80094b6:	4413      	add	r3, r2
 80094b8:	881b      	ldrh	r3, [r3, #0]
 80094ba:	b29b      	uxth	r3, r3
 80094bc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80094c0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80094c4:	81fb      	strh	r3, [r7, #14]
 80094c6:	89fb      	ldrh	r3, [r7, #14]
 80094c8:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 80094cc:	81fb      	strh	r3, [r7, #14]
 80094ce:	687a      	ldr	r2, [r7, #4]
 80094d0:	683b      	ldr	r3, [r7, #0]
 80094d2:	781b      	ldrb	r3, [r3, #0]
 80094d4:	009b      	lsls	r3, r3, #2
 80094d6:	441a      	add	r2, r3
 80094d8:	89fb      	ldrh	r3, [r7, #14]
 80094da:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80094de:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80094e2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80094e6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80094ea:	b29b      	uxth	r3, r3
 80094ec:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 80094ee:	2300      	movs	r3, #0
}
 80094f0:	4618      	mov	r0, r3
 80094f2:	3714      	adds	r7, #20
 80094f4:	46bd      	mov	sp, r7
 80094f6:	bc80      	pop	{r7}
 80094f8:	4770      	bx	lr

080094fa <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80094fa:	b480      	push	{r7}
 80094fc:	b087      	sub	sp, #28
 80094fe:	af00      	add	r7, sp, #0
 8009500:	6078      	str	r0, [r7, #4]
 8009502:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8009504:	683b      	ldr	r3, [r7, #0]
 8009506:	7b1b      	ldrb	r3, [r3, #12]
 8009508:	2b00      	cmp	r3, #0
 800950a:	f040 809d 	bne.w	8009648 <USB_EPClearStall+0x14e>
  {
    if (ep->is_in != 0U)
 800950e:	683b      	ldr	r3, [r7, #0]
 8009510:	785b      	ldrb	r3, [r3, #1]
 8009512:	2b00      	cmp	r3, #0
 8009514:	d04c      	beq.n	80095b0 <USB_EPClearStall+0xb6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8009516:	687a      	ldr	r2, [r7, #4]
 8009518:	683b      	ldr	r3, [r7, #0]
 800951a:	781b      	ldrb	r3, [r3, #0]
 800951c:	009b      	lsls	r3, r3, #2
 800951e:	4413      	add	r3, r2
 8009520:	881b      	ldrh	r3, [r3, #0]
 8009522:	823b      	strh	r3, [r7, #16]
 8009524:	8a3b      	ldrh	r3, [r7, #16]
 8009526:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800952a:	2b00      	cmp	r3, #0
 800952c:	d01b      	beq.n	8009566 <USB_EPClearStall+0x6c>
 800952e:	687a      	ldr	r2, [r7, #4]
 8009530:	683b      	ldr	r3, [r7, #0]
 8009532:	781b      	ldrb	r3, [r3, #0]
 8009534:	009b      	lsls	r3, r3, #2
 8009536:	4413      	add	r3, r2
 8009538:	881b      	ldrh	r3, [r3, #0]
 800953a:	b29b      	uxth	r3, r3
 800953c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009540:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009544:	81fb      	strh	r3, [r7, #14]
 8009546:	687a      	ldr	r2, [r7, #4]
 8009548:	683b      	ldr	r3, [r7, #0]
 800954a:	781b      	ldrb	r3, [r3, #0]
 800954c:	009b      	lsls	r3, r3, #2
 800954e:	441a      	add	r2, r3
 8009550:	89fb      	ldrh	r3, [r7, #14]
 8009552:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009556:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800955a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800955e:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8009562:	b29b      	uxth	r3, r3
 8009564:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8009566:	683b      	ldr	r3, [r7, #0]
 8009568:	78db      	ldrb	r3, [r3, #3]
 800956a:	2b01      	cmp	r3, #1
 800956c:	d06c      	beq.n	8009648 <USB_EPClearStall+0x14e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800956e:	687a      	ldr	r2, [r7, #4]
 8009570:	683b      	ldr	r3, [r7, #0]
 8009572:	781b      	ldrb	r3, [r3, #0]
 8009574:	009b      	lsls	r3, r3, #2
 8009576:	4413      	add	r3, r2
 8009578:	881b      	ldrh	r3, [r3, #0]
 800957a:	b29b      	uxth	r3, r3
 800957c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009580:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009584:	81bb      	strh	r3, [r7, #12]
 8009586:	89bb      	ldrh	r3, [r7, #12]
 8009588:	f083 0320 	eor.w	r3, r3, #32
 800958c:	81bb      	strh	r3, [r7, #12]
 800958e:	687a      	ldr	r2, [r7, #4]
 8009590:	683b      	ldr	r3, [r7, #0]
 8009592:	781b      	ldrb	r3, [r3, #0]
 8009594:	009b      	lsls	r3, r3, #2
 8009596:	441a      	add	r2, r3
 8009598:	89bb      	ldrh	r3, [r7, #12]
 800959a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800959e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80095a2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80095a6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80095aa:	b29b      	uxth	r3, r3
 80095ac:	8013      	strh	r3, [r2, #0]
 80095ae:	e04b      	b.n	8009648 <USB_EPClearStall+0x14e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80095b0:	687a      	ldr	r2, [r7, #4]
 80095b2:	683b      	ldr	r3, [r7, #0]
 80095b4:	781b      	ldrb	r3, [r3, #0]
 80095b6:	009b      	lsls	r3, r3, #2
 80095b8:	4413      	add	r3, r2
 80095ba:	881b      	ldrh	r3, [r3, #0]
 80095bc:	82fb      	strh	r3, [r7, #22]
 80095be:	8afb      	ldrh	r3, [r7, #22]
 80095c0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80095c4:	2b00      	cmp	r3, #0
 80095c6:	d01b      	beq.n	8009600 <USB_EPClearStall+0x106>
 80095c8:	687a      	ldr	r2, [r7, #4]
 80095ca:	683b      	ldr	r3, [r7, #0]
 80095cc:	781b      	ldrb	r3, [r3, #0]
 80095ce:	009b      	lsls	r3, r3, #2
 80095d0:	4413      	add	r3, r2
 80095d2:	881b      	ldrh	r3, [r3, #0]
 80095d4:	b29b      	uxth	r3, r3
 80095d6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80095da:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80095de:	82bb      	strh	r3, [r7, #20]
 80095e0:	687a      	ldr	r2, [r7, #4]
 80095e2:	683b      	ldr	r3, [r7, #0]
 80095e4:	781b      	ldrb	r3, [r3, #0]
 80095e6:	009b      	lsls	r3, r3, #2
 80095e8:	441a      	add	r2, r3
 80095ea:	8abb      	ldrh	r3, [r7, #20]
 80095ec:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80095f0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80095f4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80095f8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80095fc:	b29b      	uxth	r3, r3
 80095fe:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8009600:	687a      	ldr	r2, [r7, #4]
 8009602:	683b      	ldr	r3, [r7, #0]
 8009604:	781b      	ldrb	r3, [r3, #0]
 8009606:	009b      	lsls	r3, r3, #2
 8009608:	4413      	add	r3, r2
 800960a:	881b      	ldrh	r3, [r3, #0]
 800960c:	b29b      	uxth	r3, r3
 800960e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009612:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009616:	827b      	strh	r3, [r7, #18]
 8009618:	8a7b      	ldrh	r3, [r7, #18]
 800961a:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800961e:	827b      	strh	r3, [r7, #18]
 8009620:	8a7b      	ldrh	r3, [r7, #18]
 8009622:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8009626:	827b      	strh	r3, [r7, #18]
 8009628:	687a      	ldr	r2, [r7, #4]
 800962a:	683b      	ldr	r3, [r7, #0]
 800962c:	781b      	ldrb	r3, [r3, #0]
 800962e:	009b      	lsls	r3, r3, #2
 8009630:	441a      	add	r2, r3
 8009632:	8a7b      	ldrh	r3, [r7, #18]
 8009634:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009638:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800963c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009640:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009644:	b29b      	uxth	r3, r3
 8009646:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 8009648:	2300      	movs	r3, #0
}
 800964a:	4618      	mov	r0, r3
 800964c:	371c      	adds	r7, #28
 800964e:	46bd      	mov	sp, r7
 8009650:	bc80      	pop	{r7}
 8009652:	4770      	bx	lr

08009654 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 8009654:	b480      	push	{r7}
 8009656:	b083      	sub	sp, #12
 8009658:	af00      	add	r7, sp, #0
 800965a:	6078      	str	r0, [r7, #4]
 800965c:	460b      	mov	r3, r1
 800965e:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 8009660:	78fb      	ldrb	r3, [r7, #3]
 8009662:	2b00      	cmp	r3, #0
 8009664:	d103      	bne.n	800966e <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	2280      	movs	r2, #128	; 0x80
 800966a:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 800966e:	2300      	movs	r3, #0
}
 8009670:	4618      	mov	r0, r3
 8009672:	370c      	adds	r7, #12
 8009674:	46bd      	mov	sp, r7
 8009676:	bc80      	pop	{r7}
 8009678:	4770      	bx	lr

0800967a <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 800967a:	b480      	push	{r7}
 800967c:	b083      	sub	sp, #12
 800967e:	af00      	add	r7, sp, #0
 8009680:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8009682:	2300      	movs	r3, #0
}
 8009684:	4618      	mov	r0, r3
 8009686:	370c      	adds	r7, #12
 8009688:	46bd      	mov	sp, r7
 800968a:	bc80      	pop	{r7}
 800968c:	4770      	bx	lr

0800968e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 800968e:	b480      	push	{r7}
 8009690:	b083      	sub	sp, #12
 8009692:	af00      	add	r7, sp, #0
 8009694:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8009696:	2300      	movs	r3, #0
}
 8009698:	4618      	mov	r0, r3
 800969a:	370c      	adds	r7, #12
 800969c:	46bd      	mov	sp, r7
 800969e:	bc80      	pop	{r7}
 80096a0:	4770      	bx	lr

080096a2 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 80096a2:	b480      	push	{r7}
 80096a4:	b085      	sub	sp, #20
 80096a6:	af00      	add	r7, sp, #0
 80096a8:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80096b0:	b29b      	uxth	r3, r3
 80096b2:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 80096b4:	68fb      	ldr	r3, [r7, #12]
}
 80096b6:	4618      	mov	r0, r3
 80096b8:	3714      	adds	r7, #20
 80096ba:	46bd      	mov	sp, r7
 80096bc:	bc80      	pop	{r7}
 80096be:	4770      	bx	lr

080096c0 <USB_EP0_OutStart>:
  * @param  USBx Selected device
  * @param  psetup pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 80096c0:	b480      	push	{r7}
 80096c2:	b083      	sub	sp, #12
 80096c4:	af00      	add	r7, sp, #0
 80096c6:	6078      	str	r0, [r7, #4]
 80096c8:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 80096ca:	2300      	movs	r3, #0
}
 80096cc:	4618      	mov	r0, r3
 80096ce:	370c      	adds	r7, #12
 80096d0:	46bd      	mov	sp, r7
 80096d2:	bc80      	pop	{r7}
 80096d4:	4770      	bx	lr

080096d6 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 80096d6:	b480      	push	{r7}
 80096d8:	b08b      	sub	sp, #44	; 0x2c
 80096da:	af00      	add	r7, sp, #0
 80096dc:	60f8      	str	r0, [r7, #12]
 80096de:	60b9      	str	r1, [r7, #8]
 80096e0:	4611      	mov	r1, r2
 80096e2:	461a      	mov	r2, r3
 80096e4:	460b      	mov	r3, r1
 80096e6:	80fb      	strh	r3, [r7, #6]
 80096e8:	4613      	mov	r3, r2
 80096ea:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 80096ec:	88bb      	ldrh	r3, [r7, #4]
 80096ee:	3301      	adds	r3, #1
 80096f0:	085b      	lsrs	r3, r3, #1
 80096f2:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 80096f4:	68fb      	ldr	r3, [r7, #12]
 80096f6:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 80096f8:	68bb      	ldr	r3, [r7, #8]
 80096fa:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 80096fc:	88fb      	ldrh	r3, [r7, #6]
 80096fe:	005a      	lsls	r2, r3, #1
 8009700:	697b      	ldr	r3, [r7, #20]
 8009702:	4413      	add	r3, r2
 8009704:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009708:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800970a:	69bb      	ldr	r3, [r7, #24]
 800970c:	627b      	str	r3, [r7, #36]	; 0x24
 800970e:	e01e      	b.n	800974e <USB_WritePMA+0x78>
  {
    WrVal = pBuf[0];
 8009710:	69fb      	ldr	r3, [r7, #28]
 8009712:	781b      	ldrb	r3, [r3, #0]
 8009714:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 8009716:	69fb      	ldr	r3, [r7, #28]
 8009718:	3301      	adds	r3, #1
 800971a:	781b      	ldrb	r3, [r3, #0]
 800971c:	021b      	lsls	r3, r3, #8
 800971e:	b21a      	sxth	r2, r3
 8009720:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8009724:	4313      	orrs	r3, r2
 8009726:	b21b      	sxth	r3, r3
 8009728:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 800972a:	6a3b      	ldr	r3, [r7, #32]
 800972c:	8a7a      	ldrh	r2, [r7, #18]
 800972e:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 8009730:	6a3b      	ldr	r3, [r7, #32]
 8009732:	3302      	adds	r3, #2
 8009734:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
 8009736:	6a3b      	ldr	r3, [r7, #32]
 8009738:	3302      	adds	r3, #2
 800973a:	623b      	str	r3, [r7, #32]
#endif /* PMA_ACCESS */

    pBuf++;
 800973c:	69fb      	ldr	r3, [r7, #28]
 800973e:	3301      	adds	r3, #1
 8009740:	61fb      	str	r3, [r7, #28]
    pBuf++;
 8009742:	69fb      	ldr	r3, [r7, #28]
 8009744:	3301      	adds	r3, #1
 8009746:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 8009748:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800974a:	3b01      	subs	r3, #1
 800974c:	627b      	str	r3, [r7, #36]	; 0x24
 800974e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009750:	2b00      	cmp	r3, #0
 8009752:	d1dd      	bne.n	8009710 <USB_WritePMA+0x3a>
  }
}
 8009754:	bf00      	nop
 8009756:	bf00      	nop
 8009758:	372c      	adds	r7, #44	; 0x2c
 800975a:	46bd      	mov	sp, r7
 800975c:	bc80      	pop	{r7}
 800975e:	4770      	bx	lr

08009760 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8009760:	b480      	push	{r7}
 8009762:	b08b      	sub	sp, #44	; 0x2c
 8009764:	af00      	add	r7, sp, #0
 8009766:	60f8      	str	r0, [r7, #12]
 8009768:	60b9      	str	r1, [r7, #8]
 800976a:	4611      	mov	r1, r2
 800976c:	461a      	mov	r2, r3
 800976e:	460b      	mov	r3, r1
 8009770:	80fb      	strh	r3, [r7, #6]
 8009772:	4613      	mov	r3, r2
 8009774:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 8009776:	88bb      	ldrh	r3, [r7, #4]
 8009778:	085b      	lsrs	r3, r3, #1
 800977a:	b29b      	uxth	r3, r3
 800977c:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800977e:	68fb      	ldr	r3, [r7, #12]
 8009780:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8009782:	68bb      	ldr	r3, [r7, #8]
 8009784:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8009786:	88fb      	ldrh	r3, [r7, #6]
 8009788:	005a      	lsls	r2, r3, #1
 800978a:	697b      	ldr	r3, [r7, #20]
 800978c:	4413      	add	r3, r2
 800978e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009792:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8009794:	69bb      	ldr	r3, [r7, #24]
 8009796:	627b      	str	r3, [r7, #36]	; 0x24
 8009798:	e01b      	b.n	80097d2 <USB_ReadPMA+0x72>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 800979a:	6a3b      	ldr	r3, [r7, #32]
 800979c:	881b      	ldrh	r3, [r3, #0]
 800979e:	b29b      	uxth	r3, r3
 80097a0:	613b      	str	r3, [r7, #16]
    pdwVal++;
 80097a2:	6a3b      	ldr	r3, [r7, #32]
 80097a4:	3302      	adds	r3, #2
 80097a6:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 80097a8:	693b      	ldr	r3, [r7, #16]
 80097aa:	b2da      	uxtb	r2, r3
 80097ac:	69fb      	ldr	r3, [r7, #28]
 80097ae:	701a      	strb	r2, [r3, #0]
    pBuf++;
 80097b0:	69fb      	ldr	r3, [r7, #28]
 80097b2:	3301      	adds	r3, #1
 80097b4:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 80097b6:	693b      	ldr	r3, [r7, #16]
 80097b8:	0a1b      	lsrs	r3, r3, #8
 80097ba:	b2da      	uxtb	r2, r3
 80097bc:	69fb      	ldr	r3, [r7, #28]
 80097be:	701a      	strb	r2, [r3, #0]
    pBuf++;
 80097c0:	69fb      	ldr	r3, [r7, #28]
 80097c2:	3301      	adds	r3, #1
 80097c4:	61fb      	str	r3, [r7, #28]

#if PMA_ACCESS > 1U
    pdwVal++;
 80097c6:	6a3b      	ldr	r3, [r7, #32]
 80097c8:	3302      	adds	r3, #2
 80097ca:	623b      	str	r3, [r7, #32]
  for (count = n; count != 0U; count--)
 80097cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80097ce:	3b01      	subs	r3, #1
 80097d0:	627b      	str	r3, [r7, #36]	; 0x24
 80097d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80097d4:	2b00      	cmp	r3, #0
 80097d6:	d1e0      	bne.n	800979a <USB_ReadPMA+0x3a>
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 80097d8:	88bb      	ldrh	r3, [r7, #4]
 80097da:	f003 0301 	and.w	r3, r3, #1
 80097de:	b29b      	uxth	r3, r3
 80097e0:	2b00      	cmp	r3, #0
 80097e2:	d007      	beq.n	80097f4 <USB_ReadPMA+0x94>
  {
    RdVal = *pdwVal;
 80097e4:	6a3b      	ldr	r3, [r7, #32]
 80097e6:	881b      	ldrh	r3, [r3, #0]
 80097e8:	b29b      	uxth	r3, r3
 80097ea:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 80097ec:	693b      	ldr	r3, [r7, #16]
 80097ee:	b2da      	uxtb	r2, r3
 80097f0:	69fb      	ldr	r3, [r7, #28]
 80097f2:	701a      	strb	r2, [r3, #0]
  }
}
 80097f4:	bf00      	nop
 80097f6:	372c      	adds	r7, #44	; 0x2c
 80097f8:	46bd      	mov	sp, r7
 80097fa:	bc80      	pop	{r7}
 80097fc:	4770      	bx	lr

080097fe <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80097fe:	b580      	push	{r7, lr}
 8009800:	b084      	sub	sp, #16
 8009802:	af00      	add	r7, sp, #0
 8009804:	6078      	str	r0, [r7, #4]
 8009806:	460b      	mov	r3, r1
 8009808:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 800980a:	2300      	movs	r3, #0
 800980c:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800980e:	687b      	ldr	r3, [r7, #4]
 8009810:	7c1b      	ldrb	r3, [r3, #16]
 8009812:	2b00      	cmp	r3, #0
 8009814:	d115      	bne.n	8009842 <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8009816:	f44f 7300 	mov.w	r3, #512	; 0x200
 800981a:	2202      	movs	r2, #2
 800981c:	2181      	movs	r1, #129	; 0x81
 800981e:	6878      	ldr	r0, [r7, #4]
 8009820:	f001 fe87 	bl	800b532 <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	2201      	movs	r2, #1
 8009828:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800982a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800982e:	2202      	movs	r2, #2
 8009830:	2101      	movs	r1, #1
 8009832:	6878      	ldr	r0, [r7, #4]
 8009834:	f001 fe7d 	bl	800b532 <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8009838:	687b      	ldr	r3, [r7, #4]
 800983a:	2201      	movs	r2, #1
 800983c:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
 8009840:	e012      	b.n	8009868 <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8009842:	2340      	movs	r3, #64	; 0x40
 8009844:	2202      	movs	r2, #2
 8009846:	2181      	movs	r1, #129	; 0x81
 8009848:	6878      	ldr	r0, [r7, #4]
 800984a:	f001 fe72 	bl	800b532 <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	2201      	movs	r2, #1
 8009852:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8009854:	2340      	movs	r3, #64	; 0x40
 8009856:	2202      	movs	r2, #2
 8009858:	2101      	movs	r1, #1
 800985a:	6878      	ldr	r0, [r7, #4]
 800985c:	f001 fe69 	bl	800b532 <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	2201      	movs	r2, #1
 8009864:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8009868:	2308      	movs	r3, #8
 800986a:	2203      	movs	r2, #3
 800986c:	2182      	movs	r1, #130	; 0x82
 800986e:	6878      	ldr	r0, [r7, #4]
 8009870:	f001 fe5f 	bl	800b532 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	2201      	movs	r2, #1
 8009878:	641a      	str	r2, [r3, #64]	; 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800987a:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800987e:	f001 ff7f 	bl	800b780 <USBD_static_malloc>
 8009882:	4602      	mov	r2, r0
 8009884:	687b      	ldr	r3, [r7, #4]
 8009886:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  if (pdev->pClassData == NULL)
 800988a:	687b      	ldr	r3, [r7, #4]
 800988c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009890:	2b00      	cmp	r3, #0
 8009892:	d102      	bne.n	800989a <USBD_CDC_Init+0x9c>
  {
    ret = 1U;
 8009894:	2301      	movs	r3, #1
 8009896:	73fb      	strb	r3, [r7, #15]
 8009898:	e026      	b.n	80098e8 <USBD_CDC_Init+0xea>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80098a0:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80098a8:	681b      	ldr	r3, [r3, #0]
 80098aa:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 80098ac:	68bb      	ldr	r3, [r7, #8]
 80098ae:	2200      	movs	r2, #0
 80098b0:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    hcdc->RxState = 0U;
 80098b4:	68bb      	ldr	r3, [r7, #8]
 80098b6:	2200      	movs	r2, #0
 80098b8:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	7c1b      	ldrb	r3, [r3, #16]
 80098c0:	2b00      	cmp	r3, #0
 80098c2:	d109      	bne.n	80098d8 <USBD_CDC_Init+0xda>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80098c4:	68bb      	ldr	r3, [r7, #8]
 80098c6:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80098ca:	f44f 7300 	mov.w	r3, #512	; 0x200
 80098ce:	2101      	movs	r1, #1
 80098d0:	6878      	ldr	r0, [r7, #4]
 80098d2:	f001 ff1f 	bl	800b714 <USBD_LL_PrepareReceive>
 80098d6:	e007      	b.n	80098e8 <USBD_CDC_Init+0xea>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80098d8:	68bb      	ldr	r3, [r7, #8]
 80098da:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80098de:	2340      	movs	r3, #64	; 0x40
 80098e0:	2101      	movs	r1, #1
 80098e2:	6878      	ldr	r0, [r7, #4]
 80098e4:	f001 ff16 	bl	800b714 <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 80098e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80098ea:	4618      	mov	r0, r3
 80098ec:	3710      	adds	r7, #16
 80098ee:	46bd      	mov	sp, r7
 80098f0:	bd80      	pop	{r7, pc}

080098f2 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80098f2:	b580      	push	{r7, lr}
 80098f4:	b084      	sub	sp, #16
 80098f6:	af00      	add	r7, sp, #0
 80098f8:	6078      	str	r0, [r7, #4]
 80098fa:	460b      	mov	r3, r1
 80098fc:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 80098fe:	2300      	movs	r3, #0
 8009900:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8009902:	2181      	movs	r1, #129	; 0x81
 8009904:	6878      	ldr	r0, [r7, #4]
 8009906:	f001 fe3a 	bl	800b57e <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800990a:	687b      	ldr	r3, [r7, #4]
 800990c:	2200      	movs	r2, #0
 800990e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8009910:	2101      	movs	r1, #1
 8009912:	6878      	ldr	r0, [r7, #4]
 8009914:	f001 fe33 	bl	800b57e <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8009918:	687b      	ldr	r3, [r7, #4]
 800991a:	2200      	movs	r2, #0
 800991c:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8009920:	2182      	movs	r1, #130	; 0x82
 8009922:	6878      	ldr	r0, [r7, #4]
 8009924:	f001 fe2b 	bl	800b57e <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	2200      	movs	r2, #0
 800992c:	641a      	str	r2, [r3, #64]	; 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800992e:	687b      	ldr	r3, [r7, #4]
 8009930:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009934:	2b00      	cmp	r3, #0
 8009936:	d00e      	beq.n	8009956 <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8009938:	687b      	ldr	r3, [r7, #4]
 800993a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800993e:	685b      	ldr	r3, [r3, #4]
 8009940:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009948:	4618      	mov	r0, r3
 800994a:	f001 ff25 	bl	800b798 <USBD_static_free>
    pdev->pClassData = NULL;
 800994e:	687b      	ldr	r3, [r7, #4]
 8009950:	2200      	movs	r2, #0
 8009952:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  return ret;
 8009956:	7bfb      	ldrb	r3, [r7, #15]
}
 8009958:	4618      	mov	r0, r3
 800995a:	3710      	adds	r7, #16
 800995c:	46bd      	mov	sp, r7
 800995e:	bd80      	pop	{r7, pc}

08009960 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8009960:	b580      	push	{r7, lr}
 8009962:	b086      	sub	sp, #24
 8009964:	af00      	add	r7, sp, #0
 8009966:	6078      	str	r0, [r7, #4]
 8009968:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009970:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 8009972:	2300      	movs	r3, #0
 8009974:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 8009976:	2300      	movs	r3, #0
 8009978:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 800997a:	2300      	movs	r3, #0
 800997c:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800997e:	683b      	ldr	r3, [r7, #0]
 8009980:	781b      	ldrb	r3, [r3, #0]
 8009982:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8009986:	2b00      	cmp	r3, #0
 8009988:	d039      	beq.n	80099fe <USBD_CDC_Setup+0x9e>
 800998a:	2b20      	cmp	r3, #32
 800998c:	d17f      	bne.n	8009a8e <USBD_CDC_Setup+0x12e>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 800998e:	683b      	ldr	r3, [r7, #0]
 8009990:	88db      	ldrh	r3, [r3, #6]
 8009992:	2b00      	cmp	r3, #0
 8009994:	d029      	beq.n	80099ea <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 8009996:	683b      	ldr	r3, [r7, #0]
 8009998:	781b      	ldrb	r3, [r3, #0]
 800999a:	b25b      	sxtb	r3, r3
 800999c:	2b00      	cmp	r3, #0
 800999e:	da11      	bge.n	80099c4 <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80099a6:	689b      	ldr	r3, [r3, #8]
 80099a8:	683a      	ldr	r2, [r7, #0]
 80099aa:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 80099ac:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80099ae:	683a      	ldr	r2, [r7, #0]
 80099b0:	88d2      	ldrh	r2, [r2, #6]
 80099b2:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 80099b4:	6939      	ldr	r1, [r7, #16]
 80099b6:	683b      	ldr	r3, [r7, #0]
 80099b8:	88db      	ldrh	r3, [r3, #6]
 80099ba:	461a      	mov	r2, r3
 80099bc:	6878      	ldr	r0, [r7, #4]
 80099be:	f001 fa0a 	bl	800add6 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 80099c2:	e06b      	b.n	8009a9c <USBD_CDC_Setup+0x13c>
          hcdc->CmdOpCode = req->bRequest;
 80099c4:	683b      	ldr	r3, [r7, #0]
 80099c6:	785a      	ldrb	r2, [r3, #1]
 80099c8:	693b      	ldr	r3, [r7, #16]
 80099ca:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 80099ce:	683b      	ldr	r3, [r7, #0]
 80099d0:	88db      	ldrh	r3, [r3, #6]
 80099d2:	b2da      	uxtb	r2, r3
 80099d4:	693b      	ldr	r3, [r7, #16]
 80099d6:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 80099da:	6939      	ldr	r1, [r7, #16]
 80099dc:	683b      	ldr	r3, [r7, #0]
 80099de:	88db      	ldrh	r3, [r3, #6]
 80099e0:	461a      	mov	r2, r3
 80099e2:	6878      	ldr	r0, [r7, #4]
 80099e4:	f001 fa25 	bl	800ae32 <USBD_CtlPrepareRx>
      break;
 80099e8:	e058      	b.n	8009a9c <USBD_CDC_Setup+0x13c>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80099ea:	687b      	ldr	r3, [r7, #4]
 80099ec:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80099f0:	689b      	ldr	r3, [r3, #8]
 80099f2:	683a      	ldr	r2, [r7, #0]
 80099f4:	7850      	ldrb	r0, [r2, #1]
 80099f6:	2200      	movs	r2, #0
 80099f8:	6839      	ldr	r1, [r7, #0]
 80099fa:	4798      	blx	r3
      break;
 80099fc:	e04e      	b.n	8009a9c <USBD_CDC_Setup+0x13c>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80099fe:	683b      	ldr	r3, [r7, #0]
 8009a00:	785b      	ldrb	r3, [r3, #1]
 8009a02:	2b0b      	cmp	r3, #11
 8009a04:	d02e      	beq.n	8009a64 <USBD_CDC_Setup+0x104>
 8009a06:	2b0b      	cmp	r3, #11
 8009a08:	dc38      	bgt.n	8009a7c <USBD_CDC_Setup+0x11c>
 8009a0a:	2b00      	cmp	r3, #0
 8009a0c:	d002      	beq.n	8009a14 <USBD_CDC_Setup+0xb4>
 8009a0e:	2b0a      	cmp	r3, #10
 8009a10:	d014      	beq.n	8009a3c <USBD_CDC_Setup+0xdc>
 8009a12:	e033      	b.n	8009a7c <USBD_CDC_Setup+0x11c>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009a1a:	2b03      	cmp	r3, #3
 8009a1c:	d107      	bne.n	8009a2e <USBD_CDC_Setup+0xce>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 8009a1e:	f107 030c 	add.w	r3, r7, #12
 8009a22:	2202      	movs	r2, #2
 8009a24:	4619      	mov	r1, r3
 8009a26:	6878      	ldr	r0, [r7, #4]
 8009a28:	f001 f9d5 	bl	800add6 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8009a2c:	e02e      	b.n	8009a8c <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 8009a2e:	6839      	ldr	r1, [r7, #0]
 8009a30:	6878      	ldr	r0, [r7, #4]
 8009a32:	f001 f966 	bl	800ad02 <USBD_CtlError>
            ret = USBD_FAIL;
 8009a36:	2302      	movs	r3, #2
 8009a38:	75fb      	strb	r3, [r7, #23]
          break;
 8009a3a:	e027      	b.n	8009a8c <USBD_CDC_Setup+0x12c>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009a42:	2b03      	cmp	r3, #3
 8009a44:	d107      	bne.n	8009a56 <USBD_CDC_Setup+0xf6>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 8009a46:	f107 030f 	add.w	r3, r7, #15
 8009a4a:	2201      	movs	r2, #1
 8009a4c:	4619      	mov	r1, r3
 8009a4e:	6878      	ldr	r0, [r7, #4]
 8009a50:	f001 f9c1 	bl	800add6 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8009a54:	e01a      	b.n	8009a8c <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 8009a56:	6839      	ldr	r1, [r7, #0]
 8009a58:	6878      	ldr	r0, [r7, #4]
 8009a5a:	f001 f952 	bl	800ad02 <USBD_CtlError>
            ret = USBD_FAIL;
 8009a5e:	2302      	movs	r3, #2
 8009a60:	75fb      	strb	r3, [r7, #23]
          break;
 8009a62:	e013      	b.n	8009a8c <USBD_CDC_Setup+0x12c>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009a6a:	2b03      	cmp	r3, #3
 8009a6c:	d00d      	beq.n	8009a8a <USBD_CDC_Setup+0x12a>
          {
            USBD_CtlError(pdev, req);
 8009a6e:	6839      	ldr	r1, [r7, #0]
 8009a70:	6878      	ldr	r0, [r7, #4]
 8009a72:	f001 f946 	bl	800ad02 <USBD_CtlError>
            ret = USBD_FAIL;
 8009a76:	2302      	movs	r3, #2
 8009a78:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8009a7a:	e006      	b.n	8009a8a <USBD_CDC_Setup+0x12a>

        default:
          USBD_CtlError(pdev, req);
 8009a7c:	6839      	ldr	r1, [r7, #0]
 8009a7e:	6878      	ldr	r0, [r7, #4]
 8009a80:	f001 f93f 	bl	800ad02 <USBD_CtlError>
          ret = USBD_FAIL;
 8009a84:	2302      	movs	r3, #2
 8009a86:	75fb      	strb	r3, [r7, #23]
          break;
 8009a88:	e000      	b.n	8009a8c <USBD_CDC_Setup+0x12c>
          break;
 8009a8a:	bf00      	nop
      }
      break;
 8009a8c:	e006      	b.n	8009a9c <USBD_CDC_Setup+0x13c>

    default:
      USBD_CtlError(pdev, req);
 8009a8e:	6839      	ldr	r1, [r7, #0]
 8009a90:	6878      	ldr	r0, [r7, #4]
 8009a92:	f001 f936 	bl	800ad02 <USBD_CtlError>
      ret = USBD_FAIL;
 8009a96:	2302      	movs	r3, #2
 8009a98:	75fb      	strb	r3, [r7, #23]
      break;
 8009a9a:	bf00      	nop
  }

  return ret;
 8009a9c:	7dfb      	ldrb	r3, [r7, #23]
}
 8009a9e:	4618      	mov	r0, r3
 8009aa0:	3718      	adds	r7, #24
 8009aa2:	46bd      	mov	sp, r7
 8009aa4:	bd80      	pop	{r7, pc}

08009aa6 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8009aa6:	b580      	push	{r7, lr}
 8009aa8:	b084      	sub	sp, #16
 8009aaa:	af00      	add	r7, sp, #0
 8009aac:	6078      	str	r0, [r7, #4]
 8009aae:	460b      	mov	r3, r1
 8009ab0:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009ab8:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009ac0:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009ac8:	2b00      	cmp	r3, #0
 8009aca:	d03a      	beq.n	8009b42 <USBD_CDC_DataIn+0x9c>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8009acc:	78fa      	ldrb	r2, [r7, #3]
 8009ace:	6879      	ldr	r1, [r7, #4]
 8009ad0:	4613      	mov	r3, r2
 8009ad2:	009b      	lsls	r3, r3, #2
 8009ad4:	4413      	add	r3, r2
 8009ad6:	009b      	lsls	r3, r3, #2
 8009ad8:	440b      	add	r3, r1
 8009ada:	331c      	adds	r3, #28
 8009adc:	681b      	ldr	r3, [r3, #0]
 8009ade:	2b00      	cmp	r3, #0
 8009ae0:	d029      	beq.n	8009b36 <USBD_CDC_DataIn+0x90>
 8009ae2:	78fa      	ldrb	r2, [r7, #3]
 8009ae4:	6879      	ldr	r1, [r7, #4]
 8009ae6:	4613      	mov	r3, r2
 8009ae8:	009b      	lsls	r3, r3, #2
 8009aea:	4413      	add	r3, r2
 8009aec:	009b      	lsls	r3, r3, #2
 8009aee:	440b      	add	r3, r1
 8009af0:	331c      	adds	r3, #28
 8009af2:	681a      	ldr	r2, [r3, #0]
 8009af4:	78f9      	ldrb	r1, [r7, #3]
 8009af6:	68b8      	ldr	r0, [r7, #8]
 8009af8:	460b      	mov	r3, r1
 8009afa:	009b      	lsls	r3, r3, #2
 8009afc:	440b      	add	r3, r1
 8009afe:	00db      	lsls	r3, r3, #3
 8009b00:	4403      	add	r3, r0
 8009b02:	3338      	adds	r3, #56	; 0x38
 8009b04:	681b      	ldr	r3, [r3, #0]
 8009b06:	fbb2 f1f3 	udiv	r1, r2, r3
 8009b0a:	fb01 f303 	mul.w	r3, r1, r3
 8009b0e:	1ad3      	subs	r3, r2, r3
 8009b10:	2b00      	cmp	r3, #0
 8009b12:	d110      	bne.n	8009b36 <USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 8009b14:	78fa      	ldrb	r2, [r7, #3]
 8009b16:	6879      	ldr	r1, [r7, #4]
 8009b18:	4613      	mov	r3, r2
 8009b1a:	009b      	lsls	r3, r3, #2
 8009b1c:	4413      	add	r3, r2
 8009b1e:	009b      	lsls	r3, r3, #2
 8009b20:	440b      	add	r3, r1
 8009b22:	331c      	adds	r3, #28
 8009b24:	2200      	movs	r2, #0
 8009b26:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8009b28:	78f9      	ldrb	r1, [r7, #3]
 8009b2a:	2300      	movs	r3, #0
 8009b2c:	2200      	movs	r2, #0
 8009b2e:	6878      	ldr	r0, [r7, #4]
 8009b30:	f001 fdcd 	bl	800b6ce <USBD_LL_Transmit>
 8009b34:	e003      	b.n	8009b3e <USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 8009b36:	68fb      	ldr	r3, [r7, #12]
 8009b38:	2200      	movs	r2, #0
 8009b3a:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }
    return USBD_OK;
 8009b3e:	2300      	movs	r3, #0
 8009b40:	e000      	b.n	8009b44 <USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 8009b42:	2302      	movs	r3, #2
  }
}
 8009b44:	4618      	mov	r0, r3
 8009b46:	3710      	adds	r7, #16
 8009b48:	46bd      	mov	sp, r7
 8009b4a:	bd80      	pop	{r7, pc}

08009b4c <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8009b4c:	b580      	push	{r7, lr}
 8009b4e:	b084      	sub	sp, #16
 8009b50:	af00      	add	r7, sp, #0
 8009b52:	6078      	str	r0, [r7, #4]
 8009b54:	460b      	mov	r3, r1
 8009b56:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009b5e:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8009b60:	78fb      	ldrb	r3, [r7, #3]
 8009b62:	4619      	mov	r1, r3
 8009b64:	6878      	ldr	r0, [r7, #4]
 8009b66:	f001 fdf8 	bl	800b75a <USBD_LL_GetRxDataSize>
 8009b6a:	4602      	mov	r2, r0
 8009b6c:	68fb      	ldr	r3, [r7, #12]
 8009b6e:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009b78:	2b00      	cmp	r3, #0
 8009b7a:	d00d      	beq.n	8009b98 <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8009b7c:	687b      	ldr	r3, [r7, #4]
 8009b7e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009b82:	68db      	ldr	r3, [r3, #12]
 8009b84:	68fa      	ldr	r2, [r7, #12]
 8009b86:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8009b8a:	68fa      	ldr	r2, [r7, #12]
 8009b8c:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8009b90:	4611      	mov	r1, r2
 8009b92:	4798      	blx	r3

    return USBD_OK;
 8009b94:	2300      	movs	r3, #0
 8009b96:	e000      	b.n	8009b9a <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 8009b98:	2302      	movs	r3, #2
  }
}
 8009b9a:	4618      	mov	r0, r3
 8009b9c:	3710      	adds	r7, #16
 8009b9e:	46bd      	mov	sp, r7
 8009ba0:	bd80      	pop	{r7, pc}

08009ba2 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8009ba2:	b580      	push	{r7, lr}
 8009ba4:	b084      	sub	sp, #16
 8009ba6:	af00      	add	r7, sp, #0
 8009ba8:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8009baa:	687b      	ldr	r3, [r7, #4]
 8009bac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009bb0:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009bb8:	2b00      	cmp	r3, #0
 8009bba:	d015      	beq.n	8009be8 <USBD_CDC_EP0_RxReady+0x46>
 8009bbc:	68fb      	ldr	r3, [r7, #12]
 8009bbe:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8009bc2:	2bff      	cmp	r3, #255	; 0xff
 8009bc4:	d010      	beq.n	8009be8 <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009bcc:	689b      	ldr	r3, [r3, #8]
 8009bce:	68fa      	ldr	r2, [r7, #12]
 8009bd0:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 8009bd4:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8009bd6:	68fa      	ldr	r2, [r7, #12]
 8009bd8:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8009bdc:	b292      	uxth	r2, r2
 8009bde:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8009be0:	68fb      	ldr	r3, [r7, #12]
 8009be2:	22ff      	movs	r2, #255	; 0xff
 8009be4:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }
  return USBD_OK;
 8009be8:	2300      	movs	r3, #0
}
 8009bea:	4618      	mov	r0, r3
 8009bec:	3710      	adds	r7, #16
 8009bee:	46bd      	mov	sp, r7
 8009bf0:	bd80      	pop	{r7, pc}
	...

08009bf4 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8009bf4:	b480      	push	{r7}
 8009bf6:	b083      	sub	sp, #12
 8009bf8:	af00      	add	r7, sp, #0
 8009bfa:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 8009bfc:	687b      	ldr	r3, [r7, #4]
 8009bfe:	2243      	movs	r2, #67	; 0x43
 8009c00:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 8009c02:	4b03      	ldr	r3, [pc, #12]	; (8009c10 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8009c04:	4618      	mov	r0, r3
 8009c06:	370c      	adds	r7, #12
 8009c08:	46bd      	mov	sp, r7
 8009c0a:	bc80      	pop	{r7}
 8009c0c:	4770      	bx	lr
 8009c0e:	bf00      	nop
 8009c10:	200000ac 	.word	0x200000ac

08009c14 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8009c14:	b480      	push	{r7}
 8009c16:	b083      	sub	sp, #12
 8009c18:	af00      	add	r7, sp, #0
 8009c1a:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 8009c1c:	687b      	ldr	r3, [r7, #4]
 8009c1e:	2243      	movs	r2, #67	; 0x43
 8009c20:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 8009c22:	4b03      	ldr	r3, [pc, #12]	; (8009c30 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8009c24:	4618      	mov	r0, r3
 8009c26:	370c      	adds	r7, #12
 8009c28:	46bd      	mov	sp, r7
 8009c2a:	bc80      	pop	{r7}
 8009c2c:	4770      	bx	lr
 8009c2e:	bf00      	nop
 8009c30:	20000068 	.word	0x20000068

08009c34 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8009c34:	b480      	push	{r7}
 8009c36:	b083      	sub	sp, #12
 8009c38:	af00      	add	r7, sp, #0
 8009c3a:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	2243      	movs	r2, #67	; 0x43
 8009c40:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 8009c42:	4b03      	ldr	r3, [pc, #12]	; (8009c50 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8009c44:	4618      	mov	r0, r3
 8009c46:	370c      	adds	r7, #12
 8009c48:	46bd      	mov	sp, r7
 8009c4a:	bc80      	pop	{r7}
 8009c4c:	4770      	bx	lr
 8009c4e:	bf00      	nop
 8009c50:	200000f0 	.word	0x200000f0

08009c54 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8009c54:	b480      	push	{r7}
 8009c56:	b083      	sub	sp, #12
 8009c58:	af00      	add	r7, sp, #0
 8009c5a:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	220a      	movs	r2, #10
 8009c60:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 8009c62:	4b03      	ldr	r3, [pc, #12]	; (8009c70 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8009c64:	4618      	mov	r0, r3
 8009c66:	370c      	adds	r7, #12
 8009c68:	46bd      	mov	sp, r7
 8009c6a:	bc80      	pop	{r7}
 8009c6c:	4770      	bx	lr
 8009c6e:	bf00      	nop
 8009c70:	20000024 	.word	0x20000024

08009c74 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 8009c74:	b480      	push	{r7}
 8009c76:	b085      	sub	sp, #20
 8009c78:	af00      	add	r7, sp, #0
 8009c7a:	6078      	str	r0, [r7, #4]
 8009c7c:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 8009c7e:	2302      	movs	r3, #2
 8009c80:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 8009c82:	683b      	ldr	r3, [r7, #0]
 8009c84:	2b00      	cmp	r3, #0
 8009c86:	d005      	beq.n	8009c94 <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	683a      	ldr	r2, [r7, #0]
 8009c8c:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    ret = USBD_OK;
 8009c90:	2300      	movs	r3, #0
 8009c92:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8009c94:	7bfb      	ldrb	r3, [r7, #15]
}
 8009c96:	4618      	mov	r0, r3
 8009c98:	3714      	adds	r7, #20
 8009c9a:	46bd      	mov	sp, r7
 8009c9c:	bc80      	pop	{r7}
 8009c9e:	4770      	bx	lr

08009ca0 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 8009ca0:	b480      	push	{r7}
 8009ca2:	b087      	sub	sp, #28
 8009ca4:	af00      	add	r7, sp, #0
 8009ca6:	60f8      	str	r0, [r7, #12]
 8009ca8:	60b9      	str	r1, [r7, #8]
 8009caa:	4613      	mov	r3, r2
 8009cac:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8009cae:	68fb      	ldr	r3, [r7, #12]
 8009cb0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009cb4:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 8009cb6:	697b      	ldr	r3, [r7, #20]
 8009cb8:	68ba      	ldr	r2, [r7, #8]
 8009cba:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8009cbe:	88fa      	ldrh	r2, [r7, #6]
 8009cc0:	697b      	ldr	r3, [r7, #20]
 8009cc2:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return USBD_OK;
 8009cc6:	2300      	movs	r3, #0
}
 8009cc8:	4618      	mov	r0, r3
 8009cca:	371c      	adds	r7, #28
 8009ccc:	46bd      	mov	sp, r7
 8009cce:	bc80      	pop	{r7}
 8009cd0:	4770      	bx	lr

08009cd2 <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 8009cd2:	b480      	push	{r7}
 8009cd4:	b085      	sub	sp, #20
 8009cd6:	af00      	add	r7, sp, #0
 8009cd8:	6078      	str	r0, [r7, #4]
 8009cda:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8009cdc:	687b      	ldr	r3, [r7, #4]
 8009cde:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009ce2:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 8009ce4:	68fb      	ldr	r3, [r7, #12]
 8009ce6:	683a      	ldr	r2, [r7, #0]
 8009ce8:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return USBD_OK;
 8009cec:	2300      	movs	r3, #0
}
 8009cee:	4618      	mov	r0, r3
 8009cf0:	3714      	adds	r7, #20
 8009cf2:	46bd      	mov	sp, r7
 8009cf4:	bc80      	pop	{r7}
 8009cf6:	4770      	bx	lr

08009cf8 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8009cf8:	b580      	push	{r7, lr}
 8009cfa:	b084      	sub	sp, #16
 8009cfc:	af00      	add	r7, sp, #0
 8009cfe:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8009d00:	687b      	ldr	r3, [r7, #4]
 8009d02:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009d06:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData != NULL)
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009d0e:	2b00      	cmp	r3, #0
 8009d10:	d01c      	beq.n	8009d4c <USBD_CDC_TransmitPacket+0x54>
  {
    if (hcdc->TxState == 0U)
 8009d12:	68fb      	ldr	r3, [r7, #12]
 8009d14:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8009d18:	2b00      	cmp	r3, #0
 8009d1a:	d115      	bne.n	8009d48 <USBD_CDC_TransmitPacket+0x50>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 8009d1c:	68fb      	ldr	r3, [r7, #12]
 8009d1e:	2201      	movs	r2, #1
 8009d20:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 8009d24:	68fb      	ldr	r3, [r7, #12]
 8009d26:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	631a      	str	r2, [r3, #48]	; 0x30

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 8009d2e:	68fb      	ldr	r3, [r7, #12]
 8009d30:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
                       (uint16_t)hcdc->TxLength);
 8009d34:	68fb      	ldr	r3, [r7, #12]
 8009d36:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 8009d3a:	b29b      	uxth	r3, r3
 8009d3c:	2181      	movs	r1, #129	; 0x81
 8009d3e:	6878      	ldr	r0, [r7, #4]
 8009d40:	f001 fcc5 	bl	800b6ce <USBD_LL_Transmit>

      return USBD_OK;
 8009d44:	2300      	movs	r3, #0
 8009d46:	e002      	b.n	8009d4e <USBD_CDC_TransmitPacket+0x56>
    }
    else
    {
      return USBD_BUSY;
 8009d48:	2301      	movs	r3, #1
 8009d4a:	e000      	b.n	8009d4e <USBD_CDC_TransmitPacket+0x56>
    }
  }
  else
  {
    return USBD_FAIL;
 8009d4c:	2302      	movs	r3, #2
  }
}
 8009d4e:	4618      	mov	r0, r3
 8009d50:	3710      	adds	r7, #16
 8009d52:	46bd      	mov	sp, r7
 8009d54:	bd80      	pop	{r7, pc}

08009d56 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8009d56:	b580      	push	{r7, lr}
 8009d58:	b084      	sub	sp, #16
 8009d5a:	af00      	add	r7, sp, #0
 8009d5c:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8009d5e:	687b      	ldr	r3, [r7, #4]
 8009d60:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009d64:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 8009d66:	687b      	ldr	r3, [r7, #4]
 8009d68:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009d6c:	2b00      	cmp	r3, #0
 8009d6e:	d017      	beq.n	8009da0 <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009d70:	687b      	ldr	r3, [r7, #4]
 8009d72:	7c1b      	ldrb	r3, [r3, #16]
 8009d74:	2b00      	cmp	r3, #0
 8009d76:	d109      	bne.n	8009d8c <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8009d78:	68fb      	ldr	r3, [r7, #12]
 8009d7a:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8009d7e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009d82:	2101      	movs	r1, #1
 8009d84:	6878      	ldr	r0, [r7, #4]
 8009d86:	f001 fcc5 	bl	800b714 <USBD_LL_PrepareReceive>
 8009d8a:	e007      	b.n	8009d9c <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8009d8c:	68fb      	ldr	r3, [r7, #12]
 8009d8e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8009d92:	2340      	movs	r3, #64	; 0x40
 8009d94:	2101      	movs	r1, #1
 8009d96:	6878      	ldr	r0, [r7, #4]
 8009d98:	f001 fcbc 	bl	800b714 <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 8009d9c:	2300      	movs	r3, #0
 8009d9e:	e000      	b.n	8009da2 <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 8009da0:	2302      	movs	r3, #2
  }
}
 8009da2:	4618      	mov	r0, r3
 8009da4:	3710      	adds	r7, #16
 8009da6:	46bd      	mov	sp, r7
 8009da8:	bd80      	pop	{r7, pc}

08009daa <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8009daa:	b580      	push	{r7, lr}
 8009dac:	b084      	sub	sp, #16
 8009dae:	af00      	add	r7, sp, #0
 8009db0:	60f8      	str	r0, [r7, #12]
 8009db2:	60b9      	str	r1, [r7, #8]
 8009db4:	4613      	mov	r3, r2
 8009db6:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8009db8:	68fb      	ldr	r3, [r7, #12]
 8009dba:	2b00      	cmp	r3, #0
 8009dbc:	d101      	bne.n	8009dc2 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8009dbe:	2302      	movs	r3, #2
 8009dc0:	e01a      	b.n	8009df8 <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 8009dc2:	68fb      	ldr	r3, [r7, #12]
 8009dc4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009dc8:	2b00      	cmp	r3, #0
 8009dca:	d003      	beq.n	8009dd4 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 8009dcc:	68fb      	ldr	r3, [r7, #12]
 8009dce:	2200      	movs	r2, #0
 8009dd0:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8009dd4:	68bb      	ldr	r3, [r7, #8]
 8009dd6:	2b00      	cmp	r3, #0
 8009dd8:	d003      	beq.n	8009de2 <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 8009dda:	68fb      	ldr	r3, [r7, #12]
 8009ddc:	68ba      	ldr	r2, [r7, #8]
 8009dde:	f8c3 22b0 	str.w	r2, [r3, #688]	; 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009de2:	68fb      	ldr	r3, [r7, #12]
 8009de4:	2201      	movs	r2, #1
 8009de6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8009dea:	68fb      	ldr	r3, [r7, #12]
 8009dec:	79fa      	ldrb	r2, [r7, #7]
 8009dee:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 8009df0:	68f8      	ldr	r0, [r7, #12]
 8009df2:	f001 fb29 	bl	800b448 <USBD_LL_Init>

  return USBD_OK;
 8009df6:	2300      	movs	r3, #0
}
 8009df8:	4618      	mov	r0, r3
 8009dfa:	3710      	adds	r7, #16
 8009dfc:	46bd      	mov	sp, r7
 8009dfe:	bd80      	pop	{r7, pc}

08009e00 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8009e00:	b480      	push	{r7}
 8009e02:	b085      	sub	sp, #20
 8009e04:	af00      	add	r7, sp, #0
 8009e06:	6078      	str	r0, [r7, #4]
 8009e08:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 8009e0a:	2300      	movs	r3, #0
 8009e0c:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 8009e0e:	683b      	ldr	r3, [r7, #0]
 8009e10:	2b00      	cmp	r3, #0
 8009e12:	d006      	beq.n	8009e22 <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 8009e14:	687b      	ldr	r3, [r7, #4]
 8009e16:	683a      	ldr	r2, [r7, #0]
 8009e18:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
    status = USBD_OK;
 8009e1c:	2300      	movs	r3, #0
 8009e1e:	73fb      	strb	r3, [r7, #15]
 8009e20:	e001      	b.n	8009e26 <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 8009e22:	2302      	movs	r3, #2
 8009e24:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8009e26:	7bfb      	ldrb	r3, [r7, #15]
}
 8009e28:	4618      	mov	r0, r3
 8009e2a:	3714      	adds	r7, #20
 8009e2c:	46bd      	mov	sp, r7
 8009e2e:	bc80      	pop	{r7}
 8009e30:	4770      	bx	lr

08009e32 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 8009e32:	b580      	push	{r7, lr}
 8009e34:	b082      	sub	sp, #8
 8009e36:	af00      	add	r7, sp, #0
 8009e38:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 8009e3a:	6878      	ldr	r0, [r7, #4]
 8009e3c:	f001 fb5e 	bl	800b4fc <USBD_LL_Start>

  return USBD_OK;
 8009e40:	2300      	movs	r3, #0
}
 8009e42:	4618      	mov	r0, r3
 8009e44:	3708      	adds	r7, #8
 8009e46:	46bd      	mov	sp, r7
 8009e48:	bd80      	pop	{r7, pc}

08009e4a <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8009e4a:	b480      	push	{r7}
 8009e4c:	b083      	sub	sp, #12
 8009e4e:	af00      	add	r7, sp, #0
 8009e50:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8009e52:	2300      	movs	r3, #0
}
 8009e54:	4618      	mov	r0, r3
 8009e56:	370c      	adds	r7, #12
 8009e58:	46bd      	mov	sp, r7
 8009e5a:	bc80      	pop	{r7}
 8009e5c:	4770      	bx	lr

08009e5e <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8009e5e:	b580      	push	{r7, lr}
 8009e60:	b084      	sub	sp, #16
 8009e62:	af00      	add	r7, sp, #0
 8009e64:	6078      	str	r0, [r7, #4]
 8009e66:	460b      	mov	r3, r1
 8009e68:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8009e6a:	2302      	movs	r3, #2
 8009e6c:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8009e6e:	687b      	ldr	r3, [r7, #4]
 8009e70:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009e74:	2b00      	cmp	r3, #0
 8009e76:	d00c      	beq.n	8009e92 <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 8009e78:	687b      	ldr	r3, [r7, #4]
 8009e7a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009e7e:	681b      	ldr	r3, [r3, #0]
 8009e80:	78fa      	ldrb	r2, [r7, #3]
 8009e82:	4611      	mov	r1, r2
 8009e84:	6878      	ldr	r0, [r7, #4]
 8009e86:	4798      	blx	r3
 8009e88:	4603      	mov	r3, r0
 8009e8a:	2b00      	cmp	r3, #0
 8009e8c:	d101      	bne.n	8009e92 <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 8009e8e:	2300      	movs	r3, #0
 8009e90:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 8009e92:	7bfb      	ldrb	r3, [r7, #15]
}
 8009e94:	4618      	mov	r0, r3
 8009e96:	3710      	adds	r7, #16
 8009e98:	46bd      	mov	sp, r7
 8009e9a:	bd80      	pop	{r7, pc}

08009e9c <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8009e9c:	b580      	push	{r7, lr}
 8009e9e:	b082      	sub	sp, #8
 8009ea0:	af00      	add	r7, sp, #0
 8009ea2:	6078      	str	r0, [r7, #4]
 8009ea4:	460b      	mov	r3, r1
 8009ea6:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 8009ea8:	687b      	ldr	r3, [r7, #4]
 8009eaa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009eae:	685b      	ldr	r3, [r3, #4]
 8009eb0:	78fa      	ldrb	r2, [r7, #3]
 8009eb2:	4611      	mov	r1, r2
 8009eb4:	6878      	ldr	r0, [r7, #4]
 8009eb6:	4798      	blx	r3

  return USBD_OK;
 8009eb8:	2300      	movs	r3, #0
}
 8009eba:	4618      	mov	r0, r3
 8009ebc:	3708      	adds	r7, #8
 8009ebe:	46bd      	mov	sp, r7
 8009ec0:	bd80      	pop	{r7, pc}

08009ec2 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8009ec2:	b580      	push	{r7, lr}
 8009ec4:	b082      	sub	sp, #8
 8009ec6:	af00      	add	r7, sp, #0
 8009ec8:	6078      	str	r0, [r7, #4]
 8009eca:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 8009ecc:	687b      	ldr	r3, [r7, #4]
 8009ece:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8009ed2:	6839      	ldr	r1, [r7, #0]
 8009ed4:	4618      	mov	r0, r3
 8009ed6:	f000 fed8 	bl	800ac8a <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8009eda:	687b      	ldr	r3, [r7, #4]
 8009edc:	2201      	movs	r2, #1
 8009ede:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8009ee2:	687b      	ldr	r3, [r7, #4]
 8009ee4:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8009ee8:	461a      	mov	r2, r3
 8009eea:	687b      	ldr	r3, [r7, #4]
 8009eec:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8009ef6:	f003 031f 	and.w	r3, r3, #31
 8009efa:	2b02      	cmp	r3, #2
 8009efc:	d016      	beq.n	8009f2c <USBD_LL_SetupStage+0x6a>
 8009efe:	2b02      	cmp	r3, #2
 8009f00:	d81c      	bhi.n	8009f3c <USBD_LL_SetupStage+0x7a>
 8009f02:	2b00      	cmp	r3, #0
 8009f04:	d002      	beq.n	8009f0c <USBD_LL_SetupStage+0x4a>
 8009f06:	2b01      	cmp	r3, #1
 8009f08:	d008      	beq.n	8009f1c <USBD_LL_SetupStage+0x5a>
 8009f0a:	e017      	b.n	8009f3c <USBD_LL_SetupStage+0x7a>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 8009f0c:	687b      	ldr	r3, [r7, #4]
 8009f0e:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8009f12:	4619      	mov	r1, r3
 8009f14:	6878      	ldr	r0, [r7, #4]
 8009f16:	f000 f9cb 	bl	800a2b0 <USBD_StdDevReq>
      break;
 8009f1a:	e01a      	b.n	8009f52 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8009f22:	4619      	mov	r1, r3
 8009f24:	6878      	ldr	r0, [r7, #4]
 8009f26:	f000 fa2d 	bl	800a384 <USBD_StdItfReq>
      break;
 8009f2a:	e012      	b.n	8009f52 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8009f32:	4619      	mov	r1, r3
 8009f34:	6878      	ldr	r0, [r7, #4]
 8009f36:	f000 fa6d 	bl	800a414 <USBD_StdEPReq>
      break;
 8009f3a:	e00a      	b.n	8009f52 <USBD_LL_SetupStage+0x90>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8009f3c:	687b      	ldr	r3, [r7, #4]
 8009f3e:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8009f42:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8009f46:	b2db      	uxtb	r3, r3
 8009f48:	4619      	mov	r1, r3
 8009f4a:	6878      	ldr	r0, [r7, #4]
 8009f4c:	f001 fb36 	bl	800b5bc <USBD_LL_StallEP>
      break;
 8009f50:	bf00      	nop
  }

  return USBD_OK;
 8009f52:	2300      	movs	r3, #0
}
 8009f54:	4618      	mov	r0, r3
 8009f56:	3708      	adds	r7, #8
 8009f58:	46bd      	mov	sp, r7
 8009f5a:	bd80      	pop	{r7, pc}

08009f5c <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8009f5c:	b580      	push	{r7, lr}
 8009f5e:	b086      	sub	sp, #24
 8009f60:	af00      	add	r7, sp, #0
 8009f62:	60f8      	str	r0, [r7, #12]
 8009f64:	460b      	mov	r3, r1
 8009f66:	607a      	str	r2, [r7, #4]
 8009f68:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8009f6a:	7afb      	ldrb	r3, [r7, #11]
 8009f6c:	2b00      	cmp	r3, #0
 8009f6e:	d14b      	bne.n	800a008 <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 8009f70:	68fb      	ldr	r3, [r7, #12]
 8009f72:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8009f76:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8009f78:	68fb      	ldr	r3, [r7, #12]
 8009f7a:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8009f7e:	2b03      	cmp	r3, #3
 8009f80:	d134      	bne.n	8009fec <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 8009f82:	697b      	ldr	r3, [r7, #20]
 8009f84:	68da      	ldr	r2, [r3, #12]
 8009f86:	697b      	ldr	r3, [r7, #20]
 8009f88:	691b      	ldr	r3, [r3, #16]
 8009f8a:	429a      	cmp	r2, r3
 8009f8c:	d919      	bls.n	8009fc2 <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 8009f8e:	697b      	ldr	r3, [r7, #20]
 8009f90:	68da      	ldr	r2, [r3, #12]
 8009f92:	697b      	ldr	r3, [r7, #20]
 8009f94:	691b      	ldr	r3, [r3, #16]
 8009f96:	1ad2      	subs	r2, r2, r3
 8009f98:	697b      	ldr	r3, [r7, #20]
 8009f9a:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8009f9c:	697b      	ldr	r3, [r7, #20]
 8009f9e:	68da      	ldr	r2, [r3, #12]
 8009fa0:	697b      	ldr	r3, [r7, #20]
 8009fa2:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8009fa4:	429a      	cmp	r2, r3
 8009fa6:	d203      	bcs.n	8009fb0 <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8009fa8:	697b      	ldr	r3, [r7, #20]
 8009faa:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 8009fac:	b29b      	uxth	r3, r3
 8009fae:	e002      	b.n	8009fb6 <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8009fb0:	697b      	ldr	r3, [r7, #20]
 8009fb2:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8009fb4:	b29b      	uxth	r3, r3
 8009fb6:	461a      	mov	r2, r3
 8009fb8:	6879      	ldr	r1, [r7, #4]
 8009fba:	68f8      	ldr	r0, [r7, #12]
 8009fbc:	f000 ff57 	bl	800ae6e <USBD_CtlContinueRx>
 8009fc0:	e038      	b.n	800a034 <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8009fc2:	68fb      	ldr	r3, [r7, #12]
 8009fc4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009fc8:	691b      	ldr	r3, [r3, #16]
 8009fca:	2b00      	cmp	r3, #0
 8009fcc:	d00a      	beq.n	8009fe4 <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 8009fce:	68fb      	ldr	r3, [r7, #12]
 8009fd0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8009fd4:	2b03      	cmp	r3, #3
 8009fd6:	d105      	bne.n	8009fe4 <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 8009fd8:	68fb      	ldr	r3, [r7, #12]
 8009fda:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009fde:	691b      	ldr	r3, [r3, #16]
 8009fe0:	68f8      	ldr	r0, [r7, #12]
 8009fe2:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 8009fe4:	68f8      	ldr	r0, [r7, #12]
 8009fe6:	f000 ff54 	bl	800ae92 <USBD_CtlSendStatus>
 8009fea:	e023      	b.n	800a034 <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 8009fec:	68fb      	ldr	r3, [r7, #12]
 8009fee:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8009ff2:	2b05      	cmp	r3, #5
 8009ff4:	d11e      	bne.n	800a034 <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 8009ff6:	68fb      	ldr	r3, [r7, #12]
 8009ff8:	2200      	movs	r2, #0
 8009ffa:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
        USBD_LL_StallEP(pdev, 0U);
 8009ffe:	2100      	movs	r1, #0
 800a000:	68f8      	ldr	r0, [r7, #12]
 800a002:	f001 fadb 	bl	800b5bc <USBD_LL_StallEP>
 800a006:	e015      	b.n	800a034 <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 800a008:	68fb      	ldr	r3, [r7, #12]
 800a00a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a00e:	699b      	ldr	r3, [r3, #24]
 800a010:	2b00      	cmp	r3, #0
 800a012:	d00d      	beq.n	800a030 <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800a014:	68fb      	ldr	r3, [r7, #12]
 800a016:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 800a01a:	2b03      	cmp	r3, #3
 800a01c:	d108      	bne.n	800a030 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 800a01e:	68fb      	ldr	r3, [r7, #12]
 800a020:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a024:	699b      	ldr	r3, [r3, #24]
 800a026:	7afa      	ldrb	r2, [r7, #11]
 800a028:	4611      	mov	r1, r2
 800a02a:	68f8      	ldr	r0, [r7, #12]
 800a02c:	4798      	blx	r3
 800a02e:	e001      	b.n	800a034 <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800a030:	2302      	movs	r3, #2
 800a032:	e000      	b.n	800a036 <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 800a034:	2300      	movs	r3, #0
}
 800a036:	4618      	mov	r0, r3
 800a038:	3718      	adds	r7, #24
 800a03a:	46bd      	mov	sp, r7
 800a03c:	bd80      	pop	{r7, pc}

0800a03e <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800a03e:	b580      	push	{r7, lr}
 800a040:	b086      	sub	sp, #24
 800a042:	af00      	add	r7, sp, #0
 800a044:	60f8      	str	r0, [r7, #12]
 800a046:	460b      	mov	r3, r1
 800a048:	607a      	str	r2, [r7, #4]
 800a04a:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800a04c:	7afb      	ldrb	r3, [r7, #11]
 800a04e:	2b00      	cmp	r3, #0
 800a050:	d17f      	bne.n	800a152 <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 800a052:	68fb      	ldr	r3, [r7, #12]
 800a054:	3314      	adds	r3, #20
 800a056:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800a058:	68fb      	ldr	r3, [r7, #12]
 800a05a:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800a05e:	2b02      	cmp	r3, #2
 800a060:	d15c      	bne.n	800a11c <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 800a062:	697b      	ldr	r3, [r7, #20]
 800a064:	68da      	ldr	r2, [r3, #12]
 800a066:	697b      	ldr	r3, [r7, #20]
 800a068:	691b      	ldr	r3, [r3, #16]
 800a06a:	429a      	cmp	r2, r3
 800a06c:	d915      	bls.n	800a09a <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 800a06e:	697b      	ldr	r3, [r7, #20]
 800a070:	68da      	ldr	r2, [r3, #12]
 800a072:	697b      	ldr	r3, [r7, #20]
 800a074:	691b      	ldr	r3, [r3, #16]
 800a076:	1ad2      	subs	r2, r2, r3
 800a078:	697b      	ldr	r3, [r7, #20]
 800a07a:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 800a07c:	697b      	ldr	r3, [r7, #20]
 800a07e:	68db      	ldr	r3, [r3, #12]
 800a080:	b29b      	uxth	r3, r3
 800a082:	461a      	mov	r2, r3
 800a084:	6879      	ldr	r1, [r7, #4]
 800a086:	68f8      	ldr	r0, [r7, #12]
 800a088:	f000 fec1 	bl	800ae0e <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a08c:	2300      	movs	r3, #0
 800a08e:	2200      	movs	r2, #0
 800a090:	2100      	movs	r1, #0
 800a092:	68f8      	ldr	r0, [r7, #12]
 800a094:	f001 fb3e 	bl	800b714 <USBD_LL_PrepareReceive>
 800a098:	e04e      	b.n	800a138 <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800a09a:	697b      	ldr	r3, [r7, #20]
 800a09c:	689b      	ldr	r3, [r3, #8]
 800a09e:	697a      	ldr	r2, [r7, #20]
 800a0a0:	6912      	ldr	r2, [r2, #16]
 800a0a2:	fbb3 f1f2 	udiv	r1, r3, r2
 800a0a6:	fb01 f202 	mul.w	r2, r1, r2
 800a0aa:	1a9b      	subs	r3, r3, r2
 800a0ac:	2b00      	cmp	r3, #0
 800a0ae:	d11c      	bne.n	800a0ea <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 800a0b0:	697b      	ldr	r3, [r7, #20]
 800a0b2:	689a      	ldr	r2, [r3, #8]
 800a0b4:	697b      	ldr	r3, [r7, #20]
 800a0b6:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800a0b8:	429a      	cmp	r2, r3
 800a0ba:	d316      	bcc.n	800a0ea <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 800a0bc:	697b      	ldr	r3, [r7, #20]
 800a0be:	689a      	ldr	r2, [r3, #8]
 800a0c0:	68fb      	ldr	r3, [r7, #12]
 800a0c2:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800a0c6:	429a      	cmp	r2, r3
 800a0c8:	d20f      	bcs.n	800a0ea <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 800a0ca:	2200      	movs	r2, #0
 800a0cc:	2100      	movs	r1, #0
 800a0ce:	68f8      	ldr	r0, [r7, #12]
 800a0d0:	f000 fe9d 	bl	800ae0e <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800a0d4:	68fb      	ldr	r3, [r7, #12]
 800a0d6:	2200      	movs	r2, #0
 800a0d8:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a0dc:	2300      	movs	r3, #0
 800a0de:	2200      	movs	r2, #0
 800a0e0:	2100      	movs	r1, #0
 800a0e2:	68f8      	ldr	r0, [r7, #12]
 800a0e4:	f001 fb16 	bl	800b714 <USBD_LL_PrepareReceive>
 800a0e8:	e026      	b.n	800a138 <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800a0ea:	68fb      	ldr	r3, [r7, #12]
 800a0ec:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a0f0:	68db      	ldr	r3, [r3, #12]
 800a0f2:	2b00      	cmp	r3, #0
 800a0f4:	d00a      	beq.n	800a10c <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 800a0f6:	68fb      	ldr	r3, [r7, #12]
 800a0f8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800a0fc:	2b03      	cmp	r3, #3
 800a0fe:	d105      	bne.n	800a10c <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 800a100:	68fb      	ldr	r3, [r7, #12]
 800a102:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a106:	68db      	ldr	r3, [r3, #12]
 800a108:	68f8      	ldr	r0, [r7, #12]
 800a10a:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 800a10c:	2180      	movs	r1, #128	; 0x80
 800a10e:	68f8      	ldr	r0, [r7, #12]
 800a110:	f001 fa54 	bl	800b5bc <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 800a114:	68f8      	ldr	r0, [r7, #12]
 800a116:	f000 fecf 	bl	800aeb8 <USBD_CtlReceiveStatus>
 800a11a:	e00d      	b.n	800a138 <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800a11c:	68fb      	ldr	r3, [r7, #12]
 800a11e:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800a122:	2b04      	cmp	r3, #4
 800a124:	d004      	beq.n	800a130 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 800a126:	68fb      	ldr	r3, [r7, #12]
 800a128:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800a12c:	2b00      	cmp	r3, #0
 800a12e:	d103      	bne.n	800a138 <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 800a130:	2180      	movs	r1, #128	; 0x80
 800a132:	68f8      	ldr	r0, [r7, #12]
 800a134:	f001 fa42 	bl	800b5bc <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 800a138:	68fb      	ldr	r3, [r7, #12]
 800a13a:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800a13e:	2b01      	cmp	r3, #1
 800a140:	d11d      	bne.n	800a17e <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 800a142:	68f8      	ldr	r0, [r7, #12]
 800a144:	f7ff fe81 	bl	8009e4a <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800a148:	68fb      	ldr	r3, [r7, #12]
 800a14a:	2200      	movs	r2, #0
 800a14c:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800a150:	e015      	b.n	800a17e <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 800a152:	68fb      	ldr	r3, [r7, #12]
 800a154:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a158:	695b      	ldr	r3, [r3, #20]
 800a15a:	2b00      	cmp	r3, #0
 800a15c:	d00d      	beq.n	800a17a <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800a15e:	68fb      	ldr	r3, [r7, #12]
 800a160:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 800a164:	2b03      	cmp	r3, #3
 800a166:	d108      	bne.n	800a17a <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 800a168:	68fb      	ldr	r3, [r7, #12]
 800a16a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a16e:	695b      	ldr	r3, [r3, #20]
 800a170:	7afa      	ldrb	r2, [r7, #11]
 800a172:	4611      	mov	r1, r2
 800a174:	68f8      	ldr	r0, [r7, #12]
 800a176:	4798      	blx	r3
 800a178:	e001      	b.n	800a17e <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800a17a:	2302      	movs	r3, #2
 800a17c:	e000      	b.n	800a180 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 800a17e:	2300      	movs	r3, #0
}
 800a180:	4618      	mov	r0, r3
 800a182:	3718      	adds	r7, #24
 800a184:	46bd      	mov	sp, r7
 800a186:	bd80      	pop	{r7, pc}

0800a188 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800a188:	b580      	push	{r7, lr}
 800a18a:	b082      	sub	sp, #8
 800a18c:	af00      	add	r7, sp, #0
 800a18e:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800a190:	2340      	movs	r3, #64	; 0x40
 800a192:	2200      	movs	r2, #0
 800a194:	2100      	movs	r1, #0
 800a196:	6878      	ldr	r0, [r7, #4]
 800a198:	f001 f9cb 	bl	800b532 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800a19c:	687b      	ldr	r3, [r7, #4]
 800a19e:	2201      	movs	r2, #1
 800a1a0:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800a1a4:	687b      	ldr	r3, [r7, #4]
 800a1a6:	2240      	movs	r2, #64	; 0x40
 800a1a8:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800a1ac:	2340      	movs	r3, #64	; 0x40
 800a1ae:	2200      	movs	r2, #0
 800a1b0:	2180      	movs	r1, #128	; 0x80
 800a1b2:	6878      	ldr	r0, [r7, #4]
 800a1b4:	f001 f9bd 	bl	800b532 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	2201      	movs	r2, #1
 800a1bc:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	2240      	movs	r2, #64	; 0x40
 800a1c2:	625a      	str	r2, [r3, #36]	; 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a1c4:	687b      	ldr	r3, [r7, #4]
 800a1c6:	2201      	movs	r2, #1
 800a1c8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800a1cc:	687b      	ldr	r3, [r7, #4]
 800a1ce:	2200      	movs	r2, #0
 800a1d0:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800a1d4:	687b      	ldr	r3, [r7, #4]
 800a1d6:	2200      	movs	r2, #0
 800a1d8:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800a1da:	687b      	ldr	r3, [r7, #4]
 800a1dc:	2200      	movs	r2, #0
 800a1de:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData)
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a1e8:	2b00      	cmp	r3, #0
 800a1ea:	d009      	beq.n	800a200 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800a1ec:	687b      	ldr	r3, [r7, #4]
 800a1ee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a1f2:	685b      	ldr	r3, [r3, #4]
 800a1f4:	687a      	ldr	r2, [r7, #4]
 800a1f6:	6852      	ldr	r2, [r2, #4]
 800a1f8:	b2d2      	uxtb	r2, r2
 800a1fa:	4611      	mov	r1, r2
 800a1fc:	6878      	ldr	r0, [r7, #4]
 800a1fe:	4798      	blx	r3
  }

  return USBD_OK;
 800a200:	2300      	movs	r3, #0
}
 800a202:	4618      	mov	r0, r3
 800a204:	3708      	adds	r7, #8
 800a206:	46bd      	mov	sp, r7
 800a208:	bd80      	pop	{r7, pc}

0800a20a <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800a20a:	b480      	push	{r7}
 800a20c:	b083      	sub	sp, #12
 800a20e:	af00      	add	r7, sp, #0
 800a210:	6078      	str	r0, [r7, #4]
 800a212:	460b      	mov	r3, r1
 800a214:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800a216:	687b      	ldr	r3, [r7, #4]
 800a218:	78fa      	ldrb	r2, [r7, #3]
 800a21a:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800a21c:	2300      	movs	r3, #0
}
 800a21e:	4618      	mov	r0, r3
 800a220:	370c      	adds	r7, #12
 800a222:	46bd      	mov	sp, r7
 800a224:	bc80      	pop	{r7}
 800a226:	4770      	bx	lr

0800a228 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800a228:	b480      	push	{r7}
 800a22a:	b083      	sub	sp, #12
 800a22c:	af00      	add	r7, sp, #0
 800a22e:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 800a230:	687b      	ldr	r3, [r7, #4]
 800a232:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 800a236:	687b      	ldr	r3, [r7, #4]
 800a238:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	2204      	movs	r2, #4
 800a240:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800a244:	2300      	movs	r3, #0
}
 800a246:	4618      	mov	r0, r3
 800a248:	370c      	adds	r7, #12
 800a24a:	46bd      	mov	sp, r7
 800a24c:	bc80      	pop	{r7}
 800a24e:	4770      	bx	lr

0800a250 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800a250:	b480      	push	{r7}
 800a252:	b083      	sub	sp, #12
 800a254:	af00      	add	r7, sp, #0
 800a256:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800a258:	687b      	ldr	r3, [r7, #4]
 800a25a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a25e:	2b04      	cmp	r3, #4
 800a260:	d105      	bne.n	800a26e <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 800a262:	687b      	ldr	r3, [r7, #4]
 800a264:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 800a268:	687b      	ldr	r3, [r7, #4]
 800a26a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800a26e:	2300      	movs	r3, #0
}
 800a270:	4618      	mov	r0, r3
 800a272:	370c      	adds	r7, #12
 800a274:	46bd      	mov	sp, r7
 800a276:	bc80      	pop	{r7}
 800a278:	4770      	bx	lr

0800a27a <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800a27a:	b580      	push	{r7, lr}
 800a27c:	b082      	sub	sp, #8
 800a27e:	af00      	add	r7, sp, #0
 800a280:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a282:	687b      	ldr	r3, [r7, #4]
 800a284:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a288:	2b03      	cmp	r3, #3
 800a28a:	d10b      	bne.n	800a2a4 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 800a28c:	687b      	ldr	r3, [r7, #4]
 800a28e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a292:	69db      	ldr	r3, [r3, #28]
 800a294:	2b00      	cmp	r3, #0
 800a296:	d005      	beq.n	800a2a4 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a29e:	69db      	ldr	r3, [r3, #28]
 800a2a0:	6878      	ldr	r0, [r7, #4]
 800a2a2:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800a2a4:	2300      	movs	r3, #0
}
 800a2a6:	4618      	mov	r0, r3
 800a2a8:	3708      	adds	r7, #8
 800a2aa:	46bd      	mov	sp, r7
 800a2ac:	bd80      	pop	{r7, pc}
	...

0800a2b0 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 800a2b0:	b580      	push	{r7, lr}
 800a2b2:	b084      	sub	sp, #16
 800a2b4:	af00      	add	r7, sp, #0
 800a2b6:	6078      	str	r0, [r7, #4]
 800a2b8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a2ba:	2300      	movs	r3, #0
 800a2bc:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a2be:	683b      	ldr	r3, [r7, #0]
 800a2c0:	781b      	ldrb	r3, [r3, #0]
 800a2c2:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800a2c6:	2b40      	cmp	r3, #64	; 0x40
 800a2c8:	d005      	beq.n	800a2d6 <USBD_StdDevReq+0x26>
 800a2ca:	2b40      	cmp	r3, #64	; 0x40
 800a2cc:	d84f      	bhi.n	800a36e <USBD_StdDevReq+0xbe>
 800a2ce:	2b00      	cmp	r3, #0
 800a2d0:	d009      	beq.n	800a2e6 <USBD_StdDevReq+0x36>
 800a2d2:	2b20      	cmp	r3, #32
 800a2d4:	d14b      	bne.n	800a36e <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800a2d6:	687b      	ldr	r3, [r7, #4]
 800a2d8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a2dc:	689b      	ldr	r3, [r3, #8]
 800a2de:	6839      	ldr	r1, [r7, #0]
 800a2e0:	6878      	ldr	r0, [r7, #4]
 800a2e2:	4798      	blx	r3
      break;
 800a2e4:	e048      	b.n	800a378 <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a2e6:	683b      	ldr	r3, [r7, #0]
 800a2e8:	785b      	ldrb	r3, [r3, #1]
 800a2ea:	2b09      	cmp	r3, #9
 800a2ec:	d839      	bhi.n	800a362 <USBD_StdDevReq+0xb2>
 800a2ee:	a201      	add	r2, pc, #4	; (adr r2, 800a2f4 <USBD_StdDevReq+0x44>)
 800a2f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a2f4:	0800a345 	.word	0x0800a345
 800a2f8:	0800a359 	.word	0x0800a359
 800a2fc:	0800a363 	.word	0x0800a363
 800a300:	0800a34f 	.word	0x0800a34f
 800a304:	0800a363 	.word	0x0800a363
 800a308:	0800a327 	.word	0x0800a327
 800a30c:	0800a31d 	.word	0x0800a31d
 800a310:	0800a363 	.word	0x0800a363
 800a314:	0800a33b 	.word	0x0800a33b
 800a318:	0800a331 	.word	0x0800a331
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800a31c:	6839      	ldr	r1, [r7, #0]
 800a31e:	6878      	ldr	r0, [r7, #4]
 800a320:	f000 f9dc 	bl	800a6dc <USBD_GetDescriptor>
          break;
 800a324:	e022      	b.n	800a36c <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800a326:	6839      	ldr	r1, [r7, #0]
 800a328:	6878      	ldr	r0, [r7, #4]
 800a32a:	f000 fb3f 	bl	800a9ac <USBD_SetAddress>
          break;
 800a32e:	e01d      	b.n	800a36c <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 800a330:	6839      	ldr	r1, [r7, #0]
 800a332:	6878      	ldr	r0, [r7, #4]
 800a334:	f000 fb7e 	bl	800aa34 <USBD_SetConfig>
          break;
 800a338:	e018      	b.n	800a36c <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800a33a:	6839      	ldr	r1, [r7, #0]
 800a33c:	6878      	ldr	r0, [r7, #4]
 800a33e:	f000 fc07 	bl	800ab50 <USBD_GetConfig>
          break;
 800a342:	e013      	b.n	800a36c <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800a344:	6839      	ldr	r1, [r7, #0]
 800a346:	6878      	ldr	r0, [r7, #4]
 800a348:	f000 fc37 	bl	800abba <USBD_GetStatus>
          break;
 800a34c:	e00e      	b.n	800a36c <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800a34e:	6839      	ldr	r1, [r7, #0]
 800a350:	6878      	ldr	r0, [r7, #4]
 800a352:	f000 fc65 	bl	800ac20 <USBD_SetFeature>
          break;
 800a356:	e009      	b.n	800a36c <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800a358:	6839      	ldr	r1, [r7, #0]
 800a35a:	6878      	ldr	r0, [r7, #4]
 800a35c:	f000 fc74 	bl	800ac48 <USBD_ClrFeature>
          break;
 800a360:	e004      	b.n	800a36c <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 800a362:	6839      	ldr	r1, [r7, #0]
 800a364:	6878      	ldr	r0, [r7, #4]
 800a366:	f000 fccc 	bl	800ad02 <USBD_CtlError>
          break;
 800a36a:	bf00      	nop
      }
      break;
 800a36c:	e004      	b.n	800a378 <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 800a36e:	6839      	ldr	r1, [r7, #0]
 800a370:	6878      	ldr	r0, [r7, #4]
 800a372:	f000 fcc6 	bl	800ad02 <USBD_CtlError>
      break;
 800a376:	bf00      	nop
  }

  return ret;
 800a378:	7bfb      	ldrb	r3, [r7, #15]
}
 800a37a:	4618      	mov	r0, r3
 800a37c:	3710      	adds	r7, #16
 800a37e:	46bd      	mov	sp, r7
 800a380:	bd80      	pop	{r7, pc}
 800a382:	bf00      	nop

0800a384 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 800a384:	b580      	push	{r7, lr}
 800a386:	b084      	sub	sp, #16
 800a388:	af00      	add	r7, sp, #0
 800a38a:	6078      	str	r0, [r7, #4]
 800a38c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a38e:	2300      	movs	r3, #0
 800a390:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a392:	683b      	ldr	r3, [r7, #0]
 800a394:	781b      	ldrb	r3, [r3, #0]
 800a396:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800a39a:	2b40      	cmp	r3, #64	; 0x40
 800a39c:	d005      	beq.n	800a3aa <USBD_StdItfReq+0x26>
 800a39e:	2b40      	cmp	r3, #64	; 0x40
 800a3a0:	d82e      	bhi.n	800a400 <USBD_StdItfReq+0x7c>
 800a3a2:	2b00      	cmp	r3, #0
 800a3a4:	d001      	beq.n	800a3aa <USBD_StdItfReq+0x26>
 800a3a6:	2b20      	cmp	r3, #32
 800a3a8:	d12a      	bne.n	800a400 <USBD_StdItfReq+0x7c>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800a3aa:	687b      	ldr	r3, [r7, #4]
 800a3ac:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a3b0:	3b01      	subs	r3, #1
 800a3b2:	2b02      	cmp	r3, #2
 800a3b4:	d81d      	bhi.n	800a3f2 <USBD_StdItfReq+0x6e>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800a3b6:	683b      	ldr	r3, [r7, #0]
 800a3b8:	889b      	ldrh	r3, [r3, #4]
 800a3ba:	b2db      	uxtb	r3, r3
 800a3bc:	2b01      	cmp	r3, #1
 800a3be:	d813      	bhi.n	800a3e8 <USBD_StdItfReq+0x64>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a3c6:	689b      	ldr	r3, [r3, #8]
 800a3c8:	6839      	ldr	r1, [r7, #0]
 800a3ca:	6878      	ldr	r0, [r7, #4]
 800a3cc:	4798      	blx	r3
 800a3ce:	4603      	mov	r3, r0
 800a3d0:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800a3d2:	683b      	ldr	r3, [r7, #0]
 800a3d4:	88db      	ldrh	r3, [r3, #6]
 800a3d6:	2b00      	cmp	r3, #0
 800a3d8:	d110      	bne.n	800a3fc <USBD_StdItfReq+0x78>
 800a3da:	7bfb      	ldrb	r3, [r7, #15]
 800a3dc:	2b00      	cmp	r3, #0
 800a3de:	d10d      	bne.n	800a3fc <USBD_StdItfReq+0x78>
            {
              USBD_CtlSendStatus(pdev);
 800a3e0:	6878      	ldr	r0, [r7, #4]
 800a3e2:	f000 fd56 	bl	800ae92 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800a3e6:	e009      	b.n	800a3fc <USBD_StdItfReq+0x78>
            USBD_CtlError(pdev, req);
 800a3e8:	6839      	ldr	r1, [r7, #0]
 800a3ea:	6878      	ldr	r0, [r7, #4]
 800a3ec:	f000 fc89 	bl	800ad02 <USBD_CtlError>
          break;
 800a3f0:	e004      	b.n	800a3fc <USBD_StdItfReq+0x78>

        default:
          USBD_CtlError(pdev, req);
 800a3f2:	6839      	ldr	r1, [r7, #0]
 800a3f4:	6878      	ldr	r0, [r7, #4]
 800a3f6:	f000 fc84 	bl	800ad02 <USBD_CtlError>
          break;
 800a3fa:	e000      	b.n	800a3fe <USBD_StdItfReq+0x7a>
          break;
 800a3fc:	bf00      	nop
      }
      break;
 800a3fe:	e004      	b.n	800a40a <USBD_StdItfReq+0x86>

    default:
      USBD_CtlError(pdev, req);
 800a400:	6839      	ldr	r1, [r7, #0]
 800a402:	6878      	ldr	r0, [r7, #4]
 800a404:	f000 fc7d 	bl	800ad02 <USBD_CtlError>
      break;
 800a408:	bf00      	nop
  }

  return USBD_OK;
 800a40a:	2300      	movs	r3, #0
}
 800a40c:	4618      	mov	r0, r3
 800a40e:	3710      	adds	r7, #16
 800a410:	46bd      	mov	sp, r7
 800a412:	bd80      	pop	{r7, pc}

0800a414 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 800a414:	b580      	push	{r7, lr}
 800a416:	b084      	sub	sp, #16
 800a418:	af00      	add	r7, sp, #0
 800a41a:	6078      	str	r0, [r7, #4]
 800a41c:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800a41e:	2300      	movs	r3, #0
 800a420:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 800a422:	683b      	ldr	r3, [r7, #0]
 800a424:	889b      	ldrh	r3, [r3, #4]
 800a426:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a428:	683b      	ldr	r3, [r7, #0]
 800a42a:	781b      	ldrb	r3, [r3, #0]
 800a42c:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800a430:	2b40      	cmp	r3, #64	; 0x40
 800a432:	d007      	beq.n	800a444 <USBD_StdEPReq+0x30>
 800a434:	2b40      	cmp	r3, #64	; 0x40
 800a436:	f200 8146 	bhi.w	800a6c6 <USBD_StdEPReq+0x2b2>
 800a43a:	2b00      	cmp	r3, #0
 800a43c:	d00a      	beq.n	800a454 <USBD_StdEPReq+0x40>
 800a43e:	2b20      	cmp	r3, #32
 800a440:	f040 8141 	bne.w	800a6c6 <USBD_StdEPReq+0x2b2>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800a444:	687b      	ldr	r3, [r7, #4]
 800a446:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a44a:	689b      	ldr	r3, [r3, #8]
 800a44c:	6839      	ldr	r1, [r7, #0]
 800a44e:	6878      	ldr	r0, [r7, #4]
 800a450:	4798      	blx	r3
      break;
 800a452:	e13d      	b.n	800a6d0 <USBD_StdEPReq+0x2bc>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 800a454:	683b      	ldr	r3, [r7, #0]
 800a456:	781b      	ldrb	r3, [r3, #0]
 800a458:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800a45c:	2b20      	cmp	r3, #32
 800a45e:	d10a      	bne.n	800a476 <USBD_StdEPReq+0x62>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800a460:	687b      	ldr	r3, [r7, #4]
 800a462:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a466:	689b      	ldr	r3, [r3, #8]
 800a468:	6839      	ldr	r1, [r7, #0]
 800a46a:	6878      	ldr	r0, [r7, #4]
 800a46c:	4798      	blx	r3
 800a46e:	4603      	mov	r3, r0
 800a470:	73fb      	strb	r3, [r7, #15]

        return ret;
 800a472:	7bfb      	ldrb	r3, [r7, #15]
 800a474:	e12d      	b.n	800a6d2 <USBD_StdEPReq+0x2be>
      }

      switch (req->bRequest)
 800a476:	683b      	ldr	r3, [r7, #0]
 800a478:	785b      	ldrb	r3, [r3, #1]
 800a47a:	2b03      	cmp	r3, #3
 800a47c:	d007      	beq.n	800a48e <USBD_StdEPReq+0x7a>
 800a47e:	2b03      	cmp	r3, #3
 800a480:	f300 811b 	bgt.w	800a6ba <USBD_StdEPReq+0x2a6>
 800a484:	2b00      	cmp	r3, #0
 800a486:	d072      	beq.n	800a56e <USBD_StdEPReq+0x15a>
 800a488:	2b01      	cmp	r3, #1
 800a48a:	d03a      	beq.n	800a502 <USBD_StdEPReq+0xee>
 800a48c:	e115      	b.n	800a6ba <USBD_StdEPReq+0x2a6>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800a48e:	687b      	ldr	r3, [r7, #4]
 800a490:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a494:	2b02      	cmp	r3, #2
 800a496:	d002      	beq.n	800a49e <USBD_StdEPReq+0x8a>
 800a498:	2b03      	cmp	r3, #3
 800a49a:	d015      	beq.n	800a4c8 <USBD_StdEPReq+0xb4>
 800a49c:	e02b      	b.n	800a4f6 <USBD_StdEPReq+0xe2>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a49e:	7bbb      	ldrb	r3, [r7, #14]
 800a4a0:	2b00      	cmp	r3, #0
 800a4a2:	d00c      	beq.n	800a4be <USBD_StdEPReq+0xaa>
 800a4a4:	7bbb      	ldrb	r3, [r7, #14]
 800a4a6:	2b80      	cmp	r3, #128	; 0x80
 800a4a8:	d009      	beq.n	800a4be <USBD_StdEPReq+0xaa>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800a4aa:	7bbb      	ldrb	r3, [r7, #14]
 800a4ac:	4619      	mov	r1, r3
 800a4ae:	6878      	ldr	r0, [r7, #4]
 800a4b0:	f001 f884 	bl	800b5bc <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800a4b4:	2180      	movs	r1, #128	; 0x80
 800a4b6:	6878      	ldr	r0, [r7, #4]
 800a4b8:	f001 f880 	bl	800b5bc <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800a4bc:	e020      	b.n	800a500 <USBD_StdEPReq+0xec>
                USBD_CtlError(pdev, req);
 800a4be:	6839      	ldr	r1, [r7, #0]
 800a4c0:	6878      	ldr	r0, [r7, #4]
 800a4c2:	f000 fc1e 	bl	800ad02 <USBD_CtlError>
              break;
 800a4c6:	e01b      	b.n	800a500 <USBD_StdEPReq+0xec>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800a4c8:	683b      	ldr	r3, [r7, #0]
 800a4ca:	885b      	ldrh	r3, [r3, #2]
 800a4cc:	2b00      	cmp	r3, #0
 800a4ce:	d10e      	bne.n	800a4ee <USBD_StdEPReq+0xda>
              {
                if ((ep_addr != 0x00U) &&
 800a4d0:	7bbb      	ldrb	r3, [r7, #14]
 800a4d2:	2b00      	cmp	r3, #0
 800a4d4:	d00b      	beq.n	800a4ee <USBD_StdEPReq+0xda>
 800a4d6:	7bbb      	ldrb	r3, [r7, #14]
 800a4d8:	2b80      	cmp	r3, #128	; 0x80
 800a4da:	d008      	beq.n	800a4ee <USBD_StdEPReq+0xda>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800a4dc:	683b      	ldr	r3, [r7, #0]
 800a4de:	88db      	ldrh	r3, [r3, #6]
 800a4e0:	2b00      	cmp	r3, #0
 800a4e2:	d104      	bne.n	800a4ee <USBD_StdEPReq+0xda>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 800a4e4:	7bbb      	ldrb	r3, [r7, #14]
 800a4e6:	4619      	mov	r1, r3
 800a4e8:	6878      	ldr	r0, [r7, #4]
 800a4ea:	f001 f867 	bl	800b5bc <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 800a4ee:	6878      	ldr	r0, [r7, #4]
 800a4f0:	f000 fccf 	bl	800ae92 <USBD_CtlSendStatus>

              break;
 800a4f4:	e004      	b.n	800a500 <USBD_StdEPReq+0xec>

            default:
              USBD_CtlError(pdev, req);
 800a4f6:	6839      	ldr	r1, [r7, #0]
 800a4f8:	6878      	ldr	r0, [r7, #4]
 800a4fa:	f000 fc02 	bl	800ad02 <USBD_CtlError>
              break;
 800a4fe:	bf00      	nop
          }
          break;
 800a500:	e0e0      	b.n	800a6c4 <USBD_StdEPReq+0x2b0>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800a502:	687b      	ldr	r3, [r7, #4]
 800a504:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a508:	2b02      	cmp	r3, #2
 800a50a:	d002      	beq.n	800a512 <USBD_StdEPReq+0xfe>
 800a50c:	2b03      	cmp	r3, #3
 800a50e:	d015      	beq.n	800a53c <USBD_StdEPReq+0x128>
 800a510:	e026      	b.n	800a560 <USBD_StdEPReq+0x14c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a512:	7bbb      	ldrb	r3, [r7, #14]
 800a514:	2b00      	cmp	r3, #0
 800a516:	d00c      	beq.n	800a532 <USBD_StdEPReq+0x11e>
 800a518:	7bbb      	ldrb	r3, [r7, #14]
 800a51a:	2b80      	cmp	r3, #128	; 0x80
 800a51c:	d009      	beq.n	800a532 <USBD_StdEPReq+0x11e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800a51e:	7bbb      	ldrb	r3, [r7, #14]
 800a520:	4619      	mov	r1, r3
 800a522:	6878      	ldr	r0, [r7, #4]
 800a524:	f001 f84a 	bl	800b5bc <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800a528:	2180      	movs	r1, #128	; 0x80
 800a52a:	6878      	ldr	r0, [r7, #4]
 800a52c:	f001 f846 	bl	800b5bc <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800a530:	e01c      	b.n	800a56c <USBD_StdEPReq+0x158>
                USBD_CtlError(pdev, req);
 800a532:	6839      	ldr	r1, [r7, #0]
 800a534:	6878      	ldr	r0, [r7, #4]
 800a536:	f000 fbe4 	bl	800ad02 <USBD_CtlError>
              break;
 800a53a:	e017      	b.n	800a56c <USBD_StdEPReq+0x158>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800a53c:	683b      	ldr	r3, [r7, #0]
 800a53e:	885b      	ldrh	r3, [r3, #2]
 800a540:	2b00      	cmp	r3, #0
 800a542:	d112      	bne.n	800a56a <USBD_StdEPReq+0x156>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800a544:	7bbb      	ldrb	r3, [r7, #14]
 800a546:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a54a:	2b00      	cmp	r3, #0
 800a54c:	d004      	beq.n	800a558 <USBD_StdEPReq+0x144>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 800a54e:	7bbb      	ldrb	r3, [r7, #14]
 800a550:	4619      	mov	r1, r3
 800a552:	6878      	ldr	r0, [r7, #4]
 800a554:	f001 f851 	bl	800b5fa <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 800a558:	6878      	ldr	r0, [r7, #4]
 800a55a:	f000 fc9a 	bl	800ae92 <USBD_CtlSendStatus>
              }
              break;
 800a55e:	e004      	b.n	800a56a <USBD_StdEPReq+0x156>

            default:
              USBD_CtlError(pdev, req);
 800a560:	6839      	ldr	r1, [r7, #0]
 800a562:	6878      	ldr	r0, [r7, #4]
 800a564:	f000 fbcd 	bl	800ad02 <USBD_CtlError>
              break;
 800a568:	e000      	b.n	800a56c <USBD_StdEPReq+0x158>
              break;
 800a56a:	bf00      	nop
          }
          break;
 800a56c:	e0aa      	b.n	800a6c4 <USBD_StdEPReq+0x2b0>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800a56e:	687b      	ldr	r3, [r7, #4]
 800a570:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a574:	2b02      	cmp	r3, #2
 800a576:	d002      	beq.n	800a57e <USBD_StdEPReq+0x16a>
 800a578:	2b03      	cmp	r3, #3
 800a57a:	d032      	beq.n	800a5e2 <USBD_StdEPReq+0x1ce>
 800a57c:	e097      	b.n	800a6ae <USBD_StdEPReq+0x29a>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a57e:	7bbb      	ldrb	r3, [r7, #14]
 800a580:	2b00      	cmp	r3, #0
 800a582:	d007      	beq.n	800a594 <USBD_StdEPReq+0x180>
 800a584:	7bbb      	ldrb	r3, [r7, #14]
 800a586:	2b80      	cmp	r3, #128	; 0x80
 800a588:	d004      	beq.n	800a594 <USBD_StdEPReq+0x180>
              {
                USBD_CtlError(pdev, req);
 800a58a:	6839      	ldr	r1, [r7, #0]
 800a58c:	6878      	ldr	r0, [r7, #4]
 800a58e:	f000 fbb8 	bl	800ad02 <USBD_CtlError>
                break;
 800a592:	e091      	b.n	800a6b8 <USBD_StdEPReq+0x2a4>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a594:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a598:	2b00      	cmp	r3, #0
 800a59a:	da0b      	bge.n	800a5b4 <USBD_StdEPReq+0x1a0>
 800a59c:	7bbb      	ldrb	r3, [r7, #14]
 800a59e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800a5a2:	4613      	mov	r3, r2
 800a5a4:	009b      	lsls	r3, r3, #2
 800a5a6:	4413      	add	r3, r2
 800a5a8:	009b      	lsls	r3, r3, #2
 800a5aa:	3310      	adds	r3, #16
 800a5ac:	687a      	ldr	r2, [r7, #4]
 800a5ae:	4413      	add	r3, r2
 800a5b0:	3304      	adds	r3, #4
 800a5b2:	e00b      	b.n	800a5cc <USBD_StdEPReq+0x1b8>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800a5b4:	7bbb      	ldrb	r3, [r7, #14]
 800a5b6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a5ba:	4613      	mov	r3, r2
 800a5bc:	009b      	lsls	r3, r3, #2
 800a5be:	4413      	add	r3, r2
 800a5c0:	009b      	lsls	r3, r3, #2
 800a5c2:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800a5c6:	687a      	ldr	r2, [r7, #4]
 800a5c8:	4413      	add	r3, r2
 800a5ca:	3304      	adds	r3, #4
 800a5cc:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800a5ce:	68bb      	ldr	r3, [r7, #8]
 800a5d0:	2200      	movs	r2, #0
 800a5d2:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800a5d4:	68bb      	ldr	r3, [r7, #8]
 800a5d6:	2202      	movs	r2, #2
 800a5d8:	4619      	mov	r1, r3
 800a5da:	6878      	ldr	r0, [r7, #4]
 800a5dc:	f000 fbfb 	bl	800add6 <USBD_CtlSendData>
              break;
 800a5e0:	e06a      	b.n	800a6b8 <USBD_StdEPReq+0x2a4>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800a5e2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a5e6:	2b00      	cmp	r3, #0
 800a5e8:	da11      	bge.n	800a60e <USBD_StdEPReq+0x1fa>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800a5ea:	7bbb      	ldrb	r3, [r7, #14]
 800a5ec:	f003 020f 	and.w	r2, r3, #15
 800a5f0:	6879      	ldr	r1, [r7, #4]
 800a5f2:	4613      	mov	r3, r2
 800a5f4:	009b      	lsls	r3, r3, #2
 800a5f6:	4413      	add	r3, r2
 800a5f8:	009b      	lsls	r3, r3, #2
 800a5fa:	440b      	add	r3, r1
 800a5fc:	3318      	adds	r3, #24
 800a5fe:	681b      	ldr	r3, [r3, #0]
 800a600:	2b00      	cmp	r3, #0
 800a602:	d117      	bne.n	800a634 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 800a604:	6839      	ldr	r1, [r7, #0]
 800a606:	6878      	ldr	r0, [r7, #4]
 800a608:	f000 fb7b 	bl	800ad02 <USBD_CtlError>
                  break;
 800a60c:	e054      	b.n	800a6b8 <USBD_StdEPReq+0x2a4>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800a60e:	7bbb      	ldrb	r3, [r7, #14]
 800a610:	f003 020f 	and.w	r2, r3, #15
 800a614:	6879      	ldr	r1, [r7, #4]
 800a616:	4613      	mov	r3, r2
 800a618:	009b      	lsls	r3, r3, #2
 800a61a:	4413      	add	r3, r2
 800a61c:	009b      	lsls	r3, r3, #2
 800a61e:	440b      	add	r3, r1
 800a620:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 800a624:	681b      	ldr	r3, [r3, #0]
 800a626:	2b00      	cmp	r3, #0
 800a628:	d104      	bne.n	800a634 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 800a62a:	6839      	ldr	r1, [r7, #0]
 800a62c:	6878      	ldr	r0, [r7, #4]
 800a62e:	f000 fb68 	bl	800ad02 <USBD_CtlError>
                  break;
 800a632:	e041      	b.n	800a6b8 <USBD_StdEPReq+0x2a4>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a634:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a638:	2b00      	cmp	r3, #0
 800a63a:	da0b      	bge.n	800a654 <USBD_StdEPReq+0x240>
 800a63c:	7bbb      	ldrb	r3, [r7, #14]
 800a63e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800a642:	4613      	mov	r3, r2
 800a644:	009b      	lsls	r3, r3, #2
 800a646:	4413      	add	r3, r2
 800a648:	009b      	lsls	r3, r3, #2
 800a64a:	3310      	adds	r3, #16
 800a64c:	687a      	ldr	r2, [r7, #4]
 800a64e:	4413      	add	r3, r2
 800a650:	3304      	adds	r3, #4
 800a652:	e00b      	b.n	800a66c <USBD_StdEPReq+0x258>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800a654:	7bbb      	ldrb	r3, [r7, #14]
 800a656:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a65a:	4613      	mov	r3, r2
 800a65c:	009b      	lsls	r3, r3, #2
 800a65e:	4413      	add	r3, r2
 800a660:	009b      	lsls	r3, r3, #2
 800a662:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800a666:	687a      	ldr	r2, [r7, #4]
 800a668:	4413      	add	r3, r2
 800a66a:	3304      	adds	r3, #4
 800a66c:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800a66e:	7bbb      	ldrb	r3, [r7, #14]
 800a670:	2b00      	cmp	r3, #0
 800a672:	d002      	beq.n	800a67a <USBD_StdEPReq+0x266>
 800a674:	7bbb      	ldrb	r3, [r7, #14]
 800a676:	2b80      	cmp	r3, #128	; 0x80
 800a678:	d103      	bne.n	800a682 <USBD_StdEPReq+0x26e>
              {
                pep->status = 0x0000U;
 800a67a:	68bb      	ldr	r3, [r7, #8]
 800a67c:	2200      	movs	r2, #0
 800a67e:	601a      	str	r2, [r3, #0]
 800a680:	e00e      	b.n	800a6a0 <USBD_StdEPReq+0x28c>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 800a682:	7bbb      	ldrb	r3, [r7, #14]
 800a684:	4619      	mov	r1, r3
 800a686:	6878      	ldr	r0, [r7, #4]
 800a688:	f000 ffd6 	bl	800b638 <USBD_LL_IsStallEP>
 800a68c:	4603      	mov	r3, r0
 800a68e:	2b00      	cmp	r3, #0
 800a690:	d003      	beq.n	800a69a <USBD_StdEPReq+0x286>
              {
                pep->status = 0x0001U;
 800a692:	68bb      	ldr	r3, [r7, #8]
 800a694:	2201      	movs	r2, #1
 800a696:	601a      	str	r2, [r3, #0]
 800a698:	e002      	b.n	800a6a0 <USBD_StdEPReq+0x28c>
              }
              else
              {
                pep->status = 0x0000U;
 800a69a:	68bb      	ldr	r3, [r7, #8]
 800a69c:	2200      	movs	r2, #0
 800a69e:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800a6a0:	68bb      	ldr	r3, [r7, #8]
 800a6a2:	2202      	movs	r2, #2
 800a6a4:	4619      	mov	r1, r3
 800a6a6:	6878      	ldr	r0, [r7, #4]
 800a6a8:	f000 fb95 	bl	800add6 <USBD_CtlSendData>
              break;
 800a6ac:	e004      	b.n	800a6b8 <USBD_StdEPReq+0x2a4>

            default:
              USBD_CtlError(pdev, req);
 800a6ae:	6839      	ldr	r1, [r7, #0]
 800a6b0:	6878      	ldr	r0, [r7, #4]
 800a6b2:	f000 fb26 	bl	800ad02 <USBD_CtlError>
              break;
 800a6b6:	bf00      	nop
          }
          break;
 800a6b8:	e004      	b.n	800a6c4 <USBD_StdEPReq+0x2b0>

        default:
          USBD_CtlError(pdev, req);
 800a6ba:	6839      	ldr	r1, [r7, #0]
 800a6bc:	6878      	ldr	r0, [r7, #4]
 800a6be:	f000 fb20 	bl	800ad02 <USBD_CtlError>
          break;
 800a6c2:	bf00      	nop
      }
      break;
 800a6c4:	e004      	b.n	800a6d0 <USBD_StdEPReq+0x2bc>

    default:
      USBD_CtlError(pdev, req);
 800a6c6:	6839      	ldr	r1, [r7, #0]
 800a6c8:	6878      	ldr	r0, [r7, #4]
 800a6ca:	f000 fb1a 	bl	800ad02 <USBD_CtlError>
      break;
 800a6ce:	bf00      	nop
  }

  return ret;
 800a6d0:	7bfb      	ldrb	r3, [r7, #15]
}
 800a6d2:	4618      	mov	r0, r3
 800a6d4:	3710      	adds	r7, #16
 800a6d6:	46bd      	mov	sp, r7
 800a6d8:	bd80      	pop	{r7, pc}
	...

0800a6dc <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800a6dc:	b580      	push	{r7, lr}
 800a6de:	b084      	sub	sp, #16
 800a6e0:	af00      	add	r7, sp, #0
 800a6e2:	6078      	str	r0, [r7, #4]
 800a6e4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800a6e6:	2300      	movs	r3, #0
 800a6e8:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800a6ea:	2300      	movs	r3, #0
 800a6ec:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800a6ee:	2300      	movs	r3, #0
 800a6f0:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800a6f2:	683b      	ldr	r3, [r7, #0]
 800a6f4:	885b      	ldrh	r3, [r3, #2]
 800a6f6:	0a1b      	lsrs	r3, r3, #8
 800a6f8:	b29b      	uxth	r3, r3
 800a6fa:	3b01      	subs	r3, #1
 800a6fc:	2b06      	cmp	r3, #6
 800a6fe:	f200 8128 	bhi.w	800a952 <USBD_GetDescriptor+0x276>
 800a702:	a201      	add	r2, pc, #4	; (adr r2, 800a708 <USBD_GetDescriptor+0x2c>)
 800a704:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a708:	0800a725 	.word	0x0800a725
 800a70c:	0800a73d 	.word	0x0800a73d
 800a710:	0800a77d 	.word	0x0800a77d
 800a714:	0800a953 	.word	0x0800a953
 800a718:	0800a953 	.word	0x0800a953
 800a71c:	0800a8f3 	.word	0x0800a8f3
 800a720:	0800a91f 	.word	0x0800a91f
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800a724:	687b      	ldr	r3, [r7, #4]
 800a726:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800a72a:	681b      	ldr	r3, [r3, #0]
 800a72c:	687a      	ldr	r2, [r7, #4]
 800a72e:	7c12      	ldrb	r2, [r2, #16]
 800a730:	f107 0108 	add.w	r1, r7, #8
 800a734:	4610      	mov	r0, r2
 800a736:	4798      	blx	r3
 800a738:	60f8      	str	r0, [r7, #12]
      break;
 800a73a:	e112      	b.n	800a962 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a73c:	687b      	ldr	r3, [r7, #4]
 800a73e:	7c1b      	ldrb	r3, [r3, #16]
 800a740:	2b00      	cmp	r3, #0
 800a742:	d10d      	bne.n	800a760 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800a744:	687b      	ldr	r3, [r7, #4]
 800a746:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a74a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a74c:	f107 0208 	add.w	r2, r7, #8
 800a750:	4610      	mov	r0, r2
 800a752:	4798      	blx	r3
 800a754:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800a756:	68fb      	ldr	r3, [r7, #12]
 800a758:	3301      	adds	r3, #1
 800a75a:	2202      	movs	r2, #2
 800a75c:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800a75e:	e100      	b.n	800a962 <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800a760:	687b      	ldr	r3, [r7, #4]
 800a762:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a766:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a768:	f107 0208 	add.w	r2, r7, #8
 800a76c:	4610      	mov	r0, r2
 800a76e:	4798      	blx	r3
 800a770:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800a772:	68fb      	ldr	r3, [r7, #12]
 800a774:	3301      	adds	r3, #1
 800a776:	2202      	movs	r2, #2
 800a778:	701a      	strb	r2, [r3, #0]
      break;
 800a77a:	e0f2      	b.n	800a962 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800a77c:	683b      	ldr	r3, [r7, #0]
 800a77e:	885b      	ldrh	r3, [r3, #2]
 800a780:	b2db      	uxtb	r3, r3
 800a782:	2b05      	cmp	r3, #5
 800a784:	f200 80ac 	bhi.w	800a8e0 <USBD_GetDescriptor+0x204>
 800a788:	a201      	add	r2, pc, #4	; (adr r2, 800a790 <USBD_GetDescriptor+0xb4>)
 800a78a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a78e:	bf00      	nop
 800a790:	0800a7a9 	.word	0x0800a7a9
 800a794:	0800a7dd 	.word	0x0800a7dd
 800a798:	0800a811 	.word	0x0800a811
 800a79c:	0800a845 	.word	0x0800a845
 800a7a0:	0800a879 	.word	0x0800a879
 800a7a4:	0800a8ad 	.word	0x0800a8ad
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800a7ae:	685b      	ldr	r3, [r3, #4]
 800a7b0:	2b00      	cmp	r3, #0
 800a7b2:	d00b      	beq.n	800a7cc <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800a7b4:	687b      	ldr	r3, [r7, #4]
 800a7b6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800a7ba:	685b      	ldr	r3, [r3, #4]
 800a7bc:	687a      	ldr	r2, [r7, #4]
 800a7be:	7c12      	ldrb	r2, [r2, #16]
 800a7c0:	f107 0108 	add.w	r1, r7, #8
 800a7c4:	4610      	mov	r0, r2
 800a7c6:	4798      	blx	r3
 800a7c8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a7ca:	e091      	b.n	800a8f0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a7cc:	6839      	ldr	r1, [r7, #0]
 800a7ce:	6878      	ldr	r0, [r7, #4]
 800a7d0:	f000 fa97 	bl	800ad02 <USBD_CtlError>
            err++;
 800a7d4:	7afb      	ldrb	r3, [r7, #11]
 800a7d6:	3301      	adds	r3, #1
 800a7d8:	72fb      	strb	r3, [r7, #11]
          break;
 800a7da:	e089      	b.n	800a8f0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800a7dc:	687b      	ldr	r3, [r7, #4]
 800a7de:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800a7e2:	689b      	ldr	r3, [r3, #8]
 800a7e4:	2b00      	cmp	r3, #0
 800a7e6:	d00b      	beq.n	800a800 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800a7e8:	687b      	ldr	r3, [r7, #4]
 800a7ea:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800a7ee:	689b      	ldr	r3, [r3, #8]
 800a7f0:	687a      	ldr	r2, [r7, #4]
 800a7f2:	7c12      	ldrb	r2, [r2, #16]
 800a7f4:	f107 0108 	add.w	r1, r7, #8
 800a7f8:	4610      	mov	r0, r2
 800a7fa:	4798      	blx	r3
 800a7fc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a7fe:	e077      	b.n	800a8f0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a800:	6839      	ldr	r1, [r7, #0]
 800a802:	6878      	ldr	r0, [r7, #4]
 800a804:	f000 fa7d 	bl	800ad02 <USBD_CtlError>
            err++;
 800a808:	7afb      	ldrb	r3, [r7, #11]
 800a80a:	3301      	adds	r3, #1
 800a80c:	72fb      	strb	r3, [r7, #11]
          break;
 800a80e:	e06f      	b.n	800a8f0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800a810:	687b      	ldr	r3, [r7, #4]
 800a812:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800a816:	68db      	ldr	r3, [r3, #12]
 800a818:	2b00      	cmp	r3, #0
 800a81a:	d00b      	beq.n	800a834 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800a81c:	687b      	ldr	r3, [r7, #4]
 800a81e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800a822:	68db      	ldr	r3, [r3, #12]
 800a824:	687a      	ldr	r2, [r7, #4]
 800a826:	7c12      	ldrb	r2, [r2, #16]
 800a828:	f107 0108 	add.w	r1, r7, #8
 800a82c:	4610      	mov	r0, r2
 800a82e:	4798      	blx	r3
 800a830:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a832:	e05d      	b.n	800a8f0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a834:	6839      	ldr	r1, [r7, #0]
 800a836:	6878      	ldr	r0, [r7, #4]
 800a838:	f000 fa63 	bl	800ad02 <USBD_CtlError>
            err++;
 800a83c:	7afb      	ldrb	r3, [r7, #11]
 800a83e:	3301      	adds	r3, #1
 800a840:	72fb      	strb	r3, [r7, #11]
          break;
 800a842:	e055      	b.n	800a8f0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800a844:	687b      	ldr	r3, [r7, #4]
 800a846:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800a84a:	691b      	ldr	r3, [r3, #16]
 800a84c:	2b00      	cmp	r3, #0
 800a84e:	d00b      	beq.n	800a868 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800a850:	687b      	ldr	r3, [r7, #4]
 800a852:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800a856:	691b      	ldr	r3, [r3, #16]
 800a858:	687a      	ldr	r2, [r7, #4]
 800a85a:	7c12      	ldrb	r2, [r2, #16]
 800a85c:	f107 0108 	add.w	r1, r7, #8
 800a860:	4610      	mov	r0, r2
 800a862:	4798      	blx	r3
 800a864:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a866:	e043      	b.n	800a8f0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a868:	6839      	ldr	r1, [r7, #0]
 800a86a:	6878      	ldr	r0, [r7, #4]
 800a86c:	f000 fa49 	bl	800ad02 <USBD_CtlError>
            err++;
 800a870:	7afb      	ldrb	r3, [r7, #11]
 800a872:	3301      	adds	r3, #1
 800a874:	72fb      	strb	r3, [r7, #11]
          break;
 800a876:	e03b      	b.n	800a8f0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800a878:	687b      	ldr	r3, [r7, #4]
 800a87a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800a87e:	695b      	ldr	r3, [r3, #20]
 800a880:	2b00      	cmp	r3, #0
 800a882:	d00b      	beq.n	800a89c <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800a884:	687b      	ldr	r3, [r7, #4]
 800a886:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800a88a:	695b      	ldr	r3, [r3, #20]
 800a88c:	687a      	ldr	r2, [r7, #4]
 800a88e:	7c12      	ldrb	r2, [r2, #16]
 800a890:	f107 0108 	add.w	r1, r7, #8
 800a894:	4610      	mov	r0, r2
 800a896:	4798      	blx	r3
 800a898:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a89a:	e029      	b.n	800a8f0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a89c:	6839      	ldr	r1, [r7, #0]
 800a89e:	6878      	ldr	r0, [r7, #4]
 800a8a0:	f000 fa2f 	bl	800ad02 <USBD_CtlError>
            err++;
 800a8a4:	7afb      	ldrb	r3, [r7, #11]
 800a8a6:	3301      	adds	r3, #1
 800a8a8:	72fb      	strb	r3, [r7, #11]
          break;
 800a8aa:	e021      	b.n	800a8f0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800a8ac:	687b      	ldr	r3, [r7, #4]
 800a8ae:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800a8b2:	699b      	ldr	r3, [r3, #24]
 800a8b4:	2b00      	cmp	r3, #0
 800a8b6:	d00b      	beq.n	800a8d0 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800a8b8:	687b      	ldr	r3, [r7, #4]
 800a8ba:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800a8be:	699b      	ldr	r3, [r3, #24]
 800a8c0:	687a      	ldr	r2, [r7, #4]
 800a8c2:	7c12      	ldrb	r2, [r2, #16]
 800a8c4:	f107 0108 	add.w	r1, r7, #8
 800a8c8:	4610      	mov	r0, r2
 800a8ca:	4798      	blx	r3
 800a8cc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a8ce:	e00f      	b.n	800a8f0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a8d0:	6839      	ldr	r1, [r7, #0]
 800a8d2:	6878      	ldr	r0, [r7, #4]
 800a8d4:	f000 fa15 	bl	800ad02 <USBD_CtlError>
            err++;
 800a8d8:	7afb      	ldrb	r3, [r7, #11]
 800a8da:	3301      	adds	r3, #1
 800a8dc:	72fb      	strb	r3, [r7, #11]
          break;
 800a8de:	e007      	b.n	800a8f0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 800a8e0:	6839      	ldr	r1, [r7, #0]
 800a8e2:	6878      	ldr	r0, [r7, #4]
 800a8e4:	f000 fa0d 	bl	800ad02 <USBD_CtlError>
          err++;
 800a8e8:	7afb      	ldrb	r3, [r7, #11]
 800a8ea:	3301      	adds	r3, #1
 800a8ec:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 800a8ee:	e038      	b.n	800a962 <USBD_GetDescriptor+0x286>
 800a8f0:	e037      	b.n	800a962 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a8f2:	687b      	ldr	r3, [r7, #4]
 800a8f4:	7c1b      	ldrb	r3, [r3, #16]
 800a8f6:	2b00      	cmp	r3, #0
 800a8f8:	d109      	bne.n	800a90e <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800a8fa:	687b      	ldr	r3, [r7, #4]
 800a8fc:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a900:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a902:	f107 0208 	add.w	r2, r7, #8
 800a906:	4610      	mov	r0, r2
 800a908:	4798      	blx	r3
 800a90a:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a90c:	e029      	b.n	800a962 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800a90e:	6839      	ldr	r1, [r7, #0]
 800a910:	6878      	ldr	r0, [r7, #4]
 800a912:	f000 f9f6 	bl	800ad02 <USBD_CtlError>
        err++;
 800a916:	7afb      	ldrb	r3, [r7, #11]
 800a918:	3301      	adds	r3, #1
 800a91a:	72fb      	strb	r3, [r7, #11]
      break;
 800a91c:	e021      	b.n	800a962 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a91e:	687b      	ldr	r3, [r7, #4]
 800a920:	7c1b      	ldrb	r3, [r3, #16]
 800a922:	2b00      	cmp	r3, #0
 800a924:	d10d      	bne.n	800a942 <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800a926:	687b      	ldr	r3, [r7, #4]
 800a928:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a92c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a92e:	f107 0208 	add.w	r2, r7, #8
 800a932:	4610      	mov	r0, r2
 800a934:	4798      	blx	r3
 800a936:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800a938:	68fb      	ldr	r3, [r7, #12]
 800a93a:	3301      	adds	r3, #1
 800a93c:	2207      	movs	r2, #7
 800a93e:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a940:	e00f      	b.n	800a962 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800a942:	6839      	ldr	r1, [r7, #0]
 800a944:	6878      	ldr	r0, [r7, #4]
 800a946:	f000 f9dc 	bl	800ad02 <USBD_CtlError>
        err++;
 800a94a:	7afb      	ldrb	r3, [r7, #11]
 800a94c:	3301      	adds	r3, #1
 800a94e:	72fb      	strb	r3, [r7, #11]
      break;
 800a950:	e007      	b.n	800a962 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800a952:	6839      	ldr	r1, [r7, #0]
 800a954:	6878      	ldr	r0, [r7, #4]
 800a956:	f000 f9d4 	bl	800ad02 <USBD_CtlError>
      err++;
 800a95a:	7afb      	ldrb	r3, [r7, #11]
 800a95c:	3301      	adds	r3, #1
 800a95e:	72fb      	strb	r3, [r7, #11]
      break;
 800a960:	bf00      	nop
  }

  if (err != 0U)
 800a962:	7afb      	ldrb	r3, [r7, #11]
 800a964:	2b00      	cmp	r3, #0
 800a966:	d11c      	bne.n	800a9a2 <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 800a968:	893b      	ldrh	r3, [r7, #8]
 800a96a:	2b00      	cmp	r3, #0
 800a96c:	d011      	beq.n	800a992 <USBD_GetDescriptor+0x2b6>
 800a96e:	683b      	ldr	r3, [r7, #0]
 800a970:	88db      	ldrh	r3, [r3, #6]
 800a972:	2b00      	cmp	r3, #0
 800a974:	d00d      	beq.n	800a992 <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 800a976:	683b      	ldr	r3, [r7, #0]
 800a978:	88da      	ldrh	r2, [r3, #6]
 800a97a:	893b      	ldrh	r3, [r7, #8]
 800a97c:	4293      	cmp	r3, r2
 800a97e:	bf28      	it	cs
 800a980:	4613      	movcs	r3, r2
 800a982:	b29b      	uxth	r3, r3
 800a984:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800a986:	893b      	ldrh	r3, [r7, #8]
 800a988:	461a      	mov	r2, r3
 800a98a:	68f9      	ldr	r1, [r7, #12]
 800a98c:	6878      	ldr	r0, [r7, #4]
 800a98e:	f000 fa22 	bl	800add6 <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 800a992:	683b      	ldr	r3, [r7, #0]
 800a994:	88db      	ldrh	r3, [r3, #6]
 800a996:	2b00      	cmp	r3, #0
 800a998:	d104      	bne.n	800a9a4 <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 800a99a:	6878      	ldr	r0, [r7, #4]
 800a99c:	f000 fa79 	bl	800ae92 <USBD_CtlSendStatus>
 800a9a0:	e000      	b.n	800a9a4 <USBD_GetDescriptor+0x2c8>
    return;
 800a9a2:	bf00      	nop
    }
  }
}
 800a9a4:	3710      	adds	r7, #16
 800a9a6:	46bd      	mov	sp, r7
 800a9a8:	bd80      	pop	{r7, pc}
 800a9aa:	bf00      	nop

0800a9ac <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800a9ac:	b580      	push	{r7, lr}
 800a9ae:	b084      	sub	sp, #16
 800a9b0:	af00      	add	r7, sp, #0
 800a9b2:	6078      	str	r0, [r7, #4]
 800a9b4:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800a9b6:	683b      	ldr	r3, [r7, #0]
 800a9b8:	889b      	ldrh	r3, [r3, #4]
 800a9ba:	2b00      	cmp	r3, #0
 800a9bc:	d130      	bne.n	800aa20 <USBD_SetAddress+0x74>
 800a9be:	683b      	ldr	r3, [r7, #0]
 800a9c0:	88db      	ldrh	r3, [r3, #6]
 800a9c2:	2b00      	cmp	r3, #0
 800a9c4:	d12c      	bne.n	800aa20 <USBD_SetAddress+0x74>
 800a9c6:	683b      	ldr	r3, [r7, #0]
 800a9c8:	885b      	ldrh	r3, [r3, #2]
 800a9ca:	2b7f      	cmp	r3, #127	; 0x7f
 800a9cc:	d828      	bhi.n	800aa20 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800a9ce:	683b      	ldr	r3, [r7, #0]
 800a9d0:	885b      	ldrh	r3, [r3, #2]
 800a9d2:	b2db      	uxtb	r3, r3
 800a9d4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a9d8:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a9da:	687b      	ldr	r3, [r7, #4]
 800a9dc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a9e0:	2b03      	cmp	r3, #3
 800a9e2:	d104      	bne.n	800a9ee <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 800a9e4:	6839      	ldr	r1, [r7, #0]
 800a9e6:	6878      	ldr	r0, [r7, #4]
 800a9e8:	f000 f98b 	bl	800ad02 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a9ec:	e01d      	b.n	800aa2a <USBD_SetAddress+0x7e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800a9ee:	687b      	ldr	r3, [r7, #4]
 800a9f0:	7bfa      	ldrb	r2, [r7, #15]
 800a9f2:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 800a9f6:	7bfb      	ldrb	r3, [r7, #15]
 800a9f8:	4619      	mov	r1, r3
 800a9fa:	6878      	ldr	r0, [r7, #4]
 800a9fc:	f000 fe48 	bl	800b690 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 800aa00:	6878      	ldr	r0, [r7, #4]
 800aa02:	f000 fa46 	bl	800ae92 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800aa06:	7bfb      	ldrb	r3, [r7, #15]
 800aa08:	2b00      	cmp	r3, #0
 800aa0a:	d004      	beq.n	800aa16 <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800aa0c:	687b      	ldr	r3, [r7, #4]
 800aa0e:	2202      	movs	r2, #2
 800aa10:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800aa14:	e009      	b.n	800aa2a <USBD_SetAddress+0x7e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800aa16:	687b      	ldr	r3, [r7, #4]
 800aa18:	2201      	movs	r2, #1
 800aa1a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800aa1e:	e004      	b.n	800aa2a <USBD_SetAddress+0x7e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800aa20:	6839      	ldr	r1, [r7, #0]
 800aa22:	6878      	ldr	r0, [r7, #4]
 800aa24:	f000 f96d 	bl	800ad02 <USBD_CtlError>
  }
}
 800aa28:	bf00      	nop
 800aa2a:	bf00      	nop
 800aa2c:	3710      	adds	r7, #16
 800aa2e:	46bd      	mov	sp, r7
 800aa30:	bd80      	pop	{r7, pc}
	...

0800aa34 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800aa34:	b580      	push	{r7, lr}
 800aa36:	b082      	sub	sp, #8
 800aa38:	af00      	add	r7, sp, #0
 800aa3a:	6078      	str	r0, [r7, #4]
 800aa3c:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800aa3e:	683b      	ldr	r3, [r7, #0]
 800aa40:	885b      	ldrh	r3, [r3, #2]
 800aa42:	b2da      	uxtb	r2, r3
 800aa44:	4b41      	ldr	r3, [pc, #260]	; (800ab4c <USBD_SetConfig+0x118>)
 800aa46:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800aa48:	4b40      	ldr	r3, [pc, #256]	; (800ab4c <USBD_SetConfig+0x118>)
 800aa4a:	781b      	ldrb	r3, [r3, #0]
 800aa4c:	2b01      	cmp	r3, #1
 800aa4e:	d904      	bls.n	800aa5a <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 800aa50:	6839      	ldr	r1, [r7, #0]
 800aa52:	6878      	ldr	r0, [r7, #4]
 800aa54:	f000 f955 	bl	800ad02 <USBD_CtlError>
 800aa58:	e075      	b.n	800ab46 <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 800aa5a:	687b      	ldr	r3, [r7, #4]
 800aa5c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800aa60:	2b02      	cmp	r3, #2
 800aa62:	d002      	beq.n	800aa6a <USBD_SetConfig+0x36>
 800aa64:	2b03      	cmp	r3, #3
 800aa66:	d023      	beq.n	800aab0 <USBD_SetConfig+0x7c>
 800aa68:	e062      	b.n	800ab30 <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 800aa6a:	4b38      	ldr	r3, [pc, #224]	; (800ab4c <USBD_SetConfig+0x118>)
 800aa6c:	781b      	ldrb	r3, [r3, #0]
 800aa6e:	2b00      	cmp	r3, #0
 800aa70:	d01a      	beq.n	800aaa8 <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 800aa72:	4b36      	ldr	r3, [pc, #216]	; (800ab4c <USBD_SetConfig+0x118>)
 800aa74:	781b      	ldrb	r3, [r3, #0]
 800aa76:	461a      	mov	r2, r3
 800aa78:	687b      	ldr	r3, [r7, #4]
 800aa7a:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800aa7c:	687b      	ldr	r3, [r7, #4]
 800aa7e:	2203      	movs	r2, #3
 800aa80:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800aa84:	4b31      	ldr	r3, [pc, #196]	; (800ab4c <USBD_SetConfig+0x118>)
 800aa86:	781b      	ldrb	r3, [r3, #0]
 800aa88:	4619      	mov	r1, r3
 800aa8a:	6878      	ldr	r0, [r7, #4]
 800aa8c:	f7ff f9e7 	bl	8009e5e <USBD_SetClassConfig>
 800aa90:	4603      	mov	r3, r0
 800aa92:	2b02      	cmp	r3, #2
 800aa94:	d104      	bne.n	800aaa0 <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 800aa96:	6839      	ldr	r1, [r7, #0]
 800aa98:	6878      	ldr	r0, [r7, #4]
 800aa9a:	f000 f932 	bl	800ad02 <USBD_CtlError>
            return;
 800aa9e:	e052      	b.n	800ab46 <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 800aaa0:	6878      	ldr	r0, [r7, #4]
 800aaa2:	f000 f9f6 	bl	800ae92 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800aaa6:	e04e      	b.n	800ab46 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800aaa8:	6878      	ldr	r0, [r7, #4]
 800aaaa:	f000 f9f2 	bl	800ae92 <USBD_CtlSendStatus>
        break;
 800aaae:	e04a      	b.n	800ab46 <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 800aab0:	4b26      	ldr	r3, [pc, #152]	; (800ab4c <USBD_SetConfig+0x118>)
 800aab2:	781b      	ldrb	r3, [r3, #0]
 800aab4:	2b00      	cmp	r3, #0
 800aab6:	d112      	bne.n	800aade <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800aab8:	687b      	ldr	r3, [r7, #4]
 800aaba:	2202      	movs	r2, #2
 800aabc:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          pdev->dev_config = cfgidx;
 800aac0:	4b22      	ldr	r3, [pc, #136]	; (800ab4c <USBD_SetConfig+0x118>)
 800aac2:	781b      	ldrb	r3, [r3, #0]
 800aac4:	461a      	mov	r2, r3
 800aac6:	687b      	ldr	r3, [r7, #4]
 800aac8:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 800aaca:	4b20      	ldr	r3, [pc, #128]	; (800ab4c <USBD_SetConfig+0x118>)
 800aacc:	781b      	ldrb	r3, [r3, #0]
 800aace:	4619      	mov	r1, r3
 800aad0:	6878      	ldr	r0, [r7, #4]
 800aad2:	f7ff f9e3 	bl	8009e9c <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 800aad6:	6878      	ldr	r0, [r7, #4]
 800aad8:	f000 f9db 	bl	800ae92 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800aadc:	e033      	b.n	800ab46 <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 800aade:	4b1b      	ldr	r3, [pc, #108]	; (800ab4c <USBD_SetConfig+0x118>)
 800aae0:	781b      	ldrb	r3, [r3, #0]
 800aae2:	461a      	mov	r2, r3
 800aae4:	687b      	ldr	r3, [r7, #4]
 800aae6:	685b      	ldr	r3, [r3, #4]
 800aae8:	429a      	cmp	r2, r3
 800aaea:	d01d      	beq.n	800ab28 <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800aaec:	687b      	ldr	r3, [r7, #4]
 800aaee:	685b      	ldr	r3, [r3, #4]
 800aaf0:	b2db      	uxtb	r3, r3
 800aaf2:	4619      	mov	r1, r3
 800aaf4:	6878      	ldr	r0, [r7, #4]
 800aaf6:	f7ff f9d1 	bl	8009e9c <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 800aafa:	4b14      	ldr	r3, [pc, #80]	; (800ab4c <USBD_SetConfig+0x118>)
 800aafc:	781b      	ldrb	r3, [r3, #0]
 800aafe:	461a      	mov	r2, r3
 800ab00:	687b      	ldr	r3, [r7, #4]
 800ab02:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800ab04:	4b11      	ldr	r3, [pc, #68]	; (800ab4c <USBD_SetConfig+0x118>)
 800ab06:	781b      	ldrb	r3, [r3, #0]
 800ab08:	4619      	mov	r1, r3
 800ab0a:	6878      	ldr	r0, [r7, #4]
 800ab0c:	f7ff f9a7 	bl	8009e5e <USBD_SetClassConfig>
 800ab10:	4603      	mov	r3, r0
 800ab12:	2b02      	cmp	r3, #2
 800ab14:	d104      	bne.n	800ab20 <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 800ab16:	6839      	ldr	r1, [r7, #0]
 800ab18:	6878      	ldr	r0, [r7, #4]
 800ab1a:	f000 f8f2 	bl	800ad02 <USBD_CtlError>
            return;
 800ab1e:	e012      	b.n	800ab46 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800ab20:	6878      	ldr	r0, [r7, #4]
 800ab22:	f000 f9b6 	bl	800ae92 <USBD_CtlSendStatus>
        break;
 800ab26:	e00e      	b.n	800ab46 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800ab28:	6878      	ldr	r0, [r7, #4]
 800ab2a:	f000 f9b2 	bl	800ae92 <USBD_CtlSendStatus>
        break;
 800ab2e:	e00a      	b.n	800ab46 <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 800ab30:	6839      	ldr	r1, [r7, #0]
 800ab32:	6878      	ldr	r0, [r7, #4]
 800ab34:	f000 f8e5 	bl	800ad02 <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 800ab38:	4b04      	ldr	r3, [pc, #16]	; (800ab4c <USBD_SetConfig+0x118>)
 800ab3a:	781b      	ldrb	r3, [r3, #0]
 800ab3c:	4619      	mov	r1, r3
 800ab3e:	6878      	ldr	r0, [r7, #4]
 800ab40:	f7ff f9ac 	bl	8009e9c <USBD_ClrClassConfig>
        break;
 800ab44:	bf00      	nop
    }
  }
}
 800ab46:	3708      	adds	r7, #8
 800ab48:	46bd      	mov	sp, r7
 800ab4a:	bd80      	pop	{r7, pc}
 800ab4c:	20000368 	.word	0x20000368

0800ab50 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ab50:	b580      	push	{r7, lr}
 800ab52:	b082      	sub	sp, #8
 800ab54:	af00      	add	r7, sp, #0
 800ab56:	6078      	str	r0, [r7, #4]
 800ab58:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800ab5a:	683b      	ldr	r3, [r7, #0]
 800ab5c:	88db      	ldrh	r3, [r3, #6]
 800ab5e:	2b01      	cmp	r3, #1
 800ab60:	d004      	beq.n	800ab6c <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800ab62:	6839      	ldr	r1, [r7, #0]
 800ab64:	6878      	ldr	r0, [r7, #4]
 800ab66:	f000 f8cc 	bl	800ad02 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800ab6a:	e022      	b.n	800abb2 <USBD_GetConfig+0x62>
    switch (pdev->dev_state)
 800ab6c:	687b      	ldr	r3, [r7, #4]
 800ab6e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ab72:	2b02      	cmp	r3, #2
 800ab74:	dc02      	bgt.n	800ab7c <USBD_GetConfig+0x2c>
 800ab76:	2b00      	cmp	r3, #0
 800ab78:	dc03      	bgt.n	800ab82 <USBD_GetConfig+0x32>
 800ab7a:	e015      	b.n	800aba8 <USBD_GetConfig+0x58>
 800ab7c:	2b03      	cmp	r3, #3
 800ab7e:	d00b      	beq.n	800ab98 <USBD_GetConfig+0x48>
 800ab80:	e012      	b.n	800aba8 <USBD_GetConfig+0x58>
        pdev->dev_default_config = 0U;
 800ab82:	687b      	ldr	r3, [r7, #4]
 800ab84:	2200      	movs	r2, #0
 800ab86:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 800ab88:	687b      	ldr	r3, [r7, #4]
 800ab8a:	3308      	adds	r3, #8
 800ab8c:	2201      	movs	r2, #1
 800ab8e:	4619      	mov	r1, r3
 800ab90:	6878      	ldr	r0, [r7, #4]
 800ab92:	f000 f920 	bl	800add6 <USBD_CtlSendData>
        break;
 800ab96:	e00c      	b.n	800abb2 <USBD_GetConfig+0x62>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 800ab98:	687b      	ldr	r3, [r7, #4]
 800ab9a:	3304      	adds	r3, #4
 800ab9c:	2201      	movs	r2, #1
 800ab9e:	4619      	mov	r1, r3
 800aba0:	6878      	ldr	r0, [r7, #4]
 800aba2:	f000 f918 	bl	800add6 <USBD_CtlSendData>
        break;
 800aba6:	e004      	b.n	800abb2 <USBD_GetConfig+0x62>
        USBD_CtlError(pdev, req);
 800aba8:	6839      	ldr	r1, [r7, #0]
 800abaa:	6878      	ldr	r0, [r7, #4]
 800abac:	f000 f8a9 	bl	800ad02 <USBD_CtlError>
        break;
 800abb0:	bf00      	nop
}
 800abb2:	bf00      	nop
 800abb4:	3708      	adds	r7, #8
 800abb6:	46bd      	mov	sp, r7
 800abb8:	bd80      	pop	{r7, pc}

0800abba <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800abba:	b580      	push	{r7, lr}
 800abbc:	b082      	sub	sp, #8
 800abbe:	af00      	add	r7, sp, #0
 800abc0:	6078      	str	r0, [r7, #4]
 800abc2:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800abc4:	687b      	ldr	r3, [r7, #4]
 800abc6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800abca:	3b01      	subs	r3, #1
 800abcc:	2b02      	cmp	r3, #2
 800abce:	d81e      	bhi.n	800ac0e <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800abd0:	683b      	ldr	r3, [r7, #0]
 800abd2:	88db      	ldrh	r3, [r3, #6]
 800abd4:	2b02      	cmp	r3, #2
 800abd6:	d004      	beq.n	800abe2 <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 800abd8:	6839      	ldr	r1, [r7, #0]
 800abda:	6878      	ldr	r0, [r7, #4]
 800abdc:	f000 f891 	bl	800ad02 <USBD_CtlError>
        break;
 800abe0:	e01a      	b.n	800ac18 <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800abe2:	687b      	ldr	r3, [r7, #4]
 800abe4:	2201      	movs	r2, #1
 800abe6:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 800abe8:	687b      	ldr	r3, [r7, #4]
 800abea:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800abee:	2b00      	cmp	r3, #0
 800abf0:	d005      	beq.n	800abfe <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800abf2:	687b      	ldr	r3, [r7, #4]
 800abf4:	68db      	ldr	r3, [r3, #12]
 800abf6:	f043 0202 	orr.w	r2, r3, #2
 800abfa:	687b      	ldr	r3, [r7, #4]
 800abfc:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 800abfe:	687b      	ldr	r3, [r7, #4]
 800ac00:	330c      	adds	r3, #12
 800ac02:	2202      	movs	r2, #2
 800ac04:	4619      	mov	r1, r3
 800ac06:	6878      	ldr	r0, [r7, #4]
 800ac08:	f000 f8e5 	bl	800add6 <USBD_CtlSendData>
      break;
 800ac0c:	e004      	b.n	800ac18 <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 800ac0e:	6839      	ldr	r1, [r7, #0]
 800ac10:	6878      	ldr	r0, [r7, #4]
 800ac12:	f000 f876 	bl	800ad02 <USBD_CtlError>
      break;
 800ac16:	bf00      	nop
  }
}
 800ac18:	bf00      	nop
 800ac1a:	3708      	adds	r7, #8
 800ac1c:	46bd      	mov	sp, r7
 800ac1e:	bd80      	pop	{r7, pc}

0800ac20 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800ac20:	b580      	push	{r7, lr}
 800ac22:	b082      	sub	sp, #8
 800ac24:	af00      	add	r7, sp, #0
 800ac26:	6078      	str	r0, [r7, #4]
 800ac28:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800ac2a:	683b      	ldr	r3, [r7, #0]
 800ac2c:	885b      	ldrh	r3, [r3, #2]
 800ac2e:	2b01      	cmp	r3, #1
 800ac30:	d106      	bne.n	800ac40 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800ac32:	687b      	ldr	r3, [r7, #4]
 800ac34:	2201      	movs	r2, #1
 800ac36:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    USBD_CtlSendStatus(pdev);
 800ac3a:	6878      	ldr	r0, [r7, #4]
 800ac3c:	f000 f929 	bl	800ae92 <USBD_CtlSendStatus>
  }
}
 800ac40:	bf00      	nop
 800ac42:	3708      	adds	r7, #8
 800ac44:	46bd      	mov	sp, r7
 800ac46:	bd80      	pop	{r7, pc}

0800ac48 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800ac48:	b580      	push	{r7, lr}
 800ac4a:	b082      	sub	sp, #8
 800ac4c:	af00      	add	r7, sp, #0
 800ac4e:	6078      	str	r0, [r7, #4]
 800ac50:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800ac52:	687b      	ldr	r3, [r7, #4]
 800ac54:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ac58:	3b01      	subs	r3, #1
 800ac5a:	2b02      	cmp	r3, #2
 800ac5c:	d80b      	bhi.n	800ac76 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800ac5e:	683b      	ldr	r3, [r7, #0]
 800ac60:	885b      	ldrh	r3, [r3, #2]
 800ac62:	2b01      	cmp	r3, #1
 800ac64:	d10c      	bne.n	800ac80 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 800ac66:	687b      	ldr	r3, [r7, #4]
 800ac68:	2200      	movs	r2, #0
 800ac6a:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        USBD_CtlSendStatus(pdev);
 800ac6e:	6878      	ldr	r0, [r7, #4]
 800ac70:	f000 f90f 	bl	800ae92 <USBD_CtlSendStatus>
      }
      break;
 800ac74:	e004      	b.n	800ac80 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 800ac76:	6839      	ldr	r1, [r7, #0]
 800ac78:	6878      	ldr	r0, [r7, #4]
 800ac7a:	f000 f842 	bl	800ad02 <USBD_CtlError>
      break;
 800ac7e:	e000      	b.n	800ac82 <USBD_ClrFeature+0x3a>
      break;
 800ac80:	bf00      	nop
  }
}
 800ac82:	bf00      	nop
 800ac84:	3708      	adds	r7, #8
 800ac86:	46bd      	mov	sp, r7
 800ac88:	bd80      	pop	{r7, pc}

0800ac8a <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800ac8a:	b480      	push	{r7}
 800ac8c:	b083      	sub	sp, #12
 800ac8e:	af00      	add	r7, sp, #0
 800ac90:	6078      	str	r0, [r7, #4]
 800ac92:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 800ac94:	683b      	ldr	r3, [r7, #0]
 800ac96:	781a      	ldrb	r2, [r3, #0]
 800ac98:	687b      	ldr	r3, [r7, #4]
 800ac9a:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 800ac9c:	683b      	ldr	r3, [r7, #0]
 800ac9e:	785a      	ldrb	r2, [r3, #1]
 800aca0:	687b      	ldr	r3, [r7, #4]
 800aca2:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 800aca4:	683b      	ldr	r3, [r7, #0]
 800aca6:	3302      	adds	r3, #2
 800aca8:	781b      	ldrb	r3, [r3, #0]
 800acaa:	b29a      	uxth	r2, r3
 800acac:	683b      	ldr	r3, [r7, #0]
 800acae:	3303      	adds	r3, #3
 800acb0:	781b      	ldrb	r3, [r3, #0]
 800acb2:	b29b      	uxth	r3, r3
 800acb4:	021b      	lsls	r3, r3, #8
 800acb6:	b29b      	uxth	r3, r3
 800acb8:	4413      	add	r3, r2
 800acba:	b29a      	uxth	r2, r3
 800acbc:	687b      	ldr	r3, [r7, #4]
 800acbe:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 800acc0:	683b      	ldr	r3, [r7, #0]
 800acc2:	3304      	adds	r3, #4
 800acc4:	781b      	ldrb	r3, [r3, #0]
 800acc6:	b29a      	uxth	r2, r3
 800acc8:	683b      	ldr	r3, [r7, #0]
 800acca:	3305      	adds	r3, #5
 800accc:	781b      	ldrb	r3, [r3, #0]
 800acce:	b29b      	uxth	r3, r3
 800acd0:	021b      	lsls	r3, r3, #8
 800acd2:	b29b      	uxth	r3, r3
 800acd4:	4413      	add	r3, r2
 800acd6:	b29a      	uxth	r2, r3
 800acd8:	687b      	ldr	r3, [r7, #4]
 800acda:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 800acdc:	683b      	ldr	r3, [r7, #0]
 800acde:	3306      	adds	r3, #6
 800ace0:	781b      	ldrb	r3, [r3, #0]
 800ace2:	b29a      	uxth	r2, r3
 800ace4:	683b      	ldr	r3, [r7, #0]
 800ace6:	3307      	adds	r3, #7
 800ace8:	781b      	ldrb	r3, [r3, #0]
 800acea:	b29b      	uxth	r3, r3
 800acec:	021b      	lsls	r3, r3, #8
 800acee:	b29b      	uxth	r3, r3
 800acf0:	4413      	add	r3, r2
 800acf2:	b29a      	uxth	r2, r3
 800acf4:	687b      	ldr	r3, [r7, #4]
 800acf6:	80da      	strh	r2, [r3, #6]

}
 800acf8:	bf00      	nop
 800acfa:	370c      	adds	r7, #12
 800acfc:	46bd      	mov	sp, r7
 800acfe:	bc80      	pop	{r7}
 800ad00:	4770      	bx	lr

0800ad02 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 800ad02:	b580      	push	{r7, lr}
 800ad04:	b082      	sub	sp, #8
 800ad06:	af00      	add	r7, sp, #0
 800ad08:	6078      	str	r0, [r7, #4]
 800ad0a:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 800ad0c:	2180      	movs	r1, #128	; 0x80
 800ad0e:	6878      	ldr	r0, [r7, #4]
 800ad10:	f000 fc54 	bl	800b5bc <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 800ad14:	2100      	movs	r1, #0
 800ad16:	6878      	ldr	r0, [r7, #4]
 800ad18:	f000 fc50 	bl	800b5bc <USBD_LL_StallEP>
}
 800ad1c:	bf00      	nop
 800ad1e:	3708      	adds	r7, #8
 800ad20:	46bd      	mov	sp, r7
 800ad22:	bd80      	pop	{r7, pc}

0800ad24 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800ad24:	b580      	push	{r7, lr}
 800ad26:	b086      	sub	sp, #24
 800ad28:	af00      	add	r7, sp, #0
 800ad2a:	60f8      	str	r0, [r7, #12]
 800ad2c:	60b9      	str	r1, [r7, #8]
 800ad2e:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800ad30:	2300      	movs	r3, #0
 800ad32:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 800ad34:	68fb      	ldr	r3, [r7, #12]
 800ad36:	2b00      	cmp	r3, #0
 800ad38:	d032      	beq.n	800ada0 <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 800ad3a:	68f8      	ldr	r0, [r7, #12]
 800ad3c:	f000 f834 	bl	800ada8 <USBD_GetLen>
 800ad40:	4603      	mov	r3, r0
 800ad42:	3301      	adds	r3, #1
 800ad44:	b29b      	uxth	r3, r3
 800ad46:	005b      	lsls	r3, r3, #1
 800ad48:	b29a      	uxth	r2, r3
 800ad4a:	687b      	ldr	r3, [r7, #4]
 800ad4c:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 800ad4e:	7dfb      	ldrb	r3, [r7, #23]
 800ad50:	1c5a      	adds	r2, r3, #1
 800ad52:	75fa      	strb	r2, [r7, #23]
 800ad54:	461a      	mov	r2, r3
 800ad56:	68bb      	ldr	r3, [r7, #8]
 800ad58:	4413      	add	r3, r2
 800ad5a:	687a      	ldr	r2, [r7, #4]
 800ad5c:	7812      	ldrb	r2, [r2, #0]
 800ad5e:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 800ad60:	7dfb      	ldrb	r3, [r7, #23]
 800ad62:	1c5a      	adds	r2, r3, #1
 800ad64:	75fa      	strb	r2, [r7, #23]
 800ad66:	461a      	mov	r2, r3
 800ad68:	68bb      	ldr	r3, [r7, #8]
 800ad6a:	4413      	add	r3, r2
 800ad6c:	2203      	movs	r2, #3
 800ad6e:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 800ad70:	e012      	b.n	800ad98 <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 800ad72:	68fb      	ldr	r3, [r7, #12]
 800ad74:	1c5a      	adds	r2, r3, #1
 800ad76:	60fa      	str	r2, [r7, #12]
 800ad78:	7dfa      	ldrb	r2, [r7, #23]
 800ad7a:	1c51      	adds	r1, r2, #1
 800ad7c:	75f9      	strb	r1, [r7, #23]
 800ad7e:	4611      	mov	r1, r2
 800ad80:	68ba      	ldr	r2, [r7, #8]
 800ad82:	440a      	add	r2, r1
 800ad84:	781b      	ldrb	r3, [r3, #0]
 800ad86:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 800ad88:	7dfb      	ldrb	r3, [r7, #23]
 800ad8a:	1c5a      	adds	r2, r3, #1
 800ad8c:	75fa      	strb	r2, [r7, #23]
 800ad8e:	461a      	mov	r2, r3
 800ad90:	68bb      	ldr	r3, [r7, #8]
 800ad92:	4413      	add	r3, r2
 800ad94:	2200      	movs	r2, #0
 800ad96:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 800ad98:	68fb      	ldr	r3, [r7, #12]
 800ad9a:	781b      	ldrb	r3, [r3, #0]
 800ad9c:	2b00      	cmp	r3, #0
 800ad9e:	d1e8      	bne.n	800ad72 <USBD_GetString+0x4e>
    }
  }
}
 800ada0:	bf00      	nop
 800ada2:	3718      	adds	r7, #24
 800ada4:	46bd      	mov	sp, r7
 800ada6:	bd80      	pop	{r7, pc}

0800ada8 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800ada8:	b480      	push	{r7}
 800adaa:	b085      	sub	sp, #20
 800adac:	af00      	add	r7, sp, #0
 800adae:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800adb0:	2300      	movs	r3, #0
 800adb2:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 800adb4:	e005      	b.n	800adc2 <USBD_GetLen+0x1a>
  {
    len++;
 800adb6:	7bfb      	ldrb	r3, [r7, #15]
 800adb8:	3301      	adds	r3, #1
 800adba:	73fb      	strb	r3, [r7, #15]
    buf++;
 800adbc:	687b      	ldr	r3, [r7, #4]
 800adbe:	3301      	adds	r3, #1
 800adc0:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 800adc2:	687b      	ldr	r3, [r7, #4]
 800adc4:	781b      	ldrb	r3, [r3, #0]
 800adc6:	2b00      	cmp	r3, #0
 800adc8:	d1f5      	bne.n	800adb6 <USBD_GetLen+0xe>
  }

  return len;
 800adca:	7bfb      	ldrb	r3, [r7, #15]
}
 800adcc:	4618      	mov	r0, r3
 800adce:	3714      	adds	r7, #20
 800add0:	46bd      	mov	sp, r7
 800add2:	bc80      	pop	{r7}
 800add4:	4770      	bx	lr

0800add6 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 800add6:	b580      	push	{r7, lr}
 800add8:	b084      	sub	sp, #16
 800adda:	af00      	add	r7, sp, #0
 800addc:	60f8      	str	r0, [r7, #12]
 800adde:	60b9      	str	r1, [r7, #8]
 800ade0:	4613      	mov	r3, r2
 800ade2:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800ade4:	68fb      	ldr	r3, [r7, #12]
 800ade6:	2202      	movs	r2, #2
 800ade8:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800adec:	88fa      	ldrh	r2, [r7, #6]
 800adee:	68fb      	ldr	r3, [r7, #12]
 800adf0:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 800adf2:	88fa      	ldrh	r2, [r7, #6]
 800adf4:	68fb      	ldr	r3, [r7, #12]
 800adf6:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800adf8:	88fb      	ldrh	r3, [r7, #6]
 800adfa:	68ba      	ldr	r2, [r7, #8]
 800adfc:	2100      	movs	r1, #0
 800adfe:	68f8      	ldr	r0, [r7, #12]
 800ae00:	f000 fc65 	bl	800b6ce <USBD_LL_Transmit>

  return USBD_OK;
 800ae04:	2300      	movs	r3, #0
}
 800ae06:	4618      	mov	r0, r3
 800ae08:	3710      	adds	r7, #16
 800ae0a:	46bd      	mov	sp, r7
 800ae0c:	bd80      	pop	{r7, pc}

0800ae0e <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 800ae0e:	b580      	push	{r7, lr}
 800ae10:	b084      	sub	sp, #16
 800ae12:	af00      	add	r7, sp, #0
 800ae14:	60f8      	str	r0, [r7, #12]
 800ae16:	60b9      	str	r1, [r7, #8]
 800ae18:	4613      	mov	r3, r2
 800ae1a:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800ae1c:	88fb      	ldrh	r3, [r7, #6]
 800ae1e:	68ba      	ldr	r2, [r7, #8]
 800ae20:	2100      	movs	r1, #0
 800ae22:	68f8      	ldr	r0, [r7, #12]
 800ae24:	f000 fc53 	bl	800b6ce <USBD_LL_Transmit>

  return USBD_OK;
 800ae28:	2300      	movs	r3, #0
}
 800ae2a:	4618      	mov	r0, r3
 800ae2c:	3710      	adds	r7, #16
 800ae2e:	46bd      	mov	sp, r7
 800ae30:	bd80      	pop	{r7, pc}

0800ae32 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 800ae32:	b580      	push	{r7, lr}
 800ae34:	b084      	sub	sp, #16
 800ae36:	af00      	add	r7, sp, #0
 800ae38:	60f8      	str	r0, [r7, #12]
 800ae3a:	60b9      	str	r1, [r7, #8]
 800ae3c:	4613      	mov	r3, r2
 800ae3e:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800ae40:	68fb      	ldr	r3, [r7, #12]
 800ae42:	2203      	movs	r2, #3
 800ae44:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800ae48:	88fa      	ldrh	r2, [r7, #6]
 800ae4a:	68fb      	ldr	r3, [r7, #12]
 800ae4c:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
  pdev->ep_out[0].rem_length   = len;
 800ae50:	88fa      	ldrh	r2, [r7, #6]
 800ae52:	68fb      	ldr	r3, [r7, #12]
 800ae54:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800ae58:	88fb      	ldrh	r3, [r7, #6]
 800ae5a:	68ba      	ldr	r2, [r7, #8]
 800ae5c:	2100      	movs	r1, #0
 800ae5e:	68f8      	ldr	r0, [r7, #12]
 800ae60:	f000 fc58 	bl	800b714 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800ae64:	2300      	movs	r3, #0
}
 800ae66:	4618      	mov	r0, r3
 800ae68:	3710      	adds	r7, #16
 800ae6a:	46bd      	mov	sp, r7
 800ae6c:	bd80      	pop	{r7, pc}

0800ae6e <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 800ae6e:	b580      	push	{r7, lr}
 800ae70:	b084      	sub	sp, #16
 800ae72:	af00      	add	r7, sp, #0
 800ae74:	60f8      	str	r0, [r7, #12]
 800ae76:	60b9      	str	r1, [r7, #8]
 800ae78:	4613      	mov	r3, r2
 800ae7a:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800ae7c:	88fb      	ldrh	r3, [r7, #6]
 800ae7e:	68ba      	ldr	r2, [r7, #8]
 800ae80:	2100      	movs	r1, #0
 800ae82:	68f8      	ldr	r0, [r7, #12]
 800ae84:	f000 fc46 	bl	800b714 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800ae88:	2300      	movs	r3, #0
}
 800ae8a:	4618      	mov	r0, r3
 800ae8c:	3710      	adds	r7, #16
 800ae8e:	46bd      	mov	sp, r7
 800ae90:	bd80      	pop	{r7, pc}

0800ae92 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800ae92:	b580      	push	{r7, lr}
 800ae94:	b082      	sub	sp, #8
 800ae96:	af00      	add	r7, sp, #0
 800ae98:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800ae9a:	687b      	ldr	r3, [r7, #4]
 800ae9c:	2204      	movs	r2, #4
 800ae9e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800aea2:	2300      	movs	r3, #0
 800aea4:	2200      	movs	r2, #0
 800aea6:	2100      	movs	r1, #0
 800aea8:	6878      	ldr	r0, [r7, #4]
 800aeaa:	f000 fc10 	bl	800b6ce <USBD_LL_Transmit>

  return USBD_OK;
 800aeae:	2300      	movs	r3, #0
}
 800aeb0:	4618      	mov	r0, r3
 800aeb2:	3708      	adds	r7, #8
 800aeb4:	46bd      	mov	sp, r7
 800aeb6:	bd80      	pop	{r7, pc}

0800aeb8 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800aeb8:	b580      	push	{r7, lr}
 800aeba:	b082      	sub	sp, #8
 800aebc:	af00      	add	r7, sp, #0
 800aebe:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800aec0:	687b      	ldr	r3, [r7, #4]
 800aec2:	2205      	movs	r2, #5
 800aec4:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800aec8:	2300      	movs	r3, #0
 800aeca:	2200      	movs	r2, #0
 800aecc:	2100      	movs	r1, #0
 800aece:	6878      	ldr	r0, [r7, #4]
 800aed0:	f000 fc20 	bl	800b714 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800aed4:	2300      	movs	r3, #0
}
 800aed6:	4618      	mov	r0, r3
 800aed8:	3708      	adds	r7, #8
 800aeda:	46bd      	mov	sp, r7
 800aedc:	bd80      	pop	{r7, pc}
	...

0800aee0 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800aee0:	b580      	push	{r7, lr}
 800aee2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800aee4:	2200      	movs	r2, #0
 800aee6:	4912      	ldr	r1, [pc, #72]	; (800af30 <MX_USB_DEVICE_Init+0x50>)
 800aee8:	4812      	ldr	r0, [pc, #72]	; (800af34 <MX_USB_DEVICE_Init+0x54>)
 800aeea:	f7fe ff5e 	bl	8009daa <USBD_Init>
 800aeee:	4603      	mov	r3, r0
 800aef0:	2b00      	cmp	r3, #0
 800aef2:	d001      	beq.n	800aef8 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800aef4:	f7f6 fe34 	bl	8001b60 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800aef8:	490f      	ldr	r1, [pc, #60]	; (800af38 <MX_USB_DEVICE_Init+0x58>)
 800aefa:	480e      	ldr	r0, [pc, #56]	; (800af34 <MX_USB_DEVICE_Init+0x54>)
 800aefc:	f7fe ff80 	bl	8009e00 <USBD_RegisterClass>
 800af00:	4603      	mov	r3, r0
 800af02:	2b00      	cmp	r3, #0
 800af04:	d001      	beq.n	800af0a <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800af06:	f7f6 fe2b 	bl	8001b60 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800af0a:	490c      	ldr	r1, [pc, #48]	; (800af3c <MX_USB_DEVICE_Init+0x5c>)
 800af0c:	4809      	ldr	r0, [pc, #36]	; (800af34 <MX_USB_DEVICE_Init+0x54>)
 800af0e:	f7fe feb1 	bl	8009c74 <USBD_CDC_RegisterInterface>
 800af12:	4603      	mov	r3, r0
 800af14:	2b00      	cmp	r3, #0
 800af16:	d001      	beq.n	800af1c <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800af18:	f7f6 fe22 	bl	8001b60 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800af1c:	4805      	ldr	r0, [pc, #20]	; (800af34 <MX_USB_DEVICE_Init+0x54>)
 800af1e:	f7fe ff88 	bl	8009e32 <USBD_Start>
 800af22:	4603      	mov	r3, r0
 800af24:	2b00      	cmp	r3, #0
 800af26:	d001      	beq.n	800af2c <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800af28:	f7f6 fe1a 	bl	8001b60 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800af2c:	bf00      	nop
 800af2e:	bd80      	pop	{r7, pc}
 800af30:	20000144 	.word	0x20000144
 800af34:	2000036c 	.word	0x2000036c
 800af38:	20000030 	.word	0x20000030
 800af3c:	20000134 	.word	0x20000134

0800af40 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800af40:	b580      	push	{r7, lr}
 800af42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800af44:	2200      	movs	r2, #0
 800af46:	4905      	ldr	r1, [pc, #20]	; (800af5c <CDC_Init_FS+0x1c>)
 800af48:	4805      	ldr	r0, [pc, #20]	; (800af60 <CDC_Init_FS+0x20>)
 800af4a:	f7fe fea9 	bl	8009ca0 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800af4e:	4905      	ldr	r1, [pc, #20]	; (800af64 <CDC_Init_FS+0x24>)
 800af50:	4803      	ldr	r0, [pc, #12]	; (800af60 <CDC_Init_FS+0x20>)
 800af52:	f7fe febe 	bl	8009cd2 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800af56:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800af58:	4618      	mov	r0, r3
 800af5a:	bd80      	pop	{r7, pc}
 800af5c:	20000a30 	.word	0x20000a30
 800af60:	2000036c 	.word	0x2000036c
 800af64:	20000630 	.word	0x20000630

0800af68 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800af68:	b480      	push	{r7}
 800af6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800af6c:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800af6e:	4618      	mov	r0, r3
 800af70:	46bd      	mov	sp, r7
 800af72:	bc80      	pop	{r7}
 800af74:	4770      	bx	lr
	...

0800af78 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800af78:	b480      	push	{r7}
 800af7a:	b083      	sub	sp, #12
 800af7c:	af00      	add	r7, sp, #0
 800af7e:	4603      	mov	r3, r0
 800af80:	6039      	str	r1, [r7, #0]
 800af82:	71fb      	strb	r3, [r7, #7]
 800af84:	4613      	mov	r3, r2
 800af86:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800af88:	79fb      	ldrb	r3, [r7, #7]
 800af8a:	2b23      	cmp	r3, #35	; 0x23
 800af8c:	d84a      	bhi.n	800b024 <CDC_Control_FS+0xac>
 800af8e:	a201      	add	r2, pc, #4	; (adr r2, 800af94 <CDC_Control_FS+0x1c>)
 800af90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800af94:	0800b025 	.word	0x0800b025
 800af98:	0800b025 	.word	0x0800b025
 800af9c:	0800b025 	.word	0x0800b025
 800afa0:	0800b025 	.word	0x0800b025
 800afa4:	0800b025 	.word	0x0800b025
 800afa8:	0800b025 	.word	0x0800b025
 800afac:	0800b025 	.word	0x0800b025
 800afb0:	0800b025 	.word	0x0800b025
 800afb4:	0800b025 	.word	0x0800b025
 800afb8:	0800b025 	.word	0x0800b025
 800afbc:	0800b025 	.word	0x0800b025
 800afc0:	0800b025 	.word	0x0800b025
 800afc4:	0800b025 	.word	0x0800b025
 800afc8:	0800b025 	.word	0x0800b025
 800afcc:	0800b025 	.word	0x0800b025
 800afd0:	0800b025 	.word	0x0800b025
 800afd4:	0800b025 	.word	0x0800b025
 800afd8:	0800b025 	.word	0x0800b025
 800afdc:	0800b025 	.word	0x0800b025
 800afe0:	0800b025 	.word	0x0800b025
 800afe4:	0800b025 	.word	0x0800b025
 800afe8:	0800b025 	.word	0x0800b025
 800afec:	0800b025 	.word	0x0800b025
 800aff0:	0800b025 	.word	0x0800b025
 800aff4:	0800b025 	.word	0x0800b025
 800aff8:	0800b025 	.word	0x0800b025
 800affc:	0800b025 	.word	0x0800b025
 800b000:	0800b025 	.word	0x0800b025
 800b004:	0800b025 	.word	0x0800b025
 800b008:	0800b025 	.word	0x0800b025
 800b00c:	0800b025 	.word	0x0800b025
 800b010:	0800b025 	.word	0x0800b025
 800b014:	0800b025 	.word	0x0800b025
 800b018:	0800b025 	.word	0x0800b025
 800b01c:	0800b025 	.word	0x0800b025
 800b020:	0800b025 	.word	0x0800b025
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800b024:	bf00      	nop
  }

  return (USBD_OK);
 800b026:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800b028:	4618      	mov	r0, r3
 800b02a:	370c      	adds	r7, #12
 800b02c:	46bd      	mov	sp, r7
 800b02e:	bc80      	pop	{r7}
 800b030:	4770      	bx	lr
 800b032:	bf00      	nop

0800b034 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800b034:	b580      	push	{r7, lr}
 800b036:	b082      	sub	sp, #8
 800b038:	af00      	add	r7, sp, #0
 800b03a:	6078      	str	r0, [r7, #4]
 800b03c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800b03e:	6879      	ldr	r1, [r7, #4]
 800b040:	4805      	ldr	r0, [pc, #20]	; (800b058 <CDC_Receive_FS+0x24>)
 800b042:	f7fe fe46 	bl	8009cd2 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800b046:	4804      	ldr	r0, [pc, #16]	; (800b058 <CDC_Receive_FS+0x24>)
 800b048:	f7fe fe85 	bl	8009d56 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800b04c:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800b04e:	4618      	mov	r0, r3
 800b050:	3708      	adds	r7, #8
 800b052:	46bd      	mov	sp, r7
 800b054:	bd80      	pop	{r7, pc}
 800b056:	bf00      	nop
 800b058:	2000036c 	.word	0x2000036c

0800b05c <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800b05c:	b580      	push	{r7, lr}
 800b05e:	b084      	sub	sp, #16
 800b060:	af00      	add	r7, sp, #0
 800b062:	6078      	str	r0, [r7, #4]
 800b064:	460b      	mov	r3, r1
 800b066:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800b068:	2300      	movs	r3, #0
 800b06a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800b06c:	4b0d      	ldr	r3, [pc, #52]	; (800b0a4 <CDC_Transmit_FS+0x48>)
 800b06e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b072:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800b074:	68bb      	ldr	r3, [r7, #8]
 800b076:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800b07a:	2b00      	cmp	r3, #0
 800b07c:	d001      	beq.n	800b082 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800b07e:	2301      	movs	r3, #1
 800b080:	e00b      	b.n	800b09a <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800b082:	887b      	ldrh	r3, [r7, #2]
 800b084:	461a      	mov	r2, r3
 800b086:	6879      	ldr	r1, [r7, #4]
 800b088:	4806      	ldr	r0, [pc, #24]	; (800b0a4 <CDC_Transmit_FS+0x48>)
 800b08a:	f7fe fe09 	bl	8009ca0 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800b08e:	4805      	ldr	r0, [pc, #20]	; (800b0a4 <CDC_Transmit_FS+0x48>)
 800b090:	f7fe fe32 	bl	8009cf8 <USBD_CDC_TransmitPacket>
 800b094:	4603      	mov	r3, r0
 800b096:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800b098:	7bfb      	ldrb	r3, [r7, #15]
}
 800b09a:	4618      	mov	r0, r3
 800b09c:	3710      	adds	r7, #16
 800b09e:	46bd      	mov	sp, r7
 800b0a0:	bd80      	pop	{r7, pc}
 800b0a2:	bf00      	nop
 800b0a4:	2000036c 	.word	0x2000036c

0800b0a8 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b0a8:	b480      	push	{r7}
 800b0aa:	b083      	sub	sp, #12
 800b0ac:	af00      	add	r7, sp, #0
 800b0ae:	4603      	mov	r3, r0
 800b0b0:	6039      	str	r1, [r7, #0]
 800b0b2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800b0b4:	683b      	ldr	r3, [r7, #0]
 800b0b6:	2212      	movs	r2, #18
 800b0b8:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800b0ba:	4b03      	ldr	r3, [pc, #12]	; (800b0c8 <USBD_FS_DeviceDescriptor+0x20>)
}
 800b0bc:	4618      	mov	r0, r3
 800b0be:	370c      	adds	r7, #12
 800b0c0:	46bd      	mov	sp, r7
 800b0c2:	bc80      	pop	{r7}
 800b0c4:	4770      	bx	lr
 800b0c6:	bf00      	nop
 800b0c8:	20000160 	.word	0x20000160

0800b0cc <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b0cc:	b480      	push	{r7}
 800b0ce:	b083      	sub	sp, #12
 800b0d0:	af00      	add	r7, sp, #0
 800b0d2:	4603      	mov	r3, r0
 800b0d4:	6039      	str	r1, [r7, #0]
 800b0d6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800b0d8:	683b      	ldr	r3, [r7, #0]
 800b0da:	2204      	movs	r2, #4
 800b0dc:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800b0de:	4b03      	ldr	r3, [pc, #12]	; (800b0ec <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800b0e0:	4618      	mov	r0, r3
 800b0e2:	370c      	adds	r7, #12
 800b0e4:	46bd      	mov	sp, r7
 800b0e6:	bc80      	pop	{r7}
 800b0e8:	4770      	bx	lr
 800b0ea:	bf00      	nop
 800b0ec:	20000174 	.word	0x20000174

0800b0f0 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b0f0:	b580      	push	{r7, lr}
 800b0f2:	b082      	sub	sp, #8
 800b0f4:	af00      	add	r7, sp, #0
 800b0f6:	4603      	mov	r3, r0
 800b0f8:	6039      	str	r1, [r7, #0]
 800b0fa:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800b0fc:	79fb      	ldrb	r3, [r7, #7]
 800b0fe:	2b00      	cmp	r3, #0
 800b100:	d105      	bne.n	800b10e <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800b102:	683a      	ldr	r2, [r7, #0]
 800b104:	4907      	ldr	r1, [pc, #28]	; (800b124 <USBD_FS_ProductStrDescriptor+0x34>)
 800b106:	4808      	ldr	r0, [pc, #32]	; (800b128 <USBD_FS_ProductStrDescriptor+0x38>)
 800b108:	f7ff fe0c 	bl	800ad24 <USBD_GetString>
 800b10c:	e004      	b.n	800b118 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800b10e:	683a      	ldr	r2, [r7, #0]
 800b110:	4904      	ldr	r1, [pc, #16]	; (800b124 <USBD_FS_ProductStrDescriptor+0x34>)
 800b112:	4805      	ldr	r0, [pc, #20]	; (800b128 <USBD_FS_ProductStrDescriptor+0x38>)
 800b114:	f7ff fe06 	bl	800ad24 <USBD_GetString>
  }
  return USBD_StrDesc;
 800b118:	4b02      	ldr	r3, [pc, #8]	; (800b124 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800b11a:	4618      	mov	r0, r3
 800b11c:	3708      	adds	r7, #8
 800b11e:	46bd      	mov	sp, r7
 800b120:	bd80      	pop	{r7, pc}
 800b122:	bf00      	nop
 800b124:	20000e30 	.word	0x20000e30
 800b128:	0800d50c 	.word	0x0800d50c

0800b12c <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b12c:	b580      	push	{r7, lr}
 800b12e:	b082      	sub	sp, #8
 800b130:	af00      	add	r7, sp, #0
 800b132:	4603      	mov	r3, r0
 800b134:	6039      	str	r1, [r7, #0]
 800b136:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800b138:	683a      	ldr	r2, [r7, #0]
 800b13a:	4904      	ldr	r1, [pc, #16]	; (800b14c <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800b13c:	4804      	ldr	r0, [pc, #16]	; (800b150 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800b13e:	f7ff fdf1 	bl	800ad24 <USBD_GetString>
  return USBD_StrDesc;
 800b142:	4b02      	ldr	r3, [pc, #8]	; (800b14c <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800b144:	4618      	mov	r0, r3
 800b146:	3708      	adds	r7, #8
 800b148:	46bd      	mov	sp, r7
 800b14a:	bd80      	pop	{r7, pc}
 800b14c:	20000e30 	.word	0x20000e30
 800b150:	0800d520 	.word	0x0800d520

0800b154 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b154:	b580      	push	{r7, lr}
 800b156:	b082      	sub	sp, #8
 800b158:	af00      	add	r7, sp, #0
 800b15a:	4603      	mov	r3, r0
 800b15c:	6039      	str	r1, [r7, #0]
 800b15e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800b160:	683b      	ldr	r3, [r7, #0]
 800b162:	221a      	movs	r2, #26
 800b164:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800b166:	f000 f843 	bl	800b1f0 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800b16a:	4b02      	ldr	r3, [pc, #8]	; (800b174 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800b16c:	4618      	mov	r0, r3
 800b16e:	3708      	adds	r7, #8
 800b170:	46bd      	mov	sp, r7
 800b172:	bd80      	pop	{r7, pc}
 800b174:	20000178 	.word	0x20000178

0800b178 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b178:	b580      	push	{r7, lr}
 800b17a:	b082      	sub	sp, #8
 800b17c:	af00      	add	r7, sp, #0
 800b17e:	4603      	mov	r3, r0
 800b180:	6039      	str	r1, [r7, #0]
 800b182:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800b184:	79fb      	ldrb	r3, [r7, #7]
 800b186:	2b00      	cmp	r3, #0
 800b188:	d105      	bne.n	800b196 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800b18a:	683a      	ldr	r2, [r7, #0]
 800b18c:	4907      	ldr	r1, [pc, #28]	; (800b1ac <USBD_FS_ConfigStrDescriptor+0x34>)
 800b18e:	4808      	ldr	r0, [pc, #32]	; (800b1b0 <USBD_FS_ConfigStrDescriptor+0x38>)
 800b190:	f7ff fdc8 	bl	800ad24 <USBD_GetString>
 800b194:	e004      	b.n	800b1a0 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800b196:	683a      	ldr	r2, [r7, #0]
 800b198:	4904      	ldr	r1, [pc, #16]	; (800b1ac <USBD_FS_ConfigStrDescriptor+0x34>)
 800b19a:	4805      	ldr	r0, [pc, #20]	; (800b1b0 <USBD_FS_ConfigStrDescriptor+0x38>)
 800b19c:	f7ff fdc2 	bl	800ad24 <USBD_GetString>
  }
  return USBD_StrDesc;
 800b1a0:	4b02      	ldr	r3, [pc, #8]	; (800b1ac <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800b1a2:	4618      	mov	r0, r3
 800b1a4:	3708      	adds	r7, #8
 800b1a6:	46bd      	mov	sp, r7
 800b1a8:	bd80      	pop	{r7, pc}
 800b1aa:	bf00      	nop
 800b1ac:	20000e30 	.word	0x20000e30
 800b1b0:	0800d534 	.word	0x0800d534

0800b1b4 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b1b4:	b580      	push	{r7, lr}
 800b1b6:	b082      	sub	sp, #8
 800b1b8:	af00      	add	r7, sp, #0
 800b1ba:	4603      	mov	r3, r0
 800b1bc:	6039      	str	r1, [r7, #0]
 800b1be:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800b1c0:	79fb      	ldrb	r3, [r7, #7]
 800b1c2:	2b00      	cmp	r3, #0
 800b1c4:	d105      	bne.n	800b1d2 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800b1c6:	683a      	ldr	r2, [r7, #0]
 800b1c8:	4907      	ldr	r1, [pc, #28]	; (800b1e8 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800b1ca:	4808      	ldr	r0, [pc, #32]	; (800b1ec <USBD_FS_InterfaceStrDescriptor+0x38>)
 800b1cc:	f7ff fdaa 	bl	800ad24 <USBD_GetString>
 800b1d0:	e004      	b.n	800b1dc <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800b1d2:	683a      	ldr	r2, [r7, #0]
 800b1d4:	4904      	ldr	r1, [pc, #16]	; (800b1e8 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800b1d6:	4805      	ldr	r0, [pc, #20]	; (800b1ec <USBD_FS_InterfaceStrDescriptor+0x38>)
 800b1d8:	f7ff fda4 	bl	800ad24 <USBD_GetString>
  }
  return USBD_StrDesc;
 800b1dc:	4b02      	ldr	r3, [pc, #8]	; (800b1e8 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800b1de:	4618      	mov	r0, r3
 800b1e0:	3708      	adds	r7, #8
 800b1e2:	46bd      	mov	sp, r7
 800b1e4:	bd80      	pop	{r7, pc}
 800b1e6:	bf00      	nop
 800b1e8:	20000e30 	.word	0x20000e30
 800b1ec:	0800d540 	.word	0x0800d540

0800b1f0 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800b1f0:	b580      	push	{r7, lr}
 800b1f2:	b084      	sub	sp, #16
 800b1f4:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800b1f6:	4b0f      	ldr	r3, [pc, #60]	; (800b234 <Get_SerialNum+0x44>)
 800b1f8:	681b      	ldr	r3, [r3, #0]
 800b1fa:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800b1fc:	4b0e      	ldr	r3, [pc, #56]	; (800b238 <Get_SerialNum+0x48>)
 800b1fe:	681b      	ldr	r3, [r3, #0]
 800b200:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800b202:	4b0e      	ldr	r3, [pc, #56]	; (800b23c <Get_SerialNum+0x4c>)
 800b204:	681b      	ldr	r3, [r3, #0]
 800b206:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800b208:	68fa      	ldr	r2, [r7, #12]
 800b20a:	687b      	ldr	r3, [r7, #4]
 800b20c:	4413      	add	r3, r2
 800b20e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800b210:	68fb      	ldr	r3, [r7, #12]
 800b212:	2b00      	cmp	r3, #0
 800b214:	d009      	beq.n	800b22a <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800b216:	2208      	movs	r2, #8
 800b218:	4909      	ldr	r1, [pc, #36]	; (800b240 <Get_SerialNum+0x50>)
 800b21a:	68f8      	ldr	r0, [r7, #12]
 800b21c:	f000 f814 	bl	800b248 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800b220:	2204      	movs	r2, #4
 800b222:	4908      	ldr	r1, [pc, #32]	; (800b244 <Get_SerialNum+0x54>)
 800b224:	68b8      	ldr	r0, [r7, #8]
 800b226:	f000 f80f 	bl	800b248 <IntToUnicode>
  }
}
 800b22a:	bf00      	nop
 800b22c:	3710      	adds	r7, #16
 800b22e:	46bd      	mov	sp, r7
 800b230:	bd80      	pop	{r7, pc}
 800b232:	bf00      	nop
 800b234:	1ffff7e8 	.word	0x1ffff7e8
 800b238:	1ffff7ec 	.word	0x1ffff7ec
 800b23c:	1ffff7f0 	.word	0x1ffff7f0
 800b240:	2000017a 	.word	0x2000017a
 800b244:	2000018a 	.word	0x2000018a

0800b248 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800b248:	b480      	push	{r7}
 800b24a:	b087      	sub	sp, #28
 800b24c:	af00      	add	r7, sp, #0
 800b24e:	60f8      	str	r0, [r7, #12]
 800b250:	60b9      	str	r1, [r7, #8]
 800b252:	4613      	mov	r3, r2
 800b254:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800b256:	2300      	movs	r3, #0
 800b258:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800b25a:	2300      	movs	r3, #0
 800b25c:	75fb      	strb	r3, [r7, #23]
 800b25e:	e027      	b.n	800b2b0 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800b260:	68fb      	ldr	r3, [r7, #12]
 800b262:	0f1b      	lsrs	r3, r3, #28
 800b264:	2b09      	cmp	r3, #9
 800b266:	d80b      	bhi.n	800b280 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800b268:	68fb      	ldr	r3, [r7, #12]
 800b26a:	0f1b      	lsrs	r3, r3, #28
 800b26c:	b2da      	uxtb	r2, r3
 800b26e:	7dfb      	ldrb	r3, [r7, #23]
 800b270:	005b      	lsls	r3, r3, #1
 800b272:	4619      	mov	r1, r3
 800b274:	68bb      	ldr	r3, [r7, #8]
 800b276:	440b      	add	r3, r1
 800b278:	3230      	adds	r2, #48	; 0x30
 800b27a:	b2d2      	uxtb	r2, r2
 800b27c:	701a      	strb	r2, [r3, #0]
 800b27e:	e00a      	b.n	800b296 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800b280:	68fb      	ldr	r3, [r7, #12]
 800b282:	0f1b      	lsrs	r3, r3, #28
 800b284:	b2da      	uxtb	r2, r3
 800b286:	7dfb      	ldrb	r3, [r7, #23]
 800b288:	005b      	lsls	r3, r3, #1
 800b28a:	4619      	mov	r1, r3
 800b28c:	68bb      	ldr	r3, [r7, #8]
 800b28e:	440b      	add	r3, r1
 800b290:	3237      	adds	r2, #55	; 0x37
 800b292:	b2d2      	uxtb	r2, r2
 800b294:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800b296:	68fb      	ldr	r3, [r7, #12]
 800b298:	011b      	lsls	r3, r3, #4
 800b29a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800b29c:	7dfb      	ldrb	r3, [r7, #23]
 800b29e:	005b      	lsls	r3, r3, #1
 800b2a0:	3301      	adds	r3, #1
 800b2a2:	68ba      	ldr	r2, [r7, #8]
 800b2a4:	4413      	add	r3, r2
 800b2a6:	2200      	movs	r2, #0
 800b2a8:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800b2aa:	7dfb      	ldrb	r3, [r7, #23]
 800b2ac:	3301      	adds	r3, #1
 800b2ae:	75fb      	strb	r3, [r7, #23]
 800b2b0:	7dfa      	ldrb	r2, [r7, #23]
 800b2b2:	79fb      	ldrb	r3, [r7, #7]
 800b2b4:	429a      	cmp	r2, r3
 800b2b6:	d3d3      	bcc.n	800b260 <IntToUnicode+0x18>
  }
}
 800b2b8:	bf00      	nop
 800b2ba:	bf00      	nop
 800b2bc:	371c      	adds	r7, #28
 800b2be:	46bd      	mov	sp, r7
 800b2c0:	bc80      	pop	{r7}
 800b2c2:	4770      	bx	lr

0800b2c4 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800b2c4:	b580      	push	{r7, lr}
 800b2c6:	b084      	sub	sp, #16
 800b2c8:	af00      	add	r7, sp, #0
 800b2ca:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 800b2cc:	687b      	ldr	r3, [r7, #4]
 800b2ce:	681b      	ldr	r3, [r3, #0]
 800b2d0:	4a0d      	ldr	r2, [pc, #52]	; (800b308 <HAL_PCD_MspInit+0x44>)
 800b2d2:	4293      	cmp	r3, r2
 800b2d4:	d113      	bne.n	800b2fe <HAL_PCD_MspInit+0x3a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800b2d6:	4b0d      	ldr	r3, [pc, #52]	; (800b30c <HAL_PCD_MspInit+0x48>)
 800b2d8:	69db      	ldr	r3, [r3, #28]
 800b2da:	4a0c      	ldr	r2, [pc, #48]	; (800b30c <HAL_PCD_MspInit+0x48>)
 800b2dc:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800b2e0:	61d3      	str	r3, [r2, #28]
 800b2e2:	4b0a      	ldr	r3, [pc, #40]	; (800b30c <HAL_PCD_MspInit+0x48>)
 800b2e4:	69db      	ldr	r3, [r3, #28]
 800b2e6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800b2ea:	60fb      	str	r3, [r7, #12]
 800b2ec:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 800b2ee:	2200      	movs	r2, #0
 800b2f0:	2100      	movs	r1, #0
 800b2f2:	2014      	movs	r0, #20
 800b2f4:	f7f7 fe43 	bl	8002f7e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 800b2f8:	2014      	movs	r0, #20
 800b2fa:	f7f7 fe5c 	bl	8002fb6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 800b2fe:	bf00      	nop
 800b300:	3710      	adds	r7, #16
 800b302:	46bd      	mov	sp, r7
 800b304:	bd80      	pop	{r7, pc}
 800b306:	bf00      	nop
 800b308:	40005c00 	.word	0x40005c00
 800b30c:	40021000 	.word	0x40021000

0800b310 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b310:	b580      	push	{r7, lr}
 800b312:	b082      	sub	sp, #8
 800b314:	af00      	add	r7, sp, #0
 800b316:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800b318:	687b      	ldr	r3, [r7, #4]
 800b31a:	f8d3 22ec 	ldr.w	r2, [r3, #748]	; 0x2ec
 800b31e:	687b      	ldr	r3, [r7, #4]
 800b320:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 800b324:	4619      	mov	r1, r3
 800b326:	4610      	mov	r0, r2
 800b328:	f7fe fdcb 	bl	8009ec2 <USBD_LL_SetupStage>
}
 800b32c:	bf00      	nop
 800b32e:	3708      	adds	r7, #8
 800b330:	46bd      	mov	sp, r7
 800b332:	bd80      	pop	{r7, pc}

0800b334 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b334:	b580      	push	{r7, lr}
 800b336:	b082      	sub	sp, #8
 800b338:	af00      	add	r7, sp, #0
 800b33a:	6078      	str	r0, [r7, #4]
 800b33c:	460b      	mov	r3, r1
 800b33e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800b340:	687b      	ldr	r3, [r7, #4]
 800b342:	f8d3 02ec 	ldr.w	r0, [r3, #748]	; 0x2ec
 800b346:	78fa      	ldrb	r2, [r7, #3]
 800b348:	6879      	ldr	r1, [r7, #4]
 800b34a:	4613      	mov	r3, r2
 800b34c:	009b      	lsls	r3, r3, #2
 800b34e:	4413      	add	r3, r2
 800b350:	00db      	lsls	r3, r3, #3
 800b352:	440b      	add	r3, r1
 800b354:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 800b358:	681a      	ldr	r2, [r3, #0]
 800b35a:	78fb      	ldrb	r3, [r7, #3]
 800b35c:	4619      	mov	r1, r3
 800b35e:	f7fe fdfd 	bl	8009f5c <USBD_LL_DataOutStage>
}
 800b362:	bf00      	nop
 800b364:	3708      	adds	r7, #8
 800b366:	46bd      	mov	sp, r7
 800b368:	bd80      	pop	{r7, pc}

0800b36a <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b36a:	b580      	push	{r7, lr}
 800b36c:	b082      	sub	sp, #8
 800b36e:	af00      	add	r7, sp, #0
 800b370:	6078      	str	r0, [r7, #4]
 800b372:	460b      	mov	r3, r1
 800b374:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800b376:	687b      	ldr	r3, [r7, #4]
 800b378:	f8d3 02ec 	ldr.w	r0, [r3, #748]	; 0x2ec
 800b37c:	78fa      	ldrb	r2, [r7, #3]
 800b37e:	6879      	ldr	r1, [r7, #4]
 800b380:	4613      	mov	r3, r2
 800b382:	009b      	lsls	r3, r3, #2
 800b384:	4413      	add	r3, r2
 800b386:	00db      	lsls	r3, r3, #3
 800b388:	440b      	add	r3, r1
 800b38a:	333c      	adds	r3, #60	; 0x3c
 800b38c:	681a      	ldr	r2, [r3, #0]
 800b38e:	78fb      	ldrb	r3, [r7, #3]
 800b390:	4619      	mov	r1, r3
 800b392:	f7fe fe54 	bl	800a03e <USBD_LL_DataInStage>
}
 800b396:	bf00      	nop
 800b398:	3708      	adds	r7, #8
 800b39a:	46bd      	mov	sp, r7
 800b39c:	bd80      	pop	{r7, pc}

0800b39e <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b39e:	b580      	push	{r7, lr}
 800b3a0:	b082      	sub	sp, #8
 800b3a2:	af00      	add	r7, sp, #0
 800b3a4:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800b3a6:	687b      	ldr	r3, [r7, #4]
 800b3a8:	f8d3 32ec 	ldr.w	r3, [r3, #748]	; 0x2ec
 800b3ac:	4618      	mov	r0, r3
 800b3ae:	f7fe ff64 	bl	800a27a <USBD_LL_SOF>
}
 800b3b2:	bf00      	nop
 800b3b4:	3708      	adds	r7, #8
 800b3b6:	46bd      	mov	sp, r7
 800b3b8:	bd80      	pop	{r7, pc}

0800b3ba <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b3ba:	b580      	push	{r7, lr}
 800b3bc:	b084      	sub	sp, #16
 800b3be:	af00      	add	r7, sp, #0
 800b3c0:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800b3c2:	2301      	movs	r3, #1
 800b3c4:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800b3c6:	687b      	ldr	r3, [r7, #4]
 800b3c8:	689b      	ldr	r3, [r3, #8]
 800b3ca:	2b02      	cmp	r3, #2
 800b3cc:	d001      	beq.n	800b3d2 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800b3ce:	f7f6 fbc7 	bl	8001b60 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800b3d2:	687b      	ldr	r3, [r7, #4]
 800b3d4:	f8d3 32ec 	ldr.w	r3, [r3, #748]	; 0x2ec
 800b3d8:	7bfa      	ldrb	r2, [r7, #15]
 800b3da:	4611      	mov	r1, r2
 800b3dc:	4618      	mov	r0, r3
 800b3de:	f7fe ff14 	bl	800a20a <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800b3e2:	687b      	ldr	r3, [r7, #4]
 800b3e4:	f8d3 32ec 	ldr.w	r3, [r3, #748]	; 0x2ec
 800b3e8:	4618      	mov	r0, r3
 800b3ea:	f7fe fecd 	bl	800a188 <USBD_LL_Reset>
}
 800b3ee:	bf00      	nop
 800b3f0:	3710      	adds	r7, #16
 800b3f2:	46bd      	mov	sp, r7
 800b3f4:	bd80      	pop	{r7, pc}
	...

0800b3f8 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b3f8:	b580      	push	{r7, lr}
 800b3fa:	b082      	sub	sp, #8
 800b3fc:	af00      	add	r7, sp, #0
 800b3fe:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800b400:	687b      	ldr	r3, [r7, #4]
 800b402:	f8d3 32ec 	ldr.w	r3, [r3, #748]	; 0x2ec
 800b406:	4618      	mov	r0, r3
 800b408:	f7fe ff0e 	bl	800a228 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800b40c:	687b      	ldr	r3, [r7, #4]
 800b40e:	699b      	ldr	r3, [r3, #24]
 800b410:	2b00      	cmp	r3, #0
 800b412:	d005      	beq.n	800b420 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800b414:	4b04      	ldr	r3, [pc, #16]	; (800b428 <HAL_PCD_SuspendCallback+0x30>)
 800b416:	691b      	ldr	r3, [r3, #16]
 800b418:	4a03      	ldr	r2, [pc, #12]	; (800b428 <HAL_PCD_SuspendCallback+0x30>)
 800b41a:	f043 0306 	orr.w	r3, r3, #6
 800b41e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800b420:	bf00      	nop
 800b422:	3708      	adds	r7, #8
 800b424:	46bd      	mov	sp, r7
 800b426:	bd80      	pop	{r7, pc}
 800b428:	e000ed00 	.word	0xe000ed00

0800b42c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b42c:	b580      	push	{r7, lr}
 800b42e:	b082      	sub	sp, #8
 800b430:	af00      	add	r7, sp, #0
 800b432:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800b434:	687b      	ldr	r3, [r7, #4]
 800b436:	f8d3 32ec 	ldr.w	r3, [r3, #748]	; 0x2ec
 800b43a:	4618      	mov	r0, r3
 800b43c:	f7fe ff08 	bl	800a250 <USBD_LL_Resume>
}
 800b440:	bf00      	nop
 800b442:	3708      	adds	r7, #8
 800b444:	46bd      	mov	sp, r7
 800b446:	bd80      	pop	{r7, pc}

0800b448 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800b448:	b580      	push	{r7, lr}
 800b44a:	b082      	sub	sp, #8
 800b44c:	af00      	add	r7, sp, #0
 800b44e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 800b450:	4a28      	ldr	r2, [pc, #160]	; (800b4f4 <USBD_LL_Init+0xac>)
 800b452:	687b      	ldr	r3, [r7, #4]
 800b454:	f8c2 32ec 	str.w	r3, [r2, #748]	; 0x2ec
  pdev->pData = &hpcd_USB_FS;
 800b458:	687b      	ldr	r3, [r7, #4]
 800b45a:	4a26      	ldr	r2, [pc, #152]	; (800b4f4 <USBD_LL_Init+0xac>)
 800b45c:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  hpcd_USB_FS.Instance = USB;
 800b460:	4b24      	ldr	r3, [pc, #144]	; (800b4f4 <USBD_LL_Init+0xac>)
 800b462:	4a25      	ldr	r2, [pc, #148]	; (800b4f8 <USBD_LL_Init+0xb0>)
 800b464:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800b466:	4b23      	ldr	r3, [pc, #140]	; (800b4f4 <USBD_LL_Init+0xac>)
 800b468:	2208      	movs	r2, #8
 800b46a:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800b46c:	4b21      	ldr	r3, [pc, #132]	; (800b4f4 <USBD_LL_Init+0xac>)
 800b46e:	2202      	movs	r2, #2
 800b470:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800b472:	4b20      	ldr	r3, [pc, #128]	; (800b4f4 <USBD_LL_Init+0xac>)
 800b474:	2200      	movs	r2, #0
 800b476:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800b478:	4b1e      	ldr	r3, [pc, #120]	; (800b4f4 <USBD_LL_Init+0xac>)
 800b47a:	2200      	movs	r2, #0
 800b47c:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800b47e:	4b1d      	ldr	r3, [pc, #116]	; (800b4f4 <USBD_LL_Init+0xac>)
 800b480:	2200      	movs	r2, #0
 800b482:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800b484:	481b      	ldr	r0, [pc, #108]	; (800b4f4 <USBD_LL_Init+0xac>)
 800b486:	f7f7 ff66 	bl	8003356 <HAL_PCD_Init>
 800b48a:	4603      	mov	r3, r0
 800b48c:	2b00      	cmp	r3, #0
 800b48e:	d001      	beq.n	800b494 <USBD_LL_Init+0x4c>
  {
    Error_Handler( );
 800b490:	f7f6 fb66 	bl	8001b60 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800b494:	687b      	ldr	r3, [r7, #4]
 800b496:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800b49a:	2318      	movs	r3, #24
 800b49c:	2200      	movs	r2, #0
 800b49e:	2100      	movs	r1, #0
 800b4a0:	f7f9 fc85 	bl	8004dae <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800b4a4:	687b      	ldr	r3, [r7, #4]
 800b4a6:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800b4aa:	2358      	movs	r3, #88	; 0x58
 800b4ac:	2200      	movs	r2, #0
 800b4ae:	2180      	movs	r1, #128	; 0x80
 800b4b0:	f7f9 fc7d 	bl	8004dae <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 800b4b4:	687b      	ldr	r3, [r7, #4]
 800b4b6:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800b4ba:	23c0      	movs	r3, #192	; 0xc0
 800b4bc:	2200      	movs	r2, #0
 800b4be:	2181      	movs	r1, #129	; 0x81
 800b4c0:	f7f9 fc75 	bl	8004dae <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 800b4c4:	687b      	ldr	r3, [r7, #4]
 800b4c6:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800b4ca:	f44f 7388 	mov.w	r3, #272	; 0x110
 800b4ce:	2200      	movs	r2, #0
 800b4d0:	2101      	movs	r1, #1
 800b4d2:	f7f9 fc6c 	bl	8004dae <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 800b4d6:	687b      	ldr	r3, [r7, #4]
 800b4d8:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800b4dc:	f44f 7380 	mov.w	r3, #256	; 0x100
 800b4e0:	2200      	movs	r2, #0
 800b4e2:	2182      	movs	r1, #130	; 0x82
 800b4e4:	f7f9 fc63 	bl	8004dae <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 800b4e8:	2300      	movs	r3, #0
}
 800b4ea:	4618      	mov	r0, r3
 800b4ec:	3708      	adds	r7, #8
 800b4ee:	46bd      	mov	sp, r7
 800b4f0:	bd80      	pop	{r7, pc}
 800b4f2:	bf00      	nop
 800b4f4:	20001030 	.word	0x20001030
 800b4f8:	40005c00 	.word	0x40005c00

0800b4fc <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800b4fc:	b580      	push	{r7, lr}
 800b4fe:	b084      	sub	sp, #16
 800b500:	af00      	add	r7, sp, #0
 800b502:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b504:	2300      	movs	r3, #0
 800b506:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b508:	2300      	movs	r3, #0
 800b50a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800b50c:	687b      	ldr	r3, [r7, #4]
 800b50e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800b512:	4618      	mov	r0, r3
 800b514:	f7f8 f81e 	bl	8003554 <HAL_PCD_Start>
 800b518:	4603      	mov	r3, r0
 800b51a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b51c:	7bfb      	ldrb	r3, [r7, #15]
 800b51e:	4618      	mov	r0, r3
 800b520:	f000 f94e 	bl	800b7c0 <USBD_Get_USB_Status>
 800b524:	4603      	mov	r3, r0
 800b526:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b528:	7bbb      	ldrb	r3, [r7, #14]
}
 800b52a:	4618      	mov	r0, r3
 800b52c:	3710      	adds	r7, #16
 800b52e:	46bd      	mov	sp, r7
 800b530:	bd80      	pop	{r7, pc}

0800b532 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800b532:	b580      	push	{r7, lr}
 800b534:	b084      	sub	sp, #16
 800b536:	af00      	add	r7, sp, #0
 800b538:	6078      	str	r0, [r7, #4]
 800b53a:	4608      	mov	r0, r1
 800b53c:	4611      	mov	r1, r2
 800b53e:	461a      	mov	r2, r3
 800b540:	4603      	mov	r3, r0
 800b542:	70fb      	strb	r3, [r7, #3]
 800b544:	460b      	mov	r3, r1
 800b546:	70bb      	strb	r3, [r7, #2]
 800b548:	4613      	mov	r3, r2
 800b54a:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b54c:	2300      	movs	r3, #0
 800b54e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b550:	2300      	movs	r3, #0
 800b552:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800b554:	687b      	ldr	r3, [r7, #4]
 800b556:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800b55a:	78bb      	ldrb	r3, [r7, #2]
 800b55c:	883a      	ldrh	r2, [r7, #0]
 800b55e:	78f9      	ldrb	r1, [r7, #3]
 800b560:	f7f8 f973 	bl	800384a <HAL_PCD_EP_Open>
 800b564:	4603      	mov	r3, r0
 800b566:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b568:	7bfb      	ldrb	r3, [r7, #15]
 800b56a:	4618      	mov	r0, r3
 800b56c:	f000 f928 	bl	800b7c0 <USBD_Get_USB_Status>
 800b570:	4603      	mov	r3, r0
 800b572:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b574:	7bbb      	ldrb	r3, [r7, #14]
}
 800b576:	4618      	mov	r0, r3
 800b578:	3710      	adds	r7, #16
 800b57a:	46bd      	mov	sp, r7
 800b57c:	bd80      	pop	{r7, pc}

0800b57e <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b57e:	b580      	push	{r7, lr}
 800b580:	b084      	sub	sp, #16
 800b582:	af00      	add	r7, sp, #0
 800b584:	6078      	str	r0, [r7, #4]
 800b586:	460b      	mov	r3, r1
 800b588:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b58a:	2300      	movs	r3, #0
 800b58c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b58e:	2300      	movs	r3, #0
 800b590:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800b592:	687b      	ldr	r3, [r7, #4]
 800b594:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800b598:	78fa      	ldrb	r2, [r7, #3]
 800b59a:	4611      	mov	r1, r2
 800b59c:	4618      	mov	r0, r3
 800b59e:	f7f8 f9b1 	bl	8003904 <HAL_PCD_EP_Close>
 800b5a2:	4603      	mov	r3, r0
 800b5a4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b5a6:	7bfb      	ldrb	r3, [r7, #15]
 800b5a8:	4618      	mov	r0, r3
 800b5aa:	f000 f909 	bl	800b7c0 <USBD_Get_USB_Status>
 800b5ae:	4603      	mov	r3, r0
 800b5b0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b5b2:	7bbb      	ldrb	r3, [r7, #14]
}
 800b5b4:	4618      	mov	r0, r3
 800b5b6:	3710      	adds	r7, #16
 800b5b8:	46bd      	mov	sp, r7
 800b5ba:	bd80      	pop	{r7, pc}

0800b5bc <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b5bc:	b580      	push	{r7, lr}
 800b5be:	b084      	sub	sp, #16
 800b5c0:	af00      	add	r7, sp, #0
 800b5c2:	6078      	str	r0, [r7, #4]
 800b5c4:	460b      	mov	r3, r1
 800b5c6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b5c8:	2300      	movs	r3, #0
 800b5ca:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b5cc:	2300      	movs	r3, #0
 800b5ce:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800b5d0:	687b      	ldr	r3, [r7, #4]
 800b5d2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800b5d6:	78fa      	ldrb	r2, [r7, #3]
 800b5d8:	4611      	mov	r1, r2
 800b5da:	4618      	mov	r0, r3
 800b5dc:	f7f8 fa59 	bl	8003a92 <HAL_PCD_EP_SetStall>
 800b5e0:	4603      	mov	r3, r0
 800b5e2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b5e4:	7bfb      	ldrb	r3, [r7, #15]
 800b5e6:	4618      	mov	r0, r3
 800b5e8:	f000 f8ea 	bl	800b7c0 <USBD_Get_USB_Status>
 800b5ec:	4603      	mov	r3, r0
 800b5ee:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b5f0:	7bbb      	ldrb	r3, [r7, #14]
}
 800b5f2:	4618      	mov	r0, r3
 800b5f4:	3710      	adds	r7, #16
 800b5f6:	46bd      	mov	sp, r7
 800b5f8:	bd80      	pop	{r7, pc}

0800b5fa <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b5fa:	b580      	push	{r7, lr}
 800b5fc:	b084      	sub	sp, #16
 800b5fe:	af00      	add	r7, sp, #0
 800b600:	6078      	str	r0, [r7, #4]
 800b602:	460b      	mov	r3, r1
 800b604:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b606:	2300      	movs	r3, #0
 800b608:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b60a:	2300      	movs	r3, #0
 800b60c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800b60e:	687b      	ldr	r3, [r7, #4]
 800b610:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800b614:	78fa      	ldrb	r2, [r7, #3]
 800b616:	4611      	mov	r1, r2
 800b618:	4618      	mov	r0, r3
 800b61a:	f7f8 fa9a 	bl	8003b52 <HAL_PCD_EP_ClrStall>
 800b61e:	4603      	mov	r3, r0
 800b620:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b622:	7bfb      	ldrb	r3, [r7, #15]
 800b624:	4618      	mov	r0, r3
 800b626:	f000 f8cb 	bl	800b7c0 <USBD_Get_USB_Status>
 800b62a:	4603      	mov	r3, r0
 800b62c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b62e:	7bbb      	ldrb	r3, [r7, #14]
}
 800b630:	4618      	mov	r0, r3
 800b632:	3710      	adds	r7, #16
 800b634:	46bd      	mov	sp, r7
 800b636:	bd80      	pop	{r7, pc}

0800b638 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b638:	b480      	push	{r7}
 800b63a:	b085      	sub	sp, #20
 800b63c:	af00      	add	r7, sp, #0
 800b63e:	6078      	str	r0, [r7, #4]
 800b640:	460b      	mov	r3, r1
 800b642:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800b644:	687b      	ldr	r3, [r7, #4]
 800b646:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800b64a:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800b64c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800b650:	2b00      	cmp	r3, #0
 800b652:	da0c      	bge.n	800b66e <USBD_LL_IsStallEP+0x36>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800b654:	78fb      	ldrb	r3, [r7, #3]
 800b656:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b65a:	68f9      	ldr	r1, [r7, #12]
 800b65c:	1c5a      	adds	r2, r3, #1
 800b65e:	4613      	mov	r3, r2
 800b660:	009b      	lsls	r3, r3, #2
 800b662:	4413      	add	r3, r2
 800b664:	00db      	lsls	r3, r3, #3
 800b666:	440b      	add	r3, r1
 800b668:	3302      	adds	r3, #2
 800b66a:	781b      	ldrb	r3, [r3, #0]
 800b66c:	e00b      	b.n	800b686 <USBD_LL_IsStallEP+0x4e>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800b66e:	78fb      	ldrb	r3, [r7, #3]
 800b670:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800b674:	68f9      	ldr	r1, [r7, #12]
 800b676:	4613      	mov	r3, r2
 800b678:	009b      	lsls	r3, r3, #2
 800b67a:	4413      	add	r3, r2
 800b67c:	00db      	lsls	r3, r3, #3
 800b67e:	440b      	add	r3, r1
 800b680:	f503 73b5 	add.w	r3, r3, #362	; 0x16a
 800b684:	781b      	ldrb	r3, [r3, #0]
  }
}
 800b686:	4618      	mov	r0, r3
 800b688:	3714      	adds	r7, #20
 800b68a:	46bd      	mov	sp, r7
 800b68c:	bc80      	pop	{r7}
 800b68e:	4770      	bx	lr

0800b690 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800b690:	b580      	push	{r7, lr}
 800b692:	b084      	sub	sp, #16
 800b694:	af00      	add	r7, sp, #0
 800b696:	6078      	str	r0, [r7, #4]
 800b698:	460b      	mov	r3, r1
 800b69a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b69c:	2300      	movs	r3, #0
 800b69e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b6a0:	2300      	movs	r3, #0
 800b6a2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800b6a4:	687b      	ldr	r3, [r7, #4]
 800b6a6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800b6aa:	78fa      	ldrb	r2, [r7, #3]
 800b6ac:	4611      	mov	r1, r2
 800b6ae:	4618      	mov	r0, r3
 800b6b0:	f7f8 f8a6 	bl	8003800 <HAL_PCD_SetAddress>
 800b6b4:	4603      	mov	r3, r0
 800b6b6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b6b8:	7bfb      	ldrb	r3, [r7, #15]
 800b6ba:	4618      	mov	r0, r3
 800b6bc:	f000 f880 	bl	800b7c0 <USBD_Get_USB_Status>
 800b6c0:	4603      	mov	r3, r0
 800b6c2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b6c4:	7bbb      	ldrb	r3, [r7, #14]
}
 800b6c6:	4618      	mov	r0, r3
 800b6c8:	3710      	adds	r7, #16
 800b6ca:	46bd      	mov	sp, r7
 800b6cc:	bd80      	pop	{r7, pc}

0800b6ce <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800b6ce:	b580      	push	{r7, lr}
 800b6d0:	b086      	sub	sp, #24
 800b6d2:	af00      	add	r7, sp, #0
 800b6d4:	60f8      	str	r0, [r7, #12]
 800b6d6:	607a      	str	r2, [r7, #4]
 800b6d8:	461a      	mov	r2, r3
 800b6da:	460b      	mov	r3, r1
 800b6dc:	72fb      	strb	r3, [r7, #11]
 800b6de:	4613      	mov	r3, r2
 800b6e0:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b6e2:	2300      	movs	r3, #0
 800b6e4:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b6e6:	2300      	movs	r3, #0
 800b6e8:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800b6ea:	68fb      	ldr	r3, [r7, #12]
 800b6ec:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800b6f0:	893b      	ldrh	r3, [r7, #8]
 800b6f2:	7af9      	ldrb	r1, [r7, #11]
 800b6f4:	687a      	ldr	r2, [r7, #4]
 800b6f6:	f7f8 f995 	bl	8003a24 <HAL_PCD_EP_Transmit>
 800b6fa:	4603      	mov	r3, r0
 800b6fc:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b6fe:	7dfb      	ldrb	r3, [r7, #23]
 800b700:	4618      	mov	r0, r3
 800b702:	f000 f85d 	bl	800b7c0 <USBD_Get_USB_Status>
 800b706:	4603      	mov	r3, r0
 800b708:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800b70a:	7dbb      	ldrb	r3, [r7, #22]
}
 800b70c:	4618      	mov	r0, r3
 800b70e:	3718      	adds	r7, #24
 800b710:	46bd      	mov	sp, r7
 800b712:	bd80      	pop	{r7, pc}

0800b714 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800b714:	b580      	push	{r7, lr}
 800b716:	b086      	sub	sp, #24
 800b718:	af00      	add	r7, sp, #0
 800b71a:	60f8      	str	r0, [r7, #12]
 800b71c:	607a      	str	r2, [r7, #4]
 800b71e:	461a      	mov	r2, r3
 800b720:	460b      	mov	r3, r1
 800b722:	72fb      	strb	r3, [r7, #11]
 800b724:	4613      	mov	r3, r2
 800b726:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b728:	2300      	movs	r3, #0
 800b72a:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b72c:	2300      	movs	r3, #0
 800b72e:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800b730:	68fb      	ldr	r3, [r7, #12]
 800b732:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800b736:	893b      	ldrh	r3, [r7, #8]
 800b738:	7af9      	ldrb	r1, [r7, #11]
 800b73a:	687a      	ldr	r2, [r7, #4]
 800b73c:	f7f8 f92a 	bl	8003994 <HAL_PCD_EP_Receive>
 800b740:	4603      	mov	r3, r0
 800b742:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b744:	7dfb      	ldrb	r3, [r7, #23]
 800b746:	4618      	mov	r0, r3
 800b748:	f000 f83a 	bl	800b7c0 <USBD_Get_USB_Status>
 800b74c:	4603      	mov	r3, r0
 800b74e:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800b750:	7dbb      	ldrb	r3, [r7, #22]
}
 800b752:	4618      	mov	r0, r3
 800b754:	3718      	adds	r7, #24
 800b756:	46bd      	mov	sp, r7
 800b758:	bd80      	pop	{r7, pc}

0800b75a <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b75a:	b580      	push	{r7, lr}
 800b75c:	b082      	sub	sp, #8
 800b75e:	af00      	add	r7, sp, #0
 800b760:	6078      	str	r0, [r7, #4]
 800b762:	460b      	mov	r3, r1
 800b764:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800b766:	687b      	ldr	r3, [r7, #4]
 800b768:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800b76c:	78fa      	ldrb	r2, [r7, #3]
 800b76e:	4611      	mov	r1, r2
 800b770:	4618      	mov	r0, r3
 800b772:	f7f8 f940 	bl	80039f6 <HAL_PCD_EP_GetRxCount>
 800b776:	4603      	mov	r3, r0
}
 800b778:	4618      	mov	r0, r3
 800b77a:	3708      	adds	r7, #8
 800b77c:	46bd      	mov	sp, r7
 800b77e:	bd80      	pop	{r7, pc}

0800b780 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800b780:	b480      	push	{r7}
 800b782:	b083      	sub	sp, #12
 800b784:	af00      	add	r7, sp, #0
 800b786:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800b788:	4b02      	ldr	r3, [pc, #8]	; (800b794 <USBD_static_malloc+0x14>)
}
 800b78a:	4618      	mov	r0, r3
 800b78c:	370c      	adds	r7, #12
 800b78e:	46bd      	mov	sp, r7
 800b790:	bc80      	pop	{r7}
 800b792:	4770      	bx	lr
 800b794:	20001320 	.word	0x20001320

0800b798 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800b798:	b480      	push	{r7}
 800b79a:	b083      	sub	sp, #12
 800b79c:	af00      	add	r7, sp, #0
 800b79e:	6078      	str	r0, [r7, #4]

}
 800b7a0:	bf00      	nop
 800b7a2:	370c      	adds	r7, #12
 800b7a4:	46bd      	mov	sp, r7
 800b7a6:	bc80      	pop	{r7}
 800b7a8:	4770      	bx	lr

0800b7aa <HAL_PCDEx_SetConnectionState>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#else
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b7aa:	b480      	push	{r7}
 800b7ac:	b083      	sub	sp, #12
 800b7ae:	af00      	add	r7, sp, #0
 800b7b0:	6078      	str	r0, [r7, #4]
 800b7b2:	460b      	mov	r3, r1
 800b7b4:	70fb      	strb	r3, [r7, #3]
  {
    /* Configure High connection state. */

  }
  /* USER CODE END 6 */
}
 800b7b6:	bf00      	nop
 800b7b8:	370c      	adds	r7, #12
 800b7ba:	46bd      	mov	sp, r7
 800b7bc:	bc80      	pop	{r7}
 800b7be:	4770      	bx	lr

0800b7c0 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800b7c0:	b480      	push	{r7}
 800b7c2:	b085      	sub	sp, #20
 800b7c4:	af00      	add	r7, sp, #0
 800b7c6:	4603      	mov	r3, r0
 800b7c8:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b7ca:	2300      	movs	r3, #0
 800b7cc:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800b7ce:	79fb      	ldrb	r3, [r7, #7]
 800b7d0:	2b03      	cmp	r3, #3
 800b7d2:	d817      	bhi.n	800b804 <USBD_Get_USB_Status+0x44>
 800b7d4:	a201      	add	r2, pc, #4	; (adr r2, 800b7dc <USBD_Get_USB_Status+0x1c>)
 800b7d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b7da:	bf00      	nop
 800b7dc:	0800b7ed 	.word	0x0800b7ed
 800b7e0:	0800b7f3 	.word	0x0800b7f3
 800b7e4:	0800b7f9 	.word	0x0800b7f9
 800b7e8:	0800b7ff 	.word	0x0800b7ff
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800b7ec:	2300      	movs	r3, #0
 800b7ee:	73fb      	strb	r3, [r7, #15]
    break;
 800b7f0:	e00b      	b.n	800b80a <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800b7f2:	2302      	movs	r3, #2
 800b7f4:	73fb      	strb	r3, [r7, #15]
    break;
 800b7f6:	e008      	b.n	800b80a <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800b7f8:	2301      	movs	r3, #1
 800b7fa:	73fb      	strb	r3, [r7, #15]
    break;
 800b7fc:	e005      	b.n	800b80a <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800b7fe:	2302      	movs	r3, #2
 800b800:	73fb      	strb	r3, [r7, #15]
    break;
 800b802:	e002      	b.n	800b80a <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800b804:	2302      	movs	r3, #2
 800b806:	73fb      	strb	r3, [r7, #15]
    break;
 800b808:	bf00      	nop
  }
  return usb_status;
 800b80a:	7bfb      	ldrb	r3, [r7, #15]
}
 800b80c:	4618      	mov	r0, r3
 800b80e:	3714      	adds	r7, #20
 800b810:	46bd      	mov	sp, r7
 800b812:	bc80      	pop	{r7}
 800b814:	4770      	bx	lr
 800b816:	bf00      	nop

0800b818 <siprintf>:
 800b818:	b40e      	push	{r1, r2, r3}
 800b81a:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800b81e:	b500      	push	{lr}
 800b820:	b09c      	sub	sp, #112	; 0x70
 800b822:	ab1d      	add	r3, sp, #116	; 0x74
 800b824:	9002      	str	r0, [sp, #8]
 800b826:	9006      	str	r0, [sp, #24]
 800b828:	9107      	str	r1, [sp, #28]
 800b82a:	9104      	str	r1, [sp, #16]
 800b82c:	4808      	ldr	r0, [pc, #32]	; (800b850 <siprintf+0x38>)
 800b82e:	4909      	ldr	r1, [pc, #36]	; (800b854 <siprintf+0x3c>)
 800b830:	f853 2b04 	ldr.w	r2, [r3], #4
 800b834:	9105      	str	r1, [sp, #20]
 800b836:	6800      	ldr	r0, [r0, #0]
 800b838:	a902      	add	r1, sp, #8
 800b83a:	9301      	str	r3, [sp, #4]
 800b83c:	f000 f89a 	bl	800b974 <_svfiprintf_r>
 800b840:	2200      	movs	r2, #0
 800b842:	9b02      	ldr	r3, [sp, #8]
 800b844:	701a      	strb	r2, [r3, #0]
 800b846:	b01c      	add	sp, #112	; 0x70
 800b848:	f85d eb04 	ldr.w	lr, [sp], #4
 800b84c:	b003      	add	sp, #12
 800b84e:	4770      	bx	lr
 800b850:	200001e0 	.word	0x200001e0
 800b854:	ffff0208 	.word	0xffff0208

0800b858 <memset>:
 800b858:	4603      	mov	r3, r0
 800b85a:	4402      	add	r2, r0
 800b85c:	4293      	cmp	r3, r2
 800b85e:	d100      	bne.n	800b862 <memset+0xa>
 800b860:	4770      	bx	lr
 800b862:	f803 1b01 	strb.w	r1, [r3], #1
 800b866:	e7f9      	b.n	800b85c <memset+0x4>

0800b868 <__errno>:
 800b868:	4b01      	ldr	r3, [pc, #4]	; (800b870 <__errno+0x8>)
 800b86a:	6818      	ldr	r0, [r3, #0]
 800b86c:	4770      	bx	lr
 800b86e:	bf00      	nop
 800b870:	200001e0 	.word	0x200001e0

0800b874 <__libc_init_array>:
 800b874:	b570      	push	{r4, r5, r6, lr}
 800b876:	2600      	movs	r6, #0
 800b878:	4d0c      	ldr	r5, [pc, #48]	; (800b8ac <__libc_init_array+0x38>)
 800b87a:	4c0d      	ldr	r4, [pc, #52]	; (800b8b0 <__libc_init_array+0x3c>)
 800b87c:	1b64      	subs	r4, r4, r5
 800b87e:	10a4      	asrs	r4, r4, #2
 800b880:	42a6      	cmp	r6, r4
 800b882:	d109      	bne.n	800b898 <__libc_init_array+0x24>
 800b884:	f001 fe12 	bl	800d4ac <_init>
 800b888:	2600      	movs	r6, #0
 800b88a:	4d0a      	ldr	r5, [pc, #40]	; (800b8b4 <__libc_init_array+0x40>)
 800b88c:	4c0a      	ldr	r4, [pc, #40]	; (800b8b8 <__libc_init_array+0x44>)
 800b88e:	1b64      	subs	r4, r4, r5
 800b890:	10a4      	asrs	r4, r4, #2
 800b892:	42a6      	cmp	r6, r4
 800b894:	d105      	bne.n	800b8a2 <__libc_init_array+0x2e>
 800b896:	bd70      	pop	{r4, r5, r6, pc}
 800b898:	f855 3b04 	ldr.w	r3, [r5], #4
 800b89c:	4798      	blx	r3
 800b89e:	3601      	adds	r6, #1
 800b8a0:	e7ee      	b.n	800b880 <__libc_init_array+0xc>
 800b8a2:	f855 3b04 	ldr.w	r3, [r5], #4
 800b8a6:	4798      	blx	r3
 800b8a8:	3601      	adds	r6, #1
 800b8aa:	e7f2      	b.n	800b892 <__libc_init_array+0x1e>
 800b8ac:	0800d7b0 	.word	0x0800d7b0
 800b8b0:	0800d7b0 	.word	0x0800d7b0
 800b8b4:	0800d7b0 	.word	0x0800d7b0
 800b8b8:	0800d7b4 	.word	0x0800d7b4

0800b8bc <__retarget_lock_acquire_recursive>:
 800b8bc:	4770      	bx	lr

0800b8be <__retarget_lock_release_recursive>:
 800b8be:	4770      	bx	lr

0800b8c0 <__ssputs_r>:
 800b8c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b8c4:	461f      	mov	r7, r3
 800b8c6:	688e      	ldr	r6, [r1, #8]
 800b8c8:	4682      	mov	sl, r0
 800b8ca:	42be      	cmp	r6, r7
 800b8cc:	460c      	mov	r4, r1
 800b8ce:	4690      	mov	r8, r2
 800b8d0:	680b      	ldr	r3, [r1, #0]
 800b8d2:	d82c      	bhi.n	800b92e <__ssputs_r+0x6e>
 800b8d4:	898a      	ldrh	r2, [r1, #12]
 800b8d6:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800b8da:	d026      	beq.n	800b92a <__ssputs_r+0x6a>
 800b8dc:	6965      	ldr	r5, [r4, #20]
 800b8de:	6909      	ldr	r1, [r1, #16]
 800b8e0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b8e4:	eba3 0901 	sub.w	r9, r3, r1
 800b8e8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b8ec:	1c7b      	adds	r3, r7, #1
 800b8ee:	444b      	add	r3, r9
 800b8f0:	106d      	asrs	r5, r5, #1
 800b8f2:	429d      	cmp	r5, r3
 800b8f4:	bf38      	it	cc
 800b8f6:	461d      	movcc	r5, r3
 800b8f8:	0553      	lsls	r3, r2, #21
 800b8fa:	d527      	bpl.n	800b94c <__ssputs_r+0x8c>
 800b8fc:	4629      	mov	r1, r5
 800b8fe:	f000 f957 	bl	800bbb0 <_malloc_r>
 800b902:	4606      	mov	r6, r0
 800b904:	b360      	cbz	r0, 800b960 <__ssputs_r+0xa0>
 800b906:	464a      	mov	r2, r9
 800b908:	6921      	ldr	r1, [r4, #16]
 800b90a:	f000 fbd9 	bl	800c0c0 <memcpy>
 800b90e:	89a3      	ldrh	r3, [r4, #12]
 800b910:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800b914:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b918:	81a3      	strh	r3, [r4, #12]
 800b91a:	6126      	str	r6, [r4, #16]
 800b91c:	444e      	add	r6, r9
 800b91e:	6026      	str	r6, [r4, #0]
 800b920:	463e      	mov	r6, r7
 800b922:	6165      	str	r5, [r4, #20]
 800b924:	eba5 0509 	sub.w	r5, r5, r9
 800b928:	60a5      	str	r5, [r4, #8]
 800b92a:	42be      	cmp	r6, r7
 800b92c:	d900      	bls.n	800b930 <__ssputs_r+0x70>
 800b92e:	463e      	mov	r6, r7
 800b930:	4632      	mov	r2, r6
 800b932:	4641      	mov	r1, r8
 800b934:	6820      	ldr	r0, [r4, #0]
 800b936:	f000 fb8a 	bl	800c04e <memmove>
 800b93a:	2000      	movs	r0, #0
 800b93c:	68a3      	ldr	r3, [r4, #8]
 800b93e:	1b9b      	subs	r3, r3, r6
 800b940:	60a3      	str	r3, [r4, #8]
 800b942:	6823      	ldr	r3, [r4, #0]
 800b944:	4433      	add	r3, r6
 800b946:	6023      	str	r3, [r4, #0]
 800b948:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b94c:	462a      	mov	r2, r5
 800b94e:	f000 fb4f 	bl	800bff0 <_realloc_r>
 800b952:	4606      	mov	r6, r0
 800b954:	2800      	cmp	r0, #0
 800b956:	d1e0      	bne.n	800b91a <__ssputs_r+0x5a>
 800b958:	4650      	mov	r0, sl
 800b95a:	6921      	ldr	r1, [r4, #16]
 800b95c:	f000 fbbe 	bl	800c0dc <_free_r>
 800b960:	230c      	movs	r3, #12
 800b962:	f8ca 3000 	str.w	r3, [sl]
 800b966:	89a3      	ldrh	r3, [r4, #12]
 800b968:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b96c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b970:	81a3      	strh	r3, [r4, #12]
 800b972:	e7e9      	b.n	800b948 <__ssputs_r+0x88>

0800b974 <_svfiprintf_r>:
 800b974:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b978:	4698      	mov	r8, r3
 800b97a:	898b      	ldrh	r3, [r1, #12]
 800b97c:	4607      	mov	r7, r0
 800b97e:	061b      	lsls	r3, r3, #24
 800b980:	460d      	mov	r5, r1
 800b982:	4614      	mov	r4, r2
 800b984:	b09d      	sub	sp, #116	; 0x74
 800b986:	d50e      	bpl.n	800b9a6 <_svfiprintf_r+0x32>
 800b988:	690b      	ldr	r3, [r1, #16]
 800b98a:	b963      	cbnz	r3, 800b9a6 <_svfiprintf_r+0x32>
 800b98c:	2140      	movs	r1, #64	; 0x40
 800b98e:	f000 f90f 	bl	800bbb0 <_malloc_r>
 800b992:	6028      	str	r0, [r5, #0]
 800b994:	6128      	str	r0, [r5, #16]
 800b996:	b920      	cbnz	r0, 800b9a2 <_svfiprintf_r+0x2e>
 800b998:	230c      	movs	r3, #12
 800b99a:	603b      	str	r3, [r7, #0]
 800b99c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b9a0:	e0d0      	b.n	800bb44 <_svfiprintf_r+0x1d0>
 800b9a2:	2340      	movs	r3, #64	; 0x40
 800b9a4:	616b      	str	r3, [r5, #20]
 800b9a6:	2300      	movs	r3, #0
 800b9a8:	9309      	str	r3, [sp, #36]	; 0x24
 800b9aa:	2320      	movs	r3, #32
 800b9ac:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b9b0:	2330      	movs	r3, #48	; 0x30
 800b9b2:	f04f 0901 	mov.w	r9, #1
 800b9b6:	f8cd 800c 	str.w	r8, [sp, #12]
 800b9ba:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 800bb5c <_svfiprintf_r+0x1e8>
 800b9be:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b9c2:	4623      	mov	r3, r4
 800b9c4:	469a      	mov	sl, r3
 800b9c6:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b9ca:	b10a      	cbz	r2, 800b9d0 <_svfiprintf_r+0x5c>
 800b9cc:	2a25      	cmp	r2, #37	; 0x25
 800b9ce:	d1f9      	bne.n	800b9c4 <_svfiprintf_r+0x50>
 800b9d0:	ebba 0b04 	subs.w	fp, sl, r4
 800b9d4:	d00b      	beq.n	800b9ee <_svfiprintf_r+0x7a>
 800b9d6:	465b      	mov	r3, fp
 800b9d8:	4622      	mov	r2, r4
 800b9da:	4629      	mov	r1, r5
 800b9dc:	4638      	mov	r0, r7
 800b9de:	f7ff ff6f 	bl	800b8c0 <__ssputs_r>
 800b9e2:	3001      	adds	r0, #1
 800b9e4:	f000 80a9 	beq.w	800bb3a <_svfiprintf_r+0x1c6>
 800b9e8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b9ea:	445a      	add	r2, fp
 800b9ec:	9209      	str	r2, [sp, #36]	; 0x24
 800b9ee:	f89a 3000 	ldrb.w	r3, [sl]
 800b9f2:	2b00      	cmp	r3, #0
 800b9f4:	f000 80a1 	beq.w	800bb3a <_svfiprintf_r+0x1c6>
 800b9f8:	2300      	movs	r3, #0
 800b9fa:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b9fe:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ba02:	f10a 0a01 	add.w	sl, sl, #1
 800ba06:	9304      	str	r3, [sp, #16]
 800ba08:	9307      	str	r3, [sp, #28]
 800ba0a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800ba0e:	931a      	str	r3, [sp, #104]	; 0x68
 800ba10:	4654      	mov	r4, sl
 800ba12:	2205      	movs	r2, #5
 800ba14:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ba18:	4850      	ldr	r0, [pc, #320]	; (800bb5c <_svfiprintf_r+0x1e8>)
 800ba1a:	f000 fb43 	bl	800c0a4 <memchr>
 800ba1e:	9a04      	ldr	r2, [sp, #16]
 800ba20:	b9d8      	cbnz	r0, 800ba5a <_svfiprintf_r+0xe6>
 800ba22:	06d0      	lsls	r0, r2, #27
 800ba24:	bf44      	itt	mi
 800ba26:	2320      	movmi	r3, #32
 800ba28:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ba2c:	0711      	lsls	r1, r2, #28
 800ba2e:	bf44      	itt	mi
 800ba30:	232b      	movmi	r3, #43	; 0x2b
 800ba32:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ba36:	f89a 3000 	ldrb.w	r3, [sl]
 800ba3a:	2b2a      	cmp	r3, #42	; 0x2a
 800ba3c:	d015      	beq.n	800ba6a <_svfiprintf_r+0xf6>
 800ba3e:	4654      	mov	r4, sl
 800ba40:	2000      	movs	r0, #0
 800ba42:	f04f 0c0a 	mov.w	ip, #10
 800ba46:	9a07      	ldr	r2, [sp, #28]
 800ba48:	4621      	mov	r1, r4
 800ba4a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ba4e:	3b30      	subs	r3, #48	; 0x30
 800ba50:	2b09      	cmp	r3, #9
 800ba52:	d94d      	bls.n	800baf0 <_svfiprintf_r+0x17c>
 800ba54:	b1b0      	cbz	r0, 800ba84 <_svfiprintf_r+0x110>
 800ba56:	9207      	str	r2, [sp, #28]
 800ba58:	e014      	b.n	800ba84 <_svfiprintf_r+0x110>
 800ba5a:	eba0 0308 	sub.w	r3, r0, r8
 800ba5e:	fa09 f303 	lsl.w	r3, r9, r3
 800ba62:	4313      	orrs	r3, r2
 800ba64:	46a2      	mov	sl, r4
 800ba66:	9304      	str	r3, [sp, #16]
 800ba68:	e7d2      	b.n	800ba10 <_svfiprintf_r+0x9c>
 800ba6a:	9b03      	ldr	r3, [sp, #12]
 800ba6c:	1d19      	adds	r1, r3, #4
 800ba6e:	681b      	ldr	r3, [r3, #0]
 800ba70:	9103      	str	r1, [sp, #12]
 800ba72:	2b00      	cmp	r3, #0
 800ba74:	bfbb      	ittet	lt
 800ba76:	425b      	neglt	r3, r3
 800ba78:	f042 0202 	orrlt.w	r2, r2, #2
 800ba7c:	9307      	strge	r3, [sp, #28]
 800ba7e:	9307      	strlt	r3, [sp, #28]
 800ba80:	bfb8      	it	lt
 800ba82:	9204      	strlt	r2, [sp, #16]
 800ba84:	7823      	ldrb	r3, [r4, #0]
 800ba86:	2b2e      	cmp	r3, #46	; 0x2e
 800ba88:	d10c      	bne.n	800baa4 <_svfiprintf_r+0x130>
 800ba8a:	7863      	ldrb	r3, [r4, #1]
 800ba8c:	2b2a      	cmp	r3, #42	; 0x2a
 800ba8e:	d134      	bne.n	800bafa <_svfiprintf_r+0x186>
 800ba90:	9b03      	ldr	r3, [sp, #12]
 800ba92:	3402      	adds	r4, #2
 800ba94:	1d1a      	adds	r2, r3, #4
 800ba96:	681b      	ldr	r3, [r3, #0]
 800ba98:	9203      	str	r2, [sp, #12]
 800ba9a:	2b00      	cmp	r3, #0
 800ba9c:	bfb8      	it	lt
 800ba9e:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800baa2:	9305      	str	r3, [sp, #20]
 800baa4:	f8df a0b8 	ldr.w	sl, [pc, #184]	; 800bb60 <_svfiprintf_r+0x1ec>
 800baa8:	2203      	movs	r2, #3
 800baaa:	4650      	mov	r0, sl
 800baac:	7821      	ldrb	r1, [r4, #0]
 800baae:	f000 faf9 	bl	800c0a4 <memchr>
 800bab2:	b138      	cbz	r0, 800bac4 <_svfiprintf_r+0x150>
 800bab4:	2240      	movs	r2, #64	; 0x40
 800bab6:	9b04      	ldr	r3, [sp, #16]
 800bab8:	eba0 000a 	sub.w	r0, r0, sl
 800babc:	4082      	lsls	r2, r0
 800babe:	4313      	orrs	r3, r2
 800bac0:	3401      	adds	r4, #1
 800bac2:	9304      	str	r3, [sp, #16]
 800bac4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bac8:	2206      	movs	r2, #6
 800baca:	4826      	ldr	r0, [pc, #152]	; (800bb64 <_svfiprintf_r+0x1f0>)
 800bacc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800bad0:	f000 fae8 	bl	800c0a4 <memchr>
 800bad4:	2800      	cmp	r0, #0
 800bad6:	d038      	beq.n	800bb4a <_svfiprintf_r+0x1d6>
 800bad8:	4b23      	ldr	r3, [pc, #140]	; (800bb68 <_svfiprintf_r+0x1f4>)
 800bada:	bb1b      	cbnz	r3, 800bb24 <_svfiprintf_r+0x1b0>
 800badc:	9b03      	ldr	r3, [sp, #12]
 800bade:	3307      	adds	r3, #7
 800bae0:	f023 0307 	bic.w	r3, r3, #7
 800bae4:	3308      	adds	r3, #8
 800bae6:	9303      	str	r3, [sp, #12]
 800bae8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800baea:	4433      	add	r3, r6
 800baec:	9309      	str	r3, [sp, #36]	; 0x24
 800baee:	e768      	b.n	800b9c2 <_svfiprintf_r+0x4e>
 800baf0:	460c      	mov	r4, r1
 800baf2:	2001      	movs	r0, #1
 800baf4:	fb0c 3202 	mla	r2, ip, r2, r3
 800baf8:	e7a6      	b.n	800ba48 <_svfiprintf_r+0xd4>
 800bafa:	2300      	movs	r3, #0
 800bafc:	f04f 0c0a 	mov.w	ip, #10
 800bb00:	4619      	mov	r1, r3
 800bb02:	3401      	adds	r4, #1
 800bb04:	9305      	str	r3, [sp, #20]
 800bb06:	4620      	mov	r0, r4
 800bb08:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bb0c:	3a30      	subs	r2, #48	; 0x30
 800bb0e:	2a09      	cmp	r2, #9
 800bb10:	d903      	bls.n	800bb1a <_svfiprintf_r+0x1a6>
 800bb12:	2b00      	cmp	r3, #0
 800bb14:	d0c6      	beq.n	800baa4 <_svfiprintf_r+0x130>
 800bb16:	9105      	str	r1, [sp, #20]
 800bb18:	e7c4      	b.n	800baa4 <_svfiprintf_r+0x130>
 800bb1a:	4604      	mov	r4, r0
 800bb1c:	2301      	movs	r3, #1
 800bb1e:	fb0c 2101 	mla	r1, ip, r1, r2
 800bb22:	e7f0      	b.n	800bb06 <_svfiprintf_r+0x192>
 800bb24:	ab03      	add	r3, sp, #12
 800bb26:	9300      	str	r3, [sp, #0]
 800bb28:	462a      	mov	r2, r5
 800bb2a:	4638      	mov	r0, r7
 800bb2c:	4b0f      	ldr	r3, [pc, #60]	; (800bb6c <_svfiprintf_r+0x1f8>)
 800bb2e:	a904      	add	r1, sp, #16
 800bb30:	f3af 8000 	nop.w
 800bb34:	1c42      	adds	r2, r0, #1
 800bb36:	4606      	mov	r6, r0
 800bb38:	d1d6      	bne.n	800bae8 <_svfiprintf_r+0x174>
 800bb3a:	89ab      	ldrh	r3, [r5, #12]
 800bb3c:	065b      	lsls	r3, r3, #25
 800bb3e:	f53f af2d 	bmi.w	800b99c <_svfiprintf_r+0x28>
 800bb42:	9809      	ldr	r0, [sp, #36]	; 0x24
 800bb44:	b01d      	add	sp, #116	; 0x74
 800bb46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bb4a:	ab03      	add	r3, sp, #12
 800bb4c:	9300      	str	r3, [sp, #0]
 800bb4e:	462a      	mov	r2, r5
 800bb50:	4638      	mov	r0, r7
 800bb52:	4b06      	ldr	r3, [pc, #24]	; (800bb6c <_svfiprintf_r+0x1f8>)
 800bb54:	a904      	add	r1, sp, #16
 800bb56:	f000 f91d 	bl	800bd94 <_printf_i>
 800bb5a:	e7eb      	b.n	800bb34 <_svfiprintf_r+0x1c0>
 800bb5c:	0800d58e 	.word	0x0800d58e
 800bb60:	0800d594 	.word	0x0800d594
 800bb64:	0800d598 	.word	0x0800d598
 800bb68:	00000000 	.word	0x00000000
 800bb6c:	0800b8c1 	.word	0x0800b8c1

0800bb70 <sbrk_aligned>:
 800bb70:	b570      	push	{r4, r5, r6, lr}
 800bb72:	4e0e      	ldr	r6, [pc, #56]	; (800bbac <sbrk_aligned+0x3c>)
 800bb74:	460c      	mov	r4, r1
 800bb76:	6831      	ldr	r1, [r6, #0]
 800bb78:	4605      	mov	r5, r0
 800bb7a:	b911      	cbnz	r1, 800bb82 <sbrk_aligned+0x12>
 800bb7c:	f000 fa82 	bl	800c084 <_sbrk_r>
 800bb80:	6030      	str	r0, [r6, #0]
 800bb82:	4621      	mov	r1, r4
 800bb84:	4628      	mov	r0, r5
 800bb86:	f000 fa7d 	bl	800c084 <_sbrk_r>
 800bb8a:	1c43      	adds	r3, r0, #1
 800bb8c:	d00a      	beq.n	800bba4 <sbrk_aligned+0x34>
 800bb8e:	1cc4      	adds	r4, r0, #3
 800bb90:	f024 0403 	bic.w	r4, r4, #3
 800bb94:	42a0      	cmp	r0, r4
 800bb96:	d007      	beq.n	800bba8 <sbrk_aligned+0x38>
 800bb98:	1a21      	subs	r1, r4, r0
 800bb9a:	4628      	mov	r0, r5
 800bb9c:	f000 fa72 	bl	800c084 <_sbrk_r>
 800bba0:	3001      	adds	r0, #1
 800bba2:	d101      	bne.n	800bba8 <sbrk_aligned+0x38>
 800bba4:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800bba8:	4620      	mov	r0, r4
 800bbaa:	bd70      	pop	{r4, r5, r6, pc}
 800bbac:	20001680 	.word	0x20001680

0800bbb0 <_malloc_r>:
 800bbb0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bbb4:	1ccd      	adds	r5, r1, #3
 800bbb6:	f025 0503 	bic.w	r5, r5, #3
 800bbba:	3508      	adds	r5, #8
 800bbbc:	2d0c      	cmp	r5, #12
 800bbbe:	bf38      	it	cc
 800bbc0:	250c      	movcc	r5, #12
 800bbc2:	2d00      	cmp	r5, #0
 800bbc4:	4607      	mov	r7, r0
 800bbc6:	db01      	blt.n	800bbcc <_malloc_r+0x1c>
 800bbc8:	42a9      	cmp	r1, r5
 800bbca:	d905      	bls.n	800bbd8 <_malloc_r+0x28>
 800bbcc:	230c      	movs	r3, #12
 800bbce:	2600      	movs	r6, #0
 800bbd0:	603b      	str	r3, [r7, #0]
 800bbd2:	4630      	mov	r0, r6
 800bbd4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bbd8:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800bcac <_malloc_r+0xfc>
 800bbdc:	f000 f9fc 	bl	800bfd8 <__malloc_lock>
 800bbe0:	f8d8 3000 	ldr.w	r3, [r8]
 800bbe4:	461c      	mov	r4, r3
 800bbe6:	bb5c      	cbnz	r4, 800bc40 <_malloc_r+0x90>
 800bbe8:	4629      	mov	r1, r5
 800bbea:	4638      	mov	r0, r7
 800bbec:	f7ff ffc0 	bl	800bb70 <sbrk_aligned>
 800bbf0:	1c43      	adds	r3, r0, #1
 800bbf2:	4604      	mov	r4, r0
 800bbf4:	d155      	bne.n	800bca2 <_malloc_r+0xf2>
 800bbf6:	f8d8 4000 	ldr.w	r4, [r8]
 800bbfa:	4626      	mov	r6, r4
 800bbfc:	2e00      	cmp	r6, #0
 800bbfe:	d145      	bne.n	800bc8c <_malloc_r+0xdc>
 800bc00:	2c00      	cmp	r4, #0
 800bc02:	d048      	beq.n	800bc96 <_malloc_r+0xe6>
 800bc04:	6823      	ldr	r3, [r4, #0]
 800bc06:	4631      	mov	r1, r6
 800bc08:	4638      	mov	r0, r7
 800bc0a:	eb04 0903 	add.w	r9, r4, r3
 800bc0e:	f000 fa39 	bl	800c084 <_sbrk_r>
 800bc12:	4581      	cmp	r9, r0
 800bc14:	d13f      	bne.n	800bc96 <_malloc_r+0xe6>
 800bc16:	6821      	ldr	r1, [r4, #0]
 800bc18:	4638      	mov	r0, r7
 800bc1a:	1a6d      	subs	r5, r5, r1
 800bc1c:	4629      	mov	r1, r5
 800bc1e:	f7ff ffa7 	bl	800bb70 <sbrk_aligned>
 800bc22:	3001      	adds	r0, #1
 800bc24:	d037      	beq.n	800bc96 <_malloc_r+0xe6>
 800bc26:	6823      	ldr	r3, [r4, #0]
 800bc28:	442b      	add	r3, r5
 800bc2a:	6023      	str	r3, [r4, #0]
 800bc2c:	f8d8 3000 	ldr.w	r3, [r8]
 800bc30:	2b00      	cmp	r3, #0
 800bc32:	d038      	beq.n	800bca6 <_malloc_r+0xf6>
 800bc34:	685a      	ldr	r2, [r3, #4]
 800bc36:	42a2      	cmp	r2, r4
 800bc38:	d12b      	bne.n	800bc92 <_malloc_r+0xe2>
 800bc3a:	2200      	movs	r2, #0
 800bc3c:	605a      	str	r2, [r3, #4]
 800bc3e:	e00f      	b.n	800bc60 <_malloc_r+0xb0>
 800bc40:	6822      	ldr	r2, [r4, #0]
 800bc42:	1b52      	subs	r2, r2, r5
 800bc44:	d41f      	bmi.n	800bc86 <_malloc_r+0xd6>
 800bc46:	2a0b      	cmp	r2, #11
 800bc48:	d917      	bls.n	800bc7a <_malloc_r+0xca>
 800bc4a:	1961      	adds	r1, r4, r5
 800bc4c:	42a3      	cmp	r3, r4
 800bc4e:	6025      	str	r5, [r4, #0]
 800bc50:	bf18      	it	ne
 800bc52:	6059      	strne	r1, [r3, #4]
 800bc54:	6863      	ldr	r3, [r4, #4]
 800bc56:	bf08      	it	eq
 800bc58:	f8c8 1000 	streq.w	r1, [r8]
 800bc5c:	5162      	str	r2, [r4, r5]
 800bc5e:	604b      	str	r3, [r1, #4]
 800bc60:	4638      	mov	r0, r7
 800bc62:	f104 060b 	add.w	r6, r4, #11
 800bc66:	f000 f9bd 	bl	800bfe4 <__malloc_unlock>
 800bc6a:	f026 0607 	bic.w	r6, r6, #7
 800bc6e:	1d23      	adds	r3, r4, #4
 800bc70:	1af2      	subs	r2, r6, r3
 800bc72:	d0ae      	beq.n	800bbd2 <_malloc_r+0x22>
 800bc74:	1b9b      	subs	r3, r3, r6
 800bc76:	50a3      	str	r3, [r4, r2]
 800bc78:	e7ab      	b.n	800bbd2 <_malloc_r+0x22>
 800bc7a:	42a3      	cmp	r3, r4
 800bc7c:	6862      	ldr	r2, [r4, #4]
 800bc7e:	d1dd      	bne.n	800bc3c <_malloc_r+0x8c>
 800bc80:	f8c8 2000 	str.w	r2, [r8]
 800bc84:	e7ec      	b.n	800bc60 <_malloc_r+0xb0>
 800bc86:	4623      	mov	r3, r4
 800bc88:	6864      	ldr	r4, [r4, #4]
 800bc8a:	e7ac      	b.n	800bbe6 <_malloc_r+0x36>
 800bc8c:	4634      	mov	r4, r6
 800bc8e:	6876      	ldr	r6, [r6, #4]
 800bc90:	e7b4      	b.n	800bbfc <_malloc_r+0x4c>
 800bc92:	4613      	mov	r3, r2
 800bc94:	e7cc      	b.n	800bc30 <_malloc_r+0x80>
 800bc96:	230c      	movs	r3, #12
 800bc98:	4638      	mov	r0, r7
 800bc9a:	603b      	str	r3, [r7, #0]
 800bc9c:	f000 f9a2 	bl	800bfe4 <__malloc_unlock>
 800bca0:	e797      	b.n	800bbd2 <_malloc_r+0x22>
 800bca2:	6025      	str	r5, [r4, #0]
 800bca4:	e7dc      	b.n	800bc60 <_malloc_r+0xb0>
 800bca6:	605b      	str	r3, [r3, #4]
 800bca8:	deff      	udf	#255	; 0xff
 800bcaa:	bf00      	nop
 800bcac:	2000167c 	.word	0x2000167c

0800bcb0 <_printf_common>:
 800bcb0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bcb4:	4616      	mov	r6, r2
 800bcb6:	4699      	mov	r9, r3
 800bcb8:	688a      	ldr	r2, [r1, #8]
 800bcba:	690b      	ldr	r3, [r1, #16]
 800bcbc:	4607      	mov	r7, r0
 800bcbe:	4293      	cmp	r3, r2
 800bcc0:	bfb8      	it	lt
 800bcc2:	4613      	movlt	r3, r2
 800bcc4:	6033      	str	r3, [r6, #0]
 800bcc6:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800bcca:	460c      	mov	r4, r1
 800bccc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800bcd0:	b10a      	cbz	r2, 800bcd6 <_printf_common+0x26>
 800bcd2:	3301      	adds	r3, #1
 800bcd4:	6033      	str	r3, [r6, #0]
 800bcd6:	6823      	ldr	r3, [r4, #0]
 800bcd8:	0699      	lsls	r1, r3, #26
 800bcda:	bf42      	ittt	mi
 800bcdc:	6833      	ldrmi	r3, [r6, #0]
 800bcde:	3302      	addmi	r3, #2
 800bce0:	6033      	strmi	r3, [r6, #0]
 800bce2:	6825      	ldr	r5, [r4, #0]
 800bce4:	f015 0506 	ands.w	r5, r5, #6
 800bce8:	d106      	bne.n	800bcf8 <_printf_common+0x48>
 800bcea:	f104 0a19 	add.w	sl, r4, #25
 800bcee:	68e3      	ldr	r3, [r4, #12]
 800bcf0:	6832      	ldr	r2, [r6, #0]
 800bcf2:	1a9b      	subs	r3, r3, r2
 800bcf4:	42ab      	cmp	r3, r5
 800bcf6:	dc2b      	bgt.n	800bd50 <_printf_common+0xa0>
 800bcf8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800bcfc:	1e13      	subs	r3, r2, #0
 800bcfe:	6822      	ldr	r2, [r4, #0]
 800bd00:	bf18      	it	ne
 800bd02:	2301      	movne	r3, #1
 800bd04:	0692      	lsls	r2, r2, #26
 800bd06:	d430      	bmi.n	800bd6a <_printf_common+0xba>
 800bd08:	4649      	mov	r1, r9
 800bd0a:	4638      	mov	r0, r7
 800bd0c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800bd10:	47c0      	blx	r8
 800bd12:	3001      	adds	r0, #1
 800bd14:	d023      	beq.n	800bd5e <_printf_common+0xae>
 800bd16:	6823      	ldr	r3, [r4, #0]
 800bd18:	6922      	ldr	r2, [r4, #16]
 800bd1a:	f003 0306 	and.w	r3, r3, #6
 800bd1e:	2b04      	cmp	r3, #4
 800bd20:	bf14      	ite	ne
 800bd22:	2500      	movne	r5, #0
 800bd24:	6833      	ldreq	r3, [r6, #0]
 800bd26:	f04f 0600 	mov.w	r6, #0
 800bd2a:	bf08      	it	eq
 800bd2c:	68e5      	ldreq	r5, [r4, #12]
 800bd2e:	f104 041a 	add.w	r4, r4, #26
 800bd32:	bf08      	it	eq
 800bd34:	1aed      	subeq	r5, r5, r3
 800bd36:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800bd3a:	bf08      	it	eq
 800bd3c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800bd40:	4293      	cmp	r3, r2
 800bd42:	bfc4      	itt	gt
 800bd44:	1a9b      	subgt	r3, r3, r2
 800bd46:	18ed      	addgt	r5, r5, r3
 800bd48:	42b5      	cmp	r5, r6
 800bd4a:	d11a      	bne.n	800bd82 <_printf_common+0xd2>
 800bd4c:	2000      	movs	r0, #0
 800bd4e:	e008      	b.n	800bd62 <_printf_common+0xb2>
 800bd50:	2301      	movs	r3, #1
 800bd52:	4652      	mov	r2, sl
 800bd54:	4649      	mov	r1, r9
 800bd56:	4638      	mov	r0, r7
 800bd58:	47c0      	blx	r8
 800bd5a:	3001      	adds	r0, #1
 800bd5c:	d103      	bne.n	800bd66 <_printf_common+0xb6>
 800bd5e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800bd62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bd66:	3501      	adds	r5, #1
 800bd68:	e7c1      	b.n	800bcee <_printf_common+0x3e>
 800bd6a:	2030      	movs	r0, #48	; 0x30
 800bd6c:	18e1      	adds	r1, r4, r3
 800bd6e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800bd72:	1c5a      	adds	r2, r3, #1
 800bd74:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800bd78:	4422      	add	r2, r4
 800bd7a:	3302      	adds	r3, #2
 800bd7c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800bd80:	e7c2      	b.n	800bd08 <_printf_common+0x58>
 800bd82:	2301      	movs	r3, #1
 800bd84:	4622      	mov	r2, r4
 800bd86:	4649      	mov	r1, r9
 800bd88:	4638      	mov	r0, r7
 800bd8a:	47c0      	blx	r8
 800bd8c:	3001      	adds	r0, #1
 800bd8e:	d0e6      	beq.n	800bd5e <_printf_common+0xae>
 800bd90:	3601      	adds	r6, #1
 800bd92:	e7d9      	b.n	800bd48 <_printf_common+0x98>

0800bd94 <_printf_i>:
 800bd94:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800bd98:	7e0f      	ldrb	r7, [r1, #24]
 800bd9a:	4691      	mov	r9, r2
 800bd9c:	2f78      	cmp	r7, #120	; 0x78
 800bd9e:	4680      	mov	r8, r0
 800bda0:	460c      	mov	r4, r1
 800bda2:	469a      	mov	sl, r3
 800bda4:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800bda6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800bdaa:	d807      	bhi.n	800bdbc <_printf_i+0x28>
 800bdac:	2f62      	cmp	r7, #98	; 0x62
 800bdae:	d80a      	bhi.n	800bdc6 <_printf_i+0x32>
 800bdb0:	2f00      	cmp	r7, #0
 800bdb2:	f000 80d5 	beq.w	800bf60 <_printf_i+0x1cc>
 800bdb6:	2f58      	cmp	r7, #88	; 0x58
 800bdb8:	f000 80c1 	beq.w	800bf3e <_printf_i+0x1aa>
 800bdbc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800bdc0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800bdc4:	e03a      	b.n	800be3c <_printf_i+0xa8>
 800bdc6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800bdca:	2b15      	cmp	r3, #21
 800bdcc:	d8f6      	bhi.n	800bdbc <_printf_i+0x28>
 800bdce:	a101      	add	r1, pc, #4	; (adr r1, 800bdd4 <_printf_i+0x40>)
 800bdd0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800bdd4:	0800be2d 	.word	0x0800be2d
 800bdd8:	0800be41 	.word	0x0800be41
 800bddc:	0800bdbd 	.word	0x0800bdbd
 800bde0:	0800bdbd 	.word	0x0800bdbd
 800bde4:	0800bdbd 	.word	0x0800bdbd
 800bde8:	0800bdbd 	.word	0x0800bdbd
 800bdec:	0800be41 	.word	0x0800be41
 800bdf0:	0800bdbd 	.word	0x0800bdbd
 800bdf4:	0800bdbd 	.word	0x0800bdbd
 800bdf8:	0800bdbd 	.word	0x0800bdbd
 800bdfc:	0800bdbd 	.word	0x0800bdbd
 800be00:	0800bf47 	.word	0x0800bf47
 800be04:	0800be6d 	.word	0x0800be6d
 800be08:	0800bf01 	.word	0x0800bf01
 800be0c:	0800bdbd 	.word	0x0800bdbd
 800be10:	0800bdbd 	.word	0x0800bdbd
 800be14:	0800bf69 	.word	0x0800bf69
 800be18:	0800bdbd 	.word	0x0800bdbd
 800be1c:	0800be6d 	.word	0x0800be6d
 800be20:	0800bdbd 	.word	0x0800bdbd
 800be24:	0800bdbd 	.word	0x0800bdbd
 800be28:	0800bf09 	.word	0x0800bf09
 800be2c:	682b      	ldr	r3, [r5, #0]
 800be2e:	1d1a      	adds	r2, r3, #4
 800be30:	681b      	ldr	r3, [r3, #0]
 800be32:	602a      	str	r2, [r5, #0]
 800be34:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800be38:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800be3c:	2301      	movs	r3, #1
 800be3e:	e0a0      	b.n	800bf82 <_printf_i+0x1ee>
 800be40:	6820      	ldr	r0, [r4, #0]
 800be42:	682b      	ldr	r3, [r5, #0]
 800be44:	0607      	lsls	r7, r0, #24
 800be46:	f103 0104 	add.w	r1, r3, #4
 800be4a:	6029      	str	r1, [r5, #0]
 800be4c:	d501      	bpl.n	800be52 <_printf_i+0xbe>
 800be4e:	681e      	ldr	r6, [r3, #0]
 800be50:	e003      	b.n	800be5a <_printf_i+0xc6>
 800be52:	0646      	lsls	r6, r0, #25
 800be54:	d5fb      	bpl.n	800be4e <_printf_i+0xba>
 800be56:	f9b3 6000 	ldrsh.w	r6, [r3]
 800be5a:	2e00      	cmp	r6, #0
 800be5c:	da03      	bge.n	800be66 <_printf_i+0xd2>
 800be5e:	232d      	movs	r3, #45	; 0x2d
 800be60:	4276      	negs	r6, r6
 800be62:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800be66:	230a      	movs	r3, #10
 800be68:	4859      	ldr	r0, [pc, #356]	; (800bfd0 <_printf_i+0x23c>)
 800be6a:	e012      	b.n	800be92 <_printf_i+0xfe>
 800be6c:	682b      	ldr	r3, [r5, #0]
 800be6e:	6820      	ldr	r0, [r4, #0]
 800be70:	1d19      	adds	r1, r3, #4
 800be72:	6029      	str	r1, [r5, #0]
 800be74:	0605      	lsls	r5, r0, #24
 800be76:	d501      	bpl.n	800be7c <_printf_i+0xe8>
 800be78:	681e      	ldr	r6, [r3, #0]
 800be7a:	e002      	b.n	800be82 <_printf_i+0xee>
 800be7c:	0641      	lsls	r1, r0, #25
 800be7e:	d5fb      	bpl.n	800be78 <_printf_i+0xe4>
 800be80:	881e      	ldrh	r6, [r3, #0]
 800be82:	2f6f      	cmp	r7, #111	; 0x6f
 800be84:	bf0c      	ite	eq
 800be86:	2308      	moveq	r3, #8
 800be88:	230a      	movne	r3, #10
 800be8a:	4851      	ldr	r0, [pc, #324]	; (800bfd0 <_printf_i+0x23c>)
 800be8c:	2100      	movs	r1, #0
 800be8e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800be92:	6865      	ldr	r5, [r4, #4]
 800be94:	2d00      	cmp	r5, #0
 800be96:	bfa8      	it	ge
 800be98:	6821      	ldrge	r1, [r4, #0]
 800be9a:	60a5      	str	r5, [r4, #8]
 800be9c:	bfa4      	itt	ge
 800be9e:	f021 0104 	bicge.w	r1, r1, #4
 800bea2:	6021      	strge	r1, [r4, #0]
 800bea4:	b90e      	cbnz	r6, 800beaa <_printf_i+0x116>
 800bea6:	2d00      	cmp	r5, #0
 800bea8:	d04b      	beq.n	800bf42 <_printf_i+0x1ae>
 800beaa:	4615      	mov	r5, r2
 800beac:	fbb6 f1f3 	udiv	r1, r6, r3
 800beb0:	fb03 6711 	mls	r7, r3, r1, r6
 800beb4:	5dc7      	ldrb	r7, [r0, r7]
 800beb6:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800beba:	4637      	mov	r7, r6
 800bebc:	42bb      	cmp	r3, r7
 800bebe:	460e      	mov	r6, r1
 800bec0:	d9f4      	bls.n	800beac <_printf_i+0x118>
 800bec2:	2b08      	cmp	r3, #8
 800bec4:	d10b      	bne.n	800bede <_printf_i+0x14a>
 800bec6:	6823      	ldr	r3, [r4, #0]
 800bec8:	07de      	lsls	r6, r3, #31
 800beca:	d508      	bpl.n	800bede <_printf_i+0x14a>
 800becc:	6923      	ldr	r3, [r4, #16]
 800bece:	6861      	ldr	r1, [r4, #4]
 800bed0:	4299      	cmp	r1, r3
 800bed2:	bfde      	ittt	le
 800bed4:	2330      	movle	r3, #48	; 0x30
 800bed6:	f805 3c01 	strble.w	r3, [r5, #-1]
 800beda:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800bede:	1b52      	subs	r2, r2, r5
 800bee0:	6122      	str	r2, [r4, #16]
 800bee2:	464b      	mov	r3, r9
 800bee4:	4621      	mov	r1, r4
 800bee6:	4640      	mov	r0, r8
 800bee8:	f8cd a000 	str.w	sl, [sp]
 800beec:	aa03      	add	r2, sp, #12
 800beee:	f7ff fedf 	bl	800bcb0 <_printf_common>
 800bef2:	3001      	adds	r0, #1
 800bef4:	d14a      	bne.n	800bf8c <_printf_i+0x1f8>
 800bef6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800befa:	b004      	add	sp, #16
 800befc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bf00:	6823      	ldr	r3, [r4, #0]
 800bf02:	f043 0320 	orr.w	r3, r3, #32
 800bf06:	6023      	str	r3, [r4, #0]
 800bf08:	2778      	movs	r7, #120	; 0x78
 800bf0a:	4832      	ldr	r0, [pc, #200]	; (800bfd4 <_printf_i+0x240>)
 800bf0c:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800bf10:	6823      	ldr	r3, [r4, #0]
 800bf12:	6829      	ldr	r1, [r5, #0]
 800bf14:	061f      	lsls	r7, r3, #24
 800bf16:	f851 6b04 	ldr.w	r6, [r1], #4
 800bf1a:	d402      	bmi.n	800bf22 <_printf_i+0x18e>
 800bf1c:	065f      	lsls	r7, r3, #25
 800bf1e:	bf48      	it	mi
 800bf20:	b2b6      	uxthmi	r6, r6
 800bf22:	07df      	lsls	r7, r3, #31
 800bf24:	bf48      	it	mi
 800bf26:	f043 0320 	orrmi.w	r3, r3, #32
 800bf2a:	6029      	str	r1, [r5, #0]
 800bf2c:	bf48      	it	mi
 800bf2e:	6023      	strmi	r3, [r4, #0]
 800bf30:	b91e      	cbnz	r6, 800bf3a <_printf_i+0x1a6>
 800bf32:	6823      	ldr	r3, [r4, #0]
 800bf34:	f023 0320 	bic.w	r3, r3, #32
 800bf38:	6023      	str	r3, [r4, #0]
 800bf3a:	2310      	movs	r3, #16
 800bf3c:	e7a6      	b.n	800be8c <_printf_i+0xf8>
 800bf3e:	4824      	ldr	r0, [pc, #144]	; (800bfd0 <_printf_i+0x23c>)
 800bf40:	e7e4      	b.n	800bf0c <_printf_i+0x178>
 800bf42:	4615      	mov	r5, r2
 800bf44:	e7bd      	b.n	800bec2 <_printf_i+0x12e>
 800bf46:	682b      	ldr	r3, [r5, #0]
 800bf48:	6826      	ldr	r6, [r4, #0]
 800bf4a:	1d18      	adds	r0, r3, #4
 800bf4c:	6961      	ldr	r1, [r4, #20]
 800bf4e:	6028      	str	r0, [r5, #0]
 800bf50:	0635      	lsls	r5, r6, #24
 800bf52:	681b      	ldr	r3, [r3, #0]
 800bf54:	d501      	bpl.n	800bf5a <_printf_i+0x1c6>
 800bf56:	6019      	str	r1, [r3, #0]
 800bf58:	e002      	b.n	800bf60 <_printf_i+0x1cc>
 800bf5a:	0670      	lsls	r0, r6, #25
 800bf5c:	d5fb      	bpl.n	800bf56 <_printf_i+0x1c2>
 800bf5e:	8019      	strh	r1, [r3, #0]
 800bf60:	2300      	movs	r3, #0
 800bf62:	4615      	mov	r5, r2
 800bf64:	6123      	str	r3, [r4, #16]
 800bf66:	e7bc      	b.n	800bee2 <_printf_i+0x14e>
 800bf68:	682b      	ldr	r3, [r5, #0]
 800bf6a:	2100      	movs	r1, #0
 800bf6c:	1d1a      	adds	r2, r3, #4
 800bf6e:	602a      	str	r2, [r5, #0]
 800bf70:	681d      	ldr	r5, [r3, #0]
 800bf72:	6862      	ldr	r2, [r4, #4]
 800bf74:	4628      	mov	r0, r5
 800bf76:	f000 f895 	bl	800c0a4 <memchr>
 800bf7a:	b108      	cbz	r0, 800bf80 <_printf_i+0x1ec>
 800bf7c:	1b40      	subs	r0, r0, r5
 800bf7e:	6060      	str	r0, [r4, #4]
 800bf80:	6863      	ldr	r3, [r4, #4]
 800bf82:	6123      	str	r3, [r4, #16]
 800bf84:	2300      	movs	r3, #0
 800bf86:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800bf8a:	e7aa      	b.n	800bee2 <_printf_i+0x14e>
 800bf8c:	462a      	mov	r2, r5
 800bf8e:	4649      	mov	r1, r9
 800bf90:	4640      	mov	r0, r8
 800bf92:	6923      	ldr	r3, [r4, #16]
 800bf94:	47d0      	blx	sl
 800bf96:	3001      	adds	r0, #1
 800bf98:	d0ad      	beq.n	800bef6 <_printf_i+0x162>
 800bf9a:	6823      	ldr	r3, [r4, #0]
 800bf9c:	079b      	lsls	r3, r3, #30
 800bf9e:	d413      	bmi.n	800bfc8 <_printf_i+0x234>
 800bfa0:	68e0      	ldr	r0, [r4, #12]
 800bfa2:	9b03      	ldr	r3, [sp, #12]
 800bfa4:	4298      	cmp	r0, r3
 800bfa6:	bfb8      	it	lt
 800bfa8:	4618      	movlt	r0, r3
 800bfaa:	e7a6      	b.n	800befa <_printf_i+0x166>
 800bfac:	2301      	movs	r3, #1
 800bfae:	4632      	mov	r2, r6
 800bfb0:	4649      	mov	r1, r9
 800bfb2:	4640      	mov	r0, r8
 800bfb4:	47d0      	blx	sl
 800bfb6:	3001      	adds	r0, #1
 800bfb8:	d09d      	beq.n	800bef6 <_printf_i+0x162>
 800bfba:	3501      	adds	r5, #1
 800bfbc:	68e3      	ldr	r3, [r4, #12]
 800bfbe:	9903      	ldr	r1, [sp, #12]
 800bfc0:	1a5b      	subs	r3, r3, r1
 800bfc2:	42ab      	cmp	r3, r5
 800bfc4:	dcf2      	bgt.n	800bfac <_printf_i+0x218>
 800bfc6:	e7eb      	b.n	800bfa0 <_printf_i+0x20c>
 800bfc8:	2500      	movs	r5, #0
 800bfca:	f104 0619 	add.w	r6, r4, #25
 800bfce:	e7f5      	b.n	800bfbc <_printf_i+0x228>
 800bfd0:	0800d59f 	.word	0x0800d59f
 800bfd4:	0800d5b0 	.word	0x0800d5b0

0800bfd8 <__malloc_lock>:
 800bfd8:	4801      	ldr	r0, [pc, #4]	; (800bfe0 <__malloc_lock+0x8>)
 800bfda:	f7ff bc6f 	b.w	800b8bc <__retarget_lock_acquire_recursive>
 800bfde:	bf00      	nop
 800bfe0:	20001678 	.word	0x20001678

0800bfe4 <__malloc_unlock>:
 800bfe4:	4801      	ldr	r0, [pc, #4]	; (800bfec <__malloc_unlock+0x8>)
 800bfe6:	f7ff bc6a 	b.w	800b8be <__retarget_lock_release_recursive>
 800bfea:	bf00      	nop
 800bfec:	20001678 	.word	0x20001678

0800bff0 <_realloc_r>:
 800bff0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bff4:	4680      	mov	r8, r0
 800bff6:	4614      	mov	r4, r2
 800bff8:	460e      	mov	r6, r1
 800bffa:	b921      	cbnz	r1, 800c006 <_realloc_r+0x16>
 800bffc:	4611      	mov	r1, r2
 800bffe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c002:	f7ff bdd5 	b.w	800bbb0 <_malloc_r>
 800c006:	b92a      	cbnz	r2, 800c014 <_realloc_r+0x24>
 800c008:	f000 f868 	bl	800c0dc <_free_r>
 800c00c:	4625      	mov	r5, r4
 800c00e:	4628      	mov	r0, r5
 800c010:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c014:	f000 f8aa 	bl	800c16c <_malloc_usable_size_r>
 800c018:	4284      	cmp	r4, r0
 800c01a:	4607      	mov	r7, r0
 800c01c:	d802      	bhi.n	800c024 <_realloc_r+0x34>
 800c01e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800c022:	d812      	bhi.n	800c04a <_realloc_r+0x5a>
 800c024:	4621      	mov	r1, r4
 800c026:	4640      	mov	r0, r8
 800c028:	f7ff fdc2 	bl	800bbb0 <_malloc_r>
 800c02c:	4605      	mov	r5, r0
 800c02e:	2800      	cmp	r0, #0
 800c030:	d0ed      	beq.n	800c00e <_realloc_r+0x1e>
 800c032:	42bc      	cmp	r4, r7
 800c034:	4622      	mov	r2, r4
 800c036:	4631      	mov	r1, r6
 800c038:	bf28      	it	cs
 800c03a:	463a      	movcs	r2, r7
 800c03c:	f000 f840 	bl	800c0c0 <memcpy>
 800c040:	4631      	mov	r1, r6
 800c042:	4640      	mov	r0, r8
 800c044:	f000 f84a 	bl	800c0dc <_free_r>
 800c048:	e7e1      	b.n	800c00e <_realloc_r+0x1e>
 800c04a:	4635      	mov	r5, r6
 800c04c:	e7df      	b.n	800c00e <_realloc_r+0x1e>

0800c04e <memmove>:
 800c04e:	4288      	cmp	r0, r1
 800c050:	b510      	push	{r4, lr}
 800c052:	eb01 0402 	add.w	r4, r1, r2
 800c056:	d902      	bls.n	800c05e <memmove+0x10>
 800c058:	4284      	cmp	r4, r0
 800c05a:	4623      	mov	r3, r4
 800c05c:	d807      	bhi.n	800c06e <memmove+0x20>
 800c05e:	1e43      	subs	r3, r0, #1
 800c060:	42a1      	cmp	r1, r4
 800c062:	d008      	beq.n	800c076 <memmove+0x28>
 800c064:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c068:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c06c:	e7f8      	b.n	800c060 <memmove+0x12>
 800c06e:	4601      	mov	r1, r0
 800c070:	4402      	add	r2, r0
 800c072:	428a      	cmp	r2, r1
 800c074:	d100      	bne.n	800c078 <memmove+0x2a>
 800c076:	bd10      	pop	{r4, pc}
 800c078:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c07c:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c080:	e7f7      	b.n	800c072 <memmove+0x24>
	...

0800c084 <_sbrk_r>:
 800c084:	b538      	push	{r3, r4, r5, lr}
 800c086:	2300      	movs	r3, #0
 800c088:	4d05      	ldr	r5, [pc, #20]	; (800c0a0 <_sbrk_r+0x1c>)
 800c08a:	4604      	mov	r4, r0
 800c08c:	4608      	mov	r0, r1
 800c08e:	602b      	str	r3, [r5, #0]
 800c090:	f7f6 f95e 	bl	8002350 <_sbrk>
 800c094:	1c43      	adds	r3, r0, #1
 800c096:	d102      	bne.n	800c09e <_sbrk_r+0x1a>
 800c098:	682b      	ldr	r3, [r5, #0]
 800c09a:	b103      	cbz	r3, 800c09e <_sbrk_r+0x1a>
 800c09c:	6023      	str	r3, [r4, #0]
 800c09e:	bd38      	pop	{r3, r4, r5, pc}
 800c0a0:	20001684 	.word	0x20001684

0800c0a4 <memchr>:
 800c0a4:	4603      	mov	r3, r0
 800c0a6:	b510      	push	{r4, lr}
 800c0a8:	b2c9      	uxtb	r1, r1
 800c0aa:	4402      	add	r2, r0
 800c0ac:	4293      	cmp	r3, r2
 800c0ae:	4618      	mov	r0, r3
 800c0b0:	d101      	bne.n	800c0b6 <memchr+0x12>
 800c0b2:	2000      	movs	r0, #0
 800c0b4:	e003      	b.n	800c0be <memchr+0x1a>
 800c0b6:	7804      	ldrb	r4, [r0, #0]
 800c0b8:	3301      	adds	r3, #1
 800c0ba:	428c      	cmp	r4, r1
 800c0bc:	d1f6      	bne.n	800c0ac <memchr+0x8>
 800c0be:	bd10      	pop	{r4, pc}

0800c0c0 <memcpy>:
 800c0c0:	440a      	add	r2, r1
 800c0c2:	4291      	cmp	r1, r2
 800c0c4:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800c0c8:	d100      	bne.n	800c0cc <memcpy+0xc>
 800c0ca:	4770      	bx	lr
 800c0cc:	b510      	push	{r4, lr}
 800c0ce:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c0d2:	4291      	cmp	r1, r2
 800c0d4:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c0d8:	d1f9      	bne.n	800c0ce <memcpy+0xe>
 800c0da:	bd10      	pop	{r4, pc}

0800c0dc <_free_r>:
 800c0dc:	b538      	push	{r3, r4, r5, lr}
 800c0de:	4605      	mov	r5, r0
 800c0e0:	2900      	cmp	r1, #0
 800c0e2:	d040      	beq.n	800c166 <_free_r+0x8a>
 800c0e4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c0e8:	1f0c      	subs	r4, r1, #4
 800c0ea:	2b00      	cmp	r3, #0
 800c0ec:	bfb8      	it	lt
 800c0ee:	18e4      	addlt	r4, r4, r3
 800c0f0:	f7ff ff72 	bl	800bfd8 <__malloc_lock>
 800c0f4:	4a1c      	ldr	r2, [pc, #112]	; (800c168 <_free_r+0x8c>)
 800c0f6:	6813      	ldr	r3, [r2, #0]
 800c0f8:	b933      	cbnz	r3, 800c108 <_free_r+0x2c>
 800c0fa:	6063      	str	r3, [r4, #4]
 800c0fc:	6014      	str	r4, [r2, #0]
 800c0fe:	4628      	mov	r0, r5
 800c100:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c104:	f7ff bf6e 	b.w	800bfe4 <__malloc_unlock>
 800c108:	42a3      	cmp	r3, r4
 800c10a:	d908      	bls.n	800c11e <_free_r+0x42>
 800c10c:	6820      	ldr	r0, [r4, #0]
 800c10e:	1821      	adds	r1, r4, r0
 800c110:	428b      	cmp	r3, r1
 800c112:	bf01      	itttt	eq
 800c114:	6819      	ldreq	r1, [r3, #0]
 800c116:	685b      	ldreq	r3, [r3, #4]
 800c118:	1809      	addeq	r1, r1, r0
 800c11a:	6021      	streq	r1, [r4, #0]
 800c11c:	e7ed      	b.n	800c0fa <_free_r+0x1e>
 800c11e:	461a      	mov	r2, r3
 800c120:	685b      	ldr	r3, [r3, #4]
 800c122:	b10b      	cbz	r3, 800c128 <_free_r+0x4c>
 800c124:	42a3      	cmp	r3, r4
 800c126:	d9fa      	bls.n	800c11e <_free_r+0x42>
 800c128:	6811      	ldr	r1, [r2, #0]
 800c12a:	1850      	adds	r0, r2, r1
 800c12c:	42a0      	cmp	r0, r4
 800c12e:	d10b      	bne.n	800c148 <_free_r+0x6c>
 800c130:	6820      	ldr	r0, [r4, #0]
 800c132:	4401      	add	r1, r0
 800c134:	1850      	adds	r0, r2, r1
 800c136:	4283      	cmp	r3, r0
 800c138:	6011      	str	r1, [r2, #0]
 800c13a:	d1e0      	bne.n	800c0fe <_free_r+0x22>
 800c13c:	6818      	ldr	r0, [r3, #0]
 800c13e:	685b      	ldr	r3, [r3, #4]
 800c140:	4408      	add	r0, r1
 800c142:	6010      	str	r0, [r2, #0]
 800c144:	6053      	str	r3, [r2, #4]
 800c146:	e7da      	b.n	800c0fe <_free_r+0x22>
 800c148:	d902      	bls.n	800c150 <_free_r+0x74>
 800c14a:	230c      	movs	r3, #12
 800c14c:	602b      	str	r3, [r5, #0]
 800c14e:	e7d6      	b.n	800c0fe <_free_r+0x22>
 800c150:	6820      	ldr	r0, [r4, #0]
 800c152:	1821      	adds	r1, r4, r0
 800c154:	428b      	cmp	r3, r1
 800c156:	bf01      	itttt	eq
 800c158:	6819      	ldreq	r1, [r3, #0]
 800c15a:	685b      	ldreq	r3, [r3, #4]
 800c15c:	1809      	addeq	r1, r1, r0
 800c15e:	6021      	streq	r1, [r4, #0]
 800c160:	6063      	str	r3, [r4, #4]
 800c162:	6054      	str	r4, [r2, #4]
 800c164:	e7cb      	b.n	800c0fe <_free_r+0x22>
 800c166:	bd38      	pop	{r3, r4, r5, pc}
 800c168:	2000167c 	.word	0x2000167c

0800c16c <_malloc_usable_size_r>:
 800c16c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c170:	1f18      	subs	r0, r3, #4
 800c172:	2b00      	cmp	r3, #0
 800c174:	bfbc      	itt	lt
 800c176:	580b      	ldrlt	r3, [r1, r0]
 800c178:	18c0      	addlt	r0, r0, r3
 800c17a:	4770      	bx	lr

0800c17c <roundf>:
 800c17c:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 800c180:	3b7f      	subs	r3, #127	; 0x7f
 800c182:	2b16      	cmp	r3, #22
 800c184:	4601      	mov	r1, r0
 800c186:	b510      	push	{r4, lr}
 800c188:	dc14      	bgt.n	800c1b4 <roundf+0x38>
 800c18a:	2b00      	cmp	r3, #0
 800c18c:	da07      	bge.n	800c19e <roundf+0x22>
 800c18e:	3301      	adds	r3, #1
 800c190:	f000 4100 	and.w	r1, r0, #2147483648	; 0x80000000
 800c194:	d101      	bne.n	800c19a <roundf+0x1e>
 800c196:	f041 517e 	orr.w	r1, r1, #1065353216	; 0x3f800000
 800c19a:	4608      	mov	r0, r1
 800c19c:	bd10      	pop	{r4, pc}
 800c19e:	4a08      	ldr	r2, [pc, #32]	; (800c1c0 <roundf+0x44>)
 800c1a0:	411a      	asrs	r2, r3
 800c1a2:	4210      	tst	r0, r2
 800c1a4:	d0f9      	beq.n	800c19a <roundf+0x1e>
 800c1a6:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800c1aa:	4119      	asrs	r1, r3
 800c1ac:	4401      	add	r1, r0
 800c1ae:	ea21 0102 	bic.w	r1, r1, r2
 800c1b2:	e7f2      	b.n	800c19a <roundf+0x1e>
 800c1b4:	2b80      	cmp	r3, #128	; 0x80
 800c1b6:	d1f0      	bne.n	800c19a <roundf+0x1e>
 800c1b8:	f7f4 fcbc 	bl	8000b34 <__addsf3>
 800c1bc:	4601      	mov	r1, r0
 800c1be:	e7ec      	b.n	800c19a <roundf+0x1e>
 800c1c0:	007fffff 	.word	0x007fffff

0800c1c4 <fmod>:
 800c1c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c1c8:	4680      	mov	r8, r0
 800c1ca:	4689      	mov	r9, r1
 800c1cc:	4616      	mov	r6, r2
 800c1ce:	461f      	mov	r7, r3
 800c1d0:	f000 f92e 	bl	800c430 <__ieee754_fmod>
 800c1d4:	4632      	mov	r2, r6
 800c1d6:	4604      	mov	r4, r0
 800c1d8:	460d      	mov	r5, r1
 800c1da:	463b      	mov	r3, r7
 800c1dc:	4640      	mov	r0, r8
 800c1de:	4649      	mov	r1, r9
 800c1e0:	f7f4 fc14 	bl	8000a0c <__aeabi_dcmpun>
 800c1e4:	b990      	cbnz	r0, 800c20c <fmod+0x48>
 800c1e6:	2200      	movs	r2, #0
 800c1e8:	2300      	movs	r3, #0
 800c1ea:	4630      	mov	r0, r6
 800c1ec:	4639      	mov	r1, r7
 800c1ee:	f7f4 fbdb 	bl	80009a8 <__aeabi_dcmpeq>
 800c1f2:	b158      	cbz	r0, 800c20c <fmod+0x48>
 800c1f4:	f7ff fb38 	bl	800b868 <__errno>
 800c1f8:	2321      	movs	r3, #33	; 0x21
 800c1fa:	2200      	movs	r2, #0
 800c1fc:	6003      	str	r3, [r0, #0]
 800c1fe:	2300      	movs	r3, #0
 800c200:	4610      	mov	r0, r2
 800c202:	4619      	mov	r1, r3
 800c204:	f7f4 fa92 	bl	800072c <__aeabi_ddiv>
 800c208:	4604      	mov	r4, r0
 800c20a:	460d      	mov	r5, r1
 800c20c:	4620      	mov	r0, r4
 800c20e:	4629      	mov	r1, r5
 800c210:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

0800c214 <cos>:
 800c214:	b530      	push	{r4, r5, lr}
 800c216:	4a20      	ldr	r2, [pc, #128]	; (800c298 <cos+0x84>)
 800c218:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800c21c:	4293      	cmp	r3, r2
 800c21e:	b087      	sub	sp, #28
 800c220:	dc06      	bgt.n	800c230 <cos+0x1c>
 800c222:	2200      	movs	r2, #0
 800c224:	2300      	movs	r3, #0
 800c226:	b007      	add	sp, #28
 800c228:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800c22c:	f000 bf48 	b.w	800d0c0 <__kernel_cos>
 800c230:	4a1a      	ldr	r2, [pc, #104]	; (800c29c <cos+0x88>)
 800c232:	4293      	cmp	r3, r2
 800c234:	dd05      	ble.n	800c242 <cos+0x2e>
 800c236:	4602      	mov	r2, r0
 800c238:	460b      	mov	r3, r1
 800c23a:	f7f3 ff95 	bl	8000168 <__aeabi_dsub>
 800c23e:	b007      	add	sp, #28
 800c240:	bd30      	pop	{r4, r5, pc}
 800c242:	aa02      	add	r2, sp, #8
 800c244:	f000 fa08 	bl	800c658 <__ieee754_rem_pio2>
 800c248:	f000 0003 	and.w	r0, r0, #3
 800c24c:	2801      	cmp	r0, #1
 800c24e:	d009      	beq.n	800c264 <cos+0x50>
 800c250:	2802      	cmp	r0, #2
 800c252:	d011      	beq.n	800c278 <cos+0x64>
 800c254:	b9b8      	cbnz	r0, 800c286 <cos+0x72>
 800c256:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c25a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c25e:	f000 ff2f 	bl	800d0c0 <__kernel_cos>
 800c262:	e7ec      	b.n	800c23e <cos+0x2a>
 800c264:	9000      	str	r0, [sp, #0]
 800c266:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c26a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c26e:	f000 ffe7 	bl	800d240 <__kernel_sin>
 800c272:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 800c276:	e7e2      	b.n	800c23e <cos+0x2a>
 800c278:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c27c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c280:	f000 ff1e 	bl	800d0c0 <__kernel_cos>
 800c284:	e7f5      	b.n	800c272 <cos+0x5e>
 800c286:	2301      	movs	r3, #1
 800c288:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c28c:	9300      	str	r3, [sp, #0]
 800c28e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c292:	f000 ffd5 	bl	800d240 <__kernel_sin>
 800c296:	e7d2      	b.n	800c23e <cos+0x2a>
 800c298:	3fe921fb 	.word	0x3fe921fb
 800c29c:	7fefffff 	.word	0x7fefffff

0800c2a0 <sin>:
 800c2a0:	b530      	push	{r4, r5, lr}
 800c2a2:	4a20      	ldr	r2, [pc, #128]	; (800c324 <sin+0x84>)
 800c2a4:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800c2a8:	4293      	cmp	r3, r2
 800c2aa:	b087      	sub	sp, #28
 800c2ac:	dc06      	bgt.n	800c2bc <sin+0x1c>
 800c2ae:	2300      	movs	r3, #0
 800c2b0:	2200      	movs	r2, #0
 800c2b2:	9300      	str	r3, [sp, #0]
 800c2b4:	2300      	movs	r3, #0
 800c2b6:	f000 ffc3 	bl	800d240 <__kernel_sin>
 800c2ba:	e006      	b.n	800c2ca <sin+0x2a>
 800c2bc:	4a1a      	ldr	r2, [pc, #104]	; (800c328 <sin+0x88>)
 800c2be:	4293      	cmp	r3, r2
 800c2c0:	dd05      	ble.n	800c2ce <sin+0x2e>
 800c2c2:	4602      	mov	r2, r0
 800c2c4:	460b      	mov	r3, r1
 800c2c6:	f7f3 ff4f 	bl	8000168 <__aeabi_dsub>
 800c2ca:	b007      	add	sp, #28
 800c2cc:	bd30      	pop	{r4, r5, pc}
 800c2ce:	aa02      	add	r2, sp, #8
 800c2d0:	f000 f9c2 	bl	800c658 <__ieee754_rem_pio2>
 800c2d4:	f000 0003 	and.w	r0, r0, #3
 800c2d8:	2801      	cmp	r0, #1
 800c2da:	d009      	beq.n	800c2f0 <sin+0x50>
 800c2dc:	2802      	cmp	r0, #2
 800c2de:	d00e      	beq.n	800c2fe <sin+0x5e>
 800c2e0:	b9c0      	cbnz	r0, 800c314 <sin+0x74>
 800c2e2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c2e6:	2301      	movs	r3, #1
 800c2e8:	9300      	str	r3, [sp, #0]
 800c2ea:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c2ee:	e7e2      	b.n	800c2b6 <sin+0x16>
 800c2f0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c2f4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c2f8:	f000 fee2 	bl	800d0c0 <__kernel_cos>
 800c2fc:	e7e5      	b.n	800c2ca <sin+0x2a>
 800c2fe:	2301      	movs	r3, #1
 800c300:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c304:	9300      	str	r3, [sp, #0]
 800c306:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c30a:	f000 ff99 	bl	800d240 <__kernel_sin>
 800c30e:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 800c312:	e7da      	b.n	800c2ca <sin+0x2a>
 800c314:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c318:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c31c:	f000 fed0 	bl	800d0c0 <__kernel_cos>
 800c320:	e7f5      	b.n	800c30e <sin+0x6e>
 800c322:	bf00      	nop
 800c324:	3fe921fb 	.word	0x3fe921fb
 800c328:	7fefffff 	.word	0x7fefffff
 800c32c:	00000000 	.word	0x00000000

0800c330 <floor>:
 800c330:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800c334:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c338:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 800c33c:	2e13      	cmp	r6, #19
 800c33e:	460b      	mov	r3, r1
 800c340:	4607      	mov	r7, r0
 800c342:	460c      	mov	r4, r1
 800c344:	4605      	mov	r5, r0
 800c346:	dc32      	bgt.n	800c3ae <floor+0x7e>
 800c348:	2e00      	cmp	r6, #0
 800c34a:	da14      	bge.n	800c376 <floor+0x46>
 800c34c:	a334      	add	r3, pc, #208	; (adr r3, 800c420 <floor+0xf0>)
 800c34e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c352:	f7f3 ff0b 	bl	800016c <__adddf3>
 800c356:	2200      	movs	r2, #0
 800c358:	2300      	movs	r3, #0
 800c35a:	f7f4 fb4d 	bl	80009f8 <__aeabi_dcmpgt>
 800c35e:	b138      	cbz	r0, 800c370 <floor+0x40>
 800c360:	2c00      	cmp	r4, #0
 800c362:	da56      	bge.n	800c412 <floor+0xe2>
 800c364:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
 800c368:	4325      	orrs	r5, r4
 800c36a:	d055      	beq.n	800c418 <floor+0xe8>
 800c36c:	2500      	movs	r5, #0
 800c36e:	4c2e      	ldr	r4, [pc, #184]	; (800c428 <floor+0xf8>)
 800c370:	4623      	mov	r3, r4
 800c372:	462f      	mov	r7, r5
 800c374:	e025      	b.n	800c3c2 <floor+0x92>
 800c376:	4a2d      	ldr	r2, [pc, #180]	; (800c42c <floor+0xfc>)
 800c378:	fa42 f806 	asr.w	r8, r2, r6
 800c37c:	ea01 0208 	and.w	r2, r1, r8
 800c380:	4302      	orrs	r2, r0
 800c382:	d01e      	beq.n	800c3c2 <floor+0x92>
 800c384:	a326      	add	r3, pc, #152	; (adr r3, 800c420 <floor+0xf0>)
 800c386:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c38a:	f7f3 feef 	bl	800016c <__adddf3>
 800c38e:	2200      	movs	r2, #0
 800c390:	2300      	movs	r3, #0
 800c392:	f7f4 fb31 	bl	80009f8 <__aeabi_dcmpgt>
 800c396:	2800      	cmp	r0, #0
 800c398:	d0ea      	beq.n	800c370 <floor+0x40>
 800c39a:	2c00      	cmp	r4, #0
 800c39c:	bfbe      	ittt	lt
 800c39e:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800c3a2:	4133      	asrlt	r3, r6
 800c3a4:	18e4      	addlt	r4, r4, r3
 800c3a6:	2500      	movs	r5, #0
 800c3a8:	ea24 0408 	bic.w	r4, r4, r8
 800c3ac:	e7e0      	b.n	800c370 <floor+0x40>
 800c3ae:	2e33      	cmp	r6, #51	; 0x33
 800c3b0:	dd0b      	ble.n	800c3ca <floor+0x9a>
 800c3b2:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800c3b6:	d104      	bne.n	800c3c2 <floor+0x92>
 800c3b8:	4602      	mov	r2, r0
 800c3ba:	f7f3 fed7 	bl	800016c <__adddf3>
 800c3be:	4607      	mov	r7, r0
 800c3c0:	460b      	mov	r3, r1
 800c3c2:	4638      	mov	r0, r7
 800c3c4:	4619      	mov	r1, r3
 800c3c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c3ca:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 800c3ce:	f2a2 4213 	subw	r2, r2, #1043	; 0x413
 800c3d2:	fa28 f802 	lsr.w	r8, r8, r2
 800c3d6:	ea10 0f08 	tst.w	r0, r8
 800c3da:	d0f2      	beq.n	800c3c2 <floor+0x92>
 800c3dc:	a310      	add	r3, pc, #64	; (adr r3, 800c420 <floor+0xf0>)
 800c3de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c3e2:	f7f3 fec3 	bl	800016c <__adddf3>
 800c3e6:	2200      	movs	r2, #0
 800c3e8:	2300      	movs	r3, #0
 800c3ea:	f7f4 fb05 	bl	80009f8 <__aeabi_dcmpgt>
 800c3ee:	2800      	cmp	r0, #0
 800c3f0:	d0be      	beq.n	800c370 <floor+0x40>
 800c3f2:	2c00      	cmp	r4, #0
 800c3f4:	da0a      	bge.n	800c40c <floor+0xdc>
 800c3f6:	2e14      	cmp	r6, #20
 800c3f8:	d101      	bne.n	800c3fe <floor+0xce>
 800c3fa:	3401      	adds	r4, #1
 800c3fc:	e006      	b.n	800c40c <floor+0xdc>
 800c3fe:	2301      	movs	r3, #1
 800c400:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800c404:	40b3      	lsls	r3, r6
 800c406:	441d      	add	r5, r3
 800c408:	42af      	cmp	r7, r5
 800c40a:	d8f6      	bhi.n	800c3fa <floor+0xca>
 800c40c:	ea25 0508 	bic.w	r5, r5, r8
 800c410:	e7ae      	b.n	800c370 <floor+0x40>
 800c412:	2500      	movs	r5, #0
 800c414:	462c      	mov	r4, r5
 800c416:	e7ab      	b.n	800c370 <floor+0x40>
 800c418:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 800c41c:	e7a8      	b.n	800c370 <floor+0x40>
 800c41e:	bf00      	nop
 800c420:	8800759c 	.word	0x8800759c
 800c424:	7e37e43c 	.word	0x7e37e43c
 800c428:	bff00000 	.word	0xbff00000
 800c42c:	000fffff 	.word	0x000fffff

0800c430 <__ieee754_fmod>:
 800c430:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c434:	f023 4700 	bic.w	r7, r3, #2147483648	; 0x80000000
 800c438:	4684      	mov	ip, r0
 800c43a:	461d      	mov	r5, r3
 800c43c:	4608      	mov	r0, r1
 800c43e:	4619      	mov	r1, r3
 800c440:	ea57 0302 	orrs.w	r3, r7, r2
 800c444:	4614      	mov	r4, r2
 800c446:	4616      	mov	r6, r2
 800c448:	4696      	mov	lr, r2
 800c44a:	d00c      	beq.n	800c466 <__ieee754_fmod+0x36>
 800c44c:	4b7b      	ldr	r3, [pc, #492]	; (800c63c <__ieee754_fmod+0x20c>)
 800c44e:	f020 4900 	bic.w	r9, r0, #2147483648	; 0x80000000
 800c452:	4599      	cmp	r9, r3
 800c454:	4682      	mov	sl, r0
 800c456:	dc06      	bgt.n	800c466 <__ieee754_fmod+0x36>
 800c458:	4253      	negs	r3, r2
 800c45a:	4313      	orrs	r3, r2
 800c45c:	4a78      	ldr	r2, [pc, #480]	; (800c640 <__ieee754_fmod+0x210>)
 800c45e:	ea47 73d3 	orr.w	r3, r7, r3, lsr #31
 800c462:	4293      	cmp	r3, r2
 800c464:	d90d      	bls.n	800c482 <__ieee754_fmod+0x52>
 800c466:	4605      	mov	r5, r0
 800c468:	460b      	mov	r3, r1
 800c46a:	4622      	mov	r2, r4
 800c46c:	4660      	mov	r0, ip
 800c46e:	4629      	mov	r1, r5
 800c470:	f7f4 f832 	bl	80004d8 <__aeabi_dmul>
 800c474:	4602      	mov	r2, r0
 800c476:	460b      	mov	r3, r1
 800c478:	f7f4 f958 	bl	800072c <__aeabi_ddiv>
 800c47c:	4684      	mov	ip, r0
 800c47e:	4608      	mov	r0, r1
 800c480:	e00e      	b.n	800c4a0 <__ieee754_fmod+0x70>
 800c482:	45b9      	cmp	r9, r7
 800c484:	46e0      	mov	r8, ip
 800c486:	4661      	mov	r1, ip
 800c488:	f000 4400 	and.w	r4, r0, #2147483648	; 0x80000000
 800c48c:	dc0d      	bgt.n	800c4aa <__ieee754_fmod+0x7a>
 800c48e:	db07      	blt.n	800c4a0 <__ieee754_fmod+0x70>
 800c490:	45b4      	cmp	ip, r6
 800c492:	d305      	bcc.n	800c4a0 <__ieee754_fmod+0x70>
 800c494:	d109      	bne.n	800c4aa <__ieee754_fmod+0x7a>
 800c496:	4b6b      	ldr	r3, [pc, #428]	; (800c644 <__ieee754_fmod+0x214>)
 800c498:	eb03 7314 	add.w	r3, r3, r4, lsr #28
 800c49c:	e9d3 c000 	ldrd	ip, r0, [r3]
 800c4a0:	4603      	mov	r3, r0
 800c4a2:	4660      	mov	r0, ip
 800c4a4:	4619      	mov	r1, r3
 800c4a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c4aa:	4a65      	ldr	r2, [pc, #404]	; (800c640 <__ieee754_fmod+0x210>)
 800c4ac:	ea1a 0f02 	tst.w	sl, r2
 800c4b0:	d149      	bne.n	800c546 <__ieee754_fmod+0x116>
 800c4b2:	f1b9 0f00 	cmp.w	r9, #0
 800c4b6:	d13e      	bne.n	800c536 <__ieee754_fmod+0x106>
 800c4b8:	4643      	mov	r3, r8
 800c4ba:	4863      	ldr	r0, [pc, #396]	; (800c648 <__ieee754_fmod+0x218>)
 800c4bc:	2b00      	cmp	r3, #0
 800c4be:	dc37      	bgt.n	800c530 <__ieee754_fmod+0x100>
 800c4c0:	4215      	tst	r5, r2
 800c4c2:	d14f      	bne.n	800c564 <__ieee754_fmod+0x134>
 800c4c4:	2f00      	cmp	r7, #0
 800c4c6:	d146      	bne.n	800c556 <__ieee754_fmod+0x126>
 800c4c8:	4633      	mov	r3, r6
 800c4ca:	4a5f      	ldr	r2, [pc, #380]	; (800c648 <__ieee754_fmod+0x218>)
 800c4cc:	2b00      	cmp	r3, #0
 800c4ce:	dc3f      	bgt.n	800c550 <__ieee754_fmod+0x120>
 800c4d0:	4b5e      	ldr	r3, [pc, #376]	; (800c64c <__ieee754_fmod+0x21c>)
 800c4d2:	4298      	cmp	r0, r3
 800c4d4:	db4a      	blt.n	800c56c <__ieee754_fmod+0x13c>
 800c4d6:	f3ca 0313 	ubfx	r3, sl, #0, #20
 800c4da:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800c4de:	f8df c16c 	ldr.w	ip, [pc, #364]	; 800c64c <__ieee754_fmod+0x21c>
 800c4e2:	4562      	cmp	r2, ip
 800c4e4:	db57      	blt.n	800c596 <__ieee754_fmod+0x166>
 800c4e6:	f3c5 0513 	ubfx	r5, r5, #0, #20
 800c4ea:	f445 1580 	orr.w	r5, r5, #1048576	; 0x100000
 800c4ee:	1a80      	subs	r0, r0, r2
 800c4f0:	1b5e      	subs	r6, r3, r5
 800c4f2:	eba1 070e 	sub.w	r7, r1, lr
 800c4f6:	2800      	cmp	r0, #0
 800c4f8:	d163      	bne.n	800c5c2 <__ieee754_fmod+0x192>
 800c4fa:	4571      	cmp	r1, lr
 800c4fc:	bf38      	it	cc
 800c4fe:	f106 36ff 	addcc.w	r6, r6, #4294967295	; 0xffffffff
 800c502:	2e00      	cmp	r6, #0
 800c504:	bfa4      	itt	ge
 800c506:	4639      	movge	r1, r7
 800c508:	4633      	movge	r3, r6
 800c50a:	ea53 0001 	orrs.w	r0, r3, r1
 800c50e:	d0c2      	beq.n	800c496 <__ieee754_fmod+0x66>
 800c510:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800c514:	db6a      	blt.n	800c5ec <__ieee754_fmod+0x1bc>
 800c516:	484d      	ldr	r0, [pc, #308]	; (800c64c <__ieee754_fmod+0x21c>)
 800c518:	4282      	cmp	r2, r0
 800c51a:	db6d      	blt.n	800c5f8 <__ieee754_fmod+0x1c8>
 800c51c:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800c520:	4323      	orrs	r3, r4
 800c522:	f202 32ff 	addw	r2, r2, #1023	; 0x3ff
 800c526:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800c52a:	468c      	mov	ip, r1
 800c52c:	4628      	mov	r0, r5
 800c52e:	e7b7      	b.n	800c4a0 <__ieee754_fmod+0x70>
 800c530:	3801      	subs	r0, #1
 800c532:	005b      	lsls	r3, r3, #1
 800c534:	e7c2      	b.n	800c4bc <__ieee754_fmod+0x8c>
 800c536:	4845      	ldr	r0, [pc, #276]	; (800c64c <__ieee754_fmod+0x21c>)
 800c538:	ea4f 23c9 	mov.w	r3, r9, lsl #11
 800c53c:	2b00      	cmp	r3, #0
 800c53e:	ddbf      	ble.n	800c4c0 <__ieee754_fmod+0x90>
 800c540:	3801      	subs	r0, #1
 800c542:	005b      	lsls	r3, r3, #1
 800c544:	e7fa      	b.n	800c53c <__ieee754_fmod+0x10c>
 800c546:	ea4f 5029 	mov.w	r0, r9, asr #20
 800c54a:	f2a0 30ff 	subw	r0, r0, #1023	; 0x3ff
 800c54e:	e7b7      	b.n	800c4c0 <__ieee754_fmod+0x90>
 800c550:	3a01      	subs	r2, #1
 800c552:	005b      	lsls	r3, r3, #1
 800c554:	e7ba      	b.n	800c4cc <__ieee754_fmod+0x9c>
 800c556:	4a3d      	ldr	r2, [pc, #244]	; (800c64c <__ieee754_fmod+0x21c>)
 800c558:	02fb      	lsls	r3, r7, #11
 800c55a:	2b00      	cmp	r3, #0
 800c55c:	ddb8      	ble.n	800c4d0 <__ieee754_fmod+0xa0>
 800c55e:	3a01      	subs	r2, #1
 800c560:	005b      	lsls	r3, r3, #1
 800c562:	e7fa      	b.n	800c55a <__ieee754_fmod+0x12a>
 800c564:	153a      	asrs	r2, r7, #20
 800c566:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800c56a:	e7b1      	b.n	800c4d0 <__ieee754_fmod+0xa0>
 800c56c:	eba3 0c00 	sub.w	ip, r3, r0
 800c570:	f1bc 0f1f 	cmp.w	ip, #31
 800c574:	dc09      	bgt.n	800c58a <__ieee754_fmod+0x15a>
 800c576:	f200 431e 	addw	r3, r0, #1054	; 0x41e
 800c57a:	fa09 f10c 	lsl.w	r1, r9, ip
 800c57e:	fa28 f303 	lsr.w	r3, r8, r3
 800c582:	430b      	orrs	r3, r1
 800c584:	fa08 f10c 	lsl.w	r1, r8, ip
 800c588:	e7a9      	b.n	800c4de <__ieee754_fmod+0xae>
 800c58a:	4b31      	ldr	r3, [pc, #196]	; (800c650 <__ieee754_fmod+0x220>)
 800c58c:	2100      	movs	r1, #0
 800c58e:	1a1b      	subs	r3, r3, r0
 800c590:	fa08 f303 	lsl.w	r3, r8, r3
 800c594:	e7a3      	b.n	800c4de <__ieee754_fmod+0xae>
 800c596:	ebac 0c02 	sub.w	ip, ip, r2
 800c59a:	f1bc 0f1f 	cmp.w	ip, #31
 800c59e:	dc09      	bgt.n	800c5b4 <__ieee754_fmod+0x184>
 800c5a0:	f202 451e 	addw	r5, r2, #1054	; 0x41e
 800c5a4:	fa07 f70c 	lsl.w	r7, r7, ip
 800c5a8:	fa26 f505 	lsr.w	r5, r6, r5
 800c5ac:	433d      	orrs	r5, r7
 800c5ae:	fa06 fe0c 	lsl.w	lr, r6, ip
 800c5b2:	e79c      	b.n	800c4ee <__ieee754_fmod+0xbe>
 800c5b4:	4d26      	ldr	r5, [pc, #152]	; (800c650 <__ieee754_fmod+0x220>)
 800c5b6:	f04f 0e00 	mov.w	lr, #0
 800c5ba:	1aad      	subs	r5, r5, r2
 800c5bc:	fa06 f505 	lsl.w	r5, r6, r5
 800c5c0:	e795      	b.n	800c4ee <__ieee754_fmod+0xbe>
 800c5c2:	4571      	cmp	r1, lr
 800c5c4:	bf38      	it	cc
 800c5c6:	f106 36ff 	addcc.w	r6, r6, #4294967295	; 0xffffffff
 800c5ca:	2e00      	cmp	r6, #0
 800c5cc:	da05      	bge.n	800c5da <__ieee754_fmod+0x1aa>
 800c5ce:	0fce      	lsrs	r6, r1, #31
 800c5d0:	eb06 0343 	add.w	r3, r6, r3, lsl #1
 800c5d4:	0049      	lsls	r1, r1, #1
 800c5d6:	3801      	subs	r0, #1
 800c5d8:	e78a      	b.n	800c4f0 <__ieee754_fmod+0xc0>
 800c5da:	ea56 0307 	orrs.w	r3, r6, r7
 800c5de:	f43f af5a 	beq.w	800c496 <__ieee754_fmod+0x66>
 800c5e2:	0ffb      	lsrs	r3, r7, #31
 800c5e4:	eb03 0346 	add.w	r3, r3, r6, lsl #1
 800c5e8:	0079      	lsls	r1, r7, #1
 800c5ea:	e7f4      	b.n	800c5d6 <__ieee754_fmod+0x1a6>
 800c5ec:	0fc8      	lsrs	r0, r1, #31
 800c5ee:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 800c5f2:	0049      	lsls	r1, r1, #1
 800c5f4:	3a01      	subs	r2, #1
 800c5f6:	e78b      	b.n	800c510 <__ieee754_fmod+0xe0>
 800c5f8:	1a80      	subs	r0, r0, r2
 800c5fa:	2814      	cmp	r0, #20
 800c5fc:	dc0a      	bgt.n	800c614 <__ieee754_fmod+0x1e4>
 800c5fe:	f202 421e 	addw	r2, r2, #1054	; 0x41e
 800c602:	fa03 f202 	lsl.w	r2, r3, r2
 800c606:	40c1      	lsrs	r1, r0
 800c608:	430a      	orrs	r2, r1
 800c60a:	4103      	asrs	r3, r0
 800c60c:	4610      	mov	r0, r2
 800c60e:	ea43 0104 	orr.w	r1, r3, r4
 800c612:	e733      	b.n	800c47c <__ieee754_fmod+0x4c>
 800c614:	281f      	cmp	r0, #31
 800c616:	dc07      	bgt.n	800c628 <__ieee754_fmod+0x1f8>
 800c618:	f202 421e 	addw	r2, r2, #1054	; 0x41e
 800c61c:	40c1      	lsrs	r1, r0
 800c61e:	fa03 f202 	lsl.w	r2, r3, r2
 800c622:	430a      	orrs	r2, r1
 800c624:	4623      	mov	r3, r4
 800c626:	e7f1      	b.n	800c60c <__ieee754_fmod+0x1dc>
 800c628:	f1c2 427f 	rsb	r2, r2, #4278190080	; 0xff000000
 800c62c:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800c630:	f502 427b 	add.w	r2, r2, #64256	; 0xfb00
 800c634:	32e2      	adds	r2, #226	; 0xe2
 800c636:	fa43 f202 	asr.w	r2, r3, r2
 800c63a:	e7f3      	b.n	800c624 <__ieee754_fmod+0x1f4>
 800c63c:	7fefffff 	.word	0x7fefffff
 800c640:	7ff00000 	.word	0x7ff00000
 800c644:	0800d5c8 	.word	0x0800d5c8
 800c648:	fffffbed 	.word	0xfffffbed
 800c64c:	fffffc02 	.word	0xfffffc02
 800c650:	fffffbe2 	.word	0xfffffbe2
 800c654:	00000000 	.word	0x00000000

0800c658 <__ieee754_rem_pio2>:
 800c658:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c65c:	4614      	mov	r4, r2
 800c65e:	4ac2      	ldr	r2, [pc, #776]	; (800c968 <__ieee754_rem_pio2+0x310>)
 800c660:	f021 4a00 	bic.w	sl, r1, #2147483648	; 0x80000000
 800c664:	b08d      	sub	sp, #52	; 0x34
 800c666:	4592      	cmp	sl, r2
 800c668:	9104      	str	r1, [sp, #16]
 800c66a:	dc07      	bgt.n	800c67c <__ieee754_rem_pio2+0x24>
 800c66c:	2200      	movs	r2, #0
 800c66e:	2300      	movs	r3, #0
 800c670:	e9c4 0100 	strd	r0, r1, [r4]
 800c674:	e9c4 2302 	strd	r2, r3, [r4, #8]
 800c678:	2500      	movs	r5, #0
 800c67a:	e024      	b.n	800c6c6 <__ieee754_rem_pio2+0x6e>
 800c67c:	4abb      	ldr	r2, [pc, #748]	; (800c96c <__ieee754_rem_pio2+0x314>)
 800c67e:	4592      	cmp	sl, r2
 800c680:	dc72      	bgt.n	800c768 <__ieee754_rem_pio2+0x110>
 800c682:	9b04      	ldr	r3, [sp, #16]
 800c684:	4dba      	ldr	r5, [pc, #744]	; (800c970 <__ieee754_rem_pio2+0x318>)
 800c686:	2b00      	cmp	r3, #0
 800c688:	a3a9      	add	r3, pc, #676	; (adr r3, 800c930 <__ieee754_rem_pio2+0x2d8>)
 800c68a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c68e:	dd36      	ble.n	800c6fe <__ieee754_rem_pio2+0xa6>
 800c690:	f7f3 fd6a 	bl	8000168 <__aeabi_dsub>
 800c694:	45aa      	cmp	sl, r5
 800c696:	4606      	mov	r6, r0
 800c698:	460f      	mov	r7, r1
 800c69a:	d018      	beq.n	800c6ce <__ieee754_rem_pio2+0x76>
 800c69c:	a3a6      	add	r3, pc, #664	; (adr r3, 800c938 <__ieee754_rem_pio2+0x2e0>)
 800c69e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6a2:	f7f3 fd61 	bl	8000168 <__aeabi_dsub>
 800c6a6:	4602      	mov	r2, r0
 800c6a8:	460b      	mov	r3, r1
 800c6aa:	4630      	mov	r0, r6
 800c6ac:	e9c4 2300 	strd	r2, r3, [r4]
 800c6b0:	4639      	mov	r1, r7
 800c6b2:	f7f3 fd59 	bl	8000168 <__aeabi_dsub>
 800c6b6:	a3a0      	add	r3, pc, #640	; (adr r3, 800c938 <__ieee754_rem_pio2+0x2e0>)
 800c6b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6bc:	f7f3 fd54 	bl	8000168 <__aeabi_dsub>
 800c6c0:	2501      	movs	r5, #1
 800c6c2:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800c6c6:	4628      	mov	r0, r5
 800c6c8:	b00d      	add	sp, #52	; 0x34
 800c6ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c6ce:	a39c      	add	r3, pc, #624	; (adr r3, 800c940 <__ieee754_rem_pio2+0x2e8>)
 800c6d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6d4:	f7f3 fd48 	bl	8000168 <__aeabi_dsub>
 800c6d8:	a39b      	add	r3, pc, #620	; (adr r3, 800c948 <__ieee754_rem_pio2+0x2f0>)
 800c6da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6de:	4606      	mov	r6, r0
 800c6e0:	460f      	mov	r7, r1
 800c6e2:	f7f3 fd41 	bl	8000168 <__aeabi_dsub>
 800c6e6:	4602      	mov	r2, r0
 800c6e8:	460b      	mov	r3, r1
 800c6ea:	4630      	mov	r0, r6
 800c6ec:	e9c4 2300 	strd	r2, r3, [r4]
 800c6f0:	4639      	mov	r1, r7
 800c6f2:	f7f3 fd39 	bl	8000168 <__aeabi_dsub>
 800c6f6:	a394      	add	r3, pc, #592	; (adr r3, 800c948 <__ieee754_rem_pio2+0x2f0>)
 800c6f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6fc:	e7de      	b.n	800c6bc <__ieee754_rem_pio2+0x64>
 800c6fe:	f7f3 fd35 	bl	800016c <__adddf3>
 800c702:	45aa      	cmp	sl, r5
 800c704:	4606      	mov	r6, r0
 800c706:	460f      	mov	r7, r1
 800c708:	d016      	beq.n	800c738 <__ieee754_rem_pio2+0xe0>
 800c70a:	a38b      	add	r3, pc, #556	; (adr r3, 800c938 <__ieee754_rem_pio2+0x2e0>)
 800c70c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c710:	f7f3 fd2c 	bl	800016c <__adddf3>
 800c714:	4602      	mov	r2, r0
 800c716:	460b      	mov	r3, r1
 800c718:	4630      	mov	r0, r6
 800c71a:	e9c4 2300 	strd	r2, r3, [r4]
 800c71e:	4639      	mov	r1, r7
 800c720:	f7f3 fd22 	bl	8000168 <__aeabi_dsub>
 800c724:	a384      	add	r3, pc, #528	; (adr r3, 800c938 <__ieee754_rem_pio2+0x2e0>)
 800c726:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c72a:	f7f3 fd1f 	bl	800016c <__adddf3>
 800c72e:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 800c732:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800c736:	e7c6      	b.n	800c6c6 <__ieee754_rem_pio2+0x6e>
 800c738:	a381      	add	r3, pc, #516	; (adr r3, 800c940 <__ieee754_rem_pio2+0x2e8>)
 800c73a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c73e:	f7f3 fd15 	bl	800016c <__adddf3>
 800c742:	a381      	add	r3, pc, #516	; (adr r3, 800c948 <__ieee754_rem_pio2+0x2f0>)
 800c744:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c748:	4606      	mov	r6, r0
 800c74a:	460f      	mov	r7, r1
 800c74c:	f7f3 fd0e 	bl	800016c <__adddf3>
 800c750:	4602      	mov	r2, r0
 800c752:	460b      	mov	r3, r1
 800c754:	4630      	mov	r0, r6
 800c756:	e9c4 2300 	strd	r2, r3, [r4]
 800c75a:	4639      	mov	r1, r7
 800c75c:	f7f3 fd04 	bl	8000168 <__aeabi_dsub>
 800c760:	a379      	add	r3, pc, #484	; (adr r3, 800c948 <__ieee754_rem_pio2+0x2f0>)
 800c762:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c766:	e7e0      	b.n	800c72a <__ieee754_rem_pio2+0xd2>
 800c768:	4a82      	ldr	r2, [pc, #520]	; (800c974 <__ieee754_rem_pio2+0x31c>)
 800c76a:	4592      	cmp	sl, r2
 800c76c:	f300 80d4 	bgt.w	800c918 <__ieee754_rem_pio2+0x2c0>
 800c770:	f000 fe1c 	bl	800d3ac <fabs>
 800c774:	a376      	add	r3, pc, #472	; (adr r3, 800c950 <__ieee754_rem_pio2+0x2f8>)
 800c776:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c77a:	4606      	mov	r6, r0
 800c77c:	460f      	mov	r7, r1
 800c77e:	f7f3 feab 	bl	80004d8 <__aeabi_dmul>
 800c782:	2200      	movs	r2, #0
 800c784:	4b7c      	ldr	r3, [pc, #496]	; (800c978 <__ieee754_rem_pio2+0x320>)
 800c786:	f7f3 fcf1 	bl	800016c <__adddf3>
 800c78a:	f7f4 f955 	bl	8000a38 <__aeabi_d2iz>
 800c78e:	4605      	mov	r5, r0
 800c790:	f7f3 fe38 	bl	8000404 <__aeabi_i2d>
 800c794:	4602      	mov	r2, r0
 800c796:	460b      	mov	r3, r1
 800c798:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800c79c:	a364      	add	r3, pc, #400	; (adr r3, 800c930 <__ieee754_rem_pio2+0x2d8>)
 800c79e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7a2:	f7f3 fe99 	bl	80004d8 <__aeabi_dmul>
 800c7a6:	4602      	mov	r2, r0
 800c7a8:	460b      	mov	r3, r1
 800c7aa:	4630      	mov	r0, r6
 800c7ac:	4639      	mov	r1, r7
 800c7ae:	f7f3 fcdb 	bl	8000168 <__aeabi_dsub>
 800c7b2:	a361      	add	r3, pc, #388	; (adr r3, 800c938 <__ieee754_rem_pio2+0x2e0>)
 800c7b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7b8:	4680      	mov	r8, r0
 800c7ba:	4689      	mov	r9, r1
 800c7bc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c7c0:	f7f3 fe8a 	bl	80004d8 <__aeabi_dmul>
 800c7c4:	2d1f      	cmp	r5, #31
 800c7c6:	4606      	mov	r6, r0
 800c7c8:	460f      	mov	r7, r1
 800c7ca:	dc0e      	bgt.n	800c7ea <__ieee754_rem_pio2+0x192>
 800c7cc:	4b6b      	ldr	r3, [pc, #428]	; (800c97c <__ieee754_rem_pio2+0x324>)
 800c7ce:	1e6a      	subs	r2, r5, #1
 800c7d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c7d4:	4553      	cmp	r3, sl
 800c7d6:	d008      	beq.n	800c7ea <__ieee754_rem_pio2+0x192>
 800c7d8:	4632      	mov	r2, r6
 800c7da:	463b      	mov	r3, r7
 800c7dc:	4640      	mov	r0, r8
 800c7de:	4649      	mov	r1, r9
 800c7e0:	f7f3 fcc2 	bl	8000168 <__aeabi_dsub>
 800c7e4:	e9c4 0100 	strd	r0, r1, [r4]
 800c7e8:	e012      	b.n	800c810 <__ieee754_rem_pio2+0x1b8>
 800c7ea:	463b      	mov	r3, r7
 800c7ec:	4632      	mov	r2, r6
 800c7ee:	4640      	mov	r0, r8
 800c7f0:	4649      	mov	r1, r9
 800c7f2:	f7f3 fcb9 	bl	8000168 <__aeabi_dsub>
 800c7f6:	ea4f 532a 	mov.w	r3, sl, asr #20
 800c7fa:	9305      	str	r3, [sp, #20]
 800c7fc:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800c800:	ebc3 531a 	rsb	r3, r3, sl, lsr #20
 800c804:	2b10      	cmp	r3, #16
 800c806:	dc1f      	bgt.n	800c848 <__ieee754_rem_pio2+0x1f0>
 800c808:	4602      	mov	r2, r0
 800c80a:	460b      	mov	r3, r1
 800c80c:	e9c4 2300 	strd	r2, r3, [r4]
 800c810:	e9d4 2a00 	ldrd	r2, sl, [r4]
 800c814:	4640      	mov	r0, r8
 800c816:	4653      	mov	r3, sl
 800c818:	4649      	mov	r1, r9
 800c81a:	f7f3 fca5 	bl	8000168 <__aeabi_dsub>
 800c81e:	4632      	mov	r2, r6
 800c820:	463b      	mov	r3, r7
 800c822:	f7f3 fca1 	bl	8000168 <__aeabi_dsub>
 800c826:	460b      	mov	r3, r1
 800c828:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800c82c:	9904      	ldr	r1, [sp, #16]
 800c82e:	4602      	mov	r2, r0
 800c830:	2900      	cmp	r1, #0
 800c832:	f6bf af48 	bge.w	800c6c6 <__ieee754_rem_pio2+0x6e>
 800c836:	f10a 4100 	add.w	r1, sl, #2147483648	; 0x80000000
 800c83a:	e9c4 1201 	strd	r1, r2, [r4, #4]
 800c83e:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800c842:	60e3      	str	r3, [r4, #12]
 800c844:	426d      	negs	r5, r5
 800c846:	e73e      	b.n	800c6c6 <__ieee754_rem_pio2+0x6e>
 800c848:	a33d      	add	r3, pc, #244	; (adr r3, 800c940 <__ieee754_rem_pio2+0x2e8>)
 800c84a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c84e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c852:	f7f3 fe41 	bl	80004d8 <__aeabi_dmul>
 800c856:	4606      	mov	r6, r0
 800c858:	460f      	mov	r7, r1
 800c85a:	4602      	mov	r2, r0
 800c85c:	460b      	mov	r3, r1
 800c85e:	4640      	mov	r0, r8
 800c860:	4649      	mov	r1, r9
 800c862:	f7f3 fc81 	bl	8000168 <__aeabi_dsub>
 800c866:	4602      	mov	r2, r0
 800c868:	460b      	mov	r3, r1
 800c86a:	4682      	mov	sl, r0
 800c86c:	468b      	mov	fp, r1
 800c86e:	4640      	mov	r0, r8
 800c870:	4649      	mov	r1, r9
 800c872:	f7f3 fc79 	bl	8000168 <__aeabi_dsub>
 800c876:	4632      	mov	r2, r6
 800c878:	463b      	mov	r3, r7
 800c87a:	f7f3 fc75 	bl	8000168 <__aeabi_dsub>
 800c87e:	a332      	add	r3, pc, #200	; (adr r3, 800c948 <__ieee754_rem_pio2+0x2f0>)
 800c880:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c884:	4606      	mov	r6, r0
 800c886:	460f      	mov	r7, r1
 800c888:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c88c:	f7f3 fe24 	bl	80004d8 <__aeabi_dmul>
 800c890:	4632      	mov	r2, r6
 800c892:	463b      	mov	r3, r7
 800c894:	f7f3 fc68 	bl	8000168 <__aeabi_dsub>
 800c898:	4602      	mov	r2, r0
 800c89a:	460b      	mov	r3, r1
 800c89c:	4606      	mov	r6, r0
 800c89e:	460f      	mov	r7, r1
 800c8a0:	4650      	mov	r0, sl
 800c8a2:	4659      	mov	r1, fp
 800c8a4:	f7f3 fc60 	bl	8000168 <__aeabi_dsub>
 800c8a8:	9a05      	ldr	r2, [sp, #20]
 800c8aa:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800c8ae:	1ad3      	subs	r3, r2, r3
 800c8b0:	2b31      	cmp	r3, #49	; 0x31
 800c8b2:	dc06      	bgt.n	800c8c2 <__ieee754_rem_pio2+0x26a>
 800c8b4:	4602      	mov	r2, r0
 800c8b6:	460b      	mov	r3, r1
 800c8b8:	46d0      	mov	r8, sl
 800c8ba:	46d9      	mov	r9, fp
 800c8bc:	e9c4 2300 	strd	r2, r3, [r4]
 800c8c0:	e7a6      	b.n	800c810 <__ieee754_rem_pio2+0x1b8>
 800c8c2:	a325      	add	r3, pc, #148	; (adr r3, 800c958 <__ieee754_rem_pio2+0x300>)
 800c8c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8c8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c8cc:	f7f3 fe04 	bl	80004d8 <__aeabi_dmul>
 800c8d0:	4606      	mov	r6, r0
 800c8d2:	460f      	mov	r7, r1
 800c8d4:	4602      	mov	r2, r0
 800c8d6:	460b      	mov	r3, r1
 800c8d8:	4650      	mov	r0, sl
 800c8da:	4659      	mov	r1, fp
 800c8dc:	f7f3 fc44 	bl	8000168 <__aeabi_dsub>
 800c8e0:	4602      	mov	r2, r0
 800c8e2:	460b      	mov	r3, r1
 800c8e4:	4680      	mov	r8, r0
 800c8e6:	4689      	mov	r9, r1
 800c8e8:	4650      	mov	r0, sl
 800c8ea:	4659      	mov	r1, fp
 800c8ec:	f7f3 fc3c 	bl	8000168 <__aeabi_dsub>
 800c8f0:	4632      	mov	r2, r6
 800c8f2:	463b      	mov	r3, r7
 800c8f4:	f7f3 fc38 	bl	8000168 <__aeabi_dsub>
 800c8f8:	a319      	add	r3, pc, #100	; (adr r3, 800c960 <__ieee754_rem_pio2+0x308>)
 800c8fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8fe:	4606      	mov	r6, r0
 800c900:	460f      	mov	r7, r1
 800c902:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c906:	f7f3 fde7 	bl	80004d8 <__aeabi_dmul>
 800c90a:	4632      	mov	r2, r6
 800c90c:	463b      	mov	r3, r7
 800c90e:	f7f3 fc2b 	bl	8000168 <__aeabi_dsub>
 800c912:	4606      	mov	r6, r0
 800c914:	460f      	mov	r7, r1
 800c916:	e75f      	b.n	800c7d8 <__ieee754_rem_pio2+0x180>
 800c918:	4a19      	ldr	r2, [pc, #100]	; (800c980 <__ieee754_rem_pio2+0x328>)
 800c91a:	4592      	cmp	sl, r2
 800c91c:	dd32      	ble.n	800c984 <__ieee754_rem_pio2+0x32c>
 800c91e:	4602      	mov	r2, r0
 800c920:	460b      	mov	r3, r1
 800c922:	f7f3 fc21 	bl	8000168 <__aeabi_dsub>
 800c926:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800c92a:	e9c4 0100 	strd	r0, r1, [r4]
 800c92e:	e6a3      	b.n	800c678 <__ieee754_rem_pio2+0x20>
 800c930:	54400000 	.word	0x54400000
 800c934:	3ff921fb 	.word	0x3ff921fb
 800c938:	1a626331 	.word	0x1a626331
 800c93c:	3dd0b461 	.word	0x3dd0b461
 800c940:	1a600000 	.word	0x1a600000
 800c944:	3dd0b461 	.word	0x3dd0b461
 800c948:	2e037073 	.word	0x2e037073
 800c94c:	3ba3198a 	.word	0x3ba3198a
 800c950:	6dc9c883 	.word	0x6dc9c883
 800c954:	3fe45f30 	.word	0x3fe45f30
 800c958:	2e000000 	.word	0x2e000000
 800c95c:	3ba3198a 	.word	0x3ba3198a
 800c960:	252049c1 	.word	0x252049c1
 800c964:	397b839a 	.word	0x397b839a
 800c968:	3fe921fb 	.word	0x3fe921fb
 800c96c:	4002d97b 	.word	0x4002d97b
 800c970:	3ff921fb 	.word	0x3ff921fb
 800c974:	413921fb 	.word	0x413921fb
 800c978:	3fe00000 	.word	0x3fe00000
 800c97c:	0800d5d8 	.word	0x0800d5d8
 800c980:	7fefffff 	.word	0x7fefffff
 800c984:	ea4f 552a 	mov.w	r5, sl, asr #20
 800c988:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 800c98c:	ebaa 5105 	sub.w	r1, sl, r5, lsl #20
 800c990:	460f      	mov	r7, r1
 800c992:	4606      	mov	r6, r0
 800c994:	f7f4 f850 	bl	8000a38 <__aeabi_d2iz>
 800c998:	f7f3 fd34 	bl	8000404 <__aeabi_i2d>
 800c99c:	4602      	mov	r2, r0
 800c99e:	460b      	mov	r3, r1
 800c9a0:	4630      	mov	r0, r6
 800c9a2:	4639      	mov	r1, r7
 800c9a4:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800c9a8:	f7f3 fbde 	bl	8000168 <__aeabi_dsub>
 800c9ac:	2200      	movs	r2, #0
 800c9ae:	4b22      	ldr	r3, [pc, #136]	; (800ca38 <__ieee754_rem_pio2+0x3e0>)
 800c9b0:	f7f3 fd92 	bl	80004d8 <__aeabi_dmul>
 800c9b4:	460f      	mov	r7, r1
 800c9b6:	4606      	mov	r6, r0
 800c9b8:	f7f4 f83e 	bl	8000a38 <__aeabi_d2iz>
 800c9bc:	f7f3 fd22 	bl	8000404 <__aeabi_i2d>
 800c9c0:	4602      	mov	r2, r0
 800c9c2:	460b      	mov	r3, r1
 800c9c4:	4630      	mov	r0, r6
 800c9c6:	4639      	mov	r1, r7
 800c9c8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800c9cc:	f7f3 fbcc 	bl	8000168 <__aeabi_dsub>
 800c9d0:	2200      	movs	r2, #0
 800c9d2:	4b19      	ldr	r3, [pc, #100]	; (800ca38 <__ieee754_rem_pio2+0x3e0>)
 800c9d4:	f7f3 fd80 	bl	80004d8 <__aeabi_dmul>
 800c9d8:	f04f 0803 	mov.w	r8, #3
 800c9dc:	2600      	movs	r6, #0
 800c9de:	2700      	movs	r7, #0
 800c9e0:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800c9e4:	f10d 0930 	add.w	r9, sp, #48	; 0x30
 800c9e8:	4632      	mov	r2, r6
 800c9ea:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 800c9ee:	463b      	mov	r3, r7
 800c9f0:	46c2      	mov	sl, r8
 800c9f2:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 800c9f6:	f7f3 ffd7 	bl	80009a8 <__aeabi_dcmpeq>
 800c9fa:	2800      	cmp	r0, #0
 800c9fc:	d1f4      	bne.n	800c9e8 <__ieee754_rem_pio2+0x390>
 800c9fe:	4b0f      	ldr	r3, [pc, #60]	; (800ca3c <__ieee754_rem_pio2+0x3e4>)
 800ca00:	462a      	mov	r2, r5
 800ca02:	9301      	str	r3, [sp, #4]
 800ca04:	2302      	movs	r3, #2
 800ca06:	4621      	mov	r1, r4
 800ca08:	9300      	str	r3, [sp, #0]
 800ca0a:	a806      	add	r0, sp, #24
 800ca0c:	4653      	mov	r3, sl
 800ca0e:	f000 f817 	bl	800ca40 <__kernel_rem_pio2>
 800ca12:	9b04      	ldr	r3, [sp, #16]
 800ca14:	4605      	mov	r5, r0
 800ca16:	2b00      	cmp	r3, #0
 800ca18:	f6bf ae55 	bge.w	800c6c6 <__ieee754_rem_pio2+0x6e>
 800ca1c:	e9d4 2100 	ldrd	r2, r1, [r4]
 800ca20:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800ca24:	e9c4 2300 	strd	r2, r3, [r4]
 800ca28:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 800ca2c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800ca30:	e9c4 2302 	strd	r2, r3, [r4, #8]
 800ca34:	e706      	b.n	800c844 <__ieee754_rem_pio2+0x1ec>
 800ca36:	bf00      	nop
 800ca38:	41700000 	.word	0x41700000
 800ca3c:	0800d658 	.word	0x0800d658

0800ca40 <__kernel_rem_pio2>:
 800ca40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ca44:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 800ca48:	9308      	str	r3, [sp, #32]
 800ca4a:	9106      	str	r1, [sp, #24]
 800ca4c:	4bb6      	ldr	r3, [pc, #728]	; (800cd28 <__kernel_rem_pio2+0x2e8>)
 800ca4e:	99a2      	ldr	r1, [sp, #648]	; 0x288
 800ca50:	f112 0f14 	cmn.w	r2, #20
 800ca54:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800ca58:	bfa8      	it	ge
 800ca5a:	1ed4      	subge	r4, r2, #3
 800ca5c:	9302      	str	r3, [sp, #8]
 800ca5e:	9b08      	ldr	r3, [sp, #32]
 800ca60:	bfb8      	it	lt
 800ca62:	2400      	movlt	r4, #0
 800ca64:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 800ca68:	9307      	str	r3, [sp, #28]
 800ca6a:	bfa4      	itt	ge
 800ca6c:	2318      	movge	r3, #24
 800ca6e:	fb94 f4f3 	sdivge	r4, r4, r3
 800ca72:	f06f 0317 	mvn.w	r3, #23
 800ca76:	fb04 3303 	mla	r3, r4, r3, r3
 800ca7a:	eb03 0b02 	add.w	fp, r3, r2
 800ca7e:	9a07      	ldr	r2, [sp, #28]
 800ca80:	9b02      	ldr	r3, [sp, #8]
 800ca82:	1aa7      	subs	r7, r4, r2
 800ca84:	eb03 0802 	add.w	r8, r3, r2
 800ca88:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 800ca8a:	2500      	movs	r5, #0
 800ca8c:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800ca90:	2200      	movs	r2, #0
 800ca92:	2300      	movs	r3, #0
 800ca94:	9009      	str	r0, [sp, #36]	; 0x24
 800ca96:	ae20      	add	r6, sp, #128	; 0x80
 800ca98:	4545      	cmp	r5, r8
 800ca9a:	dd14      	ble.n	800cac6 <__kernel_rem_pio2+0x86>
 800ca9c:	f04f 0800 	mov.w	r8, #0
 800caa0:	9a08      	ldr	r2, [sp, #32]
 800caa2:	ab20      	add	r3, sp, #128	; 0x80
 800caa4:	eb03 05c2 	add.w	r5, r3, r2, lsl #3
 800caa8:	f50d 7ae0 	add.w	sl, sp, #448	; 0x1c0
 800caac:	9b02      	ldr	r3, [sp, #8]
 800caae:	4598      	cmp	r8, r3
 800cab0:	dc35      	bgt.n	800cb1e <__kernel_rem_pio2+0xde>
 800cab2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cab4:	2200      	movs	r2, #0
 800cab6:	f1a3 0908 	sub.w	r9, r3, #8
 800caba:	2300      	movs	r3, #0
 800cabc:	462f      	mov	r7, r5
 800cabe:	2600      	movs	r6, #0
 800cac0:	e9cd 2300 	strd	r2, r3, [sp]
 800cac4:	e01f      	b.n	800cb06 <__kernel_rem_pio2+0xc6>
 800cac6:	42ef      	cmn	r7, r5
 800cac8:	d40b      	bmi.n	800cae2 <__kernel_rem_pio2+0xa2>
 800caca:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800cace:	e9cd 2300 	strd	r2, r3, [sp]
 800cad2:	f7f3 fc97 	bl	8000404 <__aeabi_i2d>
 800cad6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cada:	e8e6 0102 	strd	r0, r1, [r6], #8
 800cade:	3501      	adds	r5, #1
 800cae0:	e7da      	b.n	800ca98 <__kernel_rem_pio2+0x58>
 800cae2:	4610      	mov	r0, r2
 800cae4:	4619      	mov	r1, r3
 800cae6:	e7f8      	b.n	800cada <__kernel_rem_pio2+0x9a>
 800cae8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800caec:	e9f9 0102 	ldrd	r0, r1, [r9, #8]!
 800caf0:	f7f3 fcf2 	bl	80004d8 <__aeabi_dmul>
 800caf4:	4602      	mov	r2, r0
 800caf6:	460b      	mov	r3, r1
 800caf8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800cafc:	f7f3 fb36 	bl	800016c <__adddf3>
 800cb00:	e9cd 0100 	strd	r0, r1, [sp]
 800cb04:	3601      	adds	r6, #1
 800cb06:	9b07      	ldr	r3, [sp, #28]
 800cb08:	3f08      	subs	r7, #8
 800cb0a:	429e      	cmp	r6, r3
 800cb0c:	ddec      	ble.n	800cae8 <__kernel_rem_pio2+0xa8>
 800cb0e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cb12:	f108 0801 	add.w	r8, r8, #1
 800cb16:	e8ea 2302 	strd	r2, r3, [sl], #8
 800cb1a:	3508      	adds	r5, #8
 800cb1c:	e7c6      	b.n	800caac <__kernel_rem_pio2+0x6c>
 800cb1e:	9b02      	ldr	r3, [sp, #8]
 800cb20:	aa0c      	add	r2, sp, #48	; 0x30
 800cb22:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800cb26:	930b      	str	r3, [sp, #44]	; 0x2c
 800cb28:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 800cb2a:	9e02      	ldr	r6, [sp, #8]
 800cb2c:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800cb30:	930a      	str	r3, [sp, #40]	; 0x28
 800cb32:	ab98      	add	r3, sp, #608	; 0x260
 800cb34:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800cb38:	e953 4528 	ldrd	r4, r5, [r3, #-160]	; 0xa0
 800cb3c:	ab70      	add	r3, sp, #448	; 0x1c0
 800cb3e:	eb03 0ac6 	add.w	sl, r3, r6, lsl #3
 800cb42:	46d0      	mov	r8, sl
 800cb44:	46b1      	mov	r9, r6
 800cb46:	af0c      	add	r7, sp, #48	; 0x30
 800cb48:	9700      	str	r7, [sp, #0]
 800cb4a:	f1b9 0f00 	cmp.w	r9, #0
 800cb4e:	f1a8 0808 	sub.w	r8, r8, #8
 800cb52:	dc70      	bgt.n	800cc36 <__kernel_rem_pio2+0x1f6>
 800cb54:	465a      	mov	r2, fp
 800cb56:	4620      	mov	r0, r4
 800cb58:	4629      	mov	r1, r5
 800cb5a:	f000 fc2d 	bl	800d3b8 <scalbn>
 800cb5e:	2200      	movs	r2, #0
 800cb60:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800cb64:	4604      	mov	r4, r0
 800cb66:	460d      	mov	r5, r1
 800cb68:	f7f3 fcb6 	bl	80004d8 <__aeabi_dmul>
 800cb6c:	f7ff fbe0 	bl	800c330 <floor>
 800cb70:	2200      	movs	r2, #0
 800cb72:	4b6e      	ldr	r3, [pc, #440]	; (800cd2c <__kernel_rem_pio2+0x2ec>)
 800cb74:	f7f3 fcb0 	bl	80004d8 <__aeabi_dmul>
 800cb78:	4602      	mov	r2, r0
 800cb7a:	460b      	mov	r3, r1
 800cb7c:	4620      	mov	r0, r4
 800cb7e:	4629      	mov	r1, r5
 800cb80:	f7f3 faf2 	bl	8000168 <__aeabi_dsub>
 800cb84:	460d      	mov	r5, r1
 800cb86:	4604      	mov	r4, r0
 800cb88:	f7f3 ff56 	bl	8000a38 <__aeabi_d2iz>
 800cb8c:	9004      	str	r0, [sp, #16]
 800cb8e:	f7f3 fc39 	bl	8000404 <__aeabi_i2d>
 800cb92:	4602      	mov	r2, r0
 800cb94:	460b      	mov	r3, r1
 800cb96:	4620      	mov	r0, r4
 800cb98:	4629      	mov	r1, r5
 800cb9a:	f7f3 fae5 	bl	8000168 <__aeabi_dsub>
 800cb9e:	f1bb 0f00 	cmp.w	fp, #0
 800cba2:	4680      	mov	r8, r0
 800cba4:	4689      	mov	r9, r1
 800cba6:	dd6f      	ble.n	800cc88 <__kernel_rem_pio2+0x248>
 800cba8:	1e71      	subs	r1, r6, #1
 800cbaa:	ab0c      	add	r3, sp, #48	; 0x30
 800cbac:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800cbb0:	9c04      	ldr	r4, [sp, #16]
 800cbb2:	f1cb 0018 	rsb	r0, fp, #24
 800cbb6:	fa43 f200 	asr.w	r2, r3, r0
 800cbba:	4414      	add	r4, r2
 800cbbc:	4082      	lsls	r2, r0
 800cbbe:	1a9b      	subs	r3, r3, r2
 800cbc0:	aa0c      	add	r2, sp, #48	; 0x30
 800cbc2:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 800cbc6:	f1cb 0217 	rsb	r2, fp, #23
 800cbca:	9404      	str	r4, [sp, #16]
 800cbcc:	4113      	asrs	r3, r2
 800cbce:	9300      	str	r3, [sp, #0]
 800cbd0:	9b00      	ldr	r3, [sp, #0]
 800cbd2:	2b00      	cmp	r3, #0
 800cbd4:	dd66      	ble.n	800cca4 <__kernel_rem_pio2+0x264>
 800cbd6:	2200      	movs	r2, #0
 800cbd8:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 800cbdc:	4614      	mov	r4, r2
 800cbde:	9b04      	ldr	r3, [sp, #16]
 800cbe0:	3301      	adds	r3, #1
 800cbe2:	9304      	str	r3, [sp, #16]
 800cbe4:	4296      	cmp	r6, r2
 800cbe6:	f300 80ad 	bgt.w	800cd44 <__kernel_rem_pio2+0x304>
 800cbea:	f1bb 0f00 	cmp.w	fp, #0
 800cbee:	dd07      	ble.n	800cc00 <__kernel_rem_pio2+0x1c0>
 800cbf0:	f1bb 0f01 	cmp.w	fp, #1
 800cbf4:	f000 80b5 	beq.w	800cd62 <__kernel_rem_pio2+0x322>
 800cbf8:	f1bb 0f02 	cmp.w	fp, #2
 800cbfc:	f000 80bb 	beq.w	800cd76 <__kernel_rem_pio2+0x336>
 800cc00:	9b00      	ldr	r3, [sp, #0]
 800cc02:	2b02      	cmp	r3, #2
 800cc04:	d14e      	bne.n	800cca4 <__kernel_rem_pio2+0x264>
 800cc06:	4642      	mov	r2, r8
 800cc08:	464b      	mov	r3, r9
 800cc0a:	2000      	movs	r0, #0
 800cc0c:	4948      	ldr	r1, [pc, #288]	; (800cd30 <__kernel_rem_pio2+0x2f0>)
 800cc0e:	f7f3 faab 	bl	8000168 <__aeabi_dsub>
 800cc12:	4680      	mov	r8, r0
 800cc14:	4689      	mov	r9, r1
 800cc16:	2c00      	cmp	r4, #0
 800cc18:	d044      	beq.n	800cca4 <__kernel_rem_pio2+0x264>
 800cc1a:	465a      	mov	r2, fp
 800cc1c:	2000      	movs	r0, #0
 800cc1e:	4944      	ldr	r1, [pc, #272]	; (800cd30 <__kernel_rem_pio2+0x2f0>)
 800cc20:	f000 fbca 	bl	800d3b8 <scalbn>
 800cc24:	4602      	mov	r2, r0
 800cc26:	460b      	mov	r3, r1
 800cc28:	4640      	mov	r0, r8
 800cc2a:	4649      	mov	r1, r9
 800cc2c:	f7f3 fa9c 	bl	8000168 <__aeabi_dsub>
 800cc30:	4680      	mov	r8, r0
 800cc32:	4689      	mov	r9, r1
 800cc34:	e036      	b.n	800cca4 <__kernel_rem_pio2+0x264>
 800cc36:	2200      	movs	r2, #0
 800cc38:	4b3e      	ldr	r3, [pc, #248]	; (800cd34 <__kernel_rem_pio2+0x2f4>)
 800cc3a:	4620      	mov	r0, r4
 800cc3c:	4629      	mov	r1, r5
 800cc3e:	f7f3 fc4b 	bl	80004d8 <__aeabi_dmul>
 800cc42:	f7f3 fef9 	bl	8000a38 <__aeabi_d2iz>
 800cc46:	f7f3 fbdd 	bl	8000404 <__aeabi_i2d>
 800cc4a:	4602      	mov	r2, r0
 800cc4c:	460b      	mov	r3, r1
 800cc4e:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800cc52:	2200      	movs	r2, #0
 800cc54:	4b38      	ldr	r3, [pc, #224]	; (800cd38 <__kernel_rem_pio2+0x2f8>)
 800cc56:	f7f3 fc3f 	bl	80004d8 <__aeabi_dmul>
 800cc5a:	4602      	mov	r2, r0
 800cc5c:	460b      	mov	r3, r1
 800cc5e:	4620      	mov	r0, r4
 800cc60:	4629      	mov	r1, r5
 800cc62:	f7f3 fa81 	bl	8000168 <__aeabi_dsub>
 800cc66:	f7f3 fee7 	bl	8000a38 <__aeabi_d2iz>
 800cc6a:	9b00      	ldr	r3, [sp, #0]
 800cc6c:	f109 39ff 	add.w	r9, r9, #4294967295	; 0xffffffff
 800cc70:	f843 0b04 	str.w	r0, [r3], #4
 800cc74:	9300      	str	r3, [sp, #0]
 800cc76:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cc7a:	e9d8 2300 	ldrd	r2, r3, [r8]
 800cc7e:	f7f3 fa75 	bl	800016c <__adddf3>
 800cc82:	4604      	mov	r4, r0
 800cc84:	460d      	mov	r5, r1
 800cc86:	e760      	b.n	800cb4a <__kernel_rem_pio2+0x10a>
 800cc88:	d105      	bne.n	800cc96 <__kernel_rem_pio2+0x256>
 800cc8a:	1e73      	subs	r3, r6, #1
 800cc8c:	aa0c      	add	r2, sp, #48	; 0x30
 800cc8e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800cc92:	15db      	asrs	r3, r3, #23
 800cc94:	e79b      	b.n	800cbce <__kernel_rem_pio2+0x18e>
 800cc96:	2200      	movs	r2, #0
 800cc98:	4b28      	ldr	r3, [pc, #160]	; (800cd3c <__kernel_rem_pio2+0x2fc>)
 800cc9a:	f7f3 fea3 	bl	80009e4 <__aeabi_dcmpge>
 800cc9e:	2800      	cmp	r0, #0
 800cca0:	d13e      	bne.n	800cd20 <__kernel_rem_pio2+0x2e0>
 800cca2:	9000      	str	r0, [sp, #0]
 800cca4:	2200      	movs	r2, #0
 800cca6:	2300      	movs	r3, #0
 800cca8:	4640      	mov	r0, r8
 800ccaa:	4649      	mov	r1, r9
 800ccac:	f7f3 fe7c 	bl	80009a8 <__aeabi_dcmpeq>
 800ccb0:	2800      	cmp	r0, #0
 800ccb2:	f000 80b2 	beq.w	800ce1a <__kernel_rem_pio2+0x3da>
 800ccb6:	1e74      	subs	r4, r6, #1
 800ccb8:	4623      	mov	r3, r4
 800ccba:	2200      	movs	r2, #0
 800ccbc:	9902      	ldr	r1, [sp, #8]
 800ccbe:	428b      	cmp	r3, r1
 800ccc0:	da60      	bge.n	800cd84 <__kernel_rem_pio2+0x344>
 800ccc2:	2a00      	cmp	r2, #0
 800ccc4:	d075      	beq.n	800cdb2 <__kernel_rem_pio2+0x372>
 800ccc6:	ab0c      	add	r3, sp, #48	; 0x30
 800ccc8:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800cccc:	f1ab 0b18 	sub.w	fp, fp, #24
 800ccd0:	2b00      	cmp	r3, #0
 800ccd2:	f000 80a0 	beq.w	800ce16 <__kernel_rem_pio2+0x3d6>
 800ccd6:	465a      	mov	r2, fp
 800ccd8:	2000      	movs	r0, #0
 800ccda:	4915      	ldr	r1, [pc, #84]	; (800cd30 <__kernel_rem_pio2+0x2f0>)
 800ccdc:	f000 fb6c 	bl	800d3b8 <scalbn>
 800cce0:	46a2      	mov	sl, r4
 800cce2:	4606      	mov	r6, r0
 800cce4:	460f      	mov	r7, r1
 800cce6:	f04f 0800 	mov.w	r8, #0
 800ccea:	ab70      	add	r3, sp, #448	; 0x1c0
 800ccec:	f8df 9044 	ldr.w	r9, [pc, #68]	; 800cd34 <__kernel_rem_pio2+0x2f4>
 800ccf0:	00e5      	lsls	r5, r4, #3
 800ccf2:	eb03 0bc4 	add.w	fp, r3, r4, lsl #3
 800ccf6:	f1ba 0f00 	cmp.w	sl, #0
 800ccfa:	f280 80c4 	bge.w	800ce86 <__kernel_rem_pio2+0x446>
 800ccfe:	4626      	mov	r6, r4
 800cd00:	2e00      	cmp	r6, #0
 800cd02:	f2c0 80f6 	blt.w	800cef2 <__kernel_rem_pio2+0x4b2>
 800cd06:	4b0e      	ldr	r3, [pc, #56]	; (800cd40 <__kernel_rem_pio2+0x300>)
 800cd08:	f04f 0a00 	mov.w	sl, #0
 800cd0c:	9307      	str	r3, [sp, #28]
 800cd0e:	ab70      	add	r3, sp, #448	; 0x1c0
 800cd10:	f04f 0b00 	mov.w	fp, #0
 800cd14:	f04f 0800 	mov.w	r8, #0
 800cd18:	eb03 09c6 	add.w	r9, r3, r6, lsl #3
 800cd1c:	1ba7      	subs	r7, r4, r6
 800cd1e:	e0dc      	b.n	800ceda <__kernel_rem_pio2+0x49a>
 800cd20:	2302      	movs	r3, #2
 800cd22:	9300      	str	r3, [sp, #0]
 800cd24:	e757      	b.n	800cbd6 <__kernel_rem_pio2+0x196>
 800cd26:	bf00      	nop
 800cd28:	0800d7a0 	.word	0x0800d7a0
 800cd2c:	40200000 	.word	0x40200000
 800cd30:	3ff00000 	.word	0x3ff00000
 800cd34:	3e700000 	.word	0x3e700000
 800cd38:	41700000 	.word	0x41700000
 800cd3c:	3fe00000 	.word	0x3fe00000
 800cd40:	0800d760 	.word	0x0800d760
 800cd44:	683b      	ldr	r3, [r7, #0]
 800cd46:	b944      	cbnz	r4, 800cd5a <__kernel_rem_pio2+0x31a>
 800cd48:	b11b      	cbz	r3, 800cd52 <__kernel_rem_pio2+0x312>
 800cd4a:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 800cd4e:	603b      	str	r3, [r7, #0]
 800cd50:	2301      	movs	r3, #1
 800cd52:	461c      	mov	r4, r3
 800cd54:	3201      	adds	r2, #1
 800cd56:	3704      	adds	r7, #4
 800cd58:	e744      	b.n	800cbe4 <__kernel_rem_pio2+0x1a4>
 800cd5a:	1acb      	subs	r3, r1, r3
 800cd5c:	603b      	str	r3, [r7, #0]
 800cd5e:	4623      	mov	r3, r4
 800cd60:	e7f7      	b.n	800cd52 <__kernel_rem_pio2+0x312>
 800cd62:	1e72      	subs	r2, r6, #1
 800cd64:	ab0c      	add	r3, sp, #48	; 0x30
 800cd66:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cd6a:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800cd6e:	a90c      	add	r1, sp, #48	; 0x30
 800cd70:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800cd74:	e744      	b.n	800cc00 <__kernel_rem_pio2+0x1c0>
 800cd76:	1e72      	subs	r2, r6, #1
 800cd78:	ab0c      	add	r3, sp, #48	; 0x30
 800cd7a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cd7e:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800cd82:	e7f4      	b.n	800cd6e <__kernel_rem_pio2+0x32e>
 800cd84:	a90c      	add	r1, sp, #48	; 0x30
 800cd86:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800cd8a:	3b01      	subs	r3, #1
 800cd8c:	430a      	orrs	r2, r1
 800cd8e:	e795      	b.n	800ccbc <__kernel_rem_pio2+0x27c>
 800cd90:	3301      	adds	r3, #1
 800cd92:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800cd96:	2900      	cmp	r1, #0
 800cd98:	d0fa      	beq.n	800cd90 <__kernel_rem_pio2+0x350>
 800cd9a:	9a08      	ldr	r2, [sp, #32]
 800cd9c:	a920      	add	r1, sp, #128	; 0x80
 800cd9e:	18b2      	adds	r2, r6, r2
 800cda0:	f106 0801 	add.w	r8, r6, #1
 800cda4:	eb01 05c2 	add.w	r5, r1, r2, lsl #3
 800cda8:	18f4      	adds	r4, r6, r3
 800cdaa:	4544      	cmp	r4, r8
 800cdac:	da04      	bge.n	800cdb8 <__kernel_rem_pio2+0x378>
 800cdae:	4626      	mov	r6, r4
 800cdb0:	e6bf      	b.n	800cb32 <__kernel_rem_pio2+0xf2>
 800cdb2:	2301      	movs	r3, #1
 800cdb4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800cdb6:	e7ec      	b.n	800cd92 <__kernel_rem_pio2+0x352>
 800cdb8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cdba:	f04f 0900 	mov.w	r9, #0
 800cdbe:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800cdc2:	f7f3 fb1f 	bl	8000404 <__aeabi_i2d>
 800cdc6:	2600      	movs	r6, #0
 800cdc8:	2700      	movs	r7, #0
 800cdca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cdcc:	e9c5 0100 	strd	r0, r1, [r5]
 800cdd0:	3b08      	subs	r3, #8
 800cdd2:	9300      	str	r3, [sp, #0]
 800cdd4:	9504      	str	r5, [sp, #16]
 800cdd6:	9b07      	ldr	r3, [sp, #28]
 800cdd8:	4599      	cmp	r9, r3
 800cdda:	dd05      	ble.n	800cde8 <__kernel_rem_pio2+0x3a8>
 800cddc:	e9ea 6702 	strd	r6, r7, [sl, #8]!
 800cde0:	f108 0801 	add.w	r8, r8, #1
 800cde4:	3508      	adds	r5, #8
 800cde6:	e7e0      	b.n	800cdaa <__kernel_rem_pio2+0x36a>
 800cde8:	f8dd c010 	ldr.w	ip, [sp, #16]
 800cdec:	9900      	ldr	r1, [sp, #0]
 800cdee:	f109 0901 	add.w	r9, r9, #1
 800cdf2:	e9f1 2302 	ldrd	r2, r3, [r1, #8]!
 800cdf6:	9100      	str	r1, [sp, #0]
 800cdf8:	e87c 0102 	ldrd	r0, r1, [ip], #-8
 800cdfc:	f8cd c010 	str.w	ip, [sp, #16]
 800ce00:	f7f3 fb6a 	bl	80004d8 <__aeabi_dmul>
 800ce04:	4602      	mov	r2, r0
 800ce06:	460b      	mov	r3, r1
 800ce08:	4630      	mov	r0, r6
 800ce0a:	4639      	mov	r1, r7
 800ce0c:	f7f3 f9ae 	bl	800016c <__adddf3>
 800ce10:	4606      	mov	r6, r0
 800ce12:	460f      	mov	r7, r1
 800ce14:	e7df      	b.n	800cdd6 <__kernel_rem_pio2+0x396>
 800ce16:	3c01      	subs	r4, #1
 800ce18:	e755      	b.n	800ccc6 <__kernel_rem_pio2+0x286>
 800ce1a:	f1cb 0200 	rsb	r2, fp, #0
 800ce1e:	4640      	mov	r0, r8
 800ce20:	4649      	mov	r1, r9
 800ce22:	f000 fac9 	bl	800d3b8 <scalbn>
 800ce26:	2200      	movs	r2, #0
 800ce28:	4ba3      	ldr	r3, [pc, #652]	; (800d0b8 <__kernel_rem_pio2+0x678>)
 800ce2a:	4604      	mov	r4, r0
 800ce2c:	460d      	mov	r5, r1
 800ce2e:	f7f3 fdd9 	bl	80009e4 <__aeabi_dcmpge>
 800ce32:	b1f8      	cbz	r0, 800ce74 <__kernel_rem_pio2+0x434>
 800ce34:	2200      	movs	r2, #0
 800ce36:	4ba1      	ldr	r3, [pc, #644]	; (800d0bc <__kernel_rem_pio2+0x67c>)
 800ce38:	4620      	mov	r0, r4
 800ce3a:	4629      	mov	r1, r5
 800ce3c:	f7f3 fb4c 	bl	80004d8 <__aeabi_dmul>
 800ce40:	f7f3 fdfa 	bl	8000a38 <__aeabi_d2iz>
 800ce44:	4607      	mov	r7, r0
 800ce46:	f7f3 fadd 	bl	8000404 <__aeabi_i2d>
 800ce4a:	2200      	movs	r2, #0
 800ce4c:	4b9a      	ldr	r3, [pc, #616]	; (800d0b8 <__kernel_rem_pio2+0x678>)
 800ce4e:	f7f3 fb43 	bl	80004d8 <__aeabi_dmul>
 800ce52:	460b      	mov	r3, r1
 800ce54:	4602      	mov	r2, r0
 800ce56:	4629      	mov	r1, r5
 800ce58:	4620      	mov	r0, r4
 800ce5a:	f7f3 f985 	bl	8000168 <__aeabi_dsub>
 800ce5e:	f7f3 fdeb 	bl	8000a38 <__aeabi_d2iz>
 800ce62:	1c74      	adds	r4, r6, #1
 800ce64:	ab0c      	add	r3, sp, #48	; 0x30
 800ce66:	f843 0026 	str.w	r0, [r3, r6, lsl #2]
 800ce6a:	f10b 0b18 	add.w	fp, fp, #24
 800ce6e:	f843 7024 	str.w	r7, [r3, r4, lsl #2]
 800ce72:	e730      	b.n	800ccd6 <__kernel_rem_pio2+0x296>
 800ce74:	4620      	mov	r0, r4
 800ce76:	4629      	mov	r1, r5
 800ce78:	f7f3 fdde 	bl	8000a38 <__aeabi_d2iz>
 800ce7c:	ab0c      	add	r3, sp, #48	; 0x30
 800ce7e:	4634      	mov	r4, r6
 800ce80:	f843 0026 	str.w	r0, [r3, r6, lsl #2]
 800ce84:	e727      	b.n	800ccd6 <__kernel_rem_pio2+0x296>
 800ce86:	ab0c      	add	r3, sp, #48	; 0x30
 800ce88:	f853 002a 	ldr.w	r0, [r3, sl, lsl #2]
 800ce8c:	f7f3 faba 	bl	8000404 <__aeabi_i2d>
 800ce90:	4632      	mov	r2, r6
 800ce92:	463b      	mov	r3, r7
 800ce94:	f7f3 fb20 	bl	80004d8 <__aeabi_dmul>
 800ce98:	4642      	mov	r2, r8
 800ce9a:	e86b 0102 	strd	r0, r1, [fp], #-8
 800ce9e:	464b      	mov	r3, r9
 800cea0:	4630      	mov	r0, r6
 800cea2:	4639      	mov	r1, r7
 800cea4:	f7f3 fb18 	bl	80004d8 <__aeabi_dmul>
 800cea8:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800ceac:	4606      	mov	r6, r0
 800ceae:	460f      	mov	r7, r1
 800ceb0:	e721      	b.n	800ccf6 <__kernel_rem_pio2+0x2b6>
 800ceb2:	f8dd c01c 	ldr.w	ip, [sp, #28]
 800ceb6:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 800ceba:	e8fc 0102 	ldrd	r0, r1, [ip], #8
 800cebe:	f8cd c01c 	str.w	ip, [sp, #28]
 800cec2:	f7f3 fb09 	bl	80004d8 <__aeabi_dmul>
 800cec6:	4602      	mov	r2, r0
 800cec8:	460b      	mov	r3, r1
 800ceca:	4650      	mov	r0, sl
 800cecc:	4659      	mov	r1, fp
 800cece:	f7f3 f94d 	bl	800016c <__adddf3>
 800ced2:	4682      	mov	sl, r0
 800ced4:	468b      	mov	fp, r1
 800ced6:	f108 0801 	add.w	r8, r8, #1
 800ceda:	9b02      	ldr	r3, [sp, #8]
 800cedc:	4598      	cmp	r8, r3
 800cede:	dc01      	bgt.n	800cee4 <__kernel_rem_pio2+0x4a4>
 800cee0:	45b8      	cmp	r8, r7
 800cee2:	dde6      	ble.n	800ceb2 <__kernel_rem_pio2+0x472>
 800cee4:	ab48      	add	r3, sp, #288	; 0x120
 800cee6:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 800ceea:	e9c7 ab00 	strd	sl, fp, [r7]
 800ceee:	3e01      	subs	r6, #1
 800cef0:	e706      	b.n	800cd00 <__kernel_rem_pio2+0x2c0>
 800cef2:	9ba2      	ldr	r3, [sp, #648]	; 0x288
 800cef4:	2b02      	cmp	r3, #2
 800cef6:	dc09      	bgt.n	800cf0c <__kernel_rem_pio2+0x4cc>
 800cef8:	2b00      	cmp	r3, #0
 800cefa:	dc32      	bgt.n	800cf62 <__kernel_rem_pio2+0x522>
 800cefc:	d058      	beq.n	800cfb0 <__kernel_rem_pio2+0x570>
 800cefe:	9b04      	ldr	r3, [sp, #16]
 800cf00:	f003 0007 	and.w	r0, r3, #7
 800cf04:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 800cf08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cf0c:	9ba2      	ldr	r3, [sp, #648]	; 0x288
 800cf0e:	2b03      	cmp	r3, #3
 800cf10:	d1f5      	bne.n	800cefe <__kernel_rem_pio2+0x4be>
 800cf12:	ab48      	add	r3, sp, #288	; 0x120
 800cf14:	441d      	add	r5, r3
 800cf16:	46aa      	mov	sl, r5
 800cf18:	46a3      	mov	fp, r4
 800cf1a:	f1bb 0f00 	cmp.w	fp, #0
 800cf1e:	dc74      	bgt.n	800d00a <__kernel_rem_pio2+0x5ca>
 800cf20:	46aa      	mov	sl, r5
 800cf22:	46a3      	mov	fp, r4
 800cf24:	f1bb 0f01 	cmp.w	fp, #1
 800cf28:	f300 808e 	bgt.w	800d048 <__kernel_rem_pio2+0x608>
 800cf2c:	2700      	movs	r7, #0
 800cf2e:	463e      	mov	r6, r7
 800cf30:	2c01      	cmp	r4, #1
 800cf32:	f300 80a8 	bgt.w	800d086 <__kernel_rem_pio2+0x646>
 800cf36:	e9dd 5048 	ldrd	r5, r0, [sp, #288]	; 0x120
 800cf3a:	e9dd 414a 	ldrd	r4, r1, [sp, #296]	; 0x128
 800cf3e:	9b00      	ldr	r3, [sp, #0]
 800cf40:	2b00      	cmp	r3, #0
 800cf42:	f040 80aa 	bne.w	800d09a <__kernel_rem_pio2+0x65a>
 800cf46:	4603      	mov	r3, r0
 800cf48:	462a      	mov	r2, r5
 800cf4a:	9806      	ldr	r0, [sp, #24]
 800cf4c:	e9c0 2300 	strd	r2, r3, [r0]
 800cf50:	4622      	mov	r2, r4
 800cf52:	460b      	mov	r3, r1
 800cf54:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800cf58:	463a      	mov	r2, r7
 800cf5a:	4633      	mov	r3, r6
 800cf5c:	e9c0 2304 	strd	r2, r3, [r0, #16]
 800cf60:	e7cd      	b.n	800cefe <__kernel_rem_pio2+0x4be>
 800cf62:	2000      	movs	r0, #0
 800cf64:	46a0      	mov	r8, r4
 800cf66:	4601      	mov	r1, r0
 800cf68:	ab48      	add	r3, sp, #288	; 0x120
 800cf6a:	441d      	add	r5, r3
 800cf6c:	f1b8 0f00 	cmp.w	r8, #0
 800cf70:	da38      	bge.n	800cfe4 <__kernel_rem_pio2+0x5a4>
 800cf72:	9b00      	ldr	r3, [sp, #0]
 800cf74:	2b00      	cmp	r3, #0
 800cf76:	d03c      	beq.n	800cff2 <__kernel_rem_pio2+0x5b2>
 800cf78:	f101 4500 	add.w	r5, r1, #2147483648	; 0x80000000
 800cf7c:	4602      	mov	r2, r0
 800cf7e:	462b      	mov	r3, r5
 800cf80:	9d06      	ldr	r5, [sp, #24]
 800cf82:	2601      	movs	r6, #1
 800cf84:	e9c5 2300 	strd	r2, r3, [r5]
 800cf88:	460b      	mov	r3, r1
 800cf8a:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 800cf8e:	f7f3 f8eb 	bl	8000168 <__aeabi_dsub>
 800cf92:	4684      	mov	ip, r0
 800cf94:	460f      	mov	r7, r1
 800cf96:	ad48      	add	r5, sp, #288	; 0x120
 800cf98:	42b4      	cmp	r4, r6
 800cf9a:	da2c      	bge.n	800cff6 <__kernel_rem_pio2+0x5b6>
 800cf9c:	9b00      	ldr	r3, [sp, #0]
 800cf9e:	b10b      	cbz	r3, 800cfa4 <__kernel_rem_pio2+0x564>
 800cfa0:	f107 4700 	add.w	r7, r7, #2147483648	; 0x80000000
 800cfa4:	4662      	mov	r2, ip
 800cfa6:	463b      	mov	r3, r7
 800cfa8:	9906      	ldr	r1, [sp, #24]
 800cfaa:	e9c1 2302 	strd	r2, r3, [r1, #8]
 800cfae:	e7a6      	b.n	800cefe <__kernel_rem_pio2+0x4be>
 800cfb0:	9ea2      	ldr	r6, [sp, #648]	; 0x288
 800cfb2:	ab48      	add	r3, sp, #288	; 0x120
 800cfb4:	4637      	mov	r7, r6
 800cfb6:	441d      	add	r5, r3
 800cfb8:	2c00      	cmp	r4, #0
 800cfba:	da09      	bge.n	800cfd0 <__kernel_rem_pio2+0x590>
 800cfbc:	9b00      	ldr	r3, [sp, #0]
 800cfbe:	b10b      	cbz	r3, 800cfc4 <__kernel_rem_pio2+0x584>
 800cfc0:	f107 4700 	add.w	r7, r7, #2147483648	; 0x80000000
 800cfc4:	4632      	mov	r2, r6
 800cfc6:	463b      	mov	r3, r7
 800cfc8:	9906      	ldr	r1, [sp, #24]
 800cfca:	e9c1 2300 	strd	r2, r3, [r1]
 800cfce:	e796      	b.n	800cefe <__kernel_rem_pio2+0x4be>
 800cfd0:	4630      	mov	r0, r6
 800cfd2:	e875 2302 	ldrd	r2, r3, [r5], #-8
 800cfd6:	4639      	mov	r1, r7
 800cfd8:	f7f3 f8c8 	bl	800016c <__adddf3>
 800cfdc:	3c01      	subs	r4, #1
 800cfde:	4606      	mov	r6, r0
 800cfe0:	460f      	mov	r7, r1
 800cfe2:	e7e9      	b.n	800cfb8 <__kernel_rem_pio2+0x578>
 800cfe4:	e875 2302 	ldrd	r2, r3, [r5], #-8
 800cfe8:	f7f3 f8c0 	bl	800016c <__adddf3>
 800cfec:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 800cff0:	e7bc      	b.n	800cf6c <__kernel_rem_pio2+0x52c>
 800cff2:	460d      	mov	r5, r1
 800cff4:	e7c2      	b.n	800cf7c <__kernel_rem_pio2+0x53c>
 800cff6:	4660      	mov	r0, ip
 800cff8:	e9f5 2302 	ldrd	r2, r3, [r5, #8]!
 800cffc:	4639      	mov	r1, r7
 800cffe:	f7f3 f8b5 	bl	800016c <__adddf3>
 800d002:	3601      	adds	r6, #1
 800d004:	4684      	mov	ip, r0
 800d006:	460f      	mov	r7, r1
 800d008:	e7c6      	b.n	800cf98 <__kernel_rem_pio2+0x558>
 800d00a:	e9da 6700 	ldrd	r6, r7, [sl]
 800d00e:	e95a 8902 	ldrd	r8, r9, [sl, #-8]
 800d012:	4632      	mov	r2, r6
 800d014:	463b      	mov	r3, r7
 800d016:	4640      	mov	r0, r8
 800d018:	4649      	mov	r1, r9
 800d01a:	f7f3 f8a7 	bl	800016c <__adddf3>
 800d01e:	4602      	mov	r2, r0
 800d020:	460b      	mov	r3, r1
 800d022:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d026:	4640      	mov	r0, r8
 800d028:	4649      	mov	r1, r9
 800d02a:	f7f3 f89d 	bl	8000168 <__aeabi_dsub>
 800d02e:	4632      	mov	r2, r6
 800d030:	463b      	mov	r3, r7
 800d032:	f7f3 f89b 	bl	800016c <__adddf3>
 800d036:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d03a:	e86a 0102 	strd	r0, r1, [sl], #-8
 800d03e:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800d042:	e9ca 2300 	strd	r2, r3, [sl]
 800d046:	e768      	b.n	800cf1a <__kernel_rem_pio2+0x4da>
 800d048:	e9da 8900 	ldrd	r8, r9, [sl]
 800d04c:	e95a 6702 	ldrd	r6, r7, [sl, #-8]
 800d050:	4642      	mov	r2, r8
 800d052:	464b      	mov	r3, r9
 800d054:	4630      	mov	r0, r6
 800d056:	4639      	mov	r1, r7
 800d058:	f7f3 f888 	bl	800016c <__adddf3>
 800d05c:	4602      	mov	r2, r0
 800d05e:	460b      	mov	r3, r1
 800d060:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d064:	4630      	mov	r0, r6
 800d066:	4639      	mov	r1, r7
 800d068:	f7f3 f87e 	bl	8000168 <__aeabi_dsub>
 800d06c:	4642      	mov	r2, r8
 800d06e:	464b      	mov	r3, r9
 800d070:	f7f3 f87c 	bl	800016c <__adddf3>
 800d074:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d078:	e86a 0102 	strd	r0, r1, [sl], #-8
 800d07c:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800d080:	e9ca 2300 	strd	r2, r3, [sl]
 800d084:	e74e      	b.n	800cf24 <__kernel_rem_pio2+0x4e4>
 800d086:	4638      	mov	r0, r7
 800d088:	e875 2302 	ldrd	r2, r3, [r5], #-8
 800d08c:	4631      	mov	r1, r6
 800d08e:	f7f3 f86d 	bl	800016c <__adddf3>
 800d092:	3c01      	subs	r4, #1
 800d094:	4607      	mov	r7, r0
 800d096:	460e      	mov	r6, r1
 800d098:	e74a      	b.n	800cf30 <__kernel_rem_pio2+0x4f0>
 800d09a:	9b06      	ldr	r3, [sp, #24]
 800d09c:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 800d0a0:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 800d0a4:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
 800d0a8:	e9c3 0401 	strd	r0, r4, [r3, #4]
 800d0ac:	e9c3 1703 	strd	r1, r7, [r3, #12]
 800d0b0:	601d      	str	r5, [r3, #0]
 800d0b2:	615e      	str	r6, [r3, #20]
 800d0b4:	e723      	b.n	800cefe <__kernel_rem_pio2+0x4be>
 800d0b6:	bf00      	nop
 800d0b8:	41700000 	.word	0x41700000
 800d0bc:	3e700000 	.word	0x3e700000

0800d0c0 <__kernel_cos>:
 800d0c0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d0c4:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800d0c8:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
 800d0cc:	4680      	mov	r8, r0
 800d0ce:	460f      	mov	r7, r1
 800d0d0:	e9cd 2300 	strd	r2, r3, [sp]
 800d0d4:	da04      	bge.n	800d0e0 <__kernel_cos+0x20>
 800d0d6:	f7f3 fcaf 	bl	8000a38 <__aeabi_d2iz>
 800d0da:	2800      	cmp	r0, #0
 800d0dc:	f000 8086 	beq.w	800d1ec <__kernel_cos+0x12c>
 800d0e0:	4642      	mov	r2, r8
 800d0e2:	463b      	mov	r3, r7
 800d0e4:	4640      	mov	r0, r8
 800d0e6:	4639      	mov	r1, r7
 800d0e8:	f7f3 f9f6 	bl	80004d8 <__aeabi_dmul>
 800d0ec:	2200      	movs	r2, #0
 800d0ee:	4b4e      	ldr	r3, [pc, #312]	; (800d228 <__kernel_cos+0x168>)
 800d0f0:	4604      	mov	r4, r0
 800d0f2:	460d      	mov	r5, r1
 800d0f4:	f7f3 f9f0 	bl	80004d8 <__aeabi_dmul>
 800d0f8:	a33f      	add	r3, pc, #252	; (adr r3, 800d1f8 <__kernel_cos+0x138>)
 800d0fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d0fe:	4682      	mov	sl, r0
 800d100:	468b      	mov	fp, r1
 800d102:	4620      	mov	r0, r4
 800d104:	4629      	mov	r1, r5
 800d106:	f7f3 f9e7 	bl	80004d8 <__aeabi_dmul>
 800d10a:	a33d      	add	r3, pc, #244	; (adr r3, 800d200 <__kernel_cos+0x140>)
 800d10c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d110:	f7f3 f82c 	bl	800016c <__adddf3>
 800d114:	4622      	mov	r2, r4
 800d116:	462b      	mov	r3, r5
 800d118:	f7f3 f9de 	bl	80004d8 <__aeabi_dmul>
 800d11c:	a33a      	add	r3, pc, #232	; (adr r3, 800d208 <__kernel_cos+0x148>)
 800d11e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d122:	f7f3 f821 	bl	8000168 <__aeabi_dsub>
 800d126:	4622      	mov	r2, r4
 800d128:	462b      	mov	r3, r5
 800d12a:	f7f3 f9d5 	bl	80004d8 <__aeabi_dmul>
 800d12e:	a338      	add	r3, pc, #224	; (adr r3, 800d210 <__kernel_cos+0x150>)
 800d130:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d134:	f7f3 f81a 	bl	800016c <__adddf3>
 800d138:	4622      	mov	r2, r4
 800d13a:	462b      	mov	r3, r5
 800d13c:	f7f3 f9cc 	bl	80004d8 <__aeabi_dmul>
 800d140:	a335      	add	r3, pc, #212	; (adr r3, 800d218 <__kernel_cos+0x158>)
 800d142:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d146:	f7f3 f80f 	bl	8000168 <__aeabi_dsub>
 800d14a:	4622      	mov	r2, r4
 800d14c:	462b      	mov	r3, r5
 800d14e:	f7f3 f9c3 	bl	80004d8 <__aeabi_dmul>
 800d152:	a333      	add	r3, pc, #204	; (adr r3, 800d220 <__kernel_cos+0x160>)
 800d154:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d158:	f7f3 f808 	bl	800016c <__adddf3>
 800d15c:	4622      	mov	r2, r4
 800d15e:	462b      	mov	r3, r5
 800d160:	f7f3 f9ba 	bl	80004d8 <__aeabi_dmul>
 800d164:	4622      	mov	r2, r4
 800d166:	462b      	mov	r3, r5
 800d168:	f7f3 f9b6 	bl	80004d8 <__aeabi_dmul>
 800d16c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d170:	4604      	mov	r4, r0
 800d172:	460d      	mov	r5, r1
 800d174:	4640      	mov	r0, r8
 800d176:	4639      	mov	r1, r7
 800d178:	f7f3 f9ae 	bl	80004d8 <__aeabi_dmul>
 800d17c:	460b      	mov	r3, r1
 800d17e:	4602      	mov	r2, r0
 800d180:	4629      	mov	r1, r5
 800d182:	4620      	mov	r0, r4
 800d184:	f7f2 fff0 	bl	8000168 <__aeabi_dsub>
 800d188:	4b28      	ldr	r3, [pc, #160]	; (800d22c <__kernel_cos+0x16c>)
 800d18a:	4680      	mov	r8, r0
 800d18c:	429e      	cmp	r6, r3
 800d18e:	4689      	mov	r9, r1
 800d190:	dc0e      	bgt.n	800d1b0 <__kernel_cos+0xf0>
 800d192:	4602      	mov	r2, r0
 800d194:	460b      	mov	r3, r1
 800d196:	4650      	mov	r0, sl
 800d198:	4659      	mov	r1, fp
 800d19a:	f7f2 ffe5 	bl	8000168 <__aeabi_dsub>
 800d19e:	4602      	mov	r2, r0
 800d1a0:	2000      	movs	r0, #0
 800d1a2:	460b      	mov	r3, r1
 800d1a4:	4922      	ldr	r1, [pc, #136]	; (800d230 <__kernel_cos+0x170>)
 800d1a6:	f7f2 ffdf 	bl	8000168 <__aeabi_dsub>
 800d1aa:	b003      	add	sp, #12
 800d1ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d1b0:	2400      	movs	r4, #0
 800d1b2:	4b20      	ldr	r3, [pc, #128]	; (800d234 <__kernel_cos+0x174>)
 800d1b4:	4622      	mov	r2, r4
 800d1b6:	429e      	cmp	r6, r3
 800d1b8:	bfcc      	ite	gt
 800d1ba:	4d1f      	ldrgt	r5, [pc, #124]	; (800d238 <__kernel_cos+0x178>)
 800d1bc:	f5a6 1500 	suble.w	r5, r6, #2097152	; 0x200000
 800d1c0:	462b      	mov	r3, r5
 800d1c2:	2000      	movs	r0, #0
 800d1c4:	491a      	ldr	r1, [pc, #104]	; (800d230 <__kernel_cos+0x170>)
 800d1c6:	f7f2 ffcf 	bl	8000168 <__aeabi_dsub>
 800d1ca:	4622      	mov	r2, r4
 800d1cc:	4606      	mov	r6, r0
 800d1ce:	460f      	mov	r7, r1
 800d1d0:	462b      	mov	r3, r5
 800d1d2:	4650      	mov	r0, sl
 800d1d4:	4659      	mov	r1, fp
 800d1d6:	f7f2 ffc7 	bl	8000168 <__aeabi_dsub>
 800d1da:	4642      	mov	r2, r8
 800d1dc:	464b      	mov	r3, r9
 800d1de:	f7f2 ffc3 	bl	8000168 <__aeabi_dsub>
 800d1e2:	4602      	mov	r2, r0
 800d1e4:	460b      	mov	r3, r1
 800d1e6:	4630      	mov	r0, r6
 800d1e8:	4639      	mov	r1, r7
 800d1ea:	e7dc      	b.n	800d1a6 <__kernel_cos+0xe6>
 800d1ec:	2000      	movs	r0, #0
 800d1ee:	4910      	ldr	r1, [pc, #64]	; (800d230 <__kernel_cos+0x170>)
 800d1f0:	e7db      	b.n	800d1aa <__kernel_cos+0xea>
 800d1f2:	bf00      	nop
 800d1f4:	f3af 8000 	nop.w
 800d1f8:	be8838d4 	.word	0xbe8838d4
 800d1fc:	bda8fae9 	.word	0xbda8fae9
 800d200:	bdb4b1c4 	.word	0xbdb4b1c4
 800d204:	3e21ee9e 	.word	0x3e21ee9e
 800d208:	809c52ad 	.word	0x809c52ad
 800d20c:	3e927e4f 	.word	0x3e927e4f
 800d210:	19cb1590 	.word	0x19cb1590
 800d214:	3efa01a0 	.word	0x3efa01a0
 800d218:	16c15177 	.word	0x16c15177
 800d21c:	3f56c16c 	.word	0x3f56c16c
 800d220:	5555554c 	.word	0x5555554c
 800d224:	3fa55555 	.word	0x3fa55555
 800d228:	3fe00000 	.word	0x3fe00000
 800d22c:	3fd33332 	.word	0x3fd33332
 800d230:	3ff00000 	.word	0x3ff00000
 800d234:	3fe90000 	.word	0x3fe90000
 800d238:	3fd20000 	.word	0x3fd20000
 800d23c:	00000000 	.word	0x00000000

0800d240 <__kernel_sin>:
 800d240:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d244:	b086      	sub	sp, #24
 800d246:	e9cd 2300 	strd	r2, r3, [sp]
 800d24a:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800d24e:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 800d252:	4682      	mov	sl, r0
 800d254:	460c      	mov	r4, r1
 800d256:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 800d258:	da03      	bge.n	800d262 <__kernel_sin+0x22>
 800d25a:	f7f3 fbed 	bl	8000a38 <__aeabi_d2iz>
 800d25e:	2800      	cmp	r0, #0
 800d260:	d050      	beq.n	800d304 <__kernel_sin+0xc4>
 800d262:	4652      	mov	r2, sl
 800d264:	4623      	mov	r3, r4
 800d266:	4650      	mov	r0, sl
 800d268:	4621      	mov	r1, r4
 800d26a:	f7f3 f935 	bl	80004d8 <__aeabi_dmul>
 800d26e:	4606      	mov	r6, r0
 800d270:	460f      	mov	r7, r1
 800d272:	4602      	mov	r2, r0
 800d274:	460b      	mov	r3, r1
 800d276:	4650      	mov	r0, sl
 800d278:	4621      	mov	r1, r4
 800d27a:	f7f3 f92d 	bl	80004d8 <__aeabi_dmul>
 800d27e:	a33e      	add	r3, pc, #248	; (adr r3, 800d378 <__kernel_sin+0x138>)
 800d280:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d284:	4680      	mov	r8, r0
 800d286:	4689      	mov	r9, r1
 800d288:	4630      	mov	r0, r6
 800d28a:	4639      	mov	r1, r7
 800d28c:	f7f3 f924 	bl	80004d8 <__aeabi_dmul>
 800d290:	a33b      	add	r3, pc, #236	; (adr r3, 800d380 <__kernel_sin+0x140>)
 800d292:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d296:	f7f2 ff67 	bl	8000168 <__aeabi_dsub>
 800d29a:	4632      	mov	r2, r6
 800d29c:	463b      	mov	r3, r7
 800d29e:	f7f3 f91b 	bl	80004d8 <__aeabi_dmul>
 800d2a2:	a339      	add	r3, pc, #228	; (adr r3, 800d388 <__kernel_sin+0x148>)
 800d2a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d2a8:	f7f2 ff60 	bl	800016c <__adddf3>
 800d2ac:	4632      	mov	r2, r6
 800d2ae:	463b      	mov	r3, r7
 800d2b0:	f7f3 f912 	bl	80004d8 <__aeabi_dmul>
 800d2b4:	a336      	add	r3, pc, #216	; (adr r3, 800d390 <__kernel_sin+0x150>)
 800d2b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d2ba:	f7f2 ff55 	bl	8000168 <__aeabi_dsub>
 800d2be:	4632      	mov	r2, r6
 800d2c0:	463b      	mov	r3, r7
 800d2c2:	f7f3 f909 	bl	80004d8 <__aeabi_dmul>
 800d2c6:	a334      	add	r3, pc, #208	; (adr r3, 800d398 <__kernel_sin+0x158>)
 800d2c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d2cc:	f7f2 ff4e 	bl	800016c <__adddf3>
 800d2d0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d2d4:	b9dd      	cbnz	r5, 800d30e <__kernel_sin+0xce>
 800d2d6:	4602      	mov	r2, r0
 800d2d8:	460b      	mov	r3, r1
 800d2da:	4630      	mov	r0, r6
 800d2dc:	4639      	mov	r1, r7
 800d2de:	f7f3 f8fb 	bl	80004d8 <__aeabi_dmul>
 800d2e2:	a32f      	add	r3, pc, #188	; (adr r3, 800d3a0 <__kernel_sin+0x160>)
 800d2e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d2e8:	f7f2 ff3e 	bl	8000168 <__aeabi_dsub>
 800d2ec:	4642      	mov	r2, r8
 800d2ee:	464b      	mov	r3, r9
 800d2f0:	f7f3 f8f2 	bl	80004d8 <__aeabi_dmul>
 800d2f4:	4602      	mov	r2, r0
 800d2f6:	460b      	mov	r3, r1
 800d2f8:	4650      	mov	r0, sl
 800d2fa:	4621      	mov	r1, r4
 800d2fc:	f7f2 ff36 	bl	800016c <__adddf3>
 800d300:	4682      	mov	sl, r0
 800d302:	460c      	mov	r4, r1
 800d304:	4650      	mov	r0, sl
 800d306:	4621      	mov	r1, r4
 800d308:	b006      	add	sp, #24
 800d30a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d30e:	2200      	movs	r2, #0
 800d310:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d314:	4b24      	ldr	r3, [pc, #144]	; (800d3a8 <__kernel_sin+0x168>)
 800d316:	f7f3 f8df 	bl	80004d8 <__aeabi_dmul>
 800d31a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d31e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d322:	4640      	mov	r0, r8
 800d324:	4649      	mov	r1, r9
 800d326:	f7f3 f8d7 	bl	80004d8 <__aeabi_dmul>
 800d32a:	4602      	mov	r2, r0
 800d32c:	460b      	mov	r3, r1
 800d32e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d332:	f7f2 ff19 	bl	8000168 <__aeabi_dsub>
 800d336:	4632      	mov	r2, r6
 800d338:	463b      	mov	r3, r7
 800d33a:	f7f3 f8cd 	bl	80004d8 <__aeabi_dmul>
 800d33e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d342:	f7f2 ff11 	bl	8000168 <__aeabi_dsub>
 800d346:	a316      	add	r3, pc, #88	; (adr r3, 800d3a0 <__kernel_sin+0x160>)
 800d348:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d34c:	4606      	mov	r6, r0
 800d34e:	460f      	mov	r7, r1
 800d350:	4640      	mov	r0, r8
 800d352:	4649      	mov	r1, r9
 800d354:	f7f3 f8c0 	bl	80004d8 <__aeabi_dmul>
 800d358:	4602      	mov	r2, r0
 800d35a:	460b      	mov	r3, r1
 800d35c:	4630      	mov	r0, r6
 800d35e:	4639      	mov	r1, r7
 800d360:	f7f2 ff04 	bl	800016c <__adddf3>
 800d364:	4602      	mov	r2, r0
 800d366:	460b      	mov	r3, r1
 800d368:	4650      	mov	r0, sl
 800d36a:	4621      	mov	r1, r4
 800d36c:	f7f2 fefc 	bl	8000168 <__aeabi_dsub>
 800d370:	e7c6      	b.n	800d300 <__kernel_sin+0xc0>
 800d372:	bf00      	nop
 800d374:	f3af 8000 	nop.w
 800d378:	5acfd57c 	.word	0x5acfd57c
 800d37c:	3de5d93a 	.word	0x3de5d93a
 800d380:	8a2b9ceb 	.word	0x8a2b9ceb
 800d384:	3e5ae5e6 	.word	0x3e5ae5e6
 800d388:	57b1fe7d 	.word	0x57b1fe7d
 800d38c:	3ec71de3 	.word	0x3ec71de3
 800d390:	19c161d5 	.word	0x19c161d5
 800d394:	3f2a01a0 	.word	0x3f2a01a0
 800d398:	1110f8a6 	.word	0x1110f8a6
 800d39c:	3f811111 	.word	0x3f811111
 800d3a0:	55555549 	.word	0x55555549
 800d3a4:	3fc55555 	.word	0x3fc55555
 800d3a8:	3fe00000 	.word	0x3fe00000

0800d3ac <fabs>:
 800d3ac:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800d3b0:	4619      	mov	r1, r3
 800d3b2:	4770      	bx	lr
 800d3b4:	0000      	movs	r0, r0
	...

0800d3b8 <scalbn>:
 800d3b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d3ba:	4616      	mov	r6, r2
 800d3bc:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800d3c0:	4604      	mov	r4, r0
 800d3c2:	460d      	mov	r5, r1
 800d3c4:	460b      	mov	r3, r1
 800d3c6:	b992      	cbnz	r2, 800d3ee <scalbn+0x36>
 800d3c8:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800d3cc:	4303      	orrs	r3, r0
 800d3ce:	d03c      	beq.n	800d44a <scalbn+0x92>
 800d3d0:	4b31      	ldr	r3, [pc, #196]	; (800d498 <scalbn+0xe0>)
 800d3d2:	2200      	movs	r2, #0
 800d3d4:	f7f3 f880 	bl	80004d8 <__aeabi_dmul>
 800d3d8:	4b30      	ldr	r3, [pc, #192]	; (800d49c <scalbn+0xe4>)
 800d3da:	4604      	mov	r4, r0
 800d3dc:	429e      	cmp	r6, r3
 800d3de:	460d      	mov	r5, r1
 800d3e0:	da0f      	bge.n	800d402 <scalbn+0x4a>
 800d3e2:	a329      	add	r3, pc, #164	; (adr r3, 800d488 <scalbn+0xd0>)
 800d3e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d3e8:	f7f3 f876 	bl	80004d8 <__aeabi_dmul>
 800d3ec:	e006      	b.n	800d3fc <scalbn+0x44>
 800d3ee:	f240 77ff 	movw	r7, #2047	; 0x7ff
 800d3f2:	42ba      	cmp	r2, r7
 800d3f4:	d109      	bne.n	800d40a <scalbn+0x52>
 800d3f6:	4602      	mov	r2, r0
 800d3f8:	f7f2 feb8 	bl	800016c <__adddf3>
 800d3fc:	4604      	mov	r4, r0
 800d3fe:	460d      	mov	r5, r1
 800d400:	e023      	b.n	800d44a <scalbn+0x92>
 800d402:	460b      	mov	r3, r1
 800d404:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800d408:	3a36      	subs	r2, #54	; 0x36
 800d40a:	f24c 3150 	movw	r1, #50000	; 0xc350
 800d40e:	428e      	cmp	r6, r1
 800d410:	dd0e      	ble.n	800d430 <scalbn+0x78>
 800d412:	a31f      	add	r3, pc, #124	; (adr r3, 800d490 <scalbn+0xd8>)
 800d414:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d418:	f005 4400 	and.w	r4, r5, #2147483648	; 0x80000000
 800d41c:	f044 41fc 	orr.w	r1, r4, #2113929216	; 0x7e000000
 800d420:	f441 115f 	orr.w	r1, r1, #3653632	; 0x37c000
 800d424:	f441 5110 	orr.w	r1, r1, #9216	; 0x2400
 800d428:	481d      	ldr	r0, [pc, #116]	; (800d4a0 <scalbn+0xe8>)
 800d42a:	f041 013c 	orr.w	r1, r1, #60	; 0x3c
 800d42e:	e7db      	b.n	800d3e8 <scalbn+0x30>
 800d430:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800d434:	4432      	add	r2, r6
 800d436:	428a      	cmp	r2, r1
 800d438:	dceb      	bgt.n	800d412 <scalbn+0x5a>
 800d43a:	2a00      	cmp	r2, #0
 800d43c:	dd08      	ble.n	800d450 <scalbn+0x98>
 800d43e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800d442:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800d446:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800d44a:	4620      	mov	r0, r4
 800d44c:	4629      	mov	r1, r5
 800d44e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d450:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800d454:	da0c      	bge.n	800d470 <scalbn+0xb8>
 800d456:	a30c      	add	r3, pc, #48	; (adr r3, 800d488 <scalbn+0xd0>)
 800d458:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d45c:	f005 4400 	and.w	r4, r5, #2147483648	; 0x80000000
 800d460:	f044 71d2 	orr.w	r1, r4, #27525120	; 0x1a40000
 800d464:	f441 31b7 	orr.w	r1, r1, #93696	; 0x16e00
 800d468:	480e      	ldr	r0, [pc, #56]	; (800d4a4 <scalbn+0xec>)
 800d46a:	f041 011f 	orr.w	r1, r1, #31
 800d46e:	e7bb      	b.n	800d3e8 <scalbn+0x30>
 800d470:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800d474:	3236      	adds	r2, #54	; 0x36
 800d476:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800d47a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800d47e:	4620      	mov	r0, r4
 800d480:	4629      	mov	r1, r5
 800d482:	2200      	movs	r2, #0
 800d484:	4b08      	ldr	r3, [pc, #32]	; (800d4a8 <scalbn+0xf0>)
 800d486:	e7af      	b.n	800d3e8 <scalbn+0x30>
 800d488:	c2f8f359 	.word	0xc2f8f359
 800d48c:	01a56e1f 	.word	0x01a56e1f
 800d490:	8800759c 	.word	0x8800759c
 800d494:	7e37e43c 	.word	0x7e37e43c
 800d498:	43500000 	.word	0x43500000
 800d49c:	ffff3cb0 	.word	0xffff3cb0
 800d4a0:	8800759c 	.word	0x8800759c
 800d4a4:	c2f8f359 	.word	0xc2f8f359
 800d4a8:	3c900000 	.word	0x3c900000

0800d4ac <_init>:
 800d4ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d4ae:	bf00      	nop
 800d4b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d4b2:	bc08      	pop	{r3}
 800d4b4:	469e      	mov	lr, r3
 800d4b6:	4770      	bx	lr

0800d4b8 <_fini>:
 800d4b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d4ba:	bf00      	nop
 800d4bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d4be:	bc08      	pop	{r3}
 800d4c0:	469e      	mov	lr, r3
 800d4c2:	4770      	bx	lr
