Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Sep  4 21:50:45 2025
| Host         : DESKTOP-D2NNA1U running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lenet_bd_wrapper_timing_summary_routed.rpt -pb lenet_bd_wrapper_timing_summary_routed.pb -rpx lenet_bd_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : lenet_bd_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert   3           
TIMING-18  Warning   Missing input or output delay  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.657        0.000                      0                39731        0.013        0.000                      0                39731        5.178        0.000                       0                 16329  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 6.428}      12.857          77.779          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.657        0.000                      0                39635        0.013        0.000                      0                39635        5.178        0.000                       0                 16329  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               7.956        0.000                      0                   96        0.572        0.000                      0                   96  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_fpga_0                  
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.657ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.013ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.178ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.657ns  (required time - arrival time)
  Source:                 lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Destination:            lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/fc1_weights_U/q0_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.857ns  (clk_fpga_0 rise@12.857ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.108ns  (logic 3.637ns (30.038%)  route 8.471ns (69.962%))
  Logic Levels:           11  (CARRY4=1 LUT3=1 LUT5=1 LUT6=3 MUXF7=3 MUXF8=2)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.851ns = ( 15.708 - 12.857 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.386ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16334, routed)       1.711     3.005    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/ap_clk
    SLICE_X65Y62         FDRE                                         r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.456     3.461 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118_ap_start_reg_reg/Q
                         net (fo=33, routed)          1.253     4.714    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118_ap_start_reg
    SLICE_X66Y74         LUT3 (Prop_lut3_I1_O)        0.150     4.864 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/j_fu_96[8]_i_1/O
                         net (fo=59, routed)          0.725     5.589    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/j_fu_960
    SLICE_X80Y75         LUT5 (Prop_lut5_I2_O)        0.348     5.937 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/g0_b22_i_7/O
                         net (fo=1, routed)           0.000     5.937    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/g0_b22_i_7_n_6
    SLICE_X80Y75         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.577 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/g0_b22_i_1/O[3]
                         net (fo=10518, routed)       2.791     9.368    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/fc1_weights_address0[6]
    SLICE_X90Y116        MUXF7 (Prop_muxf7_S_O)       0.496     9.864 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0_reg[24]_i_482/O
                         net (fo=1, routed)           0.673    10.537    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0_reg[24]_i_482_n_6
    SLICE_X89Y116        LUT6 (Prop_lut6_I5_O)        0.298    10.835 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0[24]_i_298/O
                         net (fo=1, routed)           0.000    10.835    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0[24]_i_298_n_6
    SLICE_X89Y116        MUXF7 (Prop_muxf7_I1_O)      0.217    11.052 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0_reg[24]_i_246/O
                         net (fo=1, routed)           0.000    11.052    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0_reg[24]_i_246_n_6
    SLICE_X89Y116        MUXF8 (Prop_muxf8_I1_O)      0.094    11.146 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0_reg[24]_i_108/O
                         net (fo=1, routed)           1.492    12.638    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0_reg[24]_i_108_n_6
    SLICE_X107Y118       LUT6 (Prop_lut6_I1_O)        0.316    12.954 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0[24]_i_34/O
                         net (fo=1, routed)           0.000    12.954    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0[24]_i_34_n_6
    SLICE_X107Y118       MUXF7 (Prop_muxf7_I0_O)      0.212    13.166 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0_reg[24]_i_14/O
                         net (fo=1, routed)           0.000    13.166    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0_reg[24]_i_14_n_6
    SLICE_X107Y118       MUXF8 (Prop_muxf8_I1_O)      0.094    13.260 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0_reg[24]_i_4/O
                         net (fo=1, routed)           1.537    14.797    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0_reg[24]_i_4_n_6
    SLICE_X107Y80        LUT6 (Prop_lut6_I5_O)        0.316    15.113 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0[24]_i_1/O
                         net (fo=1, routed)           0.000    15.113    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/fc1_weights_U/q00__1[2]
    SLICE_X107Y80        FDRE                                         r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/fc1_weights_U/q0_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.857    12.857 r  
    PS7_X0Y0             PS7                          0.000    12.857 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    13.945    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.036 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16334, routed)       1.672    15.708    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/fc1_weights_U/ap_clk
    SLICE_X107Y80        FDRE                                         r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/fc1_weights_U/q0_reg[24]/C
                         clock pessimism              0.229    15.937    
                         clock uncertainty           -0.196    15.741    
    SLICE_X107Y80        FDRE (Setup_fdre_C_D)        0.029    15.770    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/fc1_weights_U/q0_reg[24]
  -------------------------------------------------------------------
                         required time                         15.770    
                         arrival time                         -15.113    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.686ns  (required time - arrival time)
  Source:                 lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Destination:            lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/fc1_weights_U/q0_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.857ns  (clk_fpga_0 rise@12.857ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.950ns  (logic 3.281ns (27.456%)  route 8.669ns (72.544%))
  Logic Levels:           12  (CARRY4=1 LUT3=1 LUT5=1 LUT6=4 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 15.577 - 12.857 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.386ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16334, routed)       1.711     3.005    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/ap_clk
    SLICE_X65Y62         FDRE                                         r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.456     3.461 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118_ap_start_reg_reg/Q
                         net (fo=33, routed)          1.253     4.714    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118_ap_start_reg
    SLICE_X66Y74         LUT3 (Prop_lut3_I1_O)        0.150     4.864 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/j_fu_96[8]_i_1/O
                         net (fo=59, routed)          0.725     5.589    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/j_fu_960
    SLICE_X80Y75         LUT5 (Prop_lut5_I2_O)        0.348     5.937 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/g0_b22_i_7/O
                         net (fo=1, routed)           0.000     5.937    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/g0_b22_i_7_n_6
    SLICE_X80Y75         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     6.164 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/g0_b22_i_1/O[1]
                         net (fo=21016, routed)       3.724     9.888    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/fc1_weights_U/O[1]
    SLICE_X90Y126        LUT6 (Prop_lut6_I4_O)        0.303    10.191 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/fc1_weights_U/g396_b29/O
                         net (fo=1, routed)           0.000    10.191    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0[29]_i_320_4
    SLICE_X90Y126        MUXF7 (Prop_muxf7_I0_O)      0.209    10.400 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0_reg[29]_i_568/O
                         net (fo=1, routed)           0.800    11.200    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0_reg[29]_i_568_n_6
    SLICE_X90Y127        LUT6 (Prop_lut6_I1_O)        0.297    11.497 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0[29]_i_320/O
                         net (fo=1, routed)           0.000    11.497    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0[29]_i_320_n_6
    SLICE_X90Y127        MUXF7 (Prop_muxf7_I1_O)      0.247    11.744 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0_reg[29]_i_257/O
                         net (fo=1, routed)           0.000    11.744    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0_reg[29]_i_257_n_6
    SLICE_X90Y127        MUXF8 (Prop_muxf8_I0_O)      0.098    11.842 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0_reg[29]_i_114/O
                         net (fo=1, routed)           0.829    12.671    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0_reg[29]_i_114_n_6
    SLICE_X87Y117        LUT6 (Prop_lut6_I5_O)        0.319    12.990 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0[29]_i_35/O
                         net (fo=1, routed)           0.000    12.990    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0[29]_i_35_n_6
    SLICE_X87Y117        MUXF7 (Prop_muxf7_I1_O)      0.217    13.207 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0_reg[29]_i_14/O
                         net (fo=1, routed)           0.000    13.207    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0_reg[29]_i_14_n_6
    SLICE_X87Y117        MUXF8 (Prop_muxf8_I1_O)      0.094    13.301 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0_reg[29]_i_4/O
                         net (fo=1, routed)           1.338    14.639    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0_reg[29]_i_4_n_6
    SLICE_X88Y86         LUT6 (Prop_lut6_I5_O)        0.316    14.955 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0[29]_i_1/O
                         net (fo=1, routed)           0.000    14.955    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/fc1_weights_U/q00__1[4]
    SLICE_X88Y86         FDRE                                         r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/fc1_weights_U/q0_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.857    12.857 r  
    PS7_X0Y0             PS7                          0.000    12.857 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    13.945    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.036 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16334, routed)       1.541    15.577    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/fc1_weights_U/ap_clk
    SLICE_X88Y86         FDRE                                         r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/fc1_weights_U/q0_reg[29]/C
                         clock pessimism              0.229    15.806    
                         clock uncertainty           -0.196    15.610    
    SLICE_X88Y86         FDRE (Setup_fdre_C_D)        0.031    15.641    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/fc1_weights_U/q0_reg[29]
  -------------------------------------------------------------------
                         required time                         15.641    
                         arrival time                         -14.955    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.806ns  (required time - arrival time)
  Source:                 lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Destination:            lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/fc1_weights_U/q0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.857ns  (clk_fpga_0 rise@12.857ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.897ns  (logic 3.709ns (31.177%)  route 8.188ns (68.823%))
  Logic Levels:           12  (CARRY4=1 LUT3=1 LUT5=1 LUT6=4 MUXF7=3 MUXF8=2)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.786ns = ( 15.643 - 12.857 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.386ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16334, routed)       1.711     3.005    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/ap_clk
    SLICE_X65Y62         FDRE                                         r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.456     3.461 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118_ap_start_reg_reg/Q
                         net (fo=33, routed)          1.253     4.714    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118_ap_start_reg
    SLICE_X66Y74         LUT3 (Prop_lut3_I1_O)        0.150     4.864 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/j_fu_96[8]_i_1/O
                         net (fo=59, routed)          0.725     5.589    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/j_fu_960
    SLICE_X80Y75         LUT5 (Prop_lut5_I2_O)        0.348     5.937 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/g0_b22_i_7/O
                         net (fo=1, routed)           0.000     5.937    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/g0_b22_i_7_n_6
    SLICE_X80Y75         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.517 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/g0_b22_i_1/O[2]
                         net (fo=21015, routed)       2.526     9.043    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/fc1_weights_U/O[2]
    SLICE_X110Y98        LUT6 (Prop_lut6_I5_O)        0.302     9.345 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/fc1_weights_U/g173_b3/O
                         net (fo=1, routed)           0.000     9.345    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0[3]_i_284_5
    SLICE_X110Y98        MUXF7 (Prop_muxf7_I1_O)      0.245     9.590 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0_reg[3]_i_424/O
                         net (fo=1, routed)           0.948    10.538    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0_reg[3]_i_424_n_6
    SLICE_X111Y99        LUT6 (Prop_lut6_I1_O)        0.298    10.836 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0[3]_i_284/O
                         net (fo=1, routed)           0.000    10.836    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0[3]_i_284_n_6
    SLICE_X111Y99        MUXF7 (Prop_muxf7_I1_O)      0.245    11.081 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0_reg[3]_i_239/O
                         net (fo=1, routed)           0.000    11.081    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0_reg[3]_i_239_n_6
    SLICE_X111Y99        MUXF8 (Prop_muxf8_I0_O)      0.104    11.185 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0_reg[3]_i_105/O
                         net (fo=1, routed)           1.007    12.191    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0_reg[3]_i_105_n_6
    SLICE_X105Y96        LUT6 (Prop_lut6_I3_O)        0.316    12.507 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0[3]_i_33/O
                         net (fo=1, routed)           0.000    12.507    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0[3]_i_33_n_6
    SLICE_X105Y96        MUXF7 (Prop_muxf7_I1_O)      0.245    12.752 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0_reg[3]_i_13/O
                         net (fo=1, routed)           0.000    12.752    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0_reg[3]_i_13_n_6
    SLICE_X105Y96        MUXF8 (Prop_muxf8_I0_O)      0.104    12.856 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0_reg[3]_i_4/O
                         net (fo=1, routed)           1.729    14.586    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0_reg[3]_i_4_n_6
    SLICE_X105Y59        LUT6 (Prop_lut6_I5_O)        0.316    14.902 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0[3]_i_1__3/O
                         net (fo=1, routed)           0.000    14.902    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/fc1_weights_U/q00__0[3]
    SLICE_X105Y59        FDRE                                         r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/fc1_weights_U/q0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.857    12.857 r  
    PS7_X0Y0             PS7                          0.000    12.857 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    13.945    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.036 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16334, routed)       1.607    15.643    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/fc1_weights_U/ap_clk
    SLICE_X105Y59        FDRE                                         r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/fc1_weights_U/q0_reg[3]/C
                         clock pessimism              0.229    15.872    
                         clock uncertainty           -0.196    15.676    
    SLICE_X105Y59        FDRE (Setup_fdre_C_D)        0.032    15.708    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/fc1_weights_U/q0_reg[3]
  -------------------------------------------------------------------
                         required time                         15.708    
                         arrival time                         -14.902    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             0.884ns  (required time - arrival time)
  Source:                 lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Destination:            lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/fc1_weights_U/q0_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.857ns  (clk_fpga_0 rise@12.857ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.875ns  (logic 3.662ns (30.837%)  route 8.213ns (69.163%))
  Logic Levels:           11  (CARRY4=1 LUT3=1 LUT5=1 LUT6=3 MUXF7=3 MUXF8=2)
  Clock Path Skew:        0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.845ns = ( 15.702 - 12.857 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.386ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16334, routed)       1.711     3.005    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/ap_clk
    SLICE_X65Y62         FDRE                                         r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.456     3.461 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118_ap_start_reg_reg/Q
                         net (fo=33, routed)          1.253     4.714    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118_ap_start_reg
    SLICE_X66Y74         LUT3 (Prop_lut3_I1_O)        0.150     4.864 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/j_fu_96[8]_i_1/O
                         net (fo=59, routed)          0.725     5.589    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/j_fu_960
    SLICE_X80Y75         LUT5 (Prop_lut5_I2_O)        0.348     5.937 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/g0_b22_i_7/O
                         net (fo=1, routed)           0.000     5.937    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/g0_b22_i_7_n_6
    SLICE_X80Y75         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.577 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/g0_b22_i_1/O[3]
                         net (fo=10518, routed)       2.930     9.507    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/fc1_weights_address0[6]
    SLICE_X109Y101       MUXF7 (Prop_muxf7_S_O)       0.478     9.985 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0_reg[23]_i_433/O
                         net (fo=1, routed)           0.565    10.549    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0_reg[23]_i_433_n_6
    SLICE_X111Y101       LUT6 (Prop_lut6_I3_O)        0.298    10.847 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0[23]_i_286/O
                         net (fo=1, routed)           0.000    10.847    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0[23]_i_286_n_6
    SLICE_X111Y101       MUXF7 (Prop_muxf7_I1_O)      0.217    11.064 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0_reg[23]_i_240/O
                         net (fo=1, routed)           0.000    11.064    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0_reg[23]_i_240_n_6
    SLICE_X111Y101       MUXF8 (Prop_muxf8_I1_O)      0.094    11.158 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0_reg[23]_i_105/O
                         net (fo=1, routed)           1.226    12.384    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0_reg[23]_i_105_n_6
    SLICE_X103Y107       LUT6 (Prop_lut6_I3_O)        0.316    12.700 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0[23]_i_33/O
                         net (fo=1, routed)           0.000    12.700    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0[23]_i_33_n_6
    SLICE_X103Y107       MUXF7 (Prop_muxf7_I1_O)      0.245    12.945 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0_reg[23]_i_13/O
                         net (fo=1, routed)           0.000    12.945    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0_reg[23]_i_13_n_6
    SLICE_X103Y107       MUXF8 (Prop_muxf8_I0_O)      0.104    13.049 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0_reg[23]_i_4/O
                         net (fo=1, routed)           1.515    14.564    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0_reg[23]_i_4_n_6
    SLICE_X107Y75        LUT6 (Prop_lut6_I5_O)        0.316    14.880 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0[23]_i_1/O
                         net (fo=1, routed)           0.000    14.880    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/fc1_weights_U/q00__1[1]
    SLICE_X107Y75        FDRE                                         r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/fc1_weights_U/q0_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.857    12.857 r  
    PS7_X0Y0             PS7                          0.000    12.857 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    13.945    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.036 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16334, routed)       1.666    15.702    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/fc1_weights_U/ap_clk
    SLICE_X107Y75        FDRE                                         r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/fc1_weights_U/q0_reg[23]/C
                         clock pessimism              0.229    15.931    
                         clock uncertainty           -0.196    15.735    
    SLICE_X107Y75        FDRE (Setup_fdre_C_D)        0.029    15.764    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/fc1_weights_U/q0_reg[23]
  -------------------------------------------------------------------
                         required time                         15.764    
                         arrival time                         -14.880    
  -------------------------------------------------------------------
                         slack                                  0.884    

Slack (MET) :             0.885ns  (required time - arrival time)
  Source:                 lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Destination:            lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/fc1_weights_U/q0_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.857ns  (clk_fpga_0 rise@12.857ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.624ns  (logic 3.616ns (31.108%)  route 8.008ns (68.892%))
  Logic Levels:           12  (CARRY4=1 LUT3=1 LUT5=1 LUT6=4 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 15.501 - 12.857 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.386ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16334, routed)       1.711     3.005    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/ap_clk
    SLICE_X65Y62         FDRE                                         r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.456     3.461 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118_ap_start_reg_reg/Q
                         net (fo=33, routed)          1.253     4.714    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118_ap_start_reg
    SLICE_X66Y74         LUT3 (Prop_lut3_I1_O)        0.150     4.864 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/j_fu_96[8]_i_1/O
                         net (fo=59, routed)          0.725     5.589    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/j_fu_960
    SLICE_X80Y75         LUT5 (Prop_lut5_I2_O)        0.348     5.937 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/g0_b22_i_7/O
                         net (fo=1, routed)           0.000     5.937    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/g0_b22_i_7_n_6
    SLICE_X80Y75         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.517 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/g0_b22_i_1/O[2]
                         net (fo=21015, routed)       2.867     9.384    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/fc1_weights_U/O[2]
    SLICE_X34Y95         LUT6 (Prop_lut6_I5_O)        0.302     9.686 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/fc1_weights_U/g96_b16/O
                         net (fo=1, routed)           0.000     9.686    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0_reg[16]_i_306_0
    SLICE_X34Y95         MUXF7 (Prop_muxf7_I0_O)      0.241     9.927 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0_reg[16]_i_477/O
                         net (fo=1, routed)           0.000     9.927    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0_reg[16]_i_477_n_6
    SLICE_X34Y95         MUXF8 (Prop_muxf8_I0_O)      0.098    10.025 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0_reg[16]_i_306/O
                         net (fo=1, routed)           1.292    11.317    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0_reg[16]_i_306_n_6
    SLICE_X32Y97         LUT6 (Prop_lut6_I5_O)        0.319    11.636 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0[16]_i_209/O
                         net (fo=1, routed)           0.000    11.636    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0[16]_i_209_n_6
    SLICE_X32Y97         MUXF7 (Prop_muxf7_I0_O)      0.209    11.845 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0_reg[16]_i_90/O
                         net (fo=1, routed)           0.000    11.845    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0_reg[16]_i_90_n_6
    SLICE_X32Y97         MUXF8 (Prop_muxf8_I1_O)      0.088    11.933 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0_reg[16]_i_30/O
                         net (fo=1, routed)           1.226    13.159    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0_reg[16]_i_30_n_6
    SLICE_X32Y83         LUT6 (Prop_lut6_I3_O)        0.319    13.478 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0[16]_i_12/O
                         net (fo=1, routed)           0.000    13.478    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0[16]_i_12_n_6
    SLICE_X32Y83         MUXF7 (Prop_muxf7_I0_O)      0.209    13.687 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0_reg[16]_i_4/O
                         net (fo=1, routed)           0.645    14.332    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0_reg[16]_i_4_n_6
    SLICE_X32Y77         LUT6 (Prop_lut6_I5_O)        0.297    14.629 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0[16]_i_1__2/O
                         net (fo=1, routed)           0.000    14.629    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/fc1_weights_U/q00[11]
    SLICE_X32Y77         FDRE                                         r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/fc1_weights_U/q0_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.857    12.857 r  
    PS7_X0Y0             PS7                          0.000    12.857 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    13.945    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.036 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16334, routed)       1.465    15.501    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/fc1_weights_U/ap_clk
    SLICE_X32Y77         FDRE                                         r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/fc1_weights_U/q0_reg[16]/C
                         clock pessimism              0.129    15.630    
                         clock uncertainty           -0.196    15.433    
    SLICE_X32Y77         FDRE (Setup_fdre_C_D)        0.081    15.514    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/fc1_weights_U/q0_reg[16]
  -------------------------------------------------------------------
                         required time                         15.514    
                         arrival time                         -14.629    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             0.891ns  (required time - arrival time)
  Source:                 lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Destination:            lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/fc1_weights_U/q0_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.857ns  (clk_fpga_0 rise@12.857ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.841ns  (logic 3.674ns (31.028%)  route 8.167ns (68.972%))
  Logic Levels:           11  (CARRY4=1 LUT3=1 LUT5=1 LUT6=3 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 15.627 - 12.857 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.386ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16334, routed)       1.711     3.005    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/ap_clk
    SLICE_X65Y62         FDRE                                         r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.456     3.461 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118_ap_start_reg_reg/Q
                         net (fo=33, routed)          1.253     4.714    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118_ap_start_reg
    SLICE_X66Y74         LUT3 (Prop_lut3_I1_O)        0.150     4.864 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/j_fu_96[8]_i_1/O
                         net (fo=59, routed)          0.725     5.589    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/j_fu_960
    SLICE_X80Y75         LUT5 (Prop_lut5_I2_O)        0.348     5.937 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/g0_b22_i_7/O
                         net (fo=1, routed)           0.000     5.937    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/g0_b22_i_7_n_6
    SLICE_X80Y75         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.577 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/g0_b22_i_1/O[3]
                         net (fo=10518, routed)       2.916     9.493    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/fc1_weights_address0[6]
    SLICE_X95Y102        MUXF7 (Prop_muxf7_S_O)       0.458     9.951 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0_reg[25]_i_388/O
                         net (fo=1, routed)           0.570    10.520    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0_reg[25]_i_388_n_6
    SLICE_X94Y103        LUT6 (Prop_lut6_I1_O)        0.299    10.819 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0[25]_i_275/O
                         net (fo=1, routed)           0.000    10.819    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0[25]_i_275_n_6
    SLICE_X94Y103        MUXF7 (Prop_muxf7_I0_O)      0.241    11.060 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0_reg[25]_i_235/O
                         net (fo=1, routed)           0.000    11.060    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0_reg[25]_i_235_n_6
    SLICE_X94Y103        MUXF8 (Prop_muxf8_I0_O)      0.098    11.158 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0_reg[25]_i_103/O
                         net (fo=1, routed)           1.079    12.237    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0_reg[25]_i_103_n_6
    SLICE_X87Y111        LUT6 (Prop_lut6_I0_O)        0.319    12.556 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0[25]_i_33/O
                         net (fo=1, routed)           0.000    12.556    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0[25]_i_33_n_6
    SLICE_X87Y111        MUXF7 (Prop_muxf7_I1_O)      0.245    12.801 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0_reg[25]_i_13/O
                         net (fo=1, routed)           0.000    12.801    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0_reg[25]_i_13_n_6
    SLICE_X87Y111        MUXF8 (Prop_muxf8_I0_O)      0.104    12.905 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0_reg[25]_i_4/O
                         net (fo=1, routed)           1.625    14.530    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0_reg[25]_i_4_n_6
    SLICE_X90Y77         LUT6 (Prop_lut6_I5_O)        0.316    14.846 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0[25]_i_1/O
                         net (fo=1, routed)           0.000    14.846    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/fc1_weights_U/q00__1[3]
    SLICE_X90Y77         FDRE                                         r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/fc1_weights_U/q0_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.857    12.857 r  
    PS7_X0Y0             PS7                          0.000    12.857 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    13.945    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.036 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16334, routed)       1.591    15.627    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/fc1_weights_U/ap_clk
    SLICE_X90Y77         FDRE                                         r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/fc1_weights_U/q0_reg[25]/C
                         clock pessimism              0.229    15.856    
                         clock uncertainty           -0.196    15.660    
    SLICE_X90Y77         FDRE (Setup_fdre_C_D)        0.077    15.737    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/fc1_weights_U/q0_reg[25]
  -------------------------------------------------------------------
                         required time                         15.737    
                         arrival time                         -14.846    
  -------------------------------------------------------------------
                         slack                                  0.891    

Slack (MET) :             0.910ns  (required time - arrival time)
  Source:                 lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Destination:            lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/fc1_weights_U/q0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.857ns  (clk_fpga_0 rise@12.857ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.691ns  (logic 3.695ns (31.606%)  route 7.996ns (68.394%))
  Logic Levels:           12  (CARRY4=1 LUT3=1 LUT5=1 LUT6=4 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.799ns = ( 15.656 - 12.857 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.386ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16334, routed)       1.711     3.005    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/ap_clk
    SLICE_X65Y62         FDRE                                         r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.456     3.461 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118_ap_start_reg_reg/Q
                         net (fo=33, routed)          1.253     4.714    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118_ap_start_reg
    SLICE_X66Y74         LUT3 (Prop_lut3_I1_O)        0.150     4.864 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/j_fu_96[8]_i_1/O
                         net (fo=59, routed)          0.725     5.589    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/j_fu_960
    SLICE_X80Y75         LUT5 (Prop_lut5_I2_O)        0.348     5.937 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/g0_b22_i_7/O
                         net (fo=1, routed)           0.000     5.937    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/g0_b22_i_7_n_6
    SLICE_X80Y75         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.517 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/g0_b22_i_1/O[2]
                         net (fo=21015, routed)       2.484     9.001    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/fc1_weights_U/O[2]
    SLICE_X111Y90        LUT6 (Prop_lut6_I5_O)        0.302     9.303 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/fc1_weights_U/g42_b4/O
                         net (fo=1, routed)           0.000     9.303    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0[4]_i_268_2
    SLICE_X111Y90        MUXF7 (Prop_muxf7_I0_O)      0.238     9.541 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0_reg[4]_i_361/O
                         net (fo=1, routed)           0.785    10.326    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0_reg[4]_i_361_n_6
    SLICE_X111Y91        LUT6 (Prop_lut6_I3_O)        0.298    10.624 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0[4]_i_268/O
                         net (fo=1, routed)           0.000    10.624    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0[4]_i_268_n_6
    SLICE_X111Y91        MUXF7 (Prop_muxf7_I1_O)      0.245    10.869 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0_reg[4]_i_231/O
                         net (fo=1, routed)           0.000    10.869    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0_reg[4]_i_231_n_6
    SLICE_X111Y91        MUXF8 (Prop_muxf8_I0_O)      0.104    10.973 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0_reg[4]_i_101/O
                         net (fo=1, routed)           1.086    12.059    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0_reg[4]_i_101_n_6
    SLICE_X103Y87        LUT6 (Prop_lut6_I3_O)        0.316    12.375 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0[4]_i_32/O
                         net (fo=1, routed)           0.000    12.375    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0[4]_i_32_n_6
    SLICE_X103Y87        MUXF7 (Prop_muxf7_I0_O)      0.238    12.613 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0_reg[4]_i_13/O
                         net (fo=1, routed)           0.000    12.613    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0_reg[4]_i_13_n_6
    SLICE_X103Y87        MUXF8 (Prop_muxf8_I0_O)      0.104    12.717 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0_reg[4]_i_4/O
                         net (fo=1, routed)           1.663    14.380    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0_reg[4]_i_4_n_6
    SLICE_X103Y36        LUT6 (Prop_lut6_I5_O)        0.316    14.696 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0[4]_i_1__4/O
                         net (fo=1, routed)           0.000    14.696    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/fc1_weights_U/q00__0[4]
    SLICE_X103Y36        FDRE                                         r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/fc1_weights_U/q0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.857    12.857 r  
    PS7_X0Y0             PS7                          0.000    12.857 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    13.945    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.036 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16334, routed)       1.620    15.656    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/fc1_weights_U/ap_clk
    SLICE_X103Y36        FDRE                                         r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/fc1_weights_U/q0_reg[4]/C
                         clock pessimism              0.115    15.771    
                         clock uncertainty           -0.196    15.575    
    SLICE_X103Y36        FDRE (Setup_fdre_C_D)        0.031    15.606    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/fc1_weights_U/q0_reg[4]
  -------------------------------------------------------------------
                         required time                         15.606    
                         arrival time                         -14.696    
  -------------------------------------------------------------------
                         slack                                  0.910    

Slack (MET) :             0.923ns  (required time - arrival time)
  Source:                 lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Destination:            lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/fc1_weights_U/q0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.857ns  (clk_fpga_0 rise@12.857ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.724ns  (logic 3.627ns (30.937%)  route 8.097ns (69.063%))
  Logic Levels:           12  (CARRY4=1 LUT3=1 LUT5=1 LUT6=4 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 15.690 - 12.857 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.386ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16334, routed)       1.711     3.005    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/ap_clk
    SLICE_X65Y62         FDRE                                         r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.456     3.461 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118_ap_start_reg_reg/Q
                         net (fo=33, routed)          1.253     4.714    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118_ap_start_reg
    SLICE_X66Y74         LUT3 (Prop_lut3_I1_O)        0.150     4.864 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/j_fu_96[8]_i_1/O
                         net (fo=59, routed)          0.725     5.589    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/j_fu_960
    SLICE_X80Y75         LUT5 (Prop_lut5_I2_O)        0.348     5.937 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/g0_b22_i_7/O
                         net (fo=1, routed)           0.000     5.937    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/g0_b22_i_7_n_6
    SLICE_X80Y75         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.517 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/g0_b22_i_1/O[2]
                         net (fo=21015, routed)       2.920     9.437    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/fc1_weights_U/O[2]
    SLICE_X34Y75         LUT6 (Prop_lut6_I5_O)        0.302     9.739 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/fc1_weights_U/g100_b7/O
                         net (fo=1, routed)           0.000     9.739    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0_reg[7]_i_305_0
    SLICE_X34Y75         MUXF7 (Prop_muxf7_I0_O)      0.241     9.980 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0_reg[7]_i_475/O
                         net (fo=1, routed)           0.000     9.980    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0_reg[7]_i_475_n_6
    SLICE_X34Y75         MUXF8 (Prop_muxf8_I0_O)      0.098    10.078 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0_reg[7]_i_305/O
                         net (fo=1, routed)           0.812    10.890    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0_reg[7]_i_305_n_6
    SLICE_X35Y73         LUT6 (Prop_lut6_I3_O)        0.319    11.209 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0[7]_i_209/O
                         net (fo=1, routed)           0.000    11.209    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0[7]_i_209_n_6
    SLICE_X35Y73         MUXF7 (Prop_muxf7_I0_O)      0.212    11.421 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0_reg[7]_i_90/O
                         net (fo=1, routed)           0.000    11.421    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0_reg[7]_i_90_n_6
    SLICE_X35Y73         MUXF8 (Prop_muxf8_I1_O)      0.094    11.515 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0_reg[7]_i_30/O
                         net (fo=1, routed)           1.386    12.901    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0_reg[7]_i_30_n_6
    SLICE_X41Y87         LUT6 (Prop_lut6_I3_O)        0.316    13.217 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0[7]_i_12/O
                         net (fo=1, routed)           0.000    13.217    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0[7]_i_12_n_6
    SLICE_X41Y87         MUXF7 (Prop_muxf7_I0_O)      0.212    13.429 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0_reg[7]_i_4/O
                         net (fo=1, routed)           1.001    14.430    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0_reg[7]_i_4_n_6
    SLICE_X41Y101        LUT6 (Prop_lut6_I5_O)        0.299    14.729 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0[7]_i_1__5/O
                         net (fo=1, routed)           0.000    14.729    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/fc1_weights_U/q00[2]
    SLICE_X41Y101        FDRE                                         r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/fc1_weights_U/q0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.857    12.857 r  
    PS7_X0Y0             PS7                          0.000    12.857 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    13.945    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.036 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16334, routed)       1.654    15.690    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/fc1_weights_U/ap_clk
    SLICE_X41Y101        FDRE                                         r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/fc1_weights_U/q0_reg[7]/C
                         clock pessimism              0.129    15.819    
                         clock uncertainty           -0.196    15.623    
    SLICE_X41Y101        FDRE (Setup_fdre_C_D)        0.029    15.652    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/fc1_weights_U/q0_reg[7]
  -------------------------------------------------------------------
                         required time                         15.652    
                         arrival time                         -14.729    
  -------------------------------------------------------------------
                         slack                                  0.923    

Slack (MET) :             0.952ns  (required time - arrival time)
  Source:                 lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Destination:            lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/fc1_weights_U/q0_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.857ns  (clk_fpga_0 rise@12.857ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.741ns  (logic 3.635ns (30.959%)  route 8.106ns (69.041%))
  Logic Levels:           11  (CARRY4=2 LUT3=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.880ns = ( 15.737 - 12.857 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.386ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16334, routed)       1.711     3.005    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/ap_clk
    SLICE_X65Y62         FDRE                                         r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.456     3.461 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118_ap_start_reg_reg/Q
                         net (fo=33, routed)          1.253     4.714    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118_ap_start_reg
    SLICE_X66Y74         LUT3 (Prop_lut3_I1_O)        0.150     4.864 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/j_fu_96[8]_i_1/O
                         net (fo=59, routed)          0.725     5.589    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/j_fu_960
    SLICE_X80Y75         LUT5 (Prop_lut5_I2_O)        0.348     5.937 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/g0_b22_i_7/O
                         net (fo=1, routed)           0.000     5.937    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/g0_b22_i_7_n_6
    SLICE_X80Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.487 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/g0_b22_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.487    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/g0_b22_i_1_n_6
    SLICE_X80Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.709 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0_reg[22]_i_12/O[0]
                         net (fo=4613, routed)        3.792    10.501    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/fc1_weights_address0[7]
    SLICE_X46Y133        MUXF8 (Prop_muxf8_S_O)       0.458    10.959 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0_reg[13]_i_310/O
                         net (fo=1, routed)           0.787    11.746    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0_reg[13]_i_310_n_6
    SLICE_X46Y131        LUT6 (Prop_lut6_I5_O)        0.319    12.065 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0[13]_i_210/O
                         net (fo=1, routed)           0.000    12.065    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0[13]_i_210_n_6
    SLICE_X46Y131        MUXF7 (Prop_muxf7_I1_O)      0.214    12.279 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0_reg[13]_i_90/O
                         net (fo=1, routed)           0.000    12.279    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0_reg[13]_i_90_n_6
    SLICE_X46Y131        MUXF8 (Prop_muxf8_I1_O)      0.088    12.367 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0_reg[13]_i_30/O
                         net (fo=1, routed)           1.053    13.420    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0_reg[13]_i_30_n_6
    SLICE_X55Y123        LUT6 (Prop_lut6_I3_O)        0.319    13.739 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0[13]_i_12/O
                         net (fo=1, routed)           0.000    13.739    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0[13]_i_12_n_6
    SLICE_X55Y123        MUXF7 (Prop_muxf7_I0_O)      0.212    13.951 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0_reg[13]_i_4/O
                         net (fo=1, routed)           0.497    14.447    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0_reg[13]_i_4_n_6
    SLICE_X59Y118        LUT6 (Prop_lut6_I5_O)        0.299    14.746 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0[13]_i_1__3/O
                         net (fo=1, routed)           0.000    14.746    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/fc1_weights_U/q00[8]
    SLICE_X59Y118        FDRE                                         r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/fc1_weights_U/q0_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.857    12.857 r  
    PS7_X0Y0             PS7                          0.000    12.857 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    13.945    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.036 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16334, routed)       1.701    15.737    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/fc1_weights_U/ap_clk
    SLICE_X59Y118        FDRE                                         r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/fc1_weights_U/q0_reg[13]/C
                         clock pessimism              0.129    15.866    
                         clock uncertainty           -0.196    15.670    
    SLICE_X59Y118        FDRE (Setup_fdre_C_D)        0.029    15.699    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/fc1_weights_U/q0_reg[13]
  -------------------------------------------------------------------
                         required time                         15.699    
                         arrival time                         -14.746    
  -------------------------------------------------------------------
                         slack                                  0.952    

Slack (MET) :             1.013ns  (required time - arrival time)
  Source:                 lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Destination:            lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/fc1_weights_U/q0_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.857ns  (clk_fpga_0 rise@12.857ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.693ns  (logic 2.930ns (25.058%)  route 8.763ns (74.942%))
  Logic Levels:           11  (CARRY4=1 LUT3=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns = ( 15.747 - 12.857 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.386ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16334, routed)       1.711     3.005    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/ap_clk
    SLICE_X65Y62         FDRE                                         r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.456     3.461 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118_ap_start_reg_reg/Q
                         net (fo=33, routed)          1.253     4.714    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118_ap_start_reg
    SLICE_X66Y74         LUT3 (Prop_lut3_I1_O)        0.150     4.864 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/j_fu_96[8]_i_1/O
                         net (fo=59, routed)          0.725     5.589    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/j_fu_960
    SLICE_X80Y75         LUT5 (Prop_lut5_I2_O)        0.348     5.937 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/g0_b22_i_7/O
                         net (fo=1, routed)           0.000     5.937    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/g0_b22_i_7_n_6
    SLICE_X80Y75         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     6.164 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/g0_b22_i_1/O[1]
                         net (fo=21016, routed)       4.359    10.523    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/fc1_weights_U/O[1]
    SLICE_X30Y127        LUT6 (Prop_lut6_I4_O)        0.303    10.826 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/fc1_weights_U/g649_b9/O
                         net (fo=1, routed)           0.000    10.826    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0_reg[9]_i_184_1
    SLICE_X30Y127        MUXF7 (Prop_muxf7_I1_O)      0.247    11.073 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0_reg[9]_i_233/O
                         net (fo=1, routed)           0.000    11.073    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0_reg[9]_i_233_n_6
    SLICE_X30Y127        MUXF8 (Prop_muxf8_I0_O)      0.098    11.171 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0_reg[9]_i_184/O
                         net (fo=1, routed)           0.431    11.602    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0_reg[9]_i_184_n_6
    SLICE_X30Y125        LUT6 (Prop_lut6_I1_O)        0.319    11.921 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0[9]_i_81/O
                         net (fo=1, routed)           0.000    11.921    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0[9]_i_81_n_6
    SLICE_X30Y125        MUXF7 (Prop_muxf7_I0_O)      0.241    12.162 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0_reg[9]_i_26/O
                         net (fo=1, routed)           0.000    12.162    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0_reg[9]_i_26_n_6
    SLICE_X30Y125        MUXF8 (Prop_muxf8_I0_O)      0.098    12.260 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0_reg[9]_i_11/O
                         net (fo=1, routed)           1.732    13.992    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0_reg[9]_i_11_n_6
    SLICE_X55Y101        LUT6 (Prop_lut6_I5_O)        0.319    14.311 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0[9]_i_3__0/O
                         net (fo=1, routed)           0.263    14.574    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0[9]_i_3__0_n_6
    SLICE_X55Y101        LUT6 (Prop_lut6_I3_O)        0.124    14.698 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/flow_control_loop_pipe_sequential_init_U/q0[9]_i_1__5/O
                         net (fo=1, routed)           0.000    14.698    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/fc1_weights_U/q00[4]
    SLICE_X55Y101        FDRE                                         r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/fc1_weights_U/q0_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.857    12.857 r  
    PS7_X0Y0             PS7                          0.000    12.857 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    13.945    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.036 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16334, routed)       1.711    15.747    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/fc1_weights_U/ap_clk
    SLICE_X55Y101        FDRE                                         r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/fc1_weights_U/q0_reg[9]/C
                         clock pessimism              0.129    15.876    
                         clock uncertainty           -0.196    15.680    
    SLICE_X55Y101        FDRE (Setup_fdre_C_D)        0.031    15.711    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_518/grp_fc_400_120_Pipeline_VITIS_LOOP_91_2_fu_118/fc1_weights_U/q0_reg[9]
  -------------------------------------------------------------------
                         required time                         15.711    
                         arrival time                         -14.698    
  -------------------------------------------------------------------
                         slack                                  1.013    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 lenet_bd_i/top_0/inst/gmem_in_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Destination:            lenet_bd_i/top_0/inst/gmem_in_m_axi_U/load_unit/tmp_addr_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.148ns (47.896%)  route 0.161ns (52.104%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16334, routed)       0.557     0.893    lenet_bd_i/top_0/inst/gmem_in_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/ap_clk
    SLICE_X38Y51         FDRE                                         r  lenet_bd_i/top_0/inst/gmem_in_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y51         FDRE (Prop_fdre_C_Q)         0.148     1.041 r  lenet_bd_i/top_0/inst/gmem_in_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[55]/Q
                         net (fo=1, routed)           0.161     1.202    lenet_bd_i/top_0/inst/gmem_in_m_axi_U/load_unit/fifo_rreq_n_43
    SLICE_X37Y49         FDRE                                         r  lenet_bd_i/top_0/inst/gmem_in_m_axi_U/load_unit/tmp_addr_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16334, routed)       0.830     1.196    lenet_bd_i/top_0/inst/gmem_in_m_axi_U/load_unit/ap_clk
    SLICE_X37Y49         FDRE                                         r  lenet_bd_i/top_0/inst/gmem_in_m_axi_U/load_unit/tmp_addr_reg[57]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X37Y49         FDRE (Hold_fdre_C_D)         0.023     1.189    lenet_bd_i/top_0/inst/gmem_in_m_axi_U/load_unit/tmp_addr_reg[57]
  -------------------------------------------------------------------
                         required time                         -1.189    
                         arrival time                           1.202    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 lenet_bd_i/top_0/inst/grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/mul_3_reg_8341_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Destination:            lenet_bd_i/top_0/inst/grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/mul_3_reg_8341_pp0_iter1_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.128ns (43.537%)  route 0.166ns (56.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16334, routed)       0.559     0.895    lenet_bd_i/top_0/inst/grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/ap_clk
    SLICE_X49Y10         FDRE                                         r  lenet_bd_i/top_0/inst/grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/mul_3_reg_8341_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y10         FDRE (Prop_fdre_C_Q)         0.128     1.023 r  lenet_bd_i/top_0/inst/grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/mul_3_reg_8341_reg[30]/Q
                         net (fo=1, routed)           0.166     1.189    lenet_bd_i/top_0/inst/grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/mul_3_reg_8341[30]
    SLICE_X53Y9          FDRE                                         r  lenet_bd_i/top_0/inst/grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/mul_3_reg_8341_pp0_iter1_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16334, routed)       0.824     1.190    lenet_bd_i/top_0/inst/grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/ap_clk
    SLICE_X53Y9          FDRE                                         r  lenet_bd_i/top_0/inst/grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/mul_3_reg_8341_pp0_iter1_reg_reg[30]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X53Y9          FDRE (Hold_fdre_C_D)         0.016     1.171    lenet_bd_i/top_0/inst/grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/mul_3_reg_8341_pp0_iter1_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.171    
                         arrival time                           1.189    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 lenet_bd_i/top_0/inst/grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/mul_3_reg_8341_pp0_iter1_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Destination:            lenet_bd_i/top_0/inst/grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/mul_3_reg_8341_pp0_iter2_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.383%)  route 0.217ns (60.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16334, routed)       0.560     0.896    lenet_bd_i/top_0/inst/grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/ap_clk
    SLICE_X49Y9          FDRE                                         r  lenet_bd_i/top_0/inst/grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/mul_3_reg_8341_pp0_iter1_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y9          FDRE (Prop_fdre_C_Q)         0.141     1.037 r  lenet_bd_i/top_0/inst/grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/mul_3_reg_8341_pp0_iter1_reg_reg[23]/Q
                         net (fo=1, routed)           0.217     1.254    lenet_bd_i/top_0/inst/grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/mul_3_reg_8341_pp0_iter1_reg[23]
    SLICE_X53Y8          FDRE                                         r  lenet_bd_i/top_0/inst/grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/mul_3_reg_8341_pp0_iter2_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16334, routed)       0.824     1.190    lenet_bd_i/top_0/inst/grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/ap_clk
    SLICE_X53Y8          FDRE                                         r  lenet_bd_i/top_0/inst/grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/mul_3_reg_8341_pp0_iter2_reg_reg[23]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X53Y8          FDRE (Hold_fdre_C_D)         0.075     1.230    lenet_bd_i/top_0/inst/grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/mul_3_reg_8341_pp0_iter2_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 lenet_bd_i/top_0/inst/grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/mul_3_3_reg_8624_pp0_iter1_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Destination:            lenet_bd_i/top_0/inst/grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/mul_3_3_reg_8624_pp0_iter2_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.544%)  route 0.225ns (61.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16334, routed)       0.557     0.893    lenet_bd_i/top_0/inst/grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/ap_clk
    SLICE_X53Y7          FDRE                                         r  lenet_bd_i/top_0/inst/grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/mul_3_3_reg_8624_pp0_iter1_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y7          FDRE (Prop_fdre_C_Q)         0.141     1.034 r  lenet_bd_i/top_0/inst/grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/mul_3_3_reg_8624_pp0_iter1_reg_reg[16]/Q
                         net (fo=1, routed)           0.225     1.258    lenet_bd_i/top_0/inst/grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/mul_3_3_reg_8624_pp0_iter1_reg[16]
    SLICE_X47Y7          FDRE                                         r  lenet_bd_i/top_0/inst/grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/mul_3_3_reg_8624_pp0_iter2_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16334, routed)       0.828     1.194    lenet_bd_i/top_0/inst/grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/ap_clk
    SLICE_X47Y7          FDRE                                         r  lenet_bd_i/top_0/inst/grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/mul_3_3_reg_8624_pp0_iter2_reg_reg[16]/C
                         clock pessimism             -0.035     1.159    
    SLICE_X47Y7          FDRE (Hold_fdre_C_D)         0.072     1.231    lenet_bd_i/top_0/inst/grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/mul_3_3_reg_8624_pp0_iter2_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 lenet_bd_i/top_0/inst/grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/mul_3_reg_8341_pp0_iter1_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Destination:            lenet_bd_i/top_0/inst/grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/mul_3_reg_8341_pp0_iter2_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.087%)  route 0.194ns (57.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16334, routed)       0.560     0.896    lenet_bd_i/top_0/inst/grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/ap_clk
    SLICE_X49Y9          FDRE                                         r  lenet_bd_i/top_0/inst/grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/mul_3_reg_8341_pp0_iter1_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y9          FDRE (Prop_fdre_C_Q)         0.141     1.037 r  lenet_bd_i/top_0/inst/grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/mul_3_reg_8341_pp0_iter1_reg_reg[10]/Q
                         net (fo=1, routed)           0.194     1.231    lenet_bd_i/top_0/inst/grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/mul_3_reg_8341_pp0_iter1_reg[10]
    SLICE_X53Y8          FDRE                                         r  lenet_bd_i/top_0/inst/grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/mul_3_reg_8341_pp0_iter2_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16334, routed)       0.824     1.190    lenet_bd_i/top_0/inst/grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/ap_clk
    SLICE_X53Y8          FDRE                                         r  lenet_bd_i/top_0/inst/grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/mul_3_reg_8341_pp0_iter2_reg_reg[10]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X53Y8          FDRE (Hold_fdre_C_D)         0.047     1.202    lenet_bd_i/top_0/inst/grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/mul_3_reg_8341_pp0_iter2_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.202    
                         arrival time                           1.231    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 lenet_bd_i/top_0/inst/gmem_out_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Destination:            lenet_bd_i/top_0/inst/gmem_out_m_axi_U/load_unit/tmp_addr_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.164ns (48.500%)  route 0.174ns (51.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16334, routed)       0.556     0.892    lenet_bd_i/top_0/inst/gmem_out_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/ap_clk
    SLICE_X46Y32         FDRE                                         r  lenet_bd_i/top_0/inst/gmem_out_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y32         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  lenet_bd_i/top_0/inst/gmem_out_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[16]/Q
                         net (fo=1, routed)           0.174     1.230    lenet_bd_i/top_0/inst/gmem_out_m_axi_U/load_unit/fifo_rreq_n_153
    SLICE_X50Y32         FDRE                                         r  lenet_bd_i/top_0/inst/gmem_out_m_axi_U/load_unit/tmp_addr_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16334, routed)       0.817     1.183    lenet_bd_i/top_0/inst/gmem_out_m_axi_U/load_unit/ap_clk
    SLICE_X50Y32         FDRE                                         r  lenet_bd_i/top_0/inst/gmem_out_m_axi_U/load_unit/tmp_addr_reg[18]/C
                         clock pessimism             -0.035     1.148    
    SLICE_X50Y32         FDRE (Hold_fdre_C_D)         0.052     1.200    lenet_bd_i/top_0/inst/gmem_out_m_axi_U/load_unit/tmp_addr_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.200    
                         arrival time                           1.230    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 lenet_bd_i/top_0/inst/gmem_in_m_axi_U/load_unit/tmp_addr_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Destination:            lenet_bd_i/top_0/inst/gmem_in_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p2_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.084%)  route 0.239ns (62.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16334, routed)       0.557     0.893    lenet_bd_i/top_0/inst/gmem_in_m_axi_U/load_unit/ap_clk
    SLICE_X37Y51         FDRE                                         r  lenet_bd_i/top_0/inst/gmem_in_m_axi_U/load_unit/tmp_addr_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y51         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  lenet_bd_i/top_0/inst/gmem_in_m_axi_U/load_unit/tmp_addr_reg[53]/Q
                         net (fo=2, routed)           0.239     1.273    lenet_bd_i/top_0/inst/gmem_in_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p2_reg[95]_0[51]
    SLICE_X35Y49         FDRE                                         r  lenet_bd_i/top_0/inst/gmem_in_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p2_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16334, routed)       0.831     1.197    lenet_bd_i/top_0/inst/gmem_in_m_axi_U/bus_read/rreq_burst_conv/rs_req/ap_clk
    SLICE_X35Y49         FDRE                                         r  lenet_bd_i/top_0/inst/gmem_in_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p2_reg[53]/C
                         clock pessimism             -0.030     1.167    
    SLICE_X35Y49         FDRE (Hold_fdre_C_D)         0.070     1.237    lenet_bd_i/top_0/inst/gmem_in_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p2_reg[53]
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 lenet_bd_i/top_0/inst/gmem_out_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Destination:            lenet_bd_i/axi_ic_data/s01_couplers/s01_regslice/inst/aw.aw_pipe/m_payload_i_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.899%)  route 0.231ns (62.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16334, routed)       0.552     0.888    lenet_bd_i/top_0/inst/gmem_out_m_axi_U/bus_write/wreq_throttle/rs_req/ap_clk
    SLICE_X47Y64         FDRE                                         r  lenet_bd_i/top_0/inst/gmem_out_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y64         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  lenet_bd_i/top_0/inst/gmem_out_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[45]/Q
                         net (fo=1, routed)           0.231     1.260    lenet_bd_i/axi_ic_data/s01_couplers/s01_regslice/inst/aw.aw_pipe/D[43]
    SLICE_X51Y64         FDRE                                         r  lenet_bd_i/axi_ic_data/s01_couplers/s01_regslice/inst/aw.aw_pipe/m_payload_i_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16334, routed)       0.815     1.181    lenet_bd_i/axi_ic_data/s01_couplers/s01_regslice/inst/aw.aw_pipe/aclk
    SLICE_X51Y64         FDRE                                         r  lenet_bd_i/axi_ic_data/s01_couplers/s01_regslice/inst/aw.aw_pipe/m_payload_i_reg[45]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X51Y64         FDRE (Hold_fdre_C_D)         0.072     1.218    lenet_bd_i/axi_ic_data/s01_couplers/s01_regslice/inst/aw.aw_pipe/m_payload_i_reg[45]
  -------------------------------------------------------------------
                         required time                         -1.218    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 lenet_bd_i/top_0/inst/gmem_out_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/dout_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Destination:            lenet_bd_i/top_0/inst/gmem_out_m_axi_U/store_unit/tmp_addr_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.164ns (44.172%)  route 0.207ns (55.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16334, routed)       0.563     0.899    lenet_bd_i/top_0/inst/gmem_out_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/ap_clk
    SLICE_X38Y48         FDRE                                         r  lenet_bd_i/top_0/inst/gmem_out_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/dout_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.164     1.063 r  lenet_bd_i/top_0/inst/gmem_out_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/dout_reg[43]/Q
                         net (fo=1, routed)           0.207     1.270    lenet_bd_i/top_0/inst/gmem_out_m_axi_U/store_unit/fifo_wreq_n_66
    SLICE_X40Y50         FDRE                                         r  lenet_bd_i/top_0/inst/gmem_out_m_axi_U/store_unit/tmp_addr_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16334, routed)       0.825     1.191    lenet_bd_i/top_0/inst/gmem_out_m_axi_U/store_unit/ap_clk
    SLICE_X40Y50         FDRE                                         r  lenet_bd_i/top_0/inst/gmem_out_m_axi_U/store_unit/tmp_addr_reg[45]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.066     1.227    lenet_bd_i/top_0/inst/gmem_out_m_axi_U/store_unit/tmp_addr_reg[45]
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 lenet_bd_i/top_0/inst/grp_m2_fu_502/gmem_out_addr_4_reg_1210_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Destination:            lenet_bd_i/top_0/inst/grp_m2_fu_502/gmem_out_addr_4_reg_1210_pp0_iter3_reg_reg[31]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16334, routed)       0.561     0.897    lenet_bd_i/top_0/inst/grp_m2_fu_502/ap_clk
    SLICE_X45Y40         FDRE                                         r  lenet_bd_i/top_0/inst/grp_m2_fu_502/gmem_out_addr_4_reg_1210_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y40         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  lenet_bd_i/top_0/inst/grp_m2_fu_502/gmem_out_addr_4_reg_1210_reg[31]/Q
                         net (fo=1, routed)           0.102     1.140    lenet_bd_i/top_0/inst/grp_m2_fu_502/gmem_out_addr_4_reg_1210[31]
    SLICE_X46Y40         SRL16E                                       r  lenet_bd_i/top_0/inst/grp_m2_fu_502/gmem_out_addr_4_reg_1210_pp0_iter3_reg_reg[31]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16334, routed)       0.828     1.194    lenet_bd_i/top_0/inst/grp_m2_fu_502/ap_clk
    SLICE_X46Y40         SRL16E                                       r  lenet_bd_i/top_0/inst/grp_m2_fu_502/gmem_out_addr_4_reg_1210_pp0_iter3_reg_reg[31]_srl3/CLK
                         clock pessimism             -0.281     0.913    
    SLICE_X46Y40         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.096    lenet_bd_i/top_0/inst/grp_m2_fu_502/gmem_out_addr_4_reg_1210_pp0_iter3_reg_reg[31]_srl3
  -------------------------------------------------------------------
                         required time                         -1.096    
                         arrival time                           1.140    
  -------------------------------------------------------------------
                         slack                                  0.044    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 6.429 }
Period(ns):         12.857
Sources:            { lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         12.857      8.973      DSP48_X2Y12   lenet_bd_i/top_0/inst/grp_m1_fu_482/add_ln61_1_reg_1035_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         12.857      8.973      DSP48_X2Y13   lenet_bd_i/top_0/inst/grp_m1_fu_482/mul_ln59_reg_1030_reg/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         12.857      9.913      RAMB18_X1Y8   lenet_bd_i/top_0/inst/gmem_in_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         12.857      9.913      RAMB18_X1Y8   lenet_bd_i/top_0/inst/gmem_in_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         12.857      9.913      RAMB18_X0Y8   lenet_bd_i/top_0/inst/gmem_out_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         12.857      9.913      RAMB18_X0Y8   lenet_bd_i/top_0/inst/gmem_out_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         12.857      9.913      RAMB18_X1Y9   lenet_bd_i/top_0/inst/gmem_out_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         12.857      9.913      RAMB18_X1Y9   lenet_bd_i/top_0/inst/gmem_out_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         12.857      10.281     RAMB36_X1Y3   lenet_bd_i/top_0/inst/grp_c2_fu_490/grp_c2_Pipeline_VITIS_LOOP_89_4_VITIS_LOOP_90_5_VITIS_LOOP_91_6_fu_183/add_ln93_3_reg_730_pp0_iter1_reg_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         12.857      10.281     RAMB36_X2Y3   lenet_bd_i/top_0/inst/grp_c2_fu_490/grp_c2_Pipeline_VITIS_LOOP_89_4_VITIS_LOOP_90_5_VITIS_LOOP_91_6_fu_183/add_ln93_3_reg_730_pp0_iter1_reg_reg_1/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.428       5.178      SLICE_X26Y76  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.428       5.178      SLICE_X26Y76  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.428       5.178      SLICE_X26Y76  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.428       5.178      SLICE_X26Y76  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.428       5.178      SLICE_X26Y76  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.428       5.178      SLICE_X26Y76  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.428       5.178      SLICE_X26Y76  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.428       5.178      SLICE_X26Y76  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.428       5.178      SLICE_X26Y76  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.428       5.178      SLICE_X26Y76  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.428       5.178      SLICE_X26Y76  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.428       5.178      SLICE_X26Y76  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.428       5.178      SLICE_X26Y76  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.428       5.178      SLICE_X26Y76  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.428       5.178      SLICE_X26Y76  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.428       5.178      SLICE_X26Y76  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.428       5.178      SLICE_X26Y76  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.428       5.178      SLICE_X26Y76  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.428       5.178      SLICE_X26Y76  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.428       5.178      SLICE_X26Y76  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        7.956ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.572ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.956ns  (required time - arrival time)
  Source:                 lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Destination:            lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.857ns  (clk_fpga_0 rise@12.857ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.280ns  (logic 0.718ns (16.775%)  route 3.562ns (83.225%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 15.554 - 12.857 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.386ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16334, routed)       1.652     2.946    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X33Y94         FDPE                                         r  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDPE (Prop_fdpe_C_Q)         0.419     3.365 f  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           1.297     4.662    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X33Y104        LUT3 (Prop_lut3_I2_O)        0.299     4.961 f  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          2.266     7.226    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X31Y83         FDCE                                         f  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.857    12.857 r  
    PS7_X0Y0             PS7                          0.000    12.857 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    13.945    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.036 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16334, routed)       1.518    15.554    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X31Y83         FDCE                                         r  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism              0.229    15.783    
                         clock uncertainty           -0.196    15.587    
    SLICE_X31Y83         FDCE (Recov_fdce_C_CLR)     -0.405    15.182    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.182    
                         arrival time                          -7.226    
  -------------------------------------------------------------------
                         slack                                  7.956    

Slack (MET) :             7.956ns  (required time - arrival time)
  Source:                 lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Destination:            lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.857ns  (clk_fpga_0 rise@12.857ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.280ns  (logic 0.718ns (16.775%)  route 3.562ns (83.225%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 15.554 - 12.857 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.386ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16334, routed)       1.652     2.946    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X33Y94         FDPE                                         r  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDPE (Prop_fdpe_C_Q)         0.419     3.365 f  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           1.297     4.662    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X33Y104        LUT3 (Prop_lut3_I2_O)        0.299     4.961 f  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          2.266     7.226    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X31Y83         FDCE                                         f  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.857    12.857 r  
    PS7_X0Y0             PS7                          0.000    12.857 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    13.945    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.036 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16334, routed)       1.518    15.554    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X31Y83         FDCE                                         r  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism              0.229    15.783    
                         clock uncertainty           -0.196    15.587    
    SLICE_X31Y83         FDCE (Recov_fdce_C_CLR)     -0.405    15.182    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.182    
                         arrival time                          -7.226    
  -------------------------------------------------------------------
                         slack                                  7.956    

Slack (MET) :             7.956ns  (required time - arrival time)
  Source:                 lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Destination:            lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.857ns  (clk_fpga_0 rise@12.857ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.280ns  (logic 0.718ns (16.775%)  route 3.562ns (83.225%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 15.554 - 12.857 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.386ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16334, routed)       1.652     2.946    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X33Y94         FDPE                                         r  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDPE (Prop_fdpe_C_Q)         0.419     3.365 f  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           1.297     4.662    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X33Y104        LUT3 (Prop_lut3_I2_O)        0.299     4.961 f  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          2.266     7.226    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X31Y83         FDCE                                         f  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.857    12.857 r  
    PS7_X0Y0             PS7                          0.000    12.857 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    13.945    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.036 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16334, routed)       1.518    15.554    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X31Y83         FDCE                                         r  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism              0.229    15.783    
                         clock uncertainty           -0.196    15.587    
    SLICE_X31Y83         FDCE (Recov_fdce_C_CLR)     -0.405    15.182    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         15.182    
                         arrival time                          -7.226    
  -------------------------------------------------------------------
                         slack                                  7.956    

Slack (MET) :             8.000ns  (required time - arrival time)
  Source:                 lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Destination:            lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.857ns  (clk_fpga_0 rise@12.857ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.280ns  (logic 0.718ns (16.775%)  route 3.562ns (83.225%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 15.554 - 12.857 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.386ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16334, routed)       1.652     2.946    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X33Y94         FDPE                                         r  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDPE (Prop_fdpe_C_Q)         0.419     3.365 f  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           1.297     4.662    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X33Y104        LUT3 (Prop_lut3_I2_O)        0.299     4.961 f  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          2.266     7.226    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X30Y83         FDPE                                         f  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.857    12.857 r  
    PS7_X0Y0             PS7                          0.000    12.857 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    13.945    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.036 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16334, routed)       1.518    15.554    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X30Y83         FDPE                                         r  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism              0.229    15.783    
                         clock uncertainty           -0.196    15.587    
    SLICE_X30Y83         FDPE (Recov_fdpe_C_PRE)     -0.361    15.226    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         15.226    
                         arrival time                          -7.226    
  -------------------------------------------------------------------
                         slack                                  8.000    

Slack (MET) :             8.002ns  (required time - arrival time)
  Source:                 lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Destination:            lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.857ns  (clk_fpga_0 rise@12.857ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.280ns  (logic 0.718ns (16.775%)  route 3.562ns (83.225%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 15.554 - 12.857 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.386ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16334, routed)       1.652     2.946    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X33Y94         FDPE                                         r  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDPE (Prop_fdpe_C_Q)         0.419     3.365 f  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           1.297     4.662    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X33Y104        LUT3 (Prop_lut3_I2_O)        0.299     4.961 f  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          2.266     7.226    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X31Y83         FDPE                                         f  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.857    12.857 r  
    PS7_X0Y0             PS7                          0.000    12.857 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    13.945    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.036 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16334, routed)       1.518    15.554    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X31Y83         FDPE                                         r  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism              0.229    15.783    
                         clock uncertainty           -0.196    15.587    
    SLICE_X31Y83         FDPE (Recov_fdpe_C_PRE)     -0.359    15.228    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         15.228    
                         arrival time                          -7.226    
  -------------------------------------------------------------------
                         slack                                  8.002    

Slack (MET) :             8.002ns  (required time - arrival time)
  Source:                 lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Destination:            lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.857ns  (clk_fpga_0 rise@12.857ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.280ns  (logic 0.718ns (16.775%)  route 3.562ns (83.225%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 15.554 - 12.857 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.386ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16334, routed)       1.652     2.946    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X33Y94         FDPE                                         r  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDPE (Prop_fdpe_C_Q)         0.419     3.365 f  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           1.297     4.662    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X33Y104        LUT3 (Prop_lut3_I2_O)        0.299     4.961 f  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          2.266     7.226    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X31Y83         FDPE                                         f  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.857    12.857 r  
    PS7_X0Y0             PS7                          0.000    12.857 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    13.945    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.036 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16334, routed)       1.518    15.554    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X31Y83         FDPE                                         r  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism              0.229    15.783    
                         clock uncertainty           -0.196    15.587    
    SLICE_X31Y83         FDPE (Recov_fdpe_C_PRE)     -0.359    15.228    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         15.228    
                         arrival time                          -7.226    
  -------------------------------------------------------------------
                         slack                                  8.002    

Slack (MET) :             8.002ns  (required time - arrival time)
  Source:                 lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Destination:            lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.857ns  (clk_fpga_0 rise@12.857ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.280ns  (logic 0.718ns (16.775%)  route 3.562ns (83.225%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 15.554 - 12.857 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.386ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16334, routed)       1.652     2.946    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X33Y94         FDPE                                         r  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDPE (Prop_fdpe_C_Q)         0.419     3.365 f  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           1.297     4.662    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X33Y104        LUT3 (Prop_lut3_I2_O)        0.299     4.961 f  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          2.266     7.226    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X31Y83         FDPE                                         f  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.857    12.857 r  
    PS7_X0Y0             PS7                          0.000    12.857 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    13.945    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.036 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16334, routed)       1.518    15.554    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X31Y83         FDPE                                         r  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism              0.229    15.783    
                         clock uncertainty           -0.196    15.587    
    SLICE_X31Y83         FDPE (Recov_fdpe_C_PRE)     -0.359    15.228    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         15.228    
                         arrival time                          -7.226    
  -------------------------------------------------------------------
                         slack                                  8.002    

Slack (MET) :             8.128ns  (required time - arrival time)
  Source:                 lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Destination:            lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.857ns  (clk_fpga_0 rise@12.857ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.154ns  (logic 0.718ns (17.284%)  route 3.436ns (82.716%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 15.554 - 12.857 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.386ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16334, routed)       1.652     2.946    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X33Y94         FDPE                                         r  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDPE (Prop_fdpe_C_Q)         0.419     3.365 f  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           1.297     4.662    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X33Y104        LUT3 (Prop_lut3_I2_O)        0.299     4.961 f  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          2.140     7.100    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X28Y83         FDPE                                         f  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.857    12.857 r  
    PS7_X0Y0             PS7                          0.000    12.857 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    13.945    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.036 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16334, routed)       1.518    15.554    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X28Y83         FDPE                                         r  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism              0.229    15.783    
                         clock uncertainty           -0.196    15.587    
    SLICE_X28Y83         FDPE (Recov_fdpe_C_PRE)     -0.359    15.228    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         15.228    
                         arrival time                          -7.100    
  -------------------------------------------------------------------
                         slack                                  8.128    

Slack (MET) :             8.446ns  (required time - arrival time)
  Source:                 lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Destination:            lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.857ns  (clk_fpga_0 rise@12.857ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.797ns  (logic 0.718ns (18.907%)  route 3.079ns (81.093%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.836ns = ( 15.694 - 12.857 ) 
    Source Clock Delay      (SCD):    3.122ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.386ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16334, routed)       1.828     3.122    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y32          FDRE                                         r  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y32          FDRE (Prop_fdre_C_Q)         0.419     3.541 f  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           1.145     4.686    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X7Y31          LUT3 (Prop_lut3_I1_O)        0.299     4.985 f  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          1.935     6.919    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X0Y39          FDPE                                         f  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.857    12.857 r  
    PS7_X0Y0             PS7                          0.000    12.857 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    13.945    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.036 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16334, routed)       1.657    15.694    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X0Y39          FDPE                                         r  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism              0.230    15.923    
                         clock uncertainty           -0.196    15.727    
    SLICE_X0Y39          FDPE (Recov_fdpe_C_PRE)     -0.361    15.366    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         15.366    
                         arrival time                          -6.919    
  -------------------------------------------------------------------
                         slack                                  8.446    

Slack (MET) :             8.446ns  (required time - arrival time)
  Source:                 lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Destination:            lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.857ns  (clk_fpga_0 rise@12.857ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.797ns  (logic 0.718ns (18.907%)  route 3.079ns (81.093%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.836ns = ( 15.694 - 12.857 ) 
    Source Clock Delay      (SCD):    3.122ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.386ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16334, routed)       1.828     3.122    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y32          FDRE                                         r  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y32          FDRE (Prop_fdre_C_Q)         0.419     3.541 f  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           1.145     4.686    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X7Y31          LUT3 (Prop_lut3_I1_O)        0.299     4.985 f  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          1.935     6.919    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X0Y39          FDCE                                         f  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.857    12.857 r  
    PS7_X0Y0             PS7                          0.000    12.857 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    13.945    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.036 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16334, routed)       1.657    15.694    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X0Y39          FDCE                                         r  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism              0.230    15.923    
                         clock uncertainty           -0.196    15.727    
    SLICE_X0Y39          FDCE (Recov_fdce_C_CLR)     -0.361    15.366    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.366    
                         arrival time                          -6.919    
  -------------------------------------------------------------------
                         slack                                  8.446    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.572ns  (arrival time - required time)
  Source:                 lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Destination:            lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.209ns (40.917%)  route 0.302ns (59.083%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16334, routed)       0.569     0.905    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X30Y68         FDRE                                         r  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y68         FDRE (Prop_fdre_C_Q)         0.164     1.069 f  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.113     1.181    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X28Y68         LUT3 (Prop_lut3_I0_O)        0.045     1.226 f  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.189     1.415    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X27Y68         FDCE                                         f  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16334, routed)       0.834     1.200    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X27Y68         FDCE                                         r  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.264     0.936    
    SLICE_X27Y68         FDCE (Remov_fdce_C_CLR)     -0.092     0.844    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.844    
                         arrival time                           1.415    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.572ns  (arrival time - required time)
  Source:                 lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Destination:            lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.209ns (40.917%)  route 0.302ns (59.083%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16334, routed)       0.569     0.905    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X30Y68         FDRE                                         r  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y68         FDRE (Prop_fdre_C_Q)         0.164     1.069 f  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.113     1.181    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X28Y68         LUT3 (Prop_lut3_I0_O)        0.045     1.226 f  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.189     1.415    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X27Y68         FDCE                                         f  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16334, routed)       0.834     1.200    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X27Y68         FDCE                                         r  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.264     0.936    
    SLICE_X27Y68         FDCE (Remov_fdce_C_CLR)     -0.092     0.844    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.844    
                         arrival time                           1.415    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.618ns  (arrival time - required time)
  Source:                 lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Destination:            lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.748ns  (logic 0.226ns (30.195%)  route 0.522ns (69.805%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16334, routed)       0.640     0.976    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y104        FDRE                                         r  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDRE (Prop_fdre_C_Q)         0.128     1.104 f  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.085     1.189    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X33Y104        LUT3 (Prop_lut3_I0_O)        0.098     1.287 f  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.437     1.724    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X26Y96         FDCE                                         f  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16334, routed)       0.843     1.209    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X26Y96         FDCE                                         r  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.035     1.174    
    SLICE_X26Y96         FDCE (Remov_fdce_C_CLR)     -0.067     1.107    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.107    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             0.622ns  (arrival time - required time)
  Source:                 lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Destination:            lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.748ns  (logic 0.226ns (30.195%)  route 0.522ns (69.805%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16334, routed)       0.640     0.976    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y104        FDRE                                         r  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDRE (Prop_fdre_C_Q)         0.128     1.104 f  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.085     1.189    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X33Y104        LUT3 (Prop_lut3_I0_O)        0.098     1.287 f  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.437     1.724    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X26Y96         FDPE                                         f  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16334, routed)       0.843     1.209    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X26Y96         FDPE                                         r  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.035     1.174    
    SLICE_X26Y96         FDPE (Remov_fdpe_C_PRE)     -0.071     1.103    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.622    

Slack (MET) :             0.663ns  (arrival time - required time)
  Source:                 lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Destination:            lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.209ns (34.775%)  route 0.392ns (65.225%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16334, routed)       0.569     0.905    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X30Y68         FDRE                                         r  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y68         FDRE (Prop_fdre_C_Q)         0.164     1.069 f  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.113     1.181    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X28Y68         LUT3 (Prop_lut3_I0_O)        0.045     1.226 f  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.279     1.506    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X27Y69         FDCE                                         f  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16334, routed)       0.833     1.199    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X27Y69         FDCE                                         r  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.264     0.935    
    SLICE_X27Y69         FDCE (Remov_fdce_C_CLR)     -0.092     0.843    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -0.843    
                         arrival time                           1.506    
  -------------------------------------------------------------------
                         slack                                  0.663    

Slack (MET) :             0.666ns  (arrival time - required time)
  Source:                 lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Destination:            lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.209ns (34.775%)  route 0.392ns (65.225%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16334, routed)       0.569     0.905    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X30Y68         FDRE                                         r  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y68         FDRE (Prop_fdre_C_Q)         0.164     1.069 f  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.113     1.181    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X28Y68         LUT3 (Prop_lut3_I0_O)        0.045     1.226 f  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.279     1.506    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X27Y69         FDPE                                         f  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16334, routed)       0.833     1.199    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X27Y69         FDPE                                         r  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.264     0.935    
    SLICE_X27Y69         FDPE (Remov_fdpe_C_PRE)     -0.095     0.840    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.840    
                         arrival time                           1.506    
  -------------------------------------------------------------------
                         slack                                  0.666    

Slack (MET) :             0.666ns  (arrival time - required time)
  Source:                 lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Destination:            lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.209ns (34.775%)  route 0.392ns (65.225%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16334, routed)       0.569     0.905    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X30Y68         FDRE                                         r  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y68         FDRE (Prop_fdre_C_Q)         0.164     1.069 f  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.113     1.181    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X28Y68         LUT3 (Prop_lut3_I0_O)        0.045     1.226 f  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.279     1.506    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X27Y69         FDPE                                         f  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16334, routed)       0.833     1.199    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X27Y69         FDPE                                         r  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.264     0.935    
    SLICE_X27Y69         FDPE (Remov_fdpe_C_PRE)     -0.095     0.840    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.840    
                         arrival time                           1.506    
  -------------------------------------------------------------------
                         slack                                  0.666    

Slack (MET) :             0.666ns  (arrival time - required time)
  Source:                 lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Destination:            lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.209ns (34.775%)  route 0.392ns (65.225%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16334, routed)       0.569     0.905    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X30Y68         FDRE                                         r  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y68         FDRE (Prop_fdre_C_Q)         0.164     1.069 f  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.113     1.181    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X28Y68         LUT3 (Prop_lut3_I0_O)        0.045     1.226 f  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.279     1.506    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X27Y69         FDPE                                         f  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16334, routed)       0.833     1.199    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X27Y69         FDPE                                         r  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.264     0.935    
    SLICE_X27Y69         FDPE (Remov_fdpe_C_PRE)     -0.095     0.840    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.840    
                         arrival time                           1.506    
  -------------------------------------------------------------------
                         slack                                  0.666    

Slack (MET) :             0.666ns  (arrival time - required time)
  Source:                 lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Destination:            lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.209ns (34.775%)  route 0.392ns (65.225%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16334, routed)       0.569     0.905    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X30Y68         FDRE                                         r  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y68         FDRE (Prop_fdre_C_Q)         0.164     1.069 f  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.113     1.181    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X28Y68         LUT3 (Prop_lut3_I0_O)        0.045     1.226 f  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.279     1.506    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X27Y69         FDPE                                         f  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16334, routed)       0.833     1.199    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X27Y69         FDPE                                         r  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.264     0.935    
    SLICE_X27Y69         FDPE (Remov_fdpe_C_PRE)     -0.095     0.840    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -0.840    
                         arrival time                           1.506    
  -------------------------------------------------------------------
                         slack                                  0.666    

Slack (MET) :             0.666ns  (arrival time - required time)
  Source:                 lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Destination:            lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.209ns (34.775%)  route 0.392ns (65.225%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16334, routed)       0.569     0.905    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X30Y68         FDRE                                         r  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y68         FDRE (Prop_fdre_C_Q)         0.164     1.069 f  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.113     1.181    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X28Y68         LUT3 (Prop_lut3_I0_O)        0.045     1.226 f  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.279     1.506    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X27Y69         FDPE                                         f  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16334, routed)       0.833     1.199    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X27Y69         FDPE                                         r  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.264     0.935    
    SLICE_X27Y69         FDPE (Remov_fdpe_C_PRE)     -0.095     0.840    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.840    
                         arrival time                           1.506    
  -------------------------------------------------------------------
                         slack                                  0.666    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            lenet_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.588ns  (logic 0.124ns (4.791%)  route 2.464ns (95.209%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.386ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.238     1.238    lenet_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X27Y102        LUT1 (Prop_lut1_I0_O)        0.124     1.362 r  lenet_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           1.227     2.588    lenet_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X33Y104        FDRE                                         r  lenet_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16334, routed)       1.653     2.832    lenet_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X33Y104        FDRE                                         r  lenet_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            lenet_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.979ns  (logic 0.045ns (4.595%)  route 0.934ns (95.405%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.386ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.431     0.431    lenet_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X27Y102        LUT1 (Prop_lut1_I0_O)        0.045     0.476 r  lenet_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.504     0.979    lenet_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X33Y104        FDRE                                         r  lenet_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16334, routed)       0.911     1.277    lenet_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X33Y104        FDRE                                         r  lenet_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lenet_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Destination:            lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.438ns  (logic 0.606ns (8.148%)  route 6.832ns (91.852%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns
    Source Clock Delay      (SCD):    3.134ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.386ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16334, routed)       1.840     3.134    lenet_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X33Y112        FDRE                                         r  lenet_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y112        FDRE (Prop_fdre_C_Q)         0.456     3.590 r  lenet_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=11, routed)          2.332     5.922    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X26Y70         LUT1 (Prop_lut1_I0_O)        0.150     6.072 f  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=125, routed)         4.500    10.572    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X6Y37          FDPE                                         f  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16334, routed)       1.654     2.833    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X6Y37          FDPE                                         r  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 lenet_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Destination:            lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.438ns  (logic 0.606ns (8.148%)  route 6.832ns (91.852%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns
    Source Clock Delay      (SCD):    3.134ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.386ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16334, routed)       1.840     3.134    lenet_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X33Y112        FDRE                                         r  lenet_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y112        FDRE (Prop_fdre_C_Q)         0.456     3.590 r  lenet_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=11, routed)          2.332     5.922    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X26Y70         LUT1 (Prop_lut1_I0_O)        0.150     6.072 f  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=125, routed)         4.500    10.572    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X6Y37          FDPE                                         f  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16334, routed)       1.654     2.833    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X6Y37          FDPE                                         r  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 lenet_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Destination:            lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.640ns  (logic 0.606ns (13.061%)  route 4.034ns (86.939%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    3.134ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.386ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16334, routed)       1.840     3.134    lenet_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X33Y112        FDRE                                         r  lenet_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y112        FDRE (Prop_fdre_C_Q)         0.456     3.590 r  lenet_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=11, routed)          2.332     5.922    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X26Y70         LUT1 (Prop_lut1_I0_O)        0.150     6.072 f  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=125, routed)         1.702     7.774    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X33Y94         FDPE                                         f  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16334, routed)       1.479     2.658    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X33Y94         FDPE                                         r  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 lenet_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Destination:            lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.640ns  (logic 0.606ns (13.061%)  route 4.034ns (86.939%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    3.134ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.386ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16334, routed)       1.840     3.134    lenet_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X33Y112        FDRE                                         r  lenet_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y112        FDRE (Prop_fdre_C_Q)         0.456     3.590 r  lenet_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=11, routed)          2.332     5.922    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X26Y70         LUT1 (Prop_lut1_I0_O)        0.150     6.072 f  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=125, routed)         1.702     7.774    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X33Y94         FDPE                                         f  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16334, routed)       1.479     2.658    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X33Y94         FDPE                                         r  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 lenet_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Destination:            lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.722ns  (logic 0.606ns (16.281%)  route 3.116ns (83.719%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.440ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns
    Source Clock Delay      (SCD):    3.134ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.386ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16334, routed)       1.840     3.134    lenet_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X33Y112        FDRE                                         r  lenet_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y112        FDRE (Prop_fdre_C_Q)         0.456     3.590 r  lenet_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=11, routed)          2.332     5.922    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X26Y70         LUT1 (Prop_lut1_I0_O)        0.150     6.072 f  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=125, routed)         0.784     6.856    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X29Y68         FDPE                                         f  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16334, routed)       1.515     2.694    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X29Y68         FDPE                                         r  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 lenet_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Destination:            lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.722ns  (logic 0.606ns (16.281%)  route 3.116ns (83.719%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.440ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns
    Source Clock Delay      (SCD):    3.134ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.386ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16334, routed)       1.840     3.134    lenet_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X33Y112        FDRE                                         r  lenet_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y112        FDRE (Prop_fdre_C_Q)         0.456     3.590 r  lenet_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=11, routed)          2.332     5.922    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X26Y70         LUT1 (Prop_lut1_I0_O)        0.150     6.072 f  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=125, routed)         0.784     6.856    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X29Y68         FDPE                                         f  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16334, routed)       1.515     2.694    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X29Y68         FDPE                                         r  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lenet_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Destination:            lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.520ns  (logic 0.188ns (12.367%)  route 1.332ns (87.633%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.386ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16334, routed)       0.637     0.973    lenet_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X33Y112        FDRE                                         r  lenet_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y112        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  lenet_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=11, routed)          1.007     2.121    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X26Y70         LUT1 (Prop_lut1_I0_O)        0.047     2.168 f  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=125, routed)         0.325     2.493    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X29Y68         FDPE                                         f  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16334, routed)       0.835     1.201    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X29Y68         FDPE                                         r  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 lenet_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Destination:            lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.520ns  (logic 0.188ns (12.367%)  route 1.332ns (87.633%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.386ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16334, routed)       0.637     0.973    lenet_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X33Y112        FDRE                                         r  lenet_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y112        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  lenet_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=11, routed)          1.007     2.121    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X26Y70         LUT1 (Prop_lut1_I0_O)        0.047     2.168 f  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=125, routed)         0.325     2.493    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X29Y68         FDPE                                         f  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16334, routed)       0.835     1.201    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X29Y68         FDPE                                         r  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 lenet_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Destination:            lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.001ns  (logic 0.188ns (9.396%)  route 1.813ns (90.604%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.386ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16334, routed)       0.637     0.973    lenet_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X33Y112        FDRE                                         r  lenet_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y112        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  lenet_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=11, routed)          1.007     2.121    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X26Y70         LUT1 (Prop_lut1_I0_O)        0.047     2.168 f  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=125, routed)         0.806     2.974    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X33Y94         FDPE                                         f  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16334, routed)       0.825     1.191    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X33Y94         FDPE                                         r  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 lenet_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Destination:            lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.001ns  (logic 0.188ns (9.396%)  route 1.813ns (90.604%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.386ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16334, routed)       0.637     0.973    lenet_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X33Y112        FDRE                                         r  lenet_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y112        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  lenet_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=11, routed)          1.007     2.121    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X26Y70         LUT1 (Prop_lut1_I0_O)        0.047     2.168 f  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=125, routed)         0.806     2.974    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X33Y94         FDPE                                         f  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16334, routed)       0.825     1.191    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X33Y94         FDPE                                         r  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 lenet_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Destination:            lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.204ns  (logic 0.188ns (5.868%)  route 3.016ns (94.132%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.256ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.386ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16334, routed)       0.637     0.973    lenet_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X33Y112        FDRE                                         r  lenet_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y112        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  lenet_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=11, routed)          1.007     2.121    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X26Y70         LUT1 (Prop_lut1_I0_O)        0.047     2.168 f  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=125, routed)         2.009     4.177    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X6Y37          FDPE                                         f  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16334, routed)       0.890     1.256    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X6Y37          FDPE                                         r  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 lenet_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Destination:            lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.204ns  (logic 0.188ns (5.868%)  route 3.016ns (94.132%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.256ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.386ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16334, routed)       0.637     0.973    lenet_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X33Y112        FDRE                                         r  lenet_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y112        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  lenet_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=11, routed)          1.007     2.121    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X26Y70         LUT1 (Prop_lut1_I0_O)        0.047     2.168 f  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=125, routed)         2.009     4.177    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X6Y37          FDPE                                         f  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16334, routed)       0.890     1.256    lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X6Y37          FDPE                                         r  lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lenet_bd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.847ns  (logic 4.013ns (45.365%)  route 4.834ns (54.635%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.386ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16334, routed)       1.842     3.136    lenet_bd_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X35Y109        FDRE                                         r  lenet_bd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y109        FDRE (Prop_fdre_C_Q)         0.456     3.592 r  lenet_bd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           4.834     8.426    led_OBUF[1]
    P14                  OBUF (Prop_obuf_I_O)         3.557    11.983 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.983    led[1]
    P14                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lenet_bd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.688ns  (logic 3.986ns (45.876%)  route 4.702ns (54.124%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.386ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16334, routed)       1.842     3.136    lenet_bd_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X35Y109        FDRE                                         r  lenet_bd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y109        FDRE (Prop_fdre_C_Q)         0.456     3.592 r  lenet_bd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=3, routed)           4.702     8.294    led_OBUF[0]
    R14                  OBUF (Prop_obuf_I_O)         3.530    11.824 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.824    led[0]
    R14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lenet_bd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.191ns  (logic 1.372ns (42.984%)  route 1.819ns (57.016%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.386ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16334, routed)       0.639     0.975    lenet_bd_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X35Y109        FDRE                                         r  lenet_bd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y109        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  lenet_bd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=3, routed)           1.819     2.935    led_OBUF[0]
    R14                  OBUF (Prop_obuf_I_O)         1.231     4.166 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.166    led[0]
    R14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lenet_bd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.259ns  (logic 1.399ns (42.920%)  route 1.861ns (57.080%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.386ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16334, routed)       0.639     0.975    lenet_bd_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X35Y109        FDRE                                         r  lenet_bd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y109        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  lenet_bd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           1.861     2.977    led_OBUF[1]
    P14                  OBUF (Prop_obuf_I_O)         1.258     4.234 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.234    led[1]
    P14                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay            30 Endpoints
Min Delay            30 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[0]
                            (internal pin)
  Destination:            lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.195ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.386ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y5           DSP48E1                      0.000     0.000 r  lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[0]
                         net (fo=1, routed)           0.002     0.002    lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[0]
    DSP48_X2Y6           DSP48E1                                      r  lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16334, routed)       1.579     2.758    lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X2Y6           DSP48E1                                      r  lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[10]
                            (internal pin)
  Destination:            lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.195ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.386ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y5           DSP48E1                      0.000     0.000 r  lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[10]
                         net (fo=1, routed)           0.002     0.002    lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[10]
    DSP48_X2Y6           DSP48E1                                      r  lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16334, routed)       1.579     2.758    lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X2Y6           DSP48E1                                      r  lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[11]
                            (internal pin)
  Destination:            lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.195ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.386ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y5           DSP48E1                      0.000     0.000 r  lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[11]
                         net (fo=1, routed)           0.002     0.002    lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[11]
    DSP48_X2Y6           DSP48E1                                      r  lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16334, routed)       1.579     2.758    lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X2Y6           DSP48E1                                      r  lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[12]
                            (internal pin)
  Destination:            lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.195ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.386ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y5           DSP48E1                      0.000     0.000 r  lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[12]
                         net (fo=1, routed)           0.002     0.002    lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[12]
    DSP48_X2Y6           DSP48E1                                      r  lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16334, routed)       1.579     2.758    lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X2Y6           DSP48E1                                      r  lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[13]
                            (internal pin)
  Destination:            lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.195ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.386ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y5           DSP48E1                      0.000     0.000 r  lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[13]
                         net (fo=1, routed)           0.002     0.002    lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[13]
    DSP48_X2Y6           DSP48E1                                      r  lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16334, routed)       1.579     2.758    lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X2Y6           DSP48E1                                      r  lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[14]
                            (internal pin)
  Destination:            lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.195ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.386ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y5           DSP48E1                      0.000     0.000 r  lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[14]
                         net (fo=1, routed)           0.002     0.002    lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[14]
    DSP48_X2Y6           DSP48E1                                      r  lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16334, routed)       1.579     2.758    lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X2Y6           DSP48E1                                      r  lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[15]
                            (internal pin)
  Destination:            lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.195ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.386ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y5           DSP48E1                      0.000     0.000 r  lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[15]
                         net (fo=1, routed)           0.002     0.002    lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[15]
    DSP48_X2Y6           DSP48E1                                      r  lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16334, routed)       1.579     2.758    lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X2Y6           DSP48E1                                      r  lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[16]
                            (internal pin)
  Destination:            lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.195ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.386ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y5           DSP48E1                      0.000     0.000 r  lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[16]
    DSP48_X2Y6           DSP48E1                                      r  lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16334, routed)       1.579     2.758    lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X2Y6           DSP48E1                                      r  lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[17]
                            (internal pin)
  Destination:            lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.195ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.386ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y5           DSP48E1                      0.000     0.000 r  lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[17]
                         net (fo=1, routed)           0.002     0.002    lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[17]
    DSP48_X2Y6           DSP48E1                                      r  lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16334, routed)       1.579     2.758    lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X2Y6           DSP48E1                                      r  lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[18]
                            (internal pin)
  Destination:            lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.195ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.386ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y5           DSP48E1                      0.000     0.000 r  lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[18]
                         net (fo=1, routed)           0.002     0.002    lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[18]
    DSP48_X2Y6           DSP48E1                                      r  lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16334, routed)       1.579     2.758    lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X2Y6           DSP48E1                                      r  lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[0]
                            (internal pin)
  Destination:            lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.195ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.386ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y5           DSP48E1                      0.000     0.000 r  lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[0]
                         net (fo=1, routed)           0.002     0.002    lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[0]
    DSP48_X2Y6           DSP48E1                                      r  lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16334, routed)       1.751     3.045    lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X2Y6           DSP48E1                                      r  lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[10]
                            (internal pin)
  Destination:            lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.195ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.386ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y5           DSP48E1                      0.000     0.000 r  lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[10]
                         net (fo=1, routed)           0.002     0.002    lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[10]
    DSP48_X2Y6           DSP48E1                                      r  lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16334, routed)       1.751     3.045    lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X2Y6           DSP48E1                                      r  lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[11]
                            (internal pin)
  Destination:            lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.195ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.386ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y5           DSP48E1                      0.000     0.000 r  lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[11]
                         net (fo=1, routed)           0.002     0.002    lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[11]
    DSP48_X2Y6           DSP48E1                                      r  lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16334, routed)       1.751     3.045    lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X2Y6           DSP48E1                                      r  lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[12]
                            (internal pin)
  Destination:            lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.195ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.386ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y5           DSP48E1                      0.000     0.000 r  lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[12]
                         net (fo=1, routed)           0.002     0.002    lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[12]
    DSP48_X2Y6           DSP48E1                                      r  lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16334, routed)       1.751     3.045    lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X2Y6           DSP48E1                                      r  lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[13]
                            (internal pin)
  Destination:            lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.195ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.386ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y5           DSP48E1                      0.000     0.000 r  lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[13]
                         net (fo=1, routed)           0.002     0.002    lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[13]
    DSP48_X2Y6           DSP48E1                                      r  lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16334, routed)       1.751     3.045    lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X2Y6           DSP48E1                                      r  lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[14]
                            (internal pin)
  Destination:            lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.195ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.386ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y5           DSP48E1                      0.000     0.000 r  lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[14]
                         net (fo=1, routed)           0.002     0.002    lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[14]
    DSP48_X2Y6           DSP48E1                                      r  lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16334, routed)       1.751     3.045    lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X2Y6           DSP48E1                                      r  lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[15]
                            (internal pin)
  Destination:            lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.195ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.386ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y5           DSP48E1                      0.000     0.000 r  lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[15]
                         net (fo=1, routed)           0.002     0.002    lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[15]
    DSP48_X2Y6           DSP48E1                                      r  lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16334, routed)       1.751     3.045    lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X2Y6           DSP48E1                                      r  lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[16]
                            (internal pin)
  Destination:            lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.195ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.386ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y5           DSP48E1                      0.000     0.000 r  lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[16]
    DSP48_X2Y6           DSP48E1                                      r  lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16334, routed)       1.751     3.045    lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X2Y6           DSP48E1                                      r  lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[17]
                            (internal pin)
  Destination:            lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.195ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.386ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y5           DSP48E1                      0.000     0.000 r  lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[17]
                         net (fo=1, routed)           0.002     0.002    lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[17]
    DSP48_X2Y6           DSP48E1                                      r  lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16334, routed)       1.751     3.045    lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X2Y6           DSP48E1                                      r  lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[18]
                            (internal pin)
  Destination:            lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.195ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.386ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y5           DSP48E1                      0.000     0.000 r  lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[18]
                         net (fo=1, routed)           0.002     0.002    lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[18]
    DSP48_X2Y6           DSP48E1                                      r  lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16334, routed)       1.751     3.045    lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X2Y6           DSP48E1                                      r  lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/CLK





