#! /mingw64/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1391-gd480c4d7d)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\msys64\mingw64\lib\ivl\system.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\v2005_math.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\va_math.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\v2009.vpi";
S_0000017f5394ab70 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000017f539535a0 .scope module, "bitorder_tb" "bitorder_tb" 3 4;
 .timescale -9 -12;
v0000017f539a7fa0_0 .var "axiid", 1 0;
v0000017f539a8360_0 .var "axiiv", 0 0;
v0000017f539a7e60_0 .net "axiod", 1 0, L_0000017f539a8180;  1 drivers
v0000017f539a78c0_0 .net "axiov", 0 0, L_0000017f539407e0;  1 drivers
v0000017f539a8680_0 .var "clk", 0 0;
v0000017f539a7280_0 .var "rst", 0 0;
S_0000017f539321e0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 140, 3 140 0, S_0000017f539535a0;
 .timescale -9 -12;
v0000017f53932370_0 .var/i "i", 31 0;
S_0000017f53932410 .scope module, "bo" "bitorder" 3 14, 4 5 0, S_0000017f539535a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "axiiv";
    .port_info 3 /INPUT 2 "axiid";
    .port_info 4 /OUTPUT 1 "axiov";
    .port_info 5 /OUTPUT 2 "axiod";
enum0000017f538d8d90 .enum2/s (32)
   "WAITING" 0,
   "W0" 1,
   "W0R1" 2,
   "W1R0" 3,
   "R0" 4,
   "R1" 5
 ;
L_0000017f539409a0 .functor OR 1, L_0000017f539a80e0, L_0000017f539a7640, C4<0>, C4<0>;
L_0000017f539403f0 .functor OR 1, L_0000017f539409a0, L_0000017f539a75a0, C4<0>, C4<0>;
L_0000017f539407e0 .functor OR 1, L_0000017f539403f0, L_0000017f539a7f00, C4<0>, C4<0>;
L_0000017f53940a10 .functor OR 1, L_0000017f539a89a0, L_0000017f539a7140, C4<0>, C4<0>;
L_0000017f539e0088 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0000017f539325a0_0 .net/2s *"_ivl_0", 31 0, L_0000017f539e0088;  1 drivers
L_0000017f539e0118 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000017f539a6700_0 .net/2s *"_ivl_10", 31 0, L_0000017f539e0118;  1 drivers
v0000017f539a60c0_0 .net *"_ivl_12", 0 0, L_0000017f539a75a0;  1 drivers
v0000017f539a5bc0_0 .net *"_ivl_15", 0 0, L_0000017f539403f0;  1 drivers
L_0000017f539e0160 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0000017f539a5f80_0 .net/2s *"_ivl_16", 31 0, L_0000017f539e0160;  1 drivers
v0000017f539a6020_0 .net *"_ivl_18", 0 0, L_0000017f539a7f00;  1 drivers
v0000017f539a6160_0 .net *"_ivl_2", 0 0, L_0000017f539a80e0;  1 drivers
L_0000017f539e01a8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0000017f539a63e0_0 .net/2s *"_ivl_22", 31 0, L_0000017f539e01a8;  1 drivers
v0000017f539a6480_0 .net *"_ivl_24", 0 0, L_0000017f539a89a0;  1 drivers
L_0000017f539e01f0 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0000017f539a6200_0 .net/2s *"_ivl_26", 31 0, L_0000017f539e01f0;  1 drivers
v0000017f539a6980_0 .net *"_ivl_28", 0 0, L_0000017f539a7140;  1 drivers
v0000017f539a65c0_0 .net *"_ivl_31", 0 0, L_0000017f53940a10;  1 drivers
v0000017f539a67a0_0 .net *"_ivl_33", 1 0, L_0000017f539a7820;  1 drivers
v0000017f539a5a80_0 .net *"_ivl_35", 1 0, L_0000017f539a71e0;  1 drivers
L_0000017f539e00d0 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0000017f539a6840_0 .net/2s *"_ivl_4", 31 0, L_0000017f539e00d0;  1 drivers
v0000017f539a68e0_0 .net *"_ivl_6", 0 0, L_0000017f539a7640;  1 drivers
v0000017f539a5c60_0 .net *"_ivl_9", 0 0, L_0000017f539409a0;  1 drivers
v0000017f539a5e40_0 .net "axiid", 1 0, v0000017f539a7fa0_0;  1 drivers
v0000017f539a62a0_0 .net "axiiv", 0 0, v0000017f539a8360_0;  1 drivers
v0000017f539a6340_0 .net "axiod", 1 0, L_0000017f539a8180;  alias, 1 drivers
v0000017f539a6660_0 .net "axiov", 0 0, L_0000017f539407e0;  alias, 1 drivers
v0000017f539a5d00_0 .var "buffer0", 7 0;
v0000017f539a5b20_0 .var "buffer1", 7 0;
v0000017f539a6520_0 .net "clk", 0 0, v0000017f539a8680_0;  1 drivers
v0000017f539a5da0_0 .var "ind", 1 0;
v0000017f539a5ee0_0 .net "rst", 0 0, v0000017f539a7280_0;  1 drivers
v0000017f539a70a0_0 .var/2s "state", 31 0;
E_0000017f5394c740 .event posedge, v0000017f539a6520_0;
L_0000017f539a80e0 .cmp/eq 32, v0000017f539a70a0_0, L_0000017f539e0088;
L_0000017f539a7640 .cmp/eq 32, v0000017f539a70a0_0, L_0000017f539e00d0;
L_0000017f539a75a0 .cmp/eq 32, v0000017f539a70a0_0, L_0000017f539e0118;
L_0000017f539a7f00 .cmp/eq 32, v0000017f539a70a0_0, L_0000017f539e0160;
L_0000017f539a89a0 .cmp/eq 32, v0000017f539a70a0_0, L_0000017f539e01a8;
L_0000017f539a7140 .cmp/eq 32, v0000017f539a70a0_0, L_0000017f539e01f0;
L_0000017f539a7820 .part v0000017f539a5b20_0, 6, 2;
L_0000017f539a71e0 .part v0000017f539a5d00_0, 6, 2;
L_0000017f539a8180 .functor MUXZ 2, L_0000017f539a71e0, L_0000017f539a7820, L_0000017f53940a10, C4<>;
    .scope S_0000017f53932410;
T_0 ;
    %wait E_0000017f5394c740;
    %load/vec4 v0000017f539a5ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000017f539a5d00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000017f539a5b20_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000017f539a5da0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000017f539a70a0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000017f539a70a0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0000017f539a62a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0000017f539a70a0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000017f539a5da0_0, 0;
    %load/vec4 v0000017f539a5e40_0;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000017f539a5d00_0, 4, 5;
T_0.4 ;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0000017f539a70a0_0;
    %cmpi/e 4, 0, 32;
    %jmp/1 T_0.8, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000017f539a70a0_0;
    %cmpi/e 3, 0, 32;
    %flag_or 4, 8;
T_0.8;
    %jmp/0xz  T_0.6, 4;
    %load/vec4 v0000017f539a5d00_0;
    %parti/s 6, 0, 2;
    %concati/vec4 0, 0, 2;
    %assign/vec4 v0000017f539a5d00_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v0000017f539a5b20_0;
    %parti/s 6, 0, 2;
    %concati/vec4 0, 0, 2;
    %assign/vec4 v0000017f539a5b20_0, 0;
T_0.7 ;
    %load/vec4 v0000017f539a62a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.9, 8;
    %load/vec4 v0000017f539a70a0_0;
    %cmpi/e 1, 0, 32;
    %jmp/1 T_0.13, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000017f539a70a0_0;
    %cmpi/e 2, 0, 32;
    %flag_or 4, 8;
T_0.13;
    %jmp/0xz  T_0.11, 4;
    %load/vec4 v0000017f539a5e40_0;
    %load/vec4 v0000017f539a5d00_0;
    %parti/s 6, 2, 3;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000017f539a5d00_0, 0;
    %load/vec4 v0000017f539a5da0_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_0.14, 4;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0000017f539a70a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000017f539a5da0_0, 0;
    %jmp T_0.15;
T_0.14 ;
    %load/vec4 v0000017f539a5da0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0000017f539a5da0_0, 0;
T_0.15 ;
    %jmp T_0.12;
T_0.11 ;
    %load/vec4 v0000017f539a70a0_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_0.16, 4;
    %load/vec4 v0000017f539a5e40_0;
    %load/vec4 v0000017f539a5b20_0;
    %parti/s 6, 2, 3;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000017f539a5b20_0, 0;
    %load/vec4 v0000017f539a5da0_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_0.18, 4;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0000017f539a70a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000017f539a5da0_0, 0;
    %jmp T_0.19;
T_0.18 ;
    %load/vec4 v0000017f539a5da0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0000017f539a5da0_0, 0;
T_0.19 ;
T_0.16 ;
T_0.12 ;
    %jmp T_0.10;
T_0.9 ;
    %load/vec4 v0000017f539a70a0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.20, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000017f539a70a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000017f539a5d00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000017f539a5b20_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000017f539a5da0_0, 0;
    %jmp T_0.21;
T_0.20 ;
    %load/vec4 v0000017f539a5da0_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_0.22, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000017f539a70a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000017f539a5d00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000017f539a5b20_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000017f539a5da0_0, 0;
    %jmp T_0.23;
T_0.22 ;
    %load/vec4 v0000017f539a5da0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0000017f539a5da0_0, 0;
    %load/vec4 v0000017f539a70a0_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_0.24, 4;
    %pushi/vec4 5, 0, 32;
    %assign/vec4 v0000017f539a70a0_0, 0;
    %jmp T_0.25;
T_0.24 ;
    %load/vec4 v0000017f539a70a0_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_0.26, 4;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v0000017f539a70a0_0, 0;
T_0.26 ;
T_0.25 ;
T_0.23 ;
T_0.21 ;
T_0.10 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000017f539535a0;
T_1 ;
    %delay 10000, 0;
    %load/vec4 v0000017f539a8680_0;
    %nor/r;
    %store/vec4 v0000017f539a8680_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0000017f539535a0;
T_2 ;
    %vpi_call/w 3 30 "$dumpfile", "bitorder.vcd" {0 0 0};
    %vpi_call/w 3 31 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000017f539535a0 {0 0 0};
    %vpi_call/w 3 32 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017f539a8680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017f539a7280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017f539a8360_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000017f539a7fa0_0, 0, 2;
    %delay 20000, 0;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017f539a7280_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017f539a7280_0, 0, 1;
    %delay 20000, 0;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017f539a8360_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000017f539a7fa0_0, 0, 2;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017f539a8360_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000017f539a7fa0_0, 0, 2;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017f539a8360_0, 0, 1;
    %delay 400000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017f539a8360_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000017f539a7fa0_0, 0, 2;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017f539a8360_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000017f539a7fa0_0, 0, 2;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017f539a8360_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000017f539a7fa0_0, 0, 2;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017f539a8360_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000017f539a7fa0_0, 0, 2;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017f539a8360_0, 0, 1;
    %delay 400000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017f539a8360_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000017f539a7fa0_0, 0, 2;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017f539a8360_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000017f539a7fa0_0, 0, 2;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017f539a8360_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000017f539a7fa0_0, 0, 2;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017f539a8360_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000017f539a7fa0_0, 0, 2;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017f539a8360_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000017f539a7fa0_0, 0, 2;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017f539a8360_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000017f539a7fa0_0, 0, 2;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017f539a8360_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000017f539a7fa0_0, 0, 2;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017f539a8360_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000017f539a7fa0_0, 0, 2;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017f539a8360_0, 0, 1;
    %delay 400000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017f539a8360_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000017f539a7fa0_0, 0, 2;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017f539a8360_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000017f539a7fa0_0, 0, 2;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017f539a8360_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000017f539a7fa0_0, 0, 2;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017f539a8360_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000017f539a7fa0_0, 0, 2;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017f539a8360_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000017f539a7fa0_0, 0, 2;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017f539a8360_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000017f539a7fa0_0, 0, 2;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017f539a8360_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000017f539a7fa0_0, 0, 2;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017f539a8360_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000017f539a7fa0_0, 0, 2;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017f539a8360_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000017f539a7fa0_0, 0, 2;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017f539a8360_0, 0, 1;
    %delay 400000, 0;
    %fork t_1, S_0000017f539321e0;
    %jmp t_0;
    .scope S_0000017f539321e0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017f53932370_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000017f53932370_0;
    %cmpi/s 100, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017f539a8360_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000017f539a7fa0_0, 0, 2;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017f539a8360_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000017f539a7fa0_0, 0, 2;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017f539a8360_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000017f539a7fa0_0, 0, 2;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017f539a8360_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000017f539a7fa0_0, 0, 2;
    %delay 20000, 0;
    %load/vec4 v0000017f53932370_0;
    %addi 1, 0, 32;
    %store/vec4 v0000017f53932370_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .scope S_0000017f539535a0;
t_0 %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017f539a8360_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000017f539a7fa0_0, 0, 2;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017f539a8360_0, 0, 1;
    %delay 400000, 0;
    %vpi_call/w 3 162 "$display", "\012Finishing Sim" {0 0 0};
    %vpi_call/w 3 163 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "sim/bitorder_tb.sv";
    "src/bitorder.sv";
