<profile>
    <ReportVersion>
        <Version>2023.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplusHBM</ProductFamily>
        <Part>xcu280-fsvh2892-2L-e</Part>
        <TopModelName>forward</TopModelName>
        <TargetClockPeriod>3.33</TargetClockPeriod>
        <ClockUncertainty>0.90</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>dataflow</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>4.214</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>134487</Best-caseLatency>
            <Average-caseLatency>134487</Average-caseLatency>
            <Worst-caseLatency>134487</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.567 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.567 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.567 ms</Worst-caseRealTimeLatency>
            <DataflowPipelineThroughput>102188</DataflowPipelineThroughput>
            <Interval-min>102188</Interval-min>
            <Interval-max>102188</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>src/DepthwiseSeparableConvBlock.cpp:23</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>532</BRAM_18K>
            <DSP>572</DSP>
            <FF>60607</FF>
            <LUT>40327</LUT>
            <URAM>84</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>4032</BRAM_18K>
            <DSP>9024</DSP>
            <FF>2607360</FF>
            <LUT>1303680</LUT>
            <URAM>960</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>forward</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>forward</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>forward</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>forward</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>forward</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>forward</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_address0</name>
            <Object>v0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_ce0</name>
            <Object>v0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_d0</name>
            <Object>v0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_q0</name>
            <Object>v0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_we0</name>
            <Object>v0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_address1</name>
            <Object>v0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_ce1</name>
            <Object>v0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_d1</name>
            <Object>v0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_q1</name>
            <Object>v0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_we1</name>
            <Object>v0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_address0</name>
            <Object>v0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_ce0</name>
            <Object>v0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_d0</name>
            <Object>v0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_q0</name>
            <Object>v0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_we0</name>
            <Object>v0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_address1</name>
            <Object>v0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_ce1</name>
            <Object>v0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_d1</name>
            <Object>v0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_q1</name>
            <Object>v0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_we1</name>
            <Object>v0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_address0</name>
            <Object>v1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_ce0</name>
            <Object>v1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_d0</name>
            <Object>v1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_q0</name>
            <Object>v1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_we0</name>
            <Object>v1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_address1</name>
            <Object>v1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_ce1</name>
            <Object>v1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_d1</name>
            <Object>v1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_q1</name>
            <Object>v1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_we1</name>
            <Object>v1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_address0</name>
            <Object>v2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>7</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_ce0</name>
            <Object>v2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_d0</name>
            <Object>v2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_q0</name>
            <Object>v2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_we0</name>
            <Object>v2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_address1</name>
            <Object>v2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>7</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_ce1</name>
            <Object>v2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_d1</name>
            <Object>v2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_q1</name>
            <Object>v2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_we1</name>
            <Object>v2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_0_address0</name>
            <Object>v3_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_0_ce0</name>
            <Object>v3_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_0_d0</name>
            <Object>v3_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_0_q0</name>
            <Object>v3_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_0_we0</name>
            <Object>v3_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_0_address1</name>
            <Object>v3_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_0_ce1</name>
            <Object>v3_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_0_d1</name>
            <Object>v3_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_0_q1</name>
            <Object>v3_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_0_we1</name>
            <Object>v3_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_1_address0</name>
            <Object>v3_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_1_ce0</name>
            <Object>v3_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_1_d0</name>
            <Object>v3_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_1_q0</name>
            <Object>v3_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_1_we0</name>
            <Object>v3_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_1_address1</name>
            <Object>v3_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_1_ce1</name>
            <Object>v3_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_1_d1</name>
            <Object>v3_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_1_q1</name>
            <Object>v3_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_1_we1</name>
            <Object>v3_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_2_address0</name>
            <Object>v3_0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_2_ce0</name>
            <Object>v3_0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_2_d0</name>
            <Object>v3_0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_2_q0</name>
            <Object>v3_0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_2_we0</name>
            <Object>v3_0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_2_address1</name>
            <Object>v3_0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_2_ce1</name>
            <Object>v3_0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_2_d1</name>
            <Object>v3_0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_2_q1</name>
            <Object>v3_0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_2_we1</name>
            <Object>v3_0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_3_address0</name>
            <Object>v3_0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_3_ce0</name>
            <Object>v3_0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_3_d0</name>
            <Object>v3_0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_3_q0</name>
            <Object>v3_0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_3_we0</name>
            <Object>v3_0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_3_address1</name>
            <Object>v3_0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_3_ce1</name>
            <Object>v3_0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_3_d1</name>
            <Object>v3_0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_3_q1</name>
            <Object>v3_0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_3_we1</name>
            <Object>v3_0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_4_address0</name>
            <Object>v3_0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_4_ce0</name>
            <Object>v3_0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_4_d0</name>
            <Object>v3_0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_4_q0</name>
            <Object>v3_0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_4_we0</name>
            <Object>v3_0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_4_address1</name>
            <Object>v3_0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_4_ce1</name>
            <Object>v3_0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_4_d1</name>
            <Object>v3_0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_4_q1</name>
            <Object>v3_0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_4_we1</name>
            <Object>v3_0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_5_address0</name>
            <Object>v3_0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_5_ce0</name>
            <Object>v3_0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_5_d0</name>
            <Object>v3_0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_5_q0</name>
            <Object>v3_0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_5_we0</name>
            <Object>v3_0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_5_address1</name>
            <Object>v3_0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_5_ce1</name>
            <Object>v3_0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_5_d1</name>
            <Object>v3_0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_5_q1</name>
            <Object>v3_0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_5_we1</name>
            <Object>v3_0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_6_address0</name>
            <Object>v3_0_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_6_ce0</name>
            <Object>v3_0_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_6_d0</name>
            <Object>v3_0_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_6_q0</name>
            <Object>v3_0_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_6_we0</name>
            <Object>v3_0_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_6_address1</name>
            <Object>v3_0_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_6_ce1</name>
            <Object>v3_0_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_6_d1</name>
            <Object>v3_0_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_6_q1</name>
            <Object>v3_0_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_6_we1</name>
            <Object>v3_0_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_7_address0</name>
            <Object>v3_0_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_7_ce0</name>
            <Object>v3_0_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_7_d0</name>
            <Object>v3_0_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_7_q0</name>
            <Object>v3_0_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_7_we0</name>
            <Object>v3_0_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_7_address1</name>
            <Object>v3_0_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_7_ce1</name>
            <Object>v3_0_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_7_d1</name>
            <Object>v3_0_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_7_q1</name>
            <Object>v3_0_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_7_we1</name>
            <Object>v3_0_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_8_address0</name>
            <Object>v3_0_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_8_ce0</name>
            <Object>v3_0_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_8_d0</name>
            <Object>v3_0_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_8_q0</name>
            <Object>v3_0_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_8_we0</name>
            <Object>v3_0_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_8_address1</name>
            <Object>v3_0_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_8_ce1</name>
            <Object>v3_0_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_8_d1</name>
            <Object>v3_0_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_8_q1</name>
            <Object>v3_0_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_8_we1</name>
            <Object>v3_0_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_9_address0</name>
            <Object>v3_0_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_9_ce0</name>
            <Object>v3_0_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_9_d0</name>
            <Object>v3_0_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_9_q0</name>
            <Object>v3_0_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_9_we0</name>
            <Object>v3_0_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_9_address1</name>
            <Object>v3_0_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_9_ce1</name>
            <Object>v3_0_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_9_d1</name>
            <Object>v3_0_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_9_q1</name>
            <Object>v3_0_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_9_we1</name>
            <Object>v3_0_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_10_address0</name>
            <Object>v3_0_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_10_ce0</name>
            <Object>v3_0_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_10_d0</name>
            <Object>v3_0_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_10_q0</name>
            <Object>v3_0_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_10_we0</name>
            <Object>v3_0_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_10_address1</name>
            <Object>v3_0_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_10_ce1</name>
            <Object>v3_0_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_10_d1</name>
            <Object>v3_0_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_10_q1</name>
            <Object>v3_0_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_10_we1</name>
            <Object>v3_0_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_11_address0</name>
            <Object>v3_0_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_11_ce0</name>
            <Object>v3_0_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_11_d0</name>
            <Object>v3_0_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_11_q0</name>
            <Object>v3_0_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_11_we0</name>
            <Object>v3_0_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_11_address1</name>
            <Object>v3_0_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_11_ce1</name>
            <Object>v3_0_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_11_d1</name>
            <Object>v3_0_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_11_q1</name>
            <Object>v3_0_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_11_we1</name>
            <Object>v3_0_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_12_address0</name>
            <Object>v3_0_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_12_ce0</name>
            <Object>v3_0_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_12_d0</name>
            <Object>v3_0_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_12_q0</name>
            <Object>v3_0_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_12_we0</name>
            <Object>v3_0_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_12_address1</name>
            <Object>v3_0_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_12_ce1</name>
            <Object>v3_0_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_12_d1</name>
            <Object>v3_0_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_12_q1</name>
            <Object>v3_0_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_12_we1</name>
            <Object>v3_0_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_13_address0</name>
            <Object>v3_0_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_13_ce0</name>
            <Object>v3_0_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_13_d0</name>
            <Object>v3_0_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_13_q0</name>
            <Object>v3_0_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_13_we0</name>
            <Object>v3_0_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_13_address1</name>
            <Object>v3_0_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_13_ce1</name>
            <Object>v3_0_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_13_d1</name>
            <Object>v3_0_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_13_q1</name>
            <Object>v3_0_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_13_we1</name>
            <Object>v3_0_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_0_address0</name>
            <Object>v3_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_0_ce0</name>
            <Object>v3_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_0_d0</name>
            <Object>v3_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_0_q0</name>
            <Object>v3_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_0_we0</name>
            <Object>v3_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_0_address1</name>
            <Object>v3_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_0_ce1</name>
            <Object>v3_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_0_d1</name>
            <Object>v3_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_0_q1</name>
            <Object>v3_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_0_we1</name>
            <Object>v3_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_1_address0</name>
            <Object>v3_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_1_ce0</name>
            <Object>v3_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_1_d0</name>
            <Object>v3_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_1_q0</name>
            <Object>v3_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_1_we0</name>
            <Object>v3_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_1_address1</name>
            <Object>v3_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_1_ce1</name>
            <Object>v3_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_1_d1</name>
            <Object>v3_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_1_q1</name>
            <Object>v3_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_1_we1</name>
            <Object>v3_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_2_address0</name>
            <Object>v3_1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_2_ce0</name>
            <Object>v3_1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_2_d0</name>
            <Object>v3_1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_2_q0</name>
            <Object>v3_1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_2_we0</name>
            <Object>v3_1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_2_address1</name>
            <Object>v3_1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_2_ce1</name>
            <Object>v3_1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_2_d1</name>
            <Object>v3_1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_2_q1</name>
            <Object>v3_1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_2_we1</name>
            <Object>v3_1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_3_address0</name>
            <Object>v3_1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_3_ce0</name>
            <Object>v3_1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_3_d0</name>
            <Object>v3_1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_3_q0</name>
            <Object>v3_1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_3_we0</name>
            <Object>v3_1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_3_address1</name>
            <Object>v3_1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_3_ce1</name>
            <Object>v3_1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_3_d1</name>
            <Object>v3_1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_3_q1</name>
            <Object>v3_1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_3_we1</name>
            <Object>v3_1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_4_address0</name>
            <Object>v3_1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_4_ce0</name>
            <Object>v3_1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_4_d0</name>
            <Object>v3_1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_4_q0</name>
            <Object>v3_1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_4_we0</name>
            <Object>v3_1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_4_address1</name>
            <Object>v3_1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_4_ce1</name>
            <Object>v3_1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_4_d1</name>
            <Object>v3_1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_4_q1</name>
            <Object>v3_1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_4_we1</name>
            <Object>v3_1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_5_address0</name>
            <Object>v3_1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_5_ce0</name>
            <Object>v3_1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_5_d0</name>
            <Object>v3_1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_5_q0</name>
            <Object>v3_1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_5_we0</name>
            <Object>v3_1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_5_address1</name>
            <Object>v3_1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_5_ce1</name>
            <Object>v3_1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_5_d1</name>
            <Object>v3_1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_5_q1</name>
            <Object>v3_1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_5_we1</name>
            <Object>v3_1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_6_address0</name>
            <Object>v3_1_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_6_ce0</name>
            <Object>v3_1_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_6_d0</name>
            <Object>v3_1_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_6_q0</name>
            <Object>v3_1_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_6_we0</name>
            <Object>v3_1_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_6_address1</name>
            <Object>v3_1_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_6_ce1</name>
            <Object>v3_1_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_6_d1</name>
            <Object>v3_1_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_6_q1</name>
            <Object>v3_1_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_6_we1</name>
            <Object>v3_1_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_7_address0</name>
            <Object>v3_1_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_7_ce0</name>
            <Object>v3_1_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_7_d0</name>
            <Object>v3_1_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_7_q0</name>
            <Object>v3_1_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_7_we0</name>
            <Object>v3_1_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_7_address1</name>
            <Object>v3_1_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_7_ce1</name>
            <Object>v3_1_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_7_d1</name>
            <Object>v3_1_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_7_q1</name>
            <Object>v3_1_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_7_we1</name>
            <Object>v3_1_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_8_address0</name>
            <Object>v3_1_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_8_ce0</name>
            <Object>v3_1_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_8_d0</name>
            <Object>v3_1_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_8_q0</name>
            <Object>v3_1_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_8_we0</name>
            <Object>v3_1_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_8_address1</name>
            <Object>v3_1_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_8_ce1</name>
            <Object>v3_1_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_8_d1</name>
            <Object>v3_1_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_8_q1</name>
            <Object>v3_1_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_8_we1</name>
            <Object>v3_1_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_9_address0</name>
            <Object>v3_1_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_9_ce0</name>
            <Object>v3_1_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_9_d0</name>
            <Object>v3_1_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_9_q0</name>
            <Object>v3_1_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_9_we0</name>
            <Object>v3_1_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_9_address1</name>
            <Object>v3_1_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_9_ce1</name>
            <Object>v3_1_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_9_d1</name>
            <Object>v3_1_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_9_q1</name>
            <Object>v3_1_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_9_we1</name>
            <Object>v3_1_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_10_address0</name>
            <Object>v3_1_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_10_ce0</name>
            <Object>v3_1_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_10_d0</name>
            <Object>v3_1_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_10_q0</name>
            <Object>v3_1_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_10_we0</name>
            <Object>v3_1_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_10_address1</name>
            <Object>v3_1_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_10_ce1</name>
            <Object>v3_1_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_10_d1</name>
            <Object>v3_1_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_10_q1</name>
            <Object>v3_1_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_10_we1</name>
            <Object>v3_1_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_11_address0</name>
            <Object>v3_1_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_11_ce0</name>
            <Object>v3_1_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_11_d0</name>
            <Object>v3_1_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_11_q0</name>
            <Object>v3_1_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_11_we0</name>
            <Object>v3_1_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_11_address1</name>
            <Object>v3_1_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_11_ce1</name>
            <Object>v3_1_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_11_d1</name>
            <Object>v3_1_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_11_q1</name>
            <Object>v3_1_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_11_we1</name>
            <Object>v3_1_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_12_address0</name>
            <Object>v3_1_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_12_ce0</name>
            <Object>v3_1_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_12_d0</name>
            <Object>v3_1_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_12_q0</name>
            <Object>v3_1_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_12_we0</name>
            <Object>v3_1_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_12_address1</name>
            <Object>v3_1_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_12_ce1</name>
            <Object>v3_1_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_12_d1</name>
            <Object>v3_1_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_12_q1</name>
            <Object>v3_1_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_12_we1</name>
            <Object>v3_1_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_13_address0</name>
            <Object>v3_1_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_13_ce0</name>
            <Object>v3_1_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_13_d0</name>
            <Object>v3_1_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_13_q0</name>
            <Object>v3_1_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_13_we0</name>
            <Object>v3_1_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_13_address1</name>
            <Object>v3_1_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_13_ce1</name>
            <Object>v3_1_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_13_d1</name>
            <Object>v3_1_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_13_q1</name>
            <Object>v3_1_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_13_we1</name>
            <Object>v3_1_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>forward</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>Loop_loop0_proc_U0</InstName>
                    <ModuleName>Loop_loop0_proc</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>664</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_Loop_loop0_proc_Pipeline_loop0_loop1_loop2_fu_46</InstName>
                            <ModuleName>Loop_loop0_proc_Pipeline_loop0_loop1_loop2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>46</ID>
                            <BindInstances>add_ln30_1_fu_553_p2 add_ln30_fu_663_p2 add_ln31_fu_691_p2 mul_4ns_8ns_11_1_1_U3 add_ln38_fu_725_p2 add_ln38_2_fu_741_p2 mul_7ns_9ns_15_1_1_U2 add_ln32_fu_606_p2 add_ln31_1_fu_612_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Loop_loop0_proc_Pipeline_loop6_loop7_loop8_fu_78</InstName>
                            <ModuleName>Loop_loop0_proc_Pipeline_loop6_loop7_loop8</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>78</ID>
                            <BindInstances>add_ln45_1_fu_569_p2 add_ln45_fu_682_p2 add_ln46_fu_702_p2 mul_4ns_8ns_11_1_1_U23 sub_ln53_fu_747_p2 add_ln53_fu_760_p2 add_ln54_fu_832_p2 empty_151_fu_838_p2 add_ln54_2_fu_848_p2 add_ln47_fu_616_p2 mul_7ns_9ns_15_1_1_U22 add_ln46_1_fu_628_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>Loop_loop12_proc1_U0</InstName>
                    <ModuleName>Loop_loop12_proc1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>700</ID>
                    <BindInstances>v18_U v18_1_U v18_2_U v18_3_U v18_4_U v18_5_U v18_6_U v18_7_U v18_8_U v18_9_U v18_10_U v18_11_U v18_12_U v18_13_U v18_14_U v18_15_U v18_16_U v18_17_U v18_18_U v18_19_U v18_20_U v18_21_U v18_22_U v18_23_U v18_24_U v18_25_U v18_26_U v1829_U add_ln65_1_fu_1858_p2 add_ln65_fu_2505_p2 add_ln66_fu_2477_p2 add_ln67_fu_2525_p2 add_ln68_fu_1998_p2 mul_4ns_8ns_11_1_1_U125 sub_ln82_fu_2595_p2 add_ln82_fu_2639_p2 empty_144_fu_2665_p2 add_ln77_21_fu_2675_p2 add_ln77_22_fu_2692_p2 empty_145_fu_2703_p2 add_ln77_23_fu_2713_p2 add_ln77_24_fu_2730_p2 add_ln77_25_fu_2775_p2 add_ln77_26_fu_2787_p2 add_ln82_1_fu_2799_p2 empty_150_fu_2064_p2 fmul_32ns_32ns_32_4_max_dsp_1_U84 fadd_32ns_32ns_32_7_full_dsp_1_U56 add_ln77_fu_2166_p2 mul_64ns_66ns_129_5_1_U112 add_ln77_27_fu_2815_p2 add_ln77_28_fu_2825_p2 fmul_32ns_32ns_32_4_max_dsp_1_U85 fadd_32ns_32ns_32_7_full_dsp_1_U57 add_ln77_1_fu_2181_p2 add_ln77_2_fu_2191_p2 mul_64ns_66ns_129_5_1_U113 add_ln77_29_fu_2845_p2 add_ln77_30_fu_2855_p2 fmul_32ns_32ns_32_4_max_dsp_1_U86 fadd_32ns_32ns_32_7_full_dsp_1_U58 add_ln77_3_fu_2205_p2 add_ln77_4_fu_2215_p2 mul_64ns_66ns_129_5_1_U114 add_ln77_31_fu_2875_p2 add_ln77_32_fu_2885_p2 fmul_32ns_32ns_32_4_max_dsp_1_U87 fadd_32ns_32ns_32_7_full_dsp_1_U59 add_ln77_5_fu_2240_p2 mul_64ns_66ns_129_5_1_U115 add_ln77_33_fu_2905_p2 add_ln77_34_fu_2915_p2 fmul_32ns_32ns_32_4_max_dsp_1_U88 fadd_32ns_32ns_32_7_full_dsp_1_U60 add_ln77_6_fu_2254_p2 add_ln77_7_fu_2264_p2 mul_64ns_66ns_129_5_1_U116 add_ln77_35_fu_2935_p2 add_ln77_36_fu_2945_p2 fmul_32ns_32ns_32_4_max_dsp_1_U89 fadd_32ns_32ns_32_7_full_dsp_1_U61 add_ln77_8_fu_2278_p2 add_ln77_9_fu_2288_p2 mul_64ns_66ns_129_5_1_U117 add_ln77_37_fu_2965_p2 add_ln77_38_fu_2975_p2 fmul_32ns_32ns_32_4_max_dsp_1_U90 fadd_32ns_32ns_32_7_full_dsp_1_U62 add_ln77_10_fu_2302_p2 add_ln77_11_fu_2312_p2 mul_64ns_66ns_129_5_1_U118 add_ln77_39_fu_2995_p2 add_ln77_40_fu_3005_p2 fmul_32ns_32ns_32_4_max_dsp_1_U91 fadd_32ns_32ns_32_7_full_dsp_1_U63 add_ln77_12_fu_2337_p2 mul_64ns_66ns_129_5_1_U119 add_ln77_41_fu_3025_p2 add_ln77_42_fu_3035_p2 fmul_32ns_32ns_32_4_max_dsp_1_U92 fadd_32ns_32ns_32_7_full_dsp_1_U64 add_ln77_13_fu_2351_p2 add_ln77_14_fu_2361_p2 mul_64ns_66ns_129_5_1_U120 add_ln77_43_fu_3055_p2 add_ln77_44_fu_3065_p2 fmul_32ns_32ns_32_4_max_dsp_1_U93 fadd_32ns_32ns_32_7_full_dsp_1_U65 add_ln77_15_fu_2375_p2 add_ln77_16_fu_2385_p2 mul_64ns_66ns_129_5_1_U121 add_ln77_45_fu_3085_p2 add_ln77_46_fu_3095_p2 fmul_32ns_32ns_32_4_max_dsp_1_U94 fadd_32ns_32ns_32_7_full_dsp_1_U66 add_ln77_17_fu_2399_p2 add_ln77_18_fu_2409_p2 mul_64ns_66ns_129_5_1_U122 add_ln77_47_fu_3115_p2 add_ln77_48_fu_3125_p2 fmul_32ns_32ns_32_4_max_dsp_1_U95 fadd_32ns_32ns_32_7_full_dsp_1_U67 add_ln77_19_fu_2431_p2 mul_64ns_66ns_129_5_1_U123 add_ln77_49_fu_3145_p2 add_ln77_50_fu_3157_p2 fmul_32ns_32ns_32_4_max_dsp_1_U96 fadd_32ns_32ns_32_7_full_dsp_1_U68 add_ln77_20_fu_2453_p2 mul_64ns_66ns_129_5_1_U124 add_ln77_51_fu_3179_p2 add_ln77_52_fu_3191_p2 fmul_32ns_32ns_32_4_max_dsp_1_U97 fadd_32ns_32ns_32_7_full_dsp_1_U69 fmul_32ns_32ns_32_4_max_dsp_1_U98 fadd_32ns_32ns_32_7_full_dsp_1_U70 fmul_32ns_32ns_32_4_max_dsp_1_U99 fadd_32ns_32ns_32_7_full_dsp_1_U71 fmul_32ns_32ns_32_4_max_dsp_1_U100 fadd_32ns_32ns_32_7_full_dsp_1_U72 fmul_32ns_32ns_32_4_max_dsp_1_U101 fadd_32ns_32ns_32_7_full_dsp_1_U73 fmul_32ns_32ns_32_4_max_dsp_1_U102 fadd_32ns_32ns_32_7_full_dsp_1_U74 fmul_32ns_32ns_32_4_max_dsp_1_U103 fadd_32ns_32ns_32_7_full_dsp_1_U75 fmul_32ns_32ns_32_4_max_dsp_1_U104 fadd_32ns_32ns_32_7_full_dsp_1_U76 fmul_32ns_32ns_32_4_max_dsp_1_U105 fadd_32ns_32ns_32_7_full_dsp_1_U77 fmul_32ns_32ns_32_4_max_dsp_1_U106 fadd_32ns_32ns_32_7_full_dsp_1_U78 fmul_32ns_32ns_32_4_max_dsp_1_U107 fadd_32ns_32ns_32_7_full_dsp_1_U79 fmul_32ns_32ns_32_4_max_dsp_1_U108 fadd_32ns_32ns_32_7_full_dsp_1_U80 fmul_32ns_32ns_32_4_max_dsp_1_U109 fadd_32ns_32ns_32_7_full_dsp_1_U81 fmul_32ns_32ns_32_4_max_dsp_1_U110 fadd_32ns_32ns_32_7_full_dsp_1_U82 fmul_32ns_32ns_32_4_max_dsp_1_U111 fadd_32ns_32ns_32_7_full_dsp_1_U83 add_ln69_fu_2070_p2 add_ln68_1_fu_2076_p2 add_ln67_1_fu_2090_p2 add_ln66_1_fu_2104_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>Loop_loop22_proc2_U0</InstName>
                    <ModuleName>Loop_loop22_proc2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>748</ID>
                    <BindInstances>v37_U v37_1_U v37_2_U v37_3_U v37_4_U v37_5_U v37_6_U v37_7_U v37_8_U v37_9_U v37_10_U v37_11_U v37_12_U v37_13_U v37_14_U v37_15_U v37_16_U v37_17_U v37_18_U v37_19_U v37_20_U v37_21_U v37_22_U v37_23_U v37_24_U v37_25_U v37_26_U v3729_U v20_U v20_1_U v20_2_U v20_3_U v20_4_U v20_5_U v20_6_U v20_7_U v20_8_U v20_9_U v20_10_U v20_11_U v20_12_U v20_13_U v20_14_U v20_15_U v20_16_U v20_17_U v20_18_U v20_19_U v20_20_U v20_21_U v20_22_U v20_23_U v20_24_U v20_25_U v20_26_U v2057_U add_ln103_1_fu_1989_p2 add_ln103_fu_2151_p2 add_ln104_fu_2171_p2 add_ln105_fu_2195_p2 empty_138_fu_2305_p2 add_ln118_fu_2483_p2 add_ln122_1_fu_2350_p2 fmul_32ns_32ns_32_4_max_dsp_1_U232 fadd_32ns_32ns_32_7_full_dsp_1_U204 fmul_32ns_32ns_32_4_max_dsp_1_U233 fadd_32ns_32ns_32_7_full_dsp_1_U205 fmul_32ns_32ns_32_4_max_dsp_1_U234 fadd_32ns_32ns_32_7_full_dsp_1_U206 fmul_32ns_32ns_32_4_max_dsp_1_U235 fadd_32ns_32ns_32_7_full_dsp_1_U207 fmul_32ns_32ns_32_4_max_dsp_1_U236 fadd_32ns_32ns_32_7_full_dsp_1_U208 fmul_32ns_32ns_32_4_max_dsp_1_U237 fadd_32ns_32ns_32_7_full_dsp_1_U209 fmul_32ns_32ns_32_4_max_dsp_1_U238 fadd_32ns_32ns_32_7_full_dsp_1_U210 fmul_32ns_32ns_32_4_max_dsp_1_U239 fadd_32ns_32ns_32_7_full_dsp_1_U211 fmul_32ns_32ns_32_4_max_dsp_1_U240 fadd_32ns_32ns_32_7_full_dsp_1_U212 fmul_32ns_32ns_32_4_max_dsp_1_U241 fadd_32ns_32ns_32_7_full_dsp_1_U213 fmul_32ns_32ns_32_4_max_dsp_1_U242 fadd_32ns_32ns_32_7_full_dsp_1_U214 fmul_32ns_32ns_32_4_max_dsp_1_U243 fadd_32ns_32ns_32_7_full_dsp_1_U215 fmul_32ns_32ns_32_4_max_dsp_1_U244 fadd_32ns_32ns_32_7_full_dsp_1_U216 fmul_32ns_32ns_32_4_max_dsp_1_U245 fadd_32ns_32ns_32_7_full_dsp_1_U217 fmul_32ns_32ns_32_4_max_dsp_1_U246 fadd_32ns_32ns_32_7_full_dsp_1_U218 fmul_32ns_32ns_32_4_max_dsp_1_U247 fadd_32ns_32ns_32_7_full_dsp_1_U219 fmul_32ns_32ns_32_4_max_dsp_1_U248 fadd_32ns_32ns_32_7_full_dsp_1_U220 fmul_32ns_32ns_32_4_max_dsp_1_U249 fadd_32ns_32ns_32_7_full_dsp_1_U221 fmul_32ns_32ns_32_4_max_dsp_1_U250 fadd_32ns_32ns_32_7_full_dsp_1_U222 fmul_32ns_32ns_32_4_max_dsp_1_U251 fadd_32ns_32ns_32_7_full_dsp_1_U223 fmul_32ns_32ns_32_4_max_dsp_1_U252 fadd_32ns_32ns_32_7_full_dsp_1_U224 fmul_32ns_32ns_32_4_max_dsp_1_U253 fadd_32ns_32ns_32_7_full_dsp_1_U225 fmul_32ns_32ns_32_4_max_dsp_1_U254 fadd_32ns_32ns_32_7_full_dsp_1_U226 fmul_32ns_32ns_32_4_max_dsp_1_U255 fadd_32ns_32ns_32_7_full_dsp_1_U227 fmul_32ns_32ns_32_4_max_dsp_1_U256 fadd_32ns_32ns_32_7_full_dsp_1_U228 fmul_32ns_32ns_32_4_max_dsp_1_U257 fadd_32ns_32ns_32_7_full_dsp_1_U229 fmul_32ns_32ns_32_4_max_dsp_1_U258 fadd_32ns_32ns_32_7_full_dsp_1_U230 fmul_32ns_32ns_32_4_max_dsp_1_U259 fadd_32ns_32ns_32_7_full_dsp_1_U231 add_ln106_fu_2088_p2 add_ln105_1_fu_2094_p2 add_ln104_1_fu_2108_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>Loop_loop30_proc3_U0</InstName>
                    <ModuleName>Loop_loop30_proc3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>810</ID>
                    <BindInstances>add_ln140_fu_810_p2 fmul_32ns_32ns_32_4_max_dsp_1_U317 fmul_32ns_32ns_32_4_max_dsp_1_U318 fmul_32ns_32ns_32_4_max_dsp_1_U319 fmul_32ns_32ns_32_4_max_dsp_1_U320 fmul_32ns_32ns_32_4_max_dsp_1_U321 fmul_32ns_32ns_32_4_max_dsp_1_U322 fmul_32ns_32ns_32_4_max_dsp_1_U323 fmul_32ns_32ns_32_4_max_dsp_1_U324 fmul_32ns_32ns_32_4_max_dsp_1_U325 fmul_32ns_32ns_32_4_max_dsp_1_U326 fmul_32ns_32ns_32_4_max_dsp_1_U327 fmul_32ns_32ns_32_4_max_dsp_1_U328 fmul_32ns_32ns_32_4_max_dsp_1_U329 fmul_32ns_32ns_32_4_max_dsp_1_U330 fmul_32ns_32ns_32_4_max_dsp_1_U331 fmul_32ns_32ns_32_4_max_dsp_1_U332 fmul_32ns_32ns_32_4_max_dsp_1_U333 fmul_32ns_32ns_32_4_max_dsp_1_U334 fmul_32ns_32ns_32_4_max_dsp_1_U335 fmul_32ns_32ns_32_4_max_dsp_1_U336 fmul_32ns_32ns_32_4_max_dsp_1_U337 fmul_32ns_32ns_32_4_max_dsp_1_U338 fmul_32ns_32ns_32_4_max_dsp_1_U339 fmul_32ns_32ns_32_4_max_dsp_1_U340 fmul_32ns_32ns_32_4_max_dsp_1_U341 fmul_32ns_32ns_32_4_max_dsp_1_U342 fmul_32ns_32ns_32_4_max_dsp_1_U343 fmul_32ns_32ns_32_4_max_dsp_1_U344</BindInstances>
                </Instance>
                <Instance>
                    <InstName>Loop_loop36_proc4_U0</InstName>
                    <ModuleName>Loop_loop36_proc4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>870</ID>
                    <BindInstances>add_ln163_1_fu_758_p2 add_ln163_fu_806_p2 add_ln164_fu_843_p2 add_ln172_1_fu_941_p2 add_ln165_fu_910_p2 add_ln164_1_fu_773_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>v4_13_U v4_12_U v4_11_U v4_10_U v4_9_U v4_8_U v4_7_U v4_6_U v4_5_U v4_4_U v4_3_U v4_2_U v4_1_U v4_U v19_27_U v19_26_U v19_25_U v19_24_U v19_23_U v19_22_U v19_21_U v19_20_U v19_19_U v19_18_U v19_17_U v19_16_U v19_15_U v19_14_U v19_13_U v19_12_U v19_11_U v19_10_U v19_9_U v19_8_U v19_7_U v19_6_U v19_5_U v19_4_U v19_3_U v19_2_U v19_1_U v19_U v38_27_U v38_26_U v38_25_U v38_24_U v38_23_U v38_22_U v38_21_U v38_20_U v38_19_U v38_18_U v38_17_U v38_16_U v38_15_U v38_14_U v38_13_U v38_12_U v38_11_U v38_10_U v38_9_U v38_8_U v38_7_U v38_6_U v38_5_U v38_4_U v38_3_U v38_2_U v38_1_U v38_U v54_U v54_1_U v54_2_U v54_3_U v54_4_U v54_5_U v54_6_U v54_7_U v54_8_U v54_9_U v54_10_U v54_11_U v54_12_U v54_13_U v54_14_U v54_15_U v54_16_U v54_17_U v54_18_U v54_19_U v54_20_U v54_21_U v54_22_U v54_23_U v54_24_U v54_25_U v54_26_U v54_27_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>Loop_loop0_proc_Pipeline_loop0_loop1_loop2</Name>
            <Loops>
                <loop0_loop1_loop2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.399</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>51996</Best-caseLatency>
                    <Average-caseLatency>51996</Average-caseLatency>
                    <Worst-caseLatency>51996</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.173 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.173 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.173 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>51996</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop0_loop1_loop2>
                        <Name>loop0_loop1_loop2</Name>
                        <Slack>2.43</Slack>
                        <TripCount>51984</TripCount>
                        <Latency>51994</Latency>
                        <AbsoluteTimeLatency>0.173 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>12</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop0_loop1_loop2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/DepthwiseSeparableConvBlock.cpp:32</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop0_loop1_loop2>
                            <Name>loop0_loop1_loop2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/DepthwiseSeparableConvBlock.cpp:31</SourceLocation>
                        </loop0_loop1_loop2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>463</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>634</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop0_loop1_loop2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_1_fu_553_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop0_loop1_loop2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_fu_663_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop0_loop1_loop2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_fu_691_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="loop0_loop1_loop2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_8ns_11_1_1_U3" SOURCE="src/DepthwiseSeparableConvBlock.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop0_loop1_loop2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_fu_725_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop0_loop1_loop2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_2_fu_741_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln38_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="loop0_loop1_loop2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7ns_9ns_15_1_1_U2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop0_loop1_loop2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_fu_606_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop0_loop1_loop2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_1_fu_612_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln31_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Loop_loop0_proc_Pipeline_loop6_loop7_loop8</Name>
            <Loops>
                <loop6_loop7_loop8/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.399</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>50188</Best-caseLatency>
                    <Average-caseLatency>50188</Average-caseLatency>
                    <Worst-caseLatency>50188</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.167 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.167 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.167 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>50188</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop6_loop7_loop8>
                        <Name>loop6_loop7_loop8</Name>
                        <Slack>2.43</Slack>
                        <TripCount>50176</TripCount>
                        <Latency>50186</Latency>
                        <AbsoluteTimeLatency>0.167 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>12</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop6_loop7_loop8>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/DepthwiseSeparableConvBlock.cpp:47</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop6_loop7_loop8>
                            <Name>loop6_loop7_loop8</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/DepthwiseSeparableConvBlock.cpp:46</SourceLocation>
                        </loop6_loop7_loop8>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>748</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>813</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop6_loop7_loop8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_1_fu_569_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln45_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop6_loop7_loop8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_fu_682_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop6_loop7_loop8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_fu_702_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="loop6_loop7_loop8" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_8ns_11_1_1_U23" SOURCE="src/DepthwiseSeparableConvBlock.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop6_loop7_loop8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln53_fu_747_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop6_loop7_loop8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_760_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop6_loop7_loop8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_832_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop6_loop7_loop8" OPTYPE="add" PRAGMA="" RTLNAME="empty_151_fu_838_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_151"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop6_loop7_loop8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_2_fu_848_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop6_loop7_loop8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_fu_616_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="loop6_loop7_loop8" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7ns_9ns_15_1_1_U22" SOURCE="src/DepthwiseSeparableConvBlock.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln54_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop6_loop7_loop8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_1_fu_628_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln46_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Loop_loop0_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.399</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>102187</Best-caseLatency>
                    <Average-caseLatency>102187</Average-caseLatency>
                    <Worst-caseLatency>102187</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.340 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.340 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.340 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>102187</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>-</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>1218</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3052</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>Loop_loop12_proc1</Name>
            <Loops>
                <loop12_loop13_loop14_loop15_loop16/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>4.214</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>32273</Best-caseLatency>
                    <Average-caseLatency>32273</Average-caseLatency>
                    <Worst-caseLatency>32273</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.136 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.136 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.136 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>32273</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop12_loop13_loop14_loop15_loop16>
                        <Name>loop12_loop13_loop14_loop15_loop16</Name>
                        <Slack>2.43</Slack>
                        <TripCount>32256</TripCount>
                        <Latency>32271</Latency>
                        <AbsoluteTimeLatency>0.136 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>17</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop12_loop13_loop14_loop15_loop16>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/DepthwiseSeparableConvBlock.cpp:69</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop12_loop13_loop14_loop15_loop16>
                            <Name>loop12_loop13_loop14_loop15_loop16</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/DepthwiseSeparableConvBlock.cpp:68</SourceLocation>
                        </loop12_loop13_loop14_loop15_loop16>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>348</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>3</UTIL_DSP>
                    <FF>22538</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>15535</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>28</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>2</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v18_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:61" STORAGESIZE="32 3584 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="1" VARIABLE="v18"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v18_1_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:61" STORAGESIZE="32 3584 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="1" VARIABLE="v18_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v18_2_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:61" STORAGESIZE="32 3584 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="1" VARIABLE="v18_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v18_3_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:61" STORAGESIZE="32 3584 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="1" VARIABLE="v18_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v18_4_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:61" STORAGESIZE="32 3584 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="1" VARIABLE="v18_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v18_5_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:61" STORAGESIZE="32 3584 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="1" VARIABLE="v18_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v18_6_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:61" STORAGESIZE="32 3584 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="1" VARIABLE="v18_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v18_7_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:61" STORAGESIZE="32 3584 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="1" VARIABLE="v18_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v18_8_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:61" STORAGESIZE="32 3584 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="1" VARIABLE="v18_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v18_9_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:61" STORAGESIZE="32 3584 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="1" VARIABLE="v18_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v18_10_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:61" STORAGESIZE="32 3584 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="1" VARIABLE="v18_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v18_11_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:61" STORAGESIZE="32 3584 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="1" VARIABLE="v18_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v18_12_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:61" STORAGESIZE="32 3584 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="1" VARIABLE="v18_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v18_13_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:61" STORAGESIZE="32 3584 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="1" VARIABLE="v18_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v18_14_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:61" STORAGESIZE="32 3584 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="1" VARIABLE="v18_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v18_15_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:61" STORAGESIZE="32 3584 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="1" VARIABLE="v18_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v18_16_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:61" STORAGESIZE="32 3584 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="1" VARIABLE="v18_16"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v18_17_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:61" STORAGESIZE="32 3584 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="1" VARIABLE="v18_17"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v18_18_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:61" STORAGESIZE="32 3584 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="1" VARIABLE="v18_18"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v18_19_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:61" STORAGESIZE="32 3584 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="1" VARIABLE="v18_19"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v18_20_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:61" STORAGESIZE="32 3584 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="1" VARIABLE="v18_20"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v18_21_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:61" STORAGESIZE="32 3584 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="1" VARIABLE="v18_21"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v18_22_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:61" STORAGESIZE="32 3584 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="1" VARIABLE="v18_22"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v18_23_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:61" STORAGESIZE="32 3584 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="1" VARIABLE="v18_23"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v18_24_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:61" STORAGESIZE="32 3584 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="1" VARIABLE="v18_24"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v18_25_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:61" STORAGESIZE="32 3584 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="1" VARIABLE="v18_25"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v18_26_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:61" STORAGESIZE="32 3584 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="1" VARIABLE="v18_26"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v1829_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:61" STORAGESIZE="32 3584 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="1" VARIABLE="v1829"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_1_fu_1858_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln65_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_fu_2505_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_fu_2477_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_fu_2525_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_fu_1998_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_8ns_11_1_1_U125" SOURCE="src/DepthwiseSeparableConvBlock.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln82_fu_2595_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_fu_2639_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="add" PRAGMA="" RTLNAME="empty_144_fu_2665_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_144"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_21_fu_2675_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln77_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_22_fu_2692_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln77_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="add" PRAGMA="" RTLNAME="empty_145_fu_2703_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_23_fu_2713_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln77_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_24_fu_2730_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln77_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_25_fu_2775_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln77_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_26_fu_2787_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln77_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_1_fu_2799_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln82_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="sub" PRAGMA="" RTLNAME="empty_150_fu_2064_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_150"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U84" SOURCE="src/DepthwiseSeparableConvBlock.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="v34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U56" SOURCE="src/DepthwiseSeparableConvBlock.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="v36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_fu_2166_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U112" SOURCE="src/DepthwiseSeparableConvBlock.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln77_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_27_fu_2815_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln77_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_28_fu_2825_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln77_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U85" SOURCE="src/DepthwiseSeparableConvBlock.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="v34_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U57" SOURCE="src/DepthwiseSeparableConvBlock.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="v36_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_1_fu_2181_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln77_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_2_fu_2191_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln77_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U113" SOURCE="src/DepthwiseSeparableConvBlock.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln77_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_29_fu_2845_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln77_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_30_fu_2855_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln77_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U86" SOURCE="src/DepthwiseSeparableConvBlock.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="v34_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U58" SOURCE="src/DepthwiseSeparableConvBlock.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="v36_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_3_fu_2205_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln77_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_4_fu_2215_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln77_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U114" SOURCE="src/DepthwiseSeparableConvBlock.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln77_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_31_fu_2875_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln77_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_32_fu_2885_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln77_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U87" SOURCE="src/DepthwiseSeparableConvBlock.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="v34_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U59" SOURCE="src/DepthwiseSeparableConvBlock.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="v36_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_5_fu_2240_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln77_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U115" SOURCE="src/DepthwiseSeparableConvBlock.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln77_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_33_fu_2905_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln77_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_34_fu_2915_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln77_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U88" SOURCE="src/DepthwiseSeparableConvBlock.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="v34_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U60" SOURCE="src/DepthwiseSeparableConvBlock.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="v36_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_6_fu_2254_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln77_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_7_fu_2264_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln77_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U116" SOURCE="src/DepthwiseSeparableConvBlock.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln77_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_35_fu_2935_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln77_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_36_fu_2945_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln77_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U89" SOURCE="src/DepthwiseSeparableConvBlock.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="v34_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U61" SOURCE="src/DepthwiseSeparableConvBlock.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="v36_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_8_fu_2278_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln77_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_9_fu_2288_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln77_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U117" SOURCE="src/DepthwiseSeparableConvBlock.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln77_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_37_fu_2965_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln77_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_38_fu_2975_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln77_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U90" SOURCE="src/DepthwiseSeparableConvBlock.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="v34_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U62" SOURCE="src/DepthwiseSeparableConvBlock.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="v36_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_10_fu_2302_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln77_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_11_fu_2312_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln77_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U118" SOURCE="src/DepthwiseSeparableConvBlock.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln77_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_39_fu_2995_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln77_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_40_fu_3005_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln77_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U91" SOURCE="src/DepthwiseSeparableConvBlock.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="v34_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U63" SOURCE="src/DepthwiseSeparableConvBlock.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="v36_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_12_fu_2337_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln77_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U119" SOURCE="src/DepthwiseSeparableConvBlock.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln77_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_41_fu_3025_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln77_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_42_fu_3035_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln77_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U92" SOURCE="src/DepthwiseSeparableConvBlock.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="v34_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U64" SOURCE="src/DepthwiseSeparableConvBlock.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="v36_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_13_fu_2351_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln77_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_14_fu_2361_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln77_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U120" SOURCE="src/DepthwiseSeparableConvBlock.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln77_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_43_fu_3055_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln77_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_44_fu_3065_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln77_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U93" SOURCE="src/DepthwiseSeparableConvBlock.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="v34_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U65" SOURCE="src/DepthwiseSeparableConvBlock.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="v36_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_15_fu_2375_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln77_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_16_fu_2385_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln77_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U121" SOURCE="src/DepthwiseSeparableConvBlock.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln77_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_45_fu_3085_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln77_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_46_fu_3095_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln77_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U94" SOURCE="src/DepthwiseSeparableConvBlock.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="v34_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U66" SOURCE="src/DepthwiseSeparableConvBlock.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="v36_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_17_fu_2399_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln77_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_18_fu_2409_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln77_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U122" SOURCE="src/DepthwiseSeparableConvBlock.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln77_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_47_fu_3115_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln77_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_48_fu_3125_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln77_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U95" SOURCE="src/DepthwiseSeparableConvBlock.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="v34_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U67" SOURCE="src/DepthwiseSeparableConvBlock.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="v36_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_19_fu_2431_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln77_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U123" SOURCE="src/DepthwiseSeparableConvBlock.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln77_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_49_fu_3145_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln77_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_50_fu_3157_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln77_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U96" SOURCE="src/DepthwiseSeparableConvBlock.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="v34_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U68" SOURCE="src/DepthwiseSeparableConvBlock.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="v36_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_20_fu_2453_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln77_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U124" SOURCE="src/DepthwiseSeparableConvBlock.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln77_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_51_fu_3179_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln77_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_52_fu_3191_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln77_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U97" SOURCE="src/DepthwiseSeparableConvBlock.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="v34_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U69" SOURCE="src/DepthwiseSeparableConvBlock.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="v36_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U98" SOURCE="src/DepthwiseSeparableConvBlock.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="v34_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U70" SOURCE="src/DepthwiseSeparableConvBlock.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="v36_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U99" SOURCE="src/DepthwiseSeparableConvBlock.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="v34_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U71" SOURCE="src/DepthwiseSeparableConvBlock.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="v36_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U100" SOURCE="src/DepthwiseSeparableConvBlock.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="v34_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U72" SOURCE="src/DepthwiseSeparableConvBlock.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="v36_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U101" SOURCE="src/DepthwiseSeparableConvBlock.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="v34_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U73" SOURCE="src/DepthwiseSeparableConvBlock.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="v36_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U102" SOURCE="src/DepthwiseSeparableConvBlock.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="v34_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U74" SOURCE="src/DepthwiseSeparableConvBlock.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="v36_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U103" SOURCE="src/DepthwiseSeparableConvBlock.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="v34_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U75" SOURCE="src/DepthwiseSeparableConvBlock.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="v36_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U104" SOURCE="src/DepthwiseSeparableConvBlock.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="v34_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U76" SOURCE="src/DepthwiseSeparableConvBlock.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="v36_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U105" SOURCE="src/DepthwiseSeparableConvBlock.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="v34_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U77" SOURCE="src/DepthwiseSeparableConvBlock.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="v36_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U106" SOURCE="src/DepthwiseSeparableConvBlock.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="v34_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U78" SOURCE="src/DepthwiseSeparableConvBlock.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="v36_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U107" SOURCE="src/DepthwiseSeparableConvBlock.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="v34_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U79" SOURCE="src/DepthwiseSeparableConvBlock.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="v36_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U108" SOURCE="src/DepthwiseSeparableConvBlock.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="v34_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U80" SOURCE="src/DepthwiseSeparableConvBlock.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="v36_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U109" SOURCE="src/DepthwiseSeparableConvBlock.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="v34_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U81" SOURCE="src/DepthwiseSeparableConvBlock.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="v36_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U110" SOURCE="src/DepthwiseSeparableConvBlock.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="v34_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U82" SOURCE="src/DepthwiseSeparableConvBlock.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="v36_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U111" SOURCE="src/DepthwiseSeparableConvBlock.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="v34_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U83" SOURCE="src/DepthwiseSeparableConvBlock.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="v36_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_fu_2070_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_1_fu_2076_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln68_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_1_fu_2090_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop12_loop13_loop14_loop15_loop16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1_fu_2104_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln66_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Loop_loop22_proc2</Name>
            <Loops>
                <loop22_loop23_loop24_loop25/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.812</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>28689</Best-caseLatency>
                    <Average-caseLatency>28689</Average-caseLatency>
                    <Worst-caseLatency>28689</Worst-caseLatency>
                    <Best-caseRealTimeLatency>95.534 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>95.534 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>95.534 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>28689</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop22_loop23_loop24_loop25>
                        <Name>loop22_loop23_loop24_loop25</Name>
                        <Slack>2.43</Slack>
                        <TripCount>28672</TripCount>
                        <Latency>28687</Latency>
                        <AbsoluteTimeLatency>95.528 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>17</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop22_loop23_loop24_loop25>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/DepthwiseSeparableConvBlock.cpp:106</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop22_loop23_loop24_loop25>
                            <Name>loop22_loop23_loop24_loop25</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/DepthwiseSeparableConvBlock.cpp:105</SourceLocation>
                        </loop22_loop23_loop24_loop25>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>140</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>20286</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>10708</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>56</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>5</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v37_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:100" STORAGESIZE="32 3584 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="1" VARIABLE="v37"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v37_1_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:100" STORAGESIZE="32 3584 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="1" VARIABLE="v37_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v37_2_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:100" STORAGESIZE="32 3584 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="1" VARIABLE="v37_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v37_3_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:100" STORAGESIZE="32 3584 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="1" VARIABLE="v37_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v37_4_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:100" STORAGESIZE="32 3584 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="1" VARIABLE="v37_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v37_5_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:100" STORAGESIZE="32 3584 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="1" VARIABLE="v37_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v37_6_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:100" STORAGESIZE="32 3584 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="1" VARIABLE="v37_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v37_7_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:100" STORAGESIZE="32 3584 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="1" VARIABLE="v37_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v37_8_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:100" STORAGESIZE="32 3584 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="1" VARIABLE="v37_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v37_9_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:100" STORAGESIZE="32 3584 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="1" VARIABLE="v37_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v37_10_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:100" STORAGESIZE="32 3584 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="1" VARIABLE="v37_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v37_11_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:100" STORAGESIZE="32 3584 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="1" VARIABLE="v37_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v37_12_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:100" STORAGESIZE="32 3584 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="1" VARIABLE="v37_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v37_13_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:100" STORAGESIZE="32 3584 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="1" VARIABLE="v37_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v37_14_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:100" STORAGESIZE="32 3584 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="1" VARIABLE="v37_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v37_15_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:100" STORAGESIZE="32 3584 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="1" VARIABLE="v37_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v37_16_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:100" STORAGESIZE="32 3584 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="1" VARIABLE="v37_16"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v37_17_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:100" STORAGESIZE="32 3584 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="1" VARIABLE="v37_17"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v37_18_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:100" STORAGESIZE="32 3584 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="1" VARIABLE="v37_18"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v37_19_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:100" STORAGESIZE="32 3584 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="1" VARIABLE="v37_19"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v37_20_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:100" STORAGESIZE="32 3584 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="1" VARIABLE="v37_20"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v37_21_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:100" STORAGESIZE="32 3584 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="1" VARIABLE="v37_21"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v37_22_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:100" STORAGESIZE="32 3584 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="1" VARIABLE="v37_22"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v37_23_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:100" STORAGESIZE="32 3584 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="1" VARIABLE="v37_23"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v37_24_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:100" STORAGESIZE="32 3584 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="1" VARIABLE="v37_24"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v37_25_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:100" STORAGESIZE="32 3584 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="1" VARIABLE="v37_25"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v37_26_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:100" STORAGESIZE="32 3584 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="1" VARIABLE="v37_26"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v3729_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:100" STORAGESIZE="32 3584 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="1" VARIABLE="v3729"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v20_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:64" STORAGESIZE="32 3584 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="1" VARIABLE="v20"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v20_1_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:64" STORAGESIZE="32 3584 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="1" VARIABLE="v20_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v20_2_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:64" STORAGESIZE="32 3584 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="1" VARIABLE="v20_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v20_3_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:64" STORAGESIZE="32 3584 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="1" VARIABLE="v20_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v20_4_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:64" STORAGESIZE="32 3584 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="1" VARIABLE="v20_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v20_5_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:64" STORAGESIZE="32 3584 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="1" VARIABLE="v20_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v20_6_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:64" STORAGESIZE="32 3584 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="1" VARIABLE="v20_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v20_7_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:64" STORAGESIZE="32 3584 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="1" VARIABLE="v20_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v20_8_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:64" STORAGESIZE="32 3584 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="1" VARIABLE="v20_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v20_9_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:64" STORAGESIZE="32 3584 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="1" VARIABLE="v20_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v20_10_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:64" STORAGESIZE="32 3584 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="1" VARIABLE="v20_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v20_11_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:64" STORAGESIZE="32 3584 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="1" VARIABLE="v20_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v20_12_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:64" STORAGESIZE="32 3584 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="1" VARIABLE="v20_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v20_13_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:64" STORAGESIZE="32 3584 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="1" VARIABLE="v20_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v20_14_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:64" STORAGESIZE="32 3584 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="1" VARIABLE="v20_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v20_15_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:64" STORAGESIZE="32 3584 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="1" VARIABLE="v20_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v20_16_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:64" STORAGESIZE="32 3584 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="1" VARIABLE="v20_16"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v20_17_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:64" STORAGESIZE="32 3584 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="1" VARIABLE="v20_17"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v20_18_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:64" STORAGESIZE="32 3584 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="1" VARIABLE="v20_18"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v20_19_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:64" STORAGESIZE="32 3584 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="1" VARIABLE="v20_19"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v20_20_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:64" STORAGESIZE="32 3584 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="1" VARIABLE="v20_20"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v20_21_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:64" STORAGESIZE="32 3584 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="1" VARIABLE="v20_21"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v20_22_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:64" STORAGESIZE="32 3584 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="1" VARIABLE="v20_22"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v20_23_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:64" STORAGESIZE="32 3584 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="1" VARIABLE="v20_23"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v20_24_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:64" STORAGESIZE="32 3584 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="1" VARIABLE="v20_24"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v20_25_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:64" STORAGESIZE="32 3584 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="1" VARIABLE="v20_25"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v20_26_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:64" STORAGESIZE="32 3584 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="1" VARIABLE="v20_26"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v2057_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:64" STORAGESIZE="32 3584 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="1" VARIABLE="v2057"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop22_loop23_loop24_loop25" OPTYPE="add" PRAGMA="" RTLNAME="add_ln103_1_fu_1989_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln103_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop22_loop23_loop24_loop25" OPTYPE="add" PRAGMA="" RTLNAME="add_ln103_fu_2151_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop22_loop23_loop24_loop25" OPTYPE="add" PRAGMA="" RTLNAME="add_ln104_fu_2171_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop22_loop23_loop24_loop25" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_fu_2195_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:105" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop22_loop23_loop24_loop25" OPTYPE="add" PRAGMA="" RTLNAME="empty_138_fu_2305_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:105" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop22_loop23_loop24_loop25" OPTYPE="add" PRAGMA="" RTLNAME="add_ln118_fu_2483_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:118" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop22_loop23_loop24_loop25" OPTYPE="add" PRAGMA="" RTLNAME="add_ln122_1_fu_2350_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:122" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln122_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop22_loop23_loop24_loop25" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U232" SOURCE="src/DepthwiseSeparableConvBlock.cpp:123" STORAGESUBTYPE="" URAM="0" VARIABLE="v51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop22_loop23_loop24_loop25" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U204" SOURCE="src/DepthwiseSeparableConvBlock.cpp:124" STORAGESUBTYPE="" URAM="0" VARIABLE="v53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop22_loop23_loop24_loop25" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U233" SOURCE="src/DepthwiseSeparableConvBlock.cpp:123" STORAGESUBTYPE="" URAM="0" VARIABLE="v51_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop22_loop23_loop24_loop25" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U205" SOURCE="src/DepthwiseSeparableConvBlock.cpp:124" STORAGESUBTYPE="" URAM="0" VARIABLE="v53_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop22_loop23_loop24_loop25" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U234" SOURCE="src/DepthwiseSeparableConvBlock.cpp:123" STORAGESUBTYPE="" URAM="0" VARIABLE="v51_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop22_loop23_loop24_loop25" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U206" SOURCE="src/DepthwiseSeparableConvBlock.cpp:124" STORAGESUBTYPE="" URAM="0" VARIABLE="v53_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop22_loop23_loop24_loop25" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U235" SOURCE="src/DepthwiseSeparableConvBlock.cpp:123" STORAGESUBTYPE="" URAM="0" VARIABLE="v51_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop22_loop23_loop24_loop25" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U207" SOURCE="src/DepthwiseSeparableConvBlock.cpp:124" STORAGESUBTYPE="" URAM="0" VARIABLE="v53_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop22_loop23_loop24_loop25" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U236" SOURCE="src/DepthwiseSeparableConvBlock.cpp:123" STORAGESUBTYPE="" URAM="0" VARIABLE="v51_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop22_loop23_loop24_loop25" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U208" SOURCE="src/DepthwiseSeparableConvBlock.cpp:124" STORAGESUBTYPE="" URAM="0" VARIABLE="v53_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop22_loop23_loop24_loop25" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U237" SOURCE="src/DepthwiseSeparableConvBlock.cpp:123" STORAGESUBTYPE="" URAM="0" VARIABLE="v51_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop22_loop23_loop24_loop25" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U209" SOURCE="src/DepthwiseSeparableConvBlock.cpp:124" STORAGESUBTYPE="" URAM="0" VARIABLE="v53_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop22_loop23_loop24_loop25" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U238" SOURCE="src/DepthwiseSeparableConvBlock.cpp:123" STORAGESUBTYPE="" URAM="0" VARIABLE="v51_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop22_loop23_loop24_loop25" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U210" SOURCE="src/DepthwiseSeparableConvBlock.cpp:124" STORAGESUBTYPE="" URAM="0" VARIABLE="v53_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop22_loop23_loop24_loop25" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U239" SOURCE="src/DepthwiseSeparableConvBlock.cpp:123" STORAGESUBTYPE="" URAM="0" VARIABLE="v51_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop22_loop23_loop24_loop25" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U211" SOURCE="src/DepthwiseSeparableConvBlock.cpp:124" STORAGESUBTYPE="" URAM="0" VARIABLE="v53_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop22_loop23_loop24_loop25" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U240" SOURCE="src/DepthwiseSeparableConvBlock.cpp:123" STORAGESUBTYPE="" URAM="0" VARIABLE="v51_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop22_loop23_loop24_loop25" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U212" SOURCE="src/DepthwiseSeparableConvBlock.cpp:124" STORAGESUBTYPE="" URAM="0" VARIABLE="v53_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop22_loop23_loop24_loop25" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U241" SOURCE="src/DepthwiseSeparableConvBlock.cpp:123" STORAGESUBTYPE="" URAM="0" VARIABLE="v51_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop22_loop23_loop24_loop25" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U213" SOURCE="src/DepthwiseSeparableConvBlock.cpp:124" STORAGESUBTYPE="" URAM="0" VARIABLE="v53_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop22_loop23_loop24_loop25" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U242" SOURCE="src/DepthwiseSeparableConvBlock.cpp:123" STORAGESUBTYPE="" URAM="0" VARIABLE="v51_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop22_loop23_loop24_loop25" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U214" SOURCE="src/DepthwiseSeparableConvBlock.cpp:124" STORAGESUBTYPE="" URAM="0" VARIABLE="v53_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop22_loop23_loop24_loop25" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U243" SOURCE="src/DepthwiseSeparableConvBlock.cpp:123" STORAGESUBTYPE="" URAM="0" VARIABLE="v51_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop22_loop23_loop24_loop25" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U215" SOURCE="src/DepthwiseSeparableConvBlock.cpp:124" STORAGESUBTYPE="" URAM="0" VARIABLE="v53_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop22_loop23_loop24_loop25" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U244" SOURCE="src/DepthwiseSeparableConvBlock.cpp:123" STORAGESUBTYPE="" URAM="0" VARIABLE="v51_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop22_loop23_loop24_loop25" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U216" SOURCE="src/DepthwiseSeparableConvBlock.cpp:124" STORAGESUBTYPE="" URAM="0" VARIABLE="v53_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop22_loop23_loop24_loop25" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U245" SOURCE="src/DepthwiseSeparableConvBlock.cpp:123" STORAGESUBTYPE="" URAM="0" VARIABLE="v51_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop22_loop23_loop24_loop25" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U217" SOURCE="src/DepthwiseSeparableConvBlock.cpp:124" STORAGESUBTYPE="" URAM="0" VARIABLE="v53_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop22_loop23_loop24_loop25" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U246" SOURCE="src/DepthwiseSeparableConvBlock.cpp:123" STORAGESUBTYPE="" URAM="0" VARIABLE="v51_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop22_loop23_loop24_loop25" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U218" SOURCE="src/DepthwiseSeparableConvBlock.cpp:124" STORAGESUBTYPE="" URAM="0" VARIABLE="v53_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop22_loop23_loop24_loop25" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U247" SOURCE="src/DepthwiseSeparableConvBlock.cpp:123" STORAGESUBTYPE="" URAM="0" VARIABLE="v51_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop22_loop23_loop24_loop25" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U219" SOURCE="src/DepthwiseSeparableConvBlock.cpp:124" STORAGESUBTYPE="" URAM="0" VARIABLE="v53_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop22_loop23_loop24_loop25" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U248" SOURCE="src/DepthwiseSeparableConvBlock.cpp:123" STORAGESUBTYPE="" URAM="0" VARIABLE="v51_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop22_loop23_loop24_loop25" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U220" SOURCE="src/DepthwiseSeparableConvBlock.cpp:124" STORAGESUBTYPE="" URAM="0" VARIABLE="v53_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop22_loop23_loop24_loop25" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U249" SOURCE="src/DepthwiseSeparableConvBlock.cpp:123" STORAGESUBTYPE="" URAM="0" VARIABLE="v51_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop22_loop23_loop24_loop25" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U221" SOURCE="src/DepthwiseSeparableConvBlock.cpp:124" STORAGESUBTYPE="" URAM="0" VARIABLE="v53_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop22_loop23_loop24_loop25" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U250" SOURCE="src/DepthwiseSeparableConvBlock.cpp:123" STORAGESUBTYPE="" URAM="0" VARIABLE="v51_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop22_loop23_loop24_loop25" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U222" SOURCE="src/DepthwiseSeparableConvBlock.cpp:124" STORAGESUBTYPE="" URAM="0" VARIABLE="v53_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop22_loop23_loop24_loop25" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U251" SOURCE="src/DepthwiseSeparableConvBlock.cpp:123" STORAGESUBTYPE="" URAM="0" VARIABLE="v51_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop22_loop23_loop24_loop25" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U223" SOURCE="src/DepthwiseSeparableConvBlock.cpp:124" STORAGESUBTYPE="" URAM="0" VARIABLE="v53_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop22_loop23_loop24_loop25" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U252" SOURCE="src/DepthwiseSeparableConvBlock.cpp:123" STORAGESUBTYPE="" URAM="0" VARIABLE="v51_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop22_loop23_loop24_loop25" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U224" SOURCE="src/DepthwiseSeparableConvBlock.cpp:124" STORAGESUBTYPE="" URAM="0" VARIABLE="v53_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop22_loop23_loop24_loop25" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U253" SOURCE="src/DepthwiseSeparableConvBlock.cpp:123" STORAGESUBTYPE="" URAM="0" VARIABLE="v51_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop22_loop23_loop24_loop25" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U225" SOURCE="src/DepthwiseSeparableConvBlock.cpp:124" STORAGESUBTYPE="" URAM="0" VARIABLE="v53_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop22_loop23_loop24_loop25" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U254" SOURCE="src/DepthwiseSeparableConvBlock.cpp:123" STORAGESUBTYPE="" URAM="0" VARIABLE="v51_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop22_loop23_loop24_loop25" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U226" SOURCE="src/DepthwiseSeparableConvBlock.cpp:124" STORAGESUBTYPE="" URAM="0" VARIABLE="v53_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop22_loop23_loop24_loop25" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U255" SOURCE="src/DepthwiseSeparableConvBlock.cpp:123" STORAGESUBTYPE="" URAM="0" VARIABLE="v51_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop22_loop23_loop24_loop25" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U227" SOURCE="src/DepthwiseSeparableConvBlock.cpp:124" STORAGESUBTYPE="" URAM="0" VARIABLE="v53_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop22_loop23_loop24_loop25" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U256" SOURCE="src/DepthwiseSeparableConvBlock.cpp:123" STORAGESUBTYPE="" URAM="0" VARIABLE="v51_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop22_loop23_loop24_loop25" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U228" SOURCE="src/DepthwiseSeparableConvBlock.cpp:124" STORAGESUBTYPE="" URAM="0" VARIABLE="v53_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop22_loop23_loop24_loop25" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U257" SOURCE="src/DepthwiseSeparableConvBlock.cpp:123" STORAGESUBTYPE="" URAM="0" VARIABLE="v51_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop22_loop23_loop24_loop25" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U229" SOURCE="src/DepthwiseSeparableConvBlock.cpp:124" STORAGESUBTYPE="" URAM="0" VARIABLE="v53_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop22_loop23_loop24_loop25" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U258" SOURCE="src/DepthwiseSeparableConvBlock.cpp:123" STORAGESUBTYPE="" URAM="0" VARIABLE="v51_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop22_loop23_loop24_loop25" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U230" SOURCE="src/DepthwiseSeparableConvBlock.cpp:124" STORAGESUBTYPE="" URAM="0" VARIABLE="v53_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop22_loop23_loop24_loop25" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U259" SOURCE="src/DepthwiseSeparableConvBlock.cpp:123" STORAGESUBTYPE="" URAM="0" VARIABLE="v51_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop22_loop23_loop24_loop25" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U231" SOURCE="src/DepthwiseSeparableConvBlock.cpp:124" STORAGESUBTYPE="" URAM="0" VARIABLE="v53_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop22_loop23_loop24_loop25" OPTYPE="add" PRAGMA="" RTLNAME="add_ln106_fu_2088_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop22_loop23_loop24_loop25" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_1_fu_2094_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:105" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln105_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop22_loop23_loop24_loop25" OPTYPE="add" PRAGMA="" RTLNAME="add_ln104_1_fu_2108_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Loop_loop30_proc3</Name>
            <Loops>
                <loop30_loop31_loop32/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.322</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3593</Best-caseLatency>
                    <Average-caseLatency>3593</Average-caseLatency>
                    <Worst-caseLatency>3593</Worst-caseLatency>
                    <Best-caseRealTimeLatency>11.965 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>11.965 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>11.965 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3593</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop30_loop31_loop32>
                        <Name>loop30_loop31_loop32</Name>
                        <Slack>2.43</Slack>
                        <TripCount>3584</TripCount>
                        <Latency>3591</Latency>
                        <AbsoluteTimeLatency>11.958 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>9</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop30_loop31_loop32>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/DepthwiseSeparableConvBlock.cpp:140</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop30_loop31_loop32>
                            <Name>loop30_loop31_loop32</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/DepthwiseSeparableConvBlock.cpp:140</SourceLocation>
                        </loop30_loop31_loop32>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>84</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>7618</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3679</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop30_loop31_loop32" OPTYPE="add" PRAGMA="" RTLNAME="add_ln140_fu_810_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:140" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln140"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop30_loop31_loop32" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U317" SOURCE="src/DepthwiseSeparableConvBlock.cpp:153" STORAGESUBTYPE="" URAM="0" VARIABLE="v65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop30_loop31_loop32" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U318" SOURCE="src/DepthwiseSeparableConvBlock.cpp:153" STORAGESUBTYPE="" URAM="0" VARIABLE="v65_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop30_loop31_loop32" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U319" SOURCE="src/DepthwiseSeparableConvBlock.cpp:153" STORAGESUBTYPE="" URAM="0" VARIABLE="v65_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop30_loop31_loop32" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U320" SOURCE="src/DepthwiseSeparableConvBlock.cpp:153" STORAGESUBTYPE="" URAM="0" VARIABLE="v65_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop30_loop31_loop32" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U321" SOURCE="src/DepthwiseSeparableConvBlock.cpp:153" STORAGESUBTYPE="" URAM="0" VARIABLE="v65_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop30_loop31_loop32" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U322" SOURCE="src/DepthwiseSeparableConvBlock.cpp:153" STORAGESUBTYPE="" URAM="0" VARIABLE="v65_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop30_loop31_loop32" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U323" SOURCE="src/DepthwiseSeparableConvBlock.cpp:153" STORAGESUBTYPE="" URAM="0" VARIABLE="v65_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop30_loop31_loop32" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U324" SOURCE="src/DepthwiseSeparableConvBlock.cpp:153" STORAGESUBTYPE="" URAM="0" VARIABLE="v65_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop30_loop31_loop32" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U325" SOURCE="src/DepthwiseSeparableConvBlock.cpp:153" STORAGESUBTYPE="" URAM="0" VARIABLE="v65_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop30_loop31_loop32" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U326" SOURCE="src/DepthwiseSeparableConvBlock.cpp:153" STORAGESUBTYPE="" URAM="0" VARIABLE="v65_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop30_loop31_loop32" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U327" SOURCE="src/DepthwiseSeparableConvBlock.cpp:153" STORAGESUBTYPE="" URAM="0" VARIABLE="v65_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop30_loop31_loop32" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U328" SOURCE="src/DepthwiseSeparableConvBlock.cpp:153" STORAGESUBTYPE="" URAM="0" VARIABLE="v65_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop30_loop31_loop32" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U329" SOURCE="src/DepthwiseSeparableConvBlock.cpp:153" STORAGESUBTYPE="" URAM="0" VARIABLE="v65_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop30_loop31_loop32" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U330" SOURCE="src/DepthwiseSeparableConvBlock.cpp:153" STORAGESUBTYPE="" URAM="0" VARIABLE="v65_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop30_loop31_loop32" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U331" SOURCE="src/DepthwiseSeparableConvBlock.cpp:153" STORAGESUBTYPE="" URAM="0" VARIABLE="v65_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop30_loop31_loop32" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U332" SOURCE="src/DepthwiseSeparableConvBlock.cpp:153" STORAGESUBTYPE="" URAM="0" VARIABLE="v65_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop30_loop31_loop32" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U333" SOURCE="src/DepthwiseSeparableConvBlock.cpp:153" STORAGESUBTYPE="" URAM="0" VARIABLE="v65_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop30_loop31_loop32" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U334" SOURCE="src/DepthwiseSeparableConvBlock.cpp:153" STORAGESUBTYPE="" URAM="0" VARIABLE="v65_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop30_loop31_loop32" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U335" SOURCE="src/DepthwiseSeparableConvBlock.cpp:153" STORAGESUBTYPE="" URAM="0" VARIABLE="v65_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop30_loop31_loop32" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U336" SOURCE="src/DepthwiseSeparableConvBlock.cpp:153" STORAGESUBTYPE="" URAM="0" VARIABLE="v65_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop30_loop31_loop32" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U337" SOURCE="src/DepthwiseSeparableConvBlock.cpp:153" STORAGESUBTYPE="" URAM="0" VARIABLE="v65_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop30_loop31_loop32" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U338" SOURCE="src/DepthwiseSeparableConvBlock.cpp:153" STORAGESUBTYPE="" URAM="0" VARIABLE="v65_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop30_loop31_loop32" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U339" SOURCE="src/DepthwiseSeparableConvBlock.cpp:153" STORAGESUBTYPE="" URAM="0" VARIABLE="v65_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop30_loop31_loop32" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U340" SOURCE="src/DepthwiseSeparableConvBlock.cpp:153" STORAGESUBTYPE="" URAM="0" VARIABLE="v65_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop30_loop31_loop32" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U341" SOURCE="src/DepthwiseSeparableConvBlock.cpp:153" STORAGESUBTYPE="" URAM="0" VARIABLE="v65_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop30_loop31_loop32" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U342" SOURCE="src/DepthwiseSeparableConvBlock.cpp:153" STORAGESUBTYPE="" URAM="0" VARIABLE="v65_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop30_loop31_loop32" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U343" SOURCE="src/DepthwiseSeparableConvBlock.cpp:153" STORAGESUBTYPE="" URAM="0" VARIABLE="v65_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop30_loop31_loop32" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U344" SOURCE="src/DepthwiseSeparableConvBlock.cpp:153" STORAGESUBTYPE="" URAM="0" VARIABLE="v65_27"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Loop_loop36_proc4</Name>
            <Loops>
                <loop36_loop37_loop38/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.663</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3587</Best-caseLatency>
                    <Average-caseLatency>3587</Average-caseLatency>
                    <Worst-caseLatency>3587</Worst-caseLatency>
                    <Best-caseRealTimeLatency>11.945 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>11.945 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>11.945 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3587</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop36_loop37_loop38>
                        <Name>loop36_loop37_loop38</Name>
                        <Slack>2.43</Slack>
                        <TripCount>3584</TripCount>
                        <Latency>3585</Latency>
                        <AbsoluteTimeLatency>11.938 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop36_loop37_loop38>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/DepthwiseSeparableConvBlock.cpp:165</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop36_loop37_loop38>
                            <Name>loop36_loop37_loop38</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/DepthwiseSeparableConvBlock.cpp:163</SourceLocation>
                        </loop36_loop37_loop38>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>950</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>574</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop36_loop37_loop38" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_1_fu_758_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:163" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln163_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop36_loop37_loop38" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_fu_806_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:163" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln163"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop36_loop37_loop38" OPTYPE="add" PRAGMA="" RTLNAME="add_ln164_fu_843_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:164" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln164"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop36_loop37_loop38" OPTYPE="add" PRAGMA="" RTLNAME="add_ln172_1_fu_941_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop36_loop37_loop38" OPTYPE="add" PRAGMA="" RTLNAME="add_ln165_fu_910_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:165" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln165"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop36_loop37_loop38" OPTYPE="add" PRAGMA="" RTLNAME="add_ln164_1_fu_773_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:164" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln164_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>4.214</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>134487</Best-caseLatency>
                    <Average-caseLatency>134487</Average-caseLatency>
                    <Worst-caseLatency>134487</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.567 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.567 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.567 ms</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>102188</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>102188</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/DepthwiseSeparableConvBlock.cpp:23</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>532</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>13</UTIL_BRAM>
                    <DSP>572</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>6</UTIL_DSP>
                    <FF>60607</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>40327</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <URAM>84</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>8</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="32" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="v4_13_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:29" STORAGESIZE="32 8208 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_t2p channel" URAM="0" VARIABLE="v4_13"/>
                <BindNode BINDTYPE="storage" BRAM="32" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="v4_12_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:29" STORAGESIZE="32 8208 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_t2p channel" URAM="0" VARIABLE="v4_12"/>
                <BindNode BINDTYPE="storage" BRAM="32" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="v4_11_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:29" STORAGESIZE="32 8208 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_t2p channel" URAM="0" VARIABLE="v4_11"/>
                <BindNode BINDTYPE="storage" BRAM="32" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="v4_10_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:29" STORAGESIZE="32 8208 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_t2p channel" URAM="0" VARIABLE="v4_10"/>
                <BindNode BINDTYPE="storage" BRAM="32" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="v4_9_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:29" STORAGESIZE="32 8208 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_t2p channel" URAM="0" VARIABLE="v4_9"/>
                <BindNode BINDTYPE="storage" BRAM="32" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="v4_8_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:29" STORAGESIZE="32 8208 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_t2p channel" URAM="0" VARIABLE="v4_8"/>
                <BindNode BINDTYPE="storage" BRAM="32" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="v4_7_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:29" STORAGESIZE="32 8208 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_t2p channel" URAM="0" VARIABLE="v4_7"/>
                <BindNode BINDTYPE="storage" BRAM="32" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="v4_6_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:29" STORAGESIZE="32 8208 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_t2p channel" URAM="0" VARIABLE="v4_6"/>
                <BindNode BINDTYPE="storage" BRAM="32" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="v4_5_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:29" STORAGESIZE="32 8208 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_t2p channel" URAM="0" VARIABLE="v4_5"/>
                <BindNode BINDTYPE="storage" BRAM="32" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="v4_4_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:29" STORAGESIZE="32 8208 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_t2p channel" URAM="0" VARIABLE="v4_4"/>
                <BindNode BINDTYPE="storage" BRAM="32" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="v4_3_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:29" STORAGESIZE="32 8208 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_t2p channel" URAM="0" VARIABLE="v4_3"/>
                <BindNode BINDTYPE="storage" BRAM="32" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="v4_2_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:29" STORAGESIZE="32 8208 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_t2p channel" URAM="0" VARIABLE="v4_2"/>
                <BindNode BINDTYPE="storage" BRAM="32" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="v4_1_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:29" STORAGESIZE="32 8208 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_t2p channel" URAM="0" VARIABLE="v4_1"/>
                <BindNode BINDTYPE="storage" BRAM="32" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="v4_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:29" STORAGESIZE="32 8208 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_t2p channel" URAM="0" VARIABLE="v4"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v19_27_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:62" STORAGESIZE="32 3584 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v19_27"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v19_26_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:62" STORAGESIZE="32 3584 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v19_26"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v19_25_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:62" STORAGESIZE="32 3584 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v19_25"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v19_24_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:62" STORAGESIZE="32 3584 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v19_24"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v19_23_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:62" STORAGESIZE="32 3584 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v19_23"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v19_22_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:62" STORAGESIZE="32 3584 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v19_22"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v19_21_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:62" STORAGESIZE="32 3584 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v19_21"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v19_20_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:62" STORAGESIZE="32 3584 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v19_20"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v19_19_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:62" STORAGESIZE="32 3584 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v19_19"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v19_18_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:62" STORAGESIZE="32 3584 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v19_18"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v19_17_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:62" STORAGESIZE="32 3584 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v19_17"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v19_16_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:62" STORAGESIZE="32 3584 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v19_16"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v19_15_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:62" STORAGESIZE="32 3584 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v19_15"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v19_14_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:62" STORAGESIZE="32 3584 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v19_14"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v19_13_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:62" STORAGESIZE="32 3584 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v19_13"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v19_12_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:62" STORAGESIZE="32 3584 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v19_12"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v19_11_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:62" STORAGESIZE="32 3584 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v19_11"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v19_10_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:62" STORAGESIZE="32 3584 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v19_10"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v19_9_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:62" STORAGESIZE="32 3584 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v19_9"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v19_8_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:62" STORAGESIZE="32 3584 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v19_8"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v19_7_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:62" STORAGESIZE="32 3584 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v19_7"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v19_6_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:62" STORAGESIZE="32 3584 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v19_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v19_5_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:62" STORAGESIZE="32 3584 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v19_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v19_4_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:62" STORAGESIZE="32 3584 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v19_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v19_3_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:62" STORAGESIZE="32 3584 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v19_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v19_2_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:62" STORAGESIZE="32 3584 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v19_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v19_1_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:62" STORAGESIZE="32 3584 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v19_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v19_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:62" STORAGESIZE="32 3584 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v19"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v38_27_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:101" STORAGESIZE="32 3584 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v38_27"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v38_26_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:101" STORAGESIZE="32 3584 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v38_26"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v38_25_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:101" STORAGESIZE="32 3584 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v38_25"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v38_24_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:101" STORAGESIZE="32 3584 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v38_24"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v38_23_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:101" STORAGESIZE="32 3584 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v38_23"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v38_22_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:101" STORAGESIZE="32 3584 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v38_22"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v38_21_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:101" STORAGESIZE="32 3584 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v38_21"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v38_20_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:101" STORAGESIZE="32 3584 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v38_20"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v38_19_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:101" STORAGESIZE="32 3584 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v38_19"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v38_18_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:101" STORAGESIZE="32 3584 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v38_18"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v38_17_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:101" STORAGESIZE="32 3584 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v38_17"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v38_16_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:101" STORAGESIZE="32 3584 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v38_16"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v38_15_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:101" STORAGESIZE="32 3584 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v38_15"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v38_14_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:101" STORAGESIZE="32 3584 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v38_14"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v38_13_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:101" STORAGESIZE="32 3584 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v38_13"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v38_12_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:101" STORAGESIZE="32 3584 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v38_12"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v38_11_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:101" STORAGESIZE="32 3584 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v38_11"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v38_10_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:101" STORAGESIZE="32 3584 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v38_10"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v38_9_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:101" STORAGESIZE="32 3584 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v38_9"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v38_8_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:101" STORAGESIZE="32 3584 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v38_8"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v38_7_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:101" STORAGESIZE="32 3584 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v38_7"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v38_6_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:101" STORAGESIZE="32 3584 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v38_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v38_5_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:101" STORAGESIZE="32 3584 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v38_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v38_4_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:101" STORAGESIZE="32 3584 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v38_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v38_3_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:101" STORAGESIZE="32 3584 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v38_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v38_2_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:101" STORAGESIZE="32 3584 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v38_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v38_1_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:101" STORAGESIZE="32 3584 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v38_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v38_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:101" STORAGESIZE="32 3584 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v38"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v54_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:138" STORAGESIZE="32 3584 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v54"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v54_1_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:138" STORAGESIZE="32 3584 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v54_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v54_2_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:138" STORAGESIZE="32 3584 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v54_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v54_3_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:138" STORAGESIZE="32 3584 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v54_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v54_4_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:138" STORAGESIZE="32 3584 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v54_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v54_5_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:138" STORAGESIZE="32 3584 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v54_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v54_6_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:138" STORAGESIZE="32 3584 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v54_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v54_7_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:138" STORAGESIZE="32 3584 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v54_7"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v54_8_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:138" STORAGESIZE="32 3584 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v54_8"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v54_9_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:138" STORAGESIZE="32 3584 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v54_9"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v54_10_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:138" STORAGESIZE="32 3584 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v54_10"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v54_11_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:138" STORAGESIZE="32 3584 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v54_11"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v54_12_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:138" STORAGESIZE="32 3584 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v54_12"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v54_13_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:138" STORAGESIZE="32 3584 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v54_13"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v54_14_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:138" STORAGESIZE="32 3584 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v54_14"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v54_15_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:138" STORAGESIZE="32 3584 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v54_15"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v54_16_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:138" STORAGESIZE="32 3584 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v54_16"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v54_17_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:138" STORAGESIZE="32 3584 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v54_17"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v54_18_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:138" STORAGESIZE="32 3584 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v54_18"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v54_19_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:138" STORAGESIZE="32 3584 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v54_19"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v54_20_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:138" STORAGESIZE="32 3584 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v54_20"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v54_21_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:138" STORAGESIZE="32 3584 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v54_21"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v54_22_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:138" STORAGESIZE="32 3584 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v54_22"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v54_23_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:138" STORAGESIZE="32 3584 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v54_23"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v54_24_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:138" STORAGESIZE="32 3584 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v54_24"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v54_25_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:138" STORAGESIZE="32 3584 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v54_25"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v54_26_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:138" STORAGESIZE="32 3584 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v54_26"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v54_27_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:138" STORAGESIZE="32 3584 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v54_27"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation>
        <FIFOInst>
            <Name>v19_27_U</Name>
            <ParentInst/>
            <StaticDepth>3584</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v19_26_U</Name>
            <ParentInst/>
            <StaticDepth>3584</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v19_25_U</Name>
            <ParentInst/>
            <StaticDepth>3584</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v19_24_U</Name>
            <ParentInst/>
            <StaticDepth>3584</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v19_23_U</Name>
            <ParentInst/>
            <StaticDepth>3584</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v19_22_U</Name>
            <ParentInst/>
            <StaticDepth>3584</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v19_21_U</Name>
            <ParentInst/>
            <StaticDepth>3584</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v19_20_U</Name>
            <ParentInst/>
            <StaticDepth>3584</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v19_19_U</Name>
            <ParentInst/>
            <StaticDepth>3584</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v19_18_U</Name>
            <ParentInst/>
            <StaticDepth>3584</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v19_17_U</Name>
            <ParentInst/>
            <StaticDepth>3584</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v19_16_U</Name>
            <ParentInst/>
            <StaticDepth>3584</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v19_15_U</Name>
            <ParentInst/>
            <StaticDepth>3584</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v19_14_U</Name>
            <ParentInst/>
            <StaticDepth>3584</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v19_13_U</Name>
            <ParentInst/>
            <StaticDepth>3584</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v19_12_U</Name>
            <ParentInst/>
            <StaticDepth>3584</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v19_11_U</Name>
            <ParentInst/>
            <StaticDepth>3584</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v19_10_U</Name>
            <ParentInst/>
            <StaticDepth>3584</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v19_9_U</Name>
            <ParentInst/>
            <StaticDepth>3584</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v19_8_U</Name>
            <ParentInst/>
            <StaticDepth>3584</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v19_7_U</Name>
            <ParentInst/>
            <StaticDepth>3584</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v19_6_U</Name>
            <ParentInst/>
            <StaticDepth>3584</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v19_5_U</Name>
            <ParentInst/>
            <StaticDepth>3584</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v19_4_U</Name>
            <ParentInst/>
            <StaticDepth>3584</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v19_3_U</Name>
            <ParentInst/>
            <StaticDepth>3584</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v19_2_U</Name>
            <ParentInst/>
            <StaticDepth>3584</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v19_1_U</Name>
            <ParentInst/>
            <StaticDepth>3584</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v19_U</Name>
            <ParentInst/>
            <StaticDepth>3584</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v38_27_U</Name>
            <ParentInst/>
            <StaticDepth>3584</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v38_26_U</Name>
            <ParentInst/>
            <StaticDepth>3584</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v38_25_U</Name>
            <ParentInst/>
            <StaticDepth>3584</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v38_24_U</Name>
            <ParentInst/>
            <StaticDepth>3584</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v38_23_U</Name>
            <ParentInst/>
            <StaticDepth>3584</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v38_22_U</Name>
            <ParentInst/>
            <StaticDepth>3584</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v38_21_U</Name>
            <ParentInst/>
            <StaticDepth>3584</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v38_20_U</Name>
            <ParentInst/>
            <StaticDepth>3584</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v38_19_U</Name>
            <ParentInst/>
            <StaticDepth>3584</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v38_18_U</Name>
            <ParentInst/>
            <StaticDepth>3584</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v38_17_U</Name>
            <ParentInst/>
            <StaticDepth>3584</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v38_16_U</Name>
            <ParentInst/>
            <StaticDepth>3584</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v38_15_U</Name>
            <ParentInst/>
            <StaticDepth>3584</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v38_14_U</Name>
            <ParentInst/>
            <StaticDepth>3584</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v38_13_U</Name>
            <ParentInst/>
            <StaticDepth>3584</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v38_12_U</Name>
            <ParentInst/>
            <StaticDepth>3584</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v38_11_U</Name>
            <ParentInst/>
            <StaticDepth>3584</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v38_10_U</Name>
            <ParentInst/>
            <StaticDepth>3584</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v38_9_U</Name>
            <ParentInst/>
            <StaticDepth>3584</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v38_8_U</Name>
            <ParentInst/>
            <StaticDepth>3584</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v38_7_U</Name>
            <ParentInst/>
            <StaticDepth>3584</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v38_6_U</Name>
            <ParentInst/>
            <StaticDepth>3584</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v38_5_U</Name>
            <ParentInst/>
            <StaticDepth>3584</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v38_4_U</Name>
            <ParentInst/>
            <StaticDepth>3584</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v38_3_U</Name>
            <ParentInst/>
            <StaticDepth>3584</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v38_2_U</Name>
            <ParentInst/>
            <StaticDepth>3584</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v38_1_U</Name>
            <ParentInst/>
            <StaticDepth>3584</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v38_U</Name>
            <ParentInst/>
            <StaticDepth>3584</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v54_U</Name>
            <ParentInst/>
            <StaticDepth>3584</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v54_1_U</Name>
            <ParentInst/>
            <StaticDepth>3584</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v54_2_U</Name>
            <ParentInst/>
            <StaticDepth>3584</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v54_3_U</Name>
            <ParentInst/>
            <StaticDepth>3584</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v54_4_U</Name>
            <ParentInst/>
            <StaticDepth>3584</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v54_5_U</Name>
            <ParentInst/>
            <StaticDepth>3584</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v54_6_U</Name>
            <ParentInst/>
            <StaticDepth>3584</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v54_7_U</Name>
            <ParentInst/>
            <StaticDepth>3584</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v54_8_U</Name>
            <ParentInst/>
            <StaticDepth>3584</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v54_9_U</Name>
            <ParentInst/>
            <StaticDepth>3584</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v54_10_U</Name>
            <ParentInst/>
            <StaticDepth>3584</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v54_11_U</Name>
            <ParentInst/>
            <StaticDepth>3584</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v54_12_U</Name>
            <ParentInst/>
            <StaticDepth>3584</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v54_13_U</Name>
            <ParentInst/>
            <StaticDepth>3584</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v54_14_U</Name>
            <ParentInst/>
            <StaticDepth>3584</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v54_15_U</Name>
            <ParentInst/>
            <StaticDepth>3584</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v54_16_U</Name>
            <ParentInst/>
            <StaticDepth>3584</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v54_17_U</Name>
            <ParentInst/>
            <StaticDepth>3584</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v54_18_U</Name>
            <ParentInst/>
            <StaticDepth>3584</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v54_19_U</Name>
            <ParentInst/>
            <StaticDepth>3584</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v54_20_U</Name>
            <ParentInst/>
            <StaticDepth>3584</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v54_21_U</Name>
            <ParentInst/>
            <StaticDepth>3584</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v54_22_U</Name>
            <ParentInst/>
            <StaticDepth>3584</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v54_23_U</Name>
            <ParentInst/>
            <StaticDepth>3584</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v54_24_U</Name>
            <ParentInst/>
            <StaticDepth>3584</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v54_25_U</Name>
            <ParentInst/>
            <StaticDepth>3584</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v54_26_U</Name>
            <ParentInst/>
            <StaticDepth>3584</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v54_27_U</Name>
            <ParentInst/>
            <StaticDepth>3584</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
    </FIFOInformation>
    <UserConfigCommands>
        <config_compile unsafe_math_optimizations="1"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="v0" index="0" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v0_0_address0" name="v0_0_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v0_0_ce0" name="v0_0_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v0_0_d0" name="v0_0_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="v0_0_q0" name="v0_0_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v0_0_we0" name="v0_0_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v0_0_address1" name="v0_0_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="v0_0_ce1" name="v0_0_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="v0_0_d1" name="v0_0_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="v0_0_q1" name="v0_0_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="v0_0_we1" name="v0_0_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="v0_1_address0" name="v0_1_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v0_1_ce0" name="v0_1_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v0_1_d0" name="v0_1_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="v0_1_q0" name="v0_1_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v0_1_we0" name="v0_1_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v0_1_address1" name="v0_1_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="v0_1_ce1" name="v0_1_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="v0_1_d1" name="v0_1_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="v0_1_q1" name="v0_1_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="v0_1_we1" name="v0_1_we1" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v1" index="1" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v1_address0" name="v1_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v1_ce0" name="v1_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v1_d0" name="v1_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="v1_q0" name="v1_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v1_we0" name="v1_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v1_address1" name="v1_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="v1_ce1" name="v1_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="v1_d1" name="v1_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="v1_q1" name="v1_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="v1_we1" name="v1_we1" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v2" index="2" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v2_address0" name="v2_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v2_ce0" name="v2_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v2_d0" name="v2_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="v2_q0" name="v2_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v2_we0" name="v2_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v2_address1" name="v2_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="v2_ce1" name="v2_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="v2_d1" name="v2_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="v2_q1" name="v2_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="v2_we1" name="v2_we1" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v3" index="3" direction="out" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v3_0_0_address0" name="v3_0_0_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v3_0_0_ce0" name="v3_0_0_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_0_0_d0" name="v3_0_0_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="v3_0_0_q0" name="v3_0_0_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v3_0_0_we0" name="v3_0_0_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_0_0_address1" name="v3_0_0_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="v3_0_0_ce1" name="v3_0_0_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_0_0_d1" name="v3_0_0_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="v3_0_0_q1" name="v3_0_0_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="v3_0_0_we1" name="v3_0_0_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_0_1_address0" name="v3_0_1_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v3_0_1_ce0" name="v3_0_1_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_0_1_d0" name="v3_0_1_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="v3_0_1_q0" name="v3_0_1_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v3_0_1_we0" name="v3_0_1_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_0_1_address1" name="v3_0_1_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="v3_0_1_ce1" name="v3_0_1_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_0_1_d1" name="v3_0_1_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="v3_0_1_q1" name="v3_0_1_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="v3_0_1_we1" name="v3_0_1_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_0_2_address0" name="v3_0_2_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v3_0_2_ce0" name="v3_0_2_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_0_2_d0" name="v3_0_2_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="v3_0_2_q0" name="v3_0_2_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v3_0_2_we0" name="v3_0_2_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_0_2_address1" name="v3_0_2_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="v3_0_2_ce1" name="v3_0_2_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_0_2_d1" name="v3_0_2_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="v3_0_2_q1" name="v3_0_2_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="v3_0_2_we1" name="v3_0_2_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_0_3_address0" name="v3_0_3_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v3_0_3_ce0" name="v3_0_3_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_0_3_d0" name="v3_0_3_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="v3_0_3_q0" name="v3_0_3_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v3_0_3_we0" name="v3_0_3_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_0_3_address1" name="v3_0_3_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="v3_0_3_ce1" name="v3_0_3_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_0_3_d1" name="v3_0_3_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="v3_0_3_q1" name="v3_0_3_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="v3_0_3_we1" name="v3_0_3_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_0_4_address0" name="v3_0_4_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v3_0_4_ce0" name="v3_0_4_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_0_4_d0" name="v3_0_4_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="v3_0_4_q0" name="v3_0_4_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v3_0_4_we0" name="v3_0_4_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_0_4_address1" name="v3_0_4_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="v3_0_4_ce1" name="v3_0_4_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_0_4_d1" name="v3_0_4_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="v3_0_4_q1" name="v3_0_4_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="v3_0_4_we1" name="v3_0_4_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_0_5_address0" name="v3_0_5_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v3_0_5_ce0" name="v3_0_5_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_0_5_d0" name="v3_0_5_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="v3_0_5_q0" name="v3_0_5_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v3_0_5_we0" name="v3_0_5_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_0_5_address1" name="v3_0_5_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="v3_0_5_ce1" name="v3_0_5_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_0_5_d1" name="v3_0_5_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="v3_0_5_q1" name="v3_0_5_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="v3_0_5_we1" name="v3_0_5_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_0_6_address0" name="v3_0_6_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v3_0_6_ce0" name="v3_0_6_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_0_6_d0" name="v3_0_6_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="v3_0_6_q0" name="v3_0_6_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v3_0_6_we0" name="v3_0_6_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_0_6_address1" name="v3_0_6_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="v3_0_6_ce1" name="v3_0_6_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_0_6_d1" name="v3_0_6_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="v3_0_6_q1" name="v3_0_6_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="v3_0_6_we1" name="v3_0_6_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_0_7_address0" name="v3_0_7_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v3_0_7_ce0" name="v3_0_7_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_0_7_d0" name="v3_0_7_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="v3_0_7_q0" name="v3_0_7_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v3_0_7_we0" name="v3_0_7_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_0_7_address1" name="v3_0_7_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="v3_0_7_ce1" name="v3_0_7_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_0_7_d1" name="v3_0_7_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="v3_0_7_q1" name="v3_0_7_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="v3_0_7_we1" name="v3_0_7_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_0_8_address0" name="v3_0_8_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v3_0_8_ce0" name="v3_0_8_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_0_8_d0" name="v3_0_8_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="v3_0_8_q0" name="v3_0_8_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v3_0_8_we0" name="v3_0_8_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_0_8_address1" name="v3_0_8_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="v3_0_8_ce1" name="v3_0_8_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_0_8_d1" name="v3_0_8_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="v3_0_8_q1" name="v3_0_8_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="v3_0_8_we1" name="v3_0_8_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_0_9_address0" name="v3_0_9_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v3_0_9_ce0" name="v3_0_9_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_0_9_d0" name="v3_0_9_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="v3_0_9_q0" name="v3_0_9_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v3_0_9_we0" name="v3_0_9_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_0_9_address1" name="v3_0_9_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="v3_0_9_ce1" name="v3_0_9_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_0_9_d1" name="v3_0_9_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="v3_0_9_q1" name="v3_0_9_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="v3_0_9_we1" name="v3_0_9_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_0_10_address0" name="v3_0_10_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v3_0_10_ce0" name="v3_0_10_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_0_10_d0" name="v3_0_10_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="v3_0_10_q0" name="v3_0_10_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v3_0_10_we0" name="v3_0_10_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_0_10_address1" name="v3_0_10_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="v3_0_10_ce1" name="v3_0_10_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_0_10_d1" name="v3_0_10_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="v3_0_10_q1" name="v3_0_10_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="v3_0_10_we1" name="v3_0_10_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_0_11_address0" name="v3_0_11_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v3_0_11_ce0" name="v3_0_11_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_0_11_d0" name="v3_0_11_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="v3_0_11_q0" name="v3_0_11_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v3_0_11_we0" name="v3_0_11_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_0_11_address1" name="v3_0_11_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="v3_0_11_ce1" name="v3_0_11_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_0_11_d1" name="v3_0_11_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="v3_0_11_q1" name="v3_0_11_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="v3_0_11_we1" name="v3_0_11_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_0_12_address0" name="v3_0_12_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v3_0_12_ce0" name="v3_0_12_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_0_12_d0" name="v3_0_12_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="v3_0_12_q0" name="v3_0_12_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v3_0_12_we0" name="v3_0_12_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_0_12_address1" name="v3_0_12_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="v3_0_12_ce1" name="v3_0_12_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_0_12_d1" name="v3_0_12_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="v3_0_12_q1" name="v3_0_12_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="v3_0_12_we1" name="v3_0_12_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_0_13_address0" name="v3_0_13_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v3_0_13_ce0" name="v3_0_13_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_0_13_d0" name="v3_0_13_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="v3_0_13_q0" name="v3_0_13_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v3_0_13_we0" name="v3_0_13_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_0_13_address1" name="v3_0_13_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="v3_0_13_ce1" name="v3_0_13_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_0_13_d1" name="v3_0_13_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="v3_0_13_q1" name="v3_0_13_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="v3_0_13_we1" name="v3_0_13_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_1_0_address0" name="v3_1_0_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v3_1_0_ce0" name="v3_1_0_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_1_0_d0" name="v3_1_0_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="v3_1_0_q0" name="v3_1_0_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v3_1_0_we0" name="v3_1_0_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_1_0_address1" name="v3_1_0_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="v3_1_0_ce1" name="v3_1_0_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_1_0_d1" name="v3_1_0_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="v3_1_0_q1" name="v3_1_0_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="v3_1_0_we1" name="v3_1_0_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_1_1_address0" name="v3_1_1_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v3_1_1_ce0" name="v3_1_1_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_1_1_d0" name="v3_1_1_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="v3_1_1_q0" name="v3_1_1_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v3_1_1_we0" name="v3_1_1_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_1_1_address1" name="v3_1_1_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="v3_1_1_ce1" name="v3_1_1_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_1_1_d1" name="v3_1_1_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="v3_1_1_q1" name="v3_1_1_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="v3_1_1_we1" name="v3_1_1_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_1_2_address0" name="v3_1_2_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v3_1_2_ce0" name="v3_1_2_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_1_2_d0" name="v3_1_2_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="v3_1_2_q0" name="v3_1_2_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v3_1_2_we0" name="v3_1_2_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_1_2_address1" name="v3_1_2_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="v3_1_2_ce1" name="v3_1_2_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_1_2_d1" name="v3_1_2_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="v3_1_2_q1" name="v3_1_2_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="v3_1_2_we1" name="v3_1_2_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_1_3_address0" name="v3_1_3_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v3_1_3_ce0" name="v3_1_3_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_1_3_d0" name="v3_1_3_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="v3_1_3_q0" name="v3_1_3_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v3_1_3_we0" name="v3_1_3_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_1_3_address1" name="v3_1_3_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="v3_1_3_ce1" name="v3_1_3_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_1_3_d1" name="v3_1_3_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="v3_1_3_q1" name="v3_1_3_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="v3_1_3_we1" name="v3_1_3_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_1_4_address0" name="v3_1_4_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v3_1_4_ce0" name="v3_1_4_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_1_4_d0" name="v3_1_4_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="v3_1_4_q0" name="v3_1_4_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v3_1_4_we0" name="v3_1_4_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_1_4_address1" name="v3_1_4_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="v3_1_4_ce1" name="v3_1_4_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_1_4_d1" name="v3_1_4_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="v3_1_4_q1" name="v3_1_4_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="v3_1_4_we1" name="v3_1_4_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_1_5_address0" name="v3_1_5_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v3_1_5_ce0" name="v3_1_5_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_1_5_d0" name="v3_1_5_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="v3_1_5_q0" name="v3_1_5_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v3_1_5_we0" name="v3_1_5_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_1_5_address1" name="v3_1_5_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="v3_1_5_ce1" name="v3_1_5_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_1_5_d1" name="v3_1_5_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="v3_1_5_q1" name="v3_1_5_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="v3_1_5_we1" name="v3_1_5_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_1_6_address0" name="v3_1_6_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v3_1_6_ce0" name="v3_1_6_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_1_6_d0" name="v3_1_6_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="v3_1_6_q0" name="v3_1_6_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v3_1_6_we0" name="v3_1_6_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_1_6_address1" name="v3_1_6_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="v3_1_6_ce1" name="v3_1_6_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_1_6_d1" name="v3_1_6_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="v3_1_6_q1" name="v3_1_6_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="v3_1_6_we1" name="v3_1_6_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_1_7_address0" name="v3_1_7_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v3_1_7_ce0" name="v3_1_7_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_1_7_d0" name="v3_1_7_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="v3_1_7_q0" name="v3_1_7_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v3_1_7_we0" name="v3_1_7_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_1_7_address1" name="v3_1_7_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="v3_1_7_ce1" name="v3_1_7_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_1_7_d1" name="v3_1_7_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="v3_1_7_q1" name="v3_1_7_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="v3_1_7_we1" name="v3_1_7_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_1_8_address0" name="v3_1_8_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v3_1_8_ce0" name="v3_1_8_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_1_8_d0" name="v3_1_8_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="v3_1_8_q0" name="v3_1_8_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v3_1_8_we0" name="v3_1_8_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_1_8_address1" name="v3_1_8_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="v3_1_8_ce1" name="v3_1_8_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_1_8_d1" name="v3_1_8_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="v3_1_8_q1" name="v3_1_8_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="v3_1_8_we1" name="v3_1_8_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_1_9_address0" name="v3_1_9_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v3_1_9_ce0" name="v3_1_9_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_1_9_d0" name="v3_1_9_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="v3_1_9_q0" name="v3_1_9_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v3_1_9_we0" name="v3_1_9_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_1_9_address1" name="v3_1_9_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="v3_1_9_ce1" name="v3_1_9_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_1_9_d1" name="v3_1_9_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="v3_1_9_q1" name="v3_1_9_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="v3_1_9_we1" name="v3_1_9_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_1_10_address0" name="v3_1_10_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v3_1_10_ce0" name="v3_1_10_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_1_10_d0" name="v3_1_10_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="v3_1_10_q0" name="v3_1_10_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v3_1_10_we0" name="v3_1_10_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_1_10_address1" name="v3_1_10_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="v3_1_10_ce1" name="v3_1_10_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_1_10_d1" name="v3_1_10_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="v3_1_10_q1" name="v3_1_10_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="v3_1_10_we1" name="v3_1_10_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_1_11_address0" name="v3_1_11_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v3_1_11_ce0" name="v3_1_11_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_1_11_d0" name="v3_1_11_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="v3_1_11_q0" name="v3_1_11_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v3_1_11_we0" name="v3_1_11_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_1_11_address1" name="v3_1_11_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="v3_1_11_ce1" name="v3_1_11_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_1_11_d1" name="v3_1_11_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="v3_1_11_q1" name="v3_1_11_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="v3_1_11_we1" name="v3_1_11_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_1_12_address0" name="v3_1_12_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v3_1_12_ce0" name="v3_1_12_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_1_12_d0" name="v3_1_12_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="v3_1_12_q0" name="v3_1_12_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v3_1_12_we0" name="v3_1_12_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_1_12_address1" name="v3_1_12_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="v3_1_12_ce1" name="v3_1_12_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_1_12_d1" name="v3_1_12_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="v3_1_12_q1" name="v3_1_12_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="v3_1_12_we1" name="v3_1_12_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_1_13_address0" name="v3_1_13_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v3_1_13_ce0" name="v3_1_13_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_1_13_d0" name="v3_1_13_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="v3_1_13_q0" name="v3_1_13_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v3_1_13_we0" name="v3_1_13_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_1_13_address1" name="v3_1_13_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="v3_1_13_ce1" name="v3_1_13_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_1_13_d1" name="v3_1_13_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="v3_1_13_q1" name="v3_1_13_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="v3_1_13_we1" name="v3_1_13_we1" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="v0_0_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="v0_0_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v0_0_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_0_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v0_0_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v0_0_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_0_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v0_0_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v0_0_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_0_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="v0_0_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v0_0_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_0_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v0_0_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v0_0_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_0_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v0_0_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v0_0_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_1_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="v0_1_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v0_1_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_1_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v0_1_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v0_1_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_1_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v0_1_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v0_1_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_1_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="v0_1_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v0_1_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_1_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v0_1_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v0_1_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_1_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v0_1_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v0_1_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v1_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="v1_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v1_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v1_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v1_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v1_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v1_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v1_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v1_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v1_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="v1_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v1_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v1_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v1_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v1_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v1_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v1_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v1_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v2_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="7">
            <portMaps>
                <portMap portMapName="v2_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v2_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v2_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v2_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v2_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v2_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v2_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v2_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v2_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="7">
            <portMaps>
                <portMap portMapName="v2_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v2_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v2_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v2_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v2_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v2_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v2_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v2_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_0_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="v3_0_0_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_0_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_0_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_0_0_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_0_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_0_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_0_0_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_0_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_0_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="v3_0_0_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_0_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_0_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_0_0_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_0_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_0_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_0_0_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_0_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_1_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="v3_0_1_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_1_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_1_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_0_1_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_1_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_1_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_0_1_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_1_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_1_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="v3_0_1_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_1_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_1_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_0_1_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_1_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_1_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_0_1_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_1_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_2_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="v3_0_2_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_2_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_2_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_0_2_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_2_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_2_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_0_2_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_2_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_2_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="v3_0_2_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_2_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_2_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_0_2_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_2_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_2_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_0_2_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_2_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_3_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="v3_0_3_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_3_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_3_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_0_3_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_3_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_3_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_0_3_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_3_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_3_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="v3_0_3_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_3_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_3_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_0_3_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_3_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_3_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_0_3_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_3_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_4_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="v3_0_4_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_4_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_4_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_0_4_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_4_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_4_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_0_4_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_4_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_4_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="v3_0_4_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_4_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_4_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_0_4_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_4_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_4_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_0_4_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_4_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_5_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="v3_0_5_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_5_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_5_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_0_5_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_5_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_5_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_0_5_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_5_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_5_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="v3_0_5_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_5_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_5_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_0_5_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_5_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_5_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_0_5_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_5_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_6_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="v3_0_6_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_6_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_6_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_0_6_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_6_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_6_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_0_6_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_6_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_6_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="v3_0_6_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_6_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_6_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_0_6_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_6_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_6_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_0_6_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_6_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_7_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="v3_0_7_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_7_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_7_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_0_7_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_7_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_7_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_0_7_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_7_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_7_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="v3_0_7_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_7_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_7_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_0_7_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_7_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_7_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_0_7_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_7_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_8_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="v3_0_8_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_8_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_8_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_0_8_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_8_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_8_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_0_8_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_8_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_8_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="v3_0_8_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_8_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_8_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_0_8_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_8_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_8_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_0_8_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_8_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_9_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="v3_0_9_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_9_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_9_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_0_9_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_9_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_9_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_0_9_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_9_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_9_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="v3_0_9_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_9_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_9_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_0_9_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_9_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_9_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_0_9_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_9_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_10_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="v3_0_10_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_10_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_10_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_0_10_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_10_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_10_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_0_10_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_10_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_10_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="v3_0_10_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_10_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_10_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_0_10_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_10_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_10_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_0_10_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_10_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_11_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="v3_0_11_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_11_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_11_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_0_11_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_11_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_11_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_0_11_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_11_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_11_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="v3_0_11_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_11_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_11_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_0_11_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_11_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_11_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_0_11_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_11_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_12_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="v3_0_12_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_12_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_12_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_0_12_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_12_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_12_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_0_12_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_12_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_12_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="v3_0_12_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_12_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_12_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_0_12_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_12_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_12_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_0_12_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_12_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_13_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="v3_0_13_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_13_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_13_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_0_13_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_13_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_13_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_0_13_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_13_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_13_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="v3_0_13_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_13_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_13_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_0_13_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_13_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_13_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_0_13_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_13_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_0_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="v3_1_0_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_0_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_0_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_1_0_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_0_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_0_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_1_0_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_0_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_0_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="v3_1_0_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_0_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_0_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_1_0_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_0_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_0_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_1_0_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_0_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_1_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="v3_1_1_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_1_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_1_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_1_1_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_1_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_1_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_1_1_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_1_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_1_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="v3_1_1_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_1_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_1_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_1_1_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_1_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_1_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_1_1_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_1_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_2_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="v3_1_2_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_2_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_2_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_1_2_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_2_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_2_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_1_2_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_2_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_2_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="v3_1_2_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_2_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_2_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_1_2_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_2_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_2_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_1_2_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_2_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_3_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="v3_1_3_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_3_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_3_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_1_3_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_3_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_3_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_1_3_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_3_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_3_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="v3_1_3_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_3_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_3_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_1_3_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_3_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_3_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_1_3_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_3_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_4_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="v3_1_4_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_4_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_4_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_1_4_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_4_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_4_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_1_4_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_4_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_4_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="v3_1_4_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_4_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_4_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_1_4_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_4_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_4_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_1_4_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_4_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_5_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="v3_1_5_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_5_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_5_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_1_5_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_5_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_5_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_1_5_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_5_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_5_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="v3_1_5_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_5_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_5_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_1_5_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_5_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_5_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_1_5_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_5_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_6_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="v3_1_6_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_6_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_6_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_1_6_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_6_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_6_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_1_6_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_6_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_6_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="v3_1_6_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_6_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_6_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_1_6_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_6_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_6_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_1_6_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_6_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_7_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="v3_1_7_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_7_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_7_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_1_7_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_7_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_7_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_1_7_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_7_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_7_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="v3_1_7_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_7_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_7_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_1_7_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_7_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_7_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_1_7_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_7_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_8_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="v3_1_8_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_8_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_8_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_1_8_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_8_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_8_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_1_8_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_8_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_8_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="v3_1_8_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_8_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_8_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_1_8_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_8_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_8_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_1_8_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_8_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_9_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="v3_1_9_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_9_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_9_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_1_9_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_9_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_9_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_1_9_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_9_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_9_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="v3_1_9_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_9_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_9_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_1_9_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_9_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_9_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_1_9_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_9_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_10_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="v3_1_10_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_10_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_10_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_1_10_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_10_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_10_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_1_10_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_10_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_10_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="v3_1_10_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_10_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_10_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_1_10_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_10_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_10_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_1_10_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_10_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_11_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="v3_1_11_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_11_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_11_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_1_11_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_11_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_11_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_1_11_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_11_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_11_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="v3_1_11_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_11_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_11_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_1_11_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_11_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_11_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_1_11_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_11_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_12_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="v3_1_12_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_12_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_12_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_1_12_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_12_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_12_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_1_12_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_12_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_12_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="v3_1_12_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_12_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_12_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_1_12_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_12_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_12_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_1_12_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_12_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_13_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="v3_1_13_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_13_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_13_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_1_13_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_13_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_13_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_1_13_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_13_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_13_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="v3_1_13_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_13_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_13_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_1_13_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_13_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_13_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_1_13_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_13_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table>
                    <keys size="3">Port, Direction, Bitwidth</keys>
                    <column name="v0_0_address0">out, 16</column>
                    <column name="v0_0_address1">out, 16</column>
                    <column name="v0_0_d0">out, 32</column>
                    <column name="v0_0_d1">out, 32</column>
                    <column name="v0_0_q0">in, 32</column>
                    <column name="v0_0_q1">in, 32</column>
                    <column name="v0_1_address0">out, 16</column>
                    <column name="v0_1_address1">out, 16</column>
                    <column name="v0_1_d0">out, 32</column>
                    <column name="v0_1_d1">out, 32</column>
                    <column name="v0_1_q0">in, 32</column>
                    <column name="v0_1_q1">in, 32</column>
                    <column name="v1_address0">out, 6</column>
                    <column name="v1_address1">out, 6</column>
                    <column name="v1_d0">out, 32</column>
                    <column name="v1_d1">out, 32</column>
                    <column name="v1_q0">in, 32</column>
                    <column name="v1_q1">in, 32</column>
                    <column name="v2_address0">out, 7</column>
                    <column name="v2_address1">out, 7</column>
                    <column name="v2_d0">out, 32</column>
                    <column name="v2_d1">out, 32</column>
                    <column name="v2_q0">in, 32</column>
                    <column name="v2_q1">in, 32</column>
                    <column name="v3_0_0_address0">out, 12</column>
                    <column name="v3_0_0_address1">out, 12</column>
                    <column name="v3_0_0_d0">out, 32</column>
                    <column name="v3_0_0_d1">out, 32</column>
                    <column name="v3_0_0_q0">in, 32</column>
                    <column name="v3_0_0_q1">in, 32</column>
                    <column name="v3_0_10_address0">out, 12</column>
                    <column name="v3_0_10_address1">out, 12</column>
                    <column name="v3_0_10_d0">out, 32</column>
                    <column name="v3_0_10_d1">out, 32</column>
                    <column name="v3_0_10_q0">in, 32</column>
                    <column name="v3_0_10_q1">in, 32</column>
                    <column name="v3_0_11_address0">out, 12</column>
                    <column name="v3_0_11_address1">out, 12</column>
                    <column name="v3_0_11_d0">out, 32</column>
                    <column name="v3_0_11_d1">out, 32</column>
                    <column name="v3_0_11_q0">in, 32</column>
                    <column name="v3_0_11_q1">in, 32</column>
                    <column name="v3_0_12_address0">out, 12</column>
                    <column name="v3_0_12_address1">out, 12</column>
                    <column name="v3_0_12_d0">out, 32</column>
                    <column name="v3_0_12_d1">out, 32</column>
                    <column name="v3_0_12_q0">in, 32</column>
                    <column name="v3_0_12_q1">in, 32</column>
                    <column name="v3_0_13_address0">out, 12</column>
                    <column name="v3_0_13_address1">out, 12</column>
                    <column name="v3_0_13_d0">out, 32</column>
                    <column name="v3_0_13_d1">out, 32</column>
                    <column name="v3_0_13_q0">in, 32</column>
                    <column name="v3_0_13_q1">in, 32</column>
                    <column name="v3_0_1_address0">out, 12</column>
                    <column name="v3_0_1_address1">out, 12</column>
                    <column name="v3_0_1_d0">out, 32</column>
                    <column name="v3_0_1_d1">out, 32</column>
                    <column name="v3_0_1_q0">in, 32</column>
                    <column name="v3_0_1_q1">in, 32</column>
                    <column name="v3_0_2_address0">out, 12</column>
                    <column name="v3_0_2_address1">out, 12</column>
                    <column name="v3_0_2_d0">out, 32</column>
                    <column name="v3_0_2_d1">out, 32</column>
                    <column name="v3_0_2_q0">in, 32</column>
                    <column name="v3_0_2_q1">in, 32</column>
                    <column name="v3_0_3_address0">out, 12</column>
                    <column name="v3_0_3_address1">out, 12</column>
                    <column name="v3_0_3_d0">out, 32</column>
                    <column name="v3_0_3_d1">out, 32</column>
                    <column name="v3_0_3_q0">in, 32</column>
                    <column name="v3_0_3_q1">in, 32</column>
                    <column name="v3_0_4_address0">out, 12</column>
                    <column name="v3_0_4_address1">out, 12</column>
                    <column name="v3_0_4_d0">out, 32</column>
                    <column name="v3_0_4_d1">out, 32</column>
                    <column name="v3_0_4_q0">in, 32</column>
                    <column name="v3_0_4_q1">in, 32</column>
                    <column name="v3_0_5_address0">out, 12</column>
                    <column name="v3_0_5_address1">out, 12</column>
                    <column name="v3_0_5_d0">out, 32</column>
                    <column name="v3_0_5_d1">out, 32</column>
                    <column name="v3_0_5_q0">in, 32</column>
                    <column name="v3_0_5_q1">in, 32</column>
                    <column name="v3_0_6_address0">out, 12</column>
                    <column name="v3_0_6_address1">out, 12</column>
                    <column name="v3_0_6_d0">out, 32</column>
                    <column name="v3_0_6_d1">out, 32</column>
                    <column name="v3_0_6_q0">in, 32</column>
                    <column name="v3_0_6_q1">in, 32</column>
                    <column name="v3_0_7_address0">out, 12</column>
                    <column name="v3_0_7_address1">out, 12</column>
                    <column name="v3_0_7_d0">out, 32</column>
                    <column name="v3_0_7_d1">out, 32</column>
                    <column name="v3_0_7_q0">in, 32</column>
                    <column name="v3_0_7_q1">in, 32</column>
                    <column name="v3_0_8_address0">out, 12</column>
                    <column name="v3_0_8_address1">out, 12</column>
                    <column name="v3_0_8_d0">out, 32</column>
                    <column name="v3_0_8_d1">out, 32</column>
                    <column name="v3_0_8_q0">in, 32</column>
                    <column name="v3_0_8_q1">in, 32</column>
                    <column name="v3_0_9_address0">out, 12</column>
                    <column name="v3_0_9_address1">out, 12</column>
                    <column name="v3_0_9_d0">out, 32</column>
                    <column name="v3_0_9_d1">out, 32</column>
                    <column name="v3_0_9_q0">in, 32</column>
                    <column name="v3_0_9_q1">in, 32</column>
                    <column name="v3_1_0_address0">out, 12</column>
                    <column name="v3_1_0_address1">out, 12</column>
                    <column name="v3_1_0_d0">out, 32</column>
                    <column name="v3_1_0_d1">out, 32</column>
                    <column name="v3_1_0_q0">in, 32</column>
                    <column name="v3_1_0_q1">in, 32</column>
                    <column name="v3_1_10_address0">out, 12</column>
                    <column name="v3_1_10_address1">out, 12</column>
                    <column name="v3_1_10_d0">out, 32</column>
                    <column name="v3_1_10_d1">out, 32</column>
                    <column name="v3_1_10_q0">in, 32</column>
                    <column name="v3_1_10_q1">in, 32</column>
                    <column name="v3_1_11_address0">out, 12</column>
                    <column name="v3_1_11_address1">out, 12</column>
                    <column name="v3_1_11_d0">out, 32</column>
                    <column name="v3_1_11_d1">out, 32</column>
                    <column name="v3_1_11_q0">in, 32</column>
                    <column name="v3_1_11_q1">in, 32</column>
                    <column name="v3_1_12_address0">out, 12</column>
                    <column name="v3_1_12_address1">out, 12</column>
                    <column name="v3_1_12_d0">out, 32</column>
                    <column name="v3_1_12_d1">out, 32</column>
                    <column name="v3_1_12_q0">in, 32</column>
                    <column name="v3_1_12_q1">in, 32</column>
                    <column name="v3_1_13_address0">out, 12</column>
                    <column name="v3_1_13_address1">out, 12</column>
                    <column name="v3_1_13_d0">out, 32</column>
                    <column name="v3_1_13_d1">out, 32</column>
                    <column name="v3_1_13_q0">in, 32</column>
                    <column name="v3_1_13_q1">in, 32</column>
                    <column name="v3_1_1_address0">out, 12</column>
                    <column name="v3_1_1_address1">out, 12</column>
                    <column name="v3_1_1_d0">out, 32</column>
                    <column name="v3_1_1_d1">out, 32</column>
                    <column name="v3_1_1_q0">in, 32</column>
                    <column name="v3_1_1_q1">in, 32</column>
                    <column name="v3_1_2_address0">out, 12</column>
                    <column name="v3_1_2_address1">out, 12</column>
                    <column name="v3_1_2_d0">out, 32</column>
                    <column name="v3_1_2_d1">out, 32</column>
                    <column name="v3_1_2_q0">in, 32</column>
                    <column name="v3_1_2_q1">in, 32</column>
                    <column name="v3_1_3_address0">out, 12</column>
                    <column name="v3_1_3_address1">out, 12</column>
                    <column name="v3_1_3_d0">out, 32</column>
                    <column name="v3_1_3_d1">out, 32</column>
                    <column name="v3_1_3_q0">in, 32</column>
                    <column name="v3_1_3_q1">in, 32</column>
                    <column name="v3_1_4_address0">out, 12</column>
                    <column name="v3_1_4_address1">out, 12</column>
                    <column name="v3_1_4_d0">out, 32</column>
                    <column name="v3_1_4_d1">out, 32</column>
                    <column name="v3_1_4_q0">in, 32</column>
                    <column name="v3_1_4_q1">in, 32</column>
                    <column name="v3_1_5_address0">out, 12</column>
                    <column name="v3_1_5_address1">out, 12</column>
                    <column name="v3_1_5_d0">out, 32</column>
                    <column name="v3_1_5_d1">out, 32</column>
                    <column name="v3_1_5_q0">in, 32</column>
                    <column name="v3_1_5_q1">in, 32</column>
                    <column name="v3_1_6_address0">out, 12</column>
                    <column name="v3_1_6_address1">out, 12</column>
                    <column name="v3_1_6_d0">out, 32</column>
                    <column name="v3_1_6_d1">out, 32</column>
                    <column name="v3_1_6_q0">in, 32</column>
                    <column name="v3_1_6_q1">in, 32</column>
                    <column name="v3_1_7_address0">out, 12</column>
                    <column name="v3_1_7_address1">out, 12</column>
                    <column name="v3_1_7_d0">out, 32</column>
                    <column name="v3_1_7_d1">out, 32</column>
                    <column name="v3_1_7_q0">in, 32</column>
                    <column name="v3_1_7_q1">in, 32</column>
                    <column name="v3_1_8_address0">out, 12</column>
                    <column name="v3_1_8_address1">out, 12</column>
                    <column name="v3_1_8_d0">out, 32</column>
                    <column name="v3_1_8_d1">out, 32</column>
                    <column name="v3_1_8_q0">in, 32</column>
                    <column name="v3_1_8_q1">in, 32</column>
                    <column name="v3_1_9_address0">out, 12</column>
                    <column name="v3_1_9_address1">out, 12</column>
                    <column name="v3_1_9_d0">out, 32</column>
                    <column name="v3_1_9_d1">out, 32</column>
                    <column name="v3_1_9_q0">in, 32</column>
                    <column name="v3_1_9_q1">in, 32</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="v0">in, float*</column>
                    <column name="v1">in, float*</column>
                    <column name="v2">in, float*</column>
                    <column name="v3">out, float*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="v0">v0_0_address0, port, offset</column>
                    <column name="v0">v0_0_ce0, port, </column>
                    <column name="v0">v0_0_d0, port, </column>
                    <column name="v0">v0_0_q0, port, </column>
                    <column name="v0">v0_0_we0, port, </column>
                    <column name="v0">v0_0_address1, port, offset</column>
                    <column name="v0">v0_0_ce1, port, </column>
                    <column name="v0">v0_0_d1, port, </column>
                    <column name="v0">v0_0_q1, port, </column>
                    <column name="v0">v0_0_we1, port, </column>
                    <column name="v0">v0_1_address0, port, offset</column>
                    <column name="v0">v0_1_ce0, port, </column>
                    <column name="v0">v0_1_d0, port, </column>
                    <column name="v0">v0_1_q0, port, </column>
                    <column name="v0">v0_1_we0, port, </column>
                    <column name="v0">v0_1_address1, port, offset</column>
                    <column name="v0">v0_1_ce1, port, </column>
                    <column name="v0">v0_1_d1, port, </column>
                    <column name="v0">v0_1_q1, port, </column>
                    <column name="v0">v0_1_we1, port, </column>
                    <column name="v1">v1_address0, port, offset</column>
                    <column name="v1">v1_ce0, port, </column>
                    <column name="v1">v1_d0, port, </column>
                    <column name="v1">v1_q0, port, </column>
                    <column name="v1">v1_we0, port, </column>
                    <column name="v1">v1_address1, port, offset</column>
                    <column name="v1">v1_ce1, port, </column>
                    <column name="v1">v1_d1, port, </column>
                    <column name="v1">v1_q1, port, </column>
                    <column name="v1">v1_we1, port, </column>
                    <column name="v2">v2_address0, port, offset</column>
                    <column name="v2">v2_ce0, port, </column>
                    <column name="v2">v2_d0, port, </column>
                    <column name="v2">v2_q0, port, </column>
                    <column name="v2">v2_we0, port, </column>
                    <column name="v2">v2_address1, port, offset</column>
                    <column name="v2">v2_ce1, port, </column>
                    <column name="v2">v2_d1, port, </column>
                    <column name="v2">v2_q1, port, </column>
                    <column name="v2">v2_we1, port, </column>
                    <column name="v3">v3_0_0_address0, port, offset</column>
                    <column name="v3">v3_0_0_ce0, port, </column>
                    <column name="v3">v3_0_0_d0, port, </column>
                    <column name="v3">v3_0_0_q0, port, </column>
                    <column name="v3">v3_0_0_we0, port, </column>
                    <column name="v3">v3_0_0_address1, port, offset</column>
                    <column name="v3">v3_0_0_ce1, port, </column>
                    <column name="v3">v3_0_0_d1, port, </column>
                    <column name="v3">v3_0_0_q1, port, </column>
                    <column name="v3">v3_0_0_we1, port, </column>
                    <column name="v3">v3_0_1_address0, port, offset</column>
                    <column name="v3">v3_0_1_ce0, port, </column>
                    <column name="v3">v3_0_1_d0, port, </column>
                    <column name="v3">v3_0_1_q0, port, </column>
                    <column name="v3">v3_0_1_we0, port, </column>
                    <column name="v3">v3_0_1_address1, port, offset</column>
                    <column name="v3">v3_0_1_ce1, port, </column>
                    <column name="v3">v3_0_1_d1, port, </column>
                    <column name="v3">v3_0_1_q1, port, </column>
                    <column name="v3">v3_0_1_we1, port, </column>
                    <column name="v3">v3_0_2_address0, port, offset</column>
                    <column name="v3">v3_0_2_ce0, port, </column>
                    <column name="v3">v3_0_2_d0, port, </column>
                    <column name="v3">v3_0_2_q0, port, </column>
                    <column name="v3">v3_0_2_we0, port, </column>
                    <column name="v3">v3_0_2_address1, port, offset</column>
                    <column name="v3">v3_0_2_ce1, port, </column>
                    <column name="v3">v3_0_2_d1, port, </column>
                    <column name="v3">v3_0_2_q1, port, </column>
                    <column name="v3">v3_0_2_we1, port, </column>
                    <column name="v3">v3_0_3_address0, port, offset</column>
                    <column name="v3">v3_0_3_ce0, port, </column>
                    <column name="v3">v3_0_3_d0, port, </column>
                    <column name="v3">v3_0_3_q0, port, </column>
                    <column name="v3">v3_0_3_we0, port, </column>
                    <column name="v3">v3_0_3_address1, port, offset</column>
                    <column name="v3">v3_0_3_ce1, port, </column>
                    <column name="v3">v3_0_3_d1, port, </column>
                    <column name="v3">v3_0_3_q1, port, </column>
                    <column name="v3">v3_0_3_we1, port, </column>
                    <column name="v3">v3_0_4_address0, port, offset</column>
                    <column name="v3">v3_0_4_ce0, port, </column>
                    <column name="v3">v3_0_4_d0, port, </column>
                    <column name="v3">v3_0_4_q0, port, </column>
                    <column name="v3">v3_0_4_we0, port, </column>
                    <column name="v3">v3_0_4_address1, port, offset</column>
                    <column name="v3">v3_0_4_ce1, port, </column>
                    <column name="v3">v3_0_4_d1, port, </column>
                    <column name="v3">v3_0_4_q1, port, </column>
                    <column name="v3">v3_0_4_we1, port, </column>
                    <column name="v3">v3_0_5_address0, port, offset</column>
                    <column name="v3">v3_0_5_ce0, port, </column>
                    <column name="v3">v3_0_5_d0, port, </column>
                    <column name="v3">v3_0_5_q0, port, </column>
                    <column name="v3">v3_0_5_we0, port, </column>
                    <column name="v3">v3_0_5_address1, port, offset</column>
                    <column name="v3">v3_0_5_ce1, port, </column>
                    <column name="v3">v3_0_5_d1, port, </column>
                    <column name="v3">v3_0_5_q1, port, </column>
                    <column name="v3">v3_0_5_we1, port, </column>
                    <column name="v3">v3_0_6_address0, port, offset</column>
                    <column name="v3">v3_0_6_ce0, port, </column>
                    <column name="v3">v3_0_6_d0, port, </column>
                    <column name="v3">v3_0_6_q0, port, </column>
                    <column name="v3">v3_0_6_we0, port, </column>
                    <column name="v3">v3_0_6_address1, port, offset</column>
                    <column name="v3">v3_0_6_ce1, port, </column>
                    <column name="v3">v3_0_6_d1, port, </column>
                    <column name="v3">v3_0_6_q1, port, </column>
                    <column name="v3">v3_0_6_we1, port, </column>
                    <column name="v3">v3_0_7_address0, port, offset</column>
                    <column name="v3">v3_0_7_ce0, port, </column>
                    <column name="v3">v3_0_7_d0, port, </column>
                    <column name="v3">v3_0_7_q0, port, </column>
                    <column name="v3">v3_0_7_we0, port, </column>
                    <column name="v3">v3_0_7_address1, port, offset</column>
                    <column name="v3">v3_0_7_ce1, port, </column>
                    <column name="v3">v3_0_7_d1, port, </column>
                    <column name="v3">v3_0_7_q1, port, </column>
                    <column name="v3">v3_0_7_we1, port, </column>
                    <column name="v3">v3_0_8_address0, port, offset</column>
                    <column name="v3">v3_0_8_ce0, port, </column>
                    <column name="v3">v3_0_8_d0, port, </column>
                    <column name="v3">v3_0_8_q0, port, </column>
                    <column name="v3">v3_0_8_we0, port, </column>
                    <column name="v3">v3_0_8_address1, port, offset</column>
                    <column name="v3">v3_0_8_ce1, port, </column>
                    <column name="v3">v3_0_8_d1, port, </column>
                    <column name="v3">v3_0_8_q1, port, </column>
                    <column name="v3">v3_0_8_we1, port, </column>
                    <column name="v3">v3_0_9_address0, port, offset</column>
                    <column name="v3">v3_0_9_ce0, port, </column>
                    <column name="v3">v3_0_9_d0, port, </column>
                    <column name="v3">v3_0_9_q0, port, </column>
                    <column name="v3">v3_0_9_we0, port, </column>
                    <column name="v3">v3_0_9_address1, port, offset</column>
                    <column name="v3">v3_0_9_ce1, port, </column>
                    <column name="v3">v3_0_9_d1, port, </column>
                    <column name="v3">v3_0_9_q1, port, </column>
                    <column name="v3">v3_0_9_we1, port, </column>
                    <column name="v3">v3_0_10_address0, port, offset</column>
                    <column name="v3">v3_0_10_ce0, port, </column>
                    <column name="v3">v3_0_10_d0, port, </column>
                    <column name="v3">v3_0_10_q0, port, </column>
                    <column name="v3">v3_0_10_we0, port, </column>
                    <column name="v3">v3_0_10_address1, port, offset</column>
                    <column name="v3">v3_0_10_ce1, port, </column>
                    <column name="v3">v3_0_10_d1, port, </column>
                    <column name="v3">v3_0_10_q1, port, </column>
                    <column name="v3">v3_0_10_we1, port, </column>
                    <column name="v3">v3_0_11_address0, port, offset</column>
                    <column name="v3">v3_0_11_ce0, port, </column>
                    <column name="v3">v3_0_11_d0, port, </column>
                    <column name="v3">v3_0_11_q0, port, </column>
                    <column name="v3">v3_0_11_we0, port, </column>
                    <column name="v3">v3_0_11_address1, port, offset</column>
                    <column name="v3">v3_0_11_ce1, port, </column>
                    <column name="v3">v3_0_11_d1, port, </column>
                    <column name="v3">v3_0_11_q1, port, </column>
                    <column name="v3">v3_0_11_we1, port, </column>
                    <column name="v3">v3_0_12_address0, port, offset</column>
                    <column name="v3">v3_0_12_ce0, port, </column>
                    <column name="v3">v3_0_12_d0, port, </column>
                    <column name="v3">v3_0_12_q0, port, </column>
                    <column name="v3">v3_0_12_we0, port, </column>
                    <column name="v3">v3_0_12_address1, port, offset</column>
                    <column name="v3">v3_0_12_ce1, port, </column>
                    <column name="v3">v3_0_12_d1, port, </column>
                    <column name="v3">v3_0_12_q1, port, </column>
                    <column name="v3">v3_0_12_we1, port, </column>
                    <column name="v3">v3_0_13_address0, port, offset</column>
                    <column name="v3">v3_0_13_ce0, port, </column>
                    <column name="v3">v3_0_13_d0, port, </column>
                    <column name="v3">v3_0_13_q0, port, </column>
                    <column name="v3">v3_0_13_we0, port, </column>
                    <column name="v3">v3_0_13_address1, port, offset</column>
                    <column name="v3">v3_0_13_ce1, port, </column>
                    <column name="v3">v3_0_13_d1, port, </column>
                    <column name="v3">v3_0_13_q1, port, </column>
                    <column name="v3">v3_0_13_we1, port, </column>
                    <column name="v3">v3_1_0_address0, port, offset</column>
                    <column name="v3">v3_1_0_ce0, port, </column>
                    <column name="v3">v3_1_0_d0, port, </column>
                    <column name="v3">v3_1_0_q0, port, </column>
                    <column name="v3">v3_1_0_we0, port, </column>
                    <column name="v3">v3_1_0_address1, port, offset</column>
                    <column name="v3">v3_1_0_ce1, port, </column>
                    <column name="v3">v3_1_0_d1, port, </column>
                    <column name="v3">v3_1_0_q1, port, </column>
                    <column name="v3">v3_1_0_we1, port, </column>
                    <column name="v3">v3_1_1_address0, port, offset</column>
                    <column name="v3">v3_1_1_ce0, port, </column>
                    <column name="v3">v3_1_1_d0, port, </column>
                    <column name="v3">v3_1_1_q0, port, </column>
                    <column name="v3">v3_1_1_we0, port, </column>
                    <column name="v3">v3_1_1_address1, port, offset</column>
                    <column name="v3">v3_1_1_ce1, port, </column>
                    <column name="v3">v3_1_1_d1, port, </column>
                    <column name="v3">v3_1_1_q1, port, </column>
                    <column name="v3">v3_1_1_we1, port, </column>
                    <column name="v3">v3_1_2_address0, port, offset</column>
                    <column name="v3">v3_1_2_ce0, port, </column>
                    <column name="v3">v3_1_2_d0, port, </column>
                    <column name="v3">v3_1_2_q0, port, </column>
                    <column name="v3">v3_1_2_we0, port, </column>
                    <column name="v3">v3_1_2_address1, port, offset</column>
                    <column name="v3">v3_1_2_ce1, port, </column>
                    <column name="v3">v3_1_2_d1, port, </column>
                    <column name="v3">v3_1_2_q1, port, </column>
                    <column name="v3">v3_1_2_we1, port, </column>
                    <column name="v3">v3_1_3_address0, port, offset</column>
                    <column name="v3">v3_1_3_ce0, port, </column>
                    <column name="v3">v3_1_3_d0, port, </column>
                    <column name="v3">v3_1_3_q0, port, </column>
                    <column name="v3">v3_1_3_we0, port, </column>
                    <column name="v3">v3_1_3_address1, port, offset</column>
                    <column name="v3">v3_1_3_ce1, port, </column>
                    <column name="v3">v3_1_3_d1, port, </column>
                    <column name="v3">v3_1_3_q1, port, </column>
                    <column name="v3">v3_1_3_we1, port, </column>
                    <column name="v3">v3_1_4_address0, port, offset</column>
                    <column name="v3">v3_1_4_ce0, port, </column>
                    <column name="v3">v3_1_4_d0, port, </column>
                    <column name="v3">v3_1_4_q0, port, </column>
                    <column name="v3">v3_1_4_we0, port, </column>
                    <column name="v3">v3_1_4_address1, port, offset</column>
                    <column name="v3">v3_1_4_ce1, port, </column>
                    <column name="v3">v3_1_4_d1, port, </column>
                    <column name="v3">v3_1_4_q1, port, </column>
                    <column name="v3">v3_1_4_we1, port, </column>
                    <column name="v3">v3_1_5_address0, port, offset</column>
                    <column name="v3">v3_1_5_ce0, port, </column>
                    <column name="v3">v3_1_5_d0, port, </column>
                    <column name="v3">v3_1_5_q0, port, </column>
                    <column name="v3">v3_1_5_we0, port, </column>
                    <column name="v3">v3_1_5_address1, port, offset</column>
                    <column name="v3">v3_1_5_ce1, port, </column>
                    <column name="v3">v3_1_5_d1, port, </column>
                    <column name="v3">v3_1_5_q1, port, </column>
                    <column name="v3">v3_1_5_we1, port, </column>
                    <column name="v3">v3_1_6_address0, port, offset</column>
                    <column name="v3">v3_1_6_ce0, port, </column>
                    <column name="v3">v3_1_6_d0, port, </column>
                    <column name="v3">v3_1_6_q0, port, </column>
                    <column name="v3">v3_1_6_we0, port, </column>
                    <column name="v3">v3_1_6_address1, port, offset</column>
                    <column name="v3">v3_1_6_ce1, port, </column>
                    <column name="v3">v3_1_6_d1, port, </column>
                    <column name="v3">v3_1_6_q1, port, </column>
                    <column name="v3">v3_1_6_we1, port, </column>
                    <column name="v3">v3_1_7_address0, port, offset</column>
                    <column name="v3">v3_1_7_ce0, port, </column>
                    <column name="v3">v3_1_7_d0, port, </column>
                    <column name="v3">v3_1_7_q0, port, </column>
                    <column name="v3">v3_1_7_we0, port, </column>
                    <column name="v3">v3_1_7_address1, port, offset</column>
                    <column name="v3">v3_1_7_ce1, port, </column>
                    <column name="v3">v3_1_7_d1, port, </column>
                    <column name="v3">v3_1_7_q1, port, </column>
                    <column name="v3">v3_1_7_we1, port, </column>
                    <column name="v3">v3_1_8_address0, port, offset</column>
                    <column name="v3">v3_1_8_ce0, port, </column>
                    <column name="v3">v3_1_8_d0, port, </column>
                    <column name="v3">v3_1_8_q0, port, </column>
                    <column name="v3">v3_1_8_we0, port, </column>
                    <column name="v3">v3_1_8_address1, port, offset</column>
                    <column name="v3">v3_1_8_ce1, port, </column>
                    <column name="v3">v3_1_8_d1, port, </column>
                    <column name="v3">v3_1_8_q1, port, </column>
                    <column name="v3">v3_1_8_we1, port, </column>
                    <column name="v3">v3_1_9_address0, port, offset</column>
                    <column name="v3">v3_1_9_ce0, port, </column>
                    <column name="v3">v3_1_9_d0, port, </column>
                    <column name="v3">v3_1_9_q0, port, </column>
                    <column name="v3">v3_1_9_we0, port, </column>
                    <column name="v3">v3_1_9_address1, port, offset</column>
                    <column name="v3">v3_1_9_ce1, port, </column>
                    <column name="v3">v3_1_9_d1, port, </column>
                    <column name="v3">v3_1_9_q1, port, </column>
                    <column name="v3">v3_1_9_we1, port, </column>
                    <column name="v3">v3_1_10_address0, port, offset</column>
                    <column name="v3">v3_1_10_ce0, port, </column>
                    <column name="v3">v3_1_10_d0, port, </column>
                    <column name="v3">v3_1_10_q0, port, </column>
                    <column name="v3">v3_1_10_we0, port, </column>
                    <column name="v3">v3_1_10_address1, port, offset</column>
                    <column name="v3">v3_1_10_ce1, port, </column>
                    <column name="v3">v3_1_10_d1, port, </column>
                    <column name="v3">v3_1_10_q1, port, </column>
                    <column name="v3">v3_1_10_we1, port, </column>
                    <column name="v3">v3_1_11_address0, port, offset</column>
                    <column name="v3">v3_1_11_ce0, port, </column>
                    <column name="v3">v3_1_11_d0, port, </column>
                    <column name="v3">v3_1_11_q0, port, </column>
                    <column name="v3">v3_1_11_we0, port, </column>
                    <column name="v3">v3_1_11_address1, port, offset</column>
                    <column name="v3">v3_1_11_ce1, port, </column>
                    <column name="v3">v3_1_11_d1, port, </column>
                    <column name="v3">v3_1_11_q1, port, </column>
                    <column name="v3">v3_1_11_we1, port, </column>
                    <column name="v3">v3_1_12_address0, port, offset</column>
                    <column name="v3">v3_1_12_ce0, port, </column>
                    <column name="v3">v3_1_12_d0, port, </column>
                    <column name="v3">v3_1_12_q0, port, </column>
                    <column name="v3">v3_1_12_we0, port, </column>
                    <column name="v3">v3_1_12_address1, port, offset</column>
                    <column name="v3">v3_1_12_ce1, port, </column>
                    <column name="v3">v3_1_12_d1, port, </column>
                    <column name="v3">v3_1_12_q1, port, </column>
                    <column name="v3">v3_1_12_we1, port, </column>
                    <column name="v3">v3_1_13_address0, port, offset</column>
                    <column name="v3">v3_1_13_ce0, port, </column>
                    <column name="v3">v3_1_13_d0, port, </column>
                    <column name="v3">v3_1_13_q0, port, </column>
                    <column name="v3">v3_1_13_we0, port, </column>
                    <column name="v3">v3_1_13_address1, port, offset</column>
                    <column name="v3">v3_1_13_ce1, port, </column>
                    <column name="v3">v3_1_13_d1, port, </column>
                    <column name="v3">v3_1_13_q1, port, </column>
                    <column name="v3">v3_1_13_we1, port, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="dataflow" location="src/DepthwiseSeparableConvBlock.cpp:23" status="warning" parentFunction="forward" variable="" isDirective="0" options="">
            <Msg msg_id="214-114" msg_severity="WARNING" msg_body="Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region"/>
            <Msg msg_id="214-169" msg_severity="WARNING" msg_body="There are a total of 6 such instances of non-canonical statements in the dataflow region"/>
        </Pragma>
        <Pragma type="array_partition" location="src/DepthwiseSeparableConvBlock.cpp:24" status="valid" parentFunction="forward" variable="v0" isDirective="0" options="variable=v0 cyclic dim=3 factor=2"/>
        <Pragma type="array_partition" location="src/DepthwiseSeparableConvBlock.cpp:26" status="valid" parentFunction="forward" variable="v3" isDirective="0" options="variable=v3 cyclic dim=3 factor=2"/>
        <Pragma type="array_partition" location="src/DepthwiseSeparableConvBlock.cpp:27" status="valid" parentFunction="forward" variable="v3" isDirective="0" options="variable=v3 cyclic dim=4 factor=14"/>
        <Pragma type="pipeline" location="src/DepthwiseSeparableConvBlock.cpp:33" status="valid" parentFunction="forward" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="src/DepthwiseSeparableConvBlock.cpp:34" status="valid" parentFunction="forward" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="src/DepthwiseSeparableConvBlock.cpp:48" status="valid" parentFunction="forward" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="src/DepthwiseSeparableConvBlock.cpp:49" status="valid" parentFunction="forward" variable="" isDirective="0" options=""/>
        <Pragma type="stream" location="src/DepthwiseSeparableConvBlock.cpp:63" status="valid" parentFunction="forward" variable="v19" isDirective="0" options="variable=v19 depth=3584"/>
        <Pragma type="pipeline" location="src/DepthwiseSeparableConvBlock.cpp:70" status="valid" parentFunction="forward" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="src/DepthwiseSeparableConvBlock.cpp:71" status="valid" parentFunction="forward" variable="" isDirective="0" options=""/>
        <Pragma type="stream" location="src/DepthwiseSeparableConvBlock.cpp:102" status="valid" parentFunction="forward" variable="v38" isDirective="0" options="variable=v38 depth=3584"/>
        <Pragma type="pipeline" location="src/DepthwiseSeparableConvBlock.cpp:107" status="valid" parentFunction="forward" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="src/DepthwiseSeparableConvBlock.cpp:108" status="valid" parentFunction="forward" variable="" isDirective="0" options=""/>
        <Pragma type="stream" location="src/DepthwiseSeparableConvBlock.cpp:139" status="valid" parentFunction="forward" variable="v54" isDirective="0" options="variable=v54 depth=3584"/>
        <Pragma type="pipeline" location="src/DepthwiseSeparableConvBlock.cpp:143" status="valid" parentFunction="forward" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="src/DepthwiseSeparableConvBlock.cpp:144" status="valid" parentFunction="forward" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="src/DepthwiseSeparableConvBlock.cpp:166" status="valid" parentFunction="forward" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="src/DepthwiseSeparableConvBlock.cpp:167" status="valid" parentFunction="forward" variable="" isDirective="0" options=""/>
    </PragmaReport>
    <AutoPragmaReport>
        <AutoPragma type="array_partition" parentFunction="forward" options="dim=3 type=cyclic factor=14 variable=v4" pragmaLocId="src/DepthwiseSeparableConvBlock.cpp:29:0" srcPragmaType="pipeline" srcPragmaLoc="src/DepthwiseSeparableConvBlock.cpp:70" srcPragmaSource="pragma" srcIsDirective="0" variable="v4" varLoc=""/>
        <AutoPragma type="array_partition" parentFunction="forward" options="dim=3 type=cyclic factor=14 variable=v18" pragmaLocId="src/DepthwiseSeparableConvBlock.cpp:61:0" srcPragmaType="pipeline" srcPragmaLoc="src/DepthwiseSeparableConvBlock.cpp:70" srcPragmaSource="pragma" srcIsDirective="0" variable="v18" varLoc=""/>
        <AutoPragma type="array_partition" parentFunction="forward" options="dim=3 type=cyclic factor=14 variable=v20" pragmaLocId="src/DepthwiseSeparableConvBlock.cpp:64:0" srcPragmaType="pipeline" srcPragmaLoc="src/DepthwiseSeparableConvBlock.cpp:107" srcPragmaSource="pragma" srcIsDirective="0" variable="v20" varLoc=""/>
        <AutoPragma type="array_partition" parentFunction="forward" options="dim=3 type=cyclic factor=14 variable=v37" pragmaLocId="src/DepthwiseSeparableConvBlock.cpp:100:0" srcPragmaType="pipeline" srcPragmaLoc="src/DepthwiseSeparableConvBlock.cpp:107" srcPragmaSource="pragma" srcIsDirective="0" variable="v37" varLoc=""/>
    </AutoPragmaReport>
</profile>

