0.6
2016.4
Jan 23 2017
19:19:20
/home/federico/Documents/progetti/RetiLogiche/project_1_conv/project_1_conv.srcs/sim_1/imports/Downloads/gen_testbench_no_reset.vhd,1646173216,vhdl,,,,,,,,,,,,
/home/federico/Documents/progetti/RetiLogiche/project_1_conv/project_1_conv.srcs/sim_1/imports/Downloads/tb_reset.vhd,1648815781,vhdl,,,,project_tb,,,,,,,,
/home/federico/Documents/progetti/RetiLogiche/project_1_conv/project_1_conv.srcs/sources_1/new/project_conv.vhd,1648815064,vhdl,,,,project_reti_logiche,,,,,,,,
