<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>dport.h source code [netbsd/sys/external/bsd/drm2/dist/drm/nouveau/nvkm/engine/disp/dport.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/external/bsd/drm2/dist/drm/nouveau/nvkm/engine/disp/dport.h'; var root_path = '../../../../../../../../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../../../../../../..'>netbsd</a>/<a href='../../../../../../../../..'>sys</a>/<a href='../../../../../../../..'>external</a>/<a href='../../../../../../..'>bsd</a>/<a href='../../../../../..'>drm2</a>/<a href='../../../../..'>dist</a>/<a href='../../../..'>drm</a>/<a href='../../..'>nouveau</a>/<a href='../..'>nvkm</a>/<a href='..'>engine</a>/<a href='./'>disp</a>/<a href='dport.h.html'>dport.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: dport.h,v 1.2 2018/08/27 04:58:31 riastradh Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><u>#<span data-ppcond="3">ifndef</span> <span class="macro" data-ref="_M/__NVKM_DISP_DPORT_H__">__NVKM_DISP_DPORT_H__</span></u></td></tr>
<tr><th id="4">4</th><td><u>#define <dfn class="macro" id="_M/__NVKM_DISP_DPORT_H__" data-ref="_M/__NVKM_DISP_DPORT_H__">__NVKM_DISP_DPORT_H__</dfn></u></td></tr>
<tr><th id="5">5</th><td><u>#include <a href="../../../include/nvkm/core/os.h.html">&lt;core/os.h&gt;</a></u></td></tr>
<tr><th id="6">6</th><td></td></tr>
<tr><th id="7">7</th><td><i>/* DPCD Receiver Capabilities */</i></td></tr>
<tr><th id="8">8</th><td><u>#define <dfn class="macro" id="_M/DPCD_RC00_DPCD_REV" data-ref="_M/DPCD_RC00_DPCD_REV">DPCD_RC00_DPCD_REV</dfn>                                              0x00000</u></td></tr>
<tr><th id="9">9</th><td><u>#define <dfn class="macro" id="_M/DPCD_RC01_MAX_LINK_RATE" data-ref="_M/DPCD_RC01_MAX_LINK_RATE">DPCD_RC01_MAX_LINK_RATE</dfn>                                         0x00001</u></td></tr>
<tr><th id="10">10</th><td><u>#define <dfn class="macro" id="_M/DPCD_RC02" data-ref="_M/DPCD_RC02">DPCD_RC02</dfn>                                                       0x00002</u></td></tr>
<tr><th id="11">11</th><td><u>#define <dfn class="macro" id="_M/DPCD_RC02_ENHANCED_FRAME_CAP" data-ref="_M/DPCD_RC02_ENHANCED_FRAME_CAP">DPCD_RC02_ENHANCED_FRAME_CAP</dfn>                                       0x80</u></td></tr>
<tr><th id="12">12</th><td><u>#define <dfn class="macro" id="_M/DPCD_RC02_TPS3_SUPPORTED" data-ref="_M/DPCD_RC02_TPS3_SUPPORTED">DPCD_RC02_TPS3_SUPPORTED</dfn>                                           0x40</u></td></tr>
<tr><th id="13">13</th><td><u>#define <dfn class="macro" id="_M/DPCD_RC02_MAX_LANE_COUNT" data-ref="_M/DPCD_RC02_MAX_LANE_COUNT">DPCD_RC02_MAX_LANE_COUNT</dfn>                                           0x1f</u></td></tr>
<tr><th id="14">14</th><td><u>#define <dfn class="macro" id="_M/DPCD_RC03" data-ref="_M/DPCD_RC03">DPCD_RC03</dfn>                                                       0x00003</u></td></tr>
<tr><th id="15">15</th><td><u>#define <dfn class="macro" id="_M/DPCD_RC03_MAX_DOWNSPREAD" data-ref="_M/DPCD_RC03_MAX_DOWNSPREAD">DPCD_RC03_MAX_DOWNSPREAD</dfn>                                           0x01</u></td></tr>
<tr><th id="16">16</th><td><u>#define <dfn class="macro" id="_M/DPCD_RC0E_AUX_RD_INTERVAL" data-ref="_M/DPCD_RC0E_AUX_RD_INTERVAL">DPCD_RC0E_AUX_RD_INTERVAL</dfn>                                       0x0000e</u></td></tr>
<tr><th id="17">17</th><td></td></tr>
<tr><th id="18">18</th><td><i>/* DPCD Link Configuration */</i></td></tr>
<tr><th id="19">19</th><td><u>#define <dfn class="macro" id="_M/DPCD_LC00_LINK_BW_SET" data-ref="_M/DPCD_LC00_LINK_BW_SET">DPCD_LC00_LINK_BW_SET</dfn>                                           0x00100</u></td></tr>
<tr><th id="20">20</th><td><u>#define <dfn class="macro" id="_M/DPCD_LC01" data-ref="_M/DPCD_LC01">DPCD_LC01</dfn>                                                       0x00101</u></td></tr>
<tr><th id="21">21</th><td><u>#define <dfn class="macro" id="_M/DPCD_LC01_ENHANCED_FRAME_EN" data-ref="_M/DPCD_LC01_ENHANCED_FRAME_EN">DPCD_LC01_ENHANCED_FRAME_EN</dfn>                                        0x80</u></td></tr>
<tr><th id="22">22</th><td><u>#define <dfn class="macro" id="_M/DPCD_LC01_LANE_COUNT_SET" data-ref="_M/DPCD_LC01_LANE_COUNT_SET">DPCD_LC01_LANE_COUNT_SET</dfn>                                           0x1f</u></td></tr>
<tr><th id="23">23</th><td><u>#define <dfn class="macro" id="_M/DPCD_LC02" data-ref="_M/DPCD_LC02">DPCD_LC02</dfn>                                                       0x00102</u></td></tr>
<tr><th id="24">24</th><td><u>#define <dfn class="macro" id="_M/DPCD_LC02_TRAINING_PATTERN_SET" data-ref="_M/DPCD_LC02_TRAINING_PATTERN_SET">DPCD_LC02_TRAINING_PATTERN_SET</dfn>                                     0x03</u></td></tr>
<tr><th id="25">25</th><td><u>#define <dfn class="macro" id="_M/DPCD_LC03" data-ref="_M/DPCD_LC03">DPCD_LC03</dfn>(l)                                            ((l) +  0x00103)</u></td></tr>
<tr><th id="26">26</th><td><u>#define <dfn class="macro" id="_M/DPCD_LC03_MAX_PRE_EMPHASIS_REACHED" data-ref="_M/DPCD_LC03_MAX_PRE_EMPHASIS_REACHED">DPCD_LC03_MAX_PRE_EMPHASIS_REACHED</dfn>                                 0x20</u></td></tr>
<tr><th id="27">27</th><td><u>#define <dfn class="macro" id="_M/DPCD_LC03_PRE_EMPHASIS_SET" data-ref="_M/DPCD_LC03_PRE_EMPHASIS_SET">DPCD_LC03_PRE_EMPHASIS_SET</dfn>                                         0x18</u></td></tr>
<tr><th id="28">28</th><td><u>#define <dfn class="macro" id="_M/DPCD_LC03_MAX_SWING_REACHED" data-ref="_M/DPCD_LC03_MAX_SWING_REACHED">DPCD_LC03_MAX_SWING_REACHED</dfn>                                        0x04</u></td></tr>
<tr><th id="29">29</th><td><u>#define <dfn class="macro" id="_M/DPCD_LC03_VOLTAGE_SWING_SET" data-ref="_M/DPCD_LC03_VOLTAGE_SWING_SET">DPCD_LC03_VOLTAGE_SWING_SET</dfn>                                        0x03</u></td></tr>
<tr><th id="30">30</th><td><u>#define <dfn class="macro" id="_M/DPCD_LC0F" data-ref="_M/DPCD_LC0F">DPCD_LC0F</dfn>                                                       0x0010f</u></td></tr>
<tr><th id="31">31</th><td><u>#define <dfn class="macro" id="_M/DPCD_LC0F_LANE1_MAX_POST_CURSOR2_REACHED" data-ref="_M/DPCD_LC0F_LANE1_MAX_POST_CURSOR2_REACHED">DPCD_LC0F_LANE1_MAX_POST_CURSOR2_REACHED</dfn>                           0x40</u></td></tr>
<tr><th id="32">32</th><td><u>#define <dfn class="macro" id="_M/DPCD_LC0F_LANE1_POST_CURSOR2_SET" data-ref="_M/DPCD_LC0F_LANE1_POST_CURSOR2_SET">DPCD_LC0F_LANE1_POST_CURSOR2_SET</dfn>                                   0x30</u></td></tr>
<tr><th id="33">33</th><td><u>#define <dfn class="macro" id="_M/DPCD_LC0F_LANE0_MAX_POST_CURSOR2_REACHED" data-ref="_M/DPCD_LC0F_LANE0_MAX_POST_CURSOR2_REACHED">DPCD_LC0F_LANE0_MAX_POST_CURSOR2_REACHED</dfn>                           0x04</u></td></tr>
<tr><th id="34">34</th><td><u>#define <dfn class="macro" id="_M/DPCD_LC0F_LANE0_POST_CURSOR2_SET" data-ref="_M/DPCD_LC0F_LANE0_POST_CURSOR2_SET">DPCD_LC0F_LANE0_POST_CURSOR2_SET</dfn>                                   0x03</u></td></tr>
<tr><th id="35">35</th><td><u>#define <dfn class="macro" id="_M/DPCD_LC10" data-ref="_M/DPCD_LC10">DPCD_LC10</dfn>                                                       0x00110</u></td></tr>
<tr><th id="36">36</th><td><u>#define <dfn class="macro" id="_M/DPCD_LC10_LANE3_MAX_POST_CURSOR2_REACHED" data-ref="_M/DPCD_LC10_LANE3_MAX_POST_CURSOR2_REACHED">DPCD_LC10_LANE3_MAX_POST_CURSOR2_REACHED</dfn>                           0x40</u></td></tr>
<tr><th id="37">37</th><td><u>#define <dfn class="macro" id="_M/DPCD_LC10_LANE3_POST_CURSOR2_SET" data-ref="_M/DPCD_LC10_LANE3_POST_CURSOR2_SET">DPCD_LC10_LANE3_POST_CURSOR2_SET</dfn>                                   0x30</u></td></tr>
<tr><th id="38">38</th><td><u>#define <dfn class="macro" id="_M/DPCD_LC10_LANE2_MAX_POST_CURSOR2_REACHED" data-ref="_M/DPCD_LC10_LANE2_MAX_POST_CURSOR2_REACHED">DPCD_LC10_LANE2_MAX_POST_CURSOR2_REACHED</dfn>                           0x04</u></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/DPCD_LC10_LANE2_POST_CURSOR2_SET" data-ref="_M/DPCD_LC10_LANE2_POST_CURSOR2_SET">DPCD_LC10_LANE2_POST_CURSOR2_SET</dfn>                                   0x03</u></td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td><i>/* DPCD Link/Sink Status */</i></td></tr>
<tr><th id="42">42</th><td><u>#define <dfn class="macro" id="_M/DPCD_LS02" data-ref="_M/DPCD_LS02">DPCD_LS02</dfn>                                                       0x00202</u></td></tr>
<tr><th id="43">43</th><td><u>#define <dfn class="macro" id="_M/DPCD_LS02_LANE1_SYMBOL_LOCKED" data-ref="_M/DPCD_LS02_LANE1_SYMBOL_LOCKED">DPCD_LS02_LANE1_SYMBOL_LOCKED</dfn>                                      0x40</u></td></tr>
<tr><th id="44">44</th><td><u>#define <dfn class="macro" id="_M/DPCD_LS02_LANE1_CHANNEL_EQ_DONE" data-ref="_M/DPCD_LS02_LANE1_CHANNEL_EQ_DONE">DPCD_LS02_LANE1_CHANNEL_EQ_DONE</dfn>                                    0x20</u></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/DPCD_LS02_LANE1_CR_DONE" data-ref="_M/DPCD_LS02_LANE1_CR_DONE">DPCD_LS02_LANE1_CR_DONE</dfn>                                            0x10</u></td></tr>
<tr><th id="46">46</th><td><u>#define <dfn class="macro" id="_M/DPCD_LS02_LANE0_SYMBOL_LOCKED" data-ref="_M/DPCD_LS02_LANE0_SYMBOL_LOCKED">DPCD_LS02_LANE0_SYMBOL_LOCKED</dfn>                                      0x04</u></td></tr>
<tr><th id="47">47</th><td><u>#define <dfn class="macro" id="_M/DPCD_LS02_LANE0_CHANNEL_EQ_DONE" data-ref="_M/DPCD_LS02_LANE0_CHANNEL_EQ_DONE">DPCD_LS02_LANE0_CHANNEL_EQ_DONE</dfn>                                    0x02</u></td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/DPCD_LS02_LANE0_CR_DONE" data-ref="_M/DPCD_LS02_LANE0_CR_DONE">DPCD_LS02_LANE0_CR_DONE</dfn>                                            0x01</u></td></tr>
<tr><th id="49">49</th><td><u>#define <dfn class="macro" id="_M/DPCD_LS03" data-ref="_M/DPCD_LS03">DPCD_LS03</dfn>                                                       0x00203</u></td></tr>
<tr><th id="50">50</th><td><u>#define <dfn class="macro" id="_M/DPCD_LS03_LANE3_SYMBOL_LOCKED" data-ref="_M/DPCD_LS03_LANE3_SYMBOL_LOCKED">DPCD_LS03_LANE3_SYMBOL_LOCKED</dfn>                                      0x40</u></td></tr>
<tr><th id="51">51</th><td><u>#define <dfn class="macro" id="_M/DPCD_LS03_LANE3_CHANNEL_EQ_DONE" data-ref="_M/DPCD_LS03_LANE3_CHANNEL_EQ_DONE">DPCD_LS03_LANE3_CHANNEL_EQ_DONE</dfn>                                    0x20</u></td></tr>
<tr><th id="52">52</th><td><u>#define <dfn class="macro" id="_M/DPCD_LS03_LANE3_CR_DONE" data-ref="_M/DPCD_LS03_LANE3_CR_DONE">DPCD_LS03_LANE3_CR_DONE</dfn>                                            0x10</u></td></tr>
<tr><th id="53">53</th><td><u>#define <dfn class="macro" id="_M/DPCD_LS03_LANE2_SYMBOL_LOCKED" data-ref="_M/DPCD_LS03_LANE2_SYMBOL_LOCKED">DPCD_LS03_LANE2_SYMBOL_LOCKED</dfn>                                      0x04</u></td></tr>
<tr><th id="54">54</th><td><u>#define <dfn class="macro" id="_M/DPCD_LS03_LANE2_CHANNEL_EQ_DONE" data-ref="_M/DPCD_LS03_LANE2_CHANNEL_EQ_DONE">DPCD_LS03_LANE2_CHANNEL_EQ_DONE</dfn>                                    0x02</u></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/DPCD_LS03_LANE2_CR_DONE" data-ref="_M/DPCD_LS03_LANE2_CR_DONE">DPCD_LS03_LANE2_CR_DONE</dfn>                                            0x01</u></td></tr>
<tr><th id="56">56</th><td><u>#define <dfn class="macro" id="_M/DPCD_LS04" data-ref="_M/DPCD_LS04">DPCD_LS04</dfn>                                                       0x00204</u></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/DPCD_LS04_LINK_STATUS_UPDATED" data-ref="_M/DPCD_LS04_LINK_STATUS_UPDATED">DPCD_LS04_LINK_STATUS_UPDATED</dfn>                                      0x80</u></td></tr>
<tr><th id="58">58</th><td><u>#define <dfn class="macro" id="_M/DPCD_LS04_DOWNSTREAM_PORT_STATUS_CHANGED" data-ref="_M/DPCD_LS04_DOWNSTREAM_PORT_STATUS_CHANGED">DPCD_LS04_DOWNSTREAM_PORT_STATUS_CHANGED</dfn>                           0x40</u></td></tr>
<tr><th id="59">59</th><td><u>#define <dfn class="macro" id="_M/DPCD_LS04_INTERLANE_ALIGN_DONE" data-ref="_M/DPCD_LS04_INTERLANE_ALIGN_DONE">DPCD_LS04_INTERLANE_ALIGN_DONE</dfn>                                     0x01</u></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/DPCD_LS06" data-ref="_M/DPCD_LS06">DPCD_LS06</dfn>                                                       0x00206</u></td></tr>
<tr><th id="61">61</th><td><u>#define <dfn class="macro" id="_M/DPCD_LS06_LANE1_PRE_EMPHASIS" data-ref="_M/DPCD_LS06_LANE1_PRE_EMPHASIS">DPCD_LS06_LANE1_PRE_EMPHASIS</dfn>                                       0xc0</u></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/DPCD_LS06_LANE1_VOLTAGE_SWING" data-ref="_M/DPCD_LS06_LANE1_VOLTAGE_SWING">DPCD_LS06_LANE1_VOLTAGE_SWING</dfn>                                      0x30</u></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/DPCD_LS06_LANE0_PRE_EMPHASIS" data-ref="_M/DPCD_LS06_LANE0_PRE_EMPHASIS">DPCD_LS06_LANE0_PRE_EMPHASIS</dfn>                                       0x0c</u></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/DPCD_LS06_LANE0_VOLTAGE_SWING" data-ref="_M/DPCD_LS06_LANE0_VOLTAGE_SWING">DPCD_LS06_LANE0_VOLTAGE_SWING</dfn>                                      0x03</u></td></tr>
<tr><th id="65">65</th><td><u>#define <dfn class="macro" id="_M/DPCD_LS07" data-ref="_M/DPCD_LS07">DPCD_LS07</dfn>                                                       0x00207</u></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/DPCD_LS07_LANE3_PRE_EMPHASIS" data-ref="_M/DPCD_LS07_LANE3_PRE_EMPHASIS">DPCD_LS07_LANE3_PRE_EMPHASIS</dfn>                                       0xc0</u></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/DPCD_LS07_LANE3_VOLTAGE_SWING" data-ref="_M/DPCD_LS07_LANE3_VOLTAGE_SWING">DPCD_LS07_LANE3_VOLTAGE_SWING</dfn>                                      0x30</u></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/DPCD_LS07_LANE2_PRE_EMPHASIS" data-ref="_M/DPCD_LS07_LANE2_PRE_EMPHASIS">DPCD_LS07_LANE2_PRE_EMPHASIS</dfn>                                       0x0c</u></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/DPCD_LS07_LANE2_VOLTAGE_SWING" data-ref="_M/DPCD_LS07_LANE2_VOLTAGE_SWING">DPCD_LS07_LANE2_VOLTAGE_SWING</dfn>                                      0x03</u></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/DPCD_LS0C" data-ref="_M/DPCD_LS0C">DPCD_LS0C</dfn>                                                       0x0020c</u></td></tr>
<tr><th id="71">71</th><td><u>#define <dfn class="macro" id="_M/DPCD_LS0C_LANE3_POST_CURSOR2" data-ref="_M/DPCD_LS0C_LANE3_POST_CURSOR2">DPCD_LS0C_LANE3_POST_CURSOR2</dfn>                                       0xc0</u></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/DPCD_LS0C_LANE2_POST_CURSOR2" data-ref="_M/DPCD_LS0C_LANE2_POST_CURSOR2">DPCD_LS0C_LANE2_POST_CURSOR2</dfn>                                       0x30</u></td></tr>
<tr><th id="73">73</th><td><u>#define <dfn class="macro" id="_M/DPCD_LS0C_LANE1_POST_CURSOR2" data-ref="_M/DPCD_LS0C_LANE1_POST_CURSOR2">DPCD_LS0C_LANE1_POST_CURSOR2</dfn>                                       0x0c</u></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/DPCD_LS0C_LANE0_POST_CURSOR2" data-ref="_M/DPCD_LS0C_LANE0_POST_CURSOR2">DPCD_LS0C_LANE0_POST_CURSOR2</dfn>                                       0x03</u></td></tr>
<tr><th id="75">75</th><td></td></tr>
<tr><th id="76">76</th><td><i>/* DPCD Sink Control */</i></td></tr>
<tr><th id="77">77</th><td><u>#define <dfn class="macro" id="_M/DPCD_SC00" data-ref="_M/DPCD_SC00">DPCD_SC00</dfn>                                                       0x00600</u></td></tr>
<tr><th id="78">78</th><td><u>#define <dfn class="macro" id="_M/DPCD_SC00_SET_POWER" data-ref="_M/DPCD_SC00_SET_POWER">DPCD_SC00_SET_POWER</dfn>                                                0x03</u></td></tr>
<tr><th id="79">79</th><td><u>#define <dfn class="macro" id="_M/DPCD_SC00_SET_POWER_D0" data-ref="_M/DPCD_SC00_SET_POWER_D0">DPCD_SC00_SET_POWER_D0</dfn>                                             0x01</u></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/DPCD_SC00_SET_POWER_D3" data-ref="_M/DPCD_SC00_SET_POWER_D3">DPCD_SC00_SET_POWER_D3</dfn>                                             0x03</u></td></tr>
<tr><th id="81">81</th><td></td></tr>
<tr><th id="82">82</th><td><em>void</em> <a class="decl fn" href="nouveau_nvkm_engine_disp_dport.c.html#nvkm_dp_train" title='nvkm_dp_train' data-ref="nvkm_dp_train" data-ref-filename="nvkm_dp_train" id="nvkm_dp_train">nvkm_dp_train</a>(<b>struct</b> <a class="type" href="../../../../../../../common/include/linux/workqueue.h.html#work_struct" title='work_struct' data-ref="work_struct" data-ref-filename="work_struct">work_struct</a> *);</td></tr>
<tr><th id="83">83</th><td><u>#<span data-ppcond="3">endif</span></u></td></tr>
<tr><th id="84">84</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='nouveau_nvkm_engine_disp_dport.c.html'>netbsd/sys/external/bsd/drm2/dist/drm/nouveau/nvkm/engine/disp/nouveau_nvkm_engine_disp_dport.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
