

================================================================
== Vitis HLS Report for 'loop_perfect'
================================================================
* Date:           Tue Feb 14 08:32:03 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        proj_loop_perfect
* Solution:       solution4 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.653 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      417|      417|  1.668 us|  1.668 us|  418|  418|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_I_LOOP_J  |      415|      415|        17|          1|          1|   400|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 17


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 1
  Pipeline-0 : II = 1, D = 17, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%acc_V_1 = alloca i32 1"   --->   Operation 20 'alloca' 'acc_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 21 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 22 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 23 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%spectopmodule_ln19 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [loop_perfect.cpp:19]   --->   Operation 24 'spectopmodule' 'spectopmodule_ln19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i5 %A_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %A_0"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i5 %A_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %A_1"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %B_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %B_0"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %B_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %B_1"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.38ns)   --->   "%store_ln23 = store i9 0, i9 %indvar_flatten" [loop_perfect.cpp:23]   --->   Operation 33 'store' 'store_ln23' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 34 [1/1] (0.38ns)   --->   "%store_ln23 = store i5 0, i5 %i" [loop_perfect.cpp:23]   --->   Operation 34 'store' 'store_ln23' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 35 [1/1] (0.38ns)   --->   "%store_ln23 = store i5 0, i5 %j" [loop_perfect.cpp:23]   --->   Operation 35 'store' 'store_ln23' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln23 = br void %for.body3" [loop_perfect.cpp:23]   --->   Operation 36 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i9 %indvar_flatten" [loop_perfect.cpp:23]   --->   Operation 37 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.59ns)   --->   "%icmp_ln23 = icmp_eq  i9 %indvar_flatten_load, i9 400" [loop_perfect.cpp:23]   --->   Operation 38 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.71ns)   --->   "%add_ln23 = add i9 %indvar_flatten_load, i9 1" [loop_perfect.cpp:23]   --->   Operation 39 'add' 'add_ln23' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %icmp_ln23, void %for.inc19, void %for.end21" [loop_perfect.cpp:23]   --->   Operation 40 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%j_load = load i5 %j" [loop_perfect.cpp:24]   --->   Operation 41 'load' 'j_load' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.63ns)   --->   "%icmp_ln24 = icmp_eq  i5 %j_load, i5 20" [loop_perfect.cpp:24]   --->   Operation 42 'icmp' 'icmp_ln24' <Predicate = (!icmp_ln23)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.27ns)   --->   "%select_ln21 = select i1 %icmp_ln24, i5 0, i5 %j_load" [loop_perfect.cpp:21]   --->   Operation 43 'select' 'select_ln21' <Predicate = (!icmp_ln23)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 44 [9/9] (0.83ns)   --->   "%urem_ln232 = urem i5 %select_ln21, i5 10"   --->   Operation 44 'urem' 'urem_ln232' <Predicate = (!icmp_ln23)> <Delay = 0.83> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.63ns)   --->   "%icmp_ln27 = icmp_eq  i5 %select_ln21, i5 19" [loop_perfect.cpp:27]   --->   Operation 45 'icmp' 'icmp_ln27' <Predicate = (!icmp_ln23)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %icmp_ln27, void %for.inc, void %if.then7" [loop_perfect.cpp:27]   --->   Operation 46 'br' 'br_ln27' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln32 = br void %for.inc" [loop_perfect.cpp:32]   --->   Operation 47 'br' 'br_ln32' <Predicate = (!icmp_ln23 & icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.70ns)   --->   "%add_ln24 = add i5 %select_ln21, i5 1" [loop_perfect.cpp:24]   --->   Operation 48 'add' 'add_ln24' <Predicate = (!icmp_ln23)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.38ns)   --->   "%store_ln24 = store i9 %add_ln23, i9 %indvar_flatten" [loop_perfect.cpp:24]   --->   Operation 49 'store' 'store_ln24' <Predicate = (!icmp_ln23)> <Delay = 0.38>
ST_1 : Operation 50 [1/1] (0.38ns)   --->   "%store_ln24 = store i5 %add_ln24, i5 %j" [loop_perfect.cpp:24]   --->   Operation 50 'store' 'store_ln24' <Predicate = (!icmp_ln23)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.83>
ST_2 : Operation 51 [8/9] (0.83ns)   --->   "%urem_ln232 = urem i5 %select_ln21, i5 10"   --->   Operation 51 'urem' 'urem_ln232' <Predicate = true> <Delay = 0.83> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 0.83>
ST_3 : Operation 52 [7/9] (0.83ns)   --->   "%urem_ln232 = urem i5 %select_ln21, i5 10"   --->   Operation 52 'urem' 'urem_ln232' <Predicate = true> <Delay = 0.83> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 0.83>
ST_4 : Operation 53 [6/9] (0.83ns)   --->   "%urem_ln232 = urem i5 %select_ln21, i5 10"   --->   Operation 53 'urem' 'urem_ln232' <Predicate = true> <Delay = 0.83> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 0.83>
ST_5 : Operation 54 [5/9] (0.83ns)   --->   "%urem_ln232 = urem i5 %select_ln21, i5 10"   --->   Operation 54 'urem' 'urem_ln232' <Predicate = true> <Delay = 0.83> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 0.83>
ST_6 : Operation 55 [4/9] (0.83ns)   --->   "%urem_ln232 = urem i5 %select_ln21, i5 10"   --->   Operation 55 'urem' 'urem_ln232' <Predicate = true> <Delay = 0.83> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 0.83>
ST_7 : Operation 56 [3/9] (0.83ns)   --->   "%urem_ln232 = urem i5 %select_ln21, i5 10"   --->   Operation 56 'urem' 'urem_ln232' <Predicate = true> <Delay = 0.83> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 0.83>
ST_8 : Operation 57 [2/9] (0.83ns)   --->   "%urem_ln232 = urem i5 %select_ln21, i5 10"   --->   Operation 57 'urem' 'urem_ln232' <Predicate = true> <Delay = 0.83> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.25>
ST_9 : Operation 58 [1/1] (0.00ns)   --->   "%i_load = load i5 %i" [loop_perfect.cpp:23]   --->   Operation 58 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 59 [1/1] (0.70ns)   --->   "%add_ln23_1 = add i5 %i_load, i5 1" [loop_perfect.cpp:23]   --->   Operation 59 'add' 'add_ln23_1' <Predicate = (icmp_ln24)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 60 [1/1] (0.27ns)   --->   "%select_ln21_1 = select i1 %icmp_ln24, i5 %add_ln23_1, i5 %i_load" [loop_perfect.cpp:21]   --->   Operation 60 'select' 'select_ln21_1' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln21 = trunc i5 %select_ln21_1" [loop_perfect.cpp:21]   --->   Operation 61 'trunc' 'trunc_ln21' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 62 [9/9] (0.83ns)   --->   "%urem_ln21 = urem i5 %select_ln21_1, i5 10" [loop_perfect.cpp:21]   --->   Operation 62 'urem' 'urem_ln21' <Predicate = true> <Delay = 0.83> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln21_1 = zext i5 %select_ln21_1" [loop_perfect.cpp:21]   --->   Operation 63 'zext' 'zext_ln21_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 64 [1/1] (1.27ns)   --->   "%mul_ln21 = mul i11 %zext_ln21_1, i11 52" [loop_perfect.cpp:21]   --->   Operation 64 'mul' 'mul_ln21' <Predicate = true> <Delay = 1.27> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %mul_ln21, i32 9" [loop_perfect.cpp:21]   --->   Operation 65 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 66 [1/9] (0.83ns)   --->   "%urem_ln232 = urem i5 %select_ln21, i5 10"   --->   Operation 66 'urem' 'urem_ln232' <Predicate = true> <Delay = 0.83> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln232 = zext i5 %urem_ln232"   --->   Operation 67 'zext' 'zext_ln232' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 68 [1/1] (0.00ns)   --->   "%A_0_addr = getelementptr i5 %A_0, i64 0, i64 %zext_ln232"   --->   Operation 68 'getelementptr' 'A_0_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 69 [2/2] (0.66ns)   --->   "%A_0_load = load i4 %A_0_addr"   --->   Operation 69 'load' 'A_0_load' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 10> <RAM>
ST_9 : Operation 70 [1/1] (0.00ns)   --->   "%A_1_addr = getelementptr i5 %A_1, i64 0, i64 %zext_ln232"   --->   Operation 70 'getelementptr' 'A_1_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 71 [2/2] (0.66ns)   --->   "%A_1_load = load i4 %A_1_addr"   --->   Operation 71 'load' 'A_1_load' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 10> <RAM>
ST_9 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln28 = br i1 %trunc_ln21, void %if.then9, void %if.else" [loop_perfect.cpp:28]   --->   Operation 72 'br' 'br_ln28' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_9 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %tmp_1, void %arrayidx13.0.0.0911.case.02, void %arrayidx13.0.0.0911.case.13" [loop_perfect.cpp:29]   --->   Operation 73 'br' 'br_ln29' <Predicate = (icmp_ln27 & !trunc_ln21)> <Delay = 0.00>
ST_9 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln29 = br void %if.end17" [loop_perfect.cpp:29]   --->   Operation 74 'br' 'br_ln29' <Predicate = (icmp_ln27 & !trunc_ln21)> <Delay = 0.00>
ST_9 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %tmp_1, void %arrayidx13.0.0.0911.case.0, void %arrayidx13.0.0.0911.case.1" [loop_perfect.cpp:31]   --->   Operation 75 'br' 'br_ln31' <Predicate = (icmp_ln27 & trunc_ln21)> <Delay = 0.00>
ST_9 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end17"   --->   Operation 76 'br' 'br_ln0' <Predicate = (icmp_ln27 & trunc_ln21)> <Delay = 0.00>
ST_9 : Operation 77 [1/1] (0.38ns)   --->   "%store_ln24 = store i5 %select_ln21_1, i5 %i" [loop_perfect.cpp:24]   --->   Operation 77 'store' 'store_ln24' <Predicate = true> <Delay = 0.38>

State 10 <SV = 9> <Delay = 2.65>
ST_10 : Operation 78 [8/9] (0.83ns)   --->   "%urem_ln21 = urem i5 %select_ln21_1, i5 10" [loop_perfect.cpp:21]   --->   Operation 78 'urem' 'urem_ln21' <Predicate = true> <Delay = 0.83> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln232_1 = zext i5 %select_ln21"   --->   Operation 79 'zext' 'zext_ln232_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 80 [1/1] (1.27ns)   --->   "%mul_ln232 = mul i11 %zext_ln232_1, i11 52"   --->   Operation 80 'mul' 'mul_ln232' <Predicate = true> <Delay = 1.27> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i2 @_ssdm_op_PartSelect.i2.i11.i32.i32, i11 %mul_ln232, i32 9, i32 10"   --->   Operation 81 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 82 [1/2] (0.66ns)   --->   "%A_0_load = load i4 %A_0_addr"   --->   Operation 82 'load' 'A_0_load' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 10> <RAM>
ST_10 : Operation 83 [1/2] (0.66ns)   --->   "%A_1_load = load i4 %A_1_addr"   --->   Operation 83 'load' 'A_1_load' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 10> <RAM>
ST_10 : Operation 84 [1/1] (0.38ns)   --->   "%tmp = mux i5 @_ssdm_op_Mux.ap_auto.2i5.i2, i5 %A_0_load, i5 %A_1_load, i2 %tmp_2"   --->   Operation 84 'mux' 'tmp' <Predicate = true> <Delay = 0.38> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln886 = sext i5 %tmp"   --->   Operation 85 'sext' 'sext_ln886' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln886 = zext i5 %select_ln21"   --->   Operation 86 'zext' 'zext_ln886' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 87 [3/3] (0.99ns) (grouped into DSP with root node acc_V)   --->   "%mul_ln886 = mul i10 %zext_ln886, i10 %sext_ln886"   --->   Operation 87 'mul' 'mul_ln886' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 0.99>
ST_11 : Operation 88 [7/9] (0.83ns)   --->   "%urem_ln21 = urem i5 %select_ln21_1, i5 10" [loop_perfect.cpp:21]   --->   Operation 88 'urem' 'urem_ln21' <Predicate = true> <Delay = 0.83> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 89 [2/3] (0.99ns) (grouped into DSP with root node acc_V)   --->   "%mul_ln886 = mul i10 %zext_ln886, i10 %sext_ln886"   --->   Operation 89 'mul' 'mul_ln886' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 1.58>
ST_12 : Operation 90 [1/1] (0.00ns)   --->   "%acc_V_1_load = load i12 %acc_V_1" [loop_perfect.cpp:25]   --->   Operation 90 'load' 'acc_V_1_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 91 [6/9] (0.83ns)   --->   "%urem_ln21 = urem i5 %select_ln21_1, i5 10" [loop_perfect.cpp:21]   --->   Operation 91 'urem' 'urem_ln21' <Predicate = true> <Delay = 0.83> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 92 [1/1] (0.63ns)   --->   "%icmp_ln25 = icmp_eq  i5 %select_ln21, i5 0" [loop_perfect.cpp:25]   --->   Operation 92 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 93 [1/1] (0.29ns)   --->   "%acc_V_2 = select i1 %icmp_ln25, i12 0, i12 %acc_V_1_load" [loop_perfect.cpp:25]   --->   Operation 93 'select' 'acc_V_2' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 94 [1/3] (0.00ns) (grouped into DSP with root node acc_V)   --->   "%mul_ln886 = mul i10 %zext_ln886, i10 %sext_ln886"   --->   Operation 94 'mul' 'mul_ln886' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 95 [1/1] (0.00ns) (grouped into DSP with root node acc_V)   --->   "%sext_ln886_1 = sext i10 %mul_ln886"   --->   Operation 95 'sext' 'sext_ln886_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 96 [2/2] (0.64ns) (root node of the DSP)   --->   "%acc_V = add i12 %sext_ln886_1, i12 %acc_V_2"   --->   Operation 96 'add' 'acc_V' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 13 <SV = 12> <Delay = 1.18>
ST_13 : Operation 97 [5/9] (0.83ns)   --->   "%urem_ln21 = urem i5 %select_ln21_1, i5 10" [loop_perfect.cpp:21]   --->   Operation 97 'urem' 'urem_ln21' <Predicate = true> <Delay = 0.83> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 98 [1/2] (0.64ns) (root node of the DSP)   --->   "%acc_V = add i12 %sext_ln886_1, i12 %acc_V_2"   --->   Operation 98 'add' 'acc_V' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln1559 = sext i12 %acc_V"   --->   Operation 99 'sext' 'sext_ln1559' <Predicate = (icmp_ln27 & !trunc_ln21)> <Delay = 0.00>
ST_13 : Operation 100 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1559 = mul i26 %sext_ln1559, i26 6554"   --->   Operation 100 'mul' 'mul_ln1559' <Predicate = (icmp_ln27 & !trunc_ln21)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %acc_V, i32 11"   --->   Operation 101 'bitselect' 'tmp_3' <Predicate = (icmp_ln27 & !trunc_ln21)> <Delay = 0.00>
ST_13 : Operation 102 [1/1] (0.00ns)   --->   "%store_ln24 = store i12 %acc_V, i12 %acc_V_1" [loop_perfect.cpp:24]   --->   Operation 102 'store' 'store_ln24' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln24 = br void %for.body3" [loop_perfect.cpp:24]   --->   Operation 103 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>

State 14 <SV = 13> <Delay = 0.83>
ST_14 : Operation 104 [4/9] (0.83ns)   --->   "%urem_ln21 = urem i5 %select_ln21_1, i5 10" [loop_perfect.cpp:21]   --->   Operation 104 'urem' 'urem_ln21' <Predicate = true> <Delay = 0.83> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 105 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1559 = mul i26 %sext_ln1559, i26 6554"   --->   Operation 105 'mul' 'mul_ln1559' <Predicate = (icmp_ln27 & !trunc_ln21)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 15 <SV = 14> <Delay = 0.83>
ST_15 : Operation 106 [3/9] (0.83ns)   --->   "%urem_ln21 = urem i5 %select_ln21_1, i5 10" [loop_perfect.cpp:21]   --->   Operation 106 'urem' 'urem_ln21' <Predicate = true> <Delay = 0.83> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 107 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1559 = mul i26 %sext_ln1559, i26 6554"   --->   Operation 107 'mul' 'mul_ln1559' <Predicate = (icmp_ln27 & !trunc_ln21)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 16 <SV = 15> <Delay = 1.83>
ST_16 : Operation 108 [2/9] (0.83ns)   --->   "%urem_ln21 = urem i5 %select_ln21_1, i5 10" [loop_perfect.cpp:21]   --->   Operation 108 'urem' 'urem_ln21' <Predicate = true> <Delay = 0.83> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 109 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1559 = mul i26 %sext_ln1559, i26 6554"   --->   Operation 109 'mul' 'mul_ln1559' <Predicate = (icmp_ln27 & !trunc_ln21)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln1559 = trunc i26 %mul_ln1559"   --->   Operation 110 'trunc' 'trunc_ln1559' <Predicate = (icmp_ln27 & !trunc_ln21 & tmp_3)> <Delay = 0.00>
ST_16 : Operation 111 [1/1] (0.83ns)   --->   "%sub_ln1559 = sub i25 0, i25 %trunc_ln1559"   --->   Operation 111 'sub' 'sub_ln1559' <Predicate = (icmp_ln27 & !trunc_ln21 & tmp_3)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1559_1)   --->   "%tmp_4 = partselect i6 @_ssdm_op_PartSelect.i6.i25.i32.i32, i25 %sub_ln1559, i32 17, i32 22"   --->   Operation 112 'partselect' 'tmp_4' <Predicate = (icmp_ln27 & !trunc_ln21 & tmp_3)> <Delay = 0.00>
ST_16 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i6 @_ssdm_op_PartSelect.i6.i26.i32.i32, i26 %mul_ln1559, i32 17, i32 22"   --->   Operation 113 'partselect' 'tmp_5' <Predicate = (icmp_ln27 & !trunc_ln21)> <Delay = 0.00>
ST_16 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1559_1)   --->   "%select_ln1559 = select i1 %tmp_3, i6 %tmp_4, i6 %tmp_5"   --->   Operation 114 'select' 'select_ln1559' <Predicate = (icmp_ln27 & !trunc_ln21 & tmp_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 115 [1/1] (0.70ns) (out node of the LUT)   --->   "%sub_ln1559_1 = sub i6 0, i6 %select_ln1559"   --->   Operation 115 'sub' 'sub_ln1559_1' <Predicate = (icmp_ln27 & !trunc_ln21 & tmp_3)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 116 [1/1] (0.29ns)   --->   "%select_ln1559_1 = select i1 %tmp_3, i6 %sub_ln1559_1, i6 %tmp_5"   --->   Operation 116 'select' 'select_ln1559_1' <Predicate = (icmp_ln27 & !trunc_ln21)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 135 [1/1] (0.00ns)   --->   "%ret_ln35 = ret" [loop_perfect.cpp:35]   --->   Operation 135 'ret' 'ret_ln35' <Predicate = (icmp_ln23)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 1.50>
ST_17 : Operation 117 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @LOOP_I_LOOP_J_str"   --->   Operation 117 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 118 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 400, i64 400, i64 400"   --->   Operation 118 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 119 [1/9] (0.83ns)   --->   "%urem_ln21 = urem i5 %select_ln21_1, i5 10" [loop_perfect.cpp:21]   --->   Operation 119 'urem' 'urem_ln21' <Predicate = true> <Delay = 0.83> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i5 %urem_ln21" [loop_perfect.cpp:21]   --->   Operation 120 'zext' 'zext_ln21' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 121 [1/1] (0.00ns)   --->   "%specpipeline_ln9 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [Z:/ECC/Desktop/Winter2023/ELEN226/Perfect/proj_loop_perfect/solution4/directives.tcl:9]   --->   Operation 121 'specpipeline' 'specpipeline_ln9' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 122 [1/1] (0.00ns)   --->   "%specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [loop_perfect.cpp:21]   --->   Operation 122 'specloopname' 'specloopname_ln21' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 123 [1/1] (0.00ns)   --->   "%B_0_addr_1 = getelementptr i6 %B_0, i64 0, i64 %zext_ln21" [loop_perfect.cpp:29]   --->   Operation 123 'getelementptr' 'B_0_addr_1' <Predicate = (icmp_ln27 & !trunc_ln21 & !tmp_1)> <Delay = 0.00>
ST_17 : Operation 124 [1/1] (0.66ns)   --->   "%store_ln29 = store i6 %select_ln1559_1, i4 %B_0_addr_1" [loop_perfect.cpp:29]   --->   Operation 124 'store' 'store_ln29' <Predicate = (icmp_ln27 & !trunc_ln21 & !tmp_1)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 10> <RAM>
ST_17 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln29 = br void %arrayidx13.0.0.0911.exit1" [loop_perfect.cpp:29]   --->   Operation 125 'br' 'br_ln29' <Predicate = (icmp_ln27 & !trunc_ln21 & !tmp_1)> <Delay = 0.00>
ST_17 : Operation 126 [1/1] (0.00ns)   --->   "%B_1_addr_1 = getelementptr i6 %B_1, i64 0, i64 %zext_ln21" [loop_perfect.cpp:29]   --->   Operation 126 'getelementptr' 'B_1_addr_1' <Predicate = (icmp_ln27 & !trunc_ln21 & tmp_1)> <Delay = 0.00>
ST_17 : Operation 127 [1/1] (0.66ns)   --->   "%store_ln29 = store i6 %select_ln1559_1, i4 %B_1_addr_1" [loop_perfect.cpp:29]   --->   Operation 127 'store' 'store_ln29' <Predicate = (icmp_ln27 & !trunc_ln21 & tmp_1)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 10> <RAM>
ST_17 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln29 = br void %arrayidx13.0.0.0911.exit1" [loop_perfect.cpp:29]   --->   Operation 128 'br' 'br_ln29' <Predicate = (icmp_ln27 & !trunc_ln21 & tmp_1)> <Delay = 0.00>
ST_17 : Operation 129 [1/1] (0.00ns)   --->   "%B_0_addr = getelementptr i6 %B_0, i64 0, i64 %zext_ln21" [loop_perfect.cpp:29]   --->   Operation 129 'getelementptr' 'B_0_addr' <Predicate = (icmp_ln27 & trunc_ln21 & !tmp_1)> <Delay = 0.00>
ST_17 : Operation 130 [1/1] (0.66ns)   --->   "%store_ln31 = store i6 0, i4 %B_0_addr" [loop_perfect.cpp:31]   --->   Operation 130 'store' 'store_ln31' <Predicate = (icmp_ln27 & trunc_ln21 & !tmp_1)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 10> <RAM>
ST_17 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln31 = br void %arrayidx13.0.0.0911.exit" [loop_perfect.cpp:31]   --->   Operation 131 'br' 'br_ln31' <Predicate = (icmp_ln27 & trunc_ln21 & !tmp_1)> <Delay = 0.00>
ST_17 : Operation 132 [1/1] (0.00ns)   --->   "%B_1_addr = getelementptr i6 %B_1, i64 0, i64 %zext_ln21" [loop_perfect.cpp:29]   --->   Operation 132 'getelementptr' 'B_1_addr' <Predicate = (icmp_ln27 & trunc_ln21 & tmp_1)> <Delay = 0.00>
ST_17 : Operation 133 [1/1] (0.66ns)   --->   "%store_ln31 = store i6 0, i4 %B_1_addr" [loop_perfect.cpp:31]   --->   Operation 133 'store' 'store_ln31' <Predicate = (icmp_ln27 & trunc_ln21 & tmp_1)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 10> <RAM>
ST_17 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln31 = br void %arrayidx13.0.0.0911.exit" [loop_perfect.cpp:31]   --->   Operation 134 'br' 'br_ln31' <Predicate = (icmp_ln27 & trunc_ln21 & tmp_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ B_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
acc_V_1             (alloca           ) [ 011111111111110000]
j                   (alloca           ) [ 010000000000000000]
i                   (alloca           ) [ 011111111100000000]
indvar_flatten      (alloca           ) [ 010000000000000000]
spectopmodule_ln19  (spectopmodule    ) [ 000000000000000000]
specinterface_ln0   (specinterface    ) [ 000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 000000000000000000]
specinterface_ln0   (specinterface    ) [ 000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 000000000000000000]
specinterface_ln0   (specinterface    ) [ 000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 000000000000000000]
specinterface_ln0   (specinterface    ) [ 000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 000000000000000000]
store_ln23          (store            ) [ 000000000000000000]
store_ln23          (store            ) [ 000000000000000000]
store_ln23          (store            ) [ 000000000000000000]
br_ln23             (br               ) [ 000000000000000000]
indvar_flatten_load (load             ) [ 000000000000000000]
icmp_ln23           (icmp             ) [ 011111111111111110]
add_ln23            (add              ) [ 000000000000000000]
br_ln23             (br               ) [ 000000000000000000]
j_load              (load             ) [ 000000000000000000]
icmp_ln24           (icmp             ) [ 011111111100000000]
select_ln21         (select           ) [ 011111111111100000]
icmp_ln27           (icmp             ) [ 011111111111111111]
br_ln27             (br               ) [ 000000000000000000]
br_ln32             (br               ) [ 000000000000000000]
add_ln24            (add              ) [ 000000000000000000]
store_ln24          (store            ) [ 000000000000000000]
store_ln24          (store            ) [ 000000000000000000]
i_load              (load             ) [ 000000000000000000]
add_ln23_1          (add              ) [ 000000000000000000]
select_ln21_1       (select           ) [ 010000000011111111]
trunc_ln21          (trunc            ) [ 010000000111111111]
zext_ln21_1         (zext             ) [ 000000000000000000]
mul_ln21            (mul              ) [ 000000000000000000]
tmp_1               (bitselect        ) [ 010000000011111111]
urem_ln232          (urem             ) [ 000000000000000000]
zext_ln232          (zext             ) [ 000000000000000000]
A_0_addr            (getelementptr    ) [ 010000000010000000]
A_1_addr            (getelementptr    ) [ 010000000010000000]
br_ln28             (br               ) [ 000000000000000000]
br_ln29             (br               ) [ 000000000000000000]
br_ln29             (br               ) [ 000000000000000000]
br_ln31             (br               ) [ 000000000000000000]
br_ln0              (br               ) [ 000000000000000000]
store_ln24          (store            ) [ 000000000000000000]
zext_ln232_1        (zext             ) [ 000000000000000000]
mul_ln232           (mul              ) [ 000000000000000000]
tmp_2               (partselect       ) [ 000000000000000000]
A_0_load            (load             ) [ 000000000000000000]
A_1_load            (load             ) [ 000000000000000000]
tmp                 (mux              ) [ 000000000000000000]
sext_ln886          (sext             ) [ 010000000001100000]
zext_ln886          (zext             ) [ 010000000001100000]
acc_V_1_load        (load             ) [ 000000000000000000]
icmp_ln25           (icmp             ) [ 000000000000000000]
acc_V_2             (select           ) [ 010000000000010000]
mul_ln886           (mul              ) [ 000000000000000000]
sext_ln886_1        (sext             ) [ 010000000000010000]
acc_V               (add              ) [ 000000000000000000]
sext_ln1559         (sext             ) [ 010000000000001110]
tmp_3               (bitselect        ) [ 010000000000001110]
store_ln24          (store            ) [ 000000000000000000]
br_ln24             (br               ) [ 000000000000000000]
mul_ln1559          (mul              ) [ 000000000000000000]
trunc_ln1559        (trunc            ) [ 000000000000000000]
sub_ln1559          (sub              ) [ 000000000000000000]
tmp_4               (partselect       ) [ 000000000000000000]
tmp_5               (partselect       ) [ 000000000000000000]
select_ln1559       (select           ) [ 000000000000000000]
sub_ln1559_1        (sub              ) [ 000000000000000000]
select_ln1559_1     (select           ) [ 010000000000000001]
specloopname_ln0    (specloopname     ) [ 000000000000000000]
empty               (speclooptripcount) [ 000000000000000000]
urem_ln21           (urem             ) [ 000000000000000000]
zext_ln21           (zext             ) [ 000000000000000000]
specpipeline_ln9    (specpipeline     ) [ 000000000000000000]
specloopname_ln21   (specloopname     ) [ 000000000000000000]
B_0_addr_1          (getelementptr    ) [ 000000000000000000]
store_ln29          (store            ) [ 000000000000000000]
br_ln29             (br               ) [ 000000000000000000]
B_1_addr_1          (getelementptr    ) [ 000000000000000000]
store_ln29          (store            ) [ 000000000000000000]
br_ln29             (br               ) [ 000000000000000000]
B_0_addr            (getelementptr    ) [ 000000000000000000]
store_ln31          (store            ) [ 000000000000000000]
br_ln31             (br               ) [ 000000000000000000]
B_1_addr            (getelementptr    ) [ 000000000000000000]
store_ln31          (store            ) [ 000000000000000000]
br_ln31             (br               ) [ 000000000000000000]
ret_ln35            (ret              ) [ 000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="A_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="B_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="B_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i11.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.2i5.i2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i25.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i26.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="LOOP_I_LOOP_J_str"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="88" class="1004" name="acc_V_1_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="12" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc_V_1/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="j_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="i_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="indvar_flatten_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="A_0_addr_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="5" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="5" slack="0"/>
<pin id="108" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_0_addr/9 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_access_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="4" slack="0"/>
<pin id="113" dir="0" index="1" bw="5" slack="2147483647"/>
<pin id="114" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_0_load/9 "/>
</bind>
</comp>

<comp id="117" class="1004" name="A_1_addr_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="5" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="5" slack="0"/>
<pin id="121" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_1_addr/9 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_access_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="4" slack="0"/>
<pin id="126" dir="0" index="1" bw="5" slack="2147483647"/>
<pin id="127" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_1_load/9 "/>
</bind>
</comp>

<comp id="130" class="1004" name="B_0_addr_1_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="6" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="5" slack="0"/>
<pin id="134" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_0_addr_1/17 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_access_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="4" slack="0"/>
<pin id="139" dir="0" index="1" bw="6" slack="0"/>
<pin id="140" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="141" dir="1" index="3" bw="6" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/17 store_ln31/17 "/>
</bind>
</comp>

<comp id="143" class="1004" name="B_1_addr_1_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="6" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="5" slack="0"/>
<pin id="147" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_1_addr_1/17 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_access_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="4" slack="0"/>
<pin id="152" dir="0" index="1" bw="6" slack="0"/>
<pin id="153" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="3" bw="6" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/17 store_ln31/17 "/>
</bind>
</comp>

<comp id="156" class="1004" name="B_0_addr_gep_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="6" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="5" slack="0"/>
<pin id="160" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_0_addr/17 "/>
</bind>
</comp>

<comp id="165" class="1004" name="B_1_addr_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="6" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="5" slack="0"/>
<pin id="169" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_1_addr/17 "/>
</bind>
</comp>

<comp id="174" class="1004" name="store_ln23_store_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="0" index="1" bw="9" slack="0"/>
<pin id="177" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="store_ln23_store_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="0"/>
<pin id="181" dir="0" index="1" bw="5" slack="0"/>
<pin id="182" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="store_ln23_store_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="0" index="1" bw="5" slack="0"/>
<pin id="187" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="indvar_flatten_load_load_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="9" slack="0"/>
<pin id="191" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="icmp_ln23_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="9" slack="0"/>
<pin id="194" dir="0" index="1" bw="8" slack="0"/>
<pin id="195" dir="1" index="2" bw="1" slack="15"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="add_ln23_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="9" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="j_load_load_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="5" slack="0"/>
<pin id="206" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="icmp_ln24_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="5" slack="0"/>
<pin id="209" dir="0" index="1" bw="5" slack="0"/>
<pin id="210" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="select_ln21_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="0" index="2" bw="5" slack="0"/>
<pin id="217" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln21/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="grp_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="5" slack="0"/>
<pin id="223" dir="0" index="1" bw="5" slack="0"/>
<pin id="224" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="urem_ln232/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="icmp_ln27_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="5" slack="0"/>
<pin id="229" dir="0" index="1" bw="5" slack="0"/>
<pin id="230" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="add_ln24_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="5" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="store_ln24_store_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="9" slack="0"/>
<pin id="241" dir="0" index="1" bw="9" slack="0"/>
<pin id="242" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="store_ln24_store_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="5" slack="0"/>
<pin id="246" dir="0" index="1" bw="5" slack="0"/>
<pin id="247" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="i_load_load_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="5" slack="8"/>
<pin id="251" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/9 "/>
</bind>
</comp>

<comp id="252" class="1004" name="add_ln23_1_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="5" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_1/9 "/>
</bind>
</comp>

<comp id="258" class="1004" name="select_ln21_1_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="8"/>
<pin id="260" dir="0" index="1" bw="5" slack="0"/>
<pin id="261" dir="0" index="2" bw="5" slack="0"/>
<pin id="262" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln21_1/9 "/>
</bind>
</comp>

<comp id="265" class="1004" name="trunc_ln21_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="5" slack="0"/>
<pin id="267" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln21/9 "/>
</bind>
</comp>

<comp id="269" class="1004" name="grp_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="5" slack="0"/>
<pin id="271" dir="0" index="1" bw="5" slack="0"/>
<pin id="272" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="urem_ln21/9 "/>
</bind>
</comp>

<comp id="275" class="1004" name="zext_ln21_1_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="5" slack="0"/>
<pin id="277" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21_1/9 "/>
</bind>
</comp>

<comp id="279" class="1004" name="mul_ln21_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="5" slack="0"/>
<pin id="281" dir="0" index="1" bw="7" slack="0"/>
<pin id="282" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln21/9 "/>
</bind>
</comp>

<comp id="285" class="1004" name="tmp_1_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="0"/>
<pin id="287" dir="0" index="1" bw="11" slack="0"/>
<pin id="288" dir="0" index="2" bw="5" slack="0"/>
<pin id="289" dir="1" index="3" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/9 "/>
</bind>
</comp>

<comp id="293" class="1004" name="zext_ln232_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="5" slack="0"/>
<pin id="295" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln232/9 "/>
</bind>
</comp>

<comp id="299" class="1004" name="store_ln24_store_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="5" slack="0"/>
<pin id="301" dir="0" index="1" bw="5" slack="8"/>
<pin id="302" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/9 "/>
</bind>
</comp>

<comp id="304" class="1004" name="zext_ln232_1_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="5" slack="9"/>
<pin id="306" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln232_1/10 "/>
</bind>
</comp>

<comp id="307" class="1004" name="mul_ln232_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="5" slack="0"/>
<pin id="309" dir="0" index="1" bw="7" slack="0"/>
<pin id="310" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln232/10 "/>
</bind>
</comp>

<comp id="313" class="1004" name="tmp_2_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="2" slack="0"/>
<pin id="315" dir="0" index="1" bw="11" slack="0"/>
<pin id="316" dir="0" index="2" bw="5" slack="0"/>
<pin id="317" dir="0" index="3" bw="5" slack="0"/>
<pin id="318" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/10 "/>
</bind>
</comp>

<comp id="323" class="1004" name="tmp_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="5" slack="0"/>
<pin id="325" dir="0" index="1" bw="5" slack="0"/>
<pin id="326" dir="0" index="2" bw="5" slack="0"/>
<pin id="327" dir="0" index="3" bw="2" slack="0"/>
<pin id="328" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/10 "/>
</bind>
</comp>

<comp id="333" class="1004" name="sext_ln886_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="5" slack="0"/>
<pin id="335" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln886/10 "/>
</bind>
</comp>

<comp id="337" class="1004" name="zext_ln886_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="5" slack="9"/>
<pin id="339" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln886/10 "/>
</bind>
</comp>

<comp id="340" class="1004" name="acc_V_1_load_load_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="12" slack="11"/>
<pin id="342" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_V_1_load/12 "/>
</bind>
</comp>

<comp id="343" class="1004" name="icmp_ln25_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="5" slack="11"/>
<pin id="345" dir="0" index="1" bw="1" slack="0"/>
<pin id="346" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/12 "/>
</bind>
</comp>

<comp id="348" class="1004" name="acc_V_2_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="0"/>
<pin id="350" dir="0" index="1" bw="1" slack="0"/>
<pin id="351" dir="0" index="2" bw="12" slack="0"/>
<pin id="352" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="acc_V_2/12 "/>
</bind>
</comp>

<comp id="356" class="1004" name="sext_ln1559_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="12" slack="0"/>
<pin id="358" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1559/13 "/>
</bind>
</comp>

<comp id="359" class="1004" name="tmp_3_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="0"/>
<pin id="361" dir="0" index="1" bw="12" slack="0"/>
<pin id="362" dir="0" index="2" bw="5" slack="0"/>
<pin id="363" dir="1" index="3" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/13 "/>
</bind>
</comp>

<comp id="366" class="1004" name="store_ln24_store_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="12" slack="0"/>
<pin id="368" dir="0" index="1" bw="12" slack="12"/>
<pin id="369" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/13 "/>
</bind>
</comp>

<comp id="370" class="1004" name="trunc_ln1559_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="26" slack="0"/>
<pin id="372" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1559/16 "/>
</bind>
</comp>

<comp id="373" class="1004" name="sub_ln1559_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="1" slack="0"/>
<pin id="375" dir="0" index="1" bw="25" slack="0"/>
<pin id="376" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1559/16 "/>
</bind>
</comp>

<comp id="379" class="1004" name="tmp_4_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="6" slack="0"/>
<pin id="381" dir="0" index="1" bw="25" slack="0"/>
<pin id="382" dir="0" index="2" bw="6" slack="0"/>
<pin id="383" dir="0" index="3" bw="6" slack="0"/>
<pin id="384" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/16 "/>
</bind>
</comp>

<comp id="389" class="1004" name="tmp_5_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="6" slack="0"/>
<pin id="391" dir="0" index="1" bw="26" slack="0"/>
<pin id="392" dir="0" index="2" bw="6" slack="0"/>
<pin id="393" dir="0" index="3" bw="6" slack="0"/>
<pin id="394" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/16 "/>
</bind>
</comp>

<comp id="398" class="1004" name="select_ln1559_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="3"/>
<pin id="400" dir="0" index="1" bw="6" slack="0"/>
<pin id="401" dir="0" index="2" bw="6" slack="0"/>
<pin id="402" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1559/16 "/>
</bind>
</comp>

<comp id="405" class="1004" name="sub_ln1559_1_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="1" slack="0"/>
<pin id="407" dir="0" index="1" bw="6" slack="0"/>
<pin id="408" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1559_1/16 "/>
</bind>
</comp>

<comp id="411" class="1004" name="select_ln1559_1_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="1" slack="3"/>
<pin id="413" dir="0" index="1" bw="6" slack="0"/>
<pin id="414" dir="0" index="2" bw="6" slack="0"/>
<pin id="415" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1559_1/16 "/>
</bind>
</comp>

<comp id="418" class="1004" name="zext_ln21_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="5" slack="0"/>
<pin id="420" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21/17 "/>
</bind>
</comp>

<comp id="426" class="1007" name="grp_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="5" slack="0"/>
<pin id="428" dir="0" index="1" bw="5" slack="0"/>
<pin id="429" dir="0" index="2" bw="12" slack="0"/>
<pin id="430" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln886/10 sext_ln886_1/12 acc_V/12 "/>
</bind>
</comp>

<comp id="437" class="1007" name="grp_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="12" slack="0"/>
<pin id="439" dir="0" index="1" bw="13" slack="0"/>
<pin id="440" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1559/13 "/>
</bind>
</comp>

<comp id="445" class="1005" name="acc_V_1_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="12" slack="11"/>
<pin id="447" dir="1" index="1" bw="12" slack="11"/>
</pin_list>
<bind>
<opset="acc_V_1 "/>
</bind>
</comp>

<comp id="451" class="1005" name="j_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="5" slack="0"/>
<pin id="453" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="458" class="1005" name="i_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="5" slack="0"/>
<pin id="460" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="465" class="1005" name="indvar_flatten_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="9" slack="0"/>
<pin id="467" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="472" class="1005" name="icmp_ln23_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="1" slack="15"/>
<pin id="474" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln23 "/>
</bind>
</comp>

<comp id="476" class="1005" name="icmp_ln24_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="8"/>
<pin id="478" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opset="icmp_ln24 "/>
</bind>
</comp>

<comp id="481" class="1005" name="select_ln21_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="5" slack="1"/>
<pin id="483" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln21 "/>
</bind>
</comp>

<comp id="489" class="1005" name="icmp_ln27_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="1" slack="8"/>
<pin id="491" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln27 "/>
</bind>
</comp>

<comp id="493" class="1005" name="select_ln21_1_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="5" slack="1"/>
<pin id="495" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln21_1 "/>
</bind>
</comp>

<comp id="498" class="1005" name="trunc_ln21_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="1" slack="4"/>
<pin id="500" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln21 "/>
</bind>
</comp>

<comp id="502" class="1005" name="tmp_1_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1" slack="8"/>
<pin id="504" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="506" class="1005" name="A_0_addr_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="4" slack="1"/>
<pin id="508" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="A_0_addr "/>
</bind>
</comp>

<comp id="511" class="1005" name="A_1_addr_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="4" slack="1"/>
<pin id="513" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="A_1_addr "/>
</bind>
</comp>

<comp id="516" class="1005" name="sext_ln886_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="10" slack="1"/>
<pin id="518" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln886 "/>
</bind>
</comp>

<comp id="521" class="1005" name="zext_ln886_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="10" slack="1"/>
<pin id="523" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln886 "/>
</bind>
</comp>

<comp id="526" class="1005" name="acc_V_2_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="12" slack="1"/>
<pin id="528" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="acc_V_2 "/>
</bind>
</comp>

<comp id="531" class="1005" name="sext_ln1559_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="26" slack="1"/>
<pin id="533" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1559 "/>
</bind>
</comp>

<comp id="536" class="1005" name="tmp_3_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="1" slack="3"/>
<pin id="538" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="542" class="1005" name="select_ln1559_1_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="6" slack="1"/>
<pin id="544" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1559_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="91"><net_src comp="8" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="8" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="8" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="8" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="109"><net_src comp="0" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="48" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="116"><net_src comp="104" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="122"><net_src comp="2" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="48" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="129"><net_src comp="117" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="135"><net_src comp="4" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="48" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="142"><net_src comp="130" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="148"><net_src comp="6" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="48" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="155"><net_src comp="143" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="161"><net_src comp="4" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="48" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="163"><net_src comp="74" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="164"><net_src comp="156" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="170"><net_src comp="6" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="48" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="172"><net_src comp="74" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="173"><net_src comp="165" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="178"><net_src comp="26" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="183"><net_src comp="28" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="188"><net_src comp="28" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="196"><net_src comp="189" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="30" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="189" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="32" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="211"><net_src comp="204" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="34" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="218"><net_src comp="207" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="28" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="220"><net_src comp="204" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="225"><net_src comp="213" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="36" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="231"><net_src comp="213" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="38" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="237"><net_src comp="213" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="40" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="243"><net_src comp="198" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="248"><net_src comp="233" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="256"><net_src comp="249" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="40" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="263"><net_src comp="252" pin="2"/><net_sink comp="258" pin=1"/></net>

<net id="264"><net_src comp="249" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="268"><net_src comp="258" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="273"><net_src comp="258" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="36" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="278"><net_src comp="258" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="283"><net_src comp="275" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="42" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="290"><net_src comp="44" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="291"><net_src comp="279" pin="2"/><net_sink comp="285" pin=1"/></net>

<net id="292"><net_src comp="46" pin="0"/><net_sink comp="285" pin=2"/></net>

<net id="296"><net_src comp="221" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="298"><net_src comp="293" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="303"><net_src comp="258" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="311"><net_src comp="304" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="42" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="319"><net_src comp="50" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="320"><net_src comp="307" pin="2"/><net_sink comp="313" pin=1"/></net>

<net id="321"><net_src comp="46" pin="0"/><net_sink comp="313" pin=2"/></net>

<net id="322"><net_src comp="52" pin="0"/><net_sink comp="313" pin=3"/></net>

<net id="329"><net_src comp="54" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="330"><net_src comp="111" pin="3"/><net_sink comp="323" pin=1"/></net>

<net id="331"><net_src comp="124" pin="3"/><net_sink comp="323" pin=2"/></net>

<net id="332"><net_src comp="313" pin="4"/><net_sink comp="323" pin=3"/></net>

<net id="336"><net_src comp="323" pin="4"/><net_sink comp="333" pin=0"/></net>

<net id="347"><net_src comp="28" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="353"><net_src comp="343" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="354"><net_src comp="56" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="355"><net_src comp="340" pin="1"/><net_sink comp="348" pin=2"/></net>

<net id="364"><net_src comp="60" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="365"><net_src comp="62" pin="0"/><net_sink comp="359" pin=2"/></net>

<net id="377"><net_src comp="64" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="370" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="385"><net_src comp="66" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="386"><net_src comp="373" pin="2"/><net_sink comp="379" pin=1"/></net>

<net id="387"><net_src comp="68" pin="0"/><net_sink comp="379" pin=2"/></net>

<net id="388"><net_src comp="70" pin="0"/><net_sink comp="379" pin=3"/></net>

<net id="395"><net_src comp="72" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="396"><net_src comp="68" pin="0"/><net_sink comp="389" pin=2"/></net>

<net id="397"><net_src comp="70" pin="0"/><net_sink comp="389" pin=3"/></net>

<net id="403"><net_src comp="379" pin="4"/><net_sink comp="398" pin=1"/></net>

<net id="404"><net_src comp="389" pin="4"/><net_sink comp="398" pin=2"/></net>

<net id="409"><net_src comp="74" pin="0"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="398" pin="3"/><net_sink comp="405" pin=1"/></net>

<net id="416"><net_src comp="405" pin="2"/><net_sink comp="411" pin=1"/></net>

<net id="417"><net_src comp="389" pin="4"/><net_sink comp="411" pin=2"/></net>

<net id="421"><net_src comp="269" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="423"><net_src comp="418" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="424"><net_src comp="418" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="425"><net_src comp="418" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="431"><net_src comp="337" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="432"><net_src comp="333" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="433"><net_src comp="348" pin="3"/><net_sink comp="426" pin=2"/></net>

<net id="434"><net_src comp="426" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="435"><net_src comp="426" pin="3"/><net_sink comp="359" pin=1"/></net>

<net id="436"><net_src comp="426" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="441"><net_src comp="356" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="58" pin="0"/><net_sink comp="437" pin=1"/></net>

<net id="443"><net_src comp="437" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="444"><net_src comp="437" pin="2"/><net_sink comp="389" pin=1"/></net>

<net id="448"><net_src comp="88" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="450"><net_src comp="445" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="454"><net_src comp="92" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="456"><net_src comp="451" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="457"><net_src comp="451" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="461"><net_src comp="96" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="463"><net_src comp="458" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="464"><net_src comp="458" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="468"><net_src comp="100" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="470"><net_src comp="465" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="471"><net_src comp="465" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="475"><net_src comp="192" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="479"><net_src comp="207" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="484"><net_src comp="213" pin="3"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="486"><net_src comp="481" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="487"><net_src comp="481" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="488"><net_src comp="481" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="492"><net_src comp="227" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="496"><net_src comp="258" pin="3"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="501"><net_src comp="265" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="505"><net_src comp="285" pin="3"/><net_sink comp="502" pin=0"/></net>

<net id="509"><net_src comp="104" pin="3"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="514"><net_src comp="117" pin="3"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="519"><net_src comp="333" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="524"><net_src comp="337" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="529"><net_src comp="348" pin="3"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="534"><net_src comp="356" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="539"><net_src comp="359" pin="3"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="541"><net_src comp="536" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="545"><net_src comp="411" pin="3"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="547"><net_src comp="542" pin="1"/><net_sink comp="150" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: B_0 | {17 }
	Port: B_1 | {17 }
 - Input state : 
	Port: loop_perfect : A_0 | {9 10 }
	Port: loop_perfect : A_1 | {9 10 }
  - Chain level:
	State 1
		store_ln23 : 1
		store_ln23 : 1
		store_ln23 : 1
		indvar_flatten_load : 1
		icmp_ln23 : 2
		add_ln23 : 2
		br_ln23 : 3
		j_load : 1
		icmp_ln24 : 2
		select_ln21 : 3
		urem_ln232 : 4
		icmp_ln27 : 4
		br_ln27 : 5
		add_ln24 : 4
		store_ln24 : 3
		store_ln24 : 5
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		add_ln23_1 : 1
		select_ln21_1 : 2
		trunc_ln21 : 3
		urem_ln21 : 3
		zext_ln21_1 : 3
		mul_ln21 : 4
		tmp_1 : 5
		zext_ln232 : 1
		A_0_addr : 2
		A_0_load : 3
		A_1_addr : 2
		A_1_load : 3
		br_ln28 : 4
		br_ln29 : 6
		br_ln31 : 6
		store_ln24 : 3
	State 10
		mul_ln232 : 1
		tmp_2 : 2
		tmp : 3
		sext_ln886 : 4
		mul_ln886 : 5
	State 11
	State 12
		acc_V_2 : 1
		sext_ln886_1 : 1
		acc_V : 2
	State 13
		sext_ln1559 : 1
		mul_ln1559 : 2
		tmp_3 : 1
		store_ln24 : 1
	State 14
	State 15
	State 16
		trunc_ln1559 : 1
		sub_ln1559 : 2
		tmp_4 : 3
		tmp_5 : 1
		select_ln1559 : 4
		sub_ln1559_1 : 5
		select_ln1559_1 : 6
	State 17
		zext_ln21 : 1
		B_0_addr_1 : 2
		store_ln29 : 3
		B_1_addr_1 : 2
		store_ln29 : 3
		B_0_addr : 2
		store_ln31 : 3
		B_1_addr : 2
		store_ln31 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|   urem   |       grp_fu_221       |    0    |    98   |    49   |
|          |       grp_fu_269       |    0    |    98   |    49   |
|----------|------------------------|---------|---------|---------|
|          |     mul_ln21_fu_279    |    0    |    0    |    33   |
|    mul   |    mul_ln232_fu_307    |    0    |    0    |    33   |
|          |       grp_fu_437       |    1    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|    sub   |    sub_ln1559_fu_373   |    0    |    0    |    32   |
|          |   sub_ln1559_1_fu_405  |    0    |    0    |    13   |
|----------|------------------------|---------|---------|---------|
|          |     add_ln23_fu_198    |    0    |    0    |    16   |
|    add   |     add_ln24_fu_233    |    0    |    0    |    12   |
|          |    add_ln23_1_fu_252   |    0    |    0    |    12   |
|----------|------------------------|---------|---------|---------|
|          |    icmp_ln23_fu_192    |    0    |    0    |    11   |
|   icmp   |    icmp_ln24_fu_207    |    0    |    0    |    9    |
|          |    icmp_ln27_fu_227    |    0    |    0    |    9    |
|          |    icmp_ln25_fu_343    |    0    |    0    |    9    |
|----------|------------------------|---------|---------|---------|
|          |   select_ln21_fu_213   |    0    |    0    |    5    |
|          |  select_ln21_1_fu_258  |    0    |    0    |    5    |
|  select  |     acc_V_2_fu_348     |    0    |    0    |    12   |
|          |  select_ln1559_fu_398  |    0    |    0    |    6    |
|          | select_ln1559_1_fu_411 |    0    |    0    |    6    |
|----------|------------------------|---------|---------|---------|
|    mux   |       tmp_fu_323       |    0    |    0    |    9    |
|----------|------------------------|---------|---------|---------|
|  muladd  |       grp_fu_426       |    1    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   trunc  |    trunc_ln21_fu_265   |    0    |    0    |    0    |
|          |   trunc_ln1559_fu_370  |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |   zext_ln21_1_fu_275   |    0    |    0    |    0    |
|          |    zext_ln232_fu_293   |    0    |    0    |    0    |
|   zext   |   zext_ln232_1_fu_304  |    0    |    0    |    0    |
|          |    zext_ln886_fu_337   |    0    |    0    |    0    |
|          |    zext_ln21_fu_418    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
| bitselect|      tmp_1_fu_285      |    0    |    0    |    0    |
|          |      tmp_3_fu_359      |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |      tmp_2_fu_313      |    0    |    0    |    0    |
|partselect|      tmp_4_fu_379      |    0    |    0    |    0    |
|          |      tmp_5_fu_389      |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   sext   |    sext_ln886_fu_333   |    0    |    0    |    0    |
|          |   sext_ln1559_fu_356   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    2    |   196   |   330   |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|    A_0_addr_reg_506   |    4   |
|    A_1_addr_reg_511   |    4   |
|    acc_V_1_reg_445    |   12   |
|    acc_V_2_reg_526    |   12   |
|       i_reg_458       |    5   |
|   icmp_ln23_reg_472   |    1   |
|   icmp_ln24_reg_476   |    1   |
|   icmp_ln27_reg_489   |    1   |
| indvar_flatten_reg_465|    9   |
|       j_reg_451       |    5   |
|select_ln1559_1_reg_542|    6   |
| select_ln21_1_reg_493 |    5   |
|  select_ln21_reg_481  |    5   |
|  sext_ln1559_reg_531  |   26   |
|   sext_ln886_reg_516  |   10   |
|     tmp_1_reg_502     |    1   |
|     tmp_3_reg_536     |    1   |
|   trunc_ln21_reg_498  |    1   |
|   zext_ln886_reg_521  |   10   |
+-----------------------+--------+
|         Total         |   119  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_111 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_124 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_137 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_137 |  p1  |   2  |   6  |   12   ||    9    |
| grp_access_fu_150 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_150 |  p1  |   2  |   6  |   12   ||    9    |
|     grp_fu_221    |  p0  |   2  |   5  |   10   ||    9    |
|     grp_fu_269    |  p0  |   2  |   5  |   10   ||    9    |
|     grp_fu_426    |  p0  |   2  |   5  |   10   ||    9    |
|     grp_fu_426    |  p1  |   3  |   5  |   15   ||    14   |
|     grp_fu_437    |  p0  |   2  |  12  |   24   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   125  || 4.28986 ||   104   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |   196  |   330  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   104  |
|  Register |    -   |    -   |   119  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    4   |   315  |   434  |
+-----------+--------+--------+--------+--------+
