#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Aug 11 15:48:17 2018
# Process ID: 73648
# Current directory: d:/fpga/24_ddr3_vivado/ddr_mig_ex
# Command line: vivado.exe -notrace -source d:/fpga/24_ddr3_vivado/prj/ddr3.srcs/sources_1/ip/ddr_mig/ddr_mig_ex.tcl
# Log file: d:/fpga/24_ddr3_vivado/ddr_mig_ex/vivado.log
# Journal file: d:/fpga/24_ddr3_vivado/ddr_mig_ex\vivado.jou
#-----------------------------------------------------------
start_gui
source d:/fpga/24_ddr3_vivado/prj/ddr3.srcs/sources_1/ip/ddr_mig/ddr_mig_ex.tcl -notrace
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
add_files -norecurse D:/fpga/24_ddr3_vivado/ddr_mig_ex/imports/sim_tb_top.v
update_compile_order -fileset sources_1
reset_run impl_1
add_files -norecurse D:/fpga/24_ddr3_vivado/ddr_mig_ex/imports/ddr3_model_parameters.vh
add_files -norecurse {D:/fpga/24_ddr3_vivado/ddr_mig_ex/imports/wiredly.v D:/fpga/24_ddr3_vivado/ddr_mig_ex/imports/example_top.v D:/fpga/24_ddr3_vivado/ddr_mig_ex/imports/mig_7series_v4_1_rd_data_gen.v D:/fpga/24_ddr3_vivado/ddr_mig_ex/imports/mig_7series_v4_1_data_prbs_gen.v D:/fpga/24_ddr3_vivado/ddr_mig_ex/imports/mig_7series_v4_1_memc_traffic_gen.v D:/fpga/24_ddr3_vivado/ddr_mig_ex/imports/mig_7series_v4_1_read_data_path.v D:/fpga/24_ddr3_vivado/ddr_mig_ex/imports/mig_7series_v4_1_read_posted_fifo.v D:/fpga/24_ddr3_vivado/ddr_mig_ex/imports/mig_7series_v4_1_tg_prbs_gen.v D:/fpga/24_ddr3_vivado/ddr_mig_ex/imports/mig_7series_v4_1_wr_data_gen.v D:/fpga/24_ddr3_vivado/ddr_mig_ex/imports/mig_7series_v4_1_cmd_prbs_gen.v D:/fpga/24_ddr3_vivado/ddr_mig_ex/imports/mig_7series_v4_1_write_data_path.v D:/fpga/24_ddr3_vivado/ddr_mig_ex/imports/mig_7series_v4_1_vio_init_pattern_bram.v D:/fpga/24_ddr3_vivado/ddr_mig_ex/imports/ddr3_model.sv D:/fpga/24_ddr3_vivado/ddr_mig_ex/imports/mig_7series_v4_1_traffic_gen_top.v D:/fpga/24_ddr3_vivado/ddr_mig_ex/imports/mig_7series_v4_1_tg_status.v D:/fpga/24_ddr3_vivado/ddr_mig_ex/imports/sim_tb_top.v D:/fpga/24_ddr3_vivado/ddr_mig_ex/imports/mig_7series_v4_1_afifo.v D:/fpga/24_ddr3_vivado/ddr_mig_ex/imports/mig_7series_v4_1_cmd_gen.v D:/fpga/24_ddr3_vivado/ddr_mig_ex/imports/mig_7series_v4_1_init_mem_pattern_ctr.v D:/fpga/24_ddr3_vivado/ddr_mig_ex/imports/mig_7series_v4_1_memc_flow_vcontrol.v D:/fpga/24_ddr3_vivado/ddr_mig_ex/imports/mig_7series_v4_1_s7ven_data_gen.v}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/fpga/24_ddr3_vivado/ddr_mig_ex/imports/sim_tb_top.v] -no_script -reset -force -quiet
remove_files  D:/fpga/24_ddr3_vivado/ddr_mig_ex/imports/sim_tb_top.v
export_ip_user_files -of_objects  [get_files D:/fpga/24_ddr3_vivado/ddr_mig_ex/imports/wiredly.v] -no_script -reset -force -quiet
remove_files  D:/fpga/24_ddr3_vivado/ddr_mig_ex/imports/wiredly.v
export_ip_user_files -of_objects  [get_files D:/fpga/24_ddr3_vivado/ddr_mig_ex/imports/ddr3_model.sv] -no_script -reset -force -quiet
remove_files  D:/fpga/24_ddr3_vivado/ddr_mig_ex/imports/ddr3_model.sv
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse D:/fpga/24_ddr3_vivado/ddr_mig_ex/imports/ddr3_model_parameters.vh
add_files -fileset sim_1 -norecurse {D:/fpga/24_ddr3_vivado/ddr_mig_ex/imports/wiredly.v D:/fpga/24_ddr3_vivado/ddr_mig_ex/imports/example_top.v D:/fpga/24_ddr3_vivado/ddr_mig_ex/imports/mig_7series_v4_1_rd_data_gen.v D:/fpga/24_ddr3_vivado/ddr_mig_ex/imports/mig_7series_v4_1_data_prbs_gen.v D:/fpga/24_ddr3_vivado/ddr_mig_ex/imports/mig_7series_v4_1_memc_traffic_gen.v D:/fpga/24_ddr3_vivado/ddr_mig_ex/imports/mig_7series_v4_1_read_data_path.v D:/fpga/24_ddr3_vivado/ddr_mig_ex/imports/mig_7series_v4_1_read_posted_fifo.v D:/fpga/24_ddr3_vivado/ddr_mig_ex/imports/mig_7series_v4_1_tg_prbs_gen.v D:/fpga/24_ddr3_vivado/ddr_mig_ex/imports/mig_7series_v4_1_wr_data_gen.v D:/fpga/24_ddr3_vivado/ddr_mig_ex/imports/mig_7series_v4_1_cmd_prbs_gen.v D:/fpga/24_ddr3_vivado/ddr_mig_ex/imports/mig_7series_v4_1_write_data_path.v D:/fpga/24_ddr3_vivado/ddr_mig_ex/imports/mig_7series_v4_1_vio_init_pattern_bram.v D:/fpga/24_ddr3_vivado/ddr_mig_ex/imports/ddr3_model.sv D:/fpga/24_ddr3_vivado/ddr_mig_ex/imports/mig_7series_v4_1_traffic_gen_top.v D:/fpga/24_ddr3_vivado/ddr_mig_ex/imports/mig_7series_v4_1_tg_status.v D:/fpga/24_ddr3_vivado/ddr_mig_ex/imports/sim_tb_top.v D:/fpga/24_ddr3_vivado/ddr_mig_ex/imports/mig_7series_v4_1_afifo.v D:/fpga/24_ddr3_vivado/ddr_mig_ex/imports/mig_7series_v4_1_cmd_gen.v D:/fpga/24_ddr3_vivado/ddr_mig_ex/imports/mig_7series_v4_1_init_mem_pattern_ctr.v D:/fpga/24_ddr3_vivado/ddr_mig_ex/imports/mig_7series_v4_1_memc_flow_vcontrol.v D:/fpga/24_ddr3_vivado/ddr_mig_ex/imports/mig_7series_v4_1_s7ven_data_gen.v}
update_compile_order -fileset sim_1
