#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001d95faea010 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v000001d95fd52ad0_0 .net "PC", 31 0, L_000001d95fdd9980;  1 drivers
v000001d95fd50ff0_0 .net "cycles_consumed", 31 0, v000001d95fd520d0_0;  1 drivers
v000001d95fd52350_0 .var "input_clk", 0 0;
v000001d95fd51090_0 .var "rst", 0 0;
S_000001d95f9fd800 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_000001d95faea010;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_000001d95fc92e90 .functor NOR 1, v000001d95fd52350_0, v000001d95fd3ecc0_0, C4<0>, C4<0>;
L_000001d95fc93050 .functor AND 1, v000001d95fd25b00_0, v000001d95fd25a60_0, C4<1>, C4<1>;
L_000001d95fc93130 .functor AND 1, L_000001d95fc93050, L_000001d95fd525d0, C4<1>, C4<1>;
L_000001d95fc91e60 .functor AND 1, v000001d95fd16840_0, v000001d95fd15ee0_0, C4<1>, C4<1>;
L_000001d95fc93440 .functor AND 1, L_000001d95fc91e60, L_000001d95fd51130, C4<1>, C4<1>;
L_000001d95fc92330 .functor AND 1, v000001d95fd3eae0_0, v000001d95fd3ea40_0, C4<1>, C4<1>;
L_000001d95fc92b10 .functor AND 1, L_000001d95fc92330, L_000001d95fd511d0, C4<1>, C4<1>;
L_000001d95fc91fb0 .functor AND 1, v000001d95fd25b00_0, v000001d95fd25a60_0, C4<1>, C4<1>;
L_000001d95fc93280 .functor AND 1, L_000001d95fc91fb0, L_000001d95fd51310, C4<1>, C4<1>;
L_000001d95fc923a0 .functor AND 1, v000001d95fd16840_0, v000001d95fd15ee0_0, C4<1>, C4<1>;
L_000001d95fc92410 .functor AND 1, L_000001d95fc923a0, L_000001d95fd513b0, C4<1>, C4<1>;
L_000001d95fc92950 .functor AND 1, v000001d95fd3eae0_0, v000001d95fd3ea40_0, C4<1>, C4<1>;
L_000001d95fc92b80 .functor AND 1, L_000001d95fc92950, L_000001d95fd51630, C4<1>, C4<1>;
L_000001d95fd57470 .functor NOT 1, L_000001d95fc92e90, C4<0>, C4<0>, C4<0>;
L_000001d95fd56d00 .functor NOT 1, L_000001d95fc92e90, C4<0>, C4<0>, C4<0>;
L_000001d95fd6dce0 .functor NOT 1, L_000001d95fc92e90, C4<0>, C4<0>, C4<0>;
L_000001d95fd6e5a0 .functor NOT 1, L_000001d95fc92e90, C4<0>, C4<0>, C4<0>;
L_000001d95fd6e3e0 .functor NOT 1, L_000001d95fc92e90, C4<0>, C4<0>, C4<0>;
L_000001d95fdd9980 .functor BUFZ 32, v000001d95fd3c100_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d95fd41d80_0 .net "EX1_ALU_OPER1", 31 0, L_000001d95fd58120;  1 drivers
v000001d95fd41740_0 .net "EX1_ALU_OPER2", 31 0, L_000001d95fd6e370;  1 drivers
v000001d95fd42280_0 .net "EX1_PC", 31 0, v000001d95fd24d40_0;  1 drivers
v000001d95fd43220_0 .net "EX1_PFC", 31 0, v000001d95fd22cc0_0;  1 drivers
v000001d95fd42be0_0 .net "EX1_PFC_to_IF", 31 0, L_000001d95fd4ed90;  1 drivers
v000001d95fd41880_0 .net "EX1_forward_to_B", 31 0, v000001d95fd23c60_0;  1 drivers
v000001d95fd42c80_0 .net "EX1_is_beq", 0 0, v000001d95fd23a80_0;  1 drivers
v000001d95fd432c0_0 .net "EX1_is_bne", 0 0, v000001d95fd23bc0_0;  1 drivers
v000001d95fd42500_0 .net "EX1_is_jal", 0 0, v000001d95fd24200_0;  1 drivers
v000001d95fd42d20_0 .net "EX1_is_jr", 0 0, v000001d95fd24840_0;  1 drivers
v000001d95fd40f20_0 .net "EX1_is_oper2_immed", 0 0, v000001d95fd23300_0;  1 drivers
v000001d95fd42960_0 .net "EX1_memread", 0 0, v000001d95fd23e40_0;  1 drivers
v000001d95fd40b60_0 .net "EX1_memwrite", 0 0, v000001d95fd24160_0;  1 drivers
v000001d95fd425a0_0 .net "EX1_opcode", 11 0, v000001d95fd231c0_0;  1 drivers
v000001d95fd40c00_0 .net "EX1_predicted", 0 0, v000001d95fd22b80_0;  1 drivers
v000001d95fd42780_0 .net "EX1_rd_ind", 4 0, v000001d95fd236c0_0;  1 drivers
v000001d95fd416a0_0 .net "EX1_rd_indzero", 0 0, v000001d95fd23080_0;  1 drivers
v000001d95fd426e0_0 .net "EX1_regwrite", 0 0, v000001d95fd23120_0;  1 drivers
v000001d95fd42640_0 .net "EX1_rs1", 31 0, v000001d95fd24480_0;  1 drivers
v000001d95fd414c0_0 .net "EX1_rs1_ind", 4 0, v000001d95fd22e00_0;  1 drivers
v000001d95fd41600_0 .net "EX1_rs2", 31 0, v000001d95fd240c0_0;  1 drivers
v000001d95fd42dc0_0 .net "EX1_rs2_ind", 4 0, v000001d95fd22c20_0;  1 drivers
v000001d95fd419c0_0 .net "EX1_rs2_out", 31 0, L_000001d95fd6db20;  1 drivers
v000001d95fd40fc0_0 .net "EX2_ALU_OPER1", 31 0, v000001d95fd26140_0;  1 drivers
v000001d95fd42e60_0 .net "EX2_ALU_OPER2", 31 0, v000001d95fd25600_0;  1 drivers
v000001d95fd40ca0_0 .net "EX2_ALU_OUT", 31 0, L_000001d95fd4f330;  1 drivers
v000001d95fd42820_0 .net "EX2_PC", 31 0, v000001d95fd26500_0;  1 drivers
v000001d95fd42f00_0 .net "EX2_PFC_to_IF", 31 0, v000001d95fd266e0_0;  1 drivers
v000001d95fd42a00_0 .net "EX2_forward_to_B", 31 0, v000001d95fd25ec0_0;  1 drivers
v000001d95fd42fa0_0 .net "EX2_is_beq", 0 0, v000001d95fd256a0_0;  1 drivers
v000001d95fd42b40_0 .net "EX2_is_bne", 0 0, v000001d95fd265a0_0;  1 drivers
v000001d95fd428c0_0 .net "EX2_is_jal", 0 0, v000001d95fd257e0_0;  1 drivers
v000001d95fd42aa0_0 .net "EX2_is_jr", 0 0, v000001d95fd26640_0;  1 drivers
v000001d95fd43040_0 .net "EX2_is_oper2_immed", 0 0, v000001d95fd25920_0;  1 drivers
v000001d95fd42320_0 .net "EX2_memread", 0 0, v000001d95fd259c0_0;  1 drivers
v000001d95fd41ec0_0 .net "EX2_memwrite", 0 0, v000001d95fd261e0_0;  1 drivers
v000001d95fd41380_0 .net "EX2_opcode", 11 0, v000001d95fd26820_0;  1 drivers
v000001d95fd40d40_0 .net "EX2_predicted", 0 0, v000001d95fd251a0_0;  1 drivers
v000001d95fd40de0_0 .net "EX2_rd_ind", 4 0, v000001d95fd25240_0;  1 drivers
v000001d95fd41420_0 .net "EX2_rd_indzero", 0 0, v000001d95fd25a60_0;  1 drivers
v000001d95fd41560_0 .net "EX2_regwrite", 0 0, v000001d95fd25b00_0;  1 drivers
v000001d95fd417e0_0 .net "EX2_rs1", 31 0, v000001d95fd26000_0;  1 drivers
v000001d95fd41060_0 .net "EX2_rs1_ind", 4 0, v000001d95fd25ba0_0;  1 drivers
v000001d95fd41a60_0 .net "EX2_rs2_ind", 4 0, v000001d95fd260a0_0;  1 drivers
v000001d95fd423c0_0 .net "EX2_rs2_out", 31 0, v000001d95fd252e0_0;  1 drivers
v000001d95fd40e80_0 .net "ID_INST", 31 0, v000001d95fd2a9d0_0;  1 drivers
v000001d95fd41100_0 .net "ID_PC", 31 0, v000001d95fd2aa70_0;  1 drivers
v000001d95fd41920_0 .net "ID_PFC_to_EX", 31 0, L_000001d95fd55870;  1 drivers
v000001d95fd41f60_0 .net "ID_PFC_to_IF", 31 0, L_000001d95fd54330;  1 drivers
v000001d95fd411a0_0 .net "ID_forward_to_B", 31 0, L_000001d95fd53750;  1 drivers
v000001d95fd41240_0 .net "ID_is_beq", 0 0, L_000001d95fd54b50;  1 drivers
v000001d95fd41e20_0 .net "ID_is_bne", 0 0, L_000001d95fd54e70;  1 drivers
v000001d95fd412e0_0 .net "ID_is_j", 0 0, L_000001d95fd559b0;  1 drivers
v000001d95fd41b00_0 .net "ID_is_jal", 0 0, L_000001d95fd55eb0;  1 drivers
v000001d95fd41ba0_0 .net "ID_is_jr", 0 0, L_000001d95fd552d0;  1 drivers
v000001d95fd42000_0 .net "ID_is_oper2_immed", 0 0, L_000001d95fd577f0;  1 drivers
v000001d95fd420a0_0 .net "ID_memread", 0 0, L_000001d95fd55af0;  1 drivers
v000001d95fd42140_0 .net "ID_memwrite", 0 0, L_000001d95fd55f50;  1 drivers
v000001d95fd421e0_0 .net "ID_opcode", 11 0, v000001d95fd3d960_0;  1 drivers
v000001d95fd42460_0 .net "ID_predicted", 0 0, v000001d95fd2c5f0_0;  1 drivers
v000001d95fd43a40_0 .net "ID_rd_ind", 4 0, v000001d95fd3e220_0;  1 drivers
v000001d95fd439a0_0 .net "ID_regwrite", 0 0, L_000001d95fd55b90;  1 drivers
v000001d95fd43360_0 .net "ID_rs1", 31 0, v000001d95fd292b0_0;  1 drivers
v000001d95fd43400_0 .net "ID_rs1_ind", 4 0, v000001d95fd3cce0_0;  1 drivers
v000001d95fd434a0_0 .net "ID_rs2", 31 0, v000001d95fd29530_0;  1 drivers
v000001d95fd43860_0 .net "ID_rs2_ind", 4 0, v000001d95fd3e180_0;  1 drivers
v000001d95fd43900_0 .net "IF_INST", 31 0, L_000001d95fd57940;  1 drivers
v000001d95fd43540_0 .net "IF_pc", 31 0, v000001d95fd3c100_0;  1 drivers
v000001d95fd437c0_0 .net "MEM_ALU_OUT", 31 0, v000001d95fd16480_0;  1 drivers
v000001d95fd435e0_0 .net "MEM_Data_mem_out", 31 0, v000001d95fd40660_0;  1 drivers
v000001d95fd43680_0 .net "MEM_memread", 0 0, v000001d95fd16b60_0;  1 drivers
v000001d95fd43720_0 .net "MEM_memwrite", 0 0, v000001d95fd16980_0;  1 drivers
v000001d95fd52530_0 .net "MEM_opcode", 11 0, v000001d95fd16200_0;  1 drivers
v000001d95fd518b0_0 .net "MEM_rd_ind", 4 0, v000001d95fd159e0_0;  1 drivers
v000001d95fd516d0_0 .net "MEM_rd_indzero", 0 0, v000001d95fd15ee0_0;  1 drivers
v000001d95fd527b0_0 .net "MEM_regwrite", 0 0, v000001d95fd16840_0;  1 drivers
v000001d95fd51770_0 .net "MEM_rs2", 31 0, v000001d95fd16ca0_0;  1 drivers
v000001d95fd51f90_0 .net "PC", 31 0, L_000001d95fdd9980;  alias, 1 drivers
v000001d95fd51810_0 .net "STALL_ID1_FLUSH", 0 0, v000001d95fd2e3f0_0;  1 drivers
v000001d95fd51db0_0 .net "STALL_ID2_FLUSH", 0 0, v000001d95fd2e530_0;  1 drivers
v000001d95fd51c70_0 .net "STALL_IF_FLUSH", 0 0, v000001d95fd2ecb0_0;  1 drivers
v000001d95fd51d10_0 .net "WB_ALU_OUT", 31 0, v000001d95fd40200_0;  1 drivers
v000001d95fd50910_0 .net "WB_Data_mem_out", 31 0, v000001d95fd3e680_0;  1 drivers
v000001d95fd52b70_0 .net "WB_memread", 0 0, v000001d95fd3e720_0;  1 drivers
v000001d95fd50af0_0 .net "WB_rd_ind", 4 0, v000001d95fd3e7c0_0;  1 drivers
v000001d95fd51950_0 .net "WB_rd_indzero", 0 0, v000001d95fd3ea40_0;  1 drivers
v000001d95fd519f0_0 .net "WB_regwrite", 0 0, v000001d95fd3eae0_0;  1 drivers
v000001d95fd52c10_0 .net "Wrong_prediction", 0 0, L_000001d95fd6e610;  1 drivers
v000001d95fd509b0_0 .net *"_ivl_1", 0 0, L_000001d95fc93050;  1 drivers
v000001d95fd50cd0_0 .net *"_ivl_13", 0 0, L_000001d95fc92330;  1 drivers
v000001d95fd51a90_0 .net *"_ivl_14", 0 0, L_000001d95fd511d0;  1 drivers
v000001d95fd51b30_0 .net *"_ivl_19", 0 0, L_000001d95fc91fb0;  1 drivers
v000001d95fd51bd0_0 .net *"_ivl_2", 0 0, L_000001d95fd525d0;  1 drivers
v000001d95fd50a50_0 .net *"_ivl_20", 0 0, L_000001d95fd51310;  1 drivers
v000001d95fd52850_0 .net *"_ivl_25", 0 0, L_000001d95fc923a0;  1 drivers
v000001d95fd52f30_0 .net *"_ivl_26", 0 0, L_000001d95fd513b0;  1 drivers
v000001d95fd51ef0_0 .net *"_ivl_31", 0 0, L_000001d95fc92950;  1 drivers
v000001d95fd51e50_0 .net *"_ivl_32", 0 0, L_000001d95fd51630;  1 drivers
v000001d95fd528f0_0 .net *"_ivl_40", 31 0, L_000001d95fd55cd0;  1 drivers
L_000001d95fd70c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d95fd523f0_0 .net *"_ivl_43", 26 0, L_000001d95fd70c58;  1 drivers
L_000001d95fd70ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d95fd52030_0 .net/2u *"_ivl_44", 31 0, L_000001d95fd70ca0;  1 drivers
v000001d95fd53070_0 .net *"_ivl_52", 31 0, L_000001d95fdc4a90;  1 drivers
L_000001d95fd70d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d95fd52670_0 .net *"_ivl_55", 26 0, L_000001d95fd70d30;  1 drivers
L_000001d95fd70d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d95fd50c30_0 .net/2u *"_ivl_56", 31 0, L_000001d95fd70d78;  1 drivers
v000001d95fd52cb0_0 .net *"_ivl_7", 0 0, L_000001d95fc91e60;  1 drivers
v000001d95fd52710_0 .net *"_ivl_8", 0 0, L_000001d95fd51130;  1 drivers
v000001d95fd514f0_0 .net "alu_selA", 1 0, L_000001d95fd51270;  1 drivers
v000001d95fd50e10_0 .net "alu_selB", 1 0, L_000001d95fd54290;  1 drivers
v000001d95fd52990_0 .net "clk", 0 0, L_000001d95fc92e90;  1 drivers
v000001d95fd520d0_0 .var "cycles_consumed", 31 0;
v000001d95fd52d50_0 .net "exhaz", 0 0, L_000001d95fc93440;  1 drivers
v000001d95fd50eb0_0 .net "exhaz2", 0 0, L_000001d95fc92410;  1 drivers
v000001d95fd50d70_0 .net "hlt", 0 0, v000001d95fd3ecc0_0;  1 drivers
v000001d95fd52df0_0 .net "idhaz", 0 0, L_000001d95fc93130;  1 drivers
v000001d95fd52170_0 .net "idhaz2", 0 0, L_000001d95fc93280;  1 drivers
v000001d95fd52fd0_0 .net "if_id_write", 0 0, v000001d95fd2f250_0;  1 drivers
v000001d95fd51590_0 .net "input_clk", 0 0, v000001d95fd52350_0;  1 drivers
v000001d95fd52490_0 .net "is_branch_and_taken", 0 0, L_000001d95fd56910;  1 drivers
v000001d95fd52e90_0 .net "memhaz", 0 0, L_000001d95fc92b10;  1 drivers
v000001d95fd52210_0 .net "memhaz2", 0 0, L_000001d95fc92b80;  1 drivers
v000001d95fd52a30_0 .net "pc_src", 2 0, L_000001d95fd537f0;  1 drivers
v000001d95fd50b90_0 .net "pc_write", 0 0, v000001d95fd2ef30_0;  1 drivers
v000001d95fd50f50_0 .net "rst", 0 0, v000001d95fd51090_0;  1 drivers
v000001d95fd522b0_0 .net "store_rs2_forward", 1 0, L_000001d95fd54bf0;  1 drivers
v000001d95fd51450_0 .net "wdata_to_reg_file", 31 0, L_000001d95fdd93d0;  1 drivers
E_000001d95fc9be50/0 .event negedge, v000001d95fd2e670_0;
E_000001d95fc9be50/1 .event posedge, v000001d95fd15c60_0;
E_000001d95fc9be50 .event/or E_000001d95fc9be50/0, E_000001d95fc9be50/1;
L_000001d95fd525d0 .cmp/eq 5, v000001d95fd25240_0, v000001d95fd22e00_0;
L_000001d95fd51130 .cmp/eq 5, v000001d95fd159e0_0, v000001d95fd22e00_0;
L_000001d95fd511d0 .cmp/eq 5, v000001d95fd3e7c0_0, v000001d95fd22e00_0;
L_000001d95fd51310 .cmp/eq 5, v000001d95fd25240_0, v000001d95fd22c20_0;
L_000001d95fd513b0 .cmp/eq 5, v000001d95fd159e0_0, v000001d95fd22c20_0;
L_000001d95fd51630 .cmp/eq 5, v000001d95fd3e7c0_0, v000001d95fd22c20_0;
L_000001d95fd55cd0 .concat [ 5 27 0 0], v000001d95fd3e220_0, L_000001d95fd70c58;
L_000001d95fd55d70 .cmp/ne 32, L_000001d95fd55cd0, L_000001d95fd70ca0;
L_000001d95fdc4a90 .concat [ 5 27 0 0], v000001d95fd25240_0, L_000001d95fd70d30;
L_000001d95fdc4e50 .cmp/ne 32, L_000001d95fdc4a90, L_000001d95fd70d78;
S_000001d95f9fd990 .scope module, "FA" "forwardA" 3 57, 4 1 0, S_000001d95f9fd800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_000001d95fc931a0 .functor NOT 1, L_000001d95fc93440, C4<0>, C4<0>, C4<0>;
L_000001d95fc92d40 .functor AND 1, L_000001d95fc92b10, L_000001d95fc931a0, C4<1>, C4<1>;
L_000001d95fc934b0 .functor OR 1, L_000001d95fc93130, L_000001d95fc92d40, C4<0>, C4<0>;
L_000001d95fc91f40 .functor OR 1, L_000001d95fc93130, L_000001d95fc93440, C4<0>, C4<0>;
v000001d95fcb8ff0_0 .net *"_ivl_12", 0 0, L_000001d95fc91f40;  1 drivers
v000001d95fcb8a50_0 .net *"_ivl_2", 0 0, L_000001d95fc931a0;  1 drivers
v000001d95fcb84b0_0 .net *"_ivl_5", 0 0, L_000001d95fc92d40;  1 drivers
v000001d95fcb8050_0 .net *"_ivl_7", 0 0, L_000001d95fc934b0;  1 drivers
v000001d95fcb8190_0 .net "alu_selA", 1 0, L_000001d95fd51270;  alias, 1 drivers
v000001d95fcb9630_0 .net "exhaz", 0 0, L_000001d95fc93440;  alias, 1 drivers
v000001d95fcb7ab0_0 .net "idhaz", 0 0, L_000001d95fc93130;  alias, 1 drivers
v000001d95fcb7b50_0 .net "memhaz", 0 0, L_000001d95fc92b10;  alias, 1 drivers
L_000001d95fd51270 .concat8 [ 1 1 0 0], L_000001d95fc934b0, L_000001d95fc91f40;
S_000001d95fa829c0 .scope module, "FB" "forwardB" 3 68, 5 1 0, S_000001d95f9fd800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_000001d95fc93210 .functor NOT 1, L_000001d95fc92410, C4<0>, C4<0>, C4<0>;
L_000001d95fc92170 .functor AND 1, L_000001d95fc92b80, L_000001d95fc93210, C4<1>, C4<1>;
L_000001d95fc92480 .functor OR 1, L_000001d95fc93280, L_000001d95fc92170, C4<0>, C4<0>;
L_000001d95fc921e0 .functor NOT 1, v000001d95fd23300_0, C4<0>, C4<0>, C4<0>;
L_000001d95fc92250 .functor AND 1, L_000001d95fc92480, L_000001d95fc921e0, C4<1>, C4<1>;
L_000001d95fc924f0 .functor OR 1, L_000001d95fc93280, L_000001d95fc92410, C4<0>, C4<0>;
L_000001d95fc925d0 .functor NOT 1, v000001d95fd23300_0, C4<0>, C4<0>, C4<0>;
L_000001d95fc93670 .functor AND 1, L_000001d95fc924f0, L_000001d95fc925d0, C4<1>, C4<1>;
v000001d95fcb87d0_0 .net "EX1_is_oper2_immed", 0 0, v000001d95fd23300_0;  alias, 1 drivers
v000001d95fcb7f10_0 .net *"_ivl_11", 0 0, L_000001d95fc92250;  1 drivers
v000001d95fcb9090_0 .net *"_ivl_16", 0 0, L_000001d95fc924f0;  1 drivers
v000001d95fcb9130_0 .net *"_ivl_17", 0 0, L_000001d95fc925d0;  1 drivers
v000001d95fcb7bf0_0 .net *"_ivl_2", 0 0, L_000001d95fc93210;  1 drivers
v000001d95fcb7c90_0 .net *"_ivl_20", 0 0, L_000001d95fc93670;  1 drivers
v000001d95fcb8af0_0 .net *"_ivl_5", 0 0, L_000001d95fc92170;  1 drivers
v000001d95fcb7fb0_0 .net *"_ivl_7", 0 0, L_000001d95fc92480;  1 drivers
v000001d95fcb8b90_0 .net *"_ivl_8", 0 0, L_000001d95fc921e0;  1 drivers
v000001d95fcb8230_0 .net "alu_selB", 1 0, L_000001d95fd54290;  alias, 1 drivers
v000001d95fcb9270_0 .net "exhaz", 0 0, L_000001d95fc92410;  alias, 1 drivers
v000001d95fcb8eb0_0 .net "idhaz", 0 0, L_000001d95fc93280;  alias, 1 drivers
v000001d95fcb82d0_0 .net "memhaz", 0 0, L_000001d95fc92b80;  alias, 1 drivers
L_000001d95fd54290 .concat8 [ 1 1 0 0], L_000001d95fc92250, L_000001d95fc93670;
S_000001d95fa82b50 .scope module, "FC" "forwardC" 3 74, 6 1 0, S_000001d95f9fd800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_000001d95fc93830 .functor NOT 1, L_000001d95fc92410, C4<0>, C4<0>, C4<0>;
L_000001d95fc936e0 .functor AND 1, L_000001d95fc92b80, L_000001d95fc93830, C4<1>, C4<1>;
L_000001d95fc93750 .functor OR 1, L_000001d95fc93280, L_000001d95fc936e0, C4<0>, C4<0>;
L_000001d95fc93520 .functor OR 1, L_000001d95fc93280, L_000001d95fc92410, C4<0>, C4<0>;
v000001d95fcb8cd0_0 .net *"_ivl_12", 0 0, L_000001d95fc93520;  1 drivers
v000001d95fcb8370_0 .net *"_ivl_2", 0 0, L_000001d95fc93830;  1 drivers
v000001d95fcb8d70_0 .net *"_ivl_5", 0 0, L_000001d95fc936e0;  1 drivers
v000001d95fcb8410_0 .net *"_ivl_7", 0 0, L_000001d95fc93750;  1 drivers
v000001d95fcb8550_0 .net "exhaz", 0 0, L_000001d95fc92410;  alias, 1 drivers
v000001d95fcb85f0_0 .net "idhaz", 0 0, L_000001d95fc93280;  alias, 1 drivers
v000001d95fc37510_0 .net "memhaz", 0 0, L_000001d95fc92b80;  alias, 1 drivers
v000001d95fc38b90_0 .net "store_rs2_forward", 1 0, L_000001d95fd54bf0;  alias, 1 drivers
L_000001d95fd54bf0 .concat8 [ 1 1 0 0], L_000001d95fc93750, L_000001d95fc93520;
S_000001d95fad9b60 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 174, 7 2 0, S_000001d95f9fd800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v000001d95fc37d30_0 .net "EX_ALU_OUT", 31 0, L_000001d95fd4f330;  alias, 1 drivers
v000001d95fc37e70_0 .net "EX_memread", 0 0, v000001d95fd259c0_0;  alias, 1 drivers
v000001d95fc1eb20_0 .net "EX_memwrite", 0 0, v000001d95fd261e0_0;  alias, 1 drivers
v000001d95fc20420_0 .net "EX_opcode", 11 0, v000001d95fd26820_0;  alias, 1 drivers
v000001d95fd16fc0_0 .net "EX_rd_ind", 4 0, v000001d95fd25240_0;  alias, 1 drivers
v000001d95fd167a0_0 .net "EX_rd_indzero", 0 0, L_000001d95fdc4e50;  1 drivers
v000001d95fd15a80_0 .net "EX_regwrite", 0 0, v000001d95fd25b00_0;  alias, 1 drivers
v000001d95fd16c00_0 .net "EX_rs2_out", 31 0, v000001d95fd252e0_0;  alias, 1 drivers
v000001d95fd16480_0 .var "MEM_ALU_OUT", 31 0;
v000001d95fd16b60_0 .var "MEM_memread", 0 0;
v000001d95fd16980_0 .var "MEM_memwrite", 0 0;
v000001d95fd16200_0 .var "MEM_opcode", 11 0;
v000001d95fd159e0_0 .var "MEM_rd_ind", 4 0;
v000001d95fd15ee0_0 .var "MEM_rd_indzero", 0 0;
v000001d95fd16840_0 .var "MEM_regwrite", 0 0;
v000001d95fd16ca0_0 .var "MEM_rs2", 31 0;
v000001d95fd15e40_0 .net "clk", 0 0, L_000001d95fd6e5a0;  1 drivers
v000001d95fd15c60_0 .net "rst", 0 0, v000001d95fd51090_0;  alias, 1 drivers
E_000001d95fc9c2d0 .event posedge, v000001d95fd15c60_0, v000001d95fd15e40_0;
S_000001d95fad9cf0 .scope module, "ex_stage" "EX_stage" 3 149, 8 1 0, S_000001d95f9fd800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_000001d95fac1500 .param/l "add" 0 9 6, C4<000000100000>;
P_000001d95fac1538 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001d95fac1570 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001d95fac15a8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001d95fac15e0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001d95fac1618 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001d95fac1650 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001d95fac1688 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001d95fac16c0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001d95fac16f8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001d95fac1730 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001d95fac1768 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001d95fac17a0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001d95fac17d8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001d95fac1810 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001d95fac1848 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001d95fac1880 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001d95fac18b8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001d95fac18f0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001d95fac1928 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001d95fac1960 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001d95fac1998 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001d95fac19d0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001d95fac1a08 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001d95fac1a40 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001d95fd6de30 .functor XOR 1, L_000001d95fd6ddc0, v000001d95fd251a0_0, C4<0>, C4<0>;
L_000001d95fd6e6f0 .functor NOT 1, L_000001d95fd6de30, C4<0>, C4<0>, C4<0>;
L_000001d95fd6e530 .functor OR 1, v000001d95fd51090_0, L_000001d95fd6e6f0, C4<0>, C4<0>;
L_000001d95fd6e610 .functor NOT 1, L_000001d95fd6e530, C4<0>, C4<0>, C4<0>;
v000001d95fd18a50_0 .net "ALU_OP", 3 0, v000001d95fd187d0_0;  1 drivers
v000001d95fd1a990_0 .net "BranchDecision", 0 0, L_000001d95fd6ddc0;  1 drivers
v000001d95fd1a8f0_0 .net "CF", 0 0, v000001d95fd17970_0;  1 drivers
v000001d95fd1a3f0_0 .net "EX_opcode", 11 0, v000001d95fd26820_0;  alias, 1 drivers
v000001d95fd19db0_0 .net "Wrong_prediction", 0 0, L_000001d95fd6e610;  alias, 1 drivers
v000001d95fd1aa30_0 .net "ZF", 0 0, L_000001d95fd6d0a0;  1 drivers
L_000001d95fd70ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001d95fd1a490_0 .net/2u *"_ivl_0", 31 0, L_000001d95fd70ce8;  1 drivers
v000001d95fd1a350_0 .net *"_ivl_11", 0 0, L_000001d95fd6e530;  1 drivers
v000001d95fd1ab70_0 .net *"_ivl_2", 31 0, L_000001d95fd50690;  1 drivers
v000001d95fd19ef0_0 .net *"_ivl_6", 0 0, L_000001d95fd6de30;  1 drivers
v000001d95fd1ac10_0 .net *"_ivl_8", 0 0, L_000001d95fd6e6f0;  1 drivers
v000001d95fd1a530_0 .net "alu_out", 31 0, L_000001d95fd4f330;  alias, 1 drivers
v000001d95fd1a5d0_0 .net "alu_outw", 31 0, v000001d95fd18190_0;  1 drivers
v000001d95fd1a0d0_0 .net "is_beq", 0 0, v000001d95fd256a0_0;  alias, 1 drivers
v000001d95fd1adf0_0 .net "is_bne", 0 0, v000001d95fd265a0_0;  alias, 1 drivers
v000001d95fd1aad0_0 .net "is_jal", 0 0, v000001d95fd257e0_0;  alias, 1 drivers
v000001d95fd1a030_0 .net "oper1", 31 0, v000001d95fd26140_0;  alias, 1 drivers
v000001d95fd19b30_0 .net "oper2", 31 0, v000001d95fd25600_0;  alias, 1 drivers
v000001d95fd1a710_0 .net "pc", 31 0, v000001d95fd26500_0;  alias, 1 drivers
v000001d95fd1ae90_0 .net "predicted", 0 0, v000001d95fd251a0_0;  alias, 1 drivers
v000001d95fd19c70_0 .net "rst", 0 0, v000001d95fd51090_0;  alias, 1 drivers
L_000001d95fd50690 .arith/sum 32, v000001d95fd26500_0, L_000001d95fd70ce8;
L_000001d95fd4f330 .functor MUXZ 32, v000001d95fd18190_0, L_000001d95fd50690, v000001d95fd257e0_0, C4<>;
S_000001d95fb20200 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_000001d95fad9cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_000001d95fd6d810 .functor AND 1, v000001d95fd256a0_0, L_000001d95fd6d7a0, C4<1>, C4<1>;
L_000001d95fd6d8f0 .functor NOT 1, L_000001d95fd6d7a0, C4<0>, C4<0>, C4<0>;
L_000001d95fd6d960 .functor AND 1, v000001d95fd265a0_0, L_000001d95fd6d8f0, C4<1>, C4<1>;
L_000001d95fd6ddc0 .functor OR 1, L_000001d95fd6d810, L_000001d95fd6d960, C4<0>, C4<0>;
v000001d95fd18af0_0 .net "BranchDecision", 0 0, L_000001d95fd6ddc0;  alias, 1 drivers
v000001d95fd18b90_0 .net *"_ivl_2", 0 0, L_000001d95fd6d8f0;  1 drivers
v000001d95fd19130_0 .net "is_beq", 0 0, v000001d95fd256a0_0;  alias, 1 drivers
v000001d95fd19310_0 .net "is_beq_taken", 0 0, L_000001d95fd6d810;  1 drivers
v000001d95fd180f0_0 .net "is_bne", 0 0, v000001d95fd265a0_0;  alias, 1 drivers
v000001d95fd193b0_0 .net "is_bne_taken", 0 0, L_000001d95fd6d960;  1 drivers
v000001d95fd17150_0 .net "is_eq", 0 0, L_000001d95fd6d7a0;  1 drivers
v000001d95fd178d0_0 .net "oper1", 31 0, v000001d95fd26140_0;  alias, 1 drivers
v000001d95fd18730_0 .net "oper2", 31 0, v000001d95fd25600_0;  alias, 1 drivers
S_000001d95fb20390 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_000001d95fb20200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_000001d95fd6df10 .functor XOR 1, L_000001d95fd4fd30, L_000001d95fd4f6f0, C4<0>, C4<0>;
L_000001d95fd6cee0 .functor XOR 1, L_000001d95fd4f3d0, L_000001d95fd4fe70, C4<0>, C4<0>;
L_000001d95fd6e060 .functor XOR 1, L_000001d95fd4ffb0, L_000001d95fd50050, C4<0>, C4<0>;
L_000001d95fd6dc00 .functor XOR 1, L_000001d95fd4ee30, L_000001d95fd50190, C4<0>, C4<0>;
L_000001d95fd6ce70 .functor XOR 1, L_000001d95fd50230, L_000001d95fd504b0, C4<0>, C4<0>;
L_000001d95fd6d5e0 .functor XOR 1, L_000001d95fd505f0, L_000001d95fd50730, C4<0>, C4<0>;
L_000001d95fd6e0d0 .functor XOR 1, L_000001d95fdc00d0, L_000001d95fdc0f30, C4<0>, C4<0>;
L_000001d95fd6d490 .functor XOR 1, L_000001d95fdc0710, L_000001d95fdc08f0, C4<0>, C4<0>;
L_000001d95fd6c8c0 .functor XOR 1, L_000001d95fdc2010, L_000001d95fdc0cb0, C4<0>, C4<0>;
L_000001d95fd6c930 .functor XOR 1, L_000001d95fdc1070, L_000001d95fdc2510, C4<0>, C4<0>;
L_000001d95fd6c9a0 .functor XOR 1, L_000001d95fdc11b0, L_000001d95fdc02b0, C4<0>, C4<0>;
L_000001d95fd6d500 .functor XOR 1, L_000001d95fdc1f70, L_000001d95fdc1a70, C4<0>, C4<0>;
L_000001d95fd6d570 .functor XOR 1, L_000001d95fdc21f0, L_000001d95fdc1b10, C4<0>, C4<0>;
L_000001d95fd6cfc0 .functor XOR 1, L_000001d95fdc0df0, L_000001d95fdc2470, C4<0>, C4<0>;
L_000001d95fd6d110 .functor XOR 1, L_000001d95fdc16b0, L_000001d95fdc0fd0, C4<0>, C4<0>;
L_000001d95fd6ca80 .functor XOR 1, L_000001d95fdbff90, L_000001d95fdc1570, C4<0>, C4<0>;
L_000001d95fd6ca10 .functor XOR 1, L_000001d95fdc0b70, L_000001d95fdc1bb0, C4<0>, C4<0>;
L_000001d95fd6caf0 .functor XOR 1, L_000001d95fdc0990, L_000001d95fdc1390, C4<0>, C4<0>;
L_000001d95fd6d6c0 .functor XOR 1, L_000001d95fdc0170, L_000001d95fdc0d50, C4<0>, C4<0>;
L_000001d95fd6cb60 .functor XOR 1, L_000001d95fdc1e30, L_000001d95fdc2150, C4<0>, C4<0>;
L_000001d95fd6cc40 .functor XOR 1, L_000001d95fdc03f0, L_000001d95fdc26f0, C4<0>, C4<0>;
L_000001d95fd6d180 .functor XOR 1, L_000001d95fdc0350, L_000001d95fdc0c10, C4<0>, C4<0>;
L_000001d95fd6cd20 .functor XOR 1, L_000001d95fdc0a30, L_000001d95fdc20b0, C4<0>, C4<0>;
L_000001d95fd6d730 .functor XOR 1, L_000001d95fdc1110, L_000001d95fdc0530, C4<0>, C4<0>;
L_000001d95fd6da40 .functor XOR 1, L_000001d95fdc1d90, L_000001d95fdc2290, C4<0>, C4<0>;
L_000001d95fd6dc70 .functor XOR 1, L_000001d95fdc14d0, L_000001d95fdc1750, C4<0>, C4<0>;
L_000001d95fd6d650 .functor XOR 1, L_000001d95fdc0e90, L_000001d95fdc1250, C4<0>, C4<0>;
L_000001d95fd6dd50 .functor XOR 1, L_000001d95fdc1cf0, L_000001d95fdc0670, C4<0>, C4<0>;
L_000001d95fd6d880 .functor XOR 1, L_000001d95fdc2330, L_000001d95fdc0ad0, C4<0>, C4<0>;
L_000001d95fd6d1f0 .functor XOR 1, L_000001d95fdc0030, L_000001d95fdc12f0, C4<0>, C4<0>;
L_000001d95fd6d260 .functor XOR 1, L_000001d95fdc05d0, L_000001d95fdc1c50, C4<0>, C4<0>;
L_000001d95fd6d340 .functor XOR 1, L_000001d95fdc1430, L_000001d95fdc1610, C4<0>, C4<0>;
L_000001d95fd6d7a0/0/0 .functor OR 1, L_000001d95fdc23d0, L_000001d95fdc25b0, L_000001d95fdc07b0, L_000001d95fdc0490;
L_000001d95fd6d7a0/0/4 .functor OR 1, L_000001d95fdc2650, L_000001d95fdc0210, L_000001d95fdc17f0, L_000001d95fdc1890;
L_000001d95fd6d7a0/0/8 .functor OR 1, L_000001d95fdc0850, L_000001d95fdc1930, L_000001d95fdc19d0, L_000001d95fdc2e70;
L_000001d95fd6d7a0/0/12 .functor OR 1, L_000001d95fdc4ef0, L_000001d95fdc4c70, L_000001d95fdc3e10, L_000001d95fdc30f0;
L_000001d95fd6d7a0/0/16 .functor OR 1, L_000001d95fdc28d0, L_000001d95fdc2b50, L_000001d95fdc4bd0, L_000001d95fdc32d0;
L_000001d95fd6d7a0/0/20 .functor OR 1, L_000001d95fdc49f0, L_000001d95fdc3b90, L_000001d95fdc3eb0, L_000001d95fdc2970;
L_000001d95fd6d7a0/0/24 .functor OR 1, L_000001d95fdc3370, L_000001d95fdc3690, L_000001d95fdc3190, L_000001d95fdc4d10;
L_000001d95fd6d7a0/0/28 .functor OR 1, L_000001d95fdc43b0, L_000001d95fdc2f10, L_000001d95fdc3cd0, L_000001d95fdc48b0;
L_000001d95fd6d7a0/1/0 .functor OR 1, L_000001d95fd6d7a0/0/0, L_000001d95fd6d7a0/0/4, L_000001d95fd6d7a0/0/8, L_000001d95fd6d7a0/0/12;
L_000001d95fd6d7a0/1/4 .functor OR 1, L_000001d95fd6d7a0/0/16, L_000001d95fd6d7a0/0/20, L_000001d95fd6d7a0/0/24, L_000001d95fd6d7a0/0/28;
L_000001d95fd6d7a0 .functor NOR 1, L_000001d95fd6d7a0/1/0, L_000001d95fd6d7a0/1/4, C4<0>, C4<0>;
v000001d95fd168e0_0 .net *"_ivl_0", 0 0, L_000001d95fd6df10;  1 drivers
v000001d95fd16520_0 .net *"_ivl_101", 0 0, L_000001d95fdc1bb0;  1 drivers
v000001d95fd16d40_0 .net *"_ivl_102", 0 0, L_000001d95fd6caf0;  1 drivers
v000001d95fd15f80_0 .net *"_ivl_105", 0 0, L_000001d95fdc0990;  1 drivers
v000001d95fd163e0_0 .net *"_ivl_107", 0 0, L_000001d95fdc1390;  1 drivers
v000001d95fd16ac0_0 .net *"_ivl_108", 0 0, L_000001d95fd6d6c0;  1 drivers
v000001d95fd15b20_0 .net *"_ivl_11", 0 0, L_000001d95fd4fe70;  1 drivers
v000001d95fd16de0_0 .net *"_ivl_111", 0 0, L_000001d95fdc0170;  1 drivers
v000001d95fd16e80_0 .net *"_ivl_113", 0 0, L_000001d95fdc0d50;  1 drivers
v000001d95fd15bc0_0 .net *"_ivl_114", 0 0, L_000001d95fd6cb60;  1 drivers
v000001d95fd16f20_0 .net *"_ivl_117", 0 0, L_000001d95fdc1e30;  1 drivers
v000001d95fd15940_0 .net *"_ivl_119", 0 0, L_000001d95fdc2150;  1 drivers
v000001d95fd16020_0 .net *"_ivl_12", 0 0, L_000001d95fd6e060;  1 drivers
v000001d95fd15d00_0 .net *"_ivl_120", 0 0, L_000001d95fd6cc40;  1 drivers
v000001d95fd15da0_0 .net *"_ivl_123", 0 0, L_000001d95fdc03f0;  1 drivers
v000001d95fd160c0_0 .net *"_ivl_125", 0 0, L_000001d95fdc26f0;  1 drivers
v000001d95fd16340_0 .net *"_ivl_126", 0 0, L_000001d95fd6d180;  1 drivers
v000001d95fd16160_0 .net *"_ivl_129", 0 0, L_000001d95fdc0350;  1 drivers
v000001d95fd162a0_0 .net *"_ivl_131", 0 0, L_000001d95fdc0c10;  1 drivers
v000001d95fd165c0_0 .net *"_ivl_132", 0 0, L_000001d95fd6cd20;  1 drivers
v000001d95fd16660_0 .net *"_ivl_135", 0 0, L_000001d95fdc0a30;  1 drivers
v000001d95fd16700_0 .net *"_ivl_137", 0 0, L_000001d95fdc20b0;  1 drivers
v000001d95fd14540_0 .net *"_ivl_138", 0 0, L_000001d95fd6d730;  1 drivers
v000001d95fd13820_0 .net *"_ivl_141", 0 0, L_000001d95fdc1110;  1 drivers
v000001d95fd15300_0 .net *"_ivl_143", 0 0, L_000001d95fdc0530;  1 drivers
v000001d95fd15260_0 .net *"_ivl_144", 0 0, L_000001d95fd6da40;  1 drivers
v000001d95fd14860_0 .net *"_ivl_147", 0 0, L_000001d95fdc1d90;  1 drivers
v000001d95fd13320_0 .net *"_ivl_149", 0 0, L_000001d95fdc2290;  1 drivers
v000001d95fd14720_0 .net *"_ivl_15", 0 0, L_000001d95fd4ffb0;  1 drivers
v000001d95fd13aa0_0 .net *"_ivl_150", 0 0, L_000001d95fd6dc70;  1 drivers
v000001d95fd14220_0 .net *"_ivl_153", 0 0, L_000001d95fdc14d0;  1 drivers
v000001d95fd13d20_0 .net *"_ivl_155", 0 0, L_000001d95fdc1750;  1 drivers
v000001d95fd14900_0 .net *"_ivl_156", 0 0, L_000001d95fd6d650;  1 drivers
v000001d95fd133c0_0 .net *"_ivl_159", 0 0, L_000001d95fdc0e90;  1 drivers
v000001d95fd13280_0 .net *"_ivl_161", 0 0, L_000001d95fdc1250;  1 drivers
v000001d95fd13fa0_0 .net *"_ivl_162", 0 0, L_000001d95fd6dd50;  1 drivers
v000001d95fd15760_0 .net *"_ivl_165", 0 0, L_000001d95fdc1cf0;  1 drivers
v000001d95fd15800_0 .net *"_ivl_167", 0 0, L_000001d95fdc0670;  1 drivers
v000001d95fd156c0_0 .net *"_ivl_168", 0 0, L_000001d95fd6d880;  1 drivers
v000001d95fd140e0_0 .net *"_ivl_17", 0 0, L_000001d95fd50050;  1 drivers
v000001d95fd14a40_0 .net *"_ivl_171", 0 0, L_000001d95fdc2330;  1 drivers
v000001d95fd14e00_0 .net *"_ivl_173", 0 0, L_000001d95fdc0ad0;  1 drivers
v000001d95fd14c20_0 .net *"_ivl_174", 0 0, L_000001d95fd6d1f0;  1 drivers
v000001d95fd149a0_0 .net *"_ivl_177", 0 0, L_000001d95fdc0030;  1 drivers
v000001d95fd13780_0 .net *"_ivl_179", 0 0, L_000001d95fdc12f0;  1 drivers
v000001d95fd15080_0 .net *"_ivl_18", 0 0, L_000001d95fd6dc00;  1 drivers
v000001d95fd153a0_0 .net *"_ivl_180", 0 0, L_000001d95fd6d260;  1 drivers
v000001d95fd13a00_0 .net *"_ivl_183", 0 0, L_000001d95fdc05d0;  1 drivers
v000001d95fd13640_0 .net *"_ivl_185", 0 0, L_000001d95fdc1c50;  1 drivers
v000001d95fd14d60_0 .net *"_ivl_186", 0 0, L_000001d95fd6d340;  1 drivers
v000001d95fd14fe0_0 .net *"_ivl_190", 0 0, L_000001d95fdc1430;  1 drivers
v000001d95fd142c0_0 .net *"_ivl_192", 0 0, L_000001d95fdc1610;  1 drivers
v000001d95fd131e0_0 .net *"_ivl_194", 0 0, L_000001d95fdc23d0;  1 drivers
v000001d95fd15620_0 .net *"_ivl_196", 0 0, L_000001d95fdc25b0;  1 drivers
v000001d95fd145e0_0 .net *"_ivl_198", 0 0, L_000001d95fdc07b0;  1 drivers
v000001d95fd15580_0 .net *"_ivl_200", 0 0, L_000001d95fdc0490;  1 drivers
v000001d95fd14360_0 .net *"_ivl_202", 0 0, L_000001d95fdc2650;  1 drivers
v000001d95fd13f00_0 .net *"_ivl_204", 0 0, L_000001d95fdc0210;  1 drivers
v000001d95fd158a0_0 .net *"_ivl_206", 0 0, L_000001d95fdc17f0;  1 drivers
v000001d95fd14180_0 .net *"_ivl_208", 0 0, L_000001d95fdc1890;  1 drivers
v000001d95fd13460_0 .net *"_ivl_21", 0 0, L_000001d95fd4ee30;  1 drivers
v000001d95fd14ae0_0 .net *"_ivl_210", 0 0, L_000001d95fdc0850;  1 drivers
v000001d95fd13c80_0 .net *"_ivl_212", 0 0, L_000001d95fdc1930;  1 drivers
v000001d95fd14f40_0 .net *"_ivl_214", 0 0, L_000001d95fdc19d0;  1 drivers
v000001d95fd135a0_0 .net *"_ivl_216", 0 0, L_000001d95fdc2e70;  1 drivers
v000001d95fd13500_0 .net *"_ivl_218", 0 0, L_000001d95fdc4ef0;  1 drivers
v000001d95fd14400_0 .net *"_ivl_220", 0 0, L_000001d95fdc4c70;  1 drivers
v000001d95fd136e0_0 .net *"_ivl_222", 0 0, L_000001d95fdc3e10;  1 drivers
v000001d95fd13b40_0 .net *"_ivl_224", 0 0, L_000001d95fdc30f0;  1 drivers
v000001d95fd13140_0 .net *"_ivl_226", 0 0, L_000001d95fdc28d0;  1 drivers
v000001d95fd14b80_0 .net *"_ivl_228", 0 0, L_000001d95fdc2b50;  1 drivers
v000001d95fd15120_0 .net *"_ivl_23", 0 0, L_000001d95fd50190;  1 drivers
v000001d95fd14ea0_0 .net *"_ivl_230", 0 0, L_000001d95fdc4bd0;  1 drivers
v000001d95fd144a0_0 .net *"_ivl_232", 0 0, L_000001d95fdc32d0;  1 drivers
v000001d95fd14680_0 .net *"_ivl_234", 0 0, L_000001d95fdc49f0;  1 drivers
v000001d95fd138c0_0 .net *"_ivl_236", 0 0, L_000001d95fdc3b90;  1 drivers
v000001d95fd14cc0_0 .net *"_ivl_238", 0 0, L_000001d95fdc3eb0;  1 drivers
v000001d95fd147c0_0 .net *"_ivl_24", 0 0, L_000001d95fd6ce70;  1 drivers
v000001d95fd13960_0 .net *"_ivl_240", 0 0, L_000001d95fdc2970;  1 drivers
v000001d95fd15440_0 .net *"_ivl_242", 0 0, L_000001d95fdc3370;  1 drivers
v000001d95fd151c0_0 .net *"_ivl_244", 0 0, L_000001d95fdc3690;  1 drivers
v000001d95fd154e0_0 .net *"_ivl_246", 0 0, L_000001d95fdc3190;  1 drivers
v000001d95fd13be0_0 .net *"_ivl_248", 0 0, L_000001d95fdc4d10;  1 drivers
v000001d95fd14040_0 .net *"_ivl_250", 0 0, L_000001d95fdc43b0;  1 drivers
v000001d95fd13dc0_0 .net *"_ivl_252", 0 0, L_000001d95fdc2f10;  1 drivers
v000001d95fd13e60_0 .net *"_ivl_254", 0 0, L_000001d95fdc3cd0;  1 drivers
v000001d95fc376f0_0 .net *"_ivl_256", 0 0, L_000001d95fdc48b0;  1 drivers
v000001d95fd19270_0 .net *"_ivl_27", 0 0, L_000001d95fd50230;  1 drivers
v000001d95fd17fb0_0 .net *"_ivl_29", 0 0, L_000001d95fd504b0;  1 drivers
v000001d95fd18cd0_0 .net *"_ivl_3", 0 0, L_000001d95fd4fd30;  1 drivers
v000001d95fd185f0_0 .net *"_ivl_30", 0 0, L_000001d95fd6d5e0;  1 drivers
v000001d95fd17b50_0 .net *"_ivl_33", 0 0, L_000001d95fd505f0;  1 drivers
v000001d95fd17bf0_0 .net *"_ivl_35", 0 0, L_000001d95fd50730;  1 drivers
v000001d95fd18230_0 .net *"_ivl_36", 0 0, L_000001d95fd6e0d0;  1 drivers
v000001d95fd18050_0 .net *"_ivl_39", 0 0, L_000001d95fdc00d0;  1 drivers
v000001d95fd19450_0 .net *"_ivl_41", 0 0, L_000001d95fdc0f30;  1 drivers
v000001d95fd17510_0 .net *"_ivl_42", 0 0, L_000001d95fd6d490;  1 drivers
v000001d95fd18870_0 .net *"_ivl_45", 0 0, L_000001d95fdc0710;  1 drivers
v000001d95fd18410_0 .net *"_ivl_47", 0 0, L_000001d95fdc08f0;  1 drivers
v000001d95fd17f10_0 .net *"_ivl_48", 0 0, L_000001d95fd6c8c0;  1 drivers
v000001d95fd19770_0 .net *"_ivl_5", 0 0, L_000001d95fd4f6f0;  1 drivers
v000001d95fd18550_0 .net *"_ivl_51", 0 0, L_000001d95fdc2010;  1 drivers
v000001d95fd19090_0 .net *"_ivl_53", 0 0, L_000001d95fdc0cb0;  1 drivers
v000001d95fd18c30_0 .net *"_ivl_54", 0 0, L_000001d95fd6c930;  1 drivers
v000001d95fd184b0_0 .net *"_ivl_57", 0 0, L_000001d95fdc1070;  1 drivers
v000001d95fd198b0_0 .net *"_ivl_59", 0 0, L_000001d95fdc2510;  1 drivers
v000001d95fd18eb0_0 .net *"_ivl_6", 0 0, L_000001d95fd6cee0;  1 drivers
v000001d95fd17470_0 .net *"_ivl_60", 0 0, L_000001d95fd6c9a0;  1 drivers
v000001d95fd194f0_0 .net *"_ivl_63", 0 0, L_000001d95fdc11b0;  1 drivers
v000001d95fd18d70_0 .net *"_ivl_65", 0 0, L_000001d95fdc02b0;  1 drivers
v000001d95fd17650_0 .net *"_ivl_66", 0 0, L_000001d95fd6d500;  1 drivers
v000001d95fd18910_0 .net *"_ivl_69", 0 0, L_000001d95fdc1f70;  1 drivers
v000001d95fd19590_0 .net *"_ivl_71", 0 0, L_000001d95fdc1a70;  1 drivers
v000001d95fd18e10_0 .net *"_ivl_72", 0 0, L_000001d95fd6d570;  1 drivers
v000001d95fd19630_0 .net *"_ivl_75", 0 0, L_000001d95fdc21f0;  1 drivers
v000001d95fd17330_0 .net *"_ivl_77", 0 0, L_000001d95fdc1b10;  1 drivers
v000001d95fd182d0_0 .net *"_ivl_78", 0 0, L_000001d95fd6cfc0;  1 drivers
v000001d95fd196d0_0 .net *"_ivl_81", 0 0, L_000001d95fdc0df0;  1 drivers
v000001d95fd18370_0 .net *"_ivl_83", 0 0, L_000001d95fdc2470;  1 drivers
v000001d95fd18f50_0 .net *"_ivl_84", 0 0, L_000001d95fd6d110;  1 drivers
v000001d95fd17290_0 .net *"_ivl_87", 0 0, L_000001d95fdc16b0;  1 drivers
v000001d95fd17c90_0 .net *"_ivl_89", 0 0, L_000001d95fdc0fd0;  1 drivers
v000001d95fd191d0_0 .net *"_ivl_9", 0 0, L_000001d95fd4f3d0;  1 drivers
v000001d95fd17e70_0 .net *"_ivl_90", 0 0, L_000001d95fd6ca80;  1 drivers
v000001d95fd17830_0 .net *"_ivl_93", 0 0, L_000001d95fdbff90;  1 drivers
v000001d95fd17790_0 .net *"_ivl_95", 0 0, L_000001d95fdc1570;  1 drivers
v000001d95fd19810_0 .net *"_ivl_96", 0 0, L_000001d95fd6ca10;  1 drivers
v000001d95fd173d0_0 .net *"_ivl_99", 0 0, L_000001d95fdc0b70;  1 drivers
v000001d95fd18690_0 .net "a", 31 0, v000001d95fd26140_0;  alias, 1 drivers
v000001d95fd176f0_0 .net "b", 31 0, v000001d95fd25600_0;  alias, 1 drivers
v000001d95fd18ff0_0 .net "out", 0 0, L_000001d95fd6d7a0;  alias, 1 drivers
v000001d95fd17ab0_0 .net "temp", 31 0, L_000001d95fdc1ed0;  1 drivers
L_000001d95fd4fd30 .part v000001d95fd26140_0, 0, 1;
L_000001d95fd4f6f0 .part v000001d95fd25600_0, 0, 1;
L_000001d95fd4f3d0 .part v000001d95fd26140_0, 1, 1;
L_000001d95fd4fe70 .part v000001d95fd25600_0, 1, 1;
L_000001d95fd4ffb0 .part v000001d95fd26140_0, 2, 1;
L_000001d95fd50050 .part v000001d95fd25600_0, 2, 1;
L_000001d95fd4ee30 .part v000001d95fd26140_0, 3, 1;
L_000001d95fd50190 .part v000001d95fd25600_0, 3, 1;
L_000001d95fd50230 .part v000001d95fd26140_0, 4, 1;
L_000001d95fd504b0 .part v000001d95fd25600_0, 4, 1;
L_000001d95fd505f0 .part v000001d95fd26140_0, 5, 1;
L_000001d95fd50730 .part v000001d95fd25600_0, 5, 1;
L_000001d95fdc00d0 .part v000001d95fd26140_0, 6, 1;
L_000001d95fdc0f30 .part v000001d95fd25600_0, 6, 1;
L_000001d95fdc0710 .part v000001d95fd26140_0, 7, 1;
L_000001d95fdc08f0 .part v000001d95fd25600_0, 7, 1;
L_000001d95fdc2010 .part v000001d95fd26140_0, 8, 1;
L_000001d95fdc0cb0 .part v000001d95fd25600_0, 8, 1;
L_000001d95fdc1070 .part v000001d95fd26140_0, 9, 1;
L_000001d95fdc2510 .part v000001d95fd25600_0, 9, 1;
L_000001d95fdc11b0 .part v000001d95fd26140_0, 10, 1;
L_000001d95fdc02b0 .part v000001d95fd25600_0, 10, 1;
L_000001d95fdc1f70 .part v000001d95fd26140_0, 11, 1;
L_000001d95fdc1a70 .part v000001d95fd25600_0, 11, 1;
L_000001d95fdc21f0 .part v000001d95fd26140_0, 12, 1;
L_000001d95fdc1b10 .part v000001d95fd25600_0, 12, 1;
L_000001d95fdc0df0 .part v000001d95fd26140_0, 13, 1;
L_000001d95fdc2470 .part v000001d95fd25600_0, 13, 1;
L_000001d95fdc16b0 .part v000001d95fd26140_0, 14, 1;
L_000001d95fdc0fd0 .part v000001d95fd25600_0, 14, 1;
L_000001d95fdbff90 .part v000001d95fd26140_0, 15, 1;
L_000001d95fdc1570 .part v000001d95fd25600_0, 15, 1;
L_000001d95fdc0b70 .part v000001d95fd26140_0, 16, 1;
L_000001d95fdc1bb0 .part v000001d95fd25600_0, 16, 1;
L_000001d95fdc0990 .part v000001d95fd26140_0, 17, 1;
L_000001d95fdc1390 .part v000001d95fd25600_0, 17, 1;
L_000001d95fdc0170 .part v000001d95fd26140_0, 18, 1;
L_000001d95fdc0d50 .part v000001d95fd25600_0, 18, 1;
L_000001d95fdc1e30 .part v000001d95fd26140_0, 19, 1;
L_000001d95fdc2150 .part v000001d95fd25600_0, 19, 1;
L_000001d95fdc03f0 .part v000001d95fd26140_0, 20, 1;
L_000001d95fdc26f0 .part v000001d95fd25600_0, 20, 1;
L_000001d95fdc0350 .part v000001d95fd26140_0, 21, 1;
L_000001d95fdc0c10 .part v000001d95fd25600_0, 21, 1;
L_000001d95fdc0a30 .part v000001d95fd26140_0, 22, 1;
L_000001d95fdc20b0 .part v000001d95fd25600_0, 22, 1;
L_000001d95fdc1110 .part v000001d95fd26140_0, 23, 1;
L_000001d95fdc0530 .part v000001d95fd25600_0, 23, 1;
L_000001d95fdc1d90 .part v000001d95fd26140_0, 24, 1;
L_000001d95fdc2290 .part v000001d95fd25600_0, 24, 1;
L_000001d95fdc14d0 .part v000001d95fd26140_0, 25, 1;
L_000001d95fdc1750 .part v000001d95fd25600_0, 25, 1;
L_000001d95fdc0e90 .part v000001d95fd26140_0, 26, 1;
L_000001d95fdc1250 .part v000001d95fd25600_0, 26, 1;
L_000001d95fdc1cf0 .part v000001d95fd26140_0, 27, 1;
L_000001d95fdc0670 .part v000001d95fd25600_0, 27, 1;
L_000001d95fdc2330 .part v000001d95fd26140_0, 28, 1;
L_000001d95fdc0ad0 .part v000001d95fd25600_0, 28, 1;
L_000001d95fdc0030 .part v000001d95fd26140_0, 29, 1;
L_000001d95fdc12f0 .part v000001d95fd25600_0, 29, 1;
L_000001d95fdc05d0 .part v000001d95fd26140_0, 30, 1;
L_000001d95fdc1c50 .part v000001d95fd25600_0, 30, 1;
LS_000001d95fdc1ed0_0_0 .concat8 [ 1 1 1 1], L_000001d95fd6df10, L_000001d95fd6cee0, L_000001d95fd6e060, L_000001d95fd6dc00;
LS_000001d95fdc1ed0_0_4 .concat8 [ 1 1 1 1], L_000001d95fd6ce70, L_000001d95fd6d5e0, L_000001d95fd6e0d0, L_000001d95fd6d490;
LS_000001d95fdc1ed0_0_8 .concat8 [ 1 1 1 1], L_000001d95fd6c8c0, L_000001d95fd6c930, L_000001d95fd6c9a0, L_000001d95fd6d500;
LS_000001d95fdc1ed0_0_12 .concat8 [ 1 1 1 1], L_000001d95fd6d570, L_000001d95fd6cfc0, L_000001d95fd6d110, L_000001d95fd6ca80;
LS_000001d95fdc1ed0_0_16 .concat8 [ 1 1 1 1], L_000001d95fd6ca10, L_000001d95fd6caf0, L_000001d95fd6d6c0, L_000001d95fd6cb60;
LS_000001d95fdc1ed0_0_20 .concat8 [ 1 1 1 1], L_000001d95fd6cc40, L_000001d95fd6d180, L_000001d95fd6cd20, L_000001d95fd6d730;
LS_000001d95fdc1ed0_0_24 .concat8 [ 1 1 1 1], L_000001d95fd6da40, L_000001d95fd6dc70, L_000001d95fd6d650, L_000001d95fd6dd50;
LS_000001d95fdc1ed0_0_28 .concat8 [ 1 1 1 1], L_000001d95fd6d880, L_000001d95fd6d1f0, L_000001d95fd6d260, L_000001d95fd6d340;
LS_000001d95fdc1ed0_1_0 .concat8 [ 4 4 4 4], LS_000001d95fdc1ed0_0_0, LS_000001d95fdc1ed0_0_4, LS_000001d95fdc1ed0_0_8, LS_000001d95fdc1ed0_0_12;
LS_000001d95fdc1ed0_1_4 .concat8 [ 4 4 4 4], LS_000001d95fdc1ed0_0_16, LS_000001d95fdc1ed0_0_20, LS_000001d95fdc1ed0_0_24, LS_000001d95fdc1ed0_0_28;
L_000001d95fdc1ed0 .concat8 [ 16 16 0 0], LS_000001d95fdc1ed0_1_0, LS_000001d95fdc1ed0_1_4;
L_000001d95fdc1430 .part v000001d95fd26140_0, 31, 1;
L_000001d95fdc1610 .part v000001d95fd25600_0, 31, 1;
L_000001d95fdc23d0 .part L_000001d95fdc1ed0, 0, 1;
L_000001d95fdc25b0 .part L_000001d95fdc1ed0, 1, 1;
L_000001d95fdc07b0 .part L_000001d95fdc1ed0, 2, 1;
L_000001d95fdc0490 .part L_000001d95fdc1ed0, 3, 1;
L_000001d95fdc2650 .part L_000001d95fdc1ed0, 4, 1;
L_000001d95fdc0210 .part L_000001d95fdc1ed0, 5, 1;
L_000001d95fdc17f0 .part L_000001d95fdc1ed0, 6, 1;
L_000001d95fdc1890 .part L_000001d95fdc1ed0, 7, 1;
L_000001d95fdc0850 .part L_000001d95fdc1ed0, 8, 1;
L_000001d95fdc1930 .part L_000001d95fdc1ed0, 9, 1;
L_000001d95fdc19d0 .part L_000001d95fdc1ed0, 10, 1;
L_000001d95fdc2e70 .part L_000001d95fdc1ed0, 11, 1;
L_000001d95fdc4ef0 .part L_000001d95fdc1ed0, 12, 1;
L_000001d95fdc4c70 .part L_000001d95fdc1ed0, 13, 1;
L_000001d95fdc3e10 .part L_000001d95fdc1ed0, 14, 1;
L_000001d95fdc30f0 .part L_000001d95fdc1ed0, 15, 1;
L_000001d95fdc28d0 .part L_000001d95fdc1ed0, 16, 1;
L_000001d95fdc2b50 .part L_000001d95fdc1ed0, 17, 1;
L_000001d95fdc4bd0 .part L_000001d95fdc1ed0, 18, 1;
L_000001d95fdc32d0 .part L_000001d95fdc1ed0, 19, 1;
L_000001d95fdc49f0 .part L_000001d95fdc1ed0, 20, 1;
L_000001d95fdc3b90 .part L_000001d95fdc1ed0, 21, 1;
L_000001d95fdc3eb0 .part L_000001d95fdc1ed0, 22, 1;
L_000001d95fdc2970 .part L_000001d95fdc1ed0, 23, 1;
L_000001d95fdc3370 .part L_000001d95fdc1ed0, 24, 1;
L_000001d95fdc3690 .part L_000001d95fdc1ed0, 25, 1;
L_000001d95fdc3190 .part L_000001d95fdc1ed0, 26, 1;
L_000001d95fdc4d10 .part L_000001d95fdc1ed0, 27, 1;
L_000001d95fdc43b0 .part L_000001d95fdc1ed0, 28, 1;
L_000001d95fdc2f10 .part L_000001d95fdc1ed0, 29, 1;
L_000001d95fdc3cd0 .part L_000001d95fdc1ed0, 30, 1;
L_000001d95fdc48b0 .part L_000001d95fdc1ed0, 31, 1;
S_000001d95fad82c0 .scope module, "alu" "ALU" 8 18, 12 1 0, S_000001d95fad9cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_000001d95fc9c310 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_000001d95fd6d0a0 .functor NOT 1, L_000001d95fd4fa10, C4<0>, C4<0>, C4<0>;
v000001d95fd171f0_0 .net "A", 31 0, v000001d95fd26140_0;  alias, 1 drivers
v000001d95fd17a10_0 .net "ALUOP", 3 0, v000001d95fd187d0_0;  alias, 1 drivers
v000001d95fd175b0_0 .net "B", 31 0, v000001d95fd25600_0;  alias, 1 drivers
v000001d95fd17970_0 .var "CF", 0 0;
v000001d95fd17d30_0 .net "ZF", 0 0, L_000001d95fd6d0a0;  alias, 1 drivers
v000001d95fd17dd0_0 .net *"_ivl_1", 0 0, L_000001d95fd4fa10;  1 drivers
v000001d95fd18190_0 .var "res", 31 0;
E_000001d95fc9c590 .event anyedge, v000001d95fd17a10_0, v000001d95fd18690_0, v000001d95fd176f0_0, v000001d95fd17970_0;
L_000001d95fd4fa10 .reduce/or v000001d95fd18190_0;
S_000001d95fad8450 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_000001d95fad9cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_000001d95fccdf40 .param/l "add" 0 9 6, C4<000000100000>;
P_000001d95fccdf78 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001d95fccdfb0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001d95fccdfe8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001d95fcce020 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001d95fcce058 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001d95fcce090 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001d95fcce0c8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001d95fcce100 .param/l "j" 0 9 19, C4<000010000000>;
P_000001d95fcce138 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001d95fcce170 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001d95fcce1a8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001d95fcce1e0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001d95fcce218 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001d95fcce250 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001d95fcce288 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001d95fcce2c0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001d95fcce2f8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001d95fcce330 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001d95fcce368 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001d95fcce3a0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001d95fcce3d8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001d95fcce410 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001d95fcce448 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001d95fcce480 .param/l "xori" 0 9 12, C4<001110000000>;
v000001d95fd187d0_0 .var "ALU_OP", 3 0;
v000001d95fd189b0_0 .net "opcode", 11 0, v000001d95fd26820_0;  alias, 1 drivers
E_000001d95fc9c5d0 .event anyedge, v000001d95fc20420_0;
S_000001d95fb1d960 .scope module, "forwarding_stage" "FORWARDING_stage" 3 127, 14 1 0, S_000001d95f9fd800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v000001d95fd23760_0 .net "EX1_forward_to_B", 31 0, v000001d95fd23c60_0;  alias, 1 drivers
v000001d95fd22f40_0 .net "EX_PFC", 31 0, v000001d95fd22cc0_0;  alias, 1 drivers
v000001d95fd25100_0 .net "EX_PFC_to_IF", 31 0, L_000001d95fd4ed90;  alias, 1 drivers
v000001d95fd242a0_0 .net "alu_selA", 1 0, L_000001d95fd51270;  alias, 1 drivers
v000001d95fd234e0_0 .net "alu_selB", 1 0, L_000001d95fd54290;  alias, 1 drivers
v000001d95fd23da0_0 .net "ex_haz", 31 0, v000001d95fd16480_0;  alias, 1 drivers
v000001d95fd24020_0 .net "id_haz", 31 0, L_000001d95fd4f330;  alias, 1 drivers
v000001d95fd22ae0_0 .net "is_jr", 0 0, v000001d95fd24840_0;  alias, 1 drivers
v000001d95fd23580_0 .net "mem_haz", 31 0, L_000001d95fdd93d0;  alias, 1 drivers
v000001d95fd23800_0 .net "oper1", 31 0, L_000001d95fd58120;  alias, 1 drivers
v000001d95fd24980_0 .net "oper2", 31 0, L_000001d95fd6e370;  alias, 1 drivers
v000001d95fd24340_0 .net "pc", 31 0, v000001d95fd24d40_0;  alias, 1 drivers
v000001d95fd23ee0_0 .net "rs1", 31 0, v000001d95fd24480_0;  alias, 1 drivers
v000001d95fd24ac0_0 .net "rs2_in", 31 0, v000001d95fd240c0_0;  alias, 1 drivers
v000001d95fd238a0_0 .net "rs2_out", 31 0, L_000001d95fd6db20;  alias, 1 drivers
v000001d95fd24520_0 .net "store_rs2_forward", 1 0, L_000001d95fd54bf0;  alias, 1 drivers
L_000001d95fd4ed90 .functor MUXZ 32, v000001d95fd22cc0_0, L_000001d95fd58120, v000001d95fd24840_0, C4<>;
S_000001d95fb1daf0 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_000001d95fb1d960;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001d95fc9c610 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001d95fd57be0 .functor NOT 1, L_000001d95fd500f0, C4<0>, C4<0>, C4<0>;
L_000001d95fd56bb0 .functor NOT 1, L_000001d95fd50870, C4<0>, C4<0>, C4<0>;
L_000001d95fd57e80 .functor NOT 1, L_000001d95fd4e610, C4<0>, C4<0>, C4<0>;
L_000001d95fd56600 .functor NOT 1, L_000001d95fd4ef70, C4<0>, C4<0>, C4<0>;
L_000001d95fd56ec0 .functor AND 32, L_000001d95fd57e10, v000001d95fd24480_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d95fd566e0 .functor AND 32, L_000001d95fd57c50, L_000001d95fdd93d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d95fd56d70 .functor OR 32, L_000001d95fd56ec0, L_000001d95fd566e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d95fd56de0 .functor AND 32, L_000001d95fd57ef0, v000001d95fd16480_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d95fd58350 .functor OR 32, L_000001d95fd56d70, L_000001d95fd56de0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d95fd58430 .functor AND 32, L_000001d95fd56c20, L_000001d95fd4f330, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d95fd58120 .functor OR 32, L_000001d95fd58350, L_000001d95fd58430, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d95fd19f90_0 .net *"_ivl_1", 0 0, L_000001d95fd500f0;  1 drivers
v000001d95fd1a210_0 .net *"_ivl_13", 0 0, L_000001d95fd4e610;  1 drivers
v000001d95fd1af30_0 .net *"_ivl_14", 0 0, L_000001d95fd57e80;  1 drivers
v000001d95fd1afd0_0 .net *"_ivl_19", 0 0, L_000001d95fd50370;  1 drivers
v000001d95fd19950_0 .net *"_ivl_2", 0 0, L_000001d95fd57be0;  1 drivers
v000001d95fd1fb80_0 .net *"_ivl_23", 0 0, L_000001d95fd4f510;  1 drivers
v000001d95fd1fc20_0 .net *"_ivl_27", 0 0, L_000001d95fd4ef70;  1 drivers
v000001d95fd203a0_0 .net *"_ivl_28", 0 0, L_000001d95fd56600;  1 drivers
v000001d95fd20760_0 .net *"_ivl_33", 0 0, L_000001d95fd4f5b0;  1 drivers
v000001d95fd1fcc0_0 .net *"_ivl_37", 0 0, L_000001d95fd4e2f0;  1 drivers
v000001d95fd20580_0 .net *"_ivl_40", 31 0, L_000001d95fd56ec0;  1 drivers
v000001d95fd1f720_0 .net *"_ivl_42", 31 0, L_000001d95fd566e0;  1 drivers
v000001d95fd20440_0 .net *"_ivl_44", 31 0, L_000001d95fd56d70;  1 drivers
v000001d95fd1fd60_0 .net *"_ivl_46", 31 0, L_000001d95fd56de0;  1 drivers
v000001d95fd1fe00_0 .net *"_ivl_48", 31 0, L_000001d95fd58350;  1 drivers
v000001d95fd1f900_0 .net *"_ivl_50", 31 0, L_000001d95fd58430;  1 drivers
v000001d95fd20260_0 .net *"_ivl_7", 0 0, L_000001d95fd50870;  1 drivers
v000001d95fd20300_0 .net *"_ivl_8", 0 0, L_000001d95fd56bb0;  1 drivers
v000001d95fd204e0_0 .net "ina", 31 0, v000001d95fd24480_0;  alias, 1 drivers
v000001d95fd20620_0 .net "inb", 31 0, L_000001d95fdd93d0;  alias, 1 drivers
v000001d95fd1f4a0_0 .net "inc", 31 0, v000001d95fd16480_0;  alias, 1 drivers
v000001d95fd20800_0 .net "ind", 31 0, L_000001d95fd4f330;  alias, 1 drivers
v000001d95fd1fea0_0 .net "out", 31 0, L_000001d95fd58120;  alias, 1 drivers
v000001d95fd1f860_0 .net "s0", 31 0, L_000001d95fd57e10;  1 drivers
v000001d95fd1ff40_0 .net "s1", 31 0, L_000001d95fd57c50;  1 drivers
v000001d95fd1ffe0_0 .net "s2", 31 0, L_000001d95fd57ef0;  1 drivers
v000001d95fd1f7c0_0 .net "s3", 31 0, L_000001d95fd56c20;  1 drivers
v000001d95fd206c0_0 .net "sel", 1 0, L_000001d95fd51270;  alias, 1 drivers
L_000001d95fd500f0 .part L_000001d95fd51270, 1, 1;
LS_000001d95fd507d0_0_0 .concat [ 1 1 1 1], L_000001d95fd57be0, L_000001d95fd57be0, L_000001d95fd57be0, L_000001d95fd57be0;
LS_000001d95fd507d0_0_4 .concat [ 1 1 1 1], L_000001d95fd57be0, L_000001d95fd57be0, L_000001d95fd57be0, L_000001d95fd57be0;
LS_000001d95fd507d0_0_8 .concat [ 1 1 1 1], L_000001d95fd57be0, L_000001d95fd57be0, L_000001d95fd57be0, L_000001d95fd57be0;
LS_000001d95fd507d0_0_12 .concat [ 1 1 1 1], L_000001d95fd57be0, L_000001d95fd57be0, L_000001d95fd57be0, L_000001d95fd57be0;
LS_000001d95fd507d0_0_16 .concat [ 1 1 1 1], L_000001d95fd57be0, L_000001d95fd57be0, L_000001d95fd57be0, L_000001d95fd57be0;
LS_000001d95fd507d0_0_20 .concat [ 1 1 1 1], L_000001d95fd57be0, L_000001d95fd57be0, L_000001d95fd57be0, L_000001d95fd57be0;
LS_000001d95fd507d0_0_24 .concat [ 1 1 1 1], L_000001d95fd57be0, L_000001d95fd57be0, L_000001d95fd57be0, L_000001d95fd57be0;
LS_000001d95fd507d0_0_28 .concat [ 1 1 1 1], L_000001d95fd57be0, L_000001d95fd57be0, L_000001d95fd57be0, L_000001d95fd57be0;
LS_000001d95fd507d0_1_0 .concat [ 4 4 4 4], LS_000001d95fd507d0_0_0, LS_000001d95fd507d0_0_4, LS_000001d95fd507d0_0_8, LS_000001d95fd507d0_0_12;
LS_000001d95fd507d0_1_4 .concat [ 4 4 4 4], LS_000001d95fd507d0_0_16, LS_000001d95fd507d0_0_20, LS_000001d95fd507d0_0_24, LS_000001d95fd507d0_0_28;
L_000001d95fd507d0 .concat [ 16 16 0 0], LS_000001d95fd507d0_1_0, LS_000001d95fd507d0_1_4;
L_000001d95fd50870 .part L_000001d95fd51270, 0, 1;
LS_000001d95fd4ff10_0_0 .concat [ 1 1 1 1], L_000001d95fd56bb0, L_000001d95fd56bb0, L_000001d95fd56bb0, L_000001d95fd56bb0;
LS_000001d95fd4ff10_0_4 .concat [ 1 1 1 1], L_000001d95fd56bb0, L_000001d95fd56bb0, L_000001d95fd56bb0, L_000001d95fd56bb0;
LS_000001d95fd4ff10_0_8 .concat [ 1 1 1 1], L_000001d95fd56bb0, L_000001d95fd56bb0, L_000001d95fd56bb0, L_000001d95fd56bb0;
LS_000001d95fd4ff10_0_12 .concat [ 1 1 1 1], L_000001d95fd56bb0, L_000001d95fd56bb0, L_000001d95fd56bb0, L_000001d95fd56bb0;
LS_000001d95fd4ff10_0_16 .concat [ 1 1 1 1], L_000001d95fd56bb0, L_000001d95fd56bb0, L_000001d95fd56bb0, L_000001d95fd56bb0;
LS_000001d95fd4ff10_0_20 .concat [ 1 1 1 1], L_000001d95fd56bb0, L_000001d95fd56bb0, L_000001d95fd56bb0, L_000001d95fd56bb0;
LS_000001d95fd4ff10_0_24 .concat [ 1 1 1 1], L_000001d95fd56bb0, L_000001d95fd56bb0, L_000001d95fd56bb0, L_000001d95fd56bb0;
LS_000001d95fd4ff10_0_28 .concat [ 1 1 1 1], L_000001d95fd56bb0, L_000001d95fd56bb0, L_000001d95fd56bb0, L_000001d95fd56bb0;
LS_000001d95fd4ff10_1_0 .concat [ 4 4 4 4], LS_000001d95fd4ff10_0_0, LS_000001d95fd4ff10_0_4, LS_000001d95fd4ff10_0_8, LS_000001d95fd4ff10_0_12;
LS_000001d95fd4ff10_1_4 .concat [ 4 4 4 4], LS_000001d95fd4ff10_0_16, LS_000001d95fd4ff10_0_20, LS_000001d95fd4ff10_0_24, LS_000001d95fd4ff10_0_28;
L_000001d95fd4ff10 .concat [ 16 16 0 0], LS_000001d95fd4ff10_1_0, LS_000001d95fd4ff10_1_4;
L_000001d95fd4e610 .part L_000001d95fd51270, 1, 1;
LS_000001d95fd4e1b0_0_0 .concat [ 1 1 1 1], L_000001d95fd57e80, L_000001d95fd57e80, L_000001d95fd57e80, L_000001d95fd57e80;
LS_000001d95fd4e1b0_0_4 .concat [ 1 1 1 1], L_000001d95fd57e80, L_000001d95fd57e80, L_000001d95fd57e80, L_000001d95fd57e80;
LS_000001d95fd4e1b0_0_8 .concat [ 1 1 1 1], L_000001d95fd57e80, L_000001d95fd57e80, L_000001d95fd57e80, L_000001d95fd57e80;
LS_000001d95fd4e1b0_0_12 .concat [ 1 1 1 1], L_000001d95fd57e80, L_000001d95fd57e80, L_000001d95fd57e80, L_000001d95fd57e80;
LS_000001d95fd4e1b0_0_16 .concat [ 1 1 1 1], L_000001d95fd57e80, L_000001d95fd57e80, L_000001d95fd57e80, L_000001d95fd57e80;
LS_000001d95fd4e1b0_0_20 .concat [ 1 1 1 1], L_000001d95fd57e80, L_000001d95fd57e80, L_000001d95fd57e80, L_000001d95fd57e80;
LS_000001d95fd4e1b0_0_24 .concat [ 1 1 1 1], L_000001d95fd57e80, L_000001d95fd57e80, L_000001d95fd57e80, L_000001d95fd57e80;
LS_000001d95fd4e1b0_0_28 .concat [ 1 1 1 1], L_000001d95fd57e80, L_000001d95fd57e80, L_000001d95fd57e80, L_000001d95fd57e80;
LS_000001d95fd4e1b0_1_0 .concat [ 4 4 4 4], LS_000001d95fd4e1b0_0_0, LS_000001d95fd4e1b0_0_4, LS_000001d95fd4e1b0_0_8, LS_000001d95fd4e1b0_0_12;
LS_000001d95fd4e1b0_1_4 .concat [ 4 4 4 4], LS_000001d95fd4e1b0_0_16, LS_000001d95fd4e1b0_0_20, LS_000001d95fd4e1b0_0_24, LS_000001d95fd4e1b0_0_28;
L_000001d95fd4e1b0 .concat [ 16 16 0 0], LS_000001d95fd4e1b0_1_0, LS_000001d95fd4e1b0_1_4;
L_000001d95fd50370 .part L_000001d95fd51270, 0, 1;
LS_000001d95fd4fdd0_0_0 .concat [ 1 1 1 1], L_000001d95fd50370, L_000001d95fd50370, L_000001d95fd50370, L_000001d95fd50370;
LS_000001d95fd4fdd0_0_4 .concat [ 1 1 1 1], L_000001d95fd50370, L_000001d95fd50370, L_000001d95fd50370, L_000001d95fd50370;
LS_000001d95fd4fdd0_0_8 .concat [ 1 1 1 1], L_000001d95fd50370, L_000001d95fd50370, L_000001d95fd50370, L_000001d95fd50370;
LS_000001d95fd4fdd0_0_12 .concat [ 1 1 1 1], L_000001d95fd50370, L_000001d95fd50370, L_000001d95fd50370, L_000001d95fd50370;
LS_000001d95fd4fdd0_0_16 .concat [ 1 1 1 1], L_000001d95fd50370, L_000001d95fd50370, L_000001d95fd50370, L_000001d95fd50370;
LS_000001d95fd4fdd0_0_20 .concat [ 1 1 1 1], L_000001d95fd50370, L_000001d95fd50370, L_000001d95fd50370, L_000001d95fd50370;
LS_000001d95fd4fdd0_0_24 .concat [ 1 1 1 1], L_000001d95fd50370, L_000001d95fd50370, L_000001d95fd50370, L_000001d95fd50370;
LS_000001d95fd4fdd0_0_28 .concat [ 1 1 1 1], L_000001d95fd50370, L_000001d95fd50370, L_000001d95fd50370, L_000001d95fd50370;
LS_000001d95fd4fdd0_1_0 .concat [ 4 4 4 4], LS_000001d95fd4fdd0_0_0, LS_000001d95fd4fdd0_0_4, LS_000001d95fd4fdd0_0_8, LS_000001d95fd4fdd0_0_12;
LS_000001d95fd4fdd0_1_4 .concat [ 4 4 4 4], LS_000001d95fd4fdd0_0_16, LS_000001d95fd4fdd0_0_20, LS_000001d95fd4fdd0_0_24, LS_000001d95fd4fdd0_0_28;
L_000001d95fd4fdd0 .concat [ 16 16 0 0], LS_000001d95fd4fdd0_1_0, LS_000001d95fd4fdd0_1_4;
L_000001d95fd4f510 .part L_000001d95fd51270, 1, 1;
LS_000001d95fd4f790_0_0 .concat [ 1 1 1 1], L_000001d95fd4f510, L_000001d95fd4f510, L_000001d95fd4f510, L_000001d95fd4f510;
LS_000001d95fd4f790_0_4 .concat [ 1 1 1 1], L_000001d95fd4f510, L_000001d95fd4f510, L_000001d95fd4f510, L_000001d95fd4f510;
LS_000001d95fd4f790_0_8 .concat [ 1 1 1 1], L_000001d95fd4f510, L_000001d95fd4f510, L_000001d95fd4f510, L_000001d95fd4f510;
LS_000001d95fd4f790_0_12 .concat [ 1 1 1 1], L_000001d95fd4f510, L_000001d95fd4f510, L_000001d95fd4f510, L_000001d95fd4f510;
LS_000001d95fd4f790_0_16 .concat [ 1 1 1 1], L_000001d95fd4f510, L_000001d95fd4f510, L_000001d95fd4f510, L_000001d95fd4f510;
LS_000001d95fd4f790_0_20 .concat [ 1 1 1 1], L_000001d95fd4f510, L_000001d95fd4f510, L_000001d95fd4f510, L_000001d95fd4f510;
LS_000001d95fd4f790_0_24 .concat [ 1 1 1 1], L_000001d95fd4f510, L_000001d95fd4f510, L_000001d95fd4f510, L_000001d95fd4f510;
LS_000001d95fd4f790_0_28 .concat [ 1 1 1 1], L_000001d95fd4f510, L_000001d95fd4f510, L_000001d95fd4f510, L_000001d95fd4f510;
LS_000001d95fd4f790_1_0 .concat [ 4 4 4 4], LS_000001d95fd4f790_0_0, LS_000001d95fd4f790_0_4, LS_000001d95fd4f790_0_8, LS_000001d95fd4f790_0_12;
LS_000001d95fd4f790_1_4 .concat [ 4 4 4 4], LS_000001d95fd4f790_0_16, LS_000001d95fd4f790_0_20, LS_000001d95fd4f790_0_24, LS_000001d95fd4f790_0_28;
L_000001d95fd4f790 .concat [ 16 16 0 0], LS_000001d95fd4f790_1_0, LS_000001d95fd4f790_1_4;
L_000001d95fd4ef70 .part L_000001d95fd51270, 0, 1;
LS_000001d95fd4f0b0_0_0 .concat [ 1 1 1 1], L_000001d95fd56600, L_000001d95fd56600, L_000001d95fd56600, L_000001d95fd56600;
LS_000001d95fd4f0b0_0_4 .concat [ 1 1 1 1], L_000001d95fd56600, L_000001d95fd56600, L_000001d95fd56600, L_000001d95fd56600;
LS_000001d95fd4f0b0_0_8 .concat [ 1 1 1 1], L_000001d95fd56600, L_000001d95fd56600, L_000001d95fd56600, L_000001d95fd56600;
LS_000001d95fd4f0b0_0_12 .concat [ 1 1 1 1], L_000001d95fd56600, L_000001d95fd56600, L_000001d95fd56600, L_000001d95fd56600;
LS_000001d95fd4f0b0_0_16 .concat [ 1 1 1 1], L_000001d95fd56600, L_000001d95fd56600, L_000001d95fd56600, L_000001d95fd56600;
LS_000001d95fd4f0b0_0_20 .concat [ 1 1 1 1], L_000001d95fd56600, L_000001d95fd56600, L_000001d95fd56600, L_000001d95fd56600;
LS_000001d95fd4f0b0_0_24 .concat [ 1 1 1 1], L_000001d95fd56600, L_000001d95fd56600, L_000001d95fd56600, L_000001d95fd56600;
LS_000001d95fd4f0b0_0_28 .concat [ 1 1 1 1], L_000001d95fd56600, L_000001d95fd56600, L_000001d95fd56600, L_000001d95fd56600;
LS_000001d95fd4f0b0_1_0 .concat [ 4 4 4 4], LS_000001d95fd4f0b0_0_0, LS_000001d95fd4f0b0_0_4, LS_000001d95fd4f0b0_0_8, LS_000001d95fd4f0b0_0_12;
LS_000001d95fd4f0b0_1_4 .concat [ 4 4 4 4], LS_000001d95fd4f0b0_0_16, LS_000001d95fd4f0b0_0_20, LS_000001d95fd4f0b0_0_24, LS_000001d95fd4f0b0_0_28;
L_000001d95fd4f0b0 .concat [ 16 16 0 0], LS_000001d95fd4f0b0_1_0, LS_000001d95fd4f0b0_1_4;
L_000001d95fd4f5b0 .part L_000001d95fd51270, 1, 1;
LS_000001d95fd4eb10_0_0 .concat [ 1 1 1 1], L_000001d95fd4f5b0, L_000001d95fd4f5b0, L_000001d95fd4f5b0, L_000001d95fd4f5b0;
LS_000001d95fd4eb10_0_4 .concat [ 1 1 1 1], L_000001d95fd4f5b0, L_000001d95fd4f5b0, L_000001d95fd4f5b0, L_000001d95fd4f5b0;
LS_000001d95fd4eb10_0_8 .concat [ 1 1 1 1], L_000001d95fd4f5b0, L_000001d95fd4f5b0, L_000001d95fd4f5b0, L_000001d95fd4f5b0;
LS_000001d95fd4eb10_0_12 .concat [ 1 1 1 1], L_000001d95fd4f5b0, L_000001d95fd4f5b0, L_000001d95fd4f5b0, L_000001d95fd4f5b0;
LS_000001d95fd4eb10_0_16 .concat [ 1 1 1 1], L_000001d95fd4f5b0, L_000001d95fd4f5b0, L_000001d95fd4f5b0, L_000001d95fd4f5b0;
LS_000001d95fd4eb10_0_20 .concat [ 1 1 1 1], L_000001d95fd4f5b0, L_000001d95fd4f5b0, L_000001d95fd4f5b0, L_000001d95fd4f5b0;
LS_000001d95fd4eb10_0_24 .concat [ 1 1 1 1], L_000001d95fd4f5b0, L_000001d95fd4f5b0, L_000001d95fd4f5b0, L_000001d95fd4f5b0;
LS_000001d95fd4eb10_0_28 .concat [ 1 1 1 1], L_000001d95fd4f5b0, L_000001d95fd4f5b0, L_000001d95fd4f5b0, L_000001d95fd4f5b0;
LS_000001d95fd4eb10_1_0 .concat [ 4 4 4 4], LS_000001d95fd4eb10_0_0, LS_000001d95fd4eb10_0_4, LS_000001d95fd4eb10_0_8, LS_000001d95fd4eb10_0_12;
LS_000001d95fd4eb10_1_4 .concat [ 4 4 4 4], LS_000001d95fd4eb10_0_16, LS_000001d95fd4eb10_0_20, LS_000001d95fd4eb10_0_24, LS_000001d95fd4eb10_0_28;
L_000001d95fd4eb10 .concat [ 16 16 0 0], LS_000001d95fd4eb10_1_0, LS_000001d95fd4eb10_1_4;
L_000001d95fd4e2f0 .part L_000001d95fd51270, 0, 1;
LS_000001d95fd4e7f0_0_0 .concat [ 1 1 1 1], L_000001d95fd4e2f0, L_000001d95fd4e2f0, L_000001d95fd4e2f0, L_000001d95fd4e2f0;
LS_000001d95fd4e7f0_0_4 .concat [ 1 1 1 1], L_000001d95fd4e2f0, L_000001d95fd4e2f0, L_000001d95fd4e2f0, L_000001d95fd4e2f0;
LS_000001d95fd4e7f0_0_8 .concat [ 1 1 1 1], L_000001d95fd4e2f0, L_000001d95fd4e2f0, L_000001d95fd4e2f0, L_000001d95fd4e2f0;
LS_000001d95fd4e7f0_0_12 .concat [ 1 1 1 1], L_000001d95fd4e2f0, L_000001d95fd4e2f0, L_000001d95fd4e2f0, L_000001d95fd4e2f0;
LS_000001d95fd4e7f0_0_16 .concat [ 1 1 1 1], L_000001d95fd4e2f0, L_000001d95fd4e2f0, L_000001d95fd4e2f0, L_000001d95fd4e2f0;
LS_000001d95fd4e7f0_0_20 .concat [ 1 1 1 1], L_000001d95fd4e2f0, L_000001d95fd4e2f0, L_000001d95fd4e2f0, L_000001d95fd4e2f0;
LS_000001d95fd4e7f0_0_24 .concat [ 1 1 1 1], L_000001d95fd4e2f0, L_000001d95fd4e2f0, L_000001d95fd4e2f0, L_000001d95fd4e2f0;
LS_000001d95fd4e7f0_0_28 .concat [ 1 1 1 1], L_000001d95fd4e2f0, L_000001d95fd4e2f0, L_000001d95fd4e2f0, L_000001d95fd4e2f0;
LS_000001d95fd4e7f0_1_0 .concat [ 4 4 4 4], LS_000001d95fd4e7f0_0_0, LS_000001d95fd4e7f0_0_4, LS_000001d95fd4e7f0_0_8, LS_000001d95fd4e7f0_0_12;
LS_000001d95fd4e7f0_1_4 .concat [ 4 4 4 4], LS_000001d95fd4e7f0_0_16, LS_000001d95fd4e7f0_0_20, LS_000001d95fd4e7f0_0_24, LS_000001d95fd4e7f0_0_28;
L_000001d95fd4e7f0 .concat [ 16 16 0 0], LS_000001d95fd4e7f0_1_0, LS_000001d95fd4e7f0_1_4;
S_000001d95fb10a00 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001d95fb1daf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001d95fd57e10 .functor AND 32, L_000001d95fd507d0, L_000001d95fd4ff10, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001d95fd19a90_0 .net "in1", 31 0, L_000001d95fd507d0;  1 drivers
v000001d95fd1a670_0 .net "in2", 31 0, L_000001d95fd4ff10;  1 drivers
v000001d95fd19d10_0 .net "out", 31 0, L_000001d95fd57e10;  alias, 1 drivers
S_000001d95fb10b90 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001d95fb1daf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001d95fd57c50 .functor AND 32, L_000001d95fd4e1b0, L_000001d95fd4fdd0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001d95fd19bd0_0 .net "in1", 31 0, L_000001d95fd4e1b0;  1 drivers
v000001d95fd1a7b0_0 .net "in2", 31 0, L_000001d95fd4fdd0;  1 drivers
v000001d95fd1a2b0_0 .net "out", 31 0, L_000001d95fd57c50;  alias, 1 drivers
S_000001d95fabc4a0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001d95fb1daf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001d95fd57ef0 .functor AND 32, L_000001d95fd4f790, L_000001d95fd4f0b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001d95fd199f0_0 .net "in1", 31 0, L_000001d95fd4f790;  1 drivers
v000001d95fd1a170_0 .net "in2", 31 0, L_000001d95fd4f0b0;  1 drivers
v000001d95fd19e50_0 .net "out", 31 0, L_000001d95fd57ef0;  alias, 1 drivers
S_000001d95fd1bc80 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001d95fb1daf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001d95fd56c20 .functor AND 32, L_000001d95fd4eb10, L_000001d95fd4e7f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001d95fd1acb0_0 .net "in1", 31 0, L_000001d95fd4eb10;  1 drivers
v000001d95fd1ad50_0 .net "in2", 31 0, L_000001d95fd4e7f0;  1 drivers
v000001d95fd1a850_0 .net "out", 31 0, L_000001d95fd56c20;  alias, 1 drivers
S_000001d95fd1be10 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_000001d95fb1d960;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001d95fc9bc50 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001d95fd58190 .functor NOT 1, L_000001d95fd50550, C4<0>, C4<0>, C4<0>;
L_000001d95fd583c0 .functor NOT 1, L_000001d95fd4f010, C4<0>, C4<0>, C4<0>;
L_000001d95fd582e0 .functor NOT 1, L_000001d95fd4f150, C4<0>, C4<0>, C4<0>;
L_000001d95fd6e1b0 .functor NOT 1, L_000001d95fd4e110, C4<0>, C4<0>, C4<0>;
L_000001d95fd6e290 .functor AND 32, L_000001d95fd58200, v000001d95fd23c60_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d95fd6cd90 .functor AND 32, L_000001d95fd58270, L_000001d95fdd93d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d95fd6ce00 .functor OR 32, L_000001d95fd6e290, L_000001d95fd6cd90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d95fd6dab0 .functor AND 32, L_000001d95fc93360, v000001d95fd16480_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d95fd6d3b0 .functor OR 32, L_000001d95fd6ce00, L_000001d95fd6dab0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d95fd6e220 .functor AND 32, L_000001d95fd6dea0, L_000001d95fd4f330, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d95fd6e370 .functor OR 32, L_000001d95fd6d3b0, L_000001d95fd6e220, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d95fd1f5e0_0 .net *"_ivl_1", 0 0, L_000001d95fd50550;  1 drivers
v000001d95fd1f680_0 .net *"_ivl_13", 0 0, L_000001d95fd4f150;  1 drivers
v000001d95fd1e5a0_0 .net *"_ivl_14", 0 0, L_000001d95fd582e0;  1 drivers
v000001d95fd1db00_0 .net *"_ivl_19", 0 0, L_000001d95fd4e250;  1 drivers
v000001d95fd1d740_0 .net *"_ivl_2", 0 0, L_000001d95fd58190;  1 drivers
v000001d95fd1cf20_0 .net *"_ivl_23", 0 0, L_000001d95fd4f290;  1 drivers
v000001d95fd1e1e0_0 .net *"_ivl_27", 0 0, L_000001d95fd4e110;  1 drivers
v000001d95fd1dba0_0 .net *"_ivl_28", 0 0, L_000001d95fd6e1b0;  1 drivers
v000001d95fd1ce80_0 .net *"_ivl_33", 0 0, L_000001d95fd4e6b0;  1 drivers
v000001d95fd1ebe0_0 .net *"_ivl_37", 0 0, L_000001d95fd4fc90;  1 drivers
v000001d95fd1dc40_0 .net *"_ivl_40", 31 0, L_000001d95fd6e290;  1 drivers
v000001d95fd1e8c0_0 .net *"_ivl_42", 31 0, L_000001d95fd6cd90;  1 drivers
v000001d95fd1d560_0 .net *"_ivl_44", 31 0, L_000001d95fd6ce00;  1 drivers
v000001d95fd1d7e0_0 .net *"_ivl_46", 31 0, L_000001d95fd6dab0;  1 drivers
v000001d95fd1e960_0 .net *"_ivl_48", 31 0, L_000001d95fd6d3b0;  1 drivers
v000001d95fd1e280_0 .net *"_ivl_50", 31 0, L_000001d95fd6e220;  1 drivers
v000001d95fd1dec0_0 .net *"_ivl_7", 0 0, L_000001d95fd4f010;  1 drivers
v000001d95fd1e820_0 .net *"_ivl_8", 0 0, L_000001d95fd583c0;  1 drivers
v000001d95fd1dce0_0 .net "ina", 31 0, v000001d95fd23c60_0;  alias, 1 drivers
v000001d95fd1da60_0 .net "inb", 31 0, L_000001d95fdd93d0;  alias, 1 drivers
v000001d95fd1dd80_0 .net "inc", 31 0, v000001d95fd16480_0;  alias, 1 drivers
v000001d95fd1cca0_0 .net "ind", 31 0, L_000001d95fd4f330;  alias, 1 drivers
v000001d95fd1d420_0 .net "out", 31 0, L_000001d95fd6e370;  alias, 1 drivers
v000001d95fd1de20_0 .net "s0", 31 0, L_000001d95fd58200;  1 drivers
v000001d95fd1d880_0 .net "s1", 31 0, L_000001d95fd58270;  1 drivers
v000001d95fd1df60_0 .net "s2", 31 0, L_000001d95fc93360;  1 drivers
v000001d95fd1d380_0 .net "s3", 31 0, L_000001d95fd6dea0;  1 drivers
v000001d95fd1d4c0_0 .net "sel", 1 0, L_000001d95fd54290;  alias, 1 drivers
L_000001d95fd50550 .part L_000001d95fd54290, 1, 1;
LS_000001d95fd4e570_0_0 .concat [ 1 1 1 1], L_000001d95fd58190, L_000001d95fd58190, L_000001d95fd58190, L_000001d95fd58190;
LS_000001d95fd4e570_0_4 .concat [ 1 1 1 1], L_000001d95fd58190, L_000001d95fd58190, L_000001d95fd58190, L_000001d95fd58190;
LS_000001d95fd4e570_0_8 .concat [ 1 1 1 1], L_000001d95fd58190, L_000001d95fd58190, L_000001d95fd58190, L_000001d95fd58190;
LS_000001d95fd4e570_0_12 .concat [ 1 1 1 1], L_000001d95fd58190, L_000001d95fd58190, L_000001d95fd58190, L_000001d95fd58190;
LS_000001d95fd4e570_0_16 .concat [ 1 1 1 1], L_000001d95fd58190, L_000001d95fd58190, L_000001d95fd58190, L_000001d95fd58190;
LS_000001d95fd4e570_0_20 .concat [ 1 1 1 1], L_000001d95fd58190, L_000001d95fd58190, L_000001d95fd58190, L_000001d95fd58190;
LS_000001d95fd4e570_0_24 .concat [ 1 1 1 1], L_000001d95fd58190, L_000001d95fd58190, L_000001d95fd58190, L_000001d95fd58190;
LS_000001d95fd4e570_0_28 .concat [ 1 1 1 1], L_000001d95fd58190, L_000001d95fd58190, L_000001d95fd58190, L_000001d95fd58190;
LS_000001d95fd4e570_1_0 .concat [ 4 4 4 4], LS_000001d95fd4e570_0_0, LS_000001d95fd4e570_0_4, LS_000001d95fd4e570_0_8, LS_000001d95fd4e570_0_12;
LS_000001d95fd4e570_1_4 .concat [ 4 4 4 4], LS_000001d95fd4e570_0_16, LS_000001d95fd4e570_0_20, LS_000001d95fd4e570_0_24, LS_000001d95fd4e570_0_28;
L_000001d95fd4e570 .concat [ 16 16 0 0], LS_000001d95fd4e570_1_0, LS_000001d95fd4e570_1_4;
L_000001d95fd4f010 .part L_000001d95fd54290, 0, 1;
LS_000001d95fd4e890_0_0 .concat [ 1 1 1 1], L_000001d95fd583c0, L_000001d95fd583c0, L_000001d95fd583c0, L_000001d95fd583c0;
LS_000001d95fd4e890_0_4 .concat [ 1 1 1 1], L_000001d95fd583c0, L_000001d95fd583c0, L_000001d95fd583c0, L_000001d95fd583c0;
LS_000001d95fd4e890_0_8 .concat [ 1 1 1 1], L_000001d95fd583c0, L_000001d95fd583c0, L_000001d95fd583c0, L_000001d95fd583c0;
LS_000001d95fd4e890_0_12 .concat [ 1 1 1 1], L_000001d95fd583c0, L_000001d95fd583c0, L_000001d95fd583c0, L_000001d95fd583c0;
LS_000001d95fd4e890_0_16 .concat [ 1 1 1 1], L_000001d95fd583c0, L_000001d95fd583c0, L_000001d95fd583c0, L_000001d95fd583c0;
LS_000001d95fd4e890_0_20 .concat [ 1 1 1 1], L_000001d95fd583c0, L_000001d95fd583c0, L_000001d95fd583c0, L_000001d95fd583c0;
LS_000001d95fd4e890_0_24 .concat [ 1 1 1 1], L_000001d95fd583c0, L_000001d95fd583c0, L_000001d95fd583c0, L_000001d95fd583c0;
LS_000001d95fd4e890_0_28 .concat [ 1 1 1 1], L_000001d95fd583c0, L_000001d95fd583c0, L_000001d95fd583c0, L_000001d95fd583c0;
LS_000001d95fd4e890_1_0 .concat [ 4 4 4 4], LS_000001d95fd4e890_0_0, LS_000001d95fd4e890_0_4, LS_000001d95fd4e890_0_8, LS_000001d95fd4e890_0_12;
LS_000001d95fd4e890_1_4 .concat [ 4 4 4 4], LS_000001d95fd4e890_0_16, LS_000001d95fd4e890_0_20, LS_000001d95fd4e890_0_24, LS_000001d95fd4e890_0_28;
L_000001d95fd4e890 .concat [ 16 16 0 0], LS_000001d95fd4e890_1_0, LS_000001d95fd4e890_1_4;
L_000001d95fd4f150 .part L_000001d95fd54290, 1, 1;
LS_000001d95fd4f830_0_0 .concat [ 1 1 1 1], L_000001d95fd582e0, L_000001d95fd582e0, L_000001d95fd582e0, L_000001d95fd582e0;
LS_000001d95fd4f830_0_4 .concat [ 1 1 1 1], L_000001d95fd582e0, L_000001d95fd582e0, L_000001d95fd582e0, L_000001d95fd582e0;
LS_000001d95fd4f830_0_8 .concat [ 1 1 1 1], L_000001d95fd582e0, L_000001d95fd582e0, L_000001d95fd582e0, L_000001d95fd582e0;
LS_000001d95fd4f830_0_12 .concat [ 1 1 1 1], L_000001d95fd582e0, L_000001d95fd582e0, L_000001d95fd582e0, L_000001d95fd582e0;
LS_000001d95fd4f830_0_16 .concat [ 1 1 1 1], L_000001d95fd582e0, L_000001d95fd582e0, L_000001d95fd582e0, L_000001d95fd582e0;
LS_000001d95fd4f830_0_20 .concat [ 1 1 1 1], L_000001d95fd582e0, L_000001d95fd582e0, L_000001d95fd582e0, L_000001d95fd582e0;
LS_000001d95fd4f830_0_24 .concat [ 1 1 1 1], L_000001d95fd582e0, L_000001d95fd582e0, L_000001d95fd582e0, L_000001d95fd582e0;
LS_000001d95fd4f830_0_28 .concat [ 1 1 1 1], L_000001d95fd582e0, L_000001d95fd582e0, L_000001d95fd582e0, L_000001d95fd582e0;
LS_000001d95fd4f830_1_0 .concat [ 4 4 4 4], LS_000001d95fd4f830_0_0, LS_000001d95fd4f830_0_4, LS_000001d95fd4f830_0_8, LS_000001d95fd4f830_0_12;
LS_000001d95fd4f830_1_4 .concat [ 4 4 4 4], LS_000001d95fd4f830_0_16, LS_000001d95fd4f830_0_20, LS_000001d95fd4f830_0_24, LS_000001d95fd4f830_0_28;
L_000001d95fd4f830 .concat [ 16 16 0 0], LS_000001d95fd4f830_1_0, LS_000001d95fd4f830_1_4;
L_000001d95fd4e250 .part L_000001d95fd54290, 0, 1;
LS_000001d95fd4eed0_0_0 .concat [ 1 1 1 1], L_000001d95fd4e250, L_000001d95fd4e250, L_000001d95fd4e250, L_000001d95fd4e250;
LS_000001d95fd4eed0_0_4 .concat [ 1 1 1 1], L_000001d95fd4e250, L_000001d95fd4e250, L_000001d95fd4e250, L_000001d95fd4e250;
LS_000001d95fd4eed0_0_8 .concat [ 1 1 1 1], L_000001d95fd4e250, L_000001d95fd4e250, L_000001d95fd4e250, L_000001d95fd4e250;
LS_000001d95fd4eed0_0_12 .concat [ 1 1 1 1], L_000001d95fd4e250, L_000001d95fd4e250, L_000001d95fd4e250, L_000001d95fd4e250;
LS_000001d95fd4eed0_0_16 .concat [ 1 1 1 1], L_000001d95fd4e250, L_000001d95fd4e250, L_000001d95fd4e250, L_000001d95fd4e250;
LS_000001d95fd4eed0_0_20 .concat [ 1 1 1 1], L_000001d95fd4e250, L_000001d95fd4e250, L_000001d95fd4e250, L_000001d95fd4e250;
LS_000001d95fd4eed0_0_24 .concat [ 1 1 1 1], L_000001d95fd4e250, L_000001d95fd4e250, L_000001d95fd4e250, L_000001d95fd4e250;
LS_000001d95fd4eed0_0_28 .concat [ 1 1 1 1], L_000001d95fd4e250, L_000001d95fd4e250, L_000001d95fd4e250, L_000001d95fd4e250;
LS_000001d95fd4eed0_1_0 .concat [ 4 4 4 4], LS_000001d95fd4eed0_0_0, LS_000001d95fd4eed0_0_4, LS_000001d95fd4eed0_0_8, LS_000001d95fd4eed0_0_12;
LS_000001d95fd4eed0_1_4 .concat [ 4 4 4 4], LS_000001d95fd4eed0_0_16, LS_000001d95fd4eed0_0_20, LS_000001d95fd4eed0_0_24, LS_000001d95fd4eed0_0_28;
L_000001d95fd4eed0 .concat [ 16 16 0 0], LS_000001d95fd4eed0_1_0, LS_000001d95fd4eed0_1_4;
L_000001d95fd4f290 .part L_000001d95fd54290, 1, 1;
LS_000001d95fd50410_0_0 .concat [ 1 1 1 1], L_000001d95fd4f290, L_000001d95fd4f290, L_000001d95fd4f290, L_000001d95fd4f290;
LS_000001d95fd50410_0_4 .concat [ 1 1 1 1], L_000001d95fd4f290, L_000001d95fd4f290, L_000001d95fd4f290, L_000001d95fd4f290;
LS_000001d95fd50410_0_8 .concat [ 1 1 1 1], L_000001d95fd4f290, L_000001d95fd4f290, L_000001d95fd4f290, L_000001d95fd4f290;
LS_000001d95fd50410_0_12 .concat [ 1 1 1 1], L_000001d95fd4f290, L_000001d95fd4f290, L_000001d95fd4f290, L_000001d95fd4f290;
LS_000001d95fd50410_0_16 .concat [ 1 1 1 1], L_000001d95fd4f290, L_000001d95fd4f290, L_000001d95fd4f290, L_000001d95fd4f290;
LS_000001d95fd50410_0_20 .concat [ 1 1 1 1], L_000001d95fd4f290, L_000001d95fd4f290, L_000001d95fd4f290, L_000001d95fd4f290;
LS_000001d95fd50410_0_24 .concat [ 1 1 1 1], L_000001d95fd4f290, L_000001d95fd4f290, L_000001d95fd4f290, L_000001d95fd4f290;
LS_000001d95fd50410_0_28 .concat [ 1 1 1 1], L_000001d95fd4f290, L_000001d95fd4f290, L_000001d95fd4f290, L_000001d95fd4f290;
LS_000001d95fd50410_1_0 .concat [ 4 4 4 4], LS_000001d95fd50410_0_0, LS_000001d95fd50410_0_4, LS_000001d95fd50410_0_8, LS_000001d95fd50410_0_12;
LS_000001d95fd50410_1_4 .concat [ 4 4 4 4], LS_000001d95fd50410_0_16, LS_000001d95fd50410_0_20, LS_000001d95fd50410_0_24, LS_000001d95fd50410_0_28;
L_000001d95fd50410 .concat [ 16 16 0 0], LS_000001d95fd50410_1_0, LS_000001d95fd50410_1_4;
L_000001d95fd4e110 .part L_000001d95fd54290, 0, 1;
LS_000001d95fd4fbf0_0_0 .concat [ 1 1 1 1], L_000001d95fd6e1b0, L_000001d95fd6e1b0, L_000001d95fd6e1b0, L_000001d95fd6e1b0;
LS_000001d95fd4fbf0_0_4 .concat [ 1 1 1 1], L_000001d95fd6e1b0, L_000001d95fd6e1b0, L_000001d95fd6e1b0, L_000001d95fd6e1b0;
LS_000001d95fd4fbf0_0_8 .concat [ 1 1 1 1], L_000001d95fd6e1b0, L_000001d95fd6e1b0, L_000001d95fd6e1b0, L_000001d95fd6e1b0;
LS_000001d95fd4fbf0_0_12 .concat [ 1 1 1 1], L_000001d95fd6e1b0, L_000001d95fd6e1b0, L_000001d95fd6e1b0, L_000001d95fd6e1b0;
LS_000001d95fd4fbf0_0_16 .concat [ 1 1 1 1], L_000001d95fd6e1b0, L_000001d95fd6e1b0, L_000001d95fd6e1b0, L_000001d95fd6e1b0;
LS_000001d95fd4fbf0_0_20 .concat [ 1 1 1 1], L_000001d95fd6e1b0, L_000001d95fd6e1b0, L_000001d95fd6e1b0, L_000001d95fd6e1b0;
LS_000001d95fd4fbf0_0_24 .concat [ 1 1 1 1], L_000001d95fd6e1b0, L_000001d95fd6e1b0, L_000001d95fd6e1b0, L_000001d95fd6e1b0;
LS_000001d95fd4fbf0_0_28 .concat [ 1 1 1 1], L_000001d95fd6e1b0, L_000001d95fd6e1b0, L_000001d95fd6e1b0, L_000001d95fd6e1b0;
LS_000001d95fd4fbf0_1_0 .concat [ 4 4 4 4], LS_000001d95fd4fbf0_0_0, LS_000001d95fd4fbf0_0_4, LS_000001d95fd4fbf0_0_8, LS_000001d95fd4fbf0_0_12;
LS_000001d95fd4fbf0_1_4 .concat [ 4 4 4 4], LS_000001d95fd4fbf0_0_16, LS_000001d95fd4fbf0_0_20, LS_000001d95fd4fbf0_0_24, LS_000001d95fd4fbf0_0_28;
L_000001d95fd4fbf0 .concat [ 16 16 0 0], LS_000001d95fd4fbf0_1_0, LS_000001d95fd4fbf0_1_4;
L_000001d95fd4e6b0 .part L_000001d95fd54290, 1, 1;
LS_000001d95fd4e390_0_0 .concat [ 1 1 1 1], L_000001d95fd4e6b0, L_000001d95fd4e6b0, L_000001d95fd4e6b0, L_000001d95fd4e6b0;
LS_000001d95fd4e390_0_4 .concat [ 1 1 1 1], L_000001d95fd4e6b0, L_000001d95fd4e6b0, L_000001d95fd4e6b0, L_000001d95fd4e6b0;
LS_000001d95fd4e390_0_8 .concat [ 1 1 1 1], L_000001d95fd4e6b0, L_000001d95fd4e6b0, L_000001d95fd4e6b0, L_000001d95fd4e6b0;
LS_000001d95fd4e390_0_12 .concat [ 1 1 1 1], L_000001d95fd4e6b0, L_000001d95fd4e6b0, L_000001d95fd4e6b0, L_000001d95fd4e6b0;
LS_000001d95fd4e390_0_16 .concat [ 1 1 1 1], L_000001d95fd4e6b0, L_000001d95fd4e6b0, L_000001d95fd4e6b0, L_000001d95fd4e6b0;
LS_000001d95fd4e390_0_20 .concat [ 1 1 1 1], L_000001d95fd4e6b0, L_000001d95fd4e6b0, L_000001d95fd4e6b0, L_000001d95fd4e6b0;
LS_000001d95fd4e390_0_24 .concat [ 1 1 1 1], L_000001d95fd4e6b0, L_000001d95fd4e6b0, L_000001d95fd4e6b0, L_000001d95fd4e6b0;
LS_000001d95fd4e390_0_28 .concat [ 1 1 1 1], L_000001d95fd4e6b0, L_000001d95fd4e6b0, L_000001d95fd4e6b0, L_000001d95fd4e6b0;
LS_000001d95fd4e390_1_0 .concat [ 4 4 4 4], LS_000001d95fd4e390_0_0, LS_000001d95fd4e390_0_4, LS_000001d95fd4e390_0_8, LS_000001d95fd4e390_0_12;
LS_000001d95fd4e390_1_4 .concat [ 4 4 4 4], LS_000001d95fd4e390_0_16, LS_000001d95fd4e390_0_20, LS_000001d95fd4e390_0_24, LS_000001d95fd4e390_0_28;
L_000001d95fd4e390 .concat [ 16 16 0 0], LS_000001d95fd4e390_1_0, LS_000001d95fd4e390_1_4;
L_000001d95fd4fc90 .part L_000001d95fd54290, 0, 1;
LS_000001d95fd4e430_0_0 .concat [ 1 1 1 1], L_000001d95fd4fc90, L_000001d95fd4fc90, L_000001d95fd4fc90, L_000001d95fd4fc90;
LS_000001d95fd4e430_0_4 .concat [ 1 1 1 1], L_000001d95fd4fc90, L_000001d95fd4fc90, L_000001d95fd4fc90, L_000001d95fd4fc90;
LS_000001d95fd4e430_0_8 .concat [ 1 1 1 1], L_000001d95fd4fc90, L_000001d95fd4fc90, L_000001d95fd4fc90, L_000001d95fd4fc90;
LS_000001d95fd4e430_0_12 .concat [ 1 1 1 1], L_000001d95fd4fc90, L_000001d95fd4fc90, L_000001d95fd4fc90, L_000001d95fd4fc90;
LS_000001d95fd4e430_0_16 .concat [ 1 1 1 1], L_000001d95fd4fc90, L_000001d95fd4fc90, L_000001d95fd4fc90, L_000001d95fd4fc90;
LS_000001d95fd4e430_0_20 .concat [ 1 1 1 1], L_000001d95fd4fc90, L_000001d95fd4fc90, L_000001d95fd4fc90, L_000001d95fd4fc90;
LS_000001d95fd4e430_0_24 .concat [ 1 1 1 1], L_000001d95fd4fc90, L_000001d95fd4fc90, L_000001d95fd4fc90, L_000001d95fd4fc90;
LS_000001d95fd4e430_0_28 .concat [ 1 1 1 1], L_000001d95fd4fc90, L_000001d95fd4fc90, L_000001d95fd4fc90, L_000001d95fd4fc90;
LS_000001d95fd4e430_1_0 .concat [ 4 4 4 4], LS_000001d95fd4e430_0_0, LS_000001d95fd4e430_0_4, LS_000001d95fd4e430_0_8, LS_000001d95fd4e430_0_12;
LS_000001d95fd4e430_1_4 .concat [ 4 4 4 4], LS_000001d95fd4e430_0_16, LS_000001d95fd4e430_0_20, LS_000001d95fd4e430_0_24, LS_000001d95fd4e430_0_28;
L_000001d95fd4e430 .concat [ 16 16 0 0], LS_000001d95fd4e430_1_0, LS_000001d95fd4e430_1_4;
S_000001d95fd1c5e0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001d95fd1be10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001d95fd58200 .functor AND 32, L_000001d95fd4e570, L_000001d95fd4e890, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001d95fd20080_0 .net "in1", 31 0, L_000001d95fd4e570;  1 drivers
v000001d95fd1f400_0 .net "in2", 31 0, L_000001d95fd4e890;  1 drivers
v000001d95fd20120_0 .net "out", 31 0, L_000001d95fd58200;  alias, 1 drivers
S_000001d95fd1c2c0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001d95fd1be10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001d95fd58270 .functor AND 32, L_000001d95fd4f830, L_000001d95fd4eed0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001d95fd1f2c0_0 .net "in1", 31 0, L_000001d95fd4f830;  1 drivers
v000001d95fd201c0_0 .net "in2", 31 0, L_000001d95fd4eed0;  1 drivers
v000001d95fd1f360_0 .net "out", 31 0, L_000001d95fd58270;  alias, 1 drivers
S_000001d95fd1c450 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001d95fd1be10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001d95fc93360 .functor AND 32, L_000001d95fd50410, L_000001d95fd4fbf0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001d95fd1f180_0 .net "in1", 31 0, L_000001d95fd50410;  1 drivers
v000001d95fd1f9a0_0 .net "in2", 31 0, L_000001d95fd4fbf0;  1 drivers
v000001d95fd1f220_0 .net "out", 31 0, L_000001d95fc93360;  alias, 1 drivers
S_000001d95fd1bfa0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001d95fd1be10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001d95fd6dea0 .functor AND 32, L_000001d95fd4e390, L_000001d95fd4e430, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001d95fd1fa40_0 .net "in1", 31 0, L_000001d95fd4e390;  1 drivers
v000001d95fd1fae0_0 .net "in2", 31 0, L_000001d95fd4e430;  1 drivers
v000001d95fd1f540_0 .net "out", 31 0, L_000001d95fd6dea0;  alias, 1 drivers
S_000001d95fd1b960 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_000001d95fb1d960;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001d95fc9d390 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001d95fd6e300 .functor NOT 1, L_000001d95fd4f8d0, C4<0>, C4<0>, C4<0>;
L_000001d95fd6df80 .functor NOT 1, L_000001d95fd4fab0, C4<0>, C4<0>, C4<0>;
L_000001d95fd6d030 .functor NOT 1, L_000001d95fd4f1f0, C4<0>, C4<0>, C4<0>;
L_000001d95fd6d2d0 .functor NOT 1, L_000001d95fd4fb50, C4<0>, C4<0>, C4<0>;
L_000001d95fd6ccb0 .functor AND 32, L_000001d95fd6d420, v000001d95fd240c0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d95fd6e140 .functor AND 32, L_000001d95fd6c7e0, L_000001d95fdd93d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d95fd6cf50 .functor OR 32, L_000001d95fd6ccb0, L_000001d95fd6e140, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d95fd6c850 .functor AND 32, L_000001d95fd6db90, v000001d95fd16480_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d95fd6dff0 .functor OR 32, L_000001d95fd6cf50, L_000001d95fd6c850, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d95fd6cbd0 .functor AND 32, L_000001d95fd6d9d0, L_000001d95fd4f330, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d95fd6db20 .functor OR 32, L_000001d95fd6dff0, L_000001d95fd6cbd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d95fd1cde0_0 .net *"_ivl_1", 0 0, L_000001d95fd4f8d0;  1 drivers
v000001d95fd1e320_0 .net *"_ivl_13", 0 0, L_000001d95fd4f1f0;  1 drivers
v000001d95fd1cfc0_0 .net *"_ivl_14", 0 0, L_000001d95fd6d030;  1 drivers
v000001d95fd1e3c0_0 .net *"_ivl_19", 0 0, L_000001d95fd4f970;  1 drivers
v000001d95fd1d6a0_0 .net *"_ivl_2", 0 0, L_000001d95fd6e300;  1 drivers
v000001d95fd1d920_0 .net *"_ivl_23", 0 0, L_000001d95fd4e930;  1 drivers
v000001d95fd1e460_0 .net *"_ivl_27", 0 0, L_000001d95fd4fb50;  1 drivers
v000001d95fd1cc00_0 .net *"_ivl_28", 0 0, L_000001d95fd6d2d0;  1 drivers
v000001d95fd1cac0_0 .net *"_ivl_33", 0 0, L_000001d95fd4ebb0;  1 drivers
v000001d95fd1d9c0_0 .net *"_ivl_37", 0 0, L_000001d95fd4ecf0;  1 drivers
v000001d95fd1eaa0_0 .net *"_ivl_40", 31 0, L_000001d95fd6ccb0;  1 drivers
v000001d95fd1e500_0 .net *"_ivl_42", 31 0, L_000001d95fd6e140;  1 drivers
v000001d95fd1e640_0 .net *"_ivl_44", 31 0, L_000001d95fd6cf50;  1 drivers
v000001d95fd1e780_0 .net *"_ivl_46", 31 0, L_000001d95fd6c850;  1 drivers
v000001d95fd1eb40_0 .net *"_ivl_48", 31 0, L_000001d95fd6dff0;  1 drivers
v000001d95fd1d2e0_0 .net *"_ivl_50", 31 0, L_000001d95fd6cbd0;  1 drivers
v000001d95fd1ec80_0 .net *"_ivl_7", 0 0, L_000001d95fd4fab0;  1 drivers
v000001d95fd1ed20_0 .net *"_ivl_8", 0 0, L_000001d95fd6df80;  1 drivers
v000001d95fd1d060_0 .net "ina", 31 0, v000001d95fd240c0_0;  alias, 1 drivers
v000001d95fd1f0e0_0 .net "inb", 31 0, L_000001d95fdd93d0;  alias, 1 drivers
v000001d95fd1d240_0 .net "inc", 31 0, v000001d95fd16480_0;  alias, 1 drivers
v000001d95fd1d100_0 .net "ind", 31 0, L_000001d95fd4f330;  alias, 1 drivers
v000001d95fd1c980_0 .net "out", 31 0, L_000001d95fd6db20;  alias, 1 drivers
v000001d95fd1edc0_0 .net "s0", 31 0, L_000001d95fd6d420;  1 drivers
v000001d95fd1ef00_0 .net "s1", 31 0, L_000001d95fd6c7e0;  1 drivers
v000001d95fd1d1a0_0 .net "s2", 31 0, L_000001d95fd6db90;  1 drivers
v000001d95fd22ea0_0 .net "s3", 31 0, L_000001d95fd6d9d0;  1 drivers
v000001d95fd24c00_0 .net "sel", 1 0, L_000001d95fd54bf0;  alias, 1 drivers
L_000001d95fd4f8d0 .part L_000001d95fd54bf0, 1, 1;
LS_000001d95fd4f650_0_0 .concat [ 1 1 1 1], L_000001d95fd6e300, L_000001d95fd6e300, L_000001d95fd6e300, L_000001d95fd6e300;
LS_000001d95fd4f650_0_4 .concat [ 1 1 1 1], L_000001d95fd6e300, L_000001d95fd6e300, L_000001d95fd6e300, L_000001d95fd6e300;
LS_000001d95fd4f650_0_8 .concat [ 1 1 1 1], L_000001d95fd6e300, L_000001d95fd6e300, L_000001d95fd6e300, L_000001d95fd6e300;
LS_000001d95fd4f650_0_12 .concat [ 1 1 1 1], L_000001d95fd6e300, L_000001d95fd6e300, L_000001d95fd6e300, L_000001d95fd6e300;
LS_000001d95fd4f650_0_16 .concat [ 1 1 1 1], L_000001d95fd6e300, L_000001d95fd6e300, L_000001d95fd6e300, L_000001d95fd6e300;
LS_000001d95fd4f650_0_20 .concat [ 1 1 1 1], L_000001d95fd6e300, L_000001d95fd6e300, L_000001d95fd6e300, L_000001d95fd6e300;
LS_000001d95fd4f650_0_24 .concat [ 1 1 1 1], L_000001d95fd6e300, L_000001d95fd6e300, L_000001d95fd6e300, L_000001d95fd6e300;
LS_000001d95fd4f650_0_28 .concat [ 1 1 1 1], L_000001d95fd6e300, L_000001d95fd6e300, L_000001d95fd6e300, L_000001d95fd6e300;
LS_000001d95fd4f650_1_0 .concat [ 4 4 4 4], LS_000001d95fd4f650_0_0, LS_000001d95fd4f650_0_4, LS_000001d95fd4f650_0_8, LS_000001d95fd4f650_0_12;
LS_000001d95fd4f650_1_4 .concat [ 4 4 4 4], LS_000001d95fd4f650_0_16, LS_000001d95fd4f650_0_20, LS_000001d95fd4f650_0_24, LS_000001d95fd4f650_0_28;
L_000001d95fd4f650 .concat [ 16 16 0 0], LS_000001d95fd4f650_1_0, LS_000001d95fd4f650_1_4;
L_000001d95fd4fab0 .part L_000001d95fd54bf0, 0, 1;
LS_000001d95fd502d0_0_0 .concat [ 1 1 1 1], L_000001d95fd6df80, L_000001d95fd6df80, L_000001d95fd6df80, L_000001d95fd6df80;
LS_000001d95fd502d0_0_4 .concat [ 1 1 1 1], L_000001d95fd6df80, L_000001d95fd6df80, L_000001d95fd6df80, L_000001d95fd6df80;
LS_000001d95fd502d0_0_8 .concat [ 1 1 1 1], L_000001d95fd6df80, L_000001d95fd6df80, L_000001d95fd6df80, L_000001d95fd6df80;
LS_000001d95fd502d0_0_12 .concat [ 1 1 1 1], L_000001d95fd6df80, L_000001d95fd6df80, L_000001d95fd6df80, L_000001d95fd6df80;
LS_000001d95fd502d0_0_16 .concat [ 1 1 1 1], L_000001d95fd6df80, L_000001d95fd6df80, L_000001d95fd6df80, L_000001d95fd6df80;
LS_000001d95fd502d0_0_20 .concat [ 1 1 1 1], L_000001d95fd6df80, L_000001d95fd6df80, L_000001d95fd6df80, L_000001d95fd6df80;
LS_000001d95fd502d0_0_24 .concat [ 1 1 1 1], L_000001d95fd6df80, L_000001d95fd6df80, L_000001d95fd6df80, L_000001d95fd6df80;
LS_000001d95fd502d0_0_28 .concat [ 1 1 1 1], L_000001d95fd6df80, L_000001d95fd6df80, L_000001d95fd6df80, L_000001d95fd6df80;
LS_000001d95fd502d0_1_0 .concat [ 4 4 4 4], LS_000001d95fd502d0_0_0, LS_000001d95fd502d0_0_4, LS_000001d95fd502d0_0_8, LS_000001d95fd502d0_0_12;
LS_000001d95fd502d0_1_4 .concat [ 4 4 4 4], LS_000001d95fd502d0_0_16, LS_000001d95fd502d0_0_20, LS_000001d95fd502d0_0_24, LS_000001d95fd502d0_0_28;
L_000001d95fd502d0 .concat [ 16 16 0 0], LS_000001d95fd502d0_1_0, LS_000001d95fd502d0_1_4;
L_000001d95fd4f1f0 .part L_000001d95fd54bf0, 1, 1;
LS_000001d95fd4e750_0_0 .concat [ 1 1 1 1], L_000001d95fd6d030, L_000001d95fd6d030, L_000001d95fd6d030, L_000001d95fd6d030;
LS_000001d95fd4e750_0_4 .concat [ 1 1 1 1], L_000001d95fd6d030, L_000001d95fd6d030, L_000001d95fd6d030, L_000001d95fd6d030;
LS_000001d95fd4e750_0_8 .concat [ 1 1 1 1], L_000001d95fd6d030, L_000001d95fd6d030, L_000001d95fd6d030, L_000001d95fd6d030;
LS_000001d95fd4e750_0_12 .concat [ 1 1 1 1], L_000001d95fd6d030, L_000001d95fd6d030, L_000001d95fd6d030, L_000001d95fd6d030;
LS_000001d95fd4e750_0_16 .concat [ 1 1 1 1], L_000001d95fd6d030, L_000001d95fd6d030, L_000001d95fd6d030, L_000001d95fd6d030;
LS_000001d95fd4e750_0_20 .concat [ 1 1 1 1], L_000001d95fd6d030, L_000001d95fd6d030, L_000001d95fd6d030, L_000001d95fd6d030;
LS_000001d95fd4e750_0_24 .concat [ 1 1 1 1], L_000001d95fd6d030, L_000001d95fd6d030, L_000001d95fd6d030, L_000001d95fd6d030;
LS_000001d95fd4e750_0_28 .concat [ 1 1 1 1], L_000001d95fd6d030, L_000001d95fd6d030, L_000001d95fd6d030, L_000001d95fd6d030;
LS_000001d95fd4e750_1_0 .concat [ 4 4 4 4], LS_000001d95fd4e750_0_0, LS_000001d95fd4e750_0_4, LS_000001d95fd4e750_0_8, LS_000001d95fd4e750_0_12;
LS_000001d95fd4e750_1_4 .concat [ 4 4 4 4], LS_000001d95fd4e750_0_16, LS_000001d95fd4e750_0_20, LS_000001d95fd4e750_0_24, LS_000001d95fd4e750_0_28;
L_000001d95fd4e750 .concat [ 16 16 0 0], LS_000001d95fd4e750_1_0, LS_000001d95fd4e750_1_4;
L_000001d95fd4f970 .part L_000001d95fd54bf0, 0, 1;
LS_000001d95fd4e4d0_0_0 .concat [ 1 1 1 1], L_000001d95fd4f970, L_000001d95fd4f970, L_000001d95fd4f970, L_000001d95fd4f970;
LS_000001d95fd4e4d0_0_4 .concat [ 1 1 1 1], L_000001d95fd4f970, L_000001d95fd4f970, L_000001d95fd4f970, L_000001d95fd4f970;
LS_000001d95fd4e4d0_0_8 .concat [ 1 1 1 1], L_000001d95fd4f970, L_000001d95fd4f970, L_000001d95fd4f970, L_000001d95fd4f970;
LS_000001d95fd4e4d0_0_12 .concat [ 1 1 1 1], L_000001d95fd4f970, L_000001d95fd4f970, L_000001d95fd4f970, L_000001d95fd4f970;
LS_000001d95fd4e4d0_0_16 .concat [ 1 1 1 1], L_000001d95fd4f970, L_000001d95fd4f970, L_000001d95fd4f970, L_000001d95fd4f970;
LS_000001d95fd4e4d0_0_20 .concat [ 1 1 1 1], L_000001d95fd4f970, L_000001d95fd4f970, L_000001d95fd4f970, L_000001d95fd4f970;
LS_000001d95fd4e4d0_0_24 .concat [ 1 1 1 1], L_000001d95fd4f970, L_000001d95fd4f970, L_000001d95fd4f970, L_000001d95fd4f970;
LS_000001d95fd4e4d0_0_28 .concat [ 1 1 1 1], L_000001d95fd4f970, L_000001d95fd4f970, L_000001d95fd4f970, L_000001d95fd4f970;
LS_000001d95fd4e4d0_1_0 .concat [ 4 4 4 4], LS_000001d95fd4e4d0_0_0, LS_000001d95fd4e4d0_0_4, LS_000001d95fd4e4d0_0_8, LS_000001d95fd4e4d0_0_12;
LS_000001d95fd4e4d0_1_4 .concat [ 4 4 4 4], LS_000001d95fd4e4d0_0_16, LS_000001d95fd4e4d0_0_20, LS_000001d95fd4e4d0_0_24, LS_000001d95fd4e4d0_0_28;
L_000001d95fd4e4d0 .concat [ 16 16 0 0], LS_000001d95fd4e4d0_1_0, LS_000001d95fd4e4d0_1_4;
L_000001d95fd4e930 .part L_000001d95fd54bf0, 1, 1;
LS_000001d95fd4e9d0_0_0 .concat [ 1 1 1 1], L_000001d95fd4e930, L_000001d95fd4e930, L_000001d95fd4e930, L_000001d95fd4e930;
LS_000001d95fd4e9d0_0_4 .concat [ 1 1 1 1], L_000001d95fd4e930, L_000001d95fd4e930, L_000001d95fd4e930, L_000001d95fd4e930;
LS_000001d95fd4e9d0_0_8 .concat [ 1 1 1 1], L_000001d95fd4e930, L_000001d95fd4e930, L_000001d95fd4e930, L_000001d95fd4e930;
LS_000001d95fd4e9d0_0_12 .concat [ 1 1 1 1], L_000001d95fd4e930, L_000001d95fd4e930, L_000001d95fd4e930, L_000001d95fd4e930;
LS_000001d95fd4e9d0_0_16 .concat [ 1 1 1 1], L_000001d95fd4e930, L_000001d95fd4e930, L_000001d95fd4e930, L_000001d95fd4e930;
LS_000001d95fd4e9d0_0_20 .concat [ 1 1 1 1], L_000001d95fd4e930, L_000001d95fd4e930, L_000001d95fd4e930, L_000001d95fd4e930;
LS_000001d95fd4e9d0_0_24 .concat [ 1 1 1 1], L_000001d95fd4e930, L_000001d95fd4e930, L_000001d95fd4e930, L_000001d95fd4e930;
LS_000001d95fd4e9d0_0_28 .concat [ 1 1 1 1], L_000001d95fd4e930, L_000001d95fd4e930, L_000001d95fd4e930, L_000001d95fd4e930;
LS_000001d95fd4e9d0_1_0 .concat [ 4 4 4 4], LS_000001d95fd4e9d0_0_0, LS_000001d95fd4e9d0_0_4, LS_000001d95fd4e9d0_0_8, LS_000001d95fd4e9d0_0_12;
LS_000001d95fd4e9d0_1_4 .concat [ 4 4 4 4], LS_000001d95fd4e9d0_0_16, LS_000001d95fd4e9d0_0_20, LS_000001d95fd4e9d0_0_24, LS_000001d95fd4e9d0_0_28;
L_000001d95fd4e9d0 .concat [ 16 16 0 0], LS_000001d95fd4e9d0_1_0, LS_000001d95fd4e9d0_1_4;
L_000001d95fd4fb50 .part L_000001d95fd54bf0, 0, 1;
LS_000001d95fd4ea70_0_0 .concat [ 1 1 1 1], L_000001d95fd6d2d0, L_000001d95fd6d2d0, L_000001d95fd6d2d0, L_000001d95fd6d2d0;
LS_000001d95fd4ea70_0_4 .concat [ 1 1 1 1], L_000001d95fd6d2d0, L_000001d95fd6d2d0, L_000001d95fd6d2d0, L_000001d95fd6d2d0;
LS_000001d95fd4ea70_0_8 .concat [ 1 1 1 1], L_000001d95fd6d2d0, L_000001d95fd6d2d0, L_000001d95fd6d2d0, L_000001d95fd6d2d0;
LS_000001d95fd4ea70_0_12 .concat [ 1 1 1 1], L_000001d95fd6d2d0, L_000001d95fd6d2d0, L_000001d95fd6d2d0, L_000001d95fd6d2d0;
LS_000001d95fd4ea70_0_16 .concat [ 1 1 1 1], L_000001d95fd6d2d0, L_000001d95fd6d2d0, L_000001d95fd6d2d0, L_000001d95fd6d2d0;
LS_000001d95fd4ea70_0_20 .concat [ 1 1 1 1], L_000001d95fd6d2d0, L_000001d95fd6d2d0, L_000001d95fd6d2d0, L_000001d95fd6d2d0;
LS_000001d95fd4ea70_0_24 .concat [ 1 1 1 1], L_000001d95fd6d2d0, L_000001d95fd6d2d0, L_000001d95fd6d2d0, L_000001d95fd6d2d0;
LS_000001d95fd4ea70_0_28 .concat [ 1 1 1 1], L_000001d95fd6d2d0, L_000001d95fd6d2d0, L_000001d95fd6d2d0, L_000001d95fd6d2d0;
LS_000001d95fd4ea70_1_0 .concat [ 4 4 4 4], LS_000001d95fd4ea70_0_0, LS_000001d95fd4ea70_0_4, LS_000001d95fd4ea70_0_8, LS_000001d95fd4ea70_0_12;
LS_000001d95fd4ea70_1_4 .concat [ 4 4 4 4], LS_000001d95fd4ea70_0_16, LS_000001d95fd4ea70_0_20, LS_000001d95fd4ea70_0_24, LS_000001d95fd4ea70_0_28;
L_000001d95fd4ea70 .concat [ 16 16 0 0], LS_000001d95fd4ea70_1_0, LS_000001d95fd4ea70_1_4;
L_000001d95fd4ebb0 .part L_000001d95fd54bf0, 1, 1;
LS_000001d95fd4f470_0_0 .concat [ 1 1 1 1], L_000001d95fd4ebb0, L_000001d95fd4ebb0, L_000001d95fd4ebb0, L_000001d95fd4ebb0;
LS_000001d95fd4f470_0_4 .concat [ 1 1 1 1], L_000001d95fd4ebb0, L_000001d95fd4ebb0, L_000001d95fd4ebb0, L_000001d95fd4ebb0;
LS_000001d95fd4f470_0_8 .concat [ 1 1 1 1], L_000001d95fd4ebb0, L_000001d95fd4ebb0, L_000001d95fd4ebb0, L_000001d95fd4ebb0;
LS_000001d95fd4f470_0_12 .concat [ 1 1 1 1], L_000001d95fd4ebb0, L_000001d95fd4ebb0, L_000001d95fd4ebb0, L_000001d95fd4ebb0;
LS_000001d95fd4f470_0_16 .concat [ 1 1 1 1], L_000001d95fd4ebb0, L_000001d95fd4ebb0, L_000001d95fd4ebb0, L_000001d95fd4ebb0;
LS_000001d95fd4f470_0_20 .concat [ 1 1 1 1], L_000001d95fd4ebb0, L_000001d95fd4ebb0, L_000001d95fd4ebb0, L_000001d95fd4ebb0;
LS_000001d95fd4f470_0_24 .concat [ 1 1 1 1], L_000001d95fd4ebb0, L_000001d95fd4ebb0, L_000001d95fd4ebb0, L_000001d95fd4ebb0;
LS_000001d95fd4f470_0_28 .concat [ 1 1 1 1], L_000001d95fd4ebb0, L_000001d95fd4ebb0, L_000001d95fd4ebb0, L_000001d95fd4ebb0;
LS_000001d95fd4f470_1_0 .concat [ 4 4 4 4], LS_000001d95fd4f470_0_0, LS_000001d95fd4f470_0_4, LS_000001d95fd4f470_0_8, LS_000001d95fd4f470_0_12;
LS_000001d95fd4f470_1_4 .concat [ 4 4 4 4], LS_000001d95fd4f470_0_16, LS_000001d95fd4f470_0_20, LS_000001d95fd4f470_0_24, LS_000001d95fd4f470_0_28;
L_000001d95fd4f470 .concat [ 16 16 0 0], LS_000001d95fd4f470_1_0, LS_000001d95fd4f470_1_4;
L_000001d95fd4ecf0 .part L_000001d95fd54bf0, 0, 1;
LS_000001d95fd4ec50_0_0 .concat [ 1 1 1 1], L_000001d95fd4ecf0, L_000001d95fd4ecf0, L_000001d95fd4ecf0, L_000001d95fd4ecf0;
LS_000001d95fd4ec50_0_4 .concat [ 1 1 1 1], L_000001d95fd4ecf0, L_000001d95fd4ecf0, L_000001d95fd4ecf0, L_000001d95fd4ecf0;
LS_000001d95fd4ec50_0_8 .concat [ 1 1 1 1], L_000001d95fd4ecf0, L_000001d95fd4ecf0, L_000001d95fd4ecf0, L_000001d95fd4ecf0;
LS_000001d95fd4ec50_0_12 .concat [ 1 1 1 1], L_000001d95fd4ecf0, L_000001d95fd4ecf0, L_000001d95fd4ecf0, L_000001d95fd4ecf0;
LS_000001d95fd4ec50_0_16 .concat [ 1 1 1 1], L_000001d95fd4ecf0, L_000001d95fd4ecf0, L_000001d95fd4ecf0, L_000001d95fd4ecf0;
LS_000001d95fd4ec50_0_20 .concat [ 1 1 1 1], L_000001d95fd4ecf0, L_000001d95fd4ecf0, L_000001d95fd4ecf0, L_000001d95fd4ecf0;
LS_000001d95fd4ec50_0_24 .concat [ 1 1 1 1], L_000001d95fd4ecf0, L_000001d95fd4ecf0, L_000001d95fd4ecf0, L_000001d95fd4ecf0;
LS_000001d95fd4ec50_0_28 .concat [ 1 1 1 1], L_000001d95fd4ecf0, L_000001d95fd4ecf0, L_000001d95fd4ecf0, L_000001d95fd4ecf0;
LS_000001d95fd4ec50_1_0 .concat [ 4 4 4 4], LS_000001d95fd4ec50_0_0, LS_000001d95fd4ec50_0_4, LS_000001d95fd4ec50_0_8, LS_000001d95fd4ec50_0_12;
LS_000001d95fd4ec50_1_4 .concat [ 4 4 4 4], LS_000001d95fd4ec50_0_16, LS_000001d95fd4ec50_0_20, LS_000001d95fd4ec50_0_24, LS_000001d95fd4ec50_0_28;
L_000001d95fd4ec50 .concat [ 16 16 0 0], LS_000001d95fd4ec50_1_0, LS_000001d95fd4ec50_1_4;
S_000001d95fd1c770 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001d95fd1b960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001d95fd6d420 .functor AND 32, L_000001d95fd4f650, L_000001d95fd502d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001d95fd1efa0_0 .net "in1", 31 0, L_000001d95fd4f650;  1 drivers
v000001d95fd1e000_0 .net "in2", 31 0, L_000001d95fd502d0;  1 drivers
v000001d95fd1ca20_0 .net "out", 31 0, L_000001d95fd6d420;  alias, 1 drivers
S_000001d95fd1c130 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001d95fd1b960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001d95fd6c7e0 .functor AND 32, L_000001d95fd4e750, L_000001d95fd4e4d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001d95fd1cd40_0 .net "in1", 31 0, L_000001d95fd4e750;  1 drivers
v000001d95fd1e6e0_0 .net "in2", 31 0, L_000001d95fd4e4d0;  1 drivers
v000001d95fd1ea00_0 .net "out", 31 0, L_000001d95fd6c7e0;  alias, 1 drivers
S_000001d95fd1baf0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001d95fd1b960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001d95fd6db90 .functor AND 32, L_000001d95fd4e9d0, L_000001d95fd4ea70, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001d95fd1ee60_0 .net "in1", 31 0, L_000001d95fd4e9d0;  1 drivers
v000001d95fd1f040_0 .net "in2", 31 0, L_000001d95fd4ea70;  1 drivers
v000001d95fd1e0a0_0 .net "out", 31 0, L_000001d95fd6db90;  alias, 1 drivers
S_000001d95fd21920 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001d95fd1b960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001d95fd6d9d0 .functor AND 32, L_000001d95fd4f470, L_000001d95fd4ec50, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001d95fd1d600_0 .net "in1", 31 0, L_000001d95fd4f470;  1 drivers
v000001d95fd1cb60_0 .net "in2", 31 0, L_000001d95fd4ec50;  1 drivers
v000001d95fd1e140_0 .net "out", 31 0, L_000001d95fd6d9d0;  alias, 1 drivers
S_000001d95fd22730 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 119, 16 1 0, S_000001d95f9fd800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_000001d95fd26950 .param/l "add" 0 9 6, C4<000000100000>;
P_000001d95fd26988 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001d95fd269c0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001d95fd269f8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001d95fd26a30 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001d95fd26a68 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001d95fd26aa0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001d95fd26ad8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001d95fd26b10 .param/l "j" 0 9 19, C4<000010000000>;
P_000001d95fd26b48 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001d95fd26b80 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001d95fd26bb8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001d95fd26bf0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001d95fd26c28 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001d95fd26c60 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001d95fd26c98 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001d95fd26cd0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001d95fd26d08 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001d95fd26d40 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001d95fd26d78 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001d95fd26db0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001d95fd26de8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001d95fd26e20 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001d95fd26e58 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001d95fd26e90 .param/l "xori" 0 9 12, C4<001110000000>;
v000001d95fd24d40_0 .var "EX1_PC", 31 0;
v000001d95fd22cc0_0 .var "EX1_PFC", 31 0;
v000001d95fd23c60_0 .var "EX1_forward_to_B", 31 0;
v000001d95fd23a80_0 .var "EX1_is_beq", 0 0;
v000001d95fd23bc0_0 .var "EX1_is_bne", 0 0;
v000001d95fd24200_0 .var "EX1_is_jal", 0 0;
v000001d95fd24840_0 .var "EX1_is_jr", 0 0;
v000001d95fd23300_0 .var "EX1_is_oper2_immed", 0 0;
v000001d95fd23e40_0 .var "EX1_memread", 0 0;
v000001d95fd24160_0 .var "EX1_memwrite", 0 0;
v000001d95fd231c0_0 .var "EX1_opcode", 11 0;
v000001d95fd22b80_0 .var "EX1_predicted", 0 0;
v000001d95fd236c0_0 .var "EX1_rd_ind", 4 0;
v000001d95fd23080_0 .var "EX1_rd_indzero", 0 0;
v000001d95fd23120_0 .var "EX1_regwrite", 0 0;
v000001d95fd24480_0 .var "EX1_rs1", 31 0;
v000001d95fd22e00_0 .var "EX1_rs1_ind", 4 0;
v000001d95fd240c0_0 .var "EX1_rs2", 31 0;
v000001d95fd22c20_0 .var "EX1_rs2_ind", 4 0;
v000001d95fd23f80_0 .net "FLUSH", 0 0, v000001d95fd2e3f0_0;  alias, 1 drivers
v000001d95fd243e0_0 .net "ID_PC", 31 0, v000001d95fd2aa70_0;  alias, 1 drivers
v000001d95fd23620_0 .net "ID_PFC_to_EX", 31 0, L_000001d95fd55870;  alias, 1 drivers
v000001d95fd245c0_0 .net "ID_forward_to_B", 31 0, L_000001d95fd53750;  alias, 1 drivers
v000001d95fd229a0_0 .net "ID_is_beq", 0 0, L_000001d95fd54b50;  alias, 1 drivers
v000001d95fd24660_0 .net "ID_is_bne", 0 0, L_000001d95fd54e70;  alias, 1 drivers
v000001d95fd22d60_0 .net "ID_is_jal", 0 0, L_000001d95fd55eb0;  alias, 1 drivers
v000001d95fd24700_0 .net "ID_is_jr", 0 0, L_000001d95fd552d0;  alias, 1 drivers
v000001d95fd247a0_0 .net "ID_is_oper2_immed", 0 0, L_000001d95fd577f0;  alias, 1 drivers
v000001d95fd23940_0 .net "ID_memread", 0 0, L_000001d95fd55af0;  alias, 1 drivers
v000001d95fd22fe0_0 .net "ID_memwrite", 0 0, L_000001d95fd55f50;  alias, 1 drivers
v000001d95fd24b60_0 .net "ID_opcode", 11 0, v000001d95fd3d960_0;  alias, 1 drivers
v000001d95fd239e0_0 .net "ID_predicted", 0 0, v000001d95fd2c5f0_0;  alias, 1 drivers
v000001d95fd23260_0 .net "ID_rd_ind", 4 0, v000001d95fd3e220_0;  alias, 1 drivers
v000001d95fd233a0_0 .net "ID_rd_indzero", 0 0, L_000001d95fd55d70;  1 drivers
v000001d95fd23440_0 .net "ID_regwrite", 0 0, L_000001d95fd55b90;  alias, 1 drivers
v000001d95fd24ca0_0 .net "ID_rs1", 31 0, v000001d95fd292b0_0;  alias, 1 drivers
v000001d95fd23b20_0 .net "ID_rs1_ind", 4 0, v000001d95fd3cce0_0;  alias, 1 drivers
v000001d95fd24a20_0 .net "ID_rs2", 31 0, v000001d95fd29530_0;  alias, 1 drivers
v000001d95fd25060_0 .net "ID_rs2_ind", 4 0, v000001d95fd3e180_0;  alias, 1 drivers
v000001d95fd23d00_0 .net "clk", 0 0, L_000001d95fd56d00;  1 drivers
v000001d95fd248e0_0 .net "rst", 0 0, v000001d95fd51090_0;  alias, 1 drivers
E_000001d95fc9d410 .event posedge, v000001d95fd15c60_0, v000001d95fd23d00_0;
S_000001d95fd21c40 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 141, 16 102 0, S_000001d95f9fd800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_000001d95fd26ed0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001d95fd26f08 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001d95fd26f40 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001d95fd26f78 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001d95fd26fb0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001d95fd26fe8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001d95fd27020 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001d95fd27058 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001d95fd27090 .param/l "j" 0 9 19, C4<000010000000>;
P_000001d95fd270c8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001d95fd27100 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001d95fd27138 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001d95fd27170 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001d95fd271a8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001d95fd271e0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001d95fd27218 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001d95fd27250 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001d95fd27288 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001d95fd272c0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001d95fd272f8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001d95fd27330 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001d95fd27368 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001d95fd273a0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001d95fd273d8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001d95fd27410 .param/l "xori" 0 9 12, C4<001110000000>;
v000001d95fd24de0_0 .net "EX1_ALU_OPER1", 31 0, L_000001d95fd58120;  alias, 1 drivers
v000001d95fd22a40_0 .net "EX1_ALU_OPER2", 31 0, L_000001d95fd6e370;  alias, 1 drivers
v000001d95fd24fc0_0 .net "EX1_PC", 31 0, v000001d95fd24d40_0;  alias, 1 drivers
v000001d95fd24e80_0 .net "EX1_PFC_to_IF", 31 0, L_000001d95fd4ed90;  alias, 1 drivers
v000001d95fd24f20_0 .net "EX1_forward_to_B", 31 0, v000001d95fd23c60_0;  alias, 1 drivers
v000001d95fd25740_0 .net "EX1_is_beq", 0 0, v000001d95fd23a80_0;  alias, 1 drivers
v000001d95fd25ce0_0 .net "EX1_is_bne", 0 0, v000001d95fd23bc0_0;  alias, 1 drivers
v000001d95fd25c40_0 .net "EX1_is_jal", 0 0, v000001d95fd24200_0;  alias, 1 drivers
v000001d95fd25d80_0 .net "EX1_is_jr", 0 0, v000001d95fd24840_0;  alias, 1 drivers
v000001d95fd25e20_0 .net "EX1_is_oper2_immed", 0 0, v000001d95fd23300_0;  alias, 1 drivers
v000001d95fd25380_0 .net "EX1_memread", 0 0, v000001d95fd23e40_0;  alias, 1 drivers
v000001d95fd26320_0 .net "EX1_memwrite", 0 0, v000001d95fd24160_0;  alias, 1 drivers
v000001d95fd26280_0 .net "EX1_opcode", 11 0, v000001d95fd231c0_0;  alias, 1 drivers
v000001d95fd25880_0 .net "EX1_predicted", 0 0, v000001d95fd22b80_0;  alias, 1 drivers
v000001d95fd25420_0 .net "EX1_rd_ind", 4 0, v000001d95fd236c0_0;  alias, 1 drivers
v000001d95fd25f60_0 .net "EX1_rd_indzero", 0 0, v000001d95fd23080_0;  alias, 1 drivers
v000001d95fd26460_0 .net "EX1_regwrite", 0 0, v000001d95fd23120_0;  alias, 1 drivers
v000001d95fd254c0_0 .net "EX1_rs1", 31 0, v000001d95fd24480_0;  alias, 1 drivers
v000001d95fd25560_0 .net "EX1_rs1_ind", 4 0, v000001d95fd22e00_0;  alias, 1 drivers
v000001d95fd263c0_0 .net "EX1_rs2_ind", 4 0, v000001d95fd22c20_0;  alias, 1 drivers
v000001d95fd26780_0 .net "EX1_rs2_out", 31 0, L_000001d95fd6db20;  alias, 1 drivers
v000001d95fd26140_0 .var "EX2_ALU_OPER1", 31 0;
v000001d95fd25600_0 .var "EX2_ALU_OPER2", 31 0;
v000001d95fd26500_0 .var "EX2_PC", 31 0;
v000001d95fd266e0_0 .var "EX2_PFC_to_IF", 31 0;
v000001d95fd25ec0_0 .var "EX2_forward_to_B", 31 0;
v000001d95fd256a0_0 .var "EX2_is_beq", 0 0;
v000001d95fd265a0_0 .var "EX2_is_bne", 0 0;
v000001d95fd257e0_0 .var "EX2_is_jal", 0 0;
v000001d95fd26640_0 .var "EX2_is_jr", 0 0;
v000001d95fd25920_0 .var "EX2_is_oper2_immed", 0 0;
v000001d95fd259c0_0 .var "EX2_memread", 0 0;
v000001d95fd261e0_0 .var "EX2_memwrite", 0 0;
v000001d95fd26820_0 .var "EX2_opcode", 11 0;
v000001d95fd251a0_0 .var "EX2_predicted", 0 0;
v000001d95fd25240_0 .var "EX2_rd_ind", 4 0;
v000001d95fd25a60_0 .var "EX2_rd_indzero", 0 0;
v000001d95fd25b00_0 .var "EX2_regwrite", 0 0;
v000001d95fd26000_0 .var "EX2_rs1", 31 0;
v000001d95fd25ba0_0 .var "EX2_rs1_ind", 4 0;
v000001d95fd260a0_0 .var "EX2_rs2_ind", 4 0;
v000001d95fd252e0_0 .var "EX2_rs2_out", 31 0;
v000001d95fd2ccd0_0 .net "FLUSH", 0 0, v000001d95fd2e530_0;  alias, 1 drivers
v000001d95fd2def0_0 .net "clk", 0 0, L_000001d95fd6dce0;  1 drivers
v000001d95fd2d950_0 .net "rst", 0 0, v000001d95fd51090_0;  alias, 1 drivers
E_000001d95fc9d590 .event posedge, v000001d95fd15c60_0, v000001d95fd2def0_0;
S_000001d95fd21f60 .scope module, "id_stage" "ID_stage" 3 91, 17 2 0, S_000001d95f9fd800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_000001d95fd2f460 .param/l "add" 0 9 6, C4<000000100000>;
P_000001d95fd2f498 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001d95fd2f4d0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001d95fd2f508 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001d95fd2f540 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001d95fd2f578 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001d95fd2f5b0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001d95fd2f5e8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001d95fd2f620 .param/l "j" 0 9 19, C4<000010000000>;
P_000001d95fd2f658 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001d95fd2f690 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001d95fd2f6c8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001d95fd2f700 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001d95fd2f738 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001d95fd2f770 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001d95fd2f7a8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001d95fd2f7e0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001d95fd2f818 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001d95fd2f850 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001d95fd2f888 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001d95fd2f8c0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001d95fd2f8f8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001d95fd2f930 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001d95fd2f968 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001d95fd2f9a0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001d95fd57cc0 .functor OR 1, L_000001d95fd54b50, L_000001d95fd54e70, C4<0>, C4<0>;
L_000001d95fd56910 .functor AND 1, L_000001d95fd57cc0, L_000001d95fd57630, C4<1>, C4<1>;
L_000001d95fd57080 .functor OR 1, L_000001d95fd54b50, L_000001d95fd54e70, C4<0>, C4<0>;
L_000001d95fd56830 .functor AND 1, L_000001d95fd57080, L_000001d95fd57630, C4<1>, C4<1>;
L_000001d95fd58040 .functor OR 1, L_000001d95fd54b50, L_000001d95fd54e70, C4<0>, C4<0>;
L_000001d95fd56980 .functor AND 1, L_000001d95fd58040, v000001d95fd2c5f0_0, C4<1>, C4<1>;
v000001d95fd2bf10_0 .net "EX1_memread", 0 0, v000001d95fd23e40_0;  alias, 1 drivers
v000001d95fd2b1f0_0 .net "EX1_opcode", 11 0, v000001d95fd231c0_0;  alias, 1 drivers
v000001d95fd29d50_0 .net "EX1_rd_ind", 4 0, v000001d95fd236c0_0;  alias, 1 drivers
v000001d95fd2bfb0_0 .net "EX1_rd_indzero", 0 0, v000001d95fd23080_0;  alias, 1 drivers
v000001d95fd2a390_0 .net "EX2_memread", 0 0, v000001d95fd259c0_0;  alias, 1 drivers
v000001d95fd2c410_0 .net "EX2_opcode", 11 0, v000001d95fd26820_0;  alias, 1 drivers
v000001d95fd2c190_0 .net "EX2_rd_ind", 4 0, v000001d95fd25240_0;  alias, 1 drivers
v000001d95fd2b330_0 .net "EX2_rd_indzero", 0 0, v000001d95fd25a60_0;  alias, 1 drivers
v000001d95fd2b510_0 .net "ID_EX1_flush", 0 0, v000001d95fd2e3f0_0;  alias, 1 drivers
v000001d95fd2ae30_0 .net "ID_EX2_flush", 0 0, v000001d95fd2e530_0;  alias, 1 drivers
v000001d95fd2b5b0_0 .net "ID_is_beq", 0 0, L_000001d95fd54b50;  alias, 1 drivers
v000001d95fd29e90_0 .net "ID_is_bne", 0 0, L_000001d95fd54e70;  alias, 1 drivers
v000001d95fd2bdd0_0 .net "ID_is_j", 0 0, L_000001d95fd559b0;  alias, 1 drivers
v000001d95fd2bab0_0 .net "ID_is_jal", 0 0, L_000001d95fd55eb0;  alias, 1 drivers
v000001d95fd2af70_0 .net "ID_is_jr", 0 0, L_000001d95fd552d0;  alias, 1 drivers
v000001d95fd2b3d0_0 .net "ID_opcode", 11 0, v000001d95fd3d960_0;  alias, 1 drivers
v000001d95fd29df0_0 .net "ID_rs1_ind", 4 0, v000001d95fd3cce0_0;  alias, 1 drivers
v000001d95fd2ac50_0 .net "ID_rs2_ind", 4 0, v000001d95fd3e180_0;  alias, 1 drivers
v000001d95fd2ab10_0 .net "IF_ID_flush", 0 0, v000001d95fd2ecb0_0;  alias, 1 drivers
v000001d95fd2c050_0 .net "IF_ID_write", 0 0, v000001d95fd2f250_0;  alias, 1 drivers
v000001d95fd2a6b0_0 .net "PC_src", 2 0, L_000001d95fd537f0;  alias, 1 drivers
v000001d95fd2c370_0 .net "PFC_to_EX", 31 0, L_000001d95fd55870;  alias, 1 drivers
v000001d95fd2a7f0_0 .net "PFC_to_IF", 31 0, L_000001d95fd54330;  alias, 1 drivers
v000001d95fd2bb50_0 .net "WB_rd_ind", 4 0, v000001d95fd3e7c0_0;  alias, 1 drivers
v000001d95fd2aed0_0 .net "Wrong_prediction", 0 0, L_000001d95fd6e610;  alias, 1 drivers
v000001d95fd2b830_0 .net *"_ivl_11", 0 0, L_000001d95fd56830;  1 drivers
v000001d95fd2abb0_0 .net *"_ivl_13", 9 0, L_000001d95fd53bb0;  1 drivers
v000001d95fd2b010_0 .net *"_ivl_15", 9 0, L_000001d95fd54650;  1 drivers
v000001d95fd29cb0_0 .net *"_ivl_16", 9 0, L_000001d95fd55370;  1 drivers
v000001d95fd2c0f0_0 .net *"_ivl_19", 9 0, L_000001d95fd554b0;  1 drivers
v000001d95fd2c230_0 .net *"_ivl_20", 9 0, L_000001d95fd54790;  1 drivers
v000001d95fd2acf0_0 .net *"_ivl_25", 0 0, L_000001d95fd58040;  1 drivers
v000001d95fd29f30_0 .net *"_ivl_27", 0 0, L_000001d95fd56980;  1 drivers
v000001d95fd2a070_0 .net *"_ivl_29", 9 0, L_000001d95fd53d90;  1 drivers
v000001d95fd2b0b0_0 .net *"_ivl_3", 0 0, L_000001d95fd57cc0;  1 drivers
L_000001d95fd701f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v000001d95fd2b650_0 .net/2u *"_ivl_30", 9 0, L_000001d95fd701f0;  1 drivers
v000001d95fd29fd0_0 .net *"_ivl_32", 9 0, L_000001d95fd53e30;  1 drivers
v000001d95fd2b790_0 .net *"_ivl_35", 9 0, L_000001d95fd540b0;  1 drivers
v000001d95fd2b290_0 .net *"_ivl_37", 9 0, L_000001d95fd548d0;  1 drivers
v000001d95fd2a110_0 .net *"_ivl_38", 9 0, L_000001d95fd55550;  1 drivers
v000001d95fd2a1b0_0 .net *"_ivl_40", 9 0, L_000001d95fd557d0;  1 drivers
L_000001d95fd70238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d95fd2a570_0 .net/2s *"_ivl_45", 21 0, L_000001d95fd70238;  1 drivers
L_000001d95fd70280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d95fd2b150_0 .net/2s *"_ivl_50", 21 0, L_000001d95fd70280;  1 drivers
v000001d95fd2a890_0 .net *"_ivl_9", 0 0, L_000001d95fd57080;  1 drivers
v000001d95fd2b470_0 .net "clk", 0 0, L_000001d95fc92e90;  alias, 1 drivers
v000001d95fd2ad90_0 .net "forward_to_B", 31 0, L_000001d95fd53750;  alias, 1 drivers
v000001d95fd2bbf0_0 .net "imm", 31 0, v000001d95fd286d0_0;  1 drivers
v000001d95fd2bc90_0 .net "inst", 31 0, v000001d95fd2a9d0_0;  alias, 1 drivers
v000001d95fd2bd30_0 .net "is_branch_and_taken", 0 0, L_000001d95fd56910;  alias, 1 drivers
v000001d95fd2a250_0 .net "is_oper2_immed", 0 0, L_000001d95fd577f0;  alias, 1 drivers
v000001d95fd2b6f0_0 .net "mem_read", 0 0, L_000001d95fd55af0;  alias, 1 drivers
v000001d95fd2be70_0 .net "mem_write", 0 0, L_000001d95fd55f50;  alias, 1 drivers
v000001d95fd2a2f0_0 .net "pc", 31 0, v000001d95fd2aa70_0;  alias, 1 drivers
v000001d95fd2a430_0 .net "pc_write", 0 0, v000001d95fd2ef30_0;  alias, 1 drivers
v000001d95fd2c2d0_0 .net "predicted", 0 0, L_000001d95fd57630;  1 drivers
v000001d95fd2b8d0_0 .net "predicted_to_EX", 0 0, v000001d95fd2c5f0_0;  alias, 1 drivers
v000001d95fd2a4d0_0 .net "reg_write", 0 0, L_000001d95fd55b90;  alias, 1 drivers
v000001d95fd2b970_0 .net "reg_write_from_wb", 0 0, v000001d95fd3eae0_0;  alias, 1 drivers
v000001d95fd2ba10_0 .net "rs1", 31 0, v000001d95fd292b0_0;  alias, 1 drivers
v000001d95fd2a610_0 .net "rs2", 31 0, v000001d95fd29530_0;  alias, 1 drivers
v000001d95fd2a750_0 .net "rst", 0 0, v000001d95fd51090_0;  alias, 1 drivers
v000001d95fd2a930_0 .net "wr_reg_data", 31 0, L_000001d95fdd93d0;  alias, 1 drivers
L_000001d95fd53750 .functor MUXZ 32, v000001d95fd29530_0, v000001d95fd286d0_0, L_000001d95fd577f0, C4<>;
L_000001d95fd53bb0 .part v000001d95fd2aa70_0, 0, 10;
L_000001d95fd54650 .part v000001d95fd2a9d0_0, 0, 10;
L_000001d95fd55370 .arith/sum 10, L_000001d95fd53bb0, L_000001d95fd54650;
L_000001d95fd554b0 .part v000001d95fd2a9d0_0, 0, 10;
L_000001d95fd54790 .functor MUXZ 10, L_000001d95fd554b0, L_000001d95fd55370, L_000001d95fd56830, C4<>;
L_000001d95fd53d90 .part v000001d95fd2aa70_0, 0, 10;
L_000001d95fd53e30 .arith/sum 10, L_000001d95fd53d90, L_000001d95fd701f0;
L_000001d95fd540b0 .part v000001d95fd2aa70_0, 0, 10;
L_000001d95fd548d0 .part v000001d95fd2a9d0_0, 0, 10;
L_000001d95fd55550 .arith/sum 10, L_000001d95fd540b0, L_000001d95fd548d0;
L_000001d95fd557d0 .functor MUXZ 10, L_000001d95fd55550, L_000001d95fd53e30, L_000001d95fd56980, C4<>;
L_000001d95fd54330 .concat8 [ 10 22 0 0], L_000001d95fd54790, L_000001d95fd70238;
L_000001d95fd55870 .concat8 [ 10 22 0 0], L_000001d95fd557d0, L_000001d95fd70280;
S_000001d95fd21ab0 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_000001d95fd21f60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_000001d95fd2f9e0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001d95fd2fa18 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001d95fd2fa50 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001d95fd2fa88 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001d95fd2fac0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001d95fd2faf8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001d95fd2fb30 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001d95fd2fb68 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001d95fd2fba0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001d95fd2fbd8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001d95fd2fc10 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001d95fd2fc48 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001d95fd2fc80 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001d95fd2fcb8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001d95fd2fcf0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001d95fd2fd28 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001d95fd2fd60 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001d95fd2fd98 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001d95fd2fdd0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001d95fd2fe08 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001d95fd2fe40 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001d95fd2fe78 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001d95fd2feb0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001d95fd2fee8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001d95fd2ff20 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001d95fd576a0 .functor OR 1, L_000001d95fd57630, L_000001d95fd55050, C4<0>, C4<0>;
L_000001d95fd57710 .functor OR 1, L_000001d95fd576a0, L_000001d95fd531b0, C4<0>, C4<0>;
v000001d95fd2d090_0 .net "EX1_opcode", 11 0, v000001d95fd231c0_0;  alias, 1 drivers
v000001d95fd2ceb0_0 .net "EX2_opcode", 11 0, v000001d95fd26820_0;  alias, 1 drivers
v000001d95fd2cf50_0 .net "ID_opcode", 11 0, v000001d95fd3d960_0;  alias, 1 drivers
v000001d95fd2db30_0 .net "PC_src", 2 0, L_000001d95fd537f0;  alias, 1 drivers
v000001d95fd2c910_0 .net "Wrong_prediction", 0 0, L_000001d95fd6e610;  alias, 1 drivers
L_000001d95fd703e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v000001d95fd2cc30_0 .net/2u *"_ivl_0", 2 0, L_000001d95fd703e8;  1 drivers
v000001d95fd2e0d0_0 .net *"_ivl_10", 0 0, L_000001d95fd54830;  1 drivers
L_000001d95fd70508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v000001d95fd2ddb0_0 .net/2u *"_ivl_12", 2 0, L_000001d95fd70508;  1 drivers
L_000001d95fd70550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001d95fd2e2b0_0 .net/2u *"_ivl_14", 11 0, L_000001d95fd70550;  1 drivers
v000001d95fd2e490_0 .net *"_ivl_16", 0 0, L_000001d95fd55050;  1 drivers
v000001d95fd2d130_0 .net *"_ivl_19", 0 0, L_000001d95fd576a0;  1 drivers
L_000001d95fd70430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v000001d95fd2e170_0 .net/2u *"_ivl_2", 11 0, L_000001d95fd70430;  1 drivers
L_000001d95fd70598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000001d95fd2dc70_0 .net/2u *"_ivl_20", 11 0, L_000001d95fd70598;  1 drivers
v000001d95fd2d1d0_0 .net *"_ivl_22", 0 0, L_000001d95fd531b0;  1 drivers
v000001d95fd2c9b0_0 .net *"_ivl_25", 0 0, L_000001d95fd57710;  1 drivers
L_000001d95fd705e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000001d95fd2d3b0_0 .net/2u *"_ivl_26", 2 0, L_000001d95fd705e0;  1 drivers
L_000001d95fd70628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001d95fd2d450_0 .net/2u *"_ivl_28", 2 0, L_000001d95fd70628;  1 drivers
v000001d95fd2d4f0_0 .net *"_ivl_30", 2 0, L_000001d95fd541f0;  1 drivers
v000001d95fd2d590_0 .net *"_ivl_32", 2 0, L_000001d95fd54970;  1 drivers
v000001d95fd2e7b0_0 .net *"_ivl_34", 2 0, L_000001d95fd550f0;  1 drivers
v000001d95fd2d6d0_0 .net *"_ivl_4", 0 0, L_000001d95fd53110;  1 drivers
L_000001d95fd70478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v000001d95fd2e8f0_0 .net/2u *"_ivl_6", 2 0, L_000001d95fd70478;  1 drivers
L_000001d95fd704c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001d95fd2d770_0 .net/2u *"_ivl_8", 11 0, L_000001d95fd704c0;  1 drivers
v000001d95fd2e710_0 .net "clk", 0 0, L_000001d95fc92e90;  alias, 1 drivers
v000001d95fd2dbd0_0 .net "predicted", 0 0, L_000001d95fd57630;  alias, 1 drivers
v000001d95fd2e990_0 .net "predicted_to_EX", 0 0, v000001d95fd2c5f0_0;  alias, 1 drivers
v000001d95fd2ea30_0 .net "rst", 0 0, v000001d95fd51090_0;  alias, 1 drivers
v000001d95fd2d810_0 .net "state", 1 0, v000001d95fd2c690_0;  1 drivers
L_000001d95fd53110 .cmp/eq 12, v000001d95fd3d960_0, L_000001d95fd70430;
L_000001d95fd54830 .cmp/eq 12, v000001d95fd231c0_0, L_000001d95fd704c0;
L_000001d95fd55050 .cmp/eq 12, v000001d95fd3d960_0, L_000001d95fd70550;
L_000001d95fd531b0 .cmp/eq 12, v000001d95fd3d960_0, L_000001d95fd70598;
L_000001d95fd541f0 .functor MUXZ 3, L_000001d95fd70628, L_000001d95fd705e0, L_000001d95fd57710, C4<>;
L_000001d95fd54970 .functor MUXZ 3, L_000001d95fd541f0, L_000001d95fd70508, L_000001d95fd54830, C4<>;
L_000001d95fd550f0 .functor MUXZ 3, L_000001d95fd54970, L_000001d95fd70478, L_000001d95fd53110, C4<>;
L_000001d95fd537f0 .functor MUXZ 3, L_000001d95fd550f0, L_000001d95fd703e8, L_000001d95fd6e610, C4<>;
S_000001d95fd21600 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_000001d95fd21ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_000001d95fd2ff60 .param/l "add" 0 9 6, C4<000000100000>;
P_000001d95fd2ff98 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001d95fd2ffd0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001d95fd30008 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001d95fd30040 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001d95fd30078 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001d95fd300b0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001d95fd300e8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001d95fd30120 .param/l "j" 0 9 19, C4<000010000000>;
P_000001d95fd30158 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001d95fd30190 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001d95fd301c8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001d95fd30200 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001d95fd30238 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001d95fd30270 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001d95fd302a8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001d95fd302e0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001d95fd30318 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001d95fd30350 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001d95fd30388 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001d95fd303c0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001d95fd303f8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001d95fd30430 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001d95fd30468 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001d95fd304a0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001d95fd57550 .functor OR 1, L_000001d95fd536b0, L_000001d95fd55230, C4<0>, C4<0>;
L_000001d95fd57160 .functor OR 1, L_000001d95fd54150, L_000001d95fd546f0, C4<0>, C4<0>;
L_000001d95fd57da0 .functor AND 1, L_000001d95fd57550, L_000001d95fd57160, C4<1>, C4<1>;
L_000001d95fd56f30 .functor NOT 1, L_000001d95fd57da0, C4<0>, C4<0>, C4<0>;
L_000001d95fd56a60 .functor OR 1, v000001d95fd51090_0, L_000001d95fd56f30, C4<0>, C4<0>;
L_000001d95fd57630 .functor NOT 1, L_000001d95fd56a60, C4<0>, C4<0>, C4<0>;
v000001d95fd2cb90_0 .net "EX_opcode", 11 0, v000001d95fd26820_0;  alias, 1 drivers
v000001d95fd2e850_0 .net "ID_opcode", 11 0, v000001d95fd3d960_0;  alias, 1 drivers
v000001d95fd2c550_0 .net "Wrong_prediction", 0 0, L_000001d95fd6e610;  alias, 1 drivers
L_000001d95fd702c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001d95fd2c730_0 .net/2u *"_ivl_0", 11 0, L_000001d95fd702c8;  1 drivers
L_000001d95fd70358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001d95fd2d630_0 .net/2u *"_ivl_10", 1 0, L_000001d95fd70358;  1 drivers
v000001d95fd2ce10_0 .net *"_ivl_12", 0 0, L_000001d95fd54150;  1 drivers
L_000001d95fd703a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000001d95fd2cff0_0 .net/2u *"_ivl_14", 1 0, L_000001d95fd703a0;  1 drivers
v000001d95fd2e030_0 .net *"_ivl_16", 0 0, L_000001d95fd546f0;  1 drivers
v000001d95fd2de50_0 .net *"_ivl_19", 0 0, L_000001d95fd57160;  1 drivers
v000001d95fd2cd70_0 .net *"_ivl_2", 0 0, L_000001d95fd536b0;  1 drivers
v000001d95fd2df90_0 .net *"_ivl_21", 0 0, L_000001d95fd57da0;  1 drivers
v000001d95fd2d9f0_0 .net *"_ivl_22", 0 0, L_000001d95fd56f30;  1 drivers
v000001d95fd2d310_0 .net *"_ivl_25", 0 0, L_000001d95fd56a60;  1 drivers
L_000001d95fd70310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001d95fd2c870_0 .net/2u *"_ivl_4", 11 0, L_000001d95fd70310;  1 drivers
v000001d95fd2ca50_0 .net *"_ivl_6", 0 0, L_000001d95fd55230;  1 drivers
v000001d95fd2caf0_0 .net *"_ivl_9", 0 0, L_000001d95fd57550;  1 drivers
v000001d95fd2e670_0 .net "clk", 0 0, L_000001d95fc92e90;  alias, 1 drivers
v000001d95fd2e5d0_0 .net "predicted", 0 0, L_000001d95fd57630;  alias, 1 drivers
v000001d95fd2c5f0_0 .var "predicted_to_EX", 0 0;
v000001d95fd2da90_0 .net "rst", 0 0, v000001d95fd51090_0;  alias, 1 drivers
v000001d95fd2c690_0 .var "state", 1 0;
E_000001d95fc9d1d0 .event posedge, v000001d95fd2e670_0, v000001d95fd15c60_0;
L_000001d95fd536b0 .cmp/eq 12, v000001d95fd3d960_0, L_000001d95fd702c8;
L_000001d95fd55230 .cmp/eq 12, v000001d95fd3d960_0, L_000001d95fd70310;
L_000001d95fd54150 .cmp/eq 2, v000001d95fd2c690_0, L_000001d95fd70358;
L_000001d95fd546f0 .cmp/eq 2, v000001d95fd2c690_0, L_000001d95fd703a0;
S_000001d95fd21790 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_000001d95fd21f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_000001d95fd3a500 .param/l "add" 0 9 6, C4<000000100000>;
P_000001d95fd3a538 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001d95fd3a570 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001d95fd3a5a8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001d95fd3a5e0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001d95fd3a618 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001d95fd3a650 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001d95fd3a688 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001d95fd3a6c0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001d95fd3a6f8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001d95fd3a730 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001d95fd3a768 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001d95fd3a7a0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001d95fd3a7d8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001d95fd3a810 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001d95fd3a848 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001d95fd3a880 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001d95fd3a8b8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001d95fd3a8f0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001d95fd3a928 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001d95fd3a960 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001d95fd3a998 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001d95fd3a9d0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001d95fd3aa08 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001d95fd3aa40 .param/l "xori" 0 9 12, C4<001110000000>;
v000001d95fd2d8b0_0 .net "EX1_memread", 0 0, v000001d95fd23e40_0;  alias, 1 drivers
v000001d95fd2ec10_0 .net "EX1_rd_ind", 4 0, v000001d95fd236c0_0;  alias, 1 drivers
v000001d95fd2dd10_0 .net "EX1_rd_indzero", 0 0, v000001d95fd23080_0;  alias, 1 drivers
v000001d95fd2e210_0 .net "EX2_memread", 0 0, v000001d95fd259c0_0;  alias, 1 drivers
v000001d95fd2ead0_0 .net "EX2_rd_ind", 4 0, v000001d95fd25240_0;  alias, 1 drivers
v000001d95fd2e350_0 .net "EX2_rd_indzero", 0 0, v000001d95fd25a60_0;  alias, 1 drivers
v000001d95fd2e3f0_0 .var "ID_EX1_flush", 0 0;
v000001d95fd2e530_0 .var "ID_EX2_flush", 0 0;
v000001d95fd2eb70_0 .net "ID_opcode", 11 0, v000001d95fd3d960_0;  alias, 1 drivers
v000001d95fd2c4b0_0 .net "ID_rs1_ind", 4 0, v000001d95fd3cce0_0;  alias, 1 drivers
v000001d95fd2c7d0_0 .net "ID_rs2_ind", 4 0, v000001d95fd3e180_0;  alias, 1 drivers
v000001d95fd2f250_0 .var "IF_ID_Write", 0 0;
v000001d95fd2ecb0_0 .var "IF_ID_flush", 0 0;
v000001d95fd2ef30_0 .var "PC_Write", 0 0;
v000001d95fd2f2f0_0 .net "Wrong_prediction", 0 0, L_000001d95fd6e610;  alias, 1 drivers
E_000001d95fc9d5d0/0 .event anyedge, v000001d95fd19db0_0, v000001d95fd23e40_0, v000001d95fd23080_0, v000001d95fd23b20_0;
E_000001d95fc9d5d0/1 .event anyedge, v000001d95fd236c0_0, v000001d95fd25060_0, v000001d95fc37e70_0, v000001d95fd25a60_0;
E_000001d95fc9d5d0/2 .event anyedge, v000001d95fd16fc0_0, v000001d95fd24b60_0;
E_000001d95fc9d5d0 .event/or E_000001d95fc9d5d0/0, E_000001d95fc9d5d0/1, E_000001d95fc9d5d0/2;
S_000001d95fd22280 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_000001d95fd21f60;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_000001d95fd3aa80 .param/l "add" 0 9 6, C4<000000100000>;
P_000001d95fd3aab8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001d95fd3aaf0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001d95fd3ab28 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001d95fd3ab60 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001d95fd3ab98 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001d95fd3abd0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001d95fd3ac08 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001d95fd3ac40 .param/l "j" 0 9 19, C4<000010000000>;
P_000001d95fd3ac78 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001d95fd3acb0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001d95fd3ace8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001d95fd3ad20 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001d95fd3ad58 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001d95fd3ad90 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001d95fd3adc8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001d95fd3ae00 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001d95fd3ae38 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001d95fd3ae70 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001d95fd3aea8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001d95fd3aee0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001d95fd3af18 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001d95fd3af50 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001d95fd3af88 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001d95fd3afc0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001d95fd57d30 .functor OR 1, L_000001d95fd53ed0, L_000001d95fd53890, C4<0>, C4<0>;
L_000001d95fd56670 .functor OR 1, L_000001d95fd57d30, L_000001d95fd53f70, C4<0>, C4<0>;
L_000001d95fd57780 .functor OR 1, L_000001d95fd56670, L_000001d95fd54d30, C4<0>, C4<0>;
L_000001d95fd56520 .functor OR 1, L_000001d95fd57780, L_000001d95fd53930, C4<0>, C4<0>;
L_000001d95fd56590 .functor OR 1, L_000001d95fd56520, L_000001d95fd539d0, C4<0>, C4<0>;
L_000001d95fd56e50 .functor OR 1, L_000001d95fd56590, L_000001d95fd55190, C4<0>, C4<0>;
L_000001d95fd56ad0 .functor OR 1, L_000001d95fd56e50, L_000001d95fd54ab0, C4<0>, C4<0>;
L_000001d95fd577f0 .functor OR 1, L_000001d95fd56ad0, L_000001d95fd53b10, C4<0>, C4<0>;
L_000001d95fd57860 .functor OR 1, L_000001d95fd55c30, L_000001d95fd55e10, C4<0>, C4<0>;
L_000001d95fd56b40 .functor OR 1, L_000001d95fd57860, L_000001d95fd55ff0, C4<0>, C4<0>;
L_000001d95fd57f60 .functor OR 1, L_000001d95fd56b40, L_000001d95fd55a50, C4<0>, C4<0>;
L_000001d95fd579b0 .functor OR 1, L_000001d95fd57f60, L_000001d95fd55910, C4<0>, C4<0>;
v000001d95fd2ed50_0 .net "ID_opcode", 11 0, v000001d95fd3d960_0;  alias, 1 drivers
L_000001d95fd70670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v000001d95fd2f390_0 .net/2u *"_ivl_0", 11 0, L_000001d95fd70670;  1 drivers
L_000001d95fd70700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v000001d95fd2efd0_0 .net/2u *"_ivl_10", 11 0, L_000001d95fd70700;  1 drivers
L_000001d95fd70bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000001d95fd2f070_0 .net/2u *"_ivl_102", 11 0, L_000001d95fd70bc8;  1 drivers
L_000001d95fd70c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001d95fd2edf0_0 .net/2u *"_ivl_106", 11 0, L_000001d95fd70c10;  1 drivers
v000001d95fd2f110_0 .net *"_ivl_12", 0 0, L_000001d95fd53f70;  1 drivers
v000001d95fd2ee90_0 .net *"_ivl_15", 0 0, L_000001d95fd56670;  1 drivers
L_000001d95fd70748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v000001d95fd2f1b0_0 .net/2u *"_ivl_16", 11 0, L_000001d95fd70748;  1 drivers
v000001d95fd27870_0 .net *"_ivl_18", 0 0, L_000001d95fd54d30;  1 drivers
v000001d95fd27a50_0 .net *"_ivl_2", 0 0, L_000001d95fd53ed0;  1 drivers
v000001d95fd28090_0 .net *"_ivl_21", 0 0, L_000001d95fd57780;  1 drivers
L_000001d95fd70790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000001d95fd27690_0 .net/2u *"_ivl_22", 11 0, L_000001d95fd70790;  1 drivers
v000001d95fd27910_0 .net *"_ivl_24", 0 0, L_000001d95fd53930;  1 drivers
v000001d95fd27d70_0 .net *"_ivl_27", 0 0, L_000001d95fd56520;  1 drivers
L_000001d95fd707d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001d95fd29670_0 .net/2u *"_ivl_28", 11 0, L_000001d95fd707d8;  1 drivers
v000001d95fd27e10_0 .net *"_ivl_30", 0 0, L_000001d95fd539d0;  1 drivers
v000001d95fd28f90_0 .net *"_ivl_33", 0 0, L_000001d95fd56590;  1 drivers
L_000001d95fd70820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000001d95fd28c70_0 .net/2u *"_ivl_34", 11 0, L_000001d95fd70820;  1 drivers
v000001d95fd27af0_0 .net *"_ivl_36", 0 0, L_000001d95fd55190;  1 drivers
v000001d95fd279b0_0 .net *"_ivl_39", 0 0, L_000001d95fd56e50;  1 drivers
L_000001d95fd706b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v000001d95fd283b0_0 .net/2u *"_ivl_4", 11 0, L_000001d95fd706b8;  1 drivers
L_000001d95fd70868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v000001d95fd28130_0 .net/2u *"_ivl_40", 11 0, L_000001d95fd70868;  1 drivers
v000001d95fd27c30_0 .net *"_ivl_42", 0 0, L_000001d95fd54ab0;  1 drivers
v000001d95fd27b90_0 .net *"_ivl_45", 0 0, L_000001d95fd56ad0;  1 drivers
L_000001d95fd708b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v000001d95fd28e50_0 .net/2u *"_ivl_46", 11 0, L_000001d95fd708b0;  1 drivers
v000001d95fd29210_0 .net *"_ivl_48", 0 0, L_000001d95fd53b10;  1 drivers
L_000001d95fd708f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001d95fd27730_0 .net/2u *"_ivl_52", 11 0, L_000001d95fd708f8;  1 drivers
L_000001d95fd70940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001d95fd29030_0 .net/2u *"_ivl_56", 11 0, L_000001d95fd70940;  1 drivers
v000001d95fd295d0_0 .net *"_ivl_6", 0 0, L_000001d95fd53890;  1 drivers
L_000001d95fd70988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001d95fd27f50_0 .net/2u *"_ivl_60", 11 0, L_000001d95fd70988;  1 drivers
L_000001d95fd709d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000001d95fd288b0_0 .net/2u *"_ivl_64", 11 0, L_000001d95fd709d0;  1 drivers
L_000001d95fd70a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001d95fd298f0_0 .net/2u *"_ivl_68", 11 0, L_000001d95fd70a18;  1 drivers
L_000001d95fd70a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001d95fd28630_0 .net/2u *"_ivl_72", 11 0, L_000001d95fd70a60;  1 drivers
v000001d95fd28270_0 .net *"_ivl_74", 0 0, L_000001d95fd55c30;  1 drivers
L_000001d95fd70aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001d95fd29710_0 .net/2u *"_ivl_76", 11 0, L_000001d95fd70aa8;  1 drivers
v000001d95fd28b30_0 .net *"_ivl_78", 0 0, L_000001d95fd55e10;  1 drivers
v000001d95fd28d10_0 .net *"_ivl_81", 0 0, L_000001d95fd57860;  1 drivers
L_000001d95fd70af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001d95fd27550_0 .net/2u *"_ivl_82", 11 0, L_000001d95fd70af0;  1 drivers
v000001d95fd28db0_0 .net *"_ivl_84", 0 0, L_000001d95fd55ff0;  1 drivers
v000001d95fd277d0_0 .net *"_ivl_87", 0 0, L_000001d95fd56b40;  1 drivers
L_000001d95fd70b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001d95fd297b0_0 .net/2u *"_ivl_88", 11 0, L_000001d95fd70b38;  1 drivers
v000001d95fd28950_0 .net *"_ivl_9", 0 0, L_000001d95fd57d30;  1 drivers
v000001d95fd27cd0_0 .net *"_ivl_90", 0 0, L_000001d95fd55a50;  1 drivers
v000001d95fd293f0_0 .net *"_ivl_93", 0 0, L_000001d95fd57f60;  1 drivers
L_000001d95fd70b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001d95fd29170_0 .net/2u *"_ivl_94", 11 0, L_000001d95fd70b80;  1 drivers
v000001d95fd28450_0 .net *"_ivl_96", 0 0, L_000001d95fd55910;  1 drivers
v000001d95fd275f0_0 .net *"_ivl_99", 0 0, L_000001d95fd579b0;  1 drivers
v000001d95fd29490_0 .net "is_beq", 0 0, L_000001d95fd54b50;  alias, 1 drivers
v000001d95fd28770_0 .net "is_bne", 0 0, L_000001d95fd54e70;  alias, 1 drivers
v000001d95fd29b70_0 .net "is_j", 0 0, L_000001d95fd559b0;  alias, 1 drivers
v000001d95fd289f0_0 .net "is_jal", 0 0, L_000001d95fd55eb0;  alias, 1 drivers
v000001d95fd28310_0 .net "is_jr", 0 0, L_000001d95fd552d0;  alias, 1 drivers
v000001d95fd29350_0 .net "is_oper2_immed", 0 0, L_000001d95fd577f0;  alias, 1 drivers
v000001d95fd284f0_0 .net "memread", 0 0, L_000001d95fd55af0;  alias, 1 drivers
v000001d95fd28bd0_0 .net "memwrite", 0 0, L_000001d95fd55f50;  alias, 1 drivers
v000001d95fd28590_0 .net "regwrite", 0 0, L_000001d95fd55b90;  alias, 1 drivers
L_000001d95fd53ed0 .cmp/eq 12, v000001d95fd3d960_0, L_000001d95fd70670;
L_000001d95fd53890 .cmp/eq 12, v000001d95fd3d960_0, L_000001d95fd706b8;
L_000001d95fd53f70 .cmp/eq 12, v000001d95fd3d960_0, L_000001d95fd70700;
L_000001d95fd54d30 .cmp/eq 12, v000001d95fd3d960_0, L_000001d95fd70748;
L_000001d95fd53930 .cmp/eq 12, v000001d95fd3d960_0, L_000001d95fd70790;
L_000001d95fd539d0 .cmp/eq 12, v000001d95fd3d960_0, L_000001d95fd707d8;
L_000001d95fd55190 .cmp/eq 12, v000001d95fd3d960_0, L_000001d95fd70820;
L_000001d95fd54ab0 .cmp/eq 12, v000001d95fd3d960_0, L_000001d95fd70868;
L_000001d95fd53b10 .cmp/eq 12, v000001d95fd3d960_0, L_000001d95fd708b0;
L_000001d95fd54b50 .cmp/eq 12, v000001d95fd3d960_0, L_000001d95fd708f8;
L_000001d95fd54e70 .cmp/eq 12, v000001d95fd3d960_0, L_000001d95fd70940;
L_000001d95fd552d0 .cmp/eq 12, v000001d95fd3d960_0, L_000001d95fd70988;
L_000001d95fd55eb0 .cmp/eq 12, v000001d95fd3d960_0, L_000001d95fd709d0;
L_000001d95fd559b0 .cmp/eq 12, v000001d95fd3d960_0, L_000001d95fd70a18;
L_000001d95fd55c30 .cmp/eq 12, v000001d95fd3d960_0, L_000001d95fd70a60;
L_000001d95fd55e10 .cmp/eq 12, v000001d95fd3d960_0, L_000001d95fd70aa8;
L_000001d95fd55ff0 .cmp/eq 12, v000001d95fd3d960_0, L_000001d95fd70af0;
L_000001d95fd55a50 .cmp/eq 12, v000001d95fd3d960_0, L_000001d95fd70b38;
L_000001d95fd55910 .cmp/eq 12, v000001d95fd3d960_0, L_000001d95fd70b80;
L_000001d95fd55b90 .reduce/nor L_000001d95fd579b0;
L_000001d95fd55af0 .cmp/eq 12, v000001d95fd3d960_0, L_000001d95fd70bc8;
L_000001d95fd55f50 .cmp/eq 12, v000001d95fd3d960_0, L_000001d95fd70c10;
S_000001d95fd225a0 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_000001d95fd21f60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_000001d95fd3b000 .param/l "add" 0 9 6, C4<000000100000>;
P_000001d95fd3b038 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001d95fd3b070 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001d95fd3b0a8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001d95fd3b0e0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001d95fd3b118 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001d95fd3b150 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001d95fd3b188 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001d95fd3b1c0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001d95fd3b1f8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001d95fd3b230 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001d95fd3b268 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001d95fd3b2a0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001d95fd3b2d8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001d95fd3b310 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001d95fd3b348 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001d95fd3b380 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001d95fd3b3b8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001d95fd3b3f0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001d95fd3b428 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001d95fd3b460 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001d95fd3b498 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001d95fd3b4d0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001d95fd3b508 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001d95fd3b540 .param/l "xori" 0 9 12, C4<001110000000>;
v000001d95fd286d0_0 .var "Immed", 31 0;
v000001d95fd290d0_0 .net "Inst", 31 0, v000001d95fd2a9d0_0;  alias, 1 drivers
v000001d95fd28ef0_0 .net "opcode", 11 0, v000001d95fd3d960_0;  alias, 1 drivers
E_000001d95fc9d610 .event anyedge, v000001d95fd24b60_0, v000001d95fd290d0_0;
S_000001d95fd21dd0 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_000001d95fd21f60;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v000001d95fd292b0_0 .var "Read_data1", 31 0;
v000001d95fd29530_0 .var "Read_data2", 31 0;
v000001d95fd29850_0 .net "Read_reg1", 4 0, v000001d95fd3cce0_0;  alias, 1 drivers
v000001d95fd29c10_0 .net "Read_reg2", 4 0, v000001d95fd3e180_0;  alias, 1 drivers
v000001d95fd281d0_0 .net "Write_data", 31 0, L_000001d95fdd93d0;  alias, 1 drivers
v000001d95fd274b0_0 .net "Write_en", 0 0, v000001d95fd3eae0_0;  alias, 1 drivers
v000001d95fd28810_0 .net "Write_reg", 4 0, v000001d95fd3e7c0_0;  alias, 1 drivers
v000001d95fd28a90_0 .net "clk", 0 0, L_000001d95fc92e90;  alias, 1 drivers
v000001d95fd29990_0 .var/i "i", 31 0;
v000001d95fd29a30 .array "reg_file", 0 31, 31 0;
v000001d95fd29ad0_0 .net "rst", 0 0, v000001d95fd51090_0;  alias, 1 drivers
E_000001d95fc9d950 .event posedge, v000001d95fd2e670_0;
S_000001d95fd20980 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_000001d95fd21dd0;
 .timescale 0 0;
v000001d95fd27ff0_0 .var/i "i", 31 0;
S_000001d95fd220f0 .scope module, "if_id_buffer" "IF_ID_buffer" 3 87, 24 1 0, S_000001d95f9fd800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_000001d95fd3b580 .param/l "add" 0 9 6, C4<000000100000>;
P_000001d95fd3b5b8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001d95fd3b5f0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001d95fd3b628 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001d95fd3b660 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001d95fd3b698 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001d95fd3b6d0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001d95fd3b708 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001d95fd3b740 .param/l "j" 0 9 19, C4<000010000000>;
P_000001d95fd3b778 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001d95fd3b7b0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001d95fd3b7e8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001d95fd3b820 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001d95fd3b858 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001d95fd3b890 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001d95fd3b8c8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001d95fd3b900 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001d95fd3b938 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001d95fd3b970 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001d95fd3b9a8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001d95fd3b9e0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001d95fd3ba18 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001d95fd3ba50 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001d95fd3ba88 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001d95fd3bac0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001d95fd2a9d0_0 .var "ID_INST", 31 0;
v000001d95fd2aa70_0 .var "ID_PC", 31 0;
v000001d95fd3d960_0 .var "ID_opcode", 11 0;
v000001d95fd3e220_0 .var "ID_rd_ind", 4 0;
v000001d95fd3cce0_0 .var "ID_rs1_ind", 4 0;
v000001d95fd3e180_0 .var "ID_rs2_ind", 4 0;
v000001d95fd3be80_0 .net "IF_FLUSH", 0 0, v000001d95fd2ecb0_0;  alias, 1 drivers
v000001d95fd3c740_0 .net "IF_INST", 31 0, L_000001d95fd57940;  alias, 1 drivers
v000001d95fd3d280_0 .net "IF_PC", 31 0, v000001d95fd3c100_0;  alias, 1 drivers
v000001d95fd3c600_0 .net "clk", 0 0, L_000001d95fd57470;  1 drivers
v000001d95fd3dbe0_0 .net "if_id_Write", 0 0, v000001d95fd2f250_0;  alias, 1 drivers
v000001d95fd3d0a0_0 .net "rst", 0 0, v000001d95fd51090_0;  alias, 1 drivers
E_000001d95fc9d750 .event posedge, v000001d95fd15c60_0, v000001d95fd3c600_0;
S_000001d95fd21150 .scope module, "if_stage" "IF_stage" 3 84, 25 1 0, S_000001d95f9fd800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v000001d95fd3fbc0_0 .net "EX1_PFC", 31 0, L_000001d95fd4ed90;  alias, 1 drivers
v000001d95fd3f760_0 .net "EX2_PFC", 31 0, v000001d95fd266e0_0;  alias, 1 drivers
v000001d95fd3f120_0 .net "ID_PFC", 31 0, L_000001d95fd54330;  alias, 1 drivers
v000001d95fd403e0_0 .net "PC_src", 2 0, L_000001d95fd537f0;  alias, 1 drivers
v000001d95fd3e9a0_0 .net "PC_write", 0 0, v000001d95fd2ef30_0;  alias, 1 drivers
L_000001d95fd70088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001d95fd40520_0 .net/2u *"_ivl_0", 31 0, L_000001d95fd70088;  1 drivers
v000001d95fd3fda0_0 .net "clk", 0 0, L_000001d95fc92e90;  alias, 1 drivers
v000001d95fd408e0_0 .net "inst", 31 0, L_000001d95fd57940;  alias, 1 drivers
v000001d95fd40980_0 .net "inst_mem_in", 31 0, v000001d95fd3c100_0;  alias, 1 drivers
v000001d95fd407a0_0 .net "pc_reg_in", 31 0, L_000001d95fd570f0;  1 drivers
v000001d95fd3ff80_0 .net "rst", 0 0, v000001d95fd51090_0;  alias, 1 drivers
L_000001d95fd53a70 .arith/sum 32, v000001d95fd3c100_0, L_000001d95fd70088;
S_000001d95fd22410 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_000001d95fd21150;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_000001d95fd57940 .functor BUFZ 32, L_000001d95fd53570, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d95fd3d140_0 .net "Data_Out", 31 0, L_000001d95fd57940;  alias, 1 drivers
v000001d95fd3c1a0 .array "InstMem", 0 1023, 31 0;
v000001d95fd3daa0_0 .net *"_ivl_0", 31 0, L_000001d95fd53570;  1 drivers
v000001d95fd3c7e0_0 .net *"_ivl_3", 9 0, L_000001d95fd55730;  1 drivers
v000001d95fd3c2e0_0 .net *"_ivl_4", 11 0, L_000001d95fd54a10;  1 drivers
L_000001d95fd701a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d95fd3d500_0 .net *"_ivl_7", 1 0, L_000001d95fd701a8;  1 drivers
v000001d95fd3d8c0_0 .net "addr", 31 0, v000001d95fd3c100_0;  alias, 1 drivers
v000001d95fd3c560_0 .net "clk", 0 0, L_000001d95fc92e90;  alias, 1 drivers
v000001d95fd3d640_0 .var/i "i", 31 0;
L_000001d95fd53570 .array/port v000001d95fd3c1a0, L_000001d95fd54a10;
L_000001d95fd55730 .part v000001d95fd3c100_0, 0, 10;
L_000001d95fd54a10 .concat [ 10 2 0 0], L_000001d95fd55730, L_000001d95fd701a8;
S_000001d95fd20b10 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_000001d95fd21150;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_000001d95fc9d850 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v000001d95fd3c920_0 .net "DataIn", 31 0, L_000001d95fd570f0;  alias, 1 drivers
v000001d95fd3c100_0 .var "DataOut", 31 0;
v000001d95fd3e2c0_0 .net "PC_Write", 0 0, v000001d95fd2ef30_0;  alias, 1 drivers
v000001d95fd3d5a0_0 .net "clk", 0 0, L_000001d95fc92e90;  alias, 1 drivers
v000001d95fd3d460_0 .net "rst", 0 0, v000001d95fd51090_0;  alias, 1 drivers
S_000001d95fd20ca0 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_000001d95fd21150;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_000001d95fc9d7d0 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_000001d95fc937c0 .functor NOT 1, L_000001d95fd54c90, C4<0>, C4<0>, C4<0>;
L_000001d95fc93590 .functor NOT 1, L_000001d95fd53c50, C4<0>, C4<0>, C4<0>;
L_000001d95fc93600 .functor AND 1, L_000001d95fc937c0, L_000001d95fc93590, C4<1>, C4<1>;
L_000001d95fc2e000 .functor NOT 1, L_000001d95fd534d0, C4<0>, C4<0>, C4<0>;
L_000001d95fc2e150 .functor AND 1, L_000001d95fc93600, L_000001d95fc2e000, C4<1>, C4<1>;
L_000001d95fc2d900 .functor AND 32, L_000001d95fd532f0, L_000001d95fd53a70, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d95fc2d4a0 .functor NOT 1, L_000001d95fd555f0, C4<0>, C4<0>, C4<0>;
L_000001d95fd568a0 .functor NOT 1, L_000001d95fd53390, C4<0>, C4<0>, C4<0>;
L_000001d95fd56fa0 .functor AND 1, L_000001d95fc2d4a0, L_000001d95fd568a0, C4<1>, C4<1>;
L_000001d95fd57a20 .functor AND 1, L_000001d95fd56fa0, L_000001d95fd53cf0, C4<1>, C4<1>;
L_000001d95fd572b0 .functor AND 32, L_000001d95fd53250, L_000001d95fd54330, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d95fd57010 .functor OR 32, L_000001d95fc2d900, L_000001d95fd572b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d95fd574e0 .functor NOT 1, L_000001d95fd55410, C4<0>, C4<0>, C4<0>;
L_000001d95fd56750 .functor AND 1, L_000001d95fd574e0, L_000001d95fd54470, C4<1>, C4<1>;
L_000001d95fd569f0 .functor NOT 1, L_000001d95fd53430, C4<0>, C4<0>, C4<0>;
L_000001d95fd567c0 .functor AND 1, L_000001d95fd56750, L_000001d95fd569f0, C4<1>, C4<1>;
L_000001d95fd57240 .functor AND 32, L_000001d95fd543d0, v000001d95fd3c100_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d95fd57b00 .functor OR 32, L_000001d95fd57010, L_000001d95fd57240, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d95fd580b0 .functor NOT 1, L_000001d95fd54510, C4<0>, C4<0>, C4<0>;
L_000001d95fd57a90 .functor AND 1, L_000001d95fd580b0, L_000001d95fd54010, C4<1>, C4<1>;
L_000001d95fd575c0 .functor AND 1, L_000001d95fd57a90, L_000001d95fd53610, C4<1>, C4<1>;
L_000001d95fd57fd0 .functor AND 32, L_000001d95fd54dd0, L_000001d95fd4ed90, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d95fd571d0 .functor OR 32, L_000001d95fd57b00, L_000001d95fd57fd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d95fd57400 .functor NOT 1, L_000001d95fd55690, C4<0>, C4<0>, C4<0>;
L_000001d95fd57320 .functor AND 1, L_000001d95fd54fb0, L_000001d95fd57400, C4<1>, C4<1>;
L_000001d95fd578d0 .functor NOT 1, L_000001d95fd545b0, C4<0>, C4<0>, C4<0>;
L_000001d95fd57b70 .functor AND 1, L_000001d95fd57320, L_000001d95fd578d0, C4<1>, C4<1>;
L_000001d95fd57390 .functor AND 32, L_000001d95fd54f10, v000001d95fd266e0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d95fd570f0 .functor OR 32, L_000001d95fd571d0, L_000001d95fd57390, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d95fd3dc80_0 .net *"_ivl_1", 0 0, L_000001d95fd54c90;  1 drivers
v000001d95fd3d6e0_0 .net *"_ivl_11", 0 0, L_000001d95fd534d0;  1 drivers
v000001d95fd3bb60_0 .net *"_ivl_12", 0 0, L_000001d95fc2e000;  1 drivers
v000001d95fd3bf20_0 .net *"_ivl_14", 0 0, L_000001d95fc2e150;  1 drivers
v000001d95fd3bc00_0 .net *"_ivl_16", 31 0, L_000001d95fd532f0;  1 drivers
v000001d95fd3c420_0 .net *"_ivl_18", 31 0, L_000001d95fc2d900;  1 drivers
v000001d95fd3c060_0 .net *"_ivl_2", 0 0, L_000001d95fc937c0;  1 drivers
v000001d95fd3c880_0 .net *"_ivl_21", 0 0, L_000001d95fd555f0;  1 drivers
v000001d95fd3de60_0 .net *"_ivl_22", 0 0, L_000001d95fc2d4a0;  1 drivers
v000001d95fd3d780_0 .net *"_ivl_25", 0 0, L_000001d95fd53390;  1 drivers
v000001d95fd3dd20_0 .net *"_ivl_26", 0 0, L_000001d95fd568a0;  1 drivers
v000001d95fd3c9c0_0 .net *"_ivl_28", 0 0, L_000001d95fd56fa0;  1 drivers
v000001d95fd3d1e0_0 .net *"_ivl_31", 0 0, L_000001d95fd53cf0;  1 drivers
v000001d95fd3bca0_0 .net *"_ivl_32", 0 0, L_000001d95fd57a20;  1 drivers
v000001d95fd3ddc0_0 .net *"_ivl_34", 31 0, L_000001d95fd53250;  1 drivers
v000001d95fd3bd40_0 .net *"_ivl_36", 31 0, L_000001d95fd572b0;  1 drivers
v000001d95fd3c240_0 .net *"_ivl_38", 31 0, L_000001d95fd57010;  1 drivers
v000001d95fd3bde0_0 .net *"_ivl_41", 0 0, L_000001d95fd55410;  1 drivers
v000001d95fd3d320_0 .net *"_ivl_42", 0 0, L_000001d95fd574e0;  1 drivers
v000001d95fd3c6a0_0 .net *"_ivl_45", 0 0, L_000001d95fd54470;  1 drivers
v000001d95fd3da00_0 .net *"_ivl_46", 0 0, L_000001d95fd56750;  1 drivers
v000001d95fd3bfc0_0 .net *"_ivl_49", 0 0, L_000001d95fd53430;  1 drivers
v000001d95fd3c380_0 .net *"_ivl_5", 0 0, L_000001d95fd53c50;  1 drivers
v000001d95fd3cb00_0 .net *"_ivl_50", 0 0, L_000001d95fd569f0;  1 drivers
v000001d95fd3c4c0_0 .net *"_ivl_52", 0 0, L_000001d95fd567c0;  1 drivers
v000001d95fd3ca60_0 .net *"_ivl_54", 31 0, L_000001d95fd543d0;  1 drivers
v000001d95fd3cba0_0 .net *"_ivl_56", 31 0, L_000001d95fd57240;  1 drivers
v000001d95fd3cc40_0 .net *"_ivl_58", 31 0, L_000001d95fd57b00;  1 drivers
v000001d95fd3df00_0 .net *"_ivl_6", 0 0, L_000001d95fc93590;  1 drivers
v000001d95fd3cd80_0 .net *"_ivl_61", 0 0, L_000001d95fd54510;  1 drivers
v000001d95fd3ce20_0 .net *"_ivl_62", 0 0, L_000001d95fd580b0;  1 drivers
v000001d95fd3cec0_0 .net *"_ivl_65", 0 0, L_000001d95fd54010;  1 drivers
v000001d95fd3cf60_0 .net *"_ivl_66", 0 0, L_000001d95fd57a90;  1 drivers
v000001d95fd3d3c0_0 .net *"_ivl_69", 0 0, L_000001d95fd53610;  1 drivers
v000001d95fd3d000_0 .net *"_ivl_70", 0 0, L_000001d95fd575c0;  1 drivers
v000001d95fd3d820_0 .net *"_ivl_72", 31 0, L_000001d95fd54dd0;  1 drivers
v000001d95fd3dfa0_0 .net *"_ivl_74", 31 0, L_000001d95fd57fd0;  1 drivers
v000001d95fd3e040_0 .net *"_ivl_76", 31 0, L_000001d95fd571d0;  1 drivers
v000001d95fd3e0e0_0 .net *"_ivl_79", 0 0, L_000001d95fd54fb0;  1 drivers
v000001d95fd40020_0 .net *"_ivl_8", 0 0, L_000001d95fc93600;  1 drivers
v000001d95fd402a0_0 .net *"_ivl_81", 0 0, L_000001d95fd55690;  1 drivers
v000001d95fd3f620_0 .net *"_ivl_82", 0 0, L_000001d95fd57400;  1 drivers
v000001d95fd3f4e0_0 .net *"_ivl_84", 0 0, L_000001d95fd57320;  1 drivers
v000001d95fd405c0_0 .net *"_ivl_87", 0 0, L_000001d95fd545b0;  1 drivers
v000001d95fd3ee00_0 .net *"_ivl_88", 0 0, L_000001d95fd578d0;  1 drivers
v000001d95fd40340_0 .net *"_ivl_90", 0 0, L_000001d95fd57b70;  1 drivers
v000001d95fd3f6c0_0 .net *"_ivl_92", 31 0, L_000001d95fd54f10;  1 drivers
v000001d95fd3f800_0 .net *"_ivl_94", 31 0, L_000001d95fd57390;  1 drivers
v000001d95fd3f080_0 .net "ina", 31 0, L_000001d95fd53a70;  1 drivers
v000001d95fd400c0_0 .net "inb", 31 0, L_000001d95fd54330;  alias, 1 drivers
v000001d95fd3ef40_0 .net "inc", 31 0, v000001d95fd3c100_0;  alias, 1 drivers
v000001d95fd3e860_0 .net "ind", 31 0, L_000001d95fd4ed90;  alias, 1 drivers
v000001d95fd3fb20_0 .net "ine", 31 0, v000001d95fd266e0_0;  alias, 1 drivers
L_000001d95fd700d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d95fd40700_0 .net "inf", 31 0, L_000001d95fd700d0;  1 drivers
L_000001d95fd70118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d95fd40160_0 .net "ing", 31 0, L_000001d95fd70118;  1 drivers
L_000001d95fd70160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d95fd40840_0 .net "inh", 31 0, L_000001d95fd70160;  1 drivers
v000001d95fd3e540_0 .net "out", 31 0, L_000001d95fd570f0;  alias, 1 drivers
v000001d95fd3f440_0 .net "sel", 2 0, L_000001d95fd537f0;  alias, 1 drivers
L_000001d95fd54c90 .part L_000001d95fd537f0, 2, 1;
L_000001d95fd53c50 .part L_000001d95fd537f0, 1, 1;
L_000001d95fd534d0 .part L_000001d95fd537f0, 0, 1;
LS_000001d95fd532f0_0_0 .concat [ 1 1 1 1], L_000001d95fc2e150, L_000001d95fc2e150, L_000001d95fc2e150, L_000001d95fc2e150;
LS_000001d95fd532f0_0_4 .concat [ 1 1 1 1], L_000001d95fc2e150, L_000001d95fc2e150, L_000001d95fc2e150, L_000001d95fc2e150;
LS_000001d95fd532f0_0_8 .concat [ 1 1 1 1], L_000001d95fc2e150, L_000001d95fc2e150, L_000001d95fc2e150, L_000001d95fc2e150;
LS_000001d95fd532f0_0_12 .concat [ 1 1 1 1], L_000001d95fc2e150, L_000001d95fc2e150, L_000001d95fc2e150, L_000001d95fc2e150;
LS_000001d95fd532f0_0_16 .concat [ 1 1 1 1], L_000001d95fc2e150, L_000001d95fc2e150, L_000001d95fc2e150, L_000001d95fc2e150;
LS_000001d95fd532f0_0_20 .concat [ 1 1 1 1], L_000001d95fc2e150, L_000001d95fc2e150, L_000001d95fc2e150, L_000001d95fc2e150;
LS_000001d95fd532f0_0_24 .concat [ 1 1 1 1], L_000001d95fc2e150, L_000001d95fc2e150, L_000001d95fc2e150, L_000001d95fc2e150;
LS_000001d95fd532f0_0_28 .concat [ 1 1 1 1], L_000001d95fc2e150, L_000001d95fc2e150, L_000001d95fc2e150, L_000001d95fc2e150;
LS_000001d95fd532f0_1_0 .concat [ 4 4 4 4], LS_000001d95fd532f0_0_0, LS_000001d95fd532f0_0_4, LS_000001d95fd532f0_0_8, LS_000001d95fd532f0_0_12;
LS_000001d95fd532f0_1_4 .concat [ 4 4 4 4], LS_000001d95fd532f0_0_16, LS_000001d95fd532f0_0_20, LS_000001d95fd532f0_0_24, LS_000001d95fd532f0_0_28;
L_000001d95fd532f0 .concat [ 16 16 0 0], LS_000001d95fd532f0_1_0, LS_000001d95fd532f0_1_4;
L_000001d95fd555f0 .part L_000001d95fd537f0, 2, 1;
L_000001d95fd53390 .part L_000001d95fd537f0, 1, 1;
L_000001d95fd53cf0 .part L_000001d95fd537f0, 0, 1;
LS_000001d95fd53250_0_0 .concat [ 1 1 1 1], L_000001d95fd57a20, L_000001d95fd57a20, L_000001d95fd57a20, L_000001d95fd57a20;
LS_000001d95fd53250_0_4 .concat [ 1 1 1 1], L_000001d95fd57a20, L_000001d95fd57a20, L_000001d95fd57a20, L_000001d95fd57a20;
LS_000001d95fd53250_0_8 .concat [ 1 1 1 1], L_000001d95fd57a20, L_000001d95fd57a20, L_000001d95fd57a20, L_000001d95fd57a20;
LS_000001d95fd53250_0_12 .concat [ 1 1 1 1], L_000001d95fd57a20, L_000001d95fd57a20, L_000001d95fd57a20, L_000001d95fd57a20;
LS_000001d95fd53250_0_16 .concat [ 1 1 1 1], L_000001d95fd57a20, L_000001d95fd57a20, L_000001d95fd57a20, L_000001d95fd57a20;
LS_000001d95fd53250_0_20 .concat [ 1 1 1 1], L_000001d95fd57a20, L_000001d95fd57a20, L_000001d95fd57a20, L_000001d95fd57a20;
LS_000001d95fd53250_0_24 .concat [ 1 1 1 1], L_000001d95fd57a20, L_000001d95fd57a20, L_000001d95fd57a20, L_000001d95fd57a20;
LS_000001d95fd53250_0_28 .concat [ 1 1 1 1], L_000001d95fd57a20, L_000001d95fd57a20, L_000001d95fd57a20, L_000001d95fd57a20;
LS_000001d95fd53250_1_0 .concat [ 4 4 4 4], LS_000001d95fd53250_0_0, LS_000001d95fd53250_0_4, LS_000001d95fd53250_0_8, LS_000001d95fd53250_0_12;
LS_000001d95fd53250_1_4 .concat [ 4 4 4 4], LS_000001d95fd53250_0_16, LS_000001d95fd53250_0_20, LS_000001d95fd53250_0_24, LS_000001d95fd53250_0_28;
L_000001d95fd53250 .concat [ 16 16 0 0], LS_000001d95fd53250_1_0, LS_000001d95fd53250_1_4;
L_000001d95fd55410 .part L_000001d95fd537f0, 2, 1;
L_000001d95fd54470 .part L_000001d95fd537f0, 1, 1;
L_000001d95fd53430 .part L_000001d95fd537f0, 0, 1;
LS_000001d95fd543d0_0_0 .concat [ 1 1 1 1], L_000001d95fd567c0, L_000001d95fd567c0, L_000001d95fd567c0, L_000001d95fd567c0;
LS_000001d95fd543d0_0_4 .concat [ 1 1 1 1], L_000001d95fd567c0, L_000001d95fd567c0, L_000001d95fd567c0, L_000001d95fd567c0;
LS_000001d95fd543d0_0_8 .concat [ 1 1 1 1], L_000001d95fd567c0, L_000001d95fd567c0, L_000001d95fd567c0, L_000001d95fd567c0;
LS_000001d95fd543d0_0_12 .concat [ 1 1 1 1], L_000001d95fd567c0, L_000001d95fd567c0, L_000001d95fd567c0, L_000001d95fd567c0;
LS_000001d95fd543d0_0_16 .concat [ 1 1 1 1], L_000001d95fd567c0, L_000001d95fd567c0, L_000001d95fd567c0, L_000001d95fd567c0;
LS_000001d95fd543d0_0_20 .concat [ 1 1 1 1], L_000001d95fd567c0, L_000001d95fd567c0, L_000001d95fd567c0, L_000001d95fd567c0;
LS_000001d95fd543d0_0_24 .concat [ 1 1 1 1], L_000001d95fd567c0, L_000001d95fd567c0, L_000001d95fd567c0, L_000001d95fd567c0;
LS_000001d95fd543d0_0_28 .concat [ 1 1 1 1], L_000001d95fd567c0, L_000001d95fd567c0, L_000001d95fd567c0, L_000001d95fd567c0;
LS_000001d95fd543d0_1_0 .concat [ 4 4 4 4], LS_000001d95fd543d0_0_0, LS_000001d95fd543d0_0_4, LS_000001d95fd543d0_0_8, LS_000001d95fd543d0_0_12;
LS_000001d95fd543d0_1_4 .concat [ 4 4 4 4], LS_000001d95fd543d0_0_16, LS_000001d95fd543d0_0_20, LS_000001d95fd543d0_0_24, LS_000001d95fd543d0_0_28;
L_000001d95fd543d0 .concat [ 16 16 0 0], LS_000001d95fd543d0_1_0, LS_000001d95fd543d0_1_4;
L_000001d95fd54510 .part L_000001d95fd537f0, 2, 1;
L_000001d95fd54010 .part L_000001d95fd537f0, 1, 1;
L_000001d95fd53610 .part L_000001d95fd537f0, 0, 1;
LS_000001d95fd54dd0_0_0 .concat [ 1 1 1 1], L_000001d95fd575c0, L_000001d95fd575c0, L_000001d95fd575c0, L_000001d95fd575c0;
LS_000001d95fd54dd0_0_4 .concat [ 1 1 1 1], L_000001d95fd575c0, L_000001d95fd575c0, L_000001d95fd575c0, L_000001d95fd575c0;
LS_000001d95fd54dd0_0_8 .concat [ 1 1 1 1], L_000001d95fd575c0, L_000001d95fd575c0, L_000001d95fd575c0, L_000001d95fd575c0;
LS_000001d95fd54dd0_0_12 .concat [ 1 1 1 1], L_000001d95fd575c0, L_000001d95fd575c0, L_000001d95fd575c0, L_000001d95fd575c0;
LS_000001d95fd54dd0_0_16 .concat [ 1 1 1 1], L_000001d95fd575c0, L_000001d95fd575c0, L_000001d95fd575c0, L_000001d95fd575c0;
LS_000001d95fd54dd0_0_20 .concat [ 1 1 1 1], L_000001d95fd575c0, L_000001d95fd575c0, L_000001d95fd575c0, L_000001d95fd575c0;
LS_000001d95fd54dd0_0_24 .concat [ 1 1 1 1], L_000001d95fd575c0, L_000001d95fd575c0, L_000001d95fd575c0, L_000001d95fd575c0;
LS_000001d95fd54dd0_0_28 .concat [ 1 1 1 1], L_000001d95fd575c0, L_000001d95fd575c0, L_000001d95fd575c0, L_000001d95fd575c0;
LS_000001d95fd54dd0_1_0 .concat [ 4 4 4 4], LS_000001d95fd54dd0_0_0, LS_000001d95fd54dd0_0_4, LS_000001d95fd54dd0_0_8, LS_000001d95fd54dd0_0_12;
LS_000001d95fd54dd0_1_4 .concat [ 4 4 4 4], LS_000001d95fd54dd0_0_16, LS_000001d95fd54dd0_0_20, LS_000001d95fd54dd0_0_24, LS_000001d95fd54dd0_0_28;
L_000001d95fd54dd0 .concat [ 16 16 0 0], LS_000001d95fd54dd0_1_0, LS_000001d95fd54dd0_1_4;
L_000001d95fd54fb0 .part L_000001d95fd537f0, 2, 1;
L_000001d95fd55690 .part L_000001d95fd537f0, 1, 1;
L_000001d95fd545b0 .part L_000001d95fd537f0, 0, 1;
LS_000001d95fd54f10_0_0 .concat [ 1 1 1 1], L_000001d95fd57b70, L_000001d95fd57b70, L_000001d95fd57b70, L_000001d95fd57b70;
LS_000001d95fd54f10_0_4 .concat [ 1 1 1 1], L_000001d95fd57b70, L_000001d95fd57b70, L_000001d95fd57b70, L_000001d95fd57b70;
LS_000001d95fd54f10_0_8 .concat [ 1 1 1 1], L_000001d95fd57b70, L_000001d95fd57b70, L_000001d95fd57b70, L_000001d95fd57b70;
LS_000001d95fd54f10_0_12 .concat [ 1 1 1 1], L_000001d95fd57b70, L_000001d95fd57b70, L_000001d95fd57b70, L_000001d95fd57b70;
LS_000001d95fd54f10_0_16 .concat [ 1 1 1 1], L_000001d95fd57b70, L_000001d95fd57b70, L_000001d95fd57b70, L_000001d95fd57b70;
LS_000001d95fd54f10_0_20 .concat [ 1 1 1 1], L_000001d95fd57b70, L_000001d95fd57b70, L_000001d95fd57b70, L_000001d95fd57b70;
LS_000001d95fd54f10_0_24 .concat [ 1 1 1 1], L_000001d95fd57b70, L_000001d95fd57b70, L_000001d95fd57b70, L_000001d95fd57b70;
LS_000001d95fd54f10_0_28 .concat [ 1 1 1 1], L_000001d95fd57b70, L_000001d95fd57b70, L_000001d95fd57b70, L_000001d95fd57b70;
LS_000001d95fd54f10_1_0 .concat [ 4 4 4 4], LS_000001d95fd54f10_0_0, LS_000001d95fd54f10_0_4, LS_000001d95fd54f10_0_8, LS_000001d95fd54f10_0_12;
LS_000001d95fd54f10_1_4 .concat [ 4 4 4 4], LS_000001d95fd54f10_0_16, LS_000001d95fd54f10_0_20, LS_000001d95fd54f10_0_24, LS_000001d95fd54f10_0_28;
L_000001d95fd54f10 .concat [ 16 16 0 0], LS_000001d95fd54f10_1_0, LS_000001d95fd54f10_1_4;
S_000001d95fd21470 .scope module, "mem_stage" "MEM_stage" 3 182, 29 3 0, S_000001d95f9fd800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v000001d95fd3ec20_0 .net "Write_Data", 31 0, v000001d95fd16ca0_0;  alias, 1 drivers
v000001d95fd3e900_0 .net "addr", 31 0, v000001d95fd16480_0;  alias, 1 drivers
v000001d95fd3efe0_0 .net "clk", 0 0, L_000001d95fc92e90;  alias, 1 drivers
v000001d95fd3f940_0 .net "mem_out", 31 0, v000001d95fd40660_0;  alias, 1 drivers
v000001d95fd3fee0_0 .net "mem_read", 0 0, v000001d95fd16b60_0;  alias, 1 drivers
v000001d95fd3e360_0 .net "mem_write", 0 0, v000001d95fd16980_0;  alias, 1 drivers
S_000001d95fd20e30 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_000001d95fd21470;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v000001d95fd3f1c0 .array "DataMem", 1023 0, 31 0;
v000001d95fd40480_0 .net "Data_In", 31 0, v000001d95fd16ca0_0;  alias, 1 drivers
v000001d95fd40660_0 .var "Data_Out", 31 0;
v000001d95fd3fe40_0 .net "Write_en", 0 0, v000001d95fd16980_0;  alias, 1 drivers
v000001d95fd40a20_0 .net "addr", 31 0, v000001d95fd16480_0;  alias, 1 drivers
v000001d95fd40ac0_0 .net "clk", 0 0, L_000001d95fc92e90;  alias, 1 drivers
v000001d95fd3f8a0_0 .var/i "i", 31 0;
S_000001d95fd20fc0 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 186, 31 2 0, S_000001d95f9fd800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_000001d95fd4db30 .param/l "add" 0 9 6, C4<000000100000>;
P_000001d95fd4db68 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001d95fd4dba0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001d95fd4dbd8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001d95fd4dc10 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001d95fd4dc48 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001d95fd4dc80 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001d95fd4dcb8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001d95fd4dcf0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001d95fd4dd28 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001d95fd4dd60 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001d95fd4dd98 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001d95fd4ddd0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001d95fd4de08 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001d95fd4de40 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001d95fd4de78 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001d95fd4deb0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001d95fd4dee8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001d95fd4df20 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001d95fd4df58 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001d95fd4df90 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001d95fd4dfc8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001d95fd4e000 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001d95fd4e038 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001d95fd4e070 .param/l "xori" 0 9 12, C4<001110000000>;
v000001d95fd3e400_0 .net "MEM_ALU_OUT", 31 0, v000001d95fd16480_0;  alias, 1 drivers
v000001d95fd3e4a0_0 .net "MEM_Data_mem_out", 31 0, v000001d95fd40660_0;  alias, 1 drivers
v000001d95fd3f580_0 .net "MEM_memread", 0 0, v000001d95fd16b60_0;  alias, 1 drivers
v000001d95fd3e5e0_0 .net "MEM_opcode", 11 0, v000001d95fd16200_0;  alias, 1 drivers
v000001d95fd3eea0_0 .net "MEM_rd_ind", 4 0, v000001d95fd159e0_0;  alias, 1 drivers
v000001d95fd3f9e0_0 .net "MEM_rd_indzero", 0 0, v000001d95fd15ee0_0;  alias, 1 drivers
v000001d95fd3fa80_0 .net "MEM_regwrite", 0 0, v000001d95fd16840_0;  alias, 1 drivers
v000001d95fd40200_0 .var "WB_ALU_OUT", 31 0;
v000001d95fd3e680_0 .var "WB_Data_mem_out", 31 0;
v000001d95fd3e720_0 .var "WB_memread", 0 0;
v000001d95fd3e7c0_0 .var "WB_rd_ind", 4 0;
v000001d95fd3ea40_0 .var "WB_rd_indzero", 0 0;
v000001d95fd3eae0_0 .var "WB_regwrite", 0 0;
v000001d95fd3eb80_0 .net "clk", 0 0, L_000001d95fd6e3e0;  1 drivers
v000001d95fd3ecc0_0 .var "hlt", 0 0;
v000001d95fd3ed60_0 .net "rst", 0 0, v000001d95fd51090_0;  alias, 1 drivers
E_000001d95fc9d150 .event posedge, v000001d95fd15c60_0, v000001d95fd3eb80_0;
S_000001d95fd212e0 .scope module, "wb_stage" "WB_stage" 3 194, 32 3 0, S_000001d95f9fd800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_000001d95fd6e4c0 .functor AND 32, v000001d95fd3e680_0, L_000001d95fdc3d70, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d95fd6e450 .functor NOT 1, v000001d95fd3e720_0, C4<0>, C4<0>, C4<0>;
L_000001d95fd6e680 .functor AND 32, v000001d95fd40200_0, L_000001d95fdc3f50, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d95fdd93d0 .functor OR 32, L_000001d95fd6e4c0, L_000001d95fd6e680, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d95fd3f260_0 .net "Write_Data_RegFile", 31 0, L_000001d95fdd93d0;  alias, 1 drivers
v000001d95fd3f300_0 .net *"_ivl_0", 31 0, L_000001d95fdc3d70;  1 drivers
v000001d95fd3f3a0_0 .net *"_ivl_2", 31 0, L_000001d95fd6e4c0;  1 drivers
v000001d95fd3fc60_0 .net *"_ivl_4", 0 0, L_000001d95fd6e450;  1 drivers
v000001d95fd3fd00_0 .net *"_ivl_6", 31 0, L_000001d95fdc3f50;  1 drivers
v000001d95fd41c40_0 .net *"_ivl_8", 31 0, L_000001d95fd6e680;  1 drivers
v000001d95fd430e0_0 .net "alu_out", 31 0, v000001d95fd40200_0;  alias, 1 drivers
v000001d95fd43180_0 .net "mem_out", 31 0, v000001d95fd3e680_0;  alias, 1 drivers
v000001d95fd41ce0_0 .net "mem_read", 0 0, v000001d95fd3e720_0;  alias, 1 drivers
LS_000001d95fdc3d70_0_0 .concat [ 1 1 1 1], v000001d95fd3e720_0, v000001d95fd3e720_0, v000001d95fd3e720_0, v000001d95fd3e720_0;
LS_000001d95fdc3d70_0_4 .concat [ 1 1 1 1], v000001d95fd3e720_0, v000001d95fd3e720_0, v000001d95fd3e720_0, v000001d95fd3e720_0;
LS_000001d95fdc3d70_0_8 .concat [ 1 1 1 1], v000001d95fd3e720_0, v000001d95fd3e720_0, v000001d95fd3e720_0, v000001d95fd3e720_0;
LS_000001d95fdc3d70_0_12 .concat [ 1 1 1 1], v000001d95fd3e720_0, v000001d95fd3e720_0, v000001d95fd3e720_0, v000001d95fd3e720_0;
LS_000001d95fdc3d70_0_16 .concat [ 1 1 1 1], v000001d95fd3e720_0, v000001d95fd3e720_0, v000001d95fd3e720_0, v000001d95fd3e720_0;
LS_000001d95fdc3d70_0_20 .concat [ 1 1 1 1], v000001d95fd3e720_0, v000001d95fd3e720_0, v000001d95fd3e720_0, v000001d95fd3e720_0;
LS_000001d95fdc3d70_0_24 .concat [ 1 1 1 1], v000001d95fd3e720_0, v000001d95fd3e720_0, v000001d95fd3e720_0, v000001d95fd3e720_0;
LS_000001d95fdc3d70_0_28 .concat [ 1 1 1 1], v000001d95fd3e720_0, v000001d95fd3e720_0, v000001d95fd3e720_0, v000001d95fd3e720_0;
LS_000001d95fdc3d70_1_0 .concat [ 4 4 4 4], LS_000001d95fdc3d70_0_0, LS_000001d95fdc3d70_0_4, LS_000001d95fdc3d70_0_8, LS_000001d95fdc3d70_0_12;
LS_000001d95fdc3d70_1_4 .concat [ 4 4 4 4], LS_000001d95fdc3d70_0_16, LS_000001d95fdc3d70_0_20, LS_000001d95fdc3d70_0_24, LS_000001d95fdc3d70_0_28;
L_000001d95fdc3d70 .concat [ 16 16 0 0], LS_000001d95fdc3d70_1_0, LS_000001d95fdc3d70_1_4;
LS_000001d95fdc3f50_0_0 .concat [ 1 1 1 1], L_000001d95fd6e450, L_000001d95fd6e450, L_000001d95fd6e450, L_000001d95fd6e450;
LS_000001d95fdc3f50_0_4 .concat [ 1 1 1 1], L_000001d95fd6e450, L_000001d95fd6e450, L_000001d95fd6e450, L_000001d95fd6e450;
LS_000001d95fdc3f50_0_8 .concat [ 1 1 1 1], L_000001d95fd6e450, L_000001d95fd6e450, L_000001d95fd6e450, L_000001d95fd6e450;
LS_000001d95fdc3f50_0_12 .concat [ 1 1 1 1], L_000001d95fd6e450, L_000001d95fd6e450, L_000001d95fd6e450, L_000001d95fd6e450;
LS_000001d95fdc3f50_0_16 .concat [ 1 1 1 1], L_000001d95fd6e450, L_000001d95fd6e450, L_000001d95fd6e450, L_000001d95fd6e450;
LS_000001d95fdc3f50_0_20 .concat [ 1 1 1 1], L_000001d95fd6e450, L_000001d95fd6e450, L_000001d95fd6e450, L_000001d95fd6e450;
LS_000001d95fdc3f50_0_24 .concat [ 1 1 1 1], L_000001d95fd6e450, L_000001d95fd6e450, L_000001d95fd6e450, L_000001d95fd6e450;
LS_000001d95fdc3f50_0_28 .concat [ 1 1 1 1], L_000001d95fd6e450, L_000001d95fd6e450, L_000001d95fd6e450, L_000001d95fd6e450;
LS_000001d95fdc3f50_1_0 .concat [ 4 4 4 4], LS_000001d95fdc3f50_0_0, LS_000001d95fdc3f50_0_4, LS_000001d95fdc3f50_0_8, LS_000001d95fdc3f50_0_12;
LS_000001d95fdc3f50_1_4 .concat [ 4 4 4 4], LS_000001d95fdc3f50_0_16, LS_000001d95fdc3f50_0_20, LS_000001d95fdc3f50_0_24, LS_000001d95fdc3f50_0_28;
L_000001d95fdc3f50 .concat [ 16 16 0 0], LS_000001d95fdc3f50_1_0, LS_000001d95fdc3f50_1_4;
    .scope S_000001d95fd20b10;
T_0 ;
    %wait E_000001d95fc9d1d0;
    %load/vec4 v000001d95fd3d460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001d95fd3c100_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001d95fd3e2c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001d95fd3c920_0;
    %assign/vec4 v000001d95fd3c100_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001d95fd22410;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d95fd3d640_0, 0, 32;
T_1.0 ;
    %load/vec4 v000001d95fd3d640_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001d95fd3d640_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d95fd3c1a0, 0, 4;
    %load/vec4 v000001d95fd3d640_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d95fd3d640_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 536936458, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d95fd3c1a0, 0, 4;
    %pushi/vec4 88192, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d95fd3c1a0, 0, 4;
    %pushi/vec4 560660481, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d95fd3c1a0, 0, 4;
    %pushi/vec4 537001984, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d95fd3c1a0, 0, 4;
    %pushi/vec4 71712, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d95fd3c1a0, 0, 4;
    %pushi/vec4 4931618, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d95fd3c1a0, 0, 4;
    %pushi/vec4 16840746, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d95fd3c1a0, 0, 4;
    %pushi/vec4 333447174, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d95fd3c1a0, 0, 4;
    %pushi/vec4 2890072064, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d95fd3c1a0, 0, 4;
    %pushi/vec4 2890072065, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d95fd3c1a0, 0, 4;
    %pushi/vec4 541196290, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d95fd3c1a0, 0, 4;
    %pushi/vec4 543424511, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d95fd3c1a0, 0, 4;
    %pushi/vec4 268500985, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d95fd3c1a0, 0, 4;
    %pushi/vec4 537067520, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d95fd3c1a0, 0, 4;
    %pushi/vec4 275447824, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d95fd3c1a0, 0, 4;
    %pushi/vec4 537133056, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d95fd3c1a0, 0, 4;
    %pushi/vec4 735264, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d95fd3c1a0, 0, 4;
    %pushi/vec4 14891042, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d95fd3c1a0, 0, 4;
    %pushi/vec4 277282826, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d95fd3c1a0, 0, 4;
    %pushi/vec4 2357526528, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d95fd3c1a0, 0, 4;
    %pushi/vec4 2357592065, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d95fd3c1a0, 0, 4;
    %pushi/vec4 10895394, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d95fd3c1a0, 0, 4;
    %pushi/vec4 16840746, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d95fd3c1a0, 0, 4;
    %pushi/vec4 400556035, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d95fd3c1a0, 0, 4;
    %pushi/vec4 2894397441, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d95fd3c1a0, 0, 4;
    %pushi/vec4 2894462976, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d95fd3c1a0, 0, 4;
    %pushi/vec4 545521665, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d95fd3c1a0, 0, 4;
    %pushi/vec4 268500983, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d95fd3c1a0, 0, 4;
    %pushi/vec4 543358977, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d95fd3c1a0, 0, 4;
    %pushi/vec4 268500977, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d95fd3c1a0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d95fd3c1a0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d95fd3c1a0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d95fd3c1a0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d95fd3c1a0, 0, 4;
    %end;
    .thread T_1;
    .scope S_000001d95fd220f0;
T_2 ;
    %wait E_000001d95fc9d750;
    %load/vec4 v000001d95fd3d0a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000001d95fd2aa70_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d95fd2a9d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d95fd3e220_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d95fd3e180_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d95fd3cce0_0, 0;
    %assign/vec4 v000001d95fd3d960_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001d95fd3dbe0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v000001d95fd3be80_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000001d95fd2aa70_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d95fd2a9d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d95fd3e220_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d95fd3e180_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d95fd3cce0_0, 0;
    %assign/vec4 v000001d95fd3d960_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000001d95fd3dbe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v000001d95fd3c740_0;
    %assign/vec4 v000001d95fd2a9d0_0, 0;
    %load/vec4 v000001d95fd3d280_0;
    %assign/vec4 v000001d95fd2aa70_0, 0;
    %load/vec4 v000001d95fd3c740_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001d95fd3e180_0, 0;
    %load/vec4 v000001d95fd3c740_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001d95fd3d960_0, 4, 5;
    %load/vec4 v000001d95fd3c740_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v000001d95fd3c740_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001d95fd3d960_0, 4, 5;
    %load/vec4 v000001d95fd3c740_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000001d95fd3c740_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001d95fd3c740_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000001d95fd3c740_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v000001d95fd3c740_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v000001d95fd3c740_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v000001d95fd3cce0_0, 0;
    %load/vec4 v000001d95fd3c740_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v000001d95fd3c740_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v000001d95fd3e220_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v000001d95fd3c740_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v000001d95fd3e220_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v000001d95fd3c740_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001d95fd3e220_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001d95fd21dd0;
T_3 ;
    %wait E_000001d95fc9d1d0;
    %load/vec4 v000001d95fd29ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d95fd29990_0, 0, 32;
T_3.2 ;
    %load/vec4 v000001d95fd29990_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001d95fd29990_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d95fd29a30, 0, 4;
    %load/vec4 v000001d95fd29990_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d95fd29990_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001d95fd28810_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v000001d95fd274b0_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v000001d95fd281d0_0;
    %load/vec4 v000001d95fd28810_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d95fd29a30, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d95fd29a30, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001d95fd21dd0;
T_4 ;
    %wait E_000001d95fc9d950;
    %load/vec4 v000001d95fd28810_0;
    %load/vec4 v000001d95fd29850_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v000001d95fd28810_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v000001d95fd274b0_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001d95fd281d0_0;
    %assign/vec4 v000001d95fd292b0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001d95fd29850_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001d95fd29a30, 4;
    %assign/vec4 v000001d95fd292b0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001d95fd21dd0;
T_5 ;
    %wait E_000001d95fc9d950;
    %load/vec4 v000001d95fd28810_0;
    %load/vec4 v000001d95fd29c10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v000001d95fd28810_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v000001d95fd274b0_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000001d95fd281d0_0;
    %assign/vec4 v000001d95fd29530_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001d95fd29c10_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001d95fd29a30, 4;
    %assign/vec4 v000001d95fd29530_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001d95fd21dd0;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_000001d95fd20980;
    %jmp t_0;
    .scope S_000001d95fd20980;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d95fd27ff0_0, 0, 32;
T_6.0 ;
    %load/vec4 v000001d95fd27ff0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v000001d95fd27ff0_0;
    %ix/getv/s 4, v000001d95fd27ff0_0;
    %load/vec4a v000001d95fd29a30, 4;
    %ix/getv/s 4, v000001d95fd27ff0_0;
    %load/vec4a v000001d95fd29a30, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001d95fd27ff0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d95fd27ff0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_000001d95fd21dd0;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_000001d95fd225a0;
T_7 ;
    %wait E_000001d95fc9d610;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d95fd286d0_0, 0, 32;
    %load/vec4 v000001d95fd28ef0_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001d95fd28ef0_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001d95fd290d0_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001d95fd286d0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001d95fd28ef0_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001d95fd28ef0_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001d95fd28ef0_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001d95fd290d0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001d95fd286d0_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v000001d95fd28ef0_0;
    %cmpi/e 512, 0, 12;
    %jmp/1 T_7.13, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001d95fd28ef0_0;
    %cmpi/e 2240, 0, 12;
    %flag_or 4, 8;
T_7.13;
    %jmp/1 T_7.12, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001d95fd28ef0_0;
    %cmpi/e 2752, 0, 12;
    %flag_or 4, 8;
T_7.12;
    %jmp/1 T_7.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001d95fd28ef0_0;
    %cmpi/e 256, 0, 12;
    %flag_or 4, 8;
T_7.11;
    %jmp/1 T_7.10, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001d95fd28ef0_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_7.10;
    %jmp/1 T_7.9, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001d95fd28ef0_0;
    %cmpi/e 640, 0, 12;
    %flag_or 4, 8;
T_7.9;
    %jmp/0xz  T_7.7, 4;
    %load/vec4 v000001d95fd290d0_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v000001d95fd290d0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001d95fd286d0_0, 0;
T_7.7 ;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001d95fd21600;
T_8 ;
    %wait E_000001d95fc9d1d0;
    %load/vec4 v000001d95fd2da90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001d95fd2c690_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001d95fd2cb90_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001d95fd2cb90_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v000001d95fd2c690_0;
    %load/vec4 v000001d95fd2c550_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001d95fd2c690_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001d95fd2c690_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001d95fd2c690_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001d95fd2c690_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001d95fd2c690_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001d95fd2c690_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001d95fd21600;
T_9 ;
    %wait E_000001d95fc9d1d0;
    %load/vec4 v000001d95fd2da90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d95fd2c5f0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001d95fd2e5d0_0;
    %assign/vec4 v000001d95fd2c5f0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001d95fd21790;
T_10 ;
    %wait E_000001d95fc9d5d0;
    %load/vec4 v000001d95fd2f2f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d95fd2ef30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d95fd2f250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d95fd2ecb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d95fd2e3f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d95fd2e530_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001d95fd2d8b0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v000001d95fd2dd10_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v000001d95fd2c4b0_0;
    %load/vec4 v000001d95fd2ec10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v000001d95fd2c7d0_0;
    %load/vec4 v000001d95fd2ec10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v000001d95fd2e210_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v000001d95fd2e350_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v000001d95fd2c4b0_0;
    %load/vec4 v000001d95fd2ead0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v000001d95fd2c7d0_0;
    %load/vec4 v000001d95fd2ead0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d95fd2ef30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d95fd2f250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d95fd2ecb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d95fd2e3f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d95fd2e530_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v000001d95fd2eb70_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d95fd2ef30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d95fd2f250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d95fd2ecb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d95fd2e3f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d95fd2e530_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d95fd2ef30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d95fd2f250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d95fd2ecb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d95fd2e3f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d95fd2e530_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001d95fd22730;
T_11 ;
    %wait E_000001d95fc9d410;
    %load/vec4 v000001d95fd248e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000001d95fd23080_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d95fd23c60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d95fd24200_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d95fd24840_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d95fd23bc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d95fd23a80_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d95fd23300_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d95fd22b80_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d95fd22cc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d95fd24160_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d95fd23e40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d95fd23120_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d95fd240c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d95fd24480_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d95fd24d40_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d95fd236c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d95fd22c20_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d95fd22e00_0, 0;
    %assign/vec4 v000001d95fd231c0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000001d95fd23f80_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v000001d95fd24b60_0;
    %assign/vec4 v000001d95fd231c0_0, 0;
    %load/vec4 v000001d95fd23b20_0;
    %assign/vec4 v000001d95fd22e00_0, 0;
    %load/vec4 v000001d95fd25060_0;
    %assign/vec4 v000001d95fd22c20_0, 0;
    %load/vec4 v000001d95fd23260_0;
    %assign/vec4 v000001d95fd236c0_0, 0;
    %load/vec4 v000001d95fd243e0_0;
    %assign/vec4 v000001d95fd24d40_0, 0;
    %load/vec4 v000001d95fd24ca0_0;
    %assign/vec4 v000001d95fd24480_0, 0;
    %load/vec4 v000001d95fd24a20_0;
    %assign/vec4 v000001d95fd240c0_0, 0;
    %load/vec4 v000001d95fd23440_0;
    %assign/vec4 v000001d95fd23120_0, 0;
    %load/vec4 v000001d95fd23940_0;
    %assign/vec4 v000001d95fd23e40_0, 0;
    %load/vec4 v000001d95fd22fe0_0;
    %assign/vec4 v000001d95fd24160_0, 0;
    %load/vec4 v000001d95fd23620_0;
    %assign/vec4 v000001d95fd22cc0_0, 0;
    %load/vec4 v000001d95fd239e0_0;
    %assign/vec4 v000001d95fd22b80_0, 0;
    %load/vec4 v000001d95fd247a0_0;
    %assign/vec4 v000001d95fd23300_0, 0;
    %load/vec4 v000001d95fd229a0_0;
    %assign/vec4 v000001d95fd23a80_0, 0;
    %load/vec4 v000001d95fd24660_0;
    %assign/vec4 v000001d95fd23bc0_0, 0;
    %load/vec4 v000001d95fd24700_0;
    %assign/vec4 v000001d95fd24840_0, 0;
    %load/vec4 v000001d95fd22d60_0;
    %assign/vec4 v000001d95fd24200_0, 0;
    %load/vec4 v000001d95fd245c0_0;
    %assign/vec4 v000001d95fd23c60_0, 0;
    %load/vec4 v000001d95fd233a0_0;
    %assign/vec4 v000001d95fd23080_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000001d95fd23080_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d95fd23c60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d95fd24200_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d95fd24840_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d95fd23bc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d95fd23a80_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d95fd23300_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d95fd22b80_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d95fd22cc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d95fd24160_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d95fd23e40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d95fd23120_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d95fd240c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d95fd24480_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d95fd24d40_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d95fd236c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d95fd22c20_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d95fd22e00_0, 0;
    %assign/vec4 v000001d95fd231c0_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001d95fd21c40;
T_12 ;
    %wait E_000001d95fc9d590;
    %load/vec4 v000001d95fd2d950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000001d95fd25a60_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d95fd266e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d95fd25ec0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d95fd257e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d95fd26640_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d95fd265a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d95fd256a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d95fd25920_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d95fd251a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d95fd261e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d95fd259c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d95fd25b00_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d95fd252e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d95fd26000_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d95fd26500_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d95fd25240_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d95fd260a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d95fd25ba0_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001d95fd26820_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d95fd25600_0, 0;
    %assign/vec4 v000001d95fd26140_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000001d95fd2ccd0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v000001d95fd24de0_0;
    %assign/vec4 v000001d95fd26140_0, 0;
    %load/vec4 v000001d95fd22a40_0;
    %assign/vec4 v000001d95fd25600_0, 0;
    %load/vec4 v000001d95fd26280_0;
    %assign/vec4 v000001d95fd26820_0, 0;
    %load/vec4 v000001d95fd25560_0;
    %assign/vec4 v000001d95fd25ba0_0, 0;
    %load/vec4 v000001d95fd263c0_0;
    %assign/vec4 v000001d95fd260a0_0, 0;
    %load/vec4 v000001d95fd25420_0;
    %assign/vec4 v000001d95fd25240_0, 0;
    %load/vec4 v000001d95fd24fc0_0;
    %assign/vec4 v000001d95fd26500_0, 0;
    %load/vec4 v000001d95fd254c0_0;
    %assign/vec4 v000001d95fd26000_0, 0;
    %load/vec4 v000001d95fd26780_0;
    %assign/vec4 v000001d95fd252e0_0, 0;
    %load/vec4 v000001d95fd26460_0;
    %assign/vec4 v000001d95fd25b00_0, 0;
    %load/vec4 v000001d95fd25380_0;
    %assign/vec4 v000001d95fd259c0_0, 0;
    %load/vec4 v000001d95fd26320_0;
    %assign/vec4 v000001d95fd261e0_0, 0;
    %load/vec4 v000001d95fd25880_0;
    %assign/vec4 v000001d95fd251a0_0, 0;
    %load/vec4 v000001d95fd25e20_0;
    %assign/vec4 v000001d95fd25920_0, 0;
    %load/vec4 v000001d95fd25740_0;
    %assign/vec4 v000001d95fd256a0_0, 0;
    %load/vec4 v000001d95fd25ce0_0;
    %assign/vec4 v000001d95fd265a0_0, 0;
    %load/vec4 v000001d95fd25d80_0;
    %assign/vec4 v000001d95fd26640_0, 0;
    %load/vec4 v000001d95fd25c40_0;
    %assign/vec4 v000001d95fd257e0_0, 0;
    %load/vec4 v000001d95fd24f20_0;
    %assign/vec4 v000001d95fd25ec0_0, 0;
    %load/vec4 v000001d95fd24e80_0;
    %assign/vec4 v000001d95fd266e0_0, 0;
    %load/vec4 v000001d95fd25f60_0;
    %assign/vec4 v000001d95fd25a60_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000001d95fd25a60_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d95fd266e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d95fd25ec0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d95fd257e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d95fd26640_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d95fd265a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d95fd256a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d95fd25920_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d95fd251a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d95fd261e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d95fd259c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d95fd25b00_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d95fd252e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d95fd26000_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d95fd26500_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d95fd25240_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d95fd260a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d95fd25ba0_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001d95fd26820_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d95fd25600_0, 0;
    %assign/vec4 v000001d95fd26140_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001d95fad8450;
T_13 ;
    %wait E_000001d95fc9c5d0;
    %load/vec4 v000001d95fd189b0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d95fd187d0_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d95fd187d0_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d95fd187d0_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d95fd187d0_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d95fd187d0_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d95fd187d0_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d95fd187d0_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d95fd187d0_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001d95fd187d0_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001d95fd187d0_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001d95fd187d0_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001d95fd187d0_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001d95fd187d0_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001d95fd187d0_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001d95fd187d0_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001d95fd187d0_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001d95fd187d0_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001d95fd187d0_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001d95fd187d0_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001d95fd187d0_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001d95fd187d0_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001d95fd187d0_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000001d95fad82c0;
T_14 ;
    %wait E_000001d95fc9c590;
    %load/vec4 v000001d95fd17a10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v000001d95fd171f0_0;
    %pad/u 33;
    %load/vec4 v000001d95fd175b0_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v000001d95fd18190_0, 0;
    %assign/vec4 v000001d95fd17970_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v000001d95fd171f0_0;
    %pad/u 33;
    %load/vec4 v000001d95fd175b0_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v000001d95fd18190_0, 0;
    %assign/vec4 v000001d95fd17970_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v000001d95fd171f0_0;
    %pad/u 33;
    %load/vec4 v000001d95fd175b0_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v000001d95fd18190_0, 0;
    %assign/vec4 v000001d95fd17970_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v000001d95fd171f0_0;
    %pad/u 33;
    %load/vec4 v000001d95fd175b0_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v000001d95fd18190_0, 0;
    %assign/vec4 v000001d95fd17970_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v000001d95fd171f0_0;
    %pad/u 33;
    %load/vec4 v000001d95fd175b0_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v000001d95fd18190_0, 0;
    %assign/vec4 v000001d95fd17970_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v000001d95fd171f0_0;
    %pad/u 33;
    %load/vec4 v000001d95fd175b0_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v000001d95fd18190_0, 0;
    %assign/vec4 v000001d95fd17970_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v000001d95fd175b0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v000001d95fd17970_0;
    %load/vec4 v000001d95fd175b0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001d95fd171f0_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v000001d95fd175b0_0;
    %sub;
    %part/u 1;
    %load/vec4 v000001d95fd175b0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v000001d95fd17970_0, 0;
    %load/vec4 v000001d95fd171f0_0;
    %ix/getv 4, v000001d95fd175b0_0;
    %shiftl 4;
    %assign/vec4 v000001d95fd18190_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v000001d95fd175b0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v000001d95fd17970_0;
    %load/vec4 v000001d95fd175b0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001d95fd171f0_0;
    %load/vec4 v000001d95fd175b0_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v000001d95fd175b0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v000001d95fd17970_0, 0;
    %load/vec4 v000001d95fd171f0_0;
    %ix/getv 4, v000001d95fd175b0_0;
    %shiftr 4;
    %assign/vec4 v000001d95fd18190_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d95fd17970_0, 0;
    %load/vec4 v000001d95fd171f0_0;
    %load/vec4 v000001d95fd175b0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v000001d95fd18190_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d95fd17970_0, 0;
    %load/vec4 v000001d95fd175b0_0;
    %load/vec4 v000001d95fd171f0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v000001d95fd18190_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000001d95fad9b60;
T_15 ;
    %wait E_000001d95fc9c2d0;
    %load/vec4 v000001d95fd15c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v000001d95fd15ee0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d95fd16840_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d95fd16980_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d95fd16b60_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001d95fd16200_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d95fd159e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d95fd16ca0_0, 0;
    %assign/vec4 v000001d95fd16480_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000001d95fc37d30_0;
    %assign/vec4 v000001d95fd16480_0, 0;
    %load/vec4 v000001d95fd16c00_0;
    %assign/vec4 v000001d95fd16ca0_0, 0;
    %load/vec4 v000001d95fd16fc0_0;
    %assign/vec4 v000001d95fd159e0_0, 0;
    %load/vec4 v000001d95fc20420_0;
    %assign/vec4 v000001d95fd16200_0, 0;
    %load/vec4 v000001d95fc37e70_0;
    %assign/vec4 v000001d95fd16b60_0, 0;
    %load/vec4 v000001d95fc1eb20_0;
    %assign/vec4 v000001d95fd16980_0, 0;
    %load/vec4 v000001d95fd15a80_0;
    %assign/vec4 v000001d95fd16840_0, 0;
    %load/vec4 v000001d95fd167a0_0;
    %assign/vec4 v000001d95fd15ee0_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000001d95fd20e30;
T_16 ;
    %wait E_000001d95fc9d950;
    %load/vec4 v000001d95fd3fe40_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v000001d95fd40480_0;
    %load/vec4 v000001d95fd40a20_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d95fd3f1c0, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000001d95fd20e30;
T_17 ;
    %wait E_000001d95fc9d950;
    %load/vec4 v000001d95fd40a20_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001d95fd3f1c0, 4;
    %assign/vec4 v000001d95fd40660_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_000001d95fd20e30;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d95fd3f8a0_0, 0, 32;
T_18.0 ;
    %load/vec4 v000001d95fd3f8a0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001d95fd3f8a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d95fd3f1c0, 0, 4;
    %load/vec4 v000001d95fd3f8a0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d95fd3f8a0_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %end;
    .thread T_18;
    .scope S_000001d95fd20e30;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d95fd3f8a0_0, 0, 32;
T_19.0 ;
    %load/vec4 v000001d95fd3f8a0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v000001d95fd3f8a0_0;
    %load/vec4a v000001d95fd3f1c0, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v000001d95fd3f8a0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001d95fd3f8a0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d95fd3f8a0_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_000001d95fd20fc0;
T_20 ;
    %wait E_000001d95fc9d150;
    %load/vec4 v000001d95fd3ed60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v000001d95fd3ea40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d95fd3ecc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d95fd3eae0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d95fd3e720_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d95fd3e7c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d95fd3e680_0, 0;
    %assign/vec4 v000001d95fd40200_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000001d95fd3e400_0;
    %assign/vec4 v000001d95fd40200_0, 0;
    %load/vec4 v000001d95fd3e4a0_0;
    %assign/vec4 v000001d95fd3e680_0, 0;
    %load/vec4 v000001d95fd3f580_0;
    %assign/vec4 v000001d95fd3e720_0, 0;
    %load/vec4 v000001d95fd3eea0_0;
    %assign/vec4 v000001d95fd3e7c0_0, 0;
    %load/vec4 v000001d95fd3fa80_0;
    %assign/vec4 v000001d95fd3eae0_0, 0;
    %load/vec4 v000001d95fd3f9e0_0;
    %assign/vec4 v000001d95fd3ea40_0, 0;
    %load/vec4 v000001d95fd3e5e0_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v000001d95fd3ecc0_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000001d95f9fd800;
T_21 ;
    %wait E_000001d95fc9be50;
    %load/vec4 v000001d95fd50f50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001d95fd520d0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000001d95fd520d0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001d95fd520d0_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000001d95faea010;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d95fd52350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d95fd51090_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_000001d95faea010;
T_23 ;
    %delay 1, 0;
    %load/vec4 v000001d95fd52350_0;
    %inv;
    %assign/vec4 v000001d95fd52350_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_000001d95faea010;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./BubbleSort(Silicore_BenchMark)/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d95fd51090_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d95fd51090_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v000001d95fd50ff0_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
