
CBM_bluepill.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009d08  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000085c  08009e18  08009e18  00019e18  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a674  0800a674  000201f4  2**0
                  CONTENTS
  4 .ARM          00000000  0800a674  0800a674  000201f4  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800a674  0800a674  000201f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a674  0800a674  0001a674  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a678  0800a678  0001a678  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f4  20000000  0800a67c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000140  200001f4  0800a870  000201f4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000334  0800a870  00020334  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201f4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001624d  00000000  00000000  0002021d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003cc5  00000000  00000000  0003646a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001858  00000000  00000000  0003a130  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001680  00000000  00000000  0003b988  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001d4d0  00000000  00000000  0003d008  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00019b8f  00000000  00000000  0005a4d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009d69b  00000000  00000000  00074067  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00111702  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000771c  00000000  00000000  00111754  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001f4 	.word	0x200001f4
 800012c:	00000000 	.word	0x00000000
 8000130:	08009e00 	.word	0x08009e00

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001f8 	.word	0x200001f8
 800014c:	08009e00 	.word	0x08009e00

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_frsub>:
 8000ac8:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000acc:	e002      	b.n	8000ad4 <__addsf3>
 8000ace:	bf00      	nop

08000ad0 <__aeabi_fsub>:
 8000ad0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000ad4 <__addsf3>:
 8000ad4:	0042      	lsls	r2, r0, #1
 8000ad6:	bf1f      	itttt	ne
 8000ad8:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000adc:	ea92 0f03 	teqne	r2, r3
 8000ae0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000ae4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ae8:	d06a      	beq.n	8000bc0 <__addsf3+0xec>
 8000aea:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000aee:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000af2:	bfc1      	itttt	gt
 8000af4:	18d2      	addgt	r2, r2, r3
 8000af6:	4041      	eorgt	r1, r0
 8000af8:	4048      	eorgt	r0, r1
 8000afa:	4041      	eorgt	r1, r0
 8000afc:	bfb8      	it	lt
 8000afe:	425b      	neglt	r3, r3
 8000b00:	2b19      	cmp	r3, #25
 8000b02:	bf88      	it	hi
 8000b04:	4770      	bxhi	lr
 8000b06:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b0a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b0e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000b12:	bf18      	it	ne
 8000b14:	4240      	negne	r0, r0
 8000b16:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b1a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000b1e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000b22:	bf18      	it	ne
 8000b24:	4249      	negne	r1, r1
 8000b26:	ea92 0f03 	teq	r2, r3
 8000b2a:	d03f      	beq.n	8000bac <__addsf3+0xd8>
 8000b2c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b30:	fa41 fc03 	asr.w	ip, r1, r3
 8000b34:	eb10 000c 	adds.w	r0, r0, ip
 8000b38:	f1c3 0320 	rsb	r3, r3, #32
 8000b3c:	fa01 f103 	lsl.w	r1, r1, r3
 8000b40:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000b44:	d502      	bpl.n	8000b4c <__addsf3+0x78>
 8000b46:	4249      	negs	r1, r1
 8000b48:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b4c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000b50:	d313      	bcc.n	8000b7a <__addsf3+0xa6>
 8000b52:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000b56:	d306      	bcc.n	8000b66 <__addsf3+0x92>
 8000b58:	0840      	lsrs	r0, r0, #1
 8000b5a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b5e:	f102 0201 	add.w	r2, r2, #1
 8000b62:	2afe      	cmp	r2, #254	; 0xfe
 8000b64:	d251      	bcs.n	8000c0a <__addsf3+0x136>
 8000b66:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000b6a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b6e:	bf08      	it	eq
 8000b70:	f020 0001 	biceq.w	r0, r0, #1
 8000b74:	ea40 0003 	orr.w	r0, r0, r3
 8000b78:	4770      	bx	lr
 8000b7a:	0049      	lsls	r1, r1, #1
 8000b7c:	eb40 0000 	adc.w	r0, r0, r0
 8000b80:	3a01      	subs	r2, #1
 8000b82:	bf28      	it	cs
 8000b84:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000b88:	d2ed      	bcs.n	8000b66 <__addsf3+0x92>
 8000b8a:	fab0 fc80 	clz	ip, r0
 8000b8e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b92:	ebb2 020c 	subs.w	r2, r2, ip
 8000b96:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b9a:	bfaa      	itet	ge
 8000b9c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000ba0:	4252      	neglt	r2, r2
 8000ba2:	4318      	orrge	r0, r3
 8000ba4:	bfbc      	itt	lt
 8000ba6:	40d0      	lsrlt	r0, r2
 8000ba8:	4318      	orrlt	r0, r3
 8000baa:	4770      	bx	lr
 8000bac:	f092 0f00 	teq	r2, #0
 8000bb0:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000bb4:	bf06      	itte	eq
 8000bb6:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000bba:	3201      	addeq	r2, #1
 8000bbc:	3b01      	subne	r3, #1
 8000bbe:	e7b5      	b.n	8000b2c <__addsf3+0x58>
 8000bc0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000bc4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000bc8:	bf18      	it	ne
 8000bca:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000bce:	d021      	beq.n	8000c14 <__addsf3+0x140>
 8000bd0:	ea92 0f03 	teq	r2, r3
 8000bd4:	d004      	beq.n	8000be0 <__addsf3+0x10c>
 8000bd6:	f092 0f00 	teq	r2, #0
 8000bda:	bf08      	it	eq
 8000bdc:	4608      	moveq	r0, r1
 8000bde:	4770      	bx	lr
 8000be0:	ea90 0f01 	teq	r0, r1
 8000be4:	bf1c      	itt	ne
 8000be6:	2000      	movne	r0, #0
 8000be8:	4770      	bxne	lr
 8000bea:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000bee:	d104      	bne.n	8000bfa <__addsf3+0x126>
 8000bf0:	0040      	lsls	r0, r0, #1
 8000bf2:	bf28      	it	cs
 8000bf4:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000bf8:	4770      	bx	lr
 8000bfa:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000bfe:	bf3c      	itt	cc
 8000c00:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000c04:	4770      	bxcc	lr
 8000c06:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c0a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000c0e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c12:	4770      	bx	lr
 8000c14:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c18:	bf16      	itet	ne
 8000c1a:	4608      	movne	r0, r1
 8000c1c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c20:	4601      	movne	r1, r0
 8000c22:	0242      	lsls	r2, r0, #9
 8000c24:	bf06      	itte	eq
 8000c26:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c2a:	ea90 0f01 	teqeq	r0, r1
 8000c2e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000c32:	4770      	bx	lr

08000c34 <__aeabi_ui2f>:
 8000c34:	f04f 0300 	mov.w	r3, #0
 8000c38:	e004      	b.n	8000c44 <__aeabi_i2f+0x8>
 8000c3a:	bf00      	nop

08000c3c <__aeabi_i2f>:
 8000c3c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000c40:	bf48      	it	mi
 8000c42:	4240      	negmi	r0, r0
 8000c44:	ea5f 0c00 	movs.w	ip, r0
 8000c48:	bf08      	it	eq
 8000c4a:	4770      	bxeq	lr
 8000c4c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000c50:	4601      	mov	r1, r0
 8000c52:	f04f 0000 	mov.w	r0, #0
 8000c56:	e01c      	b.n	8000c92 <__aeabi_l2f+0x2a>

08000c58 <__aeabi_ul2f>:
 8000c58:	ea50 0201 	orrs.w	r2, r0, r1
 8000c5c:	bf08      	it	eq
 8000c5e:	4770      	bxeq	lr
 8000c60:	f04f 0300 	mov.w	r3, #0
 8000c64:	e00a      	b.n	8000c7c <__aeabi_l2f+0x14>
 8000c66:	bf00      	nop

08000c68 <__aeabi_l2f>:
 8000c68:	ea50 0201 	orrs.w	r2, r0, r1
 8000c6c:	bf08      	it	eq
 8000c6e:	4770      	bxeq	lr
 8000c70:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000c74:	d502      	bpl.n	8000c7c <__aeabi_l2f+0x14>
 8000c76:	4240      	negs	r0, r0
 8000c78:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c7c:	ea5f 0c01 	movs.w	ip, r1
 8000c80:	bf02      	ittt	eq
 8000c82:	4684      	moveq	ip, r0
 8000c84:	4601      	moveq	r1, r0
 8000c86:	2000      	moveq	r0, #0
 8000c88:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000c8c:	bf08      	it	eq
 8000c8e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000c92:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000c96:	fabc f28c 	clz	r2, ip
 8000c9a:	3a08      	subs	r2, #8
 8000c9c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000ca0:	db10      	blt.n	8000cc4 <__aeabi_l2f+0x5c>
 8000ca2:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ca6:	4463      	add	r3, ip
 8000ca8:	fa00 fc02 	lsl.w	ip, r0, r2
 8000cac:	f1c2 0220 	rsb	r2, r2, #32
 8000cb0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000cb4:	fa20 f202 	lsr.w	r2, r0, r2
 8000cb8:	eb43 0002 	adc.w	r0, r3, r2
 8000cbc:	bf08      	it	eq
 8000cbe:	f020 0001 	biceq.w	r0, r0, #1
 8000cc2:	4770      	bx	lr
 8000cc4:	f102 0220 	add.w	r2, r2, #32
 8000cc8:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ccc:	f1c2 0220 	rsb	r2, r2, #32
 8000cd0:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000cd4:	fa21 f202 	lsr.w	r2, r1, r2
 8000cd8:	eb43 0002 	adc.w	r0, r3, r2
 8000cdc:	bf08      	it	eq
 8000cde:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ce2:	4770      	bx	lr

08000ce4 <__aeabi_fmul>:
 8000ce4:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ce8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000cec:	bf1e      	ittt	ne
 8000cee:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000cf2:	ea92 0f0c 	teqne	r2, ip
 8000cf6:	ea93 0f0c 	teqne	r3, ip
 8000cfa:	d06f      	beq.n	8000ddc <__aeabi_fmul+0xf8>
 8000cfc:	441a      	add	r2, r3
 8000cfe:	ea80 0c01 	eor.w	ip, r0, r1
 8000d02:	0240      	lsls	r0, r0, #9
 8000d04:	bf18      	it	ne
 8000d06:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d0a:	d01e      	beq.n	8000d4a <__aeabi_fmul+0x66>
 8000d0c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000d10:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d14:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d18:	fba0 3101 	umull	r3, r1, r0, r1
 8000d1c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000d20:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000d24:	bf3e      	ittt	cc
 8000d26:	0049      	lslcc	r1, r1, #1
 8000d28:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d2c:	005b      	lslcc	r3, r3, #1
 8000d2e:	ea40 0001 	orr.w	r0, r0, r1
 8000d32:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000d36:	2afd      	cmp	r2, #253	; 0xfd
 8000d38:	d81d      	bhi.n	8000d76 <__aeabi_fmul+0x92>
 8000d3a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000d3e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d42:	bf08      	it	eq
 8000d44:	f020 0001 	biceq.w	r0, r0, #1
 8000d48:	4770      	bx	lr
 8000d4a:	f090 0f00 	teq	r0, #0
 8000d4e:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000d52:	bf08      	it	eq
 8000d54:	0249      	lsleq	r1, r1, #9
 8000d56:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d5a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d5e:	3a7f      	subs	r2, #127	; 0x7f
 8000d60:	bfc2      	ittt	gt
 8000d62:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000d66:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d6a:	4770      	bxgt	lr
 8000d6c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d70:	f04f 0300 	mov.w	r3, #0
 8000d74:	3a01      	subs	r2, #1
 8000d76:	dc5d      	bgt.n	8000e34 <__aeabi_fmul+0x150>
 8000d78:	f112 0f19 	cmn.w	r2, #25
 8000d7c:	bfdc      	itt	le
 8000d7e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000d82:	4770      	bxle	lr
 8000d84:	f1c2 0200 	rsb	r2, r2, #0
 8000d88:	0041      	lsls	r1, r0, #1
 8000d8a:	fa21 f102 	lsr.w	r1, r1, r2
 8000d8e:	f1c2 0220 	rsb	r2, r2, #32
 8000d92:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d96:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d9a:	f140 0000 	adc.w	r0, r0, #0
 8000d9e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000da2:	bf08      	it	eq
 8000da4:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000da8:	4770      	bx	lr
 8000daa:	f092 0f00 	teq	r2, #0
 8000dae:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000db2:	bf02      	ittt	eq
 8000db4:	0040      	lsleq	r0, r0, #1
 8000db6:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000dba:	3a01      	subeq	r2, #1
 8000dbc:	d0f9      	beq.n	8000db2 <__aeabi_fmul+0xce>
 8000dbe:	ea40 000c 	orr.w	r0, r0, ip
 8000dc2:	f093 0f00 	teq	r3, #0
 8000dc6:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000dca:	bf02      	ittt	eq
 8000dcc:	0049      	lsleq	r1, r1, #1
 8000dce:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000dd2:	3b01      	subeq	r3, #1
 8000dd4:	d0f9      	beq.n	8000dca <__aeabi_fmul+0xe6>
 8000dd6:	ea41 010c 	orr.w	r1, r1, ip
 8000dda:	e78f      	b.n	8000cfc <__aeabi_fmul+0x18>
 8000ddc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000de0:	ea92 0f0c 	teq	r2, ip
 8000de4:	bf18      	it	ne
 8000de6:	ea93 0f0c 	teqne	r3, ip
 8000dea:	d00a      	beq.n	8000e02 <__aeabi_fmul+0x11e>
 8000dec:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000df0:	bf18      	it	ne
 8000df2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000df6:	d1d8      	bne.n	8000daa <__aeabi_fmul+0xc6>
 8000df8:	ea80 0001 	eor.w	r0, r0, r1
 8000dfc:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e00:	4770      	bx	lr
 8000e02:	f090 0f00 	teq	r0, #0
 8000e06:	bf17      	itett	ne
 8000e08:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000e0c:	4608      	moveq	r0, r1
 8000e0e:	f091 0f00 	teqne	r1, #0
 8000e12:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000e16:	d014      	beq.n	8000e42 <__aeabi_fmul+0x15e>
 8000e18:	ea92 0f0c 	teq	r2, ip
 8000e1c:	d101      	bne.n	8000e22 <__aeabi_fmul+0x13e>
 8000e1e:	0242      	lsls	r2, r0, #9
 8000e20:	d10f      	bne.n	8000e42 <__aeabi_fmul+0x15e>
 8000e22:	ea93 0f0c 	teq	r3, ip
 8000e26:	d103      	bne.n	8000e30 <__aeabi_fmul+0x14c>
 8000e28:	024b      	lsls	r3, r1, #9
 8000e2a:	bf18      	it	ne
 8000e2c:	4608      	movne	r0, r1
 8000e2e:	d108      	bne.n	8000e42 <__aeabi_fmul+0x15e>
 8000e30:	ea80 0001 	eor.w	r0, r0, r1
 8000e34:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e38:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e3c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e40:	4770      	bx	lr
 8000e42:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e46:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000e4a:	4770      	bx	lr

08000e4c <__aeabi_fdiv>:
 8000e4c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000e50:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e54:	bf1e      	ittt	ne
 8000e56:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e5a:	ea92 0f0c 	teqne	r2, ip
 8000e5e:	ea93 0f0c 	teqne	r3, ip
 8000e62:	d069      	beq.n	8000f38 <__aeabi_fdiv+0xec>
 8000e64:	eba2 0203 	sub.w	r2, r2, r3
 8000e68:	ea80 0c01 	eor.w	ip, r0, r1
 8000e6c:	0249      	lsls	r1, r1, #9
 8000e6e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e72:	d037      	beq.n	8000ee4 <__aeabi_fdiv+0x98>
 8000e74:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000e78:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e7c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e80:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000e84:	428b      	cmp	r3, r1
 8000e86:	bf38      	it	cc
 8000e88:	005b      	lslcc	r3, r3, #1
 8000e8a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000e8e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000e92:	428b      	cmp	r3, r1
 8000e94:	bf24      	itt	cs
 8000e96:	1a5b      	subcs	r3, r3, r1
 8000e98:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e9c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000ea0:	bf24      	itt	cs
 8000ea2:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000ea6:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000eaa:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000eae:	bf24      	itt	cs
 8000eb0:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000eb4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000eb8:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000ebc:	bf24      	itt	cs
 8000ebe:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000ec2:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000ec6:	011b      	lsls	r3, r3, #4
 8000ec8:	bf18      	it	ne
 8000eca:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000ece:	d1e0      	bne.n	8000e92 <__aeabi_fdiv+0x46>
 8000ed0:	2afd      	cmp	r2, #253	; 0xfd
 8000ed2:	f63f af50 	bhi.w	8000d76 <__aeabi_fmul+0x92>
 8000ed6:	428b      	cmp	r3, r1
 8000ed8:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000edc:	bf08      	it	eq
 8000ede:	f020 0001 	biceq.w	r0, r0, #1
 8000ee2:	4770      	bx	lr
 8000ee4:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000ee8:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000eec:	327f      	adds	r2, #127	; 0x7f
 8000eee:	bfc2      	ittt	gt
 8000ef0:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000ef4:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000ef8:	4770      	bxgt	lr
 8000efa:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000efe:	f04f 0300 	mov.w	r3, #0
 8000f02:	3a01      	subs	r2, #1
 8000f04:	e737      	b.n	8000d76 <__aeabi_fmul+0x92>
 8000f06:	f092 0f00 	teq	r2, #0
 8000f0a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000f0e:	bf02      	ittt	eq
 8000f10:	0040      	lsleq	r0, r0, #1
 8000f12:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000f16:	3a01      	subeq	r2, #1
 8000f18:	d0f9      	beq.n	8000f0e <__aeabi_fdiv+0xc2>
 8000f1a:	ea40 000c 	orr.w	r0, r0, ip
 8000f1e:	f093 0f00 	teq	r3, #0
 8000f22:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000f26:	bf02      	ittt	eq
 8000f28:	0049      	lsleq	r1, r1, #1
 8000f2a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f2e:	3b01      	subeq	r3, #1
 8000f30:	d0f9      	beq.n	8000f26 <__aeabi_fdiv+0xda>
 8000f32:	ea41 010c 	orr.w	r1, r1, ip
 8000f36:	e795      	b.n	8000e64 <__aeabi_fdiv+0x18>
 8000f38:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f3c:	ea92 0f0c 	teq	r2, ip
 8000f40:	d108      	bne.n	8000f54 <__aeabi_fdiv+0x108>
 8000f42:	0242      	lsls	r2, r0, #9
 8000f44:	f47f af7d 	bne.w	8000e42 <__aeabi_fmul+0x15e>
 8000f48:	ea93 0f0c 	teq	r3, ip
 8000f4c:	f47f af70 	bne.w	8000e30 <__aeabi_fmul+0x14c>
 8000f50:	4608      	mov	r0, r1
 8000f52:	e776      	b.n	8000e42 <__aeabi_fmul+0x15e>
 8000f54:	ea93 0f0c 	teq	r3, ip
 8000f58:	d104      	bne.n	8000f64 <__aeabi_fdiv+0x118>
 8000f5a:	024b      	lsls	r3, r1, #9
 8000f5c:	f43f af4c 	beq.w	8000df8 <__aeabi_fmul+0x114>
 8000f60:	4608      	mov	r0, r1
 8000f62:	e76e      	b.n	8000e42 <__aeabi_fmul+0x15e>
 8000f64:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000f68:	bf18      	it	ne
 8000f6a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000f6e:	d1ca      	bne.n	8000f06 <__aeabi_fdiv+0xba>
 8000f70:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000f74:	f47f af5c 	bne.w	8000e30 <__aeabi_fmul+0x14c>
 8000f78:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000f7c:	f47f af3c 	bne.w	8000df8 <__aeabi_fmul+0x114>
 8000f80:	e75f      	b.n	8000e42 <__aeabi_fmul+0x15e>
 8000f82:	bf00      	nop

08000f84 <__gesf2>:
 8000f84:	f04f 3cff 	mov.w	ip, #4294967295
 8000f88:	e006      	b.n	8000f98 <__cmpsf2+0x4>
 8000f8a:	bf00      	nop

08000f8c <__lesf2>:
 8000f8c:	f04f 0c01 	mov.w	ip, #1
 8000f90:	e002      	b.n	8000f98 <__cmpsf2+0x4>
 8000f92:	bf00      	nop

08000f94 <__cmpsf2>:
 8000f94:	f04f 0c01 	mov.w	ip, #1
 8000f98:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000f9c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000fa0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000fa4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000fa8:	bf18      	it	ne
 8000faa:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000fae:	d011      	beq.n	8000fd4 <__cmpsf2+0x40>
 8000fb0:	b001      	add	sp, #4
 8000fb2:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000fb6:	bf18      	it	ne
 8000fb8:	ea90 0f01 	teqne	r0, r1
 8000fbc:	bf58      	it	pl
 8000fbe:	ebb2 0003 	subspl.w	r0, r2, r3
 8000fc2:	bf88      	it	hi
 8000fc4:	17c8      	asrhi	r0, r1, #31
 8000fc6:	bf38      	it	cc
 8000fc8:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000fcc:	bf18      	it	ne
 8000fce:	f040 0001 	orrne.w	r0, r0, #1
 8000fd2:	4770      	bx	lr
 8000fd4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000fd8:	d102      	bne.n	8000fe0 <__cmpsf2+0x4c>
 8000fda:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000fde:	d105      	bne.n	8000fec <__cmpsf2+0x58>
 8000fe0:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000fe4:	d1e4      	bne.n	8000fb0 <__cmpsf2+0x1c>
 8000fe6:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000fea:	d0e1      	beq.n	8000fb0 <__cmpsf2+0x1c>
 8000fec:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ff0:	4770      	bx	lr
 8000ff2:	bf00      	nop

08000ff4 <__aeabi_cfrcmple>:
 8000ff4:	4684      	mov	ip, r0
 8000ff6:	4608      	mov	r0, r1
 8000ff8:	4661      	mov	r1, ip
 8000ffa:	e7ff      	b.n	8000ffc <__aeabi_cfcmpeq>

08000ffc <__aeabi_cfcmpeq>:
 8000ffc:	b50f      	push	{r0, r1, r2, r3, lr}
 8000ffe:	f7ff ffc9 	bl	8000f94 <__cmpsf2>
 8001002:	2800      	cmp	r0, #0
 8001004:	bf48      	it	mi
 8001006:	f110 0f00 	cmnmi.w	r0, #0
 800100a:	bd0f      	pop	{r0, r1, r2, r3, pc}

0800100c <__aeabi_fcmpeq>:
 800100c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001010:	f7ff fff4 	bl	8000ffc <__aeabi_cfcmpeq>
 8001014:	bf0c      	ite	eq
 8001016:	2001      	moveq	r0, #1
 8001018:	2000      	movne	r0, #0
 800101a:	f85d fb08 	ldr.w	pc, [sp], #8
 800101e:	bf00      	nop

08001020 <__aeabi_fcmplt>:
 8001020:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001024:	f7ff ffea 	bl	8000ffc <__aeabi_cfcmpeq>
 8001028:	bf34      	ite	cc
 800102a:	2001      	movcc	r0, #1
 800102c:	2000      	movcs	r0, #0
 800102e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001032:	bf00      	nop

08001034 <__aeabi_fcmple>:
 8001034:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001038:	f7ff ffe0 	bl	8000ffc <__aeabi_cfcmpeq>
 800103c:	bf94      	ite	ls
 800103e:	2001      	movls	r0, #1
 8001040:	2000      	movhi	r0, #0
 8001042:	f85d fb08 	ldr.w	pc, [sp], #8
 8001046:	bf00      	nop

08001048 <__aeabi_fcmpge>:
 8001048:	f84d ed08 	str.w	lr, [sp, #-8]!
 800104c:	f7ff ffd2 	bl	8000ff4 <__aeabi_cfrcmple>
 8001050:	bf94      	ite	ls
 8001052:	2001      	movls	r0, #1
 8001054:	2000      	movhi	r0, #0
 8001056:	f85d fb08 	ldr.w	pc, [sp], #8
 800105a:	bf00      	nop

0800105c <__aeabi_fcmpgt>:
 800105c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001060:	f7ff ffc8 	bl	8000ff4 <__aeabi_cfrcmple>
 8001064:	bf34      	ite	cc
 8001066:	2001      	movcc	r0, #1
 8001068:	2000      	movcs	r0, #0
 800106a:	f85d fb08 	ldr.w	pc, [sp], #8
 800106e:	bf00      	nop

08001070 <__aeabi_f2iz>:
 8001070:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001074:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8001078:	d30f      	bcc.n	800109a <__aeabi_f2iz+0x2a>
 800107a:	f04f 039e 	mov.w	r3, #158	; 0x9e
 800107e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001082:	d90d      	bls.n	80010a0 <__aeabi_f2iz+0x30>
 8001084:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001088:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800108c:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8001090:	fa23 f002 	lsr.w	r0, r3, r2
 8001094:	bf18      	it	ne
 8001096:	4240      	negne	r0, r0
 8001098:	4770      	bx	lr
 800109a:	f04f 0000 	mov.w	r0, #0
 800109e:	4770      	bx	lr
 80010a0:	f112 0f61 	cmn.w	r2, #97	; 0x61
 80010a4:	d101      	bne.n	80010aa <__aeabi_f2iz+0x3a>
 80010a6:	0242      	lsls	r2, r0, #9
 80010a8:	d105      	bne.n	80010b6 <__aeabi_f2iz+0x46>
 80010aa:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 80010ae:	bf08      	it	eq
 80010b0:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 80010b4:	4770      	bx	lr
 80010b6:	f04f 0000 	mov.w	r0, #0
 80010ba:	4770      	bx	lr

080010bc <__aeabi_f2uiz>:
 80010bc:	0042      	lsls	r2, r0, #1
 80010be:	d20e      	bcs.n	80010de <__aeabi_f2uiz+0x22>
 80010c0:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 80010c4:	d30b      	bcc.n	80010de <__aeabi_f2uiz+0x22>
 80010c6:	f04f 039e 	mov.w	r3, #158	; 0x9e
 80010ca:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80010ce:	d409      	bmi.n	80010e4 <__aeabi_f2uiz+0x28>
 80010d0:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80010d4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80010d8:	fa23 f002 	lsr.w	r0, r3, r2
 80010dc:	4770      	bx	lr
 80010de:	f04f 0000 	mov.w	r0, #0
 80010e2:	4770      	bx	lr
 80010e4:	f112 0f61 	cmn.w	r2, #97	; 0x61
 80010e8:	d101      	bne.n	80010ee <__aeabi_f2uiz+0x32>
 80010ea:	0242      	lsls	r2, r0, #9
 80010ec:	d102      	bne.n	80010f4 <__aeabi_f2uiz+0x38>
 80010ee:	f04f 30ff 	mov.w	r0, #4294967295
 80010f2:	4770      	bx	lr
 80010f4:	f04f 0000 	mov.w	r0, #0
 80010f8:	4770      	bx	lr
 80010fa:	bf00      	nop

080010fc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80010fc:	b5b0      	push	{r4, r5, r7, lr}
 80010fe:	b0b8      	sub	sp, #224	; 0xe0
 8001100:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001102:	f003 f94f 	bl	80043a4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001106:	f000 f9d3 	bl	80014b0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800110a:	f000 fabb 	bl	8001684 <MX_GPIO_Init>
  MX_SPI1_Init();
 800110e:	f000 fa0b 	bl	8001528 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 8001112:	f000 fa8d 	bl	8001630 <MX_USART1_UART_Init>
  MX_TIM2_Init();
 8001116:	f000 fa3d 	bl	8001594 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  main_print_debug("****************PROGRAM STARTED******************");
 800111a:	4ba7      	ldr	r3, [pc, #668]	; (80013b8 <main+0x2bc>)
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	49a7      	ldr	r1, [pc, #668]	; (80013bc <main+0x2c0>)
 8001120:	4618      	mov	r0, r3
 8001122:	f005 fd31 	bl	8006b88 <print_debug>
  main_print_debug("Peripherals initialized!");
 8001126:	4ba4      	ldr	r3, [pc, #656]	; (80013b8 <main+0x2bc>)
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	49a5      	ldr	r1, [pc, #660]	; (80013c0 <main+0x2c4>)
 800112c:	4618      	mov	r0, r3
 800112e:	f005 fd2b 	bl	8006b88 <print_debug>
  SPSGRF_Init();
 8001132:	f005 fd91 	bl	8006c58 <SPSGRF_Init>
  main_print_debug("SPSGRF initialized!");
 8001136:	4ba0      	ldr	r3, [pc, #640]	; (80013b8 <main+0x2bc>)
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	49a2      	ldr	r1, [pc, #648]	; (80013c4 <main+0x2c8>)
 800113c:	4618      	mov	r0, r3
 800113e:	f005 fd23 	bl	8006b88 <print_debug>
  if(state == PREP_DATA){
 8001142:	4ba1      	ldr	r3, [pc, #644]	; (80013c8 <main+0x2cc>)
 8001144:	781b      	ldrb	r3, [r3, #0]
 8001146:	2b02      	cmp	r3, #2
 8001148:	d102      	bne.n	8001150 <main+0x54>
	  HAL_TIM_Base_Start_IT(&htim2);
 800114a:	48a0      	ldr	r0, [pc, #640]	; (80013cc <main+0x2d0>)
 800114c:	f004 fe84 	bl	8005e58 <HAL_TIM_Base_Start_IT>
  }
  uint8_t rxdata[20];

  c.send_flag = config();
 8001150:	f005 fbee 	bl	8006930 <config>
 8001154:	4603      	mov	r3, r0
 8001156:	461a      	mov	r2, r3
 8001158:	4b9d      	ldr	r3, [pc, #628]	; (80013d0 <main+0x2d4>)
 800115a:	701a      	strb	r2, [r3, #0]
  memcpy(c.key,"HALLO_adwFegadwa", 16);
 800115c:	4b9c      	ldr	r3, [pc, #624]	; (80013d0 <main+0x2d4>)
 800115e:	4a9d      	ldr	r2, [pc, #628]	; (80013d4 <main+0x2d8>)
 8001160:	1c5c      	adds	r4, r3, #1
 8001162:	4615      	mov	r5, r2
 8001164:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001166:	6020      	str	r0, [r4, #0]
 8001168:	6061      	str	r1, [r4, #4]
 800116a:	60a2      	str	r2, [r4, #8]
 800116c:	60e3      	str	r3, [r4, #12]
  SpiritAesWriteKey(c.key);
 800116e:	489a      	ldr	r0, [pc, #616]	; (80013d8 <main+0x2dc>)
 8001170:	f000 fe0c 	bl	8001d8c <SpiritAesWriteKey>
  char str[50];
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  main_print_debug("Main loop begin");
 8001174:	4b90      	ldr	r3, [pc, #576]	; (80013b8 <main+0x2bc>)
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	4998      	ldr	r1, [pc, #608]	; (80013dc <main+0x2e0>)
 800117a:	4618      	mov	r0, r3
 800117c:	f005 fd04 	bl	8006b88 <print_debug>
  while (1)
  {
	  switch(state){
 8001180:	4b91      	ldr	r3, [pc, #580]	; (80013c8 <main+0x2cc>)
 8001182:	781b      	ldrb	r3, [r3, #0]
 8001184:	2b05      	cmp	r3, #5
 8001186:	d8fb      	bhi.n	8001180 <main+0x84>
 8001188:	a201      	add	r2, pc, #4	; (adr r2, 8001190 <main+0x94>)
 800118a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800118e:	bf00      	nop
 8001190:	080011d1 	.word	0x080011d1
 8001194:	080012e1 	.word	0x080012e1
 8001198:	080011a9 	.word	0x080011a9
 800119c:	0800138d 	.word	0x0800138d
 80011a0:	080013a1 	.word	0x080013a1
 80011a4:	080013f5 	.word	0x080013f5
	  case PREP_DATA:
		  main_print_debug("Data send request");
 80011a8:	4b83      	ldr	r3, [pc, #524]	; (80013b8 <main+0x2bc>)
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	498c      	ldr	r1, [pc, #560]	; (80013e0 <main+0x2e4>)
 80011ae:	4618      	mov	r0, r3
 80011b0:	f005 fcea 	bl	8006b88 <print_debug>
		  comm_request(data,1,1,2,3);
 80011b4:	f107 0084 	add.w	r0, r7, #132	; 0x84
 80011b8:	2303      	movs	r3, #3
 80011ba:	9300      	str	r3, [sp, #0]
 80011bc:	2302      	movs	r3, #2
 80011be:	2201      	movs	r2, #1
 80011c0:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 80011c4:	f005 fbc8 	bl	8006958 <comm_request>
		  state = ENCRYPT;
 80011c8:	4b7f      	ldr	r3, [pc, #508]	; (80013c8 <main+0x2cc>)
 80011ca:	2200      	movs	r2, #0
 80011cc:	701a      	strb	r2, [r3, #0]
		  break;
 80011ce:	e15e      	b.n	800148e <main+0x392>
	  case ENCRYPT:
#ifdef DEBUG_ENCRYPTION
		  memset(temp,0, 50);
 80011d0:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80011d4:	2232      	movs	r2, #50	; 0x32
 80011d6:	2100      	movs	r1, #0
 80011d8:	4618      	mov	r0, r3
 80011da:	f005 fed7 	bl	8006f8c <memset>
		  strcpy(temp, "data:");
 80011de:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80011e2:	4a80      	ldr	r2, [pc, #512]	; (80013e4 <main+0x2e8>)
 80011e4:	e892 0003 	ldmia.w	r2, {r0, r1}
 80011e8:	6018      	str	r0, [r3, #0]
 80011ea:	3304      	adds	r3, #4
 80011ec:	8019      	strh	r1, [r3, #0]
		  for(int i = 0; i<12; i++){
 80011ee:	2300      	movs	r3, #0
 80011f0:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 80011f4:	e017      	b.n	8001226 <main+0x12a>
			sprintf(str,"%X", data[i]);
 80011f6:	f107 0284 	add.w	r2, r7, #132	; 0x84
 80011fa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80011fe:	4413      	add	r3, r2
 8001200:	781b      	ldrb	r3, [r3, #0]
 8001202:	461a      	mov	r2, r3
 8001204:	463b      	mov	r3, r7
 8001206:	4978      	ldr	r1, [pc, #480]	; (80013e8 <main+0x2ec>)
 8001208:	4618      	mov	r0, r3
 800120a:	f006 fb27 	bl	800785c <siprintf>
			strcat(temp,str);
 800120e:	463a      	mov	r2, r7
 8001210:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001214:	4611      	mov	r1, r2
 8001216:	4618      	mov	r0, r3
 8001218:	f006 fb40 	bl	800789c <strcat>
		  for(int i = 0; i<12; i++){
 800121c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8001220:	3301      	adds	r3, #1
 8001222:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8001226:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800122a:	2b0b      	cmp	r3, #11
 800122c:	dde3      	ble.n	80011f6 <main+0xfa>
		  }
		  main_print_debug(temp);
 800122e:	4b62      	ldr	r3, [pc, #392]	; (80013b8 <main+0x2bc>)
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8001236:	4611      	mov	r1, r2
 8001238:	4618      	mov	r0, r3
 800123a:	f005 fca5 	bl	8006b88 <print_debug>
#endif
		  SpiritAesWriteDataIn(data , 12);
 800123e:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8001242:	210c      	movs	r1, #12
 8001244:	4618      	mov	r0, r3
 8001246:	f000 fd23 	bl	8001c90 <SpiritAesWriteDataIn>
		  SpiritAesExecuteEncryption();
 800124a:	f000 fdcd 	bl	8001de8 <SpiritAesExecuteEncryption>
		  while(!irqStatus.IRQ_AES_END);
 800124e:	bf00      	nop
 8001250:	4b66      	ldr	r3, [pc, #408]	; (80013ec <main+0x2f0>)
 8001252:	78db      	ldrb	r3, [r3, #3]
 8001254:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001258:	b2db      	uxtb	r3, r3
 800125a:	2b00      	cmp	r3, #0
 800125c:	d0f8      	beq.n	8001250 <main+0x154>
		  SpiritAesReadDataOut(enc_data , 16);
 800125e:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001262:	2110      	movs	r1, #16
 8001264:	4618      	mov	r0, r3
 8001266:	f000 fd55 	bl	8001d14 <SpiritAesReadDataOut>
#ifdef DEBUG_ENCRYPTION
		  memset(temp,0, 50);
 800126a:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800126e:	2232      	movs	r2, #50	; 0x32
 8001270:	2100      	movs	r1, #0
 8001272:	4618      	mov	r0, r3
 8001274:	f005 fe8a 	bl	8006f8c <memset>
		  strcpy(temp, "data:");
 8001278:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800127c:	4a59      	ldr	r2, [pc, #356]	; (80013e4 <main+0x2e8>)
 800127e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001282:	6018      	str	r0, [r3, #0]
 8001284:	3304      	adds	r3, #4
 8001286:	8019      	strh	r1, [r3, #0]
		  for(int i = 0; i<16; i++){
 8001288:	2300      	movs	r3, #0
 800128a:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800128e:	e017      	b.n	80012c0 <main+0x1c4>
			  sprintf(str,"%X", enc_data[i]);
 8001290:	f107 0274 	add.w	r2, r7, #116	; 0x74
 8001294:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8001298:	4413      	add	r3, r2
 800129a:	781b      	ldrb	r3, [r3, #0]
 800129c:	461a      	mov	r2, r3
 800129e:	463b      	mov	r3, r7
 80012a0:	4951      	ldr	r1, [pc, #324]	; (80013e8 <main+0x2ec>)
 80012a2:	4618      	mov	r0, r3
 80012a4:	f006 fada 	bl	800785c <siprintf>
			  strcat(temp,str);
 80012a8:	463a      	mov	r2, r7
 80012aa:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80012ae:	4611      	mov	r1, r2
 80012b0:	4618      	mov	r0, r3
 80012b2:	f006 faf3 	bl	800789c <strcat>
		  for(int i = 0; i<16; i++){
 80012b6:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80012ba:	3301      	adds	r3, #1
 80012bc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80012c0:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80012c4:	2b0f      	cmp	r3, #15
 80012c6:	dde3      	ble.n	8001290 <main+0x194>
		  }
		  main_print_debug(temp);
 80012c8:	4b3b      	ldr	r3, [pc, #236]	; (80013b8 <main+0x2bc>)
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	f107 0234 	add.w	r2, r7, #52	; 0x34
 80012d0:	4611      	mov	r1, r2
 80012d2:	4618      	mov	r0, r3
 80012d4:	f005 fc58 	bl	8006b88 <print_debug>
#endif
		  state = SEND;
 80012d8:	4b3b      	ldr	r3, [pc, #236]	; (80013c8 <main+0x2cc>)
 80012da:	2203      	movs	r2, #3
 80012dc:	701a      	strb	r2, [r3, #0]
		  break;
 80012de:	e0d6      	b.n	800148e <main+0x392>
	  case DECRYPT:
		  SpiritAesWriteDataIn(rxdata, 16);
 80012e0:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 80012e4:	2110      	movs	r1, #16
 80012e6:	4618      	mov	r0, r3
 80012e8:	f000 fcd2 	bl	8001c90 <SpiritAesWriteDataIn>
		  SpiritAesDeriveDecKeyExecuteDec();
 80012ec:	f000 fd8e 	bl	8001e0c <SpiritAesDeriveDecKeyExecuteDec>
		  while(!irqStatus.IRQ_AES_END);
 80012f0:	bf00      	nop
 80012f2:	4b3e      	ldr	r3, [pc, #248]	; (80013ec <main+0x2f0>)
 80012f4:	78db      	ldrb	r3, [r3, #3]
 80012f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80012fa:	b2db      	uxtb	r3, r3
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d0f8      	beq.n	80012f2 <main+0x1f6>

		  SpiritAesReadDataOut(dec_data , 12);
 8001300:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8001304:	210c      	movs	r1, #12
 8001306:	4618      	mov	r0, r3
 8001308:	f000 fd04 	bl	8001d14 <SpiritAesReadDataOut>
#ifdef DEBUG_ENCRYPTION
		  memset(temp,0, 50);
 800130c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001310:	2232      	movs	r2, #50	; 0x32
 8001312:	2100      	movs	r1, #0
 8001314:	4618      	mov	r0, r3
 8001316:	f005 fe39 	bl	8006f8c <memset>
		  strcpy(temp, "data:");
 800131a:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800131e:	4a31      	ldr	r2, [pc, #196]	; (80013e4 <main+0x2e8>)
 8001320:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001324:	6018      	str	r0, [r3, #0]
 8001326:	3304      	adds	r3, #4
 8001328:	8019      	strh	r1, [r3, #0]
		  for(int i = 0; i<12; i++){
 800132a:	2300      	movs	r3, #0
 800132c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8001330:	e017      	b.n	8001362 <main+0x266>
		  			  sprintf(str,"%X", dec_data[i]);
 8001332:	f107 0268 	add.w	r2, r7, #104	; 0x68
 8001336:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800133a:	4413      	add	r3, r2
 800133c:	781b      	ldrb	r3, [r3, #0]
 800133e:	461a      	mov	r2, r3
 8001340:	463b      	mov	r3, r7
 8001342:	4929      	ldr	r1, [pc, #164]	; (80013e8 <main+0x2ec>)
 8001344:	4618      	mov	r0, r3
 8001346:	f006 fa89 	bl	800785c <siprintf>
		  			  strcat(temp,str);
 800134a:	463a      	mov	r2, r7
 800134c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001350:	4611      	mov	r1, r2
 8001352:	4618      	mov	r0, r3
 8001354:	f006 faa2 	bl	800789c <strcat>
		  for(int i = 0; i<12; i++){
 8001358:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800135c:	3301      	adds	r3, #1
 800135e:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8001362:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8001366:	2b0b      	cmp	r3, #11
 8001368:	dde3      	ble.n	8001332 <main+0x236>
		  		  }
		  main_print_debug(temp);
 800136a:	4b13      	ldr	r3, [pc, #76]	; (80013b8 <main+0x2bc>)
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8001372:	4611      	mov	r1, r2
 8001374:	4618      	mov	r0, r3
 8001376:	f005 fc07 	bl	8006b88 <print_debug>
#endif
		  comm_received(dec_data);
 800137a:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800137e:	4618      	mov	r0, r3
 8001380:	f005 fb6c 	bl	8006a5c <comm_received>
		  state = RECEIVE;
 8001384:	4b10      	ldr	r3, [pc, #64]	; (80013c8 <main+0x2cc>)
 8001386:	2204      	movs	r2, #4
 8001388:	701a      	strb	r2, [r3, #0]
		  break;
 800138a:	e080      	b.n	800148e <main+0x392>
	  case SEND:
		  SPSGRF_StartTx(enc_data,16);
 800138c:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001390:	2110      	movs	r1, #16
 8001392:	4618      	mov	r0, r3
 8001394:	f005 fd90 	bl	8006eb8 <SPSGRF_StartTx>
		  state = IDLE;
 8001398:	4b0b      	ldr	r3, [pc, #44]	; (80013c8 <main+0x2cc>)
 800139a:	2205      	movs	r2, #5
 800139c:	701a      	strb	r2, [r3, #0]
		  break;
 800139e:	e076      	b.n	800148e <main+0x392>
	  case RECEIVE:
		  main_print_debug("Starting RX state");
 80013a0:	4b05      	ldr	r3, [pc, #20]	; (80013b8 <main+0x2bc>)
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	4912      	ldr	r1, [pc, #72]	; (80013f0 <main+0x2f4>)
 80013a6:	4618      	mov	r0, r3
 80013a8:	f005 fbee 	bl	8006b88 <print_debug>
		  SPSGRF_StartRx();
 80013ac:	f005 fda8 	bl	8006f00 <SPSGRF_StartRx>
		  state = IDLE;
 80013b0:	4b05      	ldr	r3, [pc, #20]	; (80013c8 <main+0x2cc>)
 80013b2:	2205      	movs	r2, #5
 80013b4:	701a      	strb	r2, [r3, #0]
		  break;
 80013b6:	e06a      	b.n	800148e <main+0x392>
 80013b8:	20000000 	.word	0x20000000
 80013bc:	08009e20 	.word	0x08009e20
 80013c0:	08009e54 	.word	0x08009e54
 80013c4:	08009e70 	.word	0x08009e70
 80013c8:	20000004 	.word	0x20000004
 80013cc:	20000268 	.word	0x20000268
 80013d0:	200002f8 	.word	0x200002f8
 80013d4:	08009e84 	.word	0x08009e84
 80013d8:	200002f9 	.word	0x200002f9
 80013dc:	08009e98 	.word	0x08009e98
 80013e0:	08009ea8 	.word	0x08009ea8
 80013e4:	08009ebc 	.word	0x08009ebc
 80013e8:	08009ec4 	.word	0x08009ec4
 80013ec:	2000030c 	.word	0x2000030c
 80013f0:	08009ec8 	.word	0x08009ec8
	  case IDLE:
		  if(interrupt_flag == 1){
 80013f4:	4b26      	ldr	r3, [pc, #152]	; (8001490 <main+0x394>)
 80013f6:	781b      	ldrb	r3, [r3, #0]
 80013f8:	2b01      	cmp	r3, #1
 80013fa:	d147      	bne.n	800148c <main+0x390>
			main_print_debug("Got interrupted");
 80013fc:	4b25      	ldr	r3, [pc, #148]	; (8001494 <main+0x398>)
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	4925      	ldr	r1, [pc, #148]	; (8001498 <main+0x39c>)
 8001402:	4618      	mov	r0, r3
 8001404:	f005 fbc0 	bl	8006b88 <print_debug>
			interrupt_flag = 0;
 8001408:	4b21      	ldr	r3, [pc, #132]	; (8001490 <main+0x394>)
 800140a:	2200      	movs	r2, #0
 800140c:	701a      	strb	r2, [r3, #0]
			if(irqStatus.IRQ_RX_DATA_READY)
 800140e:	4b23      	ldr	r3, [pc, #140]	; (800149c <main+0x3a0>)
 8001410:	781b      	ldrb	r3, [r3, #0]
 8001412:	f003 0301 	and.w	r3, r3, #1
 8001416:	b2db      	uxtb	r3, r3
 8001418:	2b00      	cmp	r3, #0
 800141a:	d00d      	beq.n	8001438 <main+0x33c>
			{
				main_print_debug("data received");
 800141c:	4b1d      	ldr	r3, [pc, #116]	; (8001494 <main+0x398>)
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	491f      	ldr	r1, [pc, #124]	; (80014a0 <main+0x3a4>)
 8001422:	4618      	mov	r0, r3
 8001424:	f005 fbb0 	bl	8006b88 <print_debug>
				SPSGRF_GetRxData(rxdata);
 8001428:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 800142c:	4618      	mov	r0, r3
 800142e:	f005 fd70 	bl	8006f12 <SPSGRF_GetRxData>
				state = DECRYPT;
 8001432:	4b1c      	ldr	r3, [pc, #112]	; (80014a4 <main+0x3a8>)
 8001434:	2201      	movs	r2, #1
 8001436:	701a      	strb	r2, [r3, #0]
			}
			if(irqStatus.IRQ_RX_DATA_DISC)
 8001438:	4b18      	ldr	r3, [pc, #96]	; (800149c <main+0x3a0>)
 800143a:	781b      	ldrb	r3, [r3, #0]
 800143c:	f003 0302 	and.w	r3, r3, #2
 8001440:	b2db      	uxtb	r3, r3
 8001442:	2b00      	cmp	r3, #0
 8001444:	d002      	beq.n	800144c <main+0x350>
			{
				// do something...
				state = RECEIVE;
 8001446:	4b17      	ldr	r3, [pc, #92]	; (80014a4 <main+0x3a8>)
 8001448:	2204      	movs	r2, #4
 800144a:	701a      	strb	r2, [r3, #0]
			}
			if(irqStatus.IRQ_TX_DATA_SENT)
 800144c:	4b13      	ldr	r3, [pc, #76]	; (800149c <main+0x3a0>)
 800144e:	781b      	ldrb	r3, [r3, #0]
 8001450:	f003 0304 	and.w	r3, r3, #4
 8001454:	b2db      	uxtb	r3, r3
 8001456:	2b00      	cmp	r3, #0
 8001458:	d008      	beq.n	800146c <main+0x370>
			{
				main_print_debug("Data send!");
 800145a:	4b0e      	ldr	r3, [pc, #56]	; (8001494 <main+0x398>)
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	4912      	ldr	r1, [pc, #72]	; (80014a8 <main+0x3ac>)
 8001460:	4618      	mov	r0, r3
 8001462:	f005 fb91 	bl	8006b88 <print_debug>
				// do something...
				state = IDLE;
 8001466:	4b0f      	ldr	r3, [pc, #60]	; (80014a4 <main+0x3a8>)
 8001468:	2205      	movs	r2, #5
 800146a:	701a      	strb	r2, [r3, #0]
			}
			if(irqStatus.IRQ_AES_END)
 800146c:	4b0b      	ldr	r3, [pc, #44]	; (800149c <main+0x3a0>)
 800146e:	78db      	ldrb	r3, [r3, #3]
 8001470:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001474:	b2db      	uxtb	r3, r3
 8001476:	2b00      	cmp	r3, #0
 8001478:	d008      	beq.n	800148c <main+0x390>
			{
				main_print_debug("Encryption done");
 800147a:	4b06      	ldr	r3, [pc, #24]	; (8001494 <main+0x398>)
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	490b      	ldr	r1, [pc, #44]	; (80014ac <main+0x3b0>)
 8001480:	4618      	mov	r0, r3
 8001482:	f005 fb81 	bl	8006b88 <print_debug>
				// do something...
				state = IDLE;
 8001486:	4b07      	ldr	r3, [pc, #28]	; (80014a4 <main+0x3a8>)
 8001488:	2205      	movs	r2, #5
 800148a:	701a      	strb	r2, [r3, #0]
			}
		  }
		  break;
 800148c:	bf00      	nop
	  switch(state){
 800148e:	e677      	b.n	8001180 <main+0x84>
 8001490:	200002f4 	.word	0x200002f4
 8001494:	20000000 	.word	0x20000000
 8001498:	08009edc 	.word	0x08009edc
 800149c:	2000030c 	.word	0x2000030c
 80014a0:	08009eec 	.word	0x08009eec
 80014a4:	20000004 	.word	0x20000004
 80014a8:	08009efc 	.word	0x08009efc
 80014ac:	08009f08 	.word	0x08009f08

080014b0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80014b0:	b580      	push	{r7, lr}
 80014b2:	b090      	sub	sp, #64	; 0x40
 80014b4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80014b6:	f107 0318 	add.w	r3, r7, #24
 80014ba:	2228      	movs	r2, #40	; 0x28
 80014bc:	2100      	movs	r1, #0
 80014be:	4618      	mov	r0, r3
 80014c0:	f005 fd64 	bl	8006f8c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80014c4:	1d3b      	adds	r3, r7, #4
 80014c6:	2200      	movs	r2, #0
 80014c8:	601a      	str	r2, [r3, #0]
 80014ca:	605a      	str	r2, [r3, #4]
 80014cc:	609a      	str	r2, [r3, #8]
 80014ce:	60da      	str	r2, [r3, #12]
 80014d0:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80014d2:	2302      	movs	r3, #2
 80014d4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80014d6:	2301      	movs	r3, #1
 80014d8:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80014da:	2310      	movs	r3, #16
 80014dc:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80014de:	2300      	movs	r3, #0
 80014e0:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80014e2:	f107 0318 	add.w	r3, r7, #24
 80014e6:	4618      	mov	r0, r3
 80014e8:	f003 fae0 	bl	8004aac <HAL_RCC_OscConfig>
 80014ec:	4603      	mov	r3, r0
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d001      	beq.n	80014f6 <SystemClock_Config+0x46>
  {
    Error_Handler();
 80014f2:	f000 f95f 	bl	80017b4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80014f6:	230f      	movs	r3, #15
 80014f8:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80014fa:	2300      	movs	r3, #0
 80014fc:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80014fe:	2300      	movs	r3, #0
 8001500:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001502:	2300      	movs	r3, #0
 8001504:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001506:	2300      	movs	r3, #0
 8001508:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800150a:	1d3b      	adds	r3, r7, #4
 800150c:	2100      	movs	r1, #0
 800150e:	4618      	mov	r0, r3
 8001510:	f003 fd4e 	bl	8004fb0 <HAL_RCC_ClockConfig>
 8001514:	4603      	mov	r3, r0
 8001516:	2b00      	cmp	r3, #0
 8001518:	d001      	beq.n	800151e <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800151a:	f000 f94b 	bl	80017b4 <Error_Handler>
  }
}
 800151e:	bf00      	nop
 8001520:	3740      	adds	r7, #64	; 0x40
 8001522:	46bd      	mov	sp, r7
 8001524:	bd80      	pop	{r7, pc}
	...

08001528 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001528:	b580      	push	{r7, lr}
 800152a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800152c:	4b17      	ldr	r3, [pc, #92]	; (800158c <MX_SPI1_Init+0x64>)
 800152e:	4a18      	ldr	r2, [pc, #96]	; (8001590 <MX_SPI1_Init+0x68>)
 8001530:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001532:	4b16      	ldr	r3, [pc, #88]	; (800158c <MX_SPI1_Init+0x64>)
 8001534:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001538:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800153a:	4b14      	ldr	r3, [pc, #80]	; (800158c <MX_SPI1_Init+0x64>)
 800153c:	2200      	movs	r2, #0
 800153e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001540:	4b12      	ldr	r3, [pc, #72]	; (800158c <MX_SPI1_Init+0x64>)
 8001542:	2200      	movs	r2, #0
 8001544:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001546:	4b11      	ldr	r3, [pc, #68]	; (800158c <MX_SPI1_Init+0x64>)
 8001548:	2200      	movs	r2, #0
 800154a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800154c:	4b0f      	ldr	r3, [pc, #60]	; (800158c <MX_SPI1_Init+0x64>)
 800154e:	2200      	movs	r2, #0
 8001550:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001552:	4b0e      	ldr	r3, [pc, #56]	; (800158c <MX_SPI1_Init+0x64>)
 8001554:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001558:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 800155a:	4b0c      	ldr	r3, [pc, #48]	; (800158c <MX_SPI1_Init+0x64>)
 800155c:	2228      	movs	r2, #40	; 0x28
 800155e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001560:	4b0a      	ldr	r3, [pc, #40]	; (800158c <MX_SPI1_Init+0x64>)
 8001562:	2200      	movs	r2, #0
 8001564:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001566:	4b09      	ldr	r3, [pc, #36]	; (800158c <MX_SPI1_Init+0x64>)
 8001568:	2200      	movs	r2, #0
 800156a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800156c:	4b07      	ldr	r3, [pc, #28]	; (800158c <MX_SPI1_Init+0x64>)
 800156e:	2200      	movs	r2, #0
 8001570:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001572:	4b06      	ldr	r3, [pc, #24]	; (800158c <MX_SPI1_Init+0x64>)
 8001574:	220a      	movs	r2, #10
 8001576:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001578:	4804      	ldr	r0, [pc, #16]	; (800158c <MX_SPI1_Init+0x64>)
 800157a:	f003 feb1 	bl	80052e0 <HAL_SPI_Init>
 800157e:	4603      	mov	r3, r0
 8001580:	2b00      	cmp	r3, #0
 8001582:	d001      	beq.n	8001588 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001584:	f000 f916 	bl	80017b4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001588:	bf00      	nop
 800158a:	bd80      	pop	{r7, pc}
 800158c:	20000210 	.word	0x20000210
 8001590:	40013000 	.word	0x40013000

08001594 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001594:	b580      	push	{r7, lr}
 8001596:	b086      	sub	sp, #24
 8001598:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800159a:	f107 0308 	add.w	r3, r7, #8
 800159e:	2200      	movs	r2, #0
 80015a0:	601a      	str	r2, [r3, #0]
 80015a2:	605a      	str	r2, [r3, #4]
 80015a4:	609a      	str	r2, [r3, #8]
 80015a6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80015a8:	463b      	mov	r3, r7
 80015aa:	2200      	movs	r2, #0
 80015ac:	601a      	str	r2, [r3, #0]
 80015ae:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80015b0:	4b1e      	ldr	r3, [pc, #120]	; (800162c <MX_TIM2_Init+0x98>)
 80015b2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80015b6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 2000;
 80015b8:	4b1c      	ldr	r3, [pc, #112]	; (800162c <MX_TIM2_Init+0x98>)
 80015ba:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80015be:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015c0:	4b1a      	ldr	r3, [pc, #104]	; (800162c <MX_TIM2_Init+0x98>)
 80015c2:	2200      	movs	r2, #0
 80015c4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 40000;
 80015c6:	4b19      	ldr	r3, [pc, #100]	; (800162c <MX_TIM2_Init+0x98>)
 80015c8:	f649 4240 	movw	r2, #40000	; 0x9c40
 80015cc:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015ce:	4b17      	ldr	r3, [pc, #92]	; (800162c <MX_TIM2_Init+0x98>)
 80015d0:	2200      	movs	r2, #0
 80015d2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015d4:	4b15      	ldr	r3, [pc, #84]	; (800162c <MX_TIM2_Init+0x98>)
 80015d6:	2200      	movs	r2, #0
 80015d8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80015da:	4814      	ldr	r0, [pc, #80]	; (800162c <MX_TIM2_Init+0x98>)
 80015dc:	f004 fbec 	bl	8005db8 <HAL_TIM_Base_Init>
 80015e0:	4603      	mov	r3, r0
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d001      	beq.n	80015ea <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 80015e6:	f000 f8e5 	bl	80017b4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80015ea:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80015ee:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80015f0:	f107 0308 	add.w	r3, r7, #8
 80015f4:	4619      	mov	r1, r3
 80015f6:	480d      	ldr	r0, [pc, #52]	; (800162c <MX_TIM2_Init+0x98>)
 80015f8:	f004 fd88 	bl	800610c <HAL_TIM_ConfigClockSource>
 80015fc:	4603      	mov	r3, r0
 80015fe:	2b00      	cmp	r3, #0
 8001600:	d001      	beq.n	8001606 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8001602:	f000 f8d7 	bl	80017b4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001606:	2300      	movs	r3, #0
 8001608:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800160a:	2300      	movs	r3, #0
 800160c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800160e:	463b      	mov	r3, r7
 8001610:	4619      	mov	r1, r3
 8001612:	4806      	ldr	r0, [pc, #24]	; (800162c <MX_TIM2_Init+0x98>)
 8001614:	f004 ff64 	bl	80064e0 <HAL_TIMEx_MasterConfigSynchronization>
 8001618:	4603      	mov	r3, r0
 800161a:	2b00      	cmp	r3, #0
 800161c:	d001      	beq.n	8001622 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 800161e:	f000 f8c9 	bl	80017b4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001622:	bf00      	nop
 8001624:	3718      	adds	r7, #24
 8001626:	46bd      	mov	sp, r7
 8001628:	bd80      	pop	{r7, pc}
 800162a:	bf00      	nop
 800162c:	20000268 	.word	0x20000268

08001630 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001630:	b580      	push	{r7, lr}
 8001632:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001634:	4b11      	ldr	r3, [pc, #68]	; (800167c <MX_USART1_UART_Init+0x4c>)
 8001636:	4a12      	ldr	r2, [pc, #72]	; (8001680 <MX_USART1_UART_Init+0x50>)
 8001638:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800163a:	4b10      	ldr	r3, [pc, #64]	; (800167c <MX_USART1_UART_Init+0x4c>)
 800163c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001640:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001642:	4b0e      	ldr	r3, [pc, #56]	; (800167c <MX_USART1_UART_Init+0x4c>)
 8001644:	2200      	movs	r2, #0
 8001646:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001648:	4b0c      	ldr	r3, [pc, #48]	; (800167c <MX_USART1_UART_Init+0x4c>)
 800164a:	2200      	movs	r2, #0
 800164c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800164e:	4b0b      	ldr	r3, [pc, #44]	; (800167c <MX_USART1_UART_Init+0x4c>)
 8001650:	2200      	movs	r2, #0
 8001652:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001654:	4b09      	ldr	r3, [pc, #36]	; (800167c <MX_USART1_UART_Init+0x4c>)
 8001656:	220c      	movs	r2, #12
 8001658:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800165a:	4b08      	ldr	r3, [pc, #32]	; (800167c <MX_USART1_UART_Init+0x4c>)
 800165c:	2200      	movs	r2, #0
 800165e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001660:	4b06      	ldr	r3, [pc, #24]	; (800167c <MX_USART1_UART_Init+0x4c>)
 8001662:	2200      	movs	r2, #0
 8001664:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001666:	4805      	ldr	r0, [pc, #20]	; (800167c <MX_USART1_UART_Init+0x4c>)
 8001668:	f004 ffaa 	bl	80065c0 <HAL_UART_Init>
 800166c:	4603      	mov	r3, r0
 800166e:	2b00      	cmp	r3, #0
 8001670:	d001      	beq.n	8001676 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001672:	f000 f89f 	bl	80017b4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001676:	bf00      	nop
 8001678:	bd80      	pop	{r7, pc}
 800167a:	bf00      	nop
 800167c:	200002b0 	.word	0x200002b0
 8001680:	40013800 	.word	0x40013800

08001684 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001684:	b580      	push	{r7, lr}
 8001686:	b088      	sub	sp, #32
 8001688:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800168a:	f107 0310 	add.w	r3, r7, #16
 800168e:	2200      	movs	r2, #0
 8001690:	601a      	str	r2, [r3, #0]
 8001692:	605a      	str	r2, [r3, #4]
 8001694:	609a      	str	r2, [r3, #8]
 8001696:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001698:	4b41      	ldr	r3, [pc, #260]	; (80017a0 <MX_GPIO_Init+0x11c>)
 800169a:	699b      	ldr	r3, [r3, #24]
 800169c:	4a40      	ldr	r2, [pc, #256]	; (80017a0 <MX_GPIO_Init+0x11c>)
 800169e:	f043 0310 	orr.w	r3, r3, #16
 80016a2:	6193      	str	r3, [r2, #24]
 80016a4:	4b3e      	ldr	r3, [pc, #248]	; (80017a0 <MX_GPIO_Init+0x11c>)
 80016a6:	699b      	ldr	r3, [r3, #24]
 80016a8:	f003 0310 	and.w	r3, r3, #16
 80016ac:	60fb      	str	r3, [r7, #12]
 80016ae:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80016b0:	4b3b      	ldr	r3, [pc, #236]	; (80017a0 <MX_GPIO_Init+0x11c>)
 80016b2:	699b      	ldr	r3, [r3, #24]
 80016b4:	4a3a      	ldr	r2, [pc, #232]	; (80017a0 <MX_GPIO_Init+0x11c>)
 80016b6:	f043 0320 	orr.w	r3, r3, #32
 80016ba:	6193      	str	r3, [r2, #24]
 80016bc:	4b38      	ldr	r3, [pc, #224]	; (80017a0 <MX_GPIO_Init+0x11c>)
 80016be:	699b      	ldr	r3, [r3, #24]
 80016c0:	f003 0320 	and.w	r3, r3, #32
 80016c4:	60bb      	str	r3, [r7, #8]
 80016c6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80016c8:	4b35      	ldr	r3, [pc, #212]	; (80017a0 <MX_GPIO_Init+0x11c>)
 80016ca:	699b      	ldr	r3, [r3, #24]
 80016cc:	4a34      	ldr	r2, [pc, #208]	; (80017a0 <MX_GPIO_Init+0x11c>)
 80016ce:	f043 0304 	orr.w	r3, r3, #4
 80016d2:	6193      	str	r3, [r2, #24]
 80016d4:	4b32      	ldr	r3, [pc, #200]	; (80017a0 <MX_GPIO_Init+0x11c>)
 80016d6:	699b      	ldr	r3, [r3, #24]
 80016d8:	f003 0304 	and.w	r3, r3, #4
 80016dc:	607b      	str	r3, [r7, #4]
 80016de:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80016e0:	4b2f      	ldr	r3, [pc, #188]	; (80017a0 <MX_GPIO_Init+0x11c>)
 80016e2:	699b      	ldr	r3, [r3, #24]
 80016e4:	4a2e      	ldr	r2, [pc, #184]	; (80017a0 <MX_GPIO_Init+0x11c>)
 80016e6:	f043 0308 	orr.w	r3, r3, #8
 80016ea:	6193      	str	r3, [r2, #24]
 80016ec:	4b2c      	ldr	r3, [pc, #176]	; (80017a0 <MX_GPIO_Init+0x11c>)
 80016ee:	699b      	ldr	r3, [r3, #24]
 80016f0:	f003 0308 	and.w	r3, r3, #8
 80016f4:	603b      	str	r3, [r7, #0]
 80016f6:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80016f8:	2200      	movs	r2, #0
 80016fa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80016fe:	4829      	ldr	r0, [pc, #164]	; (80017a4 <MX_GPIO_Init+0x120>)
 8001700:	f003 f99a 	bl	8004a38 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPIRIT1_CS_GPIO_Port, SPIRIT1_CS_Pin, GPIO_PIN_SET);
 8001704:	2201      	movs	r2, #1
 8001706:	2110      	movs	r1, #16
 8001708:	4827      	ldr	r0, [pc, #156]	; (80017a8 <MX_GPIO_Init+0x124>)
 800170a:	f003 f995 	bl	8004a38 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPIRIT1_SDN_GPIO_Port, SPIRIT1_SDN_Pin, GPIO_PIN_RESET);
 800170e:	2200      	movs	r2, #0
 8001710:	2101      	movs	r1, #1
 8001712:	4826      	ldr	r0, [pc, #152]	; (80017ac <MX_GPIO_Init+0x128>)
 8001714:	f003 f990 	bl	8004a38 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8001718:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800171c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800171e:	2301      	movs	r3, #1
 8001720:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001722:	2300      	movs	r3, #0
 8001724:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001726:	2302      	movs	r3, #2
 8001728:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 800172a:	f107 0310 	add.w	r3, r7, #16
 800172e:	4619      	mov	r1, r3
 8001730:	481c      	ldr	r0, [pc, #112]	; (80017a4 <MX_GPIO_Init+0x120>)
 8001732:	f002 fffd 	bl	8004730 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPIRIT1_CS_Pin */
  GPIO_InitStruct.Pin = SPIRIT1_CS_Pin;
 8001736:	2310      	movs	r3, #16
 8001738:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800173a:	2301      	movs	r3, #1
 800173c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800173e:	2300      	movs	r3, #0
 8001740:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001742:	2302      	movs	r3, #2
 8001744:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SPIRIT1_CS_GPIO_Port, &GPIO_InitStruct);
 8001746:	f107 0310 	add.w	r3, r7, #16
 800174a:	4619      	mov	r1, r3
 800174c:	4816      	ldr	r0, [pc, #88]	; (80017a8 <MX_GPIO_Init+0x124>)
 800174e:	f002 ffef 	bl	8004730 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPIRIT1_SDN_Pin */
  GPIO_InitStruct.Pin = SPIRIT1_SDN_Pin;
 8001752:	2301      	movs	r3, #1
 8001754:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001756:	2301      	movs	r3, #1
 8001758:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800175a:	2300      	movs	r3, #0
 800175c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800175e:	2302      	movs	r3, #2
 8001760:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SPIRIT1_SDN_GPIO_Port, &GPIO_InitStruct);
 8001762:	f107 0310 	add.w	r3, r7, #16
 8001766:	4619      	mov	r1, r3
 8001768:	4810      	ldr	r0, [pc, #64]	; (80017ac <MX_GPIO_Init+0x128>)
 800176a:	f002 ffe1 	bl	8004730 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPIRIT1_GPIO3_Pin */
  GPIO_InitStruct.Pin = SPIRIT1_GPIO3_Pin;
 800176e:	2302      	movs	r3, #2
 8001770:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001772:	4b0f      	ldr	r3, [pc, #60]	; (80017b0 <MX_GPIO_Init+0x12c>)
 8001774:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001776:	2300      	movs	r3, #0
 8001778:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(SPIRIT1_GPIO3_GPIO_Port, &GPIO_InitStruct);
 800177a:	f107 0310 	add.w	r3, r7, #16
 800177e:	4619      	mov	r1, r3
 8001780:	480a      	ldr	r0, [pc, #40]	; (80017ac <MX_GPIO_Init+0x128>)
 8001782:	f002 ffd5 	bl	8004730 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8001786:	2200      	movs	r2, #0
 8001788:	2100      	movs	r1, #0
 800178a:	2007      	movs	r0, #7
 800178c:	f002 ff8b 	bl	80046a6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8001790:	2007      	movs	r0, #7
 8001792:	f002 ffa4 	bl	80046de <HAL_NVIC_EnableIRQ>

}
 8001796:	bf00      	nop
 8001798:	3720      	adds	r7, #32
 800179a:	46bd      	mov	sp, r7
 800179c:	bd80      	pop	{r7, pc}
 800179e:	bf00      	nop
 80017a0:	40021000 	.word	0x40021000
 80017a4:	40011000 	.word	0x40011000
 80017a8:	40010800 	.word	0x40010800
 80017ac:	40010c00 	.word	0x40010c00
 80017b0:	10210000 	.word	0x10210000

080017b4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80017b4:	b480      	push	{r7}
 80017b6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80017b8:	b672      	cpsid	i
}
 80017ba:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80017bc:	e7fe      	b.n	80017bc <Error_Handler+0x8>
	...

080017c0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80017c0:	b480      	push	{r7}
 80017c2:	b085      	sub	sp, #20
 80017c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80017c6:	4b15      	ldr	r3, [pc, #84]	; (800181c <HAL_MspInit+0x5c>)
 80017c8:	699b      	ldr	r3, [r3, #24]
 80017ca:	4a14      	ldr	r2, [pc, #80]	; (800181c <HAL_MspInit+0x5c>)
 80017cc:	f043 0301 	orr.w	r3, r3, #1
 80017d0:	6193      	str	r3, [r2, #24]
 80017d2:	4b12      	ldr	r3, [pc, #72]	; (800181c <HAL_MspInit+0x5c>)
 80017d4:	699b      	ldr	r3, [r3, #24]
 80017d6:	f003 0301 	and.w	r3, r3, #1
 80017da:	60bb      	str	r3, [r7, #8]
 80017dc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80017de:	4b0f      	ldr	r3, [pc, #60]	; (800181c <HAL_MspInit+0x5c>)
 80017e0:	69db      	ldr	r3, [r3, #28]
 80017e2:	4a0e      	ldr	r2, [pc, #56]	; (800181c <HAL_MspInit+0x5c>)
 80017e4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80017e8:	61d3      	str	r3, [r2, #28]
 80017ea:	4b0c      	ldr	r3, [pc, #48]	; (800181c <HAL_MspInit+0x5c>)
 80017ec:	69db      	ldr	r3, [r3, #28]
 80017ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017f2:	607b      	str	r3, [r7, #4]
 80017f4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 80017f6:	4b0a      	ldr	r3, [pc, #40]	; (8001820 <HAL_MspInit+0x60>)
 80017f8:	685b      	ldr	r3, [r3, #4]
 80017fa:	60fb      	str	r3, [r7, #12]
 80017fc:	68fb      	ldr	r3, [r7, #12]
 80017fe:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001802:	60fb      	str	r3, [r7, #12]
 8001804:	68fb      	ldr	r3, [r7, #12]
 8001806:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800180a:	60fb      	str	r3, [r7, #12]
 800180c:	4a04      	ldr	r2, [pc, #16]	; (8001820 <HAL_MspInit+0x60>)
 800180e:	68fb      	ldr	r3, [r7, #12]
 8001810:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001812:	bf00      	nop
 8001814:	3714      	adds	r7, #20
 8001816:	46bd      	mov	sp, r7
 8001818:	bc80      	pop	{r7}
 800181a:	4770      	bx	lr
 800181c:	40021000 	.word	0x40021000
 8001820:	40010000 	.word	0x40010000

08001824 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001824:	b580      	push	{r7, lr}
 8001826:	b088      	sub	sp, #32
 8001828:	af00      	add	r7, sp, #0
 800182a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800182c:	f107 0310 	add.w	r3, r7, #16
 8001830:	2200      	movs	r2, #0
 8001832:	601a      	str	r2, [r3, #0]
 8001834:	605a      	str	r2, [r3, #4]
 8001836:	609a      	str	r2, [r3, #8]
 8001838:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	4a1b      	ldr	r2, [pc, #108]	; (80018ac <HAL_SPI_MspInit+0x88>)
 8001840:	4293      	cmp	r3, r2
 8001842:	d12f      	bne.n	80018a4 <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001844:	4b1a      	ldr	r3, [pc, #104]	; (80018b0 <HAL_SPI_MspInit+0x8c>)
 8001846:	699b      	ldr	r3, [r3, #24]
 8001848:	4a19      	ldr	r2, [pc, #100]	; (80018b0 <HAL_SPI_MspInit+0x8c>)
 800184a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800184e:	6193      	str	r3, [r2, #24]
 8001850:	4b17      	ldr	r3, [pc, #92]	; (80018b0 <HAL_SPI_MspInit+0x8c>)
 8001852:	699b      	ldr	r3, [r3, #24]
 8001854:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001858:	60fb      	str	r3, [r7, #12]
 800185a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800185c:	4b14      	ldr	r3, [pc, #80]	; (80018b0 <HAL_SPI_MspInit+0x8c>)
 800185e:	699b      	ldr	r3, [r3, #24]
 8001860:	4a13      	ldr	r2, [pc, #76]	; (80018b0 <HAL_SPI_MspInit+0x8c>)
 8001862:	f043 0304 	orr.w	r3, r3, #4
 8001866:	6193      	str	r3, [r2, #24]
 8001868:	4b11      	ldr	r3, [pc, #68]	; (80018b0 <HAL_SPI_MspInit+0x8c>)
 800186a:	699b      	ldr	r3, [r3, #24]
 800186c:	f003 0304 	and.w	r3, r3, #4
 8001870:	60bb      	str	r3, [r7, #8]
 8001872:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8001874:	23a0      	movs	r3, #160	; 0xa0
 8001876:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001878:	2302      	movs	r3, #2
 800187a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800187c:	2303      	movs	r3, #3
 800187e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001880:	f107 0310 	add.w	r3, r7, #16
 8001884:	4619      	mov	r1, r3
 8001886:	480b      	ldr	r0, [pc, #44]	; (80018b4 <HAL_SPI_MspInit+0x90>)
 8001888:	f002 ff52 	bl	8004730 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800188c:	2340      	movs	r3, #64	; 0x40
 800188e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001890:	2300      	movs	r3, #0
 8001892:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001894:	2300      	movs	r3, #0
 8001896:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001898:	f107 0310 	add.w	r3, r7, #16
 800189c:	4619      	mov	r1, r3
 800189e:	4805      	ldr	r0, [pc, #20]	; (80018b4 <HAL_SPI_MspInit+0x90>)
 80018a0:	f002 ff46 	bl	8004730 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80018a4:	bf00      	nop
 80018a6:	3720      	adds	r7, #32
 80018a8:	46bd      	mov	sp, r7
 80018aa:	bd80      	pop	{r7, pc}
 80018ac:	40013000 	.word	0x40013000
 80018b0:	40021000 	.word	0x40021000
 80018b4:	40010800 	.word	0x40010800

080018b8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	b084      	sub	sp, #16
 80018bc:	af00      	add	r7, sp, #0
 80018be:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80018c8:	d113      	bne.n	80018f2 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80018ca:	4b0c      	ldr	r3, [pc, #48]	; (80018fc <HAL_TIM_Base_MspInit+0x44>)
 80018cc:	69db      	ldr	r3, [r3, #28]
 80018ce:	4a0b      	ldr	r2, [pc, #44]	; (80018fc <HAL_TIM_Base_MspInit+0x44>)
 80018d0:	f043 0301 	orr.w	r3, r3, #1
 80018d4:	61d3      	str	r3, [r2, #28]
 80018d6:	4b09      	ldr	r3, [pc, #36]	; (80018fc <HAL_TIM_Base_MspInit+0x44>)
 80018d8:	69db      	ldr	r3, [r3, #28]
 80018da:	f003 0301 	and.w	r3, r3, #1
 80018de:	60fb      	str	r3, [r7, #12]
 80018e0:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80018e2:	2200      	movs	r2, #0
 80018e4:	2100      	movs	r1, #0
 80018e6:	201c      	movs	r0, #28
 80018e8:	f002 fedd 	bl	80046a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80018ec:	201c      	movs	r0, #28
 80018ee:	f002 fef6 	bl	80046de <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80018f2:	bf00      	nop
 80018f4:	3710      	adds	r7, #16
 80018f6:	46bd      	mov	sp, r7
 80018f8:	bd80      	pop	{r7, pc}
 80018fa:	bf00      	nop
 80018fc:	40021000 	.word	0x40021000

08001900 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001900:	b580      	push	{r7, lr}
 8001902:	b088      	sub	sp, #32
 8001904:	af00      	add	r7, sp, #0
 8001906:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001908:	f107 0310 	add.w	r3, r7, #16
 800190c:	2200      	movs	r2, #0
 800190e:	601a      	str	r2, [r3, #0]
 8001910:	605a      	str	r2, [r3, #4]
 8001912:	609a      	str	r2, [r3, #8]
 8001914:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	4a1c      	ldr	r2, [pc, #112]	; (800198c <HAL_UART_MspInit+0x8c>)
 800191c:	4293      	cmp	r3, r2
 800191e:	d131      	bne.n	8001984 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001920:	4b1b      	ldr	r3, [pc, #108]	; (8001990 <HAL_UART_MspInit+0x90>)
 8001922:	699b      	ldr	r3, [r3, #24]
 8001924:	4a1a      	ldr	r2, [pc, #104]	; (8001990 <HAL_UART_MspInit+0x90>)
 8001926:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800192a:	6193      	str	r3, [r2, #24]
 800192c:	4b18      	ldr	r3, [pc, #96]	; (8001990 <HAL_UART_MspInit+0x90>)
 800192e:	699b      	ldr	r3, [r3, #24]
 8001930:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001934:	60fb      	str	r3, [r7, #12]
 8001936:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001938:	4b15      	ldr	r3, [pc, #84]	; (8001990 <HAL_UART_MspInit+0x90>)
 800193a:	699b      	ldr	r3, [r3, #24]
 800193c:	4a14      	ldr	r2, [pc, #80]	; (8001990 <HAL_UART_MspInit+0x90>)
 800193e:	f043 0304 	orr.w	r3, r3, #4
 8001942:	6193      	str	r3, [r2, #24]
 8001944:	4b12      	ldr	r3, [pc, #72]	; (8001990 <HAL_UART_MspInit+0x90>)
 8001946:	699b      	ldr	r3, [r3, #24]
 8001948:	f003 0304 	and.w	r3, r3, #4
 800194c:	60bb      	str	r3, [r7, #8]
 800194e:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001950:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001954:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001956:	2302      	movs	r3, #2
 8001958:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800195a:	2303      	movs	r3, #3
 800195c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800195e:	f107 0310 	add.w	r3, r7, #16
 8001962:	4619      	mov	r1, r3
 8001964:	480b      	ldr	r0, [pc, #44]	; (8001994 <HAL_UART_MspInit+0x94>)
 8001966:	f002 fee3 	bl	8004730 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800196a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800196e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001970:	2300      	movs	r3, #0
 8001972:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001974:	2300      	movs	r3, #0
 8001976:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001978:	f107 0310 	add.w	r3, r7, #16
 800197c:	4619      	mov	r1, r3
 800197e:	4805      	ldr	r0, [pc, #20]	; (8001994 <HAL_UART_MspInit+0x94>)
 8001980:	f002 fed6 	bl	8004730 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001984:	bf00      	nop
 8001986:	3720      	adds	r7, #32
 8001988:	46bd      	mov	sp, r7
 800198a:	bd80      	pop	{r7, pc}
 800198c:	40013800 	.word	0x40013800
 8001990:	40021000 	.word	0x40021000
 8001994:	40010800 	.word	0x40010800

08001998 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001998:	b480      	push	{r7}
 800199a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800199c:	e7fe      	b.n	800199c <NMI_Handler+0x4>
	...

080019a0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */
  HAL_UART_Transmit(&huart1,(uint8_t *) "hardfault!", sizeof("hardfault!"), 100);
 80019a4:	2364      	movs	r3, #100	; 0x64
 80019a6:	220b      	movs	r2, #11
 80019a8:	4902      	ldr	r1, [pc, #8]	; (80019b4 <HardFault_Handler+0x14>)
 80019aa:	4803      	ldr	r0, [pc, #12]	; (80019b8 <HardFault_Handler+0x18>)
 80019ac:	f004 fe55 	bl	800665a <HAL_UART_Transmit>
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80019b0:	e7fe      	b.n	80019b0 <HardFault_Handler+0x10>
 80019b2:	bf00      	nop
 80019b4:	08009f24 	.word	0x08009f24
 80019b8:	200002b0 	.word	0x200002b0

080019bc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80019bc:	b480      	push	{r7}
 80019be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80019c0:	e7fe      	b.n	80019c0 <MemManage_Handler+0x4>

080019c2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80019c2:	b480      	push	{r7}
 80019c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80019c6:	e7fe      	b.n	80019c6 <BusFault_Handler+0x4>

080019c8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80019c8:	b480      	push	{r7}
 80019ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80019cc:	e7fe      	b.n	80019cc <UsageFault_Handler+0x4>

080019ce <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80019ce:	b480      	push	{r7}
 80019d0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80019d2:	bf00      	nop
 80019d4:	46bd      	mov	sp, r7
 80019d6:	bc80      	pop	{r7}
 80019d8:	4770      	bx	lr

080019da <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80019da:	b480      	push	{r7}
 80019dc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80019de:	bf00      	nop
 80019e0:	46bd      	mov	sp, r7
 80019e2:	bc80      	pop	{r7}
 80019e4:	4770      	bx	lr

080019e6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80019e6:	b480      	push	{r7}
 80019e8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80019ea:	bf00      	nop
 80019ec:	46bd      	mov	sp, r7
 80019ee:	bc80      	pop	{r7}
 80019f0:	4770      	bx	lr

080019f2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80019f2:	b580      	push	{r7, lr}
 80019f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80019f6:	f002 fd1b 	bl	8004430 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80019fa:	bf00      	nop
 80019fc:	bd80      	pop	{r7, pc}
	...

08001a00 <EXTI1_IRQHandler>:
/**
  * @brief This function handles EXTI line1 interrupt.
  */

void EXTI1_IRQHandler(void)
{
 8001a00:	b580      	push	{r7, lr}
 8001a02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */
  SpiritIrqGetStatus(&irqStatus);
 8001a04:	4806      	ldr	r0, [pc, #24]	; (8001a20 <EXTI1_IRQHandler+0x20>)
 8001a06:	f000 fbc7 	bl	8002198 <SpiritIrqGetStatus>
  SpiritIrqClearStatus();
 8001a0a:	f000 fbf7 	bl	80021fc <SpiritIrqClearStatus>
  interrupt_flag = 1;
 8001a0e:	4b05      	ldr	r3, [pc, #20]	; (8001a24 <EXTI1_IRQHandler+0x24>)
 8001a10:	2201      	movs	r2, #1
 8001a12:	701a      	strb	r2, [r3, #0]
  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SPIRIT1_GPIO3_Pin);
 8001a14:	2002      	movs	r0, #2
 8001a16:	f003 f827 	bl	8004a68 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8001a1a:	bf00      	nop
 8001a1c:	bd80      	pop	{r7, pc}
 8001a1e:	bf00      	nop
 8001a20:	2000030c 	.word	0x2000030c
 8001a24:	200002f4 	.word	0x200002f4

08001a28 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */
  state = PREP_DATA;
 8001a2c:	4b03      	ldr	r3, [pc, #12]	; (8001a3c <TIM2_IRQHandler+0x14>)
 8001a2e:	2202      	movs	r2, #2
 8001a30:	701a      	strb	r2, [r3, #0]
  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001a32:	4803      	ldr	r0, [pc, #12]	; (8001a40 <TIM2_IRQHandler+0x18>)
 8001a34:	f004 fa62 	bl	8005efc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001a38:	bf00      	nop
 8001a3a:	bd80      	pop	{r7, pc}
 8001a3c:	20000004 	.word	0x20000004
 8001a40:	20000268 	.word	0x20000268

08001a44 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001a44:	b480      	push	{r7}
 8001a46:	af00      	add	r7, sp, #0
	return 1;
 8001a48:	2301      	movs	r3, #1
}
 8001a4a:	4618      	mov	r0, r3
 8001a4c:	46bd      	mov	sp, r7
 8001a4e:	bc80      	pop	{r7}
 8001a50:	4770      	bx	lr

08001a52 <_kill>:

int _kill(int pid, int sig)
{
 8001a52:	b580      	push	{r7, lr}
 8001a54:	b082      	sub	sp, #8
 8001a56:	af00      	add	r7, sp, #0
 8001a58:	6078      	str	r0, [r7, #4]
 8001a5a:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001a5c:	f005 fa6c 	bl	8006f38 <__errno>
 8001a60:	4603      	mov	r3, r0
 8001a62:	2216      	movs	r2, #22
 8001a64:	601a      	str	r2, [r3, #0]
	return -1;
 8001a66:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a6a:	4618      	mov	r0, r3
 8001a6c:	3708      	adds	r7, #8
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	bd80      	pop	{r7, pc}

08001a72 <_exit>:

void _exit (int status)
{
 8001a72:	b580      	push	{r7, lr}
 8001a74:	b082      	sub	sp, #8
 8001a76:	af00      	add	r7, sp, #0
 8001a78:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001a7a:	f04f 31ff 	mov.w	r1, #4294967295
 8001a7e:	6878      	ldr	r0, [r7, #4]
 8001a80:	f7ff ffe7 	bl	8001a52 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001a84:	e7fe      	b.n	8001a84 <_exit+0x12>

08001a86 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001a86:	b580      	push	{r7, lr}
 8001a88:	b086      	sub	sp, #24
 8001a8a:	af00      	add	r7, sp, #0
 8001a8c:	60f8      	str	r0, [r7, #12]
 8001a8e:	60b9      	str	r1, [r7, #8]
 8001a90:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a92:	2300      	movs	r3, #0
 8001a94:	617b      	str	r3, [r7, #20]
 8001a96:	e00a      	b.n	8001aae <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001a98:	f3af 8000 	nop.w
 8001a9c:	4601      	mov	r1, r0
 8001a9e:	68bb      	ldr	r3, [r7, #8]
 8001aa0:	1c5a      	adds	r2, r3, #1
 8001aa2:	60ba      	str	r2, [r7, #8]
 8001aa4:	b2ca      	uxtb	r2, r1
 8001aa6:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001aa8:	697b      	ldr	r3, [r7, #20]
 8001aaa:	3301      	adds	r3, #1
 8001aac:	617b      	str	r3, [r7, #20]
 8001aae:	697a      	ldr	r2, [r7, #20]
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	429a      	cmp	r2, r3
 8001ab4:	dbf0      	blt.n	8001a98 <_read+0x12>
	}

return len;
 8001ab6:	687b      	ldr	r3, [r7, #4]
}
 8001ab8:	4618      	mov	r0, r3
 8001aba:	3718      	adds	r7, #24
 8001abc:	46bd      	mov	sp, r7
 8001abe:	bd80      	pop	{r7, pc}

08001ac0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	b086      	sub	sp, #24
 8001ac4:	af00      	add	r7, sp, #0
 8001ac6:	60f8      	str	r0, [r7, #12]
 8001ac8:	60b9      	str	r1, [r7, #8]
 8001aca:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001acc:	2300      	movs	r3, #0
 8001ace:	617b      	str	r3, [r7, #20]
 8001ad0:	e009      	b.n	8001ae6 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001ad2:	68bb      	ldr	r3, [r7, #8]
 8001ad4:	1c5a      	adds	r2, r3, #1
 8001ad6:	60ba      	str	r2, [r7, #8]
 8001ad8:	781b      	ldrb	r3, [r3, #0]
 8001ada:	4618      	mov	r0, r3
 8001adc:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ae0:	697b      	ldr	r3, [r7, #20]
 8001ae2:	3301      	adds	r3, #1
 8001ae4:	617b      	str	r3, [r7, #20]
 8001ae6:	697a      	ldr	r2, [r7, #20]
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	429a      	cmp	r2, r3
 8001aec:	dbf1      	blt.n	8001ad2 <_write+0x12>
	}
	return len;
 8001aee:	687b      	ldr	r3, [r7, #4]
}
 8001af0:	4618      	mov	r0, r3
 8001af2:	3718      	adds	r7, #24
 8001af4:	46bd      	mov	sp, r7
 8001af6:	bd80      	pop	{r7, pc}

08001af8 <_close>:

int _close(int file)
{
 8001af8:	b480      	push	{r7}
 8001afa:	b083      	sub	sp, #12
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	6078      	str	r0, [r7, #4]
	return -1;
 8001b00:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b04:	4618      	mov	r0, r3
 8001b06:	370c      	adds	r7, #12
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	bc80      	pop	{r7}
 8001b0c:	4770      	bx	lr

08001b0e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001b0e:	b480      	push	{r7}
 8001b10:	b083      	sub	sp, #12
 8001b12:	af00      	add	r7, sp, #0
 8001b14:	6078      	str	r0, [r7, #4]
 8001b16:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001b18:	683b      	ldr	r3, [r7, #0]
 8001b1a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001b1e:	605a      	str	r2, [r3, #4]
	return 0;
 8001b20:	2300      	movs	r3, #0
}
 8001b22:	4618      	mov	r0, r3
 8001b24:	370c      	adds	r7, #12
 8001b26:	46bd      	mov	sp, r7
 8001b28:	bc80      	pop	{r7}
 8001b2a:	4770      	bx	lr

08001b2c <_isatty>:

int _isatty(int file)
{
 8001b2c:	b480      	push	{r7}
 8001b2e:	b083      	sub	sp, #12
 8001b30:	af00      	add	r7, sp, #0
 8001b32:	6078      	str	r0, [r7, #4]
	return 1;
 8001b34:	2301      	movs	r3, #1
}
 8001b36:	4618      	mov	r0, r3
 8001b38:	370c      	adds	r7, #12
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	bc80      	pop	{r7}
 8001b3e:	4770      	bx	lr

08001b40 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001b40:	b480      	push	{r7}
 8001b42:	b085      	sub	sp, #20
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	60f8      	str	r0, [r7, #12]
 8001b48:	60b9      	str	r1, [r7, #8]
 8001b4a:	607a      	str	r2, [r7, #4]
	return 0;
 8001b4c:	2300      	movs	r3, #0
}
 8001b4e:	4618      	mov	r0, r3
 8001b50:	3714      	adds	r7, #20
 8001b52:	46bd      	mov	sp, r7
 8001b54:	bc80      	pop	{r7}
 8001b56:	4770      	bx	lr

08001b58 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b086      	sub	sp, #24
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001b60:	4a14      	ldr	r2, [pc, #80]	; (8001bb4 <_sbrk+0x5c>)
 8001b62:	4b15      	ldr	r3, [pc, #84]	; (8001bb8 <_sbrk+0x60>)
 8001b64:	1ad3      	subs	r3, r2, r3
 8001b66:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001b68:	697b      	ldr	r3, [r7, #20]
 8001b6a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001b6c:	4b13      	ldr	r3, [pc, #76]	; (8001bbc <_sbrk+0x64>)
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d102      	bne.n	8001b7a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001b74:	4b11      	ldr	r3, [pc, #68]	; (8001bbc <_sbrk+0x64>)
 8001b76:	4a12      	ldr	r2, [pc, #72]	; (8001bc0 <_sbrk+0x68>)
 8001b78:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001b7a:	4b10      	ldr	r3, [pc, #64]	; (8001bbc <_sbrk+0x64>)
 8001b7c:	681a      	ldr	r2, [r3, #0]
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	4413      	add	r3, r2
 8001b82:	693a      	ldr	r2, [r7, #16]
 8001b84:	429a      	cmp	r2, r3
 8001b86:	d207      	bcs.n	8001b98 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001b88:	f005 f9d6 	bl	8006f38 <__errno>
 8001b8c:	4603      	mov	r3, r0
 8001b8e:	220c      	movs	r2, #12
 8001b90:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001b92:	f04f 33ff 	mov.w	r3, #4294967295
 8001b96:	e009      	b.n	8001bac <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001b98:	4b08      	ldr	r3, [pc, #32]	; (8001bbc <_sbrk+0x64>)
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001b9e:	4b07      	ldr	r3, [pc, #28]	; (8001bbc <_sbrk+0x64>)
 8001ba0:	681a      	ldr	r2, [r3, #0]
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	4413      	add	r3, r2
 8001ba6:	4a05      	ldr	r2, [pc, #20]	; (8001bbc <_sbrk+0x64>)
 8001ba8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001baa:	68fb      	ldr	r3, [r7, #12]
}
 8001bac:	4618      	mov	r0, r3
 8001bae:	3718      	adds	r7, #24
 8001bb0:	46bd      	mov	sp, r7
 8001bb2:	bd80      	pop	{r7, pc}
 8001bb4:	20005000 	.word	0x20005000
 8001bb8:	00000400 	.word	0x00000400
 8001bbc:	20000310 	.word	0x20000310
 8001bc0:	20000338 	.word	0x20000338

08001bc4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001bc4:	b480      	push	{r7}
 8001bc6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001bc8:	bf00      	nop
 8001bca:	46bd      	mov	sp, r7
 8001bcc:	bc80      	pop	{r7}
 8001bce:	4770      	bx	lr

08001bd0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001bd0:	480c      	ldr	r0, [pc, #48]	; (8001c04 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001bd2:	490d      	ldr	r1, [pc, #52]	; (8001c08 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001bd4:	4a0d      	ldr	r2, [pc, #52]	; (8001c0c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001bd6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001bd8:	e002      	b.n	8001be0 <LoopCopyDataInit>

08001bda <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001bda:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001bdc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001bde:	3304      	adds	r3, #4

08001be0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001be0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001be2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001be4:	d3f9      	bcc.n	8001bda <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001be6:	4a0a      	ldr	r2, [pc, #40]	; (8001c10 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001be8:	4c0a      	ldr	r4, [pc, #40]	; (8001c14 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001bea:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001bec:	e001      	b.n	8001bf2 <LoopFillZerobss>

08001bee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001bee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001bf0:	3204      	adds	r2, #4

08001bf2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001bf2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001bf4:	d3fb      	bcc.n	8001bee <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001bf6:	f7ff ffe5 	bl	8001bc4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001bfa:	f005 f9a3 	bl	8006f44 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001bfe:	f7ff fa7d 	bl	80010fc <main>
  bx lr
 8001c02:	4770      	bx	lr
  ldr r0, =_sdata
 8001c04:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001c08:	200001f4 	.word	0x200001f4
  ldr r2, =_sidata
 8001c0c:	0800a67c 	.word	0x0800a67c
  ldr r2, =_sbss
 8001c10:	200001f4 	.word	0x200001f4
  ldr r4, =_ebss
 8001c14:	20000334 	.word	0x20000334

08001c18 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001c18:	e7fe      	b.n	8001c18 <ADC1_2_IRQHandler>
	...

08001c1c <SpiritAesMode>:
 * @param  xNewState new state for AES engine.
 *         This parameter can be: S_ENABLE or S_DISABLE.
 * @retval None
 */
void SpiritAesMode(SpiritFunctionalState xNewState)
{
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	b084      	sub	sp, #16
 8001c20:	af00      	add	r7, sp, #0
 8001c22:	4603      	mov	r3, r0
 8001c24:	71fb      	strb	r3, [r7, #7]
  uint8_t tempRegValue = 0x00;
 8001c26:	2300      	movs	r3, #0
 8001c28:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  s_assert_param(IS_SPIRIT_FUNCTIONAL_STATE(xNewState));

  /* Modifies the register value */
  g_xStatus = SpiritSpiReadRegisters(ANA_FUNC_CONF0_BASE, 1, &tempRegValue);
 8001c2a:	f107 030f 	add.w	r3, r7, #15
 8001c2e:	461a      	mov	r2, r3
 8001c30:	2101      	movs	r1, #1
 8001c32:	2001      	movs	r0, #1
 8001c34:	f002 fa80 	bl	8004138 <RadioSpiReadRegisters>
 8001c38:	4602      	mov	r2, r0
 8001c3a:	4b14      	ldr	r3, [pc, #80]	; (8001c8c <SpiritAesMode+0x70>)
 8001c3c:	b212      	sxth	r2, r2
 8001c3e:	4611      	mov	r1, r2
 8001c40:	7019      	strb	r1, [r3, #0]
 8001c42:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8001c46:	705a      	strb	r2, [r3, #1]
  if(xNewState == S_ENABLE)
 8001c48:	79fb      	ldrb	r3, [r7, #7]
 8001c4a:	2b01      	cmp	r3, #1
 8001c4c:	d105      	bne.n	8001c5a <SpiritAesMode+0x3e>
  {
    tempRegValue |= AES_MASK;
 8001c4e:	7bfb      	ldrb	r3, [r7, #15]
 8001c50:	f043 0320 	orr.w	r3, r3, #32
 8001c54:	b2db      	uxtb	r3, r3
 8001c56:	73fb      	strb	r3, [r7, #15]
 8001c58:	e004      	b.n	8001c64 <SpiritAesMode+0x48>
  }
  else
  {
    tempRegValue &= ~AES_MASK;
 8001c5a:	7bfb      	ldrb	r3, [r7, #15]
 8001c5c:	f023 0320 	bic.w	r3, r3, #32
 8001c60:	b2db      	uxtb	r3, r3
 8001c62:	73fb      	strb	r3, [r7, #15]
  }

  /* Writes the ANA_FUNC_CONF0 register to enable or disable the AES engine */
  g_xStatus = SpiritSpiWriteRegisters(ANA_FUNC_CONF0_BASE, 1, &tempRegValue);
 8001c64:	f107 030f 	add.w	r3, r7, #15
 8001c68:	461a      	mov	r2, r3
 8001c6a:	2101      	movs	r1, #1
 8001c6c:	2001      	movs	r0, #1
 8001c6e:	f002 fa17 	bl	80040a0 <RadioSpiWriteRegisters>
 8001c72:	4602      	mov	r2, r0
 8001c74:	4b05      	ldr	r3, [pc, #20]	; (8001c8c <SpiritAesMode+0x70>)
 8001c76:	b212      	sxth	r2, r2
 8001c78:	4611      	mov	r1, r2
 8001c7a:	7019      	strb	r1, [r3, #0]
 8001c7c:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8001c80:	705a      	strb	r2, [r3, #1]

}
 8001c82:	bf00      	nop
 8001c84:	3710      	adds	r7, #16
 8001c86:	46bd      	mov	sp, r7
 8001c88:	bd80      	pop	{r7, pc}
 8001c8a:	bf00      	nop
 8001c8c:	2000031c 	.word	0x2000031c

08001c90 <SpiritAesWriteDataIn>:
 * @param  cDataLength length of data in bytes.
 *         This parameter is an uint8_t.
 * @retval None
 */
void SpiritAesWriteDataIn(uint8_t* pcBufferDataIn, uint8_t cDataLength)
{
 8001c90:	b580      	push	{r7, lr}
 8001c92:	b088      	sub	sp, #32
 8001c94:	af00      	add	r7, sp, #0
 8001c96:	6078      	str	r0, [r7, #4]
 8001c98:	460b      	mov	r3, r1
 8001c9a:	70fb      	strb	r3, [r7, #3]
  uint8_t i, dataInArray[16];

  /* Verifies that there are no more than 16 bytes */
  (cDataLength>16) ? (cDataLength=16) : cDataLength;
 8001c9c:	78fb      	ldrb	r3, [r7, #3]
 8001c9e:	2b10      	cmp	r3, #16
 8001ca0:	d901      	bls.n	8001ca6 <SpiritAesWriteDataIn+0x16>
 8001ca2:	2310      	movs	r3, #16
 8001ca4:	70fb      	strb	r3, [r7, #3]

  /* Fill the dataInArray with the data buffer, using padding */
  for(i=0;i<16;i++)
 8001ca6:	2300      	movs	r3, #0
 8001ca8:	77fb      	strb	r3, [r7, #31]
 8001caa:	e01b      	b.n	8001ce4 <SpiritAesWriteDataIn+0x54>
  {
    (i<(16 - cDataLength)) ? (dataInArray[i]=0):(dataInArray[i]=pcBufferDataIn[15-i]);
 8001cac:	7ffa      	ldrb	r2, [r7, #31]
 8001cae:	78fb      	ldrb	r3, [r7, #3]
 8001cb0:	f1c3 0310 	rsb	r3, r3, #16
 8001cb4:	429a      	cmp	r2, r3
 8001cb6:	da06      	bge.n	8001cc6 <SpiritAesWriteDataIn+0x36>
 8001cb8:	7ffb      	ldrb	r3, [r7, #31]
 8001cba:	3320      	adds	r3, #32
 8001cbc:	443b      	add	r3, r7
 8001cbe:	2200      	movs	r2, #0
 8001cc0:	f803 2c14 	strb.w	r2, [r3, #-20]
 8001cc4:	e00b      	b.n	8001cde <SpiritAesWriteDataIn+0x4e>
 8001cc6:	7ffb      	ldrb	r3, [r7, #31]
 8001cc8:	f1c3 030f 	rsb	r3, r3, #15
 8001ccc:	461a      	mov	r2, r3
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	441a      	add	r2, r3
 8001cd2:	7ffb      	ldrb	r3, [r7, #31]
 8001cd4:	7812      	ldrb	r2, [r2, #0]
 8001cd6:	3320      	adds	r3, #32
 8001cd8:	443b      	add	r3, r7
 8001cda:	f803 2c14 	strb.w	r2, [r3, #-20]
  for(i=0;i<16;i++)
 8001cde:	7ffb      	ldrb	r3, [r7, #31]
 8001ce0:	3301      	adds	r3, #1
 8001ce2:	77fb      	strb	r3, [r7, #31]
 8001ce4:	7ffb      	ldrb	r3, [r7, #31]
 8001ce6:	2b0f      	cmp	r3, #15
 8001ce8:	d9e0      	bls.n	8001cac <SpiritAesWriteDataIn+0x1c>

  }

  /* Writes the AES_DATA_IN registers */
  g_xStatus = SpiritSpiWriteRegisters(AES_DATA_IN_15_BASE, 16, dataInArray);
 8001cea:	f107 030c 	add.w	r3, r7, #12
 8001cee:	461a      	mov	r2, r3
 8001cf0:	2110      	movs	r1, #16
 8001cf2:	2080      	movs	r0, #128	; 0x80
 8001cf4:	f002 f9d4 	bl	80040a0 <RadioSpiWriteRegisters>
 8001cf8:	4602      	mov	r2, r0
 8001cfa:	4b05      	ldr	r3, [pc, #20]	; (8001d10 <SpiritAesWriteDataIn+0x80>)
 8001cfc:	b212      	sxth	r2, r2
 8001cfe:	4611      	mov	r1, r2
 8001d00:	7019      	strb	r1, [r3, #0]
 8001d02:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8001d06:	705a      	strb	r2, [r3, #1]

}
 8001d08:	bf00      	nop
 8001d0a:	3720      	adds	r7, #32
 8001d0c:	46bd      	mov	sp, r7
 8001d0e:	bd80      	pop	{r7, pc}
 8001d10:	2000031c 	.word	0x2000031c

08001d14 <SpiritAesReadDataOut>:
 * @param  cDataLength length of data to read in bytes.
 *         This parameter is a uint8_t.
 * @retval None
 */
void SpiritAesReadDataOut(uint8_t* pcBufferDataOut, uint8_t cDataLength)
{
 8001d14:	b580      	push	{r7, lr}
 8001d16:	b088      	sub	sp, #32
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	6078      	str	r0, [r7, #4]
 8001d1c:	460b      	mov	r3, r1
 8001d1e:	70fb      	strb	r3, [r7, #3]
  uint8_t address, dataOutArray[16];

  /* Verifies that there are no more than 16 bytes */
  (cDataLength>16) ? (cDataLength=16) : cDataLength;
 8001d20:	78fb      	ldrb	r3, [r7, #3]
 8001d22:	2b10      	cmp	r3, #16
 8001d24:	d901      	bls.n	8001d2a <SpiritAesReadDataOut+0x16>
 8001d26:	2310      	movs	r3, #16
 8001d28:	70fb      	strb	r3, [r7, #3]

  /* Evaluates the address of AES_DATA_OUT from which start to read */
  address = AES_DATA_OUT_15_BASE+16-cDataLength;
 8001d2a:	78fb      	ldrb	r3, [r7, #3]
 8001d2c:	f1c3 23ff 	rsb	r3, r3, #4278255360	; 0xff00ff00
 8001d30:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
 8001d34:	33e4      	adds	r3, #228	; 0xe4
 8001d36:	76fb      	strb	r3, [r7, #27]

  /* Reads the exact number of AES_DATA_OUT registers */
  g_xStatus = (SpiritSpiReadRegisters(address, cDataLength, dataOutArray));
 8001d38:	f107 0208 	add.w	r2, r7, #8
 8001d3c:	78f9      	ldrb	r1, [r7, #3]
 8001d3e:	7efb      	ldrb	r3, [r7, #27]
 8001d40:	4618      	mov	r0, r3
 8001d42:	f002 f9f9 	bl	8004138 <RadioSpiReadRegisters>
 8001d46:	4602      	mov	r2, r0
 8001d48:	4b0f      	ldr	r3, [pc, #60]	; (8001d88 <SpiritAesReadDataOut+0x74>)
 8001d4a:	b212      	sxth	r2, r2
 8001d4c:	4611      	mov	r1, r2
 8001d4e:	7019      	strb	r1, [r3, #0]
 8001d50:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8001d54:	705a      	strb	r2, [r3, #1]

  /* Copy in the user buffer the read values changing the order */
  for(int i = (cDataLength-1); i>=0; i--)
 8001d56:	78fb      	ldrb	r3, [r7, #3]
 8001d58:	3b01      	subs	r3, #1
 8001d5a:	61fb      	str	r3, [r7, #28]
 8001d5c:	e00c      	b.n	8001d78 <SpiritAesReadDataOut+0x64>
  {
    *pcBufferDataOut = dataOutArray[i];
 8001d5e:	f107 0208 	add.w	r2, r7, #8
 8001d62:	69fb      	ldr	r3, [r7, #28]
 8001d64:	4413      	add	r3, r2
 8001d66:	781a      	ldrb	r2, [r3, #0]
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	701a      	strb	r2, [r3, #0]
    pcBufferDataOut++;
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	3301      	adds	r3, #1
 8001d70:	607b      	str	r3, [r7, #4]
  for(int i = (cDataLength-1); i>=0; i--)
 8001d72:	69fb      	ldr	r3, [r7, #28]
 8001d74:	3b01      	subs	r3, #1
 8001d76:	61fb      	str	r3, [r7, #28]
 8001d78:	69fb      	ldr	r3, [r7, #28]
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	daef      	bge.n	8001d5e <SpiritAesReadDataOut+0x4a>
  }

}
 8001d7e:	bf00      	nop
 8001d80:	bf00      	nop
 8001d82:	3720      	adds	r7, #32
 8001d84:	46bd      	mov	sp, r7
 8001d86:	bd80      	pop	{r7, pc}
 8001d88:	2000031c 	.word	0x2000031c

08001d8c <SpiritAesWriteKey>:
 *         The last byte of the buffer shall be the less significant byte AES_KEY_15 of the AES key.
 * 	   This parameter is an uint8_t*.
 * @retval None
 */
void SpiritAesWriteKey(uint8_t* pcKey)
{
 8001d8c:	b580      	push	{r7, lr}
 8001d8e:	b088      	sub	sp, #32
 8001d90:	af00      	add	r7, sp, #0
 8001d92:	6078      	str	r0, [r7, #4]
  uint8_t pcTempKey[16]; 
  for (uint8_t i = 0; i < 16; i++)
 8001d94:	2300      	movs	r3, #0
 8001d96:	77fb      	strb	r3, [r7, #31]
 8001d98:	e00d      	b.n	8001db6 <SpiritAesWriteKey+0x2a>
  {
    pcTempKey[15-i] = pcKey[i];
 8001d9a:	7ffb      	ldrb	r3, [r7, #31]
 8001d9c:	687a      	ldr	r2, [r7, #4]
 8001d9e:	441a      	add	r2, r3
 8001da0:	7ffb      	ldrb	r3, [r7, #31]
 8001da2:	f1c3 030f 	rsb	r3, r3, #15
 8001da6:	7812      	ldrb	r2, [r2, #0]
 8001da8:	3320      	adds	r3, #32
 8001daa:	443b      	add	r3, r7
 8001dac:	f803 2c14 	strb.w	r2, [r3, #-20]
  for (uint8_t i = 0; i < 16; i++)
 8001db0:	7ffb      	ldrb	r3, [r7, #31]
 8001db2:	3301      	adds	r3, #1
 8001db4:	77fb      	strb	r3, [r7, #31]
 8001db6:	7ffb      	ldrb	r3, [r7, #31]
 8001db8:	2b0f      	cmp	r3, #15
 8001dba:	d9ee      	bls.n	8001d9a <SpiritAesWriteKey+0xe>
  }
  
  /* Writes the AES_DATA_IN registers */
  g_xStatus = SpiritSpiWriteRegisters(AES_KEY_IN_15_BASE, 16, pcTempKey);
 8001dbc:	f107 030c 	add.w	r3, r7, #12
 8001dc0:	461a      	mov	r2, r3
 8001dc2:	2110      	movs	r1, #16
 8001dc4:	2070      	movs	r0, #112	; 0x70
 8001dc6:	f002 f96b 	bl	80040a0 <RadioSpiWriteRegisters>
 8001dca:	4602      	mov	r2, r0
 8001dcc:	4b05      	ldr	r3, [pc, #20]	; (8001de4 <SpiritAesWriteKey+0x58>)
 8001dce:	b212      	sxth	r2, r2
 8001dd0:	4611      	mov	r1, r2
 8001dd2:	7019      	strb	r1, [r3, #0]
 8001dd4:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8001dd8:	705a      	strb	r2, [r3, #1]

}
 8001dda:	bf00      	nop
 8001ddc:	3720      	adds	r7, #32
 8001dde:	46bd      	mov	sp, r7
 8001de0:	bd80      	pop	{r7, pc}
 8001de2:	bf00      	nop
 8001de4:	2000031c 	.word	0x2000031c

08001de8 <SpiritAesExecuteEncryption>:
 * @brief  Executes the encryption operation.
 * @param  None.
 * @retval None.
 */
void SpiritAesExecuteEncryption(void)
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	af00      	add	r7, sp, #0
  /* Sends the COMMAND_AES_ENC command */
  g_xStatus = SpiritSpiCommandStrobes(COMMAND_AES_ENC);
 8001dec:	206a      	movs	r0, #106	; 0x6a
 8001dee:	f002 f9ef 	bl	80041d0 <RadioSpiCommandStrobes>
 8001df2:	4602      	mov	r2, r0
 8001df4:	4b04      	ldr	r3, [pc, #16]	; (8001e08 <SpiritAesExecuteEncryption+0x20>)
 8001df6:	b212      	sxth	r2, r2
 8001df8:	4611      	mov	r1, r2
 8001dfa:	7019      	strb	r1, [r3, #0]
 8001dfc:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8001e00:	705a      	strb	r2, [r3, #1]

}
 8001e02:	bf00      	nop
 8001e04:	bd80      	pop	{r7, pc}
 8001e06:	bf00      	nop
 8001e08:	2000031c 	.word	0x2000031c

08001e0c <SpiritAesDeriveDecKeyExecuteDec>:
 * @brief  Executes the key derivation and the decryption operation.
 * @param  None.
 * @retval None.
 */
void SpiritAesDeriveDecKeyExecuteDec(void)
{
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	af00      	add	r7, sp, #0
  /* Sends the COMMAND_AES_KEY_DEC command */
  g_xStatus = SpiritSpiCommandStrobes(COMMAND_AES_KEY_DEC);
 8001e10:	206d      	movs	r0, #109	; 0x6d
 8001e12:	f002 f9dd 	bl	80041d0 <RadioSpiCommandStrobes>
 8001e16:	4602      	mov	r2, r0
 8001e18:	4b04      	ldr	r3, [pc, #16]	; (8001e2c <SpiritAesDeriveDecKeyExecuteDec+0x20>)
 8001e1a:	b212      	sxth	r2, r2
 8001e1c:	4611      	mov	r1, r2
 8001e1e:	7019      	strb	r1, [r3, #0]
 8001e20:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8001e24:	705a      	strb	r2, [r3, #1]

}
 8001e26:	bf00      	nop
 8001e28:	bd80      	pop	{r7, pc}
 8001e2a:	bf00      	nop
 8001e2c:	2000031c 	.word	0x2000031c

08001e30 <SpiritCalibrationVco>:
 * @param  xNewState new state for VCO calibration.
           This parameter can be S_ENABLE or S_DISABLE.
 * @retval None.
 */
void SpiritCalibrationVco(SpiritFunctionalState xNewState)
{
 8001e30:	b580      	push	{r7, lr}
 8001e32:	b084      	sub	sp, #16
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	4603      	mov	r3, r0
 8001e38:	71fb      	strb	r3, [r7, #7]

  /* Check the parameters */
  s_assert_param(IS_SPIRIT_FUNCTIONAL_STATE(xNewState));

  /* Reads the register value */
  g_xStatus = SpiritSpiReadRegisters(PROTOCOL2_BASE, 1, &tempRegValue);
 8001e3a:	f107 030f 	add.w	r3, r7, #15
 8001e3e:	461a      	mov	r2, r3
 8001e40:	2101      	movs	r1, #1
 8001e42:	2050      	movs	r0, #80	; 0x50
 8001e44:	f002 f978 	bl	8004138 <RadioSpiReadRegisters>
 8001e48:	4602      	mov	r2, r0
 8001e4a:	4b14      	ldr	r3, [pc, #80]	; (8001e9c <SpiritCalibrationVco+0x6c>)
 8001e4c:	b212      	sxth	r2, r2
 8001e4e:	4611      	mov	r1, r2
 8001e50:	7019      	strb	r1, [r3, #0]
 8001e52:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8001e56:	705a      	strb	r2, [r3, #1]

   /* Build new value for the register */
  if(xNewState==S_ENABLE)
 8001e58:	79fb      	ldrb	r3, [r7, #7]
 8001e5a:	2b01      	cmp	r3, #1
 8001e5c:	d105      	bne.n	8001e6a <SpiritCalibrationVco+0x3a>
    tempRegValue |= PROTOCOL2_VCO_CALIBRATION_MASK;
 8001e5e:	7bfb      	ldrb	r3, [r7, #15]
 8001e60:	f043 0302 	orr.w	r3, r3, #2
 8001e64:	b2db      	uxtb	r3, r3
 8001e66:	73fb      	strb	r3, [r7, #15]
 8001e68:	e004      	b.n	8001e74 <SpiritCalibrationVco+0x44>
  else
    tempRegValue &= ~PROTOCOL2_VCO_CALIBRATION_MASK;
 8001e6a:	7bfb      	ldrb	r3, [r7, #15]
 8001e6c:	f023 0302 	bic.w	r3, r3, #2
 8001e70:	b2db      	uxtb	r3, r3
 8001e72:	73fb      	strb	r3, [r7, #15]

  /* Writes register to enable or disable the VCO calibration */
  g_xStatus = SpiritSpiWriteRegisters(PROTOCOL2_BASE, 1, &tempRegValue);
 8001e74:	f107 030f 	add.w	r3, r7, #15
 8001e78:	461a      	mov	r2, r3
 8001e7a:	2101      	movs	r1, #1
 8001e7c:	2050      	movs	r0, #80	; 0x50
 8001e7e:	f002 f90f 	bl	80040a0 <RadioSpiWriteRegisters>
 8001e82:	4602      	mov	r2, r0
 8001e84:	4b05      	ldr	r3, [pc, #20]	; (8001e9c <SpiritCalibrationVco+0x6c>)
 8001e86:	b212      	sxth	r2, r2
 8001e88:	4611      	mov	r1, r2
 8001e8a:	7019      	strb	r1, [r3, #0]
 8001e8c:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8001e90:	705a      	strb	r2, [r3, #1]

}
 8001e92:	bf00      	nop
 8001e94:	3710      	adds	r7, #16
 8001e96:	46bd      	mov	sp, r7
 8001e98:	bd80      	pop	{r7, pc}
 8001e9a:	bf00      	nop
 8001e9c:	2000031c 	.word	0x2000031c

08001ea0 <SpiritCalibrationGetVcoCalData>:
 * @brief  Returns the VCO calibration data from internal VCO calibrator.
 * @param  None.
 * @retval uint8_t VCO calibration data word.
 */
uint8_t SpiritCalibrationGetVcoCalData(void)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	b082      	sub	sp, #8
 8001ea4:	af00      	add	r7, sp, #0
  uint8_t tempRegValue;

  /* Reads the register value */
  g_xStatus = SpiritSpiReadRegisters(RCO_VCO_CALIBR_OUT0_BASE, 1, &tempRegValue);
 8001ea6:	1dfb      	adds	r3, r7, #7
 8001ea8:	461a      	mov	r2, r3
 8001eaa:	2101      	movs	r1, #1
 8001eac:	20e5      	movs	r0, #229	; 0xe5
 8001eae:	f002 f943 	bl	8004138 <RadioSpiReadRegisters>
 8001eb2:	4602      	mov	r2, r0
 8001eb4:	4b07      	ldr	r3, [pc, #28]	; (8001ed4 <SpiritCalibrationGetVcoCalData+0x34>)
 8001eb6:	b212      	sxth	r2, r2
 8001eb8:	4611      	mov	r1, r2
 8001eba:	7019      	strb	r1, [r3, #0]
 8001ebc:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8001ec0:	705a      	strb	r2, [r3, #1]

  /* Build and returns the VCO calibration data value */
  return (tempRegValue & 0x7F);
 8001ec2:	79fb      	ldrb	r3, [r7, #7]
 8001ec4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001ec8:	b2db      	uxtb	r3, r3

}
 8001eca:	4618      	mov	r0, r3
 8001ecc:	3708      	adds	r7, #8
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	bd80      	pop	{r7, pc}
 8001ed2:	bf00      	nop
 8001ed4:	2000031c 	.word	0x2000031c

08001ed8 <SpiritCalibrationSetVcoCalDataTx>:
 * @param  cVcoCalData calibration data word to be set.
 *         This parameter is a variable of uint8_t.
 * @retval None.
 */
void SpiritCalibrationSetVcoCalDataTx(uint8_t cVcoCalData)
{
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	b084      	sub	sp, #16
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	4603      	mov	r3, r0
 8001ee0:	71fb      	strb	r3, [r7, #7]
  uint8_t tempRegValue;

  /* Reads the register value */
  g_xStatus = SpiritSpiReadRegisters(RCO_VCO_CALIBR_IN1_BASE, 1, &tempRegValue);
 8001ee2:	f107 030f 	add.w	r3, r7, #15
 8001ee6:	461a      	mov	r2, r3
 8001ee8:	2101      	movs	r1, #1
 8001eea:	206e      	movs	r0, #110	; 0x6e
 8001eec:	f002 f924 	bl	8004138 <RadioSpiReadRegisters>
 8001ef0:	4602      	mov	r2, r0
 8001ef2:	4b12      	ldr	r3, [pc, #72]	; (8001f3c <SpiritCalibrationSetVcoCalDataTx+0x64>)
 8001ef4:	b212      	sxth	r2, r2
 8001ef6:	4611      	mov	r1, r2
 8001ef8:	7019      	strb	r1, [r3, #0]
 8001efa:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8001efe:	705a      	strb	r2, [r3, #1]

  /* Build the value to be written */
  tempRegValue &= 0x80;
 8001f00:	7bfb      	ldrb	r3, [r7, #15]
 8001f02:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8001f06:	b2db      	uxtb	r3, r3
 8001f08:	73fb      	strb	r3, [r7, #15]
  tempRegValue |= cVcoCalData;
 8001f0a:	7bfa      	ldrb	r2, [r7, #15]
 8001f0c:	79fb      	ldrb	r3, [r7, #7]
 8001f0e:	4313      	orrs	r3, r2
 8001f10:	b2db      	uxtb	r3, r3
 8001f12:	73fb      	strb	r3, [r7, #15]

  /* Writes the new value of calibration data in TX */
  g_xStatus = SpiritSpiWriteRegisters(RCO_VCO_CALIBR_IN1_BASE, 1, &tempRegValue);
 8001f14:	f107 030f 	add.w	r3, r7, #15
 8001f18:	461a      	mov	r2, r3
 8001f1a:	2101      	movs	r1, #1
 8001f1c:	206e      	movs	r0, #110	; 0x6e
 8001f1e:	f002 f8bf 	bl	80040a0 <RadioSpiWriteRegisters>
 8001f22:	4602      	mov	r2, r0
 8001f24:	4b05      	ldr	r3, [pc, #20]	; (8001f3c <SpiritCalibrationSetVcoCalDataTx+0x64>)
 8001f26:	b212      	sxth	r2, r2
 8001f28:	4611      	mov	r1, r2
 8001f2a:	7019      	strb	r1, [r3, #0]
 8001f2c:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8001f30:	705a      	strb	r2, [r3, #1]

}
 8001f32:	bf00      	nop
 8001f34:	3710      	adds	r7, #16
 8001f36:	46bd      	mov	sp, r7
 8001f38:	bd80      	pop	{r7, pc}
 8001f3a:	bf00      	nop
 8001f3c:	2000031c 	.word	0x2000031c

08001f40 <SpiritCalibrationSetVcoCalDataRx>:
 * @param  cVcoCalData calibration data word to be set.
 *         This parameter is a variable of uint8_t.
 * @retval None.
 */
void SpiritCalibrationSetVcoCalDataRx(uint8_t cVcoCalData)
{
 8001f40:	b580      	push	{r7, lr}
 8001f42:	b084      	sub	sp, #16
 8001f44:	af00      	add	r7, sp, #0
 8001f46:	4603      	mov	r3, r0
 8001f48:	71fb      	strb	r3, [r7, #7]
  uint8_t tempRegValue;

  /* Reads the register value */
  g_xStatus = SpiritSpiReadRegisters(RCO_VCO_CALIBR_IN0_BASE, 1, &tempRegValue);
 8001f4a:	f107 030f 	add.w	r3, r7, #15
 8001f4e:	461a      	mov	r2, r3
 8001f50:	2101      	movs	r1, #1
 8001f52:	206f      	movs	r0, #111	; 0x6f
 8001f54:	f002 f8f0 	bl	8004138 <RadioSpiReadRegisters>
 8001f58:	4602      	mov	r2, r0
 8001f5a:	4b12      	ldr	r3, [pc, #72]	; (8001fa4 <SpiritCalibrationSetVcoCalDataRx+0x64>)
 8001f5c:	b212      	sxth	r2, r2
 8001f5e:	4611      	mov	r1, r2
 8001f60:	7019      	strb	r1, [r3, #0]
 8001f62:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8001f66:	705a      	strb	r2, [r3, #1]

  /* Build the value to be written */
  tempRegValue &= 0x80;
 8001f68:	7bfb      	ldrb	r3, [r7, #15]
 8001f6a:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8001f6e:	b2db      	uxtb	r3, r3
 8001f70:	73fb      	strb	r3, [r7, #15]
  tempRegValue |= cVcoCalData;
 8001f72:	7bfa      	ldrb	r2, [r7, #15]
 8001f74:	79fb      	ldrb	r3, [r7, #7]
 8001f76:	4313      	orrs	r3, r2
 8001f78:	b2db      	uxtb	r3, r3
 8001f7a:	73fb      	strb	r3, [r7, #15]

  /* Writes the new value of calibration data in RX */
  g_xStatus = SpiritSpiWriteRegisters(RCO_VCO_CALIBR_IN0_BASE, 1, &tempRegValue);
 8001f7c:	f107 030f 	add.w	r3, r7, #15
 8001f80:	461a      	mov	r2, r3
 8001f82:	2101      	movs	r1, #1
 8001f84:	206f      	movs	r0, #111	; 0x6f
 8001f86:	f002 f88b 	bl	80040a0 <RadioSpiWriteRegisters>
 8001f8a:	4602      	mov	r2, r0
 8001f8c:	4b05      	ldr	r3, [pc, #20]	; (8001fa4 <SpiritCalibrationSetVcoCalDataRx+0x64>)
 8001f8e:	b212      	sxth	r2, r2
 8001f90:	4611      	mov	r1, r2
 8001f92:	7019      	strb	r1, [r3, #0]
 8001f94:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8001f98:	705a      	strb	r2, [r3, #1]

}
 8001f9a:	bf00      	nop
 8001f9c:	3710      	adds	r7, #16
 8001f9e:	46bd      	mov	sp, r7
 8001fa0:	bd80      	pop	{r7, pc}
 8001fa2:	bf00      	nop
 8001fa4:	2000031c 	.word	0x2000031c

08001fa8 <SpiritCalibrationSelectVco>:
 * @param  xVco can be VCO_H or VCO_L according to which VCO select.
 *         This parameter can be a value of @ref VcoSel.
 * @retval None.
 */
void SpiritCalibrationSelectVco(VcoSel xVco)
{
 8001fa8:	b580      	push	{r7, lr}
 8001faa:	b084      	sub	sp, #16
 8001fac:	af00      	add	r7, sp, #0
 8001fae:	4603      	mov	r3, r0
 8001fb0:	71fb      	strb	r3, [r7, #7]
  uint8_t tempRegValue;
  
  /* Check the parameter */
  s_assert_param(IS_VCO_SEL(xVco));
  
  SpiritSpiReadRegisters(SYNTH_CONFIG1_BASE, 1, &tempRegValue);
 8001fb2:	f107 030f 	add.w	r3, r7, #15
 8001fb6:	461a      	mov	r2, r3
 8001fb8:	2101      	movs	r1, #1
 8001fba:	209e      	movs	r0, #158	; 0x9e
 8001fbc:	f002 f8bc 	bl	8004138 <RadioSpiReadRegisters>
  
  tempRegValue &= 0xF9;
 8001fc0:	7bfb      	ldrb	r3, [r7, #15]
 8001fc2:	f023 0306 	bic.w	r3, r3, #6
 8001fc6:	b2db      	uxtb	r3, r3
 8001fc8:	73fb      	strb	r3, [r7, #15]
  
  if(xVco == VCO_H)
 8001fca:	79fb      	ldrb	r3, [r7, #7]
 8001fcc:	2b01      	cmp	r3, #1
 8001fce:	d105      	bne.n	8001fdc <SpiritCalibrationSelectVco+0x34>
  {
    tempRegValue |= 0x02;
 8001fd0:	7bfb      	ldrb	r3, [r7, #15]
 8001fd2:	f043 0302 	orr.w	r3, r3, #2
 8001fd6:	b2db      	uxtb	r3, r3
 8001fd8:	73fb      	strb	r3, [r7, #15]
 8001fda:	e004      	b.n	8001fe6 <SpiritCalibrationSelectVco+0x3e>
    
  }
  else
  {
    tempRegValue |= 0x04;
 8001fdc:	7bfb      	ldrb	r3, [r7, #15]
 8001fde:	f043 0304 	orr.w	r3, r3, #4
 8001fe2:	b2db      	uxtb	r3, r3
 8001fe4:	73fb      	strb	r3, [r7, #15]
  }
  SpiritSpiWriteRegisters(SYNTH_CONFIG1_BASE, 1, &tempRegValue);  
 8001fe6:	f107 030f 	add.w	r3, r7, #15
 8001fea:	461a      	mov	r2, r3
 8001fec:	2101      	movs	r1, #1
 8001fee:	209e      	movs	r0, #158	; 0x9e
 8001ff0:	f002 f856 	bl	80040a0 <RadioSpiWriteRegisters>
  
}
 8001ff4:	bf00      	nop
 8001ff6:	3710      	adds	r7, #16
 8001ff8:	46bd      	mov	sp, r7
 8001ffa:	bd80      	pop	{r7, pc}

08001ffc <SpiritCmdStrobeCommand>:
 * @param  xCommandCode code of the command to send.
           This parameter can be any value of @ref SpiritCmd.
 * @retval None.
 */
void SpiritCmdStrobeCommand(SpiritCmd xCommandCode)
{
 8001ffc:	b580      	push	{r7, lr}
 8001ffe:	b082      	sub	sp, #8
 8002000:	af00      	add	r7, sp, #0
 8002002:	4603      	mov	r3, r0
 8002004:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  s_assert_param(IS_SPIRIT_CMD(xCommandCode));

  g_xStatus = SpiritSpiCommandStrobes((uint8_t) xCommandCode);
 8002006:	79fb      	ldrb	r3, [r7, #7]
 8002008:	4618      	mov	r0, r3
 800200a:	f002 f8e1 	bl	80041d0 <RadioSpiCommandStrobes>
 800200e:	4602      	mov	r2, r0
 8002010:	4b05      	ldr	r3, [pc, #20]	; (8002028 <SpiritCmdStrobeCommand+0x2c>)
 8002012:	b212      	sxth	r2, r2
 8002014:	4611      	mov	r1, r2
 8002016:	7019      	strb	r1, [r3, #0]
 8002018:	f3c2 2207 	ubfx	r2, r2, #8, #8
 800201c:	705a      	strb	r2, [r3, #1]
}
 800201e:	bf00      	nop
 8002020:	3708      	adds	r7, #8
 8002022:	46bd      	mov	sp, r7
 8002024:	bd80      	pop	{r7, pc}
 8002026:	bf00      	nop
 8002028:	2000031c 	.word	0x2000031c

0800202c <SpiritGpioInit>:
 * @param  pxGpioInitStruct pointer to a SGpioInit structure that
 *         contains the configuration information for the specified SPIRIT GPIO.
 * @retval None.
 */
void SpiritGpioInit(SGpioInit* pxGpioInitStruct)
{
 800202c:	b580      	push	{r7, lr}
 800202e:	b084      	sub	sp, #16
 8002030:	af00      	add	r7, sp, #0
 8002032:	6078      	str	r0, [r7, #4]
  uint8_t tempRegValue = 0x00;
 8002034:	2300      	movs	r3, #0
 8002036:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  s_assert_param(IS_SPIRIT_GPIO(pxGpioInitStruct->xSpiritGpioPin));
  s_assert_param(IS_SPIRIT_GPIO_MODE(pxGpioInitStruct->xSpiritGpioMode));
  s_assert_param(IS_SPIRIT_GPIO_IO(pxGpioInitStruct->xSpiritGpioIO));

  tempRegValue = ((uint8_t)(pxGpioInitStruct->xSpiritGpioMode) | (uint8_t)(pxGpioInitStruct->xSpiritGpioIO));
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	785a      	ldrb	r2, [r3, #1]
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	789b      	ldrb	r3, [r3, #2]
 8002040:	4313      	orrs	r3, r2
 8002042:	b2db      	uxtb	r3, r3
 8002044:	73fb      	strb	r3, [r7, #15]

  g_xStatus = SpiritSpiWriteRegisters(pxGpioInitStruct->xSpiritGpioPin, 1, &tempRegValue);
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	781b      	ldrb	r3, [r3, #0]
 800204a:	f107 020f 	add.w	r2, r7, #15
 800204e:	2101      	movs	r1, #1
 8002050:	4618      	mov	r0, r3
 8002052:	f002 f825 	bl	80040a0 <RadioSpiWriteRegisters>
 8002056:	4602      	mov	r2, r0
 8002058:	4b05      	ldr	r3, [pc, #20]	; (8002070 <SpiritGpioInit+0x44>)
 800205a:	b212      	sxth	r2, r2
 800205c:	4611      	mov	r1, r2
 800205e:	7019      	strb	r1, [r3, #0]
 8002060:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8002064:	705a      	strb	r2, [r3, #1]

}
 8002066:	bf00      	nop
 8002068:	3710      	adds	r7, #16
 800206a:	46bd      	mov	sp, r7
 800206c:	bd80      	pop	{r7, pc}
 800206e:	bf00      	nop
 8002070:	2000031c 	.word	0x2000031c

08002074 <SpiritIrqDeInit>:
 * @param  pxIrqInit pointer to a variable of type @ref SpiritIrqs, in which all the
 *         bitfields will be settled to zero.
 * @retval None.
 */
void SpiritIrqDeInit(SpiritIrqs* pxIrqInit)
{
 8002074:	b580      	push	{r7, lr}
 8002076:	b084      	sub	sp, #16
 8002078:	af00      	add	r7, sp, #0
 800207a:	6078      	str	r0, [r7, #4]
  uint8_t tempRegValue[4]={0x00,0x00,0x00,0x00};
 800207c:	2300      	movs	r3, #0
 800207e:	60fb      	str	r3, [r7, #12]

  if(pxIrqInit!=NULL)
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	2b00      	cmp	r3, #0
 8002084:	d00c      	beq.n	80020a0 <SpiritIrqDeInit+0x2c>
  {
	  //SRA: fix for "dereferencing type-punned pointer will break strict-aliasing rules" warning
    //uint32_t tempValue = 0x00000000;
	SpiritIrqs tempValue;
	memset(&tempValue, 0x00, sizeof(SpiritIrqs));
 8002086:	f107 0308 	add.w	r3, r7, #8
 800208a:	2204      	movs	r2, #4
 800208c:	2100      	movs	r1, #0
 800208e:	4618      	mov	r0, r3
 8002090:	f004 ff7c 	bl	8006f8c <memset>

    /* Sets the bitfields of passed structure to one */
    *pxIrqInit = (*(SpiritIrqs*)(&tempValue));
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	461a      	mov	r2, r3
 8002098:	f107 0308 	add.w	r3, r7, #8
 800209c:	6818      	ldr	r0, [r3, #0]
 800209e:	6010      	str	r0, [r2, #0]
  }

  /* Writes the IRQ_MASK registers */
  g_xStatus = SpiritSpiWriteRegisters(IRQ_MASK3_BASE, 4, tempRegValue);
 80020a0:	f107 030c 	add.w	r3, r7, #12
 80020a4:	461a      	mov	r2, r3
 80020a6:	2104      	movs	r1, #4
 80020a8:	2090      	movs	r0, #144	; 0x90
 80020aa:	f001 fff9 	bl	80040a0 <RadioSpiWriteRegisters>
 80020ae:	4602      	mov	r2, r0
 80020b0:	4b05      	ldr	r3, [pc, #20]	; (80020c8 <SpiritIrqDeInit+0x54>)
 80020b2:	b212      	sxth	r2, r2
 80020b4:	4611      	mov	r1, r2
 80020b6:	7019      	strb	r1, [r3, #0]
 80020b8:	f3c2 2207 	ubfx	r2, r2, #8, #8
 80020bc:	705a      	strb	r2, [r3, #1]
}
 80020be:	bf00      	nop
 80020c0:	3710      	adds	r7, #16
 80020c2:	46bd      	mov	sp, r7
 80020c4:	bd80      	pop	{r7, pc}
 80020c6:	bf00      	nop
 80020c8:	2000031c 	.word	0x2000031c

080020cc <SpiritIrq>:
 * @param  xNewState new state for the IRQ.
 *         This parameter can be: S_ENABLE or S_DISABLE.
 * @retval None.
 */
void SpiritIrq(IrqList xIrq, SpiritFunctionalState xNewState)
{
 80020cc:	b580      	push	{r7, lr}
 80020ce:	b086      	sub	sp, #24
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	6078      	str	r0, [r7, #4]
 80020d4:	460b      	mov	r3, r1
 80020d6:	70fb      	strb	r3, [r7, #3]
  uint8_t tempRegValue[4];
  uint32_t tempValue = 0;
 80020d8:	2300      	movs	r3, #0
 80020da:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  s_assert_param(IS_SPIRIT_IRQ_LIST(xIrq));
  s_assert_param(IS_SPIRIT_FUNCTIONAL_STATE(xNewState));

  /* Reads the IRQ_MASK registers */
  g_xStatus = SpiritSpiReadRegisters(IRQ_MASK3_BASE, 4, tempRegValue);
 80020dc:	f107 030c 	add.w	r3, r7, #12
 80020e0:	461a      	mov	r2, r3
 80020e2:	2104      	movs	r1, #4
 80020e4:	2090      	movs	r0, #144	; 0x90
 80020e6:	f002 f827 	bl	8004138 <RadioSpiReadRegisters>
 80020ea:	4602      	mov	r2, r0
 80020ec:	4b29      	ldr	r3, [pc, #164]	; (8002194 <SpiritIrq+0xc8>)
 80020ee:	b212      	sxth	r2, r2
 80020f0:	4611      	mov	r1, r2
 80020f2:	7019      	strb	r1, [r3, #0]
 80020f4:	f3c2 2207 	ubfx	r2, r2, #8, #8
 80020f8:	705a      	strb	r2, [r3, #1]

  /* Build the IRQ mask word */
  for(uint8_t i=0; i<4; i++)
 80020fa:	2300      	movs	r3, #0
 80020fc:	74fb      	strb	r3, [r7, #19]
 80020fe:	e011      	b.n	8002124 <SpiritIrq+0x58>
  {
    tempValue += ((uint32_t)tempRegValue[i])<<(8*(3-i));
 8002100:	7cfb      	ldrb	r3, [r7, #19]
 8002102:	3318      	adds	r3, #24
 8002104:	443b      	add	r3, r7
 8002106:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 800210a:	461a      	mov	r2, r3
 800210c:	7cfb      	ldrb	r3, [r7, #19]
 800210e:	f1c3 0303 	rsb	r3, r3, #3
 8002112:	00db      	lsls	r3, r3, #3
 8002114:	fa02 f303 	lsl.w	r3, r2, r3
 8002118:	697a      	ldr	r2, [r7, #20]
 800211a:	4413      	add	r3, r2
 800211c:	617b      	str	r3, [r7, #20]
  for(uint8_t i=0; i<4; i++)
 800211e:	7cfb      	ldrb	r3, [r7, #19]
 8002120:	3301      	adds	r3, #1
 8002122:	74fb      	strb	r3, [r7, #19]
 8002124:	7cfb      	ldrb	r3, [r7, #19]
 8002126:	2b03      	cmp	r3, #3
 8002128:	d9ea      	bls.n	8002100 <SpiritIrq+0x34>
  }
  
  /* Rebuild the new mask according to user request */
  if(xNewState == S_DISABLE)
 800212a:	78fb      	ldrb	r3, [r7, #3]
 800212c:	2b00      	cmp	r3, #0
 800212e:	d105      	bne.n	800213c <SpiritIrq+0x70>
  {
    tempValue &= (~xIrq);
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	43db      	mvns	r3, r3
 8002134:	697a      	ldr	r2, [r7, #20]
 8002136:	4013      	ands	r3, r2
 8002138:	617b      	str	r3, [r7, #20]
 800213a:	e003      	b.n	8002144 <SpiritIrq+0x78>
  }
  else
  {
    tempValue |= (xIrq);
 800213c:	697a      	ldr	r2, [r7, #20]
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	4313      	orrs	r3, r2
 8002142:	617b      	str	r3, [r7, #20]
  }

  /* Build the array of bytes to write in the IRQ_MASK registers */
  for(uint8_t j=0; j<4; j++)
 8002144:	2300      	movs	r3, #0
 8002146:	74bb      	strb	r3, [r7, #18]
 8002148:	e00e      	b.n	8002168 <SpiritIrq+0x9c>
  {
    tempRegValue[j] = (uint8_t)(tempValue>>(8*(3-j)));
 800214a:	7cbb      	ldrb	r3, [r7, #18]
 800214c:	f1c3 0303 	rsb	r3, r3, #3
 8002150:	00db      	lsls	r3, r3, #3
 8002152:	697a      	ldr	r2, [r7, #20]
 8002154:	40da      	lsrs	r2, r3
 8002156:	7cbb      	ldrb	r3, [r7, #18]
 8002158:	b2d2      	uxtb	r2, r2
 800215a:	3318      	adds	r3, #24
 800215c:	443b      	add	r3, r7
 800215e:	f803 2c0c 	strb.w	r2, [r3, #-12]
  for(uint8_t j=0; j<4; j++)
 8002162:	7cbb      	ldrb	r3, [r7, #18]
 8002164:	3301      	adds	r3, #1
 8002166:	74bb      	strb	r3, [r7, #18]
 8002168:	7cbb      	ldrb	r3, [r7, #18]
 800216a:	2b03      	cmp	r3, #3
 800216c:	d9ed      	bls.n	800214a <SpiritIrq+0x7e>
  }
  
  /* Writes the new IRQ mask in the corresponding registers */
  g_xStatus = SpiritSpiWriteRegisters(IRQ_MASK3_BASE, 4, tempRegValue);
 800216e:	f107 030c 	add.w	r3, r7, #12
 8002172:	461a      	mov	r2, r3
 8002174:	2104      	movs	r1, #4
 8002176:	2090      	movs	r0, #144	; 0x90
 8002178:	f001 ff92 	bl	80040a0 <RadioSpiWriteRegisters>
 800217c:	4602      	mov	r2, r0
 800217e:	4b05      	ldr	r3, [pc, #20]	; (8002194 <SpiritIrq+0xc8>)
 8002180:	b212      	sxth	r2, r2
 8002182:	4611      	mov	r1, r2
 8002184:	7019      	strb	r1, [r3, #0]
 8002186:	f3c2 2207 	ubfx	r2, r2, #8, #8
 800218a:	705a      	strb	r2, [r3, #1]

}
 800218c:	bf00      	nop
 800218e:	3718      	adds	r7, #24
 8002190:	46bd      	mov	sp, r7
 8002192:	bd80      	pop	{r7, pc}
 8002194:	2000031c 	.word	0x2000031c

08002198 <SpiritIrqGetStatus>:
 * myIrqStatus.IRQ_XO_COUNT_EXPIRED and myIrqStatus.IRQ_VALID_SYNC are equals to 1
 * while all the other bitfields are equals to zero.
 * @retval None.
 */
void SpiritIrqGetStatus(SpiritIrqs* pxIrqStatus)
{
 8002198:	b580      	push	{r7, lr}
 800219a:	b086      	sub	sp, #24
 800219c:	af00      	add	r7, sp, #0
 800219e:	6078      	str	r0, [r7, #4]
  uint8_t tempRegValue[4];
  uint8_t* pIrqPointer = (uint8_t*)pxIrqStatus;
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	617b      	str	r3, [r7, #20]
  
  /* Reads IRQ_STATUS registers */
  g_xStatus = SpiritSpiReadRegisters(IRQ_STATUS3_BASE, 4, tempRegValue);
 80021a4:	f107 030c 	add.w	r3, r7, #12
 80021a8:	461a      	mov	r2, r3
 80021aa:	2104      	movs	r1, #4
 80021ac:	20fa      	movs	r0, #250	; 0xfa
 80021ae:	f001 ffc3 	bl	8004138 <RadioSpiReadRegisters>
 80021b2:	4602      	mov	r2, r0
 80021b4:	4b10      	ldr	r3, [pc, #64]	; (80021f8 <SpiritIrqGetStatus+0x60>)
 80021b6:	b212      	sxth	r2, r2
 80021b8:	4611      	mov	r1, r2
 80021ba:	7019      	strb	r1, [r3, #0]
 80021bc:	f3c2 2207 	ubfx	r2, r2, #8, #8
 80021c0:	705a      	strb	r2, [r3, #1]

  /* Build the IRQ Status word */
  for(uint8_t i=0; i<4; i++)
 80021c2:	2300      	movs	r3, #0
 80021c4:	74fb      	strb	r3, [r7, #19]
 80021c6:	e00e      	b.n	80021e6 <SpiritIrqGetStatus+0x4e>
  {
    *pIrqPointer = tempRegValue[3-i];
 80021c8:	7cfb      	ldrb	r3, [r7, #19]
 80021ca:	f1c3 0303 	rsb	r3, r3, #3
 80021ce:	3318      	adds	r3, #24
 80021d0:	443b      	add	r3, r7
 80021d2:	f813 2c0c 	ldrb.w	r2, [r3, #-12]
 80021d6:	697b      	ldr	r3, [r7, #20]
 80021d8:	701a      	strb	r2, [r3, #0]
    pIrqPointer++;
 80021da:	697b      	ldr	r3, [r7, #20]
 80021dc:	3301      	adds	r3, #1
 80021de:	617b      	str	r3, [r7, #20]
  for(uint8_t i=0; i<4; i++)
 80021e0:	7cfb      	ldrb	r3, [r7, #19]
 80021e2:	3301      	adds	r3, #1
 80021e4:	74fb      	strb	r3, [r7, #19]
 80021e6:	7cfb      	ldrb	r3, [r7, #19]
 80021e8:	2b03      	cmp	r3, #3
 80021ea:	d9ed      	bls.n	80021c8 <SpiritIrqGetStatus+0x30>
  }
}
 80021ec:	bf00      	nop
 80021ee:	bf00      	nop
 80021f0:	3718      	adds	r7, #24
 80021f2:	46bd      	mov	sp, r7
 80021f4:	bd80      	pop	{r7, pc}
 80021f6:	bf00      	nop
 80021f8:	2000031c 	.word	0x2000031c

080021fc <SpiritIrqClearStatus>:
 * @brief  Clear the IRQ status registers.
 * @param  None.
 * @retval None.
 */
void SpiritIrqClearStatus(void)
{
 80021fc:	b580      	push	{r7, lr}
 80021fe:	b082      	sub	sp, #8
 8002200:	af00      	add	r7, sp, #0
  uint8_t tempRegValue[4];

  /* Reads the IRQ_STATUS registers clearing all the flags */
  g_xStatus = SpiritSpiReadRegisters(IRQ_STATUS3_BASE, 4, tempRegValue);
 8002202:	1d3b      	adds	r3, r7, #4
 8002204:	461a      	mov	r2, r3
 8002206:	2104      	movs	r1, #4
 8002208:	20fa      	movs	r0, #250	; 0xfa
 800220a:	f001 ff95 	bl	8004138 <RadioSpiReadRegisters>
 800220e:	4602      	mov	r2, r0
 8002210:	4b05      	ldr	r3, [pc, #20]	; (8002228 <SpiritIrqClearStatus+0x2c>)
 8002212:	b212      	sxth	r2, r2
 8002214:	4611      	mov	r1, r2
 8002216:	7019      	strb	r1, [r3, #0]
 8002218:	f3c2 2207 	ubfx	r2, r2, #8, #8
 800221c:	705a      	strb	r2, [r3, #1]

}
 800221e:	bf00      	nop
 8002220:	3708      	adds	r7, #8
 8002222:	46bd      	mov	sp, r7
 8002224:	bd80      	pop	{r7, pc}
 8002226:	bf00      	nop
 8002228:	2000031c 	.word	0x2000031c

0800222c <SpiritLinearFifoReadNumElementsRxFifo>:
 * @brief  Returns the number of elements in the Rx FIFO.
 * @param  None.
 * @retval uint8_t Number of elements in the Rx FIFO.
 */
uint8_t SpiritLinearFifoReadNumElementsRxFifo(void)
{
 800222c:	b580      	push	{r7, lr}
 800222e:	b082      	sub	sp, #8
 8002230:	af00      	add	r7, sp, #0
  uint8_t tempRegValue;

  /* Reads the register value */
  g_xStatus = SpiritSpiReadRegisters(LINEAR_FIFO_STATUS0_BASE, 1, &tempRegValue);
 8002232:	1dfb      	adds	r3, r7, #7
 8002234:	461a      	mov	r2, r3
 8002236:	2101      	movs	r1, #1
 8002238:	20e7      	movs	r0, #231	; 0xe7
 800223a:	f001 ff7d 	bl	8004138 <RadioSpiReadRegisters>
 800223e:	4602      	mov	r2, r0
 8002240:	4b07      	ldr	r3, [pc, #28]	; (8002260 <SpiritLinearFifoReadNumElementsRxFifo+0x34>)
 8002242:	b212      	sxth	r2, r2
 8002244:	4611      	mov	r1, r2
 8002246:	7019      	strb	r1, [r3, #0]
 8002248:	f3c2 2207 	ubfx	r2, r2, #8, #8
 800224c:	705a      	strb	r2, [r3, #1]

  /* Build and return value */
  return (tempRegValue & 0x7F);
 800224e:	79fb      	ldrb	r3, [r7, #7]
 8002250:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002254:	b2db      	uxtb	r3, r3

}
 8002256:	4618      	mov	r0, r3
 8002258:	3708      	adds	r7, #8
 800225a:	46bd      	mov	sp, r7
 800225c:	bd80      	pop	{r7, pc}
 800225e:	bf00      	nop
 8002260:	2000031c 	.word	0x2000031c

08002264 <SpiritManagementSetFrequencyBase>:
* @brief  Private SpiritRadioSetFrequencyBase function only used in SpiritManagementWaVcoCalibration.
* @param  lFBase the base carrier frequency expressed in Hz as unsigned word.
* @retval None.
*/
void SpiritManagementSetFrequencyBase(uint32_t lFBase)
{
 8002264:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002268:	b08a      	sub	sp, #40	; 0x28
 800226a:	af00      	add	r7, sp, #0
 800226c:	6078      	str	r0, [r7, #4]
  
  /* Check the parameter */
  s_assert_param(IS_FREQUENCY_BAND(lFBase));
  
  /* Search the operating band */
  if(IS_FREQUENCY_BAND_HIGH(lFBase))
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	4a70      	ldr	r2, [pc, #448]	; (8002434 <SpiritManagementSetFrequencyBase+0x1d0>)
 8002272:	4293      	cmp	r3, r2
 8002274:	d307      	bcc.n	8002286 <SpiritManagementSetFrequencyBase+0x22>
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	4a6f      	ldr	r2, [pc, #444]	; (8002438 <SpiritManagementSetFrequencyBase+0x1d4>)
 800227a:	4293      	cmp	r3, r2
 800227c:	d803      	bhi.n	8002286 <SpiritManagementSetFrequencyBase+0x22>
  {
    band = HIGH_BAND;
 800227e:	2300      	movs	r3, #0
 8002280:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8002284:	e01a      	b.n	80022bc <SpiritManagementSetFrequencyBase+0x58>
  }
  else if(IS_FREQUENCY_BAND_MIDDLE(lFBase))
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	4a6c      	ldr	r2, [pc, #432]	; (800243c <SpiritManagementSetFrequencyBase+0x1d8>)
 800228a:	4293      	cmp	r3, r2
 800228c:	d907      	bls.n	800229e <SpiritManagementSetFrequencyBase+0x3a>
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	4a6b      	ldr	r2, [pc, #428]	; (8002440 <SpiritManagementSetFrequencyBase+0x1dc>)
 8002292:	4293      	cmp	r3, r2
 8002294:	d803      	bhi.n	800229e <SpiritManagementSetFrequencyBase+0x3a>
  {
    band = MIDDLE_BAND;
 8002296:	2301      	movs	r3, #1
 8002298:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800229c:	e00e      	b.n	80022bc <SpiritManagementSetFrequencyBase+0x58>
  }
  else if(IS_FREQUENCY_BAND_LOW(lFBase))
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	4a68      	ldr	r2, [pc, #416]	; (8002444 <SpiritManagementSetFrequencyBase+0x1e0>)
 80022a2:	4293      	cmp	r3, r2
 80022a4:	d907      	bls.n	80022b6 <SpiritManagementSetFrequencyBase+0x52>
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	4a67      	ldr	r2, [pc, #412]	; (8002448 <SpiritManagementSetFrequencyBase+0x1e4>)
 80022aa:	4293      	cmp	r3, r2
 80022ac:	d803      	bhi.n	80022b6 <SpiritManagementSetFrequencyBase+0x52>
  {
    band = LOW_BAND;
 80022ae:	2302      	movs	r3, #2
 80022b0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80022b4:	e002      	b.n	80022bc <SpiritManagementSetFrequencyBase+0x58>
  }
  else //if(IS_FREQUENCY_BAND_VERY_LOW(lFBase))
  {
    band = VERY_LOW_BAND;
 80022b6:	2303      	movs	r3, #3
 80022b8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }
  
  int32_t FOffset  = SpiritRadioGetFrequencyOffset();
 80022bc:	f000 ffe4 	bl	8003288 <SpiritRadioGetFrequencyOffset>
 80022c0:	6238      	str	r0, [r7, #32]
  uint32_t lChannelSpace  = SpiritRadioGetChannelSpace();
 80022c2:	f000 ffc1 	bl	8003248 <SpiritRadioGetChannelSpace>
 80022c6:	61f8      	str	r0, [r7, #28]
  uint8_t cChannelNum = SpiritRadioGetChannel();
 80022c8:	f000 ffa6 	bl	8003218 <SpiritRadioGetChannel>
 80022cc:	4603      	mov	r3, r0
 80022ce:	76fb      	strb	r3, [r7, #27]
  
  /* Calculates the channel center frequency */
  Fc = lFBase + FOffset + lChannelSpace*cChannelNum;
 80022d0:	6a3a      	ldr	r2, [r7, #32]
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	441a      	add	r2, r3
 80022d6:	7efb      	ldrb	r3, [r7, #27]
 80022d8:	69f9      	ldr	r1, [r7, #28]
 80022da:	fb01 f303 	mul.w	r3, r1, r3
 80022de:	4413      	add	r3, r2
 80022e0:	617b      	str	r3, [r7, #20]
  
  /* Reads the reference divider */
  uint8_t cRefDiv = (uint8_t)SpiritRadioGetRefDiv()+1;
 80022e2:	f001 fdbd 	bl	8003e60 <SpiritRadioGetRefDiv>
 80022e6:	4603      	mov	r3, r0
 80022e8:	3301      	adds	r3, #1
 80022ea:	74fb      	strb	r3, [r7, #19]
  
  switch(band)
 80022ec:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80022f0:	2b03      	cmp	r3, #3
 80022f2:	d83a      	bhi.n	800236a <SpiritManagementSetFrequencyBase+0x106>
 80022f4:	a201      	add	r2, pc, #4	; (adr r2, 80022fc <SpiritManagementSetFrequencyBase+0x98>)
 80022f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80022fa:	bf00      	nop
 80022fc:	08002355 	.word	0x08002355
 8002300:	0800233d 	.word	0x0800233d
 8002304:	08002325 	.word	0x08002325
 8002308:	0800230d 	.word	0x0800230d
  {
  case VERY_LOW_BAND:
    if(Fc<161281250)
 800230c:	697b      	ldr	r3, [r7, #20]
 800230e:	4a4f      	ldr	r2, [pc, #316]	; (800244c <SpiritManagementSetFrequencyBase+0x1e8>)
 8002310:	4293      	cmp	r3, r2
 8002312:	d803      	bhi.n	800231c <SpiritManagementSetFrequencyBase+0xb8>
    {
      SpiritCalibrationSelectVco(VCO_L);
 8002314:	2000      	movs	r0, #0
 8002316:	f7ff fe47 	bl	8001fa8 <SpiritCalibrationSelectVco>
    }
    else
    {
      SpiritCalibrationSelectVco(VCO_H);
    }
    break;
 800231a:	e026      	b.n	800236a <SpiritManagementSetFrequencyBase+0x106>
      SpiritCalibrationSelectVco(VCO_H);
 800231c:	2001      	movs	r0, #1
 800231e:	f7ff fe43 	bl	8001fa8 <SpiritCalibrationSelectVco>
    break;
 8002322:	e022      	b.n	800236a <SpiritManagementSetFrequencyBase+0x106>
    
  case LOW_BAND:
    if(Fc<322562500)
 8002324:	697b      	ldr	r3, [r7, #20]
 8002326:	4a4a      	ldr	r2, [pc, #296]	; (8002450 <SpiritManagementSetFrequencyBase+0x1ec>)
 8002328:	4293      	cmp	r3, r2
 800232a:	d803      	bhi.n	8002334 <SpiritManagementSetFrequencyBase+0xd0>
    {
      SpiritCalibrationSelectVco(VCO_L);
 800232c:	2000      	movs	r0, #0
 800232e:	f7ff fe3b 	bl	8001fa8 <SpiritCalibrationSelectVco>
    }
    else
    {
      SpiritCalibrationSelectVco(VCO_H);
    }
    break;
 8002332:	e01a      	b.n	800236a <SpiritManagementSetFrequencyBase+0x106>
      SpiritCalibrationSelectVco(VCO_H);
 8002334:	2001      	movs	r0, #1
 8002336:	f7ff fe37 	bl	8001fa8 <SpiritCalibrationSelectVco>
    break;
 800233a:	e016      	b.n	800236a <SpiritManagementSetFrequencyBase+0x106>
    
  case MIDDLE_BAND:
    if(Fc<430083334)
 800233c:	697b      	ldr	r3, [r7, #20]
 800233e:	4a45      	ldr	r2, [pc, #276]	; (8002454 <SpiritManagementSetFrequencyBase+0x1f0>)
 8002340:	4293      	cmp	r3, r2
 8002342:	d803      	bhi.n	800234c <SpiritManagementSetFrequencyBase+0xe8>
    {
      SpiritCalibrationSelectVco(VCO_L);
 8002344:	2000      	movs	r0, #0
 8002346:	f7ff fe2f 	bl	8001fa8 <SpiritCalibrationSelectVco>
    }
    else
    {
      SpiritCalibrationSelectVco(VCO_H);
    }
    break;
 800234a:	e00e      	b.n	800236a <SpiritManagementSetFrequencyBase+0x106>
      SpiritCalibrationSelectVco(VCO_H);
 800234c:	2001      	movs	r0, #1
 800234e:	f7ff fe2b 	bl	8001fa8 <SpiritCalibrationSelectVco>
    break;
 8002352:	e00a      	b.n	800236a <SpiritManagementSetFrequencyBase+0x106>
    
  case HIGH_BAND:
    if(Fc<860166667)
 8002354:	697b      	ldr	r3, [r7, #20]
 8002356:	4a40      	ldr	r2, [pc, #256]	; (8002458 <SpiritManagementSetFrequencyBase+0x1f4>)
 8002358:	4293      	cmp	r3, r2
 800235a:	d803      	bhi.n	8002364 <SpiritManagementSetFrequencyBase+0x100>
    {
      SpiritCalibrationSelectVco(VCO_L);
 800235c:	2000      	movs	r0, #0
 800235e:	f7ff fe23 	bl	8001fa8 <SpiritCalibrationSelectVco>
 8002362:	e002      	b.n	800236a <SpiritManagementSetFrequencyBase+0x106>
    }
    else
    {
      SpiritCalibrationSelectVco(VCO_H);
 8002364:	2001      	movs	r0, #1
 8002366:	f7ff fe1f 	bl	8001fa8 <SpiritCalibrationSelectVco>
    }
  }
  
  /* Search the VCO charge pump word and set the corresponding register */
  wcp = SpiritRadioSearchWCP(Fc);
 800236a:	6978      	ldr	r0, [r7, #20]
 800236c:	f000 fe6c 	bl	8003048 <SpiritRadioSearchWCP>
 8002370:	4603      	mov	r3, r0
 8002372:	74bb      	strb	r3, [r7, #18]
  
  synthWord = (uint32_t)(lFBase*(((double)(FBASE_DIVIDER*cRefDiv*s_vectcBHalfFactor[band]))/SpiritRadioGetXtalFrequency()));
 8002374:	6878      	ldr	r0, [r7, #4]
 8002376:	f7fe f835 	bl	80003e4 <__aeabi_ui2d>
 800237a:	4604      	mov	r4, r0
 800237c:	460d      	mov	r5, r1
 800237e:	7cfb      	ldrb	r3, [r7, #19]
 8002380:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8002384:	4935      	ldr	r1, [pc, #212]	; (800245c <SpiritManagementSetFrequencyBase+0x1f8>)
 8002386:	5c8a      	ldrb	r2, [r1, r2]
 8002388:	fb02 f303 	mul.w	r3, r2, r3
 800238c:	049b      	lsls	r3, r3, #18
 800238e:	4618      	mov	r0, r3
 8002390:	f7fe f838 	bl	8000404 <__aeabi_i2d>
 8002394:	4680      	mov	r8, r0
 8002396:	4689      	mov	r9, r1
 8002398:	f001 fdd6 	bl	8003f48 <SpiritRadioGetXtalFrequency>
 800239c:	4603      	mov	r3, r0
 800239e:	4618      	mov	r0, r3
 80023a0:	f7fe f820 	bl	80003e4 <__aeabi_ui2d>
 80023a4:	4602      	mov	r2, r0
 80023a6:	460b      	mov	r3, r1
 80023a8:	4640      	mov	r0, r8
 80023aa:	4649      	mov	r1, r9
 80023ac:	f7fe f9be 	bl	800072c <__aeabi_ddiv>
 80023b0:	4602      	mov	r2, r0
 80023b2:	460b      	mov	r3, r1
 80023b4:	4620      	mov	r0, r4
 80023b6:	4629      	mov	r1, r5
 80023b8:	f7fe f88e 	bl	80004d8 <__aeabi_dmul>
 80023bc:	4602      	mov	r2, r0
 80023be:	460b      	mov	r3, r1
 80023c0:	4610      	mov	r0, r2
 80023c2:	4619      	mov	r1, r3
 80023c4:	f7fe fb60 	bl	8000a88 <__aeabi_d2uiz>
 80023c8:	4603      	mov	r3, r0
 80023ca:	60fb      	str	r3, [r7, #12]
  
  /* Build the array of registers values for the analog part */
  anaRadioRegArray[0] = (uint8_t)(((synthWord>>21)&(0x0000001F))|(wcp<<5));
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	0d5b      	lsrs	r3, r3, #21
 80023d0:	b2db      	uxtb	r3, r3
 80023d2:	f003 031f 	and.w	r3, r3, #31
 80023d6:	b2da      	uxtb	r2, r3
 80023d8:	7cbb      	ldrb	r3, [r7, #18]
 80023da:	015b      	lsls	r3, r3, #5
 80023dc:	b2db      	uxtb	r3, r3
 80023de:	4313      	orrs	r3, r2
 80023e0:	b2db      	uxtb	r3, r3
 80023e2:	723b      	strb	r3, [r7, #8]
  anaRadioRegArray[1] = (uint8_t)((synthWord>>13)&(0x000000FF));
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	0b5b      	lsrs	r3, r3, #13
 80023e8:	b2db      	uxtb	r3, r3
 80023ea:	727b      	strb	r3, [r7, #9]
  anaRadioRegArray[2] = (uint8_t)((synthWord>>5)&(0x000000FF));
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	095b      	lsrs	r3, r3, #5
 80023f0:	b2db      	uxtb	r3, r3
 80023f2:	72bb      	strb	r3, [r7, #10]
  anaRadioRegArray[3] = (uint8_t)(((synthWord&0x0000001F)<<3)| s_vectcBandRegValue[band]);
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	b2db      	uxtb	r3, r3
 80023f8:	00db      	lsls	r3, r3, #3
 80023fa:	b2da      	uxtb	r2, r3
 80023fc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002400:	4917      	ldr	r1, [pc, #92]	; (8002460 <SpiritManagementSetFrequencyBase+0x1fc>)
 8002402:	5ccb      	ldrb	r3, [r1, r3]
 8002404:	4313      	orrs	r3, r2
 8002406:	b2db      	uxtb	r3, r3
 8002408:	72fb      	strb	r3, [r7, #11]
  
  /* Configures the needed Analog Radio registers */
  g_xStatus = SpiritSpiWriteRegisters(SYNT3_BASE, 4, anaRadioRegArray);
 800240a:	f107 0308 	add.w	r3, r7, #8
 800240e:	461a      	mov	r2, r3
 8002410:	2104      	movs	r1, #4
 8002412:	2008      	movs	r0, #8
 8002414:	f001 fe44 	bl	80040a0 <RadioSpiWriteRegisters>
 8002418:	4602      	mov	r2, r0
 800241a:	4b12      	ldr	r3, [pc, #72]	; (8002464 <SpiritManagementSetFrequencyBase+0x200>)
 800241c:	b212      	sxth	r2, r2
 800241e:	4611      	mov	r1, r2
 8002420:	7019      	strb	r1, [r3, #0]
 8002422:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8002426:	705a      	strb	r2, [r3, #1]
}
 8002428:	bf00      	nop
 800242a:	3728      	adds	r7, #40	; 0x28
 800242c:	46bd      	mov	sp, r7
 800242e:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8002432:	bf00      	nop
 8002434:	2e5f5680 	.word	0x2e5f5680
 8002438:	390c2fe0 	.word	0x390c2fe0
 800243c:	1701e47f 	.word	0x1701e47f
 8002440:	1c146a60 	.word	0x1c146a60
 8002444:	11d260bf 	.word	0x11d260bf
 8002448:	14ced7e0 	.word	0x14ced7e0
 800244c:	099cf4e1 	.word	0x099cf4e1
 8002450:	1339e9c3 	.word	0x1339e9c3
 8002454:	19a28d05 	.word	0x19a28d05
 8002458:	33451a0a 	.word	0x33451a0a
 800245c:	0800a144 	.word	0x0800a144
 8002460:	0800a140 	.word	0x0800a140
 8002464:	2000031c 	.word	0x2000031c

08002468 <SpiritManagementWaVcoCalibration>:

uint8_t SpiritManagementWaVcoCalibration(void)
{
 8002468:	b580      	push	{r7, lr}
 800246a:	b084      	sub	sp, #16
 800246c:	af00      	add	r7, sp, #0
  uint8_t s_cVcoWordRx;
  uint8_t s_cVcoWordTx;
  uint32_t nFreq;
  uint8_t cRestore = 0;
 800246e:	2300      	movs	r3, #0
 8002470:	73fb      	strb	r3, [r7, #15]
  uint8_t cStandby = 0;
 8002472:	2300      	movs	r3, #0
 8002474:	73bb      	strb	r3, [r7, #14]
  uint32_t xtal_frequency = SpiritRadioGetXtalFrequency();
 8002476:	f001 fd67 	bl	8003f48 <SpiritRadioGetXtalFrequency>
 800247a:	60b8      	str	r0, [r7, #8]
  uint8_t nLockwon=0;
 800247c:	2300      	movs	r3, #0
 800247e:	737b      	strb	r3, [r7, #13]
  
  /* Enable the reference divider if the XTAL is between 48 and 52 MHz */
  if(xtal_frequency>DOUBLE_XTAL_THR)
 8002480:	68bb      	ldr	r3, [r7, #8]
 8002482:	4a57      	ldr	r2, [pc, #348]	; (80025e0 <SpiritManagementWaVcoCalibration+0x178>)
 8002484:	4293      	cmp	r3, r2
 8002486:	d90f      	bls.n	80024a8 <SpiritManagementWaVcoCalibration+0x40>
  {
    if(!SpiritRadioGetRefDiv())
 8002488:	f001 fcea 	bl	8003e60 <SpiritRadioGetRefDiv>
 800248c:	4603      	mov	r3, r0
 800248e:	2b00      	cmp	r3, #0
 8002490:	d10a      	bne.n	80024a8 <SpiritManagementWaVcoCalibration+0x40>
    {
      cRestore = 1;
 8002492:	2301      	movs	r3, #1
 8002494:	73fb      	strb	r3, [r7, #15]
      nFreq = SpiritRadioGetFrequencyBase();
 8002496:	f001 f859 	bl	800354c <SpiritRadioGetFrequencyBase>
 800249a:	6078      	str	r0, [r7, #4]
      SpiritRadioSetRefDiv(S_ENABLE);
 800249c:	2001      	movs	r0, #1
 800249e:	f001 fcaf 	bl	8003e00 <SpiritRadioSetRefDiv>
      SpiritManagementSetFrequencyBase(nFreq);
 80024a2:	6878      	ldr	r0, [r7, #4]
 80024a4:	f7ff fede 	bl	8002264 <SpiritManagementSetFrequencyBase>
    }
  }
  nFreq = SpiritRadioGetFrequencyBase();
 80024a8:	f001 f850 	bl	800354c <SpiritRadioGetFrequencyBase>
 80024ac:	6078      	str	r0, [r7, #4]
  
  /* Increase the VCO current */
  uint8_t tmp = 0x25; SpiritSpiWriteRegisters(0xA1,1,&tmp);
 80024ae:	2325      	movs	r3, #37	; 0x25
 80024b0:	707b      	strb	r3, [r7, #1]
 80024b2:	1c7b      	adds	r3, r7, #1
 80024b4:	461a      	mov	r2, r3
 80024b6:	2101      	movs	r1, #1
 80024b8:	20a1      	movs	r0, #161	; 0xa1
 80024ba:	f001 fdf1 	bl	80040a0 <RadioSpiWriteRegisters>
  
  SpiritCalibrationVco(S_ENABLE);
 80024be:	2001      	movs	r0, #1
 80024c0:	f7ff fcb6 	bl	8001e30 <SpiritCalibrationVco>
  
  SpiritRefreshStatus();
 80024c4:	f001 fdba 	bl	800403c <SpiritRefreshStatus>
  if(g_xStatus.MC_STATE == MC_STATE_STANDBY)
 80024c8:	4b46      	ldr	r3, [pc, #280]	; (80025e4 <SpiritManagementWaVcoCalibration+0x17c>)
 80024ca:	781b      	ldrb	r3, [r3, #0]
 80024cc:	f3c3 0346 	ubfx	r3, r3, #1, #7
 80024d0:	b2db      	uxtb	r3, r3
 80024d2:	2b40      	cmp	r3, #64	; 0x40
 80024d4:	d10d      	bne.n	80024f2 <SpiritManagementWaVcoCalibration+0x8a>
  {
    cStandby = 1;
 80024d6:	2301      	movs	r3, #1
 80024d8:	73bb      	strb	r3, [r7, #14]
    SpiritCmdStrobeReady();
 80024da:	2062      	movs	r0, #98	; 0x62
 80024dc:	f7ff fd8e 	bl	8001ffc <SpiritCmdStrobeCommand>
    do{
      SpiritRefreshStatus();
 80024e0:	f001 fdac 	bl	800403c <SpiritRefreshStatus>
      
    }while(g_xStatus.MC_STATE != MC_STATE_READY); 
 80024e4:	4b3f      	ldr	r3, [pc, #252]	; (80025e4 <SpiritManagementWaVcoCalibration+0x17c>)
 80024e6:	781b      	ldrb	r3, [r3, #0]
 80024e8:	f3c3 0346 	ubfx	r3, r3, #1, #7
 80024ec:	b2db      	uxtb	r3, r3
 80024ee:	2b03      	cmp	r3, #3
 80024f0:	d1f6      	bne.n	80024e0 <SpiritManagementWaVcoCalibration+0x78>
  }
  
  SpiritCmdStrobeLockTx();
 80024f2:	2066      	movs	r0, #102	; 0x66
 80024f4:	f7ff fd82 	bl	8001ffc <SpiritCmdStrobeCommand>
  
  nLockwon=0;
 80024f8:	2300      	movs	r3, #0
 80024fa:	737b      	strb	r3, [r7, #13]
  do{
    SpiritRefreshStatus();
 80024fc:	f001 fd9e 	bl	800403c <SpiritRefreshStatus>
    if(g_xStatus.MC_STATE == MC_STATE_LOCKWON)
 8002500:	4b38      	ldr	r3, [pc, #224]	; (80025e4 <SpiritManagementWaVcoCalibration+0x17c>)
 8002502:	781b      	ldrb	r3, [r3, #0]
 8002504:	f3c3 0346 	ubfx	r3, r3, #1, #7
 8002508:	b2db      	uxtb	r3, r3
 800250a:	2b13      	cmp	r3, #19
 800250c:	d106      	bne.n	800251c <SpiritManagementWaVcoCalibration+0xb4>
    {
      if(nLockwon++==5) return 1;
 800250e:	7b7b      	ldrb	r3, [r7, #13]
 8002510:	1c5a      	adds	r2, r3, #1
 8002512:	737a      	strb	r2, [r7, #13]
 8002514:	2b05      	cmp	r3, #5
 8002516:	d101      	bne.n	800251c <SpiritManagementWaVcoCalibration+0xb4>
 8002518:	2301      	movs	r3, #1
 800251a:	e05d      	b.n	80025d8 <SpiritManagementWaVcoCalibration+0x170>
    }
  }while(g_xStatus.MC_STATE != MC_STATE_LOCK);
 800251c:	4b31      	ldr	r3, [pc, #196]	; (80025e4 <SpiritManagementWaVcoCalibration+0x17c>)
 800251e:	781b      	ldrb	r3, [r3, #0]
 8002520:	f3c3 0346 	ubfx	r3, r3, #1, #7
 8002524:	b2db      	uxtb	r3, r3
 8002526:	2b0f      	cmp	r3, #15
 8002528:	d1e8      	bne.n	80024fc <SpiritManagementWaVcoCalibration+0x94>
    
  s_cVcoWordTx = SpiritCalibrationGetVcoCalData();
 800252a:	f7ff fcb9 	bl	8001ea0 <SpiritCalibrationGetVcoCalData>
 800252e:	4603      	mov	r3, r0
 8002530:	70fb      	strb	r3, [r7, #3]
  
  SpiritCmdStrobeReady();
 8002532:	2062      	movs	r0, #98	; 0x62
 8002534:	f7ff fd62 	bl	8001ffc <SpiritCmdStrobeCommand>
  
  do{
    SpiritRefreshStatus();
 8002538:	f001 fd80 	bl	800403c <SpiritRefreshStatus>
  }while(g_xStatus.MC_STATE != MC_STATE_READY); 
 800253c:	4b29      	ldr	r3, [pc, #164]	; (80025e4 <SpiritManagementWaVcoCalibration+0x17c>)
 800253e:	781b      	ldrb	r3, [r3, #0]
 8002540:	f3c3 0346 	ubfx	r3, r3, #1, #7
 8002544:	b2db      	uxtb	r3, r3
 8002546:	2b03      	cmp	r3, #3
 8002548:	d1f6      	bne.n	8002538 <SpiritManagementWaVcoCalibration+0xd0>
  
    
  SpiritCmdStrobeLockRx();
 800254a:	2065      	movs	r0, #101	; 0x65
 800254c:	f7ff fd56 	bl	8001ffc <SpiritCmdStrobeCommand>
  
  nLockwon=0;
 8002550:	2300      	movs	r3, #0
 8002552:	737b      	strb	r3, [r7, #13]
  do{
    SpiritRefreshStatus();
 8002554:	f001 fd72 	bl	800403c <SpiritRefreshStatus>
    if(g_xStatus.MC_STATE == MC_STATE_LOCKWON)
 8002558:	4b22      	ldr	r3, [pc, #136]	; (80025e4 <SpiritManagementWaVcoCalibration+0x17c>)
 800255a:	781b      	ldrb	r3, [r3, #0]
 800255c:	f3c3 0346 	ubfx	r3, r3, #1, #7
 8002560:	b2db      	uxtb	r3, r3
 8002562:	2b13      	cmp	r3, #19
 8002564:	d106      	bne.n	8002574 <SpiritManagementWaVcoCalibration+0x10c>
    {
      if(nLockwon++==5) return 1;
 8002566:	7b7b      	ldrb	r3, [r7, #13]
 8002568:	1c5a      	adds	r2, r3, #1
 800256a:	737a      	strb	r2, [r7, #13]
 800256c:	2b05      	cmp	r3, #5
 800256e:	d101      	bne.n	8002574 <SpiritManagementWaVcoCalibration+0x10c>
 8002570:	2301      	movs	r3, #1
 8002572:	e031      	b.n	80025d8 <SpiritManagementWaVcoCalibration+0x170>
    }
  }while(g_xStatus.MC_STATE != MC_STATE_LOCK);
 8002574:	4b1b      	ldr	r3, [pc, #108]	; (80025e4 <SpiritManagementWaVcoCalibration+0x17c>)
 8002576:	781b      	ldrb	r3, [r3, #0]
 8002578:	f3c3 0346 	ubfx	r3, r3, #1, #7
 800257c:	b2db      	uxtb	r3, r3
 800257e:	2b0f      	cmp	r3, #15
 8002580:	d1e8      	bne.n	8002554 <SpiritManagementWaVcoCalibration+0xec>
  
  s_cVcoWordRx = SpiritCalibrationGetVcoCalData();
 8002582:	f7ff fc8d 	bl	8001ea0 <SpiritCalibrationGetVcoCalData>
 8002586:	4603      	mov	r3, r0
 8002588:	70bb      	strb	r3, [r7, #2]
  
  SpiritCmdStrobeReady();
 800258a:	2062      	movs	r0, #98	; 0x62
 800258c:	f7ff fd36 	bl	8001ffc <SpiritCmdStrobeCommand>
  
  do{
    SpiritRefreshStatus();
 8002590:	f001 fd54 	bl	800403c <SpiritRefreshStatus>
   
  }while(g_xStatus.MC_STATE != MC_STATE_READY);
 8002594:	4b13      	ldr	r3, [pc, #76]	; (80025e4 <SpiritManagementWaVcoCalibration+0x17c>)
 8002596:	781b      	ldrb	r3, [r3, #0]
 8002598:	f3c3 0346 	ubfx	r3, r3, #1, #7
 800259c:	b2db      	uxtb	r3, r3
 800259e:	2b03      	cmp	r3, #3
 80025a0:	d1f6      	bne.n	8002590 <SpiritManagementWaVcoCalibration+0x128>
  
  if(cStandby == 1)
 80025a2:	7bbb      	ldrb	r3, [r7, #14]
 80025a4:	2b01      	cmp	r3, #1
 80025a6:	d102      	bne.n	80025ae <SpiritManagementWaVcoCalibration+0x146>
  {
    SpiritCmdStrobeStandby();    
 80025a8:	2063      	movs	r0, #99	; 0x63
 80025aa:	f7ff fd27 	bl	8001ffc <SpiritCmdStrobeCommand>
  }
  SpiritCalibrationVco(S_DISABLE);
 80025ae:	2000      	movs	r0, #0
 80025b0:	f7ff fc3e 	bl	8001e30 <SpiritCalibrationVco>
  
  /* Disable the reference divider if the XTAL is between 48 and 52 MHz */
  if(cRestore)
 80025b4:	7bfb      	ldrb	r3, [r7, #15]
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d005      	beq.n	80025c6 <SpiritManagementWaVcoCalibration+0x15e>
  {
    SpiritRadioSetRefDiv(S_DISABLE);    
 80025ba:	2000      	movs	r0, #0
 80025bc:	f001 fc20 	bl	8003e00 <SpiritRadioSetRefDiv>
    SpiritManagementSetFrequencyBase(nFreq);
 80025c0:	6878      	ldr	r0, [r7, #4]
 80025c2:	f7ff fe4f 	bl	8002264 <SpiritManagementSetFrequencyBase>
  }
  
  
  SpiritCalibrationSetVcoCalDataTx(s_cVcoWordTx);
 80025c6:	78fb      	ldrb	r3, [r7, #3]
 80025c8:	4618      	mov	r0, r3
 80025ca:	f7ff fc85 	bl	8001ed8 <SpiritCalibrationSetVcoCalDataTx>
  SpiritCalibrationSetVcoCalDataRx(s_cVcoWordRx);
 80025ce:	78bb      	ldrb	r3, [r7, #2]
 80025d0:	4618      	mov	r0, r3
 80025d2:	f7ff fcb5 	bl	8001f40 <SpiritCalibrationSetVcoCalDataRx>
  
  return 0;
 80025d6:	2300      	movs	r3, #0
}
 80025d8:	4618      	mov	r0, r3
 80025da:	3710      	adds	r7, #16
 80025dc:	46bd      	mov	sp, r7
 80025de:	bd80      	pop	{r7, pc}
 80025e0:	01c9c380 	.word	0x01c9c380
 80025e4:	2000031c 	.word	0x2000031c

080025e8 <SpiritManagementWaCmdStrobeTx>:


void SpiritManagementWaCmdStrobeTx(void)
{
 80025e8:	b580      	push	{r7, lr}
 80025ea:	b082      	sub	sp, #8
 80025ec:	af00      	add	r7, sp, #0
  if(s_cCommunicationState != COMMUNICATION_STATE_TX)
 80025ee:	4b16      	ldr	r3, [pc, #88]	; (8002648 <SpiritManagementWaCmdStrobeTx+0x60>)
 80025f0:	781b      	ldrb	r3, [r3, #0]
 80025f2:	b2db      	uxtb	r3, r3
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d023      	beq.n	8002640 <SpiritManagementWaCmdStrobeTx+0x58>
  {
    //uint32_t xtal_frequency = SpiritRadioGetXtalFrequency();
    
    /* To achive the max output power */
    if(s_nDesiredFrequency>=150000000 && s_nDesiredFrequency<=470000000)
 80025f8:	4b14      	ldr	r3, [pc, #80]	; (800264c <SpiritManagementWaCmdStrobeTx+0x64>)
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	4a14      	ldr	r2, [pc, #80]	; (8002650 <SpiritManagementWaCmdStrobeTx+0x68>)
 80025fe:	4293      	cmp	r3, r2
 8002600:	d908      	bls.n	8002614 <SpiritManagementWaCmdStrobeTx+0x2c>
 8002602:	4b12      	ldr	r3, [pc, #72]	; (800264c <SpiritManagementWaCmdStrobeTx+0x64>)
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	4a13      	ldr	r2, [pc, #76]	; (8002654 <SpiritManagementWaCmdStrobeTx+0x6c>)
 8002608:	4293      	cmp	r3, r2
 800260a:	d803      	bhi.n	8002614 <SpiritManagementWaCmdStrobeTx+0x2c>
    {
      /* Optimal setting for Tx mode only */
      SpiritRadioSetPACwc(LOAD_3_6_PF);
 800260c:	20c0      	movs	r0, #192	; 0xc0
 800260e:	f001 fb6d 	bl	8003cec <SpiritRadioSetPACwc>
 8002612:	e002      	b.n	800261a <SpiritManagementWaCmdStrobeTx+0x32>
    }
    else
    {
      /* Optimal setting for Tx mode only */
      SpiritRadioSetPACwc(LOAD_0_PF);
 8002614:	2000      	movs	r0, #0
 8002616:	f001 fb69 	bl	8003cec <SpiritRadioSetPACwc>
    }
    
    uint8_t tmp = 0x11; SpiritSpiWriteRegisters(0xa9, 1, &tmp); /* Enable VCO_L buffer */
 800261a:	2311      	movs	r3, #17
 800261c:	71fb      	strb	r3, [r7, #7]
 800261e:	1dfb      	adds	r3, r7, #7
 8002620:	461a      	mov	r2, r3
 8002622:	2101      	movs	r1, #1
 8002624:	20a9      	movs	r0, #169	; 0xa9
 8002626:	f001 fd3b 	bl	80040a0 <RadioSpiWriteRegisters>
    tmp = 0x20; SpiritSpiWriteRegisters(PM_CONFIG1_BASE, 1, &tmp); /* Set SMPS switching frequency */
 800262a:	2320      	movs	r3, #32
 800262c:	71fb      	strb	r3, [r7, #7]
 800262e:	1dfb      	adds	r3, r7, #7
 8002630:	461a      	mov	r2, r3
 8002632:	2101      	movs	r1, #1
 8002634:	20a5      	movs	r0, #165	; 0xa5
 8002636:	f001 fd33 	bl	80040a0 <RadioSpiWriteRegisters>
    
    s_cCommunicationState = COMMUNICATION_STATE_TX;
 800263a:	4b03      	ldr	r3, [pc, #12]	; (8002648 <SpiritManagementWaCmdStrobeTx+0x60>)
 800263c:	2200      	movs	r2, #0
 800263e:	701a      	strb	r2, [r3, #0]
  }
}
 8002640:	bf00      	nop
 8002642:	3708      	adds	r7, #8
 8002644:	46bd      	mov	sp, r7
 8002646:	bd80      	pop	{r7, pc}
 8002648:	2000000c 	.word	0x2000000c
 800264c:	20000314 	.word	0x20000314
 8002650:	08f0d17f 	.word	0x08f0d17f
 8002654:	1c03a180 	.word	0x1c03a180

08002658 <SpiritManagementWaCmdStrobeRx>:


void SpiritManagementWaCmdStrobeRx(void)
{
 8002658:	b580      	push	{r7, lr}
 800265a:	b082      	sub	sp, #8
 800265c:	af00      	add	r7, sp, #0
  if(s_cCommunicationState != COMMUNICATION_STATE_RX)
 800265e:	4b0b      	ldr	r3, [pc, #44]	; (800268c <SpiritManagementWaCmdStrobeRx+0x34>)
 8002660:	781b      	ldrb	r3, [r3, #0]
 8002662:	b2db      	uxtb	r3, r3
 8002664:	2b01      	cmp	r3, #1
 8002666:	d00d      	beq.n	8002684 <SpiritManagementWaCmdStrobeRx+0x2c>
  {    
    uint8_t tmp = 0x98; SpiritSpiWriteRegisters(PM_CONFIG1_BASE, 1, &tmp); /* Set SMPS switching frequency */    
 8002668:	2398      	movs	r3, #152	; 0x98
 800266a:	71fb      	strb	r3, [r7, #7]
 800266c:	1dfb      	adds	r3, r7, #7
 800266e:	461a      	mov	r2, r3
 8002670:	2101      	movs	r1, #1
 8002672:	20a5      	movs	r0, #165	; 0xa5
 8002674:	f001 fd14 	bl	80040a0 <RadioSpiWriteRegisters>
    SpiritRadioSetPACwc(LOAD_0_PF); /* Set the correct CWC parameter */
 8002678:	2000      	movs	r0, #0
 800267a:	f001 fb37 	bl	8003cec <SpiritRadioSetPACwc>
    
    s_cCommunicationState = COMMUNICATION_STATE_RX;
 800267e:	4b03      	ldr	r3, [pc, #12]	; (800268c <SpiritManagementWaCmdStrobeRx+0x34>)
 8002680:	2201      	movs	r2, #1
 8002682:	701a      	strb	r2, [r3, #0]
  }
}
 8002684:	bf00      	nop
 8002686:	3708      	adds	r7, #8
 8002688:	46bd      	mov	sp, r7
 800268a:	bd80      	pop	{r7, pc}
 800268c:	2000000c 	.word	0x2000000c

08002690 <SpiritManagementWaTRxFcMem>:

void SpiritManagementWaTRxFcMem(uint32_t nDesiredFreq)
{
 8002690:	b480      	push	{r7}
 8002692:	b083      	sub	sp, #12
 8002694:	af00      	add	r7, sp, #0
 8002696:	6078      	str	r0, [r7, #4]
  s_cCommunicationState = COMMUNICATION_STATE_NONE;
 8002698:	4b05      	ldr	r3, [pc, #20]	; (80026b0 <SpiritManagementWaTRxFcMem+0x20>)
 800269a:	2202      	movs	r2, #2
 800269c:	701a      	strb	r2, [r3, #0]
  s_nDesiredFrequency = nDesiredFreq;
 800269e:	4a05      	ldr	r2, [pc, #20]	; (80026b4 <SpiritManagementWaTRxFcMem+0x24>)
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	6013      	str	r3, [r2, #0]
}
 80026a4:	bf00      	nop
 80026a6:	370c      	adds	r7, #12
 80026a8:	46bd      	mov	sp, r7
 80026aa:	bc80      	pop	{r7}
 80026ac:	4770      	bx	lr
 80026ae:	bf00      	nop
 80026b0:	2000000c 	.word	0x2000000c
 80026b4:	20000314 	.word	0x20000314

080026b8 <SpiritManagementWaExtraCurrent>:


void SpiritManagementWaExtraCurrent(void)
{          
 80026b8:	b580      	push	{r7, lr}
 80026ba:	b082      	sub	sp, #8
 80026bc:	af00      	add	r7, sp, #0
  uint8_t tmp= 0xCA;SpiritSpiWriteRegisters(0xB2, 1, &tmp); 
 80026be:	23ca      	movs	r3, #202	; 0xca
 80026c0:	71fb      	strb	r3, [r7, #7]
 80026c2:	1dfb      	adds	r3, r7, #7
 80026c4:	461a      	mov	r2, r3
 80026c6:	2101      	movs	r1, #1
 80026c8:	20b2      	movs	r0, #178	; 0xb2
 80026ca:	f001 fce9 	bl	80040a0 <RadioSpiWriteRegisters>
  tmp= 0x04;SpiritSpiWriteRegisters(0xA8, 1, &tmp); 
 80026ce:	2304      	movs	r3, #4
 80026d0:	71fb      	strb	r3, [r7, #7]
 80026d2:	1dfb      	adds	r3, r7, #7
 80026d4:	461a      	mov	r2, r3
 80026d6:	2101      	movs	r1, #1
 80026d8:	20a8      	movs	r0, #168	; 0xa8
 80026da:	f001 fce1 	bl	80040a0 <RadioSpiWriteRegisters>
  /* just a read to loose some microsecs more */
  SpiritSpiReadRegisters(0xA8, 1, &tmp);
 80026de:	1dfb      	adds	r3, r7, #7
 80026e0:	461a      	mov	r2, r3
 80026e2:	2101      	movs	r1, #1
 80026e4:	20a8      	movs	r0, #168	; 0xa8
 80026e6:	f001 fd27 	bl	8004138 <RadioSpiReadRegisters>
  tmp= 0x00;SpiritSpiWriteRegisters(0xA8, 1, &tmp); 
 80026ea:	2300      	movs	r3, #0
 80026ec:	71fb      	strb	r3, [r7, #7]
 80026ee:	1dfb      	adds	r3, r7, #7
 80026f0:	461a      	mov	r2, r3
 80026f2:	2101      	movs	r1, #1
 80026f4:	20a8      	movs	r0, #168	; 0xa8
 80026f6:	f001 fcd3 	bl	80040a0 <RadioSpiWriteRegisters>
}
 80026fa:	bf00      	nop
 80026fc:	3708      	adds	r7, #8
 80026fe:	46bd      	mov	sp, r7
 8002700:	bd80      	pop	{r7, pc}
	...

08002704 <SpiritPktBasicInit>:
 * @param  pxPktBasicInit Basic packet init structure.
 *         This parameter is a pointer to @ref PktBasicInit.
 * @retval None.
 */
void SpiritPktBasicInit(PktBasicInit* pxPktBasicInit)
{
 8002704:	b580      	push	{r7, lr}
 8002706:	b084      	sub	sp, #16
 8002708:	af00      	add	r7, sp, #0
 800270a:	6078      	str	r0, [r7, #4]
  s_assert_param(IS_SPIRIT_FUNCTIONAL_STATE(pxPktBasicInit->xFec));
  s_assert_param(IS_SPIRIT_FUNCTIONAL_STATE(pxPktBasicInit->xDataWhitening));
  s_assert_param(IS_BASIC_CONTROL_LENGTH(pxPktBasicInit->xControlLength));

  /* Reads the PROTOCOL1 register */
  g_xStatus = SpiritSpiReadRegisters(PROTOCOL1_BASE, 1, &tempRegValue[0]);
 800270c:	f107 0308 	add.w	r3, r7, #8
 8002710:	461a      	mov	r2, r3
 8002712:	2101      	movs	r1, #1
 8002714:	2051      	movs	r0, #81	; 0x51
 8002716:	f001 fd0f 	bl	8004138 <RadioSpiReadRegisters>
 800271a:	4602      	mov	r2, r0
 800271c:	4b63      	ldr	r3, [pc, #396]	; (80028ac <SpiritPktBasicInit+0x1a8>)
 800271e:	b212      	sxth	r2, r2
 8002720:	4611      	mov	r1, r2
 8002722:	7019      	strb	r1, [r3, #0]
 8002724:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8002728:	705a      	strb	r2, [r3, #1]

  /* Mask a reserved bit */
  tempRegValue[0] &= ~0x20;
 800272a:	7a3b      	ldrb	r3, [r7, #8]
 800272c:	f023 0320 	bic.w	r3, r3, #32
 8002730:	b2db      	uxtb	r3, r3
 8002732:	723b      	strb	r3, [r7, #8]

  /* Always set the automatic packet filtering */
  tempRegValue[0] |= PROTOCOL1_AUTO_PCKT_FLT_MASK;
 8002734:	7a3b      	ldrb	r3, [r7, #8]
 8002736:	f043 0301 	orr.w	r3, r3, #1
 800273a:	b2db      	uxtb	r3, r3
 800273c:	723b      	strb	r3, [r7, #8]

  /* Writes the value on register */
  g_xStatus = SpiritSpiWriteRegisters(PROTOCOL1_BASE, 1, &tempRegValue[0]);
 800273e:	f107 0308 	add.w	r3, r7, #8
 8002742:	461a      	mov	r2, r3
 8002744:	2101      	movs	r1, #1
 8002746:	2051      	movs	r0, #81	; 0x51
 8002748:	f001 fcaa 	bl	80040a0 <RadioSpiWriteRegisters>
 800274c:	4602      	mov	r2, r0
 800274e:	4b57      	ldr	r3, [pc, #348]	; (80028ac <SpiritPktBasicInit+0x1a8>)
 8002750:	b212      	sxth	r2, r2
 8002752:	4611      	mov	r1, r2
 8002754:	7019      	strb	r1, [r3, #0]
 8002756:	f3c2 2207 	ubfx	r2, r2, #8, #8
 800275a:	705a      	strb	r2, [r3, #1]

  /* Reads the PCKT_FLT_OPTIONS register */
  g_xStatus = SpiritSpiReadRegisters(PCKT_FLT_OPTIONS_BASE, 1, &tempRegValue[0]);
 800275c:	f107 0308 	add.w	r3, r7, #8
 8002760:	461a      	mov	r2, r3
 8002762:	2101      	movs	r1, #1
 8002764:	204f      	movs	r0, #79	; 0x4f
 8002766:	f001 fce7 	bl	8004138 <RadioSpiReadRegisters>
 800276a:	4602      	mov	r2, r0
 800276c:	4b4f      	ldr	r3, [pc, #316]	; (80028ac <SpiritPktBasicInit+0x1a8>)
 800276e:	b212      	sxth	r2, r2
 8002770:	4611      	mov	r1, r2
 8002772:	7019      	strb	r1, [r3, #0]
 8002774:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8002778:	705a      	strb	r2, [r3, #1]

  /* Always reset the control and source filtering (also if it is not present in basic) */
  tempRegValue[0] &= ~(PCKT_FLT_OPTIONS_SOURCE_FILTERING_MASK | PCKT_FLT_OPTIONS_CONTROL_FILTERING_MASK);
 800277a:	7a3b      	ldrb	r3, [r7, #8]
 800277c:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8002780:	b2db      	uxtb	r3, r3
 8002782:	723b      	strb	r3, [r7, #8]

  /* Writes the value on register */
  g_xStatus = SpiritSpiWriteRegisters(PCKT_FLT_OPTIONS_BASE, 1, &tempRegValue[0]);
 8002784:	f107 0308 	add.w	r3, r7, #8
 8002788:	461a      	mov	r2, r3
 800278a:	2101      	movs	r1, #1
 800278c:	204f      	movs	r0, #79	; 0x4f
 800278e:	f001 fc87 	bl	80040a0 <RadioSpiWriteRegisters>
 8002792:	4602      	mov	r2, r0
 8002794:	4b45      	ldr	r3, [pc, #276]	; (80028ac <SpiritPktBasicInit+0x1a8>)
 8002796:	b212      	sxth	r2, r2
 8002798:	4611      	mov	r1, r2
 800279a:	7019      	strb	r1, [r3, #0]
 800279c:	f3c2 2207 	ubfx	r2, r2, #8, #8
 80027a0:	705a      	strb	r2, [r3, #1]

  if(pxPktBasicInit->xAddressField == S_ENABLE)
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	7b1b      	ldrb	r3, [r3, #12]
 80027a6:	2b01      	cmp	r3, #1
 80027a8:	d102      	bne.n	80027b0 <SpiritPktBasicInit+0xac>
  {
    tempRegValue[0]=0x08;
 80027aa:	2308      	movs	r3, #8
 80027ac:	723b      	strb	r3, [r7, #8]
 80027ae:	e001      	b.n	80027b4 <SpiritPktBasicInit+0xb0>
  }
  else
  {
    tempRegValue[0]=0x00;
 80027b0:	2300      	movs	r3, #0
 80027b2:	723b      	strb	r3, [r7, #8]
  }
  /* Address and control length setting */
  tempRegValue[0] |= ((uint8_t) pxPktBasicInit->xControlLength);
 80027b4:	7a3a      	ldrb	r2, [r7, #8]
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	7adb      	ldrb	r3, [r3, #11]
 80027ba:	4313      	orrs	r3, r2
 80027bc:	b2db      	uxtb	r3, r3
 80027be:	723b      	strb	r3, [r7, #8]

  /* Packet format and width length setting */
  pxPktBasicInit->cPktLengthWidth == 0 ? pxPktBasicInit->cPktLengthWidth=1 : pxPktBasicInit->cPktLengthWidth;
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	7a5b      	ldrb	r3, [r3, #9]
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d102      	bne.n	80027ce <SpiritPktBasicInit+0xca>
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	2201      	movs	r2, #1
 80027cc:	725a      	strb	r2, [r3, #9]
  tempRegValue[1] = ((uint8_t) PCKTCTRL3_PCKT_FRMT_BASIC) | ((uint8_t)(pxPktBasicInit->cPktLengthWidth-1));
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	7a5b      	ldrb	r3, [r3, #9]
 80027d2:	3b01      	subs	r3, #1
 80027d4:	b2db      	uxtb	r3, r3
 80027d6:	727b      	strb	r3, [r7, #9]

  /* Preamble, sync and fixed or variable length setting */
  tempRegValue[2] = ((uint8_t) pxPktBasicInit->xPreambleLength) | ((uint8_t) pxPktBasicInit->xSyncLength) |
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	781a      	ldrb	r2, [r3, #0]
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	785b      	ldrb	r3, [r3, #1]
 80027e0:	4313      	orrs	r3, r2
 80027e2:	b2da      	uxtb	r2, r3
                    ((uint8_t) pxPktBasicInit->xFixVarLength);
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	7a1b      	ldrb	r3, [r3, #8]
  tempRegValue[2] = ((uint8_t) pxPktBasicInit->xPreambleLength) | ((uint8_t) pxPktBasicInit->xSyncLength) |
 80027e8:	4313      	orrs	r3, r2
 80027ea:	b2db      	uxtb	r3, r3
 80027ec:	72bb      	strb	r3, [r7, #10]

  /* CRC length, whitening and FEC setting */
  tempRegValue[3] = (uint8_t) pxPktBasicInit->xCrcMode;
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	7a9b      	ldrb	r3, [r3, #10]
 80027f2:	72fb      	strb	r3, [r7, #11]

  if(pxPktBasicInit->xDataWhitening == S_ENABLE)
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	7b9b      	ldrb	r3, [r3, #14]
 80027f8:	2b01      	cmp	r3, #1
 80027fa:	d104      	bne.n	8002806 <SpiritPktBasicInit+0x102>
  {
     tempRegValue[3] |= PCKTCTRL1_WHIT_MASK;
 80027fc:	7afb      	ldrb	r3, [r7, #11]
 80027fe:	f043 0310 	orr.w	r3, r3, #16
 8002802:	b2db      	uxtb	r3, r3
 8002804:	72fb      	strb	r3, [r7, #11]
  }

  if(pxPktBasicInit->xFec == S_ENABLE)
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	7b5b      	ldrb	r3, [r3, #13]
 800280a:	2b01      	cmp	r3, #1
 800280c:	d104      	bne.n	8002818 <SpiritPktBasicInit+0x114>
  {
     tempRegValue[3] |= PCKTCTRL1_FEC_MASK;
 800280e:	7afb      	ldrb	r3, [r7, #11]
 8002810:	f043 0301 	orr.w	r3, r3, #1
 8002814:	b2db      	uxtb	r3, r3
 8002816:	72fb      	strb	r3, [r7, #11]
  }

  /* Writes registers */
  SpiritSpiWriteRegisters(PCKTCTRL4_BASE, 4, tempRegValue);
 8002818:	f107 0308 	add.w	r3, r7, #8
 800281c:	461a      	mov	r2, r3
 800281e:	2104      	movs	r1, #4
 8002820:	2030      	movs	r0, #48	; 0x30
 8002822:	f001 fc3d 	bl	80040a0 <RadioSpiWriteRegisters>

  /* Sync words setting */
  for(i=0;i<4;i++)
 8002826:	2300      	movs	r3, #0
 8002828:	73fb      	strb	r3, [r7, #15]
 800282a:	e01d      	b.n	8002868 <SpiritPktBasicInit+0x164>
  {
    if(i<3-(pxPktBasicInit->xSyncLength >>1))
 800282c:	7bfa      	ldrb	r2, [r7, #15]
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	785b      	ldrb	r3, [r3, #1]
 8002832:	085b      	lsrs	r3, r3, #1
 8002834:	b2db      	uxtb	r3, r3
 8002836:	f1c3 0303 	rsb	r3, r3, #3
 800283a:	429a      	cmp	r2, r3
 800283c:	da06      	bge.n	800284c <SpiritPktBasicInit+0x148>
    {
      tempRegValue[i]=0;
 800283e:	7bfb      	ldrb	r3, [r7, #15]
 8002840:	3310      	adds	r3, #16
 8002842:	443b      	add	r3, r7
 8002844:	2200      	movs	r2, #0
 8002846:	f803 2c08 	strb.w	r2, [r3, #-8]
 800284a:	e00a      	b.n	8002862 <SpiritPktBasicInit+0x15e>
    }
    else
    {
      tempRegValue[i] = (uint8_t)(pxPktBasicInit->lSyncWords>>(8*i));
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	685a      	ldr	r2, [r3, #4]
 8002850:	7bfb      	ldrb	r3, [r7, #15]
 8002852:	00db      	lsls	r3, r3, #3
 8002854:	40da      	lsrs	r2, r3
 8002856:	7bfb      	ldrb	r3, [r7, #15]
 8002858:	b2d2      	uxtb	r2, r2
 800285a:	3310      	adds	r3, #16
 800285c:	443b      	add	r3, r7
 800285e:	f803 2c08 	strb.w	r2, [r3, #-8]
  for(i=0;i<4;i++)
 8002862:	7bfb      	ldrb	r3, [r7, #15]
 8002864:	3301      	adds	r3, #1
 8002866:	73fb      	strb	r3, [r7, #15]
 8002868:	7bfb      	ldrb	r3, [r7, #15]
 800286a:	2b03      	cmp	r3, #3
 800286c:	d9de      	bls.n	800282c <SpiritPktBasicInit+0x128>
    }
  }

  /* Sets CRC check bit */
  if(pxPktBasicInit->xCrcMode == PKT_NO_CRC)
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	7a9b      	ldrb	r3, [r3, #10]
 8002872:	2b00      	cmp	r3, #0
 8002874:	d103      	bne.n	800287e <SpiritPktBasicInit+0x17a>
  {
    SpiritPktBasicFilterOnCrc(S_DISABLE);
 8002876:	2000      	movs	r0, #0
 8002878:	f000 f8fc 	bl	8002a74 <SpiritPktCommonFilterOnCrc>
 800287c:	e002      	b.n	8002884 <SpiritPktBasicInit+0x180>
  }
  else
  {
    SpiritPktBasicFilterOnCrc(S_ENABLE);
 800287e:	2001      	movs	r0, #1
 8002880:	f000 f8f8 	bl	8002a74 <SpiritPktCommonFilterOnCrc>
  }

  
  g_xStatus = SpiritSpiWriteRegisters(SYNC4_BASE, 4, tempRegValue);
 8002884:	f107 0308 	add.w	r3, r7, #8
 8002888:	461a      	mov	r2, r3
 800288a:	2104      	movs	r1, #4
 800288c:	2036      	movs	r0, #54	; 0x36
 800288e:	f001 fc07 	bl	80040a0 <RadioSpiWriteRegisters>
 8002892:	4602      	mov	r2, r0
 8002894:	4b05      	ldr	r3, [pc, #20]	; (80028ac <SpiritPktBasicInit+0x1a8>)
 8002896:	b212      	sxth	r2, r2
 8002898:	4611      	mov	r1, r2
 800289a:	7019      	strb	r1, [r3, #0]
 800289c:	f3c2 2207 	ubfx	r2, r2, #8, #8
 80028a0:	705a      	strb	r2, [r3, #1]

}
 80028a2:	bf00      	nop
 80028a4:	3710      	adds	r7, #16
 80028a6:	46bd      	mov	sp, r7
 80028a8:	bd80      	pop	{r7, pc}
 80028aa:	bf00      	nop
 80028ac:	2000031c 	.word	0x2000031c

080028b0 <SpiritPktBasicAddressesInit>:
 * @param  pxPktBasicAddresses Basic packet addresses init structure.
 *         This parameter is a pointer to @ref PktBasicAddresses.
 * @retval None.
 */
void SpiritPktBasicAddressesInit(PktBasicAddressesInit* pxPktBasicAddresses)
{
 80028b0:	b580      	push	{r7, lr}
 80028b2:	b084      	sub	sp, #16
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	6078      	str	r0, [r7, #4]
  s_assert_param(IS_SPIRIT_FUNCTIONAL_STATE(pxPktBasicAddresses->xFilterOnMulticastAddress));
  s_assert_param(IS_SPIRIT_FUNCTIONAL_STATE(pxPktBasicAddresses->xFilterOnBroadcastAddress));


  /* Reads the PCKT_FLT_OPTIONS ragister */
  g_xStatus = SpiritSpiReadRegisters(PCKT_FLT_OPTIONS_BASE, 1, &tempRegValue[0]);
 80028b8:	f107 030c 	add.w	r3, r7, #12
 80028bc:	461a      	mov	r2, r3
 80028be:	2101      	movs	r1, #1
 80028c0:	204f      	movs	r0, #79	; 0x4f
 80028c2:	f001 fc39 	bl	8004138 <RadioSpiReadRegisters>
 80028c6:	4602      	mov	r2, r0
 80028c8:	4b2f      	ldr	r3, [pc, #188]	; (8002988 <SpiritPktBasicAddressesInit+0xd8>)
 80028ca:	b212      	sxth	r2, r2
 80028cc:	4611      	mov	r1, r2
 80028ce:	7019      	strb	r1, [r3, #0]
 80028d0:	f3c2 2207 	ubfx	r2, r2, #8, #8
 80028d4:	705a      	strb	r2, [r3, #1]
  
  /* Enables or disables filtering on my address */
  if(pxPktBasicAddresses->xFilterOnMyAddress == S_ENABLE)
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	781b      	ldrb	r3, [r3, #0]
 80028da:	2b01      	cmp	r3, #1
 80028dc:	d105      	bne.n	80028ea <SpiritPktBasicAddressesInit+0x3a>
  {
    tempRegValue[0] |= PCKT_FLT_OPTIONS_DEST_VS_TX_ADDR_MASK;
 80028de:	7b3b      	ldrb	r3, [r7, #12]
 80028e0:	f043 0308 	orr.w	r3, r3, #8
 80028e4:	b2db      	uxtb	r3, r3
 80028e6:	733b      	strb	r3, [r7, #12]
 80028e8:	e004      	b.n	80028f4 <SpiritPktBasicAddressesInit+0x44>
  }
  else
  {
    tempRegValue[0] &= ~PCKT_FLT_OPTIONS_DEST_VS_TX_ADDR_MASK;
 80028ea:	7b3b      	ldrb	r3, [r7, #12]
 80028ec:	f023 0308 	bic.w	r3, r3, #8
 80028f0:	b2db      	uxtb	r3, r3
 80028f2:	733b      	strb	r3, [r7, #12]
  }
  
  /* Enables or disables filtering on multicast address */
  if(pxPktBasicAddresses->xFilterOnMulticastAddress == S_ENABLE)
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	789b      	ldrb	r3, [r3, #2]
 80028f8:	2b01      	cmp	r3, #1
 80028fa:	d105      	bne.n	8002908 <SpiritPktBasicAddressesInit+0x58>
  {
    tempRegValue[0] |= PCKT_FLT_OPTIONS_DEST_VS_MULTICAST_ADDR_MASK;
 80028fc:	7b3b      	ldrb	r3, [r7, #12]
 80028fe:	f043 0304 	orr.w	r3, r3, #4
 8002902:	b2db      	uxtb	r3, r3
 8002904:	733b      	strb	r3, [r7, #12]
 8002906:	e004      	b.n	8002912 <SpiritPktBasicAddressesInit+0x62>
  }
  else
  {
    tempRegValue[0] &= ~PCKT_FLT_OPTIONS_DEST_VS_MULTICAST_ADDR_MASK;
 8002908:	7b3b      	ldrb	r3, [r7, #12]
 800290a:	f023 0304 	bic.w	r3, r3, #4
 800290e:	b2db      	uxtb	r3, r3
 8002910:	733b      	strb	r3, [r7, #12]
  }
  
  /* Enables or disables filtering on broadcast address */
  if(pxPktBasicAddresses->xFilterOnBroadcastAddress == S_ENABLE)
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	791b      	ldrb	r3, [r3, #4]
 8002916:	2b01      	cmp	r3, #1
 8002918:	d105      	bne.n	8002926 <SpiritPktBasicAddressesInit+0x76>
  {
    tempRegValue[0] |= PCKT_FLT_OPTIONS_DEST_VS_BROADCAST_ADDR_MASK;
 800291a:	7b3b      	ldrb	r3, [r7, #12]
 800291c:	f043 0302 	orr.w	r3, r3, #2
 8002920:	b2db      	uxtb	r3, r3
 8002922:	733b      	strb	r3, [r7, #12]
 8002924:	e004      	b.n	8002930 <SpiritPktBasicAddressesInit+0x80>
  }
  else
  {
    tempRegValue[0] &= ~PCKT_FLT_OPTIONS_DEST_VS_BROADCAST_ADDR_MASK;
 8002926:	7b3b      	ldrb	r3, [r7, #12]
 8002928:	f023 0302 	bic.w	r3, r3, #2
 800292c:	b2db      	uxtb	r3, r3
 800292e:	733b      	strb	r3, [r7, #12]
  }
  
  /* Writes the new value on the PCKT_FLT_OPTIONS register */
  g_xStatus = SpiritSpiWriteRegisters(PCKT_FLT_OPTIONS_BASE, 1, &tempRegValue[0]);
 8002930:	f107 030c 	add.w	r3, r7, #12
 8002934:	461a      	mov	r2, r3
 8002936:	2101      	movs	r1, #1
 8002938:	204f      	movs	r0, #79	; 0x4f
 800293a:	f001 fbb1 	bl	80040a0 <RadioSpiWriteRegisters>
 800293e:	4602      	mov	r2, r0
 8002940:	4b11      	ldr	r3, [pc, #68]	; (8002988 <SpiritPktBasicAddressesInit+0xd8>)
 8002942:	b212      	sxth	r2, r2
 8002944:	4611      	mov	r1, r2
 8002946:	7019      	strb	r1, [r3, #0]
 8002948:	f3c2 2207 	ubfx	r2, r2, #8, #8
 800294c:	705a      	strb	r2, [r3, #1]
  
  /* Fills the array with the addresses passed in the structure */
  tempRegValue[0] = pxPktBasicAddresses->cBroadcastAddress;
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	795b      	ldrb	r3, [r3, #5]
 8002952:	733b      	strb	r3, [r7, #12]
  tempRegValue[1] = pxPktBasicAddresses->cMulticastAddress;
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	78db      	ldrb	r3, [r3, #3]
 8002958:	737b      	strb	r3, [r7, #13]
  tempRegValue[2] = pxPktBasicAddresses->cMyAddress;
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	785b      	ldrb	r3, [r3, #1]
 800295e:	73bb      	strb	r3, [r7, #14]
  
  /* Writes values on the PCKT_FLT_GOALS registers */
  g_xStatus = SpiritSpiWriteRegisters(PCKT_FLT_GOALS_BROADCAST_BASE, 3, tempRegValue);
 8002960:	f107 030c 	add.w	r3, r7, #12
 8002964:	461a      	mov	r2, r3
 8002966:	2103      	movs	r1, #3
 8002968:	204c      	movs	r0, #76	; 0x4c
 800296a:	f001 fb99 	bl	80040a0 <RadioSpiWriteRegisters>
 800296e:	4602      	mov	r2, r0
 8002970:	4b05      	ldr	r3, [pc, #20]	; (8002988 <SpiritPktBasicAddressesInit+0xd8>)
 8002972:	b212      	sxth	r2, r2
 8002974:	4611      	mov	r1, r2
 8002976:	7019      	strb	r1, [r3, #0]
 8002978:	f3c2 2207 	ubfx	r2, r2, #8, #8
 800297c:	705a      	strb	r2, [r3, #1]
  
  
}
 800297e:	bf00      	nop
 8002980:	3710      	adds	r7, #16
 8002982:	46bd      	mov	sp, r7
 8002984:	bd80      	pop	{r7, pc}
 8002986:	bf00      	nop
 8002988:	2000031c 	.word	0x2000031c

0800298c <SpiritPktBasicGetAddressField>:
 * @brief  Specifies if the Address field for SPIRIT Basic packets is enabled or disabled.
 * @param  None.
 * @retval SpiritFunctionalState Notifies if the address field is enabled or disabled.
 */
SpiritFunctionalState SpiritPktBasicGetAddressField(void)
{
 800298c:	b580      	push	{r7, lr}
 800298e:	b082      	sub	sp, #8
 8002990:	af00      	add	r7, sp, #0
  uint8_t tempRegValue;

  /* Reads the PCKTCTRL4 register value */
  g_xStatus = SpiritSpiReadRegisters(PCKTCTRL4_BASE, 1, &tempRegValue);
 8002992:	1dfb      	adds	r3, r7, #7
 8002994:	461a      	mov	r2, r3
 8002996:	2101      	movs	r1, #1
 8002998:	2030      	movs	r0, #48	; 0x30
 800299a:	f001 fbcd 	bl	8004138 <RadioSpiReadRegisters>
 800299e:	4602      	mov	r2, r0
 80029a0:	4b09      	ldr	r3, [pc, #36]	; (80029c8 <SpiritPktBasicGetAddressField+0x3c>)
 80029a2:	b212      	sxth	r2, r2
 80029a4:	4611      	mov	r1, r2
 80029a6:	7019      	strb	r1, [r3, #0]
 80029a8:	f3c2 2207 	ubfx	r2, r2, #8, #8
 80029ac:	705a      	strb	r2, [r3, #1]

  /* Returns the address field value */
  if(tempRegValue & PCKTCTRL4_ADDRESS_LEN_MASK)
 80029ae:	79fb      	ldrb	r3, [r7, #7]
 80029b0:	f003 0318 	and.w	r3, r3, #24
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d001      	beq.n	80029bc <SpiritPktBasicGetAddressField+0x30>
  {
    return S_ENABLE;
 80029b8:	2301      	movs	r3, #1
 80029ba:	e000      	b.n	80029be <SpiritPktBasicGetAddressField+0x32>
  }
  else
  {
    return S_DISABLE;
 80029bc:	2300      	movs	r3, #0
  }

}
 80029be:	4618      	mov	r0, r3
 80029c0:	3708      	adds	r7, #8
 80029c2:	46bd      	mov	sp, r7
 80029c4:	bd80      	pop	{r7, pc}
 80029c6:	bf00      	nop
 80029c8:	2000031c 	.word	0x2000031c

080029cc <SpiritPktBasicSetPayloadLength>:
 * @param  nPayloadLength payload length in bytes.
 *         This parameter is an uint16_t.
 * @retval None.
 */
void SpiritPktBasicSetPayloadLength(uint16_t nPayloadLength)
{
 80029cc:	b580      	push	{r7, lr}
 80029ce:	b084      	sub	sp, #16
 80029d0:	af00      	add	r7, sp, #0
 80029d2:	4603      	mov	r3, r0
 80029d4:	80fb      	strh	r3, [r7, #6]
  uint8_t tempRegValue[2];
  uint16_t overSize=0;
 80029d6:	2300      	movs	r3, #0
 80029d8:	81fb      	strh	r3, [r7, #14]

  /* Computes the oversize (address + control) size */
  if(SpiritPktBasicGetAddressField())
 80029da:	f7ff ffd7 	bl	800298c <SpiritPktBasicGetAddressField>
 80029de:	4603      	mov	r3, r0
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d001      	beq.n	80029e8 <SpiritPktBasicSetPayloadLength+0x1c>
  {
    overSize=1;
 80029e4:	2301      	movs	r3, #1
 80029e6:	81fb      	strh	r3, [r7, #14]
  }
  overSize += (uint16_t) SpiritPktBasicGetControlLength();
 80029e8:	f000 f828 	bl	8002a3c <SpiritPktCommonGetControlLength>
 80029ec:	4603      	mov	r3, r0
 80029ee:	b29a      	uxth	r2, r3
 80029f0:	89fb      	ldrh	r3, [r7, #14]
 80029f2:	4413      	add	r3, r2
 80029f4:	81fb      	strh	r3, [r7, #14]

  /* Computes PCKTLEN0 value from nPayloadLength */
  tempRegValue[1]=BASIC_BUILD_PCKTLEN0(nPayloadLength+overSize);
 80029f6:	88fb      	ldrh	r3, [r7, #6]
 80029f8:	b2da      	uxtb	r2, r3
 80029fa:	89fb      	ldrh	r3, [r7, #14]
 80029fc:	b2db      	uxtb	r3, r3
 80029fe:	4413      	add	r3, r2
 8002a00:	b2db      	uxtb	r3, r3
 8002a02:	737b      	strb	r3, [r7, #13]
  /* Computes PCKTLEN1 value from nPayloadLength */
  tempRegValue[0]=BASIC_BUILD_PCKTLEN1(nPayloadLength+overSize);
 8002a04:	88fa      	ldrh	r2, [r7, #6]
 8002a06:	89fb      	ldrh	r3, [r7, #14]
 8002a08:	4413      	add	r3, r2
 8002a0a:	121b      	asrs	r3, r3, #8
 8002a0c:	b2db      	uxtb	r3, r3
 8002a0e:	733b      	strb	r3, [r7, #12]

  /* Writes data on the PCKTLEN1/0 register */
  g_xStatus = SpiritSpiWriteRegisters(PCKTLEN1_BASE, 2, tempRegValue);
 8002a10:	f107 030c 	add.w	r3, r7, #12
 8002a14:	461a      	mov	r2, r3
 8002a16:	2102      	movs	r1, #2
 8002a18:	2034      	movs	r0, #52	; 0x34
 8002a1a:	f001 fb41 	bl	80040a0 <RadioSpiWriteRegisters>
 8002a1e:	4602      	mov	r2, r0
 8002a20:	4b05      	ldr	r3, [pc, #20]	; (8002a38 <SpiritPktBasicSetPayloadLength+0x6c>)
 8002a22:	b212      	sxth	r2, r2
 8002a24:	4611      	mov	r1, r2
 8002a26:	7019      	strb	r1, [r3, #0]
 8002a28:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8002a2c:	705a      	strb	r2, [r3, #1]

}
 8002a2e:	bf00      	nop
 8002a30:	3710      	adds	r7, #16
 8002a32:	46bd      	mov	sp, r7
 8002a34:	bd80      	pop	{r7, pc}
 8002a36:	bf00      	nop
 8002a38:	2000031c 	.word	0x2000031c

08002a3c <SpiritPktCommonGetControlLength>:
 * @brief  Returns the CONTROL field length for SPIRIT packets.
 * @param  None.
 * @retval uint8_t Control field length.
 */
uint8_t SpiritPktCommonGetControlLength(void)
{
 8002a3c:	b580      	push	{r7, lr}
 8002a3e:	b082      	sub	sp, #8
 8002a40:	af00      	add	r7, sp, #0
  uint8_t tempRegValue;

  /* Reads the PCKTCTRL4 register value */
  g_xStatus = SpiritSpiReadRegisters(PCKTCTRL4_BASE, 1, &tempRegValue);
 8002a42:	1dfb      	adds	r3, r7, #7
 8002a44:	461a      	mov	r2, r3
 8002a46:	2101      	movs	r1, #1
 8002a48:	2030      	movs	r0, #48	; 0x30
 8002a4a:	f001 fb75 	bl	8004138 <RadioSpiReadRegisters>
 8002a4e:	4602      	mov	r2, r0
 8002a50:	4b07      	ldr	r3, [pc, #28]	; (8002a70 <SpiritPktCommonGetControlLength+0x34>)
 8002a52:	b212      	sxth	r2, r2
 8002a54:	4611      	mov	r1, r2
 8002a56:	7019      	strb	r1, [r3, #0]
 8002a58:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8002a5c:	705a      	strb	r2, [r3, #1]

  /* Rebuild and return value */
  return (tempRegValue & PCKTCTRL4_CONTROL_LEN_MASK);
 8002a5e:	79fb      	ldrb	r3, [r7, #7]
 8002a60:	f003 0307 	and.w	r3, r3, #7
 8002a64:	b2db      	uxtb	r3, r3

}
 8002a66:	4618      	mov	r0, r3
 8002a68:	3708      	adds	r7, #8
 8002a6a:	46bd      	mov	sp, r7
 8002a6c:	bd80      	pop	{r7, pc}
 8002a6e:	bf00      	nop
 8002a70:	2000031c 	.word	0x2000031c

08002a74 <SpiritPktCommonFilterOnCrc>:
 * @param  xNewState new state for CRC_CHECK.
 *         This parameter can be S_ENABLE or S_DISABLE.
 * @retval None.
 */
void SpiritPktCommonFilterOnCrc(SpiritFunctionalState xNewState)
{
 8002a74:	b580      	push	{r7, lr}
 8002a76:	b084      	sub	sp, #16
 8002a78:	af00      	add	r7, sp, #0
 8002a7a:	4603      	mov	r3, r0
 8002a7c:	71fb      	strb	r3, [r7, #7]

  /* Check the parameters */
  s_assert_param(IS_SPIRIT_FUNCTIONAL_STATE(xNewState));

  /* Reads the PCKT_FLT_OPTIONS register value */
  g_xStatus = SpiritSpiReadRegisters(PCKT_FLT_OPTIONS_BASE, 1, &tempRegValue);
 8002a7e:	f107 030f 	add.w	r3, r7, #15
 8002a82:	461a      	mov	r2, r3
 8002a84:	2101      	movs	r1, #1
 8002a86:	204f      	movs	r0, #79	; 0x4f
 8002a88:	f001 fb56 	bl	8004138 <RadioSpiReadRegisters>
 8002a8c:	4602      	mov	r2, r0
 8002a8e:	4b14      	ldr	r3, [pc, #80]	; (8002ae0 <SpiritPktCommonFilterOnCrc+0x6c>)
 8002a90:	b212      	sxth	r2, r2
 8002a92:	4611      	mov	r1, r2
 8002a94:	7019      	strb	r1, [r3, #0]
 8002a96:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8002a9a:	705a      	strb	r2, [r3, #1]

  /* Modify the register value: enable or disable the CRC filtering */
  if(xNewState == S_ENABLE)
 8002a9c:	79fb      	ldrb	r3, [r7, #7]
 8002a9e:	2b01      	cmp	r3, #1
 8002aa0:	d105      	bne.n	8002aae <SpiritPktCommonFilterOnCrc+0x3a>
  {
    tempRegValue |= PCKT_FLT_OPTIONS_CRC_CHECK_MASK;
 8002aa2:	7bfb      	ldrb	r3, [r7, #15]
 8002aa4:	f043 0301 	orr.w	r3, r3, #1
 8002aa8:	b2db      	uxtb	r3, r3
 8002aaa:	73fb      	strb	r3, [r7, #15]
 8002aac:	e004      	b.n	8002ab8 <SpiritPktCommonFilterOnCrc+0x44>
  }
  else
  {
    tempRegValue &= ~PCKT_FLT_OPTIONS_CRC_CHECK_MASK;
 8002aae:	7bfb      	ldrb	r3, [r7, #15]
 8002ab0:	f023 0301 	bic.w	r3, r3, #1
 8002ab4:	b2db      	uxtb	r3, r3
 8002ab6:	73fb      	strb	r3, [r7, #15]
  }

  /* Writes the PCKT_FLT_OPTIONS register value */
  g_xStatus = SpiritSpiWriteRegisters(PCKT_FLT_OPTIONS_BASE, 1, &tempRegValue);
 8002ab8:	f107 030f 	add.w	r3, r7, #15
 8002abc:	461a      	mov	r2, r3
 8002abe:	2101      	movs	r1, #1
 8002ac0:	204f      	movs	r0, #79	; 0x4f
 8002ac2:	f001 faed 	bl	80040a0 <RadioSpiWriteRegisters>
 8002ac6:	4602      	mov	r2, r0
 8002ac8:	4b05      	ldr	r3, [pc, #20]	; (8002ae0 <SpiritPktCommonFilterOnCrc+0x6c>)
 8002aca:	b212      	sxth	r2, r2
 8002acc:	4611      	mov	r1, r2
 8002ace:	7019      	strb	r1, [r3, #0]
 8002ad0:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8002ad4:	705a      	strb	r2, [r3, #1]

}
 8002ad6:	bf00      	nop
 8002ad8:	3710      	adds	r7, #16
 8002ada:	46bd      	mov	sp, r7
 8002adc:	bd80      	pop	{r7, pc}
 8002ade:	bf00      	nop
 8002ae0:	2000031c 	.word	0x2000031c

08002ae4 <SpiritQiSqiCheck>:
 * @param  xNewState new state for SQI check.
 *         This parameter can be: S_ENABLE or S_DISABLE.
 * @retval None.
 */
void SpiritQiSqiCheck(SpiritFunctionalState xNewState)
{
 8002ae4:	b580      	push	{r7, lr}
 8002ae6:	b084      	sub	sp, #16
 8002ae8:	af00      	add	r7, sp, #0
 8002aea:	4603      	mov	r3, r0
 8002aec:	71fb      	strb	r3, [r7, #7]

  /* Check the parameters */
  s_assert_param(IS_SPIRIT_FUNCTIONAL_STATE(xNewState));

  /* Reads the QI register value */
  g_xStatus = SpiritSpiReadRegisters(QI_BASE, 1, &tempRegValue);
 8002aee:	f107 030f 	add.w	r3, r7, #15
 8002af2:	461a      	mov	r2, r3
 8002af4:	2101      	movs	r1, #1
 8002af6:	203a      	movs	r0, #58	; 0x3a
 8002af8:	f001 fb1e 	bl	8004138 <RadioSpiReadRegisters>
 8002afc:	4602      	mov	r2, r0
 8002afe:	4b14      	ldr	r3, [pc, #80]	; (8002b50 <SpiritQiSqiCheck+0x6c>)
 8002b00:	b212      	sxth	r2, r2
 8002b02:	4611      	mov	r1, r2
 8002b04:	7019      	strb	r1, [r3, #0]
 8002b06:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8002b0a:	705a      	strb	r2, [r3, #1]

  /* Enables or disables the SQI Check bit on the QI_BASE register */
  if(xNewState == S_ENABLE)
 8002b0c:	79fb      	ldrb	r3, [r7, #7]
 8002b0e:	2b01      	cmp	r3, #1
 8002b10:	d105      	bne.n	8002b1e <SpiritQiSqiCheck+0x3a>
  {
    tempRegValue |= QI_SQI_MASK;
 8002b12:	7bfb      	ldrb	r3, [r7, #15]
 8002b14:	f043 0302 	orr.w	r3, r3, #2
 8002b18:	b2db      	uxtb	r3, r3
 8002b1a:	73fb      	strb	r3, [r7, #15]
 8002b1c:	e004      	b.n	8002b28 <SpiritQiSqiCheck+0x44>
  }
  else
  {
    tempRegValue &= ~QI_SQI_MASK;
 8002b1e:	7bfb      	ldrb	r3, [r7, #15]
 8002b20:	f023 0302 	bic.w	r3, r3, #2
 8002b24:	b2db      	uxtb	r3, r3
 8002b26:	73fb      	strb	r3, [r7, #15]
  }

  /* Writes value on the QI register */
  g_xStatus = SpiritSpiWriteRegisters(QI_BASE, 1, &tempRegValue);
 8002b28:	f107 030f 	add.w	r3, r7, #15
 8002b2c:	461a      	mov	r2, r3
 8002b2e:	2101      	movs	r1, #1
 8002b30:	203a      	movs	r0, #58	; 0x3a
 8002b32:	f001 fab5 	bl	80040a0 <RadioSpiWriteRegisters>
 8002b36:	4602      	mov	r2, r0
 8002b38:	4b05      	ldr	r3, [pc, #20]	; (8002b50 <SpiritQiSqiCheck+0x6c>)
 8002b3a:	b212      	sxth	r2, r2
 8002b3c:	4611      	mov	r1, r2
 8002b3e:	7019      	strb	r1, [r3, #0]
 8002b40:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8002b44:	705a      	strb	r2, [r3, #1]

}
 8002b46:	bf00      	nop
 8002b48:	3710      	adds	r7, #16
 8002b4a:	46bd      	mov	sp, r7
 8002b4c:	bd80      	pop	{r7, pc}
 8002b4e:	bf00      	nop
 8002b50:	2000031c 	.word	0x2000031c

08002b54 <SpiritQiSetSqiThreshold>:
 * @param  xSqiThr parameter of the formula above.
 * 	   This parameter is a @ref SqiThreshold.
 * @retval None.
 */
void SpiritQiSetSqiThreshold(SqiThreshold xSqiThr)
{
 8002b54:	b580      	push	{r7, lr}
 8002b56:	b084      	sub	sp, #16
 8002b58:	af00      	add	r7, sp, #0
 8002b5a:	4603      	mov	r3, r0
 8002b5c:	71fb      	strb	r3, [r7, #7]

  /* Check the parameters */
  s_assert_param(IS_SQI_THR(xSqiThr));

  /* Reads the QI register value */
  g_xStatus = SpiritSpiReadRegisters(QI_BASE, 1, &tempRegValue);
 8002b5e:	f107 030f 	add.w	r3, r7, #15
 8002b62:	461a      	mov	r2, r3
 8002b64:	2101      	movs	r1, #1
 8002b66:	203a      	movs	r0, #58	; 0x3a
 8002b68:	f001 fae6 	bl	8004138 <RadioSpiReadRegisters>
 8002b6c:	4602      	mov	r2, r0
 8002b6e:	4b12      	ldr	r3, [pc, #72]	; (8002bb8 <SpiritQiSetSqiThreshold+0x64>)
 8002b70:	b212      	sxth	r2, r2
 8002b72:	4611      	mov	r1, r2
 8002b74:	7019      	strb	r1, [r3, #0]
 8002b76:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8002b7a:	705a      	strb	r2, [r3, #1]

  /* Build the SQI threshold value to be written */
  tempRegValue &= 0x3F;
 8002b7c:	7bfb      	ldrb	r3, [r7, #15]
 8002b7e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002b82:	b2db      	uxtb	r3, r3
 8002b84:	73fb      	strb	r3, [r7, #15]
  tempRegValue |= ((uint8_t)xSqiThr);
 8002b86:	7bfa      	ldrb	r2, [r7, #15]
 8002b88:	79fb      	ldrb	r3, [r7, #7]
 8002b8a:	4313      	orrs	r3, r2
 8002b8c:	b2db      	uxtb	r3, r3
 8002b8e:	73fb      	strb	r3, [r7, #15]

  /* Writes the new value on the QI register */
  g_xStatus = SpiritSpiWriteRegisters(QI_BASE, 1, &tempRegValue);
 8002b90:	f107 030f 	add.w	r3, r7, #15
 8002b94:	461a      	mov	r2, r3
 8002b96:	2101      	movs	r1, #1
 8002b98:	203a      	movs	r0, #58	; 0x3a
 8002b9a:	f001 fa81 	bl	80040a0 <RadioSpiWriteRegisters>
 8002b9e:	4602      	mov	r2, r0
 8002ba0:	4b05      	ldr	r3, [pc, #20]	; (8002bb8 <SpiritQiSetSqiThreshold+0x64>)
 8002ba2:	b212      	sxth	r2, r2
 8002ba4:	4611      	mov	r1, r2
 8002ba6:	7019      	strb	r1, [r3, #0]
 8002ba8:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8002bac:	705a      	strb	r2, [r3, #1]

}
 8002bae:	bf00      	nop
 8002bb0:	3710      	adds	r7, #16
 8002bb2:	46bd      	mov	sp, r7
 8002bb4:	bd80      	pop	{r7, pc}
 8002bb6:	bf00      	nop
 8002bb8:	2000031c 	.word	0x2000031c

08002bbc <SpiritQiSetRssiThresholddBm>:
 * @param  nDbmValue RSSI threshold reported in dBm.
 *         This parameter must be a sint32_t.
 * @retval None.
 */
void SpiritQiSetRssiThresholddBm(int32_t nDbmValue)
{
 8002bbc:	b580      	push	{r7, lr}
 8002bbe:	b084      	sub	sp, #16
 8002bc0:	af00      	add	r7, sp, #0
 8002bc2:	6078      	str	r0, [r7, #4]
  uint8_t tempRegValue=2*(nDbmValue+130);
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	3382      	adds	r3, #130	; 0x82
 8002bc8:	b2db      	uxtb	r3, r3
 8002bca:	005b      	lsls	r3, r3, #1
 8002bcc:	b2db      	uxtb	r3, r3
 8002bce:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  s_assert_param(IS_RSSI_THR_DBM(nDbmValue));

  /* Writes the new value on the RSSI_TH register */
  g_xStatus = SpiritSpiWriteRegisters(RSSI_TH_BASE, 1, &tempRegValue);
 8002bd0:	f107 030f 	add.w	r3, r7, #15
 8002bd4:	461a      	mov	r2, r3
 8002bd6:	2101      	movs	r1, #1
 8002bd8:	2022      	movs	r0, #34	; 0x22
 8002bda:	f001 fa61 	bl	80040a0 <RadioSpiWriteRegisters>
 8002bde:	4602      	mov	r2, r0
 8002be0:	4b05      	ldr	r3, [pc, #20]	; (8002bf8 <SpiritQiSetRssiThresholddBm+0x3c>)
 8002be2:	b212      	sxth	r2, r2
 8002be4:	4611      	mov	r1, r2
 8002be6:	7019      	strb	r1, [r3, #0]
 8002be8:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8002bec:	705a      	strb	r2, [r3, #1]

}
 8002bee:	bf00      	nop
 8002bf0:	3710      	adds	r7, #16
 8002bf2:	46bd      	mov	sp, r7
 8002bf4:	bd80      	pop	{r7, pc}
 8002bf6:	bf00      	nop
 8002bf8:	2000031c 	.word	0x2000031c

08002bfc <SpiritRadioInit>:
* @param  pxSRadioInitStruct pointer to a SRadioInit structure that
*         contains the configuration information for the analog radio part of SPIRIT.
* @retval Error code: 0=no error, 1=error during calibration of VCO.
*/
uint8_t SpiritRadioInit(SRadioInit* pxSRadioInitStruct)
{
 8002bfc:	b590      	push	{r4, r7, lr}
 8002bfe:	b08d      	sub	sp, #52	; 0x34
 8002c00:	af00      	add	r7, sp, #0
 8002c02:	6078      	str	r0, [r7, #4]
  uint8_t anaRadioRegArray[8], digRadioRegArray[4];
  int16_t xtalOffsetFactor;
  uint8_t drM, drE, FdevM, FdevE, bwM, bwE;
    
  /* Workaround for Vtune */
  uint8_t value = 0xA0; SpiritSpiWriteRegisters(0x9F, 1, &value);
 8002c04:	23a0      	movs	r3, #160	; 0xa0
 8002c06:	747b      	strb	r3, [r7, #17]
 8002c08:	f107 0311 	add.w	r3, r7, #17
 8002c0c:	461a      	mov	r2, r3
 8002c0e:	2101      	movs	r1, #1
 8002c10:	209f      	movs	r0, #159	; 0x9f
 8002c12:	f001 fa45 	bl	80040a0 <RadioSpiWriteRegisters>
  
  /* Calculates the offset respect to RF frequency and according to xtal_ppm parameter: (xtal_ppm*FBase)/10^6 */
  FOffsetTmp = (int32_t)(((float)pxSRadioInitStruct->nXtalOffsetPpm*pxSRadioInitStruct->lFrequencyBase)/PPM_FACTOR);
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002c1c:	4618      	mov	r0, r3
 8002c1e:	f7fe f80d 	bl	8000c3c <__aeabi_i2f>
 8002c22:	4604      	mov	r4, r0
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	685b      	ldr	r3, [r3, #4]
 8002c28:	4618      	mov	r0, r3
 8002c2a:	f7fe f803 	bl	8000c34 <__aeabi_ui2f>
 8002c2e:	4603      	mov	r3, r0
 8002c30:	4619      	mov	r1, r3
 8002c32:	4620      	mov	r0, r4
 8002c34:	f7fe f856 	bl	8000ce4 <__aeabi_fmul>
 8002c38:	4603      	mov	r3, r0
 8002c3a:	49a0      	ldr	r1, [pc, #640]	; (8002ebc <SpiritRadioInit+0x2c0>)
 8002c3c:	4618      	mov	r0, r3
 8002c3e:	f7fe f905 	bl	8000e4c <__aeabi_fdiv>
 8002c42:	4603      	mov	r3, r0
 8002c44:	4618      	mov	r0, r3
 8002c46:	f7fe fa13 	bl	8001070 <__aeabi_f2iz>
 8002c4a:	4603      	mov	r3, r0
 8002c4c:	62fb      	str	r3, [r7, #44]	; 0x2c
  s_assert_param(IS_FREQUENCY_OFFSET(FOffsetTmp,s_lXtalFrequency));
  s_assert_param(IS_CHANNEL_SPACE(pxSRadioInitStruct->nChannelSpace,s_lXtalFrequency));
  s_assert_param(IS_F_DEV(pxSRadioInitStruct->lFreqDev,s_lXtalFrequency));
  
  /* Disable the digital, ADC, SMPS reference clock divider if fXO>24MHz or fXO<26MHz */
  SpiritSpiCommandStrobes(COMMAND_STANDBY);    
 8002c4e:	2063      	movs	r0, #99	; 0x63
 8002c50:	f001 fabe 	bl	80041d0 <RadioSpiCommandStrobes>
  do{
    /* Delay for state transition */
    for(volatile uint8_t i=0; i!=0xFF; i++);
 8002c54:	2300      	movs	r3, #0
 8002c56:	73bb      	strb	r3, [r7, #14]
 8002c58:	e004      	b.n	8002c64 <SpiritRadioInit+0x68>
 8002c5a:	7bbb      	ldrb	r3, [r7, #14]
 8002c5c:	b2db      	uxtb	r3, r3
 8002c5e:	3301      	adds	r3, #1
 8002c60:	b2db      	uxtb	r3, r3
 8002c62:	73bb      	strb	r3, [r7, #14]
 8002c64:	7bbb      	ldrb	r3, [r7, #14]
 8002c66:	b2db      	uxtb	r3, r3
 8002c68:	2bff      	cmp	r3, #255	; 0xff
 8002c6a:	d1f6      	bne.n	8002c5a <SpiritRadioInit+0x5e>
    
    /* Reads the MC_STATUS register */
    SpiritRefreshStatus();
 8002c6c:	f001 f9e6 	bl	800403c <SpiritRefreshStatus>
  }while(g_xStatus.MC_STATE!=MC_STATE_STANDBY);
 8002c70:	4b93      	ldr	r3, [pc, #588]	; (8002ec0 <SpiritRadioInit+0x2c4>)
 8002c72:	781b      	ldrb	r3, [r3, #0]
 8002c74:	f3c3 0346 	ubfx	r3, r3, #1, #7
 8002c78:	b2db      	uxtb	r3, r3
 8002c7a:	2b40      	cmp	r3, #64	; 0x40
 8002c7c:	d1ea      	bne.n	8002c54 <SpiritRadioInit+0x58>
  
  if(s_lXtalFrequency<DOUBLE_XTAL_THR)
 8002c7e:	4b91      	ldr	r3, [pc, #580]	; (8002ec4 <SpiritRadioInit+0x2c8>)
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	4a91      	ldr	r2, [pc, #580]	; (8002ec8 <SpiritRadioInit+0x2cc>)
 8002c84:	4293      	cmp	r3, r2
 8002c86:	d803      	bhi.n	8002c90 <SpiritRadioInit+0x94>
  {
    SpiritRadioSetDigDiv(S_DISABLE);
 8002c88:	2000      	movs	r0, #0
 8002c8a:	f001 f90b 	bl	8003ea4 <SpiritRadioSetDigDiv>
 8002c8e:	e002      	b.n	8002c96 <SpiritRadioInit+0x9a>
    s_assert_param(IS_CH_BW(pxSRadioInitStruct->lBandwidth,s_lXtalFrequency));
  }
  else
  {      
    SpiritRadioSetDigDiv(S_ENABLE);
 8002c90:	2001      	movs	r0, #1
 8002c92:	f001 f907 	bl	8003ea4 <SpiritRadioSetDigDiv>
    s_assert_param(IS_CH_BW(pxSRadioInitStruct->lBandwidth,(s_lXtalFrequency>>1)));
  }
  
  /* Goes in READY state */
  SpiritSpiCommandStrobes(COMMAND_READY);
 8002c96:	2062      	movs	r0, #98	; 0x62
 8002c98:	f001 fa9a 	bl	80041d0 <RadioSpiCommandStrobes>
  do{
    /* Delay for state transition */
    for(volatile uint8_t i=0; i!=0xFF; i++);
 8002c9c:	2300      	movs	r3, #0
 8002c9e:	737b      	strb	r3, [r7, #13]
 8002ca0:	e004      	b.n	8002cac <SpiritRadioInit+0xb0>
 8002ca2:	7b7b      	ldrb	r3, [r7, #13]
 8002ca4:	b2db      	uxtb	r3, r3
 8002ca6:	3301      	adds	r3, #1
 8002ca8:	b2db      	uxtb	r3, r3
 8002caa:	737b      	strb	r3, [r7, #13]
 8002cac:	7b7b      	ldrb	r3, [r7, #13]
 8002cae:	b2db      	uxtb	r3, r3
 8002cb0:	2bff      	cmp	r3, #255	; 0xff
 8002cb2:	d1f6      	bne.n	8002ca2 <SpiritRadioInit+0xa6>
    
    /* Reads the MC_STATUS register */
    SpiritRefreshStatus();
 8002cb4:	f001 f9c2 	bl	800403c <SpiritRefreshStatus>
  }while(g_xStatus.MC_STATE!=MC_STATE_READY);
 8002cb8:	4b81      	ldr	r3, [pc, #516]	; (8002ec0 <SpiritRadioInit+0x2c4>)
 8002cba:	781b      	ldrb	r3, [r3, #0]
 8002cbc:	f3c3 0346 	ubfx	r3, r3, #1, #7
 8002cc0:	b2db      	uxtb	r3, r3
 8002cc2:	2b03      	cmp	r3, #3
 8002cc4:	d1ea      	bne.n	8002c9c <SpiritRadioInit+0xa0>
  
  /* Calculates the FC_OFFSET parameter and cast as signed int: FOffsetTmp = (Fxtal/2^18)*FC_OFFSET */
  xtalOffsetFactor = (int16_t)(((float)FOffsetTmp*FBASE_DIVIDER)/s_lXtalFrequency);
 8002cc6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8002cc8:	f7fd ffb8 	bl	8000c3c <__aeabi_i2f>
 8002ccc:	4603      	mov	r3, r0
 8002cce:	f04f 4191 	mov.w	r1, #1216348160	; 0x48800000
 8002cd2:	4618      	mov	r0, r3
 8002cd4:	f7fe f806 	bl	8000ce4 <__aeabi_fmul>
 8002cd8:	4603      	mov	r3, r0
 8002cda:	461c      	mov	r4, r3
 8002cdc:	4b79      	ldr	r3, [pc, #484]	; (8002ec4 <SpiritRadioInit+0x2c8>)
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	4618      	mov	r0, r3
 8002ce2:	f7fd ffa7 	bl	8000c34 <__aeabi_ui2f>
 8002ce6:	4603      	mov	r3, r0
 8002ce8:	4619      	mov	r1, r3
 8002cea:	4620      	mov	r0, r4
 8002cec:	f7fe f8ae 	bl	8000e4c <__aeabi_fdiv>
 8002cf0:	4603      	mov	r3, r0
 8002cf2:	4618      	mov	r0, r3
 8002cf4:	f7fe f9bc 	bl	8001070 <__aeabi_f2iz>
 8002cf8:	4603      	mov	r3, r0
 8002cfa:	857b      	strh	r3, [r7, #42]	; 0x2a
  anaRadioRegArray[2] = (uint8_t)((((uint16_t)xtalOffsetFactor)>>8)&0x0F);
 8002cfc:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8002cfe:	0a1b      	lsrs	r3, r3, #8
 8002d00:	b29b      	uxth	r3, r3
 8002d02:	b2db      	uxtb	r3, r3
 8002d04:	f003 030f 	and.w	r3, r3, #15
 8002d08:	b2db      	uxtb	r3, r3
 8002d0a:	77bb      	strb	r3, [r7, #30]
  anaRadioRegArray[3] = (uint8_t)(xtalOffsetFactor);
 8002d0c:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8002d0e:	b2db      	uxtb	r3, r3
 8002d10:	77fb      	strb	r3, [r7, #31]
  
  /* Calculates the channel space factor */
  anaRadioRegArray[0] =((uint32_t)pxSRadioInitStruct->nChannelSpace<<9)/(s_lXtalFrequency>>6)+1;
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	689b      	ldr	r3, [r3, #8]
 8002d16:	025a      	lsls	r2, r3, #9
 8002d18:	4b6a      	ldr	r3, [pc, #424]	; (8002ec4 <SpiritRadioInit+0x2c8>)
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	099b      	lsrs	r3, r3, #6
 8002d1e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d22:	b2db      	uxtb	r3, r3
 8002d24:	3301      	adds	r3, #1
 8002d26:	b2db      	uxtb	r3, r3
 8002d28:	773b      	strb	r3, [r7, #28]
  
  SpiritManagementWaTRxFcMem(pxSRadioInitStruct->lFrequencyBase);
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	685b      	ldr	r3, [r3, #4]
 8002d2e:	4618      	mov	r0, r3
 8002d30:	f7ff fcae 	bl	8002690 <SpiritManagementWaTRxFcMem>
  
  /* 2nd order DEM algorithm enabling */
  uint8_t tmpreg; SpiritSpiReadRegisters(0xA3, 1, &tmpreg);
 8002d34:	f107 0310 	add.w	r3, r7, #16
 8002d38:	461a      	mov	r2, r3
 8002d3a:	2101      	movs	r1, #1
 8002d3c:	20a3      	movs	r0, #163	; 0xa3
 8002d3e:	f001 f9fb 	bl	8004138 <RadioSpiReadRegisters>
  tmpreg &= ~0x02; SpiritSpiWriteRegisters(0xA3, 1, &tmpreg);
 8002d42:	7c3b      	ldrb	r3, [r7, #16]
 8002d44:	f023 0302 	bic.w	r3, r3, #2
 8002d48:	b2db      	uxtb	r3, r3
 8002d4a:	743b      	strb	r3, [r7, #16]
 8002d4c:	f107 0310 	add.w	r3, r7, #16
 8002d50:	461a      	mov	r2, r3
 8002d52:	2101      	movs	r1, #1
 8002d54:	20a3      	movs	r0, #163	; 0xa3
 8002d56:	f001 f9a3 	bl	80040a0 <RadioSpiWriteRegisters>
  
  /* Check the channel center frequency is in one of the possible range */
  s_assert_param(IS_FREQUENCY_BAND((pxSRadioInitStruct->lFrequencyBase + ((xtalOffsetFactor*s_lXtalFrequency)/FBASE_DIVIDER) + pxSRadioInitStruct->nChannelSpace * pxSRadioInitStruct->cChannelNumber)));  
  
  /* Calculates the datarate mantissa and exponent */
  SpiritRadioSearchDatarateME(pxSRadioInitStruct->lDatarate, &drM, &drE);
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	691b      	ldr	r3, [r3, #16]
 8002d5e:	f107 0216 	add.w	r2, r7, #22
 8002d62:	f107 0117 	add.w	r1, r7, #23
 8002d66:	4618      	mov	r0, r3
 8002d68:	f000 fc38 	bl	80035dc <SpiritRadioSearchDatarateME>
  digRadioRegArray[0] = (uint8_t)(drM);
 8002d6c:	7dfb      	ldrb	r3, [r7, #23]
 8002d6e:	763b      	strb	r3, [r7, #24]
  digRadioRegArray[1] = (uint8_t)(0x00 | pxSRadioInitStruct->xModulationSelect |drE);
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	7b5a      	ldrb	r2, [r3, #13]
 8002d74:	7dbb      	ldrb	r3, [r7, #22]
 8002d76:	4313      	orrs	r3, r2
 8002d78:	b2db      	uxtb	r3, r3
 8002d7a:	767b      	strb	r3, [r7, #25]
  
  /* Read the fdev register to preserve the clock recovery algo bit */
  SpiritSpiReadRegisters(0x1C, 1, &tmpreg);
 8002d7c:	f107 0310 	add.w	r3, r7, #16
 8002d80:	461a      	mov	r2, r3
 8002d82:	2101      	movs	r1, #1
 8002d84:	201c      	movs	r0, #28
 8002d86:	f001 f9d7 	bl	8004138 <RadioSpiReadRegisters>
  
  /* Calculates the frequency deviation mantissa and exponent */
  SpiritRadioSearchFreqDevME(pxSRadioInitStruct->lFreqDev, &FdevM, &FdevE);
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	695b      	ldr	r3, [r3, #20]
 8002d8e:	f107 0214 	add.w	r2, r7, #20
 8002d92:	f107 0115 	add.w	r1, r7, #21
 8002d96:	4618      	mov	r0, r3
 8002d98:	f000 fdb8 	bl	800390c <SpiritRadioSearchFreqDevME>
  digRadioRegArray[2] = (uint8_t)((FdevE<<4) | (tmpreg&0x08) | FdevM);
 8002d9c:	7d3b      	ldrb	r3, [r7, #20]
 8002d9e:	011b      	lsls	r3, r3, #4
 8002da0:	b25a      	sxtb	r2, r3
 8002da2:	7c3b      	ldrb	r3, [r7, #16]
 8002da4:	b25b      	sxtb	r3, r3
 8002da6:	f003 0308 	and.w	r3, r3, #8
 8002daa:	b25b      	sxtb	r3, r3
 8002dac:	4313      	orrs	r3, r2
 8002dae:	b25a      	sxtb	r2, r3
 8002db0:	7d7b      	ldrb	r3, [r7, #21]
 8002db2:	b25b      	sxtb	r3, r3
 8002db4:	4313      	orrs	r3, r2
 8002db6:	b25b      	sxtb	r3, r3
 8002db8:	b2db      	uxtb	r3, r3
 8002dba:	76bb      	strb	r3, [r7, #26]
  
  /* Calculates the channel filter mantissa and exponent */
  SpiritRadioSearchChannelBwME(pxSRadioInitStruct->lBandwidth, &bwM, &bwE);
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	699b      	ldr	r3, [r3, #24]
 8002dc0:	f107 0212 	add.w	r2, r7, #18
 8002dc4:	f107 0113 	add.w	r1, r7, #19
 8002dc8:	4618      	mov	r0, r3
 8002dca:	f000 fcb9 	bl	8003740 <SpiritRadioSearchChannelBwME>
  
  digRadioRegArray[3] = (uint8_t)((bwM<<4) | bwE);
 8002dce:	7cfb      	ldrb	r3, [r7, #19]
 8002dd0:	011b      	lsls	r3, r3, #4
 8002dd2:	b25a      	sxtb	r2, r3
 8002dd4:	7cbb      	ldrb	r3, [r7, #18]
 8002dd6:	b25b      	sxtb	r3, r3
 8002dd8:	4313      	orrs	r3, r2
 8002dda:	b25b      	sxtb	r3, r3
 8002ddc:	b2db      	uxtb	r3, r3
 8002dde:	76fb      	strb	r3, [r7, #27]
 
  float if_off=(3.0f*480140)/(s_lXtalFrequency>>12)-64;  /* #1035-D */
 8002de0:	4b38      	ldr	r3, [pc, #224]	; (8002ec4 <SpiritRadioInit+0x2c8>)
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	0b1b      	lsrs	r3, r3, #12
 8002de6:	4618      	mov	r0, r3
 8002de8:	f7fd ff24 	bl	8000c34 <__aeabi_ui2f>
 8002dec:	4603      	mov	r3, r0
 8002dee:	4619      	mov	r1, r3
 8002df0:	4836      	ldr	r0, [pc, #216]	; (8002ecc <SpiritRadioInit+0x2d0>)
 8002df2:	f7fe f82b 	bl	8000e4c <__aeabi_fdiv>
 8002df6:	4603      	mov	r3, r0
 8002df8:	f04f 4185 	mov.w	r1, #1115684864	; 0x42800000
 8002dfc:	4618      	mov	r0, r3
 8002dfe:	f7fd fe67 	bl	8000ad0 <__aeabi_fsub>
 8002e02:	4603      	mov	r3, r0
 8002e04:	627b      	str	r3, [r7, #36]	; 0x24
  
  uint8_t ifOffsetAna = ROUND(if_off);
 8002e06:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002e08:	f7fe f958 	bl	80010bc <__aeabi_f2uiz>
 8002e0c:	4603      	mov	r3, r0
 8002e0e:	4618      	mov	r0, r3
 8002e10:	f7fd ff10 	bl	8000c34 <__aeabi_ui2f>
 8002e14:	4603      	mov	r3, r0
 8002e16:	4619      	mov	r1, r3
 8002e18:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002e1a:	f7fd fe59 	bl	8000ad0 <__aeabi_fsub>
 8002e1e:	4603      	mov	r3, r0
 8002e20:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8002e24:	4618      	mov	r0, r3
 8002e26:	f7fe f919 	bl	800105c <__aeabi_fcmpgt>
 8002e2a:	4603      	mov	r3, r0
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d007      	beq.n	8002e40 <SpiritRadioInit+0x244>
 8002e30:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002e32:	f7fe f943 	bl	80010bc <__aeabi_f2uiz>
 8002e36:	4603      	mov	r3, r0
 8002e38:	b2db      	uxtb	r3, r3
 8002e3a:	3301      	adds	r3, #1
 8002e3c:	b2db      	uxtb	r3, r3
 8002e3e:	e004      	b.n	8002e4a <SpiritRadioInit+0x24e>
 8002e40:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002e42:	f7fe f93b 	bl	80010bc <__aeabi_f2uiz>
 8002e46:	4603      	mov	r3, r0
 8002e48:	b2db      	uxtb	r3, r3
 8002e4a:	73fb      	strb	r3, [r7, #15]
  
  if(s_lXtalFrequency<DOUBLE_XTAL_THR)
 8002e4c:	4b1d      	ldr	r3, [pc, #116]	; (8002ec4 <SpiritRadioInit+0x2c8>)
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	4a1d      	ldr	r2, [pc, #116]	; (8002ec8 <SpiritRadioInit+0x2cc>)
 8002e52:	4293      	cmp	r3, r2
 8002e54:	d802      	bhi.n	8002e5c <SpiritRadioInit+0x260>
  {
    /* if offset digital is the same in case of single xtal */
    anaRadioRegArray[1] = ifOffsetAna;
 8002e56:	7bfb      	ldrb	r3, [r7, #15]
 8002e58:	777b      	strb	r3, [r7, #29]
 8002e5a:	e03f      	b.n	8002edc <SpiritRadioInit+0x2e0>
  }
  else
  {
    if_off=(3.0f*480140)/(s_lXtalFrequency>>13)-64;      /* #1035-D */
 8002e5c:	4b19      	ldr	r3, [pc, #100]	; (8002ec4 <SpiritRadioInit+0x2c8>)
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	0b5b      	lsrs	r3, r3, #13
 8002e62:	4618      	mov	r0, r3
 8002e64:	f7fd fee6 	bl	8000c34 <__aeabi_ui2f>
 8002e68:	4603      	mov	r3, r0
 8002e6a:	4619      	mov	r1, r3
 8002e6c:	4817      	ldr	r0, [pc, #92]	; (8002ecc <SpiritRadioInit+0x2d0>)
 8002e6e:	f7fd ffed 	bl	8000e4c <__aeabi_fdiv>
 8002e72:	4603      	mov	r3, r0
 8002e74:	f04f 4185 	mov.w	r1, #1115684864	; 0x42800000
 8002e78:	4618      	mov	r0, r3
 8002e7a:	f7fd fe29 	bl	8000ad0 <__aeabi_fsub>
 8002e7e:	4603      	mov	r3, r0
 8002e80:	627b      	str	r3, [r7, #36]	; 0x24
    
    /* ... otherwise recompute it */
    anaRadioRegArray[1] = ROUND(if_off);
 8002e82:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002e84:	f7fe f91a 	bl	80010bc <__aeabi_f2uiz>
 8002e88:	4603      	mov	r3, r0
 8002e8a:	4618      	mov	r0, r3
 8002e8c:	f7fd fed2 	bl	8000c34 <__aeabi_ui2f>
 8002e90:	4603      	mov	r3, r0
 8002e92:	4619      	mov	r1, r3
 8002e94:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002e96:	f7fd fe1b 	bl	8000ad0 <__aeabi_fsub>
 8002e9a:	4603      	mov	r3, r0
 8002e9c:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8002ea0:	4618      	mov	r0, r3
 8002ea2:	f7fe f8db 	bl	800105c <__aeabi_fcmpgt>
 8002ea6:	4603      	mov	r3, r0
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d011      	beq.n	8002ed0 <SpiritRadioInit+0x2d4>
 8002eac:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002eae:	f7fe f905 	bl	80010bc <__aeabi_f2uiz>
 8002eb2:	4603      	mov	r3, r0
 8002eb4:	b2db      	uxtb	r3, r3
 8002eb6:	3301      	adds	r3, #1
 8002eb8:	b2db      	uxtb	r3, r3
 8002eba:	e00e      	b.n	8002eda <SpiritRadioInit+0x2de>
 8002ebc:	49742400 	.word	0x49742400
 8002ec0:	2000031c 	.word	0x2000031c
 8002ec4:	20000318 	.word	0x20000318
 8002ec8:	01c9c37f 	.word	0x01c9c37f
 8002ecc:	49afd520 	.word	0x49afd520
 8002ed0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002ed2:	f7fe f8f3 	bl	80010bc <__aeabi_f2uiz>
 8002ed6:	4603      	mov	r3, r0
 8002ed8:	b2db      	uxtb	r3, r3
 8002eda:	777b      	strb	r3, [r7, #29]
  }
  
  g_xStatus = SpiritSpiWriteRegisters(IF_OFFSET_ANA_BASE, 1, &ifOffsetAna);
 8002edc:	f107 030f 	add.w	r3, r7, #15
 8002ee0:	461a      	mov	r2, r3
 8002ee2:	2101      	movs	r1, #1
 8002ee4:	2007      	movs	r0, #7
 8002ee6:	f001 f8db 	bl	80040a0 <RadioSpiWriteRegisters>
 8002eea:	4602      	mov	r2, r0
 8002eec:	4b34      	ldr	r3, [pc, #208]	; (8002fc0 <SpiritRadioInit+0x3c4>)
 8002eee:	b212      	sxth	r2, r2
 8002ef0:	4611      	mov	r1, r2
 8002ef2:	7019      	strb	r1, [r3, #0]
 8002ef4:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8002ef8:	705a      	strb	r2, [r3, #1]

  
  /* Sets Xtal configuration */
  if(s_lXtalFrequency>DOUBLE_XTAL_THR)
 8002efa:	4b32      	ldr	r3, [pc, #200]	; (8002fc4 <SpiritRadioInit+0x3c8>)
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	4a32      	ldr	r2, [pc, #200]	; (8002fc8 <SpiritRadioInit+0x3cc>)
 8002f00:	4293      	cmp	r3, r2
 8002f02:	d90b      	bls.n	8002f1c <SpiritRadioInit+0x320>
  {
    SpiritRadioSetXtalFlag(XTAL_FLAG((s_lXtalFrequency/2)));
 8002f04:	4b2f      	ldr	r3, [pc, #188]	; (8002fc4 <SpiritRadioInit+0x3c8>)
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	4a30      	ldr	r2, [pc, #192]	; (8002fcc <SpiritRadioInit+0x3d0>)
 8002f0a:	4293      	cmp	r3, r2
 8002f0c:	bf8c      	ite	hi
 8002f0e:	2301      	movhi	r3, #1
 8002f10:	2300      	movls	r3, #0
 8002f12:	b2db      	uxtb	r3, r3
 8002f14:	4618      	mov	r0, r3
 8002f16:	f000 f85d 	bl	8002fd4 <SpiritRadioSetXtalFlag>
 8002f1a:	e00a      	b.n	8002f32 <SpiritRadioInit+0x336>
  }
  else
  {
    SpiritRadioSetXtalFlag(XTAL_FLAG(s_lXtalFrequency));
 8002f1c:	4b29      	ldr	r3, [pc, #164]	; (8002fc4 <SpiritRadioInit+0x3c8>)
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	4a2b      	ldr	r2, [pc, #172]	; (8002fd0 <SpiritRadioInit+0x3d4>)
 8002f22:	4293      	cmp	r3, r2
 8002f24:	bf8c      	ite	hi
 8002f26:	2301      	movhi	r3, #1
 8002f28:	2300      	movls	r3, #0
 8002f2a:	b2db      	uxtb	r3, r3
 8002f2c:	4618      	mov	r0, r3
 8002f2e:	f000 f851 	bl	8002fd4 <SpiritRadioSetXtalFlag>
  }
  
  /* Sets the channel number in the corresponding register */
  SpiritSpiWriteRegisters(CHNUM_BASE, 1, &pxSRadioInitStruct->cChannelNumber);
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	330c      	adds	r3, #12
 8002f36:	461a      	mov	r2, r3
 8002f38:	2101      	movs	r1, #1
 8002f3a:	206c      	movs	r0, #108	; 0x6c
 8002f3c:	f001 f8b0 	bl	80040a0 <RadioSpiWriteRegisters>
  
  /* Configures the Analog Radio registers */
  SpiritSpiWriteRegisters(CHSPACE_BASE, 4, anaRadioRegArray);
 8002f40:	f107 031c 	add.w	r3, r7, #28
 8002f44:	461a      	mov	r2, r3
 8002f46:	2104      	movs	r1, #4
 8002f48:	200c      	movs	r0, #12
 8002f4a:	f001 f8a9 	bl	80040a0 <RadioSpiWriteRegisters>
  
  /* Configures the Digital Radio registers */
  g_xStatus = SpiritSpiWriteRegisters(MOD1_BASE, 4, digRadioRegArray);
 8002f4e:	f107 0318 	add.w	r3, r7, #24
 8002f52:	461a      	mov	r2, r3
 8002f54:	2104      	movs	r1, #4
 8002f56:	201a      	movs	r0, #26
 8002f58:	f001 f8a2 	bl	80040a0 <RadioSpiWriteRegisters>
 8002f5c:	4602      	mov	r2, r0
 8002f5e:	4b18      	ldr	r3, [pc, #96]	; (8002fc0 <SpiritRadioInit+0x3c4>)
 8002f60:	b212      	sxth	r2, r2
 8002f62:	4611      	mov	r1, r2
 8002f64:	7019      	strb	r1, [r3, #0]
 8002f66:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8002f6a:	705a      	strb	r2, [r3, #1]
  
  /* Enable the freeze option of the AFC on the SYNC word */
  SpiritRadioAFCFreezeOnSync(S_ENABLE);
 8002f6c:	2001      	movs	r0, #1
 8002f6e:	f000 ff15 	bl	8003d9c <SpiritRadioAFCFreezeOnSync>
  
  /* Set the IQC correction optimal value */
  anaRadioRegArray[0]=0x80;
 8002f72:	2380      	movs	r3, #128	; 0x80
 8002f74:	773b      	strb	r3, [r7, #28]
  anaRadioRegArray[1]=0xE3;
 8002f76:	23e3      	movs	r3, #227	; 0xe3
 8002f78:	777b      	strb	r3, [r7, #29]
  g_xStatus = SpiritSpiWriteRegisters(0x99, 2, anaRadioRegArray);
 8002f7a:	f107 031c 	add.w	r3, r7, #28
 8002f7e:	461a      	mov	r2, r3
 8002f80:	2102      	movs	r1, #2
 8002f82:	2099      	movs	r0, #153	; 0x99
 8002f84:	f001 f88c 	bl	80040a0 <RadioSpiWriteRegisters>
 8002f88:	4602      	mov	r2, r0
 8002f8a:	4b0d      	ldr	r3, [pc, #52]	; (8002fc0 <SpiritRadioInit+0x3c4>)
 8002f8c:	b212      	sxth	r2, r2
 8002f8e:	4611      	mov	r1, r2
 8002f90:	7019      	strb	r1, [r3, #0]
 8002f92:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8002f96:	705a      	strb	r2, [r3, #1]
  
  anaRadioRegArray[0]=0x22;
 8002f98:	2322      	movs	r3, #34	; 0x22
 8002f9a:	773b      	strb	r3, [r7, #28]
  SpiritSpiWriteRegisters(0xBC, 1, anaRadioRegArray);
 8002f9c:	f107 031c 	add.w	r3, r7, #28
 8002fa0:	461a      	mov	r2, r3
 8002fa2:	2101      	movs	r1, #1
 8002fa4:	20bc      	movs	r0, #188	; 0xbc
 8002fa6:	f001 f87b 	bl	80040a0 <RadioSpiWriteRegisters>
  
  return SpiritRadioSetFrequencyBase(pxSRadioInitStruct->lFrequencyBase);
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	685b      	ldr	r3, [r3, #4]
 8002fae:	4618      	mov	r0, r3
 8002fb0:	f000 f9ae 	bl	8003310 <SpiritRadioSetFrequencyBase>
 8002fb4:	4603      	mov	r3, r0
  
}
 8002fb6:	4618      	mov	r0, r3
 8002fb8:	3734      	adds	r7, #52	; 0x34
 8002fba:	46bd      	mov	sp, r7
 8002fbc:	bd90      	pop	{r4, r7, pc}
 8002fbe:	bf00      	nop
 8002fc0:	2000031c 	.word	0x2000031c
 8002fc4:	20000318 	.word	0x20000318
 8002fc8:	01c9c380 	.word	0x01c9c380
 8002fcc:	02faf07f 	.word	0x02faf07f
 8002fd0:	017d783f 	.word	0x017d783f

08002fd4 <SpiritRadioSetXtalFlag>:
*         @arg XTAL_FLAG_24_MHz:  in case of 24 MHz crystal
*         @arg XTAL_FLAG_26_MHz:  in case of 26 MHz crystal
* @retval None.
*/
void SpiritRadioSetXtalFlag(XtalFlag xXtal)
{
 8002fd4:	b580      	push	{r7, lr}
 8002fd6:	b084      	sub	sp, #16
 8002fd8:	af00      	add	r7, sp, #0
 8002fda:	4603      	mov	r3, r0
 8002fdc:	71fb      	strb	r3, [r7, #7]
  uint8_t tempRegValue = 0x00;
 8002fde:	2300      	movs	r3, #0
 8002fe0:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  s_assert_param(IS_XTAL_FLAG(xXtal));
  
  /* Reads the ANA_FUNC_CONF_0 register */
  g_xStatus = SpiritSpiReadRegisters(ANA_FUNC_CONF0_BASE, 1, &tempRegValue);
 8002fe2:	f107 030f 	add.w	r3, r7, #15
 8002fe6:	461a      	mov	r2, r3
 8002fe8:	2101      	movs	r1, #1
 8002fea:	2001      	movs	r0, #1
 8002fec:	f001 f8a4 	bl	8004138 <RadioSpiReadRegisters>
 8002ff0:	4602      	mov	r2, r0
 8002ff2:	4b14      	ldr	r3, [pc, #80]	; (8003044 <SpiritRadioSetXtalFlag+0x70>)
 8002ff4:	b212      	sxth	r2, r2
 8002ff6:	4611      	mov	r1, r2
 8002ff8:	7019      	strb	r1, [r3, #0]
 8002ffa:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8002ffe:	705a      	strb	r2, [r3, #1]
  if(xXtal == XTAL_FLAG_26_MHz)
 8003000:	79fb      	ldrb	r3, [r7, #7]
 8003002:	2b01      	cmp	r3, #1
 8003004:	d105      	bne.n	8003012 <SpiritRadioSetXtalFlag+0x3e>
  {
    tempRegValue|=SELECT_24_26_MHZ_MASK;
 8003006:	7bfb      	ldrb	r3, [r7, #15]
 8003008:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800300c:	b2db      	uxtb	r3, r3
 800300e:	73fb      	strb	r3, [r7, #15]
 8003010:	e004      	b.n	800301c <SpiritRadioSetXtalFlag+0x48>
  }
  else
  {
    tempRegValue &= (~SELECT_24_26_MHZ_MASK);
 8003012:	7bfb      	ldrb	r3, [r7, #15]
 8003014:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003018:	b2db      	uxtb	r3, r3
 800301a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Sets the 24_26MHz_SELECT field in the ANA_FUNC_CONF_0 register */
  g_xStatus = SpiritSpiWriteRegisters(ANA_FUNC_CONF0_BASE, 1, &tempRegValue);
 800301c:	f107 030f 	add.w	r3, r7, #15
 8003020:	461a      	mov	r2, r3
 8003022:	2101      	movs	r1, #1
 8003024:	2001      	movs	r0, #1
 8003026:	f001 f83b 	bl	80040a0 <RadioSpiWriteRegisters>
 800302a:	4602      	mov	r2, r0
 800302c:	4b05      	ldr	r3, [pc, #20]	; (8003044 <SpiritRadioSetXtalFlag+0x70>)
 800302e:	b212      	sxth	r2, r2
 8003030:	4611      	mov	r1, r2
 8003032:	7019      	strb	r1, [r3, #0]
 8003034:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8003038:	705a      	strb	r2, [r3, #1]
  
}
 800303a:	bf00      	nop
 800303c:	3710      	adds	r7, #16
 800303e:	46bd      	mov	sp, r7
 8003040:	bd80      	pop	{r7, pc}
 8003042:	bf00      	nop
 8003044:	2000031c 	.word	0x2000031c

08003048 <SpiritRadioSearchWCP>:
*         <li> Low Band: from 300 MHz to 348 MHz </li>
*         <li> Very low Band: from 150 MHz to 174 MHz </li> </ul>
* @retval uint8_t Charge pump word.
*/
uint8_t SpiritRadioSearchWCP(uint32_t lFc)
{
 8003048:	b480      	push	{r7}
 800304a:	b085      	sub	sp, #20
 800304c:	af00      	add	r7, sp, #0
 800304e:	6078      	str	r0, [r7, #4]
  int8_t i=0;
 8003050:	2300      	movs	r3, #0
 8003052:	73fb      	strb	r3, [r7, #15]
  uint32_t vcofreq=0;
 8003054:	2300      	movs	r3, #0
 8003056:	60bb      	str	r3, [r7, #8]
  uint8_t BFactor=0;
 8003058:	2300      	movs	r3, #0
 800305a:	73bb      	strb	r3, [r7, #14]
  
  /* Check the channel center frequency is in one of the possible range */
  s_assert_param(IS_FREQUENCY_BAND(lFc));
  
  /* Search the operating band */
  if(IS_FREQUENCY_BAND_HIGH(lFc))
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	4a3a      	ldr	r2, [pc, #232]	; (8003148 <SpiritRadioSearchWCP+0x100>)
 8003060:	4293      	cmp	r3, r2
 8003062:	d306      	bcc.n	8003072 <SpiritRadioSearchWCP+0x2a>
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	4a39      	ldr	r2, [pc, #228]	; (800314c <SpiritRadioSearchWCP+0x104>)
 8003068:	4293      	cmp	r3, r2
 800306a:	d802      	bhi.n	8003072 <SpiritRadioSearchWCP+0x2a>
  {
    BFactor = HIGH_BAND_FACTOR;
 800306c:	2306      	movs	r3, #6
 800306e:	73bb      	strb	r3, [r7, #14]
 8003070:	e01f      	b.n	80030b2 <SpiritRadioSearchWCP+0x6a>
  }
  else if(IS_FREQUENCY_BAND_MIDDLE(lFc))
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	4a36      	ldr	r2, [pc, #216]	; (8003150 <SpiritRadioSearchWCP+0x108>)
 8003076:	4293      	cmp	r3, r2
 8003078:	d906      	bls.n	8003088 <SpiritRadioSearchWCP+0x40>
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	4a35      	ldr	r2, [pc, #212]	; (8003154 <SpiritRadioSearchWCP+0x10c>)
 800307e:	4293      	cmp	r3, r2
 8003080:	d802      	bhi.n	8003088 <SpiritRadioSearchWCP+0x40>
  {
    BFactor = MIDDLE_BAND_FACTOR;
 8003082:	230c      	movs	r3, #12
 8003084:	73bb      	strb	r3, [r7, #14]
 8003086:	e014      	b.n	80030b2 <SpiritRadioSearchWCP+0x6a>
  }
  else if(IS_FREQUENCY_BAND_LOW(lFc))
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	4a33      	ldr	r2, [pc, #204]	; (8003158 <SpiritRadioSearchWCP+0x110>)
 800308c:	4293      	cmp	r3, r2
 800308e:	d906      	bls.n	800309e <SpiritRadioSearchWCP+0x56>
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	4a32      	ldr	r2, [pc, #200]	; (800315c <SpiritRadioSearchWCP+0x114>)
 8003094:	4293      	cmp	r3, r2
 8003096:	d802      	bhi.n	800309e <SpiritRadioSearchWCP+0x56>
  {
    BFactor = LOW_BAND_FACTOR;
 8003098:	2310      	movs	r3, #16
 800309a:	73bb      	strb	r3, [r7, #14]
 800309c:	e009      	b.n	80030b2 <SpiritRadioSearchWCP+0x6a>
  }
  else if(IS_FREQUENCY_BAND_VERY_LOW(lFc))
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	4a2f      	ldr	r2, [pc, #188]	; (8003160 <SpiritRadioSearchWCP+0x118>)
 80030a2:	4293      	cmp	r3, r2
 80030a4:	d905      	bls.n	80030b2 <SpiritRadioSearchWCP+0x6a>
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	4a2e      	ldr	r2, [pc, #184]	; (8003164 <SpiritRadioSearchWCP+0x11c>)
 80030aa:	4293      	cmp	r3, r2
 80030ac:	d801      	bhi.n	80030b2 <SpiritRadioSearchWCP+0x6a>
  {
    BFactor = VERY_LOW_BAND_FACTOR;
 80030ae:	2320      	movs	r3, #32
 80030b0:	73bb      	strb	r3, [r7, #14]
  }
  
  /* Calculates the VCO frequency VCOFreq = lFc*B */
  vcofreq = lFc/1000*BFactor;
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	4a2c      	ldr	r2, [pc, #176]	; (8003168 <SpiritRadioSearchWCP+0x120>)
 80030b6:	fba2 2303 	umull	r2, r3, r2, r3
 80030ba:	099b      	lsrs	r3, r3, #6
 80030bc:	7bba      	ldrb	r2, [r7, #14]
 80030be:	fb02 f303 	mul.w	r3, r2, r3
 80030c2:	60bb      	str	r3, [r7, #8]
  
  /* Search in the vco frequency array the charge pump word */
  if(vcofreq>=((uint32_t)s_vectnVCOFreq[15])*1000)
 80030c4:	f241 631f 	movw	r3, #5663	; 0x161f
 80030c8:	461a      	mov	r2, r3
 80030ca:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80030ce:	fb02 f303 	mul.w	r3, r2, r3
 80030d2:	68ba      	ldr	r2, [r7, #8]
 80030d4:	429a      	cmp	r2, r3
 80030d6:	d302      	bcc.n	80030de <SpiritRadioSearchWCP+0x96>
  {
    i=15;
 80030d8:	230f      	movs	r3, #15
 80030da:	73fb      	strb	r3, [r7, #15]
 80030dc:	e023      	b.n	8003126 <SpiritRadioSearchWCP+0xde>
  }
  else
  {
    /* Search the value */
    for(i=0 ; i<15 && vcofreq>((uint32_t)s_vectnVCOFreq[i])*1000 ; i++);
 80030de:	2300      	movs	r3, #0
 80030e0:	73fb      	strb	r3, [r7, #15]
 80030e2:	e005      	b.n	80030f0 <SpiritRadioSearchWCP+0xa8>
 80030e4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80030e8:	b2db      	uxtb	r3, r3
 80030ea:	3301      	adds	r3, #1
 80030ec:	b2db      	uxtb	r3, r3
 80030ee:	73fb      	strb	r3, [r7, #15]
 80030f0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80030f4:	2b0e      	cmp	r3, #14
 80030f6:	dc0c      	bgt.n	8003112 <SpiritRadioSearchWCP+0xca>
 80030f8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80030fc:	4a1b      	ldr	r2, [pc, #108]	; (800316c <SpiritRadioSearchWCP+0x124>)
 80030fe:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003102:	461a      	mov	r2, r3
 8003104:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003108:	fb02 f303 	mul.w	r3, r2, r3
 800310c:	68ba      	ldr	r2, [r7, #8]
 800310e:	429a      	cmp	r2, r3
 8003110:	d8e8      	bhi.n	80030e4 <SpiritRadioSearchWCP+0x9c>
    
    /* Be sure that it is the best approssimation */
    if (i!=0)
 8003112:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003116:	2b00      	cmp	r3, #0
 8003118:	d005      	beq.n	8003126 <SpiritRadioSearchWCP+0xde>
      i--;
 800311a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800311e:	b2db      	uxtb	r3, r3
 8003120:	3b01      	subs	r3, #1
 8003122:	b2db      	uxtb	r3, r3
 8003124:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Return index */
  return (i%8);
 8003126:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800312a:	425a      	negs	r2, r3
 800312c:	f003 0307 	and.w	r3, r3, #7
 8003130:	f002 0207 	and.w	r2, r2, #7
 8003134:	bf58      	it	pl
 8003136:	4253      	negpl	r3, r2
 8003138:	b25b      	sxtb	r3, r3
 800313a:	b2db      	uxtb	r3, r3
  
}
 800313c:	4618      	mov	r0, r3
 800313e:	3714      	adds	r7, #20
 8003140:	46bd      	mov	sp, r7
 8003142:	bc80      	pop	{r7}
 8003144:	4770      	bx	lr
 8003146:	bf00      	nop
 8003148:	2e5f5680 	.word	0x2e5f5680
 800314c:	390c2fe0 	.word	0x390c2fe0
 8003150:	1701e47f 	.word	0x1701e47f
 8003154:	1c146a60 	.word	0x1c146a60
 8003158:	11d260bf 	.word	0x11d260bf
 800315c:	14ced7e0 	.word	0x14ced7e0
 8003160:	08e18f3f 	.word	0x08e18f3f
 8003164:	0a6fd060 	.word	0x0a6fd060
 8003168:	10624dd3 	.word	0x10624dd3
 800316c:	0800a204 	.word	0x0800a204

08003170 <SpiritRadioGetSynthWord>:
* @brief  Returns the synth word.
* @param  None.
* @retval uint32_t Synth word.
*/
uint32_t SpiritRadioGetSynthWord(void)
{
 8003170:	b580      	push	{r7, lr}
 8003172:	b082      	sub	sp, #8
 8003174:	af00      	add	r7, sp, #0
  uint8_t regArray[4];
  
  /* Reads the SYNTH registers, build the synth word and return it */
  g_xStatus = SpiritSpiReadRegisters(SYNT3_BASE, 4, regArray);
 8003176:	1d3b      	adds	r3, r7, #4
 8003178:	461a      	mov	r2, r3
 800317a:	2104      	movs	r1, #4
 800317c:	2008      	movs	r0, #8
 800317e:	f000 ffdb 	bl	8004138 <RadioSpiReadRegisters>
 8003182:	4602      	mov	r2, r0
 8003184:	4b0c      	ldr	r3, [pc, #48]	; (80031b8 <SpiritRadioGetSynthWord+0x48>)
 8003186:	b212      	sxth	r2, r2
 8003188:	4611      	mov	r1, r2
 800318a:	7019      	strb	r1, [r3, #0]
 800318c:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8003190:	705a      	strb	r2, [r3, #1]
  return ((((uint32_t)(regArray[0]&0x1F))<<21)+(((uint32_t)(regArray[1]))<<13)+\
 8003192:	793b      	ldrb	r3, [r7, #4]
 8003194:	055b      	lsls	r3, r3, #21
 8003196:	f003 7278 	and.w	r2, r3, #65011712	; 0x3e00000
 800319a:	797b      	ldrb	r3, [r7, #5]
 800319c:	035b      	lsls	r3, r3, #13
 800319e:	441a      	add	r2, r3
    (((uint32_t)(regArray[2]))<<5)+(((uint32_t)(regArray[3]))>>3));
 80031a0:	79bb      	ldrb	r3, [r7, #6]
 80031a2:	015b      	lsls	r3, r3, #5
  return ((((uint32_t)(regArray[0]&0x1F))<<21)+(((uint32_t)(regArray[1]))<<13)+\
 80031a4:	4413      	add	r3, r2
    (((uint32_t)(regArray[2]))<<5)+(((uint32_t)(regArray[3]))>>3));
 80031a6:	79fa      	ldrb	r2, [r7, #7]
 80031a8:	08d2      	lsrs	r2, r2, #3
 80031aa:	b2d2      	uxtb	r2, r2
 80031ac:	4413      	add	r3, r2
  
}
 80031ae:	4618      	mov	r0, r3
 80031b0:	3708      	adds	r7, #8
 80031b2:	46bd      	mov	sp, r7
 80031b4:	bd80      	pop	{r7, pc}
 80031b6:	bf00      	nop
 80031b8:	2000031c 	.word	0x2000031c

080031bc <SpiritRadioGetBand>:
*         @arg  MIDDLE_BAND: Middle Band selected: from 387 MHz to 470 MHz
*         @arg  LOW_BAND:  Low Band selected: from 300 MHz to 348 MHz
*         @arg  VERY_LOW_BAND:  Very low Band selected: from 150 MHz to 174 MHz
*/
BandSelect SpiritRadioGetBand(void)
{
 80031bc:	b580      	push	{r7, lr}
 80031be:	b082      	sub	sp, #8
 80031c0:	af00      	add	r7, sp, #0
  uint8_t tempRegValue;
  
  /* Reads the SYNT0 register */
  g_xStatus = SpiritSpiReadRegisters(SYNT0_BASE, 1, &tempRegValue);
 80031c2:	1dfb      	adds	r3, r7, #7
 80031c4:	461a      	mov	r2, r3
 80031c6:	2101      	movs	r1, #1
 80031c8:	200b      	movs	r0, #11
 80031ca:	f000 ffb5 	bl	8004138 <RadioSpiReadRegisters>
 80031ce:	4602      	mov	r2, r0
 80031d0:	4b10      	ldr	r3, [pc, #64]	; (8003214 <SpiritRadioGetBand+0x58>)
 80031d2:	b212      	sxth	r2, r2
 80031d4:	4611      	mov	r1, r2
 80031d6:	7019      	strb	r1, [r3, #0]
 80031d8:	f3c2 2207 	ubfx	r2, r2, #8, #8
 80031dc:	705a      	strb	r2, [r3, #1]
  
  /* Mask the Band selected field */
  if((tempRegValue & 0x07) == SYNT0_BS_6)
 80031de:	79fb      	ldrb	r3, [r7, #7]
 80031e0:	f003 0307 	and.w	r3, r3, #7
 80031e4:	2b01      	cmp	r3, #1
 80031e6:	d101      	bne.n	80031ec <SpiritRadioGetBand+0x30>
  {
    return HIGH_BAND;
 80031e8:	2300      	movs	r3, #0
 80031ea:	e00e      	b.n	800320a <SpiritRadioGetBand+0x4e>
  }
  else if ((tempRegValue & 0x07) == SYNT0_BS_12)
 80031ec:	79fb      	ldrb	r3, [r7, #7]
 80031ee:	f003 0307 	and.w	r3, r3, #7
 80031f2:	2b03      	cmp	r3, #3
 80031f4:	d101      	bne.n	80031fa <SpiritRadioGetBand+0x3e>
  {
    return MIDDLE_BAND;
 80031f6:	2301      	movs	r3, #1
 80031f8:	e007      	b.n	800320a <SpiritRadioGetBand+0x4e>
  }
  else if ((tempRegValue & 0x07) == SYNT0_BS_16)
 80031fa:	79fb      	ldrb	r3, [r7, #7]
 80031fc:	f003 0307 	and.w	r3, r3, #7
 8003200:	2b04      	cmp	r3, #4
 8003202:	d101      	bne.n	8003208 <SpiritRadioGetBand+0x4c>
  {
    return LOW_BAND;
 8003204:	2302      	movs	r3, #2
 8003206:	e000      	b.n	800320a <SpiritRadioGetBand+0x4e>
  }
  else
  {
    return VERY_LOW_BAND;
 8003208:	2303      	movs	r3, #3
  }
  
}
 800320a:	4618      	mov	r0, r3
 800320c:	3708      	adds	r7, #8
 800320e:	46bd      	mov	sp, r7
 8003210:	bd80      	pop	{r7, pc}
 8003212:	bf00      	nop
 8003214:	2000031c 	.word	0x2000031c

08003218 <SpiritRadioGetChannel>:
* @brief  Returns the actual channel number.
* @param  None.
* @retval uint8_t Actual channel number.
*/
uint8_t SpiritRadioGetChannel(void)
{
 8003218:	b580      	push	{r7, lr}
 800321a:	b082      	sub	sp, #8
 800321c:	af00      	add	r7, sp, #0
  uint8_t tempRegValue;
  
  /* Reads the CHNUM register and return the value */
  g_xStatus = SpiritSpiReadRegisters(CHNUM_BASE, 1, &tempRegValue);
 800321e:	1dfb      	adds	r3, r7, #7
 8003220:	461a      	mov	r2, r3
 8003222:	2101      	movs	r1, #1
 8003224:	206c      	movs	r0, #108	; 0x6c
 8003226:	f000 ff87 	bl	8004138 <RadioSpiReadRegisters>
 800322a:	4602      	mov	r2, r0
 800322c:	4b05      	ldr	r3, [pc, #20]	; (8003244 <SpiritRadioGetChannel+0x2c>)
 800322e:	b212      	sxth	r2, r2
 8003230:	4611      	mov	r1, r2
 8003232:	7019      	strb	r1, [r3, #0]
 8003234:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8003238:	705a      	strb	r2, [r3, #1]
  
  return tempRegValue;
 800323a:	79fb      	ldrb	r3, [r7, #7]
  
}
 800323c:	4618      	mov	r0, r3
 800323e:	3708      	adds	r7, #8
 8003240:	46bd      	mov	sp, r7
 8003242:	bd80      	pop	{r7, pc}
 8003244:	2000031c 	.word	0x2000031c

08003248 <SpiritRadioGetChannelSpace>:
* @param  None.
* @retval uint32_t Channel space. The channel space is: CS = channel_space_factor x XtalFrequency/2^15
*         where channel_space_factor is the CHSPACE register value.
*/
uint32_t SpiritRadioGetChannelSpace(void)
{
 8003248:	b580      	push	{r7, lr}
 800324a:	b082      	sub	sp, #8
 800324c:	af00      	add	r7, sp, #0
  uint8_t channelSpaceFactor;
  
  /* Reads the CHSPACE register, calculate the channel space and return it */
  g_xStatus = SpiritSpiReadRegisters(CHSPACE_BASE, 1, &channelSpaceFactor);
 800324e:	1dfb      	adds	r3, r7, #7
 8003250:	461a      	mov	r2, r3
 8003252:	2101      	movs	r1, #1
 8003254:	200c      	movs	r0, #12
 8003256:	f000 ff6f 	bl	8004138 <RadioSpiReadRegisters>
 800325a:	4602      	mov	r2, r0
 800325c:	4b08      	ldr	r3, [pc, #32]	; (8003280 <SpiritRadioGetChannelSpace+0x38>)
 800325e:	b212      	sxth	r2, r2
 8003260:	4611      	mov	r1, r2
 8003262:	7019      	strb	r1, [r3, #0]
 8003264:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8003268:	705a      	strb	r2, [r3, #1]
  
  /* Compute the Hertz value and return it */
  return ((channelSpaceFactor*s_lXtalFrequency)/CHSPACE_DIVIDER);
 800326a:	79fb      	ldrb	r3, [r7, #7]
 800326c:	461a      	mov	r2, r3
 800326e:	4b05      	ldr	r3, [pc, #20]	; (8003284 <SpiritRadioGetChannelSpace+0x3c>)
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	fb02 f303 	mul.w	r3, r2, r3
 8003276:	0bdb      	lsrs	r3, r3, #15
  
}
 8003278:	4618      	mov	r0, r3
 800327a:	3708      	adds	r7, #8
 800327c:	46bd      	mov	sp, r7
 800327e:	bd80      	pop	{r7, pc}
 8003280:	2000031c 	.word	0x2000031c
 8003284:	20000318 	.word	0x20000318

08003288 <SpiritRadioGetFrequencyOffset>:
* @brief  Returns the actual frequency offset.
* @param  None.
* @retval int32_t Frequency offset expressed in Hz as signed word.
*/
int32_t SpiritRadioGetFrequencyOffset(void)
{
 8003288:	b580      	push	{r7, lr}
 800328a:	b082      	sub	sp, #8
 800328c:	af00      	add	r7, sp, #0
  uint8_t tempArray[2];
  int16_t xtalOffsetFactor;
  
  /* Reads the FC_OFFSET registers */
  g_xStatus = SpiritSpiReadRegisters(FC_OFFSET1_BASE, 2, tempArray);
 800328e:	1d3b      	adds	r3, r7, #4
 8003290:	461a      	mov	r2, r3
 8003292:	2102      	movs	r1, #2
 8003294:	200e      	movs	r0, #14
 8003296:	f000 ff4f 	bl	8004138 <RadioSpiReadRegisters>
 800329a:	4602      	mov	r2, r0
 800329c:	4b1a      	ldr	r3, [pc, #104]	; (8003308 <SpiritRadioGetFrequencyOffset+0x80>)
 800329e:	b212      	sxth	r2, r2
 80032a0:	4611      	mov	r1, r2
 80032a2:	7019      	strb	r1, [r3, #0]
 80032a4:	f3c2 2207 	ubfx	r2, r2, #8, #8
 80032a8:	705a      	strb	r2, [r3, #1]
  
  /* Calculates the Offset Factor */
  uint16_t xtalOffTemp = ((((uint16_t)tempArray[0])<<8)+((uint16_t)tempArray[1]));
 80032aa:	793b      	ldrb	r3, [r7, #4]
 80032ac:	b29b      	uxth	r3, r3
 80032ae:	021b      	lsls	r3, r3, #8
 80032b0:	b29a      	uxth	r2, r3
 80032b2:	797b      	ldrb	r3, [r7, #5]
 80032b4:	b29b      	uxth	r3, r3
 80032b6:	4413      	add	r3, r2
 80032b8:	b29b      	uxth	r3, r3
 80032ba:	807b      	strh	r3, [r7, #2]
  
  if(xtalOffTemp & 0x0800)
 80032bc:	887b      	ldrh	r3, [r7, #2]
 80032be:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d007      	beq.n	80032d6 <SpiritRadioGetFrequencyOffset+0x4e>
  {
    xtalOffTemp = xtalOffTemp | 0xF000;
 80032c6:	887b      	ldrh	r3, [r7, #2]
 80032c8:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 80032cc:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 80032d0:	b29b      	uxth	r3, r3
 80032d2:	807b      	strh	r3, [r7, #2]
 80032d4:	e004      	b.n	80032e0 <SpiritRadioGetFrequencyOffset+0x58>
  }
  else
  {
    xtalOffTemp = xtalOffTemp & 0x0FFF;
 80032d6:	887b      	ldrh	r3, [r7, #2]
 80032d8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80032dc:	b29b      	uxth	r3, r3
 80032de:	807b      	strh	r3, [r7, #2]
  }
  
  xtalOffsetFactor = *((int16_t*)(&xtalOffTemp));
 80032e0:	1cbb      	adds	r3, r7, #2
 80032e2:	881b      	ldrh	r3, [r3, #0]
 80032e4:	80fb      	strh	r3, [r7, #6]
  
  /* Calculates the frequency offset and return it */
  return ((int32_t)(xtalOffsetFactor*s_lXtalFrequency)/FBASE_DIVIDER);
 80032e6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80032ea:	4a08      	ldr	r2, [pc, #32]	; (800330c <SpiritRadioGetFrequencyOffset+0x84>)
 80032ec:	6812      	ldr	r2, [r2, #0]
 80032ee:	fb02 f303 	mul.w	r3, r2, r3
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	da03      	bge.n	80032fe <SpiritRadioGetFrequencyOffset+0x76>
 80032f6:	f503 337f 	add.w	r3, r3, #261120	; 0x3fc00
 80032fa:	f203 33ff 	addw	r3, r3, #1023	; 0x3ff
 80032fe:	149b      	asrs	r3, r3, #18
  
}
 8003300:	4618      	mov	r0, r3
 8003302:	3708      	adds	r7, #8
 8003304:	46bd      	mov	sp, r7
 8003306:	bd80      	pop	{r7, pc}
 8003308:	2000031c 	.word	0x2000031c
 800330c:	20000318 	.word	0x20000318

08003310 <SpiritRadioSetFrequencyBase>:
*         the corresponding register. The user shall fix it before call this API.
* @param  lFBase the base carrier frequency expressed in Hz as unsigned word.
* @retval Error code: 0=no error, 1=error during calibration of VCO.
*/
uint8_t SpiritRadioSetFrequencyBase(uint32_t lFBase)
{
 8003310:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8003314:	b08a      	sub	sp, #40	; 0x28
 8003316:	af00      	add	r7, sp, #0
 8003318:	6078      	str	r0, [r7, #4]
  uint32_t synthWord, Fc;
  uint8_t band=0, anaRadioRegArray[4], wcp;
 800331a:	2300      	movs	r3, #0
 800331c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  
  /* Check the parameter */
  s_assert_param(IS_FREQUENCY_BAND(lFBase));
  
  /* Search the operating band */
  if(IS_FREQUENCY_BAND_HIGH(lFBase))
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	4a79      	ldr	r2, [pc, #484]	; (8003508 <SpiritRadioSetFrequencyBase+0x1f8>)
 8003324:	4293      	cmp	r3, r2
 8003326:	d307      	bcc.n	8003338 <SpiritRadioSetFrequencyBase+0x28>
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	4a78      	ldr	r2, [pc, #480]	; (800350c <SpiritRadioSetFrequencyBase+0x1fc>)
 800332c:	4293      	cmp	r3, r2
 800332e:	d803      	bhi.n	8003338 <SpiritRadioSetFrequencyBase+0x28>
  {
    band = HIGH_BAND;
 8003330:	2300      	movs	r3, #0
 8003332:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8003336:	e022      	b.n	800337e <SpiritRadioSetFrequencyBase+0x6e>
  }
  else if(IS_FREQUENCY_BAND_MIDDLE(lFBase))
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	4a75      	ldr	r2, [pc, #468]	; (8003510 <SpiritRadioSetFrequencyBase+0x200>)
 800333c:	4293      	cmp	r3, r2
 800333e:	d907      	bls.n	8003350 <SpiritRadioSetFrequencyBase+0x40>
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	4a74      	ldr	r2, [pc, #464]	; (8003514 <SpiritRadioSetFrequencyBase+0x204>)
 8003344:	4293      	cmp	r3, r2
 8003346:	d803      	bhi.n	8003350 <SpiritRadioSetFrequencyBase+0x40>
  {
    band = MIDDLE_BAND;
 8003348:	2301      	movs	r3, #1
 800334a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800334e:	e016      	b.n	800337e <SpiritRadioSetFrequencyBase+0x6e>
  }
  else if(IS_FREQUENCY_BAND_LOW(lFBase))
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	4a71      	ldr	r2, [pc, #452]	; (8003518 <SpiritRadioSetFrequencyBase+0x208>)
 8003354:	4293      	cmp	r3, r2
 8003356:	d907      	bls.n	8003368 <SpiritRadioSetFrequencyBase+0x58>
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	4a70      	ldr	r2, [pc, #448]	; (800351c <SpiritRadioSetFrequencyBase+0x20c>)
 800335c:	4293      	cmp	r3, r2
 800335e:	d803      	bhi.n	8003368 <SpiritRadioSetFrequencyBase+0x58>
  {
    band = LOW_BAND;
 8003360:	2302      	movs	r3, #2
 8003362:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8003366:	e00a      	b.n	800337e <SpiritRadioSetFrequencyBase+0x6e>
  }
  else if(IS_FREQUENCY_BAND_VERY_LOW(lFBase))
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	4a6d      	ldr	r2, [pc, #436]	; (8003520 <SpiritRadioSetFrequencyBase+0x210>)
 800336c:	4293      	cmp	r3, r2
 800336e:	d906      	bls.n	800337e <SpiritRadioSetFrequencyBase+0x6e>
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	4a6c      	ldr	r2, [pc, #432]	; (8003524 <SpiritRadioSetFrequencyBase+0x214>)
 8003374:	4293      	cmp	r3, r2
 8003376:	d802      	bhi.n	800337e <SpiritRadioSetFrequencyBase+0x6e>
  {
    band = VERY_LOW_BAND;
 8003378:	2303      	movs	r3, #3
 800337a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }
  
  int32_t FOffset  = SpiritRadioGetFrequencyOffset();
 800337e:	f7ff ff83 	bl	8003288 <SpiritRadioGetFrequencyOffset>
 8003382:	6238      	str	r0, [r7, #32]
  uint32_t lChannelSpace  = SpiritRadioGetChannelSpace();
 8003384:	f7ff ff60 	bl	8003248 <SpiritRadioGetChannelSpace>
 8003388:	61f8      	str	r0, [r7, #28]
  uint8_t cChannelNum = SpiritRadioGetChannel();
 800338a:	f7ff ff45 	bl	8003218 <SpiritRadioGetChannel>
 800338e:	4603      	mov	r3, r0
 8003390:	76fb      	strb	r3, [r7, #27]
  
  /* Calculates the channel center frequency */
  Fc = lFBase + FOffset + lChannelSpace*cChannelNum;
 8003392:	6a3a      	ldr	r2, [r7, #32]
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	441a      	add	r2, r3
 8003398:	7efb      	ldrb	r3, [r7, #27]
 800339a:	69f9      	ldr	r1, [r7, #28]
 800339c:	fb01 f303 	mul.w	r3, r1, r3
 80033a0:	4413      	add	r3, r2
 80033a2:	617b      	str	r3, [r7, #20]
  
  /* Reads the reference divider */
  uint8_t cRefDiv = (uint8_t)SpiritRadioGetRefDiv()+1;
 80033a4:	f000 fd5c 	bl	8003e60 <SpiritRadioGetRefDiv>
 80033a8:	4603      	mov	r3, r0
 80033aa:	3301      	adds	r3, #1
 80033ac:	74fb      	strb	r3, [r7, #19]
  
  /* Selects the VCO */
  switch(band)
 80033ae:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80033b2:	2b03      	cmp	r3, #3
 80033b4:	d839      	bhi.n	800342a <SpiritRadioSetFrequencyBase+0x11a>
 80033b6:	a201      	add	r2, pc, #4	; (adr r2, 80033bc <SpiritRadioSetFrequencyBase+0xac>)
 80033b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80033bc:	08003415 	.word	0x08003415
 80033c0:	080033fd 	.word	0x080033fd
 80033c4:	080033e5 	.word	0x080033e5
 80033c8:	080033cd 	.word	0x080033cd
  {
  case VERY_LOW_BAND:
    if(Fc<161281250)
 80033cc:	697b      	ldr	r3, [r7, #20]
 80033ce:	4a56      	ldr	r2, [pc, #344]	; (8003528 <SpiritRadioSetFrequencyBase+0x218>)
 80033d0:	4293      	cmp	r3, r2
 80033d2:	d803      	bhi.n	80033dc <SpiritRadioSetFrequencyBase+0xcc>
    {
      SpiritCalibrationSelectVco(VCO_L);
 80033d4:	2000      	movs	r0, #0
 80033d6:	f7fe fde7 	bl	8001fa8 <SpiritCalibrationSelectVco>
    }
    else
    {
      SpiritCalibrationSelectVco(VCO_H);
    }
    break;
 80033da:	e026      	b.n	800342a <SpiritRadioSetFrequencyBase+0x11a>
      SpiritCalibrationSelectVco(VCO_H);
 80033dc:	2001      	movs	r0, #1
 80033de:	f7fe fde3 	bl	8001fa8 <SpiritCalibrationSelectVco>
    break;
 80033e2:	e022      	b.n	800342a <SpiritRadioSetFrequencyBase+0x11a>
    
  case LOW_BAND:
    if(Fc<322562500)
 80033e4:	697b      	ldr	r3, [r7, #20]
 80033e6:	4a51      	ldr	r2, [pc, #324]	; (800352c <SpiritRadioSetFrequencyBase+0x21c>)
 80033e8:	4293      	cmp	r3, r2
 80033ea:	d803      	bhi.n	80033f4 <SpiritRadioSetFrequencyBase+0xe4>
    {
      SpiritCalibrationSelectVco(VCO_L);
 80033ec:	2000      	movs	r0, #0
 80033ee:	f7fe fddb 	bl	8001fa8 <SpiritCalibrationSelectVco>
    }
    else
    {
      SpiritCalibrationSelectVco(VCO_H);
    }
    break;
 80033f2:	e01a      	b.n	800342a <SpiritRadioSetFrequencyBase+0x11a>
      SpiritCalibrationSelectVco(VCO_H);
 80033f4:	2001      	movs	r0, #1
 80033f6:	f7fe fdd7 	bl	8001fa8 <SpiritCalibrationSelectVco>
    break;
 80033fa:	e016      	b.n	800342a <SpiritRadioSetFrequencyBase+0x11a>
    
  case MIDDLE_BAND:
    if(Fc<430083334)
 80033fc:	697b      	ldr	r3, [r7, #20]
 80033fe:	4a4c      	ldr	r2, [pc, #304]	; (8003530 <SpiritRadioSetFrequencyBase+0x220>)
 8003400:	4293      	cmp	r3, r2
 8003402:	d803      	bhi.n	800340c <SpiritRadioSetFrequencyBase+0xfc>
    {
      SpiritCalibrationSelectVco(VCO_L);
 8003404:	2000      	movs	r0, #0
 8003406:	f7fe fdcf 	bl	8001fa8 <SpiritCalibrationSelectVco>
    }
    else
    {
      SpiritCalibrationSelectVco(VCO_H);
    }
    break;
 800340a:	e00e      	b.n	800342a <SpiritRadioSetFrequencyBase+0x11a>
      SpiritCalibrationSelectVco(VCO_H);
 800340c:	2001      	movs	r0, #1
 800340e:	f7fe fdcb 	bl	8001fa8 <SpiritCalibrationSelectVco>
    break;
 8003412:	e00a      	b.n	800342a <SpiritRadioSetFrequencyBase+0x11a>
    
  case HIGH_BAND:
    if(Fc<860166667)
 8003414:	697b      	ldr	r3, [r7, #20]
 8003416:	4a47      	ldr	r2, [pc, #284]	; (8003534 <SpiritRadioSetFrequencyBase+0x224>)
 8003418:	4293      	cmp	r3, r2
 800341a:	d803      	bhi.n	8003424 <SpiritRadioSetFrequencyBase+0x114>
    {
      SpiritCalibrationSelectVco(VCO_L);
 800341c:	2000      	movs	r0, #0
 800341e:	f7fe fdc3 	bl	8001fa8 <SpiritCalibrationSelectVco>
 8003422:	e002      	b.n	800342a <SpiritRadioSetFrequencyBase+0x11a>
    }
    else
    {
      SpiritCalibrationSelectVco(VCO_H);
 8003424:	2001      	movs	r0, #1
 8003426:	f7fe fdbf 	bl	8001fa8 <SpiritCalibrationSelectVco>
    }
  }
  
  /* Search the VCO charge pump word and set the corresponding register */
  wcp = SpiritRadioSearchWCP(Fc);
 800342a:	6978      	ldr	r0, [r7, #20]
 800342c:	f7ff fe0c 	bl	8003048 <SpiritRadioSearchWCP>
 8003430:	4603      	mov	r3, r0
 8003432:	74bb      	strb	r3, [r7, #18]
  
  synthWord = (uint32_t)(lFBase*s_vectcBHalfFactor[band]*(((double)(FBASE_DIVIDER*cRefDiv))/s_lXtalFrequency));
 8003434:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003438:	4a3f      	ldr	r2, [pc, #252]	; (8003538 <SpiritRadioSetFrequencyBase+0x228>)
 800343a:	5cd3      	ldrb	r3, [r2, r3]
 800343c:	461a      	mov	r2, r3
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	fb02 f303 	mul.w	r3, r2, r3
 8003444:	4618      	mov	r0, r3
 8003446:	f7fc ffcd 	bl	80003e4 <__aeabi_ui2d>
 800344a:	4604      	mov	r4, r0
 800344c:	460d      	mov	r5, r1
 800344e:	7cfb      	ldrb	r3, [r7, #19]
 8003450:	049b      	lsls	r3, r3, #18
 8003452:	4618      	mov	r0, r3
 8003454:	f7fc ffd6 	bl	8000404 <__aeabi_i2d>
 8003458:	4680      	mov	r8, r0
 800345a:	4689      	mov	r9, r1
 800345c:	4b37      	ldr	r3, [pc, #220]	; (800353c <SpiritRadioSetFrequencyBase+0x22c>)
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	4618      	mov	r0, r3
 8003462:	f7fc ffbf 	bl	80003e4 <__aeabi_ui2d>
 8003466:	4602      	mov	r2, r0
 8003468:	460b      	mov	r3, r1
 800346a:	4640      	mov	r0, r8
 800346c:	4649      	mov	r1, r9
 800346e:	f7fd f95d 	bl	800072c <__aeabi_ddiv>
 8003472:	4602      	mov	r2, r0
 8003474:	460b      	mov	r3, r1
 8003476:	4620      	mov	r0, r4
 8003478:	4629      	mov	r1, r5
 800347a:	f7fd f82d 	bl	80004d8 <__aeabi_dmul>
 800347e:	4602      	mov	r2, r0
 8003480:	460b      	mov	r3, r1
 8003482:	4610      	mov	r0, r2
 8003484:	4619      	mov	r1, r3
 8003486:	f7fd faff 	bl	8000a88 <__aeabi_d2uiz>
 800348a:	4603      	mov	r3, r0
 800348c:	60fb      	str	r3, [r7, #12]
  
  /* Build the array of registers values for the analog part */
  anaRadioRegArray[0] = (uint8_t)(((synthWord>>21)&(0x0000001F))|(wcp<<5));
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	0d5b      	lsrs	r3, r3, #21
 8003492:	b2db      	uxtb	r3, r3
 8003494:	f003 031f 	and.w	r3, r3, #31
 8003498:	b2da      	uxtb	r2, r3
 800349a:	7cbb      	ldrb	r3, [r7, #18]
 800349c:	015b      	lsls	r3, r3, #5
 800349e:	b2db      	uxtb	r3, r3
 80034a0:	4313      	orrs	r3, r2
 80034a2:	b2db      	uxtb	r3, r3
 80034a4:	723b      	strb	r3, [r7, #8]
  anaRadioRegArray[1] = (uint8_t)((synthWord>>13)&(0x000000FF));
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	0b5b      	lsrs	r3, r3, #13
 80034aa:	b2db      	uxtb	r3, r3
 80034ac:	727b      	strb	r3, [r7, #9]
  anaRadioRegArray[2] = (uint8_t)((synthWord>>5)&(0x000000FF));
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	095b      	lsrs	r3, r3, #5
 80034b2:	b2db      	uxtb	r3, r3
 80034b4:	72bb      	strb	r3, [r7, #10]
  anaRadioRegArray[3] = (uint8_t)(((synthWord&0x0000001F)<<3)| s_vectcBandRegValue[band]);
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	b2db      	uxtb	r3, r3
 80034ba:	00db      	lsls	r3, r3, #3
 80034bc:	b2da      	uxtb	r2, r3
 80034be:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80034c2:	491f      	ldr	r1, [pc, #124]	; (8003540 <SpiritRadioSetFrequencyBase+0x230>)
 80034c4:	5ccb      	ldrb	r3, [r1, r3]
 80034c6:	4313      	orrs	r3, r2
 80034c8:	b2db      	uxtb	r3, r3
 80034ca:	72fb      	strb	r3, [r7, #11]
  
  /* Configures the needed Analog Radio registers */
  g_xStatus = SpiritSpiWriteRegisters(SYNT3_BASE, 4, anaRadioRegArray);
 80034cc:	f107 0308 	add.w	r3, r7, #8
 80034d0:	461a      	mov	r2, r3
 80034d2:	2104      	movs	r1, #4
 80034d4:	2008      	movs	r0, #8
 80034d6:	f000 fde3 	bl	80040a0 <RadioSpiWriteRegisters>
 80034da:	4602      	mov	r2, r0
 80034dc:	4b19      	ldr	r3, [pc, #100]	; (8003544 <SpiritRadioSetFrequencyBase+0x234>)
 80034de:	b212      	sxth	r2, r2
 80034e0:	4611      	mov	r1, r2
 80034e2:	7019      	strb	r1, [r3, #0]
 80034e4:	f3c2 2207 	ubfx	r2, r2, #8, #8
 80034e8:	705a      	strb	r2, [r3, #1]
  
  if(xDoVcoCalibrationWA==S_ENABLE)
 80034ea:	4b17      	ldr	r3, [pc, #92]	; (8003548 <SpiritRadioSetFrequencyBase+0x238>)
 80034ec:	781b      	ldrb	r3, [r3, #0]
 80034ee:	2b01      	cmp	r3, #1
 80034f0:	d103      	bne.n	80034fa <SpiritRadioSetFrequencyBase+0x1ea>
    return SpiritManagementWaVcoCalibration();
 80034f2:	f7fe ffb9 	bl	8002468 <SpiritManagementWaVcoCalibration>
 80034f6:	4603      	mov	r3, r0
 80034f8:	e000      	b.n	80034fc <SpiritRadioSetFrequencyBase+0x1ec>
  
  return 0;
 80034fa:	2300      	movs	r3, #0
}
 80034fc:	4618      	mov	r0, r3
 80034fe:	3728      	adds	r7, #40	; 0x28
 8003500:	46bd      	mov	sp, r7
 8003502:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8003506:	bf00      	nop
 8003508:	2e5f5680 	.word	0x2e5f5680
 800350c:	390c2fe0 	.word	0x390c2fe0
 8003510:	1701e47f 	.word	0x1701e47f
 8003514:	1c146a60 	.word	0x1c146a60
 8003518:	11d260bf 	.word	0x11d260bf
 800351c:	14ced7e0 	.word	0x14ced7e0
 8003520:	08e18f3f 	.word	0x08e18f3f
 8003524:	0a6fd060 	.word	0x0a6fd060
 8003528:	099cf4e1 	.word	0x099cf4e1
 800352c:	1339e9c3 	.word	0x1339e9c3
 8003530:	19a28d05 	.word	0x19a28d05
 8003534:	33451a0a 	.word	0x33451a0a
 8003538:	0800a148 	.word	0x0800a148
 800353c:	20000318 	.word	0x20000318
 8003540:	0800a14c 	.word	0x0800a14c
 8003544:	2000031c 	.word	0x2000031c
 8003548:	2000000d 	.word	0x2000000d

0800354c <SpiritRadioGetFrequencyBase>:
* @brief  Returns the base carrier frequency.
* @param  None.
* @retval uint32_t Base carrier frequency expressed in Hz as unsigned word.
*/
uint32_t SpiritRadioGetFrequencyBase(void)
{
 800354c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8003550:	b082      	sub	sp, #8
 8003552:	af00      	add	r7, sp, #0
  uint32_t synthWord;
  BandSelect band;
  
  /* Reads the synth word */
  synthWord = SpiritRadioGetSynthWord();
 8003554:	f7ff fe0c 	bl	8003170 <SpiritRadioGetSynthWord>
 8003558:	6078      	str	r0, [r7, #4]
  
  /* Reads the operating band */
  band = SpiritRadioGetBand();
 800355a:	f7ff fe2f 	bl	80031bc <SpiritRadioGetBand>
 800355e:	4603      	mov	r3, r0
 8003560:	70fb      	strb	r3, [r7, #3]
  
  uint8_t cRefDiv = (uint8_t)SpiritRadioGetRefDiv() + 1;
 8003562:	f000 fc7d 	bl	8003e60 <SpiritRadioGetRefDiv>
 8003566:	4603      	mov	r3, r0
 8003568:	3301      	adds	r3, #1
 800356a:	70bb      	strb	r3, [r7, #2]
  
  /* Calculates the frequency base and return it */
  return (uint32_t)round(synthWord*(((double)s_lXtalFrequency)/(FBASE_DIVIDER*cRefDiv*s_vectcBHalfFactor[band])));
 800356c:	6878      	ldr	r0, [r7, #4]
 800356e:	f7fc ff39 	bl	80003e4 <__aeabi_ui2d>
 8003572:	4604      	mov	r4, r0
 8003574:	460d      	mov	r5, r1
 8003576:	4b17      	ldr	r3, [pc, #92]	; (80035d4 <SpiritRadioGetFrequencyBase+0x88>)
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	4618      	mov	r0, r3
 800357c:	f7fc ff32 	bl	80003e4 <__aeabi_ui2d>
 8003580:	4680      	mov	r8, r0
 8003582:	4689      	mov	r9, r1
 8003584:	78bb      	ldrb	r3, [r7, #2]
 8003586:	78fa      	ldrb	r2, [r7, #3]
 8003588:	4913      	ldr	r1, [pc, #76]	; (80035d8 <SpiritRadioGetFrequencyBase+0x8c>)
 800358a:	5c8a      	ldrb	r2, [r1, r2]
 800358c:	fb02 f303 	mul.w	r3, r2, r3
 8003590:	049b      	lsls	r3, r3, #18
 8003592:	4618      	mov	r0, r3
 8003594:	f7fc ff36 	bl	8000404 <__aeabi_i2d>
 8003598:	4602      	mov	r2, r0
 800359a:	460b      	mov	r3, r1
 800359c:	4640      	mov	r0, r8
 800359e:	4649      	mov	r1, r9
 80035a0:	f7fd f8c4 	bl	800072c <__aeabi_ddiv>
 80035a4:	4602      	mov	r2, r0
 80035a6:	460b      	mov	r3, r1
 80035a8:	4620      	mov	r0, r4
 80035aa:	4629      	mov	r1, r5
 80035ac:	f7fc ff94 	bl	80004d8 <__aeabi_dmul>
 80035b0:	4602      	mov	r2, r0
 80035b2:	460b      	mov	r3, r1
 80035b4:	4610      	mov	r0, r2
 80035b6:	4619      	mov	r1, r3
 80035b8:	f006 fbda 	bl	8009d70 <round>
 80035bc:	4602      	mov	r2, r0
 80035be:	460b      	mov	r3, r1
 80035c0:	4610      	mov	r0, r2
 80035c2:	4619      	mov	r1, r3
 80035c4:	f7fd fa60 	bl	8000a88 <__aeabi_d2uiz>
 80035c8:	4603      	mov	r3, r0
}
 80035ca:	4618      	mov	r0, r3
 80035cc:	3708      	adds	r7, #8
 80035ce:	46bd      	mov	sp, r7
 80035d0:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80035d4:	20000318 	.word	0x20000318
 80035d8:	0800a148 	.word	0x0800a148

080035dc <SpiritRadioSearchDatarateME>:
* @param  pcM pointer to the returned mantissa value.
* @param  pcE pointer to the returned exponent value.
* @retval None.
*/
void SpiritRadioSearchDatarateME(uint32_t lDatarate, uint8_t* pcM, uint8_t* pcE)
{
 80035dc:	b580      	push	{r7, lr}
 80035de:	b088      	sub	sp, #32
 80035e0:	af00      	add	r7, sp, #0
 80035e2:	60f8      	str	r0, [r7, #12]
 80035e4:	60b9      	str	r1, [r7, #8]
 80035e6:	607a      	str	r2, [r7, #4]
  volatile SpiritBool find = S_FALSE;
 80035e8:	2300      	movs	r3, #0
 80035ea:	763b      	strb	r3, [r7, #24]
  int8_t i=15;
 80035ec:	230f      	movs	r3, #15
 80035ee:	77fb      	strb	r3, [r7, #31]
  uint8_t cMantissaTmp;
  uint8_t cDivider = 0;
 80035f0:	2300      	movs	r3, #0
 80035f2:	76bb      	strb	r3, [r7, #26]
  
  /* Check the parameters */
  s_assert_param(IS_DATARATE(lDatarate));
  
  cDivider = (uint8_t)SpiritRadioGetDigDiv();
 80035f4:	f000 fc86 	bl	8003f04 <SpiritRadioGetDigDiv>
 80035f8:	4603      	mov	r3, r0
 80035fa:	76bb      	strb	r3, [r7, #26]
  
  /* Search in the datarate array the exponent value */
  while(!find && i>=0)
 80035fc:	e015      	b.n	800362a <SpiritRadioSearchDatarateME+0x4e>
  {
    if(lDatarate>=(s_lXtalFrequency>>(20-i+cDivider)))
 80035fe:	4b4f      	ldr	r3, [pc, #316]	; (800373c <SpiritRadioSearchDatarateME+0x160>)
 8003600:	681a      	ldr	r2, [r3, #0]
 8003602:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8003606:	f1c3 0114 	rsb	r1, r3, #20
 800360a:	7ebb      	ldrb	r3, [r7, #26]
 800360c:	440b      	add	r3, r1
 800360e:	fa22 f303 	lsr.w	r3, r2, r3
 8003612:	68fa      	ldr	r2, [r7, #12]
 8003614:	429a      	cmp	r2, r3
 8003616:	d302      	bcc.n	800361e <SpiritRadioSearchDatarateME+0x42>
    {
      find = S_TRUE;
 8003618:	2301      	movs	r3, #1
 800361a:	763b      	strb	r3, [r7, #24]
 800361c:	e005      	b.n	800362a <SpiritRadioSearchDatarateME+0x4e>
    }
    else
    {
      i--;
 800361e:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8003622:	b2db      	uxtb	r3, r3
 8003624:	3b01      	subs	r3, #1
 8003626:	b2db      	uxtb	r3, r3
 8003628:	77fb      	strb	r3, [r7, #31]
  while(!find && i>=0)
 800362a:	7e3b      	ldrb	r3, [r7, #24]
 800362c:	b2db      	uxtb	r3, r3
 800362e:	2b00      	cmp	r3, #0
 8003630:	d103      	bne.n	800363a <SpiritRadioSearchDatarateME+0x5e>
 8003632:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8003636:	2b00      	cmp	r3, #0
 8003638:	dae1      	bge.n	80035fe <SpiritRadioSearchDatarateME+0x22>
    }
  }
  i<0 ? i=0 : i;
 800363a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800363e:	2b00      	cmp	r3, #0
 8003640:	da01      	bge.n	8003646 <SpiritRadioSearchDatarateME+0x6a>
 8003642:	2300      	movs	r3, #0
 8003644:	77fb      	strb	r3, [r7, #31]
  *pcE = i;
 8003646:	7ffa      	ldrb	r2, [r7, #31]
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	701a      	strb	r2, [r3, #0]
  
  /* Calculates the mantissa value according to the datarate formula */
  cMantissaTmp = (lDatarate*((uint32_t)1<<(23-i)))/(s_lXtalFrequency>>(5+cDivider))-256;
 800364c:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8003650:	f1c3 0317 	rsb	r3, r3, #23
 8003654:	68fa      	ldr	r2, [r7, #12]
 8003656:	409a      	lsls	r2, r3
 8003658:	4b38      	ldr	r3, [pc, #224]	; (800373c <SpiritRadioSearchDatarateME+0x160>)
 800365a:	6819      	ldr	r1, [r3, #0]
 800365c:	7ebb      	ldrb	r3, [r7, #26]
 800365e:	3305      	adds	r3, #5
 8003660:	fa21 f303 	lsr.w	r3, r1, r3
 8003664:	fbb2 f3f3 	udiv	r3, r2, r3
 8003668:	767b      	strb	r3, [r7, #25]
  
  /* Finds the mantissa value with less approximation */
  int16_t mantissaCalculation[3];
  for(uint8_t j=0;j<3;j++)
 800366a:	2300      	movs	r3, #0
 800366c:	77bb      	strb	r3, [r7, #30]
 800366e:	e031      	b.n	80036d4 <SpiritRadioSearchDatarateME+0xf8>
  {
    if((cMantissaTmp+j-1))
 8003670:	7e7a      	ldrb	r2, [r7, #25]
 8003672:	7fbb      	ldrb	r3, [r7, #30]
 8003674:	4413      	add	r3, r2
 8003676:	2b01      	cmp	r3, #1
 8003678:	d021      	beq.n	80036be <SpiritRadioSearchDatarateME+0xe2>
    {
      mantissaCalculation[j]=lDatarate-(((256+cMantissaTmp+j-1)*(s_lXtalFrequency>>(5+cDivider)))>>(23-i));
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	b29a      	uxth	r2, r3
 800367e:	7e7b      	ldrb	r3, [r7, #25]
 8003680:	f503 7180 	add.w	r1, r3, #256	; 0x100
 8003684:	7fbb      	ldrb	r3, [r7, #30]
 8003686:	440b      	add	r3, r1
 8003688:	3b01      	subs	r3, #1
 800368a:	4618      	mov	r0, r3
 800368c:	4b2b      	ldr	r3, [pc, #172]	; (800373c <SpiritRadioSearchDatarateME+0x160>)
 800368e:	6819      	ldr	r1, [r3, #0]
 8003690:	7ebb      	ldrb	r3, [r7, #26]
 8003692:	3305      	adds	r3, #5
 8003694:	fa21 f303 	lsr.w	r3, r1, r3
 8003698:	fb03 f100 	mul.w	r1, r3, r0
 800369c:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80036a0:	f1c3 0317 	rsb	r3, r3, #23
 80036a4:	fa21 f303 	lsr.w	r3, r1, r3
 80036a8:	b29b      	uxth	r3, r3
 80036aa:	1ad3      	subs	r3, r2, r3
 80036ac:	b29a      	uxth	r2, r3
 80036ae:	7fbb      	ldrb	r3, [r7, #30]
 80036b0:	b212      	sxth	r2, r2
 80036b2:	005b      	lsls	r3, r3, #1
 80036b4:	3320      	adds	r3, #32
 80036b6:	443b      	add	r3, r7
 80036b8:	f823 2c10 	strh.w	r2, [r3, #-16]
 80036bc:	e007      	b.n	80036ce <SpiritRadioSearchDatarateME+0xf2>
    }
    else
    {
      mantissaCalculation[j]=0x7FFF;
 80036be:	7fbb      	ldrb	r3, [r7, #30]
 80036c0:	005b      	lsls	r3, r3, #1
 80036c2:	3320      	adds	r3, #32
 80036c4:	443b      	add	r3, r7
 80036c6:	f647 72ff 	movw	r2, #32767	; 0x7fff
 80036ca:	f823 2c10 	strh.w	r2, [r3, #-16]
  for(uint8_t j=0;j<3;j++)
 80036ce:	7fbb      	ldrb	r3, [r7, #30]
 80036d0:	3301      	adds	r3, #1
 80036d2:	77bb      	strb	r3, [r7, #30]
 80036d4:	7fbb      	ldrb	r3, [r7, #30]
 80036d6:	2b02      	cmp	r3, #2
 80036d8:	d9ca      	bls.n	8003670 <SpiritRadioSearchDatarateME+0x94>
    }
  }
  uint16_t mantissaCalculationDelta = 0xFFFF;
 80036da:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80036de:	83bb      	strh	r3, [r7, #28]
  for(uint8_t j=0;j<3;j++)
 80036e0:	2300      	movs	r3, #0
 80036e2:	76fb      	strb	r3, [r7, #27]
 80036e4:	e021      	b.n	800372a <SpiritRadioSearchDatarateME+0x14e>
  {
    if(S_ABS(mantissaCalculation[j])<mantissaCalculationDelta)
 80036e6:	7efb      	ldrb	r3, [r7, #27]
 80036e8:	005b      	lsls	r3, r3, #1
 80036ea:	3320      	adds	r3, #32
 80036ec:	443b      	add	r3, r7
 80036ee:	f933 3c10 	ldrsh.w	r3, [r3, #-16]
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	bfb8      	it	lt
 80036f6:	425b      	neglt	r3, r3
 80036f8:	b29b      	uxth	r3, r3
 80036fa:	8bba      	ldrh	r2, [r7, #28]
 80036fc:	429a      	cmp	r2, r3
 80036fe:	d911      	bls.n	8003724 <SpiritRadioSearchDatarateME+0x148>
    {
      mantissaCalculationDelta = S_ABS(mantissaCalculation[j]);
 8003700:	7efb      	ldrb	r3, [r7, #27]
 8003702:	005b      	lsls	r3, r3, #1
 8003704:	3320      	adds	r3, #32
 8003706:	443b      	add	r3, r7
 8003708:	f933 3c10 	ldrsh.w	r3, [r3, #-16]
 800370c:	2b00      	cmp	r3, #0
 800370e:	bfb8      	it	lt
 8003710:	425b      	neglt	r3, r3
 8003712:	83bb      	strh	r3, [r7, #28]
      *pcM = cMantissaTmp+j-1;
 8003714:	7e7a      	ldrb	r2, [r7, #25]
 8003716:	7efb      	ldrb	r3, [r7, #27]
 8003718:	4413      	add	r3, r2
 800371a:	b2db      	uxtb	r3, r3
 800371c:	3b01      	subs	r3, #1
 800371e:	b2da      	uxtb	r2, r3
 8003720:	68bb      	ldr	r3, [r7, #8]
 8003722:	701a      	strb	r2, [r3, #0]
  for(uint8_t j=0;j<3;j++)
 8003724:	7efb      	ldrb	r3, [r7, #27]
 8003726:	3301      	adds	r3, #1
 8003728:	76fb      	strb	r3, [r7, #27]
 800372a:	7efb      	ldrb	r3, [r7, #27]
 800372c:	2b02      	cmp	r3, #2
 800372e:	d9da      	bls.n	80036e6 <SpiritRadioSearchDatarateME+0x10a>
    }
  }
  
}
 8003730:	bf00      	nop
 8003732:	bf00      	nop
 8003734:	3720      	adds	r7, #32
 8003736:	46bd      	mov	sp, r7
 8003738:	bd80      	pop	{r7, pc}
 800373a:	bf00      	nop
 800373c:	20000318 	.word	0x20000318

08003740 <SpiritRadioSearchChannelBwME>:
* @param  pcM pointer to the returned mantissa value.
* @param  pcE pointer to the returned exponent value.
* @retval None.
*/
void SpiritRadioSearchChannelBwME(uint32_t lBandwidth, uint8_t* pcM, uint8_t* pcE)
{
 8003740:	b580      	push	{r7, lr}
 8003742:	b08a      	sub	sp, #40	; 0x28
 8003744:	af00      	add	r7, sp, #0
 8003746:	60f8      	str	r0, [r7, #12]
 8003748:	60b9      	str	r1, [r7, #8]
 800374a:	607a      	str	r2, [r7, #4]
  int8_t i, i_tmp;
  uint8_t cDivider = 1;
 800374c:	2301      	movs	r3, #1
 800374e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  
    /* Search in the channel filter bandwidth table the exponent value */
  if(SpiritRadioGetDigDiv())
 8003752:	f000 fbd7 	bl	8003f04 <SpiritRadioGetDigDiv>
 8003756:	4603      	mov	r3, r0
 8003758:	2b00      	cmp	r3, #0
 800375a:	d003      	beq.n	8003764 <SpiritRadioSearchChannelBwME+0x24>
  {
    cDivider = 2;
 800375c:	2302      	movs	r3, #2
 800375e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8003762:	e002      	b.n	800376a <SpiritRadioSearchChannelBwME+0x2a>
  }
  else
  {
    cDivider = 1;
 8003764:	2301      	movs	r3, #1
 8003766:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  }
    
  s_assert_param(IS_CH_BW(lBandwidth,s_lXtalFrequency/cDivider));
  
  uint32_t lChfltFactor = (s_lXtalFrequency/cDivider)/100;
 800376a:	4b63      	ldr	r3, [pc, #396]	; (80038f8 <SpiritRadioSearchChannelBwME+0x1b8>)
 800376c:	681a      	ldr	r2, [r3, #0]
 800376e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8003772:	fbb2 f3f3 	udiv	r3, r2, r3
 8003776:	4a61      	ldr	r2, [pc, #388]	; (80038fc <SpiritRadioSearchChannelBwME+0x1bc>)
 8003778:	fba2 2303 	umull	r2, r3, r2, r3
 800377c:	095b      	lsrs	r3, r3, #5
 800377e:	61fb      	str	r3, [r7, #28]
  
  for(i=0;i<90 && (lBandwidth<(uint32_t)((s_vectnBandwidth26M[i]*lChfltFactor)/2600));i++);
 8003780:	2300      	movs	r3, #0
 8003782:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8003786:	e006      	b.n	8003796 <SpiritRadioSearchChannelBwME+0x56>
 8003788:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800378c:	b2db      	uxtb	r3, r3
 800378e:	3301      	adds	r3, #1
 8003790:	b2db      	uxtb	r3, r3
 8003792:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8003796:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800379a:	2b59      	cmp	r3, #89	; 0x59
 800379c:	dc0f      	bgt.n	80037be <SpiritRadioSearchChannelBwME+0x7e>
 800379e:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80037a2:	4a57      	ldr	r2, [pc, #348]	; (8003900 <SpiritRadioSearchChannelBwME+0x1c0>)
 80037a4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80037a8:	461a      	mov	r2, r3
 80037aa:	69fb      	ldr	r3, [r7, #28]
 80037ac:	fb02 f303 	mul.w	r3, r2, r3
 80037b0:	4a54      	ldr	r2, [pc, #336]	; (8003904 <SpiritRadioSearchChannelBwME+0x1c4>)
 80037b2:	fba2 2303 	umull	r2, r3, r2, r3
 80037b6:	0adb      	lsrs	r3, r3, #11
 80037b8:	68fa      	ldr	r2, [r7, #12]
 80037ba:	429a      	cmp	r2, r3
 80037bc:	d3e4      	bcc.n	8003788 <SpiritRadioSearchChannelBwME+0x48>
  
  if(i!=0)
 80037be:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d077      	beq.n	80038b6 <SpiritRadioSearchChannelBwME+0x176>
  {
    /* Finds the mantissa value with less approximation */
    i_tmp=i;
 80037c6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80037ca:	76fb      	strb	r3, [r7, #27]
    int16_t chfltCalculation[3];
    for(uint8_t j=0;j<3;j++) 
 80037cc:	2300      	movs	r3, #0
 80037ce:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 80037d2:	e03a      	b.n	800384a <SpiritRadioSearchChannelBwME+0x10a>
    {
      if(((i_tmp+j-1)>=0) || ((i_tmp+j-1)<=89))
 80037d4:	f997 201b 	ldrsb.w	r2, [r7, #27]
 80037d8:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80037dc:	4413      	add	r3, r2
 80037de:	2b00      	cmp	r3, #0
 80037e0:	dc06      	bgt.n	80037f0 <SpiritRadioSearchChannelBwME+0xb0>
 80037e2:	f997 201b 	ldrsb.w	r2, [r7, #27]
 80037e6:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80037ea:	4413      	add	r3, r2
 80037ec:	2b5a      	cmp	r3, #90	; 0x5a
 80037ee:	dc1e      	bgt.n	800382e <SpiritRadioSearchChannelBwME+0xee>
      {
        chfltCalculation[j] = lBandwidth - (uint32_t)((s_vectnBandwidth26M[i_tmp+j-1]*lChfltFactor)/2600);
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	b29a      	uxth	r2, r3
 80037f4:	f997 101b 	ldrsb.w	r1, [r7, #27]
 80037f8:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80037fc:	440b      	add	r3, r1
 80037fe:	3b01      	subs	r3, #1
 8003800:	493f      	ldr	r1, [pc, #252]	; (8003900 <SpiritRadioSearchChannelBwME+0x1c0>)
 8003802:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8003806:	4619      	mov	r1, r3
 8003808:	69fb      	ldr	r3, [r7, #28]
 800380a:	fb01 f303 	mul.w	r3, r1, r3
 800380e:	493d      	ldr	r1, [pc, #244]	; (8003904 <SpiritRadioSearchChannelBwME+0x1c4>)
 8003810:	fba1 1303 	umull	r1, r3, r1, r3
 8003814:	0adb      	lsrs	r3, r3, #11
 8003816:	b29b      	uxth	r3, r3
 8003818:	1ad3      	subs	r3, r2, r3
 800381a:	b29a      	uxth	r2, r3
 800381c:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8003820:	b212      	sxth	r2, r2
 8003822:	005b      	lsls	r3, r3, #1
 8003824:	3328      	adds	r3, #40	; 0x28
 8003826:	443b      	add	r3, r7
 8003828:	f823 2c14 	strh.w	r2, [r3, #-20]
 800382c:	e008      	b.n	8003840 <SpiritRadioSearchChannelBwME+0x100>
      }
      else
      {
        chfltCalculation[j] = 0x7FFF;
 800382e:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8003832:	005b      	lsls	r3, r3, #1
 8003834:	3328      	adds	r3, #40	; 0x28
 8003836:	443b      	add	r3, r7
 8003838:	f647 72ff 	movw	r2, #32767	; 0x7fff
 800383c:	f823 2c14 	strh.w	r2, [r3, #-20]
    for(uint8_t j=0;j<3;j++) 
 8003840:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8003844:	3301      	adds	r3, #1
 8003846:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 800384a:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800384e:	2b02      	cmp	r3, #2
 8003850:	d9c0      	bls.n	80037d4 <SpiritRadioSearchChannelBwME+0x94>
      }
    }
    uint16_t chfltDelta = 0xFFFF;
 8003852:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003856:	847b      	strh	r3, [r7, #34]	; 0x22
    
    for(uint8_t j=0;j<3;j++)
 8003858:	2300      	movs	r3, #0
 800385a:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
 800385e:	e026      	b.n	80038ae <SpiritRadioSearchChannelBwME+0x16e>
    {
      if(S_ABS(chfltCalculation[j])<chfltDelta)
 8003860:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8003864:	005b      	lsls	r3, r3, #1
 8003866:	3328      	adds	r3, #40	; 0x28
 8003868:	443b      	add	r3, r7
 800386a:	f933 3c14 	ldrsh.w	r3, [r3, #-20]
 800386e:	2b00      	cmp	r3, #0
 8003870:	bfb8      	it	lt
 8003872:	425b      	neglt	r3, r3
 8003874:	b29b      	uxth	r3, r3
 8003876:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8003878:	429a      	cmp	r2, r3
 800387a:	d913      	bls.n	80038a4 <SpiritRadioSearchChannelBwME+0x164>
      {
        chfltDelta = S_ABS(chfltCalculation[j]);
 800387c:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8003880:	005b      	lsls	r3, r3, #1
 8003882:	3328      	adds	r3, #40	; 0x28
 8003884:	443b      	add	r3, r7
 8003886:	f933 3c14 	ldrsh.w	r3, [r3, #-20]
 800388a:	2b00      	cmp	r3, #0
 800388c:	bfb8      	it	lt
 800388e:	425b      	neglt	r3, r3
 8003890:	847b      	strh	r3, [r7, #34]	; 0x22
        i=i_tmp+j-1;
 8003892:	7efa      	ldrb	r2, [r7, #27]
 8003894:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8003898:	4413      	add	r3, r2
 800389a:	b2db      	uxtb	r3, r3
 800389c:	3b01      	subs	r3, #1
 800389e:	b2db      	uxtb	r3, r3
 80038a0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    for(uint8_t j=0;j<3;j++)
 80038a4:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 80038a8:	3301      	adds	r3, #1
 80038aa:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
 80038ae:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 80038b2:	2b02      	cmp	r3, #2
 80038b4:	d9d4      	bls.n	8003860 <SpiritRadioSearchChannelBwME+0x120>
      }    
    }
  }
  (*pcE) = (uint8_t)(i/9);
 80038b6:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80038ba:	4a13      	ldr	r2, [pc, #76]	; (8003908 <SpiritRadioSearchChannelBwME+0x1c8>)
 80038bc:	fb82 1203 	smull	r1, r2, r2, r3
 80038c0:	1052      	asrs	r2, r2, #1
 80038c2:	17db      	asrs	r3, r3, #31
 80038c4:	1ad3      	subs	r3, r2, r3
 80038c6:	b25b      	sxtb	r3, r3
 80038c8:	b2da      	uxtb	r2, r3
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	701a      	strb	r2, [r3, #0]
  (*pcM) = (uint8_t)(i%9);
 80038ce:	f997 2027 	ldrsb.w	r2, [r7, #39]	; 0x27
 80038d2:	4b0d      	ldr	r3, [pc, #52]	; (8003908 <SpiritRadioSearchChannelBwME+0x1c8>)
 80038d4:	fb83 1302 	smull	r1, r3, r3, r2
 80038d8:	1059      	asrs	r1, r3, #1
 80038da:	17d3      	asrs	r3, r2, #31
 80038dc:	1ac9      	subs	r1, r1, r3
 80038de:	460b      	mov	r3, r1
 80038e0:	00db      	lsls	r3, r3, #3
 80038e2:	440b      	add	r3, r1
 80038e4:	1ad3      	subs	r3, r2, r3
 80038e6:	b25b      	sxtb	r3, r3
 80038e8:	b2da      	uxtb	r2, r3
 80038ea:	68bb      	ldr	r3, [r7, #8]
 80038ec:	701a      	strb	r2, [r3, #0]
  
}
 80038ee:	bf00      	nop
 80038f0:	3728      	adds	r7, #40	; 0x28
 80038f2:	46bd      	mov	sp, r7
 80038f4:	bd80      	pop	{r7, pc}
 80038f6:	bf00      	nop
 80038f8:	20000318 	.word	0x20000318
 80038fc:	51eb851f 	.word	0x51eb851f
 8003900:	0800a150 	.word	0x0800a150
 8003904:	c9a633fd 	.word	0xc9a633fd
 8003908:	38e38e39 	.word	0x38e38e39

0800390c <SpiritRadioSearchFreqDevME>:
* @param  pcM pointer to the returned mantissa value.
* @param  pcE pointer to the returned exponent value.
* @retval None.
*/
void SpiritRadioSearchFreqDevME(uint32_t lFDev, uint8_t* pcM, uint8_t* pcE)
{
 800390c:	b5b0      	push	{r4, r5, r7, lr}
 800390e:	b08a      	sub	sp, #40	; 0x28
 8003910:	af00      	add	r7, sp, #0
 8003912:	60f8      	str	r0, [r7, #12]
 8003914:	60b9      	str	r1, [r7, #8]
 8003916:	607a      	str	r2, [r7, #4]
  uint8_t i;
  uint32_t a,bp,b=0;
 8003918:	2300      	movs	r3, #0
 800391a:	61fb      	str	r3, [r7, #28]
  float xtalDivtmp=(float)s_lXtalFrequency/(((uint32_t)1)<<18);
 800391c:	4b55      	ldr	r3, [pc, #340]	; (8003a74 <SpiritRadioSearchFreqDevME+0x168>)
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	4618      	mov	r0, r3
 8003922:	f7fd f987 	bl	8000c34 <__aeabi_ui2f>
 8003926:	4603      	mov	r3, r0
 8003928:	f04f 4191 	mov.w	r1, #1216348160	; 0x48800000
 800392c:	4618      	mov	r0, r3
 800392e:	f7fd fa8d 	bl	8000e4c <__aeabi_fdiv>
 8003932:	4603      	mov	r3, r0
 8003934:	61bb      	str	r3, [r7, #24]
  
  /* Check the parameters */
  s_assert_param(IS_F_DEV(lFDev,s_lXtalFrequency));
  
  for(i=0;i<10;i++)
 8003936:	2300      	movs	r3, #0
 8003938:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800393c:	e02a      	b.n	8003994 <SpiritRadioSearchFreqDevME+0x88>
  {
    a=(uint32_t)(xtalDivtmp*(uint32_t)(7.5*(1<<i)));
 800393e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003942:	2201      	movs	r2, #1
 8003944:	fa02 f303 	lsl.w	r3, r2, r3
 8003948:	4618      	mov	r0, r3
 800394a:	f7fc fd5b 	bl	8000404 <__aeabi_i2d>
 800394e:	f04f 0200 	mov.w	r2, #0
 8003952:	4b49      	ldr	r3, [pc, #292]	; (8003a78 <SpiritRadioSearchFreqDevME+0x16c>)
 8003954:	f7fc fdc0 	bl	80004d8 <__aeabi_dmul>
 8003958:	4602      	mov	r2, r0
 800395a:	460b      	mov	r3, r1
 800395c:	4610      	mov	r0, r2
 800395e:	4619      	mov	r1, r3
 8003960:	f7fd f892 	bl	8000a88 <__aeabi_d2uiz>
 8003964:	4603      	mov	r3, r0
 8003966:	4618      	mov	r0, r3
 8003968:	f7fd f964 	bl	8000c34 <__aeabi_ui2f>
 800396c:	4603      	mov	r3, r0
 800396e:	69b9      	ldr	r1, [r7, #24]
 8003970:	4618      	mov	r0, r3
 8003972:	f7fd f9b7 	bl	8000ce4 <__aeabi_fmul>
 8003976:	4603      	mov	r3, r0
 8003978:	4618      	mov	r0, r3
 800397a:	f7fd fb9f 	bl	80010bc <__aeabi_f2uiz>
 800397e:	4603      	mov	r3, r0
 8003980:	617b      	str	r3, [r7, #20]
    if(lFDev<a)
 8003982:	68fa      	ldr	r2, [r7, #12]
 8003984:	697b      	ldr	r3, [r7, #20]
 8003986:	429a      	cmp	r2, r3
 8003988:	d309      	bcc.n	800399e <SpiritRadioSearchFreqDevME+0x92>
  for(i=0;i<10;i++)
 800398a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800398e:	3301      	adds	r3, #1
 8003990:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8003994:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003998:	2b09      	cmp	r3, #9
 800399a:	d9d0      	bls.n	800393e <SpiritRadioSearchFreqDevME+0x32>
 800399c:	e000      	b.n	80039a0 <SpiritRadioSearchFreqDevME+0x94>
      break;
 800399e:	bf00      	nop
  }
  (*pcE) = i;
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 80039a6:	701a      	strb	r2, [r3, #0]
  
  for(i=0;i<8;i++)
 80039a8:	2300      	movs	r3, #0
 80039aa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80039ae:	e045      	b.n	8003a3c <SpiritRadioSearchFreqDevME+0x130>
  {
    bp=b;
 80039b0:	69fb      	ldr	r3, [r7, #28]
 80039b2:	623b      	str	r3, [r7, #32]
    b=(uint32_t)(xtalDivtmp*(uint32_t)((8.0+i)/2*(1<<(*pcE))));
 80039b4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80039b8:	4618      	mov	r0, r3
 80039ba:	f7fc fd23 	bl	8000404 <__aeabi_i2d>
 80039be:	f04f 0200 	mov.w	r2, #0
 80039c2:	4b2e      	ldr	r3, [pc, #184]	; (8003a7c <SpiritRadioSearchFreqDevME+0x170>)
 80039c4:	f7fc fbd2 	bl	800016c <__adddf3>
 80039c8:	4602      	mov	r2, r0
 80039ca:	460b      	mov	r3, r1
 80039cc:	4610      	mov	r0, r2
 80039ce:	4619      	mov	r1, r3
 80039d0:	f04f 0200 	mov.w	r2, #0
 80039d4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80039d8:	f7fc fea8 	bl	800072c <__aeabi_ddiv>
 80039dc:	4602      	mov	r2, r0
 80039de:	460b      	mov	r3, r1
 80039e0:	4614      	mov	r4, r2
 80039e2:	461d      	mov	r5, r3
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	781b      	ldrb	r3, [r3, #0]
 80039e8:	461a      	mov	r2, r3
 80039ea:	2301      	movs	r3, #1
 80039ec:	4093      	lsls	r3, r2
 80039ee:	4618      	mov	r0, r3
 80039f0:	f7fc fd08 	bl	8000404 <__aeabi_i2d>
 80039f4:	4602      	mov	r2, r0
 80039f6:	460b      	mov	r3, r1
 80039f8:	4620      	mov	r0, r4
 80039fa:	4629      	mov	r1, r5
 80039fc:	f7fc fd6c 	bl	80004d8 <__aeabi_dmul>
 8003a00:	4602      	mov	r2, r0
 8003a02:	460b      	mov	r3, r1
 8003a04:	4610      	mov	r0, r2
 8003a06:	4619      	mov	r1, r3
 8003a08:	f7fd f83e 	bl	8000a88 <__aeabi_d2uiz>
 8003a0c:	4603      	mov	r3, r0
 8003a0e:	4618      	mov	r0, r3
 8003a10:	f7fd f910 	bl	8000c34 <__aeabi_ui2f>
 8003a14:	4603      	mov	r3, r0
 8003a16:	69b9      	ldr	r1, [r7, #24]
 8003a18:	4618      	mov	r0, r3
 8003a1a:	f7fd f963 	bl	8000ce4 <__aeabi_fmul>
 8003a1e:	4603      	mov	r3, r0
 8003a20:	4618      	mov	r0, r3
 8003a22:	f7fd fb4b 	bl	80010bc <__aeabi_f2uiz>
 8003a26:	4603      	mov	r3, r0
 8003a28:	61fb      	str	r3, [r7, #28]
    if(lFDev<b)
 8003a2a:	68fa      	ldr	r2, [r7, #12]
 8003a2c:	69fb      	ldr	r3, [r7, #28]
 8003a2e:	429a      	cmp	r2, r3
 8003a30:	d309      	bcc.n	8003a46 <SpiritRadioSearchFreqDevME+0x13a>
  for(i=0;i<8;i++)
 8003a32:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003a36:	3301      	adds	r3, #1
 8003a38:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8003a3c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003a40:	2b07      	cmp	r3, #7
 8003a42:	d9b5      	bls.n	80039b0 <SpiritRadioSearchFreqDevME+0xa4>
 8003a44:	e000      	b.n	8003a48 <SpiritRadioSearchFreqDevME+0x13c>
      break;
 8003a46:	bf00      	nop
  }
  
  (*pcM)=i;
 8003a48:	68bb      	ldr	r3, [r7, #8]
 8003a4a:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8003a4e:	701a      	strb	r2, [r3, #0]
  if((lFDev-bp)<(b-lFDev))
 8003a50:	68fa      	ldr	r2, [r7, #12]
 8003a52:	6a3b      	ldr	r3, [r7, #32]
 8003a54:	1ad2      	subs	r2, r2, r3
 8003a56:	69f9      	ldr	r1, [r7, #28]
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	1acb      	subs	r3, r1, r3
 8003a5c:	429a      	cmp	r2, r3
 8003a5e:	d205      	bcs.n	8003a6c <SpiritRadioSearchFreqDevME+0x160>
    (*pcM)--;
 8003a60:	68bb      	ldr	r3, [r7, #8]
 8003a62:	781b      	ldrb	r3, [r3, #0]
 8003a64:	3b01      	subs	r3, #1
 8003a66:	b2da      	uxtb	r2, r3
 8003a68:	68bb      	ldr	r3, [r7, #8]
 8003a6a:	701a      	strb	r2, [r3, #0]
  
}
 8003a6c:	bf00      	nop
 8003a6e:	3728      	adds	r7, #40	; 0x28
 8003a70:	46bd      	mov	sp, r7
 8003a72:	bdb0      	pop	{r4, r5, r7, pc}
 8003a74:	20000318 	.word	0x20000318
 8003a78:	401e0000 	.word	0x401e0000
 8003a7c:	40200000 	.word	0x40200000

08003a80 <SpiritRadioGetdBm2Reg>:
* @retval Register value as byte.
* @note The power interpolation curves used by this function have been extracted
*       by measurements done on the divisional evaluation boards.
*/
uint8_t SpiritRadioGetdBm2Reg(uint32_t lFBase, float fPowerdBm)
{
 8003a80:	b590      	push	{r4, r7, lr}
 8003a82:	b085      	sub	sp, #20
 8003a84:	af00      	add	r7, sp, #0
 8003a86:	6078      	str	r0, [r7, #4]
 8003a88:	6039      	str	r1, [r7, #0]
  uint8_t i=0;
 8003a8a:	2300      	movs	r3, #0
 8003a8c:	73fb      	strb	r3, [r7, #15]
  uint8_t j=0;
 8003a8e:	2300      	movs	r3, #0
 8003a90:	73bb      	strb	r3, [r7, #14]
  float fReg;
  
  if(IS_FREQUENCY_BAND_HIGH(lFBase))
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	4a74      	ldr	r2, [pc, #464]	; (8003c68 <SpiritRadioGetdBm2Reg+0x1e8>)
 8003a96:	4293      	cmp	r3, r2
 8003a98:	d30c      	bcc.n	8003ab4 <SpiritRadioGetdBm2Reg+0x34>
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	4a73      	ldr	r2, [pc, #460]	; (8003c6c <SpiritRadioGetdBm2Reg+0x1ec>)
 8003a9e:	4293      	cmp	r3, r2
 8003aa0:	d808      	bhi.n	8003ab4 <SpiritRadioGetdBm2Reg+0x34>
  {
    i=0;
 8003aa2:	2300      	movs	r3, #0
 8003aa4:	73fb      	strb	r3, [r7, #15]
    if(lFBase<900000000) i=1;// 868   
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	4a71      	ldr	r2, [pc, #452]	; (8003c70 <SpiritRadioGetdBm2Reg+0x1f0>)
 8003aaa:	4293      	cmp	r3, r2
 8003aac:	d822      	bhi.n	8003af4 <SpiritRadioGetdBm2Reg+0x74>
 8003aae:	2301      	movs	r3, #1
 8003ab0:	73fb      	strb	r3, [r7, #15]
 8003ab2:	e01f      	b.n	8003af4 <SpiritRadioGetdBm2Reg+0x74>
  }
  else if(IS_FREQUENCY_BAND_MIDDLE(lFBase))
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	4a6f      	ldr	r2, [pc, #444]	; (8003c74 <SpiritRadioGetdBm2Reg+0x1f4>)
 8003ab8:	4293      	cmp	r3, r2
 8003aba:	d906      	bls.n	8003aca <SpiritRadioGetdBm2Reg+0x4a>
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	4a6e      	ldr	r2, [pc, #440]	; (8003c78 <SpiritRadioGetdBm2Reg+0x1f8>)
 8003ac0:	4293      	cmp	r3, r2
 8003ac2:	d802      	bhi.n	8003aca <SpiritRadioGetdBm2Reg+0x4a>
  {
    i=2;
 8003ac4:	2302      	movs	r3, #2
 8003ac6:	73fb      	strb	r3, [r7, #15]
 8003ac8:	e014      	b.n	8003af4 <SpiritRadioGetdBm2Reg+0x74>
  }
  else if(IS_FREQUENCY_BAND_LOW(lFBase))
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	4a6b      	ldr	r2, [pc, #428]	; (8003c7c <SpiritRadioGetdBm2Reg+0x1fc>)
 8003ace:	4293      	cmp	r3, r2
 8003ad0:	d906      	bls.n	8003ae0 <SpiritRadioGetdBm2Reg+0x60>
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	4a6a      	ldr	r2, [pc, #424]	; (8003c80 <SpiritRadioGetdBm2Reg+0x200>)
 8003ad6:	4293      	cmp	r3, r2
 8003ad8:	d802      	bhi.n	8003ae0 <SpiritRadioGetdBm2Reg+0x60>
  {
    i=3;
 8003ada:	2303      	movs	r3, #3
 8003adc:	73fb      	strb	r3, [r7, #15]
 8003ade:	e009      	b.n	8003af4 <SpiritRadioGetdBm2Reg+0x74>
  }
  else if(IS_FREQUENCY_BAND_VERY_LOW(lFBase))
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	4a68      	ldr	r2, [pc, #416]	; (8003c84 <SpiritRadioGetdBm2Reg+0x204>)
 8003ae4:	4293      	cmp	r3, r2
 8003ae6:	d905      	bls.n	8003af4 <SpiritRadioGetdBm2Reg+0x74>
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	4a67      	ldr	r2, [pc, #412]	; (8003c88 <SpiritRadioGetdBm2Reg+0x208>)
 8003aec:	4293      	cmp	r3, r2
 8003aee:	d801      	bhi.n	8003af4 <SpiritRadioGetdBm2Reg+0x74>
  {
    i=4;
 8003af0:	2304      	movs	r3, #4
 8003af2:	73fb      	strb	r3, [r7, #15]
  }
  
  j=1;
 8003af4:	2301      	movs	r3, #1
 8003af6:	73bb      	strb	r3, [r7, #14]
  if(fPowerdBm>0 && 13.0f/fPowerFactors[i][2]-fPowerFactors[i][3]/fPowerFactors[i][2]<fPowerdBm) /* #1035-D */
 8003af8:	f04f 0100 	mov.w	r1, #0
 8003afc:	6838      	ldr	r0, [r7, #0]
 8003afe:	f7fd faad 	bl	800105c <__aeabi_fcmpgt>
 8003b02:	4603      	mov	r3, r0
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d033      	beq.n	8003b70 <SpiritRadioGetdBm2Reg+0xf0>
 8003b08:	7bfa      	ldrb	r2, [r7, #15]
 8003b0a:	4960      	ldr	r1, [pc, #384]	; (8003c8c <SpiritRadioGetdBm2Reg+0x20c>)
 8003b0c:	4613      	mov	r3, r2
 8003b0e:	005b      	lsls	r3, r3, #1
 8003b10:	4413      	add	r3, r2
 8003b12:	00db      	lsls	r3, r3, #3
 8003b14:	440b      	add	r3, r1
 8003b16:	3308      	adds	r3, #8
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	4619      	mov	r1, r3
 8003b1c:	485c      	ldr	r0, [pc, #368]	; (8003c90 <SpiritRadioGetdBm2Reg+0x210>)
 8003b1e:	f7fd f995 	bl	8000e4c <__aeabi_fdiv>
 8003b22:	4603      	mov	r3, r0
 8003b24:	461c      	mov	r4, r3
 8003b26:	7bfa      	ldrb	r2, [r7, #15]
 8003b28:	4958      	ldr	r1, [pc, #352]	; (8003c8c <SpiritRadioGetdBm2Reg+0x20c>)
 8003b2a:	4613      	mov	r3, r2
 8003b2c:	005b      	lsls	r3, r3, #1
 8003b2e:	4413      	add	r3, r2
 8003b30:	00db      	lsls	r3, r3, #3
 8003b32:	440b      	add	r3, r1
 8003b34:	330c      	adds	r3, #12
 8003b36:	6818      	ldr	r0, [r3, #0]
 8003b38:	7bfa      	ldrb	r2, [r7, #15]
 8003b3a:	4954      	ldr	r1, [pc, #336]	; (8003c8c <SpiritRadioGetdBm2Reg+0x20c>)
 8003b3c:	4613      	mov	r3, r2
 8003b3e:	005b      	lsls	r3, r3, #1
 8003b40:	4413      	add	r3, r2
 8003b42:	00db      	lsls	r3, r3, #3
 8003b44:	440b      	add	r3, r1
 8003b46:	3308      	adds	r3, #8
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	4619      	mov	r1, r3
 8003b4c:	f7fd f97e 	bl	8000e4c <__aeabi_fdiv>
 8003b50:	4603      	mov	r3, r0
 8003b52:	4619      	mov	r1, r3
 8003b54:	4620      	mov	r0, r4
 8003b56:	f7fc ffbb 	bl	8000ad0 <__aeabi_fsub>
 8003b5a:	4603      	mov	r3, r0
 8003b5c:	4619      	mov	r1, r3
 8003b5e:	6838      	ldr	r0, [r7, #0]
 8003b60:	f7fd fa7c 	bl	800105c <__aeabi_fcmpgt>
 8003b64:	4603      	mov	r3, r0
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d002      	beq.n	8003b70 <SpiritRadioGetdBm2Reg+0xf0>
      j=0;
 8003b6a:	2300      	movs	r3, #0
 8003b6c:	73bb      	strb	r3, [r7, #14]
 8003b6e:	e03a      	b.n	8003be6 <SpiritRadioGetdBm2Reg+0x166>
  else if(fPowerdBm<=0 && 40.0f/fPowerFactors[i][2]-fPowerFactors[i][3]/fPowerFactors[i][2]>fPowerdBm) /* #1035-D */
 8003b70:	f04f 0100 	mov.w	r1, #0
 8003b74:	6838      	ldr	r0, [r7, #0]
 8003b76:	f7fd fa5d 	bl	8001034 <__aeabi_fcmple>
 8003b7a:	4603      	mov	r3, r0
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d032      	beq.n	8003be6 <SpiritRadioGetdBm2Reg+0x166>
 8003b80:	7bfa      	ldrb	r2, [r7, #15]
 8003b82:	4942      	ldr	r1, [pc, #264]	; (8003c8c <SpiritRadioGetdBm2Reg+0x20c>)
 8003b84:	4613      	mov	r3, r2
 8003b86:	005b      	lsls	r3, r3, #1
 8003b88:	4413      	add	r3, r2
 8003b8a:	00db      	lsls	r3, r3, #3
 8003b8c:	440b      	add	r3, r1
 8003b8e:	3308      	adds	r3, #8
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	4619      	mov	r1, r3
 8003b94:	483f      	ldr	r0, [pc, #252]	; (8003c94 <SpiritRadioGetdBm2Reg+0x214>)
 8003b96:	f7fd f959 	bl	8000e4c <__aeabi_fdiv>
 8003b9a:	4603      	mov	r3, r0
 8003b9c:	461c      	mov	r4, r3
 8003b9e:	7bfa      	ldrb	r2, [r7, #15]
 8003ba0:	493a      	ldr	r1, [pc, #232]	; (8003c8c <SpiritRadioGetdBm2Reg+0x20c>)
 8003ba2:	4613      	mov	r3, r2
 8003ba4:	005b      	lsls	r3, r3, #1
 8003ba6:	4413      	add	r3, r2
 8003ba8:	00db      	lsls	r3, r3, #3
 8003baa:	440b      	add	r3, r1
 8003bac:	330c      	adds	r3, #12
 8003bae:	6818      	ldr	r0, [r3, #0]
 8003bb0:	7bfa      	ldrb	r2, [r7, #15]
 8003bb2:	4936      	ldr	r1, [pc, #216]	; (8003c8c <SpiritRadioGetdBm2Reg+0x20c>)
 8003bb4:	4613      	mov	r3, r2
 8003bb6:	005b      	lsls	r3, r3, #1
 8003bb8:	4413      	add	r3, r2
 8003bba:	00db      	lsls	r3, r3, #3
 8003bbc:	440b      	add	r3, r1
 8003bbe:	3308      	adds	r3, #8
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	4619      	mov	r1, r3
 8003bc4:	f7fd f942 	bl	8000e4c <__aeabi_fdiv>
 8003bc8:	4603      	mov	r3, r0
 8003bca:	4619      	mov	r1, r3
 8003bcc:	4620      	mov	r0, r4
 8003bce:	f7fc ff7f 	bl	8000ad0 <__aeabi_fsub>
 8003bd2:	4603      	mov	r3, r0
 8003bd4:	4619      	mov	r1, r3
 8003bd6:	6838      	ldr	r0, [r7, #0]
 8003bd8:	f7fd fa22 	bl	8001020 <__aeabi_fcmplt>
 8003bdc:	4603      	mov	r3, r0
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d001      	beq.n	8003be6 <SpiritRadioGetdBm2Reg+0x166>
      j=2;
 8003be2:	2302      	movs	r3, #2
 8003be4:	73bb      	strb	r3, [r7, #14]

  fReg=fPowerFactors[i][2*j]*fPowerdBm+fPowerFactors[i][2*j+1];
 8003be6:	7bfa      	ldrb	r2, [r7, #15]
 8003be8:	7bbb      	ldrb	r3, [r7, #14]
 8003bea:	0059      	lsls	r1, r3, #1
 8003bec:	4827      	ldr	r0, [pc, #156]	; (8003c8c <SpiritRadioGetdBm2Reg+0x20c>)
 8003bee:	4613      	mov	r3, r2
 8003bf0:	005b      	lsls	r3, r3, #1
 8003bf2:	4413      	add	r3, r2
 8003bf4:	005b      	lsls	r3, r3, #1
 8003bf6:	440b      	add	r3, r1
 8003bf8:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8003bfc:	6839      	ldr	r1, [r7, #0]
 8003bfe:	4618      	mov	r0, r3
 8003c00:	f7fd f870 	bl	8000ce4 <__aeabi_fmul>
 8003c04:	4603      	mov	r3, r0
 8003c06:	461c      	mov	r4, r3
 8003c08:	7bfa      	ldrb	r2, [r7, #15]
 8003c0a:	7bbb      	ldrb	r3, [r7, #14]
 8003c0c:	005b      	lsls	r3, r3, #1
 8003c0e:	1c59      	adds	r1, r3, #1
 8003c10:	481e      	ldr	r0, [pc, #120]	; (8003c8c <SpiritRadioGetdBm2Reg+0x20c>)
 8003c12:	4613      	mov	r3, r2
 8003c14:	005b      	lsls	r3, r3, #1
 8003c16:	4413      	add	r3, r2
 8003c18:	005b      	lsls	r3, r3, #1
 8003c1a:	440b      	add	r3, r1
 8003c1c:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8003c20:	4619      	mov	r1, r3
 8003c22:	4620      	mov	r0, r4
 8003c24:	f7fc ff56 	bl	8000ad4 <__addsf3>
 8003c28:	4603      	mov	r3, r0
 8003c2a:	60bb      	str	r3, [r7, #8]
  
  if(fReg<1)
 8003c2c:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8003c30:	68b8      	ldr	r0, [r7, #8]
 8003c32:	f7fd f9f5 	bl	8001020 <__aeabi_fcmplt>
 8003c36:	4603      	mov	r3, r0
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d003      	beq.n	8003c44 <SpiritRadioGetdBm2Reg+0x1c4>
    fReg=1;
 8003c3c:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8003c40:	60bb      	str	r3, [r7, #8]
 8003c42:	e008      	b.n	8003c56 <SpiritRadioGetdBm2Reg+0x1d6>
  else if(fReg>90) 
 8003c44:	4914      	ldr	r1, [pc, #80]	; (8003c98 <SpiritRadioGetdBm2Reg+0x218>)
 8003c46:	68b8      	ldr	r0, [r7, #8]
 8003c48:	f7fd fa08 	bl	800105c <__aeabi_fcmpgt>
 8003c4c:	4603      	mov	r3, r0
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d001      	beq.n	8003c56 <SpiritRadioGetdBm2Reg+0x1d6>
    fReg=90;
 8003c52:	4b11      	ldr	r3, [pc, #68]	; (8003c98 <SpiritRadioGetdBm2Reg+0x218>)
 8003c54:	60bb      	str	r3, [r7, #8]
  
  return ((uint8_t)fReg);
 8003c56:	68b8      	ldr	r0, [r7, #8]
 8003c58:	f7fd fa30 	bl	80010bc <__aeabi_f2uiz>
 8003c5c:	4603      	mov	r3, r0
 8003c5e:	b2db      	uxtb	r3, r3
}
 8003c60:	4618      	mov	r0, r3
 8003c62:	3714      	adds	r7, #20
 8003c64:	46bd      	mov	sp, r7
 8003c66:	bd90      	pop	{r4, r7, pc}
 8003c68:	2e5f5680 	.word	0x2e5f5680
 8003c6c:	390c2fe0 	.word	0x390c2fe0
 8003c70:	35a4e8ff 	.word	0x35a4e8ff
 8003c74:	1701e47f 	.word	0x1701e47f
 8003c78:	1c146a60 	.word	0x1c146a60
 8003c7c:	11d260bf 	.word	0x11d260bf
 8003c80:	14ced7e0 	.word	0x14ced7e0
 8003c84:	08e18f3f 	.word	0x08e18f3f
 8003c88:	0a6fd060 	.word	0x0a6fd060
 8003c8c:	0800a224 	.word	0x0800a224
 8003c90:	41500000 	.word	0x41500000
 8003c94:	42200000 	.word	0x42200000
 8003c98:	42b40000 	.word	0x42b40000

08003c9c <SpiritRadioSetPALeveldBm>:
* @retval None.
* @note This function makes use of the @ref SpiritRadioGetdBm2Reg fcn to interpolate the 
*       power value.
*/
void SpiritRadioSetPALeveldBm(uint8_t cIndex, float fPowerdBm)
{
 8003c9c:	b580      	push	{r7, lr}
 8003c9e:	b084      	sub	sp, #16
 8003ca0:	af00      	add	r7, sp, #0
 8003ca2:	4603      	mov	r3, r0
 8003ca4:	6039      	str	r1, [r7, #0]
 8003ca6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  s_assert_param(IS_PA_MAX_INDEX(cIndex));
  s_assert_param(IS_PAPOWER_DBM(fPowerdBm));
  
  /* interpolate the power level */
  paLevelValue=SpiritRadioGetdBm2Reg(SpiritRadioGetFrequencyBase(),fPowerdBm);
 8003ca8:	f7ff fc50 	bl	800354c <SpiritRadioGetFrequencyBase>
 8003cac:	4603      	mov	r3, r0
 8003cae:	6839      	ldr	r1, [r7, #0]
 8003cb0:	4618      	mov	r0, r3
 8003cb2:	f7ff fee5 	bl	8003a80 <SpiritRadioGetdBm2Reg>
 8003cb6:	4603      	mov	r3, r0
 8003cb8:	73bb      	strb	r3, [r7, #14]

  /* Sets the base address */
  address=PA_POWER8_BASE+7-cIndex;
 8003cba:	79fb      	ldrb	r3, [r7, #7]
 8003cbc:	f1c3 0317 	rsb	r3, r3, #23
 8003cc0:	73fb      	strb	r3, [r7, #15]
  
  /* Configures the PA_LEVEL register */
  g_xStatus = SpiritSpiWriteRegisters(address, 1, &paLevelValue);
 8003cc2:	f107 020e 	add.w	r2, r7, #14
 8003cc6:	7bfb      	ldrb	r3, [r7, #15]
 8003cc8:	2101      	movs	r1, #1
 8003cca:	4618      	mov	r0, r3
 8003ccc:	f000 f9e8 	bl	80040a0 <RadioSpiWriteRegisters>
 8003cd0:	4602      	mov	r2, r0
 8003cd2:	4b05      	ldr	r3, [pc, #20]	; (8003ce8 <SpiritRadioSetPALeveldBm+0x4c>)
 8003cd4:	b212      	sxth	r2, r2
 8003cd6:	4611      	mov	r1, r2
 8003cd8:	7019      	strb	r1, [r3, #0]
 8003cda:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8003cde:	705a      	strb	r2, [r3, #1]
  
}
 8003ce0:	bf00      	nop
 8003ce2:	3710      	adds	r7, #16
 8003ce4:	46bd      	mov	sp, r7
 8003ce6:	bd80      	pop	{r7, pc}
 8003ce8:	2000031c 	.word	0x2000031c

08003cec <SpiritRadioSetPACwc>:
*         @arg LOAD_2_4_PF  2.4pF additional PA load capacitor
*         @arg LOAD_3_6_PF  3.6pF additional PA load capacitor
* @retval None.
*/
void SpiritRadioSetPACwc(PALoadCapacitor xCLoad)
{
 8003cec:	b580      	push	{r7, lr}
 8003cee:	b084      	sub	sp, #16
 8003cf0:	af00      	add	r7, sp, #0
 8003cf2:	4603      	mov	r3, r0
 8003cf4:	71fb      	strb	r3, [r7, #7]
  
  /* Check the parameters */
  s_assert_param(IS_PA_LOAD_CAP(xCLoad));
  
  /* Reads the PA_POWER_0 register */
  SpiritSpiReadRegisters(PA_POWER0_BASE, 1, &tempRegValue);
 8003cf6:	f107 030f 	add.w	r3, r7, #15
 8003cfa:	461a      	mov	r2, r3
 8003cfc:	2101      	movs	r1, #1
 8003cfe:	2018      	movs	r0, #24
 8003d00:	f000 fa1a 	bl	8004138 <RadioSpiReadRegisters>
  
  /* Mask the CWC[1:0] field and write the new value */
  tempRegValue &= 0x3F;
 8003d04:	7bfb      	ldrb	r3, [r7, #15]
 8003d06:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003d0a:	b2db      	uxtb	r3, r3
 8003d0c:	73fb      	strb	r3, [r7, #15]
  tempRegValue |= xCLoad;
 8003d0e:	7bfa      	ldrb	r2, [r7, #15]
 8003d10:	79fb      	ldrb	r3, [r7, #7]
 8003d12:	4313      	orrs	r3, r2
 8003d14:	b2db      	uxtb	r3, r3
 8003d16:	73fb      	strb	r3, [r7, #15]
  
  /* Configures the PA_POWER_0 register */
  g_xStatus = SpiritSpiWriteRegisters(PA_POWER0_BASE, 1, &tempRegValue);
 8003d18:	f107 030f 	add.w	r3, r7, #15
 8003d1c:	461a      	mov	r2, r3
 8003d1e:	2101      	movs	r1, #1
 8003d20:	2018      	movs	r0, #24
 8003d22:	f000 f9bd 	bl	80040a0 <RadioSpiWriteRegisters>
 8003d26:	4602      	mov	r2, r0
 8003d28:	4b05      	ldr	r3, [pc, #20]	; (8003d40 <SpiritRadioSetPACwc+0x54>)
 8003d2a:	b212      	sxth	r2, r2
 8003d2c:	4611      	mov	r1, r2
 8003d2e:	7019      	strb	r1, [r3, #0]
 8003d30:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8003d34:	705a      	strb	r2, [r3, #1]
  
}
 8003d36:	bf00      	nop
 8003d38:	3710      	adds	r7, #16
 8003d3a:	46bd      	mov	sp, r7
 8003d3c:	bd80      	pop	{r7, pc}
 8003d3e:	bf00      	nop
 8003d40:	2000031c 	.word	0x2000031c

08003d44 <SpiritRadioSetPALevelMaxIndex>:
* @brief  Sets a specific PA_LEVEL_MAX_INDEX.
* @param  cIndex PA_LEVEL_MAX_INDEX to set. This parameter shall be in the range [0:7].
* @retval None
*/
void SpiritRadioSetPALevelMaxIndex(uint8_t cIndex)
{
 8003d44:	b580      	push	{r7, lr}
 8003d46:	b084      	sub	sp, #16
 8003d48:	af00      	add	r7, sp, #0
 8003d4a:	4603      	mov	r3, r0
 8003d4c:	71fb      	strb	r3, [r7, #7]
  
  /* Check the parameters */
  s_assert_param(IS_PA_MAX_INDEX(cIndex));
  
  /* Reads the PA_POWER_0 register */
  SpiritSpiReadRegisters(PA_POWER0_BASE, 1, &tempRegValue);
 8003d4e:	f107 030f 	add.w	r3, r7, #15
 8003d52:	461a      	mov	r2, r3
 8003d54:	2101      	movs	r1, #1
 8003d56:	2018      	movs	r0, #24
 8003d58:	f000 f9ee 	bl	8004138 <RadioSpiReadRegisters>
  
  /* Mask the PA_LEVEL_MAX_INDEX[1:0] field and write the new value */
  tempRegValue &= 0xF8;
 8003d5c:	7bfb      	ldrb	r3, [r7, #15]
 8003d5e:	f023 0307 	bic.w	r3, r3, #7
 8003d62:	b2db      	uxtb	r3, r3
 8003d64:	73fb      	strb	r3, [r7, #15]
  tempRegValue |= cIndex;
 8003d66:	7bfa      	ldrb	r2, [r7, #15]
 8003d68:	79fb      	ldrb	r3, [r7, #7]
 8003d6a:	4313      	orrs	r3, r2
 8003d6c:	b2db      	uxtb	r3, r3
 8003d6e:	73fb      	strb	r3, [r7, #15]
  
  /* Configures the PA_POWER_0 register */
  g_xStatus = SpiritSpiWriteRegisters(PA_POWER0_BASE, 1, &tempRegValue);
 8003d70:	f107 030f 	add.w	r3, r7, #15
 8003d74:	461a      	mov	r2, r3
 8003d76:	2101      	movs	r1, #1
 8003d78:	2018      	movs	r0, #24
 8003d7a:	f000 f991 	bl	80040a0 <RadioSpiWriteRegisters>
 8003d7e:	4602      	mov	r2, r0
 8003d80:	4b05      	ldr	r3, [pc, #20]	; (8003d98 <SpiritRadioSetPALevelMaxIndex+0x54>)
 8003d82:	b212      	sxth	r2, r2
 8003d84:	4611      	mov	r1, r2
 8003d86:	7019      	strb	r1, [r3, #0]
 8003d88:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8003d8c:	705a      	strb	r2, [r3, #1]
  
}
 8003d8e:	bf00      	nop
 8003d90:	3710      	adds	r7, #16
 8003d92:	46bd      	mov	sp, r7
 8003d94:	bd80      	pop	{r7, pc}
 8003d96:	bf00      	nop
 8003d98:	2000031c 	.word	0x2000031c

08003d9c <SpiritRadioAFCFreezeOnSync>:
* @param  xNewState new state for AFC freeze on sync word detection.
*         This parameter can be: S_ENABLE or S_DISABLE.
* @retval None.
*/
void SpiritRadioAFCFreezeOnSync(SpiritFunctionalState xNewState)
{
 8003d9c:	b580      	push	{r7, lr}
 8003d9e:	b084      	sub	sp, #16
 8003da0:	af00      	add	r7, sp, #0
 8003da2:	4603      	mov	r3, r0
 8003da4:	71fb      	strb	r3, [r7, #7]
  uint8_t tempRegValue = 0x00;
 8003da6:	2300      	movs	r3, #0
 8003da8:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  s_assert_param(IS_SPIRIT_FUNCTIONAL_STATE(xNewState));
  
  /* Reads the AFC_2 register and configure the AFC Freeze on Sync field */
  SpiritSpiReadRegisters(AFC2_BASE, 1, &tempRegValue);
 8003daa:	f107 030f 	add.w	r3, r7, #15
 8003dae:	461a      	mov	r2, r3
 8003db0:	2101      	movs	r1, #1
 8003db2:	201e      	movs	r0, #30
 8003db4:	f000 f9c0 	bl	8004138 <RadioSpiReadRegisters>
  if(xNewState == S_ENABLE)
 8003db8:	79fb      	ldrb	r3, [r7, #7]
 8003dba:	2b01      	cmp	r3, #1
 8003dbc:	d105      	bne.n	8003dca <SpiritRadioAFCFreezeOnSync+0x2e>
  {
    tempRegValue |= AFC2_AFC_FREEZE_ON_SYNC_MASK;
 8003dbe:	7bfb      	ldrb	r3, [r7, #15]
 8003dc0:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003dc4:	b2db      	uxtb	r3, r3
 8003dc6:	73fb      	strb	r3, [r7, #15]
 8003dc8:	e004      	b.n	8003dd4 <SpiritRadioAFCFreezeOnSync+0x38>
  }
  else
  {
    tempRegValue &= (~AFC2_AFC_FREEZE_ON_SYNC_MASK);
 8003dca:	7bfb      	ldrb	r3, [r7, #15]
 8003dcc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003dd0:	b2db      	uxtb	r3, r3
 8003dd2:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Sets the AFC_2 register */
  g_xStatus = SpiritSpiWriteRegisters(AFC2_BASE, 1, &tempRegValue);
 8003dd4:	f107 030f 	add.w	r3, r7, #15
 8003dd8:	461a      	mov	r2, r3
 8003dda:	2101      	movs	r1, #1
 8003ddc:	201e      	movs	r0, #30
 8003dde:	f000 f95f 	bl	80040a0 <RadioSpiWriteRegisters>
 8003de2:	4602      	mov	r2, r0
 8003de4:	4b05      	ldr	r3, [pc, #20]	; (8003dfc <SpiritRadioAFCFreezeOnSync+0x60>)
 8003de6:	b212      	sxth	r2, r2
 8003de8:	4611      	mov	r1, r2
 8003dea:	7019      	strb	r1, [r3, #0]
 8003dec:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8003df0:	705a      	strb	r2, [r3, #1]
  
}
 8003df2:	bf00      	nop
 8003df4:	3710      	adds	r7, #16
 8003df6:	46bd      	mov	sp, r7
 8003df8:	bd80      	pop	{r7, pc}
 8003dfa:	bf00      	nop
 8003dfc:	2000031c 	.word	0x2000031c

08003e00 <SpiritRadioSetRefDiv>:
* @param  xNewState new state for synthesizer reference divider.
*         This parameter can be: S_ENABLE or S_DISABLE .
* @retval None.
*/
void SpiritRadioSetRefDiv(SpiritFunctionalState xNewState)
{
 8003e00:	b580      	push	{r7, lr}
 8003e02:	b084      	sub	sp, #16
 8003e04:	af00      	add	r7, sp, #0
 8003e06:	4603      	mov	r3, r0
 8003e08:	71fb      	strb	r3, [r7, #7]
  
  /* Check the parameters */
  s_assert_param(IS_SPIRIT_FUNCTIONAL_STATE(xNewState));
  
  /* Reads the SYNTH_CONFIG1_BASE and mask the REFDIV bit field */
  SpiritSpiReadRegisters(SYNTH_CONFIG1_BASE, 1, &tempRegValue);
 8003e0a:	f107 030f 	add.w	r3, r7, #15
 8003e0e:	461a      	mov	r2, r3
 8003e10:	2101      	movs	r1, #1
 8003e12:	209e      	movs	r0, #158	; 0x9e
 8003e14:	f000 f990 	bl	8004138 <RadioSpiReadRegisters>
  
  if(xNewState == S_ENABLE)
 8003e18:	79fb      	ldrb	r3, [r7, #7]
 8003e1a:	2b01      	cmp	r3, #1
 8003e1c:	d105      	bne.n	8003e2a <SpiritRadioSetRefDiv+0x2a>
  {
    tempRegValue |= 0x80;
 8003e1e:	7bfb      	ldrb	r3, [r7, #15]
 8003e20:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003e24:	b2db      	uxtb	r3, r3
 8003e26:	73fb      	strb	r3, [r7, #15]
 8003e28:	e004      	b.n	8003e34 <SpiritRadioSetRefDiv+0x34>
  }
  else
  {
    tempRegValue &= 0x7F;
 8003e2a:	7bfb      	ldrb	r3, [r7, #15]
 8003e2c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003e30:	b2db      	uxtb	r3, r3
 8003e32:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Writes the new value in the SYNTH_CONFIG1_BASE register */
  g_xStatus = SpiritSpiWriteRegisters(SYNTH_CONFIG1_BASE, 1, &tempRegValue);
 8003e34:	f107 030f 	add.w	r3, r7, #15
 8003e38:	461a      	mov	r2, r3
 8003e3a:	2101      	movs	r1, #1
 8003e3c:	209e      	movs	r0, #158	; 0x9e
 8003e3e:	f000 f92f 	bl	80040a0 <RadioSpiWriteRegisters>
 8003e42:	4602      	mov	r2, r0
 8003e44:	4b05      	ldr	r3, [pc, #20]	; (8003e5c <SpiritRadioSetRefDiv+0x5c>)
 8003e46:	b212      	sxth	r2, r2
 8003e48:	4611      	mov	r1, r2
 8003e4a:	7019      	strb	r1, [r3, #0]
 8003e4c:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8003e50:	705a      	strb	r2, [r3, #1]
  
}
 8003e52:	bf00      	nop
 8003e54:	3710      	adds	r7, #16
 8003e56:	46bd      	mov	sp, r7
 8003e58:	bd80      	pop	{r7, pc}
 8003e5a:	bf00      	nop
 8003e5c:	2000031c 	.word	0x2000031c

08003e60 <SpiritRadioGetRefDiv>:
* @brief  Get the the synthesizer reference divider state.
* @param  void.
* @retval None.
*/
SpiritFunctionalState SpiritRadioGetRefDiv(void)
{
 8003e60:	b580      	push	{r7, lr}
 8003e62:	b082      	sub	sp, #8
 8003e64:	af00      	add	r7, sp, #0
  uint8_t tempRegValue;
  
  g_xStatus = SpiritSpiReadRegisters(SYNTH_CONFIG1_BASE, 1, &tempRegValue);
 8003e66:	1dfb      	adds	r3, r7, #7
 8003e68:	461a      	mov	r2, r3
 8003e6a:	2101      	movs	r1, #1
 8003e6c:	209e      	movs	r0, #158	; 0x9e
 8003e6e:	f000 f963 	bl	8004138 <RadioSpiReadRegisters>
 8003e72:	4602      	mov	r2, r0
 8003e74:	4b0a      	ldr	r3, [pc, #40]	; (8003ea0 <SpiritRadioGetRefDiv+0x40>)
 8003e76:	b212      	sxth	r2, r2
 8003e78:	4611      	mov	r1, r2
 8003e7a:	7019      	strb	r1, [r3, #0]
 8003e7c:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8003e80:	705a      	strb	r2, [r3, #1]
  
  if(((tempRegValue>>7)&0x1))
 8003e82:	79fb      	ldrb	r3, [r7, #7]
 8003e84:	09db      	lsrs	r3, r3, #7
 8003e86:	b2db      	uxtb	r3, r3
 8003e88:	f003 0301 	and.w	r3, r3, #1
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d001      	beq.n	8003e94 <SpiritRadioGetRefDiv+0x34>
  {
    return S_ENABLE;
 8003e90:	2301      	movs	r3, #1
 8003e92:	e000      	b.n	8003e96 <SpiritRadioGetRefDiv+0x36>
  }
  else
  {
    return S_DISABLE;
 8003e94:	2300      	movs	r3, #0
  }
  
}
 8003e96:	4618      	mov	r0, r3
 8003e98:	3708      	adds	r7, #8
 8003e9a:	46bd      	mov	sp, r7
 8003e9c:	bd80      	pop	{r7, pc}
 8003e9e:	bf00      	nop
 8003ea0:	2000031c 	.word	0x2000031c

08003ea4 <SpiritRadioSetDigDiv>:
* @param  xNewState new state for synthesizer reference divider.
*         This parameter can be: S_ENABLE or S_DISABLE .
* @retval None.
*/
void SpiritRadioSetDigDiv(SpiritFunctionalState xNewState)
{
 8003ea4:	b580      	push	{r7, lr}
 8003ea6:	b084      	sub	sp, #16
 8003ea8:	af00      	add	r7, sp, #0
 8003eaa:	4603      	mov	r3, r0
 8003eac:	71fb      	strb	r3, [r7, #7]
  
  /* Check the parameters */
  s_assert_param(IS_SPIRIT_FUNCTIONAL_STATE(xNewState));
  
  /* Reads the XO_RCO_TEST_BASE and mask the PD_CLKDIV bit field */
  SpiritSpiReadRegisters(XO_RCO_TEST_BASE, 1, &tempRegValue);
 8003eae:	f107 030f 	add.w	r3, r7, #15
 8003eb2:	461a      	mov	r2, r3
 8003eb4:	2101      	movs	r1, #1
 8003eb6:	20b4      	movs	r0, #180	; 0xb4
 8003eb8:	f000 f93e 	bl	8004138 <RadioSpiReadRegisters>
  
  if(xNewState == S_ENABLE)
 8003ebc:	79fb      	ldrb	r3, [r7, #7]
 8003ebe:	2b01      	cmp	r3, #1
 8003ec0:	d105      	bne.n	8003ece <SpiritRadioSetDigDiv+0x2a>
  {
    tempRegValue &= 0xf7;
 8003ec2:	7bfb      	ldrb	r3, [r7, #15]
 8003ec4:	f023 0308 	bic.w	r3, r3, #8
 8003ec8:	b2db      	uxtb	r3, r3
 8003eca:	73fb      	strb	r3, [r7, #15]
 8003ecc:	e004      	b.n	8003ed8 <SpiritRadioSetDigDiv+0x34>
  }
  else
  {
    
    tempRegValue |= 0x08;
 8003ece:	7bfb      	ldrb	r3, [r7, #15]
 8003ed0:	f043 0308 	orr.w	r3, r3, #8
 8003ed4:	b2db      	uxtb	r3, r3
 8003ed6:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Writes the new value in the XO_RCO_TEST_BASE register */
  g_xStatus = SpiritSpiWriteRegisters(XO_RCO_TEST_BASE, 1, &tempRegValue);
 8003ed8:	f107 030f 	add.w	r3, r7, #15
 8003edc:	461a      	mov	r2, r3
 8003ede:	2101      	movs	r1, #1
 8003ee0:	20b4      	movs	r0, #180	; 0xb4
 8003ee2:	f000 f8dd 	bl	80040a0 <RadioSpiWriteRegisters>
 8003ee6:	4602      	mov	r2, r0
 8003ee8:	4b05      	ldr	r3, [pc, #20]	; (8003f00 <SpiritRadioSetDigDiv+0x5c>)
 8003eea:	b212      	sxth	r2, r2
 8003eec:	4611      	mov	r1, r2
 8003eee:	7019      	strb	r1, [r3, #0]
 8003ef0:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8003ef4:	705a      	strb	r2, [r3, #1]
  
}
 8003ef6:	bf00      	nop
 8003ef8:	3710      	adds	r7, #16
 8003efa:	46bd      	mov	sp, r7
 8003efc:	bd80      	pop	{r7, pc}
 8003efe:	bf00      	nop
 8003f00:	2000031c 	.word	0x2000031c

08003f04 <SpiritRadioGetDigDiv>:
* @brief  Get the the synthesizer reference divider state.
* @param  void.
* @retval None.
*/
SpiritFunctionalState SpiritRadioGetDigDiv(void)
{
 8003f04:	b580      	push	{r7, lr}
 8003f06:	b082      	sub	sp, #8
 8003f08:	af00      	add	r7, sp, #0
  uint8_t tempRegValue;
  
  g_xStatus = SpiritSpiReadRegisters(XO_RCO_TEST_BASE, 1, &tempRegValue);
 8003f0a:	1dfb      	adds	r3, r7, #7
 8003f0c:	461a      	mov	r2, r3
 8003f0e:	2101      	movs	r1, #1
 8003f10:	20b4      	movs	r0, #180	; 0xb4
 8003f12:	f000 f911 	bl	8004138 <RadioSpiReadRegisters>
 8003f16:	4602      	mov	r2, r0
 8003f18:	4b0a      	ldr	r3, [pc, #40]	; (8003f44 <SpiritRadioGetDigDiv+0x40>)
 8003f1a:	b212      	sxth	r2, r2
 8003f1c:	4611      	mov	r1, r2
 8003f1e:	7019      	strb	r1, [r3, #0]
 8003f20:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8003f24:	705a      	strb	r2, [r3, #1]
  
  if(((tempRegValue>>3)&0x1))
 8003f26:	79fb      	ldrb	r3, [r7, #7]
 8003f28:	08db      	lsrs	r3, r3, #3
 8003f2a:	b2db      	uxtb	r3, r3
 8003f2c:	f003 0301 	and.w	r3, r3, #1
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d001      	beq.n	8003f38 <SpiritRadioGetDigDiv+0x34>
  {
    return S_DISABLE;
 8003f34:	2300      	movs	r3, #0
 8003f36:	e000      	b.n	8003f3a <SpiritRadioGetDigDiv+0x36>
  }
  else
  {
    return S_ENABLE;
 8003f38:	2301      	movs	r3, #1
  }
  
}
 8003f3a:	4618      	mov	r0, r3
 8003f3c:	3708      	adds	r7, #8
 8003f3e:	46bd      	mov	sp, r7
 8003f40:	bd80      	pop	{r7, pc}
 8003f42:	bf00      	nop
 8003f44:	2000031c 	.word	0x2000031c

08003f48 <SpiritRadioGetXtalFrequency>:
* @brief  Returns the XTAL frequency.
* @param  void.
* @retval uint32_t XTAL frequency.
*/
uint32_t SpiritRadioGetXtalFrequency(void)
{
 8003f48:	b480      	push	{r7}
 8003f4a:	af00      	add	r7, sp, #0
  return s_lXtalFrequency; 
 8003f4c:	4b02      	ldr	r3, [pc, #8]	; (8003f58 <SpiritRadioGetXtalFrequency+0x10>)
 8003f4e:	681b      	ldr	r3, [r3, #0]
}
 8003f50:	4618      	mov	r0, r3
 8003f52:	46bd      	mov	sp, r7
 8003f54:	bc80      	pop	{r7}
 8003f56:	4770      	bx	lr
 8003f58:	20000318 	.word	0x20000318

08003f5c <SpiritRadioSetXtalFrequency>:
* @brief  Sets the XTAL frequency.
* @param  uint32_t XTAL frequency.
* @retval void.
*/
void SpiritRadioSetXtalFrequency(uint32_t lXtalFrequency)
{
 8003f5c:	b480      	push	{r7}
 8003f5e:	b083      	sub	sp, #12
 8003f60:	af00      	add	r7, sp, #0
 8003f62:	6078      	str	r0, [r7, #4]
  s_lXtalFrequency = lXtalFrequency; 
 8003f64:	4a03      	ldr	r2, [pc, #12]	; (8003f74 <SpiritRadioSetXtalFrequency+0x18>)
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	6013      	str	r3, [r2, #0]
}
 8003f6a:	bf00      	nop
 8003f6c:	370c      	adds	r7, #12
 8003f6e:	46bd      	mov	sp, r7
 8003f70:	bc80      	pop	{r7}
 8003f72:	4770      	bx	lr
 8003f74:	20000318 	.word	0x20000318

08003f78 <SpiritTimerSetRxTimeoutCounter>:
 * @param  cCounter value for the timer counter.
 *         This parameter must be an uint8_t.
 * @retval None.
 */
void SpiritTimerSetRxTimeoutCounter(uint8_t cCounter)
{
 8003f78:	b580      	push	{r7, lr}
 8003f7a:	b082      	sub	sp, #8
 8003f7c:	af00      	add	r7, sp, #0
 8003f7e:	4603      	mov	r3, r0
 8003f80:	71fb      	strb	r3, [r7, #7]
  /* Writes the counter value for RX timeout in the corresponding register */
  g_xStatus = SpiritSpiWriteRegisters(TIMERS4_RX_TIMEOUT_COUNTER_BASE, 1, &cCounter);
 8003f82:	1dfb      	adds	r3, r7, #7
 8003f84:	461a      	mov	r2, r3
 8003f86:	2101      	movs	r1, #1
 8003f88:	2054      	movs	r0, #84	; 0x54
 8003f8a:	f000 f889 	bl	80040a0 <RadioSpiWriteRegisters>
 8003f8e:	4602      	mov	r2, r0
 8003f90:	4b05      	ldr	r3, [pc, #20]	; (8003fa8 <SpiritTimerSetRxTimeoutCounter+0x30>)
 8003f92:	b212      	sxth	r2, r2
 8003f94:	4611      	mov	r1, r2
 8003f96:	7019      	strb	r1, [r3, #0]
 8003f98:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8003f9c:	705a      	strb	r2, [r3, #1]

}
 8003f9e:	bf00      	nop
 8003fa0:	3708      	adds	r7, #8
 8003fa2:	46bd      	mov	sp, r7
 8003fa4:	bd80      	pop	{r7, pc}
 8003fa6:	bf00      	nop
 8003fa8:	2000031c 	.word	0x2000031c

08003fac <SpiritTimerSetRxTimeoutStopCondition>:
 * @param  xStopCondition new stop condition.
 *         This parameter can be any value of @ref RxTimeoutStopCondition.
 * @retval None
 */
void SpiritTimerSetRxTimeoutStopCondition(RxTimeoutStopCondition xStopCondition)
{
 8003fac:	b580      	push	{r7, lr}
 8003fae:	b084      	sub	sp, #16
 8003fb0:	af00      	add	r7, sp, #0
 8003fb2:	4603      	mov	r3, r0
 8003fb4:	71fb      	strb	r3, [r7, #7]

  /* Check the parameters */
  s_assert_param(IS_RX_TIMEOUT_STOP_CONDITION(xStopCondition));

  /* Reads value on the PKT_FLT_OPTIONS and PROTOCOL2 register */
  g_xStatus = SpiritSpiReadRegisters(PCKT_FLT_OPTIONS_BASE, 2, tempRegValue);
 8003fb6:	f107 030c 	add.w	r3, r7, #12
 8003fba:	461a      	mov	r2, r3
 8003fbc:	2102      	movs	r1, #2
 8003fbe:	204f      	movs	r0, #79	; 0x4f
 8003fc0:	f000 f8ba 	bl	8004138 <RadioSpiReadRegisters>
 8003fc4:	4602      	mov	r2, r0
 8003fc6:	4b1c      	ldr	r3, [pc, #112]	; (8004038 <SpiritTimerSetRxTimeoutStopCondition+0x8c>)
 8003fc8:	b212      	sxth	r2, r2
 8003fca:	4611      	mov	r1, r2
 8003fcc:	7019      	strb	r1, [r3, #0]
 8003fce:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8003fd2:	705a      	strb	r2, [r3, #1]

  tempRegValue[0] &= 0xBF;
 8003fd4:	7b3b      	ldrb	r3, [r7, #12]
 8003fd6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003fda:	b2db      	uxtb	r3, r3
 8003fdc:	733b      	strb	r3, [r7, #12]
  tempRegValue[0] |= ((xStopCondition & 0x08)  << 3);
 8003fde:	7b3b      	ldrb	r3, [r7, #12]
 8003fe0:	b25a      	sxtb	r2, r3
 8003fe2:	79fb      	ldrb	r3, [r7, #7]
 8003fe4:	00db      	lsls	r3, r3, #3
 8003fe6:	b25b      	sxtb	r3, r3
 8003fe8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003fec:	b25b      	sxtb	r3, r3
 8003fee:	4313      	orrs	r3, r2
 8003ff0:	b25b      	sxtb	r3, r3
 8003ff2:	b2db      	uxtb	r3, r3
 8003ff4:	733b      	strb	r3, [r7, #12]

  tempRegValue[1] &= 0x1F;
 8003ff6:	7b7b      	ldrb	r3, [r7, #13]
 8003ff8:	f003 031f 	and.w	r3, r3, #31
 8003ffc:	b2db      	uxtb	r3, r3
 8003ffe:	737b      	strb	r3, [r7, #13]
  tempRegValue[1] |= (xStopCondition << 5);
 8004000:	7b7b      	ldrb	r3, [r7, #13]
 8004002:	b25a      	sxtb	r2, r3
 8004004:	79fb      	ldrb	r3, [r7, #7]
 8004006:	015b      	lsls	r3, r3, #5
 8004008:	b25b      	sxtb	r3, r3
 800400a:	4313      	orrs	r3, r2
 800400c:	b25b      	sxtb	r3, r3
 800400e:	b2db      	uxtb	r3, r3
 8004010:	737b      	strb	r3, [r7, #13]

  /* Writes value on the PKT_FLT_OPTIONS and PROTOCOL2 register */
  g_xStatus = SpiritSpiWriteRegisters(PCKT_FLT_OPTIONS_BASE, 2, tempRegValue);
 8004012:	f107 030c 	add.w	r3, r7, #12
 8004016:	461a      	mov	r2, r3
 8004018:	2102      	movs	r1, #2
 800401a:	204f      	movs	r0, #79	; 0x4f
 800401c:	f000 f840 	bl	80040a0 <RadioSpiWriteRegisters>
 8004020:	4602      	mov	r2, r0
 8004022:	4b05      	ldr	r3, [pc, #20]	; (8004038 <SpiritTimerSetRxTimeoutStopCondition+0x8c>)
 8004024:	b212      	sxth	r2, r2
 8004026:	4611      	mov	r1, r2
 8004028:	7019      	strb	r1, [r3, #0]
 800402a:	f3c2 2207 	ubfx	r2, r2, #8, #8
 800402e:	705a      	strb	r2, [r3, #1]

}
 8004030:	bf00      	nop
 8004032:	3710      	adds	r7, #16
 8004034:	46bd      	mov	sp, r7
 8004036:	bd80      	pop	{r7, pc}
 8004038:	2000031c 	.word	0x2000031c

0800403c <SpiritRefreshStatus>:
 *         reading the MC_STATE register of SPIRIT.
 * @param  None
 * @retval None
 */
void SpiritRefreshStatus(void)
{
 800403c:	b580      	push	{r7, lr}
 800403e:	b082      	sub	sp, #8
 8004040:	af00      	add	r7, sp, #0
  /* Read the status both from register and from SPI header and exit when they match.
      This will protect against possible transition state changes */
  do
  {
    /* Reads the MC_STATUS register to update the g_xStatus */
    g_xStatus = SpiritSpiReadRegisters(MC_STATE1_BASE, 2, tempRegValue);
 8004042:	1d3b      	adds	r3, r7, #4
 8004044:	461a      	mov	r2, r3
 8004046:	2102      	movs	r1, #2
 8004048:	20c0      	movs	r0, #192	; 0xc0
 800404a:	f000 f875 	bl	8004138 <RadioSpiReadRegisters>
 800404e:	4603      	mov	r3, r0
 8004050:	4a09      	ldr	r2, [pc, #36]	; (8004078 <SpiritRefreshStatus+0x3c>)
 8004052:	8013      	strh	r3, [r2, #0]
  }
  while(!((((uint8_t*)&g_xStatus)[0])==tempRegValue[1] && 
 8004054:	4b08      	ldr	r3, [pc, #32]	; (8004078 <SpiritRefreshStatus+0x3c>)
 8004056:	781a      	ldrb	r2, [r3, #0]
 8004058:	797b      	ldrb	r3, [r7, #5]
          (((uint8_t*)&g_xStatus)[1]&0x0F)==tempRegValue[0])); 
 800405a:	429a      	cmp	r2, r3
 800405c:	d1f1      	bne.n	8004042 <SpiritRefreshStatus+0x6>
 800405e:	4b07      	ldr	r3, [pc, #28]	; (800407c <SpiritRefreshStatus+0x40>)
 8004060:	781b      	ldrb	r3, [r3, #0]
 8004062:	f003 030f 	and.w	r3, r3, #15
 8004066:	793a      	ldrb	r2, [r7, #4]
  while(!((((uint8_t*)&g_xStatus)[0])==tempRegValue[1] && 
 8004068:	4293      	cmp	r3, r2
 800406a:	d1ea      	bne.n	8004042 <SpiritRefreshStatus+0x6>

}
 800406c:	bf00      	nop
 800406e:	bf00      	nop
 8004070:	3708      	adds	r7, #8
 8004072:	46bd      	mov	sp, r7
 8004074:	bd80      	pop	{r7, pc}
 8004076:	bf00      	nop
 8004078:	2000031c 	.word	0x2000031c
 800407c:	2000031d 	.word	0x2000031d

08004080 <RadioSpiInit>:
*         confirms that it is.
* @param  None
* @retval None
*/
void RadioSpiInit(void)
{
 8004080:	b580      	push	{r7, lr}
 8004082:	af00      	add	r7, sp, #0
  if (radioSpi->State == HAL_SPI_STATE_RESET)
 8004084:	4b05      	ldr	r3, [pc, #20]	; (800409c <RadioSpiInit+0x1c>)
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800408c:	b2db      	uxtb	r3, r3
 800408e:	2b00      	cmp	r3, #0
 8004090:	d101      	bne.n	8004096 <RadioSpiInit+0x16>
  {
    Error_Handler();
 8004092:	f7fd fb8f 	bl	80017b4 <Error_Handler>
  }
}
 8004096:	bf00      	nop
 8004098:	bd80      	pop	{r7, pc}
 800409a:	bf00      	nop
 800409c:	20000010 	.word	0x20000010

080040a0 <RadioSpiWriteRegisters>:
* @param  cNbBytes: number of registers and bytes to be write
* @param  pcBuffer: pointer to the buffer of values have to be written into registers
* @retval Device status
*/
StatusBytes RadioSpiWriteRegisters(uint8_t cRegAddress, uint8_t cNbBytes, uint8_t* pcBuffer)
{
 80040a0:	b580      	push	{r7, lr}
 80040a2:	b088      	sub	sp, #32
 80040a4:	af02      	add	r7, sp, #8
 80040a6:	4603      	mov	r3, r0
 80040a8:	603a      	str	r2, [r7, #0]
 80040aa:	71fb      	strb	r3, [r7, #7]
 80040ac:	460b      	mov	r3, r1
 80040ae:	71bb      	strb	r3, [r7, #6]
  uint8_t tx_buff[2] = {WRITE_HEADER, cRegAddress};
 80040b0:	2300      	movs	r3, #0
 80040b2:	743b      	strb	r3, [r7, #16]
 80040b4:	79fb      	ldrb	r3, [r7, #7]
 80040b6:	747b      	strb	r3, [r7, #17]
  uint8_t rx_buff[2];
  StatusBytes status;

  SPI_ENTER_CRITICAL();
 80040b8:	2007      	movs	r0, #7
 80040ba:	f000 fb1e 	bl	80046fa <HAL_NVIC_DisableIRQ>

  RadioSpiCSLow(); // Puts the SPI chip select low to start the transaction
 80040be:	2200      	movs	r2, #0
 80040c0:	2110      	movs	r1, #16
 80040c2:	481b      	ldr	r0, [pc, #108]	; (8004130 <RadioSpiWriteRegisters+0x90>)
 80040c4:	f000 fcb8 	bl	8004a38 <HAL_GPIO_WritePin>
  HAL_SPI_TransmitReceive(radioSpi, tx_buff, rx_buff, 2, RADIO_SPI_TIMEOUT_MAX);
 80040c8:	4b1a      	ldr	r3, [pc, #104]	; (8004134 <RadioSpiWriteRegisters+0x94>)
 80040ca:	6818      	ldr	r0, [r3, #0]
 80040cc:	f107 020c 	add.w	r2, r7, #12
 80040d0:	f107 0110 	add.w	r1, r7, #16
 80040d4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80040d8:	9300      	str	r3, [sp, #0]
 80040da:	2302      	movs	r3, #2
 80040dc:	f001 fbd1 	bl	8005882 <HAL_SPI_TransmitReceive>
  HAL_SPI_Transmit(radioSpi, pcBuffer, cNbBytes, RADIO_SPI_TIMEOUT_MAX);
 80040e0:	4b14      	ldr	r3, [pc, #80]	; (8004134 <RadioSpiWriteRegisters+0x94>)
 80040e2:	6818      	ldr	r0, [r3, #0]
 80040e4:	79bb      	ldrb	r3, [r7, #6]
 80040e6:	b29a      	uxth	r2, r3
 80040e8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80040ec:	6839      	ldr	r1, [r7, #0]
 80040ee:	f001 f97b 	bl	80053e8 <HAL_SPI_Transmit>
  RadioSpiCSHigh(); // Puts the SPI chip select high to end the transaction
 80040f2:	2201      	movs	r2, #1
 80040f4:	2110      	movs	r1, #16
 80040f6:	480e      	ldr	r0, [pc, #56]	; (8004130 <RadioSpiWriteRegisters+0x90>)
 80040f8:	f000 fc9e 	bl	8004a38 <HAL_GPIO_WritePin>

  SPI_EXIT_CRITICAL();
 80040fc:	2007      	movs	r0, #7
 80040fe:	f000 faee 	bl	80046de <HAL_NVIC_EnableIRQ>

  ((uint8_t *)&status)[1] = rx_buff[0];
 8004102:	f107 0308 	add.w	r3, r7, #8
 8004106:	3301      	adds	r3, #1
 8004108:	7b3a      	ldrb	r2, [r7, #12]
 800410a:	701a      	strb	r2, [r3, #0]
  ((uint8_t *)&status)[0] = rx_buff[1];
 800410c:	f107 0308 	add.w	r3, r7, #8
 8004110:	7b7a      	ldrb	r2, [r7, #13]
 8004112:	701a      	strb	r2, [r3, #0]

  return status;
 8004114:	893b      	ldrh	r3, [r7, #8]
 8004116:	82bb      	strh	r3, [r7, #20]
 8004118:	2300      	movs	r3, #0
 800411a:	7d3a      	ldrb	r2, [r7, #20]
 800411c:	f362 0307 	bfi	r3, r2, #0, #8
 8004120:	7d7a      	ldrb	r2, [r7, #21]
 8004122:	f362 230f 	bfi	r3, r2, #8, #8

}
 8004126:	4618      	mov	r0, r3
 8004128:	3718      	adds	r7, #24
 800412a:	46bd      	mov	sp, r7
 800412c:	bd80      	pop	{r7, pc}
 800412e:	bf00      	nop
 8004130:	40010800 	.word	0x40010800
 8004134:	20000010 	.word	0x20000010

08004138 <RadioSpiReadRegisters>:
* @param  cNbBytes: number of registers and bytes to be read
* @param  pcBuffer: pointer to the buffer of registers' values read
* @retval Device status
*/
StatusBytes RadioSpiReadRegisters(uint8_t cRegAddress, uint8_t cNbBytes, uint8_t* pcBuffer)
{
 8004138:	b580      	push	{r7, lr}
 800413a:	b088      	sub	sp, #32
 800413c:	af02      	add	r7, sp, #8
 800413e:	4603      	mov	r3, r0
 8004140:	603a      	str	r2, [r7, #0]
 8004142:	71fb      	strb	r3, [r7, #7]
 8004144:	460b      	mov	r3, r1
 8004146:	71bb      	strb	r3, [r7, #6]
  uint8_t tx_buff[2] = {READ_HEADER, cRegAddress};
 8004148:	2301      	movs	r3, #1
 800414a:	743b      	strb	r3, [r7, #16]
 800414c:	79fb      	ldrb	r3, [r7, #7]
 800414e:	747b      	strb	r3, [r7, #17]
  uint8_t rx_buff[2];
  StatusBytes status;

  SPI_ENTER_CRITICAL();
 8004150:	2007      	movs	r0, #7
 8004152:	f000 fad2 	bl	80046fa <HAL_NVIC_DisableIRQ>

  RadioSpiCSLow();  // Puts the SPI chip select low to start the transaction
 8004156:	2200      	movs	r2, #0
 8004158:	2110      	movs	r1, #16
 800415a:	481b      	ldr	r0, [pc, #108]	; (80041c8 <RadioSpiReadRegisters+0x90>)
 800415c:	f000 fc6c 	bl	8004a38 <HAL_GPIO_WritePin>
  HAL_SPI_TransmitReceive(radioSpi, tx_buff, rx_buff, 2, RADIO_SPI_TIMEOUT_MAX);
 8004160:	4b1a      	ldr	r3, [pc, #104]	; (80041cc <RadioSpiReadRegisters+0x94>)
 8004162:	6818      	ldr	r0, [r3, #0]
 8004164:	f107 020c 	add.w	r2, r7, #12
 8004168:	f107 0110 	add.w	r1, r7, #16
 800416c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004170:	9300      	str	r3, [sp, #0]
 8004172:	2302      	movs	r3, #2
 8004174:	f001 fb85 	bl	8005882 <HAL_SPI_TransmitReceive>
  HAL_SPI_Receive(radioSpi, pcBuffer, cNbBytes, RADIO_SPI_TIMEOUT_MAX);
 8004178:	4b14      	ldr	r3, [pc, #80]	; (80041cc <RadioSpiReadRegisters+0x94>)
 800417a:	6818      	ldr	r0, [r3, #0]
 800417c:	79bb      	ldrb	r3, [r7, #6]
 800417e:	b29a      	uxth	r2, r3
 8004180:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004184:	6839      	ldr	r1, [r7, #0]
 8004186:	f001 fa6b 	bl	8005660 <HAL_SPI_Receive>
  RadioSpiCSHigh(); // Puts the SPI chip select high to end the transaction
 800418a:	2201      	movs	r2, #1
 800418c:	2110      	movs	r1, #16
 800418e:	480e      	ldr	r0, [pc, #56]	; (80041c8 <RadioSpiReadRegisters+0x90>)
 8004190:	f000 fc52 	bl	8004a38 <HAL_GPIO_WritePin>

  SPI_EXIT_CRITICAL();
 8004194:	2007      	movs	r0, #7
 8004196:	f000 faa2 	bl	80046de <HAL_NVIC_EnableIRQ>

  ((uint8_t *)&status)[1] = rx_buff[0];
 800419a:	f107 0308 	add.w	r3, r7, #8
 800419e:	3301      	adds	r3, #1
 80041a0:	7b3a      	ldrb	r2, [r7, #12]
 80041a2:	701a      	strb	r2, [r3, #0]
  ((uint8_t *)&status)[0] = rx_buff[1];
 80041a4:	f107 0308 	add.w	r3, r7, #8
 80041a8:	7b7a      	ldrb	r2, [r7, #13]
 80041aa:	701a      	strb	r2, [r3, #0]

  return status;
 80041ac:	893b      	ldrh	r3, [r7, #8]
 80041ae:	82bb      	strh	r3, [r7, #20]
 80041b0:	2300      	movs	r3, #0
 80041b2:	7d3a      	ldrb	r2, [r7, #20]
 80041b4:	f362 0307 	bfi	r3, r2, #0, #8
 80041b8:	7d7a      	ldrb	r2, [r7, #21]
 80041ba:	f362 230f 	bfi	r3, r2, #8, #8
}
 80041be:	4618      	mov	r0, r3
 80041c0:	3718      	adds	r7, #24
 80041c2:	46bd      	mov	sp, r7
 80041c4:	bd80      	pop	{r7, pc}
 80041c6:	bf00      	nop
 80041c8:	40010800 	.word	0x40010800
 80041cc:	20000010 	.word	0x20000010

080041d0 <RadioSpiCommandStrobes>:
* @brief  Send a command
* @param  cCommandCode: command code to be sent
* @retval Device status
*/
StatusBytes RadioSpiCommandStrobes(uint8_t cCommandCode)
{
 80041d0:	b580      	push	{r7, lr}
 80041d2:	b088      	sub	sp, #32
 80041d4:	af02      	add	r7, sp, #8
 80041d6:	4603      	mov	r3, r0
 80041d8:	71fb      	strb	r3, [r7, #7]
  uint8_t tx_buff[2] = {COMMAND_HEADER, cCommandCode};
 80041da:	2380      	movs	r3, #128	; 0x80
 80041dc:	743b      	strb	r3, [r7, #16]
 80041de:	79fb      	ldrb	r3, [r7, #7]
 80041e0:	747b      	strb	r3, [r7, #17]
  uint8_t rx_buff[2];
  StatusBytes status;

  SPI_ENTER_CRITICAL();
 80041e2:	2007      	movs	r0, #7
 80041e4:	f000 fa89 	bl	80046fa <HAL_NVIC_DisableIRQ>

  RadioSpiCSLow();  // Puts the SPI chip select low to start the transaction
 80041e8:	2200      	movs	r2, #0
 80041ea:	2110      	movs	r1, #16
 80041ec:	4816      	ldr	r0, [pc, #88]	; (8004248 <RadioSpiCommandStrobes+0x78>)
 80041ee:	f000 fc23 	bl	8004a38 <HAL_GPIO_WritePin>
  HAL_SPI_TransmitReceive(radioSpi, tx_buff, rx_buff, 2, RADIO_SPI_TIMEOUT_MAX);
 80041f2:	4b16      	ldr	r3, [pc, #88]	; (800424c <RadioSpiCommandStrobes+0x7c>)
 80041f4:	6818      	ldr	r0, [r3, #0]
 80041f6:	f107 020c 	add.w	r2, r7, #12
 80041fa:	f107 0110 	add.w	r1, r7, #16
 80041fe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004202:	9300      	str	r3, [sp, #0]
 8004204:	2302      	movs	r3, #2
 8004206:	f001 fb3c 	bl	8005882 <HAL_SPI_TransmitReceive>
  RadioSpiCSHigh(); // Puts the SPI chip select high to end the transaction
 800420a:	2201      	movs	r2, #1
 800420c:	2110      	movs	r1, #16
 800420e:	480e      	ldr	r0, [pc, #56]	; (8004248 <RadioSpiCommandStrobes+0x78>)
 8004210:	f000 fc12 	bl	8004a38 <HAL_GPIO_WritePin>

  SPI_EXIT_CRITICAL();
 8004214:	2007      	movs	r0, #7
 8004216:	f000 fa62 	bl	80046de <HAL_NVIC_EnableIRQ>

  ((uint8_t *)&status)[1] = rx_buff[0];
 800421a:	f107 0308 	add.w	r3, r7, #8
 800421e:	3301      	adds	r3, #1
 8004220:	7b3a      	ldrb	r2, [r7, #12]
 8004222:	701a      	strb	r2, [r3, #0]
  ((uint8_t *)&status)[0] = rx_buff[1];
 8004224:	f107 0308 	add.w	r3, r7, #8
 8004228:	7b7a      	ldrb	r2, [r7, #13]
 800422a:	701a      	strb	r2, [r3, #0]

  return status;
 800422c:	893b      	ldrh	r3, [r7, #8]
 800422e:	82bb      	strh	r3, [r7, #20]
 8004230:	2300      	movs	r3, #0
 8004232:	7d3a      	ldrb	r2, [r7, #20]
 8004234:	f362 0307 	bfi	r3, r2, #0, #8
 8004238:	7d7a      	ldrb	r2, [r7, #21]
 800423a:	f362 230f 	bfi	r3, r2, #8, #8
}
 800423e:	4618      	mov	r0, r3
 8004240:	3718      	adds	r7, #24
 8004242:	46bd      	mov	sp, r7
 8004244:	bd80      	pop	{r7, pc}
 8004246:	bf00      	nop
 8004248:	40010800 	.word	0x40010800
 800424c:	20000010 	.word	0x20000010

08004250 <RadioSpiWriteFifo>:
* @param  cNbBytes: number of bytes to be written into TX FIFO
* @param  pcBuffer: pointer to data to write
* @retval Device status
*/
StatusBytes RadioSpiWriteFifo(uint8_t cNbBytes, uint8_t* pcBuffer)
{
 8004250:	b580      	push	{r7, lr}
 8004252:	b088      	sub	sp, #32
 8004254:	af02      	add	r7, sp, #8
 8004256:	4603      	mov	r3, r0
 8004258:	6039      	str	r1, [r7, #0]
 800425a:	71fb      	strb	r3, [r7, #7]
  uint8_t tx_buff[2] = {WRITE_HEADER, LINEAR_FIFO_ADDRESS};
 800425c:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 8004260:	823b      	strh	r3, [r7, #16]
  uint8_t rx_buff[2];
  StatusBytes status;

  SPI_ENTER_CRITICAL();
 8004262:	2007      	movs	r0, #7
 8004264:	f000 fa49 	bl	80046fa <HAL_NVIC_DisableIRQ>

  RadioSpiCSLow();  // Puts the SPI chip select low to start the transaction
 8004268:	2200      	movs	r2, #0
 800426a:	2110      	movs	r1, #16
 800426c:	481a      	ldr	r0, [pc, #104]	; (80042d8 <RadioSpiWriteFifo+0x88>)
 800426e:	f000 fbe3 	bl	8004a38 <HAL_GPIO_WritePin>
  HAL_SPI_TransmitReceive(radioSpi, tx_buff, rx_buff, 2, RADIO_SPI_TIMEOUT_MAX);
 8004272:	4b1a      	ldr	r3, [pc, #104]	; (80042dc <RadioSpiWriteFifo+0x8c>)
 8004274:	6818      	ldr	r0, [r3, #0]
 8004276:	f107 020c 	add.w	r2, r7, #12
 800427a:	f107 0110 	add.w	r1, r7, #16
 800427e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004282:	9300      	str	r3, [sp, #0]
 8004284:	2302      	movs	r3, #2
 8004286:	f001 fafc 	bl	8005882 <HAL_SPI_TransmitReceive>
  HAL_SPI_Transmit(radioSpi, pcBuffer, cNbBytes, RADIO_SPI_TIMEOUT_MAX);
 800428a:	4b14      	ldr	r3, [pc, #80]	; (80042dc <RadioSpiWriteFifo+0x8c>)
 800428c:	6818      	ldr	r0, [r3, #0]
 800428e:	79fb      	ldrb	r3, [r7, #7]
 8004290:	b29a      	uxth	r2, r3
 8004292:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004296:	6839      	ldr	r1, [r7, #0]
 8004298:	f001 f8a6 	bl	80053e8 <HAL_SPI_Transmit>
  RadioSpiCSHigh(); // Puts the SPI chip select high to end the transaction
 800429c:	2201      	movs	r2, #1
 800429e:	2110      	movs	r1, #16
 80042a0:	480d      	ldr	r0, [pc, #52]	; (80042d8 <RadioSpiWriteFifo+0x88>)
 80042a2:	f000 fbc9 	bl	8004a38 <HAL_GPIO_WritePin>

  SPI_EXIT_CRITICAL();
 80042a6:	2007      	movs	r0, #7
 80042a8:	f000 fa19 	bl	80046de <HAL_NVIC_EnableIRQ>

  ((uint8_t *)&status)[1] = rx_buff[0];
 80042ac:	f107 0308 	add.w	r3, r7, #8
 80042b0:	3301      	adds	r3, #1
 80042b2:	7b3a      	ldrb	r2, [r7, #12]
 80042b4:	701a      	strb	r2, [r3, #0]
  ((uint8_t *)&status)[0] = rx_buff[1];
 80042b6:	f107 0308 	add.w	r3, r7, #8
 80042ba:	7b7a      	ldrb	r2, [r7, #13]
 80042bc:	701a      	strb	r2, [r3, #0]

  return status;
 80042be:	893b      	ldrh	r3, [r7, #8]
 80042c0:	82bb      	strh	r3, [r7, #20]
 80042c2:	2300      	movs	r3, #0
 80042c4:	7d3a      	ldrb	r2, [r7, #20]
 80042c6:	f362 0307 	bfi	r3, r2, #0, #8
 80042ca:	7d7a      	ldrb	r2, [r7, #21]
 80042cc:	f362 230f 	bfi	r3, r2, #8, #8
}
 80042d0:	4618      	mov	r0, r3
 80042d2:	3718      	adds	r7, #24
 80042d4:	46bd      	mov	sp, r7
 80042d6:	bd80      	pop	{r7, pc}
 80042d8:	40010800 	.word	0x40010800
 80042dc:	20000010 	.word	0x20000010

080042e0 <RadioSpiReadFifo>:
* @param  cNbBytes: number of bytes to read from RX FIFO
* @param  pcBuffer: pointer to data read from RX FIFO
* @retval Device status
*/
StatusBytes RadioSpiReadFifo(uint8_t cNbBytes, uint8_t* pcBuffer)
{
 80042e0:	b580      	push	{r7, lr}
 80042e2:	b088      	sub	sp, #32
 80042e4:	af02      	add	r7, sp, #8
 80042e6:	4603      	mov	r3, r0
 80042e8:	6039      	str	r1, [r7, #0]
 80042ea:	71fb      	strb	r3, [r7, #7]
  uint8_t tx_buff[2] = {READ_HEADER, LINEAR_FIFO_ADDRESS};
 80042ec:	f64f 7301 	movw	r3, #65281	; 0xff01
 80042f0:	823b      	strh	r3, [r7, #16]
  uint8_t rx_buff[2];
  StatusBytes status;

  SPI_ENTER_CRITICAL();
 80042f2:	2007      	movs	r0, #7
 80042f4:	f000 fa01 	bl	80046fa <HAL_NVIC_DisableIRQ>

  RadioSpiCSLow();  // Puts the SPI chip select low to start the transaction
 80042f8:	2200      	movs	r2, #0
 80042fa:	2110      	movs	r1, #16
 80042fc:	481a      	ldr	r0, [pc, #104]	; (8004368 <RadioSpiReadFifo+0x88>)
 80042fe:	f000 fb9b 	bl	8004a38 <HAL_GPIO_WritePin>
  HAL_SPI_TransmitReceive(radioSpi, tx_buff, rx_buff, 2, RADIO_SPI_TIMEOUT_MAX);
 8004302:	4b1a      	ldr	r3, [pc, #104]	; (800436c <RadioSpiReadFifo+0x8c>)
 8004304:	6818      	ldr	r0, [r3, #0]
 8004306:	f107 020c 	add.w	r2, r7, #12
 800430a:	f107 0110 	add.w	r1, r7, #16
 800430e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004312:	9300      	str	r3, [sp, #0]
 8004314:	2302      	movs	r3, #2
 8004316:	f001 fab4 	bl	8005882 <HAL_SPI_TransmitReceive>
  HAL_SPI_Receive(radioSpi, pcBuffer, cNbBytes, RADIO_SPI_TIMEOUT_MAX);
 800431a:	4b14      	ldr	r3, [pc, #80]	; (800436c <RadioSpiReadFifo+0x8c>)
 800431c:	6818      	ldr	r0, [r3, #0]
 800431e:	79fb      	ldrb	r3, [r7, #7]
 8004320:	b29a      	uxth	r2, r3
 8004322:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004326:	6839      	ldr	r1, [r7, #0]
 8004328:	f001 f99a 	bl	8005660 <HAL_SPI_Receive>
  RadioSpiCSHigh();  // Puts the SPI chip select high to end the transaction
 800432c:	2201      	movs	r2, #1
 800432e:	2110      	movs	r1, #16
 8004330:	480d      	ldr	r0, [pc, #52]	; (8004368 <RadioSpiReadFifo+0x88>)
 8004332:	f000 fb81 	bl	8004a38 <HAL_GPIO_WritePin>

  SPI_EXIT_CRITICAL();
 8004336:	2007      	movs	r0, #7
 8004338:	f000 f9d1 	bl	80046de <HAL_NVIC_EnableIRQ>

  ((uint8_t *)&status)[1] = rx_buff[0];
 800433c:	f107 0308 	add.w	r3, r7, #8
 8004340:	3301      	adds	r3, #1
 8004342:	7b3a      	ldrb	r2, [r7, #12]
 8004344:	701a      	strb	r2, [r3, #0]
  ((uint8_t *)&status)[0] = rx_buff[1];
 8004346:	f107 0308 	add.w	r3, r7, #8
 800434a:	7b7a      	ldrb	r2, [r7, #13]
 800434c:	701a      	strb	r2, [r3, #0]

  return status;
 800434e:	893b      	ldrh	r3, [r7, #8]
 8004350:	82bb      	strh	r3, [r7, #20]
 8004352:	2300      	movs	r3, #0
 8004354:	7d3a      	ldrb	r2, [r7, #20]
 8004356:	f362 0307 	bfi	r3, r2, #0, #8
 800435a:	7d7a      	ldrb	r2, [r7, #21]
 800435c:	f362 230f 	bfi	r3, r2, #8, #8
}
 8004360:	4618      	mov	r0, r3
 8004362:	3718      	adds	r7, #24
 8004364:	46bd      	mov	sp, r7
 8004366:	bd80      	pop	{r7, pc}
 8004368:	40010800 	.word	0x40010800
 800436c:	20000010 	.word	0x20000010

08004370 <RadioEnterShutdown>:
* @brief  Puts at logic 1 the SDN pin.
* @param  None.
* @retval None.
*/
void RadioEnterShutdown(void)
{
 8004370:	b580      	push	{r7, lr}
 8004372:	af00      	add	r7, sp, #0
  /* Puts high the GPIO connected to shutdown pin */
  HAL_GPIO_WritePin(RADIO_SDN_PORT, RADIO_SDN_PIN, GPIO_PIN_SET);
 8004374:	2201      	movs	r2, #1
 8004376:	2101      	movs	r1, #1
 8004378:	4802      	ldr	r0, [pc, #8]	; (8004384 <RadioEnterShutdown+0x14>)
 800437a:	f000 fb5d 	bl	8004a38 <HAL_GPIO_WritePin>
}
 800437e:	bf00      	nop
 8004380:	bd80      	pop	{r7, pc}
 8004382:	bf00      	nop
 8004384:	40010c00 	.word	0x40010c00

08004388 <RadioExitShutdown>:
* @brief  Put at logic 0 the SDN pin.
* @param  None.
* @retval None.
*/
void RadioExitShutdown(void)
{
 8004388:	b580      	push	{r7, lr}
 800438a:	af00      	add	r7, sp, #0
  /* Puts low the GPIO connected to shutdown pin */
  HAL_GPIO_WritePin(RADIO_SDN_PORT, RADIO_SDN_PIN, GPIO_PIN_RESET);
 800438c:	2200      	movs	r2, #0
 800438e:	2101      	movs	r1, #1
 8004390:	4803      	ldr	r0, [pc, #12]	; (80043a0 <RadioExitShutdown+0x18>)
 8004392:	f000 fb51 	bl	8004a38 <HAL_GPIO_WritePin>

  /* Delay to allow the circuit POR, about 700 us */
  //for(volatile uint32_t i=0;i<0x1E00;i++);
  HAL_Delay(1); // 1ms (Note: Table 20 of SPIRIT1 datasheet specifies ~650 us)
 8004396:	2001      	movs	r0, #1
 8004398:	f000 f866 	bl	8004468 <HAL_Delay>
}
 800439c:	bf00      	nop
 800439e:	bd80      	pop	{r7, pc}
 80043a0:	40010c00 	.word	0x40010c00

080043a4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80043a4:	b580      	push	{r7, lr}
 80043a6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80043a8:	4b08      	ldr	r3, [pc, #32]	; (80043cc <HAL_Init+0x28>)
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	4a07      	ldr	r2, [pc, #28]	; (80043cc <HAL_Init+0x28>)
 80043ae:	f043 0310 	orr.w	r3, r3, #16
 80043b2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80043b4:	2003      	movs	r0, #3
 80043b6:	f000 f96b 	bl	8004690 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80043ba:	200f      	movs	r0, #15
 80043bc:	f000 f808 	bl	80043d0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80043c0:	f7fd f9fe 	bl	80017c0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80043c4:	2300      	movs	r3, #0
}
 80043c6:	4618      	mov	r0, r3
 80043c8:	bd80      	pop	{r7, pc}
 80043ca:	bf00      	nop
 80043cc:	40022000 	.word	0x40022000

080043d0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80043d0:	b580      	push	{r7, lr}
 80043d2:	b082      	sub	sp, #8
 80043d4:	af00      	add	r7, sp, #0
 80043d6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80043d8:	4b12      	ldr	r3, [pc, #72]	; (8004424 <HAL_InitTick+0x54>)
 80043da:	681a      	ldr	r2, [r3, #0]
 80043dc:	4b12      	ldr	r3, [pc, #72]	; (8004428 <HAL_InitTick+0x58>)
 80043de:	781b      	ldrb	r3, [r3, #0]
 80043e0:	4619      	mov	r1, r3
 80043e2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80043e6:	fbb3 f3f1 	udiv	r3, r3, r1
 80043ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80043ee:	4618      	mov	r0, r3
 80043f0:	f000 f991 	bl	8004716 <HAL_SYSTICK_Config>
 80043f4:	4603      	mov	r3, r0
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d001      	beq.n	80043fe <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80043fa:	2301      	movs	r3, #1
 80043fc:	e00e      	b.n	800441c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	2b0f      	cmp	r3, #15
 8004402:	d80a      	bhi.n	800441a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004404:	2200      	movs	r2, #0
 8004406:	6879      	ldr	r1, [r7, #4]
 8004408:	f04f 30ff 	mov.w	r0, #4294967295
 800440c:	f000 f94b 	bl	80046a6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004410:	4a06      	ldr	r2, [pc, #24]	; (800442c <HAL_InitTick+0x5c>)
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004416:	2300      	movs	r3, #0
 8004418:	e000      	b.n	800441c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800441a:	2301      	movs	r3, #1
}
 800441c:	4618      	mov	r0, r3
 800441e:	3708      	adds	r7, #8
 8004420:	46bd      	mov	sp, r7
 8004422:	bd80      	pop	{r7, pc}
 8004424:	20000008 	.word	0x20000008
 8004428:	20000018 	.word	0x20000018
 800442c:	20000014 	.word	0x20000014

08004430 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004430:	b480      	push	{r7}
 8004432:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004434:	4b05      	ldr	r3, [pc, #20]	; (800444c <HAL_IncTick+0x1c>)
 8004436:	781b      	ldrb	r3, [r3, #0]
 8004438:	461a      	mov	r2, r3
 800443a:	4b05      	ldr	r3, [pc, #20]	; (8004450 <HAL_IncTick+0x20>)
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	4413      	add	r3, r2
 8004440:	4a03      	ldr	r2, [pc, #12]	; (8004450 <HAL_IncTick+0x20>)
 8004442:	6013      	str	r3, [r2, #0]
}
 8004444:	bf00      	nop
 8004446:	46bd      	mov	sp, r7
 8004448:	bc80      	pop	{r7}
 800444a:	4770      	bx	lr
 800444c:	20000018 	.word	0x20000018
 8004450:	20000320 	.word	0x20000320

08004454 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004454:	b480      	push	{r7}
 8004456:	af00      	add	r7, sp, #0
  return uwTick;
 8004458:	4b02      	ldr	r3, [pc, #8]	; (8004464 <HAL_GetTick+0x10>)
 800445a:	681b      	ldr	r3, [r3, #0]
}
 800445c:	4618      	mov	r0, r3
 800445e:	46bd      	mov	sp, r7
 8004460:	bc80      	pop	{r7}
 8004462:	4770      	bx	lr
 8004464:	20000320 	.word	0x20000320

08004468 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004468:	b580      	push	{r7, lr}
 800446a:	b084      	sub	sp, #16
 800446c:	af00      	add	r7, sp, #0
 800446e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004470:	f7ff fff0 	bl	8004454 <HAL_GetTick>
 8004474:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004480:	d005      	beq.n	800448e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004482:	4b0a      	ldr	r3, [pc, #40]	; (80044ac <HAL_Delay+0x44>)
 8004484:	781b      	ldrb	r3, [r3, #0]
 8004486:	461a      	mov	r2, r3
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	4413      	add	r3, r2
 800448c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800448e:	bf00      	nop
 8004490:	f7ff ffe0 	bl	8004454 <HAL_GetTick>
 8004494:	4602      	mov	r2, r0
 8004496:	68bb      	ldr	r3, [r7, #8]
 8004498:	1ad3      	subs	r3, r2, r3
 800449a:	68fa      	ldr	r2, [r7, #12]
 800449c:	429a      	cmp	r2, r3
 800449e:	d8f7      	bhi.n	8004490 <HAL_Delay+0x28>
  {
  }
}
 80044a0:	bf00      	nop
 80044a2:	bf00      	nop
 80044a4:	3710      	adds	r7, #16
 80044a6:	46bd      	mov	sp, r7
 80044a8:	bd80      	pop	{r7, pc}
 80044aa:	bf00      	nop
 80044ac:	20000018 	.word	0x20000018

080044b0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80044b0:	b480      	push	{r7}
 80044b2:	b085      	sub	sp, #20
 80044b4:	af00      	add	r7, sp, #0
 80044b6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	f003 0307 	and.w	r3, r3, #7
 80044be:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80044c0:	4b0c      	ldr	r3, [pc, #48]	; (80044f4 <__NVIC_SetPriorityGrouping+0x44>)
 80044c2:	68db      	ldr	r3, [r3, #12]
 80044c4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80044c6:	68ba      	ldr	r2, [r7, #8]
 80044c8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80044cc:	4013      	ands	r3, r2
 80044ce:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80044d4:	68bb      	ldr	r3, [r7, #8]
 80044d6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80044d8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80044dc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80044e0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80044e2:	4a04      	ldr	r2, [pc, #16]	; (80044f4 <__NVIC_SetPriorityGrouping+0x44>)
 80044e4:	68bb      	ldr	r3, [r7, #8]
 80044e6:	60d3      	str	r3, [r2, #12]
}
 80044e8:	bf00      	nop
 80044ea:	3714      	adds	r7, #20
 80044ec:	46bd      	mov	sp, r7
 80044ee:	bc80      	pop	{r7}
 80044f0:	4770      	bx	lr
 80044f2:	bf00      	nop
 80044f4:	e000ed00 	.word	0xe000ed00

080044f8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80044f8:	b480      	push	{r7}
 80044fa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80044fc:	4b04      	ldr	r3, [pc, #16]	; (8004510 <__NVIC_GetPriorityGrouping+0x18>)
 80044fe:	68db      	ldr	r3, [r3, #12]
 8004500:	0a1b      	lsrs	r3, r3, #8
 8004502:	f003 0307 	and.w	r3, r3, #7
}
 8004506:	4618      	mov	r0, r3
 8004508:	46bd      	mov	sp, r7
 800450a:	bc80      	pop	{r7}
 800450c:	4770      	bx	lr
 800450e:	bf00      	nop
 8004510:	e000ed00 	.word	0xe000ed00

08004514 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004514:	b480      	push	{r7}
 8004516:	b083      	sub	sp, #12
 8004518:	af00      	add	r7, sp, #0
 800451a:	4603      	mov	r3, r0
 800451c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800451e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004522:	2b00      	cmp	r3, #0
 8004524:	db0b      	blt.n	800453e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004526:	79fb      	ldrb	r3, [r7, #7]
 8004528:	f003 021f 	and.w	r2, r3, #31
 800452c:	4906      	ldr	r1, [pc, #24]	; (8004548 <__NVIC_EnableIRQ+0x34>)
 800452e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004532:	095b      	lsrs	r3, r3, #5
 8004534:	2001      	movs	r0, #1
 8004536:	fa00 f202 	lsl.w	r2, r0, r2
 800453a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800453e:	bf00      	nop
 8004540:	370c      	adds	r7, #12
 8004542:	46bd      	mov	sp, r7
 8004544:	bc80      	pop	{r7}
 8004546:	4770      	bx	lr
 8004548:	e000e100 	.word	0xe000e100

0800454c <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800454c:	b480      	push	{r7}
 800454e:	b083      	sub	sp, #12
 8004550:	af00      	add	r7, sp, #0
 8004552:	4603      	mov	r3, r0
 8004554:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004556:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800455a:	2b00      	cmp	r3, #0
 800455c:	db12      	blt.n	8004584 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800455e:	79fb      	ldrb	r3, [r7, #7]
 8004560:	f003 021f 	and.w	r2, r3, #31
 8004564:	490a      	ldr	r1, [pc, #40]	; (8004590 <__NVIC_DisableIRQ+0x44>)
 8004566:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800456a:	095b      	lsrs	r3, r3, #5
 800456c:	2001      	movs	r0, #1
 800456e:	fa00 f202 	lsl.w	r2, r0, r2
 8004572:	3320      	adds	r3, #32
 8004574:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8004578:	f3bf 8f4f 	dsb	sy
}
 800457c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800457e:	f3bf 8f6f 	isb	sy
}
 8004582:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8004584:	bf00      	nop
 8004586:	370c      	adds	r7, #12
 8004588:	46bd      	mov	sp, r7
 800458a:	bc80      	pop	{r7}
 800458c:	4770      	bx	lr
 800458e:	bf00      	nop
 8004590:	e000e100 	.word	0xe000e100

08004594 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004594:	b480      	push	{r7}
 8004596:	b083      	sub	sp, #12
 8004598:	af00      	add	r7, sp, #0
 800459a:	4603      	mov	r3, r0
 800459c:	6039      	str	r1, [r7, #0]
 800459e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80045a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	db0a      	blt.n	80045be <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80045a8:	683b      	ldr	r3, [r7, #0]
 80045aa:	b2da      	uxtb	r2, r3
 80045ac:	490c      	ldr	r1, [pc, #48]	; (80045e0 <__NVIC_SetPriority+0x4c>)
 80045ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80045b2:	0112      	lsls	r2, r2, #4
 80045b4:	b2d2      	uxtb	r2, r2
 80045b6:	440b      	add	r3, r1
 80045b8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80045bc:	e00a      	b.n	80045d4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80045be:	683b      	ldr	r3, [r7, #0]
 80045c0:	b2da      	uxtb	r2, r3
 80045c2:	4908      	ldr	r1, [pc, #32]	; (80045e4 <__NVIC_SetPriority+0x50>)
 80045c4:	79fb      	ldrb	r3, [r7, #7]
 80045c6:	f003 030f 	and.w	r3, r3, #15
 80045ca:	3b04      	subs	r3, #4
 80045cc:	0112      	lsls	r2, r2, #4
 80045ce:	b2d2      	uxtb	r2, r2
 80045d0:	440b      	add	r3, r1
 80045d2:	761a      	strb	r2, [r3, #24]
}
 80045d4:	bf00      	nop
 80045d6:	370c      	adds	r7, #12
 80045d8:	46bd      	mov	sp, r7
 80045da:	bc80      	pop	{r7}
 80045dc:	4770      	bx	lr
 80045de:	bf00      	nop
 80045e0:	e000e100 	.word	0xe000e100
 80045e4:	e000ed00 	.word	0xe000ed00

080045e8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80045e8:	b480      	push	{r7}
 80045ea:	b089      	sub	sp, #36	; 0x24
 80045ec:	af00      	add	r7, sp, #0
 80045ee:	60f8      	str	r0, [r7, #12]
 80045f0:	60b9      	str	r1, [r7, #8]
 80045f2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	f003 0307 	and.w	r3, r3, #7
 80045fa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80045fc:	69fb      	ldr	r3, [r7, #28]
 80045fe:	f1c3 0307 	rsb	r3, r3, #7
 8004602:	2b04      	cmp	r3, #4
 8004604:	bf28      	it	cs
 8004606:	2304      	movcs	r3, #4
 8004608:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800460a:	69fb      	ldr	r3, [r7, #28]
 800460c:	3304      	adds	r3, #4
 800460e:	2b06      	cmp	r3, #6
 8004610:	d902      	bls.n	8004618 <NVIC_EncodePriority+0x30>
 8004612:	69fb      	ldr	r3, [r7, #28]
 8004614:	3b03      	subs	r3, #3
 8004616:	e000      	b.n	800461a <NVIC_EncodePriority+0x32>
 8004618:	2300      	movs	r3, #0
 800461a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800461c:	f04f 32ff 	mov.w	r2, #4294967295
 8004620:	69bb      	ldr	r3, [r7, #24]
 8004622:	fa02 f303 	lsl.w	r3, r2, r3
 8004626:	43da      	mvns	r2, r3
 8004628:	68bb      	ldr	r3, [r7, #8]
 800462a:	401a      	ands	r2, r3
 800462c:	697b      	ldr	r3, [r7, #20]
 800462e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004630:	f04f 31ff 	mov.w	r1, #4294967295
 8004634:	697b      	ldr	r3, [r7, #20]
 8004636:	fa01 f303 	lsl.w	r3, r1, r3
 800463a:	43d9      	mvns	r1, r3
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004640:	4313      	orrs	r3, r2
         );
}
 8004642:	4618      	mov	r0, r3
 8004644:	3724      	adds	r7, #36	; 0x24
 8004646:	46bd      	mov	sp, r7
 8004648:	bc80      	pop	{r7}
 800464a:	4770      	bx	lr

0800464c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800464c:	b580      	push	{r7, lr}
 800464e:	b082      	sub	sp, #8
 8004650:	af00      	add	r7, sp, #0
 8004652:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	3b01      	subs	r3, #1
 8004658:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800465c:	d301      	bcc.n	8004662 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800465e:	2301      	movs	r3, #1
 8004660:	e00f      	b.n	8004682 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004662:	4a0a      	ldr	r2, [pc, #40]	; (800468c <SysTick_Config+0x40>)
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	3b01      	subs	r3, #1
 8004668:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800466a:	210f      	movs	r1, #15
 800466c:	f04f 30ff 	mov.w	r0, #4294967295
 8004670:	f7ff ff90 	bl	8004594 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004674:	4b05      	ldr	r3, [pc, #20]	; (800468c <SysTick_Config+0x40>)
 8004676:	2200      	movs	r2, #0
 8004678:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800467a:	4b04      	ldr	r3, [pc, #16]	; (800468c <SysTick_Config+0x40>)
 800467c:	2207      	movs	r2, #7
 800467e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004680:	2300      	movs	r3, #0
}
 8004682:	4618      	mov	r0, r3
 8004684:	3708      	adds	r7, #8
 8004686:	46bd      	mov	sp, r7
 8004688:	bd80      	pop	{r7, pc}
 800468a:	bf00      	nop
 800468c:	e000e010 	.word	0xe000e010

08004690 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004690:	b580      	push	{r7, lr}
 8004692:	b082      	sub	sp, #8
 8004694:	af00      	add	r7, sp, #0
 8004696:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004698:	6878      	ldr	r0, [r7, #4]
 800469a:	f7ff ff09 	bl	80044b0 <__NVIC_SetPriorityGrouping>
}
 800469e:	bf00      	nop
 80046a0:	3708      	adds	r7, #8
 80046a2:	46bd      	mov	sp, r7
 80046a4:	bd80      	pop	{r7, pc}

080046a6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80046a6:	b580      	push	{r7, lr}
 80046a8:	b086      	sub	sp, #24
 80046aa:	af00      	add	r7, sp, #0
 80046ac:	4603      	mov	r3, r0
 80046ae:	60b9      	str	r1, [r7, #8]
 80046b0:	607a      	str	r2, [r7, #4]
 80046b2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80046b4:	2300      	movs	r3, #0
 80046b6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80046b8:	f7ff ff1e 	bl	80044f8 <__NVIC_GetPriorityGrouping>
 80046bc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80046be:	687a      	ldr	r2, [r7, #4]
 80046c0:	68b9      	ldr	r1, [r7, #8]
 80046c2:	6978      	ldr	r0, [r7, #20]
 80046c4:	f7ff ff90 	bl	80045e8 <NVIC_EncodePriority>
 80046c8:	4602      	mov	r2, r0
 80046ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80046ce:	4611      	mov	r1, r2
 80046d0:	4618      	mov	r0, r3
 80046d2:	f7ff ff5f 	bl	8004594 <__NVIC_SetPriority>
}
 80046d6:	bf00      	nop
 80046d8:	3718      	adds	r7, #24
 80046da:	46bd      	mov	sp, r7
 80046dc:	bd80      	pop	{r7, pc}

080046de <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80046de:	b580      	push	{r7, lr}
 80046e0:	b082      	sub	sp, #8
 80046e2:	af00      	add	r7, sp, #0
 80046e4:	4603      	mov	r3, r0
 80046e6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80046e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80046ec:	4618      	mov	r0, r3
 80046ee:	f7ff ff11 	bl	8004514 <__NVIC_EnableIRQ>
}
 80046f2:	bf00      	nop
 80046f4:	3708      	adds	r7, #8
 80046f6:	46bd      	mov	sp, r7
 80046f8:	bd80      	pop	{r7, pc}

080046fa <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))  
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80046fa:	b580      	push	{r7, lr}
 80046fc:	b082      	sub	sp, #8
 80046fe:	af00      	add	r7, sp, #0
 8004700:	4603      	mov	r3, r0
 8004702:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8004704:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004708:	4618      	mov	r0, r3
 800470a:	f7ff ff1f 	bl	800454c <__NVIC_DisableIRQ>
}
 800470e:	bf00      	nop
 8004710:	3708      	adds	r7, #8
 8004712:	46bd      	mov	sp, r7
 8004714:	bd80      	pop	{r7, pc}

08004716 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004716:	b580      	push	{r7, lr}
 8004718:	b082      	sub	sp, #8
 800471a:	af00      	add	r7, sp, #0
 800471c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800471e:	6878      	ldr	r0, [r7, #4]
 8004720:	f7ff ff94 	bl	800464c <SysTick_Config>
 8004724:	4603      	mov	r3, r0
}
 8004726:	4618      	mov	r0, r3
 8004728:	3708      	adds	r7, #8
 800472a:	46bd      	mov	sp, r7
 800472c:	bd80      	pop	{r7, pc}
	...

08004730 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004730:	b480      	push	{r7}
 8004732:	b08b      	sub	sp, #44	; 0x2c
 8004734:	af00      	add	r7, sp, #0
 8004736:	6078      	str	r0, [r7, #4]
 8004738:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800473a:	2300      	movs	r3, #0
 800473c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800473e:	2300      	movs	r3, #0
 8004740:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004742:	e169      	b.n	8004a18 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8004744:	2201      	movs	r2, #1
 8004746:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004748:	fa02 f303 	lsl.w	r3, r2, r3
 800474c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800474e:	683b      	ldr	r3, [r7, #0]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	69fa      	ldr	r2, [r7, #28]
 8004754:	4013      	ands	r3, r2
 8004756:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8004758:	69ba      	ldr	r2, [r7, #24]
 800475a:	69fb      	ldr	r3, [r7, #28]
 800475c:	429a      	cmp	r2, r3
 800475e:	f040 8158 	bne.w	8004a12 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8004762:	683b      	ldr	r3, [r7, #0]
 8004764:	685b      	ldr	r3, [r3, #4]
 8004766:	4a9a      	ldr	r2, [pc, #616]	; (80049d0 <HAL_GPIO_Init+0x2a0>)
 8004768:	4293      	cmp	r3, r2
 800476a:	d05e      	beq.n	800482a <HAL_GPIO_Init+0xfa>
 800476c:	4a98      	ldr	r2, [pc, #608]	; (80049d0 <HAL_GPIO_Init+0x2a0>)
 800476e:	4293      	cmp	r3, r2
 8004770:	d875      	bhi.n	800485e <HAL_GPIO_Init+0x12e>
 8004772:	4a98      	ldr	r2, [pc, #608]	; (80049d4 <HAL_GPIO_Init+0x2a4>)
 8004774:	4293      	cmp	r3, r2
 8004776:	d058      	beq.n	800482a <HAL_GPIO_Init+0xfa>
 8004778:	4a96      	ldr	r2, [pc, #600]	; (80049d4 <HAL_GPIO_Init+0x2a4>)
 800477a:	4293      	cmp	r3, r2
 800477c:	d86f      	bhi.n	800485e <HAL_GPIO_Init+0x12e>
 800477e:	4a96      	ldr	r2, [pc, #600]	; (80049d8 <HAL_GPIO_Init+0x2a8>)
 8004780:	4293      	cmp	r3, r2
 8004782:	d052      	beq.n	800482a <HAL_GPIO_Init+0xfa>
 8004784:	4a94      	ldr	r2, [pc, #592]	; (80049d8 <HAL_GPIO_Init+0x2a8>)
 8004786:	4293      	cmp	r3, r2
 8004788:	d869      	bhi.n	800485e <HAL_GPIO_Init+0x12e>
 800478a:	4a94      	ldr	r2, [pc, #592]	; (80049dc <HAL_GPIO_Init+0x2ac>)
 800478c:	4293      	cmp	r3, r2
 800478e:	d04c      	beq.n	800482a <HAL_GPIO_Init+0xfa>
 8004790:	4a92      	ldr	r2, [pc, #584]	; (80049dc <HAL_GPIO_Init+0x2ac>)
 8004792:	4293      	cmp	r3, r2
 8004794:	d863      	bhi.n	800485e <HAL_GPIO_Init+0x12e>
 8004796:	4a92      	ldr	r2, [pc, #584]	; (80049e0 <HAL_GPIO_Init+0x2b0>)
 8004798:	4293      	cmp	r3, r2
 800479a:	d046      	beq.n	800482a <HAL_GPIO_Init+0xfa>
 800479c:	4a90      	ldr	r2, [pc, #576]	; (80049e0 <HAL_GPIO_Init+0x2b0>)
 800479e:	4293      	cmp	r3, r2
 80047a0:	d85d      	bhi.n	800485e <HAL_GPIO_Init+0x12e>
 80047a2:	2b12      	cmp	r3, #18
 80047a4:	d82a      	bhi.n	80047fc <HAL_GPIO_Init+0xcc>
 80047a6:	2b12      	cmp	r3, #18
 80047a8:	d859      	bhi.n	800485e <HAL_GPIO_Init+0x12e>
 80047aa:	a201      	add	r2, pc, #4	; (adr r2, 80047b0 <HAL_GPIO_Init+0x80>)
 80047ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047b0:	0800482b 	.word	0x0800482b
 80047b4:	08004805 	.word	0x08004805
 80047b8:	08004817 	.word	0x08004817
 80047bc:	08004859 	.word	0x08004859
 80047c0:	0800485f 	.word	0x0800485f
 80047c4:	0800485f 	.word	0x0800485f
 80047c8:	0800485f 	.word	0x0800485f
 80047cc:	0800485f 	.word	0x0800485f
 80047d0:	0800485f 	.word	0x0800485f
 80047d4:	0800485f 	.word	0x0800485f
 80047d8:	0800485f 	.word	0x0800485f
 80047dc:	0800485f 	.word	0x0800485f
 80047e0:	0800485f 	.word	0x0800485f
 80047e4:	0800485f 	.word	0x0800485f
 80047e8:	0800485f 	.word	0x0800485f
 80047ec:	0800485f 	.word	0x0800485f
 80047f0:	0800485f 	.word	0x0800485f
 80047f4:	0800480d 	.word	0x0800480d
 80047f8:	08004821 	.word	0x08004821
 80047fc:	4a79      	ldr	r2, [pc, #484]	; (80049e4 <HAL_GPIO_Init+0x2b4>)
 80047fe:	4293      	cmp	r3, r2
 8004800:	d013      	beq.n	800482a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8004802:	e02c      	b.n	800485e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8004804:	683b      	ldr	r3, [r7, #0]
 8004806:	68db      	ldr	r3, [r3, #12]
 8004808:	623b      	str	r3, [r7, #32]
          break;
 800480a:	e029      	b.n	8004860 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800480c:	683b      	ldr	r3, [r7, #0]
 800480e:	68db      	ldr	r3, [r3, #12]
 8004810:	3304      	adds	r3, #4
 8004812:	623b      	str	r3, [r7, #32]
          break;
 8004814:	e024      	b.n	8004860 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8004816:	683b      	ldr	r3, [r7, #0]
 8004818:	68db      	ldr	r3, [r3, #12]
 800481a:	3308      	adds	r3, #8
 800481c:	623b      	str	r3, [r7, #32]
          break;
 800481e:	e01f      	b.n	8004860 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8004820:	683b      	ldr	r3, [r7, #0]
 8004822:	68db      	ldr	r3, [r3, #12]
 8004824:	330c      	adds	r3, #12
 8004826:	623b      	str	r3, [r7, #32]
          break;
 8004828:	e01a      	b.n	8004860 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800482a:	683b      	ldr	r3, [r7, #0]
 800482c:	689b      	ldr	r3, [r3, #8]
 800482e:	2b00      	cmp	r3, #0
 8004830:	d102      	bne.n	8004838 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8004832:	2304      	movs	r3, #4
 8004834:	623b      	str	r3, [r7, #32]
          break;
 8004836:	e013      	b.n	8004860 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8004838:	683b      	ldr	r3, [r7, #0]
 800483a:	689b      	ldr	r3, [r3, #8]
 800483c:	2b01      	cmp	r3, #1
 800483e:	d105      	bne.n	800484c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004840:	2308      	movs	r3, #8
 8004842:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	69fa      	ldr	r2, [r7, #28]
 8004848:	611a      	str	r2, [r3, #16]
          break;
 800484a:	e009      	b.n	8004860 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800484c:	2308      	movs	r3, #8
 800484e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	69fa      	ldr	r2, [r7, #28]
 8004854:	615a      	str	r2, [r3, #20]
          break;
 8004856:	e003      	b.n	8004860 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8004858:	2300      	movs	r3, #0
 800485a:	623b      	str	r3, [r7, #32]
          break;
 800485c:	e000      	b.n	8004860 <HAL_GPIO_Init+0x130>
          break;
 800485e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8004860:	69bb      	ldr	r3, [r7, #24]
 8004862:	2bff      	cmp	r3, #255	; 0xff
 8004864:	d801      	bhi.n	800486a <HAL_GPIO_Init+0x13a>
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	e001      	b.n	800486e <HAL_GPIO_Init+0x13e>
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	3304      	adds	r3, #4
 800486e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8004870:	69bb      	ldr	r3, [r7, #24]
 8004872:	2bff      	cmp	r3, #255	; 0xff
 8004874:	d802      	bhi.n	800487c <HAL_GPIO_Init+0x14c>
 8004876:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004878:	009b      	lsls	r3, r3, #2
 800487a:	e002      	b.n	8004882 <HAL_GPIO_Init+0x152>
 800487c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800487e:	3b08      	subs	r3, #8
 8004880:	009b      	lsls	r3, r3, #2
 8004882:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8004884:	697b      	ldr	r3, [r7, #20]
 8004886:	681a      	ldr	r2, [r3, #0]
 8004888:	210f      	movs	r1, #15
 800488a:	693b      	ldr	r3, [r7, #16]
 800488c:	fa01 f303 	lsl.w	r3, r1, r3
 8004890:	43db      	mvns	r3, r3
 8004892:	401a      	ands	r2, r3
 8004894:	6a39      	ldr	r1, [r7, #32]
 8004896:	693b      	ldr	r3, [r7, #16]
 8004898:	fa01 f303 	lsl.w	r3, r1, r3
 800489c:	431a      	orrs	r2, r3
 800489e:	697b      	ldr	r3, [r7, #20]
 80048a0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80048a2:	683b      	ldr	r3, [r7, #0]
 80048a4:	685b      	ldr	r3, [r3, #4]
 80048a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	f000 80b1 	beq.w	8004a12 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80048b0:	4b4d      	ldr	r3, [pc, #308]	; (80049e8 <HAL_GPIO_Init+0x2b8>)
 80048b2:	699b      	ldr	r3, [r3, #24]
 80048b4:	4a4c      	ldr	r2, [pc, #304]	; (80049e8 <HAL_GPIO_Init+0x2b8>)
 80048b6:	f043 0301 	orr.w	r3, r3, #1
 80048ba:	6193      	str	r3, [r2, #24]
 80048bc:	4b4a      	ldr	r3, [pc, #296]	; (80049e8 <HAL_GPIO_Init+0x2b8>)
 80048be:	699b      	ldr	r3, [r3, #24]
 80048c0:	f003 0301 	and.w	r3, r3, #1
 80048c4:	60bb      	str	r3, [r7, #8]
 80048c6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80048c8:	4a48      	ldr	r2, [pc, #288]	; (80049ec <HAL_GPIO_Init+0x2bc>)
 80048ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048cc:	089b      	lsrs	r3, r3, #2
 80048ce:	3302      	adds	r3, #2
 80048d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80048d4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80048d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048d8:	f003 0303 	and.w	r3, r3, #3
 80048dc:	009b      	lsls	r3, r3, #2
 80048de:	220f      	movs	r2, #15
 80048e0:	fa02 f303 	lsl.w	r3, r2, r3
 80048e4:	43db      	mvns	r3, r3
 80048e6:	68fa      	ldr	r2, [r7, #12]
 80048e8:	4013      	ands	r3, r2
 80048ea:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	4a40      	ldr	r2, [pc, #256]	; (80049f0 <HAL_GPIO_Init+0x2c0>)
 80048f0:	4293      	cmp	r3, r2
 80048f2:	d013      	beq.n	800491c <HAL_GPIO_Init+0x1ec>
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	4a3f      	ldr	r2, [pc, #252]	; (80049f4 <HAL_GPIO_Init+0x2c4>)
 80048f8:	4293      	cmp	r3, r2
 80048fa:	d00d      	beq.n	8004918 <HAL_GPIO_Init+0x1e8>
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	4a3e      	ldr	r2, [pc, #248]	; (80049f8 <HAL_GPIO_Init+0x2c8>)
 8004900:	4293      	cmp	r3, r2
 8004902:	d007      	beq.n	8004914 <HAL_GPIO_Init+0x1e4>
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	4a3d      	ldr	r2, [pc, #244]	; (80049fc <HAL_GPIO_Init+0x2cc>)
 8004908:	4293      	cmp	r3, r2
 800490a:	d101      	bne.n	8004910 <HAL_GPIO_Init+0x1e0>
 800490c:	2303      	movs	r3, #3
 800490e:	e006      	b.n	800491e <HAL_GPIO_Init+0x1ee>
 8004910:	2304      	movs	r3, #4
 8004912:	e004      	b.n	800491e <HAL_GPIO_Init+0x1ee>
 8004914:	2302      	movs	r3, #2
 8004916:	e002      	b.n	800491e <HAL_GPIO_Init+0x1ee>
 8004918:	2301      	movs	r3, #1
 800491a:	e000      	b.n	800491e <HAL_GPIO_Init+0x1ee>
 800491c:	2300      	movs	r3, #0
 800491e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004920:	f002 0203 	and.w	r2, r2, #3
 8004924:	0092      	lsls	r2, r2, #2
 8004926:	4093      	lsls	r3, r2
 8004928:	68fa      	ldr	r2, [r7, #12]
 800492a:	4313      	orrs	r3, r2
 800492c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800492e:	492f      	ldr	r1, [pc, #188]	; (80049ec <HAL_GPIO_Init+0x2bc>)
 8004930:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004932:	089b      	lsrs	r3, r3, #2
 8004934:	3302      	adds	r3, #2
 8004936:	68fa      	ldr	r2, [r7, #12]
 8004938:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800493c:	683b      	ldr	r3, [r7, #0]
 800493e:	685b      	ldr	r3, [r3, #4]
 8004940:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004944:	2b00      	cmp	r3, #0
 8004946:	d006      	beq.n	8004956 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8004948:	4b2d      	ldr	r3, [pc, #180]	; (8004a00 <HAL_GPIO_Init+0x2d0>)
 800494a:	681a      	ldr	r2, [r3, #0]
 800494c:	492c      	ldr	r1, [pc, #176]	; (8004a00 <HAL_GPIO_Init+0x2d0>)
 800494e:	69bb      	ldr	r3, [r7, #24]
 8004950:	4313      	orrs	r3, r2
 8004952:	600b      	str	r3, [r1, #0]
 8004954:	e006      	b.n	8004964 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8004956:	4b2a      	ldr	r3, [pc, #168]	; (8004a00 <HAL_GPIO_Init+0x2d0>)
 8004958:	681a      	ldr	r2, [r3, #0]
 800495a:	69bb      	ldr	r3, [r7, #24]
 800495c:	43db      	mvns	r3, r3
 800495e:	4928      	ldr	r1, [pc, #160]	; (8004a00 <HAL_GPIO_Init+0x2d0>)
 8004960:	4013      	ands	r3, r2
 8004962:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004964:	683b      	ldr	r3, [r7, #0]
 8004966:	685b      	ldr	r3, [r3, #4]
 8004968:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800496c:	2b00      	cmp	r3, #0
 800496e:	d006      	beq.n	800497e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8004970:	4b23      	ldr	r3, [pc, #140]	; (8004a00 <HAL_GPIO_Init+0x2d0>)
 8004972:	685a      	ldr	r2, [r3, #4]
 8004974:	4922      	ldr	r1, [pc, #136]	; (8004a00 <HAL_GPIO_Init+0x2d0>)
 8004976:	69bb      	ldr	r3, [r7, #24]
 8004978:	4313      	orrs	r3, r2
 800497a:	604b      	str	r3, [r1, #4]
 800497c:	e006      	b.n	800498c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800497e:	4b20      	ldr	r3, [pc, #128]	; (8004a00 <HAL_GPIO_Init+0x2d0>)
 8004980:	685a      	ldr	r2, [r3, #4]
 8004982:	69bb      	ldr	r3, [r7, #24]
 8004984:	43db      	mvns	r3, r3
 8004986:	491e      	ldr	r1, [pc, #120]	; (8004a00 <HAL_GPIO_Init+0x2d0>)
 8004988:	4013      	ands	r3, r2
 800498a:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800498c:	683b      	ldr	r3, [r7, #0]
 800498e:	685b      	ldr	r3, [r3, #4]
 8004990:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004994:	2b00      	cmp	r3, #0
 8004996:	d006      	beq.n	80049a6 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8004998:	4b19      	ldr	r3, [pc, #100]	; (8004a00 <HAL_GPIO_Init+0x2d0>)
 800499a:	689a      	ldr	r2, [r3, #8]
 800499c:	4918      	ldr	r1, [pc, #96]	; (8004a00 <HAL_GPIO_Init+0x2d0>)
 800499e:	69bb      	ldr	r3, [r7, #24]
 80049a0:	4313      	orrs	r3, r2
 80049a2:	608b      	str	r3, [r1, #8]
 80049a4:	e006      	b.n	80049b4 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80049a6:	4b16      	ldr	r3, [pc, #88]	; (8004a00 <HAL_GPIO_Init+0x2d0>)
 80049a8:	689a      	ldr	r2, [r3, #8]
 80049aa:	69bb      	ldr	r3, [r7, #24]
 80049ac:	43db      	mvns	r3, r3
 80049ae:	4914      	ldr	r1, [pc, #80]	; (8004a00 <HAL_GPIO_Init+0x2d0>)
 80049b0:	4013      	ands	r3, r2
 80049b2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80049b4:	683b      	ldr	r3, [r7, #0]
 80049b6:	685b      	ldr	r3, [r3, #4]
 80049b8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d021      	beq.n	8004a04 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80049c0:	4b0f      	ldr	r3, [pc, #60]	; (8004a00 <HAL_GPIO_Init+0x2d0>)
 80049c2:	68da      	ldr	r2, [r3, #12]
 80049c4:	490e      	ldr	r1, [pc, #56]	; (8004a00 <HAL_GPIO_Init+0x2d0>)
 80049c6:	69bb      	ldr	r3, [r7, #24]
 80049c8:	4313      	orrs	r3, r2
 80049ca:	60cb      	str	r3, [r1, #12]
 80049cc:	e021      	b.n	8004a12 <HAL_GPIO_Init+0x2e2>
 80049ce:	bf00      	nop
 80049d0:	10320000 	.word	0x10320000
 80049d4:	10310000 	.word	0x10310000
 80049d8:	10220000 	.word	0x10220000
 80049dc:	10210000 	.word	0x10210000
 80049e0:	10120000 	.word	0x10120000
 80049e4:	10110000 	.word	0x10110000
 80049e8:	40021000 	.word	0x40021000
 80049ec:	40010000 	.word	0x40010000
 80049f0:	40010800 	.word	0x40010800
 80049f4:	40010c00 	.word	0x40010c00
 80049f8:	40011000 	.word	0x40011000
 80049fc:	40011400 	.word	0x40011400
 8004a00:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8004a04:	4b0b      	ldr	r3, [pc, #44]	; (8004a34 <HAL_GPIO_Init+0x304>)
 8004a06:	68da      	ldr	r2, [r3, #12]
 8004a08:	69bb      	ldr	r3, [r7, #24]
 8004a0a:	43db      	mvns	r3, r3
 8004a0c:	4909      	ldr	r1, [pc, #36]	; (8004a34 <HAL_GPIO_Init+0x304>)
 8004a0e:	4013      	ands	r3, r2
 8004a10:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8004a12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a14:	3301      	adds	r3, #1
 8004a16:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004a18:	683b      	ldr	r3, [r7, #0]
 8004a1a:	681a      	ldr	r2, [r3, #0]
 8004a1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a1e:	fa22 f303 	lsr.w	r3, r2, r3
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	f47f ae8e 	bne.w	8004744 <HAL_GPIO_Init+0x14>
  }
}
 8004a28:	bf00      	nop
 8004a2a:	bf00      	nop
 8004a2c:	372c      	adds	r7, #44	; 0x2c
 8004a2e:	46bd      	mov	sp, r7
 8004a30:	bc80      	pop	{r7}
 8004a32:	4770      	bx	lr
 8004a34:	40010400 	.word	0x40010400

08004a38 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004a38:	b480      	push	{r7}
 8004a3a:	b083      	sub	sp, #12
 8004a3c:	af00      	add	r7, sp, #0
 8004a3e:	6078      	str	r0, [r7, #4]
 8004a40:	460b      	mov	r3, r1
 8004a42:	807b      	strh	r3, [r7, #2]
 8004a44:	4613      	mov	r3, r2
 8004a46:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004a48:	787b      	ldrb	r3, [r7, #1]
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d003      	beq.n	8004a56 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004a4e:	887a      	ldrh	r2, [r7, #2]
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8004a54:	e003      	b.n	8004a5e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8004a56:	887b      	ldrh	r3, [r7, #2]
 8004a58:	041a      	lsls	r2, r3, #16
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	611a      	str	r2, [r3, #16]
}
 8004a5e:	bf00      	nop
 8004a60:	370c      	adds	r7, #12
 8004a62:	46bd      	mov	sp, r7
 8004a64:	bc80      	pop	{r7}
 8004a66:	4770      	bx	lr

08004a68 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004a68:	b580      	push	{r7, lr}
 8004a6a:	b082      	sub	sp, #8
 8004a6c:	af00      	add	r7, sp, #0
 8004a6e:	4603      	mov	r3, r0
 8004a70:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8004a72:	4b08      	ldr	r3, [pc, #32]	; (8004a94 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004a74:	695a      	ldr	r2, [r3, #20]
 8004a76:	88fb      	ldrh	r3, [r7, #6]
 8004a78:	4013      	ands	r3, r2
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d006      	beq.n	8004a8c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004a7e:	4a05      	ldr	r2, [pc, #20]	; (8004a94 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004a80:	88fb      	ldrh	r3, [r7, #6]
 8004a82:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004a84:	88fb      	ldrh	r3, [r7, #6]
 8004a86:	4618      	mov	r0, r3
 8004a88:	f000 f806 	bl	8004a98 <HAL_GPIO_EXTI_Callback>
  }
}
 8004a8c:	bf00      	nop
 8004a8e:	3708      	adds	r7, #8
 8004a90:	46bd      	mov	sp, r7
 8004a92:	bd80      	pop	{r7, pc}
 8004a94:	40010400 	.word	0x40010400

08004a98 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8004a98:	b480      	push	{r7}
 8004a9a:	b083      	sub	sp, #12
 8004a9c:	af00      	add	r7, sp, #0
 8004a9e:	4603      	mov	r3, r0
 8004aa0:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8004aa2:	bf00      	nop
 8004aa4:	370c      	adds	r7, #12
 8004aa6:	46bd      	mov	sp, r7
 8004aa8:	bc80      	pop	{r7}
 8004aaa:	4770      	bx	lr

08004aac <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004aac:	b580      	push	{r7, lr}
 8004aae:	b086      	sub	sp, #24
 8004ab0:	af00      	add	r7, sp, #0
 8004ab2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d101      	bne.n	8004abe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004aba:	2301      	movs	r3, #1
 8004abc:	e272      	b.n	8004fa4 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	f003 0301 	and.w	r3, r3, #1
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	f000 8087 	beq.w	8004bda <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004acc:	4b92      	ldr	r3, [pc, #584]	; (8004d18 <HAL_RCC_OscConfig+0x26c>)
 8004ace:	685b      	ldr	r3, [r3, #4]
 8004ad0:	f003 030c 	and.w	r3, r3, #12
 8004ad4:	2b04      	cmp	r3, #4
 8004ad6:	d00c      	beq.n	8004af2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004ad8:	4b8f      	ldr	r3, [pc, #572]	; (8004d18 <HAL_RCC_OscConfig+0x26c>)
 8004ada:	685b      	ldr	r3, [r3, #4]
 8004adc:	f003 030c 	and.w	r3, r3, #12
 8004ae0:	2b08      	cmp	r3, #8
 8004ae2:	d112      	bne.n	8004b0a <HAL_RCC_OscConfig+0x5e>
 8004ae4:	4b8c      	ldr	r3, [pc, #560]	; (8004d18 <HAL_RCC_OscConfig+0x26c>)
 8004ae6:	685b      	ldr	r3, [r3, #4]
 8004ae8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004aec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004af0:	d10b      	bne.n	8004b0a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004af2:	4b89      	ldr	r3, [pc, #548]	; (8004d18 <HAL_RCC_OscConfig+0x26c>)
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d06c      	beq.n	8004bd8 <HAL_RCC_OscConfig+0x12c>
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	685b      	ldr	r3, [r3, #4]
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d168      	bne.n	8004bd8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8004b06:	2301      	movs	r3, #1
 8004b08:	e24c      	b.n	8004fa4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	685b      	ldr	r3, [r3, #4]
 8004b0e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004b12:	d106      	bne.n	8004b22 <HAL_RCC_OscConfig+0x76>
 8004b14:	4b80      	ldr	r3, [pc, #512]	; (8004d18 <HAL_RCC_OscConfig+0x26c>)
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	4a7f      	ldr	r2, [pc, #508]	; (8004d18 <HAL_RCC_OscConfig+0x26c>)
 8004b1a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004b1e:	6013      	str	r3, [r2, #0]
 8004b20:	e02e      	b.n	8004b80 <HAL_RCC_OscConfig+0xd4>
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	685b      	ldr	r3, [r3, #4]
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d10c      	bne.n	8004b44 <HAL_RCC_OscConfig+0x98>
 8004b2a:	4b7b      	ldr	r3, [pc, #492]	; (8004d18 <HAL_RCC_OscConfig+0x26c>)
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	4a7a      	ldr	r2, [pc, #488]	; (8004d18 <HAL_RCC_OscConfig+0x26c>)
 8004b30:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004b34:	6013      	str	r3, [r2, #0]
 8004b36:	4b78      	ldr	r3, [pc, #480]	; (8004d18 <HAL_RCC_OscConfig+0x26c>)
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	4a77      	ldr	r2, [pc, #476]	; (8004d18 <HAL_RCC_OscConfig+0x26c>)
 8004b3c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004b40:	6013      	str	r3, [r2, #0]
 8004b42:	e01d      	b.n	8004b80 <HAL_RCC_OscConfig+0xd4>
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	685b      	ldr	r3, [r3, #4]
 8004b48:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004b4c:	d10c      	bne.n	8004b68 <HAL_RCC_OscConfig+0xbc>
 8004b4e:	4b72      	ldr	r3, [pc, #456]	; (8004d18 <HAL_RCC_OscConfig+0x26c>)
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	4a71      	ldr	r2, [pc, #452]	; (8004d18 <HAL_RCC_OscConfig+0x26c>)
 8004b54:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004b58:	6013      	str	r3, [r2, #0]
 8004b5a:	4b6f      	ldr	r3, [pc, #444]	; (8004d18 <HAL_RCC_OscConfig+0x26c>)
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	4a6e      	ldr	r2, [pc, #440]	; (8004d18 <HAL_RCC_OscConfig+0x26c>)
 8004b60:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004b64:	6013      	str	r3, [r2, #0]
 8004b66:	e00b      	b.n	8004b80 <HAL_RCC_OscConfig+0xd4>
 8004b68:	4b6b      	ldr	r3, [pc, #428]	; (8004d18 <HAL_RCC_OscConfig+0x26c>)
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	4a6a      	ldr	r2, [pc, #424]	; (8004d18 <HAL_RCC_OscConfig+0x26c>)
 8004b6e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004b72:	6013      	str	r3, [r2, #0]
 8004b74:	4b68      	ldr	r3, [pc, #416]	; (8004d18 <HAL_RCC_OscConfig+0x26c>)
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	4a67      	ldr	r2, [pc, #412]	; (8004d18 <HAL_RCC_OscConfig+0x26c>)
 8004b7a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004b7e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	685b      	ldr	r3, [r3, #4]
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d013      	beq.n	8004bb0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b88:	f7ff fc64 	bl	8004454 <HAL_GetTick>
 8004b8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004b8e:	e008      	b.n	8004ba2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004b90:	f7ff fc60 	bl	8004454 <HAL_GetTick>
 8004b94:	4602      	mov	r2, r0
 8004b96:	693b      	ldr	r3, [r7, #16]
 8004b98:	1ad3      	subs	r3, r2, r3
 8004b9a:	2b64      	cmp	r3, #100	; 0x64
 8004b9c:	d901      	bls.n	8004ba2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8004b9e:	2303      	movs	r3, #3
 8004ba0:	e200      	b.n	8004fa4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004ba2:	4b5d      	ldr	r3, [pc, #372]	; (8004d18 <HAL_RCC_OscConfig+0x26c>)
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d0f0      	beq.n	8004b90 <HAL_RCC_OscConfig+0xe4>
 8004bae:	e014      	b.n	8004bda <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004bb0:	f7ff fc50 	bl	8004454 <HAL_GetTick>
 8004bb4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004bb6:	e008      	b.n	8004bca <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004bb8:	f7ff fc4c 	bl	8004454 <HAL_GetTick>
 8004bbc:	4602      	mov	r2, r0
 8004bbe:	693b      	ldr	r3, [r7, #16]
 8004bc0:	1ad3      	subs	r3, r2, r3
 8004bc2:	2b64      	cmp	r3, #100	; 0x64
 8004bc4:	d901      	bls.n	8004bca <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8004bc6:	2303      	movs	r3, #3
 8004bc8:	e1ec      	b.n	8004fa4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004bca:	4b53      	ldr	r3, [pc, #332]	; (8004d18 <HAL_RCC_OscConfig+0x26c>)
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d1f0      	bne.n	8004bb8 <HAL_RCC_OscConfig+0x10c>
 8004bd6:	e000      	b.n	8004bda <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004bd8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	f003 0302 	and.w	r3, r3, #2
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d063      	beq.n	8004cae <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004be6:	4b4c      	ldr	r3, [pc, #304]	; (8004d18 <HAL_RCC_OscConfig+0x26c>)
 8004be8:	685b      	ldr	r3, [r3, #4]
 8004bea:	f003 030c 	and.w	r3, r3, #12
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d00b      	beq.n	8004c0a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8004bf2:	4b49      	ldr	r3, [pc, #292]	; (8004d18 <HAL_RCC_OscConfig+0x26c>)
 8004bf4:	685b      	ldr	r3, [r3, #4]
 8004bf6:	f003 030c 	and.w	r3, r3, #12
 8004bfa:	2b08      	cmp	r3, #8
 8004bfc:	d11c      	bne.n	8004c38 <HAL_RCC_OscConfig+0x18c>
 8004bfe:	4b46      	ldr	r3, [pc, #280]	; (8004d18 <HAL_RCC_OscConfig+0x26c>)
 8004c00:	685b      	ldr	r3, [r3, #4]
 8004c02:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d116      	bne.n	8004c38 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004c0a:	4b43      	ldr	r3, [pc, #268]	; (8004d18 <HAL_RCC_OscConfig+0x26c>)
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	f003 0302 	and.w	r3, r3, #2
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d005      	beq.n	8004c22 <HAL_RCC_OscConfig+0x176>
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	691b      	ldr	r3, [r3, #16]
 8004c1a:	2b01      	cmp	r3, #1
 8004c1c:	d001      	beq.n	8004c22 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8004c1e:	2301      	movs	r3, #1
 8004c20:	e1c0      	b.n	8004fa4 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004c22:	4b3d      	ldr	r3, [pc, #244]	; (8004d18 <HAL_RCC_OscConfig+0x26c>)
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	695b      	ldr	r3, [r3, #20]
 8004c2e:	00db      	lsls	r3, r3, #3
 8004c30:	4939      	ldr	r1, [pc, #228]	; (8004d18 <HAL_RCC_OscConfig+0x26c>)
 8004c32:	4313      	orrs	r3, r2
 8004c34:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004c36:	e03a      	b.n	8004cae <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	691b      	ldr	r3, [r3, #16]
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d020      	beq.n	8004c82 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004c40:	4b36      	ldr	r3, [pc, #216]	; (8004d1c <HAL_RCC_OscConfig+0x270>)
 8004c42:	2201      	movs	r2, #1
 8004c44:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c46:	f7ff fc05 	bl	8004454 <HAL_GetTick>
 8004c4a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004c4c:	e008      	b.n	8004c60 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004c4e:	f7ff fc01 	bl	8004454 <HAL_GetTick>
 8004c52:	4602      	mov	r2, r0
 8004c54:	693b      	ldr	r3, [r7, #16]
 8004c56:	1ad3      	subs	r3, r2, r3
 8004c58:	2b02      	cmp	r3, #2
 8004c5a:	d901      	bls.n	8004c60 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004c5c:	2303      	movs	r3, #3
 8004c5e:	e1a1      	b.n	8004fa4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004c60:	4b2d      	ldr	r3, [pc, #180]	; (8004d18 <HAL_RCC_OscConfig+0x26c>)
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	f003 0302 	and.w	r3, r3, #2
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d0f0      	beq.n	8004c4e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004c6c:	4b2a      	ldr	r3, [pc, #168]	; (8004d18 <HAL_RCC_OscConfig+0x26c>)
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	695b      	ldr	r3, [r3, #20]
 8004c78:	00db      	lsls	r3, r3, #3
 8004c7a:	4927      	ldr	r1, [pc, #156]	; (8004d18 <HAL_RCC_OscConfig+0x26c>)
 8004c7c:	4313      	orrs	r3, r2
 8004c7e:	600b      	str	r3, [r1, #0]
 8004c80:	e015      	b.n	8004cae <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004c82:	4b26      	ldr	r3, [pc, #152]	; (8004d1c <HAL_RCC_OscConfig+0x270>)
 8004c84:	2200      	movs	r2, #0
 8004c86:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c88:	f7ff fbe4 	bl	8004454 <HAL_GetTick>
 8004c8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004c8e:	e008      	b.n	8004ca2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004c90:	f7ff fbe0 	bl	8004454 <HAL_GetTick>
 8004c94:	4602      	mov	r2, r0
 8004c96:	693b      	ldr	r3, [r7, #16]
 8004c98:	1ad3      	subs	r3, r2, r3
 8004c9a:	2b02      	cmp	r3, #2
 8004c9c:	d901      	bls.n	8004ca2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8004c9e:	2303      	movs	r3, #3
 8004ca0:	e180      	b.n	8004fa4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004ca2:	4b1d      	ldr	r3, [pc, #116]	; (8004d18 <HAL_RCC_OscConfig+0x26c>)
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	f003 0302 	and.w	r3, r3, #2
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d1f0      	bne.n	8004c90 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	f003 0308 	and.w	r3, r3, #8
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d03a      	beq.n	8004d30 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	699b      	ldr	r3, [r3, #24]
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d019      	beq.n	8004cf6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004cc2:	4b17      	ldr	r3, [pc, #92]	; (8004d20 <HAL_RCC_OscConfig+0x274>)
 8004cc4:	2201      	movs	r2, #1
 8004cc6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004cc8:	f7ff fbc4 	bl	8004454 <HAL_GetTick>
 8004ccc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004cce:	e008      	b.n	8004ce2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004cd0:	f7ff fbc0 	bl	8004454 <HAL_GetTick>
 8004cd4:	4602      	mov	r2, r0
 8004cd6:	693b      	ldr	r3, [r7, #16]
 8004cd8:	1ad3      	subs	r3, r2, r3
 8004cda:	2b02      	cmp	r3, #2
 8004cdc:	d901      	bls.n	8004ce2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8004cde:	2303      	movs	r3, #3
 8004ce0:	e160      	b.n	8004fa4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004ce2:	4b0d      	ldr	r3, [pc, #52]	; (8004d18 <HAL_RCC_OscConfig+0x26c>)
 8004ce4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ce6:	f003 0302 	and.w	r3, r3, #2
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d0f0      	beq.n	8004cd0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8004cee:	2001      	movs	r0, #1
 8004cf0:	f000 fad8 	bl	80052a4 <RCC_Delay>
 8004cf4:	e01c      	b.n	8004d30 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004cf6:	4b0a      	ldr	r3, [pc, #40]	; (8004d20 <HAL_RCC_OscConfig+0x274>)
 8004cf8:	2200      	movs	r2, #0
 8004cfa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004cfc:	f7ff fbaa 	bl	8004454 <HAL_GetTick>
 8004d00:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004d02:	e00f      	b.n	8004d24 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004d04:	f7ff fba6 	bl	8004454 <HAL_GetTick>
 8004d08:	4602      	mov	r2, r0
 8004d0a:	693b      	ldr	r3, [r7, #16]
 8004d0c:	1ad3      	subs	r3, r2, r3
 8004d0e:	2b02      	cmp	r3, #2
 8004d10:	d908      	bls.n	8004d24 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8004d12:	2303      	movs	r3, #3
 8004d14:	e146      	b.n	8004fa4 <HAL_RCC_OscConfig+0x4f8>
 8004d16:	bf00      	nop
 8004d18:	40021000 	.word	0x40021000
 8004d1c:	42420000 	.word	0x42420000
 8004d20:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004d24:	4b92      	ldr	r3, [pc, #584]	; (8004f70 <HAL_RCC_OscConfig+0x4c4>)
 8004d26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d28:	f003 0302 	and.w	r3, r3, #2
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d1e9      	bne.n	8004d04 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	f003 0304 	and.w	r3, r3, #4
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	f000 80a6 	beq.w	8004e8a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004d3e:	2300      	movs	r3, #0
 8004d40:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004d42:	4b8b      	ldr	r3, [pc, #556]	; (8004f70 <HAL_RCC_OscConfig+0x4c4>)
 8004d44:	69db      	ldr	r3, [r3, #28]
 8004d46:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d10d      	bne.n	8004d6a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004d4e:	4b88      	ldr	r3, [pc, #544]	; (8004f70 <HAL_RCC_OscConfig+0x4c4>)
 8004d50:	69db      	ldr	r3, [r3, #28]
 8004d52:	4a87      	ldr	r2, [pc, #540]	; (8004f70 <HAL_RCC_OscConfig+0x4c4>)
 8004d54:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004d58:	61d3      	str	r3, [r2, #28]
 8004d5a:	4b85      	ldr	r3, [pc, #532]	; (8004f70 <HAL_RCC_OscConfig+0x4c4>)
 8004d5c:	69db      	ldr	r3, [r3, #28]
 8004d5e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004d62:	60bb      	str	r3, [r7, #8]
 8004d64:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004d66:	2301      	movs	r3, #1
 8004d68:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004d6a:	4b82      	ldr	r3, [pc, #520]	; (8004f74 <HAL_RCC_OscConfig+0x4c8>)
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d118      	bne.n	8004da8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004d76:	4b7f      	ldr	r3, [pc, #508]	; (8004f74 <HAL_RCC_OscConfig+0x4c8>)
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	4a7e      	ldr	r2, [pc, #504]	; (8004f74 <HAL_RCC_OscConfig+0x4c8>)
 8004d7c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004d80:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004d82:	f7ff fb67 	bl	8004454 <HAL_GetTick>
 8004d86:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004d88:	e008      	b.n	8004d9c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004d8a:	f7ff fb63 	bl	8004454 <HAL_GetTick>
 8004d8e:	4602      	mov	r2, r0
 8004d90:	693b      	ldr	r3, [r7, #16]
 8004d92:	1ad3      	subs	r3, r2, r3
 8004d94:	2b64      	cmp	r3, #100	; 0x64
 8004d96:	d901      	bls.n	8004d9c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004d98:	2303      	movs	r3, #3
 8004d9a:	e103      	b.n	8004fa4 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004d9c:	4b75      	ldr	r3, [pc, #468]	; (8004f74 <HAL_RCC_OscConfig+0x4c8>)
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d0f0      	beq.n	8004d8a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	68db      	ldr	r3, [r3, #12]
 8004dac:	2b01      	cmp	r3, #1
 8004dae:	d106      	bne.n	8004dbe <HAL_RCC_OscConfig+0x312>
 8004db0:	4b6f      	ldr	r3, [pc, #444]	; (8004f70 <HAL_RCC_OscConfig+0x4c4>)
 8004db2:	6a1b      	ldr	r3, [r3, #32]
 8004db4:	4a6e      	ldr	r2, [pc, #440]	; (8004f70 <HAL_RCC_OscConfig+0x4c4>)
 8004db6:	f043 0301 	orr.w	r3, r3, #1
 8004dba:	6213      	str	r3, [r2, #32]
 8004dbc:	e02d      	b.n	8004e1a <HAL_RCC_OscConfig+0x36e>
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	68db      	ldr	r3, [r3, #12]
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d10c      	bne.n	8004de0 <HAL_RCC_OscConfig+0x334>
 8004dc6:	4b6a      	ldr	r3, [pc, #424]	; (8004f70 <HAL_RCC_OscConfig+0x4c4>)
 8004dc8:	6a1b      	ldr	r3, [r3, #32]
 8004dca:	4a69      	ldr	r2, [pc, #420]	; (8004f70 <HAL_RCC_OscConfig+0x4c4>)
 8004dcc:	f023 0301 	bic.w	r3, r3, #1
 8004dd0:	6213      	str	r3, [r2, #32]
 8004dd2:	4b67      	ldr	r3, [pc, #412]	; (8004f70 <HAL_RCC_OscConfig+0x4c4>)
 8004dd4:	6a1b      	ldr	r3, [r3, #32]
 8004dd6:	4a66      	ldr	r2, [pc, #408]	; (8004f70 <HAL_RCC_OscConfig+0x4c4>)
 8004dd8:	f023 0304 	bic.w	r3, r3, #4
 8004ddc:	6213      	str	r3, [r2, #32]
 8004dde:	e01c      	b.n	8004e1a <HAL_RCC_OscConfig+0x36e>
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	68db      	ldr	r3, [r3, #12]
 8004de4:	2b05      	cmp	r3, #5
 8004de6:	d10c      	bne.n	8004e02 <HAL_RCC_OscConfig+0x356>
 8004de8:	4b61      	ldr	r3, [pc, #388]	; (8004f70 <HAL_RCC_OscConfig+0x4c4>)
 8004dea:	6a1b      	ldr	r3, [r3, #32]
 8004dec:	4a60      	ldr	r2, [pc, #384]	; (8004f70 <HAL_RCC_OscConfig+0x4c4>)
 8004dee:	f043 0304 	orr.w	r3, r3, #4
 8004df2:	6213      	str	r3, [r2, #32]
 8004df4:	4b5e      	ldr	r3, [pc, #376]	; (8004f70 <HAL_RCC_OscConfig+0x4c4>)
 8004df6:	6a1b      	ldr	r3, [r3, #32]
 8004df8:	4a5d      	ldr	r2, [pc, #372]	; (8004f70 <HAL_RCC_OscConfig+0x4c4>)
 8004dfa:	f043 0301 	orr.w	r3, r3, #1
 8004dfe:	6213      	str	r3, [r2, #32]
 8004e00:	e00b      	b.n	8004e1a <HAL_RCC_OscConfig+0x36e>
 8004e02:	4b5b      	ldr	r3, [pc, #364]	; (8004f70 <HAL_RCC_OscConfig+0x4c4>)
 8004e04:	6a1b      	ldr	r3, [r3, #32]
 8004e06:	4a5a      	ldr	r2, [pc, #360]	; (8004f70 <HAL_RCC_OscConfig+0x4c4>)
 8004e08:	f023 0301 	bic.w	r3, r3, #1
 8004e0c:	6213      	str	r3, [r2, #32]
 8004e0e:	4b58      	ldr	r3, [pc, #352]	; (8004f70 <HAL_RCC_OscConfig+0x4c4>)
 8004e10:	6a1b      	ldr	r3, [r3, #32]
 8004e12:	4a57      	ldr	r2, [pc, #348]	; (8004f70 <HAL_RCC_OscConfig+0x4c4>)
 8004e14:	f023 0304 	bic.w	r3, r3, #4
 8004e18:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	68db      	ldr	r3, [r3, #12]
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d015      	beq.n	8004e4e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004e22:	f7ff fb17 	bl	8004454 <HAL_GetTick>
 8004e26:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004e28:	e00a      	b.n	8004e40 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004e2a:	f7ff fb13 	bl	8004454 <HAL_GetTick>
 8004e2e:	4602      	mov	r2, r0
 8004e30:	693b      	ldr	r3, [r7, #16]
 8004e32:	1ad3      	subs	r3, r2, r3
 8004e34:	f241 3288 	movw	r2, #5000	; 0x1388
 8004e38:	4293      	cmp	r3, r2
 8004e3a:	d901      	bls.n	8004e40 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004e3c:	2303      	movs	r3, #3
 8004e3e:	e0b1      	b.n	8004fa4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004e40:	4b4b      	ldr	r3, [pc, #300]	; (8004f70 <HAL_RCC_OscConfig+0x4c4>)
 8004e42:	6a1b      	ldr	r3, [r3, #32]
 8004e44:	f003 0302 	and.w	r3, r3, #2
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d0ee      	beq.n	8004e2a <HAL_RCC_OscConfig+0x37e>
 8004e4c:	e014      	b.n	8004e78 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004e4e:	f7ff fb01 	bl	8004454 <HAL_GetTick>
 8004e52:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004e54:	e00a      	b.n	8004e6c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004e56:	f7ff fafd 	bl	8004454 <HAL_GetTick>
 8004e5a:	4602      	mov	r2, r0
 8004e5c:	693b      	ldr	r3, [r7, #16]
 8004e5e:	1ad3      	subs	r3, r2, r3
 8004e60:	f241 3288 	movw	r2, #5000	; 0x1388
 8004e64:	4293      	cmp	r3, r2
 8004e66:	d901      	bls.n	8004e6c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004e68:	2303      	movs	r3, #3
 8004e6a:	e09b      	b.n	8004fa4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004e6c:	4b40      	ldr	r3, [pc, #256]	; (8004f70 <HAL_RCC_OscConfig+0x4c4>)
 8004e6e:	6a1b      	ldr	r3, [r3, #32]
 8004e70:	f003 0302 	and.w	r3, r3, #2
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d1ee      	bne.n	8004e56 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004e78:	7dfb      	ldrb	r3, [r7, #23]
 8004e7a:	2b01      	cmp	r3, #1
 8004e7c:	d105      	bne.n	8004e8a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004e7e:	4b3c      	ldr	r3, [pc, #240]	; (8004f70 <HAL_RCC_OscConfig+0x4c4>)
 8004e80:	69db      	ldr	r3, [r3, #28]
 8004e82:	4a3b      	ldr	r2, [pc, #236]	; (8004f70 <HAL_RCC_OscConfig+0x4c4>)
 8004e84:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004e88:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	69db      	ldr	r3, [r3, #28]
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	f000 8087 	beq.w	8004fa2 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004e94:	4b36      	ldr	r3, [pc, #216]	; (8004f70 <HAL_RCC_OscConfig+0x4c4>)
 8004e96:	685b      	ldr	r3, [r3, #4]
 8004e98:	f003 030c 	and.w	r3, r3, #12
 8004e9c:	2b08      	cmp	r3, #8
 8004e9e:	d061      	beq.n	8004f64 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	69db      	ldr	r3, [r3, #28]
 8004ea4:	2b02      	cmp	r3, #2
 8004ea6:	d146      	bne.n	8004f36 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004ea8:	4b33      	ldr	r3, [pc, #204]	; (8004f78 <HAL_RCC_OscConfig+0x4cc>)
 8004eaa:	2200      	movs	r2, #0
 8004eac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004eae:	f7ff fad1 	bl	8004454 <HAL_GetTick>
 8004eb2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004eb4:	e008      	b.n	8004ec8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004eb6:	f7ff facd 	bl	8004454 <HAL_GetTick>
 8004eba:	4602      	mov	r2, r0
 8004ebc:	693b      	ldr	r3, [r7, #16]
 8004ebe:	1ad3      	subs	r3, r2, r3
 8004ec0:	2b02      	cmp	r3, #2
 8004ec2:	d901      	bls.n	8004ec8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8004ec4:	2303      	movs	r3, #3
 8004ec6:	e06d      	b.n	8004fa4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004ec8:	4b29      	ldr	r3, [pc, #164]	; (8004f70 <HAL_RCC_OscConfig+0x4c4>)
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d1f0      	bne.n	8004eb6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	6a1b      	ldr	r3, [r3, #32]
 8004ed8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004edc:	d108      	bne.n	8004ef0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004ede:	4b24      	ldr	r3, [pc, #144]	; (8004f70 <HAL_RCC_OscConfig+0x4c4>)
 8004ee0:	685b      	ldr	r3, [r3, #4]
 8004ee2:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	689b      	ldr	r3, [r3, #8]
 8004eea:	4921      	ldr	r1, [pc, #132]	; (8004f70 <HAL_RCC_OscConfig+0x4c4>)
 8004eec:	4313      	orrs	r3, r2
 8004eee:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004ef0:	4b1f      	ldr	r3, [pc, #124]	; (8004f70 <HAL_RCC_OscConfig+0x4c4>)
 8004ef2:	685b      	ldr	r3, [r3, #4]
 8004ef4:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	6a19      	ldr	r1, [r3, #32]
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f00:	430b      	orrs	r3, r1
 8004f02:	491b      	ldr	r1, [pc, #108]	; (8004f70 <HAL_RCC_OscConfig+0x4c4>)
 8004f04:	4313      	orrs	r3, r2
 8004f06:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004f08:	4b1b      	ldr	r3, [pc, #108]	; (8004f78 <HAL_RCC_OscConfig+0x4cc>)
 8004f0a:	2201      	movs	r2, #1
 8004f0c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f0e:	f7ff faa1 	bl	8004454 <HAL_GetTick>
 8004f12:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004f14:	e008      	b.n	8004f28 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004f16:	f7ff fa9d 	bl	8004454 <HAL_GetTick>
 8004f1a:	4602      	mov	r2, r0
 8004f1c:	693b      	ldr	r3, [r7, #16]
 8004f1e:	1ad3      	subs	r3, r2, r3
 8004f20:	2b02      	cmp	r3, #2
 8004f22:	d901      	bls.n	8004f28 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004f24:	2303      	movs	r3, #3
 8004f26:	e03d      	b.n	8004fa4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004f28:	4b11      	ldr	r3, [pc, #68]	; (8004f70 <HAL_RCC_OscConfig+0x4c4>)
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d0f0      	beq.n	8004f16 <HAL_RCC_OscConfig+0x46a>
 8004f34:	e035      	b.n	8004fa2 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004f36:	4b10      	ldr	r3, [pc, #64]	; (8004f78 <HAL_RCC_OscConfig+0x4cc>)
 8004f38:	2200      	movs	r2, #0
 8004f3a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f3c:	f7ff fa8a 	bl	8004454 <HAL_GetTick>
 8004f40:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004f42:	e008      	b.n	8004f56 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004f44:	f7ff fa86 	bl	8004454 <HAL_GetTick>
 8004f48:	4602      	mov	r2, r0
 8004f4a:	693b      	ldr	r3, [r7, #16]
 8004f4c:	1ad3      	subs	r3, r2, r3
 8004f4e:	2b02      	cmp	r3, #2
 8004f50:	d901      	bls.n	8004f56 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004f52:	2303      	movs	r3, #3
 8004f54:	e026      	b.n	8004fa4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004f56:	4b06      	ldr	r3, [pc, #24]	; (8004f70 <HAL_RCC_OscConfig+0x4c4>)
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d1f0      	bne.n	8004f44 <HAL_RCC_OscConfig+0x498>
 8004f62:	e01e      	b.n	8004fa2 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	69db      	ldr	r3, [r3, #28]
 8004f68:	2b01      	cmp	r3, #1
 8004f6a:	d107      	bne.n	8004f7c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8004f6c:	2301      	movs	r3, #1
 8004f6e:	e019      	b.n	8004fa4 <HAL_RCC_OscConfig+0x4f8>
 8004f70:	40021000 	.word	0x40021000
 8004f74:	40007000 	.word	0x40007000
 8004f78:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004f7c:	4b0b      	ldr	r3, [pc, #44]	; (8004fac <HAL_RCC_OscConfig+0x500>)
 8004f7e:	685b      	ldr	r3, [r3, #4]
 8004f80:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	6a1b      	ldr	r3, [r3, #32]
 8004f8c:	429a      	cmp	r2, r3
 8004f8e:	d106      	bne.n	8004f9e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004f9a:	429a      	cmp	r2, r3
 8004f9c:	d001      	beq.n	8004fa2 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8004f9e:	2301      	movs	r3, #1
 8004fa0:	e000      	b.n	8004fa4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8004fa2:	2300      	movs	r3, #0
}
 8004fa4:	4618      	mov	r0, r3
 8004fa6:	3718      	adds	r7, #24
 8004fa8:	46bd      	mov	sp, r7
 8004faa:	bd80      	pop	{r7, pc}
 8004fac:	40021000 	.word	0x40021000

08004fb0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004fb0:	b580      	push	{r7, lr}
 8004fb2:	b084      	sub	sp, #16
 8004fb4:	af00      	add	r7, sp, #0
 8004fb6:	6078      	str	r0, [r7, #4]
 8004fb8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d101      	bne.n	8004fc4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004fc0:	2301      	movs	r3, #1
 8004fc2:	e0d0      	b.n	8005166 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004fc4:	4b6a      	ldr	r3, [pc, #424]	; (8005170 <HAL_RCC_ClockConfig+0x1c0>)
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	f003 0307 	and.w	r3, r3, #7
 8004fcc:	683a      	ldr	r2, [r7, #0]
 8004fce:	429a      	cmp	r2, r3
 8004fd0:	d910      	bls.n	8004ff4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004fd2:	4b67      	ldr	r3, [pc, #412]	; (8005170 <HAL_RCC_ClockConfig+0x1c0>)
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	f023 0207 	bic.w	r2, r3, #7
 8004fda:	4965      	ldr	r1, [pc, #404]	; (8005170 <HAL_RCC_ClockConfig+0x1c0>)
 8004fdc:	683b      	ldr	r3, [r7, #0]
 8004fde:	4313      	orrs	r3, r2
 8004fe0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004fe2:	4b63      	ldr	r3, [pc, #396]	; (8005170 <HAL_RCC_ClockConfig+0x1c0>)
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	f003 0307 	and.w	r3, r3, #7
 8004fea:	683a      	ldr	r2, [r7, #0]
 8004fec:	429a      	cmp	r2, r3
 8004fee:	d001      	beq.n	8004ff4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004ff0:	2301      	movs	r3, #1
 8004ff2:	e0b8      	b.n	8005166 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	f003 0302 	and.w	r3, r3, #2
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	d020      	beq.n	8005042 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	f003 0304 	and.w	r3, r3, #4
 8005008:	2b00      	cmp	r3, #0
 800500a:	d005      	beq.n	8005018 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800500c:	4b59      	ldr	r3, [pc, #356]	; (8005174 <HAL_RCC_ClockConfig+0x1c4>)
 800500e:	685b      	ldr	r3, [r3, #4]
 8005010:	4a58      	ldr	r2, [pc, #352]	; (8005174 <HAL_RCC_ClockConfig+0x1c4>)
 8005012:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8005016:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	f003 0308 	and.w	r3, r3, #8
 8005020:	2b00      	cmp	r3, #0
 8005022:	d005      	beq.n	8005030 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005024:	4b53      	ldr	r3, [pc, #332]	; (8005174 <HAL_RCC_ClockConfig+0x1c4>)
 8005026:	685b      	ldr	r3, [r3, #4]
 8005028:	4a52      	ldr	r2, [pc, #328]	; (8005174 <HAL_RCC_ClockConfig+0x1c4>)
 800502a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800502e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005030:	4b50      	ldr	r3, [pc, #320]	; (8005174 <HAL_RCC_ClockConfig+0x1c4>)
 8005032:	685b      	ldr	r3, [r3, #4]
 8005034:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	689b      	ldr	r3, [r3, #8]
 800503c:	494d      	ldr	r1, [pc, #308]	; (8005174 <HAL_RCC_ClockConfig+0x1c4>)
 800503e:	4313      	orrs	r3, r2
 8005040:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	f003 0301 	and.w	r3, r3, #1
 800504a:	2b00      	cmp	r3, #0
 800504c:	d040      	beq.n	80050d0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	685b      	ldr	r3, [r3, #4]
 8005052:	2b01      	cmp	r3, #1
 8005054:	d107      	bne.n	8005066 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005056:	4b47      	ldr	r3, [pc, #284]	; (8005174 <HAL_RCC_ClockConfig+0x1c4>)
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800505e:	2b00      	cmp	r3, #0
 8005060:	d115      	bne.n	800508e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005062:	2301      	movs	r3, #1
 8005064:	e07f      	b.n	8005166 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	685b      	ldr	r3, [r3, #4]
 800506a:	2b02      	cmp	r3, #2
 800506c:	d107      	bne.n	800507e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800506e:	4b41      	ldr	r3, [pc, #260]	; (8005174 <HAL_RCC_ClockConfig+0x1c4>)
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005076:	2b00      	cmp	r3, #0
 8005078:	d109      	bne.n	800508e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800507a:	2301      	movs	r3, #1
 800507c:	e073      	b.n	8005166 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800507e:	4b3d      	ldr	r3, [pc, #244]	; (8005174 <HAL_RCC_ClockConfig+0x1c4>)
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	f003 0302 	and.w	r3, r3, #2
 8005086:	2b00      	cmp	r3, #0
 8005088:	d101      	bne.n	800508e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800508a:	2301      	movs	r3, #1
 800508c:	e06b      	b.n	8005166 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800508e:	4b39      	ldr	r3, [pc, #228]	; (8005174 <HAL_RCC_ClockConfig+0x1c4>)
 8005090:	685b      	ldr	r3, [r3, #4]
 8005092:	f023 0203 	bic.w	r2, r3, #3
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	685b      	ldr	r3, [r3, #4]
 800509a:	4936      	ldr	r1, [pc, #216]	; (8005174 <HAL_RCC_ClockConfig+0x1c4>)
 800509c:	4313      	orrs	r3, r2
 800509e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80050a0:	f7ff f9d8 	bl	8004454 <HAL_GetTick>
 80050a4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80050a6:	e00a      	b.n	80050be <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80050a8:	f7ff f9d4 	bl	8004454 <HAL_GetTick>
 80050ac:	4602      	mov	r2, r0
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	1ad3      	subs	r3, r2, r3
 80050b2:	f241 3288 	movw	r2, #5000	; 0x1388
 80050b6:	4293      	cmp	r3, r2
 80050b8:	d901      	bls.n	80050be <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80050ba:	2303      	movs	r3, #3
 80050bc:	e053      	b.n	8005166 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80050be:	4b2d      	ldr	r3, [pc, #180]	; (8005174 <HAL_RCC_ClockConfig+0x1c4>)
 80050c0:	685b      	ldr	r3, [r3, #4]
 80050c2:	f003 020c 	and.w	r2, r3, #12
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	685b      	ldr	r3, [r3, #4]
 80050ca:	009b      	lsls	r3, r3, #2
 80050cc:	429a      	cmp	r2, r3
 80050ce:	d1eb      	bne.n	80050a8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80050d0:	4b27      	ldr	r3, [pc, #156]	; (8005170 <HAL_RCC_ClockConfig+0x1c0>)
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	f003 0307 	and.w	r3, r3, #7
 80050d8:	683a      	ldr	r2, [r7, #0]
 80050da:	429a      	cmp	r2, r3
 80050dc:	d210      	bcs.n	8005100 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80050de:	4b24      	ldr	r3, [pc, #144]	; (8005170 <HAL_RCC_ClockConfig+0x1c0>)
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	f023 0207 	bic.w	r2, r3, #7
 80050e6:	4922      	ldr	r1, [pc, #136]	; (8005170 <HAL_RCC_ClockConfig+0x1c0>)
 80050e8:	683b      	ldr	r3, [r7, #0]
 80050ea:	4313      	orrs	r3, r2
 80050ec:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80050ee:	4b20      	ldr	r3, [pc, #128]	; (8005170 <HAL_RCC_ClockConfig+0x1c0>)
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	f003 0307 	and.w	r3, r3, #7
 80050f6:	683a      	ldr	r2, [r7, #0]
 80050f8:	429a      	cmp	r2, r3
 80050fa:	d001      	beq.n	8005100 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80050fc:	2301      	movs	r3, #1
 80050fe:	e032      	b.n	8005166 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	f003 0304 	and.w	r3, r3, #4
 8005108:	2b00      	cmp	r3, #0
 800510a:	d008      	beq.n	800511e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800510c:	4b19      	ldr	r3, [pc, #100]	; (8005174 <HAL_RCC_ClockConfig+0x1c4>)
 800510e:	685b      	ldr	r3, [r3, #4]
 8005110:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	68db      	ldr	r3, [r3, #12]
 8005118:	4916      	ldr	r1, [pc, #88]	; (8005174 <HAL_RCC_ClockConfig+0x1c4>)
 800511a:	4313      	orrs	r3, r2
 800511c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	f003 0308 	and.w	r3, r3, #8
 8005126:	2b00      	cmp	r3, #0
 8005128:	d009      	beq.n	800513e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800512a:	4b12      	ldr	r3, [pc, #72]	; (8005174 <HAL_RCC_ClockConfig+0x1c4>)
 800512c:	685b      	ldr	r3, [r3, #4]
 800512e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	691b      	ldr	r3, [r3, #16]
 8005136:	00db      	lsls	r3, r3, #3
 8005138:	490e      	ldr	r1, [pc, #56]	; (8005174 <HAL_RCC_ClockConfig+0x1c4>)
 800513a:	4313      	orrs	r3, r2
 800513c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800513e:	f000 f821 	bl	8005184 <HAL_RCC_GetSysClockFreq>
 8005142:	4602      	mov	r2, r0
 8005144:	4b0b      	ldr	r3, [pc, #44]	; (8005174 <HAL_RCC_ClockConfig+0x1c4>)
 8005146:	685b      	ldr	r3, [r3, #4]
 8005148:	091b      	lsrs	r3, r3, #4
 800514a:	f003 030f 	and.w	r3, r3, #15
 800514e:	490a      	ldr	r1, [pc, #40]	; (8005178 <HAL_RCC_ClockConfig+0x1c8>)
 8005150:	5ccb      	ldrb	r3, [r1, r3]
 8005152:	fa22 f303 	lsr.w	r3, r2, r3
 8005156:	4a09      	ldr	r2, [pc, #36]	; (800517c <HAL_RCC_ClockConfig+0x1cc>)
 8005158:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800515a:	4b09      	ldr	r3, [pc, #36]	; (8005180 <HAL_RCC_ClockConfig+0x1d0>)
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	4618      	mov	r0, r3
 8005160:	f7ff f936 	bl	80043d0 <HAL_InitTick>

  return HAL_OK;
 8005164:	2300      	movs	r3, #0
}
 8005166:	4618      	mov	r0, r3
 8005168:	3710      	adds	r7, #16
 800516a:	46bd      	mov	sp, r7
 800516c:	bd80      	pop	{r7, pc}
 800516e:	bf00      	nop
 8005170:	40022000 	.word	0x40022000
 8005174:	40021000 	.word	0x40021000
 8005178:	0800a128 	.word	0x0800a128
 800517c:	20000008 	.word	0x20000008
 8005180:	20000014 	.word	0x20000014

08005184 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005184:	b490      	push	{r4, r7}
 8005186:	b08a      	sub	sp, #40	; 0x28
 8005188:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800518a:	4b29      	ldr	r3, [pc, #164]	; (8005230 <HAL_RCC_GetSysClockFreq+0xac>)
 800518c:	1d3c      	adds	r4, r7, #4
 800518e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8005190:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8005194:	f240 2301 	movw	r3, #513	; 0x201
 8005198:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800519a:	2300      	movs	r3, #0
 800519c:	61fb      	str	r3, [r7, #28]
 800519e:	2300      	movs	r3, #0
 80051a0:	61bb      	str	r3, [r7, #24]
 80051a2:	2300      	movs	r3, #0
 80051a4:	627b      	str	r3, [r7, #36]	; 0x24
 80051a6:	2300      	movs	r3, #0
 80051a8:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80051aa:	2300      	movs	r3, #0
 80051ac:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80051ae:	4b21      	ldr	r3, [pc, #132]	; (8005234 <HAL_RCC_GetSysClockFreq+0xb0>)
 80051b0:	685b      	ldr	r3, [r3, #4]
 80051b2:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80051b4:	69fb      	ldr	r3, [r7, #28]
 80051b6:	f003 030c 	and.w	r3, r3, #12
 80051ba:	2b04      	cmp	r3, #4
 80051bc:	d002      	beq.n	80051c4 <HAL_RCC_GetSysClockFreq+0x40>
 80051be:	2b08      	cmp	r3, #8
 80051c0:	d003      	beq.n	80051ca <HAL_RCC_GetSysClockFreq+0x46>
 80051c2:	e02b      	b.n	800521c <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80051c4:	4b1c      	ldr	r3, [pc, #112]	; (8005238 <HAL_RCC_GetSysClockFreq+0xb4>)
 80051c6:	623b      	str	r3, [r7, #32]
      break;
 80051c8:	e02b      	b.n	8005222 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80051ca:	69fb      	ldr	r3, [r7, #28]
 80051cc:	0c9b      	lsrs	r3, r3, #18
 80051ce:	f003 030f 	and.w	r3, r3, #15
 80051d2:	3328      	adds	r3, #40	; 0x28
 80051d4:	443b      	add	r3, r7
 80051d6:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80051da:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80051dc:	69fb      	ldr	r3, [r7, #28]
 80051de:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d012      	beq.n	800520c <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80051e6:	4b13      	ldr	r3, [pc, #76]	; (8005234 <HAL_RCC_GetSysClockFreq+0xb0>)
 80051e8:	685b      	ldr	r3, [r3, #4]
 80051ea:	0c5b      	lsrs	r3, r3, #17
 80051ec:	f003 0301 	and.w	r3, r3, #1
 80051f0:	3328      	adds	r3, #40	; 0x28
 80051f2:	443b      	add	r3, r7
 80051f4:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80051f8:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80051fa:	697b      	ldr	r3, [r7, #20]
 80051fc:	4a0e      	ldr	r2, [pc, #56]	; (8005238 <HAL_RCC_GetSysClockFreq+0xb4>)
 80051fe:	fb03 f202 	mul.w	r2, r3, r2
 8005202:	69bb      	ldr	r3, [r7, #24]
 8005204:	fbb2 f3f3 	udiv	r3, r2, r3
 8005208:	627b      	str	r3, [r7, #36]	; 0x24
 800520a:	e004      	b.n	8005216 <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800520c:	697b      	ldr	r3, [r7, #20]
 800520e:	4a0b      	ldr	r2, [pc, #44]	; (800523c <HAL_RCC_GetSysClockFreq+0xb8>)
 8005210:	fb02 f303 	mul.w	r3, r2, r3
 8005214:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8005216:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005218:	623b      	str	r3, [r7, #32]
      break;
 800521a:	e002      	b.n	8005222 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800521c:	4b06      	ldr	r3, [pc, #24]	; (8005238 <HAL_RCC_GetSysClockFreq+0xb4>)
 800521e:	623b      	str	r3, [r7, #32]
      break;
 8005220:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005222:	6a3b      	ldr	r3, [r7, #32]
}
 8005224:	4618      	mov	r0, r3
 8005226:	3728      	adds	r7, #40	; 0x28
 8005228:	46bd      	mov	sp, r7
 800522a:	bc90      	pop	{r4, r7}
 800522c:	4770      	bx	lr
 800522e:	bf00      	nop
 8005230:	08009f30 	.word	0x08009f30
 8005234:	40021000 	.word	0x40021000
 8005238:	007a1200 	.word	0x007a1200
 800523c:	003d0900 	.word	0x003d0900

08005240 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005240:	b480      	push	{r7}
 8005242:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005244:	4b02      	ldr	r3, [pc, #8]	; (8005250 <HAL_RCC_GetHCLKFreq+0x10>)
 8005246:	681b      	ldr	r3, [r3, #0]
}
 8005248:	4618      	mov	r0, r3
 800524a:	46bd      	mov	sp, r7
 800524c:	bc80      	pop	{r7}
 800524e:	4770      	bx	lr
 8005250:	20000008 	.word	0x20000008

08005254 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005254:	b580      	push	{r7, lr}
 8005256:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005258:	f7ff fff2 	bl	8005240 <HAL_RCC_GetHCLKFreq>
 800525c:	4602      	mov	r2, r0
 800525e:	4b05      	ldr	r3, [pc, #20]	; (8005274 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005260:	685b      	ldr	r3, [r3, #4]
 8005262:	0a1b      	lsrs	r3, r3, #8
 8005264:	f003 0307 	and.w	r3, r3, #7
 8005268:	4903      	ldr	r1, [pc, #12]	; (8005278 <HAL_RCC_GetPCLK1Freq+0x24>)
 800526a:	5ccb      	ldrb	r3, [r1, r3]
 800526c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005270:	4618      	mov	r0, r3
 8005272:	bd80      	pop	{r7, pc}
 8005274:	40021000 	.word	0x40021000
 8005278:	0800a138 	.word	0x0800a138

0800527c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800527c:	b580      	push	{r7, lr}
 800527e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005280:	f7ff ffde 	bl	8005240 <HAL_RCC_GetHCLKFreq>
 8005284:	4602      	mov	r2, r0
 8005286:	4b05      	ldr	r3, [pc, #20]	; (800529c <HAL_RCC_GetPCLK2Freq+0x20>)
 8005288:	685b      	ldr	r3, [r3, #4]
 800528a:	0adb      	lsrs	r3, r3, #11
 800528c:	f003 0307 	and.w	r3, r3, #7
 8005290:	4903      	ldr	r1, [pc, #12]	; (80052a0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005292:	5ccb      	ldrb	r3, [r1, r3]
 8005294:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005298:	4618      	mov	r0, r3
 800529a:	bd80      	pop	{r7, pc}
 800529c:	40021000 	.word	0x40021000
 80052a0:	0800a138 	.word	0x0800a138

080052a4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80052a4:	b480      	push	{r7}
 80052a6:	b085      	sub	sp, #20
 80052a8:	af00      	add	r7, sp, #0
 80052aa:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80052ac:	4b0a      	ldr	r3, [pc, #40]	; (80052d8 <RCC_Delay+0x34>)
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	4a0a      	ldr	r2, [pc, #40]	; (80052dc <RCC_Delay+0x38>)
 80052b2:	fba2 2303 	umull	r2, r3, r2, r3
 80052b6:	0a5b      	lsrs	r3, r3, #9
 80052b8:	687a      	ldr	r2, [r7, #4]
 80052ba:	fb02 f303 	mul.w	r3, r2, r3
 80052be:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80052c0:	bf00      	nop
  }
  while (Delay --);
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	1e5a      	subs	r2, r3, #1
 80052c6:	60fa      	str	r2, [r7, #12]
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d1f9      	bne.n	80052c0 <RCC_Delay+0x1c>
}
 80052cc:	bf00      	nop
 80052ce:	bf00      	nop
 80052d0:	3714      	adds	r7, #20
 80052d2:	46bd      	mov	sp, r7
 80052d4:	bc80      	pop	{r7}
 80052d6:	4770      	bx	lr
 80052d8:	20000008 	.word	0x20000008
 80052dc:	10624dd3 	.word	0x10624dd3

080052e0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80052e0:	b580      	push	{r7, lr}
 80052e2:	b082      	sub	sp, #8
 80052e4:	af00      	add	r7, sp, #0
 80052e6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d101      	bne.n	80052f2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80052ee:	2301      	movs	r3, #1
 80052f0:	e076      	b.n	80053e0 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d108      	bne.n	800530c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	685b      	ldr	r3, [r3, #4]
 80052fe:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005302:	d009      	beq.n	8005318 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	2200      	movs	r2, #0
 8005308:	61da      	str	r2, [r3, #28]
 800530a:	e005      	b.n	8005318 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	2200      	movs	r2, #0
 8005310:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	2200      	movs	r2, #0
 8005316:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	2200      	movs	r2, #0
 800531c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005324:	b2db      	uxtb	r3, r3
 8005326:	2b00      	cmp	r3, #0
 8005328:	d106      	bne.n	8005338 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	2200      	movs	r2, #0
 800532e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005332:	6878      	ldr	r0, [r7, #4]
 8005334:	f7fc fa76 	bl	8001824 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	2202      	movs	r2, #2
 800533c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	681a      	ldr	r2, [r3, #0]
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800534e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	685b      	ldr	r3, [r3, #4]
 8005354:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	689b      	ldr	r3, [r3, #8]
 800535c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8005360:	431a      	orrs	r2, r3
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	68db      	ldr	r3, [r3, #12]
 8005366:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800536a:	431a      	orrs	r2, r3
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	691b      	ldr	r3, [r3, #16]
 8005370:	f003 0302 	and.w	r3, r3, #2
 8005374:	431a      	orrs	r2, r3
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	695b      	ldr	r3, [r3, #20]
 800537a:	f003 0301 	and.w	r3, r3, #1
 800537e:	431a      	orrs	r2, r3
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	699b      	ldr	r3, [r3, #24]
 8005384:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005388:	431a      	orrs	r2, r3
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	69db      	ldr	r3, [r3, #28]
 800538e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005392:	431a      	orrs	r2, r3
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	6a1b      	ldr	r3, [r3, #32]
 8005398:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800539c:	ea42 0103 	orr.w	r1, r2, r3
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053a4:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	430a      	orrs	r2, r1
 80053ae:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	699b      	ldr	r3, [r3, #24]
 80053b4:	0c1a      	lsrs	r2, r3, #16
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	f002 0204 	and.w	r2, r2, #4
 80053be:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	69da      	ldr	r2, [r3, #28]
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80053ce:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	2200      	movs	r2, #0
 80053d4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	2201      	movs	r2, #1
 80053da:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80053de:	2300      	movs	r3, #0
}
 80053e0:	4618      	mov	r0, r3
 80053e2:	3708      	adds	r7, #8
 80053e4:	46bd      	mov	sp, r7
 80053e6:	bd80      	pop	{r7, pc}

080053e8 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80053e8:	b580      	push	{r7, lr}
 80053ea:	b088      	sub	sp, #32
 80053ec:	af00      	add	r7, sp, #0
 80053ee:	60f8      	str	r0, [r7, #12]
 80053f0:	60b9      	str	r1, [r7, #8]
 80053f2:	603b      	str	r3, [r7, #0]
 80053f4:	4613      	mov	r3, r2
 80053f6:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80053f8:	2300      	movs	r3, #0
 80053fa:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005402:	2b01      	cmp	r3, #1
 8005404:	d101      	bne.n	800540a <HAL_SPI_Transmit+0x22>
 8005406:	2302      	movs	r3, #2
 8005408:	e126      	b.n	8005658 <HAL_SPI_Transmit+0x270>
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	2201      	movs	r2, #1
 800540e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005412:	f7ff f81f 	bl	8004454 <HAL_GetTick>
 8005416:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8005418:	88fb      	ldrh	r3, [r7, #6]
 800541a:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005422:	b2db      	uxtb	r3, r3
 8005424:	2b01      	cmp	r3, #1
 8005426:	d002      	beq.n	800542e <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8005428:	2302      	movs	r3, #2
 800542a:	77fb      	strb	r3, [r7, #31]
    goto error;
 800542c:	e10b      	b.n	8005646 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 800542e:	68bb      	ldr	r3, [r7, #8]
 8005430:	2b00      	cmp	r3, #0
 8005432:	d002      	beq.n	800543a <HAL_SPI_Transmit+0x52>
 8005434:	88fb      	ldrh	r3, [r7, #6]
 8005436:	2b00      	cmp	r3, #0
 8005438:	d102      	bne.n	8005440 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800543a:	2301      	movs	r3, #1
 800543c:	77fb      	strb	r3, [r7, #31]
    goto error;
 800543e:	e102      	b.n	8005646 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	2203      	movs	r2, #3
 8005444:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	2200      	movs	r2, #0
 800544c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	68ba      	ldr	r2, [r7, #8]
 8005452:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	88fa      	ldrh	r2, [r7, #6]
 8005458:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	88fa      	ldrh	r2, [r7, #6]
 800545e:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	2200      	movs	r2, #0
 8005464:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	2200      	movs	r2, #0
 800546a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	2200      	movs	r2, #0
 8005470:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	2200      	movs	r2, #0
 8005476:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	2200      	movs	r2, #0
 800547c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	689b      	ldr	r3, [r3, #8]
 8005482:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005486:	d10f      	bne.n	80054a8 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	681a      	ldr	r2, [r3, #0]
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005496:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	681a      	ldr	r2, [r3, #0]
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80054a6:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80054b2:	2b40      	cmp	r3, #64	; 0x40
 80054b4:	d007      	beq.n	80054c6 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	681a      	ldr	r2, [r3, #0]
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80054c4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	68db      	ldr	r3, [r3, #12]
 80054ca:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80054ce:	d14b      	bne.n	8005568 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	685b      	ldr	r3, [r3, #4]
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	d002      	beq.n	80054de <HAL_SPI_Transmit+0xf6>
 80054d8:	8afb      	ldrh	r3, [r7, #22]
 80054da:	2b01      	cmp	r3, #1
 80054dc:	d13e      	bne.n	800555c <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054e2:	881a      	ldrh	r2, [r3, #0]
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054ee:	1c9a      	adds	r2, r3, #2
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80054f8:	b29b      	uxth	r3, r3
 80054fa:	3b01      	subs	r3, #1
 80054fc:	b29a      	uxth	r2, r3
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005502:	e02b      	b.n	800555c <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	689b      	ldr	r3, [r3, #8]
 800550a:	f003 0302 	and.w	r3, r3, #2
 800550e:	2b02      	cmp	r3, #2
 8005510:	d112      	bne.n	8005538 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005516:	881a      	ldrh	r2, [r3, #0]
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005522:	1c9a      	adds	r2, r3, #2
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800552c:	b29b      	uxth	r3, r3
 800552e:	3b01      	subs	r3, #1
 8005530:	b29a      	uxth	r2, r3
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	86da      	strh	r2, [r3, #54]	; 0x36
 8005536:	e011      	b.n	800555c <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005538:	f7fe ff8c 	bl	8004454 <HAL_GetTick>
 800553c:	4602      	mov	r2, r0
 800553e:	69bb      	ldr	r3, [r7, #24]
 8005540:	1ad3      	subs	r3, r2, r3
 8005542:	683a      	ldr	r2, [r7, #0]
 8005544:	429a      	cmp	r2, r3
 8005546:	d803      	bhi.n	8005550 <HAL_SPI_Transmit+0x168>
 8005548:	683b      	ldr	r3, [r7, #0]
 800554a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800554e:	d102      	bne.n	8005556 <HAL_SPI_Transmit+0x16e>
 8005550:	683b      	ldr	r3, [r7, #0]
 8005552:	2b00      	cmp	r3, #0
 8005554:	d102      	bne.n	800555c <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8005556:	2303      	movs	r3, #3
 8005558:	77fb      	strb	r3, [r7, #31]
          goto error;
 800555a:	e074      	b.n	8005646 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005560:	b29b      	uxth	r3, r3
 8005562:	2b00      	cmp	r3, #0
 8005564:	d1ce      	bne.n	8005504 <HAL_SPI_Transmit+0x11c>
 8005566:	e04c      	b.n	8005602 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	685b      	ldr	r3, [r3, #4]
 800556c:	2b00      	cmp	r3, #0
 800556e:	d002      	beq.n	8005576 <HAL_SPI_Transmit+0x18e>
 8005570:	8afb      	ldrh	r3, [r7, #22]
 8005572:	2b01      	cmp	r3, #1
 8005574:	d140      	bne.n	80055f8 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	330c      	adds	r3, #12
 8005580:	7812      	ldrb	r2, [r2, #0]
 8005582:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005588:	1c5a      	adds	r2, r3, #1
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005592:	b29b      	uxth	r3, r3
 8005594:	3b01      	subs	r3, #1
 8005596:	b29a      	uxth	r2, r3
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800559c:	e02c      	b.n	80055f8 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	689b      	ldr	r3, [r3, #8]
 80055a4:	f003 0302 	and.w	r3, r3, #2
 80055a8:	2b02      	cmp	r3, #2
 80055aa:	d113      	bne.n	80055d4 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	330c      	adds	r3, #12
 80055b6:	7812      	ldrb	r2, [r2, #0]
 80055b8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055be:	1c5a      	adds	r2, r3, #1
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80055c8:	b29b      	uxth	r3, r3
 80055ca:	3b01      	subs	r3, #1
 80055cc:	b29a      	uxth	r2, r3
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	86da      	strh	r2, [r3, #54]	; 0x36
 80055d2:	e011      	b.n	80055f8 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80055d4:	f7fe ff3e 	bl	8004454 <HAL_GetTick>
 80055d8:	4602      	mov	r2, r0
 80055da:	69bb      	ldr	r3, [r7, #24]
 80055dc:	1ad3      	subs	r3, r2, r3
 80055de:	683a      	ldr	r2, [r7, #0]
 80055e0:	429a      	cmp	r2, r3
 80055e2:	d803      	bhi.n	80055ec <HAL_SPI_Transmit+0x204>
 80055e4:	683b      	ldr	r3, [r7, #0]
 80055e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055ea:	d102      	bne.n	80055f2 <HAL_SPI_Transmit+0x20a>
 80055ec:	683b      	ldr	r3, [r7, #0]
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d102      	bne.n	80055f8 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 80055f2:	2303      	movs	r3, #3
 80055f4:	77fb      	strb	r3, [r7, #31]
          goto error;
 80055f6:	e026      	b.n	8005646 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80055fc:	b29b      	uxth	r3, r3
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d1cd      	bne.n	800559e <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005602:	69ba      	ldr	r2, [r7, #24]
 8005604:	6839      	ldr	r1, [r7, #0]
 8005606:	68f8      	ldr	r0, [r7, #12]
 8005608:	f000 fbb8 	bl	8005d7c <SPI_EndRxTxTransaction>
 800560c:	4603      	mov	r3, r0
 800560e:	2b00      	cmp	r3, #0
 8005610:	d002      	beq.n	8005618 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	2220      	movs	r2, #32
 8005616:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	689b      	ldr	r3, [r3, #8]
 800561c:	2b00      	cmp	r3, #0
 800561e:	d10a      	bne.n	8005636 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005620:	2300      	movs	r3, #0
 8005622:	613b      	str	r3, [r7, #16]
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	68db      	ldr	r3, [r3, #12]
 800562a:	613b      	str	r3, [r7, #16]
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	689b      	ldr	r3, [r3, #8]
 8005632:	613b      	str	r3, [r7, #16]
 8005634:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800563a:	2b00      	cmp	r3, #0
 800563c:	d002      	beq.n	8005644 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 800563e:	2301      	movs	r3, #1
 8005640:	77fb      	strb	r3, [r7, #31]
 8005642:	e000      	b.n	8005646 <HAL_SPI_Transmit+0x25e>
  }

error:
 8005644:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	2201      	movs	r2, #1
 800564a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	2200      	movs	r2, #0
 8005652:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005656:	7ffb      	ldrb	r3, [r7, #31]
}
 8005658:	4618      	mov	r0, r3
 800565a:	3720      	adds	r7, #32
 800565c:	46bd      	mov	sp, r7
 800565e:	bd80      	pop	{r7, pc}

08005660 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005660:	b580      	push	{r7, lr}
 8005662:	b088      	sub	sp, #32
 8005664:	af02      	add	r7, sp, #8
 8005666:	60f8      	str	r0, [r7, #12]
 8005668:	60b9      	str	r1, [r7, #8]
 800566a:	603b      	str	r3, [r7, #0]
 800566c:	4613      	mov	r3, r2
 800566e:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005670:	2300      	movs	r3, #0
 8005672:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	685b      	ldr	r3, [r3, #4]
 8005678:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800567c:	d112      	bne.n	80056a4 <HAL_SPI_Receive+0x44>
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	689b      	ldr	r3, [r3, #8]
 8005682:	2b00      	cmp	r3, #0
 8005684:	d10e      	bne.n	80056a4 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	2204      	movs	r2, #4
 800568a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800568e:	88fa      	ldrh	r2, [r7, #6]
 8005690:	683b      	ldr	r3, [r7, #0]
 8005692:	9300      	str	r3, [sp, #0]
 8005694:	4613      	mov	r3, r2
 8005696:	68ba      	ldr	r2, [r7, #8]
 8005698:	68b9      	ldr	r1, [r7, #8]
 800569a:	68f8      	ldr	r0, [r7, #12]
 800569c:	f000 f8f1 	bl	8005882 <HAL_SPI_TransmitReceive>
 80056a0:	4603      	mov	r3, r0
 80056a2:	e0ea      	b.n	800587a <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80056aa:	2b01      	cmp	r3, #1
 80056ac:	d101      	bne.n	80056b2 <HAL_SPI_Receive+0x52>
 80056ae:	2302      	movs	r3, #2
 80056b0:	e0e3      	b.n	800587a <HAL_SPI_Receive+0x21a>
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	2201      	movs	r2, #1
 80056b6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80056ba:	f7fe fecb 	bl	8004454 <HAL_GetTick>
 80056be:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80056c6:	b2db      	uxtb	r3, r3
 80056c8:	2b01      	cmp	r3, #1
 80056ca:	d002      	beq.n	80056d2 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 80056cc:	2302      	movs	r3, #2
 80056ce:	75fb      	strb	r3, [r7, #23]
    goto error;
 80056d0:	e0ca      	b.n	8005868 <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 80056d2:	68bb      	ldr	r3, [r7, #8]
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d002      	beq.n	80056de <HAL_SPI_Receive+0x7e>
 80056d8:	88fb      	ldrh	r3, [r7, #6]
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d102      	bne.n	80056e4 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 80056de:	2301      	movs	r3, #1
 80056e0:	75fb      	strb	r3, [r7, #23]
    goto error;
 80056e2:	e0c1      	b.n	8005868 <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	2204      	movs	r2, #4
 80056e8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	2200      	movs	r2, #0
 80056f0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	68ba      	ldr	r2, [r7, #8]
 80056f6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	88fa      	ldrh	r2, [r7, #6]
 80056fc:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	88fa      	ldrh	r2, [r7, #6]
 8005702:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	2200      	movs	r2, #0
 8005708:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	2200      	movs	r2, #0
 800570e:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	2200      	movs	r2, #0
 8005714:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	2200      	movs	r2, #0
 800571a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	2200      	movs	r2, #0
 8005720:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	689b      	ldr	r3, [r3, #8]
 8005726:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800572a:	d10f      	bne.n	800574c <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	681a      	ldr	r2, [r3, #0]
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800573a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	681a      	ldr	r2, [r3, #0]
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800574a:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005756:	2b40      	cmp	r3, #64	; 0x40
 8005758:	d007      	beq.n	800576a <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	681a      	ldr	r2, [r3, #0]
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005768:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	68db      	ldr	r3, [r3, #12]
 800576e:	2b00      	cmp	r3, #0
 8005770:	d162      	bne.n	8005838 <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8005772:	e02e      	b.n	80057d2 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	689b      	ldr	r3, [r3, #8]
 800577a:	f003 0301 	and.w	r3, r3, #1
 800577e:	2b01      	cmp	r3, #1
 8005780:	d115      	bne.n	80057ae <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	f103 020c 	add.w	r2, r3, #12
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800578e:	7812      	ldrb	r2, [r2, #0]
 8005790:	b2d2      	uxtb	r2, r2
 8005792:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005798:	1c5a      	adds	r2, r3, #1
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80057a2:	b29b      	uxth	r3, r3
 80057a4:	3b01      	subs	r3, #1
 80057a6:	b29a      	uxth	r2, r3
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	87da      	strh	r2, [r3, #62]	; 0x3e
 80057ac:	e011      	b.n	80057d2 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80057ae:	f7fe fe51 	bl	8004454 <HAL_GetTick>
 80057b2:	4602      	mov	r2, r0
 80057b4:	693b      	ldr	r3, [r7, #16]
 80057b6:	1ad3      	subs	r3, r2, r3
 80057b8:	683a      	ldr	r2, [r7, #0]
 80057ba:	429a      	cmp	r2, r3
 80057bc:	d803      	bhi.n	80057c6 <HAL_SPI_Receive+0x166>
 80057be:	683b      	ldr	r3, [r7, #0]
 80057c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057c4:	d102      	bne.n	80057cc <HAL_SPI_Receive+0x16c>
 80057c6:	683b      	ldr	r3, [r7, #0]
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	d102      	bne.n	80057d2 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 80057cc:	2303      	movs	r3, #3
 80057ce:	75fb      	strb	r3, [r7, #23]
          goto error;
 80057d0:	e04a      	b.n	8005868 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80057d6:	b29b      	uxth	r3, r3
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d1cb      	bne.n	8005774 <HAL_SPI_Receive+0x114>
 80057dc:	e031      	b.n	8005842 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	689b      	ldr	r3, [r3, #8]
 80057e4:	f003 0301 	and.w	r3, r3, #1
 80057e8:	2b01      	cmp	r3, #1
 80057ea:	d113      	bne.n	8005814 <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	68da      	ldr	r2, [r3, #12]
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057f6:	b292      	uxth	r2, r2
 80057f8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057fe:	1c9a      	adds	r2, r3, #2
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005808:	b29b      	uxth	r3, r3
 800580a:	3b01      	subs	r3, #1
 800580c:	b29a      	uxth	r2, r3
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005812:	e011      	b.n	8005838 <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005814:	f7fe fe1e 	bl	8004454 <HAL_GetTick>
 8005818:	4602      	mov	r2, r0
 800581a:	693b      	ldr	r3, [r7, #16]
 800581c:	1ad3      	subs	r3, r2, r3
 800581e:	683a      	ldr	r2, [r7, #0]
 8005820:	429a      	cmp	r2, r3
 8005822:	d803      	bhi.n	800582c <HAL_SPI_Receive+0x1cc>
 8005824:	683b      	ldr	r3, [r7, #0]
 8005826:	f1b3 3fff 	cmp.w	r3, #4294967295
 800582a:	d102      	bne.n	8005832 <HAL_SPI_Receive+0x1d2>
 800582c:	683b      	ldr	r3, [r7, #0]
 800582e:	2b00      	cmp	r3, #0
 8005830:	d102      	bne.n	8005838 <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 8005832:	2303      	movs	r3, #3
 8005834:	75fb      	strb	r3, [r7, #23]
          goto error;
 8005836:	e017      	b.n	8005868 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800583c:	b29b      	uxth	r3, r3
 800583e:	2b00      	cmp	r3, #0
 8005840:	d1cd      	bne.n	80057de <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005842:	693a      	ldr	r2, [r7, #16]
 8005844:	6839      	ldr	r1, [r7, #0]
 8005846:	68f8      	ldr	r0, [r7, #12]
 8005848:	f000 fa46 	bl	8005cd8 <SPI_EndRxTransaction>
 800584c:	4603      	mov	r3, r0
 800584e:	2b00      	cmp	r3, #0
 8005850:	d002      	beq.n	8005858 <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	2220      	movs	r2, #32
 8005856:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800585c:	2b00      	cmp	r3, #0
 800585e:	d002      	beq.n	8005866 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 8005860:	2301      	movs	r3, #1
 8005862:	75fb      	strb	r3, [r7, #23]
 8005864:	e000      	b.n	8005868 <HAL_SPI_Receive+0x208>
  }

error :
 8005866:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	2201      	movs	r2, #1
 800586c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	2200      	movs	r2, #0
 8005874:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005878:	7dfb      	ldrb	r3, [r7, #23]
}
 800587a:	4618      	mov	r0, r3
 800587c:	3718      	adds	r7, #24
 800587e:	46bd      	mov	sp, r7
 8005880:	bd80      	pop	{r7, pc}

08005882 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8005882:	b580      	push	{r7, lr}
 8005884:	b08c      	sub	sp, #48	; 0x30
 8005886:	af00      	add	r7, sp, #0
 8005888:	60f8      	str	r0, [r7, #12]
 800588a:	60b9      	str	r1, [r7, #8]
 800588c:	607a      	str	r2, [r7, #4]
 800588e:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005890:	2301      	movs	r3, #1
 8005892:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8005894:	2300      	movs	r3, #0
 8005896:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80058a0:	2b01      	cmp	r3, #1
 80058a2:	d101      	bne.n	80058a8 <HAL_SPI_TransmitReceive+0x26>
 80058a4:	2302      	movs	r3, #2
 80058a6:	e18a      	b.n	8005bbe <HAL_SPI_TransmitReceive+0x33c>
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	2201      	movs	r2, #1
 80058ac:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80058b0:	f7fe fdd0 	bl	8004454 <HAL_GetTick>
 80058b4:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80058bc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	685b      	ldr	r3, [r3, #4]
 80058c4:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80058c6:	887b      	ldrh	r3, [r7, #2]
 80058c8:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80058ca:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80058ce:	2b01      	cmp	r3, #1
 80058d0:	d00f      	beq.n	80058f2 <HAL_SPI_TransmitReceive+0x70>
 80058d2:	69fb      	ldr	r3, [r7, #28]
 80058d4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80058d8:	d107      	bne.n	80058ea <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	689b      	ldr	r3, [r3, #8]
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d103      	bne.n	80058ea <HAL_SPI_TransmitReceive+0x68>
 80058e2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80058e6:	2b04      	cmp	r3, #4
 80058e8:	d003      	beq.n	80058f2 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80058ea:	2302      	movs	r3, #2
 80058ec:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80058f0:	e15b      	b.n	8005baa <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80058f2:	68bb      	ldr	r3, [r7, #8]
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d005      	beq.n	8005904 <HAL_SPI_TransmitReceive+0x82>
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d002      	beq.n	8005904 <HAL_SPI_TransmitReceive+0x82>
 80058fe:	887b      	ldrh	r3, [r7, #2]
 8005900:	2b00      	cmp	r3, #0
 8005902:	d103      	bne.n	800590c <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8005904:	2301      	movs	r3, #1
 8005906:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800590a:	e14e      	b.n	8005baa <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005912:	b2db      	uxtb	r3, r3
 8005914:	2b04      	cmp	r3, #4
 8005916:	d003      	beq.n	8005920 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	2205      	movs	r2, #5
 800591c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	2200      	movs	r2, #0
 8005924:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	687a      	ldr	r2, [r7, #4]
 800592a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	887a      	ldrh	r2, [r7, #2]
 8005930:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	887a      	ldrh	r2, [r7, #2]
 8005936:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	68ba      	ldr	r2, [r7, #8]
 800593c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	887a      	ldrh	r2, [r7, #2]
 8005942:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	887a      	ldrh	r2, [r7, #2]
 8005948:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	2200      	movs	r2, #0
 800594e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	2200      	movs	r2, #0
 8005954:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005960:	2b40      	cmp	r3, #64	; 0x40
 8005962:	d007      	beq.n	8005974 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	681a      	ldr	r2, [r3, #0]
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005972:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	68db      	ldr	r3, [r3, #12]
 8005978:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800597c:	d178      	bne.n	8005a70 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	685b      	ldr	r3, [r3, #4]
 8005982:	2b00      	cmp	r3, #0
 8005984:	d002      	beq.n	800598c <HAL_SPI_TransmitReceive+0x10a>
 8005986:	8b7b      	ldrh	r3, [r7, #26]
 8005988:	2b01      	cmp	r3, #1
 800598a:	d166      	bne.n	8005a5a <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005990:	881a      	ldrh	r2, [r3, #0]
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800599c:	1c9a      	adds	r2, r3, #2
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80059a6:	b29b      	uxth	r3, r3
 80059a8:	3b01      	subs	r3, #1
 80059aa:	b29a      	uxth	r2, r3
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80059b0:	e053      	b.n	8005a5a <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	689b      	ldr	r3, [r3, #8]
 80059b8:	f003 0302 	and.w	r3, r3, #2
 80059bc:	2b02      	cmp	r3, #2
 80059be:	d11b      	bne.n	80059f8 <HAL_SPI_TransmitReceive+0x176>
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80059c4:	b29b      	uxth	r3, r3
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d016      	beq.n	80059f8 <HAL_SPI_TransmitReceive+0x176>
 80059ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80059cc:	2b01      	cmp	r3, #1
 80059ce:	d113      	bne.n	80059f8 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059d4:	881a      	ldrh	r2, [r3, #0]
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059e0:	1c9a      	adds	r2, r3, #2
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80059ea:	b29b      	uxth	r3, r3
 80059ec:	3b01      	subs	r3, #1
 80059ee:	b29a      	uxth	r2, r3
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80059f4:	2300      	movs	r3, #0
 80059f6:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	689b      	ldr	r3, [r3, #8]
 80059fe:	f003 0301 	and.w	r3, r3, #1
 8005a02:	2b01      	cmp	r3, #1
 8005a04:	d119      	bne.n	8005a3a <HAL_SPI_TransmitReceive+0x1b8>
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005a0a:	b29b      	uxth	r3, r3
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	d014      	beq.n	8005a3a <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	68da      	ldr	r2, [r3, #12]
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a1a:	b292      	uxth	r2, r2
 8005a1c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a22:	1c9a      	adds	r2, r3, #2
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005a2c:	b29b      	uxth	r3, r3
 8005a2e:	3b01      	subs	r3, #1
 8005a30:	b29a      	uxth	r2, r3
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005a36:	2301      	movs	r3, #1
 8005a38:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005a3a:	f7fe fd0b 	bl	8004454 <HAL_GetTick>
 8005a3e:	4602      	mov	r2, r0
 8005a40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a42:	1ad3      	subs	r3, r2, r3
 8005a44:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005a46:	429a      	cmp	r2, r3
 8005a48:	d807      	bhi.n	8005a5a <HAL_SPI_TransmitReceive+0x1d8>
 8005a4a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a50:	d003      	beq.n	8005a5a <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8005a52:	2303      	movs	r3, #3
 8005a54:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8005a58:	e0a7      	b.n	8005baa <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005a5e:	b29b      	uxth	r3, r3
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d1a6      	bne.n	80059b2 <HAL_SPI_TransmitReceive+0x130>
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005a68:	b29b      	uxth	r3, r3
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d1a1      	bne.n	80059b2 <HAL_SPI_TransmitReceive+0x130>
 8005a6e:	e07c      	b.n	8005b6a <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	685b      	ldr	r3, [r3, #4]
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d002      	beq.n	8005a7e <HAL_SPI_TransmitReceive+0x1fc>
 8005a78:	8b7b      	ldrh	r3, [r7, #26]
 8005a7a:	2b01      	cmp	r3, #1
 8005a7c:	d16b      	bne.n	8005b56 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	330c      	adds	r3, #12
 8005a88:	7812      	ldrb	r2, [r2, #0]
 8005a8a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a90:	1c5a      	adds	r2, r3, #1
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005a9a:	b29b      	uxth	r3, r3
 8005a9c:	3b01      	subs	r3, #1
 8005a9e:	b29a      	uxth	r2, r3
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005aa4:	e057      	b.n	8005b56 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	689b      	ldr	r3, [r3, #8]
 8005aac:	f003 0302 	and.w	r3, r3, #2
 8005ab0:	2b02      	cmp	r3, #2
 8005ab2:	d11c      	bne.n	8005aee <HAL_SPI_TransmitReceive+0x26c>
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005ab8:	b29b      	uxth	r3, r3
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d017      	beq.n	8005aee <HAL_SPI_TransmitReceive+0x26c>
 8005abe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ac0:	2b01      	cmp	r3, #1
 8005ac2:	d114      	bne.n	8005aee <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	330c      	adds	r3, #12
 8005ace:	7812      	ldrb	r2, [r2, #0]
 8005ad0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ad6:	1c5a      	adds	r2, r3, #1
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005ae0:	b29b      	uxth	r3, r3
 8005ae2:	3b01      	subs	r3, #1
 8005ae4:	b29a      	uxth	r2, r3
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005aea:	2300      	movs	r3, #0
 8005aec:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	689b      	ldr	r3, [r3, #8]
 8005af4:	f003 0301 	and.w	r3, r3, #1
 8005af8:	2b01      	cmp	r3, #1
 8005afa:	d119      	bne.n	8005b30 <HAL_SPI_TransmitReceive+0x2ae>
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005b00:	b29b      	uxth	r3, r3
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d014      	beq.n	8005b30 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	68da      	ldr	r2, [r3, #12]
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b10:	b2d2      	uxtb	r2, r2
 8005b12:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b18:	1c5a      	adds	r2, r3, #1
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005b22:	b29b      	uxth	r3, r3
 8005b24:	3b01      	subs	r3, #1
 8005b26:	b29a      	uxth	r2, r3
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005b2c:	2301      	movs	r3, #1
 8005b2e:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005b30:	f7fe fc90 	bl	8004454 <HAL_GetTick>
 8005b34:	4602      	mov	r2, r0
 8005b36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b38:	1ad3      	subs	r3, r2, r3
 8005b3a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005b3c:	429a      	cmp	r2, r3
 8005b3e:	d803      	bhi.n	8005b48 <HAL_SPI_TransmitReceive+0x2c6>
 8005b40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b42:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b46:	d102      	bne.n	8005b4e <HAL_SPI_TransmitReceive+0x2cc>
 8005b48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d103      	bne.n	8005b56 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8005b4e:	2303      	movs	r3, #3
 8005b50:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8005b54:	e029      	b.n	8005baa <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005b5a:	b29b      	uxth	r3, r3
 8005b5c:	2b00      	cmp	r3, #0
 8005b5e:	d1a2      	bne.n	8005aa6 <HAL_SPI_TransmitReceive+0x224>
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005b64:	b29b      	uxth	r3, r3
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d19d      	bne.n	8005aa6 <HAL_SPI_TransmitReceive+0x224>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005b6a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005b6c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005b6e:	68f8      	ldr	r0, [r7, #12]
 8005b70:	f000 f904 	bl	8005d7c <SPI_EndRxTxTransaction>
 8005b74:	4603      	mov	r3, r0
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d006      	beq.n	8005b88 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8005b7a:	2301      	movs	r3, #1
 8005b7c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	2220      	movs	r2, #32
 8005b84:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8005b86:	e010      	b.n	8005baa <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	689b      	ldr	r3, [r3, #8]
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	d10b      	bne.n	8005ba8 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005b90:	2300      	movs	r3, #0
 8005b92:	617b      	str	r3, [r7, #20]
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	68db      	ldr	r3, [r3, #12]
 8005b9a:	617b      	str	r3, [r7, #20]
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	689b      	ldr	r3, [r3, #8]
 8005ba2:	617b      	str	r3, [r7, #20]
 8005ba4:	697b      	ldr	r3, [r7, #20]
 8005ba6:	e000      	b.n	8005baa <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8005ba8:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	2201      	movs	r2, #1
 8005bae:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	2200      	movs	r2, #0
 8005bb6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005bba:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8005bbe:	4618      	mov	r0, r3
 8005bc0:	3730      	adds	r7, #48	; 0x30
 8005bc2:	46bd      	mov	sp, r7
 8005bc4:	bd80      	pop	{r7, pc}
	...

08005bc8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005bc8:	b580      	push	{r7, lr}
 8005bca:	b088      	sub	sp, #32
 8005bcc:	af00      	add	r7, sp, #0
 8005bce:	60f8      	str	r0, [r7, #12]
 8005bd0:	60b9      	str	r1, [r7, #8]
 8005bd2:	603b      	str	r3, [r7, #0]
 8005bd4:	4613      	mov	r3, r2
 8005bd6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005bd8:	f7fe fc3c 	bl	8004454 <HAL_GetTick>
 8005bdc:	4602      	mov	r2, r0
 8005bde:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005be0:	1a9b      	subs	r3, r3, r2
 8005be2:	683a      	ldr	r2, [r7, #0]
 8005be4:	4413      	add	r3, r2
 8005be6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005be8:	f7fe fc34 	bl	8004454 <HAL_GetTick>
 8005bec:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005bee:	4b39      	ldr	r3, [pc, #228]	; (8005cd4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	015b      	lsls	r3, r3, #5
 8005bf4:	0d1b      	lsrs	r3, r3, #20
 8005bf6:	69fa      	ldr	r2, [r7, #28]
 8005bf8:	fb02 f303 	mul.w	r3, r2, r3
 8005bfc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005bfe:	e054      	b.n	8005caa <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005c00:	683b      	ldr	r3, [r7, #0]
 8005c02:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c06:	d050      	beq.n	8005caa <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005c08:	f7fe fc24 	bl	8004454 <HAL_GetTick>
 8005c0c:	4602      	mov	r2, r0
 8005c0e:	69bb      	ldr	r3, [r7, #24]
 8005c10:	1ad3      	subs	r3, r2, r3
 8005c12:	69fa      	ldr	r2, [r7, #28]
 8005c14:	429a      	cmp	r2, r3
 8005c16:	d902      	bls.n	8005c1e <SPI_WaitFlagStateUntilTimeout+0x56>
 8005c18:	69fb      	ldr	r3, [r7, #28]
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d13d      	bne.n	8005c9a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	685a      	ldr	r2, [r3, #4]
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005c2c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	685b      	ldr	r3, [r3, #4]
 8005c32:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005c36:	d111      	bne.n	8005c5c <SPI_WaitFlagStateUntilTimeout+0x94>
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	689b      	ldr	r3, [r3, #8]
 8005c3c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005c40:	d004      	beq.n	8005c4c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	689b      	ldr	r3, [r3, #8]
 8005c46:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005c4a:	d107      	bne.n	8005c5c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	681a      	ldr	r2, [r3, #0]
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005c5a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c60:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005c64:	d10f      	bne.n	8005c86 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	681a      	ldr	r2, [r3, #0]
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005c74:	601a      	str	r2, [r3, #0]
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	681a      	ldr	r2, [r3, #0]
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005c84:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	2201      	movs	r2, #1
 8005c8a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	2200      	movs	r2, #0
 8005c92:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8005c96:	2303      	movs	r3, #3
 8005c98:	e017      	b.n	8005cca <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8005c9a:	697b      	ldr	r3, [r7, #20]
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	d101      	bne.n	8005ca4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005ca0:	2300      	movs	r3, #0
 8005ca2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005ca4:	697b      	ldr	r3, [r7, #20]
 8005ca6:	3b01      	subs	r3, #1
 8005ca8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	689a      	ldr	r2, [r3, #8]
 8005cb0:	68bb      	ldr	r3, [r7, #8]
 8005cb2:	4013      	ands	r3, r2
 8005cb4:	68ba      	ldr	r2, [r7, #8]
 8005cb6:	429a      	cmp	r2, r3
 8005cb8:	bf0c      	ite	eq
 8005cba:	2301      	moveq	r3, #1
 8005cbc:	2300      	movne	r3, #0
 8005cbe:	b2db      	uxtb	r3, r3
 8005cc0:	461a      	mov	r2, r3
 8005cc2:	79fb      	ldrb	r3, [r7, #7]
 8005cc4:	429a      	cmp	r2, r3
 8005cc6:	d19b      	bne.n	8005c00 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005cc8:	2300      	movs	r3, #0
}
 8005cca:	4618      	mov	r0, r3
 8005ccc:	3720      	adds	r7, #32
 8005cce:	46bd      	mov	sp, r7
 8005cd0:	bd80      	pop	{r7, pc}
 8005cd2:	bf00      	nop
 8005cd4:	20000008 	.word	0x20000008

08005cd8 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8005cd8:	b580      	push	{r7, lr}
 8005cda:	b086      	sub	sp, #24
 8005cdc:	af02      	add	r7, sp, #8
 8005cde:	60f8      	str	r0, [r7, #12]
 8005ce0:	60b9      	str	r1, [r7, #8]
 8005ce2:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	685b      	ldr	r3, [r3, #4]
 8005ce8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005cec:	d111      	bne.n	8005d12 <SPI_EndRxTransaction+0x3a>
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	689b      	ldr	r3, [r3, #8]
 8005cf2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005cf6:	d004      	beq.n	8005d02 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	689b      	ldr	r3, [r3, #8]
 8005cfc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005d00:	d107      	bne.n	8005d12 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	681a      	ldr	r2, [r3, #0]
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005d10:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	685b      	ldr	r3, [r3, #4]
 8005d16:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005d1a:	d117      	bne.n	8005d4c <SPI_EndRxTransaction+0x74>
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	689b      	ldr	r3, [r3, #8]
 8005d20:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005d24:	d112      	bne.n	8005d4c <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	9300      	str	r3, [sp, #0]
 8005d2a:	68bb      	ldr	r3, [r7, #8]
 8005d2c:	2200      	movs	r2, #0
 8005d2e:	2101      	movs	r1, #1
 8005d30:	68f8      	ldr	r0, [r7, #12]
 8005d32:	f7ff ff49 	bl	8005bc8 <SPI_WaitFlagStateUntilTimeout>
 8005d36:	4603      	mov	r3, r0
 8005d38:	2b00      	cmp	r3, #0
 8005d3a:	d01a      	beq.n	8005d72 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005d40:	f043 0220 	orr.w	r2, r3, #32
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8005d48:	2303      	movs	r3, #3
 8005d4a:	e013      	b.n	8005d74 <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	9300      	str	r3, [sp, #0]
 8005d50:	68bb      	ldr	r3, [r7, #8]
 8005d52:	2200      	movs	r2, #0
 8005d54:	2180      	movs	r1, #128	; 0x80
 8005d56:	68f8      	ldr	r0, [r7, #12]
 8005d58:	f7ff ff36 	bl	8005bc8 <SPI_WaitFlagStateUntilTimeout>
 8005d5c:	4603      	mov	r3, r0
 8005d5e:	2b00      	cmp	r3, #0
 8005d60:	d007      	beq.n	8005d72 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005d66:	f043 0220 	orr.w	r2, r3, #32
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8005d6e:	2303      	movs	r3, #3
 8005d70:	e000      	b.n	8005d74 <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 8005d72:	2300      	movs	r3, #0
}
 8005d74:	4618      	mov	r0, r3
 8005d76:	3710      	adds	r7, #16
 8005d78:	46bd      	mov	sp, r7
 8005d7a:	bd80      	pop	{r7, pc}

08005d7c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005d7c:	b580      	push	{r7, lr}
 8005d7e:	b086      	sub	sp, #24
 8005d80:	af02      	add	r7, sp, #8
 8005d82:	60f8      	str	r0, [r7, #12]
 8005d84:	60b9      	str	r1, [r7, #8]
 8005d86:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	9300      	str	r3, [sp, #0]
 8005d8c:	68bb      	ldr	r3, [r7, #8]
 8005d8e:	2200      	movs	r2, #0
 8005d90:	2180      	movs	r1, #128	; 0x80
 8005d92:	68f8      	ldr	r0, [r7, #12]
 8005d94:	f7ff ff18 	bl	8005bc8 <SPI_WaitFlagStateUntilTimeout>
 8005d98:	4603      	mov	r3, r0
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d007      	beq.n	8005dae <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005da2:	f043 0220 	orr.w	r2, r3, #32
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8005daa:	2303      	movs	r3, #3
 8005dac:	e000      	b.n	8005db0 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 8005dae:	2300      	movs	r3, #0
}
 8005db0:	4618      	mov	r0, r3
 8005db2:	3710      	adds	r7, #16
 8005db4:	46bd      	mov	sp, r7
 8005db6:	bd80      	pop	{r7, pc}

08005db8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005db8:	b580      	push	{r7, lr}
 8005dba:	b082      	sub	sp, #8
 8005dbc:	af00      	add	r7, sp, #0
 8005dbe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	d101      	bne.n	8005dca <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005dc6:	2301      	movs	r3, #1
 8005dc8:	e041      	b.n	8005e4e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005dd0:	b2db      	uxtb	r3, r3
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d106      	bne.n	8005de4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	2200      	movs	r2, #0
 8005dda:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005dde:	6878      	ldr	r0, [r7, #4]
 8005de0:	f7fb fd6a 	bl	80018b8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	2202      	movs	r2, #2
 8005de8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681a      	ldr	r2, [r3, #0]
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	3304      	adds	r3, #4
 8005df4:	4619      	mov	r1, r3
 8005df6:	4610      	mov	r0, r2
 8005df8:	f000 fa7a 	bl	80062f0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	2201      	movs	r2, #1
 8005e00:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	2201      	movs	r2, #1
 8005e08:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	2201      	movs	r2, #1
 8005e10:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	2201      	movs	r2, #1
 8005e18:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	2201      	movs	r2, #1
 8005e20:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	2201      	movs	r2, #1
 8005e28:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	2201      	movs	r2, #1
 8005e30:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	2201      	movs	r2, #1
 8005e38:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	2201      	movs	r2, #1
 8005e40:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	2201      	movs	r2, #1
 8005e48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005e4c:	2300      	movs	r3, #0
}
 8005e4e:	4618      	mov	r0, r3
 8005e50:	3708      	adds	r7, #8
 8005e52:	46bd      	mov	sp, r7
 8005e54:	bd80      	pop	{r7, pc}
	...

08005e58 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005e58:	b480      	push	{r7}
 8005e5a:	b085      	sub	sp, #20
 8005e5c:	af00      	add	r7, sp, #0
 8005e5e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005e66:	b2db      	uxtb	r3, r3
 8005e68:	2b01      	cmp	r3, #1
 8005e6a:	d001      	beq.n	8005e70 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005e6c:	2301      	movs	r3, #1
 8005e6e:	e03a      	b.n	8005ee6 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	2202      	movs	r2, #2
 8005e74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	68da      	ldr	r2, [r3, #12]
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	f042 0201 	orr.w	r2, r2, #1
 8005e86:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	4a18      	ldr	r2, [pc, #96]	; (8005ef0 <HAL_TIM_Base_Start_IT+0x98>)
 8005e8e:	4293      	cmp	r3, r2
 8005e90:	d00e      	beq.n	8005eb0 <HAL_TIM_Base_Start_IT+0x58>
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005e9a:	d009      	beq.n	8005eb0 <HAL_TIM_Base_Start_IT+0x58>
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	4a14      	ldr	r2, [pc, #80]	; (8005ef4 <HAL_TIM_Base_Start_IT+0x9c>)
 8005ea2:	4293      	cmp	r3, r2
 8005ea4:	d004      	beq.n	8005eb0 <HAL_TIM_Base_Start_IT+0x58>
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	4a13      	ldr	r2, [pc, #76]	; (8005ef8 <HAL_TIM_Base_Start_IT+0xa0>)
 8005eac:	4293      	cmp	r3, r2
 8005eae:	d111      	bne.n	8005ed4 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	689b      	ldr	r3, [r3, #8]
 8005eb6:	f003 0307 	and.w	r3, r3, #7
 8005eba:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	2b06      	cmp	r3, #6
 8005ec0:	d010      	beq.n	8005ee4 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	681a      	ldr	r2, [r3, #0]
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	f042 0201 	orr.w	r2, r2, #1
 8005ed0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005ed2:	e007      	b.n	8005ee4 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	681a      	ldr	r2, [r3, #0]
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	f042 0201 	orr.w	r2, r2, #1
 8005ee2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005ee4:	2300      	movs	r3, #0
}
 8005ee6:	4618      	mov	r0, r3
 8005ee8:	3714      	adds	r7, #20
 8005eea:	46bd      	mov	sp, r7
 8005eec:	bc80      	pop	{r7}
 8005eee:	4770      	bx	lr
 8005ef0:	40012c00 	.word	0x40012c00
 8005ef4:	40000400 	.word	0x40000400
 8005ef8:	40000800 	.word	0x40000800

08005efc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005efc:	b580      	push	{r7, lr}
 8005efe:	b082      	sub	sp, #8
 8005f00:	af00      	add	r7, sp, #0
 8005f02:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	691b      	ldr	r3, [r3, #16]
 8005f0a:	f003 0302 	and.w	r3, r3, #2
 8005f0e:	2b02      	cmp	r3, #2
 8005f10:	d122      	bne.n	8005f58 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	68db      	ldr	r3, [r3, #12]
 8005f18:	f003 0302 	and.w	r3, r3, #2
 8005f1c:	2b02      	cmp	r3, #2
 8005f1e:	d11b      	bne.n	8005f58 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	f06f 0202 	mvn.w	r2, #2
 8005f28:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	2201      	movs	r2, #1
 8005f2e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	699b      	ldr	r3, [r3, #24]
 8005f36:	f003 0303 	and.w	r3, r3, #3
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d003      	beq.n	8005f46 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005f3e:	6878      	ldr	r0, [r7, #4]
 8005f40:	f000 f9ba 	bl	80062b8 <HAL_TIM_IC_CaptureCallback>
 8005f44:	e005      	b.n	8005f52 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005f46:	6878      	ldr	r0, [r7, #4]
 8005f48:	f000 f9ad 	bl	80062a6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005f4c:	6878      	ldr	r0, [r7, #4]
 8005f4e:	f000 f9bc 	bl	80062ca <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	2200      	movs	r2, #0
 8005f56:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	691b      	ldr	r3, [r3, #16]
 8005f5e:	f003 0304 	and.w	r3, r3, #4
 8005f62:	2b04      	cmp	r3, #4
 8005f64:	d122      	bne.n	8005fac <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	68db      	ldr	r3, [r3, #12]
 8005f6c:	f003 0304 	and.w	r3, r3, #4
 8005f70:	2b04      	cmp	r3, #4
 8005f72:	d11b      	bne.n	8005fac <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	f06f 0204 	mvn.w	r2, #4
 8005f7c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	2202      	movs	r2, #2
 8005f82:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	699b      	ldr	r3, [r3, #24]
 8005f8a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005f8e:	2b00      	cmp	r3, #0
 8005f90:	d003      	beq.n	8005f9a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005f92:	6878      	ldr	r0, [r7, #4]
 8005f94:	f000 f990 	bl	80062b8 <HAL_TIM_IC_CaptureCallback>
 8005f98:	e005      	b.n	8005fa6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005f9a:	6878      	ldr	r0, [r7, #4]
 8005f9c:	f000 f983 	bl	80062a6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005fa0:	6878      	ldr	r0, [r7, #4]
 8005fa2:	f000 f992 	bl	80062ca <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	2200      	movs	r2, #0
 8005faa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	691b      	ldr	r3, [r3, #16]
 8005fb2:	f003 0308 	and.w	r3, r3, #8
 8005fb6:	2b08      	cmp	r3, #8
 8005fb8:	d122      	bne.n	8006000 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	68db      	ldr	r3, [r3, #12]
 8005fc0:	f003 0308 	and.w	r3, r3, #8
 8005fc4:	2b08      	cmp	r3, #8
 8005fc6:	d11b      	bne.n	8006000 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	f06f 0208 	mvn.w	r2, #8
 8005fd0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	2204      	movs	r2, #4
 8005fd6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	69db      	ldr	r3, [r3, #28]
 8005fde:	f003 0303 	and.w	r3, r3, #3
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	d003      	beq.n	8005fee <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005fe6:	6878      	ldr	r0, [r7, #4]
 8005fe8:	f000 f966 	bl	80062b8 <HAL_TIM_IC_CaptureCallback>
 8005fec:	e005      	b.n	8005ffa <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005fee:	6878      	ldr	r0, [r7, #4]
 8005ff0:	f000 f959 	bl	80062a6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005ff4:	6878      	ldr	r0, [r7, #4]
 8005ff6:	f000 f968 	bl	80062ca <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	2200      	movs	r2, #0
 8005ffe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	691b      	ldr	r3, [r3, #16]
 8006006:	f003 0310 	and.w	r3, r3, #16
 800600a:	2b10      	cmp	r3, #16
 800600c:	d122      	bne.n	8006054 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	68db      	ldr	r3, [r3, #12]
 8006014:	f003 0310 	and.w	r3, r3, #16
 8006018:	2b10      	cmp	r3, #16
 800601a:	d11b      	bne.n	8006054 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	f06f 0210 	mvn.w	r2, #16
 8006024:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	2208      	movs	r2, #8
 800602a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	69db      	ldr	r3, [r3, #28]
 8006032:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006036:	2b00      	cmp	r3, #0
 8006038:	d003      	beq.n	8006042 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800603a:	6878      	ldr	r0, [r7, #4]
 800603c:	f000 f93c 	bl	80062b8 <HAL_TIM_IC_CaptureCallback>
 8006040:	e005      	b.n	800604e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006042:	6878      	ldr	r0, [r7, #4]
 8006044:	f000 f92f 	bl	80062a6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006048:	6878      	ldr	r0, [r7, #4]
 800604a:	f000 f93e 	bl	80062ca <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	2200      	movs	r2, #0
 8006052:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	691b      	ldr	r3, [r3, #16]
 800605a:	f003 0301 	and.w	r3, r3, #1
 800605e:	2b01      	cmp	r3, #1
 8006060:	d10e      	bne.n	8006080 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	68db      	ldr	r3, [r3, #12]
 8006068:	f003 0301 	and.w	r3, r3, #1
 800606c:	2b01      	cmp	r3, #1
 800606e:	d107      	bne.n	8006080 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	f06f 0201 	mvn.w	r2, #1
 8006078:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800607a:	6878      	ldr	r0, [r7, #4]
 800607c:	f000 f90a 	bl	8006294 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	691b      	ldr	r3, [r3, #16]
 8006086:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800608a:	2b80      	cmp	r3, #128	; 0x80
 800608c:	d10e      	bne.n	80060ac <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	68db      	ldr	r3, [r3, #12]
 8006094:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006098:	2b80      	cmp	r3, #128	; 0x80
 800609a:	d107      	bne.n	80060ac <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80060a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80060a6:	6878      	ldr	r0, [r7, #4]
 80060a8:	f000 fa81 	bl	80065ae <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	691b      	ldr	r3, [r3, #16]
 80060b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80060b6:	2b40      	cmp	r3, #64	; 0x40
 80060b8:	d10e      	bne.n	80060d8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	68db      	ldr	r3, [r3, #12]
 80060c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80060c4:	2b40      	cmp	r3, #64	; 0x40
 80060c6:	d107      	bne.n	80060d8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80060d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80060d2:	6878      	ldr	r0, [r7, #4]
 80060d4:	f000 f902 	bl	80062dc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	691b      	ldr	r3, [r3, #16]
 80060de:	f003 0320 	and.w	r3, r3, #32
 80060e2:	2b20      	cmp	r3, #32
 80060e4:	d10e      	bne.n	8006104 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	68db      	ldr	r3, [r3, #12]
 80060ec:	f003 0320 	and.w	r3, r3, #32
 80060f0:	2b20      	cmp	r3, #32
 80060f2:	d107      	bne.n	8006104 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	f06f 0220 	mvn.w	r2, #32
 80060fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80060fe:	6878      	ldr	r0, [r7, #4]
 8006100:	f000 fa4c 	bl	800659c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006104:	bf00      	nop
 8006106:	3708      	adds	r7, #8
 8006108:	46bd      	mov	sp, r7
 800610a:	bd80      	pop	{r7, pc}

0800610c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800610c:	b580      	push	{r7, lr}
 800610e:	b084      	sub	sp, #16
 8006110:	af00      	add	r7, sp, #0
 8006112:	6078      	str	r0, [r7, #4]
 8006114:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800611c:	2b01      	cmp	r3, #1
 800611e:	d101      	bne.n	8006124 <HAL_TIM_ConfigClockSource+0x18>
 8006120:	2302      	movs	r3, #2
 8006122:	e0b3      	b.n	800628c <HAL_TIM_ConfigClockSource+0x180>
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	2201      	movs	r2, #1
 8006128:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	2202      	movs	r2, #2
 8006130:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	689b      	ldr	r3, [r3, #8]
 800613a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006142:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800614a:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	68fa      	ldr	r2, [r7, #12]
 8006152:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006154:	683b      	ldr	r3, [r7, #0]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800615c:	d03e      	beq.n	80061dc <HAL_TIM_ConfigClockSource+0xd0>
 800615e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006162:	f200 8087 	bhi.w	8006274 <HAL_TIM_ConfigClockSource+0x168>
 8006166:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800616a:	f000 8085 	beq.w	8006278 <HAL_TIM_ConfigClockSource+0x16c>
 800616e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006172:	d87f      	bhi.n	8006274 <HAL_TIM_ConfigClockSource+0x168>
 8006174:	2b70      	cmp	r3, #112	; 0x70
 8006176:	d01a      	beq.n	80061ae <HAL_TIM_ConfigClockSource+0xa2>
 8006178:	2b70      	cmp	r3, #112	; 0x70
 800617a:	d87b      	bhi.n	8006274 <HAL_TIM_ConfigClockSource+0x168>
 800617c:	2b60      	cmp	r3, #96	; 0x60
 800617e:	d050      	beq.n	8006222 <HAL_TIM_ConfigClockSource+0x116>
 8006180:	2b60      	cmp	r3, #96	; 0x60
 8006182:	d877      	bhi.n	8006274 <HAL_TIM_ConfigClockSource+0x168>
 8006184:	2b50      	cmp	r3, #80	; 0x50
 8006186:	d03c      	beq.n	8006202 <HAL_TIM_ConfigClockSource+0xf6>
 8006188:	2b50      	cmp	r3, #80	; 0x50
 800618a:	d873      	bhi.n	8006274 <HAL_TIM_ConfigClockSource+0x168>
 800618c:	2b40      	cmp	r3, #64	; 0x40
 800618e:	d058      	beq.n	8006242 <HAL_TIM_ConfigClockSource+0x136>
 8006190:	2b40      	cmp	r3, #64	; 0x40
 8006192:	d86f      	bhi.n	8006274 <HAL_TIM_ConfigClockSource+0x168>
 8006194:	2b30      	cmp	r3, #48	; 0x30
 8006196:	d064      	beq.n	8006262 <HAL_TIM_ConfigClockSource+0x156>
 8006198:	2b30      	cmp	r3, #48	; 0x30
 800619a:	d86b      	bhi.n	8006274 <HAL_TIM_ConfigClockSource+0x168>
 800619c:	2b20      	cmp	r3, #32
 800619e:	d060      	beq.n	8006262 <HAL_TIM_ConfigClockSource+0x156>
 80061a0:	2b20      	cmp	r3, #32
 80061a2:	d867      	bhi.n	8006274 <HAL_TIM_ConfigClockSource+0x168>
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	d05c      	beq.n	8006262 <HAL_TIM_ConfigClockSource+0x156>
 80061a8:	2b10      	cmp	r3, #16
 80061aa:	d05a      	beq.n	8006262 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 80061ac:	e062      	b.n	8006274 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	6818      	ldr	r0, [r3, #0]
 80061b2:	683b      	ldr	r3, [r7, #0]
 80061b4:	6899      	ldr	r1, [r3, #8]
 80061b6:	683b      	ldr	r3, [r7, #0]
 80061b8:	685a      	ldr	r2, [r3, #4]
 80061ba:	683b      	ldr	r3, [r7, #0]
 80061bc:	68db      	ldr	r3, [r3, #12]
 80061be:	f000 f970 	bl	80064a2 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	689b      	ldr	r3, [r3, #8]
 80061c8:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80061d0:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	68fa      	ldr	r2, [r7, #12]
 80061d8:	609a      	str	r2, [r3, #8]
      break;
 80061da:	e04e      	b.n	800627a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	6818      	ldr	r0, [r3, #0]
 80061e0:	683b      	ldr	r3, [r7, #0]
 80061e2:	6899      	ldr	r1, [r3, #8]
 80061e4:	683b      	ldr	r3, [r7, #0]
 80061e6:	685a      	ldr	r2, [r3, #4]
 80061e8:	683b      	ldr	r3, [r7, #0]
 80061ea:	68db      	ldr	r3, [r3, #12]
 80061ec:	f000 f959 	bl	80064a2 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	689a      	ldr	r2, [r3, #8]
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80061fe:	609a      	str	r2, [r3, #8]
      break;
 8006200:	e03b      	b.n	800627a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	6818      	ldr	r0, [r3, #0]
 8006206:	683b      	ldr	r3, [r7, #0]
 8006208:	6859      	ldr	r1, [r3, #4]
 800620a:	683b      	ldr	r3, [r7, #0]
 800620c:	68db      	ldr	r3, [r3, #12]
 800620e:	461a      	mov	r2, r3
 8006210:	f000 f8d0 	bl	80063b4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	2150      	movs	r1, #80	; 0x50
 800621a:	4618      	mov	r0, r3
 800621c:	f000 f927 	bl	800646e <TIM_ITRx_SetConfig>
      break;
 8006220:	e02b      	b.n	800627a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	6818      	ldr	r0, [r3, #0]
 8006226:	683b      	ldr	r3, [r7, #0]
 8006228:	6859      	ldr	r1, [r3, #4]
 800622a:	683b      	ldr	r3, [r7, #0]
 800622c:	68db      	ldr	r3, [r3, #12]
 800622e:	461a      	mov	r2, r3
 8006230:	f000 f8ee 	bl	8006410 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	2160      	movs	r1, #96	; 0x60
 800623a:	4618      	mov	r0, r3
 800623c:	f000 f917 	bl	800646e <TIM_ITRx_SetConfig>
      break;
 8006240:	e01b      	b.n	800627a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	6818      	ldr	r0, [r3, #0]
 8006246:	683b      	ldr	r3, [r7, #0]
 8006248:	6859      	ldr	r1, [r3, #4]
 800624a:	683b      	ldr	r3, [r7, #0]
 800624c:	68db      	ldr	r3, [r3, #12]
 800624e:	461a      	mov	r2, r3
 8006250:	f000 f8b0 	bl	80063b4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	2140      	movs	r1, #64	; 0x40
 800625a:	4618      	mov	r0, r3
 800625c:	f000 f907 	bl	800646e <TIM_ITRx_SetConfig>
      break;
 8006260:	e00b      	b.n	800627a <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	681a      	ldr	r2, [r3, #0]
 8006266:	683b      	ldr	r3, [r7, #0]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	4619      	mov	r1, r3
 800626c:	4610      	mov	r0, r2
 800626e:	f000 f8fe 	bl	800646e <TIM_ITRx_SetConfig>
        break;
 8006272:	e002      	b.n	800627a <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8006274:	bf00      	nop
 8006276:	e000      	b.n	800627a <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8006278:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	2201      	movs	r2, #1
 800627e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	2200      	movs	r2, #0
 8006286:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800628a:	2300      	movs	r3, #0
}
 800628c:	4618      	mov	r0, r3
 800628e:	3710      	adds	r7, #16
 8006290:	46bd      	mov	sp, r7
 8006292:	bd80      	pop	{r7, pc}

08006294 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006294:	b480      	push	{r7}
 8006296:	b083      	sub	sp, #12
 8006298:	af00      	add	r7, sp, #0
 800629a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800629c:	bf00      	nop
 800629e:	370c      	adds	r7, #12
 80062a0:	46bd      	mov	sp, r7
 80062a2:	bc80      	pop	{r7}
 80062a4:	4770      	bx	lr

080062a6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80062a6:	b480      	push	{r7}
 80062a8:	b083      	sub	sp, #12
 80062aa:	af00      	add	r7, sp, #0
 80062ac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80062ae:	bf00      	nop
 80062b0:	370c      	adds	r7, #12
 80062b2:	46bd      	mov	sp, r7
 80062b4:	bc80      	pop	{r7}
 80062b6:	4770      	bx	lr

080062b8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80062b8:	b480      	push	{r7}
 80062ba:	b083      	sub	sp, #12
 80062bc:	af00      	add	r7, sp, #0
 80062be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80062c0:	bf00      	nop
 80062c2:	370c      	adds	r7, #12
 80062c4:	46bd      	mov	sp, r7
 80062c6:	bc80      	pop	{r7}
 80062c8:	4770      	bx	lr

080062ca <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80062ca:	b480      	push	{r7}
 80062cc:	b083      	sub	sp, #12
 80062ce:	af00      	add	r7, sp, #0
 80062d0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80062d2:	bf00      	nop
 80062d4:	370c      	adds	r7, #12
 80062d6:	46bd      	mov	sp, r7
 80062d8:	bc80      	pop	{r7}
 80062da:	4770      	bx	lr

080062dc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80062dc:	b480      	push	{r7}
 80062de:	b083      	sub	sp, #12
 80062e0:	af00      	add	r7, sp, #0
 80062e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80062e4:	bf00      	nop
 80062e6:	370c      	adds	r7, #12
 80062e8:	46bd      	mov	sp, r7
 80062ea:	bc80      	pop	{r7}
 80062ec:	4770      	bx	lr
	...

080062f0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80062f0:	b480      	push	{r7}
 80062f2:	b085      	sub	sp, #20
 80062f4:	af00      	add	r7, sp, #0
 80062f6:	6078      	str	r0, [r7, #4]
 80062f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	4a29      	ldr	r2, [pc, #164]	; (80063a8 <TIM_Base_SetConfig+0xb8>)
 8006304:	4293      	cmp	r3, r2
 8006306:	d00b      	beq.n	8006320 <TIM_Base_SetConfig+0x30>
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800630e:	d007      	beq.n	8006320 <TIM_Base_SetConfig+0x30>
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	4a26      	ldr	r2, [pc, #152]	; (80063ac <TIM_Base_SetConfig+0xbc>)
 8006314:	4293      	cmp	r3, r2
 8006316:	d003      	beq.n	8006320 <TIM_Base_SetConfig+0x30>
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	4a25      	ldr	r2, [pc, #148]	; (80063b0 <TIM_Base_SetConfig+0xc0>)
 800631c:	4293      	cmp	r3, r2
 800631e:	d108      	bne.n	8006332 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006326:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006328:	683b      	ldr	r3, [r7, #0]
 800632a:	685b      	ldr	r3, [r3, #4]
 800632c:	68fa      	ldr	r2, [r7, #12]
 800632e:	4313      	orrs	r3, r2
 8006330:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	4a1c      	ldr	r2, [pc, #112]	; (80063a8 <TIM_Base_SetConfig+0xb8>)
 8006336:	4293      	cmp	r3, r2
 8006338:	d00b      	beq.n	8006352 <TIM_Base_SetConfig+0x62>
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006340:	d007      	beq.n	8006352 <TIM_Base_SetConfig+0x62>
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	4a19      	ldr	r2, [pc, #100]	; (80063ac <TIM_Base_SetConfig+0xbc>)
 8006346:	4293      	cmp	r3, r2
 8006348:	d003      	beq.n	8006352 <TIM_Base_SetConfig+0x62>
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	4a18      	ldr	r2, [pc, #96]	; (80063b0 <TIM_Base_SetConfig+0xc0>)
 800634e:	4293      	cmp	r3, r2
 8006350:	d108      	bne.n	8006364 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006358:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800635a:	683b      	ldr	r3, [r7, #0]
 800635c:	68db      	ldr	r3, [r3, #12]
 800635e:	68fa      	ldr	r2, [r7, #12]
 8006360:	4313      	orrs	r3, r2
 8006362:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800636a:	683b      	ldr	r3, [r7, #0]
 800636c:	695b      	ldr	r3, [r3, #20]
 800636e:	4313      	orrs	r3, r2
 8006370:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	68fa      	ldr	r2, [r7, #12]
 8006376:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006378:	683b      	ldr	r3, [r7, #0]
 800637a:	689a      	ldr	r2, [r3, #8]
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006380:	683b      	ldr	r3, [r7, #0]
 8006382:	681a      	ldr	r2, [r3, #0]
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	4a07      	ldr	r2, [pc, #28]	; (80063a8 <TIM_Base_SetConfig+0xb8>)
 800638c:	4293      	cmp	r3, r2
 800638e:	d103      	bne.n	8006398 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006390:	683b      	ldr	r3, [r7, #0]
 8006392:	691a      	ldr	r2, [r3, #16]
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	2201      	movs	r2, #1
 800639c:	615a      	str	r2, [r3, #20]
}
 800639e:	bf00      	nop
 80063a0:	3714      	adds	r7, #20
 80063a2:	46bd      	mov	sp, r7
 80063a4:	bc80      	pop	{r7}
 80063a6:	4770      	bx	lr
 80063a8:	40012c00 	.word	0x40012c00
 80063ac:	40000400 	.word	0x40000400
 80063b0:	40000800 	.word	0x40000800

080063b4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80063b4:	b480      	push	{r7}
 80063b6:	b087      	sub	sp, #28
 80063b8:	af00      	add	r7, sp, #0
 80063ba:	60f8      	str	r0, [r7, #12]
 80063bc:	60b9      	str	r1, [r7, #8]
 80063be:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	6a1b      	ldr	r3, [r3, #32]
 80063c4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	6a1b      	ldr	r3, [r3, #32]
 80063ca:	f023 0201 	bic.w	r2, r3, #1
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	699b      	ldr	r3, [r3, #24]
 80063d6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80063d8:	693b      	ldr	r3, [r7, #16]
 80063da:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80063de:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	011b      	lsls	r3, r3, #4
 80063e4:	693a      	ldr	r2, [r7, #16]
 80063e6:	4313      	orrs	r3, r2
 80063e8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80063ea:	697b      	ldr	r3, [r7, #20]
 80063ec:	f023 030a 	bic.w	r3, r3, #10
 80063f0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80063f2:	697a      	ldr	r2, [r7, #20]
 80063f4:	68bb      	ldr	r3, [r7, #8]
 80063f6:	4313      	orrs	r3, r2
 80063f8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	693a      	ldr	r2, [r7, #16]
 80063fe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	697a      	ldr	r2, [r7, #20]
 8006404:	621a      	str	r2, [r3, #32]
}
 8006406:	bf00      	nop
 8006408:	371c      	adds	r7, #28
 800640a:	46bd      	mov	sp, r7
 800640c:	bc80      	pop	{r7}
 800640e:	4770      	bx	lr

08006410 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006410:	b480      	push	{r7}
 8006412:	b087      	sub	sp, #28
 8006414:	af00      	add	r7, sp, #0
 8006416:	60f8      	str	r0, [r7, #12]
 8006418:	60b9      	str	r1, [r7, #8]
 800641a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	6a1b      	ldr	r3, [r3, #32]
 8006420:	f023 0210 	bic.w	r2, r3, #16
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	699b      	ldr	r3, [r3, #24]
 800642c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	6a1b      	ldr	r3, [r3, #32]
 8006432:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006434:	697b      	ldr	r3, [r7, #20]
 8006436:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800643a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	031b      	lsls	r3, r3, #12
 8006440:	697a      	ldr	r2, [r7, #20]
 8006442:	4313      	orrs	r3, r2
 8006444:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006446:	693b      	ldr	r3, [r7, #16]
 8006448:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800644c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800644e:	68bb      	ldr	r3, [r7, #8]
 8006450:	011b      	lsls	r3, r3, #4
 8006452:	693a      	ldr	r2, [r7, #16]
 8006454:	4313      	orrs	r3, r2
 8006456:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	697a      	ldr	r2, [r7, #20]
 800645c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	693a      	ldr	r2, [r7, #16]
 8006462:	621a      	str	r2, [r3, #32]
}
 8006464:	bf00      	nop
 8006466:	371c      	adds	r7, #28
 8006468:	46bd      	mov	sp, r7
 800646a:	bc80      	pop	{r7}
 800646c:	4770      	bx	lr

0800646e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800646e:	b480      	push	{r7}
 8006470:	b085      	sub	sp, #20
 8006472:	af00      	add	r7, sp, #0
 8006474:	6078      	str	r0, [r7, #4]
 8006476:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	689b      	ldr	r3, [r3, #8]
 800647c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006484:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006486:	683a      	ldr	r2, [r7, #0]
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	4313      	orrs	r3, r2
 800648c:	f043 0307 	orr.w	r3, r3, #7
 8006490:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	68fa      	ldr	r2, [r7, #12]
 8006496:	609a      	str	r2, [r3, #8]
}
 8006498:	bf00      	nop
 800649a:	3714      	adds	r7, #20
 800649c:	46bd      	mov	sp, r7
 800649e:	bc80      	pop	{r7}
 80064a0:	4770      	bx	lr

080064a2 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80064a2:	b480      	push	{r7}
 80064a4:	b087      	sub	sp, #28
 80064a6:	af00      	add	r7, sp, #0
 80064a8:	60f8      	str	r0, [r7, #12]
 80064aa:	60b9      	str	r1, [r7, #8]
 80064ac:	607a      	str	r2, [r7, #4]
 80064ae:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	689b      	ldr	r3, [r3, #8]
 80064b4:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80064b6:	697b      	ldr	r3, [r7, #20]
 80064b8:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80064bc:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80064be:	683b      	ldr	r3, [r7, #0]
 80064c0:	021a      	lsls	r2, r3, #8
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	431a      	orrs	r2, r3
 80064c6:	68bb      	ldr	r3, [r7, #8]
 80064c8:	4313      	orrs	r3, r2
 80064ca:	697a      	ldr	r2, [r7, #20]
 80064cc:	4313      	orrs	r3, r2
 80064ce:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	697a      	ldr	r2, [r7, #20]
 80064d4:	609a      	str	r2, [r3, #8]
}
 80064d6:	bf00      	nop
 80064d8:	371c      	adds	r7, #28
 80064da:	46bd      	mov	sp, r7
 80064dc:	bc80      	pop	{r7}
 80064de:	4770      	bx	lr

080064e0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80064e0:	b480      	push	{r7}
 80064e2:	b085      	sub	sp, #20
 80064e4:	af00      	add	r7, sp, #0
 80064e6:	6078      	str	r0, [r7, #4]
 80064e8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80064f0:	2b01      	cmp	r3, #1
 80064f2:	d101      	bne.n	80064f8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80064f4:	2302      	movs	r3, #2
 80064f6:	e046      	b.n	8006586 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	2201      	movs	r2, #1
 80064fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	2202      	movs	r2, #2
 8006504:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	685b      	ldr	r3, [r3, #4]
 800650e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	689b      	ldr	r3, [r3, #8]
 8006516:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800651e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006520:	683b      	ldr	r3, [r7, #0]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	68fa      	ldr	r2, [r7, #12]
 8006526:	4313      	orrs	r3, r2
 8006528:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	68fa      	ldr	r2, [r7, #12]
 8006530:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	4a16      	ldr	r2, [pc, #88]	; (8006590 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8006538:	4293      	cmp	r3, r2
 800653a:	d00e      	beq.n	800655a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006544:	d009      	beq.n	800655a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	4a12      	ldr	r2, [pc, #72]	; (8006594 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 800654c:	4293      	cmp	r3, r2
 800654e:	d004      	beq.n	800655a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	4a10      	ldr	r2, [pc, #64]	; (8006598 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8006556:	4293      	cmp	r3, r2
 8006558:	d10c      	bne.n	8006574 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800655a:	68bb      	ldr	r3, [r7, #8]
 800655c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006560:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006562:	683b      	ldr	r3, [r7, #0]
 8006564:	685b      	ldr	r3, [r3, #4]
 8006566:	68ba      	ldr	r2, [r7, #8]
 8006568:	4313      	orrs	r3, r2
 800656a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	68ba      	ldr	r2, [r7, #8]
 8006572:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	2201      	movs	r2, #1
 8006578:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	2200      	movs	r2, #0
 8006580:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006584:	2300      	movs	r3, #0
}
 8006586:	4618      	mov	r0, r3
 8006588:	3714      	adds	r7, #20
 800658a:	46bd      	mov	sp, r7
 800658c:	bc80      	pop	{r7}
 800658e:	4770      	bx	lr
 8006590:	40012c00 	.word	0x40012c00
 8006594:	40000400 	.word	0x40000400
 8006598:	40000800 	.word	0x40000800

0800659c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800659c:	b480      	push	{r7}
 800659e:	b083      	sub	sp, #12
 80065a0:	af00      	add	r7, sp, #0
 80065a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80065a4:	bf00      	nop
 80065a6:	370c      	adds	r7, #12
 80065a8:	46bd      	mov	sp, r7
 80065aa:	bc80      	pop	{r7}
 80065ac:	4770      	bx	lr

080065ae <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80065ae:	b480      	push	{r7}
 80065b0:	b083      	sub	sp, #12
 80065b2:	af00      	add	r7, sp, #0
 80065b4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80065b6:	bf00      	nop
 80065b8:	370c      	adds	r7, #12
 80065ba:	46bd      	mov	sp, r7
 80065bc:	bc80      	pop	{r7}
 80065be:	4770      	bx	lr

080065c0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80065c0:	b580      	push	{r7, lr}
 80065c2:	b082      	sub	sp, #8
 80065c4:	af00      	add	r7, sp, #0
 80065c6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	d101      	bne.n	80065d2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80065ce:	2301      	movs	r3, #1
 80065d0:	e03f      	b.n	8006652 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80065d8:	b2db      	uxtb	r3, r3
 80065da:	2b00      	cmp	r3, #0
 80065dc:	d106      	bne.n	80065ec <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	2200      	movs	r2, #0
 80065e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80065e6:	6878      	ldr	r0, [r7, #4]
 80065e8:	f7fb f98a 	bl	8001900 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	2224      	movs	r2, #36	; 0x24
 80065f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	68da      	ldr	r2, [r3, #12]
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006602:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006604:	6878      	ldr	r0, [r7, #4]
 8006606:	f000 f905 	bl	8006814 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	691a      	ldr	r2, [r3, #16]
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006618:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	695a      	ldr	r2, [r3, #20]
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006628:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	68da      	ldr	r2, [r3, #12]
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006638:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	2200      	movs	r2, #0
 800663e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	2220      	movs	r2, #32
 8006644:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	2220      	movs	r2, #32
 800664c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006650:	2300      	movs	r3, #0
}
 8006652:	4618      	mov	r0, r3
 8006654:	3708      	adds	r7, #8
 8006656:	46bd      	mov	sp, r7
 8006658:	bd80      	pop	{r7, pc}

0800665a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800665a:	b580      	push	{r7, lr}
 800665c:	b08a      	sub	sp, #40	; 0x28
 800665e:	af02      	add	r7, sp, #8
 8006660:	60f8      	str	r0, [r7, #12]
 8006662:	60b9      	str	r1, [r7, #8]
 8006664:	603b      	str	r3, [r7, #0]
 8006666:	4613      	mov	r3, r2
 8006668:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800666a:	2300      	movs	r3, #0
 800666c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006674:	b2db      	uxtb	r3, r3
 8006676:	2b20      	cmp	r3, #32
 8006678:	d17c      	bne.n	8006774 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800667a:	68bb      	ldr	r3, [r7, #8]
 800667c:	2b00      	cmp	r3, #0
 800667e:	d002      	beq.n	8006686 <HAL_UART_Transmit+0x2c>
 8006680:	88fb      	ldrh	r3, [r7, #6]
 8006682:	2b00      	cmp	r3, #0
 8006684:	d101      	bne.n	800668a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006686:	2301      	movs	r3, #1
 8006688:	e075      	b.n	8006776 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006690:	2b01      	cmp	r3, #1
 8006692:	d101      	bne.n	8006698 <HAL_UART_Transmit+0x3e>
 8006694:	2302      	movs	r3, #2
 8006696:	e06e      	b.n	8006776 <HAL_UART_Transmit+0x11c>
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	2201      	movs	r2, #1
 800669c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	2200      	movs	r2, #0
 80066a4:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	2221      	movs	r2, #33	; 0x21
 80066aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80066ae:	f7fd fed1 	bl	8004454 <HAL_GetTick>
 80066b2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	88fa      	ldrh	r2, [r7, #6]
 80066b8:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	88fa      	ldrh	r2, [r7, #6]
 80066be:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	689b      	ldr	r3, [r3, #8]
 80066c4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80066c8:	d108      	bne.n	80066dc <HAL_UART_Transmit+0x82>
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	691b      	ldr	r3, [r3, #16]
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	d104      	bne.n	80066dc <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80066d2:	2300      	movs	r3, #0
 80066d4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80066d6:	68bb      	ldr	r3, [r7, #8]
 80066d8:	61bb      	str	r3, [r7, #24]
 80066da:	e003      	b.n	80066e4 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80066dc:	68bb      	ldr	r3, [r7, #8]
 80066de:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80066e0:	2300      	movs	r3, #0
 80066e2:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	2200      	movs	r2, #0
 80066e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80066ec:	e02a      	b.n	8006744 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80066ee:	683b      	ldr	r3, [r7, #0]
 80066f0:	9300      	str	r3, [sp, #0]
 80066f2:	697b      	ldr	r3, [r7, #20]
 80066f4:	2200      	movs	r2, #0
 80066f6:	2180      	movs	r1, #128	; 0x80
 80066f8:	68f8      	ldr	r0, [r7, #12]
 80066fa:	f000 f840 	bl	800677e <UART_WaitOnFlagUntilTimeout>
 80066fe:	4603      	mov	r3, r0
 8006700:	2b00      	cmp	r3, #0
 8006702:	d001      	beq.n	8006708 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8006704:	2303      	movs	r3, #3
 8006706:	e036      	b.n	8006776 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8006708:	69fb      	ldr	r3, [r7, #28]
 800670a:	2b00      	cmp	r3, #0
 800670c:	d10b      	bne.n	8006726 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800670e:	69bb      	ldr	r3, [r7, #24]
 8006710:	881b      	ldrh	r3, [r3, #0]
 8006712:	461a      	mov	r2, r3
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800671c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800671e:	69bb      	ldr	r3, [r7, #24]
 8006720:	3302      	adds	r3, #2
 8006722:	61bb      	str	r3, [r7, #24]
 8006724:	e007      	b.n	8006736 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8006726:	69fb      	ldr	r3, [r7, #28]
 8006728:	781a      	ldrb	r2, [r3, #0]
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006730:	69fb      	ldr	r3, [r7, #28]
 8006732:	3301      	adds	r3, #1
 8006734:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800673a:	b29b      	uxth	r3, r3
 800673c:	3b01      	subs	r3, #1
 800673e:	b29a      	uxth	r2, r3
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006748:	b29b      	uxth	r3, r3
 800674a:	2b00      	cmp	r3, #0
 800674c:	d1cf      	bne.n	80066ee <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800674e:	683b      	ldr	r3, [r7, #0]
 8006750:	9300      	str	r3, [sp, #0]
 8006752:	697b      	ldr	r3, [r7, #20]
 8006754:	2200      	movs	r2, #0
 8006756:	2140      	movs	r1, #64	; 0x40
 8006758:	68f8      	ldr	r0, [r7, #12]
 800675a:	f000 f810 	bl	800677e <UART_WaitOnFlagUntilTimeout>
 800675e:	4603      	mov	r3, r0
 8006760:	2b00      	cmp	r3, #0
 8006762:	d001      	beq.n	8006768 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8006764:	2303      	movs	r3, #3
 8006766:	e006      	b.n	8006776 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	2220      	movs	r2, #32
 800676c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8006770:	2300      	movs	r3, #0
 8006772:	e000      	b.n	8006776 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8006774:	2302      	movs	r3, #2
  }
}
 8006776:	4618      	mov	r0, r3
 8006778:	3720      	adds	r7, #32
 800677a:	46bd      	mov	sp, r7
 800677c:	bd80      	pop	{r7, pc}

0800677e <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800677e:	b580      	push	{r7, lr}
 8006780:	b084      	sub	sp, #16
 8006782:	af00      	add	r7, sp, #0
 8006784:	60f8      	str	r0, [r7, #12]
 8006786:	60b9      	str	r1, [r7, #8]
 8006788:	603b      	str	r3, [r7, #0]
 800678a:	4613      	mov	r3, r2
 800678c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800678e:	e02c      	b.n	80067ea <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006790:	69bb      	ldr	r3, [r7, #24]
 8006792:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006796:	d028      	beq.n	80067ea <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8006798:	69bb      	ldr	r3, [r7, #24]
 800679a:	2b00      	cmp	r3, #0
 800679c:	d007      	beq.n	80067ae <UART_WaitOnFlagUntilTimeout+0x30>
 800679e:	f7fd fe59 	bl	8004454 <HAL_GetTick>
 80067a2:	4602      	mov	r2, r0
 80067a4:	683b      	ldr	r3, [r7, #0]
 80067a6:	1ad3      	subs	r3, r2, r3
 80067a8:	69ba      	ldr	r2, [r7, #24]
 80067aa:	429a      	cmp	r2, r3
 80067ac:	d21d      	bcs.n	80067ea <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	68da      	ldr	r2, [r3, #12]
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80067bc:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	695a      	ldr	r2, [r3, #20]
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	f022 0201 	bic.w	r2, r2, #1
 80067cc:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	2220      	movs	r2, #32
 80067d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	2220      	movs	r2, #32
 80067da:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	2200      	movs	r2, #0
 80067e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80067e6:	2303      	movs	r3, #3
 80067e8:	e00f      	b.n	800680a <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	681a      	ldr	r2, [r3, #0]
 80067f0:	68bb      	ldr	r3, [r7, #8]
 80067f2:	4013      	ands	r3, r2
 80067f4:	68ba      	ldr	r2, [r7, #8]
 80067f6:	429a      	cmp	r2, r3
 80067f8:	bf0c      	ite	eq
 80067fa:	2301      	moveq	r3, #1
 80067fc:	2300      	movne	r3, #0
 80067fe:	b2db      	uxtb	r3, r3
 8006800:	461a      	mov	r2, r3
 8006802:	79fb      	ldrb	r3, [r7, #7]
 8006804:	429a      	cmp	r2, r3
 8006806:	d0c3      	beq.n	8006790 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006808:	2300      	movs	r3, #0
}
 800680a:	4618      	mov	r0, r3
 800680c:	3710      	adds	r7, #16
 800680e:	46bd      	mov	sp, r7
 8006810:	bd80      	pop	{r7, pc}
	...

08006814 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006814:	b580      	push	{r7, lr}
 8006816:	b084      	sub	sp, #16
 8006818:	af00      	add	r7, sp, #0
 800681a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	691b      	ldr	r3, [r3, #16]
 8006822:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	68da      	ldr	r2, [r3, #12]
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	430a      	orrs	r2, r1
 8006830:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	689a      	ldr	r2, [r3, #8]
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	691b      	ldr	r3, [r3, #16]
 800683a:	431a      	orrs	r2, r3
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	695b      	ldr	r3, [r3, #20]
 8006840:	4313      	orrs	r3, r2
 8006842:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	68db      	ldr	r3, [r3, #12]
 800684a:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800684e:	f023 030c 	bic.w	r3, r3, #12
 8006852:	687a      	ldr	r2, [r7, #4]
 8006854:	6812      	ldr	r2, [r2, #0]
 8006856:	68b9      	ldr	r1, [r7, #8]
 8006858:	430b      	orrs	r3, r1
 800685a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	695b      	ldr	r3, [r3, #20]
 8006862:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	699a      	ldr	r2, [r3, #24]
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	430a      	orrs	r2, r1
 8006870:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	4a2c      	ldr	r2, [pc, #176]	; (8006928 <UART_SetConfig+0x114>)
 8006878:	4293      	cmp	r3, r2
 800687a:	d103      	bne.n	8006884 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800687c:	f7fe fcfe 	bl	800527c <HAL_RCC_GetPCLK2Freq>
 8006880:	60f8      	str	r0, [r7, #12]
 8006882:	e002      	b.n	800688a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8006884:	f7fe fce6 	bl	8005254 <HAL_RCC_GetPCLK1Freq>
 8006888:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800688a:	68fa      	ldr	r2, [r7, #12]
 800688c:	4613      	mov	r3, r2
 800688e:	009b      	lsls	r3, r3, #2
 8006890:	4413      	add	r3, r2
 8006892:	009a      	lsls	r2, r3, #2
 8006894:	441a      	add	r2, r3
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	685b      	ldr	r3, [r3, #4]
 800689a:	009b      	lsls	r3, r3, #2
 800689c:	fbb2 f3f3 	udiv	r3, r2, r3
 80068a0:	4a22      	ldr	r2, [pc, #136]	; (800692c <UART_SetConfig+0x118>)
 80068a2:	fba2 2303 	umull	r2, r3, r2, r3
 80068a6:	095b      	lsrs	r3, r3, #5
 80068a8:	0119      	lsls	r1, r3, #4
 80068aa:	68fa      	ldr	r2, [r7, #12]
 80068ac:	4613      	mov	r3, r2
 80068ae:	009b      	lsls	r3, r3, #2
 80068b0:	4413      	add	r3, r2
 80068b2:	009a      	lsls	r2, r3, #2
 80068b4:	441a      	add	r2, r3
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	685b      	ldr	r3, [r3, #4]
 80068ba:	009b      	lsls	r3, r3, #2
 80068bc:	fbb2 f2f3 	udiv	r2, r2, r3
 80068c0:	4b1a      	ldr	r3, [pc, #104]	; (800692c <UART_SetConfig+0x118>)
 80068c2:	fba3 0302 	umull	r0, r3, r3, r2
 80068c6:	095b      	lsrs	r3, r3, #5
 80068c8:	2064      	movs	r0, #100	; 0x64
 80068ca:	fb00 f303 	mul.w	r3, r0, r3
 80068ce:	1ad3      	subs	r3, r2, r3
 80068d0:	011b      	lsls	r3, r3, #4
 80068d2:	3332      	adds	r3, #50	; 0x32
 80068d4:	4a15      	ldr	r2, [pc, #84]	; (800692c <UART_SetConfig+0x118>)
 80068d6:	fba2 2303 	umull	r2, r3, r2, r3
 80068da:	095b      	lsrs	r3, r3, #5
 80068dc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80068e0:	4419      	add	r1, r3
 80068e2:	68fa      	ldr	r2, [r7, #12]
 80068e4:	4613      	mov	r3, r2
 80068e6:	009b      	lsls	r3, r3, #2
 80068e8:	4413      	add	r3, r2
 80068ea:	009a      	lsls	r2, r3, #2
 80068ec:	441a      	add	r2, r3
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	685b      	ldr	r3, [r3, #4]
 80068f2:	009b      	lsls	r3, r3, #2
 80068f4:	fbb2 f2f3 	udiv	r2, r2, r3
 80068f8:	4b0c      	ldr	r3, [pc, #48]	; (800692c <UART_SetConfig+0x118>)
 80068fa:	fba3 0302 	umull	r0, r3, r3, r2
 80068fe:	095b      	lsrs	r3, r3, #5
 8006900:	2064      	movs	r0, #100	; 0x64
 8006902:	fb00 f303 	mul.w	r3, r0, r3
 8006906:	1ad3      	subs	r3, r2, r3
 8006908:	011b      	lsls	r3, r3, #4
 800690a:	3332      	adds	r3, #50	; 0x32
 800690c:	4a07      	ldr	r2, [pc, #28]	; (800692c <UART_SetConfig+0x118>)
 800690e:	fba2 2303 	umull	r2, r3, r2, r3
 8006912:	095b      	lsrs	r3, r3, #5
 8006914:	f003 020f 	and.w	r2, r3, #15
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	440a      	add	r2, r1
 800691e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8006920:	bf00      	nop
 8006922:	3710      	adds	r7, #16
 8006924:	46bd      	mov	sp, r7
 8006926:	bd80      	pop	{r7, pc}
 8006928:	40013800 	.word	0x40013800
 800692c:	51eb851f 	.word	0x51eb851f

08006930 <config>:
#include "config.h"

uint8_t config(){
 8006930:	b480      	push	{r7}
 8006932:	b083      	sub	sp, #12
 8006934:	af00      	add	r7, sp, #0
	uint8_t flag = 0;
 8006936:	2300      	movs	r3, #0
 8006938:	71fb      	strb	r3, [r7, #7]
	set_flag(flag,SEND_TEMP_FLAG);
 800693a:	79fb      	ldrb	r3, [r7, #7]
 800693c:	f043 0301 	orr.w	r3, r3, #1
 8006940:	71fb      	strb	r3, [r7, #7]
	//set_flag(flag,SEND_CO2_FLAG);
	set_flag(flag,SEND_VIBRATION_FLAG);
 8006942:	79fb      	ldrb	r3, [r7, #7]
 8006944:	f043 0304 	orr.w	r3, r3, #4
 8006948:	71fb      	strb	r3, [r7, #7]
	return flag;
 800694a:	79fb      	ldrb	r3, [r7, #7]
}
 800694c:	4618      	mov	r0, r3
 800694e:	370c      	adds	r7, #12
 8006950:	46bd      	mov	sp, r7
 8006952:	bc80      	pop	{r7}
 8006954:	4770      	bx	lr
	...

08006958 <comm_request>:

#ifdef ENABLE_DEBUG
#define COMM_DEBUG 1
#endif

void comm_request(uint8_t *temp, float temperature, uint16_t X,uint16_t Y,uint16_t Z){
 8006958:	b580      	push	{r7, lr}
 800695a:	b092      	sub	sp, #72	; 0x48
 800695c:	af00      	add	r7, sp, #0
 800695e:	60f8      	str	r0, [r7, #12]
 8006960:	60b9      	str	r1, [r7, #8]
 8006962:	4611      	mov	r1, r2
 8006964:	461a      	mov	r2, r3
 8006966:	460b      	mov	r3, r1
 8006968:	80fb      	strh	r3, [r7, #6]
 800696a:	4613      	mov	r3, r2
 800696c:	80bb      	strh	r3, [r7, #4]
	//make sensor data ready for send
	union convert f;

	char tmp[50];
	f.t = temperature;
 800696e:	68bb      	ldr	r3, [r7, #8]
 8006970:	647b      	str	r3, [r7, #68]	; 0x44
	temp[0] = SENSOR_ID;
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	2201      	movs	r2, #1
 8006976:	701a      	strb	r2, [r3, #0]
	memcpy(&temp[1], &c.send_flag, 1);
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	3301      	adds	r3, #1
 800697c:	4a30      	ldr	r2, [pc, #192]	; (8006a40 <comm_request+0xe8>)
 800697e:	7812      	ldrb	r2, [r2, #0]
 8006980:	701a      	strb	r2, [r3, #0]
	memcpy(&temp[2], &f.b, 4);
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	3302      	adds	r3, #2
 8006986:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006988:	601a      	str	r2, [r3, #0]
	memcpy(&temp[6], &X, 2);
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	3306      	adds	r3, #6
 800698e:	88fa      	ldrh	r2, [r7, #6]
 8006990:	801a      	strh	r2, [r3, #0]
	memcpy(&temp[8], &Y, 2);
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	3308      	adds	r3, #8
 8006996:	88ba      	ldrh	r2, [r7, #4]
 8006998:	801a      	strh	r2, [r3, #0]
	memcpy(&temp[10], &Z, 2);
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	330a      	adds	r3, #10
 800699e:	f8b7 2050 	ldrh.w	r2, [r7, #80]	; 0x50
 80069a2:	801a      	strh	r2, [r3, #0]

#ifdef COMM_DEBUG
	sprintf(tmp, "temperature: %f", temperature);
 80069a4:	68b8      	ldr	r0, [r7, #8]
 80069a6:	f7f9 fd3f 	bl	8000428 <__aeabi_f2d>
 80069aa:	4602      	mov	r2, r0
 80069ac:	460b      	mov	r3, r1
 80069ae:	f107 0010 	add.w	r0, r7, #16
 80069b2:	4924      	ldr	r1, [pc, #144]	; (8006a44 <comm_request+0xec>)
 80069b4:	f000 ff52 	bl	800785c <siprintf>
	comm_print_debug(tmp);
 80069b8:	4b23      	ldr	r3, [pc, #140]	; (8006a48 <comm_request+0xf0>)
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	f107 0210 	add.w	r2, r7, #16
 80069c0:	4611      	mov	r1, r2
 80069c2:	4618      	mov	r0, r3
 80069c4:	f000 f8e0 	bl	8006b88 <print_debug>
	sprintf(tmp, "x value: %d", X);
 80069c8:	88fb      	ldrh	r3, [r7, #6]
 80069ca:	461a      	mov	r2, r3
 80069cc:	f107 0310 	add.w	r3, r7, #16
 80069d0:	491e      	ldr	r1, [pc, #120]	; (8006a4c <comm_request+0xf4>)
 80069d2:	4618      	mov	r0, r3
 80069d4:	f000 ff42 	bl	800785c <siprintf>
	comm_print_debug(tmp);
 80069d8:	4b1b      	ldr	r3, [pc, #108]	; (8006a48 <comm_request+0xf0>)
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	f107 0210 	add.w	r2, r7, #16
 80069e0:	4611      	mov	r1, r2
 80069e2:	4618      	mov	r0, r3
 80069e4:	f000 f8d0 	bl	8006b88 <print_debug>
	sprintf(tmp, "y value: %d", Y);
 80069e8:	88bb      	ldrh	r3, [r7, #4]
 80069ea:	461a      	mov	r2, r3
 80069ec:	f107 0310 	add.w	r3, r7, #16
 80069f0:	4917      	ldr	r1, [pc, #92]	; (8006a50 <comm_request+0xf8>)
 80069f2:	4618      	mov	r0, r3
 80069f4:	f000 ff32 	bl	800785c <siprintf>
	comm_print_debug(tmp);
 80069f8:	4b13      	ldr	r3, [pc, #76]	; (8006a48 <comm_request+0xf0>)
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	f107 0210 	add.w	r2, r7, #16
 8006a00:	4611      	mov	r1, r2
 8006a02:	4618      	mov	r0, r3
 8006a04:	f000 f8c0 	bl	8006b88 <print_debug>
	sprintf(tmp, "z value: %d", Z);
 8006a08:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8006a0c:	461a      	mov	r2, r3
 8006a0e:	f107 0310 	add.w	r3, r7, #16
 8006a12:	4910      	ldr	r1, [pc, #64]	; (8006a54 <comm_request+0xfc>)
 8006a14:	4618      	mov	r0, r3
 8006a16:	f000 ff21 	bl	800785c <siprintf>
	comm_print_debug(tmp);
 8006a1a:	4b0b      	ldr	r3, [pc, #44]	; (8006a48 <comm_request+0xf0>)
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	f107 0210 	add.w	r2, r7, #16
 8006a22:	4611      	mov	r1, r2
 8006a24:	4618      	mov	r0, r3
 8006a26:	f000 f8af 	bl	8006b88 <print_debug>
	comm_print_debug("data ready");
 8006a2a:	4b07      	ldr	r3, [pc, #28]	; (8006a48 <comm_request+0xf0>)
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	490a      	ldr	r1, [pc, #40]	; (8006a58 <comm_request+0x100>)
 8006a30:	4618      	mov	r0, r3
 8006a32:	f000 f8a9 	bl	8006b88 <print_debug>
#endif
}
 8006a36:	bf00      	nop
 8006a38:	3748      	adds	r7, #72	; 0x48
 8006a3a:	46bd      	mov	sp, r7
 8006a3c:	bd80      	pop	{r7, pc}
 8006a3e:	bf00      	nop
 8006a40:	200002f8 	.word	0x200002f8
 8006a44:	08009f48 	.word	0x08009f48
 8006a48:	2000001c 	.word	0x2000001c
 8006a4c:	08009f58 	.word	0x08009f58
 8006a50:	08009f64 	.word	0x08009f64
 8006a54:	08009f70 	.word	0x08009f70
 8006a58:	08009f7c 	.word	0x08009f7c

08006a5c <comm_received>:
	 }
	 SPSGRF_StartTx((uint8_t *)temp,(size*3));
	}
}

void comm_received(uint8_t *data){
 8006a5c:	b580      	push	{r7, lr}
 8006a5e:	b092      	sub	sp, #72	; 0x48
 8006a60:	af00      	add	r7, sp, #0
 8006a62:	6078      	str	r0, [r7, #4]
	char tmp[50];
	union convert f;
	uint16_t tempvalue;
	memset(&tmp, 0, 50);
 8006a64:	f107 0314 	add.w	r3, r7, #20
 8006a68:	2232      	movs	r2, #50	; 0x32
 8006a6a:	2100      	movs	r1, #0
 8006a6c:	4618      	mov	r0, r3
 8006a6e:	f000 fa8d 	bl	8006f8c <memset>

	sprintf(tmp, "Device id: %d \n\r", data[0]);
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	781b      	ldrb	r3, [r3, #0]
 8006a76:	461a      	mov	r2, r3
 8006a78:	f107 0314 	add.w	r3, r7, #20
 8006a7c:	493b      	ldr	r1, [pc, #236]	; (8006b6c <comm_received+0x110>)
 8006a7e:	4618      	mov	r0, r3
 8006a80:	f000 feec 	bl	800785c <siprintf>
	comm_print_debug(tmp);
 8006a84:	4b3a      	ldr	r3, [pc, #232]	; (8006b70 <comm_received+0x114>)
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	f107 0214 	add.w	r2, r7, #20
 8006a8c:	4611      	mov	r1, r2
 8006a8e:	4618      	mov	r0, r3
 8006a90:	f000 f87a 	bl	8006b88 <print_debug>
	sprintf(tmp, "send flag: %d \n\r", data[1]);
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	3301      	adds	r3, #1
 8006a98:	781b      	ldrb	r3, [r3, #0]
 8006a9a:	461a      	mov	r2, r3
 8006a9c:	f107 0314 	add.w	r3, r7, #20
 8006aa0:	4934      	ldr	r1, [pc, #208]	; (8006b74 <comm_received+0x118>)
 8006aa2:	4618      	mov	r0, r3
 8006aa4:	f000 feda 	bl	800785c <siprintf>
	comm_print_debug(tmp);
 8006aa8:	4b31      	ldr	r3, [pc, #196]	; (8006b70 <comm_received+0x114>)
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	f107 0214 	add.w	r2, r7, #20
 8006ab0:	4611      	mov	r1, r2
 8006ab2:	4618      	mov	r0, r3
 8006ab4:	f000 f868 	bl	8006b88 <print_debug>

	memcpy(&f.b, &data[2], 4);
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	3302      	adds	r3, #2
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	613b      	str	r3, [r7, #16]
	sprintf(tmp, "temperature: %f\n\r", f.t);
 8006ac0:	693b      	ldr	r3, [r7, #16]
 8006ac2:	4618      	mov	r0, r3
 8006ac4:	f7f9 fcb0 	bl	8000428 <__aeabi_f2d>
 8006ac8:	4602      	mov	r2, r0
 8006aca:	460b      	mov	r3, r1
 8006acc:	f107 0014 	add.w	r0, r7, #20
 8006ad0:	4929      	ldr	r1, [pc, #164]	; (8006b78 <comm_received+0x11c>)
 8006ad2:	f000 fec3 	bl	800785c <siprintf>
	comm_print_debug(tmp);
 8006ad6:	4b26      	ldr	r3, [pc, #152]	; (8006b70 <comm_received+0x114>)
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	f107 0214 	add.w	r2, r7, #20
 8006ade:	4611      	mov	r1, r2
 8006ae0:	4618      	mov	r0, r3
 8006ae2:	f000 f851 	bl	8006b88 <print_debug>

	memcpy(&tempvalue, &data[6],2);
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	3306      	adds	r3, #6
 8006aea:	881b      	ldrh	r3, [r3, #0]
 8006aec:	b29b      	uxth	r3, r3
 8006aee:	81fb      	strh	r3, [r7, #14]
	sprintf(tmp, "x value: %d\n\r", tempvalue);
 8006af0:	89fb      	ldrh	r3, [r7, #14]
 8006af2:	461a      	mov	r2, r3
 8006af4:	f107 0314 	add.w	r3, r7, #20
 8006af8:	4920      	ldr	r1, [pc, #128]	; (8006b7c <comm_received+0x120>)
 8006afa:	4618      	mov	r0, r3
 8006afc:	f000 feae 	bl	800785c <siprintf>
	comm_print_debug(tmp);
 8006b00:	4b1b      	ldr	r3, [pc, #108]	; (8006b70 <comm_received+0x114>)
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	f107 0214 	add.w	r2, r7, #20
 8006b08:	4611      	mov	r1, r2
 8006b0a:	4618      	mov	r0, r3
 8006b0c:	f000 f83c 	bl	8006b88 <print_debug>

	memcpy(&tempvalue, &data[8],2);
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	3308      	adds	r3, #8
 8006b14:	881b      	ldrh	r3, [r3, #0]
 8006b16:	b29b      	uxth	r3, r3
 8006b18:	81fb      	strh	r3, [r7, #14]
	sprintf(tmp, "y value: %d\n\r", tempvalue);
 8006b1a:	89fb      	ldrh	r3, [r7, #14]
 8006b1c:	461a      	mov	r2, r3
 8006b1e:	f107 0314 	add.w	r3, r7, #20
 8006b22:	4917      	ldr	r1, [pc, #92]	; (8006b80 <comm_received+0x124>)
 8006b24:	4618      	mov	r0, r3
 8006b26:	f000 fe99 	bl	800785c <siprintf>
	comm_print_debug(tmp);
 8006b2a:	4b11      	ldr	r3, [pc, #68]	; (8006b70 <comm_received+0x114>)
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	f107 0214 	add.w	r2, r7, #20
 8006b32:	4611      	mov	r1, r2
 8006b34:	4618      	mov	r0, r3
 8006b36:	f000 f827 	bl	8006b88 <print_debug>

	memcpy(&tempvalue, &data[10],2);
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	330a      	adds	r3, #10
 8006b3e:	881b      	ldrh	r3, [r3, #0]
 8006b40:	b29b      	uxth	r3, r3
 8006b42:	81fb      	strh	r3, [r7, #14]
	sprintf(tmp, "z value: %d\n\r", tempvalue);
 8006b44:	89fb      	ldrh	r3, [r7, #14]
 8006b46:	461a      	mov	r2, r3
 8006b48:	f107 0314 	add.w	r3, r7, #20
 8006b4c:	490d      	ldr	r1, [pc, #52]	; (8006b84 <comm_received+0x128>)
 8006b4e:	4618      	mov	r0, r3
 8006b50:	f000 fe84 	bl	800785c <siprintf>
	comm_print_debug(tmp);
 8006b54:	4b06      	ldr	r3, [pc, #24]	; (8006b70 <comm_received+0x114>)
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	f107 0214 	add.w	r2, r7, #20
 8006b5c:	4611      	mov	r1, r2
 8006b5e:	4618      	mov	r0, r3
 8006b60:	f000 f812 	bl	8006b88 <print_debug>
}
 8006b64:	bf00      	nop
 8006b66:	3748      	adds	r7, #72	; 0x48
 8006b68:	46bd      	mov	sp, r7
 8006b6a:	bd80      	pop	{r7, pc}
 8006b6c:	08009f88 	.word	0x08009f88
 8006b70:	2000001c 	.word	0x2000001c
 8006b74:	08009f9c 	.word	0x08009f9c
 8006b78:	08009fb0 	.word	0x08009fb0
 8006b7c:	08009fc4 	.word	0x08009fc4
 8006b80:	08009fd4 	.word	0x08009fd4
 8006b84:	08009fe4 	.word	0x08009fe4

08006b88 <print_debug>:

char debug_level = DBL_DEFAULT;

#ifdef ENABLE_DEBUG

void print_debug(const char *module, const char *text){
 8006b88:	b580      	push	{r7, lr}
 8006b8a:	f5ad 7d7c 	sub.w	sp, sp, #1008	; 0x3f0
 8006b8e:	af00      	add	r7, sp, #0
 8006b90:	f507 737c 	add.w	r3, r7, #1008	; 0x3f0
 8006b94:	f5a3 737b 	sub.w	r3, r3, #1004	; 0x3ec
 8006b98:	6018      	str	r0, [r3, #0]
 8006b9a:	f507 737c 	add.w	r3, r7, #1008	; 0x3f0
 8006b9e:	f5a3 737c 	sub.w	r3, r3, #1008	; 0x3f0
 8006ba2:	6019      	str	r1, [r3, #0]
	char tmp_debug[1000]="";
 8006ba4:	f507 737c 	add.w	r3, r7, #1008	; 0x3f0
 8006ba8:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 8006bac:	2200      	movs	r2, #0
 8006bae:	601a      	str	r2, [r3, #0]
 8006bb0:	3304      	adds	r3, #4
 8006bb2:	f44f 7279 	mov.w	r2, #996	; 0x3e4
 8006bb6:	2100      	movs	r1, #0
 8006bb8:	4618      	mov	r0, r3
 8006bba:	f000 f9e7 	bl	8006f8c <memset>
	strcat(tmp_debug, module);
 8006bbe:	f507 737c 	add.w	r3, r7, #1008	; 0x3f0
 8006bc2:	f5a3 737b 	sub.w	r3, r3, #1004	; 0x3ec
 8006bc6:	f107 0208 	add.w	r2, r7, #8
 8006bca:	6819      	ldr	r1, [r3, #0]
 8006bcc:	4610      	mov	r0, r2
 8006bce:	f000 fe65 	bl	800789c <strcat>
	strcat(tmp_debug,":\t");
 8006bd2:	f107 0308 	add.w	r3, r7, #8
 8006bd6:	4618      	mov	r0, r3
 8006bd8:	f7f9 faba 	bl	8000150 <strlen>
 8006bdc:	4603      	mov	r3, r0
 8006bde:	461a      	mov	r2, r3
 8006be0:	f107 0308 	add.w	r3, r7, #8
 8006be4:	4413      	add	r3, r2
 8006be6:	4a19      	ldr	r2, [pc, #100]	; (8006c4c <print_debug+0xc4>)
 8006be8:	8811      	ldrh	r1, [r2, #0]
 8006bea:	7892      	ldrb	r2, [r2, #2]
 8006bec:	8019      	strh	r1, [r3, #0]
 8006bee:	709a      	strb	r2, [r3, #2]
	strcat(tmp_debug,text);
 8006bf0:	f507 737c 	add.w	r3, r7, #1008	; 0x3f0
 8006bf4:	f5a3 737c 	sub.w	r3, r3, #1008	; 0x3f0
 8006bf8:	f107 0208 	add.w	r2, r7, #8
 8006bfc:	6819      	ldr	r1, [r3, #0]
 8006bfe:	4610      	mov	r0, r2
 8006c00:	f000 fe4c 	bl	800789c <strcat>
	strcat(tmp_debug,"\r\n");
 8006c04:	f107 0308 	add.w	r3, r7, #8
 8006c08:	4618      	mov	r0, r3
 8006c0a:	f7f9 faa1 	bl	8000150 <strlen>
 8006c0e:	4603      	mov	r3, r0
 8006c10:	461a      	mov	r2, r3
 8006c12:	f107 0308 	add.w	r3, r7, #8
 8006c16:	4413      	add	r3, r2
 8006c18:	4a0d      	ldr	r2, [pc, #52]	; (8006c50 <print_debug+0xc8>)
 8006c1a:	8811      	ldrh	r1, [r2, #0]
 8006c1c:	7892      	ldrb	r2, [r2, #2]
 8006c1e:	8019      	strh	r1, [r3, #0]
 8006c20:	709a      	strb	r2, [r3, #2]
	HAL_UART_Transmit(&huart1, (uint8_t*) tmp_debug, strlen(tmp_debug), 100);
 8006c22:	f107 0308 	add.w	r3, r7, #8
 8006c26:	4618      	mov	r0, r3
 8006c28:	f7f9 fa92 	bl	8000150 <strlen>
 8006c2c:	4603      	mov	r3, r0
 8006c2e:	b29a      	uxth	r2, r3
 8006c30:	f107 0108 	add.w	r1, r7, #8
 8006c34:	2364      	movs	r3, #100	; 0x64
 8006c36:	4807      	ldr	r0, [pc, #28]	; (8006c54 <print_debug+0xcc>)
 8006c38:	f7ff fd0f 	bl	800665a <HAL_UART_Transmit>
	HAL_Delay(100);
 8006c3c:	2064      	movs	r0, #100	; 0x64
 8006c3e:	f7fd fc13 	bl	8004468 <HAL_Delay>
}
 8006c42:	bf00      	nop
 8006c44:	f507 777c 	add.w	r7, r7, #1008	; 0x3f0
 8006c48:	46bd      	mov	sp, r7
 8006c4a:	bd80      	pop	{r7, pc}
 8006c4c:	08009ff4 	.word	0x08009ff4
 8006c50:	08009ff8 	.word	0x08009ff8
 8006c54:	200002b0 	.word	0x200002b0

08006c58 <SPSGRF_Init>:
* @retval None
*/
const char *spsgrfmod = "SPSGRF";
#define spsgrf_print_debug(str) print_debug(spsgrfmod, str)
void SPSGRF_Init(void)
{
 8006c58:	b580      	push	{r7, lr}
 8006c5a:	b0a8      	sub	sp, #160	; 0xa0
 8006c5c:	af00      	add	r7, sp, #0
  SRadioInit xRadioInit;
  PktBasicInit xBasicInit;
  PktBasicAddressesInit xBasicAddress;
  SGpioInit xGpioInit;

  SpiritSpiInit();
 8006c5e:	f7fd fa0f 	bl	8004080 <RadioSpiInit>

  // restart the radio
#ifdef SPSGRF_DEBUG
  spsgrf_print_debug("Booting module");
 8006c62:	4b85      	ldr	r3, [pc, #532]	; (8006e78 <SPSGRF_Init+0x220>)
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	4985      	ldr	r1, [pc, #532]	; (8006e7c <SPSGRF_Init+0x224>)
 8006c68:	4618      	mov	r0, r3
 8006c6a:	f7ff ff8d 	bl	8006b88 <print_debug>
#endif
  SpiritEnterShutdown();
 8006c6e:	f7fd fb7f 	bl	8004370 <RadioEnterShutdown>
  SpiritExitShutdown();
 8006c72:	f7fd fb89 	bl	8004388 <RadioExitShutdown>
  SpiritManagementWaExtraCurrent(); // To be called at the SHUTDOWN exit. It avoids extra current consumption at SLEEP and STANDBY.
 8006c76:	f7fb fd1f 	bl	80026b8 <SpiritManagementWaExtraCurrent>
  // wait for the radio to enter the ready state
  do
  {
    for (volatile uint8_t i = 0; i != 0xFF; i++); // delay for state transition
 8006c7a:	2300      	movs	r3, #0
 8006c7c:	70fb      	strb	r3, [r7, #3]
 8006c7e:	e004      	b.n	8006c8a <SPSGRF_Init+0x32>
 8006c80:	78fb      	ldrb	r3, [r7, #3]
 8006c82:	b2db      	uxtb	r3, r3
 8006c84:	3301      	adds	r3, #1
 8006c86:	b2db      	uxtb	r3, r3
 8006c88:	70fb      	strb	r3, [r7, #3]
 8006c8a:	78fb      	ldrb	r3, [r7, #3]
 8006c8c:	b2db      	uxtb	r3, r3
 8006c8e:	2bff      	cmp	r3, #255	; 0xff
 8006c90:	d1f6      	bne.n	8006c80 <SPSGRF_Init+0x28>
    SpiritRefreshStatus(); // reads the MC_STATUS register
 8006c92:	f7fd f9d3 	bl	800403c <SpiritRefreshStatus>
  } while (g_xStatus.MC_STATE != MC_STATE_READY);
 8006c96:	4b7a      	ldr	r3, [pc, #488]	; (8006e80 <SPSGRF_Init+0x228>)
 8006c98:	781b      	ldrb	r3, [r3, #0]
 8006c9a:	f3c3 0346 	ubfx	r3, r3, #1, #7
 8006c9e:	b2db      	uxtb	r3, r3
 8006ca0:	2b03      	cmp	r3, #3
 8006ca2:	d1ea      	bne.n	8006c7a <SPSGRF_Init+0x22>

#ifdef SPSGRF_DEBUG
  spsgrf_print_debug("Initialize radio RF parameters");
 8006ca4:	4b74      	ldr	r3, [pc, #464]	; (8006e78 <SPSGRF_Init+0x220>)
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	4976      	ldr	r1, [pc, #472]	; (8006e84 <SPSGRF_Init+0x22c>)
 8006caa:	4618      	mov	r0, r3
 8006cac:	f7ff ff6c 	bl	8006b88 <print_debug>
  char tmp[100];
  sprintf(tmp, "Setting frequency to %f",BASE_FREQUENCY);
 8006cb0:	1d38      	adds	r0, r7, #4
 8006cb2:	a36f      	add	r3, pc, #444	; (adr r3, 8006e70 <SPSGRF_Init+0x218>)
 8006cb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cb8:	4973      	ldr	r1, [pc, #460]	; (8006e88 <SPSGRF_Init+0x230>)
 8006cba:	f000 fdcf 	bl	800785c <siprintf>
  spsgrf_print_debug(tmp);
 8006cbe:	4b6e      	ldr	r3, [pc, #440]	; (8006e78 <SPSGRF_Init+0x220>)
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	1d3a      	adds	r2, r7, #4
 8006cc4:	4611      	mov	r1, r2
 8006cc6:	4618      	mov	r0, r3
 8006cc8:	f7ff ff5e 	bl	8006b88 <print_debug>
  sprintf(tmp, "Setting baudrate to %d",DATARATE);
 8006ccc:	1d3b      	adds	r3, r7, #4
 8006cce:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 8006cd2:	496e      	ldr	r1, [pc, #440]	; (8006e8c <SPSGRF_Init+0x234>)
 8006cd4:	4618      	mov	r0, r3
 8006cd6:	f000 fdc1 	bl	800785c <siprintf>
    spsgrf_print_debug(tmp);
 8006cda:	4b67      	ldr	r3, [pc, #412]	; (8006e78 <SPSGRF_Init+0x220>)
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	1d3a      	adds	r2, r7, #4
 8006ce0:	4611      	mov	r1, r2
 8006ce2:	4618      	mov	r0, r3
 8006ce4:	f7ff ff50 	bl	8006b88 <print_debug>
#endif
  // Initialize radio RF parameters
  xRadioInit.nXtalOffsetPpm = XTAL_OFFSET_PPM;
 8006ce8:	2300      	movs	r3, #0
 8006cea:	f8a7 3084 	strh.w	r3, [r7, #132]	; 0x84
  xRadioInit.lFrequencyBase = BASE_FREQUENCY;
 8006cee:	4b68      	ldr	r3, [pc, #416]	; (8006e90 <SPSGRF_Init+0x238>)
 8006cf0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  xRadioInit.nChannelSpace = CHANNEL_SPACE;
 8006cf4:	4b67      	ldr	r3, [pc, #412]	; (8006e94 <SPSGRF_Init+0x23c>)
 8006cf6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  xRadioInit.cChannelNumber = CHANNEL_NUMBER;
 8006cfa:	2300      	movs	r3, #0
 8006cfc:	f887 3090 	strb.w	r3, [r7, #144]	; 0x90
  xRadioInit.xModulationSelect = MODULATION_SELECT;
 8006d00:	2300      	movs	r3, #0
 8006d02:	f887 3091 	strb.w	r3, [r7, #145]	; 0x91
  xRadioInit.lDatarate = DATARATE;
 8006d06:	f44f 4316 	mov.w	r3, #38400	; 0x9600
 8006d0a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  xRadioInit.lFreqDev = FREQ_DEVIATION;
 8006d0e:	f644 6320 	movw	r3, #20000	; 0x4e20
 8006d12:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  xRadioInit.lBandwidth = BANDWIDTH;
 8006d16:	4b5f      	ldr	r3, [pc, #380]	; (8006e94 <SPSGRF_Init+0x23c>)
 8006d18:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  SpiritRadioSetXtalFrequency(XTAL_FREQUENCY); // Must be called before SpiritRadioInit()
 8006d1c:	485e      	ldr	r0, [pc, #376]	; (8006e98 <SPSGRF_Init+0x240>)
 8006d1e:	f7fd f91d 	bl	8003f5c <SpiritRadioSetXtalFrequency>
  SpiritRadioInit(&xRadioInit);
 8006d22:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8006d26:	4618      	mov	r0, r3
 8006d28:	f7fb ff68 	bl	8002bfc <SpiritRadioInit>
#ifdef SPSGRF_DEBUG
  spsgrf_print_debug("Setting power level");
 8006d2c:	4b52      	ldr	r3, [pc, #328]	; (8006e78 <SPSGRF_Init+0x220>)
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	495a      	ldr	r1, [pc, #360]	; (8006e9c <SPSGRF_Init+0x244>)
 8006d32:	4618      	mov	r0, r3
 8006d34:	f7ff ff28 	bl	8006b88 <print_debug>
#endif
  // Set the transmitter power level
  SpiritRadioSetPALeveldBm(POWER_INDEX, POWER_DBM);
 8006d38:	4959      	ldr	r1, [pc, #356]	; (8006ea0 <SPSGRF_Init+0x248>)
 8006d3a:	2007      	movs	r0, #7
 8006d3c:	f7fc ffae 	bl	8003c9c <SpiritRadioSetPALeveldBm>
  SpiritRadioSetPALevelMaxIndex(POWER_INDEX);
 8006d40:	2007      	movs	r0, #7
 8006d42:	f7fc ffff 	bl	8003d44 <SpiritRadioSetPALevelMaxIndex>
#ifdef SPSGRF_DEBUG
  spsgrf_print_debug("Configure packet handler to use the Basic packet format");
 8006d46:	4b4c      	ldr	r3, [pc, #304]	; (8006e78 <SPSGRF_Init+0x220>)
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	4956      	ldr	r1, [pc, #344]	; (8006ea4 <SPSGRF_Init+0x24c>)
 8006d4c:	4618      	mov	r0, r3
 8006d4e:	f7ff ff1b 	bl	8006b88 <print_debug>
#endif
  // Configure packet handler to use the Basic packet format
  xBasicInit.xPreambleLength = PREAMBLE_LENGTH;
 8006d52:	2318      	movs	r3, #24
 8006d54:	f887 3074 	strb.w	r3, [r7, #116]	; 0x74
  xBasicInit.xSyncLength = SYNC_LENGTH;
 8006d58:	2306      	movs	r3, #6
 8006d5a:	f887 3075 	strb.w	r3, [r7, #117]	; 0x75
  xBasicInit.lSyncWords = SYNC_WORD;
 8006d5e:	f04f 3388 	mov.w	r3, #2290649224	; 0x88888888
 8006d62:	67bb      	str	r3, [r7, #120]	; 0x78
  xBasicInit.xFixVarLength = LENGTH_TYPE;
 8006d64:	2301      	movs	r3, #1
 8006d66:	f887 307c 	strb.w	r3, [r7, #124]	; 0x7c
  xBasicInit.cPktLengthWidth = LENGTH_WIDTH;
 8006d6a:	2307      	movs	r3, #7
 8006d6c:	f887 307d 	strb.w	r3, [r7, #125]	; 0x7d
  xBasicInit.xCrcMode = CRC_MODE;
 8006d70:	2320      	movs	r3, #32
 8006d72:	f887 307e 	strb.w	r3, [r7, #126]	; 0x7e
  xBasicInit.xControlLength = CONTROL_LENGTH;
 8006d76:	2300      	movs	r3, #0
 8006d78:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  xBasicInit.xAddressField = EN_ADDRESS;
 8006d7c:	2301      	movs	r3, #1
 8006d7e:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
  xBasicInit.xFec = EN_FEC;
 8006d82:	2300      	movs	r3, #0
 8006d84:	f887 3081 	strb.w	r3, [r7, #129]	; 0x81
  xBasicInit.xDataWhitening = EN_WHITENING;
 8006d88:	2301      	movs	r3, #1
 8006d8a:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
  SpiritPktBasicInit(&xBasicInit);
 8006d8e:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8006d92:	4618      	mov	r0, r3
 8006d94:	f7fb fcb6 	bl	8002704 <SpiritPktBasicInit>
#ifdef SPSGRF_DEBUG
  spsgrf_print_debug("Configuring automatic packet filtering");
 8006d98:	4b37      	ldr	r3, [pc, #220]	; (8006e78 <SPSGRF_Init+0x220>)
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	4942      	ldr	r1, [pc, #264]	; (8006ea8 <SPSGRF_Init+0x250>)
 8006d9e:	4618      	mov	r0, r3
 8006da0:	f7ff fef2 	bl	8006b88 <print_debug>
#endif
  // Configure destination address criteria for automatic packet filtering
  xBasicAddress.xFilterOnMyAddress = EN_FILT_MY_ADDRESS;
 8006da4:	2300      	movs	r3, #0
 8006da6:	f887 306c 	strb.w	r3, [r7, #108]	; 0x6c
  xBasicAddress.cMyAddress = MY_ADDRESS;
 8006daa:	2344      	movs	r3, #68	; 0x44
 8006dac:	f887 306d 	strb.w	r3, [r7, #109]	; 0x6d
  xBasicAddress.xFilterOnMulticastAddress = EN_FILT_MULTICAST_ADDRESS;
 8006db0:	2300      	movs	r3, #0
 8006db2:	f887 306e 	strb.w	r3, [r7, #110]	; 0x6e
  xBasicAddress.cMulticastAddress = MULTICAST_ADDRESS;
 8006db6:	23ee      	movs	r3, #238	; 0xee
 8006db8:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
  xBasicAddress.xFilterOnBroadcastAddress = EN_FILT_BROADCAST_ADDRESS;
 8006dbc:	2300      	movs	r3, #0
 8006dbe:	f887 3070 	strb.w	r3, [r7, #112]	; 0x70
  xBasicAddress.cBroadcastAddress = BROADCAST_ADDRESS;
 8006dc2:	23ff      	movs	r3, #255	; 0xff
 8006dc4:	f887 3071 	strb.w	r3, [r7, #113]	; 0x71
  SpiritPktBasicAddressesInit(&xBasicAddress);
 8006dc8:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8006dcc:	4618      	mov	r0, r3
 8006dce:	f7fb fd6f 	bl	80028b0 <SpiritPktBasicAddressesInit>

#ifdef SPSGRF_DEBUG
  spsgrf_print_debug("Configuring interrupt pin");
 8006dd2:	4b29      	ldr	r3, [pc, #164]	; (8006e78 <SPSGRF_Init+0x220>)
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	4935      	ldr	r1, [pc, #212]	; (8006eac <SPSGRF_Init+0x254>)
 8006dd8:	4618      	mov	r0, r3
 8006dda:	f7ff fed5 	bl	8006b88 <print_debug>
#endif
  // Configure GPIO3 as interrupt request pin (active low)
  xGpioInit.xSpiritGpioPin = SPIRIT_GPIO_3;
 8006dde:	2302      	movs	r3, #2
 8006de0:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
  xGpioInit.xSpiritGpioMode = SPIRIT_GPIO_MODE_DIGITAL_OUTPUT_LP;
 8006de4:	2302      	movs	r3, #2
 8006de6:	f887 3069 	strb.w	r3, [r7, #105]	; 0x69
  xGpioInit.xSpiritGpioIO = SPIRIT_GPIO_DIG_OUT_IRQ;
 8006dea:	2300      	movs	r3, #0
 8006dec:	f887 306a 	strb.w	r3, [r7, #106]	; 0x6a
  SpiritGpioInit(&xGpioInit);
 8006df0:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8006df4:	4618      	mov	r0, r3
 8006df6:	f7fb f919 	bl	800202c <SpiritGpioInit>

#ifdef SPSGRF_DEBUG
  spsgrf_print_debug("Enable interrupt types");
 8006dfa:	4b1f      	ldr	r3, [pc, #124]	; (8006e78 <SPSGRF_Init+0x220>)
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	492c      	ldr	r1, [pc, #176]	; (8006eb0 <SPSGRF_Init+0x258>)
 8006e00:	4618      	mov	r0, r3
 8006e02:	f7ff fec1 	bl	8006b88 <print_debug>
#endif
  // Generate an interrupt request for the following IRQs
  SpiritIrqDeInit(NULL);
 8006e06:	2000      	movs	r0, #0
 8006e08:	f7fb f934 	bl	8002074 <SpiritIrqDeInit>
  SpiritIrq(TX_DATA_SENT, S_ENABLE);
 8006e0c:	2101      	movs	r1, #1
 8006e0e:	2004      	movs	r0, #4
 8006e10:	f7fb f95c 	bl	80020cc <SpiritIrq>
  SpiritIrq(RX_DATA_READY, S_ENABLE);
 8006e14:	2101      	movs	r1, #1
 8006e16:	2001      	movs	r0, #1
 8006e18:	f7fb f958 	bl	80020cc <SpiritIrq>
  SpiritIrq(RX_DATA_DISC, S_ENABLE);
 8006e1c:	2101      	movs	r1, #1
 8006e1e:	2002      	movs	r0, #2
 8006e20:	f7fb f954 	bl	80020cc <SpiritIrq>
  SpiritIrq(AES_END, S_ENABLE);
 8006e24:	2101      	movs	r1, #1
 8006e26:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8006e2a:	f7fb f94f 	bl	80020cc <SpiritIrq>
  SpiritIrqClearStatus();
 8006e2e:	f7fb f9e5 	bl	80021fc <SpiritIrqClearStatus>

  // Enable the synchronization quality indicator check (perfect match required)
  // NOTE: 9.10.4: "It is recommended to always enable the SQI check."
  SpiritQiSetSqiThreshold(SQI_TH_0);
 8006e32:	2000      	movs	r0, #0
 8006e34:	f7fb fe8e 	bl	8002b54 <SpiritQiSetSqiThreshold>
  SpiritQiSqiCheck(S_ENABLE);
 8006e38:	2001      	movs	r0, #1
 8006e3a:	f7fb fe53 	bl	8002ae4 <SpiritQiSqiCheck>

  // Set the RSSI Threshold for Carrier Sense (9.10.2)
  // NOTE: CS_MODE = 0 at reset
  SpiritQiSetRssiThresholddBm(RSSI_THRESHOLD);
 8006e3e:	f06f 0077 	mvn.w	r0, #119	; 0x77
 8006e42:	f7fb febb 	bl	8002bbc <SpiritQiSetRssiThresholddBm>

  SpiritAesMode(S_ENABLE);
 8006e46:	2001      	movs	r0, #1
 8006e48:	f7fa fee8 	bl	8001c1c <SpiritAesMode>
  spsgrf_print_debug("Set RX timeout to 2000");
#endif
  SpiritTimerSetRxTimeoutMs(2000.0);
#else
#ifdef SPSGRF_DEBUG
  spsgrf_print_debug("Set RX timeout to infinite");
 8006e4c:	4b0a      	ldr	r3, [pc, #40]	; (8006e78 <SPSGRF_Init+0x220>)
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	4918      	ldr	r1, [pc, #96]	; (8006eb4 <SPSGRF_Init+0x25c>)
 8006e52:	4618      	mov	r0, r3
 8006e54:	f7ff fe98 	bl	8006b88 <print_debug>
#endif
  SET_INFINITE_RX_TIMEOUT();
 8006e58:	2000      	movs	r0, #0
 8006e5a:	f7fd f88d 	bl	8003f78 <SpiritTimerSetRxTimeoutCounter>
#endif /* RECIEVE_TIMEOUT */
  SpiritTimerSetRxTimeoutStopCondition(SQI_ABOVE_THRESHOLD);
 8006e5e:	2002      	movs	r0, #2
 8006e60:	f7fd f8a4 	bl	8003fac <SpiritTimerSetRxTimeoutStopCondition>
}
 8006e64:	bf00      	nop
 8006e66:	37a0      	adds	r7, #160	; 0xa0
 8006e68:	46bd      	mov	sp, r7
 8006e6a:	bd80      	pop	{r7, pc}
 8006e6c:	f3af 8000 	nop.w
 8006e70:	80000000 	.word	0x80000000
 8006e74:	41c9de50 	.word	0x41c9de50
 8006e78:	20000020 	.word	0x20000020
 8006e7c:	0800a004 	.word	0x0800a004
 8006e80:	2000031c 	.word	0x2000031c
 8006e84:	0800a014 	.word	0x0800a014
 8006e88:	0800a034 	.word	0x0800a034
 8006e8c:	0800a04c 	.word	0x0800a04c
 8006e90:	33bca100 	.word	0x33bca100
 8006e94:	000186a0 	.word	0x000186a0
 8006e98:	02faf080 	.word	0x02faf080
 8006e9c:	0800a064 	.word	0x0800a064
 8006ea0:	4139999a 	.word	0x4139999a
 8006ea4:	0800a078 	.word	0x0800a078
 8006ea8:	0800a0b0 	.word	0x0800a0b0
 8006eac:	0800a0d8 	.word	0x0800a0d8
 8006eb0:	0800a0f4 	.word	0x0800a0f4
 8006eb4:	0800a10c 	.word	0x0800a10c

08006eb8 <SPSGRF_StartTx>:
* @param  txBuff: pointer to the data to transmit
* @param  txLen: number of bytes to transmit
* @retval None
*/
void SPSGRF_StartTx(uint8_t *txBuff, uint8_t txLen)
{
 8006eb8:	b580      	push	{r7, lr}
 8006eba:	b082      	sub	sp, #8
 8006ebc:	af00      	add	r7, sp, #0
 8006ebe:	6078      	str	r0, [r7, #4]
 8006ec0:	460b      	mov	r3, r1
 8006ec2:	70fb      	strb	r3, [r7, #3]
  // flush the TX FIFO
  SpiritCmdStrobeFlushTxFifo();
 8006ec4:	2072      	movs	r0, #114	; 0x72
 8006ec6:	f7fb f899 	bl	8001ffc <SpiritCmdStrobeCommand>

  // Avoid TX FIFO overflow
  txLen = (txLen > MAX_BUFFER_LEN ? MAX_BUFFER_LEN : txLen);
 8006eca:	78fb      	ldrb	r3, [r7, #3]
 8006ecc:	2b60      	cmp	r3, #96	; 0x60
 8006ece:	bf28      	it	cs
 8006ed0:	2360      	movcs	r3, #96	; 0x60
 8006ed2:	70fb      	strb	r3, [r7, #3]

  // start TX operation
  SpiritSpiWriteLinearFifo(txLen, txBuff);
 8006ed4:	78fb      	ldrb	r3, [r7, #3]
 8006ed6:	6879      	ldr	r1, [r7, #4]
 8006ed8:	4618      	mov	r0, r3
 8006eda:	f7fd f9b9 	bl	8004250 <RadioSpiWriteFifo>
  SpiritPktBasicSetPayloadLength(txLen);
 8006ede:	78fb      	ldrb	r3, [r7, #3]
 8006ee0:	b29b      	uxth	r3, r3
 8006ee2:	4618      	mov	r0, r3
 8006ee4:	f7fb fd72 	bl	80029cc <SpiritPktBasicSetPayloadLength>
  SpiritCmdStrobeSabort();
 8006ee8:	2067      	movs	r0, #103	; 0x67
 8006eea:	f7fb f887 	bl	8001ffc <SpiritCmdStrobeCommand>
  SpiritCmdStrobeTx();
 8006eee:	f7fb fb7b 	bl	80025e8 <SpiritManagementWaCmdStrobeTx>
 8006ef2:	2060      	movs	r0, #96	; 0x60
 8006ef4:	f7fb f882 	bl	8001ffc <SpiritCmdStrobeCommand>
}
 8006ef8:	bf00      	nop
 8006efa:	3708      	adds	r7, #8
 8006efc:	46bd      	mov	sp, r7
 8006efe:	bd80      	pop	{r7, pc}

08006f00 <SPSGRF_StartRx>:
* @brief  Enter the receive state.
* @param  None
* @retval None
*/
void SPSGRF_StartRx(void)
{
 8006f00:	b580      	push	{r7, lr}
 8006f02:	af00      	add	r7, sp, #0
  SpiritCmdStrobeRx();
 8006f04:	f7fb fba8 	bl	8002658 <SpiritManagementWaCmdStrobeRx>
 8006f08:	2061      	movs	r0, #97	; 0x61
 8006f0a:	f7fb f877 	bl	8001ffc <SpiritCmdStrobeCommand>
}
 8006f0e:	bf00      	nop
 8006f10:	bd80      	pop	{r7, pc}

08006f12 <SPSGRF_GetRxData>:
* @brief  To be called after a reception is complete
* @param  rxBuff: pointer to a buffer to hold the received data
* @retval Number of bytes received
*/
uint8_t SPSGRF_GetRxData(uint8_t *rxBuff)
{
 8006f12:	b580      	push	{r7, lr}
 8006f14:	b084      	sub	sp, #16
 8006f16:	af00      	add	r7, sp, #0
 8006f18:	6078      	str	r0, [r7, #4]
  uint8_t len;

  len = SpiritLinearFifoReadNumElementsRxFifo();
 8006f1a:	f7fb f987 	bl	800222c <SpiritLinearFifoReadNumElementsRxFifo>
 8006f1e:	4603      	mov	r3, r0
 8006f20:	73fb      	strb	r3, [r7, #15]
  SpiritSpiReadLinearFifo(len, rxBuff);
 8006f22:	7bfb      	ldrb	r3, [r7, #15]
 8006f24:	6879      	ldr	r1, [r7, #4]
 8006f26:	4618      	mov	r0, r3
 8006f28:	f7fd f9da 	bl	80042e0 <RadioSpiReadFifo>

  return len;
 8006f2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f2e:	4618      	mov	r0, r3
 8006f30:	3710      	adds	r7, #16
 8006f32:	46bd      	mov	sp, r7
 8006f34:	bd80      	pop	{r7, pc}
	...

08006f38 <__errno>:
 8006f38:	4b01      	ldr	r3, [pc, #4]	; (8006f40 <__errno+0x8>)
 8006f3a:	6818      	ldr	r0, [r3, #0]
 8006f3c:	4770      	bx	lr
 8006f3e:	bf00      	nop
 8006f40:	20000024 	.word	0x20000024

08006f44 <__libc_init_array>:
 8006f44:	b570      	push	{r4, r5, r6, lr}
 8006f46:	2600      	movs	r6, #0
 8006f48:	4d0c      	ldr	r5, [pc, #48]	; (8006f7c <__libc_init_array+0x38>)
 8006f4a:	4c0d      	ldr	r4, [pc, #52]	; (8006f80 <__libc_init_array+0x3c>)
 8006f4c:	1b64      	subs	r4, r4, r5
 8006f4e:	10a4      	asrs	r4, r4, #2
 8006f50:	42a6      	cmp	r6, r4
 8006f52:	d109      	bne.n	8006f68 <__libc_init_array+0x24>
 8006f54:	f002 ff54 	bl	8009e00 <_init>
 8006f58:	2600      	movs	r6, #0
 8006f5a:	4d0a      	ldr	r5, [pc, #40]	; (8006f84 <__libc_init_array+0x40>)
 8006f5c:	4c0a      	ldr	r4, [pc, #40]	; (8006f88 <__libc_init_array+0x44>)
 8006f5e:	1b64      	subs	r4, r4, r5
 8006f60:	10a4      	asrs	r4, r4, #2
 8006f62:	42a6      	cmp	r6, r4
 8006f64:	d105      	bne.n	8006f72 <__libc_init_array+0x2e>
 8006f66:	bd70      	pop	{r4, r5, r6, pc}
 8006f68:	f855 3b04 	ldr.w	r3, [r5], #4
 8006f6c:	4798      	blx	r3
 8006f6e:	3601      	adds	r6, #1
 8006f70:	e7ee      	b.n	8006f50 <__libc_init_array+0xc>
 8006f72:	f855 3b04 	ldr.w	r3, [r5], #4
 8006f76:	4798      	blx	r3
 8006f78:	3601      	adds	r6, #1
 8006f7a:	e7f2      	b.n	8006f62 <__libc_init_array+0x1e>
 8006f7c:	0800a674 	.word	0x0800a674
 8006f80:	0800a674 	.word	0x0800a674
 8006f84:	0800a674 	.word	0x0800a674
 8006f88:	0800a678 	.word	0x0800a678

08006f8c <memset>:
 8006f8c:	4603      	mov	r3, r0
 8006f8e:	4402      	add	r2, r0
 8006f90:	4293      	cmp	r3, r2
 8006f92:	d100      	bne.n	8006f96 <memset+0xa>
 8006f94:	4770      	bx	lr
 8006f96:	f803 1b01 	strb.w	r1, [r3], #1
 8006f9a:	e7f9      	b.n	8006f90 <memset+0x4>

08006f9c <__cvt>:
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006fa2:	461f      	mov	r7, r3
 8006fa4:	bfbb      	ittet	lt
 8006fa6:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8006faa:	461f      	movlt	r7, r3
 8006fac:	2300      	movge	r3, #0
 8006fae:	232d      	movlt	r3, #45	; 0x2d
 8006fb0:	b088      	sub	sp, #32
 8006fb2:	4614      	mov	r4, r2
 8006fb4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006fb6:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8006fb8:	7013      	strb	r3, [r2, #0]
 8006fba:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006fbc:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8006fc0:	f023 0820 	bic.w	r8, r3, #32
 8006fc4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006fc8:	d005      	beq.n	8006fd6 <__cvt+0x3a>
 8006fca:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8006fce:	d100      	bne.n	8006fd2 <__cvt+0x36>
 8006fd0:	3501      	adds	r5, #1
 8006fd2:	2302      	movs	r3, #2
 8006fd4:	e000      	b.n	8006fd8 <__cvt+0x3c>
 8006fd6:	2303      	movs	r3, #3
 8006fd8:	aa07      	add	r2, sp, #28
 8006fda:	9204      	str	r2, [sp, #16]
 8006fdc:	aa06      	add	r2, sp, #24
 8006fde:	e9cd a202 	strd	sl, r2, [sp, #8]
 8006fe2:	e9cd 3500 	strd	r3, r5, [sp]
 8006fe6:	4622      	mov	r2, r4
 8006fe8:	463b      	mov	r3, r7
 8006fea:	f000 fcf5 	bl	80079d8 <_dtoa_r>
 8006fee:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8006ff2:	4606      	mov	r6, r0
 8006ff4:	d102      	bne.n	8006ffc <__cvt+0x60>
 8006ff6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006ff8:	07db      	lsls	r3, r3, #31
 8006ffa:	d522      	bpl.n	8007042 <__cvt+0xa6>
 8006ffc:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007000:	eb06 0905 	add.w	r9, r6, r5
 8007004:	d110      	bne.n	8007028 <__cvt+0x8c>
 8007006:	7833      	ldrb	r3, [r6, #0]
 8007008:	2b30      	cmp	r3, #48	; 0x30
 800700a:	d10a      	bne.n	8007022 <__cvt+0x86>
 800700c:	2200      	movs	r2, #0
 800700e:	2300      	movs	r3, #0
 8007010:	4620      	mov	r0, r4
 8007012:	4639      	mov	r1, r7
 8007014:	f7f9 fcc8 	bl	80009a8 <__aeabi_dcmpeq>
 8007018:	b918      	cbnz	r0, 8007022 <__cvt+0x86>
 800701a:	f1c5 0501 	rsb	r5, r5, #1
 800701e:	f8ca 5000 	str.w	r5, [sl]
 8007022:	f8da 3000 	ldr.w	r3, [sl]
 8007026:	4499      	add	r9, r3
 8007028:	2200      	movs	r2, #0
 800702a:	2300      	movs	r3, #0
 800702c:	4620      	mov	r0, r4
 800702e:	4639      	mov	r1, r7
 8007030:	f7f9 fcba 	bl	80009a8 <__aeabi_dcmpeq>
 8007034:	b108      	cbz	r0, 800703a <__cvt+0x9e>
 8007036:	f8cd 901c 	str.w	r9, [sp, #28]
 800703a:	2230      	movs	r2, #48	; 0x30
 800703c:	9b07      	ldr	r3, [sp, #28]
 800703e:	454b      	cmp	r3, r9
 8007040:	d307      	bcc.n	8007052 <__cvt+0xb6>
 8007042:	4630      	mov	r0, r6
 8007044:	9b07      	ldr	r3, [sp, #28]
 8007046:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8007048:	1b9b      	subs	r3, r3, r6
 800704a:	6013      	str	r3, [r2, #0]
 800704c:	b008      	add	sp, #32
 800704e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007052:	1c59      	adds	r1, r3, #1
 8007054:	9107      	str	r1, [sp, #28]
 8007056:	701a      	strb	r2, [r3, #0]
 8007058:	e7f0      	b.n	800703c <__cvt+0xa0>

0800705a <__exponent>:
 800705a:	4603      	mov	r3, r0
 800705c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800705e:	2900      	cmp	r1, #0
 8007060:	f803 2b02 	strb.w	r2, [r3], #2
 8007064:	bfb6      	itet	lt
 8007066:	222d      	movlt	r2, #45	; 0x2d
 8007068:	222b      	movge	r2, #43	; 0x2b
 800706a:	4249      	neglt	r1, r1
 800706c:	2909      	cmp	r1, #9
 800706e:	7042      	strb	r2, [r0, #1]
 8007070:	dd2b      	ble.n	80070ca <__exponent+0x70>
 8007072:	f10d 0407 	add.w	r4, sp, #7
 8007076:	46a4      	mov	ip, r4
 8007078:	270a      	movs	r7, #10
 800707a:	fb91 f6f7 	sdiv	r6, r1, r7
 800707e:	460a      	mov	r2, r1
 8007080:	46a6      	mov	lr, r4
 8007082:	fb07 1516 	mls	r5, r7, r6, r1
 8007086:	2a63      	cmp	r2, #99	; 0x63
 8007088:	f105 0530 	add.w	r5, r5, #48	; 0x30
 800708c:	4631      	mov	r1, r6
 800708e:	f104 34ff 	add.w	r4, r4, #4294967295
 8007092:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8007096:	dcf0      	bgt.n	800707a <__exponent+0x20>
 8007098:	3130      	adds	r1, #48	; 0x30
 800709a:	f1ae 0502 	sub.w	r5, lr, #2
 800709e:	f804 1c01 	strb.w	r1, [r4, #-1]
 80070a2:	4629      	mov	r1, r5
 80070a4:	1c44      	adds	r4, r0, #1
 80070a6:	4561      	cmp	r1, ip
 80070a8:	d30a      	bcc.n	80070c0 <__exponent+0x66>
 80070aa:	f10d 0209 	add.w	r2, sp, #9
 80070ae:	eba2 020e 	sub.w	r2, r2, lr
 80070b2:	4565      	cmp	r5, ip
 80070b4:	bf88      	it	hi
 80070b6:	2200      	movhi	r2, #0
 80070b8:	4413      	add	r3, r2
 80070ba:	1a18      	subs	r0, r3, r0
 80070bc:	b003      	add	sp, #12
 80070be:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80070c0:	f811 2b01 	ldrb.w	r2, [r1], #1
 80070c4:	f804 2f01 	strb.w	r2, [r4, #1]!
 80070c8:	e7ed      	b.n	80070a6 <__exponent+0x4c>
 80070ca:	2330      	movs	r3, #48	; 0x30
 80070cc:	3130      	adds	r1, #48	; 0x30
 80070ce:	7083      	strb	r3, [r0, #2]
 80070d0:	70c1      	strb	r1, [r0, #3]
 80070d2:	1d03      	adds	r3, r0, #4
 80070d4:	e7f1      	b.n	80070ba <__exponent+0x60>
	...

080070d8 <_printf_float>:
 80070d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80070dc:	b091      	sub	sp, #68	; 0x44
 80070de:	460c      	mov	r4, r1
 80070e0:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 80070e4:	4616      	mov	r6, r2
 80070e6:	461f      	mov	r7, r3
 80070e8:	4605      	mov	r5, r0
 80070ea:	f001 fa63 	bl	80085b4 <_localeconv_r>
 80070ee:	6803      	ldr	r3, [r0, #0]
 80070f0:	4618      	mov	r0, r3
 80070f2:	9309      	str	r3, [sp, #36]	; 0x24
 80070f4:	f7f9 f82c 	bl	8000150 <strlen>
 80070f8:	2300      	movs	r3, #0
 80070fa:	930e      	str	r3, [sp, #56]	; 0x38
 80070fc:	f8d8 3000 	ldr.w	r3, [r8]
 8007100:	900a      	str	r0, [sp, #40]	; 0x28
 8007102:	3307      	adds	r3, #7
 8007104:	f023 0307 	bic.w	r3, r3, #7
 8007108:	f103 0208 	add.w	r2, r3, #8
 800710c:	f894 9018 	ldrb.w	r9, [r4, #24]
 8007110:	f8d4 b000 	ldr.w	fp, [r4]
 8007114:	f8c8 2000 	str.w	r2, [r8]
 8007118:	e9d3 2300 	ldrd	r2, r3, [r3]
 800711c:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8007120:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 8007124:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 8007128:	930b      	str	r3, [sp, #44]	; 0x2c
 800712a:	f04f 32ff 	mov.w	r2, #4294967295
 800712e:	4640      	mov	r0, r8
 8007130:	4b9c      	ldr	r3, [pc, #624]	; (80073a4 <_printf_float+0x2cc>)
 8007132:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007134:	f7f9 fc6a 	bl	8000a0c <__aeabi_dcmpun>
 8007138:	bb70      	cbnz	r0, 8007198 <_printf_float+0xc0>
 800713a:	f04f 32ff 	mov.w	r2, #4294967295
 800713e:	4640      	mov	r0, r8
 8007140:	4b98      	ldr	r3, [pc, #608]	; (80073a4 <_printf_float+0x2cc>)
 8007142:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007144:	f7f9 fc44 	bl	80009d0 <__aeabi_dcmple>
 8007148:	bb30      	cbnz	r0, 8007198 <_printf_float+0xc0>
 800714a:	2200      	movs	r2, #0
 800714c:	2300      	movs	r3, #0
 800714e:	4640      	mov	r0, r8
 8007150:	4651      	mov	r1, sl
 8007152:	f7f9 fc33 	bl	80009bc <__aeabi_dcmplt>
 8007156:	b110      	cbz	r0, 800715e <_printf_float+0x86>
 8007158:	232d      	movs	r3, #45	; 0x2d
 800715a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800715e:	4b92      	ldr	r3, [pc, #584]	; (80073a8 <_printf_float+0x2d0>)
 8007160:	4892      	ldr	r0, [pc, #584]	; (80073ac <_printf_float+0x2d4>)
 8007162:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8007166:	bf94      	ite	ls
 8007168:	4698      	movls	r8, r3
 800716a:	4680      	movhi	r8, r0
 800716c:	2303      	movs	r3, #3
 800716e:	f04f 0a00 	mov.w	sl, #0
 8007172:	6123      	str	r3, [r4, #16]
 8007174:	f02b 0304 	bic.w	r3, fp, #4
 8007178:	6023      	str	r3, [r4, #0]
 800717a:	4633      	mov	r3, r6
 800717c:	4621      	mov	r1, r4
 800717e:	4628      	mov	r0, r5
 8007180:	9700      	str	r7, [sp, #0]
 8007182:	aa0f      	add	r2, sp, #60	; 0x3c
 8007184:	f000 f9d4 	bl	8007530 <_printf_common>
 8007188:	3001      	adds	r0, #1
 800718a:	f040 8090 	bne.w	80072ae <_printf_float+0x1d6>
 800718e:	f04f 30ff 	mov.w	r0, #4294967295
 8007192:	b011      	add	sp, #68	; 0x44
 8007194:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007198:	4642      	mov	r2, r8
 800719a:	4653      	mov	r3, sl
 800719c:	4640      	mov	r0, r8
 800719e:	4651      	mov	r1, sl
 80071a0:	f7f9 fc34 	bl	8000a0c <__aeabi_dcmpun>
 80071a4:	b148      	cbz	r0, 80071ba <_printf_float+0xe2>
 80071a6:	f1ba 0f00 	cmp.w	sl, #0
 80071aa:	bfb8      	it	lt
 80071ac:	232d      	movlt	r3, #45	; 0x2d
 80071ae:	4880      	ldr	r0, [pc, #512]	; (80073b0 <_printf_float+0x2d8>)
 80071b0:	bfb8      	it	lt
 80071b2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80071b6:	4b7f      	ldr	r3, [pc, #508]	; (80073b4 <_printf_float+0x2dc>)
 80071b8:	e7d3      	b.n	8007162 <_printf_float+0x8a>
 80071ba:	6863      	ldr	r3, [r4, #4]
 80071bc:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 80071c0:	1c5a      	adds	r2, r3, #1
 80071c2:	d142      	bne.n	800724a <_printf_float+0x172>
 80071c4:	2306      	movs	r3, #6
 80071c6:	6063      	str	r3, [r4, #4]
 80071c8:	2200      	movs	r2, #0
 80071ca:	9206      	str	r2, [sp, #24]
 80071cc:	aa0e      	add	r2, sp, #56	; 0x38
 80071ce:	e9cd 9204 	strd	r9, r2, [sp, #16]
 80071d2:	aa0d      	add	r2, sp, #52	; 0x34
 80071d4:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 80071d8:	9203      	str	r2, [sp, #12]
 80071da:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 80071de:	e9cd 3201 	strd	r3, r2, [sp, #4]
 80071e2:	6023      	str	r3, [r4, #0]
 80071e4:	6863      	ldr	r3, [r4, #4]
 80071e6:	4642      	mov	r2, r8
 80071e8:	9300      	str	r3, [sp, #0]
 80071ea:	4628      	mov	r0, r5
 80071ec:	4653      	mov	r3, sl
 80071ee:	910b      	str	r1, [sp, #44]	; 0x2c
 80071f0:	f7ff fed4 	bl	8006f9c <__cvt>
 80071f4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80071f6:	4680      	mov	r8, r0
 80071f8:	2947      	cmp	r1, #71	; 0x47
 80071fa:	990d      	ldr	r1, [sp, #52]	; 0x34
 80071fc:	d108      	bne.n	8007210 <_printf_float+0x138>
 80071fe:	1cc8      	adds	r0, r1, #3
 8007200:	db02      	blt.n	8007208 <_printf_float+0x130>
 8007202:	6863      	ldr	r3, [r4, #4]
 8007204:	4299      	cmp	r1, r3
 8007206:	dd40      	ble.n	800728a <_printf_float+0x1b2>
 8007208:	f1a9 0902 	sub.w	r9, r9, #2
 800720c:	fa5f f989 	uxtb.w	r9, r9
 8007210:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8007214:	d81f      	bhi.n	8007256 <_printf_float+0x17e>
 8007216:	464a      	mov	r2, r9
 8007218:	3901      	subs	r1, #1
 800721a:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800721e:	910d      	str	r1, [sp, #52]	; 0x34
 8007220:	f7ff ff1b 	bl	800705a <__exponent>
 8007224:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007226:	4682      	mov	sl, r0
 8007228:	1813      	adds	r3, r2, r0
 800722a:	2a01      	cmp	r2, #1
 800722c:	6123      	str	r3, [r4, #16]
 800722e:	dc02      	bgt.n	8007236 <_printf_float+0x15e>
 8007230:	6822      	ldr	r2, [r4, #0]
 8007232:	07d2      	lsls	r2, r2, #31
 8007234:	d501      	bpl.n	800723a <_printf_float+0x162>
 8007236:	3301      	adds	r3, #1
 8007238:	6123      	str	r3, [r4, #16]
 800723a:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800723e:	2b00      	cmp	r3, #0
 8007240:	d09b      	beq.n	800717a <_printf_float+0xa2>
 8007242:	232d      	movs	r3, #45	; 0x2d
 8007244:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007248:	e797      	b.n	800717a <_printf_float+0xa2>
 800724a:	2947      	cmp	r1, #71	; 0x47
 800724c:	d1bc      	bne.n	80071c8 <_printf_float+0xf0>
 800724e:	2b00      	cmp	r3, #0
 8007250:	d1ba      	bne.n	80071c8 <_printf_float+0xf0>
 8007252:	2301      	movs	r3, #1
 8007254:	e7b7      	b.n	80071c6 <_printf_float+0xee>
 8007256:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 800725a:	d118      	bne.n	800728e <_printf_float+0x1b6>
 800725c:	2900      	cmp	r1, #0
 800725e:	6863      	ldr	r3, [r4, #4]
 8007260:	dd0b      	ble.n	800727a <_printf_float+0x1a2>
 8007262:	6121      	str	r1, [r4, #16]
 8007264:	b913      	cbnz	r3, 800726c <_printf_float+0x194>
 8007266:	6822      	ldr	r2, [r4, #0]
 8007268:	07d0      	lsls	r0, r2, #31
 800726a:	d502      	bpl.n	8007272 <_printf_float+0x19a>
 800726c:	3301      	adds	r3, #1
 800726e:	440b      	add	r3, r1
 8007270:	6123      	str	r3, [r4, #16]
 8007272:	f04f 0a00 	mov.w	sl, #0
 8007276:	65a1      	str	r1, [r4, #88]	; 0x58
 8007278:	e7df      	b.n	800723a <_printf_float+0x162>
 800727a:	b913      	cbnz	r3, 8007282 <_printf_float+0x1aa>
 800727c:	6822      	ldr	r2, [r4, #0]
 800727e:	07d2      	lsls	r2, r2, #31
 8007280:	d501      	bpl.n	8007286 <_printf_float+0x1ae>
 8007282:	3302      	adds	r3, #2
 8007284:	e7f4      	b.n	8007270 <_printf_float+0x198>
 8007286:	2301      	movs	r3, #1
 8007288:	e7f2      	b.n	8007270 <_printf_float+0x198>
 800728a:	f04f 0967 	mov.w	r9, #103	; 0x67
 800728e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007290:	4299      	cmp	r1, r3
 8007292:	db05      	blt.n	80072a0 <_printf_float+0x1c8>
 8007294:	6823      	ldr	r3, [r4, #0]
 8007296:	6121      	str	r1, [r4, #16]
 8007298:	07d8      	lsls	r0, r3, #31
 800729a:	d5ea      	bpl.n	8007272 <_printf_float+0x19a>
 800729c:	1c4b      	adds	r3, r1, #1
 800729e:	e7e7      	b.n	8007270 <_printf_float+0x198>
 80072a0:	2900      	cmp	r1, #0
 80072a2:	bfcc      	ite	gt
 80072a4:	2201      	movgt	r2, #1
 80072a6:	f1c1 0202 	rsble	r2, r1, #2
 80072aa:	4413      	add	r3, r2
 80072ac:	e7e0      	b.n	8007270 <_printf_float+0x198>
 80072ae:	6823      	ldr	r3, [r4, #0]
 80072b0:	055a      	lsls	r2, r3, #21
 80072b2:	d407      	bmi.n	80072c4 <_printf_float+0x1ec>
 80072b4:	6923      	ldr	r3, [r4, #16]
 80072b6:	4642      	mov	r2, r8
 80072b8:	4631      	mov	r1, r6
 80072ba:	4628      	mov	r0, r5
 80072bc:	47b8      	blx	r7
 80072be:	3001      	adds	r0, #1
 80072c0:	d12b      	bne.n	800731a <_printf_float+0x242>
 80072c2:	e764      	b.n	800718e <_printf_float+0xb6>
 80072c4:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80072c8:	f240 80dd 	bls.w	8007486 <_printf_float+0x3ae>
 80072cc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80072d0:	2200      	movs	r2, #0
 80072d2:	2300      	movs	r3, #0
 80072d4:	f7f9 fb68 	bl	80009a8 <__aeabi_dcmpeq>
 80072d8:	2800      	cmp	r0, #0
 80072da:	d033      	beq.n	8007344 <_printf_float+0x26c>
 80072dc:	2301      	movs	r3, #1
 80072de:	4631      	mov	r1, r6
 80072e0:	4628      	mov	r0, r5
 80072e2:	4a35      	ldr	r2, [pc, #212]	; (80073b8 <_printf_float+0x2e0>)
 80072e4:	47b8      	blx	r7
 80072e6:	3001      	adds	r0, #1
 80072e8:	f43f af51 	beq.w	800718e <_printf_float+0xb6>
 80072ec:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80072f0:	429a      	cmp	r2, r3
 80072f2:	db02      	blt.n	80072fa <_printf_float+0x222>
 80072f4:	6823      	ldr	r3, [r4, #0]
 80072f6:	07d8      	lsls	r0, r3, #31
 80072f8:	d50f      	bpl.n	800731a <_printf_float+0x242>
 80072fa:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80072fe:	4631      	mov	r1, r6
 8007300:	4628      	mov	r0, r5
 8007302:	47b8      	blx	r7
 8007304:	3001      	adds	r0, #1
 8007306:	f43f af42 	beq.w	800718e <_printf_float+0xb6>
 800730a:	f04f 0800 	mov.w	r8, #0
 800730e:	f104 091a 	add.w	r9, r4, #26
 8007312:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007314:	3b01      	subs	r3, #1
 8007316:	4543      	cmp	r3, r8
 8007318:	dc09      	bgt.n	800732e <_printf_float+0x256>
 800731a:	6823      	ldr	r3, [r4, #0]
 800731c:	079b      	lsls	r3, r3, #30
 800731e:	f100 8102 	bmi.w	8007526 <_printf_float+0x44e>
 8007322:	68e0      	ldr	r0, [r4, #12]
 8007324:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007326:	4298      	cmp	r0, r3
 8007328:	bfb8      	it	lt
 800732a:	4618      	movlt	r0, r3
 800732c:	e731      	b.n	8007192 <_printf_float+0xba>
 800732e:	2301      	movs	r3, #1
 8007330:	464a      	mov	r2, r9
 8007332:	4631      	mov	r1, r6
 8007334:	4628      	mov	r0, r5
 8007336:	47b8      	blx	r7
 8007338:	3001      	adds	r0, #1
 800733a:	f43f af28 	beq.w	800718e <_printf_float+0xb6>
 800733e:	f108 0801 	add.w	r8, r8, #1
 8007342:	e7e6      	b.n	8007312 <_printf_float+0x23a>
 8007344:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007346:	2b00      	cmp	r3, #0
 8007348:	dc38      	bgt.n	80073bc <_printf_float+0x2e4>
 800734a:	2301      	movs	r3, #1
 800734c:	4631      	mov	r1, r6
 800734e:	4628      	mov	r0, r5
 8007350:	4a19      	ldr	r2, [pc, #100]	; (80073b8 <_printf_float+0x2e0>)
 8007352:	47b8      	blx	r7
 8007354:	3001      	adds	r0, #1
 8007356:	f43f af1a 	beq.w	800718e <_printf_float+0xb6>
 800735a:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800735e:	4313      	orrs	r3, r2
 8007360:	d102      	bne.n	8007368 <_printf_float+0x290>
 8007362:	6823      	ldr	r3, [r4, #0]
 8007364:	07d9      	lsls	r1, r3, #31
 8007366:	d5d8      	bpl.n	800731a <_printf_float+0x242>
 8007368:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800736c:	4631      	mov	r1, r6
 800736e:	4628      	mov	r0, r5
 8007370:	47b8      	blx	r7
 8007372:	3001      	adds	r0, #1
 8007374:	f43f af0b 	beq.w	800718e <_printf_float+0xb6>
 8007378:	f04f 0900 	mov.w	r9, #0
 800737c:	f104 0a1a 	add.w	sl, r4, #26
 8007380:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007382:	425b      	negs	r3, r3
 8007384:	454b      	cmp	r3, r9
 8007386:	dc01      	bgt.n	800738c <_printf_float+0x2b4>
 8007388:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800738a:	e794      	b.n	80072b6 <_printf_float+0x1de>
 800738c:	2301      	movs	r3, #1
 800738e:	4652      	mov	r2, sl
 8007390:	4631      	mov	r1, r6
 8007392:	4628      	mov	r0, r5
 8007394:	47b8      	blx	r7
 8007396:	3001      	adds	r0, #1
 8007398:	f43f aef9 	beq.w	800718e <_printf_float+0xb6>
 800739c:	f109 0901 	add.w	r9, r9, #1
 80073a0:	e7ee      	b.n	8007380 <_printf_float+0x2a8>
 80073a2:	bf00      	nop
 80073a4:	7fefffff 	.word	0x7fefffff
 80073a8:	0800a2a0 	.word	0x0800a2a0
 80073ac:	0800a2a4 	.word	0x0800a2a4
 80073b0:	0800a2ac 	.word	0x0800a2ac
 80073b4:	0800a2a8 	.word	0x0800a2a8
 80073b8:	0800a2b0 	.word	0x0800a2b0
 80073bc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80073be:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80073c0:	429a      	cmp	r2, r3
 80073c2:	bfa8      	it	ge
 80073c4:	461a      	movge	r2, r3
 80073c6:	2a00      	cmp	r2, #0
 80073c8:	4691      	mov	r9, r2
 80073ca:	dc37      	bgt.n	800743c <_printf_float+0x364>
 80073cc:	f04f 0b00 	mov.w	fp, #0
 80073d0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80073d4:	f104 021a 	add.w	r2, r4, #26
 80073d8:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 80073dc:	ebaa 0309 	sub.w	r3, sl, r9
 80073e0:	455b      	cmp	r3, fp
 80073e2:	dc33      	bgt.n	800744c <_printf_float+0x374>
 80073e4:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80073e8:	429a      	cmp	r2, r3
 80073ea:	db3b      	blt.n	8007464 <_printf_float+0x38c>
 80073ec:	6823      	ldr	r3, [r4, #0]
 80073ee:	07da      	lsls	r2, r3, #31
 80073f0:	d438      	bmi.n	8007464 <_printf_float+0x38c>
 80073f2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80073f4:	990d      	ldr	r1, [sp, #52]	; 0x34
 80073f6:	eba3 020a 	sub.w	r2, r3, sl
 80073fa:	eba3 0901 	sub.w	r9, r3, r1
 80073fe:	4591      	cmp	r9, r2
 8007400:	bfa8      	it	ge
 8007402:	4691      	movge	r9, r2
 8007404:	f1b9 0f00 	cmp.w	r9, #0
 8007408:	dc34      	bgt.n	8007474 <_printf_float+0x39c>
 800740a:	f04f 0800 	mov.w	r8, #0
 800740e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007412:	f104 0a1a 	add.w	sl, r4, #26
 8007416:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800741a:	1a9b      	subs	r3, r3, r2
 800741c:	eba3 0309 	sub.w	r3, r3, r9
 8007420:	4543      	cmp	r3, r8
 8007422:	f77f af7a 	ble.w	800731a <_printf_float+0x242>
 8007426:	2301      	movs	r3, #1
 8007428:	4652      	mov	r2, sl
 800742a:	4631      	mov	r1, r6
 800742c:	4628      	mov	r0, r5
 800742e:	47b8      	blx	r7
 8007430:	3001      	adds	r0, #1
 8007432:	f43f aeac 	beq.w	800718e <_printf_float+0xb6>
 8007436:	f108 0801 	add.w	r8, r8, #1
 800743a:	e7ec      	b.n	8007416 <_printf_float+0x33e>
 800743c:	4613      	mov	r3, r2
 800743e:	4631      	mov	r1, r6
 8007440:	4642      	mov	r2, r8
 8007442:	4628      	mov	r0, r5
 8007444:	47b8      	blx	r7
 8007446:	3001      	adds	r0, #1
 8007448:	d1c0      	bne.n	80073cc <_printf_float+0x2f4>
 800744a:	e6a0      	b.n	800718e <_printf_float+0xb6>
 800744c:	2301      	movs	r3, #1
 800744e:	4631      	mov	r1, r6
 8007450:	4628      	mov	r0, r5
 8007452:	920b      	str	r2, [sp, #44]	; 0x2c
 8007454:	47b8      	blx	r7
 8007456:	3001      	adds	r0, #1
 8007458:	f43f ae99 	beq.w	800718e <_printf_float+0xb6>
 800745c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800745e:	f10b 0b01 	add.w	fp, fp, #1
 8007462:	e7b9      	b.n	80073d8 <_printf_float+0x300>
 8007464:	4631      	mov	r1, r6
 8007466:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800746a:	4628      	mov	r0, r5
 800746c:	47b8      	blx	r7
 800746e:	3001      	adds	r0, #1
 8007470:	d1bf      	bne.n	80073f2 <_printf_float+0x31a>
 8007472:	e68c      	b.n	800718e <_printf_float+0xb6>
 8007474:	464b      	mov	r3, r9
 8007476:	4631      	mov	r1, r6
 8007478:	4628      	mov	r0, r5
 800747a:	eb08 020a 	add.w	r2, r8, sl
 800747e:	47b8      	blx	r7
 8007480:	3001      	adds	r0, #1
 8007482:	d1c2      	bne.n	800740a <_printf_float+0x332>
 8007484:	e683      	b.n	800718e <_printf_float+0xb6>
 8007486:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007488:	2a01      	cmp	r2, #1
 800748a:	dc01      	bgt.n	8007490 <_printf_float+0x3b8>
 800748c:	07db      	lsls	r3, r3, #31
 800748e:	d537      	bpl.n	8007500 <_printf_float+0x428>
 8007490:	2301      	movs	r3, #1
 8007492:	4642      	mov	r2, r8
 8007494:	4631      	mov	r1, r6
 8007496:	4628      	mov	r0, r5
 8007498:	47b8      	blx	r7
 800749a:	3001      	adds	r0, #1
 800749c:	f43f ae77 	beq.w	800718e <_printf_float+0xb6>
 80074a0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80074a4:	4631      	mov	r1, r6
 80074a6:	4628      	mov	r0, r5
 80074a8:	47b8      	blx	r7
 80074aa:	3001      	adds	r0, #1
 80074ac:	f43f ae6f 	beq.w	800718e <_printf_float+0xb6>
 80074b0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80074b4:	2200      	movs	r2, #0
 80074b6:	2300      	movs	r3, #0
 80074b8:	f7f9 fa76 	bl	80009a8 <__aeabi_dcmpeq>
 80074bc:	b9d8      	cbnz	r0, 80074f6 <_printf_float+0x41e>
 80074be:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80074c0:	f108 0201 	add.w	r2, r8, #1
 80074c4:	3b01      	subs	r3, #1
 80074c6:	4631      	mov	r1, r6
 80074c8:	4628      	mov	r0, r5
 80074ca:	47b8      	blx	r7
 80074cc:	3001      	adds	r0, #1
 80074ce:	d10e      	bne.n	80074ee <_printf_float+0x416>
 80074d0:	e65d      	b.n	800718e <_printf_float+0xb6>
 80074d2:	2301      	movs	r3, #1
 80074d4:	464a      	mov	r2, r9
 80074d6:	4631      	mov	r1, r6
 80074d8:	4628      	mov	r0, r5
 80074da:	47b8      	blx	r7
 80074dc:	3001      	adds	r0, #1
 80074de:	f43f ae56 	beq.w	800718e <_printf_float+0xb6>
 80074e2:	f108 0801 	add.w	r8, r8, #1
 80074e6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80074e8:	3b01      	subs	r3, #1
 80074ea:	4543      	cmp	r3, r8
 80074ec:	dcf1      	bgt.n	80074d2 <_printf_float+0x3fa>
 80074ee:	4653      	mov	r3, sl
 80074f0:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80074f4:	e6e0      	b.n	80072b8 <_printf_float+0x1e0>
 80074f6:	f04f 0800 	mov.w	r8, #0
 80074fa:	f104 091a 	add.w	r9, r4, #26
 80074fe:	e7f2      	b.n	80074e6 <_printf_float+0x40e>
 8007500:	2301      	movs	r3, #1
 8007502:	4642      	mov	r2, r8
 8007504:	e7df      	b.n	80074c6 <_printf_float+0x3ee>
 8007506:	2301      	movs	r3, #1
 8007508:	464a      	mov	r2, r9
 800750a:	4631      	mov	r1, r6
 800750c:	4628      	mov	r0, r5
 800750e:	47b8      	blx	r7
 8007510:	3001      	adds	r0, #1
 8007512:	f43f ae3c 	beq.w	800718e <_printf_float+0xb6>
 8007516:	f108 0801 	add.w	r8, r8, #1
 800751a:	68e3      	ldr	r3, [r4, #12]
 800751c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800751e:	1a5b      	subs	r3, r3, r1
 8007520:	4543      	cmp	r3, r8
 8007522:	dcf0      	bgt.n	8007506 <_printf_float+0x42e>
 8007524:	e6fd      	b.n	8007322 <_printf_float+0x24a>
 8007526:	f04f 0800 	mov.w	r8, #0
 800752a:	f104 0919 	add.w	r9, r4, #25
 800752e:	e7f4      	b.n	800751a <_printf_float+0x442>

08007530 <_printf_common>:
 8007530:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007534:	4616      	mov	r6, r2
 8007536:	4699      	mov	r9, r3
 8007538:	688a      	ldr	r2, [r1, #8]
 800753a:	690b      	ldr	r3, [r1, #16]
 800753c:	4607      	mov	r7, r0
 800753e:	4293      	cmp	r3, r2
 8007540:	bfb8      	it	lt
 8007542:	4613      	movlt	r3, r2
 8007544:	6033      	str	r3, [r6, #0]
 8007546:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800754a:	460c      	mov	r4, r1
 800754c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007550:	b10a      	cbz	r2, 8007556 <_printf_common+0x26>
 8007552:	3301      	adds	r3, #1
 8007554:	6033      	str	r3, [r6, #0]
 8007556:	6823      	ldr	r3, [r4, #0]
 8007558:	0699      	lsls	r1, r3, #26
 800755a:	bf42      	ittt	mi
 800755c:	6833      	ldrmi	r3, [r6, #0]
 800755e:	3302      	addmi	r3, #2
 8007560:	6033      	strmi	r3, [r6, #0]
 8007562:	6825      	ldr	r5, [r4, #0]
 8007564:	f015 0506 	ands.w	r5, r5, #6
 8007568:	d106      	bne.n	8007578 <_printf_common+0x48>
 800756a:	f104 0a19 	add.w	sl, r4, #25
 800756e:	68e3      	ldr	r3, [r4, #12]
 8007570:	6832      	ldr	r2, [r6, #0]
 8007572:	1a9b      	subs	r3, r3, r2
 8007574:	42ab      	cmp	r3, r5
 8007576:	dc28      	bgt.n	80075ca <_printf_common+0x9a>
 8007578:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800757c:	1e13      	subs	r3, r2, #0
 800757e:	6822      	ldr	r2, [r4, #0]
 8007580:	bf18      	it	ne
 8007582:	2301      	movne	r3, #1
 8007584:	0692      	lsls	r2, r2, #26
 8007586:	d42d      	bmi.n	80075e4 <_printf_common+0xb4>
 8007588:	4649      	mov	r1, r9
 800758a:	4638      	mov	r0, r7
 800758c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007590:	47c0      	blx	r8
 8007592:	3001      	adds	r0, #1
 8007594:	d020      	beq.n	80075d8 <_printf_common+0xa8>
 8007596:	6823      	ldr	r3, [r4, #0]
 8007598:	68e5      	ldr	r5, [r4, #12]
 800759a:	f003 0306 	and.w	r3, r3, #6
 800759e:	2b04      	cmp	r3, #4
 80075a0:	bf18      	it	ne
 80075a2:	2500      	movne	r5, #0
 80075a4:	6832      	ldr	r2, [r6, #0]
 80075a6:	f04f 0600 	mov.w	r6, #0
 80075aa:	68a3      	ldr	r3, [r4, #8]
 80075ac:	bf08      	it	eq
 80075ae:	1aad      	subeq	r5, r5, r2
 80075b0:	6922      	ldr	r2, [r4, #16]
 80075b2:	bf08      	it	eq
 80075b4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80075b8:	4293      	cmp	r3, r2
 80075ba:	bfc4      	itt	gt
 80075bc:	1a9b      	subgt	r3, r3, r2
 80075be:	18ed      	addgt	r5, r5, r3
 80075c0:	341a      	adds	r4, #26
 80075c2:	42b5      	cmp	r5, r6
 80075c4:	d11a      	bne.n	80075fc <_printf_common+0xcc>
 80075c6:	2000      	movs	r0, #0
 80075c8:	e008      	b.n	80075dc <_printf_common+0xac>
 80075ca:	2301      	movs	r3, #1
 80075cc:	4652      	mov	r2, sl
 80075ce:	4649      	mov	r1, r9
 80075d0:	4638      	mov	r0, r7
 80075d2:	47c0      	blx	r8
 80075d4:	3001      	adds	r0, #1
 80075d6:	d103      	bne.n	80075e0 <_printf_common+0xb0>
 80075d8:	f04f 30ff 	mov.w	r0, #4294967295
 80075dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80075e0:	3501      	adds	r5, #1
 80075e2:	e7c4      	b.n	800756e <_printf_common+0x3e>
 80075e4:	2030      	movs	r0, #48	; 0x30
 80075e6:	18e1      	adds	r1, r4, r3
 80075e8:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80075ec:	1c5a      	adds	r2, r3, #1
 80075ee:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80075f2:	4422      	add	r2, r4
 80075f4:	3302      	adds	r3, #2
 80075f6:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80075fa:	e7c5      	b.n	8007588 <_printf_common+0x58>
 80075fc:	2301      	movs	r3, #1
 80075fe:	4622      	mov	r2, r4
 8007600:	4649      	mov	r1, r9
 8007602:	4638      	mov	r0, r7
 8007604:	47c0      	blx	r8
 8007606:	3001      	adds	r0, #1
 8007608:	d0e6      	beq.n	80075d8 <_printf_common+0xa8>
 800760a:	3601      	adds	r6, #1
 800760c:	e7d9      	b.n	80075c2 <_printf_common+0x92>
	...

08007610 <_printf_i>:
 8007610:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007614:	7e0f      	ldrb	r7, [r1, #24]
 8007616:	4691      	mov	r9, r2
 8007618:	2f78      	cmp	r7, #120	; 0x78
 800761a:	4680      	mov	r8, r0
 800761c:	460c      	mov	r4, r1
 800761e:	469a      	mov	sl, r3
 8007620:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007622:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8007626:	d807      	bhi.n	8007638 <_printf_i+0x28>
 8007628:	2f62      	cmp	r7, #98	; 0x62
 800762a:	d80a      	bhi.n	8007642 <_printf_i+0x32>
 800762c:	2f00      	cmp	r7, #0
 800762e:	f000 80d9 	beq.w	80077e4 <_printf_i+0x1d4>
 8007632:	2f58      	cmp	r7, #88	; 0x58
 8007634:	f000 80a4 	beq.w	8007780 <_printf_i+0x170>
 8007638:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800763c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007640:	e03a      	b.n	80076b8 <_printf_i+0xa8>
 8007642:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007646:	2b15      	cmp	r3, #21
 8007648:	d8f6      	bhi.n	8007638 <_printf_i+0x28>
 800764a:	a101      	add	r1, pc, #4	; (adr r1, 8007650 <_printf_i+0x40>)
 800764c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007650:	080076a9 	.word	0x080076a9
 8007654:	080076bd 	.word	0x080076bd
 8007658:	08007639 	.word	0x08007639
 800765c:	08007639 	.word	0x08007639
 8007660:	08007639 	.word	0x08007639
 8007664:	08007639 	.word	0x08007639
 8007668:	080076bd 	.word	0x080076bd
 800766c:	08007639 	.word	0x08007639
 8007670:	08007639 	.word	0x08007639
 8007674:	08007639 	.word	0x08007639
 8007678:	08007639 	.word	0x08007639
 800767c:	080077cb 	.word	0x080077cb
 8007680:	080076ed 	.word	0x080076ed
 8007684:	080077ad 	.word	0x080077ad
 8007688:	08007639 	.word	0x08007639
 800768c:	08007639 	.word	0x08007639
 8007690:	080077ed 	.word	0x080077ed
 8007694:	08007639 	.word	0x08007639
 8007698:	080076ed 	.word	0x080076ed
 800769c:	08007639 	.word	0x08007639
 80076a0:	08007639 	.word	0x08007639
 80076a4:	080077b5 	.word	0x080077b5
 80076a8:	682b      	ldr	r3, [r5, #0]
 80076aa:	1d1a      	adds	r2, r3, #4
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	602a      	str	r2, [r5, #0]
 80076b0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80076b4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80076b8:	2301      	movs	r3, #1
 80076ba:	e0a4      	b.n	8007806 <_printf_i+0x1f6>
 80076bc:	6820      	ldr	r0, [r4, #0]
 80076be:	6829      	ldr	r1, [r5, #0]
 80076c0:	0606      	lsls	r6, r0, #24
 80076c2:	f101 0304 	add.w	r3, r1, #4
 80076c6:	d50a      	bpl.n	80076de <_printf_i+0xce>
 80076c8:	680e      	ldr	r6, [r1, #0]
 80076ca:	602b      	str	r3, [r5, #0]
 80076cc:	2e00      	cmp	r6, #0
 80076ce:	da03      	bge.n	80076d8 <_printf_i+0xc8>
 80076d0:	232d      	movs	r3, #45	; 0x2d
 80076d2:	4276      	negs	r6, r6
 80076d4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80076d8:	230a      	movs	r3, #10
 80076da:	485e      	ldr	r0, [pc, #376]	; (8007854 <_printf_i+0x244>)
 80076dc:	e019      	b.n	8007712 <_printf_i+0x102>
 80076de:	680e      	ldr	r6, [r1, #0]
 80076e0:	f010 0f40 	tst.w	r0, #64	; 0x40
 80076e4:	602b      	str	r3, [r5, #0]
 80076e6:	bf18      	it	ne
 80076e8:	b236      	sxthne	r6, r6
 80076ea:	e7ef      	b.n	80076cc <_printf_i+0xbc>
 80076ec:	682b      	ldr	r3, [r5, #0]
 80076ee:	6820      	ldr	r0, [r4, #0]
 80076f0:	1d19      	adds	r1, r3, #4
 80076f2:	6029      	str	r1, [r5, #0]
 80076f4:	0601      	lsls	r1, r0, #24
 80076f6:	d501      	bpl.n	80076fc <_printf_i+0xec>
 80076f8:	681e      	ldr	r6, [r3, #0]
 80076fa:	e002      	b.n	8007702 <_printf_i+0xf2>
 80076fc:	0646      	lsls	r6, r0, #25
 80076fe:	d5fb      	bpl.n	80076f8 <_printf_i+0xe8>
 8007700:	881e      	ldrh	r6, [r3, #0]
 8007702:	2f6f      	cmp	r7, #111	; 0x6f
 8007704:	bf0c      	ite	eq
 8007706:	2308      	moveq	r3, #8
 8007708:	230a      	movne	r3, #10
 800770a:	4852      	ldr	r0, [pc, #328]	; (8007854 <_printf_i+0x244>)
 800770c:	2100      	movs	r1, #0
 800770e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007712:	6865      	ldr	r5, [r4, #4]
 8007714:	2d00      	cmp	r5, #0
 8007716:	bfa8      	it	ge
 8007718:	6821      	ldrge	r1, [r4, #0]
 800771a:	60a5      	str	r5, [r4, #8]
 800771c:	bfa4      	itt	ge
 800771e:	f021 0104 	bicge.w	r1, r1, #4
 8007722:	6021      	strge	r1, [r4, #0]
 8007724:	b90e      	cbnz	r6, 800772a <_printf_i+0x11a>
 8007726:	2d00      	cmp	r5, #0
 8007728:	d04d      	beq.n	80077c6 <_printf_i+0x1b6>
 800772a:	4615      	mov	r5, r2
 800772c:	fbb6 f1f3 	udiv	r1, r6, r3
 8007730:	fb03 6711 	mls	r7, r3, r1, r6
 8007734:	5dc7      	ldrb	r7, [r0, r7]
 8007736:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800773a:	4637      	mov	r7, r6
 800773c:	42bb      	cmp	r3, r7
 800773e:	460e      	mov	r6, r1
 8007740:	d9f4      	bls.n	800772c <_printf_i+0x11c>
 8007742:	2b08      	cmp	r3, #8
 8007744:	d10b      	bne.n	800775e <_printf_i+0x14e>
 8007746:	6823      	ldr	r3, [r4, #0]
 8007748:	07de      	lsls	r6, r3, #31
 800774a:	d508      	bpl.n	800775e <_printf_i+0x14e>
 800774c:	6923      	ldr	r3, [r4, #16]
 800774e:	6861      	ldr	r1, [r4, #4]
 8007750:	4299      	cmp	r1, r3
 8007752:	bfde      	ittt	le
 8007754:	2330      	movle	r3, #48	; 0x30
 8007756:	f805 3c01 	strble.w	r3, [r5, #-1]
 800775a:	f105 35ff 	addle.w	r5, r5, #4294967295
 800775e:	1b52      	subs	r2, r2, r5
 8007760:	6122      	str	r2, [r4, #16]
 8007762:	464b      	mov	r3, r9
 8007764:	4621      	mov	r1, r4
 8007766:	4640      	mov	r0, r8
 8007768:	f8cd a000 	str.w	sl, [sp]
 800776c:	aa03      	add	r2, sp, #12
 800776e:	f7ff fedf 	bl	8007530 <_printf_common>
 8007772:	3001      	adds	r0, #1
 8007774:	d14c      	bne.n	8007810 <_printf_i+0x200>
 8007776:	f04f 30ff 	mov.w	r0, #4294967295
 800777a:	b004      	add	sp, #16
 800777c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007780:	4834      	ldr	r0, [pc, #208]	; (8007854 <_printf_i+0x244>)
 8007782:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8007786:	6829      	ldr	r1, [r5, #0]
 8007788:	6823      	ldr	r3, [r4, #0]
 800778a:	f851 6b04 	ldr.w	r6, [r1], #4
 800778e:	6029      	str	r1, [r5, #0]
 8007790:	061d      	lsls	r5, r3, #24
 8007792:	d514      	bpl.n	80077be <_printf_i+0x1ae>
 8007794:	07df      	lsls	r7, r3, #31
 8007796:	bf44      	itt	mi
 8007798:	f043 0320 	orrmi.w	r3, r3, #32
 800779c:	6023      	strmi	r3, [r4, #0]
 800779e:	b91e      	cbnz	r6, 80077a8 <_printf_i+0x198>
 80077a0:	6823      	ldr	r3, [r4, #0]
 80077a2:	f023 0320 	bic.w	r3, r3, #32
 80077a6:	6023      	str	r3, [r4, #0]
 80077a8:	2310      	movs	r3, #16
 80077aa:	e7af      	b.n	800770c <_printf_i+0xfc>
 80077ac:	6823      	ldr	r3, [r4, #0]
 80077ae:	f043 0320 	orr.w	r3, r3, #32
 80077b2:	6023      	str	r3, [r4, #0]
 80077b4:	2378      	movs	r3, #120	; 0x78
 80077b6:	4828      	ldr	r0, [pc, #160]	; (8007858 <_printf_i+0x248>)
 80077b8:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80077bc:	e7e3      	b.n	8007786 <_printf_i+0x176>
 80077be:	0659      	lsls	r1, r3, #25
 80077c0:	bf48      	it	mi
 80077c2:	b2b6      	uxthmi	r6, r6
 80077c4:	e7e6      	b.n	8007794 <_printf_i+0x184>
 80077c6:	4615      	mov	r5, r2
 80077c8:	e7bb      	b.n	8007742 <_printf_i+0x132>
 80077ca:	682b      	ldr	r3, [r5, #0]
 80077cc:	6826      	ldr	r6, [r4, #0]
 80077ce:	1d18      	adds	r0, r3, #4
 80077d0:	6961      	ldr	r1, [r4, #20]
 80077d2:	6028      	str	r0, [r5, #0]
 80077d4:	0635      	lsls	r5, r6, #24
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	d501      	bpl.n	80077de <_printf_i+0x1ce>
 80077da:	6019      	str	r1, [r3, #0]
 80077dc:	e002      	b.n	80077e4 <_printf_i+0x1d4>
 80077de:	0670      	lsls	r0, r6, #25
 80077e0:	d5fb      	bpl.n	80077da <_printf_i+0x1ca>
 80077e2:	8019      	strh	r1, [r3, #0]
 80077e4:	2300      	movs	r3, #0
 80077e6:	4615      	mov	r5, r2
 80077e8:	6123      	str	r3, [r4, #16]
 80077ea:	e7ba      	b.n	8007762 <_printf_i+0x152>
 80077ec:	682b      	ldr	r3, [r5, #0]
 80077ee:	2100      	movs	r1, #0
 80077f0:	1d1a      	adds	r2, r3, #4
 80077f2:	602a      	str	r2, [r5, #0]
 80077f4:	681d      	ldr	r5, [r3, #0]
 80077f6:	6862      	ldr	r2, [r4, #4]
 80077f8:	4628      	mov	r0, r5
 80077fa:	f000 fee7 	bl	80085cc <memchr>
 80077fe:	b108      	cbz	r0, 8007804 <_printf_i+0x1f4>
 8007800:	1b40      	subs	r0, r0, r5
 8007802:	6060      	str	r0, [r4, #4]
 8007804:	6863      	ldr	r3, [r4, #4]
 8007806:	6123      	str	r3, [r4, #16]
 8007808:	2300      	movs	r3, #0
 800780a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800780e:	e7a8      	b.n	8007762 <_printf_i+0x152>
 8007810:	462a      	mov	r2, r5
 8007812:	4649      	mov	r1, r9
 8007814:	4640      	mov	r0, r8
 8007816:	6923      	ldr	r3, [r4, #16]
 8007818:	47d0      	blx	sl
 800781a:	3001      	adds	r0, #1
 800781c:	d0ab      	beq.n	8007776 <_printf_i+0x166>
 800781e:	6823      	ldr	r3, [r4, #0]
 8007820:	079b      	lsls	r3, r3, #30
 8007822:	d413      	bmi.n	800784c <_printf_i+0x23c>
 8007824:	68e0      	ldr	r0, [r4, #12]
 8007826:	9b03      	ldr	r3, [sp, #12]
 8007828:	4298      	cmp	r0, r3
 800782a:	bfb8      	it	lt
 800782c:	4618      	movlt	r0, r3
 800782e:	e7a4      	b.n	800777a <_printf_i+0x16a>
 8007830:	2301      	movs	r3, #1
 8007832:	4632      	mov	r2, r6
 8007834:	4649      	mov	r1, r9
 8007836:	4640      	mov	r0, r8
 8007838:	47d0      	blx	sl
 800783a:	3001      	adds	r0, #1
 800783c:	d09b      	beq.n	8007776 <_printf_i+0x166>
 800783e:	3501      	adds	r5, #1
 8007840:	68e3      	ldr	r3, [r4, #12]
 8007842:	9903      	ldr	r1, [sp, #12]
 8007844:	1a5b      	subs	r3, r3, r1
 8007846:	42ab      	cmp	r3, r5
 8007848:	dcf2      	bgt.n	8007830 <_printf_i+0x220>
 800784a:	e7eb      	b.n	8007824 <_printf_i+0x214>
 800784c:	2500      	movs	r5, #0
 800784e:	f104 0619 	add.w	r6, r4, #25
 8007852:	e7f5      	b.n	8007840 <_printf_i+0x230>
 8007854:	0800a2b2 	.word	0x0800a2b2
 8007858:	0800a2c3 	.word	0x0800a2c3

0800785c <siprintf>:
 800785c:	b40e      	push	{r1, r2, r3}
 800785e:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007862:	b500      	push	{lr}
 8007864:	b09c      	sub	sp, #112	; 0x70
 8007866:	ab1d      	add	r3, sp, #116	; 0x74
 8007868:	9002      	str	r0, [sp, #8]
 800786a:	9006      	str	r0, [sp, #24]
 800786c:	9107      	str	r1, [sp, #28]
 800786e:	9104      	str	r1, [sp, #16]
 8007870:	4808      	ldr	r0, [pc, #32]	; (8007894 <siprintf+0x38>)
 8007872:	4909      	ldr	r1, [pc, #36]	; (8007898 <siprintf+0x3c>)
 8007874:	f853 2b04 	ldr.w	r2, [r3], #4
 8007878:	9105      	str	r1, [sp, #20]
 800787a:	6800      	ldr	r0, [r0, #0]
 800787c:	a902      	add	r1, sp, #8
 800787e:	9301      	str	r3, [sp, #4]
 8007880:	f001 fb8e 	bl	8008fa0 <_svfiprintf_r>
 8007884:	2200      	movs	r2, #0
 8007886:	9b02      	ldr	r3, [sp, #8]
 8007888:	701a      	strb	r2, [r3, #0]
 800788a:	b01c      	add	sp, #112	; 0x70
 800788c:	f85d eb04 	ldr.w	lr, [sp], #4
 8007890:	b003      	add	sp, #12
 8007892:	4770      	bx	lr
 8007894:	20000024 	.word	0x20000024
 8007898:	ffff0208 	.word	0xffff0208

0800789c <strcat>:
 800789c:	4602      	mov	r2, r0
 800789e:	b510      	push	{r4, lr}
 80078a0:	7814      	ldrb	r4, [r2, #0]
 80078a2:	4613      	mov	r3, r2
 80078a4:	3201      	adds	r2, #1
 80078a6:	2c00      	cmp	r4, #0
 80078a8:	d1fa      	bne.n	80078a0 <strcat+0x4>
 80078aa:	3b01      	subs	r3, #1
 80078ac:	f811 2b01 	ldrb.w	r2, [r1], #1
 80078b0:	f803 2f01 	strb.w	r2, [r3, #1]!
 80078b4:	2a00      	cmp	r2, #0
 80078b6:	d1f9      	bne.n	80078ac <strcat+0x10>
 80078b8:	bd10      	pop	{r4, pc}

080078ba <quorem>:
 80078ba:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80078be:	6903      	ldr	r3, [r0, #16]
 80078c0:	690c      	ldr	r4, [r1, #16]
 80078c2:	4607      	mov	r7, r0
 80078c4:	42a3      	cmp	r3, r4
 80078c6:	f2c0 8082 	blt.w	80079ce <quorem+0x114>
 80078ca:	3c01      	subs	r4, #1
 80078cc:	f100 0514 	add.w	r5, r0, #20
 80078d0:	f101 0814 	add.w	r8, r1, #20
 80078d4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80078d8:	9301      	str	r3, [sp, #4]
 80078da:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80078de:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80078e2:	3301      	adds	r3, #1
 80078e4:	429a      	cmp	r2, r3
 80078e6:	fbb2 f6f3 	udiv	r6, r2, r3
 80078ea:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80078ee:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80078f2:	d331      	bcc.n	8007958 <quorem+0x9e>
 80078f4:	f04f 0e00 	mov.w	lr, #0
 80078f8:	4640      	mov	r0, r8
 80078fa:	46ac      	mov	ip, r5
 80078fc:	46f2      	mov	sl, lr
 80078fe:	f850 2b04 	ldr.w	r2, [r0], #4
 8007902:	b293      	uxth	r3, r2
 8007904:	fb06 e303 	mla	r3, r6, r3, lr
 8007908:	0c12      	lsrs	r2, r2, #16
 800790a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800790e:	b29b      	uxth	r3, r3
 8007910:	fb06 e202 	mla	r2, r6, r2, lr
 8007914:	ebaa 0303 	sub.w	r3, sl, r3
 8007918:	f8dc a000 	ldr.w	sl, [ip]
 800791c:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007920:	fa1f fa8a 	uxth.w	sl, sl
 8007924:	4453      	add	r3, sl
 8007926:	f8dc a000 	ldr.w	sl, [ip]
 800792a:	b292      	uxth	r2, r2
 800792c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8007930:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007934:	b29b      	uxth	r3, r3
 8007936:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800793a:	4581      	cmp	r9, r0
 800793c:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8007940:	f84c 3b04 	str.w	r3, [ip], #4
 8007944:	d2db      	bcs.n	80078fe <quorem+0x44>
 8007946:	f855 300b 	ldr.w	r3, [r5, fp]
 800794a:	b92b      	cbnz	r3, 8007958 <quorem+0x9e>
 800794c:	9b01      	ldr	r3, [sp, #4]
 800794e:	3b04      	subs	r3, #4
 8007950:	429d      	cmp	r5, r3
 8007952:	461a      	mov	r2, r3
 8007954:	d32f      	bcc.n	80079b6 <quorem+0xfc>
 8007956:	613c      	str	r4, [r7, #16]
 8007958:	4638      	mov	r0, r7
 800795a:	f001 f8d1 	bl	8008b00 <__mcmp>
 800795e:	2800      	cmp	r0, #0
 8007960:	db25      	blt.n	80079ae <quorem+0xf4>
 8007962:	4628      	mov	r0, r5
 8007964:	f04f 0c00 	mov.w	ip, #0
 8007968:	3601      	adds	r6, #1
 800796a:	f858 1b04 	ldr.w	r1, [r8], #4
 800796e:	f8d0 e000 	ldr.w	lr, [r0]
 8007972:	b28b      	uxth	r3, r1
 8007974:	ebac 0303 	sub.w	r3, ip, r3
 8007978:	fa1f f28e 	uxth.w	r2, lr
 800797c:	4413      	add	r3, r2
 800797e:	0c0a      	lsrs	r2, r1, #16
 8007980:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8007984:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007988:	b29b      	uxth	r3, r3
 800798a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800798e:	45c1      	cmp	r9, r8
 8007990:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8007994:	f840 3b04 	str.w	r3, [r0], #4
 8007998:	d2e7      	bcs.n	800796a <quorem+0xb0>
 800799a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800799e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80079a2:	b922      	cbnz	r2, 80079ae <quorem+0xf4>
 80079a4:	3b04      	subs	r3, #4
 80079a6:	429d      	cmp	r5, r3
 80079a8:	461a      	mov	r2, r3
 80079aa:	d30a      	bcc.n	80079c2 <quorem+0x108>
 80079ac:	613c      	str	r4, [r7, #16]
 80079ae:	4630      	mov	r0, r6
 80079b0:	b003      	add	sp, #12
 80079b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80079b6:	6812      	ldr	r2, [r2, #0]
 80079b8:	3b04      	subs	r3, #4
 80079ba:	2a00      	cmp	r2, #0
 80079bc:	d1cb      	bne.n	8007956 <quorem+0x9c>
 80079be:	3c01      	subs	r4, #1
 80079c0:	e7c6      	b.n	8007950 <quorem+0x96>
 80079c2:	6812      	ldr	r2, [r2, #0]
 80079c4:	3b04      	subs	r3, #4
 80079c6:	2a00      	cmp	r2, #0
 80079c8:	d1f0      	bne.n	80079ac <quorem+0xf2>
 80079ca:	3c01      	subs	r4, #1
 80079cc:	e7eb      	b.n	80079a6 <quorem+0xec>
 80079ce:	2000      	movs	r0, #0
 80079d0:	e7ee      	b.n	80079b0 <quorem+0xf6>
 80079d2:	0000      	movs	r0, r0
 80079d4:	0000      	movs	r0, r0
	...

080079d8 <_dtoa_r>:
 80079d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80079dc:	4616      	mov	r6, r2
 80079de:	461f      	mov	r7, r3
 80079e0:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80079e2:	b099      	sub	sp, #100	; 0x64
 80079e4:	4605      	mov	r5, r0
 80079e6:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80079ea:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 80079ee:	b974      	cbnz	r4, 8007a0e <_dtoa_r+0x36>
 80079f0:	2010      	movs	r0, #16
 80079f2:	f000 fde3 	bl	80085bc <malloc>
 80079f6:	4602      	mov	r2, r0
 80079f8:	6268      	str	r0, [r5, #36]	; 0x24
 80079fa:	b920      	cbnz	r0, 8007a06 <_dtoa_r+0x2e>
 80079fc:	21ea      	movs	r1, #234	; 0xea
 80079fe:	4ba8      	ldr	r3, [pc, #672]	; (8007ca0 <_dtoa_r+0x2c8>)
 8007a00:	48a8      	ldr	r0, [pc, #672]	; (8007ca4 <_dtoa_r+0x2cc>)
 8007a02:	f001 fbdd 	bl	80091c0 <__assert_func>
 8007a06:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007a0a:	6004      	str	r4, [r0, #0]
 8007a0c:	60c4      	str	r4, [r0, #12]
 8007a0e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007a10:	6819      	ldr	r1, [r3, #0]
 8007a12:	b151      	cbz	r1, 8007a2a <_dtoa_r+0x52>
 8007a14:	685a      	ldr	r2, [r3, #4]
 8007a16:	2301      	movs	r3, #1
 8007a18:	4093      	lsls	r3, r2
 8007a1a:	604a      	str	r2, [r1, #4]
 8007a1c:	608b      	str	r3, [r1, #8]
 8007a1e:	4628      	mov	r0, r5
 8007a20:	f000 fe30 	bl	8008684 <_Bfree>
 8007a24:	2200      	movs	r2, #0
 8007a26:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007a28:	601a      	str	r2, [r3, #0]
 8007a2a:	1e3b      	subs	r3, r7, #0
 8007a2c:	bfaf      	iteee	ge
 8007a2e:	2300      	movge	r3, #0
 8007a30:	2201      	movlt	r2, #1
 8007a32:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8007a36:	9305      	strlt	r3, [sp, #20]
 8007a38:	bfa8      	it	ge
 8007a3a:	f8c8 3000 	strge.w	r3, [r8]
 8007a3e:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8007a42:	4b99      	ldr	r3, [pc, #612]	; (8007ca8 <_dtoa_r+0x2d0>)
 8007a44:	bfb8      	it	lt
 8007a46:	f8c8 2000 	strlt.w	r2, [r8]
 8007a4a:	ea33 0309 	bics.w	r3, r3, r9
 8007a4e:	d119      	bne.n	8007a84 <_dtoa_r+0xac>
 8007a50:	f242 730f 	movw	r3, #9999	; 0x270f
 8007a54:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8007a56:	6013      	str	r3, [r2, #0]
 8007a58:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007a5c:	4333      	orrs	r3, r6
 8007a5e:	f000 857f 	beq.w	8008560 <_dtoa_r+0xb88>
 8007a62:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8007a64:	b953      	cbnz	r3, 8007a7c <_dtoa_r+0xa4>
 8007a66:	4b91      	ldr	r3, [pc, #580]	; (8007cac <_dtoa_r+0x2d4>)
 8007a68:	e022      	b.n	8007ab0 <_dtoa_r+0xd8>
 8007a6a:	4b91      	ldr	r3, [pc, #580]	; (8007cb0 <_dtoa_r+0x2d8>)
 8007a6c:	9303      	str	r3, [sp, #12]
 8007a6e:	3308      	adds	r3, #8
 8007a70:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8007a72:	6013      	str	r3, [r2, #0]
 8007a74:	9803      	ldr	r0, [sp, #12]
 8007a76:	b019      	add	sp, #100	; 0x64
 8007a78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a7c:	4b8b      	ldr	r3, [pc, #556]	; (8007cac <_dtoa_r+0x2d4>)
 8007a7e:	9303      	str	r3, [sp, #12]
 8007a80:	3303      	adds	r3, #3
 8007a82:	e7f5      	b.n	8007a70 <_dtoa_r+0x98>
 8007a84:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8007a88:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 8007a8c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007a90:	2200      	movs	r2, #0
 8007a92:	2300      	movs	r3, #0
 8007a94:	f7f8 ff88 	bl	80009a8 <__aeabi_dcmpeq>
 8007a98:	4680      	mov	r8, r0
 8007a9a:	b158      	cbz	r0, 8007ab4 <_dtoa_r+0xdc>
 8007a9c:	2301      	movs	r3, #1
 8007a9e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8007aa0:	6013      	str	r3, [r2, #0]
 8007aa2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8007aa4:	2b00      	cmp	r3, #0
 8007aa6:	f000 8558 	beq.w	800855a <_dtoa_r+0xb82>
 8007aaa:	4882      	ldr	r0, [pc, #520]	; (8007cb4 <_dtoa_r+0x2dc>)
 8007aac:	6018      	str	r0, [r3, #0]
 8007aae:	1e43      	subs	r3, r0, #1
 8007ab0:	9303      	str	r3, [sp, #12]
 8007ab2:	e7df      	b.n	8007a74 <_dtoa_r+0x9c>
 8007ab4:	ab16      	add	r3, sp, #88	; 0x58
 8007ab6:	9301      	str	r3, [sp, #4]
 8007ab8:	ab17      	add	r3, sp, #92	; 0x5c
 8007aba:	9300      	str	r3, [sp, #0]
 8007abc:	4628      	mov	r0, r5
 8007abe:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8007ac2:	f001 f8c5 	bl	8008c50 <__d2b>
 8007ac6:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8007aca:	4683      	mov	fp, r0
 8007acc:	2c00      	cmp	r4, #0
 8007ace:	d07f      	beq.n	8007bd0 <_dtoa_r+0x1f8>
 8007ad0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007ad4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007ad6:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8007ada:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007ade:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8007ae2:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8007ae6:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 8007aea:	2200      	movs	r2, #0
 8007aec:	4b72      	ldr	r3, [pc, #456]	; (8007cb8 <_dtoa_r+0x2e0>)
 8007aee:	f7f8 fb3b 	bl	8000168 <__aeabi_dsub>
 8007af2:	a365      	add	r3, pc, #404	; (adr r3, 8007c88 <_dtoa_r+0x2b0>)
 8007af4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007af8:	f7f8 fcee 	bl	80004d8 <__aeabi_dmul>
 8007afc:	a364      	add	r3, pc, #400	; (adr r3, 8007c90 <_dtoa_r+0x2b8>)
 8007afe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b02:	f7f8 fb33 	bl	800016c <__adddf3>
 8007b06:	4606      	mov	r6, r0
 8007b08:	4620      	mov	r0, r4
 8007b0a:	460f      	mov	r7, r1
 8007b0c:	f7f8 fc7a 	bl	8000404 <__aeabi_i2d>
 8007b10:	a361      	add	r3, pc, #388	; (adr r3, 8007c98 <_dtoa_r+0x2c0>)
 8007b12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b16:	f7f8 fcdf 	bl	80004d8 <__aeabi_dmul>
 8007b1a:	4602      	mov	r2, r0
 8007b1c:	460b      	mov	r3, r1
 8007b1e:	4630      	mov	r0, r6
 8007b20:	4639      	mov	r1, r7
 8007b22:	f7f8 fb23 	bl	800016c <__adddf3>
 8007b26:	4606      	mov	r6, r0
 8007b28:	460f      	mov	r7, r1
 8007b2a:	f7f8 ff85 	bl	8000a38 <__aeabi_d2iz>
 8007b2e:	2200      	movs	r2, #0
 8007b30:	4682      	mov	sl, r0
 8007b32:	2300      	movs	r3, #0
 8007b34:	4630      	mov	r0, r6
 8007b36:	4639      	mov	r1, r7
 8007b38:	f7f8 ff40 	bl	80009bc <__aeabi_dcmplt>
 8007b3c:	b148      	cbz	r0, 8007b52 <_dtoa_r+0x17a>
 8007b3e:	4650      	mov	r0, sl
 8007b40:	f7f8 fc60 	bl	8000404 <__aeabi_i2d>
 8007b44:	4632      	mov	r2, r6
 8007b46:	463b      	mov	r3, r7
 8007b48:	f7f8 ff2e 	bl	80009a8 <__aeabi_dcmpeq>
 8007b4c:	b908      	cbnz	r0, 8007b52 <_dtoa_r+0x17a>
 8007b4e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007b52:	f1ba 0f16 	cmp.w	sl, #22
 8007b56:	d858      	bhi.n	8007c0a <_dtoa_r+0x232>
 8007b58:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007b5c:	4b57      	ldr	r3, [pc, #348]	; (8007cbc <_dtoa_r+0x2e4>)
 8007b5e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8007b62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b66:	f7f8 ff29 	bl	80009bc <__aeabi_dcmplt>
 8007b6a:	2800      	cmp	r0, #0
 8007b6c:	d04f      	beq.n	8007c0e <_dtoa_r+0x236>
 8007b6e:	2300      	movs	r3, #0
 8007b70:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007b74:	930f      	str	r3, [sp, #60]	; 0x3c
 8007b76:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8007b78:	1b1c      	subs	r4, r3, r4
 8007b7a:	1e63      	subs	r3, r4, #1
 8007b7c:	9309      	str	r3, [sp, #36]	; 0x24
 8007b7e:	bf49      	itett	mi
 8007b80:	f1c4 0301 	rsbmi	r3, r4, #1
 8007b84:	2300      	movpl	r3, #0
 8007b86:	9306      	strmi	r3, [sp, #24]
 8007b88:	2300      	movmi	r3, #0
 8007b8a:	bf54      	ite	pl
 8007b8c:	9306      	strpl	r3, [sp, #24]
 8007b8e:	9309      	strmi	r3, [sp, #36]	; 0x24
 8007b90:	f1ba 0f00 	cmp.w	sl, #0
 8007b94:	db3d      	blt.n	8007c12 <_dtoa_r+0x23a>
 8007b96:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007b98:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8007b9c:	4453      	add	r3, sl
 8007b9e:	9309      	str	r3, [sp, #36]	; 0x24
 8007ba0:	2300      	movs	r3, #0
 8007ba2:	930a      	str	r3, [sp, #40]	; 0x28
 8007ba4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007ba6:	2b09      	cmp	r3, #9
 8007ba8:	f200 808c 	bhi.w	8007cc4 <_dtoa_r+0x2ec>
 8007bac:	2b05      	cmp	r3, #5
 8007bae:	bfc4      	itt	gt
 8007bb0:	3b04      	subgt	r3, #4
 8007bb2:	9322      	strgt	r3, [sp, #136]	; 0x88
 8007bb4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007bb6:	bfc8      	it	gt
 8007bb8:	2400      	movgt	r4, #0
 8007bba:	f1a3 0302 	sub.w	r3, r3, #2
 8007bbe:	bfd8      	it	le
 8007bc0:	2401      	movle	r4, #1
 8007bc2:	2b03      	cmp	r3, #3
 8007bc4:	f200 808a 	bhi.w	8007cdc <_dtoa_r+0x304>
 8007bc8:	e8df f003 	tbb	[pc, r3]
 8007bcc:	5b4d4f2d 	.word	0x5b4d4f2d
 8007bd0:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 8007bd4:	441c      	add	r4, r3
 8007bd6:	f204 4332 	addw	r3, r4, #1074	; 0x432
 8007bda:	2b20      	cmp	r3, #32
 8007bdc:	bfc3      	ittte	gt
 8007bde:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8007be2:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 8007be6:	fa09 f303 	lslgt.w	r3, r9, r3
 8007bea:	f1c3 0320 	rsble	r3, r3, #32
 8007bee:	bfc6      	itte	gt
 8007bf0:	fa26 f000 	lsrgt.w	r0, r6, r0
 8007bf4:	4318      	orrgt	r0, r3
 8007bf6:	fa06 f003 	lslle.w	r0, r6, r3
 8007bfa:	f7f8 fbf3 	bl	80003e4 <__aeabi_ui2d>
 8007bfe:	2301      	movs	r3, #1
 8007c00:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8007c04:	3c01      	subs	r4, #1
 8007c06:	9313      	str	r3, [sp, #76]	; 0x4c
 8007c08:	e76f      	b.n	8007aea <_dtoa_r+0x112>
 8007c0a:	2301      	movs	r3, #1
 8007c0c:	e7b2      	b.n	8007b74 <_dtoa_r+0x19c>
 8007c0e:	900f      	str	r0, [sp, #60]	; 0x3c
 8007c10:	e7b1      	b.n	8007b76 <_dtoa_r+0x19e>
 8007c12:	9b06      	ldr	r3, [sp, #24]
 8007c14:	eba3 030a 	sub.w	r3, r3, sl
 8007c18:	9306      	str	r3, [sp, #24]
 8007c1a:	f1ca 0300 	rsb	r3, sl, #0
 8007c1e:	930a      	str	r3, [sp, #40]	; 0x28
 8007c20:	2300      	movs	r3, #0
 8007c22:	930e      	str	r3, [sp, #56]	; 0x38
 8007c24:	e7be      	b.n	8007ba4 <_dtoa_r+0x1cc>
 8007c26:	2300      	movs	r3, #0
 8007c28:	930b      	str	r3, [sp, #44]	; 0x2c
 8007c2a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007c2c:	2b00      	cmp	r3, #0
 8007c2e:	dc58      	bgt.n	8007ce2 <_dtoa_r+0x30a>
 8007c30:	f04f 0901 	mov.w	r9, #1
 8007c34:	464b      	mov	r3, r9
 8007c36:	f8cd 9020 	str.w	r9, [sp, #32]
 8007c3a:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
 8007c3e:	2200      	movs	r2, #0
 8007c40:	6a68      	ldr	r0, [r5, #36]	; 0x24
 8007c42:	6042      	str	r2, [r0, #4]
 8007c44:	2204      	movs	r2, #4
 8007c46:	f102 0614 	add.w	r6, r2, #20
 8007c4a:	429e      	cmp	r6, r3
 8007c4c:	6841      	ldr	r1, [r0, #4]
 8007c4e:	d94e      	bls.n	8007cee <_dtoa_r+0x316>
 8007c50:	4628      	mov	r0, r5
 8007c52:	f000 fcd7 	bl	8008604 <_Balloc>
 8007c56:	9003      	str	r0, [sp, #12]
 8007c58:	2800      	cmp	r0, #0
 8007c5a:	d14c      	bne.n	8007cf6 <_dtoa_r+0x31e>
 8007c5c:	4602      	mov	r2, r0
 8007c5e:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8007c62:	4b17      	ldr	r3, [pc, #92]	; (8007cc0 <_dtoa_r+0x2e8>)
 8007c64:	e6cc      	b.n	8007a00 <_dtoa_r+0x28>
 8007c66:	2301      	movs	r3, #1
 8007c68:	e7de      	b.n	8007c28 <_dtoa_r+0x250>
 8007c6a:	2300      	movs	r3, #0
 8007c6c:	930b      	str	r3, [sp, #44]	; 0x2c
 8007c6e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007c70:	eb0a 0903 	add.w	r9, sl, r3
 8007c74:	f109 0301 	add.w	r3, r9, #1
 8007c78:	2b01      	cmp	r3, #1
 8007c7a:	9308      	str	r3, [sp, #32]
 8007c7c:	bfb8      	it	lt
 8007c7e:	2301      	movlt	r3, #1
 8007c80:	e7dd      	b.n	8007c3e <_dtoa_r+0x266>
 8007c82:	2301      	movs	r3, #1
 8007c84:	e7f2      	b.n	8007c6c <_dtoa_r+0x294>
 8007c86:	bf00      	nop
 8007c88:	636f4361 	.word	0x636f4361
 8007c8c:	3fd287a7 	.word	0x3fd287a7
 8007c90:	8b60c8b3 	.word	0x8b60c8b3
 8007c94:	3fc68a28 	.word	0x3fc68a28
 8007c98:	509f79fb 	.word	0x509f79fb
 8007c9c:	3fd34413 	.word	0x3fd34413
 8007ca0:	0800a2e1 	.word	0x0800a2e1
 8007ca4:	0800a2f8 	.word	0x0800a2f8
 8007ca8:	7ff00000 	.word	0x7ff00000
 8007cac:	0800a2dd 	.word	0x0800a2dd
 8007cb0:	0800a2d4 	.word	0x0800a2d4
 8007cb4:	0800a2b1 	.word	0x0800a2b1
 8007cb8:	3ff80000 	.word	0x3ff80000
 8007cbc:	0800a3e8 	.word	0x0800a3e8
 8007cc0:	0800a353 	.word	0x0800a353
 8007cc4:	2401      	movs	r4, #1
 8007cc6:	2300      	movs	r3, #0
 8007cc8:	940b      	str	r4, [sp, #44]	; 0x2c
 8007cca:	9322      	str	r3, [sp, #136]	; 0x88
 8007ccc:	f04f 39ff 	mov.w	r9, #4294967295
 8007cd0:	2200      	movs	r2, #0
 8007cd2:	2312      	movs	r3, #18
 8007cd4:	f8cd 9020 	str.w	r9, [sp, #32]
 8007cd8:	9223      	str	r2, [sp, #140]	; 0x8c
 8007cda:	e7b0      	b.n	8007c3e <_dtoa_r+0x266>
 8007cdc:	2301      	movs	r3, #1
 8007cde:	930b      	str	r3, [sp, #44]	; 0x2c
 8007ce0:	e7f4      	b.n	8007ccc <_dtoa_r+0x2f4>
 8007ce2:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
 8007ce6:	464b      	mov	r3, r9
 8007ce8:	f8cd 9020 	str.w	r9, [sp, #32]
 8007cec:	e7a7      	b.n	8007c3e <_dtoa_r+0x266>
 8007cee:	3101      	adds	r1, #1
 8007cf0:	6041      	str	r1, [r0, #4]
 8007cf2:	0052      	lsls	r2, r2, #1
 8007cf4:	e7a7      	b.n	8007c46 <_dtoa_r+0x26e>
 8007cf6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007cf8:	9a03      	ldr	r2, [sp, #12]
 8007cfa:	601a      	str	r2, [r3, #0]
 8007cfc:	9b08      	ldr	r3, [sp, #32]
 8007cfe:	2b0e      	cmp	r3, #14
 8007d00:	f200 80a8 	bhi.w	8007e54 <_dtoa_r+0x47c>
 8007d04:	2c00      	cmp	r4, #0
 8007d06:	f000 80a5 	beq.w	8007e54 <_dtoa_r+0x47c>
 8007d0a:	f1ba 0f00 	cmp.w	sl, #0
 8007d0e:	dd34      	ble.n	8007d7a <_dtoa_r+0x3a2>
 8007d10:	4a9a      	ldr	r2, [pc, #616]	; (8007f7c <_dtoa_r+0x5a4>)
 8007d12:	f00a 030f 	and.w	r3, sl, #15
 8007d16:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8007d1a:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8007d1e:	e9d3 3400 	ldrd	r3, r4, [r3]
 8007d22:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8007d26:	ea4f 142a 	mov.w	r4, sl, asr #4
 8007d2a:	d016      	beq.n	8007d5a <_dtoa_r+0x382>
 8007d2c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007d30:	4b93      	ldr	r3, [pc, #588]	; (8007f80 <_dtoa_r+0x5a8>)
 8007d32:	2703      	movs	r7, #3
 8007d34:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007d38:	f7f8 fcf8 	bl	800072c <__aeabi_ddiv>
 8007d3c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007d40:	f004 040f 	and.w	r4, r4, #15
 8007d44:	4e8e      	ldr	r6, [pc, #568]	; (8007f80 <_dtoa_r+0x5a8>)
 8007d46:	b954      	cbnz	r4, 8007d5e <_dtoa_r+0x386>
 8007d48:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007d4c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007d50:	f7f8 fcec 	bl	800072c <__aeabi_ddiv>
 8007d54:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007d58:	e029      	b.n	8007dae <_dtoa_r+0x3d6>
 8007d5a:	2702      	movs	r7, #2
 8007d5c:	e7f2      	b.n	8007d44 <_dtoa_r+0x36c>
 8007d5e:	07e1      	lsls	r1, r4, #31
 8007d60:	d508      	bpl.n	8007d74 <_dtoa_r+0x39c>
 8007d62:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007d66:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007d6a:	f7f8 fbb5 	bl	80004d8 <__aeabi_dmul>
 8007d6e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8007d72:	3701      	adds	r7, #1
 8007d74:	1064      	asrs	r4, r4, #1
 8007d76:	3608      	adds	r6, #8
 8007d78:	e7e5      	b.n	8007d46 <_dtoa_r+0x36e>
 8007d7a:	f000 80a5 	beq.w	8007ec8 <_dtoa_r+0x4f0>
 8007d7e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007d82:	f1ca 0400 	rsb	r4, sl, #0
 8007d86:	4b7d      	ldr	r3, [pc, #500]	; (8007f7c <_dtoa_r+0x5a4>)
 8007d88:	f004 020f 	and.w	r2, r4, #15
 8007d8c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007d90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d94:	f7f8 fba0 	bl	80004d8 <__aeabi_dmul>
 8007d98:	2702      	movs	r7, #2
 8007d9a:	2300      	movs	r3, #0
 8007d9c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007da0:	4e77      	ldr	r6, [pc, #476]	; (8007f80 <_dtoa_r+0x5a8>)
 8007da2:	1124      	asrs	r4, r4, #4
 8007da4:	2c00      	cmp	r4, #0
 8007da6:	f040 8084 	bne.w	8007eb2 <_dtoa_r+0x4da>
 8007daa:	2b00      	cmp	r3, #0
 8007dac:	d1d2      	bne.n	8007d54 <_dtoa_r+0x37c>
 8007dae:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007db0:	2b00      	cmp	r3, #0
 8007db2:	f000 808b 	beq.w	8007ecc <_dtoa_r+0x4f4>
 8007db6:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8007dba:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8007dbe:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007dc2:	2200      	movs	r2, #0
 8007dc4:	4b6f      	ldr	r3, [pc, #444]	; (8007f84 <_dtoa_r+0x5ac>)
 8007dc6:	f7f8 fdf9 	bl	80009bc <__aeabi_dcmplt>
 8007dca:	2800      	cmp	r0, #0
 8007dcc:	d07e      	beq.n	8007ecc <_dtoa_r+0x4f4>
 8007dce:	9b08      	ldr	r3, [sp, #32]
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	d07b      	beq.n	8007ecc <_dtoa_r+0x4f4>
 8007dd4:	f1b9 0f00 	cmp.w	r9, #0
 8007dd8:	dd38      	ble.n	8007e4c <_dtoa_r+0x474>
 8007dda:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007dde:	2200      	movs	r2, #0
 8007de0:	4b69      	ldr	r3, [pc, #420]	; (8007f88 <_dtoa_r+0x5b0>)
 8007de2:	f7f8 fb79 	bl	80004d8 <__aeabi_dmul>
 8007de6:	464c      	mov	r4, r9
 8007de8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007dec:	f10a 38ff 	add.w	r8, sl, #4294967295
 8007df0:	3701      	adds	r7, #1
 8007df2:	4638      	mov	r0, r7
 8007df4:	f7f8 fb06 	bl	8000404 <__aeabi_i2d>
 8007df8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007dfc:	f7f8 fb6c 	bl	80004d8 <__aeabi_dmul>
 8007e00:	2200      	movs	r2, #0
 8007e02:	4b62      	ldr	r3, [pc, #392]	; (8007f8c <_dtoa_r+0x5b4>)
 8007e04:	f7f8 f9b2 	bl	800016c <__adddf3>
 8007e08:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8007e0c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8007e10:	9611      	str	r6, [sp, #68]	; 0x44
 8007e12:	2c00      	cmp	r4, #0
 8007e14:	d15d      	bne.n	8007ed2 <_dtoa_r+0x4fa>
 8007e16:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007e1a:	2200      	movs	r2, #0
 8007e1c:	4b5c      	ldr	r3, [pc, #368]	; (8007f90 <_dtoa_r+0x5b8>)
 8007e1e:	f7f8 f9a3 	bl	8000168 <__aeabi_dsub>
 8007e22:	4602      	mov	r2, r0
 8007e24:	460b      	mov	r3, r1
 8007e26:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007e2a:	4633      	mov	r3, r6
 8007e2c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007e2e:	f7f8 fde3 	bl	80009f8 <__aeabi_dcmpgt>
 8007e32:	2800      	cmp	r0, #0
 8007e34:	f040 829c 	bne.w	8008370 <_dtoa_r+0x998>
 8007e38:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007e3c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007e3e:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8007e42:	f7f8 fdbb 	bl	80009bc <__aeabi_dcmplt>
 8007e46:	2800      	cmp	r0, #0
 8007e48:	f040 8290 	bne.w	800836c <_dtoa_r+0x994>
 8007e4c:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8007e50:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8007e54:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007e56:	2b00      	cmp	r3, #0
 8007e58:	f2c0 8152 	blt.w	8008100 <_dtoa_r+0x728>
 8007e5c:	f1ba 0f0e 	cmp.w	sl, #14
 8007e60:	f300 814e 	bgt.w	8008100 <_dtoa_r+0x728>
 8007e64:	4b45      	ldr	r3, [pc, #276]	; (8007f7c <_dtoa_r+0x5a4>)
 8007e66:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8007e6a:	e9d3 3400 	ldrd	r3, r4, [r3]
 8007e6e:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8007e72:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007e74:	2b00      	cmp	r3, #0
 8007e76:	f280 80db 	bge.w	8008030 <_dtoa_r+0x658>
 8007e7a:	9b08      	ldr	r3, [sp, #32]
 8007e7c:	2b00      	cmp	r3, #0
 8007e7e:	f300 80d7 	bgt.w	8008030 <_dtoa_r+0x658>
 8007e82:	f040 8272 	bne.w	800836a <_dtoa_r+0x992>
 8007e86:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007e8a:	2200      	movs	r2, #0
 8007e8c:	4b40      	ldr	r3, [pc, #256]	; (8007f90 <_dtoa_r+0x5b8>)
 8007e8e:	f7f8 fb23 	bl	80004d8 <__aeabi_dmul>
 8007e92:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007e96:	f7f8 fda5 	bl	80009e4 <__aeabi_dcmpge>
 8007e9a:	9c08      	ldr	r4, [sp, #32]
 8007e9c:	4626      	mov	r6, r4
 8007e9e:	2800      	cmp	r0, #0
 8007ea0:	f040 8248 	bne.w	8008334 <_dtoa_r+0x95c>
 8007ea4:	2331      	movs	r3, #49	; 0x31
 8007ea6:	9f03      	ldr	r7, [sp, #12]
 8007ea8:	f10a 0a01 	add.w	sl, sl, #1
 8007eac:	f807 3b01 	strb.w	r3, [r7], #1
 8007eb0:	e244      	b.n	800833c <_dtoa_r+0x964>
 8007eb2:	07e2      	lsls	r2, r4, #31
 8007eb4:	d505      	bpl.n	8007ec2 <_dtoa_r+0x4ea>
 8007eb6:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007eba:	f7f8 fb0d 	bl	80004d8 <__aeabi_dmul>
 8007ebe:	2301      	movs	r3, #1
 8007ec0:	3701      	adds	r7, #1
 8007ec2:	1064      	asrs	r4, r4, #1
 8007ec4:	3608      	adds	r6, #8
 8007ec6:	e76d      	b.n	8007da4 <_dtoa_r+0x3cc>
 8007ec8:	2702      	movs	r7, #2
 8007eca:	e770      	b.n	8007dae <_dtoa_r+0x3d6>
 8007ecc:	46d0      	mov	r8, sl
 8007ece:	9c08      	ldr	r4, [sp, #32]
 8007ed0:	e78f      	b.n	8007df2 <_dtoa_r+0x41a>
 8007ed2:	9903      	ldr	r1, [sp, #12]
 8007ed4:	4b29      	ldr	r3, [pc, #164]	; (8007f7c <_dtoa_r+0x5a4>)
 8007ed6:	4421      	add	r1, r4
 8007ed8:	9112      	str	r1, [sp, #72]	; 0x48
 8007eda:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007edc:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007ee0:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8007ee4:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007ee8:	2900      	cmp	r1, #0
 8007eea:	d055      	beq.n	8007f98 <_dtoa_r+0x5c0>
 8007eec:	2000      	movs	r0, #0
 8007eee:	4929      	ldr	r1, [pc, #164]	; (8007f94 <_dtoa_r+0x5bc>)
 8007ef0:	f7f8 fc1c 	bl	800072c <__aeabi_ddiv>
 8007ef4:	463b      	mov	r3, r7
 8007ef6:	4632      	mov	r2, r6
 8007ef8:	f7f8 f936 	bl	8000168 <__aeabi_dsub>
 8007efc:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8007f00:	9f03      	ldr	r7, [sp, #12]
 8007f02:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007f06:	f7f8 fd97 	bl	8000a38 <__aeabi_d2iz>
 8007f0a:	4604      	mov	r4, r0
 8007f0c:	f7f8 fa7a 	bl	8000404 <__aeabi_i2d>
 8007f10:	4602      	mov	r2, r0
 8007f12:	460b      	mov	r3, r1
 8007f14:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007f18:	f7f8 f926 	bl	8000168 <__aeabi_dsub>
 8007f1c:	4602      	mov	r2, r0
 8007f1e:	460b      	mov	r3, r1
 8007f20:	3430      	adds	r4, #48	; 0x30
 8007f22:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007f26:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007f2a:	f807 4b01 	strb.w	r4, [r7], #1
 8007f2e:	f7f8 fd45 	bl	80009bc <__aeabi_dcmplt>
 8007f32:	2800      	cmp	r0, #0
 8007f34:	d174      	bne.n	8008020 <_dtoa_r+0x648>
 8007f36:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007f3a:	2000      	movs	r0, #0
 8007f3c:	4911      	ldr	r1, [pc, #68]	; (8007f84 <_dtoa_r+0x5ac>)
 8007f3e:	f7f8 f913 	bl	8000168 <__aeabi_dsub>
 8007f42:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007f46:	f7f8 fd39 	bl	80009bc <__aeabi_dcmplt>
 8007f4a:	2800      	cmp	r0, #0
 8007f4c:	f040 80b7 	bne.w	80080be <_dtoa_r+0x6e6>
 8007f50:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007f52:	429f      	cmp	r7, r3
 8007f54:	f43f af7a 	beq.w	8007e4c <_dtoa_r+0x474>
 8007f58:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007f5c:	2200      	movs	r2, #0
 8007f5e:	4b0a      	ldr	r3, [pc, #40]	; (8007f88 <_dtoa_r+0x5b0>)
 8007f60:	f7f8 faba 	bl	80004d8 <__aeabi_dmul>
 8007f64:	2200      	movs	r2, #0
 8007f66:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8007f6a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007f6e:	4b06      	ldr	r3, [pc, #24]	; (8007f88 <_dtoa_r+0x5b0>)
 8007f70:	f7f8 fab2 	bl	80004d8 <__aeabi_dmul>
 8007f74:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007f78:	e7c3      	b.n	8007f02 <_dtoa_r+0x52a>
 8007f7a:	bf00      	nop
 8007f7c:	0800a3e8 	.word	0x0800a3e8
 8007f80:	0800a3c0 	.word	0x0800a3c0
 8007f84:	3ff00000 	.word	0x3ff00000
 8007f88:	40240000 	.word	0x40240000
 8007f8c:	401c0000 	.word	0x401c0000
 8007f90:	40140000 	.word	0x40140000
 8007f94:	3fe00000 	.word	0x3fe00000
 8007f98:	4630      	mov	r0, r6
 8007f9a:	4639      	mov	r1, r7
 8007f9c:	f7f8 fa9c 	bl	80004d8 <__aeabi_dmul>
 8007fa0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007fa2:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8007fa6:	9c03      	ldr	r4, [sp, #12]
 8007fa8:	9314      	str	r3, [sp, #80]	; 0x50
 8007faa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007fae:	f7f8 fd43 	bl	8000a38 <__aeabi_d2iz>
 8007fb2:	9015      	str	r0, [sp, #84]	; 0x54
 8007fb4:	f7f8 fa26 	bl	8000404 <__aeabi_i2d>
 8007fb8:	4602      	mov	r2, r0
 8007fba:	460b      	mov	r3, r1
 8007fbc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007fc0:	f7f8 f8d2 	bl	8000168 <__aeabi_dsub>
 8007fc4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007fc6:	4606      	mov	r6, r0
 8007fc8:	3330      	adds	r3, #48	; 0x30
 8007fca:	f804 3b01 	strb.w	r3, [r4], #1
 8007fce:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007fd0:	460f      	mov	r7, r1
 8007fd2:	429c      	cmp	r4, r3
 8007fd4:	f04f 0200 	mov.w	r2, #0
 8007fd8:	d124      	bne.n	8008024 <_dtoa_r+0x64c>
 8007fda:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007fde:	4bb0      	ldr	r3, [pc, #704]	; (80082a0 <_dtoa_r+0x8c8>)
 8007fe0:	f7f8 f8c4 	bl	800016c <__adddf3>
 8007fe4:	4602      	mov	r2, r0
 8007fe6:	460b      	mov	r3, r1
 8007fe8:	4630      	mov	r0, r6
 8007fea:	4639      	mov	r1, r7
 8007fec:	f7f8 fd04 	bl	80009f8 <__aeabi_dcmpgt>
 8007ff0:	2800      	cmp	r0, #0
 8007ff2:	d163      	bne.n	80080bc <_dtoa_r+0x6e4>
 8007ff4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007ff8:	2000      	movs	r0, #0
 8007ffa:	49a9      	ldr	r1, [pc, #676]	; (80082a0 <_dtoa_r+0x8c8>)
 8007ffc:	f7f8 f8b4 	bl	8000168 <__aeabi_dsub>
 8008000:	4602      	mov	r2, r0
 8008002:	460b      	mov	r3, r1
 8008004:	4630      	mov	r0, r6
 8008006:	4639      	mov	r1, r7
 8008008:	f7f8 fcd8 	bl	80009bc <__aeabi_dcmplt>
 800800c:	2800      	cmp	r0, #0
 800800e:	f43f af1d 	beq.w	8007e4c <_dtoa_r+0x474>
 8008012:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8008014:	1e7b      	subs	r3, r7, #1
 8008016:	9314      	str	r3, [sp, #80]	; 0x50
 8008018:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 800801c:	2b30      	cmp	r3, #48	; 0x30
 800801e:	d0f8      	beq.n	8008012 <_dtoa_r+0x63a>
 8008020:	46c2      	mov	sl, r8
 8008022:	e03b      	b.n	800809c <_dtoa_r+0x6c4>
 8008024:	4b9f      	ldr	r3, [pc, #636]	; (80082a4 <_dtoa_r+0x8cc>)
 8008026:	f7f8 fa57 	bl	80004d8 <__aeabi_dmul>
 800802a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800802e:	e7bc      	b.n	8007faa <_dtoa_r+0x5d2>
 8008030:	9f03      	ldr	r7, [sp, #12]
 8008032:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8008036:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800803a:	4640      	mov	r0, r8
 800803c:	4649      	mov	r1, r9
 800803e:	f7f8 fb75 	bl	800072c <__aeabi_ddiv>
 8008042:	f7f8 fcf9 	bl	8000a38 <__aeabi_d2iz>
 8008046:	4604      	mov	r4, r0
 8008048:	f7f8 f9dc 	bl	8000404 <__aeabi_i2d>
 800804c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008050:	f7f8 fa42 	bl	80004d8 <__aeabi_dmul>
 8008054:	4602      	mov	r2, r0
 8008056:	460b      	mov	r3, r1
 8008058:	4640      	mov	r0, r8
 800805a:	4649      	mov	r1, r9
 800805c:	f7f8 f884 	bl	8000168 <__aeabi_dsub>
 8008060:	f104 0630 	add.w	r6, r4, #48	; 0x30
 8008064:	f807 6b01 	strb.w	r6, [r7], #1
 8008068:	9e03      	ldr	r6, [sp, #12]
 800806a:	f8dd c020 	ldr.w	ip, [sp, #32]
 800806e:	1bbe      	subs	r6, r7, r6
 8008070:	45b4      	cmp	ip, r6
 8008072:	4602      	mov	r2, r0
 8008074:	460b      	mov	r3, r1
 8008076:	d136      	bne.n	80080e6 <_dtoa_r+0x70e>
 8008078:	f7f8 f878 	bl	800016c <__adddf3>
 800807c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008080:	4680      	mov	r8, r0
 8008082:	4689      	mov	r9, r1
 8008084:	f7f8 fcb8 	bl	80009f8 <__aeabi_dcmpgt>
 8008088:	bb58      	cbnz	r0, 80080e2 <_dtoa_r+0x70a>
 800808a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800808e:	4640      	mov	r0, r8
 8008090:	4649      	mov	r1, r9
 8008092:	f7f8 fc89 	bl	80009a8 <__aeabi_dcmpeq>
 8008096:	b108      	cbz	r0, 800809c <_dtoa_r+0x6c4>
 8008098:	07e1      	lsls	r1, r4, #31
 800809a:	d422      	bmi.n	80080e2 <_dtoa_r+0x70a>
 800809c:	4628      	mov	r0, r5
 800809e:	4659      	mov	r1, fp
 80080a0:	f000 faf0 	bl	8008684 <_Bfree>
 80080a4:	2300      	movs	r3, #0
 80080a6:	703b      	strb	r3, [r7, #0]
 80080a8:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80080aa:	f10a 0001 	add.w	r0, sl, #1
 80080ae:	6018      	str	r0, [r3, #0]
 80080b0:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80080b2:	2b00      	cmp	r3, #0
 80080b4:	f43f acde 	beq.w	8007a74 <_dtoa_r+0x9c>
 80080b8:	601f      	str	r7, [r3, #0]
 80080ba:	e4db      	b.n	8007a74 <_dtoa_r+0x9c>
 80080bc:	4627      	mov	r7, r4
 80080be:	463b      	mov	r3, r7
 80080c0:	461f      	mov	r7, r3
 80080c2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80080c6:	2a39      	cmp	r2, #57	; 0x39
 80080c8:	d107      	bne.n	80080da <_dtoa_r+0x702>
 80080ca:	9a03      	ldr	r2, [sp, #12]
 80080cc:	429a      	cmp	r2, r3
 80080ce:	d1f7      	bne.n	80080c0 <_dtoa_r+0x6e8>
 80080d0:	2230      	movs	r2, #48	; 0x30
 80080d2:	9903      	ldr	r1, [sp, #12]
 80080d4:	f108 0801 	add.w	r8, r8, #1
 80080d8:	700a      	strb	r2, [r1, #0]
 80080da:	781a      	ldrb	r2, [r3, #0]
 80080dc:	3201      	adds	r2, #1
 80080de:	701a      	strb	r2, [r3, #0]
 80080e0:	e79e      	b.n	8008020 <_dtoa_r+0x648>
 80080e2:	46d0      	mov	r8, sl
 80080e4:	e7eb      	b.n	80080be <_dtoa_r+0x6e6>
 80080e6:	2200      	movs	r2, #0
 80080e8:	4b6e      	ldr	r3, [pc, #440]	; (80082a4 <_dtoa_r+0x8cc>)
 80080ea:	f7f8 f9f5 	bl	80004d8 <__aeabi_dmul>
 80080ee:	2200      	movs	r2, #0
 80080f0:	2300      	movs	r3, #0
 80080f2:	4680      	mov	r8, r0
 80080f4:	4689      	mov	r9, r1
 80080f6:	f7f8 fc57 	bl	80009a8 <__aeabi_dcmpeq>
 80080fa:	2800      	cmp	r0, #0
 80080fc:	d09b      	beq.n	8008036 <_dtoa_r+0x65e>
 80080fe:	e7cd      	b.n	800809c <_dtoa_r+0x6c4>
 8008100:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008102:	2a00      	cmp	r2, #0
 8008104:	f000 80d0 	beq.w	80082a8 <_dtoa_r+0x8d0>
 8008108:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800810a:	2a01      	cmp	r2, #1
 800810c:	f300 80ae 	bgt.w	800826c <_dtoa_r+0x894>
 8008110:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8008112:	2a00      	cmp	r2, #0
 8008114:	f000 80a6 	beq.w	8008264 <_dtoa_r+0x88c>
 8008118:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800811c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800811e:	9f06      	ldr	r7, [sp, #24]
 8008120:	9a06      	ldr	r2, [sp, #24]
 8008122:	2101      	movs	r1, #1
 8008124:	441a      	add	r2, r3
 8008126:	9206      	str	r2, [sp, #24]
 8008128:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800812a:	4628      	mov	r0, r5
 800812c:	441a      	add	r2, r3
 800812e:	9209      	str	r2, [sp, #36]	; 0x24
 8008130:	f000 fb5e 	bl	80087f0 <__i2b>
 8008134:	4606      	mov	r6, r0
 8008136:	2f00      	cmp	r7, #0
 8008138:	dd0c      	ble.n	8008154 <_dtoa_r+0x77c>
 800813a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800813c:	2b00      	cmp	r3, #0
 800813e:	dd09      	ble.n	8008154 <_dtoa_r+0x77c>
 8008140:	42bb      	cmp	r3, r7
 8008142:	bfa8      	it	ge
 8008144:	463b      	movge	r3, r7
 8008146:	9a06      	ldr	r2, [sp, #24]
 8008148:	1aff      	subs	r7, r7, r3
 800814a:	1ad2      	subs	r2, r2, r3
 800814c:	9206      	str	r2, [sp, #24]
 800814e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008150:	1ad3      	subs	r3, r2, r3
 8008152:	9309      	str	r3, [sp, #36]	; 0x24
 8008154:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008156:	b1f3      	cbz	r3, 8008196 <_dtoa_r+0x7be>
 8008158:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800815a:	2b00      	cmp	r3, #0
 800815c:	f000 80a8 	beq.w	80082b0 <_dtoa_r+0x8d8>
 8008160:	2c00      	cmp	r4, #0
 8008162:	dd10      	ble.n	8008186 <_dtoa_r+0x7ae>
 8008164:	4631      	mov	r1, r6
 8008166:	4622      	mov	r2, r4
 8008168:	4628      	mov	r0, r5
 800816a:	f000 fbff 	bl	800896c <__pow5mult>
 800816e:	465a      	mov	r2, fp
 8008170:	4601      	mov	r1, r0
 8008172:	4606      	mov	r6, r0
 8008174:	4628      	mov	r0, r5
 8008176:	f000 fb51 	bl	800881c <__multiply>
 800817a:	4680      	mov	r8, r0
 800817c:	4659      	mov	r1, fp
 800817e:	4628      	mov	r0, r5
 8008180:	f000 fa80 	bl	8008684 <_Bfree>
 8008184:	46c3      	mov	fp, r8
 8008186:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008188:	1b1a      	subs	r2, r3, r4
 800818a:	d004      	beq.n	8008196 <_dtoa_r+0x7be>
 800818c:	4659      	mov	r1, fp
 800818e:	4628      	mov	r0, r5
 8008190:	f000 fbec 	bl	800896c <__pow5mult>
 8008194:	4683      	mov	fp, r0
 8008196:	2101      	movs	r1, #1
 8008198:	4628      	mov	r0, r5
 800819a:	f000 fb29 	bl	80087f0 <__i2b>
 800819e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80081a0:	4604      	mov	r4, r0
 80081a2:	2b00      	cmp	r3, #0
 80081a4:	f340 8086 	ble.w	80082b4 <_dtoa_r+0x8dc>
 80081a8:	461a      	mov	r2, r3
 80081aa:	4601      	mov	r1, r0
 80081ac:	4628      	mov	r0, r5
 80081ae:	f000 fbdd 	bl	800896c <__pow5mult>
 80081b2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80081b4:	4604      	mov	r4, r0
 80081b6:	2b01      	cmp	r3, #1
 80081b8:	dd7f      	ble.n	80082ba <_dtoa_r+0x8e2>
 80081ba:	f04f 0800 	mov.w	r8, #0
 80081be:	6923      	ldr	r3, [r4, #16]
 80081c0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80081c4:	6918      	ldr	r0, [r3, #16]
 80081c6:	f000 fac5 	bl	8008754 <__hi0bits>
 80081ca:	f1c0 0020 	rsb	r0, r0, #32
 80081ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80081d0:	4418      	add	r0, r3
 80081d2:	f010 001f 	ands.w	r0, r0, #31
 80081d6:	f000 8092 	beq.w	80082fe <_dtoa_r+0x926>
 80081da:	f1c0 0320 	rsb	r3, r0, #32
 80081de:	2b04      	cmp	r3, #4
 80081e0:	f340 808a 	ble.w	80082f8 <_dtoa_r+0x920>
 80081e4:	f1c0 001c 	rsb	r0, r0, #28
 80081e8:	9b06      	ldr	r3, [sp, #24]
 80081ea:	4407      	add	r7, r0
 80081ec:	4403      	add	r3, r0
 80081ee:	9306      	str	r3, [sp, #24]
 80081f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80081f2:	4403      	add	r3, r0
 80081f4:	9309      	str	r3, [sp, #36]	; 0x24
 80081f6:	9b06      	ldr	r3, [sp, #24]
 80081f8:	2b00      	cmp	r3, #0
 80081fa:	dd05      	ble.n	8008208 <_dtoa_r+0x830>
 80081fc:	4659      	mov	r1, fp
 80081fe:	461a      	mov	r2, r3
 8008200:	4628      	mov	r0, r5
 8008202:	f000 fc0d 	bl	8008a20 <__lshift>
 8008206:	4683      	mov	fp, r0
 8008208:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800820a:	2b00      	cmp	r3, #0
 800820c:	dd05      	ble.n	800821a <_dtoa_r+0x842>
 800820e:	4621      	mov	r1, r4
 8008210:	461a      	mov	r2, r3
 8008212:	4628      	mov	r0, r5
 8008214:	f000 fc04 	bl	8008a20 <__lshift>
 8008218:	4604      	mov	r4, r0
 800821a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800821c:	2b00      	cmp	r3, #0
 800821e:	d070      	beq.n	8008302 <_dtoa_r+0x92a>
 8008220:	4621      	mov	r1, r4
 8008222:	4658      	mov	r0, fp
 8008224:	f000 fc6c 	bl	8008b00 <__mcmp>
 8008228:	2800      	cmp	r0, #0
 800822a:	da6a      	bge.n	8008302 <_dtoa_r+0x92a>
 800822c:	2300      	movs	r3, #0
 800822e:	4659      	mov	r1, fp
 8008230:	220a      	movs	r2, #10
 8008232:	4628      	mov	r0, r5
 8008234:	f000 fa48 	bl	80086c8 <__multadd>
 8008238:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800823a:	4683      	mov	fp, r0
 800823c:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008240:	2b00      	cmp	r3, #0
 8008242:	f000 8194 	beq.w	800856e <_dtoa_r+0xb96>
 8008246:	4631      	mov	r1, r6
 8008248:	2300      	movs	r3, #0
 800824a:	220a      	movs	r2, #10
 800824c:	4628      	mov	r0, r5
 800824e:	f000 fa3b 	bl	80086c8 <__multadd>
 8008252:	f1b9 0f00 	cmp.w	r9, #0
 8008256:	4606      	mov	r6, r0
 8008258:	f300 8093 	bgt.w	8008382 <_dtoa_r+0x9aa>
 800825c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800825e:	2b02      	cmp	r3, #2
 8008260:	dc57      	bgt.n	8008312 <_dtoa_r+0x93a>
 8008262:	e08e      	b.n	8008382 <_dtoa_r+0x9aa>
 8008264:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8008266:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800826a:	e757      	b.n	800811c <_dtoa_r+0x744>
 800826c:	9b08      	ldr	r3, [sp, #32]
 800826e:	1e5c      	subs	r4, r3, #1
 8008270:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008272:	42a3      	cmp	r3, r4
 8008274:	bfb7      	itett	lt
 8008276:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8008278:	1b1c      	subge	r4, r3, r4
 800827a:	1ae2      	sublt	r2, r4, r3
 800827c:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800827e:	bfbe      	ittt	lt
 8008280:	940a      	strlt	r4, [sp, #40]	; 0x28
 8008282:	189b      	addlt	r3, r3, r2
 8008284:	930e      	strlt	r3, [sp, #56]	; 0x38
 8008286:	9b08      	ldr	r3, [sp, #32]
 8008288:	bfb8      	it	lt
 800828a:	2400      	movlt	r4, #0
 800828c:	2b00      	cmp	r3, #0
 800828e:	bfbb      	ittet	lt
 8008290:	9b06      	ldrlt	r3, [sp, #24]
 8008292:	9a08      	ldrlt	r2, [sp, #32]
 8008294:	9f06      	ldrge	r7, [sp, #24]
 8008296:	1a9f      	sublt	r7, r3, r2
 8008298:	bfac      	ite	ge
 800829a:	9b08      	ldrge	r3, [sp, #32]
 800829c:	2300      	movlt	r3, #0
 800829e:	e73f      	b.n	8008120 <_dtoa_r+0x748>
 80082a0:	3fe00000 	.word	0x3fe00000
 80082a4:	40240000 	.word	0x40240000
 80082a8:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80082aa:	9f06      	ldr	r7, [sp, #24]
 80082ac:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 80082ae:	e742      	b.n	8008136 <_dtoa_r+0x75e>
 80082b0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80082b2:	e76b      	b.n	800818c <_dtoa_r+0x7b4>
 80082b4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80082b6:	2b01      	cmp	r3, #1
 80082b8:	dc19      	bgt.n	80082ee <_dtoa_r+0x916>
 80082ba:	9b04      	ldr	r3, [sp, #16]
 80082bc:	b9bb      	cbnz	r3, 80082ee <_dtoa_r+0x916>
 80082be:	9b05      	ldr	r3, [sp, #20]
 80082c0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80082c4:	b99b      	cbnz	r3, 80082ee <_dtoa_r+0x916>
 80082c6:	9b05      	ldr	r3, [sp, #20]
 80082c8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80082cc:	0d1b      	lsrs	r3, r3, #20
 80082ce:	051b      	lsls	r3, r3, #20
 80082d0:	b183      	cbz	r3, 80082f4 <_dtoa_r+0x91c>
 80082d2:	f04f 0801 	mov.w	r8, #1
 80082d6:	9b06      	ldr	r3, [sp, #24]
 80082d8:	3301      	adds	r3, #1
 80082da:	9306      	str	r3, [sp, #24]
 80082dc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80082de:	3301      	adds	r3, #1
 80082e0:	9309      	str	r3, [sp, #36]	; 0x24
 80082e2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80082e4:	2b00      	cmp	r3, #0
 80082e6:	f47f af6a 	bne.w	80081be <_dtoa_r+0x7e6>
 80082ea:	2001      	movs	r0, #1
 80082ec:	e76f      	b.n	80081ce <_dtoa_r+0x7f6>
 80082ee:	f04f 0800 	mov.w	r8, #0
 80082f2:	e7f6      	b.n	80082e2 <_dtoa_r+0x90a>
 80082f4:	4698      	mov	r8, r3
 80082f6:	e7f4      	b.n	80082e2 <_dtoa_r+0x90a>
 80082f8:	f43f af7d 	beq.w	80081f6 <_dtoa_r+0x81e>
 80082fc:	4618      	mov	r0, r3
 80082fe:	301c      	adds	r0, #28
 8008300:	e772      	b.n	80081e8 <_dtoa_r+0x810>
 8008302:	9b08      	ldr	r3, [sp, #32]
 8008304:	2b00      	cmp	r3, #0
 8008306:	dc36      	bgt.n	8008376 <_dtoa_r+0x99e>
 8008308:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800830a:	2b02      	cmp	r3, #2
 800830c:	dd33      	ble.n	8008376 <_dtoa_r+0x99e>
 800830e:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008312:	f1b9 0f00 	cmp.w	r9, #0
 8008316:	d10d      	bne.n	8008334 <_dtoa_r+0x95c>
 8008318:	4621      	mov	r1, r4
 800831a:	464b      	mov	r3, r9
 800831c:	2205      	movs	r2, #5
 800831e:	4628      	mov	r0, r5
 8008320:	f000 f9d2 	bl	80086c8 <__multadd>
 8008324:	4601      	mov	r1, r0
 8008326:	4604      	mov	r4, r0
 8008328:	4658      	mov	r0, fp
 800832a:	f000 fbe9 	bl	8008b00 <__mcmp>
 800832e:	2800      	cmp	r0, #0
 8008330:	f73f adb8 	bgt.w	8007ea4 <_dtoa_r+0x4cc>
 8008334:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008336:	9f03      	ldr	r7, [sp, #12]
 8008338:	ea6f 0a03 	mvn.w	sl, r3
 800833c:	f04f 0800 	mov.w	r8, #0
 8008340:	4621      	mov	r1, r4
 8008342:	4628      	mov	r0, r5
 8008344:	f000 f99e 	bl	8008684 <_Bfree>
 8008348:	2e00      	cmp	r6, #0
 800834a:	f43f aea7 	beq.w	800809c <_dtoa_r+0x6c4>
 800834e:	f1b8 0f00 	cmp.w	r8, #0
 8008352:	d005      	beq.n	8008360 <_dtoa_r+0x988>
 8008354:	45b0      	cmp	r8, r6
 8008356:	d003      	beq.n	8008360 <_dtoa_r+0x988>
 8008358:	4641      	mov	r1, r8
 800835a:	4628      	mov	r0, r5
 800835c:	f000 f992 	bl	8008684 <_Bfree>
 8008360:	4631      	mov	r1, r6
 8008362:	4628      	mov	r0, r5
 8008364:	f000 f98e 	bl	8008684 <_Bfree>
 8008368:	e698      	b.n	800809c <_dtoa_r+0x6c4>
 800836a:	2400      	movs	r4, #0
 800836c:	4626      	mov	r6, r4
 800836e:	e7e1      	b.n	8008334 <_dtoa_r+0x95c>
 8008370:	46c2      	mov	sl, r8
 8008372:	4626      	mov	r6, r4
 8008374:	e596      	b.n	8007ea4 <_dtoa_r+0x4cc>
 8008376:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008378:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800837c:	2b00      	cmp	r3, #0
 800837e:	f000 80fd 	beq.w	800857c <_dtoa_r+0xba4>
 8008382:	2f00      	cmp	r7, #0
 8008384:	dd05      	ble.n	8008392 <_dtoa_r+0x9ba>
 8008386:	4631      	mov	r1, r6
 8008388:	463a      	mov	r2, r7
 800838a:	4628      	mov	r0, r5
 800838c:	f000 fb48 	bl	8008a20 <__lshift>
 8008390:	4606      	mov	r6, r0
 8008392:	f1b8 0f00 	cmp.w	r8, #0
 8008396:	d05c      	beq.n	8008452 <_dtoa_r+0xa7a>
 8008398:	4628      	mov	r0, r5
 800839a:	6871      	ldr	r1, [r6, #4]
 800839c:	f000 f932 	bl	8008604 <_Balloc>
 80083a0:	4607      	mov	r7, r0
 80083a2:	b928      	cbnz	r0, 80083b0 <_dtoa_r+0x9d8>
 80083a4:	4602      	mov	r2, r0
 80083a6:	f240 21ea 	movw	r1, #746	; 0x2ea
 80083aa:	4b7f      	ldr	r3, [pc, #508]	; (80085a8 <_dtoa_r+0xbd0>)
 80083ac:	f7ff bb28 	b.w	8007a00 <_dtoa_r+0x28>
 80083b0:	6932      	ldr	r2, [r6, #16]
 80083b2:	f106 010c 	add.w	r1, r6, #12
 80083b6:	3202      	adds	r2, #2
 80083b8:	0092      	lsls	r2, r2, #2
 80083ba:	300c      	adds	r0, #12
 80083bc:	f000 f914 	bl	80085e8 <memcpy>
 80083c0:	2201      	movs	r2, #1
 80083c2:	4639      	mov	r1, r7
 80083c4:	4628      	mov	r0, r5
 80083c6:	f000 fb2b 	bl	8008a20 <__lshift>
 80083ca:	46b0      	mov	r8, r6
 80083cc:	4606      	mov	r6, r0
 80083ce:	9b03      	ldr	r3, [sp, #12]
 80083d0:	3301      	adds	r3, #1
 80083d2:	9308      	str	r3, [sp, #32]
 80083d4:	9b03      	ldr	r3, [sp, #12]
 80083d6:	444b      	add	r3, r9
 80083d8:	930a      	str	r3, [sp, #40]	; 0x28
 80083da:	9b04      	ldr	r3, [sp, #16]
 80083dc:	f003 0301 	and.w	r3, r3, #1
 80083e0:	9309      	str	r3, [sp, #36]	; 0x24
 80083e2:	9b08      	ldr	r3, [sp, #32]
 80083e4:	4621      	mov	r1, r4
 80083e6:	3b01      	subs	r3, #1
 80083e8:	4658      	mov	r0, fp
 80083ea:	9304      	str	r3, [sp, #16]
 80083ec:	f7ff fa65 	bl	80078ba <quorem>
 80083f0:	4603      	mov	r3, r0
 80083f2:	4641      	mov	r1, r8
 80083f4:	3330      	adds	r3, #48	; 0x30
 80083f6:	9006      	str	r0, [sp, #24]
 80083f8:	4658      	mov	r0, fp
 80083fa:	930b      	str	r3, [sp, #44]	; 0x2c
 80083fc:	f000 fb80 	bl	8008b00 <__mcmp>
 8008400:	4632      	mov	r2, r6
 8008402:	4681      	mov	r9, r0
 8008404:	4621      	mov	r1, r4
 8008406:	4628      	mov	r0, r5
 8008408:	f000 fb96 	bl	8008b38 <__mdiff>
 800840c:	68c2      	ldr	r2, [r0, #12]
 800840e:	4607      	mov	r7, r0
 8008410:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008412:	bb02      	cbnz	r2, 8008456 <_dtoa_r+0xa7e>
 8008414:	4601      	mov	r1, r0
 8008416:	4658      	mov	r0, fp
 8008418:	f000 fb72 	bl	8008b00 <__mcmp>
 800841c:	4602      	mov	r2, r0
 800841e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008420:	4639      	mov	r1, r7
 8008422:	4628      	mov	r0, r5
 8008424:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 8008428:	f000 f92c 	bl	8008684 <_Bfree>
 800842c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800842e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008430:	9f08      	ldr	r7, [sp, #32]
 8008432:	ea43 0102 	orr.w	r1, r3, r2
 8008436:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008438:	430b      	orrs	r3, r1
 800843a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800843c:	d10d      	bne.n	800845a <_dtoa_r+0xa82>
 800843e:	2b39      	cmp	r3, #57	; 0x39
 8008440:	d029      	beq.n	8008496 <_dtoa_r+0xabe>
 8008442:	f1b9 0f00 	cmp.w	r9, #0
 8008446:	dd01      	ble.n	800844c <_dtoa_r+0xa74>
 8008448:	9b06      	ldr	r3, [sp, #24]
 800844a:	3331      	adds	r3, #49	; 0x31
 800844c:	9a04      	ldr	r2, [sp, #16]
 800844e:	7013      	strb	r3, [r2, #0]
 8008450:	e776      	b.n	8008340 <_dtoa_r+0x968>
 8008452:	4630      	mov	r0, r6
 8008454:	e7b9      	b.n	80083ca <_dtoa_r+0x9f2>
 8008456:	2201      	movs	r2, #1
 8008458:	e7e2      	b.n	8008420 <_dtoa_r+0xa48>
 800845a:	f1b9 0f00 	cmp.w	r9, #0
 800845e:	db06      	blt.n	800846e <_dtoa_r+0xa96>
 8008460:	9922      	ldr	r1, [sp, #136]	; 0x88
 8008462:	ea41 0909 	orr.w	r9, r1, r9
 8008466:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008468:	ea59 0101 	orrs.w	r1, r9, r1
 800846c:	d120      	bne.n	80084b0 <_dtoa_r+0xad8>
 800846e:	2a00      	cmp	r2, #0
 8008470:	ddec      	ble.n	800844c <_dtoa_r+0xa74>
 8008472:	4659      	mov	r1, fp
 8008474:	2201      	movs	r2, #1
 8008476:	4628      	mov	r0, r5
 8008478:	9308      	str	r3, [sp, #32]
 800847a:	f000 fad1 	bl	8008a20 <__lshift>
 800847e:	4621      	mov	r1, r4
 8008480:	4683      	mov	fp, r0
 8008482:	f000 fb3d 	bl	8008b00 <__mcmp>
 8008486:	2800      	cmp	r0, #0
 8008488:	9b08      	ldr	r3, [sp, #32]
 800848a:	dc02      	bgt.n	8008492 <_dtoa_r+0xaba>
 800848c:	d1de      	bne.n	800844c <_dtoa_r+0xa74>
 800848e:	07da      	lsls	r2, r3, #31
 8008490:	d5dc      	bpl.n	800844c <_dtoa_r+0xa74>
 8008492:	2b39      	cmp	r3, #57	; 0x39
 8008494:	d1d8      	bne.n	8008448 <_dtoa_r+0xa70>
 8008496:	2339      	movs	r3, #57	; 0x39
 8008498:	9a04      	ldr	r2, [sp, #16]
 800849a:	7013      	strb	r3, [r2, #0]
 800849c:	463b      	mov	r3, r7
 800849e:	461f      	mov	r7, r3
 80084a0:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 80084a4:	3b01      	subs	r3, #1
 80084a6:	2a39      	cmp	r2, #57	; 0x39
 80084a8:	d050      	beq.n	800854c <_dtoa_r+0xb74>
 80084aa:	3201      	adds	r2, #1
 80084ac:	701a      	strb	r2, [r3, #0]
 80084ae:	e747      	b.n	8008340 <_dtoa_r+0x968>
 80084b0:	2a00      	cmp	r2, #0
 80084b2:	dd03      	ble.n	80084bc <_dtoa_r+0xae4>
 80084b4:	2b39      	cmp	r3, #57	; 0x39
 80084b6:	d0ee      	beq.n	8008496 <_dtoa_r+0xabe>
 80084b8:	3301      	adds	r3, #1
 80084ba:	e7c7      	b.n	800844c <_dtoa_r+0xa74>
 80084bc:	9a08      	ldr	r2, [sp, #32]
 80084be:	990a      	ldr	r1, [sp, #40]	; 0x28
 80084c0:	f802 3c01 	strb.w	r3, [r2, #-1]
 80084c4:	428a      	cmp	r2, r1
 80084c6:	d02a      	beq.n	800851e <_dtoa_r+0xb46>
 80084c8:	4659      	mov	r1, fp
 80084ca:	2300      	movs	r3, #0
 80084cc:	220a      	movs	r2, #10
 80084ce:	4628      	mov	r0, r5
 80084d0:	f000 f8fa 	bl	80086c8 <__multadd>
 80084d4:	45b0      	cmp	r8, r6
 80084d6:	4683      	mov	fp, r0
 80084d8:	f04f 0300 	mov.w	r3, #0
 80084dc:	f04f 020a 	mov.w	r2, #10
 80084e0:	4641      	mov	r1, r8
 80084e2:	4628      	mov	r0, r5
 80084e4:	d107      	bne.n	80084f6 <_dtoa_r+0xb1e>
 80084e6:	f000 f8ef 	bl	80086c8 <__multadd>
 80084ea:	4680      	mov	r8, r0
 80084ec:	4606      	mov	r6, r0
 80084ee:	9b08      	ldr	r3, [sp, #32]
 80084f0:	3301      	adds	r3, #1
 80084f2:	9308      	str	r3, [sp, #32]
 80084f4:	e775      	b.n	80083e2 <_dtoa_r+0xa0a>
 80084f6:	f000 f8e7 	bl	80086c8 <__multadd>
 80084fa:	4631      	mov	r1, r6
 80084fc:	4680      	mov	r8, r0
 80084fe:	2300      	movs	r3, #0
 8008500:	220a      	movs	r2, #10
 8008502:	4628      	mov	r0, r5
 8008504:	f000 f8e0 	bl	80086c8 <__multadd>
 8008508:	4606      	mov	r6, r0
 800850a:	e7f0      	b.n	80084ee <_dtoa_r+0xb16>
 800850c:	f1b9 0f00 	cmp.w	r9, #0
 8008510:	bfcc      	ite	gt
 8008512:	464f      	movgt	r7, r9
 8008514:	2701      	movle	r7, #1
 8008516:	f04f 0800 	mov.w	r8, #0
 800851a:	9a03      	ldr	r2, [sp, #12]
 800851c:	4417      	add	r7, r2
 800851e:	4659      	mov	r1, fp
 8008520:	2201      	movs	r2, #1
 8008522:	4628      	mov	r0, r5
 8008524:	9308      	str	r3, [sp, #32]
 8008526:	f000 fa7b 	bl	8008a20 <__lshift>
 800852a:	4621      	mov	r1, r4
 800852c:	4683      	mov	fp, r0
 800852e:	f000 fae7 	bl	8008b00 <__mcmp>
 8008532:	2800      	cmp	r0, #0
 8008534:	dcb2      	bgt.n	800849c <_dtoa_r+0xac4>
 8008536:	d102      	bne.n	800853e <_dtoa_r+0xb66>
 8008538:	9b08      	ldr	r3, [sp, #32]
 800853a:	07db      	lsls	r3, r3, #31
 800853c:	d4ae      	bmi.n	800849c <_dtoa_r+0xac4>
 800853e:	463b      	mov	r3, r7
 8008540:	461f      	mov	r7, r3
 8008542:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008546:	2a30      	cmp	r2, #48	; 0x30
 8008548:	d0fa      	beq.n	8008540 <_dtoa_r+0xb68>
 800854a:	e6f9      	b.n	8008340 <_dtoa_r+0x968>
 800854c:	9a03      	ldr	r2, [sp, #12]
 800854e:	429a      	cmp	r2, r3
 8008550:	d1a5      	bne.n	800849e <_dtoa_r+0xac6>
 8008552:	2331      	movs	r3, #49	; 0x31
 8008554:	f10a 0a01 	add.w	sl, sl, #1
 8008558:	e779      	b.n	800844e <_dtoa_r+0xa76>
 800855a:	4b14      	ldr	r3, [pc, #80]	; (80085ac <_dtoa_r+0xbd4>)
 800855c:	f7ff baa8 	b.w	8007ab0 <_dtoa_r+0xd8>
 8008560:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8008562:	2b00      	cmp	r3, #0
 8008564:	f47f aa81 	bne.w	8007a6a <_dtoa_r+0x92>
 8008568:	4b11      	ldr	r3, [pc, #68]	; (80085b0 <_dtoa_r+0xbd8>)
 800856a:	f7ff baa1 	b.w	8007ab0 <_dtoa_r+0xd8>
 800856e:	f1b9 0f00 	cmp.w	r9, #0
 8008572:	dc03      	bgt.n	800857c <_dtoa_r+0xba4>
 8008574:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008576:	2b02      	cmp	r3, #2
 8008578:	f73f aecb 	bgt.w	8008312 <_dtoa_r+0x93a>
 800857c:	9f03      	ldr	r7, [sp, #12]
 800857e:	4621      	mov	r1, r4
 8008580:	4658      	mov	r0, fp
 8008582:	f7ff f99a 	bl	80078ba <quorem>
 8008586:	9a03      	ldr	r2, [sp, #12]
 8008588:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800858c:	f807 3b01 	strb.w	r3, [r7], #1
 8008590:	1aba      	subs	r2, r7, r2
 8008592:	4591      	cmp	r9, r2
 8008594:	ddba      	ble.n	800850c <_dtoa_r+0xb34>
 8008596:	4659      	mov	r1, fp
 8008598:	2300      	movs	r3, #0
 800859a:	220a      	movs	r2, #10
 800859c:	4628      	mov	r0, r5
 800859e:	f000 f893 	bl	80086c8 <__multadd>
 80085a2:	4683      	mov	fp, r0
 80085a4:	e7eb      	b.n	800857e <_dtoa_r+0xba6>
 80085a6:	bf00      	nop
 80085a8:	0800a353 	.word	0x0800a353
 80085ac:	0800a2b0 	.word	0x0800a2b0
 80085b0:	0800a2d4 	.word	0x0800a2d4

080085b4 <_localeconv_r>:
 80085b4:	4800      	ldr	r0, [pc, #0]	; (80085b8 <_localeconv_r+0x4>)
 80085b6:	4770      	bx	lr
 80085b8:	20000178 	.word	0x20000178

080085bc <malloc>:
 80085bc:	4b02      	ldr	r3, [pc, #8]	; (80085c8 <malloc+0xc>)
 80085be:	4601      	mov	r1, r0
 80085c0:	6818      	ldr	r0, [r3, #0]
 80085c2:	f000 bc1d 	b.w	8008e00 <_malloc_r>
 80085c6:	bf00      	nop
 80085c8:	20000024 	.word	0x20000024

080085cc <memchr>:
 80085cc:	4603      	mov	r3, r0
 80085ce:	b510      	push	{r4, lr}
 80085d0:	b2c9      	uxtb	r1, r1
 80085d2:	4402      	add	r2, r0
 80085d4:	4293      	cmp	r3, r2
 80085d6:	4618      	mov	r0, r3
 80085d8:	d101      	bne.n	80085de <memchr+0x12>
 80085da:	2000      	movs	r0, #0
 80085dc:	e003      	b.n	80085e6 <memchr+0x1a>
 80085de:	7804      	ldrb	r4, [r0, #0]
 80085e0:	3301      	adds	r3, #1
 80085e2:	428c      	cmp	r4, r1
 80085e4:	d1f6      	bne.n	80085d4 <memchr+0x8>
 80085e6:	bd10      	pop	{r4, pc}

080085e8 <memcpy>:
 80085e8:	440a      	add	r2, r1
 80085ea:	4291      	cmp	r1, r2
 80085ec:	f100 33ff 	add.w	r3, r0, #4294967295
 80085f0:	d100      	bne.n	80085f4 <memcpy+0xc>
 80085f2:	4770      	bx	lr
 80085f4:	b510      	push	{r4, lr}
 80085f6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80085fa:	4291      	cmp	r1, r2
 80085fc:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008600:	d1f9      	bne.n	80085f6 <memcpy+0xe>
 8008602:	bd10      	pop	{r4, pc}

08008604 <_Balloc>:
 8008604:	b570      	push	{r4, r5, r6, lr}
 8008606:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008608:	4604      	mov	r4, r0
 800860a:	460d      	mov	r5, r1
 800860c:	b976      	cbnz	r6, 800862c <_Balloc+0x28>
 800860e:	2010      	movs	r0, #16
 8008610:	f7ff ffd4 	bl	80085bc <malloc>
 8008614:	4602      	mov	r2, r0
 8008616:	6260      	str	r0, [r4, #36]	; 0x24
 8008618:	b920      	cbnz	r0, 8008624 <_Balloc+0x20>
 800861a:	2166      	movs	r1, #102	; 0x66
 800861c:	4b17      	ldr	r3, [pc, #92]	; (800867c <_Balloc+0x78>)
 800861e:	4818      	ldr	r0, [pc, #96]	; (8008680 <_Balloc+0x7c>)
 8008620:	f000 fdce 	bl	80091c0 <__assert_func>
 8008624:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008628:	6006      	str	r6, [r0, #0]
 800862a:	60c6      	str	r6, [r0, #12]
 800862c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800862e:	68f3      	ldr	r3, [r6, #12]
 8008630:	b183      	cbz	r3, 8008654 <_Balloc+0x50>
 8008632:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008634:	68db      	ldr	r3, [r3, #12]
 8008636:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800863a:	b9b8      	cbnz	r0, 800866c <_Balloc+0x68>
 800863c:	2101      	movs	r1, #1
 800863e:	fa01 f605 	lsl.w	r6, r1, r5
 8008642:	1d72      	adds	r2, r6, #5
 8008644:	4620      	mov	r0, r4
 8008646:	0092      	lsls	r2, r2, #2
 8008648:	f000 fb5e 	bl	8008d08 <_calloc_r>
 800864c:	b160      	cbz	r0, 8008668 <_Balloc+0x64>
 800864e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008652:	e00e      	b.n	8008672 <_Balloc+0x6e>
 8008654:	2221      	movs	r2, #33	; 0x21
 8008656:	2104      	movs	r1, #4
 8008658:	4620      	mov	r0, r4
 800865a:	f000 fb55 	bl	8008d08 <_calloc_r>
 800865e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008660:	60f0      	str	r0, [r6, #12]
 8008662:	68db      	ldr	r3, [r3, #12]
 8008664:	2b00      	cmp	r3, #0
 8008666:	d1e4      	bne.n	8008632 <_Balloc+0x2e>
 8008668:	2000      	movs	r0, #0
 800866a:	bd70      	pop	{r4, r5, r6, pc}
 800866c:	6802      	ldr	r2, [r0, #0]
 800866e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008672:	2300      	movs	r3, #0
 8008674:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008678:	e7f7      	b.n	800866a <_Balloc+0x66>
 800867a:	bf00      	nop
 800867c:	0800a2e1 	.word	0x0800a2e1
 8008680:	0800a364 	.word	0x0800a364

08008684 <_Bfree>:
 8008684:	b570      	push	{r4, r5, r6, lr}
 8008686:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008688:	4605      	mov	r5, r0
 800868a:	460c      	mov	r4, r1
 800868c:	b976      	cbnz	r6, 80086ac <_Bfree+0x28>
 800868e:	2010      	movs	r0, #16
 8008690:	f7ff ff94 	bl	80085bc <malloc>
 8008694:	4602      	mov	r2, r0
 8008696:	6268      	str	r0, [r5, #36]	; 0x24
 8008698:	b920      	cbnz	r0, 80086a4 <_Bfree+0x20>
 800869a:	218a      	movs	r1, #138	; 0x8a
 800869c:	4b08      	ldr	r3, [pc, #32]	; (80086c0 <_Bfree+0x3c>)
 800869e:	4809      	ldr	r0, [pc, #36]	; (80086c4 <_Bfree+0x40>)
 80086a0:	f000 fd8e 	bl	80091c0 <__assert_func>
 80086a4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80086a8:	6006      	str	r6, [r0, #0]
 80086aa:	60c6      	str	r6, [r0, #12]
 80086ac:	b13c      	cbz	r4, 80086be <_Bfree+0x3a>
 80086ae:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80086b0:	6862      	ldr	r2, [r4, #4]
 80086b2:	68db      	ldr	r3, [r3, #12]
 80086b4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80086b8:	6021      	str	r1, [r4, #0]
 80086ba:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80086be:	bd70      	pop	{r4, r5, r6, pc}
 80086c0:	0800a2e1 	.word	0x0800a2e1
 80086c4:	0800a364 	.word	0x0800a364

080086c8 <__multadd>:
 80086c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80086cc:	4607      	mov	r7, r0
 80086ce:	460c      	mov	r4, r1
 80086d0:	461e      	mov	r6, r3
 80086d2:	2000      	movs	r0, #0
 80086d4:	690d      	ldr	r5, [r1, #16]
 80086d6:	f101 0c14 	add.w	ip, r1, #20
 80086da:	f8dc 3000 	ldr.w	r3, [ip]
 80086de:	3001      	adds	r0, #1
 80086e0:	b299      	uxth	r1, r3
 80086e2:	fb02 6101 	mla	r1, r2, r1, r6
 80086e6:	0c1e      	lsrs	r6, r3, #16
 80086e8:	0c0b      	lsrs	r3, r1, #16
 80086ea:	fb02 3306 	mla	r3, r2, r6, r3
 80086ee:	b289      	uxth	r1, r1
 80086f0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80086f4:	4285      	cmp	r5, r0
 80086f6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80086fa:	f84c 1b04 	str.w	r1, [ip], #4
 80086fe:	dcec      	bgt.n	80086da <__multadd+0x12>
 8008700:	b30e      	cbz	r6, 8008746 <__multadd+0x7e>
 8008702:	68a3      	ldr	r3, [r4, #8]
 8008704:	42ab      	cmp	r3, r5
 8008706:	dc19      	bgt.n	800873c <__multadd+0x74>
 8008708:	6861      	ldr	r1, [r4, #4]
 800870a:	4638      	mov	r0, r7
 800870c:	3101      	adds	r1, #1
 800870e:	f7ff ff79 	bl	8008604 <_Balloc>
 8008712:	4680      	mov	r8, r0
 8008714:	b928      	cbnz	r0, 8008722 <__multadd+0x5a>
 8008716:	4602      	mov	r2, r0
 8008718:	21b5      	movs	r1, #181	; 0xb5
 800871a:	4b0c      	ldr	r3, [pc, #48]	; (800874c <__multadd+0x84>)
 800871c:	480c      	ldr	r0, [pc, #48]	; (8008750 <__multadd+0x88>)
 800871e:	f000 fd4f 	bl	80091c0 <__assert_func>
 8008722:	6922      	ldr	r2, [r4, #16]
 8008724:	f104 010c 	add.w	r1, r4, #12
 8008728:	3202      	adds	r2, #2
 800872a:	0092      	lsls	r2, r2, #2
 800872c:	300c      	adds	r0, #12
 800872e:	f7ff ff5b 	bl	80085e8 <memcpy>
 8008732:	4621      	mov	r1, r4
 8008734:	4638      	mov	r0, r7
 8008736:	f7ff ffa5 	bl	8008684 <_Bfree>
 800873a:	4644      	mov	r4, r8
 800873c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008740:	3501      	adds	r5, #1
 8008742:	615e      	str	r6, [r3, #20]
 8008744:	6125      	str	r5, [r4, #16]
 8008746:	4620      	mov	r0, r4
 8008748:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800874c:	0800a353 	.word	0x0800a353
 8008750:	0800a364 	.word	0x0800a364

08008754 <__hi0bits>:
 8008754:	0c02      	lsrs	r2, r0, #16
 8008756:	0412      	lsls	r2, r2, #16
 8008758:	4603      	mov	r3, r0
 800875a:	b9ca      	cbnz	r2, 8008790 <__hi0bits+0x3c>
 800875c:	0403      	lsls	r3, r0, #16
 800875e:	2010      	movs	r0, #16
 8008760:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8008764:	bf04      	itt	eq
 8008766:	021b      	lsleq	r3, r3, #8
 8008768:	3008      	addeq	r0, #8
 800876a:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800876e:	bf04      	itt	eq
 8008770:	011b      	lsleq	r3, r3, #4
 8008772:	3004      	addeq	r0, #4
 8008774:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8008778:	bf04      	itt	eq
 800877a:	009b      	lsleq	r3, r3, #2
 800877c:	3002      	addeq	r0, #2
 800877e:	2b00      	cmp	r3, #0
 8008780:	db05      	blt.n	800878e <__hi0bits+0x3a>
 8008782:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8008786:	f100 0001 	add.w	r0, r0, #1
 800878a:	bf08      	it	eq
 800878c:	2020      	moveq	r0, #32
 800878e:	4770      	bx	lr
 8008790:	2000      	movs	r0, #0
 8008792:	e7e5      	b.n	8008760 <__hi0bits+0xc>

08008794 <__lo0bits>:
 8008794:	6803      	ldr	r3, [r0, #0]
 8008796:	4602      	mov	r2, r0
 8008798:	f013 0007 	ands.w	r0, r3, #7
 800879c:	d00b      	beq.n	80087b6 <__lo0bits+0x22>
 800879e:	07d9      	lsls	r1, r3, #31
 80087a0:	d421      	bmi.n	80087e6 <__lo0bits+0x52>
 80087a2:	0798      	lsls	r0, r3, #30
 80087a4:	bf49      	itett	mi
 80087a6:	085b      	lsrmi	r3, r3, #1
 80087a8:	089b      	lsrpl	r3, r3, #2
 80087aa:	2001      	movmi	r0, #1
 80087ac:	6013      	strmi	r3, [r2, #0]
 80087ae:	bf5c      	itt	pl
 80087b0:	2002      	movpl	r0, #2
 80087b2:	6013      	strpl	r3, [r2, #0]
 80087b4:	4770      	bx	lr
 80087b6:	b299      	uxth	r1, r3
 80087b8:	b909      	cbnz	r1, 80087be <__lo0bits+0x2a>
 80087ba:	2010      	movs	r0, #16
 80087bc:	0c1b      	lsrs	r3, r3, #16
 80087be:	b2d9      	uxtb	r1, r3
 80087c0:	b909      	cbnz	r1, 80087c6 <__lo0bits+0x32>
 80087c2:	3008      	adds	r0, #8
 80087c4:	0a1b      	lsrs	r3, r3, #8
 80087c6:	0719      	lsls	r1, r3, #28
 80087c8:	bf04      	itt	eq
 80087ca:	091b      	lsreq	r3, r3, #4
 80087cc:	3004      	addeq	r0, #4
 80087ce:	0799      	lsls	r1, r3, #30
 80087d0:	bf04      	itt	eq
 80087d2:	089b      	lsreq	r3, r3, #2
 80087d4:	3002      	addeq	r0, #2
 80087d6:	07d9      	lsls	r1, r3, #31
 80087d8:	d403      	bmi.n	80087e2 <__lo0bits+0x4e>
 80087da:	085b      	lsrs	r3, r3, #1
 80087dc:	f100 0001 	add.w	r0, r0, #1
 80087e0:	d003      	beq.n	80087ea <__lo0bits+0x56>
 80087e2:	6013      	str	r3, [r2, #0]
 80087e4:	4770      	bx	lr
 80087e6:	2000      	movs	r0, #0
 80087e8:	4770      	bx	lr
 80087ea:	2020      	movs	r0, #32
 80087ec:	4770      	bx	lr
	...

080087f0 <__i2b>:
 80087f0:	b510      	push	{r4, lr}
 80087f2:	460c      	mov	r4, r1
 80087f4:	2101      	movs	r1, #1
 80087f6:	f7ff ff05 	bl	8008604 <_Balloc>
 80087fa:	4602      	mov	r2, r0
 80087fc:	b928      	cbnz	r0, 800880a <__i2b+0x1a>
 80087fe:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8008802:	4b04      	ldr	r3, [pc, #16]	; (8008814 <__i2b+0x24>)
 8008804:	4804      	ldr	r0, [pc, #16]	; (8008818 <__i2b+0x28>)
 8008806:	f000 fcdb 	bl	80091c0 <__assert_func>
 800880a:	2301      	movs	r3, #1
 800880c:	6144      	str	r4, [r0, #20]
 800880e:	6103      	str	r3, [r0, #16]
 8008810:	bd10      	pop	{r4, pc}
 8008812:	bf00      	nop
 8008814:	0800a353 	.word	0x0800a353
 8008818:	0800a364 	.word	0x0800a364

0800881c <__multiply>:
 800881c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008820:	4691      	mov	r9, r2
 8008822:	690a      	ldr	r2, [r1, #16]
 8008824:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8008828:	460c      	mov	r4, r1
 800882a:	429a      	cmp	r2, r3
 800882c:	bfbe      	ittt	lt
 800882e:	460b      	movlt	r3, r1
 8008830:	464c      	movlt	r4, r9
 8008832:	4699      	movlt	r9, r3
 8008834:	6927      	ldr	r7, [r4, #16]
 8008836:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800883a:	68a3      	ldr	r3, [r4, #8]
 800883c:	6861      	ldr	r1, [r4, #4]
 800883e:	eb07 060a 	add.w	r6, r7, sl
 8008842:	42b3      	cmp	r3, r6
 8008844:	b085      	sub	sp, #20
 8008846:	bfb8      	it	lt
 8008848:	3101      	addlt	r1, #1
 800884a:	f7ff fedb 	bl	8008604 <_Balloc>
 800884e:	b930      	cbnz	r0, 800885e <__multiply+0x42>
 8008850:	4602      	mov	r2, r0
 8008852:	f240 115d 	movw	r1, #349	; 0x15d
 8008856:	4b43      	ldr	r3, [pc, #268]	; (8008964 <__multiply+0x148>)
 8008858:	4843      	ldr	r0, [pc, #268]	; (8008968 <__multiply+0x14c>)
 800885a:	f000 fcb1 	bl	80091c0 <__assert_func>
 800885e:	f100 0514 	add.w	r5, r0, #20
 8008862:	462b      	mov	r3, r5
 8008864:	2200      	movs	r2, #0
 8008866:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800886a:	4543      	cmp	r3, r8
 800886c:	d321      	bcc.n	80088b2 <__multiply+0x96>
 800886e:	f104 0314 	add.w	r3, r4, #20
 8008872:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8008876:	f109 0314 	add.w	r3, r9, #20
 800887a:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800887e:	9202      	str	r2, [sp, #8]
 8008880:	1b3a      	subs	r2, r7, r4
 8008882:	3a15      	subs	r2, #21
 8008884:	f022 0203 	bic.w	r2, r2, #3
 8008888:	3204      	adds	r2, #4
 800888a:	f104 0115 	add.w	r1, r4, #21
 800888e:	428f      	cmp	r7, r1
 8008890:	bf38      	it	cc
 8008892:	2204      	movcc	r2, #4
 8008894:	9201      	str	r2, [sp, #4]
 8008896:	9a02      	ldr	r2, [sp, #8]
 8008898:	9303      	str	r3, [sp, #12]
 800889a:	429a      	cmp	r2, r3
 800889c:	d80c      	bhi.n	80088b8 <__multiply+0x9c>
 800889e:	2e00      	cmp	r6, #0
 80088a0:	dd03      	ble.n	80088aa <__multiply+0x8e>
 80088a2:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80088a6:	2b00      	cmp	r3, #0
 80088a8:	d059      	beq.n	800895e <__multiply+0x142>
 80088aa:	6106      	str	r6, [r0, #16]
 80088ac:	b005      	add	sp, #20
 80088ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80088b2:	f843 2b04 	str.w	r2, [r3], #4
 80088b6:	e7d8      	b.n	800886a <__multiply+0x4e>
 80088b8:	f8b3 a000 	ldrh.w	sl, [r3]
 80088bc:	f1ba 0f00 	cmp.w	sl, #0
 80088c0:	d023      	beq.n	800890a <__multiply+0xee>
 80088c2:	46a9      	mov	r9, r5
 80088c4:	f04f 0c00 	mov.w	ip, #0
 80088c8:	f104 0e14 	add.w	lr, r4, #20
 80088cc:	f85e 2b04 	ldr.w	r2, [lr], #4
 80088d0:	f8d9 1000 	ldr.w	r1, [r9]
 80088d4:	fa1f fb82 	uxth.w	fp, r2
 80088d8:	b289      	uxth	r1, r1
 80088da:	fb0a 110b 	mla	r1, sl, fp, r1
 80088de:	4461      	add	r1, ip
 80088e0:	f8d9 c000 	ldr.w	ip, [r9]
 80088e4:	0c12      	lsrs	r2, r2, #16
 80088e6:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 80088ea:	fb0a c202 	mla	r2, sl, r2, ip
 80088ee:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80088f2:	b289      	uxth	r1, r1
 80088f4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80088f8:	4577      	cmp	r7, lr
 80088fa:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80088fe:	f849 1b04 	str.w	r1, [r9], #4
 8008902:	d8e3      	bhi.n	80088cc <__multiply+0xb0>
 8008904:	9a01      	ldr	r2, [sp, #4]
 8008906:	f845 c002 	str.w	ip, [r5, r2]
 800890a:	9a03      	ldr	r2, [sp, #12]
 800890c:	3304      	adds	r3, #4
 800890e:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8008912:	f1b9 0f00 	cmp.w	r9, #0
 8008916:	d020      	beq.n	800895a <__multiply+0x13e>
 8008918:	46ae      	mov	lr, r5
 800891a:	f04f 0a00 	mov.w	sl, #0
 800891e:	6829      	ldr	r1, [r5, #0]
 8008920:	f104 0c14 	add.w	ip, r4, #20
 8008924:	f8bc b000 	ldrh.w	fp, [ip]
 8008928:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800892c:	b289      	uxth	r1, r1
 800892e:	fb09 220b 	mla	r2, r9, fp, r2
 8008932:	4492      	add	sl, r2
 8008934:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8008938:	f84e 1b04 	str.w	r1, [lr], #4
 800893c:	f85c 2b04 	ldr.w	r2, [ip], #4
 8008940:	f8be 1000 	ldrh.w	r1, [lr]
 8008944:	0c12      	lsrs	r2, r2, #16
 8008946:	fb09 1102 	mla	r1, r9, r2, r1
 800894a:	4567      	cmp	r7, ip
 800894c:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8008950:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8008954:	d8e6      	bhi.n	8008924 <__multiply+0x108>
 8008956:	9a01      	ldr	r2, [sp, #4]
 8008958:	50a9      	str	r1, [r5, r2]
 800895a:	3504      	adds	r5, #4
 800895c:	e79b      	b.n	8008896 <__multiply+0x7a>
 800895e:	3e01      	subs	r6, #1
 8008960:	e79d      	b.n	800889e <__multiply+0x82>
 8008962:	bf00      	nop
 8008964:	0800a353 	.word	0x0800a353
 8008968:	0800a364 	.word	0x0800a364

0800896c <__pow5mult>:
 800896c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008970:	4615      	mov	r5, r2
 8008972:	f012 0203 	ands.w	r2, r2, #3
 8008976:	4606      	mov	r6, r0
 8008978:	460f      	mov	r7, r1
 800897a:	d007      	beq.n	800898c <__pow5mult+0x20>
 800897c:	4c25      	ldr	r4, [pc, #148]	; (8008a14 <__pow5mult+0xa8>)
 800897e:	3a01      	subs	r2, #1
 8008980:	2300      	movs	r3, #0
 8008982:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008986:	f7ff fe9f 	bl	80086c8 <__multadd>
 800898a:	4607      	mov	r7, r0
 800898c:	10ad      	asrs	r5, r5, #2
 800898e:	d03d      	beq.n	8008a0c <__pow5mult+0xa0>
 8008990:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8008992:	b97c      	cbnz	r4, 80089b4 <__pow5mult+0x48>
 8008994:	2010      	movs	r0, #16
 8008996:	f7ff fe11 	bl	80085bc <malloc>
 800899a:	4602      	mov	r2, r0
 800899c:	6270      	str	r0, [r6, #36]	; 0x24
 800899e:	b928      	cbnz	r0, 80089ac <__pow5mult+0x40>
 80089a0:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80089a4:	4b1c      	ldr	r3, [pc, #112]	; (8008a18 <__pow5mult+0xac>)
 80089a6:	481d      	ldr	r0, [pc, #116]	; (8008a1c <__pow5mult+0xb0>)
 80089a8:	f000 fc0a 	bl	80091c0 <__assert_func>
 80089ac:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80089b0:	6004      	str	r4, [r0, #0]
 80089b2:	60c4      	str	r4, [r0, #12]
 80089b4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80089b8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80089bc:	b94c      	cbnz	r4, 80089d2 <__pow5mult+0x66>
 80089be:	f240 2171 	movw	r1, #625	; 0x271
 80089c2:	4630      	mov	r0, r6
 80089c4:	f7ff ff14 	bl	80087f0 <__i2b>
 80089c8:	2300      	movs	r3, #0
 80089ca:	4604      	mov	r4, r0
 80089cc:	f8c8 0008 	str.w	r0, [r8, #8]
 80089d0:	6003      	str	r3, [r0, #0]
 80089d2:	f04f 0900 	mov.w	r9, #0
 80089d6:	07eb      	lsls	r3, r5, #31
 80089d8:	d50a      	bpl.n	80089f0 <__pow5mult+0x84>
 80089da:	4639      	mov	r1, r7
 80089dc:	4622      	mov	r2, r4
 80089de:	4630      	mov	r0, r6
 80089e0:	f7ff ff1c 	bl	800881c <__multiply>
 80089e4:	4680      	mov	r8, r0
 80089e6:	4639      	mov	r1, r7
 80089e8:	4630      	mov	r0, r6
 80089ea:	f7ff fe4b 	bl	8008684 <_Bfree>
 80089ee:	4647      	mov	r7, r8
 80089f0:	106d      	asrs	r5, r5, #1
 80089f2:	d00b      	beq.n	8008a0c <__pow5mult+0xa0>
 80089f4:	6820      	ldr	r0, [r4, #0]
 80089f6:	b938      	cbnz	r0, 8008a08 <__pow5mult+0x9c>
 80089f8:	4622      	mov	r2, r4
 80089fa:	4621      	mov	r1, r4
 80089fc:	4630      	mov	r0, r6
 80089fe:	f7ff ff0d 	bl	800881c <__multiply>
 8008a02:	6020      	str	r0, [r4, #0]
 8008a04:	f8c0 9000 	str.w	r9, [r0]
 8008a08:	4604      	mov	r4, r0
 8008a0a:	e7e4      	b.n	80089d6 <__pow5mult+0x6a>
 8008a0c:	4638      	mov	r0, r7
 8008a0e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008a12:	bf00      	nop
 8008a14:	0800a4b0 	.word	0x0800a4b0
 8008a18:	0800a2e1 	.word	0x0800a2e1
 8008a1c:	0800a364 	.word	0x0800a364

08008a20 <__lshift>:
 8008a20:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008a24:	460c      	mov	r4, r1
 8008a26:	4607      	mov	r7, r0
 8008a28:	4691      	mov	r9, r2
 8008a2a:	6923      	ldr	r3, [r4, #16]
 8008a2c:	6849      	ldr	r1, [r1, #4]
 8008a2e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008a32:	68a3      	ldr	r3, [r4, #8]
 8008a34:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008a38:	f108 0601 	add.w	r6, r8, #1
 8008a3c:	42b3      	cmp	r3, r6
 8008a3e:	db0b      	blt.n	8008a58 <__lshift+0x38>
 8008a40:	4638      	mov	r0, r7
 8008a42:	f7ff fddf 	bl	8008604 <_Balloc>
 8008a46:	4605      	mov	r5, r0
 8008a48:	b948      	cbnz	r0, 8008a5e <__lshift+0x3e>
 8008a4a:	4602      	mov	r2, r0
 8008a4c:	f240 11d9 	movw	r1, #473	; 0x1d9
 8008a50:	4b29      	ldr	r3, [pc, #164]	; (8008af8 <__lshift+0xd8>)
 8008a52:	482a      	ldr	r0, [pc, #168]	; (8008afc <__lshift+0xdc>)
 8008a54:	f000 fbb4 	bl	80091c0 <__assert_func>
 8008a58:	3101      	adds	r1, #1
 8008a5a:	005b      	lsls	r3, r3, #1
 8008a5c:	e7ee      	b.n	8008a3c <__lshift+0x1c>
 8008a5e:	2300      	movs	r3, #0
 8008a60:	f100 0114 	add.w	r1, r0, #20
 8008a64:	f100 0210 	add.w	r2, r0, #16
 8008a68:	4618      	mov	r0, r3
 8008a6a:	4553      	cmp	r3, sl
 8008a6c:	db37      	blt.n	8008ade <__lshift+0xbe>
 8008a6e:	6920      	ldr	r0, [r4, #16]
 8008a70:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008a74:	f104 0314 	add.w	r3, r4, #20
 8008a78:	f019 091f 	ands.w	r9, r9, #31
 8008a7c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008a80:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8008a84:	d02f      	beq.n	8008ae6 <__lshift+0xc6>
 8008a86:	468a      	mov	sl, r1
 8008a88:	f04f 0c00 	mov.w	ip, #0
 8008a8c:	f1c9 0e20 	rsb	lr, r9, #32
 8008a90:	681a      	ldr	r2, [r3, #0]
 8008a92:	fa02 f209 	lsl.w	r2, r2, r9
 8008a96:	ea42 020c 	orr.w	r2, r2, ip
 8008a9a:	f84a 2b04 	str.w	r2, [sl], #4
 8008a9e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008aa2:	4298      	cmp	r0, r3
 8008aa4:	fa22 fc0e 	lsr.w	ip, r2, lr
 8008aa8:	d8f2      	bhi.n	8008a90 <__lshift+0x70>
 8008aaa:	1b03      	subs	r3, r0, r4
 8008aac:	3b15      	subs	r3, #21
 8008aae:	f023 0303 	bic.w	r3, r3, #3
 8008ab2:	3304      	adds	r3, #4
 8008ab4:	f104 0215 	add.w	r2, r4, #21
 8008ab8:	4290      	cmp	r0, r2
 8008aba:	bf38      	it	cc
 8008abc:	2304      	movcc	r3, #4
 8008abe:	f841 c003 	str.w	ip, [r1, r3]
 8008ac2:	f1bc 0f00 	cmp.w	ip, #0
 8008ac6:	d001      	beq.n	8008acc <__lshift+0xac>
 8008ac8:	f108 0602 	add.w	r6, r8, #2
 8008acc:	3e01      	subs	r6, #1
 8008ace:	4638      	mov	r0, r7
 8008ad0:	4621      	mov	r1, r4
 8008ad2:	612e      	str	r6, [r5, #16]
 8008ad4:	f7ff fdd6 	bl	8008684 <_Bfree>
 8008ad8:	4628      	mov	r0, r5
 8008ada:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008ade:	f842 0f04 	str.w	r0, [r2, #4]!
 8008ae2:	3301      	adds	r3, #1
 8008ae4:	e7c1      	b.n	8008a6a <__lshift+0x4a>
 8008ae6:	3904      	subs	r1, #4
 8008ae8:	f853 2b04 	ldr.w	r2, [r3], #4
 8008aec:	4298      	cmp	r0, r3
 8008aee:	f841 2f04 	str.w	r2, [r1, #4]!
 8008af2:	d8f9      	bhi.n	8008ae8 <__lshift+0xc8>
 8008af4:	e7ea      	b.n	8008acc <__lshift+0xac>
 8008af6:	bf00      	nop
 8008af8:	0800a353 	.word	0x0800a353
 8008afc:	0800a364 	.word	0x0800a364

08008b00 <__mcmp>:
 8008b00:	4603      	mov	r3, r0
 8008b02:	690a      	ldr	r2, [r1, #16]
 8008b04:	6900      	ldr	r0, [r0, #16]
 8008b06:	b530      	push	{r4, r5, lr}
 8008b08:	1a80      	subs	r0, r0, r2
 8008b0a:	d10d      	bne.n	8008b28 <__mcmp+0x28>
 8008b0c:	3314      	adds	r3, #20
 8008b0e:	3114      	adds	r1, #20
 8008b10:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8008b14:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8008b18:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008b1c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008b20:	4295      	cmp	r5, r2
 8008b22:	d002      	beq.n	8008b2a <__mcmp+0x2a>
 8008b24:	d304      	bcc.n	8008b30 <__mcmp+0x30>
 8008b26:	2001      	movs	r0, #1
 8008b28:	bd30      	pop	{r4, r5, pc}
 8008b2a:	42a3      	cmp	r3, r4
 8008b2c:	d3f4      	bcc.n	8008b18 <__mcmp+0x18>
 8008b2e:	e7fb      	b.n	8008b28 <__mcmp+0x28>
 8008b30:	f04f 30ff 	mov.w	r0, #4294967295
 8008b34:	e7f8      	b.n	8008b28 <__mcmp+0x28>
	...

08008b38 <__mdiff>:
 8008b38:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b3c:	460d      	mov	r5, r1
 8008b3e:	4607      	mov	r7, r0
 8008b40:	4611      	mov	r1, r2
 8008b42:	4628      	mov	r0, r5
 8008b44:	4614      	mov	r4, r2
 8008b46:	f7ff ffdb 	bl	8008b00 <__mcmp>
 8008b4a:	1e06      	subs	r6, r0, #0
 8008b4c:	d111      	bne.n	8008b72 <__mdiff+0x3a>
 8008b4e:	4631      	mov	r1, r6
 8008b50:	4638      	mov	r0, r7
 8008b52:	f7ff fd57 	bl	8008604 <_Balloc>
 8008b56:	4602      	mov	r2, r0
 8008b58:	b928      	cbnz	r0, 8008b66 <__mdiff+0x2e>
 8008b5a:	f240 2132 	movw	r1, #562	; 0x232
 8008b5e:	4b3a      	ldr	r3, [pc, #232]	; (8008c48 <__mdiff+0x110>)
 8008b60:	483a      	ldr	r0, [pc, #232]	; (8008c4c <__mdiff+0x114>)
 8008b62:	f000 fb2d 	bl	80091c0 <__assert_func>
 8008b66:	2301      	movs	r3, #1
 8008b68:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8008b6c:	4610      	mov	r0, r2
 8008b6e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008b72:	bfa4      	itt	ge
 8008b74:	4623      	movge	r3, r4
 8008b76:	462c      	movge	r4, r5
 8008b78:	4638      	mov	r0, r7
 8008b7a:	6861      	ldr	r1, [r4, #4]
 8008b7c:	bfa6      	itte	ge
 8008b7e:	461d      	movge	r5, r3
 8008b80:	2600      	movge	r6, #0
 8008b82:	2601      	movlt	r6, #1
 8008b84:	f7ff fd3e 	bl	8008604 <_Balloc>
 8008b88:	4602      	mov	r2, r0
 8008b8a:	b918      	cbnz	r0, 8008b94 <__mdiff+0x5c>
 8008b8c:	f44f 7110 	mov.w	r1, #576	; 0x240
 8008b90:	4b2d      	ldr	r3, [pc, #180]	; (8008c48 <__mdiff+0x110>)
 8008b92:	e7e5      	b.n	8008b60 <__mdiff+0x28>
 8008b94:	f102 0814 	add.w	r8, r2, #20
 8008b98:	46c2      	mov	sl, r8
 8008b9a:	f04f 0c00 	mov.w	ip, #0
 8008b9e:	6927      	ldr	r7, [r4, #16]
 8008ba0:	60c6      	str	r6, [r0, #12]
 8008ba2:	692e      	ldr	r6, [r5, #16]
 8008ba4:	f104 0014 	add.w	r0, r4, #20
 8008ba8:	f105 0914 	add.w	r9, r5, #20
 8008bac:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 8008bb0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8008bb4:	3410      	adds	r4, #16
 8008bb6:	f854 bf04 	ldr.w	fp, [r4, #4]!
 8008bba:	f859 3b04 	ldr.w	r3, [r9], #4
 8008bbe:	fa1f f18b 	uxth.w	r1, fp
 8008bc2:	448c      	add	ip, r1
 8008bc4:	b299      	uxth	r1, r3
 8008bc6:	0c1b      	lsrs	r3, r3, #16
 8008bc8:	ebac 0101 	sub.w	r1, ip, r1
 8008bcc:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8008bd0:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8008bd4:	b289      	uxth	r1, r1
 8008bd6:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8008bda:	454e      	cmp	r6, r9
 8008bdc:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8008be0:	f84a 3b04 	str.w	r3, [sl], #4
 8008be4:	d8e7      	bhi.n	8008bb6 <__mdiff+0x7e>
 8008be6:	1b73      	subs	r3, r6, r5
 8008be8:	3b15      	subs	r3, #21
 8008bea:	f023 0303 	bic.w	r3, r3, #3
 8008bee:	3515      	adds	r5, #21
 8008bf0:	3304      	adds	r3, #4
 8008bf2:	42ae      	cmp	r6, r5
 8008bf4:	bf38      	it	cc
 8008bf6:	2304      	movcc	r3, #4
 8008bf8:	4418      	add	r0, r3
 8008bfa:	4443      	add	r3, r8
 8008bfc:	461e      	mov	r6, r3
 8008bfe:	4605      	mov	r5, r0
 8008c00:	4575      	cmp	r5, lr
 8008c02:	d30e      	bcc.n	8008c22 <__mdiff+0xea>
 8008c04:	f10e 0103 	add.w	r1, lr, #3
 8008c08:	1a09      	subs	r1, r1, r0
 8008c0a:	f021 0103 	bic.w	r1, r1, #3
 8008c0e:	3803      	subs	r0, #3
 8008c10:	4586      	cmp	lr, r0
 8008c12:	bf38      	it	cc
 8008c14:	2100      	movcc	r1, #0
 8008c16:	4419      	add	r1, r3
 8008c18:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8008c1c:	b18b      	cbz	r3, 8008c42 <__mdiff+0x10a>
 8008c1e:	6117      	str	r7, [r2, #16]
 8008c20:	e7a4      	b.n	8008b6c <__mdiff+0x34>
 8008c22:	f855 8b04 	ldr.w	r8, [r5], #4
 8008c26:	fa1f f188 	uxth.w	r1, r8
 8008c2a:	4461      	add	r1, ip
 8008c2c:	140c      	asrs	r4, r1, #16
 8008c2e:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8008c32:	b289      	uxth	r1, r1
 8008c34:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8008c38:	ea4f 4c24 	mov.w	ip, r4, asr #16
 8008c3c:	f846 1b04 	str.w	r1, [r6], #4
 8008c40:	e7de      	b.n	8008c00 <__mdiff+0xc8>
 8008c42:	3f01      	subs	r7, #1
 8008c44:	e7e8      	b.n	8008c18 <__mdiff+0xe0>
 8008c46:	bf00      	nop
 8008c48:	0800a353 	.word	0x0800a353
 8008c4c:	0800a364 	.word	0x0800a364

08008c50 <__d2b>:
 8008c50:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8008c54:	2101      	movs	r1, #1
 8008c56:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 8008c5a:	4690      	mov	r8, r2
 8008c5c:	461d      	mov	r5, r3
 8008c5e:	f7ff fcd1 	bl	8008604 <_Balloc>
 8008c62:	4604      	mov	r4, r0
 8008c64:	b930      	cbnz	r0, 8008c74 <__d2b+0x24>
 8008c66:	4602      	mov	r2, r0
 8008c68:	f240 310a 	movw	r1, #778	; 0x30a
 8008c6c:	4b24      	ldr	r3, [pc, #144]	; (8008d00 <__d2b+0xb0>)
 8008c6e:	4825      	ldr	r0, [pc, #148]	; (8008d04 <__d2b+0xb4>)
 8008c70:	f000 faa6 	bl	80091c0 <__assert_func>
 8008c74:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8008c78:	f3c5 550a 	ubfx	r5, r5, #20, #11
 8008c7c:	bb2d      	cbnz	r5, 8008cca <__d2b+0x7a>
 8008c7e:	9301      	str	r3, [sp, #4]
 8008c80:	f1b8 0300 	subs.w	r3, r8, #0
 8008c84:	d026      	beq.n	8008cd4 <__d2b+0x84>
 8008c86:	4668      	mov	r0, sp
 8008c88:	9300      	str	r3, [sp, #0]
 8008c8a:	f7ff fd83 	bl	8008794 <__lo0bits>
 8008c8e:	9900      	ldr	r1, [sp, #0]
 8008c90:	b1f0      	cbz	r0, 8008cd0 <__d2b+0x80>
 8008c92:	9a01      	ldr	r2, [sp, #4]
 8008c94:	f1c0 0320 	rsb	r3, r0, #32
 8008c98:	fa02 f303 	lsl.w	r3, r2, r3
 8008c9c:	430b      	orrs	r3, r1
 8008c9e:	40c2      	lsrs	r2, r0
 8008ca0:	6163      	str	r3, [r4, #20]
 8008ca2:	9201      	str	r2, [sp, #4]
 8008ca4:	9b01      	ldr	r3, [sp, #4]
 8008ca6:	2b00      	cmp	r3, #0
 8008ca8:	bf14      	ite	ne
 8008caa:	2102      	movne	r1, #2
 8008cac:	2101      	moveq	r1, #1
 8008cae:	61a3      	str	r3, [r4, #24]
 8008cb0:	6121      	str	r1, [r4, #16]
 8008cb2:	b1c5      	cbz	r5, 8008ce6 <__d2b+0x96>
 8008cb4:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8008cb8:	4405      	add	r5, r0
 8008cba:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008cbe:	603d      	str	r5, [r7, #0]
 8008cc0:	6030      	str	r0, [r6, #0]
 8008cc2:	4620      	mov	r0, r4
 8008cc4:	b002      	add	sp, #8
 8008cc6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008cca:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008cce:	e7d6      	b.n	8008c7e <__d2b+0x2e>
 8008cd0:	6161      	str	r1, [r4, #20]
 8008cd2:	e7e7      	b.n	8008ca4 <__d2b+0x54>
 8008cd4:	a801      	add	r0, sp, #4
 8008cd6:	f7ff fd5d 	bl	8008794 <__lo0bits>
 8008cda:	2101      	movs	r1, #1
 8008cdc:	9b01      	ldr	r3, [sp, #4]
 8008cde:	6121      	str	r1, [r4, #16]
 8008ce0:	6163      	str	r3, [r4, #20]
 8008ce2:	3020      	adds	r0, #32
 8008ce4:	e7e5      	b.n	8008cb2 <__d2b+0x62>
 8008ce6:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 8008cea:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008cee:	6038      	str	r0, [r7, #0]
 8008cf0:	6918      	ldr	r0, [r3, #16]
 8008cf2:	f7ff fd2f 	bl	8008754 <__hi0bits>
 8008cf6:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 8008cfa:	6031      	str	r1, [r6, #0]
 8008cfc:	e7e1      	b.n	8008cc2 <__d2b+0x72>
 8008cfe:	bf00      	nop
 8008d00:	0800a353 	.word	0x0800a353
 8008d04:	0800a364 	.word	0x0800a364

08008d08 <_calloc_r>:
 8008d08:	b570      	push	{r4, r5, r6, lr}
 8008d0a:	fba1 5402 	umull	r5, r4, r1, r2
 8008d0e:	b934      	cbnz	r4, 8008d1e <_calloc_r+0x16>
 8008d10:	4629      	mov	r1, r5
 8008d12:	f000 f875 	bl	8008e00 <_malloc_r>
 8008d16:	4606      	mov	r6, r0
 8008d18:	b928      	cbnz	r0, 8008d26 <_calloc_r+0x1e>
 8008d1a:	4630      	mov	r0, r6
 8008d1c:	bd70      	pop	{r4, r5, r6, pc}
 8008d1e:	220c      	movs	r2, #12
 8008d20:	2600      	movs	r6, #0
 8008d22:	6002      	str	r2, [r0, #0]
 8008d24:	e7f9      	b.n	8008d1a <_calloc_r+0x12>
 8008d26:	462a      	mov	r2, r5
 8008d28:	4621      	mov	r1, r4
 8008d2a:	f7fe f92f 	bl	8006f8c <memset>
 8008d2e:	e7f4      	b.n	8008d1a <_calloc_r+0x12>

08008d30 <_free_r>:
 8008d30:	b538      	push	{r3, r4, r5, lr}
 8008d32:	4605      	mov	r5, r0
 8008d34:	2900      	cmp	r1, #0
 8008d36:	d040      	beq.n	8008dba <_free_r+0x8a>
 8008d38:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008d3c:	1f0c      	subs	r4, r1, #4
 8008d3e:	2b00      	cmp	r3, #0
 8008d40:	bfb8      	it	lt
 8008d42:	18e4      	addlt	r4, r4, r3
 8008d44:	f000 fa98 	bl	8009278 <__malloc_lock>
 8008d48:	4a1c      	ldr	r2, [pc, #112]	; (8008dbc <_free_r+0x8c>)
 8008d4a:	6813      	ldr	r3, [r2, #0]
 8008d4c:	b933      	cbnz	r3, 8008d5c <_free_r+0x2c>
 8008d4e:	6063      	str	r3, [r4, #4]
 8008d50:	6014      	str	r4, [r2, #0]
 8008d52:	4628      	mov	r0, r5
 8008d54:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008d58:	f000 ba94 	b.w	8009284 <__malloc_unlock>
 8008d5c:	42a3      	cmp	r3, r4
 8008d5e:	d908      	bls.n	8008d72 <_free_r+0x42>
 8008d60:	6820      	ldr	r0, [r4, #0]
 8008d62:	1821      	adds	r1, r4, r0
 8008d64:	428b      	cmp	r3, r1
 8008d66:	bf01      	itttt	eq
 8008d68:	6819      	ldreq	r1, [r3, #0]
 8008d6a:	685b      	ldreq	r3, [r3, #4]
 8008d6c:	1809      	addeq	r1, r1, r0
 8008d6e:	6021      	streq	r1, [r4, #0]
 8008d70:	e7ed      	b.n	8008d4e <_free_r+0x1e>
 8008d72:	461a      	mov	r2, r3
 8008d74:	685b      	ldr	r3, [r3, #4]
 8008d76:	b10b      	cbz	r3, 8008d7c <_free_r+0x4c>
 8008d78:	42a3      	cmp	r3, r4
 8008d7a:	d9fa      	bls.n	8008d72 <_free_r+0x42>
 8008d7c:	6811      	ldr	r1, [r2, #0]
 8008d7e:	1850      	adds	r0, r2, r1
 8008d80:	42a0      	cmp	r0, r4
 8008d82:	d10b      	bne.n	8008d9c <_free_r+0x6c>
 8008d84:	6820      	ldr	r0, [r4, #0]
 8008d86:	4401      	add	r1, r0
 8008d88:	1850      	adds	r0, r2, r1
 8008d8a:	4283      	cmp	r3, r0
 8008d8c:	6011      	str	r1, [r2, #0]
 8008d8e:	d1e0      	bne.n	8008d52 <_free_r+0x22>
 8008d90:	6818      	ldr	r0, [r3, #0]
 8008d92:	685b      	ldr	r3, [r3, #4]
 8008d94:	4401      	add	r1, r0
 8008d96:	6011      	str	r1, [r2, #0]
 8008d98:	6053      	str	r3, [r2, #4]
 8008d9a:	e7da      	b.n	8008d52 <_free_r+0x22>
 8008d9c:	d902      	bls.n	8008da4 <_free_r+0x74>
 8008d9e:	230c      	movs	r3, #12
 8008da0:	602b      	str	r3, [r5, #0]
 8008da2:	e7d6      	b.n	8008d52 <_free_r+0x22>
 8008da4:	6820      	ldr	r0, [r4, #0]
 8008da6:	1821      	adds	r1, r4, r0
 8008da8:	428b      	cmp	r3, r1
 8008daa:	bf01      	itttt	eq
 8008dac:	6819      	ldreq	r1, [r3, #0]
 8008dae:	685b      	ldreq	r3, [r3, #4]
 8008db0:	1809      	addeq	r1, r1, r0
 8008db2:	6021      	streq	r1, [r4, #0]
 8008db4:	6063      	str	r3, [r4, #4]
 8008db6:	6054      	str	r4, [r2, #4]
 8008db8:	e7cb      	b.n	8008d52 <_free_r+0x22>
 8008dba:	bd38      	pop	{r3, r4, r5, pc}
 8008dbc:	20000324 	.word	0x20000324

08008dc0 <sbrk_aligned>:
 8008dc0:	b570      	push	{r4, r5, r6, lr}
 8008dc2:	4e0e      	ldr	r6, [pc, #56]	; (8008dfc <sbrk_aligned+0x3c>)
 8008dc4:	460c      	mov	r4, r1
 8008dc6:	6831      	ldr	r1, [r6, #0]
 8008dc8:	4605      	mov	r5, r0
 8008dca:	b911      	cbnz	r1, 8008dd2 <sbrk_aligned+0x12>
 8008dcc:	f000 f9e8 	bl	80091a0 <_sbrk_r>
 8008dd0:	6030      	str	r0, [r6, #0]
 8008dd2:	4621      	mov	r1, r4
 8008dd4:	4628      	mov	r0, r5
 8008dd6:	f000 f9e3 	bl	80091a0 <_sbrk_r>
 8008dda:	1c43      	adds	r3, r0, #1
 8008ddc:	d00a      	beq.n	8008df4 <sbrk_aligned+0x34>
 8008dde:	1cc4      	adds	r4, r0, #3
 8008de0:	f024 0403 	bic.w	r4, r4, #3
 8008de4:	42a0      	cmp	r0, r4
 8008de6:	d007      	beq.n	8008df8 <sbrk_aligned+0x38>
 8008de8:	1a21      	subs	r1, r4, r0
 8008dea:	4628      	mov	r0, r5
 8008dec:	f000 f9d8 	bl	80091a0 <_sbrk_r>
 8008df0:	3001      	adds	r0, #1
 8008df2:	d101      	bne.n	8008df8 <sbrk_aligned+0x38>
 8008df4:	f04f 34ff 	mov.w	r4, #4294967295
 8008df8:	4620      	mov	r0, r4
 8008dfa:	bd70      	pop	{r4, r5, r6, pc}
 8008dfc:	20000328 	.word	0x20000328

08008e00 <_malloc_r>:
 8008e00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008e04:	1ccd      	adds	r5, r1, #3
 8008e06:	f025 0503 	bic.w	r5, r5, #3
 8008e0a:	3508      	adds	r5, #8
 8008e0c:	2d0c      	cmp	r5, #12
 8008e0e:	bf38      	it	cc
 8008e10:	250c      	movcc	r5, #12
 8008e12:	2d00      	cmp	r5, #0
 8008e14:	4607      	mov	r7, r0
 8008e16:	db01      	blt.n	8008e1c <_malloc_r+0x1c>
 8008e18:	42a9      	cmp	r1, r5
 8008e1a:	d905      	bls.n	8008e28 <_malloc_r+0x28>
 8008e1c:	230c      	movs	r3, #12
 8008e1e:	2600      	movs	r6, #0
 8008e20:	603b      	str	r3, [r7, #0]
 8008e22:	4630      	mov	r0, r6
 8008e24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008e28:	4e2e      	ldr	r6, [pc, #184]	; (8008ee4 <_malloc_r+0xe4>)
 8008e2a:	f000 fa25 	bl	8009278 <__malloc_lock>
 8008e2e:	6833      	ldr	r3, [r6, #0]
 8008e30:	461c      	mov	r4, r3
 8008e32:	bb34      	cbnz	r4, 8008e82 <_malloc_r+0x82>
 8008e34:	4629      	mov	r1, r5
 8008e36:	4638      	mov	r0, r7
 8008e38:	f7ff ffc2 	bl	8008dc0 <sbrk_aligned>
 8008e3c:	1c43      	adds	r3, r0, #1
 8008e3e:	4604      	mov	r4, r0
 8008e40:	d14d      	bne.n	8008ede <_malloc_r+0xde>
 8008e42:	6834      	ldr	r4, [r6, #0]
 8008e44:	4626      	mov	r6, r4
 8008e46:	2e00      	cmp	r6, #0
 8008e48:	d140      	bne.n	8008ecc <_malloc_r+0xcc>
 8008e4a:	6823      	ldr	r3, [r4, #0]
 8008e4c:	4631      	mov	r1, r6
 8008e4e:	4638      	mov	r0, r7
 8008e50:	eb04 0803 	add.w	r8, r4, r3
 8008e54:	f000 f9a4 	bl	80091a0 <_sbrk_r>
 8008e58:	4580      	cmp	r8, r0
 8008e5a:	d13a      	bne.n	8008ed2 <_malloc_r+0xd2>
 8008e5c:	6821      	ldr	r1, [r4, #0]
 8008e5e:	3503      	adds	r5, #3
 8008e60:	1a6d      	subs	r5, r5, r1
 8008e62:	f025 0503 	bic.w	r5, r5, #3
 8008e66:	3508      	adds	r5, #8
 8008e68:	2d0c      	cmp	r5, #12
 8008e6a:	bf38      	it	cc
 8008e6c:	250c      	movcc	r5, #12
 8008e6e:	4638      	mov	r0, r7
 8008e70:	4629      	mov	r1, r5
 8008e72:	f7ff ffa5 	bl	8008dc0 <sbrk_aligned>
 8008e76:	3001      	adds	r0, #1
 8008e78:	d02b      	beq.n	8008ed2 <_malloc_r+0xd2>
 8008e7a:	6823      	ldr	r3, [r4, #0]
 8008e7c:	442b      	add	r3, r5
 8008e7e:	6023      	str	r3, [r4, #0]
 8008e80:	e00e      	b.n	8008ea0 <_malloc_r+0xa0>
 8008e82:	6822      	ldr	r2, [r4, #0]
 8008e84:	1b52      	subs	r2, r2, r5
 8008e86:	d41e      	bmi.n	8008ec6 <_malloc_r+0xc6>
 8008e88:	2a0b      	cmp	r2, #11
 8008e8a:	d916      	bls.n	8008eba <_malloc_r+0xba>
 8008e8c:	1961      	adds	r1, r4, r5
 8008e8e:	42a3      	cmp	r3, r4
 8008e90:	6025      	str	r5, [r4, #0]
 8008e92:	bf18      	it	ne
 8008e94:	6059      	strne	r1, [r3, #4]
 8008e96:	6863      	ldr	r3, [r4, #4]
 8008e98:	bf08      	it	eq
 8008e9a:	6031      	streq	r1, [r6, #0]
 8008e9c:	5162      	str	r2, [r4, r5]
 8008e9e:	604b      	str	r3, [r1, #4]
 8008ea0:	4638      	mov	r0, r7
 8008ea2:	f104 060b 	add.w	r6, r4, #11
 8008ea6:	f000 f9ed 	bl	8009284 <__malloc_unlock>
 8008eaa:	f026 0607 	bic.w	r6, r6, #7
 8008eae:	1d23      	adds	r3, r4, #4
 8008eb0:	1af2      	subs	r2, r6, r3
 8008eb2:	d0b6      	beq.n	8008e22 <_malloc_r+0x22>
 8008eb4:	1b9b      	subs	r3, r3, r6
 8008eb6:	50a3      	str	r3, [r4, r2]
 8008eb8:	e7b3      	b.n	8008e22 <_malloc_r+0x22>
 8008eba:	6862      	ldr	r2, [r4, #4]
 8008ebc:	42a3      	cmp	r3, r4
 8008ebe:	bf0c      	ite	eq
 8008ec0:	6032      	streq	r2, [r6, #0]
 8008ec2:	605a      	strne	r2, [r3, #4]
 8008ec4:	e7ec      	b.n	8008ea0 <_malloc_r+0xa0>
 8008ec6:	4623      	mov	r3, r4
 8008ec8:	6864      	ldr	r4, [r4, #4]
 8008eca:	e7b2      	b.n	8008e32 <_malloc_r+0x32>
 8008ecc:	4634      	mov	r4, r6
 8008ece:	6876      	ldr	r6, [r6, #4]
 8008ed0:	e7b9      	b.n	8008e46 <_malloc_r+0x46>
 8008ed2:	230c      	movs	r3, #12
 8008ed4:	4638      	mov	r0, r7
 8008ed6:	603b      	str	r3, [r7, #0]
 8008ed8:	f000 f9d4 	bl	8009284 <__malloc_unlock>
 8008edc:	e7a1      	b.n	8008e22 <_malloc_r+0x22>
 8008ede:	6025      	str	r5, [r4, #0]
 8008ee0:	e7de      	b.n	8008ea0 <_malloc_r+0xa0>
 8008ee2:	bf00      	nop
 8008ee4:	20000324 	.word	0x20000324

08008ee8 <__ssputs_r>:
 8008ee8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008eec:	688e      	ldr	r6, [r1, #8]
 8008eee:	4682      	mov	sl, r0
 8008ef0:	429e      	cmp	r6, r3
 8008ef2:	460c      	mov	r4, r1
 8008ef4:	4690      	mov	r8, r2
 8008ef6:	461f      	mov	r7, r3
 8008ef8:	d838      	bhi.n	8008f6c <__ssputs_r+0x84>
 8008efa:	898a      	ldrh	r2, [r1, #12]
 8008efc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008f00:	d032      	beq.n	8008f68 <__ssputs_r+0x80>
 8008f02:	6825      	ldr	r5, [r4, #0]
 8008f04:	6909      	ldr	r1, [r1, #16]
 8008f06:	3301      	adds	r3, #1
 8008f08:	eba5 0901 	sub.w	r9, r5, r1
 8008f0c:	6965      	ldr	r5, [r4, #20]
 8008f0e:	444b      	add	r3, r9
 8008f10:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008f14:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008f18:	106d      	asrs	r5, r5, #1
 8008f1a:	429d      	cmp	r5, r3
 8008f1c:	bf38      	it	cc
 8008f1e:	461d      	movcc	r5, r3
 8008f20:	0553      	lsls	r3, r2, #21
 8008f22:	d531      	bpl.n	8008f88 <__ssputs_r+0xa0>
 8008f24:	4629      	mov	r1, r5
 8008f26:	f7ff ff6b 	bl	8008e00 <_malloc_r>
 8008f2a:	4606      	mov	r6, r0
 8008f2c:	b950      	cbnz	r0, 8008f44 <__ssputs_r+0x5c>
 8008f2e:	230c      	movs	r3, #12
 8008f30:	f04f 30ff 	mov.w	r0, #4294967295
 8008f34:	f8ca 3000 	str.w	r3, [sl]
 8008f38:	89a3      	ldrh	r3, [r4, #12]
 8008f3a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008f3e:	81a3      	strh	r3, [r4, #12]
 8008f40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008f44:	464a      	mov	r2, r9
 8008f46:	6921      	ldr	r1, [r4, #16]
 8008f48:	f7ff fb4e 	bl	80085e8 <memcpy>
 8008f4c:	89a3      	ldrh	r3, [r4, #12]
 8008f4e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008f52:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008f56:	81a3      	strh	r3, [r4, #12]
 8008f58:	6126      	str	r6, [r4, #16]
 8008f5a:	444e      	add	r6, r9
 8008f5c:	6026      	str	r6, [r4, #0]
 8008f5e:	463e      	mov	r6, r7
 8008f60:	6165      	str	r5, [r4, #20]
 8008f62:	eba5 0509 	sub.w	r5, r5, r9
 8008f66:	60a5      	str	r5, [r4, #8]
 8008f68:	42be      	cmp	r6, r7
 8008f6a:	d900      	bls.n	8008f6e <__ssputs_r+0x86>
 8008f6c:	463e      	mov	r6, r7
 8008f6e:	4632      	mov	r2, r6
 8008f70:	4641      	mov	r1, r8
 8008f72:	6820      	ldr	r0, [r4, #0]
 8008f74:	f000 f966 	bl	8009244 <memmove>
 8008f78:	68a3      	ldr	r3, [r4, #8]
 8008f7a:	2000      	movs	r0, #0
 8008f7c:	1b9b      	subs	r3, r3, r6
 8008f7e:	60a3      	str	r3, [r4, #8]
 8008f80:	6823      	ldr	r3, [r4, #0]
 8008f82:	4433      	add	r3, r6
 8008f84:	6023      	str	r3, [r4, #0]
 8008f86:	e7db      	b.n	8008f40 <__ssputs_r+0x58>
 8008f88:	462a      	mov	r2, r5
 8008f8a:	f000 f981 	bl	8009290 <_realloc_r>
 8008f8e:	4606      	mov	r6, r0
 8008f90:	2800      	cmp	r0, #0
 8008f92:	d1e1      	bne.n	8008f58 <__ssputs_r+0x70>
 8008f94:	4650      	mov	r0, sl
 8008f96:	6921      	ldr	r1, [r4, #16]
 8008f98:	f7ff feca 	bl	8008d30 <_free_r>
 8008f9c:	e7c7      	b.n	8008f2e <__ssputs_r+0x46>
	...

08008fa0 <_svfiprintf_r>:
 8008fa0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008fa4:	4698      	mov	r8, r3
 8008fa6:	898b      	ldrh	r3, [r1, #12]
 8008fa8:	4607      	mov	r7, r0
 8008faa:	061b      	lsls	r3, r3, #24
 8008fac:	460d      	mov	r5, r1
 8008fae:	4614      	mov	r4, r2
 8008fb0:	b09d      	sub	sp, #116	; 0x74
 8008fb2:	d50e      	bpl.n	8008fd2 <_svfiprintf_r+0x32>
 8008fb4:	690b      	ldr	r3, [r1, #16]
 8008fb6:	b963      	cbnz	r3, 8008fd2 <_svfiprintf_r+0x32>
 8008fb8:	2140      	movs	r1, #64	; 0x40
 8008fba:	f7ff ff21 	bl	8008e00 <_malloc_r>
 8008fbe:	6028      	str	r0, [r5, #0]
 8008fc0:	6128      	str	r0, [r5, #16]
 8008fc2:	b920      	cbnz	r0, 8008fce <_svfiprintf_r+0x2e>
 8008fc4:	230c      	movs	r3, #12
 8008fc6:	603b      	str	r3, [r7, #0]
 8008fc8:	f04f 30ff 	mov.w	r0, #4294967295
 8008fcc:	e0d1      	b.n	8009172 <_svfiprintf_r+0x1d2>
 8008fce:	2340      	movs	r3, #64	; 0x40
 8008fd0:	616b      	str	r3, [r5, #20]
 8008fd2:	2300      	movs	r3, #0
 8008fd4:	9309      	str	r3, [sp, #36]	; 0x24
 8008fd6:	2320      	movs	r3, #32
 8008fd8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008fdc:	2330      	movs	r3, #48	; 0x30
 8008fde:	f04f 0901 	mov.w	r9, #1
 8008fe2:	f8cd 800c 	str.w	r8, [sp, #12]
 8008fe6:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800918c <_svfiprintf_r+0x1ec>
 8008fea:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008fee:	4623      	mov	r3, r4
 8008ff0:	469a      	mov	sl, r3
 8008ff2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008ff6:	b10a      	cbz	r2, 8008ffc <_svfiprintf_r+0x5c>
 8008ff8:	2a25      	cmp	r2, #37	; 0x25
 8008ffa:	d1f9      	bne.n	8008ff0 <_svfiprintf_r+0x50>
 8008ffc:	ebba 0b04 	subs.w	fp, sl, r4
 8009000:	d00b      	beq.n	800901a <_svfiprintf_r+0x7a>
 8009002:	465b      	mov	r3, fp
 8009004:	4622      	mov	r2, r4
 8009006:	4629      	mov	r1, r5
 8009008:	4638      	mov	r0, r7
 800900a:	f7ff ff6d 	bl	8008ee8 <__ssputs_r>
 800900e:	3001      	adds	r0, #1
 8009010:	f000 80aa 	beq.w	8009168 <_svfiprintf_r+0x1c8>
 8009014:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009016:	445a      	add	r2, fp
 8009018:	9209      	str	r2, [sp, #36]	; 0x24
 800901a:	f89a 3000 	ldrb.w	r3, [sl]
 800901e:	2b00      	cmp	r3, #0
 8009020:	f000 80a2 	beq.w	8009168 <_svfiprintf_r+0x1c8>
 8009024:	2300      	movs	r3, #0
 8009026:	f04f 32ff 	mov.w	r2, #4294967295
 800902a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800902e:	f10a 0a01 	add.w	sl, sl, #1
 8009032:	9304      	str	r3, [sp, #16]
 8009034:	9307      	str	r3, [sp, #28]
 8009036:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800903a:	931a      	str	r3, [sp, #104]	; 0x68
 800903c:	4654      	mov	r4, sl
 800903e:	2205      	movs	r2, #5
 8009040:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009044:	4851      	ldr	r0, [pc, #324]	; (800918c <_svfiprintf_r+0x1ec>)
 8009046:	f7ff fac1 	bl	80085cc <memchr>
 800904a:	9a04      	ldr	r2, [sp, #16]
 800904c:	b9d8      	cbnz	r0, 8009086 <_svfiprintf_r+0xe6>
 800904e:	06d0      	lsls	r0, r2, #27
 8009050:	bf44      	itt	mi
 8009052:	2320      	movmi	r3, #32
 8009054:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009058:	0711      	lsls	r1, r2, #28
 800905a:	bf44      	itt	mi
 800905c:	232b      	movmi	r3, #43	; 0x2b
 800905e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009062:	f89a 3000 	ldrb.w	r3, [sl]
 8009066:	2b2a      	cmp	r3, #42	; 0x2a
 8009068:	d015      	beq.n	8009096 <_svfiprintf_r+0xf6>
 800906a:	4654      	mov	r4, sl
 800906c:	2000      	movs	r0, #0
 800906e:	f04f 0c0a 	mov.w	ip, #10
 8009072:	9a07      	ldr	r2, [sp, #28]
 8009074:	4621      	mov	r1, r4
 8009076:	f811 3b01 	ldrb.w	r3, [r1], #1
 800907a:	3b30      	subs	r3, #48	; 0x30
 800907c:	2b09      	cmp	r3, #9
 800907e:	d94e      	bls.n	800911e <_svfiprintf_r+0x17e>
 8009080:	b1b0      	cbz	r0, 80090b0 <_svfiprintf_r+0x110>
 8009082:	9207      	str	r2, [sp, #28]
 8009084:	e014      	b.n	80090b0 <_svfiprintf_r+0x110>
 8009086:	eba0 0308 	sub.w	r3, r0, r8
 800908a:	fa09 f303 	lsl.w	r3, r9, r3
 800908e:	4313      	orrs	r3, r2
 8009090:	46a2      	mov	sl, r4
 8009092:	9304      	str	r3, [sp, #16]
 8009094:	e7d2      	b.n	800903c <_svfiprintf_r+0x9c>
 8009096:	9b03      	ldr	r3, [sp, #12]
 8009098:	1d19      	adds	r1, r3, #4
 800909a:	681b      	ldr	r3, [r3, #0]
 800909c:	9103      	str	r1, [sp, #12]
 800909e:	2b00      	cmp	r3, #0
 80090a0:	bfbb      	ittet	lt
 80090a2:	425b      	neglt	r3, r3
 80090a4:	f042 0202 	orrlt.w	r2, r2, #2
 80090a8:	9307      	strge	r3, [sp, #28]
 80090aa:	9307      	strlt	r3, [sp, #28]
 80090ac:	bfb8      	it	lt
 80090ae:	9204      	strlt	r2, [sp, #16]
 80090b0:	7823      	ldrb	r3, [r4, #0]
 80090b2:	2b2e      	cmp	r3, #46	; 0x2e
 80090b4:	d10c      	bne.n	80090d0 <_svfiprintf_r+0x130>
 80090b6:	7863      	ldrb	r3, [r4, #1]
 80090b8:	2b2a      	cmp	r3, #42	; 0x2a
 80090ba:	d135      	bne.n	8009128 <_svfiprintf_r+0x188>
 80090bc:	9b03      	ldr	r3, [sp, #12]
 80090be:	3402      	adds	r4, #2
 80090c0:	1d1a      	adds	r2, r3, #4
 80090c2:	681b      	ldr	r3, [r3, #0]
 80090c4:	9203      	str	r2, [sp, #12]
 80090c6:	2b00      	cmp	r3, #0
 80090c8:	bfb8      	it	lt
 80090ca:	f04f 33ff 	movlt.w	r3, #4294967295
 80090ce:	9305      	str	r3, [sp, #20]
 80090d0:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 8009190 <_svfiprintf_r+0x1f0>
 80090d4:	2203      	movs	r2, #3
 80090d6:	4650      	mov	r0, sl
 80090d8:	7821      	ldrb	r1, [r4, #0]
 80090da:	f7ff fa77 	bl	80085cc <memchr>
 80090de:	b140      	cbz	r0, 80090f2 <_svfiprintf_r+0x152>
 80090e0:	2340      	movs	r3, #64	; 0x40
 80090e2:	eba0 000a 	sub.w	r0, r0, sl
 80090e6:	fa03 f000 	lsl.w	r0, r3, r0
 80090ea:	9b04      	ldr	r3, [sp, #16]
 80090ec:	3401      	adds	r4, #1
 80090ee:	4303      	orrs	r3, r0
 80090f0:	9304      	str	r3, [sp, #16]
 80090f2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80090f6:	2206      	movs	r2, #6
 80090f8:	4826      	ldr	r0, [pc, #152]	; (8009194 <_svfiprintf_r+0x1f4>)
 80090fa:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80090fe:	f7ff fa65 	bl	80085cc <memchr>
 8009102:	2800      	cmp	r0, #0
 8009104:	d038      	beq.n	8009178 <_svfiprintf_r+0x1d8>
 8009106:	4b24      	ldr	r3, [pc, #144]	; (8009198 <_svfiprintf_r+0x1f8>)
 8009108:	bb1b      	cbnz	r3, 8009152 <_svfiprintf_r+0x1b2>
 800910a:	9b03      	ldr	r3, [sp, #12]
 800910c:	3307      	adds	r3, #7
 800910e:	f023 0307 	bic.w	r3, r3, #7
 8009112:	3308      	adds	r3, #8
 8009114:	9303      	str	r3, [sp, #12]
 8009116:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009118:	4433      	add	r3, r6
 800911a:	9309      	str	r3, [sp, #36]	; 0x24
 800911c:	e767      	b.n	8008fee <_svfiprintf_r+0x4e>
 800911e:	460c      	mov	r4, r1
 8009120:	2001      	movs	r0, #1
 8009122:	fb0c 3202 	mla	r2, ip, r2, r3
 8009126:	e7a5      	b.n	8009074 <_svfiprintf_r+0xd4>
 8009128:	2300      	movs	r3, #0
 800912a:	f04f 0c0a 	mov.w	ip, #10
 800912e:	4619      	mov	r1, r3
 8009130:	3401      	adds	r4, #1
 8009132:	9305      	str	r3, [sp, #20]
 8009134:	4620      	mov	r0, r4
 8009136:	f810 2b01 	ldrb.w	r2, [r0], #1
 800913a:	3a30      	subs	r2, #48	; 0x30
 800913c:	2a09      	cmp	r2, #9
 800913e:	d903      	bls.n	8009148 <_svfiprintf_r+0x1a8>
 8009140:	2b00      	cmp	r3, #0
 8009142:	d0c5      	beq.n	80090d0 <_svfiprintf_r+0x130>
 8009144:	9105      	str	r1, [sp, #20]
 8009146:	e7c3      	b.n	80090d0 <_svfiprintf_r+0x130>
 8009148:	4604      	mov	r4, r0
 800914a:	2301      	movs	r3, #1
 800914c:	fb0c 2101 	mla	r1, ip, r1, r2
 8009150:	e7f0      	b.n	8009134 <_svfiprintf_r+0x194>
 8009152:	ab03      	add	r3, sp, #12
 8009154:	9300      	str	r3, [sp, #0]
 8009156:	462a      	mov	r2, r5
 8009158:	4638      	mov	r0, r7
 800915a:	4b10      	ldr	r3, [pc, #64]	; (800919c <_svfiprintf_r+0x1fc>)
 800915c:	a904      	add	r1, sp, #16
 800915e:	f7fd ffbb 	bl	80070d8 <_printf_float>
 8009162:	1c42      	adds	r2, r0, #1
 8009164:	4606      	mov	r6, r0
 8009166:	d1d6      	bne.n	8009116 <_svfiprintf_r+0x176>
 8009168:	89ab      	ldrh	r3, [r5, #12]
 800916a:	065b      	lsls	r3, r3, #25
 800916c:	f53f af2c 	bmi.w	8008fc8 <_svfiprintf_r+0x28>
 8009170:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009172:	b01d      	add	sp, #116	; 0x74
 8009174:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009178:	ab03      	add	r3, sp, #12
 800917a:	9300      	str	r3, [sp, #0]
 800917c:	462a      	mov	r2, r5
 800917e:	4638      	mov	r0, r7
 8009180:	4b06      	ldr	r3, [pc, #24]	; (800919c <_svfiprintf_r+0x1fc>)
 8009182:	a904      	add	r1, sp, #16
 8009184:	f7fe fa44 	bl	8007610 <_printf_i>
 8009188:	e7eb      	b.n	8009162 <_svfiprintf_r+0x1c2>
 800918a:	bf00      	nop
 800918c:	0800a4bc 	.word	0x0800a4bc
 8009190:	0800a4c2 	.word	0x0800a4c2
 8009194:	0800a4c6 	.word	0x0800a4c6
 8009198:	080070d9 	.word	0x080070d9
 800919c:	08008ee9 	.word	0x08008ee9

080091a0 <_sbrk_r>:
 80091a0:	b538      	push	{r3, r4, r5, lr}
 80091a2:	2300      	movs	r3, #0
 80091a4:	4d05      	ldr	r5, [pc, #20]	; (80091bc <_sbrk_r+0x1c>)
 80091a6:	4604      	mov	r4, r0
 80091a8:	4608      	mov	r0, r1
 80091aa:	602b      	str	r3, [r5, #0]
 80091ac:	f7f8 fcd4 	bl	8001b58 <_sbrk>
 80091b0:	1c43      	adds	r3, r0, #1
 80091b2:	d102      	bne.n	80091ba <_sbrk_r+0x1a>
 80091b4:	682b      	ldr	r3, [r5, #0]
 80091b6:	b103      	cbz	r3, 80091ba <_sbrk_r+0x1a>
 80091b8:	6023      	str	r3, [r4, #0]
 80091ba:	bd38      	pop	{r3, r4, r5, pc}
 80091bc:	2000032c 	.word	0x2000032c

080091c0 <__assert_func>:
 80091c0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80091c2:	4614      	mov	r4, r2
 80091c4:	461a      	mov	r2, r3
 80091c6:	4b09      	ldr	r3, [pc, #36]	; (80091ec <__assert_func+0x2c>)
 80091c8:	4605      	mov	r5, r0
 80091ca:	681b      	ldr	r3, [r3, #0]
 80091cc:	68d8      	ldr	r0, [r3, #12]
 80091ce:	b14c      	cbz	r4, 80091e4 <__assert_func+0x24>
 80091d0:	4b07      	ldr	r3, [pc, #28]	; (80091f0 <__assert_func+0x30>)
 80091d2:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80091d6:	9100      	str	r1, [sp, #0]
 80091d8:	462b      	mov	r3, r5
 80091da:	4906      	ldr	r1, [pc, #24]	; (80091f4 <__assert_func+0x34>)
 80091dc:	f000 f80e 	bl	80091fc <fiprintf>
 80091e0:	f000 faaa 	bl	8009738 <abort>
 80091e4:	4b04      	ldr	r3, [pc, #16]	; (80091f8 <__assert_func+0x38>)
 80091e6:	461c      	mov	r4, r3
 80091e8:	e7f3      	b.n	80091d2 <__assert_func+0x12>
 80091ea:	bf00      	nop
 80091ec:	20000024 	.word	0x20000024
 80091f0:	0800a4cd 	.word	0x0800a4cd
 80091f4:	0800a4da 	.word	0x0800a4da
 80091f8:	0800a508 	.word	0x0800a508

080091fc <fiprintf>:
 80091fc:	b40e      	push	{r1, r2, r3}
 80091fe:	b503      	push	{r0, r1, lr}
 8009200:	4601      	mov	r1, r0
 8009202:	ab03      	add	r3, sp, #12
 8009204:	4805      	ldr	r0, [pc, #20]	; (800921c <fiprintf+0x20>)
 8009206:	f853 2b04 	ldr.w	r2, [r3], #4
 800920a:	6800      	ldr	r0, [r0, #0]
 800920c:	9301      	str	r3, [sp, #4]
 800920e:	f000 f895 	bl	800933c <_vfiprintf_r>
 8009212:	b002      	add	sp, #8
 8009214:	f85d eb04 	ldr.w	lr, [sp], #4
 8009218:	b003      	add	sp, #12
 800921a:	4770      	bx	lr
 800921c:	20000024 	.word	0x20000024

08009220 <__ascii_mbtowc>:
 8009220:	b082      	sub	sp, #8
 8009222:	b901      	cbnz	r1, 8009226 <__ascii_mbtowc+0x6>
 8009224:	a901      	add	r1, sp, #4
 8009226:	b142      	cbz	r2, 800923a <__ascii_mbtowc+0x1a>
 8009228:	b14b      	cbz	r3, 800923e <__ascii_mbtowc+0x1e>
 800922a:	7813      	ldrb	r3, [r2, #0]
 800922c:	600b      	str	r3, [r1, #0]
 800922e:	7812      	ldrb	r2, [r2, #0]
 8009230:	1e10      	subs	r0, r2, #0
 8009232:	bf18      	it	ne
 8009234:	2001      	movne	r0, #1
 8009236:	b002      	add	sp, #8
 8009238:	4770      	bx	lr
 800923a:	4610      	mov	r0, r2
 800923c:	e7fb      	b.n	8009236 <__ascii_mbtowc+0x16>
 800923e:	f06f 0001 	mvn.w	r0, #1
 8009242:	e7f8      	b.n	8009236 <__ascii_mbtowc+0x16>

08009244 <memmove>:
 8009244:	4288      	cmp	r0, r1
 8009246:	b510      	push	{r4, lr}
 8009248:	eb01 0402 	add.w	r4, r1, r2
 800924c:	d902      	bls.n	8009254 <memmove+0x10>
 800924e:	4284      	cmp	r4, r0
 8009250:	4623      	mov	r3, r4
 8009252:	d807      	bhi.n	8009264 <memmove+0x20>
 8009254:	1e43      	subs	r3, r0, #1
 8009256:	42a1      	cmp	r1, r4
 8009258:	d008      	beq.n	800926c <memmove+0x28>
 800925a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800925e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009262:	e7f8      	b.n	8009256 <memmove+0x12>
 8009264:	4601      	mov	r1, r0
 8009266:	4402      	add	r2, r0
 8009268:	428a      	cmp	r2, r1
 800926a:	d100      	bne.n	800926e <memmove+0x2a>
 800926c:	bd10      	pop	{r4, pc}
 800926e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009272:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009276:	e7f7      	b.n	8009268 <memmove+0x24>

08009278 <__malloc_lock>:
 8009278:	4801      	ldr	r0, [pc, #4]	; (8009280 <__malloc_lock+0x8>)
 800927a:	f000 bc19 	b.w	8009ab0 <__retarget_lock_acquire_recursive>
 800927e:	bf00      	nop
 8009280:	20000330 	.word	0x20000330

08009284 <__malloc_unlock>:
 8009284:	4801      	ldr	r0, [pc, #4]	; (800928c <__malloc_unlock+0x8>)
 8009286:	f000 bc14 	b.w	8009ab2 <__retarget_lock_release_recursive>
 800928a:	bf00      	nop
 800928c:	20000330 	.word	0x20000330

08009290 <_realloc_r>:
 8009290:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009294:	4680      	mov	r8, r0
 8009296:	4614      	mov	r4, r2
 8009298:	460e      	mov	r6, r1
 800929a:	b921      	cbnz	r1, 80092a6 <_realloc_r+0x16>
 800929c:	4611      	mov	r1, r2
 800929e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80092a2:	f7ff bdad 	b.w	8008e00 <_malloc_r>
 80092a6:	b92a      	cbnz	r2, 80092b4 <_realloc_r+0x24>
 80092a8:	f7ff fd42 	bl	8008d30 <_free_r>
 80092ac:	4625      	mov	r5, r4
 80092ae:	4628      	mov	r0, r5
 80092b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80092b4:	f000 fc64 	bl	8009b80 <_malloc_usable_size_r>
 80092b8:	4284      	cmp	r4, r0
 80092ba:	4607      	mov	r7, r0
 80092bc:	d802      	bhi.n	80092c4 <_realloc_r+0x34>
 80092be:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80092c2:	d812      	bhi.n	80092ea <_realloc_r+0x5a>
 80092c4:	4621      	mov	r1, r4
 80092c6:	4640      	mov	r0, r8
 80092c8:	f7ff fd9a 	bl	8008e00 <_malloc_r>
 80092cc:	4605      	mov	r5, r0
 80092ce:	2800      	cmp	r0, #0
 80092d0:	d0ed      	beq.n	80092ae <_realloc_r+0x1e>
 80092d2:	42bc      	cmp	r4, r7
 80092d4:	4622      	mov	r2, r4
 80092d6:	4631      	mov	r1, r6
 80092d8:	bf28      	it	cs
 80092da:	463a      	movcs	r2, r7
 80092dc:	f7ff f984 	bl	80085e8 <memcpy>
 80092e0:	4631      	mov	r1, r6
 80092e2:	4640      	mov	r0, r8
 80092e4:	f7ff fd24 	bl	8008d30 <_free_r>
 80092e8:	e7e1      	b.n	80092ae <_realloc_r+0x1e>
 80092ea:	4635      	mov	r5, r6
 80092ec:	e7df      	b.n	80092ae <_realloc_r+0x1e>

080092ee <__sfputc_r>:
 80092ee:	6893      	ldr	r3, [r2, #8]
 80092f0:	b410      	push	{r4}
 80092f2:	3b01      	subs	r3, #1
 80092f4:	2b00      	cmp	r3, #0
 80092f6:	6093      	str	r3, [r2, #8]
 80092f8:	da07      	bge.n	800930a <__sfputc_r+0x1c>
 80092fa:	6994      	ldr	r4, [r2, #24]
 80092fc:	42a3      	cmp	r3, r4
 80092fe:	db01      	blt.n	8009304 <__sfputc_r+0x16>
 8009300:	290a      	cmp	r1, #10
 8009302:	d102      	bne.n	800930a <__sfputc_r+0x1c>
 8009304:	bc10      	pop	{r4}
 8009306:	f000 b949 	b.w	800959c <__swbuf_r>
 800930a:	6813      	ldr	r3, [r2, #0]
 800930c:	1c58      	adds	r0, r3, #1
 800930e:	6010      	str	r0, [r2, #0]
 8009310:	7019      	strb	r1, [r3, #0]
 8009312:	4608      	mov	r0, r1
 8009314:	bc10      	pop	{r4}
 8009316:	4770      	bx	lr

08009318 <__sfputs_r>:
 8009318:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800931a:	4606      	mov	r6, r0
 800931c:	460f      	mov	r7, r1
 800931e:	4614      	mov	r4, r2
 8009320:	18d5      	adds	r5, r2, r3
 8009322:	42ac      	cmp	r4, r5
 8009324:	d101      	bne.n	800932a <__sfputs_r+0x12>
 8009326:	2000      	movs	r0, #0
 8009328:	e007      	b.n	800933a <__sfputs_r+0x22>
 800932a:	463a      	mov	r2, r7
 800932c:	4630      	mov	r0, r6
 800932e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009332:	f7ff ffdc 	bl	80092ee <__sfputc_r>
 8009336:	1c43      	adds	r3, r0, #1
 8009338:	d1f3      	bne.n	8009322 <__sfputs_r+0xa>
 800933a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800933c <_vfiprintf_r>:
 800933c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009340:	460d      	mov	r5, r1
 8009342:	4614      	mov	r4, r2
 8009344:	4698      	mov	r8, r3
 8009346:	4606      	mov	r6, r0
 8009348:	b09d      	sub	sp, #116	; 0x74
 800934a:	b118      	cbz	r0, 8009354 <_vfiprintf_r+0x18>
 800934c:	6983      	ldr	r3, [r0, #24]
 800934e:	b90b      	cbnz	r3, 8009354 <_vfiprintf_r+0x18>
 8009350:	f000 fb10 	bl	8009974 <__sinit>
 8009354:	4b89      	ldr	r3, [pc, #548]	; (800957c <_vfiprintf_r+0x240>)
 8009356:	429d      	cmp	r5, r3
 8009358:	d11b      	bne.n	8009392 <_vfiprintf_r+0x56>
 800935a:	6875      	ldr	r5, [r6, #4]
 800935c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800935e:	07d9      	lsls	r1, r3, #31
 8009360:	d405      	bmi.n	800936e <_vfiprintf_r+0x32>
 8009362:	89ab      	ldrh	r3, [r5, #12]
 8009364:	059a      	lsls	r2, r3, #22
 8009366:	d402      	bmi.n	800936e <_vfiprintf_r+0x32>
 8009368:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800936a:	f000 fba1 	bl	8009ab0 <__retarget_lock_acquire_recursive>
 800936e:	89ab      	ldrh	r3, [r5, #12]
 8009370:	071b      	lsls	r3, r3, #28
 8009372:	d501      	bpl.n	8009378 <_vfiprintf_r+0x3c>
 8009374:	692b      	ldr	r3, [r5, #16]
 8009376:	b9eb      	cbnz	r3, 80093b4 <_vfiprintf_r+0x78>
 8009378:	4629      	mov	r1, r5
 800937a:	4630      	mov	r0, r6
 800937c:	f000 f96e 	bl	800965c <__swsetup_r>
 8009380:	b1c0      	cbz	r0, 80093b4 <_vfiprintf_r+0x78>
 8009382:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009384:	07dc      	lsls	r4, r3, #31
 8009386:	d50e      	bpl.n	80093a6 <_vfiprintf_r+0x6a>
 8009388:	f04f 30ff 	mov.w	r0, #4294967295
 800938c:	b01d      	add	sp, #116	; 0x74
 800938e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009392:	4b7b      	ldr	r3, [pc, #492]	; (8009580 <_vfiprintf_r+0x244>)
 8009394:	429d      	cmp	r5, r3
 8009396:	d101      	bne.n	800939c <_vfiprintf_r+0x60>
 8009398:	68b5      	ldr	r5, [r6, #8]
 800939a:	e7df      	b.n	800935c <_vfiprintf_r+0x20>
 800939c:	4b79      	ldr	r3, [pc, #484]	; (8009584 <_vfiprintf_r+0x248>)
 800939e:	429d      	cmp	r5, r3
 80093a0:	bf08      	it	eq
 80093a2:	68f5      	ldreq	r5, [r6, #12]
 80093a4:	e7da      	b.n	800935c <_vfiprintf_r+0x20>
 80093a6:	89ab      	ldrh	r3, [r5, #12]
 80093a8:	0598      	lsls	r0, r3, #22
 80093aa:	d4ed      	bmi.n	8009388 <_vfiprintf_r+0x4c>
 80093ac:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80093ae:	f000 fb80 	bl	8009ab2 <__retarget_lock_release_recursive>
 80093b2:	e7e9      	b.n	8009388 <_vfiprintf_r+0x4c>
 80093b4:	2300      	movs	r3, #0
 80093b6:	9309      	str	r3, [sp, #36]	; 0x24
 80093b8:	2320      	movs	r3, #32
 80093ba:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80093be:	2330      	movs	r3, #48	; 0x30
 80093c0:	f04f 0901 	mov.w	r9, #1
 80093c4:	f8cd 800c 	str.w	r8, [sp, #12]
 80093c8:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8009588 <_vfiprintf_r+0x24c>
 80093cc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80093d0:	4623      	mov	r3, r4
 80093d2:	469a      	mov	sl, r3
 80093d4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80093d8:	b10a      	cbz	r2, 80093de <_vfiprintf_r+0xa2>
 80093da:	2a25      	cmp	r2, #37	; 0x25
 80093dc:	d1f9      	bne.n	80093d2 <_vfiprintf_r+0x96>
 80093de:	ebba 0b04 	subs.w	fp, sl, r4
 80093e2:	d00b      	beq.n	80093fc <_vfiprintf_r+0xc0>
 80093e4:	465b      	mov	r3, fp
 80093e6:	4622      	mov	r2, r4
 80093e8:	4629      	mov	r1, r5
 80093ea:	4630      	mov	r0, r6
 80093ec:	f7ff ff94 	bl	8009318 <__sfputs_r>
 80093f0:	3001      	adds	r0, #1
 80093f2:	f000 80aa 	beq.w	800954a <_vfiprintf_r+0x20e>
 80093f6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80093f8:	445a      	add	r2, fp
 80093fa:	9209      	str	r2, [sp, #36]	; 0x24
 80093fc:	f89a 3000 	ldrb.w	r3, [sl]
 8009400:	2b00      	cmp	r3, #0
 8009402:	f000 80a2 	beq.w	800954a <_vfiprintf_r+0x20e>
 8009406:	2300      	movs	r3, #0
 8009408:	f04f 32ff 	mov.w	r2, #4294967295
 800940c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009410:	f10a 0a01 	add.w	sl, sl, #1
 8009414:	9304      	str	r3, [sp, #16]
 8009416:	9307      	str	r3, [sp, #28]
 8009418:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800941c:	931a      	str	r3, [sp, #104]	; 0x68
 800941e:	4654      	mov	r4, sl
 8009420:	2205      	movs	r2, #5
 8009422:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009426:	4858      	ldr	r0, [pc, #352]	; (8009588 <_vfiprintf_r+0x24c>)
 8009428:	f7ff f8d0 	bl	80085cc <memchr>
 800942c:	9a04      	ldr	r2, [sp, #16]
 800942e:	b9d8      	cbnz	r0, 8009468 <_vfiprintf_r+0x12c>
 8009430:	06d1      	lsls	r1, r2, #27
 8009432:	bf44      	itt	mi
 8009434:	2320      	movmi	r3, #32
 8009436:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800943a:	0713      	lsls	r3, r2, #28
 800943c:	bf44      	itt	mi
 800943e:	232b      	movmi	r3, #43	; 0x2b
 8009440:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009444:	f89a 3000 	ldrb.w	r3, [sl]
 8009448:	2b2a      	cmp	r3, #42	; 0x2a
 800944a:	d015      	beq.n	8009478 <_vfiprintf_r+0x13c>
 800944c:	4654      	mov	r4, sl
 800944e:	2000      	movs	r0, #0
 8009450:	f04f 0c0a 	mov.w	ip, #10
 8009454:	9a07      	ldr	r2, [sp, #28]
 8009456:	4621      	mov	r1, r4
 8009458:	f811 3b01 	ldrb.w	r3, [r1], #1
 800945c:	3b30      	subs	r3, #48	; 0x30
 800945e:	2b09      	cmp	r3, #9
 8009460:	d94e      	bls.n	8009500 <_vfiprintf_r+0x1c4>
 8009462:	b1b0      	cbz	r0, 8009492 <_vfiprintf_r+0x156>
 8009464:	9207      	str	r2, [sp, #28]
 8009466:	e014      	b.n	8009492 <_vfiprintf_r+0x156>
 8009468:	eba0 0308 	sub.w	r3, r0, r8
 800946c:	fa09 f303 	lsl.w	r3, r9, r3
 8009470:	4313      	orrs	r3, r2
 8009472:	46a2      	mov	sl, r4
 8009474:	9304      	str	r3, [sp, #16]
 8009476:	e7d2      	b.n	800941e <_vfiprintf_r+0xe2>
 8009478:	9b03      	ldr	r3, [sp, #12]
 800947a:	1d19      	adds	r1, r3, #4
 800947c:	681b      	ldr	r3, [r3, #0]
 800947e:	9103      	str	r1, [sp, #12]
 8009480:	2b00      	cmp	r3, #0
 8009482:	bfbb      	ittet	lt
 8009484:	425b      	neglt	r3, r3
 8009486:	f042 0202 	orrlt.w	r2, r2, #2
 800948a:	9307      	strge	r3, [sp, #28]
 800948c:	9307      	strlt	r3, [sp, #28]
 800948e:	bfb8      	it	lt
 8009490:	9204      	strlt	r2, [sp, #16]
 8009492:	7823      	ldrb	r3, [r4, #0]
 8009494:	2b2e      	cmp	r3, #46	; 0x2e
 8009496:	d10c      	bne.n	80094b2 <_vfiprintf_r+0x176>
 8009498:	7863      	ldrb	r3, [r4, #1]
 800949a:	2b2a      	cmp	r3, #42	; 0x2a
 800949c:	d135      	bne.n	800950a <_vfiprintf_r+0x1ce>
 800949e:	9b03      	ldr	r3, [sp, #12]
 80094a0:	3402      	adds	r4, #2
 80094a2:	1d1a      	adds	r2, r3, #4
 80094a4:	681b      	ldr	r3, [r3, #0]
 80094a6:	9203      	str	r2, [sp, #12]
 80094a8:	2b00      	cmp	r3, #0
 80094aa:	bfb8      	it	lt
 80094ac:	f04f 33ff 	movlt.w	r3, #4294967295
 80094b0:	9305      	str	r3, [sp, #20]
 80094b2:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 800958c <_vfiprintf_r+0x250>
 80094b6:	2203      	movs	r2, #3
 80094b8:	4650      	mov	r0, sl
 80094ba:	7821      	ldrb	r1, [r4, #0]
 80094bc:	f7ff f886 	bl	80085cc <memchr>
 80094c0:	b140      	cbz	r0, 80094d4 <_vfiprintf_r+0x198>
 80094c2:	2340      	movs	r3, #64	; 0x40
 80094c4:	eba0 000a 	sub.w	r0, r0, sl
 80094c8:	fa03 f000 	lsl.w	r0, r3, r0
 80094cc:	9b04      	ldr	r3, [sp, #16]
 80094ce:	3401      	adds	r4, #1
 80094d0:	4303      	orrs	r3, r0
 80094d2:	9304      	str	r3, [sp, #16]
 80094d4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80094d8:	2206      	movs	r2, #6
 80094da:	482d      	ldr	r0, [pc, #180]	; (8009590 <_vfiprintf_r+0x254>)
 80094dc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80094e0:	f7ff f874 	bl	80085cc <memchr>
 80094e4:	2800      	cmp	r0, #0
 80094e6:	d03f      	beq.n	8009568 <_vfiprintf_r+0x22c>
 80094e8:	4b2a      	ldr	r3, [pc, #168]	; (8009594 <_vfiprintf_r+0x258>)
 80094ea:	bb1b      	cbnz	r3, 8009534 <_vfiprintf_r+0x1f8>
 80094ec:	9b03      	ldr	r3, [sp, #12]
 80094ee:	3307      	adds	r3, #7
 80094f0:	f023 0307 	bic.w	r3, r3, #7
 80094f4:	3308      	adds	r3, #8
 80094f6:	9303      	str	r3, [sp, #12]
 80094f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80094fa:	443b      	add	r3, r7
 80094fc:	9309      	str	r3, [sp, #36]	; 0x24
 80094fe:	e767      	b.n	80093d0 <_vfiprintf_r+0x94>
 8009500:	460c      	mov	r4, r1
 8009502:	2001      	movs	r0, #1
 8009504:	fb0c 3202 	mla	r2, ip, r2, r3
 8009508:	e7a5      	b.n	8009456 <_vfiprintf_r+0x11a>
 800950a:	2300      	movs	r3, #0
 800950c:	f04f 0c0a 	mov.w	ip, #10
 8009510:	4619      	mov	r1, r3
 8009512:	3401      	adds	r4, #1
 8009514:	9305      	str	r3, [sp, #20]
 8009516:	4620      	mov	r0, r4
 8009518:	f810 2b01 	ldrb.w	r2, [r0], #1
 800951c:	3a30      	subs	r2, #48	; 0x30
 800951e:	2a09      	cmp	r2, #9
 8009520:	d903      	bls.n	800952a <_vfiprintf_r+0x1ee>
 8009522:	2b00      	cmp	r3, #0
 8009524:	d0c5      	beq.n	80094b2 <_vfiprintf_r+0x176>
 8009526:	9105      	str	r1, [sp, #20]
 8009528:	e7c3      	b.n	80094b2 <_vfiprintf_r+0x176>
 800952a:	4604      	mov	r4, r0
 800952c:	2301      	movs	r3, #1
 800952e:	fb0c 2101 	mla	r1, ip, r1, r2
 8009532:	e7f0      	b.n	8009516 <_vfiprintf_r+0x1da>
 8009534:	ab03      	add	r3, sp, #12
 8009536:	9300      	str	r3, [sp, #0]
 8009538:	462a      	mov	r2, r5
 800953a:	4630      	mov	r0, r6
 800953c:	4b16      	ldr	r3, [pc, #88]	; (8009598 <_vfiprintf_r+0x25c>)
 800953e:	a904      	add	r1, sp, #16
 8009540:	f7fd fdca 	bl	80070d8 <_printf_float>
 8009544:	4607      	mov	r7, r0
 8009546:	1c78      	adds	r0, r7, #1
 8009548:	d1d6      	bne.n	80094f8 <_vfiprintf_r+0x1bc>
 800954a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800954c:	07d9      	lsls	r1, r3, #31
 800954e:	d405      	bmi.n	800955c <_vfiprintf_r+0x220>
 8009550:	89ab      	ldrh	r3, [r5, #12]
 8009552:	059a      	lsls	r2, r3, #22
 8009554:	d402      	bmi.n	800955c <_vfiprintf_r+0x220>
 8009556:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009558:	f000 faab 	bl	8009ab2 <__retarget_lock_release_recursive>
 800955c:	89ab      	ldrh	r3, [r5, #12]
 800955e:	065b      	lsls	r3, r3, #25
 8009560:	f53f af12 	bmi.w	8009388 <_vfiprintf_r+0x4c>
 8009564:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009566:	e711      	b.n	800938c <_vfiprintf_r+0x50>
 8009568:	ab03      	add	r3, sp, #12
 800956a:	9300      	str	r3, [sp, #0]
 800956c:	462a      	mov	r2, r5
 800956e:	4630      	mov	r0, r6
 8009570:	4b09      	ldr	r3, [pc, #36]	; (8009598 <_vfiprintf_r+0x25c>)
 8009572:	a904      	add	r1, sp, #16
 8009574:	f7fe f84c 	bl	8007610 <_printf_i>
 8009578:	e7e4      	b.n	8009544 <_vfiprintf_r+0x208>
 800957a:	bf00      	nop
 800957c:	0800a634 	.word	0x0800a634
 8009580:	0800a654 	.word	0x0800a654
 8009584:	0800a614 	.word	0x0800a614
 8009588:	0800a4bc 	.word	0x0800a4bc
 800958c:	0800a4c2 	.word	0x0800a4c2
 8009590:	0800a4c6 	.word	0x0800a4c6
 8009594:	080070d9 	.word	0x080070d9
 8009598:	08009319 	.word	0x08009319

0800959c <__swbuf_r>:
 800959c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800959e:	460e      	mov	r6, r1
 80095a0:	4614      	mov	r4, r2
 80095a2:	4605      	mov	r5, r0
 80095a4:	b118      	cbz	r0, 80095ae <__swbuf_r+0x12>
 80095a6:	6983      	ldr	r3, [r0, #24]
 80095a8:	b90b      	cbnz	r3, 80095ae <__swbuf_r+0x12>
 80095aa:	f000 f9e3 	bl	8009974 <__sinit>
 80095ae:	4b21      	ldr	r3, [pc, #132]	; (8009634 <__swbuf_r+0x98>)
 80095b0:	429c      	cmp	r4, r3
 80095b2:	d12b      	bne.n	800960c <__swbuf_r+0x70>
 80095b4:	686c      	ldr	r4, [r5, #4]
 80095b6:	69a3      	ldr	r3, [r4, #24]
 80095b8:	60a3      	str	r3, [r4, #8]
 80095ba:	89a3      	ldrh	r3, [r4, #12]
 80095bc:	071a      	lsls	r2, r3, #28
 80095be:	d52f      	bpl.n	8009620 <__swbuf_r+0x84>
 80095c0:	6923      	ldr	r3, [r4, #16]
 80095c2:	b36b      	cbz	r3, 8009620 <__swbuf_r+0x84>
 80095c4:	6923      	ldr	r3, [r4, #16]
 80095c6:	6820      	ldr	r0, [r4, #0]
 80095c8:	b2f6      	uxtb	r6, r6
 80095ca:	1ac0      	subs	r0, r0, r3
 80095cc:	6963      	ldr	r3, [r4, #20]
 80095ce:	4637      	mov	r7, r6
 80095d0:	4283      	cmp	r3, r0
 80095d2:	dc04      	bgt.n	80095de <__swbuf_r+0x42>
 80095d4:	4621      	mov	r1, r4
 80095d6:	4628      	mov	r0, r5
 80095d8:	f000 f938 	bl	800984c <_fflush_r>
 80095dc:	bb30      	cbnz	r0, 800962c <__swbuf_r+0x90>
 80095de:	68a3      	ldr	r3, [r4, #8]
 80095e0:	3001      	adds	r0, #1
 80095e2:	3b01      	subs	r3, #1
 80095e4:	60a3      	str	r3, [r4, #8]
 80095e6:	6823      	ldr	r3, [r4, #0]
 80095e8:	1c5a      	adds	r2, r3, #1
 80095ea:	6022      	str	r2, [r4, #0]
 80095ec:	701e      	strb	r6, [r3, #0]
 80095ee:	6963      	ldr	r3, [r4, #20]
 80095f0:	4283      	cmp	r3, r0
 80095f2:	d004      	beq.n	80095fe <__swbuf_r+0x62>
 80095f4:	89a3      	ldrh	r3, [r4, #12]
 80095f6:	07db      	lsls	r3, r3, #31
 80095f8:	d506      	bpl.n	8009608 <__swbuf_r+0x6c>
 80095fa:	2e0a      	cmp	r6, #10
 80095fc:	d104      	bne.n	8009608 <__swbuf_r+0x6c>
 80095fe:	4621      	mov	r1, r4
 8009600:	4628      	mov	r0, r5
 8009602:	f000 f923 	bl	800984c <_fflush_r>
 8009606:	b988      	cbnz	r0, 800962c <__swbuf_r+0x90>
 8009608:	4638      	mov	r0, r7
 800960a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800960c:	4b0a      	ldr	r3, [pc, #40]	; (8009638 <__swbuf_r+0x9c>)
 800960e:	429c      	cmp	r4, r3
 8009610:	d101      	bne.n	8009616 <__swbuf_r+0x7a>
 8009612:	68ac      	ldr	r4, [r5, #8]
 8009614:	e7cf      	b.n	80095b6 <__swbuf_r+0x1a>
 8009616:	4b09      	ldr	r3, [pc, #36]	; (800963c <__swbuf_r+0xa0>)
 8009618:	429c      	cmp	r4, r3
 800961a:	bf08      	it	eq
 800961c:	68ec      	ldreq	r4, [r5, #12]
 800961e:	e7ca      	b.n	80095b6 <__swbuf_r+0x1a>
 8009620:	4621      	mov	r1, r4
 8009622:	4628      	mov	r0, r5
 8009624:	f000 f81a 	bl	800965c <__swsetup_r>
 8009628:	2800      	cmp	r0, #0
 800962a:	d0cb      	beq.n	80095c4 <__swbuf_r+0x28>
 800962c:	f04f 37ff 	mov.w	r7, #4294967295
 8009630:	e7ea      	b.n	8009608 <__swbuf_r+0x6c>
 8009632:	bf00      	nop
 8009634:	0800a634 	.word	0x0800a634
 8009638:	0800a654 	.word	0x0800a654
 800963c:	0800a614 	.word	0x0800a614

08009640 <__ascii_wctomb>:
 8009640:	4603      	mov	r3, r0
 8009642:	4608      	mov	r0, r1
 8009644:	b141      	cbz	r1, 8009658 <__ascii_wctomb+0x18>
 8009646:	2aff      	cmp	r2, #255	; 0xff
 8009648:	d904      	bls.n	8009654 <__ascii_wctomb+0x14>
 800964a:	228a      	movs	r2, #138	; 0x8a
 800964c:	f04f 30ff 	mov.w	r0, #4294967295
 8009650:	601a      	str	r2, [r3, #0]
 8009652:	4770      	bx	lr
 8009654:	2001      	movs	r0, #1
 8009656:	700a      	strb	r2, [r1, #0]
 8009658:	4770      	bx	lr
	...

0800965c <__swsetup_r>:
 800965c:	4b32      	ldr	r3, [pc, #200]	; (8009728 <__swsetup_r+0xcc>)
 800965e:	b570      	push	{r4, r5, r6, lr}
 8009660:	681d      	ldr	r5, [r3, #0]
 8009662:	4606      	mov	r6, r0
 8009664:	460c      	mov	r4, r1
 8009666:	b125      	cbz	r5, 8009672 <__swsetup_r+0x16>
 8009668:	69ab      	ldr	r3, [r5, #24]
 800966a:	b913      	cbnz	r3, 8009672 <__swsetup_r+0x16>
 800966c:	4628      	mov	r0, r5
 800966e:	f000 f981 	bl	8009974 <__sinit>
 8009672:	4b2e      	ldr	r3, [pc, #184]	; (800972c <__swsetup_r+0xd0>)
 8009674:	429c      	cmp	r4, r3
 8009676:	d10f      	bne.n	8009698 <__swsetup_r+0x3c>
 8009678:	686c      	ldr	r4, [r5, #4]
 800967a:	89a3      	ldrh	r3, [r4, #12]
 800967c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009680:	0719      	lsls	r1, r3, #28
 8009682:	d42c      	bmi.n	80096de <__swsetup_r+0x82>
 8009684:	06dd      	lsls	r5, r3, #27
 8009686:	d411      	bmi.n	80096ac <__swsetup_r+0x50>
 8009688:	2309      	movs	r3, #9
 800968a:	6033      	str	r3, [r6, #0]
 800968c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009690:	f04f 30ff 	mov.w	r0, #4294967295
 8009694:	81a3      	strh	r3, [r4, #12]
 8009696:	e03e      	b.n	8009716 <__swsetup_r+0xba>
 8009698:	4b25      	ldr	r3, [pc, #148]	; (8009730 <__swsetup_r+0xd4>)
 800969a:	429c      	cmp	r4, r3
 800969c:	d101      	bne.n	80096a2 <__swsetup_r+0x46>
 800969e:	68ac      	ldr	r4, [r5, #8]
 80096a0:	e7eb      	b.n	800967a <__swsetup_r+0x1e>
 80096a2:	4b24      	ldr	r3, [pc, #144]	; (8009734 <__swsetup_r+0xd8>)
 80096a4:	429c      	cmp	r4, r3
 80096a6:	bf08      	it	eq
 80096a8:	68ec      	ldreq	r4, [r5, #12]
 80096aa:	e7e6      	b.n	800967a <__swsetup_r+0x1e>
 80096ac:	0758      	lsls	r0, r3, #29
 80096ae:	d512      	bpl.n	80096d6 <__swsetup_r+0x7a>
 80096b0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80096b2:	b141      	cbz	r1, 80096c6 <__swsetup_r+0x6a>
 80096b4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80096b8:	4299      	cmp	r1, r3
 80096ba:	d002      	beq.n	80096c2 <__swsetup_r+0x66>
 80096bc:	4630      	mov	r0, r6
 80096be:	f7ff fb37 	bl	8008d30 <_free_r>
 80096c2:	2300      	movs	r3, #0
 80096c4:	6363      	str	r3, [r4, #52]	; 0x34
 80096c6:	89a3      	ldrh	r3, [r4, #12]
 80096c8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80096cc:	81a3      	strh	r3, [r4, #12]
 80096ce:	2300      	movs	r3, #0
 80096d0:	6063      	str	r3, [r4, #4]
 80096d2:	6923      	ldr	r3, [r4, #16]
 80096d4:	6023      	str	r3, [r4, #0]
 80096d6:	89a3      	ldrh	r3, [r4, #12]
 80096d8:	f043 0308 	orr.w	r3, r3, #8
 80096dc:	81a3      	strh	r3, [r4, #12]
 80096de:	6923      	ldr	r3, [r4, #16]
 80096e0:	b94b      	cbnz	r3, 80096f6 <__swsetup_r+0x9a>
 80096e2:	89a3      	ldrh	r3, [r4, #12]
 80096e4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80096e8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80096ec:	d003      	beq.n	80096f6 <__swsetup_r+0x9a>
 80096ee:	4621      	mov	r1, r4
 80096f0:	4630      	mov	r0, r6
 80096f2:	f000 fa05 	bl	8009b00 <__smakebuf_r>
 80096f6:	89a0      	ldrh	r0, [r4, #12]
 80096f8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80096fc:	f010 0301 	ands.w	r3, r0, #1
 8009700:	d00a      	beq.n	8009718 <__swsetup_r+0xbc>
 8009702:	2300      	movs	r3, #0
 8009704:	60a3      	str	r3, [r4, #8]
 8009706:	6963      	ldr	r3, [r4, #20]
 8009708:	425b      	negs	r3, r3
 800970a:	61a3      	str	r3, [r4, #24]
 800970c:	6923      	ldr	r3, [r4, #16]
 800970e:	b943      	cbnz	r3, 8009722 <__swsetup_r+0xc6>
 8009710:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009714:	d1ba      	bne.n	800968c <__swsetup_r+0x30>
 8009716:	bd70      	pop	{r4, r5, r6, pc}
 8009718:	0781      	lsls	r1, r0, #30
 800971a:	bf58      	it	pl
 800971c:	6963      	ldrpl	r3, [r4, #20]
 800971e:	60a3      	str	r3, [r4, #8]
 8009720:	e7f4      	b.n	800970c <__swsetup_r+0xb0>
 8009722:	2000      	movs	r0, #0
 8009724:	e7f7      	b.n	8009716 <__swsetup_r+0xba>
 8009726:	bf00      	nop
 8009728:	20000024 	.word	0x20000024
 800972c:	0800a634 	.word	0x0800a634
 8009730:	0800a654 	.word	0x0800a654
 8009734:	0800a614 	.word	0x0800a614

08009738 <abort>:
 8009738:	2006      	movs	r0, #6
 800973a:	b508      	push	{r3, lr}
 800973c:	f000 fa50 	bl	8009be0 <raise>
 8009740:	2001      	movs	r0, #1
 8009742:	f7f8 f996 	bl	8001a72 <_exit>
	...

08009748 <__sflush_r>:
 8009748:	898a      	ldrh	r2, [r1, #12]
 800974a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800974c:	4605      	mov	r5, r0
 800974e:	0710      	lsls	r0, r2, #28
 8009750:	460c      	mov	r4, r1
 8009752:	d457      	bmi.n	8009804 <__sflush_r+0xbc>
 8009754:	684b      	ldr	r3, [r1, #4]
 8009756:	2b00      	cmp	r3, #0
 8009758:	dc04      	bgt.n	8009764 <__sflush_r+0x1c>
 800975a:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800975c:	2b00      	cmp	r3, #0
 800975e:	dc01      	bgt.n	8009764 <__sflush_r+0x1c>
 8009760:	2000      	movs	r0, #0
 8009762:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009764:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009766:	2e00      	cmp	r6, #0
 8009768:	d0fa      	beq.n	8009760 <__sflush_r+0x18>
 800976a:	2300      	movs	r3, #0
 800976c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009770:	682f      	ldr	r7, [r5, #0]
 8009772:	602b      	str	r3, [r5, #0]
 8009774:	d032      	beq.n	80097dc <__sflush_r+0x94>
 8009776:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009778:	89a3      	ldrh	r3, [r4, #12]
 800977a:	075a      	lsls	r2, r3, #29
 800977c:	d505      	bpl.n	800978a <__sflush_r+0x42>
 800977e:	6863      	ldr	r3, [r4, #4]
 8009780:	1ac0      	subs	r0, r0, r3
 8009782:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009784:	b10b      	cbz	r3, 800978a <__sflush_r+0x42>
 8009786:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009788:	1ac0      	subs	r0, r0, r3
 800978a:	2300      	movs	r3, #0
 800978c:	4602      	mov	r2, r0
 800978e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009790:	4628      	mov	r0, r5
 8009792:	6a21      	ldr	r1, [r4, #32]
 8009794:	47b0      	blx	r6
 8009796:	1c43      	adds	r3, r0, #1
 8009798:	89a3      	ldrh	r3, [r4, #12]
 800979a:	d106      	bne.n	80097aa <__sflush_r+0x62>
 800979c:	6829      	ldr	r1, [r5, #0]
 800979e:	291d      	cmp	r1, #29
 80097a0:	d82c      	bhi.n	80097fc <__sflush_r+0xb4>
 80097a2:	4a29      	ldr	r2, [pc, #164]	; (8009848 <__sflush_r+0x100>)
 80097a4:	40ca      	lsrs	r2, r1
 80097a6:	07d6      	lsls	r6, r2, #31
 80097a8:	d528      	bpl.n	80097fc <__sflush_r+0xb4>
 80097aa:	2200      	movs	r2, #0
 80097ac:	6062      	str	r2, [r4, #4]
 80097ae:	6922      	ldr	r2, [r4, #16]
 80097b0:	04d9      	lsls	r1, r3, #19
 80097b2:	6022      	str	r2, [r4, #0]
 80097b4:	d504      	bpl.n	80097c0 <__sflush_r+0x78>
 80097b6:	1c42      	adds	r2, r0, #1
 80097b8:	d101      	bne.n	80097be <__sflush_r+0x76>
 80097ba:	682b      	ldr	r3, [r5, #0]
 80097bc:	b903      	cbnz	r3, 80097c0 <__sflush_r+0x78>
 80097be:	6560      	str	r0, [r4, #84]	; 0x54
 80097c0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80097c2:	602f      	str	r7, [r5, #0]
 80097c4:	2900      	cmp	r1, #0
 80097c6:	d0cb      	beq.n	8009760 <__sflush_r+0x18>
 80097c8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80097cc:	4299      	cmp	r1, r3
 80097ce:	d002      	beq.n	80097d6 <__sflush_r+0x8e>
 80097d0:	4628      	mov	r0, r5
 80097d2:	f7ff faad 	bl	8008d30 <_free_r>
 80097d6:	2000      	movs	r0, #0
 80097d8:	6360      	str	r0, [r4, #52]	; 0x34
 80097da:	e7c2      	b.n	8009762 <__sflush_r+0x1a>
 80097dc:	6a21      	ldr	r1, [r4, #32]
 80097de:	2301      	movs	r3, #1
 80097e0:	4628      	mov	r0, r5
 80097e2:	47b0      	blx	r6
 80097e4:	1c41      	adds	r1, r0, #1
 80097e6:	d1c7      	bne.n	8009778 <__sflush_r+0x30>
 80097e8:	682b      	ldr	r3, [r5, #0]
 80097ea:	2b00      	cmp	r3, #0
 80097ec:	d0c4      	beq.n	8009778 <__sflush_r+0x30>
 80097ee:	2b1d      	cmp	r3, #29
 80097f0:	d001      	beq.n	80097f6 <__sflush_r+0xae>
 80097f2:	2b16      	cmp	r3, #22
 80097f4:	d101      	bne.n	80097fa <__sflush_r+0xb2>
 80097f6:	602f      	str	r7, [r5, #0]
 80097f8:	e7b2      	b.n	8009760 <__sflush_r+0x18>
 80097fa:	89a3      	ldrh	r3, [r4, #12]
 80097fc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009800:	81a3      	strh	r3, [r4, #12]
 8009802:	e7ae      	b.n	8009762 <__sflush_r+0x1a>
 8009804:	690f      	ldr	r7, [r1, #16]
 8009806:	2f00      	cmp	r7, #0
 8009808:	d0aa      	beq.n	8009760 <__sflush_r+0x18>
 800980a:	0793      	lsls	r3, r2, #30
 800980c:	bf18      	it	ne
 800980e:	2300      	movne	r3, #0
 8009810:	680e      	ldr	r6, [r1, #0]
 8009812:	bf08      	it	eq
 8009814:	694b      	ldreq	r3, [r1, #20]
 8009816:	1bf6      	subs	r6, r6, r7
 8009818:	600f      	str	r7, [r1, #0]
 800981a:	608b      	str	r3, [r1, #8]
 800981c:	2e00      	cmp	r6, #0
 800981e:	dd9f      	ble.n	8009760 <__sflush_r+0x18>
 8009820:	4633      	mov	r3, r6
 8009822:	463a      	mov	r2, r7
 8009824:	4628      	mov	r0, r5
 8009826:	6a21      	ldr	r1, [r4, #32]
 8009828:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 800982c:	47e0      	blx	ip
 800982e:	2800      	cmp	r0, #0
 8009830:	dc06      	bgt.n	8009840 <__sflush_r+0xf8>
 8009832:	89a3      	ldrh	r3, [r4, #12]
 8009834:	f04f 30ff 	mov.w	r0, #4294967295
 8009838:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800983c:	81a3      	strh	r3, [r4, #12]
 800983e:	e790      	b.n	8009762 <__sflush_r+0x1a>
 8009840:	4407      	add	r7, r0
 8009842:	1a36      	subs	r6, r6, r0
 8009844:	e7ea      	b.n	800981c <__sflush_r+0xd4>
 8009846:	bf00      	nop
 8009848:	20400001 	.word	0x20400001

0800984c <_fflush_r>:
 800984c:	b538      	push	{r3, r4, r5, lr}
 800984e:	690b      	ldr	r3, [r1, #16]
 8009850:	4605      	mov	r5, r0
 8009852:	460c      	mov	r4, r1
 8009854:	b913      	cbnz	r3, 800985c <_fflush_r+0x10>
 8009856:	2500      	movs	r5, #0
 8009858:	4628      	mov	r0, r5
 800985a:	bd38      	pop	{r3, r4, r5, pc}
 800985c:	b118      	cbz	r0, 8009866 <_fflush_r+0x1a>
 800985e:	6983      	ldr	r3, [r0, #24]
 8009860:	b90b      	cbnz	r3, 8009866 <_fflush_r+0x1a>
 8009862:	f000 f887 	bl	8009974 <__sinit>
 8009866:	4b14      	ldr	r3, [pc, #80]	; (80098b8 <_fflush_r+0x6c>)
 8009868:	429c      	cmp	r4, r3
 800986a:	d11b      	bne.n	80098a4 <_fflush_r+0x58>
 800986c:	686c      	ldr	r4, [r5, #4]
 800986e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009872:	2b00      	cmp	r3, #0
 8009874:	d0ef      	beq.n	8009856 <_fflush_r+0xa>
 8009876:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009878:	07d0      	lsls	r0, r2, #31
 800987a:	d404      	bmi.n	8009886 <_fflush_r+0x3a>
 800987c:	0599      	lsls	r1, r3, #22
 800987e:	d402      	bmi.n	8009886 <_fflush_r+0x3a>
 8009880:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009882:	f000 f915 	bl	8009ab0 <__retarget_lock_acquire_recursive>
 8009886:	4628      	mov	r0, r5
 8009888:	4621      	mov	r1, r4
 800988a:	f7ff ff5d 	bl	8009748 <__sflush_r>
 800988e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009890:	4605      	mov	r5, r0
 8009892:	07da      	lsls	r2, r3, #31
 8009894:	d4e0      	bmi.n	8009858 <_fflush_r+0xc>
 8009896:	89a3      	ldrh	r3, [r4, #12]
 8009898:	059b      	lsls	r3, r3, #22
 800989a:	d4dd      	bmi.n	8009858 <_fflush_r+0xc>
 800989c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800989e:	f000 f908 	bl	8009ab2 <__retarget_lock_release_recursive>
 80098a2:	e7d9      	b.n	8009858 <_fflush_r+0xc>
 80098a4:	4b05      	ldr	r3, [pc, #20]	; (80098bc <_fflush_r+0x70>)
 80098a6:	429c      	cmp	r4, r3
 80098a8:	d101      	bne.n	80098ae <_fflush_r+0x62>
 80098aa:	68ac      	ldr	r4, [r5, #8]
 80098ac:	e7df      	b.n	800986e <_fflush_r+0x22>
 80098ae:	4b04      	ldr	r3, [pc, #16]	; (80098c0 <_fflush_r+0x74>)
 80098b0:	429c      	cmp	r4, r3
 80098b2:	bf08      	it	eq
 80098b4:	68ec      	ldreq	r4, [r5, #12]
 80098b6:	e7da      	b.n	800986e <_fflush_r+0x22>
 80098b8:	0800a634 	.word	0x0800a634
 80098bc:	0800a654 	.word	0x0800a654
 80098c0:	0800a614 	.word	0x0800a614

080098c4 <std>:
 80098c4:	2300      	movs	r3, #0
 80098c6:	b510      	push	{r4, lr}
 80098c8:	4604      	mov	r4, r0
 80098ca:	e9c0 3300 	strd	r3, r3, [r0]
 80098ce:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80098d2:	6083      	str	r3, [r0, #8]
 80098d4:	8181      	strh	r1, [r0, #12]
 80098d6:	6643      	str	r3, [r0, #100]	; 0x64
 80098d8:	81c2      	strh	r2, [r0, #14]
 80098da:	6183      	str	r3, [r0, #24]
 80098dc:	4619      	mov	r1, r3
 80098de:	2208      	movs	r2, #8
 80098e0:	305c      	adds	r0, #92	; 0x5c
 80098e2:	f7fd fb53 	bl	8006f8c <memset>
 80098e6:	4b05      	ldr	r3, [pc, #20]	; (80098fc <std+0x38>)
 80098e8:	6224      	str	r4, [r4, #32]
 80098ea:	6263      	str	r3, [r4, #36]	; 0x24
 80098ec:	4b04      	ldr	r3, [pc, #16]	; (8009900 <std+0x3c>)
 80098ee:	62a3      	str	r3, [r4, #40]	; 0x28
 80098f0:	4b04      	ldr	r3, [pc, #16]	; (8009904 <std+0x40>)
 80098f2:	62e3      	str	r3, [r4, #44]	; 0x2c
 80098f4:	4b04      	ldr	r3, [pc, #16]	; (8009908 <std+0x44>)
 80098f6:	6323      	str	r3, [r4, #48]	; 0x30
 80098f8:	bd10      	pop	{r4, pc}
 80098fa:	bf00      	nop
 80098fc:	08009c19 	.word	0x08009c19
 8009900:	08009c3b 	.word	0x08009c3b
 8009904:	08009c73 	.word	0x08009c73
 8009908:	08009c97 	.word	0x08009c97

0800990c <_cleanup_r>:
 800990c:	4901      	ldr	r1, [pc, #4]	; (8009914 <_cleanup_r+0x8>)
 800990e:	f000 b8af 	b.w	8009a70 <_fwalk_reent>
 8009912:	bf00      	nop
 8009914:	0800984d 	.word	0x0800984d

08009918 <__sfmoreglue>:
 8009918:	2268      	movs	r2, #104	; 0x68
 800991a:	b570      	push	{r4, r5, r6, lr}
 800991c:	1e4d      	subs	r5, r1, #1
 800991e:	4355      	muls	r5, r2
 8009920:	460e      	mov	r6, r1
 8009922:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8009926:	f7ff fa6b 	bl	8008e00 <_malloc_r>
 800992a:	4604      	mov	r4, r0
 800992c:	b140      	cbz	r0, 8009940 <__sfmoreglue+0x28>
 800992e:	2100      	movs	r1, #0
 8009930:	e9c0 1600 	strd	r1, r6, [r0]
 8009934:	300c      	adds	r0, #12
 8009936:	60a0      	str	r0, [r4, #8]
 8009938:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800993c:	f7fd fb26 	bl	8006f8c <memset>
 8009940:	4620      	mov	r0, r4
 8009942:	bd70      	pop	{r4, r5, r6, pc}

08009944 <__sfp_lock_acquire>:
 8009944:	4801      	ldr	r0, [pc, #4]	; (800994c <__sfp_lock_acquire+0x8>)
 8009946:	f000 b8b3 	b.w	8009ab0 <__retarget_lock_acquire_recursive>
 800994a:	bf00      	nop
 800994c:	20000331 	.word	0x20000331

08009950 <__sfp_lock_release>:
 8009950:	4801      	ldr	r0, [pc, #4]	; (8009958 <__sfp_lock_release+0x8>)
 8009952:	f000 b8ae 	b.w	8009ab2 <__retarget_lock_release_recursive>
 8009956:	bf00      	nop
 8009958:	20000331 	.word	0x20000331

0800995c <__sinit_lock_acquire>:
 800995c:	4801      	ldr	r0, [pc, #4]	; (8009964 <__sinit_lock_acquire+0x8>)
 800995e:	f000 b8a7 	b.w	8009ab0 <__retarget_lock_acquire_recursive>
 8009962:	bf00      	nop
 8009964:	20000332 	.word	0x20000332

08009968 <__sinit_lock_release>:
 8009968:	4801      	ldr	r0, [pc, #4]	; (8009970 <__sinit_lock_release+0x8>)
 800996a:	f000 b8a2 	b.w	8009ab2 <__retarget_lock_release_recursive>
 800996e:	bf00      	nop
 8009970:	20000332 	.word	0x20000332

08009974 <__sinit>:
 8009974:	b510      	push	{r4, lr}
 8009976:	4604      	mov	r4, r0
 8009978:	f7ff fff0 	bl	800995c <__sinit_lock_acquire>
 800997c:	69a3      	ldr	r3, [r4, #24]
 800997e:	b11b      	cbz	r3, 8009988 <__sinit+0x14>
 8009980:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009984:	f7ff bff0 	b.w	8009968 <__sinit_lock_release>
 8009988:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800998c:	6523      	str	r3, [r4, #80]	; 0x50
 800998e:	4b13      	ldr	r3, [pc, #76]	; (80099dc <__sinit+0x68>)
 8009990:	4a13      	ldr	r2, [pc, #76]	; (80099e0 <__sinit+0x6c>)
 8009992:	681b      	ldr	r3, [r3, #0]
 8009994:	62a2      	str	r2, [r4, #40]	; 0x28
 8009996:	42a3      	cmp	r3, r4
 8009998:	bf08      	it	eq
 800999a:	2301      	moveq	r3, #1
 800999c:	4620      	mov	r0, r4
 800999e:	bf08      	it	eq
 80099a0:	61a3      	streq	r3, [r4, #24]
 80099a2:	f000 f81f 	bl	80099e4 <__sfp>
 80099a6:	6060      	str	r0, [r4, #4]
 80099a8:	4620      	mov	r0, r4
 80099aa:	f000 f81b 	bl	80099e4 <__sfp>
 80099ae:	60a0      	str	r0, [r4, #8]
 80099b0:	4620      	mov	r0, r4
 80099b2:	f000 f817 	bl	80099e4 <__sfp>
 80099b6:	2200      	movs	r2, #0
 80099b8:	2104      	movs	r1, #4
 80099ba:	60e0      	str	r0, [r4, #12]
 80099bc:	6860      	ldr	r0, [r4, #4]
 80099be:	f7ff ff81 	bl	80098c4 <std>
 80099c2:	2201      	movs	r2, #1
 80099c4:	2109      	movs	r1, #9
 80099c6:	68a0      	ldr	r0, [r4, #8]
 80099c8:	f7ff ff7c 	bl	80098c4 <std>
 80099cc:	2202      	movs	r2, #2
 80099ce:	2112      	movs	r1, #18
 80099d0:	68e0      	ldr	r0, [r4, #12]
 80099d2:	f7ff ff77 	bl	80098c4 <std>
 80099d6:	2301      	movs	r3, #1
 80099d8:	61a3      	str	r3, [r4, #24]
 80099da:	e7d1      	b.n	8009980 <__sinit+0xc>
 80099dc:	0800a29c 	.word	0x0800a29c
 80099e0:	0800990d 	.word	0x0800990d

080099e4 <__sfp>:
 80099e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80099e6:	4607      	mov	r7, r0
 80099e8:	f7ff ffac 	bl	8009944 <__sfp_lock_acquire>
 80099ec:	4b1e      	ldr	r3, [pc, #120]	; (8009a68 <__sfp+0x84>)
 80099ee:	681e      	ldr	r6, [r3, #0]
 80099f0:	69b3      	ldr	r3, [r6, #24]
 80099f2:	b913      	cbnz	r3, 80099fa <__sfp+0x16>
 80099f4:	4630      	mov	r0, r6
 80099f6:	f7ff ffbd 	bl	8009974 <__sinit>
 80099fa:	3648      	adds	r6, #72	; 0x48
 80099fc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8009a00:	3b01      	subs	r3, #1
 8009a02:	d503      	bpl.n	8009a0c <__sfp+0x28>
 8009a04:	6833      	ldr	r3, [r6, #0]
 8009a06:	b30b      	cbz	r3, 8009a4c <__sfp+0x68>
 8009a08:	6836      	ldr	r6, [r6, #0]
 8009a0a:	e7f7      	b.n	80099fc <__sfp+0x18>
 8009a0c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8009a10:	b9d5      	cbnz	r5, 8009a48 <__sfp+0x64>
 8009a12:	4b16      	ldr	r3, [pc, #88]	; (8009a6c <__sfp+0x88>)
 8009a14:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8009a18:	60e3      	str	r3, [r4, #12]
 8009a1a:	6665      	str	r5, [r4, #100]	; 0x64
 8009a1c:	f000 f847 	bl	8009aae <__retarget_lock_init_recursive>
 8009a20:	f7ff ff96 	bl	8009950 <__sfp_lock_release>
 8009a24:	2208      	movs	r2, #8
 8009a26:	4629      	mov	r1, r5
 8009a28:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8009a2c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8009a30:	6025      	str	r5, [r4, #0]
 8009a32:	61a5      	str	r5, [r4, #24]
 8009a34:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8009a38:	f7fd faa8 	bl	8006f8c <memset>
 8009a3c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8009a40:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8009a44:	4620      	mov	r0, r4
 8009a46:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009a48:	3468      	adds	r4, #104	; 0x68
 8009a4a:	e7d9      	b.n	8009a00 <__sfp+0x1c>
 8009a4c:	2104      	movs	r1, #4
 8009a4e:	4638      	mov	r0, r7
 8009a50:	f7ff ff62 	bl	8009918 <__sfmoreglue>
 8009a54:	4604      	mov	r4, r0
 8009a56:	6030      	str	r0, [r6, #0]
 8009a58:	2800      	cmp	r0, #0
 8009a5a:	d1d5      	bne.n	8009a08 <__sfp+0x24>
 8009a5c:	f7ff ff78 	bl	8009950 <__sfp_lock_release>
 8009a60:	230c      	movs	r3, #12
 8009a62:	603b      	str	r3, [r7, #0]
 8009a64:	e7ee      	b.n	8009a44 <__sfp+0x60>
 8009a66:	bf00      	nop
 8009a68:	0800a29c 	.word	0x0800a29c
 8009a6c:	ffff0001 	.word	0xffff0001

08009a70 <_fwalk_reent>:
 8009a70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009a74:	4606      	mov	r6, r0
 8009a76:	4688      	mov	r8, r1
 8009a78:	2700      	movs	r7, #0
 8009a7a:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8009a7e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009a82:	f1b9 0901 	subs.w	r9, r9, #1
 8009a86:	d505      	bpl.n	8009a94 <_fwalk_reent+0x24>
 8009a88:	6824      	ldr	r4, [r4, #0]
 8009a8a:	2c00      	cmp	r4, #0
 8009a8c:	d1f7      	bne.n	8009a7e <_fwalk_reent+0xe>
 8009a8e:	4638      	mov	r0, r7
 8009a90:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009a94:	89ab      	ldrh	r3, [r5, #12]
 8009a96:	2b01      	cmp	r3, #1
 8009a98:	d907      	bls.n	8009aaa <_fwalk_reent+0x3a>
 8009a9a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009a9e:	3301      	adds	r3, #1
 8009aa0:	d003      	beq.n	8009aaa <_fwalk_reent+0x3a>
 8009aa2:	4629      	mov	r1, r5
 8009aa4:	4630      	mov	r0, r6
 8009aa6:	47c0      	blx	r8
 8009aa8:	4307      	orrs	r7, r0
 8009aaa:	3568      	adds	r5, #104	; 0x68
 8009aac:	e7e9      	b.n	8009a82 <_fwalk_reent+0x12>

08009aae <__retarget_lock_init_recursive>:
 8009aae:	4770      	bx	lr

08009ab0 <__retarget_lock_acquire_recursive>:
 8009ab0:	4770      	bx	lr

08009ab2 <__retarget_lock_release_recursive>:
 8009ab2:	4770      	bx	lr

08009ab4 <__swhatbuf_r>:
 8009ab4:	b570      	push	{r4, r5, r6, lr}
 8009ab6:	460e      	mov	r6, r1
 8009ab8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009abc:	4614      	mov	r4, r2
 8009abe:	2900      	cmp	r1, #0
 8009ac0:	461d      	mov	r5, r3
 8009ac2:	b096      	sub	sp, #88	; 0x58
 8009ac4:	da08      	bge.n	8009ad8 <__swhatbuf_r+0x24>
 8009ac6:	2200      	movs	r2, #0
 8009ac8:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8009acc:	602a      	str	r2, [r5, #0]
 8009ace:	061a      	lsls	r2, r3, #24
 8009ad0:	d410      	bmi.n	8009af4 <__swhatbuf_r+0x40>
 8009ad2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009ad6:	e00e      	b.n	8009af6 <__swhatbuf_r+0x42>
 8009ad8:	466a      	mov	r2, sp
 8009ada:	f000 f903 	bl	8009ce4 <_fstat_r>
 8009ade:	2800      	cmp	r0, #0
 8009ae0:	dbf1      	blt.n	8009ac6 <__swhatbuf_r+0x12>
 8009ae2:	9a01      	ldr	r2, [sp, #4]
 8009ae4:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8009ae8:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8009aec:	425a      	negs	r2, r3
 8009aee:	415a      	adcs	r2, r3
 8009af0:	602a      	str	r2, [r5, #0]
 8009af2:	e7ee      	b.n	8009ad2 <__swhatbuf_r+0x1e>
 8009af4:	2340      	movs	r3, #64	; 0x40
 8009af6:	2000      	movs	r0, #0
 8009af8:	6023      	str	r3, [r4, #0]
 8009afa:	b016      	add	sp, #88	; 0x58
 8009afc:	bd70      	pop	{r4, r5, r6, pc}
	...

08009b00 <__smakebuf_r>:
 8009b00:	898b      	ldrh	r3, [r1, #12]
 8009b02:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009b04:	079d      	lsls	r5, r3, #30
 8009b06:	4606      	mov	r6, r0
 8009b08:	460c      	mov	r4, r1
 8009b0a:	d507      	bpl.n	8009b1c <__smakebuf_r+0x1c>
 8009b0c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009b10:	6023      	str	r3, [r4, #0]
 8009b12:	6123      	str	r3, [r4, #16]
 8009b14:	2301      	movs	r3, #1
 8009b16:	6163      	str	r3, [r4, #20]
 8009b18:	b002      	add	sp, #8
 8009b1a:	bd70      	pop	{r4, r5, r6, pc}
 8009b1c:	466a      	mov	r2, sp
 8009b1e:	ab01      	add	r3, sp, #4
 8009b20:	f7ff ffc8 	bl	8009ab4 <__swhatbuf_r>
 8009b24:	9900      	ldr	r1, [sp, #0]
 8009b26:	4605      	mov	r5, r0
 8009b28:	4630      	mov	r0, r6
 8009b2a:	f7ff f969 	bl	8008e00 <_malloc_r>
 8009b2e:	b948      	cbnz	r0, 8009b44 <__smakebuf_r+0x44>
 8009b30:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009b34:	059a      	lsls	r2, r3, #22
 8009b36:	d4ef      	bmi.n	8009b18 <__smakebuf_r+0x18>
 8009b38:	f023 0303 	bic.w	r3, r3, #3
 8009b3c:	f043 0302 	orr.w	r3, r3, #2
 8009b40:	81a3      	strh	r3, [r4, #12]
 8009b42:	e7e3      	b.n	8009b0c <__smakebuf_r+0xc>
 8009b44:	4b0d      	ldr	r3, [pc, #52]	; (8009b7c <__smakebuf_r+0x7c>)
 8009b46:	62b3      	str	r3, [r6, #40]	; 0x28
 8009b48:	89a3      	ldrh	r3, [r4, #12]
 8009b4a:	6020      	str	r0, [r4, #0]
 8009b4c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009b50:	81a3      	strh	r3, [r4, #12]
 8009b52:	9b00      	ldr	r3, [sp, #0]
 8009b54:	6120      	str	r0, [r4, #16]
 8009b56:	6163      	str	r3, [r4, #20]
 8009b58:	9b01      	ldr	r3, [sp, #4]
 8009b5a:	b15b      	cbz	r3, 8009b74 <__smakebuf_r+0x74>
 8009b5c:	4630      	mov	r0, r6
 8009b5e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009b62:	f000 f8d1 	bl	8009d08 <_isatty_r>
 8009b66:	b128      	cbz	r0, 8009b74 <__smakebuf_r+0x74>
 8009b68:	89a3      	ldrh	r3, [r4, #12]
 8009b6a:	f023 0303 	bic.w	r3, r3, #3
 8009b6e:	f043 0301 	orr.w	r3, r3, #1
 8009b72:	81a3      	strh	r3, [r4, #12]
 8009b74:	89a0      	ldrh	r0, [r4, #12]
 8009b76:	4305      	orrs	r5, r0
 8009b78:	81a5      	strh	r5, [r4, #12]
 8009b7a:	e7cd      	b.n	8009b18 <__smakebuf_r+0x18>
 8009b7c:	0800990d 	.word	0x0800990d

08009b80 <_malloc_usable_size_r>:
 8009b80:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009b84:	1f18      	subs	r0, r3, #4
 8009b86:	2b00      	cmp	r3, #0
 8009b88:	bfbc      	itt	lt
 8009b8a:	580b      	ldrlt	r3, [r1, r0]
 8009b8c:	18c0      	addlt	r0, r0, r3
 8009b8e:	4770      	bx	lr

08009b90 <_raise_r>:
 8009b90:	291f      	cmp	r1, #31
 8009b92:	b538      	push	{r3, r4, r5, lr}
 8009b94:	4604      	mov	r4, r0
 8009b96:	460d      	mov	r5, r1
 8009b98:	d904      	bls.n	8009ba4 <_raise_r+0x14>
 8009b9a:	2316      	movs	r3, #22
 8009b9c:	6003      	str	r3, [r0, #0]
 8009b9e:	f04f 30ff 	mov.w	r0, #4294967295
 8009ba2:	bd38      	pop	{r3, r4, r5, pc}
 8009ba4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8009ba6:	b112      	cbz	r2, 8009bae <_raise_r+0x1e>
 8009ba8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009bac:	b94b      	cbnz	r3, 8009bc2 <_raise_r+0x32>
 8009bae:	4620      	mov	r0, r4
 8009bb0:	f000 f830 	bl	8009c14 <_getpid_r>
 8009bb4:	462a      	mov	r2, r5
 8009bb6:	4601      	mov	r1, r0
 8009bb8:	4620      	mov	r0, r4
 8009bba:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009bbe:	f000 b817 	b.w	8009bf0 <_kill_r>
 8009bc2:	2b01      	cmp	r3, #1
 8009bc4:	d00a      	beq.n	8009bdc <_raise_r+0x4c>
 8009bc6:	1c59      	adds	r1, r3, #1
 8009bc8:	d103      	bne.n	8009bd2 <_raise_r+0x42>
 8009bca:	2316      	movs	r3, #22
 8009bcc:	6003      	str	r3, [r0, #0]
 8009bce:	2001      	movs	r0, #1
 8009bd0:	e7e7      	b.n	8009ba2 <_raise_r+0x12>
 8009bd2:	2400      	movs	r4, #0
 8009bd4:	4628      	mov	r0, r5
 8009bd6:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8009bda:	4798      	blx	r3
 8009bdc:	2000      	movs	r0, #0
 8009bde:	e7e0      	b.n	8009ba2 <_raise_r+0x12>

08009be0 <raise>:
 8009be0:	4b02      	ldr	r3, [pc, #8]	; (8009bec <raise+0xc>)
 8009be2:	4601      	mov	r1, r0
 8009be4:	6818      	ldr	r0, [r3, #0]
 8009be6:	f7ff bfd3 	b.w	8009b90 <_raise_r>
 8009bea:	bf00      	nop
 8009bec:	20000024 	.word	0x20000024

08009bf0 <_kill_r>:
 8009bf0:	b538      	push	{r3, r4, r5, lr}
 8009bf2:	2300      	movs	r3, #0
 8009bf4:	4d06      	ldr	r5, [pc, #24]	; (8009c10 <_kill_r+0x20>)
 8009bf6:	4604      	mov	r4, r0
 8009bf8:	4608      	mov	r0, r1
 8009bfa:	4611      	mov	r1, r2
 8009bfc:	602b      	str	r3, [r5, #0]
 8009bfe:	f7f7 ff28 	bl	8001a52 <_kill>
 8009c02:	1c43      	adds	r3, r0, #1
 8009c04:	d102      	bne.n	8009c0c <_kill_r+0x1c>
 8009c06:	682b      	ldr	r3, [r5, #0]
 8009c08:	b103      	cbz	r3, 8009c0c <_kill_r+0x1c>
 8009c0a:	6023      	str	r3, [r4, #0]
 8009c0c:	bd38      	pop	{r3, r4, r5, pc}
 8009c0e:	bf00      	nop
 8009c10:	2000032c 	.word	0x2000032c

08009c14 <_getpid_r>:
 8009c14:	f7f7 bf16 	b.w	8001a44 <_getpid>

08009c18 <__sread>:
 8009c18:	b510      	push	{r4, lr}
 8009c1a:	460c      	mov	r4, r1
 8009c1c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009c20:	f000 f894 	bl	8009d4c <_read_r>
 8009c24:	2800      	cmp	r0, #0
 8009c26:	bfab      	itete	ge
 8009c28:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8009c2a:	89a3      	ldrhlt	r3, [r4, #12]
 8009c2c:	181b      	addge	r3, r3, r0
 8009c2e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009c32:	bfac      	ite	ge
 8009c34:	6563      	strge	r3, [r4, #84]	; 0x54
 8009c36:	81a3      	strhlt	r3, [r4, #12]
 8009c38:	bd10      	pop	{r4, pc}

08009c3a <__swrite>:
 8009c3a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009c3e:	461f      	mov	r7, r3
 8009c40:	898b      	ldrh	r3, [r1, #12]
 8009c42:	4605      	mov	r5, r0
 8009c44:	05db      	lsls	r3, r3, #23
 8009c46:	460c      	mov	r4, r1
 8009c48:	4616      	mov	r6, r2
 8009c4a:	d505      	bpl.n	8009c58 <__swrite+0x1e>
 8009c4c:	2302      	movs	r3, #2
 8009c4e:	2200      	movs	r2, #0
 8009c50:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009c54:	f000 f868 	bl	8009d28 <_lseek_r>
 8009c58:	89a3      	ldrh	r3, [r4, #12]
 8009c5a:	4632      	mov	r2, r6
 8009c5c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009c60:	81a3      	strh	r3, [r4, #12]
 8009c62:	4628      	mov	r0, r5
 8009c64:	463b      	mov	r3, r7
 8009c66:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009c6a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009c6e:	f000 b817 	b.w	8009ca0 <_write_r>

08009c72 <__sseek>:
 8009c72:	b510      	push	{r4, lr}
 8009c74:	460c      	mov	r4, r1
 8009c76:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009c7a:	f000 f855 	bl	8009d28 <_lseek_r>
 8009c7e:	1c43      	adds	r3, r0, #1
 8009c80:	89a3      	ldrh	r3, [r4, #12]
 8009c82:	bf15      	itete	ne
 8009c84:	6560      	strne	r0, [r4, #84]	; 0x54
 8009c86:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009c8a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009c8e:	81a3      	strheq	r3, [r4, #12]
 8009c90:	bf18      	it	ne
 8009c92:	81a3      	strhne	r3, [r4, #12]
 8009c94:	bd10      	pop	{r4, pc}

08009c96 <__sclose>:
 8009c96:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009c9a:	f000 b813 	b.w	8009cc4 <_close_r>
	...

08009ca0 <_write_r>:
 8009ca0:	b538      	push	{r3, r4, r5, lr}
 8009ca2:	4604      	mov	r4, r0
 8009ca4:	4608      	mov	r0, r1
 8009ca6:	4611      	mov	r1, r2
 8009ca8:	2200      	movs	r2, #0
 8009caa:	4d05      	ldr	r5, [pc, #20]	; (8009cc0 <_write_r+0x20>)
 8009cac:	602a      	str	r2, [r5, #0]
 8009cae:	461a      	mov	r2, r3
 8009cb0:	f7f7 ff06 	bl	8001ac0 <_write>
 8009cb4:	1c43      	adds	r3, r0, #1
 8009cb6:	d102      	bne.n	8009cbe <_write_r+0x1e>
 8009cb8:	682b      	ldr	r3, [r5, #0]
 8009cba:	b103      	cbz	r3, 8009cbe <_write_r+0x1e>
 8009cbc:	6023      	str	r3, [r4, #0]
 8009cbe:	bd38      	pop	{r3, r4, r5, pc}
 8009cc0:	2000032c 	.word	0x2000032c

08009cc4 <_close_r>:
 8009cc4:	b538      	push	{r3, r4, r5, lr}
 8009cc6:	2300      	movs	r3, #0
 8009cc8:	4d05      	ldr	r5, [pc, #20]	; (8009ce0 <_close_r+0x1c>)
 8009cca:	4604      	mov	r4, r0
 8009ccc:	4608      	mov	r0, r1
 8009cce:	602b      	str	r3, [r5, #0]
 8009cd0:	f7f7 ff12 	bl	8001af8 <_close>
 8009cd4:	1c43      	adds	r3, r0, #1
 8009cd6:	d102      	bne.n	8009cde <_close_r+0x1a>
 8009cd8:	682b      	ldr	r3, [r5, #0]
 8009cda:	b103      	cbz	r3, 8009cde <_close_r+0x1a>
 8009cdc:	6023      	str	r3, [r4, #0]
 8009cde:	bd38      	pop	{r3, r4, r5, pc}
 8009ce0:	2000032c 	.word	0x2000032c

08009ce4 <_fstat_r>:
 8009ce4:	b538      	push	{r3, r4, r5, lr}
 8009ce6:	2300      	movs	r3, #0
 8009ce8:	4d06      	ldr	r5, [pc, #24]	; (8009d04 <_fstat_r+0x20>)
 8009cea:	4604      	mov	r4, r0
 8009cec:	4608      	mov	r0, r1
 8009cee:	4611      	mov	r1, r2
 8009cf0:	602b      	str	r3, [r5, #0]
 8009cf2:	f7f7 ff0c 	bl	8001b0e <_fstat>
 8009cf6:	1c43      	adds	r3, r0, #1
 8009cf8:	d102      	bne.n	8009d00 <_fstat_r+0x1c>
 8009cfa:	682b      	ldr	r3, [r5, #0]
 8009cfc:	b103      	cbz	r3, 8009d00 <_fstat_r+0x1c>
 8009cfe:	6023      	str	r3, [r4, #0]
 8009d00:	bd38      	pop	{r3, r4, r5, pc}
 8009d02:	bf00      	nop
 8009d04:	2000032c 	.word	0x2000032c

08009d08 <_isatty_r>:
 8009d08:	b538      	push	{r3, r4, r5, lr}
 8009d0a:	2300      	movs	r3, #0
 8009d0c:	4d05      	ldr	r5, [pc, #20]	; (8009d24 <_isatty_r+0x1c>)
 8009d0e:	4604      	mov	r4, r0
 8009d10:	4608      	mov	r0, r1
 8009d12:	602b      	str	r3, [r5, #0]
 8009d14:	f7f7 ff0a 	bl	8001b2c <_isatty>
 8009d18:	1c43      	adds	r3, r0, #1
 8009d1a:	d102      	bne.n	8009d22 <_isatty_r+0x1a>
 8009d1c:	682b      	ldr	r3, [r5, #0]
 8009d1e:	b103      	cbz	r3, 8009d22 <_isatty_r+0x1a>
 8009d20:	6023      	str	r3, [r4, #0]
 8009d22:	bd38      	pop	{r3, r4, r5, pc}
 8009d24:	2000032c 	.word	0x2000032c

08009d28 <_lseek_r>:
 8009d28:	b538      	push	{r3, r4, r5, lr}
 8009d2a:	4604      	mov	r4, r0
 8009d2c:	4608      	mov	r0, r1
 8009d2e:	4611      	mov	r1, r2
 8009d30:	2200      	movs	r2, #0
 8009d32:	4d05      	ldr	r5, [pc, #20]	; (8009d48 <_lseek_r+0x20>)
 8009d34:	602a      	str	r2, [r5, #0]
 8009d36:	461a      	mov	r2, r3
 8009d38:	f7f7 ff02 	bl	8001b40 <_lseek>
 8009d3c:	1c43      	adds	r3, r0, #1
 8009d3e:	d102      	bne.n	8009d46 <_lseek_r+0x1e>
 8009d40:	682b      	ldr	r3, [r5, #0]
 8009d42:	b103      	cbz	r3, 8009d46 <_lseek_r+0x1e>
 8009d44:	6023      	str	r3, [r4, #0]
 8009d46:	bd38      	pop	{r3, r4, r5, pc}
 8009d48:	2000032c 	.word	0x2000032c

08009d4c <_read_r>:
 8009d4c:	b538      	push	{r3, r4, r5, lr}
 8009d4e:	4604      	mov	r4, r0
 8009d50:	4608      	mov	r0, r1
 8009d52:	4611      	mov	r1, r2
 8009d54:	2200      	movs	r2, #0
 8009d56:	4d05      	ldr	r5, [pc, #20]	; (8009d6c <_read_r+0x20>)
 8009d58:	602a      	str	r2, [r5, #0]
 8009d5a:	461a      	mov	r2, r3
 8009d5c:	f7f7 fe93 	bl	8001a86 <_read>
 8009d60:	1c43      	adds	r3, r0, #1
 8009d62:	d102      	bne.n	8009d6a <_read_r+0x1e>
 8009d64:	682b      	ldr	r3, [r5, #0]
 8009d66:	b103      	cbz	r3, 8009d6a <_read_r+0x1e>
 8009d68:	6023      	str	r3, [r4, #0]
 8009d6a:	bd38      	pop	{r3, r4, r5, pc}
 8009d6c:	2000032c 	.word	0x2000032c

08009d70 <round>:
 8009d70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009d72:	f3c1 570a 	ubfx	r7, r1, #20, #11
 8009d76:	f2a7 34ff 	subw	r4, r7, #1023	; 0x3ff
 8009d7a:	2c13      	cmp	r4, #19
 8009d7c:	4602      	mov	r2, r0
 8009d7e:	460b      	mov	r3, r1
 8009d80:	4606      	mov	r6, r0
 8009d82:	460d      	mov	r5, r1
 8009d84:	dc19      	bgt.n	8009dba <round+0x4a>
 8009d86:	2c00      	cmp	r4, #0
 8009d88:	da09      	bge.n	8009d9e <round+0x2e>
 8009d8a:	3401      	adds	r4, #1
 8009d8c:	f001 4300 	and.w	r3, r1, #2147483648	; 0x80000000
 8009d90:	d103      	bne.n	8009d9a <round+0x2a>
 8009d92:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8009d96:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8009d9a:	2200      	movs	r2, #0
 8009d9c:	e02a      	b.n	8009df4 <round+0x84>
 8009d9e:	4917      	ldr	r1, [pc, #92]	; (8009dfc <round+0x8c>)
 8009da0:	4121      	asrs	r1, r4
 8009da2:	ea03 0001 	and.w	r0, r3, r1
 8009da6:	4302      	orrs	r2, r0
 8009da8:	d010      	beq.n	8009dcc <round+0x5c>
 8009daa:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8009dae:	fa42 f404 	asr.w	r4, r2, r4
 8009db2:	4423      	add	r3, r4
 8009db4:	ea23 0301 	bic.w	r3, r3, r1
 8009db8:	e7ef      	b.n	8009d9a <round+0x2a>
 8009dba:	2c33      	cmp	r4, #51	; 0x33
 8009dbc:	dd09      	ble.n	8009dd2 <round+0x62>
 8009dbe:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 8009dc2:	d103      	bne.n	8009dcc <round+0x5c>
 8009dc4:	f7f6 f9d2 	bl	800016c <__adddf3>
 8009dc8:	4606      	mov	r6, r0
 8009dca:	460d      	mov	r5, r1
 8009dcc:	4630      	mov	r0, r6
 8009dce:	4629      	mov	r1, r5
 8009dd0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009dd2:	f04f 31ff 	mov.w	r1, #4294967295
 8009dd6:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 8009dda:	40f9      	lsrs	r1, r7
 8009ddc:	4208      	tst	r0, r1
 8009dde:	d0f5      	beq.n	8009dcc <round+0x5c>
 8009de0:	2001      	movs	r0, #1
 8009de2:	f1c4 0433 	rsb	r4, r4, #51	; 0x33
 8009de6:	fa00 f404 	lsl.w	r4, r0, r4
 8009dea:	1912      	adds	r2, r2, r4
 8009dec:	bf28      	it	cs
 8009dee:	181b      	addcs	r3, r3, r0
 8009df0:	ea22 0201 	bic.w	r2, r2, r1
 8009df4:	4619      	mov	r1, r3
 8009df6:	4610      	mov	r0, r2
 8009df8:	e7e6      	b.n	8009dc8 <round+0x58>
 8009dfa:	bf00      	nop
 8009dfc:	000fffff 	.word	0x000fffff

08009e00 <_init>:
 8009e00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009e02:	bf00      	nop
 8009e04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009e06:	bc08      	pop	{r3}
 8009e08:	469e      	mov	lr, r3
 8009e0a:	4770      	bx	lr

08009e0c <_fini>:
 8009e0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009e0e:	bf00      	nop
 8009e10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009e12:	bc08      	pop	{r3}
 8009e14:	469e      	mov	lr, r3
 8009e16:	4770      	bx	lr
