###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        72755   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        55528   # Number of read row buffer hits
num_read_cmds                  =        72755   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =        17239   # Number of ACT commands
num_pre_cmds                   =        17221   # Number of PRE commands
num_ondemand_pres              =         4011   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      6551062   # Cyles of rank active rank.0
rank_active_cycles.1           =      6000032   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      3448938   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      3999968   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        65708   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          200   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           35   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           19   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           13   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           12   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =           10   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            8   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           14   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            2   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         6734   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =        36283   # Read request latency (cycles)
read_latency[40-59]            =        17391   # Read request latency (cycles)
read_latency[60-79]            =         7070   # Read request latency (cycles)
read_latency[80-99]            =         2009   # Read request latency (cycles)
read_latency[100-119]          =         1505   # Read request latency (cycles)
read_latency[120-139]          =         1110   # Read request latency (cycles)
read_latency[140-159]          =          691   # Read request latency (cycles)
read_latency[160-179]          =          648   # Read request latency (cycles)
read_latency[180-199]          =          582   # Read request latency (cycles)
read_latency[200-]             =         5466   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  2.93348e+08   # Read energy
act_energy                     =  4.71659e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.65549e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.91998e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  4.08786e+09   # Active standby energy rank.0
act_stb_energy.1               =  3.74402e+09   # Active standby energy rank.1
average_read_latency           =      78.3423   # Average read request latency (cycles)
average_interarrival           =      137.437   # Average request interarrival latency (cycles)
total_energy                   =  1.24525e+10   # Total energy (pJ)
average_power                  =      1245.25   # Average power (mW)
average_bandwidth              =     0.620843   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        66697   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        50126   # Number of read row buffer hits
num_read_cmds                  =        66697   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =        16590   # Number of ACT commands
num_pre_cmds                   =        16575   # Number of PRE commands
num_ondemand_pres              =         4585   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      6217452   # Cyles of rank active rank.0
rank_active_cycles.1           =      6125903   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      3782548   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      3874097   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        59623   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          215   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           60   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           32   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           11   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           15   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            8   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =           10   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           14   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            6   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         6703   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =        34633   # Read request latency (cycles)
read_latency[40-59]            =        15794   # Read request latency (cycles)
read_latency[60-79]            =         6821   # Read request latency (cycles)
read_latency[80-99]            =         1697   # Read request latency (cycles)
read_latency[100-119]          =         1354   # Read request latency (cycles)
read_latency[120-139]          =          973   # Read request latency (cycles)
read_latency[140-159]          =          607   # Read request latency (cycles)
read_latency[160-179]          =          498   # Read request latency (cycles)
read_latency[180-199]          =          457   # Read request latency (cycles)
read_latency[200-]             =         3863   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  2.68922e+08   # Read energy
act_energy                     =  4.53902e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.81562e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.85957e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  3.87969e+09   # Active standby energy rank.0
act_stb_energy.1               =  3.82256e+09   # Active standby energy rank.1
average_read_latency           =      64.4472   # Average read request latency (cycles)
average_interarrival           =       149.92   # Average request interarrival latency (cycles)
total_energy                   =  1.23964e+10   # Total energy (pJ)
average_power                  =      1239.64   # Average power (mW)
average_bandwidth              =     0.569148   # Average bandwidth
