#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
# IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
# Start of session at: Wed Jun 21 17:41:40 2017
# Process ID: 105436
# Current directory: /home/wesleyguo/github/vivado/vivado/ip/dut/gpio_loopback/gpio_loopback.runs/synth_1
# Command line: vivado -log dut.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source dut.tcl
# Log file: /home/wesleyguo/github/vivado/vivado/ip/dut/gpio_loopback/gpio_loopback.runs/synth_1/dut.vds
# Journal file: /home/wesleyguo/github/vivado/vivado/ip/dut/gpio_loopback/gpio_loopback.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source dut.tcl -notrace
Command: synth_design -top dut -part xc7v2000tflg1925-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7v2000t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7v2000t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 105446 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1201.184 ; gain = 185.996 ; free physical = 85597 ; free virtual = 191284
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'dut' [/home/wesleyguo/github/vivado/vivado/ip/dut/gpio_loopback/gpio_loopback.srcs/sources_1/imports/sources_1/dut.v:8]
	Parameter IDEL bound to: 3'b000 
	Parameter A2B1 bound to: 3'b001 
	Parameter A2B0 bound to: 3'b010 
	Parameter B2A1 bound to: 3'b011 
	Parameter B2A0 bound to: 3'b100 
	Parameter ENDL bound to: 3'b101 
INFO: [Synth 8-155] case statement is not full and has no default [/home/wesleyguo/github/vivado/vivado/ip/dut/gpio_loopback/gpio_loopback.srcs/sources_1/imports/sources_1/dut.v:49]
INFO: [Synth 8-256] done synthesizing module 'dut' (1#1) [/home/wesleyguo/github/vivado/vivado/ip/dut/gpio_loopback/gpio_loopback.srcs/sources_1/imports/sources_1/dut.v:8]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1241.660 ; gain = 226.473 ; free physical = 85555 ; free virtual = 191242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1241.660 ; gain = 226.473 ; free physical = 85555 ; free virtual = 191242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7v2000tflg1925-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1251.660 ; gain = 236.473 ; free physical = 85555 ; free virtual = 191243
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7v2000tflg1925-1
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'dut'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "a_out" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_bin_1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "a_out" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_ain_1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "b_out" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "b_out" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDEL |                           000001 |                              000
                    A2B1 |                           000010 |                              001
                    A2B0 |                           000100 |                              010
                    B2A1 |                           001000 |                              011
                    B2A0 |                           010000 |                              100
                    ENDL |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'dut'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1267.676 ; gain = 252.488 ; free physical = 85539 ; free virtual = 191227
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
+---XORs : 
	   2 Input     26 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 6     
	               27 Bit    Registers := 4     
	               26 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   7 Input     27 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	  12 Input      6 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module dut 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
+---XORs : 
	   2 Input     26 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 6     
	               27 Bit    Registers := 4     
	               26 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   7 Input     27 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	  12 Input      6 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2160 (col length:60)
BRAMs: 2584 (col length: RAMB18 240 RAMB36 120)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_bin_0_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_bin_1_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_ain_0_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_ain_1_reg[26] )
INFO: [Synth 8-3886] merging instance 'b_out_reg[0]' (FDCE) to 'b_out_reg[25]'
INFO: [Synth 8-3886] merging instance 'b_out_reg[1]' (FDCE) to 'b_out_reg[25]'
INFO: [Synth 8-3886] merging instance 'b_out_reg[2]' (FDCE) to 'b_out_reg[25]'
INFO: [Synth 8-3886] merging instance 'b_out_reg[3]' (FDCE) to 'b_out_reg[25]'
INFO: [Synth 8-3886] merging instance 'b_out_reg[4]' (FDCE) to 'b_out_reg[25]'
INFO: [Synth 8-3886] merging instance 'b_out_reg[5]' (FDCE) to 'b_out_reg[25]'
INFO: [Synth 8-3886] merging instance 'b_out_reg[6]' (FDCE) to 'b_out_reg[25]'
INFO: [Synth 8-3886] merging instance 'b_out_reg[7]' (FDCE) to 'b_out_reg[25]'
INFO: [Synth 8-3886] merging instance 'b_out_reg[8]' (FDCE) to 'b_out_reg[25]'
INFO: [Synth 8-3886] merging instance 'b_out_reg[9]' (FDCE) to 'b_out_reg[25]'
INFO: [Synth 8-3886] merging instance 'b_out_reg[10]' (FDCE) to 'b_out_reg[25]'
INFO: [Synth 8-3886] merging instance 'b_out_reg[11]' (FDCE) to 'b_out_reg[25]'
INFO: [Synth 8-3886] merging instance 'b_out_reg[12]' (FDCE) to 'b_out_reg[25]'
INFO: [Synth 8-3886] merging instance 'b_out_reg[13]' (FDCE) to 'b_out_reg[25]'
INFO: [Synth 8-3886] merging instance 'b_out_reg[14]' (FDCE) to 'b_out_reg[25]'
INFO: [Synth 8-3886] merging instance 'b_out_reg[15]' (FDCE) to 'b_out_reg[25]'
INFO: [Synth 8-3886] merging instance 'b_out_reg[16]' (FDCE) to 'b_out_reg[25]'
INFO: [Synth 8-3886] merging instance 'b_out_reg[17]' (FDCE) to 'b_out_reg[25]'
INFO: [Synth 8-3886] merging instance 'b_out_reg[18]' (FDCE) to 'b_out_reg[25]'
INFO: [Synth 8-3886] merging instance 'b_out_reg[19]' (FDCE) to 'b_out_reg[25]'
INFO: [Synth 8-3886] merging instance 'b_out_reg[20]' (FDCE) to 'b_out_reg[25]'
INFO: [Synth 8-3886] merging instance 'b_out_reg[21]' (FDCE) to 'b_out_reg[25]'
INFO: [Synth 8-3886] merging instance 'b_out_reg[22]' (FDCE) to 'b_out_reg[25]'
INFO: [Synth 8-3886] merging instance 'b_out_reg[23]' (FDCE) to 'b_out_reg[25]'
INFO: [Synth 8-3886] merging instance 'b_out_reg[24]' (FDCE) to 'b_out_reg[25]'
INFO: [Synth 8-3886] merging instance 'a_out_reg[0]' (FDCE) to 'a_out_reg[25]'
INFO: [Synth 8-3886] merging instance 'a_out_reg[1]' (FDCE) to 'a_out_reg[25]'
INFO: [Synth 8-3886] merging instance 'a_out_reg[2]' (FDCE) to 'a_out_reg[25]'
INFO: [Synth 8-3886] merging instance 'a_out_reg[3]' (FDCE) to 'a_out_reg[25]'
INFO: [Synth 8-3886] merging instance 'a_out_reg[4]' (FDCE) to 'a_out_reg[25]'
INFO: [Synth 8-3886] merging instance 'a_out_reg[5]' (FDCE) to 'a_out_reg[25]'
INFO: [Synth 8-3886] merging instance 'a_out_reg[6]' (FDCE) to 'a_out_reg[25]'
INFO: [Synth 8-3886] merging instance 'a_out_reg[7]' (FDCE) to 'a_out_reg[25]'
INFO: [Synth 8-3886] merging instance 'a_out_reg[8]' (FDCE) to 'a_out_reg[25]'
INFO: [Synth 8-3886] merging instance 'a_out_reg[9]' (FDCE) to 'a_out_reg[25]'
INFO: [Synth 8-3886] merging instance 'a_out_reg[10]' (FDCE) to 'a_out_reg[25]'
INFO: [Synth 8-3886] merging instance 'a_out_reg[11]' (FDCE) to 'a_out_reg[25]'
INFO: [Synth 8-3886] merging instance 'a_out_reg[12]' (FDCE) to 'a_out_reg[25]'
INFO: [Synth 8-3886] merging instance 'a_out_reg[13]' (FDCE) to 'a_out_reg[25]'
INFO: [Synth 8-3886] merging instance 'a_out_reg[14]' (FDCE) to 'a_out_reg[25]'
INFO: [Synth 8-3886] merging instance 'a_out_reg[15]' (FDCE) to 'a_out_reg[25]'
INFO: [Synth 8-3886] merging instance 'a_out_reg[16]' (FDCE) to 'a_out_reg[25]'
INFO: [Synth 8-3886] merging instance 'a_out_reg[17]' (FDCE) to 'a_out_reg[25]'
INFO: [Synth 8-3886] merging instance 'a_out_reg[18]' (FDCE) to 'a_out_reg[25]'
INFO: [Synth 8-3886] merging instance 'a_out_reg[19]' (FDCE) to 'a_out_reg[25]'
INFO: [Synth 8-3886] merging instance 'a_out_reg[20]' (FDCE) to 'a_out_reg[25]'
INFO: [Synth 8-3886] merging instance 'a_out_reg[21]' (FDCE) to 'a_out_reg[25]'
INFO: [Synth 8-3886] merging instance 'a_out_reg[22]' (FDCE) to 'a_out_reg[25]'
INFO: [Synth 8-3886] merging instance 'a_out_reg[23]' (FDCE) to 'a_out_reg[25]'
INFO: [Synth 8-3886] merging instance 'a_out_reg[24]' (FDCE) to 'a_out_reg[25]'
INFO: [Synth 8-3886] merging instance 'data_out_reg[27]' (FDCE) to 'data_out_reg[28]'
INFO: [Synth 8-3886] merging instance 'data_out_reg[28]' (FDCE) to 'data_out_reg[29]'
INFO: [Synth 8-3886] merging instance 'data_out_reg[29]' (FDCE) to 'data_out_reg[30]'
INFO: [Synth 8-3886] merging instance 'data_out_reg[30]' (FDCE) to 'data_out_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_out_reg[31] )
WARNING: [Synth 8-3332] Sequential element (a2b0_dealy_counter_reg[31]) is unused and will be removed from module dut.
WARNING: [Synth 8-3332] Sequential element (a2b0_dealy_counter_reg[30]) is unused and will be removed from module dut.
WARNING: [Synth 8-3332] Sequential element (a2b0_dealy_counter_reg[29]) is unused and will be removed from module dut.
WARNING: [Synth 8-3332] Sequential element (a2b0_dealy_counter_reg[28]) is unused and will be removed from module dut.
WARNING: [Synth 8-3332] Sequential element (a2b0_dealy_counter_reg[27]) is unused and will be removed from module dut.
WARNING: [Synth 8-3332] Sequential element (a2b0_dealy_counter_reg[26]) is unused and will be removed from module dut.
WARNING: [Synth 8-3332] Sequential element (a2b0_dealy_counter_reg[25]) is unused and will be removed from module dut.
WARNING: [Synth 8-3332] Sequential element (a2b0_dealy_counter_reg[24]) is unused and will be removed from module dut.
WARNING: [Synth 8-3332] Sequential element (a2b0_dealy_counter_reg[23]) is unused and will be removed from module dut.
WARNING: [Synth 8-3332] Sequential element (a2b0_dealy_counter_reg[22]) is unused and will be removed from module dut.
WARNING: [Synth 8-3332] Sequential element (a2b0_dealy_counter_reg[21]) is unused and will be removed from module dut.
WARNING: [Synth 8-3332] Sequential element (a2b0_dealy_counter_reg[20]) is unused and will be removed from module dut.
WARNING: [Synth 8-3332] Sequential element (a2b0_dealy_counter_reg[19]) is unused and will be removed from module dut.
WARNING: [Synth 8-3332] Sequential element (a2b0_dealy_counter_reg[18]) is unused and will be removed from module dut.
WARNING: [Synth 8-3332] Sequential element (a2b0_dealy_counter_reg[17]) is unused and will be removed from module dut.
WARNING: [Synth 8-3332] Sequential element (a2b0_dealy_counter_reg[16]) is unused and will be removed from module dut.
WARNING: [Synth 8-3332] Sequential element (a2b0_dealy_counter_reg[15]) is unused and will be removed from module dut.
WARNING: [Synth 8-3332] Sequential element (a2b0_dealy_counter_reg[14]) is unused and will be removed from module dut.
WARNING: [Synth 8-3332] Sequential element (a2b0_dealy_counter_reg[13]) is unused and will be removed from module dut.
WARNING: [Synth 8-3332] Sequential element (a2b0_dealy_counter_reg[12]) is unused and will be removed from module dut.
WARNING: [Synth 8-3332] Sequential element (a2b0_dealy_counter_reg[11]) is unused and will be removed from module dut.
WARNING: [Synth 8-3332] Sequential element (a2b0_dealy_counter_reg[10]) is unused and will be removed from module dut.
WARNING: [Synth 8-3332] Sequential element (a2b0_dealy_counter_reg[9]) is unused and will be removed from module dut.
WARNING: [Synth 8-3332] Sequential element (a2b0_dealy_counter_reg[8]) is unused and will be removed from module dut.
WARNING: [Synth 8-3332] Sequential element (a2b0_dealy_counter_reg[7]) is unused and will be removed from module dut.
WARNING: [Synth 8-3332] Sequential element (a2b0_dealy_counter_reg[6]) is unused and will be removed from module dut.
WARNING: [Synth 8-3332] Sequential element (a2b0_dealy_counter_reg[5]) is unused and will be removed from module dut.
WARNING: [Synth 8-3332] Sequential element (a2b0_dealy_counter_reg[4]) is unused and will be removed from module dut.
WARNING: [Synth 8-3332] Sequential element (a2b1_dealy_counter_reg[31]) is unused and will be removed from module dut.
WARNING: [Synth 8-3332] Sequential element (a2b1_dealy_counter_reg[30]) is unused and will be removed from module dut.
WARNING: [Synth 8-3332] Sequential element (a2b1_dealy_counter_reg[29]) is unused and will be removed from module dut.
WARNING: [Synth 8-3332] Sequential element (a2b1_dealy_counter_reg[28]) is unused and will be removed from module dut.
WARNING: [Synth 8-3332] Sequential element (a2b1_dealy_counter_reg[27]) is unused and will be removed from module dut.
WARNING: [Synth 8-3332] Sequential element (a2b1_dealy_counter_reg[26]) is unused and will be removed from module dut.
WARNING: [Synth 8-3332] Sequential element (a2b1_dealy_counter_reg[25]) is unused and will be removed from module dut.
WARNING: [Synth 8-3332] Sequential element (a2b1_dealy_counter_reg[24]) is unused and will be removed from module dut.
WARNING: [Synth 8-3332] Sequential element (a2b1_dealy_counter_reg[23]) is unused and will be removed from module dut.
WARNING: [Synth 8-3332] Sequential element (a2b1_dealy_counter_reg[22]) is unused and will be removed from module dut.
WARNING: [Synth 8-3332] Sequential element (a2b1_dealy_counter_reg[21]) is unused and will be removed from module dut.
WARNING: [Synth 8-3332] Sequential element (a2b1_dealy_counter_reg[20]) is unused and will be removed from module dut.
WARNING: [Synth 8-3332] Sequential element (a2b1_dealy_counter_reg[19]) is unused and will be removed from module dut.
WARNING: [Synth 8-3332] Sequential element (a2b1_dealy_counter_reg[18]) is unused and will be removed from module dut.
WARNING: [Synth 8-3332] Sequential element (a2b1_dealy_counter_reg[17]) is unused and will be removed from module dut.
WARNING: [Synth 8-3332] Sequential element (a2b1_dealy_counter_reg[16]) is unused and will be removed from module dut.
WARNING: [Synth 8-3332] Sequential element (a2b1_dealy_counter_reg[15]) is unused and will be removed from module dut.
WARNING: [Synth 8-3332] Sequential element (a2b1_dealy_counter_reg[14]) is unused and will be removed from module dut.
WARNING: [Synth 8-3332] Sequential element (a2b1_dealy_counter_reg[13]) is unused and will be removed from module dut.
WARNING: [Synth 8-3332] Sequential element (a2b1_dealy_counter_reg[12]) is unused and will be removed from module dut.
WARNING: [Synth 8-3332] Sequential element (a2b1_dealy_counter_reg[11]) is unused and will be removed from module dut.
WARNING: [Synth 8-3332] Sequential element (a2b1_dealy_counter_reg[10]) is unused and will be removed from module dut.
WARNING: [Synth 8-3332] Sequential element (a2b1_dealy_counter_reg[9]) is unused and will be removed from module dut.
WARNING: [Synth 8-3332] Sequential element (a2b1_dealy_counter_reg[8]) is unused and will be removed from module dut.
WARNING: [Synth 8-3332] Sequential element (a2b1_dealy_counter_reg[7]) is unused and will be removed from module dut.
WARNING: [Synth 8-3332] Sequential element (a2b1_dealy_counter_reg[6]) is unused and will be removed from module dut.
WARNING: [Synth 8-3332] Sequential element (a2b1_dealy_counter_reg[5]) is unused and will be removed from module dut.
WARNING: [Synth 8-3332] Sequential element (a2b1_dealy_counter_reg[4]) is unused and will be removed from module dut.
WARNING: [Synth 8-3332] Sequential element (b2a1_dealy_counter_reg[31]) is unused and will be removed from module dut.
WARNING: [Synth 8-3332] Sequential element (b2a1_dealy_counter_reg[30]) is unused and will be removed from module dut.
WARNING: [Synth 8-3332] Sequential element (b2a1_dealy_counter_reg[29]) is unused and will be removed from module dut.
WARNING: [Synth 8-3332] Sequential element (b2a1_dealy_counter_reg[28]) is unused and will be removed from module dut.
WARNING: [Synth 8-3332] Sequential element (b2a1_dealy_counter_reg[27]) is unused and will be removed from module dut.
WARNING: [Synth 8-3332] Sequential element (b2a1_dealy_counter_reg[26]) is unused and will be removed from module dut.
WARNING: [Synth 8-3332] Sequential element (b2a1_dealy_counter_reg[25]) is unused and will be removed from module dut.
WARNING: [Synth 8-3332] Sequential element (b2a1_dealy_counter_reg[24]) is unused and will be removed from module dut.
WARNING: [Synth 8-3332] Sequential element (b2a1_dealy_counter_reg[23]) is unused and will be removed from module dut.
WARNING: [Synth 8-3332] Sequential element (b2a1_dealy_counter_reg[22]) is unused and will be removed from module dut.
WARNING: [Synth 8-3332] Sequential element (b2a1_dealy_counter_reg[21]) is unused and will be removed from module dut.
WARNING: [Synth 8-3332] Sequential element (b2a1_dealy_counter_reg[20]) is unused and will be removed from module dut.
WARNING: [Synth 8-3332] Sequential element (b2a1_dealy_counter_reg[19]) is unused and will be removed from module dut.
WARNING: [Synth 8-3332] Sequential element (b2a1_dealy_counter_reg[18]) is unused and will be removed from module dut.
WARNING: [Synth 8-3332] Sequential element (b2a1_dealy_counter_reg[17]) is unused and will be removed from module dut.
WARNING: [Synth 8-3332] Sequential element (b2a1_dealy_counter_reg[16]) is unused and will be removed from module dut.
WARNING: [Synth 8-3332] Sequential element (b2a1_dealy_counter_reg[15]) is unused and will be removed from module dut.
WARNING: [Synth 8-3332] Sequential element (b2a1_dealy_counter_reg[14]) is unused and will be removed from module dut.
WARNING: [Synth 8-3332] Sequential element (b2a1_dealy_counter_reg[13]) is unused and will be removed from module dut.
WARNING: [Synth 8-3332] Sequential element (b2a1_dealy_counter_reg[12]) is unused and will be removed from module dut.
WARNING: [Synth 8-3332] Sequential element (b2a1_dealy_counter_reg[11]) is unused and will be removed from module dut.
WARNING: [Synth 8-3332] Sequential element (b2a1_dealy_counter_reg[10]) is unused and will be removed from module dut.
WARNING: [Synth 8-3332] Sequential element (b2a1_dealy_counter_reg[9]) is unused and will be removed from module dut.
WARNING: [Synth 8-3332] Sequential element (b2a1_dealy_counter_reg[8]) is unused and will be removed from module dut.
WARNING: [Synth 8-3332] Sequential element (b2a1_dealy_counter_reg[7]) is unused and will be removed from module dut.
WARNING: [Synth 8-3332] Sequential element (b2a1_dealy_counter_reg[6]) is unused and will be removed from module dut.
WARNING: [Synth 8-3332] Sequential element (b2a1_dealy_counter_reg[5]) is unused and will be removed from module dut.
WARNING: [Synth 8-3332] Sequential element (b2a1_dealy_counter_reg[4]) is unused and will be removed from module dut.
WARNING: [Synth 8-3332] Sequential element (b2a0_dealy_counter_reg[31]) is unused and will be removed from module dut.
WARNING: [Synth 8-3332] Sequential element (b2a0_dealy_counter_reg[30]) is unused and will be removed from module dut.
WARNING: [Synth 8-3332] Sequential element (b2a0_dealy_counter_reg[29]) is unused and will be removed from module dut.
WARNING: [Synth 8-3332] Sequential element (b2a0_dealy_counter_reg[28]) is unused and will be removed from module dut.
WARNING: [Synth 8-3332] Sequential element (b2a0_dealy_counter_reg[27]) is unused and will be removed from module dut.
WARNING: [Synth 8-3332] Sequential element (b2a0_dealy_counter_reg[26]) is unused and will be removed from module dut.
WARNING: [Synth 8-3332] Sequential element (b2a0_dealy_counter_reg[25]) is unused and will be removed from module dut.
WARNING: [Synth 8-3332] Sequential element (b2a0_dealy_counter_reg[24]) is unused and will be removed from module dut.
WARNING: [Synth 8-3332] Sequential element (b2a0_dealy_counter_reg[23]) is unused and will be removed from module dut.
WARNING: [Synth 8-3332] Sequential element (b2a0_dealy_counter_reg[22]) is unused and will be removed from module dut.
WARNING: [Synth 8-3332] Sequential element (b2a0_dealy_counter_reg[21]) is unused and will be removed from module dut.
WARNING: [Synth 8-3332] Sequential element (b2a0_dealy_counter_reg[20]) is unused and will be removed from module dut.
WARNING: [Synth 8-3332] Sequential element (b2a0_dealy_counter_reg[19]) is unused and will be removed from module dut.
WARNING: [Synth 8-3332] Sequential element (b2a0_dealy_counter_reg[18]) is unused and will be removed from module dut.
WARNING: [Synth 8-3332] Sequential element (b2a0_dealy_counter_reg[17]) is unused and will be removed from module dut.
WARNING: [Synth 8-3332] Sequential element (b2a0_dealy_counter_reg[16]) is unused and will be removed from module dut.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1773.953 ; gain = 758.766 ; free physical = 85034 ; free virtual = 190722
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1773.953 ; gain = 758.766 ; free physical = 85034 ; free virtual = 190722
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1781.953 ; gain = 766.766 ; free physical = 85026 ; free virtual = 190714
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1781.957 ; gain = 766.770 ; free physical = 85026 ; free virtual = 190714
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1781.957 ; gain = 766.770 ; free physical = 85026 ; free virtual = 190714
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1781.957 ; gain = 766.770 ; free physical = 85026 ; free virtual = 190714
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1781.957 ; gain = 766.770 ; free physical = 85026 ; free virtual = 190714
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1781.957 ; gain = 766.770 ; free physical = 85026 ; free virtual = 190714
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1781.957 ; gain = 766.770 ; free physical = 85026 ; free virtual = 190714
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     4|
|3     |LUT1   |    12|
|4     |LUT2   |    24|
|5     |LUT4   |    10|
|6     |LUT5   |    64|
|7     |LUT6   |    67|
|8     |FDCE   |   187|
|9     |FDPE   |     1|
|10    |IBUF   |   123|
|11    |OBUF   |    86|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   579|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1781.957 ; gain = 766.770 ; free physical = 85026 ; free virtual = 190714
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 118 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1781.957 ; gain = 651.773 ; free physical = 85026 ; free virtual = 190714
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1781.961 ; gain = 766.773 ; free physical = 85026 ; free virtual = 190714
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 127 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
86 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 1956.594 ; gain = 871.902 ; free physical = 84925 ; free virtual = 190612
INFO: [Common 17-1381] The checkpoint '/home/wesleyguo/github/vivado/vivado/ip/dut/gpio_loopback/gpio_loopback.runs/synth_1/dut.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.17 . Memory (MB): peak = 1986.605 ; gain = 0.000 ; free physical = 84923 ; free virtual = 190611
INFO: [Common 17-206] Exiting Vivado at Wed Jun 21 17:42:28 2017...
