WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2500124 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 21 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 5000168 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 43 sec)
Warmup finished CPU 0 instructions: 25000001 cycles: 6251013 cumulative IPC: 3.999 (Simulation time: 00 hr 00 min 54 sec)
Warmup complete CPU 0 instructions: 25000001 cycles: 6251013 cumulative IPC: 3.999 (Simulation time: 00 hr 00 min 54 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 12334309 heartbeat IPC: 1.363 cumulative IPC: 0.8219 (Simulation time: 00 hr 01 min 20 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_68.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000000 cycles: 25018672 heartbeat IPC: 0.7884 cumulative IPC: 0.7992 (Simulation time: 00 hr 02 min 14 sec)
Heartbeat CPU 0 instructions: 50000002 cycles: 37746035 heartbeat IPC: 0.7857 cumulative IPC: 0.7938 (Simulation time: 00 hr 03 min 08 sec)
Heartbeat CPU 0 instructions: 60000000 cycles: 50930276 heartbeat IPC: 0.7585 cumulative IPC: 0.7834 (Simulation time: 00 hr 04 min 04 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_68.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000004 cycles: 63479551 heartbeat IPC: 0.7969 cumulative IPC: 0.7863 (Simulation time: 00 hr 04 min 57 sec)
Heartbeat CPU 0 instructions: 80000004 cycles: 76209223 heartbeat IPC: 0.7856 cumulative IPC: 0.7862 (Simulation time: 00 hr 05 min 52 sec)
Heartbeat CPU 0 instructions: 90000000 cycles: 89644815 heartbeat IPC: 0.7443 cumulative IPC: 0.7794 (Simulation time: 00 hr 06 min 48 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_68.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000000 cycles: 101936105 heartbeat IPC: 0.8136 cumulative IPC: 0.7838 (Simulation time: 00 hr 07 min 41 sec)
Heartbeat CPU 0 instructions: 110000004 cycles: 114863702 heartbeat IPC: 0.7735 cumulative IPC: 0.7826 (Simulation time: 00 hr 08 min 35 sec)
Heartbeat CPU 0 instructions: 120000003 cycles: 128195870 heartbeat IPC: 0.7501 cumulative IPC: 0.779 (Simulation time: 00 hr 09 min 31 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_68.champsimtrace.xz")
Simulation finished CPU 0 instructions: 100000000 cycles: 127457916 cumulative IPC: 0.7846 (Simulation time: 00 hr 09 min 56 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 127457916 cumulative IPC: 0.7846 (Simulation time: 00 hr 09 min 56 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/public_traces/srv/srv_68.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.7846 instructions: 100000000 cycles: 127457916
CPU 0 Branch Prediction Accuracy: 84.53% MPKI: 27.19 Average ROB Occupancy at Mispredict: 17.7
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.575
BRANCH_INDIRECT: 14.8
BRANCH_CONDITIONAL: 9.62
BRANCH_DIRECT_CALL: 1
BRANCH_INDIRECT_CALL: 0.472
BRANCH_RETURN: 0.704

L1D TOTAL        ACCESS:   27024432 HIT:   24841152 MISS:    2183280
L1D LOAD         ACCESS:   16823193 HIT:   15318723 MISS:    1504470
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:    9961894 HIT:    9507451 MISS:     454443
L1D TRANSLATION  ACCESS:     239345 HIT:      14978 MISS:     224367
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 26.77 cycles
L1I TOTAL        ACCESS:   10253500 HIT:    6793123 MISS:    3460377
L1I LOAD         ACCESS:   10253500 HIT:    6793123 MISS:    3460377
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 13.84 cycles
L2C TOTAL        ACCESS:    4600955 HIT:    2964217 MISS:    1636738
L2C LOAD         ACCESS:    3709879 HIT:    2392306 MISS:    1317573
L2C RFO          ACCESS:     176743 HIT:     117755 MISS:      58988
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:     491107 HIT:     409760 MISS:      81347
L2C TRANSLATION  ACCESS:     223226 HIT:      44396 MISS:     178830
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 42.06 cycles
LLC TOTAL        ACCESS:    1750283 HIT:    1490259 MISS:     260024
LLC LOAD         ACCESS:    1317573 HIT:    1160502 MISS:     157071
LLC RFO          ACCESS:      58988 HIT:      35500 MISS:      23488
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     194892 HIT:     166258 MISS:      28634
LLC TRANSLATION  ACCESS:     178830 HIT:     127999 MISS:      50831
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 144.2 cycles
cpu0_DTLB TOTAL        ACCESS:   21777446 HIT:   20301814 MISS:    1475632
cpu0_DTLB LOAD         ACCESS:   21777446 HIT:   20301814 MISS:    1475632
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 13.41 cycles
cpu0_ITLB TOTAL        ACCESS:    9128291 HIT:    8381273 MISS:     747018
cpu0_ITLB LOAD         ACCESS:    9128291 HIT:    8381273 MISS:     747018
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 9.015 cycles
cpu0_STLB TOTAL        ACCESS:    1510231 HIT:    1322627 MISS:     187604
cpu0_STLB LOAD         ACCESS:    1510231 HIT:    1322627 MISS:     187604
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 86.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      44962
  ROW_BUFFER_MISS:     186423
 AVG DBUS CONGESTED CYCLE: 3.896
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:      19877
  FULL:      84691
