<?xml version='1.0' encoding='utf-8'?>
<!DOCTYPE register_page SYSTEM "registers.dtd">
<!-- Copyright (c) 2010-2018 Arm Limited or its affiliates. All rights reserved. -->
<!-- This document is Non-Confidential. This document may only be used and distributed in accordance with the terms of the agreement entered into by Arm and the party that Arm delivered this document to. -->
<?xml-stylesheet href="one_register.xsl" type="text/xsl" ?>






<register_page>
  <registers>
    <register is_register="True" is_internal="False" is_banked="False" is_optional="False" is_stub_entry="False">
      <reg_short_name>MPAMCFG_PRI</reg_short_name>
      <reg_long_name>MPAM Priority Partition Configuration Register</reg_long_name>
        <reg_condition otherwise="RES0">when MPAMF_IDR.HAS_PRI_PART == 1</reg_condition>
      
  <reg_address
      external_access="False"
    mem_map_access="True"
      power_domain="Any"
  >
    <reg_component>MPAM</reg_component>
    <reg_frame>MPAMF_BASE_s</reg_frame>
    <reg_offset><hexnumber>0x0400</hexnumber></reg_offset>
    <reg_instance>MPAMCFG_PRI_s</reg_instance>
    <reg_access>
        
        <reg_access_state>
            <reg_access_type>RW</reg_access_type>
        </reg_access_state>
    </reg_access>
</reg_address>
  <reg_address
      external_access="False"
    mem_map_access="True"
      power_domain="Any"
  >
    <reg_component>MPAM</reg_component>
    <reg_frame>MPAMF_BASE_ns</reg_frame>
    <reg_offset><hexnumber>0x0400</hexnumber></reg_offset>
    <reg_instance>MPAMCFG_PRI_ns</reg_instance>
    <reg_access>
        
        <reg_access_state>
            <reg_access_type>RW</reg_access_type>
        </reg_access_state>
    </reg_access>
</reg_address>

          <reg_reset_value>

      </reg_reset_value>
      <reg_mappings>
      </reg_mappings>
      <reg_purpose>
        
    
      <purpose_text>
        <para>Controls the internal and downstream priority of requests attributed to the PARTID selected by <register_link state="ext" id="ext-mpamcfg_part_sel.xml">MPAMCFG_PART_SEL</register_link>. MPAMCFG_PRI_s controls the priorities for the Secure PARTID selected by the Secure instance of <register_link state="ext" id="ext-mpamcfg_part_sel.xml">MPAMCFG_PART_SEL</register_link>. MPAMCFG_PRI_ns controls the priorities for the Non-secure PARTID selected by the Non-secure instance of <register_link state="ext" id="ext-mpamcfg_part_sel.xml">MPAMCFG_PART_SEL</register_link>.</para>
      </purpose_text>

      </reg_purpose>
      <reg_groups>
          <reg_group>Memory Partitioning and Monitoring registers</reg_group>
      </reg_groups>
      <reg_configuration>
        

      </reg_configuration>
      <reg_attributes>
          <attributes_text>
            <para>MPAMCFG_PRI is a 32-bit register.</para>
          </attributes_text>
      </reg_attributes>
      <reg_fieldsets>
        





  <fields length="32">
    <text_before_fields>
      
  

    </text_before_fields>
    
        <field
           id="DSPRI_31_16"
           is_variable_length="False"
           has_partial_fieldset="False"
           is_linked_to_partial_fieldset="False"
           is_access_restriction_possible="False"
           is_constant_value="False"
           is_partial_field="False"
        >
          <field_name>DSPRI</field_name>
          <field_msb>31</field_msb>
          <field_lsb>16</field_lsb>
          <field_description order="before">
          
  <para>Downstream priority.</para>
<para>If <register_link state="ext" id="ext-mpamf_pri_idr.xml">MPAMF_PRI_IDR</register_link>.HAS_DSPRI == 0, bits of this field are <arm-defined-word>RES0</arm-defined-word> as this field is not used.</para>
<para>If <register_link state="ext" id="ext-mpamf_pri_idr.xml">MPAMF_PRI_IDR</register_link>.HAS_DSPRI == 1, this field is a priority value applied to downstream communications from this MSC for transactions of the partition selected by MPAMCFG_PART_SEL.</para>

          </field_description>
            <field_values>
            </field_values>
          <field_description order="after">
            
  <para>The implemented width of this field is <register_link state="ext" id="ext-mpamf_pri_idr.xml">MPAMF_PRI_IDR</register_link>.DSPRI_WD bits. If the implemented width is less than the width of this field, the least significant bits are used.</para>
<para>The encoding of priority is 0-as-lowest or 0-as-highest priority according to the value of <register_link state="ext" id="ext-mpamf_pri_idr.xml">MPAMF_PRI_IDR</register_link>.DSPRI_0_IS_LOW.</para>

          </field_description>
          <field_resets>
  
  
</field_resets>
      </field>
        <field
           id="INTPRI_15_0"
           is_variable_length="False"
           has_partial_fieldset="False"
           is_linked_to_partial_fieldset="False"
           is_access_restriction_possible="False"
           is_constant_value="False"
           is_partial_field="False"
        >
          <field_name>INTPRI</field_name>
          <field_msb>15</field_msb>
          <field_lsb>0</field_lsb>
          <field_description order="before">
          
  <para>Internal priority.</para>
<para>If <register_link state="ext" id="ext-mpamf_pri_idr.xml">MPAMF_PRI_IDR</register_link>.HAS_INTPRI == 0, bits of this field are <arm-defined-word>RES0</arm-defined-word> as this field is not used.</para>
<para>If <register_link state="ext" id="ext-mpamf_pri_idr.xml">MPAMF_PRI_IDR</register_link>.HAS_INTPRI == 1, this field is a priority value applied internally inside this MSC for transactions of the partition selected by Mext-PAMCFG_PART_SEL.</para>

          </field_description>
            <field_values>
            </field_values>
          <field_description order="after">
            
  <para>The implemented width of this field is <register_link state="ext" id="ext-mpamf_pri_idr.xml">MPAMF_PRI_IDR</register_link>.INTPRI_WD bits. If the implemented width is less than the width of this field, the least significant bits are used.</para>
<para>The encoding of priority is 0-as-lowest or 0-as-highest priority according to the value of <register_link state="ext" id="ext-mpamf_pri_idr.xml">MPAMF_PRI_IDR</register_link>.INTPRI_0_IS_LOW.</para>

          </field_description>
          <field_resets>
  
  
</field_resets>
      </field>
    <text_after_fields>
    
  

    </text_after_fields>
  </fields>
  <reg_fieldset length="32">
      
        <fieldat id="DSPRI_31_16" msb="31" lsb="16"/>
        <fieldat id="INTPRI_15_0" msb="15" lsb="0"/>
    </reg_fieldset>

      </reg_fieldsets>
      


<access_mechanisms>
  
    
      <access_permission_text>
        <para>This register is within the MPAM feature page memory frames. In a system that supports Secure and Non-secure memory maps, there must be both Secure and Non-secure MPAM feature pages.</para>

      </access_permission_text>
      <access_permission_text>
        <para>MPAMCFG_PRI_s must be accessible from the Secure MPAM feature page. MPAMCFG_PRI_ns must be accessible from the Non-secure MPAM feature page.</para>

      </access_permission_text>
      <access_permission_text>
        <para>MPAMCFG_PRI_s and MPAMCFG_PRI_ns must be separate registers. The Secure instance (MPAMCFG_PRI_s) accesses the priority partitioning used for Secure PARTIDs, and the Non-secure instance (MPAMCFG_PRI_ns) accesses the priority partitioning used for Non-secure PARTIDs.</para>
      </access_permission_text>


</access_mechanisms>

      <arch_variants>
      </arch_variants>
  </register>
</registers>

    <timestamp>13/12/2019 15:13; 391b5248b29fb2f001ef74792eaacbd6fc72f211</timestamp>
</register_page>