tegra20_reset_sleeping_cpu_1	,	F_1
CPU_RESETTABLE	,	V_4
cpu_pm_exit	,	F_28
pmc	,	V_2
tegra_clear_cpu_in_lp2	,	F_29
tegra20_cpu_cluster_power_down	,	F_13
local_fiq_enable	,	F_30
tegra20_reset_cpu_1	,	F_11
cpu_online	,	F_12
tegra_enable_cpu_clock	,	F_8
abort_barrier	,	V_18
dev	,	V_8
tegra20_wake_cpu1_from_reset	,	F_6
tegra20_cpuidle_init	,	F_34
abort_flag	,	V_17
tegra_idle_driver	,	V_20
cpuidle_register	,	F_35
tegra_set_cpu_in_lp2	,	F_26
tegra20_idle_enter_lp2_cpu_1	,	F_19
ret	,	V_1
cpu_suspend	,	F_20
tegra20_cpu_clear_resettable	,	F_7
cpuidle_coupled_parallel_barrier	,	F_24
"Disabling cpuidle LP2 state, since PCIe IRQs are in use\n"	,	L_1
drv	,	V_10
index	,	V_11
cpu	,	V_13
tegra20_idle_lp2_coupled	,	F_21
cpuidle_device	,	V_7
PMC_SCRATCH41	,	V_3
flowctrl_write_cpu_halt	,	F_10
clockevents_notify	,	F_17
tegra_pen_unlock	,	F_5
cpuidle_driver	,	V_9
local_fiq_disable	,	F_25
EINTR	,	V_19
entered_lp2	,	V_16
pr_info_once	,	F_33
states	,	V_21
tegra20_cpu_shutdown	,	F_4
tegra_cpu_rail_off_ready	,	F_16
EBUSY	,	V_6
tegra20_cpuidle_pcie_irqs_in_use	,	F_32
CLOCK_EVT_NOTIFY_BROADCAST_ENTER	,	V_12
smp_rmb	,	F_31
disabled	,	V_22
CLOCK_EVT_NOTIFY_BROADCAST_EXIT	,	V_14
tegra20_cpu_is_resettable_soon	,	F_14
tegra_cpu_out_of_reset	,	F_9
readl	,	F_3
tegra20_sleep_cpu_secondary_finish	,	V_15
cpu_pm_enter	,	F_27
tegra_idle_lp2_last	,	F_18
EINVAL	,	V_5
tegra_pending_sgi	,	F_22
cpu_possible_mask	,	V_23
ACCESS_ONCE	,	F_23
__init	,	T_1
tegra_pen_lock	,	F_2
cpu_relax	,	F_15
