<?xml version="1.0" ?>
<LOG_ROOT>
	<PROJECT NAME="Semesterarbeit_FPGA_VHDL">
		<CBX_INST_ENTRY INSTANCE_NAME="|Semesterarbeit_FPGA_VHDL|pll:MyComponent_2|altpll:altpll_component" CBX_FILE_NAME="pll_altpll.v"/>
	</PROJECT>
</LOG_ROOT>
