LIBRARY IEEE;
USE IEEE.std_logic_1164.all;

ENTITY Lab02 IS PORT (        
	a : IN std_logic;        
	b : IN std_logic;        
	o : OUT std_logic    
);
END ENTITY;

ARCHITECTURE And2x_Arch OF Lab02 IS
BEGIN    
	o <= a AND b;
END ARCHITECTURE;