Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares_OS/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 5c9e1ec589fb43d38202b237ed64b083 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot events_cnt_tb_behav xil_defaultlib.events_cnt_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture fsmd of entity xil_defaultlib.evt_cnt [evt_cnt_default]
Compiling architecture behavioral of entity xil_defaultlib.events_cnt_tb
Built simulation snapshot events_cnt_tb_behav
