/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  reg [2:0] _05_;
  wire [32:0] _06_;
  reg [32:0] _07_;
  wire [7:0] _08_;
  reg [4:0] _09_;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [6:0] celloutsig_0_15z;
  wire [3:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [5:0] celloutsig_0_18z;
  wire [6:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [4:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [7:0] celloutsig_0_23z;
  wire [26:0] celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [17:0] celloutsig_0_30z;
  wire [9:0] celloutsig_0_31z;
  wire [8:0] celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire [4:0] celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire [4:0] celloutsig_0_40z;
  wire celloutsig_0_44z;
  wire celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire celloutsig_0_5z;
  wire [7:0] celloutsig_0_65z;
  wire celloutsig_0_66z;
  wire [13:0] celloutsig_0_68z;
  wire celloutsig_0_69z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [4:0] celloutsig_0_8z;
  wire [7:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [3:0] celloutsig_1_13z;
  wire [12:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [3:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [9:0] celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire [22:0] celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  wire [11:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_12z = ~(celloutsig_1_9z | in_data[125]);
  assign celloutsig_1_19z = ~(celloutsig_1_2z[5] | celloutsig_1_7z);
  assign celloutsig_0_22z = ~((celloutsig_0_16z[0] | celloutsig_0_12z) & celloutsig_0_1z);
  assign celloutsig_0_28z = ~((celloutsig_0_17z | celloutsig_0_7z) & celloutsig_0_23z[6]);
  assign celloutsig_0_4z = ~((_00_ | in_data[34]) & (_01_ | celloutsig_0_1z));
  assign celloutsig_0_69z = ~((_02_ | celloutsig_0_13z) & (celloutsig_0_66z | celloutsig_0_11z));
  assign celloutsig_1_7z = ~((celloutsig_1_0z | in_data[146]) & (celloutsig_1_5z[6] | celloutsig_1_0z));
  assign celloutsig_1_15z = ~((celloutsig_1_12z | celloutsig_1_8z) & (celloutsig_1_7z | celloutsig_1_13z[1]));
  assign celloutsig_0_1z = ~((_03_ | _04_) & (in_data[74] | in_data[29]));
  assign celloutsig_0_27z = ~((celloutsig_0_10z | celloutsig_0_17z) & (celloutsig_0_17z | celloutsig_0_1z));
  reg [2:0] _20_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _20_ <= 3'h0;
    else _20_ <= in_data[59:57];
  assign { _04_, _03_, _08_[0] } = _20_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _05_ <= 3'h0;
    else _05_ <= celloutsig_0_30z[6:4];
  reg [7:0] _22_;
  always_ff @(negedge clkin_data[32], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _22_ <= 8'h00;
    else _22_ <= { in_data[27:23], _04_, _03_, _08_[0] };
  assign { _06_[7:4], _01_, _06_[2], _00_, _02_ } = _22_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _07_ <= 33'h000000000;
    else _07_ <= { celloutsig_0_30z[14:12], celloutsig_0_5z, celloutsig_0_31z, celloutsig_0_4z, celloutsig_0_18z, celloutsig_0_35z, _05_, _06_[7:4], _01_, _06_[2], _00_, _02_ };
  always_ff @(negedge clkin_data[64], posedge clkin_data[128])
    if (clkin_data[128]) _09_ <= 5'h00;
    else _09_ <= celloutsig_1_3z;
  assign celloutsig_1_6z = { celloutsig_1_4z[15:10], celloutsig_1_2z[9:4] } / { 1'h1, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_1_13z = celloutsig_1_2z[5:2] / { 1'h1, celloutsig_1_11z, celloutsig_1_0z, celloutsig_1_7z };
  assign celloutsig_0_9z = { celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_6z } / { 1'h1, _06_[4], _01_, _06_[2], _00_, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_4z };
  assign celloutsig_0_19z = { celloutsig_0_9z[5:0], celloutsig_0_11z } / { 1'h1, _03_, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_13z, celloutsig_0_12z };
  assign celloutsig_0_35z = { celloutsig_0_21z[4:2], celloutsig_0_21z } >= { celloutsig_0_16z, celloutsig_0_16z };
  assign celloutsig_0_36z = { celloutsig_0_28z, celloutsig_0_16z, celloutsig_0_11z, celloutsig_0_30z } >= { celloutsig_0_25z[26:11], celloutsig_0_11z, celloutsig_0_15z };
  assign celloutsig_0_3z = { in_data[34:0], _04_, _03_, _08_[0], _04_, _03_, _08_[0] } >= { in_data[38:9], _04_, _03_, _08_[0], _06_[7:4], _01_, _06_[2], _00_, _02_ };
  assign celloutsig_1_1z = { in_data[181:176], celloutsig_1_0z, celloutsig_1_0z } >= in_data[183:176];
  assign celloutsig_0_6z = { celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_3z } >= { celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_1z };
  assign celloutsig_1_10z = { celloutsig_1_2z[7], celloutsig_1_9z, celloutsig_1_7z } >= celloutsig_1_6z[8:6];
  assign celloutsig_0_7z = { in_data[26:19], celloutsig_0_5z, celloutsig_0_5z, _04_, _03_, _08_[0] } >= { celloutsig_0_1z, celloutsig_0_4z, _06_[7:4], _01_, _06_[2], _00_, _02_, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_0_10z = { _03_, _08_[0], celloutsig_0_6z, _06_[7:4], _01_, _06_[2], _00_, _02_, celloutsig_0_1z } >= { celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_9z };
  assign celloutsig_0_12z = { _04_, celloutsig_0_6z, celloutsig_0_6z } >= { celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_7z };
  assign celloutsig_0_13z = { _06_[7:4], _01_, _06_[2], _00_, _02_ } >= in_data[30:23];
  assign celloutsig_0_44z = { celloutsig_0_15z[3:1], _04_, _03_, _08_[0] } && { _05_[2], celloutsig_0_21z };
  assign celloutsig_1_18z = { celloutsig_1_5z[6:5], celloutsig_1_14z, celloutsig_1_2z, celloutsig_1_15z, _09_, celloutsig_1_10z, celloutsig_1_7z, celloutsig_1_15z, celloutsig_1_15z, celloutsig_1_3z, celloutsig_1_15z } && { celloutsig_1_5z, celloutsig_1_16z, celloutsig_1_14z, celloutsig_1_10z, celloutsig_1_1z, celloutsig_1_12z, celloutsig_1_1z, celloutsig_1_8z, _09_, celloutsig_1_5z };
  assign celloutsig_0_38z = _05_[1] ? { celloutsig_0_33z[6:3], celloutsig_0_36z } : { _06_[4], celloutsig_0_13z, _04_, _03_, _08_[0] };
  assign celloutsig_1_2z = celloutsig_1_1z ? { in_data[130:124], 1'h1, celloutsig_1_0z, celloutsig_1_0z } : in_data[111:102];
  assign celloutsig_1_4z[22:10] = celloutsig_1_3z[0] ? in_data[189:177] : in_data[190:178];
  assign celloutsig_1_16z = celloutsig_1_12z ? { in_data[145:144], celloutsig_1_11z, celloutsig_1_11z } : { celloutsig_1_6z[9:7], celloutsig_1_0z };
  assign celloutsig_0_40z = celloutsig_0_38z | { _07_[20:18], celloutsig_0_27z, celloutsig_0_5z };
  assign celloutsig_1_5z = { celloutsig_1_2z[4:3], celloutsig_1_3z } | { celloutsig_1_2z[9:4], celloutsig_1_1z };
  assign celloutsig_0_25z = { in_data[78:60], celloutsig_0_9z } | { in_data[63:43], celloutsig_0_3z, celloutsig_0_8z };
  assign celloutsig_1_0z = | in_data[180:168];
  assign celloutsig_1_11z = | { in_data[97], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_66z = | _06_[7:4];
  assign celloutsig_0_17z = | { celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_5z = ~^ { _04_, _03_, _08_[0], celloutsig_0_4z };
  assign celloutsig_1_8z = ~^ { celloutsig_1_5z[4:0], celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_1z };
  assign celloutsig_1_9z = ~^ { celloutsig_1_3z[0], celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_1z };
  assign celloutsig_0_11z = ~^ celloutsig_0_9z[6:1];
  assign celloutsig_0_30z = in_data[72:55] >> { celloutsig_0_21z[2], celloutsig_0_13z, celloutsig_0_27z, celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_17z, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_28z, celloutsig_0_6z, celloutsig_0_7z };
  assign celloutsig_0_31z = { celloutsig_0_21z[3], celloutsig_0_28z, _06_[7:4], _01_, _06_[2], _00_, _02_ } >> { celloutsig_0_9z[6:0], celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_28z };
  assign celloutsig_0_8z = { celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_3z } >> { celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_21z = { celloutsig_0_19z[1], celloutsig_0_16z } >> celloutsig_0_8z;
  assign celloutsig_0_33z = { celloutsig_0_3z, _06_[7:4], _01_, _06_[2], _00_, _02_ } << { celloutsig_0_9z[4:2], celloutsig_0_22z, celloutsig_0_21z };
  assign celloutsig_0_16z = { celloutsig_0_15z[3], celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_6z } << celloutsig_0_15z[6:3];
  assign celloutsig_0_18z = { celloutsig_0_15z[5:3], celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_17z } << { _06_[5:4], _01_, _06_[2], _00_, celloutsig_0_5z };
  assign celloutsig_0_65z = { celloutsig_0_38z[3:2], celloutsig_0_18z } <<< celloutsig_0_23z;
  assign celloutsig_0_15z = { _06_[6:4], _01_, _06_[2], _00_, _02_ } <<< { in_data[43:40], _04_, _03_, _08_[0] };
  assign celloutsig_0_68z = { celloutsig_0_25z[18:6], celloutsig_0_51z } >>> { celloutsig_0_65z[6:5], _05_, celloutsig_0_40z, _04_, _03_, _08_[0], celloutsig_0_44z };
  assign celloutsig_1_3z = { in_data[144:141], celloutsig_1_1z } >>> { in_data[189:188], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_14z = { in_data[121:111], celloutsig_1_1z, celloutsig_1_1z } >>> { celloutsig_1_4z[10], celloutsig_1_2z, celloutsig_1_11z, celloutsig_1_7z };
  assign celloutsig_0_23z = { celloutsig_0_13z, celloutsig_0_3z, celloutsig_0_21z, celloutsig_0_17z } >>> { _06_[6:4], _01_, _06_[2], celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_4z };
  assign celloutsig_0_51z = ~((_05_[2] & celloutsig_0_22z) | (celloutsig_0_3z & celloutsig_0_36z));
  assign { _06_[32:8], _06_[3], _06_[1:0] } = { celloutsig_0_30z[14:12], celloutsig_0_5z, celloutsig_0_31z, celloutsig_0_4z, celloutsig_0_18z, celloutsig_0_35z, _05_, _01_, _00_, _02_ };
  assign _08_[7:1] = { in_data[27:23], _04_, _03_ };
  assign celloutsig_1_4z[9:0] = celloutsig_1_2z;
  assign { out_data[128], out_data[96], out_data[45:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_68z, celloutsig_0_69z };
endmodule
