<?xml version="1.0" encoding="UTF-8"?>
<?xml-stylesheet type="text/xsl" href="../../../xsl/express.xsl"?>
<!DOCTYPE express SYSTEM "../../../dtd/express.dtd">

<express language_version="2" rcs.date="2004-12-15T15:47:22" rcs.revision="1.0" description.file="mim_descriptions.xml">
   <application name="JSDAI" owner="LKSoft" url="www.lksoft.com" version="4.0 beta" source="physical_unit_3d_design_view_mim schema_instance"/>
   <schema name="Physical_unit_3d_design_view_mim">
      <interface kind="use" schema="Layered_3d_shape_representation_relationship_mim"/>
      <interface kind="use" schema="Physical_unit_design_view_mim"/>
      <entity name="component_3d_location" supertypes="representation">
         <where label="WR1" expression=" SIZEOF ( QUERY ( it &lt;* SELF . items | ( 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'DESCRIPTIVE_REPRESENTATION_ITEM' IN TYPEOF ( it ) ) AND ( it \ representation_item . name = 'placement fixed' ) AND ( ( it \ descriptive_representation_item . description = 'true' ) OR ( it \ descriptive_representation_item . description = 'false' ) ) ) ) = 1 "/>
         <where label="WR2" expression=" SIZEOF ( QUERY ( it &lt;* SELF . items | ( 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'DESCRIPTIVE_REPRESENTATION_ITEM' IN TYPEOF ( it ) ) ) ) = 1 "/>
         <where label="WR3" expression=" ( NOT ( SELF . context_of_items \ geometric_representation_context . coordinate_space_dimension = 2 ) ) OR ( SIZEOF ( QUERY ( it &lt;* SELF . items | 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'CARTESIAN_TRANSFORMATION_OPERATOR_2D' IN TYPEOF ( it ) ) ) = 1 ) "/>
         <where label="WR4" expression=" ( NOT ( SELF . context_of_items \ geometric_representation_context . coordinate_space_dimension = 3 ) ) OR ( SIZEOF ( QUERY ( it &lt;* SELF . items | 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'AXIS2_PLACEMENT_3D' IN TYPEOF ( it ) ) ) = 1 ) "/>
         <where label="WR5" expression=" SIZEOF ( QUERY ( it &lt;* SELF . items | ( 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'MAPPED_ITEM' IN TYPEOF ( it ) ) ) ) = 1 "/>
         <where label="WR6" expression=" NOT ( SIZEOF ( QUERY ( it &lt;* SELF . items | 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'CARTESIAN_TRANSFORMATION_OPERATOR_2D' IN TYPEOF ( it ) ) ) = 1 ) OR ( SIZEOF ( QUERY ( cto2d &lt;* SELF . items | ( 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'CARTESIAN_TRANSFORMATION_OPERATOR_2D' IN TYPEOF ( cto2d ) ) AND ( SIZEOF ( QUERY ( mi &lt;* USEDIN ( cto2d , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'MAPPED_ITEM.MAPPING_TARGET' ) | ( ( SIZEOF ( QUERY ( cl &lt;* USEDIN ( mi , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'REPRESENTATION.ITEMS' ) | ( cl = SELF ) ) ) = 1 ) ) ) ) &gt;= 1 ) ) ) = 1 ) "/>
         <where label="WR7" expression=" NOT ( SIZEOF ( QUERY ( it &lt;* SELF . items | 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'AXIS2_PLACEMENT_3D' IN TYPEOF ( it ) ) ) = 1 ) OR ( SIZEOF ( QUERY ( cto2d &lt;* SELF . items | ( 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'AXIS2_PLACEMENT_3D' IN TYPEOF ( cto2d ) ) AND ( SIZEOF ( QUERY ( mi &lt;* USEDIN ( cto2d , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'MAPPED_ITEM.MAPPING_TARGET' ) | ( ( SIZEOF ( QUERY ( cl &lt;* USEDIN ( mi , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'REPRESENTATION.ITEMS' ) | ( cl = SELF ) ) ) = 1 ) ) ) ) = 1 ) ) ) = 1 ) "/>
         <where label="WR8" expression=" NOT ( ( SELF . context_of_items \ geometric_representation_context . coordinate_space_dimension = 2 ) AND ( SELF . context_of_items . context_type = 'component surface' ) AND ( ( SIZEOF ( QUERY ( pdr &lt;* USEDIN ( SELF , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'PROPERTY_DEFINITION_REPRESENTATION.USED_REPRESENTATION' ) | ( ( 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'ASSEMBLY_JOINT' IN TYPEOF ( pdr . definition . definition ) ) AND ( pdr . name = 'mounting surface assembly joint' ) AND ( pdr . definition . definition . relating_shape_aspect \ shape_aspect . description = 'interconnect module component surface feature' ) AND ( SIZEOF ( QUERY ( sar &lt;* USEDIN ( pdr . definition . definition . relating_shape_aspect , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'SHAPE_ASPECT_RELATIONSHIP.RELATED_SHAPE_ASPECT' ) | ( ( sar . relating_shape_aspect \ shape_aspect . description = 'interconnect module primary surface' ) OR ( sar . relating_shape_aspect \ shape_aspect . description = 'interconnect module edge surface' ) OR ( sar . relating_shape_aspect \ shape_aspect . description = 'interconnect module edge segment surface' ) ) ) ) = 1 ) ) ) ) = 1 ) ) ) OR ( SIZEOF ( QUERY ( cto2d &lt;* SELF . items | ( 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'CARTESIAN_TRANSFORMATION_OPERATOR_2D' IN TYPEOF ( cto2d ) ) AND ( cto2d_determinant_test ( cto2d , 1.0 , 0.001 ) ) ) ) = 1 ) "/>
         <where label="WR9" expression=" NOT ( ( SELF . context_of_items \ geometric_representation_context . coordinate_space_dimension = 2 ) AND ( SELF . context_of_items . context_type = 'component surface' ) AND ( ( SIZEOF ( QUERY ( pdr &lt;* USEDIN ( SELF , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'PROPERTY_DEFINITION_REPRESENTATION.USED_REPRESENTATION' ) | ( ( 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'ASSEMBLY_JOINT' IN TYPEOF ( pdr . definition . definition ) ) AND ( pdr . name = 'mounting surface assembly joint' ) AND ( pdr . definition . definition . relating_shape_aspect \ shape_aspect . description = 'interconnect module component surface feature' ) AND ( SIZEOF ( QUERY ( sar &lt;* USEDIN ( pdr . definition . definition . relating_shape_aspect , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'SHAPE_ASPECT_RELATIONSHIP.RELATED_SHAPE_ASPECT' ) | sar . relating_shape_aspect \ shape_aspect . description = 'interconnect module secondary surface' ) ) = 1 ) ) ) ) = 1 ) ) ) OR ( SIZEOF ( QUERY ( cto2d &lt;* SELF . items | ( 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'CARTESIAN_TRANSFORMATION_OPERATOR_2D' IN TYPEOF ( cto2d ) ) AND ( cto2d_determinant_test ( cto2d , - 1.0 , 0.001 ) ) ) ) = 1 ) "/>
         <where label="WR10" expression=" ( NOT ( is_laminate_component_location ( SELF ) ) ) OR ( SIZEOF ( QUERY ( pdr &lt;* USEDIN ( SELF , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'PROPERTY_DEFINITION_REPRESENTATION.USED_REPRESENTATION' ) | ( 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'ASSEMBLY_JOINT' IN TYPEOF ( pdr . definition . definition ) ) AND ( pdr . definition . definition . relating_shape_aspect \ shape_aspect . description = 'interconnect module component surface feature' ) ) ) = 0 ) "/>
         <where label="WR11" expression=" ( NOT ( is_laminate_component_location ( SELF ) AND ( SELF . context_of_items \ geometric_representation_context . coordinate_space_dimension = 2 ) ) ) OR ( SIZEOF ( QUERY ( cto2d &lt;* SELF . items | ( 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'CARTESIAN_TRANSFORMATION_OPERATOR_2D' IN TYPEOF ( cto2d ) ) AND ( cto2d_determinant_test ( cto2d , 1.0 , 0.001 ) ) ) ) = 1 ) "/>
         <where label="WR12" expression=" SIZEOF ( QUERY ( pdr &lt;* USEDIN ( SELF , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'PROPERTY_DEFINITION_REPRESENTATION.USED_REPRESENTATION' ) | ( 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'SHAPE_ASPECT' IN TYPEOF ( pdr . definition . definition ) ) AND ( pdr . definition . definition \ shape_aspect . description = 'interconnect module component surface feature' ) ) ) = 0 "/>
         <where label="WR13" expression=" ( NOT ( ( SELF . context_of_items \ geometric_representation_context . coordinate_space_dimension = 2 ) AND ( SELF . context_of_items . context_type = 'component stacked' ) ) ) OR ( SIZEOF ( QUERY ( pdr &lt;* USEDIN ( SELF , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'PROPERTY_DEFINITION_REPRESENTATION.USED_REPRESENTATION' ) | ( 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'ASSEMBLY_JOINT' IN TYPEOF ( pdr . definition . definition ) ) AND ( pdr . definition . definition . relating_shape_aspect \ shape_aspect . description = 'interconnect module component surface feature' ) ) ) = 0 ) "/>
         <where label="WR14" expression=" NOT ( ( SELF . context_of_items \ geometric_representation_context . coordinate_space_dimension = 2 ) AND ( SELF . context_of_items . context_type = 'component edge' ) ) OR ( ( NOT ( is_laminate_component_location ( SELF ) ) ) AND ( ( SIZEOF ( QUERY ( pdr &lt;* USEDIN ( SELF , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'PROPERTY_DEFINITION_REPRESENTATION.USED_REPRESENTATION' ) | ( ( 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'ASSEMBLY_JOINT' IN TYPEOF ( pdr . definition . definition ) ) AND ( pdr . name = 'reference terminal assembly joint' ) AND ( 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'COMPONENT_TERMINAL' IN TYPEOF ( pdr . definition . definition . related_shape_aspect ) ) AND ( pdr . definition . definition . related_shape_aspect \ shape_aspect . description IN [ 'packaged component join terminal' , 'package terminal occurrence' ] ) AND ( SIZEOF ( QUERY ( sar &lt;* USEDIN ( pdr . definition . definition . related_shape_aspect , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'SHAPE_ASPECT_RELATIONSHIP.RELATED_SHAPE_ASPECT' ) | ( sar \ shape_aspect_relationship . name = 'instantiated feature' ) AND ( 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'PRIMARY_REFERENCE_TERMINAL' IN TYPEOF ( sar . relating_shape_aspect ) ) ) ) = 1 ) AND ( 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'COMPONENT_DEFINITION' IN TYPEOF ( pdr . definition . definition . related_shape_aspect . of_shape . definition ) ) AND ( component_definition_located_by_component_location ( SELF ) = pdr . definition . definition . related_shape_aspect . of_shape . definition ) ) ) ) = 1 ) ) AND ( ( SIZEOF ( QUERY ( pdr &lt;* USEDIN ( SELF , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'PROPERTY_DEFINITION_REPRESENTATION.USED_REPRESENTATION' ) | ( ( 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'ASSEMBLY_JOINT' IN TYPEOF ( pdr . definition . definition ) ) AND ( pdr . name = 'mounting surface assembly joint' ) AND ( pdr . definition . definition . relating_shape_aspect \ shape_aspect . description = 'interconnect module component surface feature' ) AND ( SIZEOF ( QUERY ( sar &lt;* USEDIN ( pdr . definition . definition . relating_shape_aspect , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'SHAPE_ASPECT_RELATIONSHIP.RELATED_SHAPE_ASPECT' ) | ( sar . relating_shape_aspect \ shape_aspect . description = 'interconnect module edge surface' ) OR ( sar . relating_shape_aspect \ shape_aspect . description = 'interconnect module edge segment surface' ) ) ) = 1 ) AND ( 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'COMPONENT_MOUNTING_FEATURE' IN TYPEOF ( pdr . definition . definition . related_shape_aspect ) ) AND ( 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'COMPONENT_DEFINITION' IN TYPEOF ( pdr . definition . definition . related_shape_aspect . of_shape . definition ) ) AND ( component_definition_located_by_component_location ( SELF ) = pdr . definition . definition . related_shape_aspect . of_shape . definition ) ) ) ) = 1 ) ) ) "/>
         <where label="WR15" expression=" NOT ( ( SELF . context_of_items \ geometric_representation_context . coordinate_space_dimension = 2 ) AND ( SELF . context_of_items . context_type = 'component stacked' ) ) OR ( ( NOT ( is_laminate_component_location ( SELF ) ) ) AND ( ( SIZEOF ( QUERY ( pdr &lt;* USEDIN ( SELF , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'PROPERTY_DEFINITION_REPRESENTATION.USED_REPRESENTATION' ) | ( ( 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'ASSEMBLY_JOINT' IN TYPEOF ( pdr . definition . definition ) ) AND ( 'mounting joint' = pdr . name ) AND ( 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'COMPONENT_MOUNTING_FEATURE' IN TYPEOF ( pdr . definition . definition . related_shape_aspect ) ) AND ( 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'COMPONENT_DEFINITION' IN TYPEOF ( pdr . definition . definition . related_shape_aspect . of_shape . definition ) ) AND ( component_definition_located_by_component_location ( SELF ) :=: pdr . definition . definition . related_shape_aspect . of_shape . definition ) AND ( component_definition_located_by_component_location ( SELF ) :&lt;&gt;: pdr . definition . definition . relating_shape_aspect . of_shape . definition ) ) ) ) = 1 ) ) ) "/>
         <where label="WR16" expression=" ( NOT ( is_interconnect_module_component_location ( SELF ) ) ) OR ( SIZEOF ( QUERY ( pdr &lt;* USEDIN ( SELF , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'PROPERTY_DEFINITION_REPRESENTATION.USED_REPRESENTATION' ) | ( 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'ASSEMBLY_JOINT' IN TYPEOF ( pdr . definition . definition ) ) AND ( pdr . definition . definition . relating_shape_aspect \ shape_aspect . description = 'interconnect module component surface feature' ) ) ) = 0 ) "/>
         <where label="WR17" expression=" NOT ( ( SELF . context_of_items \ geometric_representation_context . coordinate_space_dimension = 2 ) AND ( SELF . context_of_items . context_type = 'component stacked' ) ) OR ( SIZEOF ( QUERY ( cto2d &lt;* SELF . items | ( 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'CARTESIAN_TRANSFORMATION_OPERATOR_2D' IN TYPEOF ( cto2d ) ) AND ( ( cto2d_determinant_test ( cto2d , 1.0 , 0.001 ) ) OR ( cto2d_determinant_test ( cto2d , - 1.0 , 0.001 ) ) ) ) ) = 1 ) "/>
         <where label="WR18" expression=" SIZEOF ( QUERY ( it &lt;* SELF \ representation . items | NOT ( SIZEOF ( [ 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'CARTESIAN_TRANSFORMATION_OPERATOR_2D' , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'MAPPED_ITEM' , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'DESCRIPTIVE_REPRESENTATION_ITEM' , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'AXIS2_PLACEMENT_3D' ] * TYPEOF ( it ) ) = 1 ) ) ) = 0 "/>
         <where label="WR19" expression=" SIZEOF ( QUERY ( it &lt;* SELF . items | ( 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'AXIS2_PLACEMENT_3D' IN TYPEOF ( it ) ) AND ( it \ representation_item . name = 'origin' ) ) ) = 0 "/>
         <where label="WR20" expression=" SIZEOF ( QUERY ( it &lt;* SELF . items | ( 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'MAPPED_ITEM' IN TYPEOF ( it ) ) AND NOT ( ( ( it \ representation_item . name = 'component assembly 2d position' ) OR ( it \ representation_item . name = 'component assembly 3d position' ) ) AND ( it . mapping_source . mapping_origin \ representation_item . name = 'origin' ) AND ( ( 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'AXIS2_PLACEMENT_2D' IN TYPEOF ( it . mapping_source . mapping_origin ) ) OR ( 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'AXIS2_PLACEMENT_3D' IN TYPEOF ( it . mapping_source . mapping_origin ) ) ) ) ) ) = 0 "/>
         <where label="WR21" expression=" SIZEOF ( QUERY ( pdr &lt;* USEDIN ( SELF , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'PROPERTY_DEFINITION_REPRESENTATION.USED_REPRESENTATION' ) | ( 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'NEXT_ASSEMBLY_USAGE_OCCURRENCE' IN TYPEOF ( pdr . definition . definition ) ) ) ) = 1 "/>
         <where label="WR22" expression=" ( NOT ( is_top_footprint_occurrence_location ( SELF ) AND ( SELF . context_of_items \ geometric_representation_context . coordinate_space_dimension = 2 ) ) ) OR ( SIZEOF ( QUERY ( cto2d &lt;* SELF . items | ( 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'CARTESIAN_TRANSFORMATION_OPERATOR_2D' IN TYPEOF ( cto2d ) ) AND ( cto2d_determinant_test ( cto2d , 1.0 , 0.001 ) ) ) ) = 1 ) "/>
         <where label="WR23" expression=" ( NOT ( is_bottom_footprint_occurrence_location ( SELF ) AND ( SELF . context_of_items \ geometric_representation_context . coordinate_space_dimension = 2 ) ) ) OR ( SIZEOF ( QUERY ( cto2d &lt;* SELF . items | ( 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'CARTESIAN_TRANSFORMATION_OPERATOR_2D' IN TYPEOF ( cto2d ) ) AND ( cto2d_determinant_test ( cto2d , - 1.0 , 0.001 ) ) ) ) = 1 ) "/>
         <where label="WR24" expression=" ( NOT ( is_symmetrical_footprint_occurrence_location ( SELF ) AND ( SELF . context_of_items \ geometric_representation_context . coordinate_space_dimension = 2 ) ) ) OR ( SIZEOF ( QUERY ( cto2d &lt;* SELF . items | ( 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'CARTESIAN_TRANSFORMATION_OPERATOR_2D' IN TYPEOF ( cto2d ) ) AND ( cto2d_determinant_test ( cto2d , 1.0 , 0.001 ) ) ) ) = 1 ) "/>
         <where label="WR25" expression=" ( NOT ( is_top_padstack_occurrence_location ( SELF ) AND ( SELF . context_of_items \ geometric_representation_context . coordinate_space_dimension = 2 ) ) ) OR ( SIZEOF ( QUERY ( cto2d &lt;* SELF . items | ( 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'CARTESIAN_TRANSFORMATION_OPERATOR_2D' IN TYPEOF ( cto2d ) ) AND ( cto2d_determinant_test ( cto2d , 1.0 , 0.001 ) ) ) ) = 1 ) "/>
         <where label="WR26" expression=" ( NOT ( is_bottom_padstack_occurrence_location ( SELF ) AND ( SELF . context_of_items \ geometric_representation_context . coordinate_space_dimension = 2 ) ) ) OR ( SIZEOF ( QUERY ( cto2d &lt;* SELF . items | ( 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'CARTESIAN_TRANSFORMATION_OPERATOR_2D' IN TYPEOF ( cto2d ) ) AND ( cto2d_determinant_test ( cto2d , - 1.0 , 0.001 ) ) ) ) = 1 ) "/>
         <where label="WR27" expression=" ( NOT ( is_symmetrical_padstack_occurrence_location ( SELF ) AND ( SELF . context_of_items \ geometric_representation_context . coordinate_space_dimension = 2 ) ) ) OR ( SIZEOF ( QUERY ( cto2d &lt;* SELF . items | ( 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'CARTESIAN_TRANSFORMATION_OPERATOR_2D' IN TYPEOF ( cto2d ) ) AND ( cto2d_determinant_test ( cto2d , 1.0 , 0.001 ) ) ) ) = 1 ) "/>
      </entity>
      <rule name="component_part_3d_geometric_representation_relationship_constraint" appliesto="shape_representation_relationship">
         <algorithm> LOCAL rr : SET OF representation_relationship := QUERY ( srr &lt;* shape_representation_relationship | srr \ representation_relationship . name = 'component part 3d shape' ) ; pass : BOOLEAN := TRUE ; END_LOCAL ; REPEAT i := 1 to SIZEOF ( rr ) by 1 ; IF ( ( rr [ i ] . rep_1 . context_of_items . coordinate_space_dimension ) &lt;&gt; ( rr [ i ] . rep_2 . context_of_items . coordinate_space_dimension ) ) THEN pass := FALSE ; END_IF ; END_REPEAT ; </algorithm>
         <where label="WR1" expression=" pass "/>
      </rule>
   </schema>
</express>
