Group : $unit::coverage::memory_operations_cg

===============================================================================
Group : $unit::coverage::memory_operations_cg
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
 68.44 1      100    1        64           64            


Source File(s) : 

/home/ICer/Projects/RISC-V-UVM/UVM_Verification/coverage.svh



-------------------------------------------------------------------------------

Summary for Group   $unit::coverage::memory_operations_cg



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 47       4         43      75.00   
Crosses   1054     624       430     61.89   


Variables for Group  $unit::coverage::memory_operations_cg


VARIABLE     EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
MemWrite_cp  4        0         4       100.00  100  1      1        0                    
DataAdr_cp   35       0         35      100.00  100  1      1        0                    
WriteData_cp 4        2         2       50.00   100  1      1        0                    
ReadData_cp  4        2         2       50.00   100  1      1        0                    


Crosses for Group  $unit::coverage::memory_operations_cg


CROSS                 EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST PRINT MISSING COMMENT 
write_addr_cross      106      3         103     97.17   100  1      1        0                     
read_addr_cross       106      3         103     97.17   100  1      1        0                     
write_data_addr_cross 421      302       119     28.27   100  1      1        0                     
read_data_addr_cross  421      316       105     24.94   100  1      1        0                     


-------------------------------------------------------------------------------

Summary for Variable MemWrite_cp


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 4        0         4       100.00  


User Defined Bins for MemWrite_cp


Bins

NAME        COUNT AT LEAST 
mem_read    13112 1        
mem_write   501   1        
read_burst  12071 1        
write_burst 97    1        


-------------------------------------------------------------------------------

Summary for Variable DataAdr_cp


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 35       0         35      100.00  


User Defined Bins for DataAdr_cp


Bins

NAME                 COUNT AT LEAST 
upper_quarter[c0:c6] 327   1        
upper_quarter[c7:cd] 287   1        
upper_quarter[ce:d4] 324   1        
upper_quarter[d5:db] 333   1        
upper_quarter[dc:e2] 391   1        
upper_quarter[e3:e9] 310   1        
upper_quarter[ea:f0] 378   1        
upper_quarter[f1:fe] 746   1        
middle_half[40:47]   387   1        
middle_half[48:4f]   367   1        
middle_half[50:57]   369   1        
middle_half[58:5f]   418   1        
middle_half[60:67]   403   1        
middle_half[68:6f]   396   1        
middle_half[70:77]   394   1        
middle_half[78:7f]   547   1        
middle_half[80:87]   421   1        
middle_half[88:8f]   370   1        
middle_half[90:97]   386   1        
middle_half[98:9f]   351   1        
middle_half[a0:a7]   343   1        
middle_half[a8:af]   311   1        
middle_half[b0:b7]   356   1        
middle_half[b8:bf]   435   1        
lower_quarter[01:07] 417   1        
lower_quarter[08:0e] 400   1        
lower_quarter[0f:15] 386   1        
lower_quarter[16:1c] 319   1        
lower_quarter[1d:23] 334   1        
lower_quarter[24:2a] 333   1        
lower_quarter[2b:31] 316   1        
lower_quarter[32:3f] 668   1        
last_location        235   1        
first_location       855   1        
sequential_access    13604 1        


-------------------------------------------------------------------------------

Summary for Variable WriteData_cp


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 4        2         2       50.00   


User Defined Bins for WriteData_cp


Uncovered bins

NAME                   COUNT AT LEAST NUMBER 
alternating_2863311530 0     1        1      
alternating_1431655765 0     1        1      


Excluded/Illegal bins

NAME           COUNT STATUS   
default_values 11606 Excluded 


Covered bins

NAME     COUNT AT LEAST 
all_ones 58    1        
zero     1949  1        


-------------------------------------------------------------------------------

Summary for Variable ReadData_cp


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 4        2         2       50.00   


User Defined Bins for ReadData_cp


Uncovered bins

NAME                   COUNT AT LEAST NUMBER 
alternating_2863311530 0     1        1      
alternating_1431655765 0     1        1      


Excluded/Illegal bins

NAME           COUNT STATUS   
default_values 2021  Excluded 


Covered bins

NAME     COUNT AT LEAST 
all_ones 1     1        
zero     11591 1        


-------------------------------------------------------------------------------

Summary for Cross write_addr_cross


Samples crossed: MemWrite_cp DataAdr_cp
CATEGORY                           EXPECTED UNCOVERED COVERED PERCENT MISSING 
TOTAL                              106      3         103     97.17   3       
Automatically Generated Cross Bins 105      3         102     97.14   3       
User Defined Cross Bins            1        0         1       100.00          


Automatically Generated Cross Bins for write_addr_cross


Uncovered bins

MemWrite_cp   DataAdr_cp                       COUNT AT LEAST NUMBER 
[write_burst] [middle_half[b8:bf]]             0     1        1      
[write_burst] [last_location , first_location] --    --       2      


Covered bins

MemWrite_cp DataAdr_cp           COUNT AT LEAST 
mem_read    upper_quarter[c0:c6] 310   1        
mem_read    upper_quarter[c7:cd] 272   1        
mem_read    upper_quarter[ce:d4] 309   1        
mem_read    upper_quarter[d5:db] 317   1        
mem_read    upper_quarter[dc:e2] 372   1        
mem_read    upper_quarter[e3:e9] 298   1        
mem_read    upper_quarter[ea:f0] 366   1        
mem_read    upper_quarter[f1:fe] 719   1        
mem_read    middle_half[40:47]   377   1        
mem_read    middle_half[48:4f]   350   1        
mem_read    middle_half[50:57]   354   1        
mem_read    middle_half[58:5f]   407   1        
mem_read    middle_half[60:67]   383   1        
mem_read    middle_half[68:6f]   372   1        
mem_read    middle_half[70:77]   378   1        
mem_read    middle_half[78:7f]   533   1        
mem_read    middle_half[80:87]   401   1        
mem_read    middle_half[88:8f]   353   1        
mem_read    middle_half[90:97]   372   1        
mem_read    middle_half[98:9f]   329   1        
mem_read    middle_half[a0:a7]   326   1        
mem_read    middle_half[a8:af]   293   1        
mem_read    middle_half[b0:b7]   340   1        
mem_read    middle_half[b8:bf]   426   1        
mem_read    lower_quarter[01:07] 411   1        
mem_read    lower_quarter[08:0e] 385   1        
mem_read    lower_quarter[0f:15] 371   1        
mem_read    lower_quarter[16:1c] 307   1        
mem_read    lower_quarter[1d:23] 324   1        
mem_read    lower_quarter[24:2a] 321   1        
mem_read    lower_quarter[2b:31] 305   1        
mem_read    lower_quarter[32:3f] 646   1        
mem_read    last_location        234   1        
mem_read    first_location       851   1        
mem_read    sequential_access    13103 1        
read_burst  upper_quarter[c0:c6] 278   1        
read_burst  upper_quarter[c7:cd] 244   1        
read_burst  upper_quarter[ce:d4] 288   1        
read_burst  upper_quarter[d5:db] 285   1        
read_burst  upper_quarter[dc:e2] 346   1        
read_burst  upper_quarter[e3:e9] 281   1        
read_burst  upper_quarter[ea:f0] 343   1        
read_burst  upper_quarter[f1:fe] 648   1        
read_burst  middle_half[40:47]   344   1        
read_burst  middle_half[48:4f]   325   1        
read_burst  middle_half[50:57]   328   1        
read_burst  middle_half[58:5f]   381   1        
read_burst  middle_half[60:67]   357   1        
read_burst  middle_half[68:6f]   344   1        
read_burst  middle_half[70:77]   352   1        
read_burst  middle_half[78:7f]   488   1        
read_burst  middle_half[80:87]   366   1        
read_burst  middle_half[88:8f]   336   1        
read_burst  middle_half[90:97]   357   1        
read_burst  middle_half[98:9f]   301   1        
read_burst  middle_half[a0:a7]   309   1        
read_burst  middle_half[a8:af]   270   1        
read_burst  middle_half[b0:b7]   317   1        
read_burst  middle_half[b8:bf]   391   1        
read_burst  lower_quarter[01:07] 380   1        
read_burst  lower_quarter[08:0e] 362   1        
read_burst  lower_quarter[0f:15] 339   1        
read_burst  lower_quarter[16:1c] 285   1        
read_burst  lower_quarter[1d:23] 296   1        
read_burst  lower_quarter[24:2a] 305   1        
read_burst  lower_quarter[2b:31] 292   1        
read_burst  lower_quarter[32:3f] 593   1        
read_burst  last_location        210   1        
read_burst  first_location       730   1        
read_burst  sequential_access    12071 1        
write_burst upper_quarter[c0:c6] 1     1        
write_burst upper_quarter[c7:cd] 3     1        
write_burst upper_quarter[ce:d4] 3     1        
write_burst upper_quarter[d5:db] 2     1        
write_burst upper_quarter[dc:e2] 3     1        
write_burst upper_quarter[e3:e9] 2     1        
write_burst upper_quarter[ea:f0] 3     1        
write_burst upper_quarter[f1:fe] 7     1        
write_burst middle_half[40:47]   2     1        
write_burst middle_half[48:4f]   4     1        
write_burst middle_half[50:57]   1     1        
write_burst middle_half[58:5f]   4     1        
write_burst middle_half[60:67]   5     1        
write_burst middle_half[68:6f]   6     1        
write_burst middle_half[70:77]   5     1        
write_burst middle_half[78:7f]   4     1        
write_burst middle_half[80:87]   4     1        
write_burst middle_half[88:8f]   5     1        
write_burst middle_half[90:97]   1     1        
write_burst middle_half[98:9f]   2     1        
write_burst middle_half[a0:a7]   3     1        
write_burst middle_half[a8:af]   1     1        
write_burst middle_half[b0:b7]   5     1        
write_burst lower_quarter[01:07] 1     1        
write_burst lower_quarter[08:0e] 5     1        
write_burst lower_quarter[0f:15] 3     1        
write_burst lower_quarter[16:1c] 2     1        
write_burst lower_quarter[1d:23] 3     1        
write_burst lower_quarter[24:2a] 1     1        
write_burst lower_quarter[2b:31] 2     1        
write_burst lower_quarter[32:3f] 4     1        
write_burst sequential_access    97    1        


User Defined Cross Bins for write_addr_cross


Bins

NAME            COUNT AT LEAST 
write_addresses 501   1        


-------------------------------------------------------------------------------

Summary for Cross read_addr_cross


Samples crossed: MemWrite_cp DataAdr_cp
CATEGORY                           EXPECTED UNCOVERED COVERED PERCENT MISSING 
TOTAL                              106      3         103     97.17   3       
Automatically Generated Cross Bins 105      3         102     97.14   3       
User Defined Cross Bins            1        0         1       100.00          


Automatically Generated Cross Bins for read_addr_cross


Uncovered bins

MemWrite_cp   DataAdr_cp                       COUNT AT LEAST NUMBER 
[write_burst] [middle_half[b8:bf]]             0     1        1      
[write_burst] [last_location , first_location] --    --       2      


Covered bins

MemWrite_cp DataAdr_cp           COUNT AT LEAST 
mem_write   upper_quarter[c0:c6] 17    1        
mem_write   upper_quarter[c7:cd] 15    1        
mem_write   upper_quarter[ce:d4] 15    1        
mem_write   upper_quarter[d5:db] 16    1        
mem_write   upper_quarter[dc:e2] 19    1        
mem_write   upper_quarter[e3:e9] 12    1        
mem_write   upper_quarter[ea:f0] 12    1        
mem_write   upper_quarter[f1:fe] 27    1        
mem_write   middle_half[40:47]   10    1        
mem_write   middle_half[48:4f]   17    1        
mem_write   middle_half[50:57]   15    1        
mem_write   middle_half[58:5f]   11    1        
mem_write   middle_half[60:67]   20    1        
mem_write   middle_half[68:6f]   24    1        
mem_write   middle_half[70:77]   16    1        
mem_write   middle_half[78:7f]   14    1        
mem_write   middle_half[80:87]   20    1        
mem_write   middle_half[88:8f]   17    1        
mem_write   middle_half[90:97]   14    1        
mem_write   middle_half[98:9f]   22    1        
mem_write   middle_half[a0:a7]   17    1        
mem_write   middle_half[a8:af]   18    1        
mem_write   middle_half[b0:b7]   16    1        
mem_write   middle_half[b8:bf]   9     1        
mem_write   lower_quarter[01:07] 6     1        
mem_write   lower_quarter[08:0e] 15    1        
mem_write   lower_quarter[0f:15] 15    1        
mem_write   lower_quarter[16:1c] 12    1        
mem_write   lower_quarter[1d:23] 10    1        
mem_write   lower_quarter[24:2a] 12    1        
mem_write   lower_quarter[2b:31] 11    1        
mem_write   lower_quarter[32:3f] 22    1        
mem_write   last_location        1     1        
mem_write   first_location       4     1        
mem_write   sequential_access    501   1        
read_burst  upper_quarter[c0:c6] 278   1        
read_burst  upper_quarter[c7:cd] 244   1        
read_burst  upper_quarter[ce:d4] 288   1        
read_burst  upper_quarter[d5:db] 285   1        
read_burst  upper_quarter[dc:e2] 346   1        
read_burst  upper_quarter[e3:e9] 281   1        
read_burst  upper_quarter[ea:f0] 343   1        
read_burst  upper_quarter[f1:fe] 648   1        
read_burst  middle_half[40:47]   344   1        
read_burst  middle_half[48:4f]   325   1        
read_burst  middle_half[50:57]   328   1        
read_burst  middle_half[58:5f]   381   1        
read_burst  middle_half[60:67]   357   1        
read_burst  middle_half[68:6f]   344   1        
read_burst  middle_half[70:77]   352   1        
read_burst  middle_half[78:7f]   488   1        
read_burst  middle_half[80:87]   366   1        
read_burst  middle_half[88:8f]   336   1        
read_burst  middle_half[90:97]   357   1        
read_burst  middle_half[98:9f]   301   1        
read_burst  middle_half[a0:a7]   309   1        
read_burst  middle_half[a8:af]   270   1        
read_burst  middle_half[b0:b7]   317   1        
read_burst  middle_half[b8:bf]   391   1        
read_burst  lower_quarter[01:07] 380   1        
read_burst  lower_quarter[08:0e] 362   1        
read_burst  lower_quarter[0f:15] 339   1        
read_burst  lower_quarter[16:1c] 285   1        
read_burst  lower_quarter[1d:23] 296   1        
read_burst  lower_quarter[24:2a] 305   1        
read_burst  lower_quarter[2b:31] 292   1        
read_burst  lower_quarter[32:3f] 593   1        
read_burst  last_location        210   1        
read_burst  first_location       730   1        
read_burst  sequential_access    12071 1        
write_burst upper_quarter[c0:c6] 1     1        
write_burst upper_quarter[c7:cd] 3     1        
write_burst upper_quarter[ce:d4] 3     1        
write_burst upper_quarter[d5:db] 2     1        
write_burst upper_quarter[dc:e2] 3     1        
write_burst upper_quarter[e3:e9] 2     1        
write_burst upper_quarter[ea:f0] 3     1        
write_burst upper_quarter[f1:fe] 7     1        
write_burst middle_half[40:47]   2     1        
write_burst middle_half[48:4f]   4     1        
write_burst middle_half[50:57]   1     1        
write_burst middle_half[58:5f]   4     1        
write_burst middle_half[60:67]   5     1        
write_burst middle_half[68:6f]   6     1        
write_burst middle_half[70:77]   5     1        
write_burst middle_half[78:7f]   4     1        
write_burst middle_half[80:87]   4     1        
write_burst middle_half[88:8f]   5     1        
write_burst middle_half[90:97]   1     1        
write_burst middle_half[98:9f]   2     1        
write_burst middle_half[a0:a7]   3     1        
write_burst middle_half[a8:af]   1     1        
write_burst middle_half[b0:b7]   5     1        
write_burst lower_quarter[01:07] 1     1        
write_burst lower_quarter[08:0e] 5     1        
write_burst lower_quarter[0f:15] 3     1        
write_burst lower_quarter[16:1c] 2     1        
write_burst lower_quarter[1d:23] 3     1        
write_burst lower_quarter[24:2a] 1     1        
write_burst lower_quarter[2b:31] 2     1        
write_burst lower_quarter[32:3f] 4     1        
write_burst sequential_access    97    1        


User Defined Cross Bins for read_addr_cross


Bins

NAME            COUNT AT LEAST 
write_addresses 13112 1        


-------------------------------------------------------------------------------

Summary for Cross write_data_addr_cross


Samples crossed: MemWrite_cp WriteData_cp DataAdr_cp
CATEGORY                           EXPECTED UNCOVERED COVERED PERCENT MISSING 
TOTAL                              421      302       119     28.27   302     
Automatically Generated Cross Bins 420      302       118     28.10   302     
User Defined Cross Bins            1        0         1       100.00          


Automatically Generated Cross Bins for write_data_addr_cross


Element holes

MemWrite_cp   WriteData_cp                                                 DataAdr_cp COUNT AT LEAST NUMBER 
[mem_read]    [alternating_2863311530 , alternating_1431655765]            *          --    --       70     
[read_burst]  [alternating_2863311530 , alternating_1431655765]            *          --    --       70     
[write_burst] [alternating_2863311530 , alternating_1431655765 , all_ones] *          --    --       105    


Uncovered bins

MemWrite_cp   WriteData_cp DataAdr_cp                                                                                                                                                     COUNT AT LEAST NUMBER 
[mem_read]    [all_ones]   [upper_quarter[c0:c6] , upper_quarter[c7:cd] , upper_quarter[ce:d4] , upper_quarter[d5:db]]                                                                    --    --       4      
[mem_read]    [all_ones]   [upper_quarter[e3:e9] , upper_quarter[ea:f0]]                                                                                                                  --    --       2      
[mem_read]    [all_ones]   [middle_half[48:4f]]                                                                                                                                           0     1        1      
[mem_read]    [all_ones]   [middle_half[60:67]]                                                                                                                                           0     1        1      
[mem_read]    [all_ones]   [middle_half[88:8f]]                                                                                                                                           0     1        1      
[mem_read]    [all_ones]   [middle_half[98:9f] , middle_half[a0:a7] , middle_half[a8:af] , middle_half[b0:b7]]                                                                            --    --       4      
[mem_read]    [all_ones]   [lower_quarter[1d:23]]                                                                                                                                         0     1        1      
[mem_read]    [all_ones]   [lower_quarter[2b:31]]                                                                                                                                         0     1        1      
[read_burst]  [all_ones]   [upper_quarter[c0:c6] , upper_quarter[c7:cd] , upper_quarter[ce:d4] , upper_quarter[d5:db]]                                                                    --    --       4      
[read_burst]  [all_ones]   [upper_quarter[e3:e9] , upper_quarter[ea:f0]]                                                                                                                  --    --       2      
[read_burst]  [all_ones]   [middle_half[48:4f]]                                                                                                                                           0     1        1      
[read_burst]  [all_ones]   [middle_half[60:67]]                                                                                                                                           0     1        1      
[read_burst]  [all_ones]   [middle_half[88:8f]]                                                                                                                                           0     1        1      
[read_burst]  [all_ones]   [middle_half[98:9f] , middle_half[a0:a7] , middle_half[a8:af] , middle_half[b0:b7]]                                                                            --    --       4      
[read_burst]  [all_ones]   [lower_quarter[1d:23]]                                                                                                                                         0     1        1      
[read_burst]  [all_ones]   [lower_quarter[2b:31] , lower_quarter[32:3f]]                                                                                                                  --    --       2      
[write_burst] [zero]       [upper_quarter[c0:c6]]                                                                                                                                         0     1        1      
[write_burst] [zero]       [upper_quarter[ce:d4] , upper_quarter[d5:db] , upper_quarter[dc:e2] , upper_quarter[e3:e9] , upper_quarter[ea:f0] , upper_quarter[f1:fe] , middle_half[40:47]] --    --       7      
[write_burst] [zero]       [middle_half[50:57] , middle_half[58:5f] , middle_half[60:67] , middle_half[68:6f]]                                                                            --    --       4      
[write_burst] [zero]       [middle_half[90:97] , middle_half[98:9f] , middle_half[a0:a7] , middle_half[a8:af] , middle_half[b0:b7] , middle_half[b8:bf] , lower_quarter[01:07]]           --    --       7      
[write_burst] [zero]       [lower_quarter[0f:15] , lower_quarter[16:1c] , lower_quarter[1d:23] , lower_quarter[24:2a] , lower_quarter[2b:31]]                                             --    --       5      
[write_burst] [zero]       [last_location , first_location]                                                                                                                               --    --       2      


Covered bins

MemWrite_cp WriteData_cp DataAdr_cp           COUNT AT LEAST 
mem_read    all_ones     upper_quarter[dc:e2] 1     1        
mem_read    all_ones     upper_quarter[f1:fe] 5     1        
mem_read    all_ones     middle_half[40:47]   3     1        
mem_read    all_ones     middle_half[50:57]   1     1        
mem_read    all_ones     middle_half[58:5f]   1     1        
mem_read    all_ones     middle_half[68:6f]   2     1        
mem_read    all_ones     middle_half[70:77]   1     1        
mem_read    all_ones     middle_half[78:7f]   1     1        
mem_read    all_ones     middle_half[80:87]   3     1        
mem_read    all_ones     middle_half[90:97]   2     1        
mem_read    all_ones     middle_half[b8:bf]   1     1        
mem_read    all_ones     lower_quarter[01:07] 1     1        
mem_read    all_ones     lower_quarter[08:0e] 1     1        
mem_read    all_ones     lower_quarter[0f:15] 1     1        
mem_read    all_ones     lower_quarter[16:1c] 2     1        
mem_read    all_ones     lower_quarter[24:2a] 1     1        
mem_read    all_ones     lower_quarter[32:3f] 1     1        
mem_read    all_ones     last_location        21    1        
mem_read    all_ones     first_location       8     1        
mem_read    all_ones     sequential_access    57    1        
mem_read    zero         upper_quarter[c0:c6] 42    1        
mem_read    zero         upper_quarter[c7:cd] 16    1        
mem_read    zero         upper_quarter[ce:d4] 28    1        
mem_read    zero         upper_quarter[d5:db] 54    1        
mem_read    zero         upper_quarter[dc:e2] 36    1        
mem_read    zero         upper_quarter[e3:e9] 45    1        
mem_read    zero         upper_quarter[ea:f0] 38    1        
mem_read    zero         upper_quarter[f1:fe] 86    1        
mem_read    zero         middle_half[40:47]   34    1        
mem_read    zero         middle_half[48:4f]   42    1        
mem_read    zero         middle_half[50:57]   44    1        
mem_read    zero         middle_half[58:5f]   47    1        
mem_read    zero         middle_half[60:67]   53    1        
mem_read    zero         middle_half[68:6f]   43    1        
mem_read    zero         middle_half[70:77]   40    1        
mem_read    zero         middle_half[78:7f]   81    1        
mem_read    zero         middle_half[80:87]   67    1        
mem_read    zero         middle_half[88:8f]   42    1        
mem_read    zero         middle_half[90:97]   57    1        
mem_read    zero         middle_half[98:9f]   46    1        
mem_read    zero         middle_half[a0:a7]   34    1        
mem_read    zero         middle_half[a8:af]   28    1        
mem_read    zero         middle_half[b0:b7]   20    1        
mem_read    zero         middle_half[b8:bf]   56    1        
mem_read    zero         lower_quarter[01:07] 38    1        
mem_read    zero         lower_quarter[08:0e] 45    1        
mem_read    zero         lower_quarter[0f:15] 64    1        
mem_read    zero         lower_quarter[16:1c] 19    1        
mem_read    zero         lower_quarter[1d:23] 26    1        
mem_read    zero         lower_quarter[24:2a] 34    1        
mem_read    zero         lower_quarter[2b:31] 44    1        
mem_read    zero         lower_quarter[32:3f] 73    1        
mem_read    zero         last_location        24    1        
mem_read    zero         first_location       429   1        
mem_read    zero         sequential_access    1866  1        
read_burst  all_ones     upper_quarter[dc:e2] 1     1        
read_burst  all_ones     upper_quarter[f1:fe] 5     1        
read_burst  all_ones     middle_half[40:47]   2     1        
read_burst  all_ones     middle_half[50:57]   1     1        
read_burst  all_ones     middle_half[58:5f]   1     1        
read_burst  all_ones     middle_half[68:6f]   2     1        
read_burst  all_ones     middle_half[70:77]   1     1        
read_burst  all_ones     middle_half[78:7f]   1     1        
read_burst  all_ones     middle_half[80:87]   3     1        
read_burst  all_ones     middle_half[90:97]   2     1        
read_burst  all_ones     middle_half[b8:bf]   1     1        
read_burst  all_ones     lower_quarter[01:07] 1     1        
read_burst  all_ones     lower_quarter[08:0e] 1     1        
read_burst  all_ones     lower_quarter[0f:15] 1     1        
read_burst  all_ones     lower_quarter[16:1c] 1     1        
read_burst  all_ones     lower_quarter[24:2a] 1     1        
read_burst  all_ones     last_location        21    1        
read_burst  all_ones     first_location       7     1        
read_burst  all_ones     sequential_access    53    1        
read_burst  zero         upper_quarter[c0:c6] 40    1        
read_burst  zero         upper_quarter[c7:cd] 11    1        
read_burst  zero         upper_quarter[ce:d4] 23    1        
read_burst  zero         upper_quarter[d5:db] 44    1        
read_burst  zero         upper_quarter[dc:e2] 33    1        
read_burst  zero         upper_quarter[e3:e9] 36    1        
read_burst  zero         upper_quarter[ea:f0] 36    1        
read_burst  zero         upper_quarter[f1:fe] 73    1        
read_burst  zero         middle_half[40:47]   31    1        
read_burst  zero         middle_half[48:4f]   39    1        
read_burst  zero         middle_half[50:57]   41    1        
read_burst  zero         middle_half[58:5f]   44    1        
read_burst  zero         middle_half[60:67]   52    1        
read_burst  zero         middle_half[68:6f]   39    1        
read_burst  zero         middle_half[70:77]   37    1        
read_burst  zero         middle_half[78:7f]   77    1        
read_burst  zero         middle_half[80:87]   63    1        
read_burst  zero         middle_half[88:8f]   37    1        
read_burst  zero         middle_half[90:97]   54    1        
read_burst  zero         middle_half[98:9f]   42    1        
read_burst  zero         middle_half[a0:a7]   32    1        
read_burst  zero         middle_half[a8:af]   25    1        
read_burst  zero         middle_half[b0:b7]   17    1        
read_burst  zero         middle_half[b8:bf]   46    1        
read_burst  zero         lower_quarter[01:07] 30    1        
read_burst  zero         lower_quarter[08:0e] 40    1        
read_burst  zero         lower_quarter[0f:15] 59    1        
read_burst  zero         lower_quarter[16:1c] 17    1        
read_burst  zero         lower_quarter[1d:23] 19    1        
read_burst  zero         lower_quarter[24:2a] 32    1        
read_burst  zero         lower_quarter[2b:31] 40    1        
read_burst  zero         lower_quarter[32:3f] 66    1        
read_burst  zero         last_location        21    1        
read_burst  zero         first_location       355   1        
read_burst  zero         sequential_access    1651  1        
write_burst zero         upper_quarter[c7:cd] 1     1        
write_burst zero         middle_half[48:4f]   1     1        
write_burst zero         middle_half[70:77]   1     1        
write_burst zero         middle_half[78:7f]   1     1        
write_burst zero         middle_half[80:87]   1     1        
write_burst zero         middle_half[88:8f]   1     1        
write_burst zero         lower_quarter[08:0e] 1     1        
write_burst zero         lower_quarter[32:3f] 1     1        
write_burst zero         sequential_access    8     1        


User Defined Cross Bins for write_data_addr_cross


Bins

NAME               COUNT AT LEAST 
write_data_at_addr 75    1        


-------------------------------------------------------------------------------

Summary for Cross read_data_addr_cross


Samples crossed: MemWrite_cp ReadData_cp DataAdr_cp
CATEGORY                           EXPECTED UNCOVERED COVERED PERCENT MISSING 
TOTAL                              421      316       105     24.94   316     
Automatically Generated Cross Bins 420      316       104     24.76   316     
User Defined Cross Bins            1        0         1       100.00          


Automatically Generated Cross Bins for read_data_addr_cross


Element holes

MemWrite_cp   ReadData_cp                                                  DataAdr_cp COUNT AT LEAST NUMBER 
[mem_write]   [alternating_2863311530 , alternating_1431655765 , all_ones] *          --    --       105    
[read_burst]  [alternating_2863311530 , alternating_1431655765]            *          --    --       70     
[write_burst] [alternating_2863311530 , alternating_1431655765 , all_ones] *          --    --       105    


Uncovered bins

MemWrite_cp   ReadData_cp DataAdr_cp                                                                                                                                                                                                                                                                                                                                                                                                                                          COUNT AT LEAST NUMBER 
[read_burst]  [all_ones]  [upper_quarter[c0:c6] , upper_quarter[c7:cd] , upper_quarter[ce:d4] , upper_quarter[d5:db] , upper_quarter[dc:e2] , upper_quarter[e3:e9] , upper_quarter[ea:f0] , upper_quarter[f1:fe] , middle_half[40:47] , middle_half[48:4f] , middle_half[50:57] , middle_half[58:5f] , middle_half[60:67] , middle_half[68:6f] , middle_half[70:77] , middle_half[78:7f] , middle_half[80:87] , middle_half[88:8f] , middle_half[90:97] , middle_half[98:9f]] --    --       20     
[read_burst]  [all_ones]  [middle_half[a8:af] , middle_half[b0:b7] , middle_half[b8:bf] , lower_quarter[01:07] , lower_quarter[08:0e] , lower_quarter[0f:15] , lower_quarter[16:1c] , lower_quarter[1d:23] , lower_quarter[24:2a] , lower_quarter[2b:31] , lower_quarter[32:3f] , last_location , first_location]                                                                                                                                                             --    --       13     
[write_burst] [zero]      [middle_half[b8:bf]]                                                                                                                                                                                                                                                                                                                                                                                                                                0     1        1      
[write_burst] [zero]      [last_location , first_location]                                                                                                                                                                                                                                                                                                                                                                                                                    --    --       2      


Covered bins

MemWrite_cp ReadData_cp DataAdr_cp           COUNT AT LEAST 
mem_write   zero        upper_quarter[c0:c6] 11    1        
mem_write   zero        upper_quarter[c7:cd] 9     1        
mem_write   zero        upper_quarter[ce:d4] 8     1        
mem_write   zero        upper_quarter[d5:db] 9     1        
mem_write   zero        upper_quarter[dc:e2] 8     1        
mem_write   zero        upper_quarter[e3:e9] 8     1        
mem_write   zero        upper_quarter[ea:f0] 9     1        
mem_write   zero        upper_quarter[f1:fe] 21    1        
mem_write   zero        middle_half[40:47]   9     1        
mem_write   zero        middle_half[48:4f]   13    1        
mem_write   zero        middle_half[50:57]   10    1        
mem_write   zero        middle_half[58:5f]   8     1        
mem_write   zero        middle_half[60:67]   12    1        
mem_write   zero        middle_half[68:6f]   12    1        
mem_write   zero        middle_half[70:77]   9     1        
mem_write   zero        middle_half[78:7f]   9     1        
mem_write   zero        middle_half[80:87]   12    1        
mem_write   zero        middle_half[88:8f]   12    1        
mem_write   zero        middle_half[90:97]   7     1        
mem_write   zero        middle_half[98:9f]   12    1        
mem_write   zero        middle_half[a0:a7]   11    1        
mem_write   zero        middle_half[a8:af]   11    1        
mem_write   zero        middle_half[b0:b7]   12    1        
mem_write   zero        middle_half[b8:bf]   7     1        
mem_write   zero        lower_quarter[01:07] 5     1        
mem_write   zero        lower_quarter[08:0e] 11    1        
mem_write   zero        lower_quarter[0f:15] 10    1        
mem_write   zero        lower_quarter[16:1c] 10    1        
mem_write   zero        lower_quarter[1d:23] 7     1        
mem_write   zero        lower_quarter[24:2a] 6     1        
mem_write   zero        lower_quarter[2b:31] 8     1        
mem_write   zero        lower_quarter[32:3f] 17    1        
mem_write   zero        last_location        1     1        
mem_write   zero        first_location       2     1        
mem_write   zero        sequential_access    326   1        
read_burst  all_ones    middle_half[a0:a7]   1     1        
read_burst  all_ones    sequential_access    1     1        
read_burst  zero        upper_quarter[c0:c6] 242   1        
read_burst  zero        upper_quarter[c7:cd] 204   1        
read_burst  zero        upper_quarter[ce:d4] 269   1        
read_burst  zero        upper_quarter[d5:db] 226   1        
read_burst  zero        upper_quarter[dc:e2] 287   1        
read_burst  zero        upper_quarter[e3:e9] 245   1        
read_burst  zero        upper_quarter[ea:f0] 316   1        
read_burst  zero        upper_quarter[f1:fe] 571   1        
read_burst  zero        middle_half[40:47]   288   1        
read_burst  zero        middle_half[48:4f]   295   1        
read_burst  zero        middle_half[50:57]   289   1        
read_burst  zero        middle_half[58:5f]   365   1        
read_burst  zero        middle_half[60:67]   308   1        
read_burst  zero        middle_half[68:6f]   290   1        
read_burst  zero        middle_half[70:77]   312   1        
read_burst  zero        middle_half[78:7f]   438   1        
read_burst  zero        middle_half[80:87]   324   1        
read_burst  zero        middle_half[88:8f]   313   1        
read_burst  zero        middle_half[90:97]   309   1        
read_burst  zero        middle_half[98:9f]   269   1        
read_burst  zero        middle_half[a0:a7]   259   1        
read_burst  zero        middle_half[a8:af]   230   1        
read_burst  zero        middle_half[b0:b7]   301   1        
read_burst  zero        middle_half[b8:bf]   340   1        
read_burst  zero        lower_quarter[01:07] 317   1        
read_burst  zero        lower_quarter[08:0e] 318   1        
read_burst  zero        lower_quarter[0f:15] 304   1        
read_burst  zero        lower_quarter[16:1c] 254   1        
read_burst  zero        lower_quarter[1d:23] 283   1        
read_burst  zero        lower_quarter[24:2a] 269   1        
read_burst  zero        lower_quarter[2b:31] 277   1        
read_burst  zero        lower_quarter[32:3f] 519   1        
read_burst  zero        last_location        189   1        
read_burst  zero        first_location       617   1        
read_burst  zero        sequential_access    10637 1        
write_burst zero        upper_quarter[c0:c6] 1     1        
write_burst zero        upper_quarter[c7:cd] 2     1        
write_burst zero        upper_quarter[ce:d4] 3     1        
write_burst zero        upper_quarter[d5:db] 2     1        
write_burst zero        upper_quarter[dc:e2] 3     1        
write_burst zero        upper_quarter[e3:e9] 2     1        
write_burst zero        upper_quarter[ea:f0] 2     1        
write_burst zero        upper_quarter[f1:fe] 7     1        
write_burst zero        middle_half[40:47]   2     1        
write_burst zero        middle_half[48:4f]   4     1        
write_burst zero        middle_half[50:57]   1     1        
write_burst zero        middle_half[58:5f]   3     1        
write_burst zero        middle_half[60:67]   4     1        
write_burst zero        middle_half[68:6f]   5     1        
write_burst zero        middle_half[70:77]   4     1        
write_burst zero        middle_half[78:7f]   3     1        
write_burst zero        middle_half[80:87]   3     1        
write_burst zero        middle_half[88:8f]   5     1        
write_burst zero        middle_half[90:97]   1     1        
write_burst zero        middle_half[98:9f]   2     1        
write_burst zero        middle_half[a0:a7]   2     1        
write_burst zero        middle_half[a8:af]   1     1        
write_burst zero        middle_half[b0:b7]   3     1        
write_burst zero        lower_quarter[01:07] 1     1        
write_burst zero        lower_quarter[08:0e] 4     1        
write_burst zero        lower_quarter[0f:15] 3     1        
write_burst zero        lower_quarter[16:1c] 2     1        
write_burst zero        lower_quarter[1d:23] 3     1        
write_burst zero        lower_quarter[24:2a] 1     1        
write_burst zero        lower_quarter[2b:31] 2     1        
write_burst zero        lower_quarter[32:3f] 4     1        
write_burst zero        sequential_access    85    1        


User Defined Cross Bins for read_data_addr_cross


Bins

NAME              COUNT AT LEAST 
read_data_at_addr 11266 1        


Group : $unit::coverage::instruction_cg

===============================================================================
Group : $unit::coverage::instruction_cg
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
 99.49 1      100    1        64           64            


Source File(s) : 

/home/ICer/Projects/RISC-V-UVM/UVM_Verification/coverage.svh



-------------------------------------------------------------------------------

Summary for Group   $unit::coverage::instruction_cg



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 447      2         445     99.16   
Crosses   1385     0         1385    100.00  


Variables for Group  $unit::coverage::instruction_cg


VARIABLE        EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
instruction_cp  13       0         13      100.00  100  1      1        0                    
control_flow_cp 11       0         11      100.00  100  1      1        0                    
rs1_cp          32       0         32      100.00  100  1      1        0                    
rs2_cp          32       0         32      100.00  100  1      1        0                    
rd_cp           32       0         32      100.00  100  1      1        0                    
PC_max_cp       3        0         3       100.00  100  1      1        0                    
I_imm_cp        17       0         17      100.00  100  1      1        0                    
S_imm_cp        17       1         16      94.12   100  1      1        0                    
B_imm_cp        17       0         17      100.00  100  1      1        0                    
J_imm_cp        17       1         16      94.12   100  1      1        0                    
I_imm           64       0         64      100.00  100  1      1        64                   
S_imm           64       0         64      100.00  100  1      1        64                   
J_imm           64       0         64      100.00  100  1      1        64                   
B_imm           64       0         64      100.00  100  1      1        64                   


Crosses for Group  $unit::coverage::instruction_cg


CROSS              EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST PRINT MISSING COMMENT 
R_instr_src1_cross 289      0         289     100.00  100  1      1        0                     
R_instr_src2_cross 289      0         289     100.00  100  1      1        0                     
R_instr_dst_cross  289      0         289     100.00  100  1      1        0                     
I_instr_src1_cross 257      0         257     100.00  100  1      1        0                     
I_instr_rd_cross   257      0         257     100.00  100  1      1        0                     
I_instr_imm_cross  1        0         1       100.00  100  1      1        0                     
S_instr_imm_cross  1        0         1       100.00  100  1      1        0                     
J_instr_imm_cross  1        0         1       100.00  100  1      1        0                     
B_instr_imm_cross  1        0         1       100.00  100  1      1        0                     


-------------------------------------------------------------------------------

Summary for Variable instruction_cp


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 13       0         13      100.00  


User Defined Bins for instruction_cp


Excluded/Illegal bins

NAME    COUNT STATUS  
unknown 0     Illegal 


Covered bins

NAME        COUNT AT LEAST 
B_type_BEQ  1378  1        
B_type_BNE  1377  1        
S_type_SW   501   1        
J_type_JAL  1423  1        
I_type_ADDI 2092  1        
I_type_ANDI 646   1        
I_type_ORI  651   1        
I_type_LW   504   1        
I_type_JALR 1381  1        
R_type_ADD  686   1        
R_type_SUB  1714  1        
R_type_AND  612   1        
R_type_OR   648   1        


-------------------------------------------------------------------------------

Summary for Variable control_flow_cp


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 11       0         11      100.00  


User Defined Bins for control_flow_cp


Bins

NAME                 COUNT AT LEAST 
jump_sequences       2803  1        
branch_after_jump    107   1        
jump_after_branch    110   1        
branch_after_branch  2140  1        
load_after_store     37    1        
store_after_load     29    1        
load_after_compute   227   1        
branch_after_compute 396   1        
i_after_r            798   1        
r_after_i            810   1        
r_after_r            2156  1        


-------------------------------------------------------------------------------

Summary for Variable rs1_cp


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 32       0         32      100.00  


User Defined Bins for rs1_cp


Bins

NAME             COUNT AT LEAST 
all_registers_00 399   1        
all_registers_01 421   1        
all_registers_02 453   1        
all_registers_03 372   1        
all_registers_04 447   1        
all_registers_05 410   1        
all_registers_06 434   1        
all_registers_07 399   1        
all_registers_08 416   1        
all_registers_09 359   1        
all_registers_0a 366   1        
all_registers_0b 383   1        
all_registers_0c 405   1        
all_registers_0d 372   1        
all_registers_0e 364   1        
all_registers_0f 398   1        
all_registers_10 407   1        
all_registers_11 417   1        
all_registers_12 370   1        
all_registers_13 379   1        
all_registers_14 1401  1        
all_registers_15 363   1        
all_registers_16 416   1        
all_registers_17 386   1        
all_registers_18 418   1        
all_registers_19 371   1        
all_registers_1a 396   1        
all_registers_1b 402   1        
all_registers_1c 391   1        
all_registers_1d 357   1        
all_registers_1e 373   1        
all_registers_1f 368   1        


-------------------------------------------------------------------------------

Summary for Variable rs2_cp


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 32       0         32      100.00  


User Defined Bins for rs2_cp


Bins

NAME             COUNT AT LEAST 
all_registers_00 310   1        
all_registers_01 286   1        
all_registers_02 336   1        
all_registers_03 291   1        
all_registers_04 285   1        
all_registers_05 340   1        
all_registers_06 349   1        
all_registers_07 345   1        
all_registers_08 286   1        
all_registers_09 299   1        
all_registers_0a 316   1        
all_registers_0b 324   1        
all_registers_0c 288   1        
all_registers_0d 343   1        
all_registers_0e 306   1        
all_registers_0f 265   1        
all_registers_10 313   1        
all_registers_11 367   1        
all_registers_12 356   1        
all_registers_13 329   1        
all_registers_14 337   1        
all_registers_15 259   1        
all_registers_16 345   1        
all_registers_17 320   1        
all_registers_18 298   1        
all_registers_19 399   1        
all_registers_1a 323   1        
all_registers_1b 304   1        
all_registers_1c 325   1        
all_registers_1d 291   1        
all_registers_1e 365   1        
all_registers_1f 300   1        


-------------------------------------------------------------------------------

Summary for Variable rd_cp


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 32       0         32      100.00  


User Defined Bins for rd_cp


Bins

NAME             COUNT AT LEAST 
all_registers_00 453   1        
all_registers_01 328   1        
all_registers_02 353   1        
all_registers_03 333   1        
all_registers_04 323   1        
all_registers_05 376   1        
all_registers_06 360   1        
all_registers_07 2375  1        
all_registers_08 389   1        
all_registers_09 371   1        
all_registers_0a 352   1        
all_registers_0b 361   1        
all_registers_0c 400   1        
all_registers_0d 380   1        
all_registers_0e 381   1        
all_registers_0f 340   1        
all_registers_10 365   1        
all_registers_11 354   1        
all_registers_12 372   1        
all_registers_13 343   1        
all_registers_14 395   1        
all_registers_15 362   1        
all_registers_16 375   1        
all_registers_17 374   1        
all_registers_18 332   1        
all_registers_19 358   1        
all_registers_1a 343   1        
all_registers_1b 352   1        
all_registers_1c 364   1        
all_registers_1d 335   1        
all_registers_1e 365   1        
all_registers_1f 349   1        


-------------------------------------------------------------------------------

Summary for Variable PC_max_cp


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 3        0         3       100.00  


User Defined Bins for PC_max_cp


Bins

NAME                   COUNT AT LEAST 
pc_boundary_0          23    1        
pc_boundary_4294967292 2     1        
wrap_arround           1     1        


-------------------------------------------------------------------------------

Summary for Variable I_imm_cp


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 17       0         17      100.00  


User Defined Bins for I_imm_cp


Bins

NAME              COUNT AT LEAST 
negative[800:8ff] 492   1        
negative[900:9ff] 504   1        
negative[a00:aff] 493   1        
negative[b00:bff] 492   1        
negative[c00:cff] 556   1        
negative[d00:dff] 450   1        
negative[e00:eff] 4428  1        
negative[f00:fff] 494   1        
positive[001:0ff] 1424  1        
positive[100:1fe] 1470  1        
positive[1ff:2fd] 460   1        
positive[2fe:3fc] 464   1        
positive[3fd:4fb] 423   1        
positive[4fc:5fa] 456   1        
positive[5fb:6f9] 472   1        
positive[6fa:7ff] 416   1        
zero              119   1        


-------------------------------------------------------------------------------

Summary for Variable S_imm_cp


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 17       1         16      94.12   


User Defined Bins for S_imm_cp


Uncovered bins

NAME COUNT AT LEAST NUMBER 
zero 0     1        1      


Covered bins

NAME              COUNT AT LEAST 
negative[800:8ff] 414   1        
negative[900:9ff] 250   1        
negative[a00:aff] 264   1        
negative[b00:bff] 379   1        
negative[c00:cff] 188   1        
negative[d00:dff] 295   1        
negative[e00:eff] 259   1        
negative[f00:fff] 460   1        
positive[001:0ff] 339   1        
positive[100:1fe] 267   1        
positive[1ff:2fd] 362   1        
positive[2fe:3fc] 294   1        
positive[3fd:4fb] 201   1        
positive[4fc:5fa] 404   1        
positive[5fb:6f9] 449   1        
positive[6fa:7ff] 339   1        


-------------------------------------------------------------------------------

Summary for Variable B_imm_cp


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 17       0         17      100.00  


User Defined Bins for B_imm_cp


Bins

NAME              COUNT AT LEAST 
negative[800:8ff] 430   1        
negative[900:9ff] 497   1        
negative[a00:aff] 435   1        
negative[b00:bff] 452   1        
negative[c00:cff] 335   1        
negative[d00:dff] 538   1        
negative[e00:eff] 424   1        
negative[f00:fff] 451   1        
positive[001:0ff] 410   1        
positive[100:1fe] 321   1        
positive[1ff:2fd] 367   1        
positive[2fe:3fc] 376   1        
positive[3fd:4fb] 473   1        
positive[4fc:5fa] 510   1        
positive[5fb:6f9] 529   1        
positive[6fa:7ff] 451   1        
zero              1     1        


-------------------------------------------------------------------------------

Summary for Variable J_imm_cp


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 17       1         16      94.12   


User Defined Bins for J_imm_cp


Uncovered bins

NAME COUNT AT LEAST NUMBER 
zero 0     1        1      


Covered bins

NAME                  COUNT AT LEAST 
negative[80000:8ffff] 544   1        
negative[90000:9ffff] 423   1        
negative[a0000:affff] 292   1        
negative[b0000:bffff] 465   1        
negative[c0000:cffff] 289   1        
negative[d0000:dffff] 425   1        
negative[e0000:effff] 423   1        
negative[f0000:fffff] 382   1        
positive[00001:0ffff] 282   1        
positive[10000:1fffe] 286   1        
positive[1ffff:2fffd] 297   1        
positive[2fffe:3fffc] 418   1        
positive[3fffd:4fffb] 1344  1        
positive[4fffc:5fffa] 438   1        
positive[5fffb:6fff9] 377   1        
positive[6fffa:7ffff] 306   1        


-------------------------------------------------------------------------------

Summary for Variable I_imm


CATEGORY                     EXPECTED UNCOVERED COVERED PERCENT 
Automatically Generated Bins 64       0         64      100.00  


Automatically Generated Bins for I_imm


Bins

NAME            COUNT AT LEAST 
auto[0:63]      431   1        
auto[64:127]    327   1        
auto[128:191]   426   1        
auto[192:255]   359   1        
auto[256:319]   388   1        
auto[320:383]   389   1        
auto[384:447]   383   1        
auto[448:511]   313   1        
auto[512:575]   103   1        
auto[576:639]   129   1        
auto[640:703]   105   1        
auto[704:767]   120   1        
auto[768:831]   111   1        
auto[832:895]   109   1        
auto[896:959]   125   1        
auto[960:1023]  124   1        
auto[1024:1087] 110   1        
auto[1088:1151] 99    1        
auto[1152:1215] 89    1        
auto[1216:1279] 131   1        
auto[1280:1343] 94    1        
auto[1344:1407] 142   1        
auto[1408:1471] 92    1        
auto[1472:1535] 122   1        
auto[1536:1599] 127   1        
auto[1600:1663] 127   1        
auto[1664:1727] 118   1        
auto[1728:1791] 101   1        
auto[1792:1855] 101   1        
auto[1856:1919] 109   1        
auto[1920:1983] 112   1        
auto[1984:2047] 88    1        
auto[2048:2111] 117   1        
auto[2112:2175] 122   1        
auto[2176:2239] 152   1        
auto[2240:2303] 101   1        
auto[2304:2367] 123   1        
auto[2368:2431] 124   1        
auto[2432:2495] 94    1        
auto[2496:2559] 163   1        
auto[2560:2623] 138   1        
auto[2624:2687] 134   1        
auto[2688:2751] 95    1        
auto[2752:2815] 126   1        
auto[2816:2879] 135   1        
auto[2880:2943] 114   1        
auto[2944:3007] 128   1        
auto[3008:3071] 115   1        
auto[3072:3135] 110   1        
auto[3136:3199] 154   1        
auto[3200:3263] 148   1        
auto[3264:3327] 144   1        
auto[3328:3391] 99    1        
auto[3392:3455] 131   1        
auto[3456:3519] 114   1        
auto[3520:3583] 106   1        
auto[3584:3647] 98    1        
auto[3648:3711] 111   1        
auto[3712:3775] 102   1        
auto[3776:3839] 4117  1        
auto[3840:3903] 121   1        
auto[3904:3967] 125   1        
auto[3968:4031] 110   1        
auto[4032:4095] 138   1        


-------------------------------------------------------------------------------

Summary for Variable S_imm


CATEGORY                     EXPECTED UNCOVERED COVERED PERCENT 
Automatically Generated Bins 64       0         64      100.00  


Automatically Generated Bins for S_imm


Bins

NAME            COUNT AT LEAST 
auto[0:63]      47    1        
auto[64:127]    54    1        
auto[128:191]   167   1        
auto[192:255]   71    1        
auto[256:319]   40    1        
auto[320:383]   103   1        
auto[384:447]   67    1        
auto[448:511]   57    1        
auto[512:575]   85    1        
auto[576:639]   47    1        
auto[640:703]   68    1        
auto[704:767]   162   1        
auto[768:831]   114   1        
auto[832:895]   92    1        
auto[896:959]   27    1        
auto[960:1023]  61    1        
auto[1024:1087] 47    1        
auto[1088:1151] 40    1        
auto[1152:1215] 65    1        
auto[1216:1279] 49    1        
auto[1280:1343] 27    1        
auto[1344:1407] 127   1        
auto[1408:1471] 75    1        
auto[1472:1535] 176   1        
auto[1536:1599] 57    1        
auto[1600:1663] 244   1        
auto[1664:1727] 86    1        
auto[1728:1791] 75    1        
auto[1792:1855] 166   1        
auto[1856:1919] 47    1        
auto[1920:1983] 74    1        
auto[1984:2047] 38    1        
auto[2048:2111] 24    1        
auto[2112:2175] 197   1        
auto[2176:2239] 118   1        
auto[2240:2303] 75    1        
auto[2304:2367] 40    1        
auto[2368:2431] 108   1        
auto[2432:2495] 31    1        
auto[2496:2559] 71    1        
auto[2560:2623] 58    1        
auto[2624:2687] 97    1        
auto[2688:2751] 41    1        
auto[2752:2815] 68    1        
auto[2816:2879] 149   1        
auto[2880:2943] 34    1        
auto[2944:3007] 75    1        
auto[3008:3071] 121   1        
auto[3072:3135] 29    1        
auto[3136:3199] 2     1        
auto[3200:3263] 60    1        
auto[3264:3327] 97    1        
auto[3328:3391] 113   1        
auto[3392:3455] 87    1        
auto[3456:3519] 70    1        
auto[3520:3583] 25    1        
auto[3584:3647] 96    1        
auto[3648:3711] 54    1        
auto[3712:3775] 50    1        
auto[3776:3839] 59    1        
auto[3840:3903] 227   1        
auto[3904:3967] 42    1        
auto[3968:4031] 156   1        
auto[4032:4095] 35    1        


-------------------------------------------------------------------------------

Summary for Variable J_imm


CATEGORY                     EXPECTED UNCOVERED COVERED PERCENT 
Automatically Generated Bins 64       0         64      100.00  


Automatically Generated Bins for J_imm


Bins

NAME                  COUNT AT LEAST 
auto[0:16383]         38    1        
auto[16384:32767]     148   1        
auto[32768:49151]     61    1        
auto[49152:65535]     35    1        
auto[65536:81919]     78    1        
auto[81920:98303]     39    1        
auto[98304:114687]    64    1        
auto[114688:131071]   105   1        
auto[131072:147455]   125   1        
auto[147456:163839]   45    1        
auto[163840:180223]   38    1        
auto[180224:196607]   89    1        
auto[196608:212991]   134   1        
auto[212992:229375]   29    1        
auto[229376:245759]   158   1        
auto[245760:262143]   97    1        
auto[262144:278527]   68    1        
auto[278528:294911]   95    1        
auto[294912:311295]   1092  1        
auto[311296:327679]   89    1        
auto[327680:344063]   132   1        
auto[344064:360447]   99    1        
auto[360448:376831]   92    1        
auto[376832:393215]   115   1        
auto[393216:409599]   128   1        
auto[409600:425983]   57    1        
auto[425984:442367]   115   1        
auto[442368:458751]   77    1        
auto[458752:475135]   86    1        
auto[475136:491519]   96    1        
auto[491520:507903]   53    1        
auto[507904:524287]   71    1        
auto[524288:540671]   114   1        
auto[540672:557055]   164   1        
auto[557056:573439]   144   1        
auto[573440:589823]   122   1        
auto[589824:606207]   74    1        
auto[606208:622591]   108   1        
auto[622592:638975]   116   1        
auto[638976:655359]   125   1        
auto[655360:671743]   91    1        
auto[671744:688127]   38    1        
auto[688128:704511]   94    1        
auto[704512:720895]   69    1        
auto[720896:737279]   103   1        
auto[737280:753663]   120   1        
auto[753664:770047]   68    1        
auto[770048:786431]   174   1        
auto[786432:802815]   67    1        
auto[802816:819199]   134   1        
auto[819200:835583]   47    1        
auto[835584:851967]   41    1        
auto[851968:868351]   42    1        
auto[868352:884735]   136   1        
auto[884736:901119]   100   1        
auto[901120:917503]   147   1        
auto[917504:933887]   156   1        
auto[933888:950271]   56    1        
auto[950272:966655]   102   1        
auto[966656:983039]   109   1        
auto[983040:999423]   204   1        
auto[999424:1015807]  51    1        
auto[1015808:1032191] 62    1        
auto[1032192:1048575] 65    1        


-------------------------------------------------------------------------------

Summary for Variable B_imm


CATEGORY                     EXPECTED UNCOVERED COVERED PERCENT 
Automatically Generated Bins 64       0         64      100.00  


Automatically Generated Bins for B_imm


Bins

NAME            COUNT AT LEAST 
auto[0:63]      158   1        
auto[64:127]    67    1        
auto[128:191]   60    1        
auto[192:255]   126   1        
auto[256:319]   75    1        
auto[320:383]   87    1        
auto[384:447]   98    1        
auto[448:511]   62    1        
auto[512:575]   90    1        
auto[576:639]   78    1        
auto[640:703]   148   1        
auto[704:767]   50    1        
auto[768:831]   136   1        
auto[832:895]   88    1        
auto[896:959]   72    1        
auto[960:1023]  82    1        
auto[1024:1087] 94    1        
auto[1088:1151] 103   1        
auto[1152:1215] 146   1        
auto[1216:1279] 131   1        
auto[1280:1343] 85    1        
auto[1344:1407] 162   1        
auto[1408:1471] 144   1        
auto[1472:1535] 122   1        
auto[1536:1599] 158   1        
auto[1600:1663] 130   1        
auto[1664:1727] 122   1        
auto[1728:1791] 130   1        
auto[1792:1855] 103   1        
auto[1856:1919] 117   1        
auto[1920:1983] 123   1        
auto[1984:2047] 91    1        
auto[2048:2111] 59    1        
auto[2112:2175] 126   1        
auto[2176:2239] 148   1        
auto[2240:2303] 97    1        
auto[2304:2367] 141   1        
auto[2368:2431] 73    1        
auto[2432:2495] 123   1        
auto[2496:2559] 160   1        
auto[2560:2623] 96    1        
auto[2624:2687] 115   1        
auto[2688:2751] 155   1        
auto[2752:2815] 69    1        
auto[2816:2879] 107   1        
auto[2880:2943] 66    1        
auto[2944:3007] 167   1        
auto[3008:3071] 112   1        
auto[3072:3135] 129   1        
auto[3136:3199] 88    1        
auto[3200:3263] 35    1        
auto[3264:3327] 83    1        
auto[3328:3391] 94    1        
auto[3392:3455] 120   1        
auto[3456:3519] 132   1        
auto[3520:3583] 192   1        
auto[3584:3647] 124   1        
auto[3648:3711] 66    1        
auto[3712:3775] 104   1        
auto[3776:3839] 130   1        
auto[3840:3903] 107   1        
auto[3904:3967] 107   1        
auto[3968:4031] 124   1        
auto[4032:4095] 113   1        


-------------------------------------------------------------------------------

Summary for Cross R_instr_src1_cross


Samples crossed: instruction_cp rs1_cp
CATEGORY                           EXPECTED UNCOVERED COVERED PERCENT MISSING 
TOTAL                              289      0         289     100.00          
Automatically Generated Cross Bins 288      0         288     100.00          
User Defined Cross Bins            1        0         1       100.00          


Automatically Generated Cross Bins for R_instr_src1_cross


Bins

instruction_cp rs1_cp           COUNT AT LEAST 
B_type_BEQ     all_registers_00 47    1        
B_type_BEQ     all_registers_01 48    1        
B_type_BEQ     all_registers_02 38    1        
B_type_BEQ     all_registers_03 39    1        
B_type_BEQ     all_registers_04 52    1        
B_type_BEQ     all_registers_05 41    1        
B_type_BEQ     all_registers_06 53    1        
B_type_BEQ     all_registers_07 36    1        
B_type_BEQ     all_registers_08 52    1        
B_type_BEQ     all_registers_09 44    1        
B_type_BEQ     all_registers_0a 37    1        
B_type_BEQ     all_registers_0b 49    1        
B_type_BEQ     all_registers_0c 33    1        
B_type_BEQ     all_registers_0d 37    1        
B_type_BEQ     all_registers_0e 41    1        
B_type_BEQ     all_registers_0f 47    1        
B_type_BEQ     all_registers_10 44    1        
B_type_BEQ     all_registers_11 55    1        
B_type_BEQ     all_registers_12 48    1        
B_type_BEQ     all_registers_13 46    1        
B_type_BEQ     all_registers_14 54    1        
B_type_BEQ     all_registers_15 55    1        
B_type_BEQ     all_registers_16 36    1        
B_type_BEQ     all_registers_17 23    1        
B_type_BEQ     all_registers_18 52    1        
B_type_BEQ     all_registers_19 33    1        
B_type_BEQ     all_registers_1a 36    1        
B_type_BEQ     all_registers_1b 34    1        
B_type_BEQ     all_registers_1c 49    1        
B_type_BEQ     all_registers_1d 36    1        
B_type_BEQ     all_registers_1e 37    1        
B_type_BEQ     all_registers_1f 46    1        
B_type_BNE     all_registers_00 40    1        
B_type_BNE     all_registers_01 42    1        
B_type_BNE     all_registers_02 58    1        
B_type_BNE     all_registers_03 32    1        
B_type_BNE     all_registers_04 44    1        
B_type_BNE     all_registers_05 40    1        
B_type_BNE     all_registers_06 44    1        
B_type_BNE     all_registers_07 39    1        
B_type_BNE     all_registers_08 54    1        
B_type_BNE     all_registers_09 36    1        
B_type_BNE     all_registers_0a 47    1        
B_type_BNE     all_registers_0b 36    1        
B_type_BNE     all_registers_0c 42    1        
B_type_BNE     all_registers_0d 44    1        
B_type_BNE     all_registers_0e 39    1        
B_type_BNE     all_registers_0f 42    1        
B_type_BNE     all_registers_10 44    1        
B_type_BNE     all_registers_11 29    1        
B_type_BNE     all_registers_12 36    1        
B_type_BNE     all_registers_13 40    1        
B_type_BNE     all_registers_14 50    1        
B_type_BNE     all_registers_15 48    1        
B_type_BNE     all_registers_16 44    1        
B_type_BNE     all_registers_17 48    1        
B_type_BNE     all_registers_18 51    1        
B_type_BNE     all_registers_19 37    1        
B_type_BNE     all_registers_1a 54    1        
B_type_BNE     all_registers_1b 48    1        
B_type_BNE     all_registers_1c 49    1        
B_type_BNE     all_registers_1d 43    1        
B_type_BNE     all_registers_1e 40    1        
B_type_BNE     all_registers_1f 37    1        
S_type_SW      all_registers_00 9     1        
S_type_SW      all_registers_01 20    1        
S_type_SW      all_registers_02 12    1        
S_type_SW      all_registers_03 13    1        
S_type_SW      all_registers_04 15    1        
S_type_SW      all_registers_05 19    1        
S_type_SW      all_registers_06 15    1        
S_type_SW      all_registers_07 13    1        
S_type_SW      all_registers_08 21    1        
S_type_SW      all_registers_09 9     1        
S_type_SW      all_registers_0a 20    1        
S_type_SW      all_registers_0b 11    1        
S_type_SW      all_registers_0c 23    1        
S_type_SW      all_registers_0d 7     1        
S_type_SW      all_registers_0e 28    1        
S_type_SW      all_registers_0f 17    1        
S_type_SW      all_registers_10 12    1        
S_type_SW      all_registers_11 15    1        
S_type_SW      all_registers_12 10    1        
S_type_SW      all_registers_13 16    1        
S_type_SW      all_registers_14 17    1        
S_type_SW      all_registers_15 17    1        
S_type_SW      all_registers_16 14    1        
S_type_SW      all_registers_17 21    1        
S_type_SW      all_registers_18 14    1        
S_type_SW      all_registers_19 18    1        
S_type_SW      all_registers_1a 10    1        
S_type_SW      all_registers_1b 15    1        
S_type_SW      all_registers_1c 21    1        
S_type_SW      all_registers_1d 11    1        
S_type_SW      all_registers_1e 21    1        
S_type_SW      all_registers_1f 17    1        
J_type_JAL     all_registers_00 11    1        
J_type_JAL     all_registers_01 15    1        
J_type_JAL     all_registers_02 18    1        
J_type_JAL     all_registers_03 10    1        
J_type_JAL     all_registers_04 16    1        
J_type_JAL     all_registers_05 12    1        
J_type_JAL     all_registers_06 13    1        
J_type_JAL     all_registers_07 18    1        
J_type_JAL     all_registers_08 13    1        
J_type_JAL     all_registers_09 10    1        
J_type_JAL     all_registers_0a 7     1        
J_type_JAL     all_registers_0b 18    1        
J_type_JAL     all_registers_0c 17    1        
J_type_JAL     all_registers_0d 7     1        
J_type_JAL     all_registers_0e 12    1        
J_type_JAL     all_registers_0f 20    1        
J_type_JAL     all_registers_10 15    1        
J_type_JAL     all_registers_11 18    1        
J_type_JAL     all_registers_12 11    1        
J_type_JAL     all_registers_13 14    1        
J_type_JAL     all_registers_14 1008  1        
J_type_JAL     all_registers_15 15    1        
J_type_JAL     all_registers_16 20    1        
J_type_JAL     all_registers_17 11    1        
J_type_JAL     all_registers_18 15    1        
J_type_JAL     all_registers_19 12    1        
J_type_JAL     all_registers_1a 17    1        
J_type_JAL     all_registers_1b 6     1        
J_type_JAL     all_registers_1c 8     1        
J_type_JAL     all_registers_1d 11    1        
J_type_JAL     all_registers_1e 14    1        
J_type_JAL     all_registers_1f 11    1        
I_type_ADDI    all_registers_00 74    1        
I_type_ADDI    all_registers_01 68    1        
I_type_ADDI    all_registers_02 94    1        
I_type_ADDI    all_registers_03 73    1        
I_type_ADDI    all_registers_04 78    1        
I_type_ADDI    all_registers_05 70    1        
I_type_ADDI    all_registers_06 78    1        
I_type_ADDI    all_registers_07 68    1        
I_type_ADDI    all_registers_08 66    1        
I_type_ADDI    all_registers_09 60    1        
I_type_ADDI    all_registers_0a 57    1        
I_type_ADDI    all_registers_0b 70    1        
I_type_ADDI    all_registers_0c 68    1        
I_type_ADDI    all_registers_0d 60    1        
I_type_ADDI    all_registers_0e 54    1        
I_type_ADDI    all_registers_0f 58    1        
I_type_ADDI    all_registers_10 84    1        
I_type_ADDI    all_registers_11 66    1        
I_type_ADDI    all_registers_12 43    1        
I_type_ADDI    all_registers_13 70    1        
I_type_ADDI    all_registers_14 73    1        
I_type_ADDI    all_registers_15 41    1        
I_type_ADDI    all_registers_16 79    1        
I_type_ADDI    all_registers_17 65    1        
I_type_ADDI    all_registers_18 74    1        
I_type_ADDI    all_registers_19 72    1        
I_type_ADDI    all_registers_1a 61    1        
I_type_ADDI    all_registers_1b 56    1        
I_type_ADDI    all_registers_1c 52    1        
I_type_ADDI    all_registers_1d 60    1        
I_type_ADDI    all_registers_1e 52    1        
I_type_ADDI    all_registers_1f 48    1        
I_type_ANDI    all_registers_00 20    1        
I_type_ANDI    all_registers_01 23    1        
I_type_ANDI    all_registers_02 26    1        
I_type_ANDI    all_registers_03 22    1        
I_type_ANDI    all_registers_04 30    1        
I_type_ANDI    all_registers_05 16    1        
I_type_ANDI    all_registers_06 14    1        
I_type_ANDI    all_registers_07 13    1        
I_type_ANDI    all_registers_08 24    1        
I_type_ANDI    all_registers_09 19    1        
I_type_ANDI    all_registers_0a 23    1        
I_type_ANDI    all_registers_0b 16    1        
I_type_ANDI    all_registers_0c 15    1        
I_type_ANDI    all_registers_0d 19    1        
I_type_ANDI    all_registers_0e 17    1        
I_type_ANDI    all_registers_0f 22    1        
I_type_ANDI    all_registers_10 24    1        
I_type_ANDI    all_registers_11 17    1        
I_type_ANDI    all_registers_12 23    1        
I_type_ANDI    all_registers_13 17    1        
I_type_ANDI    all_registers_14 21    1        
I_type_ANDI    all_registers_15 17    1        
I_type_ANDI    all_registers_16 21    1        
I_type_ANDI    all_registers_17 15    1        
I_type_ANDI    all_registers_18 18    1        
I_type_ANDI    all_registers_19 18    1        
I_type_ANDI    all_registers_1a 20    1        
I_type_ANDI    all_registers_1b 23    1        
I_type_ANDI    all_registers_1c 29    1        
I_type_ANDI    all_registers_1d 14    1        
I_type_ANDI    all_registers_1e 24    1        
I_type_ANDI    all_registers_1f 26    1        
I_type_ORI     all_registers_00 27    1        
I_type_ORI     all_registers_01 27    1        
I_type_ORI     all_registers_02 20    1        
I_type_ORI     all_registers_03 19    1        
I_type_ORI     all_registers_04 26    1        
I_type_ORI     all_registers_05 29    1        
I_type_ORI     all_registers_06 23    1        
I_type_ORI     all_registers_07 22    1        
I_type_ORI     all_registers_08 19    1        
I_type_ORI     all_registers_09 23    1        
I_type_ORI     all_registers_0a 16    1        
I_type_ORI     all_registers_0b 14    1        
I_type_ORI     all_registers_0c 27    1        
I_type_ORI     all_registers_0d 19    1        
I_type_ORI     all_registers_0e 18    1        
I_type_ORI     all_registers_0f 19    1        
I_type_ORI     all_registers_10 11    1        
I_type_ORI     all_registers_11 26    1        
I_type_ORI     all_registers_12 20    1        
I_type_ORI     all_registers_13 13    1        
I_type_ORI     all_registers_14 19    1        
I_type_ORI     all_registers_15 19    1        
I_type_ORI     all_registers_16 15    1        
I_type_ORI     all_registers_17 26    1        
I_type_ORI     all_registers_18 13    1        
I_type_ORI     all_registers_19 20    1        
I_type_ORI     all_registers_1a 24    1        
I_type_ORI     all_registers_1b 18    1        
I_type_ORI     all_registers_1c 17    1        
I_type_ORI     all_registers_1d 19    1        
I_type_ORI     all_registers_1e 19    1        
I_type_ORI     all_registers_1f 24    1        
I_type_LW      all_registers_00 13    1        
I_type_LW      all_registers_01 18    1        
I_type_LW      all_registers_02 16    1        
I_type_LW      all_registers_03 22    1        
I_type_LW      all_registers_04 20    1        
I_type_LW      all_registers_05 11    1        
I_type_LW      all_registers_06 19    1        
I_type_LW      all_registers_07 19    1        
I_type_LW      all_registers_08 17    1        
I_type_LW      all_registers_09 21    1        
I_type_LW      all_registers_0a 15    1        
I_type_LW      all_registers_0b 11    1        
I_type_LW      all_registers_0c 12    1        
I_type_LW      all_registers_0d 12    1        
I_type_LW      all_registers_0e 16    1        
I_type_LW      all_registers_0f 16    1        
I_type_LW      all_registers_10 21    1        
I_type_LW      all_registers_11 16    1        
I_type_LW      all_registers_12 14    1        
I_type_LW      all_registers_13 14    1        
I_type_LW      all_registers_14 20    1        
I_type_LW      all_registers_15 11    1        
I_type_LW      all_registers_16 18    1        
I_type_LW      all_registers_17 9     1        
I_type_LW      all_registers_18 20    1        
I_type_LW      all_registers_19 17    1        
I_type_LW      all_registers_1a 11    1        
I_type_LW      all_registers_1b 18    1        
I_type_LW      all_registers_1c 11    1        
I_type_LW      all_registers_1d 14    1        
I_type_LW      all_registers_1e 16    1        
I_type_LW      all_registers_1f 16    1        
I_type_JALR    all_registers_00 38    1        
I_type_JALR    all_registers_01 48    1        
I_type_JALR    all_registers_02 43    1        
I_type_JALR    all_registers_03 40    1        
I_type_JALR    all_registers_04 42    1        
I_type_JALR    all_registers_05 51    1        
I_type_JALR    all_registers_06 41    1        
I_type_JALR    all_registers_07 30    1        
I_type_JALR    all_registers_08 54    1        
I_type_JALR    all_registers_09 35    1        
I_type_JALR    all_registers_0a 37    1        
I_type_JALR    all_registers_0b 50    1        
I_type_JALR    all_registers_0c 47    1        
I_type_JALR    all_registers_0d 40    1        
I_type_JALR    all_registers_0e 42    1        
I_type_JALR    all_registers_0f 48    1        
I_type_JALR    all_registers_10 55    1        
I_type_JALR    all_registers_11 57    1        
I_type_JALR    all_registers_12 42    1        
I_type_JALR    all_registers_13 46    1        
I_type_JALR    all_registers_14 45    1        
I_type_JALR    all_registers_15 45    1        
I_type_JALR    all_registers_16 46    1        
I_type_JALR    all_registers_17 38    1        
I_type_JALR    all_registers_18 40    1        
I_type_JALR    all_registers_19 37    1        
I_type_JALR    all_registers_1a 42    1        
I_type_JALR    all_registers_1b 49    1        
I_type_JALR    all_registers_1c 42    1        
I_type_JALR    all_registers_1d 42    1        
I_type_JALR    all_registers_1e 33    1        
I_type_JALR    all_registers_1f 36    1        


User Defined Cross Bins for R_instr_src1_cross


Bins

NAME        COUNT AT LEAST 
r_type_src1 3660  1        


-------------------------------------------------------------------------------

Summary for Cross R_instr_src2_cross


Samples crossed: instruction_cp rs2_cp
CATEGORY                           EXPECTED UNCOVERED COVERED PERCENT MISSING 
TOTAL                              289      0         289     100.00          
Automatically Generated Cross Bins 288      0         288     100.00          
User Defined Cross Bins            1        0         1       100.00          


Automatically Generated Cross Bins for R_instr_src2_cross


Bins

instruction_cp rs2_cp           COUNT AT LEAST 
B_type_BEQ     all_registers_00 39    1        
B_type_BEQ     all_registers_01 36    1        
B_type_BEQ     all_registers_02 46    1        
B_type_BEQ     all_registers_03 38    1        
B_type_BEQ     all_registers_04 39    1        
B_type_BEQ     all_registers_05 42    1        
B_type_BEQ     all_registers_06 59    1        
B_type_BEQ     all_registers_07 47    1        
B_type_BEQ     all_registers_08 41    1        
B_type_BEQ     all_registers_09 44    1        
B_type_BEQ     all_registers_0a 44    1        
B_type_BEQ     all_registers_0b 43    1        
B_type_BEQ     all_registers_0c 39    1        
B_type_BEQ     all_registers_0d 35    1        
B_type_BEQ     all_registers_0e 62    1        
B_type_BEQ     all_registers_0f 28    1        
B_type_BEQ     all_registers_10 46    1        
B_type_BEQ     all_registers_11 56    1        
B_type_BEQ     all_registers_12 49    1        
B_type_BEQ     all_registers_13 42    1        
B_type_BEQ     all_registers_14 49    1        
B_type_BEQ     all_registers_15 40    1        
B_type_BEQ     all_registers_16 46    1        
B_type_BEQ     all_registers_17 43    1        
B_type_BEQ     all_registers_18 36    1        
B_type_BEQ     all_registers_19 53    1        
B_type_BEQ     all_registers_1a 40    1        
B_type_BEQ     all_registers_1b 33    1        
B_type_BEQ     all_registers_1c 50    1        
B_type_BEQ     all_registers_1d 41    1        
B_type_BEQ     all_registers_1e 35    1        
B_type_BEQ     all_registers_1f 37    1        
B_type_BNE     all_registers_00 43    1        
B_type_BNE     all_registers_01 46    1        
B_type_BNE     all_registers_02 38    1        
B_type_BNE     all_registers_03 40    1        
B_type_BNE     all_registers_04 32    1        
B_type_BNE     all_registers_05 50    1        
B_type_BNE     all_registers_06 45    1        
B_type_BNE     all_registers_07 48    1        
B_type_BNE     all_registers_08 44    1        
B_type_BNE     all_registers_09 47    1        
B_type_BNE     all_registers_0a 53    1        
B_type_BNE     all_registers_0b 41    1        
B_type_BNE     all_registers_0c 38    1        
B_type_BNE     all_registers_0d 44    1        
B_type_BNE     all_registers_0e 43    1        
B_type_BNE     all_registers_0f 40    1        
B_type_BNE     all_registers_10 42    1        
B_type_BNE     all_registers_11 36    1        
B_type_BNE     all_registers_12 55    1        
B_type_BNE     all_registers_13 44    1        
B_type_BNE     all_registers_14 39    1        
B_type_BNE     all_registers_15 31    1        
B_type_BNE     all_registers_16 46    1        
B_type_BNE     all_registers_17 48    1        
B_type_BNE     all_registers_18 35    1        
B_type_BNE     all_registers_19 45    1        
B_type_BNE     all_registers_1a 40    1        
B_type_BNE     all_registers_1b 47    1        
B_type_BNE     all_registers_1c 45    1        
B_type_BNE     all_registers_1d 43    1        
B_type_BNE     all_registers_1e 48    1        
B_type_BNE     all_registers_1f 41    1        
S_type_SW      all_registers_00 14    1        
S_type_SW      all_registers_01 13    1        
S_type_SW      all_registers_02 16    1        
S_type_SW      all_registers_03 10    1        
S_type_SW      all_registers_04 13    1        
S_type_SW      all_registers_05 19    1        
S_type_SW      all_registers_06 18    1        
S_type_SW      all_registers_07 19    1        
S_type_SW      all_registers_08 12    1        
S_type_SW      all_registers_09 9     1        
S_type_SW      all_registers_0a 18    1        
S_type_SW      all_registers_0b 18    1        
S_type_SW      all_registers_0c 17    1        
S_type_SW      all_registers_0d 15    1        
S_type_SW      all_registers_0e 10    1        
S_type_SW      all_registers_0f 15    1        
S_type_SW      all_registers_10 16    1        
S_type_SW      all_registers_11 22    1        
S_type_SW      all_registers_12 14    1        
S_type_SW      all_registers_13 16    1        
S_type_SW      all_registers_14 24    1        
S_type_SW      all_registers_15 9     1        
S_type_SW      all_registers_16 16    1        
S_type_SW      all_registers_17 14    1        
S_type_SW      all_registers_18 18    1        
S_type_SW      all_registers_19 10    1        
S_type_SW      all_registers_1a 24    1        
S_type_SW      all_registers_1b 19    1        
S_type_SW      all_registers_1c 15    1        
S_type_SW      all_registers_1d 13    1        
S_type_SW      all_registers_1e 14    1        
S_type_SW      all_registers_1f 21    1        
J_type_JAL     all_registers_00 17    1        
J_type_JAL     all_registers_01 19    1        
J_type_JAL     all_registers_02 20    1        
J_type_JAL     all_registers_03 13    1        
J_type_JAL     all_registers_04 6     1        
J_type_JAL     all_registers_05 14    1        
J_type_JAL     all_registers_06 8     1        
J_type_JAL     all_registers_07 14    1        
J_type_JAL     all_registers_08 5     1        
J_type_JAL     all_registers_09 10    1        
J_type_JAL     all_registers_0a 10    1        
J_type_JAL     all_registers_0b 19    1        
J_type_JAL     all_registers_0c 10    1        
J_type_JAL     all_registers_0d 21    1        
J_type_JAL     all_registers_0e 11    1        
J_type_JAL     all_registers_0f 11    1        
J_type_JAL     all_registers_10 11    1        
J_type_JAL     all_registers_11 18    1        
J_type_JAL     all_registers_12 13    1        
J_type_JAL     all_registers_13 7     1        
J_type_JAL     all_registers_14 13    1        
J_type_JAL     all_registers_15 12    1        
J_type_JAL     all_registers_16 13    1        
J_type_JAL     all_registers_17 13    1        
J_type_JAL     all_registers_18 7     1        
J_type_JAL     all_registers_19 13    1        
J_type_JAL     all_registers_1a 24    1        
J_type_JAL     all_registers_1b 11    1        
J_type_JAL     all_registers_1c 18    1        
J_type_JAL     all_registers_1d 9     1        
J_type_JAL     all_registers_1e 24    1        
J_type_JAL     all_registers_1f 8     1        
I_type_ADDI    all_registers_00 22    1        
I_type_ADDI    all_registers_01 13    1        
I_type_ADDI    all_registers_02 26    1        
I_type_ADDI    all_registers_03 16    1        
I_type_ADDI    all_registers_04 29    1        
I_type_ADDI    all_registers_05 26    1        
I_type_ADDI    all_registers_06 29    1        
I_type_ADDI    all_registers_07 23    1        
I_type_ADDI    all_registers_08 19    1        
I_type_ADDI    all_registers_09 27    1        
I_type_ADDI    all_registers_0a 23    1        
I_type_ADDI    all_registers_0b 18    1        
I_type_ADDI    all_registers_0c 9     1        
I_type_ADDI    all_registers_0d 33    1        
I_type_ADDI    all_registers_0e 18    1        
I_type_ADDI    all_registers_0f 17    1        
I_type_ADDI    all_registers_10 23    1        
I_type_ADDI    all_registers_11 27    1        
I_type_ADDI    all_registers_12 26    1        
I_type_ADDI    all_registers_13 26    1        
I_type_ADDI    all_registers_14 21    1        
I_type_ADDI    all_registers_15 16    1        
I_type_ADDI    all_registers_16 23    1        
I_type_ADDI    all_registers_17 20    1        
I_type_ADDI    all_registers_18 22    1        
I_type_ADDI    all_registers_19 22    1        
I_type_ADDI    all_registers_1a 13    1        
I_type_ADDI    all_registers_1b 20    1        
I_type_ADDI    all_registers_1c 24    1        
I_type_ADDI    all_registers_1d 15    1        
I_type_ADDI    all_registers_1e 21    1        
I_type_ADDI    all_registers_1f 14    1        
I_type_ANDI    all_registers_00 20    1        
I_type_ANDI    all_registers_01 12    1        
I_type_ANDI    all_registers_02 34    1        
I_type_ANDI    all_registers_03 15    1        
I_type_ANDI    all_registers_04 19    1        
I_type_ANDI    all_registers_05 23    1        
I_type_ANDI    all_registers_06 24    1        
I_type_ANDI    all_registers_07 29    1        
I_type_ANDI    all_registers_08 15    1        
I_type_ANDI    all_registers_09 16    1        
I_type_ANDI    all_registers_0a 19    1        
I_type_ANDI    all_registers_0b 21    1        
I_type_ANDI    all_registers_0c 17    1        
I_type_ANDI    all_registers_0d 24    1        
I_type_ANDI    all_registers_0e 14    1        
I_type_ANDI    all_registers_0f 16    1        
I_type_ANDI    all_registers_10 29    1        
I_type_ANDI    all_registers_11 21    1        
I_type_ANDI    all_registers_12 30    1        
I_type_ANDI    all_registers_13 17    1        
I_type_ANDI    all_registers_14 16    1        
I_type_ANDI    all_registers_15 11    1        
I_type_ANDI    all_registers_16 26    1        
I_type_ANDI    all_registers_17 15    1        
I_type_ANDI    all_registers_18 24    1        
I_type_ANDI    all_registers_19 12    1        
I_type_ANDI    all_registers_1a 16    1        
I_type_ANDI    all_registers_1b 15    1        
I_type_ANDI    all_registers_1c 23    1        
I_type_ANDI    all_registers_1d 21    1        
I_type_ANDI    all_registers_1e 22    1        
I_type_ANDI    all_registers_1f 29    1        
I_type_ORI     all_registers_00 14    1        
I_type_ORI     all_registers_01 18    1        
I_type_ORI     all_registers_02 26    1        
I_type_ORI     all_registers_03 19    1        
I_type_ORI     all_registers_04 20    1        
I_type_ORI     all_registers_05 21    1        
I_type_ORI     all_registers_06 27    1        
I_type_ORI     all_registers_07 25    1        
I_type_ORI     all_registers_08 13    1        
I_type_ORI     all_registers_09 18    1        
I_type_ORI     all_registers_0a 13    1        
I_type_ORI     all_registers_0b 16    1        
I_type_ORI     all_registers_0c 22    1        
I_type_ORI     all_registers_0d 28    1        
I_type_ORI     all_registers_0e 15    1        
I_type_ORI     all_registers_0f 17    1        
I_type_ORI     all_registers_10 18    1        
I_type_ORI     all_registers_11 20    1        
I_type_ORI     all_registers_12 22    1        
I_type_ORI     all_registers_13 18    1        
I_type_ORI     all_registers_14 24    1        
I_type_ORI     all_registers_15 10    1        
I_type_ORI     all_registers_16 29    1        
I_type_ORI     all_registers_17 19    1        
I_type_ORI     all_registers_18 19    1        
I_type_ORI     all_registers_19 20    1        
I_type_ORI     all_registers_1a 23    1        
I_type_ORI     all_registers_1b 22    1        
I_type_ORI     all_registers_1c 23    1        
I_type_ORI     all_registers_1d 26    1        
I_type_ORI     all_registers_1e 29    1        
I_type_ORI     all_registers_1f 17    1        
I_type_LW      all_registers_00 19    1        
I_type_LW      all_registers_01 13    1        
I_type_LW      all_registers_02 11    1        
I_type_LW      all_registers_03 13    1        
I_type_LW      all_registers_04 16    1        
I_type_LW      all_registers_05 10    1        
I_type_LW      all_registers_06 15    1        
I_type_LW      all_registers_07 14    1        
I_type_LW      all_registers_08 12    1        
I_type_LW      all_registers_09 7     1        
I_type_LW      all_registers_0a 10    1        
I_type_LW      all_registers_0b 17    1        
I_type_LW      all_registers_0c 14    1        
I_type_LW      all_registers_0d 8     1        
I_type_LW      all_registers_0e 11    1        
I_type_LW      all_registers_0f 10    1        
I_type_LW      all_registers_10 6     1        
I_type_LW      all_registers_11 17    1        
I_type_LW      all_registers_12 14    1        
I_type_LW      all_registers_13 18    1        
I_type_LW      all_registers_14 19    1        
I_type_LW      all_registers_15 8     1        
I_type_LW      all_registers_16 10    1        
I_type_LW      all_registers_17 17    1        
I_type_LW      all_registers_18 10    1        
I_type_LW      all_registers_19 112   1        
I_type_LW      all_registers_1a 12    1        
I_type_LW      all_registers_1b 12    1        
I_type_LW      all_registers_1c 13    1        
I_type_LW      all_registers_1d 9     1        
I_type_LW      all_registers_1e 20    1        
I_type_LW      all_registers_1f 7     1        
I_type_JALR    all_registers_00 14    1        
I_type_JALR    all_registers_01 12    1        
I_type_JALR    all_registers_02 8     1        
I_type_JALR    all_registers_03 11    1        
I_type_JALR    all_registers_04 3     1        
I_type_JALR    all_registers_05 16    1        
I_type_JALR    all_registers_06 7     1        
I_type_JALR    all_registers_07 13    1        
I_type_JALR    all_registers_08 14    1        
I_type_JALR    all_registers_09 9     1        
I_type_JALR    all_registers_0a 10    1        
I_type_JALR    all_registers_0b 15    1        
I_type_JALR    all_registers_0c 3     1        
I_type_JALR    all_registers_0d 16    1        
I_type_JALR    all_registers_0e 11    1        
I_type_JALR    all_registers_0f 8     1        
I_type_JALR    all_registers_10 10    1        
I_type_JALR    all_registers_11 21    1        
I_type_JALR    all_registers_12 11    1        
I_type_JALR    all_registers_13 16    1        
I_type_JALR    all_registers_14 18    1        
I_type_JALR    all_registers_15 13    1        
I_type_JALR    all_registers_16 8     1        
I_type_JALR    all_registers_17 14    1        
I_type_JALR    all_registers_18 15    1        
I_type_JALR    all_registers_19 8     1        
I_type_JALR    all_registers_1a 10    1        
I_type_JALR    all_registers_1b 16    1        
I_type_JALR    all_registers_1c 12    1        
I_type_JALR    all_registers_1d 7     1        
I_type_JALR    all_registers_1e 22    1        
I_type_JALR    all_registers_1f 10    1        


User Defined Cross Bins for R_instr_src2_cross


Bins

NAME        COUNT AT LEAST 
r_type_src2 3660  1        


-------------------------------------------------------------------------------

Summary for Cross R_instr_dst_cross


Samples crossed: instruction_cp rd_cp
CATEGORY                           EXPECTED UNCOVERED COVERED PERCENT MISSING 
TOTAL                              289      0         289     100.00          
Automatically Generated Cross Bins 288      0         288     100.00          
User Defined Cross Bins            1        0         1       100.00          


Automatically Generated Cross Bins for R_instr_dst_cross


Bins

instruction_cp rd_cp            COUNT AT LEAST 
B_type_BEQ     all_registers_00 13    1        
B_type_BEQ     all_registers_01 10    1        
B_type_BEQ     all_registers_02 11    1        
B_type_BEQ     all_registers_03 9     1        
B_type_BEQ     all_registers_04 8     1        
B_type_BEQ     all_registers_05 11    1        
B_type_BEQ     all_registers_06 18    1        
B_type_BEQ     all_registers_07 1019  1        
B_type_BEQ     all_registers_08 17    1        
B_type_BEQ     all_registers_09 9     1        
B_type_BEQ     all_registers_0a 7     1        
B_type_BEQ     all_registers_0b 9     1        
B_type_BEQ     all_registers_0c 9     1        
B_type_BEQ     all_registers_0d 9     1        
B_type_BEQ     all_registers_0e 13    1        
B_type_BEQ     all_registers_0f 11    1        
B_type_BEQ     all_registers_10 7     1        
B_type_BEQ     all_registers_11 12    1        
B_type_BEQ     all_registers_12 9     1        
B_type_BEQ     all_registers_13 16    1        
B_type_BEQ     all_registers_14 17    1        
B_type_BEQ     all_registers_15 9     1        
B_type_BEQ     all_registers_16 14    1        
B_type_BEQ     all_registers_17 25    1        
B_type_BEQ     all_registers_18 10    1        
B_type_BEQ     all_registers_19 5     1        
B_type_BEQ     all_registers_1a 9     1        
B_type_BEQ     all_registers_1b 15    1        
B_type_BEQ     all_registers_1c 13    1        
B_type_BEQ     all_registers_1d 6     1        
B_type_BEQ     all_registers_1e 16    1        
B_type_BEQ     all_registers_1f 12    1        
B_type_BNE     all_registers_00 12    1        
B_type_BNE     all_registers_01 8     1        
B_type_BNE     all_registers_02 5     1        
B_type_BNE     all_registers_03 13    1        
B_type_BNE     all_registers_04 8     1        
B_type_BNE     all_registers_05 14    1        
B_type_BNE     all_registers_06 15    1        
B_type_BNE     all_registers_07 1014  1        
B_type_BNE     all_registers_08 10    1        
B_type_BNE     all_registers_09 10    1        
B_type_BNE     all_registers_0a 13    1        
B_type_BNE     all_registers_0b 13    1        
B_type_BNE     all_registers_0c 19    1        
B_type_BNE     all_registers_0d 7     1        
B_type_BNE     all_registers_0e 21    1        
B_type_BNE     all_registers_0f 11    1        
B_type_BNE     all_registers_10 13    1        
B_type_BNE     all_registers_11 11    1        
B_type_BNE     all_registers_12 9     1        
B_type_BNE     all_registers_13 11    1        
B_type_BNE     all_registers_14 13    1        
B_type_BNE     all_registers_15 10    1        
B_type_BNE     all_registers_16 14    1        
B_type_BNE     all_registers_17 14    1        
B_type_BNE     all_registers_18 4     1        
B_type_BNE     all_registers_19 11    1        
B_type_BNE     all_registers_1a 19    1        
B_type_BNE     all_registers_1b 8     1        
B_type_BNE     all_registers_1c 7     1        
B_type_BNE     all_registers_1d 15    1        
B_type_BNE     all_registers_1e 9     1        
B_type_BNE     all_registers_1f 16    1        
S_type_SW      all_registers_00 114   1        
S_type_SW      all_registers_01 10    1        
S_type_SW      all_registers_02 11    1        
S_type_SW      all_registers_03 14    1        
S_type_SW      all_registers_04 10    1        
S_type_SW      all_registers_05 10    1        
S_type_SW      all_registers_06 11    1        
S_type_SW      all_registers_07 18    1        
S_type_SW      all_registers_08 14    1        
S_type_SW      all_registers_09 10    1        
S_type_SW      all_registers_0a 11    1        
S_type_SW      all_registers_0b 11    1        
S_type_SW      all_registers_0c 12    1        
S_type_SW      all_registers_0d 12    1        
S_type_SW      all_registers_0e 15    1        
S_type_SW      all_registers_0f 13    1        
S_type_SW      all_registers_10 8     1        
S_type_SW      all_registers_11 14    1        
S_type_SW      all_registers_12 19    1        
S_type_SW      all_registers_13 13    1        
S_type_SW      all_registers_14 11    1        
S_type_SW      all_registers_15 7     1        
S_type_SW      all_registers_16 17    1        
S_type_SW      all_registers_17 13    1        
S_type_SW      all_registers_18 5     1        
S_type_SW      all_registers_19 15    1        
S_type_SW      all_registers_1a 14    1        
S_type_SW      all_registers_1b 11    1        
S_type_SW      all_registers_1c 11    1        
S_type_SW      all_registers_1d 13    1        
S_type_SW      all_registers_1e 20    1        
S_type_SW      all_registers_1f 14    1        
J_type_JAL     all_registers_00 41    1        
J_type_JAL     all_registers_01 41    1        
J_type_JAL     all_registers_02 52    1        
J_type_JAL     all_registers_03 36    1        
J_type_JAL     all_registers_04 33    1        
J_type_JAL     all_registers_05 37    1        
J_type_JAL     all_registers_06 43    1        
J_type_JAL     all_registers_07 48    1        
J_type_JAL     all_registers_08 53    1        
J_type_JAL     all_registers_09 48    1        
J_type_JAL     all_registers_0a 54    1        
J_type_JAL     all_registers_0b 45    1        
J_type_JAL     all_registers_0c 46    1        
J_type_JAL     all_registers_0d 45    1        
J_type_JAL     all_registers_0e 42    1        
J_type_JAL     all_registers_0f 46    1        
J_type_JAL     all_registers_10 50    1        
J_type_JAL     all_registers_11 44    1        
J_type_JAL     all_registers_12 41    1        
J_type_JAL     all_registers_13 42    1        
J_type_JAL     all_registers_14 47    1        
J_type_JAL     all_registers_15 47    1        
J_type_JAL     all_registers_16 54    1        
J_type_JAL     all_registers_17 36    1        
J_type_JAL     all_registers_18 46    1        
J_type_JAL     all_registers_19 39    1        
J_type_JAL     all_registers_1a 45    1        
J_type_JAL     all_registers_1b 50    1        
J_type_JAL     all_registers_1c 48    1        
J_type_JAL     all_registers_1d 51    1        
J_type_JAL     all_registers_1e 43    1        
J_type_JAL     all_registers_1f 30    1        
I_type_ADDI    all_registers_00 70    1        
I_type_ADDI    all_registers_01 43    1        
I_type_ADDI    all_registers_02 62    1        
I_type_ADDI    all_registers_03 56    1        
I_type_ADDI    all_registers_04 60    1        
I_type_ADDI    all_registers_05 75    1        
I_type_ADDI    all_registers_06 51    1        
I_type_ADDI    all_registers_07 72    1        
I_type_ADDI    all_registers_08 70    1        
I_type_ADDI    all_registers_09 65    1        
I_type_ADDI    all_registers_0a 74    1        
I_type_ADDI    all_registers_0b 77    1        
I_type_ADDI    all_registers_0c 67    1        
I_type_ADDI    all_registers_0d 80    1        
I_type_ADDI    all_registers_0e 71    1        
I_type_ADDI    all_registers_0f 59    1        
I_type_ADDI    all_registers_10 65    1        
I_type_ADDI    all_registers_11 55    1        
I_type_ADDI    all_registers_12 73    1        
I_type_ADDI    all_registers_13 65    1        
I_type_ADDI    all_registers_14 85    1        
I_type_ADDI    all_registers_15 78    1        
I_type_ADDI    all_registers_16 62    1        
I_type_ADDI    all_registers_17 54    1        
I_type_ADDI    all_registers_18 59    1        
I_type_ADDI    all_registers_19 76    1        
I_type_ADDI    all_registers_1a 60    1        
I_type_ADDI    all_registers_1b 42    1        
I_type_ADDI    all_registers_1c 80    1        
I_type_ADDI    all_registers_1d 60    1        
I_type_ADDI    all_registers_1e 63    1        
I_type_ADDI    all_registers_1f 63    1        
I_type_ANDI    all_registers_00 14    1        
I_type_ANDI    all_registers_01 27    1        
I_type_ANDI    all_registers_02 15    1        
I_type_ANDI    all_registers_03 16    1        
I_type_ANDI    all_registers_04 23    1        
I_type_ANDI    all_registers_05 27    1        
I_type_ANDI    all_registers_06 22    1        
I_type_ANDI    all_registers_07 31    1        
I_type_ANDI    all_registers_08 19    1        
I_type_ANDI    all_registers_09 23    1        
I_type_ANDI    all_registers_0a 19    1        
I_type_ANDI    all_registers_0b 21    1        
I_type_ANDI    all_registers_0c 15    1        
I_type_ANDI    all_registers_0d 31    1        
I_type_ANDI    all_registers_0e 14    1        
I_type_ANDI    all_registers_0f 17    1        
I_type_ANDI    all_registers_10 18    1        
I_type_ANDI    all_registers_11 17    1        
I_type_ANDI    all_registers_12 17    1        
I_type_ANDI    all_registers_13 26    1        
I_type_ANDI    all_registers_14 17    1        
I_type_ANDI    all_registers_15 31    1        
I_type_ANDI    all_registers_16 10    1        
I_type_ANDI    all_registers_17 22    1        
I_type_ANDI    all_registers_18 18    1        
I_type_ANDI    all_registers_19 20    1        
I_type_ANDI    all_registers_1a 14    1        
I_type_ANDI    all_registers_1b 20    1        
I_type_ANDI    all_registers_1c 18    1        
I_type_ANDI    all_registers_1d 17    1        
I_type_ANDI    all_registers_1e 25    1        
I_type_ANDI    all_registers_1f 22    1        
I_type_ORI     all_registers_00 18    1        
I_type_ORI     all_registers_01 13    1        
I_type_ORI     all_registers_02 19    1        
I_type_ORI     all_registers_03 19    1        
I_type_ORI     all_registers_04 20    1        
I_type_ORI     all_registers_05 19    1        
I_type_ORI     all_registers_06 33    1        
I_type_ORI     all_registers_07 17    1        
I_type_ORI     all_registers_08 23    1        
I_type_ORI     all_registers_09 25    1        
I_type_ORI     all_registers_0a 19    1        
I_type_ORI     all_registers_0b 19    1        
I_type_ORI     all_registers_0c 30    1        
I_type_ORI     all_registers_0d 20    1        
I_type_ORI     all_registers_0e 21    1        
I_type_ORI     all_registers_0f 17    1        
I_type_ORI     all_registers_10 21    1        
I_type_ORI     all_registers_11 18    1        
I_type_ORI     all_registers_12 29    1        
I_type_ORI     all_registers_13 17    1        
I_type_ORI     all_registers_14 20    1        
I_type_ORI     all_registers_15 15    1        
I_type_ORI     all_registers_16 22    1        
I_type_ORI     all_registers_17 31    1        
I_type_ORI     all_registers_18 15    1        
I_type_ORI     all_registers_19 20    1        
I_type_ORI     all_registers_1a 16    1        
I_type_ORI     all_registers_1b 21    1        
I_type_ORI     all_registers_1c 15    1        
I_type_ORI     all_registers_1d 18    1        
I_type_ORI     all_registers_1e 20    1        
I_type_ORI     all_registers_1f 21    1        
I_type_LW      all_registers_00 14    1        
I_type_LW      all_registers_01 13    1        
I_type_LW      all_registers_02 17    1        
I_type_LW      all_registers_03 16    1        
I_type_LW      all_registers_04 14    1        
I_type_LW      all_registers_05 17    1        
I_type_LW      all_registers_06 12    1        
I_type_LW      all_registers_07 14    1        
I_type_LW      all_registers_08 18    1        
I_type_LW      all_registers_09 16    1        
I_type_LW      all_registers_0a 10    1        
I_type_LW      all_registers_0b 13    1        
I_type_LW      all_registers_0c 15    1        
I_type_LW      all_registers_0d 14    1        
I_type_LW      all_registers_0e 17    1        
I_type_LW      all_registers_0f 16    1        
I_type_LW      all_registers_10 19    1        
I_type_LW      all_registers_11 12    1        
I_type_LW      all_registers_12 14    1        
I_type_LW      all_registers_13 16    1        
I_type_LW      all_registers_14 25    1        
I_type_LW      all_registers_15 19    1        
I_type_LW      all_registers_16 18    1        
I_type_LW      all_registers_17 17    1        
I_type_LW      all_registers_18 14    1        
I_type_LW      all_registers_19 10    1        
I_type_LW      all_registers_1a 20    1        
I_type_LW      all_registers_1b 19    1        
I_type_LW      all_registers_1c 10    1        
I_type_LW      all_registers_1d 17    1        
I_type_LW      all_registers_1e 18    1        
I_type_LW      all_registers_1f 20    1        
I_type_JALR    all_registers_00 37    1        
I_type_JALR    all_registers_01 48    1        
I_type_JALR    all_registers_02 41    1        
I_type_JALR    all_registers_03 48    1        
I_type_JALR    all_registers_04 32    1        
I_type_JALR    all_registers_05 43    1        
I_type_JALR    all_registers_06 39    1        
I_type_JALR    all_registers_07 36    1        
I_type_JALR    all_registers_08 35    1        
I_type_JALR    all_registers_09 43    1        
I_type_JALR    all_registers_0a 39    1        
I_type_JALR    all_registers_0b 50    1        
I_type_JALR    all_registers_0c 52    1        
I_type_JALR    all_registers_0d 55    1        
I_type_JALR    all_registers_0e 57    1        
I_type_JALR    all_registers_0f 47    1        
I_type_JALR    all_registers_10 46    1        
I_type_JALR    all_registers_11 51    1        
I_type_JALR    all_registers_12 45    1        
I_type_JALR    all_registers_13 38    1        
I_type_JALR    all_registers_14 49    1        
I_type_JALR    all_registers_15 34    1        
I_type_JALR    all_registers_16 43    1        
I_type_JALR    all_registers_17 41    1        
I_type_JALR    all_registers_18 37    1        
I_type_JALR    all_registers_19 53    1        
I_type_JALR    all_registers_1a 38    1        
I_type_JALR    all_registers_1b 44    1        
I_type_JALR    all_registers_1c 43    1        
I_type_JALR    all_registers_1d 43    1        
I_type_JALR    all_registers_1e 34    1        
I_type_JALR    all_registers_1f 40    1        


User Defined Cross Bins for R_instr_dst_cross


Bins

NAME      COUNT AT LEAST 
r_type_rd 3660  1        


-------------------------------------------------------------------------------

Summary for Cross I_instr_src1_cross


Samples crossed: instruction_cp rs1_cp
CATEGORY                           EXPECTED UNCOVERED COVERED PERCENT MISSING 
TOTAL                              257      0         257     100.00          
Automatically Generated Cross Bins 256      0         256     100.00          
User Defined Cross Bins            1        0         1       100.00          


Automatically Generated Cross Bins for I_instr_src1_cross


Bins

instruction_cp rs1_cp           COUNT AT LEAST 
B_type_BEQ     all_registers_00 47    1        
B_type_BEQ     all_registers_01 48    1        
B_type_BEQ     all_registers_02 38    1        
B_type_BEQ     all_registers_03 39    1        
B_type_BEQ     all_registers_04 52    1        
B_type_BEQ     all_registers_05 41    1        
B_type_BEQ     all_registers_06 53    1        
B_type_BEQ     all_registers_07 36    1        
B_type_BEQ     all_registers_08 52    1        
B_type_BEQ     all_registers_09 44    1        
B_type_BEQ     all_registers_0a 37    1        
B_type_BEQ     all_registers_0b 49    1        
B_type_BEQ     all_registers_0c 33    1        
B_type_BEQ     all_registers_0d 37    1        
B_type_BEQ     all_registers_0e 41    1        
B_type_BEQ     all_registers_0f 47    1        
B_type_BEQ     all_registers_10 44    1        
B_type_BEQ     all_registers_11 55    1        
B_type_BEQ     all_registers_12 48    1        
B_type_BEQ     all_registers_13 46    1        
B_type_BEQ     all_registers_14 54    1        
B_type_BEQ     all_registers_15 55    1        
B_type_BEQ     all_registers_16 36    1        
B_type_BEQ     all_registers_17 23    1        
B_type_BEQ     all_registers_18 52    1        
B_type_BEQ     all_registers_19 33    1        
B_type_BEQ     all_registers_1a 36    1        
B_type_BEQ     all_registers_1b 34    1        
B_type_BEQ     all_registers_1c 49    1        
B_type_BEQ     all_registers_1d 36    1        
B_type_BEQ     all_registers_1e 37    1        
B_type_BEQ     all_registers_1f 46    1        
B_type_BNE     all_registers_00 40    1        
B_type_BNE     all_registers_01 42    1        
B_type_BNE     all_registers_02 58    1        
B_type_BNE     all_registers_03 32    1        
B_type_BNE     all_registers_04 44    1        
B_type_BNE     all_registers_05 40    1        
B_type_BNE     all_registers_06 44    1        
B_type_BNE     all_registers_07 39    1        
B_type_BNE     all_registers_08 54    1        
B_type_BNE     all_registers_09 36    1        
B_type_BNE     all_registers_0a 47    1        
B_type_BNE     all_registers_0b 36    1        
B_type_BNE     all_registers_0c 42    1        
B_type_BNE     all_registers_0d 44    1        
B_type_BNE     all_registers_0e 39    1        
B_type_BNE     all_registers_0f 42    1        
B_type_BNE     all_registers_10 44    1        
B_type_BNE     all_registers_11 29    1        
B_type_BNE     all_registers_12 36    1        
B_type_BNE     all_registers_13 40    1        
B_type_BNE     all_registers_14 50    1        
B_type_BNE     all_registers_15 48    1        
B_type_BNE     all_registers_16 44    1        
B_type_BNE     all_registers_17 48    1        
B_type_BNE     all_registers_18 51    1        
B_type_BNE     all_registers_19 37    1        
B_type_BNE     all_registers_1a 54    1        
B_type_BNE     all_registers_1b 48    1        
B_type_BNE     all_registers_1c 49    1        
B_type_BNE     all_registers_1d 43    1        
B_type_BNE     all_registers_1e 40    1        
B_type_BNE     all_registers_1f 37    1        
S_type_SW      all_registers_00 9     1        
S_type_SW      all_registers_01 20    1        
S_type_SW      all_registers_02 12    1        
S_type_SW      all_registers_03 13    1        
S_type_SW      all_registers_04 15    1        
S_type_SW      all_registers_05 19    1        
S_type_SW      all_registers_06 15    1        
S_type_SW      all_registers_07 13    1        
S_type_SW      all_registers_08 21    1        
S_type_SW      all_registers_09 9     1        
S_type_SW      all_registers_0a 20    1        
S_type_SW      all_registers_0b 11    1        
S_type_SW      all_registers_0c 23    1        
S_type_SW      all_registers_0d 7     1        
S_type_SW      all_registers_0e 28    1        
S_type_SW      all_registers_0f 17    1        
S_type_SW      all_registers_10 12    1        
S_type_SW      all_registers_11 15    1        
S_type_SW      all_registers_12 10    1        
S_type_SW      all_registers_13 16    1        
S_type_SW      all_registers_14 17    1        
S_type_SW      all_registers_15 17    1        
S_type_SW      all_registers_16 14    1        
S_type_SW      all_registers_17 21    1        
S_type_SW      all_registers_18 14    1        
S_type_SW      all_registers_19 18    1        
S_type_SW      all_registers_1a 10    1        
S_type_SW      all_registers_1b 15    1        
S_type_SW      all_registers_1c 21    1        
S_type_SW      all_registers_1d 11    1        
S_type_SW      all_registers_1e 21    1        
S_type_SW      all_registers_1f 17    1        
J_type_JAL     all_registers_00 11    1        
J_type_JAL     all_registers_01 15    1        
J_type_JAL     all_registers_02 18    1        
J_type_JAL     all_registers_03 10    1        
J_type_JAL     all_registers_04 16    1        
J_type_JAL     all_registers_05 12    1        
J_type_JAL     all_registers_06 13    1        
J_type_JAL     all_registers_07 18    1        
J_type_JAL     all_registers_08 13    1        
J_type_JAL     all_registers_09 10    1        
J_type_JAL     all_registers_0a 7     1        
J_type_JAL     all_registers_0b 18    1        
J_type_JAL     all_registers_0c 17    1        
J_type_JAL     all_registers_0d 7     1        
J_type_JAL     all_registers_0e 12    1        
J_type_JAL     all_registers_0f 20    1        
J_type_JAL     all_registers_10 15    1        
J_type_JAL     all_registers_11 18    1        
J_type_JAL     all_registers_12 11    1        
J_type_JAL     all_registers_13 14    1        
J_type_JAL     all_registers_14 1008  1        
J_type_JAL     all_registers_15 15    1        
J_type_JAL     all_registers_16 20    1        
J_type_JAL     all_registers_17 11    1        
J_type_JAL     all_registers_18 15    1        
J_type_JAL     all_registers_19 12    1        
J_type_JAL     all_registers_1a 17    1        
J_type_JAL     all_registers_1b 6     1        
J_type_JAL     all_registers_1c 8     1        
J_type_JAL     all_registers_1d 11    1        
J_type_JAL     all_registers_1e 14    1        
J_type_JAL     all_registers_1f 11    1        
R_type_ADD     all_registers_00 21    1        
R_type_ADD     all_registers_01 19    1        
R_type_ADD     all_registers_02 13    1        
R_type_ADD     all_registers_03 26    1        
R_type_ADD     all_registers_04 19    1        
R_type_ADD     all_registers_05 23    1        
R_type_ADD     all_registers_06 25    1        
R_type_ADD     all_registers_07 27    1        
R_type_ADD     all_registers_08 22    1        
R_type_ADD     all_registers_09 26    1        
R_type_ADD     all_registers_0a 21    1        
R_type_ADD     all_registers_0b 18    1        
R_type_ADD     all_registers_0c 20    1        
R_type_ADD     all_registers_0d 22    1        
R_type_ADD     all_registers_0e 16    1        
R_type_ADD     all_registers_0f 27    1        
R_type_ADD     all_registers_10 17    1        
R_type_ADD     all_registers_11 19    1        
R_type_ADD     all_registers_12 29    1        
R_type_ADD     all_registers_13 19    1        
R_type_ADD     all_registers_14 17    1        
R_type_ADD     all_registers_15 13    1        
R_type_ADD     all_registers_16 22    1        
R_type_ADD     all_registers_17 33    1        
R_type_ADD     all_registers_18 21    1        
R_type_ADD     all_registers_19 17    1        
R_type_ADD     all_registers_1a 21    1        
R_type_ADD     all_registers_1b 25    1        
R_type_ADD     all_registers_1c 27    1        
R_type_ADD     all_registers_1d 16    1        
R_type_ADD     all_registers_1e 20    1        
R_type_ADD     all_registers_1f 25    1        
R_type_SUB     all_registers_00 58    1        
R_type_SUB     all_registers_01 57    1        
R_type_SUB     all_registers_02 71    1        
R_type_SUB     all_registers_03 38    1        
R_type_SUB     all_registers_04 59    1        
R_type_SUB     all_registers_05 55    1        
R_type_SUB     all_registers_06 69    1        
R_type_SUB     all_registers_07 69    1        
R_type_SUB     all_registers_08 48    1        
R_type_SUB     all_registers_09 50    1        
R_type_SUB     all_registers_0a 52    1        
R_type_SUB     all_registers_0b 45    1        
R_type_SUB     all_registers_0c 62    1        
R_type_SUB     all_registers_0d 59    1        
R_type_SUB     all_registers_0e 53    1        
R_type_SUB     all_registers_0f 49    1        
R_type_SUB     all_registers_10 46    1        
R_type_SUB     all_registers_11 57    1        
R_type_SUB     all_registers_12 63    1        
R_type_SUB     all_registers_13 46    1        
R_type_SUB     all_registers_14 43    1        
R_type_SUB     all_registers_15 45    1        
R_type_SUB     all_registers_16 59    1        
R_type_SUB     all_registers_17 53    1        
R_type_SUB     all_registers_18 52    1        
R_type_SUB     all_registers_19 46    1        
R_type_SUB     all_registers_1a 48    1        
R_type_SUB     all_registers_1b 67    1        
R_type_SUB     all_registers_1c 52    1        
R_type_SUB     all_registers_1d 52    1        
R_type_SUB     all_registers_1e 43    1        
R_type_SUB     all_registers_1f 48    1        
R_type_AND     all_registers_00 22    1        
R_type_AND     all_registers_01 14    1        
R_type_AND     all_registers_02 24    1        
R_type_AND     all_registers_03 24    1        
R_type_AND     all_registers_04 18    1        
R_type_AND     all_registers_05 22    1        
R_type_AND     all_registers_06 20    1        
R_type_AND     all_registers_07 22    1        
R_type_AND     all_registers_08 12    1        
R_type_AND     all_registers_09 12    1        
R_type_AND     all_registers_0a 18    1        
R_type_AND     all_registers_0b 24    1        
R_type_AND     all_registers_0c 21    1        
R_type_AND     all_registers_0d 25    1        
R_type_AND     all_registers_0e 13    1        
R_type_AND     all_registers_0f 13    1        
R_type_AND     all_registers_10 17    1        
R_type_AND     all_registers_11 23    1        
R_type_AND     all_registers_12 14    1        
R_type_AND     all_registers_13 17    1        
R_type_AND     all_registers_14 18    1        
R_type_AND     all_registers_15 16    1        
R_type_AND     all_registers_16 25    1        
R_type_AND     all_registers_17 19    1        
R_type_AND     all_registers_18 25    1        
R_type_AND     all_registers_19 19    1        
R_type_AND     all_registers_1a 25    1        
R_type_AND     all_registers_1b 22    1        
R_type_AND     all_registers_1c 24    1        
R_type_AND     all_registers_1d 18    1        
R_type_AND     all_registers_1e 13    1        
R_type_AND     all_registers_1f 13    1        
R_type_OR      all_registers_00 19    1        
R_type_OR      all_registers_01 22    1        
R_type_OR      all_registers_02 20    1        
R_type_OR      all_registers_03 14    1        
R_type_OR      all_registers_04 28    1        
R_type_OR      all_registers_05 21    1        
R_type_OR      all_registers_06 20    1        
R_type_OR      all_registers_07 23    1        
R_type_OR      all_registers_08 14    1        
R_type_OR      all_registers_09 14    1        
R_type_OR      all_registers_0a 16    1        
R_type_OR      all_registers_0b 21    1        
R_type_OR      all_registers_0c 18    1        
R_type_OR      all_registers_0d 21    1        
R_type_OR      all_registers_0e 15    1        
R_type_OR      all_registers_0f 20    1        
R_type_OR      all_registers_10 17    1        
R_type_OR      all_registers_11 19    1        
R_type_OR      all_registers_12 17    1        
R_type_OR      all_registers_13 21    1        
R_type_OR      all_registers_14 16    1        
R_type_OR      all_registers_15 21    1        
R_type_OR      all_registers_16 17    1        
R_type_OR      all_registers_17 25    1        
R_type_OR      all_registers_18 23    1        
R_type_OR      all_registers_19 25    1        
R_type_OR      all_registers_1a 27    1        
R_type_OR      all_registers_1b 21    1        
R_type_OR      all_registers_1c 10    1        
R_type_OR      all_registers_1d 21    1        
R_type_OR      all_registers_1e 41    1        
R_type_OR      all_registers_1f 21    1        


User Defined Cross Bins for I_instr_src1_cross


Bins

NAME        COUNT AT LEAST 
i_type_src1 5274  1        


-------------------------------------------------------------------------------

Summary for Cross I_instr_rd_cross


Samples crossed: instruction_cp rd_cp
CATEGORY                           EXPECTED UNCOVERED COVERED PERCENT MISSING 
TOTAL                              257      0         257     100.00          
Automatically Generated Cross Bins 256      0         256     100.00          
User Defined Cross Bins            1        0         1       100.00          


Automatically Generated Cross Bins for I_instr_rd_cross


Bins

instruction_cp rd_cp            COUNT AT LEAST 
B_type_BEQ     all_registers_00 13    1        
B_type_BEQ     all_registers_01 10    1        
B_type_BEQ     all_registers_02 11    1        
B_type_BEQ     all_registers_03 9     1        
B_type_BEQ     all_registers_04 8     1        
B_type_BEQ     all_registers_05 11    1        
B_type_BEQ     all_registers_06 18    1        
B_type_BEQ     all_registers_07 1019  1        
B_type_BEQ     all_registers_08 17    1        
B_type_BEQ     all_registers_09 9     1        
B_type_BEQ     all_registers_0a 7     1        
B_type_BEQ     all_registers_0b 9     1        
B_type_BEQ     all_registers_0c 9     1        
B_type_BEQ     all_registers_0d 9     1        
B_type_BEQ     all_registers_0e 13    1        
B_type_BEQ     all_registers_0f 11    1        
B_type_BEQ     all_registers_10 7     1        
B_type_BEQ     all_registers_11 12    1        
B_type_BEQ     all_registers_12 9     1        
B_type_BEQ     all_registers_13 16    1        
B_type_BEQ     all_registers_14 17    1        
B_type_BEQ     all_registers_15 9     1        
B_type_BEQ     all_registers_16 14    1        
B_type_BEQ     all_registers_17 25    1        
B_type_BEQ     all_registers_18 10    1        
B_type_BEQ     all_registers_19 5     1        
B_type_BEQ     all_registers_1a 9     1        
B_type_BEQ     all_registers_1b 15    1        
B_type_BEQ     all_registers_1c 13    1        
B_type_BEQ     all_registers_1d 6     1        
B_type_BEQ     all_registers_1e 16    1        
B_type_BEQ     all_registers_1f 12    1        
B_type_BNE     all_registers_00 12    1        
B_type_BNE     all_registers_01 8     1        
B_type_BNE     all_registers_02 5     1        
B_type_BNE     all_registers_03 13    1        
B_type_BNE     all_registers_04 8     1        
B_type_BNE     all_registers_05 14    1        
B_type_BNE     all_registers_06 15    1        
B_type_BNE     all_registers_07 1014  1        
B_type_BNE     all_registers_08 10    1        
B_type_BNE     all_registers_09 10    1        
B_type_BNE     all_registers_0a 13    1        
B_type_BNE     all_registers_0b 13    1        
B_type_BNE     all_registers_0c 19    1        
B_type_BNE     all_registers_0d 7     1        
B_type_BNE     all_registers_0e 21    1        
B_type_BNE     all_registers_0f 11    1        
B_type_BNE     all_registers_10 13    1        
B_type_BNE     all_registers_11 11    1        
B_type_BNE     all_registers_12 9     1        
B_type_BNE     all_registers_13 11    1        
B_type_BNE     all_registers_14 13    1        
B_type_BNE     all_registers_15 10    1        
B_type_BNE     all_registers_16 14    1        
B_type_BNE     all_registers_17 14    1        
B_type_BNE     all_registers_18 4     1        
B_type_BNE     all_registers_19 11    1        
B_type_BNE     all_registers_1a 19    1        
B_type_BNE     all_registers_1b 8     1        
B_type_BNE     all_registers_1c 7     1        
B_type_BNE     all_registers_1d 15    1        
B_type_BNE     all_registers_1e 9     1        
B_type_BNE     all_registers_1f 16    1        
S_type_SW      all_registers_00 114   1        
S_type_SW      all_registers_01 10    1        
S_type_SW      all_registers_02 11    1        
S_type_SW      all_registers_03 14    1        
S_type_SW      all_registers_04 10    1        
S_type_SW      all_registers_05 10    1        
S_type_SW      all_registers_06 11    1        
S_type_SW      all_registers_07 18    1        
S_type_SW      all_registers_08 14    1        
S_type_SW      all_registers_09 10    1        
S_type_SW      all_registers_0a 11    1        
S_type_SW      all_registers_0b 11    1        
S_type_SW      all_registers_0c 12    1        
S_type_SW      all_registers_0d 12    1        
S_type_SW      all_registers_0e 15    1        
S_type_SW      all_registers_0f 13    1        
S_type_SW      all_registers_10 8     1        
S_type_SW      all_registers_11 14    1        
S_type_SW      all_registers_12 19    1        
S_type_SW      all_registers_13 13    1        
S_type_SW      all_registers_14 11    1        
S_type_SW      all_registers_15 7     1        
S_type_SW      all_registers_16 17    1        
S_type_SW      all_registers_17 13    1        
S_type_SW      all_registers_18 5     1        
S_type_SW      all_registers_19 15    1        
S_type_SW      all_registers_1a 14    1        
S_type_SW      all_registers_1b 11    1        
S_type_SW      all_registers_1c 11    1        
S_type_SW      all_registers_1d 13    1        
S_type_SW      all_registers_1e 20    1        
S_type_SW      all_registers_1f 14    1        
J_type_JAL     all_registers_00 41    1        
J_type_JAL     all_registers_01 41    1        
J_type_JAL     all_registers_02 52    1        
J_type_JAL     all_registers_03 36    1        
J_type_JAL     all_registers_04 33    1        
J_type_JAL     all_registers_05 37    1        
J_type_JAL     all_registers_06 43    1        
J_type_JAL     all_registers_07 48    1        
J_type_JAL     all_registers_08 53    1        
J_type_JAL     all_registers_09 48    1        
J_type_JAL     all_registers_0a 54    1        
J_type_JAL     all_registers_0b 45    1        
J_type_JAL     all_registers_0c 46    1        
J_type_JAL     all_registers_0d 45    1        
J_type_JAL     all_registers_0e 42    1        
J_type_JAL     all_registers_0f 46    1        
J_type_JAL     all_registers_10 50    1        
J_type_JAL     all_registers_11 44    1        
J_type_JAL     all_registers_12 41    1        
J_type_JAL     all_registers_13 42    1        
J_type_JAL     all_registers_14 47    1        
J_type_JAL     all_registers_15 47    1        
J_type_JAL     all_registers_16 54    1        
J_type_JAL     all_registers_17 36    1        
J_type_JAL     all_registers_18 46    1        
J_type_JAL     all_registers_19 39    1        
J_type_JAL     all_registers_1a 45    1        
J_type_JAL     all_registers_1b 50    1        
J_type_JAL     all_registers_1c 48    1        
J_type_JAL     all_registers_1d 51    1        
J_type_JAL     all_registers_1e 43    1        
J_type_JAL     all_registers_1f 30    1        
R_type_ADD     all_registers_00 19    1        
R_type_ADD     all_registers_01 26    1        
R_type_ADD     all_registers_02 29    1        
R_type_ADD     all_registers_03 25    1        
R_type_ADD     all_registers_04 30    1        
R_type_ADD     all_registers_05 27    1        
R_type_ADD     all_registers_06 23    1        
R_type_ADD     all_registers_07 18    1        
R_type_ADD     all_registers_08 27    1        
R_type_ADD     all_registers_09 20    1        
R_type_ADD     all_registers_0a 21    1        
R_type_ADD     all_registers_0b 16    1        
R_type_ADD     all_registers_0c 23    1        
R_type_ADD     all_registers_0d 19    1        
R_type_ADD     all_registers_0e 25    1        
R_type_ADD     all_registers_0f 21    1        
R_type_ADD     all_registers_10 20    1        
R_type_ADD     all_registers_11 15    1        
R_type_ADD     all_registers_12 18    1        
R_type_ADD     all_registers_13 19    1        
R_type_ADD     all_registers_14 25    1        
R_type_ADD     all_registers_15 21    1        
R_type_ADD     all_registers_16 17    1        
R_type_ADD     all_registers_17 17    1        
R_type_ADD     all_registers_18 22    1        
R_type_ADD     all_registers_19 23    1        
R_type_ADD     all_registers_1a 12    1        
R_type_ADD     all_registers_1b 21    1        
R_type_ADD     all_registers_1c 26    1        
R_type_ADD     all_registers_1d 19    1        
R_type_ADD     all_registers_1e 22    1        
R_type_ADD     all_registers_1f 20    1        
R_type_SUB     all_registers_00 61    1        
R_type_SUB     all_registers_01 56    1        
R_type_SUB     all_registers_02 56    1        
R_type_SUB     all_registers_03 42    1        
R_type_SUB     all_registers_04 48    1        
R_type_SUB     all_registers_05 52    1        
R_type_SUB     all_registers_06 53    1        
R_type_SUB     all_registers_07 47    1        
R_type_SUB     all_registers_08 66    1        
R_type_SUB     all_registers_09 54    1        
R_type_SUB     all_registers_0a 51    1        
R_type_SUB     all_registers_0b 50    1        
R_type_SUB     all_registers_0c 70    1        
R_type_SUB     all_registers_0d 53    1        
R_type_SUB     all_registers_0e 48    1        
R_type_SUB     all_registers_0f 47    1        
R_type_SUB     all_registers_10 65    1        
R_type_SUB     all_registers_11 59    1        
R_type_SUB     all_registers_12 56    1        
R_type_SUB     all_registers_13 43    1        
R_type_SUB     all_registers_14 49    1        
R_type_SUB     all_registers_15 56    1        
R_type_SUB     all_registers_16 54    1        
R_type_SUB     all_registers_17 59    1        
R_type_SUB     all_registers_18 57    1        
R_type_SUB     all_registers_19 42    1        
R_type_SUB     all_registers_1a 51    1        
R_type_SUB     all_registers_1b 62    1        
R_type_SUB     all_registers_1c 52    1        
R_type_SUB     all_registers_1d 43    1        
R_type_SUB     all_registers_1e 57    1        
R_type_SUB     all_registers_1f 55    1        
R_type_AND     all_registers_00 16    1        
R_type_AND     all_registers_01 16    1        
R_type_AND     all_registers_02 13    1        
R_type_AND     all_registers_03 15    1        
R_type_AND     all_registers_04 21    1        
R_type_AND     all_registers_05 26    1        
R_type_AND     all_registers_06 20    1        
R_type_AND     all_registers_07 20    1        
R_type_AND     all_registers_08 20    1        
R_type_AND     all_registers_09 26    1        
R_type_AND     all_registers_0a 11    1        
R_type_AND     all_registers_0b 18    1        
R_type_AND     all_registers_0c 17    1        
R_type_AND     all_registers_0d 17    1        
R_type_AND     all_registers_0e 22    1        
R_type_AND     all_registers_0f 19    1        
R_type_AND     all_registers_10 20    1        
R_type_AND     all_registers_11 23    1        
R_type_AND     all_registers_12 17    1        
R_type_AND     all_registers_13 19    1        
R_type_AND     all_registers_14 15    1        
R_type_AND     all_registers_15 17    1        
R_type_AND     all_registers_16 25    1        
R_type_AND     all_registers_17 22    1        
R_type_AND     all_registers_18 23    1        
R_type_AND     all_registers_19 25    1        
R_type_AND     all_registers_1a 20    1        
R_type_AND     all_registers_1b 17    1        
R_type_AND     all_registers_1c 22    1        
R_type_AND     all_registers_1d 15    1        
R_type_AND     all_registers_1e 19    1        
R_type_AND     all_registers_1f 16    1        
R_type_OR      all_registers_00 24    1        
R_type_OR      all_registers_01 17    1        
R_type_OR      all_registers_02 22    1        
R_type_OR      all_registers_03 24    1        
R_type_OR      all_registers_04 16    1        
R_type_OR      all_registers_05 18    1        
R_type_OR      all_registers_06 20    1        
R_type_OR      all_registers_07 21    1        
R_type_OR      all_registers_08 17    1        
R_type_OR      all_registers_09 22    1        
R_type_OR      all_registers_0a 23    1        
R_type_OR      all_registers_0b 19    1        
R_type_OR      all_registers_0c 25    1        
R_type_OR      all_registers_0d 18    1        
R_type_OR      all_registers_0e 15    1        
R_type_OR      all_registers_0f 16    1        
R_type_OR      all_registers_10 13    1        
R_type_OR      all_registers_11 23    1        
R_type_OR      all_registers_12 25    1        
R_type_OR      all_registers_13 18    1        
R_type_OR      all_registers_14 22    1        
R_type_OR      all_registers_15 18    1        
R_type_OR      all_registers_16 25    1        
R_type_OR      all_registers_17 23    1        
R_type_OR      all_registers_18 22    1        
R_type_OR      all_registers_19 19    1        
R_type_OR      all_registers_1a 25    1        
R_type_OR      all_registers_1b 22    1        
R_type_OR      all_registers_1c 19    1        
R_type_OR      all_registers_1d 18    1        
R_type_OR      all_registers_1e 19    1        
R_type_OR      all_registers_1f 20    1        


User Defined Cross Bins for I_instr_rd_cross


Bins

NAME      COUNT AT LEAST 
i_type_rd 5274  1        


-------------------------------------------------------------------------------

Summary for Cross I_instr_imm_cross


Samples crossed: instruction_cp I_imm
CATEGORY                EXPECTED UNCOVERED COVERED PERCENT MISSING 
User Defined Cross Bins 1        0         1       100.00          


User Defined Cross Bins for I_instr_imm_cross


Excluded/Illegal bins

NAME       COUNT STATUS   
non_i_type 0     Excluded 


Covered bins

NAME       COUNT AT LEAST 
i_type_imm 5274  1        


-------------------------------------------------------------------------------

Summary for Cross S_instr_imm_cross


Samples crossed: instruction_cp S_imm
CATEGORY                EXPECTED UNCOVERED COVERED PERCENT MISSING 
User Defined Cross Bins 1        0         1       100.00          


User Defined Cross Bins for S_instr_imm_cross


Excluded/Illegal bins

NAME       COUNT STATUS   
non_S_type 0     Excluded 


Covered bins

NAME       COUNT AT LEAST 
S_type_imm 501   1        


-------------------------------------------------------------------------------

Summary for Cross J_instr_imm_cross


Samples crossed: instruction_cp J_imm
CATEGORY                EXPECTED UNCOVERED COVERED PERCENT MISSING 
User Defined Cross Bins 1        0         1       100.00          


User Defined Cross Bins for J_instr_imm_cross


Excluded/Illegal bins

NAME       COUNT STATUS   
non_J_type 0     Excluded 


Covered bins

NAME       COUNT AT LEAST 
J_type_imm 1423  1        


-------------------------------------------------------------------------------

Summary for Cross B_instr_imm_cross


Samples crossed: instruction_cp B_imm
CATEGORY                EXPECTED UNCOVERED COVERED PERCENT MISSING 
User Defined Cross Bins 1        0         1       100.00          


User Defined Cross Bins for B_instr_imm_cross


Excluded/Illegal bins

NAME       COUNT STATUS   
non_B_type 0     Excluded 


Covered bins

NAME       COUNT AT LEAST 
B_type_imm 2755  1        


Group : $unit::coverage::reset_cg

===============================================================================
Group : $unit::coverage::reset_cg
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
100.00 1      100    1        64           64            


Source File(s) : 

/home/ICer/Projects/RISC-V-UVM/UVM_Verification/coverage.svh



-------------------------------------------------------------------------------

Summary for Group   $unit::coverage::reset_cg



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 2        0         2       100.00  


Variables for Group  $unit::coverage::reset_cg


VARIABLE     EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
reset_active 2        0         2       100.00  100  1      1        0                    


-------------------------------------------------------------------------------

Summary for Variable reset_active


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 2        0         2       100.00  


User Defined Bins for reset_active


Bins

NAME     COUNT AT LEAST 
inactive 13603 1        
active   10    1        


