Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sat May 27 17:44:49 2023
| Host         : MyLaptop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file system_control_sets_placed.rpt
| Design       : system
| Device       : xc7a200t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   580 |
|    Minimum number of control sets                        |   580 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1315 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   580 |
| >= 0 to < 4        |     9 |
| >= 4 to < 6        |    60 |
| >= 6 to < 8        |    12 |
| >= 8 to < 10       |   157 |
| >= 10 to < 12      |     9 |
| >= 12 to < 14      |     6 |
| >= 14 to < 16      |     2 |
| >= 16              |   325 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              57 |           31 |
| No           | No                    | Yes                    |            1092 |          467 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |            3602 |         1983 |
| Yes          | No                    | Yes                    |            7843 |         2866 |
| Yes          | Yes                   | No                     |             227 |           92 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                                                                 Clock Signal                                                                                |                                                                                             Enable Signal                                                                                             |                                                                                     Set/Reset Signal                                                                                     | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/part_remd_ena                                                             | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                      |                1 |              1 |         1.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/sck_i_1_n_0                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                1 |              1 |         1.00 |
|  qout_r_reg[30]_i_3_n_0                                                                                                                                                     |                                                                                                                                                                                                       | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                      |                1 |              1 |         1.00 |
|  CLK32768KHZ_IBUF_BUFG                                                                                                                                                      |                                                                                                                                                                                                       | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/erst                                                                                                       |                1 |              2 |         2.00 |
|  CLK32768KHZ_IBUF_BUFG                                                                                                                                                      |                                                                                                                                                                                                       | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_6_1/reg_0/wdog_io_rst                                                                           |                1 |              2 |         2.00 |
| ~dut_io_pads_jtag_TCK_i_ival_BUFG                                                                                                                                           |                                                                                                                                                                                                       | dut/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/jtag_reset                                                                                |                1 |              2 |         2.00 |
|  CLK32768KHZ_IBUF_BUFG                                                                                                                                                      |                                                                                                                                                                                                       | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg_1                                                                         |                1 |              3 |         3.00 |
|  CLK32768KHZ_IBUF_BUFG                                                                                                                                                      |                                                                                                                                                                                                       | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_6_1/reg_0/q_reg_0                                                                               |                1 |              3 |         3.00 |
|  dut_io_pads_jtag_TCK_i_ival_BUFG                                                                                                                                           |                                                                                                                                                                                                       | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/corerst                                                                                                    |                1 |              3 |         3.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/byte_controller/bit_controller/al_reg_0                                                                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                1 |              4 |         4.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/E[0]                                            | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                1 |              4 |         4.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_i/E[0]                                                                                                       | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                1 |              4 |         4.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_swrst_reg_1[0]                                                                                          | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                1 |              4 |         4.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/pointer_out[3]_i_1__1_n_0                                                                             | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                1 |              4 |         4.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_axiregs/spi_swrst_reg_5[0]                                                                                          | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                2 |              4 |         2.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_axiregs/spi_swrst_reg_3[0]                                                                                          | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                1 |              4 |         4.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/ifu_req_hsked                                                            | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                      |                2 |              4 |         2.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/pointer_in[3]_i_1__3_n_0                                                                              | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                1 |              4 |         4.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_tx_fifo_i/pointer_in[3]_i_1__5_n_0                                                                              | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                2 |              4 |         2.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/u_nice_itag_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]_0[0]                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                      |                1 |              4 |         4.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/GEN_60                                                                                       | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                2 |              4 |         2.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_uart2_apb_icb2apb/apb_enable_dfflr/E[0]                                                                                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_uart2_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r[7]_i_1_n_0                                            |                2 |              4 |         2.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_uart2_apb_icb2apb/apb_enable_dfflr/E[0]                                                                                               |                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_uart1_apb_icb2apb/apb_enable_dfflr/E[0]                                                                                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_uart1_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r[7]_i_1_n_0                                            |                4 |              4 |         1.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_uart1_apb_icb2apb/apb_enable_dfflr/E[0]                                                                                               |                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_uart0_apb_icb2apb/apb_enable_dfflr/qout_r_reg[0]_1                                                                                    | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_uart0_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r[7]_i_1_n_0                                            |                2 |              4 |         2.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]_rep__1_23[0]                   | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                2 |              4 |         2.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/i___133_n_0                                                                                                 | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                      |                1 |              4 |         4.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_uart0_apb_icb2apb/apb_enable_dfflr/qout_r_reg[0]_1                                                                                    |                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/flash/cnt[3]_i_1_n_0                                                                                 | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                1 |              4 |         4.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_i/E[0]                                                                                                       | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                1 |              4 |         4.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_axiregs/spi_swrst_reg_4[0]                                                                                          | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                2 |              4 |         2.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_swrst_reg_3[0]                                                                                          | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                1 |              4 |         4.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_i/E[0]                                                                                                       | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                1 |              4 |         4.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/E[0]                                                                                   | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                1 |              4 |         4.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_tx_i/E[0]                                                                                                       | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                1 |              4 |         4.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/pointer_out[3]_i_1__3_n_0                                                                             | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                1 |              4 |         4.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/pointer_out[3]_i_1__5_n_0                                                                             | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                1 |              4 |         4.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_i/E[0]                                                                                                       | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                1 |              4 |         4.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_i/E[0]                                                                                                       | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                1 |              4 |         4.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.vec_31_dfflr/E[0]                                                       | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                1 |              4 |         4.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_fifo_i/pointer_in[3]_i_1__7_n_0                                                                              | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                1 |              4 |         4.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_swrst_reg_5[0]                                                                                          | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                1 |              4 |         4.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[48]_8[0]                           | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                1 |              4 |         4.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[50]_4[0]                           | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                1 |              4 |         4.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_swrst_reg_4[0]                                                                                          | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                1 |              4 |         4.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_fmt_endian                                                                              | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                3 |              4 |         1.33 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_axiregs/spi_swrst_reg_1[0]                                                                                          | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                2 |              4 |         2.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[48]                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                1 |              5 |         5.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__8_0[0]                                                     | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                      |                2 |              5 |         2.50 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_i/tx_fifo_clr_q_reg[0]                                                                                       | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                3 |              5 |         1.67 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_22[0]                                                       | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                      |                2 |              5 |         2.50 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_i/tx_fifo_clr_q_reg[0]                                                                                       | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                3 |              5 |         1.67 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/u_nice_itag_fifo/dp_gt0.vec_31_dfflr/E[0]                                    | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                      |                1 |              5 |         5.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/elements[4]_i_1__4_n_0                                                                                | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                3 |              5 |         1.67 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[50]_1                              | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                1 |              5 |         5.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_6                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                1 |              5 |         5.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_3                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                1 |              5 |         5.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/elements[4]_i_1__2_n_0                                                                                | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                3 |              5 |         1.67 |
|  CLK32768KHZ_IBUF_BUFG                                                                                                                                                      | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[3]_5[0]                                                                                                    | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/AR[0]                                                                                       |                1 |              5 |         5.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_swrst_reg_2[0]                                                                                          | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                3 |              5 |         1.67 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_swrst_reg_0[0]                                                                                          | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                2 |              5 |         2.50 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/E[0]                             |                                                                                                                                                                                          |                3 |              5 |         1.67 |
| ~dut_io_pads_jtag_TCK_i_ival_BUFG                                                                                                                                           | dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/irReg[4]_i_1_n_0                                                                                                               | dut/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/jtag_reset                                                                                |                2 |              5 |         2.50 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_axiregs/spi_swrst_reg_2[0]                                                                                          | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                3 |              5 |         1.67 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]_3[0]                                         | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                1 |              5 |         5.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_axiregs/spi_swrst_reg_0[0]                                                                                          | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                2 |              5 |         2.50 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_tx_i/tx_fifo_clr_q_reg[0]                                                                                       | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                1 |              5 |         5.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/elements[4]_i_1__6_n_0                                                                                | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                2 |              5 |         2.50 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/E[0]                                                | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                      |                3 |              6 |         2.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/byte_controller/bit_controller/fSCL[2]_i_1_n_0                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                1 |              6 |         6.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_i_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.vld_dfflr/E[0]                                     |                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/fSCL[2]_i_1__0_n_0                                                                     | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                1 |              6 |         6.00 |
|  CLK32768KHZ_IBUF_BUFG                                                                                                                                                      | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[3]_6[0]                                                                                                    | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/AR[0]                                                                                       |                3 |              6 |         2.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/al_reg_1[0]                                                                            | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                3 |              7 |         2.33 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_5[0] | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                      |                3 |              7 |         2.33 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_4[0] | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                      |                3 |              7 |         2.33 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_2[0] | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                      |                2 |              7 |         3.50 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_3[0] | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                      |                2 |              7 |         3.50 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/byte_controller/bit_controller/E[0]                                                                                   | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                3 |              7 |         2.33 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[1]_1[0]                            | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                2 |              7 |         3.50 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_32[0]                           | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                2 |              8 |         4.00 |
|  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/fifo_tx_data__0    |                                                                                                                                                                                                       |                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_tx_fifo_i/buffer[4][7]_i_1__0_n_0                                                                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                1 |              8 |         8.00 |
|  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/fifo_tx_data__0_9  |                                                                                                                                                                                                       |                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_arbt/arbt_num_gt_1_gen.dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.vld_dfflr/dp_gt_0.vld_set_1            |                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/fifo_tx_data__0_12 |                                                                                                                                                                                                       |                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_tx_fifo_i/buffer[9][7]_i_1__2_n_0                                                                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                4 |              8 |         2.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_tx_fifo_i/buffer[2][7]_i_1__0_n_0                                                                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                4 |              8 |         2.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_tx_fifo_i/buffer[13][7]_i_1__0_n_0                                                                              | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                3 |              8 |         2.67 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_tx_fifo_i/buffer[11][7]_i_1__0_n_0                                                                              | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                1 |              8 |         8.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_tx_fifo_i/buffer[8][7]_i_1__0_n_0                                                                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                4 |              8 |         2.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_tx_fifo_i/buffer[5][7]_i_1__0_n_0                                                                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                4 |              8 |         2.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_tx_fifo_i/buffer[6][7]_i_1__0_n_0                                                                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                2 |              8 |         4.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_tx_fifo_i/buffer[14][7]_i_1__0_n_0                                                                              | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                3 |              8 |         2.67 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_tx_fifo_i/buffer[0][7]_i_1__0_n_0                                                                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                2 |              8 |         4.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_tx_fifo_i/buffer[10][7]_i_1__0_n_0                                                                              | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                1 |              8 |         8.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_tx_fifo_i/buffer                                                                                                | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                3 |              8 |         2.67 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_clk_div_valid_reg_0[0]                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                1 |              8 |         8.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_spictrl/u_txreg/E[0]                                                                                                | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                3 |              8 |         2.67 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_i/sampleData                                                                                                 | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                3 |              8 |         2.67 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_fifo_i/buffer[2][7]_i_1__1_n_0                                                                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                1 |              8 |         8.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_fifo_i/buffer[0][7]_i_1__1_n_0                                                                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                1 |              8 |         8.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]_3[0]                           | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                2 |              8 |         4.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]_4[0]                           | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                2 |              8 |         4.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_fifo_i/buffer                                                                                                | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                4 |              8 |         2.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_fifo_i/buffer[7][7]_i_1__1_n_0                                                                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                6 |              8 |         1.33 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_fifo_i/buffer[12][7]_i_1__1_n_0                                                                              | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                1 |              8 |         8.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_fifo_i/buffer[11][7]_i_1__1_n_0                                                                              | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                4 |              8 |         2.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_fifo_i/buffer[13][7]_i_1__1_n_0                                                                              | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                1 |              8 |         8.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_fifo_i/buffer[1][7]_i_1__1_n_0                                                                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                1 |              8 |         8.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_fifo_i/buffer[5][7]_i_1__1_n_0                                                                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                2 |              8 |         4.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_fifo_i/buffer[8][7]_i_1__1_n_0                                                                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                1 |              8 |         8.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_fifo_i/buffer[10][7]_i_1__1_n_0                                                                              | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                1 |              8 |         8.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_controller/E[0]                                                                                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                3 |              8 |         2.67 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_fifo_i/buffer[9][7]_i_1__3_n_0                                                                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                4 |              8 |         2.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_fifo_i/buffer[3][7]_i_1__1_n_0                                                                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                2 |              8 |         4.00 |
|  CLK32768KHZ_IBUF_BUFG                                                                                                                                                      | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[3]_0[0]                                                                                                    | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/AR[0]                                                                                       |                4 |              8 |         2.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[50]_3[0]                           | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                2 |              8 |         4.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_38[0]                           | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                2 |              8 |         4.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_39[0]                           | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                2 |              8 |         4.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_33[0]                           | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                3 |              8 |         2.67 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/regs_q_reg[31]                                | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                3 |              8 |         2.67 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/regs_q_reg[31]_2                              | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                2 |              8 |         4.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/regs_q_reg[31]_5                              | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                3 |              8 |         2.67 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_9                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                4 |              8 |         2.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_6                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                3 |              8 |         2.67 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_7                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                4 |              8 |         2.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_12                              | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                2 |              8 |         4.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_10                              | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                2 |              8 |         4.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_45                              | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                3 |              8 |         2.67 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_43                              | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                5 |              8 |         1.60 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_41                              | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                4 |              8 |         2.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_13                              | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                3 |              8 |         2.67 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_i/sampleData                                                                                                 | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                3 |              8 |         2.67 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer[7][7]_i_1_n_0                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                4 |              8 |         2.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer[9][7]_i_1__1_n_0                                                                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                2 |              8 |         4.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer[8][7]_i_1_n_0                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                2 |              8 |         4.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer[6][7]_i_1_n_0                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                3 |              8 |         2.67 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer[2][7]_i_1_n_0                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                1 |              8 |         8.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer[4][7]_i_1_n_0                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                2 |              8 |         4.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer[1][7]_i_1_n_0                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                3 |              8 |         2.67 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer[5][7]_i_1_n_0                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                3 |              8 |         2.67 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer[3][7]_i_1_n_0                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                6 |              8 |         1.33 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer[14][7]_i_1_n_0                                                                                 | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                3 |              8 |         2.67 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer[13][7]_i_1_n_0                                                                                 | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                3 |              8 |         2.67 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer                                                                                                | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                2 |              8 |         4.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer[12][7]_i_1_n_0                                                                                 | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                3 |              8 |         2.67 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_i2c0_apb_icb2apb/apb_enable_dfflr/qout_r_reg[0]_0                                                                                     |                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_i2c0_apb_icb2apb/apb_enable_dfflr/qout_r_reg[0]_0                                                                                     | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_i2c0_apb_icb2apb/u_rsp_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]_0                                                          |                3 |              8 |         2.67 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_i2c1_apb_icb2apb/apb_enable_dfflr/qout_r_reg[0]_0                                                                                     |                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_i2c1_apb_icb2apb/apb_enable_dfflr/qout_r_reg[0]_0                                                                                     | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_i2c1_apb_icb2apb/u_rsp_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]_0                                                          |                3 |              8 |         2.67 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_pwm_apb_icb2apb/apb_enable_dfflr/E[0]                                                                                                 | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]_2                 |                3 |              8 |         2.67 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer[11][7]_i_1_n_0                                                                                 | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                1 |              8 |         8.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_fifo_i/buffer[14][7]_i_1__1_n_0                                                                              | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                5 |              8 |         1.60 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/apb_enable_dfflr/E[0]                                                                                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r[31]_i_1_n_0                                           |                8 |              8 |         1.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_fifo_i/buffer[6][7]_i_1__1_n_0                                                                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                2 |              8 |         4.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/apb_enable_dfflr/qout_r_reg[0]_0                                                                                    | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r[31]_i_1__0_n_0                                        |                8 |              8 |         1.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer[10][7]_i_1_n_0                                                                                 | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                1 |              8 |         8.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/scnt[7]_i_1_n_0                                                                              | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                2 |              8 |         4.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer[0][7]_i_1_n_0                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                1 |              8 |         8.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_fifo_i/buffer[4][7]_i_1__1_n_0                                                                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                4 |              8 |         2.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_controller/E[0]                                                                                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                2 |              8 |         4.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_controller/E[0]                                                                                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                3 |              8 |         2.67 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_controller/E[0]                                                                                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                3 |              8 |         2.67 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_axiregs/spi_clk_div_valid_reg_0[0]                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                2 |              8 |         4.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_tx_i/sampleData                                                                                                 | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                2 |              8 |         4.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_txreg/E[0]                                                                                                | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                3 |              8 |         2.67 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_tx_fifo_i/buffer[3][7]_i_1__0_n_0                                                                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                2 |              8 |         4.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_tx_fifo_i/buffer[1][7]_i_1__0_n_0                                                                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                1 |              8 |         8.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_tx_fifo_i/buffer[12][7]_i_1__0_n_0                                                                              | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                1 |              8 |         8.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_tx_fifo_i/buffer[7][7]_i_1__0_n_0                                                                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                5 |              8 |         1.60 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer[11][8]_i_1_n_0                                                                                 | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                3 |              9 |         3.00 |
|  CLK32768KHZ_IBUF_BUFG                                                                                                                                                      |                                                                                                                                                                                                       |                                                                                                                                                                                          |                4 |              9 |         2.25 |
|  CLK32768KHZ_IBUF_BUFG                                                                                                                                                      | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/unlocked_reg_11[0]                                                                                                       | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356                                                                                                      |                3 |              9 |         3.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/buffer[3][8]_i_1__0_n_0                                                                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                3 |              9 |         3.00 |
|  CLK32768KHZ_IBUF_BUFG                                                                                                                                                      | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/unlocked_reg_8[0]                                                                                                        | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356                                                                                                      |                3 |              9 |         3.00 |
|  CLK32768KHZ_IBUF_BUFG                                                                                                                                                      | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/unlocked_reg_7[0]                                                                                                        | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356                                                                                                      |                6 |              9 |         1.50 |
|  CLK32768KHZ_IBUF_BUFG                                                                                                                                                      | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/unlocked_reg_10[0]                                                                                                       | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356                                                                                                      |                4 |              9 |         2.25 |
|  CLK32768KHZ_IBUF_BUFG                                                                                                                                                      | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/unlocked_reg_9[0]                                                                                                        | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356                                                                                                      |                2 |              9 |         4.50 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer[5][8]_i_1_n_0                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                2 |              9 |         4.50 |
|  CLK32768KHZ_IBUF_BUFG                                                                                                                                                      | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/unlocked_reg_2[0]                                                                                                        | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356                                                                                                      |                5 |              9 |         1.80 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer[7][8]_i_1_n_0                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                3 |              9 |         3.00 |
|  CLK32768KHZ_IBUF_BUFG                                                                                                                                                      | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/unlocked_reg_12[0]                                                                                                       | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356                                                                                                      |                3 |              9 |         3.00 |
|  CLK32768KHZ_IBUF_BUFG                                                                                                                                                      | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/unlocked_reg_0[0]                                                                                                        | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356                                                                                                      |                3 |              9 |         3.00 |
|  CLK32768KHZ_IBUF_BUFG                                                                                                                                                      | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/unlocked_reg_6[0]                                                                                                        | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356                                                                                                      |                5 |              9 |         1.80 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer[4][8]_i_1_n_0                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                4 |              9 |         2.25 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/buffer[12][8]_i_1__1_n_0                                                                              | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                3 |              9 |         3.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/buffer[0][8]_i_1__1_n_0                                                                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                2 |              9 |         4.50 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/buffer[10][8]_i_1__1_n_0                                                                              | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                2 |              9 |         4.50 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/buffer[7][8]_i_1__1_n_0                                                                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                2 |              9 |         4.50 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/buffer                                                                                                | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                3 |              9 |         3.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/buffer[14][8]_i_1__1_n_0                                                                              | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                5 |              9 |         1.80 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/buffer[9][8]_i_1__3_n_0                                                                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                5 |              9 |         1.80 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/buffer[2][8]_i_1__1_n_0                                                                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                4 |              9 |         2.25 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/buffer[3][8]_i_1__1_n_0                                                                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                6 |              9 |         1.50 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/buffer[11][8]_i_1__1_n_0                                                                              | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                2 |              9 |         4.50 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/buffer[4][8]_i_1__1_n_0                                                                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                2 |              9 |         4.50 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/buffer[12][8]_i_1__0_n_0                                                                              | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                2 |              9 |         4.50 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/buffer[5][8]_i_1__1_n_0                                                                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                3 |              9 |         3.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/buffer[1][8]_i_1__1_n_0                                                                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                2 |              9 |         4.50 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer[13][8]_i_1_n_0                                                                                 | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                3 |              9 |         3.00 |
|  CLK32768KHZ_IBUF_BUFG                                                                                                                                                      | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/E[0]                                                                                                                     | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356                                                                                                      |                4 |              9 |         2.25 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer[3][8]_i_1_n_0                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                2 |              9 |         4.50 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer[12][8]_i_1_n_0                                                                                 | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                2 |              9 |         4.50 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer[1][8]_i_1_n_0                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                2 |              9 |         4.50 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/buffer[2][8]_i_1__0_n_0                                                                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                2 |              9 |         4.50 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/buffer[13][8]_i_1__1_n_0                                                                              | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                2 |              9 |         4.50 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/buffer[6][8]_i_1__1_n_0                                                                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                3 |              9 |         3.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer[10][8]_i_1_n_0                                                                                 | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                2 |              9 |         4.50 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer[14][8]_i_1_n_0                                                                                 | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                3 |              9 |         3.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/buffer[10][8]_i_1__0_n_0                                                                              | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                4 |              9 |         2.25 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer[0][8]_i_1_n_0                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                3 |              9 |         3.00 |
|  CLK32768KHZ_IBUF_BUFG                                                                                                                                                      | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/unlocked_reg_13[0]                                                                                                       | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356                                                                                                      |                3 |              9 |         3.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/buffer[8][8]_i_1__1_n_0                                                                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                2 |              9 |         4.50 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/buffer[8][8]_i_1__0_n_0                                                                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                2 |              9 |         4.50 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer[2][8]_i_1_n_0                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                2 |              9 |         4.50 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer                                                                                                | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                2 |              9 |         4.50 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer[6][8]_i_1_n_0                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                5 |              9 |         1.80 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer[8][8]_i_1_n_0                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                5 |              9 |         1.80 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer[9][8]_i_1__1_n_0                                                                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                3 |              9 |         3.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/buffer[1][8]_i_1__0_n_0                                                                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                3 |              9 |         3.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/buffer[9][8]_i_1__2_n_0                                                                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                3 |              9 |         3.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/buffer[4][8]_i_1__0_n_0                                                                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                6 |              9 |         1.50 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/buffer[0][8]_i_1__0_n_0                                                                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                3 |              9 |         3.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/buffer[5][8]_i_1__0_n_0                                                                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                3 |              9 |         3.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/buffer                                                                                                | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                4 |              9 |         2.25 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/buffer[7][8]_i_1__0_n_0                                                                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                5 |              9 |         1.80 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/buffer[11][8]_i_1__0_n_0                                                                              | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                5 |              9 |         1.80 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/buffer[6][8]_i_1__0_n_0                                                                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                4 |              9 |         2.25 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/buffer[13][8]_i_1__0_n_0                                                                              | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                5 |              9 |         1.80 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/buffer[14][8]_i_1__0_n_0                                                                              | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                4 |              9 |         2.25 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ir_fpu_rs3idx_ena  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                      |                3 |              9 |         3.00 |
|  CLK32768KHZ_IBUF_BUFG                                                                                                                                                      | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/unlocked_reg[0]                                                                                                          | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356                                                                                                      |                7 |              9 |         1.29 |
|  CLK32768KHZ_IBUF_BUFG                                                                                                                                                      | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/unlocked_reg_5[0]                                                                                                        | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356                                                                                                      |                2 |              9 |         4.50 |
|  CLK32768KHZ_IBUF_BUFG                                                                                                                                                      | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/unlocked_reg_3[0]                                                                                                        | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356                                                                                                      |                3 |              9 |         3.00 |
|  CLK32768KHZ_IBUF_BUFG                                                                                                                                                      | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/unlocked_reg_1[0]                                                                                                        | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356                                                                                                      |                5 |              9 |         1.80 |
|  CLK32768KHZ_IBUF_BUFG                                                                                                                                                      | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/unlocked_reg_4[0]                                                                                                        | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356                                                                                                      |                5 |              9 |         1.80 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_i/reg_data                                                                                                   | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                2 |             11 |         5.50 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_pwm_apb_icb2apb/apb_enable_dfflr/E[0]                                                                                                 | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_pwm_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r[23]_i_1_n_0                                             |                7 |             11 |         1.57 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/byte_controller/dcnt                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                4 |             11 |         2.75 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]_rep__1_34[0]                   | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                3 |             11 |         3.67 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]_rep__1_29[0]                   | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                3 |             11 |         3.67 |
|  CLK32768KHZ_IBUF_BUFG                                                                                                                                                      |                                                                                                                                                                                                       | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/ResetCatchAndSync_1_1/reset_n_catch_reg/reg_0/crossing_reset                                                                     |                4 |             11 |         2.75 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_i/reg_data                                                                                                   | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                2 |             11 |         5.50 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_i/reg_data                                                                                                   | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                3 |             11 |         3.67 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/dcnt                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                3 |             11 |         3.67 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/dp_gt_0.vld_set                             | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_46    |                3 |             12 |         4.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/p_1_in                                                                                      |                                                                                                                                                                                          |                2 |             12 |         6.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/p_1_in                                        |                                                                                                                                                                                          |                2 |             12 |         6.00 |
|  CLK32768KHZ_IBUF_BUFG                                                                                                                                                      |                                                                                                                                                                                                       | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356                                                                                                      |                7 |             12 |         1.71 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/E[0]                                          | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                4 |             12 |         3.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_pwm_apb_icb2apb/apb_enable_dfflr/E[0]                                                                                                 |                                                                                                                                                                                          |               10 |             13 |         1.30 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_pol_1                                                                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                4 |             14 |         3.50 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ren                                                                                          |                                                                                                                                                                                          |                5 |             15 |         3.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/E[0]                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                      |                7 |             16 |         2.29 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_counter/r_counter                                                                                             | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                9 |             16 |         1.78 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/r_counter                                                                                             | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                7 |             16 |         2.29 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_txreg/FSM_sequential_state_reg[2]_1[0]                                                                    | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                6 |             16 |         2.67 |
|  CLK32768KHZ_IBUF_BUFG                                                                                                                                                      | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[3]_13[0]                                                                                                   | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/AR[0]                                                                                       |                6 |             16 |         2.67 |
|  CLK32768KHZ_IBUF_BUFG                                                                                                                                                      | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[3]_1[1]                                                                                                    | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/AR[0]                                                                                       |                8 |             16 |         2.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/cnt[15]_i_1__0_n_0                                                                     | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                3 |             16 |         5.33 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_34[0]                           | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                6 |             16 |         2.67 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_40[0]                           | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                5 |             16 |         3.20 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[47]_0[0]                           | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                5 |             16 |         3.20 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_spictrl/u_txreg/counter[0]_i_1__2_n_0                                                                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                4 |             16 |         4.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_spictrl/u_txreg/counter_tx_valid                                                                                    | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                6 |             16 |         2.67 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_spictrl/u_txreg/FSM_sequential_state_reg[2]_1[0]                                                                    | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                8 |             16 |         2.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/byte_controller/bit_controller/cnt[15]_i_1_n_0                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                4 |             16 |         4.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_txreg/counter[0]_i_1__0_n_0                                                                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                4 |             16 |         4.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[77]_6[0]                           | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                7 |             16 |         2.29 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[1][0]                              |                                                                                                                                                                                          |                7 |             16 |         2.29 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_counter/r_counter                                                                                             | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                9 |             16 |         1.78 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/ren                                                                                          |                                                                                                                                                                                          |                5 |             16 |         3.20 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_counter/r_counter                                                                                             | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                9 |             16 |         1.78 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_txreg/counter_tx_valid                                                                                    | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                6 |             16 |         2.67 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/E[0]                                                                     |                                                                                                                                                                                          |               15 |             16 |         1.07 |
|  CLK32768KHZ_IBUF_BUFG                                                                                                                                                      | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/run_reg_0                                                                                                    | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356                                                                                                      |                4 |             16 |         4.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[53][0]                            | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                7 |             18 |         2.57 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]_rep__1_24[0]                   | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                7 |             18 |         2.57 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_1[0]                            | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                6 |             18 |         3.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[50]_4[0]                           | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                6 |             18 |         3.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]_rep__1_4[0]                    | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                6 |             18 |         3.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[50]_2[0]                           | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                6 |             18 |         3.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[50]_5[0]                           | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                7 |             18 |         2.57 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/icb_wr_en_pllcfg                              | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                9 |             18 |         2.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[50]_6[0]                           | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                7 |             18 |         2.57 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]_rep__1_22[0]                   | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                6 |             18 |         3.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[50]_9[0]                           | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                7 |             18 |         2.57 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[50]_7[0]                           | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                3 |             18 |         6.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_24[0]                           | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                5 |             18 |         3.60 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[53]_0[0]                          | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                7 |             18 |         2.57 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[50]_3[0]                           | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                4 |             18 |         4.50 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[50]_8[0]                           | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                5 |             18 |         3.60 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_27[0]                           | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                6 |             18 |         3.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]_rep__1_25[0]                   | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                7 |             19 |         2.71 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_rep__1[0]                       | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                7 |             19 |         2.71 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[53]_2[0]                          | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                5 |             19 |         3.80 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/byte_controller/bit_controller/FSM_onehot_c_state[17]_i_1_n_0                                                         | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                7 |             19 |         2.71 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_8[0]                            | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                5 |             19 |         3.80 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_rep__1_0[0]                     | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                7 |             19 |         2.71 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_rep__1_5[0]                     | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                7 |             19 |         2.71 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/FSM_onehot_c_state[17]_i_1__0_n_0                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                5 |             19 |         3.80 |
|  CLK32768KHZ_IBUF_BUFG                                                                                                                                                      |                                                                                                                                                                                                       | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/AR[0]                                                                                       |               14 |             19 |         1.36 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_10[0]                           | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                7 |             19 |         2.71 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_28[0]                           | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                8 |             19 |         2.38 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_26[0]                           | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                7 |             19 |         2.71 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_rep__1_6[0]                     | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                8 |             19 |         2.38 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_rep__1_7[0]                     | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                6 |             19 |         3.17 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_30[0]                           | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                4 |             19 |         4.75 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]_rep__1_3[0]                    | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                6 |             19 |         3.17 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_25[0]                           | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                6 |             19 |         3.17 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r_reg[0]_1                                                           | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                      |               12 |             19 |         1.58 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]_rep__1_5[0]                    | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                6 |             19 |         3.17 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_rep__1_8[0]                     | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                7 |             19 |         2.71 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/dp_gt_0.vld_set                             |                                                                                                                                                                                          |                9 |             20 |         2.22 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      |                                                                                                                                                                                                       | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/corerst                                                                                                    |                6 |             20 |         3.33 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]_rep__1_21[0]                   | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                8 |             20 |         2.50 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[53]_1[0]                          | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                6 |             21 |         3.50 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[50][0]                            | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                8 |             21 |         2.62 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_23[0]                           | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                6 |             21 |         3.50 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_rep__1_1[0]                     | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                7 |             21 |         3.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]_rep_12[0]                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |               10 |             24 |         2.40 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]_rep_12[3]                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                9 |             24 |         2.67 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]_rep_23[7]                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                9 |             24 |         2.67 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]_rep_23[5]                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                8 |             24 |         3.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/apb_enable_dfflr/E[0]                                                                                               |                                                                                                                                                                                          |               24 |             24 |         1.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/apb_enable_dfflr/qout_r_reg[0]_0                                                                                    |                                                                                                                                                                                          |               24 |             24 |         1.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      |                                                                                                                                                                                                       |                                                                                                                                                                                          |               15 |             24 |         1.60 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]_rep_23[3]                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                6 |             24 |         4.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]_rep_12[4]                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                8 |             24 |         3.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]_rep_12[5]                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |               10 |             24 |         2.40 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]_rep_12[2]                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |               10 |             24 |         2.40 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]_rep_23[2]                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                9 |             24 |         2.67 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]_rep_23[6]                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |               10 |             24 |         2.40 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]_rep_12[6]                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                8 |             24 |         3.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]_rep_12[1]                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |               10 |             24 |         2.40 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]_rep_23[4]                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                8 |             24 |         3.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]_rep_23[1]                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                9 |             24 |         2.67 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]_rep_12[7]                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |               11 |             24 |         2.18 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]_rep_23[0]                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                9 |             24 |         2.67 |
|  CLK32768KHZ_IBUF_BUFG                                                                                                                                                      | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_3_1/reg_0/T_164_reg[4][0]                                                                                    | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/AR[0]                                                                                       |               11 |             26 |         2.36 |
|  CLK32768KHZ_IBUF_BUFG                                                                                                                                                      | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[3]_1[0]                                                                                                    | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/AR[0]                                                                                       |                9 |             26 |         2.89 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[77][0]                            | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                6 |             28 |         4.67 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/flash/a_source_reg[0][0]                                                                             | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |               19 |             28 |         1.47 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[77]_1[0]                          | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |               10 |             28 |         2.80 |
|  dut_io_pads_jtag_TCK_i_ival_BUFG                                                                                                                                           |                                                                                                                                                                                                       | dut/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/jtag_reset                                                                                |                8 |             30 |         3.75 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/flash/qout_r_reg[1][0]                                                                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                8 |             30 |         3.75 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[77]_7[0]                           | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |               11 |             30 |         2.73 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/E[0]                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |               13 |             31 |         2.38 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[77]_0[0]              | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                9 |             31 |         3.44 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/status_mie_dfflr/qout_r_reg[0]_5[0]                                                          | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                      |               11 |             31 |         2.82 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r_reg[0]_2[0]                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                      |               13 |             31 |         2.38 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__8[0]                                                       | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                      |               18 |             31 |         1.72 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/flash/E[0]                                                                                           | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                7 |             31 |         4.43 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i__i_1_19[0]                                                              |                                                                                                                                                                                          |               24 |             32 |         1.33 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/buffer[8][31]_i_1__0_n_0                                                                                     | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |               12 |             32 |         2.67 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/buffer[3][31]_i_1_n_0                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                8 |             32 |         4.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/buffer[2][31]_i_1_n_0                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |               13 |             32 |         2.46 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/buffer[0][31]_i_1_n_0                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                9 |             32 |         3.56 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[1]_9[0]                              | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |               12 |             32 |         2.67 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[1]_6[0]                              | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |               12 |             32 |         2.67 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[1]_3[0]                              | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |               12 |             32 |         2.67 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[1]_7[0]                              | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |               14 |             32 |         2.29 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[1]_5[0]                              | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |               14 |             32 |         2.29 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[1]_8[0]                              | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |               14 |             32 |         2.29 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[1]_4[0]                              | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |               21 |             32 |         1.52 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i__i_1_23[0]                                                              |                                                                                                                                                                                          |               16 |             32 |         2.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_vld_set                                                                                                            | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                9 |             32 |         3.56 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/buffer[1][31]_i_1_n_0                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |               12 |             32 |         2.67 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/state_dfflr/qout_r_reg[0]_3[0]                                                                                    | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                      |               11 |             32 |         2.91 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/rowbuf_cnt_d_dfflr/qout_r_reg[1]_1[0]                                                                             | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                      |               20 |             32 |         1.60 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/buffer[4][31]_i_1_n_0                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |               12 |             32 |         2.67 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/rowbuf_cnt_d_dfflr/E[0]                                                                                           | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                      |               16 |             32 |         2.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/lbuf_cnt_dfflr/E[0]                                                                                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                      |               15 |             32 |         2.13 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/lbuf_cnt_dfflr/qout_r_reg[1]_0[0]                                                                                 | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                      |               15 |             32 |         2.13 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_txfifo/buffer[3][31]_i_1__1_n_0                                                                                     | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |               12 |             32 |         2.67 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/rowbuf_cnt_d_dfflr/maddr_acc_ena                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                      |               10 |             32 |         3.20 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/rcv_data_buf_valid_dfflr/rcv_data_buf_valid                                                                       | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                      |               13 |             32 |         2.46 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/buffer                                                                                                       | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                7 |             32 |         4.57 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_txreg/data_int[31]_i_1_n_0                                                                                | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |               11 |             32 |         2.91 |
|  CLK32768KHZ_IBUF_BUFG                                                                                                                                                      | dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/o_rdy_sync_dffr/E[0]                                                                                                                            | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/ResetCatchAndSync_1_1/reset_n_catch_reg/reg_0/crossing_reset                                                                     |               20 |             32 |         1.60 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_txfifo/buffer[1][31]_i_1__2_n_0                                                                                     | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                8 |             32 |         4.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_23[0]                                                       | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                      |               18 |             32 |         1.78 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_3__6[0]                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                      |               27 |             32 |         1.19 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_3__8_2[0]                                                    | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |               19 |             32 |         1.68 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__16_0[0]                                                   | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                      |               12 |             32 |         2.67 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_2__23_0[0]                                                   | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                      |               19 |             32 |         1.68 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_spi1_apb_icb2apb/apb_enable_dfflr/E[0]                                                                                                |                                                                                                                                                                                          |               14 |             32 |         2.29 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_spi2_apb_icb2apb/apb_enable_dfflr/E[0]                                                                                                |                                                                                                                                                                                          |               15 |             32 |         2.13 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i__i_1_13[0]                                                              |                                                                                                                                                                                          |               22 |             32 |         1.45 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i__i_1_5[0]                                                               |                                                                                                                                                                                          |               21 |             32 |         1.52 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i__i_2_9[0]                                                               |                                                                                                                                                                                          |               16 |             32 |         2.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i__i_2_8[0]                                                               |                                                                                                                                                                                          |               10 |             32 |         3.20 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i__i_2_6[0]                                                               |                                                                                                                                                                                          |               27 |             32 |         1.19 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i__i_2_16[0]                                                              |                                                                                                                                                                                          |               17 |             32 |         1.88 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i__i_1_6[0]                                                               |                                                                                                                                                                                          |               23 |             32 |         1.39 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i__i_2_14[0]                                                              |                                                                                                                                                                                          |               19 |             32 |         1.68 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i__i_2_1[0]                                                               |                                                                                                                                                                                          |               27 |             32 |         1.19 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i__i_1_30[0]                                                              |                                                                                                                                                                                          |               20 |             32 |         1.60 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i__i_1_20[0]                                                              |                                                                                                                                                                                          |               16 |             32 |         2.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i__i_2_12[0]                                                              |                                                                                                                                                                                          |               14 |             32 |         2.29 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i__i_1_26[0]                                                              |                                                                                                                                                                                          |               19 |             32 |         1.68 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i__i_1_22[0]                                                              |                                                                                                                                                                                          |               22 |             32 |         1.45 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i__i_2_11[0]                                                              |                                                                                                                                                                                          |               19 |             32 |         1.68 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i__i_1_27[0]                                                              |                                                                                                                                                                                          |               18 |             32 |         1.78 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i__i_1_21[0]                                                              |                                                                                                                                                                                          |               19 |             32 |         1.68 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i__i_1_12[0]                                                              |                                                                                                                                                                                          |               23 |             32 |         1.39 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i__i_1_17[0]                                                              |                                                                                                                                                                                          |               21 |             32 |         1.52 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i__i_1_16[0]                                                              |                                                                                                                                                                                          |               20 |             32 |         1.60 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i__i_1_14[0]                                                              |                                                                                                                                                                                          |               27 |             32 |         1.19 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i__i_1_24[0]                                                              |                                                                                                                                                                                          |               18 |             32 |         1.78 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i__i_2_5[0]                                                               |                                                                                                                                                                                          |               17 |             32 |         1.88 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i__i_2_7[0]                                                               |                                                                                                                                                                                          |               20 |             32 |         1.60 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i__i_1_7[0]                                                               |                                                                                                                                                                                          |               22 |             32 |         1.45 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i__i_2_4[0]                                                               |                                                                                                                                                                                          |               15 |             32 |         2.13 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i__i_1_28[0]                                                              |                                                                                                                                                                                          |               17 |             32 |         1.88 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i__i_1_2[0]                                                               |                                                                                                                                                                                          |               23 |             32 |         1.39 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i__i_2_0[0]                                                               |                                                                                                                                                                                          |               28 |             32 |         1.14 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i__i_1_25[0]                                                              |                                                                                                                                                                                          |               23 |             32 |         1.39 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i__i_1_18[0]                                                              |                                                                                                                                                                                          |               21 |             32 |         1.52 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i__i_1_4[0]                                                               |                                                                                                                                                                                          |                9 |             32 |         3.56 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i__i_2_15[0]                                                              |                                                                                                                                                                                          |               22 |             32 |         1.45 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i__i_1_15[0]                                                              |                                                                                                                                                                                          |               20 |             32 |         1.60 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i__i_1_29[0]                                                              |                                                                                                                                                                                          |               18 |             32 |         1.78 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i__i_1_11[0]                                                              |                                                                                                                                                                                          |               20 |             32 |         1.60 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i__i_2_2[0]                                                               |                                                                                                                                                                                          |               18 |             32 |         1.78 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i__i_2_3[0]                                                               |                                                                                                                                                                                          |               21 |             32 |         1.52 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i__i_1_3[0]                                                               |                                                                                                                                                                                          |               16 |             32 |         2.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i__i_2_10[0]                                                              |                                                                                                                                                                                          |               20 |             32 |         1.60 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i__i_1_8[0]                                                               |                                                                                                                                                                                          |               16 |             32 |         2.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i__i_1_9[0]                                                               |                                                                                                                                                                                          |               27 |             32 |         1.19 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i__i_2_13[0]                                                              |                                                                                                                                                                                          |               18 |             32 |         1.78 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_rep__1_10[0]                    | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |               13 |             32 |         2.46 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i__i_1_10[0]                                                              |                                                                                                                                                                                          |               14 |             32 |         2.29 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i__i_1_1[0]                                                               |                                                                                                                                                                                          |               26 |             32 |         1.23 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i__i_1_0[0]                                                               |                                                                                                                                                                                          |               28 |             32 |         1.14 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mcycle_ena                                                                | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                      |                8 |             32 |         4.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/minstret_ena                                                              | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                      |                8 |             32 |         4.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mcycleh_ena                                                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                      |                8 |             32 |         4.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/i__n_0                                                                                                      |                                                                                                                                                                                          |               21 |             32 |         1.52 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/i___9_n_0                                                                                                   |                                                                                                                                                                                          |               17 |             32 |         1.88 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/i___8_n_0                                                                                                   |                                                                                                                                                                                          |               23 |             32 |         1.39 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/i___4_n_0                                                                                                   |                                                                                                                                                                                          |               16 |             32 |         2.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_29[0]                           | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |               12 |             32 |         2.67 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_rep__1_9[0]                     | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |               11 |             32 |         2.91 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/i___5_n_0                                                                                                   |                                                                                                                                                                                          |               20 |             32 |         1.60 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/i___7_n_0                                                                                                   |                                                                                                                                                                                          |               18 |             32 |         1.78 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/i___3_n_0                                                                                                   |                                                                                                                                                                                          |               22 |             32 |         1.45 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/i___2_n_0                                                                                                   |                                                                                                                                                                                          |               17 |             32 |         1.88 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/i___1_n_0                                                                                                   |                                                                                                                                                                                          |               12 |             32 |         2.67 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]_11[0]                          | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |               12 |             32 |         2.67 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]_12[0]                          | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |               14 |             32 |         2.29 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/i___12_n_0                                                                                                  |                                                                                                                                                                                          |               25 |             32 |         1.28 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/i___13_n_0                                                                                                  |                                                                                                                                                                                          |               21 |             32 |         1.52 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_txfifo/buffer[2][31]_i_1__2_n_0                                                                                     | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                9 |             32 |         3.56 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]_rep_20[0]                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |               10 |             32 |         3.20 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_txfifo/buffer[5][31]_i_1__2_n_0                                                                                     | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |               11 |             32 |         2.91 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_txfifo/buffer[3][31]_i_1__2_n_0                                                                                     | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |               10 |             32 |         3.20 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]_rep_19[0]                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |               12 |             32 |         2.67 |
|  CLK32768KHZ_IBUF_BUFG                                                                                                                                                      | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[3]_10[0]                                                                                                   |                                                                                                                                                                                          |               14 |             32 |         2.29 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]_rep_2[0]                       | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |               10 |             32 |         3.20 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_txfifo/buffer                                                                                                       | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                9 |             32 |         3.56 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]_8[0]                           | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |               11 |             32 |         2.91 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_txfifo/buffer[7][31]_i_1__2_n_0                                                                                     | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |               14 |             32 |         2.29 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_txfifo/buffer[6][31]_i_1__2_n_0                                                                                     | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |               10 |             32 |         3.20 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_txfifo/buffer[8][31]_i_1__1_n_0                                                                                     | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |               11 |             32 |         2.91 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]_rep_13[0]                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |               12 |             32 |         2.67 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_txfifo/buffer[4][31]_i_1__2_n_0                                                                                     | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |               13 |             32 |         2.46 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]_rep_21[0]                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |               13 |             32 |         2.46 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_txfifo/buffer[0][31]_i_1__2_n_0                                                                                     | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |               13 |             32 |         2.46 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]_9[0]                           | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                9 |             32 |         3.56 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_rxfifo/buffer[2][31]_i_1__0_n_0                                                                                     | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                8 |             32 |         4.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_rxfifo/buffer[1][31]_i_1__0_n_0                                                                                     | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |               12 |             32 |         2.67 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]_rep_10[0]                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |               12 |             32 |         2.67 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]_rep_11[0]                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |               13 |             32 |         2.46 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_rxfifo/buffer[7][31]_i_1__0_n_0                                                                                     | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |               15 |             32 |         2.13 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_rxfifo/buffer[6][31]_i_1__0_n_0                                                                                     | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |               13 |             32 |         2.46 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_rxfifo/buffer[4][31]_i_1__0_n_0                                                                                     | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |               15 |             32 |         2.13 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]_rep_18[0]                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |               10 |             32 |         3.20 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_rxfifo/buffer[8][31]_i_1__2_n_0                                                                                     | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |               10 |             32 |         3.20 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]_rep_22[0]                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |               12 |             32 |         2.67 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]_rep_9[0]                       | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |               10 |             32 |         3.20 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]_rep_7[0]                       | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |               12 |             32 |         2.67 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]_rep_8[0]                       | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                9 |             32 |         3.56 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/i___14_n_0                                                                                                  |                                                                                                                                                                                          |               24 |             32 |         1.33 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/i___11_n_0                                                                                                  |                                                                                                                                                                                          |               26 |             32 |         1.23 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/i___0_n_0                                                                                                   |                                                                                                                                                                                          |               22 |             32 |         1.45 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/i___10_n_0                                                                                                  |                                                                                                                                                                                          |               26 |             32 |         1.23 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/minstret_dfflr/minstreth_ena                                                                 | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                      |                8 |             32 |         4.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[77]_2[0]              | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |               11 |             32 |         2.91 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[77]_1[0]              | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                9 |             32 |         3.56 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]_rep__1_26[0]                   | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |               10 |             32 |         3.20 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_12[0]              | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |               16 |             32 |         2.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_11[0]              | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |               13 |             32 |         2.46 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[77]_2[0]                          | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |               11 |             32 |         2.91 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[77]_0[0]                          | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |               12 |             32 |         2.67 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_rxfifo/buffer[3][31]_i_1__0_n_0                                                                                     | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |               10 |             32 |         3.20 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_rxfifo/buffer[5][31]_i_1__0_n_0                                                                                     | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |               10 |             32 |         3.20 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_rxfifo/buffer                                                                                                       | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |               12 |             32 |         2.67 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_rxfifo/buffer[0][31]_i_1__0_n_0                                                                                     | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |               10 |             32 |         3.20 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_spictrl/u_txreg/data_int[31]_i_1__0_n_0                                                                             | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |               11 |             32 |         2.91 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_txfifo/buffer[7][31]_i_1__1_n_0                                                                                     | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |               15 |             32 |         2.13 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_txfifo/buffer[6][31]_i_1__1_n_0                                                                                     | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                8 |             32 |         4.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_txfifo/buffer[5][31]_i_1__1_n_0                                                                                     | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |               13 |             32 |         2.46 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_txfifo/buffer[8][31]_i_1_n_0                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |               10 |             32 |         3.20 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_txfifo/buffer[4][31]_i_1__1_n_0                                                                                     | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |               10 |             32 |         3.20 |
|  CLK32768KHZ_IBUF_BUFG                                                                                                                                                      | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[1]_2[0]                                                                                                    |                                                                                                                                                                                          |               16 |             32 |         2.00 |
|  CLK32768KHZ_IBUF_BUFG                                                                                                                                                      | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[1]_5[0]                                                                                                    |                                                                                                                                                                                          |               13 |             32 |         2.46 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_txfifo/buffer[2][31]_i_1__1_n_0                                                                                     | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |               10 |             32 |         3.20 |
|  CLK32768KHZ_IBUF_BUFG                                                                                                                                                      | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[1]_4[0]                                                                                                    |                                                                                                                                                                                          |               17 |             32 |         1.88 |
|  CLK32768KHZ_IBUF_BUFG                                                                                                                                                      | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[0]_2[0]                                                                                                    |                                                                                                                                                                                          |               15 |             32 |         2.13 |
|  CLK32768KHZ_IBUF_BUFG                                                                                                                                                      | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[2]_2[0]                                                                                                    |                                                                                                                                                                                          |               14 |             32 |         2.29 |
|  CLK32768KHZ_IBUF_BUFG                                                                                                                                                      | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[1]_3[0]                                                                                                    |                                                                                                                                                                                          |               15 |             32 |         2.13 |
|  CLK32768KHZ_IBUF_BUFG                                                                                                                                                      | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[2]_0[0]                                                                                                    |                                                                                                                                                                                          |               15 |             32 |         2.13 |
|  CLK32768KHZ_IBUF_BUFG                                                                                                                                                      | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[0]_3[0]                                                                                                    |                                                                                                                                                                                          |               15 |             32 |         2.13 |
|  CLK32768KHZ_IBUF_BUFG                                                                                                                                                      | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[0]_4[0]                                                                                                    |                                                                                                                                                                                          |               17 |             32 |         1.88 |
|  CLK32768KHZ_IBUF_BUFG                                                                                                                                                      | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[0]_5[0]                                                                                                    |                                                                                                                                                                                          |               13 |             32 |         2.46 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_txfifo/buffer[1][31]_i_1__1_n_0                                                                                     | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |               14 |             32 |         2.29 |
|  CLK32768KHZ_IBUF_BUFG                                                                                                                                                      | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[3]_8[0]                                                                                                    |                                                                                                                                                                                          |               11 |             32 |         2.91 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_txfifo/buffer[0][31]_i_1__1_n_0                                                                                     | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |               17 |             32 |         1.88 |
|  CLK32768KHZ_IBUF_BUFG                                                                                                                                                      | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[3]_12[0]                                                                                                   |                                                                                                                                                                                          |               16 |             32 |         2.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_txfifo/buffer                                                                                                       | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                9 |             32 |         3.56 |
|  CLK32768KHZ_IBUF_BUFG                                                                                                                                                      | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[3]_9[0]                                                                                                    |                                                                                                                                                                                          |               15 |             32 |         2.13 |
|  CLK32768KHZ_IBUF_BUFG                                                                                                                                                      | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[3]_11[0]                                                                                                   |                                                                                                                                                                                          |               19 |             32 |         1.68 |
|  CLK32768KHZ_IBUF_BUFG                                                                                                                                                      | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[3]_7[0]                                                                                                    |                                                                                                                                                                                          |               16 |             32 |         2.00 |
|  CLK32768KHZ_IBUF_BUFG                                                                                                                                                      | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[3]_4[0]                                                                                                    | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/AR[0]                                                                                       |                8 |             32 |         4.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/buffer[5][31]_i_1_n_0                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |               10 |             32 |         3.20 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/buffer[7][31]_i_1_n_0                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |               11 |             32 |         2.91 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/buffer[6][31]_i_1_n_0                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |               10 |             32 |         3.20 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.wptr_vec_0_dfflrs/E[0]                                                  |                                                                                                                                                                                          |                7 |             33 |         4.71 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/E[0]                                           |                                                                                                                                                                                          |                8 |             33 |         4.12 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_74[0]                                                       |                                                                                                                                                                                          |               16 |             33 |         2.06 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.wptr_vec_0_dfflrs/E[0]                                                |                                                                                                                                                                                          |                6 |             33 |         5.50 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[1]_7[0]                                  |                                                                                                                                                                                          |               30 |             33 |         1.10 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/E[0]                                         |                                                                                                                                                                                          |               10 |             33 |         3.30 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.vec_31_dfflr/E[0]                                        |                                                                                                                                                                                          |               10 |             33 |         3.30 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_27[0]                           | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |               21 |             33 |         1.57 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[0]_7[0]                                                       |                                                                                                                                                                                          |               21 |             33 |         1.57 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_counter/s_do_update                                                                                           | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |               13 |             33 |         2.54 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_arbt/arbt_num_gt_1_gen.dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.vld_dfflr/dp_gt_0.vld_set              | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[0]_3                                             |               11 |             33 |         3.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_28[0]                           | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |               20 |             33 |         1.65 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_arbt/arbt_num_gt_1_gen.dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.vld_dfflr/dp_gt_0.vld_set              |                                                                                                                                                                                          |               16 |             33 |         2.06 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/s_do_update                                                                                           | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |               11 |             33 |         3.00 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_counter/s_do_update                                                                                           | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |               12 |             33 |         2.75 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_counter/s_do_update                                                                                           | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |               13 |             33 |         2.54 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/rowbuf_cnt_d_dfflr/qout_r_reg[0]_1[0]                                                                             | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                      |               14 |             34 |         2.43 |
|  dut_io_pads_jtag_TCK_i_ival_BUFG                                                                                                                                           | dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_vld_dfflr/E[0]                                                                                         | dut/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/jtag_reset                                                                                |                6 |             34 |         5.67 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/buf_nrdy_dfflr/E[0]                                                                                                                         | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |               11 |             34 |         3.09 |
|  qout_r_reg[30]_i_3_n_0                                                                                                                                                     | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_fpu/falu/u_qdiv_qsqrt/status_dfflr/E[0]                                                          | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                      |               19 |             34 |         1.79 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_arbt/arbt_num_gt_1_gen.dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.vld_dfflr/dp_gt_0.vld_set_1            | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_arbt/arbt_num_gt_1_gen.dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.vld_dfflr/qout_r_reg[0]_0 |               16 |             36 |         2.25 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_62[0]                                                       |                                                                                                                                                                                          |               13 |             38 |         2.92 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_6[0]                                                        |                                                                                                                                                                                          |               13 |             38 |         2.92 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_61[0]                                                       |                                                                                                                                                                                          |               20 |             38 |         1.90 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/i___16_n_0                                                                                                  |                                                                                                                                                                                          |               15 |             38 |         2.53 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/i_rdy_dfflr/E[0]                                                                                                                            | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |                9 |             41 |         4.56 |
|  dut_io_pads_jtag_TCK_i_ival_BUFG                                                                                                                                           | dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/buf_nrdy_dfflr/E[0]                                                                                        | dut/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/jtag_reset                                                                                |               10 |             41 |         4.10 |
|  dut_io_pads_jtag_TCK_i_ival_BUFG                                                                                                                                           | dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_0                                                                                                                      | dut/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/jtag_reset                                                                                |                6 |             41 |         6.83 |
|  dut_io_pads_jtag_TCK_i_ival_BUFG                                                                                                                                           | dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/shiftReg                                                                                                                       | dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/shiftReg0                                                                                                         |               12 |             41 |         3.42 |
|  CLK32768KHZ_IBUF_BUFG                                                                                                                                                      | dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_vld_dfflr/qout_r_reg[0]_0                                                                                                                   | dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_vld_dfflr/qout_r_reg[0]_2                                                                                                      |               10 |             42 |         4.20 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_clkgen/running_reg_1                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |               21 |             48 |         2.29 |
|  CLK32768KHZ_IBUF_BUFG                                                                                                                                                      | dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/i_rdy_dfflr/E[0]                                                                                                                                | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/ResetCatchAndSync_1_1/reset_n_catch_reg/reg_0/crossing_reset                                                                     |               15 |             48 |         3.20 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_spictrl/u_clkgen/running_reg_1                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |               21 |             48 |         2.29 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/buf_nrdy_dfflr/E[0]                                                                                                    | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |               21 |             48 |         2.29 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.vec_31_dfflr/E[0]                                          |                                                                                                                                                                                          |               30 |             53 |         1.77 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.dat_dfflr/E[0]                                           |                                                                                                                                                                                          |               36 |             57 |         1.58 |
|  qout_r_reg[30]_i_3_n_0                                                                                                                                                     | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_fpu/falu/u_qdiv_qsqrt/status_dfflr/qout_r_reg[0]_0[0]                                            | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                      |               18 |             63 |         3.50 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/E[0]                                           |                                                                                                                                                                                          |               19 |             65 |         3.42 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.wptr_vec_0_dfflrs/qout_r_reg[0]_0[0]                                    |                                                                                                                                                                                          |               21 |             65 |         3.10 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.wptr_vec_0_dfflrs/qout_r_reg[0]_0[0]                                  |                                                                                                                                                                                          |               16 |             65 |         4.06 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/E[0]                                         |                                                                                                                                                                                          |               17 |             65 |         3.82 |
|  qout_r_reg[30]_i_3_n_0                                                                                                                                                     | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/i___211_n_0                                                                                                 | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                      |               30 |             67 |         2.23 |
|  qout_r_reg[30]_i_3_n_0                                                                                                                                                     | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_fpu/fpu_info_dfflr/qout_r_reg[10]_5[0]                                                           | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                      |               44 |             72 |         1.64 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/E[0]                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |               28 |             95 |         3.39 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_counter/E[0]                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |               25 |             95 |         3.80 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_counter/E[0]                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |               35 |             95 |         2.71 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_counter/E[0]                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |               29 |             95 |         3.28 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      |                                                                                                                                                                                                       | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                      |               60 |             97 |         1.62 |
|  qout_r_reg[30]_i_3_n_0                                                                                                                                                     | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_fpu/fpu_info_dfflr/E[0]                                                                          | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                      |               45 |            112 |         2.49 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                      |                                                                                                                                                                                                       | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                      |              361 |            887 |         2.46 |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


