

================================================================
== Vitis HLS Report for 'cordiccart2pol'
================================================================
* Date:           Mon Oct 20 13:44:01 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        cordiccart2pol.comp
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.297 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      196|      196|  1.960 us|  1.960 us|  197|  197|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                   |                                         |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                      Instance                     |                  Module                 |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +---------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_cordiccart2pol_Pipeline_VITIS_LOOP_15_1_fu_96  |cordiccart2pol_Pipeline_VITIS_LOOP_15_1  |      182|      182|  1.820 us|  1.820 us|  180|  180|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +---------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    261|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|   24|    2176|   3516|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     93|    -|
|Register         |        -|    -|     375|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   24|    2551|   3870|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   10|       2|      7|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------+-----------------------------------------+---------+----+------+------+-----+
    |                      Instance                     |                  Module                 | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------------------------------+-----------------------------------------+---------+----+------+------+-----+
    |grp_cordiccart2pol_Pipeline_VITIS_LOOP_15_1_fu_96  |cordiccart2pol_Pipeline_VITIS_LOOP_15_1  |        0|  10|  1204|  1789|    0|
    |dmul_64ns_64ns_64_7_max_dsp_1_U23                  |dmul_64ns_64ns_64_7_max_dsp_1            |        0|  11|   342|   586|    0|
    |dsub_64ns_64ns_64_7_full_dsp_1_U22                 |dsub_64ns_64ns_64_7_full_dsp_1           |        0|   3|   630|  1141|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U20                    |fcmp_32ns_32ns_1_2_no_dsp_1              |        0|   0|     0|     0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U21                    |fcmp_32ns_32ns_1_2_no_dsp_1              |        0|   0|     0|     0|    0|
    |fpext_32ns_64_2_no_dsp_1_U18                       |fpext_32ns_64_2_no_dsp_1                 |        0|   0|     0|     0|    0|
    |fpext_32ns_64_2_no_dsp_1_U19                       |fpext_32ns_64_2_no_dsp_1                 |        0|   0|     0|     0|    0|
    |fptrunc_64ns_32_2_no_dsp_1_U16                     |fptrunc_64ns_32_2_no_dsp_1               |        0|   0|     0|     0|    0|
    |fptrunc_64ns_32_2_no_dsp_1_U17                     |fptrunc_64ns_32_2_no_dsp_1               |        0|   0|     0|     0|    0|
    +---------------------------------------------------+-----------------------------------------+---------+----+------+------+-----+
    |Total                                              |                                         |        0|  24|  2176|  3516|    0|
    +---------------------------------------------------+-----------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |and_ln12_fu_177_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln28_1_fu_262_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln28_fu_275_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln12_1_fu_165_p2  |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln12_fu_159_p2    |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln28_1_fu_244_p2  |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln28_fu_238_p2    |      icmp|   0|  0|  15|           8|           2|
    |or_ln12_fu_171_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln28_fu_258_p2      |        or|   0|  0|   2|           1|           1|
    |current_x_fu_212_p3    |    select|   0|  0|  32|           1|          32|
    |grp_fu_109_p0          |    select|   0|  0|  64|           1|          64|
    |select_ln28_fu_267_p3  |    select|   0|  0|  63|           1|          63|
    |xor_ln12_fu_190_p2     |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 261|          71|         172|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  65|         16|    1|         16|
    |grp_fu_121_opcode  |  14|          3|    5|         15|
    |grp_fu_121_p0      |  14|          3|   32|         96|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  93|         22|   38|        127|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------+----+----+-----+-----------+
    |                              Name                              | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                       |  15|   0|   15|          0|
    |cond_reg_378                                                    |  64|   0|   64|          0|
    |conv1_reg_362                                                   |  64|   0|   64|          0|
    |conv_reg_373                                                    |  64|   0|   64|          0|
    |current_x_reg_331                                               |  32|   0|   32|          0|
    |grp_cordiccart2pol_Pipeline_VITIS_LOOP_15_1_fu_96_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln28_1_reg_341                                             |   1|   0|    1|          0|
    |icmp_ln28_reg_336                                               |   1|   0|    1|          0|
    |mul2_reg_383                                                    |  64|   0|   64|          0|
    |or_ln12_reg_326                                                 |   1|   0|    1|          0|
    |select_ln28_reg_368                                             |   1|   0|   64|         63|
    |tmp_1_reg_315                                                   |   1|   0|    1|          0|
    |tmp_3_reg_346                                                   |   1|   0|    1|          0|
    |tmp_5_reg_351                                                   |   1|   0|    1|          0|
    |x_read_reg_296                                                  |  32|   0|   32|          0|
    |y_read_reg_320                                                  |  32|   0|   32|          0|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                           | 375|   0|  438|         63|
    +----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+----------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+--------------+-----+-----+------------+----------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|x             |   in|   32|     ap_none|               x|        scalar|
|y             |   in|   32|     ap_none|               y|        scalar|
|r             |  out|   32|      ap_vld|               r|       pointer|
|r_ap_vld      |  out|    1|      ap_vld|               r|       pointer|
|theta         |  out|   32|      ap_vld|           theta|       pointer|
|theta_ap_vld  |  out|    1|      ap_vld|           theta|       pointer|
+--------------+-----+-----+------------+----------------+--------------+

