{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1480087828827 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ft232h_simple 5CEFA2F23C8 " "Selected device 5CEFA2F23C8 for design \"ft232h_simple\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1480087828850 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1480087828909 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1480087828909 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1480087829286 ""}
{ "Info" "IFITCC_FITCC_QIC_PARTITION_SUMMARY" "100.00 2 0 2 " "Fitter is preserving placement for 100.00 percent of the design from 2 Post-Fit partition(s) and 0 imported partition(s) of 2 total partition(s)" {  } {  } 0 171122 "Fitter is preserving placement for %1!s! percent of the design from %2!d! Post-Fit partition(s) and %3!d! imported partition(s) of %4!d! total partition(s)" 0 0 "Fitter" 0 -1 1480087829436 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1480087829441 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1480087834740 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver clock~inputCLKENA0 CLKCTRL_G5 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver clock~inputCLKENA0, placed at CLKCTRL_G5" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad clock PIN_AA12 " "Refclk input I/O pad clock is placed onto PIN_AA12" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1480087834770 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1480087834770 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1480087834770 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clock~inputCLKENA0 19 global CLKCTRL_G5 " "clock~inputCLKENA0 with 19 fanout uses global clock CLKCTRL_G5" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1480087834771 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1480087834771 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1480087834771 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1480087834838 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1480087834838 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1480087834840 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1480087834840 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1480087834840 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1480087834840 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1480087834841 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1480087834841 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1480087834841 ""}
{ "Info" "ISTA_SDC_FOUND" "ft232h_simple.out.sdc " "Reading SDC File: 'ft232h_simple.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1480087841210 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ft232h_simple.out.sdc 42 altera_reserved_tck port " "Ignored filter at ft232h_simple.out.sdc(42): altera_reserved_tck could not be matched with a port" {  } { { "H:/project/ft232h_simple/ft232h_simple.out.sdc" "" { Text "H:/project/ft232h_simple/ft232h_simple.out.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1480087841211 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock ft232h_simple.out.sdc 42 Argument <targets> is an empty collection " "Ignored create_clock at ft232h_simple.out.sdc(42): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 33.333 -waveform \{ 0.000 16.666 \} \[get_ports \{altera_reserved_tck\}\] " "create_clock -name \{altera_reserved_tck\} -period 33.333 -waveform \{ 0.000 16.666 \} \[get_ports \{altera_reserved_tck\}\]" {  } { { "H:/project/ft232h_simple/ft232h_simple.out.sdc" "" { Text "H:/project/ft232h_simple/ft232h_simple.out.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1480087841211 ""}  } { { "H:/project/ft232h_simple/ft232h_simple.out.sdc" "" { Text "H:/project/ft232h_simple/ft232h_simple.out.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480087841211 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ft232h_simple.out.sdc 43 pll_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\] net " "Ignored filter at ft232h_simple.out.sdc(43): pll_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\] could not be matched with a net" {  } { { "H:/project/ft232h_simple/ft232h_simple.out.sdc" "" { Text "H:/project/ft232h_simple/ft232h_simple.out.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1480087841211 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock ft232h_simple.out.sdc 43 Argument <targets> is an empty collection " "Ignored create_clock at ft232h_simple.out.sdc(43): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{sys_clk\} -period 10.000 -waveform \{ 0.000 5.000 \} \[get_nets \{pll_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]\}\] " "create_clock -name \{sys_clk\} -period 10.000 -waveform \{ 0.000 5.000 \} \[get_nets \{pll_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]\}\]" {  } { { "H:/project/ft232h_simple/ft232h_simple.out.sdc" "" { Text "H:/project/ft232h_simple/ft232h_simple.out.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1480087841212 ""}  } { { "H:/project/ft232h_simple/ft232h_simple.out.sdc" "" { Text "H:/project/ft232h_simple/ft232h_simple.out.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480087841212 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ft232h_simple.out.sdc 45 clk port " "Ignored filter at ft232h_simple.out.sdc(45): clk could not be matched with a port" {  } { { "H:/project/ft232h_simple/ft232h_simple.out.sdc" "" { Text "H:/project/ft232h_simple/ft232h_simple.out.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1480087841213 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock ft232h_simple.out.sdc 45 Argument <targets> is an empty collection " "Ignored create_clock at ft232h_simple.out.sdc(45): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{input_clk\} -period 20.000 -waveform \{ 0.000 10.000 \} \[get_ports \{clk\}\] " "create_clock -name \{input_clk\} -period 20.000 -waveform \{ 0.000 10.000 \} \[get_ports \{clk\}\]" {  } { { "H:/project/ft232h_simple/ft232h_simple.out.sdc" "" { Text "H:/project/ft232h_simple/ft232h_simple.out.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1480087841213 ""}  } { { "H:/project/ft232h_simple/ft232h_simple.out.sdc" "" { Text "H:/project/ft232h_simple/ft232h_simple.out.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480087841213 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ft232h_simple.out.sdc 101 altera_reserved_tck clock " "Ignored filter at ft232h_simple.out.sdc(101): altera_reserved_tck could not be matched with a clock" {  } { { "H:/project/ft232h_simple/ft232h_simple.out.sdc" "" { Text "H:/project/ft232h_simple/ft232h_simple.out.sdc" 101 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1480087841214 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups ft232h_simple.out.sdc 101 Argument -group with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements " "Ignored set_clock_groups at ft232h_simple.out.sdc(101): Argument -group with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -asynchronous -group \[get_clocks \{altera_reserved_tck\}\] " "set_clock_groups -asynchronous -group \[get_clocks \{altera_reserved_tck\}\]" {  } { { "H:/project/ft232h_simple/ft232h_simple.out.sdc" "" { Text "H:/project/ft232h_simple/ft232h_simple.out.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1480087841217 ""}  } { { "H:/project/ft232h_simple/ft232h_simple.out.sdc" "" { Text "H:/project/ft232h_simple/ft232h_simple.out.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480087841217 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ft232h_simple.out.sdc 108 *rdptr_g* keeper " "Ignored filter at ft232h_simple.out.sdc(108): *rdptr_g* could not be matched with a keeper" {  } { { "H:/project/ft232h_simple/ft232h_simple.out.sdc" "" { Text "H:/project/ft232h_simple/ft232h_simple.out.sdc" 108 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1480087841217 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ft232h_simple.out.sdc 108 *ws_dgrp\|dffpipe_re9:dffpipe19\|dffe20a* keeper " "Ignored filter at ft232h_simple.out.sdc(108): *ws_dgrp\|dffpipe_re9:dffpipe19\|dffe20a* could not be matched with a keeper" {  } { { "H:/project/ft232h_simple/ft232h_simple.out.sdc" "" { Text "H:/project/ft232h_simple/ft232h_simple.out.sdc" 108 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1480087841217 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ft232h_simple.out.sdc 108 Argument <from> is an empty collection " "Ignored set_false_path at ft232h_simple.out.sdc(108): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_re9:dffpipe19\|dffe20a*\}\] " "set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_re9:dffpipe19\|dffe20a*\}\]" {  } { { "H:/project/ft232h_simple/ft232h_simple.out.sdc" "" { Text "H:/project/ft232h_simple/ft232h_simple.out.sdc" 108 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1480087841218 ""}  } { { "H:/project/ft232h_simple/ft232h_simple.out.sdc" "" { Text "H:/project/ft232h_simple/ft232h_simple.out.sdc" 108 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480087841218 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ft232h_simple.out.sdc 108 Argument <to> is an empty collection " "Ignored set_false_path at ft232h_simple.out.sdc(108): Argument <to> is an empty collection" {  } { { "H:/project/ft232h_simple/ft232h_simple.out.sdc" "" { Text "H:/project/ft232h_simple/ft232h_simple.out.sdc" 108 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480087841218 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ft232h_simple.out.sdc 109 *delayed_wrptr_g* keeper " "Ignored filter at ft232h_simple.out.sdc(109): *delayed_wrptr_g* could not be matched with a keeper" {  } { { "H:/project/ft232h_simple/ft232h_simple.out.sdc" "" { Text "H:/project/ft232h_simple/ft232h_simple.out.sdc" 109 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1480087841218 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ft232h_simple.out.sdc 109 *rs_dgwp\|dffpipe_qe9:dffpipe12\|dffe13a* keeper " "Ignored filter at ft232h_simple.out.sdc(109): *rs_dgwp\|dffpipe_qe9:dffpipe12\|dffe13a* could not be matched with a keeper" {  } { { "H:/project/ft232h_simple/ft232h_simple.out.sdc" "" { Text "H:/project/ft232h_simple/ft232h_simple.out.sdc" 109 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1480087841218 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ft232h_simple.out.sdc 109 Argument <from> is an empty collection " "Ignored set_false_path at ft232h_simple.out.sdc(109): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*delayed_wrptr_g*\}\] -to \[get_keepers \{*rs_dgwp\|dffpipe_qe9:dffpipe12\|dffe13a*\}\] " "set_false_path -from \[get_keepers \{*delayed_wrptr_g*\}\] -to \[get_keepers \{*rs_dgwp\|dffpipe_qe9:dffpipe12\|dffe13a*\}\]" {  } { { "H:/project/ft232h_simple/ft232h_simple.out.sdc" "" { Text "H:/project/ft232h_simple/ft232h_simple.out.sdc" 109 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1480087841218 ""}  } { { "H:/project/ft232h_simple/ft232h_simple.out.sdc" "" { Text "H:/project/ft232h_simple/ft232h_simple.out.sdc" 109 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480087841218 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ft232h_simple.out.sdc 109 Argument <to> is an empty collection " "Ignored set_false_path at ft232h_simple.out.sdc(109): Argument <to> is an empty collection" {  } { { "H:/project/ft232h_simple/ft232h_simple.out.sdc" "" { Text "H:/project/ft232h_simple/ft232h_simple.out.sdc" 109 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480087841218 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ft232h_simple.out.sdc 110 *ws_dgrp\|dffpipe_te9:dffpipe11\|dffe12a* keeper " "Ignored filter at ft232h_simple.out.sdc(110): *ws_dgrp\|dffpipe_te9:dffpipe11\|dffe12a* could not be matched with a keeper" {  } { { "H:/project/ft232h_simple/ft232h_simple.out.sdc" "" { Text "H:/project/ft232h_simple/ft232h_simple.out.sdc" 110 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1480087841219 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ft232h_simple.out.sdc 110 Argument <from> is an empty collection " "Ignored set_false_path at ft232h_simple.out.sdc(110): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_te9:dffpipe11\|dffe12a*\}\] " "set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_te9:dffpipe11\|dffe12a*\}\]" {  } { { "H:/project/ft232h_simple/ft232h_simple.out.sdc" "" { Text "H:/project/ft232h_simple/ft232h_simple.out.sdc" 110 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1480087841219 ""}  } { { "H:/project/ft232h_simple/ft232h_simple.out.sdc" "" { Text "H:/project/ft232h_simple/ft232h_simple.out.sdc" 110 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480087841219 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ft232h_simple.out.sdc 110 Argument <to> is an empty collection " "Ignored set_false_path at ft232h_simple.out.sdc(110): Argument <to> is an empty collection" {  } { { "H:/project/ft232h_simple/ft232h_simple.out.sdc" "" { Text "H:/project/ft232h_simple/ft232h_simple.out.sdc" 110 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480087841219 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1480087841230 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1480087841231 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1480087841231 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1480087841231 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1480087841231 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  12.500      usb_clk " "  12.500      usb_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1480087841231 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1480087841231 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "clk " "Node \"clk\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1480087841296 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pll_lock " "Node \"pll_lock\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pll_lock" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1480087841296 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1480087841296 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:12 " "Fitter preparation operations ending: elapsed time is 00:00:12" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1480087841297 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1480087846063 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1480087846170 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1480087846354 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1480087846429 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1480087846472 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1480087846472 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1480087847092 ""}
{ "Info" "IFITAPI_FITAPI_VPR_RCF_NUM_ROUTES_CONSTRAINED" "100.00 " "Router is attempting to preserve 100.00 percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements." {  } {  } 0 170239 "Router is attempting to preserve %1!s! percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements." 0 0 "Fitter" 0 -1 1480087849236 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X11_Y0 X21_Y10 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10" {  } { { "loc" "" { Generic "H:/project/ft232h_simple/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10"} { { 12 { 0 ""} 11 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1480087849896 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1480087849896 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1480087850067 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1480087850067 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1480087850067 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1480087850075 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.02 " "Total time spent on timing analysis during the Fitter is 0.02 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1480087850102 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1480087850842 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1480087851117 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "8 " "Following 8 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "data\[0\] a permanently enabled " "Pin data\[0\] has a permanently enabled output enable" {  } { { "d:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { data[0] } } } { "d:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data\[0\]" } } } } { "ft232h_simple.v" "" { Text "H:/project/ft232h_simple/ft232h_simple.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "H:/project/ft232h_simple/" { { 0 { 0 ""} 0 11 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1480087851124 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "data\[1\] a permanently enabled " "Pin data\[1\] has a permanently enabled output enable" {  } { { "d:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { data[1] } } } { "d:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data\[1\]" } } } } { "ft232h_simple.v" "" { Text "H:/project/ft232h_simple/ft232h_simple.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "H:/project/ft232h_simple/" { { 0 { 0 ""} 0 10 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1480087851124 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "data\[2\] a permanently enabled " "Pin data\[2\] has a permanently enabled output enable" {  } { { "d:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { data[2] } } } { "d:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data\[2\]" } } } } { "ft232h_simple.v" "" { Text "H:/project/ft232h_simple/ft232h_simple.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "H:/project/ft232h_simple/" { { 0 { 0 ""} 0 9 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1480087851124 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "data\[3\] a permanently enabled " "Pin data\[3\] has a permanently enabled output enable" {  } { { "d:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { data[3] } } } { "d:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data\[3\]" } } } } { "ft232h_simple.v" "" { Text "H:/project/ft232h_simple/ft232h_simple.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "H:/project/ft232h_simple/" { { 0 { 0 ""} 0 8 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1480087851124 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "data\[4\] a permanently enabled " "Pin data\[4\] has a permanently enabled output enable" {  } { { "d:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { data[4] } } } { "d:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data\[4\]" } } } } { "ft232h_simple.v" "" { Text "H:/project/ft232h_simple/ft232h_simple.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "H:/project/ft232h_simple/" { { 0 { 0 ""} 0 7 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1480087851124 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "data\[5\] a permanently enabled " "Pin data\[5\] has a permanently enabled output enable" {  } { { "d:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { data[5] } } } { "d:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data\[5\]" } } } } { "ft232h_simple.v" "" { Text "H:/project/ft232h_simple/ft232h_simple.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "H:/project/ft232h_simple/" { { 0 { 0 ""} 0 6 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1480087851124 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "data\[6\] a permanently enabled " "Pin data\[6\] has a permanently enabled output enable" {  } { { "d:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { data[6] } } } { "d:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data\[6\]" } } } } { "ft232h_simple.v" "" { Text "H:/project/ft232h_simple/ft232h_simple.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "H:/project/ft232h_simple/" { { 0 { 0 ""} 0 5 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1480087851124 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "data\[7\] a permanently enabled " "Pin data\[7\] has a permanently enabled output enable" {  } { { "d:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { data[7] } } } { "d:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data\[7\]" } } } } { "ft232h_simple.v" "" { Text "H:/project/ft232h_simple/ft232h_simple.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "H:/project/ft232h_simple/" { { 0 { 0 ""} 0 4 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1480087851124 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1480087851124 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "H:/project/ft232h_simple/output_files/ft232h_simple.fit.smsg " "Generated suppressed messages file H:/project/ft232h_simple/output_files/ft232h_simple.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1480087851176 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 30 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "3225 " "Peak virtual memory: 3225 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1480087851789 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 25 23:30:51 2016 " "Processing ended: Fri Nov 25 23:30:51 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1480087851789 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1480087851789 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1480087851789 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1480087851789 ""}
