#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Nov 13 16:56:10 2019
# Process ID: 48840
# Current directory: C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.runs/synth_1
# Command line: vivado.exe -log microblaze_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source microblaze_wrapper.tcl
# Log file: C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.runs/synth_1/microblaze_wrapper.vds
# Journal file: C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source microblaze_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
add_files: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 794.238 ; gain = 35.789
Command: synth_design -top microblaze_wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 52568 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1297.645 ; gain = 224.219
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'microblaze_wrapper' [C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/hdl/microblaze_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36196]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36196]
INFO: [Synth 8-6157] synthesizing module 'microblaze' [C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/synth/microblaze.v:807]
INFO: [Synth 8-6157] synthesizing module 'microblaze_axi_ethernetlite_0_0' [C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.runs/synth_1/.Xil/Vivado-48840-BZ-ECE-CB539-02/realtime/microblaze_axi_ethernetlite_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_axi_ethernetlite_0_0' (2#1) [C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.runs/synth_1/.Xil/Vivado-48840-BZ-ECE-CB539-02/realtime/microblaze_axi_ethernetlite_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'microblaze_axi_gpio_0_0' [C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.runs/synth_1/.Xil/Vivado-48840-BZ-ECE-CB539-02/realtime/microblaze_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_axi_gpio_0_0' (3#1) [C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.runs/synth_1/.Xil/Vivado-48840-BZ-ECE-CB539-02/realtime/microblaze_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'microblaze_axi_quad_spi_0_1' [C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.runs/synth_1/.Xil/Vivado-48840-BZ-ECE-CB539-02/realtime/microblaze_axi_quad_spi_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_axi_quad_spi_0_1' (4#1) [C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.runs/synth_1/.Xil/Vivado-48840-BZ-ECE-CB539-02/realtime/microblaze_axi_quad_spi_0_1_stub.v:6]
WARNING: [Synth 8-7023] instance 'axi_quad_spi_0' of module 'microblaze_axi_quad_spi_0_1' has 40 connections declared, but only 36 given [C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/synth/microblaze.v:1224]
INFO: [Synth 8-6157] synthesizing module 'microblaze_axi_timer_0_0' [C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.runs/synth_1/.Xil/Vivado-48840-BZ-ECE-CB539-02/realtime/microblaze_axi_timer_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_axi_timer_0_0' (5#1) [C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.runs/synth_1/.Xil/Vivado-48840-BZ-ECE-CB539-02/realtime/microblaze_axi_timer_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'axi_timer_0' of module 'microblaze_axi_timer_0_0' has 26 connections declared, but only 23 given [C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/synth/microblaze.v:1261]
INFO: [Synth 8-6157] synthesizing module 'microblaze_axi_uartlite_0_0' [C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.runs/synth_1/.Xil/Vivado-48840-BZ-ECE-CB539-02/realtime/microblaze_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_axi_uartlite_0_0' (6#1) [C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.runs/synth_1/.Xil/Vivado-48840-BZ-ECE-CB539-02/realtime/microblaze_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'microblaze_clk_wiz_0_0' [C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.runs/synth_1/.Xil/Vivado-48840-BZ-ECE-CB539-02/realtime/microblaze_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_clk_wiz_0_0' (7#1) [C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.runs/synth_1/.Xil/Vivado-48840-BZ-ECE-CB539-02/realtime/microblaze_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'microblaze_mdm_1_0' [C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.runs/synth_1/.Xil/Vivado-48840-BZ-ECE-CB539-02/realtime/microblaze_mdm_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_mdm_1_0' (8#1) [C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.runs/synth_1/.Xil/Vivado-48840-BZ-ECE-CB539-02/realtime/microblaze_mdm_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'microblaze_microblaze_0_0' [C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.runs/synth_1/.Xil/Vivado-48840-BZ-ECE-CB539-02/realtime/microblaze_microblaze_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_microblaze_0_0' (9#1) [C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.runs/synth_1/.Xil/Vivado-48840-BZ-ECE-CB539-02/realtime/microblaze_microblaze_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'microblaze_0' of module 'microblaze_microblaze_0_0' has 126 connections declared, but only 108 given [C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/synth/microblaze.v:1328]
INFO: [Synth 8-6157] synthesizing module 'microblaze_microblaze_0_axi_intc_0' [C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.runs/synth_1/.Xil/Vivado-48840-BZ-ECE-CB539-02/realtime/microblaze_microblaze_0_axi_intc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_microblaze_0_axi_intc_0' (10#1) [C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.runs/synth_1/.Xil/Vivado-48840-BZ-ECE-CB539-02/realtime/microblaze_microblaze_0_axi_intc_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'microblaze_microblaze_0_axi_periph_0' [C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/synth/microblaze.v:1929]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_2SZHJX' [C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/synth/microblaze.v:12]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_2SZHJX' (11#1) [C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/synth/microblaze.v:12]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_UXJV17' [C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/synth/microblaze.v:144]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_UXJV17' (12#1) [C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/synth/microblaze.v:144]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_1HI1GR5' [C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/synth/microblaze.v:276]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_1HI1GR5' (13#1) [C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/synth/microblaze.v:276]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_19Z7TXZ' [C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/synth/microblaze.v:408]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_19Z7TXZ' (14#1) [C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/synth/microblaze.v:408]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_J4O1C4' [C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/synth/microblaze.v:540]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_J4O1C4' (15#1) [C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/synth/microblaze.v:540]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_9BINPE' [C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/synth/microblaze.v:672]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_9BINPE' (16#1) [C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/synth/microblaze.v:672]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_SYAVRW' [C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/synth/microblaze.v:3203]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_SYAVRW' (17#1) [C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/synth/microblaze.v:3203]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_3OA1I2' [C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/synth/microblaze.v:3349]
INFO: [Synth 8-6157] synthesizing module 'microblaze_auto_pc_0' [C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.runs/synth_1/.Xil/Vivado-48840-BZ-ECE-CB539-02/realtime/microblaze_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_auto_pc_0' (18#1) [C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.runs/synth_1/.Xil/Vivado-48840-BZ-ECE-CB539-02/realtime/microblaze_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_3OA1I2' (19#1) [C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/synth/microblaze.v:3349]
INFO: [Synth 8-6157] synthesizing module 's02_couplers_imp_1942W9C' [C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/synth/microblaze.v:3631]
INFO: [Synth 8-6157] synthesizing module 'microblaze_auto_pc_1' [C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.runs/synth_1/.Xil/Vivado-48840-BZ-ECE-CB539-02/realtime/microblaze_auto_pc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_auto_pc_1' (20#1) [C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.runs/synth_1/.Xil/Vivado-48840-BZ-ECE-CB539-02/realtime/microblaze_auto_pc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's02_couplers_imp_1942W9C' (21#1) [C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/synth/microblaze.v:3631]
INFO: [Synth 8-6157] synthesizing module 'microblaze_xbar_0' [C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.runs/synth_1/.Xil/Vivado-48840-BZ-ECE-CB539-02/realtime/microblaze_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_xbar_0' (22#1) [C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.runs/synth_1/.Xil/Vivado-48840-BZ-ECE-CB539-02/realtime/microblaze_xbar_0_stub.v:6]
WARNING: [Synth 8-689] width (2) of port connection 's_axi_awready' does not match port width (3) of module 'microblaze_xbar_0' [C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/synth/microblaze.v:3188]
WARNING: [Synth 8-689] width (4) of port connection 's_axi_bresp' does not match port width (6) of module 'microblaze_xbar_0' [C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/synth/microblaze.v:3191]
WARNING: [Synth 8-689] width (2) of port connection 's_axi_bvalid' does not match port width (3) of module 'microblaze_xbar_0' [C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/synth/microblaze.v:3192]
WARNING: [Synth 8-689] width (2) of port connection 's_axi_wready' does not match port width (3) of module 'microblaze_xbar_0' [C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/synth/microblaze.v:3198]
WARNING: [Synth 8-7023] instance 'xbar' of module 'microblaze_xbar_0' has 40 connections declared, but only 38 given [C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/synth/microblaze.v:3162]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_microblaze_0_axi_periph_0' (23#1) [C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/synth/microblaze.v:1929]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_HPR3PZ' [C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/synth/microblaze.v:1695]
INFO: [Synth 8-6157] synthesizing module 'microblaze_dlmb_bram_if_cntlr_0' [C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.runs/synth_1/.Xil/Vivado-48840-BZ-ECE-CB539-02/realtime/microblaze_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_dlmb_bram_if_cntlr_0' (24#1) [C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.runs/synth_1/.Xil/Vivado-48840-BZ-ECE-CB539-02/realtime/microblaze_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'microblaze_dlmb_v10_0' [C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.runs/synth_1/.Xil/Vivado-48840-BZ-ECE-CB539-02/realtime/microblaze_dlmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_dlmb_v10_0' (25#1) [C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.runs/synth_1/.Xil/Vivado-48840-BZ-ECE-CB539-02/realtime/microblaze_dlmb_v10_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'dlmb_v10' of module 'microblaze_dlmb_v10_0' has 25 connections declared, but only 24 given [C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/synth/microblaze.v:1841]
INFO: [Synth 8-6157] synthesizing module 'microblaze_ilmb_bram_if_cntlr_0' [C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.runs/synth_1/.Xil/Vivado-48840-BZ-ECE-CB539-02/realtime/microblaze_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_ilmb_bram_if_cntlr_0' (26#1) [C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.runs/synth_1/.Xil/Vivado-48840-BZ-ECE-CB539-02/realtime/microblaze_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'microblaze_ilmb_v10_0' [C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.runs/synth_1/.Xil/Vivado-48840-BZ-ECE-CB539-02/realtime/microblaze_ilmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_ilmb_v10_0' (27#1) [C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.runs/synth_1/.Xil/Vivado-48840-BZ-ECE-CB539-02/realtime/microblaze_ilmb_v10_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'ilmb_v10' of module 'microblaze_ilmb_v10_0' has 25 connections declared, but only 24 given [C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/synth/microblaze.v:1887]
INFO: [Synth 8-6157] synthesizing module 'microblaze_lmb_bram_0' [C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.runs/synth_1/.Xil/Vivado-48840-BZ-ECE-CB539-02/realtime/microblaze_lmb_bram_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_lmb_bram_0' (28#1) [C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.runs/synth_1/.Xil/Vivado-48840-BZ-ECE-CB539-02/realtime/microblaze_lmb_bram_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'lmb_bram' of module 'microblaze_lmb_bram_0' has 16 connections declared, but only 14 given [C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/synth/microblaze.v:1912]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_HPR3PZ' (29#1) [C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/synth/microblaze.v:1695]
INFO: [Synth 8-6157] synthesizing module 'microblaze_microblaze_0_xlconcat_0' [c:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/ip/microblaze_microblaze_0_xlconcat_0/synth/microblaze_microblaze_0_xlconcat_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_3_xlconcat' [c:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 4 - type: integer 
	Parameter NUM_PORTS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_3_xlconcat' (30#1) [c:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_microblaze_0_xlconcat_0' (31#1) [c:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/ip/microblaze_microblaze_0_xlconcat_0/synth/microblaze_microblaze_0_xlconcat_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'microblaze_reset_inv_0_0' [C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.runs/synth_1/.Xil/Vivado-48840-BZ-ECE-CB539-02/realtime/microblaze_reset_inv_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_reset_inv_0_0' (32#1) [C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.runs/synth_1/.Xil/Vivado-48840-BZ-ECE-CB539-02/realtime/microblaze_reset_inv_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'microblaze_rst_clk_wiz_0_100M_0' [C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.runs/synth_1/.Xil/Vivado-48840-BZ-ECE-CB539-02/realtime/microblaze_rst_clk_wiz_0_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_rst_clk_wiz_0_100M_0' (33#1) [C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.runs/synth_1/.Xil/Vivado-48840-BZ-ECE-CB539-02/realtime/microblaze_rst_clk_wiz_0_100M_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_0_100M' of module 'microblaze_rst_clk_wiz_0_100M_0' has 10 connections declared, but only 8 given [C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/synth/microblaze.v:1684]
INFO: [Synth 8-6155] done synthesizing module 'microblaze' (34#1) [C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/synth/microblaze.v:807]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_wrapper' (35#1) [C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/hdl/microblaze_wrapper.v:12]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In4[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In5[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In6[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In7[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In8[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In9[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In10[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In11[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In12[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In13[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In14[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In15[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In16[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In17[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In18[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In19[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In20[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In21[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In22[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In23[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In24[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In25[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In26[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In27[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In28[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In29[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In30[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In31[0]
WARNING: [Synth 8-3331] design s02_couplers_imp_1942W9C has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s02_couplers_imp_1942W9C has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s01_couplers_imp_3OA1I2 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_3OA1I2 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_SYAVRW has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_SYAVRW has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_SYAVRW has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_SYAVRW has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_9BINPE has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_9BINPE has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_9BINPE has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_9BINPE has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_J4O1C4 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_J4O1C4 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_J4O1C4 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_J4O1C4 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_19Z7TXZ has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_19Z7TXZ has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_19Z7TXZ has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_19Z7TXZ has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_1HI1GR5 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_1HI1GR5 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_1HI1GR5 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_1HI1GR5 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_UXJV17 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_UXJV17 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_UXJV17 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_UXJV17 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_2SZHJX has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_2SZHJX has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_2SZHJX has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_2SZHJX has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design microblaze_microblaze_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design microblaze_microblaze_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design microblaze_microblaze_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design microblaze_microblaze_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design microblaze_microblaze_0_axi_periph_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design microblaze_microblaze_0_axi_periph_0 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design microblaze_microblaze_0_axi_periph_0 has unconnected port M03_ACLK
WARNING: [Synth 8-3331] design microblaze_microblaze_0_axi_periph_0 has unconnected port M03_ARESETN
WARNING: [Synth 8-3331] design microblaze_microblaze_0_axi_periph_0 has unconnected port M04_ACLK
WARNING: [Synth 8-3331] design microblaze_microblaze_0_axi_periph_0 has unconnected port M04_ARESETN
WARNING: [Synth 8-3331] design microblaze_microblaze_0_axi_periph_0 has unconnected port M05_ACLK
WARNING: [Synth 8-3331] design microblaze_microblaze_0_axi_periph_0 has unconnected port M05_ARESETN
WARNING: [Synth 8-3331] design microblaze_microblaze_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design microblaze_microblaze_0_axi_periph_0 has unconnected port S00_ARESETN
WARNING: [Synth 8-3331] design microblaze_microblaze_0_axi_periph_0 has unconnected port S01_ACLK
WARNING: [Synth 8-3331] design microblaze_microblaze_0_axi_periph_0 has unconnected port S01_ARESETN
WARNING: [Synth 8-3331] design microblaze_microblaze_0_axi_periph_0 has unconnected port S02_ACLK
WARNING: [Synth 8-3331] design microblaze_microblaze_0_axi_periph_0 has unconnected port S02_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1379.188 ; gain = 305.762
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1379.188 ; gain = 305.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1379.188 ; gain = 305.762
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 1379.188 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/ip/microblaze_clk_wiz_0_0/microblaze_clk_wiz_0_0/microblaze_clk_wiz_0_0_in_context.xdc] for cell 'microblaze_i/clk_wiz_0'
Finished Parsing XDC File [c:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/ip/microblaze_clk_wiz_0_0/microblaze_clk_wiz_0_0/microblaze_clk_wiz_0_0_in_context.xdc] for cell 'microblaze_i/clk_wiz_0'
Parsing XDC File [c:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/ip/microblaze_reset_inv_0_0/microblaze_reset_inv_0_0/microblaze_reset_inv_0_0_in_context.xdc] for cell 'microblaze_i/reset_inv_0'
Finished Parsing XDC File [c:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/ip/microblaze_reset_inv_0_0/microblaze_reset_inv_0_0/microblaze_reset_inv_0_0_in_context.xdc] for cell 'microblaze_i/reset_inv_0'
Parsing XDC File [c:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/ip/microblaze_microblaze_0_0/microblaze_microblaze_0_0/microblaze_microblaze_0_0_in_context.xdc] for cell 'microblaze_i/microblaze_0'
Finished Parsing XDC File [c:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/ip/microblaze_microblaze_0_0/microblaze_microblaze_0_0/microblaze_microblaze_0_0_in_context.xdc] for cell 'microblaze_i/microblaze_0'
Parsing XDC File [c:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/ip/microblaze_dlmb_v10_0/microblaze_dlmb_v10_0/microblaze_dlmb_v10_0_in_context.xdc] for cell 'microblaze_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [c:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/ip/microblaze_dlmb_v10_0/microblaze_dlmb_v10_0/microblaze_dlmb_v10_0_in_context.xdc] for cell 'microblaze_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [c:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/ip/microblaze_ilmb_v10_0/microblaze_ilmb_v10_0/microblaze_dlmb_v10_0_in_context.xdc] for cell 'microblaze_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [c:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/ip/microblaze_ilmb_v10_0/microblaze_ilmb_v10_0/microblaze_dlmb_v10_0_in_context.xdc] for cell 'microblaze_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [c:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/ip/microblaze_dlmb_bram_if_cntlr_0/microblaze_dlmb_bram_if_cntlr_0/microblaze_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'microblaze_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/ip/microblaze_dlmb_bram_if_cntlr_0/microblaze_dlmb_bram_if_cntlr_0/microblaze_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'microblaze_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [c:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/ip/microblaze_ilmb_bram_if_cntlr_0/microblaze_ilmb_bram_if_cntlr_0/microblaze_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'microblaze_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/ip/microblaze_ilmb_bram_if_cntlr_0/microblaze_ilmb_bram_if_cntlr_0/microblaze_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'microblaze_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [c:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/ip/microblaze_lmb_bram_0/microblaze_lmb_bram_0/microblaze_lmb_bram_0_in_context.xdc] for cell 'microblaze_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [c:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/ip/microblaze_lmb_bram_0/microblaze_lmb_bram_0/microblaze_lmb_bram_0_in_context.xdc] for cell 'microblaze_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [c:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/ip/microblaze_xbar_0/microblaze_xbar_0/microblaze_xbar_0_in_context.xdc] for cell 'microblaze_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [c:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/ip/microblaze_xbar_0/microblaze_xbar_0/microblaze_xbar_0_in_context.xdc] for cell 'microblaze_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [c:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/ip/microblaze_microblaze_0_axi_intc_0/microblaze_microblaze_0_axi_intc_0/microblaze_microblaze_0_axi_intc_0_in_context.xdc] for cell 'microblaze_i/microblaze_0_axi_intc'
Finished Parsing XDC File [c:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/ip/microblaze_microblaze_0_axi_intc_0/microblaze_microblaze_0_axi_intc_0/microblaze_microblaze_0_axi_intc_0_in_context.xdc] for cell 'microblaze_i/microblaze_0_axi_intc'
Parsing XDC File [c:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/ip/microblaze_mdm_1_0/microblaze_mdm_1_0/microblaze_mdm_1_0_in_context.xdc] for cell 'microblaze_i/mdm_1'
Finished Parsing XDC File [c:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/ip/microblaze_mdm_1_0/microblaze_mdm_1_0/microblaze_mdm_1_0_in_context.xdc] for cell 'microblaze_i/mdm_1'
Parsing XDC File [c:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/ip/microblaze_rst_clk_wiz_0_100M_0/microblaze_rst_clk_wiz_0_100M_0/microblaze_rst_clk_wiz_0_100M_0_in_context.xdc] for cell 'microblaze_i/rst_clk_wiz_0_100M'
Finished Parsing XDC File [c:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/ip/microblaze_rst_clk_wiz_0_100M_0/microblaze_rst_clk_wiz_0_100M_0/microblaze_rst_clk_wiz_0_100M_0_in_context.xdc] for cell 'microblaze_i/rst_clk_wiz_0_100M'
Parsing XDC File [c:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/ip/microblaze_axi_ethernetlite_0_0/microblaze_axi_ethernetlite_0_0/microblaze_axi_ethernetlite_0_0_in_context.xdc] for cell 'microblaze_i/axi_ethernetlite_0'
Finished Parsing XDC File [c:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/ip/microblaze_axi_ethernetlite_0_0/microblaze_axi_ethernetlite_0_0/microblaze_axi_ethernetlite_0_0_in_context.xdc] for cell 'microblaze_i/axi_ethernetlite_0'
Parsing XDC File [c:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/ip/microblaze_axi_quad_spi_0_1/microblaze_axi_quad_spi_0_1/microblaze_axi_quad_spi_0_1_in_context.xdc] for cell 'microblaze_i/axi_quad_spi_0'
Finished Parsing XDC File [c:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/ip/microblaze_axi_quad_spi_0_1/microblaze_axi_quad_spi_0_1/microblaze_axi_quad_spi_0_1_in_context.xdc] for cell 'microblaze_i/axi_quad_spi_0'
Parsing XDC File [c:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/ip/microblaze_axi_gpio_0_0/microblaze_axi_gpio_0_0/microblaze_axi_gpio_0_0_in_context.xdc] for cell 'microblaze_i/axi_gpio_0'
Finished Parsing XDC File [c:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/ip/microblaze_axi_gpio_0_0/microblaze_axi_gpio_0_0/microblaze_axi_gpio_0_0_in_context.xdc] for cell 'microblaze_i/axi_gpio_0'
Parsing XDC File [c:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/ip/microblaze_axi_uartlite_0_0/microblaze_axi_uartlite_0_0/microblaze_axi_uartlite_0_0_in_context.xdc] for cell 'microblaze_i/axi_uartlite_0'
Finished Parsing XDC File [c:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/ip/microblaze_axi_uartlite_0_0/microblaze_axi_uartlite_0_0/microblaze_axi_uartlite_0_0_in_context.xdc] for cell 'microblaze_i/axi_uartlite_0'
Parsing XDC File [c:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/ip/microblaze_axi_timer_0_0/microblaze_axi_timer_0_0/microblaze_axi_timer_0_0_in_context.xdc] for cell 'microblaze_i/axi_timer_0'
Finished Parsing XDC File [c:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/ip/microblaze_axi_timer_0_0/microblaze_axi_timer_0_0/microblaze_axi_timer_0_0_in_context.xdc] for cell 'microblaze_i/axi_timer_0'
Parsing XDC File [c:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/ip/microblaze_auto_pc_0/microblaze_auto_pc_0/microblaze_auto_pc_0_in_context.xdc] for cell 'microblaze_i/microblaze_0_axi_periph/s01_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/ip/microblaze_auto_pc_0/microblaze_auto_pc_0/microblaze_auto_pc_0_in_context.xdc] for cell 'microblaze_i/microblaze_0_axi_periph/s01_couplers/auto_pc'
Parsing XDC File [c:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/ip/microblaze_auto_pc_1/microblaze_auto_pc_1/microblaze_auto_pc_1_in_context.xdc] for cell 'microblaze_i/microblaze_0_axi_periph/s02_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/ip/microblaze_auto_pc_1/microblaze_auto_pc_1/microblaze_auto_pc_1_in_context.xdc] for cell 'microblaze_i/microblaze_0_axi_periph/s02_couplers/auto_pc'
Parsing XDC File [C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1425.227 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 6 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.161 . Memory (MB): peak = 1425.227 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'microblaze_i/axi_quad_spi_0' at clock pin 'ext_spi_clk' is different from the actual clock period '6.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'microblaze_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1437.082 ; gain = 363.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1437.082 ; gain = 363.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  c:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/ip/microblaze_clk_wiz_0_0/microblaze_clk_wiz_0_0/microblaze_clk_wiz_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  c:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/ip/microblaze_clk_wiz_0_0/microblaze_clk_wiz_0_0/microblaze_clk_wiz_0_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for mii_rtl_rx_clk. (constraint file  c:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/ip/microblaze_axi_ethernetlite_0_0/microblaze_axi_ethernetlite_0_0/microblaze_axi_ethernetlite_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for mii_rtl_rx_clk. (constraint file  c:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/ip/microblaze_axi_ethernetlite_0_0/microblaze_axi_ethernetlite_0_0/microblaze_axi_ethernetlite_0_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for mii_rtl_tx_clk. (constraint file  c:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/ip/microblaze_axi_ethernetlite_0_0/microblaze_axi_ethernetlite_0_0/microblaze_axi_ethernetlite_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for mii_rtl_tx_clk. (constraint file  c:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/ip/microblaze_axi_ethernetlite_0_0/microblaze_axi_ethernetlite_0_0/microblaze_axi_ethernetlite_0_0_in_context.xdc, line 6).
Applied set_property DONT_TOUCH = true for microblaze_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for microblaze_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for microblaze_i/reset_inv_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for microblaze_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for microblaze_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for microblaze_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for microblaze_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for microblaze_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for microblaze_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for microblaze_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for microblaze_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for microblaze_i/microblaze_0_axi_intc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for microblaze_i/microblaze_0_xlconcat. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for microblaze_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for microblaze_i/rst_clk_wiz_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for microblaze_i/axi_ethernetlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for microblaze_i/axi_quad_spi_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for microblaze_i/axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for microblaze_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for microblaze_i/axi_timer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for microblaze_i/microblaze_0_axi_periph/s01_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for microblaze_i/microblaze_0_axi_periph/s02_couplers/auto_pc. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1437.082 ; gain = 363.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1437.082 ; gain = 363.656
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design microblaze_microblaze_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design microblaze_microblaze_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design microblaze_microblaze_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design microblaze_microblaze_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design microblaze_microblaze_0_axi_periph_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design microblaze_microblaze_0_axi_periph_0 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design microblaze_microblaze_0_axi_periph_0 has unconnected port M03_ACLK
WARNING: [Synth 8-3331] design microblaze_microblaze_0_axi_periph_0 has unconnected port M03_ARESETN
WARNING: [Synth 8-3331] design microblaze_microblaze_0_axi_periph_0 has unconnected port M04_ACLK
WARNING: [Synth 8-3331] design microblaze_microblaze_0_axi_periph_0 has unconnected port M04_ARESETN
WARNING: [Synth 8-3331] design microblaze_microblaze_0_axi_periph_0 has unconnected port M05_ACLK
WARNING: [Synth 8-3331] design microblaze_microblaze_0_axi_periph_0 has unconnected port M05_ARESETN
WARNING: [Synth 8-3331] design microblaze_microblaze_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design microblaze_microblaze_0_axi_periph_0 has unconnected port S00_ARESETN
WARNING: [Synth 8-3331] design microblaze_microblaze_0_axi_periph_0 has unconnected port S01_ACLK
WARNING: [Synth 8-3331] design microblaze_microblaze_0_axi_periph_0 has unconnected port S01_ARESETN
WARNING: [Synth 8-3331] design microblaze_microblaze_0_axi_periph_0 has unconnected port S02_ACLK
WARNING: [Synth 8-3331] design microblaze_microblaze_0_axi_periph_0 has unconnected port S02_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1437.082 ; gain = 363.656
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1442.344 ; gain = 368.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1442.641 ; gain = 369.215
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1453.602 ; gain = 380.176
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1467.414 ; gain = 393.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1467.414 ; gain = 393.988
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1467.414 ; gain = 393.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1467.414 ; gain = 393.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1467.414 ; gain = 393.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1467.414 ; gain = 393.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------------+----------+
|      |BlackBox name                      |Instances |
+------+-----------------------------------+----------+
|1     |microblaze_xbar_0                  |         1|
|2     |microblaze_auto_pc_0               |         1|
|3     |microblaze_auto_pc_1               |         1|
|4     |microblaze_axi_ethernetlite_0_0    |         1|
|5     |microblaze_axi_gpio_0_0            |         1|
|6     |microblaze_axi_quad_spi_0_1        |         1|
|7     |microblaze_axi_timer_0_0           |         1|
|8     |microblaze_axi_uartlite_0_0        |         1|
|9     |microblaze_clk_wiz_0_0             |         1|
|10    |microblaze_mdm_1_0                 |         1|
|11    |microblaze_microblaze_0_0          |         1|
|12    |microblaze_microblaze_0_axi_intc_0 |         1|
|13    |microblaze_reset_inv_0_0           |         1|
|14    |microblaze_rst_clk_wiz_0_100M_0    |         1|
|15    |microblaze_dlmb_bram_if_cntlr_0    |         1|
|16    |microblaze_dlmb_v10_0              |         1|
|17    |microblaze_ilmb_bram_if_cntlr_0    |         1|
|18    |microblaze_ilmb_v10_0              |         1|
|19    |microblaze_lmb_bram_0              |         1|
+------+-----------------------------------+----------+

Report Cell Usage: 
+------+-----------------------------------+------+
|      |Cell                               |Count |
+------+-----------------------------------+------+
|1     |microblaze_auto_pc_0               |     1|
|2     |microblaze_auto_pc_1               |     1|
|3     |microblaze_axi_ethernetlite_0_0    |     1|
|4     |microblaze_axi_gpio_0_0            |     1|
|5     |microblaze_axi_quad_spi_0_1        |     1|
|6     |microblaze_axi_timer_0_0           |     1|
|7     |microblaze_axi_uartlite_0_0        |     1|
|8     |microblaze_clk_wiz_0_0             |     1|
|9     |microblaze_dlmb_bram_if_cntlr_0    |     1|
|10    |microblaze_dlmb_v10_0              |     1|
|11    |microblaze_ilmb_bram_if_cntlr_0    |     1|
|12    |microblaze_ilmb_v10_0              |     1|
|13    |microblaze_lmb_bram_0              |     1|
|14    |microblaze_mdm_1_0                 |     1|
|15    |microblaze_microblaze_0_0          |     1|
|16    |microblaze_microblaze_0_axi_intc_0 |     1|
|17    |microblaze_reset_inv_0_0           |     1|
|18    |microblaze_rst_clk_wiz_0_100M_0    |     1|
|19    |microblaze_xbar_0                  |     1|
|20    |IBUF                               |    14|
|21    |IOBUF                              |     6|
|22    |OBUF                               |    25|
+------+-----------------------------------+------+

Report Instance Areas: 
+------+------------------------------+-------------------------------------+------+
|      |Instance                      |Module                               |Cells |
+------+------------------------------+-------------------------------------+------+
|1     |top                           |                                     |  2444|
|2     |  microblaze_i                |microblaze                           |  2399|
|3     |    microblaze_0_axi_periph   |microblaze_microblaze_0_axi_periph_0 |  1016|
|4     |      s01_couplers            |s01_couplers_imp_3OA1I2              |   153|
|5     |      s02_couplers            |s02_couplers_imp_1942W9C             |    74|
|6     |    microblaze_0_xlconcat     |microblaze_microblaze_0_xlconcat_0   |     0|
|7     |    microblaze_0_local_memory |microblaze_0_local_memory_imp_HPR3PZ |   496|
+------+------------------------------+-------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1467.414 ; gain = 393.988
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 18 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 1467.414 ; gain = 336.094
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1467.414 ; gain = 393.988
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1467.414 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1490.270 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 6 instances

INFO: [Common 17-83] Releasing license: Synthesis
86 Infos, 110 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 1490.270 ; gain = 696.031
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1490.270 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.runs/synth_1/microblaze_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file microblaze_wrapper_utilization_synth.rpt -pb microblaze_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov 13 16:57:06 2019...
