
GccBoardProject8.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000033f6  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000018  00802000  000033f6  0000348a  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000256  00802018  00802018  000034a2  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  000034a2  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000044  00000000  00000000  00003500  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000498  00000000  00000000  00003544  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000104dd  00000000  00000000  000039dc  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00004eed  00000000  00000000  00013eb9  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   0000882c  00000000  00000000  00018da6  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000016a8  00000000  00000000  000215d4  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00033ad4  00000000  00000000  00022c7c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00007ab5  00000000  00000000  00056750  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000590  00000000  00000000  0005e205  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0000c36a  00000000  00000000  0005e795  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	c3 c2       	rjmp	.+1414   	; 0x588 <__ctors_end>
       2:	00 00       	nop
       4:	e2 c2       	rjmp	.+1476   	; 0x5ca <__bad_interrupt>
       6:	00 00       	nop
       8:	e0 c2       	rjmp	.+1472   	; 0x5ca <__bad_interrupt>
       a:	00 00       	nop
       c:	de c2       	rjmp	.+1468   	; 0x5ca <__bad_interrupt>
       e:	00 00       	nop
      10:	dc c2       	rjmp	.+1464   	; 0x5ca <__bad_interrupt>
      12:	00 00       	nop
      14:	da c2       	rjmp	.+1460   	; 0x5ca <__bad_interrupt>
      16:	00 00       	nop
      18:	d8 c2       	rjmp	.+1456   	; 0x5ca <__bad_interrupt>
      1a:	00 00       	nop
      1c:	d6 c2       	rjmp	.+1452   	; 0x5ca <__bad_interrupt>
      1e:	00 00       	nop
      20:	d4 c2       	rjmp	.+1448   	; 0x5ca <__bad_interrupt>
      22:	00 00       	nop
      24:	d2 c2       	rjmp	.+1444   	; 0x5ca <__bad_interrupt>
      26:	00 00       	nop
      28:	d0 c2       	rjmp	.+1440   	; 0x5ca <__bad_interrupt>
      2a:	00 00       	nop
      2c:	ce c2       	rjmp	.+1436   	; 0x5ca <__bad_interrupt>
      2e:	00 00       	nop
      30:	cc c2       	rjmp	.+1432   	; 0x5ca <__bad_interrupt>
      32:	00 00       	nop
      34:	ca c2       	rjmp	.+1428   	; 0x5ca <__bad_interrupt>
      36:	00 00       	nop
      38:	df c5       	rjmp	.+3006   	; 0xbf8 <__vector_14>
      3a:	00 00       	nop
      3c:	0a c6       	rjmp	.+3092   	; 0xc52 <__vector_15>
      3e:	00 00       	nop
      40:	35 c6       	rjmp	.+3178   	; 0xcac <__vector_16>
      42:	00 00       	nop
      44:	60 c6       	rjmp	.+3264   	; 0xd06 <__vector_17>
      46:	00 00       	nop
      48:	8b c6       	rjmp	.+3350   	; 0xd60 <__vector_18>
      4a:	00 00       	nop
      4c:	b6 c6       	rjmp	.+3436   	; 0xdba <__vector_19>
      4e:	00 00       	nop
      50:	e1 c6       	rjmp	.+3522   	; 0xe14 <__vector_20>
      52:	00 00       	nop
      54:	0c c7       	rjmp	.+3608   	; 0xe6e <__vector_21>
      56:	00 00       	nop
      58:	37 c7       	rjmp	.+3694   	; 0xec8 <__vector_22>
      5a:	00 00       	nop
      5c:	62 c7       	rjmp	.+3780   	; 0xf22 <__vector_23>
      5e:	00 00       	nop
      60:	b4 c2       	rjmp	.+1384   	; 0x5ca <__bad_interrupt>
      62:	00 00       	nop
      64:	b2 c2       	rjmp	.+1380   	; 0x5ca <__bad_interrupt>
      66:	00 00       	nop
      68:	b0 c2       	rjmp	.+1376   	; 0x5ca <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ae c2       	rjmp	.+1372   	; 0x5ca <__bad_interrupt>
      6e:	00 00       	nop
      70:	ac c2       	rjmp	.+1368   	; 0x5ca <__bad_interrupt>
      72:	00 00       	nop
      74:	aa c2       	rjmp	.+1364   	; 0x5ca <__bad_interrupt>
      76:	00 00       	nop
      78:	a8 c2       	rjmp	.+1360   	; 0x5ca <__bad_interrupt>
      7a:	00 00       	nop
      7c:	a6 c2       	rjmp	.+1356   	; 0x5ca <__bad_interrupt>
      7e:	00 00       	nop
      80:	a4 c2       	rjmp	.+1352   	; 0x5ca <__bad_interrupt>
      82:	00 00       	nop
      84:	a2 c2       	rjmp	.+1348   	; 0x5ca <__bad_interrupt>
      86:	00 00       	nop
      88:	a0 c2       	rjmp	.+1344   	; 0x5ca <__bad_interrupt>
      8a:	00 00       	nop
      8c:	9e c2       	rjmp	.+1340   	; 0x5ca <__bad_interrupt>
      8e:	00 00       	nop
      90:	9c c2       	rjmp	.+1336   	; 0x5ca <__bad_interrupt>
      92:	00 00       	nop
      94:	9a c2       	rjmp	.+1332   	; 0x5ca <__bad_interrupt>
      96:	00 00       	nop
      98:	98 c2       	rjmp	.+1328   	; 0x5ca <__bad_interrupt>
      9a:	00 00       	nop
      9c:	96 c2       	rjmp	.+1324   	; 0x5ca <__bad_interrupt>
      9e:	00 00       	nop
      a0:	94 c2       	rjmp	.+1320   	; 0x5ca <__bad_interrupt>
      a2:	00 00       	nop
      a4:	92 c2       	rjmp	.+1316   	; 0x5ca <__bad_interrupt>
      a6:	00 00       	nop
      a8:	90 c2       	rjmp	.+1312   	; 0x5ca <__bad_interrupt>
      aa:	00 00       	nop
      ac:	8e c2       	rjmp	.+1308   	; 0x5ca <__bad_interrupt>
      ae:	00 00       	nop
      b0:	8c c2       	rjmp	.+1304   	; 0x5ca <__bad_interrupt>
      b2:	00 00       	nop
      b4:	8a c2       	rjmp	.+1300   	; 0x5ca <__bad_interrupt>
      b6:	00 00       	nop
      b8:	88 c2       	rjmp	.+1296   	; 0x5ca <__bad_interrupt>
      ba:	00 00       	nop
      bc:	0c 94 80 09 	jmp	0x1300	; 0x1300 <__vector_47>
      c0:	0c 94 ad 09 	jmp	0x135a	; 0x135a <__vector_48>
      c4:	0c 94 da 09 	jmp	0x13b4	; 0x13b4 <__vector_49>
      c8:	0c 94 07 0a 	jmp	0x140e	; 0x140e <__vector_50>
      cc:	0c 94 34 0a 	jmp	0x1468	; 0x1468 <__vector_51>
      d0:	0c 94 61 0a 	jmp	0x14c2	; 0x14c2 <__vector_52>
      d4:	0c 94 8e 0a 	jmp	0x151c	; 0x151c <__vector_53>
      d8:	0c 94 bb 0a 	jmp	0x1576	; 0x1576 <__vector_54>
      dc:	0c 94 e8 0a 	jmp	0x15d0	; 0x15d0 <__vector_55>
      e0:	0c 94 15 0b 	jmp	0x162a	; 0x162a <__vector_56>
      e4:	72 c2       	rjmp	.+1252   	; 0x5ca <__bad_interrupt>
      e6:	00 00       	nop
      e8:	70 c2       	rjmp	.+1248   	; 0x5ca <__bad_interrupt>
      ea:	00 00       	nop
      ec:	6e c2       	rjmp	.+1244   	; 0x5ca <__bad_interrupt>
      ee:	00 00       	nop
      f0:	6c c2       	rjmp	.+1240   	; 0x5ca <__bad_interrupt>
      f2:	00 00       	nop
      f4:	6a c2       	rjmp	.+1236   	; 0x5ca <__bad_interrupt>
      f6:	00 00       	nop
      f8:	68 c2       	rjmp	.+1232   	; 0x5ca <__bad_interrupt>
      fa:	00 00       	nop
      fc:	66 c2       	rjmp	.+1228   	; 0x5ca <__bad_interrupt>
      fe:	00 00       	nop
     100:	64 c2       	rjmp	.+1224   	; 0x5ca <__bad_interrupt>
     102:	00 00       	nop
     104:	62 c2       	rjmp	.+1220   	; 0x5ca <__bad_interrupt>
     106:	00 00       	nop
     108:	60 c2       	rjmp	.+1216   	; 0x5ca <__bad_interrupt>
     10a:	00 00       	nop
     10c:	5e c2       	rjmp	.+1212   	; 0x5ca <__bad_interrupt>
     10e:	00 00       	nop
     110:	5c c2       	rjmp	.+1208   	; 0x5ca <__bad_interrupt>
     112:	00 00       	nop
     114:	5a c2       	rjmp	.+1204   	; 0x5ca <__bad_interrupt>
     116:	00 00       	nop
     118:	58 c2       	rjmp	.+1200   	; 0x5ca <__bad_interrupt>
     11a:	00 00       	nop
     11c:	56 c2       	rjmp	.+1196   	; 0x5ca <__bad_interrupt>
     11e:	00 00       	nop
     120:	54 c2       	rjmp	.+1192   	; 0x5ca <__bad_interrupt>
     122:	00 00       	nop
     124:	52 c2       	rjmp	.+1188   	; 0x5ca <__bad_interrupt>
     126:	00 00       	nop
     128:	50 c2       	rjmp	.+1184   	; 0x5ca <__bad_interrupt>
     12a:	00 00       	nop
     12c:	4e c2       	rjmp	.+1180   	; 0x5ca <__bad_interrupt>
     12e:	00 00       	nop
     130:	4c c2       	rjmp	.+1176   	; 0x5ca <__bad_interrupt>
     132:	00 00       	nop
     134:	23 c7       	rjmp	.+3654   	; 0xf7c <__vector_77>
     136:	00 00       	nop
     138:	4e c7       	rjmp	.+3740   	; 0xfd6 <__vector_78>
     13a:	00 00       	nop
     13c:	79 c7       	rjmp	.+3826   	; 0x1030 <__vector_79>
     13e:	00 00       	nop
     140:	a4 c7       	rjmp	.+3912   	; 0x108a <__vector_80>
     142:	00 00       	nop
     144:	cf c7       	rjmp	.+3998   	; 0x10e4 <__vector_81>
     146:	00 00       	nop
     148:	fa c7       	rjmp	.+4084   	; 0x113e <__vector_82>
     14a:	00 00       	nop
     14c:	0c 94 cc 08 	jmp	0x1198	; 0x1198 <__vector_83>
     150:	0c 94 f9 08 	jmp	0x11f2	; 0x11f2 <__vector_84>
     154:	0c 94 26 09 	jmp	0x124c	; 0x124c <__vector_85>
     158:	0c 94 53 09 	jmp	0x12a6	; 0x12a6 <__vector_86>
     15c:	36 c2       	rjmp	.+1132   	; 0x5ca <__bad_interrupt>
     15e:	00 00       	nop
     160:	34 c2       	rjmp	.+1128   	; 0x5ca <__bad_interrupt>
     162:	00 00       	nop
     164:	32 c2       	rjmp	.+1124   	; 0x5ca <__bad_interrupt>
     166:	00 00       	nop
     168:	30 c2       	rjmp	.+1120   	; 0x5ca <__bad_interrupt>
     16a:	00 00       	nop
     16c:	2e c2       	rjmp	.+1116   	; 0x5ca <__bad_interrupt>
     16e:	00 00       	nop
     170:	2c c2       	rjmp	.+1112   	; 0x5ca <__bad_interrupt>
     172:	00 00       	nop
     174:	2a c2       	rjmp	.+1108   	; 0x5ca <__bad_interrupt>
     176:	00 00       	nop
     178:	28 c2       	rjmp	.+1104   	; 0x5ca <__bad_interrupt>
     17a:	00 00       	nop
     17c:	26 c2       	rjmp	.+1100   	; 0x5ca <__bad_interrupt>
     17e:	00 00       	nop
     180:	24 c2       	rjmp	.+1096   	; 0x5ca <__bad_interrupt>
     182:	00 00       	nop
     184:	22 c2       	rjmp	.+1092   	; 0x5ca <__bad_interrupt>
     186:	00 00       	nop
     188:	20 c2       	rjmp	.+1088   	; 0x5ca <__bad_interrupt>
     18a:	00 00       	nop
     18c:	1e c2       	rjmp	.+1084   	; 0x5ca <__bad_interrupt>
     18e:	00 00       	nop
     190:	1c c2       	rjmp	.+1080   	; 0x5ca <__bad_interrupt>
     192:	00 00       	nop
     194:	1a c2       	rjmp	.+1076   	; 0x5ca <__bad_interrupt>
     196:	00 00       	nop
     198:	18 c2       	rjmp	.+1072   	; 0x5ca <__bad_interrupt>
     19a:	00 00       	nop
     19c:	16 c2       	rjmp	.+1068   	; 0x5ca <__bad_interrupt>
     19e:	00 00       	nop
     1a0:	14 c2       	rjmp	.+1064   	; 0x5ca <__bad_interrupt>
     1a2:	00 00       	nop
     1a4:	12 c2       	rjmp	.+1060   	; 0x5ca <__bad_interrupt>
     1a6:	00 00       	nop
     1a8:	10 c2       	rjmp	.+1056   	; 0x5ca <__bad_interrupt>
     1aa:	00 00       	nop
     1ac:	0e c2       	rjmp	.+1052   	; 0x5ca <__bad_interrupt>
     1ae:	00 00       	nop
     1b0:	0c 94 42 0b 	jmp	0x1684	; 0x1684 <__vector_108>
     1b4:	0c 94 6f 0b 	jmp	0x16de	; 0x16de <__vector_109>
     1b8:	0c 94 9c 0b 	jmp	0x1738	; 0x1738 <__vector_110>
     1bc:	0c 94 c9 0b 	jmp	0x1792	; 0x1792 <__vector_111>
     1c0:	0c 94 f6 0b 	jmp	0x17ec	; 0x17ec <__vector_112>
     1c4:	0c 94 23 0c 	jmp	0x1846	; 0x1846 <__vector_113>
     1c8:	00 c2       	rjmp	.+1024   	; 0x5ca <__bad_interrupt>
     1ca:	00 00       	nop
     1cc:	fe c1       	rjmp	.+1020   	; 0x5ca <__bad_interrupt>
     1ce:	00 00       	nop
     1d0:	fc c1       	rjmp	.+1016   	; 0x5ca <__bad_interrupt>
     1d2:	00 00       	nop
     1d4:	fa c1       	rjmp	.+1012   	; 0x5ca <__bad_interrupt>
     1d6:	00 00       	nop
     1d8:	f8 c1       	rjmp	.+1008   	; 0x5ca <__bad_interrupt>
     1da:	00 00       	nop
     1dc:	f6 c1       	rjmp	.+1004   	; 0x5ca <__bad_interrupt>
     1de:	00 00       	nop
     1e0:	f4 c1       	rjmp	.+1000   	; 0x5ca <__bad_interrupt>
     1e2:	00 00       	nop
     1e4:	f2 c1       	rjmp	.+996    	; 0x5ca <__bad_interrupt>
     1e6:	00 00       	nop
     1e8:	f0 c1       	rjmp	.+992    	; 0x5ca <__bad_interrupt>
     1ea:	00 00       	nop
     1ec:	ee c1       	rjmp	.+988    	; 0x5ca <__bad_interrupt>
     1ee:	00 00       	nop
     1f0:	ec c1       	rjmp	.+984    	; 0x5ca <__bad_interrupt>
     1f2:	00 00       	nop
     1f4:	ea c1       	rjmp	.+980    	; 0x5ca <__bad_interrupt>
     1f6:	00 00       	nop
     1f8:	e8 c1       	rjmp	.+976    	; 0x5ca <__bad_interrupt>
	...

000001fc <__trampolines_end>:
     1fc:	00 40       	sbci	r16, 0x00	; 0
     1fe:	7a 10       	cpse	r7, r10
     200:	f3 5a       	subi	r31, 0xA3	; 163
     202:	00 a0       	ldd	r0, Z+32	; 0x20
     204:	72 4e       	sbci	r23, 0xE2	; 226
     206:	18 09       	sbc	r17, r8
     208:	00 10       	cpse	r0, r0
     20a:	a5 d4       	rcall	.+2378   	; 0xb56 <gfx_mono_st7565r_init+0x5c>
     20c:	e8 00       	.word	0x00e8	; ????
     20e:	00 e8       	ldi	r16, 0x80	; 128
     210:	76 48       	sbci	r23, 0x86	; 134
     212:	17 00       	.word	0x0017	; ????
     214:	00 e4       	ldi	r16, 0x40	; 64
     216:	0b 54       	subi	r16, 0x4B	; 75
     218:	02 00       	.word	0x0002	; ????
     21a:	00 ca       	rjmp	.-3072   	; 0xfffff61c <__eeprom_end+0xff7ef61c>
     21c:	9a 3b       	cpi	r25, 0xBA	; 186
     21e:	00 00       	nop
     220:	00 e1       	ldi	r16, 0x10	; 16
     222:	f5 05       	cpc	r31, r5
     224:	00 00       	nop
     226:	80 96       	adiw	r24, 0x20	; 32
     228:	98 00       	.word	0x0098	; ????
     22a:	00 00       	nop
     22c:	40 42       	sbci	r20, 0x20	; 32
     22e:	0f 00       	.word	0x000f	; ????
     230:	00 00       	nop
     232:	a0 86       	std	Z+8, r10	; 0x08
     234:	01 00       	.word	0x0001	; ????
     236:	00 00       	nop
     238:	10 27       	eor	r17, r16
     23a:	00 00       	nop
     23c:	00 00       	nop
     23e:	e8 03       	fmulsu	r22, r16
     240:	00 00       	nop
     242:	00 00       	nop
     244:	64 00       	.word	0x0064	; ????
     246:	00 00       	nop
     248:	00 00       	nop
     24a:	0a 00       	.word	0x000a	; ????
     24c:	00 00       	nop
     24e:	00 00       	nop
     250:	01 00       	.word	0x0001	; ????
     252:	00 00       	nop
     254:	00 00       	nop
     256:	2c 76       	andi	r18, 0x6C	; 108
     258:	d8 88       	ldd	r13, Y+16	; 0x10
     25a:	dc 67       	ori	r29, 0x7C	; 124
     25c:	4f 08       	sbc	r4, r15
     25e:	23 df       	rcall	.-442    	; 0xa6 <__SREG__+0x67>
     260:	c1 df       	rcall	.-126    	; 0x1e4 <__SREG__+0x1a5>
     262:	ae 59       	subi	r26, 0x9E	; 158
     264:	e1 b1       	in	r30, 0x01	; 1
     266:	b7 96       	adiw	r30, 0x27	; 39
     268:	e5 e3       	ldi	r30, 0x35	; 53
     26a:	e4 53       	subi	r30, 0x34	; 52
     26c:	c6 3a       	cpi	r28, 0xA6	; 166
     26e:	e6 51       	subi	r30, 0x16	; 22
     270:	99 76       	andi	r25, 0x69	; 105
     272:	96 e8       	ldi	r25, 0x86	; 134
     274:	e6 c2       	rjmp	.+1484   	; 0x842 <st7565r_init+0x260>
     276:	84 26       	eor	r8, r20
     278:	eb 89       	ldd	r30, Y+19	; 0x13
     27a:	8c 9b       	sbis	0x11, 4	; 17
     27c:	62 ed       	ldi	r22, 0xD2	; 210
     27e:	40 7c       	andi	r20, 0xC0	; 192
     280:	6f fc       	.word	0xfc6f	; ????
     282:	ef bc       	out	0x2f, r14	; 47
     284:	9c 9f       	mul	r25, r28
     286:	40 f2       	brcs	.-112    	; 0x218 <__trampolines_end+0x1c>
     288:	ba a5       	ldd	r27, Y+42	; 0x2a
     28a:	6f a5       	ldd	r22, Y+47	; 0x2f
     28c:	f4 90       	lpm	r15, Z
     28e:	05 5a       	subi	r16, 0xA5	; 165
     290:	2a f7       	brpl	.-54     	; 0x25c <__trampolines_end+0x60>
     292:	5c 93       	st	X, r21
     294:	6b 6c       	ori	r22, 0xCB	; 203
     296:	f9 67       	ori	r31, 0x79	; 121
     298:	6d c1       	rjmp	.+730    	; 0x574 <__LOCK_REGION_LENGTH__+0x174>
     29a:	1b fc       	.word	0xfc1b	; ????
     29c:	e0 e4       	ldi	r30, 0x40	; 64
     29e:	0d 47       	sbci	r16, 0x7D	; 125
     2a0:	fe f5       	brtc	.+126    	; 0x320 <sysfont_glyphs+0x2a>
     2a2:	20 e6       	ldi	r18, 0x60	; 96
     2a4:	b5 00       	.word	0x00b5	; ????
     2a6:	d0 ed       	ldi	r29, 0xD0	; 208
     2a8:	90 2e       	mov	r9, r16
     2aa:	03 00       	.word	0x0003	; ????
     2ac:	94 35       	cpi	r25, 0x54	; 84
     2ae:	77 05       	cpc	r23, r7
     2b0:	00 80       	ld	r0, Z
     2b2:	84 1e       	adc	r8, r20
     2b4:	08 00       	.word	0x0008	; ????
     2b6:	00 20       	and	r0, r0
     2b8:	4e 0a       	sbc	r4, r30
     2ba:	00 00       	nop
     2bc:	00 c8       	rjmp	.-4096   	; 0xfffff2be <__eeprom_end+0xff7ef2be>
     2be:	0c 33       	cpi	r16, 0x3C	; 60
     2c0:	33 33       	cpi	r19, 0x33	; 51
     2c2:	33 0f       	add	r19, r19
     2c4:	98 6e       	ori	r25, 0xE8	; 232
     2c6:	12 83       	std	Z+2, r17	; 0x02
     2c8:	11 41       	sbci	r17, 0x11	; 17
     2ca:	ef 8d       	ldd	r30, Y+31	; 0x1f
     2cc:	21 14       	cp	r2, r1
     2ce:	89 3b       	cpi	r24, 0xB9	; 185
     2d0:	e6 55       	subi	r30, 0x56	; 86
     2d2:	16 cf       	rjmp	.-468    	; 0x100 <__SREG__+0xc1>
     2d4:	fe e6       	ldi	r31, 0x6E	; 110
     2d6:	db 18       	sub	r13, r11
     2d8:	d1 84       	ldd	r13, Z+9	; 0x09
     2da:	4b 38       	cpi	r20, 0x8B	; 139
     2dc:	1b f7       	brvc	.-58     	; 0x2a4 <__trampolines_end+0xa8>
     2de:	7c 1d       	adc	r23, r12
     2e0:	90 1d       	adc	r25, r0
     2e2:	a4 bb       	out	0x14, r26	; 20
     2e4:	e4 24       	eor	r14, r4
     2e6:	20 32       	cpi	r18, 0x20	; 32
     2e8:	84 72       	andi	r24, 0x24	; 36
     2ea:	5e 22       	and	r5, r30
     2ec:	81 00       	.word	0x0081	; ????
     2ee:	c9 f1       	breq	.+114    	; 0x362 <sysfont_glyphs+0x6c>
     2f0:	24 ec       	ldi	r18, 0xC4	; 196
     2f2:	a1 e5       	ldi	r26, 0x51	; 81
     2f4:	3d 27       	eor	r19, r29

000002f6 <sysfont_glyphs>:
     2f6:	00 00 00 00 00 00 00 20 20 20 20 20 00 20 50 50     .......     . PP
     306:	50 00 00 00 00 50 50 f8 50 f8 50 50 20 78 a0 70     P....PP.P.PP x.p
     316:	28 f0 20 c0 c8 10 20 40 98 18 60 90 a0 40 a8 90     (. ... @..`..@..
     326:	68 60 20 40 00 00 00 00 10 20 40 40 40 20 10 40     h` @..... @@@ .@
     336:	20 10 10 10 20 40 00 50 20 f8 20 50 00 00 20 20      ... @.P . P..  
     346:	f8 20 20 00 00 00 00 00 60 20 40 00 00 00 f8 00     .  .....` @.....
     356:	00 00 00 00 00 00 00 60 60 00 08 10 20 40 80 00     .......``... @..
     366:	70 88 98 a8 c8 88 70 20 60 20 20 20 20 70 70 88     p.....p `    pp.
     376:	08 10 20 40 f8 f8 10 20 10 08 88 70 10 30 50 90     .. @... ...p.0P.
     386:	f8 10 10 f8 80 f0 08 08 88 70 30 40 80 f0 88 88     .........p0@....
     396:	70 f8 08 10 20 40 40 40 70 88 88 70 88 88 70 70     p... @@@p..p..pp
     3a6:	88 88 78 08 10 60 00 60 60 00 60 60 00 00 60 60     ..x..`.``.``..``
     3b6:	00 60 20 40 08 10 20 40 20 10 08 00 00 f8 00 f8     .` @.. @ .......
     3c6:	00 00 80 40 20 10 20 40 80 70 88 08 10 20 00 20     ...@ . @.p... . 
     3d6:	70 88 08 68 a8 a8 70 70 88 88 88 f8 88 88 f0 88     p..h..pp........
     3e6:	88 f0 88 88 f0 70 88 80 80 80 88 70 e0 90 88 88     .....p.....p....
     3f6:	88 90 e0 f8 80 80 f0 80 80 f8 f8 80 80 e0 80 80     ................
     406:	80 70 88 80 80 98 88 70 88 88 88 f8 88 88 88 70     .p.....p.......p
     416:	20 20 20 20 20 70 38 10 10 10 10 90 60 88 90 a0          p8.....`...
     426:	c0 a0 90 88 80 80 80 80 80 80 f8 88 d8 a8 88 88     ................
     436:	88 88 88 88 c8 a8 98 88 88 70 88 88 88 88 88 70     .........p.....p
     446:	f0 88 88 f0 80 80 80 70 88 88 88 a8 90 68 f0 88     .......p.....h..
     456:	88 f0 a0 90 88 78 80 80 70 08 08 f0 f8 20 20 20     .....x..p....   
     466:	20 20 20 88 88 88 88 88 88 70 88 88 88 88 88 50        ......p.....P
     476:	20 88 88 88 a8 a8 d8 88 88 88 50 20 50 88 88 88      .........P P...
     486:	88 50 20 20 20 20 f8 08 10 20 40 80 f8 38 20 20     .P    ... @..8  
     496:	20 20 20 38 00 80 40 20 10 08 00 e0 20 20 20 20        8..@ ....    
     4a6:	20 e0 20 50 88 00 00 00 00 00 00 00 00 00 00 f8      . P............
     4b6:	40 20 10 00 00 00 00 00 00 70 08 78 88 78 80 80     @ .......p.x.x..
     4c6:	b0 c8 88 88 f0 00 00 70 80 80 88 70 08 08 68 98     .......p...p..h.
     4d6:	88 88 78 00 00 70 88 f8 80 70 30 48 40 e0 40 40     ..x..p...p0H@.@@
     4e6:	40 00 00 78 88 78 08 30 80 80 b0 c8 88 88 88 20     @..x.x.0....... 
     4f6:	00 60 20 20 20 70 10 00 30 10 10 90 60 40 40 48     .`   p..0...`@@H
     506:	50 60 50 48 60 20 20 20 20 20 70 00 00 d0 a8 a8     P`PH`     p.....
     516:	88 88 00 00 b0 c8 88 88 88 00 00 70 88 88 88 70     ...........p...p
     526:	00 00 f0 88 f0 80 80 00 00 68 98 78 08 08 00 00     .........h.x....
     536:	b0 c8 80 80 80 00 00 70 80 70 08 f0 40 40 e0 40     .......p.p..@@.@
     546:	40 48 30 00 00 88 88 88 98 68 00 00 88 88 88 50     @H0......h.....P
     556:	20 00 00 88 88 a8 a8 50 00 00 88 50 20 50 88 00      ......P...P P..
     566:	00 88 88 78 08 70 00 00 f8 10 20 40 f8 10 20 20     ...x.p.... @..  
     576:	40 20 20 10 20 20 20 20 20 20 20 40 20 20 10 20     @  .       @  . 
     586:	20 40                                                @

00000588 <__ctors_end>:
     588:	11 24       	eor	r1, r1
     58a:	1f be       	out	0x3f, r1	; 63
     58c:	cf ef       	ldi	r28, 0xFF	; 255
     58e:	cd bf       	out	0x3d, r28	; 61
     590:	df e5       	ldi	r29, 0x5F	; 95
     592:	de bf       	out	0x3e, r29	; 62
     594:	00 e0       	ldi	r16, 0x00	; 0
     596:	0c bf       	out	0x3c, r16	; 60

00000598 <__do_copy_data>:
     598:	10 e2       	ldi	r17, 0x20	; 32
     59a:	a0 e0       	ldi	r26, 0x00	; 0
     59c:	b0 e2       	ldi	r27, 0x20	; 32
     59e:	e6 ef       	ldi	r30, 0xF6	; 246
     5a0:	f3 e3       	ldi	r31, 0x33	; 51
     5a2:	00 e0       	ldi	r16, 0x00	; 0
     5a4:	0b bf       	out	0x3b, r16	; 59
     5a6:	02 c0       	rjmp	.+4      	; 0x5ac <__do_copy_data+0x14>
     5a8:	07 90       	elpm	r0, Z+
     5aa:	0d 92       	st	X+, r0
     5ac:	a8 31       	cpi	r26, 0x18	; 24
     5ae:	b1 07       	cpc	r27, r17
     5b0:	d9 f7       	brne	.-10     	; 0x5a8 <__do_copy_data+0x10>

000005b2 <__do_clear_bss>:
     5b2:	22 e2       	ldi	r18, 0x22	; 34
     5b4:	a8 e1       	ldi	r26, 0x18	; 24
     5b6:	b0 e2       	ldi	r27, 0x20	; 32
     5b8:	01 c0       	rjmp	.+2      	; 0x5bc <.do_clear_bss_start>

000005ba <.do_clear_bss_loop>:
     5ba:	1d 92       	st	X+, r1

000005bc <.do_clear_bss_start>:
     5bc:	ae 36       	cpi	r26, 0x6E	; 110
     5be:	b2 07       	cpc	r27, r18
     5c0:	e1 f7       	brne	.-8      	; 0x5ba <.do_clear_bss_loop>
     5c2:	0e 94 b1 12 	call	0x2562	; 0x2562 <main>
     5c6:	0c 94 f9 19 	jmp	0x33f2	; 0x33f2 <_exit>

000005ca <__bad_interrupt>:
     5ca:	1a cd       	rjmp	.-1484   	; 0x0 <__vectors>

000005cc <__portable_avr_delay_cycles>:
 *
 * @{
 */
__always_optimize
static inline void __portable_avr_delay_cycles(unsigned long n)
{
     5cc:	04 c0       	rjmp	.+8      	; 0x5d6 <__portable_avr_delay_cycles+0xa>
	while (n) {
		barrier();
		n--;
     5ce:	61 50       	subi	r22, 0x01	; 1
     5d0:	71 09       	sbc	r23, r1
     5d2:	81 09       	sbc	r24, r1
     5d4:	91 09       	sbc	r25, r1
 * @{
 */
__always_optimize
static inline void __portable_avr_delay_cycles(unsigned long n)
{
	while (n) {
     5d6:	61 15       	cp	r22, r1
     5d8:	71 05       	cpc	r23, r1
     5da:	81 05       	cpc	r24, r1
     5dc:	91 05       	cpc	r25, r1
     5de:	b9 f7       	brne	.-18     	; 0x5ce <__portable_avr_delay_cycles+0x2>
     5e0:	08 95       	ret

000005e2 <st7565r_init>:
 * Call this function to initialize the hardware interface and the LCD
 * controller. When initialization is done the display is turned on and ready
 * to receive data.
 */
void st7565r_init(void)
{
     5e2:	bf 92       	push	r11
     5e4:	cf 92       	push	r12
     5e6:	df 92       	push	r13
     5e8:	ef 92       	push	r14
     5ea:	ff 92       	push	r15
     5ec:	0f 93       	push	r16
     5ee:	1f 93       	push	r17
     5f0:	cf 93       	push	r28
     5f2:	df 93       	push	r29
     5f4:	1f 92       	push	r1
     5f6:	cd b7       	in	r28, 0x3d	; 61
     5f8:	de b7       	in	r29, 0x3e	; 62
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->OUTSET = arch_ioport_pin_to_mask(pin);
	} else {
		base->OUTCLR = arch_ioport_pin_to_mask(pin);
     5fa:	00 e0       	ldi	r16, 0x00	; 0
     5fc:	16 e0       	ldi	r17, 0x06	; 6
     5fe:	68 94       	set
     600:	ff 24       	eor	r15, r15
     602:	f3 f8       	bld	r15, 3
     604:	f8 01       	movw	r30, r16
     606:	f6 82       	std	Z+6, r15	; 0x06
 * function, this command will control the RST pin.
 */
static inline void st7565r_hard_reset(void)
{
	ioport_set_pin_low(ST7565R_RESET_PIN);
	delay_us(10);
     608:	64 e0       	ldi	r22, 0x04	; 4
     60a:	70 e0       	ldi	r23, 0x00	; 0
     60c:	80 e0       	ldi	r24, 0x00	; 0
     60e:	90 e0       	ldi	r25, 0x00	; 0
     610:	dd df       	rcall	.-70     	; 0x5cc <__portable_avr_delay_cycles>
		bool level)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->OUTSET = arch_ioport_pin_to_mask(pin);
     612:	f8 01       	movw	r30, r16
     614:	f5 82       	std	Z+5, r15	; 0x05
	ioport_set_pin_high(ST7565R_RESET_PIN);
	delay_us(10);
     616:	64 e0       	ldi	r22, 0x04	; 4
     618:	70 e0       	ldi	r23, 0x00	; 0
     61a:	80 e0       	ldi	r24, 0x00	; 0
     61c:	90 e0       	ldi	r25, 0x00	; 0
     61e:	d6 df       	rcall	.-84     	; 0x5cc <__portable_avr_delay_cycles>
	spi_flags_t spi_flags = SPI_MODE_3;
	board_spi_select_id_t spi_select_id = 0;
#endif

#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {
     620:	0f 2e       	mov	r0, r31
     622:	fb e2       	ldi	r31, 0x2B	; 43
     624:	bf 2e       	mov	r11, r31
     626:	f0 2d       	mov	r31, r0
     628:	b9 82       	std	Y+1, r11	; 0x01
		.id = ST7565R_CS_PIN,
	};
	usart_spi_init(ST7565R_USART_SPI);
     62a:	80 ea       	ldi	r24, 0xA0	; 160
     62c:	99 e0       	ldi	r25, 0x09	; 9
     62e:	0e 94 14 0f 	call	0x1e28	; 0x1e28 <usart_spi_init>
	usart_spi_setup_device(ST7565R_USART_SPI, &device, spi_flags,
     632:	c1 2c       	mov	r12, r1
     634:	d1 2c       	mov	r13, r1
     636:	76 01       	movw	r14, r12
     638:	00 e4       	ldi	r16, 0x40	; 64
     63a:	12 e4       	ldi	r17, 0x42	; 66
     63c:	2f e0       	ldi	r18, 0x0F	; 15
     63e:	30 e0       	ldi	r19, 0x00	; 0
     640:	43 e0       	ldi	r20, 0x03	; 3
     642:	be 01       	movw	r22, r28
     644:	6f 5f       	subi	r22, 0xFF	; 255
     646:	7f 4f       	sbci	r23, 0xFF	; 255
     648:	80 ea       	ldi	r24, 0xA0	; 160
     64a:	99 e0       	ldi	r25, 0x09	; 9
     64c:	0e 94 43 0f 	call	0x1e86	; 0x1e86 <usart_spi_setup_device>
	} else {
		base->OUTCLR = arch_ioport_pin_to_mask(pin);
     650:	00 e6       	ldi	r16, 0x60	; 96
     652:	16 e0       	ldi	r17, 0x06	; 6
     654:	ff 24       	eor	r15, r15
     656:	f3 94       	inc	r15
     658:	f8 01       	movw	r30, r16
     65a:	f6 82       	std	Z+6, r15	; 0x06
 * \param command the command to write
 */
static inline void st7565r_write_command(uint8_t command)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
     65c:	b9 82       	std	Y+1, r11	; 0x01
	usart_spi_select_device(ST7565R_USART_SPI, &device);
     65e:	be 01       	movw	r22, r28
     660:	6f 5f       	subi	r22, 0xFF	; 255
     662:	7f 4f       	sbci	r23, 0xFF	; 255
     664:	80 ea       	ldi	r24, 0xA0	; 160
     666:	99 e0       	ldi	r25, 0x09	; 9
     668:	0e 94 5d 0f 	call	0x1eba	; 0x1eba <usart_spi_select_device>
     66c:	f8 01       	movw	r30, r16
     66e:	f6 82       	std	Z+6, r15	; 0x06
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     670:	e0 ea       	ldi	r30, 0xA0	; 160
     672:	f9 e0       	ldi	r31, 0x09	; 9
     674:	81 81       	ldd	r24, Z+1	; 0x01
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     676:	85 ff       	sbrs	r24, 5
     678:	fd cf       	rjmp	.-6      	; 0x674 <st7565r_init+0x92>
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     67a:	80 ea       	ldi	r24, 0xA0	; 160
     67c:	80 93 a0 09 	sts	0x09A0, r24	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7009a0>
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     680:	e0 ea       	ldi	r30, 0xA0	; 160
     682:	f9 e0       	ldi	r31, 0x09	; 9
     684:	81 81       	ldd	r24, Z+1	; 0x01
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     686:	86 ff       	sbrs	r24, 6
     688:	fd cf       	rjmp	.-6      	; 0x684 <st7565r_init+0xa2>
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     68a:	e0 ea       	ldi	r30, 0xA0	; 160
     68c:	f9 e0       	ldi	r31, 0x09	; 9
     68e:	80 e4       	ldi	r24, 0x40	; 64
     690:	81 83       	std	Z+1, r24	; 0x01
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
     692:	80 81       	ld	r24, Z
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, command);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
     694:	be 01       	movw	r22, r28
     696:	6f 5f       	subi	r22, 0xFF	; 255
     698:	7f 4f       	sbci	r23, 0xFF	; 255
     69a:	80 ea       	ldi	r24, 0xA0	; 160
     69c:	99 e0       	ldi	r25, 0x09	; 9
     69e:	0e 94 73 0f 	call	0x1ee6	; 0x1ee6 <usart_spi_deselect_device>
 * \param command the command to write
 */
static inline void st7565r_write_command(uint8_t command)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
     6a2:	8b e2       	ldi	r24, 0x2B	; 43
     6a4:	89 83       	std	Y+1, r24	; 0x01
	usart_spi_select_device(ST7565R_USART_SPI, &device);
     6a6:	be 01       	movw	r22, r28
     6a8:	6f 5f       	subi	r22, 0xFF	; 255
     6aa:	7f 4f       	sbci	r23, 0xFF	; 255
     6ac:	80 ea       	ldi	r24, 0xA0	; 160
     6ae:	99 e0       	ldi	r25, 0x09	; 9
     6b0:	0e 94 5d 0f 	call	0x1eba	; 0x1eba <usart_spi_select_device>
     6b4:	81 e0       	ldi	r24, 0x01	; 1
     6b6:	80 93 66 06 	sts	0x0666, r24	; 0x800666 <__TEXT_REGION_LENGTH__+0x700666>
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     6ba:	e0 ea       	ldi	r30, 0xA0	; 160
     6bc:	f9 e0       	ldi	r31, 0x09	; 9
     6be:	81 81       	ldd	r24, Z+1	; 0x01
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     6c0:	85 ff       	sbrs	r24, 5
     6c2:	fd cf       	rjmp	.-6      	; 0x6be <st7565r_init+0xdc>
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     6c4:	86 ea       	ldi	r24, 0xA6	; 166
     6c6:	80 93 a0 09 	sts	0x09A0, r24	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7009a0>
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     6ca:	e0 ea       	ldi	r30, 0xA0	; 160
     6cc:	f9 e0       	ldi	r31, 0x09	; 9
     6ce:	81 81       	ldd	r24, Z+1	; 0x01
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     6d0:	86 ff       	sbrs	r24, 6
     6d2:	fd cf       	rjmp	.-6      	; 0x6ce <st7565r_init+0xec>
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     6d4:	e0 ea       	ldi	r30, 0xA0	; 160
     6d6:	f9 e0       	ldi	r31, 0x09	; 9
     6d8:	80 e4       	ldi	r24, 0x40	; 64
     6da:	81 83       	std	Z+1, r24	; 0x01
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
     6dc:	80 81       	ld	r24, Z
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, command);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
     6de:	be 01       	movw	r22, r28
     6e0:	6f 5f       	subi	r22, 0xFF	; 255
     6e2:	7f 4f       	sbci	r23, 0xFF	; 255
     6e4:	80 ea       	ldi	r24, 0xA0	; 160
     6e6:	99 e0       	ldi	r25, 0x09	; 9
     6e8:	0e 94 73 0f 	call	0x1ee6	; 0x1ee6 <usart_spi_deselect_device>
 * \param command the command to write
 */
static inline void st7565r_write_command(uint8_t command)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
     6ec:	8b e2       	ldi	r24, 0x2B	; 43
     6ee:	89 83       	std	Y+1, r24	; 0x01
	usart_spi_select_device(ST7565R_USART_SPI, &device);
     6f0:	be 01       	movw	r22, r28
     6f2:	6f 5f       	subi	r22, 0xFF	; 255
     6f4:	7f 4f       	sbci	r23, 0xFF	; 255
     6f6:	80 ea       	ldi	r24, 0xA0	; 160
     6f8:	99 e0       	ldi	r25, 0x09	; 9
     6fa:	0e 94 5d 0f 	call	0x1eba	; 0x1eba <usart_spi_select_device>
     6fe:	81 e0       	ldi	r24, 0x01	; 1
     700:	80 93 66 06 	sts	0x0666, r24	; 0x800666 <__TEXT_REGION_LENGTH__+0x700666>
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     704:	e0 ea       	ldi	r30, 0xA0	; 160
     706:	f9 e0       	ldi	r31, 0x09	; 9
     708:	81 81       	ldd	r24, Z+1	; 0x01
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     70a:	85 ff       	sbrs	r24, 5
     70c:	fd cf       	rjmp	.-6      	; 0x708 <st7565r_init+0x126>
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     70e:	88 ec       	ldi	r24, 0xC8	; 200
     710:	80 93 a0 09 	sts	0x09A0, r24	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7009a0>
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     714:	e0 ea       	ldi	r30, 0xA0	; 160
     716:	f9 e0       	ldi	r31, 0x09	; 9
     718:	81 81       	ldd	r24, Z+1	; 0x01
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     71a:	86 ff       	sbrs	r24, 6
     71c:	fd cf       	rjmp	.-6      	; 0x718 <st7565r_init+0x136>
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     71e:	e0 ea       	ldi	r30, 0xA0	; 160
     720:	f9 e0       	ldi	r31, 0x09	; 9
     722:	80 e4       	ldi	r24, 0x40	; 64
     724:	81 83       	std	Z+1, r24	; 0x01
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
     726:	80 81       	ld	r24, Z
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, command);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
     728:	be 01       	movw	r22, r28
     72a:	6f 5f       	subi	r22, 0xFF	; 255
     72c:	7f 4f       	sbci	r23, 0xFF	; 255
     72e:	80 ea       	ldi	r24, 0xA0	; 160
     730:	99 e0       	ldi	r25, 0x09	; 9
     732:	0e 94 73 0f 	call	0x1ee6	; 0x1ee6 <usart_spi_deselect_device>
 * \param command the command to write
 */
static inline void st7565r_write_command(uint8_t command)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
     736:	8b e2       	ldi	r24, 0x2B	; 43
     738:	89 83       	std	Y+1, r24	; 0x01
	usart_spi_select_device(ST7565R_USART_SPI, &device);
     73a:	be 01       	movw	r22, r28
     73c:	6f 5f       	subi	r22, 0xFF	; 255
     73e:	7f 4f       	sbci	r23, 0xFF	; 255
     740:	80 ea       	ldi	r24, 0xA0	; 160
     742:	99 e0       	ldi	r25, 0x09	; 9
     744:	0e 94 5d 0f 	call	0x1eba	; 0x1eba <usart_spi_select_device>
     748:	81 e0       	ldi	r24, 0x01	; 1
     74a:	80 93 66 06 	sts	0x0666, r24	; 0x800666 <__TEXT_REGION_LENGTH__+0x700666>
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     74e:	e0 ea       	ldi	r30, 0xA0	; 160
     750:	f9 e0       	ldi	r31, 0x09	; 9
     752:	81 81       	ldd	r24, Z+1	; 0x01
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     754:	85 ff       	sbrs	r24, 5
     756:	fd cf       	rjmp	.-6      	; 0x752 <st7565r_init+0x170>
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     758:	82 ea       	ldi	r24, 0xA2	; 162
     75a:	80 93 a0 09 	sts	0x09A0, r24	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7009a0>
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     75e:	e0 ea       	ldi	r30, 0xA0	; 160
     760:	f9 e0       	ldi	r31, 0x09	; 9
     762:	81 81       	ldd	r24, Z+1	; 0x01
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     764:	86 ff       	sbrs	r24, 6
     766:	fd cf       	rjmp	.-6      	; 0x762 <st7565r_init+0x180>
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     768:	e0 ea       	ldi	r30, 0xA0	; 160
     76a:	f9 e0       	ldi	r31, 0x09	; 9
     76c:	80 e4       	ldi	r24, 0x40	; 64
     76e:	81 83       	std	Z+1, r24	; 0x01
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
     770:	80 81       	ld	r24, Z
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, command);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
     772:	be 01       	movw	r22, r28
     774:	6f 5f       	subi	r22, 0xFF	; 255
     776:	7f 4f       	sbci	r23, 0xFF	; 255
     778:	80 ea       	ldi	r24, 0xA0	; 160
     77a:	99 e0       	ldi	r25, 0x09	; 9
     77c:	0e 94 73 0f 	call	0x1ee6	; 0x1ee6 <usart_spi_deselect_device>
 * \param command the command to write
 */
static inline void st7565r_write_command(uint8_t command)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
     780:	8b e2       	ldi	r24, 0x2B	; 43
     782:	89 83       	std	Y+1, r24	; 0x01
	usart_spi_select_device(ST7565R_USART_SPI, &device);
     784:	be 01       	movw	r22, r28
     786:	6f 5f       	subi	r22, 0xFF	; 255
     788:	7f 4f       	sbci	r23, 0xFF	; 255
     78a:	80 ea       	ldi	r24, 0xA0	; 160
     78c:	99 e0       	ldi	r25, 0x09	; 9
     78e:	0e 94 5d 0f 	call	0x1eba	; 0x1eba <usart_spi_select_device>
     792:	81 e0       	ldi	r24, 0x01	; 1
     794:	80 93 66 06 	sts	0x0666, r24	; 0x800666 <__TEXT_REGION_LENGTH__+0x700666>
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     798:	e0 ea       	ldi	r30, 0xA0	; 160
     79a:	f9 e0       	ldi	r31, 0x09	; 9
     79c:	81 81       	ldd	r24, Z+1	; 0x01
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     79e:	85 ff       	sbrs	r24, 5
     7a0:	fd cf       	rjmp	.-6      	; 0x79c <st7565r_init+0x1ba>
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     7a2:	8f e2       	ldi	r24, 0x2F	; 47
     7a4:	80 93 a0 09 	sts	0x09A0, r24	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7009a0>
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     7a8:	e0 ea       	ldi	r30, 0xA0	; 160
     7aa:	f9 e0       	ldi	r31, 0x09	; 9
     7ac:	81 81       	ldd	r24, Z+1	; 0x01
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     7ae:	86 ff       	sbrs	r24, 6
     7b0:	fd cf       	rjmp	.-6      	; 0x7ac <st7565r_init+0x1ca>
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     7b2:	e0 ea       	ldi	r30, 0xA0	; 160
     7b4:	f9 e0       	ldi	r31, 0x09	; 9
     7b6:	80 e4       	ldi	r24, 0x40	; 64
     7b8:	81 83       	std	Z+1, r24	; 0x01
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
     7ba:	80 81       	ld	r24, Z
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, command);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
     7bc:	be 01       	movw	r22, r28
     7be:	6f 5f       	subi	r22, 0xFF	; 255
     7c0:	7f 4f       	sbci	r23, 0xFF	; 255
     7c2:	80 ea       	ldi	r24, 0xA0	; 160
     7c4:	99 e0       	ldi	r25, 0x09	; 9
     7c6:	0e 94 73 0f 	call	0x1ee6	; 0x1ee6 <usart_spi_deselect_device>
 * \param command the command to write
 */
static inline void st7565r_write_command(uint8_t command)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
     7ca:	8b e2       	ldi	r24, 0x2B	; 43
     7cc:	89 83       	std	Y+1, r24	; 0x01
	usart_spi_select_device(ST7565R_USART_SPI, &device);
     7ce:	be 01       	movw	r22, r28
     7d0:	6f 5f       	subi	r22, 0xFF	; 255
     7d2:	7f 4f       	sbci	r23, 0xFF	; 255
     7d4:	80 ea       	ldi	r24, 0xA0	; 160
     7d6:	99 e0       	ldi	r25, 0x09	; 9
     7d8:	0e 94 5d 0f 	call	0x1eba	; 0x1eba <usart_spi_select_device>
     7dc:	81 e0       	ldi	r24, 0x01	; 1
     7de:	80 93 66 06 	sts	0x0666, r24	; 0x800666 <__TEXT_REGION_LENGTH__+0x700666>
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     7e2:	e0 ea       	ldi	r30, 0xA0	; 160
     7e4:	f9 e0       	ldi	r31, 0x09	; 9
     7e6:	81 81       	ldd	r24, Z+1	; 0x01
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     7e8:	85 ff       	sbrs	r24, 5
     7ea:	fd cf       	rjmp	.-6      	; 0x7e6 <st7565r_init+0x204>
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     7ec:	88 ef       	ldi	r24, 0xF8	; 248
     7ee:	80 93 a0 09 	sts	0x09A0, r24	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7009a0>
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     7f2:	e0 ea       	ldi	r30, 0xA0	; 160
     7f4:	f9 e0       	ldi	r31, 0x09	; 9
     7f6:	81 81       	ldd	r24, Z+1	; 0x01
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     7f8:	86 ff       	sbrs	r24, 6
     7fa:	fd cf       	rjmp	.-6      	; 0x7f6 <st7565r_init+0x214>
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     7fc:	e0 ea       	ldi	r30, 0xA0	; 160
     7fe:	f9 e0       	ldi	r31, 0x09	; 9
     800:	80 e4       	ldi	r24, 0x40	; 64
     802:	81 83       	std	Z+1, r24	; 0x01
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
     804:	80 81       	ld	r24, Z
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, command);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
     806:	be 01       	movw	r22, r28
     808:	6f 5f       	subi	r22, 0xFF	; 255
     80a:	7f 4f       	sbci	r23, 0xFF	; 255
     80c:	80 ea       	ldi	r24, 0xA0	; 160
     80e:	99 e0       	ldi	r25, 0x09	; 9
     810:	0e 94 73 0f 	call	0x1ee6	; 0x1ee6 <usart_spi_deselect_device>
 * \param command the command to write
 */
static inline void st7565r_write_command(uint8_t command)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
     814:	8b e2       	ldi	r24, 0x2B	; 43
     816:	89 83       	std	Y+1, r24	; 0x01
	usart_spi_select_device(ST7565R_USART_SPI, &device);
     818:	be 01       	movw	r22, r28
     81a:	6f 5f       	subi	r22, 0xFF	; 255
     81c:	7f 4f       	sbci	r23, 0xFF	; 255
     81e:	80 ea       	ldi	r24, 0xA0	; 160
     820:	99 e0       	ldi	r25, 0x09	; 9
     822:	0e 94 5d 0f 	call	0x1eba	; 0x1eba <usart_spi_select_device>
     826:	81 e0       	ldi	r24, 0x01	; 1
     828:	80 93 66 06 	sts	0x0666, r24	; 0x800666 <__TEXT_REGION_LENGTH__+0x700666>
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     82c:	e0 ea       	ldi	r30, 0xA0	; 160
     82e:	f9 e0       	ldi	r31, 0x09	; 9
     830:	81 81       	ldd	r24, Z+1	; 0x01
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     832:	85 ff       	sbrs	r24, 5
     834:	fd cf       	rjmp	.-6      	; 0x830 <st7565r_init+0x24e>
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     836:	10 92 a0 09 	sts	0x09A0, r1	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7009a0>
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     83a:	e0 ea       	ldi	r30, 0xA0	; 160
     83c:	f9 e0       	ldi	r31, 0x09	; 9
     83e:	81 81       	ldd	r24, Z+1	; 0x01
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     840:	86 ff       	sbrs	r24, 6
     842:	fd cf       	rjmp	.-6      	; 0x83e <st7565r_init+0x25c>
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     844:	e0 ea       	ldi	r30, 0xA0	; 160
     846:	f9 e0       	ldi	r31, 0x09	; 9
     848:	80 e4       	ldi	r24, 0x40	; 64
     84a:	81 83       	std	Z+1, r24	; 0x01
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
     84c:	80 81       	ld	r24, Z
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, command);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
     84e:	be 01       	movw	r22, r28
     850:	6f 5f       	subi	r22, 0xFF	; 255
     852:	7f 4f       	sbci	r23, 0xFF	; 255
     854:	80 ea       	ldi	r24, 0xA0	; 160
     856:	99 e0       	ldi	r25, 0x09	; 9
     858:	0e 94 73 0f 	call	0x1ee6	; 0x1ee6 <usart_spi_deselect_device>
 * \param command the command to write
 */
static inline void st7565r_write_command(uint8_t command)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
     85c:	8b e2       	ldi	r24, 0x2B	; 43
     85e:	89 83       	std	Y+1, r24	; 0x01
	usart_spi_select_device(ST7565R_USART_SPI, &device);
     860:	be 01       	movw	r22, r28
     862:	6f 5f       	subi	r22, 0xFF	; 255
     864:	7f 4f       	sbci	r23, 0xFF	; 255
     866:	80 ea       	ldi	r24, 0xA0	; 160
     868:	99 e0       	ldi	r25, 0x09	; 9
     86a:	0e 94 5d 0f 	call	0x1eba	; 0x1eba <usart_spi_select_device>
     86e:	81 e0       	ldi	r24, 0x01	; 1
     870:	80 93 66 06 	sts	0x0666, r24	; 0x800666 <__TEXT_REGION_LENGTH__+0x700666>
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     874:	e0 ea       	ldi	r30, 0xA0	; 160
     876:	f9 e0       	ldi	r31, 0x09	; 9
     878:	81 81       	ldd	r24, Z+1	; 0x01
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     87a:	85 ff       	sbrs	r24, 5
     87c:	fd cf       	rjmp	.-6      	; 0x878 <st7565r_init+0x296>
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     87e:	81 e2       	ldi	r24, 0x21	; 33
     880:	80 93 a0 09 	sts	0x09A0, r24	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7009a0>
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     884:	e0 ea       	ldi	r30, 0xA0	; 160
     886:	f9 e0       	ldi	r31, 0x09	; 9
     888:	81 81       	ldd	r24, Z+1	; 0x01
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     88a:	86 ff       	sbrs	r24, 6
     88c:	fd cf       	rjmp	.-6      	; 0x888 <st7565r_init+0x2a6>
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     88e:	e0 ea       	ldi	r30, 0xA0	; 160
     890:	f9 e0       	ldi	r31, 0x09	; 9
     892:	80 e4       	ldi	r24, 0x40	; 64
     894:	81 83       	std	Z+1, r24	; 0x01
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
     896:	80 81       	ld	r24, Z
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, command);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
     898:	be 01       	movw	r22, r28
     89a:	6f 5f       	subi	r22, 0xFF	; 255
     89c:	7f 4f       	sbci	r23, 0xFF	; 255
     89e:	80 ea       	ldi	r24, 0xA0	; 160
     8a0:	99 e0       	ldi	r25, 0x09	; 9
     8a2:	0e 94 73 0f 	call	0x1ee6	; 0x1ee6 <usart_spi_deselect_device>
 * \param command the command to write
 */
static inline void st7565r_write_command(uint8_t command)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
     8a6:	8b e2       	ldi	r24, 0x2B	; 43
     8a8:	89 83       	std	Y+1, r24	; 0x01
	usart_spi_select_device(ST7565R_USART_SPI, &device);
     8aa:	be 01       	movw	r22, r28
     8ac:	6f 5f       	subi	r22, 0xFF	; 255
     8ae:	7f 4f       	sbci	r23, 0xFF	; 255
     8b0:	80 ea       	ldi	r24, 0xA0	; 160
     8b2:	99 e0       	ldi	r25, 0x09	; 9
     8b4:	0e 94 5d 0f 	call	0x1eba	; 0x1eba <usart_spi_select_device>
     8b8:	81 e0       	ldi	r24, 0x01	; 1
     8ba:	80 93 66 06 	sts	0x0666, r24	; 0x800666 <__TEXT_REGION_LENGTH__+0x700666>
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     8be:	e0 ea       	ldi	r30, 0xA0	; 160
     8c0:	f9 e0       	ldi	r31, 0x09	; 9
     8c2:	81 81       	ldd	r24, Z+1	; 0x01
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     8c4:	85 ff       	sbrs	r24, 5
     8c6:	fd cf       	rjmp	.-6      	; 0x8c2 <st7565r_init+0x2e0>
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     8c8:	81 e8       	ldi	r24, 0x81	; 129
     8ca:	80 93 a0 09 	sts	0x09A0, r24	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7009a0>
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     8ce:	e0 ea       	ldi	r30, 0xA0	; 160
     8d0:	f9 e0       	ldi	r31, 0x09	; 9
     8d2:	81 81       	ldd	r24, Z+1	; 0x01
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     8d4:	86 ff       	sbrs	r24, 6
     8d6:	fd cf       	rjmp	.-6      	; 0x8d2 <st7565r_init+0x2f0>
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     8d8:	e0 ea       	ldi	r30, 0xA0	; 160
     8da:	f9 e0       	ldi	r31, 0x09	; 9
     8dc:	80 e4       	ldi	r24, 0x40	; 64
     8de:	81 83       	std	Z+1, r24	; 0x01
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
     8e0:	80 81       	ld	r24, Z
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, command);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
     8e2:	be 01       	movw	r22, r28
     8e4:	6f 5f       	subi	r22, 0xFF	; 255
     8e6:	7f 4f       	sbci	r23, 0xFF	; 255
     8e8:	80 ea       	ldi	r24, 0xA0	; 160
     8ea:	99 e0       	ldi	r25, 0x09	; 9
     8ec:	0e 94 73 0f 	call	0x1ee6	; 0x1ee6 <usart_spi_deselect_device>
 * \param command the command to write
 */
static inline void st7565r_write_command(uint8_t command)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
     8f0:	8b e2       	ldi	r24, 0x2B	; 43
     8f2:	89 83       	std	Y+1, r24	; 0x01
	usart_spi_select_device(ST7565R_USART_SPI, &device);
     8f4:	be 01       	movw	r22, r28
     8f6:	6f 5f       	subi	r22, 0xFF	; 255
     8f8:	7f 4f       	sbci	r23, 0xFF	; 255
     8fa:	80 ea       	ldi	r24, 0xA0	; 160
     8fc:	99 e0       	ldi	r25, 0x09	; 9
     8fe:	0e 94 5d 0f 	call	0x1eba	; 0x1eba <usart_spi_select_device>
     902:	81 e0       	ldi	r24, 0x01	; 1
     904:	80 93 66 06 	sts	0x0666, r24	; 0x800666 <__TEXT_REGION_LENGTH__+0x700666>
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     908:	e0 ea       	ldi	r30, 0xA0	; 160
     90a:	f9 e0       	ldi	r31, 0x09	; 9
     90c:	81 81       	ldd	r24, Z+1	; 0x01
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     90e:	85 ff       	sbrs	r24, 5
     910:	fd cf       	rjmp	.-6      	; 0x90c <st7565r_init+0x32a>
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     912:	81 e2       	ldi	r24, 0x21	; 33
     914:	80 93 a0 09 	sts	0x09A0, r24	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7009a0>
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     918:	e0 ea       	ldi	r30, 0xA0	; 160
     91a:	f9 e0       	ldi	r31, 0x09	; 9
     91c:	81 81       	ldd	r24, Z+1	; 0x01
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     91e:	86 ff       	sbrs	r24, 6
     920:	fd cf       	rjmp	.-6      	; 0x91c <st7565r_init+0x33a>
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     922:	e0 ea       	ldi	r30, 0xA0	; 160
     924:	f9 e0       	ldi	r31, 0x09	; 9
     926:	80 e4       	ldi	r24, 0x40	; 64
     928:	81 83       	std	Z+1, r24	; 0x01
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
     92a:	80 81       	ld	r24, Z
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, command);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
     92c:	be 01       	movw	r22, r28
     92e:	6f 5f       	subi	r22, 0xFF	; 255
     930:	7f 4f       	sbci	r23, 0xFF	; 255
     932:	80 ea       	ldi	r24, 0xA0	; 160
     934:	99 e0       	ldi	r25, 0x09	; 9
     936:	0e 94 73 0f 	call	0x1ee6	; 0x1ee6 <usart_spi_deselect_device>
 * \param command the command to write
 */
static inline void st7565r_write_command(uint8_t command)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
     93a:	8b e2       	ldi	r24, 0x2B	; 43
     93c:	89 83       	std	Y+1, r24	; 0x01
	usart_spi_select_device(ST7565R_USART_SPI, &device);
     93e:	be 01       	movw	r22, r28
     940:	6f 5f       	subi	r22, 0xFF	; 255
     942:	7f 4f       	sbci	r23, 0xFF	; 255
     944:	80 ea       	ldi	r24, 0xA0	; 160
     946:	99 e0       	ldi	r25, 0x09	; 9
     948:	0e 94 5d 0f 	call	0x1eba	; 0x1eba <usart_spi_select_device>
     94c:	81 e0       	ldi	r24, 0x01	; 1
     94e:	80 93 66 06 	sts	0x0666, r24	; 0x800666 <__TEXT_REGION_LENGTH__+0x700666>
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     952:	e0 ea       	ldi	r30, 0xA0	; 160
     954:	f9 e0       	ldi	r31, 0x09	; 9
     956:	81 81       	ldd	r24, Z+1	; 0x01
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     958:	85 ff       	sbrs	r24, 5
     95a:	fd cf       	rjmp	.-6      	; 0x956 <st7565r_init+0x374>
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     95c:	8f ea       	ldi	r24, 0xAF	; 175
     95e:	80 93 a0 09 	sts	0x09A0, r24	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7009a0>
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     962:	e0 ea       	ldi	r30, 0xA0	; 160
     964:	f9 e0       	ldi	r31, 0x09	; 9
     966:	81 81       	ldd	r24, Z+1	; 0x01
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     968:	86 ff       	sbrs	r24, 6
     96a:	fd cf       	rjmp	.-6      	; 0x966 <st7565r_init+0x384>
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     96c:	e0 ea       	ldi	r30, 0xA0	; 160
     96e:	f9 e0       	ldi	r31, 0x09	; 9
     970:	80 e4       	ldi	r24, 0x40	; 64
     972:	81 83       	std	Z+1, r24	; 0x01
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
     974:	80 81       	ld	r24, Z
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, command);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
     976:	be 01       	movw	r22, r28
     978:	6f 5f       	subi	r22, 0xFF	; 255
     97a:	7f 4f       	sbci	r23, 0xFF	; 255
     97c:	80 ea       	ldi	r24, 0xA0	; 160
     97e:	99 e0       	ldi	r25, 0x09	; 9
     980:	0e 94 73 0f 	call	0x1ee6	; 0x1ee6 <usart_spi_deselect_device>
	is set to the defined min*/
	st7565r_set_contrast(ST7565R_DISPLAY_CONTRAST_MIN);

	// Turn on the display
	st7565r_display_on();
}
     984:	0f 90       	pop	r0
     986:	df 91       	pop	r29
     988:	cf 91       	pop	r28
     98a:	1f 91       	pop	r17
     98c:	0f 91       	pop	r16
     98e:	ff 90       	pop	r15
     990:	ef 90       	pop	r14
     992:	df 90       	pop	r13
     994:	cf 90       	pop	r12
     996:	bf 90       	pop	r11
     998:	08 95       	ret

0000099a <gfx_mono_st7565r_put_byte>:
	gfx_mono_st7565r_put_byte(0, 0, 0xFF);
\endcode
 */
void gfx_mono_st7565r_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data)
{
     99a:	ff 92       	push	r15
     99c:	0f 93       	push	r16
     99e:	1f 93       	push	r17
     9a0:	cf 93       	push	r28
     9a2:	df 93       	push	r29
     9a4:	1f 92       	push	r1
     9a6:	cd b7       	in	r28, 0x3d	; 61
     9a8:	de b7       	in	r29, 0x3e	; 62
     9aa:	08 2f       	mov	r16, r24
     9ac:	f6 2e       	mov	r15, r22
     9ae:	14 2f       	mov	r17, r20
#ifdef CONFIG_ST7565R_FRAMEBUFFER
	gfx_mono_framebuffer_put_byte(page, column, data);
     9b0:	0e 94 8e 0f 	call	0x1f1c	; 0x1f1c <gfx_mono_framebuffer_put_byte>
 */
static inline void st7565r_set_page_address(uint8_t address)
{
	// Make sure that the address is 4 bits (only 8 pages)
	address &= 0x0F;
	st7565r_write_command(ST7565R_CMD_PAGE_ADDRESS_SET(address));
     9b4:	0f 70       	andi	r16, 0x0F	; 15
     9b6:	00 6b       	ori	r16, 0xB0	; 176
 * \param command the command to write
 */
static inline void st7565r_write_command(uint8_t command)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
     9b8:	8b e2       	ldi	r24, 0x2B	; 43
     9ba:	89 83       	std	Y+1, r24	; 0x01
	usart_spi_select_device(ST7565R_USART_SPI, &device);
     9bc:	be 01       	movw	r22, r28
     9be:	6f 5f       	subi	r22, 0xFF	; 255
     9c0:	7f 4f       	sbci	r23, 0xFF	; 255
     9c2:	80 ea       	ldi	r24, 0xA0	; 160
     9c4:	99 e0       	ldi	r25, 0x09	; 9
     9c6:	0e 94 5d 0f 	call	0x1eba	; 0x1eba <usart_spi_select_device>
     9ca:	81 e0       	ldi	r24, 0x01	; 1
     9cc:	80 93 66 06 	sts	0x0666, r24	; 0x800666 <__TEXT_REGION_LENGTH__+0x700666>
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     9d0:	e0 ea       	ldi	r30, 0xA0	; 160
     9d2:	f9 e0       	ldi	r31, 0x09	; 9
     9d4:	91 81       	ldd	r25, Z+1	; 0x01
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     9d6:	95 ff       	sbrs	r25, 5
     9d8:	fd cf       	rjmp	.-6      	; 0x9d4 <gfx_mono_st7565r_put_byte+0x3a>
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     9da:	00 93 a0 09 	sts	0x09A0, r16	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7009a0>
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     9de:	e0 ea       	ldi	r30, 0xA0	; 160
     9e0:	f9 e0       	ldi	r31, 0x09	; 9
     9e2:	81 81       	ldd	r24, Z+1	; 0x01
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     9e4:	86 ff       	sbrs	r24, 6
     9e6:	fd cf       	rjmp	.-6      	; 0x9e2 <gfx_mono_st7565r_put_byte+0x48>
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     9e8:	e0 ea       	ldi	r30, 0xA0	; 160
     9ea:	f9 e0       	ldi	r31, 0x09	; 9
     9ec:	80 e4       	ldi	r24, 0x40	; 64
     9ee:	81 83       	std	Z+1, r24	; 0x01
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
     9f0:	80 81       	ld	r24, Z
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, command);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
     9f2:	be 01       	movw	r22, r28
     9f4:	6f 5f       	subi	r22, 0xFF	; 255
     9f6:	7f 4f       	sbci	r23, 0xFF	; 255
     9f8:	80 ea       	ldi	r24, 0xA0	; 160
     9fa:	99 e0       	ldi	r25, 0x09	; 9
     9fc:	0e 94 73 0f 	call	0x1ee6	; 0x1ee6 <usart_spi_deselect_device>
 */
static inline void st7565r_set_column_address(uint8_t address)
{
	// Make sure the address is 7 bits
	address &= 0x7F;
	st7565r_write_command(ST7565R_CMD_COLUMN_ADDRESS_SET_MSB(address >> 4));
     a00:	0f 2d       	mov	r16, r15
     a02:	0f 77       	andi	r16, 0x7F	; 127
     a04:	02 95       	swap	r16
     a06:	0f 70       	andi	r16, 0x0F	; 15
     a08:	00 61       	ori	r16, 0x10	; 16
 * \param command the command to write
 */
static inline void st7565r_write_command(uint8_t command)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
     a0a:	8b e2       	ldi	r24, 0x2B	; 43
     a0c:	89 83       	std	Y+1, r24	; 0x01
	usart_spi_select_device(ST7565R_USART_SPI, &device);
     a0e:	be 01       	movw	r22, r28
     a10:	6f 5f       	subi	r22, 0xFF	; 255
     a12:	7f 4f       	sbci	r23, 0xFF	; 255
     a14:	80 ea       	ldi	r24, 0xA0	; 160
     a16:	99 e0       	ldi	r25, 0x09	; 9
     a18:	0e 94 5d 0f 	call	0x1eba	; 0x1eba <usart_spi_select_device>
     a1c:	81 e0       	ldi	r24, 0x01	; 1
     a1e:	80 93 66 06 	sts	0x0666, r24	; 0x800666 <__TEXT_REGION_LENGTH__+0x700666>
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     a22:	e0 ea       	ldi	r30, 0xA0	; 160
     a24:	f9 e0       	ldi	r31, 0x09	; 9
     a26:	81 81       	ldd	r24, Z+1	; 0x01
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     a28:	85 ff       	sbrs	r24, 5
     a2a:	fd cf       	rjmp	.-6      	; 0xa26 <gfx_mono_st7565r_put_byte+0x8c>
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     a2c:	00 93 a0 09 	sts	0x09A0, r16	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7009a0>
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     a30:	e0 ea       	ldi	r30, 0xA0	; 160
     a32:	f9 e0       	ldi	r31, 0x09	; 9
     a34:	81 81       	ldd	r24, Z+1	; 0x01
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     a36:	86 ff       	sbrs	r24, 6
     a38:	fd cf       	rjmp	.-6      	; 0xa34 <gfx_mono_st7565r_put_byte+0x9a>
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     a3a:	e0 ea       	ldi	r30, 0xA0	; 160
     a3c:	f9 e0       	ldi	r31, 0x09	; 9
     a3e:	80 e4       	ldi	r24, 0x40	; 64
     a40:	81 83       	std	Z+1, r24	; 0x01
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
     a42:	80 81       	ld	r24, Z
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, command);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
     a44:	be 01       	movw	r22, r28
     a46:	6f 5f       	subi	r22, 0xFF	; 255
     a48:	7f 4f       	sbci	r23, 0xFF	; 255
     a4a:	80 ea       	ldi	r24, 0xA0	; 160
     a4c:	99 e0       	ldi	r25, 0x09	; 9
     a4e:	0e 94 73 0f 	call	0x1ee6	; 0x1ee6 <usart_spi_deselect_device>
static inline void st7565r_set_column_address(uint8_t address)
{
	// Make sure the address is 7 bits
	address &= 0x7F;
	st7565r_write_command(ST7565R_CMD_COLUMN_ADDRESS_SET_MSB(address >> 4));
	st7565r_write_command(ST7565R_CMD_COLUMN_ADDRESS_SET_LSB(address & 0x0F));
     a52:	0f 2d       	mov	r16, r15
     a54:	0f 70       	andi	r16, 0x0F	; 15
 * \param command the command to write
 */
static inline void st7565r_write_command(uint8_t command)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
     a56:	8b e2       	ldi	r24, 0x2B	; 43
     a58:	89 83       	std	Y+1, r24	; 0x01
	usart_spi_select_device(ST7565R_USART_SPI, &device);
     a5a:	be 01       	movw	r22, r28
     a5c:	6f 5f       	subi	r22, 0xFF	; 255
     a5e:	7f 4f       	sbci	r23, 0xFF	; 255
     a60:	80 ea       	ldi	r24, 0xA0	; 160
     a62:	99 e0       	ldi	r25, 0x09	; 9
     a64:	0e 94 5d 0f 	call	0x1eba	; 0x1eba <usart_spi_select_device>
     a68:	81 e0       	ldi	r24, 0x01	; 1
     a6a:	80 93 66 06 	sts	0x0666, r24	; 0x800666 <__TEXT_REGION_LENGTH__+0x700666>
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     a6e:	e0 ea       	ldi	r30, 0xA0	; 160
     a70:	f9 e0       	ldi	r31, 0x09	; 9
     a72:	81 81       	ldd	r24, Z+1	; 0x01
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     a74:	85 ff       	sbrs	r24, 5
     a76:	fd cf       	rjmp	.-6      	; 0xa72 <gfx_mono_st7565r_put_byte+0xd8>
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     a78:	00 93 a0 09 	sts	0x09A0, r16	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7009a0>
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     a7c:	e0 ea       	ldi	r30, 0xA0	; 160
     a7e:	f9 e0       	ldi	r31, 0x09	; 9
     a80:	81 81       	ldd	r24, Z+1	; 0x01
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     a82:	86 ff       	sbrs	r24, 6
     a84:	fd cf       	rjmp	.-6      	; 0xa80 <gfx_mono_st7565r_put_byte+0xe6>
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     a86:	e0 ea       	ldi	r30, 0xA0	; 160
     a88:	f9 e0       	ldi	r31, 0x09	; 9
     a8a:	80 e4       	ldi	r24, 0x40	; 64
     a8c:	81 83       	std	Z+1, r24	; 0x01
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
     a8e:	80 81       	ld	r24, Z
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, command);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
     a90:	be 01       	movw	r22, r28
     a92:	6f 5f       	subi	r22, 0xFF	; 255
     a94:	7f 4f       	sbci	r23, 0xFF	; 255
     a96:	80 ea       	ldi	r24, 0xA0	; 160
     a98:	99 e0       	ldi	r25, 0x09	; 9
     a9a:	0e 94 73 0f 	call	0x1ee6	; 0x1ee6 <usart_spi_deselect_device>
 * \param data the data to write
 */
static inline void st7565r_write_data(uint8_t data)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
     a9e:	8b e2       	ldi	r24, 0x2B	; 43
     aa0:	89 83       	std	Y+1, r24	; 0x01
	usart_spi_select_device(ST7565R_USART_SPI, &device);
     aa2:	be 01       	movw	r22, r28
     aa4:	6f 5f       	subi	r22, 0xFF	; 255
     aa6:	7f 4f       	sbci	r23, 0xFF	; 255
     aa8:	80 ea       	ldi	r24, 0xA0	; 160
     aaa:	99 e0       	ldi	r25, 0x09	; 9
     aac:	0e 94 5d 0f 	call	0x1eba	; 0x1eba <usart_spi_select_device>
		bool level)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->OUTSET = arch_ioport_pin_to_mask(pin);
     ab0:	81 e0       	ldi	r24, 0x01	; 1
     ab2:	80 93 65 06 	sts	0x0665, r24	; 0x800665 <__TEXT_REGION_LENGTH__+0x700665>
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     ab6:	e0 ea       	ldi	r30, 0xA0	; 160
     ab8:	f9 e0       	ldi	r31, 0x09	; 9
     aba:	81 81       	ldd	r24, Z+1	; 0x01
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     abc:	85 ff       	sbrs	r24, 5
     abe:	fd cf       	rjmp	.-6      	; 0xaba <gfx_mono_st7565r_put_byte+0x120>
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     ac0:	10 93 a0 09 	sts	0x09A0, r17	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7009a0>
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     ac4:	e0 ea       	ldi	r30, 0xA0	; 160
     ac6:	f9 e0       	ldi	r31, 0x09	; 9
     ac8:	81 81       	ldd	r24, Z+1	; 0x01
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     aca:	86 ff       	sbrs	r24, 6
     acc:	fd cf       	rjmp	.-6      	; 0xac8 <gfx_mono_st7565r_put_byte+0x12e>
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     ace:	e0 ea       	ldi	r30, 0xA0	; 160
     ad0:	f9 e0       	ldi	r31, 0x09	; 9
     ad2:	80 e4       	ldi	r24, 0x40	; 64
     ad4:	81 83       	std	Z+1, r24	; 0x01
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
     ad6:	80 81       	ld	r24, Z
	} else {
		base->OUTCLR = arch_ioport_pin_to_mask(pin);
     ad8:	81 e0       	ldi	r24, 0x01	; 1
     ada:	80 93 66 06 	sts	0x0666, r24	; 0x800666 <__TEXT_REGION_LENGTH__+0x700666>
	ioport_set_pin_high(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, data);
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
     ade:	be 01       	movw	r22, r28
     ae0:	6f 5f       	subi	r22, 0xFF	; 255
     ae2:	7f 4f       	sbci	r23, 0xFF	; 255
     ae4:	80 ea       	ldi	r24, 0xA0	; 160
     ae6:	99 e0       	ldi	r25, 0x09	; 9
     ae8:	0e 94 73 0f 	call	0x1ee6	; 0x1ee6 <usart_spi_deselect_device>

	st7565r_set_page_address(page);
	st7565r_set_column_address(column);

	st7565r_write_data(data);
}
     aec:	0f 90       	pop	r0
     aee:	df 91       	pop	r29
     af0:	cf 91       	pop	r28
     af2:	1f 91       	pop	r17
     af4:	0f 91       	pop	r16
     af6:	ff 90       	pop	r15
     af8:	08 95       	ret

00000afa <gfx_mono_st7565r_init>:
 * It will also write the graphic controller RAM to all zeroes.
 *
 * \note This function will clear the contents of the display.
 */
void gfx_mono_st7565r_init(void)
{
     afa:	0f 93       	push	r16
     afc:	1f 93       	push	r17
     afe:	cf 93       	push	r28
     b00:	df 93       	push	r29
     b02:	1f 92       	push	r1
     b04:	cd b7       	in	r28, 0x3d	; 61
     b06:	de b7       	in	r29, 0x3e	; 62
	uint8_t page;
	uint8_t column;

#ifdef CONFIG_ST7565R_FRAMEBUFFER
	gfx_mono_set_framebuffer(framebuffer);
     b08:	88 e1       	ldi	r24, 0x18	; 24
     b0a:	90 e2       	ldi	r25, 0x20	; 32
     b0c:	0e 94 89 0f 	call	0x1f12	; 0x1f12 <gfx_mono_set_framebuffer>
#endif

	/* Initialize the low-level display controller. */
	st7565r_init();
     b10:	68 dd       	rcall	.-1328   	; 0x5e2 <st7565r_init>
 * \param command the command to write
 */
static inline void st7565r_write_command(uint8_t command)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
     b12:	8b e2       	ldi	r24, 0x2B	; 43
     b14:	89 83       	std	Y+1, r24	; 0x01
	usart_spi_select_device(ST7565R_USART_SPI, &device);
     b16:	be 01       	movw	r22, r28
     b18:	6f 5f       	subi	r22, 0xFF	; 255
     b1a:	7f 4f       	sbci	r23, 0xFF	; 255
     b1c:	80 ea       	ldi	r24, 0xA0	; 160
     b1e:	99 e0       	ldi	r25, 0x09	; 9
     b20:	0e 94 5d 0f 	call	0x1eba	; 0x1eba <usart_spi_select_device>
     b24:	81 e0       	ldi	r24, 0x01	; 1
     b26:	80 93 66 06 	sts	0x0666, r24	; 0x800666 <__TEXT_REGION_LENGTH__+0x700666>
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     b2a:	e0 ea       	ldi	r30, 0xA0	; 160
     b2c:	f9 e0       	ldi	r31, 0x09	; 9
     b2e:	81 81       	ldd	r24, Z+1	; 0x01
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     b30:	85 ff       	sbrs	r24, 5
     b32:	fd cf       	rjmp	.-6      	; 0xb2e <gfx_mono_st7565r_init+0x34>
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     b34:	80 e4       	ldi	r24, 0x40	; 64
     b36:	80 93 a0 09 	sts	0x09A0, r24	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7009a0>
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     b3a:	e0 ea       	ldi	r30, 0xA0	; 160
     b3c:	f9 e0       	ldi	r31, 0x09	; 9
     b3e:	81 81       	ldd	r24, Z+1	; 0x01
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     b40:	86 ff       	sbrs	r24, 6
     b42:	fd cf       	rjmp	.-6      	; 0xb3e <gfx_mono_st7565r_init+0x44>
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     b44:	e0 ea       	ldi	r30, 0xA0	; 160
     b46:	f9 e0       	ldi	r31, 0x09	; 9
     b48:	80 e4       	ldi	r24, 0x40	; 64
     b4a:	81 83       	std	Z+1, r24	; 0x01
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
     b4c:	80 81       	ld	r24, Z
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, command);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
     b4e:	be 01       	movw	r22, r28
     b50:	6f 5f       	subi	r22, 0xFF	; 255
     b52:	7f 4f       	sbci	r23, 0xFF	; 255
     b54:	80 ea       	ldi	r24, 0xA0	; 160
     b56:	99 e0       	ldi	r25, 0x09	; 9
     b58:	0e 94 73 0f 	call	0x1ee6	; 0x1ee6 <usart_spi_deselect_device>

	/* Clear the contents of the display.
	 * If using a framebuffer (SPI interface) it will both clear the
	 * controller memory and the framebuffer.
	 */
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
     b5c:	00 e0       	ldi	r16, 0x00	; 0
     b5e:	0a c0       	rjmp	.+20     	; 0xb74 <gfx_mono_st7565r_init+0x7a>
		for (column = 0; column < GFX_MONO_LCD_WIDTH; column++) {
			gfx_mono_put_byte(page, column, 0x00);
     b60:	40 e0       	ldi	r20, 0x00	; 0
     b62:	61 2f       	mov	r22, r17
     b64:	80 2f       	mov	r24, r16
     b66:	19 df       	rcall	.-462    	; 0x99a <gfx_mono_st7565r_put_byte>
	/* Clear the contents of the display.
	 * If using a framebuffer (SPI interface) it will both clear the
	 * controller memory and the framebuffer.
	 */
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
		for (column = 0; column < GFX_MONO_LCD_WIDTH; column++) {
     b68:	1f 5f       	subi	r17, 0xFF	; 255
     b6a:	10 38       	cpi	r17, 0x80	; 128
     b6c:	c9 f7       	brne	.-14     	; 0xb60 <gfx_mono_st7565r_init+0x66>

	/* Clear the contents of the display.
	 * If using a framebuffer (SPI interface) it will both clear the
	 * controller memory and the framebuffer.
	 */
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
     b6e:	0f 5f       	subi	r16, 0xFF	; 255
     b70:	04 30       	cpi	r16, 0x04	; 4
     b72:	11 f0       	breq	.+4      	; 0xb78 <gfx_mono_st7565r_init+0x7e>
 * It will also write the graphic controller RAM to all zeroes.
 *
 * \note This function will clear the contents of the display.
 */
void gfx_mono_st7565r_init(void)
{
     b74:	10 e0       	ldi	r17, 0x00	; 0
     b76:	f4 cf       	rjmp	.-24     	; 0xb60 <gfx_mono_st7565r_init+0x66>
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
		for (column = 0; column < GFX_MONO_LCD_WIDTH; column++) {
			gfx_mono_put_byte(page, column, 0x00);
		}
	}
}
     b78:	0f 90       	pop	r0
     b7a:	df 91       	pop	r29
     b7c:	cf 91       	pop	r28
     b7e:	1f 91       	pop	r17
     b80:	0f 91       	pop	r16
     b82:	08 95       	ret

00000b84 <gfx_mono_st7565r_draw_pixel>:
	gfx_mono_st7565r_draw_pixel(10, 10, GFX_PIXEL_XOR);
\endcode
 */
void gfx_mono_st7565r_draw_pixel(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t color)
{
     b84:	ff 92       	push	r15
     b86:	0f 93       	push	r16
     b88:	1f 93       	push	r17
     b8a:	cf 93       	push	r28
     b8c:	df 93       	push	r29
	uint8_t page;
	uint8_t pixel_mask;
	uint8_t pixel_value;

	/* Discard pixels drawn outside the screen */
	if ((x > GFX_MONO_LCD_WIDTH - 1) || (y > GFX_MONO_LCD_HEIGHT - 1)) {
     b8e:	88 23       	and	r24, r24
     b90:	54 f1       	brlt	.+84     	; 0xbe6 <gfx_mono_st7565r_draw_pixel+0x62>
     b92:	60 32       	cpi	r22, 0x20	; 32
     b94:	40 f5       	brcc	.+80     	; 0xbe6 <gfx_mono_st7565r_draw_pixel+0x62>
     b96:	d4 2f       	mov	r29, r20
     b98:	c8 2f       	mov	r28, r24
		return;
	}

	page = y / GFX_MONO_LCD_PIXELS_PER_BYTE;
     b9a:	f6 2e       	mov	r15, r22
     b9c:	f6 94       	lsr	r15
     b9e:	f6 94       	lsr	r15
     ba0:	f6 94       	lsr	r15
	pixel_mask = (1 << (y - (page * 8)));
     ba2:	70 e0       	ldi	r23, 0x00	; 0
     ba4:	88 e0       	ldi	r24, 0x08	; 8
     ba6:	f8 9e       	mul	r15, r24
     ba8:	60 19       	sub	r22, r0
     baa:	71 09       	sbc	r23, r1
     bac:	11 24       	eor	r1, r1
     bae:	81 e0       	ldi	r24, 0x01	; 1
     bb0:	90 e0       	ldi	r25, 0x00	; 0
     bb2:	8c 01       	movw	r16, r24
     bb4:	02 c0       	rjmp	.+4      	; 0xbba <gfx_mono_st7565r_draw_pixel+0x36>
     bb6:	00 0f       	add	r16, r16
     bb8:	11 1f       	adc	r17, r17
     bba:	6a 95       	dec	r22
     bbc:	e2 f7       	brpl	.-8      	; 0xbb6 <gfx_mono_st7565r_draw_pixel+0x32>
\endcode
 */
uint8_t gfx_mono_st7565r_get_byte(gfx_coord_t page, gfx_coord_t column)
{
#ifdef CONFIG_ST7565R_FRAMEBUFFER
	return gfx_mono_framebuffer_get_byte(page, column);
     bbe:	6c 2f       	mov	r22, r28
     bc0:	8f 2d       	mov	r24, r15
     bc2:	0e 94 9c 0f 	call	0x1f38	; 0x1f38 <gfx_mono_framebuffer_get_byte>
	 * requested action on this pixel before writing the page back to the
	 * display.
	 */
	pixel_value = gfx_mono_get_byte(page, x);

	switch (color) {
     bc6:	d1 30       	cpi	r29, 0x01	; 1
     bc8:	21 f0       	breq	.+8      	; 0xbd2 <gfx_mono_st7565r_draw_pixel+0x4e>
     bca:	28 f0       	brcs	.+10     	; 0xbd6 <gfx_mono_st7565r_draw_pixel+0x52>
     bcc:	d2 30       	cpi	r29, 0x02	; 2
     bce:	31 f0       	breq	.+12     	; 0xbdc <gfx_mono_st7565r_draw_pixel+0x58>
     bd0:	06 c0       	rjmp	.+12     	; 0xbde <gfx_mono_st7565r_draw_pixel+0x5a>
	case GFX_PIXEL_SET:
		pixel_value |= pixel_mask;
     bd2:	80 2b       	or	r24, r16
		break;
     bd4:	04 c0       	rjmp	.+8      	; 0xbde <gfx_mono_st7565r_draw_pixel+0x5a>

	case GFX_PIXEL_CLR:
		pixel_value &= ~pixel_mask;
     bd6:	00 95       	com	r16
     bd8:	80 23       	and	r24, r16
		break;
     bda:	01 c0       	rjmp	.+2      	; 0xbde <gfx_mono_st7565r_draw_pixel+0x5a>

	case GFX_PIXEL_XOR:
		pixel_value ^= pixel_mask;
     bdc:	80 27       	eor	r24, r16

	default:
		break;
	}

	gfx_mono_put_byte(page, x, pixel_value);
     bde:	48 2f       	mov	r20, r24
     be0:	6c 2f       	mov	r22, r28
     be2:	8f 2d       	mov	r24, r15
     be4:	da de       	rcall	.-588    	; 0x99a <gfx_mono_st7565r_put_byte>
}
     be6:	df 91       	pop	r29
     be8:	cf 91       	pop	r28
     bea:	1f 91       	pop	r17
     bec:	0f 91       	pop	r16
     bee:	ff 90       	pop	r15
     bf0:	08 95       	ret

00000bf2 <gfx_mono_st7565r_get_byte>:
\endcode
 */
uint8_t gfx_mono_st7565r_get_byte(gfx_coord_t page, gfx_coord_t column)
{
#ifdef CONFIG_ST7565R_FRAMEBUFFER
	return gfx_mono_framebuffer_get_byte(page, column);
     bf2:	0c 94 9c 0f 	jmp	0x1f38	; 0x1f38 <gfx_mono_framebuffer_get_byte>
	st7565r_set_column_address(column);

	return st7565r_read_data();

#endif
}
     bf6:	08 95       	ret

00000bf8 <__vector_14>:
	{
		cpu_irq_restore(iflags);
		return;
	}
	cpu_irq_restore(iflags);
}
     bf8:	1f 92       	push	r1
     bfa:	0f 92       	push	r0
     bfc:	0f b6       	in	r0, 0x3f	; 63
     bfe:	0f 92       	push	r0
     c00:	11 24       	eor	r1, r1
     c02:	0b b6       	in	r0, 0x3b	; 59
     c04:	0f 92       	push	r0
     c06:	2f 93       	push	r18
     c08:	3f 93       	push	r19
     c0a:	4f 93       	push	r20
     c0c:	5f 93       	push	r21
     c0e:	6f 93       	push	r22
     c10:	7f 93       	push	r23
     c12:	8f 93       	push	r24
     c14:	9f 93       	push	r25
     c16:	af 93       	push	r26
     c18:	bf 93       	push	r27
     c1a:	ef 93       	push	r30
     c1c:	ff 93       	push	r31
     c1e:	e0 91 5e 22 	lds	r30, 0x225E	; 0x80225e <tc_tcc0_ovf_callback>
     c22:	f0 91 5f 22 	lds	r31, 0x225F	; 0x80225f <tc_tcc0_ovf_callback+0x1>
     c26:	30 97       	sbiw	r30, 0x00	; 0
     c28:	09 f0       	breq	.+2      	; 0xc2c <__vector_14+0x34>
     c2a:	19 95       	eicall
     c2c:	ff 91       	pop	r31
     c2e:	ef 91       	pop	r30
     c30:	bf 91       	pop	r27
     c32:	af 91       	pop	r26
     c34:	9f 91       	pop	r25
     c36:	8f 91       	pop	r24
     c38:	7f 91       	pop	r23
     c3a:	6f 91       	pop	r22
     c3c:	5f 91       	pop	r21
     c3e:	4f 91       	pop	r20
     c40:	3f 91       	pop	r19
     c42:	2f 91       	pop	r18
     c44:	0f 90       	pop	r0
     c46:	0b be       	out	0x3b, r0	; 59
     c48:	0f 90       	pop	r0
     c4a:	0f be       	out	0x3f, r0	; 63
     c4c:	0f 90       	pop	r0
     c4e:	1f 90       	pop	r1
     c50:	18 95       	reti

00000c52 <__vector_15>:
     c52:	1f 92       	push	r1
     c54:	0f 92       	push	r0
     c56:	0f b6       	in	r0, 0x3f	; 63
     c58:	0f 92       	push	r0
     c5a:	11 24       	eor	r1, r1
     c5c:	0b b6       	in	r0, 0x3b	; 59
     c5e:	0f 92       	push	r0
     c60:	2f 93       	push	r18
     c62:	3f 93       	push	r19
     c64:	4f 93       	push	r20
     c66:	5f 93       	push	r21
     c68:	6f 93       	push	r22
     c6a:	7f 93       	push	r23
     c6c:	8f 93       	push	r24
     c6e:	9f 93       	push	r25
     c70:	af 93       	push	r26
     c72:	bf 93       	push	r27
     c74:	ef 93       	push	r30
     c76:	ff 93       	push	r31
     c78:	e0 91 5c 22 	lds	r30, 0x225C	; 0x80225c <tc_tcc0_err_callback>
     c7c:	f0 91 5d 22 	lds	r31, 0x225D	; 0x80225d <tc_tcc0_err_callback+0x1>
     c80:	30 97       	sbiw	r30, 0x00	; 0
     c82:	09 f0       	breq	.+2      	; 0xc86 <__vector_15+0x34>
     c84:	19 95       	eicall
     c86:	ff 91       	pop	r31
     c88:	ef 91       	pop	r30
     c8a:	bf 91       	pop	r27
     c8c:	af 91       	pop	r26
     c8e:	9f 91       	pop	r25
     c90:	8f 91       	pop	r24
     c92:	7f 91       	pop	r23
     c94:	6f 91       	pop	r22
     c96:	5f 91       	pop	r21
     c98:	4f 91       	pop	r20
     c9a:	3f 91       	pop	r19
     c9c:	2f 91       	pop	r18
     c9e:	0f 90       	pop	r0
     ca0:	0b be       	out	0x3b, r0	; 59
     ca2:	0f 90       	pop	r0
     ca4:	0f be       	out	0x3f, r0	; 63
     ca6:	0f 90       	pop	r0
     ca8:	1f 90       	pop	r1
     caa:	18 95       	reti

00000cac <__vector_16>:
     cac:	1f 92       	push	r1
     cae:	0f 92       	push	r0
     cb0:	0f b6       	in	r0, 0x3f	; 63
     cb2:	0f 92       	push	r0
     cb4:	11 24       	eor	r1, r1
     cb6:	0b b6       	in	r0, 0x3b	; 59
     cb8:	0f 92       	push	r0
     cba:	2f 93       	push	r18
     cbc:	3f 93       	push	r19
     cbe:	4f 93       	push	r20
     cc0:	5f 93       	push	r21
     cc2:	6f 93       	push	r22
     cc4:	7f 93       	push	r23
     cc6:	8f 93       	push	r24
     cc8:	9f 93       	push	r25
     cca:	af 93       	push	r26
     ccc:	bf 93       	push	r27
     cce:	ef 93       	push	r30
     cd0:	ff 93       	push	r31
     cd2:	e0 91 5a 22 	lds	r30, 0x225A	; 0x80225a <tc_tcc0_cca_callback>
     cd6:	f0 91 5b 22 	lds	r31, 0x225B	; 0x80225b <tc_tcc0_cca_callback+0x1>
     cda:	30 97       	sbiw	r30, 0x00	; 0
     cdc:	09 f0       	breq	.+2      	; 0xce0 <__vector_16+0x34>
     cde:	19 95       	eicall
     ce0:	ff 91       	pop	r31
     ce2:	ef 91       	pop	r30
     ce4:	bf 91       	pop	r27
     ce6:	af 91       	pop	r26
     ce8:	9f 91       	pop	r25
     cea:	8f 91       	pop	r24
     cec:	7f 91       	pop	r23
     cee:	6f 91       	pop	r22
     cf0:	5f 91       	pop	r21
     cf2:	4f 91       	pop	r20
     cf4:	3f 91       	pop	r19
     cf6:	2f 91       	pop	r18
     cf8:	0f 90       	pop	r0
     cfa:	0b be       	out	0x3b, r0	; 59
     cfc:	0f 90       	pop	r0
     cfe:	0f be       	out	0x3f, r0	; 63
     d00:	0f 90       	pop	r0
     d02:	1f 90       	pop	r1
     d04:	18 95       	reti

00000d06 <__vector_17>:
     d06:	1f 92       	push	r1
     d08:	0f 92       	push	r0
     d0a:	0f b6       	in	r0, 0x3f	; 63
     d0c:	0f 92       	push	r0
     d0e:	11 24       	eor	r1, r1
     d10:	0b b6       	in	r0, 0x3b	; 59
     d12:	0f 92       	push	r0
     d14:	2f 93       	push	r18
     d16:	3f 93       	push	r19
     d18:	4f 93       	push	r20
     d1a:	5f 93       	push	r21
     d1c:	6f 93       	push	r22
     d1e:	7f 93       	push	r23
     d20:	8f 93       	push	r24
     d22:	9f 93       	push	r25
     d24:	af 93       	push	r26
     d26:	bf 93       	push	r27
     d28:	ef 93       	push	r30
     d2a:	ff 93       	push	r31
     d2c:	e0 91 58 22 	lds	r30, 0x2258	; 0x802258 <tc_tcc0_ccb_callback>
     d30:	f0 91 59 22 	lds	r31, 0x2259	; 0x802259 <tc_tcc0_ccb_callback+0x1>
     d34:	30 97       	sbiw	r30, 0x00	; 0
     d36:	09 f0       	breq	.+2      	; 0xd3a <__vector_17+0x34>
     d38:	19 95       	eicall
     d3a:	ff 91       	pop	r31
     d3c:	ef 91       	pop	r30
     d3e:	bf 91       	pop	r27
     d40:	af 91       	pop	r26
     d42:	9f 91       	pop	r25
     d44:	8f 91       	pop	r24
     d46:	7f 91       	pop	r23
     d48:	6f 91       	pop	r22
     d4a:	5f 91       	pop	r21
     d4c:	4f 91       	pop	r20
     d4e:	3f 91       	pop	r19
     d50:	2f 91       	pop	r18
     d52:	0f 90       	pop	r0
     d54:	0b be       	out	0x3b, r0	; 59
     d56:	0f 90       	pop	r0
     d58:	0f be       	out	0x3f, r0	; 63
     d5a:	0f 90       	pop	r0
     d5c:	1f 90       	pop	r1
     d5e:	18 95       	reti

00000d60 <__vector_18>:
     d60:	1f 92       	push	r1
     d62:	0f 92       	push	r0
     d64:	0f b6       	in	r0, 0x3f	; 63
     d66:	0f 92       	push	r0
     d68:	11 24       	eor	r1, r1
     d6a:	0b b6       	in	r0, 0x3b	; 59
     d6c:	0f 92       	push	r0
     d6e:	2f 93       	push	r18
     d70:	3f 93       	push	r19
     d72:	4f 93       	push	r20
     d74:	5f 93       	push	r21
     d76:	6f 93       	push	r22
     d78:	7f 93       	push	r23
     d7a:	8f 93       	push	r24
     d7c:	9f 93       	push	r25
     d7e:	af 93       	push	r26
     d80:	bf 93       	push	r27
     d82:	ef 93       	push	r30
     d84:	ff 93       	push	r31
     d86:	e0 91 56 22 	lds	r30, 0x2256	; 0x802256 <tc_tcc0_ccc_callback>
     d8a:	f0 91 57 22 	lds	r31, 0x2257	; 0x802257 <tc_tcc0_ccc_callback+0x1>
     d8e:	30 97       	sbiw	r30, 0x00	; 0
     d90:	09 f0       	breq	.+2      	; 0xd94 <__vector_18+0x34>
     d92:	19 95       	eicall
     d94:	ff 91       	pop	r31
     d96:	ef 91       	pop	r30
     d98:	bf 91       	pop	r27
     d9a:	af 91       	pop	r26
     d9c:	9f 91       	pop	r25
     d9e:	8f 91       	pop	r24
     da0:	7f 91       	pop	r23
     da2:	6f 91       	pop	r22
     da4:	5f 91       	pop	r21
     da6:	4f 91       	pop	r20
     da8:	3f 91       	pop	r19
     daa:	2f 91       	pop	r18
     dac:	0f 90       	pop	r0
     dae:	0b be       	out	0x3b, r0	; 59
     db0:	0f 90       	pop	r0
     db2:	0f be       	out	0x3f, r0	; 63
     db4:	0f 90       	pop	r0
     db6:	1f 90       	pop	r1
     db8:	18 95       	reti

00000dba <__vector_19>:
     dba:	1f 92       	push	r1
     dbc:	0f 92       	push	r0
     dbe:	0f b6       	in	r0, 0x3f	; 63
     dc0:	0f 92       	push	r0
     dc2:	11 24       	eor	r1, r1
     dc4:	0b b6       	in	r0, 0x3b	; 59
     dc6:	0f 92       	push	r0
     dc8:	2f 93       	push	r18
     dca:	3f 93       	push	r19
     dcc:	4f 93       	push	r20
     dce:	5f 93       	push	r21
     dd0:	6f 93       	push	r22
     dd2:	7f 93       	push	r23
     dd4:	8f 93       	push	r24
     dd6:	9f 93       	push	r25
     dd8:	af 93       	push	r26
     dda:	bf 93       	push	r27
     ddc:	ef 93       	push	r30
     dde:	ff 93       	push	r31
     de0:	e0 91 54 22 	lds	r30, 0x2254	; 0x802254 <tc_tcc0_ccd_callback>
     de4:	f0 91 55 22 	lds	r31, 0x2255	; 0x802255 <tc_tcc0_ccd_callback+0x1>
     de8:	30 97       	sbiw	r30, 0x00	; 0
     dea:	09 f0       	breq	.+2      	; 0xdee <__vector_19+0x34>
     dec:	19 95       	eicall
     dee:	ff 91       	pop	r31
     df0:	ef 91       	pop	r30
     df2:	bf 91       	pop	r27
     df4:	af 91       	pop	r26
     df6:	9f 91       	pop	r25
     df8:	8f 91       	pop	r24
     dfa:	7f 91       	pop	r23
     dfc:	6f 91       	pop	r22
     dfe:	5f 91       	pop	r21
     e00:	4f 91       	pop	r20
     e02:	3f 91       	pop	r19
     e04:	2f 91       	pop	r18
     e06:	0f 90       	pop	r0
     e08:	0b be       	out	0x3b, r0	; 59
     e0a:	0f 90       	pop	r0
     e0c:	0f be       	out	0x3f, r0	; 63
     e0e:	0f 90       	pop	r0
     e10:	1f 90       	pop	r1
     e12:	18 95       	reti

00000e14 <__vector_20>:
     e14:	1f 92       	push	r1
     e16:	0f 92       	push	r0
     e18:	0f b6       	in	r0, 0x3f	; 63
     e1a:	0f 92       	push	r0
     e1c:	11 24       	eor	r1, r1
     e1e:	0b b6       	in	r0, 0x3b	; 59
     e20:	0f 92       	push	r0
     e22:	2f 93       	push	r18
     e24:	3f 93       	push	r19
     e26:	4f 93       	push	r20
     e28:	5f 93       	push	r21
     e2a:	6f 93       	push	r22
     e2c:	7f 93       	push	r23
     e2e:	8f 93       	push	r24
     e30:	9f 93       	push	r25
     e32:	af 93       	push	r26
     e34:	bf 93       	push	r27
     e36:	ef 93       	push	r30
     e38:	ff 93       	push	r31
     e3a:	e0 91 52 22 	lds	r30, 0x2252	; 0x802252 <tc_tcc1_ovf_callback>
     e3e:	f0 91 53 22 	lds	r31, 0x2253	; 0x802253 <tc_tcc1_ovf_callback+0x1>
     e42:	30 97       	sbiw	r30, 0x00	; 0
     e44:	09 f0       	breq	.+2      	; 0xe48 <__vector_20+0x34>
     e46:	19 95       	eicall
     e48:	ff 91       	pop	r31
     e4a:	ef 91       	pop	r30
     e4c:	bf 91       	pop	r27
     e4e:	af 91       	pop	r26
     e50:	9f 91       	pop	r25
     e52:	8f 91       	pop	r24
     e54:	7f 91       	pop	r23
     e56:	6f 91       	pop	r22
     e58:	5f 91       	pop	r21
     e5a:	4f 91       	pop	r20
     e5c:	3f 91       	pop	r19
     e5e:	2f 91       	pop	r18
     e60:	0f 90       	pop	r0
     e62:	0b be       	out	0x3b, r0	; 59
     e64:	0f 90       	pop	r0
     e66:	0f be       	out	0x3f, r0	; 63
     e68:	0f 90       	pop	r0
     e6a:	1f 90       	pop	r1
     e6c:	18 95       	reti

00000e6e <__vector_21>:
     e6e:	1f 92       	push	r1
     e70:	0f 92       	push	r0
     e72:	0f b6       	in	r0, 0x3f	; 63
     e74:	0f 92       	push	r0
     e76:	11 24       	eor	r1, r1
     e78:	0b b6       	in	r0, 0x3b	; 59
     e7a:	0f 92       	push	r0
     e7c:	2f 93       	push	r18
     e7e:	3f 93       	push	r19
     e80:	4f 93       	push	r20
     e82:	5f 93       	push	r21
     e84:	6f 93       	push	r22
     e86:	7f 93       	push	r23
     e88:	8f 93       	push	r24
     e8a:	9f 93       	push	r25
     e8c:	af 93       	push	r26
     e8e:	bf 93       	push	r27
     e90:	ef 93       	push	r30
     e92:	ff 93       	push	r31
     e94:	e0 91 50 22 	lds	r30, 0x2250	; 0x802250 <tc_tcc1_err_callback>
     e98:	f0 91 51 22 	lds	r31, 0x2251	; 0x802251 <tc_tcc1_err_callback+0x1>
     e9c:	30 97       	sbiw	r30, 0x00	; 0
     e9e:	09 f0       	breq	.+2      	; 0xea2 <__vector_21+0x34>
     ea0:	19 95       	eicall
     ea2:	ff 91       	pop	r31
     ea4:	ef 91       	pop	r30
     ea6:	bf 91       	pop	r27
     ea8:	af 91       	pop	r26
     eaa:	9f 91       	pop	r25
     eac:	8f 91       	pop	r24
     eae:	7f 91       	pop	r23
     eb0:	6f 91       	pop	r22
     eb2:	5f 91       	pop	r21
     eb4:	4f 91       	pop	r20
     eb6:	3f 91       	pop	r19
     eb8:	2f 91       	pop	r18
     eba:	0f 90       	pop	r0
     ebc:	0b be       	out	0x3b, r0	; 59
     ebe:	0f 90       	pop	r0
     ec0:	0f be       	out	0x3f, r0	; 63
     ec2:	0f 90       	pop	r0
     ec4:	1f 90       	pop	r1
     ec6:	18 95       	reti

00000ec8 <__vector_22>:
     ec8:	1f 92       	push	r1
     eca:	0f 92       	push	r0
     ecc:	0f b6       	in	r0, 0x3f	; 63
     ece:	0f 92       	push	r0
     ed0:	11 24       	eor	r1, r1
     ed2:	0b b6       	in	r0, 0x3b	; 59
     ed4:	0f 92       	push	r0
     ed6:	2f 93       	push	r18
     ed8:	3f 93       	push	r19
     eda:	4f 93       	push	r20
     edc:	5f 93       	push	r21
     ede:	6f 93       	push	r22
     ee0:	7f 93       	push	r23
     ee2:	8f 93       	push	r24
     ee4:	9f 93       	push	r25
     ee6:	af 93       	push	r26
     ee8:	bf 93       	push	r27
     eea:	ef 93       	push	r30
     eec:	ff 93       	push	r31
     eee:	e0 91 4e 22 	lds	r30, 0x224E	; 0x80224e <tc_tcc1_cca_callback>
     ef2:	f0 91 4f 22 	lds	r31, 0x224F	; 0x80224f <tc_tcc1_cca_callback+0x1>
     ef6:	30 97       	sbiw	r30, 0x00	; 0
     ef8:	09 f0       	breq	.+2      	; 0xefc <__vector_22+0x34>
     efa:	19 95       	eicall
     efc:	ff 91       	pop	r31
     efe:	ef 91       	pop	r30
     f00:	bf 91       	pop	r27
     f02:	af 91       	pop	r26
     f04:	9f 91       	pop	r25
     f06:	8f 91       	pop	r24
     f08:	7f 91       	pop	r23
     f0a:	6f 91       	pop	r22
     f0c:	5f 91       	pop	r21
     f0e:	4f 91       	pop	r20
     f10:	3f 91       	pop	r19
     f12:	2f 91       	pop	r18
     f14:	0f 90       	pop	r0
     f16:	0b be       	out	0x3b, r0	; 59
     f18:	0f 90       	pop	r0
     f1a:	0f be       	out	0x3f, r0	; 63
     f1c:	0f 90       	pop	r0
     f1e:	1f 90       	pop	r1
     f20:	18 95       	reti

00000f22 <__vector_23>:
     f22:	1f 92       	push	r1
     f24:	0f 92       	push	r0
     f26:	0f b6       	in	r0, 0x3f	; 63
     f28:	0f 92       	push	r0
     f2a:	11 24       	eor	r1, r1
     f2c:	0b b6       	in	r0, 0x3b	; 59
     f2e:	0f 92       	push	r0
     f30:	2f 93       	push	r18
     f32:	3f 93       	push	r19
     f34:	4f 93       	push	r20
     f36:	5f 93       	push	r21
     f38:	6f 93       	push	r22
     f3a:	7f 93       	push	r23
     f3c:	8f 93       	push	r24
     f3e:	9f 93       	push	r25
     f40:	af 93       	push	r26
     f42:	bf 93       	push	r27
     f44:	ef 93       	push	r30
     f46:	ff 93       	push	r31
     f48:	e0 91 4c 22 	lds	r30, 0x224C	; 0x80224c <tc_tcc1_ccb_callback>
     f4c:	f0 91 4d 22 	lds	r31, 0x224D	; 0x80224d <tc_tcc1_ccb_callback+0x1>
     f50:	30 97       	sbiw	r30, 0x00	; 0
     f52:	09 f0       	breq	.+2      	; 0xf56 <__vector_23+0x34>
     f54:	19 95       	eicall
     f56:	ff 91       	pop	r31
     f58:	ef 91       	pop	r30
     f5a:	bf 91       	pop	r27
     f5c:	af 91       	pop	r26
     f5e:	9f 91       	pop	r25
     f60:	8f 91       	pop	r24
     f62:	7f 91       	pop	r23
     f64:	6f 91       	pop	r22
     f66:	5f 91       	pop	r21
     f68:	4f 91       	pop	r20
     f6a:	3f 91       	pop	r19
     f6c:	2f 91       	pop	r18
     f6e:	0f 90       	pop	r0
     f70:	0b be       	out	0x3b, r0	; 59
     f72:	0f 90       	pop	r0
     f74:	0f be       	out	0x3f, r0	; 63
     f76:	0f 90       	pop	r0
     f78:	1f 90       	pop	r1
     f7a:	18 95       	reti

00000f7c <__vector_77>:
     f7c:	1f 92       	push	r1
     f7e:	0f 92       	push	r0
     f80:	0f b6       	in	r0, 0x3f	; 63
     f82:	0f 92       	push	r0
     f84:	11 24       	eor	r1, r1
     f86:	0b b6       	in	r0, 0x3b	; 59
     f88:	0f 92       	push	r0
     f8a:	2f 93       	push	r18
     f8c:	3f 93       	push	r19
     f8e:	4f 93       	push	r20
     f90:	5f 93       	push	r21
     f92:	6f 93       	push	r22
     f94:	7f 93       	push	r23
     f96:	8f 93       	push	r24
     f98:	9f 93       	push	r25
     f9a:	af 93       	push	r26
     f9c:	bf 93       	push	r27
     f9e:	ef 93       	push	r30
     fa0:	ff 93       	push	r31
     fa2:	e0 91 4a 22 	lds	r30, 0x224A	; 0x80224a <tc_tcd0_ovf_callback>
     fa6:	f0 91 4b 22 	lds	r31, 0x224B	; 0x80224b <tc_tcd0_ovf_callback+0x1>
     faa:	30 97       	sbiw	r30, 0x00	; 0
     fac:	09 f0       	breq	.+2      	; 0xfb0 <__vector_77+0x34>
     fae:	19 95       	eicall
     fb0:	ff 91       	pop	r31
     fb2:	ef 91       	pop	r30
     fb4:	bf 91       	pop	r27
     fb6:	af 91       	pop	r26
     fb8:	9f 91       	pop	r25
     fba:	8f 91       	pop	r24
     fbc:	7f 91       	pop	r23
     fbe:	6f 91       	pop	r22
     fc0:	5f 91       	pop	r21
     fc2:	4f 91       	pop	r20
     fc4:	3f 91       	pop	r19
     fc6:	2f 91       	pop	r18
     fc8:	0f 90       	pop	r0
     fca:	0b be       	out	0x3b, r0	; 59
     fcc:	0f 90       	pop	r0
     fce:	0f be       	out	0x3f, r0	; 63
     fd0:	0f 90       	pop	r0
     fd2:	1f 90       	pop	r1
     fd4:	18 95       	reti

00000fd6 <__vector_78>:
     fd6:	1f 92       	push	r1
     fd8:	0f 92       	push	r0
     fda:	0f b6       	in	r0, 0x3f	; 63
     fdc:	0f 92       	push	r0
     fde:	11 24       	eor	r1, r1
     fe0:	0b b6       	in	r0, 0x3b	; 59
     fe2:	0f 92       	push	r0
     fe4:	2f 93       	push	r18
     fe6:	3f 93       	push	r19
     fe8:	4f 93       	push	r20
     fea:	5f 93       	push	r21
     fec:	6f 93       	push	r22
     fee:	7f 93       	push	r23
     ff0:	8f 93       	push	r24
     ff2:	9f 93       	push	r25
     ff4:	af 93       	push	r26
     ff6:	bf 93       	push	r27
     ff8:	ef 93       	push	r30
     ffa:	ff 93       	push	r31
     ffc:	e0 91 48 22 	lds	r30, 0x2248	; 0x802248 <tc_tcd0_err_callback>
    1000:	f0 91 49 22 	lds	r31, 0x2249	; 0x802249 <tc_tcd0_err_callback+0x1>
    1004:	30 97       	sbiw	r30, 0x00	; 0
    1006:	09 f0       	breq	.+2      	; 0x100a <__vector_78+0x34>
    1008:	19 95       	eicall
    100a:	ff 91       	pop	r31
    100c:	ef 91       	pop	r30
    100e:	bf 91       	pop	r27
    1010:	af 91       	pop	r26
    1012:	9f 91       	pop	r25
    1014:	8f 91       	pop	r24
    1016:	7f 91       	pop	r23
    1018:	6f 91       	pop	r22
    101a:	5f 91       	pop	r21
    101c:	4f 91       	pop	r20
    101e:	3f 91       	pop	r19
    1020:	2f 91       	pop	r18
    1022:	0f 90       	pop	r0
    1024:	0b be       	out	0x3b, r0	; 59
    1026:	0f 90       	pop	r0
    1028:	0f be       	out	0x3f, r0	; 63
    102a:	0f 90       	pop	r0
    102c:	1f 90       	pop	r1
    102e:	18 95       	reti

00001030 <__vector_79>:
    1030:	1f 92       	push	r1
    1032:	0f 92       	push	r0
    1034:	0f b6       	in	r0, 0x3f	; 63
    1036:	0f 92       	push	r0
    1038:	11 24       	eor	r1, r1
    103a:	0b b6       	in	r0, 0x3b	; 59
    103c:	0f 92       	push	r0
    103e:	2f 93       	push	r18
    1040:	3f 93       	push	r19
    1042:	4f 93       	push	r20
    1044:	5f 93       	push	r21
    1046:	6f 93       	push	r22
    1048:	7f 93       	push	r23
    104a:	8f 93       	push	r24
    104c:	9f 93       	push	r25
    104e:	af 93       	push	r26
    1050:	bf 93       	push	r27
    1052:	ef 93       	push	r30
    1054:	ff 93       	push	r31
    1056:	e0 91 46 22 	lds	r30, 0x2246	; 0x802246 <tc_tcd0_cca_callback>
    105a:	f0 91 47 22 	lds	r31, 0x2247	; 0x802247 <tc_tcd0_cca_callback+0x1>
    105e:	30 97       	sbiw	r30, 0x00	; 0
    1060:	09 f0       	breq	.+2      	; 0x1064 <__vector_79+0x34>
    1062:	19 95       	eicall
    1064:	ff 91       	pop	r31
    1066:	ef 91       	pop	r30
    1068:	bf 91       	pop	r27
    106a:	af 91       	pop	r26
    106c:	9f 91       	pop	r25
    106e:	8f 91       	pop	r24
    1070:	7f 91       	pop	r23
    1072:	6f 91       	pop	r22
    1074:	5f 91       	pop	r21
    1076:	4f 91       	pop	r20
    1078:	3f 91       	pop	r19
    107a:	2f 91       	pop	r18
    107c:	0f 90       	pop	r0
    107e:	0b be       	out	0x3b, r0	; 59
    1080:	0f 90       	pop	r0
    1082:	0f be       	out	0x3f, r0	; 63
    1084:	0f 90       	pop	r0
    1086:	1f 90       	pop	r1
    1088:	18 95       	reti

0000108a <__vector_80>:
    108a:	1f 92       	push	r1
    108c:	0f 92       	push	r0
    108e:	0f b6       	in	r0, 0x3f	; 63
    1090:	0f 92       	push	r0
    1092:	11 24       	eor	r1, r1
    1094:	0b b6       	in	r0, 0x3b	; 59
    1096:	0f 92       	push	r0
    1098:	2f 93       	push	r18
    109a:	3f 93       	push	r19
    109c:	4f 93       	push	r20
    109e:	5f 93       	push	r21
    10a0:	6f 93       	push	r22
    10a2:	7f 93       	push	r23
    10a4:	8f 93       	push	r24
    10a6:	9f 93       	push	r25
    10a8:	af 93       	push	r26
    10aa:	bf 93       	push	r27
    10ac:	ef 93       	push	r30
    10ae:	ff 93       	push	r31
    10b0:	e0 91 44 22 	lds	r30, 0x2244	; 0x802244 <tc_tcd0_ccb_callback>
    10b4:	f0 91 45 22 	lds	r31, 0x2245	; 0x802245 <tc_tcd0_ccb_callback+0x1>
    10b8:	30 97       	sbiw	r30, 0x00	; 0
    10ba:	09 f0       	breq	.+2      	; 0x10be <__vector_80+0x34>
    10bc:	19 95       	eicall
    10be:	ff 91       	pop	r31
    10c0:	ef 91       	pop	r30
    10c2:	bf 91       	pop	r27
    10c4:	af 91       	pop	r26
    10c6:	9f 91       	pop	r25
    10c8:	8f 91       	pop	r24
    10ca:	7f 91       	pop	r23
    10cc:	6f 91       	pop	r22
    10ce:	5f 91       	pop	r21
    10d0:	4f 91       	pop	r20
    10d2:	3f 91       	pop	r19
    10d4:	2f 91       	pop	r18
    10d6:	0f 90       	pop	r0
    10d8:	0b be       	out	0x3b, r0	; 59
    10da:	0f 90       	pop	r0
    10dc:	0f be       	out	0x3f, r0	; 63
    10de:	0f 90       	pop	r0
    10e0:	1f 90       	pop	r1
    10e2:	18 95       	reti

000010e4 <__vector_81>:
    10e4:	1f 92       	push	r1
    10e6:	0f 92       	push	r0
    10e8:	0f b6       	in	r0, 0x3f	; 63
    10ea:	0f 92       	push	r0
    10ec:	11 24       	eor	r1, r1
    10ee:	0b b6       	in	r0, 0x3b	; 59
    10f0:	0f 92       	push	r0
    10f2:	2f 93       	push	r18
    10f4:	3f 93       	push	r19
    10f6:	4f 93       	push	r20
    10f8:	5f 93       	push	r21
    10fa:	6f 93       	push	r22
    10fc:	7f 93       	push	r23
    10fe:	8f 93       	push	r24
    1100:	9f 93       	push	r25
    1102:	af 93       	push	r26
    1104:	bf 93       	push	r27
    1106:	ef 93       	push	r30
    1108:	ff 93       	push	r31
    110a:	e0 91 42 22 	lds	r30, 0x2242	; 0x802242 <tc_tcd0_ccc_callback>
    110e:	f0 91 43 22 	lds	r31, 0x2243	; 0x802243 <tc_tcd0_ccc_callback+0x1>
    1112:	30 97       	sbiw	r30, 0x00	; 0
    1114:	09 f0       	breq	.+2      	; 0x1118 <__vector_81+0x34>
    1116:	19 95       	eicall
    1118:	ff 91       	pop	r31
    111a:	ef 91       	pop	r30
    111c:	bf 91       	pop	r27
    111e:	af 91       	pop	r26
    1120:	9f 91       	pop	r25
    1122:	8f 91       	pop	r24
    1124:	7f 91       	pop	r23
    1126:	6f 91       	pop	r22
    1128:	5f 91       	pop	r21
    112a:	4f 91       	pop	r20
    112c:	3f 91       	pop	r19
    112e:	2f 91       	pop	r18
    1130:	0f 90       	pop	r0
    1132:	0b be       	out	0x3b, r0	; 59
    1134:	0f 90       	pop	r0
    1136:	0f be       	out	0x3f, r0	; 63
    1138:	0f 90       	pop	r0
    113a:	1f 90       	pop	r1
    113c:	18 95       	reti

0000113e <__vector_82>:
    113e:	1f 92       	push	r1
    1140:	0f 92       	push	r0
    1142:	0f b6       	in	r0, 0x3f	; 63
    1144:	0f 92       	push	r0
    1146:	11 24       	eor	r1, r1
    1148:	0b b6       	in	r0, 0x3b	; 59
    114a:	0f 92       	push	r0
    114c:	2f 93       	push	r18
    114e:	3f 93       	push	r19
    1150:	4f 93       	push	r20
    1152:	5f 93       	push	r21
    1154:	6f 93       	push	r22
    1156:	7f 93       	push	r23
    1158:	8f 93       	push	r24
    115a:	9f 93       	push	r25
    115c:	af 93       	push	r26
    115e:	bf 93       	push	r27
    1160:	ef 93       	push	r30
    1162:	ff 93       	push	r31
    1164:	e0 91 40 22 	lds	r30, 0x2240	; 0x802240 <tc_tcd0_ccd_callback>
    1168:	f0 91 41 22 	lds	r31, 0x2241	; 0x802241 <tc_tcd0_ccd_callback+0x1>
    116c:	30 97       	sbiw	r30, 0x00	; 0
    116e:	09 f0       	breq	.+2      	; 0x1172 <__vector_82+0x34>
    1170:	19 95       	eicall
    1172:	ff 91       	pop	r31
    1174:	ef 91       	pop	r30
    1176:	bf 91       	pop	r27
    1178:	af 91       	pop	r26
    117a:	9f 91       	pop	r25
    117c:	8f 91       	pop	r24
    117e:	7f 91       	pop	r23
    1180:	6f 91       	pop	r22
    1182:	5f 91       	pop	r21
    1184:	4f 91       	pop	r20
    1186:	3f 91       	pop	r19
    1188:	2f 91       	pop	r18
    118a:	0f 90       	pop	r0
    118c:	0b be       	out	0x3b, r0	; 59
    118e:	0f 90       	pop	r0
    1190:	0f be       	out	0x3f, r0	; 63
    1192:	0f 90       	pop	r0
    1194:	1f 90       	pop	r1
    1196:	18 95       	reti

00001198 <__vector_83>:
    1198:	1f 92       	push	r1
    119a:	0f 92       	push	r0
    119c:	0f b6       	in	r0, 0x3f	; 63
    119e:	0f 92       	push	r0
    11a0:	11 24       	eor	r1, r1
    11a2:	0b b6       	in	r0, 0x3b	; 59
    11a4:	0f 92       	push	r0
    11a6:	2f 93       	push	r18
    11a8:	3f 93       	push	r19
    11aa:	4f 93       	push	r20
    11ac:	5f 93       	push	r21
    11ae:	6f 93       	push	r22
    11b0:	7f 93       	push	r23
    11b2:	8f 93       	push	r24
    11b4:	9f 93       	push	r25
    11b6:	af 93       	push	r26
    11b8:	bf 93       	push	r27
    11ba:	ef 93       	push	r30
    11bc:	ff 93       	push	r31
    11be:	e0 91 3e 22 	lds	r30, 0x223E	; 0x80223e <tc_tcd1_ovf_callback>
    11c2:	f0 91 3f 22 	lds	r31, 0x223F	; 0x80223f <tc_tcd1_ovf_callback+0x1>
    11c6:	30 97       	sbiw	r30, 0x00	; 0
    11c8:	09 f0       	breq	.+2      	; 0x11cc <__vector_83+0x34>
    11ca:	19 95       	eicall
    11cc:	ff 91       	pop	r31
    11ce:	ef 91       	pop	r30
    11d0:	bf 91       	pop	r27
    11d2:	af 91       	pop	r26
    11d4:	9f 91       	pop	r25
    11d6:	8f 91       	pop	r24
    11d8:	7f 91       	pop	r23
    11da:	6f 91       	pop	r22
    11dc:	5f 91       	pop	r21
    11de:	4f 91       	pop	r20
    11e0:	3f 91       	pop	r19
    11e2:	2f 91       	pop	r18
    11e4:	0f 90       	pop	r0
    11e6:	0b be       	out	0x3b, r0	; 59
    11e8:	0f 90       	pop	r0
    11ea:	0f be       	out	0x3f, r0	; 63
    11ec:	0f 90       	pop	r0
    11ee:	1f 90       	pop	r1
    11f0:	18 95       	reti

000011f2 <__vector_84>:
    11f2:	1f 92       	push	r1
    11f4:	0f 92       	push	r0
    11f6:	0f b6       	in	r0, 0x3f	; 63
    11f8:	0f 92       	push	r0
    11fa:	11 24       	eor	r1, r1
    11fc:	0b b6       	in	r0, 0x3b	; 59
    11fe:	0f 92       	push	r0
    1200:	2f 93       	push	r18
    1202:	3f 93       	push	r19
    1204:	4f 93       	push	r20
    1206:	5f 93       	push	r21
    1208:	6f 93       	push	r22
    120a:	7f 93       	push	r23
    120c:	8f 93       	push	r24
    120e:	9f 93       	push	r25
    1210:	af 93       	push	r26
    1212:	bf 93       	push	r27
    1214:	ef 93       	push	r30
    1216:	ff 93       	push	r31
    1218:	e0 91 3c 22 	lds	r30, 0x223C	; 0x80223c <tc_tcd1_err_callback>
    121c:	f0 91 3d 22 	lds	r31, 0x223D	; 0x80223d <tc_tcd1_err_callback+0x1>
    1220:	30 97       	sbiw	r30, 0x00	; 0
    1222:	09 f0       	breq	.+2      	; 0x1226 <__vector_84+0x34>
    1224:	19 95       	eicall
    1226:	ff 91       	pop	r31
    1228:	ef 91       	pop	r30
    122a:	bf 91       	pop	r27
    122c:	af 91       	pop	r26
    122e:	9f 91       	pop	r25
    1230:	8f 91       	pop	r24
    1232:	7f 91       	pop	r23
    1234:	6f 91       	pop	r22
    1236:	5f 91       	pop	r21
    1238:	4f 91       	pop	r20
    123a:	3f 91       	pop	r19
    123c:	2f 91       	pop	r18
    123e:	0f 90       	pop	r0
    1240:	0b be       	out	0x3b, r0	; 59
    1242:	0f 90       	pop	r0
    1244:	0f be       	out	0x3f, r0	; 63
    1246:	0f 90       	pop	r0
    1248:	1f 90       	pop	r1
    124a:	18 95       	reti

0000124c <__vector_85>:
    124c:	1f 92       	push	r1
    124e:	0f 92       	push	r0
    1250:	0f b6       	in	r0, 0x3f	; 63
    1252:	0f 92       	push	r0
    1254:	11 24       	eor	r1, r1
    1256:	0b b6       	in	r0, 0x3b	; 59
    1258:	0f 92       	push	r0
    125a:	2f 93       	push	r18
    125c:	3f 93       	push	r19
    125e:	4f 93       	push	r20
    1260:	5f 93       	push	r21
    1262:	6f 93       	push	r22
    1264:	7f 93       	push	r23
    1266:	8f 93       	push	r24
    1268:	9f 93       	push	r25
    126a:	af 93       	push	r26
    126c:	bf 93       	push	r27
    126e:	ef 93       	push	r30
    1270:	ff 93       	push	r31
    1272:	e0 91 3a 22 	lds	r30, 0x223A	; 0x80223a <tc_tcd1_cca_callback>
    1276:	f0 91 3b 22 	lds	r31, 0x223B	; 0x80223b <tc_tcd1_cca_callback+0x1>
    127a:	30 97       	sbiw	r30, 0x00	; 0
    127c:	09 f0       	breq	.+2      	; 0x1280 <__vector_85+0x34>
    127e:	19 95       	eicall
    1280:	ff 91       	pop	r31
    1282:	ef 91       	pop	r30
    1284:	bf 91       	pop	r27
    1286:	af 91       	pop	r26
    1288:	9f 91       	pop	r25
    128a:	8f 91       	pop	r24
    128c:	7f 91       	pop	r23
    128e:	6f 91       	pop	r22
    1290:	5f 91       	pop	r21
    1292:	4f 91       	pop	r20
    1294:	3f 91       	pop	r19
    1296:	2f 91       	pop	r18
    1298:	0f 90       	pop	r0
    129a:	0b be       	out	0x3b, r0	; 59
    129c:	0f 90       	pop	r0
    129e:	0f be       	out	0x3f, r0	; 63
    12a0:	0f 90       	pop	r0
    12a2:	1f 90       	pop	r1
    12a4:	18 95       	reti

000012a6 <__vector_86>:
    12a6:	1f 92       	push	r1
    12a8:	0f 92       	push	r0
    12aa:	0f b6       	in	r0, 0x3f	; 63
    12ac:	0f 92       	push	r0
    12ae:	11 24       	eor	r1, r1
    12b0:	0b b6       	in	r0, 0x3b	; 59
    12b2:	0f 92       	push	r0
    12b4:	2f 93       	push	r18
    12b6:	3f 93       	push	r19
    12b8:	4f 93       	push	r20
    12ba:	5f 93       	push	r21
    12bc:	6f 93       	push	r22
    12be:	7f 93       	push	r23
    12c0:	8f 93       	push	r24
    12c2:	9f 93       	push	r25
    12c4:	af 93       	push	r26
    12c6:	bf 93       	push	r27
    12c8:	ef 93       	push	r30
    12ca:	ff 93       	push	r31
    12cc:	e0 91 38 22 	lds	r30, 0x2238	; 0x802238 <tc_tcd1_ccb_callback>
    12d0:	f0 91 39 22 	lds	r31, 0x2239	; 0x802239 <tc_tcd1_ccb_callback+0x1>
    12d4:	30 97       	sbiw	r30, 0x00	; 0
    12d6:	09 f0       	breq	.+2      	; 0x12da <__vector_86+0x34>
    12d8:	19 95       	eicall
    12da:	ff 91       	pop	r31
    12dc:	ef 91       	pop	r30
    12de:	bf 91       	pop	r27
    12e0:	af 91       	pop	r26
    12e2:	9f 91       	pop	r25
    12e4:	8f 91       	pop	r24
    12e6:	7f 91       	pop	r23
    12e8:	6f 91       	pop	r22
    12ea:	5f 91       	pop	r21
    12ec:	4f 91       	pop	r20
    12ee:	3f 91       	pop	r19
    12f0:	2f 91       	pop	r18
    12f2:	0f 90       	pop	r0
    12f4:	0b be       	out	0x3b, r0	; 59
    12f6:	0f 90       	pop	r0
    12f8:	0f be       	out	0x3f, r0	; 63
    12fa:	0f 90       	pop	r0
    12fc:	1f 90       	pop	r1
    12fe:	18 95       	reti

00001300 <__vector_47>:
    1300:	1f 92       	push	r1
    1302:	0f 92       	push	r0
    1304:	0f b6       	in	r0, 0x3f	; 63
    1306:	0f 92       	push	r0
    1308:	11 24       	eor	r1, r1
    130a:	0b b6       	in	r0, 0x3b	; 59
    130c:	0f 92       	push	r0
    130e:	2f 93       	push	r18
    1310:	3f 93       	push	r19
    1312:	4f 93       	push	r20
    1314:	5f 93       	push	r21
    1316:	6f 93       	push	r22
    1318:	7f 93       	push	r23
    131a:	8f 93       	push	r24
    131c:	9f 93       	push	r25
    131e:	af 93       	push	r26
    1320:	bf 93       	push	r27
    1322:	ef 93       	push	r30
    1324:	ff 93       	push	r31
    1326:	e0 91 36 22 	lds	r30, 0x2236	; 0x802236 <tc_tce0_ovf_callback>
    132a:	f0 91 37 22 	lds	r31, 0x2237	; 0x802237 <tc_tce0_ovf_callback+0x1>
    132e:	30 97       	sbiw	r30, 0x00	; 0
    1330:	09 f0       	breq	.+2      	; 0x1334 <__vector_47+0x34>
    1332:	19 95       	eicall
    1334:	ff 91       	pop	r31
    1336:	ef 91       	pop	r30
    1338:	bf 91       	pop	r27
    133a:	af 91       	pop	r26
    133c:	9f 91       	pop	r25
    133e:	8f 91       	pop	r24
    1340:	7f 91       	pop	r23
    1342:	6f 91       	pop	r22
    1344:	5f 91       	pop	r21
    1346:	4f 91       	pop	r20
    1348:	3f 91       	pop	r19
    134a:	2f 91       	pop	r18
    134c:	0f 90       	pop	r0
    134e:	0b be       	out	0x3b, r0	; 59
    1350:	0f 90       	pop	r0
    1352:	0f be       	out	0x3f, r0	; 63
    1354:	0f 90       	pop	r0
    1356:	1f 90       	pop	r1
    1358:	18 95       	reti

0000135a <__vector_48>:
    135a:	1f 92       	push	r1
    135c:	0f 92       	push	r0
    135e:	0f b6       	in	r0, 0x3f	; 63
    1360:	0f 92       	push	r0
    1362:	11 24       	eor	r1, r1
    1364:	0b b6       	in	r0, 0x3b	; 59
    1366:	0f 92       	push	r0
    1368:	2f 93       	push	r18
    136a:	3f 93       	push	r19
    136c:	4f 93       	push	r20
    136e:	5f 93       	push	r21
    1370:	6f 93       	push	r22
    1372:	7f 93       	push	r23
    1374:	8f 93       	push	r24
    1376:	9f 93       	push	r25
    1378:	af 93       	push	r26
    137a:	bf 93       	push	r27
    137c:	ef 93       	push	r30
    137e:	ff 93       	push	r31
    1380:	e0 91 34 22 	lds	r30, 0x2234	; 0x802234 <tc_tce0_err_callback>
    1384:	f0 91 35 22 	lds	r31, 0x2235	; 0x802235 <tc_tce0_err_callback+0x1>
    1388:	30 97       	sbiw	r30, 0x00	; 0
    138a:	09 f0       	breq	.+2      	; 0x138e <__vector_48+0x34>
    138c:	19 95       	eicall
    138e:	ff 91       	pop	r31
    1390:	ef 91       	pop	r30
    1392:	bf 91       	pop	r27
    1394:	af 91       	pop	r26
    1396:	9f 91       	pop	r25
    1398:	8f 91       	pop	r24
    139a:	7f 91       	pop	r23
    139c:	6f 91       	pop	r22
    139e:	5f 91       	pop	r21
    13a0:	4f 91       	pop	r20
    13a2:	3f 91       	pop	r19
    13a4:	2f 91       	pop	r18
    13a6:	0f 90       	pop	r0
    13a8:	0b be       	out	0x3b, r0	; 59
    13aa:	0f 90       	pop	r0
    13ac:	0f be       	out	0x3f, r0	; 63
    13ae:	0f 90       	pop	r0
    13b0:	1f 90       	pop	r1
    13b2:	18 95       	reti

000013b4 <__vector_49>:
    13b4:	1f 92       	push	r1
    13b6:	0f 92       	push	r0
    13b8:	0f b6       	in	r0, 0x3f	; 63
    13ba:	0f 92       	push	r0
    13bc:	11 24       	eor	r1, r1
    13be:	0b b6       	in	r0, 0x3b	; 59
    13c0:	0f 92       	push	r0
    13c2:	2f 93       	push	r18
    13c4:	3f 93       	push	r19
    13c6:	4f 93       	push	r20
    13c8:	5f 93       	push	r21
    13ca:	6f 93       	push	r22
    13cc:	7f 93       	push	r23
    13ce:	8f 93       	push	r24
    13d0:	9f 93       	push	r25
    13d2:	af 93       	push	r26
    13d4:	bf 93       	push	r27
    13d6:	ef 93       	push	r30
    13d8:	ff 93       	push	r31
    13da:	e0 91 32 22 	lds	r30, 0x2232	; 0x802232 <tc_tce0_cca_callback>
    13de:	f0 91 33 22 	lds	r31, 0x2233	; 0x802233 <tc_tce0_cca_callback+0x1>
    13e2:	30 97       	sbiw	r30, 0x00	; 0
    13e4:	09 f0       	breq	.+2      	; 0x13e8 <__vector_49+0x34>
    13e6:	19 95       	eicall
    13e8:	ff 91       	pop	r31
    13ea:	ef 91       	pop	r30
    13ec:	bf 91       	pop	r27
    13ee:	af 91       	pop	r26
    13f0:	9f 91       	pop	r25
    13f2:	8f 91       	pop	r24
    13f4:	7f 91       	pop	r23
    13f6:	6f 91       	pop	r22
    13f8:	5f 91       	pop	r21
    13fa:	4f 91       	pop	r20
    13fc:	3f 91       	pop	r19
    13fe:	2f 91       	pop	r18
    1400:	0f 90       	pop	r0
    1402:	0b be       	out	0x3b, r0	; 59
    1404:	0f 90       	pop	r0
    1406:	0f be       	out	0x3f, r0	; 63
    1408:	0f 90       	pop	r0
    140a:	1f 90       	pop	r1
    140c:	18 95       	reti

0000140e <__vector_50>:
    140e:	1f 92       	push	r1
    1410:	0f 92       	push	r0
    1412:	0f b6       	in	r0, 0x3f	; 63
    1414:	0f 92       	push	r0
    1416:	11 24       	eor	r1, r1
    1418:	0b b6       	in	r0, 0x3b	; 59
    141a:	0f 92       	push	r0
    141c:	2f 93       	push	r18
    141e:	3f 93       	push	r19
    1420:	4f 93       	push	r20
    1422:	5f 93       	push	r21
    1424:	6f 93       	push	r22
    1426:	7f 93       	push	r23
    1428:	8f 93       	push	r24
    142a:	9f 93       	push	r25
    142c:	af 93       	push	r26
    142e:	bf 93       	push	r27
    1430:	ef 93       	push	r30
    1432:	ff 93       	push	r31
    1434:	e0 91 30 22 	lds	r30, 0x2230	; 0x802230 <tc_tce0_ccb_callback>
    1438:	f0 91 31 22 	lds	r31, 0x2231	; 0x802231 <tc_tce0_ccb_callback+0x1>
    143c:	30 97       	sbiw	r30, 0x00	; 0
    143e:	09 f0       	breq	.+2      	; 0x1442 <__vector_50+0x34>
    1440:	19 95       	eicall
    1442:	ff 91       	pop	r31
    1444:	ef 91       	pop	r30
    1446:	bf 91       	pop	r27
    1448:	af 91       	pop	r26
    144a:	9f 91       	pop	r25
    144c:	8f 91       	pop	r24
    144e:	7f 91       	pop	r23
    1450:	6f 91       	pop	r22
    1452:	5f 91       	pop	r21
    1454:	4f 91       	pop	r20
    1456:	3f 91       	pop	r19
    1458:	2f 91       	pop	r18
    145a:	0f 90       	pop	r0
    145c:	0b be       	out	0x3b, r0	; 59
    145e:	0f 90       	pop	r0
    1460:	0f be       	out	0x3f, r0	; 63
    1462:	0f 90       	pop	r0
    1464:	1f 90       	pop	r1
    1466:	18 95       	reti

00001468 <__vector_51>:
    1468:	1f 92       	push	r1
    146a:	0f 92       	push	r0
    146c:	0f b6       	in	r0, 0x3f	; 63
    146e:	0f 92       	push	r0
    1470:	11 24       	eor	r1, r1
    1472:	0b b6       	in	r0, 0x3b	; 59
    1474:	0f 92       	push	r0
    1476:	2f 93       	push	r18
    1478:	3f 93       	push	r19
    147a:	4f 93       	push	r20
    147c:	5f 93       	push	r21
    147e:	6f 93       	push	r22
    1480:	7f 93       	push	r23
    1482:	8f 93       	push	r24
    1484:	9f 93       	push	r25
    1486:	af 93       	push	r26
    1488:	bf 93       	push	r27
    148a:	ef 93       	push	r30
    148c:	ff 93       	push	r31
    148e:	e0 91 2e 22 	lds	r30, 0x222E	; 0x80222e <tc_tce0_ccc_callback>
    1492:	f0 91 2f 22 	lds	r31, 0x222F	; 0x80222f <tc_tce0_ccc_callback+0x1>
    1496:	30 97       	sbiw	r30, 0x00	; 0
    1498:	09 f0       	breq	.+2      	; 0x149c <__vector_51+0x34>
    149a:	19 95       	eicall
    149c:	ff 91       	pop	r31
    149e:	ef 91       	pop	r30
    14a0:	bf 91       	pop	r27
    14a2:	af 91       	pop	r26
    14a4:	9f 91       	pop	r25
    14a6:	8f 91       	pop	r24
    14a8:	7f 91       	pop	r23
    14aa:	6f 91       	pop	r22
    14ac:	5f 91       	pop	r21
    14ae:	4f 91       	pop	r20
    14b0:	3f 91       	pop	r19
    14b2:	2f 91       	pop	r18
    14b4:	0f 90       	pop	r0
    14b6:	0b be       	out	0x3b, r0	; 59
    14b8:	0f 90       	pop	r0
    14ba:	0f be       	out	0x3f, r0	; 63
    14bc:	0f 90       	pop	r0
    14be:	1f 90       	pop	r1
    14c0:	18 95       	reti

000014c2 <__vector_52>:
    14c2:	1f 92       	push	r1
    14c4:	0f 92       	push	r0
    14c6:	0f b6       	in	r0, 0x3f	; 63
    14c8:	0f 92       	push	r0
    14ca:	11 24       	eor	r1, r1
    14cc:	0b b6       	in	r0, 0x3b	; 59
    14ce:	0f 92       	push	r0
    14d0:	2f 93       	push	r18
    14d2:	3f 93       	push	r19
    14d4:	4f 93       	push	r20
    14d6:	5f 93       	push	r21
    14d8:	6f 93       	push	r22
    14da:	7f 93       	push	r23
    14dc:	8f 93       	push	r24
    14de:	9f 93       	push	r25
    14e0:	af 93       	push	r26
    14e2:	bf 93       	push	r27
    14e4:	ef 93       	push	r30
    14e6:	ff 93       	push	r31
    14e8:	e0 91 2c 22 	lds	r30, 0x222C	; 0x80222c <tc_tce0_ccd_callback>
    14ec:	f0 91 2d 22 	lds	r31, 0x222D	; 0x80222d <tc_tce0_ccd_callback+0x1>
    14f0:	30 97       	sbiw	r30, 0x00	; 0
    14f2:	09 f0       	breq	.+2      	; 0x14f6 <__vector_52+0x34>
    14f4:	19 95       	eicall
    14f6:	ff 91       	pop	r31
    14f8:	ef 91       	pop	r30
    14fa:	bf 91       	pop	r27
    14fc:	af 91       	pop	r26
    14fe:	9f 91       	pop	r25
    1500:	8f 91       	pop	r24
    1502:	7f 91       	pop	r23
    1504:	6f 91       	pop	r22
    1506:	5f 91       	pop	r21
    1508:	4f 91       	pop	r20
    150a:	3f 91       	pop	r19
    150c:	2f 91       	pop	r18
    150e:	0f 90       	pop	r0
    1510:	0b be       	out	0x3b, r0	; 59
    1512:	0f 90       	pop	r0
    1514:	0f be       	out	0x3f, r0	; 63
    1516:	0f 90       	pop	r0
    1518:	1f 90       	pop	r1
    151a:	18 95       	reti

0000151c <__vector_53>:
    151c:	1f 92       	push	r1
    151e:	0f 92       	push	r0
    1520:	0f b6       	in	r0, 0x3f	; 63
    1522:	0f 92       	push	r0
    1524:	11 24       	eor	r1, r1
    1526:	0b b6       	in	r0, 0x3b	; 59
    1528:	0f 92       	push	r0
    152a:	2f 93       	push	r18
    152c:	3f 93       	push	r19
    152e:	4f 93       	push	r20
    1530:	5f 93       	push	r21
    1532:	6f 93       	push	r22
    1534:	7f 93       	push	r23
    1536:	8f 93       	push	r24
    1538:	9f 93       	push	r25
    153a:	af 93       	push	r26
    153c:	bf 93       	push	r27
    153e:	ef 93       	push	r30
    1540:	ff 93       	push	r31
    1542:	e0 91 2a 22 	lds	r30, 0x222A	; 0x80222a <tc_tce1_ovf_callback>
    1546:	f0 91 2b 22 	lds	r31, 0x222B	; 0x80222b <tc_tce1_ovf_callback+0x1>
    154a:	30 97       	sbiw	r30, 0x00	; 0
    154c:	09 f0       	breq	.+2      	; 0x1550 <__vector_53+0x34>
    154e:	19 95       	eicall
    1550:	ff 91       	pop	r31
    1552:	ef 91       	pop	r30
    1554:	bf 91       	pop	r27
    1556:	af 91       	pop	r26
    1558:	9f 91       	pop	r25
    155a:	8f 91       	pop	r24
    155c:	7f 91       	pop	r23
    155e:	6f 91       	pop	r22
    1560:	5f 91       	pop	r21
    1562:	4f 91       	pop	r20
    1564:	3f 91       	pop	r19
    1566:	2f 91       	pop	r18
    1568:	0f 90       	pop	r0
    156a:	0b be       	out	0x3b, r0	; 59
    156c:	0f 90       	pop	r0
    156e:	0f be       	out	0x3f, r0	; 63
    1570:	0f 90       	pop	r0
    1572:	1f 90       	pop	r1
    1574:	18 95       	reti

00001576 <__vector_54>:
    1576:	1f 92       	push	r1
    1578:	0f 92       	push	r0
    157a:	0f b6       	in	r0, 0x3f	; 63
    157c:	0f 92       	push	r0
    157e:	11 24       	eor	r1, r1
    1580:	0b b6       	in	r0, 0x3b	; 59
    1582:	0f 92       	push	r0
    1584:	2f 93       	push	r18
    1586:	3f 93       	push	r19
    1588:	4f 93       	push	r20
    158a:	5f 93       	push	r21
    158c:	6f 93       	push	r22
    158e:	7f 93       	push	r23
    1590:	8f 93       	push	r24
    1592:	9f 93       	push	r25
    1594:	af 93       	push	r26
    1596:	bf 93       	push	r27
    1598:	ef 93       	push	r30
    159a:	ff 93       	push	r31
    159c:	e0 91 28 22 	lds	r30, 0x2228	; 0x802228 <tc_tce1_err_callback>
    15a0:	f0 91 29 22 	lds	r31, 0x2229	; 0x802229 <tc_tce1_err_callback+0x1>
    15a4:	30 97       	sbiw	r30, 0x00	; 0
    15a6:	09 f0       	breq	.+2      	; 0x15aa <__vector_54+0x34>
    15a8:	19 95       	eicall
    15aa:	ff 91       	pop	r31
    15ac:	ef 91       	pop	r30
    15ae:	bf 91       	pop	r27
    15b0:	af 91       	pop	r26
    15b2:	9f 91       	pop	r25
    15b4:	8f 91       	pop	r24
    15b6:	7f 91       	pop	r23
    15b8:	6f 91       	pop	r22
    15ba:	5f 91       	pop	r21
    15bc:	4f 91       	pop	r20
    15be:	3f 91       	pop	r19
    15c0:	2f 91       	pop	r18
    15c2:	0f 90       	pop	r0
    15c4:	0b be       	out	0x3b, r0	; 59
    15c6:	0f 90       	pop	r0
    15c8:	0f be       	out	0x3f, r0	; 63
    15ca:	0f 90       	pop	r0
    15cc:	1f 90       	pop	r1
    15ce:	18 95       	reti

000015d0 <__vector_55>:
    15d0:	1f 92       	push	r1
    15d2:	0f 92       	push	r0
    15d4:	0f b6       	in	r0, 0x3f	; 63
    15d6:	0f 92       	push	r0
    15d8:	11 24       	eor	r1, r1
    15da:	0b b6       	in	r0, 0x3b	; 59
    15dc:	0f 92       	push	r0
    15de:	2f 93       	push	r18
    15e0:	3f 93       	push	r19
    15e2:	4f 93       	push	r20
    15e4:	5f 93       	push	r21
    15e6:	6f 93       	push	r22
    15e8:	7f 93       	push	r23
    15ea:	8f 93       	push	r24
    15ec:	9f 93       	push	r25
    15ee:	af 93       	push	r26
    15f0:	bf 93       	push	r27
    15f2:	ef 93       	push	r30
    15f4:	ff 93       	push	r31
    15f6:	e0 91 26 22 	lds	r30, 0x2226	; 0x802226 <tc_tce1_cca_callback>
    15fa:	f0 91 27 22 	lds	r31, 0x2227	; 0x802227 <tc_tce1_cca_callback+0x1>
    15fe:	30 97       	sbiw	r30, 0x00	; 0
    1600:	09 f0       	breq	.+2      	; 0x1604 <__vector_55+0x34>
    1602:	19 95       	eicall
    1604:	ff 91       	pop	r31
    1606:	ef 91       	pop	r30
    1608:	bf 91       	pop	r27
    160a:	af 91       	pop	r26
    160c:	9f 91       	pop	r25
    160e:	8f 91       	pop	r24
    1610:	7f 91       	pop	r23
    1612:	6f 91       	pop	r22
    1614:	5f 91       	pop	r21
    1616:	4f 91       	pop	r20
    1618:	3f 91       	pop	r19
    161a:	2f 91       	pop	r18
    161c:	0f 90       	pop	r0
    161e:	0b be       	out	0x3b, r0	; 59
    1620:	0f 90       	pop	r0
    1622:	0f be       	out	0x3f, r0	; 63
    1624:	0f 90       	pop	r0
    1626:	1f 90       	pop	r1
    1628:	18 95       	reti

0000162a <__vector_56>:
    162a:	1f 92       	push	r1
    162c:	0f 92       	push	r0
    162e:	0f b6       	in	r0, 0x3f	; 63
    1630:	0f 92       	push	r0
    1632:	11 24       	eor	r1, r1
    1634:	0b b6       	in	r0, 0x3b	; 59
    1636:	0f 92       	push	r0
    1638:	2f 93       	push	r18
    163a:	3f 93       	push	r19
    163c:	4f 93       	push	r20
    163e:	5f 93       	push	r21
    1640:	6f 93       	push	r22
    1642:	7f 93       	push	r23
    1644:	8f 93       	push	r24
    1646:	9f 93       	push	r25
    1648:	af 93       	push	r26
    164a:	bf 93       	push	r27
    164c:	ef 93       	push	r30
    164e:	ff 93       	push	r31
    1650:	e0 91 24 22 	lds	r30, 0x2224	; 0x802224 <tc_tce1_ccb_callback>
    1654:	f0 91 25 22 	lds	r31, 0x2225	; 0x802225 <tc_tce1_ccb_callback+0x1>
    1658:	30 97       	sbiw	r30, 0x00	; 0
    165a:	09 f0       	breq	.+2      	; 0x165e <__vector_56+0x34>
    165c:	19 95       	eicall
    165e:	ff 91       	pop	r31
    1660:	ef 91       	pop	r30
    1662:	bf 91       	pop	r27
    1664:	af 91       	pop	r26
    1666:	9f 91       	pop	r25
    1668:	8f 91       	pop	r24
    166a:	7f 91       	pop	r23
    166c:	6f 91       	pop	r22
    166e:	5f 91       	pop	r21
    1670:	4f 91       	pop	r20
    1672:	3f 91       	pop	r19
    1674:	2f 91       	pop	r18
    1676:	0f 90       	pop	r0
    1678:	0b be       	out	0x3b, r0	; 59
    167a:	0f 90       	pop	r0
    167c:	0f be       	out	0x3f, r0	; 63
    167e:	0f 90       	pop	r0
    1680:	1f 90       	pop	r1
    1682:	18 95       	reti

00001684 <__vector_108>:
    1684:	1f 92       	push	r1
    1686:	0f 92       	push	r0
    1688:	0f b6       	in	r0, 0x3f	; 63
    168a:	0f 92       	push	r0
    168c:	11 24       	eor	r1, r1
    168e:	0b b6       	in	r0, 0x3b	; 59
    1690:	0f 92       	push	r0
    1692:	2f 93       	push	r18
    1694:	3f 93       	push	r19
    1696:	4f 93       	push	r20
    1698:	5f 93       	push	r21
    169a:	6f 93       	push	r22
    169c:	7f 93       	push	r23
    169e:	8f 93       	push	r24
    16a0:	9f 93       	push	r25
    16a2:	af 93       	push	r26
    16a4:	bf 93       	push	r27
    16a6:	ef 93       	push	r30
    16a8:	ff 93       	push	r31
    16aa:	e0 91 22 22 	lds	r30, 0x2222	; 0x802222 <tc_tcf0_ovf_callback>
    16ae:	f0 91 23 22 	lds	r31, 0x2223	; 0x802223 <tc_tcf0_ovf_callback+0x1>
    16b2:	30 97       	sbiw	r30, 0x00	; 0
    16b4:	09 f0       	breq	.+2      	; 0x16b8 <__vector_108+0x34>
    16b6:	19 95       	eicall
    16b8:	ff 91       	pop	r31
    16ba:	ef 91       	pop	r30
    16bc:	bf 91       	pop	r27
    16be:	af 91       	pop	r26
    16c0:	9f 91       	pop	r25
    16c2:	8f 91       	pop	r24
    16c4:	7f 91       	pop	r23
    16c6:	6f 91       	pop	r22
    16c8:	5f 91       	pop	r21
    16ca:	4f 91       	pop	r20
    16cc:	3f 91       	pop	r19
    16ce:	2f 91       	pop	r18
    16d0:	0f 90       	pop	r0
    16d2:	0b be       	out	0x3b, r0	; 59
    16d4:	0f 90       	pop	r0
    16d6:	0f be       	out	0x3f, r0	; 63
    16d8:	0f 90       	pop	r0
    16da:	1f 90       	pop	r1
    16dc:	18 95       	reti

000016de <__vector_109>:
    16de:	1f 92       	push	r1
    16e0:	0f 92       	push	r0
    16e2:	0f b6       	in	r0, 0x3f	; 63
    16e4:	0f 92       	push	r0
    16e6:	11 24       	eor	r1, r1
    16e8:	0b b6       	in	r0, 0x3b	; 59
    16ea:	0f 92       	push	r0
    16ec:	2f 93       	push	r18
    16ee:	3f 93       	push	r19
    16f0:	4f 93       	push	r20
    16f2:	5f 93       	push	r21
    16f4:	6f 93       	push	r22
    16f6:	7f 93       	push	r23
    16f8:	8f 93       	push	r24
    16fa:	9f 93       	push	r25
    16fc:	af 93       	push	r26
    16fe:	bf 93       	push	r27
    1700:	ef 93       	push	r30
    1702:	ff 93       	push	r31
    1704:	e0 91 20 22 	lds	r30, 0x2220	; 0x802220 <tc_tcf0_err_callback>
    1708:	f0 91 21 22 	lds	r31, 0x2221	; 0x802221 <tc_tcf0_err_callback+0x1>
    170c:	30 97       	sbiw	r30, 0x00	; 0
    170e:	09 f0       	breq	.+2      	; 0x1712 <__vector_109+0x34>
    1710:	19 95       	eicall
    1712:	ff 91       	pop	r31
    1714:	ef 91       	pop	r30
    1716:	bf 91       	pop	r27
    1718:	af 91       	pop	r26
    171a:	9f 91       	pop	r25
    171c:	8f 91       	pop	r24
    171e:	7f 91       	pop	r23
    1720:	6f 91       	pop	r22
    1722:	5f 91       	pop	r21
    1724:	4f 91       	pop	r20
    1726:	3f 91       	pop	r19
    1728:	2f 91       	pop	r18
    172a:	0f 90       	pop	r0
    172c:	0b be       	out	0x3b, r0	; 59
    172e:	0f 90       	pop	r0
    1730:	0f be       	out	0x3f, r0	; 63
    1732:	0f 90       	pop	r0
    1734:	1f 90       	pop	r1
    1736:	18 95       	reti

00001738 <__vector_110>:
    1738:	1f 92       	push	r1
    173a:	0f 92       	push	r0
    173c:	0f b6       	in	r0, 0x3f	; 63
    173e:	0f 92       	push	r0
    1740:	11 24       	eor	r1, r1
    1742:	0b b6       	in	r0, 0x3b	; 59
    1744:	0f 92       	push	r0
    1746:	2f 93       	push	r18
    1748:	3f 93       	push	r19
    174a:	4f 93       	push	r20
    174c:	5f 93       	push	r21
    174e:	6f 93       	push	r22
    1750:	7f 93       	push	r23
    1752:	8f 93       	push	r24
    1754:	9f 93       	push	r25
    1756:	af 93       	push	r26
    1758:	bf 93       	push	r27
    175a:	ef 93       	push	r30
    175c:	ff 93       	push	r31
    175e:	e0 91 1e 22 	lds	r30, 0x221E	; 0x80221e <tc_tcf0_cca_callback>
    1762:	f0 91 1f 22 	lds	r31, 0x221F	; 0x80221f <tc_tcf0_cca_callback+0x1>
    1766:	30 97       	sbiw	r30, 0x00	; 0
    1768:	09 f0       	breq	.+2      	; 0x176c <__vector_110+0x34>
    176a:	19 95       	eicall
    176c:	ff 91       	pop	r31
    176e:	ef 91       	pop	r30
    1770:	bf 91       	pop	r27
    1772:	af 91       	pop	r26
    1774:	9f 91       	pop	r25
    1776:	8f 91       	pop	r24
    1778:	7f 91       	pop	r23
    177a:	6f 91       	pop	r22
    177c:	5f 91       	pop	r21
    177e:	4f 91       	pop	r20
    1780:	3f 91       	pop	r19
    1782:	2f 91       	pop	r18
    1784:	0f 90       	pop	r0
    1786:	0b be       	out	0x3b, r0	; 59
    1788:	0f 90       	pop	r0
    178a:	0f be       	out	0x3f, r0	; 63
    178c:	0f 90       	pop	r0
    178e:	1f 90       	pop	r1
    1790:	18 95       	reti

00001792 <__vector_111>:
    1792:	1f 92       	push	r1
    1794:	0f 92       	push	r0
    1796:	0f b6       	in	r0, 0x3f	; 63
    1798:	0f 92       	push	r0
    179a:	11 24       	eor	r1, r1
    179c:	0b b6       	in	r0, 0x3b	; 59
    179e:	0f 92       	push	r0
    17a0:	2f 93       	push	r18
    17a2:	3f 93       	push	r19
    17a4:	4f 93       	push	r20
    17a6:	5f 93       	push	r21
    17a8:	6f 93       	push	r22
    17aa:	7f 93       	push	r23
    17ac:	8f 93       	push	r24
    17ae:	9f 93       	push	r25
    17b0:	af 93       	push	r26
    17b2:	bf 93       	push	r27
    17b4:	ef 93       	push	r30
    17b6:	ff 93       	push	r31
    17b8:	e0 91 1c 22 	lds	r30, 0x221C	; 0x80221c <tc_tcf0_ccb_callback>
    17bc:	f0 91 1d 22 	lds	r31, 0x221D	; 0x80221d <tc_tcf0_ccb_callback+0x1>
    17c0:	30 97       	sbiw	r30, 0x00	; 0
    17c2:	09 f0       	breq	.+2      	; 0x17c6 <__vector_111+0x34>
    17c4:	19 95       	eicall
    17c6:	ff 91       	pop	r31
    17c8:	ef 91       	pop	r30
    17ca:	bf 91       	pop	r27
    17cc:	af 91       	pop	r26
    17ce:	9f 91       	pop	r25
    17d0:	8f 91       	pop	r24
    17d2:	7f 91       	pop	r23
    17d4:	6f 91       	pop	r22
    17d6:	5f 91       	pop	r21
    17d8:	4f 91       	pop	r20
    17da:	3f 91       	pop	r19
    17dc:	2f 91       	pop	r18
    17de:	0f 90       	pop	r0
    17e0:	0b be       	out	0x3b, r0	; 59
    17e2:	0f 90       	pop	r0
    17e4:	0f be       	out	0x3f, r0	; 63
    17e6:	0f 90       	pop	r0
    17e8:	1f 90       	pop	r1
    17ea:	18 95       	reti

000017ec <__vector_112>:
    17ec:	1f 92       	push	r1
    17ee:	0f 92       	push	r0
    17f0:	0f b6       	in	r0, 0x3f	; 63
    17f2:	0f 92       	push	r0
    17f4:	11 24       	eor	r1, r1
    17f6:	0b b6       	in	r0, 0x3b	; 59
    17f8:	0f 92       	push	r0
    17fa:	2f 93       	push	r18
    17fc:	3f 93       	push	r19
    17fe:	4f 93       	push	r20
    1800:	5f 93       	push	r21
    1802:	6f 93       	push	r22
    1804:	7f 93       	push	r23
    1806:	8f 93       	push	r24
    1808:	9f 93       	push	r25
    180a:	af 93       	push	r26
    180c:	bf 93       	push	r27
    180e:	ef 93       	push	r30
    1810:	ff 93       	push	r31
    1812:	e0 91 1a 22 	lds	r30, 0x221A	; 0x80221a <tc_tcf0_ccc_callback>
    1816:	f0 91 1b 22 	lds	r31, 0x221B	; 0x80221b <tc_tcf0_ccc_callback+0x1>
    181a:	30 97       	sbiw	r30, 0x00	; 0
    181c:	09 f0       	breq	.+2      	; 0x1820 <__vector_112+0x34>
    181e:	19 95       	eicall
    1820:	ff 91       	pop	r31
    1822:	ef 91       	pop	r30
    1824:	bf 91       	pop	r27
    1826:	af 91       	pop	r26
    1828:	9f 91       	pop	r25
    182a:	8f 91       	pop	r24
    182c:	7f 91       	pop	r23
    182e:	6f 91       	pop	r22
    1830:	5f 91       	pop	r21
    1832:	4f 91       	pop	r20
    1834:	3f 91       	pop	r19
    1836:	2f 91       	pop	r18
    1838:	0f 90       	pop	r0
    183a:	0b be       	out	0x3b, r0	; 59
    183c:	0f 90       	pop	r0
    183e:	0f be       	out	0x3f, r0	; 63
    1840:	0f 90       	pop	r0
    1842:	1f 90       	pop	r1
    1844:	18 95       	reti

00001846 <__vector_113>:
    1846:	1f 92       	push	r1
    1848:	0f 92       	push	r0
    184a:	0f b6       	in	r0, 0x3f	; 63
    184c:	0f 92       	push	r0
    184e:	11 24       	eor	r1, r1
    1850:	0b b6       	in	r0, 0x3b	; 59
    1852:	0f 92       	push	r0
    1854:	2f 93       	push	r18
    1856:	3f 93       	push	r19
    1858:	4f 93       	push	r20
    185a:	5f 93       	push	r21
    185c:	6f 93       	push	r22
    185e:	7f 93       	push	r23
    1860:	8f 93       	push	r24
    1862:	9f 93       	push	r25
    1864:	af 93       	push	r26
    1866:	bf 93       	push	r27
    1868:	ef 93       	push	r30
    186a:	ff 93       	push	r31
    186c:	e0 91 18 22 	lds	r30, 0x2218	; 0x802218 <tc_tcf0_ccd_callback>
    1870:	f0 91 19 22 	lds	r31, 0x2219	; 0x802219 <tc_tcf0_ccd_callback+0x1>
    1874:	30 97       	sbiw	r30, 0x00	; 0
    1876:	09 f0       	breq	.+2      	; 0x187a <__vector_113+0x34>
    1878:	19 95       	eicall
    187a:	ff 91       	pop	r31
    187c:	ef 91       	pop	r30
    187e:	bf 91       	pop	r27
    1880:	af 91       	pop	r26
    1882:	9f 91       	pop	r25
    1884:	8f 91       	pop	r24
    1886:	7f 91       	pop	r23
    1888:	6f 91       	pop	r22
    188a:	5f 91       	pop	r21
    188c:	4f 91       	pop	r20
    188e:	3f 91       	pop	r19
    1890:	2f 91       	pop	r18
    1892:	0f 90       	pop	r0
    1894:	0b be       	out	0x3b, r0	; 59
    1896:	0f 90       	pop	r0
    1898:	0f be       	out	0x3f, r0	; 63
    189a:	0f 90       	pop	r0
    189c:	1f 90       	pop	r1
    189e:	18 95       	reti

000018a0 <tc_enable>:
    18a0:	1f 93       	push	r17
    18a2:	cf 93       	push	r28
    18a4:	df 93       	push	r29
    18a6:	1f 92       	push	r1
    18a8:	1f 92       	push	r1
    18aa:	cd b7       	in	r28, 0x3d	; 61
    18ac:	de b7       	in	r29, 0x3e	; 62
    18ae:	2f b7       	in	r18, 0x3f	; 63
    18b0:	2a 83       	std	Y+2, r18	; 0x02
    18b2:	f8 94       	cli
    18b4:	1a 81       	ldd	r17, Y+2	; 0x02
    18b6:	28 2f       	mov	r18, r24
    18b8:	39 2f       	mov	r19, r25
    18ba:	21 15       	cp	r18, r1
    18bc:	88 e0       	ldi	r24, 0x08	; 8
    18be:	38 07       	cpc	r19, r24
    18c0:	39 f4       	brne	.+14     	; 0x18d0 <tc_enable+0x30>
    18c2:	61 e0       	ldi	r22, 0x01	; 1
    18c4:	83 e0       	ldi	r24, 0x03	; 3
    18c6:	d8 d3       	rcall	.+1968   	; 0x2078 <sysclk_enable_module>
    18c8:	64 e0       	ldi	r22, 0x04	; 4
    18ca:	83 e0       	ldi	r24, 0x03	; 3
    18cc:	d5 d3       	rcall	.+1962   	; 0x2078 <sysclk_enable_module>
    18ce:	43 c0       	rjmp	.+134    	; 0x1956 <tc_enable+0xb6>
    18d0:	20 34       	cpi	r18, 0x40	; 64
    18d2:	88 e0       	ldi	r24, 0x08	; 8
    18d4:	38 07       	cpc	r19, r24
    18d6:	39 f4       	brne	.+14     	; 0x18e6 <tc_enable+0x46>
    18d8:	62 e0       	ldi	r22, 0x02	; 2
    18da:	83 e0       	ldi	r24, 0x03	; 3
    18dc:	cd d3       	rcall	.+1946   	; 0x2078 <sysclk_enable_module>
    18de:	64 e0       	ldi	r22, 0x04	; 4
    18e0:	83 e0       	ldi	r24, 0x03	; 3
    18e2:	ca d3       	rcall	.+1940   	; 0x2078 <sysclk_enable_module>
    18e4:	38 c0       	rjmp	.+112    	; 0x1956 <tc_enable+0xb6>
    18e6:	21 15       	cp	r18, r1
    18e8:	89 e0       	ldi	r24, 0x09	; 9
    18ea:	38 07       	cpc	r19, r24
    18ec:	39 f4       	brne	.+14     	; 0x18fc <tc_enable+0x5c>
    18ee:	61 e0       	ldi	r22, 0x01	; 1
    18f0:	84 e0       	ldi	r24, 0x04	; 4
    18f2:	c2 d3       	rcall	.+1924   	; 0x2078 <sysclk_enable_module>
    18f4:	64 e0       	ldi	r22, 0x04	; 4
    18f6:	84 e0       	ldi	r24, 0x04	; 4
    18f8:	bf d3       	rcall	.+1918   	; 0x2078 <sysclk_enable_module>
    18fa:	2d c0       	rjmp	.+90     	; 0x1956 <tc_enable+0xb6>
    18fc:	20 34       	cpi	r18, 0x40	; 64
    18fe:	89 e0       	ldi	r24, 0x09	; 9
    1900:	38 07       	cpc	r19, r24
    1902:	39 f4       	brne	.+14     	; 0x1912 <tc_enable+0x72>
    1904:	62 e0       	ldi	r22, 0x02	; 2
    1906:	84 e0       	ldi	r24, 0x04	; 4
    1908:	b7 d3       	rcall	.+1902   	; 0x2078 <sysclk_enable_module>
    190a:	64 e0       	ldi	r22, 0x04	; 4
    190c:	84 e0       	ldi	r24, 0x04	; 4
    190e:	b4 d3       	rcall	.+1896   	; 0x2078 <sysclk_enable_module>
    1910:	22 c0       	rjmp	.+68     	; 0x1956 <tc_enable+0xb6>
    1912:	21 15       	cp	r18, r1
    1914:	8a e0       	ldi	r24, 0x0A	; 10
    1916:	38 07       	cpc	r19, r24
    1918:	39 f4       	brne	.+14     	; 0x1928 <tc_enable+0x88>
    191a:	61 e0       	ldi	r22, 0x01	; 1
    191c:	85 e0       	ldi	r24, 0x05	; 5
    191e:	ac d3       	rcall	.+1880   	; 0x2078 <sysclk_enable_module>
    1920:	64 e0       	ldi	r22, 0x04	; 4
    1922:	85 e0       	ldi	r24, 0x05	; 5
    1924:	a9 d3       	rcall	.+1874   	; 0x2078 <sysclk_enable_module>
    1926:	17 c0       	rjmp	.+46     	; 0x1956 <tc_enable+0xb6>
    1928:	20 34       	cpi	r18, 0x40	; 64
    192a:	8a e0       	ldi	r24, 0x0A	; 10
    192c:	38 07       	cpc	r19, r24
    192e:	39 f4       	brne	.+14     	; 0x193e <tc_enable+0x9e>
    1930:	62 e0       	ldi	r22, 0x02	; 2
    1932:	85 e0       	ldi	r24, 0x05	; 5
    1934:	a1 d3       	rcall	.+1858   	; 0x2078 <sysclk_enable_module>
    1936:	64 e0       	ldi	r22, 0x04	; 4
    1938:	85 e0       	ldi	r24, 0x05	; 5
    193a:	9e d3       	rcall	.+1852   	; 0x2078 <sysclk_enable_module>
    193c:	0c c0       	rjmp	.+24     	; 0x1956 <tc_enable+0xb6>
    193e:	21 15       	cp	r18, r1
    1940:	3b 40       	sbci	r19, 0x0B	; 11
    1942:	39 f4       	brne	.+14     	; 0x1952 <tc_enable+0xb2>
    1944:	61 e0       	ldi	r22, 0x01	; 1
    1946:	86 e0       	ldi	r24, 0x06	; 6
    1948:	97 d3       	rcall	.+1838   	; 0x2078 <sysclk_enable_module>
    194a:	64 e0       	ldi	r22, 0x04	; 4
    194c:	86 e0       	ldi	r24, 0x06	; 6
    194e:	94 d3       	rcall	.+1832   	; 0x2078 <sysclk_enable_module>
    1950:	02 c0       	rjmp	.+4      	; 0x1956 <tc_enable+0xb6>
    1952:	1f bf       	out	0x3f, r17	; 63
    1954:	10 c0       	rjmp	.+32     	; 0x1976 <tc_enable+0xd6>
    1956:	80 91 69 22 	lds	r24, 0x2269	; 0x802269 <sleepmgr_locks+0x1>
    195a:	8f 3f       	cpi	r24, 0xFF	; 255
    195c:	09 f4       	brne	.+2      	; 0x1960 <tc_enable+0xc0>
    195e:	ff cf       	rjmp	.-2      	; 0x195e <tc_enable+0xbe>
    1960:	8f b7       	in	r24, 0x3f	; 63
    1962:	89 83       	std	Y+1, r24	; 0x01
    1964:	f8 94       	cli
    1966:	99 81       	ldd	r25, Y+1	; 0x01
    1968:	e8 e6       	ldi	r30, 0x68	; 104
    196a:	f2 e2       	ldi	r31, 0x22	; 34
    196c:	81 81       	ldd	r24, Z+1	; 0x01
    196e:	8f 5f       	subi	r24, 0xFF	; 255
    1970:	81 83       	std	Z+1, r24	; 0x01
    1972:	9f bf       	out	0x3f, r25	; 63
    1974:	1f bf       	out	0x3f, r17	; 63
    1976:	0f 90       	pop	r0
    1978:	0f 90       	pop	r0
    197a:	df 91       	pop	r29
    197c:	cf 91       	pop	r28
    197e:	1f 91       	pop	r17
    1980:	08 95       	ret

00001982 <tc_set_overflow_interrupt_callback>:

void tc_set_overflow_interrupt_callback(volatile void *tc,
		tc_callback_t callback)
{
#ifdef TCC0
	if ((uintptr_t) tc == (uintptr_t) & TCC0) {
    1982:	81 15       	cp	r24, r1
    1984:	28 e0       	ldi	r18, 0x08	; 8
    1986:	92 07       	cpc	r25, r18
    1988:	29 f4       	brne	.+10     	; 0x1994 <tc_set_overflow_interrupt_callback+0x12>
		tc_tcc0_ovf_callback = callback;
    198a:	60 93 5e 22 	sts	0x225E, r22	; 0x80225e <tc_tcc0_ovf_callback>
    198e:	70 93 5f 22 	sts	0x225F, r23	; 0x80225f <tc_tcc0_ovf_callback+0x1>
    1992:	08 95       	ret
	} else
#endif
#ifdef TCC1
	if ((uintptr_t) tc == (uintptr_t) & TCC1) {
    1994:	80 34       	cpi	r24, 0x40	; 64
    1996:	28 e0       	ldi	r18, 0x08	; 8
    1998:	92 07       	cpc	r25, r18
    199a:	29 f4       	brne	.+10     	; 0x19a6 <tc_set_overflow_interrupt_callback+0x24>
		tc_tcc1_ovf_callback = callback;
    199c:	60 93 52 22 	sts	0x2252, r22	; 0x802252 <tc_tcc1_ovf_callback>
    19a0:	70 93 53 22 	sts	0x2253, r23	; 0x802253 <tc_tcc1_ovf_callback+0x1>
    19a4:	08 95       	ret
	} else
#endif
#ifdef TCD0
	if ((uintptr_t) tc == (uintptr_t) & TCD0) {
    19a6:	81 15       	cp	r24, r1
    19a8:	29 e0       	ldi	r18, 0x09	; 9
    19aa:	92 07       	cpc	r25, r18
    19ac:	29 f4       	brne	.+10     	; 0x19b8 <tc_set_overflow_interrupt_callback+0x36>
		tc_tcd0_ovf_callback = callback;
    19ae:	60 93 4a 22 	sts	0x224A, r22	; 0x80224a <tc_tcd0_ovf_callback>
    19b2:	70 93 4b 22 	sts	0x224B, r23	; 0x80224b <tc_tcd0_ovf_callback+0x1>
    19b6:	08 95       	ret
	} else
#endif
#ifdef TCD1
	if ((uintptr_t) tc == (uintptr_t) & TCD1) {
    19b8:	80 34       	cpi	r24, 0x40	; 64
    19ba:	29 e0       	ldi	r18, 0x09	; 9
    19bc:	92 07       	cpc	r25, r18
    19be:	29 f4       	brne	.+10     	; 0x19ca <tc_set_overflow_interrupt_callback+0x48>
		tc_tcd1_ovf_callback = callback;
    19c0:	60 93 3e 22 	sts	0x223E, r22	; 0x80223e <tc_tcd1_ovf_callback>
    19c4:	70 93 3f 22 	sts	0x223F, r23	; 0x80223f <tc_tcd1_ovf_callback+0x1>
    19c8:	08 95       	ret
	} else
#endif
#ifdef TCE0
	if ((uintptr_t) tc == (uintptr_t) & TCE0) {
    19ca:	81 15       	cp	r24, r1
    19cc:	2a e0       	ldi	r18, 0x0A	; 10
    19ce:	92 07       	cpc	r25, r18
    19d0:	29 f4       	brne	.+10     	; 0x19dc <tc_set_overflow_interrupt_callback+0x5a>
		tc_tce0_ovf_callback = callback;
    19d2:	60 93 36 22 	sts	0x2236, r22	; 0x802236 <tc_tce0_ovf_callback>
    19d6:	70 93 37 22 	sts	0x2237, r23	; 0x802237 <tc_tce0_ovf_callback+0x1>
    19da:	08 95       	ret
	} else
#endif
#ifdef TCE1
	if ((uintptr_t) tc == (uintptr_t) & TCE1) {
    19dc:	80 34       	cpi	r24, 0x40	; 64
    19de:	2a e0       	ldi	r18, 0x0A	; 10
    19e0:	92 07       	cpc	r25, r18
    19e2:	29 f4       	brne	.+10     	; 0x19ee <tc_set_overflow_interrupt_callback+0x6c>
		tc_tce1_ovf_callback = callback;
    19e4:	60 93 2a 22 	sts	0x222A, r22	; 0x80222a <tc_tce1_ovf_callback>
    19e8:	70 93 2b 22 	sts	0x222B, r23	; 0x80222b <tc_tce1_ovf_callback+0x1>
    19ec:	08 95       	ret
	} else
#endif
#ifdef TCF0
	if ((uintptr_t) tc == (uintptr_t) & TCF0) {
    19ee:	81 15       	cp	r24, r1
    19f0:	9b 40       	sbci	r25, 0x0B	; 11
    19f2:	21 f4       	brne	.+8      	; 0x19fc <tc_set_overflow_interrupt_callback+0x7a>
		tc_tcf0_ovf_callback = callback;
    19f4:	60 93 22 22 	sts	0x2222, r22	; 0x802222 <tc_tcf0_ovf_callback>
    19f8:	70 93 23 22 	sts	0x2223, r23	; 0x802223 <tc_tcf0_ovf_callback+0x1>
    19fc:	08 95       	ret

000019fe <usart_spi_set_baudrate>:
 * \param usart The USART(SPI) module.
 * \param baud The baudrate.
 * \param cpu_hz The CPU frequency.
 */
void usart_spi_set_baudrate(USART_t *usart, uint32_t baud, uint32_t cpu_hz)
{
    19fe:	cf 92       	push	r12
    1a00:	df 92       	push	r13
    1a02:	ef 92       	push	r14
    1a04:	ff 92       	push	r15
    1a06:	0f 93       	push	r16
    1a08:	1f 93       	push	r17
    1a0a:	cf 93       	push	r28
    1a0c:	df 93       	push	r29
    1a0e:	ec 01       	movw	r28, r24
	uint16_t bsel_value;

	/* Check if baudrate is less than the maximim limit specified in
	 * datasheet */
	if (baud < (cpu_hz / 2)) {
    1a10:	d9 01       	movw	r26, r18
    1a12:	c8 01       	movw	r24, r16
    1a14:	b6 95       	lsr	r27
    1a16:	a7 95       	ror	r26
    1a18:	97 95       	ror	r25
    1a1a:	87 95       	ror	r24
    1a1c:	48 17       	cp	r20, r24
    1a1e:	59 07       	cpc	r21, r25
    1a20:	6a 07       	cpc	r22, r26
    1a22:	7b 07       	cpc	r23, r27
    1a24:	70 f4       	brcc	.+28     	; 0x1a42 <usart_spi_set_baudrate+0x44>
		bsel_value = (cpu_hz / (baud * 2)) - 1;
    1a26:	6a 01       	movw	r12, r20
    1a28:	7b 01       	movw	r14, r22
    1a2a:	cc 0c       	add	r12, r12
    1a2c:	dd 1c       	adc	r13, r13
    1a2e:	ee 1c       	adc	r14, r14
    1a30:	ff 1c       	adc	r15, r15
    1a32:	c9 01       	movw	r24, r18
    1a34:	b8 01       	movw	r22, r16
    1a36:	a7 01       	movw	r20, r14
    1a38:	96 01       	movw	r18, r12
    1a3a:	75 d7       	rcall	.+3818   	; 0x2926 <__udivmodsi4>
    1a3c:	21 50       	subi	r18, 0x01	; 1
    1a3e:	31 09       	sbc	r19, r1
    1a40:	02 c0       	rjmp	.+4      	; 0x1a46 <usart_spi_set_baudrate+0x48>
	} else {
		/* If baudrate is not within the specfication in datasheet,
		 * assign maximum baudrate possible for the current CPU frequency */
		bsel_value = 0;
    1a42:	20 e0       	ldi	r18, 0x00	; 0
    1a44:	30 e0       	ldi	r19, 0x00	; 0
	}

	(usart)->BAUDCTRLB = (uint8_t)((~USART_BSCALE_gm) & (bsel_value >> 8));
    1a46:	83 2f       	mov	r24, r19
    1a48:	8f 70       	andi	r24, 0x0F	; 15
    1a4a:	8f 83       	std	Y+7, r24	; 0x07
	(usart)->BAUDCTRLA = (uint8_t)(bsel_value);
    1a4c:	2e 83       	std	Y+6, r18	; 0x06
}
    1a4e:	df 91       	pop	r29
    1a50:	cf 91       	pop	r28
    1a52:	1f 91       	pop	r17
    1a54:	0f 91       	pop	r16
    1a56:	ff 90       	pop	r15
    1a58:	ef 90       	pop	r14
    1a5a:	df 90       	pop	r13
    1a5c:	cf 90       	pop	r12
    1a5e:	08 95       	ret

00001a60 <usart_init_spi>:
 *
 * \param usart The USART module.
 * \param opt The RS232 configuration option.
 */
void usart_init_spi(USART_t *usart, const usart_spi_options_t *opt)
{
    1a60:	df 92       	push	r13
    1a62:	ef 92       	push	r14
    1a64:	ff 92       	push	r15
    1a66:	0f 93       	push	r16
    1a68:	1f 93       	push	r17
    1a6a:	cf 93       	push	r28
    1a6c:	df 93       	push	r29
    1a6e:	1f 92       	push	r1
    1a70:	cd b7       	in	r28, 0x3d	; 61
    1a72:	de b7       	in	r29, 0x3e	; 62
    1a74:	7c 01       	movw	r14, r24
    1a76:	8b 01       	movw	r16, r22
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	if (module == NULL) {
    1a78:	00 97       	sbiw	r24, 0x00	; 0
    1a7a:	09 f4       	brne	.+2      	; 0x1a7e <usart_init_spi+0x1e>
    1a7c:	b2 c1       	rjmp	.+868    	; 0x1de2 <usart_init_spi+0x382>
		Assert(false);
	}
#ifdef AES
	else if (module == &AES) {
    1a7e:	80 3c       	cpi	r24, 0xC0	; 192
    1a80:	91 05       	cpc	r25, r1
    1a82:	21 f4       	brne	.+8      	; 0x1a8c <usart_init_spi+0x2c>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_AES);
    1a84:	60 e1       	ldi	r22, 0x10	; 16
    1a86:	80 e0       	ldi	r24, 0x00	; 0
    1a88:	f7 d2       	rcall	.+1518   	; 0x2078 <sysclk_enable_module>
    1a8a:	ab c1       	rjmp	.+854    	; 0x1de2 <usart_init_spi+0x382>
	else if (module == &RTC) {
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_RTC);
	}
#endif
#ifdef EVSYS
	else if (module == &EVSYS) {
    1a8c:	80 e8       	ldi	r24, 0x80	; 128
    1a8e:	e8 16       	cp	r14, r24
    1a90:	81 e0       	ldi	r24, 0x01	; 1
    1a92:	f8 06       	cpc	r15, r24
    1a94:	21 f4       	brne	.+8      	; 0x1a9e <usart_init_spi+0x3e>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EVSYS);
    1a96:	62 e0       	ldi	r22, 0x02	; 2
    1a98:	80 e0       	ldi	r24, 0x00	; 0
    1a9a:	ee d2       	rcall	.+1500   	; 0x2078 <sysclk_enable_module>
    1a9c:	a2 c1       	rjmp	.+836    	; 0x1de2 <usart_init_spi+0x382>
	}
#endif
#ifdef DMA
	else if (module == &DMA) {
    1a9e:	e1 14       	cp	r14, r1
    1aa0:	e1 e0       	ldi	r30, 0x01	; 1
    1aa2:	fe 06       	cpc	r15, r30
    1aa4:	21 f4       	brne	.+8      	; 0x1aae <usart_init_spi+0x4e>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_DMA);
    1aa6:	61 e0       	ldi	r22, 0x01	; 1
    1aa8:	80 e0       	ldi	r24, 0x00	; 0
    1aaa:	e6 d2       	rcall	.+1484   	; 0x2078 <sysclk_enable_module>
    1aac:	9a c1       	rjmp	.+820    	; 0x1de2 <usart_init_spi+0x382>
	else if (module == &EDMA) {
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EDMA);
	}
#endif
#ifdef ACA
	else if (module == &ACA) {
    1aae:	f0 e8       	ldi	r31, 0x80	; 128
    1ab0:	ef 16       	cp	r14, r31
    1ab2:	f3 e0       	ldi	r31, 0x03	; 3
    1ab4:	ff 06       	cpc	r15, r31
		sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_AC);
    1ab6:	21 f4       	brne	.+8      	; 0x1ac0 <usart_init_spi+0x60>
    1ab8:	61 e0       	ldi	r22, 0x01	; 1
    1aba:	81 e0       	ldi	r24, 0x01	; 1
    1abc:	dd d2       	rcall	.+1466   	; 0x2078 <sysclk_enable_module>
    1abe:	91 c1       	rjmp	.+802    	; 0x1de2 <usart_init_spi+0x382>
	}
#endif
#ifdef ACB
	else if (module == &ACB) {
    1ac0:	30 e9       	ldi	r19, 0x90	; 144
    1ac2:	e3 16       	cp	r14, r19
    1ac4:	33 e0       	ldi	r19, 0x03	; 3
    1ac6:	f3 06       	cpc	r15, r19
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_AC);
    1ac8:	21 f4       	brne	.+8      	; 0x1ad2 <usart_init_spi+0x72>
    1aca:	61 e0       	ldi	r22, 0x01	; 1
    1acc:	82 e0       	ldi	r24, 0x02	; 2
    1ace:	d4 d2       	rcall	.+1448   	; 0x2078 <sysclk_enable_module>
    1ad0:	88 c1       	rjmp	.+784    	; 0x1de2 <usart_init_spi+0x382>
	}
#endif
#ifdef ADCA
	else if (module == &ADCA) {
    1ad2:	e1 14       	cp	r14, r1
    1ad4:	82 e0       	ldi	r24, 0x02	; 2
    1ad6:	f8 06       	cpc	r15, r24
		sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_ADC);
    1ad8:	21 f4       	brne	.+8      	; 0x1ae2 <usart_init_spi+0x82>
    1ada:	62 e0       	ldi	r22, 0x02	; 2
    1adc:	81 e0       	ldi	r24, 0x01	; 1
    1ade:	cc d2       	rcall	.+1432   	; 0x2078 <sysclk_enable_module>
    1ae0:	80 c1       	rjmp	.+768    	; 0x1de2 <usart_init_spi+0x382>
	}
#endif
#ifdef ADCB
	else if (module == &ADCB) {
    1ae2:	e0 e4       	ldi	r30, 0x40	; 64
    1ae4:	ee 16       	cp	r14, r30
    1ae6:	e2 e0       	ldi	r30, 0x02	; 2
    1ae8:	fe 06       	cpc	r15, r30
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_ADC);
    1aea:	21 f4       	brne	.+8      	; 0x1af4 <usart_init_spi+0x94>
    1aec:	62 e0       	ldi	r22, 0x02	; 2
    1aee:	82 e0       	ldi	r24, 0x02	; 2
    1af0:	c3 d2       	rcall	.+1414   	; 0x2078 <sysclk_enable_module>
    1af2:	77 c1       	rjmp	.+750    	; 0x1de2 <usart_init_spi+0x382>
	}
#endif
// Workaround for bad XMEGA D header file
#if !XMEGA_D
#ifdef DACB
	else if (module == &DACB) {
    1af4:	f0 e2       	ldi	r31, 0x20	; 32
    1af6:	ef 16       	cp	r14, r31
    1af8:	f3 e0       	ldi	r31, 0x03	; 3
    1afa:	ff 06       	cpc	r15, r31
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_DAC);
    1afc:	21 f4       	brne	.+8      	; 0x1b06 <usart_init_spi+0xa6>
    1afe:	64 e0       	ldi	r22, 0x04	; 4
    1b00:	82 e0       	ldi	r24, 0x02	; 2
    1b02:	ba d2       	rcall	.+1396   	; 0x2078 <sysclk_enable_module>
	}
#endif
#endif // Workaround end
#ifdef TCC0
	else if (module == &TCC0) {
    1b04:	6e c1       	rjmp	.+732    	; 0x1de2 <usart_init_spi+0x382>
    1b06:	e1 14       	cp	r14, r1
    1b08:	38 e0       	ldi	r19, 0x08	; 8
    1b0a:	f3 06       	cpc	r15, r19
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC0);
    1b0c:	21 f4       	brne	.+8      	; 0x1b16 <usart_init_spi+0xb6>
    1b0e:	61 e0       	ldi	r22, 0x01	; 1
    1b10:	83 e0       	ldi	r24, 0x03	; 3
    1b12:	b2 d2       	rcall	.+1380   	; 0x2078 <sysclk_enable_module>
	}
#endif
#ifdef TCD0
	else if (module == &TCD0) {
    1b14:	66 c1       	rjmp	.+716    	; 0x1de2 <usart_init_spi+0x382>
    1b16:	e1 14       	cp	r14, r1
    1b18:	89 e0       	ldi	r24, 0x09	; 9
    1b1a:	f8 06       	cpc	r15, r24
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC0);
    1b1c:	21 f4       	brne	.+8      	; 0x1b26 <usart_init_spi+0xc6>
    1b1e:	61 e0       	ldi	r22, 0x01	; 1
    1b20:	84 e0       	ldi	r24, 0x04	; 4
    1b22:	aa d2       	rcall	.+1364   	; 0x2078 <sysclk_enable_module>
	}
#endif
#ifdef TCE0
	else if (module == &TCE0) {
    1b24:	5e c1       	rjmp	.+700    	; 0x1de2 <usart_init_spi+0x382>
    1b26:	e1 14       	cp	r14, r1
    1b28:	ea e0       	ldi	r30, 0x0A	; 10
    1b2a:	fe 06       	cpc	r15, r30
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TC0);
    1b2c:	21 f4       	brne	.+8      	; 0x1b36 <usart_init_spi+0xd6>
    1b2e:	61 e0       	ldi	r22, 0x01	; 1
    1b30:	85 e0       	ldi	r24, 0x05	; 5
    1b32:	a2 d2       	rcall	.+1348   	; 0x2078 <sysclk_enable_module>
	}
#endif
#ifdef TCF0
	else if (module == &TCF0) {
    1b34:	56 c1       	rjmp	.+684    	; 0x1de2 <usart_init_spi+0x382>
    1b36:	e1 14       	cp	r14, r1
    1b38:	fb e0       	ldi	r31, 0x0B	; 11
    1b3a:	ff 06       	cpc	r15, r31
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_TC0);
    1b3c:	21 f4       	brne	.+8      	; 0x1b46 <usart_init_spi+0xe6>
    1b3e:	61 e0       	ldi	r22, 0x01	; 1
    1b40:	86 e0       	ldi	r24, 0x06	; 6
    1b42:	9a d2       	rcall	.+1332   	; 0x2078 <sysclk_enable_module>
	}
#endif
#ifdef TCC1
	else if (module == &TCC1) {
    1b44:	4e c1       	rjmp	.+668    	; 0x1de2 <usart_init_spi+0x382>
    1b46:	30 e4       	ldi	r19, 0x40	; 64
    1b48:	e3 16       	cp	r14, r19
    1b4a:	38 e0       	ldi	r19, 0x08	; 8
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC1);
    1b4c:	f3 06       	cpc	r15, r19
    1b4e:	21 f4       	brne	.+8      	; 0x1b58 <usart_init_spi+0xf8>
    1b50:	62 e0       	ldi	r22, 0x02	; 2
    1b52:	83 e0       	ldi	r24, 0x03	; 3
    1b54:	91 d2       	rcall	.+1314   	; 0x2078 <sysclk_enable_module>
	}
#endif
#ifdef TCD1
	else if (module == &TCD1) {
    1b56:	45 c1       	rjmp	.+650    	; 0x1de2 <usart_init_spi+0x382>
    1b58:	80 e4       	ldi	r24, 0x40	; 64
    1b5a:	e8 16       	cp	r14, r24
    1b5c:	89 e0       	ldi	r24, 0x09	; 9
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC1);
    1b5e:	f8 06       	cpc	r15, r24
    1b60:	21 f4       	brne	.+8      	; 0x1b6a <usart_init_spi+0x10a>
    1b62:	62 e0       	ldi	r22, 0x02	; 2
    1b64:	84 e0       	ldi	r24, 0x04	; 4
    1b66:	88 d2       	rcall	.+1296   	; 0x2078 <sysclk_enable_module>
	}
#endif
#ifdef TCE1
	else if (module == &TCE1) {
    1b68:	3c c1       	rjmp	.+632    	; 0x1de2 <usart_init_spi+0x382>
    1b6a:	e0 e4       	ldi	r30, 0x40	; 64
    1b6c:	ee 16       	cp	r14, r30
    1b6e:	ea e0       	ldi	r30, 0x0A	; 10
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TC1);
    1b70:	fe 06       	cpc	r15, r30
    1b72:	21 f4       	brne	.+8      	; 0x1b7c <usart_init_spi+0x11c>
    1b74:	62 e0       	ldi	r22, 0x02	; 2
    1b76:	85 e0       	ldi	r24, 0x05	; 5
    1b78:	7f d2       	rcall	.+1278   	; 0x2078 <sysclk_enable_module>
	else if (module == &TCD5) {
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC5);
	}
#endif
#ifdef HIRESC
	else if (module == &HIRESC) {
    1b7a:	33 c1       	rjmp	.+614    	; 0x1de2 <usart_init_spi+0x382>
    1b7c:	f0 e9       	ldi	r31, 0x90	; 144
    1b7e:	ef 16       	cp	r14, r31
    1b80:	f8 e0       	ldi	r31, 0x08	; 8
			sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_HIRES);
    1b82:	ff 06       	cpc	r15, r31
    1b84:	21 f4       	brne	.+8      	; 0x1b8e <usart_init_spi+0x12e>
    1b86:	64 e0       	ldi	r22, 0x04	; 4
    1b88:	83 e0       	ldi	r24, 0x03	; 3
    1b8a:	76 d2       	rcall	.+1260   	; 0x2078 <sysclk_enable_module>
	}
#endif
#ifdef HIRESD
	else if (module == &HIRESD) {
    1b8c:	2a c1       	rjmp	.+596    	; 0x1de2 <usart_init_spi+0x382>
    1b8e:	30 e9       	ldi	r19, 0x90	; 144
    1b90:	e3 16       	cp	r14, r19
    1b92:	39 e0       	ldi	r19, 0x09	; 9
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_HIRES);
    1b94:	f3 06       	cpc	r15, r19
    1b96:	21 f4       	brne	.+8      	; 0x1ba0 <usart_init_spi+0x140>
    1b98:	64 e0       	ldi	r22, 0x04	; 4
    1b9a:	84 e0       	ldi	r24, 0x04	; 4
	}
#endif
#ifdef HIRESE
	else if (module == &HIRESE) {
    1b9c:	6d d2       	rcall	.+1242   	; 0x2078 <sysclk_enable_module>
    1b9e:	21 c1       	rjmp	.+578    	; 0x1de2 <usart_init_spi+0x382>
    1ba0:	80 e9       	ldi	r24, 0x90	; 144
    1ba2:	e8 16       	cp	r14, r24
    1ba4:	8a e0       	ldi	r24, 0x0A	; 10
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_HIRES);
    1ba6:	f8 06       	cpc	r15, r24
    1ba8:	21 f4       	brne	.+8      	; 0x1bb2 <usart_init_spi+0x152>
    1baa:	64 e0       	ldi	r22, 0x04	; 4
    1bac:	85 e0       	ldi	r24, 0x05	; 5
	}
#endif
#ifdef HIRESF
	else if (module == &HIRESF) {
    1bae:	64 d2       	rcall	.+1224   	; 0x2078 <sysclk_enable_module>
    1bb0:	18 c1       	rjmp	.+560    	; 0x1de2 <usart_init_spi+0x382>
    1bb2:	e0 e9       	ldi	r30, 0x90	; 144
    1bb4:	ee 16       	cp	r14, r30
    1bb6:	eb e0       	ldi	r30, 0x0B	; 11
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_HIRES);
    1bb8:	fe 06       	cpc	r15, r30
    1bba:	21 f4       	brne	.+8      	; 0x1bc4 <usart_init_spi+0x164>
    1bbc:	64 e0       	ldi	r22, 0x04	; 4
    1bbe:	86 e0       	ldi	r24, 0x06	; 6
	}
#endif
#ifdef SPIC
	else if (module == &SPIC) {
    1bc0:	5b d2       	rcall	.+1206   	; 0x2078 <sysclk_enable_module>
    1bc2:	0f c1       	rjmp	.+542    	; 0x1de2 <usart_init_spi+0x382>
    1bc4:	f0 ec       	ldi	r31, 0xC0	; 192
    1bc6:	ef 16       	cp	r14, r31
    1bc8:	f8 e0       	ldi	r31, 0x08	; 8
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_SPI);
    1bca:	ff 06       	cpc	r15, r31
    1bcc:	21 f4       	brne	.+8      	; 0x1bd6 <usart_init_spi+0x176>
    1bce:	68 e0       	ldi	r22, 0x08	; 8
    1bd0:	83 e0       	ldi	r24, 0x03	; 3
	}
#endif
#ifdef SPID
	else if (module == &SPID) {
    1bd2:	52 d2       	rcall	.+1188   	; 0x2078 <sysclk_enable_module>
    1bd4:	06 c1       	rjmp	.+524    	; 0x1de2 <usart_init_spi+0x382>
    1bd6:	30 ec       	ldi	r19, 0xC0	; 192
    1bd8:	e3 16       	cp	r14, r19
    1bda:	39 e0       	ldi	r19, 0x09	; 9
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_SPI);
    1bdc:	f3 06       	cpc	r15, r19
    1bde:	21 f4       	brne	.+8      	; 0x1be8 <usart_init_spi+0x188>
    1be0:	68 e0       	ldi	r22, 0x08	; 8
    1be2:	84 e0       	ldi	r24, 0x04	; 4
    1be4:	49 d2       	rcall	.+1170   	; 0x2078 <sysclk_enable_module>
	else if (module == &SPIF) {
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_SPI);
	}
#endif
#ifdef USARTC0
	else if (module == &USARTC0) {
    1be6:	fd c0       	rjmp	.+506    	; 0x1de2 <usart_init_spi+0x382>
    1be8:	80 ea       	ldi	r24, 0xA0	; 160
    1bea:	e8 16       	cp	r14, r24
    1bec:	88 e0       	ldi	r24, 0x08	; 8
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_USART0);
    1bee:	f8 06       	cpc	r15, r24
    1bf0:	61 f4       	brne	.+24     	; 0x1c0a <usart_init_spi+0x1aa>
    1bf2:	60 e1       	ldi	r22, 0x10	; 16
    1bf4:	83 e0       	ldi	r24, 0x03	; 3
 *
 * \param usart Pointer to the USART module.
 */
static inline void usart_rx_disable(USART_t *usart)
{
	(usart)->CTRLB &= ~USART_RXEN_bm;
    1bf6:	40 d2       	rcall	.+1152   	; 0x2078 <sysclk_enable_module>
    1bf8:	e0 ea       	ldi	r30, 0xA0	; 160
    1bfa:	f8 e0       	ldi	r31, 0x08	; 8
    1bfc:	84 81       	ldd	r24, Z+4	; 0x04
	sysclk_enable_peripheral_clock(usart);

	usart_rx_disable(usart);

	/* configure Clock polarity using INVEN bit of the correct SCK I/O port **/
	invert_sck = (opt->spimode == 2) || (opt->spimode == 3);
    1bfe:	8f 7e       	andi	r24, 0xEF	; 239
    1c00:	84 83       	std	Z+4, r24	; 0x04
    1c02:	f8 01       	movw	r30, r16
    1c04:	24 81       	ldd	r18, Z+4	; 0x04
	}
#endif
#ifdef USARTD0
	else if (module == &USARTD0) {
    1c06:	22 50       	subi	r18, 0x02	; 2
    1c08:	4c c0       	rjmp	.+152    	; 0x1ca2 <usart_init_spi+0x242>
    1c0a:	f0 ea       	ldi	r31, 0xA0	; 160
    1c0c:	ef 16       	cp	r14, r31
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_USART0);
    1c0e:	f9 e0       	ldi	r31, 0x09	; 9
    1c10:	ff 06       	cpc	r15, r31
    1c12:	21 f4       	brne	.+8      	; 0x1c1c <usart_init_spi+0x1bc>
    1c14:	60 e1       	ldi	r22, 0x10	; 16
    1c16:	84 e0       	ldi	r24, 0x04	; 4
	}
#endif
#ifdef USARTE0
	else if (module == &USARTE0) {
    1c18:	2f d2       	rcall	.+1118   	; 0x2078 <sysclk_enable_module>
    1c1a:	e3 c0       	rjmp	.+454    	; 0x1de2 <usart_init_spi+0x382>
    1c1c:	30 ea       	ldi	r19, 0xA0	; 160
    1c1e:	e3 16       	cp	r14, r19
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_USART0);
    1c20:	3a e0       	ldi	r19, 0x0A	; 10
    1c22:	f3 06       	cpc	r15, r19
    1c24:	21 f4       	brne	.+8      	; 0x1c2e <usart_init_spi+0x1ce>
    1c26:	60 e1       	ldi	r22, 0x10	; 16
    1c28:	85 e0       	ldi	r24, 0x05	; 5
	}
#endif
#ifdef USARTF0
	else if (module == &USARTF0) {
    1c2a:	26 d2       	rcall	.+1100   	; 0x2078 <sysclk_enable_module>
    1c2c:	da c0       	rjmp	.+436    	; 0x1de2 <usart_init_spi+0x382>
    1c2e:	80 ea       	ldi	r24, 0xA0	; 160
    1c30:	e8 16       	cp	r14, r24
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_USART0);
    1c32:	8b e0       	ldi	r24, 0x0B	; 11
    1c34:	f8 06       	cpc	r15, r24
    1c36:	21 f4       	brne	.+8      	; 0x1c40 <usart_init_spi+0x1e0>
    1c38:	60 e1       	ldi	r22, 0x10	; 16
    1c3a:	86 e0       	ldi	r24, 0x06	; 6
	}
#endif
#ifdef USARTC1
	else if (module == &USARTC1) {
    1c3c:	1d d2       	rcall	.+1082   	; 0x2078 <sysclk_enable_module>
    1c3e:	d1 c0       	rjmp	.+418    	; 0x1de2 <usart_init_spi+0x382>
    1c40:	e0 eb       	ldi	r30, 0xB0	; 176
    1c42:	ee 16       	cp	r14, r30
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_USART1);
    1c44:	e8 e0       	ldi	r30, 0x08	; 8
    1c46:	fe 06       	cpc	r15, r30
    1c48:	21 f4       	brne	.+8      	; 0x1c52 <usart_init_spi+0x1f2>
    1c4a:	60 e2       	ldi	r22, 0x20	; 32
	}
#endif
#ifdef USARTD1
	else if (module == &USARTD1) {
    1c4c:	83 e0       	ldi	r24, 0x03	; 3
    1c4e:	14 d2       	rcall	.+1064   	; 0x2078 <sysclk_enable_module>
    1c50:	c8 c0       	rjmp	.+400    	; 0x1de2 <usart_init_spi+0x382>
    1c52:	f0 eb       	ldi	r31, 0xB0	; 176
    1c54:	ef 16       	cp	r14, r31
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_USART1);
    1c56:	f9 e0       	ldi	r31, 0x09	; 9
    1c58:	ff 06       	cpc	r15, r31
    1c5a:	21 f4       	brne	.+8      	; 0x1c64 <usart_init_spi+0x204>
    1c5c:	60 e2       	ldi	r22, 0x20	; 32
    1c5e:	84 e0       	ldi	r24, 0x04	; 4
	else if (module == &USARTF1) {
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_USART1);
	}
#endif
#ifdef TWIC
	else if (module == &TWIC) {
    1c60:	0b d2       	rcall	.+1046   	; 0x2078 <sysclk_enable_module>
    1c62:	bf c0       	rjmp	.+382    	; 0x1de2 <usart_init_spi+0x382>
    1c64:	30 e8       	ldi	r19, 0x80	; 128
    1c66:	e3 16       	cp	r14, r19
    1c68:	34 e0       	ldi	r19, 0x04	; 4
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TWI);
    1c6a:	f3 06       	cpc	r15, r19
    1c6c:	21 f4       	brne	.+8      	; 0x1c76 <usart_init_spi+0x216>
    1c6e:	60 e4       	ldi	r22, 0x40	; 64
    1c70:	83 e0       	ldi	r24, 0x03	; 3
    1c72:	02 d2       	rcall	.+1028   	; 0x2078 <sysclk_enable_module>
	else if (module == &TWID) {
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TWI);
	}
#endif
#ifdef TWIE
	else if (module == &TWIE) {
    1c74:	b6 c0       	rjmp	.+364    	; 0x1de2 <usart_init_spi+0x382>
    1c76:	80 ea       	ldi	r24, 0xA0	; 160
    1c78:	e8 16       	cp	r14, r24
    1c7a:	84 e0       	ldi	r24, 0x04	; 4
    1c7c:	f8 06       	cpc	r15, r24
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TWI);
    1c7e:	21 f4       	brne	.+8      	; 0x1c88 <usart_init_spi+0x228>
    1c80:	60 e4       	ldi	r22, 0x40	; 64
    1c82:	85 e0       	ldi	r24, 0x05	; 5
    1c84:	f9 d1       	rcall	.+1010   	; 0x2078 <sysclk_enable_module>
    1c86:	ad c0       	rjmp	.+346    	; 0x1de2 <usart_init_spi+0x382>
    1c88:	f7 01       	movw	r30, r14
    1c8a:	84 81       	ldd	r24, Z+4	; 0x04
    1c8c:	8f 7e       	andi	r24, 0xEF	; 239
    1c8e:	84 83       	std	Z+4, r24	; 0x04
    1c90:	fb 01       	movw	r30, r22
    1c92:	24 81       	ldd	r18, Z+4	; 0x04
    1c94:	22 50       	subi	r18, 0x02	; 2
	UNUSED(invert_sck);

#ifdef USARTC0
	if ((uint16_t)usart == (uint16_t)&USARTC0) {
    1c96:	c7 01       	movw	r24, r14
    1c98:	f0 ea       	ldi	r31, 0xA0	; 160
    1c9a:	ef 16       	cp	r14, r31
    1c9c:	f8 e0       	ldi	r31, 0x08	; 8
    1c9e:	ff 06       	cpc	r15, r31
    1ca0:	49 f4       	brne	.+18     	; 0x1cb4 <usart_init_spi+0x254>
#  ifdef PORT_USART0_bm
		if (PORTC.REMAP & PORT_USART0_bm) {
    1ca2:	80 91 4e 06 	lds	r24, 0x064E	; 0x80064e <__TEXT_REGION_LENGTH__+0x70064e>
    1ca6:	84 fd       	sbrc	r24, 4
    1ca8:	a5 c0       	rjmp	.+330    	; 0x1df4 <usart_init_spi+0x394>
			sck_pin = IOPORT_CREATE_PIN(PORTC, 5);
		} else {
			sck_pin = IOPORT_CREATE_PIN(PORTC, 1);
    1caa:	0f 2e       	mov	r0, r31
    1cac:	f1 e1       	ldi	r31, 0x11	; 17
    1cae:	df 2e       	mov	r13, r31
    1cb0:	f0 2d       	mov	r31, r0
    1cb2:	a4 c0       	rjmp	.+328    	; 0x1dfc <usart_init_spi+0x39c>
		sck_pin = IOPORT_CREATE_PIN(PORTC, 1);
#  endif
	}
#endif
#ifdef USARTC1
	if ((uint16_t)usart == (uint16_t)&USARTC1) {
    1cb4:	80 3b       	cpi	r24, 0xB0	; 176
    1cb6:	38 e0       	ldi	r19, 0x08	; 8
    1cb8:	93 07       	cpc	r25, r19
    1cba:	91 f0       	breq	.+36     	; 0x1ce0 <usart_init_spi+0x280>
		sck_pin = IOPORT_CREATE_PIN(PORTC, 5);
	}
#endif
#ifdef USARTD0
	if ((uint16_t)usart == (uint16_t)&USARTD0) {
    1cbc:	80 3a       	cpi	r24, 0xA0	; 160
    1cbe:	e9 e0       	ldi	r30, 0x09	; 9
    1cc0:	9e 07       	cpc	r25, r30
    1cc2:	49 f4       	brne	.+18     	; 0x1cd6 <usart_init_spi+0x276>
#  ifdef PORT_USART0_bm
		if (PORTD.REMAP & PORT_USART0_bm) {
    1cc4:	30 91 6e 06 	lds	r19, 0x066E	; 0x80066e <__TEXT_REGION_LENGTH__+0x70066e>
    1cc8:	34 fd       	sbrc	r19, 4
    1cca:	9b c0       	rjmp	.+310    	; 0x1e02 <usart_init_spi+0x3a2>
			sck_pin = IOPORT_CREATE_PIN(PORTD, 5);
		} else {
			sck_pin = IOPORT_CREATE_PIN(PORTD, 1);
    1ccc:	0f 2e       	mov	r0, r31
    1cce:	f9 e1       	ldi	r31, 0x19	; 25
    1cd0:	df 2e       	mov	r13, r31
    1cd2:	f0 2d       	mov	r31, r0
    1cd4:	16 c0       	rjmp	.+44     	; 0x1d02 <usart_init_spi+0x2a2>
		sck_pin = IOPORT_CREATE_PIN(PORTD, 1);
#  endif
	}
#endif
#ifdef USARTD1
	if ((uint16_t)usart == (uint16_t)&USARTD1) {
    1cd6:	80 3b       	cpi	r24, 0xB0	; 176
    1cd8:	f9 e0       	ldi	r31, 0x09	; 9
    1cda:	9f 07       	cpc	r25, r31
    1cdc:	f1 f0       	breq	.+60     	; 0x1d1a <usart_init_spi+0x2ba>
    1cde:	04 c0       	rjmp	.+8      	; 0x1ce8 <usart_init_spi+0x288>
#  endif
	}
#endif
#ifdef USARTC1
	if ((uint16_t)usart == (uint16_t)&USARTC1) {
		sck_pin = IOPORT_CREATE_PIN(PORTC, 5);
    1ce0:	0f 2e       	mov	r0, r31
    1ce2:	f5 e1       	ldi	r31, 0x15	; 21
    1ce4:	df 2e       	mov	r13, r31
    1ce6:	f0 2d       	mov	r31, r0
	if ((uint16_t)usart == (uint16_t)&USARTD1) {
		sck_pin = IOPORT_CREATE_PIN(PORTD, 5);
	}
#endif
#ifdef USARTE0
	if ((uint16_t)usart == (uint16_t)&USARTE0) {
    1ce8:	80 3a       	cpi	r24, 0xA0	; 160
    1cea:	3a e0       	ldi	r19, 0x0A	; 10
    1cec:	93 07       	cpc	r25, r19
    1cee:	49 f4       	brne	.+18     	; 0x1d02 <usart_init_spi+0x2a2>
#  ifdef PORT_USART0_bm
		if(PORTE.REMAP & PORT_USART0_bm) {
    1cf0:	80 91 8e 06 	lds	r24, 0x068E	; 0x80068e <__TEXT_REGION_LENGTH__+0x70068e>
    1cf4:	84 fd       	sbrc	r24, 4
    1cf6:	8a c0       	rjmp	.+276    	; 0x1e0c <usart_init_spi+0x3ac>
			sck_pin = IOPORT_CREATE_PIN(PORTE, 5);
		} else {
			sck_pin = IOPORT_CREATE_PIN(PORTE, 1);
    1cf8:	0f 2e       	mov	r0, r31
    1cfa:	f1 e2       	ldi	r31, 0x21	; 33
    1cfc:	df 2e       	mov	r13, r31
    1cfe:	f0 2d       	mov	r31, r0
    1d00:	15 c0       	rjmp	.+42     	; 0x1d2c <usart_init_spi+0x2cc>
	if ((uint16_t)usart == (uint16_t)&USARTE1) {
		sck_pin = IOPORT_CREATE_PIN(PORTE, 5);
	}
#endif
#ifdef USARTF0
	if ((uint16_t)usart == (uint16_t)&USARTF0) {
    1d02:	80 3a       	cpi	r24, 0xA0	; 160
    1d04:	9b 40       	sbci	r25, 0x0B	; 11
    1d06:	91 f4       	brne	.+36     	; 0x1d2c <usart_init_spi+0x2cc>
#  ifdef PORT_USART0_bm
		if(PORTF.REMAP & PORT_USART0_bm) {
    1d08:	80 91 ae 06 	lds	r24, 0x06AE	; 0x8006ae <__TEXT_REGION_LENGTH__+0x7006ae>
    1d0c:	84 fd       	sbrc	r24, 4
    1d0e:	0a c0       	rjmp	.+20     	; 0x1d24 <usart_init_spi+0x2c4>
			sck_pin = IOPORT_CREATE_PIN(PORTF, 5);
		} else {
			sck_pin = IOPORT_CREATE_PIN(PORTF, 1);
    1d10:	0f 2e       	mov	r0, r31
    1d12:	f9 e2       	ldi	r31, 0x29	; 41
    1d14:	df 2e       	mov	r13, r31
    1d16:	f0 2d       	mov	r31, r0
    1d18:	09 c0       	rjmp	.+18     	; 0x1d2c <usart_init_spi+0x2cc>
#  endif
	}
#endif
#ifdef USARTD1
	if ((uint16_t)usart == (uint16_t)&USARTD1) {
		sck_pin = IOPORT_CREATE_PIN(PORTD, 5);
    1d1a:	0f 2e       	mov	r0, r31
    1d1c:	fd e1       	ldi	r31, 0x1D	; 29
    1d1e:	df 2e       	mov	r13, r31
    1d20:	f0 2d       	mov	r31, r0
    1d22:	04 c0       	rjmp	.+8      	; 0x1d2c <usart_init_spi+0x2cc>
#endif
#ifdef USARTF0
	if ((uint16_t)usart == (uint16_t)&USARTF0) {
#  ifdef PORT_USART0_bm
		if(PORTF.REMAP & PORT_USART0_bm) {
			sck_pin = IOPORT_CREATE_PIN(PORTF, 5);
    1d24:	0f 2e       	mov	r0, r31
    1d26:	fd e2       	ldi	r31, 0x2D	; 45
    1d28:	df 2e       	mov	r13, r31
    1d2a:	f0 2d       	mov	r31, r0
	return pin >> 3;
}

__always_inline static PORT_t *arch_ioport_port_to_base(ioport_port_t port)
{
	return (PORT_t *)((uintptr_t)IOPORT_BASE_ADDRESS +
    1d2c:	ed 2d       	mov	r30, r13
    1d2e:	e6 95       	lsr	r30
    1d30:	e6 95       	lsr	r30
    1d32:	e6 95       	lsr	r30
    1d34:	30 e2       	ldi	r19, 0x20	; 32
    1d36:	e3 9f       	mul	r30, r19
    1d38:	f0 01       	movw	r30, r0
    1d3a:	11 24       	eor	r1, r1
    1d3c:	fa 5f       	subi	r31, 0xFA	; 250
    1d3e:	3d 2d       	mov	r19, r13
    1d40:	37 70       	andi	r19, 0x07	; 7
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x07);
    1d42:	81 e0       	ldi	r24, 0x01	; 1
    1d44:	90 e0       	ldi	r25, 0x00	; 0
    1d46:	03 2e       	mov	r0, r19
    1d48:	02 c0       	rjmp	.+4      	; 0x1d4e <usart_init_spi+0x2ee>
    1d4a:	88 0f       	add	r24, r24
    1d4c:	99 1f       	adc	r25, r25
    1d4e:	0a 94       	dec	r0
    1d50:	e2 f7       	brpl	.-8      	; 0x1d4a <usart_init_spi+0x2ea>
		enum ioport_direction dir)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIRSET = arch_ioport_pin_to_mask(pin);
    1d52:	81 83       	std	Z+1, r24	; 0x01
	}
#endif

	/* Configure the USART output pin */
	ioport_set_pin_dir(sck_pin, IOPORT_DIR_OUTPUT);
	ioport_set_pin_mode(sck_pin,
    1d54:	22 30       	cpi	r18, 0x02	; 2
    1d56:	10 f0       	brcs	.+4      	; 0x1d5c <usart_init_spi+0x2fc>
    1d58:	40 e0       	ldi	r20, 0x00	; 0
    1d5a:	01 c0       	rjmp	.+2      	; 0x1d5e <usart_init_spi+0x2fe>
    1d5c:	40 e4       	ldi	r20, 0x40	; 64
__always_inline static void arch_ioport_set_pin_mode(ioport_pin_t pin,
		ioport_mode_t mode)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);
	volatile uint8_t *pin_ctrl
		= (&base->PIN0CTRL + arch_ioport_pin_to_index(pin));
    1d5e:	df 01       	movw	r26, r30
    1d60:	50 96       	adiw	r26, 0x10	; 16

__always_inline static void arch_ioport_set_pin_mode(ioport_pin_t pin,
		ioport_mode_t mode)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);
	volatile uint8_t *pin_ctrl
    1d62:	a3 0f       	add	r26, r19
    1d64:	b1 1d       	adc	r27, r1

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    1d66:	9f b7       	in	r25, 0x3f	; 63
    1d68:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
    1d6a:	f8 94       	cli
	return flags;
    1d6c:	39 81       	ldd	r19, Y+1	; 0x01
		= (&base->PIN0CTRL + arch_ioport_pin_to_index(pin));

	uint8_t flags = cpu_irq_save();

	*pin_ctrl &= PORT_ISC_gm;
    1d6e:	2c 91       	ld	r18, X
    1d70:	27 70       	andi	r18, 0x07	; 7
    1d72:	2c 93       	st	X, r18
	*pin_ctrl |= mode;
    1d74:	9c 91       	ld	r25, X
    1d76:	94 2b       	or	r25, r20
    1d78:	9c 93       	st	X, r25
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    1d7a:	3f bf       	out	0x3f, r19	; 63
		bool level)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->OUTSET = arch_ioport_pin_to_mask(pin);
    1d7c:	85 83       	std	Z+5, r24	; 0x05
 * - 0x2        : IrDA mode.
 * - 0x3        : Master SPI mode.
 */
static inline void usart_set_mode(USART_t *usart, USART_CMODE_t usartmode)
{
	(usart)->CTRLC = ((usart)->CTRLC & (~USART_CMODE_gm)) | usartmode;
    1d7e:	f7 01       	movw	r30, r14
    1d80:	85 81       	ldd	r24, Z+5	; 0x05
    1d82:	80 6c       	ori	r24, 0xC0	; 192
    1d84:	85 83       	std	Z+5, r24	; 0x05
			IOPORT_MODE_TOTEM | (invert_sck? IOPORT_MODE_INVERT_PIN : 0));
	ioport_set_pin_level(sck_pin, IOPORT_PIN_LEVEL_HIGH);

	usart_set_mode(usart, USART_CMODE_MSPI_gc);

	if (opt->spimode == 1 || opt->spimode == 3) {
    1d86:	f8 01       	movw	r30, r16
    1d88:	84 81       	ldd	r24, Z+4	; 0x04
    1d8a:	8d 7f       	andi	r24, 0xFD	; 253
    1d8c:	81 30       	cpi	r24, 0x01	; 1
    1d8e:	29 f4       	brne	.+10     	; 0x1d9a <usart_init_spi+0x33a>
		usart->CTRLC |= USART_UCPHA_bm;
    1d90:	f7 01       	movw	r30, r14
    1d92:	85 81       	ldd	r24, Z+5	; 0x05
    1d94:	82 60       	ori	r24, 0x02	; 2
    1d96:	85 83       	std	Z+5, r24	; 0x05
	} else {
		usart->CTRLC &= ~USART_UCPHA_bm;
    1d98:	04 c0       	rjmp	.+8      	; 0x1da2 <usart_init_spi+0x342>
    1d9a:	f7 01       	movw	r30, r14
    1d9c:	85 81       	ldd	r24, Z+5	; 0x05
    1d9e:	8d 7f       	andi	r24, 0xFD	; 253
	}
	if (opt->data_order) {
    1da0:	85 83       	std	Z+5, r24	; 0x05
    1da2:	f8 01       	movw	r30, r16
    1da4:	85 81       	ldd	r24, Z+5	; 0x05
    1da6:	88 23       	and	r24, r24
		(usart)->CTRLC |= USART_DORD_bm;
    1da8:	29 f0       	breq	.+10     	; 0x1db4 <usart_init_spi+0x354>
    1daa:	f7 01       	movw	r30, r14
    1dac:	85 81       	ldd	r24, Z+5	; 0x05
    1dae:	84 60       	ori	r24, 0x04	; 4
    1db0:	85 83       	std	Z+5, r24	; 0x05
	} else {
		(usart)->CTRLC &= ~USART_DORD_bm;
    1db2:	04 c0       	rjmp	.+8      	; 0x1dbc <usart_init_spi+0x35c>
    1db4:	f7 01       	movw	r30, r14
    1db6:	85 81       	ldd	r24, Z+5	; 0x05
    1db8:	8b 7f       	andi	r24, 0xFB	; 251
	}

	usart_spi_set_baudrate(usart, opt->baudrate, sysclk_get_per_hz());
    1dba:	85 83       	std	Z+5, r24	; 0x05
    1dbc:	f8 01       	movw	r30, r16
    1dbe:	40 81       	ld	r20, Z
    1dc0:	51 81       	ldd	r21, Z+1	; 0x01
    1dc2:	62 81       	ldd	r22, Z+2	; 0x02
    1dc4:	73 81       	ldd	r23, Z+3	; 0x03
    1dc6:	00 e8       	ldi	r16, 0x80	; 128
    1dc8:	14 e8       	ldi	r17, 0x84	; 132
    1dca:	2e e1       	ldi	r18, 0x1E	; 30
    1dcc:	30 e0       	ldi	r19, 0x00	; 0
    1dce:	c7 01       	movw	r24, r14
    1dd0:	16 de       	rcall	.-980    	; 0x19fe <usart_spi_set_baudrate>
 *
 * \param usart Pointer to the USART module.
 */
static inline void usart_tx_enable(USART_t *usart)
{
	(usart)->CTRLB |= USART_TXEN_bm;
    1dd2:	f7 01       	movw	r30, r14
    1dd4:	84 81       	ldd	r24, Z+4	; 0x04
    1dd6:	88 60       	ori	r24, 0x08	; 8
    1dd8:	84 83       	std	Z+4, r24	; 0x04
 *
 * \param usart Pointer to the USART module
 */
static inline void usart_rx_enable(USART_t *usart)
{
	(usart)->CTRLB |= USART_RXEN_bm;
    1dda:	84 81       	ldd	r24, Z+4	; 0x04
    1ddc:	80 61       	ori	r24, 0x10	; 16
    1dde:	84 83       	std	Z+4, r24	; 0x04
	usart_tx_enable(usart);
	usart_rx_enable(usart);
}
    1de0:	1a c0       	rjmp	.+52     	; 0x1e16 <usart_init_spi+0x3b6>
 *
 * \param usart Pointer to the USART module.
 */
static inline void usart_rx_disable(USART_t *usart)
{
	(usart)->CTRLB &= ~USART_RXEN_bm;
    1de2:	f7 01       	movw	r30, r14
    1de4:	84 81       	ldd	r24, Z+4	; 0x04
    1de6:	8f 7e       	andi	r24, 0xEF	; 239
    1de8:	84 83       	std	Z+4, r24	; 0x04
	sysclk_enable_peripheral_clock(usart);

	usart_rx_disable(usart);

	/* configure Clock polarity using INVEN bit of the correct SCK I/O port **/
	invert_sck = (opt->spimode == 2) || (opt->spimode == 3);
    1dea:	f8 01       	movw	r30, r16
    1dec:	24 81       	ldd	r18, Z+4	; 0x04
    1dee:	22 50       	subi	r18, 0x02	; 2
	UNUSED(invert_sck);

#ifdef USARTC0
	if ((uint16_t)usart == (uint16_t)&USARTC0) {
    1df0:	c7 01       	movw	r24, r14
    1df2:	60 cf       	rjmp	.-320    	; 0x1cb4 <usart_init_spi+0x254>
#  ifdef PORT_USART0_bm
		if (PORTC.REMAP & PORT_USART0_bm) {
			sck_pin = IOPORT_CREATE_PIN(PORTC, 5);
    1df4:	0f 2e       	mov	r0, r31
    1df6:	f5 e1       	ldi	r31, 0x15	; 21
    1df8:	df 2e       	mov	r13, r31
    1dfa:	f0 2d       	mov	r31, r0
 *
 * \param usart The USART module.
 * \param opt The RS232 configuration option.
 */
void usart_init_spi(USART_t *usart, const usart_spi_options_t *opt)
{
    1dfc:	80 ea       	ldi	r24, 0xA0	; 160
    1dfe:	98 e0       	ldi	r25, 0x08	; 8
    1e00:	6a cf       	rjmp	.-300    	; 0x1cd6 <usart_init_spi+0x276>
#endif
#ifdef USARTD0
	if ((uint16_t)usart == (uint16_t)&USARTD0) {
#  ifdef PORT_USART0_bm
		if (PORTD.REMAP & PORT_USART0_bm) {
			sck_pin = IOPORT_CREATE_PIN(PORTD, 5);
    1e02:	0f 2e       	mov	r0, r31
    1e04:	fd e1       	ldi	r31, 0x1D	; 29
    1e06:	df 2e       	mov	r13, r31
    1e08:	f0 2d       	mov	r31, r0
    1e0a:	7b cf       	rjmp	.-266    	; 0x1d02 <usart_init_spi+0x2a2>
#endif
#ifdef USARTE0
	if ((uint16_t)usart == (uint16_t)&USARTE0) {
#  ifdef PORT_USART0_bm
		if(PORTE.REMAP & PORT_USART0_bm) {
			sck_pin = IOPORT_CREATE_PIN(PORTE, 5);
    1e0c:	0f 2e       	mov	r0, r31
    1e0e:	f5 e2       	ldi	r31, 0x25	; 37
    1e10:	df 2e       	mov	r13, r31
    1e12:	f0 2d       	mov	r31, r0
    1e14:	8b cf       	rjmp	.-234    	; 0x1d2c <usart_init_spi+0x2cc>
	}

	usart_spi_set_baudrate(usart, opt->baudrate, sysclk_get_per_hz());
	usart_tx_enable(usart);
	usart_rx_enable(usart);
}
    1e16:	0f 90       	pop	r0
    1e18:	df 91       	pop	r29
    1e1a:	cf 91       	pop	r28
    1e1c:	1f 91       	pop	r17
    1e1e:	0f 91       	pop	r16
    1e20:	ff 90       	pop	r15
    1e22:	ef 90       	pop	r14
    1e24:	df 90       	pop	r13
    1e26:	08 95       	ret

00001e28 <usart_spi_init>:
		*data = usart_spi_transmit(usart, CONFIG_USART_SPI_DUMMY);
		len--;
		data++;
 	}
	return STATUS_OK;
}
    1e28:	80 3a       	cpi	r24, 0xA0	; 160
    1e2a:	28 e0       	ldi	r18, 0x08	; 8
    1e2c:	92 07       	cpc	r25, r18
    1e2e:	21 f4       	brne	.+8      	; 0x1e38 <usart_spi_init+0x10>
    1e30:	60 e1       	ldi	r22, 0x10	; 16
    1e32:	83 e0       	ldi	r24, 0x03	; 3
    1e34:	21 c1       	rjmp	.+578    	; 0x2078 <sysclk_enable_module>
    1e36:	08 95       	ret
    1e38:	80 3b       	cpi	r24, 0xB0	; 176
    1e3a:	28 e0       	ldi	r18, 0x08	; 8
    1e3c:	92 07       	cpc	r25, r18
    1e3e:	21 f4       	brne	.+8      	; 0x1e48 <usart_spi_init+0x20>
    1e40:	60 e2       	ldi	r22, 0x20	; 32
    1e42:	83 e0       	ldi	r24, 0x03	; 3
    1e44:	19 c1       	rjmp	.+562    	; 0x2078 <sysclk_enable_module>
    1e46:	08 95       	ret
    1e48:	80 3a       	cpi	r24, 0xA0	; 160
    1e4a:	29 e0       	ldi	r18, 0x09	; 9
    1e4c:	92 07       	cpc	r25, r18
    1e4e:	21 f4       	brne	.+8      	; 0x1e58 <usart_spi_init+0x30>
    1e50:	60 e1       	ldi	r22, 0x10	; 16
    1e52:	84 e0       	ldi	r24, 0x04	; 4
    1e54:	11 c1       	rjmp	.+546    	; 0x2078 <sysclk_enable_module>
    1e56:	08 95       	ret
    1e58:	80 3b       	cpi	r24, 0xB0	; 176
    1e5a:	29 e0       	ldi	r18, 0x09	; 9
    1e5c:	92 07       	cpc	r25, r18
    1e5e:	21 f4       	brne	.+8      	; 0x1e68 <usart_spi_init+0x40>
    1e60:	60 e2       	ldi	r22, 0x20	; 32
    1e62:	84 e0       	ldi	r24, 0x04	; 4
    1e64:	09 c1       	rjmp	.+530    	; 0x2078 <sysclk_enable_module>
    1e66:	08 95       	ret
    1e68:	80 3a       	cpi	r24, 0xA0	; 160
    1e6a:	2a e0       	ldi	r18, 0x0A	; 10
    1e6c:	92 07       	cpc	r25, r18
    1e6e:	21 f4       	brne	.+8      	; 0x1e78 <usart_spi_init+0x50>
    1e70:	60 e1       	ldi	r22, 0x10	; 16
    1e72:	85 e0       	ldi	r24, 0x05	; 5
    1e74:	01 c1       	rjmp	.+514    	; 0x2078 <sysclk_enable_module>
    1e76:	08 95       	ret
    1e78:	80 3a       	cpi	r24, 0xA0	; 160
    1e7a:	9b 40       	sbci	r25, 0x0B	; 11
    1e7c:	19 f4       	brne	.+6      	; 0x1e84 <usart_spi_init+0x5c>
    1e7e:	60 e1       	ldi	r22, 0x10	; 16
    1e80:	86 e0       	ldi	r24, 0x06	; 6
    1e82:	fa c0       	rjmp	.+500    	; 0x2078 <sysclk_enable_module>
    1e84:	08 95       	ret

00001e86 <usart_spi_setup_device>:
    1e86:	0f 93       	push	r16
    1e88:	1f 93       	push	r17
    1e8a:	cf 93       	push	r28
    1e8c:	df 93       	push	r29
    1e8e:	00 d0       	rcall	.+0      	; 0x1e90 <usart_spi_setup_device+0xa>
    1e90:	00 d0       	rcall	.+0      	; 0x1e92 <usart_spi_setup_device+0xc>
    1e92:	cd b7       	in	r28, 0x3d	; 61
    1e94:	de b7       	in	r29, 0x3e	; 62
    1e96:	09 83       	std	Y+1, r16	; 0x01
    1e98:	1a 83       	std	Y+2, r17	; 0x02
    1e9a:	2b 83       	std	Y+3, r18	; 0x03
    1e9c:	3c 83       	std	Y+4, r19	; 0x04
    1e9e:	4d 83       	std	Y+5, r20	; 0x05
    1ea0:	1e 82       	std	Y+6, r1	; 0x06
    1ea2:	be 01       	movw	r22, r28
    1ea4:	6f 5f       	subi	r22, 0xFF	; 255
    1ea6:	7f 4f       	sbci	r23, 0xFF	; 255
    1ea8:	db dd       	rcall	.-1098   	; 0x1a60 <usart_init_spi>
    1eaa:	26 96       	adiw	r28, 0x06	; 6
    1eac:	cd bf       	out	0x3d, r28	; 61
    1eae:	de bf       	out	0x3e, r29	; 62
    1eb0:	df 91       	pop	r29
    1eb2:	cf 91       	pop	r28
    1eb4:	1f 91       	pop	r17
    1eb6:	0f 91       	pop	r16
    1eb8:	08 95       	ret

00001eba <usart_spi_select_device>:

void usart_spi_select_device(USART_t *usart, struct usart_spi_device *device)
{
	ioport_set_pin_low(device->id);
    1eba:	fb 01       	movw	r30, r22
    1ebc:	80 81       	ld	r24, Z
	return pin >> 3;
}

__always_inline static PORT_t *arch_ioport_port_to_base(ioport_port_t port)
{
	return (PORT_t *)((uintptr_t)IOPORT_BASE_ADDRESS +
    1ebe:	e8 2f       	mov	r30, r24
    1ec0:	e6 95       	lsr	r30
    1ec2:	e6 95       	lsr	r30
    1ec4:	e6 95       	lsr	r30
    1ec6:	40 e2       	ldi	r20, 0x20	; 32
    1ec8:	e4 9f       	mul	r30, r20
    1eca:	f0 01       	movw	r30, r0
    1ecc:	11 24       	eor	r1, r1
    1ece:	fa 5f       	subi	r31, 0xFA	; 250
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x07);
    1ed0:	87 70       	andi	r24, 0x07	; 7
    1ed2:	21 e0       	ldi	r18, 0x01	; 1
    1ed4:	30 e0       	ldi	r19, 0x00	; 0
    1ed6:	a9 01       	movw	r20, r18
    1ed8:	02 c0       	rjmp	.+4      	; 0x1ede <usart_spi_select_device+0x24>
    1eda:	44 0f       	add	r20, r20
    1edc:	55 1f       	adc	r21, r21
    1ede:	8a 95       	dec	r24
    1ee0:	e2 f7       	brpl	.-8      	; 0x1eda <usart_spi_select_device+0x20>
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->OUTSET = arch_ioport_pin_to_mask(pin);
	} else {
		base->OUTCLR = arch_ioport_pin_to_mask(pin);
    1ee2:	46 83       	std	Z+6, r20	; 0x06
    1ee4:	08 95       	ret

00001ee6 <usart_spi_deselect_device>:
}

void usart_spi_deselect_device(USART_t *usart, struct usart_spi_device *device)
{
	ioport_set_pin_high(device->id);
    1ee6:	fb 01       	movw	r30, r22
    1ee8:	80 81       	ld	r24, Z
	return pin >> 3;
}

__always_inline static PORT_t *arch_ioport_port_to_base(ioport_port_t port)
{
	return (PORT_t *)((uintptr_t)IOPORT_BASE_ADDRESS +
    1eea:	e8 2f       	mov	r30, r24
    1eec:	e6 95       	lsr	r30
    1eee:	e6 95       	lsr	r30
    1ef0:	e6 95       	lsr	r30
    1ef2:	40 e2       	ldi	r20, 0x20	; 32
    1ef4:	e4 9f       	mul	r30, r20
    1ef6:	f0 01       	movw	r30, r0
    1ef8:	11 24       	eor	r1, r1
    1efa:	fa 5f       	subi	r31, 0xFA	; 250
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x07);
    1efc:	87 70       	andi	r24, 0x07	; 7
    1efe:	21 e0       	ldi	r18, 0x01	; 1
    1f00:	30 e0       	ldi	r19, 0x00	; 0
    1f02:	a9 01       	movw	r20, r18
    1f04:	02 c0       	rjmp	.+4      	; 0x1f0a <usart_spi_deselect_device+0x24>
    1f06:	44 0f       	add	r20, r20
    1f08:	55 1f       	adc	r21, r21
    1f0a:	8a 95       	dec	r24
    1f0c:	e2 f7       	brpl	.-8      	; 0x1f06 <usart_spi_deselect_device+0x20>
		bool level)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->OUTSET = arch_ioport_pin_to_mask(pin);
    1f0e:	45 83       	std	Z+5, r20	; 0x05
    1f10:	08 95       	ret

00001f12 <gfx_mono_set_framebuffer>:
	gfx_coord_t *framebuffer_pt = fbpointer +
			((page * GFX_MONO_LCD_WIDTH) + column);
	do {
		*data++ = *framebuffer_pt++;
	} while (--width > 0);
}
    1f12:	80 93 60 22 	sts	0x2260, r24	; 0x802260 <fbpointer>
    1f16:	90 93 61 22 	sts	0x2261, r25	; 0x802261 <fbpointer+0x1>
    1f1a:	08 95       	ret

00001f1c <gfx_mono_framebuffer_put_byte>:
\endcode
 */
void gfx_mono_framebuffer_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data)
{
	*(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column) = data;
    1f1c:	20 91 60 22 	lds	r18, 0x2260	; 0x802260 <fbpointer>
    1f20:	30 91 61 22 	lds	r19, 0x2261	; 0x802261 <fbpointer+0x1>
    1f24:	90 e8       	ldi	r25, 0x80	; 128
    1f26:	89 9f       	mul	r24, r25
    1f28:	20 0d       	add	r18, r0
    1f2a:	31 1d       	adc	r19, r1
    1f2c:	11 24       	eor	r1, r1
    1f2e:	f9 01       	movw	r30, r18
    1f30:	e6 0f       	add	r30, r22
    1f32:	f1 1d       	adc	r31, r1
    1f34:	40 83       	st	Z, r20
    1f36:	08 95       	ret

00001f38 <gfx_mono_framebuffer_get_byte>:
	data = gfx_mono_framebuffer_get_byte(0, 0);
\endcode
 */
uint8_t gfx_mono_framebuffer_get_byte(gfx_coord_t page, gfx_coord_t column)
{
	return *(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column);
    1f38:	20 91 60 22 	lds	r18, 0x2260	; 0x802260 <fbpointer>
    1f3c:	30 91 61 22 	lds	r19, 0x2261	; 0x802261 <fbpointer+0x1>
    1f40:	90 e8       	ldi	r25, 0x80	; 128
    1f42:	89 9f       	mul	r24, r25
    1f44:	20 0d       	add	r18, r0
    1f46:	31 1d       	adc	r19, r1
    1f48:	11 24       	eor	r1, r1
    1f4a:	f9 01       	movw	r30, r18
    1f4c:	e6 0f       	add	r30, r22
    1f4e:	f1 1d       	adc	r31, r1
}
    1f50:	80 81       	ld	r24, Z
    1f52:	08 95       	ret

00001f54 <gfx_mono_generic_draw_horizontal_line>:
	gfx_mono_draw_horizontal_line(x, y, width, color);
	gfx_mono_draw_horizontal_line(x, y + height - 1, width, color);

	gfx_mono_draw_vertical_line(x, y, height, color);
	gfx_mono_draw_vertical_line(x + width - 1, y, height, color);
}
    1f54:	ff 92       	push	r15
    1f56:	0f 93       	push	r16
    1f58:	1f 93       	push	r17
    1f5a:	cf 93       	push	r28
    1f5c:	df 93       	push	r29
    1f5e:	e4 2f       	mov	r30, r20
    1f60:	f0 e0       	ldi	r31, 0x00	; 0
    1f62:	e8 0f       	add	r30, r24
    1f64:	f1 1d       	adc	r31, r1
    1f66:	e1 38       	cpi	r30, 0x81	; 129
    1f68:	f1 05       	cpc	r31, r1
    1f6a:	1c f0       	brlt	.+6      	; 0x1f72 <gfx_mono_generic_draw_horizontal_line+0x1e>
    1f6c:	c0 e8       	ldi	r28, 0x80	; 128
    1f6e:	4c 2f       	mov	r20, r28
    1f70:	48 1b       	sub	r20, r24
    1f72:	44 23       	and	r20, r20
    1f74:	09 f4       	brne	.+2      	; 0x1f78 <gfx_mono_generic_draw_horizontal_line+0x24>
    1f76:	50 c0       	rjmp	.+160    	; 0x2018 <gfx_mono_generic_draw_horizontal_line+0xc4>
    1f78:	d6 2f       	mov	r29, r22
    1f7a:	d6 95       	lsr	r29
    1f7c:	d6 95       	lsr	r29
    1f7e:	d6 95       	lsr	r29
    1f80:	70 e0       	ldi	r23, 0x00	; 0
    1f82:	98 e0       	ldi	r25, 0x08	; 8
    1f84:	d9 9f       	mul	r29, r25
    1f86:	60 19       	sub	r22, r0
    1f88:	71 09       	sbc	r23, r1
    1f8a:	11 24       	eor	r1, r1
    1f8c:	e1 e0       	ldi	r30, 0x01	; 1
    1f8e:	f0 e0       	ldi	r31, 0x00	; 0
    1f90:	df 01       	movw	r26, r30
    1f92:	02 c0       	rjmp	.+4      	; 0x1f98 <gfx_mono_generic_draw_horizontal_line+0x44>
    1f94:	aa 0f       	add	r26, r26
    1f96:	bb 1f       	adc	r27, r27
    1f98:	6a 95       	dec	r22
    1f9a:	e2 f7       	brpl	.-8      	; 0x1f94 <gfx_mono_generic_draw_horizontal_line+0x40>
    1f9c:	fa 2e       	mov	r15, r26
    1f9e:	21 30       	cpi	r18, 0x01	; 1
    1fa0:	21 f0       	breq	.+8      	; 0x1faa <gfx_mono_generic_draw_horizontal_line+0x56>
    1fa2:	a8 f0       	brcs	.+42     	; 0x1fce <gfx_mono_generic_draw_horizontal_line+0x7a>
    1fa4:	22 30       	cpi	r18, 0x02	; 2
    1fa6:	39 f1       	breq	.+78     	; 0x1ff6 <gfx_mono_generic_draw_horizontal_line+0xa2>
    1fa8:	37 c0       	rjmp	.+110    	; 0x2018 <gfx_mono_generic_draw_horizontal_line+0xc4>
    1faa:	c4 2f       	mov	r28, r20
    1fac:	1f ef       	ldi	r17, 0xFF	; 255
    1fae:	18 0f       	add	r17, r24
    1fb0:	01 2f       	mov	r16, r17
    1fb2:	0c 0f       	add	r16, r28
    1fb4:	60 2f       	mov	r22, r16
    1fb6:	8d 2f       	mov	r24, r29
    1fb8:	0e 94 f9 05 	call	0xbf2	; 0xbf2 <gfx_mono_st7565r_get_byte>
    1fbc:	4f 2d       	mov	r20, r15
    1fbe:	48 2b       	or	r20, r24
    1fc0:	60 2f       	mov	r22, r16
    1fc2:	8d 2f       	mov	r24, r29
    1fc4:	0e 94 cd 04 	call	0x99a	; 0x99a <gfx_mono_st7565r_put_byte>
    1fc8:	c1 50       	subi	r28, 0x01	; 1
    1fca:	91 f7       	brne	.-28     	; 0x1fb0 <gfx_mono_generic_draw_horizontal_line+0x5c>
    1fcc:	25 c0       	rjmp	.+74     	; 0x2018 <gfx_mono_generic_draw_horizontal_line+0xc4>
    1fce:	c4 2f       	mov	r28, r20
    1fd0:	1f ef       	ldi	r17, 0xFF	; 255
    1fd2:	18 0f       	add	r17, r24
    1fd4:	fa 2e       	mov	r15, r26
    1fd6:	f0 94       	com	r15
    1fd8:	01 2f       	mov	r16, r17
    1fda:	0c 0f       	add	r16, r28
    1fdc:	60 2f       	mov	r22, r16
    1fde:	8d 2f       	mov	r24, r29
    1fe0:	0e 94 f9 05 	call	0xbf2	; 0xbf2 <gfx_mono_st7565r_get_byte>
    1fe4:	4f 2d       	mov	r20, r15
    1fe6:	48 23       	and	r20, r24
    1fe8:	60 2f       	mov	r22, r16
    1fea:	8d 2f       	mov	r24, r29
    1fec:	0e 94 cd 04 	call	0x99a	; 0x99a <gfx_mono_st7565r_put_byte>
    1ff0:	c1 50       	subi	r28, 0x01	; 1
    1ff2:	91 f7       	brne	.-28     	; 0x1fd8 <gfx_mono_generic_draw_horizontal_line+0x84>
    1ff4:	11 c0       	rjmp	.+34     	; 0x2018 <gfx_mono_generic_draw_horizontal_line+0xc4>
    1ff6:	c4 2f       	mov	r28, r20
    1ff8:	1f ef       	ldi	r17, 0xFF	; 255
    1ffa:	18 0f       	add	r17, r24
    1ffc:	01 2f       	mov	r16, r17
    1ffe:	0c 0f       	add	r16, r28
    2000:	60 2f       	mov	r22, r16
    2002:	8d 2f       	mov	r24, r29
    2004:	0e 94 f9 05 	call	0xbf2	; 0xbf2 <gfx_mono_st7565r_get_byte>
    2008:	4f 2d       	mov	r20, r15
    200a:	48 27       	eor	r20, r24
    200c:	60 2f       	mov	r22, r16
    200e:	8d 2f       	mov	r24, r29
    2010:	0e 94 cd 04 	call	0x99a	; 0x99a <gfx_mono_st7565r_put_byte>
    2014:	c1 50       	subi	r28, 0x01	; 1
    2016:	91 f7       	brne	.-28     	; 0x1ffc <gfx_mono_generic_draw_horizontal_line+0xa8>
    2018:	df 91       	pop	r29
    201a:	cf 91       	pop	r28
    201c:	1f 91       	pop	r17
    201e:	0f 91       	pop	r16
    2020:	ff 90       	pop	r15
    2022:	08 95       	ret

00002024 <gfx_mono_generic_draw_filled_rect>:
 * \param  color       Pixel operation of the line
 */
void gfx_mono_generic_draw_filled_rect(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t width, gfx_coord_t height,
		enum gfx_mono_color color)
{
    2024:	ff 92       	push	r15
    2026:	0f 93       	push	r16
    2028:	1f 93       	push	r17
    202a:	cf 93       	push	r28
    202c:	df 93       	push	r29
	if (height == 0) {
    202e:	22 23       	and	r18, r18
    2030:	69 f0       	breq	.+26     	; 0x204c <gfx_mono_generic_draw_filled_rect+0x28>
    2032:	f4 2e       	mov	r15, r20
    2034:	18 2f       	mov	r17, r24
    2036:	c2 2f       	mov	r28, r18
		/* Nothing to do. Move along. */
		return;
	}

	while (height-- > 0) {
		gfx_mono_draw_horizontal_line(x, y + height, width, color);
    2038:	df ef       	ldi	r29, 0xFF	; 255
    203a:	d6 0f       	add	r29, r22
    203c:	6d 2f       	mov	r22, r29
    203e:	6c 0f       	add	r22, r28
    2040:	20 2f       	mov	r18, r16
    2042:	4f 2d       	mov	r20, r15
    2044:	81 2f       	mov	r24, r17
    2046:	86 df       	rcall	.-244    	; 0x1f54 <gfx_mono_generic_draw_horizontal_line>
    2048:	c1 50       	subi	r28, 0x01	; 1
	if (height == 0) {
		/* Nothing to do. Move along. */
		return;
	}

	while (height-- > 0) {
    204a:	c1 f7       	brne	.-16     	; 0x203c <gfx_mono_generic_draw_filled_rect+0x18>
		gfx_mono_draw_horizontal_line(x, y + height, width, color);
	}
}
    204c:	df 91       	pop	r29
    204e:	cf 91       	pop	r28
    2050:	1f 91       	pop	r17
    2052:	0f 91       	pop	r16
    2054:	ff 90       	pop	r15
    2056:	08 95       	ret

00002058 <sysclk_init>:
#endif
	bool need_rc2mhz = false;

	/* Turn off all peripheral clocks that can be turned off. */
	for (i = 0; i <= SYSCLK_PORT_F; i++) {
		*(reg++) = 0xff;
    2058:	8f ef       	ldi	r24, 0xFF	; 255
    205a:	80 93 70 00 	sts	0x0070, r24	; 0x800070 <__TEXT_REGION_LENGTH__+0x700070>
    205e:	80 93 71 00 	sts	0x0071, r24	; 0x800071 <__TEXT_REGION_LENGTH__+0x700071>
    2062:	80 93 72 00 	sts	0x0072, r24	; 0x800072 <__TEXT_REGION_LENGTH__+0x700072>
    2066:	80 93 73 00 	sts	0x0073, r24	; 0x800073 <__TEXT_REGION_LENGTH__+0x700073>
    206a:	80 93 74 00 	sts	0x0074, r24	; 0x800074 <__TEXT_REGION_LENGTH__+0x700074>
    206e:	80 93 75 00 	sts	0x0075, r24	; 0x800075 <__TEXT_REGION_LENGTH__+0x700075>
    2072:	80 93 76 00 	sts	0x0076, r24	; 0x800076 <__TEXT_REGION_LENGTH__+0x700076>
    2076:	08 95       	ret

00002078 <sysclk_enable_module>:
	sysclk_rtcsrc_enable(CONFIG_RTC_SOURCE);
#endif
}

void sysclk_enable_module(enum sysclk_port_id port, uint8_t id)
{
    2078:	cf 93       	push	r28
    207a:	df 93       	push	r29
    207c:	1f 92       	push	r1
    207e:	cd b7       	in	r28, 0x3d	; 61
    2080:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    2082:	9f b7       	in	r25, 0x3f	; 63
    2084:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
    2086:	f8 94       	cli
	return flags;
    2088:	99 81       	ldd	r25, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();

	*((uint8_t *)&PR.PRGEN + port) &= ~id;
    208a:	e8 2f       	mov	r30, r24
    208c:	f0 e0       	ldi	r31, 0x00	; 0
    208e:	e0 59       	subi	r30, 0x90	; 144
    2090:	ff 4f       	sbci	r31, 0xFF	; 255
    2092:	60 95       	com	r22
    2094:	80 81       	ld	r24, Z
    2096:	68 23       	and	r22, r24
    2098:	60 83       	st	Z, r22
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    209a:	9f bf       	out	0x3f, r25	; 63

	cpu_irq_restore(flags);
}
    209c:	0f 90       	pop	r0
    209e:	df 91       	pop	r29
    20a0:	cf 91       	pop	r28
    20a2:	08 95       	ret

000020a4 <gfx_mono_draw_char>:
 * \param y        Y coordinate on screen.
 * \param font     Font to draw character in
 */
void gfx_mono_draw_char(const char c, const gfx_coord_t x, const gfx_coord_t y,
		const struct font *font)
{
    20a4:	af 92       	push	r10
    20a6:	bf 92       	push	r11
    20a8:	cf 92       	push	r12
    20aa:	df 92       	push	r13
    20ac:	ef 92       	push	r14
    20ae:	ff 92       	push	r15
    20b0:	0f 93       	push	r16
    20b2:	1f 93       	push	r17
    20b4:	cf 93       	push	r28
    20b6:	df 93       	push	r29
    20b8:	c8 2f       	mov	r28, r24
    20ba:	e6 2e       	mov	r14, r22
    20bc:	b4 2e       	mov	r11, r20
    20be:	69 01       	movw	r12, r18
	gfx_mono_draw_filled_rect(x, y, font->width, font->height,
    20c0:	00 e0       	ldi	r16, 0x00	; 0
    20c2:	f9 01       	movw	r30, r18
    20c4:	24 81       	ldd	r18, Z+4	; 0x04
    20c6:	43 81       	ldd	r20, Z+3	; 0x03
    20c8:	6b 2d       	mov	r22, r11
    20ca:	8e 2d       	mov	r24, r14
    20cc:	ab df       	rcall	.-170    	; 0x2024 <gfx_mono_generic_draw_filled_rect>
			GFX_PIXEL_CLR);

	switch (font->type) {
    20ce:	f6 01       	movw	r30, r12
    20d0:	80 81       	ld	r24, Z
    20d2:	81 11       	cpse	r24, r1
    20d4:	3a c0       	rjmp	.+116    	; 0x214a <gfx_mono_draw_char+0xa6>
	Assert(font != NULL);

	gfx_coord_t inc_x = x;
	gfx_coord_t inc_y = y;

	char_row_size = font->width / CONFIG_FONT_PIXELS_PER_BYTE;
    20d6:	83 81       	ldd	r24, Z+3	; 0x03
    20d8:	28 2f       	mov	r18, r24
    20da:	26 95       	lsr	r18
    20dc:	26 95       	lsr	r18
    20de:	26 95       	lsr	r18
	if (font->width % CONFIG_FONT_PIXELS_PER_BYTE) {
    20e0:	87 70       	andi	r24, 0x07	; 7
    20e2:	09 f0       	breq	.+2      	; 0x20e6 <gfx_mono_draw_char+0x42>
		char_row_size++;
    20e4:	2f 5f       	subi	r18, 0xFF	; 255
	}

	glyph_data_offset = char_row_size * font->height *
    20e6:	f6 01       	movw	r30, r12
    20e8:	a4 80       	ldd	r10, Z+4	; 0x04
			((uint8_t)ch - font->first_char);
	glyph_data = font->data.progmem + glyph_data_offset;
    20ea:	8c 2f       	mov	r24, r28
    20ec:	90 e0       	ldi	r25, 0x00	; 0
    20ee:	35 81       	ldd	r19, Z+5	; 0x05
    20f0:	83 1b       	sub	r24, r19
    20f2:	91 09       	sbc	r25, r1
    20f4:	2a 9d       	mul	r18, r10
    20f6:	90 01       	movw	r18, r0
    20f8:	11 24       	eor	r1, r1
    20fa:	82 9f       	mul	r24, r18
    20fc:	a0 01       	movw	r20, r0
    20fe:	83 9f       	mul	r24, r19
    2100:	50 0d       	add	r21, r0
    2102:	92 9f       	mul	r25, r18
    2104:	50 0d       	add	r21, r0
    2106:	11 24       	eor	r1, r1
    2108:	01 81       	ldd	r16, Z+1	; 0x01
    210a:	12 81       	ldd	r17, Z+2	; 0x02
    210c:	04 0f       	add	r16, r20
    210e:	15 1f       	adc	r17, r21
	rows_left = font->height;

	do {
		uint8_t glyph_byte = 0;
		uint8_t pixelsToDraw = font->width;
    2110:	f6 01       	movw	r30, r12
    2112:	f3 80       	ldd	r15, Z+3	; 0x03

		for (i = 0; i < pixelsToDraw; i++) {
    2114:	ff 20       	and	r15, r15
    2116:	a9 f0       	breq	.+42     	; 0x2142 <gfx_mono_draw_char+0x9e>
    2118:	d0 e0       	ldi	r29, 0x00	; 0
    211a:	c0 e0       	ldi	r28, 0x00	; 0
    211c:	8e 2d       	mov	r24, r14
    211e:	8c 0f       	add	r24, r28
			if (i % CONFIG_FONT_PIXELS_PER_BYTE == 0) {
    2120:	9c 2f       	mov	r25, r28
    2122:	97 70       	andi	r25, 0x07	; 7
    2124:	21 f4       	brne	.+8      	; 0x212e <gfx_mono_draw_char+0x8a>
				glyph_byte = PROGMEM_READ_BYTE(glyph_data);
    2126:	f8 01       	movw	r30, r16
    2128:	d4 91       	lpm	r29, Z
				glyph_data++;
    212a:	0f 5f       	subi	r16, 0xFF	; 255
    212c:	1f 4f       	sbci	r17, 0xFF	; 255
			}

			if ((glyph_byte & 0x80)) {
    212e:	dd 23       	and	r29, r29
    2130:	24 f4       	brge	.+8      	; 0x213a <gfx_mono_draw_char+0x96>
				gfx_mono_draw_pixel(inc_x, inc_y,
    2132:	41 e0       	ldi	r20, 0x01	; 1
    2134:	6b 2d       	mov	r22, r11
    2136:	0e 94 c2 05 	call	0xb84	; 0xb84 <gfx_mono_st7565r_draw_pixel>
						GFX_PIXEL_SET);
			}

			inc_x += 1;
			glyph_byte <<= 1;
    213a:	dd 0f       	add	r29, r29

	do {
		uint8_t glyph_byte = 0;
		uint8_t pixelsToDraw = font->width;

		for (i = 0; i < pixelsToDraw; i++) {
    213c:	cf 5f       	subi	r28, 0xFF	; 255
    213e:	fc 12       	cpse	r15, r28
    2140:	ed cf       	rjmp	.-38     	; 0x211c <gfx_mono_draw_char+0x78>

			inc_x += 1;
			glyph_byte <<= 1;
		}

		inc_y += 1;
    2142:	b3 94       	inc	r11
		inc_x = x;
		rows_left--;
    2144:	aa 94       	dec	r10
	} while (rows_left > 0);
    2146:	a1 10       	cpse	r10, r1
    2148:	e3 cf       	rjmp	.-58     	; 0x2110 <gfx_mono_draw_char+0x6c>
	default:
		/* Unsupported mode, call assert */
		Assert(false);
		break;
	}
}
    214a:	df 91       	pop	r29
    214c:	cf 91       	pop	r28
    214e:	1f 91       	pop	r17
    2150:	0f 91       	pop	r16
    2152:	ff 90       	pop	r15
    2154:	ef 90       	pop	r14
    2156:	df 90       	pop	r13
    2158:	cf 90       	pop	r12
    215a:	bf 90       	pop	r11
    215c:	af 90       	pop	r10
    215e:	08 95       	ret

00002160 <gfx_mono_draw_string>:
 * \param y         Y coordinate on screen.
 * \param font      Font to draw string in
 */
void gfx_mono_draw_string(const char *str, gfx_coord_t x, gfx_coord_t y,
		const struct font *font)
{
    2160:	df 92       	push	r13
    2162:	ef 92       	push	r14
    2164:	ff 92       	push	r15
    2166:	0f 93       	push	r16
    2168:	1f 93       	push	r17
    216a:	cf 93       	push	r28
    216c:	df 93       	push	r29
    216e:	d6 2e       	mov	r13, r22
    2170:	04 2f       	mov	r16, r20
    2172:	79 01       	movw	r14, r18
    2174:	ec 01       	movw	r28, r24
    2176:	16 2f       	mov	r17, r22
	Assert(font != NULL);

	/* Draw characters until trailing null byte */
	do {
		/* Handle '\n' as newline, draw normal characters. */
		if (*str == '\n') {
    2178:	89 91       	ld	r24, Y+
    217a:	8a 30       	cpi	r24, 0x0A	; 10
    217c:	31 f4       	brne	.+12     	; 0x218a <gfx_mono_draw_string+0x2a>
			x = start_of_string_position_x;
			y += font->height + 1;
    217e:	f7 01       	movw	r30, r14
    2180:	84 81       	ldd	r24, Z+4	; 0x04
    2182:	8f 5f       	subi	r24, 0xFF	; 255
    2184:	08 0f       	add	r16, r24

	/* Draw characters until trailing null byte */
	do {
		/* Handle '\n' as newline, draw normal characters. */
		if (*str == '\n') {
			x = start_of_string_position_x;
    2186:	1d 2d       	mov	r17, r13
    2188:	09 c0       	rjmp	.+18     	; 0x219c <gfx_mono_draw_string+0x3c>
			y += font->height + 1;
		} else if (*str == '\r') {
    218a:	8d 30       	cpi	r24, 0x0D	; 13
    218c:	39 f0       	breq	.+14     	; 0x219c <gfx_mono_draw_string+0x3c>
			/* Skip '\r' characters. */
		} else {
			gfx_mono_draw_char(*str, x, y, font);
    218e:	97 01       	movw	r18, r14
    2190:	40 2f       	mov	r20, r16
    2192:	61 2f       	mov	r22, r17
    2194:	87 df       	rcall	.-242    	; 0x20a4 <gfx_mono_draw_char>
			x += font->width;
    2196:	f7 01       	movw	r30, r14
    2198:	83 81       	ldd	r24, Z+3	; 0x03
    219a:	18 0f       	add	r17, r24
		}
	} while (*(++str));
    219c:	88 81       	ld	r24, Y
    219e:	81 11       	cpse	r24, r1
    21a0:	eb cf       	rjmp	.-42     	; 0x2178 <gfx_mono_draw_string+0x18>
}
    21a2:	df 91       	pop	r29
    21a4:	cf 91       	pop	r28
    21a6:	1f 91       	pop	r17
    21a8:	0f 91       	pop	r16
    21aa:	ff 90       	pop	r15
    21ac:	ef 90       	pop	r14
    21ae:	df 90       	pop	r13
    21b0:	08 95       	ret

000021b2 <ioport_configure_port_pin>:
#include "ioport_compat.h"

#if defined(IOPORT_XMEGA_COMPAT)
void ioport_configure_port_pin(void *port, pin_mask_t pin_mask,
		port_pin_flags_t flags)
{
    21b2:	cf 93       	push	r28
    21b4:	df 93       	push	r29
    21b6:	fc 01       	movw	r30, r24
	uint8_t pin;

	for (pin = 0; pin < 8; pin++) {
		if (pin_mask & (1 << pin)) {
			*((uint8_t *)port + PORT_PIN0CTRL + pin) = flags >> 8;
    21b8:	20 e0       	ldi	r18, 0x00	; 0
    21ba:	30 e0       	ldi	r19, 0x00	; 0
		port_pin_flags_t flags)
{
	uint8_t pin;

	for (pin = 0; pin < 8; pin++) {
		if (pin_mask & (1 << pin)) {
    21bc:	c6 2f       	mov	r28, r22
    21be:	d0 e0       	ldi	r29, 0x00	; 0
    21c0:	de 01       	movw	r26, r28
    21c2:	02 2e       	mov	r0, r18
    21c4:	02 c0       	rjmp	.+4      	; 0x21ca <ioport_configure_port_pin+0x18>
    21c6:	b5 95       	asr	r27
    21c8:	a7 95       	ror	r26
    21ca:	0a 94       	dec	r0
    21cc:	e2 f7       	brpl	.-8      	; 0x21c6 <ioport_configure_port_pin+0x14>
    21ce:	a0 fd       	sbrc	r26, 0
			*((uint8_t *)port + PORT_PIN0CTRL + pin) = flags >> 8;
    21d0:	50 8b       	std	Z+16, r21	; 0x10
    21d2:	2f 5f       	subi	r18, 0xFF	; 255
    21d4:	3f 4f       	sbci	r19, 0xFF	; 255
    21d6:	31 96       	adiw	r30, 0x01	; 1
void ioport_configure_port_pin(void *port, pin_mask_t pin_mask,
		port_pin_flags_t flags)
{
	uint8_t pin;

	for (pin = 0; pin < 8; pin++) {
    21d8:	28 30       	cpi	r18, 0x08	; 8
    21da:	31 05       	cpc	r19, r1
    21dc:	89 f7       	brne	.-30     	; 0x21c0 <ioport_configure_port_pin+0xe>
		if (pin_mask & (1 << pin)) {
			*((uint8_t *)port + PORT_PIN0CTRL + pin) = flags >> 8;
		}
	}
	/* Select direction and initial pin state */
	if (flags & IOPORT_DIR_OUTPUT) {
    21de:	40 ff       	sbrs	r20, 0
    21e0:	0a c0       	rjmp	.+20     	; 0x21f6 <ioport_configure_port_pin+0x44>
		if (flags & IOPORT_INIT_HIGH) {
    21e2:	41 ff       	sbrs	r20, 1
    21e4:	03 c0       	rjmp	.+6      	; 0x21ec <ioport_configure_port_pin+0x3a>
			*((uint8_t *)port + PORT_OUTSET) = pin_mask;
    21e6:	fc 01       	movw	r30, r24
    21e8:	65 83       	std	Z+5, r22	; 0x05
    21ea:	02 c0       	rjmp	.+4      	; 0x21f0 <ioport_configure_port_pin+0x3e>
		} else {
			*((uint8_t *)port + PORT_OUTCLR) = pin_mask;
    21ec:	fc 01       	movw	r30, r24
    21ee:	66 83       	std	Z+6, r22	; 0x06
		}

		*((uint8_t *)port + PORT_DIRSET) = pin_mask;
    21f0:	fc 01       	movw	r30, r24
    21f2:	61 83       	std	Z+1, r22	; 0x01
    21f4:	02 c0       	rjmp	.+4      	; 0x21fa <ioport_configure_port_pin+0x48>
	} else {
		*((uint8_t *)port + PORT_DIRCLR) = pin_mask;
    21f6:	fc 01       	movw	r30, r24
    21f8:	62 83       	std	Z+2, r22	; 0x02
	}
}
    21fa:	df 91       	pop	r29
    21fc:	cf 91       	pop	r28
    21fe:	08 95       	ret

00002200 <board_init>:
 * \param flags Bitmask of flags specifying additional configuration
 * parameters.
 */
static inline void ioport_configure_pin(port_pin_t pin, port_pin_flags_t flags)
{
	ioport_configure_port_pin(arch_ioport_pin_to_base(pin),
    2200:	43 e0       	ldi	r20, 0x03	; 3
    2202:	50 e0       	ldi	r21, 0x00	; 0
    2204:	61 e0       	ldi	r22, 0x01	; 1
    2206:	80 ee       	ldi	r24, 0xE0	; 224
    2208:	97 e0       	ldi	r25, 0x07	; 7
    220a:	d3 df       	rcall	.-90     	; 0x21b2 <ioport_configure_port_pin>
    220c:	43 e0       	ldi	r20, 0x03	; 3
    220e:	50 e0       	ldi	r21, 0x00	; 0
    2210:	62 e0       	ldi	r22, 0x02	; 2
    2212:	80 ee       	ldi	r24, 0xE0	; 224
    2214:	97 e0       	ldi	r25, 0x07	; 7
    2216:	cd df       	rcall	.-102    	; 0x21b2 <ioport_configure_port_pin>
    2218:	43 e0       	ldi	r20, 0x03	; 3
    221a:	50 e0       	ldi	r21, 0x00	; 0
    221c:	60 e1       	ldi	r22, 0x10	; 16
    221e:	80 e6       	ldi	r24, 0x60	; 96
    2220:	96 e0       	ldi	r25, 0x06	; 6
    2222:	c7 df       	rcall	.-114    	; 0x21b2 <ioport_configure_port_pin>
    2224:	41 e0       	ldi	r20, 0x01	; 1
    2226:	50 e4       	ldi	r21, 0x40	; 64
    2228:	60 e2       	ldi	r22, 0x20	; 32
    222a:	80 e6       	ldi	r24, 0x60	; 96
    222c:	96 e0       	ldi	r25, 0x06	; 6
    222e:	c1 df       	rcall	.-126    	; 0x21b2 <ioport_configure_port_pin>
    2230:	40 e0       	ldi	r20, 0x00	; 0
    2232:	5b e1       	ldi	r21, 0x1B	; 27
    2234:	60 e2       	ldi	r22, 0x20	; 32
    2236:	80 e8       	ldi	r24, 0x80	; 128
    2238:	96 e0       	ldi	r25, 0x06	; 6
    223a:	bb df       	rcall	.-138    	; 0x21b2 <ioport_configure_port_pin>
    223c:	40 e0       	ldi	r20, 0x00	; 0
    223e:	5b e1       	ldi	r21, 0x1B	; 27
    2240:	62 e0       	ldi	r22, 0x02	; 2
    2242:	80 ea       	ldi	r24, 0xA0	; 160
    2244:	96 e0       	ldi	r25, 0x06	; 6
    2246:	b5 df       	rcall	.-150    	; 0x21b2 <ioport_configure_port_pin>
    2248:	40 e0       	ldi	r20, 0x00	; 0
    224a:	5b e1       	ldi	r21, 0x1B	; 27
    224c:	64 e0       	ldi	r22, 0x04	; 4
    224e:	80 ea       	ldi	r24, 0xA0	; 160
    2250:	96 e0       	ldi	r25, 0x06	; 6
    2252:	af df       	rcall	.-162    	; 0x21b2 <ioport_configure_port_pin>
    2254:	43 e0       	ldi	r20, 0x03	; 3
    2256:	50 e0       	ldi	r21, 0x00	; 0
    2258:	62 e0       	ldi	r22, 0x02	; 2
    225a:	80 e6       	ldi	r24, 0x60	; 96
    225c:	96 e0       	ldi	r25, 0x06	; 6
    225e:	a9 df       	rcall	.-174    	; 0x21b2 <ioport_configure_port_pin>
    2260:	43 e0       	ldi	r20, 0x03	; 3
    2262:	50 e0       	ldi	r21, 0x00	; 0
    2264:	68 e0       	ldi	r22, 0x08	; 8
    2266:	80 e6       	ldi	r24, 0x60	; 96
    2268:	96 e0       	ldi	r25, 0x06	; 6
    226a:	a3 df       	rcall	.-186    	; 0x21b2 <ioport_configure_port_pin>
    226c:	43 e0       	ldi	r20, 0x03	; 3
    226e:	50 e0       	ldi	r21, 0x00	; 0
    2270:	68 e0       	ldi	r22, 0x08	; 8
    2272:	80 ea       	ldi	r24, 0xA0	; 160
    2274:	96 e0       	ldi	r25, 0x06	; 6
    2276:	9d df       	rcall	.-198    	; 0x21b2 <ioport_configure_port_pin>
    2278:	43 e0       	ldi	r20, 0x03	; 3
    227a:	50 e0       	ldi	r21, 0x00	; 0
    227c:	61 e0       	ldi	r22, 0x01	; 1
    227e:	80 e6       	ldi	r24, 0x60	; 96
    2280:	96 e0       	ldi	r25, 0x06	; 6
    2282:	97 df       	rcall	.-210    	; 0x21b2 <ioport_configure_port_pin>
    2284:	43 e0       	ldi	r20, 0x03	; 3
    2286:	50 e0       	ldi	r21, 0x00	; 0
    2288:	68 e0       	ldi	r22, 0x08	; 8
    228a:	80 e0       	ldi	r24, 0x00	; 0
    228c:	96 e0       	ldi	r25, 0x06	; 6
    228e:	91 df       	rcall	.-222    	; 0x21b2 <ioport_configure_port_pin>
    2290:	41 e0       	ldi	r20, 0x01	; 1
    2292:	50 e0       	ldi	r21, 0x00	; 0
    2294:	60 e1       	ldi	r22, 0x10	; 16
    2296:	80 e8       	ldi	r24, 0x80	; 128
    2298:	96 e0       	ldi	r25, 0x06	; 6
    229a:	8b df       	rcall	.-234    	; 0x21b2 <ioport_configure_port_pin>
    229c:	43 e0       	ldi	r20, 0x03	; 3
    229e:	50 e0       	ldi	r21, 0x00	; 0
    22a0:	62 e0       	ldi	r22, 0x02	; 2
    22a2:	80 e6       	ldi	r24, 0x60	; 96
    22a4:	96 e0       	ldi	r25, 0x06	; 6
    22a6:	85 df       	rcall	.-246    	; 0x21b2 <ioport_configure_port_pin>
    22a8:	43 e0       	ldi	r20, 0x03	; 3
    22aa:	50 e0       	ldi	r21, 0x00	; 0
    22ac:	68 e0       	ldi	r22, 0x08	; 8
    22ae:	80 e6       	ldi	r24, 0x60	; 96
    22b0:	96 e0       	ldi	r25, 0x06	; 6
    22b2:	7f df       	rcall	.-258    	; 0x21b2 <ioport_configure_port_pin>
    22b4:	40 e0       	ldi	r20, 0x00	; 0
    22b6:	50 e0       	ldi	r21, 0x00	; 0
    22b8:	64 e0       	ldi	r22, 0x04	; 4
    22ba:	80 e6       	ldi	r24, 0x60	; 96
    22bc:	96 e0       	ldi	r25, 0x06	; 6
    22be:	79 df       	rcall	.-270    	; 0x21b2 <ioport_configure_port_pin>
    22c0:	43 e0       	ldi	r20, 0x03	; 3
    22c2:	50 e0       	ldi	r21, 0x00	; 0
    22c4:	60 e1       	ldi	r22, 0x10	; 16
    22c6:	80 ea       	ldi	r24, 0xA0	; 160
    22c8:	96 e0       	ldi	r25, 0x06	; 6
    22ca:	73 df       	rcall	.-282    	; 0x21b2 <ioport_configure_port_pin>
    22cc:	40 e0       	ldi	r20, 0x00	; 0
    22ce:	50 e0       	ldi	r21, 0x00	; 0
    22d0:	61 e0       	ldi	r22, 0x01	; 1
    22d2:	80 e0       	ldi	r24, 0x00	; 0
    22d4:	96 e0       	ldi	r25, 0x06	; 6
    22d6:	6d df       	rcall	.-294    	; 0x21b2 <ioport_configure_port_pin>
    22d8:	40 e0       	ldi	r20, 0x00	; 0
    22da:	50 e0       	ldi	r21, 0x00	; 0
    22dc:	64 e0       	ldi	r22, 0x04	; 4
    22de:	80 e0       	ldi	r24, 0x00	; 0
    22e0:	96 e0       	ldi	r25, 0x06	; 6
    22e2:	67 df       	rcall	.-306    	; 0x21b2 <ioport_configure_port_pin>
    22e4:	40 e0       	ldi	r20, 0x00	; 0
    22e6:	50 e0       	ldi	r21, 0x00	; 0
    22e8:	62 e0       	ldi	r22, 0x02	; 2
    22ea:	80 e2       	ldi	r24, 0x20	; 32
    22ec:	96 e0       	ldi	r25, 0x06	; 6
    22ee:	61 df       	rcall	.-318    	; 0x21b2 <ioport_configure_port_pin>
    22f0:	43 e0       	ldi	r20, 0x03	; 3
    22f2:	50 e0       	ldi	r21, 0x00	; 0
    22f4:	68 e0       	ldi	r22, 0x08	; 8
    22f6:	80 e4       	ldi	r24, 0x40	; 64
    22f8:	96 e0       	ldi	r25, 0x06	; 6
    22fa:	5b df       	rcall	.-330    	; 0x21b2 <ioport_configure_port_pin>
    22fc:	40 e0       	ldi	r20, 0x00	; 0
    22fe:	50 e0       	ldi	r21, 0x00	; 0
    2300:	64 e0       	ldi	r22, 0x04	; 4
    2302:	80 e4       	ldi	r24, 0x40	; 64
    2304:	96 e0       	ldi	r25, 0x06	; 6
    2306:	55 df       	rcall	.-342    	; 0x21b2 <ioport_configure_port_pin>
    2308:	43 e0       	ldi	r20, 0x03	; 3
    230a:	50 e0       	ldi	r21, 0x00	; 0
    230c:	68 e0       	ldi	r22, 0x08	; 8
    230e:	80 e6       	ldi	r24, 0x60	; 96
    2310:	96 e0       	ldi	r25, 0x06	; 6
    2312:	4f df       	rcall	.-354    	; 0x21b2 <ioport_configure_port_pin>
    2314:	40 e0       	ldi	r20, 0x00	; 0
    2316:	50 e0       	ldi	r21, 0x00	; 0
    2318:	64 e0       	ldi	r22, 0x04	; 4
    231a:	80 e6       	ldi	r24, 0x60	; 96
    231c:	96 e0       	ldi	r25, 0x06	; 6
    231e:	49 df       	rcall	.-366    	; 0x21b2 <ioport_configure_port_pin>
    2320:	43 e0       	ldi	r20, 0x03	; 3
    2322:	50 e0       	ldi	r21, 0x00	; 0
    2324:	68 e0       	ldi	r22, 0x08	; 8
    2326:	80 e8       	ldi	r24, 0x80	; 128
    2328:	96 e0       	ldi	r25, 0x06	; 6
    232a:	43 df       	rcall	.-378    	; 0x21b2 <ioport_configure_port_pin>
    232c:	40 e0       	ldi	r20, 0x00	; 0
    232e:	50 e0       	ldi	r21, 0x00	; 0
    2330:	64 e0       	ldi	r22, 0x04	; 4
    2332:	80 e8       	ldi	r24, 0x80	; 128
    2334:	96 e0       	ldi	r25, 0x06	; 6
    2336:	3d cf       	rjmp	.-390    	; 0x21b2 <ioport_configure_port_pin>
    2338:	08 95       	ret

0000233a <toggle_buzzer>:
}

long calculate_distance_cm(uint16_t pulse_duration)
{
	return (pulse_duration * 0.01715) / 2;
}
    233a:	80 91 67 22 	lds	r24, 0x2267	; 0x802267 <buzzer_active>
    233e:	88 23       	and	r24, r24
    2340:	39 f0       	breq	.+14     	; 0x2350 <toggle_buzzer+0x16>
    2342:	80 91 64 22 	lds	r24, 0x2264	; 0x802264 <close_range_active>
    2346:	81 11       	cpse	r24, r1
    2348:	03 c0       	rjmp	.+6      	; 0x2350 <toggle_buzzer+0x16>
    234a:	81 e0       	ldi	r24, 0x01	; 1
    234c:	80 93 47 06 	sts	0x0647, r24	; 0x800647 <__TEXT_REGION_LENGTH__+0x700647>
    2350:	08 95       	ret

00002352 <setup_main_timer>:

void setup_main_timer(void)
{
	tc_enable(&TCC0);
    2352:	80 e0       	ldi	r24, 0x00	; 0
    2354:	98 e0       	ldi	r25, 0x08	; 8
    2356:	a4 da       	rcall	.-2744   	; 0x18a0 <tc_enable>
 * \param tc Pointer to TC module.
 * \param wgm : waveform generator
 */
static inline void tc_set_wgm(volatile void *tc, enum tc_wg_mode_t wgm)
{
	((TC0_t *)tc)->CTRLB = (((TC0_t *)tc)->CTRLB & ~TC0_WGMODE_gm) | wgm;
    2358:	e0 e0       	ldi	r30, 0x00	; 0
    235a:	f8 e0       	ldi	r31, 0x08	; 8
    235c:	81 81       	ldd	r24, Z+1	; 0x01
    235e:	88 7f       	andi	r24, 0xF8	; 248
    2360:	81 83       	std	Z+1, r24	; 0x01
 * \param tc Pointer to TC module.
 * \param per_value Period value : PER
 */
static inline void tc_write_period(volatile void *tc, uint16_t per_value)
{
	((TC0_t *)tc)->PER = per_value;
    2362:	8f ef       	ldi	r24, 0xFF	; 255
    2364:	9f ef       	ldi	r25, 0xFF	; 255
    2366:	86 a3       	std	Z+38, r24	; 0x26
    2368:	97 a3       	std	Z+39, r25	; 0x27
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
	((TC0_t *)tc)->CTRLA =
			(((TC0_t *)tc)->CTRLA & ~TC0_CLKSEL_gm) |
    236a:	80 81       	ld	r24, Z
 * \note Configuring the clock also starts the timer
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
	((TC0_t *)tc)->CTRLA =
    236c:	80 7f       	andi	r24, 0xF0	; 240
    236e:	81 60       	ori	r24, 0x01	; 1
    2370:	80 83       	st	Z, r24
    2372:	08 95       	ret

00002374 <setup_buzzer_timer>:
	tc_write_period(&TCC0, 0xFFFF);
	tc_write_clock_source(&TCC0, TC_CLKSEL_DIV1_gc); // Tanpa prescaler, setiap tick 0.5 s
}

void setup_buzzer_timer(void)
{
    2374:	cf 93       	push	r28
    2376:	df 93       	push	r29
	tc_enable(&TCC1);
    2378:	80 e4       	ldi	r24, 0x40	; 64
    237a:	98 e0       	ldi	r25, 0x08	; 8
    237c:	91 da       	rcall	.-2782   	; 0x18a0 <tc_enable>
 * \param tc Pointer to TC module.
 * \param wgm : waveform generator
 */
static inline void tc_set_wgm(volatile void *tc, enum tc_wg_mode_t wgm)
{
	((TC0_t *)tc)->CTRLB = (((TC0_t *)tc)->CTRLB & ~TC0_WGMODE_gm) | wgm;
    237e:	c0 e4       	ldi	r28, 0x40	; 64
    2380:	d8 e0       	ldi	r29, 0x08	; 8
    2382:	89 81       	ldd	r24, Y+1	; 0x01
    2384:	88 7f       	andi	r24, 0xF8	; 248
    2386:	89 83       	std	Y+1, r24	; 0x01
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
	((TC0_t *)tc)->CTRLA =
			(((TC0_t *)tc)->CTRLA & ~TC0_CLKSEL_gm) |
    2388:	88 81       	ld	r24, Y
 * \note Configuring the clock also starts the timer
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
	((TC0_t *)tc)->CTRLA =
    238a:	80 7f       	andi	r24, 0xF0	; 240
    238c:	85 60       	ori	r24, 0x05	; 5
    238e:	88 83       	st	Y, r24
	tc_set_wgm(&TCC1, TC_WG_NORMAL);
	tc_write_clock_source(&TCC1, TC_CLKSEL_DIV64_gc); // Prescaler untuk kontrol frekuensi buzzer
	tc_set_overflow_interrupt_callback(&TCC1, toggle_buzzer);
    2390:	6d e9       	ldi	r22, 0x9D	; 157
    2392:	71 e1       	ldi	r23, 0x11	; 17
    2394:	80 e4       	ldi	r24, 0x40	; 64
    2396:	98 e0       	ldi	r25, 0x08	; 8
    2398:	f4 da       	rcall	.-2584   	; 0x1982 <tc_set_overflow_interrupt_callback>
 * \note  Configures OVFINTLVL in INTCTRLA
 */
static inline void tc_set_overflow_interrupt_level(volatile void *tc,
		enum TC_INT_LEVEL_t level)
{
	((TC0_t *)tc)->INTCTRLA = ((TC0_t *)tc)->INTCTRLA & ~TC0_OVFINTLVL_gm;
    239a:	8e 81       	ldd	r24, Y+6	; 0x06
    239c:	8c 7f       	andi	r24, 0xFC	; 252
    239e:	8e 83       	std	Y+6, r24	; 0x06
	((TC0_t *)tc)->INTCTRLA =
			((TC0_t *)tc)->INTCTRLA | (level << TC0_OVFINTLVL_gp);
    23a0:	8e 81       	ldd	r24, Y+6	; 0x06
 */
static inline void tc_set_overflow_interrupt_level(volatile void *tc,
		enum TC_INT_LEVEL_t level)
{
	((TC0_t *)tc)->INTCTRLA = ((TC0_t *)tc)->INTCTRLA & ~TC0_OVFINTLVL_gm;
	((TC0_t *)tc)->INTCTRLA =
    23a2:	81 60       	ori	r24, 0x01	; 1
    23a4:	8e 83       	std	Y+6, r24	; 0x06
 */
static inline void pmic_enable_level(enum pmic_level level)
{
	Assert((level & PMIC_LVL_NMI));

	PMIC.CTRL |= level;
    23a6:	e0 ea       	ldi	r30, 0xA0	; 160
    23a8:	f0 e0       	ldi	r31, 0x00	; 0
    23aa:	82 81       	ldd	r24, Z+2	; 0x02
    23ac:	81 60       	ori	r24, 0x01	; 1
    23ae:	82 83       	std	Z+2, r24	; 0x02
	tc_set_overflow_interrupt_level(&TCC1, TC_INT_LVL_LO);
	pmic_enable_level(PMIC_LVL_LOW);
	PORTC.DIRSET = BUZZER_PIN;  // Set PC0 sebagai output untuk buzzer
    23b0:	81 e0       	ldi	r24, 0x01	; 1
    23b2:	80 93 41 06 	sts	0x0641, r24	; 0x800641 <__TEXT_REGION_LENGTH__+0x700641>
}
    23b6:	df 91       	pop	r29
    23b8:	cf 91       	pop	r28
    23ba:	08 95       	ret

000023bc <control_buzzer>:

// Fungsi kontrol buzzer berdasarkan jarak dan penguncian
void control_buzzer(long distance_cm)
{
    23bc:	0f 93       	push	r16
    23be:	1f 93       	push	r17
	if (distance_cm > MAX_RANGE) {
    23c0:	6c 30       	cpi	r22, 0x0C	; 12
    23c2:	71 05       	cpc	r23, r1
    23c4:	81 05       	cpc	r24, r1
    23c6:	91 05       	cpc	r25, r1
    23c8:	24 f0       	brlt	.+8      	; 0x23d2 <control_buzzer+0x16>
		buzzer_locked = false;    // Reset penguncian jika di luar jarak maksimal
    23ca:	10 92 65 22 	sts	0x2265, r1	; 0x802265 <buzzer_locked>
		buzzer_triggered = false; // Reset trigger
    23ce:	10 92 66 22 	sts	0x2266, r1	; 0x802266 <buzzer_triggered>
	}

	if (distance_cm > 0 && distance_cm <= CLOSE_RANGE && !buzzer_triggered && !buzzer_locked) {
    23d2:	8b 01       	movw	r16, r22
    23d4:	9c 01       	movw	r18, r24
    23d6:	01 50       	subi	r16, 0x01	; 1
    23d8:	11 09       	sbc	r17, r1
    23da:	21 09       	sbc	r18, r1
    23dc:	31 09       	sbc	r19, r1
    23de:	03 30       	cpi	r16, 0x03	; 3
    23e0:	11 05       	cpc	r17, r1
    23e2:	21 05       	cpc	r18, r1
    23e4:	31 05       	cpc	r19, r1
    23e6:	18 f5       	brcc	.+70     	; 0x242e <control_buzzer+0x72>
    23e8:	20 91 66 22 	lds	r18, 0x2266	; 0x802266 <buzzer_triggered>
    23ec:	21 11       	cpse	r18, r1
    23ee:	1f c0       	rjmp	.+62     	; 0x242e <control_buzzer+0x72>
    23f0:	20 91 65 22 	lds	r18, 0x2265	; 0x802265 <buzzer_locked>
    23f4:	21 11       	cpse	r18, r1
    23f6:	1b c0       	rjmp	.+54     	; 0x242e <control_buzzer+0x72>
		// Jarak dekat: bunyi kontinu selama 2,5 detik tanpa mengganggu timer
		buzzer_triggered = true;
    23f8:	81 e0       	ldi	r24, 0x01	; 1
    23fa:	80 93 66 22 	sts	0x2266, r24	; 0x802266 <buzzer_triggered>
		buzzer_locked = true;
    23fe:	80 93 65 22 	sts	0x2265, r24	; 0x802265 <buzzer_locked>
		close_range_active = true;  // Aktifkan mode jarak dekat
    2402:	80 93 64 22 	sts	0x2264, r24	; 0x802264 <close_range_active>
		buzzer_active = false;      // Nonaktifkan toggle timer TCC1 sementara
    2406:	10 92 67 22 	sts	0x2267, r1	; 0x802267 <buzzer_active>
		PORTC.OUTSET = BUZZER_PIN;  // Nyalakan buzzer kontinu
    240a:	80 93 45 06 	sts	0x0645, r24	; 0x800645 <__TEXT_REGION_LENGTH__+0x700645>
    240e:	8a ef       	ldi	r24, 0xFA	; 250
    2410:	90 e0       	ldi	r25, 0x00	; 0
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    2412:	e7 e8       	ldi	r30, 0x87	; 135
    2414:	f3 e1       	ldi	r31, 0x13	; 19
    2416:	31 97       	sbiw	r30, 0x01	; 1
    2418:	f1 f7       	brne	.-4      	; 0x2416 <control_buzzer+0x5a>
    241a:	00 c0       	rjmp	.+0      	; 0x241c <control_buzzer+0x60>
    241c:	00 00       	nop
    241e:	01 97       	sbiw	r24, 0x01	; 1

		// Timer delay tanpa mengganggu interrupt timer lain
		for (uint16_t i = 0; i < (CLOSE_BUZZER_DURATION / 10); i++) {
    2420:	c1 f7       	brne	.-16     	; 0x2412 <control_buzzer+0x56>
			_delay_ms(10);  // Durasi total 2,5 detik
		}
		
		PORTC.OUTCLR = BUZZER_PIN;   // Matikan buzzer setelah 2,5 detik
    2422:	81 e0       	ldi	r24, 0x01	; 1
    2424:	80 93 46 06 	sts	0x0646, r24	; 0x800646 <__TEXT_REGION_LENGTH__+0x700646>
		close_range_active = false;  // Nonaktifkan mode jarak dekat
    2428:	10 92 64 22 	sts	0x2264, r1	; 0x802264 <close_range_active>
    242c:	71 c0       	rjmp	.+226    	; 0x2510 <control_buzzer+0x154>
	}
	else if (!buzzer_locked && distance_cm > CLOSE_RANGE && distance_cm <= MID_RANGE) {
    242e:	20 91 65 22 	lds	r18, 0x2265	; 0x802265 <buzzer_locked>
    2432:	21 11       	cpse	r18, r1
    2434:	1d c0       	rjmp	.+58     	; 0x2470 <control_buzzer+0xb4>
    2436:	64 30       	cpi	r22, 0x04	; 4
    2438:	71 05       	cpc	r23, r1
    243a:	81 05       	cpc	r24, r1
    243c:	91 05       	cpc	r25, r1
    243e:	c4 f0       	brlt	.+48     	; 0x2470 <control_buzzer+0xb4>
    2440:	66 30       	cpi	r22, 0x06	; 6
    2442:	71 05       	cpc	r23, r1
    2444:	81 05       	cpc	r24, r1
    2446:	91 05       	cpc	r25, r1
    2448:	0c f0       	brlt	.+2      	; 0x244c <control_buzzer+0x90>
    244a:	58 c0       	rjmp	.+176    	; 0x24fc <control_buzzer+0x140>
		// Jarak menengah: aktifkan buzzer dengan periode cepat
		buzzer_active = true;
    244c:	81 e0       	ldi	r24, 0x01	; 1
    244e:	80 93 67 22 	sts	0x2267, r24	; 0x802267 <buzzer_active>
		buzzer_period = 2000;  // Periode cepat (~1 ms)
    2452:	80 ed       	ldi	r24, 0xD0	; 208
    2454:	97 e0       	ldi	r25, 0x07	; 7
    2456:	80 93 62 22 	sts	0x2262, r24	; 0x802262 <buzzer_period>
    245a:	90 93 63 22 	sts	0x2263, r25	; 0x802263 <buzzer_period+0x1>
		tc_write_period(&TCC1, buzzer_period);
    245e:	80 91 62 22 	lds	r24, 0x2262	; 0x802262 <buzzer_period>
    2462:	90 91 63 22 	lds	r25, 0x2263	; 0x802263 <buzzer_period+0x1>
 * \param tc Pointer to TC module.
 * \param per_value Period value : PER
 */
static inline void tc_write_period(volatile void *tc, uint16_t per_value)
{
	((TC0_t *)tc)->PER = per_value;
    2466:	80 93 66 08 	sts	0x0866, r24	; 0x800866 <__TEXT_REGION_LENGTH__+0x700866>
    246a:	90 93 67 08 	sts	0x0867, r25	; 0x800867 <__TEXT_REGION_LENGTH__+0x700867>
    246e:	50 c0       	rjmp	.+160    	; 0x2510 <control_buzzer+0x154>
	}
	else if (!buzzer_locked && distance_cm > MID_RANGE && distance_cm <= FAR_RANGE) {
    2470:	20 91 65 22 	lds	r18, 0x2265	; 0x802265 <buzzer_locked>
    2474:	21 11       	cpse	r18, r1
    2476:	1c c0       	rjmp	.+56     	; 0x24b0 <control_buzzer+0xf4>
    2478:	66 30       	cpi	r22, 0x06	; 6
    247a:	71 05       	cpc	r23, r1
    247c:	81 05       	cpc	r24, r1
    247e:	91 05       	cpc	r25, r1
    2480:	bc f0       	brlt	.+46     	; 0x24b0 <control_buzzer+0xf4>
    2482:	69 30       	cpi	r22, 0x09	; 9
    2484:	71 05       	cpc	r23, r1
    2486:	81 05       	cpc	r24, r1
    2488:	91 05       	cpc	r25, r1
    248a:	ec f5       	brge	.+122    	; 0x2506 <control_buzzer+0x14a>
		// Jarak jauh: aktifkan buzzer dengan periode menengah
		buzzer_active = true;
    248c:	81 e0       	ldi	r24, 0x01	; 1
    248e:	80 93 67 22 	sts	0x2267, r24	; 0x802267 <buzzer_active>
		buzzer_period = 5000;  // Periode menengah (~2.5 ms)
    2492:	88 e8       	ldi	r24, 0x88	; 136
    2494:	93 e1       	ldi	r25, 0x13	; 19
    2496:	80 93 62 22 	sts	0x2262, r24	; 0x802262 <buzzer_period>
    249a:	90 93 63 22 	sts	0x2263, r25	; 0x802263 <buzzer_period+0x1>
		tc_write_period(&TCC1, buzzer_period);
    249e:	80 91 62 22 	lds	r24, 0x2262	; 0x802262 <buzzer_period>
    24a2:	90 91 63 22 	lds	r25, 0x2263	; 0x802263 <buzzer_period+0x1>
    24a6:	80 93 66 08 	sts	0x0866, r24	; 0x800866 <__TEXT_REGION_LENGTH__+0x700866>
    24aa:	90 93 67 08 	sts	0x0867, r25	; 0x800867 <__TEXT_REGION_LENGTH__+0x700867>
    24ae:	30 c0       	rjmp	.+96     	; 0x2510 <control_buzzer+0x154>
	}
	else if (!buzzer_locked && distance_cm > FAR_RANGE && distance_cm <= MAX_RANGE) {
    24b0:	20 91 65 22 	lds	r18, 0x2265	; 0x802265 <buzzer_locked>
    24b4:	21 11       	cpse	r18, r1
    24b6:	1c c0       	rjmp	.+56     	; 0x24f0 <control_buzzer+0x134>
    24b8:	69 30       	cpi	r22, 0x09	; 9
    24ba:	71 05       	cpc	r23, r1
    24bc:	81 05       	cpc	r24, r1
    24be:	91 05       	cpc	r25, r1
    24c0:	bc f0       	brlt	.+46     	; 0x24f0 <control_buzzer+0x134>
    24c2:	6c 30       	cpi	r22, 0x0C	; 12
    24c4:	71 05       	cpc	r23, r1
    24c6:	81 05       	cpc	r24, r1
    24c8:	91 05       	cpc	r25, r1
    24ca:	94 f4       	brge	.+36     	; 0x24f0 <control_buzzer+0x134>
		// Jarak jauh maksimum: aktifkan buzzer dengan periode lambat
		buzzer_active = true;
    24cc:	81 e0       	ldi	r24, 0x01	; 1
    24ce:	80 93 67 22 	sts	0x2267, r24	; 0x802267 <buzzer_active>
		buzzer_period = 7500;  // Periode lambat (~3.75 ms)
    24d2:	8c e4       	ldi	r24, 0x4C	; 76
    24d4:	9d e1       	ldi	r25, 0x1D	; 29
    24d6:	80 93 62 22 	sts	0x2262, r24	; 0x802262 <buzzer_period>
    24da:	90 93 63 22 	sts	0x2263, r25	; 0x802263 <buzzer_period+0x1>
		tc_write_period(&TCC1, buzzer_period);
    24de:	80 91 62 22 	lds	r24, 0x2262	; 0x802262 <buzzer_period>
    24e2:	90 91 63 22 	lds	r25, 0x2263	; 0x802263 <buzzer_period+0x1>
    24e6:	80 93 66 08 	sts	0x0866, r24	; 0x800866 <__TEXT_REGION_LENGTH__+0x700866>
    24ea:	90 93 67 08 	sts	0x0867, r25	; 0x800867 <__TEXT_REGION_LENGTH__+0x700867>
    24ee:	10 c0       	rjmp	.+32     	; 0x2510 <control_buzzer+0x154>
	}
	else {
		// Matikan buzzer jika di luar rentang atau jika dalam kondisi terkunci
		buzzer_active = false;
    24f0:	10 92 67 22 	sts	0x2267, r1	; 0x802267 <buzzer_active>
		PORTC.OUTCLR = BUZZER_PIN;
    24f4:	81 e0       	ldi	r24, 0x01	; 1
    24f6:	80 93 46 06 	sts	0x0646, r24	; 0x800646 <__TEXT_REGION_LENGTH__+0x700646>
	}
}
    24fa:	0a c0       	rjmp	.+20     	; 0x2510 <control_buzzer+0x154>
		// Jarak menengah: aktifkan buzzer dengan periode cepat
		buzzer_active = true;
		buzzer_period = 2000;  // Periode cepat (~1 ms)
		tc_write_period(&TCC1, buzzer_period);
	}
	else if (!buzzer_locked && distance_cm > MID_RANGE && distance_cm <= FAR_RANGE) {
    24fc:	20 91 65 22 	lds	r18, 0x2265	; 0x802265 <buzzer_locked>
    2500:	21 11       	cpse	r18, r1
    2502:	d6 cf       	rjmp	.-84     	; 0x24b0 <control_buzzer+0xf4>
    2504:	be cf       	rjmp	.-132    	; 0x2482 <control_buzzer+0xc6>
		// Jarak jauh: aktifkan buzzer dengan periode menengah
		buzzer_active = true;
		buzzer_period = 5000;  // Periode menengah (~2.5 ms)
		tc_write_period(&TCC1, buzzer_period);
	}
	else if (!buzzer_locked && distance_cm > FAR_RANGE && distance_cm <= MAX_RANGE) {
    2506:	20 91 65 22 	lds	r18, 0x2265	; 0x802265 <buzzer_locked>
    250a:	21 11       	cpse	r18, r1
    250c:	f1 cf       	rjmp	.-30     	; 0x24f0 <control_buzzer+0x134>
    250e:	d9 cf       	rjmp	.-78     	; 0x24c2 <control_buzzer+0x106>
	else {
		// Matikan buzzer jika di luar rentang atau jika dalam kondisi terkunci
		buzzer_active = false;
		PORTC.OUTCLR = BUZZER_PIN;
	}
}
    2510:	1f 91       	pop	r17
    2512:	0f 91       	pop	r16
    2514:	08 95       	ret

00002516 <get_dynamic_delay>:
}

// Fungsi untuk mendapatkan delay dinamis berdasarkan jarak
uint16_t get_dynamic_delay(long distance_cm)
{
	if (distance_cm <= CLOSE_RANGE) {
    2516:	64 30       	cpi	r22, 0x04	; 4
    2518:	71 05       	cpc	r23, r1
    251a:	81 05       	cpc	r24, r1
    251c:	91 05       	cpc	r25, r1
    251e:	6c f0       	brlt	.+26     	; 0x253a <get_dynamic_delay+0x24>
		return 50;  // Delay lebih pendek untuk jarak dekat
	}
	else if (distance_cm <= MID_RANGE) {
    2520:	66 30       	cpi	r22, 0x06	; 6
    2522:	71 05       	cpc	r23, r1
    2524:	81 05       	cpc	r24, r1
    2526:	91 05       	cpc	r25, r1
    2528:	5c f0       	brlt	.+22     	; 0x2540 <get_dynamic_delay+0x2a>
		return 150; // Delay menengah untuk jarak menengah
	}
	else if (distance_cm <= FAR_RANGE) {
    252a:	69 30       	cpi	r22, 0x09	; 9
    252c:	71 05       	cpc	r23, r1
    252e:	81 05       	cpc	r24, r1
    2530:	91 05       	cpc	r25, r1
    2532:	4c f0       	brlt	.+18     	; 0x2546 <get_dynamic_delay+0x30>
		return 300; // Delay lebih lama untuk jarak jauh
	}
	else {
		return 500; // Delay maksimal untuk jarak di luar rentang
    2534:	84 ef       	ldi	r24, 0xF4	; 244
    2536:	91 e0       	ldi	r25, 0x01	; 1
    2538:	08 95       	ret

// Fungsi untuk mendapatkan delay dinamis berdasarkan jarak
uint16_t get_dynamic_delay(long distance_cm)
{
	if (distance_cm <= CLOSE_RANGE) {
		return 50;  // Delay lebih pendek untuk jarak dekat
    253a:	82 e3       	ldi	r24, 0x32	; 50
    253c:	90 e0       	ldi	r25, 0x00	; 0
    253e:	08 95       	ret
	}
	else if (distance_cm <= MID_RANGE) {
		return 150; // Delay menengah untuk jarak menengah
    2540:	86 e9       	ldi	r24, 0x96	; 150
    2542:	90 e0       	ldi	r25, 0x00	; 0
    2544:	08 95       	ret
	}
	else if (distance_cm <= FAR_RANGE) {
		return 300; // Delay lebih lama untuk jarak jauh
    2546:	8c e2       	ldi	r24, 0x2C	; 44
    2548:	91 e0       	ldi	r25, 0x01	; 1
	}
	else {
		return 500; // Delay maksimal untuk jarak di luar rentang
	}
}
    254a:	08 95       	ret

0000254c <delay_ms_runtime>:

// Fungsi delay runtime menggunakan loop
void delay_ms_runtime(uint16_t ms)
{
	while (ms--) {
    254c:	00 97       	sbiw	r24, 0x00	; 0
    254e:	41 f0       	breq	.+16     	; 0x2560 <delay_ms_runtime+0x14>
    2550:	e3 ef       	ldi	r30, 0xF3	; 243
    2552:	f1 e0       	ldi	r31, 0x01	; 1
    2554:	31 97       	sbiw	r30, 0x01	; 1
    2556:	f1 f7       	brne	.-4      	; 0x2554 <delay_ms_runtime+0x8>
    2558:	00 c0       	rjmp	.+0      	; 0x255a <delay_ms_runtime+0xe>
    255a:	00 00       	nop
    255c:	01 97       	sbiw	r24, 0x01	; 1
    255e:	c1 f7       	brne	.-16     	; 0x2550 <delay_ms_runtime+0x4>
    2560:	08 95       	ret

00002562 <main>:
volatile bool buzzer_locked         = false;
volatile bool close_range_active    = false;    // Menandakan mode jarak dekat aktif
volatile uint16_t buzzer_period     = 0;        // Interval delay untuk buzzer

int main(void)
{
    2562:	cf 93       	push	r28
    2564:	df 93       	push	r29
    2566:	cd b7       	in	r28, 0x3d	; 61
    2568:	de b7       	in	r29, 0x3e	; 62
    256a:	c6 5d       	subi	r28, 0xD6	; 214
    256c:	d1 09       	sbc	r29, r1
    256e:	cd bf       	out	0x3d, r28	; 61
    2570:	de bf       	out	0x3e, r29	; 62
	board_init();
    2572:	46 de       	rcall	.-884    	; 0x2200 <board_init>
	sysclk_init();
    2574:	71 dd       	rcall	.-1310   	; 0x2058 <sysclk_init>
    2576:	0e 94 7d 05 	call	0xafa	; 0xafa <gfx_mono_st7565r_init>
	gfx_mono_init();  // Inisialisasi LCD
    257a:	78 94       	sei
	cpu_irq_enable();
    257c:	80 e1       	ldi	r24, 0x10	; 16
    257e:	80 93 85 06 	sts	0x0685, r24	; 0x800685 <__TEXT_REGION_LENGTH__+0x700685>

	gpio_set_pin_high(NHD_C12832A1Z_BACKLIGHT); // Mengaktifkan backlight LCD

	setup_main_timer();
    2582:	e7 de       	rcall	.-562    	; 0x2352 <setup_main_timer>
    2584:	f7 de       	rcall	.-530    	; 0x2374 <setup_buzzer_timer>
	setup_buzzer_timer();
    2586:	0f 2e       	mov	r0, r31
    2588:	f0 e2       	ldi	r31, 0x20	; 32
	{
		uint16_t start_time = 0, end_time = 0;
		long distance_cm = 0;

		// Kirim trigger ke sensor dengan delay akurat
		PORTB.DIRSET = PIN0_bm;   // Set PB0 sebagai output untuk trigger
    258a:	ef 2e       	mov	r14, r31
    258c:	f6 e0       	ldi	r31, 0x06	; 6
    258e:	ff 2e       	mov	r15, r31
    2590:	f0 2d       	mov	r31, r0
    2592:	bb 24       	eor	r11, r11
    2594:	b3 94       	inc	r11
    2596:	c1 2c       	mov	r12, r1
    2598:	68 94       	set
 * \param tc Pointer to TC module.
 * \note Output the Counter value CNT
 */
static inline uint16_t tc_read_count(volatile void *tc)
{
	return (((TC0_t *)tc)->CNT);
    259a:	dd 24       	eor	r13, r13
    259c:	d3 f8       	bld	r13, 3
    259e:	4e 01       	movw	r8, r28
    25a0:	29 ec       	ldi	r18, 0xC9	; 201
			distance_cm = calculate_distance_cm((0xFFFF - start_time) + end_time);
		}

		// Tampilkan jarak di LCD
		char distance_str[10];
		dtostrf(distance_cm, 6, 2, distance_str); // Konversi jarak ke string
    25a2:	82 0e       	add	r8, r18
    25a4:	91 1c       	adc	r9, r1
    25a6:	0f 2e       	mov	r0, r31
    25a8:	f7 e0       	ldi	r31, 0x07	; 7
		char buffarray[200];
		snprintf(buffarray, sizeof(buffarray), "Jarak: %s cm    ", distance_str);
    25aa:	4f 2e       	mov	r4, r31
    25ac:	f0 e2       	ldi	r31, 0x20	; 32
    25ae:	5f 2e       	mov	r5, r31
    25b0:	f0 2d       	mov	r31, r0
    25b2:	0f 2e       	mov	r0, r31
    25b4:	f8 ec       	ldi	r31, 0xC8	; 200
    25b6:	af 2e       	mov	r10, r31
    25b8:	f0 2d       	mov	r31, r0
    25ba:	ce 01       	movw	r24, r28
    25bc:	01 96       	adiw	r24, 0x01	; 1
    25be:	3c 01       	movw	r6, r24
    25c0:	f7 01       	movw	r30, r14
    25c2:	b1 82       	std	Z+1, r11	; 0x01
	{
		uint16_t start_time = 0, end_time = 0;
		long distance_cm = 0;

		// Kirim trigger ke sensor dengan delay akurat
		PORTB.DIRSET = PIN0_bm;   // Set PB0 sebagai output untuk trigger
    25c4:	b6 82       	std	Z+6, r11	; 0x06
    25c6:	00 c0       	rjmp	.+0      	; 0x25c8 <main+0x66>
		PORTB.OUTCLR = PIN0_bm;
    25c8:	00 c0       	rjmp	.+0      	; 0x25ca <main+0x68>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    25ca:	b5 82       	std	Z+5, r11	; 0x05
    25cc:	f6 e0       	ldi	r31, 0x06	; 6
		_delay_us(2);
		PORTB.OUTSET = PIN0_bm;
    25ce:	fa 95       	dec	r31
    25d0:	f1 f7       	brne	.-4      	; 0x25ce <main+0x6c>
    25d2:	00 c0       	rjmp	.+0      	; 0x25d4 <main+0x72>
    25d4:	f7 01       	movw	r30, r14
    25d6:	b6 82       	std	Z+6, r11	; 0x06
		_delay_us(10);
		PORTB.OUTCLR = PIN0_bm;
    25d8:	b2 82       	std	Z+2, r11	; 0x02
    25da:	06 c0       	rjmp	.+12     	; 0x25e8 <main+0x86>

		// Atur PB0 sebagai input untuk menerima echo
		PORTB.DIRCLR = PIN0_bm;
    25dc:	f6 01       	movw	r30, r12

		// Tunggu sampai echo naik (rising edge)
		while (!(PORTB.IN & PIN0_bm)) {
    25de:	80 a1       	ldd	r24, Z+32	; 0x20
    25e0:	91 a1       	ldd	r25, Z+33	; 0x21
    25e2:	81 36       	cpi	r24, 0x61	; 97
    25e4:	9a 4e       	sbci	r25, 0xEA	; 234
			if (tc_read_count(&TCC0) > 60000) break;
    25e6:	20 f4       	brcc	.+8      	; 0x25f0 <main+0x8e>
    25e8:	f7 01       	movw	r30, r14
    25ea:	80 85       	ldd	r24, Z+8	; 0x08

		// Atur PB0 sebagai input untuk menerima echo
		PORTB.DIRCLR = PIN0_bm;

		// Tunggu sampai echo naik (rising edge)
		while (!(PORTB.IN & PIN0_bm)) {
    25ec:	80 ff       	sbrs	r24, 0
    25ee:	f6 cf       	rjmp	.-20     	; 0x25dc <main+0x7a>
    25f0:	f6 01       	movw	r30, r12
    25f2:	20 a1       	ldd	r18, Z+32	; 0x20
    25f4:	31 a1       	ldd	r19, Z+33	; 0x21
    25f6:	06 c0       	rjmp	.+12     	; 0x2604 <main+0xa2>
    25f8:	f6 01       	movw	r30, r12
			if (tc_read_count(&TCC0) > 60000) break;
		}
		start_time = tc_read_count(&TCC0);  // Catat waktu mulai

		// Tunggu sampai echo turun (falling edge)
		while (PORTB.IN & PIN0_bm) {
    25fa:	80 a1       	ldd	r24, Z+32	; 0x20
    25fc:	91 a1       	ldd	r25, Z+33	; 0x21
    25fe:	81 36       	cpi	r24, 0x61	; 97
    2600:	9a 4e       	sbci	r25, 0xEA	; 234
			if (tc_read_count(&TCC0) > 60000) break;
    2602:	20 f4       	brcc	.+8      	; 0x260c <main+0xaa>
    2604:	f7 01       	movw	r30, r14
    2606:	80 85       	ldd	r24, Z+8	; 0x08
			if (tc_read_count(&TCC0) > 60000) break;
		}
		start_time = tc_read_count(&TCC0);  // Catat waktu mulai

		// Tunggu sampai echo turun (falling edge)
		while (PORTB.IN & PIN0_bm) {
    2608:	80 fd       	sbrc	r24, 0
    260a:	f6 cf       	rjmp	.-20     	; 0x25f8 <main+0x96>
    260c:	f6 01       	movw	r30, r12
    260e:	60 a1       	ldd	r22, Z+32	; 0x20
    2610:	71 a1       	ldd	r23, Z+33	; 0x21
    2612:	62 17       	cp	r22, r18
    2614:	73 07       	cpc	r23, r19
			if (tc_read_count(&TCC0) > 60000) break;
		}
		end_time = tc_read_count(&TCC0);  // Catat waktu selesai

		// Hitung durasi pulse
		if (end_time >= start_time) {
    2616:	c8 f0       	brcs	.+50     	; 0x264a <main+0xe8>
    2618:	62 1b       	sub	r22, r18
    261a:	73 0b       	sbc	r23, r19
	}
}

long calculate_distance_cm(uint16_t pulse_duration)
{
	return (pulse_duration * 0.01715) / 2;
    261c:	80 e0       	ldi	r24, 0x00	; 0
    261e:	90 e0       	ldi	r25, 0x00	; 0
    2620:	91 d0       	rcall	.+290    	; 0x2744 <__floatunsisf>
    2622:	28 e2       	ldi	r18, 0x28	; 40
    2624:	3e e7       	ldi	r19, 0x7E	; 126
    2626:	4c e8       	ldi	r20, 0x8C	; 140
    2628:	5c e3       	ldi	r21, 0x3C	; 60
    262a:	f2 d0       	rcall	.+484    	; 0x2810 <__mulsf3>
    262c:	20 e0       	ldi	r18, 0x00	; 0
    262e:	30 e0       	ldi	r19, 0x00	; 0
    2630:	40 e0       	ldi	r20, 0x00	; 0
    2632:	5f e3       	ldi	r21, 0x3F	; 63
    2634:	ed d0       	rcall	.+474    	; 0x2810 <__mulsf3>
    2636:	55 d0       	rcall	.+170    	; 0x26e2 <__fixsfsi>
    2638:	cd 52       	subi	r28, 0x2D	; 45
    263a:	df 4f       	sbci	r29, 0xFF	; 255
    263c:	68 83       	st	Y, r22
    263e:	79 83       	std	Y+1, r23	; 0x01
    2640:	8a 83       	std	Y+2, r24	; 0x02
    2642:	9b 83       	std	Y+3, r25	; 0x03
    2644:	c3 5d       	subi	r28, 0xD3	; 211
    2646:	d0 40       	sbci	r29, 0x00	; 0
    2648:	1a c0       	rjmp	.+52     	; 0x267e <main+0x11c>
    264a:	61 50       	subi	r22, 0x01	; 1
    264c:	71 09       	sbc	r23, r1
    264e:	62 1b       	sub	r22, r18
    2650:	73 0b       	sbc	r23, r19
    2652:	80 e0       	ldi	r24, 0x00	; 0
    2654:	90 e0       	ldi	r25, 0x00	; 0
    2656:	76 d0       	rcall	.+236    	; 0x2744 <__floatunsisf>
    2658:	28 e2       	ldi	r18, 0x28	; 40
    265a:	3e e7       	ldi	r19, 0x7E	; 126
    265c:	4c e8       	ldi	r20, 0x8C	; 140
    265e:	5c e3       	ldi	r21, 0x3C	; 60
    2660:	d7 d0       	rcall	.+430    	; 0x2810 <__mulsf3>
    2662:	20 e0       	ldi	r18, 0x00	; 0
    2664:	30 e0       	ldi	r19, 0x00	; 0
    2666:	40 e0       	ldi	r20, 0x00	; 0
    2668:	5f e3       	ldi	r21, 0x3F	; 63
    266a:	d2 d0       	rcall	.+420    	; 0x2810 <__mulsf3>
    266c:	3a d0       	rcall	.+116    	; 0x26e2 <__fixsfsi>
    266e:	cd 52       	subi	r28, 0x2D	; 45
    2670:	df 4f       	sbci	r29, 0xFF	; 255
    2672:	68 83       	st	Y, r22
    2674:	79 83       	std	Y+1, r23	; 0x01
    2676:	8a 83       	std	Y+2, r24	; 0x02
    2678:	9b 83       	std	Y+3, r25	; 0x03
    267a:	c3 5d       	subi	r28, 0xD3	; 211
    267c:	d0 40       	sbci	r29, 0x00	; 0
    267e:	cd 52       	subi	r28, 0x2D	; 45
    2680:	df 4f       	sbci	r29, 0xFF	; 255
			distance_cm = calculate_distance_cm((0xFFFF - start_time) + end_time);
		}

		// Tampilkan jarak di LCD
		char distance_str[10];
		dtostrf(distance_cm, 6, 2, distance_str); // Konversi jarak ke string
    2682:	68 81       	ld	r22, Y
    2684:	79 81       	ldd	r23, Y+1	; 0x01
    2686:	8a 81       	ldd	r24, Y+2	; 0x02
    2688:	9b 81       	ldd	r25, Y+3	; 0x03
    268a:	c3 5d       	subi	r28, 0xD3	; 211
    268c:	d0 40       	sbci	r29, 0x00	; 0
    268e:	5c d0       	rcall	.+184    	; 0x2748 <__floatsisf>
    2690:	84 01       	movw	r16, r8
    2692:	22 e0       	ldi	r18, 0x02	; 2
    2694:	46 e0       	ldi	r20, 0x06	; 6
    2696:	69 d1       	rcall	.+722    	; 0x296a <dtostrf>
    2698:	9f 92       	push	r9
    269a:	8f 92       	push	r8
		char buffarray[200];
		snprintf(buffarray, sizeof(buffarray), "Jarak: %s cm    ", distance_str);
    269c:	5f 92       	push	r5
    269e:	4f 92       	push	r4
    26a0:	1f 92       	push	r1
    26a2:	af 92       	push	r10
    26a4:	7f 92       	push	r7
    26a6:	6f 92       	push	r6
    26a8:	7f d1       	rcall	.+766    	; 0x29a8 <snprintf>
    26aa:	20 e0       	ldi	r18, 0x00	; 0
    26ac:	30 e2       	ldi	r19, 0x20	; 32
		gfx_mono_draw_string(buffarray, 0, 0, &sysfont);
    26ae:	40 e0       	ldi	r20, 0x00	; 0
    26b0:	60 e0       	ldi	r22, 0x00	; 0
    26b2:	c3 01       	movw	r24, r6
    26b4:	55 dd       	rcall	.-1366   	; 0x2160 <gfx_mono_draw_string>
    26b6:	cd 52       	subi	r28, 0x2D	; 45
    26b8:	df 4f       	sbci	r29, 0xFF	; 255
    26ba:	68 81       	ld	r22, Y

		// Kontrol Buzzer Berdasarkan Jarak
		control_buzzer(distance_cm);
    26bc:	79 81       	ldd	r23, Y+1	; 0x01
    26be:	8a 81       	ldd	r24, Y+2	; 0x02
    26c0:	9b 81       	ldd	r25, Y+3	; 0x03
    26c2:	c3 5d       	subi	r28, 0xD3	; 211
    26c4:	d0 40       	sbci	r29, 0x00	; 0
    26c6:	7a de       	rcall	.-780    	; 0x23bc <control_buzzer>
    26c8:	cd 52       	subi	r28, 0x2D	; 45
    26ca:	df 4f       	sbci	r29, 0xFF	; 255

		// Dapatkan delay yang dinamis berdasarkan jarak sebelumnya
		uint16_t dynamic_delay = get_dynamic_delay(distance_cm);
    26cc:	68 81       	ld	r22, Y
    26ce:	79 81       	ldd	r23, Y+1	; 0x01
    26d0:	8a 81       	ldd	r24, Y+2	; 0x02
    26d2:	9b 81       	ldd	r25, Y+3	; 0x03
    26d4:	c3 5d       	subi	r28, 0xD3	; 211
    26d6:	d0 40       	sbci	r29, 0x00	; 0
    26d8:	1e df       	rcall	.-452    	; 0x2516 <get_dynamic_delay>
    26da:	38 df       	rcall	.-400    	; 0x254c <delay_ms_runtime>
    26dc:	cd bf       	out	0x3d, r28	; 61
    26de:	de bf       	out	0x3e, r29	; 62
		delay_ms_runtime(dynamic_delay);  // Delay antar pengukuran berdasarkan jarak
    26e0:	6f cf       	rjmp	.-290    	; 0x25c0 <main+0x5e>

000026e2 <__fixsfsi>:
    26e2:	04 d0       	rcall	.+8      	; 0x26ec <__fixunssfsi>
	}
    26e4:	68 94       	set
    26e6:	b1 11       	cpse	r27, r1
    26e8:	8d c0       	rjmp	.+282    	; 0x2804 <__fp_szero>
    26ea:	08 95       	ret

000026ec <__fixunssfsi>:
    26ec:	70 d0       	rcall	.+224    	; 0x27ce <__fp_splitA>
    26ee:	88 f0       	brcs	.+34     	; 0x2712 <__fixunssfsi+0x26>
    26f0:	9f 57       	subi	r25, 0x7F	; 127
    26f2:	90 f0       	brcs	.+36     	; 0x2718 <__fixunssfsi+0x2c>
    26f4:	b9 2f       	mov	r27, r25
    26f6:	99 27       	eor	r25, r25
    26f8:	b7 51       	subi	r27, 0x17	; 23
    26fa:	a0 f0       	brcs	.+40     	; 0x2724 <__fixunssfsi+0x38>
    26fc:	d1 f0       	breq	.+52     	; 0x2732 <__fixunssfsi+0x46>
    26fe:	66 0f       	add	r22, r22
    2700:	77 1f       	adc	r23, r23
    2702:	88 1f       	adc	r24, r24
    2704:	99 1f       	adc	r25, r25
    2706:	1a f0       	brmi	.+6      	; 0x270e <__fixunssfsi+0x22>
    2708:	ba 95       	dec	r27
    270a:	c9 f7       	brne	.-14     	; 0x26fe <__fixunssfsi+0x12>
    270c:	12 c0       	rjmp	.+36     	; 0x2732 <__fixunssfsi+0x46>
    270e:	b1 30       	cpi	r27, 0x01	; 1
    2710:	81 f0       	breq	.+32     	; 0x2732 <__fixunssfsi+0x46>
    2712:	77 d0       	rcall	.+238    	; 0x2802 <__fp_zero>
    2714:	b1 e0       	ldi	r27, 0x01	; 1
    2716:	08 95       	ret
    2718:	74 c0       	rjmp	.+232    	; 0x2802 <__fp_zero>
    271a:	67 2f       	mov	r22, r23
    271c:	78 2f       	mov	r23, r24
    271e:	88 27       	eor	r24, r24
    2720:	b8 5f       	subi	r27, 0xF8	; 248
    2722:	39 f0       	breq	.+14     	; 0x2732 <__fixunssfsi+0x46>
    2724:	b9 3f       	cpi	r27, 0xF9	; 249
    2726:	cc f3       	brlt	.-14     	; 0x271a <__fixunssfsi+0x2e>
    2728:	86 95       	lsr	r24
    272a:	77 95       	ror	r23
    272c:	67 95       	ror	r22
    272e:	b3 95       	inc	r27
    2730:	d9 f7       	brne	.-10     	; 0x2728 <__fixunssfsi+0x3c>
    2732:	3e f4       	brtc	.+14     	; 0x2742 <__fixunssfsi+0x56>
    2734:	90 95       	com	r25
    2736:	80 95       	com	r24
    2738:	70 95       	com	r23
    273a:	61 95       	neg	r22
    273c:	7f 4f       	sbci	r23, 0xFF	; 255
    273e:	8f 4f       	sbci	r24, 0xFF	; 255
    2740:	9f 4f       	sbci	r25, 0xFF	; 255
    2742:	08 95       	ret

00002744 <__floatunsisf>:
    2744:	e8 94       	clt
    2746:	09 c0       	rjmp	.+18     	; 0x275a <__floatsisf+0x12>

00002748 <__floatsisf>:
    2748:	97 fb       	bst	r25, 7
    274a:	3e f4       	brtc	.+14     	; 0x275a <__floatsisf+0x12>
    274c:	90 95       	com	r25
    274e:	80 95       	com	r24
    2750:	70 95       	com	r23
    2752:	61 95       	neg	r22
    2754:	7f 4f       	sbci	r23, 0xFF	; 255
    2756:	8f 4f       	sbci	r24, 0xFF	; 255
    2758:	9f 4f       	sbci	r25, 0xFF	; 255
    275a:	99 23       	and	r25, r25
    275c:	a9 f0       	breq	.+42     	; 0x2788 <__floatsisf+0x40>
    275e:	f9 2f       	mov	r31, r25
    2760:	96 e9       	ldi	r25, 0x96	; 150
    2762:	bb 27       	eor	r27, r27
    2764:	93 95       	inc	r25
    2766:	f6 95       	lsr	r31
    2768:	87 95       	ror	r24
    276a:	77 95       	ror	r23
    276c:	67 95       	ror	r22
    276e:	b7 95       	ror	r27
    2770:	f1 11       	cpse	r31, r1
    2772:	f8 cf       	rjmp	.-16     	; 0x2764 <__floatsisf+0x1c>
    2774:	fa f4       	brpl	.+62     	; 0x27b4 <__floatsisf+0x6c>
    2776:	bb 0f       	add	r27, r27
    2778:	11 f4       	brne	.+4      	; 0x277e <__floatsisf+0x36>
    277a:	60 ff       	sbrs	r22, 0
    277c:	1b c0       	rjmp	.+54     	; 0x27b4 <__floatsisf+0x6c>
    277e:	6f 5f       	subi	r22, 0xFF	; 255
    2780:	7f 4f       	sbci	r23, 0xFF	; 255
    2782:	8f 4f       	sbci	r24, 0xFF	; 255
    2784:	9f 4f       	sbci	r25, 0xFF	; 255
    2786:	16 c0       	rjmp	.+44     	; 0x27b4 <__floatsisf+0x6c>
    2788:	88 23       	and	r24, r24
    278a:	11 f0       	breq	.+4      	; 0x2790 <__floatsisf+0x48>
    278c:	96 e9       	ldi	r25, 0x96	; 150
    278e:	11 c0       	rjmp	.+34     	; 0x27b2 <__floatsisf+0x6a>
    2790:	77 23       	and	r23, r23
    2792:	21 f0       	breq	.+8      	; 0x279c <__floatsisf+0x54>
    2794:	9e e8       	ldi	r25, 0x8E	; 142
    2796:	87 2f       	mov	r24, r23
    2798:	76 2f       	mov	r23, r22
    279a:	05 c0       	rjmp	.+10     	; 0x27a6 <__floatsisf+0x5e>
    279c:	66 23       	and	r22, r22
    279e:	71 f0       	breq	.+28     	; 0x27bc <__floatsisf+0x74>
    27a0:	96 e8       	ldi	r25, 0x86	; 134
    27a2:	86 2f       	mov	r24, r22
    27a4:	70 e0       	ldi	r23, 0x00	; 0
    27a6:	60 e0       	ldi	r22, 0x00	; 0
    27a8:	2a f0       	brmi	.+10     	; 0x27b4 <__floatsisf+0x6c>
    27aa:	9a 95       	dec	r25
    27ac:	66 0f       	add	r22, r22
    27ae:	77 1f       	adc	r23, r23
    27b0:	88 1f       	adc	r24, r24
    27b2:	da f7       	brpl	.-10     	; 0x27aa <__floatsisf+0x62>
    27b4:	88 0f       	add	r24, r24
    27b6:	96 95       	lsr	r25
    27b8:	87 95       	ror	r24
    27ba:	97 f9       	bld	r25, 7
    27bc:	08 95       	ret

000027be <__fp_split3>:
    27be:	57 fd       	sbrc	r21, 7
    27c0:	90 58       	subi	r25, 0x80	; 128
    27c2:	44 0f       	add	r20, r20
    27c4:	55 1f       	adc	r21, r21
    27c6:	59 f0       	breq	.+22     	; 0x27de <__fp_splitA+0x10>
    27c8:	5f 3f       	cpi	r21, 0xFF	; 255
    27ca:	71 f0       	breq	.+28     	; 0x27e8 <__fp_splitA+0x1a>
    27cc:	47 95       	ror	r20

000027ce <__fp_splitA>:
    27ce:	88 0f       	add	r24, r24
    27d0:	97 fb       	bst	r25, 7
    27d2:	99 1f       	adc	r25, r25
    27d4:	61 f0       	breq	.+24     	; 0x27ee <__fp_splitA+0x20>
    27d6:	9f 3f       	cpi	r25, 0xFF	; 255
    27d8:	79 f0       	breq	.+30     	; 0x27f8 <__fp_splitA+0x2a>
    27da:	87 95       	ror	r24
    27dc:	08 95       	ret
    27de:	12 16       	cp	r1, r18
    27e0:	13 06       	cpc	r1, r19
    27e2:	14 06       	cpc	r1, r20
    27e4:	55 1f       	adc	r21, r21
    27e6:	f2 cf       	rjmp	.-28     	; 0x27cc <__fp_split3+0xe>
    27e8:	46 95       	lsr	r20
    27ea:	f1 df       	rcall	.-30     	; 0x27ce <__fp_splitA>
    27ec:	08 c0       	rjmp	.+16     	; 0x27fe <__fp_splitA+0x30>
    27ee:	16 16       	cp	r1, r22
    27f0:	17 06       	cpc	r1, r23
    27f2:	18 06       	cpc	r1, r24
    27f4:	99 1f       	adc	r25, r25
    27f6:	f1 cf       	rjmp	.-30     	; 0x27da <__fp_splitA+0xc>
    27f8:	86 95       	lsr	r24
    27fa:	71 05       	cpc	r23, r1
    27fc:	61 05       	cpc	r22, r1
    27fe:	08 94       	sec
    2800:	08 95       	ret

00002802 <__fp_zero>:
    2802:	e8 94       	clt

00002804 <__fp_szero>:
    2804:	bb 27       	eor	r27, r27
    2806:	66 27       	eor	r22, r22
    2808:	77 27       	eor	r23, r23
    280a:	cb 01       	movw	r24, r22
    280c:	97 f9       	bld	r25, 7
    280e:	08 95       	ret

00002810 <__mulsf3>:
    2810:	0b d0       	rcall	.+22     	; 0x2828 <__mulsf3x>
    2812:	78 c0       	rjmp	.+240    	; 0x2904 <__fp_round>
    2814:	69 d0       	rcall	.+210    	; 0x28e8 <__fp_pscA>
    2816:	28 f0       	brcs	.+10     	; 0x2822 <__mulsf3+0x12>
    2818:	6e d0       	rcall	.+220    	; 0x28f6 <__fp_pscB>
    281a:	18 f0       	brcs	.+6      	; 0x2822 <__mulsf3+0x12>
    281c:	95 23       	and	r25, r21
    281e:	09 f0       	breq	.+2      	; 0x2822 <__mulsf3+0x12>
    2820:	5a c0       	rjmp	.+180    	; 0x28d6 <__fp_inf>
    2822:	5f c0       	rjmp	.+190    	; 0x28e2 <__fp_nan>
    2824:	11 24       	eor	r1, r1
    2826:	ee cf       	rjmp	.-36     	; 0x2804 <__fp_szero>

00002828 <__mulsf3x>:
    2828:	ca df       	rcall	.-108    	; 0x27be <__fp_split3>
    282a:	a0 f3       	brcs	.-24     	; 0x2814 <__mulsf3+0x4>

0000282c <__mulsf3_pse>:
    282c:	95 9f       	mul	r25, r21
    282e:	d1 f3       	breq	.-12     	; 0x2824 <__mulsf3+0x14>
    2830:	95 0f       	add	r25, r21
    2832:	50 e0       	ldi	r21, 0x00	; 0
    2834:	55 1f       	adc	r21, r21
    2836:	62 9f       	mul	r22, r18
    2838:	f0 01       	movw	r30, r0
    283a:	72 9f       	mul	r23, r18
    283c:	bb 27       	eor	r27, r27
    283e:	f0 0d       	add	r31, r0
    2840:	b1 1d       	adc	r27, r1
    2842:	63 9f       	mul	r22, r19
    2844:	aa 27       	eor	r26, r26
    2846:	f0 0d       	add	r31, r0
    2848:	b1 1d       	adc	r27, r1
    284a:	aa 1f       	adc	r26, r26
    284c:	64 9f       	mul	r22, r20
    284e:	66 27       	eor	r22, r22
    2850:	b0 0d       	add	r27, r0
    2852:	a1 1d       	adc	r26, r1
    2854:	66 1f       	adc	r22, r22
    2856:	82 9f       	mul	r24, r18
    2858:	22 27       	eor	r18, r18
    285a:	b0 0d       	add	r27, r0
    285c:	a1 1d       	adc	r26, r1
    285e:	62 1f       	adc	r22, r18
    2860:	73 9f       	mul	r23, r19
    2862:	b0 0d       	add	r27, r0
    2864:	a1 1d       	adc	r26, r1
    2866:	62 1f       	adc	r22, r18
    2868:	83 9f       	mul	r24, r19
    286a:	a0 0d       	add	r26, r0
    286c:	61 1d       	adc	r22, r1
    286e:	22 1f       	adc	r18, r18
    2870:	74 9f       	mul	r23, r20
    2872:	33 27       	eor	r19, r19
    2874:	a0 0d       	add	r26, r0
    2876:	61 1d       	adc	r22, r1
    2878:	23 1f       	adc	r18, r19
    287a:	84 9f       	mul	r24, r20
    287c:	60 0d       	add	r22, r0
    287e:	21 1d       	adc	r18, r1
    2880:	82 2f       	mov	r24, r18
    2882:	76 2f       	mov	r23, r22
    2884:	6a 2f       	mov	r22, r26
    2886:	11 24       	eor	r1, r1
    2888:	9f 57       	subi	r25, 0x7F	; 127
    288a:	50 40       	sbci	r21, 0x00	; 0
    288c:	8a f0       	brmi	.+34     	; 0x28b0 <__mulsf3_pse+0x84>
    288e:	e1 f0       	breq	.+56     	; 0x28c8 <__mulsf3_pse+0x9c>
    2890:	88 23       	and	r24, r24
    2892:	4a f0       	brmi	.+18     	; 0x28a6 <__mulsf3_pse+0x7a>
    2894:	ee 0f       	add	r30, r30
    2896:	ff 1f       	adc	r31, r31
    2898:	bb 1f       	adc	r27, r27
    289a:	66 1f       	adc	r22, r22
    289c:	77 1f       	adc	r23, r23
    289e:	88 1f       	adc	r24, r24
    28a0:	91 50       	subi	r25, 0x01	; 1
    28a2:	50 40       	sbci	r21, 0x00	; 0
    28a4:	a9 f7       	brne	.-22     	; 0x2890 <__mulsf3_pse+0x64>
    28a6:	9e 3f       	cpi	r25, 0xFE	; 254
    28a8:	51 05       	cpc	r21, r1
    28aa:	70 f0       	brcs	.+28     	; 0x28c8 <__mulsf3_pse+0x9c>
    28ac:	14 c0       	rjmp	.+40     	; 0x28d6 <__fp_inf>
    28ae:	aa cf       	rjmp	.-172    	; 0x2804 <__fp_szero>
    28b0:	5f 3f       	cpi	r21, 0xFF	; 255
    28b2:	ec f3       	brlt	.-6      	; 0x28ae <__mulsf3_pse+0x82>
    28b4:	98 3e       	cpi	r25, 0xE8	; 232
    28b6:	dc f3       	brlt	.-10     	; 0x28ae <__mulsf3_pse+0x82>
    28b8:	86 95       	lsr	r24
    28ba:	77 95       	ror	r23
    28bc:	67 95       	ror	r22
    28be:	b7 95       	ror	r27
    28c0:	f7 95       	ror	r31
    28c2:	e7 95       	ror	r30
    28c4:	9f 5f       	subi	r25, 0xFF	; 255
    28c6:	c1 f7       	brne	.-16     	; 0x28b8 <__mulsf3_pse+0x8c>
    28c8:	fe 2b       	or	r31, r30
    28ca:	88 0f       	add	r24, r24
    28cc:	91 1d       	adc	r25, r1
    28ce:	96 95       	lsr	r25
    28d0:	87 95       	ror	r24
    28d2:	97 f9       	bld	r25, 7
    28d4:	08 95       	ret

000028d6 <__fp_inf>:
    28d6:	97 f9       	bld	r25, 7
    28d8:	9f 67       	ori	r25, 0x7F	; 127
    28da:	80 e8       	ldi	r24, 0x80	; 128
    28dc:	70 e0       	ldi	r23, 0x00	; 0
    28de:	60 e0       	ldi	r22, 0x00	; 0
    28e0:	08 95       	ret

000028e2 <__fp_nan>:
    28e2:	9f ef       	ldi	r25, 0xFF	; 255
    28e4:	80 ec       	ldi	r24, 0xC0	; 192
    28e6:	08 95       	ret

000028e8 <__fp_pscA>:
    28e8:	00 24       	eor	r0, r0
    28ea:	0a 94       	dec	r0
    28ec:	16 16       	cp	r1, r22
    28ee:	17 06       	cpc	r1, r23
    28f0:	18 06       	cpc	r1, r24
    28f2:	09 06       	cpc	r0, r25
    28f4:	08 95       	ret

000028f6 <__fp_pscB>:
    28f6:	00 24       	eor	r0, r0
    28f8:	0a 94       	dec	r0
    28fa:	12 16       	cp	r1, r18
    28fc:	13 06       	cpc	r1, r19
    28fe:	14 06       	cpc	r1, r20
    2900:	05 06       	cpc	r0, r21
    2902:	08 95       	ret

00002904 <__fp_round>:
    2904:	09 2e       	mov	r0, r25
    2906:	03 94       	inc	r0
    2908:	00 0c       	add	r0, r0
    290a:	11 f4       	brne	.+4      	; 0x2910 <__fp_round+0xc>
    290c:	88 23       	and	r24, r24
    290e:	52 f0       	brmi	.+20     	; 0x2924 <__fp_round+0x20>
    2910:	bb 0f       	add	r27, r27
    2912:	40 f4       	brcc	.+16     	; 0x2924 <__fp_round+0x20>
    2914:	bf 2b       	or	r27, r31
    2916:	11 f4       	brne	.+4      	; 0x291c <__fp_round+0x18>
    2918:	60 ff       	sbrs	r22, 0
    291a:	04 c0       	rjmp	.+8      	; 0x2924 <__fp_round+0x20>
    291c:	6f 5f       	subi	r22, 0xFF	; 255
    291e:	7f 4f       	sbci	r23, 0xFF	; 255
    2920:	8f 4f       	sbci	r24, 0xFF	; 255
    2922:	9f 4f       	sbci	r25, 0xFF	; 255
    2924:	08 95       	ret

00002926 <__udivmodsi4>:
    2926:	a1 e2       	ldi	r26, 0x21	; 33
    2928:	1a 2e       	mov	r1, r26
    292a:	aa 1b       	sub	r26, r26
    292c:	bb 1b       	sub	r27, r27
    292e:	fd 01       	movw	r30, r26
    2930:	0d c0       	rjmp	.+26     	; 0x294c <__udivmodsi4_ep>

00002932 <__udivmodsi4_loop>:
    2932:	aa 1f       	adc	r26, r26
    2934:	bb 1f       	adc	r27, r27
    2936:	ee 1f       	adc	r30, r30
    2938:	ff 1f       	adc	r31, r31
    293a:	a2 17       	cp	r26, r18
    293c:	b3 07       	cpc	r27, r19
    293e:	e4 07       	cpc	r30, r20
    2940:	f5 07       	cpc	r31, r21
    2942:	20 f0       	brcs	.+8      	; 0x294c <__udivmodsi4_ep>
    2944:	a2 1b       	sub	r26, r18
    2946:	b3 0b       	sbc	r27, r19
    2948:	e4 0b       	sbc	r30, r20
    294a:	f5 0b       	sbc	r31, r21

0000294c <__udivmodsi4_ep>:
    294c:	66 1f       	adc	r22, r22
    294e:	77 1f       	adc	r23, r23
    2950:	88 1f       	adc	r24, r24
    2952:	99 1f       	adc	r25, r25
    2954:	1a 94       	dec	r1
    2956:	69 f7       	brne	.-38     	; 0x2932 <__udivmodsi4_loop>
    2958:	60 95       	com	r22
    295a:	70 95       	com	r23
    295c:	80 95       	com	r24
    295e:	90 95       	com	r25
    2960:	9b 01       	movw	r18, r22
    2962:	ac 01       	movw	r20, r24
    2964:	bd 01       	movw	r22, r26
    2966:	cf 01       	movw	r24, r30
    2968:	08 95       	ret

0000296a <dtostrf>:
    296a:	ef 92       	push	r14
    296c:	0f 93       	push	r16
    296e:	1f 93       	push	r17
    2970:	cf 93       	push	r28
    2972:	df 93       	push	r29
    2974:	e8 01       	movw	r28, r16
    2976:	47 fd       	sbrc	r20, 7
    2978:	02 c0       	rjmp	.+4      	; 0x297e <dtostrf+0x14>
    297a:	34 e0       	ldi	r19, 0x04	; 4
    297c:	01 c0       	rjmp	.+2      	; 0x2980 <dtostrf+0x16>
    297e:	34 e1       	ldi	r19, 0x14	; 20
    2980:	04 2e       	mov	r0, r20
    2982:	00 0c       	add	r0, r0
    2984:	55 0b       	sbc	r21, r21
    2986:	57 ff       	sbrs	r21, 7
    2988:	03 c0       	rjmp	.+6      	; 0x2990 <dtostrf+0x26>
    298a:	51 95       	neg	r21
    298c:	41 95       	neg	r20
    298e:	51 09       	sbc	r21, r1
    2990:	e3 2e       	mov	r14, r19
    2992:	02 2f       	mov	r16, r18
    2994:	24 2f       	mov	r18, r20
    2996:	ae 01       	movw	r20, r28
    2998:	34 d2       	rcall	.+1128   	; 0x2e02 <dtoa_prf>
    299a:	ce 01       	movw	r24, r28
    299c:	df 91       	pop	r29
    299e:	cf 91       	pop	r28
    29a0:	1f 91       	pop	r17
    29a2:	0f 91       	pop	r16
    29a4:	ef 90       	pop	r14
    29a6:	08 95       	ret

000029a8 <snprintf>:
    29a8:	0f 93       	push	r16
    29aa:	1f 93       	push	r17
    29ac:	cf 93       	push	r28
    29ae:	df 93       	push	r29
    29b0:	cd b7       	in	r28, 0x3d	; 61
    29b2:	de b7       	in	r29, 0x3e	; 62
    29b4:	2e 97       	sbiw	r28, 0x0e	; 14
    29b6:	cd bf       	out	0x3d, r28	; 61
    29b8:	de bf       	out	0x3e, r29	; 62
    29ba:	0e 89       	ldd	r16, Y+22	; 0x16
    29bc:	1f 89       	ldd	r17, Y+23	; 0x17
    29be:	88 8d       	ldd	r24, Y+24	; 0x18
    29c0:	99 8d       	ldd	r25, Y+25	; 0x19
    29c2:	26 e0       	ldi	r18, 0x06	; 6
    29c4:	2c 83       	std	Y+4, r18	; 0x04
    29c6:	09 83       	std	Y+1, r16	; 0x01
    29c8:	1a 83       	std	Y+2, r17	; 0x02
    29ca:	97 ff       	sbrs	r25, 7
    29cc:	02 c0       	rjmp	.+4      	; 0x29d2 <snprintf+0x2a>
    29ce:	80 e0       	ldi	r24, 0x00	; 0
    29d0:	90 e8       	ldi	r25, 0x80	; 128
    29d2:	01 97       	sbiw	r24, 0x01	; 1
    29d4:	8d 83       	std	Y+5, r24	; 0x05
    29d6:	9e 83       	std	Y+6, r25	; 0x06
    29d8:	ae 01       	movw	r20, r28
    29da:	44 5e       	subi	r20, 0xE4	; 228
    29dc:	5f 4f       	sbci	r21, 0xFF	; 255
    29de:	6a 8d       	ldd	r22, Y+26	; 0x1a
    29e0:	7b 8d       	ldd	r23, Y+27	; 0x1b
    29e2:	ce 01       	movw	r24, r28
    29e4:	01 96       	adiw	r24, 0x01	; 1
    29e6:	16 d0       	rcall	.+44     	; 0x2a14 <vfprintf>
    29e8:	4d 81       	ldd	r20, Y+5	; 0x05
    29ea:	5e 81       	ldd	r21, Y+6	; 0x06
    29ec:	57 fd       	sbrc	r21, 7
    29ee:	0a c0       	rjmp	.+20     	; 0x2a04 <snprintf+0x5c>
    29f0:	2f 81       	ldd	r18, Y+7	; 0x07
    29f2:	38 85       	ldd	r19, Y+8	; 0x08
    29f4:	42 17       	cp	r20, r18
    29f6:	53 07       	cpc	r21, r19
    29f8:	0c f4       	brge	.+2      	; 0x29fc <snprintf+0x54>
    29fa:	9a 01       	movw	r18, r20
    29fc:	f8 01       	movw	r30, r16
    29fe:	e2 0f       	add	r30, r18
    2a00:	f3 1f       	adc	r31, r19
    2a02:	10 82       	st	Z, r1
    2a04:	2e 96       	adiw	r28, 0x0e	; 14
    2a06:	cd bf       	out	0x3d, r28	; 61
    2a08:	de bf       	out	0x3e, r29	; 62
    2a0a:	df 91       	pop	r29
    2a0c:	cf 91       	pop	r28
    2a0e:	1f 91       	pop	r17
    2a10:	0f 91       	pop	r16
    2a12:	08 95       	ret

00002a14 <vfprintf>:
    2a14:	2f 92       	push	r2
    2a16:	3f 92       	push	r3
    2a18:	4f 92       	push	r4
    2a1a:	5f 92       	push	r5
    2a1c:	6f 92       	push	r6
    2a1e:	7f 92       	push	r7
    2a20:	8f 92       	push	r8
    2a22:	9f 92       	push	r9
    2a24:	af 92       	push	r10
    2a26:	bf 92       	push	r11
    2a28:	cf 92       	push	r12
    2a2a:	df 92       	push	r13
    2a2c:	ef 92       	push	r14
    2a2e:	ff 92       	push	r15
    2a30:	0f 93       	push	r16
    2a32:	1f 93       	push	r17
    2a34:	cf 93       	push	r28
    2a36:	df 93       	push	r29
    2a38:	cd b7       	in	r28, 0x3d	; 61
    2a3a:	de b7       	in	r29, 0x3e	; 62
    2a3c:	2b 97       	sbiw	r28, 0x0b	; 11
    2a3e:	cd bf       	out	0x3d, r28	; 61
    2a40:	de bf       	out	0x3e, r29	; 62
    2a42:	6c 01       	movw	r12, r24
    2a44:	7b 01       	movw	r14, r22
    2a46:	8a 01       	movw	r16, r20
    2a48:	fc 01       	movw	r30, r24
    2a4a:	16 82       	std	Z+6, r1	; 0x06
    2a4c:	17 82       	std	Z+7, r1	; 0x07
    2a4e:	83 81       	ldd	r24, Z+3	; 0x03
    2a50:	81 ff       	sbrs	r24, 1
    2a52:	bf c1       	rjmp	.+894    	; 0x2dd2 <vfprintf+0x3be>
    2a54:	ce 01       	movw	r24, r28
    2a56:	01 96       	adiw	r24, 0x01	; 1
    2a58:	3c 01       	movw	r6, r24
    2a5a:	f6 01       	movw	r30, r12
    2a5c:	93 81       	ldd	r25, Z+3	; 0x03
    2a5e:	f7 01       	movw	r30, r14
    2a60:	93 fd       	sbrc	r25, 3
    2a62:	85 91       	lpm	r24, Z+
    2a64:	93 ff       	sbrs	r25, 3
    2a66:	81 91       	ld	r24, Z+
    2a68:	7f 01       	movw	r14, r30
    2a6a:	88 23       	and	r24, r24
    2a6c:	09 f4       	brne	.+2      	; 0x2a70 <vfprintf+0x5c>
    2a6e:	ad c1       	rjmp	.+858    	; 0x2dca <vfprintf+0x3b6>
    2a70:	85 32       	cpi	r24, 0x25	; 37
    2a72:	39 f4       	brne	.+14     	; 0x2a82 <vfprintf+0x6e>
    2a74:	93 fd       	sbrc	r25, 3
    2a76:	85 91       	lpm	r24, Z+
    2a78:	93 ff       	sbrs	r25, 3
    2a7a:	81 91       	ld	r24, Z+
    2a7c:	7f 01       	movw	r14, r30
    2a7e:	85 32       	cpi	r24, 0x25	; 37
    2a80:	21 f4       	brne	.+8      	; 0x2a8a <vfprintf+0x76>
    2a82:	b6 01       	movw	r22, r12
    2a84:	90 e0       	ldi	r25, 0x00	; 0
    2a86:	1b d4       	rcall	.+2102   	; 0x32be <fputc>
    2a88:	e8 cf       	rjmp	.-48     	; 0x2a5a <vfprintf+0x46>
    2a8a:	91 2c       	mov	r9, r1
    2a8c:	21 2c       	mov	r2, r1
    2a8e:	31 2c       	mov	r3, r1
    2a90:	ff e1       	ldi	r31, 0x1F	; 31
    2a92:	f3 15       	cp	r31, r3
    2a94:	d8 f0       	brcs	.+54     	; 0x2acc <vfprintf+0xb8>
    2a96:	8b 32       	cpi	r24, 0x2B	; 43
    2a98:	79 f0       	breq	.+30     	; 0x2ab8 <vfprintf+0xa4>
    2a9a:	38 f4       	brcc	.+14     	; 0x2aaa <vfprintf+0x96>
    2a9c:	80 32       	cpi	r24, 0x20	; 32
    2a9e:	79 f0       	breq	.+30     	; 0x2abe <vfprintf+0xaa>
    2aa0:	83 32       	cpi	r24, 0x23	; 35
    2aa2:	a1 f4       	brne	.+40     	; 0x2acc <vfprintf+0xb8>
    2aa4:	23 2d       	mov	r18, r3
    2aa6:	20 61       	ori	r18, 0x10	; 16
    2aa8:	1d c0       	rjmp	.+58     	; 0x2ae4 <vfprintf+0xd0>
    2aaa:	8d 32       	cpi	r24, 0x2D	; 45
    2aac:	61 f0       	breq	.+24     	; 0x2ac6 <vfprintf+0xb2>
    2aae:	80 33       	cpi	r24, 0x30	; 48
    2ab0:	69 f4       	brne	.+26     	; 0x2acc <vfprintf+0xb8>
    2ab2:	23 2d       	mov	r18, r3
    2ab4:	21 60       	ori	r18, 0x01	; 1
    2ab6:	16 c0       	rjmp	.+44     	; 0x2ae4 <vfprintf+0xd0>
    2ab8:	83 2d       	mov	r24, r3
    2aba:	82 60       	ori	r24, 0x02	; 2
    2abc:	38 2e       	mov	r3, r24
    2abe:	e3 2d       	mov	r30, r3
    2ac0:	e4 60       	ori	r30, 0x04	; 4
    2ac2:	3e 2e       	mov	r3, r30
    2ac4:	2a c0       	rjmp	.+84     	; 0x2b1a <vfprintf+0x106>
    2ac6:	f3 2d       	mov	r31, r3
    2ac8:	f8 60       	ori	r31, 0x08	; 8
    2aca:	1d c0       	rjmp	.+58     	; 0x2b06 <vfprintf+0xf2>
    2acc:	37 fc       	sbrc	r3, 7
    2ace:	2d c0       	rjmp	.+90     	; 0x2b2a <vfprintf+0x116>
    2ad0:	20 ed       	ldi	r18, 0xD0	; 208
    2ad2:	28 0f       	add	r18, r24
    2ad4:	2a 30       	cpi	r18, 0x0A	; 10
    2ad6:	40 f0       	brcs	.+16     	; 0x2ae8 <vfprintf+0xd4>
    2ad8:	8e 32       	cpi	r24, 0x2E	; 46
    2ada:	b9 f4       	brne	.+46     	; 0x2b0a <vfprintf+0xf6>
    2adc:	36 fc       	sbrc	r3, 6
    2ade:	75 c1       	rjmp	.+746    	; 0x2dca <vfprintf+0x3b6>
    2ae0:	23 2d       	mov	r18, r3
    2ae2:	20 64       	ori	r18, 0x40	; 64
    2ae4:	32 2e       	mov	r3, r18
    2ae6:	19 c0       	rjmp	.+50     	; 0x2b1a <vfprintf+0x106>
    2ae8:	36 fe       	sbrs	r3, 6
    2aea:	06 c0       	rjmp	.+12     	; 0x2af8 <vfprintf+0xe4>
    2aec:	8a e0       	ldi	r24, 0x0A	; 10
    2aee:	98 9e       	mul	r9, r24
    2af0:	20 0d       	add	r18, r0
    2af2:	11 24       	eor	r1, r1
    2af4:	92 2e       	mov	r9, r18
    2af6:	11 c0       	rjmp	.+34     	; 0x2b1a <vfprintf+0x106>
    2af8:	ea e0       	ldi	r30, 0x0A	; 10
    2afa:	2e 9e       	mul	r2, r30
    2afc:	20 0d       	add	r18, r0
    2afe:	11 24       	eor	r1, r1
    2b00:	22 2e       	mov	r2, r18
    2b02:	f3 2d       	mov	r31, r3
    2b04:	f0 62       	ori	r31, 0x20	; 32
    2b06:	3f 2e       	mov	r3, r31
    2b08:	08 c0       	rjmp	.+16     	; 0x2b1a <vfprintf+0x106>
    2b0a:	8c 36       	cpi	r24, 0x6C	; 108
    2b0c:	21 f4       	brne	.+8      	; 0x2b16 <vfprintf+0x102>
    2b0e:	83 2d       	mov	r24, r3
    2b10:	80 68       	ori	r24, 0x80	; 128
    2b12:	38 2e       	mov	r3, r24
    2b14:	02 c0       	rjmp	.+4      	; 0x2b1a <vfprintf+0x106>
    2b16:	88 36       	cpi	r24, 0x68	; 104
    2b18:	41 f4       	brne	.+16     	; 0x2b2a <vfprintf+0x116>
    2b1a:	f7 01       	movw	r30, r14
    2b1c:	93 fd       	sbrc	r25, 3
    2b1e:	85 91       	lpm	r24, Z+
    2b20:	93 ff       	sbrs	r25, 3
    2b22:	81 91       	ld	r24, Z+
    2b24:	7f 01       	movw	r14, r30
    2b26:	81 11       	cpse	r24, r1
    2b28:	b3 cf       	rjmp	.-154    	; 0x2a90 <vfprintf+0x7c>
    2b2a:	98 2f       	mov	r25, r24
    2b2c:	9f 7d       	andi	r25, 0xDF	; 223
    2b2e:	95 54       	subi	r25, 0x45	; 69
    2b30:	93 30       	cpi	r25, 0x03	; 3
    2b32:	28 f4       	brcc	.+10     	; 0x2b3e <vfprintf+0x12a>
    2b34:	0c 5f       	subi	r16, 0xFC	; 252
    2b36:	1f 4f       	sbci	r17, 0xFF	; 255
    2b38:	9f e3       	ldi	r25, 0x3F	; 63
    2b3a:	99 83       	std	Y+1, r25	; 0x01
    2b3c:	0d c0       	rjmp	.+26     	; 0x2b58 <vfprintf+0x144>
    2b3e:	83 36       	cpi	r24, 0x63	; 99
    2b40:	31 f0       	breq	.+12     	; 0x2b4e <vfprintf+0x13a>
    2b42:	83 37       	cpi	r24, 0x73	; 115
    2b44:	71 f0       	breq	.+28     	; 0x2b62 <vfprintf+0x14e>
    2b46:	83 35       	cpi	r24, 0x53	; 83
    2b48:	09 f0       	breq	.+2      	; 0x2b4c <vfprintf+0x138>
    2b4a:	55 c0       	rjmp	.+170    	; 0x2bf6 <vfprintf+0x1e2>
    2b4c:	20 c0       	rjmp	.+64     	; 0x2b8e <vfprintf+0x17a>
    2b4e:	f8 01       	movw	r30, r16
    2b50:	80 81       	ld	r24, Z
    2b52:	89 83       	std	Y+1, r24	; 0x01
    2b54:	0e 5f       	subi	r16, 0xFE	; 254
    2b56:	1f 4f       	sbci	r17, 0xFF	; 255
    2b58:	88 24       	eor	r8, r8
    2b5a:	83 94       	inc	r8
    2b5c:	91 2c       	mov	r9, r1
    2b5e:	53 01       	movw	r10, r6
    2b60:	12 c0       	rjmp	.+36     	; 0x2b86 <vfprintf+0x172>
    2b62:	28 01       	movw	r4, r16
    2b64:	f2 e0       	ldi	r31, 0x02	; 2
    2b66:	4f 0e       	add	r4, r31
    2b68:	51 1c       	adc	r5, r1
    2b6a:	f8 01       	movw	r30, r16
    2b6c:	a0 80       	ld	r10, Z
    2b6e:	b1 80       	ldd	r11, Z+1	; 0x01
    2b70:	36 fe       	sbrs	r3, 6
    2b72:	03 c0       	rjmp	.+6      	; 0x2b7a <vfprintf+0x166>
    2b74:	69 2d       	mov	r22, r9
    2b76:	70 e0       	ldi	r23, 0x00	; 0
    2b78:	02 c0       	rjmp	.+4      	; 0x2b7e <vfprintf+0x16a>
    2b7a:	6f ef       	ldi	r22, 0xFF	; 255
    2b7c:	7f ef       	ldi	r23, 0xFF	; 255
    2b7e:	c5 01       	movw	r24, r10
    2b80:	93 d3       	rcall	.+1830   	; 0x32a8 <strnlen>
    2b82:	4c 01       	movw	r8, r24
    2b84:	82 01       	movw	r16, r4
    2b86:	f3 2d       	mov	r31, r3
    2b88:	ff 77       	andi	r31, 0x7F	; 127
    2b8a:	3f 2e       	mov	r3, r31
    2b8c:	15 c0       	rjmp	.+42     	; 0x2bb8 <vfprintf+0x1a4>
    2b8e:	28 01       	movw	r4, r16
    2b90:	22 e0       	ldi	r18, 0x02	; 2
    2b92:	42 0e       	add	r4, r18
    2b94:	51 1c       	adc	r5, r1
    2b96:	f8 01       	movw	r30, r16
    2b98:	a0 80       	ld	r10, Z
    2b9a:	b1 80       	ldd	r11, Z+1	; 0x01
    2b9c:	36 fe       	sbrs	r3, 6
    2b9e:	03 c0       	rjmp	.+6      	; 0x2ba6 <vfprintf+0x192>
    2ba0:	69 2d       	mov	r22, r9
    2ba2:	70 e0       	ldi	r23, 0x00	; 0
    2ba4:	02 c0       	rjmp	.+4      	; 0x2baa <vfprintf+0x196>
    2ba6:	6f ef       	ldi	r22, 0xFF	; 255
    2ba8:	7f ef       	ldi	r23, 0xFF	; 255
    2baa:	c5 01       	movw	r24, r10
    2bac:	72 d3       	rcall	.+1764   	; 0x3292 <strnlen_P>
    2bae:	4c 01       	movw	r8, r24
    2bb0:	f3 2d       	mov	r31, r3
    2bb2:	f0 68       	ori	r31, 0x80	; 128
    2bb4:	3f 2e       	mov	r3, r31
    2bb6:	82 01       	movw	r16, r4
    2bb8:	33 fc       	sbrc	r3, 3
    2bba:	19 c0       	rjmp	.+50     	; 0x2bee <vfprintf+0x1da>
    2bbc:	82 2d       	mov	r24, r2
    2bbe:	90 e0       	ldi	r25, 0x00	; 0
    2bc0:	88 16       	cp	r8, r24
    2bc2:	99 06       	cpc	r9, r25
    2bc4:	a0 f4       	brcc	.+40     	; 0x2bee <vfprintf+0x1da>
    2bc6:	b6 01       	movw	r22, r12
    2bc8:	80 e2       	ldi	r24, 0x20	; 32
    2bca:	90 e0       	ldi	r25, 0x00	; 0
    2bcc:	78 d3       	rcall	.+1776   	; 0x32be <fputc>
    2bce:	2a 94       	dec	r2
    2bd0:	f5 cf       	rjmp	.-22     	; 0x2bbc <vfprintf+0x1a8>
    2bd2:	f5 01       	movw	r30, r10
    2bd4:	37 fc       	sbrc	r3, 7
    2bd6:	85 91       	lpm	r24, Z+
    2bd8:	37 fe       	sbrs	r3, 7
    2bda:	81 91       	ld	r24, Z+
    2bdc:	5f 01       	movw	r10, r30
    2bde:	b6 01       	movw	r22, r12
    2be0:	90 e0       	ldi	r25, 0x00	; 0
    2be2:	6d d3       	rcall	.+1754   	; 0x32be <fputc>
    2be4:	21 10       	cpse	r2, r1
    2be6:	2a 94       	dec	r2
    2be8:	21 e0       	ldi	r18, 0x01	; 1
    2bea:	82 1a       	sub	r8, r18
    2bec:	91 08       	sbc	r9, r1
    2bee:	81 14       	cp	r8, r1
    2bf0:	91 04       	cpc	r9, r1
    2bf2:	79 f7       	brne	.-34     	; 0x2bd2 <vfprintf+0x1be>
    2bf4:	e1 c0       	rjmp	.+450    	; 0x2db8 <vfprintf+0x3a4>
    2bf6:	84 36       	cpi	r24, 0x64	; 100
    2bf8:	11 f0       	breq	.+4      	; 0x2bfe <vfprintf+0x1ea>
    2bfa:	89 36       	cpi	r24, 0x69	; 105
    2bfc:	39 f5       	brne	.+78     	; 0x2c4c <vfprintf+0x238>
    2bfe:	f8 01       	movw	r30, r16
    2c00:	37 fe       	sbrs	r3, 7
    2c02:	07 c0       	rjmp	.+14     	; 0x2c12 <vfprintf+0x1fe>
    2c04:	60 81       	ld	r22, Z
    2c06:	71 81       	ldd	r23, Z+1	; 0x01
    2c08:	82 81       	ldd	r24, Z+2	; 0x02
    2c0a:	93 81       	ldd	r25, Z+3	; 0x03
    2c0c:	0c 5f       	subi	r16, 0xFC	; 252
    2c0e:	1f 4f       	sbci	r17, 0xFF	; 255
    2c10:	08 c0       	rjmp	.+16     	; 0x2c22 <vfprintf+0x20e>
    2c12:	60 81       	ld	r22, Z
    2c14:	71 81       	ldd	r23, Z+1	; 0x01
    2c16:	07 2e       	mov	r0, r23
    2c18:	00 0c       	add	r0, r0
    2c1a:	88 0b       	sbc	r24, r24
    2c1c:	99 0b       	sbc	r25, r25
    2c1e:	0e 5f       	subi	r16, 0xFE	; 254
    2c20:	1f 4f       	sbci	r17, 0xFF	; 255
    2c22:	f3 2d       	mov	r31, r3
    2c24:	ff 76       	andi	r31, 0x6F	; 111
    2c26:	3f 2e       	mov	r3, r31
    2c28:	97 ff       	sbrs	r25, 7
    2c2a:	09 c0       	rjmp	.+18     	; 0x2c3e <vfprintf+0x22a>
    2c2c:	90 95       	com	r25
    2c2e:	80 95       	com	r24
    2c30:	70 95       	com	r23
    2c32:	61 95       	neg	r22
    2c34:	7f 4f       	sbci	r23, 0xFF	; 255
    2c36:	8f 4f       	sbci	r24, 0xFF	; 255
    2c38:	9f 4f       	sbci	r25, 0xFF	; 255
    2c3a:	f0 68       	ori	r31, 0x80	; 128
    2c3c:	3f 2e       	mov	r3, r31
    2c3e:	2a e0       	ldi	r18, 0x0A	; 10
    2c40:	30 e0       	ldi	r19, 0x00	; 0
    2c42:	a3 01       	movw	r20, r6
    2c44:	78 d3       	rcall	.+1776   	; 0x3336 <__ultoa_invert>
    2c46:	88 2e       	mov	r8, r24
    2c48:	86 18       	sub	r8, r6
    2c4a:	44 c0       	rjmp	.+136    	; 0x2cd4 <vfprintf+0x2c0>
    2c4c:	85 37       	cpi	r24, 0x75	; 117
    2c4e:	31 f4       	brne	.+12     	; 0x2c5c <vfprintf+0x248>
    2c50:	23 2d       	mov	r18, r3
    2c52:	2f 7e       	andi	r18, 0xEF	; 239
    2c54:	b2 2e       	mov	r11, r18
    2c56:	2a e0       	ldi	r18, 0x0A	; 10
    2c58:	30 e0       	ldi	r19, 0x00	; 0
    2c5a:	25 c0       	rjmp	.+74     	; 0x2ca6 <vfprintf+0x292>
    2c5c:	93 2d       	mov	r25, r3
    2c5e:	99 7f       	andi	r25, 0xF9	; 249
    2c60:	b9 2e       	mov	r11, r25
    2c62:	8f 36       	cpi	r24, 0x6F	; 111
    2c64:	c1 f0       	breq	.+48     	; 0x2c96 <vfprintf+0x282>
    2c66:	18 f4       	brcc	.+6      	; 0x2c6e <vfprintf+0x25a>
    2c68:	88 35       	cpi	r24, 0x58	; 88
    2c6a:	79 f0       	breq	.+30     	; 0x2c8a <vfprintf+0x276>
    2c6c:	ae c0       	rjmp	.+348    	; 0x2dca <vfprintf+0x3b6>
    2c6e:	80 37       	cpi	r24, 0x70	; 112
    2c70:	19 f0       	breq	.+6      	; 0x2c78 <vfprintf+0x264>
    2c72:	88 37       	cpi	r24, 0x78	; 120
    2c74:	21 f0       	breq	.+8      	; 0x2c7e <vfprintf+0x26a>
    2c76:	a9 c0       	rjmp	.+338    	; 0x2dca <vfprintf+0x3b6>
    2c78:	e9 2f       	mov	r30, r25
    2c7a:	e0 61       	ori	r30, 0x10	; 16
    2c7c:	be 2e       	mov	r11, r30
    2c7e:	b4 fe       	sbrs	r11, 4
    2c80:	0d c0       	rjmp	.+26     	; 0x2c9c <vfprintf+0x288>
    2c82:	fb 2d       	mov	r31, r11
    2c84:	f4 60       	ori	r31, 0x04	; 4
    2c86:	bf 2e       	mov	r11, r31
    2c88:	09 c0       	rjmp	.+18     	; 0x2c9c <vfprintf+0x288>
    2c8a:	34 fe       	sbrs	r3, 4
    2c8c:	0a c0       	rjmp	.+20     	; 0x2ca2 <vfprintf+0x28e>
    2c8e:	29 2f       	mov	r18, r25
    2c90:	26 60       	ori	r18, 0x06	; 6
    2c92:	b2 2e       	mov	r11, r18
    2c94:	06 c0       	rjmp	.+12     	; 0x2ca2 <vfprintf+0x28e>
    2c96:	28 e0       	ldi	r18, 0x08	; 8
    2c98:	30 e0       	ldi	r19, 0x00	; 0
    2c9a:	05 c0       	rjmp	.+10     	; 0x2ca6 <vfprintf+0x292>
    2c9c:	20 e1       	ldi	r18, 0x10	; 16
    2c9e:	30 e0       	ldi	r19, 0x00	; 0
    2ca0:	02 c0       	rjmp	.+4      	; 0x2ca6 <vfprintf+0x292>
    2ca2:	20 e1       	ldi	r18, 0x10	; 16
    2ca4:	32 e0       	ldi	r19, 0x02	; 2
    2ca6:	f8 01       	movw	r30, r16
    2ca8:	b7 fe       	sbrs	r11, 7
    2caa:	07 c0       	rjmp	.+14     	; 0x2cba <vfprintf+0x2a6>
    2cac:	60 81       	ld	r22, Z
    2cae:	71 81       	ldd	r23, Z+1	; 0x01
    2cb0:	82 81       	ldd	r24, Z+2	; 0x02
    2cb2:	93 81       	ldd	r25, Z+3	; 0x03
    2cb4:	0c 5f       	subi	r16, 0xFC	; 252
    2cb6:	1f 4f       	sbci	r17, 0xFF	; 255
    2cb8:	06 c0       	rjmp	.+12     	; 0x2cc6 <vfprintf+0x2b2>
    2cba:	60 81       	ld	r22, Z
    2cbc:	71 81       	ldd	r23, Z+1	; 0x01
    2cbe:	80 e0       	ldi	r24, 0x00	; 0
    2cc0:	90 e0       	ldi	r25, 0x00	; 0
    2cc2:	0e 5f       	subi	r16, 0xFE	; 254
    2cc4:	1f 4f       	sbci	r17, 0xFF	; 255
    2cc6:	a3 01       	movw	r20, r6
    2cc8:	36 d3       	rcall	.+1644   	; 0x3336 <__ultoa_invert>
    2cca:	88 2e       	mov	r8, r24
    2ccc:	86 18       	sub	r8, r6
    2cce:	fb 2d       	mov	r31, r11
    2cd0:	ff 77       	andi	r31, 0x7F	; 127
    2cd2:	3f 2e       	mov	r3, r31
    2cd4:	36 fe       	sbrs	r3, 6
    2cd6:	0d c0       	rjmp	.+26     	; 0x2cf2 <vfprintf+0x2de>
    2cd8:	23 2d       	mov	r18, r3
    2cda:	2e 7f       	andi	r18, 0xFE	; 254
    2cdc:	a2 2e       	mov	r10, r18
    2cde:	89 14       	cp	r8, r9
    2ce0:	58 f4       	brcc	.+22     	; 0x2cf8 <vfprintf+0x2e4>
    2ce2:	34 fe       	sbrs	r3, 4
    2ce4:	0b c0       	rjmp	.+22     	; 0x2cfc <vfprintf+0x2e8>
    2ce6:	32 fc       	sbrc	r3, 2
    2ce8:	09 c0       	rjmp	.+18     	; 0x2cfc <vfprintf+0x2e8>
    2cea:	83 2d       	mov	r24, r3
    2cec:	8e 7e       	andi	r24, 0xEE	; 238
    2cee:	a8 2e       	mov	r10, r24
    2cf0:	05 c0       	rjmp	.+10     	; 0x2cfc <vfprintf+0x2e8>
    2cf2:	b8 2c       	mov	r11, r8
    2cf4:	a3 2c       	mov	r10, r3
    2cf6:	03 c0       	rjmp	.+6      	; 0x2cfe <vfprintf+0x2ea>
    2cf8:	b8 2c       	mov	r11, r8
    2cfa:	01 c0       	rjmp	.+2      	; 0x2cfe <vfprintf+0x2ea>
    2cfc:	b9 2c       	mov	r11, r9
    2cfe:	a4 fe       	sbrs	r10, 4
    2d00:	0f c0       	rjmp	.+30     	; 0x2d20 <vfprintf+0x30c>
    2d02:	fe 01       	movw	r30, r28
    2d04:	e8 0d       	add	r30, r8
    2d06:	f1 1d       	adc	r31, r1
    2d08:	80 81       	ld	r24, Z
    2d0a:	80 33       	cpi	r24, 0x30	; 48
    2d0c:	21 f4       	brne	.+8      	; 0x2d16 <vfprintf+0x302>
    2d0e:	9a 2d       	mov	r25, r10
    2d10:	99 7e       	andi	r25, 0xE9	; 233
    2d12:	a9 2e       	mov	r10, r25
    2d14:	09 c0       	rjmp	.+18     	; 0x2d28 <vfprintf+0x314>
    2d16:	a2 fe       	sbrs	r10, 2
    2d18:	06 c0       	rjmp	.+12     	; 0x2d26 <vfprintf+0x312>
    2d1a:	b3 94       	inc	r11
    2d1c:	b3 94       	inc	r11
    2d1e:	04 c0       	rjmp	.+8      	; 0x2d28 <vfprintf+0x314>
    2d20:	8a 2d       	mov	r24, r10
    2d22:	86 78       	andi	r24, 0x86	; 134
    2d24:	09 f0       	breq	.+2      	; 0x2d28 <vfprintf+0x314>
    2d26:	b3 94       	inc	r11
    2d28:	a3 fc       	sbrc	r10, 3
    2d2a:	10 c0       	rjmp	.+32     	; 0x2d4c <vfprintf+0x338>
    2d2c:	a0 fe       	sbrs	r10, 0
    2d2e:	06 c0       	rjmp	.+12     	; 0x2d3c <vfprintf+0x328>
    2d30:	b2 14       	cp	r11, r2
    2d32:	80 f4       	brcc	.+32     	; 0x2d54 <vfprintf+0x340>
    2d34:	28 0c       	add	r2, r8
    2d36:	92 2c       	mov	r9, r2
    2d38:	9b 18       	sub	r9, r11
    2d3a:	0d c0       	rjmp	.+26     	; 0x2d56 <vfprintf+0x342>
    2d3c:	b2 14       	cp	r11, r2
    2d3e:	58 f4       	brcc	.+22     	; 0x2d56 <vfprintf+0x342>
    2d40:	b6 01       	movw	r22, r12
    2d42:	80 e2       	ldi	r24, 0x20	; 32
    2d44:	90 e0       	ldi	r25, 0x00	; 0
    2d46:	bb d2       	rcall	.+1398   	; 0x32be <fputc>
    2d48:	b3 94       	inc	r11
    2d4a:	f8 cf       	rjmp	.-16     	; 0x2d3c <vfprintf+0x328>
    2d4c:	b2 14       	cp	r11, r2
    2d4e:	18 f4       	brcc	.+6      	; 0x2d56 <vfprintf+0x342>
    2d50:	2b 18       	sub	r2, r11
    2d52:	02 c0       	rjmp	.+4      	; 0x2d58 <vfprintf+0x344>
    2d54:	98 2c       	mov	r9, r8
    2d56:	21 2c       	mov	r2, r1
    2d58:	a4 fe       	sbrs	r10, 4
    2d5a:	0f c0       	rjmp	.+30     	; 0x2d7a <vfprintf+0x366>
    2d5c:	b6 01       	movw	r22, r12
    2d5e:	80 e3       	ldi	r24, 0x30	; 48
    2d60:	90 e0       	ldi	r25, 0x00	; 0
    2d62:	ad d2       	rcall	.+1370   	; 0x32be <fputc>
    2d64:	a2 fe       	sbrs	r10, 2
    2d66:	16 c0       	rjmp	.+44     	; 0x2d94 <vfprintf+0x380>
    2d68:	a1 fc       	sbrc	r10, 1
    2d6a:	03 c0       	rjmp	.+6      	; 0x2d72 <vfprintf+0x35e>
    2d6c:	88 e7       	ldi	r24, 0x78	; 120
    2d6e:	90 e0       	ldi	r25, 0x00	; 0
    2d70:	02 c0       	rjmp	.+4      	; 0x2d76 <vfprintf+0x362>
    2d72:	88 e5       	ldi	r24, 0x58	; 88
    2d74:	90 e0       	ldi	r25, 0x00	; 0
    2d76:	b6 01       	movw	r22, r12
    2d78:	0c c0       	rjmp	.+24     	; 0x2d92 <vfprintf+0x37e>
    2d7a:	8a 2d       	mov	r24, r10
    2d7c:	86 78       	andi	r24, 0x86	; 134
    2d7e:	51 f0       	breq	.+20     	; 0x2d94 <vfprintf+0x380>
    2d80:	a1 fe       	sbrs	r10, 1
    2d82:	02 c0       	rjmp	.+4      	; 0x2d88 <vfprintf+0x374>
    2d84:	8b e2       	ldi	r24, 0x2B	; 43
    2d86:	01 c0       	rjmp	.+2      	; 0x2d8a <vfprintf+0x376>
    2d88:	80 e2       	ldi	r24, 0x20	; 32
    2d8a:	a7 fc       	sbrc	r10, 7
    2d8c:	8d e2       	ldi	r24, 0x2D	; 45
    2d8e:	b6 01       	movw	r22, r12
    2d90:	90 e0       	ldi	r25, 0x00	; 0
    2d92:	95 d2       	rcall	.+1322   	; 0x32be <fputc>
    2d94:	89 14       	cp	r8, r9
    2d96:	30 f4       	brcc	.+12     	; 0x2da4 <vfprintf+0x390>
    2d98:	b6 01       	movw	r22, r12
    2d9a:	80 e3       	ldi	r24, 0x30	; 48
    2d9c:	90 e0       	ldi	r25, 0x00	; 0
    2d9e:	8f d2       	rcall	.+1310   	; 0x32be <fputc>
    2da0:	9a 94       	dec	r9
    2da2:	f8 cf       	rjmp	.-16     	; 0x2d94 <vfprintf+0x380>
    2da4:	8a 94       	dec	r8
    2da6:	f3 01       	movw	r30, r6
    2da8:	e8 0d       	add	r30, r8
    2daa:	f1 1d       	adc	r31, r1
    2dac:	80 81       	ld	r24, Z
    2dae:	b6 01       	movw	r22, r12
    2db0:	90 e0       	ldi	r25, 0x00	; 0
    2db2:	85 d2       	rcall	.+1290   	; 0x32be <fputc>
    2db4:	81 10       	cpse	r8, r1
    2db6:	f6 cf       	rjmp	.-20     	; 0x2da4 <vfprintf+0x390>
    2db8:	22 20       	and	r2, r2
    2dba:	09 f4       	brne	.+2      	; 0x2dbe <vfprintf+0x3aa>
    2dbc:	4e ce       	rjmp	.-868    	; 0x2a5a <vfprintf+0x46>
    2dbe:	b6 01       	movw	r22, r12
    2dc0:	80 e2       	ldi	r24, 0x20	; 32
    2dc2:	90 e0       	ldi	r25, 0x00	; 0
    2dc4:	7c d2       	rcall	.+1272   	; 0x32be <fputc>
    2dc6:	2a 94       	dec	r2
    2dc8:	f7 cf       	rjmp	.-18     	; 0x2db8 <vfprintf+0x3a4>
    2dca:	f6 01       	movw	r30, r12
    2dcc:	86 81       	ldd	r24, Z+6	; 0x06
    2dce:	97 81       	ldd	r25, Z+7	; 0x07
    2dd0:	02 c0       	rjmp	.+4      	; 0x2dd6 <vfprintf+0x3c2>
    2dd2:	8f ef       	ldi	r24, 0xFF	; 255
    2dd4:	9f ef       	ldi	r25, 0xFF	; 255
    2dd6:	2b 96       	adiw	r28, 0x0b	; 11
    2dd8:	cd bf       	out	0x3d, r28	; 61
    2dda:	de bf       	out	0x3e, r29	; 62
    2ddc:	df 91       	pop	r29
    2dde:	cf 91       	pop	r28
    2de0:	1f 91       	pop	r17
    2de2:	0f 91       	pop	r16
    2de4:	ff 90       	pop	r15
    2de6:	ef 90       	pop	r14
    2de8:	df 90       	pop	r13
    2dea:	cf 90       	pop	r12
    2dec:	bf 90       	pop	r11
    2dee:	af 90       	pop	r10
    2df0:	9f 90       	pop	r9
    2df2:	8f 90       	pop	r8
    2df4:	7f 90       	pop	r7
    2df6:	6f 90       	pop	r6
    2df8:	5f 90       	pop	r5
    2dfa:	4f 90       	pop	r4
    2dfc:	3f 90       	pop	r3
    2dfe:	2f 90       	pop	r2
    2e00:	08 95       	ret

00002e02 <dtoa_prf>:
    2e02:	8f 92       	push	r8
    2e04:	9f 92       	push	r9
    2e06:	af 92       	push	r10
    2e08:	bf 92       	push	r11
    2e0a:	cf 92       	push	r12
    2e0c:	df 92       	push	r13
    2e0e:	ef 92       	push	r14
    2e10:	ff 92       	push	r15
    2e12:	0f 93       	push	r16
    2e14:	1f 93       	push	r17
    2e16:	cf 93       	push	r28
    2e18:	df 93       	push	r29
    2e1a:	cd b7       	in	r28, 0x3d	; 61
    2e1c:	de b7       	in	r29, 0x3e	; 62
    2e1e:	29 97       	sbiw	r28, 0x09	; 9
    2e20:	cd bf       	out	0x3d, r28	; 61
    2e22:	de bf       	out	0x3e, r29	; 62
    2e24:	6a 01       	movw	r12, r20
    2e26:	12 2f       	mov	r17, r18
    2e28:	b0 2e       	mov	r11, r16
    2e2a:	2b e3       	ldi	r18, 0x3B	; 59
    2e2c:	20 17       	cp	r18, r16
    2e2e:	20 f0       	brcs	.+8      	; 0x2e38 <dtoa_prf+0x36>
    2e30:	ff 24       	eor	r15, r15
    2e32:	f3 94       	inc	r15
    2e34:	f0 0e       	add	r15, r16
    2e36:	02 c0       	rjmp	.+4      	; 0x2e3c <dtoa_prf+0x3a>
    2e38:	2c e3       	ldi	r18, 0x3C	; 60
    2e3a:	f2 2e       	mov	r15, r18
    2e3c:	0f 2d       	mov	r16, r15
    2e3e:	27 e0       	ldi	r18, 0x07	; 7
    2e40:	ae 01       	movw	r20, r28
    2e42:	4f 5f       	subi	r20, 0xFF	; 255
    2e44:	5f 4f       	sbci	r21, 0xFF	; 255
    2e46:	4d d1       	rcall	.+666    	; 0x30e2 <__ftoa_engine>
    2e48:	bc 01       	movw	r22, r24
    2e4a:	49 81       	ldd	r20, Y+1	; 0x01
    2e4c:	84 2f       	mov	r24, r20
    2e4e:	89 70       	andi	r24, 0x09	; 9
    2e50:	81 30       	cpi	r24, 0x01	; 1
    2e52:	31 f0       	breq	.+12     	; 0x2e60 <dtoa_prf+0x5e>
    2e54:	e1 fc       	sbrc	r14, 1
    2e56:	06 c0       	rjmp	.+12     	; 0x2e64 <dtoa_prf+0x62>
    2e58:	e0 fe       	sbrs	r14, 0
    2e5a:	06 c0       	rjmp	.+12     	; 0x2e68 <dtoa_prf+0x66>
    2e5c:	90 e2       	ldi	r25, 0x20	; 32
    2e5e:	05 c0       	rjmp	.+10     	; 0x2e6a <dtoa_prf+0x68>
    2e60:	9d e2       	ldi	r25, 0x2D	; 45
    2e62:	03 c0       	rjmp	.+6      	; 0x2e6a <dtoa_prf+0x68>
    2e64:	9b e2       	ldi	r25, 0x2B	; 43
    2e66:	01 c0       	rjmp	.+2      	; 0x2e6a <dtoa_prf+0x68>
    2e68:	90 e0       	ldi	r25, 0x00	; 0
    2e6a:	5e 2d       	mov	r21, r14
    2e6c:	50 71       	andi	r21, 0x10	; 16
    2e6e:	43 ff       	sbrs	r20, 3
    2e70:	3c c0       	rjmp	.+120    	; 0x2eea <dtoa_prf+0xe8>
    2e72:	91 11       	cpse	r25, r1
    2e74:	02 c0       	rjmp	.+4      	; 0x2e7a <dtoa_prf+0x78>
    2e76:	83 e0       	ldi	r24, 0x03	; 3
    2e78:	01 c0       	rjmp	.+2      	; 0x2e7c <dtoa_prf+0x7a>
    2e7a:	84 e0       	ldi	r24, 0x04	; 4
    2e7c:	81 17       	cp	r24, r17
    2e7e:	18 f4       	brcc	.+6      	; 0x2e86 <dtoa_prf+0x84>
    2e80:	21 2f       	mov	r18, r17
    2e82:	28 1b       	sub	r18, r24
    2e84:	01 c0       	rjmp	.+2      	; 0x2e88 <dtoa_prf+0x86>
    2e86:	20 e0       	ldi	r18, 0x00	; 0
    2e88:	51 11       	cpse	r21, r1
    2e8a:	0b c0       	rjmp	.+22     	; 0x2ea2 <dtoa_prf+0xa0>
    2e8c:	f6 01       	movw	r30, r12
    2e8e:	82 2f       	mov	r24, r18
    2e90:	30 e2       	ldi	r19, 0x20	; 32
    2e92:	88 23       	and	r24, r24
    2e94:	19 f0       	breq	.+6      	; 0x2e9c <dtoa_prf+0x9a>
    2e96:	31 93       	st	Z+, r19
    2e98:	81 50       	subi	r24, 0x01	; 1
    2e9a:	fb cf       	rjmp	.-10     	; 0x2e92 <dtoa_prf+0x90>
    2e9c:	c2 0e       	add	r12, r18
    2e9e:	d1 1c       	adc	r13, r1
    2ea0:	20 e0       	ldi	r18, 0x00	; 0
    2ea2:	99 23       	and	r25, r25
    2ea4:	29 f0       	breq	.+10     	; 0x2eb0 <dtoa_prf+0xae>
    2ea6:	d6 01       	movw	r26, r12
    2ea8:	9c 93       	st	X, r25
    2eaa:	f6 01       	movw	r30, r12
    2eac:	31 96       	adiw	r30, 0x01	; 1
    2eae:	6f 01       	movw	r12, r30
    2eb0:	c6 01       	movw	r24, r12
    2eb2:	03 96       	adiw	r24, 0x03	; 3
    2eb4:	e2 fe       	sbrs	r14, 2
    2eb6:	0a c0       	rjmp	.+20     	; 0x2ecc <dtoa_prf+0xca>
    2eb8:	3e e4       	ldi	r19, 0x4E	; 78
    2eba:	d6 01       	movw	r26, r12
    2ebc:	3c 93       	st	X, r19
    2ebe:	41 e4       	ldi	r20, 0x41	; 65
    2ec0:	11 96       	adiw	r26, 0x01	; 1
    2ec2:	4c 93       	st	X, r20
    2ec4:	11 97       	sbiw	r26, 0x01	; 1
    2ec6:	12 96       	adiw	r26, 0x02	; 2
    2ec8:	3c 93       	st	X, r19
    2eca:	06 c0       	rjmp	.+12     	; 0x2ed8 <dtoa_prf+0xd6>
    2ecc:	3e e6       	ldi	r19, 0x6E	; 110
    2ece:	f6 01       	movw	r30, r12
    2ed0:	30 83       	st	Z, r19
    2ed2:	41 e6       	ldi	r20, 0x61	; 97
    2ed4:	41 83       	std	Z+1, r20	; 0x01
    2ed6:	32 83       	std	Z+2, r19	; 0x02
    2ed8:	fc 01       	movw	r30, r24
    2eda:	32 2f       	mov	r19, r18
    2edc:	40 e2       	ldi	r20, 0x20	; 32
    2ede:	33 23       	and	r19, r19
    2ee0:	09 f4       	brne	.+2      	; 0x2ee4 <dtoa_prf+0xe2>
    2ee2:	42 c0       	rjmp	.+132    	; 0x2f68 <dtoa_prf+0x166>
    2ee4:	41 93       	st	Z+, r20
    2ee6:	31 50       	subi	r19, 0x01	; 1
    2ee8:	fa cf       	rjmp	.-12     	; 0x2ede <dtoa_prf+0xdc>
    2eea:	42 ff       	sbrs	r20, 2
    2eec:	44 c0       	rjmp	.+136    	; 0x2f76 <dtoa_prf+0x174>
    2eee:	91 11       	cpse	r25, r1
    2ef0:	02 c0       	rjmp	.+4      	; 0x2ef6 <dtoa_prf+0xf4>
    2ef2:	83 e0       	ldi	r24, 0x03	; 3
    2ef4:	01 c0       	rjmp	.+2      	; 0x2ef8 <dtoa_prf+0xf6>
    2ef6:	84 e0       	ldi	r24, 0x04	; 4
    2ef8:	81 17       	cp	r24, r17
    2efa:	18 f4       	brcc	.+6      	; 0x2f02 <dtoa_prf+0x100>
    2efc:	21 2f       	mov	r18, r17
    2efe:	28 1b       	sub	r18, r24
    2f00:	01 c0       	rjmp	.+2      	; 0x2f04 <dtoa_prf+0x102>
    2f02:	20 e0       	ldi	r18, 0x00	; 0
    2f04:	51 11       	cpse	r21, r1
    2f06:	0b c0       	rjmp	.+22     	; 0x2f1e <dtoa_prf+0x11c>
    2f08:	f6 01       	movw	r30, r12
    2f0a:	82 2f       	mov	r24, r18
    2f0c:	30 e2       	ldi	r19, 0x20	; 32
    2f0e:	88 23       	and	r24, r24
    2f10:	19 f0       	breq	.+6      	; 0x2f18 <dtoa_prf+0x116>
    2f12:	31 93       	st	Z+, r19
    2f14:	81 50       	subi	r24, 0x01	; 1
    2f16:	fb cf       	rjmp	.-10     	; 0x2f0e <dtoa_prf+0x10c>
    2f18:	c2 0e       	add	r12, r18
    2f1a:	d1 1c       	adc	r13, r1
    2f1c:	20 e0       	ldi	r18, 0x00	; 0
    2f1e:	99 23       	and	r25, r25
    2f20:	29 f0       	breq	.+10     	; 0x2f2c <dtoa_prf+0x12a>
    2f22:	d6 01       	movw	r26, r12
    2f24:	9c 93       	st	X, r25
    2f26:	f6 01       	movw	r30, r12
    2f28:	31 96       	adiw	r30, 0x01	; 1
    2f2a:	6f 01       	movw	r12, r30
    2f2c:	c6 01       	movw	r24, r12
    2f2e:	03 96       	adiw	r24, 0x03	; 3
    2f30:	e2 fe       	sbrs	r14, 2
    2f32:	0b c0       	rjmp	.+22     	; 0x2f4a <dtoa_prf+0x148>
    2f34:	39 e4       	ldi	r19, 0x49	; 73
    2f36:	d6 01       	movw	r26, r12
    2f38:	3c 93       	st	X, r19
    2f3a:	3e e4       	ldi	r19, 0x4E	; 78
    2f3c:	11 96       	adiw	r26, 0x01	; 1
    2f3e:	3c 93       	st	X, r19
    2f40:	11 97       	sbiw	r26, 0x01	; 1
    2f42:	36 e4       	ldi	r19, 0x46	; 70
    2f44:	12 96       	adiw	r26, 0x02	; 2
    2f46:	3c 93       	st	X, r19
    2f48:	07 c0       	rjmp	.+14     	; 0x2f58 <dtoa_prf+0x156>
    2f4a:	39 e6       	ldi	r19, 0x69	; 105
    2f4c:	f6 01       	movw	r30, r12
    2f4e:	30 83       	st	Z, r19
    2f50:	3e e6       	ldi	r19, 0x6E	; 110
    2f52:	31 83       	std	Z+1, r19	; 0x01
    2f54:	36 e6       	ldi	r19, 0x66	; 102
    2f56:	32 83       	std	Z+2, r19	; 0x02
    2f58:	fc 01       	movw	r30, r24
    2f5a:	32 2f       	mov	r19, r18
    2f5c:	40 e2       	ldi	r20, 0x20	; 32
    2f5e:	33 23       	and	r19, r19
    2f60:	19 f0       	breq	.+6      	; 0x2f68 <dtoa_prf+0x166>
    2f62:	41 93       	st	Z+, r20
    2f64:	31 50       	subi	r19, 0x01	; 1
    2f66:	fb cf       	rjmp	.-10     	; 0x2f5e <dtoa_prf+0x15c>
    2f68:	fc 01       	movw	r30, r24
    2f6a:	e2 0f       	add	r30, r18
    2f6c:	f1 1d       	adc	r31, r1
    2f6e:	10 82       	st	Z, r1
    2f70:	8e ef       	ldi	r24, 0xFE	; 254
    2f72:	9f ef       	ldi	r25, 0xFF	; 255
    2f74:	a6 c0       	rjmp	.+332    	; 0x30c2 <dtoa_prf+0x2c0>
    2f76:	21 e0       	ldi	r18, 0x01	; 1
    2f78:	30 e0       	ldi	r19, 0x00	; 0
    2f7a:	91 11       	cpse	r25, r1
    2f7c:	02 c0       	rjmp	.+4      	; 0x2f82 <dtoa_prf+0x180>
    2f7e:	20 e0       	ldi	r18, 0x00	; 0
    2f80:	30 e0       	ldi	r19, 0x00	; 0
    2f82:	16 16       	cp	r1, r22
    2f84:	17 06       	cpc	r1, r23
    2f86:	1c f4       	brge	.+6      	; 0x2f8e <dtoa_prf+0x18c>
    2f88:	fb 01       	movw	r30, r22
    2f8a:	31 96       	adiw	r30, 0x01	; 1
    2f8c:	02 c0       	rjmp	.+4      	; 0x2f92 <dtoa_prf+0x190>
    2f8e:	e1 e0       	ldi	r30, 0x01	; 1
    2f90:	f0 e0       	ldi	r31, 0x00	; 0
    2f92:	2e 0f       	add	r18, r30
    2f94:	3f 1f       	adc	r19, r31
    2f96:	bb 20       	and	r11, r11
    2f98:	21 f0       	breq	.+8      	; 0x2fa2 <dtoa_prf+0x1a0>
    2f9a:	eb 2d       	mov	r30, r11
    2f9c:	f0 e0       	ldi	r31, 0x00	; 0
    2f9e:	31 96       	adiw	r30, 0x01	; 1
    2fa0:	02 c0       	rjmp	.+4      	; 0x2fa6 <dtoa_prf+0x1a4>
    2fa2:	e0 e0       	ldi	r30, 0x00	; 0
    2fa4:	f0 e0       	ldi	r31, 0x00	; 0
    2fa6:	2e 0f       	add	r18, r30
    2fa8:	3f 1f       	adc	r19, r31
    2faa:	e1 2f       	mov	r30, r17
    2fac:	f0 e0       	ldi	r31, 0x00	; 0
    2fae:	2e 17       	cp	r18, r30
    2fb0:	3f 07       	cpc	r19, r31
    2fb2:	1c f4       	brge	.+6      	; 0x2fba <dtoa_prf+0x1b8>
    2fb4:	12 1b       	sub	r17, r18
    2fb6:	21 2f       	mov	r18, r17
    2fb8:	01 c0       	rjmp	.+2      	; 0x2fbc <dtoa_prf+0x1ba>
    2fba:	20 e0       	ldi	r18, 0x00	; 0
    2fbc:	8e 2d       	mov	r24, r14
    2fbe:	88 71       	andi	r24, 0x18	; 24
    2fc0:	59 f4       	brne	.+22     	; 0x2fd8 <dtoa_prf+0x1d6>
    2fc2:	f6 01       	movw	r30, r12
    2fc4:	82 2f       	mov	r24, r18
    2fc6:	30 e2       	ldi	r19, 0x20	; 32
    2fc8:	88 23       	and	r24, r24
    2fca:	19 f0       	breq	.+6      	; 0x2fd2 <dtoa_prf+0x1d0>
    2fcc:	31 93       	st	Z+, r19
    2fce:	81 50       	subi	r24, 0x01	; 1
    2fd0:	fb cf       	rjmp	.-10     	; 0x2fc8 <dtoa_prf+0x1c6>
    2fd2:	c2 0e       	add	r12, r18
    2fd4:	d1 1c       	adc	r13, r1
    2fd6:	20 e0       	ldi	r18, 0x00	; 0
    2fd8:	99 23       	and	r25, r25
    2fda:	29 f0       	breq	.+10     	; 0x2fe6 <dtoa_prf+0x1e4>
    2fdc:	d6 01       	movw	r26, r12
    2fde:	9c 93       	st	X, r25
    2fe0:	f6 01       	movw	r30, r12
    2fe2:	31 96       	adiw	r30, 0x01	; 1
    2fe4:	6f 01       	movw	r12, r30
    2fe6:	51 11       	cpse	r21, r1
    2fe8:	0b c0       	rjmp	.+22     	; 0x3000 <dtoa_prf+0x1fe>
    2fea:	f6 01       	movw	r30, r12
    2fec:	82 2f       	mov	r24, r18
    2fee:	90 e3       	ldi	r25, 0x30	; 48
    2ff0:	88 23       	and	r24, r24
    2ff2:	19 f0       	breq	.+6      	; 0x2ffa <dtoa_prf+0x1f8>
    2ff4:	91 93       	st	Z+, r25
    2ff6:	81 50       	subi	r24, 0x01	; 1
    2ff8:	fb cf       	rjmp	.-10     	; 0x2ff0 <dtoa_prf+0x1ee>
    2ffa:	c2 0e       	add	r12, r18
    2ffc:	d1 1c       	adc	r13, r1
    2ffe:	20 e0       	ldi	r18, 0x00	; 0
    3000:	0f 2d       	mov	r16, r15
    3002:	06 0f       	add	r16, r22
    3004:	9a 81       	ldd	r25, Y+2	; 0x02
    3006:	34 2f       	mov	r19, r20
    3008:	30 71       	andi	r19, 0x10	; 16
    300a:	44 ff       	sbrs	r20, 4
    300c:	03 c0       	rjmp	.+6      	; 0x3014 <dtoa_prf+0x212>
    300e:	91 33       	cpi	r25, 0x31	; 49
    3010:	09 f4       	brne	.+2      	; 0x3014 <dtoa_prf+0x212>
    3012:	01 50       	subi	r16, 0x01	; 1
    3014:	10 16       	cp	r1, r16
    3016:	24 f4       	brge	.+8      	; 0x3020 <dtoa_prf+0x21e>
    3018:	09 30       	cpi	r16, 0x09	; 9
    301a:	18 f0       	brcs	.+6      	; 0x3022 <dtoa_prf+0x220>
    301c:	08 e0       	ldi	r16, 0x08	; 8
    301e:	01 c0       	rjmp	.+2      	; 0x3022 <dtoa_prf+0x220>
    3020:	01 e0       	ldi	r16, 0x01	; 1
    3022:	ab 01       	movw	r20, r22
    3024:	77 ff       	sbrs	r23, 7
    3026:	02 c0       	rjmp	.+4      	; 0x302c <dtoa_prf+0x22a>
    3028:	40 e0       	ldi	r20, 0x00	; 0
    302a:	50 e0       	ldi	r21, 0x00	; 0
    302c:	fb 01       	movw	r30, r22
    302e:	e4 1b       	sub	r30, r20
    3030:	f5 0b       	sbc	r31, r21
    3032:	a1 e0       	ldi	r26, 0x01	; 1
    3034:	b0 e0       	ldi	r27, 0x00	; 0
    3036:	ac 0f       	add	r26, r28
    3038:	bd 1f       	adc	r27, r29
    303a:	ea 0f       	add	r30, r26
    303c:	fb 1f       	adc	r31, r27
    303e:	8e e2       	ldi	r24, 0x2E	; 46
    3040:	a8 2e       	mov	r10, r24
    3042:	4b 01       	movw	r8, r22
    3044:	80 1a       	sub	r8, r16
    3046:	91 08       	sbc	r9, r1
    3048:	0b 2d       	mov	r16, r11
    304a:	10 e0       	ldi	r17, 0x00	; 0
    304c:	11 95       	neg	r17
    304e:	01 95       	neg	r16
    3050:	11 09       	sbc	r17, r1
    3052:	4f 3f       	cpi	r20, 0xFF	; 255
    3054:	bf ef       	ldi	r27, 0xFF	; 255
    3056:	5b 07       	cpc	r21, r27
    3058:	21 f4       	brne	.+8      	; 0x3062 <dtoa_prf+0x260>
    305a:	d6 01       	movw	r26, r12
    305c:	ac 92       	st	X, r10
    305e:	11 96       	adiw	r26, 0x01	; 1
    3060:	6d 01       	movw	r12, r26
    3062:	64 17       	cp	r22, r20
    3064:	75 07       	cpc	r23, r21
    3066:	2c f0       	brlt	.+10     	; 0x3072 <dtoa_prf+0x270>
    3068:	84 16       	cp	r8, r20
    306a:	95 06       	cpc	r9, r21
    306c:	14 f4       	brge	.+4      	; 0x3072 <dtoa_prf+0x270>
    306e:	81 81       	ldd	r24, Z+1	; 0x01
    3070:	01 c0       	rjmp	.+2      	; 0x3074 <dtoa_prf+0x272>
    3072:	80 e3       	ldi	r24, 0x30	; 48
    3074:	41 50       	subi	r20, 0x01	; 1
    3076:	51 09       	sbc	r21, r1
    3078:	31 96       	adiw	r30, 0x01	; 1
    307a:	d6 01       	movw	r26, r12
    307c:	11 96       	adiw	r26, 0x01	; 1
    307e:	7d 01       	movw	r14, r26
    3080:	40 17       	cp	r20, r16
    3082:	51 07       	cpc	r21, r17
    3084:	24 f0       	brlt	.+8      	; 0x308e <dtoa_prf+0x28c>
    3086:	d6 01       	movw	r26, r12
    3088:	8c 93       	st	X, r24
    308a:	67 01       	movw	r12, r14
    308c:	e2 cf       	rjmp	.-60     	; 0x3052 <dtoa_prf+0x250>
    308e:	64 17       	cp	r22, r20
    3090:	75 07       	cpc	r23, r21
    3092:	39 f4       	brne	.+14     	; 0x30a2 <dtoa_prf+0x2a0>
    3094:	96 33       	cpi	r25, 0x36	; 54
    3096:	20 f4       	brcc	.+8      	; 0x30a0 <dtoa_prf+0x29e>
    3098:	95 33       	cpi	r25, 0x35	; 53
    309a:	19 f4       	brne	.+6      	; 0x30a2 <dtoa_prf+0x2a0>
    309c:	31 11       	cpse	r19, r1
    309e:	01 c0       	rjmp	.+2      	; 0x30a2 <dtoa_prf+0x2a0>
    30a0:	81 e3       	ldi	r24, 0x31	; 49
    30a2:	f6 01       	movw	r30, r12
    30a4:	80 83       	st	Z, r24
    30a6:	f7 01       	movw	r30, r14
    30a8:	82 2f       	mov	r24, r18
    30aa:	90 e2       	ldi	r25, 0x20	; 32
    30ac:	88 23       	and	r24, r24
    30ae:	19 f0       	breq	.+6      	; 0x30b6 <dtoa_prf+0x2b4>
    30b0:	91 93       	st	Z+, r25
    30b2:	81 50       	subi	r24, 0x01	; 1
    30b4:	fb cf       	rjmp	.-10     	; 0x30ac <dtoa_prf+0x2aa>
    30b6:	f7 01       	movw	r30, r14
    30b8:	e2 0f       	add	r30, r18
    30ba:	f1 1d       	adc	r31, r1
    30bc:	10 82       	st	Z, r1
    30be:	80 e0       	ldi	r24, 0x00	; 0
    30c0:	90 e0       	ldi	r25, 0x00	; 0
    30c2:	29 96       	adiw	r28, 0x09	; 9
    30c4:	cd bf       	out	0x3d, r28	; 61
    30c6:	de bf       	out	0x3e, r29	; 62
    30c8:	df 91       	pop	r29
    30ca:	cf 91       	pop	r28
    30cc:	1f 91       	pop	r17
    30ce:	0f 91       	pop	r16
    30d0:	ff 90       	pop	r15
    30d2:	ef 90       	pop	r14
    30d4:	df 90       	pop	r13
    30d6:	cf 90       	pop	r12
    30d8:	bf 90       	pop	r11
    30da:	af 90       	pop	r10
    30dc:	9f 90       	pop	r9
    30de:	8f 90       	pop	r8
    30e0:	08 95       	ret

000030e2 <__ftoa_engine>:
    30e2:	28 30       	cpi	r18, 0x08	; 8
    30e4:	08 f0       	brcs	.+2      	; 0x30e8 <__ftoa_engine+0x6>
    30e6:	27 e0       	ldi	r18, 0x07	; 7
    30e8:	33 27       	eor	r19, r19
    30ea:	da 01       	movw	r26, r20
    30ec:	99 0f       	add	r25, r25
    30ee:	31 1d       	adc	r19, r1
    30f0:	87 fd       	sbrc	r24, 7
    30f2:	91 60       	ori	r25, 0x01	; 1
    30f4:	00 96       	adiw	r24, 0x00	; 0
    30f6:	61 05       	cpc	r22, r1
    30f8:	71 05       	cpc	r23, r1
    30fa:	39 f4       	brne	.+14     	; 0x310a <__ftoa_engine+0x28>
    30fc:	32 60       	ori	r19, 0x02	; 2
    30fe:	2e 5f       	subi	r18, 0xFE	; 254
    3100:	3d 93       	st	X+, r19
    3102:	30 e3       	ldi	r19, 0x30	; 48
    3104:	2a 95       	dec	r18
    3106:	e1 f7       	brne	.-8      	; 0x3100 <__ftoa_engine+0x1e>
    3108:	08 95       	ret
    310a:	9f 3f       	cpi	r25, 0xFF	; 255
    310c:	30 f0       	brcs	.+12     	; 0x311a <__ftoa_engine+0x38>
    310e:	80 38       	cpi	r24, 0x80	; 128
    3110:	71 05       	cpc	r23, r1
    3112:	61 05       	cpc	r22, r1
    3114:	09 f0       	breq	.+2      	; 0x3118 <__ftoa_engine+0x36>
    3116:	3c 5f       	subi	r19, 0xFC	; 252
    3118:	3c 5f       	subi	r19, 0xFC	; 252
    311a:	3d 93       	st	X+, r19
    311c:	91 30       	cpi	r25, 0x01	; 1
    311e:	08 f0       	brcs	.+2      	; 0x3122 <__ftoa_engine+0x40>
    3120:	80 68       	ori	r24, 0x80	; 128
    3122:	91 1d       	adc	r25, r1
    3124:	df 93       	push	r29
    3126:	cf 93       	push	r28
    3128:	1f 93       	push	r17
    312a:	0f 93       	push	r16
    312c:	ff 92       	push	r15
    312e:	ef 92       	push	r14
    3130:	19 2f       	mov	r17, r25
    3132:	98 7f       	andi	r25, 0xF8	; 248
    3134:	96 95       	lsr	r25
    3136:	e9 2f       	mov	r30, r25
    3138:	96 95       	lsr	r25
    313a:	96 95       	lsr	r25
    313c:	e9 0f       	add	r30, r25
    313e:	ff 27       	eor	r31, r31
    3140:	ea 5a       	subi	r30, 0xAA	; 170
    3142:	fd 4f       	sbci	r31, 0xFD	; 253
    3144:	99 27       	eor	r25, r25
    3146:	33 27       	eor	r19, r19
    3148:	ee 24       	eor	r14, r14
    314a:	ff 24       	eor	r15, r15
    314c:	a7 01       	movw	r20, r14
    314e:	e7 01       	movw	r28, r14
    3150:	05 90       	lpm	r0, Z+
    3152:	08 94       	sec
    3154:	07 94       	ror	r0
    3156:	28 f4       	brcc	.+10     	; 0x3162 <__ftoa_engine+0x80>
    3158:	36 0f       	add	r19, r22
    315a:	e7 1e       	adc	r14, r23
    315c:	f8 1e       	adc	r15, r24
    315e:	49 1f       	adc	r20, r25
    3160:	51 1d       	adc	r21, r1
    3162:	66 0f       	add	r22, r22
    3164:	77 1f       	adc	r23, r23
    3166:	88 1f       	adc	r24, r24
    3168:	99 1f       	adc	r25, r25
    316a:	06 94       	lsr	r0
    316c:	a1 f7       	brne	.-24     	; 0x3156 <__ftoa_engine+0x74>
    316e:	05 90       	lpm	r0, Z+
    3170:	07 94       	ror	r0
    3172:	28 f4       	brcc	.+10     	; 0x317e <__ftoa_engine+0x9c>
    3174:	e7 0e       	add	r14, r23
    3176:	f8 1e       	adc	r15, r24
    3178:	49 1f       	adc	r20, r25
    317a:	56 1f       	adc	r21, r22
    317c:	c1 1d       	adc	r28, r1
    317e:	77 0f       	add	r23, r23
    3180:	88 1f       	adc	r24, r24
    3182:	99 1f       	adc	r25, r25
    3184:	66 1f       	adc	r22, r22
    3186:	06 94       	lsr	r0
    3188:	a1 f7       	brne	.-24     	; 0x3172 <__ftoa_engine+0x90>
    318a:	05 90       	lpm	r0, Z+
    318c:	07 94       	ror	r0
    318e:	28 f4       	brcc	.+10     	; 0x319a <__ftoa_engine+0xb8>
    3190:	f8 0e       	add	r15, r24
    3192:	49 1f       	adc	r20, r25
    3194:	56 1f       	adc	r21, r22
    3196:	c7 1f       	adc	r28, r23
    3198:	d1 1d       	adc	r29, r1
    319a:	88 0f       	add	r24, r24
    319c:	99 1f       	adc	r25, r25
    319e:	66 1f       	adc	r22, r22
    31a0:	77 1f       	adc	r23, r23
    31a2:	06 94       	lsr	r0
    31a4:	a1 f7       	brne	.-24     	; 0x318e <__ftoa_engine+0xac>
    31a6:	05 90       	lpm	r0, Z+
    31a8:	07 94       	ror	r0
    31aa:	20 f4       	brcc	.+8      	; 0x31b4 <__ftoa_engine+0xd2>
    31ac:	49 0f       	add	r20, r25
    31ae:	56 1f       	adc	r21, r22
    31b0:	c7 1f       	adc	r28, r23
    31b2:	d8 1f       	adc	r29, r24
    31b4:	99 0f       	add	r25, r25
    31b6:	66 1f       	adc	r22, r22
    31b8:	77 1f       	adc	r23, r23
    31ba:	88 1f       	adc	r24, r24
    31bc:	06 94       	lsr	r0
    31be:	a9 f7       	brne	.-22     	; 0x31aa <__ftoa_engine+0xc8>
    31c0:	84 91       	lpm	r24, Z
    31c2:	10 95       	com	r17
    31c4:	17 70       	andi	r17, 0x07	; 7
    31c6:	41 f0       	breq	.+16     	; 0x31d8 <__ftoa_engine+0xf6>
    31c8:	d6 95       	lsr	r29
    31ca:	c7 95       	ror	r28
    31cc:	57 95       	ror	r21
    31ce:	47 95       	ror	r20
    31d0:	f7 94       	ror	r15
    31d2:	e7 94       	ror	r14
    31d4:	1a 95       	dec	r17
    31d6:	c1 f7       	brne	.-16     	; 0x31c8 <__ftoa_engine+0xe6>
    31d8:	ec ef       	ldi	r30, 0xFC	; 252
    31da:	f1 e0       	ldi	r31, 0x01	; 1
    31dc:	68 94       	set
    31de:	15 90       	lpm	r1, Z+
    31e0:	15 91       	lpm	r17, Z+
    31e2:	35 91       	lpm	r19, Z+
    31e4:	65 91       	lpm	r22, Z+
    31e6:	95 91       	lpm	r25, Z+
    31e8:	05 90       	lpm	r0, Z+
    31ea:	7f e2       	ldi	r23, 0x2F	; 47
    31ec:	73 95       	inc	r23
    31ee:	e1 18       	sub	r14, r1
    31f0:	f1 0a       	sbc	r15, r17
    31f2:	43 0b       	sbc	r20, r19
    31f4:	56 0b       	sbc	r21, r22
    31f6:	c9 0b       	sbc	r28, r25
    31f8:	d0 09       	sbc	r29, r0
    31fa:	c0 f7       	brcc	.-16     	; 0x31ec <__ftoa_engine+0x10a>
    31fc:	e1 0c       	add	r14, r1
    31fe:	f1 1e       	adc	r15, r17
    3200:	43 1f       	adc	r20, r19
    3202:	56 1f       	adc	r21, r22
    3204:	c9 1f       	adc	r28, r25
    3206:	d0 1d       	adc	r29, r0
    3208:	7e f4       	brtc	.+30     	; 0x3228 <__ftoa_engine+0x146>
    320a:	70 33       	cpi	r23, 0x30	; 48
    320c:	11 f4       	brne	.+4      	; 0x3212 <__ftoa_engine+0x130>
    320e:	8a 95       	dec	r24
    3210:	e6 cf       	rjmp	.-52     	; 0x31de <__ftoa_engine+0xfc>
    3212:	e8 94       	clt
    3214:	01 50       	subi	r16, 0x01	; 1
    3216:	30 f0       	brcs	.+12     	; 0x3224 <__ftoa_engine+0x142>
    3218:	08 0f       	add	r16, r24
    321a:	0a f4       	brpl	.+2      	; 0x321e <__ftoa_engine+0x13c>
    321c:	00 27       	eor	r16, r16
    321e:	02 17       	cp	r16, r18
    3220:	08 f4       	brcc	.+2      	; 0x3224 <__ftoa_engine+0x142>
    3222:	20 2f       	mov	r18, r16
    3224:	23 95       	inc	r18
    3226:	02 2f       	mov	r16, r18
    3228:	7a 33       	cpi	r23, 0x3A	; 58
    322a:	28 f0       	brcs	.+10     	; 0x3236 <__ftoa_engine+0x154>
    322c:	79 e3       	ldi	r23, 0x39	; 57
    322e:	7d 93       	st	X+, r23
    3230:	2a 95       	dec	r18
    3232:	e9 f7       	brne	.-6      	; 0x322e <__ftoa_engine+0x14c>
    3234:	10 c0       	rjmp	.+32     	; 0x3256 <__ftoa_engine+0x174>
    3236:	7d 93       	st	X+, r23
    3238:	2a 95       	dec	r18
    323a:	89 f6       	brne	.-94     	; 0x31de <__ftoa_engine+0xfc>
    323c:	06 94       	lsr	r0
    323e:	97 95       	ror	r25
    3240:	67 95       	ror	r22
    3242:	37 95       	ror	r19
    3244:	17 95       	ror	r17
    3246:	17 94       	ror	r1
    3248:	e1 18       	sub	r14, r1
    324a:	f1 0a       	sbc	r15, r17
    324c:	43 0b       	sbc	r20, r19
    324e:	56 0b       	sbc	r21, r22
    3250:	c9 0b       	sbc	r28, r25
    3252:	d0 09       	sbc	r29, r0
    3254:	98 f0       	brcs	.+38     	; 0x327c <__ftoa_engine+0x19a>
    3256:	23 95       	inc	r18
    3258:	7e 91       	ld	r23, -X
    325a:	73 95       	inc	r23
    325c:	7a 33       	cpi	r23, 0x3A	; 58
    325e:	08 f0       	brcs	.+2      	; 0x3262 <__ftoa_engine+0x180>
    3260:	70 e3       	ldi	r23, 0x30	; 48
    3262:	7c 93       	st	X, r23
    3264:	20 13       	cpse	r18, r16
    3266:	b8 f7       	brcc	.-18     	; 0x3256 <__ftoa_engine+0x174>
    3268:	7e 91       	ld	r23, -X
    326a:	70 61       	ori	r23, 0x10	; 16
    326c:	7d 93       	st	X+, r23
    326e:	30 f0       	brcs	.+12     	; 0x327c <__ftoa_engine+0x19a>
    3270:	83 95       	inc	r24
    3272:	71 e3       	ldi	r23, 0x31	; 49
    3274:	7d 93       	st	X+, r23
    3276:	70 e3       	ldi	r23, 0x30	; 48
    3278:	2a 95       	dec	r18
    327a:	e1 f7       	brne	.-8      	; 0x3274 <__ftoa_engine+0x192>
    327c:	11 24       	eor	r1, r1
    327e:	ef 90       	pop	r14
    3280:	ff 90       	pop	r15
    3282:	0f 91       	pop	r16
    3284:	1f 91       	pop	r17
    3286:	cf 91       	pop	r28
    3288:	df 91       	pop	r29
    328a:	99 27       	eor	r25, r25
    328c:	87 fd       	sbrc	r24, 7
    328e:	90 95       	com	r25
    3290:	08 95       	ret

00003292 <strnlen_P>:
    3292:	fc 01       	movw	r30, r24
    3294:	05 90       	lpm	r0, Z+
    3296:	61 50       	subi	r22, 0x01	; 1
    3298:	70 40       	sbci	r23, 0x00	; 0
    329a:	01 10       	cpse	r0, r1
    329c:	d8 f7       	brcc	.-10     	; 0x3294 <strnlen_P+0x2>
    329e:	80 95       	com	r24
    32a0:	90 95       	com	r25
    32a2:	8e 0f       	add	r24, r30
    32a4:	9f 1f       	adc	r25, r31
    32a6:	08 95       	ret

000032a8 <strnlen>:
    32a8:	fc 01       	movw	r30, r24
    32aa:	61 50       	subi	r22, 0x01	; 1
    32ac:	70 40       	sbci	r23, 0x00	; 0
    32ae:	01 90       	ld	r0, Z+
    32b0:	01 10       	cpse	r0, r1
    32b2:	d8 f7       	brcc	.-10     	; 0x32aa <strnlen+0x2>
    32b4:	80 95       	com	r24
    32b6:	90 95       	com	r25
    32b8:	8e 0f       	add	r24, r30
    32ba:	9f 1f       	adc	r25, r31
    32bc:	08 95       	ret

000032be <fputc>:
    32be:	0f 93       	push	r16
    32c0:	1f 93       	push	r17
    32c2:	cf 93       	push	r28
    32c4:	df 93       	push	r29
    32c6:	fb 01       	movw	r30, r22
    32c8:	23 81       	ldd	r18, Z+3	; 0x03
    32ca:	21 fd       	sbrc	r18, 1
    32cc:	03 c0       	rjmp	.+6      	; 0x32d4 <fputc+0x16>
    32ce:	8f ef       	ldi	r24, 0xFF	; 255
    32d0:	9f ef       	ldi	r25, 0xFF	; 255
    32d2:	2c c0       	rjmp	.+88     	; 0x332c <fputc+0x6e>
    32d4:	22 ff       	sbrs	r18, 2
    32d6:	16 c0       	rjmp	.+44     	; 0x3304 <fputc+0x46>
    32d8:	46 81       	ldd	r20, Z+6	; 0x06
    32da:	57 81       	ldd	r21, Z+7	; 0x07
    32dc:	24 81       	ldd	r18, Z+4	; 0x04
    32de:	35 81       	ldd	r19, Z+5	; 0x05
    32e0:	42 17       	cp	r20, r18
    32e2:	53 07       	cpc	r21, r19
    32e4:	44 f4       	brge	.+16     	; 0x32f6 <fputc+0x38>
    32e6:	a0 81       	ld	r26, Z
    32e8:	b1 81       	ldd	r27, Z+1	; 0x01
    32ea:	9d 01       	movw	r18, r26
    32ec:	2f 5f       	subi	r18, 0xFF	; 255
    32ee:	3f 4f       	sbci	r19, 0xFF	; 255
    32f0:	20 83       	st	Z, r18
    32f2:	31 83       	std	Z+1, r19	; 0x01
    32f4:	8c 93       	st	X, r24
    32f6:	26 81       	ldd	r18, Z+6	; 0x06
    32f8:	37 81       	ldd	r19, Z+7	; 0x07
    32fa:	2f 5f       	subi	r18, 0xFF	; 255
    32fc:	3f 4f       	sbci	r19, 0xFF	; 255
    32fe:	26 83       	std	Z+6, r18	; 0x06
    3300:	37 83       	std	Z+7, r19	; 0x07
    3302:	14 c0       	rjmp	.+40     	; 0x332c <fputc+0x6e>
    3304:	8b 01       	movw	r16, r22
    3306:	ec 01       	movw	r28, r24
    3308:	fb 01       	movw	r30, r22
    330a:	00 84       	ldd	r0, Z+8	; 0x08
    330c:	f1 85       	ldd	r31, Z+9	; 0x09
    330e:	e0 2d       	mov	r30, r0
    3310:	19 95       	eicall
    3312:	89 2b       	or	r24, r25
    3314:	e1 f6       	brne	.-72     	; 0x32ce <fputc+0x10>
    3316:	d8 01       	movw	r26, r16
    3318:	16 96       	adiw	r26, 0x06	; 6
    331a:	8d 91       	ld	r24, X+
    331c:	9c 91       	ld	r25, X
    331e:	17 97       	sbiw	r26, 0x07	; 7
    3320:	01 96       	adiw	r24, 0x01	; 1
    3322:	16 96       	adiw	r26, 0x06	; 6
    3324:	8d 93       	st	X+, r24
    3326:	9c 93       	st	X, r25
    3328:	17 97       	sbiw	r26, 0x07	; 7
    332a:	ce 01       	movw	r24, r28
    332c:	df 91       	pop	r29
    332e:	cf 91       	pop	r28
    3330:	1f 91       	pop	r17
    3332:	0f 91       	pop	r16
    3334:	08 95       	ret

00003336 <__ultoa_invert>:
    3336:	fa 01       	movw	r30, r20
    3338:	aa 27       	eor	r26, r26
    333a:	28 30       	cpi	r18, 0x08	; 8
    333c:	51 f1       	breq	.+84     	; 0x3392 <__ultoa_invert+0x5c>
    333e:	20 31       	cpi	r18, 0x10	; 16
    3340:	81 f1       	breq	.+96     	; 0x33a2 <__ultoa_invert+0x6c>
    3342:	e8 94       	clt
    3344:	6f 93       	push	r22
    3346:	6e 7f       	andi	r22, 0xFE	; 254
    3348:	6e 5f       	subi	r22, 0xFE	; 254
    334a:	7f 4f       	sbci	r23, 0xFF	; 255
    334c:	8f 4f       	sbci	r24, 0xFF	; 255
    334e:	9f 4f       	sbci	r25, 0xFF	; 255
    3350:	af 4f       	sbci	r26, 0xFF	; 255
    3352:	b1 e0       	ldi	r27, 0x01	; 1
    3354:	3e d0       	rcall	.+124    	; 0x33d2 <__ultoa_invert+0x9c>
    3356:	b4 e0       	ldi	r27, 0x04	; 4
    3358:	3c d0       	rcall	.+120    	; 0x33d2 <__ultoa_invert+0x9c>
    335a:	67 0f       	add	r22, r23
    335c:	78 1f       	adc	r23, r24
    335e:	89 1f       	adc	r24, r25
    3360:	9a 1f       	adc	r25, r26
    3362:	a1 1d       	adc	r26, r1
    3364:	68 0f       	add	r22, r24
    3366:	79 1f       	adc	r23, r25
    3368:	8a 1f       	adc	r24, r26
    336a:	91 1d       	adc	r25, r1
    336c:	a1 1d       	adc	r26, r1
    336e:	6a 0f       	add	r22, r26
    3370:	71 1d       	adc	r23, r1
    3372:	81 1d       	adc	r24, r1
    3374:	91 1d       	adc	r25, r1
    3376:	a1 1d       	adc	r26, r1
    3378:	20 d0       	rcall	.+64     	; 0x33ba <__ultoa_invert+0x84>
    337a:	09 f4       	brne	.+2      	; 0x337e <__ultoa_invert+0x48>
    337c:	68 94       	set
    337e:	3f 91       	pop	r19
    3380:	2a e0       	ldi	r18, 0x0A	; 10
    3382:	26 9f       	mul	r18, r22
    3384:	11 24       	eor	r1, r1
    3386:	30 19       	sub	r19, r0
    3388:	30 5d       	subi	r19, 0xD0	; 208
    338a:	31 93       	st	Z+, r19
    338c:	de f6       	brtc	.-74     	; 0x3344 <__ultoa_invert+0xe>
    338e:	cf 01       	movw	r24, r30
    3390:	08 95       	ret
    3392:	46 2f       	mov	r20, r22
    3394:	47 70       	andi	r20, 0x07	; 7
    3396:	40 5d       	subi	r20, 0xD0	; 208
    3398:	41 93       	st	Z+, r20
    339a:	b3 e0       	ldi	r27, 0x03	; 3
    339c:	0f d0       	rcall	.+30     	; 0x33bc <__ultoa_invert+0x86>
    339e:	c9 f7       	brne	.-14     	; 0x3392 <__ultoa_invert+0x5c>
    33a0:	f6 cf       	rjmp	.-20     	; 0x338e <__ultoa_invert+0x58>
    33a2:	46 2f       	mov	r20, r22
    33a4:	4f 70       	andi	r20, 0x0F	; 15
    33a6:	40 5d       	subi	r20, 0xD0	; 208
    33a8:	4a 33       	cpi	r20, 0x3A	; 58
    33aa:	18 f0       	brcs	.+6      	; 0x33b2 <__ultoa_invert+0x7c>
    33ac:	49 5d       	subi	r20, 0xD9	; 217
    33ae:	31 fd       	sbrc	r19, 1
    33b0:	40 52       	subi	r20, 0x20	; 32
    33b2:	41 93       	st	Z+, r20
    33b4:	02 d0       	rcall	.+4      	; 0x33ba <__ultoa_invert+0x84>
    33b6:	a9 f7       	brne	.-22     	; 0x33a2 <__ultoa_invert+0x6c>
    33b8:	ea cf       	rjmp	.-44     	; 0x338e <__ultoa_invert+0x58>
    33ba:	b4 e0       	ldi	r27, 0x04	; 4
    33bc:	a6 95       	lsr	r26
    33be:	97 95       	ror	r25
    33c0:	87 95       	ror	r24
    33c2:	77 95       	ror	r23
    33c4:	67 95       	ror	r22
    33c6:	ba 95       	dec	r27
    33c8:	c9 f7       	brne	.-14     	; 0x33bc <__ultoa_invert+0x86>
    33ca:	00 97       	sbiw	r24, 0x00	; 0
    33cc:	61 05       	cpc	r22, r1
    33ce:	71 05       	cpc	r23, r1
    33d0:	08 95       	ret
    33d2:	9b 01       	movw	r18, r22
    33d4:	ac 01       	movw	r20, r24
    33d6:	0a 2e       	mov	r0, r26
    33d8:	06 94       	lsr	r0
    33da:	57 95       	ror	r21
    33dc:	47 95       	ror	r20
    33de:	37 95       	ror	r19
    33e0:	27 95       	ror	r18
    33e2:	ba 95       	dec	r27
    33e4:	c9 f7       	brne	.-14     	; 0x33d8 <__ultoa_invert+0xa2>
    33e6:	62 0f       	add	r22, r18
    33e8:	73 1f       	adc	r23, r19
    33ea:	84 1f       	adc	r24, r20
    33ec:	95 1f       	adc	r25, r21
    33ee:	a0 1d       	adc	r26, r0
    33f0:	08 95       	ret

000033f2 <_exit>:
    33f2:	f8 94       	cli

000033f4 <__stop_program>:
    33f4:	ff cf       	rjmp	.-2      	; 0x33f4 <__stop_program>
