/usr/bin/env TBX_HOME=/pkgs/mentor/veloce/v3007/Veloce_v3.0.0.7/tbx /pkgs/mentor/veloce/v3007/Veloce_v3.0.0.7/tbx/rtlc/bin/rtlc-driver            -velcomp_tbx_merge -cms -ums -VLE -platform veloce    -gui -preserve_name_case -preserve -lib_map_file /u/bchetan/SV_FinalProject_TBXDPIC/SV_MIPS_Veloce/veloce.med/library_mapping.jaguarc -mw_run_macro -process_sign -compile_celldefines -compile_vhdl_inits -res_share -opt_best -sim_type none   -hdl_centric   -suppress TBXC-4856 -suppress RTLC-4856 -suppress RTLC-4835 -suppress TBXC-4835 -suppress TBXC-4527 -suppress RTLC-4527 -suppress TBXC-4535 -suppress RTLC-4535 -suppress TBXC-5775 -suppress RTLC-5775 -partition_module_xrtl 'scemi_input_pipe' -partition_module_xrtl 'scemi_output_pipe' -partition_rtl MctCore -partition_bhv MctClockGenerator -preserve_module MctClockGenerator -xrtl -mw compile               -diamond1_map   -proj /u/bchetan/SV_FinalProject_TBXDPIC/SV_MIPS_Veloce/veloce.med/design_level/glob_Dcd_CompileParams.txt.0 -annotated_nets_file ./veloce.med/design_level/glob_Nodexpdr_Annotated.txt.0 -config_base veloce         -main 'CPU_tb_dpi'          -out_dir ./veloce.med/rtlc.out    -process_module_ann  -partition_module_xrtl 'CPU_tb_dpi'       -lic_key $LIC_KEY             -write_elab_options
/usr/bin/env TBX_HOME=/pkgs/mentor/veloce/v3007/Veloce_v3.0.0.7/tbx /pkgs/mentor/veloce/v3007/Veloce_v3.0.0.7/tbx/rtlc/bin/rtlc-driver            -velcomp_tbx_merge -cms -ums -VLE -platform veloce    -gui -preserve_name_case -preserve -lib_map_file /u/bchetan/SV_FinalProject_TBXDPIC/SV_MIPS_Veloce/veloce.med/library_mapping.jaguarc -mw_run_macro -process_sign -compile_celldefines -compile_vhdl_inits -res_share -opt_best -sim_type none   -hdl_centric   -suppress TBXC-4856 -suppress RTLC-4856 -suppress RTLC-4835 -suppress TBXC-4835 -suppress TBXC-4527 -suppress RTLC-4527 -suppress TBXC-4535 -suppress RTLC-4535 -suppress TBXC-5775 -suppress RTLC-5775 -partition_module_xrtl 'scemi_input_pipe' -partition_module_xrtl 'scemi_output_pipe' -partition_rtl MctCore -partition_bhv MctClockGenerator -preserve_module MctClockGenerator -xrtl -mw compile               -diamond1_map   -proj /u/bchetan/SV_FinalProject_TBXDPIC/SV_MIPS_Veloce/veloce.med/design_level/glob_Dcd_CompileParams.txt.0 -annotated_nets_file ./veloce.med/design_level/glob_Nodexpdr_Annotated.txt.0 -config_base veloce         -main 'CPU_tb_dpi'          -out_dir ./veloce.med/rtlc.out    -process_module_ann  -partition_module_xrtl 'CPU_tb_dpi'       -lic_key $LIC_KEY             
/bin/touch ./veloce.med/rtlc.completed
/bin/touch ./veloce.med/rtlc.out/rtlc.ini


Executing Command:
/usr/bin/env TBX_HOME=/pkgs/mentor/veloce/v3007/Veloce_v3.0.0.7/tbx /pkgs/mentor/veloce/v3007/Veloce_v3.0.0.7/tbx/rtlc/bin/rtlc-driver            -velcomp_tbx_merge -cms -ums -VLE -platform veloce    -gui -preserve_name_case -preserve -lib_map_file /u/bchetan/SV_FinalProject_TBXDPIC/SV_MIPS_Veloce/veloce.med/library_mapping.jaguarc -mw_run_macro -process_sign -compile_celldefines -compile_vhdl_inits -res_share -opt_best -sim_type none   -hdl_centric   -suppress TBXC-4856 -suppress RTLC-4856 -suppress RTLC-4835 -suppress TBXC-4835 -suppress TBXC-4527 -suppress RTLC-4527 -suppress TBXC-4535 -suppress RTLC-4535 -suppress TBXC-5775 -suppress RTLC-5775 -partition_module_xrtl 'scemi_input_pipe' -partition_module_xrtl 'scemi_output_pipe' -partition_rtl MctCore -partition_bhv MctClockGenerator -preserve_module MctClockGenerator -xrtl -mw compile               -diamond1_map   -proj /u/bchetan/SV_FinalProject_TBXDPIC/SV_MIPS_Veloce/veloce.med/design_level/glob_Dcd_CompileParams.txt.0 -annotated_nets_file ./veloce.med/design_level/glob_Nodexpdr_Annotated.txt.0 -config_base veloce         -main 'CPU_tb_dpi'          -out_dir ./veloce.med/rtlc.out    -process_module_ann  -partition_module_xrtl 'CPU_tb_dpi'       -lic_key $LIC_KEY             -write_elab_options
Info!     [RTLCDriver-1]: : Elaboration options dumped in the files ...
                          "./veloce.med/rtlc.out/.debussy_elab_file" and
                          "./veloce.med/rtlc.out/.gui_elab_file".


Executing Command:
/usr/bin/env TBX_HOME=/pkgs/mentor/veloce/v3007/Veloce_v3.0.0.7/tbx /pkgs/mentor/veloce/v3007/Veloce_v3.0.0.7/tbx/rtlc/bin/rtlc-driver            -velcomp_tbx_merge -cms -ums -VLE -platform veloce    -gui -preserve_name_case -preserve -lib_map_file /u/bchetan/SV_FinalProject_TBXDPIC/SV_MIPS_Veloce/veloce.med/library_mapping.jaguarc -mw_run_macro -process_sign -compile_celldefines -compile_vhdl_inits -res_share -opt_best -sim_type none   -hdl_centric   -suppress TBXC-4856 -suppress RTLC-4856 -suppress RTLC-4835 -suppress TBXC-4835 -suppress TBXC-4527 -suppress RTLC-4527 -suppress TBXC-4535 -suppress RTLC-4535 -suppress TBXC-5775 -suppress RTLC-5775 -partition_module_xrtl 'scemi_input_pipe' -partition_module_xrtl 'scemi_output_pipe' -partition_rtl MctCore -partition_bhv MctClockGenerator -preserve_module MctClockGenerator -xrtl -mw compile               -diamond1_map   -proj /u/bchetan/SV_FinalProject_TBXDPIC/SV_MIPS_Veloce/veloce.med/design_level/glob_Dcd_CompileParams.txt.0 -annotated_nets_file ./veloce.med/design_level/glob_Nodexpdr_Annotated.txt.0 -config_base veloce         -main 'CPU_tb_dpi'          -out_dir ./veloce.med/rtlc.out    -process_module_ann  -partition_module_xrtl 'CPU_tb_dpi'       -lic_key $LIC_KEY             
Info!     [RTLC-4822]: : RTLC-Driver, Release RTLC-Veloce 3.0.0.5.1
Info!     [RTLC-4824]: : Last compiled on Feb 13 2015 15:08:31
Status    [RTLC-4504]: : Partitioning design ....
Info!     [RTLC-4821]: : Creating Design Hierarchy ....
Info!     [Analyze-4857]: : Total memory taken for compilation: 594.0 MB.
Info!     [Analyze-4835]: : Total CPU time taken for compilation: 1.0 secs.
Status    [Analyze-4513]: : Overall running time for compilation: 0.0 secs.
Info!     [RTLC-4821]: : Dumping Design Hierarchy ....
Status    [RTLC-4537]: : Time taken in Partitioning design: 0.65 secs.
Status    [RTLC-4506]: : Module regr{N=>32} Pre-processing...
Note!     [RTLC-5251]: : Built-in hardware memory core inferred for variable ': "regm.mem depth = 32, width = 32"'.
Status    [RTLC-4506]: : Module regm Pre-processing...
Warning   [RTLC-5703]: File /u/bchetan/SV_FinalProject_TBXDPIC/SV_MIPS_Veloce/SourceCode/regm.sv, Line 38: This statement has been ignored in the initial block. Possible reason is nonstatic initialization or assignment to a memory signal.
Warning   [RTLC-5703]: File /u/bchetan/SV_FinalProject_TBXDPIC/SV_MIPS_Veloce/SourceCode/regm.sv, Line 46: This statement has been ignored in the initial block. Possible reason is nonstatic initialization or assignment to a memory signal.
Status    [RTLC-4506]: : Module regr{N=>5} Pre-processing...
Status    [RTLC-4506]: : Module regr{N=>64} Pre-processing...
Status    [RTLC-4506]: : Module regr{N=>10} Pre-processing...
Status    [RTLC-4506]: : Module control Pre-processing...
Warning   [RTLC-5565]: File /u/bchetan/SV_FinalProject_TBXDPIC/SV_MIPS_Veloce/SourceCode/control.sv, Line 52: Default Condition is not given for Unique case.
Status    [RTLC-4506]: : Module regr{N=>8} Pre-processing...
Status    [RTLC-4506]: : Module regr{N=>2} Pre-processing...
Status    [RTLC-4506]: : Module regr{N=>1} Pre-processing...
Status    [RTLC-4506]: : Module regr{N=>4} Pre-processing...
Status    [RTLC-4506]: : Module alu_control Pre-processing...
Status    [RTLC-4506]: : Module alu Pre-processing...
Note!     [RTLC-5251]: : Built-in hardware memory core inferred for variable ': "dm.mem depth = 128, width = 32"'.
Status    [RTLC-4506]: : Module dm Pre-processing...
Warning   [RTLC-5703]: File /u/bchetan/SV_FinalProject_TBXDPIC/SV_MIPS_Veloce/SourceCode/dm.sv, Line 32: This statement has been ignored in the initial block. Possible reason is nonstatic initialization or assignment to a memory signal.
Status    [RTLC-4506]: : Module cpu Pre-processing...
Warning   [RTLC-5703]: File /u/bchetan/SV_FinalProject_TBXDPIC/SV_MIPS_Veloce/SourceCode/cpu.sv, Line 66: This statement has been ignored in the initial block. Possible reason is nonstatic initialization or assignment to a memory signal.
Status    [RTLC-4508]: : Module regr{N=>32} Compiling...
Status    [RTLC-4508]: : Module regm Compiling...
Status    [RTLC-4508]: : Module regr{N=>5} Compiling...
Status    [RTLC-4508]: : Module regr{N=>64} Compiling...
Status    [RTLC-4508]: : Module regr{N=>10} Compiling...
Status    [RTLC-4508]: : Module control Compiling...
Status    [RTLC-4508]: : Module regr{N=>8} Compiling...
Status    [RTLC-4508]: : Module regr{N=>2} Compiling...
Status    [RTLC-4508]: : Module regr{N=>1} Compiling...
Status    [RTLC-4508]: : Module regr{N=>4} Compiling...
Status    [RTLC-4508]: : Module alu_control Compiling...
Status    [RTLC-4508]: : Module alu Compiling...
Status    [RTLC-4508]: : Module dm Compiling...
Status    [RTLC-4508]: : Module cpu Compiling...
Info!     [RTLC-4842]: : Compilation successfully completed.
Info!     [RTLC-4857]: : Total memory taken for compilation: 167.6 MB.
Note!     [TBXC-5211]: : Design has no timescale directive. Default timescale(1ps/1ps) will be used.
Status    [TBXC-4522]: : Root Module CPU_tb_dpi: Pre-processing...
Warning   [TBXC-5428]: : Module CPU_tb_dpi, Net resetH[0] Conflicting initializations on this signal will be ignored.
Status    [TBXC-4523]: : Root Module CPU_tb_dpi: Compiling...
Info!     [TBXC-4846]: : Rebalanced Expression Tree...
Info!     [TBXC-4842]: : Compilation successfully completed.
Status    [RTLC-4537]: : Time taken in compiling all partitions: 3.06 secs.
Status    [TBXC-14506]: : Post-processing design...
Status    [RTLC-4537]: : Time taken in Post-processing design: 0.69 secs.
Info!     [RTLC-4894]: File ./veloce.med/rtlc.out/NET/rtlc_CPU_tb_dpi_GLOBAL_SIGNAL.v, Line 1: No global signals are used from vhdl packages, so the module rtlc_CPU_tb_dpi_GLOBAL_SIGNAL will be empty.
Status    [RTLC-4513]: : Overall running time for compilation: 5.0 secs.
Info!     [RTLC-4857]: : Total memory taken for compilation: 602.6 MB.


Executing Command:
/bin/touch ./veloce.med/rtlc.completed


Executing Command:
/bin/touch ./veloce.med/rtlc.out/rtlc.ini
Task: exited with code: 0
