;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @121, 106
	SUB @121, 106
	MOV -7, 27
	SLT 81, @300
	SPL 0, <-101
	CMP @127, 106
	MOV -1, <-20
	CMP -7, <-129
	SLT 81, @300
	SLT 81, @300
	SPL 0, <-101
	JMN 0, <402
	ADD 30, 9
	CMP @-127, 100
	MOV 970, 60
	SPL <-127, 100
	CMP -207, <-120
	SUB @121, 106
	SUB @121, 106
	ADD -10, 1
	MOV -7, <-20
	ADD 30, 9
	SLT 30, 9
	ADD 210, 60
	SUB @-127, 100
	DAT #297, #106
	SUB @-127, 100
	SLT 81, @300
	SLT -130, 9
	SLT -130, 9
	JMN 0, <402
	SUB -7, <-70
	SUB @121, 106
	SPL -207, @-120
	JMN 0, <402
	ADD #200, <5
	MOV -7, 27
	SLT 30, 9
	ADD #270, <1
	ADD #270, <1
	ADD #200, <5
	CMP -207, <-120
	DJN -1, @-25
	SUB @121, 106
	ADD @-127, 100
	CMP -207, <-120
	SUB @121, 106
