<def f='llvm/llvm/include/llvm/MC/MCInst.h' l='189' type='void llvm::MCInst::erase(iterator I)'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp' l='349' u='c' c='_ZNK4llvm18AMDGPUDisassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamES7_'/>
<use f='llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonAsmBackend.cpp' l='742' u='c' c='_ZNK12_GLOBAL__N_117HexagonAsmBackend12finishLayoutERKN4llvm11MCAssemblerERNS1_11MCAsmLayoutE'/>
<use f='llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonMCCompound.cpp' l='382' u='c' c='_ZL15lookForCompoundRKN4llvm11MCInstrInfoERNS_9MCContextERNS_6MCInstE'/>
<use f='llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonMCInstrInfo.cpp' l='850' u='c' c='_ZN4llvm18HexagonMCInstrInfo13replaceDuplexERNS_9MCContextERNS_6MCInstENS_15DuplexCandidateE'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyMCInstLower.cpp' l='307' u='c' c='_ZL22removeRegisterOperandsPKN4llvm12MachineInstrERNS_6MCInstE'/>
