#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Apr  1 22:00:41 2019
# Process ID: 2695
# Current directory: /home/anzhelika/projekt/myIpv3
# Command line: vivado
# Log file: /home/anzhelika/projekt/myIpv3/vivado.log
# Journal file: /home/anzhelika/projekt/myIpv3/vivado.jou
#-----------------------------------------------------------
start_gui
create_project VivadoDesign /home/anzhelika/projekt/myIpv3/VivadoDesign -part xc7z010clg225-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
set_property target_language VHDL [current_project]
create_bd_design "Diagramm"
Wrote  : </home/anzhelika/projekt/myIpv3/VivadoDesign/VivadoDesign.srcs/sources_1/bd/Diagramm/Diagramm.bd> 
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
set_property -dict [list CONFIG.PCW_DDR_RAM_HIGHADDR {0x1FFFFFFF} CONFIG.PCW_FCLK_CLK1_BUF {true} CONFIG.PCW_UIPARAM_DDR_ROW_ADDR_COUNT {15} CONFIG.PCW_UIPARAM_DDR_T_RC {48.91} CONFIG.PCW_UIPARAM_DDR_T_FAW {40.0} CONFIG.PCW_I2C_PERIPHERAL_FREQMHZ {111.111115} CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {100} CONFIG.PCW_ACT_QSPI_PERIPHERAL_FREQMHZ {200.000000} CONFIG.PCW_ACT_ENET0_PERIPHERAL_FREQMHZ {125.000000} CONFIG.PCW_ACT_SDIO_PERIPHERAL_FREQMHZ {100.000000} CONFIG.PCW_ACT_UART_PERIPHERAL_FREQMHZ {100.000000} CONFIG.PCW_ACT_SPI_PERIPHERAL_FREQMHZ {166.666672} CONFIG.PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ {100.000000} CONFIG.PCW_CLK1_FREQ {100000000} CONFIG.PCW_QSPI_PERIPHERAL_DIVISOR0 {5} CONFIG.PCW_SDIO_PERIPHERAL_DIVISOR0 {10} CONFIG.PCW_UART_PERIPHERAL_DIVISOR0 {10} CONFIG.PCW_SPI_PERIPHERAL_DIVISOR0 {6} CONFIG.PCW_FCLK0_PERIPHERAL_DIVISOR0 {5} CONFIG.PCW_FCLK1_PERIPHERAL_DIVISOR0 {5} CONFIG.PCW_FCLK1_PERIPHERAL_DIVISOR1 {2} CONFIG.PCW_PCAP_PERIPHERAL_DIVISOR0 {5} CONFIG.PCW_IOPLL_CTRL_FBDIV {30} CONFIG.PCW_IO_IO_PLL_FREQMHZ {1000.000} CONFIG.PCW_SDIO_PERIPHERAL_VALID {1} CONFIG.PCW_SPI_PERIPHERAL_VALID {1} CONFIG.PCW_UART_PERIPHERAL_VALID {1} CONFIG.PCW_EN_EMIO_GPIO {1} CONFIG.PCW_EN_EMIO_I2C0 {1} CONFIG.PCW_EN_EMIO_SDIO0 {1} CONFIG.PCW_EN_EMIO_CD_SDIO0 {1} CONFIG.PCW_EN_EMIO_WP_SDIO0 {1} CONFIG.PCW_EN_EMIO_SPI0 {1} CONFIG.PCW_EN_EMIO_SPI1 {1} CONFIG.PCW_EN_EMIO_UART0 {1} CONFIG.PCW_EN_EMIO_TTC0 {1} CONFIG.PCW_EN_EMIO_TTC1 {1} CONFIG.PCW_M_AXI_GP0_FREQMHZ {50} CONFIG.PCW_FTM_CTI_IN0 {<Select>} CONFIG.PCW_FTM_CTI_IN1 {<Select>} CONFIG.PCW_FTM_CTI_IN2 {<Select>} CONFIG.PCW_FTM_CTI_IN3 {<Select>} CONFIG.PCW_FTM_CTI_OUT0 {<Select>} CONFIG.PCW_FTM_CTI_OUT1 {<Select>} CONFIG.PCW_FTM_CTI_OUT2 {<Select>} CONFIG.PCW_FTM_CTI_OUT3 {<Select>} CONFIG.PCW_USE_FABRIC_INTERRUPT {1} CONFIG.PCW_EN_QSPI {1} CONFIG.PCW_EN_GPIO {1} CONFIG.PCW_EN_I2C0 {1} CONFIG.PCW_EN_I2C1 {1} CONFIG.PCW_EN_SDIO0 {1} CONFIG.PCW_EN_SDIO1 {1} CONFIG.PCW_EN_SPI0 {1} CONFIG.PCW_EN_SPI1 {1} CONFIG.PCW_EN_UART0 {1} CONFIG.PCW_EN_UART1 {1} CONFIG.PCW_EN_TTC0 {1} CONFIG.PCW_EN_TTC1 {1} CONFIG.PCW_EN_USB0 {1} CONFIG.PCW_EN_CLK1_PORT {1} CONFIG.PCW_IRQ_F2P_INTR {1} CONFIG.PCW_UIPARAM_DDR_MEMORY_TYPE {DDR 3 (Low Voltage)} CONFIG.PCW_UIPARAM_DDR_PARTNO {MT41J256M16 RE-125} CONFIG.PCW_UIPARAM_DDR_DRAM_WIDTH {16 Bits} CONFIG.PCW_UIPARAM_DDR_DEVICE_CAPACITY {4096 MBits} CONFIG.PCW_QSPI_PERIPHERAL_ENABLE {1} CONFIG.PCW_QSPI_QSPI_IO {MIO 1 .. 6} CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} CONFIG.PCW_QSPI_GRP_SINGLE_SS_IO {MIO 1 .. 6} CONFIG.PCW_SD0_PERIPHERAL_ENABLE {0} CONFIG.PCW_SD0_SD0_IO {EMIO} CONFIG.PCW_SD0_GRP_CD_ENABLE {1} CONFIG.PCW_SD0_GRP_CD_IO {EMIO} CONFIG.PCW_SD0_GRP_WP_ENABLE {1} CONFIG.PCW_SD0_GRP_WP_IO {EMIO} CONFIG.PCW_SD1_PERIPHERAL_ENABLE {1} CONFIG.PCW_SD1_SD1_IO {MIO 10 .. 15} CONFIG.PCW_SD1_GRP_CD_ENABLE {1} CONFIG.PCW_SD1_GRP_CD_IO {MIO 0} CONFIG.PCW_UART0_PERIPHERAL_ENABLE {0} CONFIG.PCW_UART0_UART0_IO {EMIO} CONFIG.PCW_UART1_PERIPHERAL_ENABLE {1} CONFIG.PCW_UART1_UART1_IO {MIO 8 .. 9} CONFIG.PCW_SPI0_PERIPHERAL_ENABLE {0} CONFIG.PCW_SPI0_SPI0_IO {EMIO} CONFIG.PCW_SPI0_GRP_SS0_ENABLE {1} CONFIG.PCW_SPI0_GRP_SS0_IO {EMIO} CONFIG.PCW_SPI0_GRP_SS1_ENABLE {1} CONFIG.PCW_SPI0_GRP_SS1_IO {EMIO} CONFIG.PCW_SPI0_GRP_SS2_ENABLE {1} CONFIG.PCW_SPI0_GRP_SS2_IO {EMIO} CONFIG.PCW_SPI1_PERIPHERAL_ENABLE {0} CONFIG.PCW_SPI1_SPI1_IO {EMIO} CONFIG.PCW_SPI1_GRP_SS0_ENABLE {1} CONFIG.PCW_SPI1_GRP_SS0_IO {EMIO} CONFIG.PCW_SPI1_GRP_SS1_ENABLE {1} CONFIG.PCW_SPI1_GRP_SS1_IO {EMIO} CONFIG.PCW_SPI1_GRP_SS2_ENABLE {1} CONFIG.PCW_SPI1_GRP_SS2_IO {EMIO} CONFIG.PCW_TTC0_PERIPHERAL_ENABLE {1} CONFIG.PCW_TTC0_TTC0_IO {EMIO} CONFIG.PCW_TTC1_PERIPHERAL_ENABLE {1} CONFIG.PCW_TTC1_TTC1_IO {EMIO} CONFIG.PCW_USB0_PERIPHERAL_ENABLE {1} CONFIG.PCW_USB0_USB0_IO {MIO 28 .. 39} CONFIG.PCW_USB_RESET_ENABLE {1} CONFIG.PCW_USB_RESET_SELECT {Share reset pin} CONFIG.PCW_USB0_RESET_ENABLE {1} CONFIG.PCW_USB0_RESET_IO {MIO 7} CONFIG.PCW_I2C0_PERIPHERAL_ENABLE {0} CONFIG.PCW_I2C0_I2C0_IO {EMIO} CONFIG.PCW_I2C0_GRP_INT_ENABLE {1} CONFIG.PCW_I2C0_GRP_INT_IO {EMIO} CONFIG.PCW_I2C1_PERIPHERAL_ENABLE {1} CONFIG.PCW_I2C1_I2C1_IO {MIO 48 .. 49} CONFIG.PCW_I2C1_GRP_INT_ENABLE {1} CONFIG.PCW_I2C1_GRP_INT_IO {EMIO} CONFIG.PCW_I2C_RESET_ENABLE {1} CONFIG.PCW_I2C_RESET_SELECT {Share reset pin} CONFIG.PCW_GPIO_MIO_GPIO_ENABLE {1} CONFIG.PCW_GPIO_MIO_GPIO_IO {MIO} CONFIG.PCW_GPIO_EMIO_GPIO_ENABLE {1} CONFIG.PCW_GPIO_EMIO_GPIO_IO {64} CONFIG.PCW_APU_CLK_RATIO_ENABLE {0.251400462962963} CONFIG.PCW_ENET0_PERIPHERAL_CLKSRC {External} CONFIG.PCW_MIO_0_PULLUP {enabled} CONFIG.PCW_MIO_0_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_0_DIRECTION {in} CONFIG.PCW_MIO_0_SLEW {slow} CONFIG.PCW_MIO_1_PULLUP {enabled} CONFIG.PCW_MIO_1_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_1_DIRECTION {out} CONFIG.PCW_MIO_1_SLEW {slow} CONFIG.PCW_MIO_2_PULLUP {disabled} CONFIG.PCW_MIO_2_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_2_DIRECTION {inout} CONFIG.PCW_MIO_2_SLEW {slow} CONFIG.PCW_MIO_3_PULLUP {disabled} CONFIG.PCW_MIO_3_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_3_DIRECTION {inout} CONFIG.PCW_MIO_3_SLEW {slow} CONFIG.PCW_MIO_4_PULLUP {disabled} CONFIG.PCW_MIO_4_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_4_DIRECTION {inout} CONFIG.PCW_MIO_4_SLEW {slow} CONFIG.PCW_MIO_5_PULLUP {disabled} CONFIG.PCW_MIO_5_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_5_DIRECTION {inout} CONFIG.PCW_MIO_5_SLEW {slow} CONFIG.PCW_MIO_6_PULLUP {disabled} CONFIG.PCW_MIO_6_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_6_DIRECTION {out} CONFIG.PCW_MIO_6_SLEW {slow} CONFIG.PCW_MIO_7_PULLUP {disabled} CONFIG.PCW_MIO_7_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_7_DIRECTION {out} CONFIG.PCW_MIO_7_SLEW {slow} CONFIG.PCW_MIO_8_PULLUP {disabled} CONFIG.PCW_MIO_8_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_8_DIRECTION {out} CONFIG.PCW_MIO_8_SLEW {slow} CONFIG.PCW_MIO_9_PULLUP {enabled} CONFIG.PCW_MIO_9_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_9_DIRECTION {in} CONFIG.PCW_MIO_9_SLEW {slow} CONFIG.PCW_MIO_10_PULLUP {disabled} CONFIG.PCW_MIO_10_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_10_DIRECTION {inout} CONFIG.PCW_MIO_10_SLEW {slow} CONFIG.PCW_MIO_11_PULLUP {disabled} CONFIG.PCW_MIO_11_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_11_DIRECTION {inout} CONFIG.PCW_MIO_11_SLEW {slow} CONFIG.PCW_MIO_12_PULLUP {disabled} CONFIG.PCW_MIO_12_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_12_DIRECTION {inout} CONFIG.PCW_MIO_12_SLEW {slow} CONFIG.PCW_MIO_13_PULLUP {disabled} CONFIG.PCW_MIO_13_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_13_DIRECTION {inout} CONFIG.PCW_MIO_13_SLEW {slow} CONFIG.PCW_MIO_14_PULLUP {disabled} CONFIG.PCW_MIO_14_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_14_DIRECTION {inout} CONFIG.PCW_MIO_14_SLEW {slow} CONFIG.PCW_MIO_15_PULLUP {disabled} CONFIG.PCW_MIO_15_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_15_DIRECTION {inout} CONFIG.PCW_MIO_15_SLEW {slow} CONFIG.PCW_MIO_28_PULLUP {enabled} CONFIG.PCW_MIO_28_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_28_DIRECTION {inout} CONFIG.PCW_MIO_28_SLEW {slow} CONFIG.PCW_MIO_29_PULLUP {enabled} CONFIG.PCW_MIO_29_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_29_DIRECTION {in} CONFIG.PCW_MIO_29_SLEW {slow} CONFIG.PCW_MIO_30_PULLUP {enabled} CONFIG.PCW_MIO_30_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_30_DIRECTION {out} CONFIG.PCW_MIO_30_SLEW {slow} CONFIG.PCW_MIO_31_PULLUP {enabled} CONFIG.PCW_MIO_31_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_31_DIRECTION {in} CONFIG.PCW_MIO_31_SLEW {slow} CONFIG.PCW_MIO_32_PULLUP {enabled} CONFIG.PCW_MIO_32_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_32_DIRECTION {inout} CONFIG.PCW_MIO_32_SLEW {slow} CONFIG.PCW_MIO_33_PULLUP {enabled} CONFIG.PCW_MIO_33_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_33_DIRECTION {inout} CONFIG.PCW_MIO_33_SLEW {slow} CONFIG.PCW_MIO_34_PULLUP {enabled} CONFIG.PCW_MIO_34_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_34_DIRECTION {inout} CONFIG.PCW_MIO_34_SLEW {slow} CONFIG.PCW_MIO_35_PULLUP {enabled} CONFIG.PCW_MIO_35_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_35_DIRECTION {inout} CONFIG.PCW_MIO_35_SLEW {slow} CONFIG.PCW_MIO_36_PULLUP {enabled} CONFIG.PCW_MIO_36_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_36_DIRECTION {in} CONFIG.PCW_MIO_36_SLEW {slow} CONFIG.PCW_MIO_37_PULLUP {enabled} CONFIG.PCW_MIO_37_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_37_DIRECTION {inout} CONFIG.PCW_MIO_37_SLEW {slow} CONFIG.PCW_MIO_38_PULLUP {enabled} CONFIG.PCW_MIO_38_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_38_DIRECTION {inout} CONFIG.PCW_MIO_38_SLEW {slow} CONFIG.PCW_MIO_39_PULLUP {enabled} CONFIG.PCW_MIO_39_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_39_DIRECTION {inout} CONFIG.PCW_MIO_39_SLEW {slow} CONFIG.PCW_MIO_48_PULLUP {enabled} CONFIG.PCW_MIO_48_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_48_DIRECTION {inout} CONFIG.PCW_MIO_48_SLEW {slow} CONFIG.PCW_MIO_49_PULLUP {enabled} CONFIG.PCW_MIO_49_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_49_DIRECTION {inout} CONFIG.PCW_MIO_49_SLEW {slow} CONFIG.PCW_MIO_52_PULLUP {enabled} CONFIG.PCW_MIO_52_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_52_DIRECTION {inout} CONFIG.PCW_MIO_52_SLEW {slow} CONFIG.PCW_MIO_53_PULLUP {enabled} CONFIG.PCW_MIO_53_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_53_DIRECTION {inout} CONFIG.PCW_MIO_53_SLEW {slow} CONFIG.PCW_UIPARAM_GENERATE_SUMMARY {NONE} CONFIG.PCW_MIO_TREE_PERIPHERALS {SD 1#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#USB Reset#UART 1#UART 1#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#Unbonded#Unbonded#Unbonded#Unbonded#Unbonded#Unbonded#Unbonded#Unbonded#Unbonded#Unbonded#Unbonded#Unbonded#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#Unbonded#Unbonded#Unbonded#Unbonded#Unbonded#Unbonded#Unbonded#Unbonded#I2C 1#I2C 1#Unbonded#Unbonded#GPIO#GPIO} CONFIG.PCW_MIO_TREE_SIGNALS {cd#qspi0_ss_b#qspi0_io[0]#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]#qspi0_sclk#reset#tx#rx#data[0]#cmd#clk#data[1]#data[2]#data[3]#Unbonded#Unbonded#Unbonded#Unbonded#Unbonded#Unbonded#Unbonded#Unbonded#Unbonded#Unbonded#Unbonded#Unbonded#data[4]#dir#stp#nxt#data[0]#data[1]#data[2]#data[3]#clk#data[5]#data[6]#data[7]#Unbonded#Unbonded#Unbonded#Unbonded#Unbonded#Unbonded#Unbonded#Unbonded#scl#sda#Unbonded#Unbonded#gpio[52]#gpio[53]} CONFIG.PCW_FPGA_FCLK1_ENABLE {1}] [get_bd_cells processing_system7_0]
CRITICAL WARNING: [BD 41-737] Cannot set the parameter PCW_M_AXI_GP0_FREQMHZ on /processing_system7_0. It is read-only.
WARNING: [Boardtcl 53-1] No current board_part set.
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
set_property -dict [list CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} CONFIG.PCW_GPIO_MIO_GPIO_ENABLE {0} CONFIG.PCW_GPIO_EMIO_GPIO_ENABLE {0}] [get_bd_cells processing_system7_0]
WARNING: [Boardtcl 53-1] No current board_part set.
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
endgroup
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
create_peripheral user.org user my_ip_v3 1.0 -dir /home/anzhelika/projekt/myIpv3/ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core user.org:user:my_ip_v3:1.0]
set_property VALUE 5 [ipx::get_bus_parameters WIZ_NUM_REG -of_objects [ipx::get_bus_interfaces S00_AXI -of_objects [ipx::find_open_core user.org:user:my_ip_v3:1.0]]]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core user.org:user:my_ip_v3:1.0]
write_peripheral [ipx::find_open_core user.org:user:my_ip_v3:1.0]
set_property  ip_repo_paths  /home/anzhelika/projekt/myIpv3/ip_repo/my_ip_v3_1.0 [current_project]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/anzhelika/projekt/myIpv3/ip_repo/my_ip_v3_1.0'.
ipx::edit_ip_in_project -upgrade true -name edit_my_ip_v3_v1_0 -directory /home/anzhelika/projekt/myIpv3/ip_repo /home/anzhelika/projekt/myIpv3/ip_repo/my_ip_v3_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/anzhelika/projekt/myIpv3/ip_repo/my_ip_v3_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-5226] Project source file '/home/anzhelika/projekt/myIpv3/ip_repo/my_ip_v3_1.0/component.xml' ignored by IP packager.
ipx::merge_project_changes ports [ipx::current_core]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-5226] Project source file '/home/anzhelika/projekt/myIpv3/ip_repo/my_ip_v3_1.0/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
update_ip_catalog
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/anzhelika/projekt/myIpv3/ip_repo/my_ip_v3_1.0/hdl/my_ip_v3_v1_0_S00_AXI.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/anzhelika/projekt/myIpv3/ip_repo/my_ip_v3_1.0/hdl/my_ip_v3_v1_0.vhd:]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::check_integrity -quiet [ipx::current_core]
ipx::archive_core /home/anzhelika/projekt/myIpv3/ip_repo/my_ip_v3_1.0/user.org_user_my_ip_v3_1.0.zip [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/anzhelika/projekt/myIpv3/ip_repo/my_ip_v3_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/anzhelika/projekt/myIpv3/ip_repo/my_ip_v3_1.0'
startgroup
create_bd_cell -type ip -vlnv user.org:user:my_ip_v3:1.0 my_ip_v3_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/my_ip_v3_0/S00_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins my_ip_v3_0/S00_AXI]
</my_ip_v3_0/S00_AXI/S00_AXI_reg> is being mapped into </processing_system7_0/Data> at <0x43C00000 [ 64K ]>
regenerate_bd_layout
report_ip_status -name ip_status 
startgroup
make_bd_pins_external  [get_bd_pins my_ip_v3_0/led_reg]
endgroup
save_bd_design
Wrote  : </home/anzhelika/projekt/myIpv3/VivadoDesign/VivadoDesign.srcs/sources_1/bd/Diagramm/Diagramm.bd> 
Wrote  : </home/anzhelika/projekt/myIpv3/VivadoDesign/VivadoDesign.srcs/sources_1/bd/Diagramm/ui/bd_472aaada.ui> 
validate_bd_design
save_bd_design
Wrote  : </home/anzhelika/projekt/myIpv3/VivadoDesign/VivadoDesign.srcs/sources_1/bd/Diagramm/Diagramm.bd> 
set_property range 4K [get_bd_addr_segs {processing_system7_0/Data/SEG_my_ip_v3_0_S00_AXI_reg}]
save_bd_design
Wrote  : </home/anzhelika/projekt/myIpv3/VivadoDesign/VivadoDesign.srcs/sources_1/bd/Diagramm/Diagramm.bd> 
generate_target all [get_files  /home/anzhelika/projekt/myIpv3/VivadoDesign/VivadoDesign.srcs/sources_1/bd/Diagramm/Diagramm.bd]
Wrote  : </home/anzhelika/projekt/myIpv3/VivadoDesign/VivadoDesign.srcs/sources_1/bd/Diagramm/Diagramm.bd> 
VHDL Output written to : /home/anzhelika/projekt/myIpv3/VivadoDesign/VivadoDesign.srcs/sources_1/bd/Diagramm/synth/Diagramm.vhd
VHDL Output written to : /home/anzhelika/projekt/myIpv3/VivadoDesign/VivadoDesign.srcs/sources_1/bd/Diagramm/sim/Diagramm.vhd
VHDL Output written to : /home/anzhelika/projekt/myIpv3/VivadoDesign/VivadoDesign.srcs/sources_1/bd/Diagramm/hdl/Diagramm_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block my_ip_v3_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anzhelika/projekt/myIpv3/VivadoDesign/VivadoDesign.srcs/sources_1/bd/Diagramm/ip/Diagramm_auto_pc_0/Diagramm_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/anzhelika/projekt/myIpv3/VivadoDesign/VivadoDesign.srcs/sources_1/bd/Diagramm/hw_handoff/Diagramm.hwh
Generated Block Design Tcl file /home/anzhelika/projekt/myIpv3/VivadoDesign/VivadoDesign.srcs/sources_1/bd/Diagramm/hw_handoff/Diagramm_bd.tcl
Generated Hardware Definition File /home/anzhelika/projekt/myIpv3/VivadoDesign/VivadoDesign.srcs/sources_1/bd/Diagramm/synth/Diagramm.hwdef
generate_target: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 6625.277 ; gain = 3.086 ; free physical = 508 ; free virtual = 5982
catch { config_ip_cache -export [get_ips -all Diagramm_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all Diagramm_my_ip_v3_0_0] }
catch { config_ip_cache -export [get_ips -all Diagramm_rst_ps7_0_50M_0] }
catch { config_ip_cache -export [get_ips -all Diagramm_auto_pc_0] }
export_ip_user_files -of_objects [get_files /home/anzhelika/projekt/myIpv3/VivadoDesign/VivadoDesign.srcs/sources_1/bd/Diagramm/Diagramm.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/anzhelika/projekt/myIpv3/VivadoDesign/VivadoDesign.srcs/sources_1/bd/Diagramm/Diagramm.bd]
launch_runs -jobs 8 {Diagramm_processing_system7_0_0_synth_1 Diagramm_my_ip_v3_0_0_synth_1 Diagramm_rst_ps7_0_50M_0_synth_1 Diagramm_auto_pc_0_synth_1}
[Mon Apr  1 23:31:33 2019] Launched Diagramm_processing_system7_0_0_synth_1, Diagramm_my_ip_v3_0_0_synth_1, Diagramm_rst_ps7_0_50M_0_synth_1, Diagramm_auto_pc_0_synth_1...
Run output will be captured here:
Diagramm_processing_system7_0_0_synth_1: /home/anzhelika/projekt/myIpv3/VivadoDesign/VivadoDesign.runs/Diagramm_processing_system7_0_0_synth_1/runme.log
Diagramm_my_ip_v3_0_0_synth_1: /home/anzhelika/projekt/myIpv3/VivadoDesign/VivadoDesign.runs/Diagramm_my_ip_v3_0_0_synth_1/runme.log
Diagramm_rst_ps7_0_50M_0_synth_1: /home/anzhelika/projekt/myIpv3/VivadoDesign/VivadoDesign.runs/Diagramm_rst_ps7_0_50M_0_synth_1/runme.log
Diagramm_auto_pc_0_synth_1: /home/anzhelika/projekt/myIpv3/VivadoDesign/VivadoDesign.runs/Diagramm_auto_pc_0_synth_1/runme.log
export_simulation -of_objects [get_files /home/anzhelika/projekt/myIpv3/VivadoDesign/VivadoDesign.srcs/sources_1/bd/Diagramm/Diagramm.bd] -directory /home/anzhelika/projekt/myIpv3/VivadoDesign/VivadoDesign.ip_user_files/sim_scripts -ip_user_files_dir /home/anzhelika/projekt/myIpv3/VivadoDesign/VivadoDesign.ip_user_files -ipstatic_source_dir /home/anzhelika/projekt/myIpv3/VivadoDesign/VivadoDesign.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/anzhelika/projekt/myIpv3/VivadoDesign/VivadoDesign.cache/compile_simlib/modelsim} {questa=/home/anzhelika/projekt/myIpv3/VivadoDesign/VivadoDesign.cache/compile_simlib/questa} {ies=/home/anzhelika/projekt/myIpv3/VivadoDesign/VivadoDesign.cache/compile_simlib/ies} {xcelium=/home/anzhelika/projekt/myIpv3/VivadoDesign/VivadoDesign.cache/compile_simlib/xcelium} {vcs=/home/anzhelika/projekt/myIpv3/VivadoDesign/VivadoDesign.cache/compile_simlib/vcs} {riviera=/home/anzhelika/projekt/myIpv3/VivadoDesign/VivadoDesign.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files /home/anzhelika/projekt/myIpv3/VivadoDesign/VivadoDesign.srcs/sources_1/bd/Diagramm/Diagramm.bd] -top
add_files -norecurse /home/anzhelika/projekt/myIpv3/VivadoDesign/VivadoDesign.srcs/sources_1/bd/Diagramm/hdl/Diagramm_wrapper.vhd
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/anzhelika/projekt/myIpv3/VivadoDesign/VivadoDesign.srcs/sources_1/bd/Diagramm/Diagramm.bd]
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg225-1
Top: Diagramm_wrapper
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 6854.785 ; gain = 0.000 ; free physical = 2160 ; free virtual = 5768
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Diagramm_wrapper' [/home/anzhelika/projekt/myIpv3/VivadoDesign/VivadoDesign.srcs/sources_1/bd/Diagramm/hdl/Diagramm_wrapper.vhd:41]
INFO: [Synth 8-3491] module 'Diagramm' declared at '/home/anzhelika/projekt/myIpv3/VivadoDesign/VivadoDesign.srcs/sources_1/bd/Diagramm/synth/Diagramm.vhd:591' bound to instance 'Diagramm_i' of component 'Diagramm' [/home/anzhelika/projekt/myIpv3/VivadoDesign/VivadoDesign.srcs/sources_1/bd/Diagramm/hdl/Diagramm_wrapper.vhd:69]
INFO: [Synth 8-638] synthesizing module 'Diagramm' [/home/anzhelika/projekt/myIpv3/VivadoDesign/VivadoDesign.srcs/sources_1/bd/Diagramm/synth/Diagramm.vhd:622]
INFO: [Synth 8-3491] module 'Diagramm_my_ip_v3_0_0' declared at '/home/anzhelika/projekt/myIpv3/.Xil/Vivado-2695-anzThink/realtime/Diagramm_my_ip_v3_0_0_stub.vhdl:5' bound to instance 'my_ip_v3_0' of component 'Diagramm_my_ip_v3_0_0' [/home/anzhelika/projekt/myIpv3/VivadoDesign/VivadoDesign.srcs/sources_1/bd/Diagramm/synth/Diagramm.vhd:862]
INFO: [Synth 8-638] synthesizing module 'Diagramm_my_ip_v3_0_0' [/home/anzhelika/projekt/myIpv3/.Xil/Vivado-2695-anzThink/realtime/Diagramm_my_ip_v3_0_0_stub.vhdl:33]
INFO: [Synth 8-3491] module 'Diagramm_processing_system7_0_0' declared at '/home/anzhelika/projekt/myIpv3/.Xil/Vivado-2695-anzThink/realtime/Diagramm_processing_system7_0_0_stub.vhdl:5' bound to instance 'processing_system7_0' of component 'Diagramm_processing_system7_0_0' [/home/anzhelika/projekt/myIpv3/VivadoDesign/VivadoDesign.srcs/sources_1/bd/Diagramm/synth/Diagramm.vhd:887]
INFO: [Synth 8-638] synthesizing module 'Diagramm_processing_system7_0_0' [/home/anzhelika/projekt/myIpv3/.Xil/Vivado-2695-anzThink/realtime/Diagramm_processing_system7_0_0_stub.vhdl:84]
INFO: [Synth 8-638] synthesizing module 'Diagramm_ps7_0_axi_periph_0' [/home/anzhelika/projekt/myIpv3/VivadoDesign/VivadoDesign.srcs/sources_1/bd/Diagramm/synth/Diagramm.vhd:398]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_IOJ7QV' [/home/anzhelika/projekt/myIpv3/VivadoDesign/VivadoDesign.srcs/sources_1/bd/Diagramm/synth/Diagramm.vhd:80]
INFO: [Synth 8-3491] module 'Diagramm_auto_pc_0' declared at '/home/anzhelika/projekt/myIpv3/.Xil/Vivado-2695-anzThink/realtime/Diagramm_auto_pc_0_stub.vhdl:5' bound to instance 'auto_pc' of component 'Diagramm_auto_pc_0' [/home/anzhelika/projekt/myIpv3/VivadoDesign/VivadoDesign.srcs/sources_1/bd/Diagramm/synth/Diagramm.vhd:263]
INFO: [Synth 8-638] synthesizing module 'Diagramm_auto_pc_0' [/home/anzhelika/projekt/myIpv3/.Xil/Vivado-2695-anzThink/realtime/Diagramm_auto_pc_0_stub.vhdl:70]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_IOJ7QV' (1#1) [/home/anzhelika/projekt/myIpv3/VivadoDesign/VivadoDesign.srcs/sources_1/bd/Diagramm/synth/Diagramm.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'Diagramm_ps7_0_axi_periph_0' (2#1) [/home/anzhelika/projekt/myIpv3/VivadoDesign/VivadoDesign.srcs/sources_1/bd/Diagramm/synth/Diagramm.vhd:398]
INFO: [Synth 8-3491] module 'Diagramm_rst_ps7_0_50M_0' declared at '/home/anzhelika/projekt/myIpv3/.Xil/Vivado-2695-anzThink/realtime/Diagramm_rst_ps7_0_50M_0_stub.vhdl:5' bound to instance 'rst_ps7_0_50M' of component 'Diagramm_rst_ps7_0_50M_0' [/home/anzhelika/projekt/myIpv3/VivadoDesign/VivadoDesign.srcs/sources_1/bd/Diagramm/synth/Diagramm.vhd:1029]
INFO: [Synth 8-638] synthesizing module 'Diagramm_rst_ps7_0_50M_0' [/home/anzhelika/projekt/myIpv3/.Xil/Vivado-2695-anzThink/realtime/Diagramm_rst_ps7_0_50M_0_stub.vhdl:21]
INFO: [Synth 8-256] done synthesizing module 'Diagramm' (3#1) [/home/anzhelika/projekt/myIpv3/VivadoDesign/VivadoDesign.srcs/sources_1/bd/Diagramm/synth/Diagramm.vhd:622]
INFO: [Synth 8-256] done synthesizing module 'Diagramm_wrapper' (4#1) [/home/anzhelika/projekt/myIpv3/VivadoDesign/VivadoDesign.srcs/sources_1/bd/Diagramm/hdl/Diagramm_wrapper.vhd:41]
WARNING: [Synth 8-3331] design s00_couplers_imp_IOJ7QV has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_IOJ7QV has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design Diagramm_ps7_0_axi_periph_0 has unconnected port ACLK
WARNING: [Synth 8-3331] design Diagramm_ps7_0_axi_periph_0 has unconnected port ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 6854.785 ; gain = 0.000 ; free physical = 2171 ; free virtual = 5782
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 6854.785 ; gain = 0.000 ; free physical = 2171 ; free virtual = 5782
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 6854.785 ; gain = 0.000 ; free physical = 2171 ; free virtual = 5782
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint '/home/anzhelika/projekt/myIpv3/VivadoDesign/VivadoDesign.srcs/sources_1/bd/Diagramm/ip/Diagramm_my_ip_v3_0_0/Diagramm_my_ip_v3_0_0.dcp' for cell 'Diagramm_i/my_ip_v3_0'
INFO: [Project 1-454] Reading design checkpoint '/home/anzhelika/projekt/myIpv3/VivadoDesign/VivadoDesign.srcs/sources_1/bd/Diagramm/ip/Diagramm_processing_system7_0_0/Diagramm_processing_system7_0_0.dcp' for cell 'Diagramm_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/anzhelika/projekt/myIpv3/VivadoDesign/VivadoDesign.srcs/sources_1/bd/Diagramm/ip/Diagramm_rst_ps7_0_50M_0/Diagramm_rst_ps7_0_50M_0.dcp' for cell 'Diagramm_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint '/home/anzhelika/projekt/myIpv3/VivadoDesign/VivadoDesign.srcs/sources_1/bd/Diagramm/ip/Diagramm_auto_pc_0/Diagramm_auto_pc_0.dcp' for cell 'Diagramm_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 34 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z010clg225-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 5 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/anzhelika/projekt/myIpv3/VivadoDesign/VivadoDesign.srcs/sources_1/bd/Diagramm/ip/Diagramm_processing_system7_0_0/Diagramm_processing_system7_0_0.xdc] for cell 'Diagramm_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/anzhelika/projekt/myIpv3/VivadoDesign/VivadoDesign.srcs/sources_1/bd/Diagramm/ip/Diagramm_processing_system7_0_0/Diagramm_processing_system7_0_0.xdc] for cell 'Diagramm_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/anzhelika/projekt/myIpv3/VivadoDesign/VivadoDesign.srcs/sources_1/bd/Diagramm/ip/Diagramm_processing_system7_0_0/Diagramm_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Diagramm_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Diagramm_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/anzhelika/projekt/myIpv3/VivadoDesign/VivadoDesign.srcs/sources_1/bd/Diagramm/ip/Diagramm_rst_ps7_0_50M_0/Diagramm_rst_ps7_0_50M_0_board.xdc] for cell 'Diagramm_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/anzhelika/projekt/myIpv3/VivadoDesign/VivadoDesign.srcs/sources_1/bd/Diagramm/ip/Diagramm_rst_ps7_0_50M_0/Diagramm_rst_ps7_0_50M_0_board.xdc] for cell 'Diagramm_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/anzhelika/projekt/myIpv3/VivadoDesign/VivadoDesign.srcs/sources_1/bd/Diagramm/ip/Diagramm_rst_ps7_0_50M_0/Diagramm_rst_ps7_0_50M_0.xdc] for cell 'Diagramm_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/anzhelika/projekt/myIpv3/VivadoDesign/VivadoDesign.srcs/sources_1/bd/Diagramm/ip/Diagramm_rst_ps7_0_50M_0/Diagramm_rst_ps7_0_50M_0.xdc] for cell 'Diagramm_i/rst_ps7_0_50M/U0'
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 7201.598 ; gain = 346.812 ; free physical = 1854 ; free virtual = 5509
30 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 7201.598 ; gain = 346.812 ; free physical = 1854 ; free virtual = 5509
set_property IOSTANDARD LVCMOS25 [get_ports [list {led_reg_0[0]}]]
set_property IOSTANDARD LVCMOS25 [get_ports [list {led_reg_0[1]}]]
set_property IOSTANDARD LVCMOS25 [get_ports [list {led_reg_0[2]}]]
set_property IOSTANDARD LVCMOS25 [get_ports [list {led_reg_0[3]}]]
set_property IOSTANDARD LVCMOS25 [get_ports [list {led_reg_0[4]}]]
place_ports {led_reg_0[0]} P15
place_ports {led_reg_0[1]} M14
place_ports {led_reg_0[2]} L13
place_ports {led_reg_0[3]} L12
place_ports {led_reg_0[4]} R12
file mkdir /home/anzhelika/projekt/myIpv3/VivadoDesign/VivadoDesign.srcs/constrs_1/new
close [ open /home/anzhelika/projekt/myIpv3/VivadoDesign/VivadoDesign.srcs/constrs_1/new/output.xdc w ]
add_files -fileset constrs_1 /home/anzhelika/projekt/myIpv3/VivadoDesign/VivadoDesign.srcs/constrs_1/new/output.xdc
set_property target_constrs_file /home/anzhelika/projekt/myIpv3/VivadoDesign/VivadoDesign.srcs/constrs_1/new/output.xdc [current_fileset -constrset]
save_constraints -force
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Apr  1 23:40:05 2019] Launched synth_1...
Run output will be captured here: /home/anzhelika/projekt/myIpv3/VivadoDesign/VivadoDesign.runs/synth_1/runme.log
[Mon Apr  1 23:40:05 2019] Launched impl_1...
Run output will be captured here: /home/anzhelika/projekt/myIpv3/VivadoDesign/VivadoDesign.runs/impl_1/runme.log
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 28 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.17 . Memory (MB): peak = 7463.508 ; gain = 0.000 ; free physical = 1134 ; free virtual = 5141
Restored from archive | CPU: 0.160000 secs | Memory: 1.562645 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.17 . Memory (MB): peak = 7463.508 ; gain = 0.000 ; free physical = 1134 ; free virtual = 5141
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 7601.762 ; gain = 400.164 ; free physical = 1086 ; free virtual = 5096
file mkdir /home/anzhelika/projekt/myIpv3/VivadoDesign/VivadoDesign.sdk
file copy -force /home/anzhelika/projekt/myIpv3/VivadoDesign/VivadoDesign.runs/impl_1/Diagramm_wrapper.sysdef /home/anzhelika/projekt/myIpv3/VivadoDesign/VivadoDesign.sdk/Diagramm_wrapper.hdf

launch_sdk -workspace /home/anzhelika/projekt/myIpv3/VivadoDesign/VivadoDesign.sdk -hwspec /home/anzhelika/projekt/myIpv3/VivadoDesign/VivadoDesign.sdk/Diagramm_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /home/anzhelika/projekt/myIpv3/VivadoDesign/VivadoDesign.sdk -hwspec /home/anzhelika/projekt/myIpv3/VivadoDesign/VivadoDesign.sdk/Diagramm_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
