

================================================================
== Vivado HLS Report for 'HLS_accel'
================================================================
* Date:           Mon Sep 22 23:41:14 2025

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        HCD
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 1.00 ns | 6.562 ns |   0.12 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  9753144|  9753144| 64.000 ms | 64.000 ms |  9753144|  9753144|   none  |
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1              |   131584|   131584|       514|          -|          -|   256|    no    |
        | + x_Ix_read_loop     |      512|      512|         2|          -|          -|   256|    no    |
        |- Loop 2              |   131584|   131584|       514|          -|          -|   256|    no    |
        | + x_Iy_read_loop     |      512|      512|         2|          -|          -|   256|    no    |
        |- y_pixels_loop       |  9161780|  9161780|     36070|          -|          -|   254|    no    |
        | + x_pixels_loop      |    36068|    36068|       142|          -|          -|   254|    no    |
        |  ++ y_window_loop    |       63|       63|        21|          -|          -|     3|    no    |
        |   +++ x_window_loop  |       18|       18|         6|          -|          -|     3|    no    |
        |- Loop 4              |   328192|   328192|      1282|          -|          -|   256|    no    |
        | + x_conv_loop        |     1280|     1280|         5|          -|          -|   256|    no    |
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      0|       0|   1122|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|     14|    2998|   3571|    -|
|Memory           |       68|      -|      65|      6|    0|
|Multiplexer      |        -|      -|       -|    925|    -|
|Register         |        -|      -|     972|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       68|     14|    4035|   5624|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       24|      6|       3|     10|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------+-----------------------------+---------+-------+------+------+-----+
    |            Instance           |            Module           | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +-------------------------------+-----------------------------+---------+-------+------+------+-----+
    |HLS_accel_CONTROL_BUS_s_axi_U  |HLS_accel_CONTROL_BUS_s_axi  |        0|      0|    36|    40|    0|
    |HLS_accel_dcmp_64hbi_U3        |HLS_accel_dcmp_64hbi         |        0|      0|   139|   478|    0|
    |HLS_accel_dmul_64g8j_U2        |HLS_accel_dmul_64g8j         |        0|     11|   613|   693|    0|
    |HLS_accel_dsub_64fYi_U1        |HLS_accel_dsub_64fYi         |        0|      3|  1112|  1110|    0|
    |HLS_accel_sitodp_ibs_U4        |HLS_accel_sitodp_ibs         |        0|      0|   549|   625|    0|
    |HLS_accel_sitodp_ibs_U5        |HLS_accel_sitodp_ibs         |        0|      0|   549|   625|    0|
    +-------------------------------+-----------------------------+---------+-------+------+------+-----+
    |Total                          |                             |        0|     14|  2998|  3571|    0|
    +-------------------------------+-----------------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +--------------+----------------------+---------+----+----+-----+-------+-----+------+-------------+
    |    Memory    |        Module        | BRAM_18K| FF | LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +--------------+----------------------+---------+----+----+-----+-------+-----+------+-------------+
    |I_x_U         |HLS_accel_I_x         |       32|   8|   0|    0|  65536|    8|     1|       524288|
    |I_y_U         |HLS_accel_I_x         |       32|   8|   0|    0|  65536|    8|     1|       524288|
    |Ix2_window_U  |HLS_accel_Ix2_winbkb  |        0|  16|   2|    0|      9|    8|     1|           72|
    |Iy2_window_U  |HLS_accel_Ix2_winbkb  |        0|  16|   2|    0|      9|    8|     1|           72|
    |Ixy_window_U  |HLS_accel_Ix2_winbkb  |        0|  16|   2|    0|      9|    8|     1|           72|
    |output_img_U  |HLS_accel_output_eOg  |        4|   1|   0|    0|  65536|    1|     1|        65536|
    +--------------+----------------------+---------+----+----+-----+-------+-----+------+-------------+
    |Total         |                      |       68|  65|   6|    0| 196635|   41|     6|      1114328|
    +--------------+----------------------+---------+----+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |mul_ln44_1_fu_1079_p2   |     *    |      0|  0|  51|           9|           8|
    |mul_ln44_2_fu_1098_p2   |     *    |      0|  0|  51|           9|           8|
    |mul_ln44_fu_1060_p2     |     *    |      0|  0|  51|           9|           8|
    |mul_ln68_fu_967_p2      |     *    |      0|  0|  41|           8|           8|
    |mul_ln69_fu_971_p2      |     *    |      0|  0|  41|           8|           8|
    |mul_ln70_fu_975_p2      |     *    |      0|  0|  41|           8|           8|
    |mul_ln80_1_fu_1149_p2   |     *    |      0|  0|  41|           8|           8|
    |mul_ln80_fu_1139_p2     |     *    |      0|  0|  41|           8|           8|
    |add_ln131_fu_802_p2     |     +    |      0|  0|  25|          18|          18|
    |add_ln141_fu_856_p2     |     +    |      0|  0|  25|          18|          18|
    |add_ln152_fu_1282_p2    |     +    |      0|  0|  25|          18|          18|
    |add_ln41_10_fu_990_p2   |     +    |      0|  0|  15|           8|           8|
    |add_ln41_12_fu_1005_p2  |     +    |      0|  0|  15|           8|           8|
    |add_ln41_13_fu_1020_p2  |     +    |      0|  0|  15|           8|           8|
    |add_ln41_14_fu_1035_p2  |     +    |      0|  0|  15|           8|           8|
    |add_ln41_18_fu_995_p2   |     +    |      0|  0|  15|           8|           8|
    |add_ln41_20_fu_1010_p2  |     +    |      0|  0|  15|           8|           8|
    |add_ln41_21_fu_1025_p2  |     +    |      0|  0|  15|           8|           8|
    |add_ln41_22_fu_1040_p2  |     +    |      0|  0|  15|           8|           8|
    |add_ln41_2_fu_985_p2    |     +    |      0|  0|  15|           8|           8|
    |add_ln41_4_fu_1000_p2   |     +    |      0|  0|  15|           8|           8|
    |add_ln41_5_fu_1015_p2   |     +    |      0|  0|  15|           8|           8|
    |add_ln41_6_fu_1030_p2   |     +    |      0|  0|  15|           8|           8|
    |add_ln68_1_fu_962_p2    |     +    |      0|  0|  15|           5|           5|
    |add_ln81_fu_1114_p2     |     +    |      0|  0|  15|           6|           6|
    |grp_fu_732_p2           |     +    |      0|  0|  15|           8|           8|
    |grp_fu_738_p2           |     +    |      0|  0|  15|           8|           8|
    |grp_fu_744_p2           |     +    |      0|  0|  15|           8|           8|
    |idx_fu_1273_p2          |     +    |      0|  0|  23|          16|          16|
    |kx_fu_941_p2            |     +    |      0|  0|  12|           3|           1|
    |ky_fu_898_p2            |     +    |      0|  0|  12|           3|           1|
    |sum_1_fu_1045_p2        |     +    |      0|  0|  15|           8|           8|
    |sum_3_fu_1049_p2        |     +    |      0|  0|  15|           8|           8|
    |sum_5_fu_1053_p2        |     +    |      0|  0|  15|           8|           8|
    |x_1_fu_846_p2           |     +    |      0|  0|  15|           9|           1|
    |x_2_fu_1267_p2          |     +    |      0|  0|  15|           9|           1|
    |x_3_fu_1215_p2          |     +    |      0|  0|  15|           1|           8|
    |x_fu_792_p2             |     +    |      0|  0|  15|           9|           1|
    |xx_fu_935_p2            |     +    |      0|  0|  15|           8|           8|
    |y_1_fu_822_p2           |     +    |      0|  0|  15|           9|           1|
    |y_3_fu_1227_p2          |     +    |      0|  0|  15|           9|           1|
    |y_4_fu_882_p2           |     +    |      0|  0|  15|           8|           1|
    |y_fu_768_p2             |     +    |      0|  0|  15|           9|           1|
    |yy_fu_904_p2            |     +    |      0|  0|  15|           8|           8|
    |sub_ln68_fu_919_p2      |     -    |      0|  0|  15|           5|           5|
    |and_ln85_fu_1197_p2     |    and   |      0|  0|   2|           1|           1|
    |icmp_ln126_fu_762_p2    |   icmp   |      0|  0|  13|           9|          10|
    |icmp_ln127_fu_786_p2    |   icmp   |      0|  0|  13|           9|          10|
    |icmp_ln136_fu_816_p2    |   icmp   |      0|  0|  13|           9|          10|
    |icmp_ln137_fu_840_p2    |   icmp   |      0|  0|  13|           9|          10|
    |icmp_ln149_fu_1221_p2   |   icmp   |      0|  0|  13|           9|          10|
    |icmp_ln150_fu_1261_p2   |   icmp   |      0|  0|  13|           9|          10|
    |icmp_ln153_fu_1291_p2   |   icmp   |      0|  0|  13|          16|           2|
    |icmp_ln56_fu_870_p2     |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln57_fu_876_p2     |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln64_fu_892_p2     |   icmp   |      0|  0|   9|           3|           2|
    |icmp_ln65_fu_929_p2     |   icmp   |      0|  0|   9|           3|           2|
    |icmp_ln85_1_fu_1187_p2  |   icmp   |      0|  0|  29|          52|           1|
    |icmp_ln85_fu_1181_p2    |   icmp   |      0|  0|  13|          11|           2|
    |or_ln85_fu_1193_p2      |    or    |      0|  0|   2|           1|           1|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0|1122|         539|         402|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+-----+-----------+-----+-----------+
    |            Name           | LUT | Input Size| Bits| Total Bits|
    +---------------------------+-----+-----------+-----+-----------+
    |INPUT_STREAM_TDATA_blk_n   |    9|          2|    1|          2|
    |I_x_address0               |   15|          3|   16|         48|
    |I_y_address0               |   15|          3|   16|         48|
    |Ix2_window_address0        |   33|          6|    4|         24|
    |Ix2_window_address1        |   33|          6|    4|         24|
    |Ixy_window_address0        |   33|          6|    4|         24|
    |Ixy_window_address1        |   33|          6|    4|         24|
    |Iy2_window_address0        |   33|          6|    4|         24|
    |Iy2_window_address1        |   33|          6|    4|         24|
    |OUTPUT_STREAM_TDATA_blk_n  |    9|          2|    1|          2|
    |ap_NS_fsm                  |  445|        101|    1|        101|
    |grp_fu_659_p0              |   15|          3|   64|        192|
    |grp_fu_659_p1              |   15|          3|   64|        192|
    |grp_fu_663_p0              |   15|          3|   64|        192|
    |grp_fu_663_p1              |   15|          3|   64|        192|
    |grp_fu_673_p0              |   15|          3|   32|         96|
    |kx_0_i_i_reg_626           |    9|          2|    3|          6|
    |ky_0_i_i_reg_615           |    9|          2|    3|          6|
    |output_img_address0        |   15|          3|   16|         48|
    |reg_683                    |    9|          2|    8|         16|
    |reg_688                    |    9|          2|    8|         16|
    |reg_693                    |    9|          2|    8|         16|
    |reg_698                    |    9|          2|    8|         16|
    |reg_703                    |    9|          2|    8|         16|
    |reg_708                    |    9|          2|    8|         16|
    |x2_0_i_reg_580             |    9|          2|    9|         18|
    |x6_0_i_reg_648             |    9|          2|    9|         18|
    |x_0_i_i_reg_603            |    9|          2|    8|         16|
    |x_0_i_reg_558              |    9|          2|    9|         18|
    |y1_0_i_reg_569             |    9|          2|    9|         18|
    |y5_0_i_reg_637             |    9|          2|    9|         18|
    |y_0_i_i_reg_591            |    9|          2|    8|         16|
    |y_0_i_reg_547              |    9|          2|    9|         18|
    +---------------------------+-----+-----------+-----+-----------+
    |Total                      |  925|        197|  487|       1505|
    +---------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------+-----+----+-----+-----------+
    |            Name            |  FF | LUT| Bits| Const Bits|
    +----------------------------+-----+----+-----+-----------+
    |I_x_load_reg_1553           |    8|   0|    8|          0|
    |I_y_load_reg_1560           |    8|   0|    8|          0|
    |Ix2_window_load_7_reg_1612  |    8|   0|    8|          0|
    |Ixy_window_load_7_reg_1622  |    8|   0|    8|          0|
    |Iy2_window_load_7_reg_1617  |    8|   0|    8|          0|
    |add_ln131_reg_1457          |   18|   0|   18|          0|
    |add_ln141_reg_1483          |   18|   0|   18|          0|
    |add_ln152_reg_1795          |   18|   0|   18|          0|
    |add_ln41_10_reg_1602        |    8|   0|    8|          0|
    |add_ln41_12_reg_1632        |    8|   0|    8|          0|
    |add_ln41_13_reg_1647        |    8|   0|    8|          0|
    |add_ln41_14_reg_1662        |    8|   0|    8|          0|
    |add_ln41_17_reg_1592        |    8|   0|    8|          0|
    |add_ln41_18_reg_1607        |    8|   0|    8|          0|
    |add_ln41_1_reg_1582         |    8|   0|    8|          0|
    |add_ln41_20_reg_1637        |    8|   0|    8|          0|
    |add_ln41_21_reg_1652        |    8|   0|    8|          0|
    |add_ln41_22_reg_1667        |    8|   0|    8|          0|
    |add_ln41_2_reg_1597         |    8|   0|    8|          0|
    |add_ln41_4_reg_1627         |    8|   0|    8|          0|
    |add_ln41_5_reg_1642         |    8|   0|    8|          0|
    |add_ln41_6_reg_1657         |    8|   0|    8|          0|
    |add_ln41_9_reg_1587         |    8|   0|    8|          0|
    |add_ln68_1_reg_1548         |    5|   0|    5|          0|
    |add_ln81_reg_1704           |    6|   0|    6|          0|
    |and_ln85_reg_1754           |    1|   0|    1|          0|
    |ap_CS_fsm                   |  100|   0|  100|          0|
    |icmp_ln153_reg_1805         |    1|   0|    1|          0|
    |icmp_ln85_1_reg_1744        |    1|   0|    1|          0|
    |icmp_ln85_reg_1739          |    1|   0|    1|          0|
    |idx_reg_1790                |   16|   0|   16|          0|
    |kx_0_i_i_reg_626            |    3|   0|    3|          0|
    |kx_reg_1532                 |    3|   0|    3|          0|
    |ky_0_i_i_reg_615            |    3|   0|    3|          0|
    |ky_reg_1507                 |    3|   0|    3|          0|
    |mul_ln68_reg_1567           |    8|   0|    8|          0|
    |mul_ln69_reg_1572           |    8|   0|    8|          0|
    |mul_ln70_reg_1577           |    8|   0|    8|          0|
    |mul_ln80_1_reg_1719         |   16|   0|   16|          0|
    |mul_ln80_reg_1714           |   16|   0|   16|          0|
    |reg_683                     |    8|   0|    8|          0|
    |reg_688                     |    8|   0|    8|          0|
    |reg_693                     |    8|   0|    8|          0|
    |reg_698                     |    8|   0|    8|          0|
    |reg_703                     |    8|   0|    8|          0|
    |reg_708                     |    8|   0|    8|          0|
    |reg_713                     |   64|   0|   64|          0|
    |reg_720                     |   64|   0|   64|          0|
    |reg_726                     |   64|   0|   64|          0|
    |reg_750                     |    8|   0|    8|          0|
    |reg_754                     |    8|   0|    8|          0|
    |reg_758                     |    8|   0|    8|          0|
    |sext_ln64_reg_1499          |    8|   0|    8|          0|
    |shl_ln_reg_1772             |    8|   0|   16|          8|
    |sub_ln68_reg_1519           |    5|   0|    5|          0|
    |sum_1_reg_1672              |    8|   0|    8|          0|
    |sum_3_reg_1677              |    8|   0|    8|          0|
    |sum_5_reg_1682              |    8|   0|    8|          0|
    |tmp_11_reg_1687             |    6|   0|    6|          0|
    |tmp_13_reg_1693             |    6|   0|    6|          0|
    |tmp_16_reg_1699             |    6|   0|    6|          0|
    |tmp_1_reg_1734              |   64|   0|   64|          0|
    |tmp_8_reg_1749              |    1|   0|    1|          0|
    |x2_0_i_reg_580              |    9|   0|    9|          0|
    |x6_0_i_reg_648              |    9|   0|    9|          0|
    |x_0_i_i_reg_603             |    8|   0|    8|          0|
    |x_0_i_reg_558               |    9|   0|    9|          0|
    |x_1_reg_1478                |    9|   0|    9|          0|
    |x_2_reg_1785                |    9|   0|    9|          0|
    |x_reg_1452                  |    9|   0|    9|          0|
    |xx_reg_1527                 |    8|   0|    8|          0|
    |y1_0_i_reg_569              |    9|   0|    9|          0|
    |y5_0_i_reg_637              |    9|   0|    9|          0|
    |y_0_i_i_reg_591             |    8|   0|    8|          0|
    |y_0_i_reg_547               |    9|   0|    9|          0|
    |y_1_reg_1465                |    9|   0|    9|          0|
    |y_3_reg_1767                |    9|   0|    9|          0|
    |y_reg_1439                  |    9|   0|    9|          0|
    |yy_reg_1514                 |    8|   0|    8|          0|
    |zext_ln127_reg_1444         |    9|   0|   18|          9|
    |zext_ln137_reg_1470         |    9|   0|   18|          9|
    |zext_ln150_1_reg_1777       |    9|   0|   18|          9|
    +----------------------------+-----+----+-----+-----------+
    |Total                       |  972|   0| 1007|         35|
    +----------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+----------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+---------------------------+-----+-----+------------+----------------------+--------------+
|s_axi_CONTROL_BUS_AWVALID  |  in |    1|    s_axi   |      CONTROL_BUS     |  return void |
|s_axi_CONTROL_BUS_AWREADY  | out |    1|    s_axi   |      CONTROL_BUS     |  return void |
|s_axi_CONTROL_BUS_AWADDR   |  in |    4|    s_axi   |      CONTROL_BUS     |  return void |
|s_axi_CONTROL_BUS_WVALID   |  in |    1|    s_axi   |      CONTROL_BUS     |  return void |
|s_axi_CONTROL_BUS_WREADY   | out |    1|    s_axi   |      CONTROL_BUS     |  return void |
|s_axi_CONTROL_BUS_WDATA    |  in |   32|    s_axi   |      CONTROL_BUS     |  return void |
|s_axi_CONTROL_BUS_WSTRB    |  in |    4|    s_axi   |      CONTROL_BUS     |  return void |
|s_axi_CONTROL_BUS_ARVALID  |  in |    1|    s_axi   |      CONTROL_BUS     |  return void |
|s_axi_CONTROL_BUS_ARREADY  | out |    1|    s_axi   |      CONTROL_BUS     |  return void |
|s_axi_CONTROL_BUS_ARADDR   |  in |    4|    s_axi   |      CONTROL_BUS     |  return void |
|s_axi_CONTROL_BUS_RVALID   | out |    1|    s_axi   |      CONTROL_BUS     |  return void |
|s_axi_CONTROL_BUS_RREADY   |  in |    1|    s_axi   |      CONTROL_BUS     |  return void |
|s_axi_CONTROL_BUS_RDATA    | out |   32|    s_axi   |      CONTROL_BUS     |  return void |
|s_axi_CONTROL_BUS_RRESP    | out |    2|    s_axi   |      CONTROL_BUS     |  return void |
|s_axi_CONTROL_BUS_BVALID   | out |    1|    s_axi   |      CONTROL_BUS     |  return void |
|s_axi_CONTROL_BUS_BREADY   |  in |    1|    s_axi   |      CONTROL_BUS     |  return void |
|s_axi_CONTROL_BUS_BRESP    | out |    2|    s_axi   |      CONTROL_BUS     |  return void |
|ap_clk                     |  in |    1| ap_ctrl_hs |       HLS_accel      | return value |
|ap_rst_n                   |  in |    1| ap_ctrl_hs |       HLS_accel      | return value |
|interrupt                  | out |    1| ap_ctrl_hs |       HLS_accel      | return value |
|INPUT_STREAM_TDATA         |  in |   32|    axis    |  INPUT_STREAM_data_V |    pointer   |
|INPUT_STREAM_TVALID        |  in |    1|    axis    |  INPUT_STREAM_dest_V |    pointer   |
|INPUT_STREAM_TREADY        | out |    1|    axis    |  INPUT_STREAM_dest_V |    pointer   |
|INPUT_STREAM_TDEST         |  in |    5|    axis    |  INPUT_STREAM_dest_V |    pointer   |
|INPUT_STREAM_TKEEP         |  in |    4|    axis    |  INPUT_STREAM_keep_V |    pointer   |
|INPUT_STREAM_TSTRB         |  in |    4|    axis    |  INPUT_STREAM_strb_V |    pointer   |
|INPUT_STREAM_TUSER         |  in |    4|    axis    |  INPUT_STREAM_user_V |    pointer   |
|INPUT_STREAM_TLAST         |  in |    1|    axis    |  INPUT_STREAM_last_V |    pointer   |
|INPUT_STREAM_TID           |  in |    5|    axis    |   INPUT_STREAM_id_V  |    pointer   |
|OUTPUT_STREAM_TDATA        | out |   32|    axis    | OUTPUT_STREAM_data_V |    pointer   |
|OUTPUT_STREAM_TVALID       | out |    1|    axis    | OUTPUT_STREAM_dest_V |    pointer   |
|OUTPUT_STREAM_TREADY       |  in |    1|    axis    | OUTPUT_STREAM_dest_V |    pointer   |
|OUTPUT_STREAM_TDEST        | out |    5|    axis    | OUTPUT_STREAM_dest_V |    pointer   |
|OUTPUT_STREAM_TKEEP        | out |    4|    axis    | OUTPUT_STREAM_keep_V |    pointer   |
|OUTPUT_STREAM_TSTRB        | out |    4|    axis    | OUTPUT_STREAM_strb_V |    pointer   |
|OUTPUT_STREAM_TUSER        | out |    4|    axis    | OUTPUT_STREAM_user_V |    pointer   |
|OUTPUT_STREAM_TLAST        | out |    1|    axis    | OUTPUT_STREAM_last_V |    pointer   |
|OUTPUT_STREAM_TID          | out |    5|    axis    |  OUTPUT_STREAM_id_V  |    pointer   |
+---------------------------+-----+-----+------------+----------------------+--------------+

