verilog xil_defaultlib --include "../../../../Parser.gen/sources_1/bd/parser/ipshared/ec67/hdl" --include "../../../../Parser.gen/sources_1/bd/parser/ipshared/4e49" \
"../../../bd/parser/ip/parser_xbar_0_1/sim/parser_xbar_0.v" \
"../../../bd/parser/ip/parser_clk_wiz_0_0/parser_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/parser/ip/parser_clk_wiz_0_0/parser_clk_wiz_0_0.v" \
"../../../bd/parser/ip/parser_lmb_bram_5/sim/parser_lmb_bram_5.v" \

sv xil_defaultlib --include "../../../../Parser.gen/sources_1/bd/parser/ipshared/ec67/hdl" --include "../../../../Parser.gen/sources_1/bd/parser/ipshared/4e49" \
"../../../bd/parser/ipshared/8ec5/sensor_parser.sv" \
"../../../bd/parser/ipshared/8ec5/array_parser.sv" \
"../../../bd/parser/ip/parser_array_parser_0_0/sim/parser_array_parser_0_0.sv" \
"../../../bd/parser/ipshared/14bd/src/filter.sv" \
"../../../bd/parser/ipshared/14bd/src/min.sv" \
"../../../bd/parser/ipshared/14bd/src/mult2.sv" \
"../../../bd/parser/ipshared/14bd/src/p2s.sv" \
"../../../bd/parser/ipshared/14bd/src/object_localization.sv" \
"../../../bd/parser/ip/parser_object_localizer_1_0/sim/parser_object_localizer_1_0.sv" \

verilog xil_defaultlib --include "../../../../Parser.gen/sources_1/bd/parser/ipshared/ec67/hdl" --include "../../../../Parser.gen/sources_1/bd/parser/ipshared/4e49" \
"../../../bd/parser/ipshared/61b1/proportional_controller_pwm.v" \
"../../../bd/parser/ipshared/61b1/top.v" \
"../../../bd/parser/ip/parser_proportional_control_0_0/sim/parser_proportional_control_0_0.v" \
"../../../bd/parser/sim/parser.v" \

verilog xil_defaultlib "glbl.v"

nosort
