IP Upgrade report for final_project
Thu Apr 23 13:31:49 2020
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. IP Upgrade Summary
  3. Successfully Upgraded IP Components
  4. IP Upgrade Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------+
; IP Upgrade Summary                                                         ;
+------------------------------+---------------------------------------------+
; IP Components Upgrade Status ; Passed - Thu Apr 23 13:31:49 2020           ;
; Quartus Prime Version        ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                ; final_project                               ;
; Top-level Entity Name        ; final_project                               ;
; Family                       ; Cyclone IV GX                               ;
+------------------------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Successfully Upgraded IP Components                                                                                                                          ;
+--------------+----------------+---------+-----------------------------------------+----------------------+-----------------------------------------+---------+
; Entity Name  ; Component Name ; Version ; Original Source File                    ; Generation File Path ; New Source File                         ; Message ;
+--------------+----------------+---------+-----------------------------------------+----------------------+-----------------------------------------+---------+
; final_tcp_hw ; Qsys           ; 17.0    ; final_tcp_hw/synthesis/final_tcp_hw.qip ; final_tcp_hw.qsys    ; final_tcp_hw/synthesis/final_tcp_hw.qip ;         ;
; my_pll       ; ALTPLL         ; 17.0    ; my_pll.qip                              ; my_pll.v             ; my_pll.qip                              ;         ;
; my_pll_90    ; ALTPLL         ; 17.0    ; my_pll_90.qip                           ; my_pll_90.v          ; my_pll_90.qip                           ;         ;
; my_ddio_out  ; ALTDDIO_OUT    ; 17.0    ; my_ddio_out.qip                         ; my_ddio_out.v        ; my_ddio_out.qip                         ;         ;
+--------------+----------------+---------+-----------------------------------------+----------------------+-----------------------------------------+---------+


+---------------------+
; IP Upgrade Messages ;
+---------------------+
Info (11902): Backing up file "final_tcp_hw.qsys" to "final_tcp_hw.BAK.qsys"
Info (11902): Backing up file "final_tcp_hw/synthesis/final_tcp_hw.v" to "final_tcp_hw.BAK.v"
Info (11837): Started upgrading IP component Qsys with file "final_tcp_hw.qsys"
Info: 2020.04.23.13:29:02 Info: Starting to upgrade the IP cores in the Platform Designer system
Info: 2020.04.23.13:29:02 Info: Finished upgrading the ip cores
Info: 2020.04.23.13:29:10 Info: Saving generation log to C:/Users/tucke/Documents/GitHub/tcp-ip/final_tcp_hw
Info: 2020.04.23.13:29:10 Info: Starting: Create simulation model
Info: 2020.04.23.13:29:10 Info: qsys-generate C:\Users\tucke\Documents\GitHub\tcp-ip\final_tcp_hw.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\Users\tucke\Documents\GitHub\tcp-ip\final_tcp_hw\simulation --family="Cyclone IV GX" --part=EP4CGX150DF31C7
Info: 2020.04.23.13:29:10 Info: Loading tcp-ip
Info: 2020.04.23.13:29:11 Info: Reading input file
Info: 2020.04.23.13:29:11 Info: Adding descriptor_memory [altera_avalon_onchip_memory2 17.1]
Info: 2020.04.23.13:29:11 Info: Parameterizing module descriptor_memory
Info: 2020.04.23.13:29:11 Info: Adding jtag_uart [altera_avalon_jtag_uart 17.1]
Info: 2020.04.23.13:29:11 Info: Parameterizing module jtag_uart
Info: 2020.04.23.13:29:11 Info: Adding led [altera_avalon_pio 17.1]
Info: 2020.04.23.13:29:11 Info: Parameterizing module led
Info: 2020.04.23.13:29:11 Info: Adding main_memory [altera_avalon_onchip_memory2 17.1]
Info: 2020.04.23.13:29:11 Info: Parameterizing module main_memory
Info: 2020.04.23.13:29:11 Info: Adding nios2 [altera_nios2_gen2 17.1]
Info: 2020.04.23.13:29:11 Info: Parameterizing module nios2
Info: 2020.04.23.13:29:11 Info: Adding sgdma_rx [altera_avalon_sgdma 17.1]
Info: 2020.04.23.13:29:11 Info: Parameterizing module sgdma_rx
Info: 2020.04.23.13:29:11 Info: Adding sgdma_tx [altera_avalon_sgdma 17.1]
Info: 2020.04.23.13:29:11 Info: Parameterizing module sgdma_tx
Info: 2020.04.23.13:29:11 Info: Adding switch [altera_avalon_pio 17.1]
Info: 2020.04.23.13:29:11 Info: Parameterizing module switch
Info: 2020.04.23.13:29:11 Info: Adding sys_clk [clock_source 17.1]
Info: 2020.04.23.13:29:11 Info: Parameterizing module sys_clk
Info: 2020.04.23.13:29:11 Info: Adding timer [altera_avalon_timer 17.1]
Info: 2020.04.23.13:29:11 Info: Parameterizing module timer
Info: 2020.04.23.13:29:11 Info: Adding tse [altera_eth_tse 17.1]
Info: 2020.04.23.13:29:11 Info: Parameterizing module tse
Info: 2020.04.23.13:29:11 Info: Building connections
Info: 2020.04.23.13:29:11 Info: Parameterizing connections
Info: 2020.04.23.13:29:11 Info: Validating
Info: 2020.04.23.13:29:13 Info: Done reading input file
Info: 2020.04.23.13:29:15 Info: final_tcp_hw.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: 2020.04.23.13:29:15 Info: final_tcp_hw.sgdma_rx: Scatter-Gather DMA Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: 2020.04.23.13:29:15 Info: final_tcp_hw.sgdma_tx: Scatter-Gather DMA Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: 2020.04.23.13:29:15 Info: final_tcp_hw.switch: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2020.04.23.13:29:15 Info: final_tcp_hw.tse.receive
Warning: 2020.04.23.13:29:15 Warning: final_tcp_hw.tse: tse.mac_misc_connection must be exported, or connected to a matching conduit.
Info: 2020.04.23.13:29:16 Info: final_tcp_hw: Generating final_tcp_hw "final_tcp_hw" for SIM_VERILOG
Info: 2020.04.23.13:29:23 Info: avalon_st_adapter: Inserting timing_adapter: timing_adapter_0
Info: 2020.04.23.13:29:28 Info: descriptor_memory: Starting RTL generation for module 'final_tcp_hw_descriptor_memory'
Info: 2020.04.23.13:29:28 Info: descriptor_memory:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=final_tcp_hw_descriptor_memory --dir=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0002_descriptor_memory_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0002_descriptor_memory_gen//final_tcp_hw_descriptor_memory_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0002_descriptor_memory_gen
Info: 2020.04.23.13:29:28 Info: descriptor_memory: Done RTL generation for module 'final_tcp_hw_descriptor_memory'
Info: 2020.04.23.13:29:28 Info: descriptor_memory: "final_tcp_hw" instantiated altera_avalon_onchip_memory2 "descriptor_memory"
Info: 2020.04.23.13:29:28 Info: jtag_uart: Starting RTL generation for module 'final_tcp_hw_jtag_uart'
Info: 2020.04.23.13:29:28 Info: jtag_uart:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=final_tcp_hw_jtag_uart --dir=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0003_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0003_jtag_uart_gen//final_tcp_hw_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0003_jtag_uart_gen
Info: 2020.04.23.13:29:28 Info: jtag_uart: Done RTL generation for module 'final_tcp_hw_jtag_uart'
Info: 2020.04.23.13:29:28 Info: jtag_uart: "final_tcp_hw" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: 2020.04.23.13:29:28 Info: led: Starting RTL generation for module 'final_tcp_hw_led'
Info: 2020.04.23.13:29:28 Info: led:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=final_tcp_hw_led --dir=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0004_led_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0004_led_gen//final_tcp_hw_led_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0004_led_gen
Info: 2020.04.23.13:29:29 Info: led: Done RTL generation for module 'final_tcp_hw_led'
Info: 2020.04.23.13:29:29 Info: led: "final_tcp_hw" instantiated altera_avalon_pio "led"
Info: 2020.04.23.13:29:29 Info: main_memory: Starting RTL generation for module 'final_tcp_hw_main_memory'
Info: 2020.04.23.13:29:29 Info: main_memory:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=final_tcp_hw_main_memory --dir=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0005_main_memory_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0005_main_memory_gen//final_tcp_hw_main_memory_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0005_main_memory_gen
Info: 2020.04.23.13:29:30 Info: main_memory: Done RTL generation for module 'final_tcp_hw_main_memory'
Info: 2020.04.23.13:29:30 Info: main_memory: "final_tcp_hw" instantiated altera_avalon_onchip_memory2 "main_memory"
Info: 2020.04.23.13:29:31 Info: nios2: "final_tcp_hw" instantiated altera_nios2_gen2 "nios2"
Info: 2020.04.23.13:29:31 Info: sgdma_rx: Starting RTL generation for module 'final_tcp_hw_sgdma_rx'
Info: 2020.04.23.13:29:31 Info: sgdma_rx:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma/generate_rtl.pl --name=final_tcp_hw_sgdma_rx --dir=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0006_sgdma_rx_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0006_sgdma_rx_gen//final_tcp_hw_sgdma_rx_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0006_sgdma_rx_gen
Info: 2020.04.23.13:29:32 Info: sgdma_rx: Done RTL generation for module 'final_tcp_hw_sgdma_rx'
Info: 2020.04.23.13:29:32 Info: sgdma_rx: "final_tcp_hw" instantiated altera_avalon_sgdma "sgdma_rx"
Info: 2020.04.23.13:29:32 Info: sgdma_tx: Starting RTL generation for module 'final_tcp_hw_sgdma_tx'
Info: 2020.04.23.13:29:32 Info: sgdma_tx:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma/generate_rtl.pl --name=final_tcp_hw_sgdma_tx --dir=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0007_sgdma_tx_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0007_sgdma_tx_gen//final_tcp_hw_sgdma_tx_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0007_sgdma_tx_gen
Info: 2020.04.23.13:29:32 Info: sgdma_tx: Done RTL generation for module 'final_tcp_hw_sgdma_tx'
Info: 2020.04.23.13:29:32 Info: sgdma_tx: "final_tcp_hw" instantiated altera_avalon_sgdma "sgdma_tx"
Info: 2020.04.23.13:29:32 Info: switch: Starting RTL generation for module 'final_tcp_hw_switch'
Info: 2020.04.23.13:29:32 Info: switch:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=final_tcp_hw_switch --dir=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0008_switch_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0008_switch_gen//final_tcp_hw_switch_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0008_switch_gen
Info: 2020.04.23.13:29:33 Info: switch: Done RTL generation for module 'final_tcp_hw_switch'
Info: 2020.04.23.13:29:33 Info: switch: "final_tcp_hw" instantiated altera_avalon_pio "switch"
Info: 2020.04.23.13:29:33 Info: timer: Starting RTL generation for module 'final_tcp_hw_timer'
Info: 2020.04.23.13:29:33 Info: timer:   Generation command is [exec C:/intelFPGA_lite/17.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=final_tcp_hw_timer --dir=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0009_timer_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0009_timer_gen//final_tcp_hw_timer_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0009_timer_gen
Info: 2020.04.23.13:29:33 Info: timer: Done RTL generation for module 'final_tcp_hw_timer'
Info: 2020.04.23.13:29:33 Info: timer: "final_tcp_hw" instantiated altera_avalon_timer "timer"
Info: 2020.04.23.13:29:34 Info: tse: "final_tcp_hw" instantiated altera_eth_tse "tse"
Info: 2020.04.23.13:29:50 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: 2020.04.23.13:29:51 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: 2020.04.23.13:29:52 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: 2020.04.23.13:29:53 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: 2020.04.23.13:29:54 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: 2020.04.23.13:29:54 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: 2020.04.23.13:29:55 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: 2020.04.23.13:29:56 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: 2020.04.23.13:29:57 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: 2020.04.23.13:29:58 Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: 2020.04.23.13:30:07 Info: mm_interconnect_0: "final_tcp_hw" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: 2020.04.23.13:30:07 Info: irq_mapper: "final_tcp_hw" instantiated altera_irq_mapper "irq_mapper"
Info: 2020.04.23.13:30:08 Info: avalon_st_adapter: "final_tcp_hw" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: 2020.04.23.13:30:08 Info: rst_controller: "final_tcp_hw" instantiated altera_reset_controller "rst_controller"
Info: 2020.04.23.13:30:08 Info: cpu: Starting RTL generation for module 'final_tcp_hw_nios2_cpu'
Info: 2020.04.23.13:30:08 Info: cpu:   Generation command is [exec C:/intelFPGA_lite/17.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=final_tcp_hw_nios2_cpu --dir=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0012_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/17.1/quartus/bin64/ --verilog --config=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0012_cpu_gen//final_tcp_hw_nios2_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0012_cpu_gen
Info: 2020.04.23.13:30:27 Info: cpu: # 2020.04.23 13:30:08 (*) Starting Nios II generation
Info: 2020.04.23.13:30:27 Info: cpu: # 2020.04.23 13:30:09 (*)   Checking for plaintext license.
Info: 2020.04.23.13:30:27 Info: cpu: # 2020.04.23 13:30:09 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64
Info: 2020.04.23.13:30:27 Info: cpu: # 2020.04.23 13:30:09 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: 2020.04.23.13:30:27 Info: cpu: # 2020.04.23 13:30:09 (*)   LM_LICENSE_FILE environment variable is empty
Info: 2020.04.23.13:30:27 Info: cpu: # 2020.04.23 13:30:09 (*)   Plaintext license not found.
Info: 2020.04.23.13:30:27 Info: cpu: # 2020.04.23 13:30:09 (*)   Checking for encrypted license (non-evaluation).
Info: 2020.04.23.13:30:27 Info: cpu: # 2020.04.23 13:30:09 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64
Info: 2020.04.23.13:30:27 Info: cpu: # 2020.04.23 13:30:09 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: 2020.04.23.13:30:27 Info: cpu: # 2020.04.23 13:30:09 (*)   LM_LICENSE_FILE environment variable is empty
Info: 2020.04.23.13:30:27 Info: cpu: # 2020.04.23 13:30:09 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: 2020.04.23.13:30:27 Info: cpu: # 2020.04.23 13:30:09 (*)   Elaborating CPU configuration settings
Info: 2020.04.23.13:30:27 Info: cpu: # 2020.04.23 13:30:09 (*)   Creating all objects for CPU
Info: 2020.04.23.13:30:27 Info: cpu: # 2020.04.23 13:30:09 (*)     Testbench
Info: 2020.04.23.13:30:27 Info: cpu: # 2020.04.23 13:30:10 (*)     Instruction decoding
Info: 2020.04.23.13:30:27 Info: cpu: # 2020.04.23 13:30:10 (*)       Instruction fields
Info: 2020.04.23.13:30:27 Info: cpu: # 2020.04.23 13:30:10 (*)       Instruction decodes
Info: 2020.04.23.13:30:27 Info: cpu: # 2020.04.23 13:30:10 (*)       Signals for RTL simulation waveforms
Info: 2020.04.23.13:30:27 Info: cpu: # 2020.04.23 13:30:10 (*)       Instruction controls
Info: 2020.04.23.13:30:27 Info: cpu: # 2020.04.23 13:30:10 (*)     Pipeline frontend
Info: 2020.04.23.13:30:27 Info: cpu: # 2020.04.23 13:30:10 (*)     Pipeline backend
Info: 2020.04.23.13:30:27 Info: cpu: # 2020.04.23 13:30:12 (*)   Creating 'C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0012_cpu_gen/
Info: 2020.04.23.13:30:27 Info: cpu: # 2020.04.23 13:30:12 (*)   Generating RTL from CPU objects
Info: 2020.04.23.13:30:27 Info: cpu: # 2020.04.23 13:30:13 (*)   Creating encrypted RTL
Info: 2020.04.23.13:30:27 Info: cpu: # 2020.04.23 13:30:13 (*)   Creating IP functional simulation model
Info: 2020.04.23.13:30:27 Info: cpu: # 2020.04.23 13:30:27 (*) Done Nios II generation
Info: 2020.04.23.13:30:27 Info: cpu: Done RTL generation for module 'final_tcp_hw_nios2_cpu'
Info: 2020.04.23.13:30:27 Info: cpu: "nios2" instantiated altera_nios2_gen2_unit "cpu"
Info: 2020.04.23.13:30:29 Info: i_tse_mac: "tse" instantiated altera_eth_tse_mac "i_tse_mac"
Info: 2020.04.23.13:30:29 Info: nios2_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_data_master_translator"
Info: 2020.04.23.13:30:29 Info: jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info: 2020.04.23.13:30:29 Info: nios2_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_data_master_agent"
Info: 2020.04.23.13:30:29 Info: jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info: 2020.04.23.13:30:29 Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info: 2020.04.23.13:30:29 Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: 2020.04.23.13:30:29 Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: 2020.04.23.13:30:29 Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: 2020.04.23.13:30:29 Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: 2020.04.23.13:30:29 Info: router_008: "mm_interconnect_0" instantiated altera_merlin_router "router_008"
Info: 2020.04.23.13:30:29 Info: router_012: "mm_interconnect_0" instantiated altera_merlin_router "router_012"
Info: 2020.04.23.13:30:29 Info: router_013: "mm_interconnect_0" instantiated altera_merlin_router "router_013"
Info: 2020.04.23.13:30:29 Info: router_014: "mm_interconnect_0" instantiated altera_merlin_router "router_014"
Info: 2020.04.23.13:30:29 Info: nios2_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_data_master_limiter"
Info: 2020.04.23.13:30:29 Info: Reusing file C:/Users/tucke/Documents/GitHub/tcp-ip/final_tcp_hw/simulation/submodules
Info: 2020.04.23.13:30:29 Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: 2020.04.23.13:30:29 Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: 2020.04.23.13:30:29 Info: cmd_demux_005: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_005"
Info: 2020.04.23.13:30:29 Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: 2020.04.23.13:30:29 Info: cmd_mux_004: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_004"
Info: 2020.04.23.13:30:29 Info: Reusing file C:/Users/tucke/Documents/GitHub/tcp-ip/final_tcp_hw/simulation/submodules
Info: 2020.04.23.13:30:29 Info: cmd_mux_005: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_005"
Info: 2020.04.23.13:30:29 Info: Reusing file C:/Users/tucke/Documents/GitHub/tcp-ip/final_tcp_hw/simulation/submodules
Info: 2020.04.23.13:30:29 Info: cmd_mux_006: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_006"
Info: 2020.04.23.13:30:29 Info: Reusing file C:/Users/tucke/Documents/GitHub/tcp-ip/final_tcp_hw/simulation/submodules
Info: 2020.04.23.13:30:29 Info: rsp_demux_004: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_004"
Info: 2020.04.23.13:30:29 Info: rsp_demux_005: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_005"
Info: 2020.04.23.13:30:29 Info: rsp_demux_006: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_006"
Info: 2020.04.23.13:30:29 Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: 2020.04.23.13:30:29 Info: Reusing file C:/Users/tucke/Documents/GitHub/tcp-ip/final_tcp_hw/simulation/submodules
Info: 2020.04.23.13:30:29 Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: 2020.04.23.13:30:29 Info: Reusing file C:/Users/tucke/Documents/GitHub/tcp-ip/final_tcp_hw/simulation/submodules
Info: 2020.04.23.13:30:29 Info: rsp_mux_005: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_005"
Info: 2020.04.23.13:30:29 Info: Reusing file C:/Users/tucke/Documents/GitHub/tcp-ip/final_tcp_hw/simulation/submodules
Info: 2020.04.23.13:30:30 Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: 2020.04.23.13:30:30 Info: timing_adapter_0: "avalon_st_adapter" instantiated timing_adapter "timing_adapter_0"
Info: 2020.04.23.13:30:30 Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: 2020.04.23.13:30:30 Info: final_tcp_hw: Done "final_tcp_hw" with 47 modules, 305 files
Info: 2020.04.23.13:30:31 Info: qsys-generate succeeded.
Info: 2020.04.23.13:30:31 Info: Finished: Create simulation model
Info: 2020.04.23.13:30:31 Info: Starting: Create Modelsim Project.
Info: 2020.04.23.13:30:31 Info: sim-script-gen --spd=C:\Users\tucke\Documents\GitHub\tcp-ip\final_tcp_hw\final_tcp_hw.spd --output-directory=C:/Users/tucke/Documents/GitHub/tcp-ip/final_tcp_hw/simulation
Info: 2020.04.23.13:30:31 Info: Doing: ip-make-simscript --spd=C:\Users\tucke\Documents\GitHub\tcp-ip\final_tcp_hw\final_tcp_hw.spd --output-directory=C:/Users/tucke/Documents/GitHub/tcp-ip/final_tcp_hw/simulation
Info: 2020.04.23.13:30:31 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/tucke/Documents/GitHub/tcp-ip/final_tcp_hw/simulation
Info: 2020.04.23.13:30:31 Info:     mentor
Info: 2020.04.23.13:30:31 Info: Generating the following file(s) for VCS simulator in C:/Users/tucke/Documents/GitHub/tcp-ip/final_tcp_hw/simulation
Info: 2020.04.23.13:30:31 Info:     synopsys/vcs
Info: 2020.04.23.13:30:31 Info: Generating the following file(s) for VCSMX simulator in C:/Users/tucke/Documents/GitHub/tcp-ip/final_tcp_hw/simulation
Info: 2020.04.23.13:30:31 Info:     synopsys/vcsmx
Info: 2020.04.23.13:30:31 Info:     synopsys/vcsmx
Info: 2020.04.23.13:30:31 Info: Generating the following file(s) for NCSIM simulator in C:/Users/tucke/Documents/GitHub/tcp-ip/final_tcp_hw/simulation
Info: 2020.04.23.13:30:31 Info:     cadence
Info: 2020.04.23.13:30:31 Info:     cadence
Info: 2020.04.23.13:30:31 Info:     cadence
Info: 2020.04.23.13:30:31 Info:     45 .cds.lib files in cadence/cds_libs
Info: 2020.04.23.13:30:31 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/tucke/Documents/GitHub/tcp-ip/final_tcp_hw/simulation
Info: 2020.04.23.13:30:31 Info:     aldec
Info: 2020.04.23.13:30:31 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/tucke/Documents/GitHub/tcp-ip/final_tcp_hw/simulation
Info: 2020.04.23.13:30:31 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: 2020.04.23.13:30:31 Info: Finished: Create Modelsim Project.
Info: 2020.04.23.13:30:31 Info: Starting: Create block symbol file (.bsf)
Info: 2020.04.23.13:30:31 Info: qsys-generate C:\Users\tucke\Documents\GitHub\tcp-ip\final_tcp_hw.qsys --block-symbol-file --output-directory=C:\Users\tucke\Documents\GitHub\tcp-ip\final_tcp_hw --family="Cyclone IV GX" --part=EP4CGX150DF31C7
Info: 2020.04.23.13:30:31 Info: Loading tcp-ip
Info: 2020.04.23.13:30:32 Info: Reading input file
Info: 2020.04.23.13:30:32 Info: Adding descriptor_memory [altera_avalon_onchip_memory2 17.1]
Info: 2020.04.23.13:30:32 Info: Parameterizing module descriptor_memory
Info: 2020.04.23.13:30:32 Info: Adding jtag_uart [altera_avalon_jtag_uart 17.1]
Info: 2020.04.23.13:30:32 Info: Parameterizing module jtag_uart
Info: 2020.04.23.13:30:32 Info: Adding led [altera_avalon_pio 17.1]
Info: 2020.04.23.13:30:32 Info: Parameterizing module led
Info: 2020.04.23.13:30:32 Info: Adding main_memory [altera_avalon_onchip_memory2 17.1]
Info: 2020.04.23.13:30:32 Info: Parameterizing module main_memory
Info: 2020.04.23.13:30:32 Info: Adding nios2 [altera_nios2_gen2 17.1]
Info: 2020.04.23.13:30:32 Info: Parameterizing module nios2
Info: 2020.04.23.13:30:32 Info: Adding sgdma_rx [altera_avalon_sgdma 17.1]
Info: 2020.04.23.13:30:32 Info: Parameterizing module sgdma_rx
Info: 2020.04.23.13:30:32 Info: Adding sgdma_tx [altera_avalon_sgdma 17.1]
Info: 2020.04.23.13:30:32 Info: Parameterizing module sgdma_tx
Info: 2020.04.23.13:30:32 Info: Adding switch [altera_avalon_pio 17.1]
Info: 2020.04.23.13:30:32 Info: Parameterizing module switch
Info: 2020.04.23.13:30:32 Info: Adding sys_clk [clock_source 17.1]
Info: 2020.04.23.13:30:32 Info: Parameterizing module sys_clk
Info: 2020.04.23.13:30:32 Info: Adding timer [altera_avalon_timer 17.1]
Info: 2020.04.23.13:30:32 Info: Parameterizing module timer
Info: 2020.04.23.13:30:32 Info: Adding tse [altera_eth_tse 17.1]
Info: 2020.04.23.13:30:32 Info: Parameterizing module tse
Info: 2020.04.23.13:30:32 Info: Building connections
Info: 2020.04.23.13:30:32 Info: Parameterizing connections
Info: 2020.04.23.13:30:32 Info: Validating
Info: 2020.04.23.13:30:34 Info: Done reading input file
Info: 2020.04.23.13:30:36 Info: final_tcp_hw.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: 2020.04.23.13:30:36 Info: final_tcp_hw.sgdma_rx: Scatter-Gather DMA Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: 2020.04.23.13:30:36 Info: final_tcp_hw.sgdma_tx: Scatter-Gather DMA Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: 2020.04.23.13:30:36 Info: final_tcp_hw.switch: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2020.04.23.13:30:36 Info: final_tcp_hw.tse.receive
Warning: 2020.04.23.13:30:36 Warning: final_tcp_hw.tse: tse.mac_misc_connection must be exported, or connected to a matching conduit.
Info: 2020.04.23.13:30:37 Info: qsys-generate succeeded.
Info: 2020.04.23.13:30:37 Info: Finished: Create block symbol file (.bsf)
Info: 2020.04.23.13:30:37 Info:
Info: 2020.04.23.13:30:37 Info: Starting: Create HDL design files for synthesis
Info: 2020.04.23.13:30:37 Info: qsys-generate C:\Users\tucke\Documents\GitHub\tcp-ip\final_tcp_hw.qsys --synthesis=VERILOG --output-directory=C:\Users\tucke\Documents\GitHub\tcp-ip\final_tcp_hw\synthesis --family="Cyclone IV GX" --part=EP4CGX150DF31C7
Info: 2020.04.23.13:30:37 Info: Loading tcp-ip
Info: 2020.04.23.13:30:37 Info: Reading input file
Info: 2020.04.23.13:30:37 Info: Adding descriptor_memory [altera_avalon_onchip_memory2 17.1]
Info: 2020.04.23.13:30:37 Info: Parameterizing module descriptor_memory
Info: 2020.04.23.13:30:37 Info: Adding jtag_uart [altera_avalon_jtag_uart 17.1]
Info: 2020.04.23.13:30:37 Info: Parameterizing module jtag_uart
Info: 2020.04.23.13:30:37 Info: Adding led [altera_avalon_pio 17.1]
Info: 2020.04.23.13:30:37 Info: Parameterizing module led
Info: 2020.04.23.13:30:37 Info: Adding main_memory [altera_avalon_onchip_memory2 17.1]
Info: 2020.04.23.13:30:37 Info: Parameterizing module main_memory
Info: 2020.04.23.13:30:37 Info: Adding nios2 [altera_nios2_gen2 17.1]
Info: 2020.04.23.13:30:37 Info: Parameterizing module nios2
Info: 2020.04.23.13:30:37 Info: Adding sgdma_rx [altera_avalon_sgdma 17.1]
Info: 2020.04.23.13:30:37 Info: Parameterizing module sgdma_rx
Info: 2020.04.23.13:30:37 Info: Adding sgdma_tx [altera_avalon_sgdma 17.1]
Info: 2020.04.23.13:30:37 Info: Parameterizing module sgdma_tx
Info: 2020.04.23.13:30:37 Info: Adding switch [altera_avalon_pio 17.1]
Info: 2020.04.23.13:30:37 Info: Parameterizing module switch
Info: 2020.04.23.13:30:37 Info: Adding sys_clk [clock_source 17.1]
Info: 2020.04.23.13:30:37 Info: Parameterizing module sys_clk
Info: 2020.04.23.13:30:37 Info: Adding timer [altera_avalon_timer 17.1]
Info: 2020.04.23.13:30:37 Info: Parameterizing module timer
Info: 2020.04.23.13:30:37 Info: Adding tse [altera_eth_tse 17.1]
Info: 2020.04.23.13:30:37 Info: Parameterizing module tse
Info: 2020.04.23.13:30:37 Info: Building connections
Info: 2020.04.23.13:30:37 Info: Parameterizing connections
Info: 2020.04.23.13:30:37 Info: Validating
Info: 2020.04.23.13:30:39 Info: Done reading input file
Info: 2020.04.23.13:30:41 Info: final_tcp_hw.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: 2020.04.23.13:30:41 Info: final_tcp_hw.sgdma_rx: Scatter-Gather DMA Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: 2020.04.23.13:30:41 Info: final_tcp_hw.sgdma_tx: Scatter-Gather DMA Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: 2020.04.23.13:30:41 Info: final_tcp_hw.switch: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2020.04.23.13:30:41 Info: final_tcp_hw.tse.receive
Warning: 2020.04.23.13:30:41 Warning: final_tcp_hw.tse: tse.mac_misc_connection must be exported, or connected to a matching conduit.
Info: 2020.04.23.13:30:42 Info: final_tcp_hw: Generating final_tcp_hw "final_tcp_hw" for QUARTUS_SYNTH
Info: 2020.04.23.13:30:48 Info: avalon_st_adapter: Inserting timing_adapter: timing_adapter_0
Info: 2020.04.23.13:30:52 Info: descriptor_memory: Starting RTL generation for module 'final_tcp_hw_descriptor_memory'
Info: 2020.04.23.13:30:52 Info: descriptor_memory:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=final_tcp_hw_descriptor_memory --dir=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0044_descriptor_memory_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0044_descriptor_memory_gen/
Info: 2020.04.23.13:30:53 Info: descriptor_memory: Done RTL generation for module 'final_tcp_hw_descriptor_memory'
Info: 2020.04.23.13:30:53 Info: descriptor_memory: "final_tcp_hw" instantiated altera_avalon_onchip_memory2 "descriptor_memory"
Info: 2020.04.23.13:30:53 Info: jtag_uart: Starting RTL generation for module 'final_tcp_hw_jtag_uart'
Info: 2020.04.23.13:30:53 Info: jtag_uart:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=final_tcp_hw_jtag_uart --dir=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0045_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0045_jtag_uart_gen/
Info: 2020.04.23.13:30:53 Info: jtag_uart: Done RTL generation for module 'final_tcp_hw_jtag_uart'
Info: 2020.04.23.13:30:53 Info: jtag_uart: "final_tcp_hw" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: 2020.04.23.13:30:53 Info: led: Starting RTL generation for module 'final_tcp_hw_led'
Info: 2020.04.23.13:30:53 Info: led:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=final_tcp_hw_led --dir=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0046_led_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0046_led_gen/
Info: 2020.04.23.13:30:53 Info: led: Done RTL generation for module 'final_tcp_hw_led'
Info: 2020.04.23.13:30:53 Info: led: "final_tcp_hw" instantiated altera_avalon_pio "led"
Info: 2020.04.23.13:30:53 Info: main_memory: Starting RTL generation for module 'final_tcp_hw_main_memory'
Info: 2020.04.23.13:30:53 Info: main_memory:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=final_tcp_hw_main_memory --dir=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0047_main_memory_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0047_main_memory_gen/
Info: 2020.04.23.13:30:54 Info: main_memory: Done RTL generation for module 'final_tcp_hw_main_memory'
Info: 2020.04.23.13:30:54 Info: main_memory: "final_tcp_hw" instantiated altera_avalon_onchip_memory2 "main_memory"
Info: 2020.04.23.13:30:56 Info: nios2: "final_tcp_hw" instantiated altera_nios2_gen2 "nios2"
Info: 2020.04.23.13:30:56 Info: sgdma_rx: Starting RTL generation for module 'final_tcp_hw_sgdma_rx'
Info: 2020.04.23.13:30:56 Info: sgdma_rx:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma/generate_rtl.pl --name=final_tcp_hw_sgdma_rx --dir=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0048_sgdma_rx_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0048_sgdma_rx_gen/
Info: 2020.04.23.13:30:56 Info: sgdma_rx: Done RTL generation for module 'final_tcp_hw_sgdma_rx'
Info: 2020.04.23.13:30:56 Info: sgdma_rx: "final_tcp_hw" instantiated altera_avalon_sgdma "sgdma_rx"
Info: 2020.04.23.13:30:56 Info: sgdma_tx: Starting RTL generation for module 'final_tcp_hw_sgdma_tx'
Info: 2020.04.23.13:30:56 Info: sgdma_tx:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma/generate_rtl.pl --name=final_tcp_hw_sgdma_tx --dir=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0049_sgdma_tx_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0049_sgdma_tx_gen/
Info: 2020.04.23.13:30:57 Info: sgdma_tx: Done RTL generation for module 'final_tcp_hw_sgdma_tx'
Info: 2020.04.23.13:30:57 Info: sgdma_tx: "final_tcp_hw" instantiated altera_avalon_sgdma "sgdma_tx"
Info: 2020.04.23.13:30:57 Info: switch: Starting RTL generation for module 'final_tcp_hw_switch'
Info: 2020.04.23.13:30:57 Info: switch:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=final_tcp_hw_switch --dir=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0050_switch_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0050_switch_gen/
Info: 2020.04.23.13:30:57 Info: switch: Done RTL generation for module 'final_tcp_hw_switch'
Info: 2020.04.23.13:30:57 Info: switch: "final_tcp_hw" instantiated altera_avalon_pio "switch"
Info: 2020.04.23.13:30:57 Info: timer: Starting RTL generation for module 'final_tcp_hw_timer'
Info: 2020.04.23.13:30:57 Info: timer:   Generation command is [exec C:/intelFPGA_lite/17.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=final_tcp_hw_timer --dir=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0051_timer_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0051_timer_gen/
Info: 2020.04.23.13:30:57 Info: timer: Done RTL generation for module 'final_tcp_hw_timer'
Info: 2020.04.23.13:30:57 Info: timer: "final_tcp_hw" instantiated altera_avalon_timer "timer"
Info: 2020.04.23.13:30:59 Info: tse: "final_tcp_hw" instantiated altera_eth_tse "tse"
Info: 2020.04.23.13:31:15 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: 2020.04.23.13:31:16 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: 2020.04.23.13:31:16 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: 2020.04.23.13:31:17 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: 2020.04.23.13:31:18 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: 2020.04.23.13:31:19 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: 2020.04.23.13:31:20 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: 2020.04.23.13:31:20 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: 2020.04.23.13:31:21 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: 2020.04.23.13:31:22 Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: 2020.04.23.13:31:31 Info: mm_interconnect_0: "final_tcp_hw" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: 2020.04.23.13:31:31 Info: irq_mapper: "final_tcp_hw" instantiated altera_irq_mapper "irq_mapper"
Info: 2020.04.23.13:31:32 Info: avalon_st_adapter: "final_tcp_hw" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: 2020.04.23.13:31:32 Info: rst_controller: "final_tcp_hw" instantiated altera_reset_controller "rst_controller"
Info: 2020.04.23.13:31:32 Info: cpu: Starting RTL generation for module 'final_tcp_hw_nios2_cpu'
Info: 2020.04.23.13:31:32 Info: cpu:   Generation command is [exec C:/intelFPGA_lite/17.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=final_tcp_hw_nios2_cpu --dir=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0054_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/17.1/quartus/bin64/ --verilog --config=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0054_cpu_gen/
Info: 2020.04.23.13:31:39 Info: cpu: # 2020.04.23 13:31:33 (*) Starting Nios II generation
Info: 2020.04.23.13:31:39 Info: cpu: # 2020.04.23 13:31:33 (*)   Checking for plaintext license.
Info: 2020.04.23.13:31:39 Info: cpu: # 2020.04.23 13:31:33 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64
Info: 2020.04.23.13:31:39 Info: cpu: # 2020.04.23 13:31:33 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: 2020.04.23.13:31:39 Info: cpu: # 2020.04.23 13:31:33 (*)   LM_LICENSE_FILE environment variable is empty
Info: 2020.04.23.13:31:39 Info: cpu: # 2020.04.23 13:31:33 (*)   Plaintext license not found.
Info: 2020.04.23.13:31:39 Info: cpu: # 2020.04.23 13:31:33 (*)   Checking for encrypted license (non-evaluation).
Info: 2020.04.23.13:31:39 Info: cpu: # 2020.04.23 13:31:34 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64
Info: 2020.04.23.13:31:39 Info: cpu: # 2020.04.23 13:31:34 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: 2020.04.23.13:31:39 Info: cpu: # 2020.04.23 13:31:34 (*)   LM_LICENSE_FILE environment variable is empty
Info: 2020.04.23.13:31:39 Info: cpu: # 2020.04.23 13:31:34 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: 2020.04.23.13:31:39 Info: cpu: # 2020.04.23 13:31:34 (*)   Elaborating CPU configuration settings
Info: 2020.04.23.13:31:39 Info: cpu: # 2020.04.23 13:31:34 (*)   Creating all objects for CPU
Info: 2020.04.23.13:31:39 Info: cpu: # 2020.04.23 13:31:34 (*)     Testbench
Info: 2020.04.23.13:31:39 Info: cpu: # 2020.04.23 13:31:34 (*)     Instruction decoding
Info: 2020.04.23.13:31:39 Info: cpu: # 2020.04.23 13:31:34 (*)       Instruction fields
Info: 2020.04.23.13:31:39 Info: cpu: # 2020.04.23 13:31:34 (*)       Instruction decodes
Info: 2020.04.23.13:31:39 Info: cpu: # 2020.04.23 13:31:35 (*)       Signals for RTL simulation waveforms
Info: 2020.04.23.13:31:39 Info: cpu: # 2020.04.23 13:31:35 (*)       Instruction controls
Info: 2020.04.23.13:31:39 Info: cpu: # 2020.04.23 13:31:35 (*)     Pipeline frontend
Info: 2020.04.23.13:31:39 Info: cpu: # 2020.04.23 13:31:35 (*)     Pipeline backend
Info: 2020.04.23.13:31:39 Info: cpu: # 2020.04.23 13:31:37 (*)   Generating RTL from CPU objects
Info: 2020.04.23.13:31:39 Info: cpu: # 2020.04.23 13:31:38 (*)   Creating encrypted RTL
Info: 2020.04.23.13:31:39 Info: cpu: # 2020.04.23 13:31:39 (*) Done Nios II generation
Info: 2020.04.23.13:31:39 Info: cpu: Done RTL generation for module 'final_tcp_hw_nios2_cpu'
Info: 2020.04.23.13:31:39 Info: cpu: "nios2" instantiated altera_nios2_gen2_unit "cpu"
Info: 2020.04.23.13:31:39 Info: i_tse_mac: "tse" instantiated altera_eth_tse_mac "i_tse_mac"
Info: 2020.04.23.13:31:39 Info: nios2_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_data_master_translator"
Info: 2020.04.23.13:31:39 Info: jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info: 2020.04.23.13:31:39 Info: nios2_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_data_master_agent"
Info: 2020.04.23.13:31:39 Info: jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info: 2020.04.23.13:31:39 Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info: 2020.04.23.13:31:39 Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: 2020.04.23.13:31:39 Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: 2020.04.23.13:31:39 Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: 2020.04.23.13:31:39 Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: 2020.04.23.13:31:39 Info: router_008: "mm_interconnect_0" instantiated altera_merlin_router "router_008"
Info: 2020.04.23.13:31:39 Info: router_012: "mm_interconnect_0" instantiated altera_merlin_router "router_012"
Info: 2020.04.23.13:31:39 Info: router_013: "mm_interconnect_0" instantiated altera_merlin_router "router_013"
Info: 2020.04.23.13:31:39 Info: router_014: "mm_interconnect_0" instantiated altera_merlin_router "router_014"
Info: 2020.04.23.13:31:39 Info: nios2_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_data_master_limiter"
Info: 2020.04.23.13:31:39 Info: Reusing file C:/Users/tucke/Documents/GitHub/tcp-ip/final_tcp_hw/synthesis/submodules
Info: 2020.04.23.13:31:39 Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: 2020.04.23.13:31:39 Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: 2020.04.23.13:31:39 Info: cmd_demux_005: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_005"
Info: 2020.04.23.13:31:39 Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: 2020.04.23.13:31:39 Info: cmd_mux_004: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_004"
Info: 2020.04.23.13:31:39 Info: Reusing file C:/Users/tucke/Documents/GitHub/tcp-ip/final_tcp_hw/synthesis/submodules
Info: 2020.04.23.13:31:39 Info: cmd_mux_005: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_005"
Info: 2020.04.23.13:31:39 Info: Reusing file C:/Users/tucke/Documents/GitHub/tcp-ip/final_tcp_hw/synthesis/submodules
Info: 2020.04.23.13:31:39 Info: cmd_mux_006: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_006"
Info: 2020.04.23.13:31:39 Info: Reusing file C:/Users/tucke/Documents/GitHub/tcp-ip/final_tcp_hw/synthesis/submodules
Info: 2020.04.23.13:31:39 Info: rsp_demux_004: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_004"
Info: 2020.04.23.13:31:39 Info: rsp_demux_005: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_005"
Info: 2020.04.23.13:31:39 Info: rsp_demux_006: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_006"
Info: 2020.04.23.13:31:39 Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: 2020.04.23.13:31:39 Info: Reusing file C:/Users/tucke/Documents/GitHub/tcp-ip/final_tcp_hw/synthesis/submodules
Info: 2020.04.23.13:31:39 Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: 2020.04.23.13:31:39 Info: Reusing file C:/Users/tucke/Documents/GitHub/tcp-ip/final_tcp_hw/synthesis/submodules
Info: 2020.04.23.13:31:39 Info: rsp_mux_005: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_005"
Info: 2020.04.23.13:31:39 Info: Reusing file C:/Users/tucke/Documents/GitHub/tcp-ip/final_tcp_hw/synthesis/submodules
Info: 2020.04.23.13:31:40 Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: 2020.04.23.13:31:40 Info: timing_adapter_0: "avalon_st_adapter" instantiated timing_adapter "timing_adapter_0"
Info: 2020.04.23.13:31:40 Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: 2020.04.23.13:31:40 Info: final_tcp_hw: Done "final_tcp_hw" with 47 modules, 184 files
Info: 2020.04.23.13:31:41 Info: qsys-generate succeeded.
Info: 2020.04.23.13:31:41 Info: Finished: Create HDL design files for synthesis
Info (11902): Backing up file "my_pll.v" to "my_pll.BAK.v"
Info (11837): Started upgrading IP component ALTPLL with file "my_pll.v"
Info (11902): Backing up file "my_pll_90.v" to "my_pll_90.BAK.v"
Info (11837): Started upgrading IP component ALTPLL with file "my_pll_90.v"
Info (11902): Backing up file "my_ddio_out.v" to "my_ddio_out.BAK.v"
Info (11837): Started upgrading IP component ALTDDIO_OUT with file "my_ddio_out.v"
Info (11131): Completed upgrading IP component Qsys with file "final_tcp_hw.qsys"
Info (11131): Completed upgrading IP component ALTPLL with file "my_pll.v"
Info (11131): Completed upgrading IP component ALTPLL with file "my_pll_90.v"
Info (11131): Completed upgrading IP component ALTDDIO_OUT with file "my_ddio_out.v"
Info (23030): Evaluation of Tcl script c:/intelfpga_lite/17.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful
Info: Quartus Prime Shell was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 4860 megabytes
    Info: Processing ended: Thu Apr 23 13:31:49 2020
    Info: Elapsed time: 00:03:05
    Info: Total CPU time (on all processors): 00:02:38


