================================================================
  Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
  Version: 2013.2
  Build date: Thu Jun 13 16:07:59 PM 2013
  Copyright (C) 2013 Xilinx Inc. All rights reserved.
================================================================
@I [LIC-101] Checked out feature [HLS]
@I [HLS-10] Running '/opt/xilinx/Vivado_HLS/2013.2/Linux_x86_64/bin/vivado_hls_bin'
            for user 'amc379' on host 'amdpool-03' (Linux_x86_64 version 2.6.18-371.8.1.el5) on Mon Dec 08 19:35:50 EST 2014
            in directory '/home/student/amc379/ece5775/final_project/sw/seam'
@I [HLS-10] Creating and opening project '/home/student/amc379/ece5775/final_project/sw/seam/prj'.
@I [HLS-10] Adding design file 'top.cpp' to the project.
@I [HLS-10] Adding test bench file 'test.cpp' to the project.
@I [HLS-10] Adding test bench file 'opencv_top.cpp' to the project.
@I [HLS-10] Adding test bench file 'input.bmp' to the project.
@I [HLS-10] Creating and opening solution '/home/student/amc379/ece5775/final_project/sw/seam/prj/solution1'.
@I [HLS-10] Cleaning up the solution database.
@I [HLS-10] Setting target device to 'xc7z020clg484-2'
@I [SYN-201] Setting up clock 'default' with a period of 6.66667ns.
@I [SYN-201] Setting up clock 'default' with an uncertainty of 2ns.
@I [HLS-10] Importing test bench file 'input.bmp' ... 
@W [HLS-40] Cannot find test bench file 'input.bmp'
@I [HLS-10] Importing test bench file 'opencv_top.cpp' ... 
@I [HLS-10] Importing test bench file 'test.cpp' ... 
@I [HLS-10] Analyzing design file 'top.cpp' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Checking synthesizability ...
@W [SYNCHK-23] hls_video_types.h:276: variable-indexed range selection may cause suboptimal QoR.
@I [SYNCHK-10] 0 error(s), 1 warning(s).
@I [HLS-10] Starting code transformations ...
@I [XFORM-502] Unrolling all sub-loops inside loop 'Loop-1.1' in function 'hls::Duplicate<300, 300, 0, 0>' for pipelining.
@I [XFORM-502] Unrolling all loops for pipelining in function 'hls::sr_cast<float, int>'.
@I [XFORM-502] Unrolling small iteration loop 'Loop-1' in function 'hls::filter_opr<hls::filter2d_kernel, 0, 5, int, int, 300, 300, 3, 3>' automatically.
@I [XFORM-502] Unrolling small iteration loop 'Loop-2' in function 'hls::filter_opr<hls::filter2d_kernel, 0, 5, int, int, 300, 300, 3, 3>' automatically.
@I [XFORM-502] Unrolling small iteration loop 'Loop-3' in function 'hls::filter_opr<hls::filter2d_kernel, 0, 5, int, int, 300, 300, 3, 3>' automatically.
@I [XFORM-502] Unrolling small iteration loop 'Loop-4' in function 'hls::filter_opr<hls::filter2d_kernel, 0, 5, int, int, 300, 300, 3, 3>' automatically.
@I [XFORM-502] Unrolling all sub-loops inside loop 'Loop-5.1' in function 'hls::filter_opr<hls::filter2d_kernel, 0, 5, int, int, 300, 300, 3, 3>' for pipelining.
@I [XFORM-501] Unrolling loop 'Loop-1.1' (top.cpp:196) in function 'read_stream' completely.
@I [XFORM-501] Unrolling loop 'Loop-1.1.1' in function 'hls::Duplicate<300, 300, 0, 0>' completely.
@I [XFORM-501] Unrolling loop 'Loop-1.1.2' in function 'hls::Duplicate<300, 300, 0, 0>' completely.
@I [XFORM-501] Unrolling loop 'Loop-1.1.3' in function 'hls::Duplicate<300, 300, 0, 0>' completely.
@I [XFORM-501] Unrolling loop 'Loop-1' in function 'hls::sr_cast<float, int>' completely.
@I [XFORM-501] Unrolling loop 'Loop-1' in function 'hls::filter_opr<hls::filter2d_kernel, 0, 5, int, int, 300, 300, 3, 3>' completely.
@I [XFORM-501] Unrolling loop 'Loop-2' in function 'hls::filter_opr<hls::filter2d_kernel, 0, 5, int, int, 300, 300, 3, 3>' completely.
@I [XFORM-501] Unrolling loop 'Loop-3' in function 'hls::filter_opr<hls::filter2d_kernel, 0, 5, int, int, 300, 300, 3, 3>' completely.
@I [XFORM-501] Unrolling loop 'Loop-4' in function 'hls::filter_opr<hls::filter2d_kernel, 0, 5, int, int, 300, 300, 3, 3>' completely.
@I [XFORM-501] Unrolling loop 'channelloop' in function 'hls::filter_opr<hls::filter2d_kernel, 0, 5, int, int, 300, 300, 3, 3>' completely.
@I [XFORM-501] Unrolling loop 'Loop-5.1.1.1' in function 'hls::filter_opr<hls::filter2d_kernel, 0, 5, int, int, 300, 300, 3, 3>' completely.
@I [XFORM-501] Unrolling loop 'Loop-5.1.1.1.1' in function 'hls::filter_opr<hls::filter2d_kernel, 0, 5, int, int, 300, 300, 3, 3>' completely.
@I [XFORM-501] Unrolling loop 'Loop-5.1.1.2' in function 'hls::filter_opr<hls::filter2d_kernel, 0, 5, int, int, 300, 300, 3, 3>' completely.
@I [XFORM-501] Unrolling loop 'Loop-5.1.1.3' in function 'hls::filter_opr<hls::filter2d_kernel, 0, 5, int, int, 300, 300, 3, 3>' completely.
@I [XFORM-501] Unrolling loop 'Loop-5.1.1.4' in function 'hls::filter_opr<hls::filter2d_kernel, 0, 5, int, int, 300, 300, 3, 3>' completely.
@I [XFORM-501] Unrolling loop 'Loop-5.1.1.5' in function 'hls::filter_opr<hls::filter2d_kernel, 0, 5, int, int, 300, 300, 3, 3>' completely.
@I [XFORM-501] Unrolling loop 'Loop-5.1.1.6' in function 'hls::filter_opr<hls::filter2d_kernel, 0, 5, int, int, 300, 300, 3, 3>' completely.
@I [XFORM-501] Unrolling loop 'Loop-5.1.1.7' in function 'hls::filter_opr<hls::filter2d_kernel, 0, 5, int, int, 300, 300, 3, 3>' completely.
@I [XFORM-501] Unrolling loop 'Loop-5.1.1.8' in function 'hls::filter_opr<hls::filter2d_kernel, 0, 5, int, int, 300, 300, 3, 3>' completely.
@I [XFORM-501] Unrolling loop 'Loop-5.1.1.8.1' in function 'hls::filter_opr<hls::filter2d_kernel, 0, 5, int, int, 300, 300, 3, 3>' completely.
@I [XFORM-501] Unrolling loop 'Loop-1.1' (top.cpp:95) in function 'hlscomputeHarris' completely.
@I [XFORM-501] Unrolling loop 'Loop-1.2' (top.cpp:96) in function 'hlscomputeHarris' completely.
@I [XFORM-102] Partitioning array 's.val.assign.1' automatically.
@I [XFORM-102] Partitioning array 's.val.assign.3' automatically.
@I [XFORM-102] Partitioning array 's.val.assign.5' automatically.
@I [XFORM-102] Automatically partitioning small array 'image1.data_stream.V' (top.cpp:224) completely based on array size.
@I [XFORM-102] Automatically partitioning small array 'grad_x.data_stream.V' (top.cpp:83) completely based on array size.
@I [XFORM-102] Automatically partitioning small array 'grad_y.data_stream.V' (top.cpp:84) completely based on array size.
@I [XFORM-102] Automatically partitioning small array 'img1_gray1.data_stream.V' (top.cpp:85) completely based on array size.
@I [XFORM-102] Automatically partitioning small array 'img1_gray2.data_stream.V' (top.cpp:86) completely based on array size.
@I [XFORM-101] Partitioning array 'kernel.val' (top.cpp:34) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'pixel.val' (top.cpp:192) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'scl.val'  in dimension 1 completely.
@I [XFORM-101] Partitioning array 'scl.val.1'  in dimension 1 completely.
@I [XFORM-101] Partitioning array 'image1.data_stream.V' (top.cpp:224) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'grad_x.data_stream.V' (top.cpp:83) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'grad_y.data_stream.V' (top.cpp:84) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'img1_gray1.data_stream.V' (top.cpp:85) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'img1_gray2.data_stream.V' (top.cpp:86) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'kernel.val.0' (top.cpp:34) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'kernel.val.1' (top.cpp:34) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'kernel.val.2' (top.cpp:34) in dimension 1 completely.
@I [XFORM-602] Inlining function 'hlscomputeGradient' into 'hlscomputeHarris' (top.cpp:89) automatically.
@I [XFORM-602] Inlining function 'read_stream' into 'dut' (top.cpp:226) automatically.
@I [XFORM-602] Inlining function 'write_stream' into 'dut' (top.cpp:242) automatically.
@W [XFORM-561] Updating loop lower bound from 0 to 300 for loop 'Loop-0-0' (top.cpp:87) in function 'hlscomputeHarris'.
@W [XFORM-561] Updating loop lower bound from 0 to 300 for loop 'Loop-0' (top.cpp:87) in function 'hlscomputeHarris'.
@W [XFORM-561] Updating loop upper bound from 300 to 302 for loop 'Loop-0-0' in function 'hls::filter_opr<hls::filter2d_kernel, 0, 5, int, int, 300, 300, 3, 3>'.
@W [XFORM-561] Updating loop lower bound from 0 to 302 for loop 'Loop-0-0' in function 'hls::filter_opr<hls::filter2d_kernel, 0, 5, int, int, 300, 300, 3, 3>'.
@W [XFORM-561] Updating loop upper bound from 300 to 305 for loop 'Loop-0' in function 'hls::filter_opr<hls::filter2d_kernel, 0, 5, int, int, 300, 300, 3, 3>'.
@W [XFORM-561] Updating loop lower bound from 0 to 305 for loop 'Loop-0' in function 'hls::filter_opr<hls::filter2d_kernel, 0, 5, int, int, 300, 300, 3, 3>'.
@I [XFORM-401] Performing if-conversion on hyperblock in function 'hls::sr_cast<float, int>'... converting 9 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock in function 'fmin'... converting 8 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock in function 'fmax'... converting 5 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock in function 'hls::cordic::atan_range_redux_cordic'... converting 7 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock in function 'hls::cordic::atan_range_redux_cordic'... converting 4 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock in function 'hls::cordic::atan_range_redux_cordic'... converting 5 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock from (top.cpp:134) to (top.cpp:138) in function 'hlscomputeHarris'... converting 7 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock in function 'hls::filter_opr<hls::filter2d_kernel, 0, 5, int, int, 300, 300, 3, 3>'... converting 3 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock in function 'hls::filter_opr<hls::filter2d_kernel, 0, 5, int, int, 300, 300, 3, 3>'... converting 13 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock in function 'hls::filter_opr<hls::filter2d_kernel, 0, 5, int, int, 300, 300, 3, 3>'... converting 3 basic blocks.
@I [XFORM-11] Balancing expressions in function 'fmin'...3 expression(s) balanced.
@I [XFORM-11] Balancing expressions in function 'hlscomputeHarris' (top.cpp:81)...12 expression(s) balanced.
@I [XFORM-11] Balancing expressions in function 'hls::filter_opr<hls::filter2d_kernel, 0, 5, int, int, 300, 300, 3, 3>'...16 expression(s) balanced.
@I [ANALYSIS-51] Setting 'None' inter dependency for variable 'k_buf_0_val_0' in region (hls_video_imgproc.h:331).
@I [ANALYSIS-51] Setting 'None' intra dependency for variable 'k_buf_0_val_0' in region (hls_video_imgproc.h:331).
@I [ANALYSIS-51] Setting 'None' inter dependency for variable 'right_border_buf_0_val_0_0' in region (hls_video_imgproc.h:331).
@I [ANALYSIS-51] Setting 'None' inter dependency for variable 'right_border_buf_0_val_0_1' in region (hls_video_imgproc.h:331).
@I [ANALYSIS-51] Setting 'None' inter dependency for variable 'right_border_buf_0_val_0_2' in region (hls_video_imgproc.h:331).
@I [ANALYSIS-51] Setting 'None' intra dependency for variable 'right_border_buf_0_val_0_0' in region (hls_video_imgproc.h:331).
@I [ANALYSIS-51] Setting 'None' intra dependency for variable 'right_border_buf_0_val_0_1' in region (hls_video_imgproc.h:331).
@I [ANALYSIS-51] Setting 'None' intra dependency for variable 'right_border_buf_0_val_0_2' in region (hls_video_imgproc.h:331).
@I [ANALYSIS-51] Setting 'None' inter dependency for variable 'col_buf_val_0_0_0' in region (hls_video_imgproc.h:331).
@I [ANALYSIS-51] Setting 'None' intra dependency for variable 'col_buf_val_0_0_0' in region (hls_video_imgproc.h:331).
@I [ANALYSIS-51] Setting 'None' inter dependency for variable 'k_buf_0_val_1' in loop (:0).
@I [ANALYSIS-51] Setting 'None' inter dependency for variable 'k_buf_0_val_2' in loop (:0).
@I [ANALYSIS-51] Setting 'None' inter dependency for variable 'k_buf_0_val_0' in loop (:0).
@I [HLS-111] Elapsed time: 61.94 seconds; current memory usage: 185 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'dut' ...
@W [SYN-103] Legalizing function name 'filter_opr<filter2d_kernel,0,5,int,int,300,300,3,3>' to 'filter_opr_filter2d_kernel_0_5_int_int_300_300_3_3_s'.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'filter_opr_filter2d_kernel_0_5_int_int_300_300_3_3_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'Loop 1.1'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 16.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.63 seconds; current memory usage: 187 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'filter_opr_filter2d_kernel_0_5_int_int_300_300_3_3_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture binding ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding resource limited operations ...
@I [BIND-100] Finished micro-architecture binding.
@I [HLS-111] Elapsed time: 0.26 seconds; current memory usage: 188 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'fmin' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.32 seconds; current memory usage: 188 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'fmin' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture binding ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding resource limited operations ...
@I [BIND-100] Finished micro-architecture binding.
@I [HLS-111] Elapsed time: 0.03 seconds; current memory usage: 188 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'hlscomputeHarris' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'Loop 1.1'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 1.14 seconds; current memory usage: 191 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'hlscomputeHarris' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture binding ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding resource limited operations ...
@I [BIND-100] Finished micro-architecture binding.
@I [HLS-111] Elapsed time: 1.24 seconds; current memory usage: 195 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'dut' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 1.05 seconds; current memory usage: 196 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'dut' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture binding ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding resource limited operations ...
@I [BIND-100] Finished micro-architecture binding.
@I [HLS-111] Elapsed time: 0.19 seconds; current memory usage: 196 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'filter_opr_filter2d_kernel_0_5_int_int_300_300_3_3_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Module generated: dut_mul_8ns_3s_11_3|dut_mul_8ns_3s_11_3_U1.
@I [RTGEN-100] Module generated: dut_mul_8ns_3ns_11_3|dut_mul_8ns_3ns_11_3_U2.
@I [RTGEN-100] Module generated: dut_mul_8ns_2s_10_3|dut_mul_8ns_2s_10_3_U3.
@I [RTGEN-100] Module generated: dut_mul_8ns_3ns_11_3|dut_mul_8ns_3ns_11_3_U4.
@I [RTGEN-100] Module generated: dut_mul_8ns_3s_11_3|dut_mul_8ns_3s_11_3_U5.
@I [RTGEN-100] Module generated: dut_mul_8ns_2ns_10_3|dut_mul_8ns_2ns_10_3_U6.
@I [RTGEN-100] Finished creating RTL model for 'filter_opr_filter2d_kernel_0_5_int_int_300_300_3_3_s'.
@I [HLS-111] Elapsed time: 0.68 seconds; current memory usage: 198 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'fmin' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Module generated: dut_dcmp_64ns_64ns_1_3|dut_dcmp_64ns_64ns_1_3_U17.
@I [RTGEN-100] Finished creating RTL model for 'fmin'.
@I [HLS-111] Elapsed time: 0.87 seconds; current memory usage: 203 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'hlscomputeHarris' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Module generated: dut_faddfsub_32ns_32ns_32_8_full_dsp|dut_faddfsub_32ns_32ns_32_8_full_dsp_U20.
@I [RTGEN-100] Module generated: dut_fmul_32ns_32ns_32_5_max_dsp|dut_fmul_32ns_32ns_32_5_max_dsp_U21.
@I [RTGEN-100] Module generated: dut_fmul_32ns_32ns_32_5_max_dsp|dut_fmul_32ns_32ns_32_5_max_dsp_U22.
@I [RTGEN-100] Module generated: dut_fdiv_32ns_32ns_32_30|dut_fdiv_32ns_32ns_32_30_U23.
@I [RTGEN-100] Module generated: dut_fptosi_32ns_64_5|dut_fptosi_32ns_64_5_U24.
@I [RTGEN-100] Module generated: dut_fptosi_32ns_64_5|dut_fptosi_32ns_64_5_U25.
@I [RTGEN-100] Module generated: dut_fptrunc_64ns_32_3|dut_fptrunc_64ns_32_3_U26.
@I [RTGEN-100] Module generated: dut_fptrunc_64ns_32_3|dut_fptrunc_64ns_32_3_U27.
@I [RTGEN-100] Module generated: dut_fptrunc_64ns_32_3|dut_fptrunc_64ns_32_3_U28.
@I [RTGEN-100] Module generated: dut_fpext_32ns_64_3|dut_fpext_32ns_64_3_U29.
@I [RTGEN-100] Module generated: dut_fpext_32ns_64_3|dut_fpext_32ns_64_3_U30.
@I [RTGEN-100] Module generated: dut_fpext_32ns_64_3|dut_fpext_32ns_64_3_U31.
@I [RTGEN-100] Module generated: dut_fcmp_32ns_32ns_1_3|dut_fcmp_32ns_32ns_1_3_U32.
@I [RTGEN-100] Module generated: dut_fcmp_32ns_32ns_1_3|dut_fcmp_32ns_32ns_1_3_U33.
@I [RTGEN-100] Module generated: dut_frecip_32ns_32ns_32_17_full_dsp|dut_frecip_32ns_32ns_32_17_full_dsp_U34.
@I [RTGEN-100] Module generated: dut_dadd_64ns_64ns_64_9_full_dsp|dut_dadd_64ns_64ns_64_9_full_dsp_U35.
@I [RTGEN-100] Module generated: dut_dadd_64ns_64ns_64_9_full_dsp|dut_dadd_64ns_64ns_64_9_full_dsp_U36.
@I [RTGEN-100] Module generated: dut_dadd_64ns_64ns_64_9_full_dsp|dut_dadd_64ns_64ns_64_9_full_dsp_U37.
@I [RTGEN-100] Module generated: dut_dmul_64ns_64ns_64_9_max_dsp|dut_dmul_64ns_64ns_64_9_max_dsp_U38.
@I [RTGEN-100] Module generated: dut_dmul_64ns_64ns_64_9_max_dsp|dut_dmul_64ns_64ns_64_9_max_dsp_U39.
@I [RTGEN-100] Module generated: dut_dmul_64ns_64ns_64_9_max_dsp|dut_dmul_64ns_64ns_64_9_max_dsp_U40.
@I [RTGEN-100] Module generated: dut_ddiv_64ns_64ns_64_59|dut_ddiv_64ns_64ns_64_59_U41.
@I [RTGEN-100] Module generated: dut_dcmp_64ns_64ns_1_3|dut_dcmp_64ns_64ns_1_3_U42.
@I [RTGEN-100] Module generated: dut_dcmp_64ns_64ns_1_3|dut_dcmp_64ns_64ns_1_3_U43.
@I [RTGEN-100] Module generated: dut_dptosi_64ns_64_5|dut_dptosi_64ns_64_5_U44.
@I [RTGEN-100] Module generated: dut_dptosi_64ns_64_5|dut_dptosi_64ns_64_5_U45.
@I [RTGEN-100] Module generated: dut_sitodp_64s_64_9|dut_sitodp_64s_64_9_U46.
@I [RTGEN-100] Module generated: dut_sitodp_64ns_64_9|dut_sitodp_64ns_64_9_U47.
@I [RTGEN-100] Module generated: dut_sitodp_64s_64_9|dut_sitodp_64s_64_9_U48.
@I [RTGEN-100] Module generated: dut_dsqrt_64ns_64ns_64_57|dut_dsqrt_64ns_64ns_64_57_U49.
@I [RTGEN-100] Module generated: dut_mul_32s_9ns_32_5|dut_mul_32s_9ns_32_5_U50.
@I [RTGEN-100] Module generated: dut_mul_32s_32s_32_7|dut_mul_32s_32s_32_7_U51.
@I [RTGEN-100] Module generated: dut_mul_32s_32s_32_7|dut_mul_32s_32s_32_7_U52.
@I [RTGEN-100] Module generated: dut_mul_32s_32s_32_7|dut_mul_32s_32s_32_7_U53.
@I [RTGEN-100] Module generated: dut_mul_32s_9ns_32_5|dut_mul_32s_9ns_32_5_U54.
@I [RTGEN-100] Finished creating RTL model for 'hlscomputeHarris'.
@I [HLS-111] Elapsed time: 0.47 seconds; current memory usage: 209 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'dut' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'dut/in_fifo_V' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'dut/out_fifo_V' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on function 'dut' to 'ap_ctrl_none'.
@I [RTGEN-100] Module generated: dut_fptosi_32ns_64_5|dut_fptosi_32ns_64_5_U66.
@I [RTGEN-100] Finished creating RTL model for 'dut'.
@I [HLS-111] Elapsed time: 1.73 seconds; current memory usage: 218 MB.
@I [RTMG-282] Generating pipelined core: 'dut_mul_8ns_3s_11_3_MulnS_0'
@I [RTMG-282] Generating pipelined core: 'dut_mul_8ns_3ns_11_3_MulnS_1'
@I [RTMG-282] Generating pipelined core: 'dut_mul_8ns_2s_10_3_MulnS_2'
@I [RTMG-282] Generating pipelined core: 'dut_mul_8ns_2ns_10_3_MulnS_3'
@I [RTMG-278] Implementing memory 'filter_opr_filter2d_kernel_0_5_int_int_300_300_3_3_s_k_buf_0_val_0_ram' using block RAMs.
@I [RTMG-278] Implementing memory 'filter_opr_filter2d_kernel_0_5_int_int_300_300_3_3_s_k_buf_0_val_1_ram' using block RAMs.
@I [RTMG-282] Generating pipelined core: 'dut_mul_32s_9ns_32_5_MulnS_4'
@I [RTMG-282] Generating pipelined core: 'dut_mul_32s_32s_32_7_MulnS_5'
@I [RTMG-279] Implementing memory 'hlscomputeHarris_gaussian5x5_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'hlscomputeHarris_cordic_ctab_table_128_V_rom' using auto ROMs.
@I [RTMG-278] Implementing memory 'hlscomputeHarris_grad_x_vec_ram' using block RAMs.
@I [RTMG-278] Implementing memory 'dut_threshedHarris1_ram' using block RAMs.
@I [HLS-10] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'dut'.
@I [WVHDL-304] Generating RTL VHDL for 'dut'.
@I [WVLOG-307] Generating RTL Verilog for 'dut'.
@I [HLS-112] Total elapsed time: 321.31 seconds; peak memory usage: 218 MB.
@I [LIC-101] Checked in feature [HLS]
