
CAN_Node_B.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000036f0  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000100  080037fc  080037fc  000047fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080038fc  080038fc  00005070  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080038fc  080038fc  00005070  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080038fc  080038fc  00005070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080038fc  080038fc  000048fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003900  08003900  00004900  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000070  20000000  08003904  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001fc  20000070  08003974  00005070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000026c  08003974  0000526c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00005070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000acce  00000000  00000000  00005099  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002065  00000000  00000000  0000fd67  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c28  00000000  00000000  00011dd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000094e  00000000  00000000  000129f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018cc6  00000000  00000000  00013346  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d567  00000000  00000000  0002c00c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008c8e4  00000000  00000000  00039573  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c5e57  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003b0c  00000000  00000000  000c5e9c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  000c99a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000070 	.word	0x20000070
 8000128:	00000000 	.word	0x00000000
 800012c:	080037e4 	.word	0x080037e4

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000074 	.word	0x20000074
 8000148:	080037e4 	.word	0x080037e4

0800014c <HAL_CAN_MspInit>:
  /* USER CODE END CAN_Init 2 */

}

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	b08a      	sub	sp, #40	@ 0x28
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000154:	f107 0314 	add.w	r3, r7, #20
 8000158:	2200      	movs	r2, #0
 800015a:	601a      	str	r2, [r3, #0]
 800015c:	605a      	str	r2, [r3, #4]
 800015e:	609a      	str	r2, [r3, #8]
 8000160:	60da      	str	r2, [r3, #12]
  if(canHandle->Instance==CAN1)
 8000162:	687b      	ldr	r3, [r7, #4]
 8000164:	681b      	ldr	r3, [r3, #0]
 8000166:	4a25      	ldr	r2, [pc, #148]	@ (80001fc <HAL_CAN_MspInit+0xb0>)
 8000168:	4293      	cmp	r3, r2
 800016a:	d143      	bne.n	80001f4 <HAL_CAN_MspInit+0xa8>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 800016c:	4b24      	ldr	r3, [pc, #144]	@ (8000200 <HAL_CAN_MspInit+0xb4>)
 800016e:	69db      	ldr	r3, [r3, #28]
 8000170:	4a23      	ldr	r2, [pc, #140]	@ (8000200 <HAL_CAN_MspInit+0xb4>)
 8000172:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000176:	61d3      	str	r3, [r2, #28]
 8000178:	4b21      	ldr	r3, [pc, #132]	@ (8000200 <HAL_CAN_MspInit+0xb4>)
 800017a:	69db      	ldr	r3, [r3, #28]
 800017c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000180:	613b      	str	r3, [r7, #16]
 8000182:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000184:	4b1e      	ldr	r3, [pc, #120]	@ (8000200 <HAL_CAN_MspInit+0xb4>)
 8000186:	699b      	ldr	r3, [r3, #24]
 8000188:	4a1d      	ldr	r2, [pc, #116]	@ (8000200 <HAL_CAN_MspInit+0xb4>)
 800018a:	f043 0308 	orr.w	r3, r3, #8
 800018e:	6193      	str	r3, [r2, #24]
 8000190:	4b1b      	ldr	r3, [pc, #108]	@ (8000200 <HAL_CAN_MspInit+0xb4>)
 8000192:	699b      	ldr	r3, [r3, #24]
 8000194:	f003 0308 	and.w	r3, r3, #8
 8000198:	60fb      	str	r3, [r7, #12]
 800019a:	68fb      	ldr	r3, [r7, #12]
    /**CAN GPIO Configuration
    PB8     ------> CAN_RX
    PB9     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 800019c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80001a0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80001a2:	2300      	movs	r3, #0
 80001a4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80001a6:	2300      	movs	r3, #0
 80001a8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80001aa:	f107 0314 	add.w	r3, r7, #20
 80001ae:	4619      	mov	r1, r3
 80001b0:	4814      	ldr	r0, [pc, #80]	@ (8000204 <HAL_CAN_MspInit+0xb8>)
 80001b2:	f001 f9ab 	bl	800150c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80001b6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80001ba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80001bc:	2302      	movs	r3, #2
 80001be:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80001c0:	2303      	movs	r3, #3
 80001c2:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80001c4:	f107 0314 	add.w	r3, r7, #20
 80001c8:	4619      	mov	r1, r3
 80001ca:	480e      	ldr	r0, [pc, #56]	@ (8000204 <HAL_CAN_MspInit+0xb8>)
 80001cc:	f001 f99e 	bl	800150c <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_CAN1_2();
 80001d0:	4b0d      	ldr	r3, [pc, #52]	@ (8000208 <HAL_CAN_MspInit+0xbc>)
 80001d2:	685b      	ldr	r3, [r3, #4]
 80001d4:	627b      	str	r3, [r7, #36]	@ 0x24
 80001d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80001d8:	f423 43c0 	bic.w	r3, r3, #24576	@ 0x6000
 80001dc:	627b      	str	r3, [r7, #36]	@ 0x24
 80001de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80001e0:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 80001e4:	627b      	str	r3, [r7, #36]	@ 0x24
 80001e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80001e8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80001ec:	627b      	str	r3, [r7, #36]	@ 0x24
 80001ee:	4a06      	ldr	r2, [pc, #24]	@ (8000208 <HAL_CAN_MspInit+0xbc>)
 80001f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80001f2:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 80001f4:	bf00      	nop
 80001f6:	3728      	adds	r7, #40	@ 0x28
 80001f8:	46bd      	mov	sp, r7
 80001fa:	bd80      	pop	{r7, pc}
 80001fc:	40006400 	.word	0x40006400
 8000200:	40021000 	.word	0x40021000
 8000204:	40010c00 	.word	0x40010c00
 8000208:	40010000 	.word	0x40010000

0800020c <CAN_Config_Filter>:
 *
 * Для 11-bit STD IDs в регістри ставимо (ID << 5), (MASK << 5) згідно RM/HAL.
 * Ми використовуємо режим маски (IDMASK) та 32-bit scale.
 */
void CAN_Config_Filter(void)
{
 800020c:	b580      	push	{r7, lr}
 800020e:	b08c      	sub	sp, #48	@ 0x30
 8000210:	af00      	add	r7, sp, #0
    HAL_StatusTypeDef st;
    CAN_FilterTypeDef sFilterConfig;

    // --- Filter 0: Commands group -> FIFO0 ---
    sFilterConfig.FilterBank = 0;
 8000212:	2300      	movs	r3, #0
 8000214:	61bb      	str	r3, [r7, #24]
    sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 8000216:	2300      	movs	r3, #0
 8000218:	61fb      	str	r3, [r7, #28]
    sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 800021a:	2301      	movs	r3, #1
 800021c:	623b      	str	r3, [r7, #32]

    // IDs і маски (11-bit) потрібно зсунути <<5 при записі в регістри
    sFilterConfig.FilterIdHigh = (uint16_t)((CAN_ID_CMD << 5) & 0xFFFF);
 800021e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000222:	607b      	str	r3, [r7, #4]
    sFilterConfig.FilterIdLow  = 0x0000;
 8000224:	2300      	movs	r3, #0
 8000226:	60bb      	str	r3, [r7, #8]
    sFilterConfig.FilterMaskIdHigh = (uint16_t)((0x7F0 << 5) & 0xFFFF); // маска для 0x040..0x04F
 8000228:	f44f 437e 	mov.w	r3, #65024	@ 0xfe00
 800022c:	60fb      	str	r3, [r7, #12]
    sFilterConfig.FilterMaskIdLow  = 0x0000;
 800022e:	2300      	movs	r3, #0
 8000230:	613b      	str	r3, [r7, #16]

    sFilterConfig.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8000232:	2300      	movs	r3, #0
 8000234:	617b      	str	r3, [r7, #20]
    sFilterConfig.FilterActivation = ENABLE;
 8000236:	2301      	movs	r3, #1
 8000238:	627b      	str	r3, [r7, #36]	@ 0x24
#ifdef CAN_HAS_SLAVE_START_BANK
    sFilterConfig.SlaveStartFilterBank = 14;
#endif

    st = HAL_CAN_ConfigFilter(&hcan, &sFilterConfig);
 800023a:	1d3b      	adds	r3, r7, #4
 800023c:	4619      	mov	r1, r3
 800023e:	4819      	ldr	r0, [pc, #100]	@ (80002a4 <CAN_Config_Filter+0x98>)
 8000240:	f000 fe55 	bl	8000eee <HAL_CAN_ConfigFilter>
 8000244:	4603      	mov	r3, r0
 8000246:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (st != HAL_OK) {
 800024a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800024e:	2b00      	cmp	r3, #0
 8000250:	d001      	beq.n	8000256 <CAN_Config_Filter+0x4a>
        Error_Handler();
 8000252:	f000 fb41 	bl	80008d8 <Error_Handler>
    }

    // --- Filter 1: Heartbeats group -> FIFO1 ---
    sFilterConfig.FilterBank = 1;
 8000256:	2301      	movs	r3, #1
 8000258:	61bb      	str	r3, [r7, #24]
    sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 800025a:	2300      	movs	r3, #0
 800025c:	61fb      	str	r3, [r7, #28]
    sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 800025e:	2301      	movs	r3, #1
 8000260:	623b      	str	r3, [r7, #32]
    sFilterConfig.FilterIdHigh = (uint16_t)(((0x080) << 5) & 0xFFFF);
 8000262:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000266:	607b      	str	r3, [r7, #4]
    sFilterConfig.FilterIdLow = 0x0000;
 8000268:	2300      	movs	r3, #0
 800026a:	60bb      	str	r3, [r7, #8]
    sFilterConfig.FilterMaskIdHigh = (uint16_t)(((0x7F0) << 5) & 0xFFFF);
 800026c:	f44f 437e 	mov.w	r3, #65024	@ 0xfe00
 8000270:	60fb      	str	r3, [r7, #12]
    sFilterConfig.FilterMaskIdLow = 0x0000;
 8000272:	2300      	movs	r3, #0
 8000274:	613b      	str	r3, [r7, #16]
    sFilterConfig.FilterFIFOAssignment = CAN_FILTER_FIFO1;
 8000276:	2301      	movs	r3, #1
 8000278:	617b      	str	r3, [r7, #20]
    sFilterConfig.FilterActivation = ENABLE;
 800027a:	2301      	movs	r3, #1
 800027c:	627b      	str	r3, [r7, #36]	@ 0x24

    st = HAL_CAN_ConfigFilter(&hcan, &sFilterConfig);
 800027e:	1d3b      	adds	r3, r7, #4
 8000280:	4619      	mov	r1, r3
 8000282:	4808      	ldr	r0, [pc, #32]	@ (80002a4 <CAN_Config_Filter+0x98>)
 8000284:	f000 fe33 	bl	8000eee <HAL_CAN_ConfigFilter>
 8000288:	4603      	mov	r3, r0
 800028a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (st != HAL_OK) {
 800028e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000292:	2b00      	cmp	r3, #0
 8000294:	d001      	beq.n	800029a <CAN_Config_Filter+0x8e>
        Error_Handler();
 8000296:	f000 fb1f 	bl	80008d8 <Error_Handler>
    }

}
 800029a:	bf00      	nop
 800029c:	3730      	adds	r7, #48	@ 0x30
 800029e:	46bd      	mov	sp, r7
 80002a0:	bd80      	pop	{r7, pc}
 80002a2:	bf00      	nop
 80002a4:	2000008c 	.word	0x2000008c

080002a8 <main>:
void Debug_Printf(const char *fmt, ...);
#endif
/* USER CODE END PFP */

int main(void)
{
 80002a8:	b580      	push	{r7, lr}
 80002aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  HAL_Init();
 80002ac:	f000 fc9e 	bl	8000bec <HAL_Init>
  SystemClock_Config();
 80002b0:	f000 f9f0 	bl	8000694 <SystemClock_Config>

  MX_GPIO_Init();
 80002b4:	f000 fab8 	bl	8000828 <MX_GPIO_Init>
  MX_CAN_Init();
 80002b8:	f000 fa32 	bl	8000720 <MX_CAN_Init>
  MX_TIM2_Init();
 80002bc:	f000 fa66 	bl	800078c <MX_TIM2_Init>
  MX_USART1_UART_Init();
  #endif

  /* USER CODE BEGIN 2 */

  CAN_Config_Filter();
 80002c0:	f7ff ffa4 	bl	800020c <CAN_Config_Filter>

  if (HAL_CAN_Start(&hcan) != HAL_OK) {
 80002c4:	481b      	ldr	r0, [pc, #108]	@ (8000334 <main+0x8c>)
 80002c6:	f000 fedb 	bl	8001080 <HAL_CAN_Start>
 80002ca:	4603      	mov	r3, r0
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d001      	beq.n	80002d4 <main+0x2c>
      Error_Handler();
 80002d0:	f000 fb02 	bl	80008d8 <Error_Handler>
  }

  /* Активуємо повідомлення для FIFO0 (CMD/ACK) і FIFO1 (HB/діагностика) */
    if (HAL_CAN_ActivateNotification(&hcan,
 80002d4:	2112      	movs	r1, #18
 80002d6:	4817      	ldr	r0, [pc, #92]	@ (8000334 <main+0x8c>)
 80002d8:	f000 ffe5 	bl	80012a6 <HAL_CAN_ActivateNotification>
 80002dc:	4603      	mov	r3, r0
 80002de:	2b00      	cmp	r3, #0
 80002e0:	d001      	beq.n	80002e6 <main+0x3e>
            CAN_IT_RX_FIFO0_MSG_PENDING | CAN_IT_RX_FIFO1_MSG_PENDING) != HAL_OK) {
        Error_Handler();
 80002e2:	f000 faf9 	bl	80008d8 <Error_Handler>
    }

  HAL_TIM_Base_Start_IT(&htim2);
 80002e6:	4814      	ldr	r0, [pc, #80]	@ (8000338 <main+0x90>)
 80002e8:	f001 fef4 	bl	80020d4 <HAL_TIM_Base_Start_IT>

  hb_data.node_id = NODE_ID;
 80002ec:	4b13      	ldr	r3, [pc, #76]	@ (800033c <main+0x94>)
 80002ee:	2202      	movs	r2, #2
 80002f0:	701a      	strb	r2, [r3, #0]
  hb_data.status = 0;
 80002f2:	4b12      	ldr	r3, [pc, #72]	@ (800033c <main+0x94>)
 80002f4:	2200      	movs	r2, #0
 80002f6:	705a      	strb	r2, [r3, #1]
  hb_data.uptime_s = 0;
 80002f8:	4b10      	ldr	r3, [pc, #64]	@ (800033c <main+0x94>)
 80002fa:	2200      	movs	r2, #0
 80002fc:	805a      	strh	r2, [r3, #2]

  LED_Blink_Fast(3);
 80002fe:	2003      	movs	r0, #3
 8000300:	f000 f9a0 	bl	8000644 <LED_Blink_Fast>

  while (1)
  {
    /* USER CODE BEGIN 3 */

    if (flag_1s) {
 8000304:	4b0e      	ldr	r3, [pc, #56]	@ (8000340 <main+0x98>)
 8000306:	781b      	ldrb	r3, [r3, #0]
 8000308:	b2db      	uxtb	r3, r3
 800030a:	2b00      	cmp	r3, #0
 800030c:	d0fa      	beq.n	8000304 <main+0x5c>
        flag_1s = 0;
 800030e:	4b0c      	ldr	r3, [pc, #48]	@ (8000340 <main+0x98>)
 8000310:	2200      	movs	r2, #0
 8000312:	701a      	strb	r2, [r3, #0]

        // Оновлення симуляції сенсорів
        ENV_Simulate_Update();
 8000314:	f000 f8c8 	bl	80004a8 <ENV_Simulate_Update>

        // Відправка повільної телеметрії @ 1 Hz
        CAN_Send_TLM_Slow();
 8000318:	f000 f814 	bl	8000344 <CAN_Send_TLM_Slow>

        // Відправка Heartbeat @ 1 Hz
        CAN_Send_Heartbeat();
 800031c:	f000 f86a 	bl	80003f4 <CAN_Send_Heartbeat>

        hb_data.uptime_s++;
 8000320:	4b06      	ldr	r3, [pc, #24]	@ (800033c <main+0x94>)
 8000322:	885b      	ldrh	r3, [r3, #2]
 8000324:	3301      	adds	r3, #1
 8000326:	b29a      	uxth	r2, r3
 8000328:	4b04      	ldr	r3, [pc, #16]	@ (800033c <main+0x94>)
 800032a:	805a      	strh	r2, [r3, #2]

        LED_Toggle();
 800032c:	f000 f97e 	bl	800062c <LED_Toggle>
    if (flag_1s) {
 8000330:	e7e8      	b.n	8000304 <main+0x5c>
 8000332:	bf00      	nop
 8000334:	2000008c 	.word	0x2000008c
 8000338:	200000d4 	.word	0x200000d4
 800033c:	200000bc 	.word	0x200000bc
 8000340:	200000b8 	.word	0x200000b8

08000344 <CAN_Send_TLM_Slow>:
//        Error_Handler();
//    }
//}

void CAN_Send_TLM_Slow(void)
{
 8000344:	b580      	push	{r7, lr}
 8000346:	b08a      	sub	sp, #40	@ 0x28
 8000348:	af00      	add	r7, sp, #0
    CAN_TxHeaderTypeDef txHeader;
    uint8_t txData[8];
    uint32_t txMailbox;

    txHeader.StdId = CAN_ID_TLM_SLOW;
 800034a:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 800034e:	613b      	str	r3, [r7, #16]
    txHeader.ExtId = 0;
 8000350:	2300      	movs	r3, #0
 8000352:	617b      	str	r3, [r7, #20]
    txHeader.RTR = CAN_RTR_DATA;
 8000354:	2300      	movs	r3, #0
 8000356:	61fb      	str	r3, [r7, #28]
    txHeader.IDE = CAN_ID_STD;
 8000358:	2300      	movs	r3, #0
 800035a:	61bb      	str	r3, [r7, #24]
    txHeader.DLC = 8;
 800035c:	2308      	movs	r3, #8
 800035e:	623b      	str	r3, [r7, #32]
    txHeader.TransmitGlobalTime = DISABLE;
 8000360:	2300      	movs	r3, #0
 8000362:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24

    // Пакування: T(Q9.7, 2B) | P(Q13.3, 2B) | RH(%*2, 1B) | Lux(2B) | Reserved(1B)
    txData[0] = (env_data.temperature >> 8) & 0xFF;
 8000366:	4b1f      	ldr	r3, [pc, #124]	@ (80003e4 <CAN_Send_TLM_Slow+0xa0>)
 8000368:	f9b3 3000 	ldrsh.w	r3, [r3]
 800036c:	121b      	asrs	r3, r3, #8
 800036e:	b21b      	sxth	r3, r3
 8000370:	b2db      	uxtb	r3, r3
 8000372:	723b      	strb	r3, [r7, #8]
    txData[1] = env_data.temperature & 0xFF;
 8000374:	4b1b      	ldr	r3, [pc, #108]	@ (80003e4 <CAN_Send_TLM_Slow+0xa0>)
 8000376:	f9b3 3000 	ldrsh.w	r3, [r3]
 800037a:	b2db      	uxtb	r3, r3
 800037c:	727b      	strb	r3, [r7, #9]

    txData[2] = (env_data.pressure >> 8) & 0xFF;
 800037e:	4b19      	ldr	r3, [pc, #100]	@ (80003e4 <CAN_Send_TLM_Slow+0xa0>)
 8000380:	885b      	ldrh	r3, [r3, #2]
 8000382:	0a1b      	lsrs	r3, r3, #8
 8000384:	b29b      	uxth	r3, r3
 8000386:	b2db      	uxtb	r3, r3
 8000388:	72bb      	strb	r3, [r7, #10]
    txData[3] = env_data.pressure & 0xFF;
 800038a:	4b16      	ldr	r3, [pc, #88]	@ (80003e4 <CAN_Send_TLM_Slow+0xa0>)
 800038c:	885b      	ldrh	r3, [r3, #2]
 800038e:	b2db      	uxtb	r3, r3
 8000390:	72fb      	strb	r3, [r7, #11]

    txData[4] = env_data.humidity;
 8000392:	4b14      	ldr	r3, [pc, #80]	@ (80003e4 <CAN_Send_TLM_Slow+0xa0>)
 8000394:	791b      	ldrb	r3, [r3, #4]
 8000396:	733b      	strb	r3, [r7, #12]

    txData[5] = (env_data.lux >> 8) & 0xFF;
 8000398:	4b12      	ldr	r3, [pc, #72]	@ (80003e4 <CAN_Send_TLM_Slow+0xa0>)
 800039a:	88db      	ldrh	r3, [r3, #6]
 800039c:	0a1b      	lsrs	r3, r3, #8
 800039e:	b29b      	uxth	r3, r3
 80003a0:	b2db      	uxtb	r3, r3
 80003a2:	737b      	strb	r3, [r7, #13]
    txData[6] = env_data.lux & 0xFF;
 80003a4:	4b0f      	ldr	r3, [pc, #60]	@ (80003e4 <CAN_Send_TLM_Slow+0xa0>)
 80003a6:	88db      	ldrh	r3, [r3, #6]
 80003a8:	b2db      	uxtb	r3, r3
 80003aa:	73bb      	strb	r3, [r7, #14]

    txData[7] = 0x00; // Reserved
 80003ac:	2300      	movs	r3, #0
 80003ae:	73fb      	strb	r3, [r7, #15]

    if (HAL_CAN_AddTxMessage(&hcan, &txHeader, txData, &txMailbox) == HAL_OK) {
 80003b0:	1d3b      	adds	r3, r7, #4
 80003b2:	f107 0208 	add.w	r2, r7, #8
 80003b6:	f107 0110 	add.w	r1, r7, #16
 80003ba:	480b      	ldr	r0, [pc, #44]	@ (80003e8 <CAN_Send_TLM_Slow+0xa4>)
 80003bc:	f000 fea4 	bl	8001108 <HAL_CAN_AddTxMessage>
 80003c0:	4603      	mov	r3, r0
 80003c2:	2b00      	cmp	r3, #0
 80003c4:	d105      	bne.n	80003d2 <CAN_Send_TLM_Slow+0x8e>
        can_tx_count++;
 80003c6:	4b09      	ldr	r3, [pc, #36]	@ (80003ec <CAN_Send_TLM_Slow+0xa8>)
 80003c8:	681b      	ldr	r3, [r3, #0]
 80003ca:	3301      	adds	r3, #1
 80003cc:	4a07      	ldr	r2, [pc, #28]	@ (80003ec <CAN_Send_TLM_Slow+0xa8>)
 80003ce:	6013      	str	r3, [r2, #0]
    } else {
        can_errors++;
    }
}
 80003d0:	e004      	b.n	80003dc <CAN_Send_TLM_Slow+0x98>
        can_errors++;
 80003d2:	4b07      	ldr	r3, [pc, #28]	@ (80003f0 <CAN_Send_TLM_Slow+0xac>)
 80003d4:	681b      	ldr	r3, [r3, #0]
 80003d6:	3301      	adds	r3, #1
 80003d8:	4a05      	ldr	r2, [pc, #20]	@ (80003f0 <CAN_Send_TLM_Slow+0xac>)
 80003da:	6013      	str	r3, [r2, #0]
}
 80003dc:	bf00      	nop
 80003de:	3728      	adds	r7, #40	@ 0x28
 80003e0:	46bd      	mov	sp, r7
 80003e2:	bd80      	pop	{r7, pc}
 80003e4:	20000000 	.word	0x20000000
 80003e8:	2000008c 	.word	0x2000008c
 80003ec:	200000c4 	.word	0x200000c4
 80003f0:	200000cc 	.word	0x200000cc

080003f4 <CAN_Send_Heartbeat>:

void CAN_Send_Heartbeat(void)
{
 80003f4:	b580      	push	{r7, lr}
 80003f6:	b08a      	sub	sp, #40	@ 0x28
 80003f8:	af00      	add	r7, sp, #0
    CAN_TxHeaderTypeDef txHeader;
    uint8_t txData[8];
    uint32_t txMailbox;

    txHeader.StdId = CAN_ID_HEARTBEAT + NODE_ID;
 80003fa:	2382      	movs	r3, #130	@ 0x82
 80003fc:	613b      	str	r3, [r7, #16]
    txHeader.ExtId = 0;
 80003fe:	2300      	movs	r3, #0
 8000400:	617b      	str	r3, [r7, #20]
    txHeader.RTR = CAN_RTR_DATA;
 8000402:	2300      	movs	r3, #0
 8000404:	61fb      	str	r3, [r7, #28]
    txHeader.IDE = CAN_ID_STD;
 8000406:	2300      	movs	r3, #0
 8000408:	61bb      	str	r3, [r7, #24]
    txHeader.DLC = 8;
 800040a:	2308      	movs	r3, #8
 800040c:	623b      	str	r3, [r7, #32]
    txHeader.TransmitGlobalTime = DISABLE;
 800040e:	2300      	movs	r3, #0
 8000410:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24

    hb_data.can_tx_count = (uint16_t)can_tx_count;
 8000414:	4b20      	ldr	r3, [pc, #128]	@ (8000498 <CAN_Send_Heartbeat+0xa4>)
 8000416:	681b      	ldr	r3, [r3, #0]
 8000418:	b29a      	uxth	r2, r3
 800041a:	4b20      	ldr	r3, [pc, #128]	@ (800049c <CAN_Send_Heartbeat+0xa8>)
 800041c:	809a      	strh	r2, [r3, #4]
    hb_data.can_rx_count = (uint16_t)can_rx_count;
 800041e:	4b20      	ldr	r3, [pc, #128]	@ (80004a0 <CAN_Send_Heartbeat+0xac>)
 8000420:	681b      	ldr	r3, [r3, #0]
 8000422:	b29a      	uxth	r2, r3
 8000424:	4b1d      	ldr	r3, [pc, #116]	@ (800049c <CAN_Send_Heartbeat+0xa8>)
 8000426:	80da      	strh	r2, [r3, #6]

    txData[0] = hb_data.node_id;
 8000428:	4b1c      	ldr	r3, [pc, #112]	@ (800049c <CAN_Send_Heartbeat+0xa8>)
 800042a:	781b      	ldrb	r3, [r3, #0]
 800042c:	723b      	strb	r3, [r7, #8]
    txData[1] = hb_data.status;
 800042e:	4b1b      	ldr	r3, [pc, #108]	@ (800049c <CAN_Send_Heartbeat+0xa8>)
 8000430:	785b      	ldrb	r3, [r3, #1]
 8000432:	727b      	strb	r3, [r7, #9]
    txData[2] = (hb_data.uptime_s >> 8) & 0xFF;
 8000434:	4b19      	ldr	r3, [pc, #100]	@ (800049c <CAN_Send_Heartbeat+0xa8>)
 8000436:	885b      	ldrh	r3, [r3, #2]
 8000438:	0a1b      	lsrs	r3, r3, #8
 800043a:	b29b      	uxth	r3, r3
 800043c:	b2db      	uxtb	r3, r3
 800043e:	72bb      	strb	r3, [r7, #10]
    txData[3] = hb_data.uptime_s & 0xFF;
 8000440:	4b16      	ldr	r3, [pc, #88]	@ (800049c <CAN_Send_Heartbeat+0xa8>)
 8000442:	885b      	ldrh	r3, [r3, #2]
 8000444:	b2db      	uxtb	r3, r3
 8000446:	72fb      	strb	r3, [r7, #11]
    txData[4] = (hb_data.can_tx_count >> 8) & 0xFF;
 8000448:	4b14      	ldr	r3, [pc, #80]	@ (800049c <CAN_Send_Heartbeat+0xa8>)
 800044a:	889b      	ldrh	r3, [r3, #4]
 800044c:	0a1b      	lsrs	r3, r3, #8
 800044e:	b29b      	uxth	r3, r3
 8000450:	b2db      	uxtb	r3, r3
 8000452:	733b      	strb	r3, [r7, #12]
    txData[5] = hb_data.can_tx_count & 0xFF;
 8000454:	4b11      	ldr	r3, [pc, #68]	@ (800049c <CAN_Send_Heartbeat+0xa8>)
 8000456:	889b      	ldrh	r3, [r3, #4]
 8000458:	b2db      	uxtb	r3, r3
 800045a:	737b      	strb	r3, [r7, #13]
    txData[6] = (hb_data.can_rx_count >> 8) & 0xFF;
 800045c:	4b0f      	ldr	r3, [pc, #60]	@ (800049c <CAN_Send_Heartbeat+0xa8>)
 800045e:	88db      	ldrh	r3, [r3, #6]
 8000460:	0a1b      	lsrs	r3, r3, #8
 8000462:	b29b      	uxth	r3, r3
 8000464:	b2db      	uxtb	r3, r3
 8000466:	73bb      	strb	r3, [r7, #14]
    txData[7] = hb_data.can_rx_count & 0xFF;
 8000468:	4b0c      	ldr	r3, [pc, #48]	@ (800049c <CAN_Send_Heartbeat+0xa8>)
 800046a:	88db      	ldrh	r3, [r3, #6]
 800046c:	b2db      	uxtb	r3, r3
 800046e:	73fb      	strb	r3, [r7, #15]

    if (HAL_CAN_AddTxMessage(&hcan, &txHeader, txData, &txMailbox) == HAL_OK) {
 8000470:	1d3b      	adds	r3, r7, #4
 8000472:	f107 0208 	add.w	r2, r7, #8
 8000476:	f107 0110 	add.w	r1, r7, #16
 800047a:	480a      	ldr	r0, [pc, #40]	@ (80004a4 <CAN_Send_Heartbeat+0xb0>)
 800047c:	f000 fe44 	bl	8001108 <HAL_CAN_AddTxMessage>
 8000480:	4603      	mov	r3, r0
 8000482:	2b00      	cmp	r3, #0
 8000484:	d104      	bne.n	8000490 <CAN_Send_Heartbeat+0x9c>
        can_tx_count++;
 8000486:	4b04      	ldr	r3, [pc, #16]	@ (8000498 <CAN_Send_Heartbeat+0xa4>)
 8000488:	681b      	ldr	r3, [r3, #0]
 800048a:	3301      	adds	r3, #1
 800048c:	4a02      	ldr	r2, [pc, #8]	@ (8000498 <CAN_Send_Heartbeat+0xa4>)
 800048e:	6013      	str	r3, [r2, #0]
    }
}
 8000490:	bf00      	nop
 8000492:	3728      	adds	r7, #40	@ 0x28
 8000494:	46bd      	mov	sp, r7
 8000496:	bd80      	pop	{r7, pc}
 8000498:	200000c4 	.word	0x200000c4
 800049c:	200000bc 	.word	0x200000bc
 80004a0:	200000c8 	.word	0x200000c8
 80004a4:	2000008c 	.word	0x2000008c

080004a8 <ENV_Simulate_Update>:
    }
    return crc;
}

void ENV_Simulate_Update(void)
{
 80004a8:	b580      	push	{r7, lr}
 80004aa:	b082      	sub	sp, #8
 80004ac:	af00      	add	r7, sp, #0
    // Симуляція зміни температури ±0.5°C
    env_data.temperature += (rand() % 128 - 64);
 80004ae:	f002 f9b3 	bl	8002818 <rand>
 80004b2:	4603      	mov	r3, r0
 80004b4:	425a      	negs	r2, r3
 80004b6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80004ba:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80004be:	bf58      	it	pl
 80004c0:	4253      	negpl	r3, r2
 80004c2:	f1a3 0140 	sub.w	r1, r3, #64	@ 0x40
 80004c6:	4b49      	ldr	r3, [pc, #292]	@ (80005ec <ENV_Simulate_Update+0x144>)
 80004c8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80004cc:	b29a      	uxth	r2, r3
 80004ce:	b28b      	uxth	r3, r1
 80004d0:	4413      	add	r3, r2
 80004d2:	b29b      	uxth	r3, r3
 80004d4:	b21a      	sxth	r2, r3
 80004d6:	4b45      	ldr	r3, [pc, #276]	@ (80005ec <ENV_Simulate_Update+0x144>)
 80004d8:	801a      	strh	r2, [r3, #0]
    if (env_data.temperature < 0) env_data.temperature = 0;
 80004da:	4b44      	ldr	r3, [pc, #272]	@ (80005ec <ENV_Simulate_Update+0x144>)
 80004dc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80004e0:	2b00      	cmp	r3, #0
 80004e2:	da02      	bge.n	80004ea <ENV_Simulate_Update+0x42>
 80004e4:	4b41      	ldr	r3, [pc, #260]	@ (80005ec <ENV_Simulate_Update+0x144>)
 80004e6:	2200      	movs	r2, #0
 80004e8:	801a      	strh	r2, [r3, #0]
    if (env_data.temperature > 50*128) env_data.temperature = 50*128;
 80004ea:	4b40      	ldr	r3, [pc, #256]	@ (80005ec <ENV_Simulate_Update+0x144>)
 80004ec:	f9b3 3000 	ldrsh.w	r3, [r3]
 80004f0:	f5b3 5fc8 	cmp.w	r3, #6400	@ 0x1900
 80004f4:	dd03      	ble.n	80004fe <ENV_Simulate_Update+0x56>
 80004f6:	4b3d      	ldr	r3, [pc, #244]	@ (80005ec <ENV_Simulate_Update+0x144>)
 80004f8:	f44f 52c8 	mov.w	r2, #6400	@ 0x1900
 80004fc:	801a      	strh	r2, [r3, #0]

    // Симуляція тиску ±5 hPa
    int16_t pressure_delta = (rand() % 80 - 40);
 80004fe:	f002 f98b 	bl	8002818 <rand>
 8000502:	4602      	mov	r2, r0
 8000504:	4b3a      	ldr	r3, [pc, #232]	@ (80005f0 <ENV_Simulate_Update+0x148>)
 8000506:	fb83 1302 	smull	r1, r3, r3, r2
 800050a:	1159      	asrs	r1, r3, #5
 800050c:	17d3      	asrs	r3, r2, #31
 800050e:	1ac9      	subs	r1, r1, r3
 8000510:	460b      	mov	r3, r1
 8000512:	009b      	lsls	r3, r3, #2
 8000514:	440b      	add	r3, r1
 8000516:	011b      	lsls	r3, r3, #4
 8000518:	1ad1      	subs	r1, r2, r3
 800051a:	b28b      	uxth	r3, r1
 800051c:	3b28      	subs	r3, #40	@ 0x28
 800051e:	b29b      	uxth	r3, r3
 8000520:	80fb      	strh	r3, [r7, #6]
    env_data.pressure += pressure_delta;
 8000522:	4b32      	ldr	r3, [pc, #200]	@ (80005ec <ENV_Simulate_Update+0x144>)
 8000524:	885a      	ldrh	r2, [r3, #2]
 8000526:	88fb      	ldrh	r3, [r7, #6]
 8000528:	4413      	add	r3, r2
 800052a:	b29a      	uxth	r2, r3
 800052c:	4b2f      	ldr	r3, [pc, #188]	@ (80005ec <ENV_Simulate_Update+0x144>)
 800052e:	805a      	strh	r2, [r3, #2]
    if (env_data.pressure < 950*8) env_data.pressure = 950*8;
 8000530:	4b2e      	ldr	r3, [pc, #184]	@ (80005ec <ENV_Simulate_Update+0x144>)
 8000532:	885b      	ldrh	r3, [r3, #2]
 8000534:	f641 52af 	movw	r2, #7599	@ 0x1daf
 8000538:	4293      	cmp	r3, r2
 800053a:	d803      	bhi.n	8000544 <ENV_Simulate_Update+0x9c>
 800053c:	4b2b      	ldr	r3, [pc, #172]	@ (80005ec <ENV_Simulate_Update+0x144>)
 800053e:	f641 52b0 	movw	r2, #7600	@ 0x1db0
 8000542:	805a      	strh	r2, [r3, #2]
    if (env_data.pressure > 1050*8) env_data.pressure = 1050*8;
 8000544:	4b29      	ldr	r3, [pc, #164]	@ (80005ec <ENV_Simulate_Update+0x144>)
 8000546:	885b      	ldrh	r3, [r3, #2]
 8000548:	f242 02d0 	movw	r2, #8400	@ 0x20d0
 800054c:	4293      	cmp	r3, r2
 800054e:	d903      	bls.n	8000558 <ENV_Simulate_Update+0xb0>
 8000550:	4b26      	ldr	r3, [pc, #152]	@ (80005ec <ENV_Simulate_Update+0x144>)
 8000552:	f242 02d0 	movw	r2, #8400	@ 0x20d0
 8000556:	805a      	strh	r2, [r3, #2]

    // Симуляція вологості ±2%
    int8_t hum_delta = (rand() % 8 - 4);
 8000558:	f002 f95e 	bl	8002818 <rand>
 800055c:	4603      	mov	r3, r0
 800055e:	425a      	negs	r2, r3
 8000560:	f003 0307 	and.w	r3, r3, #7
 8000564:	f002 0207 	and.w	r2, r2, #7
 8000568:	bf58      	it	pl
 800056a:	4253      	negpl	r3, r2
 800056c:	b2db      	uxtb	r3, r3
 800056e:	3b04      	subs	r3, #4
 8000570:	b2db      	uxtb	r3, r3
 8000572:	717b      	strb	r3, [r7, #5]
    env_data.humidity += hum_delta;
 8000574:	4b1d      	ldr	r3, [pc, #116]	@ (80005ec <ENV_Simulate_Update+0x144>)
 8000576:	791a      	ldrb	r2, [r3, #4]
 8000578:	797b      	ldrb	r3, [r7, #5]
 800057a:	4413      	add	r3, r2
 800057c:	b2da      	uxtb	r2, r3
 800057e:	4b1b      	ldr	r3, [pc, #108]	@ (80005ec <ENV_Simulate_Update+0x144>)
 8000580:	711a      	strb	r2, [r3, #4]
    if (env_data.humidity < 20*2) env_data.humidity = 20*2;
 8000582:	4b1a      	ldr	r3, [pc, #104]	@ (80005ec <ENV_Simulate_Update+0x144>)
 8000584:	791b      	ldrb	r3, [r3, #4]
 8000586:	2b27      	cmp	r3, #39	@ 0x27
 8000588:	d802      	bhi.n	8000590 <ENV_Simulate_Update+0xe8>
 800058a:	4b18      	ldr	r3, [pc, #96]	@ (80005ec <ENV_Simulate_Update+0x144>)
 800058c:	2228      	movs	r2, #40	@ 0x28
 800058e:	711a      	strb	r2, [r3, #4]
    if (env_data.humidity > 90*2) env_data.humidity = 90*2;
 8000590:	4b16      	ldr	r3, [pc, #88]	@ (80005ec <ENV_Simulate_Update+0x144>)
 8000592:	791b      	ldrb	r3, [r3, #4]
 8000594:	2bb4      	cmp	r3, #180	@ 0xb4
 8000596:	d902      	bls.n	800059e <ENV_Simulate_Update+0xf6>
 8000598:	4b14      	ldr	r3, [pc, #80]	@ (80005ec <ENV_Simulate_Update+0x144>)
 800059a:	22b4      	movs	r2, #180	@ 0xb4
 800059c:	711a      	strb	r2, [r3, #4]

    // Симуляція освітленості ±50 Lux
    int16_t lux_delta = (rand() % 100 - 50);
 800059e:	f002 f93b 	bl	8002818 <rand>
 80005a2:	4603      	mov	r3, r0
 80005a4:	4a13      	ldr	r2, [pc, #76]	@ (80005f4 <ENV_Simulate_Update+0x14c>)
 80005a6:	fb82 1203 	smull	r1, r2, r2, r3
 80005aa:	1151      	asrs	r1, r2, #5
 80005ac:	17da      	asrs	r2, r3, #31
 80005ae:	1a8a      	subs	r2, r1, r2
 80005b0:	2164      	movs	r1, #100	@ 0x64
 80005b2:	fb01 f202 	mul.w	r2, r1, r2
 80005b6:	1a9a      	subs	r2, r3, r2
 80005b8:	b293      	uxth	r3, r2
 80005ba:	3b32      	subs	r3, #50	@ 0x32
 80005bc:	b29b      	uxth	r3, r3
 80005be:	807b      	strh	r3, [r7, #2]
    env_data.lux += lux_delta;
 80005c0:	4b0a      	ldr	r3, [pc, #40]	@ (80005ec <ENV_Simulate_Update+0x144>)
 80005c2:	88da      	ldrh	r2, [r3, #6]
 80005c4:	887b      	ldrh	r3, [r7, #2]
 80005c6:	4413      	add	r3, r2
 80005c8:	b29a      	uxth	r2, r3
 80005ca:	4b08      	ldr	r3, [pc, #32]	@ (80005ec <ENV_Simulate_Update+0x144>)
 80005cc:	80da      	strh	r2, [r3, #6]
    if (env_data.lux < 0) env_data.lux = 0;
    if (env_data.lux > 10000) env_data.lux = 10000;
 80005ce:	4b07      	ldr	r3, [pc, #28]	@ (80005ec <ENV_Simulate_Update+0x144>)
 80005d0:	88db      	ldrh	r3, [r3, #6]
 80005d2:	f242 7210 	movw	r2, #10000	@ 0x2710
 80005d6:	4293      	cmp	r3, r2
 80005d8:	d903      	bls.n	80005e2 <ENV_Simulate_Update+0x13a>
 80005da:	4b04      	ldr	r3, [pc, #16]	@ (80005ec <ENV_Simulate_Update+0x144>)
 80005dc:	f242 7210 	movw	r2, #10000	@ 0x2710
 80005e0:	80da      	strh	r2, [r3, #6]
}
 80005e2:	bf00      	nop
 80005e4:	3708      	adds	r7, #8
 80005e6:	46bd      	mov	sp, r7
 80005e8:	bd80      	pop	{r7, pc}
 80005ea:	bf00      	nop
 80005ec:	20000000 	.word	0x20000000
 80005f0:	66666667 	.word	0x66666667
 80005f4:	51eb851f 	.word	0x51eb851f

080005f8 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80005f8:	b480      	push	{r7}
 80005fa:	b083      	sub	sp, #12
 80005fc:	af00      	add	r7, sp, #0
 80005fe:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM2) {
 8000600:	687b      	ldr	r3, [r7, #4]
 8000602:	681b      	ldr	r3, [r3, #0]
 8000604:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000608:	d107      	bne.n	800061a <HAL_TIM_PeriodElapsedCallback+0x22>
        tick_counter++;
 800060a:	4b06      	ldr	r3, [pc, #24]	@ (8000624 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 800060c:	681b      	ldr	r3, [r3, #0]
 800060e:	3301      	adds	r3, #1
 8000610:	4a04      	ldr	r2, [pc, #16]	@ (8000624 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8000612:	6013      	str	r3, [r2, #0]
        flag_1s = 1; // 1 Hz
 8000614:	4b04      	ldr	r3, [pc, #16]	@ (8000628 <HAL_TIM_PeriodElapsedCallback+0x30>)
 8000616:	2201      	movs	r2, #1
 8000618:	701a      	strb	r2, [r3, #0]
    }
}
 800061a:	bf00      	nop
 800061c:	370c      	adds	r7, #12
 800061e:	46bd      	mov	sp, r7
 8000620:	bc80      	pop	{r7}
 8000622:	4770      	bx	lr
 8000624:	200000b4 	.word	0x200000b4
 8000628:	200000b8 	.word	0x200000b8

0800062c <LED_Toggle>:

void LED_Toggle(void)
{
 800062c:	b580      	push	{r7, lr}
 800062e:	af00      	add	r7, sp, #0
    HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8000630:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000634:	4802      	ldr	r0, [pc, #8]	@ (8000640 <LED_Toggle+0x14>)
 8000636:	f001 f905 	bl	8001844 <HAL_GPIO_TogglePin>
}
 800063a:	bf00      	nop
 800063c:	bd80      	pop	{r7, pc}
 800063e:	bf00      	nop
 8000640:	40011000 	.word	0x40011000

08000644 <LED_Blink_Fast>:

void LED_Blink_Fast(uint8_t count)
{
 8000644:	b580      	push	{r7, lr}
 8000646:	b084      	sub	sp, #16
 8000648:	af00      	add	r7, sp, #0
 800064a:	4603      	mov	r3, r0
 800064c:	71fb      	strb	r3, [r7, #7]
    for (uint8_t i = 0; i < count; i++) {
 800064e:	2300      	movs	r3, #0
 8000650:	73fb      	strb	r3, [r7, #15]
 8000652:	e014      	b.n	800067e <LED_Blink_Fast+0x3a>
        HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8000654:	2200      	movs	r2, #0
 8000656:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800065a:	480d      	ldr	r0, [pc, #52]	@ (8000690 <LED_Blink_Fast+0x4c>)
 800065c:	f001 f8da 	bl	8001814 <HAL_GPIO_WritePin>
        HAL_Delay(50);
 8000660:	2032      	movs	r0, #50	@ 0x32
 8000662:	f000 fb25 	bl	8000cb0 <HAL_Delay>
        HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 8000666:	2201      	movs	r2, #1
 8000668:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800066c:	4808      	ldr	r0, [pc, #32]	@ (8000690 <LED_Blink_Fast+0x4c>)
 800066e:	f001 f8d1 	bl	8001814 <HAL_GPIO_WritePin>
        HAL_Delay(50);
 8000672:	2032      	movs	r0, #50	@ 0x32
 8000674:	f000 fb1c 	bl	8000cb0 <HAL_Delay>
    for (uint8_t i = 0; i < count; i++) {
 8000678:	7bfb      	ldrb	r3, [r7, #15]
 800067a:	3301      	adds	r3, #1
 800067c:	73fb      	strb	r3, [r7, #15]
 800067e:	7bfa      	ldrb	r2, [r7, #15]
 8000680:	79fb      	ldrb	r3, [r7, #7]
 8000682:	429a      	cmp	r2, r3
 8000684:	d3e6      	bcc.n	8000654 <LED_Blink_Fast+0x10>
    }
}
 8000686:	bf00      	nop
 8000688:	bf00      	nop
 800068a:	3710      	adds	r7, #16
 800068c:	46bd      	mov	sp, r7
 800068e:	bd80      	pop	{r7, pc}
 8000690:	40011000 	.word	0x40011000

08000694 <SystemClock_Config>:
}

/* USER CODE END 4 */

void SystemClock_Config(void)
{
 8000694:	b580      	push	{r7, lr}
 8000696:	b090      	sub	sp, #64	@ 0x40
 8000698:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800069a:	f107 0318 	add.w	r3, r7, #24
 800069e:	2228      	movs	r2, #40	@ 0x28
 80006a0:	2100      	movs	r1, #0
 80006a2:	4618      	mov	r0, r3
 80006a4:	f002 f9fb 	bl	8002a9e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006a8:	1d3b      	adds	r3, r7, #4
 80006aa:	2200      	movs	r2, #0
 80006ac:	601a      	str	r2, [r3, #0]
 80006ae:	605a      	str	r2, [r3, #4]
 80006b0:	609a      	str	r2, [r3, #8]
 80006b2:	60da      	str	r2, [r3, #12]
 80006b4:	611a      	str	r2, [r3, #16]

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80006b6:	2301      	movs	r3, #1
 80006b8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80006ba:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80006be:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80006c0:	2300      	movs	r3, #0
 80006c2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006c4:	2301      	movs	r3, #1
 80006c6:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006c8:	2302      	movs	r3, #2
 80006ca:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80006cc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80006d0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80006d2:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 80006d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006d8:	f107 0318 	add.w	r3, r7, #24
 80006dc:	4618      	mov	r0, r3
 80006de:	f001 f8cb 	bl	8001878 <HAL_RCC_OscConfig>
 80006e2:	4603      	mov	r3, r0
 80006e4:	2b00      	cmp	r3, #0
 80006e6:	d001      	beq.n	80006ec <SystemClock_Config+0x58>
  {
    Error_Handler();
 80006e8:	f000 f8f6 	bl	80008d8 <Error_Handler>
  }

  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006ec:	230f      	movs	r3, #15
 80006ee:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006f0:	2302      	movs	r3, #2
 80006f2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006f4:	2300      	movs	r3, #0
 80006f6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80006f8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80006fc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006fe:	2300      	movs	r3, #0
 8000700:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000702:	1d3b      	adds	r3, r7, #4
 8000704:	2102      	movs	r1, #2
 8000706:	4618      	mov	r0, r3
 8000708:	f001 fb38 	bl	8001d7c <HAL_RCC_ClockConfig>
 800070c:	4603      	mov	r3, r0
 800070e:	2b00      	cmp	r3, #0
 8000710:	d001      	beq.n	8000716 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000712:	f000 f8e1 	bl	80008d8 <Error_Handler>
  }
}
 8000716:	bf00      	nop
 8000718:	3740      	adds	r7, #64	@ 0x40
 800071a:	46bd      	mov	sp, r7
 800071c:	bd80      	pop	{r7, pc}
	...

08000720 <MX_CAN_Init>:

static void MX_CAN_Init(void)
{
 8000720:	b580      	push	{r7, lr}
 8000722:	af00      	add	r7, sp, #0
  hcan.Instance = CAN1;
 8000724:	4b17      	ldr	r3, [pc, #92]	@ (8000784 <MX_CAN_Init+0x64>)
 8000726:	4a18      	ldr	r2, [pc, #96]	@ (8000788 <MX_CAN_Init+0x68>)
 8000728:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 9;
 800072a:	4b16      	ldr	r3, [pc, #88]	@ (8000784 <MX_CAN_Init+0x64>)
 800072c:	2209      	movs	r2, #9
 800072e:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8000730:	4b14      	ldr	r3, [pc, #80]	@ (8000784 <MX_CAN_Init+0x64>)
 8000732:	2200      	movs	r2, #0
 8000734:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000736:	4b13      	ldr	r3, [pc, #76]	@ (8000784 <MX_CAN_Init+0x64>)
 8000738:	2200      	movs	r2, #0
 800073a:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_6TQ;
 800073c:	4b11      	ldr	r3, [pc, #68]	@ (8000784 <MX_CAN_Init+0x64>)
 800073e:	f44f 22a0 	mov.w	r2, #327680	@ 0x50000
 8000742:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_1TQ;
 8000744:	4b0f      	ldr	r3, [pc, #60]	@ (8000784 <MX_CAN_Init+0x64>)
 8000746:	2200      	movs	r2, #0
 8000748:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 800074a:	4b0e      	ldr	r3, [pc, #56]	@ (8000784 <MX_CAN_Init+0x64>)
 800074c:	2200      	movs	r2, #0
 800074e:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = ENABLE;
 8000750:	4b0c      	ldr	r3, [pc, #48]	@ (8000784 <MX_CAN_Init+0x64>)
 8000752:	2201      	movs	r2, #1
 8000754:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = ENABLE;
 8000756:	4b0b      	ldr	r3, [pc, #44]	@ (8000784 <MX_CAN_Init+0x64>)
 8000758:	2201      	movs	r2, #1
 800075a:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = ENABLE;
 800075c:	4b09      	ldr	r3, [pc, #36]	@ (8000784 <MX_CAN_Init+0x64>)
 800075e:	2201      	movs	r2, #1
 8000760:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 8000762:	4b08      	ldr	r3, [pc, #32]	@ (8000784 <MX_CAN_Init+0x64>)
 8000764:	2200      	movs	r2, #0
 8000766:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 8000768:	4b06      	ldr	r3, [pc, #24]	@ (8000784 <MX_CAN_Init+0x64>)
 800076a:	2200      	movs	r2, #0
 800076c:	775a      	strb	r2, [r3, #29]

  if (HAL_CAN_Init(&hcan) != HAL_OK)
 800076e:	4805      	ldr	r0, [pc, #20]	@ (8000784 <MX_CAN_Init+0x64>)
 8000770:	f000 fac2 	bl	8000cf8 <HAL_CAN_Init>
 8000774:	4603      	mov	r3, r0
 8000776:	2b00      	cmp	r3, #0
 8000778:	d001      	beq.n	800077e <MX_CAN_Init+0x5e>
  {
    Error_Handler();
 800077a:	f000 f8ad 	bl	80008d8 <Error_Handler>
  }
}
 800077e:	bf00      	nop
 8000780:	bd80      	pop	{r7, pc}
 8000782:	bf00      	nop
 8000784:	2000008c 	.word	0x2000008c
 8000788:	40006400 	.word	0x40006400

0800078c <MX_TIM2_Init>:

static void MX_TIM2_Init(void)
{
 800078c:	b580      	push	{r7, lr}
 800078e:	b086      	sub	sp, #24
 8000790:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000792:	f107 0308 	add.w	r3, r7, #8
 8000796:	2200      	movs	r2, #0
 8000798:	601a      	str	r2, [r3, #0]
 800079a:	605a      	str	r2, [r3, #4]
 800079c:	609a      	str	r2, [r3, #8]
 800079e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80007a0:	463b      	mov	r3, r7
 80007a2:	2200      	movs	r2, #0
 80007a4:	601a      	str	r2, [r3, #0]
 80007a6:	605a      	str	r2, [r3, #4]

  htim2.Instance = TIM2;
 80007a8:	4b1e      	ldr	r3, [pc, #120]	@ (8000824 <MX_TIM2_Init+0x98>)
 80007aa:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80007ae:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7199;
 80007b0:	4b1c      	ldr	r3, [pc, #112]	@ (8000824 <MX_TIM2_Init+0x98>)
 80007b2:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 80007b6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80007b8:	4b1a      	ldr	r3, [pc, #104]	@ (8000824 <MX_TIM2_Init+0x98>)
 80007ba:	2200      	movs	r2, #0
 80007bc:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9999;  // 1 Hz (1 second)
 80007be:	4b19      	ldr	r3, [pc, #100]	@ (8000824 <MX_TIM2_Init+0x98>)
 80007c0:	f242 720f 	movw	r2, #9999	@ 0x270f
 80007c4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80007c6:	4b17      	ldr	r3, [pc, #92]	@ (8000824 <MX_TIM2_Init+0x98>)
 80007c8:	2200      	movs	r2, #0
 80007ca:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80007cc:	4b15      	ldr	r3, [pc, #84]	@ (8000824 <MX_TIM2_Init+0x98>)
 80007ce:	2280      	movs	r2, #128	@ 0x80
 80007d0:	619a      	str	r2, [r3, #24]

  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80007d2:	4814      	ldr	r0, [pc, #80]	@ (8000824 <MX_TIM2_Init+0x98>)
 80007d4:	f001 fc2e 	bl	8002034 <HAL_TIM_Base_Init>
 80007d8:	4603      	mov	r3, r0
 80007da:	2b00      	cmp	r3, #0
 80007dc:	d001      	beq.n	80007e2 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 80007de:	f000 f87b 	bl	80008d8 <Error_Handler>
  }

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80007e2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80007e6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80007e8:	f107 0308 	add.w	r3, r7, #8
 80007ec:	4619      	mov	r1, r3
 80007ee:	480d      	ldr	r0, [pc, #52]	@ (8000824 <MX_TIM2_Init+0x98>)
 80007f0:	f001 fdb2 	bl	8002358 <HAL_TIM_ConfigClockSource>
 80007f4:	4603      	mov	r3, r0
 80007f6:	2b00      	cmp	r3, #0
 80007f8:	d001      	beq.n	80007fe <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 80007fa:	f000 f86d 	bl	80008d8 <Error_Handler>
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80007fe:	2300      	movs	r3, #0
 8000800:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000802:	2300      	movs	r3, #0
 8000804:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000806:	463b      	mov	r3, r7
 8000808:	4619      	mov	r1, r3
 800080a:	4806      	ldr	r0, [pc, #24]	@ (8000824 <MX_TIM2_Init+0x98>)
 800080c:	f001 ff94 	bl	8002738 <HAL_TIMEx_MasterConfigSynchronization>
 8000810:	4603      	mov	r3, r0
 8000812:	2b00      	cmp	r3, #0
 8000814:	d001      	beq.n	800081a <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8000816:	f000 f85f 	bl	80008d8 <Error_Handler>
  }
}
 800081a:	bf00      	nop
 800081c:	3718      	adds	r7, #24
 800081e:	46bd      	mov	sp, r7
 8000820:	bd80      	pop	{r7, pc}
 8000822:	bf00      	nop
 8000824:	200000d4 	.word	0x200000d4

08000828 <MX_GPIO_Init>:

static void MX_GPIO_Init(void)
{
 8000828:	b580      	push	{r7, lr}
 800082a:	b088      	sub	sp, #32
 800082c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800082e:	f107 0310 	add.w	r3, r7, #16
 8000832:	2200      	movs	r2, #0
 8000834:	601a      	str	r2, [r3, #0]
 8000836:	605a      	str	r2, [r3, #4]
 8000838:	609a      	str	r2, [r3, #8]
 800083a:	60da      	str	r2, [r3, #12]

  __HAL_RCC_GPIOC_CLK_ENABLE();
 800083c:	4b24      	ldr	r3, [pc, #144]	@ (80008d0 <MX_GPIO_Init+0xa8>)
 800083e:	699b      	ldr	r3, [r3, #24]
 8000840:	4a23      	ldr	r2, [pc, #140]	@ (80008d0 <MX_GPIO_Init+0xa8>)
 8000842:	f043 0310 	orr.w	r3, r3, #16
 8000846:	6193      	str	r3, [r2, #24]
 8000848:	4b21      	ldr	r3, [pc, #132]	@ (80008d0 <MX_GPIO_Init+0xa8>)
 800084a:	699b      	ldr	r3, [r3, #24]
 800084c:	f003 0310 	and.w	r3, r3, #16
 8000850:	60fb      	str	r3, [r7, #12]
 8000852:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000854:	4b1e      	ldr	r3, [pc, #120]	@ (80008d0 <MX_GPIO_Init+0xa8>)
 8000856:	699b      	ldr	r3, [r3, #24]
 8000858:	4a1d      	ldr	r2, [pc, #116]	@ (80008d0 <MX_GPIO_Init+0xa8>)
 800085a:	f043 0320 	orr.w	r3, r3, #32
 800085e:	6193      	str	r3, [r2, #24]
 8000860:	4b1b      	ldr	r3, [pc, #108]	@ (80008d0 <MX_GPIO_Init+0xa8>)
 8000862:	699b      	ldr	r3, [r3, #24]
 8000864:	f003 0320 	and.w	r3, r3, #32
 8000868:	60bb      	str	r3, [r7, #8]
 800086a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800086c:	4b18      	ldr	r3, [pc, #96]	@ (80008d0 <MX_GPIO_Init+0xa8>)
 800086e:	699b      	ldr	r3, [r3, #24]
 8000870:	4a17      	ldr	r2, [pc, #92]	@ (80008d0 <MX_GPIO_Init+0xa8>)
 8000872:	f043 0304 	orr.w	r3, r3, #4
 8000876:	6193      	str	r3, [r2, #24]
 8000878:	4b15      	ldr	r3, [pc, #84]	@ (80008d0 <MX_GPIO_Init+0xa8>)
 800087a:	699b      	ldr	r3, [r3, #24]
 800087c:	f003 0304 	and.w	r3, r3, #4
 8000880:	607b      	str	r3, [r7, #4]
 8000882:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000884:	4b12      	ldr	r3, [pc, #72]	@ (80008d0 <MX_GPIO_Init+0xa8>)
 8000886:	699b      	ldr	r3, [r3, #24]
 8000888:	4a11      	ldr	r2, [pc, #68]	@ (80008d0 <MX_GPIO_Init+0xa8>)
 800088a:	f043 0308 	orr.w	r3, r3, #8
 800088e:	6193      	str	r3, [r2, #24]
 8000890:	4b0f      	ldr	r3, [pc, #60]	@ (80008d0 <MX_GPIO_Init+0xa8>)
 8000892:	699b      	ldr	r3, [r3, #24]
 8000894:	f003 0308 	and.w	r3, r3, #8
 8000898:	603b      	str	r3, [r7, #0]
 800089a:	683b      	ldr	r3, [r7, #0]

  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 800089c:	2201      	movs	r2, #1
 800089e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80008a2:	480c      	ldr	r0, [pc, #48]	@ (80008d4 <MX_GPIO_Init+0xac>)
 80008a4:	f000 ffb6 	bl	8001814 <HAL_GPIO_WritePin>

  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80008a8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80008ac:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008ae:	2301      	movs	r3, #1
 80008b0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008b2:	2300      	movs	r3, #0
 80008b4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008b6:	2302      	movs	r3, #2
 80008b8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80008ba:	f107 0310 	add.w	r3, r7, #16
 80008be:	4619      	mov	r1, r3
 80008c0:	4804      	ldr	r0, [pc, #16]	@ (80008d4 <MX_GPIO_Init+0xac>)
 80008c2:	f000 fe23 	bl	800150c <HAL_GPIO_Init>
}
 80008c6:	bf00      	nop
 80008c8:	3720      	adds	r7, #32
 80008ca:	46bd      	mov	sp, r7
 80008cc:	bd80      	pop	{r7, pc}
 80008ce:	bf00      	nop
 80008d0:	40021000 	.word	0x40021000
 80008d4:	40011000 	.word	0x40011000

080008d8 <Error_Handler>:

void Error_Handler(void)
{
 80008d8:	b580      	push	{r7, lr}
 80008da:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008dc:	b672      	cpsid	i
}
 80008de:	bf00      	nop
  __disable_irq();
  while (1)
  {
    HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 80008e0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80008e4:	4803      	ldr	r0, [pc, #12]	@ (80008f4 <Error_Handler+0x1c>)
 80008e6:	f000 ffad 	bl	8001844 <HAL_GPIO_TogglePin>
    HAL_Delay(100);
 80008ea:	2064      	movs	r0, #100	@ 0x64
 80008ec:	f000 f9e0 	bl	8000cb0 <HAL_Delay>
    HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 80008f0:	bf00      	nop
 80008f2:	e7f5      	b.n	80008e0 <Error_Handler+0x8>
 80008f4:	40011000 	.word	0x40011000

080008f8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80008f8:	b480      	push	{r7}
 80008fa:	b085      	sub	sp, #20
 80008fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80008fe:	4b15      	ldr	r3, [pc, #84]	@ (8000954 <HAL_MspInit+0x5c>)
 8000900:	699b      	ldr	r3, [r3, #24]
 8000902:	4a14      	ldr	r2, [pc, #80]	@ (8000954 <HAL_MspInit+0x5c>)
 8000904:	f043 0301 	orr.w	r3, r3, #1
 8000908:	6193      	str	r3, [r2, #24]
 800090a:	4b12      	ldr	r3, [pc, #72]	@ (8000954 <HAL_MspInit+0x5c>)
 800090c:	699b      	ldr	r3, [r3, #24]
 800090e:	f003 0301 	and.w	r3, r3, #1
 8000912:	60bb      	str	r3, [r7, #8]
 8000914:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000916:	4b0f      	ldr	r3, [pc, #60]	@ (8000954 <HAL_MspInit+0x5c>)
 8000918:	69db      	ldr	r3, [r3, #28]
 800091a:	4a0e      	ldr	r2, [pc, #56]	@ (8000954 <HAL_MspInit+0x5c>)
 800091c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000920:	61d3      	str	r3, [r2, #28]
 8000922:	4b0c      	ldr	r3, [pc, #48]	@ (8000954 <HAL_MspInit+0x5c>)
 8000924:	69db      	ldr	r3, [r3, #28]
 8000926:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800092a:	607b      	str	r3, [r7, #4]
 800092c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 800092e:	4b0a      	ldr	r3, [pc, #40]	@ (8000958 <HAL_MspInit+0x60>)
 8000930:	685b      	ldr	r3, [r3, #4]
 8000932:	60fb      	str	r3, [r7, #12]
 8000934:	68fb      	ldr	r3, [r7, #12]
 8000936:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800093a:	60fb      	str	r3, [r7, #12]
 800093c:	68fb      	ldr	r3, [r7, #12]
 800093e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8000942:	60fb      	str	r3, [r7, #12]
 8000944:	4a04      	ldr	r2, [pc, #16]	@ (8000958 <HAL_MspInit+0x60>)
 8000946:	68fb      	ldr	r3, [r7, #12]
 8000948:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800094a:	bf00      	nop
 800094c:	3714      	adds	r7, #20
 800094e:	46bd      	mov	sp, r7
 8000950:	bc80      	pop	{r7}
 8000952:	4770      	bx	lr
 8000954:	40021000 	.word	0x40021000
 8000958:	40010000 	.word	0x40010000

0800095c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800095c:	b480      	push	{r7}
 800095e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000960:	bf00      	nop
 8000962:	e7fd      	b.n	8000960 <NMI_Handler+0x4>

08000964 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000964:	b480      	push	{r7}
 8000966:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000968:	bf00      	nop
 800096a:	e7fd      	b.n	8000968 <HardFault_Handler+0x4>

0800096c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800096c:	b480      	push	{r7}
 800096e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000970:	bf00      	nop
 8000972:	e7fd      	b.n	8000970 <MemManage_Handler+0x4>

08000974 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000974:	b480      	push	{r7}
 8000976:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000978:	bf00      	nop
 800097a:	e7fd      	b.n	8000978 <BusFault_Handler+0x4>

0800097c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800097c:	b480      	push	{r7}
 800097e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000980:	bf00      	nop
 8000982:	e7fd      	b.n	8000980 <UsageFault_Handler+0x4>

08000984 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000984:	b480      	push	{r7}
 8000986:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000988:	bf00      	nop
 800098a:	46bd      	mov	sp, r7
 800098c:	bc80      	pop	{r7}
 800098e:	4770      	bx	lr

08000990 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000990:	b480      	push	{r7}
 8000992:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000994:	bf00      	nop
 8000996:	46bd      	mov	sp, r7
 8000998:	bc80      	pop	{r7}
 800099a:	4770      	bx	lr

0800099c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800099c:	b480      	push	{r7}
 800099e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80009a0:	bf00      	nop
 80009a2:	46bd      	mov	sp, r7
 80009a4:	bc80      	pop	{r7}
 80009a6:	4770      	bx	lr

080009a8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80009a8:	b580      	push	{r7, lr}
 80009aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80009ac:	f000 f964 	bl	8000c78 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80009b0:	bf00      	nop
 80009b2:	bd80      	pop	{r7, pc}

080009b4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80009b4:	b580      	push	{r7, lr}
 80009b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80009b8:	4802      	ldr	r0, [pc, #8]	@ (80009c4 <TIM2_IRQHandler+0x10>)
 80009ba:	f001 fbdd 	bl	8002178 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80009be:	bf00      	nop
 80009c0:	bd80      	pop	{r7, pc}
 80009c2:	bf00      	nop
 80009c4:	200000d4 	.word	0x200000d4

080009c8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80009c8:	b480      	push	{r7}
 80009ca:	af00      	add	r7, sp, #0
  return 1;
 80009cc:	2301      	movs	r3, #1
}
 80009ce:	4618      	mov	r0, r3
 80009d0:	46bd      	mov	sp, r7
 80009d2:	bc80      	pop	{r7}
 80009d4:	4770      	bx	lr

080009d6 <_kill>:

int _kill(int pid, int sig)
{
 80009d6:	b580      	push	{r7, lr}
 80009d8:	b082      	sub	sp, #8
 80009da:	af00      	add	r7, sp, #0
 80009dc:	6078      	str	r0, [r7, #4]
 80009de:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80009e0:	f002 f8ac 	bl	8002b3c <__errno>
 80009e4:	4603      	mov	r3, r0
 80009e6:	2216      	movs	r2, #22
 80009e8:	601a      	str	r2, [r3, #0]
  return -1;
 80009ea:	f04f 33ff 	mov.w	r3, #4294967295
}
 80009ee:	4618      	mov	r0, r3
 80009f0:	3708      	adds	r7, #8
 80009f2:	46bd      	mov	sp, r7
 80009f4:	bd80      	pop	{r7, pc}

080009f6 <_exit>:

void _exit (int status)
{
 80009f6:	b580      	push	{r7, lr}
 80009f8:	b082      	sub	sp, #8
 80009fa:	af00      	add	r7, sp, #0
 80009fc:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80009fe:	f04f 31ff 	mov.w	r1, #4294967295
 8000a02:	6878      	ldr	r0, [r7, #4]
 8000a04:	f7ff ffe7 	bl	80009d6 <_kill>
  while (1) {}    /* Make sure we hang here */
 8000a08:	bf00      	nop
 8000a0a:	e7fd      	b.n	8000a08 <_exit+0x12>

08000a0c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000a0c:	b580      	push	{r7, lr}
 8000a0e:	b086      	sub	sp, #24
 8000a10:	af00      	add	r7, sp, #0
 8000a12:	60f8      	str	r0, [r7, #12]
 8000a14:	60b9      	str	r1, [r7, #8]
 8000a16:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a18:	2300      	movs	r3, #0
 8000a1a:	617b      	str	r3, [r7, #20]
 8000a1c:	e00a      	b.n	8000a34 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000a1e:	f3af 8000 	nop.w
 8000a22:	4601      	mov	r1, r0
 8000a24:	68bb      	ldr	r3, [r7, #8]
 8000a26:	1c5a      	adds	r2, r3, #1
 8000a28:	60ba      	str	r2, [r7, #8]
 8000a2a:	b2ca      	uxtb	r2, r1
 8000a2c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a2e:	697b      	ldr	r3, [r7, #20]
 8000a30:	3301      	adds	r3, #1
 8000a32:	617b      	str	r3, [r7, #20]
 8000a34:	697a      	ldr	r2, [r7, #20]
 8000a36:	687b      	ldr	r3, [r7, #4]
 8000a38:	429a      	cmp	r2, r3
 8000a3a:	dbf0      	blt.n	8000a1e <_read+0x12>
  }

  return len;
 8000a3c:	687b      	ldr	r3, [r7, #4]
}
 8000a3e:	4618      	mov	r0, r3
 8000a40:	3718      	adds	r7, #24
 8000a42:	46bd      	mov	sp, r7
 8000a44:	bd80      	pop	{r7, pc}

08000a46 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000a46:	b580      	push	{r7, lr}
 8000a48:	b086      	sub	sp, #24
 8000a4a:	af00      	add	r7, sp, #0
 8000a4c:	60f8      	str	r0, [r7, #12]
 8000a4e:	60b9      	str	r1, [r7, #8]
 8000a50:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a52:	2300      	movs	r3, #0
 8000a54:	617b      	str	r3, [r7, #20]
 8000a56:	e009      	b.n	8000a6c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000a58:	68bb      	ldr	r3, [r7, #8]
 8000a5a:	1c5a      	adds	r2, r3, #1
 8000a5c:	60ba      	str	r2, [r7, #8]
 8000a5e:	781b      	ldrb	r3, [r3, #0]
 8000a60:	4618      	mov	r0, r3
 8000a62:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a66:	697b      	ldr	r3, [r7, #20]
 8000a68:	3301      	adds	r3, #1
 8000a6a:	617b      	str	r3, [r7, #20]
 8000a6c:	697a      	ldr	r2, [r7, #20]
 8000a6e:	687b      	ldr	r3, [r7, #4]
 8000a70:	429a      	cmp	r2, r3
 8000a72:	dbf1      	blt.n	8000a58 <_write+0x12>
  }
  return len;
 8000a74:	687b      	ldr	r3, [r7, #4]
}
 8000a76:	4618      	mov	r0, r3
 8000a78:	3718      	adds	r7, #24
 8000a7a:	46bd      	mov	sp, r7
 8000a7c:	bd80      	pop	{r7, pc}

08000a7e <_close>:

int _close(int file)
{
 8000a7e:	b480      	push	{r7}
 8000a80:	b083      	sub	sp, #12
 8000a82:	af00      	add	r7, sp, #0
 8000a84:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000a86:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000a8a:	4618      	mov	r0, r3
 8000a8c:	370c      	adds	r7, #12
 8000a8e:	46bd      	mov	sp, r7
 8000a90:	bc80      	pop	{r7}
 8000a92:	4770      	bx	lr

08000a94 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000a94:	b480      	push	{r7}
 8000a96:	b083      	sub	sp, #12
 8000a98:	af00      	add	r7, sp, #0
 8000a9a:	6078      	str	r0, [r7, #4]
 8000a9c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000a9e:	683b      	ldr	r3, [r7, #0]
 8000aa0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000aa4:	605a      	str	r2, [r3, #4]
  return 0;
 8000aa6:	2300      	movs	r3, #0
}
 8000aa8:	4618      	mov	r0, r3
 8000aaa:	370c      	adds	r7, #12
 8000aac:	46bd      	mov	sp, r7
 8000aae:	bc80      	pop	{r7}
 8000ab0:	4770      	bx	lr

08000ab2 <_isatty>:

int _isatty(int file)
{
 8000ab2:	b480      	push	{r7}
 8000ab4:	b083      	sub	sp, #12
 8000ab6:	af00      	add	r7, sp, #0
 8000ab8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000aba:	2301      	movs	r3, #1
}
 8000abc:	4618      	mov	r0, r3
 8000abe:	370c      	adds	r7, #12
 8000ac0:	46bd      	mov	sp, r7
 8000ac2:	bc80      	pop	{r7}
 8000ac4:	4770      	bx	lr

08000ac6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000ac6:	b480      	push	{r7}
 8000ac8:	b085      	sub	sp, #20
 8000aca:	af00      	add	r7, sp, #0
 8000acc:	60f8      	str	r0, [r7, #12]
 8000ace:	60b9      	str	r1, [r7, #8]
 8000ad0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000ad2:	2300      	movs	r3, #0
}
 8000ad4:	4618      	mov	r0, r3
 8000ad6:	3714      	adds	r7, #20
 8000ad8:	46bd      	mov	sp, r7
 8000ada:	bc80      	pop	{r7}
 8000adc:	4770      	bx	lr
	...

08000ae0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000ae0:	b580      	push	{r7, lr}
 8000ae2:	b086      	sub	sp, #24
 8000ae4:	af00      	add	r7, sp, #0
 8000ae6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000ae8:	4a14      	ldr	r2, [pc, #80]	@ (8000b3c <_sbrk+0x5c>)
 8000aea:	4b15      	ldr	r3, [pc, #84]	@ (8000b40 <_sbrk+0x60>)
 8000aec:	1ad3      	subs	r3, r2, r3
 8000aee:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000af0:	697b      	ldr	r3, [r7, #20]
 8000af2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000af4:	4b13      	ldr	r3, [pc, #76]	@ (8000b44 <_sbrk+0x64>)
 8000af6:	681b      	ldr	r3, [r3, #0]
 8000af8:	2b00      	cmp	r3, #0
 8000afa:	d102      	bne.n	8000b02 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000afc:	4b11      	ldr	r3, [pc, #68]	@ (8000b44 <_sbrk+0x64>)
 8000afe:	4a12      	ldr	r2, [pc, #72]	@ (8000b48 <_sbrk+0x68>)
 8000b00:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000b02:	4b10      	ldr	r3, [pc, #64]	@ (8000b44 <_sbrk+0x64>)
 8000b04:	681a      	ldr	r2, [r3, #0]
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	4413      	add	r3, r2
 8000b0a:	693a      	ldr	r2, [r7, #16]
 8000b0c:	429a      	cmp	r2, r3
 8000b0e:	d207      	bcs.n	8000b20 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000b10:	f002 f814 	bl	8002b3c <__errno>
 8000b14:	4603      	mov	r3, r0
 8000b16:	220c      	movs	r2, #12
 8000b18:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000b1a:	f04f 33ff 	mov.w	r3, #4294967295
 8000b1e:	e009      	b.n	8000b34 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000b20:	4b08      	ldr	r3, [pc, #32]	@ (8000b44 <_sbrk+0x64>)
 8000b22:	681b      	ldr	r3, [r3, #0]
 8000b24:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000b26:	4b07      	ldr	r3, [pc, #28]	@ (8000b44 <_sbrk+0x64>)
 8000b28:	681a      	ldr	r2, [r3, #0]
 8000b2a:	687b      	ldr	r3, [r7, #4]
 8000b2c:	4413      	add	r3, r2
 8000b2e:	4a05      	ldr	r2, [pc, #20]	@ (8000b44 <_sbrk+0x64>)
 8000b30:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000b32:	68fb      	ldr	r3, [r7, #12]
}
 8000b34:	4618      	mov	r0, r3
 8000b36:	3718      	adds	r7, #24
 8000b38:	46bd      	mov	sp, r7
 8000b3a:	bd80      	pop	{r7, pc}
 8000b3c:	20005000 	.word	0x20005000
 8000b40:	00000400 	.word	0x00000400
 8000b44:	200000d0 	.word	0x200000d0
 8000b48:	20000270 	.word	0x20000270

08000b4c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000b4c:	b480      	push	{r7}
 8000b4e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000b50:	bf00      	nop
 8000b52:	46bd      	mov	sp, r7
 8000b54:	bc80      	pop	{r7}
 8000b56:	4770      	bx	lr

08000b58 <HAL_TIM_Base_MspInit>:
  /* USER CODE END TIM2_Init 2 */

}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	b084      	sub	sp, #16
 8000b5c:	af00      	add	r7, sp, #0
 8000b5e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	681b      	ldr	r3, [r3, #0]
 8000b64:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000b68:	d113      	bne.n	8000b92 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000b6a:	4b0c      	ldr	r3, [pc, #48]	@ (8000b9c <HAL_TIM_Base_MspInit+0x44>)
 8000b6c:	69db      	ldr	r3, [r3, #28]
 8000b6e:	4a0b      	ldr	r2, [pc, #44]	@ (8000b9c <HAL_TIM_Base_MspInit+0x44>)
 8000b70:	f043 0301 	orr.w	r3, r3, #1
 8000b74:	61d3      	str	r3, [r2, #28]
 8000b76:	4b09      	ldr	r3, [pc, #36]	@ (8000b9c <HAL_TIM_Base_MspInit+0x44>)
 8000b78:	69db      	ldr	r3, [r3, #28]
 8000b7a:	f003 0301 	and.w	r3, r3, #1
 8000b7e:	60fb      	str	r3, [r7, #12]
 8000b80:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000b82:	2200      	movs	r2, #0
 8000b84:	2100      	movs	r1, #0
 8000b86:	201c      	movs	r0, #28
 8000b88:	f000 fc89 	bl	800149e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000b8c:	201c      	movs	r0, #28
 8000b8e:	f000 fca2 	bl	80014d6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8000b92:	bf00      	nop
 8000b94:	3710      	adds	r7, #16
 8000b96:	46bd      	mov	sp, r7
 8000b98:	bd80      	pop	{r7, pc}
 8000b9a:	bf00      	nop
 8000b9c:	40021000 	.word	0x40021000

08000ba0 <Reset_Handler>:
 8000ba0:	f7ff ffd4 	bl	8000b4c <SystemInit>
 8000ba4:	480b      	ldr	r0, [pc, #44]	@ (8000bd4 <LoopFillZerobss+0xe>)
 8000ba6:	490c      	ldr	r1, [pc, #48]	@ (8000bd8 <LoopFillZerobss+0x12>)
 8000ba8:	4a0c      	ldr	r2, [pc, #48]	@ (8000bdc <LoopFillZerobss+0x16>)
 8000baa:	2300      	movs	r3, #0
 8000bac:	e002      	b.n	8000bb4 <LoopCopyDataInit>

08000bae <CopyDataInit>:
 8000bae:	58d4      	ldr	r4, [r2, r3]
 8000bb0:	50c4      	str	r4, [r0, r3]
 8000bb2:	3304      	adds	r3, #4

08000bb4 <LoopCopyDataInit>:
 8000bb4:	18c4      	adds	r4, r0, r3
 8000bb6:	428c      	cmp	r4, r1
 8000bb8:	d3f9      	bcc.n	8000bae <CopyDataInit>
 8000bba:	4a09      	ldr	r2, [pc, #36]	@ (8000be0 <LoopFillZerobss+0x1a>)
 8000bbc:	4c09      	ldr	r4, [pc, #36]	@ (8000be4 <LoopFillZerobss+0x1e>)
 8000bbe:	2300      	movs	r3, #0
 8000bc0:	e001      	b.n	8000bc6 <LoopFillZerobss>

08000bc2 <FillZerobss>:
 8000bc2:	6013      	str	r3, [r2, #0]
 8000bc4:	3204      	adds	r2, #4

08000bc6 <LoopFillZerobss>:
 8000bc6:	42a2      	cmp	r2, r4
 8000bc8:	d3fb      	bcc.n	8000bc2 <FillZerobss>
 8000bca:	f001 ffbd 	bl	8002b48 <__libc_init_array>
 8000bce:	f7ff fb6b 	bl	80002a8 <main>
 8000bd2:	4770      	bx	lr
 8000bd4:	20000000 	.word	0x20000000
 8000bd8:	20000070 	.word	0x20000070
 8000bdc:	08003904 	.word	0x08003904
 8000be0:	20000070 	.word	0x20000070
 8000be4:	2000026c 	.word	0x2000026c

08000be8 <ADC1_2_IRQHandler>:
 8000be8:	e7fe      	b.n	8000be8 <ADC1_2_IRQHandler>
	...

08000bec <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000bec:	b580      	push	{r7, lr}
 8000bee:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000bf0:	4b08      	ldr	r3, [pc, #32]	@ (8000c14 <HAL_Init+0x28>)
 8000bf2:	681b      	ldr	r3, [r3, #0]
 8000bf4:	4a07      	ldr	r2, [pc, #28]	@ (8000c14 <HAL_Init+0x28>)
 8000bf6:	f043 0310 	orr.w	r3, r3, #16
 8000bfa:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000bfc:	2003      	movs	r0, #3
 8000bfe:	f000 fc43 	bl	8001488 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000c02:	200f      	movs	r0, #15
 8000c04:	f000 f808 	bl	8000c18 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000c08:	f7ff fe76 	bl	80008f8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000c0c:	2300      	movs	r3, #0
}
 8000c0e:	4618      	mov	r0, r3
 8000c10:	bd80      	pop	{r7, pc}
 8000c12:	bf00      	nop
 8000c14:	40022000 	.word	0x40022000

08000c18 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	b082      	sub	sp, #8
 8000c1c:	af00      	add	r7, sp, #0
 8000c1e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000c20:	4b12      	ldr	r3, [pc, #72]	@ (8000c6c <HAL_InitTick+0x54>)
 8000c22:	681a      	ldr	r2, [r3, #0]
 8000c24:	4b12      	ldr	r3, [pc, #72]	@ (8000c70 <HAL_InitTick+0x58>)
 8000c26:	781b      	ldrb	r3, [r3, #0]
 8000c28:	4619      	mov	r1, r3
 8000c2a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000c2e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000c32:	fbb2 f3f3 	udiv	r3, r2, r3
 8000c36:	4618      	mov	r0, r3
 8000c38:	f000 fc5b 	bl	80014f2 <HAL_SYSTICK_Config>
 8000c3c:	4603      	mov	r3, r0
 8000c3e:	2b00      	cmp	r3, #0
 8000c40:	d001      	beq.n	8000c46 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000c42:	2301      	movs	r3, #1
 8000c44:	e00e      	b.n	8000c64 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c46:	687b      	ldr	r3, [r7, #4]
 8000c48:	2b0f      	cmp	r3, #15
 8000c4a:	d80a      	bhi.n	8000c62 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000c4c:	2200      	movs	r2, #0
 8000c4e:	6879      	ldr	r1, [r7, #4]
 8000c50:	f04f 30ff 	mov.w	r0, #4294967295
 8000c54:	f000 fc23 	bl	800149e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000c58:	4a06      	ldr	r2, [pc, #24]	@ (8000c74 <HAL_InitTick+0x5c>)
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000c5e:	2300      	movs	r3, #0
 8000c60:	e000      	b.n	8000c64 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000c62:	2301      	movs	r3, #1
}
 8000c64:	4618      	mov	r0, r3
 8000c66:	3708      	adds	r7, #8
 8000c68:	46bd      	mov	sp, r7
 8000c6a:	bd80      	pop	{r7, pc}
 8000c6c:	20000008 	.word	0x20000008
 8000c70:	20000010 	.word	0x20000010
 8000c74:	2000000c 	.word	0x2000000c

08000c78 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c78:	b480      	push	{r7}
 8000c7a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000c7c:	4b05      	ldr	r3, [pc, #20]	@ (8000c94 <HAL_IncTick+0x1c>)
 8000c7e:	781b      	ldrb	r3, [r3, #0]
 8000c80:	461a      	mov	r2, r3
 8000c82:	4b05      	ldr	r3, [pc, #20]	@ (8000c98 <HAL_IncTick+0x20>)
 8000c84:	681b      	ldr	r3, [r3, #0]
 8000c86:	4413      	add	r3, r2
 8000c88:	4a03      	ldr	r2, [pc, #12]	@ (8000c98 <HAL_IncTick+0x20>)
 8000c8a:	6013      	str	r3, [r2, #0]
}
 8000c8c:	bf00      	nop
 8000c8e:	46bd      	mov	sp, r7
 8000c90:	bc80      	pop	{r7}
 8000c92:	4770      	bx	lr
 8000c94:	20000010 	.word	0x20000010
 8000c98:	2000011c 	.word	0x2000011c

08000c9c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c9c:	b480      	push	{r7}
 8000c9e:	af00      	add	r7, sp, #0
  return uwTick;
 8000ca0:	4b02      	ldr	r3, [pc, #8]	@ (8000cac <HAL_GetTick+0x10>)
 8000ca2:	681b      	ldr	r3, [r3, #0]
}
 8000ca4:	4618      	mov	r0, r3
 8000ca6:	46bd      	mov	sp, r7
 8000ca8:	bc80      	pop	{r7}
 8000caa:	4770      	bx	lr
 8000cac:	2000011c 	.word	0x2000011c

08000cb0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000cb0:	b580      	push	{r7, lr}
 8000cb2:	b084      	sub	sp, #16
 8000cb4:	af00      	add	r7, sp, #0
 8000cb6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000cb8:	f7ff fff0 	bl	8000c9c <HAL_GetTick>
 8000cbc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000cc2:	68fb      	ldr	r3, [r7, #12]
 8000cc4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000cc8:	d005      	beq.n	8000cd6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000cca:	4b0a      	ldr	r3, [pc, #40]	@ (8000cf4 <HAL_Delay+0x44>)
 8000ccc:	781b      	ldrb	r3, [r3, #0]
 8000cce:	461a      	mov	r2, r3
 8000cd0:	68fb      	ldr	r3, [r7, #12]
 8000cd2:	4413      	add	r3, r2
 8000cd4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000cd6:	bf00      	nop
 8000cd8:	f7ff ffe0 	bl	8000c9c <HAL_GetTick>
 8000cdc:	4602      	mov	r2, r0
 8000cde:	68bb      	ldr	r3, [r7, #8]
 8000ce0:	1ad3      	subs	r3, r2, r3
 8000ce2:	68fa      	ldr	r2, [r7, #12]
 8000ce4:	429a      	cmp	r2, r3
 8000ce6:	d8f7      	bhi.n	8000cd8 <HAL_Delay+0x28>
  {
  }
}
 8000ce8:	bf00      	nop
 8000cea:	bf00      	nop
 8000cec:	3710      	adds	r7, #16
 8000cee:	46bd      	mov	sp, r7
 8000cf0:	bd80      	pop	{r7, pc}
 8000cf2:	bf00      	nop
 8000cf4:	20000010 	.word	0x20000010

08000cf8 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	b084      	sub	sp, #16
 8000cfc:	af00      	add	r7, sp, #0
 8000cfe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	d101      	bne.n	8000d0a <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8000d06:	2301      	movs	r3, #1
 8000d08:	e0ed      	b.n	8000ee6 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000d10:	b2db      	uxtb	r3, r3
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	d102      	bne.n	8000d1c <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8000d16:	6878      	ldr	r0, [r7, #4]
 8000d18:	f7ff fa18 	bl	800014c <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	681b      	ldr	r3, [r3, #0]
 8000d20:	681a      	ldr	r2, [r3, #0]
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	681b      	ldr	r3, [r3, #0]
 8000d26:	f042 0201 	orr.w	r2, r2, #1
 8000d2a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000d2c:	f7ff ffb6 	bl	8000c9c <HAL_GetTick>
 8000d30:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000d32:	e012      	b.n	8000d5a <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000d34:	f7ff ffb2 	bl	8000c9c <HAL_GetTick>
 8000d38:	4602      	mov	r2, r0
 8000d3a:	68fb      	ldr	r3, [r7, #12]
 8000d3c:	1ad3      	subs	r3, r2, r3
 8000d3e:	2b0a      	cmp	r3, #10
 8000d40:	d90b      	bls.n	8000d5a <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000d46:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	2205      	movs	r2, #5
 8000d52:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8000d56:	2301      	movs	r3, #1
 8000d58:	e0c5      	b.n	8000ee6 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	681b      	ldr	r3, [r3, #0]
 8000d5e:	685b      	ldr	r3, [r3, #4]
 8000d60:	f003 0301 	and.w	r3, r3, #1
 8000d64:	2b00      	cmp	r3, #0
 8000d66:	d0e5      	beq.n	8000d34 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	681b      	ldr	r3, [r3, #0]
 8000d6c:	681a      	ldr	r2, [r3, #0]
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	681b      	ldr	r3, [r3, #0]
 8000d72:	f022 0202 	bic.w	r2, r2, #2
 8000d76:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000d78:	f7ff ff90 	bl	8000c9c <HAL_GetTick>
 8000d7c:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000d7e:	e012      	b.n	8000da6 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000d80:	f7ff ff8c 	bl	8000c9c <HAL_GetTick>
 8000d84:	4602      	mov	r2, r0
 8000d86:	68fb      	ldr	r3, [r7, #12]
 8000d88:	1ad3      	subs	r3, r2, r3
 8000d8a:	2b0a      	cmp	r3, #10
 8000d8c:	d90b      	bls.n	8000da6 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000d92:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	2205      	movs	r2, #5
 8000d9e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8000da2:	2301      	movs	r3, #1
 8000da4:	e09f      	b.n	8000ee6 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	681b      	ldr	r3, [r3, #0]
 8000daa:	685b      	ldr	r3, [r3, #4]
 8000dac:	f003 0302 	and.w	r3, r3, #2
 8000db0:	2b00      	cmp	r3, #0
 8000db2:	d1e5      	bne.n	8000d80 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	7e1b      	ldrb	r3, [r3, #24]
 8000db8:	2b01      	cmp	r3, #1
 8000dba:	d108      	bne.n	8000dce <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	681b      	ldr	r3, [r3, #0]
 8000dc0:	681a      	ldr	r2, [r3, #0]
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	681b      	ldr	r3, [r3, #0]
 8000dc6:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8000dca:	601a      	str	r2, [r3, #0]
 8000dcc:	e007      	b.n	8000dde <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	681b      	ldr	r3, [r3, #0]
 8000dd2:	681a      	ldr	r2, [r3, #0]
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	681b      	ldr	r3, [r3, #0]
 8000dd8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8000ddc:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8000dde:	687b      	ldr	r3, [r7, #4]
 8000de0:	7e5b      	ldrb	r3, [r3, #25]
 8000de2:	2b01      	cmp	r3, #1
 8000de4:	d108      	bne.n	8000df8 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	681b      	ldr	r3, [r3, #0]
 8000dea:	681a      	ldr	r2, [r3, #0]
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	681b      	ldr	r3, [r3, #0]
 8000df0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8000df4:	601a      	str	r2, [r3, #0]
 8000df6:	e007      	b.n	8000e08 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	681b      	ldr	r3, [r3, #0]
 8000dfc:	681a      	ldr	r2, [r3, #0]
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	681b      	ldr	r3, [r3, #0]
 8000e02:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8000e06:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	7e9b      	ldrb	r3, [r3, #26]
 8000e0c:	2b01      	cmp	r3, #1
 8000e0e:	d108      	bne.n	8000e22 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	681b      	ldr	r3, [r3, #0]
 8000e14:	681a      	ldr	r2, [r3, #0]
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	681b      	ldr	r3, [r3, #0]
 8000e1a:	f042 0220 	orr.w	r2, r2, #32
 8000e1e:	601a      	str	r2, [r3, #0]
 8000e20:	e007      	b.n	8000e32 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	681b      	ldr	r3, [r3, #0]
 8000e26:	681a      	ldr	r2, [r3, #0]
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	681b      	ldr	r3, [r3, #0]
 8000e2c:	f022 0220 	bic.w	r2, r2, #32
 8000e30:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	7edb      	ldrb	r3, [r3, #27]
 8000e36:	2b01      	cmp	r3, #1
 8000e38:	d108      	bne.n	8000e4c <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	681b      	ldr	r3, [r3, #0]
 8000e3e:	681a      	ldr	r2, [r3, #0]
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	681b      	ldr	r3, [r3, #0]
 8000e44:	f022 0210 	bic.w	r2, r2, #16
 8000e48:	601a      	str	r2, [r3, #0]
 8000e4a:	e007      	b.n	8000e5c <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	681b      	ldr	r3, [r3, #0]
 8000e50:	681a      	ldr	r2, [r3, #0]
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	681b      	ldr	r3, [r3, #0]
 8000e56:	f042 0210 	orr.w	r2, r2, #16
 8000e5a:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	7f1b      	ldrb	r3, [r3, #28]
 8000e60:	2b01      	cmp	r3, #1
 8000e62:	d108      	bne.n	8000e76 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	681a      	ldr	r2, [r3, #0]
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	681b      	ldr	r3, [r3, #0]
 8000e6e:	f042 0208 	orr.w	r2, r2, #8
 8000e72:	601a      	str	r2, [r3, #0]
 8000e74:	e007      	b.n	8000e86 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	681b      	ldr	r3, [r3, #0]
 8000e7a:	681a      	ldr	r2, [r3, #0]
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	681b      	ldr	r3, [r3, #0]
 8000e80:	f022 0208 	bic.w	r2, r2, #8
 8000e84:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	7f5b      	ldrb	r3, [r3, #29]
 8000e8a:	2b01      	cmp	r3, #1
 8000e8c:	d108      	bne.n	8000ea0 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	681b      	ldr	r3, [r3, #0]
 8000e92:	681a      	ldr	r2, [r3, #0]
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	f042 0204 	orr.w	r2, r2, #4
 8000e9c:	601a      	str	r2, [r3, #0]
 8000e9e:	e007      	b.n	8000eb0 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	681b      	ldr	r3, [r3, #0]
 8000ea4:	681a      	ldr	r2, [r3, #0]
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	681b      	ldr	r3, [r3, #0]
 8000eaa:	f022 0204 	bic.w	r2, r2, #4
 8000eae:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	689a      	ldr	r2, [r3, #8]
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	68db      	ldr	r3, [r3, #12]
 8000eb8:	431a      	orrs	r2, r3
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	691b      	ldr	r3, [r3, #16]
 8000ebe:	431a      	orrs	r2, r3
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	695b      	ldr	r3, [r3, #20]
 8000ec4:	ea42 0103 	orr.w	r1, r2, r3
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	685b      	ldr	r3, [r3, #4]
 8000ecc:	1e5a      	subs	r2, r3, #1
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	681b      	ldr	r3, [r3, #0]
 8000ed2:	430a      	orrs	r2, r1
 8000ed4:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	2200      	movs	r2, #0
 8000eda:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	2201      	movs	r2, #1
 8000ee0:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8000ee4:	2300      	movs	r3, #0
}
 8000ee6:	4618      	mov	r0, r3
 8000ee8:	3710      	adds	r7, #16
 8000eea:	46bd      	mov	sp, r7
 8000eec:	bd80      	pop	{r7, pc}

08000eee <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8000eee:	b480      	push	{r7}
 8000ef0:	b087      	sub	sp, #28
 8000ef2:	af00      	add	r7, sp, #0
 8000ef4:	6078      	str	r0, [r7, #4]
 8000ef6:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	681b      	ldr	r3, [r3, #0]
 8000efc:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000f04:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8000f06:	7cfb      	ldrb	r3, [r7, #19]
 8000f08:	2b01      	cmp	r3, #1
 8000f0a:	d003      	beq.n	8000f14 <HAL_CAN_ConfigFilter+0x26>
 8000f0c:	7cfb      	ldrb	r3, [r7, #19]
 8000f0e:	2b02      	cmp	r3, #2
 8000f10:	f040 80aa 	bne.w	8001068 <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8000f14:	697b      	ldr	r3, [r7, #20]
 8000f16:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8000f1a:	f043 0201 	orr.w	r2, r3, #1
 8000f1e:	697b      	ldr	r3, [r7, #20]
 8000f20:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8000f24:	683b      	ldr	r3, [r7, #0]
 8000f26:	695b      	ldr	r3, [r3, #20]
 8000f28:	f003 031f 	and.w	r3, r3, #31
 8000f2c:	2201      	movs	r2, #1
 8000f2e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f32:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8000f34:	697b      	ldr	r3, [r7, #20]
 8000f36:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8000f3a:	68fb      	ldr	r3, [r7, #12]
 8000f3c:	43db      	mvns	r3, r3
 8000f3e:	401a      	ands	r2, r3
 8000f40:	697b      	ldr	r3, [r7, #20]
 8000f42:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8000f46:	683b      	ldr	r3, [r7, #0]
 8000f48:	69db      	ldr	r3, [r3, #28]
 8000f4a:	2b00      	cmp	r3, #0
 8000f4c:	d123      	bne.n	8000f96 <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8000f4e:	697b      	ldr	r3, [r7, #20]
 8000f50:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8000f54:	68fb      	ldr	r3, [r7, #12]
 8000f56:	43db      	mvns	r3, r3
 8000f58:	401a      	ands	r2, r3
 8000f5a:	697b      	ldr	r3, [r7, #20]
 8000f5c:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8000f60:	683b      	ldr	r3, [r7, #0]
 8000f62:	68db      	ldr	r3, [r3, #12]
 8000f64:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8000f66:	683b      	ldr	r3, [r7, #0]
 8000f68:	685b      	ldr	r3, [r3, #4]
 8000f6a:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000f6c:	683a      	ldr	r2, [r7, #0]
 8000f6e:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8000f70:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000f72:	697b      	ldr	r3, [r7, #20]
 8000f74:	3248      	adds	r2, #72	@ 0x48
 8000f76:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000f7a:	683b      	ldr	r3, [r7, #0]
 8000f7c:	689b      	ldr	r3, [r3, #8]
 8000f7e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8000f80:	683b      	ldr	r3, [r7, #0]
 8000f82:	681b      	ldr	r3, [r3, #0]
 8000f84:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000f86:	683b      	ldr	r3, [r7, #0]
 8000f88:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000f8a:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000f8c:	6979      	ldr	r1, [r7, #20]
 8000f8e:	3348      	adds	r3, #72	@ 0x48
 8000f90:	00db      	lsls	r3, r3, #3
 8000f92:	440b      	add	r3, r1
 8000f94:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8000f96:	683b      	ldr	r3, [r7, #0]
 8000f98:	69db      	ldr	r3, [r3, #28]
 8000f9a:	2b01      	cmp	r3, #1
 8000f9c:	d122      	bne.n	8000fe4 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8000f9e:	697b      	ldr	r3, [r7, #20]
 8000fa0:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8000fa4:	68fb      	ldr	r3, [r7, #12]
 8000fa6:	431a      	orrs	r2, r3
 8000fa8:	697b      	ldr	r3, [r7, #20]
 8000faa:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8000fae:	683b      	ldr	r3, [r7, #0]
 8000fb0:	681b      	ldr	r3, [r3, #0]
 8000fb2:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8000fb4:	683b      	ldr	r3, [r7, #0]
 8000fb6:	685b      	ldr	r3, [r3, #4]
 8000fb8:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000fba:	683a      	ldr	r2, [r7, #0]
 8000fbc:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8000fbe:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000fc0:	697b      	ldr	r3, [r7, #20]
 8000fc2:	3248      	adds	r2, #72	@ 0x48
 8000fc4:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000fc8:	683b      	ldr	r3, [r7, #0]
 8000fca:	689b      	ldr	r3, [r3, #8]
 8000fcc:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8000fce:	683b      	ldr	r3, [r7, #0]
 8000fd0:	68db      	ldr	r3, [r3, #12]
 8000fd2:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000fd4:	683b      	ldr	r3, [r7, #0]
 8000fd6:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000fd8:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000fda:	6979      	ldr	r1, [r7, #20]
 8000fdc:	3348      	adds	r3, #72	@ 0x48
 8000fde:	00db      	lsls	r3, r3, #3
 8000fe0:	440b      	add	r3, r1
 8000fe2:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8000fe4:	683b      	ldr	r3, [r7, #0]
 8000fe6:	699b      	ldr	r3, [r3, #24]
 8000fe8:	2b00      	cmp	r3, #0
 8000fea:	d109      	bne.n	8001000 <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8000fec:	697b      	ldr	r3, [r7, #20]
 8000fee:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8000ff2:	68fb      	ldr	r3, [r7, #12]
 8000ff4:	43db      	mvns	r3, r3
 8000ff6:	401a      	ands	r2, r3
 8000ff8:	697b      	ldr	r3, [r7, #20]
 8000ffa:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 8000ffe:	e007      	b.n	8001010 <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8001000:	697b      	ldr	r3, [r7, #20]
 8001002:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8001006:	68fb      	ldr	r3, [r7, #12]
 8001008:	431a      	orrs	r2, r3
 800100a:	697b      	ldr	r3, [r7, #20]
 800100c:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8001010:	683b      	ldr	r3, [r7, #0]
 8001012:	691b      	ldr	r3, [r3, #16]
 8001014:	2b00      	cmp	r3, #0
 8001016:	d109      	bne.n	800102c <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8001018:	697b      	ldr	r3, [r7, #20]
 800101a:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 800101e:	68fb      	ldr	r3, [r7, #12]
 8001020:	43db      	mvns	r3, r3
 8001022:	401a      	ands	r2, r3
 8001024:	697b      	ldr	r3, [r7, #20]
 8001026:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 800102a:	e007      	b.n	800103c <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 800102c:	697b      	ldr	r3, [r7, #20]
 800102e:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8001032:	68fb      	ldr	r3, [r7, #12]
 8001034:	431a      	orrs	r2, r3
 8001036:	697b      	ldr	r3, [r7, #20]
 8001038:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 800103c:	683b      	ldr	r3, [r7, #0]
 800103e:	6a1b      	ldr	r3, [r3, #32]
 8001040:	2b01      	cmp	r3, #1
 8001042:	d107      	bne.n	8001054 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8001044:	697b      	ldr	r3, [r7, #20]
 8001046:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 800104a:	68fb      	ldr	r3, [r7, #12]
 800104c:	431a      	orrs	r2, r3
 800104e:	697b      	ldr	r3, [r7, #20]
 8001050:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001054:	697b      	ldr	r3, [r7, #20]
 8001056:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800105a:	f023 0201 	bic.w	r2, r3, #1
 800105e:	697b      	ldr	r3, [r7, #20]
 8001060:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 8001064:	2300      	movs	r3, #0
 8001066:	e006      	b.n	8001076 <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800106c:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001074:	2301      	movs	r3, #1
  }
}
 8001076:	4618      	mov	r0, r3
 8001078:	371c      	adds	r7, #28
 800107a:	46bd      	mov	sp, r7
 800107c:	bc80      	pop	{r7}
 800107e:	4770      	bx	lr

08001080 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8001080:	b580      	push	{r7, lr}
 8001082:	b084      	sub	sp, #16
 8001084:	af00      	add	r7, sp, #0
 8001086:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800108e:	b2db      	uxtb	r3, r3
 8001090:	2b01      	cmp	r3, #1
 8001092:	d12e      	bne.n	80010f2 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	2202      	movs	r2, #2
 8001098:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	681a      	ldr	r2, [r3, #0]
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	681b      	ldr	r3, [r3, #0]
 80010a6:	f022 0201 	bic.w	r2, r2, #1
 80010aa:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80010ac:	f7ff fdf6 	bl	8000c9c <HAL_GetTick>
 80010b0:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80010b2:	e012      	b.n	80010da <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80010b4:	f7ff fdf2 	bl	8000c9c <HAL_GetTick>
 80010b8:	4602      	mov	r2, r0
 80010ba:	68fb      	ldr	r3, [r7, #12]
 80010bc:	1ad3      	subs	r3, r2, r3
 80010be:	2b0a      	cmp	r3, #10
 80010c0:	d90b      	bls.n	80010da <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010c6:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	2205      	movs	r2, #5
 80010d2:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 80010d6:	2301      	movs	r3, #1
 80010d8:	e012      	b.n	8001100 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	685b      	ldr	r3, [r3, #4]
 80010e0:	f003 0301 	and.w	r3, r3, #1
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	d1e5      	bne.n	80010b4 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	2200      	movs	r2, #0
 80010ec:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 80010ee:	2300      	movs	r3, #0
 80010f0:	e006      	b.n	8001100 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010f6:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80010fe:	2301      	movs	r3, #1
  }
}
 8001100:	4618      	mov	r0, r3
 8001102:	3710      	adds	r7, #16
 8001104:	46bd      	mov	sp, r7
 8001106:	bd80      	pop	{r7, pc}

08001108 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8001108:	b480      	push	{r7}
 800110a:	b089      	sub	sp, #36	@ 0x24
 800110c:	af00      	add	r7, sp, #0
 800110e:	60f8      	str	r0, [r7, #12]
 8001110:	60b9      	str	r1, [r7, #8]
 8001112:	607a      	str	r2, [r7, #4]
 8001114:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8001116:	68fb      	ldr	r3, [r7, #12]
 8001118:	f893 3020 	ldrb.w	r3, [r3, #32]
 800111c:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 800111e:	68fb      	ldr	r3, [r7, #12]
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	689b      	ldr	r3, [r3, #8]
 8001124:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8001126:	7ffb      	ldrb	r3, [r7, #31]
 8001128:	2b01      	cmp	r3, #1
 800112a:	d003      	beq.n	8001134 <HAL_CAN_AddTxMessage+0x2c>
 800112c:	7ffb      	ldrb	r3, [r7, #31]
 800112e:	2b02      	cmp	r3, #2
 8001130:	f040 80ad 	bne.w	800128e <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8001134:	69bb      	ldr	r3, [r7, #24]
 8001136:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800113a:	2b00      	cmp	r3, #0
 800113c:	d10a      	bne.n	8001154 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800113e:	69bb      	ldr	r3, [r7, #24]
 8001140:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8001144:	2b00      	cmp	r3, #0
 8001146:	d105      	bne.n	8001154 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8001148:	69bb      	ldr	r3, [r7, #24]
 800114a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800114e:	2b00      	cmp	r3, #0
 8001150:	f000 8095 	beq.w	800127e <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8001154:	69bb      	ldr	r3, [r7, #24]
 8001156:	0e1b      	lsrs	r3, r3, #24
 8001158:	f003 0303 	and.w	r3, r3, #3
 800115c:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 800115e:	2201      	movs	r2, #1
 8001160:	697b      	ldr	r3, [r7, #20]
 8001162:	409a      	lsls	r2, r3
 8001164:	683b      	ldr	r3, [r7, #0]
 8001166:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8001168:	68bb      	ldr	r3, [r7, #8]
 800116a:	689b      	ldr	r3, [r3, #8]
 800116c:	2b00      	cmp	r3, #0
 800116e:	d10d      	bne.n	800118c <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8001170:	68bb      	ldr	r3, [r7, #8]
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8001176:	68bb      	ldr	r3, [r7, #8]
 8001178:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800117a:	68f9      	ldr	r1, [r7, #12]
 800117c:	6809      	ldr	r1, [r1, #0]
 800117e:	431a      	orrs	r2, r3
 8001180:	697b      	ldr	r3, [r7, #20]
 8001182:	3318      	adds	r3, #24
 8001184:	011b      	lsls	r3, r3, #4
 8001186:	440b      	add	r3, r1
 8001188:	601a      	str	r2, [r3, #0]
 800118a:	e00f      	b.n	80011ac <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800118c:	68bb      	ldr	r3, [r7, #8]
 800118e:	685b      	ldr	r3, [r3, #4]
 8001190:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8001192:	68bb      	ldr	r3, [r7, #8]
 8001194:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001196:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8001198:	68bb      	ldr	r3, [r7, #8]
 800119a:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800119c:	68f9      	ldr	r1, [r7, #12]
 800119e:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 80011a0:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80011a2:	697b      	ldr	r3, [r7, #20]
 80011a4:	3318      	adds	r3, #24
 80011a6:	011b      	lsls	r3, r3, #4
 80011a8:	440b      	add	r3, r1
 80011aa:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 80011ac:	68fb      	ldr	r3, [r7, #12]
 80011ae:	6819      	ldr	r1, [r3, #0]
 80011b0:	68bb      	ldr	r3, [r7, #8]
 80011b2:	691a      	ldr	r2, [r3, #16]
 80011b4:	697b      	ldr	r3, [r7, #20]
 80011b6:	3318      	adds	r3, #24
 80011b8:	011b      	lsls	r3, r3, #4
 80011ba:	440b      	add	r3, r1
 80011bc:	3304      	adds	r3, #4
 80011be:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 80011c0:	68bb      	ldr	r3, [r7, #8]
 80011c2:	7d1b      	ldrb	r3, [r3, #20]
 80011c4:	2b01      	cmp	r3, #1
 80011c6:	d111      	bne.n	80011ec <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 80011c8:	68fb      	ldr	r3, [r7, #12]
 80011ca:	681a      	ldr	r2, [r3, #0]
 80011cc:	697b      	ldr	r3, [r7, #20]
 80011ce:	3318      	adds	r3, #24
 80011d0:	011b      	lsls	r3, r3, #4
 80011d2:	4413      	add	r3, r2
 80011d4:	3304      	adds	r3, #4
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	68fa      	ldr	r2, [r7, #12]
 80011da:	6811      	ldr	r1, [r2, #0]
 80011dc:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80011e0:	697b      	ldr	r3, [r7, #20]
 80011e2:	3318      	adds	r3, #24
 80011e4:	011b      	lsls	r3, r3, #4
 80011e6:	440b      	add	r3, r1
 80011e8:	3304      	adds	r3, #4
 80011ea:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	3307      	adds	r3, #7
 80011f0:	781b      	ldrb	r3, [r3, #0]
 80011f2:	061a      	lsls	r2, r3, #24
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	3306      	adds	r3, #6
 80011f8:	781b      	ldrb	r3, [r3, #0]
 80011fa:	041b      	lsls	r3, r3, #16
 80011fc:	431a      	orrs	r2, r3
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	3305      	adds	r3, #5
 8001202:	781b      	ldrb	r3, [r3, #0]
 8001204:	021b      	lsls	r3, r3, #8
 8001206:	4313      	orrs	r3, r2
 8001208:	687a      	ldr	r2, [r7, #4]
 800120a:	3204      	adds	r2, #4
 800120c:	7812      	ldrb	r2, [r2, #0]
 800120e:	4610      	mov	r0, r2
 8001210:	68fa      	ldr	r2, [r7, #12]
 8001212:	6811      	ldr	r1, [r2, #0]
 8001214:	ea43 0200 	orr.w	r2, r3, r0
 8001218:	697b      	ldr	r3, [r7, #20]
 800121a:	011b      	lsls	r3, r3, #4
 800121c:	440b      	add	r3, r1
 800121e:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 8001222:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	3303      	adds	r3, #3
 8001228:	781b      	ldrb	r3, [r3, #0]
 800122a:	061a      	lsls	r2, r3, #24
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	3302      	adds	r3, #2
 8001230:	781b      	ldrb	r3, [r3, #0]
 8001232:	041b      	lsls	r3, r3, #16
 8001234:	431a      	orrs	r2, r3
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	3301      	adds	r3, #1
 800123a:	781b      	ldrb	r3, [r3, #0]
 800123c:	021b      	lsls	r3, r3, #8
 800123e:	4313      	orrs	r3, r2
 8001240:	687a      	ldr	r2, [r7, #4]
 8001242:	7812      	ldrb	r2, [r2, #0]
 8001244:	4610      	mov	r0, r2
 8001246:	68fa      	ldr	r2, [r7, #12]
 8001248:	6811      	ldr	r1, [r2, #0]
 800124a:	ea43 0200 	orr.w	r2, r3, r0
 800124e:	697b      	ldr	r3, [r7, #20]
 8001250:	011b      	lsls	r3, r3, #4
 8001252:	440b      	add	r3, r1
 8001254:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 8001258:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 800125a:	68fb      	ldr	r3, [r7, #12]
 800125c:	681a      	ldr	r2, [r3, #0]
 800125e:	697b      	ldr	r3, [r7, #20]
 8001260:	3318      	adds	r3, #24
 8001262:	011b      	lsls	r3, r3, #4
 8001264:	4413      	add	r3, r2
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	68fa      	ldr	r2, [r7, #12]
 800126a:	6811      	ldr	r1, [r2, #0]
 800126c:	f043 0201 	orr.w	r2, r3, #1
 8001270:	697b      	ldr	r3, [r7, #20]
 8001272:	3318      	adds	r3, #24
 8001274:	011b      	lsls	r3, r3, #4
 8001276:	440b      	add	r3, r1
 8001278:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 800127a:	2300      	movs	r3, #0
 800127c:	e00e      	b.n	800129c <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800127e:	68fb      	ldr	r3, [r7, #12]
 8001280:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001282:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8001286:	68fb      	ldr	r3, [r7, #12]
 8001288:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 800128a:	2301      	movs	r3, #1
 800128c:	e006      	b.n	800129c <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800128e:	68fb      	ldr	r3, [r7, #12]
 8001290:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001292:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8001296:	68fb      	ldr	r3, [r7, #12]
 8001298:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800129a:	2301      	movs	r3, #1
  }
}
 800129c:	4618      	mov	r0, r3
 800129e:	3724      	adds	r7, #36	@ 0x24
 80012a0:	46bd      	mov	sp, r7
 80012a2:	bc80      	pop	{r7}
 80012a4:	4770      	bx	lr

080012a6 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 80012a6:	b480      	push	{r7}
 80012a8:	b085      	sub	sp, #20
 80012aa:	af00      	add	r7, sp, #0
 80012ac:	6078      	str	r0, [r7, #4]
 80012ae:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80012b6:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 80012b8:	7bfb      	ldrb	r3, [r7, #15]
 80012ba:	2b01      	cmp	r3, #1
 80012bc:	d002      	beq.n	80012c4 <HAL_CAN_ActivateNotification+0x1e>
 80012be:	7bfb      	ldrb	r3, [r7, #15]
 80012c0:	2b02      	cmp	r3, #2
 80012c2:	d109      	bne.n	80012d8 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	6959      	ldr	r1, [r3, #20]
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	683a      	ldr	r2, [r7, #0]
 80012d0:	430a      	orrs	r2, r1
 80012d2:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 80012d4:	2300      	movs	r3, #0
 80012d6:	e006      	b.n	80012e6 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80012dc:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80012e4:	2301      	movs	r3, #1
  }
}
 80012e6:	4618      	mov	r0, r3
 80012e8:	3714      	adds	r7, #20
 80012ea:	46bd      	mov	sp, r7
 80012ec:	bc80      	pop	{r7}
 80012ee:	4770      	bx	lr

080012f0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80012f0:	b480      	push	{r7}
 80012f2:	b085      	sub	sp, #20
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	f003 0307 	and.w	r3, r3, #7
 80012fe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001300:	4b0c      	ldr	r3, [pc, #48]	@ (8001334 <__NVIC_SetPriorityGrouping+0x44>)
 8001302:	68db      	ldr	r3, [r3, #12]
 8001304:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001306:	68ba      	ldr	r2, [r7, #8]
 8001308:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800130c:	4013      	ands	r3, r2
 800130e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001310:	68fb      	ldr	r3, [r7, #12]
 8001312:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001314:	68bb      	ldr	r3, [r7, #8]
 8001316:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001318:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800131c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001320:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001322:	4a04      	ldr	r2, [pc, #16]	@ (8001334 <__NVIC_SetPriorityGrouping+0x44>)
 8001324:	68bb      	ldr	r3, [r7, #8]
 8001326:	60d3      	str	r3, [r2, #12]
}
 8001328:	bf00      	nop
 800132a:	3714      	adds	r7, #20
 800132c:	46bd      	mov	sp, r7
 800132e:	bc80      	pop	{r7}
 8001330:	4770      	bx	lr
 8001332:	bf00      	nop
 8001334:	e000ed00 	.word	0xe000ed00

08001338 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001338:	b480      	push	{r7}
 800133a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800133c:	4b04      	ldr	r3, [pc, #16]	@ (8001350 <__NVIC_GetPriorityGrouping+0x18>)
 800133e:	68db      	ldr	r3, [r3, #12]
 8001340:	0a1b      	lsrs	r3, r3, #8
 8001342:	f003 0307 	and.w	r3, r3, #7
}
 8001346:	4618      	mov	r0, r3
 8001348:	46bd      	mov	sp, r7
 800134a:	bc80      	pop	{r7}
 800134c:	4770      	bx	lr
 800134e:	bf00      	nop
 8001350:	e000ed00 	.word	0xe000ed00

08001354 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001354:	b480      	push	{r7}
 8001356:	b083      	sub	sp, #12
 8001358:	af00      	add	r7, sp, #0
 800135a:	4603      	mov	r3, r0
 800135c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800135e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001362:	2b00      	cmp	r3, #0
 8001364:	db0b      	blt.n	800137e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001366:	79fb      	ldrb	r3, [r7, #7]
 8001368:	f003 021f 	and.w	r2, r3, #31
 800136c:	4906      	ldr	r1, [pc, #24]	@ (8001388 <__NVIC_EnableIRQ+0x34>)
 800136e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001372:	095b      	lsrs	r3, r3, #5
 8001374:	2001      	movs	r0, #1
 8001376:	fa00 f202 	lsl.w	r2, r0, r2
 800137a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800137e:	bf00      	nop
 8001380:	370c      	adds	r7, #12
 8001382:	46bd      	mov	sp, r7
 8001384:	bc80      	pop	{r7}
 8001386:	4770      	bx	lr
 8001388:	e000e100 	.word	0xe000e100

0800138c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800138c:	b480      	push	{r7}
 800138e:	b083      	sub	sp, #12
 8001390:	af00      	add	r7, sp, #0
 8001392:	4603      	mov	r3, r0
 8001394:	6039      	str	r1, [r7, #0]
 8001396:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001398:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800139c:	2b00      	cmp	r3, #0
 800139e:	db0a      	blt.n	80013b6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013a0:	683b      	ldr	r3, [r7, #0]
 80013a2:	b2da      	uxtb	r2, r3
 80013a4:	490c      	ldr	r1, [pc, #48]	@ (80013d8 <__NVIC_SetPriority+0x4c>)
 80013a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013aa:	0112      	lsls	r2, r2, #4
 80013ac:	b2d2      	uxtb	r2, r2
 80013ae:	440b      	add	r3, r1
 80013b0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80013b4:	e00a      	b.n	80013cc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013b6:	683b      	ldr	r3, [r7, #0]
 80013b8:	b2da      	uxtb	r2, r3
 80013ba:	4908      	ldr	r1, [pc, #32]	@ (80013dc <__NVIC_SetPriority+0x50>)
 80013bc:	79fb      	ldrb	r3, [r7, #7]
 80013be:	f003 030f 	and.w	r3, r3, #15
 80013c2:	3b04      	subs	r3, #4
 80013c4:	0112      	lsls	r2, r2, #4
 80013c6:	b2d2      	uxtb	r2, r2
 80013c8:	440b      	add	r3, r1
 80013ca:	761a      	strb	r2, [r3, #24]
}
 80013cc:	bf00      	nop
 80013ce:	370c      	adds	r7, #12
 80013d0:	46bd      	mov	sp, r7
 80013d2:	bc80      	pop	{r7}
 80013d4:	4770      	bx	lr
 80013d6:	bf00      	nop
 80013d8:	e000e100 	.word	0xe000e100
 80013dc:	e000ed00 	.word	0xe000ed00

080013e0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80013e0:	b480      	push	{r7}
 80013e2:	b089      	sub	sp, #36	@ 0x24
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	60f8      	str	r0, [r7, #12]
 80013e8:	60b9      	str	r1, [r7, #8]
 80013ea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80013ec:	68fb      	ldr	r3, [r7, #12]
 80013ee:	f003 0307 	and.w	r3, r3, #7
 80013f2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80013f4:	69fb      	ldr	r3, [r7, #28]
 80013f6:	f1c3 0307 	rsb	r3, r3, #7
 80013fa:	2b04      	cmp	r3, #4
 80013fc:	bf28      	it	cs
 80013fe:	2304      	movcs	r3, #4
 8001400:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001402:	69fb      	ldr	r3, [r7, #28]
 8001404:	3304      	adds	r3, #4
 8001406:	2b06      	cmp	r3, #6
 8001408:	d902      	bls.n	8001410 <NVIC_EncodePriority+0x30>
 800140a:	69fb      	ldr	r3, [r7, #28]
 800140c:	3b03      	subs	r3, #3
 800140e:	e000      	b.n	8001412 <NVIC_EncodePriority+0x32>
 8001410:	2300      	movs	r3, #0
 8001412:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001414:	f04f 32ff 	mov.w	r2, #4294967295
 8001418:	69bb      	ldr	r3, [r7, #24]
 800141a:	fa02 f303 	lsl.w	r3, r2, r3
 800141e:	43da      	mvns	r2, r3
 8001420:	68bb      	ldr	r3, [r7, #8]
 8001422:	401a      	ands	r2, r3
 8001424:	697b      	ldr	r3, [r7, #20]
 8001426:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001428:	f04f 31ff 	mov.w	r1, #4294967295
 800142c:	697b      	ldr	r3, [r7, #20]
 800142e:	fa01 f303 	lsl.w	r3, r1, r3
 8001432:	43d9      	mvns	r1, r3
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001438:	4313      	orrs	r3, r2
         );
}
 800143a:	4618      	mov	r0, r3
 800143c:	3724      	adds	r7, #36	@ 0x24
 800143e:	46bd      	mov	sp, r7
 8001440:	bc80      	pop	{r7}
 8001442:	4770      	bx	lr

08001444 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001444:	b580      	push	{r7, lr}
 8001446:	b082      	sub	sp, #8
 8001448:	af00      	add	r7, sp, #0
 800144a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	3b01      	subs	r3, #1
 8001450:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001454:	d301      	bcc.n	800145a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001456:	2301      	movs	r3, #1
 8001458:	e00f      	b.n	800147a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800145a:	4a0a      	ldr	r2, [pc, #40]	@ (8001484 <SysTick_Config+0x40>)
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	3b01      	subs	r3, #1
 8001460:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001462:	210f      	movs	r1, #15
 8001464:	f04f 30ff 	mov.w	r0, #4294967295
 8001468:	f7ff ff90 	bl	800138c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800146c:	4b05      	ldr	r3, [pc, #20]	@ (8001484 <SysTick_Config+0x40>)
 800146e:	2200      	movs	r2, #0
 8001470:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001472:	4b04      	ldr	r3, [pc, #16]	@ (8001484 <SysTick_Config+0x40>)
 8001474:	2207      	movs	r2, #7
 8001476:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001478:	2300      	movs	r3, #0
}
 800147a:	4618      	mov	r0, r3
 800147c:	3708      	adds	r7, #8
 800147e:	46bd      	mov	sp, r7
 8001480:	bd80      	pop	{r7, pc}
 8001482:	bf00      	nop
 8001484:	e000e010 	.word	0xe000e010

08001488 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001488:	b580      	push	{r7, lr}
 800148a:	b082      	sub	sp, #8
 800148c:	af00      	add	r7, sp, #0
 800148e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001490:	6878      	ldr	r0, [r7, #4]
 8001492:	f7ff ff2d 	bl	80012f0 <__NVIC_SetPriorityGrouping>
}
 8001496:	bf00      	nop
 8001498:	3708      	adds	r7, #8
 800149a:	46bd      	mov	sp, r7
 800149c:	bd80      	pop	{r7, pc}

0800149e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800149e:	b580      	push	{r7, lr}
 80014a0:	b086      	sub	sp, #24
 80014a2:	af00      	add	r7, sp, #0
 80014a4:	4603      	mov	r3, r0
 80014a6:	60b9      	str	r1, [r7, #8]
 80014a8:	607a      	str	r2, [r7, #4]
 80014aa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80014ac:	2300      	movs	r3, #0
 80014ae:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80014b0:	f7ff ff42 	bl	8001338 <__NVIC_GetPriorityGrouping>
 80014b4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80014b6:	687a      	ldr	r2, [r7, #4]
 80014b8:	68b9      	ldr	r1, [r7, #8]
 80014ba:	6978      	ldr	r0, [r7, #20]
 80014bc:	f7ff ff90 	bl	80013e0 <NVIC_EncodePriority>
 80014c0:	4602      	mov	r2, r0
 80014c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80014c6:	4611      	mov	r1, r2
 80014c8:	4618      	mov	r0, r3
 80014ca:	f7ff ff5f 	bl	800138c <__NVIC_SetPriority>
}
 80014ce:	bf00      	nop
 80014d0:	3718      	adds	r7, #24
 80014d2:	46bd      	mov	sp, r7
 80014d4:	bd80      	pop	{r7, pc}

080014d6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80014d6:	b580      	push	{r7, lr}
 80014d8:	b082      	sub	sp, #8
 80014da:	af00      	add	r7, sp, #0
 80014dc:	4603      	mov	r3, r0
 80014de:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80014e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014e4:	4618      	mov	r0, r3
 80014e6:	f7ff ff35 	bl	8001354 <__NVIC_EnableIRQ>
}
 80014ea:	bf00      	nop
 80014ec:	3708      	adds	r7, #8
 80014ee:	46bd      	mov	sp, r7
 80014f0:	bd80      	pop	{r7, pc}

080014f2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80014f2:	b580      	push	{r7, lr}
 80014f4:	b082      	sub	sp, #8
 80014f6:	af00      	add	r7, sp, #0
 80014f8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80014fa:	6878      	ldr	r0, [r7, #4]
 80014fc:	f7ff ffa2 	bl	8001444 <SysTick_Config>
 8001500:	4603      	mov	r3, r0
}
 8001502:	4618      	mov	r0, r3
 8001504:	3708      	adds	r7, #8
 8001506:	46bd      	mov	sp, r7
 8001508:	bd80      	pop	{r7, pc}
	...

0800150c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800150c:	b480      	push	{r7}
 800150e:	b08b      	sub	sp, #44	@ 0x2c
 8001510:	af00      	add	r7, sp, #0
 8001512:	6078      	str	r0, [r7, #4]
 8001514:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001516:	2300      	movs	r3, #0
 8001518:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800151a:	2300      	movs	r3, #0
 800151c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800151e:	e169      	b.n	80017f4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001520:	2201      	movs	r2, #1
 8001522:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001524:	fa02 f303 	lsl.w	r3, r2, r3
 8001528:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800152a:	683b      	ldr	r3, [r7, #0]
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	69fa      	ldr	r2, [r7, #28]
 8001530:	4013      	ands	r3, r2
 8001532:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001534:	69ba      	ldr	r2, [r7, #24]
 8001536:	69fb      	ldr	r3, [r7, #28]
 8001538:	429a      	cmp	r2, r3
 800153a:	f040 8158 	bne.w	80017ee <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800153e:	683b      	ldr	r3, [r7, #0]
 8001540:	685b      	ldr	r3, [r3, #4]
 8001542:	4a9a      	ldr	r2, [pc, #616]	@ (80017ac <HAL_GPIO_Init+0x2a0>)
 8001544:	4293      	cmp	r3, r2
 8001546:	d05e      	beq.n	8001606 <HAL_GPIO_Init+0xfa>
 8001548:	4a98      	ldr	r2, [pc, #608]	@ (80017ac <HAL_GPIO_Init+0x2a0>)
 800154a:	4293      	cmp	r3, r2
 800154c:	d875      	bhi.n	800163a <HAL_GPIO_Init+0x12e>
 800154e:	4a98      	ldr	r2, [pc, #608]	@ (80017b0 <HAL_GPIO_Init+0x2a4>)
 8001550:	4293      	cmp	r3, r2
 8001552:	d058      	beq.n	8001606 <HAL_GPIO_Init+0xfa>
 8001554:	4a96      	ldr	r2, [pc, #600]	@ (80017b0 <HAL_GPIO_Init+0x2a4>)
 8001556:	4293      	cmp	r3, r2
 8001558:	d86f      	bhi.n	800163a <HAL_GPIO_Init+0x12e>
 800155a:	4a96      	ldr	r2, [pc, #600]	@ (80017b4 <HAL_GPIO_Init+0x2a8>)
 800155c:	4293      	cmp	r3, r2
 800155e:	d052      	beq.n	8001606 <HAL_GPIO_Init+0xfa>
 8001560:	4a94      	ldr	r2, [pc, #592]	@ (80017b4 <HAL_GPIO_Init+0x2a8>)
 8001562:	4293      	cmp	r3, r2
 8001564:	d869      	bhi.n	800163a <HAL_GPIO_Init+0x12e>
 8001566:	4a94      	ldr	r2, [pc, #592]	@ (80017b8 <HAL_GPIO_Init+0x2ac>)
 8001568:	4293      	cmp	r3, r2
 800156a:	d04c      	beq.n	8001606 <HAL_GPIO_Init+0xfa>
 800156c:	4a92      	ldr	r2, [pc, #584]	@ (80017b8 <HAL_GPIO_Init+0x2ac>)
 800156e:	4293      	cmp	r3, r2
 8001570:	d863      	bhi.n	800163a <HAL_GPIO_Init+0x12e>
 8001572:	4a92      	ldr	r2, [pc, #584]	@ (80017bc <HAL_GPIO_Init+0x2b0>)
 8001574:	4293      	cmp	r3, r2
 8001576:	d046      	beq.n	8001606 <HAL_GPIO_Init+0xfa>
 8001578:	4a90      	ldr	r2, [pc, #576]	@ (80017bc <HAL_GPIO_Init+0x2b0>)
 800157a:	4293      	cmp	r3, r2
 800157c:	d85d      	bhi.n	800163a <HAL_GPIO_Init+0x12e>
 800157e:	2b12      	cmp	r3, #18
 8001580:	d82a      	bhi.n	80015d8 <HAL_GPIO_Init+0xcc>
 8001582:	2b12      	cmp	r3, #18
 8001584:	d859      	bhi.n	800163a <HAL_GPIO_Init+0x12e>
 8001586:	a201      	add	r2, pc, #4	@ (adr r2, 800158c <HAL_GPIO_Init+0x80>)
 8001588:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800158c:	08001607 	.word	0x08001607
 8001590:	080015e1 	.word	0x080015e1
 8001594:	080015f3 	.word	0x080015f3
 8001598:	08001635 	.word	0x08001635
 800159c:	0800163b 	.word	0x0800163b
 80015a0:	0800163b 	.word	0x0800163b
 80015a4:	0800163b 	.word	0x0800163b
 80015a8:	0800163b 	.word	0x0800163b
 80015ac:	0800163b 	.word	0x0800163b
 80015b0:	0800163b 	.word	0x0800163b
 80015b4:	0800163b 	.word	0x0800163b
 80015b8:	0800163b 	.word	0x0800163b
 80015bc:	0800163b 	.word	0x0800163b
 80015c0:	0800163b 	.word	0x0800163b
 80015c4:	0800163b 	.word	0x0800163b
 80015c8:	0800163b 	.word	0x0800163b
 80015cc:	0800163b 	.word	0x0800163b
 80015d0:	080015e9 	.word	0x080015e9
 80015d4:	080015fd 	.word	0x080015fd
 80015d8:	4a79      	ldr	r2, [pc, #484]	@ (80017c0 <HAL_GPIO_Init+0x2b4>)
 80015da:	4293      	cmp	r3, r2
 80015dc:	d013      	beq.n	8001606 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80015de:	e02c      	b.n	800163a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80015e0:	683b      	ldr	r3, [r7, #0]
 80015e2:	68db      	ldr	r3, [r3, #12]
 80015e4:	623b      	str	r3, [r7, #32]
          break;
 80015e6:	e029      	b.n	800163c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80015e8:	683b      	ldr	r3, [r7, #0]
 80015ea:	68db      	ldr	r3, [r3, #12]
 80015ec:	3304      	adds	r3, #4
 80015ee:	623b      	str	r3, [r7, #32]
          break;
 80015f0:	e024      	b.n	800163c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80015f2:	683b      	ldr	r3, [r7, #0]
 80015f4:	68db      	ldr	r3, [r3, #12]
 80015f6:	3308      	adds	r3, #8
 80015f8:	623b      	str	r3, [r7, #32]
          break;
 80015fa:	e01f      	b.n	800163c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80015fc:	683b      	ldr	r3, [r7, #0]
 80015fe:	68db      	ldr	r3, [r3, #12]
 8001600:	330c      	adds	r3, #12
 8001602:	623b      	str	r3, [r7, #32]
          break;
 8001604:	e01a      	b.n	800163c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001606:	683b      	ldr	r3, [r7, #0]
 8001608:	689b      	ldr	r3, [r3, #8]
 800160a:	2b00      	cmp	r3, #0
 800160c:	d102      	bne.n	8001614 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800160e:	2304      	movs	r3, #4
 8001610:	623b      	str	r3, [r7, #32]
          break;
 8001612:	e013      	b.n	800163c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001614:	683b      	ldr	r3, [r7, #0]
 8001616:	689b      	ldr	r3, [r3, #8]
 8001618:	2b01      	cmp	r3, #1
 800161a:	d105      	bne.n	8001628 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800161c:	2308      	movs	r3, #8
 800161e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	69fa      	ldr	r2, [r7, #28]
 8001624:	611a      	str	r2, [r3, #16]
          break;
 8001626:	e009      	b.n	800163c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001628:	2308      	movs	r3, #8
 800162a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	69fa      	ldr	r2, [r7, #28]
 8001630:	615a      	str	r2, [r3, #20]
          break;
 8001632:	e003      	b.n	800163c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001634:	2300      	movs	r3, #0
 8001636:	623b      	str	r3, [r7, #32]
          break;
 8001638:	e000      	b.n	800163c <HAL_GPIO_Init+0x130>
          break;
 800163a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800163c:	69bb      	ldr	r3, [r7, #24]
 800163e:	2bff      	cmp	r3, #255	@ 0xff
 8001640:	d801      	bhi.n	8001646 <HAL_GPIO_Init+0x13a>
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	e001      	b.n	800164a <HAL_GPIO_Init+0x13e>
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	3304      	adds	r3, #4
 800164a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800164c:	69bb      	ldr	r3, [r7, #24]
 800164e:	2bff      	cmp	r3, #255	@ 0xff
 8001650:	d802      	bhi.n	8001658 <HAL_GPIO_Init+0x14c>
 8001652:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001654:	009b      	lsls	r3, r3, #2
 8001656:	e002      	b.n	800165e <HAL_GPIO_Init+0x152>
 8001658:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800165a:	3b08      	subs	r3, #8
 800165c:	009b      	lsls	r3, r3, #2
 800165e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001660:	697b      	ldr	r3, [r7, #20]
 8001662:	681a      	ldr	r2, [r3, #0]
 8001664:	210f      	movs	r1, #15
 8001666:	693b      	ldr	r3, [r7, #16]
 8001668:	fa01 f303 	lsl.w	r3, r1, r3
 800166c:	43db      	mvns	r3, r3
 800166e:	401a      	ands	r2, r3
 8001670:	6a39      	ldr	r1, [r7, #32]
 8001672:	693b      	ldr	r3, [r7, #16]
 8001674:	fa01 f303 	lsl.w	r3, r1, r3
 8001678:	431a      	orrs	r2, r3
 800167a:	697b      	ldr	r3, [r7, #20]
 800167c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800167e:	683b      	ldr	r3, [r7, #0]
 8001680:	685b      	ldr	r3, [r3, #4]
 8001682:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001686:	2b00      	cmp	r3, #0
 8001688:	f000 80b1 	beq.w	80017ee <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800168c:	4b4d      	ldr	r3, [pc, #308]	@ (80017c4 <HAL_GPIO_Init+0x2b8>)
 800168e:	699b      	ldr	r3, [r3, #24]
 8001690:	4a4c      	ldr	r2, [pc, #304]	@ (80017c4 <HAL_GPIO_Init+0x2b8>)
 8001692:	f043 0301 	orr.w	r3, r3, #1
 8001696:	6193      	str	r3, [r2, #24]
 8001698:	4b4a      	ldr	r3, [pc, #296]	@ (80017c4 <HAL_GPIO_Init+0x2b8>)
 800169a:	699b      	ldr	r3, [r3, #24]
 800169c:	f003 0301 	and.w	r3, r3, #1
 80016a0:	60bb      	str	r3, [r7, #8]
 80016a2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80016a4:	4a48      	ldr	r2, [pc, #288]	@ (80017c8 <HAL_GPIO_Init+0x2bc>)
 80016a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016a8:	089b      	lsrs	r3, r3, #2
 80016aa:	3302      	adds	r3, #2
 80016ac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80016b0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80016b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016b4:	f003 0303 	and.w	r3, r3, #3
 80016b8:	009b      	lsls	r3, r3, #2
 80016ba:	220f      	movs	r2, #15
 80016bc:	fa02 f303 	lsl.w	r3, r2, r3
 80016c0:	43db      	mvns	r3, r3
 80016c2:	68fa      	ldr	r2, [r7, #12]
 80016c4:	4013      	ands	r3, r2
 80016c6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	4a40      	ldr	r2, [pc, #256]	@ (80017cc <HAL_GPIO_Init+0x2c0>)
 80016cc:	4293      	cmp	r3, r2
 80016ce:	d013      	beq.n	80016f8 <HAL_GPIO_Init+0x1ec>
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	4a3f      	ldr	r2, [pc, #252]	@ (80017d0 <HAL_GPIO_Init+0x2c4>)
 80016d4:	4293      	cmp	r3, r2
 80016d6:	d00d      	beq.n	80016f4 <HAL_GPIO_Init+0x1e8>
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	4a3e      	ldr	r2, [pc, #248]	@ (80017d4 <HAL_GPIO_Init+0x2c8>)
 80016dc:	4293      	cmp	r3, r2
 80016de:	d007      	beq.n	80016f0 <HAL_GPIO_Init+0x1e4>
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	4a3d      	ldr	r2, [pc, #244]	@ (80017d8 <HAL_GPIO_Init+0x2cc>)
 80016e4:	4293      	cmp	r3, r2
 80016e6:	d101      	bne.n	80016ec <HAL_GPIO_Init+0x1e0>
 80016e8:	2303      	movs	r3, #3
 80016ea:	e006      	b.n	80016fa <HAL_GPIO_Init+0x1ee>
 80016ec:	2304      	movs	r3, #4
 80016ee:	e004      	b.n	80016fa <HAL_GPIO_Init+0x1ee>
 80016f0:	2302      	movs	r3, #2
 80016f2:	e002      	b.n	80016fa <HAL_GPIO_Init+0x1ee>
 80016f4:	2301      	movs	r3, #1
 80016f6:	e000      	b.n	80016fa <HAL_GPIO_Init+0x1ee>
 80016f8:	2300      	movs	r3, #0
 80016fa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80016fc:	f002 0203 	and.w	r2, r2, #3
 8001700:	0092      	lsls	r2, r2, #2
 8001702:	4093      	lsls	r3, r2
 8001704:	68fa      	ldr	r2, [r7, #12]
 8001706:	4313      	orrs	r3, r2
 8001708:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800170a:	492f      	ldr	r1, [pc, #188]	@ (80017c8 <HAL_GPIO_Init+0x2bc>)
 800170c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800170e:	089b      	lsrs	r3, r3, #2
 8001710:	3302      	adds	r3, #2
 8001712:	68fa      	ldr	r2, [r7, #12]
 8001714:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001718:	683b      	ldr	r3, [r7, #0]
 800171a:	685b      	ldr	r3, [r3, #4]
 800171c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001720:	2b00      	cmp	r3, #0
 8001722:	d006      	beq.n	8001732 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001724:	4b2d      	ldr	r3, [pc, #180]	@ (80017dc <HAL_GPIO_Init+0x2d0>)
 8001726:	689a      	ldr	r2, [r3, #8]
 8001728:	492c      	ldr	r1, [pc, #176]	@ (80017dc <HAL_GPIO_Init+0x2d0>)
 800172a:	69bb      	ldr	r3, [r7, #24]
 800172c:	4313      	orrs	r3, r2
 800172e:	608b      	str	r3, [r1, #8]
 8001730:	e006      	b.n	8001740 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001732:	4b2a      	ldr	r3, [pc, #168]	@ (80017dc <HAL_GPIO_Init+0x2d0>)
 8001734:	689a      	ldr	r2, [r3, #8]
 8001736:	69bb      	ldr	r3, [r7, #24]
 8001738:	43db      	mvns	r3, r3
 800173a:	4928      	ldr	r1, [pc, #160]	@ (80017dc <HAL_GPIO_Init+0x2d0>)
 800173c:	4013      	ands	r3, r2
 800173e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001740:	683b      	ldr	r3, [r7, #0]
 8001742:	685b      	ldr	r3, [r3, #4]
 8001744:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001748:	2b00      	cmp	r3, #0
 800174a:	d006      	beq.n	800175a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800174c:	4b23      	ldr	r3, [pc, #140]	@ (80017dc <HAL_GPIO_Init+0x2d0>)
 800174e:	68da      	ldr	r2, [r3, #12]
 8001750:	4922      	ldr	r1, [pc, #136]	@ (80017dc <HAL_GPIO_Init+0x2d0>)
 8001752:	69bb      	ldr	r3, [r7, #24]
 8001754:	4313      	orrs	r3, r2
 8001756:	60cb      	str	r3, [r1, #12]
 8001758:	e006      	b.n	8001768 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800175a:	4b20      	ldr	r3, [pc, #128]	@ (80017dc <HAL_GPIO_Init+0x2d0>)
 800175c:	68da      	ldr	r2, [r3, #12]
 800175e:	69bb      	ldr	r3, [r7, #24]
 8001760:	43db      	mvns	r3, r3
 8001762:	491e      	ldr	r1, [pc, #120]	@ (80017dc <HAL_GPIO_Init+0x2d0>)
 8001764:	4013      	ands	r3, r2
 8001766:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001768:	683b      	ldr	r3, [r7, #0]
 800176a:	685b      	ldr	r3, [r3, #4]
 800176c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001770:	2b00      	cmp	r3, #0
 8001772:	d006      	beq.n	8001782 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001774:	4b19      	ldr	r3, [pc, #100]	@ (80017dc <HAL_GPIO_Init+0x2d0>)
 8001776:	685a      	ldr	r2, [r3, #4]
 8001778:	4918      	ldr	r1, [pc, #96]	@ (80017dc <HAL_GPIO_Init+0x2d0>)
 800177a:	69bb      	ldr	r3, [r7, #24]
 800177c:	4313      	orrs	r3, r2
 800177e:	604b      	str	r3, [r1, #4]
 8001780:	e006      	b.n	8001790 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001782:	4b16      	ldr	r3, [pc, #88]	@ (80017dc <HAL_GPIO_Init+0x2d0>)
 8001784:	685a      	ldr	r2, [r3, #4]
 8001786:	69bb      	ldr	r3, [r7, #24]
 8001788:	43db      	mvns	r3, r3
 800178a:	4914      	ldr	r1, [pc, #80]	@ (80017dc <HAL_GPIO_Init+0x2d0>)
 800178c:	4013      	ands	r3, r2
 800178e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001790:	683b      	ldr	r3, [r7, #0]
 8001792:	685b      	ldr	r3, [r3, #4]
 8001794:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001798:	2b00      	cmp	r3, #0
 800179a:	d021      	beq.n	80017e0 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800179c:	4b0f      	ldr	r3, [pc, #60]	@ (80017dc <HAL_GPIO_Init+0x2d0>)
 800179e:	681a      	ldr	r2, [r3, #0]
 80017a0:	490e      	ldr	r1, [pc, #56]	@ (80017dc <HAL_GPIO_Init+0x2d0>)
 80017a2:	69bb      	ldr	r3, [r7, #24]
 80017a4:	4313      	orrs	r3, r2
 80017a6:	600b      	str	r3, [r1, #0]
 80017a8:	e021      	b.n	80017ee <HAL_GPIO_Init+0x2e2>
 80017aa:	bf00      	nop
 80017ac:	10320000 	.word	0x10320000
 80017b0:	10310000 	.word	0x10310000
 80017b4:	10220000 	.word	0x10220000
 80017b8:	10210000 	.word	0x10210000
 80017bc:	10120000 	.word	0x10120000
 80017c0:	10110000 	.word	0x10110000
 80017c4:	40021000 	.word	0x40021000
 80017c8:	40010000 	.word	0x40010000
 80017cc:	40010800 	.word	0x40010800
 80017d0:	40010c00 	.word	0x40010c00
 80017d4:	40011000 	.word	0x40011000
 80017d8:	40011400 	.word	0x40011400
 80017dc:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80017e0:	4b0b      	ldr	r3, [pc, #44]	@ (8001810 <HAL_GPIO_Init+0x304>)
 80017e2:	681a      	ldr	r2, [r3, #0]
 80017e4:	69bb      	ldr	r3, [r7, #24]
 80017e6:	43db      	mvns	r3, r3
 80017e8:	4909      	ldr	r1, [pc, #36]	@ (8001810 <HAL_GPIO_Init+0x304>)
 80017ea:	4013      	ands	r3, r2
 80017ec:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80017ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017f0:	3301      	adds	r3, #1
 80017f2:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80017f4:	683b      	ldr	r3, [r7, #0]
 80017f6:	681a      	ldr	r2, [r3, #0]
 80017f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017fa:	fa22 f303 	lsr.w	r3, r2, r3
 80017fe:	2b00      	cmp	r3, #0
 8001800:	f47f ae8e 	bne.w	8001520 <HAL_GPIO_Init+0x14>
  }
}
 8001804:	bf00      	nop
 8001806:	bf00      	nop
 8001808:	372c      	adds	r7, #44	@ 0x2c
 800180a:	46bd      	mov	sp, r7
 800180c:	bc80      	pop	{r7}
 800180e:	4770      	bx	lr
 8001810:	40010400 	.word	0x40010400

08001814 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001814:	b480      	push	{r7}
 8001816:	b083      	sub	sp, #12
 8001818:	af00      	add	r7, sp, #0
 800181a:	6078      	str	r0, [r7, #4]
 800181c:	460b      	mov	r3, r1
 800181e:	807b      	strh	r3, [r7, #2]
 8001820:	4613      	mov	r3, r2
 8001822:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001824:	787b      	ldrb	r3, [r7, #1]
 8001826:	2b00      	cmp	r3, #0
 8001828:	d003      	beq.n	8001832 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800182a:	887a      	ldrh	r2, [r7, #2]
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001830:	e003      	b.n	800183a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001832:	887b      	ldrh	r3, [r7, #2]
 8001834:	041a      	lsls	r2, r3, #16
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	611a      	str	r2, [r3, #16]
}
 800183a:	bf00      	nop
 800183c:	370c      	adds	r7, #12
 800183e:	46bd      	mov	sp, r7
 8001840:	bc80      	pop	{r7}
 8001842:	4770      	bx	lr

08001844 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001844:	b480      	push	{r7}
 8001846:	b085      	sub	sp, #20
 8001848:	af00      	add	r7, sp, #0
 800184a:	6078      	str	r0, [r7, #4]
 800184c:	460b      	mov	r3, r1
 800184e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	68db      	ldr	r3, [r3, #12]
 8001854:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001856:	887a      	ldrh	r2, [r7, #2]
 8001858:	68fb      	ldr	r3, [r7, #12]
 800185a:	4013      	ands	r3, r2
 800185c:	041a      	lsls	r2, r3, #16
 800185e:	68fb      	ldr	r3, [r7, #12]
 8001860:	43d9      	mvns	r1, r3
 8001862:	887b      	ldrh	r3, [r7, #2]
 8001864:	400b      	ands	r3, r1
 8001866:	431a      	orrs	r2, r3
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	611a      	str	r2, [r3, #16]
}
 800186c:	bf00      	nop
 800186e:	3714      	adds	r7, #20
 8001870:	46bd      	mov	sp, r7
 8001872:	bc80      	pop	{r7}
 8001874:	4770      	bx	lr
	...

08001878 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001878:	b580      	push	{r7, lr}
 800187a:	b086      	sub	sp, #24
 800187c:	af00      	add	r7, sp, #0
 800187e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	2b00      	cmp	r3, #0
 8001884:	d101      	bne.n	800188a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001886:	2301      	movs	r3, #1
 8001888:	e272      	b.n	8001d70 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	f003 0301 	and.w	r3, r3, #1
 8001892:	2b00      	cmp	r3, #0
 8001894:	f000 8087 	beq.w	80019a6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001898:	4b92      	ldr	r3, [pc, #584]	@ (8001ae4 <HAL_RCC_OscConfig+0x26c>)
 800189a:	685b      	ldr	r3, [r3, #4]
 800189c:	f003 030c 	and.w	r3, r3, #12
 80018a0:	2b04      	cmp	r3, #4
 80018a2:	d00c      	beq.n	80018be <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80018a4:	4b8f      	ldr	r3, [pc, #572]	@ (8001ae4 <HAL_RCC_OscConfig+0x26c>)
 80018a6:	685b      	ldr	r3, [r3, #4]
 80018a8:	f003 030c 	and.w	r3, r3, #12
 80018ac:	2b08      	cmp	r3, #8
 80018ae:	d112      	bne.n	80018d6 <HAL_RCC_OscConfig+0x5e>
 80018b0:	4b8c      	ldr	r3, [pc, #560]	@ (8001ae4 <HAL_RCC_OscConfig+0x26c>)
 80018b2:	685b      	ldr	r3, [r3, #4]
 80018b4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80018b8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80018bc:	d10b      	bne.n	80018d6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80018be:	4b89      	ldr	r3, [pc, #548]	@ (8001ae4 <HAL_RCC_OscConfig+0x26c>)
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d06c      	beq.n	80019a4 <HAL_RCC_OscConfig+0x12c>
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	685b      	ldr	r3, [r3, #4]
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d168      	bne.n	80019a4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80018d2:	2301      	movs	r3, #1
 80018d4:	e24c      	b.n	8001d70 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	685b      	ldr	r3, [r3, #4]
 80018da:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80018de:	d106      	bne.n	80018ee <HAL_RCC_OscConfig+0x76>
 80018e0:	4b80      	ldr	r3, [pc, #512]	@ (8001ae4 <HAL_RCC_OscConfig+0x26c>)
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	4a7f      	ldr	r2, [pc, #508]	@ (8001ae4 <HAL_RCC_OscConfig+0x26c>)
 80018e6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80018ea:	6013      	str	r3, [r2, #0]
 80018ec:	e02e      	b.n	800194c <HAL_RCC_OscConfig+0xd4>
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	685b      	ldr	r3, [r3, #4]
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d10c      	bne.n	8001910 <HAL_RCC_OscConfig+0x98>
 80018f6:	4b7b      	ldr	r3, [pc, #492]	@ (8001ae4 <HAL_RCC_OscConfig+0x26c>)
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	4a7a      	ldr	r2, [pc, #488]	@ (8001ae4 <HAL_RCC_OscConfig+0x26c>)
 80018fc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001900:	6013      	str	r3, [r2, #0]
 8001902:	4b78      	ldr	r3, [pc, #480]	@ (8001ae4 <HAL_RCC_OscConfig+0x26c>)
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	4a77      	ldr	r2, [pc, #476]	@ (8001ae4 <HAL_RCC_OscConfig+0x26c>)
 8001908:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800190c:	6013      	str	r3, [r2, #0]
 800190e:	e01d      	b.n	800194c <HAL_RCC_OscConfig+0xd4>
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	685b      	ldr	r3, [r3, #4]
 8001914:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001918:	d10c      	bne.n	8001934 <HAL_RCC_OscConfig+0xbc>
 800191a:	4b72      	ldr	r3, [pc, #456]	@ (8001ae4 <HAL_RCC_OscConfig+0x26c>)
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	4a71      	ldr	r2, [pc, #452]	@ (8001ae4 <HAL_RCC_OscConfig+0x26c>)
 8001920:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001924:	6013      	str	r3, [r2, #0]
 8001926:	4b6f      	ldr	r3, [pc, #444]	@ (8001ae4 <HAL_RCC_OscConfig+0x26c>)
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	4a6e      	ldr	r2, [pc, #440]	@ (8001ae4 <HAL_RCC_OscConfig+0x26c>)
 800192c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001930:	6013      	str	r3, [r2, #0]
 8001932:	e00b      	b.n	800194c <HAL_RCC_OscConfig+0xd4>
 8001934:	4b6b      	ldr	r3, [pc, #428]	@ (8001ae4 <HAL_RCC_OscConfig+0x26c>)
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	4a6a      	ldr	r2, [pc, #424]	@ (8001ae4 <HAL_RCC_OscConfig+0x26c>)
 800193a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800193e:	6013      	str	r3, [r2, #0]
 8001940:	4b68      	ldr	r3, [pc, #416]	@ (8001ae4 <HAL_RCC_OscConfig+0x26c>)
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	4a67      	ldr	r2, [pc, #412]	@ (8001ae4 <HAL_RCC_OscConfig+0x26c>)
 8001946:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800194a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	685b      	ldr	r3, [r3, #4]
 8001950:	2b00      	cmp	r3, #0
 8001952:	d013      	beq.n	800197c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001954:	f7ff f9a2 	bl	8000c9c <HAL_GetTick>
 8001958:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800195a:	e008      	b.n	800196e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800195c:	f7ff f99e 	bl	8000c9c <HAL_GetTick>
 8001960:	4602      	mov	r2, r0
 8001962:	693b      	ldr	r3, [r7, #16]
 8001964:	1ad3      	subs	r3, r2, r3
 8001966:	2b64      	cmp	r3, #100	@ 0x64
 8001968:	d901      	bls.n	800196e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800196a:	2303      	movs	r3, #3
 800196c:	e200      	b.n	8001d70 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800196e:	4b5d      	ldr	r3, [pc, #372]	@ (8001ae4 <HAL_RCC_OscConfig+0x26c>)
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001976:	2b00      	cmp	r3, #0
 8001978:	d0f0      	beq.n	800195c <HAL_RCC_OscConfig+0xe4>
 800197a:	e014      	b.n	80019a6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800197c:	f7ff f98e 	bl	8000c9c <HAL_GetTick>
 8001980:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001982:	e008      	b.n	8001996 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001984:	f7ff f98a 	bl	8000c9c <HAL_GetTick>
 8001988:	4602      	mov	r2, r0
 800198a:	693b      	ldr	r3, [r7, #16]
 800198c:	1ad3      	subs	r3, r2, r3
 800198e:	2b64      	cmp	r3, #100	@ 0x64
 8001990:	d901      	bls.n	8001996 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001992:	2303      	movs	r3, #3
 8001994:	e1ec      	b.n	8001d70 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001996:	4b53      	ldr	r3, [pc, #332]	@ (8001ae4 <HAL_RCC_OscConfig+0x26c>)
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d1f0      	bne.n	8001984 <HAL_RCC_OscConfig+0x10c>
 80019a2:	e000      	b.n	80019a6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80019a4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	f003 0302 	and.w	r3, r3, #2
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d063      	beq.n	8001a7a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80019b2:	4b4c      	ldr	r3, [pc, #304]	@ (8001ae4 <HAL_RCC_OscConfig+0x26c>)
 80019b4:	685b      	ldr	r3, [r3, #4]
 80019b6:	f003 030c 	and.w	r3, r3, #12
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d00b      	beq.n	80019d6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80019be:	4b49      	ldr	r3, [pc, #292]	@ (8001ae4 <HAL_RCC_OscConfig+0x26c>)
 80019c0:	685b      	ldr	r3, [r3, #4]
 80019c2:	f003 030c 	and.w	r3, r3, #12
 80019c6:	2b08      	cmp	r3, #8
 80019c8:	d11c      	bne.n	8001a04 <HAL_RCC_OscConfig+0x18c>
 80019ca:	4b46      	ldr	r3, [pc, #280]	@ (8001ae4 <HAL_RCC_OscConfig+0x26c>)
 80019cc:	685b      	ldr	r3, [r3, #4]
 80019ce:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d116      	bne.n	8001a04 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80019d6:	4b43      	ldr	r3, [pc, #268]	@ (8001ae4 <HAL_RCC_OscConfig+0x26c>)
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	f003 0302 	and.w	r3, r3, #2
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d005      	beq.n	80019ee <HAL_RCC_OscConfig+0x176>
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	691b      	ldr	r3, [r3, #16]
 80019e6:	2b01      	cmp	r3, #1
 80019e8:	d001      	beq.n	80019ee <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80019ea:	2301      	movs	r3, #1
 80019ec:	e1c0      	b.n	8001d70 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80019ee:	4b3d      	ldr	r3, [pc, #244]	@ (8001ae4 <HAL_RCC_OscConfig+0x26c>)
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	695b      	ldr	r3, [r3, #20]
 80019fa:	00db      	lsls	r3, r3, #3
 80019fc:	4939      	ldr	r1, [pc, #228]	@ (8001ae4 <HAL_RCC_OscConfig+0x26c>)
 80019fe:	4313      	orrs	r3, r2
 8001a00:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001a02:	e03a      	b.n	8001a7a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	691b      	ldr	r3, [r3, #16]
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d020      	beq.n	8001a4e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001a0c:	4b36      	ldr	r3, [pc, #216]	@ (8001ae8 <HAL_RCC_OscConfig+0x270>)
 8001a0e:	2201      	movs	r2, #1
 8001a10:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a12:	f7ff f943 	bl	8000c9c <HAL_GetTick>
 8001a16:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a18:	e008      	b.n	8001a2c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001a1a:	f7ff f93f 	bl	8000c9c <HAL_GetTick>
 8001a1e:	4602      	mov	r2, r0
 8001a20:	693b      	ldr	r3, [r7, #16]
 8001a22:	1ad3      	subs	r3, r2, r3
 8001a24:	2b02      	cmp	r3, #2
 8001a26:	d901      	bls.n	8001a2c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001a28:	2303      	movs	r3, #3
 8001a2a:	e1a1      	b.n	8001d70 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a2c:	4b2d      	ldr	r3, [pc, #180]	@ (8001ae4 <HAL_RCC_OscConfig+0x26c>)
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	f003 0302 	and.w	r3, r3, #2
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d0f0      	beq.n	8001a1a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a38:	4b2a      	ldr	r3, [pc, #168]	@ (8001ae4 <HAL_RCC_OscConfig+0x26c>)
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	695b      	ldr	r3, [r3, #20]
 8001a44:	00db      	lsls	r3, r3, #3
 8001a46:	4927      	ldr	r1, [pc, #156]	@ (8001ae4 <HAL_RCC_OscConfig+0x26c>)
 8001a48:	4313      	orrs	r3, r2
 8001a4a:	600b      	str	r3, [r1, #0]
 8001a4c:	e015      	b.n	8001a7a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001a4e:	4b26      	ldr	r3, [pc, #152]	@ (8001ae8 <HAL_RCC_OscConfig+0x270>)
 8001a50:	2200      	movs	r2, #0
 8001a52:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a54:	f7ff f922 	bl	8000c9c <HAL_GetTick>
 8001a58:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001a5a:	e008      	b.n	8001a6e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001a5c:	f7ff f91e 	bl	8000c9c <HAL_GetTick>
 8001a60:	4602      	mov	r2, r0
 8001a62:	693b      	ldr	r3, [r7, #16]
 8001a64:	1ad3      	subs	r3, r2, r3
 8001a66:	2b02      	cmp	r3, #2
 8001a68:	d901      	bls.n	8001a6e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001a6a:	2303      	movs	r3, #3
 8001a6c:	e180      	b.n	8001d70 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001a6e:	4b1d      	ldr	r3, [pc, #116]	@ (8001ae4 <HAL_RCC_OscConfig+0x26c>)
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	f003 0302 	and.w	r3, r3, #2
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d1f0      	bne.n	8001a5c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	f003 0308 	and.w	r3, r3, #8
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d03a      	beq.n	8001afc <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	699b      	ldr	r3, [r3, #24]
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d019      	beq.n	8001ac2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001a8e:	4b17      	ldr	r3, [pc, #92]	@ (8001aec <HAL_RCC_OscConfig+0x274>)
 8001a90:	2201      	movs	r2, #1
 8001a92:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a94:	f7ff f902 	bl	8000c9c <HAL_GetTick>
 8001a98:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a9a:	e008      	b.n	8001aae <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001a9c:	f7ff f8fe 	bl	8000c9c <HAL_GetTick>
 8001aa0:	4602      	mov	r2, r0
 8001aa2:	693b      	ldr	r3, [r7, #16]
 8001aa4:	1ad3      	subs	r3, r2, r3
 8001aa6:	2b02      	cmp	r3, #2
 8001aa8:	d901      	bls.n	8001aae <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001aaa:	2303      	movs	r3, #3
 8001aac:	e160      	b.n	8001d70 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001aae:	4b0d      	ldr	r3, [pc, #52]	@ (8001ae4 <HAL_RCC_OscConfig+0x26c>)
 8001ab0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ab2:	f003 0302 	and.w	r3, r3, #2
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d0f0      	beq.n	8001a9c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001aba:	2001      	movs	r0, #1
 8001abc:	f000 fa9c 	bl	8001ff8 <RCC_Delay>
 8001ac0:	e01c      	b.n	8001afc <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001ac2:	4b0a      	ldr	r3, [pc, #40]	@ (8001aec <HAL_RCC_OscConfig+0x274>)
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ac8:	f7ff f8e8 	bl	8000c9c <HAL_GetTick>
 8001acc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001ace:	e00f      	b.n	8001af0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001ad0:	f7ff f8e4 	bl	8000c9c <HAL_GetTick>
 8001ad4:	4602      	mov	r2, r0
 8001ad6:	693b      	ldr	r3, [r7, #16]
 8001ad8:	1ad3      	subs	r3, r2, r3
 8001ada:	2b02      	cmp	r3, #2
 8001adc:	d908      	bls.n	8001af0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001ade:	2303      	movs	r3, #3
 8001ae0:	e146      	b.n	8001d70 <HAL_RCC_OscConfig+0x4f8>
 8001ae2:	bf00      	nop
 8001ae4:	40021000 	.word	0x40021000
 8001ae8:	42420000 	.word	0x42420000
 8001aec:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001af0:	4b92      	ldr	r3, [pc, #584]	@ (8001d3c <HAL_RCC_OscConfig+0x4c4>)
 8001af2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001af4:	f003 0302 	and.w	r3, r3, #2
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d1e9      	bne.n	8001ad0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	f003 0304 	and.w	r3, r3, #4
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	f000 80a6 	beq.w	8001c56 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001b0a:	2300      	movs	r3, #0
 8001b0c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001b0e:	4b8b      	ldr	r3, [pc, #556]	@ (8001d3c <HAL_RCC_OscConfig+0x4c4>)
 8001b10:	69db      	ldr	r3, [r3, #28]
 8001b12:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d10d      	bne.n	8001b36 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001b1a:	4b88      	ldr	r3, [pc, #544]	@ (8001d3c <HAL_RCC_OscConfig+0x4c4>)
 8001b1c:	69db      	ldr	r3, [r3, #28]
 8001b1e:	4a87      	ldr	r2, [pc, #540]	@ (8001d3c <HAL_RCC_OscConfig+0x4c4>)
 8001b20:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001b24:	61d3      	str	r3, [r2, #28]
 8001b26:	4b85      	ldr	r3, [pc, #532]	@ (8001d3c <HAL_RCC_OscConfig+0x4c4>)
 8001b28:	69db      	ldr	r3, [r3, #28]
 8001b2a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b2e:	60bb      	str	r3, [r7, #8]
 8001b30:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001b32:	2301      	movs	r3, #1
 8001b34:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b36:	4b82      	ldr	r3, [pc, #520]	@ (8001d40 <HAL_RCC_OscConfig+0x4c8>)
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d118      	bne.n	8001b74 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001b42:	4b7f      	ldr	r3, [pc, #508]	@ (8001d40 <HAL_RCC_OscConfig+0x4c8>)
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	4a7e      	ldr	r2, [pc, #504]	@ (8001d40 <HAL_RCC_OscConfig+0x4c8>)
 8001b48:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001b4c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001b4e:	f7ff f8a5 	bl	8000c9c <HAL_GetTick>
 8001b52:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b54:	e008      	b.n	8001b68 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001b56:	f7ff f8a1 	bl	8000c9c <HAL_GetTick>
 8001b5a:	4602      	mov	r2, r0
 8001b5c:	693b      	ldr	r3, [r7, #16]
 8001b5e:	1ad3      	subs	r3, r2, r3
 8001b60:	2b64      	cmp	r3, #100	@ 0x64
 8001b62:	d901      	bls.n	8001b68 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001b64:	2303      	movs	r3, #3
 8001b66:	e103      	b.n	8001d70 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b68:	4b75      	ldr	r3, [pc, #468]	@ (8001d40 <HAL_RCC_OscConfig+0x4c8>)
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d0f0      	beq.n	8001b56 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	68db      	ldr	r3, [r3, #12]
 8001b78:	2b01      	cmp	r3, #1
 8001b7a:	d106      	bne.n	8001b8a <HAL_RCC_OscConfig+0x312>
 8001b7c:	4b6f      	ldr	r3, [pc, #444]	@ (8001d3c <HAL_RCC_OscConfig+0x4c4>)
 8001b7e:	6a1b      	ldr	r3, [r3, #32]
 8001b80:	4a6e      	ldr	r2, [pc, #440]	@ (8001d3c <HAL_RCC_OscConfig+0x4c4>)
 8001b82:	f043 0301 	orr.w	r3, r3, #1
 8001b86:	6213      	str	r3, [r2, #32]
 8001b88:	e02d      	b.n	8001be6 <HAL_RCC_OscConfig+0x36e>
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	68db      	ldr	r3, [r3, #12]
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d10c      	bne.n	8001bac <HAL_RCC_OscConfig+0x334>
 8001b92:	4b6a      	ldr	r3, [pc, #424]	@ (8001d3c <HAL_RCC_OscConfig+0x4c4>)
 8001b94:	6a1b      	ldr	r3, [r3, #32]
 8001b96:	4a69      	ldr	r2, [pc, #420]	@ (8001d3c <HAL_RCC_OscConfig+0x4c4>)
 8001b98:	f023 0301 	bic.w	r3, r3, #1
 8001b9c:	6213      	str	r3, [r2, #32]
 8001b9e:	4b67      	ldr	r3, [pc, #412]	@ (8001d3c <HAL_RCC_OscConfig+0x4c4>)
 8001ba0:	6a1b      	ldr	r3, [r3, #32]
 8001ba2:	4a66      	ldr	r2, [pc, #408]	@ (8001d3c <HAL_RCC_OscConfig+0x4c4>)
 8001ba4:	f023 0304 	bic.w	r3, r3, #4
 8001ba8:	6213      	str	r3, [r2, #32]
 8001baa:	e01c      	b.n	8001be6 <HAL_RCC_OscConfig+0x36e>
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	68db      	ldr	r3, [r3, #12]
 8001bb0:	2b05      	cmp	r3, #5
 8001bb2:	d10c      	bne.n	8001bce <HAL_RCC_OscConfig+0x356>
 8001bb4:	4b61      	ldr	r3, [pc, #388]	@ (8001d3c <HAL_RCC_OscConfig+0x4c4>)
 8001bb6:	6a1b      	ldr	r3, [r3, #32]
 8001bb8:	4a60      	ldr	r2, [pc, #384]	@ (8001d3c <HAL_RCC_OscConfig+0x4c4>)
 8001bba:	f043 0304 	orr.w	r3, r3, #4
 8001bbe:	6213      	str	r3, [r2, #32]
 8001bc0:	4b5e      	ldr	r3, [pc, #376]	@ (8001d3c <HAL_RCC_OscConfig+0x4c4>)
 8001bc2:	6a1b      	ldr	r3, [r3, #32]
 8001bc4:	4a5d      	ldr	r2, [pc, #372]	@ (8001d3c <HAL_RCC_OscConfig+0x4c4>)
 8001bc6:	f043 0301 	orr.w	r3, r3, #1
 8001bca:	6213      	str	r3, [r2, #32]
 8001bcc:	e00b      	b.n	8001be6 <HAL_RCC_OscConfig+0x36e>
 8001bce:	4b5b      	ldr	r3, [pc, #364]	@ (8001d3c <HAL_RCC_OscConfig+0x4c4>)
 8001bd0:	6a1b      	ldr	r3, [r3, #32]
 8001bd2:	4a5a      	ldr	r2, [pc, #360]	@ (8001d3c <HAL_RCC_OscConfig+0x4c4>)
 8001bd4:	f023 0301 	bic.w	r3, r3, #1
 8001bd8:	6213      	str	r3, [r2, #32]
 8001bda:	4b58      	ldr	r3, [pc, #352]	@ (8001d3c <HAL_RCC_OscConfig+0x4c4>)
 8001bdc:	6a1b      	ldr	r3, [r3, #32]
 8001bde:	4a57      	ldr	r2, [pc, #348]	@ (8001d3c <HAL_RCC_OscConfig+0x4c4>)
 8001be0:	f023 0304 	bic.w	r3, r3, #4
 8001be4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	68db      	ldr	r3, [r3, #12]
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d015      	beq.n	8001c1a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001bee:	f7ff f855 	bl	8000c9c <HAL_GetTick>
 8001bf2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001bf4:	e00a      	b.n	8001c0c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001bf6:	f7ff f851 	bl	8000c9c <HAL_GetTick>
 8001bfa:	4602      	mov	r2, r0
 8001bfc:	693b      	ldr	r3, [r7, #16]
 8001bfe:	1ad3      	subs	r3, r2, r3
 8001c00:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001c04:	4293      	cmp	r3, r2
 8001c06:	d901      	bls.n	8001c0c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001c08:	2303      	movs	r3, #3
 8001c0a:	e0b1      	b.n	8001d70 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c0c:	4b4b      	ldr	r3, [pc, #300]	@ (8001d3c <HAL_RCC_OscConfig+0x4c4>)
 8001c0e:	6a1b      	ldr	r3, [r3, #32]
 8001c10:	f003 0302 	and.w	r3, r3, #2
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d0ee      	beq.n	8001bf6 <HAL_RCC_OscConfig+0x37e>
 8001c18:	e014      	b.n	8001c44 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c1a:	f7ff f83f 	bl	8000c9c <HAL_GetTick>
 8001c1e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001c20:	e00a      	b.n	8001c38 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001c22:	f7ff f83b 	bl	8000c9c <HAL_GetTick>
 8001c26:	4602      	mov	r2, r0
 8001c28:	693b      	ldr	r3, [r7, #16]
 8001c2a:	1ad3      	subs	r3, r2, r3
 8001c2c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001c30:	4293      	cmp	r3, r2
 8001c32:	d901      	bls.n	8001c38 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001c34:	2303      	movs	r3, #3
 8001c36:	e09b      	b.n	8001d70 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001c38:	4b40      	ldr	r3, [pc, #256]	@ (8001d3c <HAL_RCC_OscConfig+0x4c4>)
 8001c3a:	6a1b      	ldr	r3, [r3, #32]
 8001c3c:	f003 0302 	and.w	r3, r3, #2
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d1ee      	bne.n	8001c22 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001c44:	7dfb      	ldrb	r3, [r7, #23]
 8001c46:	2b01      	cmp	r3, #1
 8001c48:	d105      	bne.n	8001c56 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001c4a:	4b3c      	ldr	r3, [pc, #240]	@ (8001d3c <HAL_RCC_OscConfig+0x4c4>)
 8001c4c:	69db      	ldr	r3, [r3, #28]
 8001c4e:	4a3b      	ldr	r2, [pc, #236]	@ (8001d3c <HAL_RCC_OscConfig+0x4c4>)
 8001c50:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001c54:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	69db      	ldr	r3, [r3, #28]
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	f000 8087 	beq.w	8001d6e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001c60:	4b36      	ldr	r3, [pc, #216]	@ (8001d3c <HAL_RCC_OscConfig+0x4c4>)
 8001c62:	685b      	ldr	r3, [r3, #4]
 8001c64:	f003 030c 	and.w	r3, r3, #12
 8001c68:	2b08      	cmp	r3, #8
 8001c6a:	d061      	beq.n	8001d30 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	69db      	ldr	r3, [r3, #28]
 8001c70:	2b02      	cmp	r3, #2
 8001c72:	d146      	bne.n	8001d02 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c74:	4b33      	ldr	r3, [pc, #204]	@ (8001d44 <HAL_RCC_OscConfig+0x4cc>)
 8001c76:	2200      	movs	r2, #0
 8001c78:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c7a:	f7ff f80f 	bl	8000c9c <HAL_GetTick>
 8001c7e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c80:	e008      	b.n	8001c94 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c82:	f7ff f80b 	bl	8000c9c <HAL_GetTick>
 8001c86:	4602      	mov	r2, r0
 8001c88:	693b      	ldr	r3, [r7, #16]
 8001c8a:	1ad3      	subs	r3, r2, r3
 8001c8c:	2b02      	cmp	r3, #2
 8001c8e:	d901      	bls.n	8001c94 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001c90:	2303      	movs	r3, #3
 8001c92:	e06d      	b.n	8001d70 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c94:	4b29      	ldr	r3, [pc, #164]	@ (8001d3c <HAL_RCC_OscConfig+0x4c4>)
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d1f0      	bne.n	8001c82 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	6a1b      	ldr	r3, [r3, #32]
 8001ca4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001ca8:	d108      	bne.n	8001cbc <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001caa:	4b24      	ldr	r3, [pc, #144]	@ (8001d3c <HAL_RCC_OscConfig+0x4c4>)
 8001cac:	685b      	ldr	r3, [r3, #4]
 8001cae:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	689b      	ldr	r3, [r3, #8]
 8001cb6:	4921      	ldr	r1, [pc, #132]	@ (8001d3c <HAL_RCC_OscConfig+0x4c4>)
 8001cb8:	4313      	orrs	r3, r2
 8001cba:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001cbc:	4b1f      	ldr	r3, [pc, #124]	@ (8001d3c <HAL_RCC_OscConfig+0x4c4>)
 8001cbe:	685b      	ldr	r3, [r3, #4]
 8001cc0:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	6a19      	ldr	r1, [r3, #32]
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ccc:	430b      	orrs	r3, r1
 8001cce:	491b      	ldr	r1, [pc, #108]	@ (8001d3c <HAL_RCC_OscConfig+0x4c4>)
 8001cd0:	4313      	orrs	r3, r2
 8001cd2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001cd4:	4b1b      	ldr	r3, [pc, #108]	@ (8001d44 <HAL_RCC_OscConfig+0x4cc>)
 8001cd6:	2201      	movs	r2, #1
 8001cd8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cda:	f7fe ffdf 	bl	8000c9c <HAL_GetTick>
 8001cde:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001ce0:	e008      	b.n	8001cf4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ce2:	f7fe ffdb 	bl	8000c9c <HAL_GetTick>
 8001ce6:	4602      	mov	r2, r0
 8001ce8:	693b      	ldr	r3, [r7, #16]
 8001cea:	1ad3      	subs	r3, r2, r3
 8001cec:	2b02      	cmp	r3, #2
 8001cee:	d901      	bls.n	8001cf4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001cf0:	2303      	movs	r3, #3
 8001cf2:	e03d      	b.n	8001d70 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001cf4:	4b11      	ldr	r3, [pc, #68]	@ (8001d3c <HAL_RCC_OscConfig+0x4c4>)
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d0f0      	beq.n	8001ce2 <HAL_RCC_OscConfig+0x46a>
 8001d00:	e035      	b.n	8001d6e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d02:	4b10      	ldr	r3, [pc, #64]	@ (8001d44 <HAL_RCC_OscConfig+0x4cc>)
 8001d04:	2200      	movs	r2, #0
 8001d06:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d08:	f7fe ffc8 	bl	8000c9c <HAL_GetTick>
 8001d0c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d0e:	e008      	b.n	8001d22 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d10:	f7fe ffc4 	bl	8000c9c <HAL_GetTick>
 8001d14:	4602      	mov	r2, r0
 8001d16:	693b      	ldr	r3, [r7, #16]
 8001d18:	1ad3      	subs	r3, r2, r3
 8001d1a:	2b02      	cmp	r3, #2
 8001d1c:	d901      	bls.n	8001d22 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001d1e:	2303      	movs	r3, #3
 8001d20:	e026      	b.n	8001d70 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d22:	4b06      	ldr	r3, [pc, #24]	@ (8001d3c <HAL_RCC_OscConfig+0x4c4>)
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d1f0      	bne.n	8001d10 <HAL_RCC_OscConfig+0x498>
 8001d2e:	e01e      	b.n	8001d6e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	69db      	ldr	r3, [r3, #28]
 8001d34:	2b01      	cmp	r3, #1
 8001d36:	d107      	bne.n	8001d48 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001d38:	2301      	movs	r3, #1
 8001d3a:	e019      	b.n	8001d70 <HAL_RCC_OscConfig+0x4f8>
 8001d3c:	40021000 	.word	0x40021000
 8001d40:	40007000 	.word	0x40007000
 8001d44:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001d48:	4b0b      	ldr	r3, [pc, #44]	@ (8001d78 <HAL_RCC_OscConfig+0x500>)
 8001d4a:	685b      	ldr	r3, [r3, #4]
 8001d4c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d4e:	68fb      	ldr	r3, [r7, #12]
 8001d50:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	6a1b      	ldr	r3, [r3, #32]
 8001d58:	429a      	cmp	r2, r3
 8001d5a:	d106      	bne.n	8001d6a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d66:	429a      	cmp	r2, r3
 8001d68:	d001      	beq.n	8001d6e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001d6a:	2301      	movs	r3, #1
 8001d6c:	e000      	b.n	8001d70 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001d6e:	2300      	movs	r3, #0
}
 8001d70:	4618      	mov	r0, r3
 8001d72:	3718      	adds	r7, #24
 8001d74:	46bd      	mov	sp, r7
 8001d76:	bd80      	pop	{r7, pc}
 8001d78:	40021000 	.word	0x40021000

08001d7c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001d7c:	b580      	push	{r7, lr}
 8001d7e:	b084      	sub	sp, #16
 8001d80:	af00      	add	r7, sp, #0
 8001d82:	6078      	str	r0, [r7, #4]
 8001d84:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d101      	bne.n	8001d90 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001d8c:	2301      	movs	r3, #1
 8001d8e:	e0d0      	b.n	8001f32 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001d90:	4b6a      	ldr	r3, [pc, #424]	@ (8001f3c <HAL_RCC_ClockConfig+0x1c0>)
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	f003 0307 	and.w	r3, r3, #7
 8001d98:	683a      	ldr	r2, [r7, #0]
 8001d9a:	429a      	cmp	r2, r3
 8001d9c:	d910      	bls.n	8001dc0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d9e:	4b67      	ldr	r3, [pc, #412]	@ (8001f3c <HAL_RCC_ClockConfig+0x1c0>)
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	f023 0207 	bic.w	r2, r3, #7
 8001da6:	4965      	ldr	r1, [pc, #404]	@ (8001f3c <HAL_RCC_ClockConfig+0x1c0>)
 8001da8:	683b      	ldr	r3, [r7, #0]
 8001daa:	4313      	orrs	r3, r2
 8001dac:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001dae:	4b63      	ldr	r3, [pc, #396]	@ (8001f3c <HAL_RCC_ClockConfig+0x1c0>)
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	f003 0307 	and.w	r3, r3, #7
 8001db6:	683a      	ldr	r2, [r7, #0]
 8001db8:	429a      	cmp	r2, r3
 8001dba:	d001      	beq.n	8001dc0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001dbc:	2301      	movs	r3, #1
 8001dbe:	e0b8      	b.n	8001f32 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	f003 0302 	and.w	r3, r3, #2
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d020      	beq.n	8001e0e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	f003 0304 	and.w	r3, r3, #4
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d005      	beq.n	8001de4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001dd8:	4b59      	ldr	r3, [pc, #356]	@ (8001f40 <HAL_RCC_ClockConfig+0x1c4>)
 8001dda:	685b      	ldr	r3, [r3, #4]
 8001ddc:	4a58      	ldr	r2, [pc, #352]	@ (8001f40 <HAL_RCC_ClockConfig+0x1c4>)
 8001dde:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001de2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	f003 0308 	and.w	r3, r3, #8
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d005      	beq.n	8001dfc <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001df0:	4b53      	ldr	r3, [pc, #332]	@ (8001f40 <HAL_RCC_ClockConfig+0x1c4>)
 8001df2:	685b      	ldr	r3, [r3, #4]
 8001df4:	4a52      	ldr	r2, [pc, #328]	@ (8001f40 <HAL_RCC_ClockConfig+0x1c4>)
 8001df6:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8001dfa:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001dfc:	4b50      	ldr	r3, [pc, #320]	@ (8001f40 <HAL_RCC_ClockConfig+0x1c4>)
 8001dfe:	685b      	ldr	r3, [r3, #4]
 8001e00:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	689b      	ldr	r3, [r3, #8]
 8001e08:	494d      	ldr	r1, [pc, #308]	@ (8001f40 <HAL_RCC_ClockConfig+0x1c4>)
 8001e0a:	4313      	orrs	r3, r2
 8001e0c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	f003 0301 	and.w	r3, r3, #1
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d040      	beq.n	8001e9c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	685b      	ldr	r3, [r3, #4]
 8001e1e:	2b01      	cmp	r3, #1
 8001e20:	d107      	bne.n	8001e32 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e22:	4b47      	ldr	r3, [pc, #284]	@ (8001f40 <HAL_RCC_ClockConfig+0x1c4>)
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d115      	bne.n	8001e5a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001e2e:	2301      	movs	r3, #1
 8001e30:	e07f      	b.n	8001f32 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	685b      	ldr	r3, [r3, #4]
 8001e36:	2b02      	cmp	r3, #2
 8001e38:	d107      	bne.n	8001e4a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001e3a:	4b41      	ldr	r3, [pc, #260]	@ (8001f40 <HAL_RCC_ClockConfig+0x1c4>)
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d109      	bne.n	8001e5a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001e46:	2301      	movs	r3, #1
 8001e48:	e073      	b.n	8001f32 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e4a:	4b3d      	ldr	r3, [pc, #244]	@ (8001f40 <HAL_RCC_ClockConfig+0x1c4>)
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	f003 0302 	and.w	r3, r3, #2
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d101      	bne.n	8001e5a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001e56:	2301      	movs	r3, #1
 8001e58:	e06b      	b.n	8001f32 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001e5a:	4b39      	ldr	r3, [pc, #228]	@ (8001f40 <HAL_RCC_ClockConfig+0x1c4>)
 8001e5c:	685b      	ldr	r3, [r3, #4]
 8001e5e:	f023 0203 	bic.w	r2, r3, #3
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	685b      	ldr	r3, [r3, #4]
 8001e66:	4936      	ldr	r1, [pc, #216]	@ (8001f40 <HAL_RCC_ClockConfig+0x1c4>)
 8001e68:	4313      	orrs	r3, r2
 8001e6a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001e6c:	f7fe ff16 	bl	8000c9c <HAL_GetTick>
 8001e70:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e72:	e00a      	b.n	8001e8a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e74:	f7fe ff12 	bl	8000c9c <HAL_GetTick>
 8001e78:	4602      	mov	r2, r0
 8001e7a:	68fb      	ldr	r3, [r7, #12]
 8001e7c:	1ad3      	subs	r3, r2, r3
 8001e7e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e82:	4293      	cmp	r3, r2
 8001e84:	d901      	bls.n	8001e8a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001e86:	2303      	movs	r3, #3
 8001e88:	e053      	b.n	8001f32 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e8a:	4b2d      	ldr	r3, [pc, #180]	@ (8001f40 <HAL_RCC_ClockConfig+0x1c4>)
 8001e8c:	685b      	ldr	r3, [r3, #4]
 8001e8e:	f003 020c 	and.w	r2, r3, #12
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	685b      	ldr	r3, [r3, #4]
 8001e96:	009b      	lsls	r3, r3, #2
 8001e98:	429a      	cmp	r2, r3
 8001e9a:	d1eb      	bne.n	8001e74 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001e9c:	4b27      	ldr	r3, [pc, #156]	@ (8001f3c <HAL_RCC_ClockConfig+0x1c0>)
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	f003 0307 	and.w	r3, r3, #7
 8001ea4:	683a      	ldr	r2, [r7, #0]
 8001ea6:	429a      	cmp	r2, r3
 8001ea8:	d210      	bcs.n	8001ecc <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001eaa:	4b24      	ldr	r3, [pc, #144]	@ (8001f3c <HAL_RCC_ClockConfig+0x1c0>)
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	f023 0207 	bic.w	r2, r3, #7
 8001eb2:	4922      	ldr	r1, [pc, #136]	@ (8001f3c <HAL_RCC_ClockConfig+0x1c0>)
 8001eb4:	683b      	ldr	r3, [r7, #0]
 8001eb6:	4313      	orrs	r3, r2
 8001eb8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001eba:	4b20      	ldr	r3, [pc, #128]	@ (8001f3c <HAL_RCC_ClockConfig+0x1c0>)
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	f003 0307 	and.w	r3, r3, #7
 8001ec2:	683a      	ldr	r2, [r7, #0]
 8001ec4:	429a      	cmp	r2, r3
 8001ec6:	d001      	beq.n	8001ecc <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001ec8:	2301      	movs	r3, #1
 8001eca:	e032      	b.n	8001f32 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	f003 0304 	and.w	r3, r3, #4
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d008      	beq.n	8001eea <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001ed8:	4b19      	ldr	r3, [pc, #100]	@ (8001f40 <HAL_RCC_ClockConfig+0x1c4>)
 8001eda:	685b      	ldr	r3, [r3, #4]
 8001edc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	68db      	ldr	r3, [r3, #12]
 8001ee4:	4916      	ldr	r1, [pc, #88]	@ (8001f40 <HAL_RCC_ClockConfig+0x1c4>)
 8001ee6:	4313      	orrs	r3, r2
 8001ee8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	f003 0308 	and.w	r3, r3, #8
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d009      	beq.n	8001f0a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001ef6:	4b12      	ldr	r3, [pc, #72]	@ (8001f40 <HAL_RCC_ClockConfig+0x1c4>)
 8001ef8:	685b      	ldr	r3, [r3, #4]
 8001efa:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	691b      	ldr	r3, [r3, #16]
 8001f02:	00db      	lsls	r3, r3, #3
 8001f04:	490e      	ldr	r1, [pc, #56]	@ (8001f40 <HAL_RCC_ClockConfig+0x1c4>)
 8001f06:	4313      	orrs	r3, r2
 8001f08:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001f0a:	f000 f821 	bl	8001f50 <HAL_RCC_GetSysClockFreq>
 8001f0e:	4602      	mov	r2, r0
 8001f10:	4b0b      	ldr	r3, [pc, #44]	@ (8001f40 <HAL_RCC_ClockConfig+0x1c4>)
 8001f12:	685b      	ldr	r3, [r3, #4]
 8001f14:	091b      	lsrs	r3, r3, #4
 8001f16:	f003 030f 	and.w	r3, r3, #15
 8001f1a:	490a      	ldr	r1, [pc, #40]	@ (8001f44 <HAL_RCC_ClockConfig+0x1c8>)
 8001f1c:	5ccb      	ldrb	r3, [r1, r3]
 8001f1e:	fa22 f303 	lsr.w	r3, r2, r3
 8001f22:	4a09      	ldr	r2, [pc, #36]	@ (8001f48 <HAL_RCC_ClockConfig+0x1cc>)
 8001f24:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001f26:	4b09      	ldr	r3, [pc, #36]	@ (8001f4c <HAL_RCC_ClockConfig+0x1d0>)
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	4618      	mov	r0, r3
 8001f2c:	f7fe fe74 	bl	8000c18 <HAL_InitTick>

  return HAL_OK;
 8001f30:	2300      	movs	r3, #0
}
 8001f32:	4618      	mov	r0, r3
 8001f34:	3710      	adds	r7, #16
 8001f36:	46bd      	mov	sp, r7
 8001f38:	bd80      	pop	{r7, pc}
 8001f3a:	bf00      	nop
 8001f3c:	40022000 	.word	0x40022000
 8001f40:	40021000 	.word	0x40021000
 8001f44:	080037fc 	.word	0x080037fc
 8001f48:	20000008 	.word	0x20000008
 8001f4c:	2000000c 	.word	0x2000000c

08001f50 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001f50:	b480      	push	{r7}
 8001f52:	b087      	sub	sp, #28
 8001f54:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001f56:	2300      	movs	r3, #0
 8001f58:	60fb      	str	r3, [r7, #12]
 8001f5a:	2300      	movs	r3, #0
 8001f5c:	60bb      	str	r3, [r7, #8]
 8001f5e:	2300      	movs	r3, #0
 8001f60:	617b      	str	r3, [r7, #20]
 8001f62:	2300      	movs	r3, #0
 8001f64:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001f66:	2300      	movs	r3, #0
 8001f68:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001f6a:	4b1e      	ldr	r3, [pc, #120]	@ (8001fe4 <HAL_RCC_GetSysClockFreq+0x94>)
 8001f6c:	685b      	ldr	r3, [r3, #4]
 8001f6e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001f70:	68fb      	ldr	r3, [r7, #12]
 8001f72:	f003 030c 	and.w	r3, r3, #12
 8001f76:	2b04      	cmp	r3, #4
 8001f78:	d002      	beq.n	8001f80 <HAL_RCC_GetSysClockFreq+0x30>
 8001f7a:	2b08      	cmp	r3, #8
 8001f7c:	d003      	beq.n	8001f86 <HAL_RCC_GetSysClockFreq+0x36>
 8001f7e:	e027      	b.n	8001fd0 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001f80:	4b19      	ldr	r3, [pc, #100]	@ (8001fe8 <HAL_RCC_GetSysClockFreq+0x98>)
 8001f82:	613b      	str	r3, [r7, #16]
      break;
 8001f84:	e027      	b.n	8001fd6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001f86:	68fb      	ldr	r3, [r7, #12]
 8001f88:	0c9b      	lsrs	r3, r3, #18
 8001f8a:	f003 030f 	and.w	r3, r3, #15
 8001f8e:	4a17      	ldr	r2, [pc, #92]	@ (8001fec <HAL_RCC_GetSysClockFreq+0x9c>)
 8001f90:	5cd3      	ldrb	r3, [r2, r3]
 8001f92:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d010      	beq.n	8001fc0 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001f9e:	4b11      	ldr	r3, [pc, #68]	@ (8001fe4 <HAL_RCC_GetSysClockFreq+0x94>)
 8001fa0:	685b      	ldr	r3, [r3, #4]
 8001fa2:	0c5b      	lsrs	r3, r3, #17
 8001fa4:	f003 0301 	and.w	r3, r3, #1
 8001fa8:	4a11      	ldr	r2, [pc, #68]	@ (8001ff0 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001faa:	5cd3      	ldrb	r3, [r2, r3]
 8001fac:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	4a0d      	ldr	r2, [pc, #52]	@ (8001fe8 <HAL_RCC_GetSysClockFreq+0x98>)
 8001fb2:	fb03 f202 	mul.w	r2, r3, r2
 8001fb6:	68bb      	ldr	r3, [r7, #8]
 8001fb8:	fbb2 f3f3 	udiv	r3, r2, r3
 8001fbc:	617b      	str	r3, [r7, #20]
 8001fbe:	e004      	b.n	8001fca <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	4a0c      	ldr	r2, [pc, #48]	@ (8001ff4 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001fc4:	fb02 f303 	mul.w	r3, r2, r3
 8001fc8:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001fca:	697b      	ldr	r3, [r7, #20]
 8001fcc:	613b      	str	r3, [r7, #16]
      break;
 8001fce:	e002      	b.n	8001fd6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001fd0:	4b05      	ldr	r3, [pc, #20]	@ (8001fe8 <HAL_RCC_GetSysClockFreq+0x98>)
 8001fd2:	613b      	str	r3, [r7, #16]
      break;
 8001fd4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001fd6:	693b      	ldr	r3, [r7, #16]
}
 8001fd8:	4618      	mov	r0, r3
 8001fda:	371c      	adds	r7, #28
 8001fdc:	46bd      	mov	sp, r7
 8001fde:	bc80      	pop	{r7}
 8001fe0:	4770      	bx	lr
 8001fe2:	bf00      	nop
 8001fe4:	40021000 	.word	0x40021000
 8001fe8:	007a1200 	.word	0x007a1200
 8001fec:	0800380c 	.word	0x0800380c
 8001ff0:	0800381c 	.word	0x0800381c
 8001ff4:	003d0900 	.word	0x003d0900

08001ff8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001ff8:	b480      	push	{r7}
 8001ffa:	b085      	sub	sp, #20
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002000:	4b0a      	ldr	r3, [pc, #40]	@ (800202c <RCC_Delay+0x34>)
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	4a0a      	ldr	r2, [pc, #40]	@ (8002030 <RCC_Delay+0x38>)
 8002006:	fba2 2303 	umull	r2, r3, r2, r3
 800200a:	0a5b      	lsrs	r3, r3, #9
 800200c:	687a      	ldr	r2, [r7, #4]
 800200e:	fb02 f303 	mul.w	r3, r2, r3
 8002012:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002014:	bf00      	nop
  }
  while (Delay --);
 8002016:	68fb      	ldr	r3, [r7, #12]
 8002018:	1e5a      	subs	r2, r3, #1
 800201a:	60fa      	str	r2, [r7, #12]
 800201c:	2b00      	cmp	r3, #0
 800201e:	d1f9      	bne.n	8002014 <RCC_Delay+0x1c>
}
 8002020:	bf00      	nop
 8002022:	bf00      	nop
 8002024:	3714      	adds	r7, #20
 8002026:	46bd      	mov	sp, r7
 8002028:	bc80      	pop	{r7}
 800202a:	4770      	bx	lr
 800202c:	20000008 	.word	0x20000008
 8002030:	10624dd3 	.word	0x10624dd3

08002034 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002034:	b580      	push	{r7, lr}
 8002036:	b082      	sub	sp, #8
 8002038:	af00      	add	r7, sp, #0
 800203a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	2b00      	cmp	r3, #0
 8002040:	d101      	bne.n	8002046 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002042:	2301      	movs	r3, #1
 8002044:	e041      	b.n	80020ca <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800204c:	b2db      	uxtb	r3, r3
 800204e:	2b00      	cmp	r3, #0
 8002050:	d106      	bne.n	8002060 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	2200      	movs	r2, #0
 8002056:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800205a:	6878      	ldr	r0, [r7, #4]
 800205c:	f7fe fd7c 	bl	8000b58 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	2202      	movs	r2, #2
 8002064:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681a      	ldr	r2, [r3, #0]
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	3304      	adds	r3, #4
 8002070:	4619      	mov	r1, r3
 8002072:	4610      	mov	r0, r2
 8002074:	f000 fa5c 	bl	8002530 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	2201      	movs	r2, #1
 800207c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	2201      	movs	r2, #1
 8002084:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	2201      	movs	r2, #1
 800208c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	2201      	movs	r2, #1
 8002094:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	2201      	movs	r2, #1
 800209c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	2201      	movs	r2, #1
 80020a4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	2201      	movs	r2, #1
 80020ac:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	2201      	movs	r2, #1
 80020b4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	2201      	movs	r2, #1
 80020bc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	2201      	movs	r2, #1
 80020c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80020c8:	2300      	movs	r3, #0
}
 80020ca:	4618      	mov	r0, r3
 80020cc:	3708      	adds	r7, #8
 80020ce:	46bd      	mov	sp, r7
 80020d0:	bd80      	pop	{r7, pc}
	...

080020d4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80020d4:	b480      	push	{r7}
 80020d6:	b085      	sub	sp, #20
 80020d8:	af00      	add	r7, sp, #0
 80020da:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80020e2:	b2db      	uxtb	r3, r3
 80020e4:	2b01      	cmp	r3, #1
 80020e6:	d001      	beq.n	80020ec <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80020e8:	2301      	movs	r3, #1
 80020ea:	e03a      	b.n	8002162 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	2202      	movs	r2, #2
 80020f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	68da      	ldr	r2, [r3, #12]
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	f042 0201 	orr.w	r2, r2, #1
 8002102:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	4a18      	ldr	r2, [pc, #96]	@ (800216c <HAL_TIM_Base_Start_IT+0x98>)
 800210a:	4293      	cmp	r3, r2
 800210c:	d00e      	beq.n	800212c <HAL_TIM_Base_Start_IT+0x58>
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002116:	d009      	beq.n	800212c <HAL_TIM_Base_Start_IT+0x58>
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	4a14      	ldr	r2, [pc, #80]	@ (8002170 <HAL_TIM_Base_Start_IT+0x9c>)
 800211e:	4293      	cmp	r3, r2
 8002120:	d004      	beq.n	800212c <HAL_TIM_Base_Start_IT+0x58>
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	4a13      	ldr	r2, [pc, #76]	@ (8002174 <HAL_TIM_Base_Start_IT+0xa0>)
 8002128:	4293      	cmp	r3, r2
 800212a:	d111      	bne.n	8002150 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	689b      	ldr	r3, [r3, #8]
 8002132:	f003 0307 	and.w	r3, r3, #7
 8002136:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	2b06      	cmp	r3, #6
 800213c:	d010      	beq.n	8002160 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	681a      	ldr	r2, [r3, #0]
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	f042 0201 	orr.w	r2, r2, #1
 800214c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800214e:	e007      	b.n	8002160 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	681a      	ldr	r2, [r3, #0]
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	f042 0201 	orr.w	r2, r2, #1
 800215e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002160:	2300      	movs	r3, #0
}
 8002162:	4618      	mov	r0, r3
 8002164:	3714      	adds	r7, #20
 8002166:	46bd      	mov	sp, r7
 8002168:	bc80      	pop	{r7}
 800216a:	4770      	bx	lr
 800216c:	40012c00 	.word	0x40012c00
 8002170:	40000400 	.word	0x40000400
 8002174:	40000800 	.word	0x40000800

08002178 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002178:	b580      	push	{r7, lr}
 800217a:	b084      	sub	sp, #16
 800217c:	af00      	add	r7, sp, #0
 800217e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	68db      	ldr	r3, [r3, #12]
 8002186:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	691b      	ldr	r3, [r3, #16]
 800218e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002190:	68bb      	ldr	r3, [r7, #8]
 8002192:	f003 0302 	and.w	r3, r3, #2
 8002196:	2b00      	cmp	r3, #0
 8002198:	d020      	beq.n	80021dc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	f003 0302 	and.w	r3, r3, #2
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d01b      	beq.n	80021dc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	f06f 0202 	mvn.w	r2, #2
 80021ac:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	2201      	movs	r2, #1
 80021b2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	699b      	ldr	r3, [r3, #24]
 80021ba:	f003 0303 	and.w	r3, r3, #3
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d003      	beq.n	80021ca <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80021c2:	6878      	ldr	r0, [r7, #4]
 80021c4:	f000 f998 	bl	80024f8 <HAL_TIM_IC_CaptureCallback>
 80021c8:	e005      	b.n	80021d6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80021ca:	6878      	ldr	r0, [r7, #4]
 80021cc:	f000 f98b 	bl	80024e6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80021d0:	6878      	ldr	r0, [r7, #4]
 80021d2:	f000 f99a 	bl	800250a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	2200      	movs	r2, #0
 80021da:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80021dc:	68bb      	ldr	r3, [r7, #8]
 80021de:	f003 0304 	and.w	r3, r3, #4
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d020      	beq.n	8002228 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	f003 0304 	and.w	r3, r3, #4
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d01b      	beq.n	8002228 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	f06f 0204 	mvn.w	r2, #4
 80021f8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	2202      	movs	r2, #2
 80021fe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	699b      	ldr	r3, [r3, #24]
 8002206:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800220a:	2b00      	cmp	r3, #0
 800220c:	d003      	beq.n	8002216 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800220e:	6878      	ldr	r0, [r7, #4]
 8002210:	f000 f972 	bl	80024f8 <HAL_TIM_IC_CaptureCallback>
 8002214:	e005      	b.n	8002222 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002216:	6878      	ldr	r0, [r7, #4]
 8002218:	f000 f965 	bl	80024e6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800221c:	6878      	ldr	r0, [r7, #4]
 800221e:	f000 f974 	bl	800250a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	2200      	movs	r2, #0
 8002226:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002228:	68bb      	ldr	r3, [r7, #8]
 800222a:	f003 0308 	and.w	r3, r3, #8
 800222e:	2b00      	cmp	r3, #0
 8002230:	d020      	beq.n	8002274 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	f003 0308 	and.w	r3, r3, #8
 8002238:	2b00      	cmp	r3, #0
 800223a:	d01b      	beq.n	8002274 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	f06f 0208 	mvn.w	r2, #8
 8002244:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	2204      	movs	r2, #4
 800224a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	69db      	ldr	r3, [r3, #28]
 8002252:	f003 0303 	and.w	r3, r3, #3
 8002256:	2b00      	cmp	r3, #0
 8002258:	d003      	beq.n	8002262 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800225a:	6878      	ldr	r0, [r7, #4]
 800225c:	f000 f94c 	bl	80024f8 <HAL_TIM_IC_CaptureCallback>
 8002260:	e005      	b.n	800226e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002262:	6878      	ldr	r0, [r7, #4]
 8002264:	f000 f93f 	bl	80024e6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002268:	6878      	ldr	r0, [r7, #4]
 800226a:	f000 f94e 	bl	800250a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	2200      	movs	r2, #0
 8002272:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002274:	68bb      	ldr	r3, [r7, #8]
 8002276:	f003 0310 	and.w	r3, r3, #16
 800227a:	2b00      	cmp	r3, #0
 800227c:	d020      	beq.n	80022c0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	f003 0310 	and.w	r3, r3, #16
 8002284:	2b00      	cmp	r3, #0
 8002286:	d01b      	beq.n	80022c0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	f06f 0210 	mvn.w	r2, #16
 8002290:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	2208      	movs	r2, #8
 8002296:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	69db      	ldr	r3, [r3, #28]
 800229e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d003      	beq.n	80022ae <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80022a6:	6878      	ldr	r0, [r7, #4]
 80022a8:	f000 f926 	bl	80024f8 <HAL_TIM_IC_CaptureCallback>
 80022ac:	e005      	b.n	80022ba <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80022ae:	6878      	ldr	r0, [r7, #4]
 80022b0:	f000 f919 	bl	80024e6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80022b4:	6878      	ldr	r0, [r7, #4]
 80022b6:	f000 f928 	bl	800250a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	2200      	movs	r2, #0
 80022be:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80022c0:	68bb      	ldr	r3, [r7, #8]
 80022c2:	f003 0301 	and.w	r3, r3, #1
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d00c      	beq.n	80022e4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	f003 0301 	and.w	r3, r3, #1
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d007      	beq.n	80022e4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	f06f 0201 	mvn.w	r2, #1
 80022dc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80022de:	6878      	ldr	r0, [r7, #4]
 80022e0:	f7fe f98a 	bl	80005f8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80022e4:	68bb      	ldr	r3, [r7, #8]
 80022e6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d00c      	beq.n	8002308 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d007      	beq.n	8002308 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002300:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002302:	6878      	ldr	r0, [r7, #4]
 8002304:	f000 fa7f 	bl	8002806 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002308:	68bb      	ldr	r3, [r7, #8]
 800230a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800230e:	2b00      	cmp	r3, #0
 8002310:	d00c      	beq.n	800232c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002318:	2b00      	cmp	r3, #0
 800231a:	d007      	beq.n	800232c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002324:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002326:	6878      	ldr	r0, [r7, #4]
 8002328:	f000 f8f8 	bl	800251c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800232c:	68bb      	ldr	r3, [r7, #8]
 800232e:	f003 0320 	and.w	r3, r3, #32
 8002332:	2b00      	cmp	r3, #0
 8002334:	d00c      	beq.n	8002350 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	f003 0320 	and.w	r3, r3, #32
 800233c:	2b00      	cmp	r3, #0
 800233e:	d007      	beq.n	8002350 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	f06f 0220 	mvn.w	r2, #32
 8002348:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800234a:	6878      	ldr	r0, [r7, #4]
 800234c:	f000 fa52 	bl	80027f4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002350:	bf00      	nop
 8002352:	3710      	adds	r7, #16
 8002354:	46bd      	mov	sp, r7
 8002356:	bd80      	pop	{r7, pc}

08002358 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002358:	b580      	push	{r7, lr}
 800235a:	b084      	sub	sp, #16
 800235c:	af00      	add	r7, sp, #0
 800235e:	6078      	str	r0, [r7, #4]
 8002360:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002362:	2300      	movs	r3, #0
 8002364:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800236c:	2b01      	cmp	r3, #1
 800236e:	d101      	bne.n	8002374 <HAL_TIM_ConfigClockSource+0x1c>
 8002370:	2302      	movs	r3, #2
 8002372:	e0b4      	b.n	80024de <HAL_TIM_ConfigClockSource+0x186>
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	2201      	movs	r2, #1
 8002378:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	2202      	movs	r2, #2
 8002380:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	689b      	ldr	r3, [r3, #8]
 800238a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800238c:	68bb      	ldr	r3, [r7, #8]
 800238e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8002392:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002394:	68bb      	ldr	r3, [r7, #8]
 8002396:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800239a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	68ba      	ldr	r2, [r7, #8]
 80023a2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80023a4:	683b      	ldr	r3, [r7, #0]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80023ac:	d03e      	beq.n	800242c <HAL_TIM_ConfigClockSource+0xd4>
 80023ae:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80023b2:	f200 8087 	bhi.w	80024c4 <HAL_TIM_ConfigClockSource+0x16c>
 80023b6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80023ba:	f000 8086 	beq.w	80024ca <HAL_TIM_ConfigClockSource+0x172>
 80023be:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80023c2:	d87f      	bhi.n	80024c4 <HAL_TIM_ConfigClockSource+0x16c>
 80023c4:	2b70      	cmp	r3, #112	@ 0x70
 80023c6:	d01a      	beq.n	80023fe <HAL_TIM_ConfigClockSource+0xa6>
 80023c8:	2b70      	cmp	r3, #112	@ 0x70
 80023ca:	d87b      	bhi.n	80024c4 <HAL_TIM_ConfigClockSource+0x16c>
 80023cc:	2b60      	cmp	r3, #96	@ 0x60
 80023ce:	d050      	beq.n	8002472 <HAL_TIM_ConfigClockSource+0x11a>
 80023d0:	2b60      	cmp	r3, #96	@ 0x60
 80023d2:	d877      	bhi.n	80024c4 <HAL_TIM_ConfigClockSource+0x16c>
 80023d4:	2b50      	cmp	r3, #80	@ 0x50
 80023d6:	d03c      	beq.n	8002452 <HAL_TIM_ConfigClockSource+0xfa>
 80023d8:	2b50      	cmp	r3, #80	@ 0x50
 80023da:	d873      	bhi.n	80024c4 <HAL_TIM_ConfigClockSource+0x16c>
 80023dc:	2b40      	cmp	r3, #64	@ 0x40
 80023de:	d058      	beq.n	8002492 <HAL_TIM_ConfigClockSource+0x13a>
 80023e0:	2b40      	cmp	r3, #64	@ 0x40
 80023e2:	d86f      	bhi.n	80024c4 <HAL_TIM_ConfigClockSource+0x16c>
 80023e4:	2b30      	cmp	r3, #48	@ 0x30
 80023e6:	d064      	beq.n	80024b2 <HAL_TIM_ConfigClockSource+0x15a>
 80023e8:	2b30      	cmp	r3, #48	@ 0x30
 80023ea:	d86b      	bhi.n	80024c4 <HAL_TIM_ConfigClockSource+0x16c>
 80023ec:	2b20      	cmp	r3, #32
 80023ee:	d060      	beq.n	80024b2 <HAL_TIM_ConfigClockSource+0x15a>
 80023f0:	2b20      	cmp	r3, #32
 80023f2:	d867      	bhi.n	80024c4 <HAL_TIM_ConfigClockSource+0x16c>
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d05c      	beq.n	80024b2 <HAL_TIM_ConfigClockSource+0x15a>
 80023f8:	2b10      	cmp	r3, #16
 80023fa:	d05a      	beq.n	80024b2 <HAL_TIM_ConfigClockSource+0x15a>
 80023fc:	e062      	b.n	80024c4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002402:	683b      	ldr	r3, [r7, #0]
 8002404:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002406:	683b      	ldr	r3, [r7, #0]
 8002408:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800240a:	683b      	ldr	r3, [r7, #0]
 800240c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800240e:	f000 f974 	bl	80026fa <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	689b      	ldr	r3, [r3, #8]
 8002418:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800241a:	68bb      	ldr	r3, [r7, #8]
 800241c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8002420:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	68ba      	ldr	r2, [r7, #8]
 8002428:	609a      	str	r2, [r3, #8]
      break;
 800242a:	e04f      	b.n	80024cc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002430:	683b      	ldr	r3, [r7, #0]
 8002432:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002434:	683b      	ldr	r3, [r7, #0]
 8002436:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002438:	683b      	ldr	r3, [r7, #0]
 800243a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800243c:	f000 f95d 	bl	80026fa <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	689a      	ldr	r2, [r3, #8]
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800244e:	609a      	str	r2, [r3, #8]
      break;
 8002450:	e03c      	b.n	80024cc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002456:	683b      	ldr	r3, [r7, #0]
 8002458:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800245a:	683b      	ldr	r3, [r7, #0]
 800245c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800245e:	461a      	mov	r2, r3
 8002460:	f000 f8d4 	bl	800260c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	2150      	movs	r1, #80	@ 0x50
 800246a:	4618      	mov	r0, r3
 800246c:	f000 f92b 	bl	80026c6 <TIM_ITRx_SetConfig>
      break;
 8002470:	e02c      	b.n	80024cc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002476:	683b      	ldr	r3, [r7, #0]
 8002478:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800247a:	683b      	ldr	r3, [r7, #0]
 800247c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800247e:	461a      	mov	r2, r3
 8002480:	f000 f8f2 	bl	8002668 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	2160      	movs	r1, #96	@ 0x60
 800248a:	4618      	mov	r0, r3
 800248c:	f000 f91b 	bl	80026c6 <TIM_ITRx_SetConfig>
      break;
 8002490:	e01c      	b.n	80024cc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002496:	683b      	ldr	r3, [r7, #0]
 8002498:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800249a:	683b      	ldr	r3, [r7, #0]
 800249c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800249e:	461a      	mov	r2, r3
 80024a0:	f000 f8b4 	bl	800260c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	2140      	movs	r1, #64	@ 0x40
 80024aa:	4618      	mov	r0, r3
 80024ac:	f000 f90b 	bl	80026c6 <TIM_ITRx_SetConfig>
      break;
 80024b0:	e00c      	b.n	80024cc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681a      	ldr	r2, [r3, #0]
 80024b6:	683b      	ldr	r3, [r7, #0]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	4619      	mov	r1, r3
 80024bc:	4610      	mov	r0, r2
 80024be:	f000 f902 	bl	80026c6 <TIM_ITRx_SetConfig>
      break;
 80024c2:	e003      	b.n	80024cc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80024c4:	2301      	movs	r3, #1
 80024c6:	73fb      	strb	r3, [r7, #15]
      break;
 80024c8:	e000      	b.n	80024cc <HAL_TIM_ConfigClockSource+0x174>
      break;
 80024ca:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	2201      	movs	r2, #1
 80024d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	2200      	movs	r2, #0
 80024d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80024dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80024de:	4618      	mov	r0, r3
 80024e0:	3710      	adds	r7, #16
 80024e2:	46bd      	mov	sp, r7
 80024e4:	bd80      	pop	{r7, pc}

080024e6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80024e6:	b480      	push	{r7}
 80024e8:	b083      	sub	sp, #12
 80024ea:	af00      	add	r7, sp, #0
 80024ec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80024ee:	bf00      	nop
 80024f0:	370c      	adds	r7, #12
 80024f2:	46bd      	mov	sp, r7
 80024f4:	bc80      	pop	{r7}
 80024f6:	4770      	bx	lr

080024f8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80024f8:	b480      	push	{r7}
 80024fa:	b083      	sub	sp, #12
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002500:	bf00      	nop
 8002502:	370c      	adds	r7, #12
 8002504:	46bd      	mov	sp, r7
 8002506:	bc80      	pop	{r7}
 8002508:	4770      	bx	lr

0800250a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800250a:	b480      	push	{r7}
 800250c:	b083      	sub	sp, #12
 800250e:	af00      	add	r7, sp, #0
 8002510:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002512:	bf00      	nop
 8002514:	370c      	adds	r7, #12
 8002516:	46bd      	mov	sp, r7
 8002518:	bc80      	pop	{r7}
 800251a:	4770      	bx	lr

0800251c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800251c:	b480      	push	{r7}
 800251e:	b083      	sub	sp, #12
 8002520:	af00      	add	r7, sp, #0
 8002522:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002524:	bf00      	nop
 8002526:	370c      	adds	r7, #12
 8002528:	46bd      	mov	sp, r7
 800252a:	bc80      	pop	{r7}
 800252c:	4770      	bx	lr
	...

08002530 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002530:	b480      	push	{r7}
 8002532:	b085      	sub	sp, #20
 8002534:	af00      	add	r7, sp, #0
 8002536:	6078      	str	r0, [r7, #4]
 8002538:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	4a2f      	ldr	r2, [pc, #188]	@ (8002600 <TIM_Base_SetConfig+0xd0>)
 8002544:	4293      	cmp	r3, r2
 8002546:	d00b      	beq.n	8002560 <TIM_Base_SetConfig+0x30>
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800254e:	d007      	beq.n	8002560 <TIM_Base_SetConfig+0x30>
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	4a2c      	ldr	r2, [pc, #176]	@ (8002604 <TIM_Base_SetConfig+0xd4>)
 8002554:	4293      	cmp	r3, r2
 8002556:	d003      	beq.n	8002560 <TIM_Base_SetConfig+0x30>
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	4a2b      	ldr	r2, [pc, #172]	@ (8002608 <TIM_Base_SetConfig+0xd8>)
 800255c:	4293      	cmp	r3, r2
 800255e:	d108      	bne.n	8002572 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002566:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002568:	683b      	ldr	r3, [r7, #0]
 800256a:	685b      	ldr	r3, [r3, #4]
 800256c:	68fa      	ldr	r2, [r7, #12]
 800256e:	4313      	orrs	r3, r2
 8002570:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	4a22      	ldr	r2, [pc, #136]	@ (8002600 <TIM_Base_SetConfig+0xd0>)
 8002576:	4293      	cmp	r3, r2
 8002578:	d00b      	beq.n	8002592 <TIM_Base_SetConfig+0x62>
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002580:	d007      	beq.n	8002592 <TIM_Base_SetConfig+0x62>
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	4a1f      	ldr	r2, [pc, #124]	@ (8002604 <TIM_Base_SetConfig+0xd4>)
 8002586:	4293      	cmp	r3, r2
 8002588:	d003      	beq.n	8002592 <TIM_Base_SetConfig+0x62>
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	4a1e      	ldr	r2, [pc, #120]	@ (8002608 <TIM_Base_SetConfig+0xd8>)
 800258e:	4293      	cmp	r3, r2
 8002590:	d108      	bne.n	80025a4 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002598:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800259a:	683b      	ldr	r3, [r7, #0]
 800259c:	68db      	ldr	r3, [r3, #12]
 800259e:	68fa      	ldr	r2, [r7, #12]
 80025a0:	4313      	orrs	r3, r2
 80025a2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80025aa:	683b      	ldr	r3, [r7, #0]
 80025ac:	695b      	ldr	r3, [r3, #20]
 80025ae:	4313      	orrs	r3, r2
 80025b0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	68fa      	ldr	r2, [r7, #12]
 80025b6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80025b8:	683b      	ldr	r3, [r7, #0]
 80025ba:	689a      	ldr	r2, [r3, #8]
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80025c0:	683b      	ldr	r3, [r7, #0]
 80025c2:	681a      	ldr	r2, [r3, #0]
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	4a0d      	ldr	r2, [pc, #52]	@ (8002600 <TIM_Base_SetConfig+0xd0>)
 80025cc:	4293      	cmp	r3, r2
 80025ce:	d103      	bne.n	80025d8 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80025d0:	683b      	ldr	r3, [r7, #0]
 80025d2:	691a      	ldr	r2, [r3, #16]
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	2201      	movs	r2, #1
 80025dc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	691b      	ldr	r3, [r3, #16]
 80025e2:	f003 0301 	and.w	r3, r3, #1
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d005      	beq.n	80025f6 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	691b      	ldr	r3, [r3, #16]
 80025ee:	f023 0201 	bic.w	r2, r3, #1
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	611a      	str	r2, [r3, #16]
  }
}
 80025f6:	bf00      	nop
 80025f8:	3714      	adds	r7, #20
 80025fa:	46bd      	mov	sp, r7
 80025fc:	bc80      	pop	{r7}
 80025fe:	4770      	bx	lr
 8002600:	40012c00 	.word	0x40012c00
 8002604:	40000400 	.word	0x40000400
 8002608:	40000800 	.word	0x40000800

0800260c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800260c:	b480      	push	{r7}
 800260e:	b087      	sub	sp, #28
 8002610:	af00      	add	r7, sp, #0
 8002612:	60f8      	str	r0, [r7, #12]
 8002614:	60b9      	str	r1, [r7, #8]
 8002616:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	6a1b      	ldr	r3, [r3, #32]
 800261c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	6a1b      	ldr	r3, [r3, #32]
 8002622:	f023 0201 	bic.w	r2, r3, #1
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	699b      	ldr	r3, [r3, #24]
 800262e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002630:	693b      	ldr	r3, [r7, #16]
 8002632:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002636:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	011b      	lsls	r3, r3, #4
 800263c:	693a      	ldr	r2, [r7, #16]
 800263e:	4313      	orrs	r3, r2
 8002640:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002642:	697b      	ldr	r3, [r7, #20]
 8002644:	f023 030a 	bic.w	r3, r3, #10
 8002648:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800264a:	697a      	ldr	r2, [r7, #20]
 800264c:	68bb      	ldr	r3, [r7, #8]
 800264e:	4313      	orrs	r3, r2
 8002650:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	693a      	ldr	r2, [r7, #16]
 8002656:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	697a      	ldr	r2, [r7, #20]
 800265c:	621a      	str	r2, [r3, #32]
}
 800265e:	bf00      	nop
 8002660:	371c      	adds	r7, #28
 8002662:	46bd      	mov	sp, r7
 8002664:	bc80      	pop	{r7}
 8002666:	4770      	bx	lr

08002668 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002668:	b480      	push	{r7}
 800266a:	b087      	sub	sp, #28
 800266c:	af00      	add	r7, sp, #0
 800266e:	60f8      	str	r0, [r7, #12]
 8002670:	60b9      	str	r1, [r7, #8]
 8002672:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	6a1b      	ldr	r3, [r3, #32]
 8002678:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	6a1b      	ldr	r3, [r3, #32]
 800267e:	f023 0210 	bic.w	r2, r3, #16
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	699b      	ldr	r3, [r3, #24]
 800268a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800268c:	693b      	ldr	r3, [r7, #16]
 800268e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8002692:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	031b      	lsls	r3, r3, #12
 8002698:	693a      	ldr	r2, [r7, #16]
 800269a:	4313      	orrs	r3, r2
 800269c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800269e:	697b      	ldr	r3, [r7, #20]
 80026a0:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80026a4:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80026a6:	68bb      	ldr	r3, [r7, #8]
 80026a8:	011b      	lsls	r3, r3, #4
 80026aa:	697a      	ldr	r2, [r7, #20]
 80026ac:	4313      	orrs	r3, r2
 80026ae:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	693a      	ldr	r2, [r7, #16]
 80026b4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	697a      	ldr	r2, [r7, #20]
 80026ba:	621a      	str	r2, [r3, #32]
}
 80026bc:	bf00      	nop
 80026be:	371c      	adds	r7, #28
 80026c0:	46bd      	mov	sp, r7
 80026c2:	bc80      	pop	{r7}
 80026c4:	4770      	bx	lr

080026c6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80026c6:	b480      	push	{r7}
 80026c8:	b085      	sub	sp, #20
 80026ca:	af00      	add	r7, sp, #0
 80026cc:	6078      	str	r0, [r7, #4]
 80026ce:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	689b      	ldr	r3, [r3, #8]
 80026d4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80026dc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80026de:	683a      	ldr	r2, [r7, #0]
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	4313      	orrs	r3, r2
 80026e4:	f043 0307 	orr.w	r3, r3, #7
 80026e8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	68fa      	ldr	r2, [r7, #12]
 80026ee:	609a      	str	r2, [r3, #8]
}
 80026f0:	bf00      	nop
 80026f2:	3714      	adds	r7, #20
 80026f4:	46bd      	mov	sp, r7
 80026f6:	bc80      	pop	{r7}
 80026f8:	4770      	bx	lr

080026fa <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80026fa:	b480      	push	{r7}
 80026fc:	b087      	sub	sp, #28
 80026fe:	af00      	add	r7, sp, #0
 8002700:	60f8      	str	r0, [r7, #12]
 8002702:	60b9      	str	r1, [r7, #8]
 8002704:	607a      	str	r2, [r7, #4]
 8002706:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	689b      	ldr	r3, [r3, #8]
 800270c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800270e:	697b      	ldr	r3, [r7, #20]
 8002710:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002714:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002716:	683b      	ldr	r3, [r7, #0]
 8002718:	021a      	lsls	r2, r3, #8
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	431a      	orrs	r2, r3
 800271e:	68bb      	ldr	r3, [r7, #8]
 8002720:	4313      	orrs	r3, r2
 8002722:	697a      	ldr	r2, [r7, #20]
 8002724:	4313      	orrs	r3, r2
 8002726:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	697a      	ldr	r2, [r7, #20]
 800272c:	609a      	str	r2, [r3, #8]
}
 800272e:	bf00      	nop
 8002730:	371c      	adds	r7, #28
 8002732:	46bd      	mov	sp, r7
 8002734:	bc80      	pop	{r7}
 8002736:	4770      	bx	lr

08002738 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002738:	b480      	push	{r7}
 800273a:	b085      	sub	sp, #20
 800273c:	af00      	add	r7, sp, #0
 800273e:	6078      	str	r0, [r7, #4]
 8002740:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002748:	2b01      	cmp	r3, #1
 800274a:	d101      	bne.n	8002750 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800274c:	2302      	movs	r3, #2
 800274e:	e046      	b.n	80027de <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	2201      	movs	r2, #1
 8002754:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	2202      	movs	r2, #2
 800275c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	685b      	ldr	r3, [r3, #4]
 8002766:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	689b      	ldr	r3, [r3, #8]
 800276e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002776:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002778:	683b      	ldr	r3, [r7, #0]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	68fa      	ldr	r2, [r7, #12]
 800277e:	4313      	orrs	r3, r2
 8002780:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	68fa      	ldr	r2, [r7, #12]
 8002788:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	4a16      	ldr	r2, [pc, #88]	@ (80027e8 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8002790:	4293      	cmp	r3, r2
 8002792:	d00e      	beq.n	80027b2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800279c:	d009      	beq.n	80027b2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	4a12      	ldr	r2, [pc, #72]	@ (80027ec <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80027a4:	4293      	cmp	r3, r2
 80027a6:	d004      	beq.n	80027b2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	4a10      	ldr	r2, [pc, #64]	@ (80027f0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80027ae:	4293      	cmp	r3, r2
 80027b0:	d10c      	bne.n	80027cc <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80027b2:	68bb      	ldr	r3, [r7, #8]
 80027b4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80027b8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80027ba:	683b      	ldr	r3, [r7, #0]
 80027bc:	685b      	ldr	r3, [r3, #4]
 80027be:	68ba      	ldr	r2, [r7, #8]
 80027c0:	4313      	orrs	r3, r2
 80027c2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	68ba      	ldr	r2, [r7, #8]
 80027ca:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	2201      	movs	r2, #1
 80027d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	2200      	movs	r2, #0
 80027d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80027dc:	2300      	movs	r3, #0
}
 80027de:	4618      	mov	r0, r3
 80027e0:	3714      	adds	r7, #20
 80027e2:	46bd      	mov	sp, r7
 80027e4:	bc80      	pop	{r7}
 80027e6:	4770      	bx	lr
 80027e8:	40012c00 	.word	0x40012c00
 80027ec:	40000400 	.word	0x40000400
 80027f0:	40000800 	.word	0x40000800

080027f4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80027f4:	b480      	push	{r7}
 80027f6:	b083      	sub	sp, #12
 80027f8:	af00      	add	r7, sp, #0
 80027fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80027fc:	bf00      	nop
 80027fe:	370c      	adds	r7, #12
 8002800:	46bd      	mov	sp, r7
 8002802:	bc80      	pop	{r7}
 8002804:	4770      	bx	lr

08002806 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002806:	b480      	push	{r7}
 8002808:	b083      	sub	sp, #12
 800280a:	af00      	add	r7, sp, #0
 800280c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800280e:	bf00      	nop
 8002810:	370c      	adds	r7, #12
 8002812:	46bd      	mov	sp, r7
 8002814:	bc80      	pop	{r7}
 8002816:	4770      	bx	lr

08002818 <rand>:
 8002818:	4b16      	ldr	r3, [pc, #88]	@ (8002874 <rand+0x5c>)
 800281a:	b510      	push	{r4, lr}
 800281c:	681c      	ldr	r4, [r3, #0]
 800281e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8002820:	b9b3      	cbnz	r3, 8002850 <rand+0x38>
 8002822:	2018      	movs	r0, #24
 8002824:	f000 fa1e 	bl	8002c64 <malloc>
 8002828:	4602      	mov	r2, r0
 800282a:	6320      	str	r0, [r4, #48]	@ 0x30
 800282c:	b920      	cbnz	r0, 8002838 <rand+0x20>
 800282e:	2152      	movs	r1, #82	@ 0x52
 8002830:	4b11      	ldr	r3, [pc, #68]	@ (8002878 <rand+0x60>)
 8002832:	4812      	ldr	r0, [pc, #72]	@ (800287c <rand+0x64>)
 8002834:	f000 f9b0 	bl	8002b98 <__assert_func>
 8002838:	4911      	ldr	r1, [pc, #68]	@ (8002880 <rand+0x68>)
 800283a:	4b12      	ldr	r3, [pc, #72]	@ (8002884 <rand+0x6c>)
 800283c:	e9c0 1300 	strd	r1, r3, [r0]
 8002840:	4b11      	ldr	r3, [pc, #68]	@ (8002888 <rand+0x70>)
 8002842:	2100      	movs	r1, #0
 8002844:	6083      	str	r3, [r0, #8]
 8002846:	230b      	movs	r3, #11
 8002848:	8183      	strh	r3, [r0, #12]
 800284a:	2001      	movs	r0, #1
 800284c:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8002850:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8002852:	480e      	ldr	r0, [pc, #56]	@ (800288c <rand+0x74>)
 8002854:	690b      	ldr	r3, [r1, #16]
 8002856:	694c      	ldr	r4, [r1, #20]
 8002858:	4358      	muls	r0, r3
 800285a:	4a0d      	ldr	r2, [pc, #52]	@ (8002890 <rand+0x78>)
 800285c:	fb02 0004 	mla	r0, r2, r4, r0
 8002860:	fba3 3202 	umull	r3, r2, r3, r2
 8002864:	3301      	adds	r3, #1
 8002866:	eb40 0002 	adc.w	r0, r0, r2
 800286a:	e9c1 3004 	strd	r3, r0, [r1, #16]
 800286e:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8002872:	bd10      	pop	{r4, pc}
 8002874:	20000020 	.word	0x20000020
 8002878:	0800381e 	.word	0x0800381e
 800287c:	08003835 	.word	0x08003835
 8002880:	abcd330e 	.word	0xabcd330e
 8002884:	e66d1234 	.word	0xe66d1234
 8002888:	0005deec 	.word	0x0005deec
 800288c:	5851f42d 	.word	0x5851f42d
 8002890:	4c957f2d 	.word	0x4c957f2d

08002894 <std>:
 8002894:	2300      	movs	r3, #0
 8002896:	b510      	push	{r4, lr}
 8002898:	4604      	mov	r4, r0
 800289a:	e9c0 3300 	strd	r3, r3, [r0]
 800289e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80028a2:	6083      	str	r3, [r0, #8]
 80028a4:	8181      	strh	r1, [r0, #12]
 80028a6:	6643      	str	r3, [r0, #100]	@ 0x64
 80028a8:	81c2      	strh	r2, [r0, #14]
 80028aa:	6183      	str	r3, [r0, #24]
 80028ac:	4619      	mov	r1, r3
 80028ae:	2208      	movs	r2, #8
 80028b0:	305c      	adds	r0, #92	@ 0x5c
 80028b2:	f000 f8f4 	bl	8002a9e <memset>
 80028b6:	4b0d      	ldr	r3, [pc, #52]	@ (80028ec <std+0x58>)
 80028b8:	6224      	str	r4, [r4, #32]
 80028ba:	6263      	str	r3, [r4, #36]	@ 0x24
 80028bc:	4b0c      	ldr	r3, [pc, #48]	@ (80028f0 <std+0x5c>)
 80028be:	62a3      	str	r3, [r4, #40]	@ 0x28
 80028c0:	4b0c      	ldr	r3, [pc, #48]	@ (80028f4 <std+0x60>)
 80028c2:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80028c4:	4b0c      	ldr	r3, [pc, #48]	@ (80028f8 <std+0x64>)
 80028c6:	6323      	str	r3, [r4, #48]	@ 0x30
 80028c8:	4b0c      	ldr	r3, [pc, #48]	@ (80028fc <std+0x68>)
 80028ca:	429c      	cmp	r4, r3
 80028cc:	d006      	beq.n	80028dc <std+0x48>
 80028ce:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80028d2:	4294      	cmp	r4, r2
 80028d4:	d002      	beq.n	80028dc <std+0x48>
 80028d6:	33d0      	adds	r3, #208	@ 0xd0
 80028d8:	429c      	cmp	r4, r3
 80028da:	d105      	bne.n	80028e8 <std+0x54>
 80028dc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80028e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80028e4:	f000 b954 	b.w	8002b90 <__retarget_lock_init_recursive>
 80028e8:	bd10      	pop	{r4, pc}
 80028ea:	bf00      	nop
 80028ec:	08002a19 	.word	0x08002a19
 80028f0:	08002a3b 	.word	0x08002a3b
 80028f4:	08002a73 	.word	0x08002a73
 80028f8:	08002a97 	.word	0x08002a97
 80028fc:	20000120 	.word	0x20000120

08002900 <stdio_exit_handler>:
 8002900:	4a02      	ldr	r2, [pc, #8]	@ (800290c <stdio_exit_handler+0xc>)
 8002902:	4903      	ldr	r1, [pc, #12]	@ (8002910 <stdio_exit_handler+0x10>)
 8002904:	4803      	ldr	r0, [pc, #12]	@ (8002914 <stdio_exit_handler+0x14>)
 8002906:	f000 b869 	b.w	80029dc <_fwalk_sglue>
 800290a:	bf00      	nop
 800290c:	20000014 	.word	0x20000014
 8002910:	08002ed1 	.word	0x08002ed1
 8002914:	20000024 	.word	0x20000024

08002918 <cleanup_stdio>:
 8002918:	6841      	ldr	r1, [r0, #4]
 800291a:	4b0c      	ldr	r3, [pc, #48]	@ (800294c <cleanup_stdio+0x34>)
 800291c:	b510      	push	{r4, lr}
 800291e:	4299      	cmp	r1, r3
 8002920:	4604      	mov	r4, r0
 8002922:	d001      	beq.n	8002928 <cleanup_stdio+0x10>
 8002924:	f000 fad4 	bl	8002ed0 <_fflush_r>
 8002928:	68a1      	ldr	r1, [r4, #8]
 800292a:	4b09      	ldr	r3, [pc, #36]	@ (8002950 <cleanup_stdio+0x38>)
 800292c:	4299      	cmp	r1, r3
 800292e:	d002      	beq.n	8002936 <cleanup_stdio+0x1e>
 8002930:	4620      	mov	r0, r4
 8002932:	f000 facd 	bl	8002ed0 <_fflush_r>
 8002936:	68e1      	ldr	r1, [r4, #12]
 8002938:	4b06      	ldr	r3, [pc, #24]	@ (8002954 <cleanup_stdio+0x3c>)
 800293a:	4299      	cmp	r1, r3
 800293c:	d004      	beq.n	8002948 <cleanup_stdio+0x30>
 800293e:	4620      	mov	r0, r4
 8002940:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002944:	f000 bac4 	b.w	8002ed0 <_fflush_r>
 8002948:	bd10      	pop	{r4, pc}
 800294a:	bf00      	nop
 800294c:	20000120 	.word	0x20000120
 8002950:	20000188 	.word	0x20000188
 8002954:	200001f0 	.word	0x200001f0

08002958 <global_stdio_init.part.0>:
 8002958:	b510      	push	{r4, lr}
 800295a:	4b0b      	ldr	r3, [pc, #44]	@ (8002988 <global_stdio_init.part.0+0x30>)
 800295c:	4c0b      	ldr	r4, [pc, #44]	@ (800298c <global_stdio_init.part.0+0x34>)
 800295e:	4a0c      	ldr	r2, [pc, #48]	@ (8002990 <global_stdio_init.part.0+0x38>)
 8002960:	4620      	mov	r0, r4
 8002962:	601a      	str	r2, [r3, #0]
 8002964:	2104      	movs	r1, #4
 8002966:	2200      	movs	r2, #0
 8002968:	f7ff ff94 	bl	8002894 <std>
 800296c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8002970:	2201      	movs	r2, #1
 8002972:	2109      	movs	r1, #9
 8002974:	f7ff ff8e 	bl	8002894 <std>
 8002978:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800297c:	2202      	movs	r2, #2
 800297e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002982:	2112      	movs	r1, #18
 8002984:	f7ff bf86 	b.w	8002894 <std>
 8002988:	20000258 	.word	0x20000258
 800298c:	20000120 	.word	0x20000120
 8002990:	08002901 	.word	0x08002901

08002994 <__sfp_lock_acquire>:
 8002994:	4801      	ldr	r0, [pc, #4]	@ (800299c <__sfp_lock_acquire+0x8>)
 8002996:	f000 b8fc 	b.w	8002b92 <__retarget_lock_acquire_recursive>
 800299a:	bf00      	nop
 800299c:	20000261 	.word	0x20000261

080029a0 <__sfp_lock_release>:
 80029a0:	4801      	ldr	r0, [pc, #4]	@ (80029a8 <__sfp_lock_release+0x8>)
 80029a2:	f000 b8f7 	b.w	8002b94 <__retarget_lock_release_recursive>
 80029a6:	bf00      	nop
 80029a8:	20000261 	.word	0x20000261

080029ac <__sinit>:
 80029ac:	b510      	push	{r4, lr}
 80029ae:	4604      	mov	r4, r0
 80029b0:	f7ff fff0 	bl	8002994 <__sfp_lock_acquire>
 80029b4:	6a23      	ldr	r3, [r4, #32]
 80029b6:	b11b      	cbz	r3, 80029c0 <__sinit+0x14>
 80029b8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80029bc:	f7ff bff0 	b.w	80029a0 <__sfp_lock_release>
 80029c0:	4b04      	ldr	r3, [pc, #16]	@ (80029d4 <__sinit+0x28>)
 80029c2:	6223      	str	r3, [r4, #32]
 80029c4:	4b04      	ldr	r3, [pc, #16]	@ (80029d8 <__sinit+0x2c>)
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d1f5      	bne.n	80029b8 <__sinit+0xc>
 80029cc:	f7ff ffc4 	bl	8002958 <global_stdio_init.part.0>
 80029d0:	e7f2      	b.n	80029b8 <__sinit+0xc>
 80029d2:	bf00      	nop
 80029d4:	08002919 	.word	0x08002919
 80029d8:	20000258 	.word	0x20000258

080029dc <_fwalk_sglue>:
 80029dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80029e0:	4607      	mov	r7, r0
 80029e2:	4688      	mov	r8, r1
 80029e4:	4614      	mov	r4, r2
 80029e6:	2600      	movs	r6, #0
 80029e8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80029ec:	f1b9 0901 	subs.w	r9, r9, #1
 80029f0:	d505      	bpl.n	80029fe <_fwalk_sglue+0x22>
 80029f2:	6824      	ldr	r4, [r4, #0]
 80029f4:	2c00      	cmp	r4, #0
 80029f6:	d1f7      	bne.n	80029e8 <_fwalk_sglue+0xc>
 80029f8:	4630      	mov	r0, r6
 80029fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80029fe:	89ab      	ldrh	r3, [r5, #12]
 8002a00:	2b01      	cmp	r3, #1
 8002a02:	d907      	bls.n	8002a14 <_fwalk_sglue+0x38>
 8002a04:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002a08:	3301      	adds	r3, #1
 8002a0a:	d003      	beq.n	8002a14 <_fwalk_sglue+0x38>
 8002a0c:	4629      	mov	r1, r5
 8002a0e:	4638      	mov	r0, r7
 8002a10:	47c0      	blx	r8
 8002a12:	4306      	orrs	r6, r0
 8002a14:	3568      	adds	r5, #104	@ 0x68
 8002a16:	e7e9      	b.n	80029ec <_fwalk_sglue+0x10>

08002a18 <__sread>:
 8002a18:	b510      	push	{r4, lr}
 8002a1a:	460c      	mov	r4, r1
 8002a1c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002a20:	f000 f868 	bl	8002af4 <_read_r>
 8002a24:	2800      	cmp	r0, #0
 8002a26:	bfab      	itete	ge
 8002a28:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8002a2a:	89a3      	ldrhlt	r3, [r4, #12]
 8002a2c:	181b      	addge	r3, r3, r0
 8002a2e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8002a32:	bfac      	ite	ge
 8002a34:	6563      	strge	r3, [r4, #84]	@ 0x54
 8002a36:	81a3      	strhlt	r3, [r4, #12]
 8002a38:	bd10      	pop	{r4, pc}

08002a3a <__swrite>:
 8002a3a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002a3e:	461f      	mov	r7, r3
 8002a40:	898b      	ldrh	r3, [r1, #12]
 8002a42:	4605      	mov	r5, r0
 8002a44:	05db      	lsls	r3, r3, #23
 8002a46:	460c      	mov	r4, r1
 8002a48:	4616      	mov	r6, r2
 8002a4a:	d505      	bpl.n	8002a58 <__swrite+0x1e>
 8002a4c:	2302      	movs	r3, #2
 8002a4e:	2200      	movs	r2, #0
 8002a50:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002a54:	f000 f83c 	bl	8002ad0 <_lseek_r>
 8002a58:	89a3      	ldrh	r3, [r4, #12]
 8002a5a:	4632      	mov	r2, r6
 8002a5c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002a60:	81a3      	strh	r3, [r4, #12]
 8002a62:	4628      	mov	r0, r5
 8002a64:	463b      	mov	r3, r7
 8002a66:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002a6a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002a6e:	f000 b853 	b.w	8002b18 <_write_r>

08002a72 <__sseek>:
 8002a72:	b510      	push	{r4, lr}
 8002a74:	460c      	mov	r4, r1
 8002a76:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002a7a:	f000 f829 	bl	8002ad0 <_lseek_r>
 8002a7e:	1c43      	adds	r3, r0, #1
 8002a80:	89a3      	ldrh	r3, [r4, #12]
 8002a82:	bf15      	itete	ne
 8002a84:	6560      	strne	r0, [r4, #84]	@ 0x54
 8002a86:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8002a8a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8002a8e:	81a3      	strheq	r3, [r4, #12]
 8002a90:	bf18      	it	ne
 8002a92:	81a3      	strhne	r3, [r4, #12]
 8002a94:	bd10      	pop	{r4, pc}

08002a96 <__sclose>:
 8002a96:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002a9a:	f000 b809 	b.w	8002ab0 <_close_r>

08002a9e <memset>:
 8002a9e:	4603      	mov	r3, r0
 8002aa0:	4402      	add	r2, r0
 8002aa2:	4293      	cmp	r3, r2
 8002aa4:	d100      	bne.n	8002aa8 <memset+0xa>
 8002aa6:	4770      	bx	lr
 8002aa8:	f803 1b01 	strb.w	r1, [r3], #1
 8002aac:	e7f9      	b.n	8002aa2 <memset+0x4>
	...

08002ab0 <_close_r>:
 8002ab0:	b538      	push	{r3, r4, r5, lr}
 8002ab2:	2300      	movs	r3, #0
 8002ab4:	4d05      	ldr	r5, [pc, #20]	@ (8002acc <_close_r+0x1c>)
 8002ab6:	4604      	mov	r4, r0
 8002ab8:	4608      	mov	r0, r1
 8002aba:	602b      	str	r3, [r5, #0]
 8002abc:	f7fd ffdf 	bl	8000a7e <_close>
 8002ac0:	1c43      	adds	r3, r0, #1
 8002ac2:	d102      	bne.n	8002aca <_close_r+0x1a>
 8002ac4:	682b      	ldr	r3, [r5, #0]
 8002ac6:	b103      	cbz	r3, 8002aca <_close_r+0x1a>
 8002ac8:	6023      	str	r3, [r4, #0]
 8002aca:	bd38      	pop	{r3, r4, r5, pc}
 8002acc:	2000025c 	.word	0x2000025c

08002ad0 <_lseek_r>:
 8002ad0:	b538      	push	{r3, r4, r5, lr}
 8002ad2:	4604      	mov	r4, r0
 8002ad4:	4608      	mov	r0, r1
 8002ad6:	4611      	mov	r1, r2
 8002ad8:	2200      	movs	r2, #0
 8002ada:	4d05      	ldr	r5, [pc, #20]	@ (8002af0 <_lseek_r+0x20>)
 8002adc:	602a      	str	r2, [r5, #0]
 8002ade:	461a      	mov	r2, r3
 8002ae0:	f7fd fff1 	bl	8000ac6 <_lseek>
 8002ae4:	1c43      	adds	r3, r0, #1
 8002ae6:	d102      	bne.n	8002aee <_lseek_r+0x1e>
 8002ae8:	682b      	ldr	r3, [r5, #0]
 8002aea:	b103      	cbz	r3, 8002aee <_lseek_r+0x1e>
 8002aec:	6023      	str	r3, [r4, #0]
 8002aee:	bd38      	pop	{r3, r4, r5, pc}
 8002af0:	2000025c 	.word	0x2000025c

08002af4 <_read_r>:
 8002af4:	b538      	push	{r3, r4, r5, lr}
 8002af6:	4604      	mov	r4, r0
 8002af8:	4608      	mov	r0, r1
 8002afa:	4611      	mov	r1, r2
 8002afc:	2200      	movs	r2, #0
 8002afe:	4d05      	ldr	r5, [pc, #20]	@ (8002b14 <_read_r+0x20>)
 8002b00:	602a      	str	r2, [r5, #0]
 8002b02:	461a      	mov	r2, r3
 8002b04:	f7fd ff82 	bl	8000a0c <_read>
 8002b08:	1c43      	adds	r3, r0, #1
 8002b0a:	d102      	bne.n	8002b12 <_read_r+0x1e>
 8002b0c:	682b      	ldr	r3, [r5, #0]
 8002b0e:	b103      	cbz	r3, 8002b12 <_read_r+0x1e>
 8002b10:	6023      	str	r3, [r4, #0]
 8002b12:	bd38      	pop	{r3, r4, r5, pc}
 8002b14:	2000025c 	.word	0x2000025c

08002b18 <_write_r>:
 8002b18:	b538      	push	{r3, r4, r5, lr}
 8002b1a:	4604      	mov	r4, r0
 8002b1c:	4608      	mov	r0, r1
 8002b1e:	4611      	mov	r1, r2
 8002b20:	2200      	movs	r2, #0
 8002b22:	4d05      	ldr	r5, [pc, #20]	@ (8002b38 <_write_r+0x20>)
 8002b24:	602a      	str	r2, [r5, #0]
 8002b26:	461a      	mov	r2, r3
 8002b28:	f7fd ff8d 	bl	8000a46 <_write>
 8002b2c:	1c43      	adds	r3, r0, #1
 8002b2e:	d102      	bne.n	8002b36 <_write_r+0x1e>
 8002b30:	682b      	ldr	r3, [r5, #0]
 8002b32:	b103      	cbz	r3, 8002b36 <_write_r+0x1e>
 8002b34:	6023      	str	r3, [r4, #0]
 8002b36:	bd38      	pop	{r3, r4, r5, pc}
 8002b38:	2000025c 	.word	0x2000025c

08002b3c <__errno>:
 8002b3c:	4b01      	ldr	r3, [pc, #4]	@ (8002b44 <__errno+0x8>)
 8002b3e:	6818      	ldr	r0, [r3, #0]
 8002b40:	4770      	bx	lr
 8002b42:	bf00      	nop
 8002b44:	20000020 	.word	0x20000020

08002b48 <__libc_init_array>:
 8002b48:	b570      	push	{r4, r5, r6, lr}
 8002b4a:	2600      	movs	r6, #0
 8002b4c:	4d0c      	ldr	r5, [pc, #48]	@ (8002b80 <__libc_init_array+0x38>)
 8002b4e:	4c0d      	ldr	r4, [pc, #52]	@ (8002b84 <__libc_init_array+0x3c>)
 8002b50:	1b64      	subs	r4, r4, r5
 8002b52:	10a4      	asrs	r4, r4, #2
 8002b54:	42a6      	cmp	r6, r4
 8002b56:	d109      	bne.n	8002b6c <__libc_init_array+0x24>
 8002b58:	f000 fe44 	bl	80037e4 <_init>
 8002b5c:	2600      	movs	r6, #0
 8002b5e:	4d0a      	ldr	r5, [pc, #40]	@ (8002b88 <__libc_init_array+0x40>)
 8002b60:	4c0a      	ldr	r4, [pc, #40]	@ (8002b8c <__libc_init_array+0x44>)
 8002b62:	1b64      	subs	r4, r4, r5
 8002b64:	10a4      	asrs	r4, r4, #2
 8002b66:	42a6      	cmp	r6, r4
 8002b68:	d105      	bne.n	8002b76 <__libc_init_array+0x2e>
 8002b6a:	bd70      	pop	{r4, r5, r6, pc}
 8002b6c:	f855 3b04 	ldr.w	r3, [r5], #4
 8002b70:	4798      	blx	r3
 8002b72:	3601      	adds	r6, #1
 8002b74:	e7ee      	b.n	8002b54 <__libc_init_array+0xc>
 8002b76:	f855 3b04 	ldr.w	r3, [r5], #4
 8002b7a:	4798      	blx	r3
 8002b7c:	3601      	adds	r6, #1
 8002b7e:	e7f2      	b.n	8002b66 <__libc_init_array+0x1e>
 8002b80:	080038fc 	.word	0x080038fc
 8002b84:	080038fc 	.word	0x080038fc
 8002b88:	080038fc 	.word	0x080038fc
 8002b8c:	08003900 	.word	0x08003900

08002b90 <__retarget_lock_init_recursive>:
 8002b90:	4770      	bx	lr

08002b92 <__retarget_lock_acquire_recursive>:
 8002b92:	4770      	bx	lr

08002b94 <__retarget_lock_release_recursive>:
 8002b94:	4770      	bx	lr
	...

08002b98 <__assert_func>:
 8002b98:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8002b9a:	4614      	mov	r4, r2
 8002b9c:	461a      	mov	r2, r3
 8002b9e:	4b09      	ldr	r3, [pc, #36]	@ (8002bc4 <__assert_func+0x2c>)
 8002ba0:	4605      	mov	r5, r0
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	68d8      	ldr	r0, [r3, #12]
 8002ba6:	b14c      	cbz	r4, 8002bbc <__assert_func+0x24>
 8002ba8:	4b07      	ldr	r3, [pc, #28]	@ (8002bc8 <__assert_func+0x30>)
 8002baa:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8002bae:	9100      	str	r1, [sp, #0]
 8002bb0:	462b      	mov	r3, r5
 8002bb2:	4906      	ldr	r1, [pc, #24]	@ (8002bcc <__assert_func+0x34>)
 8002bb4:	f000 f9b4 	bl	8002f20 <fiprintf>
 8002bb8:	f000 f9d4 	bl	8002f64 <abort>
 8002bbc:	4b04      	ldr	r3, [pc, #16]	@ (8002bd0 <__assert_func+0x38>)
 8002bbe:	461c      	mov	r4, r3
 8002bc0:	e7f3      	b.n	8002baa <__assert_func+0x12>
 8002bc2:	bf00      	nop
 8002bc4:	20000020 	.word	0x20000020
 8002bc8:	0800388d 	.word	0x0800388d
 8002bcc:	0800389a 	.word	0x0800389a
 8002bd0:	080038c8 	.word	0x080038c8

08002bd4 <_free_r>:
 8002bd4:	b538      	push	{r3, r4, r5, lr}
 8002bd6:	4605      	mov	r5, r0
 8002bd8:	2900      	cmp	r1, #0
 8002bda:	d040      	beq.n	8002c5e <_free_r+0x8a>
 8002bdc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002be0:	1f0c      	subs	r4, r1, #4
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	bfb8      	it	lt
 8002be6:	18e4      	addlt	r4, r4, r3
 8002be8:	f000 f8e6 	bl	8002db8 <__malloc_lock>
 8002bec:	4a1c      	ldr	r2, [pc, #112]	@ (8002c60 <_free_r+0x8c>)
 8002bee:	6813      	ldr	r3, [r2, #0]
 8002bf0:	b933      	cbnz	r3, 8002c00 <_free_r+0x2c>
 8002bf2:	6063      	str	r3, [r4, #4]
 8002bf4:	6014      	str	r4, [r2, #0]
 8002bf6:	4628      	mov	r0, r5
 8002bf8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002bfc:	f000 b8e2 	b.w	8002dc4 <__malloc_unlock>
 8002c00:	42a3      	cmp	r3, r4
 8002c02:	d908      	bls.n	8002c16 <_free_r+0x42>
 8002c04:	6820      	ldr	r0, [r4, #0]
 8002c06:	1821      	adds	r1, r4, r0
 8002c08:	428b      	cmp	r3, r1
 8002c0a:	bf01      	itttt	eq
 8002c0c:	6819      	ldreq	r1, [r3, #0]
 8002c0e:	685b      	ldreq	r3, [r3, #4]
 8002c10:	1809      	addeq	r1, r1, r0
 8002c12:	6021      	streq	r1, [r4, #0]
 8002c14:	e7ed      	b.n	8002bf2 <_free_r+0x1e>
 8002c16:	461a      	mov	r2, r3
 8002c18:	685b      	ldr	r3, [r3, #4]
 8002c1a:	b10b      	cbz	r3, 8002c20 <_free_r+0x4c>
 8002c1c:	42a3      	cmp	r3, r4
 8002c1e:	d9fa      	bls.n	8002c16 <_free_r+0x42>
 8002c20:	6811      	ldr	r1, [r2, #0]
 8002c22:	1850      	adds	r0, r2, r1
 8002c24:	42a0      	cmp	r0, r4
 8002c26:	d10b      	bne.n	8002c40 <_free_r+0x6c>
 8002c28:	6820      	ldr	r0, [r4, #0]
 8002c2a:	4401      	add	r1, r0
 8002c2c:	1850      	adds	r0, r2, r1
 8002c2e:	4283      	cmp	r3, r0
 8002c30:	6011      	str	r1, [r2, #0]
 8002c32:	d1e0      	bne.n	8002bf6 <_free_r+0x22>
 8002c34:	6818      	ldr	r0, [r3, #0]
 8002c36:	685b      	ldr	r3, [r3, #4]
 8002c38:	4408      	add	r0, r1
 8002c3a:	6010      	str	r0, [r2, #0]
 8002c3c:	6053      	str	r3, [r2, #4]
 8002c3e:	e7da      	b.n	8002bf6 <_free_r+0x22>
 8002c40:	d902      	bls.n	8002c48 <_free_r+0x74>
 8002c42:	230c      	movs	r3, #12
 8002c44:	602b      	str	r3, [r5, #0]
 8002c46:	e7d6      	b.n	8002bf6 <_free_r+0x22>
 8002c48:	6820      	ldr	r0, [r4, #0]
 8002c4a:	1821      	adds	r1, r4, r0
 8002c4c:	428b      	cmp	r3, r1
 8002c4e:	bf01      	itttt	eq
 8002c50:	6819      	ldreq	r1, [r3, #0]
 8002c52:	685b      	ldreq	r3, [r3, #4]
 8002c54:	1809      	addeq	r1, r1, r0
 8002c56:	6021      	streq	r1, [r4, #0]
 8002c58:	6063      	str	r3, [r4, #4]
 8002c5a:	6054      	str	r4, [r2, #4]
 8002c5c:	e7cb      	b.n	8002bf6 <_free_r+0x22>
 8002c5e:	bd38      	pop	{r3, r4, r5, pc}
 8002c60:	20000268 	.word	0x20000268

08002c64 <malloc>:
 8002c64:	4b02      	ldr	r3, [pc, #8]	@ (8002c70 <malloc+0xc>)
 8002c66:	4601      	mov	r1, r0
 8002c68:	6818      	ldr	r0, [r3, #0]
 8002c6a:	f000 b825 	b.w	8002cb8 <_malloc_r>
 8002c6e:	bf00      	nop
 8002c70:	20000020 	.word	0x20000020

08002c74 <sbrk_aligned>:
 8002c74:	b570      	push	{r4, r5, r6, lr}
 8002c76:	4e0f      	ldr	r6, [pc, #60]	@ (8002cb4 <sbrk_aligned+0x40>)
 8002c78:	460c      	mov	r4, r1
 8002c7a:	6831      	ldr	r1, [r6, #0]
 8002c7c:	4605      	mov	r5, r0
 8002c7e:	b911      	cbnz	r1, 8002c86 <sbrk_aligned+0x12>
 8002c80:	f000 f960 	bl	8002f44 <_sbrk_r>
 8002c84:	6030      	str	r0, [r6, #0]
 8002c86:	4621      	mov	r1, r4
 8002c88:	4628      	mov	r0, r5
 8002c8a:	f000 f95b 	bl	8002f44 <_sbrk_r>
 8002c8e:	1c43      	adds	r3, r0, #1
 8002c90:	d103      	bne.n	8002c9a <sbrk_aligned+0x26>
 8002c92:	f04f 34ff 	mov.w	r4, #4294967295
 8002c96:	4620      	mov	r0, r4
 8002c98:	bd70      	pop	{r4, r5, r6, pc}
 8002c9a:	1cc4      	adds	r4, r0, #3
 8002c9c:	f024 0403 	bic.w	r4, r4, #3
 8002ca0:	42a0      	cmp	r0, r4
 8002ca2:	d0f8      	beq.n	8002c96 <sbrk_aligned+0x22>
 8002ca4:	1a21      	subs	r1, r4, r0
 8002ca6:	4628      	mov	r0, r5
 8002ca8:	f000 f94c 	bl	8002f44 <_sbrk_r>
 8002cac:	3001      	adds	r0, #1
 8002cae:	d1f2      	bne.n	8002c96 <sbrk_aligned+0x22>
 8002cb0:	e7ef      	b.n	8002c92 <sbrk_aligned+0x1e>
 8002cb2:	bf00      	nop
 8002cb4:	20000264 	.word	0x20000264

08002cb8 <_malloc_r>:
 8002cb8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002cbc:	1ccd      	adds	r5, r1, #3
 8002cbe:	f025 0503 	bic.w	r5, r5, #3
 8002cc2:	3508      	adds	r5, #8
 8002cc4:	2d0c      	cmp	r5, #12
 8002cc6:	bf38      	it	cc
 8002cc8:	250c      	movcc	r5, #12
 8002cca:	2d00      	cmp	r5, #0
 8002ccc:	4606      	mov	r6, r0
 8002cce:	db01      	blt.n	8002cd4 <_malloc_r+0x1c>
 8002cd0:	42a9      	cmp	r1, r5
 8002cd2:	d904      	bls.n	8002cde <_malloc_r+0x26>
 8002cd4:	230c      	movs	r3, #12
 8002cd6:	6033      	str	r3, [r6, #0]
 8002cd8:	2000      	movs	r0, #0
 8002cda:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002cde:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8002db4 <_malloc_r+0xfc>
 8002ce2:	f000 f869 	bl	8002db8 <__malloc_lock>
 8002ce6:	f8d8 3000 	ldr.w	r3, [r8]
 8002cea:	461c      	mov	r4, r3
 8002cec:	bb44      	cbnz	r4, 8002d40 <_malloc_r+0x88>
 8002cee:	4629      	mov	r1, r5
 8002cf0:	4630      	mov	r0, r6
 8002cf2:	f7ff ffbf 	bl	8002c74 <sbrk_aligned>
 8002cf6:	1c43      	adds	r3, r0, #1
 8002cf8:	4604      	mov	r4, r0
 8002cfa:	d158      	bne.n	8002dae <_malloc_r+0xf6>
 8002cfc:	f8d8 4000 	ldr.w	r4, [r8]
 8002d00:	4627      	mov	r7, r4
 8002d02:	2f00      	cmp	r7, #0
 8002d04:	d143      	bne.n	8002d8e <_malloc_r+0xd6>
 8002d06:	2c00      	cmp	r4, #0
 8002d08:	d04b      	beq.n	8002da2 <_malloc_r+0xea>
 8002d0a:	6823      	ldr	r3, [r4, #0]
 8002d0c:	4639      	mov	r1, r7
 8002d0e:	4630      	mov	r0, r6
 8002d10:	eb04 0903 	add.w	r9, r4, r3
 8002d14:	f000 f916 	bl	8002f44 <_sbrk_r>
 8002d18:	4581      	cmp	r9, r0
 8002d1a:	d142      	bne.n	8002da2 <_malloc_r+0xea>
 8002d1c:	6821      	ldr	r1, [r4, #0]
 8002d1e:	4630      	mov	r0, r6
 8002d20:	1a6d      	subs	r5, r5, r1
 8002d22:	4629      	mov	r1, r5
 8002d24:	f7ff ffa6 	bl	8002c74 <sbrk_aligned>
 8002d28:	3001      	adds	r0, #1
 8002d2a:	d03a      	beq.n	8002da2 <_malloc_r+0xea>
 8002d2c:	6823      	ldr	r3, [r4, #0]
 8002d2e:	442b      	add	r3, r5
 8002d30:	6023      	str	r3, [r4, #0]
 8002d32:	f8d8 3000 	ldr.w	r3, [r8]
 8002d36:	685a      	ldr	r2, [r3, #4]
 8002d38:	bb62      	cbnz	r2, 8002d94 <_malloc_r+0xdc>
 8002d3a:	f8c8 7000 	str.w	r7, [r8]
 8002d3e:	e00f      	b.n	8002d60 <_malloc_r+0xa8>
 8002d40:	6822      	ldr	r2, [r4, #0]
 8002d42:	1b52      	subs	r2, r2, r5
 8002d44:	d420      	bmi.n	8002d88 <_malloc_r+0xd0>
 8002d46:	2a0b      	cmp	r2, #11
 8002d48:	d917      	bls.n	8002d7a <_malloc_r+0xc2>
 8002d4a:	1961      	adds	r1, r4, r5
 8002d4c:	42a3      	cmp	r3, r4
 8002d4e:	6025      	str	r5, [r4, #0]
 8002d50:	bf18      	it	ne
 8002d52:	6059      	strne	r1, [r3, #4]
 8002d54:	6863      	ldr	r3, [r4, #4]
 8002d56:	bf08      	it	eq
 8002d58:	f8c8 1000 	streq.w	r1, [r8]
 8002d5c:	5162      	str	r2, [r4, r5]
 8002d5e:	604b      	str	r3, [r1, #4]
 8002d60:	4630      	mov	r0, r6
 8002d62:	f000 f82f 	bl	8002dc4 <__malloc_unlock>
 8002d66:	f104 000b 	add.w	r0, r4, #11
 8002d6a:	1d23      	adds	r3, r4, #4
 8002d6c:	f020 0007 	bic.w	r0, r0, #7
 8002d70:	1ac2      	subs	r2, r0, r3
 8002d72:	bf1c      	itt	ne
 8002d74:	1a1b      	subne	r3, r3, r0
 8002d76:	50a3      	strne	r3, [r4, r2]
 8002d78:	e7af      	b.n	8002cda <_malloc_r+0x22>
 8002d7a:	6862      	ldr	r2, [r4, #4]
 8002d7c:	42a3      	cmp	r3, r4
 8002d7e:	bf0c      	ite	eq
 8002d80:	f8c8 2000 	streq.w	r2, [r8]
 8002d84:	605a      	strne	r2, [r3, #4]
 8002d86:	e7eb      	b.n	8002d60 <_malloc_r+0xa8>
 8002d88:	4623      	mov	r3, r4
 8002d8a:	6864      	ldr	r4, [r4, #4]
 8002d8c:	e7ae      	b.n	8002cec <_malloc_r+0x34>
 8002d8e:	463c      	mov	r4, r7
 8002d90:	687f      	ldr	r7, [r7, #4]
 8002d92:	e7b6      	b.n	8002d02 <_malloc_r+0x4a>
 8002d94:	461a      	mov	r2, r3
 8002d96:	685b      	ldr	r3, [r3, #4]
 8002d98:	42a3      	cmp	r3, r4
 8002d9a:	d1fb      	bne.n	8002d94 <_malloc_r+0xdc>
 8002d9c:	2300      	movs	r3, #0
 8002d9e:	6053      	str	r3, [r2, #4]
 8002da0:	e7de      	b.n	8002d60 <_malloc_r+0xa8>
 8002da2:	230c      	movs	r3, #12
 8002da4:	4630      	mov	r0, r6
 8002da6:	6033      	str	r3, [r6, #0]
 8002da8:	f000 f80c 	bl	8002dc4 <__malloc_unlock>
 8002dac:	e794      	b.n	8002cd8 <_malloc_r+0x20>
 8002dae:	6005      	str	r5, [r0, #0]
 8002db0:	e7d6      	b.n	8002d60 <_malloc_r+0xa8>
 8002db2:	bf00      	nop
 8002db4:	20000268 	.word	0x20000268

08002db8 <__malloc_lock>:
 8002db8:	4801      	ldr	r0, [pc, #4]	@ (8002dc0 <__malloc_lock+0x8>)
 8002dba:	f7ff beea 	b.w	8002b92 <__retarget_lock_acquire_recursive>
 8002dbe:	bf00      	nop
 8002dc0:	20000260 	.word	0x20000260

08002dc4 <__malloc_unlock>:
 8002dc4:	4801      	ldr	r0, [pc, #4]	@ (8002dcc <__malloc_unlock+0x8>)
 8002dc6:	f7ff bee5 	b.w	8002b94 <__retarget_lock_release_recursive>
 8002dca:	bf00      	nop
 8002dcc:	20000260 	.word	0x20000260

08002dd0 <__sflush_r>:
 8002dd0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8002dd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002dd6:	0716      	lsls	r6, r2, #28
 8002dd8:	4605      	mov	r5, r0
 8002dda:	460c      	mov	r4, r1
 8002ddc:	d454      	bmi.n	8002e88 <__sflush_r+0xb8>
 8002dde:	684b      	ldr	r3, [r1, #4]
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	dc02      	bgt.n	8002dea <__sflush_r+0x1a>
 8002de4:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	dd48      	ble.n	8002e7c <__sflush_r+0xac>
 8002dea:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8002dec:	2e00      	cmp	r6, #0
 8002dee:	d045      	beq.n	8002e7c <__sflush_r+0xac>
 8002df0:	2300      	movs	r3, #0
 8002df2:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8002df6:	682f      	ldr	r7, [r5, #0]
 8002df8:	6a21      	ldr	r1, [r4, #32]
 8002dfa:	602b      	str	r3, [r5, #0]
 8002dfc:	d030      	beq.n	8002e60 <__sflush_r+0x90>
 8002dfe:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8002e00:	89a3      	ldrh	r3, [r4, #12]
 8002e02:	0759      	lsls	r1, r3, #29
 8002e04:	d505      	bpl.n	8002e12 <__sflush_r+0x42>
 8002e06:	6863      	ldr	r3, [r4, #4]
 8002e08:	1ad2      	subs	r2, r2, r3
 8002e0a:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8002e0c:	b10b      	cbz	r3, 8002e12 <__sflush_r+0x42>
 8002e0e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8002e10:	1ad2      	subs	r2, r2, r3
 8002e12:	2300      	movs	r3, #0
 8002e14:	4628      	mov	r0, r5
 8002e16:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8002e18:	6a21      	ldr	r1, [r4, #32]
 8002e1a:	47b0      	blx	r6
 8002e1c:	1c43      	adds	r3, r0, #1
 8002e1e:	89a3      	ldrh	r3, [r4, #12]
 8002e20:	d106      	bne.n	8002e30 <__sflush_r+0x60>
 8002e22:	6829      	ldr	r1, [r5, #0]
 8002e24:	291d      	cmp	r1, #29
 8002e26:	d82b      	bhi.n	8002e80 <__sflush_r+0xb0>
 8002e28:	4a28      	ldr	r2, [pc, #160]	@ (8002ecc <__sflush_r+0xfc>)
 8002e2a:	40ca      	lsrs	r2, r1
 8002e2c:	07d6      	lsls	r6, r2, #31
 8002e2e:	d527      	bpl.n	8002e80 <__sflush_r+0xb0>
 8002e30:	2200      	movs	r2, #0
 8002e32:	6062      	str	r2, [r4, #4]
 8002e34:	6922      	ldr	r2, [r4, #16]
 8002e36:	04d9      	lsls	r1, r3, #19
 8002e38:	6022      	str	r2, [r4, #0]
 8002e3a:	d504      	bpl.n	8002e46 <__sflush_r+0x76>
 8002e3c:	1c42      	adds	r2, r0, #1
 8002e3e:	d101      	bne.n	8002e44 <__sflush_r+0x74>
 8002e40:	682b      	ldr	r3, [r5, #0]
 8002e42:	b903      	cbnz	r3, 8002e46 <__sflush_r+0x76>
 8002e44:	6560      	str	r0, [r4, #84]	@ 0x54
 8002e46:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8002e48:	602f      	str	r7, [r5, #0]
 8002e4a:	b1b9      	cbz	r1, 8002e7c <__sflush_r+0xac>
 8002e4c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8002e50:	4299      	cmp	r1, r3
 8002e52:	d002      	beq.n	8002e5a <__sflush_r+0x8a>
 8002e54:	4628      	mov	r0, r5
 8002e56:	f7ff febd 	bl	8002bd4 <_free_r>
 8002e5a:	2300      	movs	r3, #0
 8002e5c:	6363      	str	r3, [r4, #52]	@ 0x34
 8002e5e:	e00d      	b.n	8002e7c <__sflush_r+0xac>
 8002e60:	2301      	movs	r3, #1
 8002e62:	4628      	mov	r0, r5
 8002e64:	47b0      	blx	r6
 8002e66:	4602      	mov	r2, r0
 8002e68:	1c50      	adds	r0, r2, #1
 8002e6a:	d1c9      	bne.n	8002e00 <__sflush_r+0x30>
 8002e6c:	682b      	ldr	r3, [r5, #0]
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d0c6      	beq.n	8002e00 <__sflush_r+0x30>
 8002e72:	2b1d      	cmp	r3, #29
 8002e74:	d001      	beq.n	8002e7a <__sflush_r+0xaa>
 8002e76:	2b16      	cmp	r3, #22
 8002e78:	d11d      	bne.n	8002eb6 <__sflush_r+0xe6>
 8002e7a:	602f      	str	r7, [r5, #0]
 8002e7c:	2000      	movs	r0, #0
 8002e7e:	e021      	b.n	8002ec4 <__sflush_r+0xf4>
 8002e80:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002e84:	b21b      	sxth	r3, r3
 8002e86:	e01a      	b.n	8002ebe <__sflush_r+0xee>
 8002e88:	690f      	ldr	r7, [r1, #16]
 8002e8a:	2f00      	cmp	r7, #0
 8002e8c:	d0f6      	beq.n	8002e7c <__sflush_r+0xac>
 8002e8e:	0793      	lsls	r3, r2, #30
 8002e90:	bf18      	it	ne
 8002e92:	2300      	movne	r3, #0
 8002e94:	680e      	ldr	r6, [r1, #0]
 8002e96:	bf08      	it	eq
 8002e98:	694b      	ldreq	r3, [r1, #20]
 8002e9a:	1bf6      	subs	r6, r6, r7
 8002e9c:	600f      	str	r7, [r1, #0]
 8002e9e:	608b      	str	r3, [r1, #8]
 8002ea0:	2e00      	cmp	r6, #0
 8002ea2:	ddeb      	ble.n	8002e7c <__sflush_r+0xac>
 8002ea4:	4633      	mov	r3, r6
 8002ea6:	463a      	mov	r2, r7
 8002ea8:	4628      	mov	r0, r5
 8002eaa:	6a21      	ldr	r1, [r4, #32]
 8002eac:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8002eb0:	47e0      	blx	ip
 8002eb2:	2800      	cmp	r0, #0
 8002eb4:	dc07      	bgt.n	8002ec6 <__sflush_r+0xf6>
 8002eb6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002eba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002ebe:	f04f 30ff 	mov.w	r0, #4294967295
 8002ec2:	81a3      	strh	r3, [r4, #12]
 8002ec4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002ec6:	4407      	add	r7, r0
 8002ec8:	1a36      	subs	r6, r6, r0
 8002eca:	e7e9      	b.n	8002ea0 <__sflush_r+0xd0>
 8002ecc:	20400001 	.word	0x20400001

08002ed0 <_fflush_r>:
 8002ed0:	b538      	push	{r3, r4, r5, lr}
 8002ed2:	690b      	ldr	r3, [r1, #16]
 8002ed4:	4605      	mov	r5, r0
 8002ed6:	460c      	mov	r4, r1
 8002ed8:	b913      	cbnz	r3, 8002ee0 <_fflush_r+0x10>
 8002eda:	2500      	movs	r5, #0
 8002edc:	4628      	mov	r0, r5
 8002ede:	bd38      	pop	{r3, r4, r5, pc}
 8002ee0:	b118      	cbz	r0, 8002eea <_fflush_r+0x1a>
 8002ee2:	6a03      	ldr	r3, [r0, #32]
 8002ee4:	b90b      	cbnz	r3, 8002eea <_fflush_r+0x1a>
 8002ee6:	f7ff fd61 	bl	80029ac <__sinit>
 8002eea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d0f3      	beq.n	8002eda <_fflush_r+0xa>
 8002ef2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8002ef4:	07d0      	lsls	r0, r2, #31
 8002ef6:	d404      	bmi.n	8002f02 <_fflush_r+0x32>
 8002ef8:	0599      	lsls	r1, r3, #22
 8002efa:	d402      	bmi.n	8002f02 <_fflush_r+0x32>
 8002efc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002efe:	f7ff fe48 	bl	8002b92 <__retarget_lock_acquire_recursive>
 8002f02:	4628      	mov	r0, r5
 8002f04:	4621      	mov	r1, r4
 8002f06:	f7ff ff63 	bl	8002dd0 <__sflush_r>
 8002f0a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8002f0c:	4605      	mov	r5, r0
 8002f0e:	07da      	lsls	r2, r3, #31
 8002f10:	d4e4      	bmi.n	8002edc <_fflush_r+0xc>
 8002f12:	89a3      	ldrh	r3, [r4, #12]
 8002f14:	059b      	lsls	r3, r3, #22
 8002f16:	d4e1      	bmi.n	8002edc <_fflush_r+0xc>
 8002f18:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002f1a:	f7ff fe3b 	bl	8002b94 <__retarget_lock_release_recursive>
 8002f1e:	e7dd      	b.n	8002edc <_fflush_r+0xc>

08002f20 <fiprintf>:
 8002f20:	b40e      	push	{r1, r2, r3}
 8002f22:	b503      	push	{r0, r1, lr}
 8002f24:	4601      	mov	r1, r0
 8002f26:	ab03      	add	r3, sp, #12
 8002f28:	4805      	ldr	r0, [pc, #20]	@ (8002f40 <fiprintf+0x20>)
 8002f2a:	f853 2b04 	ldr.w	r2, [r3], #4
 8002f2e:	6800      	ldr	r0, [r0, #0]
 8002f30:	9301      	str	r3, [sp, #4]
 8002f32:	f000 f845 	bl	8002fc0 <_vfiprintf_r>
 8002f36:	b002      	add	sp, #8
 8002f38:	f85d eb04 	ldr.w	lr, [sp], #4
 8002f3c:	b003      	add	sp, #12
 8002f3e:	4770      	bx	lr
 8002f40:	20000020 	.word	0x20000020

08002f44 <_sbrk_r>:
 8002f44:	b538      	push	{r3, r4, r5, lr}
 8002f46:	2300      	movs	r3, #0
 8002f48:	4d05      	ldr	r5, [pc, #20]	@ (8002f60 <_sbrk_r+0x1c>)
 8002f4a:	4604      	mov	r4, r0
 8002f4c:	4608      	mov	r0, r1
 8002f4e:	602b      	str	r3, [r5, #0]
 8002f50:	f7fd fdc6 	bl	8000ae0 <_sbrk>
 8002f54:	1c43      	adds	r3, r0, #1
 8002f56:	d102      	bne.n	8002f5e <_sbrk_r+0x1a>
 8002f58:	682b      	ldr	r3, [r5, #0]
 8002f5a:	b103      	cbz	r3, 8002f5e <_sbrk_r+0x1a>
 8002f5c:	6023      	str	r3, [r4, #0]
 8002f5e:	bd38      	pop	{r3, r4, r5, pc}
 8002f60:	2000025c 	.word	0x2000025c

08002f64 <abort>:
 8002f64:	2006      	movs	r0, #6
 8002f66:	b508      	push	{r3, lr}
 8002f68:	f000 fb8e 	bl	8003688 <raise>
 8002f6c:	2001      	movs	r0, #1
 8002f6e:	f7fd fd42 	bl	80009f6 <_exit>

08002f72 <__sfputc_r>:
 8002f72:	6893      	ldr	r3, [r2, #8]
 8002f74:	b410      	push	{r4}
 8002f76:	3b01      	subs	r3, #1
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	6093      	str	r3, [r2, #8]
 8002f7c:	da07      	bge.n	8002f8e <__sfputc_r+0x1c>
 8002f7e:	6994      	ldr	r4, [r2, #24]
 8002f80:	42a3      	cmp	r3, r4
 8002f82:	db01      	blt.n	8002f88 <__sfputc_r+0x16>
 8002f84:	290a      	cmp	r1, #10
 8002f86:	d102      	bne.n	8002f8e <__sfputc_r+0x1c>
 8002f88:	bc10      	pop	{r4}
 8002f8a:	f000 bac1 	b.w	8003510 <__swbuf_r>
 8002f8e:	6813      	ldr	r3, [r2, #0]
 8002f90:	1c58      	adds	r0, r3, #1
 8002f92:	6010      	str	r0, [r2, #0]
 8002f94:	7019      	strb	r1, [r3, #0]
 8002f96:	4608      	mov	r0, r1
 8002f98:	bc10      	pop	{r4}
 8002f9a:	4770      	bx	lr

08002f9c <__sfputs_r>:
 8002f9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002f9e:	4606      	mov	r6, r0
 8002fa0:	460f      	mov	r7, r1
 8002fa2:	4614      	mov	r4, r2
 8002fa4:	18d5      	adds	r5, r2, r3
 8002fa6:	42ac      	cmp	r4, r5
 8002fa8:	d101      	bne.n	8002fae <__sfputs_r+0x12>
 8002faa:	2000      	movs	r0, #0
 8002fac:	e007      	b.n	8002fbe <__sfputs_r+0x22>
 8002fae:	463a      	mov	r2, r7
 8002fb0:	4630      	mov	r0, r6
 8002fb2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002fb6:	f7ff ffdc 	bl	8002f72 <__sfputc_r>
 8002fba:	1c43      	adds	r3, r0, #1
 8002fbc:	d1f3      	bne.n	8002fa6 <__sfputs_r+0xa>
 8002fbe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08002fc0 <_vfiprintf_r>:
 8002fc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002fc4:	460d      	mov	r5, r1
 8002fc6:	4614      	mov	r4, r2
 8002fc8:	4698      	mov	r8, r3
 8002fca:	4606      	mov	r6, r0
 8002fcc:	b09d      	sub	sp, #116	@ 0x74
 8002fce:	b118      	cbz	r0, 8002fd8 <_vfiprintf_r+0x18>
 8002fd0:	6a03      	ldr	r3, [r0, #32]
 8002fd2:	b90b      	cbnz	r3, 8002fd8 <_vfiprintf_r+0x18>
 8002fd4:	f7ff fcea 	bl	80029ac <__sinit>
 8002fd8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8002fda:	07d9      	lsls	r1, r3, #31
 8002fdc:	d405      	bmi.n	8002fea <_vfiprintf_r+0x2a>
 8002fde:	89ab      	ldrh	r3, [r5, #12]
 8002fe0:	059a      	lsls	r2, r3, #22
 8002fe2:	d402      	bmi.n	8002fea <_vfiprintf_r+0x2a>
 8002fe4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8002fe6:	f7ff fdd4 	bl	8002b92 <__retarget_lock_acquire_recursive>
 8002fea:	89ab      	ldrh	r3, [r5, #12]
 8002fec:	071b      	lsls	r3, r3, #28
 8002fee:	d501      	bpl.n	8002ff4 <_vfiprintf_r+0x34>
 8002ff0:	692b      	ldr	r3, [r5, #16]
 8002ff2:	b99b      	cbnz	r3, 800301c <_vfiprintf_r+0x5c>
 8002ff4:	4629      	mov	r1, r5
 8002ff6:	4630      	mov	r0, r6
 8002ff8:	f000 fac8 	bl	800358c <__swsetup_r>
 8002ffc:	b170      	cbz	r0, 800301c <_vfiprintf_r+0x5c>
 8002ffe:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003000:	07dc      	lsls	r4, r3, #31
 8003002:	d504      	bpl.n	800300e <_vfiprintf_r+0x4e>
 8003004:	f04f 30ff 	mov.w	r0, #4294967295
 8003008:	b01d      	add	sp, #116	@ 0x74
 800300a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800300e:	89ab      	ldrh	r3, [r5, #12]
 8003010:	0598      	lsls	r0, r3, #22
 8003012:	d4f7      	bmi.n	8003004 <_vfiprintf_r+0x44>
 8003014:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003016:	f7ff fdbd 	bl	8002b94 <__retarget_lock_release_recursive>
 800301a:	e7f3      	b.n	8003004 <_vfiprintf_r+0x44>
 800301c:	2300      	movs	r3, #0
 800301e:	9309      	str	r3, [sp, #36]	@ 0x24
 8003020:	2320      	movs	r3, #32
 8003022:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003026:	2330      	movs	r3, #48	@ 0x30
 8003028:	f04f 0901 	mov.w	r9, #1
 800302c:	f8cd 800c 	str.w	r8, [sp, #12]
 8003030:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 80031dc <_vfiprintf_r+0x21c>
 8003034:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8003038:	4623      	mov	r3, r4
 800303a:	469a      	mov	sl, r3
 800303c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003040:	b10a      	cbz	r2, 8003046 <_vfiprintf_r+0x86>
 8003042:	2a25      	cmp	r2, #37	@ 0x25
 8003044:	d1f9      	bne.n	800303a <_vfiprintf_r+0x7a>
 8003046:	ebba 0b04 	subs.w	fp, sl, r4
 800304a:	d00b      	beq.n	8003064 <_vfiprintf_r+0xa4>
 800304c:	465b      	mov	r3, fp
 800304e:	4622      	mov	r2, r4
 8003050:	4629      	mov	r1, r5
 8003052:	4630      	mov	r0, r6
 8003054:	f7ff ffa2 	bl	8002f9c <__sfputs_r>
 8003058:	3001      	adds	r0, #1
 800305a:	f000 80a7 	beq.w	80031ac <_vfiprintf_r+0x1ec>
 800305e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003060:	445a      	add	r2, fp
 8003062:	9209      	str	r2, [sp, #36]	@ 0x24
 8003064:	f89a 3000 	ldrb.w	r3, [sl]
 8003068:	2b00      	cmp	r3, #0
 800306a:	f000 809f 	beq.w	80031ac <_vfiprintf_r+0x1ec>
 800306e:	2300      	movs	r3, #0
 8003070:	f04f 32ff 	mov.w	r2, #4294967295
 8003074:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003078:	f10a 0a01 	add.w	sl, sl, #1
 800307c:	9304      	str	r3, [sp, #16]
 800307e:	9307      	str	r3, [sp, #28]
 8003080:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003084:	931a      	str	r3, [sp, #104]	@ 0x68
 8003086:	4654      	mov	r4, sl
 8003088:	2205      	movs	r2, #5
 800308a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800308e:	4853      	ldr	r0, [pc, #332]	@ (80031dc <_vfiprintf_r+0x21c>)
 8003090:	f000 fb16 	bl	80036c0 <memchr>
 8003094:	9a04      	ldr	r2, [sp, #16]
 8003096:	b9d8      	cbnz	r0, 80030d0 <_vfiprintf_r+0x110>
 8003098:	06d1      	lsls	r1, r2, #27
 800309a:	bf44      	itt	mi
 800309c:	2320      	movmi	r3, #32
 800309e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80030a2:	0713      	lsls	r3, r2, #28
 80030a4:	bf44      	itt	mi
 80030a6:	232b      	movmi	r3, #43	@ 0x2b
 80030a8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80030ac:	f89a 3000 	ldrb.w	r3, [sl]
 80030b0:	2b2a      	cmp	r3, #42	@ 0x2a
 80030b2:	d015      	beq.n	80030e0 <_vfiprintf_r+0x120>
 80030b4:	4654      	mov	r4, sl
 80030b6:	2000      	movs	r0, #0
 80030b8:	f04f 0c0a 	mov.w	ip, #10
 80030bc:	9a07      	ldr	r2, [sp, #28]
 80030be:	4621      	mov	r1, r4
 80030c0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80030c4:	3b30      	subs	r3, #48	@ 0x30
 80030c6:	2b09      	cmp	r3, #9
 80030c8:	d94b      	bls.n	8003162 <_vfiprintf_r+0x1a2>
 80030ca:	b1b0      	cbz	r0, 80030fa <_vfiprintf_r+0x13a>
 80030cc:	9207      	str	r2, [sp, #28]
 80030ce:	e014      	b.n	80030fa <_vfiprintf_r+0x13a>
 80030d0:	eba0 0308 	sub.w	r3, r0, r8
 80030d4:	fa09 f303 	lsl.w	r3, r9, r3
 80030d8:	4313      	orrs	r3, r2
 80030da:	46a2      	mov	sl, r4
 80030dc:	9304      	str	r3, [sp, #16]
 80030de:	e7d2      	b.n	8003086 <_vfiprintf_r+0xc6>
 80030e0:	9b03      	ldr	r3, [sp, #12]
 80030e2:	1d19      	adds	r1, r3, #4
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	9103      	str	r1, [sp, #12]
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	bfbb      	ittet	lt
 80030ec:	425b      	neglt	r3, r3
 80030ee:	f042 0202 	orrlt.w	r2, r2, #2
 80030f2:	9307      	strge	r3, [sp, #28]
 80030f4:	9307      	strlt	r3, [sp, #28]
 80030f6:	bfb8      	it	lt
 80030f8:	9204      	strlt	r2, [sp, #16]
 80030fa:	7823      	ldrb	r3, [r4, #0]
 80030fc:	2b2e      	cmp	r3, #46	@ 0x2e
 80030fe:	d10a      	bne.n	8003116 <_vfiprintf_r+0x156>
 8003100:	7863      	ldrb	r3, [r4, #1]
 8003102:	2b2a      	cmp	r3, #42	@ 0x2a
 8003104:	d132      	bne.n	800316c <_vfiprintf_r+0x1ac>
 8003106:	9b03      	ldr	r3, [sp, #12]
 8003108:	3402      	adds	r4, #2
 800310a:	1d1a      	adds	r2, r3, #4
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	9203      	str	r2, [sp, #12]
 8003110:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8003114:	9305      	str	r3, [sp, #20]
 8003116:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 80031e0 <_vfiprintf_r+0x220>
 800311a:	2203      	movs	r2, #3
 800311c:	4650      	mov	r0, sl
 800311e:	7821      	ldrb	r1, [r4, #0]
 8003120:	f000 face 	bl	80036c0 <memchr>
 8003124:	b138      	cbz	r0, 8003136 <_vfiprintf_r+0x176>
 8003126:	2240      	movs	r2, #64	@ 0x40
 8003128:	9b04      	ldr	r3, [sp, #16]
 800312a:	eba0 000a 	sub.w	r0, r0, sl
 800312e:	4082      	lsls	r2, r0
 8003130:	4313      	orrs	r3, r2
 8003132:	3401      	adds	r4, #1
 8003134:	9304      	str	r3, [sp, #16]
 8003136:	f814 1b01 	ldrb.w	r1, [r4], #1
 800313a:	2206      	movs	r2, #6
 800313c:	4829      	ldr	r0, [pc, #164]	@ (80031e4 <_vfiprintf_r+0x224>)
 800313e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8003142:	f000 fabd 	bl	80036c0 <memchr>
 8003146:	2800      	cmp	r0, #0
 8003148:	d03f      	beq.n	80031ca <_vfiprintf_r+0x20a>
 800314a:	4b27      	ldr	r3, [pc, #156]	@ (80031e8 <_vfiprintf_r+0x228>)
 800314c:	bb1b      	cbnz	r3, 8003196 <_vfiprintf_r+0x1d6>
 800314e:	9b03      	ldr	r3, [sp, #12]
 8003150:	3307      	adds	r3, #7
 8003152:	f023 0307 	bic.w	r3, r3, #7
 8003156:	3308      	adds	r3, #8
 8003158:	9303      	str	r3, [sp, #12]
 800315a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800315c:	443b      	add	r3, r7
 800315e:	9309      	str	r3, [sp, #36]	@ 0x24
 8003160:	e76a      	b.n	8003038 <_vfiprintf_r+0x78>
 8003162:	460c      	mov	r4, r1
 8003164:	2001      	movs	r0, #1
 8003166:	fb0c 3202 	mla	r2, ip, r2, r3
 800316a:	e7a8      	b.n	80030be <_vfiprintf_r+0xfe>
 800316c:	2300      	movs	r3, #0
 800316e:	f04f 0c0a 	mov.w	ip, #10
 8003172:	4619      	mov	r1, r3
 8003174:	3401      	adds	r4, #1
 8003176:	9305      	str	r3, [sp, #20]
 8003178:	4620      	mov	r0, r4
 800317a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800317e:	3a30      	subs	r2, #48	@ 0x30
 8003180:	2a09      	cmp	r2, #9
 8003182:	d903      	bls.n	800318c <_vfiprintf_r+0x1cc>
 8003184:	2b00      	cmp	r3, #0
 8003186:	d0c6      	beq.n	8003116 <_vfiprintf_r+0x156>
 8003188:	9105      	str	r1, [sp, #20]
 800318a:	e7c4      	b.n	8003116 <_vfiprintf_r+0x156>
 800318c:	4604      	mov	r4, r0
 800318e:	2301      	movs	r3, #1
 8003190:	fb0c 2101 	mla	r1, ip, r1, r2
 8003194:	e7f0      	b.n	8003178 <_vfiprintf_r+0x1b8>
 8003196:	ab03      	add	r3, sp, #12
 8003198:	9300      	str	r3, [sp, #0]
 800319a:	462a      	mov	r2, r5
 800319c:	4630      	mov	r0, r6
 800319e:	4b13      	ldr	r3, [pc, #76]	@ (80031ec <_vfiprintf_r+0x22c>)
 80031a0:	a904      	add	r1, sp, #16
 80031a2:	f3af 8000 	nop.w
 80031a6:	4607      	mov	r7, r0
 80031a8:	1c78      	adds	r0, r7, #1
 80031aa:	d1d6      	bne.n	800315a <_vfiprintf_r+0x19a>
 80031ac:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80031ae:	07d9      	lsls	r1, r3, #31
 80031b0:	d405      	bmi.n	80031be <_vfiprintf_r+0x1fe>
 80031b2:	89ab      	ldrh	r3, [r5, #12]
 80031b4:	059a      	lsls	r2, r3, #22
 80031b6:	d402      	bmi.n	80031be <_vfiprintf_r+0x1fe>
 80031b8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80031ba:	f7ff fceb 	bl	8002b94 <__retarget_lock_release_recursive>
 80031be:	89ab      	ldrh	r3, [r5, #12]
 80031c0:	065b      	lsls	r3, r3, #25
 80031c2:	f53f af1f 	bmi.w	8003004 <_vfiprintf_r+0x44>
 80031c6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80031c8:	e71e      	b.n	8003008 <_vfiprintf_r+0x48>
 80031ca:	ab03      	add	r3, sp, #12
 80031cc:	9300      	str	r3, [sp, #0]
 80031ce:	462a      	mov	r2, r5
 80031d0:	4630      	mov	r0, r6
 80031d2:	4b06      	ldr	r3, [pc, #24]	@ (80031ec <_vfiprintf_r+0x22c>)
 80031d4:	a904      	add	r1, sp, #16
 80031d6:	f000 f87d 	bl	80032d4 <_printf_i>
 80031da:	e7e4      	b.n	80031a6 <_vfiprintf_r+0x1e6>
 80031dc:	080038c9 	.word	0x080038c9
 80031e0:	080038cf 	.word	0x080038cf
 80031e4:	080038d3 	.word	0x080038d3
 80031e8:	00000000 	.word	0x00000000
 80031ec:	08002f9d 	.word	0x08002f9d

080031f0 <_printf_common>:
 80031f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80031f4:	4616      	mov	r6, r2
 80031f6:	4698      	mov	r8, r3
 80031f8:	688a      	ldr	r2, [r1, #8]
 80031fa:	690b      	ldr	r3, [r1, #16]
 80031fc:	4607      	mov	r7, r0
 80031fe:	4293      	cmp	r3, r2
 8003200:	bfb8      	it	lt
 8003202:	4613      	movlt	r3, r2
 8003204:	6033      	str	r3, [r6, #0]
 8003206:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800320a:	460c      	mov	r4, r1
 800320c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003210:	b10a      	cbz	r2, 8003216 <_printf_common+0x26>
 8003212:	3301      	adds	r3, #1
 8003214:	6033      	str	r3, [r6, #0]
 8003216:	6823      	ldr	r3, [r4, #0]
 8003218:	0699      	lsls	r1, r3, #26
 800321a:	bf42      	ittt	mi
 800321c:	6833      	ldrmi	r3, [r6, #0]
 800321e:	3302      	addmi	r3, #2
 8003220:	6033      	strmi	r3, [r6, #0]
 8003222:	6825      	ldr	r5, [r4, #0]
 8003224:	f015 0506 	ands.w	r5, r5, #6
 8003228:	d106      	bne.n	8003238 <_printf_common+0x48>
 800322a:	f104 0a19 	add.w	sl, r4, #25
 800322e:	68e3      	ldr	r3, [r4, #12]
 8003230:	6832      	ldr	r2, [r6, #0]
 8003232:	1a9b      	subs	r3, r3, r2
 8003234:	42ab      	cmp	r3, r5
 8003236:	dc2b      	bgt.n	8003290 <_printf_common+0xa0>
 8003238:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800323c:	6822      	ldr	r2, [r4, #0]
 800323e:	3b00      	subs	r3, #0
 8003240:	bf18      	it	ne
 8003242:	2301      	movne	r3, #1
 8003244:	0692      	lsls	r2, r2, #26
 8003246:	d430      	bmi.n	80032aa <_printf_common+0xba>
 8003248:	4641      	mov	r1, r8
 800324a:	4638      	mov	r0, r7
 800324c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003250:	47c8      	blx	r9
 8003252:	3001      	adds	r0, #1
 8003254:	d023      	beq.n	800329e <_printf_common+0xae>
 8003256:	6823      	ldr	r3, [r4, #0]
 8003258:	6922      	ldr	r2, [r4, #16]
 800325a:	f003 0306 	and.w	r3, r3, #6
 800325e:	2b04      	cmp	r3, #4
 8003260:	bf14      	ite	ne
 8003262:	2500      	movne	r5, #0
 8003264:	6833      	ldreq	r3, [r6, #0]
 8003266:	f04f 0600 	mov.w	r6, #0
 800326a:	bf08      	it	eq
 800326c:	68e5      	ldreq	r5, [r4, #12]
 800326e:	f104 041a 	add.w	r4, r4, #26
 8003272:	bf08      	it	eq
 8003274:	1aed      	subeq	r5, r5, r3
 8003276:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800327a:	bf08      	it	eq
 800327c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003280:	4293      	cmp	r3, r2
 8003282:	bfc4      	itt	gt
 8003284:	1a9b      	subgt	r3, r3, r2
 8003286:	18ed      	addgt	r5, r5, r3
 8003288:	42b5      	cmp	r5, r6
 800328a:	d11a      	bne.n	80032c2 <_printf_common+0xd2>
 800328c:	2000      	movs	r0, #0
 800328e:	e008      	b.n	80032a2 <_printf_common+0xb2>
 8003290:	2301      	movs	r3, #1
 8003292:	4652      	mov	r2, sl
 8003294:	4641      	mov	r1, r8
 8003296:	4638      	mov	r0, r7
 8003298:	47c8      	blx	r9
 800329a:	3001      	adds	r0, #1
 800329c:	d103      	bne.n	80032a6 <_printf_common+0xb6>
 800329e:	f04f 30ff 	mov.w	r0, #4294967295
 80032a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80032a6:	3501      	adds	r5, #1
 80032a8:	e7c1      	b.n	800322e <_printf_common+0x3e>
 80032aa:	2030      	movs	r0, #48	@ 0x30
 80032ac:	18e1      	adds	r1, r4, r3
 80032ae:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80032b2:	1c5a      	adds	r2, r3, #1
 80032b4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80032b8:	4422      	add	r2, r4
 80032ba:	3302      	adds	r3, #2
 80032bc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80032c0:	e7c2      	b.n	8003248 <_printf_common+0x58>
 80032c2:	2301      	movs	r3, #1
 80032c4:	4622      	mov	r2, r4
 80032c6:	4641      	mov	r1, r8
 80032c8:	4638      	mov	r0, r7
 80032ca:	47c8      	blx	r9
 80032cc:	3001      	adds	r0, #1
 80032ce:	d0e6      	beq.n	800329e <_printf_common+0xae>
 80032d0:	3601      	adds	r6, #1
 80032d2:	e7d9      	b.n	8003288 <_printf_common+0x98>

080032d4 <_printf_i>:
 80032d4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80032d8:	7e0f      	ldrb	r7, [r1, #24]
 80032da:	4691      	mov	r9, r2
 80032dc:	2f78      	cmp	r7, #120	@ 0x78
 80032de:	4680      	mov	r8, r0
 80032e0:	460c      	mov	r4, r1
 80032e2:	469a      	mov	sl, r3
 80032e4:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80032e6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80032ea:	d807      	bhi.n	80032fc <_printf_i+0x28>
 80032ec:	2f62      	cmp	r7, #98	@ 0x62
 80032ee:	d80a      	bhi.n	8003306 <_printf_i+0x32>
 80032f0:	2f00      	cmp	r7, #0
 80032f2:	f000 80d1 	beq.w	8003498 <_printf_i+0x1c4>
 80032f6:	2f58      	cmp	r7, #88	@ 0x58
 80032f8:	f000 80b8 	beq.w	800346c <_printf_i+0x198>
 80032fc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003300:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003304:	e03a      	b.n	800337c <_printf_i+0xa8>
 8003306:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800330a:	2b15      	cmp	r3, #21
 800330c:	d8f6      	bhi.n	80032fc <_printf_i+0x28>
 800330e:	a101      	add	r1, pc, #4	@ (adr r1, 8003314 <_printf_i+0x40>)
 8003310:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003314:	0800336d 	.word	0x0800336d
 8003318:	08003381 	.word	0x08003381
 800331c:	080032fd 	.word	0x080032fd
 8003320:	080032fd 	.word	0x080032fd
 8003324:	080032fd 	.word	0x080032fd
 8003328:	080032fd 	.word	0x080032fd
 800332c:	08003381 	.word	0x08003381
 8003330:	080032fd 	.word	0x080032fd
 8003334:	080032fd 	.word	0x080032fd
 8003338:	080032fd 	.word	0x080032fd
 800333c:	080032fd 	.word	0x080032fd
 8003340:	0800347f 	.word	0x0800347f
 8003344:	080033ab 	.word	0x080033ab
 8003348:	08003439 	.word	0x08003439
 800334c:	080032fd 	.word	0x080032fd
 8003350:	080032fd 	.word	0x080032fd
 8003354:	080034a1 	.word	0x080034a1
 8003358:	080032fd 	.word	0x080032fd
 800335c:	080033ab 	.word	0x080033ab
 8003360:	080032fd 	.word	0x080032fd
 8003364:	080032fd 	.word	0x080032fd
 8003368:	08003441 	.word	0x08003441
 800336c:	6833      	ldr	r3, [r6, #0]
 800336e:	1d1a      	adds	r2, r3, #4
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	6032      	str	r2, [r6, #0]
 8003374:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003378:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800337c:	2301      	movs	r3, #1
 800337e:	e09c      	b.n	80034ba <_printf_i+0x1e6>
 8003380:	6833      	ldr	r3, [r6, #0]
 8003382:	6820      	ldr	r0, [r4, #0]
 8003384:	1d19      	adds	r1, r3, #4
 8003386:	6031      	str	r1, [r6, #0]
 8003388:	0606      	lsls	r6, r0, #24
 800338a:	d501      	bpl.n	8003390 <_printf_i+0xbc>
 800338c:	681d      	ldr	r5, [r3, #0]
 800338e:	e003      	b.n	8003398 <_printf_i+0xc4>
 8003390:	0645      	lsls	r5, r0, #25
 8003392:	d5fb      	bpl.n	800338c <_printf_i+0xb8>
 8003394:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003398:	2d00      	cmp	r5, #0
 800339a:	da03      	bge.n	80033a4 <_printf_i+0xd0>
 800339c:	232d      	movs	r3, #45	@ 0x2d
 800339e:	426d      	negs	r5, r5
 80033a0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80033a4:	230a      	movs	r3, #10
 80033a6:	4858      	ldr	r0, [pc, #352]	@ (8003508 <_printf_i+0x234>)
 80033a8:	e011      	b.n	80033ce <_printf_i+0xfa>
 80033aa:	6821      	ldr	r1, [r4, #0]
 80033ac:	6833      	ldr	r3, [r6, #0]
 80033ae:	0608      	lsls	r0, r1, #24
 80033b0:	f853 5b04 	ldr.w	r5, [r3], #4
 80033b4:	d402      	bmi.n	80033bc <_printf_i+0xe8>
 80033b6:	0649      	lsls	r1, r1, #25
 80033b8:	bf48      	it	mi
 80033ba:	b2ad      	uxthmi	r5, r5
 80033bc:	2f6f      	cmp	r7, #111	@ 0x6f
 80033be:	6033      	str	r3, [r6, #0]
 80033c0:	bf14      	ite	ne
 80033c2:	230a      	movne	r3, #10
 80033c4:	2308      	moveq	r3, #8
 80033c6:	4850      	ldr	r0, [pc, #320]	@ (8003508 <_printf_i+0x234>)
 80033c8:	2100      	movs	r1, #0
 80033ca:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80033ce:	6866      	ldr	r6, [r4, #4]
 80033d0:	2e00      	cmp	r6, #0
 80033d2:	60a6      	str	r6, [r4, #8]
 80033d4:	db05      	blt.n	80033e2 <_printf_i+0x10e>
 80033d6:	6821      	ldr	r1, [r4, #0]
 80033d8:	432e      	orrs	r6, r5
 80033da:	f021 0104 	bic.w	r1, r1, #4
 80033de:	6021      	str	r1, [r4, #0]
 80033e0:	d04b      	beq.n	800347a <_printf_i+0x1a6>
 80033e2:	4616      	mov	r6, r2
 80033e4:	fbb5 f1f3 	udiv	r1, r5, r3
 80033e8:	fb03 5711 	mls	r7, r3, r1, r5
 80033ec:	5dc7      	ldrb	r7, [r0, r7]
 80033ee:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80033f2:	462f      	mov	r7, r5
 80033f4:	42bb      	cmp	r3, r7
 80033f6:	460d      	mov	r5, r1
 80033f8:	d9f4      	bls.n	80033e4 <_printf_i+0x110>
 80033fa:	2b08      	cmp	r3, #8
 80033fc:	d10b      	bne.n	8003416 <_printf_i+0x142>
 80033fe:	6823      	ldr	r3, [r4, #0]
 8003400:	07df      	lsls	r7, r3, #31
 8003402:	d508      	bpl.n	8003416 <_printf_i+0x142>
 8003404:	6923      	ldr	r3, [r4, #16]
 8003406:	6861      	ldr	r1, [r4, #4]
 8003408:	4299      	cmp	r1, r3
 800340a:	bfde      	ittt	le
 800340c:	2330      	movle	r3, #48	@ 0x30
 800340e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003412:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003416:	1b92      	subs	r2, r2, r6
 8003418:	6122      	str	r2, [r4, #16]
 800341a:	464b      	mov	r3, r9
 800341c:	4621      	mov	r1, r4
 800341e:	4640      	mov	r0, r8
 8003420:	f8cd a000 	str.w	sl, [sp]
 8003424:	aa03      	add	r2, sp, #12
 8003426:	f7ff fee3 	bl	80031f0 <_printf_common>
 800342a:	3001      	adds	r0, #1
 800342c:	d14a      	bne.n	80034c4 <_printf_i+0x1f0>
 800342e:	f04f 30ff 	mov.w	r0, #4294967295
 8003432:	b004      	add	sp, #16
 8003434:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003438:	6823      	ldr	r3, [r4, #0]
 800343a:	f043 0320 	orr.w	r3, r3, #32
 800343e:	6023      	str	r3, [r4, #0]
 8003440:	2778      	movs	r7, #120	@ 0x78
 8003442:	4832      	ldr	r0, [pc, #200]	@ (800350c <_printf_i+0x238>)
 8003444:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003448:	6823      	ldr	r3, [r4, #0]
 800344a:	6831      	ldr	r1, [r6, #0]
 800344c:	061f      	lsls	r7, r3, #24
 800344e:	f851 5b04 	ldr.w	r5, [r1], #4
 8003452:	d402      	bmi.n	800345a <_printf_i+0x186>
 8003454:	065f      	lsls	r7, r3, #25
 8003456:	bf48      	it	mi
 8003458:	b2ad      	uxthmi	r5, r5
 800345a:	6031      	str	r1, [r6, #0]
 800345c:	07d9      	lsls	r1, r3, #31
 800345e:	bf44      	itt	mi
 8003460:	f043 0320 	orrmi.w	r3, r3, #32
 8003464:	6023      	strmi	r3, [r4, #0]
 8003466:	b11d      	cbz	r5, 8003470 <_printf_i+0x19c>
 8003468:	2310      	movs	r3, #16
 800346a:	e7ad      	b.n	80033c8 <_printf_i+0xf4>
 800346c:	4826      	ldr	r0, [pc, #152]	@ (8003508 <_printf_i+0x234>)
 800346e:	e7e9      	b.n	8003444 <_printf_i+0x170>
 8003470:	6823      	ldr	r3, [r4, #0]
 8003472:	f023 0320 	bic.w	r3, r3, #32
 8003476:	6023      	str	r3, [r4, #0]
 8003478:	e7f6      	b.n	8003468 <_printf_i+0x194>
 800347a:	4616      	mov	r6, r2
 800347c:	e7bd      	b.n	80033fa <_printf_i+0x126>
 800347e:	6833      	ldr	r3, [r6, #0]
 8003480:	6825      	ldr	r5, [r4, #0]
 8003482:	1d18      	adds	r0, r3, #4
 8003484:	6961      	ldr	r1, [r4, #20]
 8003486:	6030      	str	r0, [r6, #0]
 8003488:	062e      	lsls	r6, r5, #24
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	d501      	bpl.n	8003492 <_printf_i+0x1be>
 800348e:	6019      	str	r1, [r3, #0]
 8003490:	e002      	b.n	8003498 <_printf_i+0x1c4>
 8003492:	0668      	lsls	r0, r5, #25
 8003494:	d5fb      	bpl.n	800348e <_printf_i+0x1ba>
 8003496:	8019      	strh	r1, [r3, #0]
 8003498:	2300      	movs	r3, #0
 800349a:	4616      	mov	r6, r2
 800349c:	6123      	str	r3, [r4, #16]
 800349e:	e7bc      	b.n	800341a <_printf_i+0x146>
 80034a0:	6833      	ldr	r3, [r6, #0]
 80034a2:	2100      	movs	r1, #0
 80034a4:	1d1a      	adds	r2, r3, #4
 80034a6:	6032      	str	r2, [r6, #0]
 80034a8:	681e      	ldr	r6, [r3, #0]
 80034aa:	6862      	ldr	r2, [r4, #4]
 80034ac:	4630      	mov	r0, r6
 80034ae:	f000 f907 	bl	80036c0 <memchr>
 80034b2:	b108      	cbz	r0, 80034b8 <_printf_i+0x1e4>
 80034b4:	1b80      	subs	r0, r0, r6
 80034b6:	6060      	str	r0, [r4, #4]
 80034b8:	6863      	ldr	r3, [r4, #4]
 80034ba:	6123      	str	r3, [r4, #16]
 80034bc:	2300      	movs	r3, #0
 80034be:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80034c2:	e7aa      	b.n	800341a <_printf_i+0x146>
 80034c4:	4632      	mov	r2, r6
 80034c6:	4649      	mov	r1, r9
 80034c8:	4640      	mov	r0, r8
 80034ca:	6923      	ldr	r3, [r4, #16]
 80034cc:	47d0      	blx	sl
 80034ce:	3001      	adds	r0, #1
 80034d0:	d0ad      	beq.n	800342e <_printf_i+0x15a>
 80034d2:	6823      	ldr	r3, [r4, #0]
 80034d4:	079b      	lsls	r3, r3, #30
 80034d6:	d413      	bmi.n	8003500 <_printf_i+0x22c>
 80034d8:	68e0      	ldr	r0, [r4, #12]
 80034da:	9b03      	ldr	r3, [sp, #12]
 80034dc:	4298      	cmp	r0, r3
 80034de:	bfb8      	it	lt
 80034e0:	4618      	movlt	r0, r3
 80034e2:	e7a6      	b.n	8003432 <_printf_i+0x15e>
 80034e4:	2301      	movs	r3, #1
 80034e6:	4632      	mov	r2, r6
 80034e8:	4649      	mov	r1, r9
 80034ea:	4640      	mov	r0, r8
 80034ec:	47d0      	blx	sl
 80034ee:	3001      	adds	r0, #1
 80034f0:	d09d      	beq.n	800342e <_printf_i+0x15a>
 80034f2:	3501      	adds	r5, #1
 80034f4:	68e3      	ldr	r3, [r4, #12]
 80034f6:	9903      	ldr	r1, [sp, #12]
 80034f8:	1a5b      	subs	r3, r3, r1
 80034fa:	42ab      	cmp	r3, r5
 80034fc:	dcf2      	bgt.n	80034e4 <_printf_i+0x210>
 80034fe:	e7eb      	b.n	80034d8 <_printf_i+0x204>
 8003500:	2500      	movs	r5, #0
 8003502:	f104 0619 	add.w	r6, r4, #25
 8003506:	e7f5      	b.n	80034f4 <_printf_i+0x220>
 8003508:	080038da 	.word	0x080038da
 800350c:	080038eb 	.word	0x080038eb

08003510 <__swbuf_r>:
 8003510:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003512:	460e      	mov	r6, r1
 8003514:	4614      	mov	r4, r2
 8003516:	4605      	mov	r5, r0
 8003518:	b118      	cbz	r0, 8003522 <__swbuf_r+0x12>
 800351a:	6a03      	ldr	r3, [r0, #32]
 800351c:	b90b      	cbnz	r3, 8003522 <__swbuf_r+0x12>
 800351e:	f7ff fa45 	bl	80029ac <__sinit>
 8003522:	69a3      	ldr	r3, [r4, #24]
 8003524:	60a3      	str	r3, [r4, #8]
 8003526:	89a3      	ldrh	r3, [r4, #12]
 8003528:	071a      	lsls	r2, r3, #28
 800352a:	d501      	bpl.n	8003530 <__swbuf_r+0x20>
 800352c:	6923      	ldr	r3, [r4, #16]
 800352e:	b943      	cbnz	r3, 8003542 <__swbuf_r+0x32>
 8003530:	4621      	mov	r1, r4
 8003532:	4628      	mov	r0, r5
 8003534:	f000 f82a 	bl	800358c <__swsetup_r>
 8003538:	b118      	cbz	r0, 8003542 <__swbuf_r+0x32>
 800353a:	f04f 37ff 	mov.w	r7, #4294967295
 800353e:	4638      	mov	r0, r7
 8003540:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003542:	6823      	ldr	r3, [r4, #0]
 8003544:	6922      	ldr	r2, [r4, #16]
 8003546:	b2f6      	uxtb	r6, r6
 8003548:	1a98      	subs	r0, r3, r2
 800354a:	6963      	ldr	r3, [r4, #20]
 800354c:	4637      	mov	r7, r6
 800354e:	4283      	cmp	r3, r0
 8003550:	dc05      	bgt.n	800355e <__swbuf_r+0x4e>
 8003552:	4621      	mov	r1, r4
 8003554:	4628      	mov	r0, r5
 8003556:	f7ff fcbb 	bl	8002ed0 <_fflush_r>
 800355a:	2800      	cmp	r0, #0
 800355c:	d1ed      	bne.n	800353a <__swbuf_r+0x2a>
 800355e:	68a3      	ldr	r3, [r4, #8]
 8003560:	3b01      	subs	r3, #1
 8003562:	60a3      	str	r3, [r4, #8]
 8003564:	6823      	ldr	r3, [r4, #0]
 8003566:	1c5a      	adds	r2, r3, #1
 8003568:	6022      	str	r2, [r4, #0]
 800356a:	701e      	strb	r6, [r3, #0]
 800356c:	6962      	ldr	r2, [r4, #20]
 800356e:	1c43      	adds	r3, r0, #1
 8003570:	429a      	cmp	r2, r3
 8003572:	d004      	beq.n	800357e <__swbuf_r+0x6e>
 8003574:	89a3      	ldrh	r3, [r4, #12]
 8003576:	07db      	lsls	r3, r3, #31
 8003578:	d5e1      	bpl.n	800353e <__swbuf_r+0x2e>
 800357a:	2e0a      	cmp	r6, #10
 800357c:	d1df      	bne.n	800353e <__swbuf_r+0x2e>
 800357e:	4621      	mov	r1, r4
 8003580:	4628      	mov	r0, r5
 8003582:	f7ff fca5 	bl	8002ed0 <_fflush_r>
 8003586:	2800      	cmp	r0, #0
 8003588:	d0d9      	beq.n	800353e <__swbuf_r+0x2e>
 800358a:	e7d6      	b.n	800353a <__swbuf_r+0x2a>

0800358c <__swsetup_r>:
 800358c:	b538      	push	{r3, r4, r5, lr}
 800358e:	4b29      	ldr	r3, [pc, #164]	@ (8003634 <__swsetup_r+0xa8>)
 8003590:	4605      	mov	r5, r0
 8003592:	6818      	ldr	r0, [r3, #0]
 8003594:	460c      	mov	r4, r1
 8003596:	b118      	cbz	r0, 80035a0 <__swsetup_r+0x14>
 8003598:	6a03      	ldr	r3, [r0, #32]
 800359a:	b90b      	cbnz	r3, 80035a0 <__swsetup_r+0x14>
 800359c:	f7ff fa06 	bl	80029ac <__sinit>
 80035a0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80035a4:	0719      	lsls	r1, r3, #28
 80035a6:	d422      	bmi.n	80035ee <__swsetup_r+0x62>
 80035a8:	06da      	lsls	r2, r3, #27
 80035aa:	d407      	bmi.n	80035bc <__swsetup_r+0x30>
 80035ac:	2209      	movs	r2, #9
 80035ae:	602a      	str	r2, [r5, #0]
 80035b0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80035b4:	f04f 30ff 	mov.w	r0, #4294967295
 80035b8:	81a3      	strh	r3, [r4, #12]
 80035ba:	e033      	b.n	8003624 <__swsetup_r+0x98>
 80035bc:	0758      	lsls	r0, r3, #29
 80035be:	d512      	bpl.n	80035e6 <__swsetup_r+0x5a>
 80035c0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80035c2:	b141      	cbz	r1, 80035d6 <__swsetup_r+0x4a>
 80035c4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80035c8:	4299      	cmp	r1, r3
 80035ca:	d002      	beq.n	80035d2 <__swsetup_r+0x46>
 80035cc:	4628      	mov	r0, r5
 80035ce:	f7ff fb01 	bl	8002bd4 <_free_r>
 80035d2:	2300      	movs	r3, #0
 80035d4:	6363      	str	r3, [r4, #52]	@ 0x34
 80035d6:	89a3      	ldrh	r3, [r4, #12]
 80035d8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80035dc:	81a3      	strh	r3, [r4, #12]
 80035de:	2300      	movs	r3, #0
 80035e0:	6063      	str	r3, [r4, #4]
 80035e2:	6923      	ldr	r3, [r4, #16]
 80035e4:	6023      	str	r3, [r4, #0]
 80035e6:	89a3      	ldrh	r3, [r4, #12]
 80035e8:	f043 0308 	orr.w	r3, r3, #8
 80035ec:	81a3      	strh	r3, [r4, #12]
 80035ee:	6923      	ldr	r3, [r4, #16]
 80035f0:	b94b      	cbnz	r3, 8003606 <__swsetup_r+0x7a>
 80035f2:	89a3      	ldrh	r3, [r4, #12]
 80035f4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80035f8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80035fc:	d003      	beq.n	8003606 <__swsetup_r+0x7a>
 80035fe:	4621      	mov	r1, r4
 8003600:	4628      	mov	r0, r5
 8003602:	f000 f890 	bl	8003726 <__smakebuf_r>
 8003606:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800360a:	f013 0201 	ands.w	r2, r3, #1
 800360e:	d00a      	beq.n	8003626 <__swsetup_r+0x9a>
 8003610:	2200      	movs	r2, #0
 8003612:	60a2      	str	r2, [r4, #8]
 8003614:	6962      	ldr	r2, [r4, #20]
 8003616:	4252      	negs	r2, r2
 8003618:	61a2      	str	r2, [r4, #24]
 800361a:	6922      	ldr	r2, [r4, #16]
 800361c:	b942      	cbnz	r2, 8003630 <__swsetup_r+0xa4>
 800361e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8003622:	d1c5      	bne.n	80035b0 <__swsetup_r+0x24>
 8003624:	bd38      	pop	{r3, r4, r5, pc}
 8003626:	0799      	lsls	r1, r3, #30
 8003628:	bf58      	it	pl
 800362a:	6962      	ldrpl	r2, [r4, #20]
 800362c:	60a2      	str	r2, [r4, #8]
 800362e:	e7f4      	b.n	800361a <__swsetup_r+0x8e>
 8003630:	2000      	movs	r0, #0
 8003632:	e7f7      	b.n	8003624 <__swsetup_r+0x98>
 8003634:	20000020 	.word	0x20000020

08003638 <_raise_r>:
 8003638:	291f      	cmp	r1, #31
 800363a:	b538      	push	{r3, r4, r5, lr}
 800363c:	4605      	mov	r5, r0
 800363e:	460c      	mov	r4, r1
 8003640:	d904      	bls.n	800364c <_raise_r+0x14>
 8003642:	2316      	movs	r3, #22
 8003644:	6003      	str	r3, [r0, #0]
 8003646:	f04f 30ff 	mov.w	r0, #4294967295
 800364a:	bd38      	pop	{r3, r4, r5, pc}
 800364c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800364e:	b112      	cbz	r2, 8003656 <_raise_r+0x1e>
 8003650:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8003654:	b94b      	cbnz	r3, 800366a <_raise_r+0x32>
 8003656:	4628      	mov	r0, r5
 8003658:	f000 f830 	bl	80036bc <_getpid_r>
 800365c:	4622      	mov	r2, r4
 800365e:	4601      	mov	r1, r0
 8003660:	4628      	mov	r0, r5
 8003662:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003666:	f000 b817 	b.w	8003698 <_kill_r>
 800366a:	2b01      	cmp	r3, #1
 800366c:	d00a      	beq.n	8003684 <_raise_r+0x4c>
 800366e:	1c59      	adds	r1, r3, #1
 8003670:	d103      	bne.n	800367a <_raise_r+0x42>
 8003672:	2316      	movs	r3, #22
 8003674:	6003      	str	r3, [r0, #0]
 8003676:	2001      	movs	r0, #1
 8003678:	e7e7      	b.n	800364a <_raise_r+0x12>
 800367a:	2100      	movs	r1, #0
 800367c:	4620      	mov	r0, r4
 800367e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8003682:	4798      	blx	r3
 8003684:	2000      	movs	r0, #0
 8003686:	e7e0      	b.n	800364a <_raise_r+0x12>

08003688 <raise>:
 8003688:	4b02      	ldr	r3, [pc, #8]	@ (8003694 <raise+0xc>)
 800368a:	4601      	mov	r1, r0
 800368c:	6818      	ldr	r0, [r3, #0]
 800368e:	f7ff bfd3 	b.w	8003638 <_raise_r>
 8003692:	bf00      	nop
 8003694:	20000020 	.word	0x20000020

08003698 <_kill_r>:
 8003698:	b538      	push	{r3, r4, r5, lr}
 800369a:	2300      	movs	r3, #0
 800369c:	4d06      	ldr	r5, [pc, #24]	@ (80036b8 <_kill_r+0x20>)
 800369e:	4604      	mov	r4, r0
 80036a0:	4608      	mov	r0, r1
 80036a2:	4611      	mov	r1, r2
 80036a4:	602b      	str	r3, [r5, #0]
 80036a6:	f7fd f996 	bl	80009d6 <_kill>
 80036aa:	1c43      	adds	r3, r0, #1
 80036ac:	d102      	bne.n	80036b4 <_kill_r+0x1c>
 80036ae:	682b      	ldr	r3, [r5, #0]
 80036b0:	b103      	cbz	r3, 80036b4 <_kill_r+0x1c>
 80036b2:	6023      	str	r3, [r4, #0]
 80036b4:	bd38      	pop	{r3, r4, r5, pc}
 80036b6:	bf00      	nop
 80036b8:	2000025c 	.word	0x2000025c

080036bc <_getpid_r>:
 80036bc:	f7fd b984 	b.w	80009c8 <_getpid>

080036c0 <memchr>:
 80036c0:	4603      	mov	r3, r0
 80036c2:	b510      	push	{r4, lr}
 80036c4:	b2c9      	uxtb	r1, r1
 80036c6:	4402      	add	r2, r0
 80036c8:	4293      	cmp	r3, r2
 80036ca:	4618      	mov	r0, r3
 80036cc:	d101      	bne.n	80036d2 <memchr+0x12>
 80036ce:	2000      	movs	r0, #0
 80036d0:	e003      	b.n	80036da <memchr+0x1a>
 80036d2:	7804      	ldrb	r4, [r0, #0]
 80036d4:	3301      	adds	r3, #1
 80036d6:	428c      	cmp	r4, r1
 80036d8:	d1f6      	bne.n	80036c8 <memchr+0x8>
 80036da:	bd10      	pop	{r4, pc}

080036dc <__swhatbuf_r>:
 80036dc:	b570      	push	{r4, r5, r6, lr}
 80036de:	460c      	mov	r4, r1
 80036e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80036e4:	4615      	mov	r5, r2
 80036e6:	2900      	cmp	r1, #0
 80036e8:	461e      	mov	r6, r3
 80036ea:	b096      	sub	sp, #88	@ 0x58
 80036ec:	da0c      	bge.n	8003708 <__swhatbuf_r+0x2c>
 80036ee:	89a3      	ldrh	r3, [r4, #12]
 80036f0:	2100      	movs	r1, #0
 80036f2:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80036f6:	bf14      	ite	ne
 80036f8:	2340      	movne	r3, #64	@ 0x40
 80036fa:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80036fe:	2000      	movs	r0, #0
 8003700:	6031      	str	r1, [r6, #0]
 8003702:	602b      	str	r3, [r5, #0]
 8003704:	b016      	add	sp, #88	@ 0x58
 8003706:	bd70      	pop	{r4, r5, r6, pc}
 8003708:	466a      	mov	r2, sp
 800370a:	f000 f849 	bl	80037a0 <_fstat_r>
 800370e:	2800      	cmp	r0, #0
 8003710:	dbed      	blt.n	80036ee <__swhatbuf_r+0x12>
 8003712:	9901      	ldr	r1, [sp, #4]
 8003714:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8003718:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800371c:	4259      	negs	r1, r3
 800371e:	4159      	adcs	r1, r3
 8003720:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003724:	e7eb      	b.n	80036fe <__swhatbuf_r+0x22>

08003726 <__smakebuf_r>:
 8003726:	898b      	ldrh	r3, [r1, #12]
 8003728:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800372a:	079d      	lsls	r5, r3, #30
 800372c:	4606      	mov	r6, r0
 800372e:	460c      	mov	r4, r1
 8003730:	d507      	bpl.n	8003742 <__smakebuf_r+0x1c>
 8003732:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8003736:	6023      	str	r3, [r4, #0]
 8003738:	6123      	str	r3, [r4, #16]
 800373a:	2301      	movs	r3, #1
 800373c:	6163      	str	r3, [r4, #20]
 800373e:	b003      	add	sp, #12
 8003740:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003742:	466a      	mov	r2, sp
 8003744:	ab01      	add	r3, sp, #4
 8003746:	f7ff ffc9 	bl	80036dc <__swhatbuf_r>
 800374a:	9f00      	ldr	r7, [sp, #0]
 800374c:	4605      	mov	r5, r0
 800374e:	4639      	mov	r1, r7
 8003750:	4630      	mov	r0, r6
 8003752:	f7ff fab1 	bl	8002cb8 <_malloc_r>
 8003756:	b948      	cbnz	r0, 800376c <__smakebuf_r+0x46>
 8003758:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800375c:	059a      	lsls	r2, r3, #22
 800375e:	d4ee      	bmi.n	800373e <__smakebuf_r+0x18>
 8003760:	f023 0303 	bic.w	r3, r3, #3
 8003764:	f043 0302 	orr.w	r3, r3, #2
 8003768:	81a3      	strh	r3, [r4, #12]
 800376a:	e7e2      	b.n	8003732 <__smakebuf_r+0xc>
 800376c:	89a3      	ldrh	r3, [r4, #12]
 800376e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8003772:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003776:	81a3      	strh	r3, [r4, #12]
 8003778:	9b01      	ldr	r3, [sp, #4]
 800377a:	6020      	str	r0, [r4, #0]
 800377c:	b15b      	cbz	r3, 8003796 <__smakebuf_r+0x70>
 800377e:	4630      	mov	r0, r6
 8003780:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003784:	f000 f81e 	bl	80037c4 <_isatty_r>
 8003788:	b128      	cbz	r0, 8003796 <__smakebuf_r+0x70>
 800378a:	89a3      	ldrh	r3, [r4, #12]
 800378c:	f023 0303 	bic.w	r3, r3, #3
 8003790:	f043 0301 	orr.w	r3, r3, #1
 8003794:	81a3      	strh	r3, [r4, #12]
 8003796:	89a3      	ldrh	r3, [r4, #12]
 8003798:	431d      	orrs	r5, r3
 800379a:	81a5      	strh	r5, [r4, #12]
 800379c:	e7cf      	b.n	800373e <__smakebuf_r+0x18>
	...

080037a0 <_fstat_r>:
 80037a0:	b538      	push	{r3, r4, r5, lr}
 80037a2:	2300      	movs	r3, #0
 80037a4:	4d06      	ldr	r5, [pc, #24]	@ (80037c0 <_fstat_r+0x20>)
 80037a6:	4604      	mov	r4, r0
 80037a8:	4608      	mov	r0, r1
 80037aa:	4611      	mov	r1, r2
 80037ac:	602b      	str	r3, [r5, #0]
 80037ae:	f7fd f971 	bl	8000a94 <_fstat>
 80037b2:	1c43      	adds	r3, r0, #1
 80037b4:	d102      	bne.n	80037bc <_fstat_r+0x1c>
 80037b6:	682b      	ldr	r3, [r5, #0]
 80037b8:	b103      	cbz	r3, 80037bc <_fstat_r+0x1c>
 80037ba:	6023      	str	r3, [r4, #0]
 80037bc:	bd38      	pop	{r3, r4, r5, pc}
 80037be:	bf00      	nop
 80037c0:	2000025c 	.word	0x2000025c

080037c4 <_isatty_r>:
 80037c4:	b538      	push	{r3, r4, r5, lr}
 80037c6:	2300      	movs	r3, #0
 80037c8:	4d05      	ldr	r5, [pc, #20]	@ (80037e0 <_isatty_r+0x1c>)
 80037ca:	4604      	mov	r4, r0
 80037cc:	4608      	mov	r0, r1
 80037ce:	602b      	str	r3, [r5, #0]
 80037d0:	f7fd f96f 	bl	8000ab2 <_isatty>
 80037d4:	1c43      	adds	r3, r0, #1
 80037d6:	d102      	bne.n	80037de <_isatty_r+0x1a>
 80037d8:	682b      	ldr	r3, [r5, #0]
 80037da:	b103      	cbz	r3, 80037de <_isatty_r+0x1a>
 80037dc:	6023      	str	r3, [r4, #0]
 80037de:	bd38      	pop	{r3, r4, r5, pc}
 80037e0:	2000025c 	.word	0x2000025c

080037e4 <_init>:
 80037e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80037e6:	bf00      	nop
 80037e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80037ea:	bc08      	pop	{r3}
 80037ec:	469e      	mov	lr, r3
 80037ee:	4770      	bx	lr

080037f0 <_fini>:
 80037f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80037f2:	bf00      	nop
 80037f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80037f6:	bc08      	pop	{r3}
 80037f8:	469e      	mov	lr, r3
 80037fa:	4770      	bx	lr
