#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Nov  3 12:56:51 2020
# Process ID: 16200
# Current directory: C:/Users/iris2/Desktop/MyProgramming/Laboratory/FPGA_Code/Test/video_out_test/video_out_test.runs/synth_1
# Command line: vivado.exe -log video_out_test.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source video_out_test.tcl
# Log file: C:/Users/iris2/Desktop/MyProgramming/Laboratory/FPGA_Code/Test/video_out_test/video_out_test.runs/synth_1/video_out_test.vds
# Journal file: C:/Users/iris2/Desktop/MyProgramming/Laboratory/FPGA_Code/Test/video_out_test/video_out_test.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source video_out_test.tcl -notrace
Command: synth_design -top video_out_test -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14516 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 687.965 ; gain = 239.273
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'video_out_test' [C:/Users/iris2/Desktop/MyProgramming/Laboratory/FPGA_Code/Test/video_out_test/video_out_test.srcs/sources_1/new/video_out_test.vhd:15]
WARNING: [Synth 8-614] signal 'h_pol' is read in the process but is not in the sensitivity list [C:/Users/iris2/Desktop/MyProgramming/Laboratory/FPGA_Code/Test/video_out_test/video_out_test.srcs/sources_1/new/video_out_test.vhd:46]
WARNING: [Synth 8-614] signal 'v_pol' is read in the process but is not in the sensitivity list [C:/Users/iris2/Desktop/MyProgramming/Laboratory/FPGA_Code/Test/video_out_test/video_out_test.srcs/sources_1/new/video_out_test.vhd:46]
WARNING: [Synth 8-3848] Net comp_sync in module/entity video_out_test does not have driver. [C:/Users/iris2/Desktop/MyProgramming/Laboratory/FPGA_Code/Test/video_out_test/video_out_test.srcs/sources_1/new/video_out_test.vhd:9]
WARNING: [Synth 8-3848] Net video_on in module/entity video_out_test does not have driver. [C:/Users/iris2/Desktop/MyProgramming/Laboratory/FPGA_Code/Test/video_out_test/video_out_test.srcs/sources_1/new/video_out_test.vhd:10]
WARNING: [Synth 8-3848] Net p_tick in module/entity video_out_test does not have driver. [C:/Users/iris2/Desktop/MyProgramming/Laboratory/FPGA_Code/Test/video_out_test/video_out_test.srcs/sources_1/new/video_out_test.vhd:10]
WARNING: [Synth 8-3848] Net Rout in module/entity video_out_test does not have driver. [C:/Users/iris2/Desktop/MyProgramming/Laboratory/FPGA_Code/Test/video_out_test/video_out_test.srcs/sources_1/new/video_out_test.vhd:11]
WARNING: [Synth 8-3848] Net Gout in module/entity video_out_test does not have driver. [C:/Users/iris2/Desktop/MyProgramming/Laboratory/FPGA_Code/Test/video_out_test/video_out_test.srcs/sources_1/new/video_out_test.vhd:11]
WARNING: [Synth 8-3848] Net Bout in module/entity video_out_test does not have driver. [C:/Users/iris2/Desktop/MyProgramming/Laboratory/FPGA_Code/Test/video_out_test/video_out_test.srcs/sources_1/new/video_out_test.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'video_out_test' (1#1) [C:/Users/iris2/Desktop/MyProgramming/Laboratory/FPGA_Code/Test/video_out_test/video_out_test.srcs/sources_1/new/video_out_test.vhd:15]
WARNING: [Synth 8-3331] design video_out_test has unconnected port comp_sync
WARNING: [Synth 8-3331] design video_out_test has unconnected port video_on
WARNING: [Synth 8-3331] design video_out_test has unconnected port p_tick
WARNING: [Synth 8-3331] design video_out_test has unconnected port Rout[0]
WARNING: [Synth 8-3331] design video_out_test has unconnected port Rout[1]
WARNING: [Synth 8-3331] design video_out_test has unconnected port Rout[2]
WARNING: [Synth 8-3331] design video_out_test has unconnected port Rout[3]
WARNING: [Synth 8-3331] design video_out_test has unconnected port Rout[4]
WARNING: [Synth 8-3331] design video_out_test has unconnected port Rout[5]
WARNING: [Synth 8-3331] design video_out_test has unconnected port Rout[6]
WARNING: [Synth 8-3331] design video_out_test has unconnected port Rout[7]
WARNING: [Synth 8-3331] design video_out_test has unconnected port Gout[0]
WARNING: [Synth 8-3331] design video_out_test has unconnected port Gout[1]
WARNING: [Synth 8-3331] design video_out_test has unconnected port Gout[2]
WARNING: [Synth 8-3331] design video_out_test has unconnected port Gout[3]
WARNING: [Synth 8-3331] design video_out_test has unconnected port Gout[4]
WARNING: [Synth 8-3331] design video_out_test has unconnected port Gout[5]
WARNING: [Synth 8-3331] design video_out_test has unconnected port Gout[6]
WARNING: [Synth 8-3331] design video_out_test has unconnected port Gout[7]
WARNING: [Synth 8-3331] design video_out_test has unconnected port Bout[0]
WARNING: [Synth 8-3331] design video_out_test has unconnected port Bout[1]
WARNING: [Synth 8-3331] design video_out_test has unconnected port Bout[2]
WARNING: [Synth 8-3331] design video_out_test has unconnected port Bout[3]
WARNING: [Synth 8-3331] design video_out_test has unconnected port Bout[4]
WARNING: [Synth 8-3331] design video_out_test has unconnected port Bout[5]
WARNING: [Synth 8-3331] design video_out_test has unconnected port Bout[6]
WARNING: [Synth 8-3331] design video_out_test has unconnected port Bout[7]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 759.840 ; gain = 311.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 759.840 ; gain = 311.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 759.840 ; gain = 311.148
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 759.840 ; gain = 311.148
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module video_out_test 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design video_out_test has unconnected port comp_sync
WARNING: [Synth 8-3331] design video_out_test has unconnected port video_on
WARNING: [Synth 8-3331] design video_out_test has unconnected port p_tick
WARNING: [Synth 8-3331] design video_out_test has unconnected port Rout[0]
WARNING: [Synth 8-3331] design video_out_test has unconnected port Rout[1]
WARNING: [Synth 8-3331] design video_out_test has unconnected port Rout[2]
WARNING: [Synth 8-3331] design video_out_test has unconnected port Rout[3]
WARNING: [Synth 8-3331] design video_out_test has unconnected port Rout[4]
WARNING: [Synth 8-3331] design video_out_test has unconnected port Rout[5]
WARNING: [Synth 8-3331] design video_out_test has unconnected port Rout[6]
WARNING: [Synth 8-3331] design video_out_test has unconnected port Rout[7]
WARNING: [Synth 8-3331] design video_out_test has unconnected port Gout[0]
WARNING: [Synth 8-3331] design video_out_test has unconnected port Gout[1]
WARNING: [Synth 8-3331] design video_out_test has unconnected port Gout[2]
WARNING: [Synth 8-3331] design video_out_test has unconnected port Gout[3]
WARNING: [Synth 8-3331] design video_out_test has unconnected port Gout[4]
WARNING: [Synth 8-3331] design video_out_test has unconnected port Gout[5]
WARNING: [Synth 8-3331] design video_out_test has unconnected port Gout[6]
WARNING: [Synth 8-3331] design video_out_test has unconnected port Gout[7]
WARNING: [Synth 8-3331] design video_out_test has unconnected port Bout[0]
WARNING: [Synth 8-3331] design video_out_test has unconnected port Bout[1]
WARNING: [Synth 8-3331] design video_out_test has unconnected port Bout[2]
WARNING: [Synth 8-3331] design video_out_test has unconnected port Bout[3]
WARNING: [Synth 8-3331] design video_out_test has unconnected port Bout[4]
WARNING: [Synth 8-3331] design video_out_test has unconnected port Bout[5]
WARNING: [Synth 8-3331] design video_out_test has unconnected port Bout[6]
WARNING: [Synth 8-3331] design video_out_test has unconnected port Bout[7]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 934.297 ; gain = 485.605
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 939.465 ; gain = 490.773
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 939.465 ; gain = 490.773
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 939.465 ; gain = 490.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 939.465 ; gain = 490.773
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 939.465 ; gain = 490.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 939.465 ; gain = 490.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 939.465 ; gain = 490.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 939.465 ; gain = 490.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |     1|
|3     |LUT2  |     5|
|4     |LUT3  |     4|
|5     |LUT4  |     5|
|6     |LUT5  |    14|
|7     |LUT6  |    30|
|8     |FDCE  |    22|
|9     |FDPE  |     2|
|10    |IBUF  |     2|
|11    |OBUF  |     2|
|12    |OBUFT |    27|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   115|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 939.465 ; gain = 490.773
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 62 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 939.465 ; gain = 490.773
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 939.465 ; gain = 490.773
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 951.586 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1052.047 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
9 Infos, 62 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 1052.047 ; gain = 628.184
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1052.047 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/iris2/Desktop/MyProgramming/Laboratory/FPGA_Code/Test/video_out_test/video_out_test.runs/synth_1/video_out_test.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file video_out_test_utilization_synth.rpt -pb video_out_test_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov  3 12:57:27 2020...
