INFO: [VRFC 10-163] Analyzing VHDL file "P:/IUP/Projekty/Laby/IUP_Laby/VGA/VGA.srcs/sources_1/new/vga_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'vga_controller'
