Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2.2 (lin64) Build 3788238 Tue Feb 21 19:59:23 MST 2023
| Date         : Mon Sep  1 01:06:38 2025
| Host         : hacc-gpu1 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_design_analysis -file ./report/spmv_design_analysis_synth.rpt
| Design       : bd_0_wrapper
| Device       : xc7vx485t
| Design State : Synthesized
--------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+--------------------------------------------------------------+
|      Characteristics      |                            Path #1                           |
+---------------------------+--------------------------------------------------------------+
| Requirement               | 10.000                                                       |
| Path Delay                | 7.517                                                        |
| Logic Delay               | 5.651(76%)                                                   |
| Net Delay                 | 1.866(24%)                                                   |
| Clock Skew                | -0.027                                                       |
| Slack                     | 1.213                                                        |
| Clock Uncertainty         | 0.035                                                        |
| Clock Relationship        | Safely Timed                                                 |
| Clock Delay Group         | Same Clock                                                   |
| Logic Levels              | 3                                                            |
| Routes                    | NA                                                           |
| Logical Path              | FDSE/C-(5)-DSP48E1-(1)-DSP48E1-(18)-DSP48E1-(1)-DSP48E1/C[0] |
| Start Point Clock         | ap_clk                                                       |
| End Point Clock           | ap_clk                                                       |
| DSP Block                 | Seq                                                          |
| RAM Registers             | None-None                                                    |
| IO Crossings              | 0                                                            |
| Config Crossings          | 0                                                            |
| SLR Crossings             | 0                                                            |
| PBlocks                   | 0                                                            |
| High Fanout               | 18                                                           |
| Dont Touch                | 0                                                            |
| Mark Debug                | 0                                                            |
| Start Point Pin Primitive | FDSE/C                                                       |
| End Point Pin Primitive   | DSP48E1/C[0]                                                 |
| Start Point Pin           | indvars_iv_reg_197_reg[50]/C                                 |
| End Point Pin             | dout_reg/C[0]                                                |
+---------------------------+--------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (628, 700)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+----+----+----+-----+-----+----+-----+----+----+----+----+----+----+----+-----+
| End Point Clock | Requirement |  0 |  1 |  2 |  3  |  4  |  5 |  6  |  7 |  8 |  9 | 10 | 11 | 15 | 16 |  17 |
+-----------------+-------------+----+----+----+-----+-----+----+-----+----+----+----+----+----+----+----+-----+
| ap_clk          | 10.000ns    | 81 | 18 | 99 | 294 | 185 | 20 | 100 | 14 | 45 | 16 |  1 |  1 |  1 |  3 | 122 |
+-----------------+-------------+----+----+----+-----+-----+----+-----+----+----+----+----+----+----+----+-----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Congestion | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* The design has not been placed, hence congestion data is not available. The command report_design_analysis -congestion should be run only after place_design has completed.


4. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


