Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,439
design__inferred_latch__count,0
design__instance__count,1735
design__instance__area,13444.1
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,8
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0005446744617074728
power__switching__total,0.0007391674444079399
power__leakage__total,1.3809425603028558E-8
power__total,0.0012838557595387101
clock__skew__worst_hold__corner:nom_tt_025C_1v80,0.9383016851298611
clock__skew__worst_setup__corner:nom_tt_025C_1v80,3.3983099518507363
timing__hold__ws__corner:nom_tt_025C_1v80,0.33758757855799565
timing__setup__ws__corner:nom_tt_025C_1v80,13.007010947576488
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.337588
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,22
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,8
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,2.0618818347412997
clock__skew__worst_setup__corner:nom_ss_100C_1v60,6.662559581508081
timing__hold__ws__corner:nom_ss_100C_1v60,0.9359976392216937
timing__setup__ws__corner:nom_ss_100C_1v60,3.116509805101453
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.935998
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,20.107986
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,8
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,0.5326520486557474
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,2.1721742797067103
timing__hold__ws__corner:nom_ff_n40C_1v95,0.11801238098547617
timing__setup__ws__corner:nom_ff_n40C_1v95,16.717678381481303
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.118012
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,39
design__max_fanout_violation__count,8
design__max_cap_violation__count,0
clock__skew__worst_hold,2.129601666400398
clock__skew__worst_setup,2.110711443146754
timing__hold__ws,0.11465778651054562
timing__setup__ws,2.672125707448009
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.114658
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,19.927250
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 161.0 111.52
design__core__bbox,2.76 2.72 158.24 108.8
design__io,45
design__die__area,17954.7
design__core__area,16493.3
design__instance__count__stdcell,1735
design__instance__area__stdcell,13444.1
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.815127
design__instance__utilization__stdcell,0.815127
design__instance__count__class:buffer,1
design__instance__count__class:inverter,28
design__instance__count__class:sequential_cell,197
design__instance__count__class:multi_input_combinational_cell,1052
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,759
design__instance__count__class:tap_cell,225
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,41481.9
design__violations,0
design__instance__count__class:timing_repair_buffer,203
design__instance__count__class:clock_buffer,15
design__instance__count__class:clock_inverter,1
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,0
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
design__instance__count__class:antenna_cell,14
antenna_diodes_count,4
route__net,1508
route__net__special,2
route__drc_errors__iter:1,1891
route__wirelength__iter:1,50664
route__drc_errors__iter:2,1650
route__wirelength__iter:2,50230
route__drc_errors__iter:3,1528
route__wirelength__iter:3,50025
route__drc_errors__iter:4,589
route__wirelength__iter:4,49844
route__drc_errors__iter:5,295
route__wirelength__iter:5,49880
route__drc_errors__iter:6,135
route__wirelength__iter:6,49838
route__drc_errors__iter:7,61
route__wirelength__iter:7,49840
route__drc_errors__iter:8,43
route__wirelength__iter:8,49838
route__drc_errors__iter:9,27
route__wirelength__iter:9,49828
route__drc_errors__iter:10,10
route__wirelength__iter:10,49822
route__drc_errors__iter:11,3
route__wirelength__iter:11,49825
route__drc_errors__iter:12,1
route__wirelength__iter:12,49823
route__drc_errors__iter:13,1
route__wirelength__iter:13,49825
route__drc_errors__iter:14,1
route__wirelength__iter:14,49824
route__drc_errors__iter:15,1
route__wirelength__iter:15,49825
route__drc_errors__iter:16,1
route__wirelength__iter:16,49824
route__drc_errors__iter:17,1
route__wirelength__iter:17,49835
route__drc_errors__iter:18,1
route__wirelength__iter:18,49835
route__drc_errors__iter:19,1
route__wirelength__iter:19,49834
route__drc_errors__iter:20,1
route__wirelength__iter:20,49835
route__drc_errors__iter:21,1
route__wirelength__iter:21,49834
route__drc_errors__iter:22,1
route__wirelength__iter:22,49834
route__drc_errors__iter:23,1
route__wirelength__iter:23,49834
route__drc_errors__iter:24,1
route__wirelength__iter:24,49834
route__drc_errors__iter:25,1
route__wirelength__iter:25,49830
route__drc_errors__iter:26,1
route__wirelength__iter:26,49830
route__drc_errors__iter:27,1
route__wirelength__iter:27,49832
route__drc_errors__iter:28,1
route__wirelength__iter:28,49833
route__drc_errors__iter:29,1
route__wirelength__iter:29,49832
route__drc_errors__iter:30,1
route__wirelength__iter:30,49832
route__drc_errors__iter:31,1
route__wirelength__iter:31,49832
route__drc_errors__iter:32,0
route__wirelength__iter:32,49835
route__drc_errors,0
route__wirelength,49835
route__vias,13684
route__vias__singlecut,13684
route__vias__multicut,0
design__disconnected_pin__count,9
design__critical_disconnected_pin__count,0
route__wirelength__max,245.12
timing__unannotated_net__count__corner:nom_tt_025C_1v80,27
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,27
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,27
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,8
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,0.9001563083040577
clock__skew__worst_setup__corner:min_tt_025C_1v80,3.3080903397382473
timing__hold__ws__corner:min_tt_025C_1v80,0.3324736136061832
timing__setup__ws__corner:min_tt_025C_1v80,13.255654726846826
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.332474
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,27
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,22
design__max_fanout_violation__count__corner:min_ss_100C_1v60,8
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,1.991907584144638
clock__skew__worst_setup__corner:min_ss_100C_1v60,6.496052768457764
timing__hold__ws__corner:min_ss_100C_1v60,0.929644387783594
timing__setup__ws__corner:min_ss_100C_1v60,3.5770853958039566
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.929644
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,20.304932
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,27
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,8
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,0.5037003179345766
clock__skew__worst_setup__corner:min_ff_n40C_1v95,2.110711443146754
timing__hold__ws__corner:min_ff_n40C_1v95,0.11465778651054562
timing__setup__ws__corner:min_ff_n40C_1v95,16.882456799278
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.114658
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,27
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,8
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,0.9758277795350142
clock__skew__worst_setup__corner:max_tt_025C_1v80,3.485090537024884
timing__hold__ws__corner:max_tt_025C_1v80,0.34301279454356454
timing__setup__ws__corner:max_tt_025C_1v80,12.775823427460635
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.343013
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,27
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,39
design__max_fanout_violation__count__corner:max_ss_100C_1v60,8
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,2.129601666400398
clock__skew__worst_setup__corner:max_ss_100C_1v60,6.822259839046523
timing__hold__ws__corner:max_ss_100C_1v60,0.9427994207744272
timing__setup__ws__corner:max_ss_100C_1v60,2.672125707448009
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.942799
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,19.927250
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,27
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,8
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,0.5590703613853762
clock__skew__worst_setup__corner:max_ff_n40C_1v95,2.233747472438435
timing__hold__ws__corner:max_ff_n40C_1v95,0.12179108066780805
timing__setup__ws__corner:max_ff_n40C_1v95,16.563170859220495
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.121791
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,27
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,27
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.7999
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79998
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.0000973655
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000873857
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.000022224
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000873857
design_powergrid__voltage__worst,0.0000873857
design_powergrid__voltage__worst__net:VPWR,1.7999
design_powergrid__drop__worst,0.0000973655
design_powergrid__drop__worst__net:VPWR,0.0000973655
design_powergrid__voltage__worst__net:VGND,0.0000873857
design_powergrid__drop__worst__net:VGND,0.0000873857
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00002190000000000000038541218827514711620096932165324687957763671875
ir__drop__worst,0.000097399999999999995804224328654896680745878256857395172119140625
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
