[firtool] Running fir parser
[firtool] -- Done in 0.015 sec
[firtool] Running "firrtl.circuit(firrtl-lower-annotations{disable-annotation-classless=false disable-annotation-unknown=true},firrtl.module(firrtl-drop-names{preserve-values=named},cse),firrtl-inject-dut-hier,firrtl.module(firrtl-lower-chirrtl),firrtl-infer-widths,firrtl-mem-to-reg-of-vec{ignore-read-enable-mem=false repl-seq-mem=false},firrtl-infer-resets,firrtl-dft,firrtl-lower-types{flatten-mem=false preserve-aggregate=1d-vec preserve-public-types=true},firrtl.module(firrtl-expand-whens,firrtl-sfc-compat),firrtl-inliner,firrtl.module(firrtl-randomize-register-init),firrtl-check-comb-cycles{print-simple-cycle=true},firrtl.module(canonicalize{  max-iterations=10 region-simplify=false top-down=true},firrtl-infer-rw),firrtl-prefix-modules,firrtl-imconstprop,firrtl-add-seqmem-ports,firrtl-emit-metadata{repl-seq-mem=false repl-seq-mem-circuit= repl-seq-mem-file=},firrtl-extract-instances,firrtl-grand-central,firrtl-grand-central-taps,firrtl-grand-central-signal-mappings{file=},symbol-dce,firrtl-blackbox-reader{input-prefix=/nix/store/ly38rhsik2wil4mkmpsc5z8z7lfm2vip-source/regress},firrtl.module(firrtl-drop-names{preserve-values=named},canonicalize{  max-iterations=10 region-simplify=false top-down=true}),firrtl-imdeadcodeelim,firrtl-emit-omir{file=},firrtl-resolve-traces{file=},firrtl-lower-xmr)"
[firtool]   Running "firrtl-lower-annotations{disable-annotation-classless=false disable-annotation-unknown=true}"
[firtool]   -- Done in 0.004 sec
[firtool]   Running "firrtl.module(firrtl-drop-names{preserve-values=named},cse)"
[firtool]   -- Done in 0.016 sec
[firtool]   Running "firrtl-inject-dut-hier"
[firtool]   -- Done in 0.000 sec
[firtool]   Running "firrtl.module(firrtl-lower-chirrtl)"
[firtool]   -- Done in 0.009 sec
[firtool]   Running "firrtl-infer-widths"
[firtool]   -- Done in 0.015 sec
[firtool]   Running "firrtl-mem-to-reg-of-vec{ignore-read-enable-mem=false repl-seq-mem=false}"
[firtool]   -- Done in 0.004 sec
[firtool]   Running "firrtl-infer-resets"
[firtool]   -- Done in 0.020 sec
[firtool]   Running "firrtl-dft"
[firtool]   -- Done in 0.001 sec
[firtool]   Running "firrtl-lower-types{flatten-mem=false preserve-aggregate=1d-vec preserve-public-types=true}"
[firtool]   -- Done in 0.052 sec
[firtool]   Running "firrtl.module(firrtl-expand-whens,firrtl-sfc-compat)"
[firtool]   -- Done in 0.036 sec
[firtool]   Running "firrtl-inliner"
[firtool]   -- Done in 0.015 sec
[firtool]   Running "firrtl.module(firrtl-randomize-register-init)"
[firtool]   -- Done in 0.016 sec
[firtool]   Running "firrtl-check-comb-cycles{print-simple-cycle=true}"
[firtool]   -- Done in 0.010 sec
[firtool]   Running "firrtl.module(canonicalize{  max-iterations=10 region-simplify=false top-down=true},firrtl-infer-rw)"
[firtool]   -- Done in 0.051 sec
[firtool]   Running "firrtl-prefix-modules"
[firtool]   -- Done in 0.003 sec
[firtool]   Running "firrtl-imconstprop"
[firtool]   -- Done in 0.032 sec
[firtool]   Running "firrtl-add-seqmem-ports"
[firtool]   -- Done in 0.001 sec
[firtool]   Running "firrtl-emit-metadata{repl-seq-mem=false repl-seq-mem-circuit= repl-seq-mem-file=}"
[firtool]   -- Done in 0.010 sec
[firtool]   Running "firrtl-extract-instances"
[firtool]   -- Done in 0.000 sec
[firtool]   Running "firrtl-grand-central"
[firtool]   -- Done in 0.000 sec
[firtool]   Running "firrtl-grand-central-taps"
[firtool]   -- Done in 0.001 sec
[firtool]   Running "firrtl-grand-central-signal-mappings{file=}"
[firtool]   -- Done in 0.000 sec
[firtool]   Running "symbol-dce"
[firtool]   -- Done in 0.012 sec
[firtool]   Running "firrtl-blackbox-reader{input-prefix=/nix/store/ly38rhsik2wil4mkmpsc5z8z7lfm2vip-source/regress}"
[firtool]   -- Done in 0.001 sec
[firtool]   Running "firrtl.module(firrtl-drop-names{preserve-values=named},canonicalize{  max-iterations=10 region-simplify=false top-down=true})"
[firtool]   -- Done in 0.027 sec
[firtool]   Running "firrtl-imdeadcodeelim"
[firtool]   -- Done in 0.014 sec
[firtool]   Running "firrtl-emit-omir{file=}"
[firtool]   -- Done in 0.000 sec
[firtool]   Running "firrtl-resolve-traces{file=}"
[firtool]   -- Done in 0.002 sec
[firtool]   Running "firrtl-lower-xmr"
[firtool]   -- Done in 0.009 sec
[firtool] -- Done in 0.361 sec
[firtool] Running "lower-firrtl-to-hw{emit-chisel-asserts-as-sva=false strip-mux-pragmas=false warn-on-unprocessed-annotations=false}"
[firtool] -- Done in 0.034 sec
[firtool] Running "hw.module(cse,canonicalize{  max-iterations=10 region-simplify=false top-down=true},cse,lower-seq-firrtl-to-sv)"
[firtool] -- Done in 0.089 sec
[firtool] Running "hw-memory-sim{ignore-read-enable-mem=false repl-seq-mem=false strip-mux-pragmas=false}"
[firtool] -- Done in 0.008 sec
[firtool] Running "hw.module(cse,canonicalize{  max-iterations=10 region-simplify=false top-down=true},cse,hw-cleanup)"
[firtool] -- Done in 0.056 sec
[firtool] Running "hw.module(hw-legalize-modules,prettify-verilog)"
[firtool] -- Done in 0.008 sec
[firtool] Running "strip-debuginfo-with-pred{drop-suffix=}"
[firtool] -- Done in 0.009 sec
[firtool] Running "export-verilog"
[firtool]   Running "hw.module(prepare-for-emission)"
[firtool]   -- Done in 0.021 sec
[firtool] -- Done in 0.065 sec
===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 0.6457 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.0150 (  2.1%)    0.0150 (  2.3%)  FIR Parser
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse annotations
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse OMIR
    0.0120 (  1.6%)    0.0120 (  1.9%)    Parse modules
    0.0027 (  0.4%)    0.0027 (  0.4%)    Verify circuit
    0.3603 ( 49.5%)    0.3603 ( 55.8%)  'firrtl.circuit' Pipeline
    0.0045 (  0.6%)    0.0045 (  0.7%)    LowerFIRRTLAnnotations
    0.0146 (  2.0%)    0.0146 (  2.3%)    'firrtl.module' Pipeline
    0.0060 (  0.8%)    0.0060 (  0.9%)      DropName
    0.0085 (  1.2%)    0.0085 (  1.3%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0000 (  0.0%)    0.0000 (  0.0%)    InjectDUTHierarchy
    0.0077 (  1.1%)    0.0077 (  1.2%)    'firrtl.module' Pipeline
    0.0077 (  1.1%)    0.0077 (  1.2%)      LowerCHIRRTLPass
    0.0152 (  2.1%)    0.0152 (  2.3%)    InferWidths
    0.0037 (  0.5%)    0.0037 (  0.6%)    MemToRegOfVec
    0.0200 (  2.7%)    0.0200 (  3.1%)    InferResets
    0.0003 (  0.0%)    0.0003 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.0005 (  0.1%)    0.0005 (  0.1%)    WireDFT
    0.0522 (  7.2%)    0.0522 (  8.1%)    LowerFIRRTLTypes
    0.0335 (  4.6%)    0.0335 (  5.2%)    'firrtl.module' Pipeline
    0.0224 (  3.1%)    0.0224 (  3.5%)      ExpandWhens
    0.0111 (  1.5%)    0.0111 (  1.7%)      SFCCompat
    0.0146 (  2.0%)    0.0146 (  2.3%)    Inliner
    0.0131 (  1.8%)    0.0131 (  2.0%)    'firrtl.module' Pipeline
    0.0131 (  1.8%)    0.0131 (  2.0%)      RandomizeRegisterInit
    0.0101 (  1.4%)    0.0101 (  1.6%)    CheckCombCycles
    0.0010 (  0.1%)    0.0010 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0487 (  6.7%)    0.0487 (  7.5%)    'firrtl.module' Pipeline
    0.0403 (  5.5%)    0.0403 (  6.2%)      Canonicalizer
    0.0083 (  1.1%)    0.0083 (  1.3%)      InferReadWrite
    0.0029 (  0.4%)    0.0029 (  0.5%)    PrefixModules
    0.0009 (  0.1%)    0.0009 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0322 (  4.4%)    0.0322 (  5.0%)    IMConstProp
    0.0008 (  0.1%)    0.0008 (  0.1%)    AddSeqMemPorts
    0.0008 (  0.1%)    0.0008 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0101 (  1.4%)    0.0101 (  1.6%)    CreateSiFiveMetadata
    0.0004 (  0.1%)    0.0004 (  0.1%)    ExtractInstances
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0000 (  0.0%)    0.0000 (  0.0%)    GrandCentral
    0.0008 (  0.1%)    0.0008 (  0.1%)    GrandCentralTaps
    0.0000 (  0.0%)    0.0000 (  0.0%)    GrandCentralSignalMappings
    0.0125 (  1.7%)    0.0125 (  1.9%)    SymbolDCE
    0.0008 (  0.1%)    0.0008 (  0.1%)    BlackBoxReader
    0.0008 (  0.1%)    0.0008 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0253 (  3.5%)    0.0253 (  3.9%)    'firrtl.module' Pipeline
    0.0077 (  1.1%)    0.0077 (  1.2%)      DropName
    0.0176 (  2.4%)    0.0176 (  2.7%)      Canonicalizer
    0.0138 (  1.9%)    0.0138 (  2.1%)    IMDeadCodeElim
    0.0008 (  0.1%)    0.0008 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    EmitOMIR
    0.0015 (  0.2%)    0.0015 (  0.2%)    ResolveTraces
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0085 (  1.2%)    0.0085 (  1.3%)    LowerXMR
    0.0006 (  0.1%)    0.0006 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0340 (  4.7%)    0.0340 (  5.3%)  LowerFIRRTLToHW
    0.0000 (  0.0%)    0.0000 (  0.0%)    (A) circt::firrtl::NLATable
    0.0006 (  0.1%)    0.0006 (  0.1%)    (A) circt::firrtl::InstanceGraph
    0.0879 ( 12.1%)    0.0879 ( 13.6%)  'hw.module' Pipeline
    0.0132 (  1.8%)    0.0132 (  2.0%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0475 (  6.5%)    0.0475 (  7.4%)    Canonicalizer
    0.0090 (  1.2%)    0.0090 (  1.4%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0182 (  2.5%)    0.0182 (  2.8%)    LowerSeqFIRRTLToSV
    0.0081 (  1.1%)    0.0081 (  1.2%)  HWMemSimImpl
    0.0561 (  7.7%)    0.0540 (  8.4%)  'hw.module' Pipeline
    0.0166 (  2.3%)    0.0157 (  2.4%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0258 (  3.5%)    0.0251 (  3.9%)    Canonicalizer
    0.0080 (  1.1%)    0.0076 (  1.2%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0056 (  0.8%)    0.0056 (  0.9%)    HWCleanup
    0.0073 (  1.0%)    0.0069 (  1.1%)  'hw.module' Pipeline
    0.0005 (  0.1%)    0.0004 (  0.1%)    HWLegalizeModules
    0.0066 (  0.9%)    0.0065 (  1.0%)    PrettifyVerilog
    0.0095 (  1.3%)    0.0095 (  1.5%)  StripDebugInfoWithPred
    0.0651 (  8.9%)    0.0651 ( 10.1%)  ExportVerilog
    0.0400 (  5.5%)    0.0208 (  3.2%)  'builtin.module' Pipeline
    0.0192 (  2.6%)    0.0182 (  2.8%)    'hw.module' Pipeline
    0.0191 (  2.6%)    0.0182 (  2.8%)      PrepareForEmission
   -0.0199 ( -2.7%)   -0.0199 ( -3.1%)  Rest
    0.7283 (100.0%)    0.6457 (100.0%)  Total
	Command being timed: "firtool /nix/store/ly38rhsik2wil4mkmpsc5z8z7lfm2vip-source/regress/Rob.fir -o /nix/store/9dqnbcjp2daj10ssgm5rahvzx3s364a6-test-outputs/Rob/Rob.sv -mlir-timing -verbose-pass-executions"
	User time (seconds): 0.65
	System time (seconds): 0.00
	Percent of CPU this job got: 100%
	Elapsed (wall clock) time (h:mm:ss or m:ss): 0:00.65
	Average shared text size (kbytes): 0
	Average unshared data size (kbytes): 0
	Average stack size (kbytes): 0
	Average total size (kbytes): 0
	Maximum resident set size (kbytes): 97264
	Average resident set size (kbytes): 0
	Major (requiring I/O) page faults: 0
	Minor (reclaiming a frame) page faults: 11642
	Voluntary context switches: 294
	Involuntary context switches: 123
	Swaps: 0
	File system inputs: 0
	File system outputs: 2512
	Socket messages sent: 0
	Socket messages received: 0
	Signals delivered: 0
	Page size (bytes): 4096
	Exit status: 0
