# Yosys synthesis script for O_SERDES_primitive_inst
# Read source files
read_verilog -sv  ../../../yosys-rs-plugin/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
verilog_defines 
read_verilog ./synthesis/input_to_CLK_BUF.v


# Technology mapping
hierarchy -top primitive_example_design_4


plugin -i design-edit
design_edit -tech genesis3 -json ./tmp/io_config.json -w ./tmp/wrapper_input_to_CLK_BUF.v ./tmp/wrapper_input_to_CLK_BUF.eblif
write_verilog -noexpr -nodec -norename -v ./tmp/input_to_CLK_BUF.v
write_blif -param ./tmp/input_to_CLK_BUF.eblif