
Loading design for application trce from file dgmux_bkeys_master.ncd.
Design name: gGMUX_BKeys
NCD version: 3.3
Vendor:      LATTICE
Device:      LFXP2-5E
Package:     CSBGA132
Performance: 5
Loading device for application trce from file 'mg5a26x29.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.42.
Performance Hardware Data Status:   Final          Version 11.5.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2
Mon Apr 12 15:58:08 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o dGMUX_BKeys_master.twr -gui -msgset C:/Users/Sjenja/source/repos/dGMUX/dGMUX_BKeys/promote.xml dGMUX_BKeys_master.ncd dGMUX_BKeys_master.prf 
Design file:     dgmux_bkeys_master.ncd
Preference file: dgmux_bkeys_master.prf
Device,speed:    LFXP2-5E,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

Report Type:     based on TRACE automatically generated preferences
BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "LPC_CLK33M_GMUX_c" 194.439000 MHz ;
            4096 items scored, 4096 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 8.171ns (weighted slack = -298.039ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Brightness_Level_i0  (from Key_Clock +)
   Destination:    FF         Data in        Duty_Cycle_i7  (to LPC_CLK33M_GMUX_c +)

   Delay:               6.369ns  (29.7% logic, 70.3% route), 5 logic levels.

 Constraint Details:

      6.369ns physical path delay SLICE_48 to SLICE_66 exceeds
      (delay constraint based on source clock period of 3.260ns and destination clock period of 5.143ns)
      0.141ns delay constraint less
      1.850ns skew and
      0.093ns DIN_SET requirement (totaling -1.802ns) by 8.171ns

 Physical Path Details:

      Data path SLICE_48 to SLICE_66:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R12C19A.CLK to     R12C19A.Q0 SLICE_48 (from Key_Clock)
ROUTE        19     0.959     R12C19A.Q0 to     R12C18C.A0 Brightness_Level_0
CTOF_DEL    ---     0.260     R12C18C.A0 to     R12C18C.F0 SLICE_149
ROUTE         3     1.468     R12C18C.F0 to     R10C21C.A1 n5385
CTOF_DEL    ---     0.260     R10C21C.A1 to     R10C21C.F1 SLICE_98
ROUTE        11     1.172     R10C21C.F1 to     R12C19B.A1 n5370
CTOOFX_DEL  ---     0.494     R12C19B.A1 to   R12C19B.OFX0 i1818/SLICE_81
ROUTE         1     0.879   R12C19B.OFX0 to     R10C19C.D1 n3583
CTOOFX_DEL  ---     0.494     R10C19C.D1 to   R10C19C.OFX0 SLICE_66
ROUTE         1     0.000   R10C19C.OFX0 to    R10C19C.DI0 n2858 (to LPC_CLK33M_GMUX_c)
                  --------
                    6.369   (29.7% logic, 70.3% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path LPC_CLK33M_GMUX to SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        67     3.179      N12.PADDI to     R8C21A.CLK LPC_CLK33M_GMUX_c
REG_DEL     ---     0.383     R8C21A.CLK to      R8C21A.Q0 SLICE_75
ROUTE         7     1.467      R8C21A.Q0 to    R12C19A.CLK Key_Clock
                  --------
                    5.887   (21.1% logic, 78.9% route), 2 logic levels.

      Destination Clock Path LPC_CLK33M_GMUX to SLICE_66:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        67     3.179      N12.PADDI to    R10C19C.CLK LPC_CLK33M_GMUX_c
                  --------
                    4.037   (21.3% logic, 78.7% route), 1 logic levels.


Error: The following path exceeds requirements by 8.101ns (weighted slack = -295.485ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Brightness_Level_i1  (from Key_Clock +)
   Destination:    FF         Data in        Duty_Cycle_i7  (to LPC_CLK33M_GMUX_c +)

   Delay:               6.299ns  (30.0% logic, 70.0% route), 5 logic levels.

 Constraint Details:

      6.299ns physical path delay SLICE_48 to SLICE_66 exceeds
      (delay constraint based on source clock period of 3.260ns and destination clock period of 5.143ns)
      0.141ns delay constraint less
      1.850ns skew and
      0.093ns DIN_SET requirement (totaling -1.802ns) by 8.101ns

 Physical Path Details:

      Data path SLICE_48 to SLICE_66:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R12C19A.CLK to     R12C19A.Q1 SLICE_48 (from Key_Clock)
ROUTE        36     0.889     R12C19A.Q1 to     R12C18C.D0 Brightness_Level_1
CTOF_DEL    ---     0.260     R12C18C.D0 to     R12C18C.F0 SLICE_149
ROUTE         3     1.468     R12C18C.F0 to     R10C21C.A1 n5385
CTOF_DEL    ---     0.260     R10C21C.A1 to     R10C21C.F1 SLICE_98
ROUTE        11     1.172     R10C21C.F1 to     R12C19B.A1 n5370
CTOOFX_DEL  ---     0.494     R12C19B.A1 to   R12C19B.OFX0 i1818/SLICE_81
ROUTE         1     0.879   R12C19B.OFX0 to     R10C19C.D1 n3583
CTOOFX_DEL  ---     0.494     R10C19C.D1 to   R10C19C.OFX0 SLICE_66
ROUTE         1     0.000   R10C19C.OFX0 to    R10C19C.DI0 n2858 (to LPC_CLK33M_GMUX_c)
                  --------
                    6.299   (30.0% logic, 70.0% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path LPC_CLK33M_GMUX to SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        67     3.179      N12.PADDI to     R8C21A.CLK LPC_CLK33M_GMUX_c
REG_DEL     ---     0.383     R8C21A.CLK to      R8C21A.Q0 SLICE_75
ROUTE         7     1.467      R8C21A.Q0 to    R12C19A.CLK Key_Clock
                  --------
                    5.887   (21.1% logic, 78.9% route), 2 logic levels.

      Destination Clock Path LPC_CLK33M_GMUX to SLICE_66:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        67     3.179      N12.PADDI to    R10C19C.CLK LPC_CLK33M_GMUX_c
                  --------
                    4.037   (21.3% logic, 78.7% route), 1 logic levels.


Error: The following path exceeds requirements by 7.990ns (weighted slack = -291.437ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Brightness_Level_i4  (from Key_Clock +)
   Destination:    FF         Data in        Duty_Cycle_i0  (to LPC_CLK33M_GMUX_c +)

   Delay:               6.493ns  (29.1% logic, 70.9% route), 5 logic levels.

 Constraint Details:

      6.493ns physical path delay SLICE_50 to SLICE_59 exceeds
      (delay constraint based on source clock period of 3.260ns and destination clock period of 5.143ns)
      0.141ns delay constraint less
      1.545ns skew and
      0.093ns DIN_SET requirement (totaling -1.497ns) by 7.990ns

 Physical Path Details:

      Data path SLICE_50 to SLICE_59:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R10C19B.CLK to     R10C19B.Q0 SLICE_50 (from Key_Clock)
ROUTE        21     0.959     R10C19B.Q0 to     R10C18D.A0 Brightness_Level_4
CTOF_DEL    ---     0.260     R10C18D.A0 to     R10C18D.F0 SLICE_115
ROUTE        11     1.607     R10C18D.F0 to     R12C18D.B1 n5376
CTOF_DEL    ---     0.260     R12C18D.B1 to     R12C18D.F1 SLICE_89
ROUTE        11     1.157     R12C18D.F1 to     R11C21A.D1 n5364
CTOOFX_DEL  ---     0.494     R11C21A.D1 to   R11C21A.OFX0 i3453/SLICE_87
ROUTE         1     0.879   R11C21A.OFX0 to     R11C21C.D1 n5400
CTOOFX_DEL  ---     0.494     R11C21C.D1 to   R11C21C.OFX0 SLICE_59
ROUTE         1     0.000   R11C21C.OFX0 to    R11C21C.DI0 n2882 (to LPC_CLK33M_GMUX_c)
                  --------
                    6.493   (29.1% logic, 70.9% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path LPC_CLK33M_GMUX to SLICE_50:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        67     3.179      N12.PADDI to     R8C21A.CLK LPC_CLK33M_GMUX_c
REG_DEL     ---     0.383     R8C21A.CLK to      R8C21A.Q0 SLICE_75
ROUTE         7     1.162      R8C21A.Q0 to    R10C19B.CLK Key_Clock
                  --------
                    5.582   (22.2% logic, 77.8% route), 2 logic levels.

      Destination Clock Path LPC_CLK33M_GMUX to SLICE_59:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        67     3.179      N12.PADDI to    R11C21C.CLK LPC_CLK33M_GMUX_c
                  --------
                    4.037   (21.3% logic, 78.7% route), 1 logic levels.


Error: The following path exceeds requirements by 7.990ns (weighted slack = -291.437ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Brightness_Level_i4  (from Key_Clock +)
   Destination:    FF         Data in        Duty_Cycle_i0  (to LPC_CLK33M_GMUX_c +)

   Delay:               6.493ns  (29.1% logic, 70.9% route), 5 logic levels.

 Constraint Details:

      6.493ns physical path delay SLICE_50 to SLICE_59 exceeds
      (delay constraint based on source clock period of 3.260ns and destination clock period of 5.143ns)
      0.141ns delay constraint less
      1.545ns skew and
      0.093ns DIN_SET requirement (totaling -1.497ns) by 7.990ns

 Physical Path Details:

      Data path SLICE_50 to SLICE_59:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R10C19B.CLK to     R10C19B.Q0 SLICE_50 (from Key_Clock)
ROUTE        21     0.959     R10C19B.Q0 to     R10C18D.A0 Brightness_Level_4
CTOF_DEL    ---     0.260     R10C18D.A0 to     R10C18D.F0 SLICE_115
ROUTE        11     1.607     R10C18D.F0 to     R12C18D.B1 n5376
CTOF_DEL    ---     0.260     R12C18D.B1 to     R12C18D.F1 SLICE_89
ROUTE        11     1.157     R12C18D.F1 to     R11C21A.D0 n5364
CTOOFX_DEL  ---     0.494     R11C21A.D0 to   R11C21A.OFX0 i3453/SLICE_87
ROUTE         1     0.879   R11C21A.OFX0 to     R11C21C.D1 n5400
CTOOFX_DEL  ---     0.494     R11C21C.D1 to   R11C21C.OFX0 SLICE_59
ROUTE         1     0.000   R11C21C.OFX0 to    R11C21C.DI0 n2882 (to LPC_CLK33M_GMUX_c)
                  --------
                    6.493   (29.1% logic, 70.9% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path LPC_CLK33M_GMUX to SLICE_50:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        67     3.179      N12.PADDI to     R8C21A.CLK LPC_CLK33M_GMUX_c
REG_DEL     ---     0.383     R8C21A.CLK to      R8C21A.Q0 SLICE_75
ROUTE         7     1.162      R8C21A.Q0 to    R10C19B.CLK Key_Clock
                  --------
                    5.582   (22.2% logic, 77.8% route), 2 logic levels.

      Destination Clock Path LPC_CLK33M_GMUX to SLICE_59:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        67     3.179      N12.PADDI to    R11C21C.CLK LPC_CLK33M_GMUX_c
                  --------
                    4.037   (21.3% logic, 78.7% route), 1 logic levels.


Error: The following path exceeds requirements by 7.802ns (weighted slack = -284.579ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Brightness_Level_i4  (from Key_Clock +)
   Destination:    FF         Data in        Duty_Cycle_i2  (to LPC_CLK33M_GMUX_c +)

   Delay:               6.305ns  (22.6% logic, 77.4% route), 5 logic levels.

 Constraint Details:

      6.305ns physical path delay SLICE_50 to SLICE_61 exceeds
      (delay constraint based on source clock period of 3.260ns and destination clock period of 5.143ns)
      0.141ns delay constraint less
      1.545ns skew and
      0.093ns DIN_SET requirement (totaling -1.497ns) by 7.802ns

 Physical Path Details:

      Data path SLICE_50 to SLICE_61:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R10C19B.CLK to     R10C19B.Q0 SLICE_50 (from Key_Clock)
ROUTE        21     0.959     R10C19B.Q0 to     R10C18D.A0 Brightness_Level_4
CTOF_DEL    ---     0.260     R10C18D.A0 to     R10C18D.F0 SLICE_115
ROUTE        11     2.217     R10C18D.F0 to      R9C21C.B1 n5376
CTOF_DEL    ---     0.260      R9C21C.B1 to      R9C21C.F1 SLICE_106
ROUTE         2     0.849      R9C21C.F1 to      R9C19C.A1 n5359
CTOF_DEL    ---     0.260      R9C19C.A1 to      R9C19C.F1 SLICE_92
ROUTE         2     0.857      R9C19C.F1 to      R9C21B.A0 n1673
CTOF_DEL    ---     0.260      R9C21B.A0 to      R9C21B.F0 SLICE_61
ROUTE         1     0.000      R9C21B.F0 to     R9C21B.DI0 n1753 (to LPC_CLK33M_GMUX_c)
                  --------
                    6.305   (22.6% logic, 77.4% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path LPC_CLK33M_GMUX to SLICE_50:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        67     3.179      N12.PADDI to     R8C21A.CLK LPC_CLK33M_GMUX_c
REG_DEL     ---     0.383     R8C21A.CLK to      R8C21A.Q0 SLICE_75
ROUTE         7     1.162      R8C21A.Q0 to    R10C19B.CLK Key_Clock
                  --------
                    5.582   (22.2% logic, 77.8% route), 2 logic levels.

      Destination Clock Path LPC_CLK33M_GMUX to SLICE_61:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        67     3.179      N12.PADDI to     R9C21B.CLK LPC_CLK33M_GMUX_c
                  --------
                    4.037   (21.3% logic, 78.7% route), 1 logic levels.


Error: The following path exceeds requirements by 7.802ns (weighted slack = -284.579ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Brightness_Level_i4  (from Key_Clock +)
   Destination:    FF         Data in        Duty_Cycle_i9  (to LPC_CLK33M_GMUX_c +)

   Delay:               6.305ns  (22.6% logic, 77.4% route), 5 logic levels.

 Constraint Details:

      6.305ns physical path delay SLICE_50 to SLICE_67 exceeds
      (delay constraint based on source clock period of 3.260ns and destination clock period of 5.143ns)
      0.141ns delay constraint less
      1.545ns skew and
      0.093ns DIN_SET requirement (totaling -1.497ns) by 7.802ns

 Physical Path Details:

      Data path SLICE_50 to SLICE_67:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R10C19B.CLK to     R10C19B.Q0 SLICE_50 (from Key_Clock)
ROUTE        21     0.959     R10C19B.Q0 to     R10C18D.A0 Brightness_Level_4
CTOF_DEL    ---     0.260     R10C18D.A0 to     R10C18D.F0 SLICE_115
ROUTE        11     2.217     R10C18D.F0 to      R9C21C.B1 n5376
CTOF_DEL    ---     0.260      R9C21C.B1 to      R9C21C.F1 SLICE_106
ROUTE         2     0.849      R9C21C.F1 to      R9C19C.A1 n5359
CTOF_DEL    ---     0.260      R9C19C.A1 to      R9C19C.F1 SLICE_92
ROUTE         2     0.857      R9C19C.F1 to      R9C21A.A0 n1673
CTOF_DEL    ---     0.260      R9C21A.A0 to      R9C21A.F0 SLICE_67
ROUTE         1     0.000      R9C21A.F0 to     R9C21A.DI0 n1746 (to LPC_CLK33M_GMUX_c)
                  --------
                    6.305   (22.6% logic, 77.4% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path LPC_CLK33M_GMUX to SLICE_50:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        67     3.179      N12.PADDI to     R8C21A.CLK LPC_CLK33M_GMUX_c
REG_DEL     ---     0.383     R8C21A.CLK to      R8C21A.Q0 SLICE_75
ROUTE         7     1.162      R8C21A.Q0 to    R10C19B.CLK Key_Clock
                  --------
                    5.582   (22.2% logic, 77.8% route), 2 logic levels.

      Destination Clock Path LPC_CLK33M_GMUX to SLICE_67:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        67     3.179      N12.PADDI to     R9C21A.CLK LPC_CLK33M_GMUX_c
                  --------
                    4.037   (21.3% logic, 78.7% route), 1 logic levels.


Error: The following path exceeds requirements by 7.735ns (weighted slack = -282.135ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Brightness_Level_i4  (from Key_Clock +)
   Destination:    FF         Data in        Duty_Cycle_i10  (to LPC_CLK33M_GMUX_c +)

   Delay:               6.238ns  (26.6% logic, 73.4% route), 5 logic levels.

 Constraint Details:

      6.238ns physical path delay SLICE_50 to SLICE_68 exceeds
      (delay constraint based on source clock period of 3.260ns and destination clock period of 5.143ns)
      0.141ns delay constraint less
      1.545ns skew and
      0.093ns DIN_SET requirement (totaling -1.497ns) by 7.735ns

 Physical Path Details:

      Data path SLICE_50 to SLICE_68:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R10C19B.CLK to     R10C19B.Q0 SLICE_50 (from Key_Clock)
ROUTE        21     0.959     R10C19B.Q0 to     R10C18D.A0 Brightness_Level_4
CTOF_DEL    ---     0.260     R10C18D.A0 to     R10C18D.F0 SLICE_115
ROUTE        11     1.607     R10C18D.F0 to     R12C18D.B1 n5376
CTOF_DEL    ---     0.260     R12C18D.B1 to     R12C18D.F1 SLICE_89
ROUTE        11     1.160     R12C18D.F1 to     R11C21B.C0 n5364
CTOF_DEL    ---     0.260     R11C21B.C0 to     R11C21B.F0 SLICE_103
ROUTE         1     0.855     R11C21B.F0 to     R10C18B.D1 n1980
CTOOFX_DEL  ---     0.494     R10C18B.D1 to   R10C18B.OFX0 SLICE_68
ROUTE         1     0.000   R10C18B.OFX0 to    R10C18B.DI0 n2850 (to LPC_CLK33M_GMUX_c)
                  --------
                    6.238   (26.6% logic, 73.4% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path LPC_CLK33M_GMUX to SLICE_50:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        67     3.179      N12.PADDI to     R8C21A.CLK LPC_CLK33M_GMUX_c
REG_DEL     ---     0.383     R8C21A.CLK to      R8C21A.Q0 SLICE_75
ROUTE         7     1.162      R8C21A.Q0 to    R10C19B.CLK Key_Clock
                  --------
                    5.582   (22.2% logic, 77.8% route), 2 logic levels.

      Destination Clock Path LPC_CLK33M_GMUX to SLICE_68:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        67     3.179      N12.PADDI to    R10C18B.CLK LPC_CLK33M_GMUX_c
                  --------
                    4.037   (21.3% logic, 78.7% route), 1 logic levels.


Error: The following path exceeds requirements by 7.725ns (weighted slack = -281.771ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Brightness_Level_i0  (from Key_Clock +)
   Destination:    FF         Data in        Duty_Cycle_i9  (to LPC_CLK33M_GMUX_c +)

   Delay:               5.923ns  (24.0% logic, 76.0% route), 5 logic levels.

 Constraint Details:

      5.923ns physical path delay SLICE_48 to SLICE_67 exceeds
      (delay constraint based on source clock period of 3.260ns and destination clock period of 5.143ns)
      0.141ns delay constraint less
      1.850ns skew and
      0.093ns DIN_SET requirement (totaling -1.802ns) by 7.725ns

 Physical Path Details:

      Data path SLICE_48 to SLICE_67:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R12C19A.CLK to     R12C19A.Q0 SLICE_48 (from Key_Clock)
ROUTE        19     0.959     R12C19A.Q0 to     R12C18C.A0 Brightness_Level_0
CTOF_DEL    ---     0.260     R12C18C.A0 to     R12C18C.F0 SLICE_149
ROUTE         3     1.468     R12C18C.F0 to     R10C21C.A1 n5385
CTOF_DEL    ---     0.260     R10C21C.A1 to     R10C21C.F1 SLICE_98
ROUTE        11     1.241     R10C21C.F1 to     R11C21D.A0 n5370
CTOF_DEL    ---     0.260     R11C21D.A0 to     R11C21D.F0 SLICE_97
ROUTE         1     0.832     R11C21D.F0 to      R9C21A.C0 n3607
CTOF_DEL    ---     0.260      R9C21A.C0 to      R9C21A.F0 SLICE_67
ROUTE         1     0.000      R9C21A.F0 to     R9C21A.DI0 n1746 (to LPC_CLK33M_GMUX_c)
                  --------
                    5.923   (24.0% logic, 76.0% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path LPC_CLK33M_GMUX to SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        67     3.179      N12.PADDI to     R8C21A.CLK LPC_CLK33M_GMUX_c
REG_DEL     ---     0.383     R8C21A.CLK to      R8C21A.Q0 SLICE_75
ROUTE         7     1.467      R8C21A.Q0 to    R12C19A.CLK Key_Clock
                  --------
                    5.887   (21.1% logic, 78.9% route), 2 logic levels.

      Destination Clock Path LPC_CLK33M_GMUX to SLICE_67:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        67     3.179      N12.PADDI to     R9C21A.CLK LPC_CLK33M_GMUX_c
                  --------
                    4.037   (21.3% logic, 78.7% route), 1 logic levels.


Error: The following path exceeds requirements by 7.722ns (weighted slack = -281.661ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Brightness_Level_i0  (from Key_Clock +)
   Destination:    FF         Data in        Duty_Cycle_i8  (to LPC_CLK33M_GMUX_c +)

   Delay:               5.920ns  (28.4% logic, 71.6% route), 6 logic levels.

 Constraint Details:

      5.920ns physical path delay SLICE_48 to SLICE_61 exceeds
      (delay constraint based on source clock period of 3.260ns and destination clock period of 5.143ns)
      0.141ns delay constraint less
      1.850ns skew and
      0.093ns DIN_SET requirement (totaling -1.802ns) by 7.722ns

 Physical Path Details:

      Data path SLICE_48 to SLICE_61:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R12C19A.CLK to     R12C19A.Q0 SLICE_48 (from Key_Clock)
ROUTE        19     0.959     R12C19A.Q0 to     R12C18C.A0 Brightness_Level_0
CTOF_DEL    ---     0.260     R12C18C.A0 to     R12C18C.F0 SLICE_149
ROUTE         3     1.468     R12C18C.F0 to     R10C21C.A1 n5385
CTOF_DEL    ---     0.260     R10C21C.A1 to     R10C21C.F1 SLICE_98
ROUTE        11     0.700     R10C21C.F1 to     R10C21C.B0 n5370
CTOF_DEL    ---     0.260     R10C21C.B0 to     R10C21C.F0 SLICE_98
ROUTE         1     0.528     R10C21C.F0 to      R9C21C.D0 n5330
CTOF_DEL    ---     0.260      R9C21C.D0 to      R9C21C.F0 SLICE_106
ROUTE         1     0.582      R9C21C.F0 to      R9C21B.C1 n5331
CTOF_DEL    ---     0.260      R9C21B.C1 to      R9C21B.F1 SLICE_61
ROUTE         1     0.000      R9C21B.F1 to     R9C21B.DI1 n1747 (to LPC_CLK33M_GMUX_c)
                  --------
                    5.920   (28.4% logic, 71.6% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path LPC_CLK33M_GMUX to SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        67     3.179      N12.PADDI to     R8C21A.CLK LPC_CLK33M_GMUX_c
REG_DEL     ---     0.383     R8C21A.CLK to      R8C21A.Q0 SLICE_75
ROUTE         7     1.467      R8C21A.Q0 to    R12C19A.CLK Key_Clock
                  --------
                    5.887   (21.1% logic, 78.9% route), 2 logic levels.

      Destination Clock Path LPC_CLK33M_GMUX to SLICE_61:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        67     3.179      N12.PADDI to     R9C21B.CLK LPC_CLK33M_GMUX_c
                  --------
                    4.037   (21.3% logic, 78.7% route), 1 logic levels.


Error: The following path exceeds requirements by 7.715ns (weighted slack = -281.406ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Brightness_Level_i4  (from Key_Clock +)
   Destination:    FF         Data in        Duty_Cycle_i9  (to LPC_CLK33M_GMUX_c +)

   Delay:               6.218ns  (22.9% logic, 77.1% route), 5 logic levels.

 Constraint Details:

      6.218ns physical path delay SLICE_50 to SLICE_67 exceeds
      (delay constraint based on source clock period of 3.260ns and destination clock period of 5.143ns)
      0.141ns delay constraint less
      1.545ns skew and
      0.093ns DIN_SET requirement (totaling -1.497ns) by 7.715ns

 Physical Path Details:

      Data path SLICE_50 to SLICE_67:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R10C19B.CLK to     R10C19B.Q0 SLICE_50 (from Key_Clock)
ROUTE        21     0.959     R10C19B.Q0 to     R10C18D.A0 Brightness_Level_4
CTOF_DEL    ---     0.260     R10C18D.A0 to     R10C18D.F0 SLICE_115
ROUTE        11     1.811     R10C18D.F0 to     R12C20A.A1 n5376
CTOF_DEL    ---     0.260     R12C20A.A1 to     R12C20A.F1 SLICE_130
ROUTE         4     1.193     R12C20A.F1 to     R11C21D.C0 n5363
CTOF_DEL    ---     0.260     R11C21D.C0 to     R11C21D.F0 SLICE_97
ROUTE         1     0.832     R11C21D.F0 to      R9C21A.C0 n3607
CTOF_DEL    ---     0.260      R9C21A.C0 to      R9C21A.F0 SLICE_67
ROUTE         1     0.000      R9C21A.F0 to     R9C21A.DI0 n1746 (to LPC_CLK33M_GMUX_c)
                  --------
                    6.218   (22.9% logic, 77.1% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path LPC_CLK33M_GMUX to SLICE_50:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        67     3.179      N12.PADDI to     R8C21A.CLK LPC_CLK33M_GMUX_c
REG_DEL     ---     0.383     R8C21A.CLK to      R8C21A.Q0 SLICE_75
ROUTE         7     1.162      R8C21A.Q0 to    R10C19B.CLK Key_Clock
                  --------
                    5.582   (22.2% logic, 77.8% route), 2 logic levels.

      Destination Clock Path LPC_CLK33M_GMUX to SLICE_67:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        67     3.179      N12.PADDI to     R9C21A.CLK LPC_CLK33M_GMUX_c
                  --------
                    4.037   (21.3% logic, 78.7% route), 1 logic levels.

Warning:   3.298MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "Key_Clock" 306.748000 MHz ;
            81 items scored, 66 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 4.207ns (weighted slack = -37.575ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Last_Key_Press__i0  (from LPC_CLK33M_GMUX_c +)
   Destination:    FF         Data in        Brightness_Level_i4  (to Key_Clock +)

   Delay:               6.024ns  (27.1% logic, 72.9% route), 4 logic levels.

 Constraint Details:

      6.024ns physical path delay SLICE_76 to SLICE_50 exceeds
      (delay constraint based on source clock period of 5.143ns and destination clock period of 3.260ns)
      0.365ns delay constraint less
     -1.545ns skew and
      0.093ns DIN_SET requirement (totaling 1.817ns) by 4.207ns

 Physical Path Details:

      Data path SLICE_76 to SLICE_50:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R12C17C.CLK to     R12C17C.Q0 SLICE_76 (from LPC_CLK33M_GMUX_c)
ROUTE         8     1.836     R12C17C.Q0 to     R14C19C.A0 Last_Key_Press_0
CTOF_DEL    ---     0.260     R14C19C.A0 to     R14C19C.F0 SLICE_146
ROUTE         4     0.950     R14C19C.F0 to     R14C19D.B0 n5539
CTOOFX_DEL  ---     0.494     R14C19D.B0 to   R14C19D.OFX0 i3459/SLICE_84
ROUTE         2     1.607   R14C19D.OFX0 to     R10C19B.B0 n6
CTOOFX_DEL  ---     0.494     R10C19B.B0 to   R10C19B.OFX0 SLICE_50
ROUTE         1     0.000   R10C19B.OFX0 to    R10C19B.DI0 Brightness_Level_4_N_78_4 (to Key_Clock)
                  --------
                    6.024   (27.1% logic, 72.9% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path LPC_CLK33M_GMUX to SLICE_76:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        67     3.179      N12.PADDI to    R12C17C.CLK LPC_CLK33M_GMUX_c
                  --------
                    4.037   (21.3% logic, 78.7% route), 1 logic levels.

      Destination Clock Path LPC_CLK33M_GMUX to SLICE_50:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        67     3.179      N12.PADDI to     R8C21A.CLK LPC_CLK33M_GMUX_c
REG_DEL     ---     0.383     R8C21A.CLK to      R8C21A.Q0 SLICE_75
ROUTE         7     1.162      R8C21A.Q0 to    R10C19B.CLK Key_Clock
                  --------
                    5.582   (22.2% logic, 77.8% route), 2 logic levels.


Error: The following path exceeds requirements by 4.074ns (weighted slack = -36.387ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Last_Key_Press__i0  (from LPC_CLK33M_GMUX_c +)
   Destination:    FF         Data in        Brightness_Level_i3  (to Key_Clock +)

   Delay:               5.961ns  (23.4% logic, 76.6% route), 4 logic levels.

 Constraint Details:

      5.961ns physical path delay SLICE_76 to SLICE_49 exceeds
      (delay constraint based on source clock period of 5.143ns and destination clock period of 3.260ns)
      0.365ns delay constraint less
     -1.615ns skew and
      0.093ns DIN_SET requirement (totaling 1.887ns) by 4.074ns

 Physical Path Details:

      Data path SLICE_76 to SLICE_49:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R12C17C.CLK to     R12C17C.Q0 SLICE_76 (from LPC_CLK33M_GMUX_c)
ROUTE         8     1.836     R12C17C.Q0 to     R14C19C.A0 Last_Key_Press_0
CTOF_DEL    ---     0.260     R14C19C.A0 to     R14C19C.F0 SLICE_146
ROUTE         4     0.950     R14C19C.F0 to     R14C19D.B0 n5539
CTOOFX_DEL  ---     0.494     R14C19D.B0 to   R14C19D.OFX0 i3459/SLICE_84
ROUTE         2     1.778   R14C19D.OFX0 to     R12C21A.C1 n6
CTOF_DEL    ---     0.260     R12C21A.C1 to     R12C21A.F1 SLICE_49
ROUTE         1     0.000     R12C21A.F1 to    R12C21A.DI1 Brightness_Level_4_N_78_3 (to Key_Clock)
                  --------
                    5.961   (23.4% logic, 76.6% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path LPC_CLK33M_GMUX to SLICE_76:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        67     3.179      N12.PADDI to    R12C17C.CLK LPC_CLK33M_GMUX_c
                  --------
                    4.037   (21.3% logic, 78.7% route), 1 logic levels.

      Destination Clock Path LPC_CLK33M_GMUX to SLICE_49:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        67     3.179      N12.PADDI to     R8C21A.CLK LPC_CLK33M_GMUX_c
REG_DEL     ---     0.383     R8C21A.CLK to      R8C21A.Q0 SLICE_75
ROUTE         7     1.232      R8C21A.Q0 to    R12C21A.CLK Key_Clock
                  --------
                    5.652   (22.0% logic, 78.0% route), 2 logic levels.


Error: The following path exceeds requirements by 4.037ns (weighted slack = -36.056ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Last_Key_Press__i1  (from LPC_CLK33M_GMUX_c +)
   Destination:    FF         Data in        Brightness_Level_i2  (to Key_Clock +)

   Delay:               5.924ns  (19.6% logic, 80.4% route), 4 logic levels.

 Constraint Details:

      5.924ns physical path delay SLICE_77 to SLICE_49 exceeds
      (delay constraint based on source clock period of 5.143ns and destination clock period of 3.260ns)
      0.365ns delay constraint less
     -1.615ns skew and
      0.093ns DIN_SET requirement (totaling 1.887ns) by 4.037ns

 Physical Path Details:

      Data path SLICE_77 to SLICE_49:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R11C12A.CLK to     R11C12A.Q0 SLICE_77 (from LPC_CLK33M_GMUX_c)
ROUTE         2     1.719     R11C12A.Q0 to     R14C19B.B0 Last_Key_Press_1
CTOF_DEL    ---     0.260     R14C19B.B0 to     R14C19B.F0 SLICE_90
ROUTE         5     1.461     R14C19B.F0 to     R12C17D.D1 n572
CTOF_DEL    ---     0.260     R12C17D.D1 to     R12C17D.F1 SLICE_142
ROUTE         1     1.581     R12C17D.F1 to     R12C21A.B0 n5366
CTOF_DEL    ---     0.260     R12C21A.B0 to     R12C21A.F0 SLICE_49
ROUTE         1     0.000     R12C21A.F0 to    R12C21A.DI0 Brightness_Level_4_N_78_2 (to Key_Clock)
                  --------
                    5.924   (19.6% logic, 80.4% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path LPC_CLK33M_GMUX to SLICE_77:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        67     3.179      N12.PADDI to    R11C12A.CLK LPC_CLK33M_GMUX_c
                  --------
                    4.037   (21.3% logic, 78.7% route), 1 logic levels.

      Destination Clock Path LPC_CLK33M_GMUX to SLICE_49:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        67     3.179      N12.PADDI to     R8C21A.CLK LPC_CLK33M_GMUX_c
REG_DEL     ---     0.383     R8C21A.CLK to      R8C21A.Q0 SLICE_75
ROUTE         7     1.232      R8C21A.Q0 to    R12C21A.CLK Key_Clock
                  --------
                    5.652   (22.0% logic, 78.0% route), 2 logic levels.


Error: The following path exceeds requirements by 3.931ns (weighted slack = -35.110ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Last_Key_Press__i1  (from LPC_CLK33M_GMUX_c +)
   Destination:    FF         Data in        Brightness_Level_i4  (to Key_Clock +)

   Delay:               5.748ns  (28.4% logic, 71.6% route), 4 logic levels.

 Constraint Details:

      5.748ns physical path delay SLICE_77 to SLICE_50 exceeds
      (delay constraint based on source clock period of 5.143ns and destination clock period of 3.260ns)
      0.365ns delay constraint less
     -1.545ns skew and
      0.093ns DIN_SET requirement (totaling 1.817ns) by 3.931ns

 Physical Path Details:

      Data path SLICE_77 to SLICE_50:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R11C12A.CLK to     R11C12A.Q0 SLICE_77 (from LPC_CLK33M_GMUX_c)
ROUTE         2     1.719     R11C12A.Q0 to     R14C19B.B0 Last_Key_Press_1
CTOF_DEL    ---     0.260     R14C19B.B0 to     R14C19B.F0 SLICE_90
ROUTE         5     0.791     R14C19B.F0 to     R14C19D.A0 n572
CTOOFX_DEL  ---     0.494     R14C19D.A0 to   R14C19D.OFX0 i3459/SLICE_84
ROUTE         2     1.607   R14C19D.OFX0 to     R10C19B.B0 n6
CTOOFX_DEL  ---     0.494     R10C19B.B0 to   R10C19B.OFX0 SLICE_50
ROUTE         1     0.000   R10C19B.OFX0 to    R10C19B.DI0 Brightness_Level_4_N_78_4 (to Key_Clock)
                  --------
                    5.748   (28.4% logic, 71.6% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path LPC_CLK33M_GMUX to SLICE_77:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        67     3.179      N12.PADDI to    R11C12A.CLK LPC_CLK33M_GMUX_c
                  --------
                    4.037   (21.3% logic, 78.7% route), 1 logic levels.

      Destination Clock Path LPC_CLK33M_GMUX to SLICE_50:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        67     3.179      N12.PADDI to     R8C21A.CLK LPC_CLK33M_GMUX_c
REG_DEL     ---     0.383     R8C21A.CLK to      R8C21A.Q0 SLICE_75
ROUTE         7     1.162      R8C21A.Q0 to    R10C19B.CLK Key_Clock
                  --------
                    5.582   (22.2% logic, 77.8% route), 2 logic levels.


Error: The following path exceeds requirements by 3.883ns (weighted slack = -34.681ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Last_Key_Press__i0  (from LPC_CLK33M_GMUX_c +)
   Destination:    FF         Data in        Brightness_Level_i4  (to Key_Clock +)

   Delay:               5.700ns  (24.5% logic, 75.5% route), 4 logic levels.

 Constraint Details:

      5.700ns physical path delay SLICE_76 to SLICE_50 exceeds
      (delay constraint based on source clock period of 5.143ns and destination clock period of 3.260ns)
      0.365ns delay constraint less
     -1.545ns skew and
      0.093ns DIN_SET requirement (totaling 1.817ns) by 3.883ns

 Physical Path Details:

      Data path SLICE_76 to SLICE_50:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R12C17C.CLK to     R12C17C.Q0 SLICE_76 (from LPC_CLK33M_GMUX_c)
ROUTE         8     1.836     R12C17C.Q0 to     R14C19C.A0 Last_Key_Press_0
CTOF_DEL    ---     0.260     R14C19C.A0 to     R14C19C.F0 SLICE_146
ROUTE         4     0.892     R14C19C.F0 to     R14C19B.B1 n5539
CTOF_DEL    ---     0.260     R14C19B.B1 to     R14C19B.F1 SLICE_90
ROUTE         1     1.575     R14C19B.F1 to     R10C19B.C1 n2
CTOOFX_DEL  ---     0.494     R10C19B.C1 to   R10C19B.OFX0 SLICE_50
ROUTE         1     0.000   R10C19B.OFX0 to    R10C19B.DI0 Brightness_Level_4_N_78_4 (to Key_Clock)
                  --------
                    5.700   (24.5% logic, 75.5% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path LPC_CLK33M_GMUX to SLICE_76:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        67     3.179      N12.PADDI to    R12C17C.CLK LPC_CLK33M_GMUX_c
                  --------
                    4.037   (21.3% logic, 78.7% route), 1 logic levels.

      Destination Clock Path LPC_CLK33M_GMUX to SLICE_50:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        67     3.179      N12.PADDI to     R8C21A.CLK LPC_CLK33M_GMUX_c
REG_DEL     ---     0.383     R8C21A.CLK to      R8C21A.Q0 SLICE_75
ROUTE         7     1.162      R8C21A.Q0 to    R10C19B.CLK Key_Clock
                  --------
                    5.582   (22.2% logic, 77.8% route), 2 logic levels.


Error: The following path exceeds requirements by 3.798ns (weighted slack = -33.922ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Last_Key_Press__i1  (from LPC_CLK33M_GMUX_c +)
   Destination:    FF         Data in        Brightness_Level_i3  (to Key_Clock +)

   Delay:               5.685ns  (24.6% logic, 75.4% route), 4 logic levels.

 Constraint Details:

      5.685ns physical path delay SLICE_77 to SLICE_49 exceeds
      (delay constraint based on source clock period of 5.143ns and destination clock period of 3.260ns)
      0.365ns delay constraint less
     -1.615ns skew and
      0.093ns DIN_SET requirement (totaling 1.887ns) by 3.798ns

 Physical Path Details:

      Data path SLICE_77 to SLICE_49:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R11C12A.CLK to     R11C12A.Q0 SLICE_77 (from LPC_CLK33M_GMUX_c)
ROUTE         2     1.719     R11C12A.Q0 to     R14C19B.B0 Last_Key_Press_1
CTOF_DEL    ---     0.260     R14C19B.B0 to     R14C19B.F0 SLICE_90
ROUTE         5     0.791     R14C19B.F0 to     R14C19D.A0 n572
CTOOFX_DEL  ---     0.494     R14C19D.A0 to   R14C19D.OFX0 i3459/SLICE_84
ROUTE         2     1.778   R14C19D.OFX0 to     R12C21A.C1 n6
CTOF_DEL    ---     0.260     R12C21A.C1 to     R12C21A.F1 SLICE_49
ROUTE         1     0.000     R12C21A.F1 to    R12C21A.DI1 Brightness_Level_4_N_78_3 (to Key_Clock)
                  --------
                    5.685   (24.6% logic, 75.4% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path LPC_CLK33M_GMUX to SLICE_77:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        67     3.179      N12.PADDI to    R11C12A.CLK LPC_CLK33M_GMUX_c
                  --------
                    4.037   (21.3% logic, 78.7% route), 1 logic levels.

      Destination Clock Path LPC_CLK33M_GMUX to SLICE_49:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        67     3.179      N12.PADDI to     R8C21A.CLK LPC_CLK33M_GMUX_c
REG_DEL     ---     0.383     R8C21A.CLK to      R8C21A.Q0 SLICE_75
ROUTE         7     1.232      R8C21A.Q0 to    R12C21A.CLK Key_Clock
                  --------
                    5.652   (22.0% logic, 78.0% route), 2 logic levels.


Error: The following path exceeds requirements by 3.153ns (weighted slack = -28.161ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Last_Key_Press__i1  (from LPC_CLK33M_GMUX_c +)
   Destination:    FF         Data in        Brightness_Level_i4  (to Key_Clock +)

   Delay:               4.970ns  (28.1% logic, 71.9% route), 4 logic levels.

 Constraint Details:

      4.970ns physical path delay SLICE_77 to SLICE_50 exceeds
      (delay constraint based on source clock period of 5.143ns and destination clock period of 3.260ns)
      0.365ns delay constraint less
     -1.545ns skew and
      0.093ns DIN_SET requirement (totaling 1.817ns) by 3.153ns

 Physical Path Details:

      Data path SLICE_77 to SLICE_50:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R11C12A.CLK to     R11C12A.Q0 SLICE_77 (from LPC_CLK33M_GMUX_c)
ROUTE         2     1.719     R11C12A.Q0 to     R14C19B.B0 Last_Key_Press_1
CTOF_DEL    ---     0.260     R14C19B.B0 to     R14C19B.F0 SLICE_90
ROUTE         5     0.279     R14C19B.F0 to     R14C19B.D1 n572
CTOF_DEL    ---     0.260     R14C19B.D1 to     R14C19B.F1 SLICE_90
ROUTE         1     1.575     R14C19B.F1 to     R10C19B.C1 n2
CTOOFX_DEL  ---     0.494     R10C19B.C1 to   R10C19B.OFX0 SLICE_50
ROUTE         1     0.000   R10C19B.OFX0 to    R10C19B.DI0 Brightness_Level_4_N_78_4 (to Key_Clock)
                  --------
                    4.970   (28.1% logic, 71.9% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path LPC_CLK33M_GMUX to SLICE_77:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        67     3.179      N12.PADDI to    R11C12A.CLK LPC_CLK33M_GMUX_c
                  --------
                    4.037   (21.3% logic, 78.7% route), 1 logic levels.

      Destination Clock Path LPC_CLK33M_GMUX to SLICE_50:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        67     3.179      N12.PADDI to     R8C21A.CLK LPC_CLK33M_GMUX_c
REG_DEL     ---     0.383     R8C21A.CLK to      R8C21A.Q0 SLICE_75
ROUTE         7     1.162      R8C21A.Q0 to    R10C19B.CLK Key_Clock
                  --------
                    5.582   (22.2% logic, 77.8% route), 2 logic levels.


Error: The following path exceeds requirements by 2.997ns (weighted slack = -26.768ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Last_Key_Press__i0  (from LPC_CLK33M_GMUX_c +)
   Destination:    FF         Data in        Brightness_Level_i4  (to Key_Clock +)

   Delay:               4.814ns  (28.5% logic, 71.5% route), 3 logic levels.

 Constraint Details:

      4.814ns physical path delay SLICE_76 to SLICE_50 exceeds
      (delay constraint based on source clock period of 5.143ns and destination clock period of 3.260ns)
      0.365ns delay constraint less
     -1.545ns skew and
      0.093ns DIN_SET requirement (totaling 1.817ns) by 2.997ns

 Physical Path Details:

      Data path SLICE_76 to SLICE_50:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R12C17C.CLK to     R12C17C.Q0 SLICE_76 (from LPC_CLK33M_GMUX_c)
ROUTE         8     1.836     R12C17C.Q0 to     R14C19D.A1 Last_Key_Press_0
CTOOFX_DEL  ---     0.494     R14C19D.A1 to   R14C19D.OFX0 i3459/SLICE_84
ROUTE         2     1.607   R14C19D.OFX0 to     R10C19B.B0 n6
CTOOFX_DEL  ---     0.494     R10C19B.B0 to   R10C19B.OFX0 SLICE_50
ROUTE         1     0.000   R10C19B.OFX0 to    R10C19B.DI0 Brightness_Level_4_N_78_4 (to Key_Clock)
                  --------
                    4.814   (28.5% logic, 71.5% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path LPC_CLK33M_GMUX to SLICE_76:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        67     3.179      N12.PADDI to    R12C17C.CLK LPC_CLK33M_GMUX_c
                  --------
                    4.037   (21.3% logic, 78.7% route), 1 logic levels.

      Destination Clock Path LPC_CLK33M_GMUX to SLICE_50:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        67     3.179      N12.PADDI to     R8C21A.CLK LPC_CLK33M_GMUX_c
REG_DEL     ---     0.383     R8C21A.CLK to      R8C21A.Q0 SLICE_75
ROUTE         7     1.162      R8C21A.Q0 to    R10C19B.CLK Key_Clock
                  --------
                    5.582   (22.2% logic, 77.8% route), 2 logic levels.


Error: The following path exceeds requirements by 2.864ns (weighted slack = -25.580ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Last_Key_Press__i0  (from LPC_CLK33M_GMUX_c +)
   Destination:    FF         Data in        Brightness_Level_i3  (to Key_Clock +)

   Delay:               4.751ns  (23.9% logic, 76.1% route), 3 logic levels.

 Constraint Details:

      4.751ns physical path delay SLICE_76 to SLICE_49 exceeds
      (delay constraint based on source clock period of 5.143ns and destination clock period of 3.260ns)
      0.365ns delay constraint less
     -1.615ns skew and
      0.093ns DIN_SET requirement (totaling 1.887ns) by 2.864ns

 Physical Path Details:

      Data path SLICE_76 to SLICE_49:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R12C17C.CLK to     R12C17C.Q0 SLICE_76 (from LPC_CLK33M_GMUX_c)
ROUTE         8     1.836     R12C17C.Q0 to     R14C19D.A1 Last_Key_Press_0
CTOOFX_DEL  ---     0.494     R14C19D.A1 to   R14C19D.OFX0 i3459/SLICE_84
ROUTE         2     1.778   R14C19D.OFX0 to     R12C21A.C1 n6
CTOF_DEL    ---     0.260     R12C21A.C1 to     R12C21A.F1 SLICE_49
ROUTE         1     0.000     R12C21A.F1 to    R12C21A.DI1 Brightness_Level_4_N_78_3 (to Key_Clock)
                  --------
                    4.751   (23.9% logic, 76.1% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path LPC_CLK33M_GMUX to SLICE_76:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        67     3.179      N12.PADDI to    R12C17C.CLK LPC_CLK33M_GMUX_c
                  --------
                    4.037   (21.3% logic, 78.7% route), 1 logic levels.

      Destination Clock Path LPC_CLK33M_GMUX to SLICE_49:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        67     3.179      N12.PADDI to     R8C21A.CLK LPC_CLK33M_GMUX_c
REG_DEL     ---     0.383     R8C21A.CLK to      R8C21A.Q0 SLICE_75
ROUTE         7     1.232      R8C21A.Q0 to    R12C21A.CLK Key_Clock
                  --------
                    5.652   (22.0% logic, 78.0% route), 2 logic levels.


Error: The following path exceeds requirements by 2.016ns (weighted slack = -18.006ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Last_Key_Press__i0  (from LPC_CLK33M_GMUX_c +)
   Destination:    FF         Data in        Brightness_Level_i2  (to Key_Clock +)

   Delay:               3.903ns  (23.1% logic, 76.9% route), 3 logic levels.

 Constraint Details:

      3.903ns physical path delay SLICE_76 to SLICE_49 exceeds
      (delay constraint based on source clock period of 5.143ns and destination clock period of 3.260ns)
      0.365ns delay constraint less
     -1.615ns skew and
      0.093ns DIN_SET requirement (totaling 1.887ns) by 2.016ns

 Physical Path Details:

      Data path SLICE_76 to SLICE_49:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R12C17C.CLK to     R12C17C.Q0 SLICE_76 (from LPC_CLK33M_GMUX_c)
ROUTE         8     1.836     R12C17C.Q0 to     R14C19C.A0 Last_Key_Press_0
CTOF_DEL    ---     0.260     R14C19C.A0 to     R14C19C.F0 SLICE_146
ROUTE         4     1.164     R14C19C.F0 to     R12C21A.D0 n5539
CTOF_DEL    ---     0.260     R12C21A.D0 to     R12C21A.F0 SLICE_49
ROUTE         1     0.000     R12C21A.F0 to    R12C21A.DI0 Brightness_Level_4_N_78_2 (to Key_Clock)
                  --------
                    3.903   (23.1% logic, 76.9% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path LPC_CLK33M_GMUX to SLICE_76:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        67     3.179      N12.PADDI to    R12C17C.CLK LPC_CLK33M_GMUX_c
                  --------
                    4.037   (21.3% logic, 78.7% route), 1 logic levels.

      Destination Clock Path LPC_CLK33M_GMUX to SLICE_49:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        67     3.179      N12.PADDI to     R8C21A.CLK LPC_CLK33M_GMUX_c
REG_DEL     ---     0.383     R8C21A.CLK to      R8C21A.Q0 SLICE_75
ROUTE         7     1.232      R8C21A.Q0 to    R12C21A.CLK Key_Clock
                  --------
                    5.652   (22.0% logic, 78.0% route), 2 logic levels.

Warning:  24.488MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "LPC_CLK33M_GMUX_c"       |             |             |
194.439000 MHz ;                        |  194.439 MHz|    3.298 MHz|   5 *
                                        |             |             |
FREQUENCY NET "Key_Clock" 306.748000    |             |             |
MHz ;                                   |  306.748 MHz|   24.488 MHz|   4 *
                                        |             |             |
----------------------------------------------------------------------------


2 preferences(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
n2029                                   |       5|    2229|     53.56%
                                        |        |        |
n4694                                   |       7|    2085|     50.10%
                                        |        |        |
n4549                                   |       1|    1879|     45.15%
                                        |        |        |
n4753                                   |       1|    1377|     33.09%
                                        |        |        |
n4622                                   |      10|    1244|     29.89%
                                        |        |        |
n19                                     |       4|     922|     22.15%
                                        |        |        |
n4889                                   |       1|     800|     19.22%
                                        |        |        |
n4769                                   |       1|     784|     18.84%
                                        |        |        |
n3603                                   |       7|     688|     16.53%
                                        |        |        |
n4489                                   |       4|     616|     14.80%
                                        |        |        |
n5059                                   |       7|     526|     12.64%
                                        |        |        |
n5356                                   |       3|     511|     12.28%
                                        |        |        |
n3538                                   |       1|     498|     11.97%
                                        |        |        |
n5033                                   |       2|     452|     10.86%
                                        |        |        |
----------------------------------------------------------------------------


Clock Domains Analysis
------------------------

Found 2 clocks:

Clock Domain: LPC_CLK33M_GMUX_c   Source: LPC_CLK33M_GMUX.PAD   Loads: 67
   Covered under: FREQUENCY NET "LPC_CLK33M_GMUX_c" 194.439000 MHz ;

   Data transfers from:
   Clock Domain: Key_Clock   Source: SLICE_75.Q0
      Covered under: FREQUENCY NET "LPC_CLK33M_GMUX_c" 194.439000 MHz ;   Transfers: 5

Clock Domain: Key_Clock   Source: SLICE_75.Q0   Loads: 7
   Covered under: FREQUENCY NET "Key_Clock" 306.748000 MHz ;

   Data transfers from:
   Clock Domain: LPC_CLK33M_GMUX_c   Source: LPC_CLK33M_GMUX.PAD
      Covered under: FREQUENCY NET "Key_Clock" 306.748000 MHz ;   Transfers: 2


Timing summary (Setup):
---------------

Timing errors: 4162  Score: 213796274
Cumulative negative slack: 213796274

Constraints cover 9784 paths, 65 nets, and 1106 connections (93.49% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2
Mon Apr 12 15:58:09 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o dGMUX_BKeys_master.twr -gui -msgset C:/Users/Sjenja/source/repos/dGMUX/dGMUX_BKeys/promote.xml dGMUX_BKeys_master.ncd dGMUX_BKeys_master.prf 
Design file:     dgmux_bkeys_master.ncd
Preference file: dgmux_bkeys_master.prf
Device,speed:    LFXP2-5E,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "LPC_CLK33M_GMUX_c" 194.439000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Decoded_Frame__i2  (from LPC_CLK33M_GMUX_c +)
   Destination:    FF         Data in        Decoded_Frame__i2  (to LPC_CLK33M_GMUX_c +)

   Delay:               0.236ns  (75.8% logic, 24.2% route), 2 logic levels.

 Constraint Details:

      0.236ns physical path delay SLICE_53 to SLICE_53 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.235ns

 Physical Path Details:

      Data path SLICE_53 to SLICE_53:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R12C10B.CLK to     R12C10B.Q0 SLICE_53 (from LPC_CLK33M_GMUX_c)
ROUTE         1     0.056     R12C10B.Q0 to     R12C10B.D0 Decoded_Frame_2
CTOF_DEL    ---     0.059     R12C10B.D0 to     R12C10B.F0 SLICE_53
ROUTE         3     0.001     R12C10B.F0 to    R12C10B.DI0 Decoded_Frame_13_N_176_2 (to LPC_CLK33M_GMUX_c)
                  --------
                    0.236   (75.8% logic, 24.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path LPC_CLK33M_GMUX to SLICE_53:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        67     0.896      N12.PADDI to    R12C10B.CLK LPC_CLK33M_GMUX_c
                  --------
                    0.896   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path LPC_CLK33M_GMUX to SLICE_53:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        67     0.896      N12.PADDI to    R12C10B.CLK LPC_CLK33M_GMUX_c
                  --------
                    0.896   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Decoded_Frame__i4  (from LPC_CLK33M_GMUX_c +)
   Destination:    FF         Data in        Decoded_Frame__i4  (to LPC_CLK33M_GMUX_c +)

   Delay:               0.236ns  (75.8% logic, 24.2% route), 2 logic levels.

 Constraint Details:

      0.236ns physical path delay SLICE_54 to SLICE_54 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.235ns

 Physical Path Details:

      Data path SLICE_54 to SLICE_54:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R12C11A.CLK to     R12C11A.Q0 SLICE_54 (from LPC_CLK33M_GMUX_c)
ROUTE         1     0.056     R12C11A.Q0 to     R12C11A.D0 Decoded_Frame_4
CTOF_DEL    ---     0.059     R12C11A.D0 to     R12C11A.F0 SLICE_54
ROUTE         4     0.001     R12C11A.F0 to    R12C11A.DI0 Decoded_Frame_13_N_176_4 (to LPC_CLK33M_GMUX_c)
                  --------
                    0.236   (75.8% logic, 24.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path LPC_CLK33M_GMUX to SLICE_54:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        67     0.896      N12.PADDI to    R12C11A.CLK LPC_CLK33M_GMUX_c
                  --------
                    0.896   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path LPC_CLK33M_GMUX to SLICE_54:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        67     0.896      N12.PADDI to    R12C11A.CLK LPC_CLK33M_GMUX_c
                  --------
                    0.896   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Decoded_Frame__i6  (from LPC_CLK33M_GMUX_c +)
   Destination:    FF         Data in        Decoded_Frame__i6  (to LPC_CLK33M_GMUX_c +)

   Delay:               0.236ns  (75.8% logic, 24.2% route), 2 logic levels.

 Constraint Details:

      0.236ns physical path delay SLICE_55 to SLICE_55 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.235ns

 Physical Path Details:

      Data path SLICE_55 to SLICE_55:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R12C13C.CLK to     R12C13C.Q0 SLICE_55 (from LPC_CLK33M_GMUX_c)
ROUTE         1     0.056     R12C13C.Q0 to     R12C13C.D0 Decoded_Frame_6
CTOF_DEL    ---     0.059     R12C13C.D0 to     R12C13C.F0 SLICE_55
ROUTE         5     0.001     R12C13C.F0 to    R12C13C.DI0 Decoded_Frame_13_N_176_6 (to LPC_CLK33M_GMUX_c)
                  --------
                    0.236   (75.8% logic, 24.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path LPC_CLK33M_GMUX to SLICE_55:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        67     0.896      N12.PADDI to    R12C13C.CLK LPC_CLK33M_GMUX_c
                  --------
                    0.896   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path LPC_CLK33M_GMUX to SLICE_55:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        67     0.896      N12.PADDI to    R12C13C.CLK LPC_CLK33M_GMUX_c
                  --------
                    0.896   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Decoded_Frame__i8  (from LPC_CLK33M_GMUX_c +)
   Destination:    FF         Data in        Decoded_Frame__i8  (to LPC_CLK33M_GMUX_c +)

   Delay:               0.236ns  (75.8% logic, 24.2% route), 2 logic levels.

 Constraint Details:

      0.236ns physical path delay SLICE_56 to SLICE_56 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.235ns

 Physical Path Details:

      Data path SLICE_56 to SLICE_56:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R12C11B.CLK to     R12C11B.Q0 SLICE_56 (from LPC_CLK33M_GMUX_c)
ROUTE         1     0.056     R12C11B.Q0 to     R12C11B.D0 Decoded_Frame_8
CTOF_DEL    ---     0.059     R12C11B.D0 to     R12C11B.F0 SLICE_56
ROUTE         4     0.001     R12C11B.F0 to    R12C11B.DI0 Decoded_Frame_13_N_176_8 (to LPC_CLK33M_GMUX_c)
                  --------
                    0.236   (75.8% logic, 24.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path LPC_CLK33M_GMUX to SLICE_56:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        67     0.896      N12.PADDI to    R12C11B.CLK LPC_CLK33M_GMUX_c
                  --------
                    0.896   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path LPC_CLK33M_GMUX to SLICE_56:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        67     0.896      N12.PADDI to    R12C11B.CLK LPC_CLK33M_GMUX_c
                  --------
                    0.896   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Decoded_Frame__i12  (from LPC_CLK33M_GMUX_c +)
   Destination:    FF         Data in        Decoded_Frame__i12  (to LPC_CLK33M_GMUX_c +)

   Delay:               0.236ns  (75.8% logic, 24.2% route), 2 logic levels.

 Constraint Details:

      0.236ns physical path delay SLICE_58 to SLICE_58 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.235ns

 Physical Path Details:

      Data path SLICE_58 to SLICE_58:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R11C11B.CLK to     R11C11B.Q0 SLICE_58 (from LPC_CLK33M_GMUX_c)
ROUTE         1     0.056     R11C11B.Q0 to     R11C11B.D0 Decoded_Frame_12
CTOF_DEL    ---     0.059     R11C11B.D0 to     R11C11B.F0 SLICE_58
ROUTE         4     0.001     R11C11B.F0 to    R11C11B.DI0 Decoded_Frame_13_N_176_12 (to LPC_CLK33M_GMUX_c)
                  --------
                    0.236   (75.8% logic, 24.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path LPC_CLK33M_GMUX to SLICE_58:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        67     0.896      N12.PADDI to    R11C11B.CLK LPC_CLK33M_GMUX_c
                  --------
                    0.896   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path LPC_CLK33M_GMUX to SLICE_58:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        67     0.896      N12.PADDI to    R11C11B.CLK LPC_CLK33M_GMUX_c
                  --------
                    0.896   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              N_Frames_Counter__i0  (from LPC_CLK33M_GMUX_c +)
   Destination:    FF         Data in        N_Frames_Counter__i0  (to LPC_CLK33M_GMUX_c +)

   Delay:               0.236ns  (75.8% logic, 24.2% route), 2 logic levels.

 Constraint Details:

      0.236ns physical path delay SLICE_78 to SLICE_78 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.235ns

 Physical Path Details:

      Data path SLICE_78 to SLICE_78:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R11C9C.CLK to      R11C9C.Q0 SLICE_78 (from LPC_CLK33M_GMUX_c)
ROUTE         6     0.057      R11C9C.Q0 to      R11C9C.D0 N_Frames_Counter_0
CTOF_DEL    ---     0.059      R11C9C.D0 to      R11C9C.F0 SLICE_78
ROUTE         1     0.000      R11C9C.F0 to     R11C9C.DI0 n3506 (to LPC_CLK33M_GMUX_c)
                  --------
                    0.236   (75.8% logic, 24.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path LPC_CLK33M_GMUX to SLICE_78:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        67     0.896      N12.PADDI to     R11C9C.CLK LPC_CLK33M_GMUX_c
                  --------
                    0.896   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path LPC_CLK33M_GMUX to SLICE_78:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        67     0.896      N12.PADDI to     R11C9C.CLK LPC_CLK33M_GMUX_c
                  --------
                    0.896   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              N_Frames_Counter__i2  (from LPC_CLK33M_GMUX_c +)
   Destination:    FF         Data in        N_Frames_Counter__i2  (to LPC_CLK33M_GMUX_c +)

   Delay:               0.236ns  (75.8% logic, 24.2% route), 2 logic levels.

 Constraint Details:

      0.236ns physical path delay SLICE_79 to SLICE_79 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.235ns

 Physical Path Details:

      Data path SLICE_79 to SLICE_79:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R11C9B.CLK to      R11C9B.Q0 SLICE_79 (from LPC_CLK33M_GMUX_c)
ROUTE         5     0.057      R11C9B.Q0 to      R11C9B.D0 N_Frames_Counter_2
CTOF_DEL    ---     0.059      R11C9B.D0 to      R11C9B.F0 SLICE_79
ROUTE         1     0.000      R11C9B.F0 to     R11C9B.DI0 n325 (to LPC_CLK33M_GMUX_c)
                  --------
                    0.236   (75.8% logic, 24.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path LPC_CLK33M_GMUX to SLICE_79:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        67     0.896      N12.PADDI to     R11C9B.CLK LPC_CLK33M_GMUX_c
                  --------
                    0.896   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path LPC_CLK33M_GMUX to SLICE_79:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        67     0.896      N12.PADDI to     R11C9B.CLK LPC_CLK33M_GMUX_c
                  --------
                    0.896   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              N_Frames_Counter__i4  (from LPC_CLK33M_GMUX_c +)
   Destination:    FF         Data in        N_Frames_Counter__i4  (to LPC_CLK33M_GMUX_c +)

   Delay:               0.236ns  (75.8% logic, 24.2% route), 2 logic levels.

 Constraint Details:

      0.236ns physical path delay SLICE_80 to SLICE_80 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.235ns

 Physical Path Details:

      Data path SLICE_80 to SLICE_80:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R11C9A.CLK to      R11C9A.Q0 SLICE_80 (from LPC_CLK33M_GMUX_c)
ROUTE         4     0.057      R11C9A.Q0 to      R11C9A.D0 N_Frames_Counter_4
CTOF_DEL    ---     0.059      R11C9A.D0 to      R11C9A.F0 SLICE_80
ROUTE         1     0.000      R11C9A.F0 to     R11C9A.DI0 n323 (to LPC_CLK33M_GMUX_c)
                  --------
                    0.236   (75.8% logic, 24.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path LPC_CLK33M_GMUX to SLICE_80:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        67     0.896      N12.PADDI to     R11C9A.CLK LPC_CLK33M_GMUX_c
                  --------
                    0.896   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path LPC_CLK33M_GMUX to SLICE_80:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        67     0.896      N12.PADDI to     R11C9A.CLK LPC_CLK33M_GMUX_c
                  --------
                    0.896   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.276ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Decoded_Frame__i1  (from LPC_CLK33M_GMUX_c +)
   Destination:    FF         Data in        Decoded_Frame__i1  (to LPC_CLK33M_GMUX_c +)

   Delay:               0.277ns  (64.6% logic, 35.4% route), 2 logic levels.

 Constraint Details:

      0.277ns physical path delay SLICE_52 to SLICE_52 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.276ns

 Physical Path Details:

      Data path SLICE_52 to SLICE_52:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R10C13B.CLK to     R10C13B.Q1 SLICE_52 (from LPC_CLK33M_GMUX_c)
ROUTE         1     0.097     R10C13B.Q1 to     R10C13B.D1 Decoded_Frame_1
CTOF_DEL    ---     0.059     R10C13B.D1 to     R10C13B.F1 SLICE_52
ROUTE         5     0.001     R10C13B.F1 to    R10C13B.DI1 Decoded_Frame_13_N_176_1 (to LPC_CLK33M_GMUX_c)
                  --------
                    0.277   (64.6% logic, 35.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path LPC_CLK33M_GMUX to SLICE_52:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        67     0.896      N12.PADDI to    R10C13B.CLK LPC_CLK33M_GMUX_c
                  --------
                    0.896   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path LPC_CLK33M_GMUX to SLICE_52:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        67     0.896      N12.PADDI to    R10C13B.CLK LPC_CLK33M_GMUX_c
                  --------
                    0.896   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.276ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Decoded_Frame__i13  (from LPC_CLK33M_GMUX_c +)
   Destination:    FF         Data in        Decoded_Frame__i13  (to LPC_CLK33M_GMUX_c +)

   Delay:               0.277ns  (64.6% logic, 35.4% route), 2 logic levels.

 Constraint Details:

      0.277ns physical path delay SLICE_58 to SLICE_58 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.276ns

 Physical Path Details:

      Data path SLICE_58 to SLICE_58:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R11C11B.CLK to     R11C11B.Q1 SLICE_58 (from LPC_CLK33M_GMUX_c)
ROUTE         1     0.097     R11C11B.Q1 to     R11C11B.D1 Decoded_Frame_13
CTOF_DEL    ---     0.059     R11C11B.D1 to     R11C11B.F1 SLICE_58
ROUTE         4     0.001     R11C11B.F1 to    R11C11B.DI1 Decoded_Frame_13_N_176_13 (to LPC_CLK33M_GMUX_c)
                  --------
                    0.277   (64.6% logic, 35.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path LPC_CLK33M_GMUX to SLICE_58:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        67     0.896      N12.PADDI to    R11C11B.CLK LPC_CLK33M_GMUX_c
                  --------
                    0.896   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path LPC_CLK33M_GMUX to SLICE_58:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        67     0.896      N12.PADDI to    R11C11B.CLK LPC_CLK33M_GMUX_c
                  --------
                    0.896   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
Preference: FREQUENCY NET "Key_Clock" 306.748000 MHz ;
            81 items scored, 3 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 0.229ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Last_Key_Press__i0  (from LPC_CLK33M_GMUX_c +)
   Destination:    FF         Data in        Brightness_Level_i0  (to Key_Clock +)

   Delay:               0.348ns  (51.4% logic, 48.6% route), 2 logic levels.

 Constraint Details:

      0.348ns physical path delay SLICE_76 to SLICE_48 exceeds
      (delay constraint based on source clock period of 5.143ns and destination clock period of 3.260ns)
      0.001ns DIN_HLD and
      0.000ns delay constraint less
     -0.576ns skew requirement (totaling 0.577ns) by 0.229ns

 Physical Path Details:

      Data path SLICE_76 to SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R12C17C.CLK to     R12C17C.Q0 SLICE_76 (from LPC_CLK33M_GMUX_c)
ROUTE         8     0.169     R12C17C.Q0 to     R12C19A.C0 Last_Key_Press_0
CTOF_DEL    ---     0.059     R12C19A.C0 to     R12C19A.F0 SLICE_48
ROUTE         1     0.000     R12C19A.F0 to    R12C19A.DI0 Brightness_Level_4_N_78_0 (to Key_Clock)
                  --------
                    0.348   (51.4% logic, 48.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path LPC_CLK33M_GMUX to SLICE_76:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        67     0.896      N12.PADDI to    R12C17C.CLK LPC_CLK33M_GMUX_c
                  --------
                    1.453   (38.3% logic, 61.7% route), 1 logic levels.

      Destination Clock Path LPC_CLK33M_GMUX to SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        67     0.896      N12.PADDI to     R8C21A.CLK LPC_CLK33M_GMUX_c
REG_DEL     ---     0.122     R8C21A.CLK to      R8C21A.Q0 SLICE_75
ROUTE         7     0.454      R8C21A.Q0 to    R12C19A.CLK Key_Clock
                  --------
                    2.029   (33.5% logic, 66.5% route), 2 logic levels.


Error: The following path exceeds requirements by 0.042ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Last_Key_Press__i0  (from LPC_CLK33M_GMUX_c +)
   Destination:    FF         Data in        Brightness_Level_i3  (to Key_Clock +)

   Delay:               0.464ns  (38.6% logic, 61.4% route), 2 logic levels.

 Constraint Details:

      0.464ns physical path delay SLICE_76 to SLICE_49 exceeds
      (delay constraint based on source clock period of 5.143ns and destination clock period of 3.260ns)
      0.001ns DIN_HLD and
      0.000ns delay constraint less
     -0.505ns skew requirement (totaling 0.506ns) by 0.042ns

 Physical Path Details:

      Data path SLICE_76 to SLICE_49:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R12C17C.CLK to     R12C17C.Q0 SLICE_76 (from LPC_CLK33M_GMUX_c)
ROUTE         8     0.285     R12C17C.Q0 to     R12C21A.A1 Last_Key_Press_0
CTOF_DEL    ---     0.059     R12C21A.A1 to     R12C21A.F1 SLICE_49
ROUTE         1     0.000     R12C21A.F1 to    R12C21A.DI1 Brightness_Level_4_N_78_3 (to Key_Clock)
                  --------
                    0.464   (38.6% logic, 61.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path LPC_CLK33M_GMUX to SLICE_76:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        67     0.896      N12.PADDI to    R12C17C.CLK LPC_CLK33M_GMUX_c
                  --------
                    1.453   (38.3% logic, 61.7% route), 1 logic levels.

      Destination Clock Path LPC_CLK33M_GMUX to SLICE_49:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        67     0.896      N12.PADDI to     R8C21A.CLK LPC_CLK33M_GMUX_c
REG_DEL     ---     0.122     R8C21A.CLK to      R8C21A.Q0 SLICE_75
ROUTE         7     0.383      R8C21A.Q0 to    R12C21A.CLK Key_Clock
                  --------
                    1.958   (34.7% logic, 65.3% route), 2 logic levels.


Error: The following path exceeds requirements by 0.006ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Last_Key_Press__i0  (from LPC_CLK33M_GMUX_c +)
   Destination:    FF         Data in        Brightness_Level_i4  (to Key_Clock +)

   Delay:               0.480ns  (49.0% logic, 51.0% route), 2 logic levels.

 Constraint Details:

      0.480ns physical path delay SLICE_76 to SLICE_50 exceeds
      (delay constraint based on source clock period of 5.143ns and destination clock period of 3.260ns)
      0.001ns DIN_HLD and
      0.000ns delay constraint less
     -0.485ns skew requirement (totaling 0.486ns) by 0.006ns

 Physical Path Details:

      Data path SLICE_76 to SLICE_50:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R12C17C.CLK to     R12C17C.Q0 SLICE_76 (from LPC_CLK33M_GMUX_c)
ROUTE         8     0.245     R12C17C.Q0 to     R10C19B.C0 Last_Key_Press_0
CTOOFX_DEL  ---     0.115     R10C19B.C0 to   R10C19B.OFX0 SLICE_50
ROUTE         1     0.000   R10C19B.OFX0 to    R10C19B.DI0 Brightness_Level_4_N_78_4 (to Key_Clock)
                  --------
                    0.480   (49.0% logic, 51.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path LPC_CLK33M_GMUX to SLICE_76:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        67     0.896      N12.PADDI to    R12C17C.CLK LPC_CLK33M_GMUX_c
                  --------
                    1.453   (38.3% logic, 61.7% route), 1 logic levels.

      Destination Clock Path LPC_CLK33M_GMUX to SLICE_50:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        67     0.896      N12.PADDI to     R8C21A.CLK LPC_CLK33M_GMUX_c
REG_DEL     ---     0.122     R8C21A.CLK to      R8C21A.Q0 SLICE_75
ROUTE         7     0.363      R8C21A.Q0 to    R10C19B.CLK Key_Clock
                  --------
                    1.938   (35.0% logic, 65.0% route), 2 logic levels.


Passed: The following path meets requirements by 0.187ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Last_Key_Press__i0  (from LPC_CLK33M_GMUX_c +)
   Destination:    FF         Data in        Brightness_Level_i4  (to Key_Clock +)

   Delay:               0.673ns  (34.9% logic, 65.1% route), 2 logic levels.

 Constraint Details:

      0.673ns physical path delay SLICE_76 to SLICE_50 meets
      (delay constraint based on source clock period of 5.143ns and destination clock period of 3.260ns)
      0.001ns DIN_HLD and
      0.000ns delay constraint less
     -0.485ns skew requirement (totaling 0.486ns) by 0.187ns

 Physical Path Details:

      Data path SLICE_76 to SLICE_50:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R12C17C.CLK to     R12C17C.Q0 SLICE_76 (from LPC_CLK33M_GMUX_c)
ROUTE         8     0.438     R12C17C.Q0 to     R10C19B.A1 Last_Key_Press_0
CTOOFX_DEL  ---     0.115     R10C19B.A1 to   R10C19B.OFX0 SLICE_50
ROUTE         1     0.000   R10C19B.OFX0 to    R10C19B.DI0 Brightness_Level_4_N_78_4 (to Key_Clock)
                  --------
                    0.673   (34.9% logic, 65.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path LPC_CLK33M_GMUX to SLICE_76:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        67     0.896      N12.PADDI to    R12C17C.CLK LPC_CLK33M_GMUX_c
                  --------
                    1.453   (38.3% logic, 61.7% route), 1 logic levels.

      Destination Clock Path LPC_CLK33M_GMUX to SLICE_50:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        67     0.896      N12.PADDI to     R8C21A.CLK LPC_CLK33M_GMUX_c
REG_DEL     ---     0.122     R8C21A.CLK to      R8C21A.Q0 SLICE_75
ROUTE         7     0.363      R8C21A.Q0 to    R10C19B.CLK Key_Clock
                  --------
                    1.938   (35.0% logic, 65.0% route), 2 logic levels.


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Brightness_Level_i0  (from Key_Clock +)
   Destination:    FF         Data in        Brightness_Level_i0  (to Key_Clock +)

   Delay:               0.236ns  (75.8% logic, 24.2% route), 2 logic levels.

 Constraint Details:

      0.236ns physical path delay SLICE_48 to SLICE_48 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.235ns

 Physical Path Details:

      Data path SLICE_48 to SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R12C19A.CLK to     R12C19A.Q0 SLICE_48 (from Key_Clock)
ROUTE        19     0.057     R12C19A.Q0 to     R12C19A.D0 Brightness_Level_0
CTOF_DEL    ---     0.059     R12C19A.D0 to     R12C19A.F0 SLICE_48
ROUTE         1     0.000     R12C19A.F0 to    R12C19A.DI0 Brightness_Level_4_N_78_0 (to Key_Clock)
                  --------
                    0.236   (75.8% logic, 24.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_75 to SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     0.454      R8C21A.Q0 to    R12C19A.CLK Key_Clock
                  --------
                    0.454   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_75 to SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     0.454      R8C21A.Q0 to    R12C19A.CLK Key_Clock
                  --------
                    0.454   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.239ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Last_Key_Press__i0  (from LPC_CLK33M_GMUX_c +)
   Destination:    FF         Data in        Brightness_Level_i2  (to Key_Clock +)

   Delay:               0.745ns  (31.9% logic, 68.1% route), 3 logic levels.

 Constraint Details:

      0.745ns physical path delay SLICE_76 to SLICE_49 meets
      (delay constraint based on source clock period of 5.143ns and destination clock period of 3.260ns)
      0.001ns DIN_HLD and
      0.000ns delay constraint less
     -0.505ns skew requirement (totaling 0.506ns) by 0.239ns

 Physical Path Details:

      Data path SLICE_76 to SLICE_49:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R12C17C.CLK to     R12C17C.Q0 SLICE_76 (from LPC_CLK33M_GMUX_c)
ROUTE         8     0.140     R12C17C.Q0 to     R12C17D.C1 Last_Key_Press_0
CTOF_DEL    ---     0.059     R12C17D.C1 to     R12C17D.F1 SLICE_142
ROUTE         1     0.367     R12C17D.F1 to     R12C21A.B0 n5366
CTOF_DEL    ---     0.059     R12C21A.B0 to     R12C21A.F0 SLICE_49
ROUTE         1     0.000     R12C21A.F0 to    R12C21A.DI0 Brightness_Level_4_N_78_2 (to Key_Clock)
                  --------
                    0.745   (31.9% logic, 68.1% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path LPC_CLK33M_GMUX to SLICE_76:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        67     0.896      N12.PADDI to    R12C17C.CLK LPC_CLK33M_GMUX_c
                  --------
                    1.453   (38.3% logic, 61.7% route), 1 logic levels.

      Destination Clock Path LPC_CLK33M_GMUX to SLICE_49:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        67     0.896      N12.PADDI to     R8C21A.CLK LPC_CLK33M_GMUX_c
REG_DEL     ---     0.122     R8C21A.CLK to      R8C21A.Q0 SLICE_75
ROUTE         7     0.383      R8C21A.Q0 to    R12C21A.CLK Key_Clock
                  --------
                    1.958   (34.7% logic, 65.3% route), 2 logic levels.


Passed: The following path meets requirements by 0.291ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Brightness_Level_i4  (from Key_Clock +)
   Destination:    FF         Data in        Brightness_Level_i4  (to Key_Clock +)

   Delay:               0.292ns  (80.5% logic, 19.5% route), 2 logic levels.

 Constraint Details:

      0.292ns physical path delay SLICE_50 to SLICE_50 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.291ns

 Physical Path Details:

      Data path SLICE_50 to SLICE_50:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R10C19B.CLK to     R10C19B.Q0 SLICE_50 (from Key_Clock)
ROUTE        21     0.057     R10C19B.Q0 to     R10C19B.D0 Brightness_Level_4
CTOOFX_DEL  ---     0.115     R10C19B.D0 to   R10C19B.OFX0 SLICE_50
ROUTE         1     0.000   R10C19B.OFX0 to    R10C19B.DI0 Brightness_Level_4_N_78_4 (to Key_Clock)
                  --------
                    0.292   (80.5% logic, 19.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_75 to SLICE_50:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     0.363      R8C21A.Q0 to    R10C19B.CLK Key_Clock
                  --------
                    0.363   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_75 to SLICE_50:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     0.363      R8C21A.Q0 to    R10C19B.CLK Key_Clock
                  --------
                    0.363   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.329ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Brightness_Level_i3  (from Key_Clock +)
   Destination:    FF         Data in        Brightness_Level_i3  (to Key_Clock +)

   Delay:               0.330ns  (54.2% logic, 45.8% route), 2 logic levels.

 Constraint Details:

      0.330ns physical path delay SLICE_49 to SLICE_49 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.329ns

 Physical Path Details:

      Data path SLICE_49 to SLICE_49:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R12C21A.CLK to     R12C21A.Q1 SLICE_49 (from Key_Clock)
ROUTE        42     0.151     R12C21A.Q1 to     R12C21A.B1 Brightness_Level_3
CTOF_DEL    ---     0.059     R12C21A.B1 to     R12C21A.F1 SLICE_49
ROUTE         1     0.000     R12C21A.F1 to    R12C21A.DI1 Brightness_Level_4_N_78_3 (to Key_Clock)
                  --------
                    0.330   (54.2% logic, 45.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_75 to SLICE_49:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     0.383      R8C21A.Q0 to    R12C21A.CLK Key_Clock
                  --------
                    0.383   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_75 to SLICE_49:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     0.383      R8C21A.Q0 to    R12C21A.CLK Key_Clock
                  --------
                    0.383   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.332ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Last_Key_Press__i0  (from LPC_CLK33M_GMUX_c +)
   Destination:    FF         Data in        Brightness_Level_i1  (to Key_Clock +)

   Delay:               0.909ns  (26.2% logic, 73.8% route), 3 logic levels.

 Constraint Details:

      0.909ns physical path delay SLICE_76 to SLICE_48 meets
      (delay constraint based on source clock period of 5.143ns and destination clock period of 3.260ns)
      0.001ns DIN_HLD and
      0.000ns delay constraint less
     -0.576ns skew requirement (totaling 0.577ns) by 0.332ns

 Physical Path Details:

      Data path SLICE_76 to SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R12C17C.CLK to     R12C17C.Q0 SLICE_76 (from LPC_CLK33M_GMUX_c)
ROUTE         8     0.458     R12C17C.Q0 to     R14C19C.A0 Last_Key_Press_0
CTOF_DEL    ---     0.059     R14C19C.A0 to     R14C19C.F0 SLICE_146
ROUTE         4     0.213     R14C19C.F0 to     R12C19A.D1 n5539
CTOF_DEL    ---     0.059     R12C19A.D1 to     R12C19A.F1 SLICE_48
ROUTE         1     0.000     R12C19A.F1 to    R12C19A.DI1 Brightness_Level_4_N_78_1 (to Key_Clock)
                  --------
                    0.909   (26.2% logic, 73.8% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path LPC_CLK33M_GMUX to SLICE_76:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        67     0.896      N12.PADDI to    R12C17C.CLK LPC_CLK33M_GMUX_c
                  --------
                    1.453   (38.3% logic, 61.7% route), 1 logic levels.

      Destination Clock Path LPC_CLK33M_GMUX to SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        67     0.896      N12.PADDI to     R8C21A.CLK LPC_CLK33M_GMUX_c
REG_DEL     ---     0.122     R8C21A.CLK to      R8C21A.Q0 SLICE_75
ROUTE         7     0.454      R8C21A.Q0 to    R12C19A.CLK Key_Clock
                  --------
                    2.029   (33.5% logic, 66.5% route), 2 logic levels.


Passed: The following path meets requirements by 0.363ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Last_Key_Press__i1  (from LPC_CLK33M_GMUX_c +)
   Destination:    FF         Data in        Brightness_Level_i1  (to Key_Clock +)

   Delay:               0.940ns  (25.3% logic, 74.7% route), 3 logic levels.

 Constraint Details:

      0.940ns physical path delay SLICE_77 to SLICE_48 meets
      (delay constraint based on source clock period of 5.143ns and destination clock period of 3.260ns)
      0.001ns DIN_HLD and
      0.000ns delay constraint less
     -0.576ns skew requirement (totaling 0.577ns) by 0.363ns

 Physical Path Details:

      Data path SLICE_77 to SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R11C12A.CLK to     R11C12A.Q0 SLICE_77 (from LPC_CLK33M_GMUX_c)
ROUTE         2     0.408     R11C12A.Q0 to     R14C19B.B0 Last_Key_Press_1
CTOF_DEL    ---     0.059     R14C19B.B0 to     R14C19B.F0 SLICE_90
ROUTE         5     0.294     R14C19B.F0 to     R12C19A.A1 n572
CTOF_DEL    ---     0.059     R12C19A.A1 to     R12C19A.F1 SLICE_48
ROUTE         1     0.000     R12C19A.F1 to    R12C19A.DI1 Brightness_Level_4_N_78_1 (to Key_Clock)
                  --------
                    0.940   (25.3% logic, 74.7% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path LPC_CLK33M_GMUX to SLICE_77:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        67     0.896      N12.PADDI to    R11C12A.CLK LPC_CLK33M_GMUX_c
                  --------
                    1.453   (38.3% logic, 61.7% route), 1 logic levels.

      Destination Clock Path LPC_CLK33M_GMUX to SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        67     0.896      N12.PADDI to     R8C21A.CLK LPC_CLK33M_GMUX_c
REG_DEL     ---     0.122     R8C21A.CLK to      R8C21A.Q0 SLICE_75
ROUTE         7     0.454      R8C21A.Q0 to    R12C19A.CLK Key_Clock
                  --------
                    2.029   (33.5% logic, 66.5% route), 2 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "LPC_CLK33M_GMUX_c"       |             |             |
194.439000 MHz ;                        |     0.000 ns|     0.235 ns|   2  
                                        |             |             |
FREQUENCY NET "Key_Clock" 306.748000    |             |             |
MHz ;                                   |     0.000 ns|    -0.229 ns|   2 *
                                        |             |             |
----------------------------------------------------------------------------


1 preference(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
Last_Key_Press_0                        |       8|       3|    100.00%
                                        |        |        |
Brightness_Level_4_N_78_4               |       1|       1|     33.33%
                                        |        |        |
Brightness_Level_4_N_78_3               |       1|       1|     33.33%
                                        |        |        |
Brightness_Level_4_N_78_0               |       1|       1|     33.33%
                                        |        |        |
----------------------------------------------------------------------------


Clock Domains Analysis
------------------------

Found 2 clocks:

Clock Domain: LPC_CLK33M_GMUX_c   Source: LPC_CLK33M_GMUX.PAD   Loads: 67
   Covered under: FREQUENCY NET "LPC_CLK33M_GMUX_c" 194.439000 MHz ;

   Data transfers from:
   Clock Domain: Key_Clock   Source: SLICE_75.Q0
      Covered under: FREQUENCY NET "LPC_CLK33M_GMUX_c" 194.439000 MHz ;   Transfers: 5

Clock Domain: Key_Clock   Source: SLICE_75.Q0   Loads: 7
   Covered under: FREQUENCY NET "Key_Clock" 306.748000 MHz ;

   Data transfers from:
   Clock Domain: LPC_CLK33M_GMUX_c   Source: LPC_CLK33M_GMUX.PAD
      Covered under: FREQUENCY NET "Key_Clock" 306.748000 MHz ;   Transfers: 2


Timing summary (Hold):
---------------

Timing errors: 3  Score: 277
Cumulative negative slack: 277

Constraints cover 9784 paths, 65 nets, and 1106 connections (93.49% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 4162 (setup), 3 (hold)
Score: 213796274 (setup), 277 (hold)
Cumulative negative slack: 213796551 (213796274+277)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

