#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000024d16d74940 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000024d16d74f30 .scope module, "testbanch_detector" "testbanch_detector" 3 2;
 .timescale 0 0;
v0000024d16d839e0_0 .var "clk", 0 0;
v0000024d16d83a80_0 .var "in", 0 0;
v0000024d16d83b20_0 .var "rst", 0 0;
v0000024d16d83bc0_0 .net "s", 0 0, L_0000024d16d83c60;  1 drivers
S_0000024d16d86fa0 .scope module, "detc1" "detector_de_sequencia" 3 7, 4 4 0, S_0000024d16d74f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "s";
P_0000024d16d750c0 .param/l "S0" 0 4 11, C4<000>;
P_0000024d16d750f8 .param/l "S1" 0 4 12, C4<001>;
P_0000024d16d75130 .param/l "S2" 0 4 13, C4<010>;
P_0000024d16d75168 .param/l "S3" 0 4 14, C4<011>;
P_0000024d16d751a0 .param/l "S4" 0 4 15, C4<100>;
L_0000024d16ddf828 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0000024d16d74ad0_0 .net/2u *"_ivl_0", 2 0, L_0000024d16ddf828;  1 drivers
v0000024d16d52950_0 .net "clk", 0 0, v0000024d16d839e0_0;  1 drivers
v0000024d16d3bc20_0 .var "current_state", 2 0;
v0000024d16d87130_0 .net "in", 0 0, v0000024d16d83a80_0;  1 drivers
v0000024d16d871d0_0 .var "next_state", 2 0;
v0000024d16d87270_0 .net "rst", 0 0, v0000024d16d83b20_0;  1 drivers
v0000024d16d87310_0 .net "s", 0 0, L_0000024d16d83c60;  alias, 1 drivers
E_0000024d16d38e10 .event posedge, v0000024d16d52950_0;
E_0000024d16d38950 .event anyedge, v0000024d16d87130_0, v0000024d16d3bc20_0;
L_0000024d16d83c60 .cmp/eq 3, L_0000024d16ddf828, v0000024d16d3bc20_0;
    .scope S_0000024d16d86fa0;
T_0 ;
    %wait E_0000024d16d38950;
    %load/vec4 v0000024d16d3bc20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000024d16d871d0_0, 0, 3;
    %jmp T_0.6;
T_0.0 ;
    %load/vec4 v0000024d16d87130_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.7, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_0.8, 8;
T_0.7 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_0.8, 8;
 ; End of false expr.
    %blend;
T_0.8;
    %store/vec4 v0000024d16d871d0_0, 0, 3;
    %jmp T_0.6;
T_0.1 ;
    %load/vec4 v0000024d16d87130_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.9, 8;
    %pushi/vec4 2, 0, 3;
    %jmp/1 T_0.10, 8;
T_0.9 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_0.10, 8;
 ; End of false expr.
    %blend;
T_0.10;
    %store/vec4 v0000024d16d871d0_0, 0, 3;
    %jmp T_0.6;
T_0.2 ;
    %load/vec4 v0000024d16d87130_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.11, 8;
    %pushi/vec4 3, 0, 3;
    %jmp/1 T_0.12, 8;
T_0.11 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_0.12, 8;
 ; End of false expr.
    %blend;
T_0.12;
    %store/vec4 v0000024d16d871d0_0, 0, 3;
    %jmp T_0.6;
T_0.3 ;
    %load/vec4 v0000024d16d87130_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.13, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_0.14, 8;
T_0.13 ; End of true expr.
    %pushi/vec4 4, 0, 3;
    %jmp/0 T_0.14, 8;
 ; End of false expr.
    %blend;
T_0.14;
    %store/vec4 v0000024d16d871d0_0, 0, 3;
    %jmp T_0.6;
T_0.4 ;
    %load/vec4 v0000024d16d87130_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.15, 8;
    %pushi/vec4 2, 0, 3;
    %jmp/1 T_0.16, 8;
T_0.15 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_0.16, 8;
 ; End of false expr.
    %blend;
T_0.16;
    %store/vec4 v0000024d16d871d0_0, 0, 3;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000024d16d86fa0;
T_1 ;
    %wait E_0000024d16d38e10;
    %load/vec4 v0000024d16d87270_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.0, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_1.1, 8;
T_1.0 ; End of true expr.
    %load/vec4 v0000024d16d871d0_0;
    %jmp/0 T_1.1, 8;
 ; End of false expr.
    %blend;
T_1.1;
    %assign/vec4 v0000024d16d3bc20_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0000024d16d74f30;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024d16d839e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024d16d83a80_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024d16d83b20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024d16d83b20_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0000024d16d74f30;
T_3 ;
    %vpi_call/w 3 23 "$display", "\012\012Inicio do test de bancada" {0 0 0};
    %vpi_call/w 3 24 "$display", "\012in , s" {0 0 0};
    %vpi_call/w 3 25 "$monitor", "%b , %b", v0000024d16d83a80_0, v0000024d16d83bc0_0 {0 0 0};
    %vpi_call/w 3 26 "$dumpfile", "grafico_do_detector.vcd" {0 0 0};
    %vpi_call/w 3 27 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000024d16d86fa0 {0 0 0};
    %delay 52, 0;
    %vpi_call/w 3 28 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0000024d16d74f30;
T_4 ;
    %delay 1, 0;
    %load/vec4 v0000024d16d839e0_0;
    %inv;
    %store/vec4 v0000024d16d839e0_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0000024d16d74f30;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024d16d83a80_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024d16d83a80_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024d16d83a80_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024d16d83a80_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024d16d83a80_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024d16d83a80_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024d16d83a80_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024d16d83a80_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024d16d83a80_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024d16d83a80_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024d16d83a80_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024d16d83a80_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024d16d83a80_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024d16d83a80_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024d16d83a80_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024d16d83a80_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024d16d83a80_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024d16d83a80_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024d16d83a80_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024d16d83a80_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024d16d83a80_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024d16d83a80_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024d16d83a80_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024d16d83a80_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024d16d83a80_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024d16d83a80_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024d16d83a80_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024d16d83a80_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024d16d83a80_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024d16d83a80_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024d16d83a80_0, 0, 1;
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "testbench_detector.sv";
    "././detector_de_sequencia.v";
