//
// Copyright (c) 2019 NVIDIA Corporation.
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
// modification, are permitted provided that the following conditions
// are met:
//  * Redistributions of source code must retain the above copyright
//    notice, this list of conditions and the following disclaimer.
//  * Redistributions in binary form must reproduce the above copyright
//    notice, this list of conditions and the following disclaimer in the
//    documentation and/or other materials provided with the distribution.
//  * Neither the name of NVIDIA CORPORATION nor the names of its
//    contributors may be used to endorse or promote products derived
//    from this software without specific prior written permission.
//
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS ``AS IS'' AND ANY
// EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
// PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE COPYRIGHT OWNER OR
// CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
// EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
// PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
// PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
// OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
//

// SDRAM MSSAON SECURE register generated by tool warmboot_secure_code_gen
#define EMC_PMACRO_BRICK_MAPPING_0_0_CH14_31_0_RANGE                        31:0
#define EMC_PMACRO_BRICK_MAPPING_0_0_31_0_RANGE                             31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_0_0_EMC_PMACRO_BRICK_MAPPING_0_0_CH14_31_0_RANGE\
                                                                            31: 0

#define EMC_PMACRO_BRICK_MAPPING_0_0_CH12_31_0_RANGE                        31:0
#define EMC_PMACRO_BRICK_MAPPING_0_0_31_0_RANGE                             31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_1_0_EMC_PMACRO_BRICK_MAPPING_0_0_CH12_31_0_RANGE\
                                                                            31: 0

#define EMC_PMACRO_BRICK_MAPPING_0_0_CH10_31_0_RANGE                        31:0
#define EMC_PMACRO_BRICK_MAPPING_0_0_31_0_RANGE                             31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_2_0_EMC_PMACRO_BRICK_MAPPING_0_0_CH10_31_0_RANGE\
                                                                            31: 0

#define EMC_PMACRO_BRICK_MAPPING_0_0_CH8_31_0_RANGE                         31:0
#define EMC_PMACRO_BRICK_MAPPING_0_0_31_0_RANGE                             31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_3_0_EMC_PMACRO_BRICK_MAPPING_0_0_CH8_31_0_RANGE\
                                                                            31: 0

#define EMC_PMACRO_BRICK_MAPPING_0_0_CH2_31_0_RANGE                         31:0
#define EMC_PMACRO_BRICK_MAPPING_0_0_31_0_RANGE                             31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_4_0_EMC_PMACRO_BRICK_MAPPING_0_0_CH2_31_0_RANGE\
                                                                            31: 0

#define EMC_PMACRO_BRICK_MAPPING_0_0_CH0_31_0_RANGE                         31:0
#define EMC_PMACRO_BRICK_MAPPING_0_0_31_0_RANGE                             31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_5_0_EMC_PMACRO_BRICK_MAPPING_0_0_CH0_31_0_RANGE\
                                                                            31: 0

#define EMC_PMACRO_BRICK_MAPPING_0_0_CH6_31_0_RANGE                         31:0
#define EMC_PMACRO_BRICK_MAPPING_0_0_31_0_RANGE                             31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_6_0_EMC_PMACRO_BRICK_MAPPING_0_0_CH6_31_0_RANGE\
                                                                            31: 0

#define EMC_PMACRO_BRICK_MAPPING_0_0_CH4_31_0_RANGE                         31:0
#define EMC_PMACRO_BRICK_MAPPING_0_0_31_0_RANGE                             31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_7_0_EMC_PMACRO_BRICK_MAPPING_0_0_CH4_31_0_RANGE\
                                                                            31: 0

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_8_0_MC_VIDEO_PROTECT_GPU_OVERRIDE_0_0_VIDEO_PROTECT_GPU_OVERRIDE_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT1_CLIENT_ACCESS6_0_31_0_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_9_0_MC_SECURITY_CARVEOUT1_CLIENT_ACCESS6_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT2_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE    31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_10_0_MC_SECURITY_CARVEOUT2_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT4_CFG0_0_31_0_RANGE                             31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_11_0_MC_SECURITY_CARVEOUT4_CFG0_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT5_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE    31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_12_0_MC_SECURITY_CARVEOUT5_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT5_CLIENT_ACCESS7_0_31_0_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_13_0_MC_SECURITY_CARVEOUT5_CLIENT_ACCESS7_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT2_CFG0_0_31_0_RANGE                             31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_14_0_MC_SECURITY_CARVEOUT2_CFG0_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT1_CFG0_0_31_0_RANGE                             31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_15_0_MC_SECURITY_CARVEOUT1_CFG0_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT1_CLIENT_ACCESS7_0_31_0_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_16_0_MC_SECURITY_CARVEOUT1_CLIENT_ACCESS7_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT4_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE    31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_17_0_MC_SECURITY_CARVEOUT4_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT3_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE    31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_18_0_MC_SECURITY_CARVEOUT3_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT3_CLIENT_ACCESS6_0_31_0_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_19_0_MC_SECURITY_CARVEOUT3_CLIENT_ACCESS6_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT2_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE    31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_20_0_MC_SECURITY_CARVEOUT2_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT1_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE    31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_21_0_MC_SECURITY_CARVEOUT1_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT3_CFG0_0_31_0_RANGE                             31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_22_0_MC_SECURITY_CARVEOUT3_CFG0_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT3_CLIENT_ACCESS7_0_31_0_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_23_0_MC_SECURITY_CARVEOUT3_CLIENT_ACCESS7_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT5_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE    31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_24_0_MC_SECURITY_CARVEOUT5_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT4_CLIENT_ACCESS7_0_31_0_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_25_0_MC_SECURITY_CARVEOUT4_CLIENT_ACCESS7_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT4_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE    31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_26_0_MC_SECURITY_CARVEOUT4_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT4_CLIENT_ACCESS6_0_31_0_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_27_0_MC_SECURITY_CARVEOUT4_CLIENT_ACCESS6_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT2_CLIENT_ACCESS7_0_31_0_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_28_0_MC_SECURITY_CARVEOUT2_CLIENT_ACCESS7_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT3_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE    31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_29_0_MC_SECURITY_CARVEOUT3_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT5_CLIENT_ACCESS6_0_31_0_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_30_0_MC_SECURITY_CARVEOUT5_CLIENT_ACCESS6_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT5_CFG0_0_31_0_RANGE                             31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_31_0_MC_SECURITY_CARVEOUT5_CFG0_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT1_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE    31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_32_0_MC_SECURITY_CARVEOUT1_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT2_CLIENT_ACCESS6_0_31_0_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_33_0_MC_SECURITY_CARVEOUT2_CLIENT_ACCESS6_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT12_CFG0_0_31_0_RANGE                            31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_34_0_MC_SECURITY_CARVEOUT12_CFG0_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT27_CLIENT_ACCESS7_0_31_0_RANGE                  31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_35_0_MC_SECURITY_CARVEOUT27_CLIENT_ACCESS7_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT20_CLIENT_ACCESS6_0_31_0_RANGE                  31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_36_0_MC_SECURITY_CARVEOUT20_CLIENT_ACCESS6_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT7_CLIENT_ACCESS6_0_31_0_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_37_0_MC_SECURITY_CARVEOUT7_CLIENT_ACCESS6_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT29_CLIENT_ACCESS6_0_31_0_RANGE                  31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_38_0_MC_SECURITY_CARVEOUT29_CLIENT_ACCESS6_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT10_CLIENT_ACCESS7_0_31_0_RANGE                  31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_39_0_MC_SECURITY_CARVEOUT10_CLIENT_ACCESS7_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT15_CFG0_0_31_0_RANGE                            31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_40_0_MC_SECURITY_CARVEOUT15_CFG0_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT27_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_41_0_MC_SECURITY_CARVEOUT27_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT16_CFG0_0_31_0_RANGE                            31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_42_0_MC_SECURITY_CARVEOUT16_CFG0_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT28_CLIENT_ACCESS6_0_31_0_RANGE                  31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_43_0_MC_SECURITY_CARVEOUT28_CLIENT_ACCESS6_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT9_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE    31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_44_0_MC_SECURITY_CARVEOUT9_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT10_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_45_0_MC_SECURITY_CARVEOUT10_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT10_CLIENT_ACCESS6_0_31_0_RANGE                  31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_46_0_MC_SECURITY_CARVEOUT10_CLIENT_ACCESS6_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT24_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_47_0_MC_SECURITY_CARVEOUT24_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT17_CFG0_0_31_0_RANGE                            31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_48_0_MC_SECURITY_CARVEOUT17_CFG0_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT27_CFG0_0_31_0_RANGE                            31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_49_0_MC_SECURITY_CARVEOUT27_CFG0_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT25_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_50_0_MC_SECURITY_CARVEOUT25_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT31_CLIENT_ACCESS6_0_31_0_RANGE                  31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_51_0_MC_SECURITY_CARVEOUT31_CLIENT_ACCESS6_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT30_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_52_0_MC_SECURITY_CARVEOUT30_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT17_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_53_0_MC_SECURITY_CARVEOUT17_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT13_CLIENT_ACCESS7_0_31_0_RANGE                  31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_54_0_MC_SECURITY_CARVEOUT13_CLIENT_ACCESS7_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT29_CFG0_0_31_0_RANGE                            31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_55_0_MC_SECURITY_CARVEOUT29_CFG0_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT6_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE    31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_56_0_MC_SECURITY_CARVEOUT6_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT11_CFG0_0_31_0_RANGE                            31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_57_0_MC_SECURITY_CARVEOUT11_CFG0_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT8_CFG0_0_31_0_RANGE                             31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_58_0_MC_SECURITY_CARVEOUT8_CFG0_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT25_CLIENT_ACCESS6_0_31_0_RANGE                  31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_59_0_MC_SECURITY_CARVEOUT25_CLIENT_ACCESS6_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT28_CLIENT_ACCESS7_0_31_0_RANGE                  31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_60_0_MC_SECURITY_CARVEOUT28_CLIENT_ACCESS7_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT23_CLIENT_ACCESS7_0_31_0_RANGE                  31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_61_0_MC_SECURITY_CARVEOUT23_CLIENT_ACCESS7_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT31_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_62_0_MC_SECURITY_CARVEOUT31_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT6_CLIENT_ACCESS6_0_31_0_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_63_0_MC_SECURITY_CARVEOUT6_CLIENT_ACCESS6_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT10_CFG0_0_31_0_RANGE                            31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_64_0_MC_SECURITY_CARVEOUT10_CFG0_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT25_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_65_0_MC_SECURITY_CARVEOUT25_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT19_CFG0_0_31_0_RANGE                            31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_66_0_MC_SECURITY_CARVEOUT19_CFG0_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT14_CLIENT_ACCESS6_0_31_0_RANGE                  31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_67_0_MC_SECURITY_CARVEOUT14_CLIENT_ACCESS6_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT12_CLIENT_ACCESS7_0_31_0_RANGE                  31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_68_0_MC_SECURITY_CARVEOUT12_CLIENT_ACCESS7_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT12_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_69_0_MC_SECURITY_CARVEOUT12_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT19_CLIENT_ACCESS6_0_31_0_RANGE                  31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_70_0_MC_SECURITY_CARVEOUT19_CLIENT_ACCESS6_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT22_CLIENT_ACCESS7_0_31_0_RANGE                  31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_71_0_MC_SECURITY_CARVEOUT22_CLIENT_ACCESS7_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT30_CFG0_0_31_0_RANGE                            31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_72_0_MC_SECURITY_CARVEOUT30_CFG0_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT7_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE    31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_73_0_MC_SECURITY_CARVEOUT7_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT14_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_74_0_MC_SECURITY_CARVEOUT14_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT31_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_75_0_MC_SECURITY_CARVEOUT31_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT17_CLIENT_ACCESS6_0_31_0_RANGE                  31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_76_0_MC_SECURITY_CARVEOUT17_CLIENT_ACCESS6_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT10_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_77_0_MC_SECURITY_CARVEOUT10_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT7_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE    31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_78_0_MC_SECURITY_CARVEOUT7_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT6_CLIENT_ACCESS7_0_31_0_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_79_0_MC_SECURITY_CARVEOUT6_CLIENT_ACCESS7_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT11_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_80_0_MC_SECURITY_CARVEOUT11_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT18_CFG0_0_31_0_RANGE                            31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_81_0_MC_SECURITY_CARVEOUT18_CFG0_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT19_CLIENT_ACCESS7_0_31_0_RANGE                  31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_82_0_MC_SECURITY_CARVEOUT19_CLIENT_ACCESS7_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT16_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_83_0_MC_SECURITY_CARVEOUT16_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT18_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_84_0_MC_SECURITY_CARVEOUT18_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT26_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_85_0_MC_SECURITY_CARVEOUT26_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT13_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_86_0_MC_SECURITY_CARVEOUT13_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT17_CLIENT_ACCESS7_0_31_0_RANGE                  31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_87_0_MC_SECURITY_CARVEOUT17_CLIENT_ACCESS7_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT8_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE    31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_88_0_MC_SECURITY_CARVEOUT8_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT22_CLIENT_ACCESS6_0_31_0_RANGE                  31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_89_0_MC_SECURITY_CARVEOUT22_CLIENT_ACCESS6_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT11_CLIENT_ACCESS7_0_31_0_RANGE                  31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_90_0_MC_SECURITY_CARVEOUT11_CLIENT_ACCESS7_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT9_CLIENT_ACCESS6_0_31_0_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_91_0_MC_SECURITY_CARVEOUT9_CLIENT_ACCESS6_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT30_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_92_0_MC_SECURITY_CARVEOUT30_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT7_CFG0_0_31_0_RANGE                             31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_93_0_MC_SECURITY_CARVEOUT7_CFG0_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT21_CLIENT_ACCESS6_0_31_0_RANGE                  31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_94_0_MC_SECURITY_CARVEOUT21_CLIENT_ACCESS6_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT9_CFG0_0_31_0_RANGE                             31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_95_0_MC_SECURITY_CARVEOUT9_CFG0_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT23_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_96_0_MC_SECURITY_CARVEOUT23_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT20_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_97_0_MC_SECURITY_CARVEOUT20_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT12_CLIENT_ACCESS6_0_31_0_RANGE                  31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_98_0_MC_SECURITY_CARVEOUT12_CLIENT_ACCESS6_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT12_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_99_0_MC_SECURITY_CARVEOUT12_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT9_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE    31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_100_0_MC_SECURITY_CARVEOUT9_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT30_CLIENT_ACCESS7_0_31_0_RANGE                  31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_101_0_MC_SECURITY_CARVEOUT30_CLIENT_ACCESS7_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT23_CFG0_0_31_0_RANGE                            31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_102_0_MC_SECURITY_CARVEOUT23_CFG0_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT26_CLIENT_ACCESS7_0_31_0_RANGE                  31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_103_0_MC_SECURITY_CARVEOUT26_CLIENT_ACCESS7_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT11_CLIENT_ACCESS6_0_31_0_RANGE                  31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_104_0_MC_SECURITY_CARVEOUT11_CLIENT_ACCESS6_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT20_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_105_0_MC_SECURITY_CARVEOUT20_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT19_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_106_0_MC_SECURITY_CARVEOUT19_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT18_CLIENT_ACCESS7_0_31_0_RANGE                  31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_107_0_MC_SECURITY_CARVEOUT18_CLIENT_ACCESS7_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT31_CFG0_0_31_0_RANGE                            31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_108_0_MC_SECURITY_CARVEOUT31_CFG0_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT16_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_109_0_MC_SECURITY_CARVEOUT16_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT25_CLIENT_ACCESS7_0_31_0_RANGE                  31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_110_0_MC_SECURITY_CARVEOUT25_CLIENT_ACCESS7_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT24_CFG0_0_31_0_RANGE                            31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_111_0_MC_SECURITY_CARVEOUT24_CFG0_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT28_CFG0_0_31_0_RANGE                            31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_112_0_MC_SECURITY_CARVEOUT28_CFG0_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT6_CFG0_0_31_0_RANGE                             31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_113_0_MC_SECURITY_CARVEOUT6_CFG0_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT14_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_114_0_MC_SECURITY_CARVEOUT14_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT28_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_115_0_MC_SECURITY_CARVEOUT28_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT29_CLIENT_ACCESS7_0_31_0_RANGE                  31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_116_0_MC_SECURITY_CARVEOUT29_CLIENT_ACCESS7_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT21_CLIENT_ACCESS7_0_31_0_RANGE                  31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_117_0_MC_SECURITY_CARVEOUT21_CLIENT_ACCESS7_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT9_CLIENT_ACCESS7_0_31_0_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_118_0_MC_SECURITY_CARVEOUT9_CLIENT_ACCESS7_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT29_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_119_0_MC_SECURITY_CARVEOUT29_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT26_CFG0_0_31_0_RANGE                            31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_120_0_MC_SECURITY_CARVEOUT26_CFG0_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT19_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_121_0_MC_SECURITY_CARVEOUT19_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT8_CLIENT_ACCESS6_0_31_0_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_122_0_MC_SECURITY_CARVEOUT8_CLIENT_ACCESS6_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT13_CLIENT_ACCESS6_0_31_0_RANGE                  31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_123_0_MC_SECURITY_CARVEOUT13_CLIENT_ACCESS6_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT8_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE    31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_124_0_MC_SECURITY_CARVEOUT8_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT26_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_125_0_MC_SECURITY_CARVEOUT26_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT21_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_126_0_MC_SECURITY_CARVEOUT21_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT24_CLIENT_ACCESS7_0_31_0_RANGE                  31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_127_0_MC_SECURITY_CARVEOUT24_CLIENT_ACCESS7_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT29_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_128_0_MC_SECURITY_CARVEOUT29_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT27_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_129_0_MC_SECURITY_CARVEOUT27_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT16_CLIENT_ACCESS7_0_31_0_RANGE                  31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_130_0_MC_SECURITY_CARVEOUT16_CLIENT_ACCESS7_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT18_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_131_0_MC_SECURITY_CARVEOUT18_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT28_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_132_0_MC_SECURITY_CARVEOUT28_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT15_CLIENT_ACCESS7_0_31_0_RANGE                  31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_133_0_MC_SECURITY_CARVEOUT15_CLIENT_ACCESS7_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT27_CLIENT_ACCESS6_0_31_0_RANGE                  31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_134_0_MC_SECURITY_CARVEOUT27_CLIENT_ACCESS6_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT21_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_135_0_MC_SECURITY_CARVEOUT21_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT11_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_136_0_MC_SECURITY_CARVEOUT11_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT15_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_137_0_MC_SECURITY_CARVEOUT15_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT24_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_138_0_MC_SECURITY_CARVEOUT24_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT24_CLIENT_ACCESS6_0_31_0_RANGE                  31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_139_0_MC_SECURITY_CARVEOUT24_CLIENT_ACCESS6_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT22_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_140_0_MC_SECURITY_CARVEOUT22_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT21_CFG0_0_31_0_RANGE                            31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_141_0_MC_SECURITY_CARVEOUT21_CFG0_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT13_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_142_0_MC_SECURITY_CARVEOUT13_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT23_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_143_0_MC_SECURITY_CARVEOUT23_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT20_CLIENT_ACCESS7_0_31_0_RANGE                  31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_144_0_MC_SECURITY_CARVEOUT20_CLIENT_ACCESS7_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT17_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_145_0_MC_SECURITY_CARVEOUT17_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT31_CLIENT_ACCESS7_0_31_0_RANGE                  31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_146_0_MC_SECURITY_CARVEOUT31_CLIENT_ACCESS7_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT23_CLIENT_ACCESS6_0_31_0_RANGE                  31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_147_0_MC_SECURITY_CARVEOUT23_CLIENT_ACCESS6_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT7_CLIENT_ACCESS7_0_31_0_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_148_0_MC_SECURITY_CARVEOUT7_CLIENT_ACCESS7_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT6_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE    31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_149_0_MC_SECURITY_CARVEOUT6_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT8_CLIENT_ACCESS7_0_31_0_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_150_0_MC_SECURITY_CARVEOUT8_CLIENT_ACCESS7_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT16_CLIENT_ACCESS6_0_31_0_RANGE                  31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_151_0_MC_SECURITY_CARVEOUT16_CLIENT_ACCESS6_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT20_CFG0_0_31_0_RANGE                            31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_152_0_MC_SECURITY_CARVEOUT20_CFG0_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT25_CFG0_0_31_0_RANGE                            31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_153_0_MC_SECURITY_CARVEOUT25_CFG0_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT14_CFG0_0_31_0_RANGE                            31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_154_0_MC_SECURITY_CARVEOUT14_CFG0_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT22_CFG0_0_31_0_RANGE                            31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_155_0_MC_SECURITY_CARVEOUT22_CFG0_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT13_CFG0_0_31_0_RANGE                            31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_156_0_MC_SECURITY_CARVEOUT13_CFG0_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT22_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_157_0_MC_SECURITY_CARVEOUT22_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT26_CLIENT_ACCESS6_0_31_0_RANGE                  31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_158_0_MC_SECURITY_CARVEOUT26_CLIENT_ACCESS6_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT30_CLIENT_ACCESS6_0_31_0_RANGE                  31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_159_0_MC_SECURITY_CARVEOUT30_CLIENT_ACCESS6_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT14_CLIENT_ACCESS7_0_31_0_RANGE                  31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_160_0_MC_SECURITY_CARVEOUT14_CLIENT_ACCESS7_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT18_CLIENT_ACCESS6_0_31_0_RANGE                  31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_161_0_MC_SECURITY_CARVEOUT18_CLIENT_ACCESS6_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT15_CLIENT_ACCESS6_0_31_0_RANGE                  31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_162_0_MC_SECURITY_CARVEOUT15_CLIENT_ACCESS6_0_31_0_RANGE\
                                                                            31: 0

#define MC_SECURITY_CARVEOUT15_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_163_0_MC_SECURITY_CARVEOUT15_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE\
                                                                            31: 0

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_164_0_EMC_BCT_SPARE_SEC_8_RANGE      31: 0

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_165_0_EMC_BCT_SPARE_SEC_9_RANGE      31: 0

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_166_0_EMC_BCT_SPARE_SEC_0_RANGE      31: 0

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_167_0_EMC_BCT_SPARE_SEC_1_RANGE      31: 0

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_168_0_EMC_BCT_SPARE_SEC_2_RANGE      31: 0

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_169_0_EMC_BCT_SPARE_SEC_3_RANGE      31: 0

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_170_0_EMC_BCT_SPARE_SEC_4_RANGE      31: 0

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_171_0_EMC_BCT_SPARE_SEC_5_RANGE      31: 0

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_172_0_EMC_BCT_SPARE_SEC_6_RANGE      31: 0

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_173_0_EMC_BCT_SPARE_SEC_7_RANGE      31: 0

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_174_0_ENCRYPT_GEN_KEYS_RANGE         31: 0

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_175_0_ENCRPT_DIST_KEYS_RANGE         31: 0

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_176_0_EMC_BCT_SPARE_SEC_12_RANGE     31: 0

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_177_0_EMC_BCT_SPARE_SEC_13_RANGE     31: 0

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_178_0_EMC_BCT_SPARE_SEC_10_RANGE     31: 0

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_179_0_EMC_BCT_SPARE_SEC_11_RANGE     31: 0

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_180_0_EMC_BCT_SPARE_SEC_16_RANGE     31: 0

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_181_0_EMC_BCT_SPARE_SEC_17_RANGE     31: 0

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_182_0_EMC_BCT_SPARE_SEC_14_RANGE     31: 0

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_183_0_EMC_BCT_SPARE_SEC_15_RANGE     31: 0

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_184_0_EMC_BCT_SPARE_SEC_18_RANGE     31: 0

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_185_0_EMC_BCT_SPARE_SEC_19_RANGE     31: 0

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_186_0_EMC_BCT_SPARE_SEC_23_RANGE     31: 0

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_187_0_EMC_BCT_SPARE_SEC_22_RANGE     31: 0

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_188_0_GSC_INIT_MASK_RANGE            31: 0

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_189_0_EMC_BCT_SPARE_SEC_20_RANGE     31: 0

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_190_0_EMC_BCT_SPARE_SEC_21_RANGE     31: 0

#define EMC_CMD_MAPPING_CMD0_0_0_CH8_30_0_RANGE                             30:0
#define EMC_CMD_MAPPING_CMD0_0_0_30_0_RANGE                                 30:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_191_0_EMC_CMD_MAPPING_CMD0_0_0_CH8_30_0_RANGE\
                                                                            30: 0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_191_0_EMC_ADR_CFG_0_EMEM_NUMDEV_RANGE\
                                                                            31:31

#define EMC_CMD_MAPPING_CMD0_0_0_CH6_30_0_RANGE                             30:0
#define EMC_CMD_MAPPING_CMD0_0_0_30_0_RANGE                                 30:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_192_0_EMC_CMD_MAPPING_CMD0_0_0_CH6_30_0_RANGE\
                                                                            30: 0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_192_0_EMC_FBIO_SPARE_0_CFG_ADR_EN_RANGE\
                                                                            31:31

#define EMC_CMD_MAPPING_CMD0_0_0_CH4_30_0_RANGE                             30:0
#define EMC_CMD_MAPPING_CMD0_0_0_30_0_RANGE                                 30:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_193_0_EMC_CMD_MAPPING_CMD0_0_0_CH4_30_0_RANGE\
                                                                            30: 0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_193_0_EMC_FBIO_CFG8_0_RANK_SWIZZLE_RANGE\
                                                                            31:31

#define EMC_CMD_MAPPING_CMD0_0_0_CH2_30_0_RANGE                             30:0
#define EMC_CMD_MAPPING_CMD0_0_0_30_0_RANGE                                 30:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_194_0_EMC_CMD_MAPPING_CMD0_0_0_CH2_30_0_RANGE\
                                                                            30: 0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_194_0_MC_EMEM_ADR_CFG_0_EMEM_NUMDEV_RANGE\
                                                                            31:31

#define EMC_CMD_MAPPING_CMD0_0_0_CH0_30_0_RANGE                             30:0
#define EMC_CMD_MAPPING_CMD0_0_0_30_0_RANGE                                 30:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_195_0_EMC_CMD_MAPPING_CMD0_0_0_CH0_30_0_RANGE\
                                                                            30: 0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_195_0_MC_SEC_CARVEOUT_REG_CTRL_0_SEC_CARVEOUT_WRITE_ACCESS_RANGE\
                                                                            31:31

#define EMC_CMD_MAPPING_CMD0_0_0_CH10_30_0_RANGE                            30:0
#define EMC_CMD_MAPPING_CMD0_0_0_30_0_RANGE                                 30:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_196_0_EMC_CMD_MAPPING_CMD0_0_0_CH10_30_0_RANGE\
                                                                            30: 0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_196_0_MC_MTS_CARVEOUT_REG_CTRL_0_MTS_CARVEOUT_WRITE_ACCESS_RANGE\
                                                                            31:31

#define EMC_CMD_MAPPING_CMD0_0_0_CH12_30_0_RANGE                            30:0
#define EMC_CMD_MAPPING_CMD0_0_0_30_0_RANGE                                 30:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_197_0_EMC_CMD_MAPPING_CMD0_0_0_CH12_30_0_RANGE\
                                                                            30: 0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_197_0_MC_SYNCPOINT_REG_CTRL_0_SYNCPOINT_CFG_WRITE_ACCESS_RANGE\
                                                                            31:31

#define EMC_CMD_MAPPING_CMD0_0_0_CH14_30_0_RANGE                            30:0
#define EMC_CMD_MAPPING_CMD0_0_0_30_0_RANGE                                 30:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_198_0_EMC_CMD_MAPPING_CMD0_0_0_CH14_30_0_RANGE\
                                                                            30: 0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_198_0_MC_CFG_WCAM_GOB_REMAP_0_WCAM_ECC_GOB_REMAP_RANGE\
                                                                            31:31

#define EMC_CMD_MAPPING_CMD0_1_0_CH2_30_0_RANGE                             30:0
#define EMC_CMD_MAPPING_CMD0_1_0_30_0_RANGE                                 30:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_199_0_EMC_CMD_MAPPING_CMD0_1_0_CH2_30_0_RANGE\
                                                                            30: 0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_199_0_MC_CFG_WCAM_0_WCAM_ECC_WITH_ADDR_RANGE\
                                                                            31:31

#define EMC_CMD_MAPPING_CMD0_1_0_CH0_30_0_RANGE                             30:0
#define EMC_CMD_MAPPING_CMD0_1_0_30_0_RANGE                                 30:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_200_0_EMC_CMD_MAPPING_CMD0_1_0_CH0_30_0_RANGE\
                                                                            30: 0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_200_0_BOOT_MC_BYPASS_SID_INIT_RANGE  31:31

#define EMC_CMD_MAPPING_CMD0_1_0_CH8_30_0_RANGE                             30:0
#define EMC_CMD_MAPPING_CMD0_1_0_30_0_RANGE                                 30:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_201_0_EMC_CMD_MAPPING_CMD0_1_0_CH8_30_0_RANGE\
                                                                            30: 0

#define EMC_CMD_MAPPING_CMD0_1_0_CH6_30_0_RANGE                             30:0
#define EMC_CMD_MAPPING_CMD0_1_0_30_0_RANGE                                 30:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_202_0_EMC_CMD_MAPPING_CMD0_1_0_CH6_30_0_RANGE\
                                                                            30: 0

#define EMC_CMD_MAPPING_CMD0_1_0_CH4_30_0_RANGE                             30:0
#define EMC_CMD_MAPPING_CMD0_1_0_30_0_RANGE                                 30:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_203_0_EMC_CMD_MAPPING_CMD0_1_0_CH4_30_0_RANGE\
                                                                            30: 0

#define EMC_CMD_MAPPING_CMD0_1_0_CH14_30_0_RANGE                            30:0
#define EMC_CMD_MAPPING_CMD0_1_0_30_0_RANGE                                 30:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_204_0_EMC_CMD_MAPPING_CMD0_1_0_CH14_30_0_RANGE\
                                                                            30: 0

#define EMC_CMD_MAPPING_CMD0_1_0_CH12_30_0_RANGE                            30:0
#define EMC_CMD_MAPPING_CMD0_1_0_30_0_RANGE                                 30:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_205_0_EMC_CMD_MAPPING_CMD0_1_0_CH12_30_0_RANGE\
                                                                            30: 0

#define EMC_CMD_MAPPING_CMD0_1_0_CH10_30_0_RANGE                            30:0
#define EMC_CMD_MAPPING_CMD0_1_0_30_0_RANGE                                 30:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_206_0_EMC_CMD_MAPPING_CMD0_1_0_CH10_30_0_RANGE\
                                                                            30: 0

#define EMC_CMD_MAPPING_CMD1_0_0_CH8_30_0_RANGE                             30:0
#define EMC_CMD_MAPPING_CMD1_0_0_30_0_RANGE                                 30:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_207_0_EMC_CMD_MAPPING_CMD1_0_0_CH8_30_0_RANGE\
                                                                            30: 0

#define EMC_CMD_MAPPING_CMD1_0_0_CH6_30_0_RANGE                             30:0
#define EMC_CMD_MAPPING_CMD1_0_0_30_0_RANGE                                 30:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_208_0_EMC_CMD_MAPPING_CMD1_0_0_CH6_30_0_RANGE\
                                                                            30: 0

#define EMC_CMD_MAPPING_CMD1_0_0_CH4_30_0_RANGE                             30:0
#define EMC_CMD_MAPPING_CMD1_0_0_30_0_RANGE                                 30:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_209_0_EMC_CMD_MAPPING_CMD1_0_0_CH4_30_0_RANGE\
                                                                            30: 0

#define EMC_CMD_MAPPING_CMD1_0_0_CH2_30_0_RANGE                             30:0
#define EMC_CMD_MAPPING_CMD1_0_0_30_0_RANGE                                 30:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_210_0_EMC_CMD_MAPPING_CMD1_0_0_CH2_30_0_RANGE\
                                                                            30: 0

#define EMC_CMD_MAPPING_CMD1_0_0_CH0_30_0_RANGE                             30:0
#define EMC_CMD_MAPPING_CMD1_0_0_30_0_RANGE                                 30:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_211_0_EMC_CMD_MAPPING_CMD1_0_0_CH0_30_0_RANGE\
                                                                            30: 0

#define EMC_CMD_MAPPING_CMD1_0_0_CH12_30_0_RANGE                            30:0
#define EMC_CMD_MAPPING_CMD1_0_0_30_0_RANGE                                 30:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_212_0_EMC_CMD_MAPPING_CMD1_0_0_CH12_30_0_RANGE\
                                                                            30: 0

#define EMC_CMD_MAPPING_CMD1_0_0_CH10_30_0_RANGE                            30:0
#define EMC_CMD_MAPPING_CMD1_0_0_30_0_RANGE                                 30:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_213_0_EMC_CMD_MAPPING_CMD1_0_0_CH10_30_0_RANGE\
                                                                            30: 0

#define EMC_CMD_MAPPING_CMD1_0_0_CH14_30_0_RANGE                            30:0
#define EMC_CMD_MAPPING_CMD1_0_0_30_0_RANGE                                 30:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_214_0_EMC_CMD_MAPPING_CMD1_0_0_CH14_30_0_RANGE\
                                                                            30: 0

#define EMC_CMD_MAPPING_CMD1_1_0_CH6_30_0_RANGE                             30:0
#define EMC_CMD_MAPPING_CMD1_1_0_30_0_RANGE                                 30:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_215_0_EMC_CMD_MAPPING_CMD1_1_0_CH6_30_0_RANGE\
                                                                            30: 0

#define EMC_CMD_MAPPING_CMD1_1_0_CH4_30_0_RANGE                             30:0
#define EMC_CMD_MAPPING_CMD1_1_0_30_0_RANGE                                 30:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_216_0_EMC_CMD_MAPPING_CMD1_1_0_CH4_30_0_RANGE\
                                                                            30: 0

#define EMC_CMD_MAPPING_CMD1_1_0_CH2_30_0_RANGE                             30:0
#define EMC_CMD_MAPPING_CMD1_1_0_30_0_RANGE                                 30:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_217_0_EMC_CMD_MAPPING_CMD1_1_0_CH2_30_0_RANGE\
                                                                            30: 0

#define EMC_CMD_MAPPING_CMD1_1_0_CH0_30_0_RANGE                             30:0
#define EMC_CMD_MAPPING_CMD1_1_0_30_0_RANGE                                 30:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_218_0_EMC_CMD_MAPPING_CMD1_1_0_CH0_30_0_RANGE\
                                                                            30: 0

#define EMC_CMD_MAPPING_CMD1_1_0_CH8_30_0_RANGE                             30:0
#define EMC_CMD_MAPPING_CMD1_1_0_30_0_RANGE                                 30:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_219_0_EMC_CMD_MAPPING_CMD1_1_0_CH8_30_0_RANGE\
                                                                            30: 0

#define EMC_CMD_MAPPING_CMD1_1_0_CH14_30_0_RANGE                            30:0
#define EMC_CMD_MAPPING_CMD1_1_0_30_0_RANGE                                 30:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_220_0_EMC_CMD_MAPPING_CMD1_1_0_CH14_30_0_RANGE\
                                                                            30: 0

#define EMC_CMD_MAPPING_CMD1_1_0_CH10_30_0_RANGE                            30:0
#define EMC_CMD_MAPPING_CMD1_1_0_30_0_RANGE                                 30:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_221_0_EMC_CMD_MAPPING_CMD1_1_0_CH10_30_0_RANGE\
                                                                            30: 0

#define EMC_CMD_MAPPING_CMD1_1_0_CH12_30_0_RANGE                            30:0
#define EMC_CMD_MAPPING_CMD1_1_0_30_0_RANGE                                 30:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_222_0_EMC_CMD_MAPPING_CMD1_1_0_CH12_30_0_RANGE\
                                                                            30: 0

#define MC_CLIENT_ORDER_ID_27_0_29_0_RANGE                                  29:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_223_0_MC_CLIENT_ORDER_ID_27_0_29_0_RANGE\
                                                                            29: 0
#define MC_VIDEO_PROTECT_REG_CTRL_0_1_0_RANGE                               1:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_223_0_MC_VIDEO_PROTECT_REG_CTRL_0_1_0_RANGE\
                                                                            31:30

#define MC_CLIENT_ORDER_ID_26_0_29_0_RANGE                                  29:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_224_0_MC_CLIENT_ORDER_ID_26_0_29_0_RANGE\
                                                                            29: 0
#define MC_ECC_REGION0_CFG0_0_1_0_RANGE                                     1:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_224_0_MC_ECC_REGION0_CFG0_0_1_0_RANGE\
                                                                            31:30

#define MC_CLIENT_ORDER_ID_18_0_29_0_RANGE                                  29:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_225_0_MC_CLIENT_ORDER_ID_18_0_29_0_RANGE\
                                                                            29: 0
#define MC_ECC_REGION2_CFG0_0_1_0_RANGE                                     1:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_225_0_MC_ECC_REGION2_CFG0_0_1_0_RANGE\
                                                                            31:30

#define MC_CLIENT_ORDER_ID_24_0_29_0_RANGE                                  29:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_226_0_MC_CLIENT_ORDER_ID_24_0_29_0_RANGE\
                                                                            29: 0
#define MC_ECC_REGION1_CFG0_0_1_0_RANGE                                     1:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_226_0_MC_ECC_REGION1_CFG0_0_1_0_RANGE\
                                                                            31:30

#define MC_CLIENT_ORDER_ID_19_0_29_0_RANGE                                  29:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_227_0_MC_CLIENT_ORDER_ID_19_0_29_0_RANGE\
                                                                            29: 0
#define MC_ECC_REGION3_CFG0_0_1_0_RANGE                                     1:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_227_0_MC_ECC_REGION3_CFG0_0_1_0_RANGE\
                                                                            31:30

#define MC_CLIENT_ORDER_ID_16_0_29_0_RANGE                                  29:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_228_0_MC_CLIENT_ORDER_ID_16_0_29_0_RANGE\
                                                                            29: 0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_228_0_MC_CLIENT_ORDER_ID_4_0_MPCORER_ORDER_ID_RANGE\
                                                                            31:30

#define MC_CLIENT_ORDER_ID_25_0_29_0_RANGE                                  29:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_229_0_MC_CLIENT_ORDER_ID_25_0_29_0_RANGE\
                                                                            29: 0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_229_0_MC_CLIENT_ORDER_ID_6_0_HDAW_ORDER_ID_RANGE\
                                                                            31:30

#define MC_HUB_PC_VC_ID_11_0_29_0_RANGE                                     29:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_230_0_MC_HUB_PC_VC_ID_11_0_29_0_RANGE\
                                                                            29: 0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_230_0_MC_CLIENT_ORDER_ID_5_0_NVENCSWR_ORDER_ID_RANGE\
                                                                            31:30

#define MC_HUB_PC_VC_ID_12_0_29_0_RANGE                                     29:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_231_0_MC_HUB_PC_VC_ID_12_0_29_0_RANGE\
                                                                            29: 0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_231_0_MC_CLIENT_ORDER_ID_14_0_VIW_ORDER_ID_RANGE\
                                                                            31:30

#define MC_HUB_PC_VC_ID_13_0_29_0_RANGE                                     29:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_232_0_MC_HUB_PC_VC_ID_13_0_29_0_RANGE\
                                                                            29: 0

#define EMC_CMD_MAPPING_CMD0_2_0_CH8_27_0_RANGE                             27:0
#define EMC_CMD_MAPPING_CMD0_2_0_27_0_RANGE                                 27:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_233_0_EMC_CMD_MAPPING_CMD0_2_0_CH8_27_0_RANGE\
                                                                            27: 0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_233_0_MC_CLIENT_ORDER_ID_3_0_NVENCSRD_ORDER_ID_RANGE\
                                                                            29:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_233_0_MC_CLIENT_ORDER_ID_3_0_SATAR_ORDER_ID_RANGE\
                                                                            31:30

#define EMC_CMD_MAPPING_CMD0_2_0_CH0_27_0_RANGE                             27:0
#define EMC_CMD_MAPPING_CMD0_2_0_27_0_RANGE                                 27:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_234_0_EMC_CMD_MAPPING_CMD0_2_0_CH0_27_0_RANGE\
                                                                            27: 0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_234_0_MC_CLIENT_ORDER_ID_7_0_MPCOREW_ORDER_ID_RANGE\
                                                                            29:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_234_0_MC_CLIENT_ORDER_ID_7_0_SATAW_ORDER_ID_RANGE\
                                                                            31:30

#define EMC_CMD_MAPPING_CMD0_2_0_CH2_27_0_RANGE                             27:0
#define EMC_CMD_MAPPING_CMD0_2_0_27_0_RANGE                                 27:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_235_0_EMC_CMD_MAPPING_CMD0_2_0_CH2_27_0_RANGE\
                                                                            27: 0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_235_0_MC_HUB_PC_VC_ID_0_0_APB_VC_ID_RANGE\
                                                                            29:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_235_0_MC_HUB_PC_VC_ID_0_0_DIS_VC_ID_RANGE\
                                                                            31:30

#define EMC_CMD_MAPPING_CMD0_2_0_CH4_27_0_RANGE                             27:0
#define EMC_CMD_MAPPING_CMD0_2_0_27_0_RANGE                                 27:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_236_0_EMC_CMD_MAPPING_CMD0_2_0_CH4_27_0_RANGE\
                                                                            27: 0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_236_0_MC_SID_STREAMID_SECURITY_CONFIG_SCEW_0_SCEW_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_236_0_MC_SID_STREAMID_SECURITY_CONFIG_SCEW_0_SCEW_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_236_0_MC_SID_STREAMID_SECURITY_CONFIG_SCEW_0_SCEW_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define EMC_CMD_MAPPING_CMD0_2_0_CH6_27_0_RANGE                             27:0
#define EMC_CMD_MAPPING_CMD0_2_0_27_0_RANGE                                 27:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_237_0_EMC_CMD_MAPPING_CMD0_2_0_CH6_27_0_RANGE\
                                                                            27: 0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_237_0_MC_SID_STREAMID_SECURITY_CONFIG_PVA1RDC_0_PVA1RDC_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_237_0_MC_SID_STREAMID_SECURITY_CONFIG_PVA1RDC_0_PVA1RDC_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_237_0_MC_SID_STREAMID_SECURITY_CONFIG_PVA1RDC_0_PVA1RDC_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define EMC_CMD_MAPPING_CMD0_2_0_CH12_27_0_RANGE                            27:0
#define EMC_CMD_MAPPING_CMD0_2_0_27_0_RANGE                                 27:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_238_0_EMC_CMD_MAPPING_CMD0_2_0_CH12_27_0_RANGE\
                                                                            27: 0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_238_0_MC_SID_STREAMID_SECURITY_CONFIG_PCIE2AW_0_PCIE2AW_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_238_0_MC_SID_STREAMID_SECURITY_CONFIG_PCIE2AW_0_PCIE2AW_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_238_0_MC_SID_STREAMID_SECURITY_CONFIG_PCIE2AW_0_PCIE2AW_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define EMC_CMD_MAPPING_CMD0_2_0_CH10_27_0_RANGE                            27:0
#define EMC_CMD_MAPPING_CMD0_2_0_27_0_RANGE                                 27:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_239_0_EMC_CMD_MAPPING_CMD0_2_0_CH10_27_0_RANGE\
                                                                            27: 0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_239_0_MC_SID_STREAMID_SECURITY_CONFIG_NVDISPLAYR1_0_NVDISPLAYR1_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_239_0_MC_SID_STREAMID_SECURITY_CONFIG_NVDISPLAYR1_0_NVDISPLAYR1_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_239_0_MC_SID_STREAMID_SECURITY_CONFIG_NVDISPLAYR1_0_NVDISPLAYR1_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define EMC_CMD_MAPPING_CMD0_2_0_CH14_27_0_RANGE                            27:0
#define EMC_CMD_MAPPING_CMD0_2_0_27_0_RANGE                                 27:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_240_0_EMC_CMD_MAPPING_CMD0_2_0_CH14_27_0_RANGE\
                                                                            27: 0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_240_0_MC_SID_STREAMID_SECURITY_CONFIG_XUSB_DEVR_0_XUSB_DEVR_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_240_0_MC_SID_STREAMID_SECURITY_CONFIG_XUSB_DEVR_0_XUSB_DEVR_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_240_0_MC_SID_STREAMID_SECURITY_CONFIG_XUSB_DEVR_0_XUSB_DEVR_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define EMC_CMD_MAPPING_CMD1_2_0_CH2_27_0_RANGE                             27:0
#define EMC_CMD_MAPPING_CMD1_2_0_27_0_RANGE                                 27:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_241_0_EMC_CMD_MAPPING_CMD1_2_0_CH2_27_0_RANGE\
                                                                            27: 0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_241_0_MC_SID_STREAMID_SECURITY_CONFIG_VICSRD1_0_VICSRD1_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_241_0_MC_SID_STREAMID_SECURITY_CONFIG_VICSRD1_0_VICSRD1_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_241_0_MC_SID_STREAMID_SECURITY_CONFIG_VICSRD1_0_VICSRD1_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define EMC_CMD_MAPPING_CMD1_2_0_CH8_27_0_RANGE                             27:0
#define EMC_CMD_MAPPING_CMD1_2_0_27_0_RANGE                                 27:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_242_0_EMC_CMD_MAPPING_CMD1_2_0_CH8_27_0_RANGE\
                                                                            27: 0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_242_0_MC_SID_STREAMID_SECURITY_CONFIG_RCEDMAR_0_RCEDMAR_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_242_0_MC_SID_STREAMID_SECURITY_CONFIG_RCEDMAR_0_RCEDMAR_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_242_0_MC_SID_STREAMID_SECURITY_CONFIG_RCEDMAR_0_RCEDMAR_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define EMC_CMD_MAPPING_CMD1_2_0_CH0_27_0_RANGE                             27:0
#define EMC_CMD_MAPPING_CMD1_2_0_27_0_RANGE                                 27:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_243_0_EMC_CMD_MAPPING_CMD1_2_0_CH0_27_0_RANGE\
                                                                            27: 0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_243_0_MC_SID_STREAMID_SECURITY_CONFIG_PVA0RDA_0_PVA0RDA_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_243_0_MC_SID_STREAMID_SECURITY_CONFIG_PVA0RDA_0_PVA0RDA_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_243_0_MC_SID_STREAMID_SECURITY_CONFIG_PVA0RDA_0_PVA0RDA_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define EMC_CMD_MAPPING_CMD1_2_0_CH4_27_0_RANGE                             27:0
#define EMC_CMD_MAPPING_CMD1_2_0_27_0_RANGE                                 27:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_244_0_EMC_CMD_MAPPING_CMD1_2_0_CH4_27_0_RANGE\
                                                                            27: 0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_244_0_MC_SID_STREAMID_SECURITY_CONFIG_MIU6W_0_MIU6W_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_244_0_MC_SID_STREAMID_SECURITY_CONFIG_MIU6W_0_MIU6W_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_244_0_MC_SID_STREAMID_SECURITY_CONFIG_MIU6W_0_MIU6W_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define EMC_CMD_MAPPING_CMD1_2_0_CH6_27_0_RANGE                             27:0
#define EMC_CMD_MAPPING_CMD1_2_0_27_0_RANGE                                 27:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_245_0_EMC_CMD_MAPPING_CMD1_2_0_CH6_27_0_RANGE\
                                                                            27: 0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_245_0_MC_SID_STREAMID_SECURITY_CONFIG_AONDMAW_0_AONDMAW_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_245_0_MC_SID_STREAMID_SECURITY_CONFIG_AONDMAW_0_AONDMAW_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_245_0_MC_SID_STREAMID_SECURITY_CONFIG_AONDMAW_0_AONDMAW_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define EMC_CMD_MAPPING_CMD1_2_0_CH10_27_0_RANGE                            27:0
#define EMC_CMD_MAPPING_CMD1_2_0_27_0_RANGE                                 27:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_246_0_EMC_CMD_MAPPING_CMD1_2_0_CH10_27_0_RANGE\
                                                                            27: 0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_246_0_MC_SID_STREAMID_SECURITY_CONFIG_APEDMAW_0_APEDMAW_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_246_0_MC_SID_STREAMID_SECURITY_CONFIG_APEDMAW_0_APEDMAW_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_246_0_MC_SID_STREAMID_SECURITY_CONFIG_APEDMAW_0_APEDMAW_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define EMC_CMD_MAPPING_CMD1_2_0_CH12_27_0_RANGE                            27:0
#define EMC_CMD_MAPPING_CMD1_2_0_27_0_RANGE                                 27:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_247_0_EMC_CMD_MAPPING_CMD1_2_0_CH12_27_0_RANGE\
                                                                            27: 0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_247_0_MC_SID_STREAMID_SECURITY_CONFIG_MIU7R_0_MIU7R_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_247_0_MC_SID_STREAMID_SECURITY_CONFIG_MIU7R_0_MIU7R_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_247_0_MC_SID_STREAMID_SECURITY_CONFIG_MIU7R_0_MIU7R_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define EMC_CMD_MAPPING_CMD1_2_0_CH14_27_0_RANGE                            27:0
#define EMC_CMD_MAPPING_CMD1_2_0_27_0_RANGE                                 27:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_248_0_EMC_CMD_MAPPING_CMD1_2_0_CH14_27_0_RANGE\
                                                                            27: 0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_248_0_MC_SID_STREAMID_SECURITY_CONFIG_SESWR_0_SESWR_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_248_0_MC_SID_STREAMID_SECURITY_CONFIG_SESWR_0_SESWR_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_248_0_MC_SID_STREAMID_SECURITY_CONFIG_SESWR_0_SESWR_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define MC_SECURITY_CARVEOUT1_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE     9:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_249_0_MC_SECURITY_CARVEOUT1_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE\
                                                                             9: 0
#define MC_SECURITY_CARVEOUT1_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE   31:14
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_249_0_MC_SECURITY_CARVEOUT1_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE\
                                                                            27:10
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_249_0_MC_SID_STREAMID_SECURITY_CONFIG_MPCORER_0_MPCORER_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_249_0_MC_SID_STREAMID_SECURITY_CONFIG_MPCORER_0_MPCORER_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_249_0_MC_SID_STREAMID_SECURITY_CONFIG_MPCORER_0_MPCORER_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define MC_SECURITY_CARVEOUT1_CLIENT_ACCESS4_0_7_0_RANGE                    7:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_250_0_MC_SECURITY_CARVEOUT1_CLIENT_ACCESS4_0_7_0_RANGE\
                                                                             7: 0
#define MC_SECURITY_CARVEOUT1_CLIENT_ACCESS4_0_31_12_RANGE                  31:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_250_0_MC_SECURITY_CARVEOUT1_CLIENT_ACCESS4_0_31_12_RANGE\
                                                                            27: 8
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_250_0_MC_SID_STREAMID_SECURITY_CONFIG_ETRW_0_ETRW_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_250_0_MC_SID_STREAMID_SECURITY_CONFIG_ETRW_0_ETRW_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_250_0_MC_SID_STREAMID_SECURITY_CONFIG_ETRW_0_ETRW_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define MC_SECURITY_CARVEOUT2_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE     7:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_251_0_MC_SECURITY_CARVEOUT2_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE\
                                                                             7: 0
#define MC_SECURITY_CARVEOUT2_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE   31:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_251_0_MC_SECURITY_CARVEOUT2_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE\
                                                                            27: 8
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_251_0_MC_SID_STREAMID_SECURITY_CONFIG_MIU2W_0_MIU2W_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_251_0_MC_SID_STREAMID_SECURITY_CONFIG_MIU2W_0_MIU2W_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_251_0_MC_SID_STREAMID_SECURITY_CONFIG_MIU2W_0_MIU2W_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define MC_SECURITY_CARVEOUT1_CLIENT_ACCESS5_0_9_0_RANGE                    9:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_252_0_MC_SECURITY_CARVEOUT1_CLIENT_ACCESS5_0_9_0_RANGE\
                                                                             9: 0
#define MC_SECURITY_CARVEOUT1_CLIENT_ACCESS5_0_31_14_RANGE                  31:14
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_252_0_MC_SECURITY_CARVEOUT1_CLIENT_ACCESS5_0_31_14_RANGE\
                                                                            27:10
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_252_0_MC_SID_STREAMID_SECURITY_CONFIG_VICSWR_0_VICSWR_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_252_0_MC_SID_STREAMID_SECURITY_CONFIG_VICSWR_0_VICSWR_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_252_0_MC_SID_STREAMID_SECURITY_CONFIG_VICSWR_0_VICSWR_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define MC_SECURITY_CARVEOUT5_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE     7:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_253_0_MC_SECURITY_CARVEOUT5_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE\
                                                                             7: 0
#define MC_SECURITY_CARVEOUT5_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE   31:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_253_0_MC_SECURITY_CARVEOUT5_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE\
                                                                            27: 8
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_253_0_MC_SID_STREAMID_SECURITY_CONFIG_PVA0WRC_0_PVA0WRC_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_253_0_MC_SID_STREAMID_SECURITY_CONFIG_PVA0WRC_0_PVA0WRC_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_253_0_MC_SID_STREAMID_SECURITY_CONFIG_PVA0WRC_0_PVA0WRC_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define MC_SECURITY_CARVEOUT3_CLIENT_ACCESS5_0_9_0_RANGE                    9:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_254_0_MC_SECURITY_CARVEOUT3_CLIENT_ACCESS5_0_9_0_RANGE\
                                                                             9: 0
#define MC_SECURITY_CARVEOUT3_CLIENT_ACCESS5_0_31_14_RANGE                  31:14
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_254_0_MC_SECURITY_CARVEOUT3_CLIENT_ACCESS5_0_31_14_RANGE\
                                                                            27:10
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_254_0_MC_SID_STREAMID_SECURITY_CONFIG_SCEDMAR_0_SCEDMAR_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_254_0_MC_SID_STREAMID_SECURITY_CONFIG_SCEDMAR_0_SCEDMAR_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_254_0_MC_SID_STREAMID_SECURITY_CONFIG_SCEDMAR_0_SCEDMAR_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define MC_SECURITY_CARVEOUT5_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE     9:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_255_0_MC_SECURITY_CARVEOUT5_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE\
                                                                             9: 0
#define MC_SECURITY_CARVEOUT5_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE   31:14
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_255_0_MC_SECURITY_CARVEOUT5_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE\
                                                                            27:10
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_255_0_MC_SID_STREAMID_SECURITY_CONFIG_NVENC1SRD1_0_NVENC1SRD1_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_255_0_MC_SID_STREAMID_SECURITY_CONFIG_NVENC1SRD1_0_NVENC1SRD1_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_255_0_MC_SID_STREAMID_SECURITY_CONFIG_NVENC1SRD1_0_NVENC1SRD1_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define MC_SECURITY_CARVEOUT4_CLIENT_ACCESS4_0_7_0_RANGE                    7:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_256_0_MC_SECURITY_CARVEOUT4_CLIENT_ACCESS4_0_7_0_RANGE\
                                                                             7: 0
#define MC_SECURITY_CARVEOUT4_CLIENT_ACCESS4_0_31_12_RANGE                  31:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_256_0_MC_SECURITY_CARVEOUT4_CLIENT_ACCESS4_0_31_12_RANGE\
                                                                            27: 8
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_256_0_MC_SID_STREAMID_SECURITY_CONFIG_ISPFALW_0_ISPFALW_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_256_0_MC_SID_STREAMID_SECURITY_CONFIG_ISPFALW_0_ISPFALW_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_256_0_MC_SID_STREAMID_SECURITY_CONFIG_ISPFALW_0_ISPFALW_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define MC_SECURITY_CARVEOUT4_CLIENT_ACCESS5_0_9_0_RANGE                    9:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_257_0_MC_SECURITY_CARVEOUT4_CLIENT_ACCESS5_0_9_0_RANGE\
                                                                             9: 0
#define MC_SECURITY_CARVEOUT4_CLIENT_ACCESS5_0_31_14_RANGE                  31:14
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_257_0_MC_SECURITY_CARVEOUT4_CLIENT_ACCESS5_0_31_14_RANGE\
                                                                            27:10
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_257_0_MC_SID_STREAMID_SECURITY_CONFIG_HDAW_0_HDAW_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_257_0_MC_SID_STREAMID_SECURITY_CONFIG_HDAW_0_HDAW_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_257_0_MC_SID_STREAMID_SECURITY_CONFIG_HDAW_0_HDAW_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define MC_SECURITY_CARVEOUT4_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE     7:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_258_0_MC_SECURITY_CARVEOUT4_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE\
                                                                             7: 0
#define MC_SECURITY_CARVEOUT4_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE   31:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_258_0_MC_SECURITY_CARVEOUT4_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE\
                                                                            27: 8
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_258_0_MC_SID_STREAMID_SECURITY_CONFIG_MIU1W_0_MIU1W_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_258_0_MC_SID_STREAMID_SECURITY_CONFIG_MIU1W_0_MIU1W_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_258_0_MC_SID_STREAMID_SECURITY_CONFIG_MIU1W_0_MIU1W_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define MC_SECURITY_CARVEOUT5_CLIENT_ACCESS4_0_7_0_RANGE                    7:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_259_0_MC_SECURITY_CARVEOUT5_CLIENT_ACCESS4_0_7_0_RANGE\
                                                                             7: 0
#define MC_SECURITY_CARVEOUT5_CLIENT_ACCESS4_0_31_12_RANGE                  31:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_259_0_MC_SECURITY_CARVEOUT5_CLIENT_ACCESS4_0_31_12_RANGE\
                                                                            27: 8
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_259_0_MC_SID_STREAMID_SECURITY_CONFIG_EQOSW_0_EQOSW_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_259_0_MC_SID_STREAMID_SECURITY_CONFIG_EQOSW_0_EQOSW_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_259_0_MC_SID_STREAMID_SECURITY_CONFIG_EQOSW_0_EQOSW_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define MC_SECURITY_CARVEOUT3_CLIENT_ACCESS4_0_7_0_RANGE                    7:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_260_0_MC_SECURITY_CARVEOUT3_CLIENT_ACCESS4_0_7_0_RANGE\
                                                                             7: 0
#define MC_SECURITY_CARVEOUT3_CLIENT_ACCESS4_0_31_12_RANGE                  31:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_260_0_MC_SECURITY_CARVEOUT3_CLIENT_ACCESS4_0_31_12_RANGE\
                                                                            27: 8
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_260_0_MC_SID_STREAMID_SECURITY_CONFIG_MIU0R_0_MIU0R_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_260_0_MC_SID_STREAMID_SECURITY_CONFIG_MIU0R_0_MIU0R_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_260_0_MC_SID_STREAMID_SECURITY_CONFIG_MIU0R_0_MIU0R_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define MC_SECURITY_CARVEOUT3_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE     9:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_261_0_MC_SECURITY_CARVEOUT3_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE\
                                                                             9: 0
#define MC_SECURITY_CARVEOUT3_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE   31:14
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_261_0_MC_SECURITY_CARVEOUT3_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE\
                                                                            27:10
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_261_0_MC_SID_STREAMID_SECURITY_CONFIG_MIU5W_0_MIU5W_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_261_0_MC_SID_STREAMID_SECURITY_CONFIG_MIU5W_0_MIU5W_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_261_0_MC_SID_STREAMID_SECURITY_CONFIG_MIU5W_0_MIU5W_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define MC_SECURITY_CARVEOUT2_CLIENT_ACCESS4_0_7_0_RANGE                    7:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_262_0_MC_SECURITY_CARVEOUT2_CLIENT_ACCESS4_0_7_0_RANGE\
                                                                             7: 0
#define MC_SECURITY_CARVEOUT2_CLIENT_ACCESS4_0_31_12_RANGE                  31:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_262_0_MC_SECURITY_CARVEOUT2_CLIENT_ACCESS4_0_31_12_RANGE\
                                                                            27: 8
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_262_0_MC_SID_STREAMID_SECURITY_CONFIG_XUSB_HOSTW_0_XUSB_HOSTW_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_262_0_MC_SID_STREAMID_SECURITY_CONFIG_XUSB_HOSTW_0_XUSB_HOSTW_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_262_0_MC_SID_STREAMID_SECURITY_CONFIG_XUSB_HOSTW_0_XUSB_HOSTW_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define MC_SECURITY_CARVEOUT3_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE     7:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_263_0_MC_SECURITY_CARVEOUT3_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE\
                                                                             7: 0
#define MC_SECURITY_CARVEOUT3_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE   31:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_263_0_MC_SECURITY_CARVEOUT3_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE\
                                                                            27: 8
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_263_0_MC_SID_STREAMID_SECURITY_CONFIG_NVDEC1SWR_0_NVDEC1SWR_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_263_0_MC_SID_STREAMID_SECURITY_CONFIG_NVDEC1SWR_0_NVDEC1SWR_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_263_0_MC_SID_STREAMID_SECURITY_CONFIG_NVDEC1SWR_0_NVDEC1SWR_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define MC_SECURITY_CARVEOUT2_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE     9:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_264_0_MC_SECURITY_CARVEOUT2_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE\
                                                                             9: 0
#define MC_SECURITY_CARVEOUT2_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE   31:14
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_264_0_MC_SECURITY_CARVEOUT2_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE\
                                                                            27:10
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_264_0_MC_SID_STREAMID_SECURITY_CONFIG_PVA0WRA_0_PVA0WRA_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_264_0_MC_SID_STREAMID_SECURITY_CONFIG_PVA0WRA_0_PVA0WRA_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_264_0_MC_SID_STREAMID_SECURITY_CONFIG_PVA0WRA_0_PVA0WRA_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define MC_SECURITY_CARVEOUT5_CLIENT_ACCESS5_0_9_0_RANGE                    9:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_265_0_MC_SECURITY_CARVEOUT5_CLIENT_ACCESS5_0_9_0_RANGE\
                                                                             9: 0
#define MC_SECURITY_CARVEOUT5_CLIENT_ACCESS5_0_31_14_RANGE                  31:14
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_265_0_MC_SECURITY_CARVEOUT5_CLIENT_ACCESS5_0_31_14_RANGE\
                                                                            27:10
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_265_0_MC_SID_STREAMID_SECURITY_CONFIG_MIU2R_0_MIU2R_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_265_0_MC_SID_STREAMID_SECURITY_CONFIG_MIU2R_0_MIU2R_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_265_0_MC_SID_STREAMID_SECURITY_CONFIG_MIU2R_0_MIU2R_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define MC_SECURITY_CARVEOUT2_CLIENT_ACCESS5_0_9_0_RANGE                    9:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_266_0_MC_SECURITY_CARVEOUT2_CLIENT_ACCESS5_0_9_0_RANGE\
                                                                             9: 0
#define MC_SECURITY_CARVEOUT2_CLIENT_ACCESS5_0_31_14_RANGE                  31:14
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_266_0_MC_SECURITY_CARVEOUT2_CLIENT_ACCESS5_0_31_14_RANGE\
                                                                            27:10
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_266_0_MC_SID_STREAMID_SECURITY_CONFIG_ISPFALR_0_ISPFALR_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_266_0_MC_SID_STREAMID_SECURITY_CONFIG_ISPFALR_0_ISPFALR_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_266_0_MC_SID_STREAMID_SECURITY_CONFIG_ISPFALR_0_ISPFALR_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define MC_SECURITY_CARVEOUT4_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE     9:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_267_0_MC_SECURITY_CARVEOUT4_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE\
                                                                             9: 0
#define MC_SECURITY_CARVEOUT4_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE   31:14
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_267_0_MC_SECURITY_CARVEOUT4_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE\
                                                                            27:10
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_267_0_MC_SID_STREAMID_SECURITY_CONFIG_VIW_0_VIW_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_267_0_MC_SID_STREAMID_SECURITY_CONFIG_VIW_0_VIW_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_267_0_MC_SID_STREAMID_SECURITY_CONFIG_VIW_0_VIW_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define MC_SECURITY_CARVEOUT1_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE     7:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_268_0_MC_SECURITY_CARVEOUT1_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE\
                                                                             7: 0
#define MC_SECURITY_CARVEOUT1_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE   31:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_268_0_MC_SECURITY_CARVEOUT1_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE\
                                                                            27: 8
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_268_0_MC_SID_STREAMID_SECURITY_CONFIG_APEW_0_APEW_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_268_0_MC_SID_STREAMID_SECURITY_CONFIG_APEW_0_APEW_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_268_0_MC_SID_STREAMID_SECURITY_CONFIG_APEW_0_APEW_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define MC_SECURITY_CARVEOUT7_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE     9:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_269_0_MC_SECURITY_CARVEOUT7_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE\
                                                                             9: 0
#define MC_SECURITY_CARVEOUT7_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE   31:14
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_269_0_MC_SECURITY_CARVEOUT7_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE\
                                                                            27:10
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_269_0_MC_SID_STREAMID_SECURITY_CONFIG_NVENCSRD1_0_NVENCSRD1_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_269_0_MC_SID_STREAMID_SECURITY_CONFIG_NVENCSRD1_0_NVENCSRD1_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_269_0_MC_SID_STREAMID_SECURITY_CONFIG_NVENCSRD1_0_NVENCSRD1_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define MC_SECURITY_CARVEOUT26_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE    7:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_270_0_MC_SECURITY_CARVEOUT26_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE\
                                                                             7: 0
#define MC_SECURITY_CARVEOUT26_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE  31:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_270_0_MC_SECURITY_CARVEOUT26_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE\
                                                                            27: 8
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_270_0_MC_SID_STREAMID_SECURITY_CONFIG_NVENC1SWR_0_NVENC1SWR_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_270_0_MC_SID_STREAMID_SECURITY_CONFIG_NVENC1SWR_0_NVENC1SWR_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_270_0_MC_SID_STREAMID_SECURITY_CONFIG_NVENC1SWR_0_NVENC1SWR_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define MC_SECURITY_CARVEOUT21_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE    9:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_271_0_MC_SECURITY_CARVEOUT21_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE\
                                                                             9: 0
#define MC_SECURITY_CARVEOUT21_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE  31:14
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_271_0_MC_SECURITY_CARVEOUT21_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE\
                                                                            27:10
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_271_0_MC_SID_STREAMID_SECURITY_CONFIG_MIU3R_0_MIU3R_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_271_0_MC_SID_STREAMID_SECURITY_CONFIG_MIU3R_0_MIU3R_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_271_0_MC_SID_STREAMID_SECURITY_CONFIG_MIU3R_0_MIU3R_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define MC_SECURITY_CARVEOUT17_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE    9:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_272_0_MC_SECURITY_CARVEOUT17_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE\
                                                                             9: 0
#define MC_SECURITY_CARVEOUT17_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE  31:14
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_272_0_MC_SECURITY_CARVEOUT17_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE\
                                                                            27:10
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_272_0_MC_SID_STREAMID_SECURITY_CONFIG_BPMPDMAW_0_BPMPDMAW_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_272_0_MC_SID_STREAMID_SECURITY_CONFIG_BPMPDMAW_0_BPMPDMAW_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_272_0_MC_SID_STREAMID_SECURITY_CONFIG_BPMPDMAW_0_BPMPDMAW_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define MC_SECURITY_CARVEOUT8_CLIENT_ACCESS4_0_7_0_RANGE                    7:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_273_0_MC_SECURITY_CARVEOUT8_CLIENT_ACCESS4_0_7_0_RANGE\
                                                                             7: 0
#define MC_SECURITY_CARVEOUT8_CLIENT_ACCESS4_0_31_12_RANGE                  31:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_273_0_MC_SECURITY_CARVEOUT8_CLIENT_ACCESS4_0_31_12_RANGE\
                                                                            27: 8
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_273_0_MC_SID_STREAMID_SECURITY_CONFIG_PCIE3W_0_PCIE3W_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_273_0_MC_SID_STREAMID_SECURITY_CONFIG_PCIE3W_0_PCIE3W_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_273_0_MC_SID_STREAMID_SECURITY_CONFIG_PCIE3W_0_PCIE3W_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define MC_SECURITY_CARVEOUT13_CLIENT_ACCESS5_0_9_0_RANGE                   9:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_274_0_MC_SECURITY_CARVEOUT13_CLIENT_ACCESS5_0_9_0_RANGE\
                                                                             9: 0
#define MC_SECURITY_CARVEOUT13_CLIENT_ACCESS5_0_31_14_RANGE                 31:14
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_274_0_MC_SECURITY_CARVEOUT13_CLIENT_ACCESS5_0_31_14_RANGE\
                                                                            27:10
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_274_0_MC_SID_STREAMID_SECURITY_CONFIG_NVDECSWR_0_NVDECSWR_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_274_0_MC_SID_STREAMID_SECURITY_CONFIG_NVDECSWR_0_NVDECSWR_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_274_0_MC_SID_STREAMID_SECURITY_CONFIG_NVDECSWR_0_NVDECSWR_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define MC_SECURITY_CARVEOUT20_CLIENT_ACCESS5_0_9_0_RANGE                   9:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_275_0_MC_SECURITY_CARVEOUT20_CLIENT_ACCESS5_0_9_0_RANGE\
                                                                             9: 0
#define MC_SECURITY_CARVEOUT20_CLIENT_ACCESS5_0_31_14_RANGE                 31:14
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_275_0_MC_SECURITY_CARVEOUT20_CLIENT_ACCESS5_0_31_14_RANGE\
                                                                            27:10
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_275_0_MC_SID_STREAMID_SECURITY_CONFIG_PVA0RDB1_0_PVA0RDB1_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_275_0_MC_SID_STREAMID_SECURITY_CONFIG_PVA0RDB1_0_PVA0RDB1_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_275_0_MC_SID_STREAMID_SECURITY_CONFIG_PVA0RDB1_0_PVA0RDB1_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define MC_SECURITY_CARVEOUT19_CLIENT_ACCESS4_0_7_0_RANGE                   7:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_276_0_MC_SECURITY_CARVEOUT19_CLIENT_ACCESS4_0_7_0_RANGE\
                                                                             7: 0
#define MC_SECURITY_CARVEOUT19_CLIENT_ACCESS4_0_31_12_RANGE                 31:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_276_0_MC_SECURITY_CARVEOUT19_CLIENT_ACCESS4_0_31_12_RANGE\
                                                                            27: 8
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_276_0_MC_SID_STREAMID_SECURITY_CONFIG_XUSB_DEVW_0_XUSB_DEVW_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_276_0_MC_SID_STREAMID_SECURITY_CONFIG_XUSB_DEVW_0_XUSB_DEVW_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_276_0_MC_SID_STREAMID_SECURITY_CONFIG_XUSB_DEVW_0_XUSB_DEVW_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define MC_SECURITY_CARVEOUT6_CLIENT_ACCESS4_0_7_0_RANGE                    7:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_277_0_MC_SECURITY_CARVEOUT6_CLIENT_ACCESS4_0_7_0_RANGE\
                                                                             7: 0
#define MC_SECURITY_CARVEOUT6_CLIENT_ACCESS4_0_31_12_RANGE                  31:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_277_0_MC_SECURITY_CARVEOUT6_CLIENT_ACCESS4_0_31_12_RANGE\
                                                                            27: 8
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_277_0_MC_SID_STREAMID_SECURITY_CONFIG_PCIE4R_0_PCIE4R_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_277_0_MC_SID_STREAMID_SECURITY_CONFIG_PCIE4R_0_PCIE4R_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_277_0_MC_SID_STREAMID_SECURITY_CONFIG_PCIE4R_0_PCIE4R_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define MC_SECURITY_CARVEOUT17_CLIENT_ACCESS5_0_9_0_RANGE                   9:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_278_0_MC_SECURITY_CARVEOUT17_CLIENT_ACCESS5_0_9_0_RANGE\
                                                                             9: 0
#define MC_SECURITY_CARVEOUT17_CLIENT_ACCESS5_0_31_14_RANGE                 31:14
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_278_0_MC_SECURITY_CARVEOUT17_CLIENT_ACCESS5_0_31_14_RANGE\
                                                                            27:10
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_278_0_MC_SID_STREAMID_SECURITY_CONFIG_DLA1FALRDB_0_DLA1FALRDB_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_278_0_MC_SID_STREAMID_SECURITY_CONFIG_DLA1FALRDB_0_DLA1FALRDB_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_278_0_MC_SID_STREAMID_SECURITY_CONFIG_DLA1FALRDB_0_DLA1FALRDB_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define MC_SECURITY_CARVEOUT8_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE     9:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_279_0_MC_SECURITY_CARVEOUT8_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE\
                                                                             9: 0
#define MC_SECURITY_CARVEOUT8_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE   31:14
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_279_0_MC_SECURITY_CARVEOUT8_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE\
                                                                            27:10
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_279_0_MC_SID_STREAMID_SECURITY_CONFIG_MPCOREW_0_MPCOREW_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_279_0_MC_SID_STREAMID_SECURITY_CONFIG_MPCOREW_0_MPCOREW_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_279_0_MC_SID_STREAMID_SECURITY_CONFIG_MPCOREW_0_MPCOREW_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define MC_SECURITY_CARVEOUT18_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE    9:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_280_0_MC_SECURITY_CARVEOUT18_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE\
                                                                             9: 0
#define MC_SECURITY_CARVEOUT18_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE  31:14
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_280_0_MC_SECURITY_CARVEOUT18_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE\
                                                                            27:10
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_280_0_MC_SID_STREAMID_SECURITY_CONFIG_DLA1RDA1_0_DLA1RDA1_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_280_0_MC_SID_STREAMID_SECURITY_CONFIG_DLA1RDA1_0_DLA1RDA1_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_280_0_MC_SID_STREAMID_SECURITY_CONFIG_DLA1RDA1_0_DLA1RDA1_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define MC_SECURITY_CARVEOUT14_CLIENT_ACCESS5_0_9_0_RANGE                   9:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_281_0_MC_SECURITY_CARVEOUT14_CLIENT_ACCESS5_0_9_0_RANGE\
                                                                             9: 0
#define MC_SECURITY_CARVEOUT14_CLIENT_ACCESS5_0_31_14_RANGE                 31:14
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_281_0_MC_SECURITY_CARVEOUT14_CLIENT_ACCESS5_0_31_14_RANGE\
                                                                            27:10
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_281_0_MC_SID_STREAMID_SECURITY_CONFIG_BPMPDMAR_0_BPMPDMAR_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_281_0_MC_SID_STREAMID_SECURITY_CONFIG_BPMPDMAR_0_BPMPDMAR_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_281_0_MC_SID_STREAMID_SECURITY_CONFIG_BPMPDMAR_0_BPMPDMAR_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define MC_SECURITY_CARVEOUT7_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE     7:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_282_0_MC_SECURITY_CARVEOUT7_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE\
                                                                             7: 0
#define MC_SECURITY_CARVEOUT7_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE   31:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_282_0_MC_SECURITY_CARVEOUT7_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE\
                                                                            27: 8
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_282_0_MC_SID_STREAMID_SECURITY_CONFIG_PCIE5W_0_PCIE5W_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_282_0_MC_SID_STREAMID_SECURITY_CONFIG_PCIE5W_0_PCIE5W_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_282_0_MC_SID_STREAMID_SECURITY_CONFIG_PCIE5W_0_PCIE5W_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define MC_SECURITY_CARVEOUT16_CLIENT_ACCESS4_0_7_0_RANGE                   7:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_283_0_MC_SECURITY_CARVEOUT16_CLIENT_ACCESS4_0_7_0_RANGE\
                                                                             7: 0
#define MC_SECURITY_CARVEOUT16_CLIENT_ACCESS4_0_31_12_RANGE                 31:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_283_0_MC_SECURITY_CARVEOUT16_CLIENT_ACCESS4_0_31_12_RANGE\
                                                                            27: 8
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_283_0_MC_SID_STREAMID_SECURITY_CONFIG_NVDECSRD1_0_NVDECSRD1_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_283_0_MC_SID_STREAMID_SECURITY_CONFIG_NVDECSRD1_0_NVDECSRD1_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_283_0_MC_SID_STREAMID_SECURITY_CONFIG_NVDECSRD1_0_NVDECSRD1_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define MC_SECURITY_CARVEOUT14_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE    7:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_284_0_MC_SECURITY_CARVEOUT14_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE\
                                                                             7: 0
#define MC_SECURITY_CARVEOUT14_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE  31:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_284_0_MC_SECURITY_CARVEOUT14_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE\
                                                                            27: 8
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_284_0_MC_SID_STREAMID_SECURITY_CONFIG_ISPRA1_0_ISPRA1_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_284_0_MC_SID_STREAMID_SECURITY_CONFIG_ISPRA1_0_ISPRA1_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_284_0_MC_SID_STREAMID_SECURITY_CONFIG_ISPRA1_0_ISPRA1_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define MC_SECURITY_CARVEOUT10_CLIENT_ACCESS5_0_9_0_RANGE                   9:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_285_0_MC_SECURITY_CARVEOUT10_CLIENT_ACCESS5_0_9_0_RANGE\
                                                                             9: 0
#define MC_SECURITY_CARVEOUT10_CLIENT_ACCESS5_0_31_14_RANGE                 31:14
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_285_0_MC_SECURITY_CARVEOUT10_CLIENT_ACCESS5_0_31_14_RANGE\
                                                                            27:10
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_285_0_MC_SID_STREAMID_SECURITY_CONFIG_PCIE0R1_0_PCIE0R1_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_285_0_MC_SID_STREAMID_SECURITY_CONFIG_PCIE0R1_0_PCIE0R1_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_285_0_MC_SID_STREAMID_SECURITY_CONFIG_PCIE0R1_0_PCIE0R1_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define MC_SECURITY_CARVEOUT20_CLIENT_ACCESS4_0_7_0_RANGE                   7:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_286_0_MC_SECURITY_CARVEOUT20_CLIENT_ACCESS4_0_7_0_RANGE\
                                                                             7: 0
#define MC_SECURITY_CARVEOUT20_CLIENT_ACCESS4_0_31_12_RANGE                 31:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_286_0_MC_SECURITY_CARVEOUT20_CLIENT_ACCESS4_0_31_12_RANGE\
                                                                            27: 8
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_286_0_MC_SID_STREAMID_SECURITY_CONFIG_SDMMCWA_0_SDMMCWA_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_286_0_MC_SID_STREAMID_SECURITY_CONFIG_SDMMCWA_0_SDMMCWA_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_286_0_MC_SID_STREAMID_SECURITY_CONFIG_SDMMCWA_0_SDMMCWA_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define MC_SECURITY_CARVEOUT22_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE    7:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_287_0_MC_SECURITY_CARVEOUT22_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE\
                                                                             7: 0
#define MC_SECURITY_CARVEOUT22_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE  31:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_287_0_MC_SECURITY_CARVEOUT22_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE\
                                                                            27: 8
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_287_0_MC_SID_STREAMID_SECURITY_CONFIG_DLA0RDA1_0_DLA0RDA1_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_287_0_MC_SID_STREAMID_SECURITY_CONFIG_DLA0RDA1_0_DLA0RDA1_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_287_0_MC_SID_STREAMID_SECURITY_CONFIG_DLA0RDA1_0_DLA0RDA1_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define MC_SECURITY_CARVEOUT19_CLIENT_ACCESS5_0_9_0_RANGE                   9:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_288_0_MC_SECURITY_CARVEOUT19_CLIENT_ACCESS5_0_9_0_RANGE\
                                                                             9: 0
#define MC_SECURITY_CARVEOUT19_CLIENT_ACCESS5_0_31_14_RANGE                 31:14
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_288_0_MC_SECURITY_CARVEOUT19_CLIENT_ACCESS5_0_31_14_RANGE\
                                                                            27:10
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_288_0_MC_SID_STREAMID_SECURITY_CONFIG_PCIE1R_0_PCIE1R_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_288_0_MC_SID_STREAMID_SECURITY_CONFIG_PCIE1R_0_PCIE1R_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_288_0_MC_SID_STREAMID_SECURITY_CONFIG_PCIE1R_0_PCIE1R_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define MC_SECURITY_CARVEOUT21_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE    7:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_289_0_MC_SECURITY_CARVEOUT21_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE\
                                                                             7: 0
#define MC_SECURITY_CARVEOUT21_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE  31:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_289_0_MC_SECURITY_CARVEOUT21_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE\
                                                                            27: 8
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_289_0_MC_SID_STREAMID_SECURITY_CONFIG_SCER_0_SCER_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_289_0_MC_SID_STREAMID_SECURITY_CONFIG_SCER_0_SCER_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_289_0_MC_SID_STREAMID_SECURITY_CONFIG_SCER_0_SCER_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define MC_SECURITY_CARVEOUT11_CLIENT_ACCESS5_0_9_0_RANGE                   9:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_290_0_MC_SECURITY_CARVEOUT11_CLIENT_ACCESS5_0_9_0_RANGE\
                                                                             9: 0
#define MC_SECURITY_CARVEOUT11_CLIENT_ACCESS5_0_31_14_RANGE                 31:14
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_290_0_MC_SECURITY_CARVEOUT11_CLIENT_ACCESS5_0_31_14_RANGE\
                                                                            27:10
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_290_0_MC_SID_STREAMID_SECURITY_CONFIG_NVDEC1SRD_0_NVDEC1SRD_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_290_0_MC_SID_STREAMID_SECURITY_CONFIG_NVDEC1SRD_0_NVDEC1SRD_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_290_0_MC_SID_STREAMID_SECURITY_CONFIG_NVDEC1SRD_0_NVDEC1SRD_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define MC_SECURITY_CARVEOUT18_CLIENT_ACCESS4_0_7_0_RANGE                   7:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_291_0_MC_SECURITY_CARVEOUT18_CLIENT_ACCESS4_0_7_0_RANGE\
                                                                             7: 0
#define MC_SECURITY_CARVEOUT18_CLIENT_ACCESS4_0_31_12_RANGE                 31:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_291_0_MC_SECURITY_CARVEOUT18_CLIENT_ACCESS4_0_31_12_RANGE\
                                                                            27: 8
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_291_0_MC_SID_STREAMID_SECURITY_CONFIG_MIU5R_0_MIU5R_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_291_0_MC_SID_STREAMID_SECURITY_CONFIG_MIU5R_0_MIU5R_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_291_0_MC_SID_STREAMID_SECURITY_CONFIG_MIU5R_0_MIU5R_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define MC_SECURITY_CARVEOUT9_CLIENT_ACCESS4_0_7_0_RANGE                    7:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_292_0_MC_SECURITY_CARVEOUT9_CLIENT_ACCESS4_0_7_0_RANGE\
                                                                             7: 0
#define MC_SECURITY_CARVEOUT9_CLIENT_ACCESS4_0_31_12_RANGE                  31:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_292_0_MC_SECURITY_CARVEOUT9_CLIENT_ACCESS4_0_31_12_RANGE\
                                                                            27: 8
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_292_0_MC_SID_STREAMID_SECURITY_CONFIG_MIU1R_0_MIU1R_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_292_0_MC_SID_STREAMID_SECURITY_CONFIG_MIU1R_0_MIU1R_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_292_0_MC_SID_STREAMID_SECURITY_CONFIG_MIU1R_0_MIU1R_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define MC_SECURITY_CARVEOUT22_CLIENT_ACCESS5_0_9_0_RANGE                   9:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_293_0_MC_SECURITY_CARVEOUT22_CLIENT_ACCESS5_0_9_0_RANGE\
                                                                             9: 0
#define MC_SECURITY_CARVEOUT22_CLIENT_ACCESS5_0_31_14_RANGE                 31:14
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_293_0_MC_SECURITY_CARVEOUT22_CLIENT_ACCESS5_0_31_14_RANGE\
                                                                            27:10
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_293_0_MC_SID_STREAMID_SECURITY_CONFIG_PVA1WRA_0_PVA1WRA_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_293_0_MC_SID_STREAMID_SECURITY_CONFIG_PVA1WRA_0_PVA1WRA_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_293_0_MC_SID_STREAMID_SECURITY_CONFIG_PVA1WRA_0_PVA1WRA_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define MC_SECURITY_CARVEOUT15_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE    7:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_294_0_MC_SECURITY_CARVEOUT15_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE\
                                                                             7: 0
#define MC_SECURITY_CARVEOUT15_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE  31:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_294_0_MC_SECURITY_CARVEOUT15_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE\
                                                                            27: 8
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_294_0_MC_SID_STREAMID_SECURITY_CONFIG_SDMMCRA_0_SDMMCRA_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_294_0_MC_SID_STREAMID_SECURITY_CONFIG_SDMMCRA_0_SDMMCRA_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_294_0_MC_SID_STREAMID_SECURITY_CONFIG_SDMMCRA_0_SDMMCRA_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define MC_SECURITY_CARVEOUT21_CLIENT_ACCESS4_0_7_0_RANGE                   7:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_295_0_MC_SECURITY_CARVEOUT21_CLIENT_ACCESS4_0_7_0_RANGE\
                                                                             7: 0
#define MC_SECURITY_CARVEOUT21_CLIENT_ACCESS4_0_31_12_RANGE                 31:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_295_0_MC_SECURITY_CARVEOUT21_CLIENT_ACCESS4_0_31_12_RANGE\
                                                                            27: 8
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_295_0_MC_SID_STREAMID_SECURITY_CONFIG_HOST1XDMAR_0_HOST1XDMAR_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_295_0_MC_SID_STREAMID_SECURITY_CONFIG_HOST1XDMAR_0_HOST1XDMAR_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_295_0_MC_SID_STREAMID_SECURITY_CONFIG_HOST1XDMAR_0_HOST1XDMAR_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define MC_SECURITY_CARVEOUT10_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE    9:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_296_0_MC_SECURITY_CARVEOUT10_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE\
                                                                             9: 0
#define MC_SECURITY_CARVEOUT10_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE  31:14
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_296_0_MC_SECURITY_CARVEOUT10_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE\
                                                                            27:10
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_296_0_MC_SID_STREAMID_SECURITY_CONFIG_PCIE0R_0_PCIE0R_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_296_0_MC_SID_STREAMID_SECURITY_CONFIG_PCIE0R_0_PCIE0R_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_296_0_MC_SID_STREAMID_SECURITY_CONFIG_PCIE0R_0_PCIE0R_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define MC_SECURITY_CARVEOUT17_CLIENT_ACCESS4_0_7_0_RANGE                   7:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_297_0_MC_SECURITY_CARVEOUT17_CLIENT_ACCESS4_0_7_0_RANGE\
                                                                             7: 0
#define MC_SECURITY_CARVEOUT17_CLIENT_ACCESS4_0_31_12_RANGE                 31:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_297_0_MC_SECURITY_CARVEOUT17_CLIENT_ACCESS4_0_31_12_RANGE\
                                                                            27: 8
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_297_0_MC_SID_STREAMID_SECURITY_CONFIG_SATAR_0_SATAR_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_297_0_MC_SID_STREAMID_SECURITY_CONFIG_SATAR_0_SATAR_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_297_0_MC_SID_STREAMID_SECURITY_CONFIG_SATAR_0_SATAR_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define MC_SECURITY_CARVEOUT27_CLIENT_ACCESS4_0_7_0_RANGE                   7:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_298_0_MC_SECURITY_CARVEOUT27_CLIENT_ACCESS4_0_7_0_RANGE\
                                                                             7: 0
#define MC_SECURITY_CARVEOUT27_CLIENT_ACCESS4_0_31_12_RANGE                 31:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_298_0_MC_SECURITY_CARVEOUT27_CLIENT_ACCESS4_0_31_12_RANGE\
                                                                            27: 8
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_298_0_MC_SID_STREAMID_SECURITY_CONFIG_DLA0RDA_0_DLA0RDA_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_298_0_MC_SID_STREAMID_SECURITY_CONFIG_DLA0RDA_0_DLA0RDA_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_298_0_MC_SID_STREAMID_SECURITY_CONFIG_DLA0RDA_0_DLA0RDA_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define MC_SECURITY_CARVEOUT23_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE    7:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_299_0_MC_SECURITY_CARVEOUT23_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE\
                                                                             7: 0
#define MC_SECURITY_CARVEOUT23_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE  31:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_299_0_MC_SECURITY_CARVEOUT23_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE\
                                                                            27: 8
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_299_0_MC_SID_STREAMID_SECURITY_CONFIG_PVA1WRB_0_PVA1WRB_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_299_0_MC_SID_STREAMID_SECURITY_CONFIG_PVA1WRB_0_PVA1WRB_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_299_0_MC_SID_STREAMID_SECURITY_CONFIG_PVA1WRB_0_PVA1WRB_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define MC_SECURITY_CARVEOUT9_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE     7:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_300_0_MC_SECURITY_CARVEOUT9_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE\
                                                                             7: 0
#define MC_SECURITY_CARVEOUT9_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE   31:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_300_0_MC_SECURITY_CARVEOUT9_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE\
                                                                            27: 8
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_300_0_MC_SID_STREAMID_SECURITY_CONFIG_PVA0RDB_0_PVA0RDB_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_300_0_MC_SID_STREAMID_SECURITY_CONFIG_PVA0RDB_0_PVA0RDB_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_300_0_MC_SID_STREAMID_SECURITY_CONFIG_PVA0RDB_0_PVA0RDB_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define MC_SECURITY_CARVEOUT7_CLIENT_ACCESS5_0_9_0_RANGE                    9:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_301_0_MC_SECURITY_CARVEOUT7_CLIENT_ACCESS5_0_9_0_RANGE\
                                                                             9: 0
#define MC_SECURITY_CARVEOUT7_CLIENT_ACCESS5_0_31_14_RANGE                  31:14
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_301_0_MC_SECURITY_CARVEOUT7_CLIENT_ACCESS5_0_31_14_RANGE\
                                                                            27:10
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_301_0_MC_SID_STREAMID_SECURITY_CONFIG_PCIE1W_0_PCIE1W_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_301_0_MC_SID_STREAMID_SECURITY_CONFIG_PCIE1W_0_PCIE1W_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_301_0_MC_SID_STREAMID_SECURITY_CONFIG_PCIE1W_0_PCIE1W_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define MC_SECURITY_CARVEOUT16_CLIENT_ACCESS5_0_9_0_RANGE                   9:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_302_0_MC_SECURITY_CARVEOUT16_CLIENT_ACCESS5_0_9_0_RANGE\
                                                                             9: 0
#define MC_SECURITY_CARVEOUT16_CLIENT_ACCESS5_0_31_14_RANGE                 31:14
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_302_0_MC_SECURITY_CARVEOUT16_CLIENT_ACCESS5_0_31_14_RANGE\
                                                                            27:10
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_302_0_MC_SID_STREAMID_SECURITY_CONFIG_RCEW_0_RCEW_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_302_0_MC_SID_STREAMID_SECURITY_CONFIG_RCEW_0_RCEW_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_302_0_MC_SID_STREAMID_SECURITY_CONFIG_RCEW_0_RCEW_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define MC_SECURITY_CARVEOUT31_CLIENT_ACCESS4_0_7_0_RANGE                   7:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_303_0_MC_SECURITY_CARVEOUT31_CLIENT_ACCESS4_0_7_0_RANGE\
                                                                             7: 0
#define MC_SECURITY_CARVEOUT31_CLIENT_ACCESS4_0_31_12_RANGE                 31:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_303_0_MC_SECURITY_CARVEOUT31_CLIENT_ACCESS4_0_31_12_RANGE\
                                                                            27: 8
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_303_0_MC_SID_STREAMID_SECURITY_CONFIG_PVA0WRB_0_PVA0WRB_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_303_0_MC_SID_STREAMID_SECURITY_CONFIG_PVA0WRB_0_PVA0WRB_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_303_0_MC_SID_STREAMID_SECURITY_CONFIG_PVA0WRB_0_PVA0WRB_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define MC_SECURITY_CARVEOUT11_CLIENT_ACCESS4_0_7_0_RANGE                   7:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_304_0_MC_SECURITY_CARVEOUT11_CLIENT_ACCESS4_0_7_0_RANGE\
                                                                             7: 0
#define MC_SECURITY_CARVEOUT11_CLIENT_ACCESS4_0_31_12_RANGE                 31:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_304_0_MC_SECURITY_CARVEOUT11_CLIENT_ACCESS4_0_31_12_RANGE\
                                                                            27: 8
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_304_0_MC_SID_STREAMID_SECURITY_CONFIG_MIU3W_0_MIU3W_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_304_0_MC_SID_STREAMID_SECURITY_CONFIG_MIU3W_0_MIU3W_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_304_0_MC_SID_STREAMID_SECURITY_CONFIG_MIU3W_0_MIU3W_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define MC_SECURITY_CARVEOUT29_CLIENT_ACCESS5_0_9_0_RANGE                   9:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_305_0_MC_SECURITY_CARVEOUT29_CLIENT_ACCESS5_0_9_0_RANGE\
                                                                             9: 0
#define MC_SECURITY_CARVEOUT29_CLIENT_ACCESS5_0_31_14_RANGE                 31:14
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_305_0_MC_SECURITY_CARVEOUT29_CLIENT_ACCESS5_0_31_14_RANGE\
                                                                            27:10
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_305_0_MC_SID_STREAMID_SECURITY_CONFIG_BPMPR_0_BPMPR_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_305_0_MC_SID_STREAMID_SECURITY_CONFIG_BPMPR_0_BPMPR_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_305_0_MC_SID_STREAMID_SECURITY_CONFIG_BPMPR_0_BPMPR_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define MC_SECURITY_CARVEOUT10_CLIENT_ACCESS4_0_7_0_RANGE                   7:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_306_0_MC_SECURITY_CARVEOUT10_CLIENT_ACCESS4_0_7_0_RANGE\
                                                                             7: 0
#define MC_SECURITY_CARVEOUT10_CLIENT_ACCESS4_0_31_12_RANGE                 31:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_306_0_MC_SECURITY_CARVEOUT10_CLIENT_ACCESS4_0_31_12_RANGE\
                                                                            27: 8
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_306_0_MC_SID_STREAMID_SECURITY_CONFIG_HDAR_0_HDAR_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_306_0_MC_SID_STREAMID_SECURITY_CONFIG_HDAR_0_HDAR_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_306_0_MC_SID_STREAMID_SECURITY_CONFIG_HDAR_0_HDAR_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define MC_SECURITY_CARVEOUT9_CLIENT_ACCESS5_0_9_0_RANGE                    9:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_307_0_MC_SECURITY_CARVEOUT9_CLIENT_ACCESS5_0_9_0_RANGE\
                                                                             9: 0
#define MC_SECURITY_CARVEOUT9_CLIENT_ACCESS5_0_31_14_RANGE                  31:14
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_307_0_MC_SECURITY_CARVEOUT9_CLIENT_ACCESS5_0_31_14_RANGE\
                                                                            27:10
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_307_0_MC_SID_STREAMID_SECURITY_CONFIG_AONR_0_AONR_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_307_0_MC_SID_STREAMID_SECURITY_CONFIG_AONR_0_AONR_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_307_0_MC_SID_STREAMID_SECURITY_CONFIG_AONR_0_AONR_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define MC_SECURITY_CARVEOUT31_CLIENT_ACCESS5_0_9_0_RANGE                   9:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_308_0_MC_SECURITY_CARVEOUT31_CLIENT_ACCESS5_0_9_0_RANGE\
                                                                             9: 0
#define MC_SECURITY_CARVEOUT31_CLIENT_ACCESS5_0_31_14_RANGE                 31:14
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_308_0_MC_SECURITY_CARVEOUT31_CLIENT_ACCESS5_0_31_14_RANGE\
                                                                            27:10
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_308_0_MC_SID_STREAMID_SECURITY_CONFIG_SESRD_0_SESRD_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_308_0_MC_SID_STREAMID_SECURITY_CONFIG_SESRD_0_SESRD_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_308_0_MC_SID_STREAMID_SECURITY_CONFIG_SESRD_0_SESRD_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define MC_SECURITY_CARVEOUT21_CLIENT_ACCESS5_0_9_0_RANGE                   9:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_309_0_MC_SECURITY_CARVEOUT21_CLIENT_ACCESS5_0_9_0_RANGE\
                                                                             9: 0
#define MC_SECURITY_CARVEOUT21_CLIENT_ACCESS5_0_31_14_RANGE                 31:14
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_309_0_MC_SECURITY_CARVEOUT21_CLIENT_ACCESS5_0_31_14_RANGE\
                                                                            27:10
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_309_0_MC_SID_STREAMID_SECURITY_CONFIG_PVA0RDA1_0_PVA0RDA1_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_309_0_MC_SID_STREAMID_SECURITY_CONFIG_PVA0RDA1_0_PVA0RDA1_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_309_0_MC_SID_STREAMID_SECURITY_CONFIG_PVA0RDA1_0_PVA0RDA1_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define MC_SECURITY_CARVEOUT26_CLIENT_ACCESS5_0_9_0_RANGE                   9:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_310_0_MC_SECURITY_CARVEOUT26_CLIENT_ACCESS5_0_9_0_RANGE\
                                                                             9: 0
#define MC_SECURITY_CARVEOUT26_CLIENT_ACCESS5_0_31_14_RANGE                 31:14
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_310_0_MC_SECURITY_CARVEOUT26_CLIENT_ACCESS5_0_31_14_RANGE\
                                                                            27:10
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_310_0_MC_SID_STREAMID_SECURITY_CONFIG_PCIE5R_0_PCIE5R_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_310_0_MC_SID_STREAMID_SECURITY_CONFIG_PCIE5R_0_PCIE5R_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_310_0_MC_SID_STREAMID_SECURITY_CONFIG_PCIE5R_0_PCIE5R_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define MC_SECURITY_CARVEOUT18_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE    7:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_311_0_MC_SECURITY_CARVEOUT18_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE\
                                                                             7: 0
#define MC_SECURITY_CARVEOUT18_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE  31:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_311_0_MC_SECURITY_CARVEOUT18_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE\
                                                                            27: 8
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_311_0_MC_SID_STREAMID_SECURITY_CONFIG_MIU0W_0_MIU0W_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_311_0_MC_SID_STREAMID_SECURITY_CONFIG_MIU0W_0_MIU0W_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_311_0_MC_SID_STREAMID_SECURITY_CONFIG_MIU0W_0_MIU0W_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define MC_SECURITY_CARVEOUT28_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE    9:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_312_0_MC_SECURITY_CARVEOUT28_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE\
                                                                             9: 0
#define MC_SECURITY_CARVEOUT28_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE  31:14
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_312_0_MC_SECURITY_CARVEOUT28_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE\
                                                                            27:10
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_312_0_MC_SID_STREAMID_SECURITY_CONFIG_PCIE3R_0_PCIE3R_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_312_0_MC_SID_STREAMID_SECURITY_CONFIG_PCIE3R_0_PCIE3R_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_312_0_MC_SID_STREAMID_SECURITY_CONFIG_PCIE3R_0_PCIE3R_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define MC_SECURITY_CARVEOUT29_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE    7:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_313_0_MC_SECURITY_CARVEOUT29_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE\
                                                                             7: 0
#define MC_SECURITY_CARVEOUT29_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE  31:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_313_0_MC_SECURITY_CARVEOUT29_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE\
                                                                            27: 8
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_313_0_MC_SID_STREAMID_SECURITY_CONFIG_VIFALR_0_VIFALR_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_313_0_MC_SID_STREAMID_SECURITY_CONFIG_VIFALR_0_VIFALR_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_313_0_MC_SID_STREAMID_SECURITY_CONFIG_VIFALR_0_VIFALR_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define MC_SECURITY_CARVEOUT25_CLIENT_ACCESS4_0_7_0_RANGE                   7:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_314_0_MC_SECURITY_CARVEOUT25_CLIENT_ACCESS4_0_7_0_RANGE\
                                                                             7: 0
#define MC_SECURITY_CARVEOUT25_CLIENT_ACCESS4_0_31_12_RANGE                 31:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_314_0_MC_SECURITY_CARVEOUT25_CLIENT_ACCESS4_0_31_12_RANGE\
                                                                            27: 8
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_314_0_MC_SID_STREAMID_SECURITY_CONFIG_DLA1FALWRB_0_DLA1FALWRB_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_314_0_MC_SID_STREAMID_SECURITY_CONFIG_DLA1FALWRB_0_DLA1FALWRB_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_314_0_MC_SID_STREAMID_SECURITY_CONFIG_DLA1FALWRB_0_DLA1FALWRB_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define MC_SECURITY_CARVEOUT30_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE    9:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_315_0_MC_SECURITY_CARVEOUT30_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE\
                                                                             9: 0
#define MC_SECURITY_CARVEOUT30_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE  31:14
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_315_0_MC_SECURITY_CARVEOUT30_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE\
                                                                            27:10
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_315_0_MC_SID_STREAMID_SECURITY_CONFIG_VIFALW_0_VIFALW_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_315_0_MC_SID_STREAMID_SECURITY_CONFIG_VIFALW_0_VIFALW_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_315_0_MC_SID_STREAMID_SECURITY_CONFIG_VIFALW_0_VIFALW_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define MC_SECURITY_CARVEOUT25_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE    9:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_316_0_MC_SECURITY_CARVEOUT25_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE\
                                                                             9: 0
#define MC_SECURITY_CARVEOUT25_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE  31:14
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_316_0_MC_SECURITY_CARVEOUT25_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE\
                                                                            27:10
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_316_0_MC_SID_STREAMID_SECURITY_CONFIG_MIU4R_0_MIU4R_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_316_0_MC_SID_STREAMID_SECURITY_CONFIG_MIU4R_0_MIU4R_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_316_0_MC_SID_STREAMID_SECURITY_CONFIG_MIU4R_0_MIU4R_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define MC_SECURITY_CARVEOUT6_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE     9:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_317_0_MC_SECURITY_CARVEOUT6_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE\
                                                                             9: 0
#define MC_SECURITY_CARVEOUT6_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE   31:14
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_317_0_MC_SECURITY_CARVEOUT6_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE\
                                                                            27:10
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_317_0_MC_SID_STREAMID_SECURITY_CONFIG_NVENCSWR_0_NVENCSWR_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_317_0_MC_SID_STREAMID_SECURITY_CONFIG_NVENCSWR_0_NVENCSWR_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_317_0_MC_SID_STREAMID_SECURITY_CONFIG_NVENCSWR_0_NVENCSWR_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define MC_SECURITY_CARVEOUT24_CLIENT_ACCESS5_0_9_0_RANGE                   9:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_318_0_MC_SECURITY_CARVEOUT24_CLIENT_ACCESS5_0_9_0_RANGE\
                                                                             9: 0
#define MC_SECURITY_CARVEOUT24_CLIENT_ACCESS5_0_31_14_RANGE                 31:14
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_318_0_MC_SECURITY_CARVEOUT24_CLIENT_ACCESS5_0_31_14_RANGE\
                                                                            27:10
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_318_0_MC_SID_STREAMID_SECURITY_CONFIG_TSECSRDB_0_TSECSRDB_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_318_0_MC_SID_STREAMID_SECURITY_CONFIG_TSECSRDB_0_TSECSRDB_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_318_0_MC_SID_STREAMID_SECURITY_CONFIG_TSECSRDB_0_TSECSRDB_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define MC_SECURITY_CARVEOUT12_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE    9:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_319_0_MC_SECURITY_CARVEOUT12_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE\
                                                                             9: 0
#define MC_SECURITY_CARVEOUT12_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE  31:14
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_319_0_MC_SECURITY_CARVEOUT12_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE\
                                                                            27:10
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_319_0_MC_SID_STREAMID_SECURITY_CONFIG_DLA1RDA_0_DLA1RDA_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_319_0_MC_SID_STREAMID_SECURITY_CONFIG_DLA1RDA_0_DLA1RDA_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_319_0_MC_SID_STREAMID_SECURITY_CONFIG_DLA1RDA_0_DLA1RDA_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define MC_SECURITY_CARVEOUT16_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE    7:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_320_0_MC_SECURITY_CARVEOUT16_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE\
                                                                             7: 0
#define MC_SECURITY_CARVEOUT16_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE  31:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_320_0_MC_SECURITY_CARVEOUT16_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE\
                                                                            27: 8
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_320_0_MC_SID_STREAMID_SECURITY_CONFIG_AXIAPR_0_AXIAPR_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_320_0_MC_SID_STREAMID_SECURITY_CONFIG_AXIAPR_0_AXIAPR_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_320_0_MC_SID_STREAMID_SECURITY_CONFIG_AXIAPR_0_AXIAPR_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define MC_SECURITY_CARVEOUT31_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE    7:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_321_0_MC_SECURITY_CARVEOUT31_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE\
                                                                             7: 0
#define MC_SECURITY_CARVEOUT31_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE  31:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_321_0_MC_SECURITY_CARVEOUT31_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE\
                                                                            27: 8
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_321_0_MC_SID_STREAMID_SECURITY_CONFIG_MIU7W_0_MIU7W_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_321_0_MC_SID_STREAMID_SECURITY_CONFIG_MIU7W_0_MIU7W_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_321_0_MC_SID_STREAMID_SECURITY_CONFIG_MIU7W_0_MIU7W_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define MC_SECURITY_CARVEOUT26_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE    9:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_322_0_MC_SECURITY_CARVEOUT26_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE\
                                                                             9: 0
#define MC_SECURITY_CARVEOUT26_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE  31:14
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_322_0_MC_SECURITY_CARVEOUT26_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE\
                                                                            27:10
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_322_0_MC_SID_STREAMID_SECURITY_CONFIG_AXISW_0_AXISW_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_322_0_MC_SID_STREAMID_SECURITY_CONFIG_AXISW_0_AXISW_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_322_0_MC_SID_STREAMID_SECURITY_CONFIG_AXISW_0_AXISW_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define MC_SECURITY_CARVEOUT29_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE    9:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_323_0_MC_SECURITY_CARVEOUT29_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE\
                                                                             9: 0
#define MC_SECURITY_CARVEOUT29_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE  31:14
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_323_0_MC_SECURITY_CARVEOUT29_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE\
                                                                            27:10
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_323_0_MC_SID_STREAMID_SECURITY_CONFIG_SDMMCWAB_0_SDMMCWAB_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_323_0_MC_SID_STREAMID_SECURITY_CONFIG_SDMMCWAB_0_SDMMCWAB_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_323_0_MC_SID_STREAMID_SECURITY_CONFIG_SDMMCWAB_0_SDMMCWAB_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define MC_SECURITY_CARVEOUT13_CLIENT_ACCESS4_0_7_0_RANGE                   7:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_324_0_MC_SECURITY_CARVEOUT13_CLIENT_ACCESS4_0_7_0_RANGE\
                                                                             7: 0
#define MC_SECURITY_CARVEOUT13_CLIENT_ACCESS4_0_31_12_RANGE                 31:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_324_0_MC_SECURITY_CARVEOUT13_CLIENT_ACCESS4_0_31_12_RANGE\
                                                                            27: 8
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_324_0_MC_SID_STREAMID_SECURITY_CONFIG_SATAW_0_SATAW_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_324_0_MC_SID_STREAMID_SECURITY_CONFIG_SATAW_0_SATAW_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_324_0_MC_SID_STREAMID_SECURITY_CONFIG_SATAW_0_SATAW_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define MC_SECURITY_CARVEOUT28_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE    7:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_325_0_MC_SECURITY_CARVEOUT28_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE\
                                                                             7: 0
#define MC_SECURITY_CARVEOUT28_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE  31:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_325_0_MC_SECURITY_CARVEOUT28_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE\
                                                                            27: 8
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_325_0_MC_SID_STREAMID_SECURITY_CONFIG_UFSHCW_0_UFSHCW_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_325_0_MC_SID_STREAMID_SECURITY_CONFIG_UFSHCW_0_UFSHCW_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_325_0_MC_SID_STREAMID_SECURITY_CONFIG_UFSHCW_0_UFSHCW_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define MC_SECURITY_CARVEOUT25_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE    7:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_326_0_MC_SECURITY_CARVEOUT25_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE\
                                                                             7: 0
#define MC_SECURITY_CARVEOUT25_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE  31:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_326_0_MC_SECURITY_CARVEOUT25_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE\
                                                                            27: 8
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_326_0_MC_SID_STREAMID_SECURITY_CONFIG_SDMMCR_0_SDMMCR_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_326_0_MC_SID_STREAMID_SECURITY_CONFIG_SDMMCR_0_SDMMCR_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_326_0_MC_SID_STREAMID_SECURITY_CONFIG_SDMMCR_0_SDMMCR_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define MC_SECURITY_CARVEOUT14_CLIENT_ACCESS4_0_7_0_RANGE                   7:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_327_0_MC_SECURITY_CARVEOUT14_CLIENT_ACCESS4_0_7_0_RANGE\
                                                                             7: 0
#define MC_SECURITY_CARVEOUT14_CLIENT_ACCESS4_0_31_12_RANGE                 31:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_327_0_MC_SECURITY_CARVEOUT14_CLIENT_ACCESS4_0_31_12_RANGE\
                                                                            27: 8
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_327_0_MC_SID_STREAMID_SECURITY_CONFIG_SCEDMAW_0_SCEDMAW_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_327_0_MC_SID_STREAMID_SECURITY_CONFIG_SCEDMAW_0_SCEDMAW_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_327_0_MC_SID_STREAMID_SECURITY_CONFIG_SCEDMAW_0_SCEDMAW_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define MC_SECURITY_CARVEOUT19_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE    7:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_328_0_MC_SECURITY_CARVEOUT19_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE\
                                                                             7: 0
#define MC_SECURITY_CARVEOUT19_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE  31:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_328_0_MC_SECURITY_CARVEOUT19_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE\
                                                                            27: 8
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_328_0_MC_SID_STREAMID_SECURITY_CONFIG_UFSHCR_0_UFSHCR_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_328_0_MC_SID_STREAMID_SECURITY_CONFIG_UFSHCR_0_UFSHCR_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_328_0_MC_SID_STREAMID_SECURITY_CONFIG_UFSHCR_0_UFSHCR_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define MC_SECURITY_CARVEOUT23_CLIENT_ACCESS4_0_7_0_RANGE                   7:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_329_0_MC_SECURITY_CARVEOUT23_CLIENT_ACCESS4_0_7_0_RANGE\
                                                                             7: 0
#define MC_SECURITY_CARVEOUT23_CLIENT_ACCESS4_0_31_12_RANGE                 31:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_329_0_MC_SECURITY_CARVEOUT23_CLIENT_ACCESS4_0_31_12_RANGE\
                                                                            27: 8
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_329_0_MC_SID_STREAMID_SECURITY_CONFIG_PTCR_0_PTCR_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_329_0_MC_SID_STREAMID_SECURITY_CONFIG_PTCR_0_PTCR_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_329_0_MC_SID_STREAMID_SECURITY_CONFIG_PTCR_0_PTCR_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define MC_SECURITY_CARVEOUT12_CLIENT_ACCESS4_0_7_0_RANGE                   7:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_330_0_MC_SECURITY_CARVEOUT12_CLIENT_ACCESS4_0_7_0_RANGE\
                                                                             7: 0
#define MC_SECURITY_CARVEOUT12_CLIENT_ACCESS4_0_31_12_RANGE                 31:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_330_0_MC_SECURITY_CARVEOUT12_CLIENT_ACCESS4_0_31_12_RANGE\
                                                                            27: 8
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_330_0_MC_SID_STREAMID_SECURITY_CONFIG_DLA0FALWRB_0_DLA0FALWRB_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_330_0_MC_SID_STREAMID_SECURITY_CONFIG_DLA0FALWRB_0_DLA0FALWRB_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_330_0_MC_SID_STREAMID_SECURITY_CONFIG_DLA0FALWRB_0_DLA0FALWRB_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define MC_SECURITY_CARVEOUT22_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE    9:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_331_0_MC_SECURITY_CARVEOUT22_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE\
                                                                             9: 0
#define MC_SECURITY_CARVEOUT22_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE  31:14
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_331_0_MC_SECURITY_CARVEOUT22_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE\
                                                                            27:10
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_331_0_MC_SID_STREAMID_SECURITY_CONFIG_BPMPW_0_BPMPW_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_331_0_MC_SID_STREAMID_SECURITY_CONFIG_BPMPW_0_BPMPW_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_331_0_MC_SID_STREAMID_SECURITY_CONFIG_BPMPW_0_BPMPW_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define MC_SECURITY_CARVEOUT8_CLIENT_ACCESS5_0_9_0_RANGE                    9:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_332_0_MC_SECURITY_CARVEOUT8_CLIENT_ACCESS5_0_9_0_RANGE\
                                                                             9: 0
#define MC_SECURITY_CARVEOUT8_CLIENT_ACCESS5_0_31_14_RANGE                  31:14
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_332_0_MC_SECURITY_CARVEOUT8_CLIENT_ACCESS5_0_31_14_RANGE\
                                                                            27:10
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_332_0_MC_SID_STREAMID_SECURITY_CONFIG_RCEDMAW_0_RCEDMAW_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_332_0_MC_SID_STREAMID_SECURITY_CONFIG_RCEDMAW_0_RCEDMAW_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_332_0_MC_SID_STREAMID_SECURITY_CONFIG_RCEDMAW_0_RCEDMAW_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define MC_SECURITY_CARVEOUT27_CLIENT_ACCESS5_0_9_0_RANGE                   9:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_333_0_MC_SECURITY_CARVEOUT27_CLIENT_ACCESS5_0_9_0_RANGE\
                                                                             9: 0
#define MC_SECURITY_CARVEOUT27_CLIENT_ACCESS5_0_31_14_RANGE                 31:14
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_333_0_MC_SECURITY_CARVEOUT27_CLIENT_ACCESS5_0_31_14_RANGE\
                                                                            27:10
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_333_0_MC_SID_STREAMID_SECURITY_CONFIG_PVA1RDB_0_PVA1RDB_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_333_0_MC_SID_STREAMID_SECURITY_CONFIG_PVA1RDB_0_PVA1RDB_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_333_0_MC_SID_STREAMID_SECURITY_CONFIG_PVA1RDB_0_PVA1RDB_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define MC_SECURITY_CARVEOUT15_CLIENT_ACCESS5_0_9_0_RANGE                   9:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_334_0_MC_SECURITY_CARVEOUT15_CLIENT_ACCESS5_0_9_0_RANGE\
                                                                             9: 0
#define MC_SECURITY_CARVEOUT15_CLIENT_ACCESS5_0_31_14_RANGE                 31:14
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_334_0_MC_SECURITY_CARVEOUT15_CLIENT_ACCESS5_0_31_14_RANGE\
                                                                            27:10
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_334_0_MC_SID_STREAMID_SECURITY_CONFIG_AXIAPW_0_AXIAPW_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_334_0_MC_SID_STREAMID_SECURITY_CONFIG_AXIAPW_0_AXIAPW_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_334_0_MC_SID_STREAMID_SECURITY_CONFIG_AXIAPW_0_AXIAPW_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define MC_SECURITY_CARVEOUT23_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE    9:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_335_0_MC_SECURITY_CARVEOUT23_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE\
                                                                             9: 0
#define MC_SECURITY_CARVEOUT23_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE  31:14
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_335_0_MC_SECURITY_CARVEOUT23_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE\
                                                                            27:10
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_335_0_MC_SID_STREAMID_SECURITY_CONFIG_PVA0RDC_0_PVA0RDC_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_335_0_MC_SID_STREAMID_SECURITY_CONFIG_PVA0RDC_0_PVA0RDC_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_335_0_MC_SID_STREAMID_SECURITY_CONFIG_PVA0RDC_0_PVA0RDC_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define MC_SECURITY_CARVEOUT8_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE     7:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_336_0_MC_SECURITY_CARVEOUT8_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE\
                                                                             7: 0
#define MC_SECURITY_CARVEOUT8_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE   31:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_336_0_MC_SECURITY_CARVEOUT8_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE\
                                                                            27: 8
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_336_0_MC_SID_STREAMID_SECURITY_CONFIG_PCIE0W_0_PCIE0W_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_336_0_MC_SID_STREAMID_SECURITY_CONFIG_PCIE0W_0_PCIE0W_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_336_0_MC_SID_STREAMID_SECURITY_CONFIG_PCIE0W_0_PCIE0W_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define MC_SECURITY_CARVEOUT24_CLIENT_ACCESS4_0_7_0_RANGE                   7:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_337_0_MC_SECURITY_CARVEOUT24_CLIENT_ACCESS4_0_7_0_RANGE\
                                                                             7: 0
#define MC_SECURITY_CARVEOUT24_CLIENT_ACCESS4_0_31_12_RANGE                 31:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_337_0_MC_SECURITY_CARVEOUT24_CLIENT_ACCESS4_0_31_12_RANGE\
                                                                            27: 8
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_337_0_MC_SID_STREAMID_SECURITY_CONFIG_ISPWA_0_ISPWA_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_337_0_MC_SID_STREAMID_SECURITY_CONFIG_ISPWA_0_ISPWA_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_337_0_MC_SID_STREAMID_SECURITY_CONFIG_ISPWA_0_ISPWA_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define MC_SECURITY_CARVEOUT13_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE    9:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_338_0_MC_SECURITY_CARVEOUT13_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE\
                                                                             9: 0
#define MC_SECURITY_CARVEOUT13_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE  31:14
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_338_0_MC_SECURITY_CARVEOUT13_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE\
                                                                            27:10
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_338_0_MC_SID_STREAMID_SECURITY_CONFIG_DLA1WRA_0_DLA1WRA_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_338_0_MC_SID_STREAMID_SECURITY_CONFIG_DLA1WRA_0_DLA1WRA_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_338_0_MC_SID_STREAMID_SECURITY_CONFIG_DLA1WRA_0_DLA1WRA_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define MC_SECURITY_CARVEOUT31_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE    9:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_339_0_MC_SECURITY_CARVEOUT31_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE\
                                                                             9: 0
#define MC_SECURITY_CARVEOUT31_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE  31:14
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_339_0_MC_SECURITY_CARVEOUT31_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE\
                                                                            27:10
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_339_0_MC_SID_STREAMID_SECURITY_CONFIG_PCIE2AR_0_PCIE2AR_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_339_0_MC_SID_STREAMID_SECURITY_CONFIG_PCIE2AR_0_PCIE2AR_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_339_0_MC_SID_STREAMID_SECURITY_CONFIG_PCIE2AR_0_PCIE2AR_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define MC_SECURITY_CARVEOUT20_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE    9:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_340_0_MC_SECURITY_CARVEOUT20_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE\
                                                                             9: 0
#define MC_SECURITY_CARVEOUT20_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE  31:14
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_340_0_MC_SECURITY_CARVEOUT20_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE\
                                                                            27:10
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_340_0_MC_SID_STREAMID_SECURITY_CONFIG_RCER_0_RCER_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_340_0_MC_SID_STREAMID_SECURITY_CONFIG_RCER_0_RCER_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_340_0_MC_SID_STREAMID_SECURITY_CONFIG_RCER_0_RCER_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define MC_SECURITY_CARVEOUT11_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE    9:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_341_0_MC_SECURITY_CARVEOUT11_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE\
                                                                             9: 0
#define MC_SECURITY_CARVEOUT11_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE  31:14
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_341_0_MC_SECURITY_CARVEOUT11_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE\
                                                                            27:10
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_341_0_MC_SID_STREAMID_SECURITY_CONFIG_TSECSWR_0_TSECSWR_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_341_0_MC_SID_STREAMID_SECURITY_CONFIG_TSECSWR_0_TSECSWR_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_341_0_MC_SID_STREAMID_SECURITY_CONFIG_TSECSWR_0_TSECSWR_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define MC_SECURITY_CARVEOUT22_CLIENT_ACCESS4_0_7_0_RANGE                   7:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_342_0_MC_SECURITY_CARVEOUT22_CLIENT_ACCESS4_0_7_0_RANGE\
                                                                             7: 0
#define MC_SECURITY_CARVEOUT22_CLIENT_ACCESS4_0_31_12_RANGE                 31:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_342_0_MC_SECURITY_CARVEOUT22_CLIENT_ACCESS4_0_31_12_RANGE\
                                                                            27: 8
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_342_0_MC_SID_STREAMID_SECURITY_CONFIG_NVENC1SRD_0_NVENC1SRD_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_342_0_MC_SID_STREAMID_SECURITY_CONFIG_NVENC1SRD_0_NVENC1SRD_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_342_0_MC_SID_STREAMID_SECURITY_CONFIG_NVENC1SRD_0_NVENC1SRD_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define MC_SECURITY_CARVEOUT26_CLIENT_ACCESS4_0_7_0_RANGE                   7:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_343_0_MC_SECURITY_CARVEOUT26_CLIENT_ACCESS4_0_7_0_RANGE\
                                                                             7: 0
#define MC_SECURITY_CARVEOUT26_CLIENT_ACCESS4_0_31_12_RANGE                 31:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_343_0_MC_SECURITY_CARVEOUT26_CLIENT_ACCESS4_0_31_12_RANGE\
                                                                            27: 8
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_343_0_MC_SID_STREAMID_SECURITY_CONFIG_APER_0_APER_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_343_0_MC_SID_STREAMID_SECURITY_CONFIG_APER_0_APER_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_343_0_MC_SID_STREAMID_SECURITY_CONFIG_APER_0_APER_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define MC_SECURITY_CARVEOUT24_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE    9:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_344_0_MC_SECURITY_CARVEOUT24_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE\
                                                                             9: 0
#define MC_SECURITY_CARVEOUT24_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE  31:14
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_344_0_MC_SECURITY_CARVEOUT24_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE\
                                                                            27:10
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_344_0_MC_SID_STREAMID_SECURITY_CONFIG_AXISR_0_AXISR_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_344_0_MC_SID_STREAMID_SECURITY_CONFIG_AXISR_0_AXISR_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_344_0_MC_SID_STREAMID_SECURITY_CONFIG_AXISR_0_AXISR_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define MC_SECURITY_CARVEOUT27_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE    9:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_345_0_MC_SECURITY_CARVEOUT27_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE\
                                                                             9: 0
#define MC_SECURITY_CARVEOUT27_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE  31:14
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_345_0_MC_SECURITY_CARVEOUT27_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE\
                                                                            27:10
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_345_0_MC_SID_STREAMID_SECURITY_CONFIG_MIU6R_0_MIU6R_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_345_0_MC_SID_STREAMID_SECURITY_CONFIG_MIU6R_0_MIU6R_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_345_0_MC_SID_STREAMID_SECURITY_CONFIG_MIU6R_0_MIU6R_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define MC_SECURITY_CARVEOUT30_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE    7:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_346_0_MC_SECURITY_CARVEOUT30_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE\
                                                                             7: 0
#define MC_SECURITY_CARVEOUT30_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE  31:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_346_0_MC_SECURITY_CARVEOUT30_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE\
                                                                            27: 8
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_346_0_MC_SID_STREAMID_SECURITY_CONFIG_SDMMCW_0_SDMMCW_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_346_0_MC_SID_STREAMID_SECURITY_CONFIG_SDMMCW_0_SDMMCW_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_346_0_MC_SID_STREAMID_SECURITY_CONFIG_SDMMCW_0_SDMMCW_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define MC_SECURITY_CARVEOUT28_CLIENT_ACCESS4_0_7_0_RANGE                   7:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_347_0_MC_SECURITY_CARVEOUT28_CLIENT_ACCESS4_0_7_0_RANGE\
                                                                             7: 0
#define MC_SECURITY_CARVEOUT28_CLIENT_ACCESS4_0_31_12_RANGE                 31:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_347_0_MC_SECURITY_CARVEOUT28_CLIENT_ACCESS4_0_31_12_RANGE\
                                                                            27: 8
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_347_0_MC_SID_STREAMID_SECURITY_CONFIG_PCIE4W_0_PCIE4W_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_347_0_MC_SID_STREAMID_SECURITY_CONFIG_PCIE4W_0_PCIE4W_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_347_0_MC_SID_STREAMID_SECURITY_CONFIG_PCIE4W_0_PCIE4W_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define MC_SECURITY_CARVEOUT20_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE    7:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_348_0_MC_SECURITY_CARVEOUT20_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE\
                                                                             7: 0
#define MC_SECURITY_CARVEOUT20_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE  31:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_348_0_MC_SECURITY_CARVEOUT20_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE\
                                                                            27: 8
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_348_0_MC_SID_STREAMID_SECURITY_CONFIG_PCIE5R1_0_PCIE5R1_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_348_0_MC_SID_STREAMID_SECURITY_CONFIG_PCIE5R1_0_PCIE5R1_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_348_0_MC_SID_STREAMID_SECURITY_CONFIG_PCIE5R1_0_PCIE5R1_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define MC_SECURITY_CARVEOUT7_CLIENT_ACCESS4_0_7_0_RANGE                    7:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_349_0_MC_SECURITY_CARVEOUT7_CLIENT_ACCESS4_0_7_0_RANGE\
                                                                             7: 0
#define MC_SECURITY_CARVEOUT7_CLIENT_ACCESS4_0_31_12_RANGE                  31:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_349_0_MC_SECURITY_CARVEOUT7_CLIENT_ACCESS4_0_31_12_RANGE\
                                                                            27: 8
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_349_0_MC_SID_STREAMID_SECURITY_CONFIG_PVA1RDB1_0_PVA1RDB1_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_349_0_MC_SID_STREAMID_SECURITY_CONFIG_PVA1RDB1_0_PVA1RDB1_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_349_0_MC_SID_STREAMID_SECURITY_CONFIG_PVA1RDB1_0_PVA1RDB1_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define MC_SECURITY_CARVEOUT18_CLIENT_ACCESS5_0_9_0_RANGE                   9:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_350_0_MC_SECURITY_CARVEOUT18_CLIENT_ACCESS5_0_9_0_RANGE\
                                                                             9: 0
#define MC_SECURITY_CARVEOUT18_CLIENT_ACCESS5_0_31_14_RANGE                 31:14
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_350_0_MC_SECURITY_CARVEOUT18_CLIENT_ACCESS5_0_31_14_RANGE\
                                                                            27:10
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_350_0_MC_SID_STREAMID_SECURITY_CONFIG_MIU4W_0_MIU4W_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_350_0_MC_SID_STREAMID_SECURITY_CONFIG_MIU4W_0_MIU4W_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_350_0_MC_SID_STREAMID_SECURITY_CONFIG_MIU4W_0_MIU4W_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define MC_SECURITY_CARVEOUT13_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE    7:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_351_0_MC_SECURITY_CARVEOUT13_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE\
                                                                             7: 0
#define MC_SECURITY_CARVEOUT13_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE  31:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_351_0_MC_SECURITY_CARVEOUT13_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE\
                                                                            27: 8
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_351_0_MC_SID_STREAMID_SECURITY_CONFIG_ISPRA_0_ISPRA_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_351_0_MC_SID_STREAMID_SECURITY_CONFIG_ISPRA_0_ISPRA_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_351_0_MC_SID_STREAMID_SECURITY_CONFIG_ISPRA_0_ISPRA_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define MC_SECURITY_CARVEOUT15_CLIENT_ACCESS4_0_7_0_RANGE                   7:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_352_0_MC_SECURITY_CARVEOUT15_CLIENT_ACCESS4_0_7_0_RANGE\
                                                                             7: 0
#define MC_SECURITY_CARVEOUT15_CLIENT_ACCESS4_0_31_12_RANGE                 31:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_352_0_MC_SECURITY_CARVEOUT15_CLIENT_ACCESS4_0_31_12_RANGE\
                                                                            27: 8
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_352_0_MC_SID_STREAMID_SECURITY_CONFIG_NVDECSRD_0_NVDECSRD_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_352_0_MC_SID_STREAMID_SECURITY_CONFIG_NVDECSRD_0_NVDECSRD_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_352_0_MC_SID_STREAMID_SECURITY_CONFIG_NVDECSRD_0_NVDECSRD_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define MC_SECURITY_CARVEOUT9_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE     9:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_353_0_MC_SECURITY_CARVEOUT9_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE\
                                                                             9: 0
#define MC_SECURITY_CARVEOUT9_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE   31:14
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_353_0_MC_SECURITY_CARVEOUT9_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE\
                                                                            27:10
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_353_0_MC_SID_STREAMID_SECURITY_CONFIG_NVDISPLAYR_0_NVDISPLAYR_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_353_0_MC_SID_STREAMID_SECURITY_CONFIG_NVDISPLAYR_0_NVDISPLAYR_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_353_0_MC_SID_STREAMID_SECURITY_CONFIG_NVDISPLAYR_0_NVDISPLAYR_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define MC_SECURITY_CARVEOUT12_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE    7:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_354_0_MC_SECURITY_CARVEOUT12_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE\
                                                                             7: 0
#define MC_SECURITY_CARVEOUT12_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE  31:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_354_0_MC_SECURITY_CARVEOUT12_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE\
                                                                            27: 8
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_354_0_MC_SID_STREAMID_SECURITY_CONFIG_NVJPGSWR_0_NVJPGSWR_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_354_0_MC_SID_STREAMID_SECURITY_CONFIG_NVJPGSWR_0_NVJPGSWR_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_354_0_MC_SID_STREAMID_SECURITY_CONFIG_NVJPGSWR_0_NVJPGSWR_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define MC_SECURITY_CARVEOUT14_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE    9:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_355_0_MC_SECURITY_CARVEOUT14_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE\
                                                                             9: 0
#define MC_SECURITY_CARVEOUT14_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE  31:14
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_355_0_MC_SECURITY_CARVEOUT14_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE\
                                                                            27:10
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_355_0_MC_SID_STREAMID_SECURITY_CONFIG_NVJPGSRD_0_NVJPGSRD_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_355_0_MC_SID_STREAMID_SECURITY_CONFIG_NVJPGSRD_0_NVJPGSRD_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_355_0_MC_SID_STREAMID_SECURITY_CONFIG_NVJPGSRD_0_NVJPGSRD_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define MC_SECURITY_CARVEOUT11_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE    7:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_356_0_MC_SECURITY_CARVEOUT11_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE\
                                                                             7: 0
#define MC_SECURITY_CARVEOUT11_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE  31:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_356_0_MC_SECURITY_CARVEOUT11_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE\
                                                                            27: 8
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_356_0_MC_SID_STREAMID_SECURITY_CONFIG_TSECSRD_0_TSECSRD_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_356_0_MC_SID_STREAMID_SECURITY_CONFIG_TSECSRD_0_TSECSRD_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_356_0_MC_SID_STREAMID_SECURITY_CONFIG_TSECSRD_0_TSECSRD_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define MC_SECURITY_CARVEOUT10_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE    7:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_357_0_MC_SECURITY_CARVEOUT10_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE\
                                                                             7: 0
#define MC_SECURITY_CARVEOUT10_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE  31:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_357_0_MC_SECURITY_CARVEOUT10_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE\
                                                                            27: 8
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_357_0_MC_SID_STREAMID_SECURITY_CONFIG_XUSB_HOSTR_0_XUSB_HOSTR_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_357_0_MC_SID_STREAMID_SECURITY_CONFIG_XUSB_HOSTR_0_XUSB_HOSTR_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_357_0_MC_SID_STREAMID_SECURITY_CONFIG_XUSB_HOSTR_0_XUSB_HOSTR_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define MC_SECURITY_CARVEOUT15_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE    9:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_358_0_MC_SECURITY_CARVEOUT15_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE\
                                                                             9: 0
#define MC_SECURITY_CARVEOUT15_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE  31:14
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_358_0_MC_SECURITY_CARVEOUT15_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE\
                                                                            27:10
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_358_0_MC_SID_STREAMID_SECURITY_CONFIG_VICSRD_0_VICSRD_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_358_0_MC_SID_STREAMID_SECURITY_CONFIG_VICSRD_0_VICSRD_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_358_0_MC_SID_STREAMID_SECURITY_CONFIG_VICSRD_0_VICSRD_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define MC_SECURITY_CARVEOUT30_CLIENT_ACCESS4_0_7_0_RANGE                   7:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_359_0_MC_SECURITY_CARVEOUT30_CLIENT_ACCESS4_0_7_0_RANGE\
                                                                             7: 0
#define MC_SECURITY_CARVEOUT30_CLIENT_ACCESS4_0_31_12_RANGE                 31:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_359_0_MC_SECURITY_CARVEOUT30_CLIENT_ACCESS4_0_31_12_RANGE\
                                                                            27: 8
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_359_0_MC_SID_STREAMID_SECURITY_CONFIG_AONDMAR_0_AONDMAR_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_359_0_MC_SID_STREAMID_SECURITY_CONFIG_AONDMAR_0_AONDMAR_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_359_0_MC_SID_STREAMID_SECURITY_CONFIG_AONDMAR_0_AONDMAR_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define MC_SECURITY_CARVEOUT16_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE    9:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_360_0_MC_SECURITY_CARVEOUT16_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE\
                                                                             9: 0
#define MC_SECURITY_CARVEOUT16_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE  31:14
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_360_0_MC_SECURITY_CARVEOUT16_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE\
                                                                            27:10
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_360_0_MC_SID_STREAMID_SECURITY_CONFIG_AONW_0_AONW_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_360_0_MC_SID_STREAMID_SECURITY_CONFIG_AONW_0_AONW_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_360_0_MC_SID_STREAMID_SECURITY_CONFIG_AONW_0_AONW_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define MC_SECURITY_CARVEOUT30_CLIENT_ACCESS5_0_9_0_RANGE                   9:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_361_0_MC_SECURITY_CARVEOUT30_CLIENT_ACCESS5_0_9_0_RANGE\
                                                                             9: 0
#define MC_SECURITY_CARVEOUT30_CLIENT_ACCESS5_0_31_14_RANGE                 31:14
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_361_0_MC_SECURITY_CARVEOUT30_CLIENT_ACCESS5_0_31_14_RANGE\
                                                                            27:10
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_361_0_MC_SID_STREAMID_SECURITY_CONFIG_PVA1RDA1_0_PVA1RDA1_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_361_0_MC_SID_STREAMID_SECURITY_CONFIG_PVA1RDA1_0_PVA1RDA1_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_361_0_MC_SID_STREAMID_SECURITY_CONFIG_PVA1RDA1_0_PVA1RDA1_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define MC_SECURITY_CARVEOUT25_CLIENT_ACCESS5_0_9_0_RANGE                   9:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_362_0_MC_SECURITY_CARVEOUT25_CLIENT_ACCESS5_0_9_0_RANGE\
                                                                             9: 0
#define MC_SECURITY_CARVEOUT25_CLIENT_ACCESS5_0_31_14_RANGE                 31:14
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_362_0_MC_SECURITY_CARVEOUT25_CLIENT_ACCESS5_0_31_14_RANGE\
                                                                            27:10
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_362_0_MC_SID_STREAMID_SECURITY_CONFIG_PVA1WRC_0_PVA1WRC_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_362_0_MC_SID_STREAMID_SECURITY_CONFIG_PVA1WRC_0_PVA1WRC_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_362_0_MC_SID_STREAMID_SECURITY_CONFIG_PVA1WRC_0_PVA1WRC_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define MC_SECURITY_CARVEOUT6_CLIENT_ACCESS5_0_9_0_RANGE                    9:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_363_0_MC_SECURITY_CARVEOUT6_CLIENT_ACCESS5_0_9_0_RANGE\
                                                                             9: 0
#define MC_SECURITY_CARVEOUT6_CLIENT_ACCESS5_0_31_14_RANGE                  31:14
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_363_0_MC_SECURITY_CARVEOUT6_CLIENT_ACCESS5_0_31_14_RANGE\
                                                                            27:10
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_363_0_MC_SID_STREAMID_SECURITY_CONFIG_EQOSR_0_EQOSR_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_363_0_MC_SID_STREAMID_SECURITY_CONFIG_EQOSR_0_EQOSR_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_363_0_MC_SID_STREAMID_SECURITY_CONFIG_EQOSR_0_EQOSR_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define MC_SECURITY_CARVEOUT27_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE    7:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_364_0_MC_SECURITY_CARVEOUT27_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE\
                                                                             7: 0
#define MC_SECURITY_CARVEOUT27_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE  31:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_364_0_MC_SECURITY_CARVEOUT27_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE\
                                                                            27: 8
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_364_0_MC_SID_STREAMID_SECURITY_CONFIG_DLA0FALRDB_0_DLA0FALRDB_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_364_0_MC_SID_STREAMID_SECURITY_CONFIG_DLA0FALRDB_0_DLA0FALRDB_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_364_0_MC_SID_STREAMID_SECURITY_CONFIG_DLA0FALRDB_0_DLA0FALRDB_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define MC_SECURITY_CARVEOUT6_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE     7:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_365_0_MC_SECURITY_CARVEOUT6_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE\
                                                                             7: 0
#define MC_SECURITY_CARVEOUT6_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE   31:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_365_0_MC_SECURITY_CARVEOUT6_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE\
                                                                            27: 8
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_365_0_MC_SID_STREAMID_SECURITY_CONFIG_NVDEC1SRD1_0_NVDEC1SRD1_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_365_0_MC_SID_STREAMID_SECURITY_CONFIG_NVDEC1SRD1_0_NVDEC1SRD1_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_365_0_MC_SID_STREAMID_SECURITY_CONFIG_NVDEC1SRD1_0_NVDEC1SRD1_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define MC_SECURITY_CARVEOUT24_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE    7:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_366_0_MC_SECURITY_CARVEOUT24_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE\
                                                                             7: 0
#define MC_SECURITY_CARVEOUT24_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE  31:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_366_0_MC_SECURITY_CARVEOUT24_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE\
                                                                            27: 8
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_366_0_MC_SID_STREAMID_SECURITY_CONFIG_SDMMCRAB_0_SDMMCRAB_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_366_0_MC_SID_STREAMID_SECURITY_CONFIG_SDMMCRAB_0_SDMMCRAB_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_366_0_MC_SID_STREAMID_SECURITY_CONFIG_SDMMCRAB_0_SDMMCRAB_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define MC_SECURITY_CARVEOUT23_CLIENT_ACCESS5_0_9_0_RANGE                   9:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_367_0_MC_SECURITY_CARVEOUT23_CLIENT_ACCESS5_0_9_0_RANGE\
                                                                             9: 0
#define MC_SECURITY_CARVEOUT23_CLIENT_ACCESS5_0_31_14_RANGE                 31:14
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_367_0_MC_SECURITY_CARVEOUT23_CLIENT_ACCESS5_0_31_14_RANGE\
                                                                            27:10
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_367_0_MC_SID_STREAMID_SECURITY_CONFIG_ETRR_0_ETRR_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_367_0_MC_SID_STREAMID_SECURITY_CONFIG_ETRR_0_ETRR_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_367_0_MC_SID_STREAMID_SECURITY_CONFIG_ETRR_0_ETRR_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define MC_SECURITY_CARVEOUT28_CLIENT_ACCESS5_0_9_0_RANGE                   9:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_368_0_MC_SECURITY_CARVEOUT28_CLIENT_ACCESS5_0_9_0_RANGE\
                                                                             9: 0
#define MC_SECURITY_CARVEOUT28_CLIENT_ACCESS5_0_31_14_RANGE                 31:14
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_368_0_MC_SECURITY_CARVEOUT28_CLIENT_ACCESS5_0_31_14_RANGE\
                                                                            27:10
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_368_0_MC_SID_STREAMID_SECURITY_CONFIG_APEDMAR_0_APEDMAR_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_368_0_MC_SID_STREAMID_SECURITY_CONFIG_APEDMAR_0_APEDMAR_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_368_0_MC_SID_STREAMID_SECURITY_CONFIG_APEDMAR_0_APEDMAR_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define MC_SECURITY_CARVEOUT17_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE    7:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_369_0_MC_SECURITY_CARVEOUT17_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE\
                                                                             7: 0
#define MC_SECURITY_CARVEOUT17_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE  31:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_369_0_MC_SECURITY_CARVEOUT17_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE\
                                                                            27: 8
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_369_0_MC_SID_STREAMID_SECURITY_CONFIG_PVA1RDA_0_PVA1RDA_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_369_0_MC_SID_STREAMID_SECURITY_CONFIG_PVA1RDA_0_PVA1RDA_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_369_0_MC_SID_STREAMID_SECURITY_CONFIG_PVA1RDA_0_PVA1RDA_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define MC_SECURITY_CARVEOUT29_CLIENT_ACCESS4_0_7_0_RANGE                   7:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_370_0_MC_SECURITY_CARVEOUT29_CLIENT_ACCESS4_0_7_0_RANGE\
                                                                             7: 0
#define MC_SECURITY_CARVEOUT29_CLIENT_ACCESS4_0_31_12_RANGE                 31:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_370_0_MC_SECURITY_CARVEOUT29_CLIENT_ACCESS4_0_31_12_RANGE\
                                                                            27: 8
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_370_0_MC_SID_STREAMID_SECURITY_CONFIG_NVENCSRD_0_NVENCSRD_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_370_0_MC_SID_STREAMID_SECURITY_CONFIG_NVENCSRD_0_NVENCSRD_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_370_0_MC_SID_STREAMID_SECURITY_CONFIG_NVENCSRD_0_NVENCSRD_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define MC_SECURITY_CARVEOUT12_CLIENT_ACCESS5_0_9_0_RANGE                   9:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_371_0_MC_SECURITY_CARVEOUT12_CLIENT_ACCESS5_0_9_0_RANGE\
                                                                             9: 0
#define MC_SECURITY_CARVEOUT12_CLIENT_ACCESS5_0_31_14_RANGE                 31:14
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_371_0_MC_SECURITY_CARVEOUT12_CLIENT_ACCESS5_0_31_14_RANGE\
                                                                            27:10
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_371_0_MC_SID_STREAMID_SECURITY_CONFIG_TSECSWRB_0_TSECSWRB_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_371_0_MC_SID_STREAMID_SECURITY_CONFIG_TSECSWRB_0_TSECSWRB_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_371_0_MC_SID_STREAMID_SECURITY_CONFIG_TSECSWRB_0_TSECSWRB_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define MC_SECURITY_CARVEOUT19_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE    9:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_372_0_MC_SECURITY_CARVEOUT19_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE\
                                                                             9: 0
#define MC_SECURITY_CARVEOUT19_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE  31:14
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_372_0_MC_SECURITY_CARVEOUT19_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE\
                                                                            27:10
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_372_0_MC_SID_STREAMID_SECURITY_CONFIG_DLA0WRA_0_DLA0WRA_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_372_0_MC_SID_STREAMID_SECURITY_CONFIG_DLA0WRA_0_DLA0WRA_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_372_0_MC_SID_STREAMID_SECURITY_CONFIG_DLA0WRA_0_DLA0WRA_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define MC_VIDEO_PROTECT_VPR_OVERRIDE2_0_25_0_RANGE                         25:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_373_0_MC_VIDEO_PROTECT_VPR_OVERRIDE2_0_25_0_RANGE\
                                                                            25: 0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_373_0_EMC_FBIO_CFG9_0_USE_SELF_REF_STATE_RANGE\
                                                                            26:26
#define EMC_FBIO_CFG9_0_4_0_RANGE                                           4:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_373_0_EMC_FBIO_CFG9_0_4_0_RANGE      31:27

#define MC_CLIENT_ORDER_ID_29_0_29_4_RANGE                                  29:4
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_374_0_MC_CLIENT_ORDER_ID_29_0_29_4_RANGE\
                                                                            25: 0
#define MC_CLIENT_ORDER_ID_13_0_21_16_RANGE                                 21:16
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_374_0_MC_CLIENT_ORDER_ID_13_0_21_16_RANGE\
                                                                            31:26

#define MC_CLIENT_ORDER_ID_31_0_29_4_RANGE                                  29:4
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_375_0_MC_CLIENT_ORDER_ID_31_0_29_4_RANGE\
                                                                            25: 0
#define MC_CLIENT_ORDER_ID_10_0_21_16_RANGE                                 21:16
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_375_0_MC_CLIENT_ORDER_ID_10_0_21_16_RANGE\
                                                                            31:26

#define MC_HUB_PC_VC_ID_8_0_25_0_RANGE                                      25:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_376_0_MC_HUB_PC_VC_ID_8_0_25_0_RANGE 25: 0
#define MC_CLIENT_ORDER_ID_2_0_25_20_RANGE                                  25:20
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_376_0_MC_CLIENT_ORDER_ID_2_0_25_20_RANGE\
                                                                            31:26

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_377_0_MC_REGIF_BROADCAST_0_ENABLE_REGIF_BROADCAST_HUB_SID_RANGE\
                                                                             3: 0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_377_0_MC_REGIF_BROADCAST_0_LOCK_REGIF_CONFIG_RANGE\
                                                                             4: 4
#define MC_REGIF_BROADCAST_0_19_0_RANGE                                     19:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_377_0_MC_REGIF_BROADCAST_0_19_0_RANGE\
                                                                            24: 5
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_377_0_MC_HUB_PC_VC_ID_2_0_USBX_VC_ID_RANGE\
                                                                            26:25
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_377_0_MC_HUB_PC_VC_ID_2_0_MSE_VC_ID_RANGE\
                                                                            28:27
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_377_0_MC_HUB_PC_VC_ID_2_0_SD_VC_ID_RANGE\
                                                                            30:29

#define MC_HUB_PC_VC_ID_7_0_17_0_RANGE                                      17:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_378_0_MC_HUB_PC_VC_ID_7_0_17_0_RANGE 17: 0
#define MC_HUB_PC_VC_ID_7_0_29_24_RANGE                                     29:24
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_378_0_MC_HUB_PC_VC_ID_7_0_29_24_RANGE\
                                                                            23:18
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_378_0_MC_SID_STREAMID_OVERRIDE_CONFIG_PVA1RDA_0_PVA1RDA_STREAMID_RANGE\
                                                                            31:24

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_379_0_MC_EMEM_ADR_CFG_CHANNEL_MASK_0_EMEM_CHANNEL_MASK_RANGE\
                                                                            22: 0
#define MC_SECURITY_CARVEOUT4_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE     2:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_379_0_MC_SECURITY_CARVEOUT4_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE\
                                                                            25:23
#define MC_SECURITY_CARVEOUT4_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE   22:21
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_379_0_MC_SECURITY_CARVEOUT4_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE\
                                                                            27:26
#define MC_SECURITY_CARVEOUT4_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE   31:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_379_0_MC_SECURITY_CARVEOUT4_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE\
                                                                            31:28

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_380_0_MC_EMEM_ADR_CFG_CHANNEL_MASK_1_0_EMEM_CHANNEL_MASK_1_RANGE\
                                                                            22: 0
#define MC_SECURITY_CARVEOUT1_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE     2:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_380_0_MC_SECURITY_CARVEOUT1_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE\
                                                                            25:23
#define MC_SECURITY_CARVEOUT1_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE   22:21
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_380_0_MC_SECURITY_CARVEOUT1_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE\
                                                                            27:26
#define MC_SECURITY_CARVEOUT1_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE   31:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_380_0_MC_SECURITY_CARVEOUT1_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE\
                                                                            31:28

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_381_0_MC_EMEM_ADR_CFG_CHANNEL_MASK_2_0_EMEM_CHANNEL_MASK_2_RANGE\
                                                                            22: 0
#define MC_SECURITY_CARVEOUT2_CLIENT_ACCESS0_0_2_0_RANGE                    2:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_381_0_MC_SECURITY_CARVEOUT2_CLIENT_ACCESS0_0_2_0_RANGE\
                                                                            25:23
#define MC_SECURITY_CARVEOUT2_CLIENT_ACCESS0_0_22_21_RANGE                  22:21
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_381_0_MC_SECURITY_CARVEOUT2_CLIENT_ACCESS0_0_22_21_RANGE\
                                                                            27:26
#define MC_SECURITY_CARVEOUT2_CLIENT_ACCESS0_0_31_28_RANGE                  31:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_381_0_MC_SECURITY_CARVEOUT2_CLIENT_ACCESS0_0_31_28_RANGE\
                                                                            31:28

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_382_0_MC_EMEM_ADR_CFG_CHANNEL_MASK_3_0_EMEM_CHANNEL_MASK_3_RANGE\
                                                                            22: 0
#define MC_SECURITY_CARVEOUT2_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE     2:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_382_0_MC_SECURITY_CARVEOUT2_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE\
                                                                            25:23
#define MC_SECURITY_CARVEOUT2_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE   22:21
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_382_0_MC_SECURITY_CARVEOUT2_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE\
                                                                            27:26
#define MC_SECURITY_CARVEOUT2_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE   31:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_382_0_MC_SECURITY_CARVEOUT2_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE\
                                                                            31:28

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_383_0_MC_EMEM_ADR_CFG_BANK_MASK_0_0_EMEM_BANK_MASK_0_RANGE\
                                                                            21: 0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_383_0_MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_COLWIDTH_RANGE\
                                                                            24:22
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_383_0_MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_BANKWIDTH_RANGE\
                                                                            26:25
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_383_0_MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_DEVSIZE_RANGE\
                                                                            31:27

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_384_0_MC_EMEM_ADR_CFG_BANK_MASK_1_0_EMEM_BANK_MASK_1_RANGE\
                                                                            21: 0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_384_0_MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_COLWIDTH_RANGE\
                                                                            24:22
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_384_0_MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_BANKWIDTH_RANGE\
                                                                            26:25
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_384_0_MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_DEVSIZE_RANGE\
                                                                            31:27

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_385_0_MC_EMEM_ADR_CFG_BANK_MASK_2_0_EMEM_BANK_MASK_2_RANGE\
                                                                            21: 0
#define MC_CLIENT_ORDER_ID_0_0_9_0_RANGE                                    9:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_385_0_MC_CLIENT_ORDER_ID_0_0_9_0_RANGE\
                                                                            31:22

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_386_0_MC_VIDEO_PROTECT_VPR_OVERRIDE1_0_SDMMC4A_VPR_OVERRIDE_RANGE\
                                                                             0: 0
#define MC_VIDEO_PROTECT_VPR_OVERRIDE1_0_8_5_RANGE                          8:5
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_386_0_MC_VIDEO_PROTECT_VPR_OVERRIDE1_0_8_5_RANGE\
                                                                             4: 1
#define MC_VIDEO_PROTECT_VPR_OVERRIDE1_0_13_12_RANGE                        13:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_386_0_MC_VIDEO_PROTECT_VPR_OVERRIDE1_0_13_12_RANGE\
                                                                             6: 5
#define MC_VIDEO_PROTECT_VPR_OVERRIDE1_0_31_17_RANGE                        31:17
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_386_0_MC_VIDEO_PROTECT_VPR_OVERRIDE1_0_31_17_RANGE\
                                                                            21: 7
#define MC_HUB_PC_VC_ID_14_0_9_0_RANGE                                      9:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_386_0_MC_HUB_PC_VC_ID_14_0_9_0_RANGE 31:22

#define MC_HUB_PC_VC_ID_10_0_29_8_RANGE                                     29:8
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_387_0_MC_HUB_PC_VC_ID_10_0_29_8_RANGE\
                                                                            21: 0
#define MC_SECURITY_CARVEOUT3_CLIENT_ACCESS0_0_2_0_RANGE                    2:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_387_0_MC_SECURITY_CARVEOUT3_CLIENT_ACCESS0_0_2_0_RANGE\
                                                                            24:22
#define MC_SECURITY_CARVEOUT3_CLIENT_ACCESS0_0_22_21_RANGE                  22:21
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_387_0_MC_SECURITY_CARVEOUT3_CLIENT_ACCESS0_0_22_21_RANGE\
                                                                            26:25
#define MC_SECURITY_CARVEOUT3_CLIENT_ACCESS0_0_31_28_RANGE                  31:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_387_0_MC_SECURITY_CARVEOUT3_CLIENT_ACCESS0_0_31_28_RANGE\
                                                                            30:27

#define MC_HUB_PC_VC_ID_6_0_25_4_RANGE                                      25:4
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_388_0_MC_HUB_PC_VC_ID_6_0_25_4_RANGE 21: 0
#define MC_SECURITY_CARVEOUT5_CLIENT_ACCESS0_0_2_0_RANGE                    2:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_388_0_MC_SECURITY_CARVEOUT5_CLIENT_ACCESS0_0_2_0_RANGE\
                                                                            24:22
#define MC_SECURITY_CARVEOUT5_CLIENT_ACCESS0_0_22_21_RANGE                  22:21
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_388_0_MC_SECURITY_CARVEOUT5_CLIENT_ACCESS0_0_22_21_RANGE\
                                                                            26:25
#define MC_SECURITY_CARVEOUT5_CLIENT_ACCESS0_0_31_28_RANGE                  31:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_388_0_MC_SECURITY_CARVEOUT5_CLIENT_ACCESS0_0_31_28_RANGE\
                                                                            30:27

#define MC_ECC_RAW_MODE_CONTROL_0_2_0_RANGE                                 2:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_389_0_MC_ECC_RAW_MODE_CONTROL_0_2_0_RANGE\
                                                                             2: 0
#define MC_ECC_RAW_MODE_CONTROL_0_23_8_RANGE                                23:8
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_389_0_MC_ECC_RAW_MODE_CONTROL_0_23_8_RANGE\
                                                                            18: 3
#define MC_ECC_RAW_MODE_CONTROL_0_31_29_RANGE                               31:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_389_0_MC_ECC_RAW_MODE_CONTROL_0_31_29_RANGE\
                                                                            21:19
#define MC_SECURITY_CARVEOUT1_CLIENT_ACCESS0_0_2_0_RANGE                    2:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_389_0_MC_SECURITY_CARVEOUT1_CLIENT_ACCESS0_0_2_0_RANGE\
                                                                            24:22
#define MC_SECURITY_CARVEOUT1_CLIENT_ACCESS0_0_22_21_RANGE                  22:21
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_389_0_MC_SECURITY_CARVEOUT1_CLIENT_ACCESS0_0_22_21_RANGE\
                                                                            26:25
#define MC_SECURITY_CARVEOUT1_CLIENT_ACCESS0_0_31_28_RANGE                  31:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_389_0_MC_SECURITY_CARVEOUT1_CLIENT_ACCESS0_0_31_28_RANGE\
                                                                            30:27

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_390_0_MC_EMEM_CFG_0_EMEM_SIZE_MB_RANGE\
                                                                            19: 0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_390_0_MC_EMEM_CFG_0_EMEM_BOM_RANGE   20:20
#define MC_SECURITY_CARVEOUT3_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE     2:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_390_0_MC_SECURITY_CARVEOUT3_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE\
                                                                            23:21
#define MC_SECURITY_CARVEOUT3_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE   22:21
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_390_0_MC_SECURITY_CARVEOUT3_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE\
                                                                            25:24
#define MC_SECURITY_CARVEOUT3_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE   31:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_390_0_MC_SECURITY_CARVEOUT3_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE\
                                                                            29:26

#define MC_REGIF_CONFIG_0_19_0_RANGE                                        19:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_391_0_MC_REGIF_CONFIG_0_19_0_RANGE   19: 0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_391_0_MC_VIDEO_PROTECT_BOM_0_VIDEO_PROTECT_BOM_RANGE\
                                                                            31:20

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_392_0_MC_SECURITY_CARVEOUT3_BOM_0_MC_SECURITY_CARVEOUT3_BOM_RANGE_RANGE\
                                                                            19: 0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_392_0_MC_VIDEO_PROTECT_SIZE_MB_0_VIDEO_PROTECT_SIZE_MB_RANGE\
                                                                            31:20

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_393_0_MC_SECURITY_CARVEOUT1_BOM_0_MC_SECURITY_CARVEOUT1_BOM_RANGE_RANGE\
                                                                            19: 0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_393_0_MC_SEC_CARVEOUT_BOM_0_SEC_CARVEOUT_BOM_RANGE\
                                                                            31:20

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_394_0_MC_SECURITY_CARVEOUT4_BOM_0_MC_SECURITY_CARVEOUT4_BOM_RANGE_RANGE\
                                                                            19: 0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_394_0_MC_SEC_CARVEOUT_SIZE_MB_0_SEC_CARVEOUT_SIZE_MB_RANGE\
                                                                            31:20

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_395_0_MC_SECURITY_CARVEOUT2_BOM_0_MC_SECURITY_CARVEOUT2_BOM_RANGE_RANGE\
                                                                            19: 0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_395_0_MC_MTS_CARVEOUT_BOM_0_MTS_CARVEOUT_BOM_RANGE\
                                                                            31:20

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_396_0_MC_SECURITY_CARVEOUT5_BOM_0_MC_SECURITY_CARVEOUT5_BOM_RANGE_RANGE\
                                                                            19: 0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_396_0_MC_MTS_CARVEOUT_SIZE_MB_0_MTS_CARVEOUT_SIZE_MB_RANGE\
                                                                            31:20

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_397_0_MC_SECURITY_CARVEOUT9_BOM_0_MC_SECURITY_CARVEOUT9_BOM_RANGE_RANGE\
                                                                            19: 0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_397_0_MC_ECC_REGION3_BOM_0_ECC_REGION3_BOM_RANGE_RANGE\
                                                                            31:20

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_398_0_MC_SECURITY_CARVEOUT7_BOM_0_MC_SECURITY_CARVEOUT7_BOM_RANGE_RANGE\
                                                                            19: 0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_398_0_MC_ECC_REGION2_BOM_0_ECC_REGION2_BOM_RANGE_RANGE\
                                                                            31:20

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_399_0_MC_SECURITY_CARVEOUT18_BOM_0_MC_SECURITY_CARVEOUT18_BOM_RANGE_RANGE\
                                                                            19: 0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_399_0_MC_ECC_REGION1_BOM_0_ECC_REGION1_BOM_RANGE_RANGE\
                                                                            31:20

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_400_0_MC_SECURITY_CARVEOUT28_BOM_0_MC_SECURITY_CARVEOUT28_BOM_RANGE_RANGE\
                                                                            19: 0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_400_0_MC_ECC_REGION0_BOM_0_ECC_REGION0_BOM_RANGE_RANGE\
                                                                            31:20

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_401_0_MC_SECURITY_CARVEOUT15_BOM_0_MC_SECURITY_CARVEOUT15_BOM_RANGE_RANGE\
                                                                            19: 0
#define MC_SECURITY_CARVEOUT5_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE    13:4
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_401_0_MC_SECURITY_CARVEOUT5_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE\
                                                                            29:20
#define MC_SECURITY_CARVEOUT5_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE   21:20
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_401_0_MC_SECURITY_CARVEOUT5_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE\
                                                                            31:30

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_402_0_MC_SECURITY_CARVEOUT6_BOM_0_MC_SECURITY_CARVEOUT6_BOM_RANGE_RANGE\
                                                                            19: 0
#define MC_SECURITY_CARVEOUT4_CLIENT_ACCESS2_0_13_4_RANGE                   13:4
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_402_0_MC_SECURITY_CARVEOUT4_CLIENT_ACCESS2_0_13_4_RANGE\
                                                                            29:20
#define MC_SECURITY_CARVEOUT4_CLIENT_ACCESS2_0_21_20_RANGE                  21:20
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_402_0_MC_SECURITY_CARVEOUT4_CLIENT_ACCESS2_0_21_20_RANGE\
                                                                            31:30

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_403_0_MC_SECURITY_CARVEOUT10_BOM_0_MC_SECURITY_CARVEOUT10_BOM_RANGE_RANGE\
                                                                            19: 0
#define MC_SECURITY_CARVEOUT2_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE    13:4
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_403_0_MC_SECURITY_CARVEOUT2_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE\
                                                                            29:20
#define MC_SECURITY_CARVEOUT2_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE   21:20
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_403_0_MC_SECURITY_CARVEOUT2_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE\
                                                                            31:30

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_404_0_MC_SECURITY_CARVEOUT27_BOM_0_MC_SECURITY_CARVEOUT27_BOM_RANGE_RANGE\
                                                                            19: 0
#define MC_SECURITY_CARVEOUT2_CLIENT_ACCESS2_0_13_4_RANGE                   13:4
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_404_0_MC_SECURITY_CARVEOUT2_CLIENT_ACCESS2_0_13_4_RANGE\
                                                                            29:20
#define MC_SECURITY_CARVEOUT2_CLIENT_ACCESS2_0_21_20_RANGE                  21:20
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_404_0_MC_SECURITY_CARVEOUT2_CLIENT_ACCESS2_0_21_20_RANGE\
                                                                            31:30

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_405_0_MC_SECURITY_CARVEOUT23_BOM_0_MC_SECURITY_CARVEOUT23_BOM_RANGE_RANGE\
                                                                            19: 0
#define MC_SECURITY_CARVEOUT1_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE    13:4
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_405_0_MC_SECURITY_CARVEOUT1_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE\
                                                                            29:20
#define MC_SECURITY_CARVEOUT1_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE   21:20
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_405_0_MC_SECURITY_CARVEOUT1_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE\
                                                                            31:30

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_406_0_MC_SECURITY_CARVEOUT30_BOM_0_MC_SECURITY_CARVEOUT30_BOM_RANGE_RANGE\
                                                                            19: 0
#define MC_SECURITY_CARVEOUT3_CLIENT_ACCESS2_0_13_4_RANGE                   13:4
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_406_0_MC_SECURITY_CARVEOUT3_CLIENT_ACCESS2_0_13_4_RANGE\
                                                                            29:20
#define MC_SECURITY_CARVEOUT3_CLIENT_ACCESS2_0_21_20_RANGE                  21:20
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_406_0_MC_SECURITY_CARVEOUT3_CLIENT_ACCESS2_0_21_20_RANGE\
                                                                            31:30

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_407_0_MC_SECURITY_CARVEOUT14_BOM_0_MC_SECURITY_CARVEOUT14_BOM_RANGE_RANGE\
                                                                            19: 0
#define MC_SECURITY_CARVEOUT5_CLIENT_ACCESS2_0_13_4_RANGE                   13:4
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_407_0_MC_SECURITY_CARVEOUT5_CLIENT_ACCESS2_0_13_4_RANGE\
                                                                            29:20
#define MC_SECURITY_CARVEOUT5_CLIENT_ACCESS2_0_21_20_RANGE                  21:20
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_407_0_MC_SECURITY_CARVEOUT5_CLIENT_ACCESS2_0_21_20_RANGE\
                                                                            31:30

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_408_0_MC_SECURITY_CARVEOUT17_BOM_0_MC_SECURITY_CARVEOUT17_BOM_RANGE_RANGE\
                                                                            19: 0
#define MC_SECURITY_CARVEOUT4_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE    13:4
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_408_0_MC_SECURITY_CARVEOUT4_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE\
                                                                            29:20
#define MC_SECURITY_CARVEOUT4_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE   21:20
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_408_0_MC_SECURITY_CARVEOUT4_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE\
                                                                            31:30

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_409_0_MC_SECURITY_CARVEOUT25_BOM_0_MC_SECURITY_CARVEOUT25_BOM_RANGE_RANGE\
                                                                            19: 0
#define MC_SECURITY_CARVEOUT3_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE    13:4
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_409_0_MC_SECURITY_CARVEOUT3_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE\
                                                                            29:20
#define MC_SECURITY_CARVEOUT3_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE   21:20
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_409_0_MC_SECURITY_CARVEOUT3_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE\
                                                                            31:30

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_410_0_MC_SECURITY_CARVEOUT22_BOM_0_MC_SECURITY_CARVEOUT22_BOM_RANGE_RANGE\
                                                                            19: 0
#define MC_SECURITY_CARVEOUT1_CLIENT_ACCESS2_0_13_4_RANGE                   13:4
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_410_0_MC_SECURITY_CARVEOUT1_CLIENT_ACCESS2_0_13_4_RANGE\
                                                                            29:20
#define MC_SECURITY_CARVEOUT1_CLIENT_ACCESS2_0_21_20_RANGE                  21:20
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_410_0_MC_SECURITY_CARVEOUT1_CLIENT_ACCESS2_0_21_20_RANGE\
                                                                            31:30

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_411_0_MC_SECURITY_CARVEOUT11_BOM_0_MC_SECURITY_CARVEOUT11_BOM_RANGE_RANGE\
                                                                            19: 0
#define MC_SECURITY_CARVEOUT10_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE   13:4
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_411_0_MC_SECURITY_CARVEOUT10_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE\
                                                                            29:20
#define MC_SECURITY_CARVEOUT10_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE  21:20
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_411_0_MC_SECURITY_CARVEOUT10_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE\
                                                                            31:30

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_412_0_MC_SECURITY_CARVEOUT19_BOM_0_MC_SECURITY_CARVEOUT19_BOM_RANGE_RANGE\
                                                                            19: 0
#define MC_SECURITY_CARVEOUT20_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE   13:4
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_412_0_MC_SECURITY_CARVEOUT20_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE\
                                                                            29:20
#define MC_SECURITY_CARVEOUT20_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE  21:20
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_412_0_MC_SECURITY_CARVEOUT20_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE\
                                                                            31:30

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_413_0_MC_SECURITY_CARVEOUT13_BOM_0_MC_SECURITY_CARVEOUT13_BOM_RANGE_RANGE\
                                                                            19: 0
#define MC_SECURITY_CARVEOUT15_CLIENT_ACCESS2_0_13_4_RANGE                  13:4
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_413_0_MC_SECURITY_CARVEOUT15_CLIENT_ACCESS2_0_13_4_RANGE\
                                                                            29:20
#define MC_SECURITY_CARVEOUT15_CLIENT_ACCESS2_0_21_20_RANGE                 21:20
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_413_0_MC_SECURITY_CARVEOUT15_CLIENT_ACCESS2_0_21_20_RANGE\
                                                                            31:30

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_414_0_MC_SECURITY_CARVEOUT31_BOM_0_MC_SECURITY_CARVEOUT31_BOM_RANGE_RANGE\
                                                                            19: 0
#define MC_SECURITY_CARVEOUT12_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE   13:4
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_414_0_MC_SECURITY_CARVEOUT12_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE\
                                                                            29:20
#define MC_SECURITY_CARVEOUT12_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE  21:20
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_414_0_MC_SECURITY_CARVEOUT12_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE\
                                                                            31:30

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_415_0_MC_SECURITY_CARVEOUT21_BOM_0_MC_SECURITY_CARVEOUT21_BOM_RANGE_RANGE\
                                                                            19: 0
#define MC_SECURITY_CARVEOUT30_CLIENT_ACCESS2_0_13_4_RANGE                  13:4
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_415_0_MC_SECURITY_CARVEOUT30_CLIENT_ACCESS2_0_13_4_RANGE\
                                                                            29:20
#define MC_SECURITY_CARVEOUT30_CLIENT_ACCESS2_0_21_20_RANGE                 21:20
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_415_0_MC_SECURITY_CARVEOUT30_CLIENT_ACCESS2_0_21_20_RANGE\
                                                                            31:30

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_416_0_MC_SECURITY_CARVEOUT20_BOM_0_MC_SECURITY_CARVEOUT20_BOM_RANGE_RANGE\
                                                                            19: 0
#define MC_SECURITY_CARVEOUT27_CLIENT_ACCESS2_0_13_4_RANGE                  13:4
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_416_0_MC_SECURITY_CARVEOUT27_CLIENT_ACCESS2_0_13_4_RANGE\
                                                                            29:20
#define MC_SECURITY_CARVEOUT27_CLIENT_ACCESS2_0_21_20_RANGE                 21:20
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_416_0_MC_SECURITY_CARVEOUT27_CLIENT_ACCESS2_0_21_20_RANGE\
                                                                            31:30

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_417_0_MC_SECURITY_CARVEOUT24_BOM_0_MC_SECURITY_CARVEOUT24_BOM_RANGE_RANGE\
                                                                            19: 0
#define MC_SECURITY_CARVEOUT15_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE   13:4
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_417_0_MC_SECURITY_CARVEOUT15_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE\
                                                                            29:20
#define MC_SECURITY_CARVEOUT15_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE  21:20
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_417_0_MC_SECURITY_CARVEOUT15_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE\
                                                                            31:30

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_418_0_MC_SECURITY_CARVEOUT16_BOM_0_MC_SECURITY_CARVEOUT16_BOM_RANGE_RANGE\
                                                                            19: 0
#define MC_SECURITY_CARVEOUT11_CLIENT_ACCESS2_0_13_4_RANGE                  13:4
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_418_0_MC_SECURITY_CARVEOUT11_CLIENT_ACCESS2_0_13_4_RANGE\
                                                                            29:20
#define MC_SECURITY_CARVEOUT11_CLIENT_ACCESS2_0_21_20_RANGE                 21:20
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_418_0_MC_SECURITY_CARVEOUT11_CLIENT_ACCESS2_0_21_20_RANGE\
                                                                            31:30

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_419_0_MC_SECURITY_CARVEOUT29_BOM_0_MC_SECURITY_CARVEOUT29_BOM_RANGE_RANGE\
                                                                            19: 0
#define MC_SECURITY_CARVEOUT23_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE   13:4
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_419_0_MC_SECURITY_CARVEOUT23_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE\
                                                                            29:20
#define MC_SECURITY_CARVEOUT23_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE  21:20
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_419_0_MC_SECURITY_CARVEOUT23_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE\
                                                                            31:30

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_420_0_MC_SECURITY_CARVEOUT12_BOM_0_MC_SECURITY_CARVEOUT12_BOM_RANGE_RANGE\
                                                                            19: 0
#define MC_SECURITY_CARVEOUT16_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE   13:4
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_420_0_MC_SECURITY_CARVEOUT16_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE\
                                                                            29:20
#define MC_SECURITY_CARVEOUT16_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE  21:20
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_420_0_MC_SECURITY_CARVEOUT16_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE\
                                                                            31:30

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_421_0_MC_SECURITY_CARVEOUT8_BOM_0_MC_SECURITY_CARVEOUT8_BOM_RANGE_RANGE\
                                                                            19: 0
#define MC_SECURITY_CARVEOUT27_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE   13:4
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_421_0_MC_SECURITY_CARVEOUT27_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE\
                                                                            29:20
#define MC_SECURITY_CARVEOUT27_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE  21:20
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_421_0_MC_SECURITY_CARVEOUT27_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE\
                                                                            31:30

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_422_0_MC_SECURITY_CARVEOUT26_BOM_0_MC_SECURITY_CARVEOUT26_BOM_RANGE_RANGE\
                                                                            19: 0
#define MC_SECURITY_CARVEOUT28_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE   13:4
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_422_0_MC_SECURITY_CARVEOUT28_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE\
                                                                            29:20
#define MC_SECURITY_CARVEOUT28_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE  21:20
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_422_0_MC_SECURITY_CARVEOUT28_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE\
                                                                            31:30

#define MC_CLIENT_ORDER_ID_15_0_13_0_RANGE                                  13:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_423_0_MC_CLIENT_ORDER_ID_15_0_13_0_RANGE\
                                                                            13: 0
#define MC_CLIENT_ORDER_ID_15_0_29_24_RANGE                                 29:24
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_423_0_MC_CLIENT_ORDER_ID_15_0_29_24_RANGE\
                                                                            19:14
#define MC_SECURITY_CARVEOUT26_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE   13:4
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_423_0_MC_SECURITY_CARVEOUT26_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE\
                                                                            29:20
#define MC_SECURITY_CARVEOUT26_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE  21:20
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_423_0_MC_SECURITY_CARVEOUT26_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE\
                                                                            31:30

#define MC_CLIENT_ORDER_ID_20_0_13_0_RANGE                                  13:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_424_0_MC_CLIENT_ORDER_ID_20_0_13_0_RANGE\
                                                                            13: 0
#define MC_CLIENT_ORDER_ID_20_0_29_24_RANGE                                 29:24
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_424_0_MC_CLIENT_ORDER_ID_20_0_29_24_RANGE\
                                                                            19:14
#define MC_SECURITY_CARVEOUT21_CLIENT_ACCESS2_0_13_4_RANGE                  13:4
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_424_0_MC_SECURITY_CARVEOUT21_CLIENT_ACCESS2_0_13_4_RANGE\
                                                                            29:20
#define MC_SECURITY_CARVEOUT21_CLIENT_ACCESS2_0_21_20_RANGE                 21:20
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_424_0_MC_SECURITY_CARVEOUT21_CLIENT_ACCESS2_0_21_20_RANGE\
                                                                            31:30

#define MC_HUB_PC_VC_ID_9_0_9_4_RANGE                                       9:4
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_425_0_MC_HUB_PC_VC_ID_9_0_9_4_RANGE   5: 0
#define MC_HUB_PC_VC_ID_9_0_29_16_RANGE                                     29:16
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_425_0_MC_HUB_PC_VC_ID_9_0_29_16_RANGE\
                                                                            19: 6
#define MC_SECURITY_CARVEOUT20_CLIENT_ACCESS2_0_13_4_RANGE                  13:4
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_425_0_MC_SECURITY_CARVEOUT20_CLIENT_ACCESS2_0_13_4_RANGE\
                                                                            29:20
#define MC_SECURITY_CARVEOUT20_CLIENT_ACCESS2_0_21_20_RANGE                 21:20
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_425_0_MC_SECURITY_CARVEOUT20_CLIENT_ACCESS2_0_21_20_RANGE\
                                                                            31:30

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_426_0_MC_SYNCPOINT_BOM_0_SYNCPOINT_BOM_RANGE\
                                                                            19: 0
#define MC_SECURITY_CARVEOUT6_CLIENT_ACCESS2_0_13_4_RANGE                   13:4
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_426_0_MC_SECURITY_CARVEOUT6_CLIENT_ACCESS2_0_13_4_RANGE\
                                                                            29:20
#define MC_SECURITY_CARVEOUT6_CLIENT_ACCESS2_0_21_20_RANGE                  21:20
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_426_0_MC_SECURITY_CARVEOUT6_CLIENT_ACCESS2_0_21_20_RANGE\
                                                                            31:30

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_427_0_MC_SYNCPOINT_TOM_0_SYNCPOINT_TOM_RANGE\
                                                                            19: 0
#define MC_SECURITY_CARVEOUT11_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE   13:4
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_427_0_MC_SECURITY_CARVEOUT11_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE\
                                                                            29:20
#define MC_SECURITY_CARVEOUT11_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE  21:20
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_427_0_MC_SECURITY_CARVEOUT11_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE\
                                                                            31:30

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_428_0_MC_ECC_CFG_0_ECC_SIZE_MB_RANGE 19: 0
#define MC_SECURITY_CARVEOUT16_CLIENT_ACCESS2_0_13_4_RANGE                  13:4
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_428_0_MC_SECURITY_CARVEOUT16_CLIENT_ACCESS2_0_13_4_RANGE\
                                                                            29:20
#define MC_SECURITY_CARVEOUT16_CLIENT_ACCESS2_0_21_20_RANGE                 21:20
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_428_0_MC_SECURITY_CARVEOUT16_CLIENT_ACCESS2_0_21_20_RANGE\
                                                                            31:30

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_429_0_MC_SECURITY_CARVEOUT5_CLIENT_FORCE_INTERNAL_ACCESS3_0_CARVEOUT5_FORCE_INTERNAL_VIW_RANGE\
                                                                             0: 0
#define MC_SECURITY_CARVEOUT5_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE     7:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_429_0_MC_SECURITY_CARVEOUT5_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE\
                                                                             8: 1
#define MC_SECURITY_CARVEOUT5_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE   13:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_429_0_MC_SECURITY_CARVEOUT5_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE\
                                                                            10: 9
#define MC_SECURITY_CARVEOUT5_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE   31:24
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_429_0_MC_SECURITY_CARVEOUT5_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE\
                                                                            18:11
#define MC_SECURITY_CARVEOUT6_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE    13:4
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_429_0_MC_SECURITY_CARVEOUT6_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE\
                                                                            28:19
#define MC_SECURITY_CARVEOUT6_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE   21:20
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_429_0_MC_SECURITY_CARVEOUT6_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE\
                                                                            30:29

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_430_0_MC_SECURITY_CARVEOUT1_CLIENT_FORCE_INTERNAL_ACCESS3_0_CARVEOUT1_FORCE_INTERNAL_VIW_RANGE\
                                                                             0: 0
#define MC_SECURITY_CARVEOUT1_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE     7:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_430_0_MC_SECURITY_CARVEOUT1_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE\
                                                                             8: 1
#define MC_SECURITY_CARVEOUT1_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE   13:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_430_0_MC_SECURITY_CARVEOUT1_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE\
                                                                            10: 9
#define MC_SECURITY_CARVEOUT1_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE   31:24
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_430_0_MC_SECURITY_CARVEOUT1_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE\
                                                                            18:11
#define MC_SECURITY_CARVEOUT13_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE   13:4
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_430_0_MC_SECURITY_CARVEOUT13_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE\
                                                                            28:19
#define MC_SECURITY_CARVEOUT13_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE  21:20
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_430_0_MC_SECURITY_CARVEOUT13_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE\
                                                                            30:29

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_431_0_MC_SECURITY_CARVEOUT2_CLIENT_FORCE_INTERNAL_ACCESS3_0_CARVEOUT2_FORCE_INTERNAL_VIW_RANGE\
                                                                             0: 0
#define MC_SECURITY_CARVEOUT2_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE     7:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_431_0_MC_SECURITY_CARVEOUT2_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE\
                                                                             8: 1
#define MC_SECURITY_CARVEOUT2_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE   13:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_431_0_MC_SECURITY_CARVEOUT2_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE\
                                                                            10: 9
#define MC_SECURITY_CARVEOUT2_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE   31:24
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_431_0_MC_SECURITY_CARVEOUT2_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE\
                                                                            18:11
#define MC_SECURITY_CARVEOUT8_CLIENT_ACCESS2_0_13_4_RANGE                   13:4
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_431_0_MC_SECURITY_CARVEOUT8_CLIENT_ACCESS2_0_13_4_RANGE\
                                                                            28:19
#define MC_SECURITY_CARVEOUT8_CLIENT_ACCESS2_0_21_20_RANGE                  21:20
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_431_0_MC_SECURITY_CARVEOUT8_CLIENT_ACCESS2_0_21_20_RANGE\
                                                                            30:29

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_432_0_MC_SECURITY_CARVEOUT4_CLIENT_ACCESS3_0_CARVEOUT4_ALLOW_VIW_RANGE\
                                                                             0: 0
#define MC_SECURITY_CARVEOUT4_CLIENT_ACCESS3_0_7_0_RANGE                    7:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_432_0_MC_SECURITY_CARVEOUT4_CLIENT_ACCESS3_0_7_0_RANGE\
                                                                             8: 1
#define MC_SECURITY_CARVEOUT4_CLIENT_ACCESS3_0_13_12_RANGE                  13:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_432_0_MC_SECURITY_CARVEOUT4_CLIENT_ACCESS3_0_13_12_RANGE\
                                                                            10: 9
#define MC_SECURITY_CARVEOUT4_CLIENT_ACCESS3_0_31_24_RANGE                  31:24
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_432_0_MC_SECURITY_CARVEOUT4_CLIENT_ACCESS3_0_31_24_RANGE\
                                                                            18:11
#define MC_SECURITY_CARVEOUT22_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE   13:4
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_432_0_MC_SECURITY_CARVEOUT22_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE\
                                                                            28:19
#define MC_SECURITY_CARVEOUT22_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE  21:20
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_432_0_MC_SECURITY_CARVEOUT22_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE\
                                                                            30:29

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_433_0_MC_SECURITY_CARVEOUT3_CLIENT_ACCESS3_0_CARVEOUT3_ALLOW_VIW_RANGE\
                                                                             0: 0
#define MC_SECURITY_CARVEOUT3_CLIENT_ACCESS3_0_7_0_RANGE                    7:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_433_0_MC_SECURITY_CARVEOUT3_CLIENT_ACCESS3_0_7_0_RANGE\
                                                                             8: 1
#define MC_SECURITY_CARVEOUT3_CLIENT_ACCESS3_0_13_12_RANGE                  13:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_433_0_MC_SECURITY_CARVEOUT3_CLIENT_ACCESS3_0_13_12_RANGE\
                                                                            10: 9
#define MC_SECURITY_CARVEOUT3_CLIENT_ACCESS3_0_31_24_RANGE                  31:24
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_433_0_MC_SECURITY_CARVEOUT3_CLIENT_ACCESS3_0_31_24_RANGE\
                                                                            18:11
#define MC_SECURITY_CARVEOUT24_CLIENT_ACCESS2_0_13_4_RANGE                  13:4
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_433_0_MC_SECURITY_CARVEOUT24_CLIENT_ACCESS2_0_13_4_RANGE\
                                                                            28:19
#define MC_SECURITY_CARVEOUT24_CLIENT_ACCESS2_0_21_20_RANGE                 21:20
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_433_0_MC_SECURITY_CARVEOUT24_CLIENT_ACCESS2_0_21_20_RANGE\
                                                                            30:29

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_434_0_MC_SECURITY_CARVEOUT4_CLIENT_FORCE_INTERNAL_ACCESS3_0_CARVEOUT4_FORCE_INTERNAL_VIW_RANGE\
                                                                             0: 0
#define MC_SECURITY_CARVEOUT4_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE     7:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_434_0_MC_SECURITY_CARVEOUT4_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE\
                                                                             8: 1
#define MC_SECURITY_CARVEOUT4_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE   13:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_434_0_MC_SECURITY_CARVEOUT4_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE\
                                                                            10: 9
#define MC_SECURITY_CARVEOUT4_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE   31:24
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_434_0_MC_SECURITY_CARVEOUT4_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE\
                                                                            18:11
#define MC_SECURITY_CARVEOUT19_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE   13:4
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_434_0_MC_SECURITY_CARVEOUT19_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE\
                                                                            28:19
#define MC_SECURITY_CARVEOUT19_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE  21:20
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_434_0_MC_SECURITY_CARVEOUT19_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE\
                                                                            30:29

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_435_0_MC_SECURITY_CARVEOUT3_CLIENT_FORCE_INTERNAL_ACCESS3_0_CARVEOUT3_FORCE_INTERNAL_VIW_RANGE\
                                                                             0: 0
#define MC_SECURITY_CARVEOUT3_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE     7:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_435_0_MC_SECURITY_CARVEOUT3_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE\
                                                                             8: 1
#define MC_SECURITY_CARVEOUT3_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE   13:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_435_0_MC_SECURITY_CARVEOUT3_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE\
                                                                            10: 9
#define MC_SECURITY_CARVEOUT3_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE   31:24
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_435_0_MC_SECURITY_CARVEOUT3_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE\
                                                                            18:11
#define MC_SECURITY_CARVEOUT14_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE   13:4
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_435_0_MC_SECURITY_CARVEOUT14_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE\
                                                                            28:19
#define MC_SECURITY_CARVEOUT14_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE  21:20
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_435_0_MC_SECURITY_CARVEOUT14_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE\
                                                                            30:29

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_436_0_MC_SECURITY_CARVEOUT5_CLIENT_ACCESS3_0_CARVEOUT5_ALLOW_VIW_RANGE\
                                                                             0: 0
#define MC_SECURITY_CARVEOUT5_CLIENT_ACCESS3_0_7_0_RANGE                    7:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_436_0_MC_SECURITY_CARVEOUT5_CLIENT_ACCESS3_0_7_0_RANGE\
                                                                             8: 1
#define MC_SECURITY_CARVEOUT5_CLIENT_ACCESS3_0_13_12_RANGE                  13:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_436_0_MC_SECURITY_CARVEOUT5_CLIENT_ACCESS3_0_13_12_RANGE\
                                                                            10: 9
#define MC_SECURITY_CARVEOUT5_CLIENT_ACCESS3_0_31_24_RANGE                  31:24
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_436_0_MC_SECURITY_CARVEOUT5_CLIENT_ACCESS3_0_31_24_RANGE\
                                                                            18:11
#define MC_SECURITY_CARVEOUT18_CLIENT_ACCESS2_0_13_4_RANGE                  13:4
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_436_0_MC_SECURITY_CARVEOUT18_CLIENT_ACCESS2_0_13_4_RANGE\
                                                                            28:19
#define MC_SECURITY_CARVEOUT18_CLIENT_ACCESS2_0_21_20_RANGE                 21:20
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_436_0_MC_SECURITY_CARVEOUT18_CLIENT_ACCESS2_0_21_20_RANGE\
                                                                            30:29

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_437_0_MC_SECURITY_CARVEOUT2_CLIENT_ACCESS3_0_CARVEOUT2_ALLOW_VIW_RANGE\
                                                                             0: 0
#define MC_SECURITY_CARVEOUT2_CLIENT_ACCESS3_0_7_0_RANGE                    7:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_437_0_MC_SECURITY_CARVEOUT2_CLIENT_ACCESS3_0_7_0_RANGE\
                                                                             8: 1
#define MC_SECURITY_CARVEOUT2_CLIENT_ACCESS3_0_13_12_RANGE                  13:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_437_0_MC_SECURITY_CARVEOUT2_CLIENT_ACCESS3_0_13_12_RANGE\
                                                                            10: 9
#define MC_SECURITY_CARVEOUT2_CLIENT_ACCESS3_0_31_24_RANGE                  31:24
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_437_0_MC_SECURITY_CARVEOUT2_CLIENT_ACCESS3_0_31_24_RANGE\
                                                                            18:11
#define MC_SECURITY_CARVEOUT13_CLIENT_ACCESS2_0_13_4_RANGE                  13:4
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_437_0_MC_SECURITY_CARVEOUT13_CLIENT_ACCESS2_0_13_4_RANGE\
                                                                            28:19
#define MC_SECURITY_CARVEOUT13_CLIENT_ACCESS2_0_21_20_RANGE                 21:20
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_437_0_MC_SECURITY_CARVEOUT13_CLIENT_ACCESS2_0_21_20_RANGE\
                                                                            30:29

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_438_0_MC_SECURITY_CARVEOUT1_CLIENT_ACCESS3_0_CARVEOUT1_ALLOW_VIW_RANGE\
                                                                             0: 0
#define MC_SECURITY_CARVEOUT1_CLIENT_ACCESS3_0_7_0_RANGE                    7:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_438_0_MC_SECURITY_CARVEOUT1_CLIENT_ACCESS3_0_7_0_RANGE\
                                                                             8: 1
#define MC_SECURITY_CARVEOUT1_CLIENT_ACCESS3_0_13_12_RANGE                  13:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_438_0_MC_SECURITY_CARVEOUT1_CLIENT_ACCESS3_0_13_12_RANGE\
                                                                            10: 9
#define MC_SECURITY_CARVEOUT1_CLIENT_ACCESS3_0_31_24_RANGE                  31:24
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_438_0_MC_SECURITY_CARVEOUT1_CLIENT_ACCESS3_0_31_24_RANGE\
                                                                            18:11
#define MC_SECURITY_CARVEOUT9_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE    13:4
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_438_0_MC_SECURITY_CARVEOUT9_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE\
                                                                            28:19
#define MC_SECURITY_CARVEOUT9_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE   21:20
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_438_0_MC_SECURITY_CARVEOUT9_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE\
                                                                            30:29

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_439_0_MC_SECURITY_CARVEOUT11_CLIENT_FORCE_INTERNAL_ACCESS3_0_CARVEOUT11_FORCE_INTERNAL_VIW_RANGE\
                                                                             0: 0
#define MC_SECURITY_CARVEOUT11_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE    7:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_439_0_MC_SECURITY_CARVEOUT11_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE\
                                                                             8: 1
#define MC_SECURITY_CARVEOUT11_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE  13:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_439_0_MC_SECURITY_CARVEOUT11_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE\
                                                                            10: 9
#define MC_SECURITY_CARVEOUT11_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE  31:24
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_439_0_MC_SECURITY_CARVEOUT11_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE\
                                                                            18:11
#define MC_SECURITY_CARVEOUT17_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE   13:4
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_439_0_MC_SECURITY_CARVEOUT17_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE\
                                                                            28:19
#define MC_SECURITY_CARVEOUT17_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE  21:20
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_439_0_MC_SECURITY_CARVEOUT17_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE\
                                                                            30:29

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_440_0_MC_SECURITY_CARVEOUT26_CLIENT_ACCESS3_0_CARVEOUT26_ALLOW_VIW_RANGE\
                                                                             0: 0
#define MC_SECURITY_CARVEOUT26_CLIENT_ACCESS3_0_7_0_RANGE                   7:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_440_0_MC_SECURITY_CARVEOUT26_CLIENT_ACCESS3_0_7_0_RANGE\
                                                                             8: 1
#define MC_SECURITY_CARVEOUT26_CLIENT_ACCESS3_0_13_12_RANGE                 13:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_440_0_MC_SECURITY_CARVEOUT26_CLIENT_ACCESS3_0_13_12_RANGE\
                                                                            10: 9
#define MC_SECURITY_CARVEOUT26_CLIENT_ACCESS3_0_31_24_RANGE                 31:24
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_440_0_MC_SECURITY_CARVEOUT26_CLIENT_ACCESS3_0_31_24_RANGE\
                                                                            18:11
#define MC_SECURITY_CARVEOUT31_CLIENT_ACCESS2_0_13_4_RANGE                  13:4
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_440_0_MC_SECURITY_CARVEOUT31_CLIENT_ACCESS2_0_13_4_RANGE\
                                                                            28:19
#define MC_SECURITY_CARVEOUT31_CLIENT_ACCESS2_0_21_20_RANGE                 21:20
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_440_0_MC_SECURITY_CARVEOUT31_CLIENT_ACCESS2_0_21_20_RANGE\
                                                                            30:29

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_441_0_MC_SECURITY_CARVEOUT14_CLIENT_FORCE_INTERNAL_ACCESS3_0_CARVEOUT14_FORCE_INTERNAL_VIW_RANGE\
                                                                             0: 0
#define MC_SECURITY_CARVEOUT14_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE    7:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_441_0_MC_SECURITY_CARVEOUT14_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE\
                                                                             8: 1
#define MC_SECURITY_CARVEOUT14_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE  13:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_441_0_MC_SECURITY_CARVEOUT14_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE\
                                                                            10: 9
#define MC_SECURITY_CARVEOUT14_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE  31:24
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_441_0_MC_SECURITY_CARVEOUT14_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE\
                                                                            18:11
#define MC_SECURITY_CARVEOUT21_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE   13:4
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_441_0_MC_SECURITY_CARVEOUT21_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE\
                                                                            28:19
#define MC_SECURITY_CARVEOUT21_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE  21:20
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_441_0_MC_SECURITY_CARVEOUT21_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE\
                                                                            30:29

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_442_0_MC_SECURITY_CARVEOUT16_CLIENT_FORCE_INTERNAL_ACCESS3_0_CARVEOUT16_FORCE_INTERNAL_VIW_RANGE\
                                                                             0: 0
#define MC_SECURITY_CARVEOUT16_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE    7:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_442_0_MC_SECURITY_CARVEOUT16_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE\
                                                                             8: 1
#define MC_SECURITY_CARVEOUT16_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE  13:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_442_0_MC_SECURITY_CARVEOUT16_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE\
                                                                            10: 9
#define MC_SECURITY_CARVEOUT16_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE  31:24
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_442_0_MC_SECURITY_CARVEOUT16_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE\
                                                                            18:11
#define MC_SECURITY_CARVEOUT23_CLIENT_ACCESS2_0_13_4_RANGE                  13:4
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_442_0_MC_SECURITY_CARVEOUT23_CLIENT_ACCESS2_0_13_4_RANGE\
                                                                            28:19
#define MC_SECURITY_CARVEOUT23_CLIENT_ACCESS2_0_21_20_RANGE                 21:20
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_442_0_MC_SECURITY_CARVEOUT23_CLIENT_ACCESS2_0_21_20_RANGE\
                                                                            30:29

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_443_0_MC_SECURITY_CARVEOUT18_CLIENT_ACCESS3_0_CARVEOUT18_ALLOW_VIW_RANGE\
                                                                             0: 0
#define MC_SECURITY_CARVEOUT18_CLIENT_ACCESS3_0_7_0_RANGE                   7:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_443_0_MC_SECURITY_CARVEOUT18_CLIENT_ACCESS3_0_7_0_RANGE\
                                                                             8: 1
#define MC_SECURITY_CARVEOUT18_CLIENT_ACCESS3_0_13_12_RANGE                 13:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_443_0_MC_SECURITY_CARVEOUT18_CLIENT_ACCESS3_0_13_12_RANGE\
                                                                            10: 9
#define MC_SECURITY_CARVEOUT18_CLIENT_ACCESS3_0_31_24_RANGE                 31:24
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_443_0_MC_SECURITY_CARVEOUT18_CLIENT_ACCESS3_0_31_24_RANGE\
                                                                            18:11
#define MC_SECURITY_CARVEOUT24_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE   13:4
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_443_0_MC_SECURITY_CARVEOUT24_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE\
                                                                            28:19
#define MC_SECURITY_CARVEOUT24_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE  21:20
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_443_0_MC_SECURITY_CARVEOUT24_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE\
                                                                            30:29

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_444_0_MC_SECURITY_CARVEOUT25_CLIENT_ACCESS3_0_CARVEOUT25_ALLOW_VIW_RANGE\
                                                                             0: 0
#define MC_SECURITY_CARVEOUT25_CLIENT_ACCESS3_0_7_0_RANGE                   7:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_444_0_MC_SECURITY_CARVEOUT25_CLIENT_ACCESS3_0_7_0_RANGE\
                                                                             8: 1
#define MC_SECURITY_CARVEOUT25_CLIENT_ACCESS3_0_13_12_RANGE                 13:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_444_0_MC_SECURITY_CARVEOUT25_CLIENT_ACCESS3_0_13_12_RANGE\
                                                                            10: 9
#define MC_SECURITY_CARVEOUT25_CLIENT_ACCESS3_0_31_24_RANGE                 31:24
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_444_0_MC_SECURITY_CARVEOUT25_CLIENT_ACCESS3_0_31_24_RANGE\
                                                                            18:11
#define MC_SECURITY_CARVEOUT9_CLIENT_ACCESS2_0_13_4_RANGE                   13:4
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_444_0_MC_SECURITY_CARVEOUT9_CLIENT_ACCESS2_0_13_4_RANGE\
                                                                            28:19
#define MC_SECURITY_CARVEOUT9_CLIENT_ACCESS2_0_21_20_RANGE                  21:20
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_444_0_MC_SECURITY_CARVEOUT9_CLIENT_ACCESS2_0_21_20_RANGE\
                                                                            30:29

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_445_0_MC_SECURITY_CARVEOUT22_CLIENT_FORCE_INTERNAL_ACCESS3_0_CARVEOUT22_FORCE_INTERNAL_VIW_RANGE\
                                                                             0: 0
#define MC_SECURITY_CARVEOUT22_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE    7:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_445_0_MC_SECURITY_CARVEOUT22_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE\
                                                                             8: 1
#define MC_SECURITY_CARVEOUT22_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE  13:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_445_0_MC_SECURITY_CARVEOUT22_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE\
                                                                            10: 9
#define MC_SECURITY_CARVEOUT22_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE  31:24
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_445_0_MC_SECURITY_CARVEOUT22_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE\
                                                                            18:11
#define MC_SECURITY_CARVEOUT18_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE   13:4
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_445_0_MC_SECURITY_CARVEOUT18_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE\
                                                                            28:19
#define MC_SECURITY_CARVEOUT18_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE  21:20
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_445_0_MC_SECURITY_CARVEOUT18_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE\
                                                                            30:29

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_446_0_MC_SECURITY_CARVEOUT7_CLIENT_ACCESS3_0_CARVEOUT7_ALLOW_VIW_RANGE\
                                                                             0: 0
#define MC_SECURITY_CARVEOUT7_CLIENT_ACCESS3_0_7_0_RANGE                    7:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_446_0_MC_SECURITY_CARVEOUT7_CLIENT_ACCESS3_0_7_0_RANGE\
                                                                             8: 1
#define MC_SECURITY_CARVEOUT7_CLIENT_ACCESS3_0_13_12_RANGE                  13:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_446_0_MC_SECURITY_CARVEOUT7_CLIENT_ACCESS3_0_13_12_RANGE\
                                                                            10: 9
#define MC_SECURITY_CARVEOUT7_CLIENT_ACCESS3_0_31_24_RANGE                  31:24
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_446_0_MC_SECURITY_CARVEOUT7_CLIENT_ACCESS3_0_31_24_RANGE\
                                                                            18:11
#define MC_SECURITY_CARVEOUT29_CLIENT_ACCESS2_0_13_4_RANGE                  13:4
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_446_0_MC_SECURITY_CARVEOUT29_CLIENT_ACCESS2_0_13_4_RANGE\
                                                                            28:19
#define MC_SECURITY_CARVEOUT29_CLIENT_ACCESS2_0_21_20_RANGE                 21:20
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_446_0_MC_SECURITY_CARVEOUT29_CLIENT_ACCESS2_0_21_20_RANGE\
                                                                            30:29

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_447_0_MC_SECURITY_CARVEOUT27_CLIENT_FORCE_INTERNAL_ACCESS3_0_CARVEOUT27_FORCE_INTERNAL_VIW_RANGE\
                                                                             0: 0
#define MC_SECURITY_CARVEOUT27_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE    7:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_447_0_MC_SECURITY_CARVEOUT27_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE\
                                                                             8: 1
#define MC_SECURITY_CARVEOUT27_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE  13:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_447_0_MC_SECURITY_CARVEOUT27_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE\
                                                                            10: 9
#define MC_SECURITY_CARVEOUT27_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE  31:24
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_447_0_MC_SECURITY_CARVEOUT27_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE\
                                                                            18:11
#define MC_SECURITY_CARVEOUT29_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE   13:4
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_447_0_MC_SECURITY_CARVEOUT29_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE\
                                                                            28:19
#define MC_SECURITY_CARVEOUT29_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE  21:20
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_447_0_MC_SECURITY_CARVEOUT29_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE\
                                                                            30:29

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_448_0_MC_SECURITY_CARVEOUT11_CLIENT_ACCESS3_0_CARVEOUT11_ALLOW_VIW_RANGE\
                                                                             0: 0
#define MC_SECURITY_CARVEOUT11_CLIENT_ACCESS3_0_7_0_RANGE                   7:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_448_0_MC_SECURITY_CARVEOUT11_CLIENT_ACCESS3_0_7_0_RANGE\
                                                                             8: 1
#define MC_SECURITY_CARVEOUT11_CLIENT_ACCESS3_0_13_12_RANGE                 13:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_448_0_MC_SECURITY_CARVEOUT11_CLIENT_ACCESS3_0_13_12_RANGE\
                                                                            10: 9
#define MC_SECURITY_CARVEOUT11_CLIENT_ACCESS3_0_31_24_RANGE                 31:24
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_448_0_MC_SECURITY_CARVEOUT11_CLIENT_ACCESS3_0_31_24_RANGE\
                                                                            18:11
#define MC_SECURITY_CARVEOUT19_CLIENT_ACCESS2_0_13_4_RANGE                  13:4
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_448_0_MC_SECURITY_CARVEOUT19_CLIENT_ACCESS2_0_13_4_RANGE\
                                                                            28:19
#define MC_SECURITY_CARVEOUT19_CLIENT_ACCESS2_0_21_20_RANGE                 21:20
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_448_0_MC_SECURITY_CARVEOUT19_CLIENT_ACCESS2_0_21_20_RANGE\
                                                                            30:29

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_449_0_MC_SECURITY_CARVEOUT28_CLIENT_FORCE_INTERNAL_ACCESS3_0_CARVEOUT28_FORCE_INTERNAL_VIW_RANGE\
                                                                             0: 0
#define MC_SECURITY_CARVEOUT28_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE    7:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_449_0_MC_SECURITY_CARVEOUT28_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE\
                                                                             8: 1
#define MC_SECURITY_CARVEOUT28_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE  13:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_449_0_MC_SECURITY_CARVEOUT28_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE\
                                                                            10: 9
#define MC_SECURITY_CARVEOUT28_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE  31:24
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_449_0_MC_SECURITY_CARVEOUT28_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE\
                                                                            18:11
#define MC_SECURITY_CARVEOUT31_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE   13:4
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_449_0_MC_SECURITY_CARVEOUT31_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE\
                                                                            28:19
#define MC_SECURITY_CARVEOUT31_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE  21:20
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_449_0_MC_SECURITY_CARVEOUT31_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE\
                                                                            30:29

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_450_0_MC_SECURITY_CARVEOUT25_CLIENT_FORCE_INTERNAL_ACCESS3_0_CARVEOUT25_FORCE_INTERNAL_VIW_RANGE\
                                                                             0: 0
#define MC_SECURITY_CARVEOUT25_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE    7:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_450_0_MC_SECURITY_CARVEOUT25_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE\
                                                                             8: 1
#define MC_SECURITY_CARVEOUT25_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE  13:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_450_0_MC_SECURITY_CARVEOUT25_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE\
                                                                            10: 9
#define MC_SECURITY_CARVEOUT25_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE  31:24
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_450_0_MC_SECURITY_CARVEOUT25_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE\
                                                                            18:11
#define MC_SECURITY_CARVEOUT25_CLIENT_ACCESS2_0_13_4_RANGE                  13:4
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_450_0_MC_SECURITY_CARVEOUT25_CLIENT_ACCESS2_0_13_4_RANGE\
                                                                            28:19
#define MC_SECURITY_CARVEOUT25_CLIENT_ACCESS2_0_21_20_RANGE                 21:20
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_450_0_MC_SECURITY_CARVEOUT25_CLIENT_ACCESS2_0_21_20_RANGE\
                                                                            30:29

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_451_0_MC_SECURITY_CARVEOUT21_CLIENT_ACCESS3_0_CARVEOUT21_ALLOW_VIW_RANGE\
                                                                             0: 0
#define MC_SECURITY_CARVEOUT21_CLIENT_ACCESS3_0_7_0_RANGE                   7:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_451_0_MC_SECURITY_CARVEOUT21_CLIENT_ACCESS3_0_7_0_RANGE\
                                                                             8: 1
#define MC_SECURITY_CARVEOUT21_CLIENT_ACCESS3_0_13_12_RANGE                 13:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_451_0_MC_SECURITY_CARVEOUT21_CLIENT_ACCESS3_0_13_12_RANGE\
                                                                            10: 9
#define MC_SECURITY_CARVEOUT21_CLIENT_ACCESS3_0_31_24_RANGE                 31:24
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_451_0_MC_SECURITY_CARVEOUT21_CLIENT_ACCESS3_0_31_24_RANGE\
                                                                            18:11
#define MC_SECURITY_CARVEOUT30_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE   13:4
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_451_0_MC_SECURITY_CARVEOUT30_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE\
                                                                            28:19
#define MC_SECURITY_CARVEOUT30_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE  21:20
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_451_0_MC_SECURITY_CARVEOUT30_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE\
                                                                            30:29

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_452_0_MC_SECURITY_CARVEOUT29_CLIENT_ACCESS3_0_CARVEOUT29_ALLOW_VIW_RANGE\
                                                                             0: 0
#define MC_SECURITY_CARVEOUT29_CLIENT_ACCESS3_0_7_0_RANGE                   7:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_452_0_MC_SECURITY_CARVEOUT29_CLIENT_ACCESS3_0_7_0_RANGE\
                                                                             8: 1
#define MC_SECURITY_CARVEOUT29_CLIENT_ACCESS3_0_13_12_RANGE                 13:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_452_0_MC_SECURITY_CARVEOUT29_CLIENT_ACCESS3_0_13_12_RANGE\
                                                                            10: 9
#define MC_SECURITY_CARVEOUT29_CLIENT_ACCESS3_0_31_24_RANGE                 31:24
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_452_0_MC_SECURITY_CARVEOUT29_CLIENT_ACCESS3_0_31_24_RANGE\
                                                                            18:11
#define MC_SECURITY_CARVEOUT12_CLIENT_ACCESS2_0_13_4_RANGE                  13:4
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_452_0_MC_SECURITY_CARVEOUT12_CLIENT_ACCESS2_0_13_4_RANGE\
                                                                            28:19
#define MC_SECURITY_CARVEOUT12_CLIENT_ACCESS2_0_21_20_RANGE                 21:20
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_452_0_MC_SECURITY_CARVEOUT12_CLIENT_ACCESS2_0_21_20_RANGE\
                                                                            30:29

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_453_0_MC_SECURITY_CARVEOUT26_CLIENT_FORCE_INTERNAL_ACCESS3_0_CARVEOUT26_FORCE_INTERNAL_VIW_RANGE\
                                                                             0: 0
#define MC_SECURITY_CARVEOUT26_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE    7:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_453_0_MC_SECURITY_CARVEOUT26_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE\
                                                                             8: 1
#define MC_SECURITY_CARVEOUT26_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE  13:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_453_0_MC_SECURITY_CARVEOUT26_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE\
                                                                            10: 9
#define MC_SECURITY_CARVEOUT26_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE  31:24
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_453_0_MC_SECURITY_CARVEOUT26_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE\
                                                                            18:11
#define MC_SECURITY_CARVEOUT8_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE    13:4
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_453_0_MC_SECURITY_CARVEOUT8_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE\
                                                                            28:19
#define MC_SECURITY_CARVEOUT8_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE   21:20
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_453_0_MC_SECURITY_CARVEOUT8_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE\
                                                                            30:29

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_454_0_MC_SECURITY_CARVEOUT15_CLIENT_ACCESS3_0_CARVEOUT15_ALLOW_VIW_RANGE\
                                                                             0: 0
#define MC_SECURITY_CARVEOUT15_CLIENT_ACCESS3_0_7_0_RANGE                   7:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_454_0_MC_SECURITY_CARVEOUT15_CLIENT_ACCESS3_0_7_0_RANGE\
                                                                             8: 1
#define MC_SECURITY_CARVEOUT15_CLIENT_ACCESS3_0_13_12_RANGE                 13:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_454_0_MC_SECURITY_CARVEOUT15_CLIENT_ACCESS3_0_13_12_RANGE\
                                                                            10: 9
#define MC_SECURITY_CARVEOUT15_CLIENT_ACCESS3_0_31_24_RANGE                 31:24
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_454_0_MC_SECURITY_CARVEOUT15_CLIENT_ACCESS3_0_31_24_RANGE\
                                                                            18:11
#define MC_SECURITY_CARVEOUT26_CLIENT_ACCESS2_0_13_4_RANGE                  13:4
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_454_0_MC_SECURITY_CARVEOUT26_CLIENT_ACCESS2_0_13_4_RANGE\
                                                                            28:19
#define MC_SECURITY_CARVEOUT26_CLIENT_ACCESS2_0_21_20_RANGE                 21:20
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_454_0_MC_SECURITY_CARVEOUT26_CLIENT_ACCESS2_0_21_20_RANGE\
                                                                            30:29

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_455_0_MC_SECURITY_CARVEOUT12_CLIENT_FORCE_INTERNAL_ACCESS3_0_CARVEOUT12_FORCE_INTERNAL_VIW_RANGE\
                                                                             0: 0
#define MC_SECURITY_CARVEOUT12_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE    7:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_455_0_MC_SECURITY_CARVEOUT12_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE\
                                                                             8: 1
#define MC_SECURITY_CARVEOUT12_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE  13:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_455_0_MC_SECURITY_CARVEOUT12_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE\
                                                                            10: 9
#define MC_SECURITY_CARVEOUT12_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE  31:24
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_455_0_MC_SECURITY_CARVEOUT12_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE\
                                                                            18:11
#define MC_SECURITY_CARVEOUT28_CLIENT_ACCESS2_0_13_4_RANGE                  13:4
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_455_0_MC_SECURITY_CARVEOUT28_CLIENT_ACCESS2_0_13_4_RANGE\
                                                                            28:19
#define MC_SECURITY_CARVEOUT28_CLIENT_ACCESS2_0_21_20_RANGE                 21:20
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_455_0_MC_SECURITY_CARVEOUT28_CLIENT_ACCESS2_0_21_20_RANGE\
                                                                            30:29

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_456_0_MC_SECURITY_CARVEOUT12_CLIENT_ACCESS3_0_CARVEOUT12_ALLOW_VIW_RANGE\
                                                                             0: 0
#define MC_SECURITY_CARVEOUT12_CLIENT_ACCESS3_0_7_0_RANGE                   7:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_456_0_MC_SECURITY_CARVEOUT12_CLIENT_ACCESS3_0_7_0_RANGE\
                                                                             8: 1
#define MC_SECURITY_CARVEOUT12_CLIENT_ACCESS3_0_13_12_RANGE                 13:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_456_0_MC_SECURITY_CARVEOUT12_CLIENT_ACCESS3_0_13_12_RANGE\
                                                                            10: 9
#define MC_SECURITY_CARVEOUT12_CLIENT_ACCESS3_0_31_24_RANGE                 31:24
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_456_0_MC_SECURITY_CARVEOUT12_CLIENT_ACCESS3_0_31_24_RANGE\
                                                                            18:11
#define MC_SECURITY_CARVEOUT17_CLIENT_ACCESS2_0_13_4_RANGE                  13:4
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_456_0_MC_SECURITY_CARVEOUT17_CLIENT_ACCESS2_0_13_4_RANGE\
                                                                            28:19
#define MC_SECURITY_CARVEOUT17_CLIENT_ACCESS2_0_21_20_RANGE                 21:20
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_456_0_MC_SECURITY_CARVEOUT17_CLIENT_ACCESS2_0_21_20_RANGE\
                                                                            30:29

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_457_0_MC_SECURITY_CARVEOUT29_CLIENT_FORCE_INTERNAL_ACCESS3_0_CARVEOUT29_FORCE_INTERNAL_VIW_RANGE\
                                                                             0: 0
#define MC_SECURITY_CARVEOUT29_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE    7:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_457_0_MC_SECURITY_CARVEOUT29_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE\
                                                                             8: 1
#define MC_SECURITY_CARVEOUT29_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE  13:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_457_0_MC_SECURITY_CARVEOUT29_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE\
                                                                            10: 9
#define MC_SECURITY_CARVEOUT29_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE  31:24
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_457_0_MC_SECURITY_CARVEOUT29_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE\
                                                                            18:11
#define MC_SECURITY_CARVEOUT14_CLIENT_ACCESS2_0_13_4_RANGE                  13:4
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_457_0_MC_SECURITY_CARVEOUT14_CLIENT_ACCESS2_0_13_4_RANGE\
                                                                            28:19
#define MC_SECURITY_CARVEOUT14_CLIENT_ACCESS2_0_21_20_RANGE                 21:20
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_457_0_MC_SECURITY_CARVEOUT14_CLIENT_ACCESS2_0_21_20_RANGE\
                                                                            30:29

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_458_0_MC_SECURITY_CARVEOUT27_CLIENT_ACCESS3_0_CARVEOUT27_ALLOW_VIW_RANGE\
                                                                             0: 0
#define MC_SECURITY_CARVEOUT27_CLIENT_ACCESS3_0_7_0_RANGE                   7:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_458_0_MC_SECURITY_CARVEOUT27_CLIENT_ACCESS3_0_7_0_RANGE\
                                                                             8: 1
#define MC_SECURITY_CARVEOUT27_CLIENT_ACCESS3_0_13_12_RANGE                 13:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_458_0_MC_SECURITY_CARVEOUT27_CLIENT_ACCESS3_0_13_12_RANGE\
                                                                            10: 9
#define MC_SECURITY_CARVEOUT27_CLIENT_ACCESS3_0_31_24_RANGE                 31:24
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_458_0_MC_SECURITY_CARVEOUT27_CLIENT_ACCESS3_0_31_24_RANGE\
                                                                            18:11
#define MC_SECURITY_CARVEOUT22_CLIENT_ACCESS2_0_13_4_RANGE                  13:4
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_458_0_MC_SECURITY_CARVEOUT22_CLIENT_ACCESS2_0_13_4_RANGE\
                                                                            28:19
#define MC_SECURITY_CARVEOUT22_CLIENT_ACCESS2_0_21_20_RANGE                 21:20
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_458_0_MC_SECURITY_CARVEOUT22_CLIENT_ACCESS2_0_21_20_RANGE\
                                                                            30:29

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_459_0_MC_SECURITY_CARVEOUT6_CLIENT_ACCESS3_0_CARVEOUT6_ALLOW_VIW_RANGE\
                                                                             0: 0
#define MC_SECURITY_CARVEOUT6_CLIENT_ACCESS3_0_7_0_RANGE                    7:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_459_0_MC_SECURITY_CARVEOUT6_CLIENT_ACCESS3_0_7_0_RANGE\
                                                                             8: 1
#define MC_SECURITY_CARVEOUT6_CLIENT_ACCESS3_0_13_12_RANGE                  13:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_459_0_MC_SECURITY_CARVEOUT6_CLIENT_ACCESS3_0_13_12_RANGE\
                                                                            10: 9
#define MC_SECURITY_CARVEOUT6_CLIENT_ACCESS3_0_31_24_RANGE                  31:24
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_459_0_MC_SECURITY_CARVEOUT6_CLIENT_ACCESS3_0_31_24_RANGE\
                                                                            18:11
#define MC_SECURITY_CARVEOUT10_CLIENT_ACCESS2_0_13_4_RANGE                  13:4
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_459_0_MC_SECURITY_CARVEOUT10_CLIENT_ACCESS2_0_13_4_RANGE\
                                                                            28:19
#define MC_SECURITY_CARVEOUT10_CLIENT_ACCESS2_0_21_20_RANGE                 21:20
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_459_0_MC_SECURITY_CARVEOUT10_CLIENT_ACCESS2_0_21_20_RANGE\
                                                                            30:29

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_460_0_MC_SECURITY_CARVEOUT24_CLIENT_ACCESS3_0_CARVEOUT24_ALLOW_VIW_RANGE\
                                                                             0: 0
#define MC_SECURITY_CARVEOUT24_CLIENT_ACCESS3_0_7_0_RANGE                   7:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_460_0_MC_SECURITY_CARVEOUT24_CLIENT_ACCESS3_0_7_0_RANGE\
                                                                             8: 1
#define MC_SECURITY_CARVEOUT24_CLIENT_ACCESS3_0_13_12_RANGE                 13:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_460_0_MC_SECURITY_CARVEOUT24_CLIENT_ACCESS3_0_13_12_RANGE\
                                                                            10: 9
#define MC_SECURITY_CARVEOUT24_CLIENT_ACCESS3_0_31_24_RANGE                 31:24
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_460_0_MC_SECURITY_CARVEOUT24_CLIENT_ACCESS3_0_31_24_RANGE\
                                                                            18:11
#define MC_SECURITY_CARVEOUT7_CLIENT_ACCESS2_0_13_4_RANGE                   13:4
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_460_0_MC_SECURITY_CARVEOUT7_CLIENT_ACCESS2_0_13_4_RANGE\
                                                                            28:19
#define MC_SECURITY_CARVEOUT7_CLIENT_ACCESS2_0_21_20_RANGE                  21:20
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_460_0_MC_SECURITY_CARVEOUT7_CLIENT_ACCESS2_0_21_20_RANGE\
                                                                            30:29

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_461_0_MC_SECURITY_CARVEOUT18_CLIENT_FORCE_INTERNAL_ACCESS3_0_CARVEOUT18_FORCE_INTERNAL_VIW_RANGE\
                                                                             0: 0
#define MC_SECURITY_CARVEOUT18_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE    7:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_461_0_MC_SECURITY_CARVEOUT18_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE\
                                                                             8: 1
#define MC_SECURITY_CARVEOUT18_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE  13:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_461_0_MC_SECURITY_CARVEOUT18_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE\
                                                                            10: 9
#define MC_SECURITY_CARVEOUT18_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE  31:24
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_461_0_MC_SECURITY_CARVEOUT18_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE\
                                                                            18:11
#define MC_SECURITY_CARVEOUT7_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE    13:4
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_461_0_MC_SECURITY_CARVEOUT7_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE\
                                                                            28:19
#define MC_SECURITY_CARVEOUT7_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE   21:20
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_461_0_MC_SECURITY_CARVEOUT7_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE\
                                                                            30:29

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_462_0_MC_SECURITY_CARVEOUT8_CLIENT_FORCE_INTERNAL_ACCESS3_0_CARVEOUT8_FORCE_INTERNAL_VIW_RANGE\
                                                                             0: 0
#define MC_SECURITY_CARVEOUT8_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE     7:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_462_0_MC_SECURITY_CARVEOUT8_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE\
                                                                             8: 1
#define MC_SECURITY_CARVEOUT8_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE   13:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_462_0_MC_SECURITY_CARVEOUT8_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE\
                                                                            10: 9
#define MC_SECURITY_CARVEOUT8_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE   31:24
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_462_0_MC_SECURITY_CARVEOUT8_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE\
                                                                            18:11
#define MC_SECURITY_CARVEOUT25_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE   13:4
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_462_0_MC_SECURITY_CARVEOUT25_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE\
                                                                            28:19
#define MC_SECURITY_CARVEOUT25_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE  21:20
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_462_0_MC_SECURITY_CARVEOUT25_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE\
                                                                            30:29

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_463_0_MC_SECURITY_CARVEOUT20_CLIENT_ACCESS3_0_CARVEOUT20_ALLOW_VIW_RANGE\
                                                                             0: 0
#define MC_SECURITY_CARVEOUT20_CLIENT_ACCESS3_0_7_0_RANGE                   7:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_463_0_MC_SECURITY_CARVEOUT20_CLIENT_ACCESS3_0_7_0_RANGE\
                                                                             8: 1
#define MC_SECURITY_CARVEOUT20_CLIENT_ACCESS3_0_13_12_RANGE                 13:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_463_0_MC_SECURITY_CARVEOUT20_CLIENT_ACCESS3_0_13_12_RANGE\
                                                                            10: 9
#define MC_SECURITY_CARVEOUT20_CLIENT_ACCESS3_0_31_24_RANGE                 31:24
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_463_0_MC_SECURITY_CARVEOUT20_CLIENT_ACCESS3_0_31_24_RANGE\
                                                                            18:11
#define MC_CLIENT_ORDER_ID_21_0_5_0_RANGE                                   5:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_463_0_MC_CLIENT_ORDER_ID_21_0_5_0_RANGE\
                                                                            24:19
#define MC_CLIENT_ORDER_ID_21_0_29_24_RANGE                                 29:24
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_463_0_MC_CLIENT_ORDER_ID_21_0_29_24_RANGE\
                                                                            30:25

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_464_0_MC_SECURITY_CARVEOUT21_CLIENT_FORCE_INTERNAL_ACCESS3_0_CARVEOUT21_FORCE_INTERNAL_VIW_RANGE\
                                                                             0: 0
#define MC_SECURITY_CARVEOUT21_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE    7:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_464_0_MC_SECURITY_CARVEOUT21_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE\
                                                                             8: 1
#define MC_SECURITY_CARVEOUT21_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE  13:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_464_0_MC_SECURITY_CARVEOUT21_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE\
                                                                            10: 9
#define MC_SECURITY_CARVEOUT21_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE  31:24
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_464_0_MC_SECURITY_CARVEOUT21_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE\
                                                                            18:11
#define MC_SECURITY_CARVEOUT5_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE     2:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_464_0_MC_SECURITY_CARVEOUT5_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE\
                                                                            21:19
#define MC_SECURITY_CARVEOUT5_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE   22:21
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_464_0_MC_SECURITY_CARVEOUT5_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE\
                                                                            23:22
#define MC_SECURITY_CARVEOUT5_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE   31:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_464_0_MC_SECURITY_CARVEOUT5_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE\
                                                                            27:24
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_464_0_MC_SID_STREAMID_SECURITY_CONFIG_ISPWB_0_ISPWB_NS_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_464_0_MC_SID_STREAMID_SECURITY_CONFIG_ISPWB_0_ISPWB_STREAMID_OVERRIDE_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_464_0_MC_SID_STREAMID_SECURITY_CONFIG_ISPWB_0_ISPWB_STREAMID_WRITE_ACCESS_RANGE\
                                                                            30:30

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_465_0_MC_SECURITY_CARVEOUT30_CLIENT_ACCESS3_0_CARVEOUT30_ALLOW_VIW_RANGE\
                                                                             0: 0
#define MC_SECURITY_CARVEOUT30_CLIENT_ACCESS3_0_7_0_RANGE                   7:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_465_0_MC_SECURITY_CARVEOUT30_CLIENT_ACCESS3_0_7_0_RANGE\
                                                                             8: 1
#define MC_SECURITY_CARVEOUT30_CLIENT_ACCESS3_0_13_12_RANGE                 13:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_465_0_MC_SECURITY_CARVEOUT30_CLIENT_ACCESS3_0_13_12_RANGE\
                                                                            10: 9
#define MC_SECURITY_CARVEOUT30_CLIENT_ACCESS3_0_31_24_RANGE                 31:24
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_465_0_MC_SECURITY_CARVEOUT30_CLIENT_ACCESS3_0_31_24_RANGE\
                                                                            18:11
#define MC_SECURITY_CARVEOUT4_CLIENT_ACCESS0_0_2_0_RANGE                    2:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_465_0_MC_SECURITY_CARVEOUT4_CLIENT_ACCESS0_0_2_0_RANGE\
                                                                            21:19
#define MC_SECURITY_CARVEOUT4_CLIENT_ACCESS0_0_22_21_RANGE                  22:21
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_465_0_MC_SECURITY_CARVEOUT4_CLIENT_ACCESS0_0_22_21_RANGE\
                                                                            23:22
#define MC_SECURITY_CARVEOUT4_CLIENT_ACCESS0_0_31_28_RANGE                  31:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_465_0_MC_SECURITY_CARVEOUT4_CLIENT_ACCESS0_0_31_28_RANGE\
                                                                            27:24

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_466_0_MC_SECURITY_CARVEOUT17_CLIENT_ACCESS3_0_CARVEOUT17_ALLOW_VIW_RANGE\
                                                                             0: 0
#define MC_SECURITY_CARVEOUT17_CLIENT_ACCESS3_0_7_0_RANGE                   7:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_466_0_MC_SECURITY_CARVEOUT17_CLIENT_ACCESS3_0_7_0_RANGE\
                                                                             8: 1
#define MC_SECURITY_CARVEOUT17_CLIENT_ACCESS3_0_13_12_RANGE                 13:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_466_0_MC_SECURITY_CARVEOUT17_CLIENT_ACCESS3_0_13_12_RANGE\
                                                                            10: 9
#define MC_SECURITY_CARVEOUT17_CLIENT_ACCESS3_0_31_24_RANGE                 31:24
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_466_0_MC_SECURITY_CARVEOUT17_CLIENT_ACCESS3_0_31_24_RANGE\
                                                                            18:11
#define MC_SECURITY_CARVEOUT12_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE    2:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_466_0_MC_SECURITY_CARVEOUT12_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE\
                                                                            21:19
#define MC_SECURITY_CARVEOUT12_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE  22:21
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_466_0_MC_SECURITY_CARVEOUT12_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE\
                                                                            23:22
#define MC_SECURITY_CARVEOUT12_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE  31:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_466_0_MC_SECURITY_CARVEOUT12_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE\
                                                                            27:24

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_467_0_MC_SECURITY_CARVEOUT14_CLIENT_ACCESS3_0_CARVEOUT14_ALLOW_VIW_RANGE\
                                                                             0: 0
#define MC_SECURITY_CARVEOUT14_CLIENT_ACCESS3_0_7_0_RANGE                   7:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_467_0_MC_SECURITY_CARVEOUT14_CLIENT_ACCESS3_0_7_0_RANGE\
                                                                             8: 1
#define MC_SECURITY_CARVEOUT14_CLIENT_ACCESS3_0_13_12_RANGE                 13:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_467_0_MC_SECURITY_CARVEOUT14_CLIENT_ACCESS3_0_13_12_RANGE\
                                                                            10: 9
#define MC_SECURITY_CARVEOUT14_CLIENT_ACCESS3_0_31_24_RANGE                 31:24
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_467_0_MC_SECURITY_CARVEOUT14_CLIENT_ACCESS3_0_31_24_RANGE\
                                                                            18:11
#define MC_SECURITY_CARVEOUT20_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE    2:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_467_0_MC_SECURITY_CARVEOUT20_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE\
                                                                            21:19
#define MC_SECURITY_CARVEOUT20_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE  22:21
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_467_0_MC_SECURITY_CARVEOUT20_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE\
                                                                            23:22
#define MC_SECURITY_CARVEOUT20_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE  31:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_467_0_MC_SECURITY_CARVEOUT20_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE\
                                                                            27:24

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_468_0_MC_SECURITY_CARVEOUT23_CLIENT_FORCE_INTERNAL_ACCESS3_0_CARVEOUT23_FORCE_INTERNAL_VIW_RANGE\
                                                                             0: 0
#define MC_SECURITY_CARVEOUT23_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE    7:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_468_0_MC_SECURITY_CARVEOUT23_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE\
                                                                             8: 1
#define MC_SECURITY_CARVEOUT23_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE  13:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_468_0_MC_SECURITY_CARVEOUT23_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE\
                                                                            10: 9
#define MC_SECURITY_CARVEOUT23_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE  31:24
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_468_0_MC_SECURITY_CARVEOUT23_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE\
                                                                            18:11
#define MC_SECURITY_CARVEOUT17_CLIENT_ACCESS0_0_2_0_RANGE                   2:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_468_0_MC_SECURITY_CARVEOUT17_CLIENT_ACCESS0_0_2_0_RANGE\
                                                                            21:19
#define MC_SECURITY_CARVEOUT17_CLIENT_ACCESS0_0_22_21_RANGE                 22:21
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_468_0_MC_SECURITY_CARVEOUT17_CLIENT_ACCESS0_0_22_21_RANGE\
                                                                            23:22
#define MC_SECURITY_CARVEOUT17_CLIENT_ACCESS0_0_31_28_RANGE                 31:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_468_0_MC_SECURITY_CARVEOUT17_CLIENT_ACCESS0_0_31_28_RANGE\
                                                                            27:24

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_469_0_MC_SECURITY_CARVEOUT9_CLIENT_FORCE_INTERNAL_ACCESS3_0_CARVEOUT9_FORCE_INTERNAL_VIW_RANGE\
                                                                             0: 0
#define MC_SECURITY_CARVEOUT9_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE     7:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_469_0_MC_SECURITY_CARVEOUT9_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE\
                                                                             8: 1
#define MC_SECURITY_CARVEOUT9_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE   13:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_469_0_MC_SECURITY_CARVEOUT9_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE\
                                                                            10: 9
#define MC_SECURITY_CARVEOUT9_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE   31:24
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_469_0_MC_SECURITY_CARVEOUT9_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE\
                                                                            18:11
#define MC_SECURITY_CARVEOUT7_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE     2:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_469_0_MC_SECURITY_CARVEOUT7_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE\
                                                                            21:19
#define MC_SECURITY_CARVEOUT7_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE   22:21
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_469_0_MC_SECURITY_CARVEOUT7_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE\
                                                                            23:22
#define MC_SECURITY_CARVEOUT7_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE   31:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_469_0_MC_SECURITY_CARVEOUT7_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE\
                                                                            27:24

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_470_0_MC_SECURITY_CARVEOUT6_CLIENT_FORCE_INTERNAL_ACCESS3_0_CARVEOUT6_FORCE_INTERNAL_VIW_RANGE\
                                                                             0: 0
#define MC_SECURITY_CARVEOUT6_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE     7:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_470_0_MC_SECURITY_CARVEOUT6_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE\
                                                                             8: 1
#define MC_SECURITY_CARVEOUT6_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE   13:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_470_0_MC_SECURITY_CARVEOUT6_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE\
                                                                            10: 9
#define MC_SECURITY_CARVEOUT6_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE   31:24
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_470_0_MC_SECURITY_CARVEOUT6_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE\
                                                                            18:11
#define MC_SECURITY_CARVEOUT19_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE    2:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_470_0_MC_SECURITY_CARVEOUT19_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE\
                                                                            21:19
#define MC_SECURITY_CARVEOUT19_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE  22:21
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_470_0_MC_SECURITY_CARVEOUT19_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE\
                                                                            23:22
#define MC_SECURITY_CARVEOUT19_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE  31:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_470_0_MC_SECURITY_CARVEOUT19_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE\
                                                                            27:24

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_471_0_MC_SECURITY_CARVEOUT16_CLIENT_ACCESS3_0_CARVEOUT16_ALLOW_VIW_RANGE\
                                                                             0: 0
#define MC_SECURITY_CARVEOUT16_CLIENT_ACCESS3_0_7_0_RANGE                   7:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_471_0_MC_SECURITY_CARVEOUT16_CLIENT_ACCESS3_0_7_0_RANGE\
                                                                             8: 1
#define MC_SECURITY_CARVEOUT16_CLIENT_ACCESS3_0_13_12_RANGE                 13:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_471_0_MC_SECURITY_CARVEOUT16_CLIENT_ACCESS3_0_13_12_RANGE\
                                                                            10: 9
#define MC_SECURITY_CARVEOUT16_CLIENT_ACCESS3_0_31_24_RANGE                 31:24
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_471_0_MC_SECURITY_CARVEOUT16_CLIENT_ACCESS3_0_31_24_RANGE\
                                                                            18:11
#define MC_SECURITY_CARVEOUT14_CLIENT_ACCESS0_0_2_0_RANGE                   2:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_471_0_MC_SECURITY_CARVEOUT14_CLIENT_ACCESS0_0_2_0_RANGE\
                                                                            21:19
#define MC_SECURITY_CARVEOUT14_CLIENT_ACCESS0_0_22_21_RANGE                 22:21
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_471_0_MC_SECURITY_CARVEOUT14_CLIENT_ACCESS0_0_22_21_RANGE\
                                                                            23:22
#define MC_SECURITY_CARVEOUT14_CLIENT_ACCESS0_0_31_28_RANGE                 31:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_471_0_MC_SECURITY_CARVEOUT14_CLIENT_ACCESS0_0_31_28_RANGE\
                                                                            27:24

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_472_0_MC_SECURITY_CARVEOUT10_CLIENT_ACCESS3_0_CARVEOUT10_ALLOW_VIW_RANGE\
                                                                             0: 0
#define MC_SECURITY_CARVEOUT10_CLIENT_ACCESS3_0_7_0_RANGE                   7:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_472_0_MC_SECURITY_CARVEOUT10_CLIENT_ACCESS3_0_7_0_RANGE\
                                                                             8: 1
#define MC_SECURITY_CARVEOUT10_CLIENT_ACCESS3_0_13_12_RANGE                 13:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_472_0_MC_SECURITY_CARVEOUT10_CLIENT_ACCESS3_0_13_12_RANGE\
                                                                            10: 9
#define MC_SECURITY_CARVEOUT10_CLIENT_ACCESS3_0_31_24_RANGE                 31:24
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_472_0_MC_SECURITY_CARVEOUT10_CLIENT_ACCESS3_0_31_24_RANGE\
                                                                            18:11
#define MC_SECURITY_CARVEOUT26_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE    2:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_472_0_MC_SECURITY_CARVEOUT26_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE\
                                                                            21:19
#define MC_SECURITY_CARVEOUT26_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE  22:21
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_472_0_MC_SECURITY_CARVEOUT26_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE\
                                                                            23:22
#define MC_SECURITY_CARVEOUT26_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE  31:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_472_0_MC_SECURITY_CARVEOUT26_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE\
                                                                            27:24

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_473_0_MC_SECURITY_CARVEOUT9_CLIENT_ACCESS3_0_CARVEOUT9_ALLOW_VIW_RANGE\
                                                                             0: 0
#define MC_SECURITY_CARVEOUT9_CLIENT_ACCESS3_0_7_0_RANGE                    7:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_473_0_MC_SECURITY_CARVEOUT9_CLIENT_ACCESS3_0_7_0_RANGE\
                                                                             8: 1
#define MC_SECURITY_CARVEOUT9_CLIENT_ACCESS3_0_13_12_RANGE                  13:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_473_0_MC_SECURITY_CARVEOUT9_CLIENT_ACCESS3_0_13_12_RANGE\
                                                                            10: 9
#define MC_SECURITY_CARVEOUT9_CLIENT_ACCESS3_0_31_24_RANGE                  31:24
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_473_0_MC_SECURITY_CARVEOUT9_CLIENT_ACCESS3_0_31_24_RANGE\
                                                                            18:11
#define MC_SECURITY_CARVEOUT7_CLIENT_ACCESS0_0_2_0_RANGE                    2:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_473_0_MC_SECURITY_CARVEOUT7_CLIENT_ACCESS0_0_2_0_RANGE\
                                                                            21:19
#define MC_SECURITY_CARVEOUT7_CLIENT_ACCESS0_0_22_21_RANGE                  22:21
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_473_0_MC_SECURITY_CARVEOUT7_CLIENT_ACCESS0_0_22_21_RANGE\
                                                                            23:22
#define MC_SECURITY_CARVEOUT7_CLIENT_ACCESS0_0_31_28_RANGE                  31:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_473_0_MC_SECURITY_CARVEOUT7_CLIENT_ACCESS0_0_31_28_RANGE\
                                                                            27:24

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_474_0_MC_SECURITY_CARVEOUT24_CLIENT_FORCE_INTERNAL_ACCESS3_0_CARVEOUT24_FORCE_INTERNAL_VIW_RANGE\
                                                                             0: 0
#define MC_SECURITY_CARVEOUT24_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE    7:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_474_0_MC_SECURITY_CARVEOUT24_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE\
                                                                             8: 1
#define MC_SECURITY_CARVEOUT24_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE  13:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_474_0_MC_SECURITY_CARVEOUT24_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE\
                                                                            10: 9
#define MC_SECURITY_CARVEOUT24_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE  31:24
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_474_0_MC_SECURITY_CARVEOUT24_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE\
                                                                            18:11
#define MC_SECURITY_CARVEOUT8_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE     2:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_474_0_MC_SECURITY_CARVEOUT8_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE\
                                                                            21:19
#define MC_SECURITY_CARVEOUT8_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE   22:21
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_474_0_MC_SECURITY_CARVEOUT8_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE\
                                                                            23:22
#define MC_SECURITY_CARVEOUT8_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE   31:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_474_0_MC_SECURITY_CARVEOUT8_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE\
                                                                            27:24

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_475_0_MC_SECURITY_CARVEOUT22_CLIENT_ACCESS3_0_CARVEOUT22_ALLOW_VIW_RANGE\
                                                                             0: 0
#define MC_SECURITY_CARVEOUT22_CLIENT_ACCESS3_0_7_0_RANGE                   7:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_475_0_MC_SECURITY_CARVEOUT22_CLIENT_ACCESS3_0_7_0_RANGE\
                                                                             8: 1
#define MC_SECURITY_CARVEOUT22_CLIENT_ACCESS3_0_13_12_RANGE                 13:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_475_0_MC_SECURITY_CARVEOUT22_CLIENT_ACCESS3_0_13_12_RANGE\
                                                                            10: 9
#define MC_SECURITY_CARVEOUT22_CLIENT_ACCESS3_0_31_24_RANGE                 31:24
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_475_0_MC_SECURITY_CARVEOUT22_CLIENT_ACCESS3_0_31_24_RANGE\
                                                                            18:11
#define MC_SECURITY_CARVEOUT24_CLIENT_ACCESS0_0_2_0_RANGE                   2:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_475_0_MC_SECURITY_CARVEOUT24_CLIENT_ACCESS0_0_2_0_RANGE\
                                                                            21:19
#define MC_SECURITY_CARVEOUT24_CLIENT_ACCESS0_0_22_21_RANGE                 22:21
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_475_0_MC_SECURITY_CARVEOUT24_CLIENT_ACCESS0_0_22_21_RANGE\
                                                                            23:22
#define MC_SECURITY_CARVEOUT24_CLIENT_ACCESS0_0_31_28_RANGE                 31:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_475_0_MC_SECURITY_CARVEOUT24_CLIENT_ACCESS0_0_31_28_RANGE\
                                                                            27:24

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_476_0_MC_SECURITY_CARVEOUT19_CLIENT_FORCE_INTERNAL_ACCESS3_0_CARVEOUT19_FORCE_INTERNAL_VIW_RANGE\
                                                                             0: 0
#define MC_SECURITY_CARVEOUT19_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE    7:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_476_0_MC_SECURITY_CARVEOUT19_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE\
                                                                             8: 1
#define MC_SECURITY_CARVEOUT19_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE  13:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_476_0_MC_SECURITY_CARVEOUT19_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE\
                                                                            10: 9
#define MC_SECURITY_CARVEOUT19_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE  31:24
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_476_0_MC_SECURITY_CARVEOUT19_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE\
                                                                            18:11
#define MC_SECURITY_CARVEOUT22_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE    2:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_476_0_MC_SECURITY_CARVEOUT22_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE\
                                                                            21:19
#define MC_SECURITY_CARVEOUT22_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE  22:21
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_476_0_MC_SECURITY_CARVEOUT22_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE\
                                                                            23:22
#define MC_SECURITY_CARVEOUT22_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE  31:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_476_0_MC_SECURITY_CARVEOUT22_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE\
                                                                            27:24

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_477_0_MC_SECURITY_CARVEOUT15_CLIENT_FORCE_INTERNAL_ACCESS3_0_CARVEOUT15_FORCE_INTERNAL_VIW_RANGE\
                                                                             0: 0
#define MC_SECURITY_CARVEOUT15_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE    7:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_477_0_MC_SECURITY_CARVEOUT15_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE\
                                                                             8: 1
#define MC_SECURITY_CARVEOUT15_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE  13:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_477_0_MC_SECURITY_CARVEOUT15_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE\
                                                                            10: 9
#define MC_SECURITY_CARVEOUT15_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE  31:24
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_477_0_MC_SECURITY_CARVEOUT15_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE\
                                                                            18:11
#define MC_SECURITY_CARVEOUT22_CLIENT_ACCESS0_0_2_0_RANGE                   2:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_477_0_MC_SECURITY_CARVEOUT22_CLIENT_ACCESS0_0_2_0_RANGE\
                                                                            21:19
#define MC_SECURITY_CARVEOUT22_CLIENT_ACCESS0_0_22_21_RANGE                 22:21
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_477_0_MC_SECURITY_CARVEOUT22_CLIENT_ACCESS0_0_22_21_RANGE\
                                                                            23:22
#define MC_SECURITY_CARVEOUT22_CLIENT_ACCESS0_0_31_28_RANGE                 31:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_477_0_MC_SECURITY_CARVEOUT22_CLIENT_ACCESS0_0_31_28_RANGE\
                                                                            27:24

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_478_0_MC_SECURITY_CARVEOUT30_CLIENT_FORCE_INTERNAL_ACCESS3_0_CARVEOUT30_FORCE_INTERNAL_VIW_RANGE\
                                                                             0: 0
#define MC_SECURITY_CARVEOUT30_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE    7:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_478_0_MC_SECURITY_CARVEOUT30_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE\
                                                                             8: 1
#define MC_SECURITY_CARVEOUT30_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE  13:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_478_0_MC_SECURITY_CARVEOUT30_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE\
                                                                            10: 9
#define MC_SECURITY_CARVEOUT30_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE  31:24
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_478_0_MC_SECURITY_CARVEOUT30_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE\
                                                                            18:11
#define MC_SECURITY_CARVEOUT30_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE    2:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_478_0_MC_SECURITY_CARVEOUT30_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE\
                                                                            21:19
#define MC_SECURITY_CARVEOUT30_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE  22:21
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_478_0_MC_SECURITY_CARVEOUT30_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE\
                                                                            23:22
#define MC_SECURITY_CARVEOUT30_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE  31:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_478_0_MC_SECURITY_CARVEOUT30_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE\
                                                                            27:24

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_479_0_MC_SECURITY_CARVEOUT10_CLIENT_FORCE_INTERNAL_ACCESS3_0_CARVEOUT10_FORCE_INTERNAL_VIW_RANGE\
                                                                             0: 0
#define MC_SECURITY_CARVEOUT10_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE    7:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_479_0_MC_SECURITY_CARVEOUT10_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE\
                                                                             8: 1
#define MC_SECURITY_CARVEOUT10_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE  13:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_479_0_MC_SECURITY_CARVEOUT10_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE\
                                                                            10: 9
#define MC_SECURITY_CARVEOUT10_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE  31:24
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_479_0_MC_SECURITY_CARVEOUT10_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE\
                                                                            18:11
#define MC_SECURITY_CARVEOUT10_CLIENT_ACCESS0_0_2_0_RANGE                   2:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_479_0_MC_SECURITY_CARVEOUT10_CLIENT_ACCESS0_0_2_0_RANGE\
                                                                            21:19
#define MC_SECURITY_CARVEOUT10_CLIENT_ACCESS0_0_22_21_RANGE                 22:21
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_479_0_MC_SECURITY_CARVEOUT10_CLIENT_ACCESS0_0_22_21_RANGE\
                                                                            23:22
#define MC_SECURITY_CARVEOUT10_CLIENT_ACCESS0_0_31_28_RANGE                 31:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_479_0_MC_SECURITY_CARVEOUT10_CLIENT_ACCESS0_0_31_28_RANGE\
                                                                            27:24

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_480_0_MC_SECURITY_CARVEOUT31_CLIENT_ACCESS3_0_CARVEOUT31_ALLOW_VIW_RANGE\
                                                                             0: 0
#define MC_SECURITY_CARVEOUT31_CLIENT_ACCESS3_0_7_0_RANGE                   7:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_480_0_MC_SECURITY_CARVEOUT31_CLIENT_ACCESS3_0_7_0_RANGE\
                                                                             8: 1
#define MC_SECURITY_CARVEOUT31_CLIENT_ACCESS3_0_13_12_RANGE                 13:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_480_0_MC_SECURITY_CARVEOUT31_CLIENT_ACCESS3_0_13_12_RANGE\
                                                                            10: 9
#define MC_SECURITY_CARVEOUT31_CLIENT_ACCESS3_0_31_24_RANGE                 31:24
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_480_0_MC_SECURITY_CARVEOUT31_CLIENT_ACCESS3_0_31_24_RANGE\
                                                                            18:11
#define MC_SECURITY_CARVEOUT10_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE    2:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_480_0_MC_SECURITY_CARVEOUT10_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE\
                                                                            21:19
#define MC_SECURITY_CARVEOUT10_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE  22:21
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_480_0_MC_SECURITY_CARVEOUT10_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE\
                                                                            23:22
#define MC_SECURITY_CARVEOUT10_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE  31:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_480_0_MC_SECURITY_CARVEOUT10_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE\
                                                                            27:24

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_481_0_MC_SECURITY_CARVEOUT13_CLIENT_ACCESS3_0_CARVEOUT13_ALLOW_VIW_RANGE\
                                                                             0: 0
#define MC_SECURITY_CARVEOUT13_CLIENT_ACCESS3_0_7_0_RANGE                   7:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_481_0_MC_SECURITY_CARVEOUT13_CLIENT_ACCESS3_0_7_0_RANGE\
                                                                             8: 1
#define MC_SECURITY_CARVEOUT13_CLIENT_ACCESS3_0_13_12_RANGE                 13:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_481_0_MC_SECURITY_CARVEOUT13_CLIENT_ACCESS3_0_13_12_RANGE\
                                                                            10: 9
#define MC_SECURITY_CARVEOUT13_CLIENT_ACCESS3_0_31_24_RANGE                 31:24
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_481_0_MC_SECURITY_CARVEOUT13_CLIENT_ACCESS3_0_31_24_RANGE\
                                                                            18:11
#define MC_SECURITY_CARVEOUT29_CLIENT_ACCESS0_0_2_0_RANGE                   2:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_481_0_MC_SECURITY_CARVEOUT29_CLIENT_ACCESS0_0_2_0_RANGE\
                                                                            21:19
#define MC_SECURITY_CARVEOUT29_CLIENT_ACCESS0_0_22_21_RANGE                 22:21
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_481_0_MC_SECURITY_CARVEOUT29_CLIENT_ACCESS0_0_22_21_RANGE\
                                                                            23:22
#define MC_SECURITY_CARVEOUT29_CLIENT_ACCESS0_0_31_28_RANGE                 31:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_481_0_MC_SECURITY_CARVEOUT29_CLIENT_ACCESS0_0_31_28_RANGE\
                                                                            27:24

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_482_0_MC_SECURITY_CARVEOUT23_CLIENT_ACCESS3_0_CARVEOUT23_ALLOW_VIW_RANGE\
                                                                             0: 0
#define MC_SECURITY_CARVEOUT23_CLIENT_ACCESS3_0_7_0_RANGE                   7:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_482_0_MC_SECURITY_CARVEOUT23_CLIENT_ACCESS3_0_7_0_RANGE\
                                                                             8: 1
#define MC_SECURITY_CARVEOUT23_CLIENT_ACCESS3_0_13_12_RANGE                 13:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_482_0_MC_SECURITY_CARVEOUT23_CLIENT_ACCESS3_0_13_12_RANGE\
                                                                            10: 9
#define MC_SECURITY_CARVEOUT23_CLIENT_ACCESS3_0_31_24_RANGE                 31:24
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_482_0_MC_SECURITY_CARVEOUT23_CLIENT_ACCESS3_0_31_24_RANGE\
                                                                            18:11
#define MC_SECURITY_CARVEOUT31_CLIENT_ACCESS0_0_2_0_RANGE                   2:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_482_0_MC_SECURITY_CARVEOUT31_CLIENT_ACCESS0_0_2_0_RANGE\
                                                                            21:19
#define MC_SECURITY_CARVEOUT31_CLIENT_ACCESS0_0_22_21_RANGE                 22:21
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_482_0_MC_SECURITY_CARVEOUT31_CLIENT_ACCESS0_0_22_21_RANGE\
                                                                            23:22
#define MC_SECURITY_CARVEOUT31_CLIENT_ACCESS0_0_31_28_RANGE                 31:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_482_0_MC_SECURITY_CARVEOUT31_CLIENT_ACCESS0_0_31_28_RANGE\
                                                                            27:24

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_483_0_MC_SECURITY_CARVEOUT28_CLIENT_ACCESS3_0_CARVEOUT28_ALLOW_VIW_RANGE\
                                                                             0: 0
#define MC_SECURITY_CARVEOUT28_CLIENT_ACCESS3_0_7_0_RANGE                   7:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_483_0_MC_SECURITY_CARVEOUT28_CLIENT_ACCESS3_0_7_0_RANGE\
                                                                             8: 1
#define MC_SECURITY_CARVEOUT28_CLIENT_ACCESS3_0_13_12_RANGE                 13:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_483_0_MC_SECURITY_CARVEOUT28_CLIENT_ACCESS3_0_13_12_RANGE\
                                                                            10: 9
#define MC_SECURITY_CARVEOUT28_CLIENT_ACCESS3_0_31_24_RANGE                 31:24
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_483_0_MC_SECURITY_CARVEOUT28_CLIENT_ACCESS3_0_31_24_RANGE\
                                                                            18:11
#define MC_SECURITY_CARVEOUT24_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE    2:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_483_0_MC_SECURITY_CARVEOUT24_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE\
                                                                            21:19
#define MC_SECURITY_CARVEOUT24_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE  22:21
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_483_0_MC_SECURITY_CARVEOUT24_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE\
                                                                            23:22
#define MC_SECURITY_CARVEOUT24_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE  31:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_483_0_MC_SECURITY_CARVEOUT24_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE\
                                                                            27:24

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_484_0_MC_SECURITY_CARVEOUT7_CLIENT_FORCE_INTERNAL_ACCESS3_0_CARVEOUT7_FORCE_INTERNAL_VIW_RANGE\
                                                                             0: 0
#define MC_SECURITY_CARVEOUT7_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE     7:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_484_0_MC_SECURITY_CARVEOUT7_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE\
                                                                             8: 1
#define MC_SECURITY_CARVEOUT7_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE   13:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_484_0_MC_SECURITY_CARVEOUT7_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE\
                                                                            10: 9
#define MC_SECURITY_CARVEOUT7_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE   31:24
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_484_0_MC_SECURITY_CARVEOUT7_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE\
                                                                            18:11
#define MC_SECURITY_CARVEOUT6_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE     2:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_484_0_MC_SECURITY_CARVEOUT6_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE\
                                                                            21:19
#define MC_SECURITY_CARVEOUT6_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE   22:21
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_484_0_MC_SECURITY_CARVEOUT6_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE\
                                                                            23:22
#define MC_SECURITY_CARVEOUT6_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE   31:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_484_0_MC_SECURITY_CARVEOUT6_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE\
                                                                            27:24

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_485_0_MC_SECURITY_CARVEOUT19_CLIENT_ACCESS3_0_CARVEOUT19_ALLOW_VIW_RANGE\
                                                                             0: 0
#define MC_SECURITY_CARVEOUT19_CLIENT_ACCESS3_0_7_0_RANGE                   7:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_485_0_MC_SECURITY_CARVEOUT19_CLIENT_ACCESS3_0_7_0_RANGE\
                                                                             8: 1
#define MC_SECURITY_CARVEOUT19_CLIENT_ACCESS3_0_13_12_RANGE                 13:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_485_0_MC_SECURITY_CARVEOUT19_CLIENT_ACCESS3_0_13_12_RANGE\
                                                                            10: 9
#define MC_SECURITY_CARVEOUT19_CLIENT_ACCESS3_0_31_24_RANGE                 31:24
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_485_0_MC_SECURITY_CARVEOUT19_CLIENT_ACCESS3_0_31_24_RANGE\
                                                                            18:11
#define MC_SECURITY_CARVEOUT13_CLIENT_ACCESS0_0_2_0_RANGE                   2:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_485_0_MC_SECURITY_CARVEOUT13_CLIENT_ACCESS0_0_2_0_RANGE\
                                                                            21:19
#define MC_SECURITY_CARVEOUT13_CLIENT_ACCESS0_0_22_21_RANGE                 22:21
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_485_0_MC_SECURITY_CARVEOUT13_CLIENT_ACCESS0_0_22_21_RANGE\
                                                                            23:22
#define MC_SECURITY_CARVEOUT13_CLIENT_ACCESS0_0_31_28_RANGE                 31:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_485_0_MC_SECURITY_CARVEOUT13_CLIENT_ACCESS0_0_31_28_RANGE\
                                                                            27:24

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_486_0_MC_SECURITY_CARVEOUT17_CLIENT_FORCE_INTERNAL_ACCESS3_0_CARVEOUT17_FORCE_INTERNAL_VIW_RANGE\
                                                                             0: 0
#define MC_SECURITY_CARVEOUT17_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE    7:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_486_0_MC_SECURITY_CARVEOUT17_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE\
                                                                             8: 1
#define MC_SECURITY_CARVEOUT17_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE  13:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_486_0_MC_SECURITY_CARVEOUT17_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE\
                                                                            10: 9
#define MC_SECURITY_CARVEOUT17_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE  31:24
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_486_0_MC_SECURITY_CARVEOUT17_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE\
                                                                            18:11
#define MC_SECURITY_CARVEOUT25_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE    2:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_486_0_MC_SECURITY_CARVEOUT25_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE\
                                                                            21:19
#define MC_SECURITY_CARVEOUT25_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE  22:21
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_486_0_MC_SECURITY_CARVEOUT25_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE\
                                                                            23:22
#define MC_SECURITY_CARVEOUT25_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE  31:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_486_0_MC_SECURITY_CARVEOUT25_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE\
                                                                            27:24

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_487_0_MC_SECURITY_CARVEOUT31_CLIENT_FORCE_INTERNAL_ACCESS3_0_CARVEOUT31_FORCE_INTERNAL_VIW_RANGE\
                                                                             0: 0
#define MC_SECURITY_CARVEOUT31_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE    7:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_487_0_MC_SECURITY_CARVEOUT31_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE\
                                                                             8: 1
#define MC_SECURITY_CARVEOUT31_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE  13:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_487_0_MC_SECURITY_CARVEOUT31_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE\
                                                                            10: 9
#define MC_SECURITY_CARVEOUT31_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE  31:24
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_487_0_MC_SECURITY_CARVEOUT31_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE\
                                                                            18:11
#define MC_SECURITY_CARVEOUT18_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE    2:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_487_0_MC_SECURITY_CARVEOUT18_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE\
                                                                            21:19
#define MC_SECURITY_CARVEOUT18_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE  22:21
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_487_0_MC_SECURITY_CARVEOUT18_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE\
                                                                            23:22
#define MC_SECURITY_CARVEOUT18_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE  31:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_487_0_MC_SECURITY_CARVEOUT18_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE\
                                                                            27:24

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_488_0_MC_SECURITY_CARVEOUT20_CLIENT_FORCE_INTERNAL_ACCESS3_0_CARVEOUT20_FORCE_INTERNAL_VIW_RANGE\
                                                                             0: 0
#define MC_SECURITY_CARVEOUT20_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE    7:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_488_0_MC_SECURITY_CARVEOUT20_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE\
                                                                             8: 1
#define MC_SECURITY_CARVEOUT20_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE  13:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_488_0_MC_SECURITY_CARVEOUT20_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE\
                                                                            10: 9
#define MC_SECURITY_CARVEOUT20_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE  31:24
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_488_0_MC_SECURITY_CARVEOUT20_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE\
                                                                            18:11
#define MC_SECURITY_CARVEOUT19_CLIENT_ACCESS0_0_2_0_RANGE                   2:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_488_0_MC_SECURITY_CARVEOUT19_CLIENT_ACCESS0_0_2_0_RANGE\
                                                                            21:19
#define MC_SECURITY_CARVEOUT19_CLIENT_ACCESS0_0_22_21_RANGE                 22:21
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_488_0_MC_SECURITY_CARVEOUT19_CLIENT_ACCESS0_0_22_21_RANGE\
                                                                            23:22
#define MC_SECURITY_CARVEOUT19_CLIENT_ACCESS0_0_31_28_RANGE                 31:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_488_0_MC_SECURITY_CARVEOUT19_CLIENT_ACCESS0_0_31_28_RANGE\
                                                                            27:24

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_489_0_MC_SECURITY_CARVEOUT8_CLIENT_ACCESS3_0_CARVEOUT8_ALLOW_VIW_RANGE\
                                                                             0: 0
#define MC_SECURITY_CARVEOUT8_CLIENT_ACCESS3_0_7_0_RANGE                    7:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_489_0_MC_SECURITY_CARVEOUT8_CLIENT_ACCESS3_0_7_0_RANGE\
                                                                             8: 1
#define MC_SECURITY_CARVEOUT8_CLIENT_ACCESS3_0_13_12_RANGE                  13:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_489_0_MC_SECURITY_CARVEOUT8_CLIENT_ACCESS3_0_13_12_RANGE\
                                                                            10: 9
#define MC_SECURITY_CARVEOUT8_CLIENT_ACCESS3_0_31_24_RANGE                  31:24
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_489_0_MC_SECURITY_CARVEOUT8_CLIENT_ACCESS3_0_31_24_RANGE\
                                                                            18:11
#define MC_SECURITY_CARVEOUT15_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE    2:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_489_0_MC_SECURITY_CARVEOUT15_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE\
                                                                            21:19
#define MC_SECURITY_CARVEOUT15_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE  22:21
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_489_0_MC_SECURITY_CARVEOUT15_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE\
                                                                            23:22
#define MC_SECURITY_CARVEOUT15_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE  31:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_489_0_MC_SECURITY_CARVEOUT15_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE\
                                                                            27:24

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_490_0_MC_SECURITY_CARVEOUT13_CLIENT_FORCE_INTERNAL_ACCESS3_0_CARVEOUT13_FORCE_INTERNAL_VIW_RANGE\
                                                                             0: 0
#define MC_SECURITY_CARVEOUT13_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE    7:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_490_0_MC_SECURITY_CARVEOUT13_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE\
                                                                             8: 1
#define MC_SECURITY_CARVEOUT13_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE  13:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_490_0_MC_SECURITY_CARVEOUT13_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE\
                                                                            10: 9
#define MC_SECURITY_CARVEOUT13_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE  31:24
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_490_0_MC_SECURITY_CARVEOUT13_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE\
                                                                            18:11
#define MC_SECURITY_CARVEOUT26_CLIENT_ACCESS0_0_2_0_RANGE                   2:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_490_0_MC_SECURITY_CARVEOUT26_CLIENT_ACCESS0_0_2_0_RANGE\
                                                                            21:19
#define MC_SECURITY_CARVEOUT26_CLIENT_ACCESS0_0_22_21_RANGE                 22:21
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_490_0_MC_SECURITY_CARVEOUT26_CLIENT_ACCESS0_0_22_21_RANGE\
                                                                            23:22
#define MC_SECURITY_CARVEOUT26_CLIENT_ACCESS0_0_31_28_RANGE                 31:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_490_0_MC_SECURITY_CARVEOUT26_CLIENT_ACCESS0_0_31_28_RANGE\
                                                                            27:24

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_491_0_MC_CLIENT_ORDER_ID_12_0_SDMMCRA_ORDER_ID_RANGE\
                                                                             1: 0
#define MC_CLIENT_ORDER_ID_12_0_17_8_RANGE                                  17:8
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_491_0_MC_CLIENT_ORDER_ID_12_0_17_8_RANGE\
                                                                            11: 2
#define MC_CLIENT_ORDER_ID_12_0_29_24_RANGE                                 29:24
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_491_0_MC_CLIENT_ORDER_ID_12_0_29_24_RANGE\
                                                                            17:12
#define MC_CLIENT_ORDER_ID_9_0_21_8_RANGE                                   21:8
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_491_0_MC_CLIENT_ORDER_ID_9_0_21_8_RANGE\
                                                                            31:18

#define MC_CLIENT_ORDER_ID_28_0_17_0_RANGE                                  17:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_492_0_MC_CLIENT_ORDER_ID_28_0_17_0_RANGE\
                                                                            17: 0
#define MC_CLIENT_ORDER_ID_17_0_29_16_RANGE                                 29:16
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_492_0_MC_CLIENT_ORDER_ID_17_0_29_16_RANGE\
                                                                            31:18

#define MC_RING0_MT_FIFO_CREDITS_0_17_0_RANGE                               17:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_493_0_MC_RING0_MT_FIFO_CREDITS_0_17_0_RANGE\
                                                                            17: 0
#define MC_CLIENT_ORDER_ID_30_0_13_0_RANGE                                  13:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_493_0_MC_CLIENT_ORDER_ID_30_0_13_0_RANGE\
                                                                            31:18

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_494_0_MC_REGIF_CONFIG_1_0_ENABLE_REGIF_MCF_SLC_RANGE\
                                                                             3: 0
#define MC_REGIF_CONFIG_1_0_20_8_RANGE                                      20:8
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_494_0_MC_REGIF_CONFIG_1_0_20_8_RANGE 16: 4
#define MC_CLIENT_ORDER_ID_23_0_29_16_RANGE                                 29:16
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_494_0_MC_CLIENT_ORDER_ID_23_0_29_16_RANGE\
                                                                            30:17

#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_11_6_RANGE                          11:6
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_495_0_MC_VIDEO_PROTECT_VPR_OVERRIDE_0_11_6_RANGE\
                                                                             5: 0
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_22_15_RANGE                         22:15
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_495_0_MC_VIDEO_PROTECT_VPR_OVERRIDE_0_22_15_RANGE\
                                                                            13: 6
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_31_29_RANGE                         31:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_495_0_MC_VIDEO_PROTECT_VPR_OVERRIDE_0_31_29_RANGE\
                                                                            16:14
#define MC_CLIENT_ORDER_ID_22_0_13_0_RANGE                                  13:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_495_0_MC_CLIENT_ORDER_ID_22_0_13_0_RANGE\
                                                                            30:17

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_496_0_MC_SECURITY_CARVEOUT4_SIZE_128KB_0_MC_SECURITY_CARVEOUT4_SIZE_RANGE_128KB_RANGE\
                                                                            11: 0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_496_0_MC_SECURITY_CARVEOUT4_SIZE_128KB_0_MC_SECURITY_CARVEOUT4_SIZE_RANGE_4KB_RANGE\
                                                                            16:12
#define MC_CLIENT_ORDER_ID_8_0_29_16_RANGE                                  29:16
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_496_0_MC_CLIENT_ORDER_ID_8_0_29_16_RANGE\
                                                                            30:17

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_497_0_MC_SECURITY_CARVEOUT3_SIZE_128KB_0_MC_SECURITY_CARVEOUT3_SIZE_RANGE_128KB_RANGE\
                                                                            11: 0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_497_0_MC_SECURITY_CARVEOUT3_SIZE_128KB_0_MC_SECURITY_CARVEOUT3_SIZE_RANGE_4KB_RANGE\
                                                                            16:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_497_0_MC_HUB_PC_VC_ID_5_0_AONPC_VC_ID_RANGE\
                                                                            18:17
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_497_0_MC_HUB_PC_VC_ID_5_0_SCEPC_VC_ID_RANGE\
                                                                            20:19
#define MC_HUB_PC_VC_ID_5_0_9_0_RANGE                                       9:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_497_0_MC_HUB_PC_VC_ID_5_0_9_0_RANGE  30:21

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_498_0_MC_SECURITY_CARVEOUT2_SIZE_128KB_0_MC_SECURITY_CARVEOUT2_SIZE_RANGE_128KB_RANGE\
                                                                            11: 0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_498_0_MC_SECURITY_CARVEOUT2_SIZE_128KB_0_MC_SECURITY_CARVEOUT2_SIZE_RANGE_4KB_RANGE\
                                                                            16:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_498_0_MC_HUB_PC_VC_ID_4_0_NIC_VC_ID_RANGE\
                                                                            18:17
#define MC_HUB_PC_VC_ID_4_0_5_0_RANGE                                       5:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_498_0_MC_HUB_PC_VC_ID_4_0_5_0_RANGE  24:19
#define MC_HUB_PC_VC_ID_4_0_17_12_RANGE                                     17:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_498_0_MC_HUB_PC_VC_ID_4_0_17_12_RANGE\
                                                                            30:25

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_499_0_MC_SECURITY_CARVEOUT1_SIZE_128KB_0_MC_SECURITY_CARVEOUT1_SIZE_RANGE_128KB_RANGE\
                                                                            11: 0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_499_0_MC_SECURITY_CARVEOUT1_SIZE_128KB_0_MC_SECURITY_CARVEOUT1_SIZE_RANGE_4KB_RANGE\
                                                                            16:12
#define MC_SECURITY_CARVEOUT11_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE    2:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_499_0_MC_SECURITY_CARVEOUT11_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE\
                                                                            19:17
#define MC_SECURITY_CARVEOUT11_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE  22:21
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_499_0_MC_SECURITY_CARVEOUT11_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE\
                                                                            21:20
#define MC_SECURITY_CARVEOUT11_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE  31:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_499_0_MC_SECURITY_CARVEOUT11_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE\
                                                                            25:22
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_499_0_MC_SMMU_BYPASS_CONFIG_0_SMMU_BYPASS_CONFIG_WRITE_ACCESS_RANGE\
                                                                            26:26
#define MC_SMMU_BYPASS_CONFIG_0_4_0_RANGE                                   4:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_499_0_MC_SMMU_BYPASS_CONFIG_0_4_0_RANGE\
                                                                            31:27

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_500_0_MC_SECURITY_CARVEOUT5_SIZE_128KB_0_MC_SECURITY_CARVEOUT5_SIZE_RANGE_128KB_RANGE\
                                                                            11: 0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_500_0_MC_SECURITY_CARVEOUT5_SIZE_128KB_0_MC_SECURITY_CARVEOUT5_SIZE_RANGE_4KB_RANGE\
                                                                            16:12
#define MC_SECURITY_CARVEOUT6_CLIENT_ACCESS0_0_2_0_RANGE                    2:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_500_0_MC_SECURITY_CARVEOUT6_CLIENT_ACCESS0_0_2_0_RANGE\
                                                                            19:17
#define MC_SECURITY_CARVEOUT6_CLIENT_ACCESS0_0_22_21_RANGE                  22:21
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_500_0_MC_SECURITY_CARVEOUT6_CLIENT_ACCESS0_0_22_21_RANGE\
                                                                            21:20
#define MC_SECURITY_CARVEOUT6_CLIENT_ACCESS0_0_31_28_RANGE                  31:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_500_0_MC_SECURITY_CARVEOUT6_CLIENT_ACCESS0_0_31_28_RANGE\
                                                                            25:22
#define MC_MCF_SLICE_CFG_0_1_0_RANGE                                        1:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_500_0_MC_MCF_SLICE_CFG_0_1_0_RANGE   27:26
#define MC_MCF_SLICE_CFG_0_18_16_RANGE                                      18:16
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_500_0_MC_MCF_SLICE_CFG_0_18_16_RANGE 30:28

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_501_0_MC_SECURITY_CARVEOUT7_SIZE_128KB_0_MC_SECURITY_CARVEOUT7_SIZE_RANGE_128KB_RANGE\
                                                                            11: 0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_501_0_MC_SECURITY_CARVEOUT7_SIZE_128KB_0_MC_SECURITY_CARVEOUT7_SIZE_RANGE_4KB_RANGE\
                                                                            16:12
#define MC_SECURITY_CARVEOUT12_CLIENT_ACCESS0_0_2_0_RANGE                   2:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_501_0_MC_SECURITY_CARVEOUT12_CLIENT_ACCESS0_0_2_0_RANGE\
                                                                            19:17
#define MC_SECURITY_CARVEOUT12_CLIENT_ACCESS0_0_22_21_RANGE                 22:21
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_501_0_MC_SECURITY_CARVEOUT12_CLIENT_ACCESS0_0_22_21_RANGE\
                                                                            21:20
#define MC_SECURITY_CARVEOUT12_CLIENT_ACCESS0_0_31_28_RANGE                 31:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_501_0_MC_SECURITY_CARVEOUT12_CLIENT_ACCESS0_0_31_28_RANGE\
                                                                            25:22
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_501_0_MC_CIFLL_MISC0_0_CPU_RD_ARTIFICIAL_LATENCY_RANGE\
                                                                            29:26
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_501_0_MC_CIFLL_MISC0_0_CPU_RD_ARTIFICIAL_LATENCY_CONFIG_WRITE_ACCESS_RANGE\
                                                                            30:30

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_502_0_MC_SECURITY_CARVEOUT8_SIZE_128KB_0_MC_SECURITY_CARVEOUT8_SIZE_RANGE_128KB_RANGE\
                                                                            11: 0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_502_0_MC_SECURITY_CARVEOUT8_SIZE_128KB_0_MC_SECURITY_CARVEOUT8_SIZE_RANGE_4KB_RANGE\
                                                                            16:12
#define MC_SECURITY_CARVEOUT23_CLIENT_ACCESS0_0_2_0_RANGE                   2:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_502_0_MC_SECURITY_CARVEOUT23_CLIENT_ACCESS0_0_2_0_RANGE\
                                                                            19:17
#define MC_SECURITY_CARVEOUT23_CLIENT_ACCESS0_0_22_21_RANGE                 22:21
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_502_0_MC_SECURITY_CARVEOUT23_CLIENT_ACCESS0_0_22_21_RANGE\
                                                                            21:20
#define MC_SECURITY_CARVEOUT23_CLIENT_ACCESS0_0_31_28_RANGE                 31:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_502_0_MC_SECURITY_CARVEOUT23_CLIENT_ACCESS0_0_31_28_RANGE\
                                                                            25:22
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_502_0_MC_SECURITY_CARVEOUT1_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT1_FORCE_INTERNAL_MPCORER_RANGE\
                                                                            26:26
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_502_0_MC_SECURITY_CARVEOUT1_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT1_FORCE_INTERNAL_NVENCSWR_RANGE\
                                                                            27:27
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_502_0_MC_SECURITY_CARVEOUT1_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT1_FORCE_INTERNAL_HDAW_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_502_0_MC_SECURITY_CARVEOUT1_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT1_FORCE_INTERNAL_MPCOREW_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_502_0_MC_SECURITY_CARVEOUT1_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT1_FORCE_INTERNAL_SATAW_RANGE\
                                                                            30:30

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_503_0_MC_SECURITY_CARVEOUT29_SIZE_128KB_0_MC_SECURITY_CARVEOUT29_SIZE_RANGE_128KB_RANGE\
                                                                            11: 0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_503_0_MC_SECURITY_CARVEOUT29_SIZE_128KB_0_MC_SECURITY_CARVEOUT29_SIZE_RANGE_4KB_RANGE\
                                                                            16:12
#define MC_SECURITY_CARVEOUT30_CLIENT_ACCESS0_0_2_0_RANGE                   2:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_503_0_MC_SECURITY_CARVEOUT30_CLIENT_ACCESS0_0_2_0_RANGE\
                                                                            19:17
#define MC_SECURITY_CARVEOUT30_CLIENT_ACCESS0_0_22_21_RANGE                 22:21
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_503_0_MC_SECURITY_CARVEOUT30_CLIENT_ACCESS0_0_22_21_RANGE\
                                                                            21:20
#define MC_SECURITY_CARVEOUT30_CLIENT_ACCESS0_0_31_28_RANGE                 31:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_503_0_MC_SECURITY_CARVEOUT30_CLIENT_ACCESS0_0_31_28_RANGE\
                                                                            25:22
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_503_0_MC_SECURITY_CARVEOUT5_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT5_FORCE_INTERNAL_MPCORER_RANGE\
                                                                            26:26
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_503_0_MC_SECURITY_CARVEOUT5_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT5_FORCE_INTERNAL_NVENCSWR_RANGE\
                                                                            27:27
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_503_0_MC_SECURITY_CARVEOUT5_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT5_FORCE_INTERNAL_HDAW_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_503_0_MC_SECURITY_CARVEOUT5_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT5_FORCE_INTERNAL_MPCOREW_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_503_0_MC_SECURITY_CARVEOUT5_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT5_FORCE_INTERNAL_SATAW_RANGE\
                                                                            30:30

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_504_0_MC_SECURITY_CARVEOUT16_SIZE_128KB_0_MC_SECURITY_CARVEOUT16_SIZE_RANGE_128KB_RANGE\
                                                                            11: 0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_504_0_MC_SECURITY_CARVEOUT16_SIZE_128KB_0_MC_SECURITY_CARVEOUT16_SIZE_RANGE_4KB_RANGE\
                                                                            16:12
#define MC_SECURITY_CARVEOUT16_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE    2:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_504_0_MC_SECURITY_CARVEOUT16_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE\
                                                                            19:17
#define MC_SECURITY_CARVEOUT16_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE  22:21
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_504_0_MC_SECURITY_CARVEOUT16_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE\
                                                                            21:20
#define MC_SECURITY_CARVEOUT16_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE  31:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_504_0_MC_SECURITY_CARVEOUT16_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE\
                                                                            25:22
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_504_0_MC_SECURITY_CARVEOUT3_CLIENT_ACCESS1_0_CARVEOUT3_ALLOW_MPCORER_RANGE\
                                                                            26:26
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_504_0_MC_SECURITY_CARVEOUT3_CLIENT_ACCESS1_0_CARVEOUT3_ALLOW_NVENCSWR_RANGE\
                                                                            27:27
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_504_0_MC_SECURITY_CARVEOUT3_CLIENT_ACCESS1_0_CARVEOUT3_ALLOW_HDAW_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_504_0_MC_SECURITY_CARVEOUT3_CLIENT_ACCESS1_0_CARVEOUT3_ALLOW_MPCOREW_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_504_0_MC_SECURITY_CARVEOUT3_CLIENT_ACCESS1_0_CARVEOUT3_ALLOW_SATAW_RANGE\
                                                                            30:30

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_505_0_MC_SECURITY_CARVEOUT19_SIZE_128KB_0_MC_SECURITY_CARVEOUT19_SIZE_RANGE_128KB_RANGE\
                                                                            11: 0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_505_0_MC_SECURITY_CARVEOUT19_SIZE_128KB_0_MC_SECURITY_CARVEOUT19_SIZE_RANGE_4KB_RANGE\
                                                                            16:12
#define MC_SECURITY_CARVEOUT29_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE    2:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_505_0_MC_SECURITY_CARVEOUT29_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE\
                                                                            19:17
#define MC_SECURITY_CARVEOUT29_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE  22:21
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_505_0_MC_SECURITY_CARVEOUT29_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE\
                                                                            21:20
#define MC_SECURITY_CARVEOUT29_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE  31:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_505_0_MC_SECURITY_CARVEOUT29_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE\
                                                                            25:22
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_505_0_MC_SECURITY_CARVEOUT1_CLIENT_ACCESS1_0_CARVEOUT1_ALLOW_MPCORER_RANGE\
                                                                            26:26
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_505_0_MC_SECURITY_CARVEOUT1_CLIENT_ACCESS1_0_CARVEOUT1_ALLOW_NVENCSWR_RANGE\
                                                                            27:27
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_505_0_MC_SECURITY_CARVEOUT1_CLIENT_ACCESS1_0_CARVEOUT1_ALLOW_HDAW_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_505_0_MC_SECURITY_CARVEOUT1_CLIENT_ACCESS1_0_CARVEOUT1_ALLOW_MPCOREW_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_505_0_MC_SECURITY_CARVEOUT1_CLIENT_ACCESS1_0_CARVEOUT1_ALLOW_SATAW_RANGE\
                                                                            30:30

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_506_0_MC_SECURITY_CARVEOUT18_SIZE_128KB_0_MC_SECURITY_CARVEOUT18_SIZE_RANGE_128KB_RANGE\
                                                                            11: 0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_506_0_MC_SECURITY_CARVEOUT18_SIZE_128KB_0_MC_SECURITY_CARVEOUT18_SIZE_RANGE_4KB_RANGE\
                                                                            16:12
#define MC_SECURITY_CARVEOUT15_CLIENT_ACCESS0_0_2_0_RANGE                   2:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_506_0_MC_SECURITY_CARVEOUT15_CLIENT_ACCESS0_0_2_0_RANGE\
                                                                            19:17
#define MC_SECURITY_CARVEOUT15_CLIENT_ACCESS0_0_22_21_RANGE                 22:21
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_506_0_MC_SECURITY_CARVEOUT15_CLIENT_ACCESS0_0_22_21_RANGE\
                                                                            21:20
#define MC_SECURITY_CARVEOUT15_CLIENT_ACCESS0_0_31_28_RANGE                 31:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_506_0_MC_SECURITY_CARVEOUT15_CLIENT_ACCESS0_0_31_28_RANGE\
                                                                            25:22
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_506_0_MC_SECURITY_CARVEOUT5_CLIENT_ACCESS1_0_CARVEOUT5_ALLOW_MPCORER_RANGE\
                                                                            26:26
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_506_0_MC_SECURITY_CARVEOUT5_CLIENT_ACCESS1_0_CARVEOUT5_ALLOW_NVENCSWR_RANGE\
                                                                            27:27
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_506_0_MC_SECURITY_CARVEOUT5_CLIENT_ACCESS1_0_CARVEOUT5_ALLOW_HDAW_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_506_0_MC_SECURITY_CARVEOUT5_CLIENT_ACCESS1_0_CARVEOUT5_ALLOW_MPCOREW_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_506_0_MC_SECURITY_CARVEOUT5_CLIENT_ACCESS1_0_CARVEOUT5_ALLOW_SATAW_RANGE\
                                                                            30:30

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_507_0_MC_SECURITY_CARVEOUT15_SIZE_128KB_0_MC_SECURITY_CARVEOUT15_SIZE_RANGE_128KB_RANGE\
                                                                            11: 0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_507_0_MC_SECURITY_CARVEOUT15_SIZE_128KB_0_MC_SECURITY_CARVEOUT15_SIZE_RANGE_4KB_RANGE\
                                                                            16:12
#define MC_SECURITY_CARVEOUT21_CLIENT_ACCESS0_0_2_0_RANGE                   2:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_507_0_MC_SECURITY_CARVEOUT21_CLIENT_ACCESS0_0_2_0_RANGE\
                                                                            19:17
#define MC_SECURITY_CARVEOUT21_CLIENT_ACCESS0_0_22_21_RANGE                 22:21
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_507_0_MC_SECURITY_CARVEOUT21_CLIENT_ACCESS0_0_22_21_RANGE\
                                                                            21:20
#define MC_SECURITY_CARVEOUT21_CLIENT_ACCESS0_0_31_28_RANGE                 31:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_507_0_MC_SECURITY_CARVEOUT21_CLIENT_ACCESS0_0_31_28_RANGE\
                                                                            25:22
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_507_0_MC_SECURITY_CARVEOUT2_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT2_FORCE_INTERNAL_MPCORER_RANGE\
                                                                            26:26
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_507_0_MC_SECURITY_CARVEOUT2_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT2_FORCE_INTERNAL_NVENCSWR_RANGE\
                                                                            27:27
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_507_0_MC_SECURITY_CARVEOUT2_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT2_FORCE_INTERNAL_HDAW_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_507_0_MC_SECURITY_CARVEOUT2_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT2_FORCE_INTERNAL_MPCOREW_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_507_0_MC_SECURITY_CARVEOUT2_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT2_FORCE_INTERNAL_SATAW_RANGE\
                                                                            30:30

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_508_0_MC_SECURITY_CARVEOUT20_SIZE_128KB_0_MC_SECURITY_CARVEOUT20_SIZE_RANGE_128KB_RANGE\
                                                                            11: 0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_508_0_MC_SECURITY_CARVEOUT20_SIZE_128KB_0_MC_SECURITY_CARVEOUT20_SIZE_RANGE_4KB_RANGE\
                                                                            16:12
#define MC_SECURITY_CARVEOUT27_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE    2:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_508_0_MC_SECURITY_CARVEOUT27_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE\
                                                                            19:17
#define MC_SECURITY_CARVEOUT27_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE  22:21
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_508_0_MC_SECURITY_CARVEOUT27_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE\
                                                                            21:20
#define MC_SECURITY_CARVEOUT27_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE  31:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_508_0_MC_SECURITY_CARVEOUT27_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE\
                                                                            25:22
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_508_0_MC_SECURITY_CARVEOUT4_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT4_FORCE_INTERNAL_MPCORER_RANGE\
                                                                            26:26
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_508_0_MC_SECURITY_CARVEOUT4_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT4_FORCE_INTERNAL_NVENCSWR_RANGE\
                                                                            27:27
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_508_0_MC_SECURITY_CARVEOUT4_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT4_FORCE_INTERNAL_HDAW_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_508_0_MC_SECURITY_CARVEOUT4_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT4_FORCE_INTERNAL_MPCOREW_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_508_0_MC_SECURITY_CARVEOUT4_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT4_FORCE_INTERNAL_SATAW_RANGE\
                                                                            30:30

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_509_0_MC_SECURITY_CARVEOUT25_SIZE_128KB_0_MC_SECURITY_CARVEOUT25_SIZE_RANGE_128KB_RANGE\
                                                                            11: 0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_509_0_MC_SECURITY_CARVEOUT25_SIZE_128KB_0_MC_SECURITY_CARVEOUT25_SIZE_RANGE_4KB_RANGE\
                                                                            16:12
#define MC_SECURITY_CARVEOUT20_CLIENT_ACCESS0_0_2_0_RANGE                   2:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_509_0_MC_SECURITY_CARVEOUT20_CLIENT_ACCESS0_0_2_0_RANGE\
                                                                            19:17
#define MC_SECURITY_CARVEOUT20_CLIENT_ACCESS0_0_22_21_RANGE                 22:21
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_509_0_MC_SECURITY_CARVEOUT20_CLIENT_ACCESS0_0_22_21_RANGE\
                                                                            21:20
#define MC_SECURITY_CARVEOUT20_CLIENT_ACCESS0_0_31_28_RANGE                 31:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_509_0_MC_SECURITY_CARVEOUT20_CLIENT_ACCESS0_0_31_28_RANGE\
                                                                            25:22
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_509_0_MC_SECURITY_CARVEOUT4_CLIENT_ACCESS1_0_CARVEOUT4_ALLOW_MPCORER_RANGE\
                                                                            26:26
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_509_0_MC_SECURITY_CARVEOUT4_CLIENT_ACCESS1_0_CARVEOUT4_ALLOW_NVENCSWR_RANGE\
                                                                            27:27
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_509_0_MC_SECURITY_CARVEOUT4_CLIENT_ACCESS1_0_CARVEOUT4_ALLOW_HDAW_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_509_0_MC_SECURITY_CARVEOUT4_CLIENT_ACCESS1_0_CARVEOUT4_ALLOW_MPCOREW_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_509_0_MC_SECURITY_CARVEOUT4_CLIENT_ACCESS1_0_CARVEOUT4_ALLOW_SATAW_RANGE\
                                                                            30:30

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_510_0_MC_SECURITY_CARVEOUT21_SIZE_128KB_0_MC_SECURITY_CARVEOUT21_SIZE_RANGE_128KB_RANGE\
                                                                            11: 0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_510_0_MC_SECURITY_CARVEOUT21_SIZE_128KB_0_MC_SECURITY_CARVEOUT21_SIZE_RANGE_4KB_RANGE\
                                                                            16:12
#define MC_SECURITY_CARVEOUT16_CLIENT_ACCESS0_0_2_0_RANGE                   2:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_510_0_MC_SECURITY_CARVEOUT16_CLIENT_ACCESS0_0_2_0_RANGE\
                                                                            19:17
#define MC_SECURITY_CARVEOUT16_CLIENT_ACCESS0_0_22_21_RANGE                 22:21
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_510_0_MC_SECURITY_CARVEOUT16_CLIENT_ACCESS0_0_22_21_RANGE\
                                                                            21:20
#define MC_SECURITY_CARVEOUT16_CLIENT_ACCESS0_0_31_28_RANGE                 31:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_510_0_MC_SECURITY_CARVEOUT16_CLIENT_ACCESS0_0_31_28_RANGE\
                                                                            25:22
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_510_0_MC_SECURITY_CARVEOUT3_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT3_FORCE_INTERNAL_MPCORER_RANGE\
                                                                            26:26
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_510_0_MC_SECURITY_CARVEOUT3_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT3_FORCE_INTERNAL_NVENCSWR_RANGE\
                                                                            27:27
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_510_0_MC_SECURITY_CARVEOUT3_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT3_FORCE_INTERNAL_HDAW_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_510_0_MC_SECURITY_CARVEOUT3_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT3_FORCE_INTERNAL_MPCOREW_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_510_0_MC_SECURITY_CARVEOUT3_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT3_FORCE_INTERNAL_SATAW_RANGE\
                                                                            30:30

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_511_0_MC_SECURITY_CARVEOUT27_SIZE_128KB_0_MC_SECURITY_CARVEOUT27_SIZE_RANGE_128KB_RANGE\
                                                                            11: 0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_511_0_MC_SECURITY_CARVEOUT27_SIZE_128KB_0_MC_SECURITY_CARVEOUT27_SIZE_RANGE_4KB_RANGE\
                                                                            16:12
#define MC_SECURITY_CARVEOUT17_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE    2:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_511_0_MC_SECURITY_CARVEOUT17_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE\
                                                                            19:17
#define MC_SECURITY_CARVEOUT17_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE  22:21
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_511_0_MC_SECURITY_CARVEOUT17_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE\
                                                                            21:20
#define MC_SECURITY_CARVEOUT17_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE  31:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_511_0_MC_SECURITY_CARVEOUT17_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE\
                                                                            25:22
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_511_0_MC_SECURITY_CARVEOUT2_CLIENT_ACCESS1_0_CARVEOUT2_ALLOW_MPCORER_RANGE\
                                                                            26:26
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_511_0_MC_SECURITY_CARVEOUT2_CLIENT_ACCESS1_0_CARVEOUT2_ALLOW_NVENCSWR_RANGE\
                                                                            27:27
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_511_0_MC_SECURITY_CARVEOUT2_CLIENT_ACCESS1_0_CARVEOUT2_ALLOW_HDAW_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_511_0_MC_SECURITY_CARVEOUT2_CLIENT_ACCESS1_0_CARVEOUT2_ALLOW_MPCOREW_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_511_0_MC_SECURITY_CARVEOUT2_CLIENT_ACCESS1_0_CARVEOUT2_ALLOW_SATAW_RANGE\
                                                                            30:30

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_512_0_MC_SECURITY_CARVEOUT28_SIZE_128KB_0_MC_SECURITY_CARVEOUT28_SIZE_RANGE_128KB_RANGE\
                                                                            11: 0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_512_0_MC_SECURITY_CARVEOUT28_SIZE_128KB_0_MC_SECURITY_CARVEOUT28_SIZE_RANGE_4KB_RANGE\
                                                                            16:12
#define MC_SECURITY_CARVEOUT28_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE    2:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_512_0_MC_SECURITY_CARVEOUT28_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE\
                                                                            19:17
#define MC_SECURITY_CARVEOUT28_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE  22:21
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_512_0_MC_SECURITY_CARVEOUT28_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE\
                                                                            21:20
#define MC_SECURITY_CARVEOUT28_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE  31:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_512_0_MC_SECURITY_CARVEOUT28_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE\
                                                                            25:22
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_512_0_MC_SECURITY_CARVEOUT13_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT13_FORCE_INTERNAL_MPCORER_RANGE\
                                                                            26:26
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_512_0_MC_SECURITY_CARVEOUT13_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT13_FORCE_INTERNAL_NVENCSWR_RANGE\
                                                                            27:27
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_512_0_MC_SECURITY_CARVEOUT13_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT13_FORCE_INTERNAL_HDAW_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_512_0_MC_SECURITY_CARVEOUT13_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT13_FORCE_INTERNAL_MPCOREW_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_512_0_MC_SECURITY_CARVEOUT13_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT13_FORCE_INTERNAL_SATAW_RANGE\
                                                                            30:30

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_513_0_MC_SECURITY_CARVEOUT13_SIZE_128KB_0_MC_SECURITY_CARVEOUT13_SIZE_RANGE_128KB_RANGE\
                                                                            11: 0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_513_0_MC_SECURITY_CARVEOUT13_SIZE_128KB_0_MC_SECURITY_CARVEOUT13_SIZE_RANGE_4KB_RANGE\
                                                                            16:12
#define MC_SECURITY_CARVEOUT8_CLIENT_ACCESS0_0_2_0_RANGE                    2:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_513_0_MC_SECURITY_CARVEOUT8_CLIENT_ACCESS0_0_2_0_RANGE\
                                                                            19:17
#define MC_SECURITY_CARVEOUT8_CLIENT_ACCESS0_0_22_21_RANGE                  22:21
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_513_0_MC_SECURITY_CARVEOUT8_CLIENT_ACCESS0_0_22_21_RANGE\
                                                                            21:20
#define MC_SECURITY_CARVEOUT8_CLIENT_ACCESS0_0_31_28_RANGE                  31:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_513_0_MC_SECURITY_CARVEOUT8_CLIENT_ACCESS0_0_31_28_RANGE\
                                                                            25:22
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_513_0_MC_SECURITY_CARVEOUT22_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT22_FORCE_INTERNAL_MPCORER_RANGE\
                                                                            26:26
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_513_0_MC_SECURITY_CARVEOUT22_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT22_FORCE_INTERNAL_NVENCSWR_RANGE\
                                                                            27:27
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_513_0_MC_SECURITY_CARVEOUT22_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT22_FORCE_INTERNAL_HDAW_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_513_0_MC_SECURITY_CARVEOUT22_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT22_FORCE_INTERNAL_MPCOREW_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_513_0_MC_SECURITY_CARVEOUT22_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT22_FORCE_INTERNAL_SATAW_RANGE\
                                                                            30:30

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_514_0_MC_SECURITY_CARVEOUT23_SIZE_128KB_0_MC_SECURITY_CARVEOUT23_SIZE_RANGE_128KB_RANGE\
                                                                            11: 0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_514_0_MC_SECURITY_CARVEOUT23_SIZE_128KB_0_MC_SECURITY_CARVEOUT23_SIZE_RANGE_4KB_RANGE\
                                                                            16:12
#define MC_SECURITY_CARVEOUT25_CLIENT_ACCESS0_0_2_0_RANGE                   2:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_514_0_MC_SECURITY_CARVEOUT25_CLIENT_ACCESS0_0_2_0_RANGE\
                                                                            19:17
#define MC_SECURITY_CARVEOUT25_CLIENT_ACCESS0_0_22_21_RANGE                 22:21
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_514_0_MC_SECURITY_CARVEOUT25_CLIENT_ACCESS0_0_22_21_RANGE\
                                                                            21:20
#define MC_SECURITY_CARVEOUT25_CLIENT_ACCESS0_0_31_28_RANGE                 31:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_514_0_MC_SECURITY_CARVEOUT25_CLIENT_ACCESS0_0_31_28_RANGE\
                                                                            25:22
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_514_0_MC_SECURITY_CARVEOUT18_CLIENT_ACCESS1_0_CARVEOUT18_ALLOW_MPCORER_RANGE\
                                                                            26:26
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_514_0_MC_SECURITY_CARVEOUT18_CLIENT_ACCESS1_0_CARVEOUT18_ALLOW_NVENCSWR_RANGE\
                                                                            27:27
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_514_0_MC_SECURITY_CARVEOUT18_CLIENT_ACCESS1_0_CARVEOUT18_ALLOW_HDAW_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_514_0_MC_SECURITY_CARVEOUT18_CLIENT_ACCESS1_0_CARVEOUT18_ALLOW_MPCOREW_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_514_0_MC_SECURITY_CARVEOUT18_CLIENT_ACCESS1_0_CARVEOUT18_ALLOW_SATAW_RANGE\
                                                                            30:30

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_515_0_MC_SECURITY_CARVEOUT12_SIZE_128KB_0_MC_SECURITY_CARVEOUT12_SIZE_RANGE_128KB_RANGE\
                                                                            11: 0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_515_0_MC_SECURITY_CARVEOUT12_SIZE_128KB_0_MC_SECURITY_CARVEOUT12_SIZE_RANGE_4KB_RANGE\
                                                                            16:12
#define MC_SECURITY_CARVEOUT13_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE    2:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_515_0_MC_SECURITY_CARVEOUT13_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE\
                                                                            19:17
#define MC_SECURITY_CARVEOUT13_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE  22:21
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_515_0_MC_SECURITY_CARVEOUT13_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE\
                                                                            21:20
#define MC_SECURITY_CARVEOUT13_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE  31:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_515_0_MC_SECURITY_CARVEOUT13_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE\
                                                                            25:22
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_515_0_MC_SECURITY_CARVEOUT24_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT24_FORCE_INTERNAL_MPCORER_RANGE\
                                                                            26:26
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_515_0_MC_SECURITY_CARVEOUT24_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT24_FORCE_INTERNAL_NVENCSWR_RANGE\
                                                                            27:27
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_515_0_MC_SECURITY_CARVEOUT24_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT24_FORCE_INTERNAL_HDAW_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_515_0_MC_SECURITY_CARVEOUT24_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT24_FORCE_INTERNAL_MPCOREW_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_515_0_MC_SECURITY_CARVEOUT24_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT24_FORCE_INTERNAL_SATAW_RANGE\
                                                                            30:30

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_516_0_MC_SECURITY_CARVEOUT24_SIZE_128KB_0_MC_SECURITY_CARVEOUT24_SIZE_RANGE_128KB_RANGE\
                                                                            11: 0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_516_0_MC_SECURITY_CARVEOUT24_SIZE_128KB_0_MC_SECURITY_CARVEOUT24_SIZE_RANGE_4KB_RANGE\
                                                                            16:12
#define MC_SECURITY_CARVEOUT18_CLIENT_ACCESS0_0_2_0_RANGE                   2:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_516_0_MC_SECURITY_CARVEOUT18_CLIENT_ACCESS0_0_2_0_RANGE\
                                                                            19:17
#define MC_SECURITY_CARVEOUT18_CLIENT_ACCESS0_0_22_21_RANGE                 22:21
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_516_0_MC_SECURITY_CARVEOUT18_CLIENT_ACCESS0_0_22_21_RANGE\
                                                                            21:20
#define MC_SECURITY_CARVEOUT18_CLIENT_ACCESS0_0_31_28_RANGE                 31:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_516_0_MC_SECURITY_CARVEOUT18_CLIENT_ACCESS0_0_31_28_RANGE\
                                                                            25:22
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_516_0_MC_SECURITY_CARVEOUT24_CLIENT_ACCESS1_0_CARVEOUT24_ALLOW_MPCORER_RANGE\
                                                                            26:26
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_516_0_MC_SECURITY_CARVEOUT24_CLIENT_ACCESS1_0_CARVEOUT24_ALLOW_NVENCSWR_RANGE\
                                                                            27:27
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_516_0_MC_SECURITY_CARVEOUT24_CLIENT_ACCESS1_0_CARVEOUT24_ALLOW_HDAW_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_516_0_MC_SECURITY_CARVEOUT24_CLIENT_ACCESS1_0_CARVEOUT24_ALLOW_MPCOREW_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_516_0_MC_SECURITY_CARVEOUT24_CLIENT_ACCESS1_0_CARVEOUT24_ALLOW_SATAW_RANGE\
                                                                            30:30

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_517_0_MC_SECURITY_CARVEOUT9_SIZE_128KB_0_MC_SECURITY_CARVEOUT9_SIZE_RANGE_128KB_RANGE\
                                                                            11: 0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_517_0_MC_SECURITY_CARVEOUT9_SIZE_128KB_0_MC_SECURITY_CARVEOUT9_SIZE_RANGE_4KB_RANGE\
                                                                            16:12
#define MC_SECURITY_CARVEOUT28_CLIENT_ACCESS0_0_2_0_RANGE                   2:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_517_0_MC_SECURITY_CARVEOUT28_CLIENT_ACCESS0_0_2_0_RANGE\
                                                                            19:17
#define MC_SECURITY_CARVEOUT28_CLIENT_ACCESS0_0_22_21_RANGE                 22:21
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_517_0_MC_SECURITY_CARVEOUT28_CLIENT_ACCESS0_0_22_21_RANGE\
                                                                            21:20
#define MC_SECURITY_CARVEOUT28_CLIENT_ACCESS0_0_31_28_RANGE                 31:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_517_0_MC_SECURITY_CARVEOUT28_CLIENT_ACCESS0_0_31_28_RANGE\
                                                                            25:22
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_517_0_MC_SECURITY_CARVEOUT7_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT7_FORCE_INTERNAL_MPCORER_RANGE\
                                                                            26:26
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_517_0_MC_SECURITY_CARVEOUT7_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT7_FORCE_INTERNAL_NVENCSWR_RANGE\
                                                                            27:27
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_517_0_MC_SECURITY_CARVEOUT7_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT7_FORCE_INTERNAL_HDAW_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_517_0_MC_SECURITY_CARVEOUT7_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT7_FORCE_INTERNAL_MPCOREW_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_517_0_MC_SECURITY_CARVEOUT7_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT7_FORCE_INTERNAL_SATAW_RANGE\
                                                                            30:30

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_518_0_MC_SECURITY_CARVEOUT30_SIZE_128KB_0_MC_SECURITY_CARVEOUT30_SIZE_RANGE_128KB_RANGE\
                                                                            11: 0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_518_0_MC_SECURITY_CARVEOUT30_SIZE_128KB_0_MC_SECURITY_CARVEOUT30_SIZE_RANGE_4KB_RANGE\
                                                                            16:12
#define MC_SECURITY_CARVEOUT11_CLIENT_ACCESS0_0_2_0_RANGE                   2:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_518_0_MC_SECURITY_CARVEOUT11_CLIENT_ACCESS0_0_2_0_RANGE\
                                                                            19:17
#define MC_SECURITY_CARVEOUT11_CLIENT_ACCESS0_0_22_21_RANGE                 22:21
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_518_0_MC_SECURITY_CARVEOUT11_CLIENT_ACCESS0_0_22_21_RANGE\
                                                                            21:20
#define MC_SECURITY_CARVEOUT11_CLIENT_ACCESS0_0_31_28_RANGE                 31:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_518_0_MC_SECURITY_CARVEOUT11_CLIENT_ACCESS0_0_31_28_RANGE\
                                                                            25:22
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_518_0_MC_SECURITY_CARVEOUT25_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT25_FORCE_INTERNAL_MPCORER_RANGE\
                                                                            26:26
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_518_0_MC_SECURITY_CARVEOUT25_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT25_FORCE_INTERNAL_NVENCSWR_RANGE\
                                                                            27:27
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_518_0_MC_SECURITY_CARVEOUT25_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT25_FORCE_INTERNAL_HDAW_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_518_0_MC_SECURITY_CARVEOUT25_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT25_FORCE_INTERNAL_MPCOREW_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_518_0_MC_SECURITY_CARVEOUT25_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT25_FORCE_INTERNAL_SATAW_RANGE\
                                                                            30:30

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_519_0_MC_SECURITY_CARVEOUT31_SIZE_128KB_0_MC_SECURITY_CARVEOUT31_SIZE_RANGE_128KB_RANGE\
                                                                            11: 0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_519_0_MC_SECURITY_CARVEOUT31_SIZE_128KB_0_MC_SECURITY_CARVEOUT31_SIZE_RANGE_4KB_RANGE\
                                                                            16:12
#define MC_SECURITY_CARVEOUT21_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE    2:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_519_0_MC_SECURITY_CARVEOUT21_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE\
                                                                            19:17
#define MC_SECURITY_CARVEOUT21_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE  22:21
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_519_0_MC_SECURITY_CARVEOUT21_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE\
                                                                            21:20
#define MC_SECURITY_CARVEOUT21_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE  31:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_519_0_MC_SECURITY_CARVEOUT21_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE\
                                                                            25:22
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_519_0_MC_SECURITY_CARVEOUT20_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT20_FORCE_INTERNAL_MPCORER_RANGE\
                                                                            26:26
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_519_0_MC_SECURITY_CARVEOUT20_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT20_FORCE_INTERNAL_NVENCSWR_RANGE\
                                                                            27:27
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_519_0_MC_SECURITY_CARVEOUT20_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT20_FORCE_INTERNAL_HDAW_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_519_0_MC_SECURITY_CARVEOUT20_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT20_FORCE_INTERNAL_MPCOREW_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_519_0_MC_SECURITY_CARVEOUT20_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT20_FORCE_INTERNAL_SATAW_RANGE\
                                                                            30:30

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_520_0_MC_SECURITY_CARVEOUT14_SIZE_128KB_0_MC_SECURITY_CARVEOUT14_SIZE_RANGE_128KB_RANGE\
                                                                            11: 0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_520_0_MC_SECURITY_CARVEOUT14_SIZE_128KB_0_MC_SECURITY_CARVEOUT14_SIZE_RANGE_4KB_RANGE\
                                                                            16:12
#define MC_SECURITY_CARVEOUT9_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE     2:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_520_0_MC_SECURITY_CARVEOUT9_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE\
                                                                            19:17
#define MC_SECURITY_CARVEOUT9_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE   22:21
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_520_0_MC_SECURITY_CARVEOUT9_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE\
                                                                            21:20
#define MC_SECURITY_CARVEOUT9_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE   31:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_520_0_MC_SECURITY_CARVEOUT9_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE\
                                                                            25:22
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_520_0_MC_SECURITY_CARVEOUT25_CLIENT_ACCESS1_0_CARVEOUT25_ALLOW_MPCORER_RANGE\
                                                                            26:26
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_520_0_MC_SECURITY_CARVEOUT25_CLIENT_ACCESS1_0_CARVEOUT25_ALLOW_NVENCSWR_RANGE\
                                                                            27:27
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_520_0_MC_SECURITY_CARVEOUT25_CLIENT_ACCESS1_0_CARVEOUT25_ALLOW_HDAW_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_520_0_MC_SECURITY_CARVEOUT25_CLIENT_ACCESS1_0_CARVEOUT25_ALLOW_MPCOREW_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_520_0_MC_SECURITY_CARVEOUT25_CLIENT_ACCESS1_0_CARVEOUT25_ALLOW_SATAW_RANGE\
                                                                            30:30

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_521_0_MC_SECURITY_CARVEOUT6_SIZE_128KB_0_MC_SECURITY_CARVEOUT6_SIZE_RANGE_128KB_RANGE\
                                                                            11: 0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_521_0_MC_SECURITY_CARVEOUT6_SIZE_128KB_0_MC_SECURITY_CARVEOUT6_SIZE_RANGE_4KB_RANGE\
                                                                            16:12
#define MC_SECURITY_CARVEOUT27_CLIENT_ACCESS0_0_2_0_RANGE                   2:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_521_0_MC_SECURITY_CARVEOUT27_CLIENT_ACCESS0_0_2_0_RANGE\
                                                                            19:17
#define MC_SECURITY_CARVEOUT27_CLIENT_ACCESS0_0_22_21_RANGE                 22:21
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_521_0_MC_SECURITY_CARVEOUT27_CLIENT_ACCESS0_0_22_21_RANGE\
                                                                            21:20
#define MC_SECURITY_CARVEOUT27_CLIENT_ACCESS0_0_31_28_RANGE                 31:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_521_0_MC_SECURITY_CARVEOUT27_CLIENT_ACCESS0_0_31_28_RANGE\
                                                                            25:22
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_521_0_MC_SECURITY_CARVEOUT16_CLIENT_ACCESS1_0_CARVEOUT16_ALLOW_MPCORER_RANGE\
                                                                            26:26
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_521_0_MC_SECURITY_CARVEOUT16_CLIENT_ACCESS1_0_CARVEOUT16_ALLOW_NVENCSWR_RANGE\
                                                                            27:27
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_521_0_MC_SECURITY_CARVEOUT16_CLIENT_ACCESS1_0_CARVEOUT16_ALLOW_HDAW_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_521_0_MC_SECURITY_CARVEOUT16_CLIENT_ACCESS1_0_CARVEOUT16_ALLOW_MPCOREW_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_521_0_MC_SECURITY_CARVEOUT16_CLIENT_ACCESS1_0_CARVEOUT16_ALLOW_SATAW_RANGE\
                                                                            30:30

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_522_0_MC_SECURITY_CARVEOUT10_SIZE_128KB_0_MC_SECURITY_CARVEOUT10_SIZE_RANGE_128KB_RANGE\
                                                                            11: 0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_522_0_MC_SECURITY_CARVEOUT10_SIZE_128KB_0_MC_SECURITY_CARVEOUT10_SIZE_RANGE_4KB_RANGE\
                                                                            16:12
#define MC_SECURITY_CARVEOUT9_CLIENT_ACCESS0_0_2_0_RANGE                    2:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_522_0_MC_SECURITY_CARVEOUT9_CLIENT_ACCESS0_0_2_0_RANGE\
                                                                            19:17
#define MC_SECURITY_CARVEOUT9_CLIENT_ACCESS0_0_22_21_RANGE                  22:21
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_522_0_MC_SECURITY_CARVEOUT9_CLIENT_ACCESS0_0_22_21_RANGE\
                                                                            21:20
#define MC_SECURITY_CARVEOUT9_CLIENT_ACCESS0_0_31_28_RANGE                  31:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_522_0_MC_SECURITY_CARVEOUT9_CLIENT_ACCESS0_0_31_28_RANGE\
                                                                            25:22
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_522_0_MC_SECURITY_CARVEOUT8_CLIENT_ACCESS1_0_CARVEOUT8_ALLOW_MPCORER_RANGE\
                                                                            26:26
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_522_0_MC_SECURITY_CARVEOUT8_CLIENT_ACCESS1_0_CARVEOUT8_ALLOW_NVENCSWR_RANGE\
                                                                            27:27
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_522_0_MC_SECURITY_CARVEOUT8_CLIENT_ACCESS1_0_CARVEOUT8_ALLOW_HDAW_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_522_0_MC_SECURITY_CARVEOUT8_CLIENT_ACCESS1_0_CARVEOUT8_ALLOW_MPCOREW_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_522_0_MC_SECURITY_CARVEOUT8_CLIENT_ACCESS1_0_CARVEOUT8_ALLOW_SATAW_RANGE\
                                                                            30:30

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_523_0_MC_SECURITY_CARVEOUT22_SIZE_128KB_0_MC_SECURITY_CARVEOUT22_SIZE_RANGE_128KB_RANGE\
                                                                            11: 0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_523_0_MC_SECURITY_CARVEOUT22_SIZE_128KB_0_MC_SECURITY_CARVEOUT22_SIZE_RANGE_4KB_RANGE\
                                                                            16:12
#define MC_SECURITY_CARVEOUT23_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE    2:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_523_0_MC_SECURITY_CARVEOUT23_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE\
                                                                            19:17
#define MC_SECURITY_CARVEOUT23_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE  22:21
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_523_0_MC_SECURITY_CARVEOUT23_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE\
                                                                            21:20
#define MC_SECURITY_CARVEOUT23_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE  31:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_523_0_MC_SECURITY_CARVEOUT23_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE\
                                                                            25:22
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_523_0_MC_SECURITY_CARVEOUT11_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT11_FORCE_INTERNAL_MPCORER_RANGE\
                                                                            26:26
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_523_0_MC_SECURITY_CARVEOUT11_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT11_FORCE_INTERNAL_NVENCSWR_RANGE\
                                                                            27:27
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_523_0_MC_SECURITY_CARVEOUT11_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT11_FORCE_INTERNAL_HDAW_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_523_0_MC_SECURITY_CARVEOUT11_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT11_FORCE_INTERNAL_MPCOREW_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_523_0_MC_SECURITY_CARVEOUT11_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT11_FORCE_INTERNAL_SATAW_RANGE\
                                                                            30:30

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_524_0_MC_SECURITY_CARVEOUT11_SIZE_128KB_0_MC_SECURITY_CARVEOUT11_SIZE_RANGE_128KB_RANGE\
                                                                            11: 0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_524_0_MC_SECURITY_CARVEOUT11_SIZE_128KB_0_MC_SECURITY_CARVEOUT11_SIZE_RANGE_4KB_RANGE\
                                                                            16:12
#define MC_SECURITY_CARVEOUT31_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE    2:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_524_0_MC_SECURITY_CARVEOUT31_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE\
                                                                            19:17
#define MC_SECURITY_CARVEOUT31_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE  22:21
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_524_0_MC_SECURITY_CARVEOUT31_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE\
                                                                            21:20
#define MC_SECURITY_CARVEOUT31_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE  31:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_524_0_MC_SECURITY_CARVEOUT31_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE\
                                                                            25:22
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_524_0_MC_SECURITY_CARVEOUT6_CLIENT_ACCESS1_0_CARVEOUT6_ALLOW_MPCORER_RANGE\
                                                                            26:26
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_524_0_MC_SECURITY_CARVEOUT6_CLIENT_ACCESS1_0_CARVEOUT6_ALLOW_NVENCSWR_RANGE\
                                                                            27:27
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_524_0_MC_SECURITY_CARVEOUT6_CLIENT_ACCESS1_0_CARVEOUT6_ALLOW_HDAW_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_524_0_MC_SECURITY_CARVEOUT6_CLIENT_ACCESS1_0_CARVEOUT6_ALLOW_MPCOREW_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_524_0_MC_SECURITY_CARVEOUT6_CLIENT_ACCESS1_0_CARVEOUT6_ALLOW_SATAW_RANGE\
                                                                            30:30

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_525_0_MC_SECURITY_CARVEOUT26_SIZE_128KB_0_MC_SECURITY_CARVEOUT26_SIZE_RANGE_128KB_RANGE\
                                                                            11: 0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_525_0_MC_SECURITY_CARVEOUT26_SIZE_128KB_0_MC_SECURITY_CARVEOUT26_SIZE_RANGE_4KB_RANGE\
                                                                            16:12
#define MC_SECURITY_CARVEOUT14_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE    2:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_525_0_MC_SECURITY_CARVEOUT14_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE\
                                                                            19:17
#define MC_SECURITY_CARVEOUT14_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE  22:21
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_525_0_MC_SECURITY_CARVEOUT14_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE\
                                                                            21:20
#define MC_SECURITY_CARVEOUT14_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE  31:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_525_0_MC_SECURITY_CARVEOUT14_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE\
                                                                            25:22
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_525_0_MC_SECURITY_CARVEOUT12_CLIENT_ACCESS1_0_CARVEOUT12_ALLOW_MPCORER_RANGE\
                                                                            26:26
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_525_0_MC_SECURITY_CARVEOUT12_CLIENT_ACCESS1_0_CARVEOUT12_ALLOW_NVENCSWR_RANGE\
                                                                            27:27
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_525_0_MC_SECURITY_CARVEOUT12_CLIENT_ACCESS1_0_CARVEOUT12_ALLOW_HDAW_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_525_0_MC_SECURITY_CARVEOUT12_CLIENT_ACCESS1_0_CARVEOUT12_ALLOW_MPCOREW_RANGE\
                                                                            29:29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_525_0_MC_SECURITY_CARVEOUT12_CLIENT_ACCESS1_0_CARVEOUT12_ALLOW_SATAW_RANGE\
                                                                            30:30

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_526_0_MC_SECURITY_CARVEOUT17_SIZE_128KB_0_MC_SECURITY_CARVEOUT17_SIZE_RANGE_128KB_RANGE\
                                                                            11: 0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_526_0_MC_SECURITY_CARVEOUT17_SIZE_128KB_0_MC_SECURITY_CARVEOUT17_SIZE_RANGE_4KB_RANGE\
                                                                            16:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_526_0_MC_SID_STREAMID_OVERRIDE_CONFIG_NVENCSRD_0_NVENCSRD_STREAMID_RANGE\
                                                                            24:17
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_526_0_MC_SECURITY_CARVEOUT26_CLIENT_ACCESS1_0_CARVEOUT26_ALLOW_MPCORER_RANGE\
                                                                            25:25
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_526_0_MC_SECURITY_CARVEOUT26_CLIENT_ACCESS1_0_CARVEOUT26_ALLOW_NVENCSWR_RANGE\
                                                                            26:26
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_526_0_MC_SECURITY_CARVEOUT26_CLIENT_ACCESS1_0_CARVEOUT26_ALLOW_HDAW_RANGE\
                                                                            27:27
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_526_0_MC_SECURITY_CARVEOUT26_CLIENT_ACCESS1_0_CARVEOUT26_ALLOW_MPCOREW_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_526_0_MC_SECURITY_CARVEOUT26_CLIENT_ACCESS1_0_CARVEOUT26_ALLOW_SATAW_RANGE\
                                                                            29:29

#define EMC_CMD_MAPPING_BYTE_0_CH14_15_0_RANGE                              15:0
#define EMC_CMD_MAPPING_BYTE_0_15_0_RANGE                                   15:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_527_0_EMC_CMD_MAPPING_BYTE_0_CH14_15_0_RANGE\
                                                                            15: 0
#define EMC_CMD_MAPPING_BYTE_0_CH12_15_0_RANGE                              15:0
#define EMC_CMD_MAPPING_BYTE_0_15_0_RANGE                                   15:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_527_0_EMC_CMD_MAPPING_BYTE_0_CH12_15_0_RANGE\
                                                                            31:16

#define EMC_CMD_MAPPING_BYTE_0_CH10_15_0_RANGE                              15:0
#define EMC_CMD_MAPPING_BYTE_0_15_0_RANGE                                   15:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_528_0_EMC_CMD_MAPPING_BYTE_0_CH10_15_0_RANGE\
                                                                            15: 0
#define EMC_CMD_MAPPING_BYTE_0_CH8_15_0_RANGE                               15:0
#define EMC_CMD_MAPPING_BYTE_0_15_0_RANGE                                   15:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_528_0_EMC_CMD_MAPPING_BYTE_0_CH8_15_0_RANGE\
                                                                            31:16

#define EMC_CMD_MAPPING_BYTE_0_CH2_15_0_RANGE                               15:0
#define EMC_CMD_MAPPING_BYTE_0_15_0_RANGE                                   15:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_529_0_EMC_CMD_MAPPING_BYTE_0_CH2_15_0_RANGE\
                                                                            15: 0
#define EMC_CMD_MAPPING_BYTE_0_CH0_15_0_RANGE                               15:0
#define EMC_CMD_MAPPING_BYTE_0_15_0_RANGE                                   15:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_529_0_EMC_CMD_MAPPING_BYTE_0_CH0_15_0_RANGE\
                                                                            31:16

#define EMC_CMD_MAPPING_BYTE_0_CH6_15_0_RANGE                               15:0
#define EMC_CMD_MAPPING_BYTE_0_15_0_RANGE                                   15:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_530_0_EMC_CMD_MAPPING_BYTE_0_CH6_15_0_RANGE\
                                                                            15: 0
#define EMC_CMD_MAPPING_BYTE_0_CH4_15_0_RANGE                               15:0
#define EMC_CMD_MAPPING_BYTE_0_15_0_RANGE                                   15:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_530_0_EMC_CMD_MAPPING_BYTE_0_CH4_15_0_RANGE\
                                                                            31:16

#define EMC_PMACRO_BRICK_MAPPING_1_0_CH10_15_0_RANGE                        15:0
#define EMC_PMACRO_BRICK_MAPPING_1_0_15_0_RANGE                             15:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_531_0_EMC_PMACRO_BRICK_MAPPING_1_0_CH10_15_0_RANGE\
                                                                            15: 0
#define EMC_PMACRO_BRICK_MAPPING_1_0_CH12_15_0_RANGE                        15:0
#define EMC_PMACRO_BRICK_MAPPING_1_0_15_0_RANGE                             15:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_531_0_EMC_PMACRO_BRICK_MAPPING_1_0_CH12_15_0_RANGE\
                                                                            31:16

#define EMC_PMACRO_BRICK_MAPPING_1_0_CH14_15_0_RANGE                        15:0
#define EMC_PMACRO_BRICK_MAPPING_1_0_15_0_RANGE                             15:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_532_0_EMC_PMACRO_BRICK_MAPPING_1_0_CH14_15_0_RANGE\
                                                                            15: 0
#define EMC_PMACRO_BRICK_MAPPING_1_0_CH2_15_0_RANGE                         15:0
#define EMC_PMACRO_BRICK_MAPPING_1_0_15_0_RANGE                             15:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_532_0_EMC_PMACRO_BRICK_MAPPING_1_0_CH2_15_0_RANGE\
                                                                            31:16

#define EMC_PMACRO_BRICK_MAPPING_1_0_CH0_15_0_RANGE                         15:0
#define EMC_PMACRO_BRICK_MAPPING_1_0_15_0_RANGE                             15:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_533_0_EMC_PMACRO_BRICK_MAPPING_1_0_CH0_15_0_RANGE\
                                                                            15: 0
#define EMC_PMACRO_BRICK_MAPPING_1_0_CH6_15_0_RANGE                         15:0
#define EMC_PMACRO_BRICK_MAPPING_1_0_15_0_RANGE                             15:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_533_0_EMC_PMACRO_BRICK_MAPPING_1_0_CH6_15_0_RANGE\
                                                                            31:16

#define EMC_PMACRO_BRICK_MAPPING_1_0_CH4_15_0_RANGE                         15:0
#define EMC_PMACRO_BRICK_MAPPING_1_0_15_0_RANGE                             15:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_534_0_EMC_PMACRO_BRICK_MAPPING_1_0_CH4_15_0_RANGE\
                                                                            15: 0
#define EMC_PMACRO_BRICK_MAPPING_1_0_CH8_15_0_RANGE                         15:0
#define EMC_PMACRO_BRICK_MAPPING_1_0_15_0_RANGE                             15:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_534_0_EMC_PMACRO_BRICK_MAPPING_1_0_CH8_15_0_RANGE\
                                                                            31:16

#define MC_REGIF_CONFIG_2_0_15_0_RANGE                                      15:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_535_0_MC_REGIF_CONFIG_2_0_15_0_RANGE 15: 0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_535_0_MC_EMEM_ADR_CFG_CHANNEL_ENABLE_0_EMEM_CHANNEL_ENABLE_RANGE\
                                                                            31:16

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_536_0_MC_VIDEO_PROTECT_GPU_OVERRIDE_1_0_VIDEO_PROTECT_GPU_OVERRIDE_1_RANGE\
                                                                            15: 0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_536_0_MC_ECC_REGION0_SIZE_0_ECC_REGION0_SIZE_RANGE_RANGE\
                                                                            31:16

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_537_0_MC_ECC_REGION1_SIZE_0_ECC_REGION1_SIZE_RANGE_RANGE\
                                                                            15: 0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_537_0_MC_ECC_REGION2_SIZE_0_ECC_REGION2_SIZE_RANGE_RANGE\
                                                                            31:16

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_538_0_MC_ECC_REGION3_SIZE_0_ECC_REGION3_SIZE_RANGE_RANGE\
                                                                            15: 0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_538_0_MC_HUB_PC_VC_ID_3_0_ISP_VC_ID_RANGE\
                                                                            17:16
#define MC_HUB_PC_VC_ID_3_0_21_8_RANGE                                      21:8
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_538_0_MC_HUB_PC_VC_ID_3_0_21_8_RANGE 31:18

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_539_0_MC_SID_STREAMID_OVERRIDE_CONFIG_NVJPGSWR_0_NVJPGSWR_STREAMID_RANGE\
                                                                             7: 0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_539_0_MC_SID_STREAMID_OVERRIDE_CONFIG_PVA0RDA1_0_PVA0RDA1_STREAMID_RANGE\
                                                                            15: 8
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_539_0_MC_SID_STREAMID_OVERRIDE_CONFIG_PVA0RDC_0_PVA0RDC_STREAMID_RANGE\
                                                                            23:16
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_539_0_MC_SID_STREAMID_OVERRIDE_CONFIG_DLA0RDA_0_DLA0RDA_STREAMID_RANGE\
                                                                            31:24

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_540_0_MC_SID_STREAMID_OVERRIDE_CONFIG_BPMPR_0_BPMPR_STREAMID_RANGE\
                                                                             7: 0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_540_0_MC_SID_STREAMID_OVERRIDE_CONFIG_APEDMAR_0_APEDMAR_STREAMID_RANGE\
                                                                            15: 8
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_540_0_MC_SID_STREAMID_OVERRIDE_CONFIG_AXISR_0_AXISR_STREAMID_RANGE\
                                                                            23:16
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_540_0_MC_SID_STREAMID_OVERRIDE_CONFIG_TSECSRD_0_TSECSRD_STREAMID_RANGE\
                                                                            31:24

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_541_0_MC_SID_STREAMID_OVERRIDE_CONFIG_DLA0FALRDB_0_DLA0FALRDB_STREAMID_RANGE\
                                                                             7: 0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_541_0_MC_SID_STREAMID_OVERRIDE_CONFIG_NVENC1SRD1_0_NVENC1SRD1_STREAMID_RANGE\
                                                                            15: 8
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_541_0_MC_SID_STREAMID_OVERRIDE_CONFIG_MPCOREW_0_MPCOREW_STREAMID_RANGE\
                                                                            23:16
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_541_0_MC_SID_STREAMID_OVERRIDE_CONFIG_NVENCSRD1_0_NVENCSRD1_STREAMID_RANGE\
                                                                            31:24

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_542_0_MC_SID_STREAMID_OVERRIDE_CONFIG_XUSB_HOSTR_0_XUSB_HOSTR_STREAMID_RANGE\
                                                                             7: 0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_542_0_MC_SID_STREAMID_OVERRIDE_CONFIG_MIU1R_0_MIU1R_STREAMID_RANGE\
                                                                            15: 8
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_542_0_MC_SID_STREAMID_OVERRIDE_CONFIG_MIU0R_0_MIU0R_STREAMID_RANGE\
                                                                            23:16
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_542_0_MC_SID_STREAMID_OVERRIDE_CONFIG_PCIE1W_0_PCIE1W_STREAMID_RANGE\
                                                                            31:24

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_543_0_MC_SID_STREAMID_OVERRIDE_CONFIG_PVA1WRA_0_PVA1WRA_STREAMID_RANGE\
                                                                             7: 0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_543_0_MC_SID_STREAMID_OVERRIDE_CONFIG_XUSB_HOSTW_0_XUSB_HOSTW_STREAMID_RANGE\
                                                                            15: 8
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_543_0_MC_SID_STREAMID_OVERRIDE_CONFIG_AXIAPW_0_AXIAPW_STREAMID_RANGE\
                                                                            23:16
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_543_0_MC_SID_STREAMID_OVERRIDE_CONFIG_SDMMCWAB_0_SDMMCWAB_STREAMID_RANGE\
                                                                            31:24

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_544_0_MC_SID_STREAMID_OVERRIDE_CONFIG_SATAW_0_SATAW_STREAMID_RANGE\
                                                                             7: 0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_544_0_MC_SID_STREAMID_OVERRIDE_CONFIG_DLA0WRA_0_DLA0WRA_STREAMID_RANGE\
                                                                            15: 8
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_544_0_MC_SID_STREAMID_OVERRIDE_CONFIG_PCIE3R_0_PCIE3R_STREAMID_RANGE\
                                                                            23:16
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_544_0_MC_SID_STREAMID_OVERRIDE_CONFIG_MIU3W_0_MIU3W_STREAMID_RANGE\
                                                                            31:24

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_545_0_MC_SID_STREAMID_OVERRIDE_CONFIG_SCEDMAR_0_SCEDMAR_STREAMID_RANGE\
                                                                             7: 0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_545_0_MC_SID_STREAMID_OVERRIDE_CONFIG_HOST1XDMAR_0_HOST1XDMAR_STREAMID_RANGE\
                                                                            15: 8
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_545_0_MC_SID_STREAMID_OVERRIDE_CONFIG_SDMMCWA_0_SDMMCWA_STREAMID_RANGE\
                                                                            23:16
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_545_0_MC_SID_STREAMID_OVERRIDE_CONFIG_MIU2R_0_MIU2R_STREAMID_RANGE\
                                                                            31:24

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_546_0_MC_SID_STREAMID_OVERRIDE_CONFIG_APEDMAW_0_APEDMAW_STREAMID_RANGE\
                                                                             7: 0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_546_0_MC_SID_STREAMID_OVERRIDE_CONFIG_PCIE2AW_0_PCIE2AW_STREAMID_RANGE\
                                                                            15: 8
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_546_0_MC_SID_STREAMID_OVERRIDE_CONFIG_SESWR_0_SESWR_STREAMID_RANGE\
                                                                            23:16
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_546_0_MC_SID_STREAMID_OVERRIDE_CONFIG_PVA1RDB1_0_PVA1RDB1_STREAMID_RANGE\
                                                                            31:24

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_547_0_MC_SID_STREAMID_OVERRIDE_CONFIG_AXISW_0_AXISW_STREAMID_RANGE\
                                                                             7: 0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_547_0_MC_SID_STREAMID_OVERRIDE_CONFIG_DLA1FALRDB_0_DLA1FALRDB_STREAMID_RANGE\
                                                                            15: 8
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_547_0_MC_SID_STREAMID_OVERRIDE_CONFIG_AONDMAW_0_AONDMAW_STREAMID_RANGE\
                                                                            23:16
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_547_0_MC_SID_STREAMID_OVERRIDE_CONFIG_TSECSWRB_0_TSECSWRB_STREAMID_RANGE\
                                                                            31:24

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_548_0_MC_SID_STREAMID_OVERRIDE_CONFIG_ISPWB_0_ISPWB_STREAMID_RANGE\
                                                                             7: 0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_548_0_MC_SID_STREAMID_OVERRIDE_CONFIG_HDAR_0_HDAR_STREAMID_RANGE\
                                                                            15: 8
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_548_0_MC_SID_STREAMID_OVERRIDE_CONFIG_SDMMCRA_0_SDMMCRA_STREAMID_RANGE\
                                                                            23:16
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_548_0_MC_SID_STREAMID_OVERRIDE_CONFIG_ETRW_0_ETRW_STREAMID_RANGE\
                                                                            31:24

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_549_0_MC_SID_STREAMID_OVERRIDE_CONFIG_RCEDMAW_0_RCEDMAW_STREAMID_RANGE\
                                                                             7: 0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_549_0_MC_SID_STREAMID_OVERRIDE_CONFIG_TSECSWR_0_TSECSWR_STREAMID_RANGE\
                                                                            15: 8
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_549_0_MC_SID_STREAMID_OVERRIDE_CONFIG_ETRR_0_ETRR_STREAMID_RANGE\
                                                                            23:16
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_549_0_MC_SID_STREAMID_OVERRIDE_CONFIG_SDMMCR_0_SDMMCR_STREAMID_RANGE\
                                                                            31:24

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_550_0_MC_SID_STREAMID_OVERRIDE_CONFIG_NVJPGSRD_0_NVJPGSRD_STREAMID_RANGE\
                                                                             7: 0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_550_0_MC_SID_STREAMID_OVERRIDE_CONFIG_AONDMAR_0_AONDMAR_STREAMID_RANGE\
                                                                            15: 8
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_550_0_MC_SID_STREAMID_OVERRIDE_CONFIG_SCER_0_SCER_STREAMID_RANGE\
                                                                            23:16
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_550_0_MC_SID_STREAMID_OVERRIDE_CONFIG_MIU5W_0_MIU5W_STREAMID_RANGE\
                                                                            31:24

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_551_0_MC_SID_STREAMID_OVERRIDE_CONFIG_NVENC1SRD_0_NVENC1SRD_STREAMID_RANGE\
                                                                             7: 0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_551_0_MC_SID_STREAMID_OVERRIDE_CONFIG_PCIE4R_0_PCIE4R_STREAMID_RANGE\
                                                                            15: 8
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_551_0_MC_SID_STREAMID_OVERRIDE_CONFIG_ISPWA_0_ISPWA_STREAMID_RANGE\
                                                                            23:16
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_551_0_MC_SID_STREAMID_OVERRIDE_CONFIG_PCIE0W_0_PCIE0W_STREAMID_RANGE\
                                                                            31:24

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_552_0_MC_SID_STREAMID_OVERRIDE_CONFIG_PCIE5R1_0_PCIE5R1_STREAMID_RANGE\
                                                                             7: 0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_552_0_MC_SID_STREAMID_OVERRIDE_CONFIG_DLA1RDA_0_DLA1RDA_STREAMID_RANGE\
                                                                            15: 8
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_552_0_MC_SID_STREAMID_OVERRIDE_CONFIG_VICSWR_0_VICSWR_STREAMID_RANGE\
                                                                            23:16
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_552_0_MC_SID_STREAMID_OVERRIDE_CONFIG_SESRD_0_SESRD_STREAMID_RANGE\
                                                                            31:24

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_553_0_MC_SID_STREAMID_OVERRIDE_CONFIG_SDMMCW_0_SDMMCW_STREAMID_RANGE\
                                                                             7: 0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_553_0_MC_SID_STREAMID_OVERRIDE_CONFIG_SDMMCRAB_0_SDMMCRAB_STREAMID_RANGE\
                                                                            15: 8
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_553_0_MC_SID_STREAMID_OVERRIDE_CONFIG_ISPFALW_0_ISPFALW_STREAMID_RANGE\
                                                                            23:16
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_553_0_MC_SID_STREAMID_OVERRIDE_CONFIG_EQOSW_0_EQOSW_STREAMID_RANGE\
                                                                            31:24

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_554_0_MC_SID_STREAMID_OVERRIDE_CONFIG_RCEDMAR_0_RCEDMAR_STREAMID_RANGE\
                                                                             7: 0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_554_0_MC_SID_STREAMID_OVERRIDE_CONFIG_RCER_0_RCER_STREAMID_RANGE\
                                                                            15: 8
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_554_0_MC_SID_STREAMID_OVERRIDE_CONFIG_NVDECSWR_0_NVDECSWR_STREAMID_RANGE\
                                                                            23:16
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_554_0_MC_SID_STREAMID_OVERRIDE_CONFIG_UFSHCR_0_UFSHCR_STREAMID_RANGE\
                                                                            31:24

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_555_0_MC_SID_STREAMID_OVERRIDE_CONFIG_PCIE4W_0_PCIE4W_STREAMID_RANGE\
                                                                             7: 0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_555_0_MC_SID_STREAMID_OVERRIDE_CONFIG_VICSRD_0_VICSRD_STREAMID_RANGE\
                                                                            15: 8
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_555_0_MC_SID_STREAMID_OVERRIDE_CONFIG_APER_0_APER_STREAMID_RANGE\
                                                                            23:16
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_555_0_MC_SID_STREAMID_OVERRIDE_CONFIG_MIU7R_0_MIU7R_STREAMID_RANGE\
                                                                            31:24

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_556_0_MC_SID_STREAMID_OVERRIDE_CONFIG_NVDEC1SRD_0_NVDEC1SRD_STREAMID_RANGE\
                                                                             7: 0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_556_0_MC_SID_STREAMID_OVERRIDE_CONFIG_MIU7W_0_MIU7W_STREAMID_RANGE\
                                                                            15: 8
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_556_0_MC_SID_STREAMID_OVERRIDE_CONFIG_PVA1RDA1_0_PVA1RDA1_STREAMID_RANGE\
                                                                            23:16
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_556_0_MC_SID_STREAMID_OVERRIDE_CONFIG_PVA1WRC_0_PVA1WRC_STREAMID_RANGE\
                                                                            31:24

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_557_0_MC_SID_STREAMID_OVERRIDE_CONFIG_AONW_0_AONW_STREAMID_RANGE\
                                                                             7: 0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_557_0_MC_SID_STREAMID_OVERRIDE_CONFIG_MIU4W_0_MIU4W_STREAMID_RANGE\
                                                                            15: 8
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_557_0_MC_SID_STREAMID_OVERRIDE_CONFIG_HDAW_0_HDAW_STREAMID_RANGE\
                                                                            23:16
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_557_0_MC_SID_STREAMID_OVERRIDE_CONFIG_BPMPW_0_BPMPW_STREAMID_RANGE\
                                                                            31:24

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_558_0_MC_SID_STREAMID_OVERRIDE_CONFIG_DLA1WRA_0_DLA1WRA_STREAMID_RANGE\
                                                                             7: 0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_558_0_MC_SID_STREAMID_OVERRIDE_CONFIG_DLA0RDA1_0_DLA0RDA1_STREAMID_RANGE\
                                                                            15: 8
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_558_0_MC_SID_STREAMID_OVERRIDE_CONFIG_MIU1W_0_MIU1W_STREAMID_RANGE\
                                                                            23:16
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_558_0_MC_SID_STREAMID_OVERRIDE_CONFIG_NVDISPLAYR1_0_NVDISPLAYR1_STREAMID_RANGE\
                                                                            31:24

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_559_0_MC_SID_STREAMID_OVERRIDE_CONFIG_VICSRD1_0_VICSRD1_STREAMID_RANGE\
                                                                             7: 0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_559_0_MC_SID_STREAMID_OVERRIDE_CONFIG_BPMPDMAW_0_BPMPDMAW_STREAMID_RANGE\
                                                                            15: 8
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_559_0_MC_SID_STREAMID_OVERRIDE_CONFIG_NVDEC1SWR_0_NVDEC1SWR_STREAMID_RANGE\
                                                                            23:16
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_559_0_MC_SID_STREAMID_OVERRIDE_CONFIG_PVA0WRC_0_PVA0WRC_STREAMID_RANGE\
                                                                            31:24

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_560_0_MC_SID_STREAMID_OVERRIDE_CONFIG_PCIE5R_0_PCIE5R_STREAMID_RANGE\
                                                                             7: 0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_560_0_MC_SID_STREAMID_OVERRIDE_CONFIG_XUSB_DEVR_0_XUSB_DEVR_STREAMID_RANGE\
                                                                            15: 8
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_560_0_MC_SID_STREAMID_OVERRIDE_CONFIG_UFSHCW_0_UFSHCW_STREAMID_RANGE\
                                                                            23:16
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_560_0_MC_SID_STREAMID_OVERRIDE_CONFIG_PVA1WRB_0_PVA1WRB_STREAMID_RANGE\
                                                                            31:24

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_561_0_MC_SID_STREAMID_OVERRIDE_CONFIG_PVA0WRB_0_PVA0WRB_STREAMID_RANGE\
                                                                             7: 0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_561_0_MC_SID_STREAMID_OVERRIDE_CONFIG_DLA1FALWRB_0_DLA1FALWRB_STREAMID_RANGE\
                                                                            15: 8
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_561_0_MC_SID_STREAMID_OVERRIDE_CONFIG_NVENC1SWR_0_NVENC1SWR_STREAMID_RANGE\
                                                                            23:16
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_561_0_MC_SID_STREAMID_OVERRIDE_CONFIG_PCIE0R_0_PCIE0R_STREAMID_RANGE\
                                                                            31:24

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_562_0_MC_SID_STREAMID_OVERRIDE_CONFIG_PCIE3W_0_PCIE3W_STREAMID_RANGE\
                                                                             7: 0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_562_0_MC_SID_STREAMID_OVERRIDE_CONFIG_PVA0RDA_0_PVA0RDA_STREAMID_RANGE\
                                                                            15: 8
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_562_0_MC_SID_STREAMID_OVERRIDE_CONFIG_MIU6W_0_MIU6W_STREAMID_RANGE\
                                                                            23:16
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_562_0_MC_SID_STREAMID_OVERRIDE_CONFIG_PCIE1R_0_PCIE1R_STREAMID_RANGE\
                                                                            31:24

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_563_0_MC_SID_STREAMID_OVERRIDE_CONFIG_NVDEC1SRD1_0_NVDEC1SRD1_STREAMID_RANGE\
                                                                             7: 0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_563_0_MC_SID_STREAMID_OVERRIDE_CONFIG_DLA0FALWRB_0_DLA0FALWRB_STREAMID_RANGE\
                                                                            15: 8
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_563_0_MC_SID_STREAMID_OVERRIDE_CONFIG_PVA1RDC_0_PVA1RDC_STREAMID_RANGE\
                                                                            23:16
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_563_0_MC_SID_STREAMID_OVERRIDE_CONFIG_MIU0W_0_MIU0W_STREAMID_RANGE\
                                                                            31:24

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_564_0_MC_SID_STREAMID_OVERRIDE_CONFIG_MIU2W_0_MIU2W_STREAMID_RANGE\
                                                                             7: 0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_564_0_MC_SID_STREAMID_OVERRIDE_CONFIG_MPCORER_0_MPCORER_STREAMID_RANGE\
                                                                            15: 8
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_564_0_MC_SID_STREAMID_OVERRIDE_CONFIG_AXIAPR_0_AXIAPR_STREAMID_RANGE\
                                                                            23:16
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_564_0_MC_SID_STREAMID_OVERRIDE_CONFIG_AONR_0_AONR_STREAMID_RANGE\
                                                                            31:24

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_565_0_MC_SID_STREAMID_OVERRIDE_CONFIG_BPMPDMAR_0_BPMPDMAR_STREAMID_RANGE\
                                                                             7: 0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_565_0_MC_SID_STREAMID_OVERRIDE_CONFIG_PVA0RDB_0_PVA0RDB_STREAMID_RANGE\
                                                                            15: 8
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_565_0_MC_SID_STREAMID_OVERRIDE_CONFIG_VIFALW_0_VIFALW_STREAMID_RANGE\
                                                                            23:16
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_565_0_MC_SID_STREAMID_OVERRIDE_CONFIG_MIU6R_0_MIU6R_STREAMID_RANGE\
                                                                            31:24

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_566_0_MC_SID_STREAMID_OVERRIDE_CONFIG_EQOSR_0_EQOSR_STREAMID_RANGE\
                                                                             7: 0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_566_0_MC_SID_STREAMID_OVERRIDE_CONFIG_NVDECSRD_0_NVDECSRD_STREAMID_RANGE\
                                                                            15: 8
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_566_0_MC_SID_STREAMID_OVERRIDE_CONFIG_TSECSRDB_0_TSECSRDB_STREAMID_RANGE\
                                                                            23:16
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_566_0_MC_SID_STREAMID_OVERRIDE_CONFIG_NVDECSRD1_0_NVDECSRD1_STREAMID_RANGE\
                                                                            31:24

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_567_0_MC_SID_STREAMID_OVERRIDE_CONFIG_PVA0RDB1_0_PVA0RDB1_STREAMID_RANGE\
                                                                             7: 0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_567_0_MC_SID_STREAMID_OVERRIDE_CONFIG_PCIE0R1_0_PCIE0R1_STREAMID_RANGE\
                                                                            15: 8
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_567_0_MC_SID_STREAMID_OVERRIDE_CONFIG_SCEDMAW_0_SCEDMAW_STREAMID_RANGE\
                                                                            23:16
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_567_0_MC_SID_STREAMID_OVERRIDE_CONFIG_APEW_0_APEW_STREAMID_RANGE\
                                                                            31:24

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_568_0_MC_SID_STREAMID_OVERRIDE_CONFIG_MIU5R_0_MIU5R_STREAMID_RANGE\
                                                                             7: 0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_568_0_MC_SID_STREAMID_OVERRIDE_CONFIG_DLA1RDA1_0_DLA1RDA1_STREAMID_RANGE\
                                                                            15: 8
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_568_0_MC_SID_STREAMID_OVERRIDE_CONFIG_PVA0WRA_0_PVA0WRA_STREAMID_RANGE\
                                                                            23:16
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_568_0_MC_SID_STREAMID_OVERRIDE_CONFIG_ISPFALR_0_ISPFALR_STREAMID_RANGE\
                                                                            31:24

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_569_0_MC_SID_STREAMID_OVERRIDE_CONFIG_PTCR_0_PTCR_STREAMID_RANGE\
                                                                             7: 0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_569_0_MC_SID_STREAMID_OVERRIDE_CONFIG_MIU4R_0_MIU4R_STREAMID_RANGE\
                                                                            15: 8
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_569_0_MC_SID_STREAMID_OVERRIDE_CONFIG_ISPRA_0_ISPRA_STREAMID_RANGE\
                                                                            23:16
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_569_0_MC_SID_STREAMID_OVERRIDE_CONFIG_VIFALR_0_VIFALR_STREAMID_RANGE\
                                                                            31:24

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_570_0_MC_SID_STREAMID_OVERRIDE_CONFIG_PCIE2AR_0_PCIE2AR_STREAMID_RANGE\
                                                                             7: 0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_570_0_MC_SID_STREAMID_OVERRIDE_CONFIG_RCEW_0_RCEW_STREAMID_RANGE\
                                                                            15: 8
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_570_0_MC_SID_STREAMID_OVERRIDE_CONFIG_ISPRA1_0_ISPRA1_STREAMID_RANGE\
                                                                            23:16
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_570_0_MC_SID_STREAMID_OVERRIDE_CONFIG_SCEW_0_SCEW_STREAMID_RANGE\
                                                                            31:24

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_571_0_MC_SID_STREAMID_OVERRIDE_CONFIG_MIU3R_0_MIU3R_STREAMID_RANGE\
                                                                             7: 0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_571_0_MC_SID_STREAMID_OVERRIDE_CONFIG_XUSB_DEVW_0_XUSB_DEVW_STREAMID_RANGE\
                                                                            15: 8
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_571_0_MC_SID_STREAMID_OVERRIDE_CONFIG_SATAR_0_SATAR_STREAMID_RANGE\
                                                                            23:16
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_571_0_MC_SID_STREAMID_OVERRIDE_CONFIG_NVDISPLAYR_0_NVDISPLAYR_STREAMID_RANGE\
                                                                            31:24

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_572_0_MC_SID_STREAMID_OVERRIDE_CONFIG_PVA1RDB_0_PVA1RDB_STREAMID_RANGE\
                                                                             7: 0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_572_0_MC_SID_STREAMID_OVERRIDE_CONFIG_VIW_0_VIW_STREAMID_RANGE\
                                                                            15: 8
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_572_0_MC_SID_STREAMID_OVERRIDE_CONFIG_NVENCSWR_0_NVENCSWR_STREAMID_RANGE\
                                                                            23:16
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_572_0_MC_SID_STREAMID_OVERRIDE_CONFIG_PCIE5W_0_PCIE5W_STREAMID_RANGE\
                                                                            31:24

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_573_0_MC_VIDEO_PROTECT_BOM_ADR_HI_0_VIDEO_PROTECT_BOM_ADR_HI_RANGE\
                                                                             7: 0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_573_0_MC_SEC_CARVEOUT_ADR_HI_0_SEC_CARVEOUT_BOM_HI_RANGE\
                                                                            15: 8
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_573_0_MC_MTS_CARVEOUT_ADR_HI_0_MTS_CARVEOUT_BOM_HI_RANGE\
                                                                            23:16
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_573_0_MC_ECC_REGION3_BOM_HI_0_ECC_REGION3_BOM_HI_RANGE_RANGE\
                                                                            31:24

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_574_0_MC_ECC_REGION1_BOM_HI_0_ECC_REGION1_BOM_HI_RANGE_RANGE\
                                                                             7: 0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_574_0_MC_ECC_REGION0_BOM_HI_0_ECC_REGION0_BOM_HI_RANGE_RANGE\
                                                                            15: 8
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_574_0_MC_ECC_REGION2_BOM_HI_0_ECC_REGION2_BOM_HI_RANGE_RANGE\
                                                                            23:16
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_574_0_MC_SECURITY_CARVEOUT5_BOM_HI_0_MC_SECURITY_CARVEOUT5_BOM_HI_RANGE_RANGE\
                                                                            31:24

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_575_0_MC_SECURITY_CARVEOUT3_BOM_HI_0_MC_SECURITY_CARVEOUT3_BOM_HI_RANGE_RANGE\
                                                                             7: 0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_575_0_MC_SECURITY_CARVEOUT2_BOM_HI_0_MC_SECURITY_CARVEOUT2_BOM_HI_RANGE_RANGE\
                                                                            15: 8
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_575_0_MC_SECURITY_CARVEOUT4_BOM_HI_0_MC_SECURITY_CARVEOUT4_BOM_HI_RANGE_RANGE\
                                                                            23:16
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_575_0_MC_SECURITY_CARVEOUT1_BOM_HI_0_MC_SECURITY_CARVEOUT1_BOM_HI_RANGE_RANGE\
                                                                            31:24

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_576_0_MC_SECURITY_CARVEOUT9_BOM_HI_0_MC_SECURITY_CARVEOUT9_BOM_HI_RANGE_RANGE\
                                                                             7: 0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_576_0_MC_SECURITY_CARVEOUT22_BOM_HI_0_MC_SECURITY_CARVEOUT22_BOM_HI_RANGE_RANGE\
                                                                            15: 8
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_576_0_MC_SECURITY_CARVEOUT29_BOM_HI_0_MC_SECURITY_CARVEOUT29_BOM_HI_RANGE_RANGE\
                                                                            23:16
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_576_0_MC_SECURITY_CARVEOUT7_BOM_HI_0_MC_SECURITY_CARVEOUT7_BOM_HI_RANGE_RANGE\
                                                                            31:24

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_577_0_MC_SECURITY_CARVEOUT6_BOM_HI_0_MC_SECURITY_CARVEOUT6_BOM_HI_RANGE_RANGE\
                                                                             7: 0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_577_0_MC_SECURITY_CARVEOUT19_BOM_HI_0_MC_SECURITY_CARVEOUT19_BOM_HI_RANGE_RANGE\
                                                                            15: 8
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_577_0_MC_SECURITY_CARVEOUT11_BOM_HI_0_MC_SECURITY_CARVEOUT11_BOM_HI_RANGE_RANGE\
                                                                            23:16
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_577_0_MC_SECURITY_CARVEOUT21_BOM_HI_0_MC_SECURITY_CARVEOUT21_BOM_HI_RANGE_RANGE\
                                                                            31:24

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_578_0_MC_SECURITY_CARVEOUT28_BOM_HI_0_MC_SECURITY_CARVEOUT28_BOM_HI_RANGE_RANGE\
                                                                             7: 0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_578_0_MC_SECURITY_CARVEOUT8_BOM_HI_0_MC_SECURITY_CARVEOUT8_BOM_HI_RANGE_RANGE\
                                                                            15: 8
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_578_0_MC_SECURITY_CARVEOUT10_BOM_HI_0_MC_SECURITY_CARVEOUT10_BOM_HI_RANGE_RANGE\
                                                                            23:16
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_578_0_MC_SECURITY_CARVEOUT23_BOM_HI_0_MC_SECURITY_CARVEOUT23_BOM_HI_RANGE_RANGE\
                                                                            31:24

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_579_0_MC_SECURITY_CARVEOUT26_BOM_HI_0_MC_SECURITY_CARVEOUT26_BOM_HI_RANGE_RANGE\
                                                                             7: 0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_579_0_MC_SECURITY_CARVEOUT27_BOM_HI_0_MC_SECURITY_CARVEOUT27_BOM_HI_RANGE_RANGE\
                                                                            15: 8
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_579_0_MC_SECURITY_CARVEOUT20_BOM_HI_0_MC_SECURITY_CARVEOUT20_BOM_HI_RANGE_RANGE\
                                                                            23:16
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_579_0_MC_SECURITY_CARVEOUT15_BOM_HI_0_MC_SECURITY_CARVEOUT15_BOM_HI_RANGE_RANGE\
                                                                            31:24

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_580_0_MC_SECURITY_CARVEOUT17_BOM_HI_0_MC_SECURITY_CARVEOUT17_BOM_HI_RANGE_RANGE\
                                                                             7: 0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_580_0_MC_SECURITY_CARVEOUT12_BOM_HI_0_MC_SECURITY_CARVEOUT12_BOM_HI_RANGE_RANGE\
                                                                            15: 8
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_580_0_MC_SECURITY_CARVEOUT30_BOM_HI_0_MC_SECURITY_CARVEOUT30_BOM_HI_RANGE_RANGE\
                                                                            23:16
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_580_0_MC_SECURITY_CARVEOUT24_BOM_HI_0_MC_SECURITY_CARVEOUT24_BOM_HI_RANGE_RANGE\
                                                                            31:24

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_581_0_MC_SECURITY_CARVEOUT14_BOM_HI_0_MC_SECURITY_CARVEOUT14_BOM_HI_RANGE_RANGE\
                                                                             7: 0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_581_0_MC_SECURITY_CARVEOUT18_BOM_HI_0_MC_SECURITY_CARVEOUT18_BOM_HI_RANGE_RANGE\
                                                                            15: 8
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_581_0_MC_SECURITY_CARVEOUT13_BOM_HI_0_MC_SECURITY_CARVEOUT13_BOM_HI_RANGE_RANGE\
                                                                            23:16
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_581_0_MC_SECURITY_CARVEOUT25_BOM_HI_0_MC_SECURITY_CARVEOUT25_BOM_HI_RANGE_RANGE\
                                                                            31:24

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_582_0_MC_SECURITY_CARVEOUT31_BOM_HI_0_MC_SECURITY_CARVEOUT31_BOM_HI_RANGE_RANGE\
                                                                             7: 0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_582_0_MC_SECURITY_CARVEOUT16_BOM_HI_0_MC_SECURITY_CARVEOUT16_BOM_HI_RANGE_RANGE\
                                                                            15: 8
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_582_0_MC_HUB_PC_VC_ID_1_0_VE_VC_ID_RANGE\
                                                                            17:16
#define MC_HUB_PC_VC_ID_1_0_5_0_RANGE                                       5:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_582_0_MC_HUB_PC_VC_ID_1_0_5_0_RANGE  23:18
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_582_0_MC_SECURITY_CARVEOUT14_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT14_FORCE_INTERNAL_MPCORER_RANGE\
                                                                            24:24
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_582_0_MC_SECURITY_CARVEOUT14_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT14_FORCE_INTERNAL_NVENCSWR_RANGE\
                                                                            25:25
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_582_0_MC_SECURITY_CARVEOUT14_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT14_FORCE_INTERNAL_HDAW_RANGE\
                                                                            26:26
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_582_0_MC_SECURITY_CARVEOUT14_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT14_FORCE_INTERNAL_MPCOREW_RANGE\
                                                                            27:27
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_582_0_MC_SECURITY_CARVEOUT14_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT14_FORCE_INTERNAL_SATAW_RANGE\
                                                                            28:28

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_583_0_MC_SECURITY_CARVEOUT27_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT27_FORCE_INTERNAL_MPCORER_RANGE\
                                                                             0: 0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_583_0_MC_SECURITY_CARVEOUT27_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT27_FORCE_INTERNAL_NVENCSWR_RANGE\
                                                                             1: 1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_583_0_MC_SECURITY_CARVEOUT27_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT27_FORCE_INTERNAL_HDAW_RANGE\
                                                                             2: 2
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_583_0_MC_SECURITY_CARVEOUT27_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT27_FORCE_INTERNAL_MPCOREW_RANGE\
                                                                             3: 3
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_583_0_MC_SECURITY_CARVEOUT27_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT27_FORCE_INTERNAL_SATAW_RANGE\
                                                                             4: 4
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_583_0_MC_SECURITY_CARVEOUT16_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT16_FORCE_INTERNAL_MPCORER_RANGE\
                                                                             5: 5
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_583_0_MC_SECURITY_CARVEOUT16_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT16_FORCE_INTERNAL_NVENCSWR_RANGE\
                                                                             6: 6
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_583_0_MC_SECURITY_CARVEOUT16_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT16_FORCE_INTERNAL_HDAW_RANGE\
                                                                             7: 7
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_583_0_MC_SECURITY_CARVEOUT16_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT16_FORCE_INTERNAL_MPCOREW_RANGE\
                                                                             8: 8
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_583_0_MC_SECURITY_CARVEOUT16_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT16_FORCE_INTERNAL_SATAW_RANGE\
                                                                             9: 9
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_583_0_MC_SECURITY_CARVEOUT30_CLIENT_ACCESS1_0_CARVEOUT30_ALLOW_MPCORER_RANGE\
                                                                            10:10
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_583_0_MC_SECURITY_CARVEOUT30_CLIENT_ACCESS1_0_CARVEOUT30_ALLOW_NVENCSWR_RANGE\
                                                                            11:11
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_583_0_MC_SECURITY_CARVEOUT30_CLIENT_ACCESS1_0_CARVEOUT30_ALLOW_HDAW_RANGE\
                                                                            12:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_583_0_MC_SECURITY_CARVEOUT30_CLIENT_ACCESS1_0_CARVEOUT30_ALLOW_MPCOREW_RANGE\
                                                                            13:13
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_583_0_MC_SECURITY_CARVEOUT30_CLIENT_ACCESS1_0_CARVEOUT30_ALLOW_SATAW_RANGE\
                                                                            14:14
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_583_0_MC_SECURITY_CARVEOUT6_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT6_FORCE_INTERNAL_MPCORER_RANGE\
                                                                            15:15
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_583_0_MC_SECURITY_CARVEOUT6_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT6_FORCE_INTERNAL_NVENCSWR_RANGE\
                                                                            16:16
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_583_0_MC_SECURITY_CARVEOUT6_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT6_FORCE_INTERNAL_HDAW_RANGE\
                                                                            17:17
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_583_0_MC_SECURITY_CARVEOUT6_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT6_FORCE_INTERNAL_MPCOREW_RANGE\
                                                                            18:18
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_583_0_MC_SECURITY_CARVEOUT6_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT6_FORCE_INTERNAL_SATAW_RANGE\
                                                                            19:19
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_583_0_MC_SECURITY_CARVEOUT15_CLIENT_ACCESS1_0_CARVEOUT15_ALLOW_MPCORER_RANGE\
                                                                            20:20
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_583_0_MC_SECURITY_CARVEOUT15_CLIENT_ACCESS1_0_CARVEOUT15_ALLOW_NVENCSWR_RANGE\
                                                                            21:21
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_583_0_MC_SECURITY_CARVEOUT15_CLIENT_ACCESS1_0_CARVEOUT15_ALLOW_HDAW_RANGE\
                                                                            22:22
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_583_0_MC_SECURITY_CARVEOUT15_CLIENT_ACCESS1_0_CARVEOUT15_ALLOW_MPCOREW_RANGE\
                                                                            23:23
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_583_0_MC_SECURITY_CARVEOUT15_CLIENT_ACCESS1_0_CARVEOUT15_ALLOW_SATAW_RANGE\
                                                                            24:24
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_583_0_MC_SECURITY_CARVEOUT26_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT26_FORCE_INTERNAL_MPCORER_RANGE\
                                                                            25:25
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_583_0_MC_SECURITY_CARVEOUT26_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT26_FORCE_INTERNAL_NVENCSWR_RANGE\
                                                                            26:26
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_583_0_MC_SECURITY_CARVEOUT26_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT26_FORCE_INTERNAL_HDAW_RANGE\
                                                                            27:27
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_583_0_MC_SECURITY_CARVEOUT26_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT26_FORCE_INTERNAL_MPCOREW_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_583_0_MC_SECURITY_CARVEOUT26_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT26_FORCE_INTERNAL_SATAW_RANGE\
                                                                            29:29

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_584_0_MC_SECURITY_CARVEOUT21_CLIENT_ACCESS1_0_CARVEOUT21_ALLOW_MPCORER_RANGE\
                                                                             0: 0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_584_0_MC_SECURITY_CARVEOUT21_CLIENT_ACCESS1_0_CARVEOUT21_ALLOW_NVENCSWR_RANGE\
                                                                             1: 1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_584_0_MC_SECURITY_CARVEOUT21_CLIENT_ACCESS1_0_CARVEOUT21_ALLOW_HDAW_RANGE\
                                                                             2: 2
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_584_0_MC_SECURITY_CARVEOUT21_CLIENT_ACCESS1_0_CARVEOUT21_ALLOW_MPCOREW_RANGE\
                                                                             3: 3
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_584_0_MC_SECURITY_CARVEOUT21_CLIENT_ACCESS1_0_CARVEOUT21_ALLOW_SATAW_RANGE\
                                                                             4: 4
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_584_0_MC_SECURITY_CARVEOUT12_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT12_FORCE_INTERNAL_MPCORER_RANGE\
                                                                             5: 5
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_584_0_MC_SECURITY_CARVEOUT12_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT12_FORCE_INTERNAL_NVENCSWR_RANGE\
                                                                             6: 6
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_584_0_MC_SECURITY_CARVEOUT12_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT12_FORCE_INTERNAL_HDAW_RANGE\
                                                                             7: 7
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_584_0_MC_SECURITY_CARVEOUT12_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT12_FORCE_INTERNAL_MPCOREW_RANGE\
                                                                             8: 8
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_584_0_MC_SECURITY_CARVEOUT12_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT12_FORCE_INTERNAL_SATAW_RANGE\
                                                                             9: 9
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_584_0_MC_SECURITY_CARVEOUT19_CLIENT_ACCESS1_0_CARVEOUT19_ALLOW_MPCORER_RANGE\
                                                                            10:10
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_584_0_MC_SECURITY_CARVEOUT19_CLIENT_ACCESS1_0_CARVEOUT19_ALLOW_NVENCSWR_RANGE\
                                                                            11:11
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_584_0_MC_SECURITY_CARVEOUT19_CLIENT_ACCESS1_0_CARVEOUT19_ALLOW_HDAW_RANGE\
                                                                            12:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_584_0_MC_SECURITY_CARVEOUT19_CLIENT_ACCESS1_0_CARVEOUT19_ALLOW_MPCOREW_RANGE\
                                                                            13:13
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_584_0_MC_SECURITY_CARVEOUT19_CLIENT_ACCESS1_0_CARVEOUT19_ALLOW_SATAW_RANGE\
                                                                            14:14
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_584_0_MC_SECURITY_CARVEOUT20_CLIENT_ACCESS1_0_CARVEOUT20_ALLOW_MPCORER_RANGE\
                                                                            15:15
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_584_0_MC_SECURITY_CARVEOUT20_CLIENT_ACCESS1_0_CARVEOUT20_ALLOW_NVENCSWR_RANGE\
                                                                            16:16
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_584_0_MC_SECURITY_CARVEOUT20_CLIENT_ACCESS1_0_CARVEOUT20_ALLOW_HDAW_RANGE\
                                                                            17:17
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_584_0_MC_SECURITY_CARVEOUT20_CLIENT_ACCESS1_0_CARVEOUT20_ALLOW_MPCOREW_RANGE\
                                                                            18:18
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_584_0_MC_SECURITY_CARVEOUT20_CLIENT_ACCESS1_0_CARVEOUT20_ALLOW_SATAW_RANGE\
                                                                            19:19
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_584_0_MC_SECURITY_CARVEOUT19_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT19_FORCE_INTERNAL_MPCORER_RANGE\
                                                                            20:20
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_584_0_MC_SECURITY_CARVEOUT19_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT19_FORCE_INTERNAL_NVENCSWR_RANGE\
                                                                            21:21
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_584_0_MC_SECURITY_CARVEOUT19_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT19_FORCE_INTERNAL_HDAW_RANGE\
                                                                            22:22
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_584_0_MC_SECURITY_CARVEOUT19_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT19_FORCE_INTERNAL_MPCOREW_RANGE\
                                                                            23:23
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_584_0_MC_SECURITY_CARVEOUT19_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT19_FORCE_INTERNAL_SATAW_RANGE\
                                                                            24:24
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_584_0_MC_SECURITY_CARVEOUT17_CLIENT_ACCESS1_0_CARVEOUT17_ALLOW_MPCORER_RANGE\
                                                                            25:25
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_584_0_MC_SECURITY_CARVEOUT17_CLIENT_ACCESS1_0_CARVEOUT17_ALLOW_NVENCSWR_RANGE\
                                                                            26:26
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_584_0_MC_SECURITY_CARVEOUT17_CLIENT_ACCESS1_0_CARVEOUT17_ALLOW_HDAW_RANGE\
                                                                            27:27
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_584_0_MC_SECURITY_CARVEOUT17_CLIENT_ACCESS1_0_CARVEOUT17_ALLOW_MPCOREW_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_584_0_MC_SECURITY_CARVEOUT17_CLIENT_ACCESS1_0_CARVEOUT17_ALLOW_SATAW_RANGE\
                                                                            29:29

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_585_0_MC_SECURITY_CARVEOUT17_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT17_FORCE_INTERNAL_MPCORER_RANGE\
                                                                             0: 0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_585_0_MC_SECURITY_CARVEOUT17_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT17_FORCE_INTERNAL_NVENCSWR_RANGE\
                                                                             1: 1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_585_0_MC_SECURITY_CARVEOUT17_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT17_FORCE_INTERNAL_HDAW_RANGE\
                                                                             2: 2
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_585_0_MC_SECURITY_CARVEOUT17_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT17_FORCE_INTERNAL_MPCOREW_RANGE\
                                                                             3: 3
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_585_0_MC_SECURITY_CARVEOUT17_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT17_FORCE_INTERNAL_SATAW_RANGE\
                                                                             4: 4
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_585_0_MC_SECURITY_CARVEOUT7_CLIENT_ACCESS1_0_CARVEOUT7_ALLOW_MPCORER_RANGE\
                                                                             5: 5
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_585_0_MC_SECURITY_CARVEOUT7_CLIENT_ACCESS1_0_CARVEOUT7_ALLOW_NVENCSWR_RANGE\
                                                                             6: 6
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_585_0_MC_SECURITY_CARVEOUT7_CLIENT_ACCESS1_0_CARVEOUT7_ALLOW_HDAW_RANGE\
                                                                             7: 7
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_585_0_MC_SECURITY_CARVEOUT7_CLIENT_ACCESS1_0_CARVEOUT7_ALLOW_MPCOREW_RANGE\
                                                                             8: 8
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_585_0_MC_SECURITY_CARVEOUT7_CLIENT_ACCESS1_0_CARVEOUT7_ALLOW_SATAW_RANGE\
                                                                             9: 9
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_585_0_MC_SECURITY_CARVEOUT8_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT8_FORCE_INTERNAL_MPCORER_RANGE\
                                                                            10:10
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_585_0_MC_SECURITY_CARVEOUT8_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT8_FORCE_INTERNAL_NVENCSWR_RANGE\
                                                                            11:11
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_585_0_MC_SECURITY_CARVEOUT8_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT8_FORCE_INTERNAL_HDAW_RANGE\
                                                                            12:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_585_0_MC_SECURITY_CARVEOUT8_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT8_FORCE_INTERNAL_MPCOREW_RANGE\
                                                                            13:13
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_585_0_MC_SECURITY_CARVEOUT8_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT8_FORCE_INTERNAL_SATAW_RANGE\
                                                                            14:14
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_585_0_MC_SECURITY_CARVEOUT28_CLIENT_ACCESS1_0_CARVEOUT28_ALLOW_MPCORER_RANGE\
                                                                            15:15
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_585_0_MC_SECURITY_CARVEOUT28_CLIENT_ACCESS1_0_CARVEOUT28_ALLOW_NVENCSWR_RANGE\
                                                                            16:16
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_585_0_MC_SECURITY_CARVEOUT28_CLIENT_ACCESS1_0_CARVEOUT28_ALLOW_HDAW_RANGE\
                                                                            17:17
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_585_0_MC_SECURITY_CARVEOUT28_CLIENT_ACCESS1_0_CARVEOUT28_ALLOW_MPCOREW_RANGE\
                                                                            18:18
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_585_0_MC_SECURITY_CARVEOUT28_CLIENT_ACCESS1_0_CARVEOUT28_ALLOW_SATAW_RANGE\
                                                                            19:19
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_585_0_MC_SECURITY_CARVEOUT29_CLIENT_ACCESS1_0_CARVEOUT29_ALLOW_MPCORER_RANGE\
                                                                            20:20
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_585_0_MC_SECURITY_CARVEOUT29_CLIENT_ACCESS1_0_CARVEOUT29_ALLOW_NVENCSWR_RANGE\
                                                                            21:21
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_585_0_MC_SECURITY_CARVEOUT29_CLIENT_ACCESS1_0_CARVEOUT29_ALLOW_HDAW_RANGE\
                                                                            22:22
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_585_0_MC_SECURITY_CARVEOUT29_CLIENT_ACCESS1_0_CARVEOUT29_ALLOW_MPCOREW_RANGE\
                                                                            23:23
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_585_0_MC_SECURITY_CARVEOUT29_CLIENT_ACCESS1_0_CARVEOUT29_ALLOW_SATAW_RANGE\
                                                                            24:24
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_585_0_MC_SECURITY_CARVEOUT13_CLIENT_ACCESS1_0_CARVEOUT13_ALLOW_MPCORER_RANGE\
                                                                            25:25
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_585_0_MC_SECURITY_CARVEOUT13_CLIENT_ACCESS1_0_CARVEOUT13_ALLOW_NVENCSWR_RANGE\
                                                                            26:26
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_585_0_MC_SECURITY_CARVEOUT13_CLIENT_ACCESS1_0_CARVEOUT13_ALLOW_HDAW_RANGE\
                                                                            27:27
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_585_0_MC_SECURITY_CARVEOUT13_CLIENT_ACCESS1_0_CARVEOUT13_ALLOW_MPCOREW_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_585_0_MC_SECURITY_CARVEOUT13_CLIENT_ACCESS1_0_CARVEOUT13_ALLOW_SATAW_RANGE\
                                                                            29:29

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_586_0_MC_SECURITY_CARVEOUT9_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT9_FORCE_INTERNAL_MPCORER_RANGE\
                                                                             0: 0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_586_0_MC_SECURITY_CARVEOUT9_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT9_FORCE_INTERNAL_NVENCSWR_RANGE\
                                                                             1: 1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_586_0_MC_SECURITY_CARVEOUT9_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT9_FORCE_INTERNAL_HDAW_RANGE\
                                                                             2: 2
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_586_0_MC_SECURITY_CARVEOUT9_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT9_FORCE_INTERNAL_MPCOREW_RANGE\
                                                                             3: 3
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_586_0_MC_SECURITY_CARVEOUT9_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT9_FORCE_INTERNAL_SATAW_RANGE\
                                                                             4: 4
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_586_0_MC_SECURITY_CARVEOUT14_CLIENT_ACCESS1_0_CARVEOUT14_ALLOW_MPCORER_RANGE\
                                                                             5: 5
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_586_0_MC_SECURITY_CARVEOUT14_CLIENT_ACCESS1_0_CARVEOUT14_ALLOW_NVENCSWR_RANGE\
                                                                             6: 6
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_586_0_MC_SECURITY_CARVEOUT14_CLIENT_ACCESS1_0_CARVEOUT14_ALLOW_HDAW_RANGE\
                                                                             7: 7
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_586_0_MC_SECURITY_CARVEOUT14_CLIENT_ACCESS1_0_CARVEOUT14_ALLOW_MPCOREW_RANGE\
                                                                             8: 8
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_586_0_MC_SECURITY_CARVEOUT14_CLIENT_ACCESS1_0_CARVEOUT14_ALLOW_SATAW_RANGE\
                                                                             9: 9
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_586_0_MC_SECURITY_CARVEOUT11_CLIENT_ACCESS1_0_CARVEOUT11_ALLOW_MPCORER_RANGE\
                                                                            10:10
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_586_0_MC_SECURITY_CARVEOUT11_CLIENT_ACCESS1_0_CARVEOUT11_ALLOW_NVENCSWR_RANGE\
                                                                            11:11
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_586_0_MC_SECURITY_CARVEOUT11_CLIENT_ACCESS1_0_CARVEOUT11_ALLOW_HDAW_RANGE\
                                                                            12:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_586_0_MC_SECURITY_CARVEOUT11_CLIENT_ACCESS1_0_CARVEOUT11_ALLOW_MPCOREW_RANGE\
                                                                            13:13
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_586_0_MC_SECURITY_CARVEOUT11_CLIENT_ACCESS1_0_CARVEOUT11_ALLOW_SATAW_RANGE\
                                                                            14:14
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_586_0_MC_SECURITY_CARVEOUT30_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT30_FORCE_INTERNAL_MPCORER_RANGE\
                                                                            15:15
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_586_0_MC_SECURITY_CARVEOUT30_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT30_FORCE_INTERNAL_NVENCSWR_RANGE\
                                                                            16:16
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_586_0_MC_SECURITY_CARVEOUT30_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT30_FORCE_INTERNAL_HDAW_RANGE\
                                                                            17:17
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_586_0_MC_SECURITY_CARVEOUT30_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT30_FORCE_INTERNAL_MPCOREW_RANGE\
                                                                            18:18
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_586_0_MC_SECURITY_CARVEOUT30_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT30_FORCE_INTERNAL_SATAW_RANGE\
                                                                            19:19
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_586_0_MC_SECURITY_CARVEOUT15_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT15_FORCE_INTERNAL_MPCORER_RANGE\
                                                                            20:20
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_586_0_MC_SECURITY_CARVEOUT15_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT15_FORCE_INTERNAL_NVENCSWR_RANGE\
                                                                            21:21
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_586_0_MC_SECURITY_CARVEOUT15_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT15_FORCE_INTERNAL_HDAW_RANGE\
                                                                            22:22
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_586_0_MC_SECURITY_CARVEOUT15_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT15_FORCE_INTERNAL_MPCOREW_RANGE\
                                                                            23:23
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_586_0_MC_SECURITY_CARVEOUT15_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT15_FORCE_INTERNAL_SATAW_RANGE\
                                                                            24:24
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_586_0_MC_SECURITY_CARVEOUT28_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT28_FORCE_INTERNAL_MPCORER_RANGE\
                                                                            25:25
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_586_0_MC_SECURITY_CARVEOUT28_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT28_FORCE_INTERNAL_NVENCSWR_RANGE\
                                                                            26:26
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_586_0_MC_SECURITY_CARVEOUT28_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT28_FORCE_INTERNAL_HDAW_RANGE\
                                                                            27:27
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_586_0_MC_SECURITY_CARVEOUT28_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT28_FORCE_INTERNAL_MPCOREW_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_586_0_MC_SECURITY_CARVEOUT28_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT28_FORCE_INTERNAL_SATAW_RANGE\
                                                                            29:29

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_587_0_MC_SECURITY_CARVEOUT23_CLIENT_ACCESS1_0_CARVEOUT23_ALLOW_MPCORER_RANGE\
                                                                             0: 0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_587_0_MC_SECURITY_CARVEOUT23_CLIENT_ACCESS1_0_CARVEOUT23_ALLOW_NVENCSWR_RANGE\
                                                                             1: 1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_587_0_MC_SECURITY_CARVEOUT23_CLIENT_ACCESS1_0_CARVEOUT23_ALLOW_HDAW_RANGE\
                                                                             2: 2
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_587_0_MC_SECURITY_CARVEOUT23_CLIENT_ACCESS1_0_CARVEOUT23_ALLOW_MPCOREW_RANGE\
                                                                             3: 3
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_587_0_MC_SECURITY_CARVEOUT23_CLIENT_ACCESS1_0_CARVEOUT23_ALLOW_SATAW_RANGE\
                                                                             4: 4
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_587_0_MC_SECURITY_CARVEOUT9_CLIENT_ACCESS1_0_CARVEOUT9_ALLOW_MPCORER_RANGE\
                                                                             5: 5
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_587_0_MC_SECURITY_CARVEOUT9_CLIENT_ACCESS1_0_CARVEOUT9_ALLOW_NVENCSWR_RANGE\
                                                                             6: 6
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_587_0_MC_SECURITY_CARVEOUT9_CLIENT_ACCESS1_0_CARVEOUT9_ALLOW_HDAW_RANGE\
                                                                             7: 7
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_587_0_MC_SECURITY_CARVEOUT9_CLIENT_ACCESS1_0_CARVEOUT9_ALLOW_MPCOREW_RANGE\
                                                                             8: 8
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_587_0_MC_SECURITY_CARVEOUT9_CLIENT_ACCESS1_0_CARVEOUT9_ALLOW_SATAW_RANGE\
                                                                             9: 9
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_587_0_MC_SECURITY_CARVEOUT22_CLIENT_ACCESS1_0_CARVEOUT22_ALLOW_MPCORER_RANGE\
                                                                            10:10
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_587_0_MC_SECURITY_CARVEOUT22_CLIENT_ACCESS1_0_CARVEOUT22_ALLOW_NVENCSWR_RANGE\
                                                                            11:11
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_587_0_MC_SECURITY_CARVEOUT22_CLIENT_ACCESS1_0_CARVEOUT22_ALLOW_HDAW_RANGE\
                                                                            12:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_587_0_MC_SECURITY_CARVEOUT22_CLIENT_ACCESS1_0_CARVEOUT22_ALLOW_MPCOREW_RANGE\
                                                                            13:13
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_587_0_MC_SECURITY_CARVEOUT22_CLIENT_ACCESS1_0_CARVEOUT22_ALLOW_SATAW_RANGE\
                                                                            14:14
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_587_0_MC_SECURITY_CARVEOUT10_CLIENT_ACCESS1_0_CARVEOUT10_ALLOW_MPCORER_RANGE\
                                                                            15:15
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_587_0_MC_SECURITY_CARVEOUT10_CLIENT_ACCESS1_0_CARVEOUT10_ALLOW_NVENCSWR_RANGE\
                                                                            16:16
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_587_0_MC_SECURITY_CARVEOUT10_CLIENT_ACCESS1_0_CARVEOUT10_ALLOW_HDAW_RANGE\
                                                                            17:17
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_587_0_MC_SECURITY_CARVEOUT10_CLIENT_ACCESS1_0_CARVEOUT10_ALLOW_MPCOREW_RANGE\
                                                                            18:18
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_587_0_MC_SECURITY_CARVEOUT10_CLIENT_ACCESS1_0_CARVEOUT10_ALLOW_SATAW_RANGE\
                                                                            19:19
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_587_0_MC_SECURITY_CARVEOUT23_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT23_FORCE_INTERNAL_MPCORER_RANGE\
                                                                            20:20
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_587_0_MC_SECURITY_CARVEOUT23_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT23_FORCE_INTERNAL_NVENCSWR_RANGE\
                                                                            21:21
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_587_0_MC_SECURITY_CARVEOUT23_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT23_FORCE_INTERNAL_HDAW_RANGE\
                                                                            22:22
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_587_0_MC_SECURITY_CARVEOUT23_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT23_FORCE_INTERNAL_MPCOREW_RANGE\
                                                                            23:23
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_587_0_MC_SECURITY_CARVEOUT23_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT23_FORCE_INTERNAL_SATAW_RANGE\
                                                                            24:24
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_587_0_MC_SECURITY_CARVEOUT31_CLIENT_ACCESS1_0_CARVEOUT31_ALLOW_MPCORER_RANGE\
                                                                            25:25
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_587_0_MC_SECURITY_CARVEOUT31_CLIENT_ACCESS1_0_CARVEOUT31_ALLOW_NVENCSWR_RANGE\
                                                                            26:26
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_587_0_MC_SECURITY_CARVEOUT31_CLIENT_ACCESS1_0_CARVEOUT31_ALLOW_HDAW_RANGE\
                                                                            27:27
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_587_0_MC_SECURITY_CARVEOUT31_CLIENT_ACCESS1_0_CARVEOUT31_ALLOW_MPCOREW_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_587_0_MC_SECURITY_CARVEOUT31_CLIENT_ACCESS1_0_CARVEOUT31_ALLOW_SATAW_RANGE\
                                                                            29:29

#define MSS_AON_CFG_SECURE_EMC_SCRATCH_588_0_MC_SECURITY_CARVEOUT27_CLIENT_ACCESS1_0_CARVEOUT27_ALLOW_MPCORER_RANGE\
                                                                             0: 0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_588_0_MC_SECURITY_CARVEOUT27_CLIENT_ACCESS1_0_CARVEOUT27_ALLOW_NVENCSWR_RANGE\
                                                                             1: 1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_588_0_MC_SECURITY_CARVEOUT27_CLIENT_ACCESS1_0_CARVEOUT27_ALLOW_HDAW_RANGE\
                                                                             2: 2
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_588_0_MC_SECURITY_CARVEOUT27_CLIENT_ACCESS1_0_CARVEOUT27_ALLOW_MPCOREW_RANGE\
                                                                             3: 3
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_588_0_MC_SECURITY_CARVEOUT27_CLIENT_ACCESS1_0_CARVEOUT27_ALLOW_SATAW_RANGE\
                                                                             4: 4
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_588_0_MC_SECURITY_CARVEOUT31_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT31_FORCE_INTERNAL_MPCORER_RANGE\
                                                                             5: 5
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_588_0_MC_SECURITY_CARVEOUT31_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT31_FORCE_INTERNAL_NVENCSWR_RANGE\
                                                                             6: 6
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_588_0_MC_SECURITY_CARVEOUT31_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT31_FORCE_INTERNAL_HDAW_RANGE\
                                                                             7: 7
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_588_0_MC_SECURITY_CARVEOUT31_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT31_FORCE_INTERNAL_MPCOREW_RANGE\
                                                                             8: 8
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_588_0_MC_SECURITY_CARVEOUT31_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT31_FORCE_INTERNAL_SATAW_RANGE\
                                                                             9: 9
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_588_0_MC_SECURITY_CARVEOUT18_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT18_FORCE_INTERNAL_MPCORER_RANGE\
                                                                            10:10
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_588_0_MC_SECURITY_CARVEOUT18_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT18_FORCE_INTERNAL_NVENCSWR_RANGE\
                                                                            11:11
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_588_0_MC_SECURITY_CARVEOUT18_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT18_FORCE_INTERNAL_HDAW_RANGE\
                                                                            12:12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_588_0_MC_SECURITY_CARVEOUT18_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT18_FORCE_INTERNAL_MPCOREW_RANGE\
                                                                            13:13
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_588_0_MC_SECURITY_CARVEOUT18_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT18_FORCE_INTERNAL_SATAW_RANGE\
                                                                            14:14
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_588_0_MC_SECURITY_CARVEOUT21_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT21_FORCE_INTERNAL_MPCORER_RANGE\
                                                                            15:15
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_588_0_MC_SECURITY_CARVEOUT21_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT21_FORCE_INTERNAL_NVENCSWR_RANGE\
                                                                            16:16
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_588_0_MC_SECURITY_CARVEOUT21_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT21_FORCE_INTERNAL_HDAW_RANGE\
                                                                            17:17
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_588_0_MC_SECURITY_CARVEOUT21_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT21_FORCE_INTERNAL_MPCOREW_RANGE\
                                                                            18:18
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_588_0_MC_SECURITY_CARVEOUT21_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT21_FORCE_INTERNAL_SATAW_RANGE\
                                                                            19:19
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_588_0_MC_SECURITY_CARVEOUT10_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT10_FORCE_INTERNAL_MPCORER_RANGE\
                                                                            20:20
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_588_0_MC_SECURITY_CARVEOUT10_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT10_FORCE_INTERNAL_NVENCSWR_RANGE\
                                                                            21:21
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_588_0_MC_SECURITY_CARVEOUT10_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT10_FORCE_INTERNAL_HDAW_RANGE\
                                                                            22:22
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_588_0_MC_SECURITY_CARVEOUT10_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT10_FORCE_INTERNAL_MPCOREW_RANGE\
                                                                            23:23
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_588_0_MC_SECURITY_CARVEOUT10_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT10_FORCE_INTERNAL_SATAW_RANGE\
                                                                            24:24
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_588_0_MC_SECURITY_CARVEOUT29_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT29_FORCE_INTERNAL_MPCORER_RANGE\
                                                                            25:25
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_588_0_MC_SECURITY_CARVEOUT29_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT29_FORCE_INTERNAL_NVENCSWR_RANGE\
                                                                            26:26
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_588_0_MC_SECURITY_CARVEOUT29_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT29_FORCE_INTERNAL_HDAW_RANGE\
                                                                            27:27
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_588_0_MC_SECURITY_CARVEOUT29_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT29_FORCE_INTERNAL_MPCOREW_RANGE\
                                                                            28:28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_588_0_MC_SECURITY_CARVEOUT29_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT29_FORCE_INTERNAL_SATAW_RANGE\
                                                                            29:29

#define MC_ECC_CONTROL_0_4_0_RANGE                                          4:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_589_0_MC_ECC_CONTROL_0_4_0_RANGE      4: 0

// macros for variables with different names but sharing the same registers





#define EMC_PMACRO_BRICK_MAPPING_0_0_CH14_31_0_RANGE                        31:0
#define EMC_PMACRO_BRICK_MAPPING_0_0_CH12_31_0_RANGE                        31:0
#define EMC_PMACRO_BRICK_MAPPING_0_0_CH10_31_0_RANGE                        31:0
#define EMC_PMACRO_BRICK_MAPPING_0_0_CH8_31_0_RANGE                         31:0
#define EMC_PMACRO_BRICK_MAPPING_0_0_CH2_31_0_RANGE                         31:0
#define EMC_PMACRO_BRICK_MAPPING_0_0_CH0_31_0_RANGE                         31:0
#define EMC_PMACRO_BRICK_MAPPING_0_0_CH6_31_0_RANGE                         31:0
#define EMC_PMACRO_BRICK_MAPPING_0_0_CH4_31_0_RANGE                         31:0
#define EMC_CMD_MAPPING_CMD0_0_0_CH8_30_0_RANGE                             30:0
#define EMC_CMD_MAPPING_CMD0_0_0_CH6_30_0_RANGE                             30:0
#define EMC_CMD_MAPPING_CMD0_0_0_CH4_30_0_RANGE                             30:0
#define EMC_CMD_MAPPING_CMD0_0_0_CH2_30_0_RANGE                             30:0
#define EMC_CMD_MAPPING_CMD0_0_0_CH0_30_0_RANGE                             30:0
#define EMC_CMD_MAPPING_CMD0_0_0_CH10_30_0_RANGE                            30:0
#define EMC_CMD_MAPPING_CMD0_0_0_CH12_30_0_RANGE                            30:0
#define EMC_CMD_MAPPING_CMD0_0_0_CH14_30_0_RANGE                            30:0
#define EMC_CMD_MAPPING_CMD0_1_0_CH2_30_0_RANGE                             30:0
#define EMC_CMD_MAPPING_CMD0_1_0_CH0_30_0_RANGE                             30:0
#define EMC_CMD_MAPPING_CMD0_1_0_CH8_30_0_RANGE                             30:0
#define EMC_CMD_MAPPING_CMD0_1_0_CH6_30_0_RANGE                             30:0
#define EMC_CMD_MAPPING_CMD0_1_0_CH4_30_0_RANGE                             30:0
#define EMC_CMD_MAPPING_CMD0_1_0_CH14_30_0_RANGE                            30:0
#define EMC_CMD_MAPPING_CMD0_1_0_CH12_30_0_RANGE                            30:0
#define EMC_CMD_MAPPING_CMD0_1_0_CH10_30_0_RANGE                            30:0
#define EMC_CMD_MAPPING_CMD1_0_0_CH8_30_0_RANGE                             30:0
#define EMC_CMD_MAPPING_CMD1_0_0_CH6_30_0_RANGE                             30:0
#define EMC_CMD_MAPPING_CMD1_0_0_CH4_30_0_RANGE                             30:0
#define EMC_CMD_MAPPING_CMD1_0_0_CH2_30_0_RANGE                             30:0
#define EMC_CMD_MAPPING_CMD1_0_0_CH0_30_0_RANGE                             30:0
#define EMC_CMD_MAPPING_CMD1_0_0_CH12_30_0_RANGE                            30:0
#define EMC_CMD_MAPPING_CMD1_0_0_CH10_30_0_RANGE                            30:0
#define EMC_CMD_MAPPING_CMD1_0_0_CH14_30_0_RANGE                            30:0
#define EMC_CMD_MAPPING_CMD1_1_0_CH6_30_0_RANGE                             30:0
#define EMC_CMD_MAPPING_CMD1_1_0_CH4_30_0_RANGE                             30:0
#define EMC_CMD_MAPPING_CMD1_1_0_CH2_30_0_RANGE                             30:0
#define EMC_CMD_MAPPING_CMD1_1_0_CH0_30_0_RANGE                             30:0
#define EMC_CMD_MAPPING_CMD1_1_0_CH8_30_0_RANGE                             30:0
#define EMC_CMD_MAPPING_CMD1_1_0_CH14_30_0_RANGE                            30:0
#define EMC_CMD_MAPPING_CMD1_1_0_CH10_30_0_RANGE                            30:0
#define EMC_CMD_MAPPING_CMD1_1_0_CH12_30_0_RANGE                            30:0
#define EMC_CMD_MAPPING_CMD0_2_0_CH8_27_0_RANGE                             27:0
#define EMC_CMD_MAPPING_CMD0_2_0_CH0_27_0_RANGE                             27:0
#define EMC_CMD_MAPPING_CMD0_2_0_CH2_27_0_RANGE                             27:0
#define EMC_CMD_MAPPING_CMD0_2_0_CH4_27_0_RANGE                             27:0
#define EMC_CMD_MAPPING_CMD0_2_0_CH6_27_0_RANGE                             27:0
#define EMC_CMD_MAPPING_CMD0_2_0_CH12_27_0_RANGE                            27:0
#define EMC_CMD_MAPPING_CMD0_2_0_CH10_27_0_RANGE                            27:0
#define EMC_CMD_MAPPING_CMD0_2_0_CH14_27_0_RANGE                            27:0
#define EMC_CMD_MAPPING_CMD1_2_0_CH2_27_0_RANGE                             27:0
#define EMC_CMD_MAPPING_CMD1_2_0_CH8_27_0_RANGE                             27:0
#define EMC_CMD_MAPPING_CMD1_2_0_CH0_27_0_RANGE                             27:0
#define EMC_CMD_MAPPING_CMD1_2_0_CH4_27_0_RANGE                             27:0
#define EMC_CMD_MAPPING_CMD1_2_0_CH6_27_0_RANGE                             27:0
#define EMC_CMD_MAPPING_CMD1_2_0_CH10_27_0_RANGE                            27:0
#define EMC_CMD_MAPPING_CMD1_2_0_CH12_27_0_RANGE                            27:0
#define EMC_CMD_MAPPING_CMD1_2_0_CH14_27_0_RANGE                            27:0
#define EMC_CMD_MAPPING_BYTE_0_CH14_15_0_RANGE                              15:0
#define EMC_CMD_MAPPING_BYTE_0_CH12_15_0_RANGE                              15:0
#define EMC_CMD_MAPPING_BYTE_0_CH10_15_0_RANGE                              15:0
#define EMC_CMD_MAPPING_BYTE_0_CH8_15_0_RANGE                               15:0
#define EMC_CMD_MAPPING_BYTE_0_CH2_15_0_RANGE                               15:0
#define EMC_CMD_MAPPING_BYTE_0_CH0_15_0_RANGE                               15:0
#define EMC_CMD_MAPPING_BYTE_0_CH6_15_0_RANGE                               15:0
#define EMC_CMD_MAPPING_BYTE_0_CH4_15_0_RANGE                               15:0
#define EMC_PMACRO_BRICK_MAPPING_1_0_CH10_15_0_RANGE                        15:0
#define EMC_PMACRO_BRICK_MAPPING_1_0_CH12_15_0_RANGE                        15:0
#define EMC_PMACRO_BRICK_MAPPING_1_0_CH14_15_0_RANGE                        15:0
#define EMC_PMACRO_BRICK_MAPPING_1_0_CH2_15_0_RANGE                         15:0
#define EMC_PMACRO_BRICK_MAPPING_1_0_CH0_15_0_RANGE                         15:0
#define EMC_PMACRO_BRICK_MAPPING_1_0_CH6_15_0_RANGE                         15:0
#define EMC_PMACRO_BRICK_MAPPING_1_0_CH4_15_0_RANGE                         15:0
#define EMC_PMACRO_BRICK_MAPPING_1_0_CH8_15_0_RANGE                         15:0
// SDRAM secure packing structure array initialization
#define PACK_SECURE_SIZE 2193
#define PACK_SECURE_VALS_SIZE 1
static const packlist pmc_secure_list[] = { {MSS_AON_CFG_SECURE_EMC_SCRATCH_0,  NV_FIELD_SHIFTMASK(EMC_PMACRO_BRICK_MAPPING_0_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_0_0_EMC_PMACRO_BRICK_MAPPING_0_0_CH14_31_0_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_BRICK_MAPPING_0_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroBrickMapping0_14)}, //0
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_1,  NV_FIELD_SHIFTMASK(EMC_PMACRO_BRICK_MAPPING_0_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_1_0_EMC_PMACRO_BRICK_MAPPING_0_0_CH12_31_0_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_BRICK_MAPPING_0_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroBrickMapping0_12)}, //1
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_2,  NV_FIELD_SHIFTMASK(EMC_PMACRO_BRICK_MAPPING_0_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_2_0_EMC_PMACRO_BRICK_MAPPING_0_0_CH10_31_0_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_BRICK_MAPPING_0_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroBrickMapping0_10)}, //2
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_3,  NV_FIELD_SHIFTMASK(EMC_PMACRO_BRICK_MAPPING_0_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_3_0_EMC_PMACRO_BRICK_MAPPING_0_0_CH8_31_0_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_BRICK_MAPPING_0_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroBrickMapping0_8)}, //3
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_4,  NV_FIELD_SHIFTMASK(EMC_PMACRO_BRICK_MAPPING_0_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_4_0_EMC_PMACRO_BRICK_MAPPING_0_0_CH2_31_0_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_BRICK_MAPPING_0_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroBrickMapping0_2)}, //4
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_5,  NV_FIELD_SHIFTMASK(EMC_PMACRO_BRICK_MAPPING_0_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_5_0_EMC_PMACRO_BRICK_MAPPING_0_0_CH0_31_0_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_BRICK_MAPPING_0_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroBrickMapping0_0)}, //5
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_6,  NV_FIELD_SHIFTMASK(EMC_PMACRO_BRICK_MAPPING_0_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_6_0_EMC_PMACRO_BRICK_MAPPING_0_0_CH6_31_0_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_BRICK_MAPPING_0_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroBrickMapping0_6)}, //6
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_7,  NV_FIELD_SHIFTMASK(EMC_PMACRO_BRICK_MAPPING_0_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_7_0_EMC_PMACRO_BRICK_MAPPING_0_0_CH4_31_0_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_BRICK_MAPPING_0_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroBrickMapping0_4)}, //7
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_8,  NV_FIELD_SHIFTMASK(MC_VIDEO_PROTECT_GPU_OVERRIDE_0_0_VIDEO_PROTECT_GPU_OVERRIDE_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_8_0_MC_VIDEO_PROTECT_GPU_OVERRIDE_0_0_VIDEO_PROTECT_GPU_OVERRIDE_0_RANGE) - NV_FIELD_SHIFT(MC_VIDEO_PROTECT_GPU_OVERRIDE_0_0_VIDEO_PROTECT_GPU_OVERRIDE_0_RANGE)), m_offsetof(NvBootSdramParams, McVideoProtectGpuOverride0)}, //8
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_9,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT1_CLIENT_ACCESS6_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_9_0_MC_SECURITY_CARVEOUT1_CLIENT_ACCESS6_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT1_CLIENT_ACCESS6_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout1Access6)}, //9
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_10,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT2_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_10_0_MC_SECURITY_CARVEOUT2_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT2_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout2ForceInternalAccess7)}, //10
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_11,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT4_CFG0_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_11_0_MC_SECURITY_CARVEOUT4_CFG0_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT4_CFG0_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout4Cfg0)}, //11
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_12,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT5_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_12_0_MC_SECURITY_CARVEOUT5_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT5_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout5ForceInternalAccess6)}, //12
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_13,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT5_CLIENT_ACCESS7_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_13_0_MC_SECURITY_CARVEOUT5_CLIENT_ACCESS7_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT5_CLIENT_ACCESS7_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout5Access7)}, //13
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_14,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT2_CFG0_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_14_0_MC_SECURITY_CARVEOUT2_CFG0_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT2_CFG0_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout2Cfg0)}, //14
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_15,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT1_CFG0_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_15_0_MC_SECURITY_CARVEOUT1_CFG0_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT1_CFG0_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout1Cfg0)}, //15
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_16,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT1_CLIENT_ACCESS7_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_16_0_MC_SECURITY_CARVEOUT1_CLIENT_ACCESS7_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT1_CLIENT_ACCESS7_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout1Access7)}, //16
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_17,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT4_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_17_0_MC_SECURITY_CARVEOUT4_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT4_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout4ForceInternalAccess6)}, //17
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_18,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT3_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_18_0_MC_SECURITY_CARVEOUT3_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT3_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout3ForceInternalAccess6)}, //18
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_19,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT3_CLIENT_ACCESS6_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_19_0_MC_SECURITY_CARVEOUT3_CLIENT_ACCESS6_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT3_CLIENT_ACCESS6_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout3Access6)}, //19
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_20,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT2_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_20_0_MC_SECURITY_CARVEOUT2_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT2_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout2ForceInternalAccess6)}, //20
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_21,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT1_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_21_0_MC_SECURITY_CARVEOUT1_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT1_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout1ForceInternalAccess7)}, //21
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_22,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT3_CFG0_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_22_0_MC_SECURITY_CARVEOUT3_CFG0_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT3_CFG0_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout3Cfg0)}, //22
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_23,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT3_CLIENT_ACCESS7_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_23_0_MC_SECURITY_CARVEOUT3_CLIENT_ACCESS7_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT3_CLIENT_ACCESS7_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout3Access7)}, //23
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_24,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT5_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_24_0_MC_SECURITY_CARVEOUT5_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT5_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout5ForceInternalAccess7)}, //24
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_25,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT4_CLIENT_ACCESS7_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_25_0_MC_SECURITY_CARVEOUT4_CLIENT_ACCESS7_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT4_CLIENT_ACCESS7_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout4Access7)}, //25
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_26,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT4_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_26_0_MC_SECURITY_CARVEOUT4_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT4_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout4ForceInternalAccess7)}, //26
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_27,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT4_CLIENT_ACCESS6_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_27_0_MC_SECURITY_CARVEOUT4_CLIENT_ACCESS6_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT4_CLIENT_ACCESS6_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout4Access6)}, //27
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_28,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT2_CLIENT_ACCESS7_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_28_0_MC_SECURITY_CARVEOUT2_CLIENT_ACCESS7_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT2_CLIENT_ACCESS7_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout2Access7)}, //28
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_29,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT3_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_29_0_MC_SECURITY_CARVEOUT3_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT3_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout3ForceInternalAccess7)}, //29
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_30,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT5_CLIENT_ACCESS6_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_30_0_MC_SECURITY_CARVEOUT5_CLIENT_ACCESS6_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT5_CLIENT_ACCESS6_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout5Access6)}, //30
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_31,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT5_CFG0_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_31_0_MC_SECURITY_CARVEOUT5_CFG0_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT5_CFG0_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout5Cfg0)}, //31
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_32,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT1_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_32_0_MC_SECURITY_CARVEOUT1_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT1_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout1ForceInternalAccess6)}, //32
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_33,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT2_CLIENT_ACCESS6_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_33_0_MC_SECURITY_CARVEOUT2_CLIENT_ACCESS6_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT2_CLIENT_ACCESS6_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout2Access6)}, //33
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_34,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT12_CFG0_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_34_0_MC_SECURITY_CARVEOUT12_CFG0_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT12_CFG0_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout12Cfg0)}, //34
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_35,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT27_CLIENT_ACCESS7_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_35_0_MC_SECURITY_CARVEOUT27_CLIENT_ACCESS7_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT27_CLIENT_ACCESS7_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout27Access7)}, //35
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_36,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT20_CLIENT_ACCESS6_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_36_0_MC_SECURITY_CARVEOUT20_CLIENT_ACCESS6_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT20_CLIENT_ACCESS6_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout20Access6)}, //36
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_37,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT7_CLIENT_ACCESS6_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_37_0_MC_SECURITY_CARVEOUT7_CLIENT_ACCESS6_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT7_CLIENT_ACCESS6_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout7Access6)}, //37
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_38,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT29_CLIENT_ACCESS6_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_38_0_MC_SECURITY_CARVEOUT29_CLIENT_ACCESS6_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT29_CLIENT_ACCESS6_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout29Access6)}, //38
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_39,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT10_CLIENT_ACCESS7_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_39_0_MC_SECURITY_CARVEOUT10_CLIENT_ACCESS7_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT10_CLIENT_ACCESS7_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout10Access7)}, //39
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_40,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT15_CFG0_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_40_0_MC_SECURITY_CARVEOUT15_CFG0_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT15_CFG0_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout15Cfg0)}, //40
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_41,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT27_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_41_0_MC_SECURITY_CARVEOUT27_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT27_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout27ForceInternalAccess7)}, //41
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_42,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT16_CFG0_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_42_0_MC_SECURITY_CARVEOUT16_CFG0_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT16_CFG0_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout16Cfg0)}, //42
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_43,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT28_CLIENT_ACCESS6_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_43_0_MC_SECURITY_CARVEOUT28_CLIENT_ACCESS6_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT28_CLIENT_ACCESS6_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout28Access6)}, //43
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_44,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT9_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_44_0_MC_SECURITY_CARVEOUT9_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT9_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout9ForceInternalAccess6)}, //44
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_45,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT10_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_45_0_MC_SECURITY_CARVEOUT10_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT10_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout10ForceInternalAccess7)}, //45
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_46,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT10_CLIENT_ACCESS6_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_46_0_MC_SECURITY_CARVEOUT10_CLIENT_ACCESS6_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT10_CLIENT_ACCESS6_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout10Access6)}, //46
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_47,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT24_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_47_0_MC_SECURITY_CARVEOUT24_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT24_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout24ForceInternalAccess6)}, //47
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_48,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT17_CFG0_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_48_0_MC_SECURITY_CARVEOUT17_CFG0_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT17_CFG0_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout17Cfg0)}, //48
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_49,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT27_CFG0_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_49_0_MC_SECURITY_CARVEOUT27_CFG0_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT27_CFG0_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout27Cfg0)}, //49
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_50,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT25_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_50_0_MC_SECURITY_CARVEOUT25_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT25_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout25ForceInternalAccess7)}, //50
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_51,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT31_CLIENT_ACCESS6_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_51_0_MC_SECURITY_CARVEOUT31_CLIENT_ACCESS6_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT31_CLIENT_ACCESS6_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout31Access6)}, //51
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_52,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT30_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_52_0_MC_SECURITY_CARVEOUT30_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT30_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout30ForceInternalAccess7)}, //52
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_53,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT17_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_53_0_MC_SECURITY_CARVEOUT17_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT17_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout17ForceInternalAccess6)}, //53
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_54,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT13_CLIENT_ACCESS7_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_54_0_MC_SECURITY_CARVEOUT13_CLIENT_ACCESS7_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT13_CLIENT_ACCESS7_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout13Access7)}, //54
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_55,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT29_CFG0_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_55_0_MC_SECURITY_CARVEOUT29_CFG0_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT29_CFG0_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout29Cfg0)}, //55
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_56,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT6_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_56_0_MC_SECURITY_CARVEOUT6_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT6_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout6ForceInternalAccess6)}, //56
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_57,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT11_CFG0_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_57_0_MC_SECURITY_CARVEOUT11_CFG0_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT11_CFG0_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout11Cfg0)}, //57
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_58,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT8_CFG0_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_58_0_MC_SECURITY_CARVEOUT8_CFG0_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT8_CFG0_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout8Cfg0)}, //58
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_59,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT25_CLIENT_ACCESS6_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_59_0_MC_SECURITY_CARVEOUT25_CLIENT_ACCESS6_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT25_CLIENT_ACCESS6_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout25Access6)}, //59
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_60,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT28_CLIENT_ACCESS7_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_60_0_MC_SECURITY_CARVEOUT28_CLIENT_ACCESS7_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT28_CLIENT_ACCESS7_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout28Access7)}, //60
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_61,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT23_CLIENT_ACCESS7_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_61_0_MC_SECURITY_CARVEOUT23_CLIENT_ACCESS7_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT23_CLIENT_ACCESS7_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout23Access7)}, //61
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_62,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT31_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_62_0_MC_SECURITY_CARVEOUT31_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT31_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout31ForceInternalAccess6)}, //62
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_63,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT6_CLIENT_ACCESS6_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_63_0_MC_SECURITY_CARVEOUT6_CLIENT_ACCESS6_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT6_CLIENT_ACCESS6_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout6Access6)}, //63
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_64,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT10_CFG0_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_64_0_MC_SECURITY_CARVEOUT10_CFG0_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT10_CFG0_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout10Cfg0)}, //64
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_65,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT25_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_65_0_MC_SECURITY_CARVEOUT25_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT25_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout25ForceInternalAccess6)}, //65
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_66,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT19_CFG0_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_66_0_MC_SECURITY_CARVEOUT19_CFG0_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT19_CFG0_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout19Cfg0)}, //66
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_67,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT14_CLIENT_ACCESS6_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_67_0_MC_SECURITY_CARVEOUT14_CLIENT_ACCESS6_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT14_CLIENT_ACCESS6_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout14Access6)}, //67
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_68,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT12_CLIENT_ACCESS7_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_68_0_MC_SECURITY_CARVEOUT12_CLIENT_ACCESS7_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT12_CLIENT_ACCESS7_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout12Access7)}, //68
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_69,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT12_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_69_0_MC_SECURITY_CARVEOUT12_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT12_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout12ForceInternalAccess7)}, //69
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_70,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT19_CLIENT_ACCESS6_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_70_0_MC_SECURITY_CARVEOUT19_CLIENT_ACCESS6_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT19_CLIENT_ACCESS6_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout19Access6)}, //70
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_71,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT22_CLIENT_ACCESS7_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_71_0_MC_SECURITY_CARVEOUT22_CLIENT_ACCESS7_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT22_CLIENT_ACCESS7_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout22Access7)}, //71
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_72,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT30_CFG0_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_72_0_MC_SECURITY_CARVEOUT30_CFG0_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT30_CFG0_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout30Cfg0)}, //72
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_73,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT7_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_73_0_MC_SECURITY_CARVEOUT7_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT7_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout7ForceInternalAccess7)}, //73
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_74,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT14_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_74_0_MC_SECURITY_CARVEOUT14_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT14_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout14ForceInternalAccess6)}, //74
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_75,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT31_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_75_0_MC_SECURITY_CARVEOUT31_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT31_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout31ForceInternalAccess7)}, //75
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_76,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT17_CLIENT_ACCESS6_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_76_0_MC_SECURITY_CARVEOUT17_CLIENT_ACCESS6_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT17_CLIENT_ACCESS6_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout17Access6)}, //76
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_77,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT10_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_77_0_MC_SECURITY_CARVEOUT10_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT10_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout10ForceInternalAccess6)}, //77
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_78,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT7_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_78_0_MC_SECURITY_CARVEOUT7_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT7_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout7ForceInternalAccess6)}, //78
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_79,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT6_CLIENT_ACCESS7_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_79_0_MC_SECURITY_CARVEOUT6_CLIENT_ACCESS7_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT6_CLIENT_ACCESS7_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout6Access7)}, //79
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_80,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT11_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_80_0_MC_SECURITY_CARVEOUT11_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT11_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout11ForceInternalAccess7)}, //80
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_81,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT18_CFG0_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_81_0_MC_SECURITY_CARVEOUT18_CFG0_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT18_CFG0_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout18Cfg0)}, //81
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_82,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT19_CLIENT_ACCESS7_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_82_0_MC_SECURITY_CARVEOUT19_CLIENT_ACCESS7_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT19_CLIENT_ACCESS7_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout19Access7)}, //82
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_83,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT16_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_83_0_MC_SECURITY_CARVEOUT16_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT16_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout16ForceInternalAccess6)}, //83
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_84,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT18_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_84_0_MC_SECURITY_CARVEOUT18_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT18_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout18ForceInternalAccess6)}, //84
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_85,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT26_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_85_0_MC_SECURITY_CARVEOUT26_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT26_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout26ForceInternalAccess6)}, //85
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_86,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT13_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_86_0_MC_SECURITY_CARVEOUT13_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT13_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout13ForceInternalAccess7)}, //86
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_87,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT17_CLIENT_ACCESS7_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_87_0_MC_SECURITY_CARVEOUT17_CLIENT_ACCESS7_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT17_CLIENT_ACCESS7_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout17Access7)}, //87
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_88,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT8_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_88_0_MC_SECURITY_CARVEOUT8_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT8_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout8ForceInternalAccess6)}, //88
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_89,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT22_CLIENT_ACCESS6_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_89_0_MC_SECURITY_CARVEOUT22_CLIENT_ACCESS6_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT22_CLIENT_ACCESS6_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout22Access6)}, //89
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_90,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT11_CLIENT_ACCESS7_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_90_0_MC_SECURITY_CARVEOUT11_CLIENT_ACCESS7_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT11_CLIENT_ACCESS7_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout11Access7)}, //90
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_91,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT9_CLIENT_ACCESS6_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_91_0_MC_SECURITY_CARVEOUT9_CLIENT_ACCESS6_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT9_CLIENT_ACCESS6_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout9Access6)}, //91
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_92,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT30_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_92_0_MC_SECURITY_CARVEOUT30_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT30_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout30ForceInternalAccess6)}, //92
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_93,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT7_CFG0_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_93_0_MC_SECURITY_CARVEOUT7_CFG0_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT7_CFG0_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout7Cfg0)}, //93
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_94,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT21_CLIENT_ACCESS6_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_94_0_MC_SECURITY_CARVEOUT21_CLIENT_ACCESS6_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT21_CLIENT_ACCESS6_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout21Access6)}, //94
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_95,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT9_CFG0_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_95_0_MC_SECURITY_CARVEOUT9_CFG0_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT9_CFG0_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout9Cfg0)}, //95
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_96,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT23_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_96_0_MC_SECURITY_CARVEOUT23_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT23_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout23ForceInternalAccess6)}, //96
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_97,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT20_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_97_0_MC_SECURITY_CARVEOUT20_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT20_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout20ForceInternalAccess6)}, //97
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_98,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT12_CLIENT_ACCESS6_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_98_0_MC_SECURITY_CARVEOUT12_CLIENT_ACCESS6_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT12_CLIENT_ACCESS6_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout12Access6)}, //98
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_99,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT12_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_99_0_MC_SECURITY_CARVEOUT12_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT12_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout12ForceInternalAccess6)}, //99
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_100,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT9_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_100_0_MC_SECURITY_CARVEOUT9_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT9_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout9ForceInternalAccess7)}, //100
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_101,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT30_CLIENT_ACCESS7_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_101_0_MC_SECURITY_CARVEOUT30_CLIENT_ACCESS7_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT30_CLIENT_ACCESS7_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout30Access7)}, //101
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_102,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT23_CFG0_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_102_0_MC_SECURITY_CARVEOUT23_CFG0_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT23_CFG0_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout23Cfg0)}, //102
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_103,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT26_CLIENT_ACCESS7_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_103_0_MC_SECURITY_CARVEOUT26_CLIENT_ACCESS7_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT26_CLIENT_ACCESS7_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout26Access7)}, //103
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_104,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT11_CLIENT_ACCESS6_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_104_0_MC_SECURITY_CARVEOUT11_CLIENT_ACCESS6_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT11_CLIENT_ACCESS6_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout11Access6)}, //104
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_105,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT20_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_105_0_MC_SECURITY_CARVEOUT20_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT20_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout20ForceInternalAccess7)}, //105
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_106,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT19_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_106_0_MC_SECURITY_CARVEOUT19_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT19_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout19ForceInternalAccess7)}, //106
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_107,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT18_CLIENT_ACCESS7_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_107_0_MC_SECURITY_CARVEOUT18_CLIENT_ACCESS7_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT18_CLIENT_ACCESS7_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout18Access7)}, //107
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_108,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT31_CFG0_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_108_0_MC_SECURITY_CARVEOUT31_CFG0_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT31_CFG0_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout31Cfg0)}, //108
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_109,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT16_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_109_0_MC_SECURITY_CARVEOUT16_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT16_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout16ForceInternalAccess7)}, //109
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_110,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT25_CLIENT_ACCESS7_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_110_0_MC_SECURITY_CARVEOUT25_CLIENT_ACCESS7_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT25_CLIENT_ACCESS7_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout25Access7)}, //110
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_111,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT24_CFG0_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_111_0_MC_SECURITY_CARVEOUT24_CFG0_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT24_CFG0_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout24Cfg0)}, //111
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_112,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT28_CFG0_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_112_0_MC_SECURITY_CARVEOUT28_CFG0_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT28_CFG0_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout28Cfg0)}, //112
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_113,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT6_CFG0_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_113_0_MC_SECURITY_CARVEOUT6_CFG0_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT6_CFG0_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout6Cfg0)}, //113
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_114,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT14_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_114_0_MC_SECURITY_CARVEOUT14_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT14_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout14ForceInternalAccess7)}, //114
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_115,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT28_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_115_0_MC_SECURITY_CARVEOUT28_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT28_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout28ForceInternalAccess7)}, //115
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_116,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT29_CLIENT_ACCESS7_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_116_0_MC_SECURITY_CARVEOUT29_CLIENT_ACCESS7_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT29_CLIENT_ACCESS7_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout29Access7)}, //116
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_117,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT21_CLIENT_ACCESS7_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_117_0_MC_SECURITY_CARVEOUT21_CLIENT_ACCESS7_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT21_CLIENT_ACCESS7_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout21Access7)}, //117
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_118,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT9_CLIENT_ACCESS7_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_118_0_MC_SECURITY_CARVEOUT9_CLIENT_ACCESS7_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT9_CLIENT_ACCESS7_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout9Access7)}, //118
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_119,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT29_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_119_0_MC_SECURITY_CARVEOUT29_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT29_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout29ForceInternalAccess6)}, //119
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_120,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT26_CFG0_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_120_0_MC_SECURITY_CARVEOUT26_CFG0_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT26_CFG0_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout26Cfg0)}, //120
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_121,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT19_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_121_0_MC_SECURITY_CARVEOUT19_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT19_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout19ForceInternalAccess6)}, //121
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_122,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT8_CLIENT_ACCESS6_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_122_0_MC_SECURITY_CARVEOUT8_CLIENT_ACCESS6_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT8_CLIENT_ACCESS6_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout8Access6)}, //122
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_123,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT13_CLIENT_ACCESS6_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_123_0_MC_SECURITY_CARVEOUT13_CLIENT_ACCESS6_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT13_CLIENT_ACCESS6_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout13Access6)}, //123
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_124,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT8_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_124_0_MC_SECURITY_CARVEOUT8_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT8_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout8ForceInternalAccess7)}, //124
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_125,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT26_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_125_0_MC_SECURITY_CARVEOUT26_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT26_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout26ForceInternalAccess7)}, //125
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_126,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT21_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_126_0_MC_SECURITY_CARVEOUT21_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT21_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout21ForceInternalAccess7)}, //126
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_127,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT24_CLIENT_ACCESS7_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_127_0_MC_SECURITY_CARVEOUT24_CLIENT_ACCESS7_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT24_CLIENT_ACCESS7_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout24Access7)}, //127
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_128,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT29_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_128_0_MC_SECURITY_CARVEOUT29_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT29_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout29ForceInternalAccess7)}, //128
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_129,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT27_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_129_0_MC_SECURITY_CARVEOUT27_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT27_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout27ForceInternalAccess6)}, //129
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_130,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT16_CLIENT_ACCESS7_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_130_0_MC_SECURITY_CARVEOUT16_CLIENT_ACCESS7_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT16_CLIENT_ACCESS7_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout16Access7)}, //130
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_131,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT18_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_131_0_MC_SECURITY_CARVEOUT18_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT18_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout18ForceInternalAccess7)}, //131
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_132,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT28_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_132_0_MC_SECURITY_CARVEOUT28_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT28_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout28ForceInternalAccess6)}, //132
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_133,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT15_CLIENT_ACCESS7_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_133_0_MC_SECURITY_CARVEOUT15_CLIENT_ACCESS7_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT15_CLIENT_ACCESS7_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout15Access7)}, //133
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_134,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT27_CLIENT_ACCESS6_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_134_0_MC_SECURITY_CARVEOUT27_CLIENT_ACCESS6_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT27_CLIENT_ACCESS6_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout27Access6)}, //134
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_135,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT21_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_135_0_MC_SECURITY_CARVEOUT21_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT21_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout21ForceInternalAccess6)}, //135
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_136,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT11_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_136_0_MC_SECURITY_CARVEOUT11_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT11_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout11ForceInternalAccess6)}, //136
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_137,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT15_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_137_0_MC_SECURITY_CARVEOUT15_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT15_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout15ForceInternalAccess7)}, //137
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_138,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT24_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_138_0_MC_SECURITY_CARVEOUT24_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT24_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout24ForceInternalAccess7)}, //138
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_139,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT24_CLIENT_ACCESS6_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_139_0_MC_SECURITY_CARVEOUT24_CLIENT_ACCESS6_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT24_CLIENT_ACCESS6_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout24Access6)}, //139
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_140,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT22_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_140_0_MC_SECURITY_CARVEOUT22_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT22_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout22ForceInternalAccess7)}, //140
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_141,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT21_CFG0_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_141_0_MC_SECURITY_CARVEOUT21_CFG0_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT21_CFG0_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout21Cfg0)}, //141
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_142,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT13_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_142_0_MC_SECURITY_CARVEOUT13_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT13_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout13ForceInternalAccess6)}, //142
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_143,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT23_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_143_0_MC_SECURITY_CARVEOUT23_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT23_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout23ForceInternalAccess7)}, //143
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_144,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT20_CLIENT_ACCESS7_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_144_0_MC_SECURITY_CARVEOUT20_CLIENT_ACCESS7_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT20_CLIENT_ACCESS7_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout20Access7)}, //144
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_145,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT17_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_145_0_MC_SECURITY_CARVEOUT17_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT17_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout17ForceInternalAccess7)}, //145
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_146,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT31_CLIENT_ACCESS7_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_146_0_MC_SECURITY_CARVEOUT31_CLIENT_ACCESS7_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT31_CLIENT_ACCESS7_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout31Access7)}, //146
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_147,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT23_CLIENT_ACCESS6_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_147_0_MC_SECURITY_CARVEOUT23_CLIENT_ACCESS6_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT23_CLIENT_ACCESS6_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout23Access6)}, //147
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_148,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT7_CLIENT_ACCESS7_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_148_0_MC_SECURITY_CARVEOUT7_CLIENT_ACCESS7_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT7_CLIENT_ACCESS7_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout7Access7)}, //148
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_149,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT6_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_149_0_MC_SECURITY_CARVEOUT6_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT6_CLIENT_FORCE_INTERNAL_ACCESS7_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout6ForceInternalAccess7)}, //149
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_150,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT8_CLIENT_ACCESS7_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_150_0_MC_SECURITY_CARVEOUT8_CLIENT_ACCESS7_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT8_CLIENT_ACCESS7_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout8Access7)}, //150
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_151,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT16_CLIENT_ACCESS6_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_151_0_MC_SECURITY_CARVEOUT16_CLIENT_ACCESS6_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT16_CLIENT_ACCESS6_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout16Access6)}, //151
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_152,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT20_CFG0_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_152_0_MC_SECURITY_CARVEOUT20_CFG0_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT20_CFG0_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout20Cfg0)}, //152
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_153,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT25_CFG0_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_153_0_MC_SECURITY_CARVEOUT25_CFG0_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT25_CFG0_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout25Cfg0)}, //153
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_154,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT14_CFG0_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_154_0_MC_SECURITY_CARVEOUT14_CFG0_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT14_CFG0_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout14Cfg0)}, //154
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_155,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT22_CFG0_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_155_0_MC_SECURITY_CARVEOUT22_CFG0_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT22_CFG0_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout22Cfg0)}, //155
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_156,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT13_CFG0_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_156_0_MC_SECURITY_CARVEOUT13_CFG0_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT13_CFG0_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout13Cfg0)}, //156
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_157,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT22_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_157_0_MC_SECURITY_CARVEOUT22_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT22_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout22ForceInternalAccess6)}, //157
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_158,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT26_CLIENT_ACCESS6_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_158_0_MC_SECURITY_CARVEOUT26_CLIENT_ACCESS6_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT26_CLIENT_ACCESS6_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout26Access6)}, //158
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_159,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT30_CLIENT_ACCESS6_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_159_0_MC_SECURITY_CARVEOUT30_CLIENT_ACCESS6_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT30_CLIENT_ACCESS6_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout30Access6)}, //159
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_160,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT14_CLIENT_ACCESS7_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_160_0_MC_SECURITY_CARVEOUT14_CLIENT_ACCESS7_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT14_CLIENT_ACCESS7_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout14Access7)}, //160
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_161,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT18_CLIENT_ACCESS6_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_161_0_MC_SECURITY_CARVEOUT18_CLIENT_ACCESS6_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT18_CLIENT_ACCESS6_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout18Access6)}, //161
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_162,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT15_CLIENT_ACCESS6_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_162_0_MC_SECURITY_CARVEOUT15_CLIENT_ACCESS6_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT15_CLIENT_ACCESS6_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout15Access6)}, //162
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_163,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT15_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_163_0_MC_SECURITY_CARVEOUT15_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT15_CLIENT_FORCE_INTERNAL_ACCESS6_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout15ForceInternalAccess6)}, //163
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_164,  NV_FIELD_MASK(MSS_AON_CFG_SECURE_EMC_SCRATCH_164_0_EMC_BCT_SPARE_SEC_8_RANGE), NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_164_0_EMC_BCT_SPARE_SEC_8_RANGE), m_offsetof(NvBootSdramParams, EmcBctSpareSecure8)}, //164
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_165,  NV_FIELD_MASK(MSS_AON_CFG_SECURE_EMC_SCRATCH_165_0_EMC_BCT_SPARE_SEC_9_RANGE), NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_165_0_EMC_BCT_SPARE_SEC_9_RANGE), m_offsetof(NvBootSdramParams, EmcBctSpareSecure9)}, //165
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_166,  NV_FIELD_MASK(MSS_AON_CFG_SECURE_EMC_SCRATCH_166_0_EMC_BCT_SPARE_SEC_0_RANGE), NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_166_0_EMC_BCT_SPARE_SEC_0_RANGE), m_offsetof(NvBootSdramParams, EmcBctSpareSecure0)}, //166
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_167,  NV_FIELD_MASK(MSS_AON_CFG_SECURE_EMC_SCRATCH_167_0_EMC_BCT_SPARE_SEC_1_RANGE), NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_167_0_EMC_BCT_SPARE_SEC_1_RANGE), m_offsetof(NvBootSdramParams, EmcBctSpareSecure1)}, //167
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_168,  NV_FIELD_MASK(MSS_AON_CFG_SECURE_EMC_SCRATCH_168_0_EMC_BCT_SPARE_SEC_2_RANGE), NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_168_0_EMC_BCT_SPARE_SEC_2_RANGE), m_offsetof(NvBootSdramParams, EmcBctSpareSecure2)}, //168
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_169,  NV_FIELD_MASK(MSS_AON_CFG_SECURE_EMC_SCRATCH_169_0_EMC_BCT_SPARE_SEC_3_RANGE), NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_169_0_EMC_BCT_SPARE_SEC_3_RANGE), m_offsetof(NvBootSdramParams, EmcBctSpareSecure3)}, //169
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_170,  NV_FIELD_MASK(MSS_AON_CFG_SECURE_EMC_SCRATCH_170_0_EMC_BCT_SPARE_SEC_4_RANGE), NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_170_0_EMC_BCT_SPARE_SEC_4_RANGE), m_offsetof(NvBootSdramParams, EmcBctSpareSecure4)}, //170
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_171,  NV_FIELD_MASK(MSS_AON_CFG_SECURE_EMC_SCRATCH_171_0_EMC_BCT_SPARE_SEC_5_RANGE), NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_171_0_EMC_BCT_SPARE_SEC_5_RANGE), m_offsetof(NvBootSdramParams, EmcBctSpareSecure5)}, //171
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_172,  NV_FIELD_MASK(MSS_AON_CFG_SECURE_EMC_SCRATCH_172_0_EMC_BCT_SPARE_SEC_6_RANGE), NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_172_0_EMC_BCT_SPARE_SEC_6_RANGE), m_offsetof(NvBootSdramParams, EmcBctSpareSecure6)}, //172
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_173,  NV_FIELD_MASK(MSS_AON_CFG_SECURE_EMC_SCRATCH_173_0_EMC_BCT_SPARE_SEC_7_RANGE), NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_173_0_EMC_BCT_SPARE_SEC_7_RANGE), m_offsetof(NvBootSdramParams, EmcBctSpareSecure7)}, //173
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_174,  NV_FIELD_MASK(MSS_AON_CFG_SECURE_EMC_SCRATCH_174_0_ENCRYPT_GEN_KEYS_RANGE), NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_174_0_ENCRYPT_GEN_KEYS_RANGE), m_offsetof(NvBootSdramParams, MssEncryptGenKeys)}, //174
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_175,  NV_FIELD_MASK(MSS_AON_CFG_SECURE_EMC_SCRATCH_175_0_ENCRPT_DIST_KEYS_RANGE), NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_175_0_ENCRPT_DIST_KEYS_RANGE), m_offsetof(NvBootSdramParams, MssEncryptDistKeys)}, //175
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_176,  NV_FIELD_MASK(MSS_AON_CFG_SECURE_EMC_SCRATCH_176_0_EMC_BCT_SPARE_SEC_12_RANGE), NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_176_0_EMC_BCT_SPARE_SEC_12_RANGE), m_offsetof(NvBootSdramParams, EmcBctSpareSecure12)}, //176
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_177,  NV_FIELD_MASK(MSS_AON_CFG_SECURE_EMC_SCRATCH_177_0_EMC_BCT_SPARE_SEC_13_RANGE), NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_177_0_EMC_BCT_SPARE_SEC_13_RANGE), m_offsetof(NvBootSdramParams, EmcBctSpareSecure13)}, //177
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_178,  NV_FIELD_MASK(MSS_AON_CFG_SECURE_EMC_SCRATCH_178_0_EMC_BCT_SPARE_SEC_10_RANGE), NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_178_0_EMC_BCT_SPARE_SEC_10_RANGE), m_offsetof(NvBootSdramParams, EmcBctSpareSecure10)}, //178
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_179,  NV_FIELD_MASK(MSS_AON_CFG_SECURE_EMC_SCRATCH_179_0_EMC_BCT_SPARE_SEC_11_RANGE), NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_179_0_EMC_BCT_SPARE_SEC_11_RANGE), m_offsetof(NvBootSdramParams, EmcBctSpareSecure11)}, //179
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_180,  NV_FIELD_MASK(MSS_AON_CFG_SECURE_EMC_SCRATCH_180_0_EMC_BCT_SPARE_SEC_16_RANGE), NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_180_0_EMC_BCT_SPARE_SEC_16_RANGE), m_offsetof(NvBootSdramParams, EmcBctSpareSecure16)}, //180
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_181,  NV_FIELD_MASK(MSS_AON_CFG_SECURE_EMC_SCRATCH_181_0_EMC_BCT_SPARE_SEC_17_RANGE), NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_181_0_EMC_BCT_SPARE_SEC_17_RANGE), m_offsetof(NvBootSdramParams, EmcBctSpareSecure17)}, //181
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_182,  NV_FIELD_MASK(MSS_AON_CFG_SECURE_EMC_SCRATCH_182_0_EMC_BCT_SPARE_SEC_14_RANGE), NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_182_0_EMC_BCT_SPARE_SEC_14_RANGE), m_offsetof(NvBootSdramParams, EmcBctSpareSecure14)}, //182
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_183,  NV_FIELD_MASK(MSS_AON_CFG_SECURE_EMC_SCRATCH_183_0_EMC_BCT_SPARE_SEC_15_RANGE), NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_183_0_EMC_BCT_SPARE_SEC_15_RANGE), m_offsetof(NvBootSdramParams, EmcBctSpareSecure15)}, //183
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_184,  NV_FIELD_MASK(MSS_AON_CFG_SECURE_EMC_SCRATCH_184_0_EMC_BCT_SPARE_SEC_18_RANGE), NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_184_0_EMC_BCT_SPARE_SEC_18_RANGE), m_offsetof(NvBootSdramParams, EmcBctSpareSecure18)}, //184
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_185,  NV_FIELD_MASK(MSS_AON_CFG_SECURE_EMC_SCRATCH_185_0_EMC_BCT_SPARE_SEC_19_RANGE), NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_185_0_EMC_BCT_SPARE_SEC_19_RANGE), m_offsetof(NvBootSdramParams, EmcBctSpareSecure19)}, //185
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_186,  NV_FIELD_MASK(MSS_AON_CFG_SECURE_EMC_SCRATCH_186_0_EMC_BCT_SPARE_SEC_23_RANGE), NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_186_0_EMC_BCT_SPARE_SEC_23_RANGE), m_offsetof(NvBootSdramParams, EmcBctSpareSecure23)}, //186
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_187,  NV_FIELD_MASK(MSS_AON_CFG_SECURE_EMC_SCRATCH_187_0_EMC_BCT_SPARE_SEC_22_RANGE), NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_187_0_EMC_BCT_SPARE_SEC_22_RANGE), m_offsetof(NvBootSdramParams, EmcBctSpareSecure22)}, //187
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_188,  NV_FIELD_MASK(MSS_AON_CFG_SECURE_EMC_SCRATCH_188_0_GSC_INIT_MASK_RANGE), NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_188_0_GSC_INIT_MASK_RANGE), m_offsetof(NvBootSdramParams, McGSCInitMask)}, //188
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_189,  NV_FIELD_MASK(MSS_AON_CFG_SECURE_EMC_SCRATCH_189_0_EMC_BCT_SPARE_SEC_20_RANGE), NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_189_0_EMC_BCT_SPARE_SEC_20_RANGE), m_offsetof(NvBootSdramParams, EmcBctSpareSecure20)}, //189
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_190,  NV_FIELD_MASK(MSS_AON_CFG_SECURE_EMC_SCRATCH_190_0_EMC_BCT_SPARE_SEC_21_RANGE), NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_190_0_EMC_BCT_SPARE_SEC_21_RANGE), m_offsetof(NvBootSdramParams, EmcBctSpareSecure21)}, //190
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_191,  NV_FIELD_SHIFTMASK(EMC_CMD_MAPPING_CMD0_0_0_30_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_191_0_EMC_CMD_MAPPING_CMD0_0_0_CH8_30_0_RANGE) - NV_FIELD_SHIFT(EMC_CMD_MAPPING_CMD0_0_0_30_0_RANGE)), m_offsetof(NvBootSdramParams, EmcCmdMappingCmd0_0_8)}, //191
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_191,  NV_FIELD_SHIFTMASK(EMC_ADR_CFG_0_EMEM_NUMDEV_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_191_0_EMC_ADR_CFG_0_EMEM_NUMDEV_RANGE) - NV_FIELD_SHIFT(EMC_ADR_CFG_0_EMEM_NUMDEV_RANGE)), m_offsetof(NvBootSdramParams, EmcAdrCfg)}, //192
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_192,  NV_FIELD_SHIFTMASK(EMC_CMD_MAPPING_CMD0_0_0_30_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_192_0_EMC_CMD_MAPPING_CMD0_0_0_CH6_30_0_RANGE) - NV_FIELD_SHIFT(EMC_CMD_MAPPING_CMD0_0_0_30_0_RANGE)), m_offsetof(NvBootSdramParams, EmcCmdMappingCmd0_0_6)}, //193
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_192,  NV_FIELD_SHIFTMASK(EMC_FBIO_SPARE_0_CFG_ADR_EN_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_192_0_EMC_FBIO_SPARE_0_CFG_ADR_EN_RANGE) - NV_FIELD_SHIFT(EMC_FBIO_SPARE_0_CFG_ADR_EN_RANGE)), m_offsetof(NvBootSdramParams, EmcFbioSpare)}, //194
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_193,  NV_FIELD_SHIFTMASK(EMC_CMD_MAPPING_CMD0_0_0_30_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_193_0_EMC_CMD_MAPPING_CMD0_0_0_CH4_30_0_RANGE) - NV_FIELD_SHIFT(EMC_CMD_MAPPING_CMD0_0_0_30_0_RANGE)), m_offsetof(NvBootSdramParams, EmcCmdMappingCmd0_0_4)}, //195
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_193,  NV_FIELD_SHIFTMASK(EMC_FBIO_CFG8_0_RANK_SWIZZLE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_193_0_EMC_FBIO_CFG8_0_RANK_SWIZZLE_RANGE) - NV_FIELD_SHIFT(EMC_FBIO_CFG8_0_RANK_SWIZZLE_RANGE)), m_offsetof(NvBootSdramParams, EmcFbioCfg8)}, //196
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_194,  NV_FIELD_SHIFTMASK(EMC_CMD_MAPPING_CMD0_0_0_30_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_194_0_EMC_CMD_MAPPING_CMD0_0_0_CH2_30_0_RANGE) - NV_FIELD_SHIFT(EMC_CMD_MAPPING_CMD0_0_0_30_0_RANGE)), m_offsetof(NvBootSdramParams, EmcCmdMappingCmd0_0_2)}, //197
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_194,  NV_FIELD_SHIFTMASK(MC_EMEM_ADR_CFG_0_EMEM_NUMDEV_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_194_0_MC_EMEM_ADR_CFG_0_EMEM_NUMDEV_RANGE) - NV_FIELD_SHIFT(MC_EMEM_ADR_CFG_0_EMEM_NUMDEV_RANGE)), m_offsetof(NvBootSdramParams, McEmemAdrCfg)}, //198
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_195,  NV_FIELD_SHIFTMASK(EMC_CMD_MAPPING_CMD0_0_0_30_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_195_0_EMC_CMD_MAPPING_CMD0_0_0_CH0_30_0_RANGE) - NV_FIELD_SHIFT(EMC_CMD_MAPPING_CMD0_0_0_30_0_RANGE)), m_offsetof(NvBootSdramParams, EmcCmdMappingCmd0_0_0)}, //199
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_195,  NV_FIELD_SHIFTMASK(MC_SEC_CARVEOUT_REG_CTRL_0_SEC_CARVEOUT_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_195_0_MC_SEC_CARVEOUT_REG_CTRL_0_SEC_CARVEOUT_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SEC_CARVEOUT_REG_CTRL_0_SEC_CARVEOUT_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSecCarveoutProtectWriteAccess)}, //200
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_196,  NV_FIELD_SHIFTMASK(EMC_CMD_MAPPING_CMD0_0_0_30_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_196_0_EMC_CMD_MAPPING_CMD0_0_0_CH10_30_0_RANGE) - NV_FIELD_SHIFT(EMC_CMD_MAPPING_CMD0_0_0_30_0_RANGE)), m_offsetof(NvBootSdramParams, EmcCmdMappingCmd0_0_10)}, //201
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_196,  NV_FIELD_SHIFTMASK(MC_MTS_CARVEOUT_REG_CTRL_0_MTS_CARVEOUT_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_196_0_MC_MTS_CARVEOUT_REG_CTRL_0_MTS_CARVEOUT_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_MTS_CARVEOUT_REG_CTRL_0_MTS_CARVEOUT_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McMtsCarveoutRegCtrl)}, //202
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_197,  NV_FIELD_SHIFTMASK(EMC_CMD_MAPPING_CMD0_0_0_30_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_197_0_EMC_CMD_MAPPING_CMD0_0_0_CH12_30_0_RANGE) - NV_FIELD_SHIFT(EMC_CMD_MAPPING_CMD0_0_0_30_0_RANGE)), m_offsetof(NvBootSdramParams, EmcCmdMappingCmd0_0_12)}, //203
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_197,  NV_FIELD_SHIFTMASK(MC_SYNCPOINT_REG_CTRL_0_SYNCPOINT_CFG_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_197_0_MC_SYNCPOINT_REG_CTRL_0_SYNCPOINT_CFG_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SYNCPOINT_REG_CTRL_0_SYNCPOINT_CFG_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSyncpointRegCtrl)}, //204
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_198,  NV_FIELD_SHIFTMASK(EMC_CMD_MAPPING_CMD0_0_0_30_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_198_0_EMC_CMD_MAPPING_CMD0_0_0_CH14_30_0_RANGE) - NV_FIELD_SHIFT(EMC_CMD_MAPPING_CMD0_0_0_30_0_RANGE)), m_offsetof(NvBootSdramParams, EmcCmdMappingCmd0_0_14)}, //205
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_198,  NV_FIELD_SHIFTMASK(MC_CFG_WCAM_GOB_REMAP_0_WCAM_ECC_GOB_REMAP_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_198_0_MC_CFG_WCAM_GOB_REMAP_0_WCAM_ECC_GOB_REMAP_RANGE) - NV_FIELD_SHIFT(MC_CFG_WCAM_GOB_REMAP_0_WCAM_ECC_GOB_REMAP_RANGE)), m_offsetof(NvBootSdramParams, McCfgWcamGobRemap)}, //206
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_199,  NV_FIELD_SHIFTMASK(EMC_CMD_MAPPING_CMD0_1_0_30_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_199_0_EMC_CMD_MAPPING_CMD0_1_0_CH2_30_0_RANGE) - NV_FIELD_SHIFT(EMC_CMD_MAPPING_CMD0_1_0_30_0_RANGE)), m_offsetof(NvBootSdramParams, EmcCmdMappingCmd0_1_2)}, //207
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_199,  NV_FIELD_SHIFTMASK(MC_CFG_WCAM_0_WCAM_ECC_WITH_ADDR_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_199_0_MC_CFG_WCAM_0_WCAM_ECC_WITH_ADDR_RANGE) - NV_FIELD_SHIFT(MC_CFG_WCAM_0_WCAM_ECC_WITH_ADDR_RANGE)), m_offsetof(NvBootSdramParams, McCfgWcam)}, //208
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_200,  NV_FIELD_SHIFTMASK(EMC_CMD_MAPPING_CMD0_1_0_30_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_200_0_EMC_CMD_MAPPING_CMD0_1_0_CH0_30_0_RANGE) - NV_FIELD_SHIFT(EMC_CMD_MAPPING_CMD0_1_0_30_0_RANGE)), m_offsetof(NvBootSdramParams, EmcCmdMappingCmd0_1_0)}, //209
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_201,  NV_FIELD_SHIFTMASK(EMC_CMD_MAPPING_CMD0_1_0_30_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_201_0_EMC_CMD_MAPPING_CMD0_1_0_CH8_30_0_RANGE) - NV_FIELD_SHIFT(EMC_CMD_MAPPING_CMD0_1_0_30_0_RANGE)), m_offsetof(NvBootSdramParams, EmcCmdMappingCmd0_1_8)}, //210
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_202,  NV_FIELD_SHIFTMASK(EMC_CMD_MAPPING_CMD0_1_0_30_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_202_0_EMC_CMD_MAPPING_CMD0_1_0_CH6_30_0_RANGE) - NV_FIELD_SHIFT(EMC_CMD_MAPPING_CMD0_1_0_30_0_RANGE)), m_offsetof(NvBootSdramParams, EmcCmdMappingCmd0_1_6)}, //211
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_203,  NV_FIELD_SHIFTMASK(EMC_CMD_MAPPING_CMD0_1_0_30_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_203_0_EMC_CMD_MAPPING_CMD0_1_0_CH4_30_0_RANGE) - NV_FIELD_SHIFT(EMC_CMD_MAPPING_CMD0_1_0_30_0_RANGE)), m_offsetof(NvBootSdramParams, EmcCmdMappingCmd0_1_4)}, //212
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_204,  NV_FIELD_SHIFTMASK(EMC_CMD_MAPPING_CMD0_1_0_30_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_204_0_EMC_CMD_MAPPING_CMD0_1_0_CH14_30_0_RANGE) - NV_FIELD_SHIFT(EMC_CMD_MAPPING_CMD0_1_0_30_0_RANGE)), m_offsetof(NvBootSdramParams, EmcCmdMappingCmd0_1_14)}, //213
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_205,  NV_FIELD_SHIFTMASK(EMC_CMD_MAPPING_CMD0_1_0_30_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_205_0_EMC_CMD_MAPPING_CMD0_1_0_CH12_30_0_RANGE) - NV_FIELD_SHIFT(EMC_CMD_MAPPING_CMD0_1_0_30_0_RANGE)), m_offsetof(NvBootSdramParams, EmcCmdMappingCmd0_1_12)}, //214
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_206,  NV_FIELD_SHIFTMASK(EMC_CMD_MAPPING_CMD0_1_0_30_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_206_0_EMC_CMD_MAPPING_CMD0_1_0_CH10_30_0_RANGE) - NV_FIELD_SHIFT(EMC_CMD_MAPPING_CMD0_1_0_30_0_RANGE)), m_offsetof(NvBootSdramParams, EmcCmdMappingCmd0_1_10)}, //215
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_207,  NV_FIELD_SHIFTMASK(EMC_CMD_MAPPING_CMD1_0_0_30_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_207_0_EMC_CMD_MAPPING_CMD1_0_0_CH8_30_0_RANGE) - NV_FIELD_SHIFT(EMC_CMD_MAPPING_CMD1_0_0_30_0_RANGE)), m_offsetof(NvBootSdramParams, EmcCmdMappingCmd1_0_8)}, //216
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_208,  NV_FIELD_SHIFTMASK(EMC_CMD_MAPPING_CMD1_0_0_30_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_208_0_EMC_CMD_MAPPING_CMD1_0_0_CH6_30_0_RANGE) - NV_FIELD_SHIFT(EMC_CMD_MAPPING_CMD1_0_0_30_0_RANGE)), m_offsetof(NvBootSdramParams, EmcCmdMappingCmd1_0_6)}, //217
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_209,  NV_FIELD_SHIFTMASK(EMC_CMD_MAPPING_CMD1_0_0_30_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_209_0_EMC_CMD_MAPPING_CMD1_0_0_CH4_30_0_RANGE) - NV_FIELD_SHIFT(EMC_CMD_MAPPING_CMD1_0_0_30_0_RANGE)), m_offsetof(NvBootSdramParams, EmcCmdMappingCmd1_0_4)}, //218
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_210,  NV_FIELD_SHIFTMASK(EMC_CMD_MAPPING_CMD1_0_0_30_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_210_0_EMC_CMD_MAPPING_CMD1_0_0_CH2_30_0_RANGE) - NV_FIELD_SHIFT(EMC_CMD_MAPPING_CMD1_0_0_30_0_RANGE)), m_offsetof(NvBootSdramParams, EmcCmdMappingCmd1_0_2)}, //219
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_211,  NV_FIELD_SHIFTMASK(EMC_CMD_MAPPING_CMD1_0_0_30_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_211_0_EMC_CMD_MAPPING_CMD1_0_0_CH0_30_0_RANGE) - NV_FIELD_SHIFT(EMC_CMD_MAPPING_CMD1_0_0_30_0_RANGE)), m_offsetof(NvBootSdramParams, EmcCmdMappingCmd1_0_0)}, //220
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_212,  NV_FIELD_SHIFTMASK(EMC_CMD_MAPPING_CMD1_0_0_30_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_212_0_EMC_CMD_MAPPING_CMD1_0_0_CH12_30_0_RANGE) - NV_FIELD_SHIFT(EMC_CMD_MAPPING_CMD1_0_0_30_0_RANGE)), m_offsetof(NvBootSdramParams, EmcCmdMappingCmd1_0_12)}, //221
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_213,  NV_FIELD_SHIFTMASK(EMC_CMD_MAPPING_CMD1_0_0_30_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_213_0_EMC_CMD_MAPPING_CMD1_0_0_CH10_30_0_RANGE) - NV_FIELD_SHIFT(EMC_CMD_MAPPING_CMD1_0_0_30_0_RANGE)), m_offsetof(NvBootSdramParams, EmcCmdMappingCmd1_0_10)}, //222
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_214,  NV_FIELD_SHIFTMASK(EMC_CMD_MAPPING_CMD1_0_0_30_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_214_0_EMC_CMD_MAPPING_CMD1_0_0_CH14_30_0_RANGE) - NV_FIELD_SHIFT(EMC_CMD_MAPPING_CMD1_0_0_30_0_RANGE)), m_offsetof(NvBootSdramParams, EmcCmdMappingCmd1_0_14)}, //223
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_215,  NV_FIELD_SHIFTMASK(EMC_CMD_MAPPING_CMD1_1_0_30_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_215_0_EMC_CMD_MAPPING_CMD1_1_0_CH6_30_0_RANGE) - NV_FIELD_SHIFT(EMC_CMD_MAPPING_CMD1_1_0_30_0_RANGE)), m_offsetof(NvBootSdramParams, EmcCmdMappingCmd1_1_6)}, //224
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_216,  NV_FIELD_SHIFTMASK(EMC_CMD_MAPPING_CMD1_1_0_30_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_216_0_EMC_CMD_MAPPING_CMD1_1_0_CH4_30_0_RANGE) - NV_FIELD_SHIFT(EMC_CMD_MAPPING_CMD1_1_0_30_0_RANGE)), m_offsetof(NvBootSdramParams, EmcCmdMappingCmd1_1_4)}, //225
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_217,  NV_FIELD_SHIFTMASK(EMC_CMD_MAPPING_CMD1_1_0_30_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_217_0_EMC_CMD_MAPPING_CMD1_1_0_CH2_30_0_RANGE) - NV_FIELD_SHIFT(EMC_CMD_MAPPING_CMD1_1_0_30_0_RANGE)), m_offsetof(NvBootSdramParams, EmcCmdMappingCmd1_1_2)}, //226
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_218,  NV_FIELD_SHIFTMASK(EMC_CMD_MAPPING_CMD1_1_0_30_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_218_0_EMC_CMD_MAPPING_CMD1_1_0_CH0_30_0_RANGE) - NV_FIELD_SHIFT(EMC_CMD_MAPPING_CMD1_1_0_30_0_RANGE)), m_offsetof(NvBootSdramParams, EmcCmdMappingCmd1_1_0)}, //227
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_219,  NV_FIELD_SHIFTMASK(EMC_CMD_MAPPING_CMD1_1_0_30_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_219_0_EMC_CMD_MAPPING_CMD1_1_0_CH8_30_0_RANGE) - NV_FIELD_SHIFT(EMC_CMD_MAPPING_CMD1_1_0_30_0_RANGE)), m_offsetof(NvBootSdramParams, EmcCmdMappingCmd1_1_8)}, //228
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_220,  NV_FIELD_SHIFTMASK(EMC_CMD_MAPPING_CMD1_1_0_30_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_220_0_EMC_CMD_MAPPING_CMD1_1_0_CH14_30_0_RANGE) - NV_FIELD_SHIFT(EMC_CMD_MAPPING_CMD1_1_0_30_0_RANGE)), m_offsetof(NvBootSdramParams, EmcCmdMappingCmd1_1_14)}, //229
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_221,  NV_FIELD_SHIFTMASK(EMC_CMD_MAPPING_CMD1_1_0_30_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_221_0_EMC_CMD_MAPPING_CMD1_1_0_CH10_30_0_RANGE) - NV_FIELD_SHIFT(EMC_CMD_MAPPING_CMD1_1_0_30_0_RANGE)), m_offsetof(NvBootSdramParams, EmcCmdMappingCmd1_1_10)}, //230
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_222,  NV_FIELD_SHIFTMASK(EMC_CMD_MAPPING_CMD1_1_0_30_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_222_0_EMC_CMD_MAPPING_CMD1_1_0_CH12_30_0_RANGE) - NV_FIELD_SHIFT(EMC_CMD_MAPPING_CMD1_1_0_30_0_RANGE)), m_offsetof(NvBootSdramParams, EmcCmdMappingCmd1_1_12)}, //231
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_223,  NV_FIELD_SHIFTMASK(MC_CLIENT_ORDER_ID_27_0_29_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_223_0_MC_CLIENT_ORDER_ID_27_0_29_0_RANGE) - NV_FIELD_SHIFT(MC_CLIENT_ORDER_ID_27_0_29_0_RANGE)), m_offsetof(NvBootSdramParams, McClientOrderId27)}, //232
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_223,  NV_FIELD_SHIFTMASK(MC_VIDEO_PROTECT_REG_CTRL_0_1_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_223_0_MC_VIDEO_PROTECT_REG_CTRL_0_1_0_RANGE) - NV_FIELD_SHIFT(MC_VIDEO_PROTECT_REG_CTRL_0_1_0_RANGE)), m_offsetof(NvBootSdramParams, McVideoProtectWriteAccess)}, //233
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_224,  NV_FIELD_SHIFTMASK(MC_CLIENT_ORDER_ID_26_0_29_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_224_0_MC_CLIENT_ORDER_ID_26_0_29_0_RANGE) - NV_FIELD_SHIFT(MC_CLIENT_ORDER_ID_26_0_29_0_RANGE)), m_offsetof(NvBootSdramParams, McClientOrderId26)}, //234
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_224,  NV_FIELD_SHIFTMASK(MC_ECC_REGION0_CFG0_0_1_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_224_0_MC_ECC_REGION0_CFG0_0_1_0_RANGE) - NV_FIELD_SHIFT(MC_ECC_REGION0_CFG0_0_1_0_RANGE)), m_offsetof(NvBootSdramParams, McEccRegion0Cfg0)}, //235
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_225,  NV_FIELD_SHIFTMASK(MC_CLIENT_ORDER_ID_18_0_29_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_225_0_MC_CLIENT_ORDER_ID_18_0_29_0_RANGE) - NV_FIELD_SHIFT(MC_CLIENT_ORDER_ID_18_0_29_0_RANGE)), m_offsetof(NvBootSdramParams, McClientOrderId18)}, //236
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_225,  NV_FIELD_SHIFTMASK(MC_ECC_REGION2_CFG0_0_1_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_225_0_MC_ECC_REGION2_CFG0_0_1_0_RANGE) - NV_FIELD_SHIFT(MC_ECC_REGION2_CFG0_0_1_0_RANGE)), m_offsetof(NvBootSdramParams, McEccRegion2Cfg0)}, //237
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_226,  NV_FIELD_SHIFTMASK(MC_CLIENT_ORDER_ID_24_0_29_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_226_0_MC_CLIENT_ORDER_ID_24_0_29_0_RANGE) - NV_FIELD_SHIFT(MC_CLIENT_ORDER_ID_24_0_29_0_RANGE)), m_offsetof(NvBootSdramParams, McClientOrderId24)}, //238
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_226,  NV_FIELD_SHIFTMASK(MC_ECC_REGION1_CFG0_0_1_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_226_0_MC_ECC_REGION1_CFG0_0_1_0_RANGE) - NV_FIELD_SHIFT(MC_ECC_REGION1_CFG0_0_1_0_RANGE)), m_offsetof(NvBootSdramParams, McEccRegion1Cfg0)}, //239
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_227,  NV_FIELD_SHIFTMASK(MC_CLIENT_ORDER_ID_19_0_29_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_227_0_MC_CLIENT_ORDER_ID_19_0_29_0_RANGE) - NV_FIELD_SHIFT(MC_CLIENT_ORDER_ID_19_0_29_0_RANGE)), m_offsetof(NvBootSdramParams, McClientOrderId19)}, //240
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_227,  NV_FIELD_SHIFTMASK(MC_ECC_REGION3_CFG0_0_1_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_227_0_MC_ECC_REGION3_CFG0_0_1_0_RANGE) - NV_FIELD_SHIFT(MC_ECC_REGION3_CFG0_0_1_0_RANGE)), m_offsetof(NvBootSdramParams, McEccRegion3Cfg0)}, //241
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_228,  NV_FIELD_SHIFTMASK(MC_CLIENT_ORDER_ID_16_0_29_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_228_0_MC_CLIENT_ORDER_ID_16_0_29_0_RANGE) - NV_FIELD_SHIFT(MC_CLIENT_ORDER_ID_16_0_29_0_RANGE)), m_offsetof(NvBootSdramParams, McClientOrderId16)}, //242
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_228,  NV_FIELD_SHIFTMASK(MC_CLIENT_ORDER_ID_4_0_MPCORER_ORDER_ID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_228_0_MC_CLIENT_ORDER_ID_4_0_MPCORER_ORDER_ID_RANGE) - NV_FIELD_SHIFT(MC_CLIENT_ORDER_ID_4_0_MPCORER_ORDER_ID_RANGE)), m_offsetof(NvBootSdramParams, McClientOrderId4)}, //243
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_229,  NV_FIELD_SHIFTMASK(MC_CLIENT_ORDER_ID_25_0_29_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_229_0_MC_CLIENT_ORDER_ID_25_0_29_0_RANGE) - NV_FIELD_SHIFT(MC_CLIENT_ORDER_ID_25_0_29_0_RANGE)), m_offsetof(NvBootSdramParams, McClientOrderId25)}, //244
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_229,  NV_FIELD_SHIFTMASK(MC_CLIENT_ORDER_ID_6_0_HDAW_ORDER_ID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_229_0_MC_CLIENT_ORDER_ID_6_0_HDAW_ORDER_ID_RANGE) - NV_FIELD_SHIFT(MC_CLIENT_ORDER_ID_6_0_HDAW_ORDER_ID_RANGE)), m_offsetof(NvBootSdramParams, McClientOrderId6)}, //245
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_230,  NV_FIELD_SHIFTMASK(MC_HUB_PC_VC_ID_11_0_29_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_230_0_MC_HUB_PC_VC_ID_11_0_29_0_RANGE) - NV_FIELD_SHIFT(MC_HUB_PC_VC_ID_11_0_29_0_RANGE)), m_offsetof(NvBootSdramParams, McHubPcVcId11)}, //246
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_230,  NV_FIELD_SHIFTMASK(MC_CLIENT_ORDER_ID_5_0_NVENCSWR_ORDER_ID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_230_0_MC_CLIENT_ORDER_ID_5_0_NVENCSWR_ORDER_ID_RANGE) - NV_FIELD_SHIFT(MC_CLIENT_ORDER_ID_5_0_NVENCSWR_ORDER_ID_RANGE)), m_offsetof(NvBootSdramParams, McClientOrderId5)}, //247
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_231,  NV_FIELD_SHIFTMASK(MC_HUB_PC_VC_ID_12_0_29_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_231_0_MC_HUB_PC_VC_ID_12_0_29_0_RANGE) - NV_FIELD_SHIFT(MC_HUB_PC_VC_ID_12_0_29_0_RANGE)), m_offsetof(NvBootSdramParams, McHubPcVcId12)}, //248
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_231,  NV_FIELD_SHIFTMASK(MC_CLIENT_ORDER_ID_14_0_VIW_ORDER_ID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_231_0_MC_CLIENT_ORDER_ID_14_0_VIW_ORDER_ID_RANGE) - NV_FIELD_SHIFT(MC_CLIENT_ORDER_ID_14_0_VIW_ORDER_ID_RANGE)), m_offsetof(NvBootSdramParams, McClientOrderId14)}, //249
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_232,  NV_FIELD_SHIFTMASK(MC_HUB_PC_VC_ID_13_0_29_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_232_0_MC_HUB_PC_VC_ID_13_0_29_0_RANGE) - NV_FIELD_SHIFT(MC_HUB_PC_VC_ID_13_0_29_0_RANGE)), m_offsetof(NvBootSdramParams, McHubPcVcId13)}, //250
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_233,  NV_FIELD_SHIFTMASK(EMC_CMD_MAPPING_CMD0_2_0_27_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_233_0_EMC_CMD_MAPPING_CMD0_2_0_CH8_27_0_RANGE) - NV_FIELD_SHIFT(EMC_CMD_MAPPING_CMD0_2_0_27_0_RANGE)), m_offsetof(NvBootSdramParams, EmcCmdMappingCmd0_2_8)}, //251
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_233,  NV_FIELD_SHIFTMASK(MC_CLIENT_ORDER_ID_3_0_NVENCSRD_ORDER_ID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_233_0_MC_CLIENT_ORDER_ID_3_0_NVENCSRD_ORDER_ID_RANGE) - NV_FIELD_SHIFT(MC_CLIENT_ORDER_ID_3_0_NVENCSRD_ORDER_ID_RANGE)), m_offsetof(NvBootSdramParams, McClientOrderId3)}, //252
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_233,  NV_FIELD_SHIFTMASK(MC_CLIENT_ORDER_ID_3_0_SATAR_ORDER_ID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_233_0_MC_CLIENT_ORDER_ID_3_0_SATAR_ORDER_ID_RANGE) - NV_FIELD_SHIFT(MC_CLIENT_ORDER_ID_3_0_SATAR_ORDER_ID_RANGE)), m_offsetof(NvBootSdramParams, McClientOrderId3)}, //253
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_234,  NV_FIELD_SHIFTMASK(EMC_CMD_MAPPING_CMD0_2_0_27_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_234_0_EMC_CMD_MAPPING_CMD0_2_0_CH0_27_0_RANGE) - NV_FIELD_SHIFT(EMC_CMD_MAPPING_CMD0_2_0_27_0_RANGE)), m_offsetof(NvBootSdramParams, EmcCmdMappingCmd0_2_0)}, //254
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_234,  NV_FIELD_SHIFTMASK(MC_CLIENT_ORDER_ID_7_0_MPCOREW_ORDER_ID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_234_0_MC_CLIENT_ORDER_ID_7_0_MPCOREW_ORDER_ID_RANGE) - NV_FIELD_SHIFT(MC_CLIENT_ORDER_ID_7_0_MPCOREW_ORDER_ID_RANGE)), m_offsetof(NvBootSdramParams, McClientOrderId7)}, //255
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_234,  NV_FIELD_SHIFTMASK(MC_CLIENT_ORDER_ID_7_0_SATAW_ORDER_ID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_234_0_MC_CLIENT_ORDER_ID_7_0_SATAW_ORDER_ID_RANGE) - NV_FIELD_SHIFT(MC_CLIENT_ORDER_ID_7_0_SATAW_ORDER_ID_RANGE)), m_offsetof(NvBootSdramParams, McClientOrderId7)}, //256
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_235,  NV_FIELD_SHIFTMASK(EMC_CMD_MAPPING_CMD0_2_0_27_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_235_0_EMC_CMD_MAPPING_CMD0_2_0_CH2_27_0_RANGE) - NV_FIELD_SHIFT(EMC_CMD_MAPPING_CMD0_2_0_27_0_RANGE)), m_offsetof(NvBootSdramParams, EmcCmdMappingCmd0_2_2)}, //257
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_235,  NV_FIELD_SHIFTMASK(MC_HUB_PC_VC_ID_0_0_APB_VC_ID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_235_0_MC_HUB_PC_VC_ID_0_0_APB_VC_ID_RANGE) - NV_FIELD_SHIFT(MC_HUB_PC_VC_ID_0_0_APB_VC_ID_RANGE)), m_offsetof(NvBootSdramParams, McHubPcVcId0)}, //258
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_235,  NV_FIELD_SHIFTMASK(MC_HUB_PC_VC_ID_0_0_DIS_VC_ID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_235_0_MC_HUB_PC_VC_ID_0_0_DIS_VC_ID_RANGE) - NV_FIELD_SHIFT(MC_HUB_PC_VC_ID_0_0_DIS_VC_ID_RANGE)), m_offsetof(NvBootSdramParams, McHubPcVcId0)}, //259
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_236,  NV_FIELD_SHIFTMASK(EMC_CMD_MAPPING_CMD0_2_0_27_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_236_0_EMC_CMD_MAPPING_CMD0_2_0_CH4_27_0_RANGE) - NV_FIELD_SHIFT(EMC_CMD_MAPPING_CMD0_2_0_27_0_RANGE)), m_offsetof(NvBootSdramParams, EmcCmdMappingCmd0_2_4)}, //260
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_236,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_SCEW_0_SCEW_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_236_0_MC_SID_STREAMID_SECURITY_CONFIG_SCEW_0_SCEW_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_SCEW_0_SCEW_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigScew)}, //261
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_236,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_SCEW_0_SCEW_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_236_0_MC_SID_STREAMID_SECURITY_CONFIG_SCEW_0_SCEW_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_SCEW_0_SCEW_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigScew)}, //262
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_236,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_SCEW_0_SCEW_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_236_0_MC_SID_STREAMID_SECURITY_CONFIG_SCEW_0_SCEW_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_SCEW_0_SCEW_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigScew)}, //263
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_237,  NV_FIELD_SHIFTMASK(EMC_CMD_MAPPING_CMD0_2_0_27_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_237_0_EMC_CMD_MAPPING_CMD0_2_0_CH6_27_0_RANGE) - NV_FIELD_SHIFT(EMC_CMD_MAPPING_CMD0_2_0_27_0_RANGE)), m_offsetof(NvBootSdramParams, EmcCmdMappingCmd0_2_6)}, //264
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_237,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_PVA1RDC_0_PVA1RDC_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_237_0_MC_SID_STREAMID_SECURITY_CONFIG_PVA1RDC_0_PVA1RDC_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_PVA1RDC_0_PVA1RDC_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigPva1rdc)}, //265
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_237,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_PVA1RDC_0_PVA1RDC_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_237_0_MC_SID_STREAMID_SECURITY_CONFIG_PVA1RDC_0_PVA1RDC_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_PVA1RDC_0_PVA1RDC_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigPva1rdc)}, //266
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_237,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_PVA1RDC_0_PVA1RDC_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_237_0_MC_SID_STREAMID_SECURITY_CONFIG_PVA1RDC_0_PVA1RDC_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_PVA1RDC_0_PVA1RDC_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigPva1rdc)}, //267
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_238,  NV_FIELD_SHIFTMASK(EMC_CMD_MAPPING_CMD0_2_0_27_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_238_0_EMC_CMD_MAPPING_CMD0_2_0_CH12_27_0_RANGE) - NV_FIELD_SHIFT(EMC_CMD_MAPPING_CMD0_2_0_27_0_RANGE)), m_offsetof(NvBootSdramParams, EmcCmdMappingCmd0_2_12)}, //268
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_238,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_PCIE2AW_0_PCIE2AW_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_238_0_MC_SID_STREAMID_SECURITY_CONFIG_PCIE2AW_0_PCIE2AW_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_PCIE2AW_0_PCIE2AW_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigPcie2aw)}, //269
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_238,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_PCIE2AW_0_PCIE2AW_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_238_0_MC_SID_STREAMID_SECURITY_CONFIG_PCIE2AW_0_PCIE2AW_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_PCIE2AW_0_PCIE2AW_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigPcie2aw)}, //270
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_238,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_PCIE2AW_0_PCIE2AW_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_238_0_MC_SID_STREAMID_SECURITY_CONFIG_PCIE2AW_0_PCIE2AW_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_PCIE2AW_0_PCIE2AW_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigPcie2aw)}, //271
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_239,  NV_FIELD_SHIFTMASK(EMC_CMD_MAPPING_CMD0_2_0_27_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_239_0_EMC_CMD_MAPPING_CMD0_2_0_CH10_27_0_RANGE) - NV_FIELD_SHIFT(EMC_CMD_MAPPING_CMD0_2_0_27_0_RANGE)), m_offsetof(NvBootSdramParams, EmcCmdMappingCmd0_2_10)}, //272
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_239,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_NVDISPLAYR1_0_NVDISPLAYR1_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_239_0_MC_SID_STREAMID_SECURITY_CONFIG_NVDISPLAYR1_0_NVDISPLAYR1_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_NVDISPLAYR1_0_NVDISPLAYR1_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigNvdisplayr1)}, //273
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_239,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_NVDISPLAYR1_0_NVDISPLAYR1_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_239_0_MC_SID_STREAMID_SECURITY_CONFIG_NVDISPLAYR1_0_NVDISPLAYR1_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_NVDISPLAYR1_0_NVDISPLAYR1_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigNvdisplayr1)}, //274
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_239,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_NVDISPLAYR1_0_NVDISPLAYR1_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_239_0_MC_SID_STREAMID_SECURITY_CONFIG_NVDISPLAYR1_0_NVDISPLAYR1_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_NVDISPLAYR1_0_NVDISPLAYR1_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigNvdisplayr1)}, //275
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_240,  NV_FIELD_SHIFTMASK(EMC_CMD_MAPPING_CMD0_2_0_27_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_240_0_EMC_CMD_MAPPING_CMD0_2_0_CH14_27_0_RANGE) - NV_FIELD_SHIFT(EMC_CMD_MAPPING_CMD0_2_0_27_0_RANGE)), m_offsetof(NvBootSdramParams, EmcCmdMappingCmd0_2_14)}, //276
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_240,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_XUSB_DEVR_0_XUSB_DEVR_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_240_0_MC_SID_STREAMID_SECURITY_CONFIG_XUSB_DEVR_0_XUSB_DEVR_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_XUSB_DEVR_0_XUSB_DEVR_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigXusb_devr)}, //277
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_240,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_XUSB_DEVR_0_XUSB_DEVR_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_240_0_MC_SID_STREAMID_SECURITY_CONFIG_XUSB_DEVR_0_XUSB_DEVR_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_XUSB_DEVR_0_XUSB_DEVR_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigXusb_devr)}, //278
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_240,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_XUSB_DEVR_0_XUSB_DEVR_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_240_0_MC_SID_STREAMID_SECURITY_CONFIG_XUSB_DEVR_0_XUSB_DEVR_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_XUSB_DEVR_0_XUSB_DEVR_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigXusb_devr)}, //279
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_241,  NV_FIELD_SHIFTMASK(EMC_CMD_MAPPING_CMD1_2_0_27_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_241_0_EMC_CMD_MAPPING_CMD1_2_0_CH2_27_0_RANGE) - NV_FIELD_SHIFT(EMC_CMD_MAPPING_CMD1_2_0_27_0_RANGE)), m_offsetof(NvBootSdramParams, EmcCmdMappingCmd1_2_2)}, //280
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_241,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_VICSRD1_0_VICSRD1_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_241_0_MC_SID_STREAMID_SECURITY_CONFIG_VICSRD1_0_VICSRD1_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_VICSRD1_0_VICSRD1_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigVicsrd1)}, //281
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_241,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_VICSRD1_0_VICSRD1_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_241_0_MC_SID_STREAMID_SECURITY_CONFIG_VICSRD1_0_VICSRD1_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_VICSRD1_0_VICSRD1_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigVicsrd1)}, //282
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_241,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_VICSRD1_0_VICSRD1_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_241_0_MC_SID_STREAMID_SECURITY_CONFIG_VICSRD1_0_VICSRD1_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_VICSRD1_0_VICSRD1_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigVicsrd1)}, //283
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_242,  NV_FIELD_SHIFTMASK(EMC_CMD_MAPPING_CMD1_2_0_27_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_242_0_EMC_CMD_MAPPING_CMD1_2_0_CH8_27_0_RANGE) - NV_FIELD_SHIFT(EMC_CMD_MAPPING_CMD1_2_0_27_0_RANGE)), m_offsetof(NvBootSdramParams, EmcCmdMappingCmd1_2_8)}, //284
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_242,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_RCEDMAR_0_RCEDMAR_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_242_0_MC_SID_STREAMID_SECURITY_CONFIG_RCEDMAR_0_RCEDMAR_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_RCEDMAR_0_RCEDMAR_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigRcedmar)}, //285
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_242,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_RCEDMAR_0_RCEDMAR_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_242_0_MC_SID_STREAMID_SECURITY_CONFIG_RCEDMAR_0_RCEDMAR_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_RCEDMAR_0_RCEDMAR_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigRcedmar)}, //286
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_242,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_RCEDMAR_0_RCEDMAR_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_242_0_MC_SID_STREAMID_SECURITY_CONFIG_RCEDMAR_0_RCEDMAR_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_RCEDMAR_0_RCEDMAR_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigRcedmar)}, //287
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_243,  NV_FIELD_SHIFTMASK(EMC_CMD_MAPPING_CMD1_2_0_27_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_243_0_EMC_CMD_MAPPING_CMD1_2_0_CH0_27_0_RANGE) - NV_FIELD_SHIFT(EMC_CMD_MAPPING_CMD1_2_0_27_0_RANGE)), m_offsetof(NvBootSdramParams, EmcCmdMappingCmd1_2_0)}, //288
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_243,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_PVA0RDA_0_PVA0RDA_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_243_0_MC_SID_STREAMID_SECURITY_CONFIG_PVA0RDA_0_PVA0RDA_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_PVA0RDA_0_PVA0RDA_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigPva0rda)}, //289
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_243,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_PVA0RDA_0_PVA0RDA_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_243_0_MC_SID_STREAMID_SECURITY_CONFIG_PVA0RDA_0_PVA0RDA_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_PVA0RDA_0_PVA0RDA_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigPva0rda)}, //290
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_243,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_PVA0RDA_0_PVA0RDA_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_243_0_MC_SID_STREAMID_SECURITY_CONFIG_PVA0RDA_0_PVA0RDA_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_PVA0RDA_0_PVA0RDA_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigPva0rda)}, //291
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_244,  NV_FIELD_SHIFTMASK(EMC_CMD_MAPPING_CMD1_2_0_27_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_244_0_EMC_CMD_MAPPING_CMD1_2_0_CH4_27_0_RANGE) - NV_FIELD_SHIFT(EMC_CMD_MAPPING_CMD1_2_0_27_0_RANGE)), m_offsetof(NvBootSdramParams, EmcCmdMappingCmd1_2_4)}, //292
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_244,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_MIU6W_0_MIU6W_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_244_0_MC_SID_STREAMID_SECURITY_CONFIG_MIU6W_0_MIU6W_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_MIU6W_0_MIU6W_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigMiu6w)}, //293
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_244,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_MIU6W_0_MIU6W_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_244_0_MC_SID_STREAMID_SECURITY_CONFIG_MIU6W_0_MIU6W_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_MIU6W_0_MIU6W_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigMiu6w)}, //294
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_244,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_MIU6W_0_MIU6W_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_244_0_MC_SID_STREAMID_SECURITY_CONFIG_MIU6W_0_MIU6W_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_MIU6W_0_MIU6W_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigMiu6w)}, //295
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_245,  NV_FIELD_SHIFTMASK(EMC_CMD_MAPPING_CMD1_2_0_27_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_245_0_EMC_CMD_MAPPING_CMD1_2_0_CH6_27_0_RANGE) - NV_FIELD_SHIFT(EMC_CMD_MAPPING_CMD1_2_0_27_0_RANGE)), m_offsetof(NvBootSdramParams, EmcCmdMappingCmd1_2_6)}, //296
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_245,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_AONDMAW_0_AONDMAW_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_245_0_MC_SID_STREAMID_SECURITY_CONFIG_AONDMAW_0_AONDMAW_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_AONDMAW_0_AONDMAW_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigAondmaw)}, //297
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_245,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_AONDMAW_0_AONDMAW_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_245_0_MC_SID_STREAMID_SECURITY_CONFIG_AONDMAW_0_AONDMAW_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_AONDMAW_0_AONDMAW_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigAondmaw)}, //298
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_245,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_AONDMAW_0_AONDMAW_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_245_0_MC_SID_STREAMID_SECURITY_CONFIG_AONDMAW_0_AONDMAW_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_AONDMAW_0_AONDMAW_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigAondmaw)}, //299
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_246,  NV_FIELD_SHIFTMASK(EMC_CMD_MAPPING_CMD1_2_0_27_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_246_0_EMC_CMD_MAPPING_CMD1_2_0_CH10_27_0_RANGE) - NV_FIELD_SHIFT(EMC_CMD_MAPPING_CMD1_2_0_27_0_RANGE)), m_offsetof(NvBootSdramParams, EmcCmdMappingCmd1_2_10)}, //300
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_246,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_APEDMAW_0_APEDMAW_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_246_0_MC_SID_STREAMID_SECURITY_CONFIG_APEDMAW_0_APEDMAW_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_APEDMAW_0_APEDMAW_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigApedmaw)}, //301
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_246,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_APEDMAW_0_APEDMAW_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_246_0_MC_SID_STREAMID_SECURITY_CONFIG_APEDMAW_0_APEDMAW_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_APEDMAW_0_APEDMAW_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigApedmaw)}, //302
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_246,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_APEDMAW_0_APEDMAW_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_246_0_MC_SID_STREAMID_SECURITY_CONFIG_APEDMAW_0_APEDMAW_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_APEDMAW_0_APEDMAW_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigApedmaw)}, //303
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_247,  NV_FIELD_SHIFTMASK(EMC_CMD_MAPPING_CMD1_2_0_27_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_247_0_EMC_CMD_MAPPING_CMD1_2_0_CH12_27_0_RANGE) - NV_FIELD_SHIFT(EMC_CMD_MAPPING_CMD1_2_0_27_0_RANGE)), m_offsetof(NvBootSdramParams, EmcCmdMappingCmd1_2_12)}, //304
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_247,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_MIU7R_0_MIU7R_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_247_0_MC_SID_STREAMID_SECURITY_CONFIG_MIU7R_0_MIU7R_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_MIU7R_0_MIU7R_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigMiu7r)}, //305
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_247,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_MIU7R_0_MIU7R_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_247_0_MC_SID_STREAMID_SECURITY_CONFIG_MIU7R_0_MIU7R_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_MIU7R_0_MIU7R_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigMiu7r)}, //306
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_247,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_MIU7R_0_MIU7R_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_247_0_MC_SID_STREAMID_SECURITY_CONFIG_MIU7R_0_MIU7R_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_MIU7R_0_MIU7R_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigMiu7r)}, //307
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_248,  NV_FIELD_SHIFTMASK(EMC_CMD_MAPPING_CMD1_2_0_27_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_248_0_EMC_CMD_MAPPING_CMD1_2_0_CH14_27_0_RANGE) - NV_FIELD_SHIFT(EMC_CMD_MAPPING_CMD1_2_0_27_0_RANGE)), m_offsetof(NvBootSdramParams, EmcCmdMappingCmd1_2_14)}, //308
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_248,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_SESWR_0_SESWR_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_248_0_MC_SID_STREAMID_SECURITY_CONFIG_SESWR_0_SESWR_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_SESWR_0_SESWR_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigSeswr)}, //309
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_248,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_SESWR_0_SESWR_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_248_0_MC_SID_STREAMID_SECURITY_CONFIG_SESWR_0_SESWR_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_SESWR_0_SESWR_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigSeswr)}, //310
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_248,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_SESWR_0_SESWR_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_248_0_MC_SID_STREAMID_SECURITY_CONFIG_SESWR_0_SESWR_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_SESWR_0_SESWR_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigSeswr)}, //311
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_249,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT1_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_249_0_MC_SECURITY_CARVEOUT1_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT1_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout1ForceInternalAccess5)}, //312
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_249,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT1_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_249_0_MC_SECURITY_CARVEOUT1_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT1_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout1ForceInternalAccess5)}, //313
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_249,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_MPCORER_0_MPCORER_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_249_0_MC_SID_STREAMID_SECURITY_CONFIG_MPCORER_0_MPCORER_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_MPCORER_0_MPCORER_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigMpcorer)}, //314
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_249,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_MPCORER_0_MPCORER_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_249_0_MC_SID_STREAMID_SECURITY_CONFIG_MPCORER_0_MPCORER_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_MPCORER_0_MPCORER_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigMpcorer)}, //315
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_249,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_MPCORER_0_MPCORER_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_249_0_MC_SID_STREAMID_SECURITY_CONFIG_MPCORER_0_MPCORER_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_MPCORER_0_MPCORER_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigMpcorer)}, //316
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_250,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT1_CLIENT_ACCESS4_0_7_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_250_0_MC_SECURITY_CARVEOUT1_CLIENT_ACCESS4_0_7_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT1_CLIENT_ACCESS4_0_7_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout1Access4)}, //317
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_250,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT1_CLIENT_ACCESS4_0_31_12_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_250_0_MC_SECURITY_CARVEOUT1_CLIENT_ACCESS4_0_31_12_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT1_CLIENT_ACCESS4_0_31_12_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout1Access4)}, //318
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_250,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_ETRW_0_ETRW_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_250_0_MC_SID_STREAMID_SECURITY_CONFIG_ETRW_0_ETRW_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_ETRW_0_ETRW_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigEtrw)}, //319
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_250,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_ETRW_0_ETRW_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_250_0_MC_SID_STREAMID_SECURITY_CONFIG_ETRW_0_ETRW_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_ETRW_0_ETRW_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigEtrw)}, //320
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_250,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_ETRW_0_ETRW_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_250_0_MC_SID_STREAMID_SECURITY_CONFIG_ETRW_0_ETRW_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_ETRW_0_ETRW_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigEtrw)}, //321
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_251,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT2_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_251_0_MC_SECURITY_CARVEOUT2_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT2_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout2ForceInternalAccess4)}, //322
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_251,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT2_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_251_0_MC_SECURITY_CARVEOUT2_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT2_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout2ForceInternalAccess4)}, //323
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_251,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_MIU2W_0_MIU2W_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_251_0_MC_SID_STREAMID_SECURITY_CONFIG_MIU2W_0_MIU2W_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_MIU2W_0_MIU2W_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigMiu2w)}, //324
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_251,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_MIU2W_0_MIU2W_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_251_0_MC_SID_STREAMID_SECURITY_CONFIG_MIU2W_0_MIU2W_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_MIU2W_0_MIU2W_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigMiu2w)}, //325
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_251,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_MIU2W_0_MIU2W_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_251_0_MC_SID_STREAMID_SECURITY_CONFIG_MIU2W_0_MIU2W_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_MIU2W_0_MIU2W_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigMiu2w)}, //326
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_252,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT1_CLIENT_ACCESS5_0_9_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_252_0_MC_SECURITY_CARVEOUT1_CLIENT_ACCESS5_0_9_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT1_CLIENT_ACCESS5_0_9_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout1Access5)}, //327
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_252,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT1_CLIENT_ACCESS5_0_31_14_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_252_0_MC_SECURITY_CARVEOUT1_CLIENT_ACCESS5_0_31_14_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT1_CLIENT_ACCESS5_0_31_14_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout1Access5)}, //328
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_252,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_VICSWR_0_VICSWR_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_252_0_MC_SID_STREAMID_SECURITY_CONFIG_VICSWR_0_VICSWR_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_VICSWR_0_VICSWR_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigVicswr)}, //329
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_252,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_VICSWR_0_VICSWR_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_252_0_MC_SID_STREAMID_SECURITY_CONFIG_VICSWR_0_VICSWR_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_VICSWR_0_VICSWR_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigVicswr)}, //330
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_252,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_VICSWR_0_VICSWR_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_252_0_MC_SID_STREAMID_SECURITY_CONFIG_VICSWR_0_VICSWR_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_VICSWR_0_VICSWR_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigVicswr)}, //331
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_253,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT5_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_253_0_MC_SECURITY_CARVEOUT5_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT5_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout5ForceInternalAccess4)}, //332
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_253,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT5_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_253_0_MC_SECURITY_CARVEOUT5_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT5_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout5ForceInternalAccess4)}, //333
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_253,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_PVA0WRC_0_PVA0WRC_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_253_0_MC_SID_STREAMID_SECURITY_CONFIG_PVA0WRC_0_PVA0WRC_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_PVA0WRC_0_PVA0WRC_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigPva0wrc)}, //334
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_253,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_PVA0WRC_0_PVA0WRC_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_253_0_MC_SID_STREAMID_SECURITY_CONFIG_PVA0WRC_0_PVA0WRC_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_PVA0WRC_0_PVA0WRC_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigPva0wrc)}, //335
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_253,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_PVA0WRC_0_PVA0WRC_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_253_0_MC_SID_STREAMID_SECURITY_CONFIG_PVA0WRC_0_PVA0WRC_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_PVA0WRC_0_PVA0WRC_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigPva0wrc)}, //336
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_254,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT3_CLIENT_ACCESS5_0_9_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_254_0_MC_SECURITY_CARVEOUT3_CLIENT_ACCESS5_0_9_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT3_CLIENT_ACCESS5_0_9_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout3Access5)}, //337
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_254,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT3_CLIENT_ACCESS5_0_31_14_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_254_0_MC_SECURITY_CARVEOUT3_CLIENT_ACCESS5_0_31_14_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT3_CLIENT_ACCESS5_0_31_14_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout3Access5)}, //338
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_254,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_SCEDMAR_0_SCEDMAR_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_254_0_MC_SID_STREAMID_SECURITY_CONFIG_SCEDMAR_0_SCEDMAR_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_SCEDMAR_0_SCEDMAR_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigScedmar)}, //339
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_254,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_SCEDMAR_0_SCEDMAR_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_254_0_MC_SID_STREAMID_SECURITY_CONFIG_SCEDMAR_0_SCEDMAR_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_SCEDMAR_0_SCEDMAR_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigScedmar)}, //340
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_254,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_SCEDMAR_0_SCEDMAR_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_254_0_MC_SID_STREAMID_SECURITY_CONFIG_SCEDMAR_0_SCEDMAR_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_SCEDMAR_0_SCEDMAR_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigScedmar)}, //341
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_255,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT5_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_255_0_MC_SECURITY_CARVEOUT5_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT5_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout5ForceInternalAccess5)}, //342
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_255,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT5_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_255_0_MC_SECURITY_CARVEOUT5_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT5_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout5ForceInternalAccess5)}, //343
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_255,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_NVENC1SRD1_0_NVENC1SRD1_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_255_0_MC_SID_STREAMID_SECURITY_CONFIG_NVENC1SRD1_0_NVENC1SRD1_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_NVENC1SRD1_0_NVENC1SRD1_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigNvenc1srd1)}, //344
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_255,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_NVENC1SRD1_0_NVENC1SRD1_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_255_0_MC_SID_STREAMID_SECURITY_CONFIG_NVENC1SRD1_0_NVENC1SRD1_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_NVENC1SRD1_0_NVENC1SRD1_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigNvenc1srd1)}, //345
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_255,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_NVENC1SRD1_0_NVENC1SRD1_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_255_0_MC_SID_STREAMID_SECURITY_CONFIG_NVENC1SRD1_0_NVENC1SRD1_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_NVENC1SRD1_0_NVENC1SRD1_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigNvenc1srd1)}, //346
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_256,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT4_CLIENT_ACCESS4_0_7_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_256_0_MC_SECURITY_CARVEOUT4_CLIENT_ACCESS4_0_7_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT4_CLIENT_ACCESS4_0_7_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout4Access4)}, //347
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_256,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT4_CLIENT_ACCESS4_0_31_12_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_256_0_MC_SECURITY_CARVEOUT4_CLIENT_ACCESS4_0_31_12_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT4_CLIENT_ACCESS4_0_31_12_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout4Access4)}, //348
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_256,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_ISPFALW_0_ISPFALW_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_256_0_MC_SID_STREAMID_SECURITY_CONFIG_ISPFALW_0_ISPFALW_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_ISPFALW_0_ISPFALW_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigIspfalw)}, //349
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_256,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_ISPFALW_0_ISPFALW_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_256_0_MC_SID_STREAMID_SECURITY_CONFIG_ISPFALW_0_ISPFALW_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_ISPFALW_0_ISPFALW_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigIspfalw)}, //350
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_256,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_ISPFALW_0_ISPFALW_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_256_0_MC_SID_STREAMID_SECURITY_CONFIG_ISPFALW_0_ISPFALW_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_ISPFALW_0_ISPFALW_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigIspfalw)}, //351
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_257,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT4_CLIENT_ACCESS5_0_9_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_257_0_MC_SECURITY_CARVEOUT4_CLIENT_ACCESS5_0_9_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT4_CLIENT_ACCESS5_0_9_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout4Access5)}, //352
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_257,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT4_CLIENT_ACCESS5_0_31_14_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_257_0_MC_SECURITY_CARVEOUT4_CLIENT_ACCESS5_0_31_14_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT4_CLIENT_ACCESS5_0_31_14_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout4Access5)}, //353
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_257,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_HDAW_0_HDAW_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_257_0_MC_SID_STREAMID_SECURITY_CONFIG_HDAW_0_HDAW_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_HDAW_0_HDAW_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigHdaw)}, //354
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_257,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_HDAW_0_HDAW_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_257_0_MC_SID_STREAMID_SECURITY_CONFIG_HDAW_0_HDAW_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_HDAW_0_HDAW_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigHdaw)}, //355
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_257,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_HDAW_0_HDAW_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_257_0_MC_SID_STREAMID_SECURITY_CONFIG_HDAW_0_HDAW_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_HDAW_0_HDAW_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigHdaw)}, //356
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_258,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT4_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_258_0_MC_SECURITY_CARVEOUT4_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT4_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout4ForceInternalAccess4)}, //357
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_258,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT4_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_258_0_MC_SECURITY_CARVEOUT4_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT4_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout4ForceInternalAccess4)}, //358
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_258,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_MIU1W_0_MIU1W_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_258_0_MC_SID_STREAMID_SECURITY_CONFIG_MIU1W_0_MIU1W_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_MIU1W_0_MIU1W_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigMiu1w)}, //359
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_258,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_MIU1W_0_MIU1W_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_258_0_MC_SID_STREAMID_SECURITY_CONFIG_MIU1W_0_MIU1W_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_MIU1W_0_MIU1W_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigMiu1w)}, //360
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_258,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_MIU1W_0_MIU1W_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_258_0_MC_SID_STREAMID_SECURITY_CONFIG_MIU1W_0_MIU1W_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_MIU1W_0_MIU1W_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigMiu1w)}, //361
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_259,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT5_CLIENT_ACCESS4_0_7_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_259_0_MC_SECURITY_CARVEOUT5_CLIENT_ACCESS4_0_7_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT5_CLIENT_ACCESS4_0_7_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout5Access4)}, //362
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_259,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT5_CLIENT_ACCESS4_0_31_12_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_259_0_MC_SECURITY_CARVEOUT5_CLIENT_ACCESS4_0_31_12_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT5_CLIENT_ACCESS4_0_31_12_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout5Access4)}, //363
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_259,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_EQOSW_0_EQOSW_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_259_0_MC_SID_STREAMID_SECURITY_CONFIG_EQOSW_0_EQOSW_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_EQOSW_0_EQOSW_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigEqosw)}, //364
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_259,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_EQOSW_0_EQOSW_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_259_0_MC_SID_STREAMID_SECURITY_CONFIG_EQOSW_0_EQOSW_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_EQOSW_0_EQOSW_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigEqosw)}, //365
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_259,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_EQOSW_0_EQOSW_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_259_0_MC_SID_STREAMID_SECURITY_CONFIG_EQOSW_0_EQOSW_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_EQOSW_0_EQOSW_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigEqosw)}, //366
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_260,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT3_CLIENT_ACCESS4_0_7_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_260_0_MC_SECURITY_CARVEOUT3_CLIENT_ACCESS4_0_7_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT3_CLIENT_ACCESS4_0_7_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout3Access4)}, //367
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_260,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT3_CLIENT_ACCESS4_0_31_12_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_260_0_MC_SECURITY_CARVEOUT3_CLIENT_ACCESS4_0_31_12_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT3_CLIENT_ACCESS4_0_31_12_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout3Access4)}, //368
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_260,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_MIU0R_0_MIU0R_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_260_0_MC_SID_STREAMID_SECURITY_CONFIG_MIU0R_0_MIU0R_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_MIU0R_0_MIU0R_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigMiu0r)}, //369
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_260,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_MIU0R_0_MIU0R_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_260_0_MC_SID_STREAMID_SECURITY_CONFIG_MIU0R_0_MIU0R_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_MIU0R_0_MIU0R_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigMiu0r)}, //370
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_260,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_MIU0R_0_MIU0R_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_260_0_MC_SID_STREAMID_SECURITY_CONFIG_MIU0R_0_MIU0R_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_MIU0R_0_MIU0R_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigMiu0r)}, //371
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_261,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT3_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_261_0_MC_SECURITY_CARVEOUT3_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT3_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout3ForceInternalAccess5)}, //372
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_261,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT3_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_261_0_MC_SECURITY_CARVEOUT3_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT3_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout3ForceInternalAccess5)}, //373
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_261,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_MIU5W_0_MIU5W_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_261_0_MC_SID_STREAMID_SECURITY_CONFIG_MIU5W_0_MIU5W_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_MIU5W_0_MIU5W_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigMiu5w)}, //374
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_261,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_MIU5W_0_MIU5W_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_261_0_MC_SID_STREAMID_SECURITY_CONFIG_MIU5W_0_MIU5W_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_MIU5W_0_MIU5W_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigMiu5w)}, //375
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_261,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_MIU5W_0_MIU5W_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_261_0_MC_SID_STREAMID_SECURITY_CONFIG_MIU5W_0_MIU5W_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_MIU5W_0_MIU5W_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigMiu5w)}, //376
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_262,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT2_CLIENT_ACCESS4_0_7_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_262_0_MC_SECURITY_CARVEOUT2_CLIENT_ACCESS4_0_7_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT2_CLIENT_ACCESS4_0_7_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout2Access4)}, //377
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_262,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT2_CLIENT_ACCESS4_0_31_12_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_262_0_MC_SECURITY_CARVEOUT2_CLIENT_ACCESS4_0_31_12_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT2_CLIENT_ACCESS4_0_31_12_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout2Access4)}, //378
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_262,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_XUSB_HOSTW_0_XUSB_HOSTW_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_262_0_MC_SID_STREAMID_SECURITY_CONFIG_XUSB_HOSTW_0_XUSB_HOSTW_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_XUSB_HOSTW_0_XUSB_HOSTW_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigXusb_hostw)}, //379
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_262,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_XUSB_HOSTW_0_XUSB_HOSTW_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_262_0_MC_SID_STREAMID_SECURITY_CONFIG_XUSB_HOSTW_0_XUSB_HOSTW_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_XUSB_HOSTW_0_XUSB_HOSTW_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigXusb_hostw)}, //380
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_262,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_XUSB_HOSTW_0_XUSB_HOSTW_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_262_0_MC_SID_STREAMID_SECURITY_CONFIG_XUSB_HOSTW_0_XUSB_HOSTW_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_XUSB_HOSTW_0_XUSB_HOSTW_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigXusb_hostw)}, //381
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_263,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT3_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_263_0_MC_SECURITY_CARVEOUT3_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT3_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout3ForceInternalAccess4)}, //382
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_263,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT3_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_263_0_MC_SECURITY_CARVEOUT3_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT3_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout3ForceInternalAccess4)}, //383
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_263,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_NVDEC1SWR_0_NVDEC1SWR_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_263_0_MC_SID_STREAMID_SECURITY_CONFIG_NVDEC1SWR_0_NVDEC1SWR_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_NVDEC1SWR_0_NVDEC1SWR_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigNvdec1swr)}, //384
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_263,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_NVDEC1SWR_0_NVDEC1SWR_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_263_0_MC_SID_STREAMID_SECURITY_CONFIG_NVDEC1SWR_0_NVDEC1SWR_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_NVDEC1SWR_0_NVDEC1SWR_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigNvdec1swr)}, //385
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_263,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_NVDEC1SWR_0_NVDEC1SWR_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_263_0_MC_SID_STREAMID_SECURITY_CONFIG_NVDEC1SWR_0_NVDEC1SWR_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_NVDEC1SWR_0_NVDEC1SWR_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigNvdec1swr)}, //386
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_264,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT2_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_264_0_MC_SECURITY_CARVEOUT2_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT2_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout2ForceInternalAccess5)}, //387
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_264,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT2_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_264_0_MC_SECURITY_CARVEOUT2_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT2_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout2ForceInternalAccess5)}, //388
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_264,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_PVA0WRA_0_PVA0WRA_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_264_0_MC_SID_STREAMID_SECURITY_CONFIG_PVA0WRA_0_PVA0WRA_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_PVA0WRA_0_PVA0WRA_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigPva0wra)}, //389
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_264,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_PVA0WRA_0_PVA0WRA_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_264_0_MC_SID_STREAMID_SECURITY_CONFIG_PVA0WRA_0_PVA0WRA_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_PVA0WRA_0_PVA0WRA_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigPva0wra)}, //390
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_264,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_PVA0WRA_0_PVA0WRA_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_264_0_MC_SID_STREAMID_SECURITY_CONFIG_PVA0WRA_0_PVA0WRA_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_PVA0WRA_0_PVA0WRA_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigPva0wra)}, //391
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_265,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT5_CLIENT_ACCESS5_0_9_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_265_0_MC_SECURITY_CARVEOUT5_CLIENT_ACCESS5_0_9_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT5_CLIENT_ACCESS5_0_9_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout5Access5)}, //392
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_265,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT5_CLIENT_ACCESS5_0_31_14_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_265_0_MC_SECURITY_CARVEOUT5_CLIENT_ACCESS5_0_31_14_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT5_CLIENT_ACCESS5_0_31_14_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout5Access5)}, //393
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_265,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_MIU2R_0_MIU2R_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_265_0_MC_SID_STREAMID_SECURITY_CONFIG_MIU2R_0_MIU2R_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_MIU2R_0_MIU2R_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigMiu2r)}, //394
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_265,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_MIU2R_0_MIU2R_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_265_0_MC_SID_STREAMID_SECURITY_CONFIG_MIU2R_0_MIU2R_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_MIU2R_0_MIU2R_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigMiu2r)}, //395
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_265,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_MIU2R_0_MIU2R_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_265_0_MC_SID_STREAMID_SECURITY_CONFIG_MIU2R_0_MIU2R_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_MIU2R_0_MIU2R_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigMiu2r)}, //396
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_266,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT2_CLIENT_ACCESS5_0_9_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_266_0_MC_SECURITY_CARVEOUT2_CLIENT_ACCESS5_0_9_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT2_CLIENT_ACCESS5_0_9_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout2Access5)}, //397
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_266,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT2_CLIENT_ACCESS5_0_31_14_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_266_0_MC_SECURITY_CARVEOUT2_CLIENT_ACCESS5_0_31_14_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT2_CLIENT_ACCESS5_0_31_14_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout2Access5)}, //398
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_266,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_ISPFALR_0_ISPFALR_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_266_0_MC_SID_STREAMID_SECURITY_CONFIG_ISPFALR_0_ISPFALR_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_ISPFALR_0_ISPFALR_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigIspfalr)}, //399
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_266,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_ISPFALR_0_ISPFALR_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_266_0_MC_SID_STREAMID_SECURITY_CONFIG_ISPFALR_0_ISPFALR_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_ISPFALR_0_ISPFALR_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigIspfalr)}, //400
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_266,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_ISPFALR_0_ISPFALR_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_266_0_MC_SID_STREAMID_SECURITY_CONFIG_ISPFALR_0_ISPFALR_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_ISPFALR_0_ISPFALR_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigIspfalr)}, //401
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_267,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT4_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_267_0_MC_SECURITY_CARVEOUT4_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT4_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout4ForceInternalAccess5)}, //402
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_267,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT4_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_267_0_MC_SECURITY_CARVEOUT4_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT4_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout4ForceInternalAccess5)}, //403
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_267,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_VIW_0_VIW_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_267_0_MC_SID_STREAMID_SECURITY_CONFIG_VIW_0_VIW_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_VIW_0_VIW_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigViw)}, //404
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_267,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_VIW_0_VIW_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_267_0_MC_SID_STREAMID_SECURITY_CONFIG_VIW_0_VIW_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_VIW_0_VIW_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigViw)}, //405
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_267,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_VIW_0_VIW_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_267_0_MC_SID_STREAMID_SECURITY_CONFIG_VIW_0_VIW_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_VIW_0_VIW_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigViw)}, //406
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_268,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT1_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_268_0_MC_SECURITY_CARVEOUT1_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT1_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout1ForceInternalAccess4)}, //407
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_268,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT1_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_268_0_MC_SECURITY_CARVEOUT1_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT1_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout1ForceInternalAccess4)}, //408
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_268,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_APEW_0_APEW_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_268_0_MC_SID_STREAMID_SECURITY_CONFIG_APEW_0_APEW_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_APEW_0_APEW_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigApew)}, //409
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_268,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_APEW_0_APEW_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_268_0_MC_SID_STREAMID_SECURITY_CONFIG_APEW_0_APEW_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_APEW_0_APEW_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigApew)}, //410
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_268,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_APEW_0_APEW_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_268_0_MC_SID_STREAMID_SECURITY_CONFIG_APEW_0_APEW_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_APEW_0_APEW_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigApew)}, //411
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_269,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT7_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_269_0_MC_SECURITY_CARVEOUT7_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT7_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout7ForceInternalAccess5)}, //412
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_269,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT7_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_269_0_MC_SECURITY_CARVEOUT7_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT7_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout7ForceInternalAccess5)}, //413
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_269,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_NVENCSRD1_0_NVENCSRD1_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_269_0_MC_SID_STREAMID_SECURITY_CONFIG_NVENCSRD1_0_NVENCSRD1_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_NVENCSRD1_0_NVENCSRD1_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigNvencsrd1)}, //414
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_269,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_NVENCSRD1_0_NVENCSRD1_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_269_0_MC_SID_STREAMID_SECURITY_CONFIG_NVENCSRD1_0_NVENCSRD1_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_NVENCSRD1_0_NVENCSRD1_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigNvencsrd1)}, //415
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_269,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_NVENCSRD1_0_NVENCSRD1_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_269_0_MC_SID_STREAMID_SECURITY_CONFIG_NVENCSRD1_0_NVENCSRD1_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_NVENCSRD1_0_NVENCSRD1_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigNvencsrd1)}, //416
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_270,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT26_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_270_0_MC_SECURITY_CARVEOUT26_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT26_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout26ForceInternalAccess4)}, //417
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_270,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT26_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_270_0_MC_SECURITY_CARVEOUT26_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT26_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout26ForceInternalAccess4)}, //418
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_270,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_NVENC1SWR_0_NVENC1SWR_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_270_0_MC_SID_STREAMID_SECURITY_CONFIG_NVENC1SWR_0_NVENC1SWR_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_NVENC1SWR_0_NVENC1SWR_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigNvenc1swr)}, //419
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_270,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_NVENC1SWR_0_NVENC1SWR_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_270_0_MC_SID_STREAMID_SECURITY_CONFIG_NVENC1SWR_0_NVENC1SWR_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_NVENC1SWR_0_NVENC1SWR_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigNvenc1swr)}, //420
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_270,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_NVENC1SWR_0_NVENC1SWR_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_270_0_MC_SID_STREAMID_SECURITY_CONFIG_NVENC1SWR_0_NVENC1SWR_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_NVENC1SWR_0_NVENC1SWR_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigNvenc1swr)}, //421
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_271,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT21_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_271_0_MC_SECURITY_CARVEOUT21_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT21_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout21ForceInternalAccess5)}, //422
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_271,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT21_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_271_0_MC_SECURITY_CARVEOUT21_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT21_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout21ForceInternalAccess5)}, //423
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_271,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_MIU3R_0_MIU3R_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_271_0_MC_SID_STREAMID_SECURITY_CONFIG_MIU3R_0_MIU3R_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_MIU3R_0_MIU3R_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigMiu3r)}, //424
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_271,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_MIU3R_0_MIU3R_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_271_0_MC_SID_STREAMID_SECURITY_CONFIG_MIU3R_0_MIU3R_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_MIU3R_0_MIU3R_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigMiu3r)}, //425
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_271,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_MIU3R_0_MIU3R_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_271_0_MC_SID_STREAMID_SECURITY_CONFIG_MIU3R_0_MIU3R_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_MIU3R_0_MIU3R_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigMiu3r)}, //426
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_272,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT17_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_272_0_MC_SECURITY_CARVEOUT17_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT17_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout17ForceInternalAccess5)}, //427
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_272,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT17_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_272_0_MC_SECURITY_CARVEOUT17_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT17_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout17ForceInternalAccess5)}, //428
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_272,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_BPMPDMAW_0_BPMPDMAW_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_272_0_MC_SID_STREAMID_SECURITY_CONFIG_BPMPDMAW_0_BPMPDMAW_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_BPMPDMAW_0_BPMPDMAW_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigBpmpdmaw)}, //429
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_272,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_BPMPDMAW_0_BPMPDMAW_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_272_0_MC_SID_STREAMID_SECURITY_CONFIG_BPMPDMAW_0_BPMPDMAW_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_BPMPDMAW_0_BPMPDMAW_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigBpmpdmaw)}, //430
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_272,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_BPMPDMAW_0_BPMPDMAW_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_272_0_MC_SID_STREAMID_SECURITY_CONFIG_BPMPDMAW_0_BPMPDMAW_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_BPMPDMAW_0_BPMPDMAW_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigBpmpdmaw)}, //431
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_273,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT8_CLIENT_ACCESS4_0_7_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_273_0_MC_SECURITY_CARVEOUT8_CLIENT_ACCESS4_0_7_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT8_CLIENT_ACCESS4_0_7_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout8Access4)}, //432
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_273,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT8_CLIENT_ACCESS4_0_31_12_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_273_0_MC_SECURITY_CARVEOUT8_CLIENT_ACCESS4_0_31_12_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT8_CLIENT_ACCESS4_0_31_12_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout8Access4)}, //433
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_273,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_PCIE3W_0_PCIE3W_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_273_0_MC_SID_STREAMID_SECURITY_CONFIG_PCIE3W_0_PCIE3W_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_PCIE3W_0_PCIE3W_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigPcie3w)}, //434
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_273,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_PCIE3W_0_PCIE3W_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_273_0_MC_SID_STREAMID_SECURITY_CONFIG_PCIE3W_0_PCIE3W_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_PCIE3W_0_PCIE3W_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigPcie3w)}, //435
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_273,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_PCIE3W_0_PCIE3W_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_273_0_MC_SID_STREAMID_SECURITY_CONFIG_PCIE3W_0_PCIE3W_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_PCIE3W_0_PCIE3W_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigPcie3w)}, //436
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_274,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT13_CLIENT_ACCESS5_0_9_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_274_0_MC_SECURITY_CARVEOUT13_CLIENT_ACCESS5_0_9_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT13_CLIENT_ACCESS5_0_9_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout13Access5)}, //437
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_274,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT13_CLIENT_ACCESS5_0_31_14_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_274_0_MC_SECURITY_CARVEOUT13_CLIENT_ACCESS5_0_31_14_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT13_CLIENT_ACCESS5_0_31_14_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout13Access5)}, //438
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_274,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_NVDECSWR_0_NVDECSWR_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_274_0_MC_SID_STREAMID_SECURITY_CONFIG_NVDECSWR_0_NVDECSWR_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_NVDECSWR_0_NVDECSWR_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigNvdecswr)}, //439
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_274,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_NVDECSWR_0_NVDECSWR_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_274_0_MC_SID_STREAMID_SECURITY_CONFIG_NVDECSWR_0_NVDECSWR_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_NVDECSWR_0_NVDECSWR_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigNvdecswr)}, //440
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_274,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_NVDECSWR_0_NVDECSWR_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_274_0_MC_SID_STREAMID_SECURITY_CONFIG_NVDECSWR_0_NVDECSWR_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_NVDECSWR_0_NVDECSWR_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigNvdecswr)}, //441
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_275,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT20_CLIENT_ACCESS5_0_9_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_275_0_MC_SECURITY_CARVEOUT20_CLIENT_ACCESS5_0_9_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT20_CLIENT_ACCESS5_0_9_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout20Access5)}, //442
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_275,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT20_CLIENT_ACCESS5_0_31_14_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_275_0_MC_SECURITY_CARVEOUT20_CLIENT_ACCESS5_0_31_14_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT20_CLIENT_ACCESS5_0_31_14_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout20Access5)}, //443
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_275,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_PVA0RDB1_0_PVA0RDB1_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_275_0_MC_SID_STREAMID_SECURITY_CONFIG_PVA0RDB1_0_PVA0RDB1_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_PVA0RDB1_0_PVA0RDB1_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigPva0rdb1)}, //444
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_275,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_PVA0RDB1_0_PVA0RDB1_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_275_0_MC_SID_STREAMID_SECURITY_CONFIG_PVA0RDB1_0_PVA0RDB1_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_PVA0RDB1_0_PVA0RDB1_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigPva0rdb1)}, //445
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_275,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_PVA0RDB1_0_PVA0RDB1_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_275_0_MC_SID_STREAMID_SECURITY_CONFIG_PVA0RDB1_0_PVA0RDB1_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_PVA0RDB1_0_PVA0RDB1_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigPva0rdb1)}, //446
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_276,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT19_CLIENT_ACCESS4_0_7_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_276_0_MC_SECURITY_CARVEOUT19_CLIENT_ACCESS4_0_7_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT19_CLIENT_ACCESS4_0_7_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout19Access4)}, //447
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_276,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT19_CLIENT_ACCESS4_0_31_12_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_276_0_MC_SECURITY_CARVEOUT19_CLIENT_ACCESS4_0_31_12_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT19_CLIENT_ACCESS4_0_31_12_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout19Access4)}, //448
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_276,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_XUSB_DEVW_0_XUSB_DEVW_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_276_0_MC_SID_STREAMID_SECURITY_CONFIG_XUSB_DEVW_0_XUSB_DEVW_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_XUSB_DEVW_0_XUSB_DEVW_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigXusb_devw)}, //449
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_276,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_XUSB_DEVW_0_XUSB_DEVW_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_276_0_MC_SID_STREAMID_SECURITY_CONFIG_XUSB_DEVW_0_XUSB_DEVW_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_XUSB_DEVW_0_XUSB_DEVW_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigXusb_devw)}, //450
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_276,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_XUSB_DEVW_0_XUSB_DEVW_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_276_0_MC_SID_STREAMID_SECURITY_CONFIG_XUSB_DEVW_0_XUSB_DEVW_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_XUSB_DEVW_0_XUSB_DEVW_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigXusb_devw)}, //451
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_277,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT6_CLIENT_ACCESS4_0_7_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_277_0_MC_SECURITY_CARVEOUT6_CLIENT_ACCESS4_0_7_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT6_CLIENT_ACCESS4_0_7_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout6Access4)}, //452
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_277,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT6_CLIENT_ACCESS4_0_31_12_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_277_0_MC_SECURITY_CARVEOUT6_CLIENT_ACCESS4_0_31_12_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT6_CLIENT_ACCESS4_0_31_12_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout6Access4)}, //453
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_277,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_PCIE4R_0_PCIE4R_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_277_0_MC_SID_STREAMID_SECURITY_CONFIG_PCIE4R_0_PCIE4R_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_PCIE4R_0_PCIE4R_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigPcie4r)}, //454
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_277,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_PCIE4R_0_PCIE4R_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_277_0_MC_SID_STREAMID_SECURITY_CONFIG_PCIE4R_0_PCIE4R_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_PCIE4R_0_PCIE4R_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigPcie4r)}, //455
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_277,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_PCIE4R_0_PCIE4R_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_277_0_MC_SID_STREAMID_SECURITY_CONFIG_PCIE4R_0_PCIE4R_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_PCIE4R_0_PCIE4R_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigPcie4r)}, //456
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_278,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT17_CLIENT_ACCESS5_0_9_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_278_0_MC_SECURITY_CARVEOUT17_CLIENT_ACCESS5_0_9_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT17_CLIENT_ACCESS5_0_9_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout17Access5)}, //457
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_278,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT17_CLIENT_ACCESS5_0_31_14_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_278_0_MC_SECURITY_CARVEOUT17_CLIENT_ACCESS5_0_31_14_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT17_CLIENT_ACCESS5_0_31_14_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout17Access5)}, //458
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_278,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_DLA1FALRDB_0_DLA1FALRDB_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_278_0_MC_SID_STREAMID_SECURITY_CONFIG_DLA1FALRDB_0_DLA1FALRDB_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_DLA1FALRDB_0_DLA1FALRDB_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigDla1falrdb)}, //459
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_278,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_DLA1FALRDB_0_DLA1FALRDB_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_278_0_MC_SID_STREAMID_SECURITY_CONFIG_DLA1FALRDB_0_DLA1FALRDB_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_DLA1FALRDB_0_DLA1FALRDB_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigDla1falrdb)}, //460
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_278,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_DLA1FALRDB_0_DLA1FALRDB_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_278_0_MC_SID_STREAMID_SECURITY_CONFIG_DLA1FALRDB_0_DLA1FALRDB_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_DLA1FALRDB_0_DLA1FALRDB_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigDla1falrdb)}, //461
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_279,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT8_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_279_0_MC_SECURITY_CARVEOUT8_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT8_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout8ForceInternalAccess5)}, //462
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_279,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT8_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_279_0_MC_SECURITY_CARVEOUT8_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT8_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout8ForceInternalAccess5)}, //463
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_279,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_MPCOREW_0_MPCOREW_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_279_0_MC_SID_STREAMID_SECURITY_CONFIG_MPCOREW_0_MPCOREW_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_MPCOREW_0_MPCOREW_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigMpcorew)}, //464
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_279,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_MPCOREW_0_MPCOREW_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_279_0_MC_SID_STREAMID_SECURITY_CONFIG_MPCOREW_0_MPCOREW_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_MPCOREW_0_MPCOREW_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigMpcorew)}, //465
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_279,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_MPCOREW_0_MPCOREW_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_279_0_MC_SID_STREAMID_SECURITY_CONFIG_MPCOREW_0_MPCOREW_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_MPCOREW_0_MPCOREW_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigMpcorew)}, //466
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_280,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT18_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_280_0_MC_SECURITY_CARVEOUT18_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT18_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout18ForceInternalAccess5)}, //467
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_280,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT18_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_280_0_MC_SECURITY_CARVEOUT18_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT18_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout18ForceInternalAccess5)}, //468
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_280,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_DLA1RDA1_0_DLA1RDA1_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_280_0_MC_SID_STREAMID_SECURITY_CONFIG_DLA1RDA1_0_DLA1RDA1_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_DLA1RDA1_0_DLA1RDA1_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigDla1rda1)}, //469
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_280,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_DLA1RDA1_0_DLA1RDA1_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_280_0_MC_SID_STREAMID_SECURITY_CONFIG_DLA1RDA1_0_DLA1RDA1_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_DLA1RDA1_0_DLA1RDA1_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigDla1rda1)}, //470
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_280,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_DLA1RDA1_0_DLA1RDA1_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_280_0_MC_SID_STREAMID_SECURITY_CONFIG_DLA1RDA1_0_DLA1RDA1_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_DLA1RDA1_0_DLA1RDA1_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigDla1rda1)}, //471
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_281,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT14_CLIENT_ACCESS5_0_9_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_281_0_MC_SECURITY_CARVEOUT14_CLIENT_ACCESS5_0_9_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT14_CLIENT_ACCESS5_0_9_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout14Access5)}, //472
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_281,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT14_CLIENT_ACCESS5_0_31_14_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_281_0_MC_SECURITY_CARVEOUT14_CLIENT_ACCESS5_0_31_14_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT14_CLIENT_ACCESS5_0_31_14_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout14Access5)}, //473
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_281,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_BPMPDMAR_0_BPMPDMAR_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_281_0_MC_SID_STREAMID_SECURITY_CONFIG_BPMPDMAR_0_BPMPDMAR_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_BPMPDMAR_0_BPMPDMAR_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigBpmpdmar)}, //474
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_281,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_BPMPDMAR_0_BPMPDMAR_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_281_0_MC_SID_STREAMID_SECURITY_CONFIG_BPMPDMAR_0_BPMPDMAR_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_BPMPDMAR_0_BPMPDMAR_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigBpmpdmar)}, //475
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_281,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_BPMPDMAR_0_BPMPDMAR_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_281_0_MC_SID_STREAMID_SECURITY_CONFIG_BPMPDMAR_0_BPMPDMAR_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_BPMPDMAR_0_BPMPDMAR_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigBpmpdmar)}, //476
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_282,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT7_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_282_0_MC_SECURITY_CARVEOUT7_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT7_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout7ForceInternalAccess4)}, //477
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_282,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT7_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_282_0_MC_SECURITY_CARVEOUT7_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT7_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout7ForceInternalAccess4)}, //478
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_282,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_PCIE5W_0_PCIE5W_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_282_0_MC_SID_STREAMID_SECURITY_CONFIG_PCIE5W_0_PCIE5W_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_PCIE5W_0_PCIE5W_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigPcie5w)}, //479
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_282,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_PCIE5W_0_PCIE5W_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_282_0_MC_SID_STREAMID_SECURITY_CONFIG_PCIE5W_0_PCIE5W_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_PCIE5W_0_PCIE5W_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigPcie5w)}, //480
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_282,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_PCIE5W_0_PCIE5W_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_282_0_MC_SID_STREAMID_SECURITY_CONFIG_PCIE5W_0_PCIE5W_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_PCIE5W_0_PCIE5W_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigPcie5w)}, //481
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_283,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT16_CLIENT_ACCESS4_0_7_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_283_0_MC_SECURITY_CARVEOUT16_CLIENT_ACCESS4_0_7_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT16_CLIENT_ACCESS4_0_7_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout16Access4)}, //482
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_283,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT16_CLIENT_ACCESS4_0_31_12_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_283_0_MC_SECURITY_CARVEOUT16_CLIENT_ACCESS4_0_31_12_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT16_CLIENT_ACCESS4_0_31_12_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout16Access4)}, //483
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_283,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_NVDECSRD1_0_NVDECSRD1_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_283_0_MC_SID_STREAMID_SECURITY_CONFIG_NVDECSRD1_0_NVDECSRD1_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_NVDECSRD1_0_NVDECSRD1_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigNvdecsrd1)}, //484
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_283,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_NVDECSRD1_0_NVDECSRD1_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_283_0_MC_SID_STREAMID_SECURITY_CONFIG_NVDECSRD1_0_NVDECSRD1_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_NVDECSRD1_0_NVDECSRD1_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigNvdecsrd1)}, //485
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_283,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_NVDECSRD1_0_NVDECSRD1_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_283_0_MC_SID_STREAMID_SECURITY_CONFIG_NVDECSRD1_0_NVDECSRD1_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_NVDECSRD1_0_NVDECSRD1_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigNvdecsrd1)}, //486
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_284,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT14_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_284_0_MC_SECURITY_CARVEOUT14_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT14_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout14ForceInternalAccess4)}, //487
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_284,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT14_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_284_0_MC_SECURITY_CARVEOUT14_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT14_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout14ForceInternalAccess4)}, //488
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_284,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_ISPRA1_0_ISPRA1_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_284_0_MC_SID_STREAMID_SECURITY_CONFIG_ISPRA1_0_ISPRA1_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_ISPRA1_0_ISPRA1_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigIspra1)}, //489
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_284,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_ISPRA1_0_ISPRA1_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_284_0_MC_SID_STREAMID_SECURITY_CONFIG_ISPRA1_0_ISPRA1_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_ISPRA1_0_ISPRA1_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigIspra1)}, //490
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_284,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_ISPRA1_0_ISPRA1_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_284_0_MC_SID_STREAMID_SECURITY_CONFIG_ISPRA1_0_ISPRA1_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_ISPRA1_0_ISPRA1_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigIspra1)}, //491
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_285,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT10_CLIENT_ACCESS5_0_9_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_285_0_MC_SECURITY_CARVEOUT10_CLIENT_ACCESS5_0_9_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT10_CLIENT_ACCESS5_0_9_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout10Access5)}, //492
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_285,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT10_CLIENT_ACCESS5_0_31_14_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_285_0_MC_SECURITY_CARVEOUT10_CLIENT_ACCESS5_0_31_14_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT10_CLIENT_ACCESS5_0_31_14_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout10Access5)}, //493
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_285,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_PCIE0R1_0_PCIE0R1_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_285_0_MC_SID_STREAMID_SECURITY_CONFIG_PCIE0R1_0_PCIE0R1_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_PCIE0R1_0_PCIE0R1_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigPcie0r1)}, //494
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_285,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_PCIE0R1_0_PCIE0R1_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_285_0_MC_SID_STREAMID_SECURITY_CONFIG_PCIE0R1_0_PCIE0R1_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_PCIE0R1_0_PCIE0R1_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigPcie0r1)}, //495
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_285,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_PCIE0R1_0_PCIE0R1_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_285_0_MC_SID_STREAMID_SECURITY_CONFIG_PCIE0R1_0_PCIE0R1_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_PCIE0R1_0_PCIE0R1_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigPcie0r1)}, //496
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_286,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT20_CLIENT_ACCESS4_0_7_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_286_0_MC_SECURITY_CARVEOUT20_CLIENT_ACCESS4_0_7_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT20_CLIENT_ACCESS4_0_7_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout20Access4)}, //497
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_286,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT20_CLIENT_ACCESS4_0_31_12_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_286_0_MC_SECURITY_CARVEOUT20_CLIENT_ACCESS4_0_31_12_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT20_CLIENT_ACCESS4_0_31_12_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout20Access4)}, //498
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_286,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_SDMMCWA_0_SDMMCWA_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_286_0_MC_SID_STREAMID_SECURITY_CONFIG_SDMMCWA_0_SDMMCWA_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_SDMMCWA_0_SDMMCWA_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigSdmmcwa)}, //499
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_286,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_SDMMCWA_0_SDMMCWA_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_286_0_MC_SID_STREAMID_SECURITY_CONFIG_SDMMCWA_0_SDMMCWA_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_SDMMCWA_0_SDMMCWA_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigSdmmcwa)}, //500
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_286,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_SDMMCWA_0_SDMMCWA_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_286_0_MC_SID_STREAMID_SECURITY_CONFIG_SDMMCWA_0_SDMMCWA_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_SDMMCWA_0_SDMMCWA_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigSdmmcwa)}, //501
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_287,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT22_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_287_0_MC_SECURITY_CARVEOUT22_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT22_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout22ForceInternalAccess4)}, //502
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_287,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT22_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_287_0_MC_SECURITY_CARVEOUT22_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT22_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout22ForceInternalAccess4)}, //503
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_287,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_DLA0RDA1_0_DLA0RDA1_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_287_0_MC_SID_STREAMID_SECURITY_CONFIG_DLA0RDA1_0_DLA0RDA1_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_DLA0RDA1_0_DLA0RDA1_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigDla0rda1)}, //504
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_287,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_DLA0RDA1_0_DLA0RDA1_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_287_0_MC_SID_STREAMID_SECURITY_CONFIG_DLA0RDA1_0_DLA0RDA1_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_DLA0RDA1_0_DLA0RDA1_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigDla0rda1)}, //505
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_287,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_DLA0RDA1_0_DLA0RDA1_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_287_0_MC_SID_STREAMID_SECURITY_CONFIG_DLA0RDA1_0_DLA0RDA1_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_DLA0RDA1_0_DLA0RDA1_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigDla0rda1)}, //506
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_288,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT19_CLIENT_ACCESS5_0_9_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_288_0_MC_SECURITY_CARVEOUT19_CLIENT_ACCESS5_0_9_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT19_CLIENT_ACCESS5_0_9_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout19Access5)}, //507
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_288,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT19_CLIENT_ACCESS5_0_31_14_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_288_0_MC_SECURITY_CARVEOUT19_CLIENT_ACCESS5_0_31_14_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT19_CLIENT_ACCESS5_0_31_14_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout19Access5)}, //508
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_288,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_PCIE1R_0_PCIE1R_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_288_0_MC_SID_STREAMID_SECURITY_CONFIG_PCIE1R_0_PCIE1R_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_PCIE1R_0_PCIE1R_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigPcie1r)}, //509
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_288,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_PCIE1R_0_PCIE1R_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_288_0_MC_SID_STREAMID_SECURITY_CONFIG_PCIE1R_0_PCIE1R_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_PCIE1R_0_PCIE1R_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigPcie1r)}, //510
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_288,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_PCIE1R_0_PCIE1R_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_288_0_MC_SID_STREAMID_SECURITY_CONFIG_PCIE1R_0_PCIE1R_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_PCIE1R_0_PCIE1R_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigPcie1r)}, //511
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_289,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT21_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_289_0_MC_SECURITY_CARVEOUT21_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT21_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout21ForceInternalAccess4)}, //512
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_289,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT21_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_289_0_MC_SECURITY_CARVEOUT21_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT21_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout21ForceInternalAccess4)}, //513
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_289,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_SCER_0_SCER_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_289_0_MC_SID_STREAMID_SECURITY_CONFIG_SCER_0_SCER_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_SCER_0_SCER_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigScer)}, //514
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_289,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_SCER_0_SCER_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_289_0_MC_SID_STREAMID_SECURITY_CONFIG_SCER_0_SCER_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_SCER_0_SCER_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigScer)}, //515
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_289,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_SCER_0_SCER_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_289_0_MC_SID_STREAMID_SECURITY_CONFIG_SCER_0_SCER_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_SCER_0_SCER_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigScer)}, //516
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_290,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT11_CLIENT_ACCESS5_0_9_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_290_0_MC_SECURITY_CARVEOUT11_CLIENT_ACCESS5_0_9_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT11_CLIENT_ACCESS5_0_9_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout11Access5)}, //517
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_290,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT11_CLIENT_ACCESS5_0_31_14_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_290_0_MC_SECURITY_CARVEOUT11_CLIENT_ACCESS5_0_31_14_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT11_CLIENT_ACCESS5_0_31_14_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout11Access5)}, //518
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_290,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_NVDEC1SRD_0_NVDEC1SRD_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_290_0_MC_SID_STREAMID_SECURITY_CONFIG_NVDEC1SRD_0_NVDEC1SRD_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_NVDEC1SRD_0_NVDEC1SRD_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigNvdec1srd)}, //519
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_290,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_NVDEC1SRD_0_NVDEC1SRD_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_290_0_MC_SID_STREAMID_SECURITY_CONFIG_NVDEC1SRD_0_NVDEC1SRD_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_NVDEC1SRD_0_NVDEC1SRD_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigNvdec1srd)}, //520
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_290,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_NVDEC1SRD_0_NVDEC1SRD_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_290_0_MC_SID_STREAMID_SECURITY_CONFIG_NVDEC1SRD_0_NVDEC1SRD_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_NVDEC1SRD_0_NVDEC1SRD_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigNvdec1srd)}, //521
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_291,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT18_CLIENT_ACCESS4_0_7_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_291_0_MC_SECURITY_CARVEOUT18_CLIENT_ACCESS4_0_7_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT18_CLIENT_ACCESS4_0_7_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout18Access4)}, //522
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_291,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT18_CLIENT_ACCESS4_0_31_12_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_291_0_MC_SECURITY_CARVEOUT18_CLIENT_ACCESS4_0_31_12_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT18_CLIENT_ACCESS4_0_31_12_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout18Access4)}, //523
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_291,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_MIU5R_0_MIU5R_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_291_0_MC_SID_STREAMID_SECURITY_CONFIG_MIU5R_0_MIU5R_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_MIU5R_0_MIU5R_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigMiu5r)}, //524
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_291,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_MIU5R_0_MIU5R_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_291_0_MC_SID_STREAMID_SECURITY_CONFIG_MIU5R_0_MIU5R_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_MIU5R_0_MIU5R_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigMiu5r)}, //525
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_291,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_MIU5R_0_MIU5R_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_291_0_MC_SID_STREAMID_SECURITY_CONFIG_MIU5R_0_MIU5R_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_MIU5R_0_MIU5R_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigMiu5r)}, //526
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_292,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT9_CLIENT_ACCESS4_0_7_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_292_0_MC_SECURITY_CARVEOUT9_CLIENT_ACCESS4_0_7_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT9_CLIENT_ACCESS4_0_7_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout9Access4)}, //527
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_292,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT9_CLIENT_ACCESS4_0_31_12_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_292_0_MC_SECURITY_CARVEOUT9_CLIENT_ACCESS4_0_31_12_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT9_CLIENT_ACCESS4_0_31_12_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout9Access4)}, //528
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_292,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_MIU1R_0_MIU1R_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_292_0_MC_SID_STREAMID_SECURITY_CONFIG_MIU1R_0_MIU1R_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_MIU1R_0_MIU1R_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigMiu1r)}, //529
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_292,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_MIU1R_0_MIU1R_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_292_0_MC_SID_STREAMID_SECURITY_CONFIG_MIU1R_0_MIU1R_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_MIU1R_0_MIU1R_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigMiu1r)}, //530
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_292,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_MIU1R_0_MIU1R_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_292_0_MC_SID_STREAMID_SECURITY_CONFIG_MIU1R_0_MIU1R_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_MIU1R_0_MIU1R_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigMiu1r)}, //531
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_293,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT22_CLIENT_ACCESS5_0_9_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_293_0_MC_SECURITY_CARVEOUT22_CLIENT_ACCESS5_0_9_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT22_CLIENT_ACCESS5_0_9_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout22Access5)}, //532
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_293,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT22_CLIENT_ACCESS5_0_31_14_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_293_0_MC_SECURITY_CARVEOUT22_CLIENT_ACCESS5_0_31_14_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT22_CLIENT_ACCESS5_0_31_14_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout22Access5)}, //533
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_293,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_PVA1WRA_0_PVA1WRA_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_293_0_MC_SID_STREAMID_SECURITY_CONFIG_PVA1WRA_0_PVA1WRA_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_PVA1WRA_0_PVA1WRA_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigPva1wra)}, //534
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_293,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_PVA1WRA_0_PVA1WRA_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_293_0_MC_SID_STREAMID_SECURITY_CONFIG_PVA1WRA_0_PVA1WRA_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_PVA1WRA_0_PVA1WRA_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigPva1wra)}, //535
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_293,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_PVA1WRA_0_PVA1WRA_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_293_0_MC_SID_STREAMID_SECURITY_CONFIG_PVA1WRA_0_PVA1WRA_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_PVA1WRA_0_PVA1WRA_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigPva1wra)}, //536
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_294,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT15_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_294_0_MC_SECURITY_CARVEOUT15_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT15_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout15ForceInternalAccess4)}, //537
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_294,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT15_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_294_0_MC_SECURITY_CARVEOUT15_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT15_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout15ForceInternalAccess4)}, //538
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_294,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_SDMMCRA_0_SDMMCRA_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_294_0_MC_SID_STREAMID_SECURITY_CONFIG_SDMMCRA_0_SDMMCRA_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_SDMMCRA_0_SDMMCRA_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigSdmmcra)}, //539
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_294,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_SDMMCRA_0_SDMMCRA_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_294_0_MC_SID_STREAMID_SECURITY_CONFIG_SDMMCRA_0_SDMMCRA_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_SDMMCRA_0_SDMMCRA_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigSdmmcra)}, //540
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_294,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_SDMMCRA_0_SDMMCRA_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_294_0_MC_SID_STREAMID_SECURITY_CONFIG_SDMMCRA_0_SDMMCRA_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_SDMMCRA_0_SDMMCRA_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigSdmmcra)}, //541
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_295,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT21_CLIENT_ACCESS4_0_7_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_295_0_MC_SECURITY_CARVEOUT21_CLIENT_ACCESS4_0_7_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT21_CLIENT_ACCESS4_0_7_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout21Access4)}, //542
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_295,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT21_CLIENT_ACCESS4_0_31_12_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_295_0_MC_SECURITY_CARVEOUT21_CLIENT_ACCESS4_0_31_12_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT21_CLIENT_ACCESS4_0_31_12_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout21Access4)}, //543
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_295,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_HOST1XDMAR_0_HOST1XDMAR_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_295_0_MC_SID_STREAMID_SECURITY_CONFIG_HOST1XDMAR_0_HOST1XDMAR_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_HOST1XDMAR_0_HOST1XDMAR_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigHost1xdmar)}, //544
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_295,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_HOST1XDMAR_0_HOST1XDMAR_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_295_0_MC_SID_STREAMID_SECURITY_CONFIG_HOST1XDMAR_0_HOST1XDMAR_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_HOST1XDMAR_0_HOST1XDMAR_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigHost1xdmar)}, //545
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_295,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_HOST1XDMAR_0_HOST1XDMAR_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_295_0_MC_SID_STREAMID_SECURITY_CONFIG_HOST1XDMAR_0_HOST1XDMAR_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_HOST1XDMAR_0_HOST1XDMAR_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigHost1xdmar)}, //546
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_296,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT10_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_296_0_MC_SECURITY_CARVEOUT10_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT10_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout10ForceInternalAccess5)}, //547
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_296,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT10_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_296_0_MC_SECURITY_CARVEOUT10_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT10_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout10ForceInternalAccess5)}, //548
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_296,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_PCIE0R_0_PCIE0R_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_296_0_MC_SID_STREAMID_SECURITY_CONFIG_PCIE0R_0_PCIE0R_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_PCIE0R_0_PCIE0R_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigPcie0r)}, //549
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_296,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_PCIE0R_0_PCIE0R_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_296_0_MC_SID_STREAMID_SECURITY_CONFIG_PCIE0R_0_PCIE0R_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_PCIE0R_0_PCIE0R_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigPcie0r)}, //550
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_296,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_PCIE0R_0_PCIE0R_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_296_0_MC_SID_STREAMID_SECURITY_CONFIG_PCIE0R_0_PCIE0R_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_PCIE0R_0_PCIE0R_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigPcie0r)}, //551
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_297,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT17_CLIENT_ACCESS4_0_7_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_297_0_MC_SECURITY_CARVEOUT17_CLIENT_ACCESS4_0_7_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT17_CLIENT_ACCESS4_0_7_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout17Access4)}, //552
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_297,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT17_CLIENT_ACCESS4_0_31_12_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_297_0_MC_SECURITY_CARVEOUT17_CLIENT_ACCESS4_0_31_12_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT17_CLIENT_ACCESS4_0_31_12_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout17Access4)}, //553
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_297,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_SATAR_0_SATAR_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_297_0_MC_SID_STREAMID_SECURITY_CONFIG_SATAR_0_SATAR_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_SATAR_0_SATAR_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigSatar)}, //554
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_297,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_SATAR_0_SATAR_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_297_0_MC_SID_STREAMID_SECURITY_CONFIG_SATAR_0_SATAR_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_SATAR_0_SATAR_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigSatar)}, //555
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_297,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_SATAR_0_SATAR_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_297_0_MC_SID_STREAMID_SECURITY_CONFIG_SATAR_0_SATAR_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_SATAR_0_SATAR_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigSatar)}, //556
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_298,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT27_CLIENT_ACCESS4_0_7_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_298_0_MC_SECURITY_CARVEOUT27_CLIENT_ACCESS4_0_7_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT27_CLIENT_ACCESS4_0_7_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout27Access4)}, //557
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_298,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT27_CLIENT_ACCESS4_0_31_12_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_298_0_MC_SECURITY_CARVEOUT27_CLIENT_ACCESS4_0_31_12_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT27_CLIENT_ACCESS4_0_31_12_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout27Access4)}, //558
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_298,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_DLA0RDA_0_DLA0RDA_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_298_0_MC_SID_STREAMID_SECURITY_CONFIG_DLA0RDA_0_DLA0RDA_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_DLA0RDA_0_DLA0RDA_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigDla0rda)}, //559
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_298,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_DLA0RDA_0_DLA0RDA_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_298_0_MC_SID_STREAMID_SECURITY_CONFIG_DLA0RDA_0_DLA0RDA_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_DLA0RDA_0_DLA0RDA_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigDla0rda)}, //560
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_298,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_DLA0RDA_0_DLA0RDA_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_298_0_MC_SID_STREAMID_SECURITY_CONFIG_DLA0RDA_0_DLA0RDA_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_DLA0RDA_0_DLA0RDA_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigDla0rda)}, //561
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_299,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT23_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_299_0_MC_SECURITY_CARVEOUT23_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT23_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout23ForceInternalAccess4)}, //562
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_299,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT23_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_299_0_MC_SECURITY_CARVEOUT23_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT23_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout23ForceInternalAccess4)}, //563
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_299,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_PVA1WRB_0_PVA1WRB_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_299_0_MC_SID_STREAMID_SECURITY_CONFIG_PVA1WRB_0_PVA1WRB_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_PVA1WRB_0_PVA1WRB_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigPva1wrb)}, //564
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_299,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_PVA1WRB_0_PVA1WRB_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_299_0_MC_SID_STREAMID_SECURITY_CONFIG_PVA1WRB_0_PVA1WRB_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_PVA1WRB_0_PVA1WRB_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigPva1wrb)}, //565
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_299,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_PVA1WRB_0_PVA1WRB_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_299_0_MC_SID_STREAMID_SECURITY_CONFIG_PVA1WRB_0_PVA1WRB_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_PVA1WRB_0_PVA1WRB_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigPva1wrb)}, //566
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_300,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT9_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_300_0_MC_SECURITY_CARVEOUT9_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT9_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout9ForceInternalAccess4)}, //567
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_300,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT9_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_300_0_MC_SECURITY_CARVEOUT9_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT9_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout9ForceInternalAccess4)}, //568
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_300,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_PVA0RDB_0_PVA0RDB_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_300_0_MC_SID_STREAMID_SECURITY_CONFIG_PVA0RDB_0_PVA0RDB_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_PVA0RDB_0_PVA0RDB_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigPva0rdb)}, //569
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_300,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_PVA0RDB_0_PVA0RDB_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_300_0_MC_SID_STREAMID_SECURITY_CONFIG_PVA0RDB_0_PVA0RDB_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_PVA0RDB_0_PVA0RDB_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigPva0rdb)}, //570
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_300,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_PVA0RDB_0_PVA0RDB_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_300_0_MC_SID_STREAMID_SECURITY_CONFIG_PVA0RDB_0_PVA0RDB_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_PVA0RDB_0_PVA0RDB_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigPva0rdb)}, //571
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_301,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT7_CLIENT_ACCESS5_0_9_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_301_0_MC_SECURITY_CARVEOUT7_CLIENT_ACCESS5_0_9_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT7_CLIENT_ACCESS5_0_9_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout7Access5)}, //572
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_301,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT7_CLIENT_ACCESS5_0_31_14_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_301_0_MC_SECURITY_CARVEOUT7_CLIENT_ACCESS5_0_31_14_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT7_CLIENT_ACCESS5_0_31_14_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout7Access5)}, //573
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_301,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_PCIE1W_0_PCIE1W_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_301_0_MC_SID_STREAMID_SECURITY_CONFIG_PCIE1W_0_PCIE1W_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_PCIE1W_0_PCIE1W_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigPcie1w)}, //574
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_301,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_PCIE1W_0_PCIE1W_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_301_0_MC_SID_STREAMID_SECURITY_CONFIG_PCIE1W_0_PCIE1W_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_PCIE1W_0_PCIE1W_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigPcie1w)}, //575
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_301,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_PCIE1W_0_PCIE1W_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_301_0_MC_SID_STREAMID_SECURITY_CONFIG_PCIE1W_0_PCIE1W_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_PCIE1W_0_PCIE1W_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigPcie1w)}, //576
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_302,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT16_CLIENT_ACCESS5_0_9_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_302_0_MC_SECURITY_CARVEOUT16_CLIENT_ACCESS5_0_9_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT16_CLIENT_ACCESS5_0_9_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout16Access5)}, //577
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_302,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT16_CLIENT_ACCESS5_0_31_14_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_302_0_MC_SECURITY_CARVEOUT16_CLIENT_ACCESS5_0_31_14_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT16_CLIENT_ACCESS5_0_31_14_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout16Access5)}, //578
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_302,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_RCEW_0_RCEW_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_302_0_MC_SID_STREAMID_SECURITY_CONFIG_RCEW_0_RCEW_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_RCEW_0_RCEW_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigRcew)}, //579
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_302,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_RCEW_0_RCEW_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_302_0_MC_SID_STREAMID_SECURITY_CONFIG_RCEW_0_RCEW_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_RCEW_0_RCEW_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigRcew)}, //580
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_302,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_RCEW_0_RCEW_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_302_0_MC_SID_STREAMID_SECURITY_CONFIG_RCEW_0_RCEW_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_RCEW_0_RCEW_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigRcew)}, //581
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_303,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT31_CLIENT_ACCESS4_0_7_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_303_0_MC_SECURITY_CARVEOUT31_CLIENT_ACCESS4_0_7_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT31_CLIENT_ACCESS4_0_7_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout31Access4)}, //582
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_303,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT31_CLIENT_ACCESS4_0_31_12_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_303_0_MC_SECURITY_CARVEOUT31_CLIENT_ACCESS4_0_31_12_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT31_CLIENT_ACCESS4_0_31_12_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout31Access4)}, //583
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_303,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_PVA0WRB_0_PVA0WRB_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_303_0_MC_SID_STREAMID_SECURITY_CONFIG_PVA0WRB_0_PVA0WRB_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_PVA0WRB_0_PVA0WRB_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigPva0wrb)}, //584
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_303,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_PVA0WRB_0_PVA0WRB_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_303_0_MC_SID_STREAMID_SECURITY_CONFIG_PVA0WRB_0_PVA0WRB_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_PVA0WRB_0_PVA0WRB_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigPva0wrb)}, //585
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_303,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_PVA0WRB_0_PVA0WRB_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_303_0_MC_SID_STREAMID_SECURITY_CONFIG_PVA0WRB_0_PVA0WRB_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_PVA0WRB_0_PVA0WRB_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigPva0wrb)}, //586
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_304,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT11_CLIENT_ACCESS4_0_7_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_304_0_MC_SECURITY_CARVEOUT11_CLIENT_ACCESS4_0_7_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT11_CLIENT_ACCESS4_0_7_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout11Access4)}, //587
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_304,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT11_CLIENT_ACCESS4_0_31_12_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_304_0_MC_SECURITY_CARVEOUT11_CLIENT_ACCESS4_0_31_12_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT11_CLIENT_ACCESS4_0_31_12_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout11Access4)}, //588
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_304,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_MIU3W_0_MIU3W_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_304_0_MC_SID_STREAMID_SECURITY_CONFIG_MIU3W_0_MIU3W_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_MIU3W_0_MIU3W_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigMiu3w)}, //589
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_304,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_MIU3W_0_MIU3W_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_304_0_MC_SID_STREAMID_SECURITY_CONFIG_MIU3W_0_MIU3W_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_MIU3W_0_MIU3W_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigMiu3w)}, //590
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_304,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_MIU3W_0_MIU3W_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_304_0_MC_SID_STREAMID_SECURITY_CONFIG_MIU3W_0_MIU3W_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_MIU3W_0_MIU3W_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigMiu3w)}, //591
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_305,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT29_CLIENT_ACCESS5_0_9_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_305_0_MC_SECURITY_CARVEOUT29_CLIENT_ACCESS5_0_9_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT29_CLIENT_ACCESS5_0_9_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout29Access5)}, //592
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_305,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT29_CLIENT_ACCESS5_0_31_14_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_305_0_MC_SECURITY_CARVEOUT29_CLIENT_ACCESS5_0_31_14_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT29_CLIENT_ACCESS5_0_31_14_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout29Access5)}, //593
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_305,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_BPMPR_0_BPMPR_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_305_0_MC_SID_STREAMID_SECURITY_CONFIG_BPMPR_0_BPMPR_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_BPMPR_0_BPMPR_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigBpmpr)}, //594
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_305,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_BPMPR_0_BPMPR_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_305_0_MC_SID_STREAMID_SECURITY_CONFIG_BPMPR_0_BPMPR_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_BPMPR_0_BPMPR_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigBpmpr)}, //595
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_305,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_BPMPR_0_BPMPR_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_305_0_MC_SID_STREAMID_SECURITY_CONFIG_BPMPR_0_BPMPR_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_BPMPR_0_BPMPR_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigBpmpr)}, //596
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_306,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT10_CLIENT_ACCESS4_0_7_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_306_0_MC_SECURITY_CARVEOUT10_CLIENT_ACCESS4_0_7_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT10_CLIENT_ACCESS4_0_7_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout10Access4)}, //597
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_306,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT10_CLIENT_ACCESS4_0_31_12_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_306_0_MC_SECURITY_CARVEOUT10_CLIENT_ACCESS4_0_31_12_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT10_CLIENT_ACCESS4_0_31_12_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout10Access4)}, //598
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_306,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_HDAR_0_HDAR_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_306_0_MC_SID_STREAMID_SECURITY_CONFIG_HDAR_0_HDAR_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_HDAR_0_HDAR_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigHdar)}, //599
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_306,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_HDAR_0_HDAR_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_306_0_MC_SID_STREAMID_SECURITY_CONFIG_HDAR_0_HDAR_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_HDAR_0_HDAR_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigHdar)}, //600
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_306,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_HDAR_0_HDAR_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_306_0_MC_SID_STREAMID_SECURITY_CONFIG_HDAR_0_HDAR_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_HDAR_0_HDAR_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigHdar)}, //601
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_307,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT9_CLIENT_ACCESS5_0_9_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_307_0_MC_SECURITY_CARVEOUT9_CLIENT_ACCESS5_0_9_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT9_CLIENT_ACCESS5_0_9_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout9Access5)}, //602
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_307,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT9_CLIENT_ACCESS5_0_31_14_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_307_0_MC_SECURITY_CARVEOUT9_CLIENT_ACCESS5_0_31_14_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT9_CLIENT_ACCESS5_0_31_14_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout9Access5)}, //603
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_307,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_AONR_0_AONR_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_307_0_MC_SID_STREAMID_SECURITY_CONFIG_AONR_0_AONR_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_AONR_0_AONR_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigAonr)}, //604
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_307,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_AONR_0_AONR_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_307_0_MC_SID_STREAMID_SECURITY_CONFIG_AONR_0_AONR_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_AONR_0_AONR_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigAonr)}, //605
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_307,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_AONR_0_AONR_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_307_0_MC_SID_STREAMID_SECURITY_CONFIG_AONR_0_AONR_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_AONR_0_AONR_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigAonr)}, //606
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_308,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT31_CLIENT_ACCESS5_0_9_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_308_0_MC_SECURITY_CARVEOUT31_CLIENT_ACCESS5_0_9_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT31_CLIENT_ACCESS5_0_9_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout31Access5)}, //607
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_308,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT31_CLIENT_ACCESS5_0_31_14_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_308_0_MC_SECURITY_CARVEOUT31_CLIENT_ACCESS5_0_31_14_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT31_CLIENT_ACCESS5_0_31_14_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout31Access5)}, //608
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_308,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_SESRD_0_SESRD_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_308_0_MC_SID_STREAMID_SECURITY_CONFIG_SESRD_0_SESRD_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_SESRD_0_SESRD_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigSesrd)}, //609
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_308,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_SESRD_0_SESRD_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_308_0_MC_SID_STREAMID_SECURITY_CONFIG_SESRD_0_SESRD_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_SESRD_0_SESRD_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigSesrd)}, //610
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_308,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_SESRD_0_SESRD_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_308_0_MC_SID_STREAMID_SECURITY_CONFIG_SESRD_0_SESRD_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_SESRD_0_SESRD_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigSesrd)}, //611
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_309,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT21_CLIENT_ACCESS5_0_9_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_309_0_MC_SECURITY_CARVEOUT21_CLIENT_ACCESS5_0_9_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT21_CLIENT_ACCESS5_0_9_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout21Access5)}, //612
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_309,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT21_CLIENT_ACCESS5_0_31_14_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_309_0_MC_SECURITY_CARVEOUT21_CLIENT_ACCESS5_0_31_14_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT21_CLIENT_ACCESS5_0_31_14_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout21Access5)}, //613
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_309,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_PVA0RDA1_0_PVA0RDA1_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_309_0_MC_SID_STREAMID_SECURITY_CONFIG_PVA0RDA1_0_PVA0RDA1_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_PVA0RDA1_0_PVA0RDA1_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigPva0rda1)}, //614
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_309,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_PVA0RDA1_0_PVA0RDA1_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_309_0_MC_SID_STREAMID_SECURITY_CONFIG_PVA0RDA1_0_PVA0RDA1_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_PVA0RDA1_0_PVA0RDA1_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigPva0rda1)}, //615
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_309,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_PVA0RDA1_0_PVA0RDA1_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_309_0_MC_SID_STREAMID_SECURITY_CONFIG_PVA0RDA1_0_PVA0RDA1_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_PVA0RDA1_0_PVA0RDA1_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigPva0rda1)}, //616
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_310,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT26_CLIENT_ACCESS5_0_9_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_310_0_MC_SECURITY_CARVEOUT26_CLIENT_ACCESS5_0_9_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT26_CLIENT_ACCESS5_0_9_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout26Access5)}, //617
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_310,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT26_CLIENT_ACCESS5_0_31_14_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_310_0_MC_SECURITY_CARVEOUT26_CLIENT_ACCESS5_0_31_14_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT26_CLIENT_ACCESS5_0_31_14_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout26Access5)}, //618
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_310,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_PCIE5R_0_PCIE5R_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_310_0_MC_SID_STREAMID_SECURITY_CONFIG_PCIE5R_0_PCIE5R_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_PCIE5R_0_PCIE5R_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigPcie5r)}, //619
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_310,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_PCIE5R_0_PCIE5R_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_310_0_MC_SID_STREAMID_SECURITY_CONFIG_PCIE5R_0_PCIE5R_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_PCIE5R_0_PCIE5R_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigPcie5r)}, //620
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_310,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_PCIE5R_0_PCIE5R_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_310_0_MC_SID_STREAMID_SECURITY_CONFIG_PCIE5R_0_PCIE5R_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_PCIE5R_0_PCIE5R_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigPcie5r)}, //621
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_311,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT18_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_311_0_MC_SECURITY_CARVEOUT18_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT18_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout18ForceInternalAccess4)}, //622
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_311,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT18_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_311_0_MC_SECURITY_CARVEOUT18_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT18_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout18ForceInternalAccess4)}, //623
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_311,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_MIU0W_0_MIU0W_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_311_0_MC_SID_STREAMID_SECURITY_CONFIG_MIU0W_0_MIU0W_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_MIU0W_0_MIU0W_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigMiu0w)}, //624
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_311,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_MIU0W_0_MIU0W_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_311_0_MC_SID_STREAMID_SECURITY_CONFIG_MIU0W_0_MIU0W_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_MIU0W_0_MIU0W_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigMiu0w)}, //625
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_311,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_MIU0W_0_MIU0W_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_311_0_MC_SID_STREAMID_SECURITY_CONFIG_MIU0W_0_MIU0W_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_MIU0W_0_MIU0W_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigMiu0w)}, //626
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_312,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT28_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_312_0_MC_SECURITY_CARVEOUT28_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT28_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout28ForceInternalAccess5)}, //627
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_312,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT28_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_312_0_MC_SECURITY_CARVEOUT28_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT28_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout28ForceInternalAccess5)}, //628
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_312,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_PCIE3R_0_PCIE3R_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_312_0_MC_SID_STREAMID_SECURITY_CONFIG_PCIE3R_0_PCIE3R_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_PCIE3R_0_PCIE3R_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigPcie3r)}, //629
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_312,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_PCIE3R_0_PCIE3R_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_312_0_MC_SID_STREAMID_SECURITY_CONFIG_PCIE3R_0_PCIE3R_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_PCIE3R_0_PCIE3R_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigPcie3r)}, //630
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_312,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_PCIE3R_0_PCIE3R_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_312_0_MC_SID_STREAMID_SECURITY_CONFIG_PCIE3R_0_PCIE3R_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_PCIE3R_0_PCIE3R_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigPcie3r)}, //631
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_313,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT29_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_313_0_MC_SECURITY_CARVEOUT29_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT29_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout29ForceInternalAccess4)}, //632
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_313,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT29_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_313_0_MC_SECURITY_CARVEOUT29_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT29_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout29ForceInternalAccess4)}, //633
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_313,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_VIFALR_0_VIFALR_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_313_0_MC_SID_STREAMID_SECURITY_CONFIG_VIFALR_0_VIFALR_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_VIFALR_0_VIFALR_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigVifalr)}, //634
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_313,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_VIFALR_0_VIFALR_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_313_0_MC_SID_STREAMID_SECURITY_CONFIG_VIFALR_0_VIFALR_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_VIFALR_0_VIFALR_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigVifalr)}, //635
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_313,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_VIFALR_0_VIFALR_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_313_0_MC_SID_STREAMID_SECURITY_CONFIG_VIFALR_0_VIFALR_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_VIFALR_0_VIFALR_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigVifalr)}, //636
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_314,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT25_CLIENT_ACCESS4_0_7_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_314_0_MC_SECURITY_CARVEOUT25_CLIENT_ACCESS4_0_7_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT25_CLIENT_ACCESS4_0_7_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout25Access4)}, //637
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_314,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT25_CLIENT_ACCESS4_0_31_12_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_314_0_MC_SECURITY_CARVEOUT25_CLIENT_ACCESS4_0_31_12_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT25_CLIENT_ACCESS4_0_31_12_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout25Access4)}, //638
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_314,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_DLA1FALWRB_0_DLA1FALWRB_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_314_0_MC_SID_STREAMID_SECURITY_CONFIG_DLA1FALWRB_0_DLA1FALWRB_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_DLA1FALWRB_0_DLA1FALWRB_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigDla1falwrb)}, //639
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_314,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_DLA1FALWRB_0_DLA1FALWRB_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_314_0_MC_SID_STREAMID_SECURITY_CONFIG_DLA1FALWRB_0_DLA1FALWRB_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_DLA1FALWRB_0_DLA1FALWRB_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigDla1falwrb)}, //640
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_314,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_DLA1FALWRB_0_DLA1FALWRB_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_314_0_MC_SID_STREAMID_SECURITY_CONFIG_DLA1FALWRB_0_DLA1FALWRB_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_DLA1FALWRB_0_DLA1FALWRB_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigDla1falwrb)}, //641
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_315,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT30_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_315_0_MC_SECURITY_CARVEOUT30_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT30_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout30ForceInternalAccess5)}, //642
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_315,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT30_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_315_0_MC_SECURITY_CARVEOUT30_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT30_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout30ForceInternalAccess5)}, //643
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_315,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_VIFALW_0_VIFALW_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_315_0_MC_SID_STREAMID_SECURITY_CONFIG_VIFALW_0_VIFALW_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_VIFALW_0_VIFALW_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigVifalw)}, //644
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_315,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_VIFALW_0_VIFALW_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_315_0_MC_SID_STREAMID_SECURITY_CONFIG_VIFALW_0_VIFALW_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_VIFALW_0_VIFALW_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigVifalw)}, //645
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_315,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_VIFALW_0_VIFALW_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_315_0_MC_SID_STREAMID_SECURITY_CONFIG_VIFALW_0_VIFALW_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_VIFALW_0_VIFALW_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigVifalw)}, //646
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_316,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT25_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_316_0_MC_SECURITY_CARVEOUT25_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT25_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout25ForceInternalAccess5)}, //647
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_316,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT25_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_316_0_MC_SECURITY_CARVEOUT25_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT25_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout25ForceInternalAccess5)}, //648
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_316,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_MIU4R_0_MIU4R_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_316_0_MC_SID_STREAMID_SECURITY_CONFIG_MIU4R_0_MIU4R_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_MIU4R_0_MIU4R_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigMiu4r)}, //649
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_316,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_MIU4R_0_MIU4R_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_316_0_MC_SID_STREAMID_SECURITY_CONFIG_MIU4R_0_MIU4R_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_MIU4R_0_MIU4R_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigMiu4r)}, //650
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_316,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_MIU4R_0_MIU4R_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_316_0_MC_SID_STREAMID_SECURITY_CONFIG_MIU4R_0_MIU4R_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_MIU4R_0_MIU4R_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigMiu4r)}, //651
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_317,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT6_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_317_0_MC_SECURITY_CARVEOUT6_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT6_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout6ForceInternalAccess5)}, //652
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_317,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT6_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_317_0_MC_SECURITY_CARVEOUT6_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT6_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout6ForceInternalAccess5)}, //653
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_317,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_NVENCSWR_0_NVENCSWR_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_317_0_MC_SID_STREAMID_SECURITY_CONFIG_NVENCSWR_0_NVENCSWR_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_NVENCSWR_0_NVENCSWR_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigNvencswr)}, //654
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_317,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_NVENCSWR_0_NVENCSWR_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_317_0_MC_SID_STREAMID_SECURITY_CONFIG_NVENCSWR_0_NVENCSWR_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_NVENCSWR_0_NVENCSWR_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigNvencswr)}, //655
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_317,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_NVENCSWR_0_NVENCSWR_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_317_0_MC_SID_STREAMID_SECURITY_CONFIG_NVENCSWR_0_NVENCSWR_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_NVENCSWR_0_NVENCSWR_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigNvencswr)}, //656
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_318,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT24_CLIENT_ACCESS5_0_9_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_318_0_MC_SECURITY_CARVEOUT24_CLIENT_ACCESS5_0_9_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT24_CLIENT_ACCESS5_0_9_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout24Access5)}, //657
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_318,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT24_CLIENT_ACCESS5_0_31_14_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_318_0_MC_SECURITY_CARVEOUT24_CLIENT_ACCESS5_0_31_14_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT24_CLIENT_ACCESS5_0_31_14_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout24Access5)}, //658
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_318,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_TSECSRDB_0_TSECSRDB_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_318_0_MC_SID_STREAMID_SECURITY_CONFIG_TSECSRDB_0_TSECSRDB_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_TSECSRDB_0_TSECSRDB_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigTsecsrdb)}, //659
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_318,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_TSECSRDB_0_TSECSRDB_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_318_0_MC_SID_STREAMID_SECURITY_CONFIG_TSECSRDB_0_TSECSRDB_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_TSECSRDB_0_TSECSRDB_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigTsecsrdb)}, //660
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_318,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_TSECSRDB_0_TSECSRDB_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_318_0_MC_SID_STREAMID_SECURITY_CONFIG_TSECSRDB_0_TSECSRDB_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_TSECSRDB_0_TSECSRDB_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigTsecsrdb)}, //661
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_319,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT12_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_319_0_MC_SECURITY_CARVEOUT12_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT12_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout12ForceInternalAccess5)}, //662
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_319,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT12_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_319_0_MC_SECURITY_CARVEOUT12_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT12_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout12ForceInternalAccess5)}, //663
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_319,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_DLA1RDA_0_DLA1RDA_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_319_0_MC_SID_STREAMID_SECURITY_CONFIG_DLA1RDA_0_DLA1RDA_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_DLA1RDA_0_DLA1RDA_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigDla1rda)}, //664
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_319,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_DLA1RDA_0_DLA1RDA_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_319_0_MC_SID_STREAMID_SECURITY_CONFIG_DLA1RDA_0_DLA1RDA_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_DLA1RDA_0_DLA1RDA_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigDla1rda)}, //665
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_319,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_DLA1RDA_0_DLA1RDA_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_319_0_MC_SID_STREAMID_SECURITY_CONFIG_DLA1RDA_0_DLA1RDA_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_DLA1RDA_0_DLA1RDA_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigDla1rda)}, //666
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_320,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT16_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_320_0_MC_SECURITY_CARVEOUT16_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT16_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout16ForceInternalAccess4)}, //667
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_320,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT16_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_320_0_MC_SECURITY_CARVEOUT16_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT16_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout16ForceInternalAccess4)}, //668
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_320,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_AXIAPR_0_AXIAPR_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_320_0_MC_SID_STREAMID_SECURITY_CONFIG_AXIAPR_0_AXIAPR_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_AXIAPR_0_AXIAPR_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigAxiapr)}, //669
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_320,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_AXIAPR_0_AXIAPR_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_320_0_MC_SID_STREAMID_SECURITY_CONFIG_AXIAPR_0_AXIAPR_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_AXIAPR_0_AXIAPR_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigAxiapr)}, //670
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_320,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_AXIAPR_0_AXIAPR_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_320_0_MC_SID_STREAMID_SECURITY_CONFIG_AXIAPR_0_AXIAPR_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_AXIAPR_0_AXIAPR_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigAxiapr)}, //671
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_321,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT31_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_321_0_MC_SECURITY_CARVEOUT31_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT31_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout31ForceInternalAccess4)}, //672
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_321,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT31_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_321_0_MC_SECURITY_CARVEOUT31_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT31_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout31ForceInternalAccess4)}, //673
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_321,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_MIU7W_0_MIU7W_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_321_0_MC_SID_STREAMID_SECURITY_CONFIG_MIU7W_0_MIU7W_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_MIU7W_0_MIU7W_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigMiu7w)}, //674
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_321,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_MIU7W_0_MIU7W_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_321_0_MC_SID_STREAMID_SECURITY_CONFIG_MIU7W_0_MIU7W_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_MIU7W_0_MIU7W_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigMiu7w)}, //675
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_321,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_MIU7W_0_MIU7W_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_321_0_MC_SID_STREAMID_SECURITY_CONFIG_MIU7W_0_MIU7W_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_MIU7W_0_MIU7W_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigMiu7w)}, //676
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_322,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT26_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_322_0_MC_SECURITY_CARVEOUT26_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT26_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout26ForceInternalAccess5)}, //677
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_322,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT26_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_322_0_MC_SECURITY_CARVEOUT26_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT26_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout26ForceInternalAccess5)}, //678
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_322,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_AXISW_0_AXISW_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_322_0_MC_SID_STREAMID_SECURITY_CONFIG_AXISW_0_AXISW_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_AXISW_0_AXISW_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigAxisw)}, //679
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_322,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_AXISW_0_AXISW_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_322_0_MC_SID_STREAMID_SECURITY_CONFIG_AXISW_0_AXISW_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_AXISW_0_AXISW_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigAxisw)}, //680
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_322,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_AXISW_0_AXISW_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_322_0_MC_SID_STREAMID_SECURITY_CONFIG_AXISW_0_AXISW_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_AXISW_0_AXISW_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigAxisw)}, //681
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_323,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT29_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_323_0_MC_SECURITY_CARVEOUT29_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT29_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout29ForceInternalAccess5)}, //682
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_323,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT29_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_323_0_MC_SECURITY_CARVEOUT29_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT29_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout29ForceInternalAccess5)}, //683
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_323,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_SDMMCWAB_0_SDMMCWAB_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_323_0_MC_SID_STREAMID_SECURITY_CONFIG_SDMMCWAB_0_SDMMCWAB_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_SDMMCWAB_0_SDMMCWAB_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigSdmmcwab)}, //684
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_323,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_SDMMCWAB_0_SDMMCWAB_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_323_0_MC_SID_STREAMID_SECURITY_CONFIG_SDMMCWAB_0_SDMMCWAB_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_SDMMCWAB_0_SDMMCWAB_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigSdmmcwab)}, //685
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_323,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_SDMMCWAB_0_SDMMCWAB_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_323_0_MC_SID_STREAMID_SECURITY_CONFIG_SDMMCWAB_0_SDMMCWAB_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_SDMMCWAB_0_SDMMCWAB_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigSdmmcwab)}, //686
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_324,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT13_CLIENT_ACCESS4_0_7_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_324_0_MC_SECURITY_CARVEOUT13_CLIENT_ACCESS4_0_7_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT13_CLIENT_ACCESS4_0_7_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout13Access4)}, //687
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_324,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT13_CLIENT_ACCESS4_0_31_12_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_324_0_MC_SECURITY_CARVEOUT13_CLIENT_ACCESS4_0_31_12_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT13_CLIENT_ACCESS4_0_31_12_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout13Access4)}, //688
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_324,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_SATAW_0_SATAW_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_324_0_MC_SID_STREAMID_SECURITY_CONFIG_SATAW_0_SATAW_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_SATAW_0_SATAW_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigSataw)}, //689
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_324,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_SATAW_0_SATAW_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_324_0_MC_SID_STREAMID_SECURITY_CONFIG_SATAW_0_SATAW_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_SATAW_0_SATAW_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigSataw)}, //690
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_324,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_SATAW_0_SATAW_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_324_0_MC_SID_STREAMID_SECURITY_CONFIG_SATAW_0_SATAW_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_SATAW_0_SATAW_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigSataw)}, //691
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_325,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT28_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_325_0_MC_SECURITY_CARVEOUT28_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT28_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout28ForceInternalAccess4)}, //692
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_325,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT28_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_325_0_MC_SECURITY_CARVEOUT28_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT28_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout28ForceInternalAccess4)}, //693
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_325,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_UFSHCW_0_UFSHCW_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_325_0_MC_SID_STREAMID_SECURITY_CONFIG_UFSHCW_0_UFSHCW_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_UFSHCW_0_UFSHCW_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigUfshcw)}, //694
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_325,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_UFSHCW_0_UFSHCW_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_325_0_MC_SID_STREAMID_SECURITY_CONFIG_UFSHCW_0_UFSHCW_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_UFSHCW_0_UFSHCW_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigUfshcw)}, //695
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_325,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_UFSHCW_0_UFSHCW_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_325_0_MC_SID_STREAMID_SECURITY_CONFIG_UFSHCW_0_UFSHCW_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_UFSHCW_0_UFSHCW_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigUfshcw)}, //696
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_326,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT25_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_326_0_MC_SECURITY_CARVEOUT25_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT25_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout25ForceInternalAccess4)}, //697
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_326,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT25_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_326_0_MC_SECURITY_CARVEOUT25_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT25_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout25ForceInternalAccess4)}, //698
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_326,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_SDMMCR_0_SDMMCR_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_326_0_MC_SID_STREAMID_SECURITY_CONFIG_SDMMCR_0_SDMMCR_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_SDMMCR_0_SDMMCR_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigSdmmcr)}, //699
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_326,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_SDMMCR_0_SDMMCR_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_326_0_MC_SID_STREAMID_SECURITY_CONFIG_SDMMCR_0_SDMMCR_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_SDMMCR_0_SDMMCR_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigSdmmcr)}, //700
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_326,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_SDMMCR_0_SDMMCR_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_326_0_MC_SID_STREAMID_SECURITY_CONFIG_SDMMCR_0_SDMMCR_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_SDMMCR_0_SDMMCR_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigSdmmcr)}, //701
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_327,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT14_CLIENT_ACCESS4_0_7_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_327_0_MC_SECURITY_CARVEOUT14_CLIENT_ACCESS4_0_7_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT14_CLIENT_ACCESS4_0_7_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout14Access4)}, //702
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_327,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT14_CLIENT_ACCESS4_0_31_12_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_327_0_MC_SECURITY_CARVEOUT14_CLIENT_ACCESS4_0_31_12_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT14_CLIENT_ACCESS4_0_31_12_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout14Access4)}, //703
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_327,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_SCEDMAW_0_SCEDMAW_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_327_0_MC_SID_STREAMID_SECURITY_CONFIG_SCEDMAW_0_SCEDMAW_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_SCEDMAW_0_SCEDMAW_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigScedmaw)}, //704
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_327,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_SCEDMAW_0_SCEDMAW_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_327_0_MC_SID_STREAMID_SECURITY_CONFIG_SCEDMAW_0_SCEDMAW_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_SCEDMAW_0_SCEDMAW_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigScedmaw)}, //705
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_327,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_SCEDMAW_0_SCEDMAW_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_327_0_MC_SID_STREAMID_SECURITY_CONFIG_SCEDMAW_0_SCEDMAW_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_SCEDMAW_0_SCEDMAW_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigScedmaw)}, //706
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_328,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT19_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_328_0_MC_SECURITY_CARVEOUT19_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT19_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout19ForceInternalAccess4)}, //707
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_328,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT19_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_328_0_MC_SECURITY_CARVEOUT19_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT19_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout19ForceInternalAccess4)}, //708
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_328,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_UFSHCR_0_UFSHCR_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_328_0_MC_SID_STREAMID_SECURITY_CONFIG_UFSHCR_0_UFSHCR_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_UFSHCR_0_UFSHCR_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigUfshcr)}, //709
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_328,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_UFSHCR_0_UFSHCR_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_328_0_MC_SID_STREAMID_SECURITY_CONFIG_UFSHCR_0_UFSHCR_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_UFSHCR_0_UFSHCR_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigUfshcr)}, //710
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_328,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_UFSHCR_0_UFSHCR_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_328_0_MC_SID_STREAMID_SECURITY_CONFIG_UFSHCR_0_UFSHCR_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_UFSHCR_0_UFSHCR_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigUfshcr)}, //711
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_329,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT23_CLIENT_ACCESS4_0_7_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_329_0_MC_SECURITY_CARVEOUT23_CLIENT_ACCESS4_0_7_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT23_CLIENT_ACCESS4_0_7_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout23Access4)}, //712
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_329,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT23_CLIENT_ACCESS4_0_31_12_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_329_0_MC_SECURITY_CARVEOUT23_CLIENT_ACCESS4_0_31_12_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT23_CLIENT_ACCESS4_0_31_12_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout23Access4)}, //713
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_329,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_PTCR_0_PTCR_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_329_0_MC_SID_STREAMID_SECURITY_CONFIG_PTCR_0_PTCR_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_PTCR_0_PTCR_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigPtcr)}, //714
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_329,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_PTCR_0_PTCR_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_329_0_MC_SID_STREAMID_SECURITY_CONFIG_PTCR_0_PTCR_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_PTCR_0_PTCR_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigPtcr)}, //715
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_329,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_PTCR_0_PTCR_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_329_0_MC_SID_STREAMID_SECURITY_CONFIG_PTCR_0_PTCR_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_PTCR_0_PTCR_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigPtcr)}, //716
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_330,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT12_CLIENT_ACCESS4_0_7_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_330_0_MC_SECURITY_CARVEOUT12_CLIENT_ACCESS4_0_7_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT12_CLIENT_ACCESS4_0_7_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout12Access4)}, //717
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_330,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT12_CLIENT_ACCESS4_0_31_12_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_330_0_MC_SECURITY_CARVEOUT12_CLIENT_ACCESS4_0_31_12_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT12_CLIENT_ACCESS4_0_31_12_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout12Access4)}, //718
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_330,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_DLA0FALWRB_0_DLA0FALWRB_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_330_0_MC_SID_STREAMID_SECURITY_CONFIG_DLA0FALWRB_0_DLA0FALWRB_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_DLA0FALWRB_0_DLA0FALWRB_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigDla0falwrb)}, //719
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_330,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_DLA0FALWRB_0_DLA0FALWRB_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_330_0_MC_SID_STREAMID_SECURITY_CONFIG_DLA0FALWRB_0_DLA0FALWRB_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_DLA0FALWRB_0_DLA0FALWRB_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigDla0falwrb)}, //720
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_330,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_DLA0FALWRB_0_DLA0FALWRB_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_330_0_MC_SID_STREAMID_SECURITY_CONFIG_DLA0FALWRB_0_DLA0FALWRB_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_DLA0FALWRB_0_DLA0FALWRB_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigDla0falwrb)}, //721
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_331,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT22_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_331_0_MC_SECURITY_CARVEOUT22_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT22_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout22ForceInternalAccess5)}, //722
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_331,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT22_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_331_0_MC_SECURITY_CARVEOUT22_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT22_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout22ForceInternalAccess5)}, //723
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_331,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_BPMPW_0_BPMPW_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_331_0_MC_SID_STREAMID_SECURITY_CONFIG_BPMPW_0_BPMPW_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_BPMPW_0_BPMPW_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigBpmpw)}, //724
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_331,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_BPMPW_0_BPMPW_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_331_0_MC_SID_STREAMID_SECURITY_CONFIG_BPMPW_0_BPMPW_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_BPMPW_0_BPMPW_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigBpmpw)}, //725
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_331,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_BPMPW_0_BPMPW_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_331_0_MC_SID_STREAMID_SECURITY_CONFIG_BPMPW_0_BPMPW_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_BPMPW_0_BPMPW_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigBpmpw)}, //726
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_332,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT8_CLIENT_ACCESS5_0_9_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_332_0_MC_SECURITY_CARVEOUT8_CLIENT_ACCESS5_0_9_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT8_CLIENT_ACCESS5_0_9_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout8Access5)}, //727
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_332,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT8_CLIENT_ACCESS5_0_31_14_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_332_0_MC_SECURITY_CARVEOUT8_CLIENT_ACCESS5_0_31_14_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT8_CLIENT_ACCESS5_0_31_14_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout8Access5)}, //728
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_332,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_RCEDMAW_0_RCEDMAW_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_332_0_MC_SID_STREAMID_SECURITY_CONFIG_RCEDMAW_0_RCEDMAW_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_RCEDMAW_0_RCEDMAW_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigRcedmaw)}, //729
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_332,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_RCEDMAW_0_RCEDMAW_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_332_0_MC_SID_STREAMID_SECURITY_CONFIG_RCEDMAW_0_RCEDMAW_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_RCEDMAW_0_RCEDMAW_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigRcedmaw)}, //730
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_332,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_RCEDMAW_0_RCEDMAW_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_332_0_MC_SID_STREAMID_SECURITY_CONFIG_RCEDMAW_0_RCEDMAW_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_RCEDMAW_0_RCEDMAW_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigRcedmaw)}, //731
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_333,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT27_CLIENT_ACCESS5_0_9_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_333_0_MC_SECURITY_CARVEOUT27_CLIENT_ACCESS5_0_9_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT27_CLIENT_ACCESS5_0_9_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout27Access5)}, //732
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_333,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT27_CLIENT_ACCESS5_0_31_14_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_333_0_MC_SECURITY_CARVEOUT27_CLIENT_ACCESS5_0_31_14_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT27_CLIENT_ACCESS5_0_31_14_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout27Access5)}, //733
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_333,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_PVA1RDB_0_PVA1RDB_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_333_0_MC_SID_STREAMID_SECURITY_CONFIG_PVA1RDB_0_PVA1RDB_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_PVA1RDB_0_PVA1RDB_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigPva1rdb)}, //734
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_333,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_PVA1RDB_0_PVA1RDB_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_333_0_MC_SID_STREAMID_SECURITY_CONFIG_PVA1RDB_0_PVA1RDB_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_PVA1RDB_0_PVA1RDB_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigPva1rdb)}, //735
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_333,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_PVA1RDB_0_PVA1RDB_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_333_0_MC_SID_STREAMID_SECURITY_CONFIG_PVA1RDB_0_PVA1RDB_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_PVA1RDB_0_PVA1RDB_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigPva1rdb)}, //736
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_334,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT15_CLIENT_ACCESS5_0_9_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_334_0_MC_SECURITY_CARVEOUT15_CLIENT_ACCESS5_0_9_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT15_CLIENT_ACCESS5_0_9_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout15Access5)}, //737
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_334,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT15_CLIENT_ACCESS5_0_31_14_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_334_0_MC_SECURITY_CARVEOUT15_CLIENT_ACCESS5_0_31_14_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT15_CLIENT_ACCESS5_0_31_14_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout15Access5)}, //738
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_334,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_AXIAPW_0_AXIAPW_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_334_0_MC_SID_STREAMID_SECURITY_CONFIG_AXIAPW_0_AXIAPW_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_AXIAPW_0_AXIAPW_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigAxiapw)}, //739
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_334,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_AXIAPW_0_AXIAPW_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_334_0_MC_SID_STREAMID_SECURITY_CONFIG_AXIAPW_0_AXIAPW_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_AXIAPW_0_AXIAPW_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigAxiapw)}, //740
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_334,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_AXIAPW_0_AXIAPW_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_334_0_MC_SID_STREAMID_SECURITY_CONFIG_AXIAPW_0_AXIAPW_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_AXIAPW_0_AXIAPW_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigAxiapw)}, //741
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_335,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT23_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_335_0_MC_SECURITY_CARVEOUT23_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT23_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout23ForceInternalAccess5)}, //742
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_335,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT23_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_335_0_MC_SECURITY_CARVEOUT23_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT23_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout23ForceInternalAccess5)}, //743
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_335,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_PVA0RDC_0_PVA0RDC_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_335_0_MC_SID_STREAMID_SECURITY_CONFIG_PVA0RDC_0_PVA0RDC_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_PVA0RDC_0_PVA0RDC_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigPva0rdc)}, //744
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_335,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_PVA0RDC_0_PVA0RDC_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_335_0_MC_SID_STREAMID_SECURITY_CONFIG_PVA0RDC_0_PVA0RDC_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_PVA0RDC_0_PVA0RDC_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigPva0rdc)}, //745
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_335,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_PVA0RDC_0_PVA0RDC_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_335_0_MC_SID_STREAMID_SECURITY_CONFIG_PVA0RDC_0_PVA0RDC_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_PVA0RDC_0_PVA0RDC_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigPva0rdc)}, //746
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_336,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT8_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_336_0_MC_SECURITY_CARVEOUT8_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT8_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout8ForceInternalAccess4)}, //747
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_336,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT8_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_336_0_MC_SECURITY_CARVEOUT8_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT8_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout8ForceInternalAccess4)}, //748
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_336,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_PCIE0W_0_PCIE0W_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_336_0_MC_SID_STREAMID_SECURITY_CONFIG_PCIE0W_0_PCIE0W_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_PCIE0W_0_PCIE0W_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigPcie0w)}, //749
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_336,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_PCIE0W_0_PCIE0W_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_336_0_MC_SID_STREAMID_SECURITY_CONFIG_PCIE0W_0_PCIE0W_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_PCIE0W_0_PCIE0W_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigPcie0w)}, //750
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_336,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_PCIE0W_0_PCIE0W_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_336_0_MC_SID_STREAMID_SECURITY_CONFIG_PCIE0W_0_PCIE0W_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_PCIE0W_0_PCIE0W_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigPcie0w)}, //751
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_337,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT24_CLIENT_ACCESS4_0_7_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_337_0_MC_SECURITY_CARVEOUT24_CLIENT_ACCESS4_0_7_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT24_CLIENT_ACCESS4_0_7_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout24Access4)}, //752
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_337,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT24_CLIENT_ACCESS4_0_31_12_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_337_0_MC_SECURITY_CARVEOUT24_CLIENT_ACCESS4_0_31_12_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT24_CLIENT_ACCESS4_0_31_12_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout24Access4)}, //753
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_337,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_ISPWA_0_ISPWA_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_337_0_MC_SID_STREAMID_SECURITY_CONFIG_ISPWA_0_ISPWA_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_ISPWA_0_ISPWA_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigIspwa)}, //754
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_337,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_ISPWA_0_ISPWA_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_337_0_MC_SID_STREAMID_SECURITY_CONFIG_ISPWA_0_ISPWA_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_ISPWA_0_ISPWA_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigIspwa)}, //755
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_337,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_ISPWA_0_ISPWA_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_337_0_MC_SID_STREAMID_SECURITY_CONFIG_ISPWA_0_ISPWA_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_ISPWA_0_ISPWA_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigIspwa)}, //756
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_338,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT13_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_338_0_MC_SECURITY_CARVEOUT13_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT13_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout13ForceInternalAccess5)}, //757
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_338,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT13_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_338_0_MC_SECURITY_CARVEOUT13_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT13_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout13ForceInternalAccess5)}, //758
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_338,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_DLA1WRA_0_DLA1WRA_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_338_0_MC_SID_STREAMID_SECURITY_CONFIG_DLA1WRA_0_DLA1WRA_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_DLA1WRA_0_DLA1WRA_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigDla1wra)}, //759
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_338,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_DLA1WRA_0_DLA1WRA_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_338_0_MC_SID_STREAMID_SECURITY_CONFIG_DLA1WRA_0_DLA1WRA_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_DLA1WRA_0_DLA1WRA_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigDla1wra)}, //760
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_338,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_DLA1WRA_0_DLA1WRA_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_338_0_MC_SID_STREAMID_SECURITY_CONFIG_DLA1WRA_0_DLA1WRA_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_DLA1WRA_0_DLA1WRA_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigDla1wra)}, //761
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_339,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT31_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_339_0_MC_SECURITY_CARVEOUT31_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT31_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout31ForceInternalAccess5)}, //762
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_339,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT31_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_339_0_MC_SECURITY_CARVEOUT31_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT31_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout31ForceInternalAccess5)}, //763
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_339,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_PCIE2AR_0_PCIE2AR_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_339_0_MC_SID_STREAMID_SECURITY_CONFIG_PCIE2AR_0_PCIE2AR_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_PCIE2AR_0_PCIE2AR_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigPcie2ar)}, //764
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_339,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_PCIE2AR_0_PCIE2AR_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_339_0_MC_SID_STREAMID_SECURITY_CONFIG_PCIE2AR_0_PCIE2AR_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_PCIE2AR_0_PCIE2AR_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigPcie2ar)}, //765
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_339,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_PCIE2AR_0_PCIE2AR_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_339_0_MC_SID_STREAMID_SECURITY_CONFIG_PCIE2AR_0_PCIE2AR_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_PCIE2AR_0_PCIE2AR_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigPcie2ar)}, //766
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_340,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT20_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_340_0_MC_SECURITY_CARVEOUT20_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT20_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout20ForceInternalAccess5)}, //767
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_340,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT20_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_340_0_MC_SECURITY_CARVEOUT20_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT20_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout20ForceInternalAccess5)}, //768
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_340,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_RCER_0_RCER_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_340_0_MC_SID_STREAMID_SECURITY_CONFIG_RCER_0_RCER_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_RCER_0_RCER_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigRcer)}, //769
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_340,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_RCER_0_RCER_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_340_0_MC_SID_STREAMID_SECURITY_CONFIG_RCER_0_RCER_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_RCER_0_RCER_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigRcer)}, //770
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_340,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_RCER_0_RCER_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_340_0_MC_SID_STREAMID_SECURITY_CONFIG_RCER_0_RCER_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_RCER_0_RCER_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigRcer)}, //771
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_341,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT11_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_341_0_MC_SECURITY_CARVEOUT11_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT11_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout11ForceInternalAccess5)}, //772
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_341,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT11_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_341_0_MC_SECURITY_CARVEOUT11_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT11_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout11ForceInternalAccess5)}, //773
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_341,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_TSECSWR_0_TSECSWR_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_341_0_MC_SID_STREAMID_SECURITY_CONFIG_TSECSWR_0_TSECSWR_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_TSECSWR_0_TSECSWR_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigTsecswr)}, //774
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_341,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_TSECSWR_0_TSECSWR_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_341_0_MC_SID_STREAMID_SECURITY_CONFIG_TSECSWR_0_TSECSWR_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_TSECSWR_0_TSECSWR_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigTsecswr)}, //775
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_341,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_TSECSWR_0_TSECSWR_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_341_0_MC_SID_STREAMID_SECURITY_CONFIG_TSECSWR_0_TSECSWR_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_TSECSWR_0_TSECSWR_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigTsecswr)}, //776
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_342,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT22_CLIENT_ACCESS4_0_7_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_342_0_MC_SECURITY_CARVEOUT22_CLIENT_ACCESS4_0_7_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT22_CLIENT_ACCESS4_0_7_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout22Access4)}, //777
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_342,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT22_CLIENT_ACCESS4_0_31_12_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_342_0_MC_SECURITY_CARVEOUT22_CLIENT_ACCESS4_0_31_12_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT22_CLIENT_ACCESS4_0_31_12_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout22Access4)}, //778
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_342,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_NVENC1SRD_0_NVENC1SRD_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_342_0_MC_SID_STREAMID_SECURITY_CONFIG_NVENC1SRD_0_NVENC1SRD_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_NVENC1SRD_0_NVENC1SRD_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigNvenc1srd)}, //779
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_342,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_NVENC1SRD_0_NVENC1SRD_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_342_0_MC_SID_STREAMID_SECURITY_CONFIG_NVENC1SRD_0_NVENC1SRD_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_NVENC1SRD_0_NVENC1SRD_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigNvenc1srd)}, //780
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_342,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_NVENC1SRD_0_NVENC1SRD_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_342_0_MC_SID_STREAMID_SECURITY_CONFIG_NVENC1SRD_0_NVENC1SRD_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_NVENC1SRD_0_NVENC1SRD_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigNvenc1srd)}, //781
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_343,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT26_CLIENT_ACCESS4_0_7_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_343_0_MC_SECURITY_CARVEOUT26_CLIENT_ACCESS4_0_7_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT26_CLIENT_ACCESS4_0_7_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout26Access4)}, //782
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_343,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT26_CLIENT_ACCESS4_0_31_12_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_343_0_MC_SECURITY_CARVEOUT26_CLIENT_ACCESS4_0_31_12_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT26_CLIENT_ACCESS4_0_31_12_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout26Access4)}, //783
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_343,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_APER_0_APER_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_343_0_MC_SID_STREAMID_SECURITY_CONFIG_APER_0_APER_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_APER_0_APER_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigAper)}, //784
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_343,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_APER_0_APER_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_343_0_MC_SID_STREAMID_SECURITY_CONFIG_APER_0_APER_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_APER_0_APER_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigAper)}, //785
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_343,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_APER_0_APER_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_343_0_MC_SID_STREAMID_SECURITY_CONFIG_APER_0_APER_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_APER_0_APER_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigAper)}, //786
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_344,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT24_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_344_0_MC_SECURITY_CARVEOUT24_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT24_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout24ForceInternalAccess5)}, //787
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_344,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT24_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_344_0_MC_SECURITY_CARVEOUT24_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT24_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout24ForceInternalAccess5)}, //788
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_344,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_AXISR_0_AXISR_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_344_0_MC_SID_STREAMID_SECURITY_CONFIG_AXISR_0_AXISR_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_AXISR_0_AXISR_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigAxisr)}, //789
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_344,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_AXISR_0_AXISR_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_344_0_MC_SID_STREAMID_SECURITY_CONFIG_AXISR_0_AXISR_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_AXISR_0_AXISR_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigAxisr)}, //790
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_344,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_AXISR_0_AXISR_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_344_0_MC_SID_STREAMID_SECURITY_CONFIG_AXISR_0_AXISR_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_AXISR_0_AXISR_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigAxisr)}, //791
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_345,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT27_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_345_0_MC_SECURITY_CARVEOUT27_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT27_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout27ForceInternalAccess5)}, //792
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_345,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT27_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_345_0_MC_SECURITY_CARVEOUT27_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT27_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout27ForceInternalAccess5)}, //793
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_345,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_MIU6R_0_MIU6R_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_345_0_MC_SID_STREAMID_SECURITY_CONFIG_MIU6R_0_MIU6R_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_MIU6R_0_MIU6R_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigMiu6r)}, //794
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_345,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_MIU6R_0_MIU6R_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_345_0_MC_SID_STREAMID_SECURITY_CONFIG_MIU6R_0_MIU6R_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_MIU6R_0_MIU6R_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigMiu6r)}, //795
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_345,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_MIU6R_0_MIU6R_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_345_0_MC_SID_STREAMID_SECURITY_CONFIG_MIU6R_0_MIU6R_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_MIU6R_0_MIU6R_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigMiu6r)}, //796
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_346,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT30_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_346_0_MC_SECURITY_CARVEOUT30_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT30_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout30ForceInternalAccess4)}, //797
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_346,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT30_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_346_0_MC_SECURITY_CARVEOUT30_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT30_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout30ForceInternalAccess4)}, //798
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_346,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_SDMMCW_0_SDMMCW_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_346_0_MC_SID_STREAMID_SECURITY_CONFIG_SDMMCW_0_SDMMCW_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_SDMMCW_0_SDMMCW_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigSdmmcw)}, //799
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_346,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_SDMMCW_0_SDMMCW_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_346_0_MC_SID_STREAMID_SECURITY_CONFIG_SDMMCW_0_SDMMCW_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_SDMMCW_0_SDMMCW_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigSdmmcw)}, //800
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_346,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_SDMMCW_0_SDMMCW_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_346_0_MC_SID_STREAMID_SECURITY_CONFIG_SDMMCW_0_SDMMCW_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_SDMMCW_0_SDMMCW_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigSdmmcw)}, //801
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_347,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT28_CLIENT_ACCESS4_0_7_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_347_0_MC_SECURITY_CARVEOUT28_CLIENT_ACCESS4_0_7_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT28_CLIENT_ACCESS4_0_7_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout28Access4)}, //802
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_347,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT28_CLIENT_ACCESS4_0_31_12_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_347_0_MC_SECURITY_CARVEOUT28_CLIENT_ACCESS4_0_31_12_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT28_CLIENT_ACCESS4_0_31_12_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout28Access4)}, //803
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_347,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_PCIE4W_0_PCIE4W_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_347_0_MC_SID_STREAMID_SECURITY_CONFIG_PCIE4W_0_PCIE4W_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_PCIE4W_0_PCIE4W_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigPcie4w)}, //804
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_347,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_PCIE4W_0_PCIE4W_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_347_0_MC_SID_STREAMID_SECURITY_CONFIG_PCIE4W_0_PCIE4W_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_PCIE4W_0_PCIE4W_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigPcie4w)}, //805
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_347,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_PCIE4W_0_PCIE4W_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_347_0_MC_SID_STREAMID_SECURITY_CONFIG_PCIE4W_0_PCIE4W_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_PCIE4W_0_PCIE4W_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigPcie4w)}, //806
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_348,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT20_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_348_0_MC_SECURITY_CARVEOUT20_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT20_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout20ForceInternalAccess4)}, //807
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_348,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT20_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_348_0_MC_SECURITY_CARVEOUT20_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT20_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout20ForceInternalAccess4)}, //808
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_348,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_PCIE5R1_0_PCIE5R1_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_348_0_MC_SID_STREAMID_SECURITY_CONFIG_PCIE5R1_0_PCIE5R1_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_PCIE5R1_0_PCIE5R1_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigPcie5r1)}, //809
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_348,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_PCIE5R1_0_PCIE5R1_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_348_0_MC_SID_STREAMID_SECURITY_CONFIG_PCIE5R1_0_PCIE5R1_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_PCIE5R1_0_PCIE5R1_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigPcie5r1)}, //810
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_348,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_PCIE5R1_0_PCIE5R1_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_348_0_MC_SID_STREAMID_SECURITY_CONFIG_PCIE5R1_0_PCIE5R1_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_PCIE5R1_0_PCIE5R1_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigPcie5r1)}, //811
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_349,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT7_CLIENT_ACCESS4_0_7_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_349_0_MC_SECURITY_CARVEOUT7_CLIENT_ACCESS4_0_7_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT7_CLIENT_ACCESS4_0_7_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout7Access4)}, //812
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_349,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT7_CLIENT_ACCESS4_0_31_12_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_349_0_MC_SECURITY_CARVEOUT7_CLIENT_ACCESS4_0_31_12_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT7_CLIENT_ACCESS4_0_31_12_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout7Access4)}, //813
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_349,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_PVA1RDB1_0_PVA1RDB1_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_349_0_MC_SID_STREAMID_SECURITY_CONFIG_PVA1RDB1_0_PVA1RDB1_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_PVA1RDB1_0_PVA1RDB1_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigPva1rdb1)}, //814
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_349,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_PVA1RDB1_0_PVA1RDB1_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_349_0_MC_SID_STREAMID_SECURITY_CONFIG_PVA1RDB1_0_PVA1RDB1_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_PVA1RDB1_0_PVA1RDB1_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigPva1rdb1)}, //815
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_349,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_PVA1RDB1_0_PVA1RDB1_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_349_0_MC_SID_STREAMID_SECURITY_CONFIG_PVA1RDB1_0_PVA1RDB1_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_PVA1RDB1_0_PVA1RDB1_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigPva1rdb1)}, //816
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_350,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT18_CLIENT_ACCESS5_0_9_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_350_0_MC_SECURITY_CARVEOUT18_CLIENT_ACCESS5_0_9_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT18_CLIENT_ACCESS5_0_9_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout18Access5)}, //817
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_350,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT18_CLIENT_ACCESS5_0_31_14_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_350_0_MC_SECURITY_CARVEOUT18_CLIENT_ACCESS5_0_31_14_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT18_CLIENT_ACCESS5_0_31_14_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout18Access5)}, //818
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_350,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_MIU4W_0_MIU4W_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_350_0_MC_SID_STREAMID_SECURITY_CONFIG_MIU4W_0_MIU4W_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_MIU4W_0_MIU4W_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigMiu4w)}, //819
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_350,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_MIU4W_0_MIU4W_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_350_0_MC_SID_STREAMID_SECURITY_CONFIG_MIU4W_0_MIU4W_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_MIU4W_0_MIU4W_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigMiu4w)}, //820
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_350,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_MIU4W_0_MIU4W_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_350_0_MC_SID_STREAMID_SECURITY_CONFIG_MIU4W_0_MIU4W_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_MIU4W_0_MIU4W_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigMiu4w)}, //821
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_351,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT13_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_351_0_MC_SECURITY_CARVEOUT13_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT13_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout13ForceInternalAccess4)}, //822
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_351,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT13_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_351_0_MC_SECURITY_CARVEOUT13_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT13_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout13ForceInternalAccess4)}, //823
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_351,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_ISPRA_0_ISPRA_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_351_0_MC_SID_STREAMID_SECURITY_CONFIG_ISPRA_0_ISPRA_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_ISPRA_0_ISPRA_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigIspra)}, //824
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_351,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_ISPRA_0_ISPRA_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_351_0_MC_SID_STREAMID_SECURITY_CONFIG_ISPRA_0_ISPRA_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_ISPRA_0_ISPRA_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigIspra)}, //825
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_351,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_ISPRA_0_ISPRA_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_351_0_MC_SID_STREAMID_SECURITY_CONFIG_ISPRA_0_ISPRA_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_ISPRA_0_ISPRA_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigIspra)}, //826
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_352,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT15_CLIENT_ACCESS4_0_7_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_352_0_MC_SECURITY_CARVEOUT15_CLIENT_ACCESS4_0_7_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT15_CLIENT_ACCESS4_0_7_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout15Access4)}, //827
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_352,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT15_CLIENT_ACCESS4_0_31_12_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_352_0_MC_SECURITY_CARVEOUT15_CLIENT_ACCESS4_0_31_12_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT15_CLIENT_ACCESS4_0_31_12_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout15Access4)}, //828
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_352,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_NVDECSRD_0_NVDECSRD_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_352_0_MC_SID_STREAMID_SECURITY_CONFIG_NVDECSRD_0_NVDECSRD_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_NVDECSRD_0_NVDECSRD_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigNvdecsrd)}, //829
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_352,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_NVDECSRD_0_NVDECSRD_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_352_0_MC_SID_STREAMID_SECURITY_CONFIG_NVDECSRD_0_NVDECSRD_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_NVDECSRD_0_NVDECSRD_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigNvdecsrd)}, //830
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_352,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_NVDECSRD_0_NVDECSRD_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_352_0_MC_SID_STREAMID_SECURITY_CONFIG_NVDECSRD_0_NVDECSRD_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_NVDECSRD_0_NVDECSRD_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigNvdecsrd)}, //831
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_353,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT9_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_353_0_MC_SECURITY_CARVEOUT9_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT9_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout9ForceInternalAccess5)}, //832
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_353,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT9_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_353_0_MC_SECURITY_CARVEOUT9_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT9_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout9ForceInternalAccess5)}, //833
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_353,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_NVDISPLAYR_0_NVDISPLAYR_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_353_0_MC_SID_STREAMID_SECURITY_CONFIG_NVDISPLAYR_0_NVDISPLAYR_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_NVDISPLAYR_0_NVDISPLAYR_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigNvdisplayr)}, //834
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_353,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_NVDISPLAYR_0_NVDISPLAYR_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_353_0_MC_SID_STREAMID_SECURITY_CONFIG_NVDISPLAYR_0_NVDISPLAYR_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_NVDISPLAYR_0_NVDISPLAYR_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigNvdisplayr)}, //835
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_353,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_NVDISPLAYR_0_NVDISPLAYR_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_353_0_MC_SID_STREAMID_SECURITY_CONFIG_NVDISPLAYR_0_NVDISPLAYR_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_NVDISPLAYR_0_NVDISPLAYR_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigNvdisplayr)}, //836
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_354,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT12_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_354_0_MC_SECURITY_CARVEOUT12_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT12_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout12ForceInternalAccess4)}, //837
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_354,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT12_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_354_0_MC_SECURITY_CARVEOUT12_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT12_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout12ForceInternalAccess4)}, //838
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_354,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_NVJPGSWR_0_NVJPGSWR_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_354_0_MC_SID_STREAMID_SECURITY_CONFIG_NVJPGSWR_0_NVJPGSWR_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_NVJPGSWR_0_NVJPGSWR_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigNvjpgswr)}, //839
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_354,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_NVJPGSWR_0_NVJPGSWR_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_354_0_MC_SID_STREAMID_SECURITY_CONFIG_NVJPGSWR_0_NVJPGSWR_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_NVJPGSWR_0_NVJPGSWR_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigNvjpgswr)}, //840
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_354,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_NVJPGSWR_0_NVJPGSWR_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_354_0_MC_SID_STREAMID_SECURITY_CONFIG_NVJPGSWR_0_NVJPGSWR_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_NVJPGSWR_0_NVJPGSWR_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigNvjpgswr)}, //841
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_355,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT14_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_355_0_MC_SECURITY_CARVEOUT14_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT14_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout14ForceInternalAccess5)}, //842
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_355,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT14_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_355_0_MC_SECURITY_CARVEOUT14_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT14_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout14ForceInternalAccess5)}, //843
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_355,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_NVJPGSRD_0_NVJPGSRD_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_355_0_MC_SID_STREAMID_SECURITY_CONFIG_NVJPGSRD_0_NVJPGSRD_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_NVJPGSRD_0_NVJPGSRD_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigNvjpgsrd)}, //844
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_355,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_NVJPGSRD_0_NVJPGSRD_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_355_0_MC_SID_STREAMID_SECURITY_CONFIG_NVJPGSRD_0_NVJPGSRD_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_NVJPGSRD_0_NVJPGSRD_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigNvjpgsrd)}, //845
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_355,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_NVJPGSRD_0_NVJPGSRD_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_355_0_MC_SID_STREAMID_SECURITY_CONFIG_NVJPGSRD_0_NVJPGSRD_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_NVJPGSRD_0_NVJPGSRD_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigNvjpgsrd)}, //846
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_356,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT11_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_356_0_MC_SECURITY_CARVEOUT11_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT11_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout11ForceInternalAccess4)}, //847
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_356,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT11_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_356_0_MC_SECURITY_CARVEOUT11_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT11_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout11ForceInternalAccess4)}, //848
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_356,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_TSECSRD_0_TSECSRD_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_356_0_MC_SID_STREAMID_SECURITY_CONFIG_TSECSRD_0_TSECSRD_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_TSECSRD_0_TSECSRD_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigTsecsrd)}, //849
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_356,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_TSECSRD_0_TSECSRD_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_356_0_MC_SID_STREAMID_SECURITY_CONFIG_TSECSRD_0_TSECSRD_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_TSECSRD_0_TSECSRD_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigTsecsrd)}, //850
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_356,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_TSECSRD_0_TSECSRD_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_356_0_MC_SID_STREAMID_SECURITY_CONFIG_TSECSRD_0_TSECSRD_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_TSECSRD_0_TSECSRD_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigTsecsrd)}, //851
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_357,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT10_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_357_0_MC_SECURITY_CARVEOUT10_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT10_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout10ForceInternalAccess4)}, //852
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_357,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT10_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_357_0_MC_SECURITY_CARVEOUT10_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT10_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout10ForceInternalAccess4)}, //853
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_357,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_XUSB_HOSTR_0_XUSB_HOSTR_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_357_0_MC_SID_STREAMID_SECURITY_CONFIG_XUSB_HOSTR_0_XUSB_HOSTR_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_XUSB_HOSTR_0_XUSB_HOSTR_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigXusb_hostr)}, //854
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_357,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_XUSB_HOSTR_0_XUSB_HOSTR_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_357_0_MC_SID_STREAMID_SECURITY_CONFIG_XUSB_HOSTR_0_XUSB_HOSTR_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_XUSB_HOSTR_0_XUSB_HOSTR_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigXusb_hostr)}, //855
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_357,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_XUSB_HOSTR_0_XUSB_HOSTR_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_357_0_MC_SID_STREAMID_SECURITY_CONFIG_XUSB_HOSTR_0_XUSB_HOSTR_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_XUSB_HOSTR_0_XUSB_HOSTR_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigXusb_hostr)}, //856
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_358,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT15_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_358_0_MC_SECURITY_CARVEOUT15_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT15_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout15ForceInternalAccess5)}, //857
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_358,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT15_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_358_0_MC_SECURITY_CARVEOUT15_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT15_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout15ForceInternalAccess5)}, //858
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_358,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_VICSRD_0_VICSRD_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_358_0_MC_SID_STREAMID_SECURITY_CONFIG_VICSRD_0_VICSRD_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_VICSRD_0_VICSRD_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigVicsrd)}, //859
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_358,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_VICSRD_0_VICSRD_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_358_0_MC_SID_STREAMID_SECURITY_CONFIG_VICSRD_0_VICSRD_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_VICSRD_0_VICSRD_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigVicsrd)}, //860
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_358,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_VICSRD_0_VICSRD_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_358_0_MC_SID_STREAMID_SECURITY_CONFIG_VICSRD_0_VICSRD_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_VICSRD_0_VICSRD_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigVicsrd)}, //861
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_359,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT30_CLIENT_ACCESS4_0_7_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_359_0_MC_SECURITY_CARVEOUT30_CLIENT_ACCESS4_0_7_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT30_CLIENT_ACCESS4_0_7_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout30Access4)}, //862
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_359,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT30_CLIENT_ACCESS4_0_31_12_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_359_0_MC_SECURITY_CARVEOUT30_CLIENT_ACCESS4_0_31_12_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT30_CLIENT_ACCESS4_0_31_12_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout30Access4)}, //863
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_359,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_AONDMAR_0_AONDMAR_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_359_0_MC_SID_STREAMID_SECURITY_CONFIG_AONDMAR_0_AONDMAR_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_AONDMAR_0_AONDMAR_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigAondmar)}, //864
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_359,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_AONDMAR_0_AONDMAR_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_359_0_MC_SID_STREAMID_SECURITY_CONFIG_AONDMAR_0_AONDMAR_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_AONDMAR_0_AONDMAR_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigAondmar)}, //865
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_359,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_AONDMAR_0_AONDMAR_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_359_0_MC_SID_STREAMID_SECURITY_CONFIG_AONDMAR_0_AONDMAR_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_AONDMAR_0_AONDMAR_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigAondmar)}, //866
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_360,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT16_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_360_0_MC_SECURITY_CARVEOUT16_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT16_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout16ForceInternalAccess5)}, //867
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_360,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT16_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_360_0_MC_SECURITY_CARVEOUT16_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT16_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout16ForceInternalAccess5)}, //868
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_360,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_AONW_0_AONW_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_360_0_MC_SID_STREAMID_SECURITY_CONFIG_AONW_0_AONW_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_AONW_0_AONW_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigAonw)}, //869
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_360,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_AONW_0_AONW_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_360_0_MC_SID_STREAMID_SECURITY_CONFIG_AONW_0_AONW_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_AONW_0_AONW_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigAonw)}, //870
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_360,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_AONW_0_AONW_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_360_0_MC_SID_STREAMID_SECURITY_CONFIG_AONW_0_AONW_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_AONW_0_AONW_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigAonw)}, //871
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_361,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT30_CLIENT_ACCESS5_0_9_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_361_0_MC_SECURITY_CARVEOUT30_CLIENT_ACCESS5_0_9_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT30_CLIENT_ACCESS5_0_9_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout30Access5)}, //872
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_361,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT30_CLIENT_ACCESS5_0_31_14_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_361_0_MC_SECURITY_CARVEOUT30_CLIENT_ACCESS5_0_31_14_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT30_CLIENT_ACCESS5_0_31_14_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout30Access5)}, //873
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_361,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_PVA1RDA1_0_PVA1RDA1_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_361_0_MC_SID_STREAMID_SECURITY_CONFIG_PVA1RDA1_0_PVA1RDA1_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_PVA1RDA1_0_PVA1RDA1_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigPva1rda1)}, //874
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_361,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_PVA1RDA1_0_PVA1RDA1_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_361_0_MC_SID_STREAMID_SECURITY_CONFIG_PVA1RDA1_0_PVA1RDA1_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_PVA1RDA1_0_PVA1RDA1_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigPva1rda1)}, //875
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_361,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_PVA1RDA1_0_PVA1RDA1_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_361_0_MC_SID_STREAMID_SECURITY_CONFIG_PVA1RDA1_0_PVA1RDA1_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_PVA1RDA1_0_PVA1RDA1_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigPva1rda1)}, //876
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_362,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT25_CLIENT_ACCESS5_0_9_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_362_0_MC_SECURITY_CARVEOUT25_CLIENT_ACCESS5_0_9_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT25_CLIENT_ACCESS5_0_9_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout25Access5)}, //877
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_362,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT25_CLIENT_ACCESS5_0_31_14_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_362_0_MC_SECURITY_CARVEOUT25_CLIENT_ACCESS5_0_31_14_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT25_CLIENT_ACCESS5_0_31_14_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout25Access5)}, //878
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_362,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_PVA1WRC_0_PVA1WRC_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_362_0_MC_SID_STREAMID_SECURITY_CONFIG_PVA1WRC_0_PVA1WRC_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_PVA1WRC_0_PVA1WRC_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigPva1wrc)}, //879
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_362,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_PVA1WRC_0_PVA1WRC_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_362_0_MC_SID_STREAMID_SECURITY_CONFIG_PVA1WRC_0_PVA1WRC_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_PVA1WRC_0_PVA1WRC_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigPva1wrc)}, //880
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_362,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_PVA1WRC_0_PVA1WRC_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_362_0_MC_SID_STREAMID_SECURITY_CONFIG_PVA1WRC_0_PVA1WRC_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_PVA1WRC_0_PVA1WRC_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigPva1wrc)}, //881
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_363,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT6_CLIENT_ACCESS5_0_9_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_363_0_MC_SECURITY_CARVEOUT6_CLIENT_ACCESS5_0_9_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT6_CLIENT_ACCESS5_0_9_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout6Access5)}, //882
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_363,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT6_CLIENT_ACCESS5_0_31_14_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_363_0_MC_SECURITY_CARVEOUT6_CLIENT_ACCESS5_0_31_14_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT6_CLIENT_ACCESS5_0_31_14_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout6Access5)}, //883
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_363,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_EQOSR_0_EQOSR_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_363_0_MC_SID_STREAMID_SECURITY_CONFIG_EQOSR_0_EQOSR_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_EQOSR_0_EQOSR_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigEqosr)}, //884
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_363,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_EQOSR_0_EQOSR_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_363_0_MC_SID_STREAMID_SECURITY_CONFIG_EQOSR_0_EQOSR_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_EQOSR_0_EQOSR_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigEqosr)}, //885
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_363,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_EQOSR_0_EQOSR_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_363_0_MC_SID_STREAMID_SECURITY_CONFIG_EQOSR_0_EQOSR_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_EQOSR_0_EQOSR_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigEqosr)}, //886
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_364,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT27_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_364_0_MC_SECURITY_CARVEOUT27_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT27_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout27ForceInternalAccess4)}, //887
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_364,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT27_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_364_0_MC_SECURITY_CARVEOUT27_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT27_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout27ForceInternalAccess4)}, //888
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_364,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_DLA0FALRDB_0_DLA0FALRDB_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_364_0_MC_SID_STREAMID_SECURITY_CONFIG_DLA0FALRDB_0_DLA0FALRDB_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_DLA0FALRDB_0_DLA0FALRDB_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigDla0falrdb)}, //889
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_364,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_DLA0FALRDB_0_DLA0FALRDB_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_364_0_MC_SID_STREAMID_SECURITY_CONFIG_DLA0FALRDB_0_DLA0FALRDB_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_DLA0FALRDB_0_DLA0FALRDB_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigDla0falrdb)}, //890
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_364,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_DLA0FALRDB_0_DLA0FALRDB_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_364_0_MC_SID_STREAMID_SECURITY_CONFIG_DLA0FALRDB_0_DLA0FALRDB_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_DLA0FALRDB_0_DLA0FALRDB_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigDla0falrdb)}, //891
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_365,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT6_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_365_0_MC_SECURITY_CARVEOUT6_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT6_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout6ForceInternalAccess4)}, //892
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_365,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT6_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_365_0_MC_SECURITY_CARVEOUT6_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT6_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout6ForceInternalAccess4)}, //893
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_365,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_NVDEC1SRD1_0_NVDEC1SRD1_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_365_0_MC_SID_STREAMID_SECURITY_CONFIG_NVDEC1SRD1_0_NVDEC1SRD1_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_NVDEC1SRD1_0_NVDEC1SRD1_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigNvdec1srd1)}, //894
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_365,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_NVDEC1SRD1_0_NVDEC1SRD1_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_365_0_MC_SID_STREAMID_SECURITY_CONFIG_NVDEC1SRD1_0_NVDEC1SRD1_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_NVDEC1SRD1_0_NVDEC1SRD1_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigNvdec1srd1)}, //895
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_365,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_NVDEC1SRD1_0_NVDEC1SRD1_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_365_0_MC_SID_STREAMID_SECURITY_CONFIG_NVDEC1SRD1_0_NVDEC1SRD1_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_NVDEC1SRD1_0_NVDEC1SRD1_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigNvdec1srd1)}, //896
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_366,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT24_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_366_0_MC_SECURITY_CARVEOUT24_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT24_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout24ForceInternalAccess4)}, //897
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_366,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT24_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_366_0_MC_SECURITY_CARVEOUT24_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT24_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout24ForceInternalAccess4)}, //898
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_366,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_SDMMCRAB_0_SDMMCRAB_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_366_0_MC_SID_STREAMID_SECURITY_CONFIG_SDMMCRAB_0_SDMMCRAB_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_SDMMCRAB_0_SDMMCRAB_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigSdmmcrab)}, //899
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_366,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_SDMMCRAB_0_SDMMCRAB_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_366_0_MC_SID_STREAMID_SECURITY_CONFIG_SDMMCRAB_0_SDMMCRAB_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_SDMMCRAB_0_SDMMCRAB_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigSdmmcrab)}, //900
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_366,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_SDMMCRAB_0_SDMMCRAB_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_366_0_MC_SID_STREAMID_SECURITY_CONFIG_SDMMCRAB_0_SDMMCRAB_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_SDMMCRAB_0_SDMMCRAB_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigSdmmcrab)}, //901
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_367,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT23_CLIENT_ACCESS5_0_9_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_367_0_MC_SECURITY_CARVEOUT23_CLIENT_ACCESS5_0_9_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT23_CLIENT_ACCESS5_0_9_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout23Access5)}, //902
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_367,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT23_CLIENT_ACCESS5_0_31_14_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_367_0_MC_SECURITY_CARVEOUT23_CLIENT_ACCESS5_0_31_14_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT23_CLIENT_ACCESS5_0_31_14_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout23Access5)}, //903
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_367,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_ETRR_0_ETRR_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_367_0_MC_SID_STREAMID_SECURITY_CONFIG_ETRR_0_ETRR_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_ETRR_0_ETRR_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigEtrr)}, //904
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_367,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_ETRR_0_ETRR_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_367_0_MC_SID_STREAMID_SECURITY_CONFIG_ETRR_0_ETRR_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_ETRR_0_ETRR_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigEtrr)}, //905
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_367,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_ETRR_0_ETRR_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_367_0_MC_SID_STREAMID_SECURITY_CONFIG_ETRR_0_ETRR_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_ETRR_0_ETRR_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigEtrr)}, //906
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_368,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT28_CLIENT_ACCESS5_0_9_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_368_0_MC_SECURITY_CARVEOUT28_CLIENT_ACCESS5_0_9_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT28_CLIENT_ACCESS5_0_9_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout28Access5)}, //907
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_368,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT28_CLIENT_ACCESS5_0_31_14_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_368_0_MC_SECURITY_CARVEOUT28_CLIENT_ACCESS5_0_31_14_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT28_CLIENT_ACCESS5_0_31_14_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout28Access5)}, //908
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_368,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_APEDMAR_0_APEDMAR_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_368_0_MC_SID_STREAMID_SECURITY_CONFIG_APEDMAR_0_APEDMAR_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_APEDMAR_0_APEDMAR_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigApedmar)}, //909
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_368,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_APEDMAR_0_APEDMAR_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_368_0_MC_SID_STREAMID_SECURITY_CONFIG_APEDMAR_0_APEDMAR_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_APEDMAR_0_APEDMAR_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigApedmar)}, //910
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_368,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_APEDMAR_0_APEDMAR_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_368_0_MC_SID_STREAMID_SECURITY_CONFIG_APEDMAR_0_APEDMAR_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_APEDMAR_0_APEDMAR_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigApedmar)}, //911
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_369,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT17_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_369_0_MC_SECURITY_CARVEOUT17_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT17_CLIENT_FORCE_INTERNAL_ACCESS4_0_7_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout17ForceInternalAccess4)}, //912
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_369,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT17_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_369_0_MC_SECURITY_CARVEOUT17_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT17_CLIENT_FORCE_INTERNAL_ACCESS4_0_31_12_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout17ForceInternalAccess4)}, //913
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_369,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_PVA1RDA_0_PVA1RDA_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_369_0_MC_SID_STREAMID_SECURITY_CONFIG_PVA1RDA_0_PVA1RDA_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_PVA1RDA_0_PVA1RDA_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigPva1rda)}, //914
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_369,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_PVA1RDA_0_PVA1RDA_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_369_0_MC_SID_STREAMID_SECURITY_CONFIG_PVA1RDA_0_PVA1RDA_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_PVA1RDA_0_PVA1RDA_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigPva1rda)}, //915
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_369,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_PVA1RDA_0_PVA1RDA_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_369_0_MC_SID_STREAMID_SECURITY_CONFIG_PVA1RDA_0_PVA1RDA_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_PVA1RDA_0_PVA1RDA_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigPva1rda)}, //916
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_370,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT29_CLIENT_ACCESS4_0_7_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_370_0_MC_SECURITY_CARVEOUT29_CLIENT_ACCESS4_0_7_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT29_CLIENT_ACCESS4_0_7_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout29Access4)}, //917
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_370,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT29_CLIENT_ACCESS4_0_31_12_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_370_0_MC_SECURITY_CARVEOUT29_CLIENT_ACCESS4_0_31_12_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT29_CLIENT_ACCESS4_0_31_12_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout29Access4)}, //918
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_370,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_NVENCSRD_0_NVENCSRD_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_370_0_MC_SID_STREAMID_SECURITY_CONFIG_NVENCSRD_0_NVENCSRD_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_NVENCSRD_0_NVENCSRD_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigNvencsrd)}, //919
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_370,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_NVENCSRD_0_NVENCSRD_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_370_0_MC_SID_STREAMID_SECURITY_CONFIG_NVENCSRD_0_NVENCSRD_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_NVENCSRD_0_NVENCSRD_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigNvencsrd)}, //920
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_370,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_NVENCSRD_0_NVENCSRD_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_370_0_MC_SID_STREAMID_SECURITY_CONFIG_NVENCSRD_0_NVENCSRD_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_NVENCSRD_0_NVENCSRD_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigNvencsrd)}, //921
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_371,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT12_CLIENT_ACCESS5_0_9_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_371_0_MC_SECURITY_CARVEOUT12_CLIENT_ACCESS5_0_9_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT12_CLIENT_ACCESS5_0_9_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout12Access5)}, //922
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_371,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT12_CLIENT_ACCESS5_0_31_14_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_371_0_MC_SECURITY_CARVEOUT12_CLIENT_ACCESS5_0_31_14_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT12_CLIENT_ACCESS5_0_31_14_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout12Access5)}, //923
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_371,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_TSECSWRB_0_TSECSWRB_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_371_0_MC_SID_STREAMID_SECURITY_CONFIG_TSECSWRB_0_TSECSWRB_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_TSECSWRB_0_TSECSWRB_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigTsecswrb)}, //924
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_371,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_TSECSWRB_0_TSECSWRB_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_371_0_MC_SID_STREAMID_SECURITY_CONFIG_TSECSWRB_0_TSECSWRB_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_TSECSWRB_0_TSECSWRB_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigTsecswrb)}, //925
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_371,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_TSECSWRB_0_TSECSWRB_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_371_0_MC_SID_STREAMID_SECURITY_CONFIG_TSECSWRB_0_TSECSWRB_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_TSECSWRB_0_TSECSWRB_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigTsecswrb)}, //926
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_372,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT19_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_372_0_MC_SECURITY_CARVEOUT19_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT19_CLIENT_FORCE_INTERNAL_ACCESS5_0_9_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout19ForceInternalAccess5)}, //927
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_372,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT19_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_372_0_MC_SECURITY_CARVEOUT19_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT19_CLIENT_FORCE_INTERNAL_ACCESS5_0_31_14_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout19ForceInternalAccess5)}, //928
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_372,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_DLA0WRA_0_DLA0WRA_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_372_0_MC_SID_STREAMID_SECURITY_CONFIG_DLA0WRA_0_DLA0WRA_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_DLA0WRA_0_DLA0WRA_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigDla0wra)}, //929
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_372,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_DLA0WRA_0_DLA0WRA_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_372_0_MC_SID_STREAMID_SECURITY_CONFIG_DLA0WRA_0_DLA0WRA_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_DLA0WRA_0_DLA0WRA_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigDla0wra)}, //930
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_372,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_DLA0WRA_0_DLA0WRA_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_372_0_MC_SID_STREAMID_SECURITY_CONFIG_DLA0WRA_0_DLA0WRA_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_DLA0WRA_0_DLA0WRA_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigDla0wra)}, //931
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_373,  NV_FIELD_SHIFTMASK(MC_VIDEO_PROTECT_VPR_OVERRIDE2_0_25_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_373_0_MC_VIDEO_PROTECT_VPR_OVERRIDE2_0_25_0_RANGE) - NV_FIELD_SHIFT(MC_VIDEO_PROTECT_VPR_OVERRIDE2_0_25_0_RANGE)), m_offsetof(NvBootSdramParams, McVideoProtectVprOverride2)}, //932
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_373,  NV_FIELD_SHIFTMASK(EMC_FBIO_CFG9_0_USE_SELF_REF_STATE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_373_0_EMC_FBIO_CFG9_0_USE_SELF_REF_STATE_RANGE) - NV_FIELD_SHIFT(EMC_FBIO_CFG9_0_USE_SELF_REF_STATE_RANGE)), m_offsetof(NvBootSdramParams, EmcFbioCfg9)}, //933
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_373,  NV_FIELD_SHIFTMASK(EMC_FBIO_CFG9_0_4_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_373_0_EMC_FBIO_CFG9_0_4_0_RANGE) - NV_FIELD_SHIFT(EMC_FBIO_CFG9_0_4_0_RANGE)), m_offsetof(NvBootSdramParams, EmcFbioCfg9)}, //934
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_374,  NV_FIELD_SHIFTMASK(MC_CLIENT_ORDER_ID_29_0_29_4_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_374_0_MC_CLIENT_ORDER_ID_29_0_29_4_RANGE) - NV_FIELD_SHIFT(MC_CLIENT_ORDER_ID_29_0_29_4_RANGE)), m_offsetof(NvBootSdramParams, McClientOrderId29)}, //935
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_374,  NV_FIELD_SHIFTMASK(MC_CLIENT_ORDER_ID_13_0_21_16_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_374_0_MC_CLIENT_ORDER_ID_13_0_21_16_RANGE) - NV_FIELD_SHIFT(MC_CLIENT_ORDER_ID_13_0_21_16_RANGE)), m_offsetof(NvBootSdramParams, McClientOrderId13)}, //936
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_375,  NV_FIELD_SHIFTMASK(MC_CLIENT_ORDER_ID_31_0_29_4_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_375_0_MC_CLIENT_ORDER_ID_31_0_29_4_RANGE) - NV_FIELD_SHIFT(MC_CLIENT_ORDER_ID_31_0_29_4_RANGE)), m_offsetof(NvBootSdramParams, McClientOrderId31)}, //937
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_375,  NV_FIELD_SHIFTMASK(MC_CLIENT_ORDER_ID_10_0_21_16_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_375_0_MC_CLIENT_ORDER_ID_10_0_21_16_RANGE) - NV_FIELD_SHIFT(MC_CLIENT_ORDER_ID_10_0_21_16_RANGE)), m_offsetof(NvBootSdramParams, McClientOrderId10)}, //938
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_376,  NV_FIELD_SHIFTMASK(MC_HUB_PC_VC_ID_8_0_25_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_376_0_MC_HUB_PC_VC_ID_8_0_25_0_RANGE) - NV_FIELD_SHIFT(MC_HUB_PC_VC_ID_8_0_25_0_RANGE)), m_offsetof(NvBootSdramParams, McHubPcVcId8)}, //939
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_376,  NV_FIELD_SHIFTMASK(MC_CLIENT_ORDER_ID_2_0_25_20_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_376_0_MC_CLIENT_ORDER_ID_2_0_25_20_RANGE) - NV_FIELD_SHIFT(MC_CLIENT_ORDER_ID_2_0_25_20_RANGE)), m_offsetof(NvBootSdramParams, McClientOrderId2)}, //940
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_377,  NV_FIELD_SHIFTMASK(MC_REGIF_BROADCAST_0_ENABLE_REGIF_BROADCAST_HUB_SID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_377_0_MC_REGIF_BROADCAST_0_ENABLE_REGIF_BROADCAST_HUB_SID_RANGE) - NV_FIELD_SHIFT(MC_REGIF_BROADCAST_0_ENABLE_REGIF_BROADCAST_HUB_SID_RANGE)), m_offsetof(NvBootSdramParams, McRegifBroadcast)}, //941
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_377,  NV_FIELD_SHIFTMASK(MC_REGIF_BROADCAST_0_LOCK_REGIF_CONFIG_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_377_0_MC_REGIF_BROADCAST_0_LOCK_REGIF_CONFIG_RANGE) - NV_FIELD_SHIFT(MC_REGIF_BROADCAST_0_LOCK_REGIF_CONFIG_RANGE)), m_offsetof(NvBootSdramParams, McRegifBroadcast)}, //942
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_377,  NV_FIELD_SHIFTMASK(MC_REGIF_BROADCAST_0_19_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_377_0_MC_REGIF_BROADCAST_0_19_0_RANGE) - NV_FIELD_SHIFT(MC_REGIF_BROADCAST_0_19_0_RANGE)), m_offsetof(NvBootSdramParams, McRegifBroadcast)}, //943
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_377,  NV_FIELD_SHIFTMASK(MC_HUB_PC_VC_ID_2_0_USBX_VC_ID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_377_0_MC_HUB_PC_VC_ID_2_0_USBX_VC_ID_RANGE) - NV_FIELD_SHIFT(MC_HUB_PC_VC_ID_2_0_USBX_VC_ID_RANGE)), m_offsetof(NvBootSdramParams, McHubPcVcId2)}, //944
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_377,  NV_FIELD_SHIFTMASK(MC_HUB_PC_VC_ID_2_0_MSE_VC_ID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_377_0_MC_HUB_PC_VC_ID_2_0_MSE_VC_ID_RANGE) - NV_FIELD_SHIFT(MC_HUB_PC_VC_ID_2_0_MSE_VC_ID_RANGE)), m_offsetof(NvBootSdramParams, McHubPcVcId2)}, //945
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_377,  NV_FIELD_SHIFTMASK(MC_HUB_PC_VC_ID_2_0_SD_VC_ID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_377_0_MC_HUB_PC_VC_ID_2_0_SD_VC_ID_RANGE) - NV_FIELD_SHIFT(MC_HUB_PC_VC_ID_2_0_SD_VC_ID_RANGE)), m_offsetof(NvBootSdramParams, McHubPcVcId2)}, //946
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_378,  NV_FIELD_SHIFTMASK(MC_HUB_PC_VC_ID_7_0_17_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_378_0_MC_HUB_PC_VC_ID_7_0_17_0_RANGE) - NV_FIELD_SHIFT(MC_HUB_PC_VC_ID_7_0_17_0_RANGE)), m_offsetof(NvBootSdramParams, McHubPcVcId7)}, //947
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_378,  NV_FIELD_SHIFTMASK(MC_HUB_PC_VC_ID_7_0_29_24_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_378_0_MC_HUB_PC_VC_ID_7_0_29_24_RANGE) - NV_FIELD_SHIFT(MC_HUB_PC_VC_ID_7_0_29_24_RANGE)), m_offsetof(NvBootSdramParams, McHubPcVcId7)}, //948
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_378,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_PVA1RDA_0_PVA1RDA_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_378_0_MC_SID_STREAMID_OVERRIDE_CONFIG_PVA1RDA_0_PVA1RDA_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_PVA1RDA_0_PVA1RDA_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigPva1rda)}, //949
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_379,  NV_FIELD_SHIFTMASK(MC_EMEM_ADR_CFG_CHANNEL_MASK_0_EMEM_CHANNEL_MASK_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_379_0_MC_EMEM_ADR_CFG_CHANNEL_MASK_0_EMEM_CHANNEL_MASK_RANGE) - NV_FIELD_SHIFT(MC_EMEM_ADR_CFG_CHANNEL_MASK_0_EMEM_CHANNEL_MASK_RANGE)), m_offsetof(NvBootSdramParams, McEmemAdrCfgChannelMask0)}, //950
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_379,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT4_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_379_0_MC_SECURITY_CARVEOUT4_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT4_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout4ForceInternalAccess0)}, //951
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_379,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT4_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_379_0_MC_SECURITY_CARVEOUT4_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT4_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout4ForceInternalAccess0)}, //952
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_379,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT4_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_379_0_MC_SECURITY_CARVEOUT4_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT4_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout4ForceInternalAccess0)}, //953
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_380,  NV_FIELD_SHIFTMASK(MC_EMEM_ADR_CFG_CHANNEL_MASK_1_0_EMEM_CHANNEL_MASK_1_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_380_0_MC_EMEM_ADR_CFG_CHANNEL_MASK_1_0_EMEM_CHANNEL_MASK_1_RANGE) - NV_FIELD_SHIFT(MC_EMEM_ADR_CFG_CHANNEL_MASK_1_0_EMEM_CHANNEL_MASK_1_RANGE)), m_offsetof(NvBootSdramParams, McEmemAdrCfgChannelMask1)}, //954
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_380,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT1_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_380_0_MC_SECURITY_CARVEOUT1_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT1_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout1ForceInternalAccess0)}, //955
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_380,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT1_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_380_0_MC_SECURITY_CARVEOUT1_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT1_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout1ForceInternalAccess0)}, //956
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_380,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT1_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_380_0_MC_SECURITY_CARVEOUT1_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT1_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout1ForceInternalAccess0)}, //957
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_381,  NV_FIELD_SHIFTMASK(MC_EMEM_ADR_CFG_CHANNEL_MASK_2_0_EMEM_CHANNEL_MASK_2_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_381_0_MC_EMEM_ADR_CFG_CHANNEL_MASK_2_0_EMEM_CHANNEL_MASK_2_RANGE) - NV_FIELD_SHIFT(MC_EMEM_ADR_CFG_CHANNEL_MASK_2_0_EMEM_CHANNEL_MASK_2_RANGE)), m_offsetof(NvBootSdramParams, McEmemAdrCfgChannelMask2)}, //958
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_381,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT2_CLIENT_ACCESS0_0_2_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_381_0_MC_SECURITY_CARVEOUT2_CLIENT_ACCESS0_0_2_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT2_CLIENT_ACCESS0_0_2_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout2Access0)}, //959
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_381,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT2_CLIENT_ACCESS0_0_22_21_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_381_0_MC_SECURITY_CARVEOUT2_CLIENT_ACCESS0_0_22_21_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT2_CLIENT_ACCESS0_0_22_21_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout2Access0)}, //960
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_381,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT2_CLIENT_ACCESS0_0_31_28_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_381_0_MC_SECURITY_CARVEOUT2_CLIENT_ACCESS0_0_31_28_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT2_CLIENT_ACCESS0_0_31_28_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout2Access0)}, //961
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_382,  NV_FIELD_SHIFTMASK(MC_EMEM_ADR_CFG_CHANNEL_MASK_3_0_EMEM_CHANNEL_MASK_3_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_382_0_MC_EMEM_ADR_CFG_CHANNEL_MASK_3_0_EMEM_CHANNEL_MASK_3_RANGE) - NV_FIELD_SHIFT(MC_EMEM_ADR_CFG_CHANNEL_MASK_3_0_EMEM_CHANNEL_MASK_3_RANGE)), m_offsetof(NvBootSdramParams, McEmemAdrCfgChannelMask3)}, //962
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_382,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT2_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_382_0_MC_SECURITY_CARVEOUT2_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT2_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout2ForceInternalAccess0)}, //963
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_382,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT2_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_382_0_MC_SECURITY_CARVEOUT2_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT2_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout2ForceInternalAccess0)}, //964
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_382,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT2_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_382_0_MC_SECURITY_CARVEOUT2_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT2_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout2ForceInternalAccess0)}, //965
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_383,  NV_FIELD_SHIFTMASK(MC_EMEM_ADR_CFG_BANK_MASK_0_0_EMEM_BANK_MASK_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_383_0_MC_EMEM_ADR_CFG_BANK_MASK_0_0_EMEM_BANK_MASK_0_RANGE) - NV_FIELD_SHIFT(MC_EMEM_ADR_CFG_BANK_MASK_0_0_EMEM_BANK_MASK_0_RANGE)), m_offsetof(NvBootSdramParams, McEmemAdrCfgBankMask0)}, //966
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_383,  NV_FIELD_SHIFTMASK(MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_COLWIDTH_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_383_0_MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_COLWIDTH_RANGE) - NV_FIELD_SHIFT(MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_COLWIDTH_RANGE)), m_offsetof(NvBootSdramParams, McEmemAdrCfgDev0)}, //967
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_383,  NV_FIELD_SHIFTMASK(MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_BANKWIDTH_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_383_0_MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_BANKWIDTH_RANGE) - NV_FIELD_SHIFT(MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_BANKWIDTH_RANGE)), m_offsetof(NvBootSdramParams, McEmemAdrCfgDev0)}, //968
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_383,  NV_FIELD_SHIFTMASK(MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_DEVSIZE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_383_0_MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_DEVSIZE_RANGE) - NV_FIELD_SHIFT(MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_DEVSIZE_RANGE)), m_offsetof(NvBootSdramParams, McEmemAdrCfgDev0)}, //969
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_384,  NV_FIELD_SHIFTMASK(MC_EMEM_ADR_CFG_BANK_MASK_1_0_EMEM_BANK_MASK_1_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_384_0_MC_EMEM_ADR_CFG_BANK_MASK_1_0_EMEM_BANK_MASK_1_RANGE) - NV_FIELD_SHIFT(MC_EMEM_ADR_CFG_BANK_MASK_1_0_EMEM_BANK_MASK_1_RANGE)), m_offsetof(NvBootSdramParams, McEmemAdrCfgBankMask1)}, //970
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_384,  NV_FIELD_SHIFTMASK(MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_COLWIDTH_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_384_0_MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_COLWIDTH_RANGE) - NV_FIELD_SHIFT(MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_COLWIDTH_RANGE)), m_offsetof(NvBootSdramParams, McEmemAdrCfgDev1)}, //971
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_384,  NV_FIELD_SHIFTMASK(MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_BANKWIDTH_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_384_0_MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_BANKWIDTH_RANGE) - NV_FIELD_SHIFT(MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_BANKWIDTH_RANGE)), m_offsetof(NvBootSdramParams, McEmemAdrCfgDev1)}, //972
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_384,  NV_FIELD_SHIFTMASK(MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_DEVSIZE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_384_0_MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_DEVSIZE_RANGE) - NV_FIELD_SHIFT(MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_DEVSIZE_RANGE)), m_offsetof(NvBootSdramParams, McEmemAdrCfgDev1)}, //973
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_385,  NV_FIELD_SHIFTMASK(MC_EMEM_ADR_CFG_BANK_MASK_2_0_EMEM_BANK_MASK_2_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_385_0_MC_EMEM_ADR_CFG_BANK_MASK_2_0_EMEM_BANK_MASK_2_RANGE) - NV_FIELD_SHIFT(MC_EMEM_ADR_CFG_BANK_MASK_2_0_EMEM_BANK_MASK_2_RANGE)), m_offsetof(NvBootSdramParams, McEmemAdrCfgBankMask2)}, //974
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_385,  NV_FIELD_SHIFTMASK(MC_CLIENT_ORDER_ID_0_0_9_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_385_0_MC_CLIENT_ORDER_ID_0_0_9_0_RANGE) - NV_FIELD_SHIFT(MC_CLIENT_ORDER_ID_0_0_9_0_RANGE)), m_offsetof(NvBootSdramParams, McClientOrderId0)}, //975
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_386,  NV_FIELD_SHIFTMASK(MC_VIDEO_PROTECT_VPR_OVERRIDE1_0_SDMMC4A_VPR_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_386_0_MC_VIDEO_PROTECT_VPR_OVERRIDE1_0_SDMMC4A_VPR_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_VIDEO_PROTECT_VPR_OVERRIDE1_0_SDMMC4A_VPR_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McVideoProtectVprOverride1)}, //976
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_386,  NV_FIELD_SHIFTMASK(MC_VIDEO_PROTECT_VPR_OVERRIDE1_0_8_5_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_386_0_MC_VIDEO_PROTECT_VPR_OVERRIDE1_0_8_5_RANGE) - NV_FIELD_SHIFT(MC_VIDEO_PROTECT_VPR_OVERRIDE1_0_8_5_RANGE)), m_offsetof(NvBootSdramParams, McVideoProtectVprOverride1)}, //977
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_386,  NV_FIELD_SHIFTMASK(MC_VIDEO_PROTECT_VPR_OVERRIDE1_0_13_12_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_386_0_MC_VIDEO_PROTECT_VPR_OVERRIDE1_0_13_12_RANGE) - NV_FIELD_SHIFT(MC_VIDEO_PROTECT_VPR_OVERRIDE1_0_13_12_RANGE)), m_offsetof(NvBootSdramParams, McVideoProtectVprOverride1)}, //978
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_386,  NV_FIELD_SHIFTMASK(MC_VIDEO_PROTECT_VPR_OVERRIDE1_0_31_17_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_386_0_MC_VIDEO_PROTECT_VPR_OVERRIDE1_0_31_17_RANGE) - NV_FIELD_SHIFT(MC_VIDEO_PROTECT_VPR_OVERRIDE1_0_31_17_RANGE)), m_offsetof(NvBootSdramParams, McVideoProtectVprOverride1)}, //979
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_386,  NV_FIELD_SHIFTMASK(MC_HUB_PC_VC_ID_14_0_9_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_386_0_MC_HUB_PC_VC_ID_14_0_9_0_RANGE) - NV_FIELD_SHIFT(MC_HUB_PC_VC_ID_14_0_9_0_RANGE)), m_offsetof(NvBootSdramParams, McHubPcVcId14)}, //980
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_387,  NV_FIELD_SHIFTMASK(MC_HUB_PC_VC_ID_10_0_29_8_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_387_0_MC_HUB_PC_VC_ID_10_0_29_8_RANGE) - NV_FIELD_SHIFT(MC_HUB_PC_VC_ID_10_0_29_8_RANGE)), m_offsetof(NvBootSdramParams, McHubPcVcId10)}, //981
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_387,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT3_CLIENT_ACCESS0_0_2_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_387_0_MC_SECURITY_CARVEOUT3_CLIENT_ACCESS0_0_2_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT3_CLIENT_ACCESS0_0_2_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout3Access0)}, //982
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_387,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT3_CLIENT_ACCESS0_0_22_21_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_387_0_MC_SECURITY_CARVEOUT3_CLIENT_ACCESS0_0_22_21_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT3_CLIENT_ACCESS0_0_22_21_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout3Access0)}, //983
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_387,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT3_CLIENT_ACCESS0_0_31_28_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_387_0_MC_SECURITY_CARVEOUT3_CLIENT_ACCESS0_0_31_28_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT3_CLIENT_ACCESS0_0_31_28_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout3Access0)}, //984
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_388,  NV_FIELD_SHIFTMASK(MC_HUB_PC_VC_ID_6_0_25_4_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_388_0_MC_HUB_PC_VC_ID_6_0_25_4_RANGE) - NV_FIELD_SHIFT(MC_HUB_PC_VC_ID_6_0_25_4_RANGE)), m_offsetof(NvBootSdramParams, McHubPcVcId6)}, //985
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_388,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT5_CLIENT_ACCESS0_0_2_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_388_0_MC_SECURITY_CARVEOUT5_CLIENT_ACCESS0_0_2_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT5_CLIENT_ACCESS0_0_2_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout5Access0)}, //986
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_388,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT5_CLIENT_ACCESS0_0_22_21_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_388_0_MC_SECURITY_CARVEOUT5_CLIENT_ACCESS0_0_22_21_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT5_CLIENT_ACCESS0_0_22_21_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout5Access0)}, //987
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_388,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT5_CLIENT_ACCESS0_0_31_28_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_388_0_MC_SECURITY_CARVEOUT5_CLIENT_ACCESS0_0_31_28_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT5_CLIENT_ACCESS0_0_31_28_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout5Access0)}, //988
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_389,  NV_FIELD_SHIFTMASK(MC_ECC_RAW_MODE_CONTROL_0_2_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_389_0_MC_ECC_RAW_MODE_CONTROL_0_2_0_RANGE) - NV_FIELD_SHIFT(MC_ECC_RAW_MODE_CONTROL_0_2_0_RANGE)), m_offsetof(NvBootSdramParams, McEccRawModeControl)}, //989
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_389,  NV_FIELD_SHIFTMASK(MC_ECC_RAW_MODE_CONTROL_0_23_8_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_389_0_MC_ECC_RAW_MODE_CONTROL_0_23_8_RANGE) - NV_FIELD_SHIFT(MC_ECC_RAW_MODE_CONTROL_0_23_8_RANGE)), m_offsetof(NvBootSdramParams, McEccRawModeControl)}, //990
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_389,  NV_FIELD_SHIFTMASK(MC_ECC_RAW_MODE_CONTROL_0_31_29_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_389_0_MC_ECC_RAW_MODE_CONTROL_0_31_29_RANGE) - NV_FIELD_SHIFT(MC_ECC_RAW_MODE_CONTROL_0_31_29_RANGE)), m_offsetof(NvBootSdramParams, McEccRawModeControl)}, //991
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_389,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT1_CLIENT_ACCESS0_0_2_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_389_0_MC_SECURITY_CARVEOUT1_CLIENT_ACCESS0_0_2_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT1_CLIENT_ACCESS0_0_2_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout1Access0)}, //992
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_389,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT1_CLIENT_ACCESS0_0_22_21_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_389_0_MC_SECURITY_CARVEOUT1_CLIENT_ACCESS0_0_22_21_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT1_CLIENT_ACCESS0_0_22_21_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout1Access0)}, //993
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_389,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT1_CLIENT_ACCESS0_0_31_28_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_389_0_MC_SECURITY_CARVEOUT1_CLIENT_ACCESS0_0_31_28_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT1_CLIENT_ACCESS0_0_31_28_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout1Access0)}, //994
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_390,  NV_FIELD_SHIFTMASK(MC_EMEM_CFG_0_EMEM_SIZE_MB_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_390_0_MC_EMEM_CFG_0_EMEM_SIZE_MB_RANGE) - NV_FIELD_SHIFT(MC_EMEM_CFG_0_EMEM_SIZE_MB_RANGE)), m_offsetof(NvBootSdramParams, McEmemCfg)}, //995
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_390,  NV_FIELD_SHIFTMASK(MC_EMEM_CFG_0_EMEM_BOM_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_390_0_MC_EMEM_CFG_0_EMEM_BOM_RANGE) - NV_FIELD_SHIFT(MC_EMEM_CFG_0_EMEM_BOM_RANGE)), m_offsetof(NvBootSdramParams, McEmemCfg)}, //996
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_390,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT3_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_390_0_MC_SECURITY_CARVEOUT3_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT3_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout3ForceInternalAccess0)}, //997
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_390,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT3_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_390_0_MC_SECURITY_CARVEOUT3_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT3_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout3ForceInternalAccess0)}, //998
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_390,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT3_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_390_0_MC_SECURITY_CARVEOUT3_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT3_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout3ForceInternalAccess0)}, //999
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_391,  NV_FIELD_SHIFTMASK(MC_REGIF_CONFIG_0_19_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_391_0_MC_REGIF_CONFIG_0_19_0_RANGE) - NV_FIELD_SHIFT(MC_REGIF_CONFIG_0_19_0_RANGE)), m_offsetof(NvBootSdramParams, McRegifConfig)}, //1000
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_391,  NV_FIELD_SHIFTMASK(MC_VIDEO_PROTECT_BOM_0_VIDEO_PROTECT_BOM_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_391_0_MC_VIDEO_PROTECT_BOM_0_VIDEO_PROTECT_BOM_RANGE) - NV_FIELD_SHIFT(MC_VIDEO_PROTECT_BOM_0_VIDEO_PROTECT_BOM_RANGE)), m_offsetof(NvBootSdramParams, McVideoProtectBom)}, //1001
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_392,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT3_BOM_0_MC_SECURITY_CARVEOUT3_BOM_RANGE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_392_0_MC_SECURITY_CARVEOUT3_BOM_0_MC_SECURITY_CARVEOUT3_BOM_RANGE_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT3_BOM_0_MC_SECURITY_CARVEOUT3_BOM_RANGE_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout3Bom)}, //1002
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_392,  NV_FIELD_SHIFTMASK(MC_VIDEO_PROTECT_SIZE_MB_0_VIDEO_PROTECT_SIZE_MB_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_392_0_MC_VIDEO_PROTECT_SIZE_MB_0_VIDEO_PROTECT_SIZE_MB_RANGE) - NV_FIELD_SHIFT(MC_VIDEO_PROTECT_SIZE_MB_0_VIDEO_PROTECT_SIZE_MB_RANGE)), m_offsetof(NvBootSdramParams, McVideoProtectSizeMb)}, //1003
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_393,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT1_BOM_0_MC_SECURITY_CARVEOUT1_BOM_RANGE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_393_0_MC_SECURITY_CARVEOUT1_BOM_0_MC_SECURITY_CARVEOUT1_BOM_RANGE_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT1_BOM_0_MC_SECURITY_CARVEOUT1_BOM_RANGE_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout1Bom)}, //1004
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_393,  NV_FIELD_SHIFTMASK(MC_SEC_CARVEOUT_BOM_0_SEC_CARVEOUT_BOM_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_393_0_MC_SEC_CARVEOUT_BOM_0_SEC_CARVEOUT_BOM_RANGE) - NV_FIELD_SHIFT(MC_SEC_CARVEOUT_BOM_0_SEC_CARVEOUT_BOM_RANGE)), m_offsetof(NvBootSdramParams, McSecCarveoutBom)}, //1005
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_394,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT4_BOM_0_MC_SECURITY_CARVEOUT4_BOM_RANGE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_394_0_MC_SECURITY_CARVEOUT4_BOM_0_MC_SECURITY_CARVEOUT4_BOM_RANGE_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT4_BOM_0_MC_SECURITY_CARVEOUT4_BOM_RANGE_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout4Bom)}, //1006
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_394,  NV_FIELD_SHIFTMASK(MC_SEC_CARVEOUT_SIZE_MB_0_SEC_CARVEOUT_SIZE_MB_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_394_0_MC_SEC_CARVEOUT_SIZE_MB_0_SEC_CARVEOUT_SIZE_MB_RANGE) - NV_FIELD_SHIFT(MC_SEC_CARVEOUT_SIZE_MB_0_SEC_CARVEOUT_SIZE_MB_RANGE)), m_offsetof(NvBootSdramParams, McSecCarveoutSizeMb)}, //1007
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_395,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT2_BOM_0_MC_SECURITY_CARVEOUT2_BOM_RANGE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_395_0_MC_SECURITY_CARVEOUT2_BOM_0_MC_SECURITY_CARVEOUT2_BOM_RANGE_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT2_BOM_0_MC_SECURITY_CARVEOUT2_BOM_RANGE_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout2Bom)}, //1008
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_395,  NV_FIELD_SHIFTMASK(MC_MTS_CARVEOUT_BOM_0_MTS_CARVEOUT_BOM_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_395_0_MC_MTS_CARVEOUT_BOM_0_MTS_CARVEOUT_BOM_RANGE) - NV_FIELD_SHIFT(MC_MTS_CARVEOUT_BOM_0_MTS_CARVEOUT_BOM_RANGE)), m_offsetof(NvBootSdramParams, McMtsCarveoutBom)}, //1009
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_396,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT5_BOM_0_MC_SECURITY_CARVEOUT5_BOM_RANGE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_396_0_MC_SECURITY_CARVEOUT5_BOM_0_MC_SECURITY_CARVEOUT5_BOM_RANGE_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT5_BOM_0_MC_SECURITY_CARVEOUT5_BOM_RANGE_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout5Bom)}, //1010
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_396,  NV_FIELD_SHIFTMASK(MC_MTS_CARVEOUT_SIZE_MB_0_MTS_CARVEOUT_SIZE_MB_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_396_0_MC_MTS_CARVEOUT_SIZE_MB_0_MTS_CARVEOUT_SIZE_MB_RANGE) - NV_FIELD_SHIFT(MC_MTS_CARVEOUT_SIZE_MB_0_MTS_CARVEOUT_SIZE_MB_RANGE)), m_offsetof(NvBootSdramParams, McMtsCarveoutSizeMb)}, //1011
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_397,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT9_BOM_0_MC_SECURITY_CARVEOUT9_BOM_RANGE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_397_0_MC_SECURITY_CARVEOUT9_BOM_0_MC_SECURITY_CARVEOUT9_BOM_RANGE_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT9_BOM_0_MC_SECURITY_CARVEOUT9_BOM_RANGE_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout9Bom)}, //1012
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_397,  NV_FIELD_SHIFTMASK(MC_ECC_REGION3_BOM_0_ECC_REGION3_BOM_RANGE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_397_0_MC_ECC_REGION3_BOM_0_ECC_REGION3_BOM_RANGE_RANGE) - NV_FIELD_SHIFT(MC_ECC_REGION3_BOM_0_ECC_REGION3_BOM_RANGE_RANGE)), m_offsetof(NvBootSdramParams, McEccRegion3Bom)}, //1013
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_398,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT7_BOM_0_MC_SECURITY_CARVEOUT7_BOM_RANGE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_398_0_MC_SECURITY_CARVEOUT7_BOM_0_MC_SECURITY_CARVEOUT7_BOM_RANGE_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT7_BOM_0_MC_SECURITY_CARVEOUT7_BOM_RANGE_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout7Bom)}, //1014
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_398,  NV_FIELD_SHIFTMASK(MC_ECC_REGION2_BOM_0_ECC_REGION2_BOM_RANGE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_398_0_MC_ECC_REGION2_BOM_0_ECC_REGION2_BOM_RANGE_RANGE) - NV_FIELD_SHIFT(MC_ECC_REGION2_BOM_0_ECC_REGION2_BOM_RANGE_RANGE)), m_offsetof(NvBootSdramParams, McEccRegion2Bom)}, //1015
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_399,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT18_BOM_0_MC_SECURITY_CARVEOUT18_BOM_RANGE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_399_0_MC_SECURITY_CARVEOUT18_BOM_0_MC_SECURITY_CARVEOUT18_BOM_RANGE_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT18_BOM_0_MC_SECURITY_CARVEOUT18_BOM_RANGE_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout18Bom)}, //1016
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_399,  NV_FIELD_SHIFTMASK(MC_ECC_REGION1_BOM_0_ECC_REGION1_BOM_RANGE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_399_0_MC_ECC_REGION1_BOM_0_ECC_REGION1_BOM_RANGE_RANGE) - NV_FIELD_SHIFT(MC_ECC_REGION1_BOM_0_ECC_REGION1_BOM_RANGE_RANGE)), m_offsetof(NvBootSdramParams, McEccRegion1Bom)}, //1017
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_400,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT28_BOM_0_MC_SECURITY_CARVEOUT28_BOM_RANGE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_400_0_MC_SECURITY_CARVEOUT28_BOM_0_MC_SECURITY_CARVEOUT28_BOM_RANGE_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT28_BOM_0_MC_SECURITY_CARVEOUT28_BOM_RANGE_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout28Bom)}, //1018
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_400,  NV_FIELD_SHIFTMASK(MC_ECC_REGION0_BOM_0_ECC_REGION0_BOM_RANGE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_400_0_MC_ECC_REGION0_BOM_0_ECC_REGION0_BOM_RANGE_RANGE) - NV_FIELD_SHIFT(MC_ECC_REGION0_BOM_0_ECC_REGION0_BOM_RANGE_RANGE)), m_offsetof(NvBootSdramParams, McEccRegion0Bom)}, //1019
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_401,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT15_BOM_0_MC_SECURITY_CARVEOUT15_BOM_RANGE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_401_0_MC_SECURITY_CARVEOUT15_BOM_0_MC_SECURITY_CARVEOUT15_BOM_RANGE_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT15_BOM_0_MC_SECURITY_CARVEOUT15_BOM_RANGE_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout15Bom)}, //1020
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_401,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT5_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_401_0_MC_SECURITY_CARVEOUT5_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT5_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout5ForceInternalAccess2)}, //1021
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_401,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT5_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_401_0_MC_SECURITY_CARVEOUT5_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT5_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout5ForceInternalAccess2)}, //1022
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_402,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT6_BOM_0_MC_SECURITY_CARVEOUT6_BOM_RANGE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_402_0_MC_SECURITY_CARVEOUT6_BOM_0_MC_SECURITY_CARVEOUT6_BOM_RANGE_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT6_BOM_0_MC_SECURITY_CARVEOUT6_BOM_RANGE_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout6Bom)}, //1023
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_402,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT4_CLIENT_ACCESS2_0_13_4_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_402_0_MC_SECURITY_CARVEOUT4_CLIENT_ACCESS2_0_13_4_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT4_CLIENT_ACCESS2_0_13_4_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout4Access2)}, //1024
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_402,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT4_CLIENT_ACCESS2_0_21_20_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_402_0_MC_SECURITY_CARVEOUT4_CLIENT_ACCESS2_0_21_20_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT4_CLIENT_ACCESS2_0_21_20_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout4Access2)}, //1025
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_403,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT10_BOM_0_MC_SECURITY_CARVEOUT10_BOM_RANGE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_403_0_MC_SECURITY_CARVEOUT10_BOM_0_MC_SECURITY_CARVEOUT10_BOM_RANGE_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT10_BOM_0_MC_SECURITY_CARVEOUT10_BOM_RANGE_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout10Bom)}, //1026
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_403,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT2_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_403_0_MC_SECURITY_CARVEOUT2_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT2_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout2ForceInternalAccess2)}, //1027
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_403,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT2_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_403_0_MC_SECURITY_CARVEOUT2_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT2_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout2ForceInternalAccess2)}, //1028
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_404,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT27_BOM_0_MC_SECURITY_CARVEOUT27_BOM_RANGE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_404_0_MC_SECURITY_CARVEOUT27_BOM_0_MC_SECURITY_CARVEOUT27_BOM_RANGE_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT27_BOM_0_MC_SECURITY_CARVEOUT27_BOM_RANGE_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout27Bom)}, //1029
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_404,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT2_CLIENT_ACCESS2_0_13_4_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_404_0_MC_SECURITY_CARVEOUT2_CLIENT_ACCESS2_0_13_4_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT2_CLIENT_ACCESS2_0_13_4_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout2Access2)}, //1030
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_404,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT2_CLIENT_ACCESS2_0_21_20_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_404_0_MC_SECURITY_CARVEOUT2_CLIENT_ACCESS2_0_21_20_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT2_CLIENT_ACCESS2_0_21_20_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout2Access2)}, //1031
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_405,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT23_BOM_0_MC_SECURITY_CARVEOUT23_BOM_RANGE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_405_0_MC_SECURITY_CARVEOUT23_BOM_0_MC_SECURITY_CARVEOUT23_BOM_RANGE_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT23_BOM_0_MC_SECURITY_CARVEOUT23_BOM_RANGE_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout23Bom)}, //1032
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_405,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT1_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_405_0_MC_SECURITY_CARVEOUT1_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT1_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout1ForceInternalAccess2)}, //1033
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_405,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT1_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_405_0_MC_SECURITY_CARVEOUT1_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT1_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout1ForceInternalAccess2)}, //1034
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_406,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT30_BOM_0_MC_SECURITY_CARVEOUT30_BOM_RANGE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_406_0_MC_SECURITY_CARVEOUT30_BOM_0_MC_SECURITY_CARVEOUT30_BOM_RANGE_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT30_BOM_0_MC_SECURITY_CARVEOUT30_BOM_RANGE_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout30Bom)}, //1035
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_406,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT3_CLIENT_ACCESS2_0_13_4_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_406_0_MC_SECURITY_CARVEOUT3_CLIENT_ACCESS2_0_13_4_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT3_CLIENT_ACCESS2_0_13_4_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout3Access2)}, //1036
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_406,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT3_CLIENT_ACCESS2_0_21_20_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_406_0_MC_SECURITY_CARVEOUT3_CLIENT_ACCESS2_0_21_20_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT3_CLIENT_ACCESS2_0_21_20_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout3Access2)}, //1037
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_407,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT14_BOM_0_MC_SECURITY_CARVEOUT14_BOM_RANGE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_407_0_MC_SECURITY_CARVEOUT14_BOM_0_MC_SECURITY_CARVEOUT14_BOM_RANGE_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT14_BOM_0_MC_SECURITY_CARVEOUT14_BOM_RANGE_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout14Bom)}, //1038
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_407,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT5_CLIENT_ACCESS2_0_13_4_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_407_0_MC_SECURITY_CARVEOUT5_CLIENT_ACCESS2_0_13_4_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT5_CLIENT_ACCESS2_0_13_4_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout5Access2)}, //1039
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_407,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT5_CLIENT_ACCESS2_0_21_20_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_407_0_MC_SECURITY_CARVEOUT5_CLIENT_ACCESS2_0_21_20_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT5_CLIENT_ACCESS2_0_21_20_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout5Access2)}, //1040
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_408,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT17_BOM_0_MC_SECURITY_CARVEOUT17_BOM_RANGE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_408_0_MC_SECURITY_CARVEOUT17_BOM_0_MC_SECURITY_CARVEOUT17_BOM_RANGE_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT17_BOM_0_MC_SECURITY_CARVEOUT17_BOM_RANGE_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout17Bom)}, //1041
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_408,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT4_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_408_0_MC_SECURITY_CARVEOUT4_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT4_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout4ForceInternalAccess2)}, //1042
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_408,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT4_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_408_0_MC_SECURITY_CARVEOUT4_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT4_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout4ForceInternalAccess2)}, //1043
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_409,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT25_BOM_0_MC_SECURITY_CARVEOUT25_BOM_RANGE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_409_0_MC_SECURITY_CARVEOUT25_BOM_0_MC_SECURITY_CARVEOUT25_BOM_RANGE_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT25_BOM_0_MC_SECURITY_CARVEOUT25_BOM_RANGE_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout25Bom)}, //1044
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_409,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT3_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_409_0_MC_SECURITY_CARVEOUT3_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT3_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout3ForceInternalAccess2)}, //1045
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_409,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT3_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_409_0_MC_SECURITY_CARVEOUT3_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT3_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout3ForceInternalAccess2)}, //1046
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_410,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT22_BOM_0_MC_SECURITY_CARVEOUT22_BOM_RANGE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_410_0_MC_SECURITY_CARVEOUT22_BOM_0_MC_SECURITY_CARVEOUT22_BOM_RANGE_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT22_BOM_0_MC_SECURITY_CARVEOUT22_BOM_RANGE_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout22Bom)}, //1047
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_410,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT1_CLIENT_ACCESS2_0_13_4_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_410_0_MC_SECURITY_CARVEOUT1_CLIENT_ACCESS2_0_13_4_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT1_CLIENT_ACCESS2_0_13_4_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout1Access2)}, //1048
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_410,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT1_CLIENT_ACCESS2_0_21_20_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_410_0_MC_SECURITY_CARVEOUT1_CLIENT_ACCESS2_0_21_20_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT1_CLIENT_ACCESS2_0_21_20_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout1Access2)}, //1049
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_411,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT11_BOM_0_MC_SECURITY_CARVEOUT11_BOM_RANGE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_411_0_MC_SECURITY_CARVEOUT11_BOM_0_MC_SECURITY_CARVEOUT11_BOM_RANGE_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT11_BOM_0_MC_SECURITY_CARVEOUT11_BOM_RANGE_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout11Bom)}, //1050
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_411,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT10_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_411_0_MC_SECURITY_CARVEOUT10_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT10_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout10ForceInternalAccess2)}, //1051
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_411,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT10_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_411_0_MC_SECURITY_CARVEOUT10_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT10_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout10ForceInternalAccess2)}, //1052
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_412,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT19_BOM_0_MC_SECURITY_CARVEOUT19_BOM_RANGE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_412_0_MC_SECURITY_CARVEOUT19_BOM_0_MC_SECURITY_CARVEOUT19_BOM_RANGE_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT19_BOM_0_MC_SECURITY_CARVEOUT19_BOM_RANGE_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout19Bom)}, //1053
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_412,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT20_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_412_0_MC_SECURITY_CARVEOUT20_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT20_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout20ForceInternalAccess2)}, //1054
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_412,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT20_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_412_0_MC_SECURITY_CARVEOUT20_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT20_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout20ForceInternalAccess2)}, //1055
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_413,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT13_BOM_0_MC_SECURITY_CARVEOUT13_BOM_RANGE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_413_0_MC_SECURITY_CARVEOUT13_BOM_0_MC_SECURITY_CARVEOUT13_BOM_RANGE_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT13_BOM_0_MC_SECURITY_CARVEOUT13_BOM_RANGE_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout13Bom)}, //1056
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_413,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT15_CLIENT_ACCESS2_0_13_4_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_413_0_MC_SECURITY_CARVEOUT15_CLIENT_ACCESS2_0_13_4_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT15_CLIENT_ACCESS2_0_13_4_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout15Access2)}, //1057
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_413,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT15_CLIENT_ACCESS2_0_21_20_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_413_0_MC_SECURITY_CARVEOUT15_CLIENT_ACCESS2_0_21_20_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT15_CLIENT_ACCESS2_0_21_20_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout15Access2)}, //1058
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_414,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT31_BOM_0_MC_SECURITY_CARVEOUT31_BOM_RANGE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_414_0_MC_SECURITY_CARVEOUT31_BOM_0_MC_SECURITY_CARVEOUT31_BOM_RANGE_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT31_BOM_0_MC_SECURITY_CARVEOUT31_BOM_RANGE_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout31Bom)}, //1059
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_414,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT12_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_414_0_MC_SECURITY_CARVEOUT12_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT12_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout12ForceInternalAccess2)}, //1060
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_414,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT12_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_414_0_MC_SECURITY_CARVEOUT12_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT12_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout12ForceInternalAccess2)}, //1061
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_415,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT21_BOM_0_MC_SECURITY_CARVEOUT21_BOM_RANGE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_415_0_MC_SECURITY_CARVEOUT21_BOM_0_MC_SECURITY_CARVEOUT21_BOM_RANGE_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT21_BOM_0_MC_SECURITY_CARVEOUT21_BOM_RANGE_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout21Bom)}, //1062
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_415,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT30_CLIENT_ACCESS2_0_13_4_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_415_0_MC_SECURITY_CARVEOUT30_CLIENT_ACCESS2_0_13_4_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT30_CLIENT_ACCESS2_0_13_4_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout30Access2)}, //1063
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_415,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT30_CLIENT_ACCESS2_0_21_20_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_415_0_MC_SECURITY_CARVEOUT30_CLIENT_ACCESS2_0_21_20_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT30_CLIENT_ACCESS2_0_21_20_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout30Access2)}, //1064
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_416,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT20_BOM_0_MC_SECURITY_CARVEOUT20_BOM_RANGE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_416_0_MC_SECURITY_CARVEOUT20_BOM_0_MC_SECURITY_CARVEOUT20_BOM_RANGE_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT20_BOM_0_MC_SECURITY_CARVEOUT20_BOM_RANGE_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout20Bom)}, //1065
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_416,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT27_CLIENT_ACCESS2_0_13_4_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_416_0_MC_SECURITY_CARVEOUT27_CLIENT_ACCESS2_0_13_4_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT27_CLIENT_ACCESS2_0_13_4_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout27Access2)}, //1066
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_416,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT27_CLIENT_ACCESS2_0_21_20_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_416_0_MC_SECURITY_CARVEOUT27_CLIENT_ACCESS2_0_21_20_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT27_CLIENT_ACCESS2_0_21_20_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout27Access2)}, //1067
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_417,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT24_BOM_0_MC_SECURITY_CARVEOUT24_BOM_RANGE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_417_0_MC_SECURITY_CARVEOUT24_BOM_0_MC_SECURITY_CARVEOUT24_BOM_RANGE_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT24_BOM_0_MC_SECURITY_CARVEOUT24_BOM_RANGE_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout24Bom)}, //1068
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_417,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT15_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_417_0_MC_SECURITY_CARVEOUT15_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT15_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout15ForceInternalAccess2)}, //1069
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_417,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT15_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_417_0_MC_SECURITY_CARVEOUT15_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT15_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout15ForceInternalAccess2)}, //1070
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_418,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT16_BOM_0_MC_SECURITY_CARVEOUT16_BOM_RANGE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_418_0_MC_SECURITY_CARVEOUT16_BOM_0_MC_SECURITY_CARVEOUT16_BOM_RANGE_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT16_BOM_0_MC_SECURITY_CARVEOUT16_BOM_RANGE_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout16Bom)}, //1071
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_418,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT11_CLIENT_ACCESS2_0_13_4_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_418_0_MC_SECURITY_CARVEOUT11_CLIENT_ACCESS2_0_13_4_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT11_CLIENT_ACCESS2_0_13_4_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout11Access2)}, //1072
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_418,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT11_CLIENT_ACCESS2_0_21_20_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_418_0_MC_SECURITY_CARVEOUT11_CLIENT_ACCESS2_0_21_20_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT11_CLIENT_ACCESS2_0_21_20_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout11Access2)}, //1073
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_419,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT29_BOM_0_MC_SECURITY_CARVEOUT29_BOM_RANGE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_419_0_MC_SECURITY_CARVEOUT29_BOM_0_MC_SECURITY_CARVEOUT29_BOM_RANGE_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT29_BOM_0_MC_SECURITY_CARVEOUT29_BOM_RANGE_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout29Bom)}, //1074
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_419,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT23_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_419_0_MC_SECURITY_CARVEOUT23_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT23_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout23ForceInternalAccess2)}, //1075
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_419,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT23_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_419_0_MC_SECURITY_CARVEOUT23_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT23_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout23ForceInternalAccess2)}, //1076
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_420,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT12_BOM_0_MC_SECURITY_CARVEOUT12_BOM_RANGE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_420_0_MC_SECURITY_CARVEOUT12_BOM_0_MC_SECURITY_CARVEOUT12_BOM_RANGE_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT12_BOM_0_MC_SECURITY_CARVEOUT12_BOM_RANGE_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout12Bom)}, //1077
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_420,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT16_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_420_0_MC_SECURITY_CARVEOUT16_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT16_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout16ForceInternalAccess2)}, //1078
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_420,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT16_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_420_0_MC_SECURITY_CARVEOUT16_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT16_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout16ForceInternalAccess2)}, //1079
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_421,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT8_BOM_0_MC_SECURITY_CARVEOUT8_BOM_RANGE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_421_0_MC_SECURITY_CARVEOUT8_BOM_0_MC_SECURITY_CARVEOUT8_BOM_RANGE_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT8_BOM_0_MC_SECURITY_CARVEOUT8_BOM_RANGE_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout8Bom)}, //1080
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_421,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT27_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_421_0_MC_SECURITY_CARVEOUT27_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT27_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout27ForceInternalAccess2)}, //1081
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_421,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT27_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_421_0_MC_SECURITY_CARVEOUT27_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT27_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout27ForceInternalAccess2)}, //1082
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_422,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT26_BOM_0_MC_SECURITY_CARVEOUT26_BOM_RANGE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_422_0_MC_SECURITY_CARVEOUT26_BOM_0_MC_SECURITY_CARVEOUT26_BOM_RANGE_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT26_BOM_0_MC_SECURITY_CARVEOUT26_BOM_RANGE_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout26Bom)}, //1083
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_422,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT28_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_422_0_MC_SECURITY_CARVEOUT28_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT28_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout28ForceInternalAccess2)}, //1084
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_422,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT28_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_422_0_MC_SECURITY_CARVEOUT28_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT28_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout28ForceInternalAccess2)}, //1085
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_423,  NV_FIELD_SHIFTMASK(MC_CLIENT_ORDER_ID_15_0_13_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_423_0_MC_CLIENT_ORDER_ID_15_0_13_0_RANGE) - NV_FIELD_SHIFT(MC_CLIENT_ORDER_ID_15_0_13_0_RANGE)), m_offsetof(NvBootSdramParams, McClientOrderId15)}, //1086
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_423,  NV_FIELD_SHIFTMASK(MC_CLIENT_ORDER_ID_15_0_29_24_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_423_0_MC_CLIENT_ORDER_ID_15_0_29_24_RANGE) - NV_FIELD_SHIFT(MC_CLIENT_ORDER_ID_15_0_29_24_RANGE)), m_offsetof(NvBootSdramParams, McClientOrderId15)}, //1087
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_423,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT26_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_423_0_MC_SECURITY_CARVEOUT26_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT26_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout26ForceInternalAccess2)}, //1088
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_423,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT26_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_423_0_MC_SECURITY_CARVEOUT26_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT26_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout26ForceInternalAccess2)}, //1089
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_424,  NV_FIELD_SHIFTMASK(MC_CLIENT_ORDER_ID_20_0_13_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_424_0_MC_CLIENT_ORDER_ID_20_0_13_0_RANGE) - NV_FIELD_SHIFT(MC_CLIENT_ORDER_ID_20_0_13_0_RANGE)), m_offsetof(NvBootSdramParams, McClientOrderId20)}, //1090
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_424,  NV_FIELD_SHIFTMASK(MC_CLIENT_ORDER_ID_20_0_29_24_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_424_0_MC_CLIENT_ORDER_ID_20_0_29_24_RANGE) - NV_FIELD_SHIFT(MC_CLIENT_ORDER_ID_20_0_29_24_RANGE)), m_offsetof(NvBootSdramParams, McClientOrderId20)}, //1091
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_424,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT21_CLIENT_ACCESS2_0_13_4_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_424_0_MC_SECURITY_CARVEOUT21_CLIENT_ACCESS2_0_13_4_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT21_CLIENT_ACCESS2_0_13_4_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout21Access2)}, //1092
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_424,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT21_CLIENT_ACCESS2_0_21_20_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_424_0_MC_SECURITY_CARVEOUT21_CLIENT_ACCESS2_0_21_20_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT21_CLIENT_ACCESS2_0_21_20_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout21Access2)}, //1093
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_425,  NV_FIELD_SHIFTMASK(MC_HUB_PC_VC_ID_9_0_9_4_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_425_0_MC_HUB_PC_VC_ID_9_0_9_4_RANGE) - NV_FIELD_SHIFT(MC_HUB_PC_VC_ID_9_0_9_4_RANGE)), m_offsetof(NvBootSdramParams, McHubPcVcId9)}, //1094
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_425,  NV_FIELD_SHIFTMASK(MC_HUB_PC_VC_ID_9_0_29_16_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_425_0_MC_HUB_PC_VC_ID_9_0_29_16_RANGE) - NV_FIELD_SHIFT(MC_HUB_PC_VC_ID_9_0_29_16_RANGE)), m_offsetof(NvBootSdramParams, McHubPcVcId9)}, //1095
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_425,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT20_CLIENT_ACCESS2_0_13_4_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_425_0_MC_SECURITY_CARVEOUT20_CLIENT_ACCESS2_0_13_4_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT20_CLIENT_ACCESS2_0_13_4_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout20Access2)}, //1096
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_425,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT20_CLIENT_ACCESS2_0_21_20_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_425_0_MC_SECURITY_CARVEOUT20_CLIENT_ACCESS2_0_21_20_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT20_CLIENT_ACCESS2_0_21_20_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout20Access2)}, //1097
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_426,  NV_FIELD_SHIFTMASK(MC_SYNCPOINT_BOM_0_SYNCPOINT_BOM_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_426_0_MC_SYNCPOINT_BOM_0_SYNCPOINT_BOM_RANGE) - NV_FIELD_SHIFT(MC_SYNCPOINT_BOM_0_SYNCPOINT_BOM_RANGE)), m_offsetof(NvBootSdramParams, McSyncpointBom)}, //1098
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_426,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT6_CLIENT_ACCESS2_0_13_4_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_426_0_MC_SECURITY_CARVEOUT6_CLIENT_ACCESS2_0_13_4_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT6_CLIENT_ACCESS2_0_13_4_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout6Access2)}, //1099
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_426,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT6_CLIENT_ACCESS2_0_21_20_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_426_0_MC_SECURITY_CARVEOUT6_CLIENT_ACCESS2_0_21_20_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT6_CLIENT_ACCESS2_0_21_20_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout6Access2)}, //1100
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_427,  NV_FIELD_SHIFTMASK(MC_SYNCPOINT_TOM_0_SYNCPOINT_TOM_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_427_0_MC_SYNCPOINT_TOM_0_SYNCPOINT_TOM_RANGE) - NV_FIELD_SHIFT(MC_SYNCPOINT_TOM_0_SYNCPOINT_TOM_RANGE)), m_offsetof(NvBootSdramParams, McSyncpointTom)}, //1101
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_427,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT11_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_427_0_MC_SECURITY_CARVEOUT11_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT11_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout11ForceInternalAccess2)}, //1102
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_427,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT11_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_427_0_MC_SECURITY_CARVEOUT11_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT11_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout11ForceInternalAccess2)}, //1103
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_428,  NV_FIELD_SHIFTMASK(MC_ECC_CFG_0_ECC_SIZE_MB_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_428_0_MC_ECC_CFG_0_ECC_SIZE_MB_RANGE) - NV_FIELD_SHIFT(MC_ECC_CFG_0_ECC_SIZE_MB_RANGE)), m_offsetof(NvBootSdramParams, McEccCfg)}, //1104
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_428,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT16_CLIENT_ACCESS2_0_13_4_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_428_0_MC_SECURITY_CARVEOUT16_CLIENT_ACCESS2_0_13_4_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT16_CLIENT_ACCESS2_0_13_4_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout16Access2)}, //1105
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_428,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT16_CLIENT_ACCESS2_0_21_20_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_428_0_MC_SECURITY_CARVEOUT16_CLIENT_ACCESS2_0_21_20_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT16_CLIENT_ACCESS2_0_21_20_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout16Access2)}, //1106
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_429,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT5_CLIENT_FORCE_INTERNAL_ACCESS3_0_CARVEOUT5_FORCE_INTERNAL_VIW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_429_0_MC_SECURITY_CARVEOUT5_CLIENT_FORCE_INTERNAL_ACCESS3_0_CARVEOUT5_FORCE_INTERNAL_VIW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT5_CLIENT_FORCE_INTERNAL_ACCESS3_0_CARVEOUT5_FORCE_INTERNAL_VIW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout5ForceInternalAccess3)}, //1107
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_429,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT5_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_429_0_MC_SECURITY_CARVEOUT5_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT5_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout5ForceInternalAccess3)}, //1108
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_429,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT5_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_429_0_MC_SECURITY_CARVEOUT5_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT5_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout5ForceInternalAccess3)}, //1109
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_429,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT5_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_429_0_MC_SECURITY_CARVEOUT5_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT5_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout5ForceInternalAccess3)}, //1110
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_429,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT6_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_429_0_MC_SECURITY_CARVEOUT6_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT6_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout6ForceInternalAccess2)}, //1111
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_429,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT6_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_429_0_MC_SECURITY_CARVEOUT6_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT6_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout6ForceInternalAccess2)}, //1112
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_430,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT1_CLIENT_FORCE_INTERNAL_ACCESS3_0_CARVEOUT1_FORCE_INTERNAL_VIW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_430_0_MC_SECURITY_CARVEOUT1_CLIENT_FORCE_INTERNAL_ACCESS3_0_CARVEOUT1_FORCE_INTERNAL_VIW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT1_CLIENT_FORCE_INTERNAL_ACCESS3_0_CARVEOUT1_FORCE_INTERNAL_VIW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout1ForceInternalAccess3)}, //1113
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_430,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT1_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_430_0_MC_SECURITY_CARVEOUT1_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT1_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout1ForceInternalAccess3)}, //1114
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_430,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT1_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_430_0_MC_SECURITY_CARVEOUT1_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT1_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout1ForceInternalAccess3)}, //1115
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_430,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT1_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_430_0_MC_SECURITY_CARVEOUT1_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT1_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout1ForceInternalAccess3)}, //1116
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_430,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT13_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_430_0_MC_SECURITY_CARVEOUT13_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT13_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout13ForceInternalAccess2)}, //1117
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_430,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT13_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_430_0_MC_SECURITY_CARVEOUT13_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT13_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout13ForceInternalAccess2)}, //1118
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_431,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT2_CLIENT_FORCE_INTERNAL_ACCESS3_0_CARVEOUT2_FORCE_INTERNAL_VIW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_431_0_MC_SECURITY_CARVEOUT2_CLIENT_FORCE_INTERNAL_ACCESS3_0_CARVEOUT2_FORCE_INTERNAL_VIW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT2_CLIENT_FORCE_INTERNAL_ACCESS3_0_CARVEOUT2_FORCE_INTERNAL_VIW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout2ForceInternalAccess3)}, //1119
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_431,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT2_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_431_0_MC_SECURITY_CARVEOUT2_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT2_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout2ForceInternalAccess3)}, //1120
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_431,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT2_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_431_0_MC_SECURITY_CARVEOUT2_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT2_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout2ForceInternalAccess3)}, //1121
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_431,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT2_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_431_0_MC_SECURITY_CARVEOUT2_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT2_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout2ForceInternalAccess3)}, //1122
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_431,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT8_CLIENT_ACCESS2_0_13_4_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_431_0_MC_SECURITY_CARVEOUT8_CLIENT_ACCESS2_0_13_4_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT8_CLIENT_ACCESS2_0_13_4_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout8Access2)}, //1123
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_431,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT8_CLIENT_ACCESS2_0_21_20_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_431_0_MC_SECURITY_CARVEOUT8_CLIENT_ACCESS2_0_21_20_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT8_CLIENT_ACCESS2_0_21_20_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout8Access2)}, //1124
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_432,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT4_CLIENT_ACCESS3_0_CARVEOUT4_ALLOW_VIW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_432_0_MC_SECURITY_CARVEOUT4_CLIENT_ACCESS3_0_CARVEOUT4_ALLOW_VIW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT4_CLIENT_ACCESS3_0_CARVEOUT4_ALLOW_VIW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout4Access3)}, //1125
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_432,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT4_CLIENT_ACCESS3_0_7_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_432_0_MC_SECURITY_CARVEOUT4_CLIENT_ACCESS3_0_7_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT4_CLIENT_ACCESS3_0_7_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout4Access3)}, //1126
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_432,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT4_CLIENT_ACCESS3_0_13_12_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_432_0_MC_SECURITY_CARVEOUT4_CLIENT_ACCESS3_0_13_12_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT4_CLIENT_ACCESS3_0_13_12_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout4Access3)}, //1127
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_432,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT4_CLIENT_ACCESS3_0_31_24_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_432_0_MC_SECURITY_CARVEOUT4_CLIENT_ACCESS3_0_31_24_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT4_CLIENT_ACCESS3_0_31_24_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout4Access3)}, //1128
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_432,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT22_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_432_0_MC_SECURITY_CARVEOUT22_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT22_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout22ForceInternalAccess2)}, //1129
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_432,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT22_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_432_0_MC_SECURITY_CARVEOUT22_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT22_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout22ForceInternalAccess2)}, //1130
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_433,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT3_CLIENT_ACCESS3_0_CARVEOUT3_ALLOW_VIW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_433_0_MC_SECURITY_CARVEOUT3_CLIENT_ACCESS3_0_CARVEOUT3_ALLOW_VIW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT3_CLIENT_ACCESS3_0_CARVEOUT3_ALLOW_VIW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout3Access3)}, //1131
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_433,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT3_CLIENT_ACCESS3_0_7_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_433_0_MC_SECURITY_CARVEOUT3_CLIENT_ACCESS3_0_7_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT3_CLIENT_ACCESS3_0_7_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout3Access3)}, //1132
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_433,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT3_CLIENT_ACCESS3_0_13_12_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_433_0_MC_SECURITY_CARVEOUT3_CLIENT_ACCESS3_0_13_12_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT3_CLIENT_ACCESS3_0_13_12_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout3Access3)}, //1133
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_433,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT3_CLIENT_ACCESS3_0_31_24_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_433_0_MC_SECURITY_CARVEOUT3_CLIENT_ACCESS3_0_31_24_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT3_CLIENT_ACCESS3_0_31_24_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout3Access3)}, //1134
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_433,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT24_CLIENT_ACCESS2_0_13_4_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_433_0_MC_SECURITY_CARVEOUT24_CLIENT_ACCESS2_0_13_4_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT24_CLIENT_ACCESS2_0_13_4_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout24Access2)}, //1135
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_433,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT24_CLIENT_ACCESS2_0_21_20_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_433_0_MC_SECURITY_CARVEOUT24_CLIENT_ACCESS2_0_21_20_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT24_CLIENT_ACCESS2_0_21_20_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout24Access2)}, //1136
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_434,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT4_CLIENT_FORCE_INTERNAL_ACCESS3_0_CARVEOUT4_FORCE_INTERNAL_VIW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_434_0_MC_SECURITY_CARVEOUT4_CLIENT_FORCE_INTERNAL_ACCESS3_0_CARVEOUT4_FORCE_INTERNAL_VIW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT4_CLIENT_FORCE_INTERNAL_ACCESS3_0_CARVEOUT4_FORCE_INTERNAL_VIW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout4ForceInternalAccess3)}, //1137
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_434,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT4_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_434_0_MC_SECURITY_CARVEOUT4_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT4_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout4ForceInternalAccess3)}, //1138
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_434,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT4_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_434_0_MC_SECURITY_CARVEOUT4_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT4_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout4ForceInternalAccess3)}, //1139
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_434,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT4_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_434_0_MC_SECURITY_CARVEOUT4_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT4_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout4ForceInternalAccess3)}, //1140
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_434,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT19_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_434_0_MC_SECURITY_CARVEOUT19_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT19_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout19ForceInternalAccess2)}, //1141
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_434,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT19_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_434_0_MC_SECURITY_CARVEOUT19_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT19_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout19ForceInternalAccess2)}, //1142
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_435,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT3_CLIENT_FORCE_INTERNAL_ACCESS3_0_CARVEOUT3_FORCE_INTERNAL_VIW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_435_0_MC_SECURITY_CARVEOUT3_CLIENT_FORCE_INTERNAL_ACCESS3_0_CARVEOUT3_FORCE_INTERNAL_VIW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT3_CLIENT_FORCE_INTERNAL_ACCESS3_0_CARVEOUT3_FORCE_INTERNAL_VIW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout3ForceInternalAccess3)}, //1143
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_435,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT3_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_435_0_MC_SECURITY_CARVEOUT3_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT3_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout3ForceInternalAccess3)}, //1144
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_435,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT3_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_435_0_MC_SECURITY_CARVEOUT3_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT3_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout3ForceInternalAccess3)}, //1145
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_435,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT3_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_435_0_MC_SECURITY_CARVEOUT3_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT3_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout3ForceInternalAccess3)}, //1146
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_435,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT14_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_435_0_MC_SECURITY_CARVEOUT14_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT14_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout14ForceInternalAccess2)}, //1147
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_435,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT14_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_435_0_MC_SECURITY_CARVEOUT14_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT14_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout14ForceInternalAccess2)}, //1148
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_436,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT5_CLIENT_ACCESS3_0_CARVEOUT5_ALLOW_VIW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_436_0_MC_SECURITY_CARVEOUT5_CLIENT_ACCESS3_0_CARVEOUT5_ALLOW_VIW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT5_CLIENT_ACCESS3_0_CARVEOUT5_ALLOW_VIW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout5Access3)}, //1149
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_436,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT5_CLIENT_ACCESS3_0_7_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_436_0_MC_SECURITY_CARVEOUT5_CLIENT_ACCESS3_0_7_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT5_CLIENT_ACCESS3_0_7_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout5Access3)}, //1150
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_436,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT5_CLIENT_ACCESS3_0_13_12_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_436_0_MC_SECURITY_CARVEOUT5_CLIENT_ACCESS3_0_13_12_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT5_CLIENT_ACCESS3_0_13_12_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout5Access3)}, //1151
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_436,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT5_CLIENT_ACCESS3_0_31_24_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_436_0_MC_SECURITY_CARVEOUT5_CLIENT_ACCESS3_0_31_24_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT5_CLIENT_ACCESS3_0_31_24_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout5Access3)}, //1152
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_436,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT18_CLIENT_ACCESS2_0_13_4_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_436_0_MC_SECURITY_CARVEOUT18_CLIENT_ACCESS2_0_13_4_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT18_CLIENT_ACCESS2_0_13_4_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout18Access2)}, //1153
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_436,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT18_CLIENT_ACCESS2_0_21_20_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_436_0_MC_SECURITY_CARVEOUT18_CLIENT_ACCESS2_0_21_20_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT18_CLIENT_ACCESS2_0_21_20_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout18Access2)}, //1154
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_437,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT2_CLIENT_ACCESS3_0_CARVEOUT2_ALLOW_VIW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_437_0_MC_SECURITY_CARVEOUT2_CLIENT_ACCESS3_0_CARVEOUT2_ALLOW_VIW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT2_CLIENT_ACCESS3_0_CARVEOUT2_ALLOW_VIW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout2Access3)}, //1155
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_437,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT2_CLIENT_ACCESS3_0_7_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_437_0_MC_SECURITY_CARVEOUT2_CLIENT_ACCESS3_0_7_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT2_CLIENT_ACCESS3_0_7_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout2Access3)}, //1156
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_437,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT2_CLIENT_ACCESS3_0_13_12_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_437_0_MC_SECURITY_CARVEOUT2_CLIENT_ACCESS3_0_13_12_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT2_CLIENT_ACCESS3_0_13_12_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout2Access3)}, //1157
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_437,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT2_CLIENT_ACCESS3_0_31_24_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_437_0_MC_SECURITY_CARVEOUT2_CLIENT_ACCESS3_0_31_24_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT2_CLIENT_ACCESS3_0_31_24_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout2Access3)}, //1158
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_437,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT13_CLIENT_ACCESS2_0_13_4_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_437_0_MC_SECURITY_CARVEOUT13_CLIENT_ACCESS2_0_13_4_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT13_CLIENT_ACCESS2_0_13_4_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout13Access2)}, //1159
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_437,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT13_CLIENT_ACCESS2_0_21_20_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_437_0_MC_SECURITY_CARVEOUT13_CLIENT_ACCESS2_0_21_20_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT13_CLIENT_ACCESS2_0_21_20_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout13Access2)}, //1160
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_438,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT1_CLIENT_ACCESS3_0_CARVEOUT1_ALLOW_VIW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_438_0_MC_SECURITY_CARVEOUT1_CLIENT_ACCESS3_0_CARVEOUT1_ALLOW_VIW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT1_CLIENT_ACCESS3_0_CARVEOUT1_ALLOW_VIW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout1Access3)}, //1161
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_438,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT1_CLIENT_ACCESS3_0_7_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_438_0_MC_SECURITY_CARVEOUT1_CLIENT_ACCESS3_0_7_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT1_CLIENT_ACCESS3_0_7_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout1Access3)}, //1162
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_438,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT1_CLIENT_ACCESS3_0_13_12_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_438_0_MC_SECURITY_CARVEOUT1_CLIENT_ACCESS3_0_13_12_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT1_CLIENT_ACCESS3_0_13_12_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout1Access3)}, //1163
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_438,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT1_CLIENT_ACCESS3_0_31_24_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_438_0_MC_SECURITY_CARVEOUT1_CLIENT_ACCESS3_0_31_24_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT1_CLIENT_ACCESS3_0_31_24_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout1Access3)}, //1164
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_438,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT9_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_438_0_MC_SECURITY_CARVEOUT9_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT9_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout9ForceInternalAccess2)}, //1165
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_438,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT9_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_438_0_MC_SECURITY_CARVEOUT9_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT9_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout9ForceInternalAccess2)}, //1166
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_439,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT11_CLIENT_FORCE_INTERNAL_ACCESS3_0_CARVEOUT11_FORCE_INTERNAL_VIW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_439_0_MC_SECURITY_CARVEOUT11_CLIENT_FORCE_INTERNAL_ACCESS3_0_CARVEOUT11_FORCE_INTERNAL_VIW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT11_CLIENT_FORCE_INTERNAL_ACCESS3_0_CARVEOUT11_FORCE_INTERNAL_VIW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout11ForceInternalAccess3)}, //1167
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_439,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT11_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_439_0_MC_SECURITY_CARVEOUT11_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT11_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout11ForceInternalAccess3)}, //1168
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_439,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT11_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_439_0_MC_SECURITY_CARVEOUT11_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT11_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout11ForceInternalAccess3)}, //1169
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_439,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT11_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_439_0_MC_SECURITY_CARVEOUT11_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT11_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout11ForceInternalAccess3)}, //1170
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_439,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT17_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_439_0_MC_SECURITY_CARVEOUT17_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT17_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout17ForceInternalAccess2)}, //1171
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_439,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT17_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_439_0_MC_SECURITY_CARVEOUT17_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT17_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout17ForceInternalAccess2)}, //1172
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_440,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT26_CLIENT_ACCESS3_0_CARVEOUT26_ALLOW_VIW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_440_0_MC_SECURITY_CARVEOUT26_CLIENT_ACCESS3_0_CARVEOUT26_ALLOW_VIW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT26_CLIENT_ACCESS3_0_CARVEOUT26_ALLOW_VIW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout26Access3)}, //1173
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_440,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT26_CLIENT_ACCESS3_0_7_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_440_0_MC_SECURITY_CARVEOUT26_CLIENT_ACCESS3_0_7_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT26_CLIENT_ACCESS3_0_7_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout26Access3)}, //1174
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_440,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT26_CLIENT_ACCESS3_0_13_12_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_440_0_MC_SECURITY_CARVEOUT26_CLIENT_ACCESS3_0_13_12_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT26_CLIENT_ACCESS3_0_13_12_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout26Access3)}, //1175
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_440,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT26_CLIENT_ACCESS3_0_31_24_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_440_0_MC_SECURITY_CARVEOUT26_CLIENT_ACCESS3_0_31_24_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT26_CLIENT_ACCESS3_0_31_24_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout26Access3)}, //1176
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_440,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT31_CLIENT_ACCESS2_0_13_4_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_440_0_MC_SECURITY_CARVEOUT31_CLIENT_ACCESS2_0_13_4_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT31_CLIENT_ACCESS2_0_13_4_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout31Access2)}, //1177
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_440,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT31_CLIENT_ACCESS2_0_21_20_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_440_0_MC_SECURITY_CARVEOUT31_CLIENT_ACCESS2_0_21_20_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT31_CLIENT_ACCESS2_0_21_20_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout31Access2)}, //1178
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_441,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT14_CLIENT_FORCE_INTERNAL_ACCESS3_0_CARVEOUT14_FORCE_INTERNAL_VIW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_441_0_MC_SECURITY_CARVEOUT14_CLIENT_FORCE_INTERNAL_ACCESS3_0_CARVEOUT14_FORCE_INTERNAL_VIW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT14_CLIENT_FORCE_INTERNAL_ACCESS3_0_CARVEOUT14_FORCE_INTERNAL_VIW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout14ForceInternalAccess3)}, //1179
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_441,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT14_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_441_0_MC_SECURITY_CARVEOUT14_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT14_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout14ForceInternalAccess3)}, //1180
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_441,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT14_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_441_0_MC_SECURITY_CARVEOUT14_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT14_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout14ForceInternalAccess3)}, //1181
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_441,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT14_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_441_0_MC_SECURITY_CARVEOUT14_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT14_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout14ForceInternalAccess3)}, //1182
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_441,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT21_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_441_0_MC_SECURITY_CARVEOUT21_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT21_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout21ForceInternalAccess2)}, //1183
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_441,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT21_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_441_0_MC_SECURITY_CARVEOUT21_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT21_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout21ForceInternalAccess2)}, //1184
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_442,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT16_CLIENT_FORCE_INTERNAL_ACCESS3_0_CARVEOUT16_FORCE_INTERNAL_VIW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_442_0_MC_SECURITY_CARVEOUT16_CLIENT_FORCE_INTERNAL_ACCESS3_0_CARVEOUT16_FORCE_INTERNAL_VIW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT16_CLIENT_FORCE_INTERNAL_ACCESS3_0_CARVEOUT16_FORCE_INTERNAL_VIW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout16ForceInternalAccess3)}, //1185
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_442,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT16_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_442_0_MC_SECURITY_CARVEOUT16_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT16_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout16ForceInternalAccess3)}, //1186
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_442,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT16_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_442_0_MC_SECURITY_CARVEOUT16_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT16_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout16ForceInternalAccess3)}, //1187
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_442,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT16_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_442_0_MC_SECURITY_CARVEOUT16_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT16_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout16ForceInternalAccess3)}, //1188
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_442,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT23_CLIENT_ACCESS2_0_13_4_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_442_0_MC_SECURITY_CARVEOUT23_CLIENT_ACCESS2_0_13_4_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT23_CLIENT_ACCESS2_0_13_4_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout23Access2)}, //1189
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_442,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT23_CLIENT_ACCESS2_0_21_20_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_442_0_MC_SECURITY_CARVEOUT23_CLIENT_ACCESS2_0_21_20_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT23_CLIENT_ACCESS2_0_21_20_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout23Access2)}, //1190
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_443,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT18_CLIENT_ACCESS3_0_CARVEOUT18_ALLOW_VIW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_443_0_MC_SECURITY_CARVEOUT18_CLIENT_ACCESS3_0_CARVEOUT18_ALLOW_VIW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT18_CLIENT_ACCESS3_0_CARVEOUT18_ALLOW_VIW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout18Access3)}, //1191
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_443,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT18_CLIENT_ACCESS3_0_7_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_443_0_MC_SECURITY_CARVEOUT18_CLIENT_ACCESS3_0_7_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT18_CLIENT_ACCESS3_0_7_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout18Access3)}, //1192
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_443,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT18_CLIENT_ACCESS3_0_13_12_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_443_0_MC_SECURITY_CARVEOUT18_CLIENT_ACCESS3_0_13_12_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT18_CLIENT_ACCESS3_0_13_12_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout18Access3)}, //1193
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_443,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT18_CLIENT_ACCESS3_0_31_24_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_443_0_MC_SECURITY_CARVEOUT18_CLIENT_ACCESS3_0_31_24_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT18_CLIENT_ACCESS3_0_31_24_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout18Access3)}, //1194
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_443,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT24_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_443_0_MC_SECURITY_CARVEOUT24_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT24_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout24ForceInternalAccess2)}, //1195
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_443,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT24_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_443_0_MC_SECURITY_CARVEOUT24_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT24_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout24ForceInternalAccess2)}, //1196
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_444,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT25_CLIENT_ACCESS3_0_CARVEOUT25_ALLOW_VIW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_444_0_MC_SECURITY_CARVEOUT25_CLIENT_ACCESS3_0_CARVEOUT25_ALLOW_VIW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT25_CLIENT_ACCESS3_0_CARVEOUT25_ALLOW_VIW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout25Access3)}, //1197
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_444,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT25_CLIENT_ACCESS3_0_7_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_444_0_MC_SECURITY_CARVEOUT25_CLIENT_ACCESS3_0_7_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT25_CLIENT_ACCESS3_0_7_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout25Access3)}, //1198
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_444,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT25_CLIENT_ACCESS3_0_13_12_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_444_0_MC_SECURITY_CARVEOUT25_CLIENT_ACCESS3_0_13_12_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT25_CLIENT_ACCESS3_0_13_12_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout25Access3)}, //1199
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_444,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT25_CLIENT_ACCESS3_0_31_24_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_444_0_MC_SECURITY_CARVEOUT25_CLIENT_ACCESS3_0_31_24_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT25_CLIENT_ACCESS3_0_31_24_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout25Access3)}, //1200
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_444,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT9_CLIENT_ACCESS2_0_13_4_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_444_0_MC_SECURITY_CARVEOUT9_CLIENT_ACCESS2_0_13_4_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT9_CLIENT_ACCESS2_0_13_4_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout9Access2)}, //1201
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_444,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT9_CLIENT_ACCESS2_0_21_20_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_444_0_MC_SECURITY_CARVEOUT9_CLIENT_ACCESS2_0_21_20_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT9_CLIENT_ACCESS2_0_21_20_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout9Access2)}, //1202
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_445,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT22_CLIENT_FORCE_INTERNAL_ACCESS3_0_CARVEOUT22_FORCE_INTERNAL_VIW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_445_0_MC_SECURITY_CARVEOUT22_CLIENT_FORCE_INTERNAL_ACCESS3_0_CARVEOUT22_FORCE_INTERNAL_VIW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT22_CLIENT_FORCE_INTERNAL_ACCESS3_0_CARVEOUT22_FORCE_INTERNAL_VIW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout22ForceInternalAccess3)}, //1203
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_445,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT22_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_445_0_MC_SECURITY_CARVEOUT22_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT22_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout22ForceInternalAccess3)}, //1204
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_445,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT22_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_445_0_MC_SECURITY_CARVEOUT22_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT22_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout22ForceInternalAccess3)}, //1205
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_445,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT22_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_445_0_MC_SECURITY_CARVEOUT22_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT22_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout22ForceInternalAccess3)}, //1206
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_445,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT18_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_445_0_MC_SECURITY_CARVEOUT18_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT18_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout18ForceInternalAccess2)}, //1207
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_445,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT18_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_445_0_MC_SECURITY_CARVEOUT18_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT18_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout18ForceInternalAccess2)}, //1208
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_446,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT7_CLIENT_ACCESS3_0_CARVEOUT7_ALLOW_VIW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_446_0_MC_SECURITY_CARVEOUT7_CLIENT_ACCESS3_0_CARVEOUT7_ALLOW_VIW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT7_CLIENT_ACCESS3_0_CARVEOUT7_ALLOW_VIW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout7Access3)}, //1209
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_446,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT7_CLIENT_ACCESS3_0_7_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_446_0_MC_SECURITY_CARVEOUT7_CLIENT_ACCESS3_0_7_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT7_CLIENT_ACCESS3_0_7_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout7Access3)}, //1210
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_446,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT7_CLIENT_ACCESS3_0_13_12_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_446_0_MC_SECURITY_CARVEOUT7_CLIENT_ACCESS3_0_13_12_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT7_CLIENT_ACCESS3_0_13_12_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout7Access3)}, //1211
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_446,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT7_CLIENT_ACCESS3_0_31_24_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_446_0_MC_SECURITY_CARVEOUT7_CLIENT_ACCESS3_0_31_24_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT7_CLIENT_ACCESS3_0_31_24_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout7Access3)}, //1212
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_446,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT29_CLIENT_ACCESS2_0_13_4_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_446_0_MC_SECURITY_CARVEOUT29_CLIENT_ACCESS2_0_13_4_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT29_CLIENT_ACCESS2_0_13_4_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout29Access2)}, //1213
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_446,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT29_CLIENT_ACCESS2_0_21_20_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_446_0_MC_SECURITY_CARVEOUT29_CLIENT_ACCESS2_0_21_20_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT29_CLIENT_ACCESS2_0_21_20_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout29Access2)}, //1214
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_447,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT27_CLIENT_FORCE_INTERNAL_ACCESS3_0_CARVEOUT27_FORCE_INTERNAL_VIW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_447_0_MC_SECURITY_CARVEOUT27_CLIENT_FORCE_INTERNAL_ACCESS3_0_CARVEOUT27_FORCE_INTERNAL_VIW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT27_CLIENT_FORCE_INTERNAL_ACCESS3_0_CARVEOUT27_FORCE_INTERNAL_VIW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout27ForceInternalAccess3)}, //1215
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_447,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT27_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_447_0_MC_SECURITY_CARVEOUT27_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT27_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout27ForceInternalAccess3)}, //1216
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_447,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT27_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_447_0_MC_SECURITY_CARVEOUT27_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT27_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout27ForceInternalAccess3)}, //1217
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_447,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT27_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_447_0_MC_SECURITY_CARVEOUT27_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT27_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout27ForceInternalAccess3)}, //1218
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_447,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT29_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_447_0_MC_SECURITY_CARVEOUT29_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT29_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout29ForceInternalAccess2)}, //1219
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_447,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT29_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_447_0_MC_SECURITY_CARVEOUT29_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT29_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout29ForceInternalAccess2)}, //1220
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_448,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT11_CLIENT_ACCESS3_0_CARVEOUT11_ALLOW_VIW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_448_0_MC_SECURITY_CARVEOUT11_CLIENT_ACCESS3_0_CARVEOUT11_ALLOW_VIW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT11_CLIENT_ACCESS3_0_CARVEOUT11_ALLOW_VIW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout11Access3)}, //1221
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_448,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT11_CLIENT_ACCESS3_0_7_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_448_0_MC_SECURITY_CARVEOUT11_CLIENT_ACCESS3_0_7_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT11_CLIENT_ACCESS3_0_7_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout11Access3)}, //1222
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_448,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT11_CLIENT_ACCESS3_0_13_12_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_448_0_MC_SECURITY_CARVEOUT11_CLIENT_ACCESS3_0_13_12_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT11_CLIENT_ACCESS3_0_13_12_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout11Access3)}, //1223
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_448,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT11_CLIENT_ACCESS3_0_31_24_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_448_0_MC_SECURITY_CARVEOUT11_CLIENT_ACCESS3_0_31_24_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT11_CLIENT_ACCESS3_0_31_24_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout11Access3)}, //1224
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_448,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT19_CLIENT_ACCESS2_0_13_4_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_448_0_MC_SECURITY_CARVEOUT19_CLIENT_ACCESS2_0_13_4_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT19_CLIENT_ACCESS2_0_13_4_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout19Access2)}, //1225
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_448,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT19_CLIENT_ACCESS2_0_21_20_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_448_0_MC_SECURITY_CARVEOUT19_CLIENT_ACCESS2_0_21_20_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT19_CLIENT_ACCESS2_0_21_20_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout19Access2)}, //1226
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_449,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT28_CLIENT_FORCE_INTERNAL_ACCESS3_0_CARVEOUT28_FORCE_INTERNAL_VIW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_449_0_MC_SECURITY_CARVEOUT28_CLIENT_FORCE_INTERNAL_ACCESS3_0_CARVEOUT28_FORCE_INTERNAL_VIW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT28_CLIENT_FORCE_INTERNAL_ACCESS3_0_CARVEOUT28_FORCE_INTERNAL_VIW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout28ForceInternalAccess3)}, //1227
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_449,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT28_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_449_0_MC_SECURITY_CARVEOUT28_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT28_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout28ForceInternalAccess3)}, //1228
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_449,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT28_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_449_0_MC_SECURITY_CARVEOUT28_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT28_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout28ForceInternalAccess3)}, //1229
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_449,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT28_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_449_0_MC_SECURITY_CARVEOUT28_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT28_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout28ForceInternalAccess3)}, //1230
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_449,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT31_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_449_0_MC_SECURITY_CARVEOUT31_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT31_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout31ForceInternalAccess2)}, //1231
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_449,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT31_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_449_0_MC_SECURITY_CARVEOUT31_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT31_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout31ForceInternalAccess2)}, //1232
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_450,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT25_CLIENT_FORCE_INTERNAL_ACCESS3_0_CARVEOUT25_FORCE_INTERNAL_VIW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_450_0_MC_SECURITY_CARVEOUT25_CLIENT_FORCE_INTERNAL_ACCESS3_0_CARVEOUT25_FORCE_INTERNAL_VIW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT25_CLIENT_FORCE_INTERNAL_ACCESS3_0_CARVEOUT25_FORCE_INTERNAL_VIW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout25ForceInternalAccess3)}, //1233
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_450,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT25_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_450_0_MC_SECURITY_CARVEOUT25_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT25_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout25ForceInternalAccess3)}, //1234
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_450,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT25_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_450_0_MC_SECURITY_CARVEOUT25_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT25_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout25ForceInternalAccess3)}, //1235
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_450,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT25_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_450_0_MC_SECURITY_CARVEOUT25_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT25_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout25ForceInternalAccess3)}, //1236
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_450,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT25_CLIENT_ACCESS2_0_13_4_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_450_0_MC_SECURITY_CARVEOUT25_CLIENT_ACCESS2_0_13_4_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT25_CLIENT_ACCESS2_0_13_4_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout25Access2)}, //1237
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_450,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT25_CLIENT_ACCESS2_0_21_20_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_450_0_MC_SECURITY_CARVEOUT25_CLIENT_ACCESS2_0_21_20_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT25_CLIENT_ACCESS2_0_21_20_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout25Access2)}, //1238
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_451,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT21_CLIENT_ACCESS3_0_CARVEOUT21_ALLOW_VIW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_451_0_MC_SECURITY_CARVEOUT21_CLIENT_ACCESS3_0_CARVEOUT21_ALLOW_VIW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT21_CLIENT_ACCESS3_0_CARVEOUT21_ALLOW_VIW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout21Access3)}, //1239
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_451,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT21_CLIENT_ACCESS3_0_7_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_451_0_MC_SECURITY_CARVEOUT21_CLIENT_ACCESS3_0_7_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT21_CLIENT_ACCESS3_0_7_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout21Access3)}, //1240
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_451,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT21_CLIENT_ACCESS3_0_13_12_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_451_0_MC_SECURITY_CARVEOUT21_CLIENT_ACCESS3_0_13_12_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT21_CLIENT_ACCESS3_0_13_12_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout21Access3)}, //1241
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_451,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT21_CLIENT_ACCESS3_0_31_24_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_451_0_MC_SECURITY_CARVEOUT21_CLIENT_ACCESS3_0_31_24_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT21_CLIENT_ACCESS3_0_31_24_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout21Access3)}, //1242
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_451,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT30_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_451_0_MC_SECURITY_CARVEOUT30_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT30_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout30ForceInternalAccess2)}, //1243
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_451,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT30_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_451_0_MC_SECURITY_CARVEOUT30_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT30_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout30ForceInternalAccess2)}, //1244
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_452,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT29_CLIENT_ACCESS3_0_CARVEOUT29_ALLOW_VIW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_452_0_MC_SECURITY_CARVEOUT29_CLIENT_ACCESS3_0_CARVEOUT29_ALLOW_VIW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT29_CLIENT_ACCESS3_0_CARVEOUT29_ALLOW_VIW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout29Access3)}, //1245
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_452,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT29_CLIENT_ACCESS3_0_7_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_452_0_MC_SECURITY_CARVEOUT29_CLIENT_ACCESS3_0_7_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT29_CLIENT_ACCESS3_0_7_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout29Access3)}, //1246
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_452,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT29_CLIENT_ACCESS3_0_13_12_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_452_0_MC_SECURITY_CARVEOUT29_CLIENT_ACCESS3_0_13_12_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT29_CLIENT_ACCESS3_0_13_12_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout29Access3)}, //1247
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_452,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT29_CLIENT_ACCESS3_0_31_24_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_452_0_MC_SECURITY_CARVEOUT29_CLIENT_ACCESS3_0_31_24_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT29_CLIENT_ACCESS3_0_31_24_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout29Access3)}, //1248
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_452,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT12_CLIENT_ACCESS2_0_13_4_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_452_0_MC_SECURITY_CARVEOUT12_CLIENT_ACCESS2_0_13_4_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT12_CLIENT_ACCESS2_0_13_4_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout12Access2)}, //1249
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_452,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT12_CLIENT_ACCESS2_0_21_20_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_452_0_MC_SECURITY_CARVEOUT12_CLIENT_ACCESS2_0_21_20_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT12_CLIENT_ACCESS2_0_21_20_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout12Access2)}, //1250
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_453,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT26_CLIENT_FORCE_INTERNAL_ACCESS3_0_CARVEOUT26_FORCE_INTERNAL_VIW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_453_0_MC_SECURITY_CARVEOUT26_CLIENT_FORCE_INTERNAL_ACCESS3_0_CARVEOUT26_FORCE_INTERNAL_VIW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT26_CLIENT_FORCE_INTERNAL_ACCESS3_0_CARVEOUT26_FORCE_INTERNAL_VIW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout26ForceInternalAccess3)}, //1251
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_453,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT26_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_453_0_MC_SECURITY_CARVEOUT26_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT26_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout26ForceInternalAccess3)}, //1252
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_453,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT26_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_453_0_MC_SECURITY_CARVEOUT26_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT26_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout26ForceInternalAccess3)}, //1253
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_453,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT26_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_453_0_MC_SECURITY_CARVEOUT26_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT26_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout26ForceInternalAccess3)}, //1254
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_453,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT8_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_453_0_MC_SECURITY_CARVEOUT8_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT8_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout8ForceInternalAccess2)}, //1255
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_453,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT8_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_453_0_MC_SECURITY_CARVEOUT8_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT8_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout8ForceInternalAccess2)}, //1256
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_454,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT15_CLIENT_ACCESS3_0_CARVEOUT15_ALLOW_VIW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_454_0_MC_SECURITY_CARVEOUT15_CLIENT_ACCESS3_0_CARVEOUT15_ALLOW_VIW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT15_CLIENT_ACCESS3_0_CARVEOUT15_ALLOW_VIW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout15Access3)}, //1257
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_454,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT15_CLIENT_ACCESS3_0_7_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_454_0_MC_SECURITY_CARVEOUT15_CLIENT_ACCESS3_0_7_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT15_CLIENT_ACCESS3_0_7_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout15Access3)}, //1258
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_454,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT15_CLIENT_ACCESS3_0_13_12_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_454_0_MC_SECURITY_CARVEOUT15_CLIENT_ACCESS3_0_13_12_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT15_CLIENT_ACCESS3_0_13_12_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout15Access3)}, //1259
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_454,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT15_CLIENT_ACCESS3_0_31_24_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_454_0_MC_SECURITY_CARVEOUT15_CLIENT_ACCESS3_0_31_24_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT15_CLIENT_ACCESS3_0_31_24_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout15Access3)}, //1260
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_454,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT26_CLIENT_ACCESS2_0_13_4_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_454_0_MC_SECURITY_CARVEOUT26_CLIENT_ACCESS2_0_13_4_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT26_CLIENT_ACCESS2_0_13_4_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout26Access2)}, //1261
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_454,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT26_CLIENT_ACCESS2_0_21_20_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_454_0_MC_SECURITY_CARVEOUT26_CLIENT_ACCESS2_0_21_20_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT26_CLIENT_ACCESS2_0_21_20_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout26Access2)}, //1262
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_455,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT12_CLIENT_FORCE_INTERNAL_ACCESS3_0_CARVEOUT12_FORCE_INTERNAL_VIW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_455_0_MC_SECURITY_CARVEOUT12_CLIENT_FORCE_INTERNAL_ACCESS3_0_CARVEOUT12_FORCE_INTERNAL_VIW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT12_CLIENT_FORCE_INTERNAL_ACCESS3_0_CARVEOUT12_FORCE_INTERNAL_VIW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout12ForceInternalAccess3)}, //1263
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_455,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT12_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_455_0_MC_SECURITY_CARVEOUT12_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT12_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout12ForceInternalAccess3)}, //1264
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_455,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT12_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_455_0_MC_SECURITY_CARVEOUT12_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT12_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout12ForceInternalAccess3)}, //1265
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_455,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT12_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_455_0_MC_SECURITY_CARVEOUT12_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT12_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout12ForceInternalAccess3)}, //1266
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_455,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT28_CLIENT_ACCESS2_0_13_4_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_455_0_MC_SECURITY_CARVEOUT28_CLIENT_ACCESS2_0_13_4_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT28_CLIENT_ACCESS2_0_13_4_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout28Access2)}, //1267
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_455,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT28_CLIENT_ACCESS2_0_21_20_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_455_0_MC_SECURITY_CARVEOUT28_CLIENT_ACCESS2_0_21_20_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT28_CLIENT_ACCESS2_0_21_20_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout28Access2)}, //1268
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_456,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT12_CLIENT_ACCESS3_0_CARVEOUT12_ALLOW_VIW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_456_0_MC_SECURITY_CARVEOUT12_CLIENT_ACCESS3_0_CARVEOUT12_ALLOW_VIW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT12_CLIENT_ACCESS3_0_CARVEOUT12_ALLOW_VIW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout12Access3)}, //1269
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_456,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT12_CLIENT_ACCESS3_0_7_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_456_0_MC_SECURITY_CARVEOUT12_CLIENT_ACCESS3_0_7_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT12_CLIENT_ACCESS3_0_7_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout12Access3)}, //1270
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_456,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT12_CLIENT_ACCESS3_0_13_12_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_456_0_MC_SECURITY_CARVEOUT12_CLIENT_ACCESS3_0_13_12_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT12_CLIENT_ACCESS3_0_13_12_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout12Access3)}, //1271
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_456,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT12_CLIENT_ACCESS3_0_31_24_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_456_0_MC_SECURITY_CARVEOUT12_CLIENT_ACCESS3_0_31_24_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT12_CLIENT_ACCESS3_0_31_24_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout12Access3)}, //1272
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_456,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT17_CLIENT_ACCESS2_0_13_4_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_456_0_MC_SECURITY_CARVEOUT17_CLIENT_ACCESS2_0_13_4_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT17_CLIENT_ACCESS2_0_13_4_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout17Access2)}, //1273
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_456,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT17_CLIENT_ACCESS2_0_21_20_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_456_0_MC_SECURITY_CARVEOUT17_CLIENT_ACCESS2_0_21_20_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT17_CLIENT_ACCESS2_0_21_20_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout17Access2)}, //1274
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_457,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT29_CLIENT_FORCE_INTERNAL_ACCESS3_0_CARVEOUT29_FORCE_INTERNAL_VIW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_457_0_MC_SECURITY_CARVEOUT29_CLIENT_FORCE_INTERNAL_ACCESS3_0_CARVEOUT29_FORCE_INTERNAL_VIW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT29_CLIENT_FORCE_INTERNAL_ACCESS3_0_CARVEOUT29_FORCE_INTERNAL_VIW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout29ForceInternalAccess3)}, //1275
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_457,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT29_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_457_0_MC_SECURITY_CARVEOUT29_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT29_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout29ForceInternalAccess3)}, //1276
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_457,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT29_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_457_0_MC_SECURITY_CARVEOUT29_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT29_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout29ForceInternalAccess3)}, //1277
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_457,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT29_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_457_0_MC_SECURITY_CARVEOUT29_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT29_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout29ForceInternalAccess3)}, //1278
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_457,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT14_CLIENT_ACCESS2_0_13_4_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_457_0_MC_SECURITY_CARVEOUT14_CLIENT_ACCESS2_0_13_4_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT14_CLIENT_ACCESS2_0_13_4_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout14Access2)}, //1279
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_457,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT14_CLIENT_ACCESS2_0_21_20_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_457_0_MC_SECURITY_CARVEOUT14_CLIENT_ACCESS2_0_21_20_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT14_CLIENT_ACCESS2_0_21_20_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout14Access2)}, //1280
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_458,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT27_CLIENT_ACCESS3_0_CARVEOUT27_ALLOW_VIW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_458_0_MC_SECURITY_CARVEOUT27_CLIENT_ACCESS3_0_CARVEOUT27_ALLOW_VIW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT27_CLIENT_ACCESS3_0_CARVEOUT27_ALLOW_VIW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout27Access3)}, //1281
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_458,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT27_CLIENT_ACCESS3_0_7_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_458_0_MC_SECURITY_CARVEOUT27_CLIENT_ACCESS3_0_7_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT27_CLIENT_ACCESS3_0_7_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout27Access3)}, //1282
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_458,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT27_CLIENT_ACCESS3_0_13_12_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_458_0_MC_SECURITY_CARVEOUT27_CLIENT_ACCESS3_0_13_12_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT27_CLIENT_ACCESS3_0_13_12_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout27Access3)}, //1283
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_458,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT27_CLIENT_ACCESS3_0_31_24_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_458_0_MC_SECURITY_CARVEOUT27_CLIENT_ACCESS3_0_31_24_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT27_CLIENT_ACCESS3_0_31_24_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout27Access3)}, //1284
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_458,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT22_CLIENT_ACCESS2_0_13_4_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_458_0_MC_SECURITY_CARVEOUT22_CLIENT_ACCESS2_0_13_4_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT22_CLIENT_ACCESS2_0_13_4_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout22Access2)}, //1285
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_458,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT22_CLIENT_ACCESS2_0_21_20_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_458_0_MC_SECURITY_CARVEOUT22_CLIENT_ACCESS2_0_21_20_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT22_CLIENT_ACCESS2_0_21_20_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout22Access2)}, //1286
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_459,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT6_CLIENT_ACCESS3_0_CARVEOUT6_ALLOW_VIW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_459_0_MC_SECURITY_CARVEOUT6_CLIENT_ACCESS3_0_CARVEOUT6_ALLOW_VIW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT6_CLIENT_ACCESS3_0_CARVEOUT6_ALLOW_VIW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout6Access3)}, //1287
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_459,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT6_CLIENT_ACCESS3_0_7_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_459_0_MC_SECURITY_CARVEOUT6_CLIENT_ACCESS3_0_7_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT6_CLIENT_ACCESS3_0_7_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout6Access3)}, //1288
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_459,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT6_CLIENT_ACCESS3_0_13_12_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_459_0_MC_SECURITY_CARVEOUT6_CLIENT_ACCESS3_0_13_12_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT6_CLIENT_ACCESS3_0_13_12_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout6Access3)}, //1289
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_459,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT6_CLIENT_ACCESS3_0_31_24_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_459_0_MC_SECURITY_CARVEOUT6_CLIENT_ACCESS3_0_31_24_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT6_CLIENT_ACCESS3_0_31_24_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout6Access3)}, //1290
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_459,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT10_CLIENT_ACCESS2_0_13_4_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_459_0_MC_SECURITY_CARVEOUT10_CLIENT_ACCESS2_0_13_4_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT10_CLIENT_ACCESS2_0_13_4_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout10Access2)}, //1291
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_459,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT10_CLIENT_ACCESS2_0_21_20_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_459_0_MC_SECURITY_CARVEOUT10_CLIENT_ACCESS2_0_21_20_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT10_CLIENT_ACCESS2_0_21_20_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout10Access2)}, //1292
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_460,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT24_CLIENT_ACCESS3_0_CARVEOUT24_ALLOW_VIW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_460_0_MC_SECURITY_CARVEOUT24_CLIENT_ACCESS3_0_CARVEOUT24_ALLOW_VIW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT24_CLIENT_ACCESS3_0_CARVEOUT24_ALLOW_VIW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout24Access3)}, //1293
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_460,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT24_CLIENT_ACCESS3_0_7_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_460_0_MC_SECURITY_CARVEOUT24_CLIENT_ACCESS3_0_7_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT24_CLIENT_ACCESS3_0_7_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout24Access3)}, //1294
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_460,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT24_CLIENT_ACCESS3_0_13_12_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_460_0_MC_SECURITY_CARVEOUT24_CLIENT_ACCESS3_0_13_12_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT24_CLIENT_ACCESS3_0_13_12_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout24Access3)}, //1295
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_460,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT24_CLIENT_ACCESS3_0_31_24_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_460_0_MC_SECURITY_CARVEOUT24_CLIENT_ACCESS3_0_31_24_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT24_CLIENT_ACCESS3_0_31_24_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout24Access3)}, //1296
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_460,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT7_CLIENT_ACCESS2_0_13_4_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_460_0_MC_SECURITY_CARVEOUT7_CLIENT_ACCESS2_0_13_4_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT7_CLIENT_ACCESS2_0_13_4_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout7Access2)}, //1297
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_460,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT7_CLIENT_ACCESS2_0_21_20_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_460_0_MC_SECURITY_CARVEOUT7_CLIENT_ACCESS2_0_21_20_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT7_CLIENT_ACCESS2_0_21_20_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout7Access2)}, //1298
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_461,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT18_CLIENT_FORCE_INTERNAL_ACCESS3_0_CARVEOUT18_FORCE_INTERNAL_VIW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_461_0_MC_SECURITY_CARVEOUT18_CLIENT_FORCE_INTERNAL_ACCESS3_0_CARVEOUT18_FORCE_INTERNAL_VIW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT18_CLIENT_FORCE_INTERNAL_ACCESS3_0_CARVEOUT18_FORCE_INTERNAL_VIW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout18ForceInternalAccess3)}, //1299
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_461,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT18_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_461_0_MC_SECURITY_CARVEOUT18_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT18_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout18ForceInternalAccess3)}, //1300
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_461,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT18_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_461_0_MC_SECURITY_CARVEOUT18_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT18_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout18ForceInternalAccess3)}, //1301
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_461,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT18_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_461_0_MC_SECURITY_CARVEOUT18_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT18_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout18ForceInternalAccess3)}, //1302
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_461,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT7_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_461_0_MC_SECURITY_CARVEOUT7_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT7_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout7ForceInternalAccess2)}, //1303
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_461,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT7_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_461_0_MC_SECURITY_CARVEOUT7_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT7_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout7ForceInternalAccess2)}, //1304
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_462,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT8_CLIENT_FORCE_INTERNAL_ACCESS3_0_CARVEOUT8_FORCE_INTERNAL_VIW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_462_0_MC_SECURITY_CARVEOUT8_CLIENT_FORCE_INTERNAL_ACCESS3_0_CARVEOUT8_FORCE_INTERNAL_VIW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT8_CLIENT_FORCE_INTERNAL_ACCESS3_0_CARVEOUT8_FORCE_INTERNAL_VIW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout8ForceInternalAccess3)}, //1305
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_462,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT8_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_462_0_MC_SECURITY_CARVEOUT8_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT8_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout8ForceInternalAccess3)}, //1306
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_462,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT8_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_462_0_MC_SECURITY_CARVEOUT8_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT8_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout8ForceInternalAccess3)}, //1307
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_462,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT8_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_462_0_MC_SECURITY_CARVEOUT8_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT8_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout8ForceInternalAccess3)}, //1308
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_462,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT25_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_462_0_MC_SECURITY_CARVEOUT25_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT25_CLIENT_FORCE_INTERNAL_ACCESS2_0_13_4_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout25ForceInternalAccess2)}, //1309
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_462,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT25_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_462_0_MC_SECURITY_CARVEOUT25_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT25_CLIENT_FORCE_INTERNAL_ACCESS2_0_21_20_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout25ForceInternalAccess2)}, //1310
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_463,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT20_CLIENT_ACCESS3_0_CARVEOUT20_ALLOW_VIW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_463_0_MC_SECURITY_CARVEOUT20_CLIENT_ACCESS3_0_CARVEOUT20_ALLOW_VIW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT20_CLIENT_ACCESS3_0_CARVEOUT20_ALLOW_VIW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout20Access3)}, //1311
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_463,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT20_CLIENT_ACCESS3_0_7_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_463_0_MC_SECURITY_CARVEOUT20_CLIENT_ACCESS3_0_7_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT20_CLIENT_ACCESS3_0_7_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout20Access3)}, //1312
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_463,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT20_CLIENT_ACCESS3_0_13_12_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_463_0_MC_SECURITY_CARVEOUT20_CLIENT_ACCESS3_0_13_12_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT20_CLIENT_ACCESS3_0_13_12_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout20Access3)}, //1313
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_463,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT20_CLIENT_ACCESS3_0_31_24_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_463_0_MC_SECURITY_CARVEOUT20_CLIENT_ACCESS3_0_31_24_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT20_CLIENT_ACCESS3_0_31_24_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout20Access3)}, //1314
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_463,  NV_FIELD_SHIFTMASK(MC_CLIENT_ORDER_ID_21_0_5_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_463_0_MC_CLIENT_ORDER_ID_21_0_5_0_RANGE) - NV_FIELD_SHIFT(MC_CLIENT_ORDER_ID_21_0_5_0_RANGE)), m_offsetof(NvBootSdramParams, McClientOrderId21)}, //1315
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_463,  NV_FIELD_SHIFTMASK(MC_CLIENT_ORDER_ID_21_0_29_24_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_463_0_MC_CLIENT_ORDER_ID_21_0_29_24_RANGE) - NV_FIELD_SHIFT(MC_CLIENT_ORDER_ID_21_0_29_24_RANGE)), m_offsetof(NvBootSdramParams, McClientOrderId21)}, //1316
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_464,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT21_CLIENT_FORCE_INTERNAL_ACCESS3_0_CARVEOUT21_FORCE_INTERNAL_VIW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_464_0_MC_SECURITY_CARVEOUT21_CLIENT_FORCE_INTERNAL_ACCESS3_0_CARVEOUT21_FORCE_INTERNAL_VIW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT21_CLIENT_FORCE_INTERNAL_ACCESS3_0_CARVEOUT21_FORCE_INTERNAL_VIW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout21ForceInternalAccess3)}, //1317
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_464,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT21_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_464_0_MC_SECURITY_CARVEOUT21_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT21_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout21ForceInternalAccess3)}, //1318
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_464,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT21_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_464_0_MC_SECURITY_CARVEOUT21_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT21_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout21ForceInternalAccess3)}, //1319
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_464,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT21_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_464_0_MC_SECURITY_CARVEOUT21_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT21_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout21ForceInternalAccess3)}, //1320
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_464,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT5_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_464_0_MC_SECURITY_CARVEOUT5_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT5_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout5ForceInternalAccess0)}, //1321
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_464,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT5_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_464_0_MC_SECURITY_CARVEOUT5_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT5_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout5ForceInternalAccess0)}, //1322
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_464,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT5_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_464_0_MC_SECURITY_CARVEOUT5_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT5_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout5ForceInternalAccess0)}, //1323
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_464,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_ISPWB_0_ISPWB_NS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_464_0_MC_SID_STREAMID_SECURITY_CONFIG_ISPWB_0_ISPWB_NS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_ISPWB_0_ISPWB_NS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigIspwb)}, //1324
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_464,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_ISPWB_0_ISPWB_STREAMID_OVERRIDE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_464_0_MC_SID_STREAMID_SECURITY_CONFIG_ISPWB_0_ISPWB_STREAMID_OVERRIDE_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_ISPWB_0_ISPWB_STREAMID_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigIspwb)}, //1325
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_464,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_SECURITY_CONFIG_ISPWB_0_ISPWB_STREAMID_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_464_0_MC_SID_STREAMID_SECURITY_CONFIG_ISPWB_0_ISPWB_STREAMID_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_SECURITY_CONFIG_ISPWB_0_ISPWB_STREAMID_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidSecurityConfigIspwb)}, //1326
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_465,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT30_CLIENT_ACCESS3_0_CARVEOUT30_ALLOW_VIW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_465_0_MC_SECURITY_CARVEOUT30_CLIENT_ACCESS3_0_CARVEOUT30_ALLOW_VIW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT30_CLIENT_ACCESS3_0_CARVEOUT30_ALLOW_VIW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout30Access3)}, //1327
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_465,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT30_CLIENT_ACCESS3_0_7_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_465_0_MC_SECURITY_CARVEOUT30_CLIENT_ACCESS3_0_7_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT30_CLIENT_ACCESS3_0_7_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout30Access3)}, //1328
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_465,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT30_CLIENT_ACCESS3_0_13_12_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_465_0_MC_SECURITY_CARVEOUT30_CLIENT_ACCESS3_0_13_12_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT30_CLIENT_ACCESS3_0_13_12_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout30Access3)}, //1329
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_465,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT30_CLIENT_ACCESS3_0_31_24_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_465_0_MC_SECURITY_CARVEOUT30_CLIENT_ACCESS3_0_31_24_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT30_CLIENT_ACCESS3_0_31_24_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout30Access3)}, //1330
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_465,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT4_CLIENT_ACCESS0_0_2_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_465_0_MC_SECURITY_CARVEOUT4_CLIENT_ACCESS0_0_2_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT4_CLIENT_ACCESS0_0_2_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout4Access0)}, //1331
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_465,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT4_CLIENT_ACCESS0_0_22_21_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_465_0_MC_SECURITY_CARVEOUT4_CLIENT_ACCESS0_0_22_21_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT4_CLIENT_ACCESS0_0_22_21_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout4Access0)}, //1332
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_465,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT4_CLIENT_ACCESS0_0_31_28_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_465_0_MC_SECURITY_CARVEOUT4_CLIENT_ACCESS0_0_31_28_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT4_CLIENT_ACCESS0_0_31_28_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout4Access0)}, //1333
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_466,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT17_CLIENT_ACCESS3_0_CARVEOUT17_ALLOW_VIW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_466_0_MC_SECURITY_CARVEOUT17_CLIENT_ACCESS3_0_CARVEOUT17_ALLOW_VIW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT17_CLIENT_ACCESS3_0_CARVEOUT17_ALLOW_VIW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout17Access3)}, //1334
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_466,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT17_CLIENT_ACCESS3_0_7_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_466_0_MC_SECURITY_CARVEOUT17_CLIENT_ACCESS3_0_7_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT17_CLIENT_ACCESS3_0_7_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout17Access3)}, //1335
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_466,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT17_CLIENT_ACCESS3_0_13_12_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_466_0_MC_SECURITY_CARVEOUT17_CLIENT_ACCESS3_0_13_12_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT17_CLIENT_ACCESS3_0_13_12_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout17Access3)}, //1336
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_466,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT17_CLIENT_ACCESS3_0_31_24_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_466_0_MC_SECURITY_CARVEOUT17_CLIENT_ACCESS3_0_31_24_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT17_CLIENT_ACCESS3_0_31_24_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout17Access3)}, //1337
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_466,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT12_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_466_0_MC_SECURITY_CARVEOUT12_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT12_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout12ForceInternalAccess0)}, //1338
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_466,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT12_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_466_0_MC_SECURITY_CARVEOUT12_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT12_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout12ForceInternalAccess0)}, //1339
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_466,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT12_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_466_0_MC_SECURITY_CARVEOUT12_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT12_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout12ForceInternalAccess0)}, //1340
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_467,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT14_CLIENT_ACCESS3_0_CARVEOUT14_ALLOW_VIW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_467_0_MC_SECURITY_CARVEOUT14_CLIENT_ACCESS3_0_CARVEOUT14_ALLOW_VIW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT14_CLIENT_ACCESS3_0_CARVEOUT14_ALLOW_VIW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout14Access3)}, //1341
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_467,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT14_CLIENT_ACCESS3_0_7_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_467_0_MC_SECURITY_CARVEOUT14_CLIENT_ACCESS3_0_7_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT14_CLIENT_ACCESS3_0_7_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout14Access3)}, //1342
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_467,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT14_CLIENT_ACCESS3_0_13_12_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_467_0_MC_SECURITY_CARVEOUT14_CLIENT_ACCESS3_0_13_12_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT14_CLIENT_ACCESS3_0_13_12_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout14Access3)}, //1343
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_467,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT14_CLIENT_ACCESS3_0_31_24_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_467_0_MC_SECURITY_CARVEOUT14_CLIENT_ACCESS3_0_31_24_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT14_CLIENT_ACCESS3_0_31_24_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout14Access3)}, //1344
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_467,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT20_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_467_0_MC_SECURITY_CARVEOUT20_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT20_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout20ForceInternalAccess0)}, //1345
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_467,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT20_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_467_0_MC_SECURITY_CARVEOUT20_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT20_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout20ForceInternalAccess0)}, //1346
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_467,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT20_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_467_0_MC_SECURITY_CARVEOUT20_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT20_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout20ForceInternalAccess0)}, //1347
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_468,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT23_CLIENT_FORCE_INTERNAL_ACCESS3_0_CARVEOUT23_FORCE_INTERNAL_VIW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_468_0_MC_SECURITY_CARVEOUT23_CLIENT_FORCE_INTERNAL_ACCESS3_0_CARVEOUT23_FORCE_INTERNAL_VIW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT23_CLIENT_FORCE_INTERNAL_ACCESS3_0_CARVEOUT23_FORCE_INTERNAL_VIW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout23ForceInternalAccess3)}, //1348
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_468,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT23_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_468_0_MC_SECURITY_CARVEOUT23_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT23_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout23ForceInternalAccess3)}, //1349
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_468,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT23_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_468_0_MC_SECURITY_CARVEOUT23_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT23_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout23ForceInternalAccess3)}, //1350
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_468,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT23_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_468_0_MC_SECURITY_CARVEOUT23_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT23_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout23ForceInternalAccess3)}, //1351
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_468,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT17_CLIENT_ACCESS0_0_2_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_468_0_MC_SECURITY_CARVEOUT17_CLIENT_ACCESS0_0_2_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT17_CLIENT_ACCESS0_0_2_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout17Access0)}, //1352
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_468,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT17_CLIENT_ACCESS0_0_22_21_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_468_0_MC_SECURITY_CARVEOUT17_CLIENT_ACCESS0_0_22_21_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT17_CLIENT_ACCESS0_0_22_21_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout17Access0)}, //1353
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_468,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT17_CLIENT_ACCESS0_0_31_28_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_468_0_MC_SECURITY_CARVEOUT17_CLIENT_ACCESS0_0_31_28_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT17_CLIENT_ACCESS0_0_31_28_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout17Access0)}, //1354
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_469,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT9_CLIENT_FORCE_INTERNAL_ACCESS3_0_CARVEOUT9_FORCE_INTERNAL_VIW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_469_0_MC_SECURITY_CARVEOUT9_CLIENT_FORCE_INTERNAL_ACCESS3_0_CARVEOUT9_FORCE_INTERNAL_VIW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT9_CLIENT_FORCE_INTERNAL_ACCESS3_0_CARVEOUT9_FORCE_INTERNAL_VIW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout9ForceInternalAccess3)}, //1355
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_469,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT9_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_469_0_MC_SECURITY_CARVEOUT9_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT9_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout9ForceInternalAccess3)}, //1356
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_469,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT9_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_469_0_MC_SECURITY_CARVEOUT9_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT9_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout9ForceInternalAccess3)}, //1357
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_469,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT9_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_469_0_MC_SECURITY_CARVEOUT9_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT9_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout9ForceInternalAccess3)}, //1358
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_469,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT7_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_469_0_MC_SECURITY_CARVEOUT7_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT7_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout7ForceInternalAccess0)}, //1359
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_469,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT7_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_469_0_MC_SECURITY_CARVEOUT7_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT7_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout7ForceInternalAccess0)}, //1360
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_469,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT7_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_469_0_MC_SECURITY_CARVEOUT7_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT7_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout7ForceInternalAccess0)}, //1361
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_470,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT6_CLIENT_FORCE_INTERNAL_ACCESS3_0_CARVEOUT6_FORCE_INTERNAL_VIW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_470_0_MC_SECURITY_CARVEOUT6_CLIENT_FORCE_INTERNAL_ACCESS3_0_CARVEOUT6_FORCE_INTERNAL_VIW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT6_CLIENT_FORCE_INTERNAL_ACCESS3_0_CARVEOUT6_FORCE_INTERNAL_VIW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout6ForceInternalAccess3)}, //1362
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_470,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT6_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_470_0_MC_SECURITY_CARVEOUT6_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT6_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout6ForceInternalAccess3)}, //1363
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_470,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT6_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_470_0_MC_SECURITY_CARVEOUT6_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT6_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout6ForceInternalAccess3)}, //1364
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_470,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT6_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_470_0_MC_SECURITY_CARVEOUT6_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT6_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout6ForceInternalAccess3)}, //1365
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_470,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT19_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_470_0_MC_SECURITY_CARVEOUT19_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT19_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout19ForceInternalAccess0)}, //1366
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_470,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT19_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_470_0_MC_SECURITY_CARVEOUT19_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT19_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout19ForceInternalAccess0)}, //1367
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_470,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT19_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_470_0_MC_SECURITY_CARVEOUT19_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT19_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout19ForceInternalAccess0)}, //1368
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_471,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT16_CLIENT_ACCESS3_0_CARVEOUT16_ALLOW_VIW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_471_0_MC_SECURITY_CARVEOUT16_CLIENT_ACCESS3_0_CARVEOUT16_ALLOW_VIW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT16_CLIENT_ACCESS3_0_CARVEOUT16_ALLOW_VIW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout16Access3)}, //1369
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_471,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT16_CLIENT_ACCESS3_0_7_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_471_0_MC_SECURITY_CARVEOUT16_CLIENT_ACCESS3_0_7_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT16_CLIENT_ACCESS3_0_7_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout16Access3)}, //1370
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_471,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT16_CLIENT_ACCESS3_0_13_12_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_471_0_MC_SECURITY_CARVEOUT16_CLIENT_ACCESS3_0_13_12_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT16_CLIENT_ACCESS3_0_13_12_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout16Access3)}, //1371
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_471,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT16_CLIENT_ACCESS3_0_31_24_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_471_0_MC_SECURITY_CARVEOUT16_CLIENT_ACCESS3_0_31_24_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT16_CLIENT_ACCESS3_0_31_24_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout16Access3)}, //1372
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_471,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT14_CLIENT_ACCESS0_0_2_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_471_0_MC_SECURITY_CARVEOUT14_CLIENT_ACCESS0_0_2_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT14_CLIENT_ACCESS0_0_2_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout14Access0)}, //1373
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_471,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT14_CLIENT_ACCESS0_0_22_21_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_471_0_MC_SECURITY_CARVEOUT14_CLIENT_ACCESS0_0_22_21_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT14_CLIENT_ACCESS0_0_22_21_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout14Access0)}, //1374
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_471,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT14_CLIENT_ACCESS0_0_31_28_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_471_0_MC_SECURITY_CARVEOUT14_CLIENT_ACCESS0_0_31_28_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT14_CLIENT_ACCESS0_0_31_28_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout14Access0)}, //1375
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_472,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT10_CLIENT_ACCESS3_0_CARVEOUT10_ALLOW_VIW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_472_0_MC_SECURITY_CARVEOUT10_CLIENT_ACCESS3_0_CARVEOUT10_ALLOW_VIW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT10_CLIENT_ACCESS3_0_CARVEOUT10_ALLOW_VIW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout10Access3)}, //1376
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_472,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT10_CLIENT_ACCESS3_0_7_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_472_0_MC_SECURITY_CARVEOUT10_CLIENT_ACCESS3_0_7_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT10_CLIENT_ACCESS3_0_7_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout10Access3)}, //1377
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_472,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT10_CLIENT_ACCESS3_0_13_12_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_472_0_MC_SECURITY_CARVEOUT10_CLIENT_ACCESS3_0_13_12_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT10_CLIENT_ACCESS3_0_13_12_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout10Access3)}, //1378
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_472,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT10_CLIENT_ACCESS3_0_31_24_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_472_0_MC_SECURITY_CARVEOUT10_CLIENT_ACCESS3_0_31_24_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT10_CLIENT_ACCESS3_0_31_24_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout10Access3)}, //1379
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_472,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT26_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_472_0_MC_SECURITY_CARVEOUT26_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT26_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout26ForceInternalAccess0)}, //1380
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_472,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT26_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_472_0_MC_SECURITY_CARVEOUT26_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT26_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout26ForceInternalAccess0)}, //1381
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_472,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT26_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_472_0_MC_SECURITY_CARVEOUT26_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT26_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout26ForceInternalAccess0)}, //1382
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_473,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT9_CLIENT_ACCESS3_0_CARVEOUT9_ALLOW_VIW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_473_0_MC_SECURITY_CARVEOUT9_CLIENT_ACCESS3_0_CARVEOUT9_ALLOW_VIW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT9_CLIENT_ACCESS3_0_CARVEOUT9_ALLOW_VIW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout9Access3)}, //1383
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_473,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT9_CLIENT_ACCESS3_0_7_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_473_0_MC_SECURITY_CARVEOUT9_CLIENT_ACCESS3_0_7_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT9_CLIENT_ACCESS3_0_7_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout9Access3)}, //1384
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_473,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT9_CLIENT_ACCESS3_0_13_12_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_473_0_MC_SECURITY_CARVEOUT9_CLIENT_ACCESS3_0_13_12_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT9_CLIENT_ACCESS3_0_13_12_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout9Access3)}, //1385
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_473,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT9_CLIENT_ACCESS3_0_31_24_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_473_0_MC_SECURITY_CARVEOUT9_CLIENT_ACCESS3_0_31_24_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT9_CLIENT_ACCESS3_0_31_24_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout9Access3)}, //1386
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_473,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT7_CLIENT_ACCESS0_0_2_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_473_0_MC_SECURITY_CARVEOUT7_CLIENT_ACCESS0_0_2_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT7_CLIENT_ACCESS0_0_2_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout7Access0)}, //1387
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_473,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT7_CLIENT_ACCESS0_0_22_21_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_473_0_MC_SECURITY_CARVEOUT7_CLIENT_ACCESS0_0_22_21_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT7_CLIENT_ACCESS0_0_22_21_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout7Access0)}, //1388
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_473,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT7_CLIENT_ACCESS0_0_31_28_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_473_0_MC_SECURITY_CARVEOUT7_CLIENT_ACCESS0_0_31_28_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT7_CLIENT_ACCESS0_0_31_28_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout7Access0)}, //1389
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_474,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT24_CLIENT_FORCE_INTERNAL_ACCESS3_0_CARVEOUT24_FORCE_INTERNAL_VIW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_474_0_MC_SECURITY_CARVEOUT24_CLIENT_FORCE_INTERNAL_ACCESS3_0_CARVEOUT24_FORCE_INTERNAL_VIW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT24_CLIENT_FORCE_INTERNAL_ACCESS3_0_CARVEOUT24_FORCE_INTERNAL_VIW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout24ForceInternalAccess3)}, //1390
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_474,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT24_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_474_0_MC_SECURITY_CARVEOUT24_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT24_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout24ForceInternalAccess3)}, //1391
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_474,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT24_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_474_0_MC_SECURITY_CARVEOUT24_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT24_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout24ForceInternalAccess3)}, //1392
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_474,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT24_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_474_0_MC_SECURITY_CARVEOUT24_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT24_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout24ForceInternalAccess3)}, //1393
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_474,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT8_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_474_0_MC_SECURITY_CARVEOUT8_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT8_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout8ForceInternalAccess0)}, //1394
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_474,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT8_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_474_0_MC_SECURITY_CARVEOUT8_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT8_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout8ForceInternalAccess0)}, //1395
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_474,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT8_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_474_0_MC_SECURITY_CARVEOUT8_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT8_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout8ForceInternalAccess0)}, //1396
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_475,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT22_CLIENT_ACCESS3_0_CARVEOUT22_ALLOW_VIW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_475_0_MC_SECURITY_CARVEOUT22_CLIENT_ACCESS3_0_CARVEOUT22_ALLOW_VIW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT22_CLIENT_ACCESS3_0_CARVEOUT22_ALLOW_VIW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout22Access3)}, //1397
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_475,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT22_CLIENT_ACCESS3_0_7_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_475_0_MC_SECURITY_CARVEOUT22_CLIENT_ACCESS3_0_7_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT22_CLIENT_ACCESS3_0_7_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout22Access3)}, //1398
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_475,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT22_CLIENT_ACCESS3_0_13_12_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_475_0_MC_SECURITY_CARVEOUT22_CLIENT_ACCESS3_0_13_12_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT22_CLIENT_ACCESS3_0_13_12_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout22Access3)}, //1399
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_475,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT22_CLIENT_ACCESS3_0_31_24_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_475_0_MC_SECURITY_CARVEOUT22_CLIENT_ACCESS3_0_31_24_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT22_CLIENT_ACCESS3_0_31_24_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout22Access3)}, //1400
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_475,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT24_CLIENT_ACCESS0_0_2_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_475_0_MC_SECURITY_CARVEOUT24_CLIENT_ACCESS0_0_2_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT24_CLIENT_ACCESS0_0_2_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout24Access0)}, //1401
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_475,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT24_CLIENT_ACCESS0_0_22_21_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_475_0_MC_SECURITY_CARVEOUT24_CLIENT_ACCESS0_0_22_21_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT24_CLIENT_ACCESS0_0_22_21_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout24Access0)}, //1402
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_475,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT24_CLIENT_ACCESS0_0_31_28_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_475_0_MC_SECURITY_CARVEOUT24_CLIENT_ACCESS0_0_31_28_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT24_CLIENT_ACCESS0_0_31_28_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout24Access0)}, //1403
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_476,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT19_CLIENT_FORCE_INTERNAL_ACCESS3_0_CARVEOUT19_FORCE_INTERNAL_VIW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_476_0_MC_SECURITY_CARVEOUT19_CLIENT_FORCE_INTERNAL_ACCESS3_0_CARVEOUT19_FORCE_INTERNAL_VIW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT19_CLIENT_FORCE_INTERNAL_ACCESS3_0_CARVEOUT19_FORCE_INTERNAL_VIW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout19ForceInternalAccess3)}, //1404
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_476,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT19_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_476_0_MC_SECURITY_CARVEOUT19_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT19_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout19ForceInternalAccess3)}, //1405
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_476,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT19_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_476_0_MC_SECURITY_CARVEOUT19_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT19_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout19ForceInternalAccess3)}, //1406
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_476,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT19_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_476_0_MC_SECURITY_CARVEOUT19_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT19_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout19ForceInternalAccess3)}, //1407
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_476,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT22_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_476_0_MC_SECURITY_CARVEOUT22_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT22_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout22ForceInternalAccess0)}, //1408
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_476,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT22_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_476_0_MC_SECURITY_CARVEOUT22_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT22_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout22ForceInternalAccess0)}, //1409
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_476,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT22_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_476_0_MC_SECURITY_CARVEOUT22_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT22_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout22ForceInternalAccess0)}, //1410
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_477,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT15_CLIENT_FORCE_INTERNAL_ACCESS3_0_CARVEOUT15_FORCE_INTERNAL_VIW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_477_0_MC_SECURITY_CARVEOUT15_CLIENT_FORCE_INTERNAL_ACCESS3_0_CARVEOUT15_FORCE_INTERNAL_VIW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT15_CLIENT_FORCE_INTERNAL_ACCESS3_0_CARVEOUT15_FORCE_INTERNAL_VIW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout15ForceInternalAccess3)}, //1411
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_477,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT15_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_477_0_MC_SECURITY_CARVEOUT15_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT15_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout15ForceInternalAccess3)}, //1412
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_477,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT15_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_477_0_MC_SECURITY_CARVEOUT15_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT15_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout15ForceInternalAccess3)}, //1413
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_477,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT15_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_477_0_MC_SECURITY_CARVEOUT15_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT15_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout15ForceInternalAccess3)}, //1414
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_477,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT22_CLIENT_ACCESS0_0_2_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_477_0_MC_SECURITY_CARVEOUT22_CLIENT_ACCESS0_0_2_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT22_CLIENT_ACCESS0_0_2_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout22Access0)}, //1415
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_477,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT22_CLIENT_ACCESS0_0_22_21_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_477_0_MC_SECURITY_CARVEOUT22_CLIENT_ACCESS0_0_22_21_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT22_CLIENT_ACCESS0_0_22_21_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout22Access0)}, //1416
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_477,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT22_CLIENT_ACCESS0_0_31_28_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_477_0_MC_SECURITY_CARVEOUT22_CLIENT_ACCESS0_0_31_28_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT22_CLIENT_ACCESS0_0_31_28_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout22Access0)}, //1417
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_478,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT30_CLIENT_FORCE_INTERNAL_ACCESS3_0_CARVEOUT30_FORCE_INTERNAL_VIW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_478_0_MC_SECURITY_CARVEOUT30_CLIENT_FORCE_INTERNAL_ACCESS3_0_CARVEOUT30_FORCE_INTERNAL_VIW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT30_CLIENT_FORCE_INTERNAL_ACCESS3_0_CARVEOUT30_FORCE_INTERNAL_VIW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout30ForceInternalAccess3)}, //1418
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_478,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT30_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_478_0_MC_SECURITY_CARVEOUT30_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT30_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout30ForceInternalAccess3)}, //1419
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_478,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT30_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_478_0_MC_SECURITY_CARVEOUT30_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT30_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout30ForceInternalAccess3)}, //1420
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_478,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT30_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_478_0_MC_SECURITY_CARVEOUT30_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT30_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout30ForceInternalAccess3)}, //1421
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_478,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT30_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_478_0_MC_SECURITY_CARVEOUT30_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT30_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout30ForceInternalAccess0)}, //1422
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_478,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT30_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_478_0_MC_SECURITY_CARVEOUT30_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT30_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout30ForceInternalAccess0)}, //1423
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_478,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT30_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_478_0_MC_SECURITY_CARVEOUT30_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT30_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout30ForceInternalAccess0)}, //1424
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_479,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT10_CLIENT_FORCE_INTERNAL_ACCESS3_0_CARVEOUT10_FORCE_INTERNAL_VIW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_479_0_MC_SECURITY_CARVEOUT10_CLIENT_FORCE_INTERNAL_ACCESS3_0_CARVEOUT10_FORCE_INTERNAL_VIW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT10_CLIENT_FORCE_INTERNAL_ACCESS3_0_CARVEOUT10_FORCE_INTERNAL_VIW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout10ForceInternalAccess3)}, //1425
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_479,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT10_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_479_0_MC_SECURITY_CARVEOUT10_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT10_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout10ForceInternalAccess3)}, //1426
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_479,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT10_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_479_0_MC_SECURITY_CARVEOUT10_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT10_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout10ForceInternalAccess3)}, //1427
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_479,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT10_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_479_0_MC_SECURITY_CARVEOUT10_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT10_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout10ForceInternalAccess3)}, //1428
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_479,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT10_CLIENT_ACCESS0_0_2_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_479_0_MC_SECURITY_CARVEOUT10_CLIENT_ACCESS0_0_2_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT10_CLIENT_ACCESS0_0_2_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout10Access0)}, //1429
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_479,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT10_CLIENT_ACCESS0_0_22_21_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_479_0_MC_SECURITY_CARVEOUT10_CLIENT_ACCESS0_0_22_21_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT10_CLIENT_ACCESS0_0_22_21_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout10Access0)}, //1430
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_479,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT10_CLIENT_ACCESS0_0_31_28_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_479_0_MC_SECURITY_CARVEOUT10_CLIENT_ACCESS0_0_31_28_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT10_CLIENT_ACCESS0_0_31_28_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout10Access0)}, //1431
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_480,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT31_CLIENT_ACCESS3_0_CARVEOUT31_ALLOW_VIW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_480_0_MC_SECURITY_CARVEOUT31_CLIENT_ACCESS3_0_CARVEOUT31_ALLOW_VIW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT31_CLIENT_ACCESS3_0_CARVEOUT31_ALLOW_VIW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout31Access3)}, //1432
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_480,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT31_CLIENT_ACCESS3_0_7_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_480_0_MC_SECURITY_CARVEOUT31_CLIENT_ACCESS3_0_7_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT31_CLIENT_ACCESS3_0_7_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout31Access3)}, //1433
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_480,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT31_CLIENT_ACCESS3_0_13_12_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_480_0_MC_SECURITY_CARVEOUT31_CLIENT_ACCESS3_0_13_12_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT31_CLIENT_ACCESS3_0_13_12_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout31Access3)}, //1434
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_480,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT31_CLIENT_ACCESS3_0_31_24_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_480_0_MC_SECURITY_CARVEOUT31_CLIENT_ACCESS3_0_31_24_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT31_CLIENT_ACCESS3_0_31_24_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout31Access3)}, //1435
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_480,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT10_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_480_0_MC_SECURITY_CARVEOUT10_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT10_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout10ForceInternalAccess0)}, //1436
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_480,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT10_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_480_0_MC_SECURITY_CARVEOUT10_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT10_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout10ForceInternalAccess0)}, //1437
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_480,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT10_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_480_0_MC_SECURITY_CARVEOUT10_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT10_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout10ForceInternalAccess0)}, //1438
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_481,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT13_CLIENT_ACCESS3_0_CARVEOUT13_ALLOW_VIW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_481_0_MC_SECURITY_CARVEOUT13_CLIENT_ACCESS3_0_CARVEOUT13_ALLOW_VIW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT13_CLIENT_ACCESS3_0_CARVEOUT13_ALLOW_VIW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout13Access3)}, //1439
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_481,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT13_CLIENT_ACCESS3_0_7_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_481_0_MC_SECURITY_CARVEOUT13_CLIENT_ACCESS3_0_7_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT13_CLIENT_ACCESS3_0_7_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout13Access3)}, //1440
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_481,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT13_CLIENT_ACCESS3_0_13_12_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_481_0_MC_SECURITY_CARVEOUT13_CLIENT_ACCESS3_0_13_12_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT13_CLIENT_ACCESS3_0_13_12_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout13Access3)}, //1441
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_481,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT13_CLIENT_ACCESS3_0_31_24_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_481_0_MC_SECURITY_CARVEOUT13_CLIENT_ACCESS3_0_31_24_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT13_CLIENT_ACCESS3_0_31_24_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout13Access3)}, //1442
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_481,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT29_CLIENT_ACCESS0_0_2_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_481_0_MC_SECURITY_CARVEOUT29_CLIENT_ACCESS0_0_2_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT29_CLIENT_ACCESS0_0_2_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout29Access0)}, //1443
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_481,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT29_CLIENT_ACCESS0_0_22_21_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_481_0_MC_SECURITY_CARVEOUT29_CLIENT_ACCESS0_0_22_21_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT29_CLIENT_ACCESS0_0_22_21_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout29Access0)}, //1444
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_481,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT29_CLIENT_ACCESS0_0_31_28_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_481_0_MC_SECURITY_CARVEOUT29_CLIENT_ACCESS0_0_31_28_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT29_CLIENT_ACCESS0_0_31_28_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout29Access0)}, //1445
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_482,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT23_CLIENT_ACCESS3_0_CARVEOUT23_ALLOW_VIW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_482_0_MC_SECURITY_CARVEOUT23_CLIENT_ACCESS3_0_CARVEOUT23_ALLOW_VIW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT23_CLIENT_ACCESS3_0_CARVEOUT23_ALLOW_VIW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout23Access3)}, //1446
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_482,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT23_CLIENT_ACCESS3_0_7_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_482_0_MC_SECURITY_CARVEOUT23_CLIENT_ACCESS3_0_7_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT23_CLIENT_ACCESS3_0_7_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout23Access3)}, //1447
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_482,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT23_CLIENT_ACCESS3_0_13_12_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_482_0_MC_SECURITY_CARVEOUT23_CLIENT_ACCESS3_0_13_12_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT23_CLIENT_ACCESS3_0_13_12_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout23Access3)}, //1448
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_482,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT23_CLIENT_ACCESS3_0_31_24_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_482_0_MC_SECURITY_CARVEOUT23_CLIENT_ACCESS3_0_31_24_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT23_CLIENT_ACCESS3_0_31_24_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout23Access3)}, //1449
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_482,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT31_CLIENT_ACCESS0_0_2_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_482_0_MC_SECURITY_CARVEOUT31_CLIENT_ACCESS0_0_2_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT31_CLIENT_ACCESS0_0_2_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout31Access0)}, //1450
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_482,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT31_CLIENT_ACCESS0_0_22_21_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_482_0_MC_SECURITY_CARVEOUT31_CLIENT_ACCESS0_0_22_21_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT31_CLIENT_ACCESS0_0_22_21_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout31Access0)}, //1451
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_482,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT31_CLIENT_ACCESS0_0_31_28_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_482_0_MC_SECURITY_CARVEOUT31_CLIENT_ACCESS0_0_31_28_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT31_CLIENT_ACCESS0_0_31_28_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout31Access0)}, //1452
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_483,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT28_CLIENT_ACCESS3_0_CARVEOUT28_ALLOW_VIW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_483_0_MC_SECURITY_CARVEOUT28_CLIENT_ACCESS3_0_CARVEOUT28_ALLOW_VIW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT28_CLIENT_ACCESS3_0_CARVEOUT28_ALLOW_VIW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout28Access3)}, //1453
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_483,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT28_CLIENT_ACCESS3_0_7_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_483_0_MC_SECURITY_CARVEOUT28_CLIENT_ACCESS3_0_7_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT28_CLIENT_ACCESS3_0_7_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout28Access3)}, //1454
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_483,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT28_CLIENT_ACCESS3_0_13_12_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_483_0_MC_SECURITY_CARVEOUT28_CLIENT_ACCESS3_0_13_12_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT28_CLIENT_ACCESS3_0_13_12_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout28Access3)}, //1455
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_483,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT28_CLIENT_ACCESS3_0_31_24_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_483_0_MC_SECURITY_CARVEOUT28_CLIENT_ACCESS3_0_31_24_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT28_CLIENT_ACCESS3_0_31_24_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout28Access3)}, //1456
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_483,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT24_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_483_0_MC_SECURITY_CARVEOUT24_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT24_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout24ForceInternalAccess0)}, //1457
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_483,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT24_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_483_0_MC_SECURITY_CARVEOUT24_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT24_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout24ForceInternalAccess0)}, //1458
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_483,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT24_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_483_0_MC_SECURITY_CARVEOUT24_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT24_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout24ForceInternalAccess0)}, //1459
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_484,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT7_CLIENT_FORCE_INTERNAL_ACCESS3_0_CARVEOUT7_FORCE_INTERNAL_VIW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_484_0_MC_SECURITY_CARVEOUT7_CLIENT_FORCE_INTERNAL_ACCESS3_0_CARVEOUT7_FORCE_INTERNAL_VIW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT7_CLIENT_FORCE_INTERNAL_ACCESS3_0_CARVEOUT7_FORCE_INTERNAL_VIW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout7ForceInternalAccess3)}, //1460
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_484,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT7_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_484_0_MC_SECURITY_CARVEOUT7_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT7_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout7ForceInternalAccess3)}, //1461
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_484,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT7_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_484_0_MC_SECURITY_CARVEOUT7_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT7_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout7ForceInternalAccess3)}, //1462
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_484,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT7_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_484_0_MC_SECURITY_CARVEOUT7_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT7_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout7ForceInternalAccess3)}, //1463
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_484,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT6_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_484_0_MC_SECURITY_CARVEOUT6_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT6_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout6ForceInternalAccess0)}, //1464
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_484,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT6_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_484_0_MC_SECURITY_CARVEOUT6_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT6_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout6ForceInternalAccess0)}, //1465
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_484,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT6_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_484_0_MC_SECURITY_CARVEOUT6_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT6_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout6ForceInternalAccess0)}, //1466
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_485,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT19_CLIENT_ACCESS3_0_CARVEOUT19_ALLOW_VIW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_485_0_MC_SECURITY_CARVEOUT19_CLIENT_ACCESS3_0_CARVEOUT19_ALLOW_VIW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT19_CLIENT_ACCESS3_0_CARVEOUT19_ALLOW_VIW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout19Access3)}, //1467
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_485,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT19_CLIENT_ACCESS3_0_7_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_485_0_MC_SECURITY_CARVEOUT19_CLIENT_ACCESS3_0_7_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT19_CLIENT_ACCESS3_0_7_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout19Access3)}, //1468
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_485,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT19_CLIENT_ACCESS3_0_13_12_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_485_0_MC_SECURITY_CARVEOUT19_CLIENT_ACCESS3_0_13_12_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT19_CLIENT_ACCESS3_0_13_12_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout19Access3)}, //1469
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_485,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT19_CLIENT_ACCESS3_0_31_24_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_485_0_MC_SECURITY_CARVEOUT19_CLIENT_ACCESS3_0_31_24_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT19_CLIENT_ACCESS3_0_31_24_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout19Access3)}, //1470
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_485,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT13_CLIENT_ACCESS0_0_2_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_485_0_MC_SECURITY_CARVEOUT13_CLIENT_ACCESS0_0_2_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT13_CLIENT_ACCESS0_0_2_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout13Access0)}, //1471
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_485,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT13_CLIENT_ACCESS0_0_22_21_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_485_0_MC_SECURITY_CARVEOUT13_CLIENT_ACCESS0_0_22_21_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT13_CLIENT_ACCESS0_0_22_21_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout13Access0)}, //1472
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_485,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT13_CLIENT_ACCESS0_0_31_28_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_485_0_MC_SECURITY_CARVEOUT13_CLIENT_ACCESS0_0_31_28_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT13_CLIENT_ACCESS0_0_31_28_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout13Access0)}, //1473
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_486,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT17_CLIENT_FORCE_INTERNAL_ACCESS3_0_CARVEOUT17_FORCE_INTERNAL_VIW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_486_0_MC_SECURITY_CARVEOUT17_CLIENT_FORCE_INTERNAL_ACCESS3_0_CARVEOUT17_FORCE_INTERNAL_VIW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT17_CLIENT_FORCE_INTERNAL_ACCESS3_0_CARVEOUT17_FORCE_INTERNAL_VIW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout17ForceInternalAccess3)}, //1474
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_486,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT17_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_486_0_MC_SECURITY_CARVEOUT17_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT17_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout17ForceInternalAccess3)}, //1475
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_486,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT17_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_486_0_MC_SECURITY_CARVEOUT17_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT17_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout17ForceInternalAccess3)}, //1476
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_486,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT17_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_486_0_MC_SECURITY_CARVEOUT17_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT17_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout17ForceInternalAccess3)}, //1477
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_486,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT25_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_486_0_MC_SECURITY_CARVEOUT25_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT25_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout25ForceInternalAccess0)}, //1478
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_486,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT25_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_486_0_MC_SECURITY_CARVEOUT25_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT25_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout25ForceInternalAccess0)}, //1479
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_486,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT25_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_486_0_MC_SECURITY_CARVEOUT25_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT25_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout25ForceInternalAccess0)}, //1480
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_487,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT31_CLIENT_FORCE_INTERNAL_ACCESS3_0_CARVEOUT31_FORCE_INTERNAL_VIW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_487_0_MC_SECURITY_CARVEOUT31_CLIENT_FORCE_INTERNAL_ACCESS3_0_CARVEOUT31_FORCE_INTERNAL_VIW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT31_CLIENT_FORCE_INTERNAL_ACCESS3_0_CARVEOUT31_FORCE_INTERNAL_VIW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout31ForceInternalAccess3)}, //1481
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_487,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT31_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_487_0_MC_SECURITY_CARVEOUT31_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT31_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout31ForceInternalAccess3)}, //1482
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_487,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT31_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_487_0_MC_SECURITY_CARVEOUT31_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT31_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout31ForceInternalAccess3)}, //1483
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_487,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT31_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_487_0_MC_SECURITY_CARVEOUT31_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT31_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout31ForceInternalAccess3)}, //1484
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_487,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT18_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_487_0_MC_SECURITY_CARVEOUT18_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT18_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout18ForceInternalAccess0)}, //1485
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_487,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT18_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_487_0_MC_SECURITY_CARVEOUT18_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT18_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout18ForceInternalAccess0)}, //1486
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_487,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT18_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_487_0_MC_SECURITY_CARVEOUT18_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT18_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout18ForceInternalAccess0)}, //1487
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_488,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT20_CLIENT_FORCE_INTERNAL_ACCESS3_0_CARVEOUT20_FORCE_INTERNAL_VIW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_488_0_MC_SECURITY_CARVEOUT20_CLIENT_FORCE_INTERNAL_ACCESS3_0_CARVEOUT20_FORCE_INTERNAL_VIW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT20_CLIENT_FORCE_INTERNAL_ACCESS3_0_CARVEOUT20_FORCE_INTERNAL_VIW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout20ForceInternalAccess3)}, //1488
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_488,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT20_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_488_0_MC_SECURITY_CARVEOUT20_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT20_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout20ForceInternalAccess3)}, //1489
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_488,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT20_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_488_0_MC_SECURITY_CARVEOUT20_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT20_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout20ForceInternalAccess3)}, //1490
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_488,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT20_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_488_0_MC_SECURITY_CARVEOUT20_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT20_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout20ForceInternalAccess3)}, //1491
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_488,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT19_CLIENT_ACCESS0_0_2_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_488_0_MC_SECURITY_CARVEOUT19_CLIENT_ACCESS0_0_2_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT19_CLIENT_ACCESS0_0_2_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout19Access0)}, //1492
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_488,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT19_CLIENT_ACCESS0_0_22_21_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_488_0_MC_SECURITY_CARVEOUT19_CLIENT_ACCESS0_0_22_21_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT19_CLIENT_ACCESS0_0_22_21_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout19Access0)}, //1493
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_488,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT19_CLIENT_ACCESS0_0_31_28_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_488_0_MC_SECURITY_CARVEOUT19_CLIENT_ACCESS0_0_31_28_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT19_CLIENT_ACCESS0_0_31_28_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout19Access0)}, //1494
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_489,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT8_CLIENT_ACCESS3_0_CARVEOUT8_ALLOW_VIW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_489_0_MC_SECURITY_CARVEOUT8_CLIENT_ACCESS3_0_CARVEOUT8_ALLOW_VIW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT8_CLIENT_ACCESS3_0_CARVEOUT8_ALLOW_VIW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout8Access3)}, //1495
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_489,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT8_CLIENT_ACCESS3_0_7_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_489_0_MC_SECURITY_CARVEOUT8_CLIENT_ACCESS3_0_7_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT8_CLIENT_ACCESS3_0_7_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout8Access3)}, //1496
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_489,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT8_CLIENT_ACCESS3_0_13_12_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_489_0_MC_SECURITY_CARVEOUT8_CLIENT_ACCESS3_0_13_12_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT8_CLIENT_ACCESS3_0_13_12_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout8Access3)}, //1497
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_489,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT8_CLIENT_ACCESS3_0_31_24_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_489_0_MC_SECURITY_CARVEOUT8_CLIENT_ACCESS3_0_31_24_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT8_CLIENT_ACCESS3_0_31_24_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout8Access3)}, //1498
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_489,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT15_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_489_0_MC_SECURITY_CARVEOUT15_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT15_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout15ForceInternalAccess0)}, //1499
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_489,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT15_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_489_0_MC_SECURITY_CARVEOUT15_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT15_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout15ForceInternalAccess0)}, //1500
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_489,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT15_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_489_0_MC_SECURITY_CARVEOUT15_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT15_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout15ForceInternalAccess0)}, //1501
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_490,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT13_CLIENT_FORCE_INTERNAL_ACCESS3_0_CARVEOUT13_FORCE_INTERNAL_VIW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_490_0_MC_SECURITY_CARVEOUT13_CLIENT_FORCE_INTERNAL_ACCESS3_0_CARVEOUT13_FORCE_INTERNAL_VIW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT13_CLIENT_FORCE_INTERNAL_ACCESS3_0_CARVEOUT13_FORCE_INTERNAL_VIW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout13ForceInternalAccess3)}, //1502
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_490,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT13_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_490_0_MC_SECURITY_CARVEOUT13_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT13_CLIENT_FORCE_INTERNAL_ACCESS3_0_7_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout13ForceInternalAccess3)}, //1503
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_490,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT13_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_490_0_MC_SECURITY_CARVEOUT13_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT13_CLIENT_FORCE_INTERNAL_ACCESS3_0_13_12_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout13ForceInternalAccess3)}, //1504
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_490,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT13_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_490_0_MC_SECURITY_CARVEOUT13_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT13_CLIENT_FORCE_INTERNAL_ACCESS3_0_31_24_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout13ForceInternalAccess3)}, //1505
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_490,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT26_CLIENT_ACCESS0_0_2_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_490_0_MC_SECURITY_CARVEOUT26_CLIENT_ACCESS0_0_2_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT26_CLIENT_ACCESS0_0_2_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout26Access0)}, //1506
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_490,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT26_CLIENT_ACCESS0_0_22_21_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_490_0_MC_SECURITY_CARVEOUT26_CLIENT_ACCESS0_0_22_21_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT26_CLIENT_ACCESS0_0_22_21_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout26Access0)}, //1507
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_490,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT26_CLIENT_ACCESS0_0_31_28_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_490_0_MC_SECURITY_CARVEOUT26_CLIENT_ACCESS0_0_31_28_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT26_CLIENT_ACCESS0_0_31_28_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout26Access0)}, //1508
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_491,  NV_FIELD_SHIFTMASK(MC_CLIENT_ORDER_ID_12_0_SDMMCRA_ORDER_ID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_491_0_MC_CLIENT_ORDER_ID_12_0_SDMMCRA_ORDER_ID_RANGE) - NV_FIELD_SHIFT(MC_CLIENT_ORDER_ID_12_0_SDMMCRA_ORDER_ID_RANGE)), m_offsetof(NvBootSdramParams, McClientOrderId12)}, //1509
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_491,  NV_FIELD_SHIFTMASK(MC_CLIENT_ORDER_ID_12_0_17_8_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_491_0_MC_CLIENT_ORDER_ID_12_0_17_8_RANGE) - NV_FIELD_SHIFT(MC_CLIENT_ORDER_ID_12_0_17_8_RANGE)), m_offsetof(NvBootSdramParams, McClientOrderId12)}, //1510
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_491,  NV_FIELD_SHIFTMASK(MC_CLIENT_ORDER_ID_12_0_29_24_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_491_0_MC_CLIENT_ORDER_ID_12_0_29_24_RANGE) - NV_FIELD_SHIFT(MC_CLIENT_ORDER_ID_12_0_29_24_RANGE)), m_offsetof(NvBootSdramParams, McClientOrderId12)}, //1511
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_491,  NV_FIELD_SHIFTMASK(MC_CLIENT_ORDER_ID_9_0_21_8_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_491_0_MC_CLIENT_ORDER_ID_9_0_21_8_RANGE) - NV_FIELD_SHIFT(MC_CLIENT_ORDER_ID_9_0_21_8_RANGE)), m_offsetof(NvBootSdramParams, McClientOrderId9)}, //1512
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_492,  NV_FIELD_SHIFTMASK(MC_CLIENT_ORDER_ID_28_0_17_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_492_0_MC_CLIENT_ORDER_ID_28_0_17_0_RANGE) - NV_FIELD_SHIFT(MC_CLIENT_ORDER_ID_28_0_17_0_RANGE)), m_offsetof(NvBootSdramParams, McClientOrderId28)}, //1513
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_492,  NV_FIELD_SHIFTMASK(MC_CLIENT_ORDER_ID_17_0_29_16_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_492_0_MC_CLIENT_ORDER_ID_17_0_29_16_RANGE) - NV_FIELD_SHIFT(MC_CLIENT_ORDER_ID_17_0_29_16_RANGE)), m_offsetof(NvBootSdramParams, McClientOrderId17)}, //1514
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_493,  NV_FIELD_SHIFTMASK(MC_RING0_MT_FIFO_CREDITS_0_17_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_493_0_MC_RING0_MT_FIFO_CREDITS_0_17_0_RANGE) - NV_FIELD_SHIFT(MC_RING0_MT_FIFO_CREDITS_0_17_0_RANGE)), m_offsetof(NvBootSdramParams, McRing0MtFifoCredits)}, //1515
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_493,  NV_FIELD_SHIFTMASK(MC_CLIENT_ORDER_ID_30_0_13_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_493_0_MC_CLIENT_ORDER_ID_30_0_13_0_RANGE) - NV_FIELD_SHIFT(MC_CLIENT_ORDER_ID_30_0_13_0_RANGE)), m_offsetof(NvBootSdramParams, McClientOrderId30)}, //1516
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_494,  NV_FIELD_SHIFTMASK(MC_REGIF_CONFIG_1_0_ENABLE_REGIF_MCF_SLC_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_494_0_MC_REGIF_CONFIG_1_0_ENABLE_REGIF_MCF_SLC_RANGE) - NV_FIELD_SHIFT(MC_REGIF_CONFIG_1_0_ENABLE_REGIF_MCF_SLC_RANGE)), m_offsetof(NvBootSdramParams, McRegifConfig1)}, //1517
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_494,  NV_FIELD_SHIFTMASK(MC_REGIF_CONFIG_1_0_20_8_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_494_0_MC_REGIF_CONFIG_1_0_20_8_RANGE) - NV_FIELD_SHIFT(MC_REGIF_CONFIG_1_0_20_8_RANGE)), m_offsetof(NvBootSdramParams, McRegifConfig1)}, //1518
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_494,  NV_FIELD_SHIFTMASK(MC_CLIENT_ORDER_ID_23_0_29_16_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_494_0_MC_CLIENT_ORDER_ID_23_0_29_16_RANGE) - NV_FIELD_SHIFT(MC_CLIENT_ORDER_ID_23_0_29_16_RANGE)), m_offsetof(NvBootSdramParams, McClientOrderId23)}, //1519
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_495,  NV_FIELD_SHIFTMASK(MC_VIDEO_PROTECT_VPR_OVERRIDE_0_11_6_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_495_0_MC_VIDEO_PROTECT_VPR_OVERRIDE_0_11_6_RANGE) - NV_FIELD_SHIFT(MC_VIDEO_PROTECT_VPR_OVERRIDE_0_11_6_RANGE)), m_offsetof(NvBootSdramParams, McVideoProtectVprOverride)}, //1520
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_495,  NV_FIELD_SHIFTMASK(MC_VIDEO_PROTECT_VPR_OVERRIDE_0_22_15_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_495_0_MC_VIDEO_PROTECT_VPR_OVERRIDE_0_22_15_RANGE) - NV_FIELD_SHIFT(MC_VIDEO_PROTECT_VPR_OVERRIDE_0_22_15_RANGE)), m_offsetof(NvBootSdramParams, McVideoProtectVprOverride)}, //1521
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_495,  NV_FIELD_SHIFTMASK(MC_VIDEO_PROTECT_VPR_OVERRIDE_0_31_29_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_495_0_MC_VIDEO_PROTECT_VPR_OVERRIDE_0_31_29_RANGE) - NV_FIELD_SHIFT(MC_VIDEO_PROTECT_VPR_OVERRIDE_0_31_29_RANGE)), m_offsetof(NvBootSdramParams, McVideoProtectVprOverride)}, //1522
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_495,  NV_FIELD_SHIFTMASK(MC_CLIENT_ORDER_ID_22_0_13_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_495_0_MC_CLIENT_ORDER_ID_22_0_13_0_RANGE) - NV_FIELD_SHIFT(MC_CLIENT_ORDER_ID_22_0_13_0_RANGE)), m_offsetof(NvBootSdramParams, McClientOrderId22)}, //1523
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_496,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT4_SIZE_128KB_0_MC_SECURITY_CARVEOUT4_SIZE_RANGE_128KB_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_496_0_MC_SECURITY_CARVEOUT4_SIZE_128KB_0_MC_SECURITY_CARVEOUT4_SIZE_RANGE_128KB_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT4_SIZE_128KB_0_MC_SECURITY_CARVEOUT4_SIZE_RANGE_128KB_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout4Size128kb)}, //1524
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_496,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT4_SIZE_128KB_0_MC_SECURITY_CARVEOUT4_SIZE_RANGE_4KB_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_496_0_MC_SECURITY_CARVEOUT4_SIZE_128KB_0_MC_SECURITY_CARVEOUT4_SIZE_RANGE_4KB_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT4_SIZE_128KB_0_MC_SECURITY_CARVEOUT4_SIZE_RANGE_4KB_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout4Size128kb)}, //1525
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_496,  NV_FIELD_SHIFTMASK(MC_CLIENT_ORDER_ID_8_0_29_16_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_496_0_MC_CLIENT_ORDER_ID_8_0_29_16_RANGE) - NV_FIELD_SHIFT(MC_CLIENT_ORDER_ID_8_0_29_16_RANGE)), m_offsetof(NvBootSdramParams, McClientOrderId8)}, //1526
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_497,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT3_SIZE_128KB_0_MC_SECURITY_CARVEOUT3_SIZE_RANGE_128KB_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_497_0_MC_SECURITY_CARVEOUT3_SIZE_128KB_0_MC_SECURITY_CARVEOUT3_SIZE_RANGE_128KB_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT3_SIZE_128KB_0_MC_SECURITY_CARVEOUT3_SIZE_RANGE_128KB_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout3Size128kb)}, //1527
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_497,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT3_SIZE_128KB_0_MC_SECURITY_CARVEOUT3_SIZE_RANGE_4KB_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_497_0_MC_SECURITY_CARVEOUT3_SIZE_128KB_0_MC_SECURITY_CARVEOUT3_SIZE_RANGE_4KB_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT3_SIZE_128KB_0_MC_SECURITY_CARVEOUT3_SIZE_RANGE_4KB_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout3Size128kb)}, //1528
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_497,  NV_FIELD_SHIFTMASK(MC_HUB_PC_VC_ID_5_0_AONPC_VC_ID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_497_0_MC_HUB_PC_VC_ID_5_0_AONPC_VC_ID_RANGE) - NV_FIELD_SHIFT(MC_HUB_PC_VC_ID_5_0_AONPC_VC_ID_RANGE)), m_offsetof(NvBootSdramParams, McHubPcVcId5)}, //1529
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_497,  NV_FIELD_SHIFTMASK(MC_HUB_PC_VC_ID_5_0_SCEPC_VC_ID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_497_0_MC_HUB_PC_VC_ID_5_0_SCEPC_VC_ID_RANGE) - NV_FIELD_SHIFT(MC_HUB_PC_VC_ID_5_0_SCEPC_VC_ID_RANGE)), m_offsetof(NvBootSdramParams, McHubPcVcId5)}, //1530
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_497,  NV_FIELD_SHIFTMASK(MC_HUB_PC_VC_ID_5_0_9_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_497_0_MC_HUB_PC_VC_ID_5_0_9_0_RANGE) - NV_FIELD_SHIFT(MC_HUB_PC_VC_ID_5_0_9_0_RANGE)), m_offsetof(NvBootSdramParams, McHubPcVcId5)}, //1531
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_498,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT2_SIZE_128KB_0_MC_SECURITY_CARVEOUT2_SIZE_RANGE_128KB_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_498_0_MC_SECURITY_CARVEOUT2_SIZE_128KB_0_MC_SECURITY_CARVEOUT2_SIZE_RANGE_128KB_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT2_SIZE_128KB_0_MC_SECURITY_CARVEOUT2_SIZE_RANGE_128KB_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout2Size128kb)}, //1532
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_498,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT2_SIZE_128KB_0_MC_SECURITY_CARVEOUT2_SIZE_RANGE_4KB_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_498_0_MC_SECURITY_CARVEOUT2_SIZE_128KB_0_MC_SECURITY_CARVEOUT2_SIZE_RANGE_4KB_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT2_SIZE_128KB_0_MC_SECURITY_CARVEOUT2_SIZE_RANGE_4KB_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout2Size128kb)}, //1533
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_498,  NV_FIELD_SHIFTMASK(MC_HUB_PC_VC_ID_4_0_NIC_VC_ID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_498_0_MC_HUB_PC_VC_ID_4_0_NIC_VC_ID_RANGE) - NV_FIELD_SHIFT(MC_HUB_PC_VC_ID_4_0_NIC_VC_ID_RANGE)), m_offsetof(NvBootSdramParams, McHubPcVcId4)}, //1534
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_498,  NV_FIELD_SHIFTMASK(MC_HUB_PC_VC_ID_4_0_5_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_498_0_MC_HUB_PC_VC_ID_4_0_5_0_RANGE) - NV_FIELD_SHIFT(MC_HUB_PC_VC_ID_4_0_5_0_RANGE)), m_offsetof(NvBootSdramParams, McHubPcVcId4)}, //1535
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_498,  NV_FIELD_SHIFTMASK(MC_HUB_PC_VC_ID_4_0_17_12_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_498_0_MC_HUB_PC_VC_ID_4_0_17_12_RANGE) - NV_FIELD_SHIFT(MC_HUB_PC_VC_ID_4_0_17_12_RANGE)), m_offsetof(NvBootSdramParams, McHubPcVcId4)}, //1536
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_499,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT1_SIZE_128KB_0_MC_SECURITY_CARVEOUT1_SIZE_RANGE_128KB_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_499_0_MC_SECURITY_CARVEOUT1_SIZE_128KB_0_MC_SECURITY_CARVEOUT1_SIZE_RANGE_128KB_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT1_SIZE_128KB_0_MC_SECURITY_CARVEOUT1_SIZE_RANGE_128KB_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout1Size128kb)}, //1537
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_499,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT1_SIZE_128KB_0_MC_SECURITY_CARVEOUT1_SIZE_RANGE_4KB_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_499_0_MC_SECURITY_CARVEOUT1_SIZE_128KB_0_MC_SECURITY_CARVEOUT1_SIZE_RANGE_4KB_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT1_SIZE_128KB_0_MC_SECURITY_CARVEOUT1_SIZE_RANGE_4KB_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout1Size128kb)}, //1538
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_499,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT11_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_499_0_MC_SECURITY_CARVEOUT11_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT11_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout11ForceInternalAccess0)}, //1539
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_499,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT11_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_499_0_MC_SECURITY_CARVEOUT11_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT11_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout11ForceInternalAccess0)}, //1540
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_499,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT11_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_499_0_MC_SECURITY_CARVEOUT11_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT11_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout11ForceInternalAccess0)}, //1541
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_499,  NV_FIELD_SHIFTMASK(MC_SMMU_BYPASS_CONFIG_0_SMMU_BYPASS_CONFIG_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_499_0_MC_SMMU_BYPASS_CONFIG_0_SMMU_BYPASS_CONFIG_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_SMMU_BYPASS_CONFIG_0_SMMU_BYPASS_CONFIG_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McSmmuBypassConfig)}, //1542
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_499,  NV_FIELD_SHIFTMASK(MC_SMMU_BYPASS_CONFIG_0_4_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_499_0_MC_SMMU_BYPASS_CONFIG_0_4_0_RANGE) - NV_FIELD_SHIFT(MC_SMMU_BYPASS_CONFIG_0_4_0_RANGE)), m_offsetof(NvBootSdramParams, McSmmuBypassConfig)}, //1543
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_500,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT5_SIZE_128KB_0_MC_SECURITY_CARVEOUT5_SIZE_RANGE_128KB_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_500_0_MC_SECURITY_CARVEOUT5_SIZE_128KB_0_MC_SECURITY_CARVEOUT5_SIZE_RANGE_128KB_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT5_SIZE_128KB_0_MC_SECURITY_CARVEOUT5_SIZE_RANGE_128KB_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout5Size128kb)}, //1544
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_500,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT5_SIZE_128KB_0_MC_SECURITY_CARVEOUT5_SIZE_RANGE_4KB_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_500_0_MC_SECURITY_CARVEOUT5_SIZE_128KB_0_MC_SECURITY_CARVEOUT5_SIZE_RANGE_4KB_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT5_SIZE_128KB_0_MC_SECURITY_CARVEOUT5_SIZE_RANGE_4KB_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout5Size128kb)}, //1545
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_500,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT6_CLIENT_ACCESS0_0_2_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_500_0_MC_SECURITY_CARVEOUT6_CLIENT_ACCESS0_0_2_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT6_CLIENT_ACCESS0_0_2_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout6Access0)}, //1546
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_500,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT6_CLIENT_ACCESS0_0_22_21_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_500_0_MC_SECURITY_CARVEOUT6_CLIENT_ACCESS0_0_22_21_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT6_CLIENT_ACCESS0_0_22_21_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout6Access0)}, //1547
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_500,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT6_CLIENT_ACCESS0_0_31_28_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_500_0_MC_SECURITY_CARVEOUT6_CLIENT_ACCESS0_0_31_28_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT6_CLIENT_ACCESS0_0_31_28_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout6Access0)}, //1548
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_500,  NV_FIELD_SHIFTMASK(MC_MCF_SLICE_CFG_0_1_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_500_0_MC_MCF_SLICE_CFG_0_1_0_RANGE) - NV_FIELD_SHIFT(MC_MCF_SLICE_CFG_0_1_0_RANGE)), m_offsetof(NvBootSdramParams, McMcfSliceCfg)}, //1549
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_500,  NV_FIELD_SHIFTMASK(MC_MCF_SLICE_CFG_0_18_16_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_500_0_MC_MCF_SLICE_CFG_0_18_16_RANGE) - NV_FIELD_SHIFT(MC_MCF_SLICE_CFG_0_18_16_RANGE)), m_offsetof(NvBootSdramParams, McMcfSliceCfg)}, //1550
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_501,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT7_SIZE_128KB_0_MC_SECURITY_CARVEOUT7_SIZE_RANGE_128KB_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_501_0_MC_SECURITY_CARVEOUT7_SIZE_128KB_0_MC_SECURITY_CARVEOUT7_SIZE_RANGE_128KB_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT7_SIZE_128KB_0_MC_SECURITY_CARVEOUT7_SIZE_RANGE_128KB_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout7Size128kb)}, //1551
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_501,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT7_SIZE_128KB_0_MC_SECURITY_CARVEOUT7_SIZE_RANGE_4KB_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_501_0_MC_SECURITY_CARVEOUT7_SIZE_128KB_0_MC_SECURITY_CARVEOUT7_SIZE_RANGE_4KB_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT7_SIZE_128KB_0_MC_SECURITY_CARVEOUT7_SIZE_RANGE_4KB_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout7Size128kb)}, //1552
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_501,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT12_CLIENT_ACCESS0_0_2_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_501_0_MC_SECURITY_CARVEOUT12_CLIENT_ACCESS0_0_2_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT12_CLIENT_ACCESS0_0_2_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout12Access0)}, //1553
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_501,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT12_CLIENT_ACCESS0_0_22_21_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_501_0_MC_SECURITY_CARVEOUT12_CLIENT_ACCESS0_0_22_21_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT12_CLIENT_ACCESS0_0_22_21_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout12Access0)}, //1554
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_501,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT12_CLIENT_ACCESS0_0_31_28_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_501_0_MC_SECURITY_CARVEOUT12_CLIENT_ACCESS0_0_31_28_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT12_CLIENT_ACCESS0_0_31_28_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout12Access0)}, //1555
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_501,  NV_FIELD_SHIFTMASK(MC_CIFLL_MISC0_0_CPU_RD_ARTIFICIAL_LATENCY_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_501_0_MC_CIFLL_MISC0_0_CPU_RD_ARTIFICIAL_LATENCY_RANGE) - NV_FIELD_SHIFT(MC_CIFLL_MISC0_0_CPU_RD_ARTIFICIAL_LATENCY_RANGE)), m_offsetof(NvBootSdramParams, McCifllMisc0)}, //1556
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_501,  NV_FIELD_SHIFTMASK(MC_CIFLL_MISC0_0_CPU_RD_ARTIFICIAL_LATENCY_CONFIG_WRITE_ACCESS_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_501_0_MC_CIFLL_MISC0_0_CPU_RD_ARTIFICIAL_LATENCY_CONFIG_WRITE_ACCESS_RANGE) - NV_FIELD_SHIFT(MC_CIFLL_MISC0_0_CPU_RD_ARTIFICIAL_LATENCY_CONFIG_WRITE_ACCESS_RANGE)), m_offsetof(NvBootSdramParams, McCifllMisc0)}, //1557
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_502,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT8_SIZE_128KB_0_MC_SECURITY_CARVEOUT8_SIZE_RANGE_128KB_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_502_0_MC_SECURITY_CARVEOUT8_SIZE_128KB_0_MC_SECURITY_CARVEOUT8_SIZE_RANGE_128KB_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT8_SIZE_128KB_0_MC_SECURITY_CARVEOUT8_SIZE_RANGE_128KB_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout8Size128kb)}, //1558
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_502,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT8_SIZE_128KB_0_MC_SECURITY_CARVEOUT8_SIZE_RANGE_4KB_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_502_0_MC_SECURITY_CARVEOUT8_SIZE_128KB_0_MC_SECURITY_CARVEOUT8_SIZE_RANGE_4KB_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT8_SIZE_128KB_0_MC_SECURITY_CARVEOUT8_SIZE_RANGE_4KB_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout8Size128kb)}, //1559
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_502,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT23_CLIENT_ACCESS0_0_2_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_502_0_MC_SECURITY_CARVEOUT23_CLIENT_ACCESS0_0_2_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT23_CLIENT_ACCESS0_0_2_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout23Access0)}, //1560
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_502,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT23_CLIENT_ACCESS0_0_22_21_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_502_0_MC_SECURITY_CARVEOUT23_CLIENT_ACCESS0_0_22_21_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT23_CLIENT_ACCESS0_0_22_21_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout23Access0)}, //1561
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_502,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT23_CLIENT_ACCESS0_0_31_28_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_502_0_MC_SECURITY_CARVEOUT23_CLIENT_ACCESS0_0_31_28_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT23_CLIENT_ACCESS0_0_31_28_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout23Access0)}, //1562
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_502,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT1_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT1_FORCE_INTERNAL_MPCORER_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_502_0_MC_SECURITY_CARVEOUT1_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT1_FORCE_INTERNAL_MPCORER_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT1_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT1_FORCE_INTERNAL_MPCORER_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout1ForceInternalAccess1)}, //1563
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_502,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT1_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT1_FORCE_INTERNAL_NVENCSWR_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_502_0_MC_SECURITY_CARVEOUT1_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT1_FORCE_INTERNAL_NVENCSWR_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT1_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT1_FORCE_INTERNAL_NVENCSWR_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout1ForceInternalAccess1)}, //1564
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_502,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT1_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT1_FORCE_INTERNAL_HDAW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_502_0_MC_SECURITY_CARVEOUT1_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT1_FORCE_INTERNAL_HDAW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT1_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT1_FORCE_INTERNAL_HDAW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout1ForceInternalAccess1)}, //1565
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_502,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT1_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT1_FORCE_INTERNAL_MPCOREW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_502_0_MC_SECURITY_CARVEOUT1_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT1_FORCE_INTERNAL_MPCOREW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT1_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT1_FORCE_INTERNAL_MPCOREW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout1ForceInternalAccess1)}, //1566
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_502,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT1_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT1_FORCE_INTERNAL_SATAW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_502_0_MC_SECURITY_CARVEOUT1_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT1_FORCE_INTERNAL_SATAW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT1_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT1_FORCE_INTERNAL_SATAW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout1ForceInternalAccess1)}, //1567
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_503,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT29_SIZE_128KB_0_MC_SECURITY_CARVEOUT29_SIZE_RANGE_128KB_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_503_0_MC_SECURITY_CARVEOUT29_SIZE_128KB_0_MC_SECURITY_CARVEOUT29_SIZE_RANGE_128KB_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT29_SIZE_128KB_0_MC_SECURITY_CARVEOUT29_SIZE_RANGE_128KB_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout29Size128kb)}, //1568
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_503,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT29_SIZE_128KB_0_MC_SECURITY_CARVEOUT29_SIZE_RANGE_4KB_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_503_0_MC_SECURITY_CARVEOUT29_SIZE_128KB_0_MC_SECURITY_CARVEOUT29_SIZE_RANGE_4KB_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT29_SIZE_128KB_0_MC_SECURITY_CARVEOUT29_SIZE_RANGE_4KB_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout29Size128kb)}, //1569
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_503,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT30_CLIENT_ACCESS0_0_2_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_503_0_MC_SECURITY_CARVEOUT30_CLIENT_ACCESS0_0_2_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT30_CLIENT_ACCESS0_0_2_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout30Access0)}, //1570
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_503,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT30_CLIENT_ACCESS0_0_22_21_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_503_0_MC_SECURITY_CARVEOUT30_CLIENT_ACCESS0_0_22_21_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT30_CLIENT_ACCESS0_0_22_21_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout30Access0)}, //1571
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_503,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT30_CLIENT_ACCESS0_0_31_28_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_503_0_MC_SECURITY_CARVEOUT30_CLIENT_ACCESS0_0_31_28_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT30_CLIENT_ACCESS0_0_31_28_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout30Access0)}, //1572
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_503,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT5_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT5_FORCE_INTERNAL_MPCORER_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_503_0_MC_SECURITY_CARVEOUT5_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT5_FORCE_INTERNAL_MPCORER_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT5_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT5_FORCE_INTERNAL_MPCORER_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout5ForceInternalAccess1)}, //1573
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_503,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT5_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT5_FORCE_INTERNAL_NVENCSWR_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_503_0_MC_SECURITY_CARVEOUT5_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT5_FORCE_INTERNAL_NVENCSWR_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT5_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT5_FORCE_INTERNAL_NVENCSWR_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout5ForceInternalAccess1)}, //1574
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_503,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT5_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT5_FORCE_INTERNAL_HDAW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_503_0_MC_SECURITY_CARVEOUT5_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT5_FORCE_INTERNAL_HDAW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT5_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT5_FORCE_INTERNAL_HDAW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout5ForceInternalAccess1)}, //1575
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_503,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT5_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT5_FORCE_INTERNAL_MPCOREW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_503_0_MC_SECURITY_CARVEOUT5_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT5_FORCE_INTERNAL_MPCOREW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT5_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT5_FORCE_INTERNAL_MPCOREW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout5ForceInternalAccess1)}, //1576
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_503,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT5_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT5_FORCE_INTERNAL_SATAW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_503_0_MC_SECURITY_CARVEOUT5_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT5_FORCE_INTERNAL_SATAW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT5_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT5_FORCE_INTERNAL_SATAW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout5ForceInternalAccess1)}, //1577
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_504,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT16_SIZE_128KB_0_MC_SECURITY_CARVEOUT16_SIZE_RANGE_128KB_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_504_0_MC_SECURITY_CARVEOUT16_SIZE_128KB_0_MC_SECURITY_CARVEOUT16_SIZE_RANGE_128KB_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT16_SIZE_128KB_0_MC_SECURITY_CARVEOUT16_SIZE_RANGE_128KB_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout16Size128kb)}, //1578
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_504,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT16_SIZE_128KB_0_MC_SECURITY_CARVEOUT16_SIZE_RANGE_4KB_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_504_0_MC_SECURITY_CARVEOUT16_SIZE_128KB_0_MC_SECURITY_CARVEOUT16_SIZE_RANGE_4KB_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT16_SIZE_128KB_0_MC_SECURITY_CARVEOUT16_SIZE_RANGE_4KB_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout16Size128kb)}, //1579
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_504,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT16_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_504_0_MC_SECURITY_CARVEOUT16_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT16_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout16ForceInternalAccess0)}, //1580
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_504,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT16_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_504_0_MC_SECURITY_CARVEOUT16_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT16_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout16ForceInternalAccess0)}, //1581
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_504,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT16_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_504_0_MC_SECURITY_CARVEOUT16_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT16_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout16ForceInternalAccess0)}, //1582
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_504,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT3_CLIENT_ACCESS1_0_CARVEOUT3_ALLOW_MPCORER_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_504_0_MC_SECURITY_CARVEOUT3_CLIENT_ACCESS1_0_CARVEOUT3_ALLOW_MPCORER_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT3_CLIENT_ACCESS1_0_CARVEOUT3_ALLOW_MPCORER_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout3Access1)}, //1583
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_504,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT3_CLIENT_ACCESS1_0_CARVEOUT3_ALLOW_NVENCSWR_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_504_0_MC_SECURITY_CARVEOUT3_CLIENT_ACCESS1_0_CARVEOUT3_ALLOW_NVENCSWR_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT3_CLIENT_ACCESS1_0_CARVEOUT3_ALLOW_NVENCSWR_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout3Access1)}, //1584
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_504,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT3_CLIENT_ACCESS1_0_CARVEOUT3_ALLOW_HDAW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_504_0_MC_SECURITY_CARVEOUT3_CLIENT_ACCESS1_0_CARVEOUT3_ALLOW_HDAW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT3_CLIENT_ACCESS1_0_CARVEOUT3_ALLOW_HDAW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout3Access1)}, //1585
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_504,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT3_CLIENT_ACCESS1_0_CARVEOUT3_ALLOW_MPCOREW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_504_0_MC_SECURITY_CARVEOUT3_CLIENT_ACCESS1_0_CARVEOUT3_ALLOW_MPCOREW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT3_CLIENT_ACCESS1_0_CARVEOUT3_ALLOW_MPCOREW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout3Access1)}, //1586
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_504,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT3_CLIENT_ACCESS1_0_CARVEOUT3_ALLOW_SATAW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_504_0_MC_SECURITY_CARVEOUT3_CLIENT_ACCESS1_0_CARVEOUT3_ALLOW_SATAW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT3_CLIENT_ACCESS1_0_CARVEOUT3_ALLOW_SATAW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout3Access1)}, //1587
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_505,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT19_SIZE_128KB_0_MC_SECURITY_CARVEOUT19_SIZE_RANGE_128KB_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_505_0_MC_SECURITY_CARVEOUT19_SIZE_128KB_0_MC_SECURITY_CARVEOUT19_SIZE_RANGE_128KB_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT19_SIZE_128KB_0_MC_SECURITY_CARVEOUT19_SIZE_RANGE_128KB_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout19Size128kb)}, //1588
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_505,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT19_SIZE_128KB_0_MC_SECURITY_CARVEOUT19_SIZE_RANGE_4KB_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_505_0_MC_SECURITY_CARVEOUT19_SIZE_128KB_0_MC_SECURITY_CARVEOUT19_SIZE_RANGE_4KB_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT19_SIZE_128KB_0_MC_SECURITY_CARVEOUT19_SIZE_RANGE_4KB_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout19Size128kb)}, //1589
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_505,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT29_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_505_0_MC_SECURITY_CARVEOUT29_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT29_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout29ForceInternalAccess0)}, //1590
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_505,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT29_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_505_0_MC_SECURITY_CARVEOUT29_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT29_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout29ForceInternalAccess0)}, //1591
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_505,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT29_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_505_0_MC_SECURITY_CARVEOUT29_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT29_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout29ForceInternalAccess0)}, //1592
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_505,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT1_CLIENT_ACCESS1_0_CARVEOUT1_ALLOW_MPCORER_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_505_0_MC_SECURITY_CARVEOUT1_CLIENT_ACCESS1_0_CARVEOUT1_ALLOW_MPCORER_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT1_CLIENT_ACCESS1_0_CARVEOUT1_ALLOW_MPCORER_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout1Access1)}, //1593
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_505,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT1_CLIENT_ACCESS1_0_CARVEOUT1_ALLOW_NVENCSWR_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_505_0_MC_SECURITY_CARVEOUT1_CLIENT_ACCESS1_0_CARVEOUT1_ALLOW_NVENCSWR_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT1_CLIENT_ACCESS1_0_CARVEOUT1_ALLOW_NVENCSWR_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout1Access1)}, //1594
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_505,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT1_CLIENT_ACCESS1_0_CARVEOUT1_ALLOW_HDAW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_505_0_MC_SECURITY_CARVEOUT1_CLIENT_ACCESS1_0_CARVEOUT1_ALLOW_HDAW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT1_CLIENT_ACCESS1_0_CARVEOUT1_ALLOW_HDAW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout1Access1)}, //1595
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_505,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT1_CLIENT_ACCESS1_0_CARVEOUT1_ALLOW_MPCOREW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_505_0_MC_SECURITY_CARVEOUT1_CLIENT_ACCESS1_0_CARVEOUT1_ALLOW_MPCOREW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT1_CLIENT_ACCESS1_0_CARVEOUT1_ALLOW_MPCOREW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout1Access1)}, //1596
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_505,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT1_CLIENT_ACCESS1_0_CARVEOUT1_ALLOW_SATAW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_505_0_MC_SECURITY_CARVEOUT1_CLIENT_ACCESS1_0_CARVEOUT1_ALLOW_SATAW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT1_CLIENT_ACCESS1_0_CARVEOUT1_ALLOW_SATAW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout1Access1)}, //1597
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_506,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT18_SIZE_128KB_0_MC_SECURITY_CARVEOUT18_SIZE_RANGE_128KB_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_506_0_MC_SECURITY_CARVEOUT18_SIZE_128KB_0_MC_SECURITY_CARVEOUT18_SIZE_RANGE_128KB_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT18_SIZE_128KB_0_MC_SECURITY_CARVEOUT18_SIZE_RANGE_128KB_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout18Size128kb)}, //1598
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_506,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT18_SIZE_128KB_0_MC_SECURITY_CARVEOUT18_SIZE_RANGE_4KB_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_506_0_MC_SECURITY_CARVEOUT18_SIZE_128KB_0_MC_SECURITY_CARVEOUT18_SIZE_RANGE_4KB_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT18_SIZE_128KB_0_MC_SECURITY_CARVEOUT18_SIZE_RANGE_4KB_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout18Size128kb)}, //1599
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_506,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT15_CLIENT_ACCESS0_0_2_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_506_0_MC_SECURITY_CARVEOUT15_CLIENT_ACCESS0_0_2_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT15_CLIENT_ACCESS0_0_2_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout15Access0)}, //1600
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_506,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT15_CLIENT_ACCESS0_0_22_21_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_506_0_MC_SECURITY_CARVEOUT15_CLIENT_ACCESS0_0_22_21_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT15_CLIENT_ACCESS0_0_22_21_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout15Access0)}, //1601
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_506,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT15_CLIENT_ACCESS0_0_31_28_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_506_0_MC_SECURITY_CARVEOUT15_CLIENT_ACCESS0_0_31_28_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT15_CLIENT_ACCESS0_0_31_28_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout15Access0)}, //1602
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_506,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT5_CLIENT_ACCESS1_0_CARVEOUT5_ALLOW_MPCORER_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_506_0_MC_SECURITY_CARVEOUT5_CLIENT_ACCESS1_0_CARVEOUT5_ALLOW_MPCORER_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT5_CLIENT_ACCESS1_0_CARVEOUT5_ALLOW_MPCORER_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout5Access1)}, //1603
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_506,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT5_CLIENT_ACCESS1_0_CARVEOUT5_ALLOW_NVENCSWR_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_506_0_MC_SECURITY_CARVEOUT5_CLIENT_ACCESS1_0_CARVEOUT5_ALLOW_NVENCSWR_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT5_CLIENT_ACCESS1_0_CARVEOUT5_ALLOW_NVENCSWR_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout5Access1)}, //1604
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_506,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT5_CLIENT_ACCESS1_0_CARVEOUT5_ALLOW_HDAW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_506_0_MC_SECURITY_CARVEOUT5_CLIENT_ACCESS1_0_CARVEOUT5_ALLOW_HDAW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT5_CLIENT_ACCESS1_0_CARVEOUT5_ALLOW_HDAW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout5Access1)}, //1605
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_506,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT5_CLIENT_ACCESS1_0_CARVEOUT5_ALLOW_MPCOREW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_506_0_MC_SECURITY_CARVEOUT5_CLIENT_ACCESS1_0_CARVEOUT5_ALLOW_MPCOREW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT5_CLIENT_ACCESS1_0_CARVEOUT5_ALLOW_MPCOREW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout5Access1)}, //1606
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_506,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT5_CLIENT_ACCESS1_0_CARVEOUT5_ALLOW_SATAW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_506_0_MC_SECURITY_CARVEOUT5_CLIENT_ACCESS1_0_CARVEOUT5_ALLOW_SATAW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT5_CLIENT_ACCESS1_0_CARVEOUT5_ALLOW_SATAW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout5Access1)}, //1607
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_507,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT15_SIZE_128KB_0_MC_SECURITY_CARVEOUT15_SIZE_RANGE_128KB_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_507_0_MC_SECURITY_CARVEOUT15_SIZE_128KB_0_MC_SECURITY_CARVEOUT15_SIZE_RANGE_128KB_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT15_SIZE_128KB_0_MC_SECURITY_CARVEOUT15_SIZE_RANGE_128KB_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout15Size128kb)}, //1608
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_507,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT15_SIZE_128KB_0_MC_SECURITY_CARVEOUT15_SIZE_RANGE_4KB_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_507_0_MC_SECURITY_CARVEOUT15_SIZE_128KB_0_MC_SECURITY_CARVEOUT15_SIZE_RANGE_4KB_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT15_SIZE_128KB_0_MC_SECURITY_CARVEOUT15_SIZE_RANGE_4KB_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout15Size128kb)}, //1609
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_507,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT21_CLIENT_ACCESS0_0_2_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_507_0_MC_SECURITY_CARVEOUT21_CLIENT_ACCESS0_0_2_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT21_CLIENT_ACCESS0_0_2_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout21Access0)}, //1610
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_507,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT21_CLIENT_ACCESS0_0_22_21_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_507_0_MC_SECURITY_CARVEOUT21_CLIENT_ACCESS0_0_22_21_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT21_CLIENT_ACCESS0_0_22_21_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout21Access0)}, //1611
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_507,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT21_CLIENT_ACCESS0_0_31_28_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_507_0_MC_SECURITY_CARVEOUT21_CLIENT_ACCESS0_0_31_28_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT21_CLIENT_ACCESS0_0_31_28_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout21Access0)}, //1612
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_507,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT2_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT2_FORCE_INTERNAL_MPCORER_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_507_0_MC_SECURITY_CARVEOUT2_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT2_FORCE_INTERNAL_MPCORER_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT2_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT2_FORCE_INTERNAL_MPCORER_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout2ForceInternalAccess1)}, //1613
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_507,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT2_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT2_FORCE_INTERNAL_NVENCSWR_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_507_0_MC_SECURITY_CARVEOUT2_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT2_FORCE_INTERNAL_NVENCSWR_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT2_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT2_FORCE_INTERNAL_NVENCSWR_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout2ForceInternalAccess1)}, //1614
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_507,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT2_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT2_FORCE_INTERNAL_HDAW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_507_0_MC_SECURITY_CARVEOUT2_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT2_FORCE_INTERNAL_HDAW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT2_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT2_FORCE_INTERNAL_HDAW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout2ForceInternalAccess1)}, //1615
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_507,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT2_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT2_FORCE_INTERNAL_MPCOREW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_507_0_MC_SECURITY_CARVEOUT2_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT2_FORCE_INTERNAL_MPCOREW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT2_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT2_FORCE_INTERNAL_MPCOREW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout2ForceInternalAccess1)}, //1616
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_507,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT2_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT2_FORCE_INTERNAL_SATAW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_507_0_MC_SECURITY_CARVEOUT2_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT2_FORCE_INTERNAL_SATAW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT2_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT2_FORCE_INTERNAL_SATAW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout2ForceInternalAccess1)}, //1617
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_508,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT20_SIZE_128KB_0_MC_SECURITY_CARVEOUT20_SIZE_RANGE_128KB_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_508_0_MC_SECURITY_CARVEOUT20_SIZE_128KB_0_MC_SECURITY_CARVEOUT20_SIZE_RANGE_128KB_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT20_SIZE_128KB_0_MC_SECURITY_CARVEOUT20_SIZE_RANGE_128KB_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout20Size128kb)}, //1618
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_508,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT20_SIZE_128KB_0_MC_SECURITY_CARVEOUT20_SIZE_RANGE_4KB_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_508_0_MC_SECURITY_CARVEOUT20_SIZE_128KB_0_MC_SECURITY_CARVEOUT20_SIZE_RANGE_4KB_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT20_SIZE_128KB_0_MC_SECURITY_CARVEOUT20_SIZE_RANGE_4KB_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout20Size128kb)}, //1619
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_508,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT27_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_508_0_MC_SECURITY_CARVEOUT27_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT27_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout27ForceInternalAccess0)}, //1620
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_508,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT27_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_508_0_MC_SECURITY_CARVEOUT27_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT27_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout27ForceInternalAccess0)}, //1621
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_508,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT27_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_508_0_MC_SECURITY_CARVEOUT27_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT27_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout27ForceInternalAccess0)}, //1622
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_508,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT4_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT4_FORCE_INTERNAL_MPCORER_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_508_0_MC_SECURITY_CARVEOUT4_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT4_FORCE_INTERNAL_MPCORER_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT4_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT4_FORCE_INTERNAL_MPCORER_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout4ForceInternalAccess1)}, //1623
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_508,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT4_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT4_FORCE_INTERNAL_NVENCSWR_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_508_0_MC_SECURITY_CARVEOUT4_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT4_FORCE_INTERNAL_NVENCSWR_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT4_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT4_FORCE_INTERNAL_NVENCSWR_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout4ForceInternalAccess1)}, //1624
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_508,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT4_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT4_FORCE_INTERNAL_HDAW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_508_0_MC_SECURITY_CARVEOUT4_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT4_FORCE_INTERNAL_HDAW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT4_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT4_FORCE_INTERNAL_HDAW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout4ForceInternalAccess1)}, //1625
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_508,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT4_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT4_FORCE_INTERNAL_MPCOREW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_508_0_MC_SECURITY_CARVEOUT4_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT4_FORCE_INTERNAL_MPCOREW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT4_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT4_FORCE_INTERNAL_MPCOREW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout4ForceInternalAccess1)}, //1626
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_508,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT4_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT4_FORCE_INTERNAL_SATAW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_508_0_MC_SECURITY_CARVEOUT4_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT4_FORCE_INTERNAL_SATAW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT4_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT4_FORCE_INTERNAL_SATAW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout4ForceInternalAccess1)}, //1627
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_509,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT25_SIZE_128KB_0_MC_SECURITY_CARVEOUT25_SIZE_RANGE_128KB_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_509_0_MC_SECURITY_CARVEOUT25_SIZE_128KB_0_MC_SECURITY_CARVEOUT25_SIZE_RANGE_128KB_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT25_SIZE_128KB_0_MC_SECURITY_CARVEOUT25_SIZE_RANGE_128KB_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout25Size128kb)}, //1628
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_509,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT25_SIZE_128KB_0_MC_SECURITY_CARVEOUT25_SIZE_RANGE_4KB_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_509_0_MC_SECURITY_CARVEOUT25_SIZE_128KB_0_MC_SECURITY_CARVEOUT25_SIZE_RANGE_4KB_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT25_SIZE_128KB_0_MC_SECURITY_CARVEOUT25_SIZE_RANGE_4KB_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout25Size128kb)}, //1629
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_509,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT20_CLIENT_ACCESS0_0_2_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_509_0_MC_SECURITY_CARVEOUT20_CLIENT_ACCESS0_0_2_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT20_CLIENT_ACCESS0_0_2_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout20Access0)}, //1630
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_509,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT20_CLIENT_ACCESS0_0_22_21_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_509_0_MC_SECURITY_CARVEOUT20_CLIENT_ACCESS0_0_22_21_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT20_CLIENT_ACCESS0_0_22_21_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout20Access0)}, //1631
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_509,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT20_CLIENT_ACCESS0_0_31_28_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_509_0_MC_SECURITY_CARVEOUT20_CLIENT_ACCESS0_0_31_28_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT20_CLIENT_ACCESS0_0_31_28_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout20Access0)}, //1632
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_509,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT4_CLIENT_ACCESS1_0_CARVEOUT4_ALLOW_MPCORER_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_509_0_MC_SECURITY_CARVEOUT4_CLIENT_ACCESS1_0_CARVEOUT4_ALLOW_MPCORER_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT4_CLIENT_ACCESS1_0_CARVEOUT4_ALLOW_MPCORER_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout4Access1)}, //1633
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_509,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT4_CLIENT_ACCESS1_0_CARVEOUT4_ALLOW_NVENCSWR_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_509_0_MC_SECURITY_CARVEOUT4_CLIENT_ACCESS1_0_CARVEOUT4_ALLOW_NVENCSWR_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT4_CLIENT_ACCESS1_0_CARVEOUT4_ALLOW_NVENCSWR_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout4Access1)}, //1634
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_509,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT4_CLIENT_ACCESS1_0_CARVEOUT4_ALLOW_HDAW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_509_0_MC_SECURITY_CARVEOUT4_CLIENT_ACCESS1_0_CARVEOUT4_ALLOW_HDAW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT4_CLIENT_ACCESS1_0_CARVEOUT4_ALLOW_HDAW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout4Access1)}, //1635
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_509,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT4_CLIENT_ACCESS1_0_CARVEOUT4_ALLOW_MPCOREW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_509_0_MC_SECURITY_CARVEOUT4_CLIENT_ACCESS1_0_CARVEOUT4_ALLOW_MPCOREW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT4_CLIENT_ACCESS1_0_CARVEOUT4_ALLOW_MPCOREW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout4Access1)}, //1636
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_509,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT4_CLIENT_ACCESS1_0_CARVEOUT4_ALLOW_SATAW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_509_0_MC_SECURITY_CARVEOUT4_CLIENT_ACCESS1_0_CARVEOUT4_ALLOW_SATAW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT4_CLIENT_ACCESS1_0_CARVEOUT4_ALLOW_SATAW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout4Access1)}, //1637
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_510,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT21_SIZE_128KB_0_MC_SECURITY_CARVEOUT21_SIZE_RANGE_128KB_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_510_0_MC_SECURITY_CARVEOUT21_SIZE_128KB_0_MC_SECURITY_CARVEOUT21_SIZE_RANGE_128KB_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT21_SIZE_128KB_0_MC_SECURITY_CARVEOUT21_SIZE_RANGE_128KB_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout21Size128kb)}, //1638
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_510,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT21_SIZE_128KB_0_MC_SECURITY_CARVEOUT21_SIZE_RANGE_4KB_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_510_0_MC_SECURITY_CARVEOUT21_SIZE_128KB_0_MC_SECURITY_CARVEOUT21_SIZE_RANGE_4KB_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT21_SIZE_128KB_0_MC_SECURITY_CARVEOUT21_SIZE_RANGE_4KB_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout21Size128kb)}, //1639
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_510,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT16_CLIENT_ACCESS0_0_2_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_510_0_MC_SECURITY_CARVEOUT16_CLIENT_ACCESS0_0_2_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT16_CLIENT_ACCESS0_0_2_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout16Access0)}, //1640
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_510,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT16_CLIENT_ACCESS0_0_22_21_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_510_0_MC_SECURITY_CARVEOUT16_CLIENT_ACCESS0_0_22_21_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT16_CLIENT_ACCESS0_0_22_21_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout16Access0)}, //1641
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_510,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT16_CLIENT_ACCESS0_0_31_28_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_510_0_MC_SECURITY_CARVEOUT16_CLIENT_ACCESS0_0_31_28_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT16_CLIENT_ACCESS0_0_31_28_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout16Access0)}, //1642
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_510,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT3_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT3_FORCE_INTERNAL_MPCORER_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_510_0_MC_SECURITY_CARVEOUT3_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT3_FORCE_INTERNAL_MPCORER_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT3_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT3_FORCE_INTERNAL_MPCORER_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout3ForceInternalAccess1)}, //1643
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_510,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT3_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT3_FORCE_INTERNAL_NVENCSWR_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_510_0_MC_SECURITY_CARVEOUT3_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT3_FORCE_INTERNAL_NVENCSWR_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT3_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT3_FORCE_INTERNAL_NVENCSWR_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout3ForceInternalAccess1)}, //1644
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_510,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT3_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT3_FORCE_INTERNAL_HDAW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_510_0_MC_SECURITY_CARVEOUT3_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT3_FORCE_INTERNAL_HDAW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT3_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT3_FORCE_INTERNAL_HDAW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout3ForceInternalAccess1)}, //1645
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_510,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT3_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT3_FORCE_INTERNAL_MPCOREW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_510_0_MC_SECURITY_CARVEOUT3_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT3_FORCE_INTERNAL_MPCOREW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT3_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT3_FORCE_INTERNAL_MPCOREW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout3ForceInternalAccess1)}, //1646
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_510,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT3_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT3_FORCE_INTERNAL_SATAW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_510_0_MC_SECURITY_CARVEOUT3_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT3_FORCE_INTERNAL_SATAW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT3_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT3_FORCE_INTERNAL_SATAW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout3ForceInternalAccess1)}, //1647
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_511,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT27_SIZE_128KB_0_MC_SECURITY_CARVEOUT27_SIZE_RANGE_128KB_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_511_0_MC_SECURITY_CARVEOUT27_SIZE_128KB_0_MC_SECURITY_CARVEOUT27_SIZE_RANGE_128KB_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT27_SIZE_128KB_0_MC_SECURITY_CARVEOUT27_SIZE_RANGE_128KB_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout27Size128kb)}, //1648
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_511,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT27_SIZE_128KB_0_MC_SECURITY_CARVEOUT27_SIZE_RANGE_4KB_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_511_0_MC_SECURITY_CARVEOUT27_SIZE_128KB_0_MC_SECURITY_CARVEOUT27_SIZE_RANGE_4KB_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT27_SIZE_128KB_0_MC_SECURITY_CARVEOUT27_SIZE_RANGE_4KB_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout27Size128kb)}, //1649
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_511,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT17_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_511_0_MC_SECURITY_CARVEOUT17_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT17_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout17ForceInternalAccess0)}, //1650
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_511,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT17_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_511_0_MC_SECURITY_CARVEOUT17_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT17_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout17ForceInternalAccess0)}, //1651
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_511,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT17_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_511_0_MC_SECURITY_CARVEOUT17_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT17_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout17ForceInternalAccess0)}, //1652
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_511,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT2_CLIENT_ACCESS1_0_CARVEOUT2_ALLOW_MPCORER_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_511_0_MC_SECURITY_CARVEOUT2_CLIENT_ACCESS1_0_CARVEOUT2_ALLOW_MPCORER_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT2_CLIENT_ACCESS1_0_CARVEOUT2_ALLOW_MPCORER_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout2Access1)}, //1653
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_511,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT2_CLIENT_ACCESS1_0_CARVEOUT2_ALLOW_NVENCSWR_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_511_0_MC_SECURITY_CARVEOUT2_CLIENT_ACCESS1_0_CARVEOUT2_ALLOW_NVENCSWR_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT2_CLIENT_ACCESS1_0_CARVEOUT2_ALLOW_NVENCSWR_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout2Access1)}, //1654
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_511,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT2_CLIENT_ACCESS1_0_CARVEOUT2_ALLOW_HDAW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_511_0_MC_SECURITY_CARVEOUT2_CLIENT_ACCESS1_0_CARVEOUT2_ALLOW_HDAW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT2_CLIENT_ACCESS1_0_CARVEOUT2_ALLOW_HDAW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout2Access1)}, //1655
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_511,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT2_CLIENT_ACCESS1_0_CARVEOUT2_ALLOW_MPCOREW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_511_0_MC_SECURITY_CARVEOUT2_CLIENT_ACCESS1_0_CARVEOUT2_ALLOW_MPCOREW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT2_CLIENT_ACCESS1_0_CARVEOUT2_ALLOW_MPCOREW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout2Access1)}, //1656
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_511,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT2_CLIENT_ACCESS1_0_CARVEOUT2_ALLOW_SATAW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_511_0_MC_SECURITY_CARVEOUT2_CLIENT_ACCESS1_0_CARVEOUT2_ALLOW_SATAW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT2_CLIENT_ACCESS1_0_CARVEOUT2_ALLOW_SATAW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout2Access1)}, //1657
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_512,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT28_SIZE_128KB_0_MC_SECURITY_CARVEOUT28_SIZE_RANGE_128KB_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_512_0_MC_SECURITY_CARVEOUT28_SIZE_128KB_0_MC_SECURITY_CARVEOUT28_SIZE_RANGE_128KB_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT28_SIZE_128KB_0_MC_SECURITY_CARVEOUT28_SIZE_RANGE_128KB_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout28Size128kb)}, //1658
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_512,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT28_SIZE_128KB_0_MC_SECURITY_CARVEOUT28_SIZE_RANGE_4KB_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_512_0_MC_SECURITY_CARVEOUT28_SIZE_128KB_0_MC_SECURITY_CARVEOUT28_SIZE_RANGE_4KB_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT28_SIZE_128KB_0_MC_SECURITY_CARVEOUT28_SIZE_RANGE_4KB_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout28Size128kb)}, //1659
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_512,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT28_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_512_0_MC_SECURITY_CARVEOUT28_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT28_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout28ForceInternalAccess0)}, //1660
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_512,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT28_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_512_0_MC_SECURITY_CARVEOUT28_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT28_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout28ForceInternalAccess0)}, //1661
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_512,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT28_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_512_0_MC_SECURITY_CARVEOUT28_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT28_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout28ForceInternalAccess0)}, //1662
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_512,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT13_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT13_FORCE_INTERNAL_MPCORER_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_512_0_MC_SECURITY_CARVEOUT13_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT13_FORCE_INTERNAL_MPCORER_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT13_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT13_FORCE_INTERNAL_MPCORER_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout13ForceInternalAccess1)}, //1663
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_512,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT13_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT13_FORCE_INTERNAL_NVENCSWR_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_512_0_MC_SECURITY_CARVEOUT13_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT13_FORCE_INTERNAL_NVENCSWR_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT13_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT13_FORCE_INTERNAL_NVENCSWR_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout13ForceInternalAccess1)}, //1664
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_512,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT13_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT13_FORCE_INTERNAL_HDAW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_512_0_MC_SECURITY_CARVEOUT13_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT13_FORCE_INTERNAL_HDAW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT13_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT13_FORCE_INTERNAL_HDAW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout13ForceInternalAccess1)}, //1665
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_512,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT13_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT13_FORCE_INTERNAL_MPCOREW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_512_0_MC_SECURITY_CARVEOUT13_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT13_FORCE_INTERNAL_MPCOREW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT13_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT13_FORCE_INTERNAL_MPCOREW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout13ForceInternalAccess1)}, //1666
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_512,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT13_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT13_FORCE_INTERNAL_SATAW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_512_0_MC_SECURITY_CARVEOUT13_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT13_FORCE_INTERNAL_SATAW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT13_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT13_FORCE_INTERNAL_SATAW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout13ForceInternalAccess1)}, //1667
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_513,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT13_SIZE_128KB_0_MC_SECURITY_CARVEOUT13_SIZE_RANGE_128KB_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_513_0_MC_SECURITY_CARVEOUT13_SIZE_128KB_0_MC_SECURITY_CARVEOUT13_SIZE_RANGE_128KB_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT13_SIZE_128KB_0_MC_SECURITY_CARVEOUT13_SIZE_RANGE_128KB_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout13Size128kb)}, //1668
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_513,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT13_SIZE_128KB_0_MC_SECURITY_CARVEOUT13_SIZE_RANGE_4KB_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_513_0_MC_SECURITY_CARVEOUT13_SIZE_128KB_0_MC_SECURITY_CARVEOUT13_SIZE_RANGE_4KB_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT13_SIZE_128KB_0_MC_SECURITY_CARVEOUT13_SIZE_RANGE_4KB_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout13Size128kb)}, //1669
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_513,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT8_CLIENT_ACCESS0_0_2_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_513_0_MC_SECURITY_CARVEOUT8_CLIENT_ACCESS0_0_2_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT8_CLIENT_ACCESS0_0_2_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout8Access0)}, //1670
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_513,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT8_CLIENT_ACCESS0_0_22_21_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_513_0_MC_SECURITY_CARVEOUT8_CLIENT_ACCESS0_0_22_21_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT8_CLIENT_ACCESS0_0_22_21_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout8Access0)}, //1671
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_513,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT8_CLIENT_ACCESS0_0_31_28_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_513_0_MC_SECURITY_CARVEOUT8_CLIENT_ACCESS0_0_31_28_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT8_CLIENT_ACCESS0_0_31_28_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout8Access0)}, //1672
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_513,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT22_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT22_FORCE_INTERNAL_MPCORER_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_513_0_MC_SECURITY_CARVEOUT22_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT22_FORCE_INTERNAL_MPCORER_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT22_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT22_FORCE_INTERNAL_MPCORER_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout22ForceInternalAccess1)}, //1673
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_513,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT22_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT22_FORCE_INTERNAL_NVENCSWR_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_513_0_MC_SECURITY_CARVEOUT22_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT22_FORCE_INTERNAL_NVENCSWR_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT22_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT22_FORCE_INTERNAL_NVENCSWR_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout22ForceInternalAccess1)}, //1674
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_513,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT22_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT22_FORCE_INTERNAL_HDAW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_513_0_MC_SECURITY_CARVEOUT22_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT22_FORCE_INTERNAL_HDAW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT22_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT22_FORCE_INTERNAL_HDAW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout22ForceInternalAccess1)}, //1675
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_513,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT22_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT22_FORCE_INTERNAL_MPCOREW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_513_0_MC_SECURITY_CARVEOUT22_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT22_FORCE_INTERNAL_MPCOREW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT22_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT22_FORCE_INTERNAL_MPCOREW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout22ForceInternalAccess1)}, //1676
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_513,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT22_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT22_FORCE_INTERNAL_SATAW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_513_0_MC_SECURITY_CARVEOUT22_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT22_FORCE_INTERNAL_SATAW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT22_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT22_FORCE_INTERNAL_SATAW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout22ForceInternalAccess1)}, //1677
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_514,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT23_SIZE_128KB_0_MC_SECURITY_CARVEOUT23_SIZE_RANGE_128KB_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_514_0_MC_SECURITY_CARVEOUT23_SIZE_128KB_0_MC_SECURITY_CARVEOUT23_SIZE_RANGE_128KB_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT23_SIZE_128KB_0_MC_SECURITY_CARVEOUT23_SIZE_RANGE_128KB_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout23Size128kb)}, //1678
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_514,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT23_SIZE_128KB_0_MC_SECURITY_CARVEOUT23_SIZE_RANGE_4KB_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_514_0_MC_SECURITY_CARVEOUT23_SIZE_128KB_0_MC_SECURITY_CARVEOUT23_SIZE_RANGE_4KB_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT23_SIZE_128KB_0_MC_SECURITY_CARVEOUT23_SIZE_RANGE_4KB_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout23Size128kb)}, //1679
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_514,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT25_CLIENT_ACCESS0_0_2_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_514_0_MC_SECURITY_CARVEOUT25_CLIENT_ACCESS0_0_2_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT25_CLIENT_ACCESS0_0_2_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout25Access0)}, //1680
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_514,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT25_CLIENT_ACCESS0_0_22_21_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_514_0_MC_SECURITY_CARVEOUT25_CLIENT_ACCESS0_0_22_21_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT25_CLIENT_ACCESS0_0_22_21_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout25Access0)}, //1681
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_514,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT25_CLIENT_ACCESS0_0_31_28_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_514_0_MC_SECURITY_CARVEOUT25_CLIENT_ACCESS0_0_31_28_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT25_CLIENT_ACCESS0_0_31_28_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout25Access0)}, //1682
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_514,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT18_CLIENT_ACCESS1_0_CARVEOUT18_ALLOW_MPCORER_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_514_0_MC_SECURITY_CARVEOUT18_CLIENT_ACCESS1_0_CARVEOUT18_ALLOW_MPCORER_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT18_CLIENT_ACCESS1_0_CARVEOUT18_ALLOW_MPCORER_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout18Access1)}, //1683
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_514,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT18_CLIENT_ACCESS1_0_CARVEOUT18_ALLOW_NVENCSWR_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_514_0_MC_SECURITY_CARVEOUT18_CLIENT_ACCESS1_0_CARVEOUT18_ALLOW_NVENCSWR_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT18_CLIENT_ACCESS1_0_CARVEOUT18_ALLOW_NVENCSWR_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout18Access1)}, //1684
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_514,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT18_CLIENT_ACCESS1_0_CARVEOUT18_ALLOW_HDAW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_514_0_MC_SECURITY_CARVEOUT18_CLIENT_ACCESS1_0_CARVEOUT18_ALLOW_HDAW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT18_CLIENT_ACCESS1_0_CARVEOUT18_ALLOW_HDAW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout18Access1)}, //1685
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_514,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT18_CLIENT_ACCESS1_0_CARVEOUT18_ALLOW_MPCOREW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_514_0_MC_SECURITY_CARVEOUT18_CLIENT_ACCESS1_0_CARVEOUT18_ALLOW_MPCOREW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT18_CLIENT_ACCESS1_0_CARVEOUT18_ALLOW_MPCOREW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout18Access1)}, //1686
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_514,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT18_CLIENT_ACCESS1_0_CARVEOUT18_ALLOW_SATAW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_514_0_MC_SECURITY_CARVEOUT18_CLIENT_ACCESS1_0_CARVEOUT18_ALLOW_SATAW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT18_CLIENT_ACCESS1_0_CARVEOUT18_ALLOW_SATAW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout18Access1)}, //1687
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_515,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT12_SIZE_128KB_0_MC_SECURITY_CARVEOUT12_SIZE_RANGE_128KB_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_515_0_MC_SECURITY_CARVEOUT12_SIZE_128KB_0_MC_SECURITY_CARVEOUT12_SIZE_RANGE_128KB_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT12_SIZE_128KB_0_MC_SECURITY_CARVEOUT12_SIZE_RANGE_128KB_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout12Size128kb)}, //1688
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_515,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT12_SIZE_128KB_0_MC_SECURITY_CARVEOUT12_SIZE_RANGE_4KB_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_515_0_MC_SECURITY_CARVEOUT12_SIZE_128KB_0_MC_SECURITY_CARVEOUT12_SIZE_RANGE_4KB_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT12_SIZE_128KB_0_MC_SECURITY_CARVEOUT12_SIZE_RANGE_4KB_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout12Size128kb)}, //1689
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_515,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT13_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_515_0_MC_SECURITY_CARVEOUT13_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT13_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout13ForceInternalAccess0)}, //1690
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_515,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT13_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_515_0_MC_SECURITY_CARVEOUT13_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT13_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout13ForceInternalAccess0)}, //1691
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_515,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT13_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_515_0_MC_SECURITY_CARVEOUT13_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT13_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout13ForceInternalAccess0)}, //1692
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_515,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT24_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT24_FORCE_INTERNAL_MPCORER_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_515_0_MC_SECURITY_CARVEOUT24_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT24_FORCE_INTERNAL_MPCORER_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT24_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT24_FORCE_INTERNAL_MPCORER_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout24ForceInternalAccess1)}, //1693
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_515,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT24_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT24_FORCE_INTERNAL_NVENCSWR_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_515_0_MC_SECURITY_CARVEOUT24_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT24_FORCE_INTERNAL_NVENCSWR_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT24_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT24_FORCE_INTERNAL_NVENCSWR_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout24ForceInternalAccess1)}, //1694
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_515,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT24_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT24_FORCE_INTERNAL_HDAW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_515_0_MC_SECURITY_CARVEOUT24_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT24_FORCE_INTERNAL_HDAW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT24_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT24_FORCE_INTERNAL_HDAW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout24ForceInternalAccess1)}, //1695
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_515,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT24_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT24_FORCE_INTERNAL_MPCOREW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_515_0_MC_SECURITY_CARVEOUT24_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT24_FORCE_INTERNAL_MPCOREW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT24_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT24_FORCE_INTERNAL_MPCOREW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout24ForceInternalAccess1)}, //1696
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_515,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT24_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT24_FORCE_INTERNAL_SATAW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_515_0_MC_SECURITY_CARVEOUT24_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT24_FORCE_INTERNAL_SATAW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT24_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT24_FORCE_INTERNAL_SATAW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout24ForceInternalAccess1)}, //1697
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_516,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT24_SIZE_128KB_0_MC_SECURITY_CARVEOUT24_SIZE_RANGE_128KB_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_516_0_MC_SECURITY_CARVEOUT24_SIZE_128KB_0_MC_SECURITY_CARVEOUT24_SIZE_RANGE_128KB_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT24_SIZE_128KB_0_MC_SECURITY_CARVEOUT24_SIZE_RANGE_128KB_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout24Size128kb)}, //1698
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_516,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT24_SIZE_128KB_0_MC_SECURITY_CARVEOUT24_SIZE_RANGE_4KB_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_516_0_MC_SECURITY_CARVEOUT24_SIZE_128KB_0_MC_SECURITY_CARVEOUT24_SIZE_RANGE_4KB_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT24_SIZE_128KB_0_MC_SECURITY_CARVEOUT24_SIZE_RANGE_4KB_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout24Size128kb)}, //1699
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_516,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT18_CLIENT_ACCESS0_0_2_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_516_0_MC_SECURITY_CARVEOUT18_CLIENT_ACCESS0_0_2_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT18_CLIENT_ACCESS0_0_2_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout18Access0)}, //1700
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_516,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT18_CLIENT_ACCESS0_0_22_21_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_516_0_MC_SECURITY_CARVEOUT18_CLIENT_ACCESS0_0_22_21_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT18_CLIENT_ACCESS0_0_22_21_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout18Access0)}, //1701
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_516,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT18_CLIENT_ACCESS0_0_31_28_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_516_0_MC_SECURITY_CARVEOUT18_CLIENT_ACCESS0_0_31_28_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT18_CLIENT_ACCESS0_0_31_28_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout18Access0)}, //1702
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_516,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT24_CLIENT_ACCESS1_0_CARVEOUT24_ALLOW_MPCORER_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_516_0_MC_SECURITY_CARVEOUT24_CLIENT_ACCESS1_0_CARVEOUT24_ALLOW_MPCORER_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT24_CLIENT_ACCESS1_0_CARVEOUT24_ALLOW_MPCORER_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout24Access1)}, //1703
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_516,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT24_CLIENT_ACCESS1_0_CARVEOUT24_ALLOW_NVENCSWR_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_516_0_MC_SECURITY_CARVEOUT24_CLIENT_ACCESS1_0_CARVEOUT24_ALLOW_NVENCSWR_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT24_CLIENT_ACCESS1_0_CARVEOUT24_ALLOW_NVENCSWR_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout24Access1)}, //1704
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_516,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT24_CLIENT_ACCESS1_0_CARVEOUT24_ALLOW_HDAW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_516_0_MC_SECURITY_CARVEOUT24_CLIENT_ACCESS1_0_CARVEOUT24_ALLOW_HDAW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT24_CLIENT_ACCESS1_0_CARVEOUT24_ALLOW_HDAW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout24Access1)}, //1705
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_516,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT24_CLIENT_ACCESS1_0_CARVEOUT24_ALLOW_MPCOREW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_516_0_MC_SECURITY_CARVEOUT24_CLIENT_ACCESS1_0_CARVEOUT24_ALLOW_MPCOREW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT24_CLIENT_ACCESS1_0_CARVEOUT24_ALLOW_MPCOREW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout24Access1)}, //1706
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_516,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT24_CLIENT_ACCESS1_0_CARVEOUT24_ALLOW_SATAW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_516_0_MC_SECURITY_CARVEOUT24_CLIENT_ACCESS1_0_CARVEOUT24_ALLOW_SATAW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT24_CLIENT_ACCESS1_0_CARVEOUT24_ALLOW_SATAW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout24Access1)}, //1707
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_517,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT9_SIZE_128KB_0_MC_SECURITY_CARVEOUT9_SIZE_RANGE_128KB_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_517_0_MC_SECURITY_CARVEOUT9_SIZE_128KB_0_MC_SECURITY_CARVEOUT9_SIZE_RANGE_128KB_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT9_SIZE_128KB_0_MC_SECURITY_CARVEOUT9_SIZE_RANGE_128KB_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout9Size128kb)}, //1708
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_517,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT9_SIZE_128KB_0_MC_SECURITY_CARVEOUT9_SIZE_RANGE_4KB_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_517_0_MC_SECURITY_CARVEOUT9_SIZE_128KB_0_MC_SECURITY_CARVEOUT9_SIZE_RANGE_4KB_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT9_SIZE_128KB_0_MC_SECURITY_CARVEOUT9_SIZE_RANGE_4KB_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout9Size128kb)}, //1709
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_517,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT28_CLIENT_ACCESS0_0_2_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_517_0_MC_SECURITY_CARVEOUT28_CLIENT_ACCESS0_0_2_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT28_CLIENT_ACCESS0_0_2_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout28Access0)}, //1710
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_517,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT28_CLIENT_ACCESS0_0_22_21_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_517_0_MC_SECURITY_CARVEOUT28_CLIENT_ACCESS0_0_22_21_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT28_CLIENT_ACCESS0_0_22_21_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout28Access0)}, //1711
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_517,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT28_CLIENT_ACCESS0_0_31_28_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_517_0_MC_SECURITY_CARVEOUT28_CLIENT_ACCESS0_0_31_28_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT28_CLIENT_ACCESS0_0_31_28_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout28Access0)}, //1712
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_517,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT7_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT7_FORCE_INTERNAL_MPCORER_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_517_0_MC_SECURITY_CARVEOUT7_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT7_FORCE_INTERNAL_MPCORER_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT7_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT7_FORCE_INTERNAL_MPCORER_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout7ForceInternalAccess1)}, //1713
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_517,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT7_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT7_FORCE_INTERNAL_NVENCSWR_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_517_0_MC_SECURITY_CARVEOUT7_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT7_FORCE_INTERNAL_NVENCSWR_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT7_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT7_FORCE_INTERNAL_NVENCSWR_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout7ForceInternalAccess1)}, //1714
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_517,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT7_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT7_FORCE_INTERNAL_HDAW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_517_0_MC_SECURITY_CARVEOUT7_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT7_FORCE_INTERNAL_HDAW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT7_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT7_FORCE_INTERNAL_HDAW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout7ForceInternalAccess1)}, //1715
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_517,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT7_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT7_FORCE_INTERNAL_MPCOREW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_517_0_MC_SECURITY_CARVEOUT7_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT7_FORCE_INTERNAL_MPCOREW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT7_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT7_FORCE_INTERNAL_MPCOREW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout7ForceInternalAccess1)}, //1716
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_517,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT7_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT7_FORCE_INTERNAL_SATAW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_517_0_MC_SECURITY_CARVEOUT7_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT7_FORCE_INTERNAL_SATAW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT7_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT7_FORCE_INTERNAL_SATAW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout7ForceInternalAccess1)}, //1717
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_518,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT30_SIZE_128KB_0_MC_SECURITY_CARVEOUT30_SIZE_RANGE_128KB_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_518_0_MC_SECURITY_CARVEOUT30_SIZE_128KB_0_MC_SECURITY_CARVEOUT30_SIZE_RANGE_128KB_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT30_SIZE_128KB_0_MC_SECURITY_CARVEOUT30_SIZE_RANGE_128KB_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout30Size128kb)}, //1718
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_518,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT30_SIZE_128KB_0_MC_SECURITY_CARVEOUT30_SIZE_RANGE_4KB_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_518_0_MC_SECURITY_CARVEOUT30_SIZE_128KB_0_MC_SECURITY_CARVEOUT30_SIZE_RANGE_4KB_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT30_SIZE_128KB_0_MC_SECURITY_CARVEOUT30_SIZE_RANGE_4KB_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout30Size128kb)}, //1719
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_518,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT11_CLIENT_ACCESS0_0_2_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_518_0_MC_SECURITY_CARVEOUT11_CLIENT_ACCESS0_0_2_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT11_CLIENT_ACCESS0_0_2_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout11Access0)}, //1720
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_518,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT11_CLIENT_ACCESS0_0_22_21_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_518_0_MC_SECURITY_CARVEOUT11_CLIENT_ACCESS0_0_22_21_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT11_CLIENT_ACCESS0_0_22_21_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout11Access0)}, //1721
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_518,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT11_CLIENT_ACCESS0_0_31_28_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_518_0_MC_SECURITY_CARVEOUT11_CLIENT_ACCESS0_0_31_28_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT11_CLIENT_ACCESS0_0_31_28_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout11Access0)}, //1722
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_518,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT25_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT25_FORCE_INTERNAL_MPCORER_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_518_0_MC_SECURITY_CARVEOUT25_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT25_FORCE_INTERNAL_MPCORER_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT25_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT25_FORCE_INTERNAL_MPCORER_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout25ForceInternalAccess1)}, //1723
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_518,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT25_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT25_FORCE_INTERNAL_NVENCSWR_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_518_0_MC_SECURITY_CARVEOUT25_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT25_FORCE_INTERNAL_NVENCSWR_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT25_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT25_FORCE_INTERNAL_NVENCSWR_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout25ForceInternalAccess1)}, //1724
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_518,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT25_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT25_FORCE_INTERNAL_HDAW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_518_0_MC_SECURITY_CARVEOUT25_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT25_FORCE_INTERNAL_HDAW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT25_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT25_FORCE_INTERNAL_HDAW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout25ForceInternalAccess1)}, //1725
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_518,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT25_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT25_FORCE_INTERNAL_MPCOREW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_518_0_MC_SECURITY_CARVEOUT25_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT25_FORCE_INTERNAL_MPCOREW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT25_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT25_FORCE_INTERNAL_MPCOREW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout25ForceInternalAccess1)}, //1726
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_518,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT25_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT25_FORCE_INTERNAL_SATAW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_518_0_MC_SECURITY_CARVEOUT25_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT25_FORCE_INTERNAL_SATAW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT25_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT25_FORCE_INTERNAL_SATAW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout25ForceInternalAccess1)}, //1727
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_519,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT31_SIZE_128KB_0_MC_SECURITY_CARVEOUT31_SIZE_RANGE_128KB_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_519_0_MC_SECURITY_CARVEOUT31_SIZE_128KB_0_MC_SECURITY_CARVEOUT31_SIZE_RANGE_128KB_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT31_SIZE_128KB_0_MC_SECURITY_CARVEOUT31_SIZE_RANGE_128KB_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout31Size128kb)}, //1728
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_519,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT31_SIZE_128KB_0_MC_SECURITY_CARVEOUT31_SIZE_RANGE_4KB_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_519_0_MC_SECURITY_CARVEOUT31_SIZE_128KB_0_MC_SECURITY_CARVEOUT31_SIZE_RANGE_4KB_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT31_SIZE_128KB_0_MC_SECURITY_CARVEOUT31_SIZE_RANGE_4KB_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout31Size128kb)}, //1729
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_519,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT21_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_519_0_MC_SECURITY_CARVEOUT21_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT21_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout21ForceInternalAccess0)}, //1730
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_519,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT21_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_519_0_MC_SECURITY_CARVEOUT21_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT21_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout21ForceInternalAccess0)}, //1731
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_519,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT21_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_519_0_MC_SECURITY_CARVEOUT21_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT21_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout21ForceInternalAccess0)}, //1732
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_519,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT20_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT20_FORCE_INTERNAL_MPCORER_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_519_0_MC_SECURITY_CARVEOUT20_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT20_FORCE_INTERNAL_MPCORER_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT20_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT20_FORCE_INTERNAL_MPCORER_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout20ForceInternalAccess1)}, //1733
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_519,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT20_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT20_FORCE_INTERNAL_NVENCSWR_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_519_0_MC_SECURITY_CARVEOUT20_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT20_FORCE_INTERNAL_NVENCSWR_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT20_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT20_FORCE_INTERNAL_NVENCSWR_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout20ForceInternalAccess1)}, //1734
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_519,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT20_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT20_FORCE_INTERNAL_HDAW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_519_0_MC_SECURITY_CARVEOUT20_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT20_FORCE_INTERNAL_HDAW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT20_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT20_FORCE_INTERNAL_HDAW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout20ForceInternalAccess1)}, //1735
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_519,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT20_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT20_FORCE_INTERNAL_MPCOREW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_519_0_MC_SECURITY_CARVEOUT20_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT20_FORCE_INTERNAL_MPCOREW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT20_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT20_FORCE_INTERNAL_MPCOREW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout20ForceInternalAccess1)}, //1736
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_519,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT20_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT20_FORCE_INTERNAL_SATAW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_519_0_MC_SECURITY_CARVEOUT20_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT20_FORCE_INTERNAL_SATAW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT20_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT20_FORCE_INTERNAL_SATAW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout20ForceInternalAccess1)}, //1737
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_520,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT14_SIZE_128KB_0_MC_SECURITY_CARVEOUT14_SIZE_RANGE_128KB_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_520_0_MC_SECURITY_CARVEOUT14_SIZE_128KB_0_MC_SECURITY_CARVEOUT14_SIZE_RANGE_128KB_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT14_SIZE_128KB_0_MC_SECURITY_CARVEOUT14_SIZE_RANGE_128KB_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout14Size128kb)}, //1738
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_520,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT14_SIZE_128KB_0_MC_SECURITY_CARVEOUT14_SIZE_RANGE_4KB_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_520_0_MC_SECURITY_CARVEOUT14_SIZE_128KB_0_MC_SECURITY_CARVEOUT14_SIZE_RANGE_4KB_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT14_SIZE_128KB_0_MC_SECURITY_CARVEOUT14_SIZE_RANGE_4KB_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout14Size128kb)}, //1739
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_520,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT9_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_520_0_MC_SECURITY_CARVEOUT9_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT9_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout9ForceInternalAccess0)}, //1740
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_520,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT9_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_520_0_MC_SECURITY_CARVEOUT9_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT9_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout9ForceInternalAccess0)}, //1741
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_520,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT9_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_520_0_MC_SECURITY_CARVEOUT9_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT9_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout9ForceInternalAccess0)}, //1742
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_520,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT25_CLIENT_ACCESS1_0_CARVEOUT25_ALLOW_MPCORER_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_520_0_MC_SECURITY_CARVEOUT25_CLIENT_ACCESS1_0_CARVEOUT25_ALLOW_MPCORER_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT25_CLIENT_ACCESS1_0_CARVEOUT25_ALLOW_MPCORER_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout25Access1)}, //1743
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_520,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT25_CLIENT_ACCESS1_0_CARVEOUT25_ALLOW_NVENCSWR_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_520_0_MC_SECURITY_CARVEOUT25_CLIENT_ACCESS1_0_CARVEOUT25_ALLOW_NVENCSWR_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT25_CLIENT_ACCESS1_0_CARVEOUT25_ALLOW_NVENCSWR_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout25Access1)}, //1744
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_520,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT25_CLIENT_ACCESS1_0_CARVEOUT25_ALLOW_HDAW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_520_0_MC_SECURITY_CARVEOUT25_CLIENT_ACCESS1_0_CARVEOUT25_ALLOW_HDAW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT25_CLIENT_ACCESS1_0_CARVEOUT25_ALLOW_HDAW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout25Access1)}, //1745
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_520,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT25_CLIENT_ACCESS1_0_CARVEOUT25_ALLOW_MPCOREW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_520_0_MC_SECURITY_CARVEOUT25_CLIENT_ACCESS1_0_CARVEOUT25_ALLOW_MPCOREW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT25_CLIENT_ACCESS1_0_CARVEOUT25_ALLOW_MPCOREW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout25Access1)}, //1746
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_520,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT25_CLIENT_ACCESS1_0_CARVEOUT25_ALLOW_SATAW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_520_0_MC_SECURITY_CARVEOUT25_CLIENT_ACCESS1_0_CARVEOUT25_ALLOW_SATAW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT25_CLIENT_ACCESS1_0_CARVEOUT25_ALLOW_SATAW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout25Access1)}, //1747
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_521,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT6_SIZE_128KB_0_MC_SECURITY_CARVEOUT6_SIZE_RANGE_128KB_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_521_0_MC_SECURITY_CARVEOUT6_SIZE_128KB_0_MC_SECURITY_CARVEOUT6_SIZE_RANGE_128KB_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT6_SIZE_128KB_0_MC_SECURITY_CARVEOUT6_SIZE_RANGE_128KB_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout6Size128kb)}, //1748
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_521,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT6_SIZE_128KB_0_MC_SECURITY_CARVEOUT6_SIZE_RANGE_4KB_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_521_0_MC_SECURITY_CARVEOUT6_SIZE_128KB_0_MC_SECURITY_CARVEOUT6_SIZE_RANGE_4KB_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT6_SIZE_128KB_0_MC_SECURITY_CARVEOUT6_SIZE_RANGE_4KB_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout6Size128kb)}, //1749
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_521,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT27_CLIENT_ACCESS0_0_2_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_521_0_MC_SECURITY_CARVEOUT27_CLIENT_ACCESS0_0_2_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT27_CLIENT_ACCESS0_0_2_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout27Access0)}, //1750
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_521,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT27_CLIENT_ACCESS0_0_22_21_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_521_0_MC_SECURITY_CARVEOUT27_CLIENT_ACCESS0_0_22_21_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT27_CLIENT_ACCESS0_0_22_21_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout27Access0)}, //1751
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_521,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT27_CLIENT_ACCESS0_0_31_28_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_521_0_MC_SECURITY_CARVEOUT27_CLIENT_ACCESS0_0_31_28_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT27_CLIENT_ACCESS0_0_31_28_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout27Access0)}, //1752
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_521,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT16_CLIENT_ACCESS1_0_CARVEOUT16_ALLOW_MPCORER_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_521_0_MC_SECURITY_CARVEOUT16_CLIENT_ACCESS1_0_CARVEOUT16_ALLOW_MPCORER_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT16_CLIENT_ACCESS1_0_CARVEOUT16_ALLOW_MPCORER_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout16Access1)}, //1753
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_521,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT16_CLIENT_ACCESS1_0_CARVEOUT16_ALLOW_NVENCSWR_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_521_0_MC_SECURITY_CARVEOUT16_CLIENT_ACCESS1_0_CARVEOUT16_ALLOW_NVENCSWR_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT16_CLIENT_ACCESS1_0_CARVEOUT16_ALLOW_NVENCSWR_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout16Access1)}, //1754
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_521,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT16_CLIENT_ACCESS1_0_CARVEOUT16_ALLOW_HDAW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_521_0_MC_SECURITY_CARVEOUT16_CLIENT_ACCESS1_0_CARVEOUT16_ALLOW_HDAW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT16_CLIENT_ACCESS1_0_CARVEOUT16_ALLOW_HDAW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout16Access1)}, //1755
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_521,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT16_CLIENT_ACCESS1_0_CARVEOUT16_ALLOW_MPCOREW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_521_0_MC_SECURITY_CARVEOUT16_CLIENT_ACCESS1_0_CARVEOUT16_ALLOW_MPCOREW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT16_CLIENT_ACCESS1_0_CARVEOUT16_ALLOW_MPCOREW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout16Access1)}, //1756
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_521,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT16_CLIENT_ACCESS1_0_CARVEOUT16_ALLOW_SATAW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_521_0_MC_SECURITY_CARVEOUT16_CLIENT_ACCESS1_0_CARVEOUT16_ALLOW_SATAW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT16_CLIENT_ACCESS1_0_CARVEOUT16_ALLOW_SATAW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout16Access1)}, //1757
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_522,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT10_SIZE_128KB_0_MC_SECURITY_CARVEOUT10_SIZE_RANGE_128KB_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_522_0_MC_SECURITY_CARVEOUT10_SIZE_128KB_0_MC_SECURITY_CARVEOUT10_SIZE_RANGE_128KB_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT10_SIZE_128KB_0_MC_SECURITY_CARVEOUT10_SIZE_RANGE_128KB_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout10Size128kb)}, //1758
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_522,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT10_SIZE_128KB_0_MC_SECURITY_CARVEOUT10_SIZE_RANGE_4KB_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_522_0_MC_SECURITY_CARVEOUT10_SIZE_128KB_0_MC_SECURITY_CARVEOUT10_SIZE_RANGE_4KB_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT10_SIZE_128KB_0_MC_SECURITY_CARVEOUT10_SIZE_RANGE_4KB_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout10Size128kb)}, //1759
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_522,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT9_CLIENT_ACCESS0_0_2_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_522_0_MC_SECURITY_CARVEOUT9_CLIENT_ACCESS0_0_2_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT9_CLIENT_ACCESS0_0_2_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout9Access0)}, //1760
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_522,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT9_CLIENT_ACCESS0_0_22_21_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_522_0_MC_SECURITY_CARVEOUT9_CLIENT_ACCESS0_0_22_21_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT9_CLIENT_ACCESS0_0_22_21_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout9Access0)}, //1761
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_522,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT9_CLIENT_ACCESS0_0_31_28_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_522_0_MC_SECURITY_CARVEOUT9_CLIENT_ACCESS0_0_31_28_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT9_CLIENT_ACCESS0_0_31_28_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout9Access0)}, //1762
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_522,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT8_CLIENT_ACCESS1_0_CARVEOUT8_ALLOW_MPCORER_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_522_0_MC_SECURITY_CARVEOUT8_CLIENT_ACCESS1_0_CARVEOUT8_ALLOW_MPCORER_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT8_CLIENT_ACCESS1_0_CARVEOUT8_ALLOW_MPCORER_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout8Access1)}, //1763
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_522,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT8_CLIENT_ACCESS1_0_CARVEOUT8_ALLOW_NVENCSWR_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_522_0_MC_SECURITY_CARVEOUT8_CLIENT_ACCESS1_0_CARVEOUT8_ALLOW_NVENCSWR_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT8_CLIENT_ACCESS1_0_CARVEOUT8_ALLOW_NVENCSWR_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout8Access1)}, //1764
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_522,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT8_CLIENT_ACCESS1_0_CARVEOUT8_ALLOW_HDAW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_522_0_MC_SECURITY_CARVEOUT8_CLIENT_ACCESS1_0_CARVEOUT8_ALLOW_HDAW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT8_CLIENT_ACCESS1_0_CARVEOUT8_ALLOW_HDAW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout8Access1)}, //1765
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_522,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT8_CLIENT_ACCESS1_0_CARVEOUT8_ALLOW_MPCOREW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_522_0_MC_SECURITY_CARVEOUT8_CLIENT_ACCESS1_0_CARVEOUT8_ALLOW_MPCOREW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT8_CLIENT_ACCESS1_0_CARVEOUT8_ALLOW_MPCOREW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout8Access1)}, //1766
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_522,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT8_CLIENT_ACCESS1_0_CARVEOUT8_ALLOW_SATAW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_522_0_MC_SECURITY_CARVEOUT8_CLIENT_ACCESS1_0_CARVEOUT8_ALLOW_SATAW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT8_CLIENT_ACCESS1_0_CARVEOUT8_ALLOW_SATAW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout8Access1)}, //1767
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_523,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT22_SIZE_128KB_0_MC_SECURITY_CARVEOUT22_SIZE_RANGE_128KB_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_523_0_MC_SECURITY_CARVEOUT22_SIZE_128KB_0_MC_SECURITY_CARVEOUT22_SIZE_RANGE_128KB_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT22_SIZE_128KB_0_MC_SECURITY_CARVEOUT22_SIZE_RANGE_128KB_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout22Size128kb)}, //1768
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_523,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT22_SIZE_128KB_0_MC_SECURITY_CARVEOUT22_SIZE_RANGE_4KB_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_523_0_MC_SECURITY_CARVEOUT22_SIZE_128KB_0_MC_SECURITY_CARVEOUT22_SIZE_RANGE_4KB_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT22_SIZE_128KB_0_MC_SECURITY_CARVEOUT22_SIZE_RANGE_4KB_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout22Size128kb)}, //1769
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_523,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT23_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_523_0_MC_SECURITY_CARVEOUT23_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT23_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout23ForceInternalAccess0)}, //1770
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_523,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT23_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_523_0_MC_SECURITY_CARVEOUT23_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT23_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout23ForceInternalAccess0)}, //1771
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_523,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT23_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_523_0_MC_SECURITY_CARVEOUT23_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT23_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout23ForceInternalAccess0)}, //1772
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_523,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT11_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT11_FORCE_INTERNAL_MPCORER_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_523_0_MC_SECURITY_CARVEOUT11_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT11_FORCE_INTERNAL_MPCORER_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT11_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT11_FORCE_INTERNAL_MPCORER_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout11ForceInternalAccess1)}, //1773
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_523,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT11_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT11_FORCE_INTERNAL_NVENCSWR_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_523_0_MC_SECURITY_CARVEOUT11_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT11_FORCE_INTERNAL_NVENCSWR_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT11_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT11_FORCE_INTERNAL_NVENCSWR_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout11ForceInternalAccess1)}, //1774
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_523,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT11_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT11_FORCE_INTERNAL_HDAW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_523_0_MC_SECURITY_CARVEOUT11_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT11_FORCE_INTERNAL_HDAW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT11_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT11_FORCE_INTERNAL_HDAW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout11ForceInternalAccess1)}, //1775
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_523,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT11_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT11_FORCE_INTERNAL_MPCOREW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_523_0_MC_SECURITY_CARVEOUT11_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT11_FORCE_INTERNAL_MPCOREW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT11_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT11_FORCE_INTERNAL_MPCOREW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout11ForceInternalAccess1)}, //1776
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_523,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT11_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT11_FORCE_INTERNAL_SATAW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_523_0_MC_SECURITY_CARVEOUT11_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT11_FORCE_INTERNAL_SATAW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT11_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT11_FORCE_INTERNAL_SATAW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout11ForceInternalAccess1)}, //1777
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_524,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT11_SIZE_128KB_0_MC_SECURITY_CARVEOUT11_SIZE_RANGE_128KB_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_524_0_MC_SECURITY_CARVEOUT11_SIZE_128KB_0_MC_SECURITY_CARVEOUT11_SIZE_RANGE_128KB_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT11_SIZE_128KB_0_MC_SECURITY_CARVEOUT11_SIZE_RANGE_128KB_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout11Size128kb)}, //1778
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_524,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT11_SIZE_128KB_0_MC_SECURITY_CARVEOUT11_SIZE_RANGE_4KB_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_524_0_MC_SECURITY_CARVEOUT11_SIZE_128KB_0_MC_SECURITY_CARVEOUT11_SIZE_RANGE_4KB_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT11_SIZE_128KB_0_MC_SECURITY_CARVEOUT11_SIZE_RANGE_4KB_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout11Size128kb)}, //1779
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_524,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT31_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_524_0_MC_SECURITY_CARVEOUT31_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT31_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout31ForceInternalAccess0)}, //1780
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_524,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT31_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_524_0_MC_SECURITY_CARVEOUT31_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT31_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout31ForceInternalAccess0)}, //1781
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_524,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT31_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_524_0_MC_SECURITY_CARVEOUT31_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT31_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout31ForceInternalAccess0)}, //1782
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_524,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT6_CLIENT_ACCESS1_0_CARVEOUT6_ALLOW_MPCORER_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_524_0_MC_SECURITY_CARVEOUT6_CLIENT_ACCESS1_0_CARVEOUT6_ALLOW_MPCORER_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT6_CLIENT_ACCESS1_0_CARVEOUT6_ALLOW_MPCORER_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout6Access1)}, //1783
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_524,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT6_CLIENT_ACCESS1_0_CARVEOUT6_ALLOW_NVENCSWR_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_524_0_MC_SECURITY_CARVEOUT6_CLIENT_ACCESS1_0_CARVEOUT6_ALLOW_NVENCSWR_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT6_CLIENT_ACCESS1_0_CARVEOUT6_ALLOW_NVENCSWR_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout6Access1)}, //1784
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_524,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT6_CLIENT_ACCESS1_0_CARVEOUT6_ALLOW_HDAW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_524_0_MC_SECURITY_CARVEOUT6_CLIENT_ACCESS1_0_CARVEOUT6_ALLOW_HDAW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT6_CLIENT_ACCESS1_0_CARVEOUT6_ALLOW_HDAW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout6Access1)}, //1785
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_524,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT6_CLIENT_ACCESS1_0_CARVEOUT6_ALLOW_MPCOREW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_524_0_MC_SECURITY_CARVEOUT6_CLIENT_ACCESS1_0_CARVEOUT6_ALLOW_MPCOREW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT6_CLIENT_ACCESS1_0_CARVEOUT6_ALLOW_MPCOREW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout6Access1)}, //1786
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_524,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT6_CLIENT_ACCESS1_0_CARVEOUT6_ALLOW_SATAW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_524_0_MC_SECURITY_CARVEOUT6_CLIENT_ACCESS1_0_CARVEOUT6_ALLOW_SATAW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT6_CLIENT_ACCESS1_0_CARVEOUT6_ALLOW_SATAW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout6Access1)}, //1787
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_525,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT26_SIZE_128KB_0_MC_SECURITY_CARVEOUT26_SIZE_RANGE_128KB_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_525_0_MC_SECURITY_CARVEOUT26_SIZE_128KB_0_MC_SECURITY_CARVEOUT26_SIZE_RANGE_128KB_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT26_SIZE_128KB_0_MC_SECURITY_CARVEOUT26_SIZE_RANGE_128KB_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout26Size128kb)}, //1788
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_525,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT26_SIZE_128KB_0_MC_SECURITY_CARVEOUT26_SIZE_RANGE_4KB_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_525_0_MC_SECURITY_CARVEOUT26_SIZE_128KB_0_MC_SECURITY_CARVEOUT26_SIZE_RANGE_4KB_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT26_SIZE_128KB_0_MC_SECURITY_CARVEOUT26_SIZE_RANGE_4KB_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout26Size128kb)}, //1789
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_525,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT14_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_525_0_MC_SECURITY_CARVEOUT14_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT14_CLIENT_FORCE_INTERNAL_ACCESS0_0_2_0_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout14ForceInternalAccess0)}, //1790
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_525,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT14_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_525_0_MC_SECURITY_CARVEOUT14_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT14_CLIENT_FORCE_INTERNAL_ACCESS0_0_22_21_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout14ForceInternalAccess0)}, //1791
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_525,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT14_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_525_0_MC_SECURITY_CARVEOUT14_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT14_CLIENT_FORCE_INTERNAL_ACCESS0_0_31_28_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout14ForceInternalAccess0)}, //1792
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_525,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT12_CLIENT_ACCESS1_0_CARVEOUT12_ALLOW_MPCORER_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_525_0_MC_SECURITY_CARVEOUT12_CLIENT_ACCESS1_0_CARVEOUT12_ALLOW_MPCORER_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT12_CLIENT_ACCESS1_0_CARVEOUT12_ALLOW_MPCORER_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout12Access1)}, //1793
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_525,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT12_CLIENT_ACCESS1_0_CARVEOUT12_ALLOW_NVENCSWR_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_525_0_MC_SECURITY_CARVEOUT12_CLIENT_ACCESS1_0_CARVEOUT12_ALLOW_NVENCSWR_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT12_CLIENT_ACCESS1_0_CARVEOUT12_ALLOW_NVENCSWR_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout12Access1)}, //1794
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_525,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT12_CLIENT_ACCESS1_0_CARVEOUT12_ALLOW_HDAW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_525_0_MC_SECURITY_CARVEOUT12_CLIENT_ACCESS1_0_CARVEOUT12_ALLOW_HDAW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT12_CLIENT_ACCESS1_0_CARVEOUT12_ALLOW_HDAW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout12Access1)}, //1795
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_525,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT12_CLIENT_ACCESS1_0_CARVEOUT12_ALLOW_MPCOREW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_525_0_MC_SECURITY_CARVEOUT12_CLIENT_ACCESS1_0_CARVEOUT12_ALLOW_MPCOREW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT12_CLIENT_ACCESS1_0_CARVEOUT12_ALLOW_MPCOREW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout12Access1)}, //1796
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_525,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT12_CLIENT_ACCESS1_0_CARVEOUT12_ALLOW_SATAW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_525_0_MC_SECURITY_CARVEOUT12_CLIENT_ACCESS1_0_CARVEOUT12_ALLOW_SATAW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT12_CLIENT_ACCESS1_0_CARVEOUT12_ALLOW_SATAW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout12Access1)}, //1797
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_526,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT17_SIZE_128KB_0_MC_SECURITY_CARVEOUT17_SIZE_RANGE_128KB_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_526_0_MC_SECURITY_CARVEOUT17_SIZE_128KB_0_MC_SECURITY_CARVEOUT17_SIZE_RANGE_128KB_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT17_SIZE_128KB_0_MC_SECURITY_CARVEOUT17_SIZE_RANGE_128KB_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout17Size128kb)}, //1798
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_526,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT17_SIZE_128KB_0_MC_SECURITY_CARVEOUT17_SIZE_RANGE_4KB_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_526_0_MC_SECURITY_CARVEOUT17_SIZE_128KB_0_MC_SECURITY_CARVEOUT17_SIZE_RANGE_4KB_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT17_SIZE_128KB_0_MC_SECURITY_CARVEOUT17_SIZE_RANGE_4KB_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout17Size128kb)}, //1799
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_526,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_NVENCSRD_0_NVENCSRD_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_526_0_MC_SID_STREAMID_OVERRIDE_CONFIG_NVENCSRD_0_NVENCSRD_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_NVENCSRD_0_NVENCSRD_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigNvencsrd)}, //1800
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_526,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT26_CLIENT_ACCESS1_0_CARVEOUT26_ALLOW_MPCORER_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_526_0_MC_SECURITY_CARVEOUT26_CLIENT_ACCESS1_0_CARVEOUT26_ALLOW_MPCORER_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT26_CLIENT_ACCESS1_0_CARVEOUT26_ALLOW_MPCORER_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout26Access1)}, //1801
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_526,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT26_CLIENT_ACCESS1_0_CARVEOUT26_ALLOW_NVENCSWR_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_526_0_MC_SECURITY_CARVEOUT26_CLIENT_ACCESS1_0_CARVEOUT26_ALLOW_NVENCSWR_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT26_CLIENT_ACCESS1_0_CARVEOUT26_ALLOW_NVENCSWR_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout26Access1)}, //1802
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_526,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT26_CLIENT_ACCESS1_0_CARVEOUT26_ALLOW_HDAW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_526_0_MC_SECURITY_CARVEOUT26_CLIENT_ACCESS1_0_CARVEOUT26_ALLOW_HDAW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT26_CLIENT_ACCESS1_0_CARVEOUT26_ALLOW_HDAW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout26Access1)}, //1803
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_526,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT26_CLIENT_ACCESS1_0_CARVEOUT26_ALLOW_MPCOREW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_526_0_MC_SECURITY_CARVEOUT26_CLIENT_ACCESS1_0_CARVEOUT26_ALLOW_MPCOREW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT26_CLIENT_ACCESS1_0_CARVEOUT26_ALLOW_MPCOREW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout26Access1)}, //1804
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_526,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT26_CLIENT_ACCESS1_0_CARVEOUT26_ALLOW_SATAW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_526_0_MC_SECURITY_CARVEOUT26_CLIENT_ACCESS1_0_CARVEOUT26_ALLOW_SATAW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT26_CLIENT_ACCESS1_0_CARVEOUT26_ALLOW_SATAW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout26Access1)}, //1805
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_527,  NV_FIELD_SHIFTMASK(EMC_CMD_MAPPING_BYTE_0_15_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_527_0_EMC_CMD_MAPPING_BYTE_0_CH14_15_0_RANGE) - NV_FIELD_SHIFT(EMC_CMD_MAPPING_BYTE_0_15_0_RANGE)), m_offsetof(NvBootSdramParams, EmcCmdMappingByte_14)}, //1806
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_527,  NV_FIELD_SHIFTMASK(EMC_CMD_MAPPING_BYTE_0_15_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_527_0_EMC_CMD_MAPPING_BYTE_0_CH12_15_0_RANGE) - NV_FIELD_SHIFT(EMC_CMD_MAPPING_BYTE_0_15_0_RANGE)), m_offsetof(NvBootSdramParams, EmcCmdMappingByte_12)}, //1807
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_528,  NV_FIELD_SHIFTMASK(EMC_CMD_MAPPING_BYTE_0_15_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_528_0_EMC_CMD_MAPPING_BYTE_0_CH10_15_0_RANGE) - NV_FIELD_SHIFT(EMC_CMD_MAPPING_BYTE_0_15_0_RANGE)), m_offsetof(NvBootSdramParams, EmcCmdMappingByte_10)}, //1808
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_528,  NV_FIELD_SHIFTMASK(EMC_CMD_MAPPING_BYTE_0_15_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_528_0_EMC_CMD_MAPPING_BYTE_0_CH8_15_0_RANGE) - NV_FIELD_SHIFT(EMC_CMD_MAPPING_BYTE_0_15_0_RANGE)), m_offsetof(NvBootSdramParams, EmcCmdMappingByte_8)}, //1809
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_529,  NV_FIELD_SHIFTMASK(EMC_CMD_MAPPING_BYTE_0_15_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_529_0_EMC_CMD_MAPPING_BYTE_0_CH2_15_0_RANGE) - NV_FIELD_SHIFT(EMC_CMD_MAPPING_BYTE_0_15_0_RANGE)), m_offsetof(NvBootSdramParams, EmcCmdMappingByte_2)}, //1810
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_529,  NV_FIELD_SHIFTMASK(EMC_CMD_MAPPING_BYTE_0_15_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_529_0_EMC_CMD_MAPPING_BYTE_0_CH0_15_0_RANGE) - NV_FIELD_SHIFT(EMC_CMD_MAPPING_BYTE_0_15_0_RANGE)), m_offsetof(NvBootSdramParams, EmcCmdMappingByte_0)}, //1811
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_530,  NV_FIELD_SHIFTMASK(EMC_CMD_MAPPING_BYTE_0_15_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_530_0_EMC_CMD_MAPPING_BYTE_0_CH6_15_0_RANGE) - NV_FIELD_SHIFT(EMC_CMD_MAPPING_BYTE_0_15_0_RANGE)), m_offsetof(NvBootSdramParams, EmcCmdMappingByte_6)}, //1812
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_530,  NV_FIELD_SHIFTMASK(EMC_CMD_MAPPING_BYTE_0_15_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_530_0_EMC_CMD_MAPPING_BYTE_0_CH4_15_0_RANGE) - NV_FIELD_SHIFT(EMC_CMD_MAPPING_BYTE_0_15_0_RANGE)), m_offsetof(NvBootSdramParams, EmcCmdMappingByte_4)}, //1813
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_531,  NV_FIELD_SHIFTMASK(EMC_PMACRO_BRICK_MAPPING_1_0_15_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_531_0_EMC_PMACRO_BRICK_MAPPING_1_0_CH10_15_0_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_BRICK_MAPPING_1_0_15_0_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroBrickMapping1_10)}, //1814
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_531,  NV_FIELD_SHIFTMASK(EMC_PMACRO_BRICK_MAPPING_1_0_15_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_531_0_EMC_PMACRO_BRICK_MAPPING_1_0_CH12_15_0_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_BRICK_MAPPING_1_0_15_0_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroBrickMapping1_12)}, //1815
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_532,  NV_FIELD_SHIFTMASK(EMC_PMACRO_BRICK_MAPPING_1_0_15_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_532_0_EMC_PMACRO_BRICK_MAPPING_1_0_CH14_15_0_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_BRICK_MAPPING_1_0_15_0_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroBrickMapping1_14)}, //1816
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_532,  NV_FIELD_SHIFTMASK(EMC_PMACRO_BRICK_MAPPING_1_0_15_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_532_0_EMC_PMACRO_BRICK_MAPPING_1_0_CH2_15_0_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_BRICK_MAPPING_1_0_15_0_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroBrickMapping1_2)}, //1817
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_533,  NV_FIELD_SHIFTMASK(EMC_PMACRO_BRICK_MAPPING_1_0_15_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_533_0_EMC_PMACRO_BRICK_MAPPING_1_0_CH0_15_0_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_BRICK_MAPPING_1_0_15_0_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroBrickMapping1_0)}, //1818
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_533,  NV_FIELD_SHIFTMASK(EMC_PMACRO_BRICK_MAPPING_1_0_15_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_533_0_EMC_PMACRO_BRICK_MAPPING_1_0_CH6_15_0_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_BRICK_MAPPING_1_0_15_0_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroBrickMapping1_6)}, //1819
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_534,  NV_FIELD_SHIFTMASK(EMC_PMACRO_BRICK_MAPPING_1_0_15_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_534_0_EMC_PMACRO_BRICK_MAPPING_1_0_CH4_15_0_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_BRICK_MAPPING_1_0_15_0_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroBrickMapping1_4)}, //1820
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_534,  NV_FIELD_SHIFTMASK(EMC_PMACRO_BRICK_MAPPING_1_0_15_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_534_0_EMC_PMACRO_BRICK_MAPPING_1_0_CH8_15_0_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_BRICK_MAPPING_1_0_15_0_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroBrickMapping1_8)}, //1821
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_535,  NV_FIELD_SHIFTMASK(MC_REGIF_CONFIG_2_0_15_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_535_0_MC_REGIF_CONFIG_2_0_15_0_RANGE) - NV_FIELD_SHIFT(MC_REGIF_CONFIG_2_0_15_0_RANGE)), m_offsetof(NvBootSdramParams, McRegifConfig2)}, //1822
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_535,  NV_FIELD_SHIFTMASK(MC_EMEM_ADR_CFG_CHANNEL_ENABLE_0_EMEM_CHANNEL_ENABLE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_535_0_MC_EMEM_ADR_CFG_CHANNEL_ENABLE_0_EMEM_CHANNEL_ENABLE_RANGE) - NV_FIELD_SHIFT(MC_EMEM_ADR_CFG_CHANNEL_ENABLE_0_EMEM_CHANNEL_ENABLE_RANGE)), m_offsetof(NvBootSdramParams, McEmemAdrCfgChannelEnable)}, //1823
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_536,  NV_FIELD_SHIFTMASK(MC_VIDEO_PROTECT_GPU_OVERRIDE_1_0_VIDEO_PROTECT_GPU_OVERRIDE_1_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_536_0_MC_VIDEO_PROTECT_GPU_OVERRIDE_1_0_VIDEO_PROTECT_GPU_OVERRIDE_1_RANGE) - NV_FIELD_SHIFT(MC_VIDEO_PROTECT_GPU_OVERRIDE_1_0_VIDEO_PROTECT_GPU_OVERRIDE_1_RANGE)), m_offsetof(NvBootSdramParams, McVideoProtectGpuOverride1)}, //1824
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_536,  NV_FIELD_SHIFTMASK(MC_ECC_REGION0_SIZE_0_ECC_REGION0_SIZE_RANGE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_536_0_MC_ECC_REGION0_SIZE_0_ECC_REGION0_SIZE_RANGE_RANGE) - NV_FIELD_SHIFT(MC_ECC_REGION0_SIZE_0_ECC_REGION0_SIZE_RANGE_RANGE)), m_offsetof(NvBootSdramParams, McEccRegion0Size)}, //1825
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_537,  NV_FIELD_SHIFTMASK(MC_ECC_REGION1_SIZE_0_ECC_REGION1_SIZE_RANGE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_537_0_MC_ECC_REGION1_SIZE_0_ECC_REGION1_SIZE_RANGE_RANGE) - NV_FIELD_SHIFT(MC_ECC_REGION1_SIZE_0_ECC_REGION1_SIZE_RANGE_RANGE)), m_offsetof(NvBootSdramParams, McEccRegion1Size)}, //1826
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_537,  NV_FIELD_SHIFTMASK(MC_ECC_REGION2_SIZE_0_ECC_REGION2_SIZE_RANGE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_537_0_MC_ECC_REGION2_SIZE_0_ECC_REGION2_SIZE_RANGE_RANGE) - NV_FIELD_SHIFT(MC_ECC_REGION2_SIZE_0_ECC_REGION2_SIZE_RANGE_RANGE)), m_offsetof(NvBootSdramParams, McEccRegion2Size)}, //1827
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_538,  NV_FIELD_SHIFTMASK(MC_ECC_REGION3_SIZE_0_ECC_REGION3_SIZE_RANGE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_538_0_MC_ECC_REGION3_SIZE_0_ECC_REGION3_SIZE_RANGE_RANGE) - NV_FIELD_SHIFT(MC_ECC_REGION3_SIZE_0_ECC_REGION3_SIZE_RANGE_RANGE)), m_offsetof(NvBootSdramParams, McEccRegion3Size)}, //1828
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_538,  NV_FIELD_SHIFTMASK(MC_HUB_PC_VC_ID_3_0_ISP_VC_ID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_538_0_MC_HUB_PC_VC_ID_3_0_ISP_VC_ID_RANGE) - NV_FIELD_SHIFT(MC_HUB_PC_VC_ID_3_0_ISP_VC_ID_RANGE)), m_offsetof(NvBootSdramParams, McHubPcVcId3)}, //1829
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_538,  NV_FIELD_SHIFTMASK(MC_HUB_PC_VC_ID_3_0_21_8_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_538_0_MC_HUB_PC_VC_ID_3_0_21_8_RANGE) - NV_FIELD_SHIFT(MC_HUB_PC_VC_ID_3_0_21_8_RANGE)), m_offsetof(NvBootSdramParams, McHubPcVcId3)}, //1830
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_539,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_NVJPGSWR_0_NVJPGSWR_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_539_0_MC_SID_STREAMID_OVERRIDE_CONFIG_NVJPGSWR_0_NVJPGSWR_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_NVJPGSWR_0_NVJPGSWR_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigNvjpgswr)}, //1831
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_539,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_PVA0RDA1_0_PVA0RDA1_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_539_0_MC_SID_STREAMID_OVERRIDE_CONFIG_PVA0RDA1_0_PVA0RDA1_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_PVA0RDA1_0_PVA0RDA1_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigPva0rda1)}, //1832
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_539,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_PVA0RDC_0_PVA0RDC_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_539_0_MC_SID_STREAMID_OVERRIDE_CONFIG_PVA0RDC_0_PVA0RDC_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_PVA0RDC_0_PVA0RDC_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigPva0rdc)}, //1833
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_539,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_DLA0RDA_0_DLA0RDA_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_539_0_MC_SID_STREAMID_OVERRIDE_CONFIG_DLA0RDA_0_DLA0RDA_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_DLA0RDA_0_DLA0RDA_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigDla0rda)}, //1834
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_540,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_BPMPR_0_BPMPR_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_540_0_MC_SID_STREAMID_OVERRIDE_CONFIG_BPMPR_0_BPMPR_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_BPMPR_0_BPMPR_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigBpmpr)}, //1835
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_540,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_APEDMAR_0_APEDMAR_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_540_0_MC_SID_STREAMID_OVERRIDE_CONFIG_APEDMAR_0_APEDMAR_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_APEDMAR_0_APEDMAR_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigApedmar)}, //1836
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_540,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_AXISR_0_AXISR_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_540_0_MC_SID_STREAMID_OVERRIDE_CONFIG_AXISR_0_AXISR_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_AXISR_0_AXISR_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigAxisr)}, //1837
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_540,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_TSECSRD_0_TSECSRD_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_540_0_MC_SID_STREAMID_OVERRIDE_CONFIG_TSECSRD_0_TSECSRD_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_TSECSRD_0_TSECSRD_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigTsecsrd)}, //1838
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_541,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_DLA0FALRDB_0_DLA0FALRDB_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_541_0_MC_SID_STREAMID_OVERRIDE_CONFIG_DLA0FALRDB_0_DLA0FALRDB_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_DLA0FALRDB_0_DLA0FALRDB_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigDla0falrdb)}, //1839
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_541,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_NVENC1SRD1_0_NVENC1SRD1_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_541_0_MC_SID_STREAMID_OVERRIDE_CONFIG_NVENC1SRD1_0_NVENC1SRD1_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_NVENC1SRD1_0_NVENC1SRD1_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigNvenc1srd1)}, //1840
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_541,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_MPCOREW_0_MPCOREW_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_541_0_MC_SID_STREAMID_OVERRIDE_CONFIG_MPCOREW_0_MPCOREW_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_MPCOREW_0_MPCOREW_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigMpcorew)}, //1841
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_541,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_NVENCSRD1_0_NVENCSRD1_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_541_0_MC_SID_STREAMID_OVERRIDE_CONFIG_NVENCSRD1_0_NVENCSRD1_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_NVENCSRD1_0_NVENCSRD1_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigNvencsrd1)}, //1842
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_542,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_XUSB_HOSTR_0_XUSB_HOSTR_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_542_0_MC_SID_STREAMID_OVERRIDE_CONFIG_XUSB_HOSTR_0_XUSB_HOSTR_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_XUSB_HOSTR_0_XUSB_HOSTR_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigXusb_hostr)}, //1843
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_542,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_MIU1R_0_MIU1R_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_542_0_MC_SID_STREAMID_OVERRIDE_CONFIG_MIU1R_0_MIU1R_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_MIU1R_0_MIU1R_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigMiu1r)}, //1844
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_542,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_MIU0R_0_MIU0R_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_542_0_MC_SID_STREAMID_OVERRIDE_CONFIG_MIU0R_0_MIU0R_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_MIU0R_0_MIU0R_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigMiu0r)}, //1845
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_542,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_PCIE1W_0_PCIE1W_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_542_0_MC_SID_STREAMID_OVERRIDE_CONFIG_PCIE1W_0_PCIE1W_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_PCIE1W_0_PCIE1W_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigPcie1w)}, //1846
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_543,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_PVA1WRA_0_PVA1WRA_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_543_0_MC_SID_STREAMID_OVERRIDE_CONFIG_PVA1WRA_0_PVA1WRA_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_PVA1WRA_0_PVA1WRA_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigPva1wra)}, //1847
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_543,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_XUSB_HOSTW_0_XUSB_HOSTW_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_543_0_MC_SID_STREAMID_OVERRIDE_CONFIG_XUSB_HOSTW_0_XUSB_HOSTW_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_XUSB_HOSTW_0_XUSB_HOSTW_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigXusb_hostw)}, //1848
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_543,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_AXIAPW_0_AXIAPW_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_543_0_MC_SID_STREAMID_OVERRIDE_CONFIG_AXIAPW_0_AXIAPW_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_AXIAPW_0_AXIAPW_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigAxiapw)}, //1849
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_543,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_SDMMCWAB_0_SDMMCWAB_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_543_0_MC_SID_STREAMID_OVERRIDE_CONFIG_SDMMCWAB_0_SDMMCWAB_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_SDMMCWAB_0_SDMMCWAB_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigSdmmcwab)}, //1850
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_544,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_SATAW_0_SATAW_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_544_0_MC_SID_STREAMID_OVERRIDE_CONFIG_SATAW_0_SATAW_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_SATAW_0_SATAW_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigSataw)}, //1851
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_544,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_DLA0WRA_0_DLA0WRA_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_544_0_MC_SID_STREAMID_OVERRIDE_CONFIG_DLA0WRA_0_DLA0WRA_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_DLA0WRA_0_DLA0WRA_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigDla0wra)}, //1852
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_544,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_PCIE3R_0_PCIE3R_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_544_0_MC_SID_STREAMID_OVERRIDE_CONFIG_PCIE3R_0_PCIE3R_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_PCIE3R_0_PCIE3R_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigPcie3r)}, //1853
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_544,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_MIU3W_0_MIU3W_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_544_0_MC_SID_STREAMID_OVERRIDE_CONFIG_MIU3W_0_MIU3W_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_MIU3W_0_MIU3W_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigMiu3w)}, //1854
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_545,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_SCEDMAR_0_SCEDMAR_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_545_0_MC_SID_STREAMID_OVERRIDE_CONFIG_SCEDMAR_0_SCEDMAR_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_SCEDMAR_0_SCEDMAR_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigScedmar)}, //1855
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_545,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_HOST1XDMAR_0_HOST1XDMAR_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_545_0_MC_SID_STREAMID_OVERRIDE_CONFIG_HOST1XDMAR_0_HOST1XDMAR_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_HOST1XDMAR_0_HOST1XDMAR_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigHost1xdmar)}, //1856
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_545,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_SDMMCWA_0_SDMMCWA_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_545_0_MC_SID_STREAMID_OVERRIDE_CONFIG_SDMMCWA_0_SDMMCWA_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_SDMMCWA_0_SDMMCWA_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigSdmmcwa)}, //1857
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_545,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_MIU2R_0_MIU2R_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_545_0_MC_SID_STREAMID_OVERRIDE_CONFIG_MIU2R_0_MIU2R_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_MIU2R_0_MIU2R_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigMiu2r)}, //1858
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_546,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_APEDMAW_0_APEDMAW_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_546_0_MC_SID_STREAMID_OVERRIDE_CONFIG_APEDMAW_0_APEDMAW_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_APEDMAW_0_APEDMAW_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigApedmaw)}, //1859
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_546,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_PCIE2AW_0_PCIE2AW_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_546_0_MC_SID_STREAMID_OVERRIDE_CONFIG_PCIE2AW_0_PCIE2AW_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_PCIE2AW_0_PCIE2AW_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigPcie2aw)}, //1860
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_546,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_SESWR_0_SESWR_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_546_0_MC_SID_STREAMID_OVERRIDE_CONFIG_SESWR_0_SESWR_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_SESWR_0_SESWR_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigSeswr)}, //1861
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_546,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_PVA1RDB1_0_PVA1RDB1_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_546_0_MC_SID_STREAMID_OVERRIDE_CONFIG_PVA1RDB1_0_PVA1RDB1_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_PVA1RDB1_0_PVA1RDB1_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigPva1rdb1)}, //1862
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_547,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_AXISW_0_AXISW_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_547_0_MC_SID_STREAMID_OVERRIDE_CONFIG_AXISW_0_AXISW_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_AXISW_0_AXISW_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigAxisw)}, //1863
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_547,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_DLA1FALRDB_0_DLA1FALRDB_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_547_0_MC_SID_STREAMID_OVERRIDE_CONFIG_DLA1FALRDB_0_DLA1FALRDB_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_DLA1FALRDB_0_DLA1FALRDB_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigDla1falrdb)}, //1864
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_547,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_AONDMAW_0_AONDMAW_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_547_0_MC_SID_STREAMID_OVERRIDE_CONFIG_AONDMAW_0_AONDMAW_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_AONDMAW_0_AONDMAW_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigAondmaw)}, //1865
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_547,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_TSECSWRB_0_TSECSWRB_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_547_0_MC_SID_STREAMID_OVERRIDE_CONFIG_TSECSWRB_0_TSECSWRB_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_TSECSWRB_0_TSECSWRB_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigTsecswrb)}, //1866
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_548,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_ISPWB_0_ISPWB_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_548_0_MC_SID_STREAMID_OVERRIDE_CONFIG_ISPWB_0_ISPWB_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_ISPWB_0_ISPWB_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigIspwb)}, //1867
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_548,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_HDAR_0_HDAR_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_548_0_MC_SID_STREAMID_OVERRIDE_CONFIG_HDAR_0_HDAR_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_HDAR_0_HDAR_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigHdar)}, //1868
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_548,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_SDMMCRA_0_SDMMCRA_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_548_0_MC_SID_STREAMID_OVERRIDE_CONFIG_SDMMCRA_0_SDMMCRA_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_SDMMCRA_0_SDMMCRA_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigSdmmcra)}, //1869
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_548,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_ETRW_0_ETRW_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_548_0_MC_SID_STREAMID_OVERRIDE_CONFIG_ETRW_0_ETRW_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_ETRW_0_ETRW_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigEtrw)}, //1870
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_549,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_RCEDMAW_0_RCEDMAW_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_549_0_MC_SID_STREAMID_OVERRIDE_CONFIG_RCEDMAW_0_RCEDMAW_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_RCEDMAW_0_RCEDMAW_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigRcedmaw)}, //1871
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_549,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_TSECSWR_0_TSECSWR_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_549_0_MC_SID_STREAMID_OVERRIDE_CONFIG_TSECSWR_0_TSECSWR_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_TSECSWR_0_TSECSWR_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigTsecswr)}, //1872
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_549,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_ETRR_0_ETRR_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_549_0_MC_SID_STREAMID_OVERRIDE_CONFIG_ETRR_0_ETRR_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_ETRR_0_ETRR_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigEtrr)}, //1873
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_549,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_SDMMCR_0_SDMMCR_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_549_0_MC_SID_STREAMID_OVERRIDE_CONFIG_SDMMCR_0_SDMMCR_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_SDMMCR_0_SDMMCR_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigSdmmcr)}, //1874
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_550,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_NVJPGSRD_0_NVJPGSRD_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_550_0_MC_SID_STREAMID_OVERRIDE_CONFIG_NVJPGSRD_0_NVJPGSRD_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_NVJPGSRD_0_NVJPGSRD_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigNvjpgsrd)}, //1875
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_550,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_AONDMAR_0_AONDMAR_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_550_0_MC_SID_STREAMID_OVERRIDE_CONFIG_AONDMAR_0_AONDMAR_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_AONDMAR_0_AONDMAR_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigAondmar)}, //1876
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_550,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_SCER_0_SCER_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_550_0_MC_SID_STREAMID_OVERRIDE_CONFIG_SCER_0_SCER_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_SCER_0_SCER_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigScer)}, //1877
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_550,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_MIU5W_0_MIU5W_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_550_0_MC_SID_STREAMID_OVERRIDE_CONFIG_MIU5W_0_MIU5W_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_MIU5W_0_MIU5W_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigMiu5w)}, //1878
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_551,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_NVENC1SRD_0_NVENC1SRD_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_551_0_MC_SID_STREAMID_OVERRIDE_CONFIG_NVENC1SRD_0_NVENC1SRD_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_NVENC1SRD_0_NVENC1SRD_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigNvenc1srd)}, //1879
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_551,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_PCIE4R_0_PCIE4R_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_551_0_MC_SID_STREAMID_OVERRIDE_CONFIG_PCIE4R_0_PCIE4R_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_PCIE4R_0_PCIE4R_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigPcie4r)}, //1880
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_551,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_ISPWA_0_ISPWA_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_551_0_MC_SID_STREAMID_OVERRIDE_CONFIG_ISPWA_0_ISPWA_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_ISPWA_0_ISPWA_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigIspwa)}, //1881
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_551,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_PCIE0W_0_PCIE0W_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_551_0_MC_SID_STREAMID_OVERRIDE_CONFIG_PCIE0W_0_PCIE0W_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_PCIE0W_0_PCIE0W_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigPcie0w)}, //1882
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_552,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_PCIE5R1_0_PCIE5R1_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_552_0_MC_SID_STREAMID_OVERRIDE_CONFIG_PCIE5R1_0_PCIE5R1_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_PCIE5R1_0_PCIE5R1_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigPcie5r1)}, //1883
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_552,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_DLA1RDA_0_DLA1RDA_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_552_0_MC_SID_STREAMID_OVERRIDE_CONFIG_DLA1RDA_0_DLA1RDA_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_DLA1RDA_0_DLA1RDA_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigDla1rda)}, //1884
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_552,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_VICSWR_0_VICSWR_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_552_0_MC_SID_STREAMID_OVERRIDE_CONFIG_VICSWR_0_VICSWR_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_VICSWR_0_VICSWR_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigVicswr)}, //1885
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_552,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_SESRD_0_SESRD_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_552_0_MC_SID_STREAMID_OVERRIDE_CONFIG_SESRD_0_SESRD_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_SESRD_0_SESRD_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigSesrd)}, //1886
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_553,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_SDMMCW_0_SDMMCW_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_553_0_MC_SID_STREAMID_OVERRIDE_CONFIG_SDMMCW_0_SDMMCW_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_SDMMCW_0_SDMMCW_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigSdmmcw)}, //1887
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_553,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_SDMMCRAB_0_SDMMCRAB_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_553_0_MC_SID_STREAMID_OVERRIDE_CONFIG_SDMMCRAB_0_SDMMCRAB_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_SDMMCRAB_0_SDMMCRAB_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigSdmmcrab)}, //1888
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_553,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_ISPFALW_0_ISPFALW_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_553_0_MC_SID_STREAMID_OVERRIDE_CONFIG_ISPFALW_0_ISPFALW_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_ISPFALW_0_ISPFALW_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigIspfalw)}, //1889
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_553,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_EQOSW_0_EQOSW_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_553_0_MC_SID_STREAMID_OVERRIDE_CONFIG_EQOSW_0_EQOSW_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_EQOSW_0_EQOSW_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigEqosw)}, //1890
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_554,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_RCEDMAR_0_RCEDMAR_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_554_0_MC_SID_STREAMID_OVERRIDE_CONFIG_RCEDMAR_0_RCEDMAR_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_RCEDMAR_0_RCEDMAR_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigRcedmar)}, //1891
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_554,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_RCER_0_RCER_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_554_0_MC_SID_STREAMID_OVERRIDE_CONFIG_RCER_0_RCER_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_RCER_0_RCER_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigRcer)}, //1892
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_554,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_NVDECSWR_0_NVDECSWR_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_554_0_MC_SID_STREAMID_OVERRIDE_CONFIG_NVDECSWR_0_NVDECSWR_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_NVDECSWR_0_NVDECSWR_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigNvdecswr)}, //1893
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_554,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_UFSHCR_0_UFSHCR_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_554_0_MC_SID_STREAMID_OVERRIDE_CONFIG_UFSHCR_0_UFSHCR_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_UFSHCR_0_UFSHCR_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigUfshcr)}, //1894
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_555,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_PCIE4W_0_PCIE4W_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_555_0_MC_SID_STREAMID_OVERRIDE_CONFIG_PCIE4W_0_PCIE4W_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_PCIE4W_0_PCIE4W_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigPcie4w)}, //1895
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_555,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_VICSRD_0_VICSRD_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_555_0_MC_SID_STREAMID_OVERRIDE_CONFIG_VICSRD_0_VICSRD_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_VICSRD_0_VICSRD_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigVicsrd)}, //1896
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_555,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_APER_0_APER_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_555_0_MC_SID_STREAMID_OVERRIDE_CONFIG_APER_0_APER_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_APER_0_APER_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigAper)}, //1897
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_555,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_MIU7R_0_MIU7R_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_555_0_MC_SID_STREAMID_OVERRIDE_CONFIG_MIU7R_0_MIU7R_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_MIU7R_0_MIU7R_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigMiu7r)}, //1898
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_556,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_NVDEC1SRD_0_NVDEC1SRD_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_556_0_MC_SID_STREAMID_OVERRIDE_CONFIG_NVDEC1SRD_0_NVDEC1SRD_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_NVDEC1SRD_0_NVDEC1SRD_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigNvdec1srd)}, //1899
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_556,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_MIU7W_0_MIU7W_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_556_0_MC_SID_STREAMID_OVERRIDE_CONFIG_MIU7W_0_MIU7W_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_MIU7W_0_MIU7W_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigMiu7w)}, //1900
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_556,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_PVA1RDA1_0_PVA1RDA1_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_556_0_MC_SID_STREAMID_OVERRIDE_CONFIG_PVA1RDA1_0_PVA1RDA1_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_PVA1RDA1_0_PVA1RDA1_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigPva1rda1)}, //1901
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_556,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_PVA1WRC_0_PVA1WRC_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_556_0_MC_SID_STREAMID_OVERRIDE_CONFIG_PVA1WRC_0_PVA1WRC_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_PVA1WRC_0_PVA1WRC_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigPva1wrc)}, //1902
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_557,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_AONW_0_AONW_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_557_0_MC_SID_STREAMID_OVERRIDE_CONFIG_AONW_0_AONW_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_AONW_0_AONW_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigAonw)}, //1903
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_557,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_MIU4W_0_MIU4W_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_557_0_MC_SID_STREAMID_OVERRIDE_CONFIG_MIU4W_0_MIU4W_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_MIU4W_0_MIU4W_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigMiu4w)}, //1904
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_557,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_HDAW_0_HDAW_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_557_0_MC_SID_STREAMID_OVERRIDE_CONFIG_HDAW_0_HDAW_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_HDAW_0_HDAW_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigHdaw)}, //1905
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_557,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_BPMPW_0_BPMPW_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_557_0_MC_SID_STREAMID_OVERRIDE_CONFIG_BPMPW_0_BPMPW_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_BPMPW_0_BPMPW_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigBpmpw)}, //1906
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_558,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_DLA1WRA_0_DLA1WRA_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_558_0_MC_SID_STREAMID_OVERRIDE_CONFIG_DLA1WRA_0_DLA1WRA_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_DLA1WRA_0_DLA1WRA_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigDla1wra)}, //1907
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_558,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_DLA0RDA1_0_DLA0RDA1_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_558_0_MC_SID_STREAMID_OVERRIDE_CONFIG_DLA0RDA1_0_DLA0RDA1_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_DLA0RDA1_0_DLA0RDA1_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigDla0rda1)}, //1908
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_558,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_MIU1W_0_MIU1W_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_558_0_MC_SID_STREAMID_OVERRIDE_CONFIG_MIU1W_0_MIU1W_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_MIU1W_0_MIU1W_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigMiu1w)}, //1909
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_558,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_NVDISPLAYR1_0_NVDISPLAYR1_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_558_0_MC_SID_STREAMID_OVERRIDE_CONFIG_NVDISPLAYR1_0_NVDISPLAYR1_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_NVDISPLAYR1_0_NVDISPLAYR1_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigNvdisplayr1)}, //1910
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_559,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_VICSRD1_0_VICSRD1_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_559_0_MC_SID_STREAMID_OVERRIDE_CONFIG_VICSRD1_0_VICSRD1_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_VICSRD1_0_VICSRD1_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigVicsrd1)}, //1911
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_559,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_BPMPDMAW_0_BPMPDMAW_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_559_0_MC_SID_STREAMID_OVERRIDE_CONFIG_BPMPDMAW_0_BPMPDMAW_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_BPMPDMAW_0_BPMPDMAW_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigBpmpdmaw)}, //1912
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_559,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_NVDEC1SWR_0_NVDEC1SWR_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_559_0_MC_SID_STREAMID_OVERRIDE_CONFIG_NVDEC1SWR_0_NVDEC1SWR_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_NVDEC1SWR_0_NVDEC1SWR_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigNvdec1swr)}, //1913
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_559,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_PVA0WRC_0_PVA0WRC_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_559_0_MC_SID_STREAMID_OVERRIDE_CONFIG_PVA0WRC_0_PVA0WRC_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_PVA0WRC_0_PVA0WRC_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigPva0wrc)}, //1914
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_560,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_PCIE5R_0_PCIE5R_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_560_0_MC_SID_STREAMID_OVERRIDE_CONFIG_PCIE5R_0_PCIE5R_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_PCIE5R_0_PCIE5R_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigPcie5r)}, //1915
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_560,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_XUSB_DEVR_0_XUSB_DEVR_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_560_0_MC_SID_STREAMID_OVERRIDE_CONFIG_XUSB_DEVR_0_XUSB_DEVR_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_XUSB_DEVR_0_XUSB_DEVR_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigXusb_devr)}, //1916
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_560,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_UFSHCW_0_UFSHCW_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_560_0_MC_SID_STREAMID_OVERRIDE_CONFIG_UFSHCW_0_UFSHCW_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_UFSHCW_0_UFSHCW_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigUfshcw)}, //1917
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_560,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_PVA1WRB_0_PVA1WRB_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_560_0_MC_SID_STREAMID_OVERRIDE_CONFIG_PVA1WRB_0_PVA1WRB_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_PVA1WRB_0_PVA1WRB_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigPva1wrb)}, //1918
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_561,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_PVA0WRB_0_PVA0WRB_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_561_0_MC_SID_STREAMID_OVERRIDE_CONFIG_PVA0WRB_0_PVA0WRB_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_PVA0WRB_0_PVA0WRB_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigPva0wrb)}, //1919
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_561,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_DLA1FALWRB_0_DLA1FALWRB_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_561_0_MC_SID_STREAMID_OVERRIDE_CONFIG_DLA1FALWRB_0_DLA1FALWRB_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_DLA1FALWRB_0_DLA1FALWRB_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigDla1falwrb)}, //1920
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_561,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_NVENC1SWR_0_NVENC1SWR_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_561_0_MC_SID_STREAMID_OVERRIDE_CONFIG_NVENC1SWR_0_NVENC1SWR_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_NVENC1SWR_0_NVENC1SWR_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigNvenc1swr)}, //1921
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_561,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_PCIE0R_0_PCIE0R_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_561_0_MC_SID_STREAMID_OVERRIDE_CONFIG_PCIE0R_0_PCIE0R_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_PCIE0R_0_PCIE0R_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigPcie0r)}, //1922
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_562,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_PCIE3W_0_PCIE3W_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_562_0_MC_SID_STREAMID_OVERRIDE_CONFIG_PCIE3W_0_PCIE3W_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_PCIE3W_0_PCIE3W_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigPcie3w)}, //1923
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_562,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_PVA0RDA_0_PVA0RDA_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_562_0_MC_SID_STREAMID_OVERRIDE_CONFIG_PVA0RDA_0_PVA0RDA_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_PVA0RDA_0_PVA0RDA_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigPva0rda)}, //1924
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_562,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_MIU6W_0_MIU6W_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_562_0_MC_SID_STREAMID_OVERRIDE_CONFIG_MIU6W_0_MIU6W_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_MIU6W_0_MIU6W_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigMiu6w)}, //1925
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_562,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_PCIE1R_0_PCIE1R_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_562_0_MC_SID_STREAMID_OVERRIDE_CONFIG_PCIE1R_0_PCIE1R_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_PCIE1R_0_PCIE1R_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigPcie1r)}, //1926
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_563,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_NVDEC1SRD1_0_NVDEC1SRD1_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_563_0_MC_SID_STREAMID_OVERRIDE_CONFIG_NVDEC1SRD1_0_NVDEC1SRD1_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_NVDEC1SRD1_0_NVDEC1SRD1_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigNvdec1srd1)}, //1927
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_563,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_DLA0FALWRB_0_DLA0FALWRB_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_563_0_MC_SID_STREAMID_OVERRIDE_CONFIG_DLA0FALWRB_0_DLA0FALWRB_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_DLA0FALWRB_0_DLA0FALWRB_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigDla0falwrb)}, //1928
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_563,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_PVA1RDC_0_PVA1RDC_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_563_0_MC_SID_STREAMID_OVERRIDE_CONFIG_PVA1RDC_0_PVA1RDC_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_PVA1RDC_0_PVA1RDC_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigPva1rdc)}, //1929
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_563,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_MIU0W_0_MIU0W_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_563_0_MC_SID_STREAMID_OVERRIDE_CONFIG_MIU0W_0_MIU0W_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_MIU0W_0_MIU0W_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigMiu0w)}, //1930
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_564,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_MIU2W_0_MIU2W_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_564_0_MC_SID_STREAMID_OVERRIDE_CONFIG_MIU2W_0_MIU2W_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_MIU2W_0_MIU2W_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigMiu2w)}, //1931
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_564,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_MPCORER_0_MPCORER_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_564_0_MC_SID_STREAMID_OVERRIDE_CONFIG_MPCORER_0_MPCORER_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_MPCORER_0_MPCORER_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigMpcorer)}, //1932
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_564,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_AXIAPR_0_AXIAPR_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_564_0_MC_SID_STREAMID_OVERRIDE_CONFIG_AXIAPR_0_AXIAPR_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_AXIAPR_0_AXIAPR_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigAxiapr)}, //1933
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_564,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_AONR_0_AONR_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_564_0_MC_SID_STREAMID_OVERRIDE_CONFIG_AONR_0_AONR_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_AONR_0_AONR_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigAonr)}, //1934
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_565,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_BPMPDMAR_0_BPMPDMAR_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_565_0_MC_SID_STREAMID_OVERRIDE_CONFIG_BPMPDMAR_0_BPMPDMAR_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_BPMPDMAR_0_BPMPDMAR_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigBpmpdmar)}, //1935
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_565,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_PVA0RDB_0_PVA0RDB_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_565_0_MC_SID_STREAMID_OVERRIDE_CONFIG_PVA0RDB_0_PVA0RDB_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_PVA0RDB_0_PVA0RDB_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigPva0rdb)}, //1936
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_565,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_VIFALW_0_VIFALW_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_565_0_MC_SID_STREAMID_OVERRIDE_CONFIG_VIFALW_0_VIFALW_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_VIFALW_0_VIFALW_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigVifalw)}, //1937
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_565,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_MIU6R_0_MIU6R_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_565_0_MC_SID_STREAMID_OVERRIDE_CONFIG_MIU6R_0_MIU6R_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_MIU6R_0_MIU6R_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigMiu6r)}, //1938
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_566,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_EQOSR_0_EQOSR_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_566_0_MC_SID_STREAMID_OVERRIDE_CONFIG_EQOSR_0_EQOSR_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_EQOSR_0_EQOSR_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigEqosr)}, //1939
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_566,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_NVDECSRD_0_NVDECSRD_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_566_0_MC_SID_STREAMID_OVERRIDE_CONFIG_NVDECSRD_0_NVDECSRD_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_NVDECSRD_0_NVDECSRD_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigNvdecsrd)}, //1940
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_566,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_TSECSRDB_0_TSECSRDB_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_566_0_MC_SID_STREAMID_OVERRIDE_CONFIG_TSECSRDB_0_TSECSRDB_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_TSECSRDB_0_TSECSRDB_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigTsecsrdb)}, //1941
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_566,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_NVDECSRD1_0_NVDECSRD1_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_566_0_MC_SID_STREAMID_OVERRIDE_CONFIG_NVDECSRD1_0_NVDECSRD1_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_NVDECSRD1_0_NVDECSRD1_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigNvdecsrd1)}, //1942
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_567,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_PVA0RDB1_0_PVA0RDB1_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_567_0_MC_SID_STREAMID_OVERRIDE_CONFIG_PVA0RDB1_0_PVA0RDB1_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_PVA0RDB1_0_PVA0RDB1_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigPva0rdb1)}, //1943
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_567,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_PCIE0R1_0_PCIE0R1_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_567_0_MC_SID_STREAMID_OVERRIDE_CONFIG_PCIE0R1_0_PCIE0R1_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_PCIE0R1_0_PCIE0R1_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigPcie0r1)}, //1944
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_567,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_SCEDMAW_0_SCEDMAW_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_567_0_MC_SID_STREAMID_OVERRIDE_CONFIG_SCEDMAW_0_SCEDMAW_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_SCEDMAW_0_SCEDMAW_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigScedmaw)}, //1945
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_567,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_APEW_0_APEW_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_567_0_MC_SID_STREAMID_OVERRIDE_CONFIG_APEW_0_APEW_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_APEW_0_APEW_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigApew)}, //1946
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_568,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_MIU5R_0_MIU5R_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_568_0_MC_SID_STREAMID_OVERRIDE_CONFIG_MIU5R_0_MIU5R_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_MIU5R_0_MIU5R_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigMiu5r)}, //1947
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_568,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_DLA1RDA1_0_DLA1RDA1_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_568_0_MC_SID_STREAMID_OVERRIDE_CONFIG_DLA1RDA1_0_DLA1RDA1_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_DLA1RDA1_0_DLA1RDA1_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigDla1rda1)}, //1948
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_568,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_PVA0WRA_0_PVA0WRA_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_568_0_MC_SID_STREAMID_OVERRIDE_CONFIG_PVA0WRA_0_PVA0WRA_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_PVA0WRA_0_PVA0WRA_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigPva0wra)}, //1949
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_568,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_ISPFALR_0_ISPFALR_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_568_0_MC_SID_STREAMID_OVERRIDE_CONFIG_ISPFALR_0_ISPFALR_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_ISPFALR_0_ISPFALR_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigIspfalr)}, //1950
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_569,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_PTCR_0_PTCR_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_569_0_MC_SID_STREAMID_OVERRIDE_CONFIG_PTCR_0_PTCR_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_PTCR_0_PTCR_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigPtcr)}, //1951
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_569,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_MIU4R_0_MIU4R_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_569_0_MC_SID_STREAMID_OVERRIDE_CONFIG_MIU4R_0_MIU4R_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_MIU4R_0_MIU4R_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigMiu4r)}, //1952
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_569,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_ISPRA_0_ISPRA_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_569_0_MC_SID_STREAMID_OVERRIDE_CONFIG_ISPRA_0_ISPRA_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_ISPRA_0_ISPRA_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigIspra)}, //1953
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_569,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_VIFALR_0_VIFALR_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_569_0_MC_SID_STREAMID_OVERRIDE_CONFIG_VIFALR_0_VIFALR_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_VIFALR_0_VIFALR_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigVifalr)}, //1954
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_570,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_PCIE2AR_0_PCIE2AR_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_570_0_MC_SID_STREAMID_OVERRIDE_CONFIG_PCIE2AR_0_PCIE2AR_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_PCIE2AR_0_PCIE2AR_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigPcie2ar)}, //1955
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_570,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_RCEW_0_RCEW_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_570_0_MC_SID_STREAMID_OVERRIDE_CONFIG_RCEW_0_RCEW_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_RCEW_0_RCEW_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigRcew)}, //1956
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_570,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_ISPRA1_0_ISPRA1_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_570_0_MC_SID_STREAMID_OVERRIDE_CONFIG_ISPRA1_0_ISPRA1_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_ISPRA1_0_ISPRA1_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigIspra1)}, //1957
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_570,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_SCEW_0_SCEW_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_570_0_MC_SID_STREAMID_OVERRIDE_CONFIG_SCEW_0_SCEW_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_SCEW_0_SCEW_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigScew)}, //1958
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_571,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_MIU3R_0_MIU3R_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_571_0_MC_SID_STREAMID_OVERRIDE_CONFIG_MIU3R_0_MIU3R_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_MIU3R_0_MIU3R_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigMiu3r)}, //1959
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_571,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_XUSB_DEVW_0_XUSB_DEVW_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_571_0_MC_SID_STREAMID_OVERRIDE_CONFIG_XUSB_DEVW_0_XUSB_DEVW_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_XUSB_DEVW_0_XUSB_DEVW_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigXusb_devw)}, //1960
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_571,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_SATAR_0_SATAR_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_571_0_MC_SID_STREAMID_OVERRIDE_CONFIG_SATAR_0_SATAR_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_SATAR_0_SATAR_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigSatar)}, //1961
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_571,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_NVDISPLAYR_0_NVDISPLAYR_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_571_0_MC_SID_STREAMID_OVERRIDE_CONFIG_NVDISPLAYR_0_NVDISPLAYR_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_NVDISPLAYR_0_NVDISPLAYR_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigNvdisplayr)}, //1962
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_572,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_PVA1RDB_0_PVA1RDB_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_572_0_MC_SID_STREAMID_OVERRIDE_CONFIG_PVA1RDB_0_PVA1RDB_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_PVA1RDB_0_PVA1RDB_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigPva1rdb)}, //1963
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_572,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_VIW_0_VIW_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_572_0_MC_SID_STREAMID_OVERRIDE_CONFIG_VIW_0_VIW_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_VIW_0_VIW_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigViw)}, //1964
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_572,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_NVENCSWR_0_NVENCSWR_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_572_0_MC_SID_STREAMID_OVERRIDE_CONFIG_NVENCSWR_0_NVENCSWR_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_NVENCSWR_0_NVENCSWR_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigNvencswr)}, //1965
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_572,  NV_FIELD_SHIFTMASK(MC_SID_STREAMID_OVERRIDE_CONFIG_PCIE5W_0_PCIE5W_STREAMID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_572_0_MC_SID_STREAMID_OVERRIDE_CONFIG_PCIE5W_0_PCIE5W_STREAMID_RANGE) - NV_FIELD_SHIFT(MC_SID_STREAMID_OVERRIDE_CONFIG_PCIE5W_0_PCIE5W_STREAMID_RANGE)), m_offsetof(NvBootSdramParams, McSidStreamidOverrideConfigPcie5w)}, //1966
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_573,  NV_FIELD_SHIFTMASK(MC_VIDEO_PROTECT_BOM_ADR_HI_0_VIDEO_PROTECT_BOM_ADR_HI_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_573_0_MC_VIDEO_PROTECT_BOM_ADR_HI_0_VIDEO_PROTECT_BOM_ADR_HI_RANGE) - NV_FIELD_SHIFT(MC_VIDEO_PROTECT_BOM_ADR_HI_0_VIDEO_PROTECT_BOM_ADR_HI_RANGE)), m_offsetof(NvBootSdramParams, McVideoProtectBomAdrHi)}, //1967
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_573,  NV_FIELD_SHIFTMASK(MC_SEC_CARVEOUT_ADR_HI_0_SEC_CARVEOUT_BOM_HI_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_573_0_MC_SEC_CARVEOUT_ADR_HI_0_SEC_CARVEOUT_BOM_HI_RANGE) - NV_FIELD_SHIFT(MC_SEC_CARVEOUT_ADR_HI_0_SEC_CARVEOUT_BOM_HI_RANGE)), m_offsetof(NvBootSdramParams, McSecCarveoutAdrHi)}, //1968
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_573,  NV_FIELD_SHIFTMASK(MC_MTS_CARVEOUT_ADR_HI_0_MTS_CARVEOUT_BOM_HI_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_573_0_MC_MTS_CARVEOUT_ADR_HI_0_MTS_CARVEOUT_BOM_HI_RANGE) - NV_FIELD_SHIFT(MC_MTS_CARVEOUT_ADR_HI_0_MTS_CARVEOUT_BOM_HI_RANGE)), m_offsetof(NvBootSdramParams, McMtsCarveoutAdrHi)}, //1969
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_573,  NV_FIELD_SHIFTMASK(MC_ECC_REGION3_BOM_HI_0_ECC_REGION3_BOM_HI_RANGE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_573_0_MC_ECC_REGION3_BOM_HI_0_ECC_REGION3_BOM_HI_RANGE_RANGE) - NV_FIELD_SHIFT(MC_ECC_REGION3_BOM_HI_0_ECC_REGION3_BOM_HI_RANGE_RANGE)), m_offsetof(NvBootSdramParams, McEccRegion3BomHi)}, //1970
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_574,  NV_FIELD_SHIFTMASK(MC_ECC_REGION1_BOM_HI_0_ECC_REGION1_BOM_HI_RANGE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_574_0_MC_ECC_REGION1_BOM_HI_0_ECC_REGION1_BOM_HI_RANGE_RANGE) - NV_FIELD_SHIFT(MC_ECC_REGION1_BOM_HI_0_ECC_REGION1_BOM_HI_RANGE_RANGE)), m_offsetof(NvBootSdramParams, McEccRegion1BomHi)}, //1971
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_574,  NV_FIELD_SHIFTMASK(MC_ECC_REGION0_BOM_HI_0_ECC_REGION0_BOM_HI_RANGE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_574_0_MC_ECC_REGION0_BOM_HI_0_ECC_REGION0_BOM_HI_RANGE_RANGE) - NV_FIELD_SHIFT(MC_ECC_REGION0_BOM_HI_0_ECC_REGION0_BOM_HI_RANGE_RANGE)), m_offsetof(NvBootSdramParams, McEccRegion0BomHi)}, //1972
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_574,  NV_FIELD_SHIFTMASK(MC_ECC_REGION2_BOM_HI_0_ECC_REGION2_BOM_HI_RANGE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_574_0_MC_ECC_REGION2_BOM_HI_0_ECC_REGION2_BOM_HI_RANGE_RANGE) - NV_FIELD_SHIFT(MC_ECC_REGION2_BOM_HI_0_ECC_REGION2_BOM_HI_RANGE_RANGE)), m_offsetof(NvBootSdramParams, McEccRegion2BomHi)}, //1973
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_574,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT5_BOM_HI_0_MC_SECURITY_CARVEOUT5_BOM_HI_RANGE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_574_0_MC_SECURITY_CARVEOUT5_BOM_HI_0_MC_SECURITY_CARVEOUT5_BOM_HI_RANGE_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT5_BOM_HI_0_MC_SECURITY_CARVEOUT5_BOM_HI_RANGE_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout5BomHi)}, //1974
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_575,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT3_BOM_HI_0_MC_SECURITY_CARVEOUT3_BOM_HI_RANGE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_575_0_MC_SECURITY_CARVEOUT3_BOM_HI_0_MC_SECURITY_CARVEOUT3_BOM_HI_RANGE_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT3_BOM_HI_0_MC_SECURITY_CARVEOUT3_BOM_HI_RANGE_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout3BomHi)}, //1975
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_575,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT2_BOM_HI_0_MC_SECURITY_CARVEOUT2_BOM_HI_RANGE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_575_0_MC_SECURITY_CARVEOUT2_BOM_HI_0_MC_SECURITY_CARVEOUT2_BOM_HI_RANGE_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT2_BOM_HI_0_MC_SECURITY_CARVEOUT2_BOM_HI_RANGE_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout2BomHi)}, //1976
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_575,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT4_BOM_HI_0_MC_SECURITY_CARVEOUT4_BOM_HI_RANGE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_575_0_MC_SECURITY_CARVEOUT4_BOM_HI_0_MC_SECURITY_CARVEOUT4_BOM_HI_RANGE_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT4_BOM_HI_0_MC_SECURITY_CARVEOUT4_BOM_HI_RANGE_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout4BomHi)}, //1977
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_575,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT1_BOM_HI_0_MC_SECURITY_CARVEOUT1_BOM_HI_RANGE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_575_0_MC_SECURITY_CARVEOUT1_BOM_HI_0_MC_SECURITY_CARVEOUT1_BOM_HI_RANGE_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT1_BOM_HI_0_MC_SECURITY_CARVEOUT1_BOM_HI_RANGE_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout1BomHi)}, //1978
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_576,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT9_BOM_HI_0_MC_SECURITY_CARVEOUT9_BOM_HI_RANGE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_576_0_MC_SECURITY_CARVEOUT9_BOM_HI_0_MC_SECURITY_CARVEOUT9_BOM_HI_RANGE_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT9_BOM_HI_0_MC_SECURITY_CARVEOUT9_BOM_HI_RANGE_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout9BomHi)}, //1979
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_576,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT22_BOM_HI_0_MC_SECURITY_CARVEOUT22_BOM_HI_RANGE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_576_0_MC_SECURITY_CARVEOUT22_BOM_HI_0_MC_SECURITY_CARVEOUT22_BOM_HI_RANGE_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT22_BOM_HI_0_MC_SECURITY_CARVEOUT22_BOM_HI_RANGE_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout22BomHi)}, //1980
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_576,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT29_BOM_HI_0_MC_SECURITY_CARVEOUT29_BOM_HI_RANGE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_576_0_MC_SECURITY_CARVEOUT29_BOM_HI_0_MC_SECURITY_CARVEOUT29_BOM_HI_RANGE_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT29_BOM_HI_0_MC_SECURITY_CARVEOUT29_BOM_HI_RANGE_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout29BomHi)}, //1981
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_576,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT7_BOM_HI_0_MC_SECURITY_CARVEOUT7_BOM_HI_RANGE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_576_0_MC_SECURITY_CARVEOUT7_BOM_HI_0_MC_SECURITY_CARVEOUT7_BOM_HI_RANGE_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT7_BOM_HI_0_MC_SECURITY_CARVEOUT7_BOM_HI_RANGE_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout7BomHi)}, //1982
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_577,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT6_BOM_HI_0_MC_SECURITY_CARVEOUT6_BOM_HI_RANGE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_577_0_MC_SECURITY_CARVEOUT6_BOM_HI_0_MC_SECURITY_CARVEOUT6_BOM_HI_RANGE_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT6_BOM_HI_0_MC_SECURITY_CARVEOUT6_BOM_HI_RANGE_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout6BomHi)}, //1983
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_577,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT19_BOM_HI_0_MC_SECURITY_CARVEOUT19_BOM_HI_RANGE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_577_0_MC_SECURITY_CARVEOUT19_BOM_HI_0_MC_SECURITY_CARVEOUT19_BOM_HI_RANGE_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT19_BOM_HI_0_MC_SECURITY_CARVEOUT19_BOM_HI_RANGE_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout19BomHi)}, //1984
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_577,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT11_BOM_HI_0_MC_SECURITY_CARVEOUT11_BOM_HI_RANGE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_577_0_MC_SECURITY_CARVEOUT11_BOM_HI_0_MC_SECURITY_CARVEOUT11_BOM_HI_RANGE_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT11_BOM_HI_0_MC_SECURITY_CARVEOUT11_BOM_HI_RANGE_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout11BomHi)}, //1985
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_577,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT21_BOM_HI_0_MC_SECURITY_CARVEOUT21_BOM_HI_RANGE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_577_0_MC_SECURITY_CARVEOUT21_BOM_HI_0_MC_SECURITY_CARVEOUT21_BOM_HI_RANGE_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT21_BOM_HI_0_MC_SECURITY_CARVEOUT21_BOM_HI_RANGE_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout21BomHi)}, //1986
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_578,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT28_BOM_HI_0_MC_SECURITY_CARVEOUT28_BOM_HI_RANGE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_578_0_MC_SECURITY_CARVEOUT28_BOM_HI_0_MC_SECURITY_CARVEOUT28_BOM_HI_RANGE_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT28_BOM_HI_0_MC_SECURITY_CARVEOUT28_BOM_HI_RANGE_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout28BomHi)}, //1987
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_578,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT8_BOM_HI_0_MC_SECURITY_CARVEOUT8_BOM_HI_RANGE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_578_0_MC_SECURITY_CARVEOUT8_BOM_HI_0_MC_SECURITY_CARVEOUT8_BOM_HI_RANGE_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT8_BOM_HI_0_MC_SECURITY_CARVEOUT8_BOM_HI_RANGE_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout8BomHi)}, //1988
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_578,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT10_BOM_HI_0_MC_SECURITY_CARVEOUT10_BOM_HI_RANGE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_578_0_MC_SECURITY_CARVEOUT10_BOM_HI_0_MC_SECURITY_CARVEOUT10_BOM_HI_RANGE_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT10_BOM_HI_0_MC_SECURITY_CARVEOUT10_BOM_HI_RANGE_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout10BomHi)}, //1989
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_578,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT23_BOM_HI_0_MC_SECURITY_CARVEOUT23_BOM_HI_RANGE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_578_0_MC_SECURITY_CARVEOUT23_BOM_HI_0_MC_SECURITY_CARVEOUT23_BOM_HI_RANGE_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT23_BOM_HI_0_MC_SECURITY_CARVEOUT23_BOM_HI_RANGE_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout23BomHi)}, //1990
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_579,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT26_BOM_HI_0_MC_SECURITY_CARVEOUT26_BOM_HI_RANGE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_579_0_MC_SECURITY_CARVEOUT26_BOM_HI_0_MC_SECURITY_CARVEOUT26_BOM_HI_RANGE_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT26_BOM_HI_0_MC_SECURITY_CARVEOUT26_BOM_HI_RANGE_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout26BomHi)}, //1991
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_579,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT27_BOM_HI_0_MC_SECURITY_CARVEOUT27_BOM_HI_RANGE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_579_0_MC_SECURITY_CARVEOUT27_BOM_HI_0_MC_SECURITY_CARVEOUT27_BOM_HI_RANGE_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT27_BOM_HI_0_MC_SECURITY_CARVEOUT27_BOM_HI_RANGE_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout27BomHi)}, //1992
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_579,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT20_BOM_HI_0_MC_SECURITY_CARVEOUT20_BOM_HI_RANGE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_579_0_MC_SECURITY_CARVEOUT20_BOM_HI_0_MC_SECURITY_CARVEOUT20_BOM_HI_RANGE_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT20_BOM_HI_0_MC_SECURITY_CARVEOUT20_BOM_HI_RANGE_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout20BomHi)}, //1993
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_579,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT15_BOM_HI_0_MC_SECURITY_CARVEOUT15_BOM_HI_RANGE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_579_0_MC_SECURITY_CARVEOUT15_BOM_HI_0_MC_SECURITY_CARVEOUT15_BOM_HI_RANGE_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT15_BOM_HI_0_MC_SECURITY_CARVEOUT15_BOM_HI_RANGE_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout15BomHi)}, //1994
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_580,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT17_BOM_HI_0_MC_SECURITY_CARVEOUT17_BOM_HI_RANGE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_580_0_MC_SECURITY_CARVEOUT17_BOM_HI_0_MC_SECURITY_CARVEOUT17_BOM_HI_RANGE_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT17_BOM_HI_0_MC_SECURITY_CARVEOUT17_BOM_HI_RANGE_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout17BomHi)}, //1995
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_580,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT12_BOM_HI_0_MC_SECURITY_CARVEOUT12_BOM_HI_RANGE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_580_0_MC_SECURITY_CARVEOUT12_BOM_HI_0_MC_SECURITY_CARVEOUT12_BOM_HI_RANGE_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT12_BOM_HI_0_MC_SECURITY_CARVEOUT12_BOM_HI_RANGE_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout12BomHi)}, //1996
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_580,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT30_BOM_HI_0_MC_SECURITY_CARVEOUT30_BOM_HI_RANGE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_580_0_MC_SECURITY_CARVEOUT30_BOM_HI_0_MC_SECURITY_CARVEOUT30_BOM_HI_RANGE_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT30_BOM_HI_0_MC_SECURITY_CARVEOUT30_BOM_HI_RANGE_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout30BomHi)}, //1997
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_580,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT24_BOM_HI_0_MC_SECURITY_CARVEOUT24_BOM_HI_RANGE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_580_0_MC_SECURITY_CARVEOUT24_BOM_HI_0_MC_SECURITY_CARVEOUT24_BOM_HI_RANGE_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT24_BOM_HI_0_MC_SECURITY_CARVEOUT24_BOM_HI_RANGE_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout24BomHi)}, //1998
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_581,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT14_BOM_HI_0_MC_SECURITY_CARVEOUT14_BOM_HI_RANGE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_581_0_MC_SECURITY_CARVEOUT14_BOM_HI_0_MC_SECURITY_CARVEOUT14_BOM_HI_RANGE_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT14_BOM_HI_0_MC_SECURITY_CARVEOUT14_BOM_HI_RANGE_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout14BomHi)}, //1999
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_581,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT18_BOM_HI_0_MC_SECURITY_CARVEOUT18_BOM_HI_RANGE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_581_0_MC_SECURITY_CARVEOUT18_BOM_HI_0_MC_SECURITY_CARVEOUT18_BOM_HI_RANGE_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT18_BOM_HI_0_MC_SECURITY_CARVEOUT18_BOM_HI_RANGE_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout18BomHi)}, //2000
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_581,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT13_BOM_HI_0_MC_SECURITY_CARVEOUT13_BOM_HI_RANGE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_581_0_MC_SECURITY_CARVEOUT13_BOM_HI_0_MC_SECURITY_CARVEOUT13_BOM_HI_RANGE_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT13_BOM_HI_0_MC_SECURITY_CARVEOUT13_BOM_HI_RANGE_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout13BomHi)}, //2001
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_581,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT25_BOM_HI_0_MC_SECURITY_CARVEOUT25_BOM_HI_RANGE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_581_0_MC_SECURITY_CARVEOUT25_BOM_HI_0_MC_SECURITY_CARVEOUT25_BOM_HI_RANGE_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT25_BOM_HI_0_MC_SECURITY_CARVEOUT25_BOM_HI_RANGE_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout25BomHi)}, //2002
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_582,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT31_BOM_HI_0_MC_SECURITY_CARVEOUT31_BOM_HI_RANGE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_582_0_MC_SECURITY_CARVEOUT31_BOM_HI_0_MC_SECURITY_CARVEOUT31_BOM_HI_RANGE_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT31_BOM_HI_0_MC_SECURITY_CARVEOUT31_BOM_HI_RANGE_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout31BomHi)}, //2003
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_582,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT16_BOM_HI_0_MC_SECURITY_CARVEOUT16_BOM_HI_RANGE_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_582_0_MC_SECURITY_CARVEOUT16_BOM_HI_0_MC_SECURITY_CARVEOUT16_BOM_HI_RANGE_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT16_BOM_HI_0_MC_SECURITY_CARVEOUT16_BOM_HI_RANGE_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout16BomHi)}, //2004
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_582,  NV_FIELD_SHIFTMASK(MC_HUB_PC_VC_ID_1_0_VE_VC_ID_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_582_0_MC_HUB_PC_VC_ID_1_0_VE_VC_ID_RANGE) - NV_FIELD_SHIFT(MC_HUB_PC_VC_ID_1_0_VE_VC_ID_RANGE)), m_offsetof(NvBootSdramParams, McHubPcVcId1)}, //2005
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_582,  NV_FIELD_SHIFTMASK(MC_HUB_PC_VC_ID_1_0_5_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_582_0_MC_HUB_PC_VC_ID_1_0_5_0_RANGE) - NV_FIELD_SHIFT(MC_HUB_PC_VC_ID_1_0_5_0_RANGE)), m_offsetof(NvBootSdramParams, McHubPcVcId1)}, //2006
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_582,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT14_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT14_FORCE_INTERNAL_MPCORER_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_582_0_MC_SECURITY_CARVEOUT14_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT14_FORCE_INTERNAL_MPCORER_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT14_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT14_FORCE_INTERNAL_MPCORER_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout14ForceInternalAccess1)}, //2007
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_582,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT14_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT14_FORCE_INTERNAL_NVENCSWR_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_582_0_MC_SECURITY_CARVEOUT14_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT14_FORCE_INTERNAL_NVENCSWR_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT14_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT14_FORCE_INTERNAL_NVENCSWR_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout14ForceInternalAccess1)}, //2008
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_582,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT14_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT14_FORCE_INTERNAL_HDAW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_582_0_MC_SECURITY_CARVEOUT14_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT14_FORCE_INTERNAL_HDAW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT14_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT14_FORCE_INTERNAL_HDAW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout14ForceInternalAccess1)}, //2009
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_582,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT14_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT14_FORCE_INTERNAL_MPCOREW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_582_0_MC_SECURITY_CARVEOUT14_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT14_FORCE_INTERNAL_MPCOREW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT14_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT14_FORCE_INTERNAL_MPCOREW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout14ForceInternalAccess1)}, //2010
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_582,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT14_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT14_FORCE_INTERNAL_SATAW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_582_0_MC_SECURITY_CARVEOUT14_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT14_FORCE_INTERNAL_SATAW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT14_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT14_FORCE_INTERNAL_SATAW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout14ForceInternalAccess1)}, //2011
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_583,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT27_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT27_FORCE_INTERNAL_MPCORER_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_583_0_MC_SECURITY_CARVEOUT27_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT27_FORCE_INTERNAL_MPCORER_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT27_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT27_FORCE_INTERNAL_MPCORER_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout27ForceInternalAccess1)}, //2012
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_583,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT27_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT27_FORCE_INTERNAL_NVENCSWR_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_583_0_MC_SECURITY_CARVEOUT27_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT27_FORCE_INTERNAL_NVENCSWR_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT27_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT27_FORCE_INTERNAL_NVENCSWR_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout27ForceInternalAccess1)}, //2013
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_583,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT27_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT27_FORCE_INTERNAL_HDAW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_583_0_MC_SECURITY_CARVEOUT27_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT27_FORCE_INTERNAL_HDAW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT27_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT27_FORCE_INTERNAL_HDAW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout27ForceInternalAccess1)}, //2014
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_583,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT27_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT27_FORCE_INTERNAL_MPCOREW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_583_0_MC_SECURITY_CARVEOUT27_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT27_FORCE_INTERNAL_MPCOREW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT27_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT27_FORCE_INTERNAL_MPCOREW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout27ForceInternalAccess1)}, //2015
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_583,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT27_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT27_FORCE_INTERNAL_SATAW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_583_0_MC_SECURITY_CARVEOUT27_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT27_FORCE_INTERNAL_SATAW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT27_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT27_FORCE_INTERNAL_SATAW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout27ForceInternalAccess1)}, //2016
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_583,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT16_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT16_FORCE_INTERNAL_MPCORER_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_583_0_MC_SECURITY_CARVEOUT16_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT16_FORCE_INTERNAL_MPCORER_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT16_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT16_FORCE_INTERNAL_MPCORER_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout16ForceInternalAccess1)}, //2017
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_583,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT16_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT16_FORCE_INTERNAL_NVENCSWR_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_583_0_MC_SECURITY_CARVEOUT16_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT16_FORCE_INTERNAL_NVENCSWR_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT16_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT16_FORCE_INTERNAL_NVENCSWR_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout16ForceInternalAccess1)}, //2018
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_583,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT16_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT16_FORCE_INTERNAL_HDAW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_583_0_MC_SECURITY_CARVEOUT16_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT16_FORCE_INTERNAL_HDAW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT16_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT16_FORCE_INTERNAL_HDAW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout16ForceInternalAccess1)}, //2019
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_583,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT16_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT16_FORCE_INTERNAL_MPCOREW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_583_0_MC_SECURITY_CARVEOUT16_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT16_FORCE_INTERNAL_MPCOREW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT16_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT16_FORCE_INTERNAL_MPCOREW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout16ForceInternalAccess1)}, //2020
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_583,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT16_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT16_FORCE_INTERNAL_SATAW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_583_0_MC_SECURITY_CARVEOUT16_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT16_FORCE_INTERNAL_SATAW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT16_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT16_FORCE_INTERNAL_SATAW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout16ForceInternalAccess1)}, //2021
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_583,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT30_CLIENT_ACCESS1_0_CARVEOUT30_ALLOW_MPCORER_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_583_0_MC_SECURITY_CARVEOUT30_CLIENT_ACCESS1_0_CARVEOUT30_ALLOW_MPCORER_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT30_CLIENT_ACCESS1_0_CARVEOUT30_ALLOW_MPCORER_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout30Access1)}, //2022
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_583,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT30_CLIENT_ACCESS1_0_CARVEOUT30_ALLOW_NVENCSWR_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_583_0_MC_SECURITY_CARVEOUT30_CLIENT_ACCESS1_0_CARVEOUT30_ALLOW_NVENCSWR_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT30_CLIENT_ACCESS1_0_CARVEOUT30_ALLOW_NVENCSWR_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout30Access1)}, //2023
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_583,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT30_CLIENT_ACCESS1_0_CARVEOUT30_ALLOW_HDAW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_583_0_MC_SECURITY_CARVEOUT30_CLIENT_ACCESS1_0_CARVEOUT30_ALLOW_HDAW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT30_CLIENT_ACCESS1_0_CARVEOUT30_ALLOW_HDAW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout30Access1)}, //2024
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_583,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT30_CLIENT_ACCESS1_0_CARVEOUT30_ALLOW_MPCOREW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_583_0_MC_SECURITY_CARVEOUT30_CLIENT_ACCESS1_0_CARVEOUT30_ALLOW_MPCOREW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT30_CLIENT_ACCESS1_0_CARVEOUT30_ALLOW_MPCOREW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout30Access1)}, //2025
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_583,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT30_CLIENT_ACCESS1_0_CARVEOUT30_ALLOW_SATAW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_583_0_MC_SECURITY_CARVEOUT30_CLIENT_ACCESS1_0_CARVEOUT30_ALLOW_SATAW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT30_CLIENT_ACCESS1_0_CARVEOUT30_ALLOW_SATAW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout30Access1)}, //2026
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_583,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT6_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT6_FORCE_INTERNAL_MPCORER_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_583_0_MC_SECURITY_CARVEOUT6_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT6_FORCE_INTERNAL_MPCORER_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT6_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT6_FORCE_INTERNAL_MPCORER_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout6ForceInternalAccess1)}, //2027
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_583,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT6_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT6_FORCE_INTERNAL_NVENCSWR_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_583_0_MC_SECURITY_CARVEOUT6_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT6_FORCE_INTERNAL_NVENCSWR_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT6_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT6_FORCE_INTERNAL_NVENCSWR_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout6ForceInternalAccess1)}, //2028
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_583,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT6_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT6_FORCE_INTERNAL_HDAW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_583_0_MC_SECURITY_CARVEOUT6_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT6_FORCE_INTERNAL_HDAW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT6_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT6_FORCE_INTERNAL_HDAW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout6ForceInternalAccess1)}, //2029
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_583,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT6_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT6_FORCE_INTERNAL_MPCOREW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_583_0_MC_SECURITY_CARVEOUT6_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT6_FORCE_INTERNAL_MPCOREW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT6_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT6_FORCE_INTERNAL_MPCOREW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout6ForceInternalAccess1)}, //2030
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_583,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT6_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT6_FORCE_INTERNAL_SATAW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_583_0_MC_SECURITY_CARVEOUT6_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT6_FORCE_INTERNAL_SATAW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT6_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT6_FORCE_INTERNAL_SATAW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout6ForceInternalAccess1)}, //2031
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_583,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT15_CLIENT_ACCESS1_0_CARVEOUT15_ALLOW_MPCORER_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_583_0_MC_SECURITY_CARVEOUT15_CLIENT_ACCESS1_0_CARVEOUT15_ALLOW_MPCORER_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT15_CLIENT_ACCESS1_0_CARVEOUT15_ALLOW_MPCORER_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout15Access1)}, //2032
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_583,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT15_CLIENT_ACCESS1_0_CARVEOUT15_ALLOW_NVENCSWR_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_583_0_MC_SECURITY_CARVEOUT15_CLIENT_ACCESS1_0_CARVEOUT15_ALLOW_NVENCSWR_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT15_CLIENT_ACCESS1_0_CARVEOUT15_ALLOW_NVENCSWR_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout15Access1)}, //2033
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_583,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT15_CLIENT_ACCESS1_0_CARVEOUT15_ALLOW_HDAW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_583_0_MC_SECURITY_CARVEOUT15_CLIENT_ACCESS1_0_CARVEOUT15_ALLOW_HDAW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT15_CLIENT_ACCESS1_0_CARVEOUT15_ALLOW_HDAW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout15Access1)}, //2034
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_583,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT15_CLIENT_ACCESS1_0_CARVEOUT15_ALLOW_MPCOREW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_583_0_MC_SECURITY_CARVEOUT15_CLIENT_ACCESS1_0_CARVEOUT15_ALLOW_MPCOREW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT15_CLIENT_ACCESS1_0_CARVEOUT15_ALLOW_MPCOREW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout15Access1)}, //2035
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_583,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT15_CLIENT_ACCESS1_0_CARVEOUT15_ALLOW_SATAW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_583_0_MC_SECURITY_CARVEOUT15_CLIENT_ACCESS1_0_CARVEOUT15_ALLOW_SATAW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT15_CLIENT_ACCESS1_0_CARVEOUT15_ALLOW_SATAW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout15Access1)}, //2036
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_583,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT26_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT26_FORCE_INTERNAL_MPCORER_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_583_0_MC_SECURITY_CARVEOUT26_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT26_FORCE_INTERNAL_MPCORER_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT26_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT26_FORCE_INTERNAL_MPCORER_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout26ForceInternalAccess1)}, //2037
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_583,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT26_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT26_FORCE_INTERNAL_NVENCSWR_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_583_0_MC_SECURITY_CARVEOUT26_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT26_FORCE_INTERNAL_NVENCSWR_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT26_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT26_FORCE_INTERNAL_NVENCSWR_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout26ForceInternalAccess1)}, //2038
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_583,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT26_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT26_FORCE_INTERNAL_HDAW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_583_0_MC_SECURITY_CARVEOUT26_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT26_FORCE_INTERNAL_HDAW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT26_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT26_FORCE_INTERNAL_HDAW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout26ForceInternalAccess1)}, //2039
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_583,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT26_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT26_FORCE_INTERNAL_MPCOREW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_583_0_MC_SECURITY_CARVEOUT26_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT26_FORCE_INTERNAL_MPCOREW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT26_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT26_FORCE_INTERNAL_MPCOREW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout26ForceInternalAccess1)}, //2040
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_583,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT26_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT26_FORCE_INTERNAL_SATAW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_583_0_MC_SECURITY_CARVEOUT26_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT26_FORCE_INTERNAL_SATAW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT26_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT26_FORCE_INTERNAL_SATAW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout26ForceInternalAccess1)}, //2041
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_584,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT21_CLIENT_ACCESS1_0_CARVEOUT21_ALLOW_MPCORER_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_584_0_MC_SECURITY_CARVEOUT21_CLIENT_ACCESS1_0_CARVEOUT21_ALLOW_MPCORER_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT21_CLIENT_ACCESS1_0_CARVEOUT21_ALLOW_MPCORER_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout21Access1)}, //2042
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_584,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT21_CLIENT_ACCESS1_0_CARVEOUT21_ALLOW_NVENCSWR_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_584_0_MC_SECURITY_CARVEOUT21_CLIENT_ACCESS1_0_CARVEOUT21_ALLOW_NVENCSWR_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT21_CLIENT_ACCESS1_0_CARVEOUT21_ALLOW_NVENCSWR_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout21Access1)}, //2043
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_584,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT21_CLIENT_ACCESS1_0_CARVEOUT21_ALLOW_HDAW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_584_0_MC_SECURITY_CARVEOUT21_CLIENT_ACCESS1_0_CARVEOUT21_ALLOW_HDAW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT21_CLIENT_ACCESS1_0_CARVEOUT21_ALLOW_HDAW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout21Access1)}, //2044
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_584,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT21_CLIENT_ACCESS1_0_CARVEOUT21_ALLOW_MPCOREW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_584_0_MC_SECURITY_CARVEOUT21_CLIENT_ACCESS1_0_CARVEOUT21_ALLOW_MPCOREW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT21_CLIENT_ACCESS1_0_CARVEOUT21_ALLOW_MPCOREW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout21Access1)}, //2045
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_584,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT21_CLIENT_ACCESS1_0_CARVEOUT21_ALLOW_SATAW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_584_0_MC_SECURITY_CARVEOUT21_CLIENT_ACCESS1_0_CARVEOUT21_ALLOW_SATAW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT21_CLIENT_ACCESS1_0_CARVEOUT21_ALLOW_SATAW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout21Access1)}, //2046
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_584,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT12_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT12_FORCE_INTERNAL_MPCORER_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_584_0_MC_SECURITY_CARVEOUT12_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT12_FORCE_INTERNAL_MPCORER_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT12_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT12_FORCE_INTERNAL_MPCORER_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout12ForceInternalAccess1)}, //2047
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_584,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT12_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT12_FORCE_INTERNAL_NVENCSWR_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_584_0_MC_SECURITY_CARVEOUT12_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT12_FORCE_INTERNAL_NVENCSWR_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT12_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT12_FORCE_INTERNAL_NVENCSWR_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout12ForceInternalAccess1)}, //2048
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_584,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT12_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT12_FORCE_INTERNAL_HDAW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_584_0_MC_SECURITY_CARVEOUT12_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT12_FORCE_INTERNAL_HDAW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT12_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT12_FORCE_INTERNAL_HDAW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout12ForceInternalAccess1)}, //2049
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_584,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT12_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT12_FORCE_INTERNAL_MPCOREW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_584_0_MC_SECURITY_CARVEOUT12_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT12_FORCE_INTERNAL_MPCOREW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT12_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT12_FORCE_INTERNAL_MPCOREW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout12ForceInternalAccess1)}, //2050
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_584,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT12_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT12_FORCE_INTERNAL_SATAW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_584_0_MC_SECURITY_CARVEOUT12_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT12_FORCE_INTERNAL_SATAW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT12_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT12_FORCE_INTERNAL_SATAW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout12ForceInternalAccess1)}, //2051
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_584,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT19_CLIENT_ACCESS1_0_CARVEOUT19_ALLOW_MPCORER_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_584_0_MC_SECURITY_CARVEOUT19_CLIENT_ACCESS1_0_CARVEOUT19_ALLOW_MPCORER_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT19_CLIENT_ACCESS1_0_CARVEOUT19_ALLOW_MPCORER_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout19Access1)}, //2052
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_584,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT19_CLIENT_ACCESS1_0_CARVEOUT19_ALLOW_NVENCSWR_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_584_0_MC_SECURITY_CARVEOUT19_CLIENT_ACCESS1_0_CARVEOUT19_ALLOW_NVENCSWR_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT19_CLIENT_ACCESS1_0_CARVEOUT19_ALLOW_NVENCSWR_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout19Access1)}, //2053
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_584,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT19_CLIENT_ACCESS1_0_CARVEOUT19_ALLOW_HDAW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_584_0_MC_SECURITY_CARVEOUT19_CLIENT_ACCESS1_0_CARVEOUT19_ALLOW_HDAW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT19_CLIENT_ACCESS1_0_CARVEOUT19_ALLOW_HDAW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout19Access1)}, //2054
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_584,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT19_CLIENT_ACCESS1_0_CARVEOUT19_ALLOW_MPCOREW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_584_0_MC_SECURITY_CARVEOUT19_CLIENT_ACCESS1_0_CARVEOUT19_ALLOW_MPCOREW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT19_CLIENT_ACCESS1_0_CARVEOUT19_ALLOW_MPCOREW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout19Access1)}, //2055
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_584,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT19_CLIENT_ACCESS1_0_CARVEOUT19_ALLOW_SATAW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_584_0_MC_SECURITY_CARVEOUT19_CLIENT_ACCESS1_0_CARVEOUT19_ALLOW_SATAW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT19_CLIENT_ACCESS1_0_CARVEOUT19_ALLOW_SATAW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout19Access1)}, //2056
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_584,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT20_CLIENT_ACCESS1_0_CARVEOUT20_ALLOW_MPCORER_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_584_0_MC_SECURITY_CARVEOUT20_CLIENT_ACCESS1_0_CARVEOUT20_ALLOW_MPCORER_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT20_CLIENT_ACCESS1_0_CARVEOUT20_ALLOW_MPCORER_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout20Access1)}, //2057
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_584,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT20_CLIENT_ACCESS1_0_CARVEOUT20_ALLOW_NVENCSWR_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_584_0_MC_SECURITY_CARVEOUT20_CLIENT_ACCESS1_0_CARVEOUT20_ALLOW_NVENCSWR_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT20_CLIENT_ACCESS1_0_CARVEOUT20_ALLOW_NVENCSWR_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout20Access1)}, //2058
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_584,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT20_CLIENT_ACCESS1_0_CARVEOUT20_ALLOW_HDAW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_584_0_MC_SECURITY_CARVEOUT20_CLIENT_ACCESS1_0_CARVEOUT20_ALLOW_HDAW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT20_CLIENT_ACCESS1_0_CARVEOUT20_ALLOW_HDAW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout20Access1)}, //2059
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_584,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT20_CLIENT_ACCESS1_0_CARVEOUT20_ALLOW_MPCOREW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_584_0_MC_SECURITY_CARVEOUT20_CLIENT_ACCESS1_0_CARVEOUT20_ALLOW_MPCOREW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT20_CLIENT_ACCESS1_0_CARVEOUT20_ALLOW_MPCOREW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout20Access1)}, //2060
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_584,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT20_CLIENT_ACCESS1_0_CARVEOUT20_ALLOW_SATAW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_584_0_MC_SECURITY_CARVEOUT20_CLIENT_ACCESS1_0_CARVEOUT20_ALLOW_SATAW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT20_CLIENT_ACCESS1_0_CARVEOUT20_ALLOW_SATAW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout20Access1)}, //2061
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_584,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT19_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT19_FORCE_INTERNAL_MPCORER_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_584_0_MC_SECURITY_CARVEOUT19_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT19_FORCE_INTERNAL_MPCORER_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT19_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT19_FORCE_INTERNAL_MPCORER_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout19ForceInternalAccess1)}, //2062
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_584,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT19_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT19_FORCE_INTERNAL_NVENCSWR_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_584_0_MC_SECURITY_CARVEOUT19_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT19_FORCE_INTERNAL_NVENCSWR_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT19_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT19_FORCE_INTERNAL_NVENCSWR_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout19ForceInternalAccess1)}, //2063
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_584,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT19_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT19_FORCE_INTERNAL_HDAW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_584_0_MC_SECURITY_CARVEOUT19_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT19_FORCE_INTERNAL_HDAW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT19_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT19_FORCE_INTERNAL_HDAW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout19ForceInternalAccess1)}, //2064
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_584,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT19_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT19_FORCE_INTERNAL_MPCOREW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_584_0_MC_SECURITY_CARVEOUT19_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT19_FORCE_INTERNAL_MPCOREW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT19_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT19_FORCE_INTERNAL_MPCOREW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout19ForceInternalAccess1)}, //2065
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_584,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT19_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT19_FORCE_INTERNAL_SATAW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_584_0_MC_SECURITY_CARVEOUT19_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT19_FORCE_INTERNAL_SATAW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT19_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT19_FORCE_INTERNAL_SATAW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout19ForceInternalAccess1)}, //2066
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_584,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT17_CLIENT_ACCESS1_0_CARVEOUT17_ALLOW_MPCORER_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_584_0_MC_SECURITY_CARVEOUT17_CLIENT_ACCESS1_0_CARVEOUT17_ALLOW_MPCORER_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT17_CLIENT_ACCESS1_0_CARVEOUT17_ALLOW_MPCORER_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout17Access1)}, //2067
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_584,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT17_CLIENT_ACCESS1_0_CARVEOUT17_ALLOW_NVENCSWR_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_584_0_MC_SECURITY_CARVEOUT17_CLIENT_ACCESS1_0_CARVEOUT17_ALLOW_NVENCSWR_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT17_CLIENT_ACCESS1_0_CARVEOUT17_ALLOW_NVENCSWR_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout17Access1)}, //2068
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_584,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT17_CLIENT_ACCESS1_0_CARVEOUT17_ALLOW_HDAW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_584_0_MC_SECURITY_CARVEOUT17_CLIENT_ACCESS1_0_CARVEOUT17_ALLOW_HDAW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT17_CLIENT_ACCESS1_0_CARVEOUT17_ALLOW_HDAW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout17Access1)}, //2069
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_584,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT17_CLIENT_ACCESS1_0_CARVEOUT17_ALLOW_MPCOREW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_584_0_MC_SECURITY_CARVEOUT17_CLIENT_ACCESS1_0_CARVEOUT17_ALLOW_MPCOREW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT17_CLIENT_ACCESS1_0_CARVEOUT17_ALLOW_MPCOREW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout17Access1)}, //2070
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_584,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT17_CLIENT_ACCESS1_0_CARVEOUT17_ALLOW_SATAW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_584_0_MC_SECURITY_CARVEOUT17_CLIENT_ACCESS1_0_CARVEOUT17_ALLOW_SATAW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT17_CLIENT_ACCESS1_0_CARVEOUT17_ALLOW_SATAW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout17Access1)}, //2071
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_585,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT17_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT17_FORCE_INTERNAL_MPCORER_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_585_0_MC_SECURITY_CARVEOUT17_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT17_FORCE_INTERNAL_MPCORER_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT17_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT17_FORCE_INTERNAL_MPCORER_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout17ForceInternalAccess1)}, //2072
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_585,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT17_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT17_FORCE_INTERNAL_NVENCSWR_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_585_0_MC_SECURITY_CARVEOUT17_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT17_FORCE_INTERNAL_NVENCSWR_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT17_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT17_FORCE_INTERNAL_NVENCSWR_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout17ForceInternalAccess1)}, //2073
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_585,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT17_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT17_FORCE_INTERNAL_HDAW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_585_0_MC_SECURITY_CARVEOUT17_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT17_FORCE_INTERNAL_HDAW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT17_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT17_FORCE_INTERNAL_HDAW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout17ForceInternalAccess1)}, //2074
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_585,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT17_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT17_FORCE_INTERNAL_MPCOREW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_585_0_MC_SECURITY_CARVEOUT17_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT17_FORCE_INTERNAL_MPCOREW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT17_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT17_FORCE_INTERNAL_MPCOREW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout17ForceInternalAccess1)}, //2075
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_585,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT17_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT17_FORCE_INTERNAL_SATAW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_585_0_MC_SECURITY_CARVEOUT17_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT17_FORCE_INTERNAL_SATAW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT17_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT17_FORCE_INTERNAL_SATAW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout17ForceInternalAccess1)}, //2076
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_585,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT7_CLIENT_ACCESS1_0_CARVEOUT7_ALLOW_MPCORER_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_585_0_MC_SECURITY_CARVEOUT7_CLIENT_ACCESS1_0_CARVEOUT7_ALLOW_MPCORER_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT7_CLIENT_ACCESS1_0_CARVEOUT7_ALLOW_MPCORER_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout7Access1)}, //2077
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_585,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT7_CLIENT_ACCESS1_0_CARVEOUT7_ALLOW_NVENCSWR_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_585_0_MC_SECURITY_CARVEOUT7_CLIENT_ACCESS1_0_CARVEOUT7_ALLOW_NVENCSWR_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT7_CLIENT_ACCESS1_0_CARVEOUT7_ALLOW_NVENCSWR_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout7Access1)}, //2078
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_585,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT7_CLIENT_ACCESS1_0_CARVEOUT7_ALLOW_HDAW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_585_0_MC_SECURITY_CARVEOUT7_CLIENT_ACCESS1_0_CARVEOUT7_ALLOW_HDAW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT7_CLIENT_ACCESS1_0_CARVEOUT7_ALLOW_HDAW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout7Access1)}, //2079
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_585,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT7_CLIENT_ACCESS1_0_CARVEOUT7_ALLOW_MPCOREW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_585_0_MC_SECURITY_CARVEOUT7_CLIENT_ACCESS1_0_CARVEOUT7_ALLOW_MPCOREW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT7_CLIENT_ACCESS1_0_CARVEOUT7_ALLOW_MPCOREW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout7Access1)}, //2080
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_585,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT7_CLIENT_ACCESS1_0_CARVEOUT7_ALLOW_SATAW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_585_0_MC_SECURITY_CARVEOUT7_CLIENT_ACCESS1_0_CARVEOUT7_ALLOW_SATAW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT7_CLIENT_ACCESS1_0_CARVEOUT7_ALLOW_SATAW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout7Access1)}, //2081
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_585,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT8_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT8_FORCE_INTERNAL_MPCORER_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_585_0_MC_SECURITY_CARVEOUT8_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT8_FORCE_INTERNAL_MPCORER_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT8_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT8_FORCE_INTERNAL_MPCORER_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout8ForceInternalAccess1)}, //2082
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_585,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT8_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT8_FORCE_INTERNAL_NVENCSWR_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_585_0_MC_SECURITY_CARVEOUT8_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT8_FORCE_INTERNAL_NVENCSWR_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT8_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT8_FORCE_INTERNAL_NVENCSWR_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout8ForceInternalAccess1)}, //2083
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_585,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT8_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT8_FORCE_INTERNAL_HDAW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_585_0_MC_SECURITY_CARVEOUT8_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT8_FORCE_INTERNAL_HDAW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT8_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT8_FORCE_INTERNAL_HDAW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout8ForceInternalAccess1)}, //2084
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_585,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT8_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT8_FORCE_INTERNAL_MPCOREW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_585_0_MC_SECURITY_CARVEOUT8_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT8_FORCE_INTERNAL_MPCOREW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT8_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT8_FORCE_INTERNAL_MPCOREW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout8ForceInternalAccess1)}, //2085
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_585,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT8_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT8_FORCE_INTERNAL_SATAW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_585_0_MC_SECURITY_CARVEOUT8_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT8_FORCE_INTERNAL_SATAW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT8_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT8_FORCE_INTERNAL_SATAW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout8ForceInternalAccess1)}, //2086
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_585,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT28_CLIENT_ACCESS1_0_CARVEOUT28_ALLOW_MPCORER_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_585_0_MC_SECURITY_CARVEOUT28_CLIENT_ACCESS1_0_CARVEOUT28_ALLOW_MPCORER_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT28_CLIENT_ACCESS1_0_CARVEOUT28_ALLOW_MPCORER_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout28Access1)}, //2087
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_585,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT28_CLIENT_ACCESS1_0_CARVEOUT28_ALLOW_NVENCSWR_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_585_0_MC_SECURITY_CARVEOUT28_CLIENT_ACCESS1_0_CARVEOUT28_ALLOW_NVENCSWR_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT28_CLIENT_ACCESS1_0_CARVEOUT28_ALLOW_NVENCSWR_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout28Access1)}, //2088
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_585,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT28_CLIENT_ACCESS1_0_CARVEOUT28_ALLOW_HDAW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_585_0_MC_SECURITY_CARVEOUT28_CLIENT_ACCESS1_0_CARVEOUT28_ALLOW_HDAW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT28_CLIENT_ACCESS1_0_CARVEOUT28_ALLOW_HDAW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout28Access1)}, //2089
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_585,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT28_CLIENT_ACCESS1_0_CARVEOUT28_ALLOW_MPCOREW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_585_0_MC_SECURITY_CARVEOUT28_CLIENT_ACCESS1_0_CARVEOUT28_ALLOW_MPCOREW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT28_CLIENT_ACCESS1_0_CARVEOUT28_ALLOW_MPCOREW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout28Access1)}, //2090
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_585,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT28_CLIENT_ACCESS1_0_CARVEOUT28_ALLOW_SATAW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_585_0_MC_SECURITY_CARVEOUT28_CLIENT_ACCESS1_0_CARVEOUT28_ALLOW_SATAW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT28_CLIENT_ACCESS1_0_CARVEOUT28_ALLOW_SATAW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout28Access1)}, //2091
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_585,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT29_CLIENT_ACCESS1_0_CARVEOUT29_ALLOW_MPCORER_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_585_0_MC_SECURITY_CARVEOUT29_CLIENT_ACCESS1_0_CARVEOUT29_ALLOW_MPCORER_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT29_CLIENT_ACCESS1_0_CARVEOUT29_ALLOW_MPCORER_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout29Access1)}, //2092
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_585,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT29_CLIENT_ACCESS1_0_CARVEOUT29_ALLOW_NVENCSWR_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_585_0_MC_SECURITY_CARVEOUT29_CLIENT_ACCESS1_0_CARVEOUT29_ALLOW_NVENCSWR_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT29_CLIENT_ACCESS1_0_CARVEOUT29_ALLOW_NVENCSWR_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout29Access1)}, //2093
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_585,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT29_CLIENT_ACCESS1_0_CARVEOUT29_ALLOW_HDAW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_585_0_MC_SECURITY_CARVEOUT29_CLIENT_ACCESS1_0_CARVEOUT29_ALLOW_HDAW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT29_CLIENT_ACCESS1_0_CARVEOUT29_ALLOW_HDAW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout29Access1)}, //2094
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_585,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT29_CLIENT_ACCESS1_0_CARVEOUT29_ALLOW_MPCOREW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_585_0_MC_SECURITY_CARVEOUT29_CLIENT_ACCESS1_0_CARVEOUT29_ALLOW_MPCOREW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT29_CLIENT_ACCESS1_0_CARVEOUT29_ALLOW_MPCOREW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout29Access1)}, //2095
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_585,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT29_CLIENT_ACCESS1_0_CARVEOUT29_ALLOW_SATAW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_585_0_MC_SECURITY_CARVEOUT29_CLIENT_ACCESS1_0_CARVEOUT29_ALLOW_SATAW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT29_CLIENT_ACCESS1_0_CARVEOUT29_ALLOW_SATAW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout29Access1)}, //2096
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_585,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT13_CLIENT_ACCESS1_0_CARVEOUT13_ALLOW_MPCORER_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_585_0_MC_SECURITY_CARVEOUT13_CLIENT_ACCESS1_0_CARVEOUT13_ALLOW_MPCORER_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT13_CLIENT_ACCESS1_0_CARVEOUT13_ALLOW_MPCORER_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout13Access1)}, //2097
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_585,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT13_CLIENT_ACCESS1_0_CARVEOUT13_ALLOW_NVENCSWR_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_585_0_MC_SECURITY_CARVEOUT13_CLIENT_ACCESS1_0_CARVEOUT13_ALLOW_NVENCSWR_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT13_CLIENT_ACCESS1_0_CARVEOUT13_ALLOW_NVENCSWR_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout13Access1)}, //2098
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_585,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT13_CLIENT_ACCESS1_0_CARVEOUT13_ALLOW_HDAW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_585_0_MC_SECURITY_CARVEOUT13_CLIENT_ACCESS1_0_CARVEOUT13_ALLOW_HDAW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT13_CLIENT_ACCESS1_0_CARVEOUT13_ALLOW_HDAW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout13Access1)}, //2099
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_585,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT13_CLIENT_ACCESS1_0_CARVEOUT13_ALLOW_MPCOREW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_585_0_MC_SECURITY_CARVEOUT13_CLIENT_ACCESS1_0_CARVEOUT13_ALLOW_MPCOREW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT13_CLIENT_ACCESS1_0_CARVEOUT13_ALLOW_MPCOREW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout13Access1)}, //2100
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_585,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT13_CLIENT_ACCESS1_0_CARVEOUT13_ALLOW_SATAW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_585_0_MC_SECURITY_CARVEOUT13_CLIENT_ACCESS1_0_CARVEOUT13_ALLOW_SATAW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT13_CLIENT_ACCESS1_0_CARVEOUT13_ALLOW_SATAW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout13Access1)}, //2101
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_586,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT9_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT9_FORCE_INTERNAL_MPCORER_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_586_0_MC_SECURITY_CARVEOUT9_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT9_FORCE_INTERNAL_MPCORER_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT9_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT9_FORCE_INTERNAL_MPCORER_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout9ForceInternalAccess1)}, //2102
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_586,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT9_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT9_FORCE_INTERNAL_NVENCSWR_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_586_0_MC_SECURITY_CARVEOUT9_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT9_FORCE_INTERNAL_NVENCSWR_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT9_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT9_FORCE_INTERNAL_NVENCSWR_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout9ForceInternalAccess1)}, //2103
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_586,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT9_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT9_FORCE_INTERNAL_HDAW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_586_0_MC_SECURITY_CARVEOUT9_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT9_FORCE_INTERNAL_HDAW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT9_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT9_FORCE_INTERNAL_HDAW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout9ForceInternalAccess1)}, //2104
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_586,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT9_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT9_FORCE_INTERNAL_MPCOREW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_586_0_MC_SECURITY_CARVEOUT9_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT9_FORCE_INTERNAL_MPCOREW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT9_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT9_FORCE_INTERNAL_MPCOREW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout9ForceInternalAccess1)}, //2105
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_586,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT9_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT9_FORCE_INTERNAL_SATAW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_586_0_MC_SECURITY_CARVEOUT9_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT9_FORCE_INTERNAL_SATAW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT9_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT9_FORCE_INTERNAL_SATAW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout9ForceInternalAccess1)}, //2106
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_586,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT14_CLIENT_ACCESS1_0_CARVEOUT14_ALLOW_MPCORER_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_586_0_MC_SECURITY_CARVEOUT14_CLIENT_ACCESS1_0_CARVEOUT14_ALLOW_MPCORER_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT14_CLIENT_ACCESS1_0_CARVEOUT14_ALLOW_MPCORER_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout14Access1)}, //2107
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_586,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT14_CLIENT_ACCESS1_0_CARVEOUT14_ALLOW_NVENCSWR_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_586_0_MC_SECURITY_CARVEOUT14_CLIENT_ACCESS1_0_CARVEOUT14_ALLOW_NVENCSWR_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT14_CLIENT_ACCESS1_0_CARVEOUT14_ALLOW_NVENCSWR_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout14Access1)}, //2108
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_586,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT14_CLIENT_ACCESS1_0_CARVEOUT14_ALLOW_HDAW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_586_0_MC_SECURITY_CARVEOUT14_CLIENT_ACCESS1_0_CARVEOUT14_ALLOW_HDAW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT14_CLIENT_ACCESS1_0_CARVEOUT14_ALLOW_HDAW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout14Access1)}, //2109
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_586,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT14_CLIENT_ACCESS1_0_CARVEOUT14_ALLOW_MPCOREW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_586_0_MC_SECURITY_CARVEOUT14_CLIENT_ACCESS1_0_CARVEOUT14_ALLOW_MPCOREW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT14_CLIENT_ACCESS1_0_CARVEOUT14_ALLOW_MPCOREW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout14Access1)}, //2110
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_586,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT14_CLIENT_ACCESS1_0_CARVEOUT14_ALLOW_SATAW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_586_0_MC_SECURITY_CARVEOUT14_CLIENT_ACCESS1_0_CARVEOUT14_ALLOW_SATAW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT14_CLIENT_ACCESS1_0_CARVEOUT14_ALLOW_SATAW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout14Access1)}, //2111
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_586,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT11_CLIENT_ACCESS1_0_CARVEOUT11_ALLOW_MPCORER_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_586_0_MC_SECURITY_CARVEOUT11_CLIENT_ACCESS1_0_CARVEOUT11_ALLOW_MPCORER_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT11_CLIENT_ACCESS1_0_CARVEOUT11_ALLOW_MPCORER_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout11Access1)}, //2112
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_586,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT11_CLIENT_ACCESS1_0_CARVEOUT11_ALLOW_NVENCSWR_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_586_0_MC_SECURITY_CARVEOUT11_CLIENT_ACCESS1_0_CARVEOUT11_ALLOW_NVENCSWR_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT11_CLIENT_ACCESS1_0_CARVEOUT11_ALLOW_NVENCSWR_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout11Access1)}, //2113
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_586,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT11_CLIENT_ACCESS1_0_CARVEOUT11_ALLOW_HDAW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_586_0_MC_SECURITY_CARVEOUT11_CLIENT_ACCESS1_0_CARVEOUT11_ALLOW_HDAW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT11_CLIENT_ACCESS1_0_CARVEOUT11_ALLOW_HDAW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout11Access1)}, //2114
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_586,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT11_CLIENT_ACCESS1_0_CARVEOUT11_ALLOW_MPCOREW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_586_0_MC_SECURITY_CARVEOUT11_CLIENT_ACCESS1_0_CARVEOUT11_ALLOW_MPCOREW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT11_CLIENT_ACCESS1_0_CARVEOUT11_ALLOW_MPCOREW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout11Access1)}, //2115
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_586,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT11_CLIENT_ACCESS1_0_CARVEOUT11_ALLOW_SATAW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_586_0_MC_SECURITY_CARVEOUT11_CLIENT_ACCESS1_0_CARVEOUT11_ALLOW_SATAW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT11_CLIENT_ACCESS1_0_CARVEOUT11_ALLOW_SATAW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout11Access1)}, //2116
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_586,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT30_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT30_FORCE_INTERNAL_MPCORER_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_586_0_MC_SECURITY_CARVEOUT30_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT30_FORCE_INTERNAL_MPCORER_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT30_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT30_FORCE_INTERNAL_MPCORER_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout30ForceInternalAccess1)}, //2117
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_586,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT30_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT30_FORCE_INTERNAL_NVENCSWR_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_586_0_MC_SECURITY_CARVEOUT30_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT30_FORCE_INTERNAL_NVENCSWR_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT30_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT30_FORCE_INTERNAL_NVENCSWR_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout30ForceInternalAccess1)}, //2118
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_586,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT30_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT30_FORCE_INTERNAL_HDAW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_586_0_MC_SECURITY_CARVEOUT30_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT30_FORCE_INTERNAL_HDAW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT30_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT30_FORCE_INTERNAL_HDAW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout30ForceInternalAccess1)}, //2119
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_586,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT30_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT30_FORCE_INTERNAL_MPCOREW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_586_0_MC_SECURITY_CARVEOUT30_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT30_FORCE_INTERNAL_MPCOREW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT30_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT30_FORCE_INTERNAL_MPCOREW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout30ForceInternalAccess1)}, //2120
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_586,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT30_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT30_FORCE_INTERNAL_SATAW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_586_0_MC_SECURITY_CARVEOUT30_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT30_FORCE_INTERNAL_SATAW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT30_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT30_FORCE_INTERNAL_SATAW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout30ForceInternalAccess1)}, //2121
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_586,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT15_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT15_FORCE_INTERNAL_MPCORER_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_586_0_MC_SECURITY_CARVEOUT15_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT15_FORCE_INTERNAL_MPCORER_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT15_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT15_FORCE_INTERNAL_MPCORER_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout15ForceInternalAccess1)}, //2122
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_586,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT15_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT15_FORCE_INTERNAL_NVENCSWR_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_586_0_MC_SECURITY_CARVEOUT15_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT15_FORCE_INTERNAL_NVENCSWR_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT15_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT15_FORCE_INTERNAL_NVENCSWR_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout15ForceInternalAccess1)}, //2123
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_586,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT15_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT15_FORCE_INTERNAL_HDAW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_586_0_MC_SECURITY_CARVEOUT15_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT15_FORCE_INTERNAL_HDAW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT15_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT15_FORCE_INTERNAL_HDAW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout15ForceInternalAccess1)}, //2124
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_586,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT15_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT15_FORCE_INTERNAL_MPCOREW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_586_0_MC_SECURITY_CARVEOUT15_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT15_FORCE_INTERNAL_MPCOREW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT15_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT15_FORCE_INTERNAL_MPCOREW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout15ForceInternalAccess1)}, //2125
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_586,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT15_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT15_FORCE_INTERNAL_SATAW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_586_0_MC_SECURITY_CARVEOUT15_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT15_FORCE_INTERNAL_SATAW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT15_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT15_FORCE_INTERNAL_SATAW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout15ForceInternalAccess1)}, //2126
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_586,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT28_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT28_FORCE_INTERNAL_MPCORER_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_586_0_MC_SECURITY_CARVEOUT28_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT28_FORCE_INTERNAL_MPCORER_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT28_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT28_FORCE_INTERNAL_MPCORER_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout28ForceInternalAccess1)}, //2127
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_586,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT28_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT28_FORCE_INTERNAL_NVENCSWR_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_586_0_MC_SECURITY_CARVEOUT28_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT28_FORCE_INTERNAL_NVENCSWR_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT28_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT28_FORCE_INTERNAL_NVENCSWR_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout28ForceInternalAccess1)}, //2128
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_586,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT28_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT28_FORCE_INTERNAL_HDAW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_586_0_MC_SECURITY_CARVEOUT28_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT28_FORCE_INTERNAL_HDAW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT28_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT28_FORCE_INTERNAL_HDAW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout28ForceInternalAccess1)}, //2129
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_586,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT28_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT28_FORCE_INTERNAL_MPCOREW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_586_0_MC_SECURITY_CARVEOUT28_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT28_FORCE_INTERNAL_MPCOREW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT28_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT28_FORCE_INTERNAL_MPCOREW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout28ForceInternalAccess1)}, //2130
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_586,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT28_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT28_FORCE_INTERNAL_SATAW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_586_0_MC_SECURITY_CARVEOUT28_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT28_FORCE_INTERNAL_SATAW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT28_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT28_FORCE_INTERNAL_SATAW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout28ForceInternalAccess1)}, //2131
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_587,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT23_CLIENT_ACCESS1_0_CARVEOUT23_ALLOW_MPCORER_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_587_0_MC_SECURITY_CARVEOUT23_CLIENT_ACCESS1_0_CARVEOUT23_ALLOW_MPCORER_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT23_CLIENT_ACCESS1_0_CARVEOUT23_ALLOW_MPCORER_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout23Access1)}, //2132
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_587,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT23_CLIENT_ACCESS1_0_CARVEOUT23_ALLOW_NVENCSWR_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_587_0_MC_SECURITY_CARVEOUT23_CLIENT_ACCESS1_0_CARVEOUT23_ALLOW_NVENCSWR_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT23_CLIENT_ACCESS1_0_CARVEOUT23_ALLOW_NVENCSWR_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout23Access1)}, //2133
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_587,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT23_CLIENT_ACCESS1_0_CARVEOUT23_ALLOW_HDAW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_587_0_MC_SECURITY_CARVEOUT23_CLIENT_ACCESS1_0_CARVEOUT23_ALLOW_HDAW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT23_CLIENT_ACCESS1_0_CARVEOUT23_ALLOW_HDAW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout23Access1)}, //2134
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_587,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT23_CLIENT_ACCESS1_0_CARVEOUT23_ALLOW_MPCOREW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_587_0_MC_SECURITY_CARVEOUT23_CLIENT_ACCESS1_0_CARVEOUT23_ALLOW_MPCOREW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT23_CLIENT_ACCESS1_0_CARVEOUT23_ALLOW_MPCOREW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout23Access1)}, //2135
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_587,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT23_CLIENT_ACCESS1_0_CARVEOUT23_ALLOW_SATAW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_587_0_MC_SECURITY_CARVEOUT23_CLIENT_ACCESS1_0_CARVEOUT23_ALLOW_SATAW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT23_CLIENT_ACCESS1_0_CARVEOUT23_ALLOW_SATAW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout23Access1)}, //2136
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_587,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT9_CLIENT_ACCESS1_0_CARVEOUT9_ALLOW_MPCORER_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_587_0_MC_SECURITY_CARVEOUT9_CLIENT_ACCESS1_0_CARVEOUT9_ALLOW_MPCORER_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT9_CLIENT_ACCESS1_0_CARVEOUT9_ALLOW_MPCORER_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout9Access1)}, //2137
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_587,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT9_CLIENT_ACCESS1_0_CARVEOUT9_ALLOW_NVENCSWR_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_587_0_MC_SECURITY_CARVEOUT9_CLIENT_ACCESS1_0_CARVEOUT9_ALLOW_NVENCSWR_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT9_CLIENT_ACCESS1_0_CARVEOUT9_ALLOW_NVENCSWR_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout9Access1)}, //2138
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_587,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT9_CLIENT_ACCESS1_0_CARVEOUT9_ALLOW_HDAW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_587_0_MC_SECURITY_CARVEOUT9_CLIENT_ACCESS1_0_CARVEOUT9_ALLOW_HDAW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT9_CLIENT_ACCESS1_0_CARVEOUT9_ALLOW_HDAW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout9Access1)}, //2139
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_587,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT9_CLIENT_ACCESS1_0_CARVEOUT9_ALLOW_MPCOREW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_587_0_MC_SECURITY_CARVEOUT9_CLIENT_ACCESS1_0_CARVEOUT9_ALLOW_MPCOREW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT9_CLIENT_ACCESS1_0_CARVEOUT9_ALLOW_MPCOREW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout9Access1)}, //2140
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_587,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT9_CLIENT_ACCESS1_0_CARVEOUT9_ALLOW_SATAW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_587_0_MC_SECURITY_CARVEOUT9_CLIENT_ACCESS1_0_CARVEOUT9_ALLOW_SATAW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT9_CLIENT_ACCESS1_0_CARVEOUT9_ALLOW_SATAW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout9Access1)}, //2141
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_587,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT22_CLIENT_ACCESS1_0_CARVEOUT22_ALLOW_MPCORER_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_587_0_MC_SECURITY_CARVEOUT22_CLIENT_ACCESS1_0_CARVEOUT22_ALLOW_MPCORER_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT22_CLIENT_ACCESS1_0_CARVEOUT22_ALLOW_MPCORER_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout22Access1)}, //2142
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_587,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT22_CLIENT_ACCESS1_0_CARVEOUT22_ALLOW_NVENCSWR_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_587_0_MC_SECURITY_CARVEOUT22_CLIENT_ACCESS1_0_CARVEOUT22_ALLOW_NVENCSWR_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT22_CLIENT_ACCESS1_0_CARVEOUT22_ALLOW_NVENCSWR_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout22Access1)}, //2143
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_587,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT22_CLIENT_ACCESS1_0_CARVEOUT22_ALLOW_HDAW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_587_0_MC_SECURITY_CARVEOUT22_CLIENT_ACCESS1_0_CARVEOUT22_ALLOW_HDAW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT22_CLIENT_ACCESS1_0_CARVEOUT22_ALLOW_HDAW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout22Access1)}, //2144
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_587,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT22_CLIENT_ACCESS1_0_CARVEOUT22_ALLOW_MPCOREW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_587_0_MC_SECURITY_CARVEOUT22_CLIENT_ACCESS1_0_CARVEOUT22_ALLOW_MPCOREW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT22_CLIENT_ACCESS1_0_CARVEOUT22_ALLOW_MPCOREW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout22Access1)}, //2145
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_587,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT22_CLIENT_ACCESS1_0_CARVEOUT22_ALLOW_SATAW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_587_0_MC_SECURITY_CARVEOUT22_CLIENT_ACCESS1_0_CARVEOUT22_ALLOW_SATAW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT22_CLIENT_ACCESS1_0_CARVEOUT22_ALLOW_SATAW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout22Access1)}, //2146
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_587,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT10_CLIENT_ACCESS1_0_CARVEOUT10_ALLOW_MPCORER_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_587_0_MC_SECURITY_CARVEOUT10_CLIENT_ACCESS1_0_CARVEOUT10_ALLOW_MPCORER_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT10_CLIENT_ACCESS1_0_CARVEOUT10_ALLOW_MPCORER_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout10Access1)}, //2147
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_587,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT10_CLIENT_ACCESS1_0_CARVEOUT10_ALLOW_NVENCSWR_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_587_0_MC_SECURITY_CARVEOUT10_CLIENT_ACCESS1_0_CARVEOUT10_ALLOW_NVENCSWR_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT10_CLIENT_ACCESS1_0_CARVEOUT10_ALLOW_NVENCSWR_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout10Access1)}, //2148
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_587,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT10_CLIENT_ACCESS1_0_CARVEOUT10_ALLOW_HDAW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_587_0_MC_SECURITY_CARVEOUT10_CLIENT_ACCESS1_0_CARVEOUT10_ALLOW_HDAW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT10_CLIENT_ACCESS1_0_CARVEOUT10_ALLOW_HDAW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout10Access1)}, //2149
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_587,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT10_CLIENT_ACCESS1_0_CARVEOUT10_ALLOW_MPCOREW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_587_0_MC_SECURITY_CARVEOUT10_CLIENT_ACCESS1_0_CARVEOUT10_ALLOW_MPCOREW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT10_CLIENT_ACCESS1_0_CARVEOUT10_ALLOW_MPCOREW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout10Access1)}, //2150
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_587,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT10_CLIENT_ACCESS1_0_CARVEOUT10_ALLOW_SATAW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_587_0_MC_SECURITY_CARVEOUT10_CLIENT_ACCESS1_0_CARVEOUT10_ALLOW_SATAW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT10_CLIENT_ACCESS1_0_CARVEOUT10_ALLOW_SATAW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout10Access1)}, //2151
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_587,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT23_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT23_FORCE_INTERNAL_MPCORER_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_587_0_MC_SECURITY_CARVEOUT23_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT23_FORCE_INTERNAL_MPCORER_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT23_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT23_FORCE_INTERNAL_MPCORER_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout23ForceInternalAccess1)}, //2152
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_587,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT23_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT23_FORCE_INTERNAL_NVENCSWR_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_587_0_MC_SECURITY_CARVEOUT23_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT23_FORCE_INTERNAL_NVENCSWR_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT23_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT23_FORCE_INTERNAL_NVENCSWR_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout23ForceInternalAccess1)}, //2153
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_587,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT23_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT23_FORCE_INTERNAL_HDAW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_587_0_MC_SECURITY_CARVEOUT23_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT23_FORCE_INTERNAL_HDAW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT23_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT23_FORCE_INTERNAL_HDAW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout23ForceInternalAccess1)}, //2154
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_587,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT23_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT23_FORCE_INTERNAL_MPCOREW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_587_0_MC_SECURITY_CARVEOUT23_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT23_FORCE_INTERNAL_MPCOREW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT23_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT23_FORCE_INTERNAL_MPCOREW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout23ForceInternalAccess1)}, //2155
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_587,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT23_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT23_FORCE_INTERNAL_SATAW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_587_0_MC_SECURITY_CARVEOUT23_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT23_FORCE_INTERNAL_SATAW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT23_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT23_FORCE_INTERNAL_SATAW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout23ForceInternalAccess1)}, //2156
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_587,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT31_CLIENT_ACCESS1_0_CARVEOUT31_ALLOW_MPCORER_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_587_0_MC_SECURITY_CARVEOUT31_CLIENT_ACCESS1_0_CARVEOUT31_ALLOW_MPCORER_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT31_CLIENT_ACCESS1_0_CARVEOUT31_ALLOW_MPCORER_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout31Access1)}, //2157
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_587,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT31_CLIENT_ACCESS1_0_CARVEOUT31_ALLOW_NVENCSWR_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_587_0_MC_SECURITY_CARVEOUT31_CLIENT_ACCESS1_0_CARVEOUT31_ALLOW_NVENCSWR_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT31_CLIENT_ACCESS1_0_CARVEOUT31_ALLOW_NVENCSWR_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout31Access1)}, //2158
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_587,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT31_CLIENT_ACCESS1_0_CARVEOUT31_ALLOW_HDAW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_587_0_MC_SECURITY_CARVEOUT31_CLIENT_ACCESS1_0_CARVEOUT31_ALLOW_HDAW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT31_CLIENT_ACCESS1_0_CARVEOUT31_ALLOW_HDAW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout31Access1)}, //2159
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_587,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT31_CLIENT_ACCESS1_0_CARVEOUT31_ALLOW_MPCOREW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_587_0_MC_SECURITY_CARVEOUT31_CLIENT_ACCESS1_0_CARVEOUT31_ALLOW_MPCOREW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT31_CLIENT_ACCESS1_0_CARVEOUT31_ALLOW_MPCOREW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout31Access1)}, //2160
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_587,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT31_CLIENT_ACCESS1_0_CARVEOUT31_ALLOW_SATAW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_587_0_MC_SECURITY_CARVEOUT31_CLIENT_ACCESS1_0_CARVEOUT31_ALLOW_SATAW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT31_CLIENT_ACCESS1_0_CARVEOUT31_ALLOW_SATAW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout31Access1)}, //2161
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_588,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT27_CLIENT_ACCESS1_0_CARVEOUT27_ALLOW_MPCORER_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_588_0_MC_SECURITY_CARVEOUT27_CLIENT_ACCESS1_0_CARVEOUT27_ALLOW_MPCORER_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT27_CLIENT_ACCESS1_0_CARVEOUT27_ALLOW_MPCORER_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout27Access1)}, //2162
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_588,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT27_CLIENT_ACCESS1_0_CARVEOUT27_ALLOW_NVENCSWR_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_588_0_MC_SECURITY_CARVEOUT27_CLIENT_ACCESS1_0_CARVEOUT27_ALLOW_NVENCSWR_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT27_CLIENT_ACCESS1_0_CARVEOUT27_ALLOW_NVENCSWR_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout27Access1)}, //2163
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_588,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT27_CLIENT_ACCESS1_0_CARVEOUT27_ALLOW_HDAW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_588_0_MC_SECURITY_CARVEOUT27_CLIENT_ACCESS1_0_CARVEOUT27_ALLOW_HDAW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT27_CLIENT_ACCESS1_0_CARVEOUT27_ALLOW_HDAW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout27Access1)}, //2164
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_588,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT27_CLIENT_ACCESS1_0_CARVEOUT27_ALLOW_MPCOREW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_588_0_MC_SECURITY_CARVEOUT27_CLIENT_ACCESS1_0_CARVEOUT27_ALLOW_MPCOREW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT27_CLIENT_ACCESS1_0_CARVEOUT27_ALLOW_MPCOREW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout27Access1)}, //2165
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_588,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT27_CLIENT_ACCESS1_0_CARVEOUT27_ALLOW_SATAW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_588_0_MC_SECURITY_CARVEOUT27_CLIENT_ACCESS1_0_CARVEOUT27_ALLOW_SATAW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT27_CLIENT_ACCESS1_0_CARVEOUT27_ALLOW_SATAW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout27Access1)}, //2166
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_588,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT31_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT31_FORCE_INTERNAL_MPCORER_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_588_0_MC_SECURITY_CARVEOUT31_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT31_FORCE_INTERNAL_MPCORER_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT31_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT31_FORCE_INTERNAL_MPCORER_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout31ForceInternalAccess1)}, //2167
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_588,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT31_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT31_FORCE_INTERNAL_NVENCSWR_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_588_0_MC_SECURITY_CARVEOUT31_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT31_FORCE_INTERNAL_NVENCSWR_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT31_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT31_FORCE_INTERNAL_NVENCSWR_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout31ForceInternalAccess1)}, //2168
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_588,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT31_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT31_FORCE_INTERNAL_HDAW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_588_0_MC_SECURITY_CARVEOUT31_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT31_FORCE_INTERNAL_HDAW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT31_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT31_FORCE_INTERNAL_HDAW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout31ForceInternalAccess1)}, //2169
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_588,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT31_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT31_FORCE_INTERNAL_MPCOREW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_588_0_MC_SECURITY_CARVEOUT31_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT31_FORCE_INTERNAL_MPCOREW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT31_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT31_FORCE_INTERNAL_MPCOREW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout31ForceInternalAccess1)}, //2170
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_588,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT31_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT31_FORCE_INTERNAL_SATAW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_588_0_MC_SECURITY_CARVEOUT31_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT31_FORCE_INTERNAL_SATAW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT31_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT31_FORCE_INTERNAL_SATAW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout31ForceInternalAccess1)}, //2171
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_588,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT18_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT18_FORCE_INTERNAL_MPCORER_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_588_0_MC_SECURITY_CARVEOUT18_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT18_FORCE_INTERNAL_MPCORER_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT18_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT18_FORCE_INTERNAL_MPCORER_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout18ForceInternalAccess1)}, //2172
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_588,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT18_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT18_FORCE_INTERNAL_NVENCSWR_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_588_0_MC_SECURITY_CARVEOUT18_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT18_FORCE_INTERNAL_NVENCSWR_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT18_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT18_FORCE_INTERNAL_NVENCSWR_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout18ForceInternalAccess1)}, //2173
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_588,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT18_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT18_FORCE_INTERNAL_HDAW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_588_0_MC_SECURITY_CARVEOUT18_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT18_FORCE_INTERNAL_HDAW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT18_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT18_FORCE_INTERNAL_HDAW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout18ForceInternalAccess1)}, //2174
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_588,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT18_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT18_FORCE_INTERNAL_MPCOREW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_588_0_MC_SECURITY_CARVEOUT18_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT18_FORCE_INTERNAL_MPCOREW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT18_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT18_FORCE_INTERNAL_MPCOREW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout18ForceInternalAccess1)}, //2175
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_588,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT18_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT18_FORCE_INTERNAL_SATAW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_588_0_MC_SECURITY_CARVEOUT18_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT18_FORCE_INTERNAL_SATAW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT18_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT18_FORCE_INTERNAL_SATAW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout18ForceInternalAccess1)}, //2176
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_588,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT21_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT21_FORCE_INTERNAL_MPCORER_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_588_0_MC_SECURITY_CARVEOUT21_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT21_FORCE_INTERNAL_MPCORER_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT21_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT21_FORCE_INTERNAL_MPCORER_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout21ForceInternalAccess1)}, //2177
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_588,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT21_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT21_FORCE_INTERNAL_NVENCSWR_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_588_0_MC_SECURITY_CARVEOUT21_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT21_FORCE_INTERNAL_NVENCSWR_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT21_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT21_FORCE_INTERNAL_NVENCSWR_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout21ForceInternalAccess1)}, //2178
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_588,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT21_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT21_FORCE_INTERNAL_HDAW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_588_0_MC_SECURITY_CARVEOUT21_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT21_FORCE_INTERNAL_HDAW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT21_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT21_FORCE_INTERNAL_HDAW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout21ForceInternalAccess1)}, //2179
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_588,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT21_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT21_FORCE_INTERNAL_MPCOREW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_588_0_MC_SECURITY_CARVEOUT21_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT21_FORCE_INTERNAL_MPCOREW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT21_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT21_FORCE_INTERNAL_MPCOREW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout21ForceInternalAccess1)}, //2180
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_588,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT21_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT21_FORCE_INTERNAL_SATAW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_588_0_MC_SECURITY_CARVEOUT21_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT21_FORCE_INTERNAL_SATAW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT21_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT21_FORCE_INTERNAL_SATAW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout21ForceInternalAccess1)}, //2181
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_588,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT10_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT10_FORCE_INTERNAL_MPCORER_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_588_0_MC_SECURITY_CARVEOUT10_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT10_FORCE_INTERNAL_MPCORER_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT10_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT10_FORCE_INTERNAL_MPCORER_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout10ForceInternalAccess1)}, //2182
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_588,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT10_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT10_FORCE_INTERNAL_NVENCSWR_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_588_0_MC_SECURITY_CARVEOUT10_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT10_FORCE_INTERNAL_NVENCSWR_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT10_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT10_FORCE_INTERNAL_NVENCSWR_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout10ForceInternalAccess1)}, //2183
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_588,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT10_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT10_FORCE_INTERNAL_HDAW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_588_0_MC_SECURITY_CARVEOUT10_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT10_FORCE_INTERNAL_HDAW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT10_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT10_FORCE_INTERNAL_HDAW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout10ForceInternalAccess1)}, //2184
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_588,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT10_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT10_FORCE_INTERNAL_MPCOREW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_588_0_MC_SECURITY_CARVEOUT10_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT10_FORCE_INTERNAL_MPCOREW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT10_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT10_FORCE_INTERNAL_MPCOREW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout10ForceInternalAccess1)}, //2185
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_588,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT10_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT10_FORCE_INTERNAL_SATAW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_588_0_MC_SECURITY_CARVEOUT10_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT10_FORCE_INTERNAL_SATAW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT10_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT10_FORCE_INTERNAL_SATAW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout10ForceInternalAccess1)}, //2186
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_588,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT29_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT29_FORCE_INTERNAL_MPCORER_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_588_0_MC_SECURITY_CARVEOUT29_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT29_FORCE_INTERNAL_MPCORER_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT29_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT29_FORCE_INTERNAL_MPCORER_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout29ForceInternalAccess1)}, //2187
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_588,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT29_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT29_FORCE_INTERNAL_NVENCSWR_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_588_0_MC_SECURITY_CARVEOUT29_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT29_FORCE_INTERNAL_NVENCSWR_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT29_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT29_FORCE_INTERNAL_NVENCSWR_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout29ForceInternalAccess1)}, //2188
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_588,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT29_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT29_FORCE_INTERNAL_HDAW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_588_0_MC_SECURITY_CARVEOUT29_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT29_FORCE_INTERNAL_HDAW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT29_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT29_FORCE_INTERNAL_HDAW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout29ForceInternalAccess1)}, //2189
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_588,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT29_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT29_FORCE_INTERNAL_MPCOREW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_588_0_MC_SECURITY_CARVEOUT29_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT29_FORCE_INTERNAL_MPCOREW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT29_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT29_FORCE_INTERNAL_MPCOREW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout29ForceInternalAccess1)}, //2190
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_588,  NV_FIELD_SHIFTMASK(MC_SECURITY_CARVEOUT29_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT29_FORCE_INTERNAL_SATAW_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_588_0_MC_SECURITY_CARVEOUT29_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT29_FORCE_INTERNAL_SATAW_RANGE) - NV_FIELD_SHIFT(MC_SECURITY_CARVEOUT29_CLIENT_FORCE_INTERNAL_ACCESS1_0_CARVEOUT29_FORCE_INTERNAL_SATAW_RANGE)), m_offsetof(NvBootSdramParams, McGeneralizedCarveout29ForceInternalAccess1)}, //2191
 {MSS_AON_CFG_SECURE_EMC_SCRATCH_589,  NV_FIELD_SHIFTMASK(MC_ECC_CONTROL_0_4_0_RANGE), (uint16_t)(NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_589_0_MC_ECC_CONTROL_0_4_0_RANGE) - NV_FIELD_SHIFT(MC_ECC_CONTROL_0_4_0_RANGE)), m_offsetof(NvBootSdramParams, McEccControl)}, //2192
};

static const packlist pmc_secure_vals_list[] = { {MSS_AON_CFG_SECURE_EMC_SCRATCH_200,  NV_FIELD_MASK(MSS_AON_CFG_SECURE_EMC_SCRATCH_200_0_BOOT_MC_BYPASS_SID_INIT_RANGE), NV_FIELD_SHIFT(MSS_AON_CFG_SECURE_EMC_SCRATCH_200_0_BOOT_MC_BYPASS_SID_INIT_RANGE), m_offsetof(NvBootSdramParams, McBypassSidInit)}, //210
};

// BCT value packing list generated by tool warmboot_secure_code_gen
#define SDRAM_PMC_SECURE_BCTS(_) \


// End of generated code by warmboot_secure_code_gen
