{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1719203283424 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1719203283434 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 24 11:28:03 2024 " "Processing started: Mon Jun 24 11:28:03 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1719203283434 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1719203283434 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off fast_adder_vhdl -c fast_adder_vhdl " "Command: quartus_eda --read_settings_files=off --write_settings_files=off fast_adder_vhdl -c fast_adder_vhdl" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1719203283434 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1719203284124 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1719203284144 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fast_adder_vhdl.vho D:/Computer_Engineering/2nd-Semester/EL5201_Testing/Final Project/Quartus/simulation/modelsim/ simulation " "Generated file fast_adder_vhdl.vho in folder \"D:/Computer_Engineering/2nd-Semester/EL5201_Testing/Final Project/Quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1719203284224 ""}
{ "Info" "IQNETO_DONE_BOARD_STA_STAMP_GENERATION" "D:/Computer_Engineering/2nd-Semester/EL5201_Testing/Final Project/Quartus/timing/stamp//fast_adder_vhdl_6_h6_1100mv_85c_board_slow.mod D:/Computer_Engineering/2nd-Semester/EL5201_Testing/Final Project/Quartus/timing/stamp//fast_adder_vhdl_6_h6_1100mv_85c_board_slow.data " "Generated files \"D:/Computer_Engineering/2nd-Semester/EL5201_Testing/Final Project/Quartus/timing/stamp//fast_adder_vhdl_6_h6_1100mv_85c_board_slow.mod\" and \"D:/Computer_Engineering/2nd-Semester/EL5201_Testing/Final Project/Quartus/timing/stamp//fast_adder_vhdl_6_h6_1100mv_85c_board_slow.data\"" {  } {  } 0 199047 "Generated files \"%1!s!\" and \"%2!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1719203284224 ""}
{ "Info" "IQNETO_DONE_BOARD_STA_STAMP_GENERATION" "D:/Computer_Engineering/2nd-Semester/EL5201_Testing/Final Project/Quartus/timing/stamp//fast_adder_vhdl_6_h6_1100mv_0c_board_slow.mod D:/Computer_Engineering/2nd-Semester/EL5201_Testing/Final Project/Quartus/timing/stamp//fast_adder_vhdl_6_h6_1100mv_0c_board_slow.data " "Generated files \"D:/Computer_Engineering/2nd-Semester/EL5201_Testing/Final Project/Quartus/timing/stamp//fast_adder_vhdl_6_h6_1100mv_0c_board_slow.mod\" and \"D:/Computer_Engineering/2nd-Semester/EL5201_Testing/Final Project/Quartus/timing/stamp//fast_adder_vhdl_6_h6_1100mv_0c_board_slow.data\"" {  } {  } 0 199047 "Generated files \"%1!s!\" and \"%2!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1719203284234 ""}
{ "Info" "IQNETO_DONE_BOARD_STA_STAMP_GENERATION" "D:/Computer_Engineering/2nd-Semester/EL5201_Testing/Final Project/Quartus/timing/stamp//fast_adder_vhdl_min_1100mv_0c_board_fast.mod D:/Computer_Engineering/2nd-Semester/EL5201_Testing/Final Project/Quartus/timing/stamp//fast_adder_vhdl_min_1100mv_0c_board_fast.data " "Generated files \"D:/Computer_Engineering/2nd-Semester/EL5201_Testing/Final Project/Quartus/timing/stamp//fast_adder_vhdl_min_1100mv_0c_board_fast.mod\" and \"D:/Computer_Engineering/2nd-Semester/EL5201_Testing/Final Project/Quartus/timing/stamp//fast_adder_vhdl_min_1100mv_0c_board_fast.data\"" {  } {  } 0 199047 "Generated files \"%1!s!\" and \"%2!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1719203284234 ""}
{ "Info" "IQNETO_DONE_BOARD_STA_STAMP_GENERATION" "D:/Computer_Engineering/2nd-Semester/EL5201_Testing/Final Project/Quartus/timing/stamp//fast_adder_vhdl_min_1100mv_85c_board_fast.mod D:/Computer_Engineering/2nd-Semester/EL5201_Testing/Final Project/Quartus/timing/stamp//fast_adder_vhdl_min_1100mv_85c_board_fast.data " "Generated files \"D:/Computer_Engineering/2nd-Semester/EL5201_Testing/Final Project/Quartus/timing/stamp//fast_adder_vhdl_min_1100mv_85c_board_fast.mod\" and \"D:/Computer_Engineering/2nd-Semester/EL5201_Testing/Final Project/Quartus/timing/stamp//fast_adder_vhdl_min_1100mv_85c_board_fast.data\"" {  } {  } 0 199047 "Generated files \"%1!s!\" and \"%2!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1719203284234 ""}
{ "Info" "IQNETO_DONE_BOARD_STA_STAMP_GENERATION" "D:/Computer_Engineering/2nd-Semester/EL5201_Testing/Final Project/Quartus/timing/stamp//fast_adder_vhdl_board.mod D:/Computer_Engineering/2nd-Semester/EL5201_Testing/Final Project/Quartus/timing/stamp//fast_adder_vhdl_board.data " "Generated files \"D:/Computer_Engineering/2nd-Semester/EL5201_Testing/Final Project/Quartus/timing/stamp//fast_adder_vhdl_board.mod\" and \"D:/Computer_Engineering/2nd-Semester/EL5201_Testing/Final Project/Quartus/timing/stamp//fast_adder_vhdl_board.data\"" {  } {  } 0 199047 "Generated files \"%1!s!\" and \"%2!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1719203284234 ""}
{ "Warning" "WQNETO_VIEWDRAW_SYM_GENERATION_FAMILY_NOT_SUPPORTED" "" "Can't generate files for ViewDraw EDA tool -- device family not supported in ViewDraw Flow" {  } {  } 0 199059 "Can't generate files for ViewDraw EDA tool -- device family not supported in ViewDraw Flow" 0 0 "EDA Netlist Writer" 0 -1 1719203284234 ""}
{ "Info" "IQNETO_DONE_IBIS_GENERATION" "D:/Computer_Engineering/2nd-Semester/EL5201_Testing/Final Project/Quartus/board/ibis/fast_adder_vhdl.ibs " "Generated IBIS Output File D:/Computer_Engineering/2nd-Semester/EL5201_Testing/Final Project/Quartus/board/ibis/fast_adder_vhdl.ibs for board level analysis" {  } {  } 0 199050 "Generated IBIS Output File %1!s! for board level analysis" 0 0 "EDA Netlist Writer" 0 -1 1719203311282 ""}
{ "Info" "0" "" "TOTAL BSCAN REGISTERS IS 495" {  } {  } 0 0 "TOTAL BSCAN REGISTERS IS 495" 0 0 "EDA Netlist Writer" 0 0 1719203311325 ""}
{ "Info" "0" "" "TOTAL IO PAD COUNT IS 477" {  } {  } 0 0 "TOTAL IO PAD COUNT IS 477" 0 0 "EDA Netlist Writer" 0 0 1719203311326 ""}
{ "Info" "0" "" "CYCLONE_V_5CSXFC6D6F31 has 476 JTAG SEQUENCE AVAILABLE" {  } {  } 0 0 "CYCLONE_V_5CSXFC6D6F31 has 476 JTAG SEQUENCE AVAILABLE" 0 0 "EDA Netlist Writer" 0 0 1719203312018 ""}
{ "Info" "IQNETO_DONE_BSDL_GENERATION" "D:/Computer_Engineering/2nd-Semester/EL5201_Testing/Final Project/Quartus/board/bsd/5CSXFC6D6F31C6_pre.bsd " "Generated Boundary-Scan Description Language output file D:/Computer_Engineering/2nd-Semester/EL5201_Testing/Final Project/Quartus/board/bsd/5CSXFC6D6F31C6_pre.bsd for board-level analysis" {  } {  } 0 199065 "Generated Boundary-Scan Description Language output file %1!s! for board-level analysis" 0 0 "EDA Netlist Writer" 0 -1 1719203312034 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 3 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5002 " "Peak virtual memory: 5002 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1719203312068 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 24 11:28:32 2024 " "Processing ended: Mon Jun 24 11:28:32 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1719203312068 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1719203312068 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1719203312068 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1719203312068 ""}
