// Seed: 1646154508
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_8 = 1;
  id_9(
      id_4
  );
endmodule
module module_1 (
    input supply1 id_0,
    input supply0 id_1,
    input wire id_2,
    input wor id_3,
    input supply0 id_4,
    input supply1 id_5,
    input wor id_6,
    input supply1 id_7,
    output wire id_8,
    input uwire id_9
);
  wire id_11;
  id_12(
      .id_0(1), .id_1(id_5)
  );
  uwire id_13 = 1'd0;
  module_0(
      id_13, id_11, id_13, id_13, id_11, id_13, id_11, id_13
  );
endmodule
