

================================================================
== Vivado HLS Report for 'depthwise_conv2d_fix'
================================================================
* Date:           Fri Dec 27 12:09:31 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    13.537|        5.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  2801|  2801|  2801|  2801|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |             |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  2800|  2800|       100|          -|          -|    28|    no    |
        | + Loop 1.1  |    98|    98|        14|          -|          -|     7|    no    |
        +-------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|     36|       -|      -|    -|
|Expression       |        -|      -|       0|   1279|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    278|    -|
|Register         |        -|      -|     655|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     36|     655|   1557|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|     16|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +-------------------------------------+---------------------------------+-----------+
    |               Instance              |              Module             | Expression|
    +-------------------------------------+---------------------------------+-----------+
    |network_mul_mul_16s_11s_27_1_1_U11   |network_mul_mul_16s_11s_27_1_1   |  i0 * i1  |
    |network_mul_mul_16s_11s_27_1_1_U18   |network_mul_mul_16s_11s_27_1_1   |  i0 * i1  |
    |network_mul_mul_16s_11s_27_1_1_U19   |network_mul_mul_16s_11s_27_1_1   |  i0 * i1  |
    |network_mul_mul_16s_11s_27_1_1_U31   |network_mul_mul_16s_11s_27_1_1   |  i0 * i1  |
    |network_mul_mul_16s_12ns_28_1_1_U8   |network_mul_mul_16s_12ns_28_1_1  |  i0 * i1  |
    |network_mul_mul_16s_12ns_28_1_1_U20  |network_mul_mul_16s_12ns_28_1_1  |  i0 * i1  |
    |network_mul_mul_16s_12ns_28_1_1_U27  |network_mul_mul_16s_12ns_28_1_1  |  i0 * i1  |
    |network_mul_mul_16s_12ns_28_1_1_U37  |network_mul_mul_16s_12ns_28_1_1  |  i0 * i1  |
    |network_mul_mul_16s_12s_28_1_1_U13   |network_mul_mul_16s_12s_28_1_1   |  i0 * i1  |
    |network_mul_mul_16s_12s_28_1_1_U23   |network_mul_mul_16s_12s_28_1_1   |  i0 * i1  |
    |network_mul_mul_16s_12s_28_1_1_U33   |network_mul_mul_16s_12s_28_1_1   |  i0 * i1  |
    |network_mul_mul_16s_12s_28_1_1_U39   |network_mul_mul_16s_12s_28_1_1   |  i0 * i1  |
    |network_mul_mul_16s_13ns_29_1_1_U14  |network_mul_mul_16s_13ns_29_1_1  |  i0 * i1  |
    |network_mul_mul_16s_13ns_29_1_1_U21  |network_mul_mul_16s_13ns_29_1_1  |  i0 * i1  |
    |network_mul_mul_16s_13ns_29_1_1_U29  |network_mul_mul_16s_13ns_29_1_1  |  i0 * i1  |
    |network_mul_mul_16s_13ns_29_1_1_U40  |network_mul_mul_16s_13ns_29_1_1  |  i0 * i1  |
    |network_mul_mul_16s_13s_29_1_1_U15   |network_mul_mul_16s_13s_29_1_1   |  i0 * i1  |
    |network_mul_mul_16s_13s_29_1_1_U24   |network_mul_mul_16s_13s_29_1_1   |  i0 * i1  |
    |network_mul_mul_16s_13s_29_1_1_U34   |network_mul_mul_16s_13s_29_1_1   |  i0 * i1  |
    |network_mul_mul_16s_13s_29_1_1_U41   |network_mul_mul_16s_13s_29_1_1   |  i0 * i1  |
    |network_mul_mul_16s_14s_30_1_1_U9    |network_mul_mul_16s_14s_30_1_1   |  i0 * i1  |
    |network_mul_mul_16s_14s_30_1_1_U12   |network_mul_mul_16s_14s_30_1_1   |  i0 * i1  |
    |network_mul_mul_16s_14s_30_1_1_U17   |network_mul_mul_16s_14s_30_1_1   |  i0 * i1  |
    |network_mul_mul_16s_14s_30_1_1_U22   |network_mul_mul_16s_14s_30_1_1   |  i0 * i1  |
    |network_mul_mul_16s_14s_30_1_1_U28   |network_mul_mul_16s_14s_30_1_1   |  i0 * i1  |
    |network_mul_mul_16s_14s_30_1_1_U32   |network_mul_mul_16s_14s_30_1_1   |  i0 * i1  |
    |network_mul_mul_16s_14s_30_1_1_U35   |network_mul_mul_16s_14s_30_1_1   |  i0 * i1  |
    |network_mul_mul_16s_14s_30_1_1_U38   |network_mul_mul_16s_14s_30_1_1   |  i0 * i1  |
    |network_mul_mul_16s_15s_30_1_1_U6    |network_mul_mul_16s_15s_30_1_1   |  i0 * i1  |
    |network_mul_mul_16s_15s_30_1_1_U7    |network_mul_mul_16s_15s_30_1_1   |  i0 * i1  |
    |network_mul_mul_16s_15s_30_1_1_U10   |network_mul_mul_16s_15s_30_1_1   |  i0 * i1  |
    |network_mul_mul_16s_15s_30_1_1_U16   |network_mul_mul_16s_15s_30_1_1   |  i0 * i1  |
    |network_mul_mul_16s_15s_30_1_1_U25   |network_mul_mul_16s_15s_30_1_1   |  i0 * i1  |
    |network_mul_mul_16s_15s_30_1_1_U26   |network_mul_mul_16s_15s_30_1_1   |  i0 * i1  |
    |network_mul_mul_16s_15s_30_1_1_U30   |network_mul_mul_16s_15s_30_1_1   |  i0 * i1  |
    |network_mul_mul_16s_15s_30_1_1_U36   |network_mul_mul_16s_15s_30_1_1   |  i0 * i1  |
    +-------------------------------------+---------------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |add_ln21_fu_920_p2      |     +    |      0|  0|  15|           5|           3|
    |add_ln28_10_fu_645_p2   |     +    |      0|  0|  22|          16|          16|
    |add_ln28_11_fu_651_p2   |     +    |      0|  0|  22|          16|          16|
    |add_ln28_12_fu_820_p2   |     +    |      0|  0|  23|          16|          16|
    |add_ln28_13_fu_826_p2   |     +    |      0|  0|  22|          16|          16|
    |add_ln28_14_fu_832_p2   |     +    |      0|  0|  22|          16|          16|
    |add_ln28_15_fu_926_p2   |     +    |      0|  0|  22|          16|          16|
    |add_ln28_16_fu_930_p2   |     +    |      0|  0|  22|          16|          16|
    |add_ln28_18_fu_722_p2   |     +    |      0|  0|  15|           6|           1|
    |add_ln28_19_fu_732_p2   |     +    |      0|  0|  13|          11|          11|
    |add_ln28_1_fu_506_p2    |     +    |      0|  0|  13|          11|          11|
    |add_ln28_20_fu_861_p2   |     +    |      0|  0|  13|          11|          11|
    |add_ln28_22_fu_884_p2   |     +    |      0|  0|  13|          11|          11|
    |add_ln28_23_fu_969_p2   |     +    |      0|  0|  13|          11|          11|
    |add_ln28_25_fu_982_p2   |     +    |      0|  0|  14|          10|          10|
    |add_ln28_26_fu_1030_p2  |     +    |      0|  0|  14|          10|          10|
    |add_ln28_27_fu_906_p2   |     +    |      0|  0|  23|          16|          16|
    |add_ln28_28_fu_992_p2   |     +    |      0|  0|  22|          16|          16|
    |add_ln28_29_fu_997_p2   |     +    |      0|  0|  22|          16|          16|
    |add_ln28_2_fu_530_p2    |     +    |      0|  0|  13|          11|          11|
    |add_ln28_30_fu_1134_p2  |     +    |      0|  0|  23|          16|          16|
    |add_ln28_31_fu_1140_p2  |     +    |      0|  0|  22|          16|          16|
    |add_ln28_32_fu_1146_p2  |     +    |      0|  0|  22|          16|          16|
    |add_ln28_33_fu_1270_p2  |     +    |      0|  0|  22|          16|          16|
    |add_ln28_34_fu_1274_p2  |     +    |      0|  0|  22|          16|          16|
    |add_ln28_37_fu_1043_p2  |     +    |      0|  0|  15|           6|           2|
    |add_ln28_38_fu_1053_p2  |     +    |      0|  0|  13|          11|          11|
    |add_ln28_3_fu_544_p2    |     +    |      0|  0|  13|          11|          11|
    |add_ln28_41_fu_1199_p2  |     +    |      0|  0|  13|          11|          11|
    |add_ln28_44_fu_1221_p2  |     +    |      0|  0|  14|          10|          10|
    |add_ln28_45_fu_1231_p2  |     +    |      0|  0|  23|          16|          16|
    |add_ln28_46_fu_1237_p2  |     +    |      0|  0|  22|          16|          16|
    |add_ln28_47_fu_1243_p2  |     +    |      0|  0|  22|          16|          16|
    |add_ln28_48_fu_1337_p2  |     +    |      0|  0|  23|          16|          16|
    |add_ln28_49_fu_1343_p2  |     +    |      0|  0|  22|          16|          16|
    |add_ln28_4_fu_613_p2    |     +    |      0|  0|  13|          11|          11|
    |add_ln28_50_fu_1349_p2  |     +    |      0|  0|  22|          16|          16|
    |add_ln28_51_fu_1443_p2  |     +    |      0|  0|  22|          16|          16|
    |add_ln28_52_fu_1447_p2  |     +    |      0|  0|  22|          16|          16|
    |add_ln28_54_fu_1358_p2  |     +    |      0|  0|  15|           6|           1|
    |add_ln28_55_fu_1372_p2  |     +    |      0|  0|  13|          11|          11|
    |add_ln28_56_fu_1386_p2  |     +    |      0|  0|  15|           6|           2|
    |add_ln28_57_fu_1400_p2  |     +    |      0|  0|  13|          11|          11|
    |add_ln28_59_fu_1423_p2  |     +    |      0|  0|  13|          11|          11|
    |add_ln28_5_fu_626_p2    |     +    |      0|  0|  13|          11|          11|
    |add_ln28_60_fu_1428_p2  |     +    |      0|  0|  13|          11|          11|
    |add_ln28_62_fu_1433_p2  |     +    |      0|  0|  14|          10|          10|
    |add_ln28_63_fu_1438_p2  |     +    |      0|  0|  14|          10|          10|
    |add_ln28_64_fu_1503_p2  |     +    |      0|  0|  23|          16|          16|
    |add_ln28_65_fu_1549_p2  |     +    |      0|  0|  22|          16|          16|
    |add_ln28_66_fu_1554_p2  |     +    |      0|  0|  22|          16|          16|
    |add_ln28_67_fu_1559_p2  |     +    |      0|  0|  23|          16|          16|
    |add_ln28_68_fu_1602_p2  |     +    |      0|  0|  22|          16|          16|
    |add_ln28_69_fu_1608_p2  |     +    |      0|  0|  22|          16|          16|
    |add_ln28_6_fu_673_p2    |     +    |      0|  0|  14|          10|          10|
    |add_ln28_70_fu_1614_p2  |     +    |      0|  0|  22|          16|          16|
    |add_ln28_71_fu_1618_p2  |     +    |      0|  0|  22|          16|          16|
    |add_ln28_7_fu_683_p2    |     +    |      0|  0|  14|          10|          10|
    |add_ln28_8_fu_709_p2    |     +    |      0|  0|  14|          10|          10|
    |add_ln28_9_fu_639_p2    |     +    |      0|  0|  23|          16|          16|
    |add_ln28_fu_482_p2      |     +    |      0|  0|  13|          11|          11|
    |add_ln36_1_fu_1002_p2   |     +    |      0|  0|  13|          11|          11|
    |add_ln36_2_fu_1006_p2   |     +    |      0|  0|  13|          11|          11|
    |add_ln36_3_fu_1010_p2   |     +    |      0|  0|  13|          11|          11|
    |add_ln36_fu_936_p2      |     +    |      0|  0|  13|          11|          11|
    |out_h_fu_356_p2         |     +    |      0|  0|  15|           5|           1|
    |tmp_0_2_0_fu_422_p2     |     +    |      0|  0|  15|           5|           2|
    |tmp5_0_0_0_fu_386_p2    |     -    |      0|  0|  13|          11|          11|
    |tmp5_0_1_0_fu_416_p2    |     -    |      0|  0|  13|          11|          11|
    |tmp5_0_2_0_fu_448_p2    |     -    |      0|  0|  14|          10|          10|
    |tmp7_0_fu_466_p2        |     -    |      0|  0|  13|          11|          11|
    |icmp_ln20_fu_350_p2     |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln21_fu_472_p2     |   icmp   |      0|  0|  11|           5|           4|
    |or_ln28_1_fu_520_p2     |    or    |      0|  0|   5|           5|           2|
    |or_ln28_2_fu_851_p2     |    or    |      0|  0|   5|           5|           2|
    |or_ln28_fu_496_p2       |    or    |      0|  0|   5|           5|           1|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0|1279|         919|         880|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  85|         17|    1|         17|
    |input_r_address0   |  56|         13|   14|        182|
    |input_r_address1   |  56|         13|   14|        182|
    |out_h_0_reg_314    |   9|          2|    5|         10|
    |out_w_0_0_reg_325  |   9|          2|    5|         10|
    |output_r_address0  |  27|          5|   14|         70|
    |output_r_d0        |  27|          5|   16|         80|
    |reg_341            |   9|          2|   16|         32|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 278|         59|   85|        583|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln21_reg_2102        |   5|   0|    5|          0|
    |add_ln28_11_reg_1999     |  16|   0|   16|          0|
    |add_ln28_12_reg_2050     |  16|   0|   16|          0|
    |add_ln28_14_reg_2055     |  16|   0|   16|          0|
    |add_ln28_18_reg_2035     |   5|   0|    6|          1|
    |add_ln28_27_reg_2092     |  16|   0|   16|          0|
    |add_ln28_29_reg_2117     |  16|   0|   16|          0|
    |add_ln28_30_reg_2168     |  16|   0|   16|          0|
    |add_ln28_32_reg_2173     |  16|   0|   16|          0|
    |add_ln28_37_reg_2153     |   6|   0|    6|          0|
    |add_ln28_47_reg_2193     |  16|   0|   16|          0|
    |add_ln28_48_reg_2208     |  16|   0|   16|          0|
    |add_ln28_50_reg_2213     |  16|   0|   16|          0|
    |add_ln28_59_reg_2233     |  10|   0|   11|          1|
    |add_ln28_60_reg_2238     |  10|   0|   11|          1|
    |add_ln28_62_reg_2243     |   9|   0|   10|          1|
    |add_ln28_63_reg_2248     |   9|   0|   10|          1|
    |add_ln28_64_reg_2268     |  16|   0|   16|          0|
    |add_ln28_66_reg_2283     |  16|   0|   16|          0|
    |add_ln28_67_reg_2288     |  16|   0|   16|          0|
    |add_ln28_69_reg_2293     |  16|   0|   16|          0|
    |add_ln36_1_reg_2122      |  10|   0|   11|          1|
    |add_ln36_2_reg_2127      |  11|   0|   11|          0|
    |add_ln36_3_reg_2132      |   9|   0|   11|          2|
    |ap_CS_fsm                |  16|   0|   16|          0|
    |input_load_198_reg_2009  |  16|   0|   16|          0|
    |input_load_207_reg_2137  |  16|   0|   16|          0|
    |or_ln28_1_reg_1967       |   4|   0|    5|          1|
    |or_ln28_2_reg_2060       |   3|   0|    5|          2|
    |or_ln28_reg_1950         |   4|   0|    5|          1|
    |out_h_0_reg_314          |   5|   0|    5|          0|
    |out_h_reg_1887           |   5|   0|    5|          0|
    |out_w_0_0_reg_325        |   5|   0|    5|          0|
    |reg_337                  |  16|   0|   16|          0|
    |reg_341                  |  16|   0|   16|          0|
    |reg_346                  |  16|   0|   16|          0|
    |tmp5_0_0_0_reg_1892      |  10|   0|   11|          1|
    |tmp5_0_1_0_reg_1904      |  10|   0|   11|          1|
    |tmp5_0_2_0_reg_1916      |   9|   0|   10|          1|
    |tmp7_0_reg_1928          |   9|   0|   11|          2|
    |tmp_11_reg_2025          |  13|   0|   13|          0|
    |tmp_16_reg_2087          |  13|   0|   13|          0|
    |tmp_17_reg_2143          |  15|   0|   15|          0|
    |tmp_21_reg_2097          |  13|   0|   13|          0|
    |tmp_22_reg_2183          |  15|   0|   15|          0|
    |tmp_24_reg_2253          |  14|   0|   14|          0|
    |tmp_26_reg_2203          |  13|   0|   13|          0|
    |trunc_ln28_12_reg_2077   |  16|   0|   16|          0|
    |trunc_ln28_27_reg_2198   |  16|   0|   16|          0|
    |trunc_ln28_30_reg_2228   |  16|   0|   16|          0|
    |trunc_ln28_9_reg_2004    |  16|   0|   16|          0|
    |zext_ln28_14_reg_1939    |   5|   0|   11|          6|
    |zext_ln28_52_reg_1956    |   4|   0|   11|          7|
    |zext_ln28_54_reg_1973    |   4|   0|   11|          7|
    |zext_ln28_59_reg_2040    |   5|   0|   11|          6|
    |zext_ln28_61_reg_2066    |   3|   0|   11|          8|
    |zext_ln28_68_reg_2158    |   6|   0|   11|          5|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 655|   0|  711|         56|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------+-----+-----+------------+----------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix | return value |
|ap_start           |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix | return value |
|ap_done            | out |    1| ap_ctrl_hs | depthwise_conv2d_fix | return value |
|ap_idle            | out |    1| ap_ctrl_hs | depthwise_conv2d_fix | return value |
|ap_ready           | out |    1| ap_ctrl_hs | depthwise_conv2d_fix | return value |
|input_r_address0   | out |   14|  ap_memory |        input_r       |     array    |
|input_r_ce0        | out |    1|  ap_memory |        input_r       |     array    |
|input_r_q0         |  in |   16|  ap_memory |        input_r       |     array    |
|input_r_address1   | out |   14|  ap_memory |        input_r       |     array    |
|input_r_ce1        | out |    1|  ap_memory |        input_r       |     array    |
|input_r_q1         |  in |   16|  ap_memory |        input_r       |     array    |
|output_r_address0  | out |   14|  ap_memory |       output_r       |     array    |
|output_r_ce0       | out |    1|  ap_memory |       output_r       |     array    |
|output_r_we0       | out |    1|  ap_memory |       output_r       |     array    |
|output_r_d0        | out |   16|  ap_memory |       output_r       |     array    |
+-------------------+-----+-----+------------+----------------------+--------------+

