R CPSR L 0x1DB

/*initial sequence to enable SRAM access */

/* MINITGCR = 0xa; global memory hardware initialization is enabled*/
A 0xffffff5c L 0x0000000a
/* MBIST = 0xFFFFFFFF; memory module [31-0] auto hardware initialization is enabled*/
A 0xffffff60 L 0xffffffff
/* MINITGCR = 0xa; global memory hardware initialization is disabled*/
A 0xffffff5c L 0x00000005