Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Feb  5 10:19:31 2026
| Host         : LAPTOP-E5SBISCG running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file uart_button_12345_control_sets_placed.rpt
| Design       : uart_button_12345
| Device       : xc7a100t
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    36 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              11 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              21 |            6 |
| Yes          | No                    | No                     |              10 |            4 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              10 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------+-----------------------+------------------+----------------+--------------+
|  Clock Signal  |       Enable Signal      |    Set/Reset Signal   | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+--------------------------+-----------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | UART_TX_INST/state__0[2] |                       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | btn_sync_i_1_n_0         |                       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | UART_TX_INST/E[0]        |                       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | UART_TX_INST/data_1      |                       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | UART_TX_INST/clk_cnt_0   | UART_TX_INST/clk_cnt0 |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG |                          |                       |                3 |             11 |         3.67 |
|  clk_IBUF_BUFG |                          | btn_pulse_i_1_n_0     |                6 |             21 |         3.50 |
+----------------+--------------------------+-----------------------+------------------+----------------+--------------+


