# CPU_Implement-Verilog
Implemented  Single Cycle RISC-V Datapath
![p1](https://github.com/ChingSsuyuan/CPU_Implement-Verilog/blob/a8ca366ec4a1aaa7acb1f86759a47d7007e41e27/Design%20Schematics/Data_Memory.pdf)
